// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
// Version: 2021.1
// Copyright (C) Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module QuantumMonteCarloU50_QuantumMonteCarloU50_Pipeline_LOOP_STEP (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        dH_3_1_reload,
        dH_2_1_reload,
        dH_1_1_reload,
        dH_0_1_reload,
        stage,
        trottersLocal_V_0_0_address0,
        trottersLocal_V_0_0_ce0,
        trottersLocal_V_0_0_q0,
        trottersLocal_V_0_0_address1,
        trottersLocal_V_0_0_ce1,
        trottersLocal_V_0_0_q1,
        trottersLocal_V_0_1_address0,
        trottersLocal_V_0_1_ce0,
        trottersLocal_V_0_1_q0,
        trottersLocal_V_0_1_address1,
        trottersLocal_V_0_1_ce1,
        trottersLocal_V_0_1_q1,
        trottersLocal_V_0_2_address0,
        trottersLocal_V_0_2_ce0,
        trottersLocal_V_0_2_q0,
        trottersLocal_V_0_2_address1,
        trottersLocal_V_0_2_ce1,
        trottersLocal_V_0_2_q1,
        trottersLocal_V_0_3_address0,
        trottersLocal_V_0_3_ce0,
        trottersLocal_V_0_3_q0,
        trottersLocal_V_0_3_address1,
        trottersLocal_V_0_3_ce1,
        trottersLocal_V_0_3_q1,
        trottersLocal_V_0_4_address0,
        trottersLocal_V_0_4_ce0,
        trottersLocal_V_0_4_q0,
        trottersLocal_V_0_4_address1,
        trottersLocal_V_0_4_ce1,
        trottersLocal_V_0_4_q1,
        trottersLocal_V_0_5_address0,
        trottersLocal_V_0_5_ce0,
        trottersLocal_V_0_5_q0,
        trottersLocal_V_0_5_address1,
        trottersLocal_V_0_5_ce1,
        trottersLocal_V_0_5_q1,
        trottersLocal_V_0_6_address0,
        trottersLocal_V_0_6_ce0,
        trottersLocal_V_0_6_q0,
        trottersLocal_V_0_6_address1,
        trottersLocal_V_0_6_ce1,
        trottersLocal_V_0_6_q1,
        trottersLocal_V_0_7_address0,
        trottersLocal_V_0_7_ce0,
        trottersLocal_V_0_7_q0,
        trottersLocal_V_0_7_address1,
        trottersLocal_V_0_7_ce1,
        trottersLocal_V_0_7_q1,
        trottersLocal_V_0_8_address0,
        trottersLocal_V_0_8_ce0,
        trottersLocal_V_0_8_q0,
        trottersLocal_V_0_8_address1,
        trottersLocal_V_0_8_ce1,
        trottersLocal_V_0_8_q1,
        trottersLocal_V_0_9_address0,
        trottersLocal_V_0_9_ce0,
        trottersLocal_V_0_9_q0,
        trottersLocal_V_0_9_address1,
        trottersLocal_V_0_9_ce1,
        trottersLocal_V_0_9_q1,
        trottersLocal_V_0_10_address0,
        trottersLocal_V_0_10_ce0,
        trottersLocal_V_0_10_q0,
        trottersLocal_V_0_10_address1,
        trottersLocal_V_0_10_ce1,
        trottersLocal_V_0_10_q1,
        trottersLocal_V_0_11_address0,
        trottersLocal_V_0_11_ce0,
        trottersLocal_V_0_11_q0,
        trottersLocal_V_0_11_address1,
        trottersLocal_V_0_11_ce1,
        trottersLocal_V_0_11_q1,
        trottersLocal_V_0_12_address0,
        trottersLocal_V_0_12_ce0,
        trottersLocal_V_0_12_q0,
        trottersLocal_V_0_12_address1,
        trottersLocal_V_0_12_ce1,
        trottersLocal_V_0_12_q1,
        trottersLocal_V_0_13_address0,
        trottersLocal_V_0_13_ce0,
        trottersLocal_V_0_13_q0,
        trottersLocal_V_0_13_address1,
        trottersLocal_V_0_13_ce1,
        trottersLocal_V_0_13_q1,
        trottersLocal_V_0_14_address0,
        trottersLocal_V_0_14_ce0,
        trottersLocal_V_0_14_q0,
        trottersLocal_V_0_14_address1,
        trottersLocal_V_0_14_ce1,
        trottersLocal_V_0_14_q1,
        trottersLocal_V_0_15_address0,
        trottersLocal_V_0_15_ce0,
        trottersLocal_V_0_15_q0,
        trottersLocal_V_0_15_address1,
        trottersLocal_V_0_15_ce1,
        trottersLocal_V_0_15_q1,
        JcoupLocal_0_0_address0,
        JcoupLocal_0_0_ce0,
        JcoupLocal_0_0_q0,
        JcoupLocal_0_0_address1,
        JcoupLocal_0_0_ce1,
        JcoupLocal_0_0_q1,
        JcoupLocal_0_1_address0,
        JcoupLocal_0_1_ce0,
        JcoupLocal_0_1_q0,
        JcoupLocal_0_1_address1,
        JcoupLocal_0_1_ce1,
        JcoupLocal_0_1_q1,
        JcoupLocal_0_2_address0,
        JcoupLocal_0_2_ce0,
        JcoupLocal_0_2_q0,
        JcoupLocal_0_2_address1,
        JcoupLocal_0_2_ce1,
        JcoupLocal_0_2_q1,
        JcoupLocal_0_3_address0,
        JcoupLocal_0_3_ce0,
        JcoupLocal_0_3_q0,
        JcoupLocal_0_3_address1,
        JcoupLocal_0_3_ce1,
        JcoupLocal_0_3_q1,
        JcoupLocal_0_4_address0,
        JcoupLocal_0_4_ce0,
        JcoupLocal_0_4_q0,
        JcoupLocal_0_4_address1,
        JcoupLocal_0_4_ce1,
        JcoupLocal_0_4_q1,
        JcoupLocal_0_5_address0,
        JcoupLocal_0_5_ce0,
        JcoupLocal_0_5_q0,
        JcoupLocal_0_5_address1,
        JcoupLocal_0_5_ce1,
        JcoupLocal_0_5_q1,
        JcoupLocal_0_6_address0,
        JcoupLocal_0_6_ce0,
        JcoupLocal_0_6_q0,
        JcoupLocal_0_6_address1,
        JcoupLocal_0_6_ce1,
        JcoupLocal_0_6_q1,
        JcoupLocal_0_7_address0,
        JcoupLocal_0_7_ce0,
        JcoupLocal_0_7_q0,
        JcoupLocal_0_7_address1,
        JcoupLocal_0_7_ce1,
        JcoupLocal_0_7_q1,
        JcoupLocal_0_8_address0,
        JcoupLocal_0_8_ce0,
        JcoupLocal_0_8_q0,
        JcoupLocal_0_8_address1,
        JcoupLocal_0_8_ce1,
        JcoupLocal_0_8_q1,
        JcoupLocal_0_9_address0,
        JcoupLocal_0_9_ce0,
        JcoupLocal_0_9_q0,
        JcoupLocal_0_9_address1,
        JcoupLocal_0_9_ce1,
        JcoupLocal_0_9_q1,
        JcoupLocal_0_10_address0,
        JcoupLocal_0_10_ce0,
        JcoupLocal_0_10_q0,
        JcoupLocal_0_10_address1,
        JcoupLocal_0_10_ce1,
        JcoupLocal_0_10_q1,
        JcoupLocal_0_11_address0,
        JcoupLocal_0_11_ce0,
        JcoupLocal_0_11_q0,
        JcoupLocal_0_11_address1,
        JcoupLocal_0_11_ce1,
        JcoupLocal_0_11_q1,
        JcoupLocal_0_12_address0,
        JcoupLocal_0_12_ce0,
        JcoupLocal_0_12_q0,
        JcoupLocal_0_12_address1,
        JcoupLocal_0_12_ce1,
        JcoupLocal_0_12_q1,
        JcoupLocal_0_13_address0,
        JcoupLocal_0_13_ce0,
        JcoupLocal_0_13_q0,
        JcoupLocal_0_13_address1,
        JcoupLocal_0_13_ce1,
        JcoupLocal_0_13_q1,
        JcoupLocal_0_14_address0,
        JcoupLocal_0_14_ce0,
        JcoupLocal_0_14_q0,
        JcoupLocal_0_14_address1,
        JcoupLocal_0_14_ce1,
        JcoupLocal_0_14_q1,
        JcoupLocal_0_15_address0,
        JcoupLocal_0_15_ce0,
        JcoupLocal_0_15_q0,
        JcoupLocal_0_15_address1,
        JcoupLocal_0_15_ce1,
        JcoupLocal_0_15_q1,
        trottersLocal_V_1_0_address0,
        trottersLocal_V_1_0_ce0,
        trottersLocal_V_1_0_q0,
        trottersLocal_V_1_0_address1,
        trottersLocal_V_1_0_ce1,
        trottersLocal_V_1_0_q1,
        trottersLocal_V_1_1_address0,
        trottersLocal_V_1_1_ce0,
        trottersLocal_V_1_1_q0,
        trottersLocal_V_1_1_address1,
        trottersLocal_V_1_1_ce1,
        trottersLocal_V_1_1_q1,
        trottersLocal_V_1_2_address0,
        trottersLocal_V_1_2_ce0,
        trottersLocal_V_1_2_q0,
        trottersLocal_V_1_2_address1,
        trottersLocal_V_1_2_ce1,
        trottersLocal_V_1_2_q1,
        trottersLocal_V_1_3_address0,
        trottersLocal_V_1_3_ce0,
        trottersLocal_V_1_3_q0,
        trottersLocal_V_1_3_address1,
        trottersLocal_V_1_3_ce1,
        trottersLocal_V_1_3_q1,
        trottersLocal_V_1_4_address0,
        trottersLocal_V_1_4_ce0,
        trottersLocal_V_1_4_q0,
        trottersLocal_V_1_4_address1,
        trottersLocal_V_1_4_ce1,
        trottersLocal_V_1_4_q1,
        trottersLocal_V_1_5_address0,
        trottersLocal_V_1_5_ce0,
        trottersLocal_V_1_5_q0,
        trottersLocal_V_1_5_address1,
        trottersLocal_V_1_5_ce1,
        trottersLocal_V_1_5_q1,
        trottersLocal_V_1_6_address0,
        trottersLocal_V_1_6_ce0,
        trottersLocal_V_1_6_q0,
        trottersLocal_V_1_6_address1,
        trottersLocal_V_1_6_ce1,
        trottersLocal_V_1_6_q1,
        trottersLocal_V_1_7_address0,
        trottersLocal_V_1_7_ce0,
        trottersLocal_V_1_7_q0,
        trottersLocal_V_1_7_address1,
        trottersLocal_V_1_7_ce1,
        trottersLocal_V_1_7_q1,
        trottersLocal_V_1_8_address0,
        trottersLocal_V_1_8_ce0,
        trottersLocal_V_1_8_q0,
        trottersLocal_V_1_8_address1,
        trottersLocal_V_1_8_ce1,
        trottersLocal_V_1_8_q1,
        trottersLocal_V_1_9_address0,
        trottersLocal_V_1_9_ce0,
        trottersLocal_V_1_9_q0,
        trottersLocal_V_1_9_address1,
        trottersLocal_V_1_9_ce1,
        trottersLocal_V_1_9_q1,
        trottersLocal_V_1_10_address0,
        trottersLocal_V_1_10_ce0,
        trottersLocal_V_1_10_q0,
        trottersLocal_V_1_10_address1,
        trottersLocal_V_1_10_ce1,
        trottersLocal_V_1_10_q1,
        trottersLocal_V_1_11_address0,
        trottersLocal_V_1_11_ce0,
        trottersLocal_V_1_11_q0,
        trottersLocal_V_1_11_address1,
        trottersLocal_V_1_11_ce1,
        trottersLocal_V_1_11_q1,
        trottersLocal_V_1_12_address0,
        trottersLocal_V_1_12_ce0,
        trottersLocal_V_1_12_q0,
        trottersLocal_V_1_12_address1,
        trottersLocal_V_1_12_ce1,
        trottersLocal_V_1_12_q1,
        trottersLocal_V_1_13_address0,
        trottersLocal_V_1_13_ce0,
        trottersLocal_V_1_13_q0,
        trottersLocal_V_1_13_address1,
        trottersLocal_V_1_13_ce1,
        trottersLocal_V_1_13_q1,
        trottersLocal_V_1_14_address0,
        trottersLocal_V_1_14_ce0,
        trottersLocal_V_1_14_q0,
        trottersLocal_V_1_14_address1,
        trottersLocal_V_1_14_ce1,
        trottersLocal_V_1_14_q1,
        trottersLocal_V_1_15_address0,
        trottersLocal_V_1_15_ce0,
        trottersLocal_V_1_15_q0,
        trottersLocal_V_1_15_address1,
        trottersLocal_V_1_15_ce1,
        trottersLocal_V_1_15_q1,
        JcoupLocal_1_0_address0,
        JcoupLocal_1_0_ce0,
        JcoupLocal_1_0_q0,
        JcoupLocal_1_0_address1,
        JcoupLocal_1_0_ce1,
        JcoupLocal_1_0_q1,
        JcoupLocal_1_1_address0,
        JcoupLocal_1_1_ce0,
        JcoupLocal_1_1_q0,
        JcoupLocal_1_1_address1,
        JcoupLocal_1_1_ce1,
        JcoupLocal_1_1_q1,
        JcoupLocal_1_2_address0,
        JcoupLocal_1_2_ce0,
        JcoupLocal_1_2_q0,
        JcoupLocal_1_2_address1,
        JcoupLocal_1_2_ce1,
        JcoupLocal_1_2_q1,
        JcoupLocal_1_3_address0,
        JcoupLocal_1_3_ce0,
        JcoupLocal_1_3_q0,
        JcoupLocal_1_3_address1,
        JcoupLocal_1_3_ce1,
        JcoupLocal_1_3_q1,
        JcoupLocal_1_4_address0,
        JcoupLocal_1_4_ce0,
        JcoupLocal_1_4_q0,
        JcoupLocal_1_4_address1,
        JcoupLocal_1_4_ce1,
        JcoupLocal_1_4_q1,
        JcoupLocal_1_5_address0,
        JcoupLocal_1_5_ce0,
        JcoupLocal_1_5_q0,
        JcoupLocal_1_5_address1,
        JcoupLocal_1_5_ce1,
        JcoupLocal_1_5_q1,
        JcoupLocal_1_6_address0,
        JcoupLocal_1_6_ce0,
        JcoupLocal_1_6_q0,
        JcoupLocal_1_6_address1,
        JcoupLocal_1_6_ce1,
        JcoupLocal_1_6_q1,
        JcoupLocal_1_7_address0,
        JcoupLocal_1_7_ce0,
        JcoupLocal_1_7_q0,
        JcoupLocal_1_7_address1,
        JcoupLocal_1_7_ce1,
        JcoupLocal_1_7_q1,
        JcoupLocal_1_8_address0,
        JcoupLocal_1_8_ce0,
        JcoupLocal_1_8_q0,
        JcoupLocal_1_8_address1,
        JcoupLocal_1_8_ce1,
        JcoupLocal_1_8_q1,
        JcoupLocal_1_9_address0,
        JcoupLocal_1_9_ce0,
        JcoupLocal_1_9_q0,
        JcoupLocal_1_9_address1,
        JcoupLocal_1_9_ce1,
        JcoupLocal_1_9_q1,
        JcoupLocal_1_10_address0,
        JcoupLocal_1_10_ce0,
        JcoupLocal_1_10_q0,
        JcoupLocal_1_10_address1,
        JcoupLocal_1_10_ce1,
        JcoupLocal_1_10_q1,
        JcoupLocal_1_11_address0,
        JcoupLocal_1_11_ce0,
        JcoupLocal_1_11_q0,
        JcoupLocal_1_11_address1,
        JcoupLocal_1_11_ce1,
        JcoupLocal_1_11_q1,
        JcoupLocal_1_12_address0,
        JcoupLocal_1_12_ce0,
        JcoupLocal_1_12_q0,
        JcoupLocal_1_12_address1,
        JcoupLocal_1_12_ce1,
        JcoupLocal_1_12_q1,
        JcoupLocal_1_13_address0,
        JcoupLocal_1_13_ce0,
        JcoupLocal_1_13_q0,
        JcoupLocal_1_13_address1,
        JcoupLocal_1_13_ce1,
        JcoupLocal_1_13_q1,
        JcoupLocal_1_14_address0,
        JcoupLocal_1_14_ce0,
        JcoupLocal_1_14_q0,
        JcoupLocal_1_14_address1,
        JcoupLocal_1_14_ce1,
        JcoupLocal_1_14_q1,
        JcoupLocal_1_15_address0,
        JcoupLocal_1_15_ce0,
        JcoupLocal_1_15_q0,
        JcoupLocal_1_15_address1,
        JcoupLocal_1_15_ce1,
        JcoupLocal_1_15_q1,
        trottersLocal_V_2_0_address0,
        trottersLocal_V_2_0_ce0,
        trottersLocal_V_2_0_q0,
        trottersLocal_V_2_0_address1,
        trottersLocal_V_2_0_ce1,
        trottersLocal_V_2_0_q1,
        trottersLocal_V_2_1_address0,
        trottersLocal_V_2_1_ce0,
        trottersLocal_V_2_1_q0,
        trottersLocal_V_2_1_address1,
        trottersLocal_V_2_1_ce1,
        trottersLocal_V_2_1_q1,
        trottersLocal_V_2_2_address0,
        trottersLocal_V_2_2_ce0,
        trottersLocal_V_2_2_q0,
        trottersLocal_V_2_2_address1,
        trottersLocal_V_2_2_ce1,
        trottersLocal_V_2_2_q1,
        trottersLocal_V_2_3_address0,
        trottersLocal_V_2_3_ce0,
        trottersLocal_V_2_3_q0,
        trottersLocal_V_2_3_address1,
        trottersLocal_V_2_3_ce1,
        trottersLocal_V_2_3_q1,
        trottersLocal_V_2_4_address0,
        trottersLocal_V_2_4_ce0,
        trottersLocal_V_2_4_q0,
        trottersLocal_V_2_4_address1,
        trottersLocal_V_2_4_ce1,
        trottersLocal_V_2_4_q1,
        trottersLocal_V_2_5_address0,
        trottersLocal_V_2_5_ce0,
        trottersLocal_V_2_5_q0,
        trottersLocal_V_2_5_address1,
        trottersLocal_V_2_5_ce1,
        trottersLocal_V_2_5_q1,
        trottersLocal_V_2_6_address0,
        trottersLocal_V_2_6_ce0,
        trottersLocal_V_2_6_q0,
        trottersLocal_V_2_6_address1,
        trottersLocal_V_2_6_ce1,
        trottersLocal_V_2_6_q1,
        trottersLocal_V_2_7_address0,
        trottersLocal_V_2_7_ce0,
        trottersLocal_V_2_7_q0,
        trottersLocal_V_2_7_address1,
        trottersLocal_V_2_7_ce1,
        trottersLocal_V_2_7_q1,
        trottersLocal_V_2_8_address0,
        trottersLocal_V_2_8_ce0,
        trottersLocal_V_2_8_q0,
        trottersLocal_V_2_8_address1,
        trottersLocal_V_2_8_ce1,
        trottersLocal_V_2_8_q1,
        trottersLocal_V_2_9_address0,
        trottersLocal_V_2_9_ce0,
        trottersLocal_V_2_9_q0,
        trottersLocal_V_2_9_address1,
        trottersLocal_V_2_9_ce1,
        trottersLocal_V_2_9_q1,
        trottersLocal_V_2_10_address0,
        trottersLocal_V_2_10_ce0,
        trottersLocal_V_2_10_q0,
        trottersLocal_V_2_10_address1,
        trottersLocal_V_2_10_ce1,
        trottersLocal_V_2_10_q1,
        trottersLocal_V_2_11_address0,
        trottersLocal_V_2_11_ce0,
        trottersLocal_V_2_11_q0,
        trottersLocal_V_2_11_address1,
        trottersLocal_V_2_11_ce1,
        trottersLocal_V_2_11_q1,
        trottersLocal_V_2_12_address0,
        trottersLocal_V_2_12_ce0,
        trottersLocal_V_2_12_q0,
        trottersLocal_V_2_12_address1,
        trottersLocal_V_2_12_ce1,
        trottersLocal_V_2_12_q1,
        trottersLocal_V_2_13_address0,
        trottersLocal_V_2_13_ce0,
        trottersLocal_V_2_13_q0,
        trottersLocal_V_2_13_address1,
        trottersLocal_V_2_13_ce1,
        trottersLocal_V_2_13_q1,
        trottersLocal_V_2_14_address0,
        trottersLocal_V_2_14_ce0,
        trottersLocal_V_2_14_q0,
        trottersLocal_V_2_14_address1,
        trottersLocal_V_2_14_ce1,
        trottersLocal_V_2_14_q1,
        trottersLocal_V_2_15_address0,
        trottersLocal_V_2_15_ce0,
        trottersLocal_V_2_15_q0,
        trottersLocal_V_2_15_address1,
        trottersLocal_V_2_15_ce1,
        trottersLocal_V_2_15_q1,
        JcoupLocal_2_0_address0,
        JcoupLocal_2_0_ce0,
        JcoupLocal_2_0_q0,
        JcoupLocal_2_0_address1,
        JcoupLocal_2_0_ce1,
        JcoupLocal_2_0_q1,
        JcoupLocal_2_1_address0,
        JcoupLocal_2_1_ce0,
        JcoupLocal_2_1_q0,
        JcoupLocal_2_1_address1,
        JcoupLocal_2_1_ce1,
        JcoupLocal_2_1_q1,
        JcoupLocal_2_2_address0,
        JcoupLocal_2_2_ce0,
        JcoupLocal_2_2_q0,
        JcoupLocal_2_2_address1,
        JcoupLocal_2_2_ce1,
        JcoupLocal_2_2_q1,
        JcoupLocal_2_3_address0,
        JcoupLocal_2_3_ce0,
        JcoupLocal_2_3_q0,
        JcoupLocal_2_3_address1,
        JcoupLocal_2_3_ce1,
        JcoupLocal_2_3_q1,
        JcoupLocal_2_4_address0,
        JcoupLocal_2_4_ce0,
        JcoupLocal_2_4_q0,
        JcoupLocal_2_4_address1,
        JcoupLocal_2_4_ce1,
        JcoupLocal_2_4_q1,
        JcoupLocal_2_5_address0,
        JcoupLocal_2_5_ce0,
        JcoupLocal_2_5_q0,
        JcoupLocal_2_5_address1,
        JcoupLocal_2_5_ce1,
        JcoupLocal_2_5_q1,
        JcoupLocal_2_6_address0,
        JcoupLocal_2_6_ce0,
        JcoupLocal_2_6_q0,
        JcoupLocal_2_6_address1,
        JcoupLocal_2_6_ce1,
        JcoupLocal_2_6_q1,
        JcoupLocal_2_7_address0,
        JcoupLocal_2_7_ce0,
        JcoupLocal_2_7_q0,
        JcoupLocal_2_7_address1,
        JcoupLocal_2_7_ce1,
        JcoupLocal_2_7_q1,
        JcoupLocal_2_8_address0,
        JcoupLocal_2_8_ce0,
        JcoupLocal_2_8_q0,
        JcoupLocal_2_8_address1,
        JcoupLocal_2_8_ce1,
        JcoupLocal_2_8_q1,
        JcoupLocal_2_9_address0,
        JcoupLocal_2_9_ce0,
        JcoupLocal_2_9_q0,
        JcoupLocal_2_9_address1,
        JcoupLocal_2_9_ce1,
        JcoupLocal_2_9_q1,
        JcoupLocal_2_10_address0,
        JcoupLocal_2_10_ce0,
        JcoupLocal_2_10_q0,
        JcoupLocal_2_10_address1,
        JcoupLocal_2_10_ce1,
        JcoupLocal_2_10_q1,
        JcoupLocal_2_11_address0,
        JcoupLocal_2_11_ce0,
        JcoupLocal_2_11_q0,
        JcoupLocal_2_11_address1,
        JcoupLocal_2_11_ce1,
        JcoupLocal_2_11_q1,
        JcoupLocal_2_12_address0,
        JcoupLocal_2_12_ce0,
        JcoupLocal_2_12_q0,
        JcoupLocal_2_12_address1,
        JcoupLocal_2_12_ce1,
        JcoupLocal_2_12_q1,
        JcoupLocal_2_13_address0,
        JcoupLocal_2_13_ce0,
        JcoupLocal_2_13_q0,
        JcoupLocal_2_13_address1,
        JcoupLocal_2_13_ce1,
        JcoupLocal_2_13_q1,
        JcoupLocal_2_14_address0,
        JcoupLocal_2_14_ce0,
        JcoupLocal_2_14_q0,
        JcoupLocal_2_14_address1,
        JcoupLocal_2_14_ce1,
        JcoupLocal_2_14_q1,
        JcoupLocal_2_15_address0,
        JcoupLocal_2_15_ce0,
        JcoupLocal_2_15_q0,
        JcoupLocal_2_15_address1,
        JcoupLocal_2_15_ce1,
        JcoupLocal_2_15_q1,
        trottersLocal_V_3_0_address0,
        trottersLocal_V_3_0_ce0,
        trottersLocal_V_3_0_q0,
        trottersLocal_V_3_0_address1,
        trottersLocal_V_3_0_ce1,
        trottersLocal_V_3_0_q1,
        trottersLocal_V_3_1_address0,
        trottersLocal_V_3_1_ce0,
        trottersLocal_V_3_1_q0,
        trottersLocal_V_3_1_address1,
        trottersLocal_V_3_1_ce1,
        trottersLocal_V_3_1_q1,
        trottersLocal_V_3_2_address0,
        trottersLocal_V_3_2_ce0,
        trottersLocal_V_3_2_q0,
        trottersLocal_V_3_2_address1,
        trottersLocal_V_3_2_ce1,
        trottersLocal_V_3_2_q1,
        trottersLocal_V_3_3_address0,
        trottersLocal_V_3_3_ce0,
        trottersLocal_V_3_3_q0,
        trottersLocal_V_3_3_address1,
        trottersLocal_V_3_3_ce1,
        trottersLocal_V_3_3_q1,
        trottersLocal_V_3_4_address0,
        trottersLocal_V_3_4_ce0,
        trottersLocal_V_3_4_q0,
        trottersLocal_V_3_4_address1,
        trottersLocal_V_3_4_ce1,
        trottersLocal_V_3_4_q1,
        trottersLocal_V_3_5_address0,
        trottersLocal_V_3_5_ce0,
        trottersLocal_V_3_5_q0,
        trottersLocal_V_3_5_address1,
        trottersLocal_V_3_5_ce1,
        trottersLocal_V_3_5_q1,
        trottersLocal_V_3_6_address0,
        trottersLocal_V_3_6_ce0,
        trottersLocal_V_3_6_q0,
        trottersLocal_V_3_6_address1,
        trottersLocal_V_3_6_ce1,
        trottersLocal_V_3_6_q1,
        trottersLocal_V_3_7_address0,
        trottersLocal_V_3_7_ce0,
        trottersLocal_V_3_7_q0,
        trottersLocal_V_3_7_address1,
        trottersLocal_V_3_7_ce1,
        trottersLocal_V_3_7_q1,
        trottersLocal_V_3_8_address0,
        trottersLocal_V_3_8_ce0,
        trottersLocal_V_3_8_q0,
        trottersLocal_V_3_8_address1,
        trottersLocal_V_3_8_ce1,
        trottersLocal_V_3_8_q1,
        trottersLocal_V_3_9_address0,
        trottersLocal_V_3_9_ce0,
        trottersLocal_V_3_9_q0,
        trottersLocal_V_3_9_address1,
        trottersLocal_V_3_9_ce1,
        trottersLocal_V_3_9_q1,
        trottersLocal_V_3_10_address0,
        trottersLocal_V_3_10_ce0,
        trottersLocal_V_3_10_q0,
        trottersLocal_V_3_10_address1,
        trottersLocal_V_3_10_ce1,
        trottersLocal_V_3_10_q1,
        trottersLocal_V_3_11_address0,
        trottersLocal_V_3_11_ce0,
        trottersLocal_V_3_11_q0,
        trottersLocal_V_3_11_address1,
        trottersLocal_V_3_11_ce1,
        trottersLocal_V_3_11_q1,
        trottersLocal_V_3_12_address0,
        trottersLocal_V_3_12_ce0,
        trottersLocal_V_3_12_q0,
        trottersLocal_V_3_12_address1,
        trottersLocal_V_3_12_ce1,
        trottersLocal_V_3_12_q1,
        trottersLocal_V_3_13_address0,
        trottersLocal_V_3_13_ce0,
        trottersLocal_V_3_13_q0,
        trottersLocal_V_3_13_address1,
        trottersLocal_V_3_13_ce1,
        trottersLocal_V_3_13_q1,
        trottersLocal_V_3_14_address0,
        trottersLocal_V_3_14_ce0,
        trottersLocal_V_3_14_q0,
        trottersLocal_V_3_14_address1,
        trottersLocal_V_3_14_ce1,
        trottersLocal_V_3_14_q1,
        trottersLocal_V_3_15_address0,
        trottersLocal_V_3_15_ce0,
        trottersLocal_V_3_15_q0,
        trottersLocal_V_3_15_address1,
        trottersLocal_V_3_15_ce1,
        trottersLocal_V_3_15_q1,
        JcoupLocal_3_0_address0,
        JcoupLocal_3_0_ce0,
        JcoupLocal_3_0_q0,
        JcoupLocal_3_0_address1,
        JcoupLocal_3_0_ce1,
        JcoupLocal_3_0_q1,
        JcoupLocal_3_1_address0,
        JcoupLocal_3_1_ce0,
        JcoupLocal_3_1_q0,
        JcoupLocal_3_1_address1,
        JcoupLocal_3_1_ce1,
        JcoupLocal_3_1_q1,
        JcoupLocal_3_2_address0,
        JcoupLocal_3_2_ce0,
        JcoupLocal_3_2_q0,
        JcoupLocal_3_2_address1,
        JcoupLocal_3_2_ce1,
        JcoupLocal_3_2_q1,
        JcoupLocal_3_3_address0,
        JcoupLocal_3_3_ce0,
        JcoupLocal_3_3_q0,
        JcoupLocal_3_3_address1,
        JcoupLocal_3_3_ce1,
        JcoupLocal_3_3_q1,
        JcoupLocal_3_4_address0,
        JcoupLocal_3_4_ce0,
        JcoupLocal_3_4_q0,
        JcoupLocal_3_4_address1,
        JcoupLocal_3_4_ce1,
        JcoupLocal_3_4_q1,
        JcoupLocal_3_5_address0,
        JcoupLocal_3_5_ce0,
        JcoupLocal_3_5_q0,
        JcoupLocal_3_5_address1,
        JcoupLocal_3_5_ce1,
        JcoupLocal_3_5_q1,
        JcoupLocal_3_6_address0,
        JcoupLocal_3_6_ce0,
        JcoupLocal_3_6_q0,
        JcoupLocal_3_6_address1,
        JcoupLocal_3_6_ce1,
        JcoupLocal_3_6_q1,
        JcoupLocal_3_7_address0,
        JcoupLocal_3_7_ce0,
        JcoupLocal_3_7_q0,
        JcoupLocal_3_7_address1,
        JcoupLocal_3_7_ce1,
        JcoupLocal_3_7_q1,
        JcoupLocal_3_8_address0,
        JcoupLocal_3_8_ce0,
        JcoupLocal_3_8_q0,
        JcoupLocal_3_8_address1,
        JcoupLocal_3_8_ce1,
        JcoupLocal_3_8_q1,
        JcoupLocal_3_9_address0,
        JcoupLocal_3_9_ce0,
        JcoupLocal_3_9_q0,
        JcoupLocal_3_9_address1,
        JcoupLocal_3_9_ce1,
        JcoupLocal_3_9_q1,
        JcoupLocal_3_10_address0,
        JcoupLocal_3_10_ce0,
        JcoupLocal_3_10_q0,
        JcoupLocal_3_10_address1,
        JcoupLocal_3_10_ce1,
        JcoupLocal_3_10_q1,
        JcoupLocal_3_11_address0,
        JcoupLocal_3_11_ce0,
        JcoupLocal_3_11_q0,
        JcoupLocal_3_11_address1,
        JcoupLocal_3_11_ce1,
        JcoupLocal_3_11_q1,
        JcoupLocal_3_12_address0,
        JcoupLocal_3_12_ce0,
        JcoupLocal_3_12_q0,
        JcoupLocal_3_12_address1,
        JcoupLocal_3_12_ce1,
        JcoupLocal_3_12_q1,
        JcoupLocal_3_13_address0,
        JcoupLocal_3_13_ce0,
        JcoupLocal_3_13_q0,
        JcoupLocal_3_13_address1,
        JcoupLocal_3_13_ce1,
        JcoupLocal_3_13_q1,
        JcoupLocal_3_14_address0,
        JcoupLocal_3_14_ce0,
        JcoupLocal_3_14_q0,
        JcoupLocal_3_14_address1,
        JcoupLocal_3_14_ce1,
        JcoupLocal_3_14_q1,
        JcoupLocal_3_15_address0,
        JcoupLocal_3_15_ce0,
        JcoupLocal_3_15_q0,
        JcoupLocal_3_15_address1,
        JcoupLocal_3_15_ce1,
        JcoupLocal_3_15_q1,
        dH_3_3_out,
        dH_3_3_out_ap_vld,
        dH_2_3_out,
        dH_2_3_out_ap_vld,
        dH_1_3_out,
        dH_1_3_out_ap_vld,
        dH_0_3_out,
        dH_0_3_out_ap_vld
);

parameter    ap_ST_fsm_pp0_stage0 = 72'd1;
parameter    ap_ST_fsm_pp0_stage1 = 72'd2;
parameter    ap_ST_fsm_pp0_stage2 = 72'd4;
parameter    ap_ST_fsm_pp0_stage3 = 72'd8;
parameter    ap_ST_fsm_pp0_stage4 = 72'd16;
parameter    ap_ST_fsm_pp0_stage5 = 72'd32;
parameter    ap_ST_fsm_pp0_stage6 = 72'd64;
parameter    ap_ST_fsm_pp0_stage7 = 72'd128;
parameter    ap_ST_fsm_pp0_stage8 = 72'd256;
parameter    ap_ST_fsm_pp0_stage9 = 72'd512;
parameter    ap_ST_fsm_pp0_stage10 = 72'd1024;
parameter    ap_ST_fsm_pp0_stage11 = 72'd2048;
parameter    ap_ST_fsm_pp0_stage12 = 72'd4096;
parameter    ap_ST_fsm_pp0_stage13 = 72'd8192;
parameter    ap_ST_fsm_pp0_stage14 = 72'd16384;
parameter    ap_ST_fsm_pp0_stage15 = 72'd32768;
parameter    ap_ST_fsm_pp0_stage16 = 72'd65536;
parameter    ap_ST_fsm_pp0_stage17 = 72'd131072;
parameter    ap_ST_fsm_pp0_stage18 = 72'd262144;
parameter    ap_ST_fsm_pp0_stage19 = 72'd524288;
parameter    ap_ST_fsm_pp0_stage20 = 72'd1048576;
parameter    ap_ST_fsm_pp0_stage21 = 72'd2097152;
parameter    ap_ST_fsm_pp0_stage22 = 72'd4194304;
parameter    ap_ST_fsm_pp0_stage23 = 72'd8388608;
parameter    ap_ST_fsm_pp0_stage24 = 72'd16777216;
parameter    ap_ST_fsm_pp0_stage25 = 72'd33554432;
parameter    ap_ST_fsm_pp0_stage26 = 72'd67108864;
parameter    ap_ST_fsm_pp0_stage27 = 72'd134217728;
parameter    ap_ST_fsm_pp0_stage28 = 72'd268435456;
parameter    ap_ST_fsm_pp0_stage29 = 72'd536870912;
parameter    ap_ST_fsm_pp0_stage30 = 72'd1073741824;
parameter    ap_ST_fsm_pp0_stage31 = 72'd2147483648;
parameter    ap_ST_fsm_pp0_stage32 = 72'd4294967296;
parameter    ap_ST_fsm_pp0_stage33 = 72'd8589934592;
parameter    ap_ST_fsm_pp0_stage34 = 72'd17179869184;
parameter    ap_ST_fsm_pp0_stage35 = 72'd34359738368;
parameter    ap_ST_fsm_pp0_stage36 = 72'd68719476736;
parameter    ap_ST_fsm_pp0_stage37 = 72'd137438953472;
parameter    ap_ST_fsm_pp0_stage38 = 72'd274877906944;
parameter    ap_ST_fsm_pp0_stage39 = 72'd549755813888;
parameter    ap_ST_fsm_pp0_stage40 = 72'd1099511627776;
parameter    ap_ST_fsm_pp0_stage41 = 72'd2199023255552;
parameter    ap_ST_fsm_pp0_stage42 = 72'd4398046511104;
parameter    ap_ST_fsm_pp0_stage43 = 72'd8796093022208;
parameter    ap_ST_fsm_pp0_stage44 = 72'd17592186044416;
parameter    ap_ST_fsm_pp0_stage45 = 72'd35184372088832;
parameter    ap_ST_fsm_pp0_stage46 = 72'd70368744177664;
parameter    ap_ST_fsm_pp0_stage47 = 72'd140737488355328;
parameter    ap_ST_fsm_pp0_stage48 = 72'd281474976710656;
parameter    ap_ST_fsm_pp0_stage49 = 72'd562949953421312;
parameter    ap_ST_fsm_pp0_stage50 = 72'd1125899906842624;
parameter    ap_ST_fsm_pp0_stage51 = 72'd2251799813685248;
parameter    ap_ST_fsm_pp0_stage52 = 72'd4503599627370496;
parameter    ap_ST_fsm_pp0_stage53 = 72'd9007199254740992;
parameter    ap_ST_fsm_pp0_stage54 = 72'd18014398509481984;
parameter    ap_ST_fsm_pp0_stage55 = 72'd36028797018963968;
parameter    ap_ST_fsm_pp0_stage56 = 72'd72057594037927936;
parameter    ap_ST_fsm_pp0_stage57 = 72'd144115188075855872;
parameter    ap_ST_fsm_pp0_stage58 = 72'd288230376151711744;
parameter    ap_ST_fsm_pp0_stage59 = 72'd576460752303423488;
parameter    ap_ST_fsm_pp0_stage60 = 72'd1152921504606846976;
parameter    ap_ST_fsm_pp0_stage61 = 72'd2305843009213693952;
parameter    ap_ST_fsm_pp0_stage62 = 72'd4611686018427387904;
parameter    ap_ST_fsm_pp0_stage63 = 72'd9223372036854775808;
parameter    ap_ST_fsm_pp0_stage64 = 72'd18446744073709551616;
parameter    ap_ST_fsm_pp0_stage65 = 72'd36893488147419103232;
parameter    ap_ST_fsm_pp0_stage66 = 72'd73786976294838206464;
parameter    ap_ST_fsm_pp0_stage67 = 72'd147573952589676412928;
parameter    ap_ST_fsm_pp0_stage68 = 72'd295147905179352825856;
parameter    ap_ST_fsm_pp0_stage69 = 72'd590295810358705651712;
parameter    ap_ST_fsm_pp0_stage70 = 72'd1180591620717411303424;
parameter    ap_ST_fsm_pp0_stage71 = 72'd2361183241434822606848;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [31:0] dH_3_1_reload;
input  [31:0] dH_2_1_reload;
input  [31:0] dH_1_1_reload;
input  [31:0] dH_0_1_reload;
input  [12:0] stage;
output  [3:0] trottersLocal_V_0_0_address0;
output   trottersLocal_V_0_0_ce0;
input  [15:0] trottersLocal_V_0_0_q0;
output  [3:0] trottersLocal_V_0_0_address1;
output   trottersLocal_V_0_0_ce1;
input  [15:0] trottersLocal_V_0_0_q1;
output  [3:0] trottersLocal_V_0_1_address0;
output   trottersLocal_V_0_1_ce0;
input  [15:0] trottersLocal_V_0_1_q0;
output  [3:0] trottersLocal_V_0_1_address1;
output   trottersLocal_V_0_1_ce1;
input  [15:0] trottersLocal_V_0_1_q1;
output  [3:0] trottersLocal_V_0_2_address0;
output   trottersLocal_V_0_2_ce0;
input  [15:0] trottersLocal_V_0_2_q0;
output  [3:0] trottersLocal_V_0_2_address1;
output   trottersLocal_V_0_2_ce1;
input  [15:0] trottersLocal_V_0_2_q1;
output  [3:0] trottersLocal_V_0_3_address0;
output   trottersLocal_V_0_3_ce0;
input  [15:0] trottersLocal_V_0_3_q0;
output  [3:0] trottersLocal_V_0_3_address1;
output   trottersLocal_V_0_3_ce1;
input  [15:0] trottersLocal_V_0_3_q1;
output  [3:0] trottersLocal_V_0_4_address0;
output   trottersLocal_V_0_4_ce0;
input  [15:0] trottersLocal_V_0_4_q0;
output  [3:0] trottersLocal_V_0_4_address1;
output   trottersLocal_V_0_4_ce1;
input  [15:0] trottersLocal_V_0_4_q1;
output  [3:0] trottersLocal_V_0_5_address0;
output   trottersLocal_V_0_5_ce0;
input  [15:0] trottersLocal_V_0_5_q0;
output  [3:0] trottersLocal_V_0_5_address1;
output   trottersLocal_V_0_5_ce1;
input  [15:0] trottersLocal_V_0_5_q1;
output  [3:0] trottersLocal_V_0_6_address0;
output   trottersLocal_V_0_6_ce0;
input  [15:0] trottersLocal_V_0_6_q0;
output  [3:0] trottersLocal_V_0_6_address1;
output   trottersLocal_V_0_6_ce1;
input  [15:0] trottersLocal_V_0_6_q1;
output  [3:0] trottersLocal_V_0_7_address0;
output   trottersLocal_V_0_7_ce0;
input  [15:0] trottersLocal_V_0_7_q0;
output  [3:0] trottersLocal_V_0_7_address1;
output   trottersLocal_V_0_7_ce1;
input  [15:0] trottersLocal_V_0_7_q1;
output  [3:0] trottersLocal_V_0_8_address0;
output   trottersLocal_V_0_8_ce0;
input  [15:0] trottersLocal_V_0_8_q0;
output  [3:0] trottersLocal_V_0_8_address1;
output   trottersLocal_V_0_8_ce1;
input  [15:0] trottersLocal_V_0_8_q1;
output  [3:0] trottersLocal_V_0_9_address0;
output   trottersLocal_V_0_9_ce0;
input  [15:0] trottersLocal_V_0_9_q0;
output  [3:0] trottersLocal_V_0_9_address1;
output   trottersLocal_V_0_9_ce1;
input  [15:0] trottersLocal_V_0_9_q1;
output  [3:0] trottersLocal_V_0_10_address0;
output   trottersLocal_V_0_10_ce0;
input  [15:0] trottersLocal_V_0_10_q0;
output  [3:0] trottersLocal_V_0_10_address1;
output   trottersLocal_V_0_10_ce1;
input  [15:0] trottersLocal_V_0_10_q1;
output  [3:0] trottersLocal_V_0_11_address0;
output   trottersLocal_V_0_11_ce0;
input  [15:0] trottersLocal_V_0_11_q0;
output  [3:0] trottersLocal_V_0_11_address1;
output   trottersLocal_V_0_11_ce1;
input  [15:0] trottersLocal_V_0_11_q1;
output  [3:0] trottersLocal_V_0_12_address0;
output   trottersLocal_V_0_12_ce0;
input  [15:0] trottersLocal_V_0_12_q0;
output  [3:0] trottersLocal_V_0_12_address1;
output   trottersLocal_V_0_12_ce1;
input  [15:0] trottersLocal_V_0_12_q1;
output  [3:0] trottersLocal_V_0_13_address0;
output   trottersLocal_V_0_13_ce0;
input  [15:0] trottersLocal_V_0_13_q0;
output  [3:0] trottersLocal_V_0_13_address1;
output   trottersLocal_V_0_13_ce1;
input  [15:0] trottersLocal_V_0_13_q1;
output  [3:0] trottersLocal_V_0_14_address0;
output   trottersLocal_V_0_14_ce0;
input  [15:0] trottersLocal_V_0_14_q0;
output  [3:0] trottersLocal_V_0_14_address1;
output   trottersLocal_V_0_14_ce1;
input  [15:0] trottersLocal_V_0_14_q1;
output  [3:0] trottersLocal_V_0_15_address0;
output   trottersLocal_V_0_15_ce0;
input  [15:0] trottersLocal_V_0_15_q0;
output  [3:0] trottersLocal_V_0_15_address1;
output   trottersLocal_V_0_15_ce1;
input  [15:0] trottersLocal_V_0_15_q1;
output  [3:0] JcoupLocal_0_0_address0;
output   JcoupLocal_0_0_ce0;
input  [511:0] JcoupLocal_0_0_q0;
output  [3:0] JcoupLocal_0_0_address1;
output   JcoupLocal_0_0_ce1;
input  [511:0] JcoupLocal_0_0_q1;
output  [3:0] JcoupLocal_0_1_address0;
output   JcoupLocal_0_1_ce0;
input  [511:0] JcoupLocal_0_1_q0;
output  [3:0] JcoupLocal_0_1_address1;
output   JcoupLocal_0_1_ce1;
input  [511:0] JcoupLocal_0_1_q1;
output  [3:0] JcoupLocal_0_2_address0;
output   JcoupLocal_0_2_ce0;
input  [511:0] JcoupLocal_0_2_q0;
output  [3:0] JcoupLocal_0_2_address1;
output   JcoupLocal_0_2_ce1;
input  [511:0] JcoupLocal_0_2_q1;
output  [3:0] JcoupLocal_0_3_address0;
output   JcoupLocal_0_3_ce0;
input  [511:0] JcoupLocal_0_3_q0;
output  [3:0] JcoupLocal_0_3_address1;
output   JcoupLocal_0_3_ce1;
input  [511:0] JcoupLocal_0_3_q1;
output  [3:0] JcoupLocal_0_4_address0;
output   JcoupLocal_0_4_ce0;
input  [511:0] JcoupLocal_0_4_q0;
output  [3:0] JcoupLocal_0_4_address1;
output   JcoupLocal_0_4_ce1;
input  [511:0] JcoupLocal_0_4_q1;
output  [3:0] JcoupLocal_0_5_address0;
output   JcoupLocal_0_5_ce0;
input  [511:0] JcoupLocal_0_5_q0;
output  [3:0] JcoupLocal_0_5_address1;
output   JcoupLocal_0_5_ce1;
input  [511:0] JcoupLocal_0_5_q1;
output  [3:0] JcoupLocal_0_6_address0;
output   JcoupLocal_0_6_ce0;
input  [511:0] JcoupLocal_0_6_q0;
output  [3:0] JcoupLocal_0_6_address1;
output   JcoupLocal_0_6_ce1;
input  [511:0] JcoupLocal_0_6_q1;
output  [3:0] JcoupLocal_0_7_address0;
output   JcoupLocal_0_7_ce0;
input  [511:0] JcoupLocal_0_7_q0;
output  [3:0] JcoupLocal_0_7_address1;
output   JcoupLocal_0_7_ce1;
input  [511:0] JcoupLocal_0_7_q1;
output  [3:0] JcoupLocal_0_8_address0;
output   JcoupLocal_0_8_ce0;
input  [511:0] JcoupLocal_0_8_q0;
output  [3:0] JcoupLocal_0_8_address1;
output   JcoupLocal_0_8_ce1;
input  [511:0] JcoupLocal_0_8_q1;
output  [3:0] JcoupLocal_0_9_address0;
output   JcoupLocal_0_9_ce0;
input  [511:0] JcoupLocal_0_9_q0;
output  [3:0] JcoupLocal_0_9_address1;
output   JcoupLocal_0_9_ce1;
input  [511:0] JcoupLocal_0_9_q1;
output  [3:0] JcoupLocal_0_10_address0;
output   JcoupLocal_0_10_ce0;
input  [511:0] JcoupLocal_0_10_q0;
output  [3:0] JcoupLocal_0_10_address1;
output   JcoupLocal_0_10_ce1;
input  [511:0] JcoupLocal_0_10_q1;
output  [3:0] JcoupLocal_0_11_address0;
output   JcoupLocal_0_11_ce0;
input  [511:0] JcoupLocal_0_11_q0;
output  [3:0] JcoupLocal_0_11_address1;
output   JcoupLocal_0_11_ce1;
input  [511:0] JcoupLocal_0_11_q1;
output  [3:0] JcoupLocal_0_12_address0;
output   JcoupLocal_0_12_ce0;
input  [511:0] JcoupLocal_0_12_q0;
output  [3:0] JcoupLocal_0_12_address1;
output   JcoupLocal_0_12_ce1;
input  [511:0] JcoupLocal_0_12_q1;
output  [3:0] JcoupLocal_0_13_address0;
output   JcoupLocal_0_13_ce0;
input  [511:0] JcoupLocal_0_13_q0;
output  [3:0] JcoupLocal_0_13_address1;
output   JcoupLocal_0_13_ce1;
input  [511:0] JcoupLocal_0_13_q1;
output  [3:0] JcoupLocal_0_14_address0;
output   JcoupLocal_0_14_ce0;
input  [511:0] JcoupLocal_0_14_q0;
output  [3:0] JcoupLocal_0_14_address1;
output   JcoupLocal_0_14_ce1;
input  [511:0] JcoupLocal_0_14_q1;
output  [3:0] JcoupLocal_0_15_address0;
output   JcoupLocal_0_15_ce0;
input  [511:0] JcoupLocal_0_15_q0;
output  [3:0] JcoupLocal_0_15_address1;
output   JcoupLocal_0_15_ce1;
input  [511:0] JcoupLocal_0_15_q1;
output  [3:0] trottersLocal_V_1_0_address0;
output   trottersLocal_V_1_0_ce0;
input  [15:0] trottersLocal_V_1_0_q0;
output  [3:0] trottersLocal_V_1_0_address1;
output   trottersLocal_V_1_0_ce1;
input  [15:0] trottersLocal_V_1_0_q1;
output  [3:0] trottersLocal_V_1_1_address0;
output   trottersLocal_V_1_1_ce0;
input  [15:0] trottersLocal_V_1_1_q0;
output  [3:0] trottersLocal_V_1_1_address1;
output   trottersLocal_V_1_1_ce1;
input  [15:0] trottersLocal_V_1_1_q1;
output  [3:0] trottersLocal_V_1_2_address0;
output   trottersLocal_V_1_2_ce0;
input  [15:0] trottersLocal_V_1_2_q0;
output  [3:0] trottersLocal_V_1_2_address1;
output   trottersLocal_V_1_2_ce1;
input  [15:0] trottersLocal_V_1_2_q1;
output  [3:0] trottersLocal_V_1_3_address0;
output   trottersLocal_V_1_3_ce0;
input  [15:0] trottersLocal_V_1_3_q0;
output  [3:0] trottersLocal_V_1_3_address1;
output   trottersLocal_V_1_3_ce1;
input  [15:0] trottersLocal_V_1_3_q1;
output  [3:0] trottersLocal_V_1_4_address0;
output   trottersLocal_V_1_4_ce0;
input  [15:0] trottersLocal_V_1_4_q0;
output  [3:0] trottersLocal_V_1_4_address1;
output   trottersLocal_V_1_4_ce1;
input  [15:0] trottersLocal_V_1_4_q1;
output  [3:0] trottersLocal_V_1_5_address0;
output   trottersLocal_V_1_5_ce0;
input  [15:0] trottersLocal_V_1_5_q0;
output  [3:0] trottersLocal_V_1_5_address1;
output   trottersLocal_V_1_5_ce1;
input  [15:0] trottersLocal_V_1_5_q1;
output  [3:0] trottersLocal_V_1_6_address0;
output   trottersLocal_V_1_6_ce0;
input  [15:0] trottersLocal_V_1_6_q0;
output  [3:0] trottersLocal_V_1_6_address1;
output   trottersLocal_V_1_6_ce1;
input  [15:0] trottersLocal_V_1_6_q1;
output  [3:0] trottersLocal_V_1_7_address0;
output   trottersLocal_V_1_7_ce0;
input  [15:0] trottersLocal_V_1_7_q0;
output  [3:0] trottersLocal_V_1_7_address1;
output   trottersLocal_V_1_7_ce1;
input  [15:0] trottersLocal_V_1_7_q1;
output  [3:0] trottersLocal_V_1_8_address0;
output   trottersLocal_V_1_8_ce0;
input  [15:0] trottersLocal_V_1_8_q0;
output  [3:0] trottersLocal_V_1_8_address1;
output   trottersLocal_V_1_8_ce1;
input  [15:0] trottersLocal_V_1_8_q1;
output  [3:0] trottersLocal_V_1_9_address0;
output   trottersLocal_V_1_9_ce0;
input  [15:0] trottersLocal_V_1_9_q0;
output  [3:0] trottersLocal_V_1_9_address1;
output   trottersLocal_V_1_9_ce1;
input  [15:0] trottersLocal_V_1_9_q1;
output  [3:0] trottersLocal_V_1_10_address0;
output   trottersLocal_V_1_10_ce0;
input  [15:0] trottersLocal_V_1_10_q0;
output  [3:0] trottersLocal_V_1_10_address1;
output   trottersLocal_V_1_10_ce1;
input  [15:0] trottersLocal_V_1_10_q1;
output  [3:0] trottersLocal_V_1_11_address0;
output   trottersLocal_V_1_11_ce0;
input  [15:0] trottersLocal_V_1_11_q0;
output  [3:0] trottersLocal_V_1_11_address1;
output   trottersLocal_V_1_11_ce1;
input  [15:0] trottersLocal_V_1_11_q1;
output  [3:0] trottersLocal_V_1_12_address0;
output   trottersLocal_V_1_12_ce0;
input  [15:0] trottersLocal_V_1_12_q0;
output  [3:0] trottersLocal_V_1_12_address1;
output   trottersLocal_V_1_12_ce1;
input  [15:0] trottersLocal_V_1_12_q1;
output  [3:0] trottersLocal_V_1_13_address0;
output   trottersLocal_V_1_13_ce0;
input  [15:0] trottersLocal_V_1_13_q0;
output  [3:0] trottersLocal_V_1_13_address1;
output   trottersLocal_V_1_13_ce1;
input  [15:0] trottersLocal_V_1_13_q1;
output  [3:0] trottersLocal_V_1_14_address0;
output   trottersLocal_V_1_14_ce0;
input  [15:0] trottersLocal_V_1_14_q0;
output  [3:0] trottersLocal_V_1_14_address1;
output   trottersLocal_V_1_14_ce1;
input  [15:0] trottersLocal_V_1_14_q1;
output  [3:0] trottersLocal_V_1_15_address0;
output   trottersLocal_V_1_15_ce0;
input  [15:0] trottersLocal_V_1_15_q0;
output  [3:0] trottersLocal_V_1_15_address1;
output   trottersLocal_V_1_15_ce1;
input  [15:0] trottersLocal_V_1_15_q1;
output  [3:0] JcoupLocal_1_0_address0;
output   JcoupLocal_1_0_ce0;
input  [511:0] JcoupLocal_1_0_q0;
output  [3:0] JcoupLocal_1_0_address1;
output   JcoupLocal_1_0_ce1;
input  [511:0] JcoupLocal_1_0_q1;
output  [3:0] JcoupLocal_1_1_address0;
output   JcoupLocal_1_1_ce0;
input  [511:0] JcoupLocal_1_1_q0;
output  [3:0] JcoupLocal_1_1_address1;
output   JcoupLocal_1_1_ce1;
input  [511:0] JcoupLocal_1_1_q1;
output  [3:0] JcoupLocal_1_2_address0;
output   JcoupLocal_1_2_ce0;
input  [511:0] JcoupLocal_1_2_q0;
output  [3:0] JcoupLocal_1_2_address1;
output   JcoupLocal_1_2_ce1;
input  [511:0] JcoupLocal_1_2_q1;
output  [3:0] JcoupLocal_1_3_address0;
output   JcoupLocal_1_3_ce0;
input  [511:0] JcoupLocal_1_3_q0;
output  [3:0] JcoupLocal_1_3_address1;
output   JcoupLocal_1_3_ce1;
input  [511:0] JcoupLocal_1_3_q1;
output  [3:0] JcoupLocal_1_4_address0;
output   JcoupLocal_1_4_ce0;
input  [511:0] JcoupLocal_1_4_q0;
output  [3:0] JcoupLocal_1_4_address1;
output   JcoupLocal_1_4_ce1;
input  [511:0] JcoupLocal_1_4_q1;
output  [3:0] JcoupLocal_1_5_address0;
output   JcoupLocal_1_5_ce0;
input  [511:0] JcoupLocal_1_5_q0;
output  [3:0] JcoupLocal_1_5_address1;
output   JcoupLocal_1_5_ce1;
input  [511:0] JcoupLocal_1_5_q1;
output  [3:0] JcoupLocal_1_6_address0;
output   JcoupLocal_1_6_ce0;
input  [511:0] JcoupLocal_1_6_q0;
output  [3:0] JcoupLocal_1_6_address1;
output   JcoupLocal_1_6_ce1;
input  [511:0] JcoupLocal_1_6_q1;
output  [3:0] JcoupLocal_1_7_address0;
output   JcoupLocal_1_7_ce0;
input  [511:0] JcoupLocal_1_7_q0;
output  [3:0] JcoupLocal_1_7_address1;
output   JcoupLocal_1_7_ce1;
input  [511:0] JcoupLocal_1_7_q1;
output  [3:0] JcoupLocal_1_8_address0;
output   JcoupLocal_1_8_ce0;
input  [511:0] JcoupLocal_1_8_q0;
output  [3:0] JcoupLocal_1_8_address1;
output   JcoupLocal_1_8_ce1;
input  [511:0] JcoupLocal_1_8_q1;
output  [3:0] JcoupLocal_1_9_address0;
output   JcoupLocal_1_9_ce0;
input  [511:0] JcoupLocal_1_9_q0;
output  [3:0] JcoupLocal_1_9_address1;
output   JcoupLocal_1_9_ce1;
input  [511:0] JcoupLocal_1_9_q1;
output  [3:0] JcoupLocal_1_10_address0;
output   JcoupLocal_1_10_ce0;
input  [511:0] JcoupLocal_1_10_q0;
output  [3:0] JcoupLocal_1_10_address1;
output   JcoupLocal_1_10_ce1;
input  [511:0] JcoupLocal_1_10_q1;
output  [3:0] JcoupLocal_1_11_address0;
output   JcoupLocal_1_11_ce0;
input  [511:0] JcoupLocal_1_11_q0;
output  [3:0] JcoupLocal_1_11_address1;
output   JcoupLocal_1_11_ce1;
input  [511:0] JcoupLocal_1_11_q1;
output  [3:0] JcoupLocal_1_12_address0;
output   JcoupLocal_1_12_ce0;
input  [511:0] JcoupLocal_1_12_q0;
output  [3:0] JcoupLocal_1_12_address1;
output   JcoupLocal_1_12_ce1;
input  [511:0] JcoupLocal_1_12_q1;
output  [3:0] JcoupLocal_1_13_address0;
output   JcoupLocal_1_13_ce0;
input  [511:0] JcoupLocal_1_13_q0;
output  [3:0] JcoupLocal_1_13_address1;
output   JcoupLocal_1_13_ce1;
input  [511:0] JcoupLocal_1_13_q1;
output  [3:0] JcoupLocal_1_14_address0;
output   JcoupLocal_1_14_ce0;
input  [511:0] JcoupLocal_1_14_q0;
output  [3:0] JcoupLocal_1_14_address1;
output   JcoupLocal_1_14_ce1;
input  [511:0] JcoupLocal_1_14_q1;
output  [3:0] JcoupLocal_1_15_address0;
output   JcoupLocal_1_15_ce0;
input  [511:0] JcoupLocal_1_15_q0;
output  [3:0] JcoupLocal_1_15_address1;
output   JcoupLocal_1_15_ce1;
input  [511:0] JcoupLocal_1_15_q1;
output  [3:0] trottersLocal_V_2_0_address0;
output   trottersLocal_V_2_0_ce0;
input  [15:0] trottersLocal_V_2_0_q0;
output  [3:0] trottersLocal_V_2_0_address1;
output   trottersLocal_V_2_0_ce1;
input  [15:0] trottersLocal_V_2_0_q1;
output  [3:0] trottersLocal_V_2_1_address0;
output   trottersLocal_V_2_1_ce0;
input  [15:0] trottersLocal_V_2_1_q0;
output  [3:0] trottersLocal_V_2_1_address1;
output   trottersLocal_V_2_1_ce1;
input  [15:0] trottersLocal_V_2_1_q1;
output  [3:0] trottersLocal_V_2_2_address0;
output   trottersLocal_V_2_2_ce0;
input  [15:0] trottersLocal_V_2_2_q0;
output  [3:0] trottersLocal_V_2_2_address1;
output   trottersLocal_V_2_2_ce1;
input  [15:0] trottersLocal_V_2_2_q1;
output  [3:0] trottersLocal_V_2_3_address0;
output   trottersLocal_V_2_3_ce0;
input  [15:0] trottersLocal_V_2_3_q0;
output  [3:0] trottersLocal_V_2_3_address1;
output   trottersLocal_V_2_3_ce1;
input  [15:0] trottersLocal_V_2_3_q1;
output  [3:0] trottersLocal_V_2_4_address0;
output   trottersLocal_V_2_4_ce0;
input  [15:0] trottersLocal_V_2_4_q0;
output  [3:0] trottersLocal_V_2_4_address1;
output   trottersLocal_V_2_4_ce1;
input  [15:0] trottersLocal_V_2_4_q1;
output  [3:0] trottersLocal_V_2_5_address0;
output   trottersLocal_V_2_5_ce0;
input  [15:0] trottersLocal_V_2_5_q0;
output  [3:0] trottersLocal_V_2_5_address1;
output   trottersLocal_V_2_5_ce1;
input  [15:0] trottersLocal_V_2_5_q1;
output  [3:0] trottersLocal_V_2_6_address0;
output   trottersLocal_V_2_6_ce0;
input  [15:0] trottersLocal_V_2_6_q0;
output  [3:0] trottersLocal_V_2_6_address1;
output   trottersLocal_V_2_6_ce1;
input  [15:0] trottersLocal_V_2_6_q1;
output  [3:0] trottersLocal_V_2_7_address0;
output   trottersLocal_V_2_7_ce0;
input  [15:0] trottersLocal_V_2_7_q0;
output  [3:0] trottersLocal_V_2_7_address1;
output   trottersLocal_V_2_7_ce1;
input  [15:0] trottersLocal_V_2_7_q1;
output  [3:0] trottersLocal_V_2_8_address0;
output   trottersLocal_V_2_8_ce0;
input  [15:0] trottersLocal_V_2_8_q0;
output  [3:0] trottersLocal_V_2_8_address1;
output   trottersLocal_V_2_8_ce1;
input  [15:0] trottersLocal_V_2_8_q1;
output  [3:0] trottersLocal_V_2_9_address0;
output   trottersLocal_V_2_9_ce0;
input  [15:0] trottersLocal_V_2_9_q0;
output  [3:0] trottersLocal_V_2_9_address1;
output   trottersLocal_V_2_9_ce1;
input  [15:0] trottersLocal_V_2_9_q1;
output  [3:0] trottersLocal_V_2_10_address0;
output   trottersLocal_V_2_10_ce0;
input  [15:0] trottersLocal_V_2_10_q0;
output  [3:0] trottersLocal_V_2_10_address1;
output   trottersLocal_V_2_10_ce1;
input  [15:0] trottersLocal_V_2_10_q1;
output  [3:0] trottersLocal_V_2_11_address0;
output   trottersLocal_V_2_11_ce0;
input  [15:0] trottersLocal_V_2_11_q0;
output  [3:0] trottersLocal_V_2_11_address1;
output   trottersLocal_V_2_11_ce1;
input  [15:0] trottersLocal_V_2_11_q1;
output  [3:0] trottersLocal_V_2_12_address0;
output   trottersLocal_V_2_12_ce0;
input  [15:0] trottersLocal_V_2_12_q0;
output  [3:0] trottersLocal_V_2_12_address1;
output   trottersLocal_V_2_12_ce1;
input  [15:0] trottersLocal_V_2_12_q1;
output  [3:0] trottersLocal_V_2_13_address0;
output   trottersLocal_V_2_13_ce0;
input  [15:0] trottersLocal_V_2_13_q0;
output  [3:0] trottersLocal_V_2_13_address1;
output   trottersLocal_V_2_13_ce1;
input  [15:0] trottersLocal_V_2_13_q1;
output  [3:0] trottersLocal_V_2_14_address0;
output   trottersLocal_V_2_14_ce0;
input  [15:0] trottersLocal_V_2_14_q0;
output  [3:0] trottersLocal_V_2_14_address1;
output   trottersLocal_V_2_14_ce1;
input  [15:0] trottersLocal_V_2_14_q1;
output  [3:0] trottersLocal_V_2_15_address0;
output   trottersLocal_V_2_15_ce0;
input  [15:0] trottersLocal_V_2_15_q0;
output  [3:0] trottersLocal_V_2_15_address1;
output   trottersLocal_V_2_15_ce1;
input  [15:0] trottersLocal_V_2_15_q1;
output  [3:0] JcoupLocal_2_0_address0;
output   JcoupLocal_2_0_ce0;
input  [511:0] JcoupLocal_2_0_q0;
output  [3:0] JcoupLocal_2_0_address1;
output   JcoupLocal_2_0_ce1;
input  [511:0] JcoupLocal_2_0_q1;
output  [3:0] JcoupLocal_2_1_address0;
output   JcoupLocal_2_1_ce0;
input  [511:0] JcoupLocal_2_1_q0;
output  [3:0] JcoupLocal_2_1_address1;
output   JcoupLocal_2_1_ce1;
input  [511:0] JcoupLocal_2_1_q1;
output  [3:0] JcoupLocal_2_2_address0;
output   JcoupLocal_2_2_ce0;
input  [511:0] JcoupLocal_2_2_q0;
output  [3:0] JcoupLocal_2_2_address1;
output   JcoupLocal_2_2_ce1;
input  [511:0] JcoupLocal_2_2_q1;
output  [3:0] JcoupLocal_2_3_address0;
output   JcoupLocal_2_3_ce0;
input  [511:0] JcoupLocal_2_3_q0;
output  [3:0] JcoupLocal_2_3_address1;
output   JcoupLocal_2_3_ce1;
input  [511:0] JcoupLocal_2_3_q1;
output  [3:0] JcoupLocal_2_4_address0;
output   JcoupLocal_2_4_ce0;
input  [511:0] JcoupLocal_2_4_q0;
output  [3:0] JcoupLocal_2_4_address1;
output   JcoupLocal_2_4_ce1;
input  [511:0] JcoupLocal_2_4_q1;
output  [3:0] JcoupLocal_2_5_address0;
output   JcoupLocal_2_5_ce0;
input  [511:0] JcoupLocal_2_5_q0;
output  [3:0] JcoupLocal_2_5_address1;
output   JcoupLocal_2_5_ce1;
input  [511:0] JcoupLocal_2_5_q1;
output  [3:0] JcoupLocal_2_6_address0;
output   JcoupLocal_2_6_ce0;
input  [511:0] JcoupLocal_2_6_q0;
output  [3:0] JcoupLocal_2_6_address1;
output   JcoupLocal_2_6_ce1;
input  [511:0] JcoupLocal_2_6_q1;
output  [3:0] JcoupLocal_2_7_address0;
output   JcoupLocal_2_7_ce0;
input  [511:0] JcoupLocal_2_7_q0;
output  [3:0] JcoupLocal_2_7_address1;
output   JcoupLocal_2_7_ce1;
input  [511:0] JcoupLocal_2_7_q1;
output  [3:0] JcoupLocal_2_8_address0;
output   JcoupLocal_2_8_ce0;
input  [511:0] JcoupLocal_2_8_q0;
output  [3:0] JcoupLocal_2_8_address1;
output   JcoupLocal_2_8_ce1;
input  [511:0] JcoupLocal_2_8_q1;
output  [3:0] JcoupLocal_2_9_address0;
output   JcoupLocal_2_9_ce0;
input  [511:0] JcoupLocal_2_9_q0;
output  [3:0] JcoupLocal_2_9_address1;
output   JcoupLocal_2_9_ce1;
input  [511:0] JcoupLocal_2_9_q1;
output  [3:0] JcoupLocal_2_10_address0;
output   JcoupLocal_2_10_ce0;
input  [511:0] JcoupLocal_2_10_q0;
output  [3:0] JcoupLocal_2_10_address1;
output   JcoupLocal_2_10_ce1;
input  [511:0] JcoupLocal_2_10_q1;
output  [3:0] JcoupLocal_2_11_address0;
output   JcoupLocal_2_11_ce0;
input  [511:0] JcoupLocal_2_11_q0;
output  [3:0] JcoupLocal_2_11_address1;
output   JcoupLocal_2_11_ce1;
input  [511:0] JcoupLocal_2_11_q1;
output  [3:0] JcoupLocal_2_12_address0;
output   JcoupLocal_2_12_ce0;
input  [511:0] JcoupLocal_2_12_q0;
output  [3:0] JcoupLocal_2_12_address1;
output   JcoupLocal_2_12_ce1;
input  [511:0] JcoupLocal_2_12_q1;
output  [3:0] JcoupLocal_2_13_address0;
output   JcoupLocal_2_13_ce0;
input  [511:0] JcoupLocal_2_13_q0;
output  [3:0] JcoupLocal_2_13_address1;
output   JcoupLocal_2_13_ce1;
input  [511:0] JcoupLocal_2_13_q1;
output  [3:0] JcoupLocal_2_14_address0;
output   JcoupLocal_2_14_ce0;
input  [511:0] JcoupLocal_2_14_q0;
output  [3:0] JcoupLocal_2_14_address1;
output   JcoupLocal_2_14_ce1;
input  [511:0] JcoupLocal_2_14_q1;
output  [3:0] JcoupLocal_2_15_address0;
output   JcoupLocal_2_15_ce0;
input  [511:0] JcoupLocal_2_15_q0;
output  [3:0] JcoupLocal_2_15_address1;
output   JcoupLocal_2_15_ce1;
input  [511:0] JcoupLocal_2_15_q1;
output  [3:0] trottersLocal_V_3_0_address0;
output   trottersLocal_V_3_0_ce0;
input  [15:0] trottersLocal_V_3_0_q0;
output  [3:0] trottersLocal_V_3_0_address1;
output   trottersLocal_V_3_0_ce1;
input  [15:0] trottersLocal_V_3_0_q1;
output  [3:0] trottersLocal_V_3_1_address0;
output   trottersLocal_V_3_1_ce0;
input  [15:0] trottersLocal_V_3_1_q0;
output  [3:0] trottersLocal_V_3_1_address1;
output   trottersLocal_V_3_1_ce1;
input  [15:0] trottersLocal_V_3_1_q1;
output  [3:0] trottersLocal_V_3_2_address0;
output   trottersLocal_V_3_2_ce0;
input  [15:0] trottersLocal_V_3_2_q0;
output  [3:0] trottersLocal_V_3_2_address1;
output   trottersLocal_V_3_2_ce1;
input  [15:0] trottersLocal_V_3_2_q1;
output  [3:0] trottersLocal_V_3_3_address0;
output   trottersLocal_V_3_3_ce0;
input  [15:0] trottersLocal_V_3_3_q0;
output  [3:0] trottersLocal_V_3_3_address1;
output   trottersLocal_V_3_3_ce1;
input  [15:0] trottersLocal_V_3_3_q1;
output  [3:0] trottersLocal_V_3_4_address0;
output   trottersLocal_V_3_4_ce0;
input  [15:0] trottersLocal_V_3_4_q0;
output  [3:0] trottersLocal_V_3_4_address1;
output   trottersLocal_V_3_4_ce1;
input  [15:0] trottersLocal_V_3_4_q1;
output  [3:0] trottersLocal_V_3_5_address0;
output   trottersLocal_V_3_5_ce0;
input  [15:0] trottersLocal_V_3_5_q0;
output  [3:0] trottersLocal_V_3_5_address1;
output   trottersLocal_V_3_5_ce1;
input  [15:0] trottersLocal_V_3_5_q1;
output  [3:0] trottersLocal_V_3_6_address0;
output   trottersLocal_V_3_6_ce0;
input  [15:0] trottersLocal_V_3_6_q0;
output  [3:0] trottersLocal_V_3_6_address1;
output   trottersLocal_V_3_6_ce1;
input  [15:0] trottersLocal_V_3_6_q1;
output  [3:0] trottersLocal_V_3_7_address0;
output   trottersLocal_V_3_7_ce0;
input  [15:0] trottersLocal_V_3_7_q0;
output  [3:0] trottersLocal_V_3_7_address1;
output   trottersLocal_V_3_7_ce1;
input  [15:0] trottersLocal_V_3_7_q1;
output  [3:0] trottersLocal_V_3_8_address0;
output   trottersLocal_V_3_8_ce0;
input  [15:0] trottersLocal_V_3_8_q0;
output  [3:0] trottersLocal_V_3_8_address1;
output   trottersLocal_V_3_8_ce1;
input  [15:0] trottersLocal_V_3_8_q1;
output  [3:0] trottersLocal_V_3_9_address0;
output   trottersLocal_V_3_9_ce0;
input  [15:0] trottersLocal_V_3_9_q0;
output  [3:0] trottersLocal_V_3_9_address1;
output   trottersLocal_V_3_9_ce1;
input  [15:0] trottersLocal_V_3_9_q1;
output  [3:0] trottersLocal_V_3_10_address0;
output   trottersLocal_V_3_10_ce0;
input  [15:0] trottersLocal_V_3_10_q0;
output  [3:0] trottersLocal_V_3_10_address1;
output   trottersLocal_V_3_10_ce1;
input  [15:0] trottersLocal_V_3_10_q1;
output  [3:0] trottersLocal_V_3_11_address0;
output   trottersLocal_V_3_11_ce0;
input  [15:0] trottersLocal_V_3_11_q0;
output  [3:0] trottersLocal_V_3_11_address1;
output   trottersLocal_V_3_11_ce1;
input  [15:0] trottersLocal_V_3_11_q1;
output  [3:0] trottersLocal_V_3_12_address0;
output   trottersLocal_V_3_12_ce0;
input  [15:0] trottersLocal_V_3_12_q0;
output  [3:0] trottersLocal_V_3_12_address1;
output   trottersLocal_V_3_12_ce1;
input  [15:0] trottersLocal_V_3_12_q1;
output  [3:0] trottersLocal_V_3_13_address0;
output   trottersLocal_V_3_13_ce0;
input  [15:0] trottersLocal_V_3_13_q0;
output  [3:0] trottersLocal_V_3_13_address1;
output   trottersLocal_V_3_13_ce1;
input  [15:0] trottersLocal_V_3_13_q1;
output  [3:0] trottersLocal_V_3_14_address0;
output   trottersLocal_V_3_14_ce0;
input  [15:0] trottersLocal_V_3_14_q0;
output  [3:0] trottersLocal_V_3_14_address1;
output   trottersLocal_V_3_14_ce1;
input  [15:0] trottersLocal_V_3_14_q1;
output  [3:0] trottersLocal_V_3_15_address0;
output   trottersLocal_V_3_15_ce0;
input  [15:0] trottersLocal_V_3_15_q0;
output  [3:0] trottersLocal_V_3_15_address1;
output   trottersLocal_V_3_15_ce1;
input  [15:0] trottersLocal_V_3_15_q1;
output  [3:0] JcoupLocal_3_0_address0;
output   JcoupLocal_3_0_ce0;
input  [511:0] JcoupLocal_3_0_q0;
output  [3:0] JcoupLocal_3_0_address1;
output   JcoupLocal_3_0_ce1;
input  [511:0] JcoupLocal_3_0_q1;
output  [3:0] JcoupLocal_3_1_address0;
output   JcoupLocal_3_1_ce0;
input  [511:0] JcoupLocal_3_1_q0;
output  [3:0] JcoupLocal_3_1_address1;
output   JcoupLocal_3_1_ce1;
input  [511:0] JcoupLocal_3_1_q1;
output  [3:0] JcoupLocal_3_2_address0;
output   JcoupLocal_3_2_ce0;
input  [511:0] JcoupLocal_3_2_q0;
output  [3:0] JcoupLocal_3_2_address1;
output   JcoupLocal_3_2_ce1;
input  [511:0] JcoupLocal_3_2_q1;
output  [3:0] JcoupLocal_3_3_address0;
output   JcoupLocal_3_3_ce0;
input  [511:0] JcoupLocal_3_3_q0;
output  [3:0] JcoupLocal_3_3_address1;
output   JcoupLocal_3_3_ce1;
input  [511:0] JcoupLocal_3_3_q1;
output  [3:0] JcoupLocal_3_4_address0;
output   JcoupLocal_3_4_ce0;
input  [511:0] JcoupLocal_3_4_q0;
output  [3:0] JcoupLocal_3_4_address1;
output   JcoupLocal_3_4_ce1;
input  [511:0] JcoupLocal_3_4_q1;
output  [3:0] JcoupLocal_3_5_address0;
output   JcoupLocal_3_5_ce0;
input  [511:0] JcoupLocal_3_5_q0;
output  [3:0] JcoupLocal_3_5_address1;
output   JcoupLocal_3_5_ce1;
input  [511:0] JcoupLocal_3_5_q1;
output  [3:0] JcoupLocal_3_6_address0;
output   JcoupLocal_3_6_ce0;
input  [511:0] JcoupLocal_3_6_q0;
output  [3:0] JcoupLocal_3_6_address1;
output   JcoupLocal_3_6_ce1;
input  [511:0] JcoupLocal_3_6_q1;
output  [3:0] JcoupLocal_3_7_address0;
output   JcoupLocal_3_7_ce0;
input  [511:0] JcoupLocal_3_7_q0;
output  [3:0] JcoupLocal_3_7_address1;
output   JcoupLocal_3_7_ce1;
input  [511:0] JcoupLocal_3_7_q1;
output  [3:0] JcoupLocal_3_8_address0;
output   JcoupLocal_3_8_ce0;
input  [511:0] JcoupLocal_3_8_q0;
output  [3:0] JcoupLocal_3_8_address1;
output   JcoupLocal_3_8_ce1;
input  [511:0] JcoupLocal_3_8_q1;
output  [3:0] JcoupLocal_3_9_address0;
output   JcoupLocal_3_9_ce0;
input  [511:0] JcoupLocal_3_9_q0;
output  [3:0] JcoupLocal_3_9_address1;
output   JcoupLocal_3_9_ce1;
input  [511:0] JcoupLocal_3_9_q1;
output  [3:0] JcoupLocal_3_10_address0;
output   JcoupLocal_3_10_ce0;
input  [511:0] JcoupLocal_3_10_q0;
output  [3:0] JcoupLocal_3_10_address1;
output   JcoupLocal_3_10_ce1;
input  [511:0] JcoupLocal_3_10_q1;
output  [3:0] JcoupLocal_3_11_address0;
output   JcoupLocal_3_11_ce0;
input  [511:0] JcoupLocal_3_11_q0;
output  [3:0] JcoupLocal_3_11_address1;
output   JcoupLocal_3_11_ce1;
input  [511:0] JcoupLocal_3_11_q1;
output  [3:0] JcoupLocal_3_12_address0;
output   JcoupLocal_3_12_ce0;
input  [511:0] JcoupLocal_3_12_q0;
output  [3:0] JcoupLocal_3_12_address1;
output   JcoupLocal_3_12_ce1;
input  [511:0] JcoupLocal_3_12_q1;
output  [3:0] JcoupLocal_3_13_address0;
output   JcoupLocal_3_13_ce0;
input  [511:0] JcoupLocal_3_13_q0;
output  [3:0] JcoupLocal_3_13_address1;
output   JcoupLocal_3_13_ce1;
input  [511:0] JcoupLocal_3_13_q1;
output  [3:0] JcoupLocal_3_14_address0;
output   JcoupLocal_3_14_ce0;
input  [511:0] JcoupLocal_3_14_q0;
output  [3:0] JcoupLocal_3_14_address1;
output   JcoupLocal_3_14_ce1;
input  [511:0] JcoupLocal_3_14_q1;
output  [3:0] JcoupLocal_3_15_address0;
output   JcoupLocal_3_15_ce0;
input  [511:0] JcoupLocal_3_15_q0;
output  [3:0] JcoupLocal_3_15_address1;
output   JcoupLocal_3_15_ce1;
input  [511:0] JcoupLocal_3_15_q1;
output  [31:0] dH_3_3_out;
output   dH_3_3_out_ap_vld;
output  [31:0] dH_2_3_out;
output   dH_2_3_out_ap_vld;
output  [31:0] dH_1_3_out;
output   dH_1_3_out_ap_vld;
output  [31:0] dH_0_3_out;
output   dH_0_3_out_ap_vld;

reg ap_idle;
reg trottersLocal_V_0_0_ce0;
reg trottersLocal_V_0_0_ce1;
reg trottersLocal_V_0_1_ce0;
reg trottersLocal_V_0_1_ce1;
reg trottersLocal_V_0_2_ce0;
reg trottersLocal_V_0_2_ce1;
reg trottersLocal_V_0_3_ce0;
reg trottersLocal_V_0_3_ce1;
reg trottersLocal_V_0_4_ce0;
reg trottersLocal_V_0_4_ce1;
reg trottersLocal_V_0_5_ce0;
reg trottersLocal_V_0_5_ce1;
reg trottersLocal_V_0_6_ce0;
reg trottersLocal_V_0_6_ce1;
reg trottersLocal_V_0_7_ce0;
reg trottersLocal_V_0_7_ce1;
reg trottersLocal_V_0_8_ce0;
reg trottersLocal_V_0_8_ce1;
reg trottersLocal_V_0_9_ce0;
reg trottersLocal_V_0_9_ce1;
reg trottersLocal_V_0_10_ce0;
reg trottersLocal_V_0_10_ce1;
reg trottersLocal_V_0_11_ce0;
reg trottersLocal_V_0_11_ce1;
reg trottersLocal_V_0_12_ce0;
reg trottersLocal_V_0_12_ce1;
reg trottersLocal_V_0_13_ce0;
reg trottersLocal_V_0_13_ce1;
reg trottersLocal_V_0_14_ce0;
reg trottersLocal_V_0_14_ce1;
reg trottersLocal_V_0_15_ce0;
reg trottersLocal_V_0_15_ce1;
reg JcoupLocal_0_0_ce0;
reg JcoupLocal_0_0_ce1;
reg JcoupLocal_0_1_ce0;
reg JcoupLocal_0_1_ce1;
reg JcoupLocal_0_2_ce0;
reg JcoupLocal_0_2_ce1;
reg JcoupLocal_0_3_ce0;
reg JcoupLocal_0_3_ce1;
reg JcoupLocal_0_4_ce0;
reg JcoupLocal_0_4_ce1;
reg JcoupLocal_0_5_ce0;
reg JcoupLocal_0_5_ce1;
reg JcoupLocal_0_6_ce0;
reg JcoupLocal_0_6_ce1;
reg JcoupLocal_0_7_ce0;
reg JcoupLocal_0_7_ce1;
reg JcoupLocal_0_8_ce0;
reg JcoupLocal_0_8_ce1;
reg JcoupLocal_0_9_ce0;
reg JcoupLocal_0_9_ce1;
reg JcoupLocal_0_10_ce0;
reg JcoupLocal_0_10_ce1;
reg JcoupLocal_0_11_ce0;
reg JcoupLocal_0_11_ce1;
reg JcoupLocal_0_12_ce0;
reg JcoupLocal_0_12_ce1;
reg JcoupLocal_0_13_ce0;
reg JcoupLocal_0_13_ce1;
reg JcoupLocal_0_14_ce0;
reg JcoupLocal_0_14_ce1;
reg JcoupLocal_0_15_ce0;
reg JcoupLocal_0_15_ce1;
reg trottersLocal_V_1_0_ce0;
reg trottersLocal_V_1_0_ce1;
reg trottersLocal_V_1_1_ce0;
reg trottersLocal_V_1_1_ce1;
reg trottersLocal_V_1_2_ce0;
reg trottersLocal_V_1_2_ce1;
reg trottersLocal_V_1_3_ce0;
reg trottersLocal_V_1_3_ce1;
reg trottersLocal_V_1_4_ce0;
reg trottersLocal_V_1_4_ce1;
reg trottersLocal_V_1_5_ce0;
reg trottersLocal_V_1_5_ce1;
reg trottersLocal_V_1_6_ce0;
reg trottersLocal_V_1_6_ce1;
reg trottersLocal_V_1_7_ce0;
reg trottersLocal_V_1_7_ce1;
reg trottersLocal_V_1_8_ce0;
reg trottersLocal_V_1_8_ce1;
reg trottersLocal_V_1_9_ce0;
reg trottersLocal_V_1_9_ce1;
reg trottersLocal_V_1_10_ce0;
reg trottersLocal_V_1_10_ce1;
reg trottersLocal_V_1_11_ce0;
reg trottersLocal_V_1_11_ce1;
reg trottersLocal_V_1_12_ce0;
reg trottersLocal_V_1_12_ce1;
reg trottersLocal_V_1_13_ce0;
reg trottersLocal_V_1_13_ce1;
reg trottersLocal_V_1_14_ce0;
reg trottersLocal_V_1_14_ce1;
reg trottersLocal_V_1_15_ce0;
reg trottersLocal_V_1_15_ce1;
reg JcoupLocal_1_0_ce0;
reg JcoupLocal_1_0_ce1;
reg JcoupLocal_1_1_ce0;
reg JcoupLocal_1_1_ce1;
reg JcoupLocal_1_2_ce0;
reg JcoupLocal_1_2_ce1;
reg JcoupLocal_1_3_ce0;
reg JcoupLocal_1_3_ce1;
reg JcoupLocal_1_4_ce0;
reg JcoupLocal_1_4_ce1;
reg JcoupLocal_1_5_ce0;
reg JcoupLocal_1_5_ce1;
reg JcoupLocal_1_6_ce0;
reg JcoupLocal_1_6_ce1;
reg JcoupLocal_1_7_ce0;
reg JcoupLocal_1_7_ce1;
reg JcoupLocal_1_8_ce0;
reg JcoupLocal_1_8_ce1;
reg JcoupLocal_1_9_ce0;
reg JcoupLocal_1_9_ce1;
reg JcoupLocal_1_10_ce0;
reg JcoupLocal_1_10_ce1;
reg JcoupLocal_1_11_ce0;
reg JcoupLocal_1_11_ce1;
reg JcoupLocal_1_12_ce0;
reg JcoupLocal_1_12_ce1;
reg JcoupLocal_1_13_ce0;
reg JcoupLocal_1_13_ce1;
reg JcoupLocal_1_14_ce0;
reg JcoupLocal_1_14_ce1;
reg JcoupLocal_1_15_ce0;
reg JcoupLocal_1_15_ce1;
reg trottersLocal_V_2_0_ce0;
reg trottersLocal_V_2_0_ce1;
reg trottersLocal_V_2_1_ce0;
reg trottersLocal_V_2_1_ce1;
reg trottersLocal_V_2_2_ce0;
reg trottersLocal_V_2_2_ce1;
reg trottersLocal_V_2_3_ce0;
reg trottersLocal_V_2_3_ce1;
reg trottersLocal_V_2_4_ce0;
reg trottersLocal_V_2_4_ce1;
reg trottersLocal_V_2_5_ce0;
reg trottersLocal_V_2_5_ce1;
reg trottersLocal_V_2_6_ce0;
reg trottersLocal_V_2_6_ce1;
reg trottersLocal_V_2_7_ce0;
reg trottersLocal_V_2_7_ce1;
reg trottersLocal_V_2_8_ce0;
reg trottersLocal_V_2_8_ce1;
reg trottersLocal_V_2_9_ce0;
reg trottersLocal_V_2_9_ce1;
reg trottersLocal_V_2_10_ce0;
reg trottersLocal_V_2_10_ce1;
reg trottersLocal_V_2_11_ce0;
reg trottersLocal_V_2_11_ce1;
reg trottersLocal_V_2_12_ce0;
reg trottersLocal_V_2_12_ce1;
reg trottersLocal_V_2_13_ce0;
reg trottersLocal_V_2_13_ce1;
reg trottersLocal_V_2_14_ce0;
reg trottersLocal_V_2_14_ce1;
reg trottersLocal_V_2_15_ce0;
reg trottersLocal_V_2_15_ce1;
reg JcoupLocal_2_0_ce0;
reg JcoupLocal_2_0_ce1;
reg JcoupLocal_2_1_ce0;
reg JcoupLocal_2_1_ce1;
reg JcoupLocal_2_2_ce0;
reg JcoupLocal_2_2_ce1;
reg JcoupLocal_2_3_ce0;
reg JcoupLocal_2_3_ce1;
reg JcoupLocal_2_4_ce0;
reg JcoupLocal_2_4_ce1;
reg JcoupLocal_2_5_ce0;
reg JcoupLocal_2_5_ce1;
reg JcoupLocal_2_6_ce0;
reg JcoupLocal_2_6_ce1;
reg JcoupLocal_2_7_ce0;
reg JcoupLocal_2_7_ce1;
reg JcoupLocal_2_8_ce0;
reg JcoupLocal_2_8_ce1;
reg JcoupLocal_2_9_ce0;
reg JcoupLocal_2_9_ce1;
reg JcoupLocal_2_10_ce0;
reg JcoupLocal_2_10_ce1;
reg JcoupLocal_2_11_ce0;
reg JcoupLocal_2_11_ce1;
reg JcoupLocal_2_12_ce0;
reg JcoupLocal_2_12_ce1;
reg JcoupLocal_2_13_ce0;
reg JcoupLocal_2_13_ce1;
reg JcoupLocal_2_14_ce0;
reg JcoupLocal_2_14_ce1;
reg JcoupLocal_2_15_ce0;
reg JcoupLocal_2_15_ce1;
reg trottersLocal_V_3_0_ce0;
reg trottersLocal_V_3_0_ce1;
reg trottersLocal_V_3_1_ce0;
reg trottersLocal_V_3_1_ce1;
reg trottersLocal_V_3_2_ce0;
reg trottersLocal_V_3_2_ce1;
reg trottersLocal_V_3_3_ce0;
reg trottersLocal_V_3_3_ce1;
reg trottersLocal_V_3_4_ce0;
reg trottersLocal_V_3_4_ce1;
reg trottersLocal_V_3_5_ce0;
reg trottersLocal_V_3_5_ce1;
reg trottersLocal_V_3_6_ce0;
reg trottersLocal_V_3_6_ce1;
reg trottersLocal_V_3_7_ce0;
reg trottersLocal_V_3_7_ce1;
reg trottersLocal_V_3_8_ce0;
reg trottersLocal_V_3_8_ce1;
reg trottersLocal_V_3_9_ce0;
reg trottersLocal_V_3_9_ce1;
reg trottersLocal_V_3_10_ce0;
reg trottersLocal_V_3_10_ce1;
reg trottersLocal_V_3_11_ce0;
reg trottersLocal_V_3_11_ce1;
reg trottersLocal_V_3_12_ce0;
reg trottersLocal_V_3_12_ce1;
reg trottersLocal_V_3_13_ce0;
reg trottersLocal_V_3_13_ce1;
reg trottersLocal_V_3_14_ce0;
reg trottersLocal_V_3_14_ce1;
reg trottersLocal_V_3_15_ce0;
reg trottersLocal_V_3_15_ce1;
reg JcoupLocal_3_0_ce0;
reg JcoupLocal_3_0_ce1;
reg JcoupLocal_3_1_ce0;
reg JcoupLocal_3_1_ce1;
reg JcoupLocal_3_2_ce0;
reg JcoupLocal_3_2_ce1;
reg JcoupLocal_3_3_ce0;
reg JcoupLocal_3_3_ce1;
reg JcoupLocal_3_4_ce0;
reg JcoupLocal_3_4_ce1;
reg JcoupLocal_3_5_ce0;
reg JcoupLocal_3_5_ce1;
reg JcoupLocal_3_6_ce0;
reg JcoupLocal_3_6_ce1;
reg JcoupLocal_3_7_ce0;
reg JcoupLocal_3_7_ce1;
reg JcoupLocal_3_8_ce0;
reg JcoupLocal_3_8_ce1;
reg JcoupLocal_3_9_ce0;
reg JcoupLocal_3_9_ce1;
reg JcoupLocal_3_10_ce0;
reg JcoupLocal_3_10_ce1;
reg JcoupLocal_3_11_ce0;
reg JcoupLocal_3_11_ce1;
reg JcoupLocal_3_12_ce0;
reg JcoupLocal_3_12_ce1;
reg JcoupLocal_3_13_ce0;
reg JcoupLocal_3_13_ce1;
reg JcoupLocal_3_14_ce0;
reg JcoupLocal_3_14_ce1;
reg JcoupLocal_3_15_ce0;
reg JcoupLocal_3_15_ce1;
reg dH_3_3_out_ap_vld;
reg dH_2_3_out_ap_vld;
reg dH_1_3_out_ap_vld;
reg dH_0_3_out_ap_vld;

(* fsm_encoding = "none" *) reg   [71:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_idle_pp0;
wire    ap_CS_fsm_pp0_stage25;
wire    ap_block_state26_pp0_stage25_iter0;
wire    ap_block_state98_pp0_stage25_iter1;
wire    ap_block_pp0_stage25_subdone;
reg   [0:0] tmp_reg_748;
reg    ap_condition_exit_pp0_iter0_stage25;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
wire    ap_CS_fsm_pp0_stage71;
wire    ap_block_state72_pp0_stage71_iter0;
wire    ap_block_pp0_stage71_subdone;
wire    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state73_pp0_stage0_iter1;
wire    ap_block_pp0_stage0_11001;
wire   [0:0] tmp_fu_607_p3;
wire    ap_CS_fsm_pp0_stage1;
wire    ap_block_state2_pp0_stage1_iter0;
wire    ap_block_state74_pp0_stage1_iter1;
wire    ap_block_pp0_stage1_11001;
wire   [7:0] trunc_ln243_fu_633_p1;
reg   [7:0] trunc_ln243_reg_757;
wire    ap_CS_fsm_pp0_stage9;
wire    ap_block_state10_pp0_stage9_iter0;
wire    ap_block_state82_pp0_stage9_iter1;
wire    ap_block_pp0_stage9_11001;
wire    ap_CS_fsm_pp0_stage17;
wire    ap_block_state18_pp0_stage17_iter0;
wire    ap_block_state90_pp0_stage17_iter1;
wire    ap_block_pp0_stage17_11001;
wire    ap_block_pp0_stage25_11001;
reg    ap_enable_reg_pp0_iter0_reg;
wire    grp_TrotterUnit_fu_402_ap_start;
wire    grp_TrotterUnit_fu_402_ap_done;
wire    grp_TrotterUnit_fu_402_ap_idle;
wire    grp_TrotterUnit_fu_402_ap_ready;
reg   [1:0] grp_TrotterUnit_fu_402_t_offset;
reg   [7:0] grp_TrotterUnit_fu_402_packOfst;
wire   [3:0] grp_TrotterUnit_fu_402_trotters_address0;
wire    grp_TrotterUnit_fu_402_trotters_ce0;
reg   [15:0] grp_TrotterUnit_fu_402_trotters_q0;
wire   [3:0] grp_TrotterUnit_fu_402_trotters_address1;
wire    grp_TrotterUnit_fu_402_trotters_ce1;
reg   [15:0] grp_TrotterUnit_fu_402_trotters_q1;
wire   [3:0] grp_TrotterUnit_fu_402_trotters1_address0;
wire    grp_TrotterUnit_fu_402_trotters1_ce0;
reg   [15:0] grp_TrotterUnit_fu_402_trotters1_q0;
wire   [3:0] grp_TrotterUnit_fu_402_trotters1_address1;
wire    grp_TrotterUnit_fu_402_trotters1_ce1;
reg   [15:0] grp_TrotterUnit_fu_402_trotters1_q1;
wire   [3:0] grp_TrotterUnit_fu_402_trotters2_address0;
wire    grp_TrotterUnit_fu_402_trotters2_ce0;
reg   [15:0] grp_TrotterUnit_fu_402_trotters2_q0;
wire   [3:0] grp_TrotterUnit_fu_402_trotters2_address1;
wire    grp_TrotterUnit_fu_402_trotters2_ce1;
reg   [15:0] grp_TrotterUnit_fu_402_trotters2_q1;
wire   [3:0] grp_TrotterUnit_fu_402_trotters3_address0;
wire    grp_TrotterUnit_fu_402_trotters3_ce0;
reg   [15:0] grp_TrotterUnit_fu_402_trotters3_q0;
wire   [3:0] grp_TrotterUnit_fu_402_trotters3_address1;
wire    grp_TrotterUnit_fu_402_trotters3_ce1;
reg   [15:0] grp_TrotterUnit_fu_402_trotters3_q1;
wire   [3:0] grp_TrotterUnit_fu_402_trotters4_address0;
wire    grp_TrotterUnit_fu_402_trotters4_ce0;
reg   [15:0] grp_TrotterUnit_fu_402_trotters4_q0;
wire   [3:0] grp_TrotterUnit_fu_402_trotters4_address1;
wire    grp_TrotterUnit_fu_402_trotters4_ce1;
reg   [15:0] grp_TrotterUnit_fu_402_trotters4_q1;
wire   [3:0] grp_TrotterUnit_fu_402_trotters5_address0;
wire    grp_TrotterUnit_fu_402_trotters5_ce0;
reg   [15:0] grp_TrotterUnit_fu_402_trotters5_q0;
wire   [3:0] grp_TrotterUnit_fu_402_trotters5_address1;
wire    grp_TrotterUnit_fu_402_trotters5_ce1;
reg   [15:0] grp_TrotterUnit_fu_402_trotters5_q1;
wire   [3:0] grp_TrotterUnit_fu_402_trotters6_address0;
wire    grp_TrotterUnit_fu_402_trotters6_ce0;
reg   [15:0] grp_TrotterUnit_fu_402_trotters6_q0;
wire   [3:0] grp_TrotterUnit_fu_402_trotters6_address1;
wire    grp_TrotterUnit_fu_402_trotters6_ce1;
reg   [15:0] grp_TrotterUnit_fu_402_trotters6_q1;
wire   [3:0] grp_TrotterUnit_fu_402_trotters7_address0;
wire    grp_TrotterUnit_fu_402_trotters7_ce0;
reg   [15:0] grp_TrotterUnit_fu_402_trotters7_q0;
wire   [3:0] grp_TrotterUnit_fu_402_trotters7_address1;
wire    grp_TrotterUnit_fu_402_trotters7_ce1;
reg   [15:0] grp_TrotterUnit_fu_402_trotters7_q1;
wire   [3:0] grp_TrotterUnit_fu_402_trotters8_address0;
wire    grp_TrotterUnit_fu_402_trotters8_ce0;
reg   [15:0] grp_TrotterUnit_fu_402_trotters8_q0;
wire   [3:0] grp_TrotterUnit_fu_402_trotters8_address1;
wire    grp_TrotterUnit_fu_402_trotters8_ce1;
reg   [15:0] grp_TrotterUnit_fu_402_trotters8_q1;
wire   [3:0] grp_TrotterUnit_fu_402_trotters9_address0;
wire    grp_TrotterUnit_fu_402_trotters9_ce0;
reg   [15:0] grp_TrotterUnit_fu_402_trotters9_q0;
wire   [3:0] grp_TrotterUnit_fu_402_trotters9_address1;
wire    grp_TrotterUnit_fu_402_trotters9_ce1;
reg   [15:0] grp_TrotterUnit_fu_402_trotters9_q1;
wire   [3:0] grp_TrotterUnit_fu_402_trotters10_address0;
wire    grp_TrotterUnit_fu_402_trotters10_ce0;
reg   [15:0] grp_TrotterUnit_fu_402_trotters10_q0;
wire   [3:0] grp_TrotterUnit_fu_402_trotters10_address1;
wire    grp_TrotterUnit_fu_402_trotters10_ce1;
reg   [15:0] grp_TrotterUnit_fu_402_trotters10_q1;
wire   [3:0] grp_TrotterUnit_fu_402_trotters11_address0;
wire    grp_TrotterUnit_fu_402_trotters11_ce0;
reg   [15:0] grp_TrotterUnit_fu_402_trotters11_q0;
wire   [3:0] grp_TrotterUnit_fu_402_trotters11_address1;
wire    grp_TrotterUnit_fu_402_trotters11_ce1;
reg   [15:0] grp_TrotterUnit_fu_402_trotters11_q1;
wire   [3:0] grp_TrotterUnit_fu_402_trotters12_address0;
wire    grp_TrotterUnit_fu_402_trotters12_ce0;
reg   [15:0] grp_TrotterUnit_fu_402_trotters12_q0;
wire   [3:0] grp_TrotterUnit_fu_402_trotters12_address1;
wire    grp_TrotterUnit_fu_402_trotters12_ce1;
reg   [15:0] grp_TrotterUnit_fu_402_trotters12_q1;
wire   [3:0] grp_TrotterUnit_fu_402_trotters13_address0;
wire    grp_TrotterUnit_fu_402_trotters13_ce0;
reg   [15:0] grp_TrotterUnit_fu_402_trotters13_q0;
wire   [3:0] grp_TrotterUnit_fu_402_trotters13_address1;
wire    grp_TrotterUnit_fu_402_trotters13_ce1;
reg   [15:0] grp_TrotterUnit_fu_402_trotters13_q1;
wire   [3:0] grp_TrotterUnit_fu_402_trotters14_address0;
wire    grp_TrotterUnit_fu_402_trotters14_ce0;
reg   [15:0] grp_TrotterUnit_fu_402_trotters14_q0;
wire   [3:0] grp_TrotterUnit_fu_402_trotters14_address1;
wire    grp_TrotterUnit_fu_402_trotters14_ce1;
reg   [15:0] grp_TrotterUnit_fu_402_trotters14_q1;
wire   [3:0] grp_TrotterUnit_fu_402_trotters15_address0;
wire    grp_TrotterUnit_fu_402_trotters15_ce0;
reg   [15:0] grp_TrotterUnit_fu_402_trotters15_q0;
wire   [3:0] grp_TrotterUnit_fu_402_trotters15_address1;
wire    grp_TrotterUnit_fu_402_trotters15_ce1;
reg   [15:0] grp_TrotterUnit_fu_402_trotters15_q1;
reg   [31:0] grp_TrotterUnit_fu_402_dH_read;
wire   [3:0] grp_TrotterUnit_fu_402_JcoupLocal_address0;
wire    grp_TrotterUnit_fu_402_JcoupLocal_ce0;
reg   [511:0] grp_TrotterUnit_fu_402_JcoupLocal_q0;
wire   [3:0] grp_TrotterUnit_fu_402_JcoupLocal_address1;
wire    grp_TrotterUnit_fu_402_JcoupLocal_ce1;
reg   [511:0] grp_TrotterUnit_fu_402_JcoupLocal_q1;
wire   [3:0] grp_TrotterUnit_fu_402_JcoupLocal16_address0;
wire    grp_TrotterUnit_fu_402_JcoupLocal16_ce0;
reg   [511:0] grp_TrotterUnit_fu_402_JcoupLocal16_q0;
wire   [3:0] grp_TrotterUnit_fu_402_JcoupLocal16_address1;
wire    grp_TrotterUnit_fu_402_JcoupLocal16_ce1;
reg   [511:0] grp_TrotterUnit_fu_402_JcoupLocal16_q1;
wire   [3:0] grp_TrotterUnit_fu_402_JcoupLocal17_address0;
wire    grp_TrotterUnit_fu_402_JcoupLocal17_ce0;
reg   [511:0] grp_TrotterUnit_fu_402_JcoupLocal17_q0;
wire   [3:0] grp_TrotterUnit_fu_402_JcoupLocal17_address1;
wire    grp_TrotterUnit_fu_402_JcoupLocal17_ce1;
reg   [511:0] grp_TrotterUnit_fu_402_JcoupLocal17_q1;
wire   [3:0] grp_TrotterUnit_fu_402_JcoupLocal18_address0;
wire    grp_TrotterUnit_fu_402_JcoupLocal18_ce0;
reg   [511:0] grp_TrotterUnit_fu_402_JcoupLocal18_q0;
wire   [3:0] grp_TrotterUnit_fu_402_JcoupLocal18_address1;
wire    grp_TrotterUnit_fu_402_JcoupLocal18_ce1;
reg   [511:0] grp_TrotterUnit_fu_402_JcoupLocal18_q1;
wire   [3:0] grp_TrotterUnit_fu_402_JcoupLocal19_address0;
wire    grp_TrotterUnit_fu_402_JcoupLocal19_ce0;
reg   [511:0] grp_TrotterUnit_fu_402_JcoupLocal19_q0;
wire   [3:0] grp_TrotterUnit_fu_402_JcoupLocal19_address1;
wire    grp_TrotterUnit_fu_402_JcoupLocal19_ce1;
reg   [511:0] grp_TrotterUnit_fu_402_JcoupLocal19_q1;
wire   [3:0] grp_TrotterUnit_fu_402_JcoupLocal20_address0;
wire    grp_TrotterUnit_fu_402_JcoupLocal20_ce0;
reg   [511:0] grp_TrotterUnit_fu_402_JcoupLocal20_q0;
wire   [3:0] grp_TrotterUnit_fu_402_JcoupLocal20_address1;
wire    grp_TrotterUnit_fu_402_JcoupLocal20_ce1;
reg   [511:0] grp_TrotterUnit_fu_402_JcoupLocal20_q1;
wire   [3:0] grp_TrotterUnit_fu_402_JcoupLocal21_address0;
wire    grp_TrotterUnit_fu_402_JcoupLocal21_ce0;
reg   [511:0] grp_TrotterUnit_fu_402_JcoupLocal21_q0;
wire   [3:0] grp_TrotterUnit_fu_402_JcoupLocal21_address1;
wire    grp_TrotterUnit_fu_402_JcoupLocal21_ce1;
reg   [511:0] grp_TrotterUnit_fu_402_JcoupLocal21_q1;
wire   [3:0] grp_TrotterUnit_fu_402_JcoupLocal22_address0;
wire    grp_TrotterUnit_fu_402_JcoupLocal22_ce0;
reg   [511:0] grp_TrotterUnit_fu_402_JcoupLocal22_q0;
wire   [3:0] grp_TrotterUnit_fu_402_JcoupLocal22_address1;
wire    grp_TrotterUnit_fu_402_JcoupLocal22_ce1;
reg   [511:0] grp_TrotterUnit_fu_402_JcoupLocal22_q1;
wire   [3:0] grp_TrotterUnit_fu_402_JcoupLocal23_address0;
wire    grp_TrotterUnit_fu_402_JcoupLocal23_ce0;
reg   [511:0] grp_TrotterUnit_fu_402_JcoupLocal23_q0;
wire   [3:0] grp_TrotterUnit_fu_402_JcoupLocal23_address1;
wire    grp_TrotterUnit_fu_402_JcoupLocal23_ce1;
reg   [511:0] grp_TrotterUnit_fu_402_JcoupLocal23_q1;
wire   [3:0] grp_TrotterUnit_fu_402_JcoupLocal24_address0;
wire    grp_TrotterUnit_fu_402_JcoupLocal24_ce0;
reg   [511:0] grp_TrotterUnit_fu_402_JcoupLocal24_q0;
wire   [3:0] grp_TrotterUnit_fu_402_JcoupLocal24_address1;
wire    grp_TrotterUnit_fu_402_JcoupLocal24_ce1;
reg   [511:0] grp_TrotterUnit_fu_402_JcoupLocal24_q1;
wire   [3:0] grp_TrotterUnit_fu_402_JcoupLocal25_address0;
wire    grp_TrotterUnit_fu_402_JcoupLocal25_ce0;
reg   [511:0] grp_TrotterUnit_fu_402_JcoupLocal25_q0;
wire   [3:0] grp_TrotterUnit_fu_402_JcoupLocal25_address1;
wire    grp_TrotterUnit_fu_402_JcoupLocal25_ce1;
reg   [511:0] grp_TrotterUnit_fu_402_JcoupLocal25_q1;
wire   [3:0] grp_TrotterUnit_fu_402_JcoupLocal26_address0;
wire    grp_TrotterUnit_fu_402_JcoupLocal26_ce0;
reg   [511:0] grp_TrotterUnit_fu_402_JcoupLocal26_q0;
wire   [3:0] grp_TrotterUnit_fu_402_JcoupLocal26_address1;
wire    grp_TrotterUnit_fu_402_JcoupLocal26_ce1;
reg   [511:0] grp_TrotterUnit_fu_402_JcoupLocal26_q1;
wire   [3:0] grp_TrotterUnit_fu_402_JcoupLocal27_address0;
wire    grp_TrotterUnit_fu_402_JcoupLocal27_ce0;
reg   [511:0] grp_TrotterUnit_fu_402_JcoupLocal27_q0;
wire   [3:0] grp_TrotterUnit_fu_402_JcoupLocal27_address1;
wire    grp_TrotterUnit_fu_402_JcoupLocal27_ce1;
reg   [511:0] grp_TrotterUnit_fu_402_JcoupLocal27_q1;
wire   [3:0] grp_TrotterUnit_fu_402_JcoupLocal28_address0;
wire    grp_TrotterUnit_fu_402_JcoupLocal28_ce0;
reg   [511:0] grp_TrotterUnit_fu_402_JcoupLocal28_q0;
wire   [3:0] grp_TrotterUnit_fu_402_JcoupLocal28_address1;
wire    grp_TrotterUnit_fu_402_JcoupLocal28_ce1;
reg   [511:0] grp_TrotterUnit_fu_402_JcoupLocal28_q1;
wire   [3:0] grp_TrotterUnit_fu_402_JcoupLocal29_address0;
wire    grp_TrotterUnit_fu_402_JcoupLocal29_ce0;
reg   [511:0] grp_TrotterUnit_fu_402_JcoupLocal29_q0;
wire   [3:0] grp_TrotterUnit_fu_402_JcoupLocal29_address1;
wire    grp_TrotterUnit_fu_402_JcoupLocal29_ce1;
reg   [511:0] grp_TrotterUnit_fu_402_JcoupLocal29_q1;
wire   [3:0] grp_TrotterUnit_fu_402_JcoupLocal30_address0;
wire    grp_TrotterUnit_fu_402_JcoupLocal30_ce0;
reg   [511:0] grp_TrotterUnit_fu_402_JcoupLocal30_q0;
wire   [3:0] grp_TrotterUnit_fu_402_JcoupLocal30_address1;
wire    grp_TrotterUnit_fu_402_JcoupLocal30_ce1;
reg   [511:0] grp_TrotterUnit_fu_402_JcoupLocal30_q1;
wire   [31:0] grp_TrotterUnit_fu_402_ap_return;
reg    grp_TrotterUnit_fu_402_ap_start_reg;
wire    ap_CS_fsm_pp0_stage8;
wire    ap_block_state9_pp0_stage8_iter0;
wire    ap_block_state81_pp0_stage8_iter1;
wire    ap_block_pp0_stage8_11001;
wire    ap_CS_fsm_pp0_stage16;
wire    ap_block_state17_pp0_stage16_iter0;
wire    ap_block_state89_pp0_stage16_iter1;
wire    ap_block_pp0_stage16_11001;
wire    ap_CS_fsm_pp0_stage24;
wire    ap_block_state25_pp0_stage24_iter0;
wire    ap_block_state97_pp0_stage24_iter1;
wire    ap_block_pp0_stage24_11001;
wire    ap_block_pp0_stage1;
wire    ap_block_pp0_stage9;
wire    ap_block_pp0_stage17;
wire    ap_block_pp0_stage25;
wire    ap_CS_fsm_pp0_stage2;
wire    ap_block_pp0_stage2;
wire    ap_CS_fsm_pp0_stage3;
wire    ap_block_pp0_stage3;
wire    ap_CS_fsm_pp0_stage4;
wire    ap_block_pp0_stage4;
wire    ap_CS_fsm_pp0_stage5;
wire    ap_block_pp0_stage5;
wire    ap_CS_fsm_pp0_stage6;
wire    ap_block_pp0_stage6;
wire    ap_CS_fsm_pp0_stage7;
wire    ap_block_pp0_stage7;
wire    ap_block_pp0_stage8;
wire    ap_CS_fsm_pp0_stage10;
wire    ap_block_pp0_stage10;
wire    ap_CS_fsm_pp0_stage11;
wire    ap_block_pp0_stage11;
wire    ap_CS_fsm_pp0_stage12;
wire    ap_block_pp0_stage12;
wire    ap_CS_fsm_pp0_stage13;
wire    ap_block_pp0_stage13;
wire    ap_CS_fsm_pp0_stage14;
wire    ap_block_pp0_stage14;
wire    ap_CS_fsm_pp0_stage15;
wire    ap_block_pp0_stage15;
wire    ap_block_pp0_stage16;
wire    ap_CS_fsm_pp0_stage18;
wire    ap_block_pp0_stage18;
wire    ap_CS_fsm_pp0_stage19;
wire    ap_block_pp0_stage19;
wire    ap_CS_fsm_pp0_stage20;
wire    ap_block_pp0_stage20;
wire    ap_CS_fsm_pp0_stage21;
wire    ap_block_pp0_stage21;
wire    ap_CS_fsm_pp0_stage22;
wire    ap_block_pp0_stage22;
wire    ap_CS_fsm_pp0_stage23;
wire    ap_block_pp0_stage23;
wire    ap_block_pp0_stage24;
wire    ap_CS_fsm_pp0_stage26;
wire    ap_block_pp0_stage26;
wire    ap_CS_fsm_pp0_stage27;
wire    ap_block_pp0_stage27;
wire    ap_CS_fsm_pp0_stage28;
wire    ap_block_pp0_stage28;
wire    ap_CS_fsm_pp0_stage29;
wire    ap_block_pp0_stage29;
wire    ap_CS_fsm_pp0_stage30;
wire    ap_block_pp0_stage30;
wire    ap_CS_fsm_pp0_stage31;
wire    ap_block_pp0_stage31;
wire    ap_CS_fsm_pp0_stage32;
wire    ap_block_pp0_stage32;
wire    ap_CS_fsm_pp0_stage33;
wire    ap_block_pp0_stage33;
reg   [12:0] step_fu_320;
wire    ap_loop_init;
reg   [12:0] ap_sig_allocacmp_step_2;
wire    ap_block_pp0_stage0;
wire   [12:0] step_3_fu_615_p2;
reg   [8:0] packOfst_fu_324;
wire   [8:0] packOfst_3_fu_638_p2;
reg   [31:0] dH_0_1_fu_328;
reg   [31:0] ap_sig_allocacmp_dH_0_1_load_1;
reg   [31:0] dH_1_6_fu_332;
reg   [31:0] ap_sig_allocacmp_dH_1_6_load_1;
reg   [31:0] dH_2_1_fu_336;
reg   [31:0] ap_sig_allocacmp_dH_2_1_load_1;
reg   [31:0] dH_3_1_fu_340;
reg   [31:0] ap_sig_allocacmp_dH_3_1_load_1;
wire    ap_block_pp0_stage25_01001;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg   [71:0] ap_NS_fsm;
wire    ap_block_pp0_stage0_subdone;
reg    ap_idle_pp0_1to1;
wire    ap_block_pp0_stage1_subdone;
wire    ap_block_state3_pp0_stage2_iter0;
wire    ap_block_state75_pp0_stage2_iter1;
wire    ap_block_pp0_stage2_subdone;
wire    ap_block_state4_pp0_stage3_iter0;
wire    ap_block_state76_pp0_stage3_iter1;
wire    ap_block_pp0_stage3_subdone;
wire    ap_block_state5_pp0_stage4_iter0;
wire    ap_block_state77_pp0_stage4_iter1;
wire    ap_block_pp0_stage4_subdone;
wire    ap_block_state6_pp0_stage5_iter0;
wire    ap_block_state78_pp0_stage5_iter1;
wire    ap_block_pp0_stage5_subdone;
wire    ap_block_state7_pp0_stage6_iter0;
wire    ap_block_state79_pp0_stage6_iter1;
wire    ap_block_pp0_stage6_subdone;
wire    ap_block_state8_pp0_stage7_iter0;
wire    ap_block_state80_pp0_stage7_iter1;
wire    ap_block_pp0_stage7_subdone;
wire    ap_block_pp0_stage8_subdone;
wire    ap_block_pp0_stage9_subdone;
wire    ap_block_state11_pp0_stage10_iter0;
wire    ap_block_state83_pp0_stage10_iter1;
wire    ap_block_pp0_stage10_subdone;
wire    ap_block_state12_pp0_stage11_iter0;
wire    ap_block_state84_pp0_stage11_iter1;
wire    ap_block_pp0_stage11_subdone;
wire    ap_block_state13_pp0_stage12_iter0;
wire    ap_block_state85_pp0_stage12_iter1;
wire    ap_block_pp0_stage12_subdone;
wire    ap_block_state14_pp0_stage13_iter0;
wire    ap_block_state86_pp0_stage13_iter1;
wire    ap_block_pp0_stage13_subdone;
wire    ap_block_state15_pp0_stage14_iter0;
wire    ap_block_state87_pp0_stage14_iter1;
wire    ap_block_pp0_stage14_subdone;
wire    ap_block_state16_pp0_stage15_iter0;
wire    ap_block_state88_pp0_stage15_iter1;
wire    ap_block_pp0_stage15_subdone;
wire    ap_block_pp0_stage16_subdone;
wire    ap_block_pp0_stage17_subdone;
wire    ap_block_state19_pp0_stage18_iter0;
wire    ap_block_state91_pp0_stage18_iter1;
wire    ap_block_pp0_stage18_subdone;
wire    ap_block_state20_pp0_stage19_iter0;
wire    ap_block_state92_pp0_stage19_iter1;
wire    ap_block_pp0_stage19_subdone;
wire    ap_block_state21_pp0_stage20_iter0;
wire    ap_block_state93_pp0_stage20_iter1;
wire    ap_block_pp0_stage20_subdone;
wire    ap_block_state22_pp0_stage21_iter0;
wire    ap_block_state94_pp0_stage21_iter1;
wire    ap_block_pp0_stage21_subdone;
wire    ap_block_state23_pp0_stage22_iter0;
wire    ap_block_state95_pp0_stage22_iter1;
wire    ap_block_pp0_stage22_subdone;
wire    ap_block_state24_pp0_stage23_iter0;
wire    ap_block_state96_pp0_stage23_iter1;
wire    ap_block_pp0_stage23_subdone;
wire    ap_block_pp0_stage24_subdone;
wire    ap_block_state27_pp0_stage26_iter0;
wire    ap_block_pp0_stage26_subdone;
wire    ap_block_state28_pp0_stage27_iter0;
wire    ap_block_pp0_stage27_subdone;
wire    ap_block_state29_pp0_stage28_iter0;
wire    ap_block_pp0_stage28_subdone;
wire    ap_block_state30_pp0_stage29_iter0;
wire    ap_block_pp0_stage29_subdone;
wire    ap_block_state31_pp0_stage30_iter0;
wire    ap_block_pp0_stage30_subdone;
wire    ap_block_state32_pp0_stage31_iter0;
wire    ap_block_pp0_stage31_subdone;
wire    ap_block_state33_pp0_stage32_iter0;
wire    ap_block_pp0_stage32_subdone;
wire    ap_block_state34_pp0_stage33_iter0;
wire    ap_block_pp0_stage33_subdone;
wire    ap_block_state35_pp0_stage34_iter0;
wire    ap_block_pp0_stage34_subdone;
wire    ap_block_state36_pp0_stage35_iter0;
wire    ap_block_pp0_stage35_subdone;
wire    ap_block_state37_pp0_stage36_iter0;
wire    ap_block_pp0_stage36_subdone;
wire    ap_block_state38_pp0_stage37_iter0;
wire    ap_block_pp0_stage37_subdone;
wire    ap_block_state39_pp0_stage38_iter0;
wire    ap_block_pp0_stage38_subdone;
wire    ap_block_state40_pp0_stage39_iter0;
wire    ap_block_pp0_stage39_subdone;
wire    ap_block_state41_pp0_stage40_iter0;
wire    ap_block_pp0_stage40_subdone;
wire    ap_block_state42_pp0_stage41_iter0;
wire    ap_block_pp0_stage41_subdone;
wire    ap_block_state43_pp0_stage42_iter0;
wire    ap_block_pp0_stage42_subdone;
wire    ap_block_state44_pp0_stage43_iter0;
wire    ap_block_pp0_stage43_subdone;
wire    ap_block_state45_pp0_stage44_iter0;
wire    ap_block_pp0_stage44_subdone;
wire    ap_block_state46_pp0_stage45_iter0;
wire    ap_block_pp0_stage45_subdone;
wire    ap_block_state47_pp0_stage46_iter0;
wire    ap_block_pp0_stage46_subdone;
wire    ap_block_state48_pp0_stage47_iter0;
wire    ap_block_pp0_stage47_subdone;
wire    ap_block_state49_pp0_stage48_iter0;
wire    ap_block_pp0_stage48_subdone;
wire    ap_block_state50_pp0_stage49_iter0;
wire    ap_block_pp0_stage49_subdone;
wire    ap_block_state51_pp0_stage50_iter0;
wire    ap_block_pp0_stage50_subdone;
wire    ap_block_state52_pp0_stage51_iter0;
wire    ap_block_pp0_stage51_subdone;
wire    ap_block_state53_pp0_stage52_iter0;
wire    ap_block_pp0_stage52_subdone;
wire    ap_block_state54_pp0_stage53_iter0;
wire    ap_block_pp0_stage53_subdone;
wire    ap_block_state55_pp0_stage54_iter0;
wire    ap_block_pp0_stage54_subdone;
wire    ap_block_state56_pp0_stage55_iter0;
wire    ap_block_pp0_stage55_subdone;
wire    ap_block_state57_pp0_stage56_iter0;
wire    ap_block_pp0_stage56_subdone;
wire    ap_block_state58_pp0_stage57_iter0;
wire    ap_block_pp0_stage57_subdone;
wire    ap_block_state59_pp0_stage58_iter0;
wire    ap_block_pp0_stage58_subdone;
wire    ap_block_state60_pp0_stage59_iter0;
wire    ap_block_pp0_stage59_subdone;
wire    ap_block_state61_pp0_stage60_iter0;
wire    ap_block_pp0_stage60_subdone;
wire    ap_block_state62_pp0_stage61_iter0;
wire    ap_block_pp0_stage61_subdone;
wire    ap_block_state63_pp0_stage62_iter0;
wire    ap_block_pp0_stage62_subdone;
wire    ap_block_state64_pp0_stage63_iter0;
wire    ap_block_pp0_stage63_subdone;
wire    ap_block_state65_pp0_stage64_iter0;
wire    ap_block_pp0_stage64_subdone;
wire    ap_block_state66_pp0_stage65_iter0;
wire    ap_block_pp0_stage65_subdone;
wire    ap_block_state67_pp0_stage66_iter0;
wire    ap_block_pp0_stage66_subdone;
wire    ap_block_state68_pp0_stage67_iter0;
wire    ap_block_pp0_stage67_subdone;
wire    ap_block_state69_pp0_stage68_iter0;
wire    ap_block_pp0_stage68_subdone;
wire    ap_block_state70_pp0_stage69_iter0;
wire    ap_block_pp0_stage69_subdone;
wire    ap_block_state71_pp0_stage70_iter0;
wire    ap_block_pp0_stage70_subdone;
wire    ap_enable_pp0;
wire    ap_start_int;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 72'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter0_reg = 1'b0;
#0 grp_TrotterUnit_fu_402_ap_start_reg = 1'b0;
#0 ap_done_reg = 1'b0;
end

QuantumMonteCarloU50_TrotterUnit grp_TrotterUnit_fu_402(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_TrotterUnit_fu_402_ap_start),
    .ap_done(grp_TrotterUnit_fu_402_ap_done),
    .ap_idle(grp_TrotterUnit_fu_402_ap_idle),
    .ap_ready(grp_TrotterUnit_fu_402_ap_ready),
    .ap_ce(1'b1),
    .t_offset(grp_TrotterUnit_fu_402_t_offset),
    .stage(stage),
    .packOfst(grp_TrotterUnit_fu_402_packOfst),
    .trotters_address0(grp_TrotterUnit_fu_402_trotters_address0),
    .trotters_ce0(grp_TrotterUnit_fu_402_trotters_ce0),
    .trotters_q0(grp_TrotterUnit_fu_402_trotters_q0),
    .trotters_address1(grp_TrotterUnit_fu_402_trotters_address1),
    .trotters_ce1(grp_TrotterUnit_fu_402_trotters_ce1),
    .trotters_q1(grp_TrotterUnit_fu_402_trotters_q1),
    .trotters1_address0(grp_TrotterUnit_fu_402_trotters1_address0),
    .trotters1_ce0(grp_TrotterUnit_fu_402_trotters1_ce0),
    .trotters1_q0(grp_TrotterUnit_fu_402_trotters1_q0),
    .trotters1_address1(grp_TrotterUnit_fu_402_trotters1_address1),
    .trotters1_ce1(grp_TrotterUnit_fu_402_trotters1_ce1),
    .trotters1_q1(grp_TrotterUnit_fu_402_trotters1_q1),
    .trotters2_address0(grp_TrotterUnit_fu_402_trotters2_address0),
    .trotters2_ce0(grp_TrotterUnit_fu_402_trotters2_ce0),
    .trotters2_q0(grp_TrotterUnit_fu_402_trotters2_q0),
    .trotters2_address1(grp_TrotterUnit_fu_402_trotters2_address1),
    .trotters2_ce1(grp_TrotterUnit_fu_402_trotters2_ce1),
    .trotters2_q1(grp_TrotterUnit_fu_402_trotters2_q1),
    .trotters3_address0(grp_TrotterUnit_fu_402_trotters3_address0),
    .trotters3_ce0(grp_TrotterUnit_fu_402_trotters3_ce0),
    .trotters3_q0(grp_TrotterUnit_fu_402_trotters3_q0),
    .trotters3_address1(grp_TrotterUnit_fu_402_trotters3_address1),
    .trotters3_ce1(grp_TrotterUnit_fu_402_trotters3_ce1),
    .trotters3_q1(grp_TrotterUnit_fu_402_trotters3_q1),
    .trotters4_address0(grp_TrotterUnit_fu_402_trotters4_address0),
    .trotters4_ce0(grp_TrotterUnit_fu_402_trotters4_ce0),
    .trotters4_q0(grp_TrotterUnit_fu_402_trotters4_q0),
    .trotters4_address1(grp_TrotterUnit_fu_402_trotters4_address1),
    .trotters4_ce1(grp_TrotterUnit_fu_402_trotters4_ce1),
    .trotters4_q1(grp_TrotterUnit_fu_402_trotters4_q1),
    .trotters5_address0(grp_TrotterUnit_fu_402_trotters5_address0),
    .trotters5_ce0(grp_TrotterUnit_fu_402_trotters5_ce0),
    .trotters5_q0(grp_TrotterUnit_fu_402_trotters5_q0),
    .trotters5_address1(grp_TrotterUnit_fu_402_trotters5_address1),
    .trotters5_ce1(grp_TrotterUnit_fu_402_trotters5_ce1),
    .trotters5_q1(grp_TrotterUnit_fu_402_trotters5_q1),
    .trotters6_address0(grp_TrotterUnit_fu_402_trotters6_address0),
    .trotters6_ce0(grp_TrotterUnit_fu_402_trotters6_ce0),
    .trotters6_q0(grp_TrotterUnit_fu_402_trotters6_q0),
    .trotters6_address1(grp_TrotterUnit_fu_402_trotters6_address1),
    .trotters6_ce1(grp_TrotterUnit_fu_402_trotters6_ce1),
    .trotters6_q1(grp_TrotterUnit_fu_402_trotters6_q1),
    .trotters7_address0(grp_TrotterUnit_fu_402_trotters7_address0),
    .trotters7_ce0(grp_TrotterUnit_fu_402_trotters7_ce0),
    .trotters7_q0(grp_TrotterUnit_fu_402_trotters7_q0),
    .trotters7_address1(grp_TrotterUnit_fu_402_trotters7_address1),
    .trotters7_ce1(grp_TrotterUnit_fu_402_trotters7_ce1),
    .trotters7_q1(grp_TrotterUnit_fu_402_trotters7_q1),
    .trotters8_address0(grp_TrotterUnit_fu_402_trotters8_address0),
    .trotters8_ce0(grp_TrotterUnit_fu_402_trotters8_ce0),
    .trotters8_q0(grp_TrotterUnit_fu_402_trotters8_q0),
    .trotters8_address1(grp_TrotterUnit_fu_402_trotters8_address1),
    .trotters8_ce1(grp_TrotterUnit_fu_402_trotters8_ce1),
    .trotters8_q1(grp_TrotterUnit_fu_402_trotters8_q1),
    .trotters9_address0(grp_TrotterUnit_fu_402_trotters9_address0),
    .trotters9_ce0(grp_TrotterUnit_fu_402_trotters9_ce0),
    .trotters9_q0(grp_TrotterUnit_fu_402_trotters9_q0),
    .trotters9_address1(grp_TrotterUnit_fu_402_trotters9_address1),
    .trotters9_ce1(grp_TrotterUnit_fu_402_trotters9_ce1),
    .trotters9_q1(grp_TrotterUnit_fu_402_trotters9_q1),
    .trotters10_address0(grp_TrotterUnit_fu_402_trotters10_address0),
    .trotters10_ce0(grp_TrotterUnit_fu_402_trotters10_ce0),
    .trotters10_q0(grp_TrotterUnit_fu_402_trotters10_q0),
    .trotters10_address1(grp_TrotterUnit_fu_402_trotters10_address1),
    .trotters10_ce1(grp_TrotterUnit_fu_402_trotters10_ce1),
    .trotters10_q1(grp_TrotterUnit_fu_402_trotters10_q1),
    .trotters11_address0(grp_TrotterUnit_fu_402_trotters11_address0),
    .trotters11_ce0(grp_TrotterUnit_fu_402_trotters11_ce0),
    .trotters11_q0(grp_TrotterUnit_fu_402_trotters11_q0),
    .trotters11_address1(grp_TrotterUnit_fu_402_trotters11_address1),
    .trotters11_ce1(grp_TrotterUnit_fu_402_trotters11_ce1),
    .trotters11_q1(grp_TrotterUnit_fu_402_trotters11_q1),
    .trotters12_address0(grp_TrotterUnit_fu_402_trotters12_address0),
    .trotters12_ce0(grp_TrotterUnit_fu_402_trotters12_ce0),
    .trotters12_q0(grp_TrotterUnit_fu_402_trotters12_q0),
    .trotters12_address1(grp_TrotterUnit_fu_402_trotters12_address1),
    .trotters12_ce1(grp_TrotterUnit_fu_402_trotters12_ce1),
    .trotters12_q1(grp_TrotterUnit_fu_402_trotters12_q1),
    .trotters13_address0(grp_TrotterUnit_fu_402_trotters13_address0),
    .trotters13_ce0(grp_TrotterUnit_fu_402_trotters13_ce0),
    .trotters13_q0(grp_TrotterUnit_fu_402_trotters13_q0),
    .trotters13_address1(grp_TrotterUnit_fu_402_trotters13_address1),
    .trotters13_ce1(grp_TrotterUnit_fu_402_trotters13_ce1),
    .trotters13_q1(grp_TrotterUnit_fu_402_trotters13_q1),
    .trotters14_address0(grp_TrotterUnit_fu_402_trotters14_address0),
    .trotters14_ce0(grp_TrotterUnit_fu_402_trotters14_ce0),
    .trotters14_q0(grp_TrotterUnit_fu_402_trotters14_q0),
    .trotters14_address1(grp_TrotterUnit_fu_402_trotters14_address1),
    .trotters14_ce1(grp_TrotterUnit_fu_402_trotters14_ce1),
    .trotters14_q1(grp_TrotterUnit_fu_402_trotters14_q1),
    .trotters15_address0(grp_TrotterUnit_fu_402_trotters15_address0),
    .trotters15_ce0(grp_TrotterUnit_fu_402_trotters15_ce0),
    .trotters15_q0(grp_TrotterUnit_fu_402_trotters15_q0),
    .trotters15_address1(grp_TrotterUnit_fu_402_trotters15_address1),
    .trotters15_ce1(grp_TrotterUnit_fu_402_trotters15_ce1),
    .trotters15_q1(grp_TrotterUnit_fu_402_trotters15_q1),
    .dH_read(grp_TrotterUnit_fu_402_dH_read),
    .JcoupLocal_address0(grp_TrotterUnit_fu_402_JcoupLocal_address0),
    .JcoupLocal_ce0(grp_TrotterUnit_fu_402_JcoupLocal_ce0),
    .JcoupLocal_q0(grp_TrotterUnit_fu_402_JcoupLocal_q0),
    .JcoupLocal_address1(grp_TrotterUnit_fu_402_JcoupLocal_address1),
    .JcoupLocal_ce1(grp_TrotterUnit_fu_402_JcoupLocal_ce1),
    .JcoupLocal_q1(grp_TrotterUnit_fu_402_JcoupLocal_q1),
    .JcoupLocal16_address0(grp_TrotterUnit_fu_402_JcoupLocal16_address0),
    .JcoupLocal16_ce0(grp_TrotterUnit_fu_402_JcoupLocal16_ce0),
    .JcoupLocal16_q0(grp_TrotterUnit_fu_402_JcoupLocal16_q0),
    .JcoupLocal16_address1(grp_TrotterUnit_fu_402_JcoupLocal16_address1),
    .JcoupLocal16_ce1(grp_TrotterUnit_fu_402_JcoupLocal16_ce1),
    .JcoupLocal16_q1(grp_TrotterUnit_fu_402_JcoupLocal16_q1),
    .JcoupLocal17_address0(grp_TrotterUnit_fu_402_JcoupLocal17_address0),
    .JcoupLocal17_ce0(grp_TrotterUnit_fu_402_JcoupLocal17_ce0),
    .JcoupLocal17_q0(grp_TrotterUnit_fu_402_JcoupLocal17_q0),
    .JcoupLocal17_address1(grp_TrotterUnit_fu_402_JcoupLocal17_address1),
    .JcoupLocal17_ce1(grp_TrotterUnit_fu_402_JcoupLocal17_ce1),
    .JcoupLocal17_q1(grp_TrotterUnit_fu_402_JcoupLocal17_q1),
    .JcoupLocal18_address0(grp_TrotterUnit_fu_402_JcoupLocal18_address0),
    .JcoupLocal18_ce0(grp_TrotterUnit_fu_402_JcoupLocal18_ce0),
    .JcoupLocal18_q0(grp_TrotterUnit_fu_402_JcoupLocal18_q0),
    .JcoupLocal18_address1(grp_TrotterUnit_fu_402_JcoupLocal18_address1),
    .JcoupLocal18_ce1(grp_TrotterUnit_fu_402_JcoupLocal18_ce1),
    .JcoupLocal18_q1(grp_TrotterUnit_fu_402_JcoupLocal18_q1),
    .JcoupLocal19_address0(grp_TrotterUnit_fu_402_JcoupLocal19_address0),
    .JcoupLocal19_ce0(grp_TrotterUnit_fu_402_JcoupLocal19_ce0),
    .JcoupLocal19_q0(grp_TrotterUnit_fu_402_JcoupLocal19_q0),
    .JcoupLocal19_address1(grp_TrotterUnit_fu_402_JcoupLocal19_address1),
    .JcoupLocal19_ce1(grp_TrotterUnit_fu_402_JcoupLocal19_ce1),
    .JcoupLocal19_q1(grp_TrotterUnit_fu_402_JcoupLocal19_q1),
    .JcoupLocal20_address0(grp_TrotterUnit_fu_402_JcoupLocal20_address0),
    .JcoupLocal20_ce0(grp_TrotterUnit_fu_402_JcoupLocal20_ce0),
    .JcoupLocal20_q0(grp_TrotterUnit_fu_402_JcoupLocal20_q0),
    .JcoupLocal20_address1(grp_TrotterUnit_fu_402_JcoupLocal20_address1),
    .JcoupLocal20_ce1(grp_TrotterUnit_fu_402_JcoupLocal20_ce1),
    .JcoupLocal20_q1(grp_TrotterUnit_fu_402_JcoupLocal20_q1),
    .JcoupLocal21_address0(grp_TrotterUnit_fu_402_JcoupLocal21_address0),
    .JcoupLocal21_ce0(grp_TrotterUnit_fu_402_JcoupLocal21_ce0),
    .JcoupLocal21_q0(grp_TrotterUnit_fu_402_JcoupLocal21_q0),
    .JcoupLocal21_address1(grp_TrotterUnit_fu_402_JcoupLocal21_address1),
    .JcoupLocal21_ce1(grp_TrotterUnit_fu_402_JcoupLocal21_ce1),
    .JcoupLocal21_q1(grp_TrotterUnit_fu_402_JcoupLocal21_q1),
    .JcoupLocal22_address0(grp_TrotterUnit_fu_402_JcoupLocal22_address0),
    .JcoupLocal22_ce0(grp_TrotterUnit_fu_402_JcoupLocal22_ce0),
    .JcoupLocal22_q0(grp_TrotterUnit_fu_402_JcoupLocal22_q0),
    .JcoupLocal22_address1(grp_TrotterUnit_fu_402_JcoupLocal22_address1),
    .JcoupLocal22_ce1(grp_TrotterUnit_fu_402_JcoupLocal22_ce1),
    .JcoupLocal22_q1(grp_TrotterUnit_fu_402_JcoupLocal22_q1),
    .JcoupLocal23_address0(grp_TrotterUnit_fu_402_JcoupLocal23_address0),
    .JcoupLocal23_ce0(grp_TrotterUnit_fu_402_JcoupLocal23_ce0),
    .JcoupLocal23_q0(grp_TrotterUnit_fu_402_JcoupLocal23_q0),
    .JcoupLocal23_address1(grp_TrotterUnit_fu_402_JcoupLocal23_address1),
    .JcoupLocal23_ce1(grp_TrotterUnit_fu_402_JcoupLocal23_ce1),
    .JcoupLocal23_q1(grp_TrotterUnit_fu_402_JcoupLocal23_q1),
    .JcoupLocal24_address0(grp_TrotterUnit_fu_402_JcoupLocal24_address0),
    .JcoupLocal24_ce0(grp_TrotterUnit_fu_402_JcoupLocal24_ce0),
    .JcoupLocal24_q0(grp_TrotterUnit_fu_402_JcoupLocal24_q0),
    .JcoupLocal24_address1(grp_TrotterUnit_fu_402_JcoupLocal24_address1),
    .JcoupLocal24_ce1(grp_TrotterUnit_fu_402_JcoupLocal24_ce1),
    .JcoupLocal24_q1(grp_TrotterUnit_fu_402_JcoupLocal24_q1),
    .JcoupLocal25_address0(grp_TrotterUnit_fu_402_JcoupLocal25_address0),
    .JcoupLocal25_ce0(grp_TrotterUnit_fu_402_JcoupLocal25_ce0),
    .JcoupLocal25_q0(grp_TrotterUnit_fu_402_JcoupLocal25_q0),
    .JcoupLocal25_address1(grp_TrotterUnit_fu_402_JcoupLocal25_address1),
    .JcoupLocal25_ce1(grp_TrotterUnit_fu_402_JcoupLocal25_ce1),
    .JcoupLocal25_q1(grp_TrotterUnit_fu_402_JcoupLocal25_q1),
    .JcoupLocal26_address0(grp_TrotterUnit_fu_402_JcoupLocal26_address0),
    .JcoupLocal26_ce0(grp_TrotterUnit_fu_402_JcoupLocal26_ce0),
    .JcoupLocal26_q0(grp_TrotterUnit_fu_402_JcoupLocal26_q0),
    .JcoupLocal26_address1(grp_TrotterUnit_fu_402_JcoupLocal26_address1),
    .JcoupLocal26_ce1(grp_TrotterUnit_fu_402_JcoupLocal26_ce1),
    .JcoupLocal26_q1(grp_TrotterUnit_fu_402_JcoupLocal26_q1),
    .JcoupLocal27_address0(grp_TrotterUnit_fu_402_JcoupLocal27_address0),
    .JcoupLocal27_ce0(grp_TrotterUnit_fu_402_JcoupLocal27_ce0),
    .JcoupLocal27_q0(grp_TrotterUnit_fu_402_JcoupLocal27_q0),
    .JcoupLocal27_address1(grp_TrotterUnit_fu_402_JcoupLocal27_address1),
    .JcoupLocal27_ce1(grp_TrotterUnit_fu_402_JcoupLocal27_ce1),
    .JcoupLocal27_q1(grp_TrotterUnit_fu_402_JcoupLocal27_q1),
    .JcoupLocal28_address0(grp_TrotterUnit_fu_402_JcoupLocal28_address0),
    .JcoupLocal28_ce0(grp_TrotterUnit_fu_402_JcoupLocal28_ce0),
    .JcoupLocal28_q0(grp_TrotterUnit_fu_402_JcoupLocal28_q0),
    .JcoupLocal28_address1(grp_TrotterUnit_fu_402_JcoupLocal28_address1),
    .JcoupLocal28_ce1(grp_TrotterUnit_fu_402_JcoupLocal28_ce1),
    .JcoupLocal28_q1(grp_TrotterUnit_fu_402_JcoupLocal28_q1),
    .JcoupLocal29_address0(grp_TrotterUnit_fu_402_JcoupLocal29_address0),
    .JcoupLocal29_ce0(grp_TrotterUnit_fu_402_JcoupLocal29_ce0),
    .JcoupLocal29_q0(grp_TrotterUnit_fu_402_JcoupLocal29_q0),
    .JcoupLocal29_address1(grp_TrotterUnit_fu_402_JcoupLocal29_address1),
    .JcoupLocal29_ce1(grp_TrotterUnit_fu_402_JcoupLocal29_ce1),
    .JcoupLocal29_q1(grp_TrotterUnit_fu_402_JcoupLocal29_q1),
    .JcoupLocal30_address0(grp_TrotterUnit_fu_402_JcoupLocal30_address0),
    .JcoupLocal30_ce0(grp_TrotterUnit_fu_402_JcoupLocal30_ce0),
    .JcoupLocal30_q0(grp_TrotterUnit_fu_402_JcoupLocal30_q0),
    .JcoupLocal30_address1(grp_TrotterUnit_fu_402_JcoupLocal30_address1),
    .JcoupLocal30_ce1(grp_TrotterUnit_fu_402_JcoupLocal30_ce1),
    .JcoupLocal30_q1(grp_TrotterUnit_fu_402_JcoupLocal30_q1),
    .ap_return(grp_TrotterUnit_fu_402_ap_return)
);

QuantumMonteCarloU50_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage25),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage25) & (ap_loop_exit_ready == 1'b1) & (1'b0 == ap_block_pp0_stage25_subdone))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter0_stage25)) begin
            ap_enable_reg_pp0_iter0_reg <= 1'b0;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
            ap_enable_reg_pp0_iter0_reg <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage25) & (1'b0 == ap_block_pp0_stage25_subdone))) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage71) & (1'b0 == ap_block_pp0_stage71_subdone))) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_TrotterUnit_fu_402_ap_start_reg <= 1'b0;
    end else begin
        if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_fu_607_p3 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage24) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage24_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage16_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage8_11001)))) begin
            grp_TrotterUnit_fu_402_ap_start_reg <= 1'b1;
        end else if ((grp_TrotterUnit_fu_402_ap_ready == 1'b1)) begin
            grp_TrotterUnit_fu_402_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        dH_0_1_fu_328 <= dH_0_1_reload;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        dH_0_1_fu_328 <= grp_TrotterUnit_fu_402_ap_return;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        dH_1_6_fu_332 <= dH_1_1_reload;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (1'b0 == ap_block_pp0_stage9_11001))) begin
        dH_1_6_fu_332 <= grp_TrotterUnit_fu_402_ap_return;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        dH_2_1_fu_336 <= dH_2_1_reload;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17) & (1'b0 == ap_block_pp0_stage17_11001))) begin
        dH_2_1_fu_336 <= grp_TrotterUnit_fu_402_ap_return;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        dH_3_1_fu_340 <= dH_3_1_reload;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage25) & (1'b0 == ap_block_pp0_stage25_11001))) begin
        dH_3_1_fu_340 <= grp_TrotterUnit_fu_402_ap_return;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        packOfst_fu_324 <= 9'd0;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        packOfst_fu_324 <= packOfst_3_fu_638_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        if (((ap_enable_reg_pp0_iter0 == 1'b1) & (tmp_fu_607_p3 == 1'd0))) begin
            step_fu_320 <= step_3_fu_615_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            step_fu_320 <= 13'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_reg_748 <= ap_sig_allocacmp_step_2[32'd12];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage1) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        trunc_ln243_reg_757 <= trunc_ln243_fu_633_p1;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage7)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage6)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage5)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage4)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage3)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage2)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage8)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage9)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage1)))) begin
        JcoupLocal_0_0_ce0 = grp_TrotterUnit_fu_402_JcoupLocal_ce0;
    end else begin
        JcoupLocal_0_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage7)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage6)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage5)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage4)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage3)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage2)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage8)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage9)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage1)))) begin
        JcoupLocal_0_0_ce1 = grp_TrotterUnit_fu_402_JcoupLocal_ce1;
    end else begin
        JcoupLocal_0_0_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage7)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage6)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage5)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage4)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage3)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage2)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage8)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage9)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage1)))) begin
        JcoupLocal_0_10_ce0 = grp_TrotterUnit_fu_402_JcoupLocal25_ce0;
    end else begin
        JcoupLocal_0_10_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage7)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage6)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage5)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage4)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage3)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage2)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage8)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage9)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage1)))) begin
        JcoupLocal_0_10_ce1 = grp_TrotterUnit_fu_402_JcoupLocal25_ce1;
    end else begin
        JcoupLocal_0_10_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage7)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage6)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage5)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage4)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage3)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage2)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage8)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage9)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage1)))) begin
        JcoupLocal_0_11_ce0 = grp_TrotterUnit_fu_402_JcoupLocal26_ce0;
    end else begin
        JcoupLocal_0_11_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage7)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage6)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage5)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage4)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage3)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage2)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage8)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage9)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage1)))) begin
        JcoupLocal_0_11_ce1 = grp_TrotterUnit_fu_402_JcoupLocal26_ce1;
    end else begin
        JcoupLocal_0_11_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage7)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage6)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage5)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage4)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage3)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage2)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage8)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage9)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage1)))) begin
        JcoupLocal_0_12_ce0 = grp_TrotterUnit_fu_402_JcoupLocal27_ce0;
    end else begin
        JcoupLocal_0_12_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage7)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage6)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage5)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage4)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage3)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage2)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage8)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage9)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage1)))) begin
        JcoupLocal_0_12_ce1 = grp_TrotterUnit_fu_402_JcoupLocal27_ce1;
    end else begin
        JcoupLocal_0_12_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage7)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage6)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage5)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage4)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage3)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage2)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage8)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage9)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage1)))) begin
        JcoupLocal_0_13_ce0 = grp_TrotterUnit_fu_402_JcoupLocal28_ce0;
    end else begin
        JcoupLocal_0_13_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage7)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage6)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage5)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage4)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage3)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage2)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage8)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage9)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage1)))) begin
        JcoupLocal_0_13_ce1 = grp_TrotterUnit_fu_402_JcoupLocal28_ce1;
    end else begin
        JcoupLocal_0_13_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage7)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage6)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage5)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage4)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage3)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage2)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage8)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage9)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage1)))) begin
        JcoupLocal_0_14_ce0 = grp_TrotterUnit_fu_402_JcoupLocal29_ce0;
    end else begin
        JcoupLocal_0_14_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage7)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage6)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage5)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage4)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage3)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage2)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage8)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage9)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage1)))) begin
        JcoupLocal_0_14_ce1 = grp_TrotterUnit_fu_402_JcoupLocal29_ce1;
    end else begin
        JcoupLocal_0_14_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage7)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage6)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage5)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage4)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage3)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage2)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage8)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage9)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage1)))) begin
        JcoupLocal_0_15_ce0 = grp_TrotterUnit_fu_402_JcoupLocal30_ce0;
    end else begin
        JcoupLocal_0_15_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage7)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage6)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage5)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage4)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage3)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage2)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage8)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage9)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage1)))) begin
        JcoupLocal_0_15_ce1 = grp_TrotterUnit_fu_402_JcoupLocal30_ce1;
    end else begin
        JcoupLocal_0_15_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage7)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage6)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage5)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage4)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage3)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage2)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage8)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage9)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage1)))) begin
        JcoupLocal_0_1_ce0 = grp_TrotterUnit_fu_402_JcoupLocal16_ce0;
    end else begin
        JcoupLocal_0_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage7)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage6)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage5)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage4)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage3)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage2)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage8)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage9)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage1)))) begin
        JcoupLocal_0_1_ce1 = grp_TrotterUnit_fu_402_JcoupLocal16_ce1;
    end else begin
        JcoupLocal_0_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage7)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage6)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage5)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage4)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage3)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage2)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage8)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage9)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage1)))) begin
        JcoupLocal_0_2_ce0 = grp_TrotterUnit_fu_402_JcoupLocal17_ce0;
    end else begin
        JcoupLocal_0_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage7)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage6)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage5)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage4)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage3)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage2)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage8)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage9)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage1)))) begin
        JcoupLocal_0_2_ce1 = grp_TrotterUnit_fu_402_JcoupLocal17_ce1;
    end else begin
        JcoupLocal_0_2_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage7)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage6)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage5)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage4)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage3)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage2)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage8)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage9)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage1)))) begin
        JcoupLocal_0_3_ce0 = grp_TrotterUnit_fu_402_JcoupLocal18_ce0;
    end else begin
        JcoupLocal_0_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage7)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage6)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage5)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage4)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage3)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage2)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage8)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage9)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage1)))) begin
        JcoupLocal_0_3_ce1 = grp_TrotterUnit_fu_402_JcoupLocal18_ce1;
    end else begin
        JcoupLocal_0_3_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage7)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage6)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage5)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage4)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage3)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage2)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage8)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage9)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage1)))) begin
        JcoupLocal_0_4_ce0 = grp_TrotterUnit_fu_402_JcoupLocal19_ce0;
    end else begin
        JcoupLocal_0_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage7)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage6)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage5)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage4)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage3)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage2)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage8)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage9)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage1)))) begin
        JcoupLocal_0_4_ce1 = grp_TrotterUnit_fu_402_JcoupLocal19_ce1;
    end else begin
        JcoupLocal_0_4_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage7)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage6)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage5)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage4)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage3)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage2)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage8)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage9)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage1)))) begin
        JcoupLocal_0_5_ce0 = grp_TrotterUnit_fu_402_JcoupLocal20_ce0;
    end else begin
        JcoupLocal_0_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage7)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage6)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage5)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage4)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage3)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage2)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage8)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage9)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage1)))) begin
        JcoupLocal_0_5_ce1 = grp_TrotterUnit_fu_402_JcoupLocal20_ce1;
    end else begin
        JcoupLocal_0_5_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage7)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage6)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage5)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage4)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage3)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage2)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage8)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage9)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage1)))) begin
        JcoupLocal_0_6_ce0 = grp_TrotterUnit_fu_402_JcoupLocal21_ce0;
    end else begin
        JcoupLocal_0_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage7)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage6)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage5)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage4)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage3)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage2)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage8)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage9)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage1)))) begin
        JcoupLocal_0_6_ce1 = grp_TrotterUnit_fu_402_JcoupLocal21_ce1;
    end else begin
        JcoupLocal_0_6_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage7)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage6)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage5)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage4)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage3)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage2)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage8)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage9)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage1)))) begin
        JcoupLocal_0_7_ce0 = grp_TrotterUnit_fu_402_JcoupLocal22_ce0;
    end else begin
        JcoupLocal_0_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage7)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage6)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage5)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage4)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage3)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage2)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage8)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage9)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage1)))) begin
        JcoupLocal_0_7_ce1 = grp_TrotterUnit_fu_402_JcoupLocal22_ce1;
    end else begin
        JcoupLocal_0_7_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage7)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage6)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage5)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage4)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage3)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage2)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage8)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage9)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage1)))) begin
        JcoupLocal_0_8_ce0 = grp_TrotterUnit_fu_402_JcoupLocal23_ce0;
    end else begin
        JcoupLocal_0_8_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage7)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage6)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage5)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage4)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage3)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage2)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage8)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage9)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage1)))) begin
        JcoupLocal_0_8_ce1 = grp_TrotterUnit_fu_402_JcoupLocal23_ce1;
    end else begin
        JcoupLocal_0_8_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage7)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage6)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage5)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage4)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage3)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage2)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage8)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage9)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage1)))) begin
        JcoupLocal_0_9_ce0 = grp_TrotterUnit_fu_402_JcoupLocal24_ce0;
    end else begin
        JcoupLocal_0_9_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage7)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage6)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage5)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage4)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage3)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage2)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage8)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage9)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage1)))) begin
        JcoupLocal_0_9_ce1 = grp_TrotterUnit_fu_402_JcoupLocal24_ce1;
    end else begin
        JcoupLocal_0_9_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage15)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage14)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage13)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage12)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage11)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage10)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage16)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage17)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage9)))) begin
        JcoupLocal_1_0_ce0 = grp_TrotterUnit_fu_402_JcoupLocal_ce0;
    end else begin
        JcoupLocal_1_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage15)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage14)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage13)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage12)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage11)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage10)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage16)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage17)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage9)))) begin
        JcoupLocal_1_0_ce1 = grp_TrotterUnit_fu_402_JcoupLocal_ce1;
    end else begin
        JcoupLocal_1_0_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage15)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage14)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage13)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage12)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage11)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage10)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage16)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage17)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage9)))) begin
        JcoupLocal_1_10_ce0 = grp_TrotterUnit_fu_402_JcoupLocal25_ce0;
    end else begin
        JcoupLocal_1_10_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage15)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage14)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage13)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage12)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage11)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage10)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage16)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage17)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage9)))) begin
        JcoupLocal_1_10_ce1 = grp_TrotterUnit_fu_402_JcoupLocal25_ce1;
    end else begin
        JcoupLocal_1_10_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage15)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage14)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage13)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage12)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage11)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage10)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage16)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage17)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage9)))) begin
        JcoupLocal_1_11_ce0 = grp_TrotterUnit_fu_402_JcoupLocal26_ce0;
    end else begin
        JcoupLocal_1_11_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage15)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage14)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage13)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage12)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage11)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage10)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage16)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage17)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage9)))) begin
        JcoupLocal_1_11_ce1 = grp_TrotterUnit_fu_402_JcoupLocal26_ce1;
    end else begin
        JcoupLocal_1_11_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage15)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage14)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage13)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage12)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage11)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage10)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage16)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage17)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage9)))) begin
        JcoupLocal_1_12_ce0 = grp_TrotterUnit_fu_402_JcoupLocal27_ce0;
    end else begin
        JcoupLocal_1_12_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage15)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage14)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage13)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage12)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage11)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage10)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage16)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage17)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage9)))) begin
        JcoupLocal_1_12_ce1 = grp_TrotterUnit_fu_402_JcoupLocal27_ce1;
    end else begin
        JcoupLocal_1_12_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage15)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage14)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage13)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage12)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage11)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage10)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage16)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage17)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage9)))) begin
        JcoupLocal_1_13_ce0 = grp_TrotterUnit_fu_402_JcoupLocal28_ce0;
    end else begin
        JcoupLocal_1_13_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage15)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage14)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage13)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage12)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage11)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage10)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage16)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage17)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage9)))) begin
        JcoupLocal_1_13_ce1 = grp_TrotterUnit_fu_402_JcoupLocal28_ce1;
    end else begin
        JcoupLocal_1_13_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage15)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage14)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage13)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage12)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage11)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage10)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage16)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage17)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage9)))) begin
        JcoupLocal_1_14_ce0 = grp_TrotterUnit_fu_402_JcoupLocal29_ce0;
    end else begin
        JcoupLocal_1_14_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage15)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage14)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage13)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage12)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage11)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage10)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage16)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage17)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage9)))) begin
        JcoupLocal_1_14_ce1 = grp_TrotterUnit_fu_402_JcoupLocal29_ce1;
    end else begin
        JcoupLocal_1_14_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage15)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage14)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage13)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage12)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage11)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage10)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage16)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage17)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage9)))) begin
        JcoupLocal_1_15_ce0 = grp_TrotterUnit_fu_402_JcoupLocal30_ce0;
    end else begin
        JcoupLocal_1_15_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage15)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage14)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage13)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage12)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage11)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage10)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage16)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage17)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage9)))) begin
        JcoupLocal_1_15_ce1 = grp_TrotterUnit_fu_402_JcoupLocal30_ce1;
    end else begin
        JcoupLocal_1_15_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage15)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage14)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage13)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage12)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage11)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage10)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage16)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage17)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage9)))) begin
        JcoupLocal_1_1_ce0 = grp_TrotterUnit_fu_402_JcoupLocal16_ce0;
    end else begin
        JcoupLocal_1_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage15)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage14)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage13)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage12)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage11)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage10)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage16)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage17)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage9)))) begin
        JcoupLocal_1_1_ce1 = grp_TrotterUnit_fu_402_JcoupLocal16_ce1;
    end else begin
        JcoupLocal_1_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage15)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage14)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage13)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage12)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage11)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage10)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage16)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage17)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage9)))) begin
        JcoupLocal_1_2_ce0 = grp_TrotterUnit_fu_402_JcoupLocal17_ce0;
    end else begin
        JcoupLocal_1_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage15)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage14)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage13)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage12)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage11)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage10)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage16)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage17)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage9)))) begin
        JcoupLocal_1_2_ce1 = grp_TrotterUnit_fu_402_JcoupLocal17_ce1;
    end else begin
        JcoupLocal_1_2_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage15)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage14)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage13)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage12)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage11)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage10)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage16)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage17)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage9)))) begin
        JcoupLocal_1_3_ce0 = grp_TrotterUnit_fu_402_JcoupLocal18_ce0;
    end else begin
        JcoupLocal_1_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage15)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage14)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage13)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage12)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage11)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage10)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage16)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage17)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage9)))) begin
        JcoupLocal_1_3_ce1 = grp_TrotterUnit_fu_402_JcoupLocal18_ce1;
    end else begin
        JcoupLocal_1_3_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage15)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage14)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage13)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage12)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage11)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage10)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage16)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage17)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage9)))) begin
        JcoupLocal_1_4_ce0 = grp_TrotterUnit_fu_402_JcoupLocal19_ce0;
    end else begin
        JcoupLocal_1_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage15)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage14)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage13)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage12)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage11)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage10)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage16)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage17)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage9)))) begin
        JcoupLocal_1_4_ce1 = grp_TrotterUnit_fu_402_JcoupLocal19_ce1;
    end else begin
        JcoupLocal_1_4_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage15)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage14)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage13)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage12)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage11)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage10)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage16)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage17)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage9)))) begin
        JcoupLocal_1_5_ce0 = grp_TrotterUnit_fu_402_JcoupLocal20_ce0;
    end else begin
        JcoupLocal_1_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage15)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage14)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage13)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage12)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage11)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage10)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage16)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage17)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage9)))) begin
        JcoupLocal_1_5_ce1 = grp_TrotterUnit_fu_402_JcoupLocal20_ce1;
    end else begin
        JcoupLocal_1_5_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage15)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage14)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage13)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage12)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage11)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage10)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage16)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage17)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage9)))) begin
        JcoupLocal_1_6_ce0 = grp_TrotterUnit_fu_402_JcoupLocal21_ce0;
    end else begin
        JcoupLocal_1_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage15)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage14)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage13)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage12)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage11)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage10)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage16)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage17)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage9)))) begin
        JcoupLocal_1_6_ce1 = grp_TrotterUnit_fu_402_JcoupLocal21_ce1;
    end else begin
        JcoupLocal_1_6_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage15)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage14)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage13)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage12)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage11)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage10)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage16)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage17)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage9)))) begin
        JcoupLocal_1_7_ce0 = grp_TrotterUnit_fu_402_JcoupLocal22_ce0;
    end else begin
        JcoupLocal_1_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage15)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage14)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage13)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage12)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage11)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage10)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage16)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage17)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage9)))) begin
        JcoupLocal_1_7_ce1 = grp_TrotterUnit_fu_402_JcoupLocal22_ce1;
    end else begin
        JcoupLocal_1_7_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage15)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage14)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage13)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage12)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage11)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage10)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage16)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage17)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage9)))) begin
        JcoupLocal_1_8_ce0 = grp_TrotterUnit_fu_402_JcoupLocal23_ce0;
    end else begin
        JcoupLocal_1_8_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage15)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage14)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage13)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage12)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage11)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage10)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage16)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage17)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage9)))) begin
        JcoupLocal_1_8_ce1 = grp_TrotterUnit_fu_402_JcoupLocal23_ce1;
    end else begin
        JcoupLocal_1_8_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage15)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage14)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage13)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage12)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage11)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage10)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage16)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage17)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage9)))) begin
        JcoupLocal_1_9_ce0 = grp_TrotterUnit_fu_402_JcoupLocal24_ce0;
    end else begin
        JcoupLocal_1_9_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage15)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage14)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage13)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage12)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage11)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage10)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage16)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage17)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage9)))) begin
        JcoupLocal_1_9_ce1 = grp_TrotterUnit_fu_402_JcoupLocal24_ce1;
    end else begin
        JcoupLocal_1_9_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage23) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage23)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage22) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage22)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage21) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage21)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage20) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage20)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage19) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage19)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage18)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage24) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage24)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage17)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage25) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage25)))) begin
        JcoupLocal_2_0_ce0 = grp_TrotterUnit_fu_402_JcoupLocal_ce0;
    end else begin
        JcoupLocal_2_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage23) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage23)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage22) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage22)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage21) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage21)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage20) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage20)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage19) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage19)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage18)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage24) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage24)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage17)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage25) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage25)))) begin
        JcoupLocal_2_0_ce1 = grp_TrotterUnit_fu_402_JcoupLocal_ce1;
    end else begin
        JcoupLocal_2_0_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage23) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage23)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage22) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage22)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage21) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage21)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage20) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage20)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage19) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage19)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage18)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage24) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage24)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage17)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage25) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage25)))) begin
        JcoupLocal_2_10_ce0 = grp_TrotterUnit_fu_402_JcoupLocal25_ce0;
    end else begin
        JcoupLocal_2_10_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage23) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage23)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage22) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage22)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage21) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage21)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage20) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage20)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage19) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage19)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage18)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage24) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage24)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage17)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage25) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage25)))) begin
        JcoupLocal_2_10_ce1 = grp_TrotterUnit_fu_402_JcoupLocal25_ce1;
    end else begin
        JcoupLocal_2_10_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage23) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage23)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage22) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage22)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage21) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage21)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage20) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage20)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage19) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage19)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage18)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage24) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage24)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage17)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage25) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage25)))) begin
        JcoupLocal_2_11_ce0 = grp_TrotterUnit_fu_402_JcoupLocal26_ce0;
    end else begin
        JcoupLocal_2_11_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage23) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage23)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage22) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage22)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage21) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage21)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage20) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage20)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage19) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage19)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage18)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage24) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage24)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage17)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage25) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage25)))) begin
        JcoupLocal_2_11_ce1 = grp_TrotterUnit_fu_402_JcoupLocal26_ce1;
    end else begin
        JcoupLocal_2_11_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage23) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage23)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage22) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage22)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage21) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage21)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage20) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage20)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage19) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage19)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage18)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage24) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage24)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage17)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage25) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage25)))) begin
        JcoupLocal_2_12_ce0 = grp_TrotterUnit_fu_402_JcoupLocal27_ce0;
    end else begin
        JcoupLocal_2_12_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage23) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage23)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage22) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage22)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage21) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage21)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage20) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage20)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage19) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage19)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage18)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage24) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage24)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage17)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage25) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage25)))) begin
        JcoupLocal_2_12_ce1 = grp_TrotterUnit_fu_402_JcoupLocal27_ce1;
    end else begin
        JcoupLocal_2_12_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage23) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage23)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage22) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage22)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage21) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage21)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage20) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage20)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage19) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage19)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage18)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage24) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage24)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage17)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage25) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage25)))) begin
        JcoupLocal_2_13_ce0 = grp_TrotterUnit_fu_402_JcoupLocal28_ce0;
    end else begin
        JcoupLocal_2_13_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage23) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage23)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage22) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage22)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage21) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage21)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage20) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage20)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage19) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage19)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage18)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage24) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage24)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage17)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage25) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage25)))) begin
        JcoupLocal_2_13_ce1 = grp_TrotterUnit_fu_402_JcoupLocal28_ce1;
    end else begin
        JcoupLocal_2_13_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage23) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage23)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage22) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage22)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage21) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage21)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage20) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage20)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage19) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage19)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage18)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage24) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage24)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage17)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage25) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage25)))) begin
        JcoupLocal_2_14_ce0 = grp_TrotterUnit_fu_402_JcoupLocal29_ce0;
    end else begin
        JcoupLocal_2_14_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage23) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage23)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage22) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage22)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage21) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage21)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage20) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage20)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage19) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage19)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage18)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage24) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage24)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage17)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage25) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage25)))) begin
        JcoupLocal_2_14_ce1 = grp_TrotterUnit_fu_402_JcoupLocal29_ce1;
    end else begin
        JcoupLocal_2_14_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage23) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage23)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage22) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage22)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage21) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage21)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage20) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage20)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage19) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage19)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage18)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage24) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage24)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage17)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage25) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage25)))) begin
        JcoupLocal_2_15_ce0 = grp_TrotterUnit_fu_402_JcoupLocal30_ce0;
    end else begin
        JcoupLocal_2_15_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage23) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage23)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage22) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage22)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage21) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage21)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage20) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage20)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage19) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage19)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage18)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage24) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage24)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage17)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage25) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage25)))) begin
        JcoupLocal_2_15_ce1 = grp_TrotterUnit_fu_402_JcoupLocal30_ce1;
    end else begin
        JcoupLocal_2_15_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage23) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage23)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage22) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage22)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage21) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage21)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage20) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage20)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage19) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage19)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage18)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage24) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage24)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage17)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage25) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage25)))) begin
        JcoupLocal_2_1_ce0 = grp_TrotterUnit_fu_402_JcoupLocal16_ce0;
    end else begin
        JcoupLocal_2_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage23) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage23)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage22) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage22)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage21) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage21)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage20) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage20)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage19) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage19)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage18)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage24) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage24)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage17)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage25) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage25)))) begin
        JcoupLocal_2_1_ce1 = grp_TrotterUnit_fu_402_JcoupLocal16_ce1;
    end else begin
        JcoupLocal_2_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage23) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage23)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage22) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage22)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage21) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage21)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage20) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage20)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage19) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage19)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage18)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage24) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage24)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage17)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage25) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage25)))) begin
        JcoupLocal_2_2_ce0 = grp_TrotterUnit_fu_402_JcoupLocal17_ce0;
    end else begin
        JcoupLocal_2_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage23) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage23)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage22) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage22)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage21) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage21)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage20) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage20)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage19) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage19)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage18)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage24) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage24)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage17)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage25) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage25)))) begin
        JcoupLocal_2_2_ce1 = grp_TrotterUnit_fu_402_JcoupLocal17_ce1;
    end else begin
        JcoupLocal_2_2_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage23) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage23)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage22) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage22)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage21) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage21)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage20) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage20)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage19) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage19)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage18)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage24) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage24)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage17)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage25) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage25)))) begin
        JcoupLocal_2_3_ce0 = grp_TrotterUnit_fu_402_JcoupLocal18_ce0;
    end else begin
        JcoupLocal_2_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage23) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage23)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage22) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage22)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage21) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage21)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage20) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage20)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage19) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage19)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage18)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage24) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage24)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage17)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage25) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage25)))) begin
        JcoupLocal_2_3_ce1 = grp_TrotterUnit_fu_402_JcoupLocal18_ce1;
    end else begin
        JcoupLocal_2_3_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage23) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage23)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage22) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage22)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage21) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage21)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage20) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage20)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage19) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage19)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage18)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage24) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage24)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage17)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage25) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage25)))) begin
        JcoupLocal_2_4_ce0 = grp_TrotterUnit_fu_402_JcoupLocal19_ce0;
    end else begin
        JcoupLocal_2_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage23) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage23)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage22) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage22)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage21) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage21)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage20) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage20)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage19) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage19)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage18)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage24) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage24)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage17)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage25) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage25)))) begin
        JcoupLocal_2_4_ce1 = grp_TrotterUnit_fu_402_JcoupLocal19_ce1;
    end else begin
        JcoupLocal_2_4_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage23) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage23)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage22) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage22)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage21) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage21)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage20) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage20)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage19) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage19)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage18)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage24) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage24)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage17)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage25) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage25)))) begin
        JcoupLocal_2_5_ce0 = grp_TrotterUnit_fu_402_JcoupLocal20_ce0;
    end else begin
        JcoupLocal_2_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage23) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage23)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage22) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage22)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage21) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage21)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage20) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage20)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage19) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage19)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage18)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage24) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage24)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage17)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage25) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage25)))) begin
        JcoupLocal_2_5_ce1 = grp_TrotterUnit_fu_402_JcoupLocal20_ce1;
    end else begin
        JcoupLocal_2_5_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage23) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage23)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage22) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage22)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage21) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage21)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage20) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage20)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage19) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage19)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage18)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage24) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage24)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage17)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage25) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage25)))) begin
        JcoupLocal_2_6_ce0 = grp_TrotterUnit_fu_402_JcoupLocal21_ce0;
    end else begin
        JcoupLocal_2_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage23) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage23)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage22) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage22)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage21) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage21)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage20) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage20)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage19) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage19)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage18)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage24) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage24)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage17)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage25) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage25)))) begin
        JcoupLocal_2_6_ce1 = grp_TrotterUnit_fu_402_JcoupLocal21_ce1;
    end else begin
        JcoupLocal_2_6_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage23) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage23)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage22) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage22)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage21) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage21)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage20) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage20)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage19) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage19)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage18)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage24) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage24)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage17)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage25) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage25)))) begin
        JcoupLocal_2_7_ce0 = grp_TrotterUnit_fu_402_JcoupLocal22_ce0;
    end else begin
        JcoupLocal_2_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage23) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage23)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage22) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage22)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage21) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage21)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage20) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage20)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage19) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage19)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage18)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage24) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage24)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage17)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage25) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage25)))) begin
        JcoupLocal_2_7_ce1 = grp_TrotterUnit_fu_402_JcoupLocal22_ce1;
    end else begin
        JcoupLocal_2_7_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage23) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage23)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage22) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage22)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage21) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage21)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage20) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage20)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage19) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage19)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage18)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage24) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage24)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage17)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage25) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage25)))) begin
        JcoupLocal_2_8_ce0 = grp_TrotterUnit_fu_402_JcoupLocal23_ce0;
    end else begin
        JcoupLocal_2_8_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage23) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage23)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage22) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage22)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage21) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage21)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage20) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage20)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage19) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage19)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage18)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage24) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage24)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage17)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage25) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage25)))) begin
        JcoupLocal_2_8_ce1 = grp_TrotterUnit_fu_402_JcoupLocal23_ce1;
    end else begin
        JcoupLocal_2_8_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage23) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage23)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage22) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage22)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage21) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage21)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage20) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage20)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage19) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage19)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage18)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage24) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage24)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage17)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage25) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage25)))) begin
        JcoupLocal_2_9_ce0 = grp_TrotterUnit_fu_402_JcoupLocal24_ce0;
    end else begin
        JcoupLocal_2_9_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage23) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage23)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage22) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage22)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage21) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage21)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage20) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage20)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage19) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage19)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage18)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage24) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage24)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage17)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage25) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage25)))) begin
        JcoupLocal_2_9_ce1 = grp_TrotterUnit_fu_402_JcoupLocal24_ce1;
    end else begin
        JcoupLocal_2_9_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage33) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage33)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage32) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage32)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage31) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage31)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage30) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage30)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage29) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage29)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage28) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage28)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage27) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage27)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage26) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage26)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage25) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage25)))) begin
        JcoupLocal_3_0_ce0 = grp_TrotterUnit_fu_402_JcoupLocal_ce0;
    end else begin
        JcoupLocal_3_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage33) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage33)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage32) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage32)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage31) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage31)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage30) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage30)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage29) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage29)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage28) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage28)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage27) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage27)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage26) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage26)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage25) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage25)))) begin
        JcoupLocal_3_0_ce1 = grp_TrotterUnit_fu_402_JcoupLocal_ce1;
    end else begin
        JcoupLocal_3_0_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage33) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage33)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage32) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage32)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage31) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage31)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage30) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage30)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage29) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage29)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage28) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage28)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage27) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage27)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage26) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage26)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage25) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage25)))) begin
        JcoupLocal_3_10_ce0 = grp_TrotterUnit_fu_402_JcoupLocal25_ce0;
    end else begin
        JcoupLocal_3_10_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage33) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage33)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage32) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage32)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage31) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage31)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage30) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage30)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage29) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage29)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage28) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage28)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage27) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage27)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage26) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage26)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage25) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage25)))) begin
        JcoupLocal_3_10_ce1 = grp_TrotterUnit_fu_402_JcoupLocal25_ce1;
    end else begin
        JcoupLocal_3_10_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage33) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage33)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage32) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage32)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage31) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage31)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage30) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage30)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage29) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage29)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage28) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage28)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage27) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage27)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage26) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage26)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage25) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage25)))) begin
        JcoupLocal_3_11_ce0 = grp_TrotterUnit_fu_402_JcoupLocal26_ce0;
    end else begin
        JcoupLocal_3_11_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage33) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage33)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage32) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage32)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage31) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage31)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage30) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage30)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage29) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage29)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage28) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage28)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage27) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage27)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage26) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage26)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage25) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage25)))) begin
        JcoupLocal_3_11_ce1 = grp_TrotterUnit_fu_402_JcoupLocal26_ce1;
    end else begin
        JcoupLocal_3_11_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage33) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage33)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage32) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage32)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage31) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage31)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage30) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage30)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage29) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage29)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage28) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage28)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage27) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage27)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage26) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage26)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage25) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage25)))) begin
        JcoupLocal_3_12_ce0 = grp_TrotterUnit_fu_402_JcoupLocal27_ce0;
    end else begin
        JcoupLocal_3_12_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage33) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage33)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage32) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage32)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage31) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage31)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage30) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage30)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage29) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage29)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage28) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage28)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage27) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage27)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage26) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage26)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage25) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage25)))) begin
        JcoupLocal_3_12_ce1 = grp_TrotterUnit_fu_402_JcoupLocal27_ce1;
    end else begin
        JcoupLocal_3_12_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage33) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage33)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage32) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage32)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage31) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage31)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage30) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage30)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage29) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage29)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage28) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage28)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage27) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage27)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage26) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage26)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage25) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage25)))) begin
        JcoupLocal_3_13_ce0 = grp_TrotterUnit_fu_402_JcoupLocal28_ce0;
    end else begin
        JcoupLocal_3_13_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage33) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage33)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage32) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage32)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage31) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage31)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage30) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage30)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage29) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage29)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage28) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage28)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage27) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage27)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage26) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage26)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage25) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage25)))) begin
        JcoupLocal_3_13_ce1 = grp_TrotterUnit_fu_402_JcoupLocal28_ce1;
    end else begin
        JcoupLocal_3_13_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage33) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage33)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage32) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage32)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage31) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage31)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage30) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage30)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage29) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage29)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage28) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage28)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage27) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage27)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage26) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage26)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage25) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage25)))) begin
        JcoupLocal_3_14_ce0 = grp_TrotterUnit_fu_402_JcoupLocal29_ce0;
    end else begin
        JcoupLocal_3_14_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage33) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage33)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage32) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage32)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage31) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage31)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage30) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage30)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage29) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage29)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage28) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage28)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage27) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage27)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage26) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage26)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage25) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage25)))) begin
        JcoupLocal_3_14_ce1 = grp_TrotterUnit_fu_402_JcoupLocal29_ce1;
    end else begin
        JcoupLocal_3_14_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage33) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage33)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage32) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage32)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage31) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage31)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage30) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage30)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage29) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage29)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage28) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage28)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage27) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage27)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage26) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage26)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage25) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage25)))) begin
        JcoupLocal_3_15_ce0 = grp_TrotterUnit_fu_402_JcoupLocal30_ce0;
    end else begin
        JcoupLocal_3_15_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage33) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage33)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage32) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage32)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage31) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage31)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage30) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage30)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage29) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage29)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage28) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage28)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage27) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage27)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage26) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage26)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage25) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage25)))) begin
        JcoupLocal_3_15_ce1 = grp_TrotterUnit_fu_402_JcoupLocal30_ce1;
    end else begin
        JcoupLocal_3_15_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage33) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage33)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage32) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage32)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage31) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage31)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage30) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage30)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage29) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage29)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage28) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage28)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage27) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage27)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage26) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage26)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage25) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage25)))) begin
        JcoupLocal_3_1_ce0 = grp_TrotterUnit_fu_402_JcoupLocal16_ce0;
    end else begin
        JcoupLocal_3_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage33) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage33)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage32) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage32)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage31) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage31)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage30) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage30)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage29) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage29)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage28) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage28)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage27) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage27)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage26) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage26)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage25) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage25)))) begin
        JcoupLocal_3_1_ce1 = grp_TrotterUnit_fu_402_JcoupLocal16_ce1;
    end else begin
        JcoupLocal_3_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage33) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage33)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage32) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage32)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage31) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage31)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage30) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage30)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage29) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage29)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage28) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage28)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage27) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage27)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage26) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage26)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage25) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage25)))) begin
        JcoupLocal_3_2_ce0 = grp_TrotterUnit_fu_402_JcoupLocal17_ce0;
    end else begin
        JcoupLocal_3_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage33) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage33)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage32) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage32)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage31) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage31)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage30) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage30)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage29) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage29)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage28) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage28)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage27) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage27)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage26) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage26)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage25) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage25)))) begin
        JcoupLocal_3_2_ce1 = grp_TrotterUnit_fu_402_JcoupLocal17_ce1;
    end else begin
        JcoupLocal_3_2_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage33) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage33)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage32) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage32)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage31) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage31)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage30) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage30)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage29) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage29)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage28) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage28)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage27) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage27)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage26) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage26)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage25) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage25)))) begin
        JcoupLocal_3_3_ce0 = grp_TrotterUnit_fu_402_JcoupLocal18_ce0;
    end else begin
        JcoupLocal_3_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage33) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage33)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage32) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage32)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage31) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage31)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage30) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage30)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage29) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage29)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage28) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage28)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage27) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage27)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage26) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage26)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage25) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage25)))) begin
        JcoupLocal_3_3_ce1 = grp_TrotterUnit_fu_402_JcoupLocal18_ce1;
    end else begin
        JcoupLocal_3_3_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage33) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage33)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage32) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage32)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage31) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage31)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage30) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage30)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage29) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage29)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage28) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage28)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage27) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage27)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage26) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage26)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage25) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage25)))) begin
        JcoupLocal_3_4_ce0 = grp_TrotterUnit_fu_402_JcoupLocal19_ce0;
    end else begin
        JcoupLocal_3_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage33) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage33)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage32) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage32)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage31) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage31)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage30) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage30)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage29) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage29)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage28) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage28)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage27) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage27)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage26) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage26)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage25) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage25)))) begin
        JcoupLocal_3_4_ce1 = grp_TrotterUnit_fu_402_JcoupLocal19_ce1;
    end else begin
        JcoupLocal_3_4_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage33) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage33)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage32) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage32)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage31) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage31)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage30) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage30)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage29) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage29)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage28) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage28)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage27) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage27)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage26) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage26)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage25) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage25)))) begin
        JcoupLocal_3_5_ce0 = grp_TrotterUnit_fu_402_JcoupLocal20_ce0;
    end else begin
        JcoupLocal_3_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage33) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage33)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage32) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage32)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage31) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage31)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage30) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage30)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage29) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage29)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage28) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage28)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage27) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage27)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage26) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage26)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage25) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage25)))) begin
        JcoupLocal_3_5_ce1 = grp_TrotterUnit_fu_402_JcoupLocal20_ce1;
    end else begin
        JcoupLocal_3_5_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage33) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage33)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage32) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage32)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage31) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage31)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage30) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage30)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage29) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage29)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage28) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage28)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage27) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage27)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage26) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage26)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage25) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage25)))) begin
        JcoupLocal_3_6_ce0 = grp_TrotterUnit_fu_402_JcoupLocal21_ce0;
    end else begin
        JcoupLocal_3_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage33) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage33)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage32) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage32)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage31) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage31)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage30) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage30)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage29) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage29)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage28) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage28)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage27) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage27)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage26) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage26)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage25) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage25)))) begin
        JcoupLocal_3_6_ce1 = grp_TrotterUnit_fu_402_JcoupLocal21_ce1;
    end else begin
        JcoupLocal_3_6_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage33) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage33)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage32) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage32)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage31) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage31)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage30) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage30)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage29) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage29)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage28) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage28)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage27) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage27)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage26) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage26)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage25) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage25)))) begin
        JcoupLocal_3_7_ce0 = grp_TrotterUnit_fu_402_JcoupLocal22_ce0;
    end else begin
        JcoupLocal_3_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage33) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage33)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage32) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage32)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage31) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage31)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage30) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage30)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage29) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage29)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage28) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage28)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage27) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage27)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage26) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage26)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage25) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage25)))) begin
        JcoupLocal_3_7_ce1 = grp_TrotterUnit_fu_402_JcoupLocal22_ce1;
    end else begin
        JcoupLocal_3_7_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage33) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage33)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage32) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage32)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage31) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage31)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage30) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage30)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage29) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage29)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage28) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage28)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage27) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage27)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage26) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage26)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage25) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage25)))) begin
        JcoupLocal_3_8_ce0 = grp_TrotterUnit_fu_402_JcoupLocal23_ce0;
    end else begin
        JcoupLocal_3_8_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage33) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage33)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage32) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage32)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage31) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage31)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage30) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage30)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage29) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage29)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage28) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage28)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage27) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage27)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage26) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage26)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage25) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage25)))) begin
        JcoupLocal_3_8_ce1 = grp_TrotterUnit_fu_402_JcoupLocal23_ce1;
    end else begin
        JcoupLocal_3_8_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage33) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage33)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage32) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage32)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage31) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage31)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage30) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage30)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage29) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage29)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage28) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage28)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage27) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage27)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage26) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage26)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage25) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage25)))) begin
        JcoupLocal_3_9_ce0 = grp_TrotterUnit_fu_402_JcoupLocal24_ce0;
    end else begin
        JcoupLocal_3_9_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage33) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage33)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage32) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage32)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage31) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage31)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage30) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage30)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage29) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage29)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage28) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage28)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage27) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage27)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage26) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage26)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage25) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage25)))) begin
        JcoupLocal_3_9_ce1 = grp_TrotterUnit_fu_402_JcoupLocal24_ce1;
    end else begin
        JcoupLocal_3_9_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage25) & (tmp_reg_748 == 1'd1) & (1'b0 == ap_block_pp0_stage25_subdone))) begin
        ap_condition_exit_pp0_iter0_stage25 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage25 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage25) & (ap_loop_exit_ready == 1'b1) & (1'b0 == ap_block_pp0_stage25_subdone))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
        ap_enable_reg_pp0_iter0 = ap_start_int;
    end else begin
        ap_enable_reg_pp0_iter0 = ap_enable_reg_pp0_iter0_reg;
    end
end

always @ (*) begin
    if (((ap_idle_pp0 == 1'b1) & (ap_start_int == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b0)) begin
        ap_idle_pp0_1to1 = 1'b1;
    end else begin
        ap_idle_pp0_1to1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage71) & (1'b0 == ap_block_pp0_stage71_subdone))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1))) begin
        ap_sig_allocacmp_dH_0_1_load_1 = grp_TrotterUnit_fu_402_ap_return;
    end else begin
        ap_sig_allocacmp_dH_0_1_load_1 = dH_0_1_fu_328;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (1'b0 == ap_block_pp0_stage9))) begin
        ap_sig_allocacmp_dH_1_6_load_1 = grp_TrotterUnit_fu_402_ap_return;
    end else begin
        ap_sig_allocacmp_dH_1_6_load_1 = dH_1_6_fu_332;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17) & (1'b0 == ap_block_pp0_stage17))) begin
        ap_sig_allocacmp_dH_2_1_load_1 = grp_TrotterUnit_fu_402_ap_return;
    end else begin
        ap_sig_allocacmp_dH_2_1_load_1 = dH_2_1_fu_336;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage25) & (1'b0 == ap_block_pp0_stage25))) begin
        ap_sig_allocacmp_dH_3_1_load_1 = grp_TrotterUnit_fu_402_ap_return;
    end else begin
        ap_sig_allocacmp_dH_3_1_load_1 = dH_3_1_fu_340;
    end
end

always @ (*) begin
    if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_sig_allocacmp_step_2 = 13'd0;
    end else begin
        ap_sig_allocacmp_step_2 = step_fu_320;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage25) & (tmp_reg_748 == 1'd1) & (1'b0 == ap_block_pp0_stage25_11001))) begin
        dH_0_3_out_ap_vld = 1'b1;
    end else begin
        dH_0_3_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage25) & (tmp_reg_748 == 1'd1) & (1'b0 == ap_block_pp0_stage25_11001))) begin
        dH_1_3_out_ap_vld = 1'b1;
    end else begin
        dH_1_3_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage25) & (tmp_reg_748 == 1'd1) & (1'b0 == ap_block_pp0_stage25_11001))) begin
        dH_2_3_out_ap_vld = 1'b1;
    end else begin
        dH_2_3_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage25) & (tmp_reg_748 == 1'd1) & (1'b0 == ap_block_pp0_stage25_11001))) begin
        dH_3_3_out_ap_vld = 1'b1;
    end else begin
        dH_3_3_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage33) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage33)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage32) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage32)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage31) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage31)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage30) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage30)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage29) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage29)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage28) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage28)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage27) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage27)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage26) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage26)))) begin
        grp_TrotterUnit_fu_402_JcoupLocal16_q0 = JcoupLocal_3_1_q0;
    end else if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage23) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage23)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage22) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage22)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage21) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage21)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage20) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage20)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage19) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage19)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage18)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage24) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage24)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage25) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage25)))) begin
        grp_TrotterUnit_fu_402_JcoupLocal16_q0 = JcoupLocal_2_1_q0;
    end else if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage15)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage14)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage13)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage12)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage11)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage10)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage16)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage17)))) begin
        grp_TrotterUnit_fu_402_JcoupLocal16_q0 = JcoupLocal_1_1_q0;
    end else if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage7)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage6)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage5)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage4)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage3)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage2)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage8)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage9)))) begin
        grp_TrotterUnit_fu_402_JcoupLocal16_q0 = JcoupLocal_0_1_q0;
    end else begin
        grp_TrotterUnit_fu_402_JcoupLocal16_q0 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage33) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage33)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage32) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage32)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage31) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage31)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage30) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage30)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage29) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage29)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage28) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage28)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage27) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage27)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage26) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage26)))) begin
        grp_TrotterUnit_fu_402_JcoupLocal16_q1 = JcoupLocal_3_1_q1;
    end else if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage23) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage23)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage22) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage22)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage21) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage21)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage20) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage20)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage19) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage19)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage18)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage24) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage24)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage25) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage25)))) begin
        grp_TrotterUnit_fu_402_JcoupLocal16_q1 = JcoupLocal_2_1_q1;
    end else if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage15)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage14)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage13)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage12)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage11)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage10)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage16)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage17)))) begin
        grp_TrotterUnit_fu_402_JcoupLocal16_q1 = JcoupLocal_1_1_q1;
    end else if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage7)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage6)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage5)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage4)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage3)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage2)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage8)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage9)))) begin
        grp_TrotterUnit_fu_402_JcoupLocal16_q1 = JcoupLocal_0_1_q1;
    end else begin
        grp_TrotterUnit_fu_402_JcoupLocal16_q1 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage33) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage33)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage32) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage32)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage31) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage31)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage30) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage30)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage29) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage29)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage28) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage28)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage27) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage27)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage26) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage26)))) begin
        grp_TrotterUnit_fu_402_JcoupLocal17_q0 = JcoupLocal_3_2_q0;
    end else if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage23) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage23)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage22) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage22)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage21) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage21)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage20) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage20)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage19) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage19)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage18)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage24) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage24)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage25) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage25)))) begin
        grp_TrotterUnit_fu_402_JcoupLocal17_q0 = JcoupLocal_2_2_q0;
    end else if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage15)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage14)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage13)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage12)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage11)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage10)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage16)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage17)))) begin
        grp_TrotterUnit_fu_402_JcoupLocal17_q0 = JcoupLocal_1_2_q0;
    end else if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage7)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage6)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage5)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage4)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage3)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage2)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage8)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage9)))) begin
        grp_TrotterUnit_fu_402_JcoupLocal17_q0 = JcoupLocal_0_2_q0;
    end else begin
        grp_TrotterUnit_fu_402_JcoupLocal17_q0 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage33) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage33)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage32) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage32)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage31) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage31)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage30) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage30)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage29) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage29)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage28) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage28)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage27) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage27)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage26) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage26)))) begin
        grp_TrotterUnit_fu_402_JcoupLocal17_q1 = JcoupLocal_3_2_q1;
    end else if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage23) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage23)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage22) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage22)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage21) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage21)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage20) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage20)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage19) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage19)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage18)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage24) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage24)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage25) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage25)))) begin
        grp_TrotterUnit_fu_402_JcoupLocal17_q1 = JcoupLocal_2_2_q1;
    end else if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage15)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage14)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage13)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage12)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage11)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage10)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage16)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage17)))) begin
        grp_TrotterUnit_fu_402_JcoupLocal17_q1 = JcoupLocal_1_2_q1;
    end else if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage7)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage6)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage5)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage4)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage3)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage2)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage8)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage9)))) begin
        grp_TrotterUnit_fu_402_JcoupLocal17_q1 = JcoupLocal_0_2_q1;
    end else begin
        grp_TrotterUnit_fu_402_JcoupLocal17_q1 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage33) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage33)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage32) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage32)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage31) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage31)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage30) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage30)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage29) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage29)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage28) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage28)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage27) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage27)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage26) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage26)))) begin
        grp_TrotterUnit_fu_402_JcoupLocal18_q0 = JcoupLocal_3_3_q0;
    end else if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage23) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage23)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage22) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage22)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage21) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage21)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage20) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage20)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage19) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage19)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage18)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage24) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage24)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage25) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage25)))) begin
        grp_TrotterUnit_fu_402_JcoupLocal18_q0 = JcoupLocal_2_3_q0;
    end else if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage15)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage14)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage13)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage12)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage11)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage10)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage16)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage17)))) begin
        grp_TrotterUnit_fu_402_JcoupLocal18_q0 = JcoupLocal_1_3_q0;
    end else if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage7)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage6)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage5)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage4)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage3)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage2)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage8)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage9)))) begin
        grp_TrotterUnit_fu_402_JcoupLocal18_q0 = JcoupLocal_0_3_q0;
    end else begin
        grp_TrotterUnit_fu_402_JcoupLocal18_q0 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage33) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage33)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage32) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage32)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage31) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage31)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage30) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage30)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage29) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage29)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage28) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage28)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage27) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage27)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage26) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage26)))) begin
        grp_TrotterUnit_fu_402_JcoupLocal18_q1 = JcoupLocal_3_3_q1;
    end else if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage23) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage23)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage22) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage22)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage21) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage21)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage20) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage20)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage19) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage19)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage18)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage24) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage24)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage25) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage25)))) begin
        grp_TrotterUnit_fu_402_JcoupLocal18_q1 = JcoupLocal_2_3_q1;
    end else if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage15)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage14)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage13)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage12)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage11)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage10)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage16)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage17)))) begin
        grp_TrotterUnit_fu_402_JcoupLocal18_q1 = JcoupLocal_1_3_q1;
    end else if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage7)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage6)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage5)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage4)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage3)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage2)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage8)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage9)))) begin
        grp_TrotterUnit_fu_402_JcoupLocal18_q1 = JcoupLocal_0_3_q1;
    end else begin
        grp_TrotterUnit_fu_402_JcoupLocal18_q1 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage33) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage33)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage32) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage32)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage31) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage31)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage30) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage30)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage29) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage29)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage28) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage28)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage27) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage27)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage26) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage26)))) begin
        grp_TrotterUnit_fu_402_JcoupLocal19_q0 = JcoupLocal_3_4_q0;
    end else if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage23) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage23)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage22) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage22)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage21) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage21)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage20) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage20)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage19) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage19)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage18)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage24) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage24)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage25) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage25)))) begin
        grp_TrotterUnit_fu_402_JcoupLocal19_q0 = JcoupLocal_2_4_q0;
    end else if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage15)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage14)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage13)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage12)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage11)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage10)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage16)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage17)))) begin
        grp_TrotterUnit_fu_402_JcoupLocal19_q0 = JcoupLocal_1_4_q0;
    end else if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage7)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage6)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage5)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage4)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage3)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage2)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage8)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage9)))) begin
        grp_TrotterUnit_fu_402_JcoupLocal19_q0 = JcoupLocal_0_4_q0;
    end else begin
        grp_TrotterUnit_fu_402_JcoupLocal19_q0 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage33) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage33)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage32) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage32)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage31) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage31)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage30) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage30)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage29) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage29)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage28) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage28)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage27) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage27)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage26) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage26)))) begin
        grp_TrotterUnit_fu_402_JcoupLocal19_q1 = JcoupLocal_3_4_q1;
    end else if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage23) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage23)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage22) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage22)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage21) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage21)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage20) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage20)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage19) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage19)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage18)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage24) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage24)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage25) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage25)))) begin
        grp_TrotterUnit_fu_402_JcoupLocal19_q1 = JcoupLocal_2_4_q1;
    end else if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage15)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage14)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage13)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage12)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage11)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage10)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage16)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage17)))) begin
        grp_TrotterUnit_fu_402_JcoupLocal19_q1 = JcoupLocal_1_4_q1;
    end else if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage7)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage6)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage5)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage4)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage3)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage2)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage8)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage9)))) begin
        grp_TrotterUnit_fu_402_JcoupLocal19_q1 = JcoupLocal_0_4_q1;
    end else begin
        grp_TrotterUnit_fu_402_JcoupLocal19_q1 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage33) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage33)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage32) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage32)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage31) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage31)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage30) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage30)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage29) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage29)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage28) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage28)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage27) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage27)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage26) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage26)))) begin
        grp_TrotterUnit_fu_402_JcoupLocal20_q0 = JcoupLocal_3_5_q0;
    end else if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage23) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage23)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage22) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage22)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage21) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage21)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage20) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage20)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage19) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage19)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage18)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage24) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage24)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage25) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage25)))) begin
        grp_TrotterUnit_fu_402_JcoupLocal20_q0 = JcoupLocal_2_5_q0;
    end else if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage15)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage14)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage13)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage12)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage11)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage10)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage16)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage17)))) begin
        grp_TrotterUnit_fu_402_JcoupLocal20_q0 = JcoupLocal_1_5_q0;
    end else if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage7)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage6)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage5)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage4)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage3)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage2)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage8)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage9)))) begin
        grp_TrotterUnit_fu_402_JcoupLocal20_q0 = JcoupLocal_0_5_q0;
    end else begin
        grp_TrotterUnit_fu_402_JcoupLocal20_q0 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage33) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage33)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage32) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage32)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage31) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage31)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage30) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage30)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage29) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage29)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage28) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage28)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage27) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage27)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage26) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage26)))) begin
        grp_TrotterUnit_fu_402_JcoupLocal20_q1 = JcoupLocal_3_5_q1;
    end else if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage23) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage23)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage22) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage22)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage21) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage21)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage20) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage20)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage19) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage19)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage18)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage24) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage24)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage25) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage25)))) begin
        grp_TrotterUnit_fu_402_JcoupLocal20_q1 = JcoupLocal_2_5_q1;
    end else if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage15)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage14)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage13)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage12)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage11)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage10)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage16)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage17)))) begin
        grp_TrotterUnit_fu_402_JcoupLocal20_q1 = JcoupLocal_1_5_q1;
    end else if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage7)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage6)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage5)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage4)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage3)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage2)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage8)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage9)))) begin
        grp_TrotterUnit_fu_402_JcoupLocal20_q1 = JcoupLocal_0_5_q1;
    end else begin
        grp_TrotterUnit_fu_402_JcoupLocal20_q1 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage33) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage33)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage32) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage32)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage31) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage31)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage30) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage30)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage29) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage29)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage28) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage28)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage27) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage27)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage26) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage26)))) begin
        grp_TrotterUnit_fu_402_JcoupLocal21_q0 = JcoupLocal_3_6_q0;
    end else if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage23) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage23)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage22) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage22)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage21) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage21)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage20) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage20)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage19) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage19)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage18)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage24) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage24)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage25) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage25)))) begin
        grp_TrotterUnit_fu_402_JcoupLocal21_q0 = JcoupLocal_2_6_q0;
    end else if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage15)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage14)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage13)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage12)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage11)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage10)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage16)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage17)))) begin
        grp_TrotterUnit_fu_402_JcoupLocal21_q0 = JcoupLocal_1_6_q0;
    end else if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage7)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage6)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage5)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage4)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage3)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage2)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage8)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage9)))) begin
        grp_TrotterUnit_fu_402_JcoupLocal21_q0 = JcoupLocal_0_6_q0;
    end else begin
        grp_TrotterUnit_fu_402_JcoupLocal21_q0 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage33) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage33)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage32) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage32)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage31) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage31)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage30) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage30)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage29) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage29)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage28) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage28)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage27) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage27)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage26) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage26)))) begin
        grp_TrotterUnit_fu_402_JcoupLocal21_q1 = JcoupLocal_3_6_q1;
    end else if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage23) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage23)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage22) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage22)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage21) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage21)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage20) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage20)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage19) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage19)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage18)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage24) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage24)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage25) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage25)))) begin
        grp_TrotterUnit_fu_402_JcoupLocal21_q1 = JcoupLocal_2_6_q1;
    end else if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage15)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage14)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage13)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage12)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage11)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage10)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage16)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage17)))) begin
        grp_TrotterUnit_fu_402_JcoupLocal21_q1 = JcoupLocal_1_6_q1;
    end else if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage7)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage6)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage5)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage4)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage3)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage2)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage8)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage9)))) begin
        grp_TrotterUnit_fu_402_JcoupLocal21_q1 = JcoupLocal_0_6_q1;
    end else begin
        grp_TrotterUnit_fu_402_JcoupLocal21_q1 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage33) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage33)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage32) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage32)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage31) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage31)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage30) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage30)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage29) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage29)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage28) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage28)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage27) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage27)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage26) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage26)))) begin
        grp_TrotterUnit_fu_402_JcoupLocal22_q0 = JcoupLocal_3_7_q0;
    end else if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage23) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage23)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage22) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage22)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage21) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage21)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage20) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage20)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage19) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage19)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage18)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage24) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage24)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage25) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage25)))) begin
        grp_TrotterUnit_fu_402_JcoupLocal22_q0 = JcoupLocal_2_7_q0;
    end else if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage15)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage14)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage13)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage12)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage11)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage10)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage16)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage17)))) begin
        grp_TrotterUnit_fu_402_JcoupLocal22_q0 = JcoupLocal_1_7_q0;
    end else if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage7)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage6)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage5)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage4)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage3)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage2)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage8)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage9)))) begin
        grp_TrotterUnit_fu_402_JcoupLocal22_q0 = JcoupLocal_0_7_q0;
    end else begin
        grp_TrotterUnit_fu_402_JcoupLocal22_q0 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage33) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage33)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage32) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage32)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage31) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage31)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage30) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage30)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage29) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage29)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage28) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage28)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage27) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage27)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage26) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage26)))) begin
        grp_TrotterUnit_fu_402_JcoupLocal22_q1 = JcoupLocal_3_7_q1;
    end else if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage23) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage23)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage22) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage22)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage21) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage21)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage20) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage20)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage19) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage19)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage18)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage24) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage24)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage25) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage25)))) begin
        grp_TrotterUnit_fu_402_JcoupLocal22_q1 = JcoupLocal_2_7_q1;
    end else if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage15)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage14)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage13)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage12)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage11)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage10)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage16)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage17)))) begin
        grp_TrotterUnit_fu_402_JcoupLocal22_q1 = JcoupLocal_1_7_q1;
    end else if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage7)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage6)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage5)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage4)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage3)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage2)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage8)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage9)))) begin
        grp_TrotterUnit_fu_402_JcoupLocal22_q1 = JcoupLocal_0_7_q1;
    end else begin
        grp_TrotterUnit_fu_402_JcoupLocal22_q1 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage33) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage33)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage32) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage32)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage31) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage31)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage30) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage30)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage29) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage29)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage28) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage28)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage27) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage27)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage26) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage26)))) begin
        grp_TrotterUnit_fu_402_JcoupLocal23_q0 = JcoupLocal_3_8_q0;
    end else if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage23) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage23)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage22) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage22)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage21) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage21)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage20) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage20)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage19) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage19)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage18)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage24) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage24)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage25) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage25)))) begin
        grp_TrotterUnit_fu_402_JcoupLocal23_q0 = JcoupLocal_2_8_q0;
    end else if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage15)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage14)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage13)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage12)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage11)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage10)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage16)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage17)))) begin
        grp_TrotterUnit_fu_402_JcoupLocal23_q0 = JcoupLocal_1_8_q0;
    end else if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage7)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage6)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage5)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage4)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage3)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage2)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage8)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage9)))) begin
        grp_TrotterUnit_fu_402_JcoupLocal23_q0 = JcoupLocal_0_8_q0;
    end else begin
        grp_TrotterUnit_fu_402_JcoupLocal23_q0 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage33) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage33)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage32) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage32)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage31) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage31)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage30) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage30)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage29) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage29)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage28) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage28)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage27) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage27)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage26) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage26)))) begin
        grp_TrotterUnit_fu_402_JcoupLocal23_q1 = JcoupLocal_3_8_q1;
    end else if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage23) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage23)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage22) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage22)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage21) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage21)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage20) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage20)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage19) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage19)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage18)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage24) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage24)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage25) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage25)))) begin
        grp_TrotterUnit_fu_402_JcoupLocal23_q1 = JcoupLocal_2_8_q1;
    end else if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage15)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage14)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage13)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage12)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage11)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage10)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage16)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage17)))) begin
        grp_TrotterUnit_fu_402_JcoupLocal23_q1 = JcoupLocal_1_8_q1;
    end else if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage7)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage6)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage5)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage4)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage3)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage2)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage8)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage9)))) begin
        grp_TrotterUnit_fu_402_JcoupLocal23_q1 = JcoupLocal_0_8_q1;
    end else begin
        grp_TrotterUnit_fu_402_JcoupLocal23_q1 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage33) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage33)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage32) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage32)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage31) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage31)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage30) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage30)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage29) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage29)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage28) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage28)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage27) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage27)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage26) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage26)))) begin
        grp_TrotterUnit_fu_402_JcoupLocal24_q0 = JcoupLocal_3_9_q0;
    end else if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage23) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage23)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage22) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage22)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage21) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage21)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage20) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage20)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage19) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage19)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage18)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage24) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage24)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage25) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage25)))) begin
        grp_TrotterUnit_fu_402_JcoupLocal24_q0 = JcoupLocal_2_9_q0;
    end else if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage15)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage14)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage13)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage12)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage11)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage10)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage16)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage17)))) begin
        grp_TrotterUnit_fu_402_JcoupLocal24_q0 = JcoupLocal_1_9_q0;
    end else if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage7)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage6)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage5)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage4)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage3)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage2)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage8)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage9)))) begin
        grp_TrotterUnit_fu_402_JcoupLocal24_q0 = JcoupLocal_0_9_q0;
    end else begin
        grp_TrotterUnit_fu_402_JcoupLocal24_q0 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage33) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage33)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage32) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage32)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage31) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage31)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage30) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage30)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage29) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage29)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage28) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage28)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage27) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage27)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage26) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage26)))) begin
        grp_TrotterUnit_fu_402_JcoupLocal24_q1 = JcoupLocal_3_9_q1;
    end else if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage23) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage23)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage22) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage22)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage21) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage21)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage20) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage20)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage19) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage19)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage18)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage24) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage24)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage25) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage25)))) begin
        grp_TrotterUnit_fu_402_JcoupLocal24_q1 = JcoupLocal_2_9_q1;
    end else if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage15)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage14)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage13)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage12)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage11)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage10)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage16)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage17)))) begin
        grp_TrotterUnit_fu_402_JcoupLocal24_q1 = JcoupLocal_1_9_q1;
    end else if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage7)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage6)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage5)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage4)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage3)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage2)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage8)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage9)))) begin
        grp_TrotterUnit_fu_402_JcoupLocal24_q1 = JcoupLocal_0_9_q1;
    end else begin
        grp_TrotterUnit_fu_402_JcoupLocal24_q1 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage33) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage33)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage32) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage32)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage31) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage31)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage30) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage30)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage29) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage29)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage28) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage28)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage27) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage27)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage26) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage26)))) begin
        grp_TrotterUnit_fu_402_JcoupLocal25_q0 = JcoupLocal_3_10_q0;
    end else if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage23) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage23)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage22) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage22)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage21) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage21)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage20) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage20)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage19) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage19)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage18)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage24) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage24)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage25) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage25)))) begin
        grp_TrotterUnit_fu_402_JcoupLocal25_q0 = JcoupLocal_2_10_q0;
    end else if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage15)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage14)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage13)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage12)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage11)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage10)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage16)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage17)))) begin
        grp_TrotterUnit_fu_402_JcoupLocal25_q0 = JcoupLocal_1_10_q0;
    end else if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage7)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage6)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage5)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage4)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage3)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage2)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage8)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage9)))) begin
        grp_TrotterUnit_fu_402_JcoupLocal25_q0 = JcoupLocal_0_10_q0;
    end else begin
        grp_TrotterUnit_fu_402_JcoupLocal25_q0 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage33) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage33)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage32) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage32)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage31) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage31)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage30) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage30)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage29) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage29)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage28) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage28)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage27) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage27)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage26) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage26)))) begin
        grp_TrotterUnit_fu_402_JcoupLocal25_q1 = JcoupLocal_3_10_q1;
    end else if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage23) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage23)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage22) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage22)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage21) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage21)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage20) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage20)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage19) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage19)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage18)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage24) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage24)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage25) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage25)))) begin
        grp_TrotterUnit_fu_402_JcoupLocal25_q1 = JcoupLocal_2_10_q1;
    end else if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage15)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage14)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage13)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage12)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage11)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage10)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage16)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage17)))) begin
        grp_TrotterUnit_fu_402_JcoupLocal25_q1 = JcoupLocal_1_10_q1;
    end else if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage7)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage6)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage5)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage4)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage3)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage2)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage8)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage9)))) begin
        grp_TrotterUnit_fu_402_JcoupLocal25_q1 = JcoupLocal_0_10_q1;
    end else begin
        grp_TrotterUnit_fu_402_JcoupLocal25_q1 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage33) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage33)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage32) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage32)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage31) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage31)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage30) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage30)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage29) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage29)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage28) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage28)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage27) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage27)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage26) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage26)))) begin
        grp_TrotterUnit_fu_402_JcoupLocal26_q0 = JcoupLocal_3_11_q0;
    end else if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage23) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage23)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage22) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage22)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage21) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage21)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage20) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage20)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage19) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage19)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage18)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage24) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage24)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage25) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage25)))) begin
        grp_TrotterUnit_fu_402_JcoupLocal26_q0 = JcoupLocal_2_11_q0;
    end else if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage15)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage14)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage13)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage12)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage11)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage10)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage16)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage17)))) begin
        grp_TrotterUnit_fu_402_JcoupLocal26_q0 = JcoupLocal_1_11_q0;
    end else if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage7)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage6)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage5)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage4)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage3)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage2)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage8)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage9)))) begin
        grp_TrotterUnit_fu_402_JcoupLocal26_q0 = JcoupLocal_0_11_q0;
    end else begin
        grp_TrotterUnit_fu_402_JcoupLocal26_q0 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage33) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage33)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage32) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage32)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage31) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage31)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage30) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage30)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage29) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage29)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage28) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage28)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage27) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage27)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage26) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage26)))) begin
        grp_TrotterUnit_fu_402_JcoupLocal26_q1 = JcoupLocal_3_11_q1;
    end else if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage23) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage23)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage22) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage22)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage21) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage21)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage20) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage20)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage19) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage19)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage18)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage24) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage24)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage25) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage25)))) begin
        grp_TrotterUnit_fu_402_JcoupLocal26_q1 = JcoupLocal_2_11_q1;
    end else if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage15)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage14)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage13)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage12)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage11)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage10)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage16)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage17)))) begin
        grp_TrotterUnit_fu_402_JcoupLocal26_q1 = JcoupLocal_1_11_q1;
    end else if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage7)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage6)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage5)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage4)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage3)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage2)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage8)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage9)))) begin
        grp_TrotterUnit_fu_402_JcoupLocal26_q1 = JcoupLocal_0_11_q1;
    end else begin
        grp_TrotterUnit_fu_402_JcoupLocal26_q1 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage33) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage33)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage32) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage32)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage31) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage31)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage30) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage30)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage29) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage29)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage28) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage28)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage27) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage27)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage26) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage26)))) begin
        grp_TrotterUnit_fu_402_JcoupLocal27_q0 = JcoupLocal_3_12_q0;
    end else if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage23) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage23)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage22) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage22)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage21) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage21)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage20) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage20)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage19) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage19)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage18)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage24) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage24)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage25) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage25)))) begin
        grp_TrotterUnit_fu_402_JcoupLocal27_q0 = JcoupLocal_2_12_q0;
    end else if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage15)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage14)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage13)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage12)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage11)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage10)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage16)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage17)))) begin
        grp_TrotterUnit_fu_402_JcoupLocal27_q0 = JcoupLocal_1_12_q0;
    end else if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage7)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage6)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage5)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage4)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage3)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage2)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage8)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage9)))) begin
        grp_TrotterUnit_fu_402_JcoupLocal27_q0 = JcoupLocal_0_12_q0;
    end else begin
        grp_TrotterUnit_fu_402_JcoupLocal27_q0 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage33) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage33)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage32) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage32)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage31) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage31)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage30) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage30)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage29) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage29)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage28) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage28)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage27) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage27)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage26) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage26)))) begin
        grp_TrotterUnit_fu_402_JcoupLocal27_q1 = JcoupLocal_3_12_q1;
    end else if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage23) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage23)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage22) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage22)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage21) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage21)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage20) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage20)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage19) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage19)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage18)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage24) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage24)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage25) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage25)))) begin
        grp_TrotterUnit_fu_402_JcoupLocal27_q1 = JcoupLocal_2_12_q1;
    end else if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage15)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage14)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage13)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage12)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage11)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage10)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage16)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage17)))) begin
        grp_TrotterUnit_fu_402_JcoupLocal27_q1 = JcoupLocal_1_12_q1;
    end else if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage7)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage6)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage5)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage4)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage3)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage2)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage8)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage9)))) begin
        grp_TrotterUnit_fu_402_JcoupLocal27_q1 = JcoupLocal_0_12_q1;
    end else begin
        grp_TrotterUnit_fu_402_JcoupLocal27_q1 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage33) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage33)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage32) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage32)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage31) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage31)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage30) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage30)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage29) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage29)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage28) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage28)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage27) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage27)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage26) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage26)))) begin
        grp_TrotterUnit_fu_402_JcoupLocal28_q0 = JcoupLocal_3_13_q0;
    end else if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage23) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage23)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage22) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage22)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage21) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage21)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage20) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage20)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage19) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage19)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage18)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage24) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage24)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage25) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage25)))) begin
        grp_TrotterUnit_fu_402_JcoupLocal28_q0 = JcoupLocal_2_13_q0;
    end else if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage15)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage14)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage13)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage12)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage11)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage10)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage16)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage17)))) begin
        grp_TrotterUnit_fu_402_JcoupLocal28_q0 = JcoupLocal_1_13_q0;
    end else if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage7)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage6)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage5)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage4)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage3)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage2)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage8)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage9)))) begin
        grp_TrotterUnit_fu_402_JcoupLocal28_q0 = JcoupLocal_0_13_q0;
    end else begin
        grp_TrotterUnit_fu_402_JcoupLocal28_q0 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage33) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage33)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage32) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage32)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage31) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage31)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage30) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage30)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage29) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage29)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage28) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage28)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage27) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage27)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage26) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage26)))) begin
        grp_TrotterUnit_fu_402_JcoupLocal28_q1 = JcoupLocal_3_13_q1;
    end else if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage23) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage23)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage22) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage22)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage21) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage21)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage20) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage20)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage19) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage19)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage18)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage24) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage24)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage25) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage25)))) begin
        grp_TrotterUnit_fu_402_JcoupLocal28_q1 = JcoupLocal_2_13_q1;
    end else if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage15)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage14)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage13)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage12)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage11)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage10)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage16)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage17)))) begin
        grp_TrotterUnit_fu_402_JcoupLocal28_q1 = JcoupLocal_1_13_q1;
    end else if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage7)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage6)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage5)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage4)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage3)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage2)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage8)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage9)))) begin
        grp_TrotterUnit_fu_402_JcoupLocal28_q1 = JcoupLocal_0_13_q1;
    end else begin
        grp_TrotterUnit_fu_402_JcoupLocal28_q1 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage33) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage33)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage32) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage32)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage31) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage31)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage30) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage30)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage29) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage29)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage28) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage28)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage27) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage27)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage26) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage26)))) begin
        grp_TrotterUnit_fu_402_JcoupLocal29_q0 = JcoupLocal_3_14_q0;
    end else if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage23) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage23)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage22) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage22)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage21) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage21)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage20) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage20)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage19) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage19)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage18)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage24) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage24)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage25) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage25)))) begin
        grp_TrotterUnit_fu_402_JcoupLocal29_q0 = JcoupLocal_2_14_q0;
    end else if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage15)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage14)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage13)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage12)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage11)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage10)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage16)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage17)))) begin
        grp_TrotterUnit_fu_402_JcoupLocal29_q0 = JcoupLocal_1_14_q0;
    end else if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage7)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage6)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage5)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage4)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage3)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage2)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage8)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage9)))) begin
        grp_TrotterUnit_fu_402_JcoupLocal29_q0 = JcoupLocal_0_14_q0;
    end else begin
        grp_TrotterUnit_fu_402_JcoupLocal29_q0 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage33) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage33)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage32) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage32)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage31) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage31)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage30) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage30)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage29) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage29)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage28) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage28)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage27) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage27)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage26) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage26)))) begin
        grp_TrotterUnit_fu_402_JcoupLocal29_q1 = JcoupLocal_3_14_q1;
    end else if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage23) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage23)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage22) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage22)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage21) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage21)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage20) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage20)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage19) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage19)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage18)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage24) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage24)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage25) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage25)))) begin
        grp_TrotterUnit_fu_402_JcoupLocal29_q1 = JcoupLocal_2_14_q1;
    end else if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage15)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage14)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage13)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage12)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage11)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage10)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage16)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage17)))) begin
        grp_TrotterUnit_fu_402_JcoupLocal29_q1 = JcoupLocal_1_14_q1;
    end else if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage7)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage6)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage5)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage4)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage3)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage2)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage8)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage9)))) begin
        grp_TrotterUnit_fu_402_JcoupLocal29_q1 = JcoupLocal_0_14_q1;
    end else begin
        grp_TrotterUnit_fu_402_JcoupLocal29_q1 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage33) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage33)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage32) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage32)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage31) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage31)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage30) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage30)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage29) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage29)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage28) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage28)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage27) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage27)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage26) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage26)))) begin
        grp_TrotterUnit_fu_402_JcoupLocal30_q0 = JcoupLocal_3_15_q0;
    end else if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage23) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage23)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage22) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage22)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage21) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage21)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage20) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage20)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage19) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage19)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage18)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage24) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage24)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage25) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage25)))) begin
        grp_TrotterUnit_fu_402_JcoupLocal30_q0 = JcoupLocal_2_15_q0;
    end else if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage15)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage14)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage13)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage12)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage11)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage10)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage16)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage17)))) begin
        grp_TrotterUnit_fu_402_JcoupLocal30_q0 = JcoupLocal_1_15_q0;
    end else if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage7)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage6)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage5)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage4)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage3)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage2)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage8)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage9)))) begin
        grp_TrotterUnit_fu_402_JcoupLocal30_q0 = JcoupLocal_0_15_q0;
    end else begin
        grp_TrotterUnit_fu_402_JcoupLocal30_q0 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage33) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage33)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage32) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage32)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage31) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage31)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage30) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage30)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage29) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage29)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage28) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage28)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage27) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage27)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage26) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage26)))) begin
        grp_TrotterUnit_fu_402_JcoupLocal30_q1 = JcoupLocal_3_15_q1;
    end else if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage23) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage23)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage22) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage22)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage21) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage21)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage20) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage20)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage19) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage19)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage18)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage24) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage24)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage25) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage25)))) begin
        grp_TrotterUnit_fu_402_JcoupLocal30_q1 = JcoupLocal_2_15_q1;
    end else if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage15)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage14)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage13)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage12)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage11)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage10)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage16)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage17)))) begin
        grp_TrotterUnit_fu_402_JcoupLocal30_q1 = JcoupLocal_1_15_q1;
    end else if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage7)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage6)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage5)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage4)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage3)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage2)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage8)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage9)))) begin
        grp_TrotterUnit_fu_402_JcoupLocal30_q1 = JcoupLocal_0_15_q1;
    end else begin
        grp_TrotterUnit_fu_402_JcoupLocal30_q1 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage33) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage33)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage32) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage32)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage31) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage31)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage30) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage30)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage29) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage29)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage28) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage28)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage27) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage27)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage26) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage26)))) begin
        grp_TrotterUnit_fu_402_JcoupLocal_q0 = JcoupLocal_3_0_q0;
    end else if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage23) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage23)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage22) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage22)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage21) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage21)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage20) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage20)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage19) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage19)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage18)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage24) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage24)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage25) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage25)))) begin
        grp_TrotterUnit_fu_402_JcoupLocal_q0 = JcoupLocal_2_0_q0;
    end else if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage15)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage14)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage13)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage12)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage11)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage10)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage16)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage17)))) begin
        grp_TrotterUnit_fu_402_JcoupLocal_q0 = JcoupLocal_1_0_q0;
    end else if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage7)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage6)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage5)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage4)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage3)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage2)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage8)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage9)))) begin
        grp_TrotterUnit_fu_402_JcoupLocal_q0 = JcoupLocal_0_0_q0;
    end else begin
        grp_TrotterUnit_fu_402_JcoupLocal_q0 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage33) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage33)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage32) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage32)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage31) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage31)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage30) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage30)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage29) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage29)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage28) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage28)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage27) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage27)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage26) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage26)))) begin
        grp_TrotterUnit_fu_402_JcoupLocal_q1 = JcoupLocal_3_0_q1;
    end else if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage23) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage23)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage22) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage22)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage21) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage21)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage20) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage20)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage19) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage19)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage18)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage24) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage24)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage25) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage25)))) begin
        grp_TrotterUnit_fu_402_JcoupLocal_q1 = JcoupLocal_2_0_q1;
    end else if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage15)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage14)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage13)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage12)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage11)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage10)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage16)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage17)))) begin
        grp_TrotterUnit_fu_402_JcoupLocal_q1 = JcoupLocal_1_0_q1;
    end else if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage7)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage6)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage5)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage4)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage3)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage2)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage8)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage9)))) begin
        grp_TrotterUnit_fu_402_JcoupLocal_q1 = JcoupLocal_0_0_q1;
    end else begin
        grp_TrotterUnit_fu_402_JcoupLocal_q1 = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (tmp_reg_748 == 1'd0))) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage25) & (1'b0 == ap_block_pp0_stage25))) begin
            grp_TrotterUnit_fu_402_dH_read = ap_sig_allocacmp_dH_3_1_load_1;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage17) & (1'b0 == ap_block_pp0_stage17))) begin
            grp_TrotterUnit_fu_402_dH_read = ap_sig_allocacmp_dH_2_1_load_1;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage9) & (1'b0 == ap_block_pp0_stage9))) begin
            grp_TrotterUnit_fu_402_dH_read = ap_sig_allocacmp_dH_1_6_load_1;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1))) begin
            grp_TrotterUnit_fu_402_dH_read = ap_sig_allocacmp_dH_0_1_load_1;
        end else begin
            grp_TrotterUnit_fu_402_dH_read = 'bx;
        end
    end else begin
        grp_TrotterUnit_fu_402_dH_read = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage17)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage9)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage25) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage25)))) begin
        grp_TrotterUnit_fu_402_packOfst = trunc_ln243_reg_757;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage1))) begin
        grp_TrotterUnit_fu_402_packOfst = trunc_ln243_fu_633_p1;
    end else begin
        grp_TrotterUnit_fu_402_packOfst = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (tmp_reg_748 == 1'd0))) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage25) & (1'b0 == ap_block_pp0_stage25))) begin
            grp_TrotterUnit_fu_402_t_offset = 2'd3;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage17) & (1'b0 == ap_block_pp0_stage17))) begin
            grp_TrotterUnit_fu_402_t_offset = 2'd2;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage9) & (1'b0 == ap_block_pp0_stage9))) begin
            grp_TrotterUnit_fu_402_t_offset = 2'd1;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1))) begin
            grp_TrotterUnit_fu_402_t_offset = 2'd0;
        end else begin
            grp_TrotterUnit_fu_402_t_offset = 'bx;
        end
    end else begin
        grp_TrotterUnit_fu_402_t_offset = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage33) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage33)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage32) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage32)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage31) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage31)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage30) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage30)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage29) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage29)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage28) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage28)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage27) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage27)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage26) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage26)))) begin
        grp_TrotterUnit_fu_402_trotters10_q0 = trottersLocal_V_3_10_q0;
    end else if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage23) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage23)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage22) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage22)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage21) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage21)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage20) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage20)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage19) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage19)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage18)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage24) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage24)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage25) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage25)))) begin
        grp_TrotterUnit_fu_402_trotters10_q0 = trottersLocal_V_2_10_q0;
    end else if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage15)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage14)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage13)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage12)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage11)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage10)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage16)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage17)))) begin
        grp_TrotterUnit_fu_402_trotters10_q0 = trottersLocal_V_1_10_q0;
    end else if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage7)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage6)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage5)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage4)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage3)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage2)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage8)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage9)))) begin
        grp_TrotterUnit_fu_402_trotters10_q0 = trottersLocal_V_0_10_q0;
    end else begin
        grp_TrotterUnit_fu_402_trotters10_q0 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage33) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage33)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage32) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage32)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage31) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage31)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage30) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage30)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage29) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage29)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage28) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage28)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage27) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage27)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage26) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage26)))) begin
        grp_TrotterUnit_fu_402_trotters10_q1 = trottersLocal_V_3_10_q1;
    end else if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage23) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage23)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage22) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage22)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage21) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage21)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage20) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage20)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage19) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage19)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage18)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage24) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage24)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage25) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage25)))) begin
        grp_TrotterUnit_fu_402_trotters10_q1 = trottersLocal_V_2_10_q1;
    end else if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage15)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage14)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage13)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage12)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage11)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage10)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage16)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage17)))) begin
        grp_TrotterUnit_fu_402_trotters10_q1 = trottersLocal_V_1_10_q1;
    end else if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage7)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage6)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage5)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage4)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage3)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage2)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage8)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage9)))) begin
        grp_TrotterUnit_fu_402_trotters10_q1 = trottersLocal_V_0_10_q1;
    end else begin
        grp_TrotterUnit_fu_402_trotters10_q1 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage33) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage33)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage32) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage32)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage31) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage31)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage30) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage30)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage29) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage29)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage28) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage28)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage27) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage27)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage26) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage26)))) begin
        grp_TrotterUnit_fu_402_trotters11_q0 = trottersLocal_V_3_11_q0;
    end else if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage23) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage23)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage22) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage22)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage21) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage21)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage20) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage20)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage19) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage19)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage18)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage24) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage24)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage25) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage25)))) begin
        grp_TrotterUnit_fu_402_trotters11_q0 = trottersLocal_V_2_11_q0;
    end else if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage15)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage14)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage13)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage12)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage11)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage10)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage16)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage17)))) begin
        grp_TrotterUnit_fu_402_trotters11_q0 = trottersLocal_V_1_11_q0;
    end else if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage7)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage6)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage5)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage4)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage3)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage2)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage8)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage9)))) begin
        grp_TrotterUnit_fu_402_trotters11_q0 = trottersLocal_V_0_11_q0;
    end else begin
        grp_TrotterUnit_fu_402_trotters11_q0 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage33) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage33)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage32) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage32)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage31) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage31)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage30) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage30)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage29) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage29)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage28) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage28)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage27) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage27)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage26) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage26)))) begin
        grp_TrotterUnit_fu_402_trotters11_q1 = trottersLocal_V_3_11_q1;
    end else if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage23) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage23)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage22) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage22)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage21) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage21)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage20) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage20)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage19) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage19)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage18)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage24) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage24)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage25) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage25)))) begin
        grp_TrotterUnit_fu_402_trotters11_q1 = trottersLocal_V_2_11_q1;
    end else if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage15)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage14)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage13)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage12)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage11)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage10)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage16)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage17)))) begin
        grp_TrotterUnit_fu_402_trotters11_q1 = trottersLocal_V_1_11_q1;
    end else if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage7)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage6)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage5)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage4)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage3)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage2)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage8)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage9)))) begin
        grp_TrotterUnit_fu_402_trotters11_q1 = trottersLocal_V_0_11_q1;
    end else begin
        grp_TrotterUnit_fu_402_trotters11_q1 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage33) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage33)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage32) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage32)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage31) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage31)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage30) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage30)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage29) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage29)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage28) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage28)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage27) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage27)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage26) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage26)))) begin
        grp_TrotterUnit_fu_402_trotters12_q0 = trottersLocal_V_3_12_q0;
    end else if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage23) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage23)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage22) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage22)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage21) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage21)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage20) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage20)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage19) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage19)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage18)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage24) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage24)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage25) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage25)))) begin
        grp_TrotterUnit_fu_402_trotters12_q0 = trottersLocal_V_2_12_q0;
    end else if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage15)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage14)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage13)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage12)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage11)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage10)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage16)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage17)))) begin
        grp_TrotterUnit_fu_402_trotters12_q0 = trottersLocal_V_1_12_q0;
    end else if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage7)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage6)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage5)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage4)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage3)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage2)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage8)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage9)))) begin
        grp_TrotterUnit_fu_402_trotters12_q0 = trottersLocal_V_0_12_q0;
    end else begin
        grp_TrotterUnit_fu_402_trotters12_q0 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage33) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage33)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage32) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage32)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage31) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage31)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage30) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage30)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage29) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage29)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage28) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage28)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage27) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage27)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage26) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage26)))) begin
        grp_TrotterUnit_fu_402_trotters12_q1 = trottersLocal_V_3_12_q1;
    end else if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage23) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage23)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage22) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage22)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage21) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage21)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage20) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage20)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage19) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage19)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage18)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage24) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage24)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage25) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage25)))) begin
        grp_TrotterUnit_fu_402_trotters12_q1 = trottersLocal_V_2_12_q1;
    end else if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage15)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage14)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage13)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage12)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage11)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage10)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage16)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage17)))) begin
        grp_TrotterUnit_fu_402_trotters12_q1 = trottersLocal_V_1_12_q1;
    end else if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage7)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage6)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage5)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage4)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage3)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage2)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage8)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage9)))) begin
        grp_TrotterUnit_fu_402_trotters12_q1 = trottersLocal_V_0_12_q1;
    end else begin
        grp_TrotterUnit_fu_402_trotters12_q1 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage33) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage33)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage32) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage32)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage31) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage31)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage30) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage30)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage29) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage29)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage28) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage28)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage27) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage27)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage26) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage26)))) begin
        grp_TrotterUnit_fu_402_trotters13_q0 = trottersLocal_V_3_13_q0;
    end else if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage23) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage23)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage22) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage22)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage21) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage21)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage20) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage20)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage19) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage19)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage18)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage24) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage24)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage25) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage25)))) begin
        grp_TrotterUnit_fu_402_trotters13_q0 = trottersLocal_V_2_13_q0;
    end else if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage15)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage14)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage13)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage12)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage11)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage10)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage16)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage17)))) begin
        grp_TrotterUnit_fu_402_trotters13_q0 = trottersLocal_V_1_13_q0;
    end else if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage7)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage6)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage5)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage4)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage3)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage2)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage8)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage9)))) begin
        grp_TrotterUnit_fu_402_trotters13_q0 = trottersLocal_V_0_13_q0;
    end else begin
        grp_TrotterUnit_fu_402_trotters13_q0 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage33) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage33)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage32) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage32)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage31) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage31)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage30) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage30)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage29) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage29)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage28) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage28)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage27) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage27)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage26) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage26)))) begin
        grp_TrotterUnit_fu_402_trotters13_q1 = trottersLocal_V_3_13_q1;
    end else if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage23) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage23)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage22) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage22)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage21) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage21)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage20) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage20)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage19) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage19)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage18)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage24) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage24)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage25) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage25)))) begin
        grp_TrotterUnit_fu_402_trotters13_q1 = trottersLocal_V_2_13_q1;
    end else if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage15)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage14)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage13)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage12)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage11)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage10)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage16)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage17)))) begin
        grp_TrotterUnit_fu_402_trotters13_q1 = trottersLocal_V_1_13_q1;
    end else if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage7)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage6)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage5)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage4)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage3)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage2)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage8)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage9)))) begin
        grp_TrotterUnit_fu_402_trotters13_q1 = trottersLocal_V_0_13_q1;
    end else begin
        grp_TrotterUnit_fu_402_trotters13_q1 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage33) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage33)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage32) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage32)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage31) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage31)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage30) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage30)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage29) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage29)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage28) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage28)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage27) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage27)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage26) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage26)))) begin
        grp_TrotterUnit_fu_402_trotters14_q0 = trottersLocal_V_3_14_q0;
    end else if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage23) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage23)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage22) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage22)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage21) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage21)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage20) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage20)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage19) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage19)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage18)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage24) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage24)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage25) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage25)))) begin
        grp_TrotterUnit_fu_402_trotters14_q0 = trottersLocal_V_2_14_q0;
    end else if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage15)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage14)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage13)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage12)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage11)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage10)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage16)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage17)))) begin
        grp_TrotterUnit_fu_402_trotters14_q0 = trottersLocal_V_1_14_q0;
    end else if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage7)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage6)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage5)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage4)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage3)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage2)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage8)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage9)))) begin
        grp_TrotterUnit_fu_402_trotters14_q0 = trottersLocal_V_0_14_q0;
    end else begin
        grp_TrotterUnit_fu_402_trotters14_q0 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage33) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage33)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage32) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage32)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage31) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage31)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage30) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage30)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage29) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage29)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage28) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage28)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage27) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage27)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage26) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage26)))) begin
        grp_TrotterUnit_fu_402_trotters14_q1 = trottersLocal_V_3_14_q1;
    end else if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage23) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage23)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage22) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage22)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage21) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage21)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage20) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage20)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage19) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage19)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage18)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage24) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage24)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage25) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage25)))) begin
        grp_TrotterUnit_fu_402_trotters14_q1 = trottersLocal_V_2_14_q1;
    end else if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage15)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage14)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage13)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage12)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage11)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage10)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage16)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage17)))) begin
        grp_TrotterUnit_fu_402_trotters14_q1 = trottersLocal_V_1_14_q1;
    end else if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage7)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage6)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage5)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage4)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage3)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage2)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage8)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage9)))) begin
        grp_TrotterUnit_fu_402_trotters14_q1 = trottersLocal_V_0_14_q1;
    end else begin
        grp_TrotterUnit_fu_402_trotters14_q1 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage33) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage33)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage32) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage32)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage31) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage31)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage30) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage30)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage29) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage29)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage28) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage28)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage27) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage27)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage26) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage26)))) begin
        grp_TrotterUnit_fu_402_trotters15_q0 = trottersLocal_V_3_15_q0;
    end else if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage23) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage23)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage22) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage22)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage21) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage21)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage20) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage20)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage19) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage19)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage18)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage24) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage24)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage25) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage25)))) begin
        grp_TrotterUnit_fu_402_trotters15_q0 = trottersLocal_V_2_15_q0;
    end else if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage15)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage14)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage13)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage12)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage11)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage10)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage16)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage17)))) begin
        grp_TrotterUnit_fu_402_trotters15_q0 = trottersLocal_V_1_15_q0;
    end else if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage7)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage6)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage5)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage4)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage3)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage2)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage8)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage9)))) begin
        grp_TrotterUnit_fu_402_trotters15_q0 = trottersLocal_V_0_15_q0;
    end else begin
        grp_TrotterUnit_fu_402_trotters15_q0 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage33) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage33)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage32) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage32)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage31) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage31)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage30) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage30)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage29) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage29)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage28) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage28)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage27) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage27)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage26) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage26)))) begin
        grp_TrotterUnit_fu_402_trotters15_q1 = trottersLocal_V_3_15_q1;
    end else if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage23) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage23)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage22) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage22)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage21) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage21)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage20) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage20)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage19) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage19)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage18)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage24) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage24)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage25) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage25)))) begin
        grp_TrotterUnit_fu_402_trotters15_q1 = trottersLocal_V_2_15_q1;
    end else if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage15)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage14)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage13)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage12)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage11)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage10)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage16)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage17)))) begin
        grp_TrotterUnit_fu_402_trotters15_q1 = trottersLocal_V_1_15_q1;
    end else if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage7)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage6)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage5)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage4)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage3)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage2)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage8)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage9)))) begin
        grp_TrotterUnit_fu_402_trotters15_q1 = trottersLocal_V_0_15_q1;
    end else begin
        grp_TrotterUnit_fu_402_trotters15_q1 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage33) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage33)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage32) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage32)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage31) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage31)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage30) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage30)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage29) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage29)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage28) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage28)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage27) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage27)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage26) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage26)))) begin
        grp_TrotterUnit_fu_402_trotters1_q0 = trottersLocal_V_3_1_q0;
    end else if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage23) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage23)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage22) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage22)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage21) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage21)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage20) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage20)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage19) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage19)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage18)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage24) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage24)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage25) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage25)))) begin
        grp_TrotterUnit_fu_402_trotters1_q0 = trottersLocal_V_2_1_q0;
    end else if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage15)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage14)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage13)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage12)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage11)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage10)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage16)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage17)))) begin
        grp_TrotterUnit_fu_402_trotters1_q0 = trottersLocal_V_1_1_q0;
    end else if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage7)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage6)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage5)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage4)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage3)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage2)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage8)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage9)))) begin
        grp_TrotterUnit_fu_402_trotters1_q0 = trottersLocal_V_0_1_q0;
    end else begin
        grp_TrotterUnit_fu_402_trotters1_q0 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage33) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage33)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage32) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage32)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage31) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage31)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage30) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage30)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage29) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage29)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage28) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage28)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage27) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage27)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage26) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage26)))) begin
        grp_TrotterUnit_fu_402_trotters1_q1 = trottersLocal_V_3_1_q1;
    end else if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage23) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage23)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage22) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage22)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage21) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage21)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage20) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage20)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage19) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage19)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage18)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage24) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage24)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage25) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage25)))) begin
        grp_TrotterUnit_fu_402_trotters1_q1 = trottersLocal_V_2_1_q1;
    end else if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage15)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage14)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage13)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage12)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage11)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage10)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage16)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage17)))) begin
        grp_TrotterUnit_fu_402_trotters1_q1 = trottersLocal_V_1_1_q1;
    end else if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage7)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage6)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage5)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage4)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage3)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage2)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage8)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage9)))) begin
        grp_TrotterUnit_fu_402_trotters1_q1 = trottersLocal_V_0_1_q1;
    end else begin
        grp_TrotterUnit_fu_402_trotters1_q1 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage33) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage33)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage32) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage32)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage31) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage31)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage30) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage30)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage29) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage29)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage28) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage28)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage27) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage27)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage26) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage26)))) begin
        grp_TrotterUnit_fu_402_trotters2_q0 = trottersLocal_V_3_2_q0;
    end else if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage23) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage23)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage22) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage22)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage21) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage21)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage20) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage20)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage19) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage19)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage18)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage24) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage24)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage25) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage25)))) begin
        grp_TrotterUnit_fu_402_trotters2_q0 = trottersLocal_V_2_2_q0;
    end else if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage15)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage14)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage13)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage12)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage11)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage10)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage16)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage17)))) begin
        grp_TrotterUnit_fu_402_trotters2_q0 = trottersLocal_V_1_2_q0;
    end else if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage7)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage6)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage5)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage4)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage3)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage2)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage8)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage9)))) begin
        grp_TrotterUnit_fu_402_trotters2_q0 = trottersLocal_V_0_2_q0;
    end else begin
        grp_TrotterUnit_fu_402_trotters2_q0 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage33) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage33)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage32) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage32)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage31) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage31)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage30) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage30)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage29) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage29)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage28) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage28)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage27) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage27)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage26) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage26)))) begin
        grp_TrotterUnit_fu_402_trotters2_q1 = trottersLocal_V_3_2_q1;
    end else if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage23) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage23)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage22) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage22)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage21) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage21)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage20) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage20)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage19) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage19)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage18)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage24) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage24)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage25) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage25)))) begin
        grp_TrotterUnit_fu_402_trotters2_q1 = trottersLocal_V_2_2_q1;
    end else if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage15)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage14)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage13)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage12)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage11)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage10)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage16)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage17)))) begin
        grp_TrotterUnit_fu_402_trotters2_q1 = trottersLocal_V_1_2_q1;
    end else if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage7)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage6)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage5)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage4)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage3)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage2)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage8)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage9)))) begin
        grp_TrotterUnit_fu_402_trotters2_q1 = trottersLocal_V_0_2_q1;
    end else begin
        grp_TrotterUnit_fu_402_trotters2_q1 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage33) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage33)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage32) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage32)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage31) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage31)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage30) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage30)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage29) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage29)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage28) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage28)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage27) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage27)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage26) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage26)))) begin
        grp_TrotterUnit_fu_402_trotters3_q0 = trottersLocal_V_3_3_q0;
    end else if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage23) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage23)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage22) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage22)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage21) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage21)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage20) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage20)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage19) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage19)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage18)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage24) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage24)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage25) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage25)))) begin
        grp_TrotterUnit_fu_402_trotters3_q0 = trottersLocal_V_2_3_q0;
    end else if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage15)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage14)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage13)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage12)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage11)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage10)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage16)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage17)))) begin
        grp_TrotterUnit_fu_402_trotters3_q0 = trottersLocal_V_1_3_q0;
    end else if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage7)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage6)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage5)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage4)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage3)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage2)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage8)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage9)))) begin
        grp_TrotterUnit_fu_402_trotters3_q0 = trottersLocal_V_0_3_q0;
    end else begin
        grp_TrotterUnit_fu_402_trotters3_q0 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage33) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage33)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage32) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage32)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage31) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage31)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage30) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage30)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage29) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage29)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage28) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage28)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage27) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage27)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage26) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage26)))) begin
        grp_TrotterUnit_fu_402_trotters3_q1 = trottersLocal_V_3_3_q1;
    end else if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage23) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage23)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage22) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage22)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage21) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage21)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage20) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage20)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage19) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage19)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage18)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage24) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage24)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage25) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage25)))) begin
        grp_TrotterUnit_fu_402_trotters3_q1 = trottersLocal_V_2_3_q1;
    end else if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage15)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage14)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage13)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage12)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage11)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage10)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage16)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage17)))) begin
        grp_TrotterUnit_fu_402_trotters3_q1 = trottersLocal_V_1_3_q1;
    end else if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage7)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage6)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage5)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage4)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage3)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage2)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage8)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage9)))) begin
        grp_TrotterUnit_fu_402_trotters3_q1 = trottersLocal_V_0_3_q1;
    end else begin
        grp_TrotterUnit_fu_402_trotters3_q1 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage33) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage33)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage32) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage32)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage31) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage31)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage30) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage30)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage29) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage29)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage28) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage28)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage27) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage27)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage26) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage26)))) begin
        grp_TrotterUnit_fu_402_trotters4_q0 = trottersLocal_V_3_4_q0;
    end else if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage23) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage23)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage22) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage22)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage21) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage21)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage20) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage20)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage19) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage19)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage18)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage24) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage24)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage25) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage25)))) begin
        grp_TrotterUnit_fu_402_trotters4_q0 = trottersLocal_V_2_4_q0;
    end else if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage15)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage14)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage13)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage12)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage11)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage10)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage16)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage17)))) begin
        grp_TrotterUnit_fu_402_trotters4_q0 = trottersLocal_V_1_4_q0;
    end else if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage7)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage6)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage5)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage4)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage3)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage2)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage8)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage9)))) begin
        grp_TrotterUnit_fu_402_trotters4_q0 = trottersLocal_V_0_4_q0;
    end else begin
        grp_TrotterUnit_fu_402_trotters4_q0 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage33) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage33)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage32) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage32)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage31) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage31)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage30) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage30)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage29) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage29)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage28) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage28)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage27) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage27)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage26) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage26)))) begin
        grp_TrotterUnit_fu_402_trotters4_q1 = trottersLocal_V_3_4_q1;
    end else if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage23) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage23)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage22) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage22)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage21) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage21)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage20) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage20)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage19) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage19)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage18)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage24) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage24)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage25) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage25)))) begin
        grp_TrotterUnit_fu_402_trotters4_q1 = trottersLocal_V_2_4_q1;
    end else if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage15)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage14)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage13)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage12)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage11)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage10)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage16)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage17)))) begin
        grp_TrotterUnit_fu_402_trotters4_q1 = trottersLocal_V_1_4_q1;
    end else if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage7)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage6)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage5)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage4)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage3)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage2)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage8)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage9)))) begin
        grp_TrotterUnit_fu_402_trotters4_q1 = trottersLocal_V_0_4_q1;
    end else begin
        grp_TrotterUnit_fu_402_trotters4_q1 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage33) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage33)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage32) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage32)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage31) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage31)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage30) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage30)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage29) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage29)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage28) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage28)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage27) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage27)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage26) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage26)))) begin
        grp_TrotterUnit_fu_402_trotters5_q0 = trottersLocal_V_3_5_q0;
    end else if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage23) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage23)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage22) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage22)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage21) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage21)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage20) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage20)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage19) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage19)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage18)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage24) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage24)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage25) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage25)))) begin
        grp_TrotterUnit_fu_402_trotters5_q0 = trottersLocal_V_2_5_q0;
    end else if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage15)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage14)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage13)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage12)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage11)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage10)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage16)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage17)))) begin
        grp_TrotterUnit_fu_402_trotters5_q0 = trottersLocal_V_1_5_q0;
    end else if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage7)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage6)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage5)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage4)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage3)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage2)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage8)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage9)))) begin
        grp_TrotterUnit_fu_402_trotters5_q0 = trottersLocal_V_0_5_q0;
    end else begin
        grp_TrotterUnit_fu_402_trotters5_q0 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage33) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage33)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage32) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage32)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage31) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage31)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage30) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage30)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage29) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage29)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage28) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage28)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage27) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage27)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage26) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage26)))) begin
        grp_TrotterUnit_fu_402_trotters5_q1 = trottersLocal_V_3_5_q1;
    end else if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage23) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage23)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage22) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage22)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage21) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage21)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage20) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage20)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage19) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage19)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage18)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage24) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage24)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage25) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage25)))) begin
        grp_TrotterUnit_fu_402_trotters5_q1 = trottersLocal_V_2_5_q1;
    end else if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage15)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage14)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage13)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage12)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage11)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage10)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage16)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage17)))) begin
        grp_TrotterUnit_fu_402_trotters5_q1 = trottersLocal_V_1_5_q1;
    end else if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage7)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage6)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage5)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage4)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage3)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage2)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage8)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage9)))) begin
        grp_TrotterUnit_fu_402_trotters5_q1 = trottersLocal_V_0_5_q1;
    end else begin
        grp_TrotterUnit_fu_402_trotters5_q1 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage33) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage33)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage32) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage32)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage31) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage31)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage30) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage30)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage29) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage29)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage28) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage28)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage27) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage27)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage26) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage26)))) begin
        grp_TrotterUnit_fu_402_trotters6_q0 = trottersLocal_V_3_6_q0;
    end else if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage23) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage23)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage22) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage22)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage21) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage21)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage20) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage20)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage19) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage19)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage18)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage24) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage24)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage25) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage25)))) begin
        grp_TrotterUnit_fu_402_trotters6_q0 = trottersLocal_V_2_6_q0;
    end else if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage15)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage14)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage13)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage12)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage11)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage10)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage16)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage17)))) begin
        grp_TrotterUnit_fu_402_trotters6_q0 = trottersLocal_V_1_6_q0;
    end else if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage7)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage6)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage5)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage4)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage3)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage2)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage8)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage9)))) begin
        grp_TrotterUnit_fu_402_trotters6_q0 = trottersLocal_V_0_6_q0;
    end else begin
        grp_TrotterUnit_fu_402_trotters6_q0 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage33) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage33)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage32) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage32)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage31) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage31)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage30) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage30)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage29) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage29)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage28) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage28)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage27) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage27)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage26) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage26)))) begin
        grp_TrotterUnit_fu_402_trotters6_q1 = trottersLocal_V_3_6_q1;
    end else if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage23) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage23)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage22) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage22)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage21) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage21)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage20) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage20)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage19) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage19)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage18)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage24) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage24)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage25) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage25)))) begin
        grp_TrotterUnit_fu_402_trotters6_q1 = trottersLocal_V_2_6_q1;
    end else if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage15)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage14)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage13)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage12)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage11)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage10)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage16)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage17)))) begin
        grp_TrotterUnit_fu_402_trotters6_q1 = trottersLocal_V_1_6_q1;
    end else if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage7)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage6)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage5)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage4)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage3)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage2)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage8)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage9)))) begin
        grp_TrotterUnit_fu_402_trotters6_q1 = trottersLocal_V_0_6_q1;
    end else begin
        grp_TrotterUnit_fu_402_trotters6_q1 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage33) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage33)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage32) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage32)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage31) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage31)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage30) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage30)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage29) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage29)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage28) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage28)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage27) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage27)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage26) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage26)))) begin
        grp_TrotterUnit_fu_402_trotters7_q0 = trottersLocal_V_3_7_q0;
    end else if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage23) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage23)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage22) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage22)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage21) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage21)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage20) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage20)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage19) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage19)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage18)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage24) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage24)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage25) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage25)))) begin
        grp_TrotterUnit_fu_402_trotters7_q0 = trottersLocal_V_2_7_q0;
    end else if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage15)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage14)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage13)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage12)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage11)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage10)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage16)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage17)))) begin
        grp_TrotterUnit_fu_402_trotters7_q0 = trottersLocal_V_1_7_q0;
    end else if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage7)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage6)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage5)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage4)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage3)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage2)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage8)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage9)))) begin
        grp_TrotterUnit_fu_402_trotters7_q0 = trottersLocal_V_0_7_q0;
    end else begin
        grp_TrotterUnit_fu_402_trotters7_q0 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage33) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage33)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage32) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage32)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage31) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage31)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage30) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage30)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage29) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage29)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage28) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage28)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage27) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage27)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage26) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage26)))) begin
        grp_TrotterUnit_fu_402_trotters7_q1 = trottersLocal_V_3_7_q1;
    end else if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage23) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage23)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage22) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage22)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage21) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage21)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage20) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage20)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage19) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage19)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage18)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage24) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage24)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage25) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage25)))) begin
        grp_TrotterUnit_fu_402_trotters7_q1 = trottersLocal_V_2_7_q1;
    end else if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage15)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage14)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage13)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage12)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage11)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage10)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage16)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage17)))) begin
        grp_TrotterUnit_fu_402_trotters7_q1 = trottersLocal_V_1_7_q1;
    end else if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage7)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage6)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage5)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage4)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage3)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage2)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage8)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage9)))) begin
        grp_TrotterUnit_fu_402_trotters7_q1 = trottersLocal_V_0_7_q1;
    end else begin
        grp_TrotterUnit_fu_402_trotters7_q1 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage33) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage33)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage32) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage32)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage31) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage31)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage30) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage30)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage29) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage29)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage28) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage28)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage27) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage27)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage26) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage26)))) begin
        grp_TrotterUnit_fu_402_trotters8_q0 = trottersLocal_V_3_8_q0;
    end else if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage23) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage23)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage22) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage22)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage21) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage21)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage20) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage20)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage19) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage19)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage18)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage24) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage24)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage25) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage25)))) begin
        grp_TrotterUnit_fu_402_trotters8_q0 = trottersLocal_V_2_8_q0;
    end else if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage15)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage14)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage13)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage12)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage11)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage10)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage16)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage17)))) begin
        grp_TrotterUnit_fu_402_trotters8_q0 = trottersLocal_V_1_8_q0;
    end else if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage7)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage6)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage5)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage4)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage3)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage2)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage8)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage9)))) begin
        grp_TrotterUnit_fu_402_trotters8_q0 = trottersLocal_V_0_8_q0;
    end else begin
        grp_TrotterUnit_fu_402_trotters8_q0 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage33) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage33)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage32) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage32)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage31) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage31)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage30) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage30)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage29) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage29)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage28) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage28)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage27) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage27)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage26) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage26)))) begin
        grp_TrotterUnit_fu_402_trotters8_q1 = trottersLocal_V_3_8_q1;
    end else if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage23) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage23)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage22) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage22)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage21) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage21)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage20) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage20)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage19) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage19)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage18)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage24) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage24)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage25) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage25)))) begin
        grp_TrotterUnit_fu_402_trotters8_q1 = trottersLocal_V_2_8_q1;
    end else if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage15)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage14)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage13)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage12)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage11)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage10)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage16)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage17)))) begin
        grp_TrotterUnit_fu_402_trotters8_q1 = trottersLocal_V_1_8_q1;
    end else if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage7)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage6)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage5)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage4)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage3)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage2)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage8)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage9)))) begin
        grp_TrotterUnit_fu_402_trotters8_q1 = trottersLocal_V_0_8_q1;
    end else begin
        grp_TrotterUnit_fu_402_trotters8_q1 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage33) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage33)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage32) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage32)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage31) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage31)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage30) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage30)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage29) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage29)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage28) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage28)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage27) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage27)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage26) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage26)))) begin
        grp_TrotterUnit_fu_402_trotters9_q0 = trottersLocal_V_3_9_q0;
    end else if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage23) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage23)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage22) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage22)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage21) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage21)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage20) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage20)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage19) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage19)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage18)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage24) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage24)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage25) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage25)))) begin
        grp_TrotterUnit_fu_402_trotters9_q0 = trottersLocal_V_2_9_q0;
    end else if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage15)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage14)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage13)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage12)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage11)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage10)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage16)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage17)))) begin
        grp_TrotterUnit_fu_402_trotters9_q0 = trottersLocal_V_1_9_q0;
    end else if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage7)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage6)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage5)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage4)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage3)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage2)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage8)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage9)))) begin
        grp_TrotterUnit_fu_402_trotters9_q0 = trottersLocal_V_0_9_q0;
    end else begin
        grp_TrotterUnit_fu_402_trotters9_q0 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage33) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage33)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage32) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage32)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage31) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage31)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage30) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage30)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage29) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage29)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage28) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage28)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage27) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage27)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage26) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage26)))) begin
        grp_TrotterUnit_fu_402_trotters9_q1 = trottersLocal_V_3_9_q1;
    end else if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage23) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage23)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage22) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage22)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage21) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage21)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage20) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage20)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage19) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage19)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage18)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage24) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage24)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage25) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage25)))) begin
        grp_TrotterUnit_fu_402_trotters9_q1 = trottersLocal_V_2_9_q1;
    end else if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage15)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage14)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage13)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage12)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage11)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage10)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage16)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage17)))) begin
        grp_TrotterUnit_fu_402_trotters9_q1 = trottersLocal_V_1_9_q1;
    end else if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage7)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage6)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage5)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage4)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage3)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage2)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage8)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage9)))) begin
        grp_TrotterUnit_fu_402_trotters9_q1 = trottersLocal_V_0_9_q1;
    end else begin
        grp_TrotterUnit_fu_402_trotters9_q1 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage33) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage33)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage32) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage32)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage31) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage31)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage30) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage30)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage29) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage29)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage28) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage28)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage27) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage27)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage26) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage26)))) begin
        grp_TrotterUnit_fu_402_trotters_q0 = trottersLocal_V_3_0_q0;
    end else if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage23) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage23)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage22) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage22)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage21) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage21)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage20) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage20)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage19) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage19)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage18)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage24) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage24)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage25) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage25)))) begin
        grp_TrotterUnit_fu_402_trotters_q0 = trottersLocal_V_2_0_q0;
    end else if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage15)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage14)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage13)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage12)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage11)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage10)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage16)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage17)))) begin
        grp_TrotterUnit_fu_402_trotters_q0 = trottersLocal_V_1_0_q0;
    end else if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage7)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage6)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage5)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage4)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage3)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage2)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage8)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage9)))) begin
        grp_TrotterUnit_fu_402_trotters_q0 = trottersLocal_V_0_0_q0;
    end else begin
        grp_TrotterUnit_fu_402_trotters_q0 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage33) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage33)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage32) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage32)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage31) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage31)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage30) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage30)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage29) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage29)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage28) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage28)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage27) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage27)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage26) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage26)))) begin
        grp_TrotterUnit_fu_402_trotters_q1 = trottersLocal_V_3_0_q1;
    end else if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage23) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage23)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage22) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage22)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage21) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage21)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage20) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage20)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage19) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage19)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage18)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage24) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage24)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage25) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage25)))) begin
        grp_TrotterUnit_fu_402_trotters_q1 = trottersLocal_V_2_0_q1;
    end else if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage15)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage14)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage13)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage12)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage11)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage10)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage16)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage17)))) begin
        grp_TrotterUnit_fu_402_trotters_q1 = trottersLocal_V_1_0_q1;
    end else if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage7)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage6)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage5)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage4)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage3)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage2)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage8)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage9)))) begin
        grp_TrotterUnit_fu_402_trotters_q1 = trottersLocal_V_0_0_q1;
    end else begin
        grp_TrotterUnit_fu_402_trotters_q1 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage7)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage6)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage5)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage4)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage3)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage2)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage8)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage9)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage1)))) begin
        trottersLocal_V_0_0_ce0 = grp_TrotterUnit_fu_402_trotters_ce0;
    end else begin
        trottersLocal_V_0_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage7)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage6)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage5)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage4)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage3)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage2)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage8)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage9)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage1)))) begin
        trottersLocal_V_0_0_ce1 = grp_TrotterUnit_fu_402_trotters_ce1;
    end else begin
        trottersLocal_V_0_0_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage7)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage6)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage5)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage4)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage3)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage2)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage8)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage9)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage1)))) begin
        trottersLocal_V_0_10_ce0 = grp_TrotterUnit_fu_402_trotters10_ce0;
    end else begin
        trottersLocal_V_0_10_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage7)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage6)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage5)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage4)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage3)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage2)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage8)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage9)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage1)))) begin
        trottersLocal_V_0_10_ce1 = grp_TrotterUnit_fu_402_trotters10_ce1;
    end else begin
        trottersLocal_V_0_10_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage7)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage6)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage5)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage4)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage3)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage2)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage8)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage9)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage1)))) begin
        trottersLocal_V_0_11_ce0 = grp_TrotterUnit_fu_402_trotters11_ce0;
    end else begin
        trottersLocal_V_0_11_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage7)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage6)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage5)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage4)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage3)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage2)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage8)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage9)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage1)))) begin
        trottersLocal_V_0_11_ce1 = grp_TrotterUnit_fu_402_trotters11_ce1;
    end else begin
        trottersLocal_V_0_11_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage7)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage6)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage5)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage4)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage3)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage2)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage8)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage9)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage1)))) begin
        trottersLocal_V_0_12_ce0 = grp_TrotterUnit_fu_402_trotters12_ce0;
    end else begin
        trottersLocal_V_0_12_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage7)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage6)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage5)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage4)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage3)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage2)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage8)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage9)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage1)))) begin
        trottersLocal_V_0_12_ce1 = grp_TrotterUnit_fu_402_trotters12_ce1;
    end else begin
        trottersLocal_V_0_12_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage7)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage6)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage5)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage4)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage3)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage2)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage8)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage9)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage1)))) begin
        trottersLocal_V_0_13_ce0 = grp_TrotterUnit_fu_402_trotters13_ce0;
    end else begin
        trottersLocal_V_0_13_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage7)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage6)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage5)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage4)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage3)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage2)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage8)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage9)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage1)))) begin
        trottersLocal_V_0_13_ce1 = grp_TrotterUnit_fu_402_trotters13_ce1;
    end else begin
        trottersLocal_V_0_13_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage7)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage6)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage5)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage4)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage3)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage2)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage8)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage9)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage1)))) begin
        trottersLocal_V_0_14_ce0 = grp_TrotterUnit_fu_402_trotters14_ce0;
    end else begin
        trottersLocal_V_0_14_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage7)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage6)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage5)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage4)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage3)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage2)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage8)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage9)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage1)))) begin
        trottersLocal_V_0_14_ce1 = grp_TrotterUnit_fu_402_trotters14_ce1;
    end else begin
        trottersLocal_V_0_14_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage7)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage6)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage5)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage4)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage3)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage2)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage8)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage9)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage1)))) begin
        trottersLocal_V_0_15_ce0 = grp_TrotterUnit_fu_402_trotters15_ce0;
    end else begin
        trottersLocal_V_0_15_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage7)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage6)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage5)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage4)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage3)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage2)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage8)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage9)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage1)))) begin
        trottersLocal_V_0_15_ce1 = grp_TrotterUnit_fu_402_trotters15_ce1;
    end else begin
        trottersLocal_V_0_15_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage7)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage6)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage5)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage4)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage3)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage2)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage8)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage9)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage1)))) begin
        trottersLocal_V_0_1_ce0 = grp_TrotterUnit_fu_402_trotters1_ce0;
    end else begin
        trottersLocal_V_0_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage7)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage6)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage5)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage4)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage3)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage2)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage8)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage9)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage1)))) begin
        trottersLocal_V_0_1_ce1 = grp_TrotterUnit_fu_402_trotters1_ce1;
    end else begin
        trottersLocal_V_0_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage7)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage6)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage5)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage4)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage3)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage2)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage8)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage9)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage1)))) begin
        trottersLocal_V_0_2_ce0 = grp_TrotterUnit_fu_402_trotters2_ce0;
    end else begin
        trottersLocal_V_0_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage7)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage6)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage5)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage4)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage3)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage2)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage8)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage9)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage1)))) begin
        trottersLocal_V_0_2_ce1 = grp_TrotterUnit_fu_402_trotters2_ce1;
    end else begin
        trottersLocal_V_0_2_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage7)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage6)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage5)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage4)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage3)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage2)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage8)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage9)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage1)))) begin
        trottersLocal_V_0_3_ce0 = grp_TrotterUnit_fu_402_trotters3_ce0;
    end else begin
        trottersLocal_V_0_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage7)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage6)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage5)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage4)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage3)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage2)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage8)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage9)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage1)))) begin
        trottersLocal_V_0_3_ce1 = grp_TrotterUnit_fu_402_trotters3_ce1;
    end else begin
        trottersLocal_V_0_3_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage7)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage6)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage5)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage4)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage3)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage2)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage8)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage9)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage1)))) begin
        trottersLocal_V_0_4_ce0 = grp_TrotterUnit_fu_402_trotters4_ce0;
    end else begin
        trottersLocal_V_0_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage7)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage6)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage5)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage4)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage3)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage2)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage8)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage9)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage1)))) begin
        trottersLocal_V_0_4_ce1 = grp_TrotterUnit_fu_402_trotters4_ce1;
    end else begin
        trottersLocal_V_0_4_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage7)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage6)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage5)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage4)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage3)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage2)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage8)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage9)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage1)))) begin
        trottersLocal_V_0_5_ce0 = grp_TrotterUnit_fu_402_trotters5_ce0;
    end else begin
        trottersLocal_V_0_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage7)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage6)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage5)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage4)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage3)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage2)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage8)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage9)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage1)))) begin
        trottersLocal_V_0_5_ce1 = grp_TrotterUnit_fu_402_trotters5_ce1;
    end else begin
        trottersLocal_V_0_5_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage7)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage6)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage5)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage4)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage3)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage2)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage8)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage9)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage1)))) begin
        trottersLocal_V_0_6_ce0 = grp_TrotterUnit_fu_402_trotters6_ce0;
    end else begin
        trottersLocal_V_0_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage7)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage6)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage5)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage4)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage3)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage2)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage8)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage9)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage1)))) begin
        trottersLocal_V_0_6_ce1 = grp_TrotterUnit_fu_402_trotters6_ce1;
    end else begin
        trottersLocal_V_0_6_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage7)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage6)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage5)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage4)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage3)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage2)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage8)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage9)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage1)))) begin
        trottersLocal_V_0_7_ce0 = grp_TrotterUnit_fu_402_trotters7_ce0;
    end else begin
        trottersLocal_V_0_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage7)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage6)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage5)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage4)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage3)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage2)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage8)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage9)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage1)))) begin
        trottersLocal_V_0_7_ce1 = grp_TrotterUnit_fu_402_trotters7_ce1;
    end else begin
        trottersLocal_V_0_7_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage7)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage6)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage5)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage4)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage3)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage2)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage8)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage9)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage1)))) begin
        trottersLocal_V_0_8_ce0 = grp_TrotterUnit_fu_402_trotters8_ce0;
    end else begin
        trottersLocal_V_0_8_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage7)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage6)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage5)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage4)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage3)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage2)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage8)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage9)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage1)))) begin
        trottersLocal_V_0_8_ce1 = grp_TrotterUnit_fu_402_trotters8_ce1;
    end else begin
        trottersLocal_V_0_8_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage7)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage6)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage5)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage4)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage3)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage2)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage8)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage9)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage1)))) begin
        trottersLocal_V_0_9_ce0 = grp_TrotterUnit_fu_402_trotters9_ce0;
    end else begin
        trottersLocal_V_0_9_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage7)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage6)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage5)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage4)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage3)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage2)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage8)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage9)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage1)))) begin
        trottersLocal_V_0_9_ce1 = grp_TrotterUnit_fu_402_trotters9_ce1;
    end else begin
        trottersLocal_V_0_9_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage15)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage14)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage13)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage12)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage11)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage10)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage16)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage17)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage9)))) begin
        trottersLocal_V_1_0_ce0 = grp_TrotterUnit_fu_402_trotters_ce0;
    end else begin
        trottersLocal_V_1_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage15)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage14)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage13)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage12)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage11)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage10)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage16)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage17)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage9)))) begin
        trottersLocal_V_1_0_ce1 = grp_TrotterUnit_fu_402_trotters_ce1;
    end else begin
        trottersLocal_V_1_0_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage15)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage14)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage13)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage12)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage11)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage10)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage16)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage17)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage9)))) begin
        trottersLocal_V_1_10_ce0 = grp_TrotterUnit_fu_402_trotters10_ce0;
    end else begin
        trottersLocal_V_1_10_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage15)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage14)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage13)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage12)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage11)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage10)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage16)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage17)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage9)))) begin
        trottersLocal_V_1_10_ce1 = grp_TrotterUnit_fu_402_trotters10_ce1;
    end else begin
        trottersLocal_V_1_10_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage15)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage14)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage13)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage12)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage11)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage10)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage16)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage17)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage9)))) begin
        trottersLocal_V_1_11_ce0 = grp_TrotterUnit_fu_402_trotters11_ce0;
    end else begin
        trottersLocal_V_1_11_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage15)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage14)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage13)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage12)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage11)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage10)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage16)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage17)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage9)))) begin
        trottersLocal_V_1_11_ce1 = grp_TrotterUnit_fu_402_trotters11_ce1;
    end else begin
        trottersLocal_V_1_11_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage15)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage14)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage13)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage12)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage11)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage10)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage16)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage17)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage9)))) begin
        trottersLocal_V_1_12_ce0 = grp_TrotterUnit_fu_402_trotters12_ce0;
    end else begin
        trottersLocal_V_1_12_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage15)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage14)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage13)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage12)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage11)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage10)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage16)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage17)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage9)))) begin
        trottersLocal_V_1_12_ce1 = grp_TrotterUnit_fu_402_trotters12_ce1;
    end else begin
        trottersLocal_V_1_12_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage15)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage14)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage13)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage12)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage11)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage10)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage16)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage17)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage9)))) begin
        trottersLocal_V_1_13_ce0 = grp_TrotterUnit_fu_402_trotters13_ce0;
    end else begin
        trottersLocal_V_1_13_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage15)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage14)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage13)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage12)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage11)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage10)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage16)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage17)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage9)))) begin
        trottersLocal_V_1_13_ce1 = grp_TrotterUnit_fu_402_trotters13_ce1;
    end else begin
        trottersLocal_V_1_13_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage15)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage14)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage13)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage12)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage11)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage10)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage16)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage17)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage9)))) begin
        trottersLocal_V_1_14_ce0 = grp_TrotterUnit_fu_402_trotters14_ce0;
    end else begin
        trottersLocal_V_1_14_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage15)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage14)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage13)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage12)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage11)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage10)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage16)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage17)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage9)))) begin
        trottersLocal_V_1_14_ce1 = grp_TrotterUnit_fu_402_trotters14_ce1;
    end else begin
        trottersLocal_V_1_14_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage15)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage14)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage13)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage12)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage11)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage10)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage16)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage17)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage9)))) begin
        trottersLocal_V_1_15_ce0 = grp_TrotterUnit_fu_402_trotters15_ce0;
    end else begin
        trottersLocal_V_1_15_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage15)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage14)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage13)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage12)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage11)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage10)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage16)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage17)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage9)))) begin
        trottersLocal_V_1_15_ce1 = grp_TrotterUnit_fu_402_trotters15_ce1;
    end else begin
        trottersLocal_V_1_15_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage15)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage14)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage13)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage12)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage11)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage10)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage16)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage17)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage9)))) begin
        trottersLocal_V_1_1_ce0 = grp_TrotterUnit_fu_402_trotters1_ce0;
    end else begin
        trottersLocal_V_1_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage15)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage14)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage13)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage12)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage11)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage10)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage16)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage17)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage9)))) begin
        trottersLocal_V_1_1_ce1 = grp_TrotterUnit_fu_402_trotters1_ce1;
    end else begin
        trottersLocal_V_1_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage15)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage14)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage13)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage12)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage11)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage10)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage16)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage17)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage9)))) begin
        trottersLocal_V_1_2_ce0 = grp_TrotterUnit_fu_402_trotters2_ce0;
    end else begin
        trottersLocal_V_1_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage15)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage14)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage13)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage12)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage11)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage10)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage16)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage17)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage9)))) begin
        trottersLocal_V_1_2_ce1 = grp_TrotterUnit_fu_402_trotters2_ce1;
    end else begin
        trottersLocal_V_1_2_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage15)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage14)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage13)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage12)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage11)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage10)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage16)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage17)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage9)))) begin
        trottersLocal_V_1_3_ce0 = grp_TrotterUnit_fu_402_trotters3_ce0;
    end else begin
        trottersLocal_V_1_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage15)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage14)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage13)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage12)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage11)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage10)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage16)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage17)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage9)))) begin
        trottersLocal_V_1_3_ce1 = grp_TrotterUnit_fu_402_trotters3_ce1;
    end else begin
        trottersLocal_V_1_3_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage15)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage14)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage13)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage12)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage11)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage10)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage16)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage17)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage9)))) begin
        trottersLocal_V_1_4_ce0 = grp_TrotterUnit_fu_402_trotters4_ce0;
    end else begin
        trottersLocal_V_1_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage15)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage14)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage13)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage12)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage11)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage10)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage16)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage17)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage9)))) begin
        trottersLocal_V_1_4_ce1 = grp_TrotterUnit_fu_402_trotters4_ce1;
    end else begin
        trottersLocal_V_1_4_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage15)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage14)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage13)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage12)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage11)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage10)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage16)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage17)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage9)))) begin
        trottersLocal_V_1_5_ce0 = grp_TrotterUnit_fu_402_trotters5_ce0;
    end else begin
        trottersLocal_V_1_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage15)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage14)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage13)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage12)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage11)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage10)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage16)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage17)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage9)))) begin
        trottersLocal_V_1_5_ce1 = grp_TrotterUnit_fu_402_trotters5_ce1;
    end else begin
        trottersLocal_V_1_5_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage15)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage14)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage13)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage12)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage11)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage10)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage16)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage17)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage9)))) begin
        trottersLocal_V_1_6_ce0 = grp_TrotterUnit_fu_402_trotters6_ce0;
    end else begin
        trottersLocal_V_1_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage15)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage14)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage13)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage12)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage11)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage10)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage16)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage17)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage9)))) begin
        trottersLocal_V_1_6_ce1 = grp_TrotterUnit_fu_402_trotters6_ce1;
    end else begin
        trottersLocal_V_1_6_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage15)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage14)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage13)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage12)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage11)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage10)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage16)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage17)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage9)))) begin
        trottersLocal_V_1_7_ce0 = grp_TrotterUnit_fu_402_trotters7_ce0;
    end else begin
        trottersLocal_V_1_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage15)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage14)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage13)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage12)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage11)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage10)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage16)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage17)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage9)))) begin
        trottersLocal_V_1_7_ce1 = grp_TrotterUnit_fu_402_trotters7_ce1;
    end else begin
        trottersLocal_V_1_7_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage15)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage14)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage13)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage12)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage11)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage10)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage16)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage17)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage9)))) begin
        trottersLocal_V_1_8_ce0 = grp_TrotterUnit_fu_402_trotters8_ce0;
    end else begin
        trottersLocal_V_1_8_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage15)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage14)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage13)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage12)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage11)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage10)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage16)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage17)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage9)))) begin
        trottersLocal_V_1_8_ce1 = grp_TrotterUnit_fu_402_trotters8_ce1;
    end else begin
        trottersLocal_V_1_8_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage15)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage14)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage13)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage12)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage11)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage10)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage16)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage17)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage9)))) begin
        trottersLocal_V_1_9_ce0 = grp_TrotterUnit_fu_402_trotters9_ce0;
    end else begin
        trottersLocal_V_1_9_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage15)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage14)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage13)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage12)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage11)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage10)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage16)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage17)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage9)))) begin
        trottersLocal_V_1_9_ce1 = grp_TrotterUnit_fu_402_trotters9_ce1;
    end else begin
        trottersLocal_V_1_9_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage23) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage23)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage22) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage22)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage21) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage21)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage20) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage20)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage19) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage19)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage18)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage24) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage24)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage17)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage25) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage25)))) begin
        trottersLocal_V_2_0_ce0 = grp_TrotterUnit_fu_402_trotters_ce0;
    end else begin
        trottersLocal_V_2_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage23) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage23)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage22) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage22)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage21) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage21)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage20) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage20)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage19) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage19)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage18)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage24) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage24)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage17)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage25) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage25)))) begin
        trottersLocal_V_2_0_ce1 = grp_TrotterUnit_fu_402_trotters_ce1;
    end else begin
        trottersLocal_V_2_0_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage23) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage23)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage22) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage22)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage21) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage21)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage20) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage20)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage19) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage19)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage18)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage24) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage24)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage17)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage25) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage25)))) begin
        trottersLocal_V_2_10_ce0 = grp_TrotterUnit_fu_402_trotters10_ce0;
    end else begin
        trottersLocal_V_2_10_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage23) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage23)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage22) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage22)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage21) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage21)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage20) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage20)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage19) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage19)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage18)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage24) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage24)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage17)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage25) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage25)))) begin
        trottersLocal_V_2_10_ce1 = grp_TrotterUnit_fu_402_trotters10_ce1;
    end else begin
        trottersLocal_V_2_10_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage23) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage23)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage22) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage22)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage21) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage21)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage20) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage20)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage19) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage19)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage18)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage24) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage24)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage17)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage25) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage25)))) begin
        trottersLocal_V_2_11_ce0 = grp_TrotterUnit_fu_402_trotters11_ce0;
    end else begin
        trottersLocal_V_2_11_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage23) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage23)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage22) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage22)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage21) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage21)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage20) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage20)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage19) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage19)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage18)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage24) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage24)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage17)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage25) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage25)))) begin
        trottersLocal_V_2_11_ce1 = grp_TrotterUnit_fu_402_trotters11_ce1;
    end else begin
        trottersLocal_V_2_11_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage23) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage23)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage22) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage22)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage21) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage21)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage20) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage20)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage19) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage19)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage18)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage24) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage24)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage17)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage25) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage25)))) begin
        trottersLocal_V_2_12_ce0 = grp_TrotterUnit_fu_402_trotters12_ce0;
    end else begin
        trottersLocal_V_2_12_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage23) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage23)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage22) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage22)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage21) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage21)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage20) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage20)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage19) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage19)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage18)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage24) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage24)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage17)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage25) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage25)))) begin
        trottersLocal_V_2_12_ce1 = grp_TrotterUnit_fu_402_trotters12_ce1;
    end else begin
        trottersLocal_V_2_12_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage23) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage23)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage22) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage22)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage21) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage21)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage20) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage20)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage19) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage19)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage18)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage24) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage24)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage17)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage25) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage25)))) begin
        trottersLocal_V_2_13_ce0 = grp_TrotterUnit_fu_402_trotters13_ce0;
    end else begin
        trottersLocal_V_2_13_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage23) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage23)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage22) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage22)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage21) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage21)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage20) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage20)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage19) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage19)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage18)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage24) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage24)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage17)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage25) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage25)))) begin
        trottersLocal_V_2_13_ce1 = grp_TrotterUnit_fu_402_trotters13_ce1;
    end else begin
        trottersLocal_V_2_13_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage23) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage23)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage22) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage22)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage21) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage21)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage20) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage20)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage19) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage19)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage18)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage24) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage24)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage17)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage25) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage25)))) begin
        trottersLocal_V_2_14_ce0 = grp_TrotterUnit_fu_402_trotters14_ce0;
    end else begin
        trottersLocal_V_2_14_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage23) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage23)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage22) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage22)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage21) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage21)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage20) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage20)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage19) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage19)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage18)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage24) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage24)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage17)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage25) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage25)))) begin
        trottersLocal_V_2_14_ce1 = grp_TrotterUnit_fu_402_trotters14_ce1;
    end else begin
        trottersLocal_V_2_14_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage23) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage23)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage22) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage22)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage21) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage21)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage20) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage20)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage19) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage19)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage18)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage24) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage24)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage17)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage25) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage25)))) begin
        trottersLocal_V_2_15_ce0 = grp_TrotterUnit_fu_402_trotters15_ce0;
    end else begin
        trottersLocal_V_2_15_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage23) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage23)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage22) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage22)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage21) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage21)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage20) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage20)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage19) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage19)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage18)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage24) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage24)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage17)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage25) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage25)))) begin
        trottersLocal_V_2_15_ce1 = grp_TrotterUnit_fu_402_trotters15_ce1;
    end else begin
        trottersLocal_V_2_15_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage23) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage23)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage22) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage22)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage21) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage21)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage20) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage20)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage19) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage19)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage18)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage24) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage24)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage17)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage25) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage25)))) begin
        trottersLocal_V_2_1_ce0 = grp_TrotterUnit_fu_402_trotters1_ce0;
    end else begin
        trottersLocal_V_2_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage23) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage23)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage22) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage22)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage21) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage21)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage20) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage20)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage19) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage19)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage18)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage24) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage24)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage17)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage25) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage25)))) begin
        trottersLocal_V_2_1_ce1 = grp_TrotterUnit_fu_402_trotters1_ce1;
    end else begin
        trottersLocal_V_2_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage23) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage23)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage22) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage22)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage21) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage21)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage20) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage20)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage19) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage19)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage18)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage24) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage24)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage17)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage25) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage25)))) begin
        trottersLocal_V_2_2_ce0 = grp_TrotterUnit_fu_402_trotters2_ce0;
    end else begin
        trottersLocal_V_2_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage23) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage23)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage22) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage22)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage21) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage21)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage20) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage20)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage19) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage19)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage18)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage24) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage24)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage17)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage25) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage25)))) begin
        trottersLocal_V_2_2_ce1 = grp_TrotterUnit_fu_402_trotters2_ce1;
    end else begin
        trottersLocal_V_2_2_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage23) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage23)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage22) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage22)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage21) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage21)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage20) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage20)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage19) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage19)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage18)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage24) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage24)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage17)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage25) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage25)))) begin
        trottersLocal_V_2_3_ce0 = grp_TrotterUnit_fu_402_trotters3_ce0;
    end else begin
        trottersLocal_V_2_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage23) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage23)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage22) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage22)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage21) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage21)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage20) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage20)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage19) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage19)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage18)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage24) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage24)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage17)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage25) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage25)))) begin
        trottersLocal_V_2_3_ce1 = grp_TrotterUnit_fu_402_trotters3_ce1;
    end else begin
        trottersLocal_V_2_3_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage23) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage23)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage22) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage22)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage21) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage21)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage20) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage20)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage19) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage19)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage18)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage24) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage24)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage17)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage25) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage25)))) begin
        trottersLocal_V_2_4_ce0 = grp_TrotterUnit_fu_402_trotters4_ce0;
    end else begin
        trottersLocal_V_2_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage23) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage23)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage22) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage22)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage21) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage21)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage20) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage20)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage19) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage19)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage18)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage24) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage24)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage17)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage25) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage25)))) begin
        trottersLocal_V_2_4_ce1 = grp_TrotterUnit_fu_402_trotters4_ce1;
    end else begin
        trottersLocal_V_2_4_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage23) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage23)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage22) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage22)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage21) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage21)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage20) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage20)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage19) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage19)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage18)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage24) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage24)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage17)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage25) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage25)))) begin
        trottersLocal_V_2_5_ce0 = grp_TrotterUnit_fu_402_trotters5_ce0;
    end else begin
        trottersLocal_V_2_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage23) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage23)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage22) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage22)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage21) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage21)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage20) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage20)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage19) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage19)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage18)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage24) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage24)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage17)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage25) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage25)))) begin
        trottersLocal_V_2_5_ce1 = grp_TrotterUnit_fu_402_trotters5_ce1;
    end else begin
        trottersLocal_V_2_5_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage23) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage23)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage22) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage22)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage21) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage21)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage20) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage20)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage19) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage19)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage18)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage24) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage24)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage17)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage25) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage25)))) begin
        trottersLocal_V_2_6_ce0 = grp_TrotterUnit_fu_402_trotters6_ce0;
    end else begin
        trottersLocal_V_2_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage23) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage23)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage22) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage22)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage21) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage21)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage20) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage20)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage19) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage19)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage18)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage24) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage24)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage17)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage25) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage25)))) begin
        trottersLocal_V_2_6_ce1 = grp_TrotterUnit_fu_402_trotters6_ce1;
    end else begin
        trottersLocal_V_2_6_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage23) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage23)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage22) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage22)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage21) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage21)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage20) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage20)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage19) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage19)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage18)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage24) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage24)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage17)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage25) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage25)))) begin
        trottersLocal_V_2_7_ce0 = grp_TrotterUnit_fu_402_trotters7_ce0;
    end else begin
        trottersLocal_V_2_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage23) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage23)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage22) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage22)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage21) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage21)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage20) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage20)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage19) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage19)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage18)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage24) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage24)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage17)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage25) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage25)))) begin
        trottersLocal_V_2_7_ce1 = grp_TrotterUnit_fu_402_trotters7_ce1;
    end else begin
        trottersLocal_V_2_7_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage23) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage23)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage22) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage22)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage21) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage21)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage20) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage20)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage19) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage19)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage18)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage24) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage24)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage17)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage25) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage25)))) begin
        trottersLocal_V_2_8_ce0 = grp_TrotterUnit_fu_402_trotters8_ce0;
    end else begin
        trottersLocal_V_2_8_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage23) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage23)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage22) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage22)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage21) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage21)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage20) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage20)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage19) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage19)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage18)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage24) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage24)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage17)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage25) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage25)))) begin
        trottersLocal_V_2_8_ce1 = grp_TrotterUnit_fu_402_trotters8_ce1;
    end else begin
        trottersLocal_V_2_8_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage23) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage23)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage22) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage22)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage21) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage21)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage20) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage20)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage19) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage19)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage18)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage24) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage24)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage17)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage25) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage25)))) begin
        trottersLocal_V_2_9_ce0 = grp_TrotterUnit_fu_402_trotters9_ce0;
    end else begin
        trottersLocal_V_2_9_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage23) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage23)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage22) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage22)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage21) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage21)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage20) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage20)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage19) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage19)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage18)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage24) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage24)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage17)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage25) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage25)))) begin
        trottersLocal_V_2_9_ce1 = grp_TrotterUnit_fu_402_trotters9_ce1;
    end else begin
        trottersLocal_V_2_9_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage33) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage33)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage32) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage32)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage31) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage31)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage30) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage30)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage29) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage29)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage28) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage28)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage27) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage27)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage26) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage26)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage25) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage25)))) begin
        trottersLocal_V_3_0_ce0 = grp_TrotterUnit_fu_402_trotters_ce0;
    end else begin
        trottersLocal_V_3_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage33) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage33)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage32) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage32)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage31) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage31)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage30) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage30)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage29) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage29)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage28) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage28)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage27) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage27)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage26) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage26)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage25) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage25)))) begin
        trottersLocal_V_3_0_ce1 = grp_TrotterUnit_fu_402_trotters_ce1;
    end else begin
        trottersLocal_V_3_0_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage33) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage33)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage32) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage32)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage31) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage31)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage30) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage30)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage29) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage29)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage28) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage28)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage27) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage27)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage26) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage26)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage25) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage25)))) begin
        trottersLocal_V_3_10_ce0 = grp_TrotterUnit_fu_402_trotters10_ce0;
    end else begin
        trottersLocal_V_3_10_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage33) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage33)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage32) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage32)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage31) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage31)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage30) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage30)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage29) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage29)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage28) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage28)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage27) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage27)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage26) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage26)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage25) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage25)))) begin
        trottersLocal_V_3_10_ce1 = grp_TrotterUnit_fu_402_trotters10_ce1;
    end else begin
        trottersLocal_V_3_10_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage33) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage33)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage32) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage32)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage31) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage31)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage30) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage30)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage29) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage29)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage28) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage28)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage27) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage27)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage26) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage26)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage25) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage25)))) begin
        trottersLocal_V_3_11_ce0 = grp_TrotterUnit_fu_402_trotters11_ce0;
    end else begin
        trottersLocal_V_3_11_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage33) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage33)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage32) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage32)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage31) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage31)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage30) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage30)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage29) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage29)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage28) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage28)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage27) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage27)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage26) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage26)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage25) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage25)))) begin
        trottersLocal_V_3_11_ce1 = grp_TrotterUnit_fu_402_trotters11_ce1;
    end else begin
        trottersLocal_V_3_11_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage33) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage33)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage32) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage32)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage31) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage31)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage30) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage30)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage29) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage29)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage28) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage28)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage27) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage27)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage26) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage26)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage25) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage25)))) begin
        trottersLocal_V_3_12_ce0 = grp_TrotterUnit_fu_402_trotters12_ce0;
    end else begin
        trottersLocal_V_3_12_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage33) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage33)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage32) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage32)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage31) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage31)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage30) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage30)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage29) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage29)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage28) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage28)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage27) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage27)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage26) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage26)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage25) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage25)))) begin
        trottersLocal_V_3_12_ce1 = grp_TrotterUnit_fu_402_trotters12_ce1;
    end else begin
        trottersLocal_V_3_12_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage33) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage33)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage32) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage32)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage31) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage31)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage30) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage30)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage29) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage29)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage28) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage28)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage27) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage27)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage26) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage26)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage25) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage25)))) begin
        trottersLocal_V_3_13_ce0 = grp_TrotterUnit_fu_402_trotters13_ce0;
    end else begin
        trottersLocal_V_3_13_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage33) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage33)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage32) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage32)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage31) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage31)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage30) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage30)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage29) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage29)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage28) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage28)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage27) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage27)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage26) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage26)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage25) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage25)))) begin
        trottersLocal_V_3_13_ce1 = grp_TrotterUnit_fu_402_trotters13_ce1;
    end else begin
        trottersLocal_V_3_13_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage33) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage33)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage32) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage32)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage31) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage31)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage30) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage30)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage29) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage29)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage28) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage28)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage27) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage27)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage26) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage26)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage25) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage25)))) begin
        trottersLocal_V_3_14_ce0 = grp_TrotterUnit_fu_402_trotters14_ce0;
    end else begin
        trottersLocal_V_3_14_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage33) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage33)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage32) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage32)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage31) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage31)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage30) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage30)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage29) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage29)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage28) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage28)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage27) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage27)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage26) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage26)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage25) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage25)))) begin
        trottersLocal_V_3_14_ce1 = grp_TrotterUnit_fu_402_trotters14_ce1;
    end else begin
        trottersLocal_V_3_14_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage33) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage33)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage32) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage32)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage31) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage31)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage30) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage30)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage29) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage29)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage28) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage28)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage27) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage27)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage26) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage26)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage25) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage25)))) begin
        trottersLocal_V_3_15_ce0 = grp_TrotterUnit_fu_402_trotters15_ce0;
    end else begin
        trottersLocal_V_3_15_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage33) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage33)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage32) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage32)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage31) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage31)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage30) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage30)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage29) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage29)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage28) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage28)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage27) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage27)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage26) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage26)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage25) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage25)))) begin
        trottersLocal_V_3_15_ce1 = grp_TrotterUnit_fu_402_trotters15_ce1;
    end else begin
        trottersLocal_V_3_15_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage33) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage33)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage32) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage32)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage31) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage31)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage30) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage30)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage29) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage29)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage28) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage28)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage27) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage27)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage26) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage26)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage25) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage25)))) begin
        trottersLocal_V_3_1_ce0 = grp_TrotterUnit_fu_402_trotters1_ce0;
    end else begin
        trottersLocal_V_3_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage33) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage33)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage32) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage32)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage31) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage31)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage30) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage30)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage29) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage29)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage28) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage28)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage27) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage27)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage26) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage26)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage25) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage25)))) begin
        trottersLocal_V_3_1_ce1 = grp_TrotterUnit_fu_402_trotters1_ce1;
    end else begin
        trottersLocal_V_3_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage33) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage33)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage32) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage32)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage31) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage31)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage30) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage30)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage29) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage29)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage28) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage28)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage27) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage27)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage26) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage26)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage25) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage25)))) begin
        trottersLocal_V_3_2_ce0 = grp_TrotterUnit_fu_402_trotters2_ce0;
    end else begin
        trottersLocal_V_3_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage33) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage33)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage32) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage32)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage31) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage31)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage30) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage30)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage29) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage29)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage28) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage28)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage27) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage27)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage26) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage26)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage25) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage25)))) begin
        trottersLocal_V_3_2_ce1 = grp_TrotterUnit_fu_402_trotters2_ce1;
    end else begin
        trottersLocal_V_3_2_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage33) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage33)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage32) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage32)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage31) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage31)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage30) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage30)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage29) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage29)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage28) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage28)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage27) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage27)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage26) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage26)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage25) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage25)))) begin
        trottersLocal_V_3_3_ce0 = grp_TrotterUnit_fu_402_trotters3_ce0;
    end else begin
        trottersLocal_V_3_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage33) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage33)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage32) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage32)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage31) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage31)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage30) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage30)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage29) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage29)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage28) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage28)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage27) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage27)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage26) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage26)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage25) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage25)))) begin
        trottersLocal_V_3_3_ce1 = grp_TrotterUnit_fu_402_trotters3_ce1;
    end else begin
        trottersLocal_V_3_3_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage33) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage33)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage32) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage32)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage31) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage31)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage30) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage30)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage29) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage29)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage28) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage28)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage27) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage27)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage26) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage26)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage25) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage25)))) begin
        trottersLocal_V_3_4_ce0 = grp_TrotterUnit_fu_402_trotters4_ce0;
    end else begin
        trottersLocal_V_3_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage33) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage33)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage32) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage32)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage31) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage31)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage30) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage30)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage29) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage29)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage28) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage28)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage27) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage27)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage26) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage26)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage25) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage25)))) begin
        trottersLocal_V_3_4_ce1 = grp_TrotterUnit_fu_402_trotters4_ce1;
    end else begin
        trottersLocal_V_3_4_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage33) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage33)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage32) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage32)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage31) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage31)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage30) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage30)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage29) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage29)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage28) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage28)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage27) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage27)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage26) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage26)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage25) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage25)))) begin
        trottersLocal_V_3_5_ce0 = grp_TrotterUnit_fu_402_trotters5_ce0;
    end else begin
        trottersLocal_V_3_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage33) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage33)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage32) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage32)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage31) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage31)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage30) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage30)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage29) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage29)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage28) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage28)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage27) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage27)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage26) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage26)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage25) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage25)))) begin
        trottersLocal_V_3_5_ce1 = grp_TrotterUnit_fu_402_trotters5_ce1;
    end else begin
        trottersLocal_V_3_5_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage33) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage33)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage32) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage32)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage31) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage31)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage30) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage30)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage29) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage29)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage28) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage28)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage27) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage27)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage26) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage26)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage25) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage25)))) begin
        trottersLocal_V_3_6_ce0 = grp_TrotterUnit_fu_402_trotters6_ce0;
    end else begin
        trottersLocal_V_3_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage33) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage33)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage32) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage32)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage31) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage31)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage30) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage30)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage29) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage29)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage28) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage28)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage27) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage27)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage26) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage26)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage25) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage25)))) begin
        trottersLocal_V_3_6_ce1 = grp_TrotterUnit_fu_402_trotters6_ce1;
    end else begin
        trottersLocal_V_3_6_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage33) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage33)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage32) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage32)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage31) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage31)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage30) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage30)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage29) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage29)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage28) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage28)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage27) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage27)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage26) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage26)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage25) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage25)))) begin
        trottersLocal_V_3_7_ce0 = grp_TrotterUnit_fu_402_trotters7_ce0;
    end else begin
        trottersLocal_V_3_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage33) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage33)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage32) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage32)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage31) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage31)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage30) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage30)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage29) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage29)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage28) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage28)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage27) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage27)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage26) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage26)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage25) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage25)))) begin
        trottersLocal_V_3_7_ce1 = grp_TrotterUnit_fu_402_trotters7_ce1;
    end else begin
        trottersLocal_V_3_7_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage33) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage33)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage32) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage32)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage31) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage31)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage30) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage30)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage29) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage29)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage28) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage28)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage27) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage27)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage26) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage26)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage25) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage25)))) begin
        trottersLocal_V_3_8_ce0 = grp_TrotterUnit_fu_402_trotters8_ce0;
    end else begin
        trottersLocal_V_3_8_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage33) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage33)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage32) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage32)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage31) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage31)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage30) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage30)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage29) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage29)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage28) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage28)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage27) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage27)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage26) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage26)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage25) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage25)))) begin
        trottersLocal_V_3_8_ce1 = grp_TrotterUnit_fu_402_trotters8_ce1;
    end else begin
        trottersLocal_V_3_8_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage33) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage33)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage32) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage32)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage31) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage31)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage30) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage30)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage29) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage29)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage28) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage28)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage27) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage27)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage26) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage26)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage25) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage25)))) begin
        trottersLocal_V_3_9_ce0 = grp_TrotterUnit_fu_402_trotters9_ce0;
    end else begin
        trottersLocal_V_3_9_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage33) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage33)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage32) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage32)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage31) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage31)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage30) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage30)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage29) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage29)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage28) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage28)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage27) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage27)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage26) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage26)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage25) & (tmp_reg_748 == 1'd0) & (1'b0 == ap_block_pp0_stage25)))) begin
        trottersLocal_V_3_9_ce1 = grp_TrotterUnit_fu_402_trotters9_ce1;
    end else begin
        trottersLocal_V_3_9_ce1 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            if ((~((ap_start_int == 1'b0) & (ap_idle_pp0_1to1 == 1'b1)) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_pp0_stage1 : begin
            if ((1'b0 == ap_block_pp0_stage1_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end
        end
        ap_ST_fsm_pp0_stage2 : begin
            if ((1'b0 == ap_block_pp0_stage2_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end
        end
        ap_ST_fsm_pp0_stage3 : begin
            if ((1'b0 == ap_block_pp0_stage3_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end
        end
        ap_ST_fsm_pp0_stage4 : begin
            if ((1'b0 == ap_block_pp0_stage4_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage4;
            end
        end
        ap_ST_fsm_pp0_stage5 : begin
            if ((1'b0 == ap_block_pp0_stage5_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage6;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage5;
            end
        end
        ap_ST_fsm_pp0_stage6 : begin
            if ((1'b0 == ap_block_pp0_stage6_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage7;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage6;
            end
        end
        ap_ST_fsm_pp0_stage7 : begin
            if ((1'b0 == ap_block_pp0_stage7_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage8;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage7;
            end
        end
        ap_ST_fsm_pp0_stage8 : begin
            if ((1'b0 == ap_block_pp0_stage8_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage9;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage8;
            end
        end
        ap_ST_fsm_pp0_stage9 : begin
            if ((1'b0 == ap_block_pp0_stage9_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage10;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage9;
            end
        end
        ap_ST_fsm_pp0_stage10 : begin
            if ((1'b0 == ap_block_pp0_stage10_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage11;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage10;
            end
        end
        ap_ST_fsm_pp0_stage11 : begin
            if ((1'b0 == ap_block_pp0_stage11_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage12;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage11;
            end
        end
        ap_ST_fsm_pp0_stage12 : begin
            if ((1'b0 == ap_block_pp0_stage12_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage13;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage12;
            end
        end
        ap_ST_fsm_pp0_stage13 : begin
            if ((1'b0 == ap_block_pp0_stage13_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage14;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage13;
            end
        end
        ap_ST_fsm_pp0_stage14 : begin
            if ((1'b0 == ap_block_pp0_stage14_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage15;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage14;
            end
        end
        ap_ST_fsm_pp0_stage15 : begin
            if ((1'b0 == ap_block_pp0_stage15_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage16;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage15;
            end
        end
        ap_ST_fsm_pp0_stage16 : begin
            if ((1'b0 == ap_block_pp0_stage16_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage17;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage16;
            end
        end
        ap_ST_fsm_pp0_stage17 : begin
            if ((1'b0 == ap_block_pp0_stage17_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage18;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage17;
            end
        end
        ap_ST_fsm_pp0_stage18 : begin
            if ((1'b0 == ap_block_pp0_stage18_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage19;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage18;
            end
        end
        ap_ST_fsm_pp0_stage19 : begin
            if ((1'b0 == ap_block_pp0_stage19_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage20;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage19;
            end
        end
        ap_ST_fsm_pp0_stage20 : begin
            if ((1'b0 == ap_block_pp0_stage20_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage21;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage20;
            end
        end
        ap_ST_fsm_pp0_stage21 : begin
            if ((1'b0 == ap_block_pp0_stage21_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage22;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage21;
            end
        end
        ap_ST_fsm_pp0_stage22 : begin
            if ((1'b0 == ap_block_pp0_stage22_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage23;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage22;
            end
        end
        ap_ST_fsm_pp0_stage23 : begin
            if ((1'b0 == ap_block_pp0_stage23_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage24;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage23;
            end
        end
        ap_ST_fsm_pp0_stage24 : begin
            if ((1'b0 == ap_block_pp0_stage24_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage25;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage24;
            end
        end
        ap_ST_fsm_pp0_stage25 : begin
            if ((1'b1 == ap_condition_exit_pp0_iter0_stage25)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if ((1'b0 == ap_block_pp0_stage25_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage26;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage25;
            end
        end
        ap_ST_fsm_pp0_stage26 : begin
            if ((1'b0 == ap_block_pp0_stage26_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage27;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage26;
            end
        end
        ap_ST_fsm_pp0_stage27 : begin
            if ((1'b0 == ap_block_pp0_stage27_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage28;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage27;
            end
        end
        ap_ST_fsm_pp0_stage28 : begin
            if ((1'b0 == ap_block_pp0_stage28_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage29;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage28;
            end
        end
        ap_ST_fsm_pp0_stage29 : begin
            if ((1'b0 == ap_block_pp0_stage29_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage30;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage29;
            end
        end
        ap_ST_fsm_pp0_stage30 : begin
            if ((1'b0 == ap_block_pp0_stage30_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage31;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage30;
            end
        end
        ap_ST_fsm_pp0_stage31 : begin
            if ((1'b0 == ap_block_pp0_stage31_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage32;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage31;
            end
        end
        ap_ST_fsm_pp0_stage32 : begin
            if ((1'b0 == ap_block_pp0_stage32_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage33;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage32;
            end
        end
        ap_ST_fsm_pp0_stage33 : begin
            if ((1'b0 == ap_block_pp0_stage33_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage34;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage33;
            end
        end
        ap_ST_fsm_pp0_stage34 : begin
            if ((1'b0 == ap_block_pp0_stage34_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage35;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage34;
            end
        end
        ap_ST_fsm_pp0_stage35 : begin
            if ((1'b0 == ap_block_pp0_stage35_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage36;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage35;
            end
        end
        ap_ST_fsm_pp0_stage36 : begin
            if ((1'b0 == ap_block_pp0_stage36_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage37;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage36;
            end
        end
        ap_ST_fsm_pp0_stage37 : begin
            if ((1'b0 == ap_block_pp0_stage37_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage38;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage37;
            end
        end
        ap_ST_fsm_pp0_stage38 : begin
            if ((1'b0 == ap_block_pp0_stage38_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage39;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage38;
            end
        end
        ap_ST_fsm_pp0_stage39 : begin
            if ((1'b0 == ap_block_pp0_stage39_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage40;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage39;
            end
        end
        ap_ST_fsm_pp0_stage40 : begin
            if ((1'b0 == ap_block_pp0_stage40_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage41;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage40;
            end
        end
        ap_ST_fsm_pp0_stage41 : begin
            if ((1'b0 == ap_block_pp0_stage41_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage42;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage41;
            end
        end
        ap_ST_fsm_pp0_stage42 : begin
            if ((1'b0 == ap_block_pp0_stage42_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage43;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage42;
            end
        end
        ap_ST_fsm_pp0_stage43 : begin
            if ((1'b0 == ap_block_pp0_stage43_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage44;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage43;
            end
        end
        ap_ST_fsm_pp0_stage44 : begin
            if ((1'b0 == ap_block_pp0_stage44_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage45;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage44;
            end
        end
        ap_ST_fsm_pp0_stage45 : begin
            if ((1'b0 == ap_block_pp0_stage45_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage46;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage45;
            end
        end
        ap_ST_fsm_pp0_stage46 : begin
            if ((1'b0 == ap_block_pp0_stage46_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage47;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage46;
            end
        end
        ap_ST_fsm_pp0_stage47 : begin
            if ((1'b0 == ap_block_pp0_stage47_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage48;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage47;
            end
        end
        ap_ST_fsm_pp0_stage48 : begin
            if ((1'b0 == ap_block_pp0_stage48_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage49;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage48;
            end
        end
        ap_ST_fsm_pp0_stage49 : begin
            if ((1'b0 == ap_block_pp0_stage49_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage50;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage49;
            end
        end
        ap_ST_fsm_pp0_stage50 : begin
            if ((1'b0 == ap_block_pp0_stage50_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage51;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage50;
            end
        end
        ap_ST_fsm_pp0_stage51 : begin
            if ((1'b0 == ap_block_pp0_stage51_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage52;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage51;
            end
        end
        ap_ST_fsm_pp0_stage52 : begin
            if ((1'b0 == ap_block_pp0_stage52_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage53;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage52;
            end
        end
        ap_ST_fsm_pp0_stage53 : begin
            if ((1'b0 == ap_block_pp0_stage53_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage54;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage53;
            end
        end
        ap_ST_fsm_pp0_stage54 : begin
            if ((1'b0 == ap_block_pp0_stage54_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage55;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage54;
            end
        end
        ap_ST_fsm_pp0_stage55 : begin
            if ((1'b0 == ap_block_pp0_stage55_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage56;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage55;
            end
        end
        ap_ST_fsm_pp0_stage56 : begin
            if ((1'b0 == ap_block_pp0_stage56_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage57;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage56;
            end
        end
        ap_ST_fsm_pp0_stage57 : begin
            if ((1'b0 == ap_block_pp0_stage57_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage58;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage57;
            end
        end
        ap_ST_fsm_pp0_stage58 : begin
            if ((1'b0 == ap_block_pp0_stage58_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage59;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage58;
            end
        end
        ap_ST_fsm_pp0_stage59 : begin
            if ((1'b0 == ap_block_pp0_stage59_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage60;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage59;
            end
        end
        ap_ST_fsm_pp0_stage60 : begin
            if ((1'b0 == ap_block_pp0_stage60_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage61;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage60;
            end
        end
        ap_ST_fsm_pp0_stage61 : begin
            if ((1'b0 == ap_block_pp0_stage61_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage62;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage61;
            end
        end
        ap_ST_fsm_pp0_stage62 : begin
            if ((1'b0 == ap_block_pp0_stage62_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage63;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage62;
            end
        end
        ap_ST_fsm_pp0_stage63 : begin
            if ((1'b0 == ap_block_pp0_stage63_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage64;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage63;
            end
        end
        ap_ST_fsm_pp0_stage64 : begin
            if ((1'b0 == ap_block_pp0_stage64_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage65;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage64;
            end
        end
        ap_ST_fsm_pp0_stage65 : begin
            if ((1'b0 == ap_block_pp0_stage65_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage66;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage65;
            end
        end
        ap_ST_fsm_pp0_stage66 : begin
            if ((1'b0 == ap_block_pp0_stage66_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage67;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage66;
            end
        end
        ap_ST_fsm_pp0_stage67 : begin
            if ((1'b0 == ap_block_pp0_stage67_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage68;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage67;
            end
        end
        ap_ST_fsm_pp0_stage68 : begin
            if ((1'b0 == ap_block_pp0_stage68_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage69;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage68;
            end
        end
        ap_ST_fsm_pp0_stage69 : begin
            if ((1'b0 == ap_block_pp0_stage69_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage70;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage69;
            end
        end
        ap_ST_fsm_pp0_stage70 : begin
            if ((1'b0 == ap_block_pp0_stage70_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage71;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage70;
            end
        end
        ap_ST_fsm_pp0_stage71 : begin
            if ((1'b0 == ap_block_pp0_stage71_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage71;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign JcoupLocal_0_0_address0 = grp_TrotterUnit_fu_402_JcoupLocal_address0;

assign JcoupLocal_0_0_address1 = grp_TrotterUnit_fu_402_JcoupLocal_address1;

assign JcoupLocal_0_10_address0 = grp_TrotterUnit_fu_402_JcoupLocal25_address0;

assign JcoupLocal_0_10_address1 = grp_TrotterUnit_fu_402_JcoupLocal25_address1;

assign JcoupLocal_0_11_address0 = grp_TrotterUnit_fu_402_JcoupLocal26_address0;

assign JcoupLocal_0_11_address1 = grp_TrotterUnit_fu_402_JcoupLocal26_address1;

assign JcoupLocal_0_12_address0 = grp_TrotterUnit_fu_402_JcoupLocal27_address0;

assign JcoupLocal_0_12_address1 = grp_TrotterUnit_fu_402_JcoupLocal27_address1;

assign JcoupLocal_0_13_address0 = grp_TrotterUnit_fu_402_JcoupLocal28_address0;

assign JcoupLocal_0_13_address1 = grp_TrotterUnit_fu_402_JcoupLocal28_address1;

assign JcoupLocal_0_14_address0 = grp_TrotterUnit_fu_402_JcoupLocal29_address0;

assign JcoupLocal_0_14_address1 = grp_TrotterUnit_fu_402_JcoupLocal29_address1;

assign JcoupLocal_0_15_address0 = grp_TrotterUnit_fu_402_JcoupLocal30_address0;

assign JcoupLocal_0_15_address1 = grp_TrotterUnit_fu_402_JcoupLocal30_address1;

assign JcoupLocal_0_1_address0 = grp_TrotterUnit_fu_402_JcoupLocal16_address0;

assign JcoupLocal_0_1_address1 = grp_TrotterUnit_fu_402_JcoupLocal16_address1;

assign JcoupLocal_0_2_address0 = grp_TrotterUnit_fu_402_JcoupLocal17_address0;

assign JcoupLocal_0_2_address1 = grp_TrotterUnit_fu_402_JcoupLocal17_address1;

assign JcoupLocal_0_3_address0 = grp_TrotterUnit_fu_402_JcoupLocal18_address0;

assign JcoupLocal_0_3_address1 = grp_TrotterUnit_fu_402_JcoupLocal18_address1;

assign JcoupLocal_0_4_address0 = grp_TrotterUnit_fu_402_JcoupLocal19_address0;

assign JcoupLocal_0_4_address1 = grp_TrotterUnit_fu_402_JcoupLocal19_address1;

assign JcoupLocal_0_5_address0 = grp_TrotterUnit_fu_402_JcoupLocal20_address0;

assign JcoupLocal_0_5_address1 = grp_TrotterUnit_fu_402_JcoupLocal20_address1;

assign JcoupLocal_0_6_address0 = grp_TrotterUnit_fu_402_JcoupLocal21_address0;

assign JcoupLocal_0_6_address1 = grp_TrotterUnit_fu_402_JcoupLocal21_address1;

assign JcoupLocal_0_7_address0 = grp_TrotterUnit_fu_402_JcoupLocal22_address0;

assign JcoupLocal_0_7_address1 = grp_TrotterUnit_fu_402_JcoupLocal22_address1;

assign JcoupLocal_0_8_address0 = grp_TrotterUnit_fu_402_JcoupLocal23_address0;

assign JcoupLocal_0_8_address1 = grp_TrotterUnit_fu_402_JcoupLocal23_address1;

assign JcoupLocal_0_9_address0 = grp_TrotterUnit_fu_402_JcoupLocal24_address0;

assign JcoupLocal_0_9_address1 = grp_TrotterUnit_fu_402_JcoupLocal24_address1;

assign JcoupLocal_1_0_address0 = grp_TrotterUnit_fu_402_JcoupLocal_address0;

assign JcoupLocal_1_0_address1 = grp_TrotterUnit_fu_402_JcoupLocal_address1;

assign JcoupLocal_1_10_address0 = grp_TrotterUnit_fu_402_JcoupLocal25_address0;

assign JcoupLocal_1_10_address1 = grp_TrotterUnit_fu_402_JcoupLocal25_address1;

assign JcoupLocal_1_11_address0 = grp_TrotterUnit_fu_402_JcoupLocal26_address0;

assign JcoupLocal_1_11_address1 = grp_TrotterUnit_fu_402_JcoupLocal26_address1;

assign JcoupLocal_1_12_address0 = grp_TrotterUnit_fu_402_JcoupLocal27_address0;

assign JcoupLocal_1_12_address1 = grp_TrotterUnit_fu_402_JcoupLocal27_address1;

assign JcoupLocal_1_13_address0 = grp_TrotterUnit_fu_402_JcoupLocal28_address0;

assign JcoupLocal_1_13_address1 = grp_TrotterUnit_fu_402_JcoupLocal28_address1;

assign JcoupLocal_1_14_address0 = grp_TrotterUnit_fu_402_JcoupLocal29_address0;

assign JcoupLocal_1_14_address1 = grp_TrotterUnit_fu_402_JcoupLocal29_address1;

assign JcoupLocal_1_15_address0 = grp_TrotterUnit_fu_402_JcoupLocal30_address0;

assign JcoupLocal_1_15_address1 = grp_TrotterUnit_fu_402_JcoupLocal30_address1;

assign JcoupLocal_1_1_address0 = grp_TrotterUnit_fu_402_JcoupLocal16_address0;

assign JcoupLocal_1_1_address1 = grp_TrotterUnit_fu_402_JcoupLocal16_address1;

assign JcoupLocal_1_2_address0 = grp_TrotterUnit_fu_402_JcoupLocal17_address0;

assign JcoupLocal_1_2_address1 = grp_TrotterUnit_fu_402_JcoupLocal17_address1;

assign JcoupLocal_1_3_address0 = grp_TrotterUnit_fu_402_JcoupLocal18_address0;

assign JcoupLocal_1_3_address1 = grp_TrotterUnit_fu_402_JcoupLocal18_address1;

assign JcoupLocal_1_4_address0 = grp_TrotterUnit_fu_402_JcoupLocal19_address0;

assign JcoupLocal_1_4_address1 = grp_TrotterUnit_fu_402_JcoupLocal19_address1;

assign JcoupLocal_1_5_address0 = grp_TrotterUnit_fu_402_JcoupLocal20_address0;

assign JcoupLocal_1_5_address1 = grp_TrotterUnit_fu_402_JcoupLocal20_address1;

assign JcoupLocal_1_6_address0 = grp_TrotterUnit_fu_402_JcoupLocal21_address0;

assign JcoupLocal_1_6_address1 = grp_TrotterUnit_fu_402_JcoupLocal21_address1;

assign JcoupLocal_1_7_address0 = grp_TrotterUnit_fu_402_JcoupLocal22_address0;

assign JcoupLocal_1_7_address1 = grp_TrotterUnit_fu_402_JcoupLocal22_address1;

assign JcoupLocal_1_8_address0 = grp_TrotterUnit_fu_402_JcoupLocal23_address0;

assign JcoupLocal_1_8_address1 = grp_TrotterUnit_fu_402_JcoupLocal23_address1;

assign JcoupLocal_1_9_address0 = grp_TrotterUnit_fu_402_JcoupLocal24_address0;

assign JcoupLocal_1_9_address1 = grp_TrotterUnit_fu_402_JcoupLocal24_address1;

assign JcoupLocal_2_0_address0 = grp_TrotterUnit_fu_402_JcoupLocal_address0;

assign JcoupLocal_2_0_address1 = grp_TrotterUnit_fu_402_JcoupLocal_address1;

assign JcoupLocal_2_10_address0 = grp_TrotterUnit_fu_402_JcoupLocal25_address0;

assign JcoupLocal_2_10_address1 = grp_TrotterUnit_fu_402_JcoupLocal25_address1;

assign JcoupLocal_2_11_address0 = grp_TrotterUnit_fu_402_JcoupLocal26_address0;

assign JcoupLocal_2_11_address1 = grp_TrotterUnit_fu_402_JcoupLocal26_address1;

assign JcoupLocal_2_12_address0 = grp_TrotterUnit_fu_402_JcoupLocal27_address0;

assign JcoupLocal_2_12_address1 = grp_TrotterUnit_fu_402_JcoupLocal27_address1;

assign JcoupLocal_2_13_address0 = grp_TrotterUnit_fu_402_JcoupLocal28_address0;

assign JcoupLocal_2_13_address1 = grp_TrotterUnit_fu_402_JcoupLocal28_address1;

assign JcoupLocal_2_14_address0 = grp_TrotterUnit_fu_402_JcoupLocal29_address0;

assign JcoupLocal_2_14_address1 = grp_TrotterUnit_fu_402_JcoupLocal29_address1;

assign JcoupLocal_2_15_address0 = grp_TrotterUnit_fu_402_JcoupLocal30_address0;

assign JcoupLocal_2_15_address1 = grp_TrotterUnit_fu_402_JcoupLocal30_address1;

assign JcoupLocal_2_1_address0 = grp_TrotterUnit_fu_402_JcoupLocal16_address0;

assign JcoupLocal_2_1_address1 = grp_TrotterUnit_fu_402_JcoupLocal16_address1;

assign JcoupLocal_2_2_address0 = grp_TrotterUnit_fu_402_JcoupLocal17_address0;

assign JcoupLocal_2_2_address1 = grp_TrotterUnit_fu_402_JcoupLocal17_address1;

assign JcoupLocal_2_3_address0 = grp_TrotterUnit_fu_402_JcoupLocal18_address0;

assign JcoupLocal_2_3_address1 = grp_TrotterUnit_fu_402_JcoupLocal18_address1;

assign JcoupLocal_2_4_address0 = grp_TrotterUnit_fu_402_JcoupLocal19_address0;

assign JcoupLocal_2_4_address1 = grp_TrotterUnit_fu_402_JcoupLocal19_address1;

assign JcoupLocal_2_5_address0 = grp_TrotterUnit_fu_402_JcoupLocal20_address0;

assign JcoupLocal_2_5_address1 = grp_TrotterUnit_fu_402_JcoupLocal20_address1;

assign JcoupLocal_2_6_address0 = grp_TrotterUnit_fu_402_JcoupLocal21_address0;

assign JcoupLocal_2_6_address1 = grp_TrotterUnit_fu_402_JcoupLocal21_address1;

assign JcoupLocal_2_7_address0 = grp_TrotterUnit_fu_402_JcoupLocal22_address0;

assign JcoupLocal_2_7_address1 = grp_TrotterUnit_fu_402_JcoupLocal22_address1;

assign JcoupLocal_2_8_address0 = grp_TrotterUnit_fu_402_JcoupLocal23_address0;

assign JcoupLocal_2_8_address1 = grp_TrotterUnit_fu_402_JcoupLocal23_address1;

assign JcoupLocal_2_9_address0 = grp_TrotterUnit_fu_402_JcoupLocal24_address0;

assign JcoupLocal_2_9_address1 = grp_TrotterUnit_fu_402_JcoupLocal24_address1;

assign JcoupLocal_3_0_address0 = grp_TrotterUnit_fu_402_JcoupLocal_address0;

assign JcoupLocal_3_0_address1 = grp_TrotterUnit_fu_402_JcoupLocal_address1;

assign JcoupLocal_3_10_address0 = grp_TrotterUnit_fu_402_JcoupLocal25_address0;

assign JcoupLocal_3_10_address1 = grp_TrotterUnit_fu_402_JcoupLocal25_address1;

assign JcoupLocal_3_11_address0 = grp_TrotterUnit_fu_402_JcoupLocal26_address0;

assign JcoupLocal_3_11_address1 = grp_TrotterUnit_fu_402_JcoupLocal26_address1;

assign JcoupLocal_3_12_address0 = grp_TrotterUnit_fu_402_JcoupLocal27_address0;

assign JcoupLocal_3_12_address1 = grp_TrotterUnit_fu_402_JcoupLocal27_address1;

assign JcoupLocal_3_13_address0 = grp_TrotterUnit_fu_402_JcoupLocal28_address0;

assign JcoupLocal_3_13_address1 = grp_TrotterUnit_fu_402_JcoupLocal28_address1;

assign JcoupLocal_3_14_address0 = grp_TrotterUnit_fu_402_JcoupLocal29_address0;

assign JcoupLocal_3_14_address1 = grp_TrotterUnit_fu_402_JcoupLocal29_address1;

assign JcoupLocal_3_15_address0 = grp_TrotterUnit_fu_402_JcoupLocal30_address0;

assign JcoupLocal_3_15_address1 = grp_TrotterUnit_fu_402_JcoupLocal30_address1;

assign JcoupLocal_3_1_address0 = grp_TrotterUnit_fu_402_JcoupLocal16_address0;

assign JcoupLocal_3_1_address1 = grp_TrotterUnit_fu_402_JcoupLocal16_address1;

assign JcoupLocal_3_2_address0 = grp_TrotterUnit_fu_402_JcoupLocal17_address0;

assign JcoupLocal_3_2_address1 = grp_TrotterUnit_fu_402_JcoupLocal17_address1;

assign JcoupLocal_3_3_address0 = grp_TrotterUnit_fu_402_JcoupLocal18_address0;

assign JcoupLocal_3_3_address1 = grp_TrotterUnit_fu_402_JcoupLocal18_address1;

assign JcoupLocal_3_4_address0 = grp_TrotterUnit_fu_402_JcoupLocal19_address0;

assign JcoupLocal_3_4_address1 = grp_TrotterUnit_fu_402_JcoupLocal19_address1;

assign JcoupLocal_3_5_address0 = grp_TrotterUnit_fu_402_JcoupLocal20_address0;

assign JcoupLocal_3_5_address1 = grp_TrotterUnit_fu_402_JcoupLocal20_address1;

assign JcoupLocal_3_6_address0 = grp_TrotterUnit_fu_402_JcoupLocal21_address0;

assign JcoupLocal_3_6_address1 = grp_TrotterUnit_fu_402_JcoupLocal21_address1;

assign JcoupLocal_3_7_address0 = grp_TrotterUnit_fu_402_JcoupLocal22_address0;

assign JcoupLocal_3_7_address1 = grp_TrotterUnit_fu_402_JcoupLocal22_address1;

assign JcoupLocal_3_8_address0 = grp_TrotterUnit_fu_402_JcoupLocal23_address0;

assign JcoupLocal_3_8_address1 = grp_TrotterUnit_fu_402_JcoupLocal23_address1;

assign JcoupLocal_3_9_address0 = grp_TrotterUnit_fu_402_JcoupLocal24_address0;

assign JcoupLocal_3_9_address1 = grp_TrotterUnit_fu_402_JcoupLocal24_address1;

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_pp0_stage1 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_pp0_stage10 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_pp0_stage11 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_pp0_stage12 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_pp0_stage13 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_pp0_stage14 = ap_CS_fsm[32'd14];

assign ap_CS_fsm_pp0_stage15 = ap_CS_fsm[32'd15];

assign ap_CS_fsm_pp0_stage16 = ap_CS_fsm[32'd16];

assign ap_CS_fsm_pp0_stage17 = ap_CS_fsm[32'd17];

assign ap_CS_fsm_pp0_stage18 = ap_CS_fsm[32'd18];

assign ap_CS_fsm_pp0_stage19 = ap_CS_fsm[32'd19];

assign ap_CS_fsm_pp0_stage2 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_pp0_stage20 = ap_CS_fsm[32'd20];

assign ap_CS_fsm_pp0_stage21 = ap_CS_fsm[32'd21];

assign ap_CS_fsm_pp0_stage22 = ap_CS_fsm[32'd22];

assign ap_CS_fsm_pp0_stage23 = ap_CS_fsm[32'd23];

assign ap_CS_fsm_pp0_stage24 = ap_CS_fsm[32'd24];

assign ap_CS_fsm_pp0_stage25 = ap_CS_fsm[32'd25];

assign ap_CS_fsm_pp0_stage26 = ap_CS_fsm[32'd26];

assign ap_CS_fsm_pp0_stage27 = ap_CS_fsm[32'd27];

assign ap_CS_fsm_pp0_stage28 = ap_CS_fsm[32'd28];

assign ap_CS_fsm_pp0_stage29 = ap_CS_fsm[32'd29];

assign ap_CS_fsm_pp0_stage3 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_pp0_stage30 = ap_CS_fsm[32'd30];

assign ap_CS_fsm_pp0_stage31 = ap_CS_fsm[32'd31];

assign ap_CS_fsm_pp0_stage32 = ap_CS_fsm[32'd32];

assign ap_CS_fsm_pp0_stage33 = ap_CS_fsm[32'd33];

assign ap_CS_fsm_pp0_stage4 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_pp0_stage5 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_pp0_stage6 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_pp0_stage7 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_pp0_stage71 = ap_CS_fsm[32'd71];

assign ap_CS_fsm_pp0_stage8 = ap_CS_fsm[32'd8];

assign ap_CS_fsm_pp0_stage9 = ap_CS_fsm[32'd9];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage10 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage10_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage11 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage11_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage12 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage12_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage13 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage13_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage14 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage14_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage15 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage15_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage16 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage16_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage16_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage17 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage17_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage17_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage18 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage18_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage19 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage19_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage20 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage20_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage21 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage21_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage22 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage22_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage23 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage23_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage24 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage24_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage24_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage25 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage25_01001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage25_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage25_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage26 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage26_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage27 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage27_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage28 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage28_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage29 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage29_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage30 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage30_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage31 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage31_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage32 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage32_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage33 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage33_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage34_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage35_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage36_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage37_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage38_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage39_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage40_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage41_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage42_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage43_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage44_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage45_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage46_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage47_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage48_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage49_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage5 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage50_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage51_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage52_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage53_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage54_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage55_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage56_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage57_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage58_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage59_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage5_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage6 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage60_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage61_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage62_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage63_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage64_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage65_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage66_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage67_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage68_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage69_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage6_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage7 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage70_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage71_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage7_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage8 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage8_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage8_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage9 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage9_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage9_subdone = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage9_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage10_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage11_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage12_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage13_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp0_stage14_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state16_pp0_stage15_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state17_pp0_stage16_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state18_pp0_stage17_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state19_pp0_stage18_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state1_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state20_pp0_stage19_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state21_pp0_stage20_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state22_pp0_stage21_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state23_pp0_stage22_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state24_pp0_stage23_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state25_pp0_stage24_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state26_pp0_stage25_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state27_pp0_stage26_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state28_pp0_stage27_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state29_pp0_stage28_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage1_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state30_pp0_stage29_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state31_pp0_stage30_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state32_pp0_stage31_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state33_pp0_stage32_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state34_pp0_stage33_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state35_pp0_stage34_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state36_pp0_stage35_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state37_pp0_stage36_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state38_pp0_stage37_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state39_pp0_stage38_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage2_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state40_pp0_stage39_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state41_pp0_stage40_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state42_pp0_stage41_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state43_pp0_stage42_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state44_pp0_stage43_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state45_pp0_stage44_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state46_pp0_stage45_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state47_pp0_stage46_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state48_pp0_stage47_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state49_pp0_stage48_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage3_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state50_pp0_stage49_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state51_pp0_stage50_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state52_pp0_stage51_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state53_pp0_stage52_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state54_pp0_stage53_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state55_pp0_stage54_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state56_pp0_stage55_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state57_pp0_stage56_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state58_pp0_stage57_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state59_pp0_stage58_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage4_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state60_pp0_stage59_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state61_pp0_stage60_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state62_pp0_stage61_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state63_pp0_stage62_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state64_pp0_stage63_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state65_pp0_stage64_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state66_pp0_stage65_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state67_pp0_stage66_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state68_pp0_stage67_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state69_pp0_stage68_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage5_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state70_pp0_stage69_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state71_pp0_stage70_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state72_pp0_stage71_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state73_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state74_pp0_stage1_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state75_pp0_stage2_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state76_pp0_stage3_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state77_pp0_stage4_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state78_pp0_stage5_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state79_pp0_stage6_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage6_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state80_pp0_stage7_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state81_pp0_stage8_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state82_pp0_stage9_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state83_pp0_stage10_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state84_pp0_stage11_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state85_pp0_stage12_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state86_pp0_stage13_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state87_pp0_stage14_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state88_pp0_stage15_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state89_pp0_stage16_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage7_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state90_pp0_stage17_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state91_pp0_stage18_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state92_pp0_stage19_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state93_pp0_stage20_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state94_pp0_stage21_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state95_pp0_stage22_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state96_pp0_stage23_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state97_pp0_stage24_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state98_pp0_stage25_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage8_iter0 = ~(1'b1 == 1'b1);

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage25;

assign dH_0_3_out = dH_0_1_fu_328;

assign dH_1_3_out = dH_1_6_fu_332;

assign dH_2_3_out = dH_2_1_fu_336;

assign dH_3_3_out = dH_3_1_fu_340;

assign grp_TrotterUnit_fu_402_ap_start = grp_TrotterUnit_fu_402_ap_start_reg;

assign packOfst_3_fu_638_p2 = (packOfst_fu_324 + 9'd16);

assign step_3_fu_615_p2 = (ap_sig_allocacmp_step_2 + 13'd256);

assign tmp_fu_607_p3 = ap_sig_allocacmp_step_2[32'd12];

assign trottersLocal_V_0_0_address0 = grp_TrotterUnit_fu_402_trotters_address0;

assign trottersLocal_V_0_0_address1 = grp_TrotterUnit_fu_402_trotters_address1;

assign trottersLocal_V_0_10_address0 = grp_TrotterUnit_fu_402_trotters10_address0;

assign trottersLocal_V_0_10_address1 = grp_TrotterUnit_fu_402_trotters10_address1;

assign trottersLocal_V_0_11_address0 = grp_TrotterUnit_fu_402_trotters11_address0;

assign trottersLocal_V_0_11_address1 = grp_TrotterUnit_fu_402_trotters11_address1;

assign trottersLocal_V_0_12_address0 = grp_TrotterUnit_fu_402_trotters12_address0;

assign trottersLocal_V_0_12_address1 = grp_TrotterUnit_fu_402_trotters12_address1;

assign trottersLocal_V_0_13_address0 = grp_TrotterUnit_fu_402_trotters13_address0;

assign trottersLocal_V_0_13_address1 = grp_TrotterUnit_fu_402_trotters13_address1;

assign trottersLocal_V_0_14_address0 = grp_TrotterUnit_fu_402_trotters14_address0;

assign trottersLocal_V_0_14_address1 = grp_TrotterUnit_fu_402_trotters14_address1;

assign trottersLocal_V_0_15_address0 = grp_TrotterUnit_fu_402_trotters15_address0;

assign trottersLocal_V_0_15_address1 = grp_TrotterUnit_fu_402_trotters15_address1;

assign trottersLocal_V_0_1_address0 = grp_TrotterUnit_fu_402_trotters1_address0;

assign trottersLocal_V_0_1_address1 = grp_TrotterUnit_fu_402_trotters1_address1;

assign trottersLocal_V_0_2_address0 = grp_TrotterUnit_fu_402_trotters2_address0;

assign trottersLocal_V_0_2_address1 = grp_TrotterUnit_fu_402_trotters2_address1;

assign trottersLocal_V_0_3_address0 = grp_TrotterUnit_fu_402_trotters3_address0;

assign trottersLocal_V_0_3_address1 = grp_TrotterUnit_fu_402_trotters3_address1;

assign trottersLocal_V_0_4_address0 = grp_TrotterUnit_fu_402_trotters4_address0;

assign trottersLocal_V_0_4_address1 = grp_TrotterUnit_fu_402_trotters4_address1;

assign trottersLocal_V_0_5_address0 = grp_TrotterUnit_fu_402_trotters5_address0;

assign trottersLocal_V_0_5_address1 = grp_TrotterUnit_fu_402_trotters5_address1;

assign trottersLocal_V_0_6_address0 = grp_TrotterUnit_fu_402_trotters6_address0;

assign trottersLocal_V_0_6_address1 = grp_TrotterUnit_fu_402_trotters6_address1;

assign trottersLocal_V_0_7_address0 = grp_TrotterUnit_fu_402_trotters7_address0;

assign trottersLocal_V_0_7_address1 = grp_TrotterUnit_fu_402_trotters7_address1;

assign trottersLocal_V_0_8_address0 = grp_TrotterUnit_fu_402_trotters8_address0;

assign trottersLocal_V_0_8_address1 = grp_TrotterUnit_fu_402_trotters8_address1;

assign trottersLocal_V_0_9_address0 = grp_TrotterUnit_fu_402_trotters9_address0;

assign trottersLocal_V_0_9_address1 = grp_TrotterUnit_fu_402_trotters9_address1;

assign trottersLocal_V_1_0_address0 = grp_TrotterUnit_fu_402_trotters_address0;

assign trottersLocal_V_1_0_address1 = grp_TrotterUnit_fu_402_trotters_address1;

assign trottersLocal_V_1_10_address0 = grp_TrotterUnit_fu_402_trotters10_address0;

assign trottersLocal_V_1_10_address1 = grp_TrotterUnit_fu_402_trotters10_address1;

assign trottersLocal_V_1_11_address0 = grp_TrotterUnit_fu_402_trotters11_address0;

assign trottersLocal_V_1_11_address1 = grp_TrotterUnit_fu_402_trotters11_address1;

assign trottersLocal_V_1_12_address0 = grp_TrotterUnit_fu_402_trotters12_address0;

assign trottersLocal_V_1_12_address1 = grp_TrotterUnit_fu_402_trotters12_address1;

assign trottersLocal_V_1_13_address0 = grp_TrotterUnit_fu_402_trotters13_address0;

assign trottersLocal_V_1_13_address1 = grp_TrotterUnit_fu_402_trotters13_address1;

assign trottersLocal_V_1_14_address0 = grp_TrotterUnit_fu_402_trotters14_address0;

assign trottersLocal_V_1_14_address1 = grp_TrotterUnit_fu_402_trotters14_address1;

assign trottersLocal_V_1_15_address0 = grp_TrotterUnit_fu_402_trotters15_address0;

assign trottersLocal_V_1_15_address1 = grp_TrotterUnit_fu_402_trotters15_address1;

assign trottersLocal_V_1_1_address0 = grp_TrotterUnit_fu_402_trotters1_address0;

assign trottersLocal_V_1_1_address1 = grp_TrotterUnit_fu_402_trotters1_address1;

assign trottersLocal_V_1_2_address0 = grp_TrotterUnit_fu_402_trotters2_address0;

assign trottersLocal_V_1_2_address1 = grp_TrotterUnit_fu_402_trotters2_address1;

assign trottersLocal_V_1_3_address0 = grp_TrotterUnit_fu_402_trotters3_address0;

assign trottersLocal_V_1_3_address1 = grp_TrotterUnit_fu_402_trotters3_address1;

assign trottersLocal_V_1_4_address0 = grp_TrotterUnit_fu_402_trotters4_address0;

assign trottersLocal_V_1_4_address1 = grp_TrotterUnit_fu_402_trotters4_address1;

assign trottersLocal_V_1_5_address0 = grp_TrotterUnit_fu_402_trotters5_address0;

assign trottersLocal_V_1_5_address1 = grp_TrotterUnit_fu_402_trotters5_address1;

assign trottersLocal_V_1_6_address0 = grp_TrotterUnit_fu_402_trotters6_address0;

assign trottersLocal_V_1_6_address1 = grp_TrotterUnit_fu_402_trotters6_address1;

assign trottersLocal_V_1_7_address0 = grp_TrotterUnit_fu_402_trotters7_address0;

assign trottersLocal_V_1_7_address1 = grp_TrotterUnit_fu_402_trotters7_address1;

assign trottersLocal_V_1_8_address0 = grp_TrotterUnit_fu_402_trotters8_address0;

assign trottersLocal_V_1_8_address1 = grp_TrotterUnit_fu_402_trotters8_address1;

assign trottersLocal_V_1_9_address0 = grp_TrotterUnit_fu_402_trotters9_address0;

assign trottersLocal_V_1_9_address1 = grp_TrotterUnit_fu_402_trotters9_address1;

assign trottersLocal_V_2_0_address0 = grp_TrotterUnit_fu_402_trotters_address0;

assign trottersLocal_V_2_0_address1 = grp_TrotterUnit_fu_402_trotters_address1;

assign trottersLocal_V_2_10_address0 = grp_TrotterUnit_fu_402_trotters10_address0;

assign trottersLocal_V_2_10_address1 = grp_TrotterUnit_fu_402_trotters10_address1;

assign trottersLocal_V_2_11_address0 = grp_TrotterUnit_fu_402_trotters11_address0;

assign trottersLocal_V_2_11_address1 = grp_TrotterUnit_fu_402_trotters11_address1;

assign trottersLocal_V_2_12_address0 = grp_TrotterUnit_fu_402_trotters12_address0;

assign trottersLocal_V_2_12_address1 = grp_TrotterUnit_fu_402_trotters12_address1;

assign trottersLocal_V_2_13_address0 = grp_TrotterUnit_fu_402_trotters13_address0;

assign trottersLocal_V_2_13_address1 = grp_TrotterUnit_fu_402_trotters13_address1;

assign trottersLocal_V_2_14_address0 = grp_TrotterUnit_fu_402_trotters14_address0;

assign trottersLocal_V_2_14_address1 = grp_TrotterUnit_fu_402_trotters14_address1;

assign trottersLocal_V_2_15_address0 = grp_TrotterUnit_fu_402_trotters15_address0;

assign trottersLocal_V_2_15_address1 = grp_TrotterUnit_fu_402_trotters15_address1;

assign trottersLocal_V_2_1_address0 = grp_TrotterUnit_fu_402_trotters1_address0;

assign trottersLocal_V_2_1_address1 = grp_TrotterUnit_fu_402_trotters1_address1;

assign trottersLocal_V_2_2_address0 = grp_TrotterUnit_fu_402_trotters2_address0;

assign trottersLocal_V_2_2_address1 = grp_TrotterUnit_fu_402_trotters2_address1;

assign trottersLocal_V_2_3_address0 = grp_TrotterUnit_fu_402_trotters3_address0;

assign trottersLocal_V_2_3_address1 = grp_TrotterUnit_fu_402_trotters3_address1;

assign trottersLocal_V_2_4_address0 = grp_TrotterUnit_fu_402_trotters4_address0;

assign trottersLocal_V_2_4_address1 = grp_TrotterUnit_fu_402_trotters4_address1;

assign trottersLocal_V_2_5_address0 = grp_TrotterUnit_fu_402_trotters5_address0;

assign trottersLocal_V_2_5_address1 = grp_TrotterUnit_fu_402_trotters5_address1;

assign trottersLocal_V_2_6_address0 = grp_TrotterUnit_fu_402_trotters6_address0;

assign trottersLocal_V_2_6_address1 = grp_TrotterUnit_fu_402_trotters6_address1;

assign trottersLocal_V_2_7_address0 = grp_TrotterUnit_fu_402_trotters7_address0;

assign trottersLocal_V_2_7_address1 = grp_TrotterUnit_fu_402_trotters7_address1;

assign trottersLocal_V_2_8_address0 = grp_TrotterUnit_fu_402_trotters8_address0;

assign trottersLocal_V_2_8_address1 = grp_TrotterUnit_fu_402_trotters8_address1;

assign trottersLocal_V_2_9_address0 = grp_TrotterUnit_fu_402_trotters9_address0;

assign trottersLocal_V_2_9_address1 = grp_TrotterUnit_fu_402_trotters9_address1;

assign trottersLocal_V_3_0_address0 = grp_TrotterUnit_fu_402_trotters_address0;

assign trottersLocal_V_3_0_address1 = grp_TrotterUnit_fu_402_trotters_address1;

assign trottersLocal_V_3_10_address0 = grp_TrotterUnit_fu_402_trotters10_address0;

assign trottersLocal_V_3_10_address1 = grp_TrotterUnit_fu_402_trotters10_address1;

assign trottersLocal_V_3_11_address0 = grp_TrotterUnit_fu_402_trotters11_address0;

assign trottersLocal_V_3_11_address1 = grp_TrotterUnit_fu_402_trotters11_address1;

assign trottersLocal_V_3_12_address0 = grp_TrotterUnit_fu_402_trotters12_address0;

assign trottersLocal_V_3_12_address1 = grp_TrotterUnit_fu_402_trotters12_address1;

assign trottersLocal_V_3_13_address0 = grp_TrotterUnit_fu_402_trotters13_address0;

assign trottersLocal_V_3_13_address1 = grp_TrotterUnit_fu_402_trotters13_address1;

assign trottersLocal_V_3_14_address0 = grp_TrotterUnit_fu_402_trotters14_address0;

assign trottersLocal_V_3_14_address1 = grp_TrotterUnit_fu_402_trotters14_address1;

assign trottersLocal_V_3_15_address0 = grp_TrotterUnit_fu_402_trotters15_address0;

assign trottersLocal_V_3_15_address1 = grp_TrotterUnit_fu_402_trotters15_address1;

assign trottersLocal_V_3_1_address0 = grp_TrotterUnit_fu_402_trotters1_address0;

assign trottersLocal_V_3_1_address1 = grp_TrotterUnit_fu_402_trotters1_address1;

assign trottersLocal_V_3_2_address0 = grp_TrotterUnit_fu_402_trotters2_address0;

assign trottersLocal_V_3_2_address1 = grp_TrotterUnit_fu_402_trotters2_address1;

assign trottersLocal_V_3_3_address0 = grp_TrotterUnit_fu_402_trotters3_address0;

assign trottersLocal_V_3_3_address1 = grp_TrotterUnit_fu_402_trotters3_address1;

assign trottersLocal_V_3_4_address0 = grp_TrotterUnit_fu_402_trotters4_address0;

assign trottersLocal_V_3_4_address1 = grp_TrotterUnit_fu_402_trotters4_address1;

assign trottersLocal_V_3_5_address0 = grp_TrotterUnit_fu_402_trotters5_address0;

assign trottersLocal_V_3_5_address1 = grp_TrotterUnit_fu_402_trotters5_address1;

assign trottersLocal_V_3_6_address0 = grp_TrotterUnit_fu_402_trotters6_address0;

assign trottersLocal_V_3_6_address1 = grp_TrotterUnit_fu_402_trotters6_address1;

assign trottersLocal_V_3_7_address0 = grp_TrotterUnit_fu_402_trotters7_address0;

assign trottersLocal_V_3_7_address1 = grp_TrotterUnit_fu_402_trotters7_address1;

assign trottersLocal_V_3_8_address0 = grp_TrotterUnit_fu_402_trotters8_address0;

assign trottersLocal_V_3_8_address1 = grp_TrotterUnit_fu_402_trotters8_address1;

assign trottersLocal_V_3_9_address0 = grp_TrotterUnit_fu_402_trotters9_address0;

assign trottersLocal_V_3_9_address1 = grp_TrotterUnit_fu_402_trotters9_address1;

assign trunc_ln243_fu_633_p1 = packOfst_fu_324[7:0];

endmodule //QuantumMonteCarloU50_QuantumMonteCarloU50_Pipeline_LOOP_STEP
