; NOTE: Assertions have been autogenerated by utils/update_test_checks.py UTC_ARGS: --version 6
; RUN: opt -passes=loop-vectorize -mtriple=x86_64 -mattr=+pclmul -S %s | FileCheck %s --check-prefix=X86
; RUN: opt -passes=loop-vectorize -mtriple=aarch64 -mattr=+crypto -S %s | FileCheck %s --check-prefix=ARM
; RUN: opt -passes=loop-vectorize -mtriple=riscv64 -mattr=+v -S %s | FileCheck %s --check-prefix=RISCV

declare i64 @llvm.clmul.i64(i64 %a, i64 %b)

define void @clmul_loop(ptr %a, ptr %b, ptr %c, i64 %n) {
; X86-LABEL: define void @clmul_loop(
; X86-SAME: ptr [[A:%.*]], ptr [[B:%.*]], ptr [[C:%.*]], i64 [[N:%.*]]) #[[ATTR1:[0-9]+]] {
; X86-NEXT:  [[ENTRY:.*]]:
; X86-NEXT:    [[B3:%.*]] = ptrtoint ptr [[B]] to i64
; X86-NEXT:    [[A2:%.*]] = ptrtoint ptr [[A]] to i64
; X86-NEXT:    [[C1:%.*]] = ptrtoint ptr [[C]] to i64
; X86-NEXT:    [[MIN_ITERS_CHECK:%.*]] = icmp ult i64 [[N]], 8
; X86-NEXT:    br i1 [[MIN_ITERS_CHECK]], label %[[SCALAR_PH:.*]], label %[[VECTOR_MEMCHECK:.*]]
; X86:       [[VECTOR_MEMCHECK]]:
; X86-NEXT:    [[TMP0:%.*]] = sub i64 [[C1]], [[A2]]
; X86-NEXT:    [[DIFF_CHECK:%.*]] = icmp ult i64 [[TMP0]], 32
; X86-NEXT:    [[TMP1:%.*]] = sub i64 [[C1]], [[B3]]
; X86-NEXT:    [[DIFF_CHECK4:%.*]] = icmp ult i64 [[TMP1]], 32
; X86-NEXT:    [[CONFLICT_RDX:%.*]] = or i1 [[DIFF_CHECK]], [[DIFF_CHECK4]]
; X86-NEXT:    br i1 [[CONFLICT_RDX]], label %[[SCALAR_PH]], label %[[VECTOR_PH:.*]]
; X86:       [[VECTOR_PH]]:
; X86-NEXT:    [[N_MOD_VF:%.*]] = urem i64 [[N]], 4
; X86-NEXT:    [[N_VEC:%.*]] = sub i64 [[N]], [[N_MOD_VF]]
; X86-NEXT:    br label %[[VECTOR_BODY:.*]]
; X86:       [[VECTOR_BODY]]:
; X86-NEXT:    [[INDEX:%.*]] = phi i64 [ 0, %[[VECTOR_PH]] ], [ [[INDEX_NEXT:%.*]], %[[VECTOR_BODY]] ]
; X86-NEXT:    [[TMP2:%.*]] = getelementptr i64, ptr [[A]], i64 [[INDEX]]
; X86-NEXT:    [[TMP3:%.*]] = getelementptr i64, ptr [[B]], i64 [[INDEX]]
; X86-NEXT:    [[TMP4:%.*]] = getelementptr i64, ptr [[C]], i64 [[INDEX]]
; X86-NEXT:    [[TMP5:%.*]] = getelementptr i64, ptr [[TMP2]], i64 2
; X86-NEXT:    [[WIDE_LOAD:%.*]] = load <2 x i64>, ptr [[TMP2]], align 8
; X86-NEXT:    [[WIDE_LOAD5:%.*]] = load <2 x i64>, ptr [[TMP5]], align 8
; X86-NEXT:    [[TMP6:%.*]] = getelementptr i64, ptr [[TMP3]], i64 2
; X86-NEXT:    [[WIDE_LOAD6:%.*]] = load <2 x i64>, ptr [[TMP3]], align 8
; X86-NEXT:    [[WIDE_LOAD7:%.*]] = load <2 x i64>, ptr [[TMP6]], align 8
; X86-NEXT:    [[TMP7:%.*]] = call <2 x i64> @llvm.clmul.v2i64(<2 x i64> [[WIDE_LOAD]], <2 x i64> [[WIDE_LOAD6]])
; X86-NEXT:    [[TMP8:%.*]] = call <2 x i64> @llvm.clmul.v2i64(<2 x i64> [[WIDE_LOAD5]], <2 x i64> [[WIDE_LOAD7]])
; X86-NEXT:    [[TMP9:%.*]] = getelementptr i64, ptr [[TMP4]], i64 2
; X86-NEXT:    store <2 x i64> [[TMP7]], ptr [[TMP4]], align 8
; X86-NEXT:    store <2 x i64> [[TMP8]], ptr [[TMP9]], align 8
; X86-NEXT:    [[INDEX_NEXT]] = add nuw i64 [[INDEX]], 4
; X86-NEXT:    [[TMP10:%.*]] = icmp eq i64 [[INDEX_NEXT]], [[N_VEC]]
; X86-NEXT:    br i1 [[TMP10]], label %[[MIDDLE_BLOCK:.*]], label %[[VECTOR_BODY]], !llvm.loop [[LOOP0:![0-9]+]]
; X86:       [[MIDDLE_BLOCK]]:
; X86-NEXT:    [[CMP_N:%.*]] = icmp eq i64 [[N]], [[N_VEC]]
; X86-NEXT:    br i1 [[CMP_N]], label %[[FOR_EXIT:.*]], label %[[SCALAR_PH]]
; X86:       [[SCALAR_PH]]:
; X86-NEXT:    [[BC_RESUME_VAL:%.*]] = phi i64 [ [[N_VEC]], %[[MIDDLE_BLOCK]] ], [ 0, %[[ENTRY]] ], [ 0, %[[VECTOR_MEMCHECK]] ]
; X86-NEXT:    br label %[[FOR_BODY:.*]]
; X86:       [[FOR_BODY]]:
; X86-NEXT:    [[I:%.*]] = phi i64 [ [[BC_RESUME_VAL]], %[[SCALAR_PH]] ], [ [[I_NEXT:%.*]], %[[FOR_BODY]] ]
; X86-NEXT:    [[PA:%.*]] = getelementptr i64, ptr [[A]], i64 [[I]]
; X86-NEXT:    [[PB:%.*]] = getelementptr i64, ptr [[B]], i64 [[I]]
; X86-NEXT:    [[PC:%.*]] = getelementptr i64, ptr [[C]], i64 [[I]]
; X86-NEXT:    [[VA:%.*]] = load i64, ptr [[PA]], align 8
; X86-NEXT:    [[VB:%.*]] = load i64, ptr [[PB]], align 8
; X86-NEXT:    [[R:%.*]] = call i64 @llvm.clmul.i64(i64 [[VA]], i64 [[VB]])
; X86-NEXT:    store i64 [[R]], ptr [[PC]], align 8
; X86-NEXT:    [[I_NEXT]] = add i64 [[I]], 1
; X86-NEXT:    [[CMP:%.*]] = icmp eq i64 [[I_NEXT]], [[N]]
; X86-NEXT:    br i1 [[CMP]], label %[[FOR_EXIT]], label %[[FOR_BODY]], !llvm.loop [[LOOP3:![0-9]+]]
; X86:       [[FOR_EXIT]]:
; X86-NEXT:    ret void
;
; ARM-LABEL: define void @clmul_loop(
; ARM-SAME: ptr [[A:%.*]], ptr [[B:%.*]], ptr [[C:%.*]], i64 [[N:%.*]]) #[[ATTR1:[0-9]+]] {
; ARM-NEXT:  [[ENTRY:.*]]:
; ARM-NEXT:    br label %[[FOR_BODY:.*]]
; ARM:       [[FOR_BODY]]:
; ARM-NEXT:    [[I:%.*]] = phi i64 [ 0, %[[ENTRY]] ], [ [[I_NEXT:%.*]], %[[FOR_BODY]] ]
; ARM-NEXT:    [[PA:%.*]] = getelementptr i64, ptr [[A]], i64 [[I]]
; ARM-NEXT:    [[PB:%.*]] = getelementptr i64, ptr [[B]], i64 [[I]]
; ARM-NEXT:    [[PC:%.*]] = getelementptr i64, ptr [[C]], i64 [[I]]
; ARM-NEXT:    [[VA:%.*]] = load i64, ptr [[PA]], align 8
; ARM-NEXT:    [[VB:%.*]] = load i64, ptr [[PB]], align 8
; ARM-NEXT:    [[R:%.*]] = call i64 @llvm.clmul.i64(i64 [[VA]], i64 [[VB]])
; ARM-NEXT:    store i64 [[R]], ptr [[PC]], align 8
; ARM-NEXT:    [[I_NEXT]] = add i64 [[I]], 1
; ARM-NEXT:    [[CMP:%.*]] = icmp eq i64 [[I_NEXT]], [[N]]
; ARM-NEXT:    br i1 [[CMP]], label %[[FOR_EXIT:.*]], label %[[FOR_BODY]]
; ARM:       [[FOR_EXIT]]:
; ARM-NEXT:    ret void
;
; RISCV-LABEL: define void @clmul_loop(
; RISCV-SAME: ptr [[A:%.*]], ptr [[B:%.*]], ptr [[C:%.*]], i64 [[N:%.*]]) #[[ATTR1:[0-9]+]] {
; RISCV-NEXT:  [[ENTRY:.*]]:
; RISCV-NEXT:    br label %[[FOR_BODY:.*]]
; RISCV:       [[FOR_BODY]]:
; RISCV-NEXT:    [[I:%.*]] = phi i64 [ 0, %[[ENTRY]] ], [ [[I_NEXT:%.*]], %[[FOR_BODY]] ]
; RISCV-NEXT:    [[PA:%.*]] = getelementptr i64, ptr [[A]], i64 [[I]]
; RISCV-NEXT:    [[PB:%.*]] = getelementptr i64, ptr [[B]], i64 [[I]]
; RISCV-NEXT:    [[PC:%.*]] = getelementptr i64, ptr [[C]], i64 [[I]]
; RISCV-NEXT:    [[VA:%.*]] = load i64, ptr [[PA]], align 8
; RISCV-NEXT:    [[VB:%.*]] = load i64, ptr [[PB]], align 8
; RISCV-NEXT:    [[R:%.*]] = call i64 @llvm.clmul.i64(i64 [[VA]], i64 [[VB]])
; RISCV-NEXT:    store i64 [[R]], ptr [[PC]], align 8
; RISCV-NEXT:    [[I_NEXT]] = add i64 [[I]], 1
; RISCV-NEXT:    [[CMP:%.*]] = icmp eq i64 [[I_NEXT]], [[N]]
; RISCV-NEXT:    br i1 [[CMP]], label %[[FOR_EXIT:.*]], label %[[FOR_BODY]]
; RISCV:       [[FOR_EXIT]]:
; RISCV-NEXT:    ret void
;
entry:
  br label %for.body

for.body:
  %i = phi i64 [0, %entry], [%i.next, %for.body]

  %pa = getelementptr i64, ptr %a, i64 %i
  %pb = getelementptr i64, ptr %b, i64 %i
  %pc = getelementptr i64, ptr %c, i64 %i

  %va = load i64, ptr %pa
  %vb = load i64, ptr %pb

  %r = call i64 @llvm.clmul.i64(i64 %va, i64 %vb)

  store i64 %r, ptr %pc

  %i.next = add i64 %i, 1
  %cmp = icmp eq i64 %i.next, %n
  br i1 %cmp, label %for.exit, label %for.body

for.exit:
  ret void

}
;.
; X86: [[LOOP0]] = distinct !{[[LOOP0]], [[META1:![0-9]+]], [[META2:![0-9]+]]}
; X86: [[META1]] = !{!"llvm.loop.isvectorized", i32 1}
; X86: [[META2]] = !{!"llvm.loop.unroll.runtime.disable"}
; X86: [[LOOP3]] = distinct !{[[LOOP3]], [[META1]]}
;.
