// Copyright (C) 1991-2013 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus II 64-Bit"
// VERSION "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition"

// DATE "06/29/2018 12:40:05"

// 
// Device: Altera EP2C35F672C6 Package FBGA672
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module PraticaIV (
	SW,
	HEX0,
	HEX1,
	HEX2,
	HEX3,
	HEX4,
	HEX5,
	HEX6,
	HEX7,
	LEDR,
	LEDG);
input 	[17:0] SW;
output 	[0:6] HEX0;
output 	[0:6] HEX1;
output 	[0:6] HEX2;
output 	[0:6] HEX3;
output 	[0:6] HEX4;
output 	[0:6] HEX5;
output 	[0:6] HEX6;
output 	[0:6] HEX7;
output 	[17:0] LEDR;
output 	[7:4] LEDG;

// Design Ports Information
// SW[0]	=>  Location: PIN_N25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[1]	=>  Location: PIN_N26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[2]	=>  Location: PIN_P25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[3]	=>  Location: PIN_AE14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[4]	=>  Location: PIN_AF14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[5]	=>  Location: PIN_AD13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[6]	=>  Location: PIN_AC13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// HEX0[6]	=>  Location: PIN_V13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX0[5]	=>  Location: PIN_V14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX0[4]	=>  Location: PIN_AE11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX0[3]	=>  Location: PIN_AD11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX0[2]	=>  Location: PIN_AC12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX0[1]	=>  Location: PIN_AB12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX0[0]	=>  Location: PIN_AF10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX1[6]	=>  Location: PIN_AB24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX1[5]	=>  Location: PIN_AA23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX1[4]	=>  Location: PIN_AA24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX1[3]	=>  Location: PIN_Y22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX1[2]	=>  Location: PIN_W21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX1[1]	=>  Location: PIN_V21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX1[0]	=>  Location: PIN_V20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX2[6]	=>  Location: PIN_Y24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX2[5]	=>  Location: PIN_AB25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX2[4]	=>  Location: PIN_AB26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX2[3]	=>  Location: PIN_AC26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX2[2]	=>  Location: PIN_AC25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX2[1]	=>  Location: PIN_V22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX2[0]	=>  Location: PIN_AB23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX3[6]	=>  Location: PIN_W24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX3[5]	=>  Location: PIN_U22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX3[4]	=>  Location: PIN_Y25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX3[3]	=>  Location: PIN_Y26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX3[2]	=>  Location: PIN_AA26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX3[1]	=>  Location: PIN_AA25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX3[0]	=>  Location: PIN_Y23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX4[6]	=>  Location: PIN_T3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX4[5]	=>  Location: PIN_R6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX4[4]	=>  Location: PIN_R7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX4[3]	=>  Location: PIN_T4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX4[2]	=>  Location: PIN_U2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX4[1]	=>  Location: PIN_U1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX4[0]	=>  Location: PIN_U9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX5[6]	=>  Location: PIN_R3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX5[5]	=>  Location: PIN_R4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX5[4]	=>  Location: PIN_R5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX5[3]	=>  Location: PIN_T9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX5[2]	=>  Location: PIN_P7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX5[1]	=>  Location: PIN_P6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX5[0]	=>  Location: PIN_T2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX6[6]	=>  Location: PIN_M4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX6[5]	=>  Location: PIN_M5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX6[4]	=>  Location: PIN_M3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX6[3]	=>  Location: PIN_M2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX6[2]	=>  Location: PIN_P3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX6[1]	=>  Location: PIN_P4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX6[0]	=>  Location: PIN_R2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX7[6]	=>  Location: PIN_N9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX7[5]	=>  Location: PIN_P9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX7[4]	=>  Location: PIN_L7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX7[3]	=>  Location: PIN_L6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX7[2]	=>  Location: PIN_L9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX7[1]	=>  Location: PIN_L2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX7[0]	=>  Location: PIN_L3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDR[0]	=>  Location: PIN_AE23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDR[1]	=>  Location: PIN_AF23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDR[2]	=>  Location: PIN_AB21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDR[3]	=>  Location: PIN_AC22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDR[4]	=>  Location: PIN_AD22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDR[5]	=>  Location: PIN_AD23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDR[6]	=>  Location: PIN_AD21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDR[7]	=>  Location: PIN_AC21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDR[8]	=>  Location: PIN_AA14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDR[9]	=>  Location: PIN_Y13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDR[10]	=>  Location: PIN_AA13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDR[11]	=>  Location: PIN_AC14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDR[12]	=>  Location: PIN_AD15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDR[13]	=>  Location: PIN_AE15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDR[14]	=>  Location: PIN_AF13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDR[15]	=>  Location: PIN_AE13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDR[16]	=>  Location: PIN_AE12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDR[17]	=>  Location: PIN_AD12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDG[4]	=>  Location: PIN_U18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDG[5]	=>  Location: PIN_U17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDG[6]	=>  Location: PIN_AA20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDG[7]	=>  Location: PIN_Y18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SW[7]	=>  Location: PIN_C13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[8]	=>  Location: PIN_B13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[9]	=>  Location: PIN_A13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[10]	=>  Location: PIN_N1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[14]	=>  Location: PIN_U3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[15]	=>  Location: PIN_U4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[16]	=>  Location: PIN_V1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[17]	=>  Location: PIN_V2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[11]	=>  Location: PIN_P1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[12]	=>  Location: PIN_P2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[13]	=>  Location: PIN_T7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
// synopsys translate_off
initial $sdf_annotate("PraticaIV_v_fast.sdo");
// synopsys translate_on

wire \bus|cpu2|Selector13~0_combout ;
wire \bus|cpu2|Selector13~3_combout ;
wire \bus|cpu2|Equal1~3_combout ;
wire \bus|cpu2|sm_cb2|Mux0~2_combout ;
wire \bus|cpu1|Selector13~0_combout ;
wire \bus|cpu1|Selector13~3_combout ;
wire \bus|cpu1|Selector16~0_combout ;
wire \bus|cpu1|Equal0~3_combout ;
wire \bus|cpu1|Equal1~3_combout ;
wire \bus|cpu1|sm_cb1|Mux0~2_combout ;
wire \bus|cpu2|Selector27~0_combout ;
wire \bus|cpu2|activate_cb_2~combout ;
wire \bus|cpu2|activate_cb_1~combout ;
wire \bus|cpu2|Selector15~5_combout ;
wire \bus|cpu2|sm_bus2|currentState[0]~0_combout ;
wire \bus|cpu2|sm_bus2|currentState[0]~1_combout ;
wire \bus|bus_in_cpu2~2_combout ;
wire \bus|cpu2|activate_sm_cb1~combout ;
wire \bus|cpu2|activate_sm_cb2~combout ;
wire \bus|cpu1|activate_cb_2~combout ;
wire \bus|cpu1|activate_cb_1~combout ;
wire \bus|cpu1|Selector15~5_combout ;
wire \bus|cpu1|Selector15~7_combout ;
wire \bus|bus_in_cpu1~3_combout ;
wire \bus|cpu1|sm_bus1|currentState[0]~0_combout ;
wire \bus|cpu1|sm_bus1|currentState[0]~1_combout ;
wire \bus|cpu1|activate_sm_cb1~combout ;
wire \bus|cpu1|activate_sm_cb2~combout ;
wire \bus|cpu1|Selector2~2_combout ;
wire \bus|cpu2|Selector20~0_combout ;
wire \bus|cpu2|Selector20~3_combout ;
wire \bus|cpu2|Selector19~4_combout ;
wire \bus|bus_in_cpu2~9_combout ;
wire \bus|bus_in_cpu2~11_combout ;
wire \bus|always0~2_combout ;
wire \bus|always0~3_combout ;
wire \bus|bus_in_cpu1[2]~7_combout ;
wire \bus|bus_in_cpu1~8_combout ;
wire \bus|cpu1|Selector20~0_combout ;
wire \bus|cpu1|Selector19~6_combout ;
wire \bus|cpu2|Selector5~2_combout ;
wire \bus|bus_in_cpu1~9_combout ;
wire \bus|bus_in_cpu1~10_combout ;
wire \bus|bus_in_cpu1~11_combout ;
wire \bus|memory|memory_data~20_regout ;
wire \bus|memory|memory_data~32_combout ;
wire \bus|memory|memory_data~4_regout ;
wire \bus|memory|memory_data~39_combout ;
wire \bus|memory|memory_data~12_regout ;
wire \rtl~3_combout ;
wire \bus|memory|memory_data~42_combout ;
wire \bus|cpu2|sm_cb1|Mux2~0_combout ;
wire \bus|cpu2|sm_cb1|Mux2~1_combout ;
wire \bus|cpu2|sm_cb2|Mux2~0_combout ;
wire \bus|cpu2|sm_cb2|Mux2~1_combout ;
wire \bus|cpu1|Selector11~0_combout ;
wire \bus|memory|memory_data~21_regout ;
wire \bus|memory|memory_data~45_combout ;
wire \bus|memory|memory_data~25_regout ;
wire \bus|memory|memory_data~46_combout ;
wire \bus|memory|memory_data~17_regout ;
wire \bus|memory|memory_data~47_combout ;
wire \bus|memory|memory_data~48_combout ;
wire \bus|memory|memory_data~29_regout ;
wire \bus|memory|memory_data~49_combout ;
wire \bus|memory|memory_data~50_combout ;
wire \bus|memory|memory_data~9_regout ;
wire \bus|memory|memory_data~51_combout ;
wire \bus|memory|memory_data~5_regout ;
wire \bus|memory|memory_data~52_combout ;
wire \bus|memory|memory_data~1_regout ;
wire \bus|memory|memory_data~53_combout ;
wire \bus|memory|memory_data~54_combout ;
wire \bus|memory|memory_data~13_regout ;
wire \bus|memory|memory_data~55_combout ;
wire \bus|memory|memory_data~56_combout ;
wire \bus|memory|memory_data~57_combout ;
wire \bus|memory|memory_data~26_regout ;
wire \bus|memory|memory_data~59_combout ;
wire \bus|memory|memory_data~18_regout ;
wire \bus|memory|memory_data~60_combout ;
wire \bus|memory|memory_data~61_combout ;
wire \bus|cpu1|Selector9~0_combout ;
wire \bus|memory|memory_data~23_regout ;
wire \bus|memory|memory_data~71_combout ;
wire \bus|memory|memory_data~27_regout ;
wire \bus|memory|memory_data~72_combout ;
wire \bus|memory|memory_data~19_regout ;
wire \bus|memory|memory_data~73_combout ;
wire \bus|memory|memory_data~74_combout ;
wire \bus|memory|memory_data~31_regout ;
wire \bus|memory|memory_data~75_combout ;
wire \bus|memory|memory_data~76_combout ;
wire \bus|memory|memory_data~11_regout ;
wire \bus|memory|memory_data~77_combout ;
wire \bus|memory|memory_data~7_regout ;
wire \bus|memory|memory_data~78_combout ;
wire \bus|memory|memory_data~3_regout ;
wire \bus|memory|memory_data~79_combout ;
wire \bus|memory|memory_data~80_combout ;
wire \bus|memory|memory_data~15_regout ;
wire \bus|memory|memory_data~81_combout ;
wire \bus|memory|memory_data~82_combout ;
wire \bus|memory|memory_data~83_combout ;
wire \bus|cpu2|Selector12~0_combout ;
wire \bus|cpu1|sm_cb2|Mux2~0_combout ;
wire \bus|cpu1|sm_cb1|newState[1]~0_combout ;
wire \bus|cpu1|sm_cb1|newState[1]~1_combout ;
wire \bus|cpu2|Selector11~0_combout ;
wire \bus|cpu2|Selector9~0_combout ;
wire \bus|memory_data_in~1_combout ;
wire \bus|memory_data_in~3_combout ;
wire \bus|cpu2|Selector19~8_combout ;
wire \bus|cpu2|activate_cb_2~clkctrl_outclk ;
wire \bus|cpu1|activate_cb_2~clkctrl_outclk ;
wire \bus|cpu1|activate_cb_1~clkctrl_outclk ;
wire \bus|cpu2|activate_cb_1~clkctrl_outclk ;
wire \bus|cpu1|activate_sm_cb1~clkctrl_outclk ;
wire \bus|cpu2|activate_sm_cb1~clkctrl_outclk ;
wire \bus|cpu2|activate_sm_cb2~clkctrl_outclk ;
wire \bus|cpu1|activate_sm_cb2~clkctrl_outclk ;
wire \bus|cpu2|data_in_reg[1]~feeder_combout ;
wire \bus|cpu2|data_in_reg[2]~feeder_combout ;
wire \bus|cpu1|data_in_reg[2]~feeder_combout ;
wire \bus|cpu2|data_in_reg[3]~feeder_combout ;
wire \display_data0|WideOr6~0_combout ;
wire \display_data0|WideOr5~0_combout ;
wire \display_data0|WideOr4~0_combout ;
wire \display_data0|WideOr3~0_combout ;
wire \display_data0|WideOr2~0_combout ;
wire \display_data0|WideOr1~0_combout ;
wire \display_data0|WideOr0~0_combout ;
wire \bus|cpu1|address_reg[0]~feeder_combout ;
wire \bus|cpu1|Selector22~0_combout ;
wire \bus|cpu1|address_reg[1]~feeder_combout ;
wire \bus|cpu2|instruction_reg~feeder_combout ;
wire \bus|cpu2|instruction_reg~0_combout ;
wire \bus|cpu2|instruction_reg~regout ;
wire \bus|bus_in_cpu2[10]~feeder_combout ;
wire \bus|cpu2|Selector19~6_combout ;
wire \bus|cpu2|cb1|current_state[0]~feeder_combout ;
wire \bus|cpu1|Selector18~0_combout ;
wire \bus|cpu1|Selector19~2_combout ;
wire \bus|cpu1|Selector18~1_combout ;
wire \bus|cpu1|write_cb1~regout ;
wire \bus|cpu1|Selector15~3_combout ;
wire \bus|cpu2|Selector22~0_combout ;
wire \bus|cpu1|sm_cb1|Mux3~0_combout ;
wire \bus|cpu1|sm_cb1|readMiss~regout ;
wire \bus|cpu1|Selector23~0_combout ;
wire \bus|cpu1|Equal1~2_combout ;
wire \bus|cpu1|Equal1~4_combout ;
wire \bus|cpu1|sm_cb2|Mux3~0_combout ;
wire \bus|cpu1|sm_cb2|readMiss~regout ;
wire \bus|cpu1|sm_cb2|Mux0~3_combout ;
wire \bus|cpu1|sm_cb2|writeMiss~regout ;
wire \bus|cpu1|Selector5~0_combout ;
wire \bus|cpu1|Selector5~2_combout ;
wire \bus|cpu1|Selector5~3_combout ;
wire \bus|cpu1|Selector5~4_combout ;
wire \bus|bus_in_cpu2~4_combout ;
wire \bus|cpu2|always0~0_combout ;
wire \bus|cpu2|cb1|current_state[1]~feeder_combout ;
wire \bus|cpu2|sm_cb1|Mux0~2_combout ;
wire \bus|cpu2|sm_bus1|currentState[0]~0_combout ;
wire \bus|cpu2|sm_bus1|currentState[0]~1_combout ;
wire \bus|cpu2|Selector15~3_combout ;
wire \bus|cpu2|Selector15~4_combout ;
wire \bus|cpu2|address_cb[2]~0_combout ;
wire \bus|cpu2|address_cb[2]~1_combout ;
wire \bus|cpu2|Selector15~0_combout ;
wire \bus|cpu2|Selector19~2_combout ;
wire \bus|cpu2|Selector15~2_combout ;
wire \bus|cpu2|Equal4~0_combout ;
wire \bus|cpu2|Equal4~1_combout ;
wire \bus|cpu2|Selector28~0_combout ;
wire \bus|cpu2|Selector28~1_combout ;
wire \bus|cpu2|write_cb2~regout ;
wire \bus|cpu2|bus_out[5]~3_combout ;
wire \bus|bus_in_cpu2~6_combout ;
wire \bus|cpu2|sm_bus1|writeBack~0_combout ;
wire \bus|cpu2|sm_bus1|abortMemoryAccess~regout ;
wire \bus|cpu2|bus_out[5]~4_combout ;
wire \bus|cpu2|Selector7~0_combout ;
wire \bus|cpu2|sm_bus2|writeBack~0_combout ;
wire \bus|cpu2|sm_bus2|abortMemoryAccess~regout ;
wire \bus|cpu2|bus_out[5]~1_combout ;
wire \bus|cpu2|bus_out[3]~2_combout ;
wire \bus|cpu2|Selector8~0_combout ;
wire \bus|cpu2|Selector7~1_combout ;
wire \bus|cpu2|bus_out[5]~5_combout ;
wire \bus|cpu1|sm_bus1|writeBack~0_combout ;
wire \bus|cpu1|sm_bus1|abortMemoryAccess~regout ;
wire \bus|cpu1|bus_out[6]~0_combout ;
wire \bus|cpu1|bus_out[6]~1_combout ;
wire \bus|cpu1|Selector7~0_combout ;
wire \bus|cpu1|bus_out[6]~3_combout ;
wire \bus|cpu1|bus_out[0]~4_combout ;
wire \bus|cpu1|Selector8~0_combout ;
wire \bus|cpu1|Selector7~1_combout ;
wire \bus|cpu1|bus_out[6]~5_combout ;
wire \bus|cpu1|sm_bus2|writeBack~0_combout ;
wire \bus|cpu1|sm_bus2|abortMemoryAccess~regout ;
wire \bus|cpu1|Selector1~0_combout ;
wire \bus|cpu1|Selector1~1_combout ;
wire \bus|memory_address~2_combout ;
wire \bus|state~13_combout ;
wire \bus|state.10~regout ;
wire \bus|Selector1~0_combout ;
wire \bus|state.11~regout ;
wire \bus|cpu2|Selector2~2_combout ;
wire \bus|cpu2|Selector1~0_combout ;
wire \bus|cpu2|Selector1~1_combout ;
wire \bus|state~12_combout ;
wire \bus|Selector0~0_combout ;
wire \bus|state.00~regout ;
wire \bus|state~14_combout ;
wire \bus|bus_in_cpu2~3_combout ;
wire \bus|cpu2|Equal2~0_combout ;
wire \bus|cpu2|Selector21~0_combout ;
wire \bus|cpu2|address_cb[2]~feeder_combout ;
wire \bus|cpu2|address_reg[2]~feeder_combout ;
wire \bus|cpu2|Equal2~1_combout ;
wire \bus|cpu2|Selector23~0_combout ;
wire \bus|cpu2|Selector8~1_combout ;
wire \bus|cpu2|Selector8~2_combout ;
wire \bus|cpu1|Selector8~1_combout ;
wire \bus|cpu1|Selector8~2_combout ;
wire \bus|memory_address~1_combout ;
wire \bus|bus_in_cpu1~2_combout ;
wire \bus|cpu2|Selector2~3_combout ;
wire \bus|bus_in_cpu1~0_combout ;
wire \bus|cpu1|Equal4~0_combout ;
wire \bus|cpu1|Equal4~1_combout ;
wire \bus|cpu1|Selector28~0_combout ;
wire \bus|cpu1|state_cb~0_combout ;
wire \bus|bus_in_cpu1[10]~feeder_combout ;
wire \bus|cpu1|Selector20~2_combout ;
wire \bus|cpu1|sm_cb1|Mux2~0_combout ;
wire \bus|cpu1|sm_cb1|Mux2~1_combout ;
wire \bus|cpu1|sm_cb2|Mux2~1_combout ;
wire \bus|cpu1|Selector20~1_combout ;
wire \bus|cpu1|Selector20~3_combout ;
wire \bus|cpu1|Selector20~4_combout ;
wire \bus|cpu1|Selector20~5_combout ;
wire \bus|cpu1|Selector20~6_combout ;
wire \bus|cpu1|sm_cb1|Mux0~3_combout ;
wire \bus|cpu1|sm_cb1|writeMiss~regout ;
wire \bus|cpu1|Selector4~1_combout ;
wire \bus|cpu1|Selector4~2_combout ;
wire \bus|bus_in_cpu2~5_combout ;
wire \bus|cpu2|Selector5~1_combout ;
wire \bus|cpu2|Selector18~0_combout ;
wire \bus|cpu2|Selector18~1_combout ;
wire \bus|cpu2|write_cb1~regout ;
wire \bus|cpu2|Equal0~2_combout ;
wire \bus|cpu2|Equal0~4_combout ;
wire \bus|cpu2|sm_cb1|invalidate~0_combout ;
wire \bus|cpu2|sm_cb1|invalidate~regout ;
wire \bus|cpu2|always0~1_combout ;
wire \bus|cpu2|Selector19~3_combout ;
wire \bus|cpu2|Equal1~2_combout ;
wire \bus|cpu2|sm_cb2|newState[1]~0_combout ;
wire \bus|cpu2|sm_cb2|newState[1]~1_combout ;
wire \bus|cpu2|Equal0~3_combout ;
wire \bus|cpu2|sm_cb1|newState[1]~0_combout ;
wire \bus|cpu2|sm_cb1|newState[1]~1_combout ;
wire \bus|cpu2|Selector19~5_combout ;
wire \bus|cpu2|Selector19~7_combout ;
wire \bus|cpu2|Equal1~4_combout ;
wire \bus|cpu2|sm_cb2|Mux3~0_combout ;
wire \bus|cpu2|sm_cb2|readMiss~regout ;
wire \bus|cpu2|sm_cb1|Mux3~0_combout ;
wire \bus|cpu2|sm_cb1|readMiss~regout ;
wire \bus|cpu2|sm_cb2|Mux0~3_combout ;
wire \bus|cpu2|sm_cb2|writeMiss~regout ;
wire \bus|cpu2|Selector5~0_combout ;
wire \bus|cpu2|Selector4~0_combout ;
wire \bus|cpu2|Selector3~0_combout ;
wire \bus|cpu2|Selector3~1_combout ;
wire \bus|bus_in_cpu1~6_combout ;
wire \bus|cpu2|Selector5~3_combout ;
wire \bus|cpu2|Selector5~4_combout ;
wire \bus|bus_in_cpu1~4_combout ;
wire \bus|cpu1|always0~0_combout ;
wire \bus|cpu1|Selector15~4_combout ;
wire \bus|cpu1|Selector13~1_combout ;
wire \bus|cpu1|Selector15~1_combout ;
wire \bus|cpu1|Selector15~6_combout ;
wire \bus|cpu1|Selector15~8_combout ;
wire \bus|cpu1|state.10~regout ;
wire \bus|cpu1|Selector2~3_combout ;
wire \bus|bus_in_cpu2~0_combout ;
wire \bus|cpu2|Selector16~0_combout ;
wire \bus|cpu2|Selector20~4_combout ;
wire \bus|cpu2|Selector20~2_combout ;
wire \bus|cpu2|state_cb~0_combout ;
wire \bus|cpu2|Selector20~1_combout ;
wire \bus|cpu2|Selector20~5_combout ;
wire \bus|cpu2|sm_cb2|invalidate~0_combout ;
wire \bus|cpu2|sm_cb2|invalidate~regout ;
wire \bus|cpu2|bus_out[5]~0_combout ;
wire \bus|cpu2|Selector6~0_combout ;
wire \bus|cpu2|Selector6~1_combout ;
wire \bus|bus_in_cpu1~1_combout ;
wire \bus|cpu1|sm_cb2|Mux0~2_combout ;
wire \bus|cpu1|sm_bus2|currentState[0]~0_combout ;
wire \bus|cpu1|sm_bus2|currentState[0]~1_combout ;
wire \bus|cpu1|Selector15~2_combout ;
wire \bus|cpu1|Selector14~0_combout ;
wire \bus|cpu1|address_cb[0]~0_combout ;
wire \bus|cpu1|address_cb[0]~1_combout ;
wire \bus|cpu1|Equal0~2_combout ;
wire \bus|cpu1|Equal0~4_combout ;
wire \bus|cpu1|sm_cb1|invalidate~0_combout ;
wire \bus|cpu1|sm_cb1|invalidate~regout ;
wire \bus|cpu1|always0~1_combout ;
wire \bus|cpu1|Selector16~1_combout ;
wire \bus|cpu1|state.11~regout ;
wire \bus|cpu1|Selector15~0_combout ;
wire \bus|cpu1|Selector13~2_combout ;
wire \bus|cpu1|Selector13~4_combout ;
wire \bus|cpu1|state.00~regout ;
wire \bus|cpu1|instruction_reg~0_combout ;
wire \bus|cpu1|instruction_reg~regout ;
wire \bus|cpu1|Selector19~3_combout ;
wire \bus|cpu1|sm_cb2|newState[1]~0_combout ;
wire \bus|cpu1|sm_cb2|newState[1]~1_combout ;
wire \bus|cpu1|Selector19~5_combout ;
wire \bus|cpu1|Selector19~8_combout ;
wire \bus|cpu1|Selector19~4_combout ;
wire \bus|cpu1|Selector19~7_combout ;
wire \bus|cpu1|sm_cb2|invalidate~0_combout ;
wire \bus|cpu1|sm_cb2|invalidate~regout ;
wire \bus|cpu1|Selector4~0_combout ;
wire \bus|cpu1|Selector3~0_combout ;
wire \bus|cpu1|Selector3~1_combout ;
wire \bus|state~15_combout ;
wire \bus|state.01~regout ;
wire \bus|cpu2|sm_cb1|Mux0~3_combout ;
wire \bus|cpu2|sm_cb1|writeMiss~regout ;
wire \bus|cpu2|Selector4~1_combout ;
wire \bus|cpu2|Selector4~2_combout ;
wire \bus|bus_in_cpu1~5_combout ;
wire \bus|cpu1|Selector5~1_combout ;
wire \bus|cpu1|Selector28~1_combout ;
wire \bus|cpu1|write_cb2~regout ;
wire \bus|cpu1|Equal2~0_combout ;
wire \bus|cpu1|Selector21~0_combout ;
wire \bus|cpu1|address_cb[2]~feeder_combout ;
wire \bus|cpu1|Equal2~1_combout ;
wire \bus|cpu1|Selector14~1_combout ;
wire \bus|cpu1|state.01~regout ;
wire \bus|cpu1|bus_out[6]~2_combout ;
wire \bus|cpu1|Selector6~0_combout ;
wire \bus|cpu1|Selector6~1_combout ;
wire \bus|memory_address~0_combout ;
wire \bus|bus_in_cpu2~1_combout ;
wire \bus|cpu2|Selector14~0_combout ;
wire \bus|cpu2|Selector14~1_combout ;
wire \bus|cpu2|state.01~regout ;
wire \bus|cpu2|Selector16~1_combout ;
wire \bus|cpu2|state.11~regout ;
wire \bus|cpu2|Selector15~6_combout ;
wire \bus|cpu2|Selector13~1_combout ;
wire \bus|cpu2|Selector15~7_combout ;
wire \bus|cpu2|state.10~regout ;
wire \bus|cpu2|Selector15~1_combout ;
wire \bus|cpu2|Selector13~2_combout ;
wire \bus|cpu2|Selector13~4_combout ;
wire \bus|cpu2|state.00~regout ;
wire \bus|cpu2|data_cb[3]~0_combout ;
wire \bus|cpu2|Selector24~0_combout ;
wire \bus|cpu2|Selector24~1_combout ;
wire \bus|cpu2|Selector29~0_combout ;
wire \bus|cpu2|data_out[2]~0_combout ;
wire \bus|cpu2|Selector17~2_combout ;
wire \bus|cpu2|Selector26~0_combout ;
wire \bus|cpu2|Selector26~1_combout ;
wire \bus|cpu2|cb2|current_data[1]~feeder_combout ;
wire \bus|cpu2|Selector31~0_combout ;
wire \bus|always0~0_combout ;
wire \bus|always0~1_combout ;
wire \bus|bus_in_cpu2[3]~7_combout ;
wire \bus|cpu1|cb1|current_data[0]~feeder_combout ;
wire \bus|cpu1|data_cb[2]~0_combout ;
wire \bus|cpu1|Selector27~0_combout ;
wire \bus|cpu1|Selector27~1_combout ;
wire \bus|cpu1|bus_out[0]~6_combout ;
wire \bus|cpu1|Selector12~0_combout ;
wire \bus|memory_data_in~0_combout ;
wire \bus|memory|memory_data~28_regout ;
wire \bus|memory_write~0_combout ;
wire \bus|memory_write~regout ;
wire \rtl~7_combout ;
wire \bus|memory|memory_data~36_combout ;
wire \bus|memory|memory_data~16_regout ;
wire \rtl~6_combout ;
wire \bus|memory|memory_data~34_combout ;
wire \bus|memory|memory_data~24_regout ;
wire \rtl~5_combout ;
wire \bus|memory|memory_data~33_combout ;
wire \bus|memory|memory_data~35_combout ;
wire \bus|memory|memory_data~37_combout ;
wire \rtl~2_combout ;
wire \bus|memory|memory_data~0_regout ;
wire \bus|memory|memory_data~40_combout ;
wire \bus|memory|memory_data~41_combout ;
wire \bus|memory|memory_data~8_regout ;
wire \rtl~0_combout ;
wire \bus|memory|memory_data~38_combout ;
wire \bus|memory|memory_data~43_combout ;
wire \bus|memory|memory_data~44_combout ;
wire \bus|bus_in_cpu2~8_combout ;
wire \bus|cpu2|Selector27~1_combout ;
wire \bus|cpu2|Selector32~0_combout ;
wire \bus|memory|memory_data~10_regout ;
wire \bus|cpu1|cb2|current_data[2]~feeder_combout ;
wire \bus|cpu1|Selector25~0_combout ;
wire \bus|cpu1|Selector25~1_combout ;
wire \bus|cpu1|cb1|current_data[2]~feeder_combout ;
wire \bus|cpu1|Selector10~0_combout ;
wire \bus|cpu2|bus_out[3]~6_combout ;
wire \bus|cpu2|Selector10~0_combout ;
wire \bus|memory_data_in~2_combout ;
wire \bus|memory|memory_data~64_combout ;
wire \bus|memory|memory_data~14_regout ;
wire \bus|memory|memory_data~68_combout ;
wire \rtl~1_combout ;
wire \bus|memory|memory_data~6_regout ;
wire \bus|memory|memory_data~65_combout ;
wire \bus|memory|memory_data~2_regout ;
wire \bus|memory|memory_data~66_combout ;
wire \bus|memory|memory_data~67_combout ;
wire \bus|memory|memory_data~69_combout ;
wire \rtl~4_combout ;
wire \bus|memory|memory_data~22_regout ;
wire \bus|memory|memory_data~58_combout ;
wire \bus|memory|memory_data~30_regout ;
wire \bus|memory|memory_data~62_combout ;
wire \bus|memory|memory_data~63_combout ;
wire \bus|memory|memory_data~70_combout ;
wire \bus|bus_in_cpu2~10_combout ;
wire \bus|cpu2|Selector25~0_combout ;
wire \bus|cpu2|Selector25~1_combout ;
wire \bus|cpu2|Selector30~0_combout ;
wire \display_data2|WideOr6~0_combout ;
wire \display_data2|WideOr5~0_combout ;
wire \display_data2|WideOr4~0_combout ;
wire \display_data2|WideOr3~0_combout ;
wire \display_data2|WideOr2~0_combout ;
wire \display_data2|WideOr1~0_combout ;
wire \display_data2|WideOr0~0_combout ;
wire \bus|cpu1|Selector32~0_combout ;
wire \bus|cpu1|data_out[3]~0_combout ;
wire \bus|cpu1|Selector17~2_combout ;
wire \bus|cpu1|Selector30~0_combout ;
wire \bus|cpu1|Selector24~0_combout ;
wire \bus|cpu1|Selector24~1_combout ;
wire \bus|cpu1|cb1|current_data[3]~feeder_combout ;
wire \bus|cpu1|Selector29~0_combout ;
wire \bus|cpu1|Selector26~0_combout ;
wire \bus|cpu1|Selector26~1_combout ;
wire \bus|cpu1|Selector31~0_combout ;
wire \display_data1|WideOr6~0_combout ;
wire \display_data1|WideOr5~0_combout ;
wire \display_data1|WideOr4~0_combout ;
wire \display_data1|WideOr3~0_combout ;
wire \display_data1|WideOr2~0_combout ;
wire \display_data1|WideOr1~0_combout ;
wire \display_data1|WideOr0~0_combout ;
wire \bus|cpu2|Selector17~3_combout ;
wire \bus|cpu2|Selector17~4_combout ;
wire \bus|cpu2|done~regout ;
wire \bus|cpu1|Selector17~3_combout ;
wire \bus|cpu1|Selector17~4_combout ;
wire \bus|cpu1|done~regout ;
wire [17:0] \SW~combout ;
wire [3:0] \bus|cpu1|data_cb ;
wire [1:0] \bus|cpu1|sm_bus1|currentState ;
wire [1:0] \bus|cpu1|cb1|current_state ;
wire [2:0] \bus|cpu1|cb1|current_address ;
wire [2:0] \bus|cpu1|address_reg ;
wire [1:0] \bus|cpu1|sm_cb1|newState ;
wire [3:0] \bus|memory|data_out ;
wire [3:0] \bus|cpu1|data_in_reg ;
wire [12:0] \bus|cpu1|bus_out ;
wire [3:0] \bus|cpu1|data_out ;
wire [2:0] \bus|cpu1|address_cb ;
wire [1:0] \bus|cpu1|state_cb ;
wire [3:0] \bus|cpu1|cb1|current_data ;
wire [1:0] \bus|cpu1|sm_cb2|newState ;
wire [1:0] \bus|cpu1|cb2|current_state ;
wire [2:0] \bus|cpu1|cb2|current_address ;
wire [3:0] \bus|cpu1|cb2|current_data ;
wire [1:0] \bus|cpu1|sm_bus2|currentState ;
wire [3:0] \bus|cpu2|data_cb ;
wire [2:0] \bus|cpu2|address_cb ;
wire [1:0] \bus|cpu2|state_cb ;
wire [12:0] \bus|cpu2|bus_out ;
wire [3:0] \bus|cpu2|data_in_reg ;
wire [2:0] \bus|cpu2|address_reg ;
wire [3:0] \bus|cpu2|data_out ;
wire [1:0] \bus|cpu2|sm_cb1|newState ;
wire [1:0] \bus|cpu2|sm_cb2|newState ;
wire [1:0] \bus|cpu2|cb1|current_state ;
wire [2:0] \bus|cpu2|cb1|current_address ;
wire [3:0] \bus|cpu2|cb1|current_data ;
wire [1:0] \bus|cpu2|cb2|current_state ;
wire [2:0] \bus|cpu2|cb2|current_address ;
wire [3:0] \bus|cpu2|cb2|current_data ;
wire [1:0] \bus|cpu2|sm_bus1|currentState ;
wire [1:0] \bus|cpu2|sm_bus2|currentState ;
wire [3:0] \bus|memory_data_in ;
wire [2:0] \bus|memory_address ;
wire [12:0] \bus|bus_in_cpu2 ;
wire [12:0] \bus|bus_in_cpu1 ;


// Location: LCFF_X5_Y15_N1
cycloneii_lcell_ff \bus|cpu2|cb1|current_data[2] (
	.clk(\bus|cpu2|activate_cb_1~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\bus|cpu2|data_cb [2]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bus|cpu2|write_cb1~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bus|cpu2|cb1|current_data [2]));

// Location: LCCOMB_X4_Y16_N10
cycloneii_lcell_comb \bus|cpu2|Selector13~0 (
// Equation(s):
// \bus|cpu2|Selector13~0_combout  = (!\bus|cpu2|state.01~regout  & !\bus|cpu2|Selector15~1_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\bus|cpu2|state.01~regout ),
	.datad(\bus|cpu2|Selector15~1_combout ),
	.cin(gnd),
	.combout(\bus|cpu2|Selector13~0_combout ),
	.cout());
// synopsys translate_off
defparam \bus|cpu2|Selector13~0 .lut_mask = 16'h000F;
defparam \bus|cpu2|Selector13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X3_Y16_N7
cycloneii_lcell_ff \bus|cpu2|sm_bus2|currentState[0] (
	.clk(\SW~combout [17]),
	.datain(\bus|cpu2|sm_bus2|currentState[0]~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bus|cpu2|sm_bus2|currentState [0]));

// Location: LCFF_X5_Y12_N1
cycloneii_lcell_ff \bus|bus_in_cpu2[4] (
	.clk(\SW~combout [17]),
	.datain(\bus|bus_in_cpu2~2_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bus|bus_in_cpu2~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bus|bus_in_cpu2 [4]));

// Location: LCCOMB_X3_Y16_N14
cycloneii_lcell_comb \bus|cpu2|Selector13~3 (
// Equation(s):
// \bus|cpu2|Selector13~3_combout  = (!\bus|cpu2|state.01~regout  & (!\bus|cpu2|Selector15~1_combout  & ((\SW~combout [15]) # (\bus|cpu2|state.00~regout ))))

	.dataa(\SW~combout [15]),
	.datab(\bus|cpu2|state.00~regout ),
	.datac(\bus|cpu2|state.01~regout ),
	.datad(\bus|cpu2|Selector15~1_combout ),
	.cin(gnd),
	.combout(\bus|cpu2|Selector13~3_combout ),
	.cout());
// synopsys translate_off
defparam \bus|cpu2|Selector13~3 .lut_mask = 16'h000E;
defparam \bus|cpu2|Selector13~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y15_N10
cycloneii_lcell_comb \bus|cpu2|Equal1~3 (
// Equation(s):
// \bus|cpu2|Equal1~3_combout  = \bus|cpu2|address_reg [2] $ (\bus|cpu2|cb2|current_address [2])

	.dataa(vcc),
	.datab(\bus|cpu2|address_reg [2]),
	.datac(\bus|cpu2|cb2|current_address [2]),
	.datad(vcc),
	.cin(gnd),
	.combout(\bus|cpu2|Equal1~3_combout ),
	.cout());
// synopsys translate_off
defparam \bus|cpu2|Equal1~3 .lut_mask = 16'h3C3C;
defparam \bus|cpu2|Equal1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X3_Y16_N12
cycloneii_lcell_comb \bus|cpu2|sm_cb2|Mux0~2 (
// Equation(s):
// \bus|cpu2|sm_cb2|Mux0~2_combout  = \bus|cpu2|cb2|current_state [0] $ (\bus|cpu2|cb2|current_state [1])

	.dataa(vcc),
	.datab(vcc),
	.datac(\bus|cpu2|cb2|current_state [0]),
	.datad(\bus|cpu2|cb2|current_state [1]),
	.cin(gnd),
	.combout(\bus|cpu2|sm_cb2|Mux0~2_combout ),
	.cout());
// synopsys translate_off
defparam \bus|cpu2|sm_cb2|Mux0~2 .lut_mask = 16'h0FF0;
defparam \bus|cpu2|sm_cb2|Mux0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y12_N8
cycloneii_lcell_comb \bus|cpu1|Selector13~0 (
// Equation(s):
// \bus|cpu1|Selector13~0_combout  = (!\bus|cpu1|state.01~regout  & !\bus|cpu1|Selector15~1_combout )

	.dataa(\bus|cpu1|state.01~regout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\bus|cpu1|Selector15~1_combout ),
	.cin(gnd),
	.combout(\bus|cpu1|Selector13~0_combout ),
	.cout());
// synopsys translate_off
defparam \bus|cpu1|Selector13~0 .lut_mask = 16'h0055;
defparam \bus|cpu1|Selector13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X1_Y13_N29
cycloneii_lcell_ff \bus|bus_in_cpu1[5] (
	.clk(\SW~combout [17]),
	.datain(\bus|bus_in_cpu1~3_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bus|bus_in_cpu1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bus|bus_in_cpu1 [5]));

// Location: LCFF_X8_Y12_N31
cycloneii_lcell_ff \bus|cpu1|sm_bus1|currentState[0] (
	.clk(\SW~combout [17]),
	.datain(\bus|cpu1|sm_bus1|currentState[0]~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bus|cpu1|sm_bus1|currentState [0]));

// Location: LCCOMB_X8_Y12_N10
cycloneii_lcell_comb \bus|cpu1|Selector13~3 (
// Equation(s):
// \bus|cpu1|Selector13~3_combout  = (!\bus|cpu1|state.01~regout  & (!\bus|cpu1|Selector15~1_combout  & ((\SW~combout [16]) # (\bus|cpu1|state.00~regout ))))

	.dataa(\bus|cpu1|state.01~regout ),
	.datab(\bus|cpu1|Selector15~1_combout ),
	.datac(\SW~combout [16]),
	.datad(\bus|cpu1|state.00~regout ),
	.cin(gnd),
	.combout(\bus|cpu1|Selector13~3_combout ),
	.cout());
// synopsys translate_off
defparam \bus|cpu1|Selector13~3 .lut_mask = 16'h1110;
defparam \bus|cpu1|Selector13~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y12_N30
cycloneii_lcell_comb \bus|cpu1|Selector16~0 (
// Equation(s):
// \bus|cpu1|Selector16~0_combout  = (!\bus|bus_in_cpu1 [10] & (!\bus|cpu1|instruction_reg~regout  & \bus|cpu1|state.11~regout ))

	.dataa(\bus|bus_in_cpu1 [10]),
	.datab(vcc),
	.datac(\bus|cpu1|instruction_reg~regout ),
	.datad(\bus|cpu1|state.11~regout ),
	.cin(gnd),
	.combout(\bus|cpu1|Selector16~0_combout ),
	.cout());
// synopsys translate_off
defparam \bus|cpu1|Selector16~0 .lut_mask = 16'h0500;
defparam \bus|cpu1|Selector16~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y13_N8
cycloneii_lcell_comb \bus|cpu1|Equal0~3 (
// Equation(s):
// \bus|cpu1|Equal0~3_combout  = \bus|cpu1|address_reg [2] $ (\bus|cpu1|cb1|current_address [2])

	.dataa(vcc),
	.datab(\bus|cpu1|address_reg [2]),
	.datac(vcc),
	.datad(\bus|cpu1|cb1|current_address [2]),
	.cin(gnd),
	.combout(\bus|cpu1|Equal0~3_combout ),
	.cout());
// synopsys translate_off
defparam \bus|cpu1|Equal0~3 .lut_mask = 16'h33CC;
defparam \bus|cpu1|Equal0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y13_N6
cycloneii_lcell_comb \bus|cpu1|Equal1~3 (
// Equation(s):
// \bus|cpu1|Equal1~3_combout  = \bus|cpu1|address_reg [2] $ (\bus|cpu1|cb2|current_address [2])

	.dataa(\bus|cpu1|address_reg [2]),
	.datab(vcc),
	.datac(vcc),
	.datad(\bus|cpu1|cb2|current_address [2]),
	.cin(gnd),
	.combout(\bus|cpu1|Equal1~3_combout ),
	.cout());
// synopsys translate_off
defparam \bus|cpu1|Equal1~3 .lut_mask = 16'h55AA;
defparam \bus|cpu1|Equal1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y12_N22
cycloneii_lcell_comb \bus|cpu1|sm_cb1|Mux0~2 (
// Equation(s):
// \bus|cpu1|sm_cb1|Mux0~2_combout  = \bus|cpu1|cb1|current_state [0] $ (\bus|cpu1|cb1|current_state [1])

	.dataa(vcc),
	.datab(\bus|cpu1|cb1|current_state [0]),
	.datac(vcc),
	.datad(\bus|cpu1|cb1|current_state [1]),
	.cin(gnd),
	.combout(\bus|cpu1|sm_cb1|Mux0~2_combout ),
	.cout());
// synopsys translate_off
defparam \bus|cpu1|sm_cb1|Mux0~2 .lut_mask = 16'h33CC;
defparam \bus|cpu1|sm_cb1|Mux0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X5_Y12_N11
cycloneii_lcell_ff \bus|cpu2|data_in_reg[0] (
	.clk(\SW~combout [17]),
	.datain(gnd),
	.sdata(\SW~combout [7]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bus|cpu2|instruction_reg~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bus|cpu2|data_in_reg [0]));

// Location: LCCOMB_X6_Y15_N10
cycloneii_lcell_comb \bus|cpu2|Selector27~0 (
// Equation(s):
// \bus|cpu2|Selector27~0_combout  = (\bus|cpu2|state.00~regout  & (((\bus|cpu2|data_in_reg [0]) # (\bus|cpu2|data_cb[3]~0_combout )))) # (!\bus|cpu2|state.00~regout  & (\bus|cpu2|cb2|current_data [0] & ((!\bus|cpu2|data_cb[3]~0_combout ))))

	.dataa(\bus|cpu2|cb2|current_data [0]),
	.datab(\bus|cpu2|data_in_reg [0]),
	.datac(\bus|cpu2|state.00~regout ),
	.datad(\bus|cpu2|data_cb[3]~0_combout ),
	.cin(gnd),
	.combout(\bus|cpu2|Selector27~0_combout ),
	.cout());
// synopsys translate_off
defparam \bus|cpu2|Selector27~0 .lut_mask = 16'hF0CA;
defparam \bus|cpu2|Selector27~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y14_N28
cycloneii_lcell_comb \bus|cpu2|activate_cb_2 (
// Equation(s):
// \bus|cpu2|activate_cb_2~combout  = LCELL((\bus|cpu2|address_reg [0] & (\bus|cpu2|state.10~regout  & \SW~combout [17])))

	.dataa(vcc),
	.datab(\bus|cpu2|address_reg [0]),
	.datac(\bus|cpu2|state.10~regout ),
	.datad(\SW~combout [17]),
	.cin(gnd),
	.combout(\bus|cpu2|activate_cb_2~combout ),
	.cout());
// synopsys translate_off
defparam \bus|cpu2|activate_cb_2 .lut_mask = 16'hC000;
defparam \bus|cpu2|activate_cb_2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y16_N2
cycloneii_lcell_comb \bus|cpu2|activate_cb_1 (
// Equation(s):
// \bus|cpu2|activate_cb_1~combout  = LCELL((\bus|cpu2|state.10~regout  & (!\bus|cpu2|address_reg [0] & \SW~combout [17])))

	.dataa(vcc),
	.datab(\bus|cpu2|state.10~regout ),
	.datac(\bus|cpu2|address_reg [0]),
	.datad(\SW~combout [17]),
	.cin(gnd),
	.combout(\bus|cpu2|activate_cb_1~combout ),
	.cout());
// synopsys translate_off
defparam \bus|cpu2|activate_cb_1 .lut_mask = 16'h0C00;
defparam \bus|cpu2|activate_cb_1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y16_N20
cycloneii_lcell_comb \bus|cpu2|Selector15~5 (
// Equation(s):
// \bus|cpu2|Selector15~5_combout  = (\bus|cpu2|Selector15~1_combout  & ((\bus|cpu2|instruction_reg~regout ) # ((\bus|bus_in_cpu2 [10])))) # (!\bus|cpu2|Selector15~1_combout  & (\bus|cpu2|instruction_reg~regout  & (\bus|cpu2|state.01~regout )))

	.dataa(\bus|cpu2|Selector15~1_combout ),
	.datab(\bus|cpu2|instruction_reg~regout ),
	.datac(\bus|cpu2|state.01~regout ),
	.datad(\bus|bus_in_cpu2 [10]),
	.cin(gnd),
	.combout(\bus|cpu2|Selector15~5_combout ),
	.cout());
// synopsys translate_off
defparam \bus|cpu2|Selector15~5 .lut_mask = 16'hEAC8;
defparam \bus|cpu2|Selector15~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X3_Y16_N2
cycloneii_lcell_comb \bus|cpu2|sm_bus2|currentState[0]~0 (
// Equation(s):
// \bus|cpu2|sm_bus2|currentState[0]~0_combout  = (\bus|cpu2|cb2|current_state [1] & (((\bus|cpu2|cb2|current_state [0]) # (!\bus|bus_in_cpu2 [8])))) # (!\bus|cpu2|cb2|current_state [1] & (((!\bus|bus_in_cpu2 [7] & !\bus|bus_in_cpu2 [8])) # 
// (!\bus|cpu2|cb2|current_state [0])))

	.dataa(\bus|bus_in_cpu2 [7]),
	.datab(\bus|cpu2|cb2|current_state [1]),
	.datac(\bus|cpu2|cb2|current_state [0]),
	.datad(\bus|bus_in_cpu2 [8]),
	.cin(gnd),
	.combout(\bus|cpu2|sm_bus2|currentState[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \bus|cpu2|sm_bus2|currentState[0]~0 .lut_mask = 16'hC3DF;
defparam \bus|cpu2|sm_bus2|currentState[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X3_Y16_N6
cycloneii_lcell_comb \bus|cpu2|sm_bus2|currentState[0]~1 (
// Equation(s):
// \bus|cpu2|sm_bus2|currentState[0]~1_combout  = (\bus|cpu2|sm_cb2|Mux0~2_combout  & ((\bus|bus_in_cpu2 [9]) # ((\bus|cpu2|sm_bus2|currentState [0] & \bus|cpu2|sm_bus2|currentState[0]~0_combout )))) # (!\bus|cpu2|sm_cb2|Mux0~2_combout  & 
// (((\bus|cpu2|sm_bus2|currentState [0] & \bus|cpu2|sm_bus2|currentState[0]~0_combout ))))

	.dataa(\bus|cpu2|sm_cb2|Mux0~2_combout ),
	.datab(\bus|bus_in_cpu2 [9]),
	.datac(\bus|cpu2|sm_bus2|currentState [0]),
	.datad(\bus|cpu2|sm_bus2|currentState[0]~0_combout ),
	.cin(gnd),
	.combout(\bus|cpu2|sm_bus2|currentState[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \bus|cpu2|sm_bus2|currentState[0]~1 .lut_mask = 16'hF888;
defparam \bus|cpu2|sm_bus2|currentState[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X5_Y12_N0
cycloneii_lcell_comb \bus|bus_in_cpu2~2 (
// Equation(s):
// \bus|bus_in_cpu2~2_combout  = (\bus|state.10~regout  & (\bus|memory_address [0])) # (!\bus|state.10~regout  & ((\bus|cpu1|bus_out [4])))

	.dataa(\bus|state.10~regout ),
	.datab(vcc),
	.datac(\bus|memory_address [0]),
	.datad(\bus|cpu1|bus_out [4]),
	.cin(gnd),
	.combout(\bus|bus_in_cpu2~2_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bus_in_cpu2~2 .lut_mask = 16'hF5A0;
defparam \bus|bus_in_cpu2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y14_N20
cycloneii_lcell_comb \bus|cpu2|activate_sm_cb1 (
// Equation(s):
// \bus|cpu2|activate_sm_cb1~combout  = LCELL((!\bus|cpu2|address_reg [0] & (\bus|cpu2|state.01~regout  & \SW~combout [17])))

	.dataa(vcc),
	.datab(\bus|cpu2|address_reg [0]),
	.datac(\bus|cpu2|state.01~regout ),
	.datad(\SW~combout [17]),
	.cin(gnd),
	.combout(\bus|cpu2|activate_sm_cb1~combout ),
	.cout());
// synopsys translate_off
defparam \bus|cpu2|activate_sm_cb1 .lut_mask = 16'h3000;
defparam \bus|cpu2|activate_sm_cb1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y14_N30
cycloneii_lcell_comb \bus|cpu2|activate_sm_cb2 (
// Equation(s):
// \bus|cpu2|activate_sm_cb2~combout  = LCELL((\bus|cpu2|address_reg [0] & (\bus|cpu2|state.01~regout  & \SW~combout [17])))

	.dataa(vcc),
	.datab(\bus|cpu2|address_reg [0]),
	.datac(\bus|cpu2|state.01~regout ),
	.datad(\SW~combout [17]),
	.cin(gnd),
	.combout(\bus|cpu2|activate_sm_cb2~combout ),
	.cout());
// synopsys translate_off
defparam \bus|cpu2|activate_sm_cb2 .lut_mask = 16'hC000;
defparam \bus|cpu2|activate_sm_cb2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X5_Y12_N7
cycloneii_lcell_ff \bus|cpu2|data_in_reg[1] (
	.clk(\SW~combout [17]),
	.datain(\bus|cpu2|data_in_reg[1]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bus|cpu2|instruction_reg~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bus|cpu2|data_in_reg [1]));

// Location: LCFF_X3_Y12_N11
cycloneii_lcell_ff \bus|bus_in_cpu2[1] (
	.clk(\SW~combout [17]),
	.datain(\bus|bus_in_cpu2~9_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bus|bus_in_cpu2~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bus|bus_in_cpu2 [1]));

// Location: LCFF_X5_Y12_N5
cycloneii_lcell_ff \bus|cpu2|data_in_reg[2] (
	.clk(\SW~combout [17]),
	.datain(\bus|cpu2|data_in_reg[2]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bus|cpu2|instruction_reg~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bus|cpu2|data_in_reg [2]));

// Location: LCFF_X5_Y12_N23
cycloneii_lcell_ff \bus|cpu2|data_in_reg[3] (
	.clk(\SW~combout [17]),
	.datain(\bus|cpu2|data_in_reg[3]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bus|cpu2|instruction_reg~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bus|cpu2|data_in_reg [3]));

// Location: LCFF_X3_Y12_N27
cycloneii_lcell_ff \bus|bus_in_cpu2[3] (
	.clk(\SW~combout [17]),
	.datain(\bus|bus_in_cpu2~11_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bus|bus_in_cpu2~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bus|bus_in_cpu2 [3]));

// Location: LCFF_X4_Y12_N13
cycloneii_lcell_ff \bus|bus_in_cpu1[0] (
	.clk(\SW~combout [17]),
	.datain(\bus|bus_in_cpu1~8_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bus|bus_in_cpu1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bus|bus_in_cpu1 [0]));

// Location: LCCOMB_X4_Y12_N18
cycloneii_lcell_comb \bus|cpu1|activate_cb_2 (
// Equation(s):
// \bus|cpu1|activate_cb_2~combout  = LCELL((\SW~combout [17] & (\bus|cpu1|address_reg [0] & \bus|cpu1|state.10~regout )))

	.dataa(\SW~combout [17]),
	.datab(\bus|cpu1|address_reg [0]),
	.datac(vcc),
	.datad(\bus|cpu1|state.10~regout ),
	.cin(gnd),
	.combout(\bus|cpu1|activate_cb_2~combout ),
	.cout());
// synopsys translate_off
defparam \bus|cpu1|activate_cb_2 .lut_mask = 16'h8800;
defparam \bus|cpu1|activate_cb_2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y12_N22
cycloneii_lcell_comb \bus|cpu1|activate_cb_1 (
// Equation(s):
// \bus|cpu1|activate_cb_1~combout  = LCELL((!\bus|cpu1|address_reg [0] & (\SW~combout [17] & \bus|cpu1|state.10~regout )))

	.dataa(vcc),
	.datab(\bus|cpu1|address_reg [0]),
	.datac(\SW~combout [17]),
	.datad(\bus|cpu1|state.10~regout ),
	.cin(gnd),
	.combout(\bus|cpu1|activate_cb_1~combout ),
	.cout());
// synopsys translate_off
defparam \bus|cpu1|activate_cb_1 .lut_mask = 16'h3000;
defparam \bus|cpu1|activate_cb_1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y12_N10
cycloneii_lcell_comb \bus|cpu1|Selector15~5 (
// Equation(s):
// \bus|cpu1|Selector15~5_combout  = (\bus|cpu1|Selector15~1_combout  & (\bus|cpu1|state.11~regout )) # (!\bus|cpu1|Selector15~1_combout  & (((!\bus|cpu1|state.01~regout  & \bus|cpu1|instruction_reg~0_combout ))))

	.dataa(\bus|cpu1|state.11~regout ),
	.datab(\bus|cpu1|state.01~regout ),
	.datac(\bus|cpu1|instruction_reg~0_combout ),
	.datad(\bus|cpu1|Selector15~1_combout ),
	.cin(gnd),
	.combout(\bus|cpu1|Selector15~5_combout ),
	.cout());
// synopsys translate_off
defparam \bus|cpu1|Selector15~5 .lut_mask = 16'hAA30;
defparam \bus|cpu1|Selector15~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y12_N4
cycloneii_lcell_comb \bus|cpu1|Selector15~7 (
// Equation(s):
// \bus|cpu1|Selector15~7_combout  = (\bus|cpu1|instruction_reg~regout  & ((\bus|cpu1|state.01~regout ) # ((\bus|cpu1|Selector15~1_combout )))) # (!\bus|cpu1|instruction_reg~regout  & (((\bus|cpu1|Selector15~1_combout  & \bus|bus_in_cpu1 [10]))))

	.dataa(\bus|cpu1|instruction_reg~regout ),
	.datab(\bus|cpu1|state.01~regout ),
	.datac(\bus|cpu1|Selector15~1_combout ),
	.datad(\bus|bus_in_cpu1 [10]),
	.cin(gnd),
	.combout(\bus|cpu1|Selector15~7_combout ),
	.cout());
// synopsys translate_off
defparam \bus|cpu1|Selector15~7 .lut_mask = 16'hF8A8;
defparam \bus|cpu1|Selector15~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y13_N28
cycloneii_lcell_comb \bus|bus_in_cpu1~3 (
// Equation(s):
// \bus|bus_in_cpu1~3_combout  = (\bus|state.01~regout  & (\bus|memory_address [1])) # (!\bus|state.01~regout  & ((\bus|cpu2|bus_out [5])))

	.dataa(\bus|state.01~regout ),
	.datab(\bus|memory_address [1]),
	.datac(vcc),
	.datad(\bus|cpu2|bus_out [5]),
	.cin(gnd),
	.combout(\bus|bus_in_cpu1~3_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bus_in_cpu1~3 .lut_mask = 16'hDD88;
defparam \bus|bus_in_cpu1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y12_N18
cycloneii_lcell_comb \bus|cpu1|sm_bus1|currentState[0]~0 (
// Equation(s):
// \bus|cpu1|sm_bus1|currentState[0]~0_combout  = (\bus|bus_in_cpu1 [8] & (\bus|cpu1|cb1|current_state [1] $ (((!\bus|cpu1|cb1|current_state [0]))))) # (!\bus|bus_in_cpu1 [8] & ((\bus|cpu1|cb1|current_state [1]) # ((!\bus|cpu1|cb1|current_state [0]) # 
// (!\bus|bus_in_cpu1 [7]))))

	.dataa(\bus|bus_in_cpu1 [8]),
	.datab(\bus|cpu1|cb1|current_state [1]),
	.datac(\bus|bus_in_cpu1 [7]),
	.datad(\bus|cpu1|cb1|current_state [0]),
	.cin(gnd),
	.combout(\bus|cpu1|sm_bus1|currentState[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \bus|cpu1|sm_bus1|currentState[0]~0 .lut_mask = 16'hCD77;
defparam \bus|cpu1|sm_bus1|currentState[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y12_N30
cycloneii_lcell_comb \bus|cpu1|sm_bus1|currentState[0]~1 (
// Equation(s):
// \bus|cpu1|sm_bus1|currentState[0]~1_combout  = (\bus|bus_in_cpu1 [9] & ((\bus|cpu1|sm_cb1|Mux0~2_combout ) # ((\bus|cpu1|sm_bus1|currentState [0] & \bus|cpu1|sm_bus1|currentState[0]~0_combout )))) # (!\bus|bus_in_cpu1 [9] & 
// (((\bus|cpu1|sm_bus1|currentState [0] & \bus|cpu1|sm_bus1|currentState[0]~0_combout ))))

	.dataa(\bus|bus_in_cpu1 [9]),
	.datab(\bus|cpu1|sm_cb1|Mux0~2_combout ),
	.datac(\bus|cpu1|sm_bus1|currentState [0]),
	.datad(\bus|cpu1|sm_bus1|currentState[0]~0_combout ),
	.cin(gnd),
	.combout(\bus|cpu1|sm_bus1|currentState[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \bus|cpu1|sm_bus1|currentState[0]~1 .lut_mask = 16'hF888;
defparam \bus|cpu1|sm_bus1|currentState[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y12_N16
cycloneii_lcell_comb \bus|cpu1|activate_sm_cb1 (
// Equation(s):
// \bus|cpu1|activate_sm_cb1~combout  = LCELL((\SW~combout [17] & (!\bus|cpu1|address_reg [0] & \bus|cpu1|state.01~regout )))

	.dataa(\SW~combout [17]),
	.datab(\bus|cpu1|address_reg [0]),
	.datac(vcc),
	.datad(\bus|cpu1|state.01~regout ),
	.cin(gnd),
	.combout(\bus|cpu1|activate_sm_cb1~combout ),
	.cout());
// synopsys translate_off
defparam \bus|cpu1|activate_sm_cb1 .lut_mask = 16'h2200;
defparam \bus|cpu1|activate_sm_cb1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y12_N20
cycloneii_lcell_comb \bus|cpu1|activate_sm_cb2 (
// Equation(s):
// \bus|cpu1|activate_sm_cb2~combout  = LCELL((\bus|cpu1|address_reg [0] & (\SW~combout [17] & \bus|cpu1|state.01~regout )))

	.dataa(vcc),
	.datab(\bus|cpu1|address_reg [0]),
	.datac(\SW~combout [17]),
	.datad(\bus|cpu1|state.01~regout ),
	.cin(gnd),
	.combout(\bus|cpu1|activate_sm_cb2~combout ),
	.cout());
// synopsys translate_off
defparam \bus|cpu1|activate_sm_cb2 .lut_mask = 16'hC000;
defparam \bus|cpu1|activate_sm_cb2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X4_Y12_N29
cycloneii_lcell_ff \bus|bus_in_cpu1[1] (
	.clk(\SW~combout [17]),
	.datain(\bus|bus_in_cpu1~9_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bus|bus_in_cpu1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bus|bus_in_cpu1 [1]));

// Location: LCFF_X1_Y14_N27
cycloneii_lcell_ff \bus|cpu1|data_in_reg[2] (
	.clk(\SW~combout [17]),
	.datain(\bus|cpu1|data_in_reg[2]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bus|cpu1|instruction_reg~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bus|cpu1|data_in_reg [2]));

// Location: LCFF_X1_Y13_N9
cycloneii_lcell_ff \bus|bus_in_cpu1[2] (
	.clk(\SW~combout [17]),
	.datain(\bus|bus_in_cpu1~10_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bus|bus_in_cpu1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bus|bus_in_cpu1 [2]));

// Location: LCFF_X10_Y13_N7
cycloneii_lcell_ff \bus|cpu1|data_in_reg[3] (
	.clk(\SW~combout [17]),
	.datain(gnd),
	.sdata(\SW~combout [10]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bus|cpu1|instruction_reg~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bus|cpu1|data_in_reg [3]));

// Location: LCFF_X4_Y12_N3
cycloneii_lcell_ff \bus|bus_in_cpu1[3] (
	.clk(\SW~combout [17]),
	.datain(\bus|bus_in_cpu1~11_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bus|bus_in_cpu1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bus|bus_in_cpu1 [3]));

// Location: LCCOMB_X7_Y12_N10
cycloneii_lcell_comb \bus|cpu1|Selector2~2 (
// Equation(s):
// \bus|cpu1|Selector2~2_combout  = (\bus|cpu1|state.01~regout ) # (\bus|cpu1|state.10~regout )

	.dataa(vcc),
	.datab(\bus|cpu1|state.01~regout ),
	.datac(vcc),
	.datad(\bus|cpu1|state.10~regout ),
	.cin(gnd),
	.combout(\bus|cpu1|Selector2~2_combout ),
	.cout());
// synopsys translate_off
defparam \bus|cpu1|Selector2~2 .lut_mask = 16'hFFCC;
defparam \bus|cpu1|Selector2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X5_Y15_N22
cycloneii_lcell_comb \bus|cpu2|Selector20~0 (
// Equation(s):
// \bus|cpu2|Selector20~0_combout  = (!\bus|cpu2|state.00~regout  & ((\bus|cpu2|Equal2~1_combout  & (\bus|cpu2|sm_bus1|currentState [0])) # (!\bus|cpu2|Equal2~1_combout  & ((\bus|cpu2|sm_bus2|currentState [0])))))

	.dataa(\bus|cpu2|state.00~regout ),
	.datab(\bus|cpu2|sm_bus1|currentState [0]),
	.datac(\bus|cpu2|Equal2~1_combout ),
	.datad(\bus|cpu2|sm_bus2|currentState [0]),
	.cin(gnd),
	.combout(\bus|cpu2|Selector20~0_combout ),
	.cout());
// synopsys translate_off
defparam \bus|cpu2|Selector20~0 .lut_mask = 16'h4540;
defparam \bus|cpu2|Selector20~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X1_Y15_N31
cycloneii_lcell_ff \bus|cpu2|sm_cb1|newState[0] (
	.clk(\bus|cpu2|activate_sm_cb1~clkctrl_outclk ),
	.datain(\bus|cpu2|sm_cb1|Mux2~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bus|cpu2|sm_cb1|newState [0]));

// Location: LCFF_X1_Y15_N29
cycloneii_lcell_ff \bus|cpu2|sm_cb2|newState[0] (
	.clk(\bus|cpu2|activate_sm_cb2~clkctrl_outclk ),
	.datain(\bus|cpu2|sm_cb2|Mux2~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bus|cpu2|sm_cb2|newState [0]));

// Location: LCCOMB_X3_Y15_N2
cycloneii_lcell_comb \bus|cpu2|Selector20~3 (
// Equation(s):
// \bus|cpu2|Selector20~3_combout  = (\bus|cpu2|Selector19~2_combout  & ((\bus|cpu2|address_reg [0] & (!\bus|cpu2|sm_cb2|newState [0])) # (!\bus|cpu2|address_reg [0] & ((!\bus|cpu2|sm_cb1|newState [0])))))

	.dataa(\bus|cpu2|sm_cb2|newState [0]),
	.datab(\bus|cpu2|address_reg [0]),
	.datac(\bus|cpu2|Selector19~2_combout ),
	.datad(\bus|cpu2|sm_cb1|newState [0]),
	.cin(gnd),
	.combout(\bus|cpu2|Selector20~3_combout ),
	.cout());
// synopsys translate_off
defparam \bus|cpu2|Selector20~3 .lut_mask = 16'h4070;
defparam \bus|cpu2|Selector20~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y15_N16
cycloneii_lcell_comb \bus|cpu2|Selector19~4 (
// Equation(s):
// \bus|cpu2|Selector19~4_combout  = (!\bus|cpu2|state.00~regout  & (\bus|cpu2|state_cb [1] & ((!\bus|cpu2|Selector19~8_combout ) # (!\bus|cpu2|always0~0_combout ))))

	.dataa(\bus|cpu2|always0~0_combout ),
	.datab(\bus|cpu2|state.00~regout ),
	.datac(\bus|cpu2|state_cb [1]),
	.datad(\bus|cpu2|Selector19~8_combout ),
	.cin(gnd),
	.combout(\bus|cpu2|Selector19~4_combout ),
	.cout());
// synopsys translate_off
defparam \bus|cpu2|Selector19~4 .lut_mask = 16'h1030;
defparam \bus|cpu2|Selector19~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X6_Y13_N17
cycloneii_lcell_ff \bus|cpu1|bus_out[1] (
	.clk(\SW~combout [17]),
	.datain(\bus|cpu1|Selector11~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bus|cpu1|bus_out[6]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bus|cpu1|bus_out [1]));

// Location: LCFF_X3_Y12_N15
cycloneii_lcell_ff \bus|memory|data_out[1] (
	.clk(\SW~combout [17]),
	.datain(\bus|memory|memory_data~57_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bus|memory|data_out [1]));

// Location: LCCOMB_X3_Y12_N10
cycloneii_lcell_comb \bus|bus_in_cpu2~9 (
// Equation(s):
// \bus|bus_in_cpu2~9_combout  = (\bus|bus_in_cpu2[3]~7_combout  & ((\bus|cpu1|bus_out [1]))) # (!\bus|bus_in_cpu2[3]~7_combout  & (\bus|memory|data_out [1]))

	.dataa(vcc),
	.datab(\bus|bus_in_cpu2[3]~7_combout ),
	.datac(\bus|memory|data_out [1]),
	.datad(\bus|cpu1|bus_out [1]),
	.cin(gnd),
	.combout(\bus|bus_in_cpu2~9_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bus_in_cpu2~9 .lut_mask = 16'hFC30;
defparam \bus|bus_in_cpu2~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X6_Y13_N25
cycloneii_lcell_ff \bus|cpu1|bus_out[3] (
	.clk(\SW~combout [17]),
	.datain(\bus|cpu1|Selector9~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bus|cpu1|bus_out[6]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bus|cpu1|bus_out [3]));

// Location: LCFF_X3_Y12_N1
cycloneii_lcell_ff \bus|memory|data_out[3] (
	.clk(\SW~combout [17]),
	.datain(\bus|memory|memory_data~83_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bus|memory|data_out [3]));

// Location: LCCOMB_X3_Y12_N26
cycloneii_lcell_comb \bus|bus_in_cpu2~11 (
// Equation(s):
// \bus|bus_in_cpu2~11_combout  = (\bus|bus_in_cpu2[3]~7_combout  & (\bus|cpu1|bus_out [3])) # (!\bus|bus_in_cpu2[3]~7_combout  & ((\bus|memory|data_out [3])))

	.dataa(\bus|cpu1|bus_out [3]),
	.datab(\bus|memory|data_out [3]),
	.datac(vcc),
	.datad(\bus|bus_in_cpu2[3]~7_combout ),
	.cin(gnd),
	.combout(\bus|bus_in_cpu2~11_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bus_in_cpu2~11 .lut_mask = 16'hAACC;
defparam \bus|bus_in_cpu2~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X2_Y15_N13
cycloneii_lcell_ff \bus|cpu2|bus_out[0] (
	.clk(\SW~combout [17]),
	.datain(\bus|cpu2|Selector12~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bus|cpu2|bus_out[5]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bus|cpu2|bus_out [0]));

// Location: LCCOMB_X2_Y13_N22
cycloneii_lcell_comb \bus|always0~2 (
// Equation(s):
// \bus|always0~2_combout  = (\bus|cpu2|bus_out [5] & (\bus|memory_address [1] & (\bus|memory_address [0] $ (!\bus|cpu2|bus_out [4])))) # (!\bus|cpu2|bus_out [5] & (!\bus|memory_address [1] & (\bus|memory_address [0] $ (!\bus|cpu2|bus_out [4]))))

	.dataa(\bus|cpu2|bus_out [5]),
	.datab(\bus|memory_address [0]),
	.datac(\bus|memory_address [1]),
	.datad(\bus|cpu2|bus_out [4]),
	.cin(gnd),
	.combout(\bus|always0~2_combout ),
	.cout());
// synopsys translate_off
defparam \bus|always0~2 .lut_mask = 16'h8421;
defparam \bus|always0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X3_Y13_N30
cycloneii_lcell_comb \bus|always0~3 (
// Equation(s):
// \bus|always0~3_combout  = (\bus|cpu2|bus_out [11] & (\bus|memory_address [2] $ (!\bus|cpu2|bus_out [6])))

	.dataa(vcc),
	.datab(\bus|memory_address [2]),
	.datac(\bus|cpu2|bus_out [6]),
	.datad(\bus|cpu2|bus_out [11]),
	.cin(gnd),
	.combout(\bus|always0~3_combout ),
	.cout());
// synopsys translate_off
defparam \bus|always0~3 .lut_mask = 16'hC300;
defparam \bus|always0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y13_N4
cycloneii_lcell_comb \bus|bus_in_cpu1[2]~7 (
// Equation(s):
// \bus|bus_in_cpu1[2]~7_combout  = ((\bus|always0~2_combout  & \bus|always0~3_combout )) # (!\bus|state.01~regout )

	.dataa(\bus|state.01~regout ),
	.datab(\bus|always0~2_combout ),
	.datac(vcc),
	.datad(\bus|always0~3_combout ),
	.cin(gnd),
	.combout(\bus|bus_in_cpu1[2]~7_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bus_in_cpu1[2]~7 .lut_mask = 16'hDD55;
defparam \bus|bus_in_cpu1[2]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y12_N12
cycloneii_lcell_comb \bus|bus_in_cpu1~8 (
// Equation(s):
// \bus|bus_in_cpu1~8_combout  = (\bus|bus_in_cpu1[2]~7_combout  & ((\bus|cpu2|bus_out [0]))) # (!\bus|bus_in_cpu1[2]~7_combout  & (\bus|memory|data_out [0]))

	.dataa(\bus|memory|data_out [0]),
	.datab(vcc),
	.datac(\bus|cpu2|bus_out [0]),
	.datad(\bus|bus_in_cpu1[2]~7_combout ),
	.cin(gnd),
	.combout(\bus|bus_in_cpu1~8_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bus_in_cpu1~8 .lut_mask = 16'hF0AA;
defparam \bus|bus_in_cpu1~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y13_N14
cycloneii_lcell_comb \bus|cpu1|Selector20~0 (
// Equation(s):
// \bus|cpu1|Selector20~0_combout  = (!\bus|cpu1|state.00~regout  & ((\bus|cpu1|Equal2~1_combout  & ((\bus|cpu1|sm_bus1|currentState [0]))) # (!\bus|cpu1|Equal2~1_combout  & (\bus|cpu1|sm_bus2|currentState [0]))))

	.dataa(\bus|cpu1|state.00~regout ),
	.datab(\bus|cpu1|sm_bus2|currentState [0]),
	.datac(\bus|cpu1|sm_bus1|currentState [0]),
	.datad(\bus|cpu1|Equal2~1_combout ),
	.cin(gnd),
	.combout(\bus|cpu1|Selector20~0_combout ),
	.cout());
// synopsys translate_off
defparam \bus|cpu1|Selector20~0 .lut_mask = 16'h5044;
defparam \bus|cpu1|Selector20~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X7_Y14_N21
cycloneii_lcell_ff \bus|cpu1|sm_cb1|newState[1] (
	.clk(\bus|cpu1|activate_sm_cb1~clkctrl_outclk ),
	.datain(\bus|cpu1|sm_cb1|newState[1]~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bus|cpu1|sm_cb1|newState [1]));

// Location: LCCOMB_X6_Y12_N26
cycloneii_lcell_comb \bus|cpu1|Selector19~6 (
// Equation(s):
// \bus|cpu1|Selector19~6_combout  = (\bus|cpu1|state_cb [1] & ((\bus|cpu1|state.10~regout ) # (\bus|cpu1|Selector16~0_combout )))

	.dataa(vcc),
	.datab(\bus|cpu1|state.10~regout ),
	.datac(\bus|cpu1|Selector16~0_combout ),
	.datad(\bus|cpu1|state_cb [1]),
	.cin(gnd),
	.combout(\bus|cpu1|Selector19~6_combout ),
	.cout());
// synopsys translate_off
defparam \bus|cpu1|Selector19~6 .lut_mask = 16'hFC00;
defparam \bus|cpu1|Selector19~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y15_N6
cycloneii_lcell_comb \bus|cpu2|Selector5~2 (
// Equation(s):
// \bus|cpu2|Selector5~2_combout  = (\bus|cpu2|bus_out [7] & ((\bus|cpu2|state.10~regout ) # ((\bus|cpu2|state.01~regout  & \bus|cpu2|Selector5~0_combout ))))

	.dataa(\bus|cpu2|state.01~regout ),
	.datab(\bus|cpu2|bus_out [7]),
	.datac(\bus|cpu2|state.10~regout ),
	.datad(\bus|cpu2|Selector5~0_combout ),
	.cin(gnd),
	.combout(\bus|cpu2|Selector5~2_combout ),
	.cout());
// synopsys translate_off
defparam \bus|cpu2|Selector5~2 .lut_mask = 16'hC8C0;
defparam \bus|cpu2|Selector5~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X2_Y15_N11
cycloneii_lcell_ff \bus|cpu2|bus_out[1] (
	.clk(\SW~combout [17]),
	.datain(\bus|cpu2|Selector11~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bus|cpu2|bus_out[5]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bus|cpu2|bus_out [1]));

// Location: LCCOMB_X4_Y12_N28
cycloneii_lcell_comb \bus|bus_in_cpu1~9 (
// Equation(s):
// \bus|bus_in_cpu1~9_combout  = (\bus|bus_in_cpu1[2]~7_combout  & ((\bus|cpu2|bus_out [1]))) # (!\bus|bus_in_cpu1[2]~7_combout  & (\bus|memory|data_out [1]))

	.dataa(\bus|memory|data_out [1]),
	.datab(\bus|cpu2|bus_out [1]),
	.datac(vcc),
	.datad(\bus|bus_in_cpu1[2]~7_combout ),
	.cin(gnd),
	.combout(\bus|bus_in_cpu1~9_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bus_in_cpu1~9 .lut_mask = 16'hCCAA;
defparam \bus|bus_in_cpu1~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y13_N8
cycloneii_lcell_comb \bus|bus_in_cpu1~10 (
// Equation(s):
// \bus|bus_in_cpu1~10_combout  = (\bus|bus_in_cpu1[2]~7_combout  & (\bus|cpu2|bus_out [2])) # (!\bus|bus_in_cpu1[2]~7_combout  & ((\bus|memory|data_out [2])))

	.dataa(\bus|cpu2|bus_out [2]),
	.datab(vcc),
	.datac(\bus|bus_in_cpu1[2]~7_combout ),
	.datad(\bus|memory|data_out [2]),
	.cin(gnd),
	.combout(\bus|bus_in_cpu1~10_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bus_in_cpu1~10 .lut_mask = 16'hAFA0;
defparam \bus|bus_in_cpu1~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X2_Y15_N27
cycloneii_lcell_ff \bus|cpu2|bus_out[3] (
	.clk(\SW~combout [17]),
	.datain(\bus|cpu2|Selector9~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bus|cpu2|bus_out[5]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bus|cpu2|bus_out [3]));

// Location: LCCOMB_X4_Y12_N2
cycloneii_lcell_comb \bus|bus_in_cpu1~11 (
// Equation(s):
// \bus|bus_in_cpu1~11_combout  = (\bus|bus_in_cpu1[2]~7_combout  & ((\bus|cpu2|bus_out [3]))) # (!\bus|bus_in_cpu1[2]~7_combout  & (\bus|memory|data_out [3]))

	.dataa(\bus|memory|data_out [3]),
	.datab(\bus|cpu2|bus_out [3]),
	.datac(vcc),
	.datad(\bus|bus_in_cpu1[2]~7_combout ),
	.cin(gnd),
	.combout(\bus|bus_in_cpu1~11_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bus_in_cpu1~11 .lut_mask = 16'hCCAA;
defparam \bus|bus_in_cpu1~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X1_Y12_N29
cycloneii_lcell_ff \bus|memory|memory_data~20 (
	.clk(\SW~combout [17]),
	.datain(\bus|memory|memory_data~32_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bus|memory|memory_data~20_regout ));

// Location: LCCOMB_X1_Y12_N28
cycloneii_lcell_comb \bus|memory|memory_data~32 (
// Equation(s):
// \bus|memory|memory_data~32_combout  = (\rtl~4_combout  & (\bus|memory_data_in [0])) # (!\rtl~4_combout  & ((\bus|memory|memory_data~20_regout )))

	.dataa(vcc),
	.datab(\bus|memory_data_in [0]),
	.datac(\bus|memory|memory_data~20_regout ),
	.datad(\rtl~4_combout ),
	.cin(gnd),
	.combout(\bus|memory|memory_data~32_combout ),
	.cout());
// synopsys translate_off
defparam \bus|memory|memory_data~32 .lut_mask = 16'hCCF0;
defparam \bus|memory|memory_data~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X3_Y12_N21
cycloneii_lcell_ff \bus|memory|memory_data~4 (
	.clk(\SW~combout [17]),
	.datain(\bus|memory|memory_data~39_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bus|memory|memory_data~4_regout ));

// Location: LCCOMB_X3_Y12_N20
cycloneii_lcell_comb \bus|memory|memory_data~39 (
// Equation(s):
// \bus|memory|memory_data~39_combout  = (\rtl~1_combout  & (\bus|memory_data_in [0])) # (!\rtl~1_combout  & ((\bus|memory|memory_data~4_regout )))

	.dataa(\bus|memory_data_in [0]),
	.datab(vcc),
	.datac(\bus|memory|memory_data~4_regout ),
	.datad(\rtl~1_combout ),
	.cin(gnd),
	.combout(\bus|memory|memory_data~39_combout ),
	.cout());
// synopsys translate_off
defparam \bus|memory|memory_data~39 .lut_mask = 16'hAAF0;
defparam \bus|memory|memory_data~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X1_Y12_N13
cycloneii_lcell_ff \bus|memory|memory_data~12 (
	.clk(\SW~combout [17]),
	.datain(\bus|memory|memory_data~42_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bus|memory|memory_data~12_regout ));

// Location: LCCOMB_X1_Y13_N20
cycloneii_lcell_comb \rtl~3 (
// Equation(s):
// \rtl~3_combout  = (!\bus|memory_address [2] & (\bus|memory_address [0] & (\bus|memory_write~regout  & \bus|memory_address [1])))

	.dataa(\bus|memory_address [2]),
	.datab(\bus|memory_address [0]),
	.datac(\bus|memory_write~regout ),
	.datad(\bus|memory_address [1]),
	.cin(gnd),
	.combout(\rtl~3_combout ),
	.cout());
// synopsys translate_off
defparam \rtl~3 .lut_mask = 16'h4000;
defparam \rtl~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y12_N12
cycloneii_lcell_comb \bus|memory|memory_data~42 (
// Equation(s):
// \bus|memory|memory_data~42_combout  = (\rtl~3_combout  & (\bus|memory_data_in [0])) # (!\rtl~3_combout  & ((\bus|memory|memory_data~12_regout )))

	.dataa(\rtl~3_combout ),
	.datab(\bus|memory_data_in [0]),
	.datac(\bus|memory|memory_data~12_regout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\bus|memory|memory_data~42_combout ),
	.cout());
// synopsys translate_off
defparam \bus|memory|memory_data~42 .lut_mask = 16'hD8D8;
defparam \bus|memory|memory_data~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y15_N0
cycloneii_lcell_comb \bus|cpu2|sm_cb1|Mux2~0 (
// Equation(s):
// \bus|cpu2|sm_cb1|Mux2~0_combout  = (\bus|cpu2|cb1|current_state [1] & (((!\bus|cpu2|sm_cb1|newState [0] & \bus|cpu2|cb1|current_state [0])))) # (!\bus|cpu2|cb1|current_state [1] & (!\SW~combout [14]))

	.dataa(\SW~combout [14]),
	.datab(\bus|cpu2|sm_cb1|newState [0]),
	.datac(\bus|cpu2|cb1|current_state [1]),
	.datad(\bus|cpu2|cb1|current_state [0]),
	.cin(gnd),
	.combout(\bus|cpu2|sm_cb1|Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \bus|cpu2|sm_cb1|Mux2~0 .lut_mask = 16'h3505;
defparam \bus|cpu2|sm_cb1|Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y15_N30
cycloneii_lcell_comb \bus|cpu2|sm_cb1|Mux2~1 (
// Equation(s):
// \bus|cpu2|sm_cb1|Mux2~1_combout  = (!\bus|cpu2|sm_cb1|Mux2~0_combout  & ((\SW~combout [14]) # ((\bus|cpu2|Equal0~4_combout ) # (\bus|cpu2|cb1|current_state [0]))))

	.dataa(\SW~combout [14]),
	.datab(\bus|cpu2|sm_cb1|Mux2~0_combout ),
	.datac(\bus|cpu2|Equal0~4_combout ),
	.datad(\bus|cpu2|cb1|current_state [0]),
	.cin(gnd),
	.combout(\bus|cpu2|sm_cb1|Mux2~1_combout ),
	.cout());
// synopsys translate_off
defparam \bus|cpu2|sm_cb1|Mux2~1 .lut_mask = 16'h3332;
defparam \bus|cpu2|sm_cb1|Mux2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y15_N2
cycloneii_lcell_comb \bus|cpu2|sm_cb2|Mux2~0 (
// Equation(s):
// \bus|cpu2|sm_cb2|Mux2~0_combout  = (\bus|cpu2|cb2|current_state [1] & (((\bus|cpu2|cb2|current_state [0] & !\bus|cpu2|sm_cb2|newState [0])))) # (!\bus|cpu2|cb2|current_state [1] & (!\SW~combout [14]))

	.dataa(\SW~combout [14]),
	.datab(\bus|cpu2|cb2|current_state [0]),
	.datac(\bus|cpu2|sm_cb2|newState [0]),
	.datad(\bus|cpu2|cb2|current_state [1]),
	.cin(gnd),
	.combout(\bus|cpu2|sm_cb2|Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \bus|cpu2|sm_cb2|Mux2~0 .lut_mask = 16'h0C55;
defparam \bus|cpu2|sm_cb2|Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y15_N28
cycloneii_lcell_comb \bus|cpu2|sm_cb2|Mux2~1 (
// Equation(s):
// \bus|cpu2|sm_cb2|Mux2~1_combout  = (!\bus|cpu2|sm_cb2|Mux2~0_combout  & ((\SW~combout [14]) # ((\bus|cpu2|cb2|current_state [0]) # (\bus|cpu2|Equal1~4_combout ))))

	.dataa(\SW~combout [14]),
	.datab(\bus|cpu2|sm_cb2|Mux2~0_combout ),
	.datac(\bus|cpu2|cb2|current_state [0]),
	.datad(\bus|cpu2|Equal1~4_combout ),
	.cin(gnd),
	.combout(\bus|cpu2|sm_cb2|Mux2~1_combout ),
	.cout());
// synopsys translate_off
defparam \bus|cpu2|sm_cb2|Mux2~1 .lut_mask = 16'h3332;
defparam \bus|cpu2|sm_cb2|Mux2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y13_N16
cycloneii_lcell_comb \bus|cpu1|Selector11~0 (
// Equation(s):
// \bus|cpu1|Selector11~0_combout  = (!\bus|cpu1|bus_out[0]~6_combout  & ((\bus|cpu1|Equal2~1_combout  & (\bus|cpu1|cb1|current_data [1])) # (!\bus|cpu1|Equal2~1_combout  & ((\bus|cpu1|cb2|current_data [1])))))

	.dataa(\bus|cpu1|cb1|current_data [1]),
	.datab(\bus|cpu1|cb2|current_data [1]),
	.datac(\bus|cpu1|Equal2~1_combout ),
	.datad(\bus|cpu1|bus_out[0]~6_combout ),
	.cin(gnd),
	.combout(\bus|cpu1|Selector11~0_combout ),
	.cout());
// synopsys translate_off
defparam \bus|cpu1|Selector11~0 .lut_mask = 16'h00AC;
defparam \bus|cpu1|Selector11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X2_Y12_N9
cycloneii_lcell_ff \bus|memory_data_in[1] (
	.clk(\SW~combout [17]),
	.datain(\bus|memory_data_in~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bus|state~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bus|memory_data_in [1]));

// Location: LCFF_X1_Y12_N17
cycloneii_lcell_ff \bus|memory|memory_data~21 (
	.clk(\SW~combout [17]),
	.datain(\bus|memory|memory_data~45_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bus|memory|memory_data~21_regout ));

// Location: LCCOMB_X1_Y12_N16
cycloneii_lcell_comb \bus|memory|memory_data~45 (
// Equation(s):
// \bus|memory|memory_data~45_combout  = (\rtl~4_combout  & (\bus|memory_data_in [1])) # (!\rtl~4_combout  & ((\bus|memory|memory_data~21_regout )))

	.dataa(vcc),
	.datab(\bus|memory_data_in [1]),
	.datac(\bus|memory|memory_data~21_regout ),
	.datad(\rtl~4_combout ),
	.cin(gnd),
	.combout(\bus|memory|memory_data~45_combout ),
	.cout());
// synopsys translate_off
defparam \bus|memory|memory_data~45 .lut_mask = 16'hCCF0;
defparam \bus|memory|memory_data~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X2_Y12_N27
cycloneii_lcell_ff \bus|memory|memory_data~25 (
	.clk(\SW~combout [17]),
	.datain(\bus|memory|memory_data~46_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bus|memory|memory_data~25_regout ));

// Location: LCCOMB_X2_Y12_N26
cycloneii_lcell_comb \bus|memory|memory_data~46 (
// Equation(s):
// \bus|memory|memory_data~46_combout  = (\rtl~5_combout  & (\bus|memory_data_in [1])) # (!\rtl~5_combout  & ((\bus|memory|memory_data~25_regout )))

	.dataa(vcc),
	.datab(\bus|memory_data_in [1]),
	.datac(\bus|memory|memory_data~25_regout ),
	.datad(\rtl~5_combout ),
	.cin(gnd),
	.combout(\bus|memory|memory_data~46_combout ),
	.cout());
// synopsys translate_off
defparam \bus|memory|memory_data~46 .lut_mask = 16'hCCF0;
defparam \bus|memory|memory_data~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X2_Y12_N5
cycloneii_lcell_ff \bus|memory|memory_data~17 (
	.clk(\SW~combout [17]),
	.datain(\bus|memory|memory_data~47_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bus|memory|memory_data~17_regout ));

// Location: LCCOMB_X2_Y12_N4
cycloneii_lcell_comb \bus|memory|memory_data~47 (
// Equation(s):
// \bus|memory|memory_data~47_combout  = (\rtl~6_combout  & (\bus|memory_data_in [1])) # (!\rtl~6_combout  & ((\bus|memory|memory_data~17_regout )))

	.dataa(vcc),
	.datab(\bus|memory_data_in [1]),
	.datac(\bus|memory|memory_data~17_regout ),
	.datad(\rtl~6_combout ),
	.cin(gnd),
	.combout(\bus|memory|memory_data~47_combout ),
	.cout());
// synopsys translate_off
defparam \bus|memory|memory_data~47 .lut_mask = 16'hCCF0;
defparam \bus|memory|memory_data~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X3_Y12_N24
cycloneii_lcell_comb \bus|memory|memory_data~48 (
// Equation(s):
// \bus|memory|memory_data~48_combout  = (\bus|memory_address [0] & (((\bus|memory_address [1])))) # (!\bus|memory_address [0] & ((\bus|memory_address [1] & (\bus|memory|memory_data~46_combout )) # (!\bus|memory_address [1] & 
// ((\bus|memory|memory_data~47_combout )))))

	.dataa(\bus|memory_address [0]),
	.datab(\bus|memory|memory_data~46_combout ),
	.datac(\bus|memory|memory_data~47_combout ),
	.datad(\bus|memory_address [1]),
	.cin(gnd),
	.combout(\bus|memory|memory_data~48_combout ),
	.cout());
// synopsys translate_off
defparam \bus|memory|memory_data~48 .lut_mask = 16'hEE50;
defparam \bus|memory|memory_data~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X1_Y12_N11
cycloneii_lcell_ff \bus|memory|memory_data~29 (
	.clk(\SW~combout [17]),
	.datain(\bus|memory|memory_data~49_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bus|memory|memory_data~29_regout ));

// Location: LCCOMB_X1_Y12_N10
cycloneii_lcell_comb \bus|memory|memory_data~49 (
// Equation(s):
// \bus|memory|memory_data~49_combout  = (\rtl~7_combout  & (\bus|memory_data_in [1])) # (!\rtl~7_combout  & ((\bus|memory|memory_data~29_regout )))

	.dataa(vcc),
	.datab(\bus|memory_data_in [1]),
	.datac(\bus|memory|memory_data~29_regout ),
	.datad(\rtl~7_combout ),
	.cin(gnd),
	.combout(\bus|memory|memory_data~49_combout ),
	.cout());
// synopsys translate_off
defparam \bus|memory|memory_data~49 .lut_mask = 16'hCCF0;
defparam \bus|memory|memory_data~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X3_Y12_N2
cycloneii_lcell_comb \bus|memory|memory_data~50 (
// Equation(s):
// \bus|memory|memory_data~50_combout  = (\bus|memory_address [0] & ((\bus|memory|memory_data~48_combout  & ((\bus|memory|memory_data~49_combout ))) # (!\bus|memory|memory_data~48_combout  & (\bus|memory|memory_data~45_combout )))) # (!\bus|memory_address 
// [0] & (((\bus|memory|memory_data~48_combout ))))

	.dataa(\bus|memory_address [0]),
	.datab(\bus|memory|memory_data~45_combout ),
	.datac(\bus|memory|memory_data~48_combout ),
	.datad(\bus|memory|memory_data~49_combout ),
	.cin(gnd),
	.combout(\bus|memory|memory_data~50_combout ),
	.cout());
// synopsys translate_off
defparam \bus|memory|memory_data~50 .lut_mask = 16'hF858;
defparam \bus|memory|memory_data~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X2_Y12_N3
cycloneii_lcell_ff \bus|memory|memory_data~9 (
	.clk(\SW~combout [17]),
	.datain(\bus|memory|memory_data~51_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bus|memory|memory_data~9_regout ));

// Location: LCCOMB_X2_Y12_N2
cycloneii_lcell_comb \bus|memory|memory_data~51 (
// Equation(s):
// \bus|memory|memory_data~51_combout  = (\rtl~0_combout  & (\bus|memory_data_in [1])) # (!\rtl~0_combout  & ((\bus|memory|memory_data~9_regout )))

	.dataa(vcc),
	.datab(\bus|memory_data_in [1]),
	.datac(\bus|memory|memory_data~9_regout ),
	.datad(\rtl~0_combout ),
	.cin(gnd),
	.combout(\bus|memory|memory_data~51_combout ),
	.cout());
// synopsys translate_off
defparam \bus|memory|memory_data~51 .lut_mask = 16'hCCF0;
defparam \bus|memory|memory_data~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X1_Y12_N25
cycloneii_lcell_ff \bus|memory|memory_data~5 (
	.clk(\SW~combout [17]),
	.datain(\bus|memory|memory_data~52_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bus|memory|memory_data~5_regout ));

// Location: LCCOMB_X1_Y12_N24
cycloneii_lcell_comb \bus|memory|memory_data~52 (
// Equation(s):
// \bus|memory|memory_data~52_combout  = (\rtl~1_combout  & (\bus|memory_data_in [1])) # (!\rtl~1_combout  & ((\bus|memory|memory_data~5_regout )))

	.dataa(vcc),
	.datab(\bus|memory_data_in [1]),
	.datac(\bus|memory|memory_data~5_regout ),
	.datad(\rtl~1_combout ),
	.cin(gnd),
	.combout(\bus|memory|memory_data~52_combout ),
	.cout());
// synopsys translate_off
defparam \bus|memory|memory_data~52 .lut_mask = 16'hCCF0;
defparam \bus|memory|memory_data~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X2_Y12_N17
cycloneii_lcell_ff \bus|memory|memory_data~1 (
	.clk(\SW~combout [17]),
	.datain(\bus|memory|memory_data~53_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bus|memory|memory_data~1_regout ));

// Location: LCCOMB_X2_Y12_N16
cycloneii_lcell_comb \bus|memory|memory_data~53 (
// Equation(s):
// \bus|memory|memory_data~53_combout  = (\rtl~2_combout  & (\bus|memory_data_in [1])) # (!\rtl~2_combout  & ((\bus|memory|memory_data~1_regout )))

	.dataa(vcc),
	.datab(\bus|memory_data_in [1]),
	.datac(\bus|memory|memory_data~1_regout ),
	.datad(\rtl~2_combout ),
	.cin(gnd),
	.combout(\bus|memory|memory_data~53_combout ),
	.cout());
// synopsys translate_off
defparam \bus|memory|memory_data~53 .lut_mask = 16'hCCF0;
defparam \bus|memory|memory_data~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y12_N14
cycloneii_lcell_comb \bus|memory|memory_data~54 (
// Equation(s):
// \bus|memory|memory_data~54_combout  = (\bus|memory_address [1] & (((\bus|memory_address [0])))) # (!\bus|memory_address [1] & ((\bus|memory_address [0] & ((\bus|memory|memory_data~52_combout ))) # (!\bus|memory_address [0] & 
// (\bus|memory|memory_data~53_combout ))))

	.dataa(\bus|memory|memory_data~53_combout ),
	.datab(\bus|memory|memory_data~52_combout ),
	.datac(\bus|memory_address [1]),
	.datad(\bus|memory_address [0]),
	.cin(gnd),
	.combout(\bus|memory|memory_data~54_combout ),
	.cout());
// synopsys translate_off
defparam \bus|memory|memory_data~54 .lut_mask = 16'hFC0A;
defparam \bus|memory|memory_data~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X1_Y12_N3
cycloneii_lcell_ff \bus|memory|memory_data~13 (
	.clk(\SW~combout [17]),
	.datain(\bus|memory|memory_data~55_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bus|memory|memory_data~13_regout ));

// Location: LCCOMB_X1_Y12_N2
cycloneii_lcell_comb \bus|memory|memory_data~55 (
// Equation(s):
// \bus|memory|memory_data~55_combout  = (\rtl~3_combout  & (\bus|memory_data_in [1])) # (!\rtl~3_combout  & ((\bus|memory|memory_data~13_regout )))

	.dataa(\rtl~3_combout ),
	.datab(\bus|memory_data_in [1]),
	.datac(\bus|memory|memory_data~13_regout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\bus|memory|memory_data~55_combout ),
	.cout());
// synopsys translate_off
defparam \bus|memory|memory_data~55 .lut_mask = 16'hD8D8;
defparam \bus|memory|memory_data~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y12_N0
cycloneii_lcell_comb \bus|memory|memory_data~56 (
// Equation(s):
// \bus|memory|memory_data~56_combout  = (\bus|memory_address [1] & ((\bus|memory|memory_data~54_combout  & ((\bus|memory|memory_data~55_combout ))) # (!\bus|memory|memory_data~54_combout  & (\bus|memory|memory_data~51_combout )))) # (!\bus|memory_address 
// [1] & (((\bus|memory|memory_data~54_combout ))))

	.dataa(\bus|memory_address [1]),
	.datab(\bus|memory|memory_data~51_combout ),
	.datac(\bus|memory|memory_data~54_combout ),
	.datad(\bus|memory|memory_data~55_combout ),
	.cin(gnd),
	.combout(\bus|memory|memory_data~56_combout ),
	.cout());
// synopsys translate_off
defparam \bus|memory|memory_data~56 .lut_mask = 16'hF858;
defparam \bus|memory|memory_data~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X3_Y12_N14
cycloneii_lcell_comb \bus|memory|memory_data~57 (
// Equation(s):
// \bus|memory|memory_data~57_combout  = (\bus|memory_address [2] & ((\bus|memory|memory_data~50_combout ))) # (!\bus|memory_address [2] & (\bus|memory|memory_data~56_combout ))

	.dataa(\bus|memory_address [2]),
	.datab(vcc),
	.datac(\bus|memory|memory_data~56_combout ),
	.datad(\bus|memory|memory_data~50_combout ),
	.cin(gnd),
	.combout(\bus|memory|memory_data~57_combout ),
	.cout());
// synopsys translate_off
defparam \bus|memory|memory_data~57 .lut_mask = 16'hFA50;
defparam \bus|memory|memory_data~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X1_Y13_N15
cycloneii_lcell_ff \bus|memory|memory_data~26 (
	.clk(\SW~combout [17]),
	.datain(\bus|memory|memory_data~59_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bus|memory|memory_data~26_regout ));

// Location: LCCOMB_X1_Y13_N14
cycloneii_lcell_comb \bus|memory|memory_data~59 (
// Equation(s):
// \bus|memory|memory_data~59_combout  = (\rtl~5_combout  & ((\bus|memory_data_in [2]))) # (!\rtl~5_combout  & (\bus|memory|memory_data~26_regout ))

	.dataa(vcc),
	.datab(\rtl~5_combout ),
	.datac(\bus|memory|memory_data~26_regout ),
	.datad(\bus|memory_data_in [2]),
	.cin(gnd),
	.combout(\bus|memory|memory_data~59_combout ),
	.cout());
// synopsys translate_off
defparam \bus|memory|memory_data~59 .lut_mask = 16'hFC30;
defparam \bus|memory|memory_data~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X1_Y13_N5
cycloneii_lcell_ff \bus|memory|memory_data~18 (
	.clk(\SW~combout [17]),
	.datain(\bus|memory|memory_data~60_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bus|memory|memory_data~18_regout ));

// Location: LCCOMB_X1_Y13_N4
cycloneii_lcell_comb \bus|memory|memory_data~60 (
// Equation(s):
// \bus|memory|memory_data~60_combout  = (\rtl~6_combout  & ((\bus|memory_data_in [2]))) # (!\rtl~6_combout  & (\bus|memory|memory_data~18_regout ))

	.dataa(\rtl~6_combout ),
	.datab(vcc),
	.datac(\bus|memory|memory_data~18_regout ),
	.datad(\bus|memory_data_in [2]),
	.cin(gnd),
	.combout(\bus|memory|memory_data~60_combout ),
	.cout());
// synopsys translate_off
defparam \bus|memory|memory_data~60 .lut_mask = 16'hFA50;
defparam \bus|memory|memory_data~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y13_N10
cycloneii_lcell_comb \bus|memory|memory_data~61 (
// Equation(s):
// \bus|memory|memory_data~61_combout  = (\bus|memory_address [1] & ((\bus|memory_address [0]) # ((\bus|memory|memory_data~59_combout )))) # (!\bus|memory_address [1] & (!\bus|memory_address [0] & (\bus|memory|memory_data~60_combout )))

	.dataa(\bus|memory_address [1]),
	.datab(\bus|memory_address [0]),
	.datac(\bus|memory|memory_data~60_combout ),
	.datad(\bus|memory|memory_data~59_combout ),
	.cin(gnd),
	.combout(\bus|memory|memory_data~61_combout ),
	.cout());
// synopsys translate_off
defparam \bus|memory|memory_data~61 .lut_mask = 16'hBA98;
defparam \bus|memory|memory_data~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y13_N24
cycloneii_lcell_comb \bus|cpu1|Selector9~0 (
// Equation(s):
// \bus|cpu1|Selector9~0_combout  = (!\bus|cpu1|bus_out[0]~6_combout  & ((\bus|cpu1|Equal2~1_combout  & (\bus|cpu1|cb1|current_data [3])) # (!\bus|cpu1|Equal2~1_combout  & ((\bus|cpu1|cb2|current_data [3])))))

	.dataa(\bus|cpu1|cb1|current_data [3]),
	.datab(\bus|cpu1|cb2|current_data [3]),
	.datac(\bus|cpu1|Equal2~1_combout ),
	.datad(\bus|cpu1|bus_out[0]~6_combout ),
	.cin(gnd),
	.combout(\bus|cpu1|Selector9~0_combout ),
	.cout());
// synopsys translate_off
defparam \bus|cpu1|Selector9~0 .lut_mask = 16'h00AC;
defparam \bus|cpu1|Selector9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X2_Y12_N11
cycloneii_lcell_ff \bus|memory_data_in[3] (
	.clk(\SW~combout [17]),
	.datain(\bus|memory_data_in~3_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bus|state~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bus|memory_data_in [3]));

// Location: LCFF_X1_Y12_N9
cycloneii_lcell_ff \bus|memory|memory_data~23 (
	.clk(\SW~combout [17]),
	.datain(\bus|memory|memory_data~71_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bus|memory|memory_data~23_regout ));

// Location: LCCOMB_X1_Y12_N8
cycloneii_lcell_comb \bus|memory|memory_data~71 (
// Equation(s):
// \bus|memory|memory_data~71_combout  = (\rtl~4_combout  & (\bus|memory_data_in [3])) # (!\rtl~4_combout  & ((\bus|memory|memory_data~23_regout )))

	.dataa(vcc),
	.datab(\bus|memory_data_in [3]),
	.datac(\bus|memory|memory_data~23_regout ),
	.datad(\rtl~4_combout ),
	.cin(gnd),
	.combout(\bus|memory|memory_data~71_combout ),
	.cout());
// synopsys translate_off
defparam \bus|memory|memory_data~71 .lut_mask = 16'hCCF0;
defparam \bus|memory|memory_data~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X1_Y12_N15
cycloneii_lcell_ff \bus|memory|memory_data~27 (
	.clk(\SW~combout [17]),
	.datain(\bus|memory|memory_data~72_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bus|memory|memory_data~27_regout ));

// Location: LCCOMB_X1_Y12_N14
cycloneii_lcell_comb \bus|memory|memory_data~72 (
// Equation(s):
// \bus|memory|memory_data~72_combout  = (\rtl~5_combout  & (\bus|memory_data_in [3])) # (!\rtl~5_combout  & ((\bus|memory|memory_data~27_regout )))

	.dataa(vcc),
	.datab(\bus|memory_data_in [3]),
	.datac(\bus|memory|memory_data~27_regout ),
	.datad(\rtl~5_combout ),
	.cin(gnd),
	.combout(\bus|memory|memory_data~72_combout ),
	.cout());
// synopsys translate_off
defparam \bus|memory|memory_data~72 .lut_mask = 16'hCCF0;
defparam \bus|memory|memory_data~72 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X2_Y12_N29
cycloneii_lcell_ff \bus|memory|memory_data~19 (
	.clk(\SW~combout [17]),
	.datain(\bus|memory|memory_data~73_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bus|memory|memory_data~19_regout ));

// Location: LCCOMB_X2_Y12_N28
cycloneii_lcell_comb \bus|memory|memory_data~73 (
// Equation(s):
// \bus|memory|memory_data~73_combout  = (\rtl~6_combout  & (\bus|memory_data_in [3])) # (!\rtl~6_combout  & ((\bus|memory|memory_data~19_regout )))

	.dataa(vcc),
	.datab(\bus|memory_data_in [3]),
	.datac(\bus|memory|memory_data~19_regout ),
	.datad(\rtl~6_combout ),
	.cin(gnd),
	.combout(\bus|memory|memory_data~73_combout ),
	.cout());
// synopsys translate_off
defparam \bus|memory|memory_data~73 .lut_mask = 16'hCCF0;
defparam \bus|memory|memory_data~73 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y12_N22
cycloneii_lcell_comb \bus|memory|memory_data~74 (
// Equation(s):
// \bus|memory|memory_data~74_combout  = (\bus|memory_address [0] & (((\bus|memory_address [1])))) # (!\bus|memory_address [0] & ((\bus|memory_address [1] & (\bus|memory|memory_data~72_combout )) # (!\bus|memory_address [1] & 
// ((\bus|memory|memory_data~73_combout )))))

	.dataa(\bus|memory|memory_data~72_combout ),
	.datab(\bus|memory_address [0]),
	.datac(\bus|memory_address [1]),
	.datad(\bus|memory|memory_data~73_combout ),
	.cin(gnd),
	.combout(\bus|memory|memory_data~74_combout ),
	.cout());
// synopsys translate_off
defparam \bus|memory|memory_data~74 .lut_mask = 16'hE3E0;
defparam \bus|memory|memory_data~74 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X1_Y12_N5
cycloneii_lcell_ff \bus|memory|memory_data~31 (
	.clk(\SW~combout [17]),
	.datain(\bus|memory|memory_data~75_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bus|memory|memory_data~31_regout ));

// Location: LCCOMB_X1_Y12_N4
cycloneii_lcell_comb \bus|memory|memory_data~75 (
// Equation(s):
// \bus|memory|memory_data~75_combout  = (\rtl~7_combout  & (\bus|memory_data_in [3])) # (!\rtl~7_combout  & ((\bus|memory|memory_data~31_regout )))

	.dataa(vcc),
	.datab(\bus|memory_data_in [3]),
	.datac(\bus|memory|memory_data~31_regout ),
	.datad(\rtl~7_combout ),
	.cin(gnd),
	.combout(\bus|memory|memory_data~75_combout ),
	.cout());
// synopsys translate_off
defparam \bus|memory|memory_data~75 .lut_mask = 16'hCCF0;
defparam \bus|memory|memory_data~75 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y12_N24
cycloneii_lcell_comb \bus|memory|memory_data~76 (
// Equation(s):
// \bus|memory|memory_data~76_combout  = (\bus|memory_address [0] & ((\bus|memory|memory_data~74_combout  & ((\bus|memory|memory_data~75_combout ))) # (!\bus|memory|memory_data~74_combout  & (\bus|memory|memory_data~71_combout )))) # (!\bus|memory_address 
// [0] & (((\bus|memory|memory_data~74_combout ))))

	.dataa(\bus|memory|memory_data~71_combout ),
	.datab(\bus|memory_address [0]),
	.datac(\bus|memory|memory_data~75_combout ),
	.datad(\bus|memory|memory_data~74_combout ),
	.cin(gnd),
	.combout(\bus|memory|memory_data~76_combout ),
	.cout());
// synopsys translate_off
defparam \bus|memory|memory_data~76 .lut_mask = 16'hF388;
defparam \bus|memory|memory_data~76 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X1_Y12_N19
cycloneii_lcell_ff \bus|memory|memory_data~11 (
	.clk(\SW~combout [17]),
	.datain(\bus|memory|memory_data~77_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bus|memory|memory_data~11_regout ));

// Location: LCCOMB_X1_Y12_N18
cycloneii_lcell_comb \bus|memory|memory_data~77 (
// Equation(s):
// \bus|memory|memory_data~77_combout  = (\rtl~0_combout  & (\bus|memory_data_in [3])) # (!\rtl~0_combout  & ((\bus|memory|memory_data~11_regout )))

	.dataa(vcc),
	.datab(\bus|memory_data_in [3]),
	.datac(\bus|memory|memory_data~11_regout ),
	.datad(\rtl~0_combout ),
	.cin(gnd),
	.combout(\bus|memory|memory_data~77_combout ),
	.cout());
// synopsys translate_off
defparam \bus|memory|memory_data~77 .lut_mask = 16'hCCF0;
defparam \bus|memory|memory_data~77 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X2_Y12_N7
cycloneii_lcell_ff \bus|memory|memory_data~7 (
	.clk(\SW~combout [17]),
	.datain(\bus|memory|memory_data~78_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bus|memory|memory_data~7_regout ));

// Location: LCCOMB_X2_Y12_N6
cycloneii_lcell_comb \bus|memory|memory_data~78 (
// Equation(s):
// \bus|memory|memory_data~78_combout  = (\rtl~1_combout  & (\bus|memory_data_in [3])) # (!\rtl~1_combout  & ((\bus|memory|memory_data~7_regout )))

	.dataa(\rtl~1_combout ),
	.datab(\bus|memory_data_in [3]),
	.datac(\bus|memory|memory_data~7_regout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\bus|memory|memory_data~78_combout ),
	.cout());
// synopsys translate_off
defparam \bus|memory|memory_data~78 .lut_mask = 16'hD8D8;
defparam \bus|memory|memory_data~78 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X1_Y12_N21
cycloneii_lcell_ff \bus|memory|memory_data~3 (
	.clk(\SW~combout [17]),
	.datain(\bus|memory|memory_data~79_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bus|memory|memory_data~3_regout ));

// Location: LCCOMB_X1_Y12_N20
cycloneii_lcell_comb \bus|memory|memory_data~79 (
// Equation(s):
// \bus|memory|memory_data~79_combout  = (\rtl~2_combout  & (\bus|memory_data_in [3])) # (!\rtl~2_combout  & ((\bus|memory|memory_data~3_regout )))

	.dataa(vcc),
	.datab(\bus|memory_data_in [3]),
	.datac(\bus|memory|memory_data~3_regout ),
	.datad(\rtl~2_combout ),
	.cin(gnd),
	.combout(\bus|memory|memory_data~79_combout ),
	.cout());
// synopsys translate_off
defparam \bus|memory|memory_data~79 .lut_mask = 16'hCCF0;
defparam \bus|memory|memory_data~79 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y12_N20
cycloneii_lcell_comb \bus|memory|memory_data~80 (
// Equation(s):
// \bus|memory|memory_data~80_combout  = (\bus|memory_address [0] & (((\bus|memory_address [1]) # (\bus|memory|memory_data~78_combout )))) # (!\bus|memory_address [0] & (\bus|memory|memory_data~79_combout  & (!\bus|memory_address [1])))

	.dataa(\bus|memory|memory_data~79_combout ),
	.datab(\bus|memory_address [0]),
	.datac(\bus|memory_address [1]),
	.datad(\bus|memory|memory_data~78_combout ),
	.cin(gnd),
	.combout(\bus|memory|memory_data~80_combout ),
	.cout());
// synopsys translate_off
defparam \bus|memory|memory_data~80 .lut_mask = 16'hCEC2;
defparam \bus|memory|memory_data~80 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X1_Y12_N23
cycloneii_lcell_ff \bus|memory|memory_data~15 (
	.clk(\SW~combout [17]),
	.datain(\bus|memory|memory_data~81_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bus|memory|memory_data~15_regout ));

// Location: LCCOMB_X1_Y12_N22
cycloneii_lcell_comb \bus|memory|memory_data~81 (
// Equation(s):
// \bus|memory|memory_data~81_combout  = (\rtl~3_combout  & (\bus|memory_data_in [3])) # (!\rtl~3_combout  & ((\bus|memory|memory_data~15_regout )))

	.dataa(\rtl~3_combout ),
	.datab(\bus|memory_data_in [3]),
	.datac(\bus|memory|memory_data~15_regout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\bus|memory|memory_data~81_combout ),
	.cout());
// synopsys translate_off
defparam \bus|memory|memory_data~81 .lut_mask = 16'hD8D8;
defparam \bus|memory|memory_data~81 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y12_N18
cycloneii_lcell_comb \bus|memory|memory_data~82 (
// Equation(s):
// \bus|memory|memory_data~82_combout  = (\bus|memory_address [1] & ((\bus|memory|memory_data~80_combout  & (\bus|memory|memory_data~81_combout )) # (!\bus|memory|memory_data~80_combout  & ((\bus|memory|memory_data~77_combout ))))) # (!\bus|memory_address 
// [1] & (((\bus|memory|memory_data~80_combout ))))

	.dataa(\bus|memory_address [1]),
	.datab(\bus|memory|memory_data~81_combout ),
	.datac(\bus|memory|memory_data~80_combout ),
	.datad(\bus|memory|memory_data~77_combout ),
	.cin(gnd),
	.combout(\bus|memory|memory_data~82_combout ),
	.cout());
// synopsys translate_off
defparam \bus|memory|memory_data~82 .lut_mask = 16'hDAD0;
defparam \bus|memory|memory_data~82 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X3_Y12_N0
cycloneii_lcell_comb \bus|memory|memory_data~83 (
// Equation(s):
// \bus|memory|memory_data~83_combout  = (\bus|memory_address [2] & (\bus|memory|memory_data~76_combout )) # (!\bus|memory_address [2] & ((\bus|memory|memory_data~82_combout )))

	.dataa(vcc),
	.datab(\bus|memory|memory_data~76_combout ),
	.datac(\bus|memory_address [2]),
	.datad(\bus|memory|memory_data~82_combout ),
	.cin(gnd),
	.combout(\bus|memory|memory_data~83_combout ),
	.cout());
// synopsys translate_off
defparam \bus|memory|memory_data~83 .lut_mask = 16'hCFC0;
defparam \bus|memory|memory_data~83 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y15_N12
cycloneii_lcell_comb \bus|cpu2|Selector12~0 (
// Equation(s):
// \bus|cpu2|Selector12~0_combout  = (!\bus|cpu2|bus_out[3]~6_combout  & ((\bus|cpu2|Equal2~1_combout  & ((\bus|cpu2|cb1|current_data [0]))) # (!\bus|cpu2|Equal2~1_combout  & (\bus|cpu2|cb2|current_data [0]))))

	.dataa(\bus|cpu2|Equal2~1_combout ),
	.datab(\bus|cpu2|cb2|current_data [0]),
	.datac(\bus|cpu2|cb1|current_data [0]),
	.datad(\bus|cpu2|bus_out[3]~6_combout ),
	.cin(gnd),
	.combout(\bus|cpu2|Selector12~0_combout ),
	.cout());
// synopsys translate_off
defparam \bus|cpu2|Selector12~0 .lut_mask = 16'h00E4;
defparam \bus|cpu2|Selector12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X5_Y13_N6
cycloneii_lcell_comb \bus|cpu1|sm_cb2|Mux2~0 (
// Equation(s):
// \bus|cpu1|sm_cb2|Mux2~0_combout  = (\bus|cpu1|cb2|current_state [1] & (\bus|cpu1|cb2|current_state [0] & ((!\bus|cpu1|sm_cb2|newState [0])))) # (!\bus|cpu1|cb2|current_state [1] & (((!\SW~combout [14]))))

	.dataa(\bus|cpu1|cb2|current_state [0]),
	.datab(\SW~combout [14]),
	.datac(\bus|cpu1|cb2|current_state [1]),
	.datad(\bus|cpu1|sm_cb2|newState [0]),
	.cin(gnd),
	.combout(\bus|cpu1|sm_cb2|Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \bus|cpu1|sm_cb2|Mux2~0 .lut_mask = 16'h03A3;
defparam \bus|cpu1|sm_cb2|Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y14_N2
cycloneii_lcell_comb \bus|cpu1|sm_cb1|newState[1]~0 (
// Equation(s):
// \bus|cpu1|sm_cb1|newState[1]~0_combout  = (\bus|cpu1|cb1|current_state [0] & (\bus|cpu1|sm_cb1|newState [1])) # (!\bus|cpu1|cb1|current_state [0] & (((!\bus|cpu1|Equal0~3_combout  & \bus|cpu1|Equal0~2_combout ))))

	.dataa(\bus|cpu1|sm_cb1|newState [1]),
	.datab(\bus|cpu1|cb1|current_state [0]),
	.datac(\bus|cpu1|Equal0~3_combout ),
	.datad(\bus|cpu1|Equal0~2_combout ),
	.cin(gnd),
	.combout(\bus|cpu1|sm_cb1|newState[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \bus|cpu1|sm_cb1|newState[1]~0 .lut_mask = 16'h8B88;
defparam \bus|cpu1|sm_cb1|newState[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y14_N20
cycloneii_lcell_comb \bus|cpu1|sm_cb1|newState[1]~1 (
// Equation(s):
// \bus|cpu1|sm_cb1|newState[1]~1_combout  = (\bus|cpu1|cb1|current_state [1] & ((\bus|cpu1|sm_cb1|newState[1]~0_combout ) # ((!\bus|cpu1|cb1|current_state [0] & \SW~combout [14])))) # (!\bus|cpu1|cb1|current_state [1] & (((\SW~combout [14]))))

	.dataa(\bus|cpu1|cb1|current_state [0]),
	.datab(\SW~combout [14]),
	.datac(\bus|cpu1|cb1|current_state [1]),
	.datad(\bus|cpu1|sm_cb1|newState[1]~0_combout ),
	.cin(gnd),
	.combout(\bus|cpu1|sm_cb1|newState[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \bus|cpu1|sm_cb1|newState[1]~1 .lut_mask = 16'hFC4C;
defparam \bus|cpu1|sm_cb1|newState[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y15_N10
cycloneii_lcell_comb \bus|cpu2|Selector11~0 (
// Equation(s):
// \bus|cpu2|Selector11~0_combout  = (!\bus|cpu2|bus_out[3]~6_combout  & ((\bus|cpu2|Equal2~1_combout  & ((\bus|cpu2|cb1|current_data [1]))) # (!\bus|cpu2|Equal2~1_combout  & (\bus|cpu2|cb2|current_data [1]))))

	.dataa(\bus|cpu2|Equal2~1_combout ),
	.datab(\bus|cpu2|cb2|current_data [1]),
	.datac(\bus|cpu2|cb1|current_data [1]),
	.datad(\bus|cpu2|bus_out[3]~6_combout ),
	.cin(gnd),
	.combout(\bus|cpu2|Selector11~0_combout ),
	.cout());
// synopsys translate_off
defparam \bus|cpu2|Selector11~0 .lut_mask = 16'h00E4;
defparam \bus|cpu2|Selector11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y15_N26
cycloneii_lcell_comb \bus|cpu2|Selector9~0 (
// Equation(s):
// \bus|cpu2|Selector9~0_combout  = (!\bus|cpu2|bus_out[3]~6_combout  & ((\bus|cpu2|Equal2~1_combout  & ((\bus|cpu2|cb1|current_data [3]))) # (!\bus|cpu2|Equal2~1_combout  & (\bus|cpu2|cb2|current_data [3]))))

	.dataa(\bus|cpu2|cb2|current_data [3]),
	.datab(\bus|cpu2|Equal2~1_combout ),
	.datac(\bus|cpu2|bus_out[3]~6_combout ),
	.datad(\bus|cpu2|cb1|current_data [3]),
	.cin(gnd),
	.combout(\bus|cpu2|Selector9~0_combout ),
	.cout());
// synopsys translate_off
defparam \bus|cpu2|Selector9~0 .lut_mask = 16'h0E02;
defparam \bus|cpu2|Selector9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y12_N8
cycloneii_lcell_comb \bus|memory_data_in~1 (
// Equation(s):
// \bus|memory_data_in~1_combout  = (\bus|cpu1|bus_out [9] & (((\bus|cpu1|bus_out [1])))) # (!\bus|cpu1|bus_out [9] & ((\bus|cpu1|bus_out [11] & ((\bus|cpu1|bus_out [1]))) # (!\bus|cpu1|bus_out [11] & (\bus|cpu2|bus_out [1]))))

	.dataa(\bus|cpu2|bus_out [1]),
	.datab(\bus|cpu1|bus_out [9]),
	.datac(\bus|cpu1|bus_out [1]),
	.datad(\bus|cpu1|bus_out [11]),
	.cin(gnd),
	.combout(\bus|memory_data_in~1_combout ),
	.cout());
// synopsys translate_off
defparam \bus|memory_data_in~1 .lut_mask = 16'hF0E2;
defparam \bus|memory_data_in~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y12_N10
cycloneii_lcell_comb \bus|memory_data_in~3 (
// Equation(s):
// \bus|memory_data_in~3_combout  = (\bus|cpu1|bus_out [9] & (((\bus|cpu1|bus_out [3])))) # (!\bus|cpu1|bus_out [9] & ((\bus|cpu1|bus_out [11] & ((\bus|cpu1|bus_out [3]))) # (!\bus|cpu1|bus_out [11] & (\bus|cpu2|bus_out [3]))))

	.dataa(\bus|cpu2|bus_out [3]),
	.datab(\bus|cpu1|bus_out [9]),
	.datac(\bus|cpu1|bus_out [3]),
	.datad(\bus|cpu1|bus_out [11]),
	.cin(gnd),
	.combout(\bus|memory_data_in~3_combout ),
	.cout());
// synopsys translate_off
defparam \bus|memory_data_in~3 .lut_mask = 16'hF0E2;
defparam \bus|memory_data_in~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y15_N26
cycloneii_lcell_comb \bus|cpu2|Selector19~8 (
// Equation(s):
// \bus|cpu2|Selector19~8_combout  = (\bus|cpu2|Equal2~1_combout  & (!\bus|cpu2|Selector15~3_combout )) # (!\bus|cpu2|Equal2~1_combout  & (((!\bus|cpu2|Selector15~2_combout  & !\bus|cpu2|Equal4~1_combout ))))

	.dataa(\bus|cpu2|Selector15~3_combout ),
	.datab(\bus|cpu2|Selector15~2_combout ),
	.datac(\bus|cpu2|Equal2~1_combout ),
	.datad(\bus|cpu2|Equal4~1_combout ),
	.cin(gnd),
	.combout(\bus|cpu2|Selector19~8_combout ),
	.cout());
// synopsys translate_off
defparam \bus|cpu2|Selector19~8 .lut_mask = 16'h5053;
defparam \bus|cpu2|Selector19~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G2
cycloneii_clkctrl \bus|cpu2|activate_cb_2~clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\bus|cpu2|activate_cb_2~combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\bus|cpu2|activate_cb_2~clkctrl_outclk ));
// synopsys translate_off
defparam \bus|cpu2|activate_cb_2~clkctrl .clock_type = "global clock";
defparam \bus|cpu2|activate_cb_2~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: CLKCTRL_G13
cycloneii_clkctrl \bus|cpu1|activate_cb_2~clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\bus|cpu1|activate_cb_2~combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\bus|cpu1|activate_cb_2~clkctrl_outclk ));
// synopsys translate_off
defparam \bus|cpu1|activate_cb_2~clkctrl .clock_type = "global clock";
defparam \bus|cpu1|activate_cb_2~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: CLKCTRL_G12
cycloneii_clkctrl \bus|cpu1|activate_cb_1~clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\bus|cpu1|activate_cb_1~combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\bus|cpu1|activate_cb_1~clkctrl_outclk ));
// synopsys translate_off
defparam \bus|cpu1|activate_cb_1~clkctrl .clock_type = "global clock";
defparam \bus|cpu1|activate_cb_1~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: CLKCTRL_G1
cycloneii_clkctrl \bus|cpu2|activate_cb_1~clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\bus|cpu2|activate_cb_1~combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\bus|cpu2|activate_cb_1~clkctrl_outclk ));
// synopsys translate_off
defparam \bus|cpu2|activate_cb_1~clkctrl .clock_type = "global clock";
defparam \bus|cpu2|activate_cb_1~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: CLKCTRL_G14
cycloneii_clkctrl \bus|cpu1|activate_sm_cb1~clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\bus|cpu1|activate_sm_cb1~combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\bus|cpu1|activate_sm_cb1~clkctrl_outclk ));
// synopsys translate_off
defparam \bus|cpu1|activate_sm_cb1~clkctrl .clock_type = "global clock";
defparam \bus|cpu1|activate_sm_cb1~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: CLKCTRL_G3
cycloneii_clkctrl \bus|cpu2|activate_sm_cb1~clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\bus|cpu2|activate_sm_cb1~combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\bus|cpu2|activate_sm_cb1~clkctrl_outclk ));
// synopsys translate_off
defparam \bus|cpu2|activate_sm_cb1~clkctrl .clock_type = "global clock";
defparam \bus|cpu2|activate_sm_cb1~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: CLKCTRL_G0
cycloneii_clkctrl \bus|cpu2|activate_sm_cb2~clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\bus|cpu2|activate_sm_cb2~combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\bus|cpu2|activate_sm_cb2~clkctrl_outclk ));
// synopsys translate_off
defparam \bus|cpu2|activate_sm_cb2~clkctrl .clock_type = "global clock";
defparam \bus|cpu2|activate_sm_cb2~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: CLKCTRL_G15
cycloneii_clkctrl \bus|cpu1|activate_sm_cb2~clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\bus|cpu1|activate_sm_cb2~combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\bus|cpu1|activate_sm_cb2~clkctrl_outclk ));
// synopsys translate_off
defparam \bus|cpu1|activate_sm_cb2~clkctrl .clock_type = "global clock";
defparam \bus|cpu1|activate_sm_cb2~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X5_Y12_N6
cycloneii_lcell_comb \bus|cpu2|data_in_reg[1]~feeder (
// Equation(s):
// \bus|cpu2|data_in_reg[1]~feeder_combout  = \SW~combout [8]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\SW~combout [8]),
	.cin(gnd),
	.combout(\bus|cpu2|data_in_reg[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \bus|cpu2|data_in_reg[1]~feeder .lut_mask = 16'hFF00;
defparam \bus|cpu2|data_in_reg[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X5_Y12_N4
cycloneii_lcell_comb \bus|cpu2|data_in_reg[2]~feeder (
// Equation(s):
// \bus|cpu2|data_in_reg[2]~feeder_combout  = \SW~combout [9]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\SW~combout [9]),
	.cin(gnd),
	.combout(\bus|cpu2|data_in_reg[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \bus|cpu2|data_in_reg[2]~feeder .lut_mask = 16'hFF00;
defparam \bus|cpu2|data_in_reg[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y14_N26
cycloneii_lcell_comb \bus|cpu1|data_in_reg[2]~feeder (
// Equation(s):
// \bus|cpu1|data_in_reg[2]~feeder_combout  = \SW~combout [9]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\SW~combout [9]),
	.cin(gnd),
	.combout(\bus|cpu1|data_in_reg[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \bus|cpu1|data_in_reg[2]~feeder .lut_mask = 16'hFF00;
defparam \bus|cpu1|data_in_reg[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X5_Y12_N22
cycloneii_lcell_comb \bus|cpu2|data_in_reg[3]~feeder (
// Equation(s):
// \bus|cpu2|data_in_reg[3]~feeder_combout  = \SW~combout [10]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\SW~combout [10]),
	.cin(gnd),
	.combout(\bus|cpu2|data_in_reg[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \bus|cpu2|data_in_reg[3]~feeder .lut_mask = 16'hFF00;
defparam \bus|cpu2|data_in_reg[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_B13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[8]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\SW~combout [8]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[8]));
// synopsys translate_off
defparam \SW[8]~I .input_async_reset = "none";
defparam \SW[8]~I .input_power_up = "low";
defparam \SW[8]~I .input_register_mode = "none";
defparam \SW[8]~I .input_sync_reset = "none";
defparam \SW[8]~I .oe_async_reset = "none";
defparam \SW[8]~I .oe_power_up = "low";
defparam \SW[8]~I .oe_register_mode = "none";
defparam \SW[8]~I .oe_sync_reset = "none";
defparam \SW[8]~I .operation_mode = "input";
defparam \SW[8]~I .output_async_reset = "none";
defparam \SW[8]~I .output_power_up = "low";
defparam \SW[8]~I .output_register_mode = "none";
defparam \SW[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[9]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\SW~combout [9]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[9]));
// synopsys translate_off
defparam \SW[9]~I .input_async_reset = "none";
defparam \SW[9]~I .input_power_up = "low";
defparam \SW[9]~I .input_register_mode = "none";
defparam \SW[9]~I .input_sync_reset = "none";
defparam \SW[9]~I .oe_async_reset = "none";
defparam \SW[9]~I .oe_power_up = "low";
defparam \SW[9]~I .oe_register_mode = "none";
defparam \SW[9]~I .oe_sync_reset = "none";
defparam \SW[9]~I .operation_mode = "input";
defparam \SW[9]~I .output_async_reset = "none";
defparam \SW[9]~I .output_power_up = "low";
defparam \SW[9]~I .output_register_mode = "none";
defparam \SW[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_N1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[10]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\SW~combout [10]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[10]));
// synopsys translate_off
defparam \SW[10]~I .input_async_reset = "none";
defparam \SW[10]~I .input_power_up = "low";
defparam \SW[10]~I .input_register_mode = "none";
defparam \SW[10]~I .input_sync_reset = "none";
defparam \SW[10]~I .oe_async_reset = "none";
defparam \SW[10]~I .oe_power_up = "low";
defparam \SW[10]~I .oe_register_mode = "none";
defparam \SW[10]~I .oe_sync_reset = "none";
defparam \SW[10]~I .operation_mode = "input";
defparam \SW[10]~I .output_async_reset = "none";
defparam \SW[10]~I .output_power_up = "low";
defparam \SW[10]~I .output_register_mode = "none";
defparam \SW[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[7]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\SW~combout [7]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[7]));
// synopsys translate_off
defparam \SW[7]~I .input_async_reset = "none";
defparam \SW[7]~I .input_power_up = "low";
defparam \SW[7]~I .input_register_mode = "none";
defparam \SW[7]~I .input_sync_reset = "none";
defparam \SW[7]~I .oe_async_reset = "none";
defparam \SW[7]~I .oe_power_up = "low";
defparam \SW[7]~I .oe_register_mode = "none";
defparam \SW[7]~I .oe_sync_reset = "none";
defparam \SW[7]~I .operation_mode = "input";
defparam \SW[7]~I .output_async_reset = "none";
defparam \SW[7]~I .output_power_up = "low";
defparam \SW[7]~I .output_register_mode = "none";
defparam \SW[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X10_Y13_N20
cycloneii_lcell_comb \display_data0|WideOr6~0 (
// Equation(s):
// \display_data0|WideOr6~0_combout  = (\SW~combout [7] & ((\SW~combout [10]) # (\SW~combout [8] $ (\SW~combout [9])))) # (!\SW~combout [7] & ((\SW~combout [8]) # (\SW~combout [9] $ (\SW~combout [10]))))

	.dataa(\SW~combout [8]),
	.datab(\SW~combout [9]),
	.datac(\SW~combout [10]),
	.datad(\SW~combout [7]),
	.cin(gnd),
	.combout(\display_data0|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \display_data0|WideOr6~0 .lut_mask = 16'hF6BE;
defparam \display_data0|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y13_N18
cycloneii_lcell_comb \display_data0|WideOr5~0 (
// Equation(s):
// \display_data0|WideOr5~0_combout  = (\SW~combout [8] & (!\SW~combout [10] & ((\SW~combout [7]) # (!\SW~combout [9])))) # (!\SW~combout [8] & (\SW~combout [7] & (\SW~combout [9] $ (!\SW~combout [10]))))

	.dataa(\SW~combout [8]),
	.datab(\SW~combout [9]),
	.datac(\SW~combout [10]),
	.datad(\SW~combout [7]),
	.cin(gnd),
	.combout(\display_data0|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \display_data0|WideOr5~0 .lut_mask = 16'h4B02;
defparam \display_data0|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y13_N16
cycloneii_lcell_comb \display_data0|WideOr4~0 (
// Equation(s):
// \display_data0|WideOr4~0_combout  = (\SW~combout [8] & (((!\SW~combout [10] & \SW~combout [7])))) # (!\SW~combout [8] & ((\SW~combout [9] & (!\SW~combout [10])) # (!\SW~combout [9] & ((\SW~combout [7])))))

	.dataa(\SW~combout [8]),
	.datab(\SW~combout [9]),
	.datac(\SW~combout [10]),
	.datad(\SW~combout [7]),
	.cin(gnd),
	.combout(\display_data0|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \display_data0|WideOr4~0 .lut_mask = 16'h1F04;
defparam \display_data0|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y13_N30
cycloneii_lcell_comb \display_data0|WideOr3~0 (
// Equation(s):
// \display_data0|WideOr3~0_combout  = (\SW~combout [8] & ((\SW~combout [9] & ((\SW~combout [7]))) # (!\SW~combout [9] & (\SW~combout [10] & !\SW~combout [7])))) # (!\SW~combout [8] & (!\SW~combout [10] & (\SW~combout [9] $ (\SW~combout [7]))))

	.dataa(\SW~combout [8]),
	.datab(\SW~combout [9]),
	.datac(\SW~combout [10]),
	.datad(\SW~combout [7]),
	.cin(gnd),
	.combout(\display_data0|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \display_data0|WideOr3~0 .lut_mask = 16'h8924;
defparam \display_data0|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y13_N28
cycloneii_lcell_comb \display_data0|WideOr2~0 (
// Equation(s):
// \display_data0|WideOr2~0_combout  = (\SW~combout [9] & (\SW~combout [10] & ((\SW~combout [8]) # (!\SW~combout [7])))) # (!\SW~combout [9] & (\SW~combout [8] & (!\SW~combout [10] & !\SW~combout [7])))

	.dataa(\SW~combout [8]),
	.datab(\SW~combout [9]),
	.datac(\SW~combout [10]),
	.datad(\SW~combout [7]),
	.cin(gnd),
	.combout(\display_data0|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \display_data0|WideOr2~0 .lut_mask = 16'h80C2;
defparam \display_data0|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y13_N26
cycloneii_lcell_comb \display_data0|WideOr1~0 (
// Equation(s):
// \display_data0|WideOr1~0_combout  = (\SW~combout [8] & ((\SW~combout [7] & ((\SW~combout [10]))) # (!\SW~combout [7] & (\SW~combout [9])))) # (!\SW~combout [8] & (\SW~combout [9] & (\SW~combout [10] $ (\SW~combout [7]))))

	.dataa(\SW~combout [8]),
	.datab(\SW~combout [9]),
	.datac(\SW~combout [10]),
	.datad(\SW~combout [7]),
	.cin(gnd),
	.combout(\display_data0|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \display_data0|WideOr1~0 .lut_mask = 16'hA4C8;
defparam \display_data0|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y13_N0
cycloneii_lcell_comb \display_data0|WideOr0~0 (
// Equation(s):
// \display_data0|WideOr0~0_combout  = (\SW~combout [9] & (!\SW~combout [8] & (\SW~combout [10] $ (!\SW~combout [7])))) # (!\SW~combout [9] & (\SW~combout [7] & (\SW~combout [8] $ (!\SW~combout [10]))))

	.dataa(\SW~combout [8]),
	.datab(\SW~combout [9]),
	.datac(\SW~combout [10]),
	.datad(\SW~combout [7]),
	.cin(gnd),
	.combout(\display_data0|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \display_data0|WideOr0~0 .lut_mask = 16'h6104;
defparam \display_data0|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_U3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[14]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\SW~combout [14]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[14]));
// synopsys translate_off
defparam \SW[14]~I .input_async_reset = "none";
defparam \SW[14]~I .input_power_up = "low";
defparam \SW[14]~I .input_register_mode = "none";
defparam \SW[14]~I .input_sync_reset = "none";
defparam \SW[14]~I .oe_async_reset = "none";
defparam \SW[14]~I .oe_power_up = "low";
defparam \SW[14]~I .oe_register_mode = "none";
defparam \SW[14]~I .oe_sync_reset = "none";
defparam \SW[14]~I .operation_mode = "input";
defparam \SW[14]~I .output_async_reset = "none";
defparam \SW[14]~I .output_power_up = "low";
defparam \SW[14]~I .output_register_mode = "none";
defparam \SW[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[16]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\SW~combout [16]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[16]));
// synopsys translate_off
defparam \SW[16]~I .input_async_reset = "none";
defparam \SW[16]~I .input_power_up = "low";
defparam \SW[16]~I .input_register_mode = "none";
defparam \SW[16]~I .input_sync_reset = "none";
defparam \SW[16]~I .oe_async_reset = "none";
defparam \SW[16]~I .oe_power_up = "low";
defparam \SW[16]~I .oe_register_mode = "none";
defparam \SW[16]~I .oe_sync_reset = "none";
defparam \SW[16]~I .operation_mode = "input";
defparam \SW[16]~I .output_async_reset = "none";
defparam \SW[16]~I .output_power_up = "low";
defparam \SW[16]~I .output_register_mode = "none";
defparam \SW[16]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[11]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\SW~combout [11]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[11]));
// synopsys translate_off
defparam \SW[11]~I .input_async_reset = "none";
defparam \SW[11]~I .input_power_up = "low";
defparam \SW[11]~I .input_register_mode = "none";
defparam \SW[11]~I .input_sync_reset = "none";
defparam \SW[11]~I .oe_async_reset = "none";
defparam \SW[11]~I .oe_power_up = "low";
defparam \SW[11]~I .oe_register_mode = "none";
defparam \SW[11]~I .oe_sync_reset = "none";
defparam \SW[11]~I .operation_mode = "input";
defparam \SW[11]~I .output_async_reset = "none";
defparam \SW[11]~I .output_power_up = "low";
defparam \SW[11]~I .output_register_mode = "none";
defparam \SW[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X4_Y12_N14
cycloneii_lcell_comb \bus|cpu1|address_reg[0]~feeder (
// Equation(s):
// \bus|cpu1|address_reg[0]~feeder_combout  = \SW~combout [11]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\SW~combout [11]),
	.cin(gnd),
	.combout(\bus|cpu1|address_reg[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \bus|cpu1|address_reg[0]~feeder .lut_mask = 16'hFF00;
defparam \bus|cpu1|address_reg[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X4_Y12_N15
cycloneii_lcell_ff \bus|cpu1|address_reg[0] (
	.clk(\SW~combout [17]),
	.datain(\bus|cpu1|address_reg[0]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bus|cpu1|instruction_reg~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bus|cpu1|address_reg [0]));

// Location: LCFF_X7_Y13_N5
cycloneii_lcell_ff \bus|cpu1|cb2|current_address[1] (
	.clk(\bus|cpu1|activate_cb_2~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\bus|cpu1|address_cb [1]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bus|cpu1|write_cb2~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bus|cpu1|cb2|current_address [1]));

// Location: LCCOMB_X9_Y13_N28
cycloneii_lcell_comb \bus|cpu1|Selector22~0 (
// Equation(s):
// \bus|cpu1|Selector22~0_combout  = (\bus|cpu1|Equal2~1_combout  & (\bus|cpu1|cb1|current_address [1])) # (!\bus|cpu1|Equal2~1_combout  & ((\bus|cpu1|cb2|current_address [1])))

	.dataa(\bus|cpu1|cb1|current_address [1]),
	.datab(\bus|cpu1|cb2|current_address [1]),
	.datac(vcc),
	.datad(\bus|cpu1|Equal2~1_combout ),
	.cin(gnd),
	.combout(\bus|cpu1|Selector22~0_combout ),
	.cout());
// synopsys translate_off
defparam \bus|cpu1|Selector22~0 .lut_mask = 16'hAACC;
defparam \bus|cpu1|Selector22~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_P2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[12]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\SW~combout [12]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[12]));
// synopsys translate_off
defparam \SW[12]~I .input_async_reset = "none";
defparam \SW[12]~I .input_power_up = "low";
defparam \SW[12]~I .input_register_mode = "none";
defparam \SW[12]~I .input_sync_reset = "none";
defparam \SW[12]~I .oe_async_reset = "none";
defparam \SW[12]~I .oe_power_up = "low";
defparam \SW[12]~I .oe_register_mode = "none";
defparam \SW[12]~I .oe_sync_reset = "none";
defparam \SW[12]~I .operation_mode = "input";
defparam \SW[12]~I .output_async_reset = "none";
defparam \SW[12]~I .output_power_up = "low";
defparam \SW[12]~I .output_register_mode = "none";
defparam \SW[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X1_Y14_N16
cycloneii_lcell_comb \bus|cpu1|address_reg[1]~feeder (
// Equation(s):
// \bus|cpu1|address_reg[1]~feeder_combout  = \SW~combout [12]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\SW~combout [12]),
	.cin(gnd),
	.combout(\bus|cpu1|address_reg[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \bus|cpu1|address_reg[1]~feeder .lut_mask = 16'hFF00;
defparam \bus|cpu1|address_reg[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X1_Y14_N17
cycloneii_lcell_ff \bus|cpu1|address_reg[1] (
	.clk(\SW~combout [17]),
	.datain(\bus|cpu1|address_reg[1]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bus|cpu1|instruction_reg~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bus|cpu1|address_reg [1]));

// Location: LCCOMB_X1_Y16_N16
cycloneii_lcell_comb \bus|cpu2|instruction_reg~feeder (
// Equation(s):
// \bus|cpu2|instruction_reg~feeder_combout  = \SW~combout [14]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\SW~combout [14]),
	.cin(gnd),
	.combout(\bus|cpu2|instruction_reg~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \bus|cpu2|instruction_reg~feeder .lut_mask = 16'hFF00;
defparam \bus|cpu2|instruction_reg~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y14_N18
cycloneii_lcell_comb \bus|cpu2|instruction_reg~0 (
// Equation(s):
// \bus|cpu2|instruction_reg~0_combout  = (\SW~combout [15] & !\bus|cpu2|state.00~regout )

	.dataa(\SW~combout [15]),
	.datab(vcc),
	.datac(vcc),
	.datad(\bus|cpu2|state.00~regout ),
	.cin(gnd),
	.combout(\bus|cpu2|instruction_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \bus|cpu2|instruction_reg~0 .lut_mask = 16'h00AA;
defparam \bus|cpu2|instruction_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X1_Y16_N17
cycloneii_lcell_ff \bus|cpu2|instruction_reg (
	.clk(\SW~combout [17]),
	.datain(\bus|cpu2|instruction_reg~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bus|cpu2|instruction_reg~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bus|cpu2|instruction_reg~regout ));

// Location: LCCOMB_X5_Y12_N20
cycloneii_lcell_comb \bus|bus_in_cpu2[10]~feeder (
// Equation(s):
// \bus|bus_in_cpu2[10]~feeder_combout  = VCC

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\bus|bus_in_cpu2[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bus_in_cpu2[10]~feeder .lut_mask = 16'hFFFF;
defparam \bus|bus_in_cpu2[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X5_Y15_N14
cycloneii_lcell_comb \bus|cpu2|Selector19~6 (
// Equation(s):
// \bus|cpu2|Selector19~6_combout  = (\bus|cpu2|state_cb [1] & ((\bus|cpu2|state.10~regout ) # (\bus|cpu2|Selector16~0_combout )))

	.dataa(\bus|cpu2|state.10~regout ),
	.datab(\bus|cpu2|state_cb [1]),
	.datac(vcc),
	.datad(\bus|cpu2|Selector16~0_combout ),
	.cin(gnd),
	.combout(\bus|cpu2|Selector19~6_combout ),
	.cout());
// synopsys translate_off
defparam \bus|cpu2|Selector19~6 .lut_mask = 16'hCC88;
defparam \bus|cpu2|Selector19~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X5_Y14_N0
cycloneii_lcell_comb \bus|cpu2|cb1|current_state[0]~feeder (
// Equation(s):
// \bus|cpu2|cb1|current_state[0]~feeder_combout  = \bus|cpu2|state_cb [0]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\bus|cpu2|state_cb [0]),
	.cin(gnd),
	.combout(\bus|cpu2|cb1|current_state[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \bus|cpu2|cb1|current_state[0]~feeder .lut_mask = 16'hFF00;
defparam \bus|cpu2|cb1|current_state[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X4_Y14_N27
cycloneii_lcell_ff \bus|cpu2|address_reg[0] (
	.clk(\SW~combout [17]),
	.datain(gnd),
	.sdata(\SW~combout [11]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bus|cpu2|instruction_reg~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bus|cpu2|address_reg [0]));

// Location: LCCOMB_X8_Y13_N4
cycloneii_lcell_comb \bus|cpu1|Selector18~0 (
// Equation(s):
// \bus|cpu1|Selector18~0_combout  = (!\bus|cpu1|Selector15~3_combout  & (\bus|cpu1|Selector5~1_combout  & \bus|cpu1|Equal2~1_combout ))

	.dataa(\bus|cpu1|Selector15~3_combout ),
	.datab(\bus|cpu1|Selector5~1_combout ),
	.datac(vcc),
	.datad(\bus|cpu1|Equal2~1_combout ),
	.cin(gnd),
	.combout(\bus|cpu1|Selector18~0_combout ),
	.cout());
// synopsys translate_off
defparam \bus|cpu1|Selector18~0 .lut_mask = 16'h4400;
defparam \bus|cpu1|Selector18~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y12_N12
cycloneii_lcell_comb \bus|cpu1|Selector19~2 (
// Equation(s):
// \bus|cpu1|Selector19~2_combout  = (\bus|cpu1|Selector15~0_combout ) # ((\bus|cpu1|instruction_reg~regout  & (\bus|cpu1|state.01~regout  & !\bus|cpu1|always0~1_combout )))

	.dataa(\bus|cpu1|Selector15~0_combout ),
	.datab(\bus|cpu1|instruction_reg~regout ),
	.datac(\bus|cpu1|state.01~regout ),
	.datad(\bus|cpu1|always0~1_combout ),
	.cin(gnd),
	.combout(\bus|cpu1|Selector19~2_combout ),
	.cout());
// synopsys translate_off
defparam \bus|cpu1|Selector19~2 .lut_mask = 16'hAAEA;
defparam \bus|cpu1|Selector19~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y12_N16
cycloneii_lcell_comb \bus|cpu1|Selector18~1 (
// Equation(s):
// \bus|cpu1|Selector18~1_combout  = (\bus|cpu1|Selector18~0_combout ) # ((!\bus|cpu1|address_reg [0] & \bus|cpu1|Selector19~2_combout ))

	.dataa(\bus|cpu1|address_reg [0]),
	.datab(vcc),
	.datac(\bus|cpu1|Selector18~0_combout ),
	.datad(\bus|cpu1|Selector19~2_combout ),
	.cin(gnd),
	.combout(\bus|cpu1|Selector18~1_combout ),
	.cout());
// synopsys translate_off
defparam \bus|cpu1|Selector18~1 .lut_mask = 16'hF5F0;
defparam \bus|cpu1|Selector18~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X7_Y12_N17
cycloneii_lcell_ff \bus|cpu1|write_cb1 (
	.clk(\SW~combout [17]),
	.datain(\bus|cpu1|Selector18~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bus|cpu1|write_cb1~regout ));

// Location: LCFF_X8_Y13_N5
cycloneii_lcell_ff \bus|cpu1|cb1|current_state[1] (
	.clk(\bus|cpu1|activate_cb_1~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\bus|cpu1|state_cb [1]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bus|cpu1|write_cb1~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bus|cpu1|cb1|current_state [1]));

// Location: LCCOMB_X8_Y13_N20
cycloneii_lcell_comb \bus|cpu1|Selector15~3 (
// Equation(s):
// \bus|cpu1|Selector15~3_combout  = (!\bus|cpu1|cb1|current_state [1] & (\bus|cpu1|sm_bus1|currentState [0] $ (!\bus|cpu1|cb1|current_state [0])))

	.dataa(\bus|cpu1|sm_bus1|currentState [0]),
	.datab(\bus|cpu1|cb1|current_state [1]),
	.datac(vcc),
	.datad(\bus|cpu1|cb1|current_state [0]),
	.cin(gnd),
	.combout(\bus|cpu1|Selector15~3_combout ),
	.cout());
// synopsys translate_off
defparam \bus|cpu1|Selector15~3 .lut_mask = 16'h2211;
defparam \bus|cpu1|Selector15~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X5_Y15_N3
cycloneii_lcell_ff \bus|cpu2|cb1|current_address[1] (
	.clk(\bus|cpu2|activate_cb_1~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\bus|cpu2|address_cb [1]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bus|cpu2|write_cb1~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bus|cpu2|cb1|current_address [1]));

// Location: LCCOMB_X5_Y16_N26
cycloneii_lcell_comb \bus|cpu2|Selector22~0 (
// Equation(s):
// \bus|cpu2|Selector22~0_combout  = (\bus|cpu2|Equal2~1_combout  & ((\bus|cpu2|cb1|current_address [1]))) # (!\bus|cpu2|Equal2~1_combout  & (\bus|cpu2|cb2|current_address [1]))

	.dataa(\bus|cpu2|cb2|current_address [1]),
	.datab(\bus|cpu2|Equal2~1_combout ),
	.datac(vcc),
	.datad(\bus|cpu2|cb1|current_address [1]),
	.cin(gnd),
	.combout(\bus|cpu2|Selector22~0_combout ),
	.cout());
// synopsys translate_off
defparam \bus|cpu2|Selector22~0 .lut_mask = 16'hEE22;
defparam \bus|cpu2|Selector22~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X1_Y16_N19
cycloneii_lcell_ff \bus|cpu2|address_reg[1] (
	.clk(\SW~combout [17]),
	.datain(gnd),
	.sdata(\SW~combout [12]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bus|cpu2|instruction_reg~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bus|cpu2|address_reg [1]));

// Location: LCCOMB_X5_Y13_N4
cycloneii_lcell_comb \bus|cpu1|sm_cb1|Mux3~0 (
// Equation(s):
// \bus|cpu1|sm_cb1|Mux3~0_combout  = (!\SW~combout [14] & ((\bus|cpu1|cb1|current_state [1] & (!\bus|cpu1|Equal0~4_combout  & !\bus|cpu1|cb1|current_state [0])) # (!\bus|cpu1|cb1|current_state [1] & ((!\bus|cpu1|cb1|current_state [0]) # 
// (!\bus|cpu1|Equal0~4_combout )))))

	.dataa(\bus|cpu1|cb1|current_state [1]),
	.datab(\SW~combout [14]),
	.datac(\bus|cpu1|Equal0~4_combout ),
	.datad(\bus|cpu1|cb1|current_state [0]),
	.cin(gnd),
	.combout(\bus|cpu1|sm_cb1|Mux3~0_combout ),
	.cout());
// synopsys translate_off
defparam \bus|cpu1|sm_cb1|Mux3~0 .lut_mask = 16'h0113;
defparam \bus|cpu1|sm_cb1|Mux3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X5_Y13_N5
cycloneii_lcell_ff \bus|cpu1|sm_cb1|readMiss (
	.clk(\bus|cpu1|activate_sm_cb1~clkctrl_outclk ),
	.datain(\bus|cpu1|sm_cb1|Mux3~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bus|cpu1|sm_cb1|readMiss~regout ));

// Location: LCCOMB_X9_Y13_N22
cycloneii_lcell_comb \bus|cpu1|Selector23~0 (
// Equation(s):
// \bus|cpu1|Selector23~0_combout  = (\bus|cpu1|Equal2~1_combout  & (\bus|cpu1|cb1|current_address [0])) # (!\bus|cpu1|Equal2~1_combout  & ((\bus|cpu1|cb2|current_address [0])))

	.dataa(\bus|cpu1|cb1|current_address [0]),
	.datab(\bus|cpu1|cb2|current_address [0]),
	.datac(vcc),
	.datad(\bus|cpu1|Equal2~1_combout ),
	.cin(gnd),
	.combout(\bus|cpu1|Selector23~0_combout ),
	.cout());
// synopsys translate_off
defparam \bus|cpu1|Selector23~0 .lut_mask = 16'hAACC;
defparam \bus|cpu1|Selector23~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X9_Y13_N23
cycloneii_lcell_ff \bus|cpu1|address_cb[0] (
	.clk(\SW~combout [17]),
	.datain(\bus|cpu1|Selector23~0_combout ),
	.sdata(\bus|cpu1|address_reg [0]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\bus|cpu1|state.00~regout ),
	.ena(\bus|cpu1|address_cb[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bus|cpu1|address_cb [0]));

// Location: LCFF_X7_Y13_N11
cycloneii_lcell_ff \bus|cpu1|cb2|current_address[0] (
	.clk(\bus|cpu1|activate_cb_2~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\bus|cpu1|address_cb [0]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bus|cpu1|write_cb2~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bus|cpu1|cb2|current_address [0]));

// Location: LCCOMB_X9_Y13_N6
cycloneii_lcell_comb \bus|cpu1|Equal1~2 (
// Equation(s):
// \bus|cpu1|Equal1~2_combout  = (\bus|cpu1|address_reg [1] & (\bus|cpu1|cb2|current_address [1] & (\bus|cpu1|address_reg [0] $ (!\bus|cpu1|cb2|current_address [0])))) # (!\bus|cpu1|address_reg [1] & (!\bus|cpu1|cb2|current_address [1] & 
// (\bus|cpu1|address_reg [0] $ (!\bus|cpu1|cb2|current_address [0]))))

	.dataa(\bus|cpu1|address_reg [1]),
	.datab(\bus|cpu1|cb2|current_address [1]),
	.datac(\bus|cpu1|address_reg [0]),
	.datad(\bus|cpu1|cb2|current_address [0]),
	.cin(gnd),
	.combout(\bus|cpu1|Equal1~2_combout ),
	.cout());
// synopsys translate_off
defparam \bus|cpu1|Equal1~2 .lut_mask = 16'h9009;
defparam \bus|cpu1|Equal1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y13_N30
cycloneii_lcell_comb \bus|cpu1|Equal1~4 (
// Equation(s):
// \bus|cpu1|Equal1~4_combout  = (\bus|cpu1|Equal1~2_combout  & (\bus|cpu1|address_reg [2] $ (!\bus|cpu1|cb2|current_address [2])))

	.dataa(\bus|cpu1|address_reg [2]),
	.datab(\bus|cpu1|cb2|current_address [2]),
	.datac(vcc),
	.datad(\bus|cpu1|Equal1~2_combout ),
	.cin(gnd),
	.combout(\bus|cpu1|Equal1~4_combout ),
	.cout());
// synopsys translate_off
defparam \bus|cpu1|Equal1~4 .lut_mask = 16'h9900;
defparam \bus|cpu1|Equal1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X5_Y13_N20
cycloneii_lcell_comb \bus|cpu1|sm_cb2|Mux3~0 (
// Equation(s):
// \bus|cpu1|sm_cb2|Mux3~0_combout  = (!\SW~combout [14] & ((\bus|cpu1|cb2|current_state [0] & (!\bus|cpu1|cb2|current_state [1] & !\bus|cpu1|Equal1~4_combout )) # (!\bus|cpu1|cb2|current_state [0] & ((!\bus|cpu1|Equal1~4_combout ) # 
// (!\bus|cpu1|cb2|current_state [1])))))

	.dataa(\bus|cpu1|cb2|current_state [0]),
	.datab(\SW~combout [14]),
	.datac(\bus|cpu1|cb2|current_state [1]),
	.datad(\bus|cpu1|Equal1~4_combout ),
	.cin(gnd),
	.combout(\bus|cpu1|sm_cb2|Mux3~0_combout ),
	.cout());
// synopsys translate_off
defparam \bus|cpu1|sm_cb2|Mux3~0 .lut_mask = 16'h0113;
defparam \bus|cpu1|sm_cb2|Mux3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X5_Y13_N21
cycloneii_lcell_ff \bus|cpu1|sm_cb2|readMiss (
	.clk(\bus|cpu1|activate_sm_cb2~clkctrl_outclk ),
	.datain(\bus|cpu1|sm_cb2|Mux3~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bus|cpu1|sm_cb2|readMiss~regout ));

// Location: LCCOMB_X5_Y13_N22
cycloneii_lcell_comb \bus|cpu1|sm_cb2|Mux0~3 (
// Equation(s):
// \bus|cpu1|sm_cb2|Mux0~3_combout  = (\SW~combout [14] & ((\bus|cpu1|cb2|current_state [0] & (!\bus|cpu1|cb2|current_state [1] & !\bus|cpu1|Equal1~4_combout )) # (!\bus|cpu1|cb2|current_state [0] & ((!\bus|cpu1|Equal1~4_combout ) # 
// (!\bus|cpu1|cb2|current_state [1])))))

	.dataa(\bus|cpu1|cb2|current_state [0]),
	.datab(\SW~combout [14]),
	.datac(\bus|cpu1|cb2|current_state [1]),
	.datad(\bus|cpu1|Equal1~4_combout ),
	.cin(gnd),
	.combout(\bus|cpu1|sm_cb2|Mux0~3_combout ),
	.cout());
// synopsys translate_off
defparam \bus|cpu1|sm_cb2|Mux0~3 .lut_mask = 16'h044C;
defparam \bus|cpu1|sm_cb2|Mux0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X5_Y13_N23
cycloneii_lcell_ff \bus|cpu1|sm_cb2|writeMiss (
	.clk(\bus|cpu1|activate_sm_cb2~clkctrl_outclk ),
	.datain(\bus|cpu1|sm_cb2|Mux0~3_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bus|cpu1|sm_cb2|writeMiss~regout ));

// Location: LCCOMB_X5_Y13_N16
cycloneii_lcell_comb \bus|cpu1|Selector5~0 (
// Equation(s):
// \bus|cpu1|Selector5~0_combout  = (!\bus|cpu1|sm_cb1|writeMiss~regout  & (!\bus|cpu1|sm_cb1|readMiss~regout  & (!\bus|cpu1|sm_cb2|readMiss~regout  & !\bus|cpu1|sm_cb2|writeMiss~regout )))

	.dataa(\bus|cpu1|sm_cb1|writeMiss~regout ),
	.datab(\bus|cpu1|sm_cb1|readMiss~regout ),
	.datac(\bus|cpu1|sm_cb2|readMiss~regout ),
	.datad(\bus|cpu1|sm_cb2|writeMiss~regout ),
	.cin(gnd),
	.combout(\bus|cpu1|Selector5~0_combout ),
	.cout());
// synopsys translate_off
defparam \bus|cpu1|Selector5~0 .lut_mask = 16'h0001;
defparam \bus|cpu1|Selector5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y12_N20
cycloneii_lcell_comb \bus|cpu1|Selector5~2 (
// Equation(s):
// \bus|cpu1|Selector5~2_combout  = (\bus|cpu1|bus_out [7] & ((\bus|cpu1|state.10~regout ) # ((\bus|cpu1|state.01~regout  & \bus|cpu1|Selector5~0_combout ))))

	.dataa(\bus|cpu1|state.01~regout ),
	.datab(\bus|cpu1|state.10~regout ),
	.datac(\bus|cpu1|bus_out [7]),
	.datad(\bus|cpu1|Selector5~0_combout ),
	.cin(gnd),
	.combout(\bus|cpu1|Selector5~2_combout ),
	.cout());
// synopsys translate_off
defparam \bus|cpu1|Selector5~2 .lut_mask = 16'hE0C0;
defparam \bus|cpu1|Selector5~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y12_N22
cycloneii_lcell_comb \bus|cpu1|Selector5~3 (
// Equation(s):
// \bus|cpu1|Selector5~3_combout  = (\bus|cpu1|Selector5~2_combout ) # ((\bus|cpu1|Equal4~1_combout  & (\bus|cpu1|Selector5~1_combout  & !\bus|cpu1|Equal2~1_combout )))

	.dataa(\bus|cpu1|Equal4~1_combout ),
	.datab(\bus|cpu1|Selector5~1_combout ),
	.datac(\bus|cpu1|Selector5~2_combout ),
	.datad(\bus|cpu1|Equal2~1_combout ),
	.cin(gnd),
	.combout(\bus|cpu1|Selector5~3_combout ),
	.cout());
// synopsys translate_off
defparam \bus|cpu1|Selector5~3 .lut_mask = 16'hF0F8;
defparam \bus|cpu1|Selector5~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y12_N26
cycloneii_lcell_comb \bus|cpu1|Selector5~4 (
// Equation(s):
// \bus|cpu1|Selector5~4_combout  = (\bus|cpu1|Selector5~3_combout ) # ((\bus|cpu1|state.01~regout  & ((\bus|cpu1|sm_cb2|invalidate~regout ) # (\bus|cpu1|sm_cb1|invalidate~regout ))))

	.dataa(\bus|cpu1|sm_cb2|invalidate~regout ),
	.datab(\bus|cpu1|sm_cb1|invalidate~regout ),
	.datac(\bus|cpu1|state.01~regout ),
	.datad(\bus|cpu1|Selector5~3_combout ),
	.cin(gnd),
	.combout(\bus|cpu1|Selector5~4_combout ),
	.cout());
// synopsys translate_off
defparam \bus|cpu1|Selector5~4 .lut_mask = 16'hFFE0;
defparam \bus|cpu1|Selector5~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X7_Y12_N27
cycloneii_lcell_ff \bus|cpu1|bus_out[7] (
	.clk(\SW~combout [17]),
	.datain(\bus|cpu1|Selector5~4_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bus|cpu1|bus_out [7]));

// Location: LCCOMB_X5_Y12_N24
cycloneii_lcell_comb \bus|bus_in_cpu2~4 (
// Equation(s):
// \bus|bus_in_cpu2~4_combout  = (!\bus|state.10~regout  & \bus|cpu1|bus_out [7])

	.dataa(\bus|state.10~regout ),
	.datab(vcc),
	.datac(\bus|cpu1|bus_out [7]),
	.datad(vcc),
	.cin(gnd),
	.combout(\bus|bus_in_cpu2~4_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bus_in_cpu2~4 .lut_mask = 16'h5050;
defparam \bus|bus_in_cpu2~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X5_Y12_N25
cycloneii_lcell_ff \bus|bus_in_cpu2[7] (
	.clk(\SW~combout [17]),
	.datain(\bus|bus_in_cpu2~4_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bus|bus_in_cpu2~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bus|bus_in_cpu2 [7]));

// Location: LCCOMB_X6_Y15_N18
cycloneii_lcell_comb \bus|cpu2|always0~0 (
// Equation(s):
// \bus|cpu2|always0~0_combout  = (\bus|bus_in_cpu2 [9]) # ((\bus|bus_in_cpu2 [8]) # (\bus|bus_in_cpu2 [7]))

	.dataa(\bus|bus_in_cpu2 [9]),
	.datab(vcc),
	.datac(\bus|bus_in_cpu2 [8]),
	.datad(\bus|bus_in_cpu2 [7]),
	.cin(gnd),
	.combout(\bus|cpu2|always0~0_combout ),
	.cout());
// synopsys translate_off
defparam \bus|cpu2|always0~0 .lut_mask = 16'hFFFA;
defparam \bus|cpu2|always0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X5_Y15_N12
cycloneii_lcell_comb \bus|cpu2|cb1|current_state[1]~feeder (
// Equation(s):
// \bus|cpu2|cb1|current_state[1]~feeder_combout  = \bus|cpu2|state_cb [1]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\bus|cpu2|state_cb [1]),
	.cin(gnd),
	.combout(\bus|cpu2|cb1|current_state[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \bus|cpu2|cb1|current_state[1]~feeder .lut_mask = 16'hFF00;
defparam \bus|cpu2|cb1|current_state[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X5_Y15_N13
cycloneii_lcell_ff \bus|cpu2|cb1|current_state[1] (
	.clk(\bus|cpu2|activate_cb_1~clkctrl_outclk ),
	.datain(\bus|cpu2|cb1|current_state[1]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bus|cpu2|write_cb1~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bus|cpu2|cb1|current_state [1]));

// Location: LCCOMB_X5_Y14_N18
cycloneii_lcell_comb \bus|cpu2|sm_cb1|Mux0~2 (
// Equation(s):
// \bus|cpu2|sm_cb1|Mux0~2_combout  = \bus|cpu2|cb1|current_state [0] $ (\bus|cpu2|cb1|current_state [1])

	.dataa(vcc),
	.datab(vcc),
	.datac(\bus|cpu2|cb1|current_state [0]),
	.datad(\bus|cpu2|cb1|current_state [1]),
	.cin(gnd),
	.combout(\bus|cpu2|sm_cb1|Mux0~2_combout ),
	.cout());
// synopsys translate_off
defparam \bus|cpu2|sm_cb1|Mux0~2 .lut_mask = 16'h0FF0;
defparam \bus|cpu2|sm_cb1|Mux0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X5_Y14_N28
cycloneii_lcell_comb \bus|cpu2|sm_bus1|currentState[0]~0 (
// Equation(s):
// \bus|cpu2|sm_bus1|currentState[0]~0_combout  = (\bus|bus_in_cpu2 [8] & ((\bus|cpu2|cb1|current_state [0] $ (!\bus|cpu2|cb1|current_state [1])))) # (!\bus|bus_in_cpu2 [8] & (((\bus|cpu2|cb1|current_state [1]) # (!\bus|cpu2|cb1|current_state [0])) # 
// (!\bus|bus_in_cpu2 [7])))

	.dataa(\bus|bus_in_cpu2 [7]),
	.datab(\bus|bus_in_cpu2 [8]),
	.datac(\bus|cpu2|cb1|current_state [0]),
	.datad(\bus|cpu2|cb1|current_state [1]),
	.cin(gnd),
	.combout(\bus|cpu2|sm_bus1|currentState[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \bus|cpu2|sm_bus1|currentState[0]~0 .lut_mask = 16'hF31F;
defparam \bus|cpu2|sm_bus1|currentState[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y14_N16
cycloneii_lcell_comb \bus|cpu2|sm_bus1|currentState[0]~1 (
// Equation(s):
// \bus|cpu2|sm_bus1|currentState[0]~1_combout  = (\bus|bus_in_cpu2 [9] & ((\bus|cpu2|sm_cb1|Mux0~2_combout ) # ((\bus|cpu2|sm_bus1|currentState [0] & \bus|cpu2|sm_bus1|currentState[0]~0_combout )))) # (!\bus|bus_in_cpu2 [9] & 
// (((\bus|cpu2|sm_bus1|currentState [0] & \bus|cpu2|sm_bus1|currentState[0]~0_combout ))))

	.dataa(\bus|bus_in_cpu2 [9]),
	.datab(\bus|cpu2|sm_cb1|Mux0~2_combout ),
	.datac(\bus|cpu2|sm_bus1|currentState [0]),
	.datad(\bus|cpu2|sm_bus1|currentState[0]~0_combout ),
	.cin(gnd),
	.combout(\bus|cpu2|sm_bus1|currentState[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \bus|cpu2|sm_bus1|currentState[0]~1 .lut_mask = 16'hF888;
defparam \bus|cpu2|sm_bus1|currentState[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X4_Y14_N17
cycloneii_lcell_ff \bus|cpu2|sm_bus1|currentState[0] (
	.clk(\SW~combout [17]),
	.datain(\bus|cpu2|sm_bus1|currentState[0]~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bus|cpu2|sm_bus1|currentState [0]));

// Location: LCCOMB_X5_Y15_N26
cycloneii_lcell_comb \bus|cpu2|Selector15~3 (
// Equation(s):
// \bus|cpu2|Selector15~3_combout  = (!\bus|cpu2|cb1|current_state [1] & (\bus|cpu2|sm_bus1|currentState [0] $ (!\bus|cpu2|cb1|current_state [0])))

	.dataa(\bus|cpu2|cb1|current_state [1]),
	.datab(\bus|cpu2|sm_bus1|currentState [0]),
	.datac(vcc),
	.datad(\bus|cpu2|cb1|current_state [0]),
	.cin(gnd),
	.combout(\bus|cpu2|Selector15~3_combout ),
	.cout());
// synopsys translate_off
defparam \bus|cpu2|Selector15~3 .lut_mask = 16'h4411;
defparam \bus|cpu2|Selector15~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X5_Y15_N0
cycloneii_lcell_comb \bus|cpu2|Selector15~4 (
// Equation(s):
// \bus|cpu2|Selector15~4_combout  = ((\bus|cpu2|Equal2~1_combout  & \bus|cpu2|Selector15~3_combout )) # (!\bus|cpu2|always0~0_combout )

	.dataa(\bus|cpu2|Equal2~1_combout ),
	.datab(\bus|cpu2|always0~0_combout ),
	.datac(vcc),
	.datad(\bus|cpu2|Selector15~3_combout ),
	.cin(gnd),
	.combout(\bus|cpu2|Selector15~4_combout ),
	.cout());
// synopsys translate_off
defparam \bus|cpu2|Selector15~4 .lut_mask = 16'hBB33;
defparam \bus|cpu2|Selector15~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X5_Y15_N16
cycloneii_lcell_comb \bus|cpu2|address_cb[2]~0 (
// Equation(s):
// \bus|cpu2|address_cb[2]~0_combout  = (\bus|cpu2|state.00~regout ) # ((\bus|cpu2|Selector15~4_combout ) # ((!\bus|cpu2|Selector14~0_combout  & !\bus|cpu2|Equal2~1_combout )))

	.dataa(\bus|cpu2|state.00~regout ),
	.datab(\bus|cpu2|Selector14~0_combout ),
	.datac(\bus|cpu2|Equal2~1_combout ),
	.datad(\bus|cpu2|Selector15~4_combout ),
	.cin(gnd),
	.combout(\bus|cpu2|address_cb[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \bus|cpu2|address_cb[2]~0 .lut_mask = 16'hFFAB;
defparam \bus|cpu2|address_cb[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X5_Y15_N30
cycloneii_lcell_comb \bus|cpu2|address_cb[2]~1 (
// Equation(s):
// \bus|cpu2|address_cb[2]~1_combout  = (\bus|cpu2|Selector15~0_combout ) # (((\bus|cpu2|instruction_reg~regout  & \bus|cpu2|Selector4~0_combout )) # (!\bus|cpu2|address_cb[2]~0_combout ))

	.dataa(\bus|cpu2|Selector15~0_combout ),
	.datab(\bus|cpu2|instruction_reg~regout ),
	.datac(\bus|cpu2|address_cb[2]~0_combout ),
	.datad(\bus|cpu2|Selector4~0_combout ),
	.cin(gnd),
	.combout(\bus|cpu2|address_cb[2]~1_combout ),
	.cout());
// synopsys translate_off
defparam \bus|cpu2|address_cb[2]~1 .lut_mask = 16'hEFAF;
defparam \bus|cpu2|address_cb[2]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X5_Y16_N27
cycloneii_lcell_ff \bus|cpu2|address_cb[1] (
	.clk(\SW~combout [17]),
	.datain(\bus|cpu2|Selector22~0_combout ),
	.sdata(\bus|cpu2|address_reg [1]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\bus|cpu2|state.00~regout ),
	.ena(\bus|cpu2|address_cb[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bus|cpu2|address_cb [1]));

// Location: LCCOMB_X4_Y16_N16
cycloneii_lcell_comb \bus|cpu2|Selector15~0 (
// Equation(s):
// \bus|cpu2|Selector15~0_combout  = (\bus|cpu2|state.11~regout  & ((\bus|cpu2|instruction_reg~regout ) # (\bus|bus_in_cpu2 [10])))

	.dataa(vcc),
	.datab(\bus|cpu2|instruction_reg~regout ),
	.datac(\bus|cpu2|state.11~regout ),
	.datad(\bus|bus_in_cpu2 [10]),
	.cin(gnd),
	.combout(\bus|cpu2|Selector15~0_combout ),
	.cout());
// synopsys translate_off
defparam \bus|cpu2|Selector15~0 .lut_mask = 16'hF0C0;
defparam \bus|cpu2|Selector15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X3_Y15_N20
cycloneii_lcell_comb \bus|cpu2|Selector19~2 (
// Equation(s):
// \bus|cpu2|Selector19~2_combout  = (\bus|cpu2|Selector15~0_combout ) # ((\bus|cpu2|state.01~regout  & (\bus|cpu2|instruction_reg~regout  & !\bus|cpu2|always0~1_combout )))

	.dataa(\bus|cpu2|state.01~regout ),
	.datab(\bus|cpu2|Selector15~0_combout ),
	.datac(\bus|cpu2|instruction_reg~regout ),
	.datad(\bus|cpu2|always0~1_combout ),
	.cin(gnd),
	.combout(\bus|cpu2|Selector19~2_combout ),
	.cout());
// synopsys translate_off
defparam \bus|cpu2|Selector19~2 .lut_mask = 16'hCCEC;
defparam \bus|cpu2|Selector19~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y15_N18
cycloneii_lcell_comb \bus|cpu2|Selector15~2 (
// Equation(s):
// \bus|cpu2|Selector15~2_combout  = (!\bus|cpu2|cb2|current_state [1] & (\bus|cpu2|sm_bus2|currentState [0] $ (!\bus|cpu2|cb2|current_state [0])))

	.dataa(\bus|cpu2|sm_bus2|currentState [0]),
	.datab(vcc),
	.datac(\bus|cpu2|cb2|current_state [0]),
	.datad(\bus|cpu2|cb2|current_state [1]),
	.cin(gnd),
	.combout(\bus|cpu2|Selector15~2_combout ),
	.cout());
// synopsys translate_off
defparam \bus|cpu2|Selector15~2 .lut_mask = 16'h00A5;
defparam \bus|cpu2|Selector15~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X4_Y15_N13
cycloneii_lcell_ff \bus|cpu2|cb2|current_address[0] (
	.clk(\bus|cpu2|activate_cb_2~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\bus|cpu2|address_cb [0]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bus|cpu2|write_cb2~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bus|cpu2|cb2|current_address [0]));

// Location: LCCOMB_X5_Y15_N10
cycloneii_lcell_comb \bus|cpu2|Equal4~0 (
// Equation(s):
// \bus|cpu2|Equal4~0_combout  = (\bus|bus_in_cpu2 [4] & ((\bus|bus_in_cpu2 [5] $ (\bus|cpu2|cb2|current_address [1])) # (!\bus|cpu2|cb2|current_address [0]))) # (!\bus|bus_in_cpu2 [4] & ((\bus|cpu2|cb2|current_address [0]) # (\bus|bus_in_cpu2 [5] $ 
// (\bus|cpu2|cb2|current_address [1]))))

	.dataa(\bus|bus_in_cpu2 [4]),
	.datab(\bus|bus_in_cpu2 [5]),
	.datac(\bus|cpu2|cb2|current_address [1]),
	.datad(\bus|cpu2|cb2|current_address [0]),
	.cin(gnd),
	.combout(\bus|cpu2|Equal4~0_combout ),
	.cout());
// synopsys translate_off
defparam \bus|cpu2|Equal4~0 .lut_mask = 16'h7DBE;
defparam \bus|cpu2|Equal4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X5_Y15_N18
cycloneii_lcell_comb \bus|cpu2|Equal4~1 (
// Equation(s):
// \bus|cpu2|Equal4~1_combout  = (\bus|cpu2|Equal4~0_combout ) # (\bus|cpu2|cb2|current_address [2] $ (\bus|bus_in_cpu2 [6]))

	.dataa(\bus|cpu2|cb2|current_address [2]),
	.datab(\bus|bus_in_cpu2 [6]),
	.datac(vcc),
	.datad(\bus|cpu2|Equal4~0_combout ),
	.cin(gnd),
	.combout(\bus|cpu2|Equal4~1_combout ),
	.cout());
// synopsys translate_off
defparam \bus|cpu2|Equal4~1 .lut_mask = 16'hFF66;
defparam \bus|cpu2|Equal4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y15_N2
cycloneii_lcell_comb \bus|cpu2|Selector28~0 (
// Equation(s):
// \bus|cpu2|Selector28~0_combout  = (!\bus|cpu2|Selector15~2_combout  & (!\bus|cpu2|Equal2~1_combout  & !\bus|cpu2|Equal4~1_combout ))

	.dataa(vcc),
	.datab(\bus|cpu2|Selector15~2_combout ),
	.datac(\bus|cpu2|Equal2~1_combout ),
	.datad(\bus|cpu2|Equal4~1_combout ),
	.cin(gnd),
	.combout(\bus|cpu2|Selector28~0_combout ),
	.cout());
// synopsys translate_off
defparam \bus|cpu2|Selector28~0 .lut_mask = 16'h0003;
defparam \bus|cpu2|Selector28~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y15_N20
cycloneii_lcell_comb \bus|cpu2|Selector28~1 (
// Equation(s):
// \bus|cpu2|Selector28~1_combout  = (\bus|cpu2|Selector5~1_combout  & ((\bus|cpu2|Selector28~0_combout ) # ((\bus|cpu2|address_reg [0] & \bus|cpu2|Selector19~2_combout )))) # (!\bus|cpu2|Selector5~1_combout  & (\bus|cpu2|address_reg [0] & 
// (\bus|cpu2|Selector19~2_combout )))

	.dataa(\bus|cpu2|Selector5~1_combout ),
	.datab(\bus|cpu2|address_reg [0]),
	.datac(\bus|cpu2|Selector19~2_combout ),
	.datad(\bus|cpu2|Selector28~0_combout ),
	.cin(gnd),
	.combout(\bus|cpu2|Selector28~1_combout ),
	.cout());
// synopsys translate_off
defparam \bus|cpu2|Selector28~1 .lut_mask = 16'hEAC0;
defparam \bus|cpu2|Selector28~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X4_Y15_N21
cycloneii_lcell_ff \bus|cpu2|write_cb2 (
	.clk(\SW~combout [17]),
	.datain(\bus|cpu2|Selector28~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bus|cpu2|write_cb2~regout ));

// Location: LCFF_X5_Y15_N11
cycloneii_lcell_ff \bus|cpu2|cb2|current_address[1] (
	.clk(\bus|cpu2|activate_cb_2~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\bus|cpu2|address_cb [1]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bus|cpu2|write_cb2~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bus|cpu2|cb2|current_address [1]));

// Location: LCCOMB_X3_Y15_N4
cycloneii_lcell_comb \bus|cpu2|bus_out[5]~3 (
// Equation(s):
// \bus|cpu2|bus_out[5]~3_combout  = (!\bus|cpu2|address_reg [0] & (\bus|cpu2|state.01~regout  & ((\bus|cpu2|sm_cb1|invalidate~regout ) # (\bus|cpu2|sm_cb2|invalidate~regout ))))

	.dataa(\bus|cpu2|sm_cb1|invalidate~regout ),
	.datab(\bus|cpu2|address_reg [0]),
	.datac(\bus|cpu2|state.01~regout ),
	.datad(\bus|cpu2|sm_cb2|invalidate~regout ),
	.cin(gnd),
	.combout(\bus|cpu2|bus_out[5]~3_combout ),
	.cout());
// synopsys translate_off
defparam \bus|cpu2|bus_out[5]~3 .lut_mask = 16'h3020;
defparam \bus|cpu2|bus_out[5]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X5_Y12_N28
cycloneii_lcell_comb \bus|bus_in_cpu2~6 (
// Equation(s):
// \bus|bus_in_cpu2~6_combout  = (!\bus|state.10~regout  & \bus|cpu1|bus_out [9])

	.dataa(\bus|state.10~regout ),
	.datab(vcc),
	.datac(\bus|cpu1|bus_out [9]),
	.datad(vcc),
	.cin(gnd),
	.combout(\bus|bus_in_cpu2~6_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bus_in_cpu2~6 .lut_mask = 16'h5050;
defparam \bus|bus_in_cpu2~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X5_Y12_N29
cycloneii_lcell_ff \bus|bus_in_cpu2[9] (
	.clk(\SW~combout [17]),
	.datain(\bus|bus_in_cpu2~6_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bus|bus_in_cpu2~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bus|bus_in_cpu2 [9]));

// Location: LCCOMB_X1_Y14_N4
cycloneii_lcell_comb \bus|cpu2|sm_bus1|writeBack~0 (
// Equation(s):
// \bus|cpu2|sm_bus1|writeBack~0_combout  = (\bus|cpu2|cb1|current_state [1] & (!\bus|cpu2|cb1|current_state [0] & ((\bus|bus_in_cpu2 [8]) # (\bus|bus_in_cpu2 [9]))))

	.dataa(\bus|bus_in_cpu2 [8]),
	.datab(\bus|bus_in_cpu2 [9]),
	.datac(\bus|cpu2|cb1|current_state [1]),
	.datad(\bus|cpu2|cb1|current_state [0]),
	.cin(gnd),
	.combout(\bus|cpu2|sm_bus1|writeBack~0_combout ),
	.cout());
// synopsys translate_off
defparam \bus|cpu2|sm_bus1|writeBack~0 .lut_mask = 16'h00E0;
defparam \bus|cpu2|sm_bus1|writeBack~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X1_Y14_N5
cycloneii_lcell_ff \bus|cpu2|sm_bus1|abortMemoryAccess (
	.clk(\SW~combout [17]),
	.datain(\bus|cpu2|sm_bus1|writeBack~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bus|cpu2|sm_bus1|abortMemoryAccess~regout ));

// Location: LCCOMB_X4_Y15_N6
cycloneii_lcell_comb \bus|cpu2|bus_out[5]~4 (
// Equation(s):
// \bus|cpu2|bus_out[5]~4_combout  = (\bus|cpu2|bus_out[5]~3_combout ) # ((\bus|cpu2|Selector5~1_combout  & (\bus|cpu2|Equal2~1_combout  & \bus|cpu2|sm_bus1|abortMemoryAccess~regout )))

	.dataa(\bus|cpu2|Selector5~1_combout ),
	.datab(\bus|cpu2|Equal2~1_combout ),
	.datac(\bus|cpu2|bus_out[5]~3_combout ),
	.datad(\bus|cpu2|sm_bus1|abortMemoryAccess~regout ),
	.cin(gnd),
	.combout(\bus|cpu2|bus_out[5]~4_combout ),
	.cout());
// synopsys translate_off
defparam \bus|cpu2|bus_out[5]~4 .lut_mask = 16'hF8F0;
defparam \bus|cpu2|bus_out[5]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y16_N0
cycloneii_lcell_comb \bus|cpu2|Selector7~0 (
// Equation(s):
// \bus|cpu2|Selector7~0_combout  = (\bus|cpu2|bus_out[5]~4_combout  & ((\bus|cpu2|cb1|current_address [1]))) # (!\bus|cpu2|bus_out[5]~4_combout  & (\bus|cpu2|cb2|current_address [1]))

	.dataa(vcc),
	.datab(\bus|cpu2|cb2|current_address [1]),
	.datac(\bus|cpu2|cb1|current_address [1]),
	.datad(\bus|cpu2|bus_out[5]~4_combout ),
	.cin(gnd),
	.combout(\bus|cpu2|Selector7~0_combout ),
	.cout());
// synopsys translate_off
defparam \bus|cpu2|Selector7~0 .lut_mask = 16'hF0CC;
defparam \bus|cpu2|Selector7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X5_Y15_N9
cycloneii_lcell_ff \bus|cpu2|cb2|current_address[2] (
	.clk(\bus|cpu2|activate_cb_2~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\bus|cpu2|address_cb [2]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bus|cpu2|write_cb2~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bus|cpu2|cb2|current_address [2]));

// Location: LCCOMB_X1_Y16_N22
cycloneii_lcell_comb \bus|cpu2|sm_bus2|writeBack~0 (
// Equation(s):
// \bus|cpu2|sm_bus2|writeBack~0_combout  = (\bus|cpu2|cb2|current_state [1] & (!\bus|cpu2|cb2|current_state [0] & ((\bus|bus_in_cpu2 [9]) # (\bus|bus_in_cpu2 [8]))))

	.dataa(\bus|bus_in_cpu2 [9]),
	.datab(\bus|bus_in_cpu2 [8]),
	.datac(\bus|cpu2|cb2|current_state [1]),
	.datad(\bus|cpu2|cb2|current_state [0]),
	.cin(gnd),
	.combout(\bus|cpu2|sm_bus2|writeBack~0_combout ),
	.cout());
// synopsys translate_off
defparam \bus|cpu2|sm_bus2|writeBack~0 .lut_mask = 16'h00E0;
defparam \bus|cpu2|sm_bus2|writeBack~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X1_Y16_N23
cycloneii_lcell_ff \bus|cpu2|sm_bus2|abortMemoryAccess (
	.clk(\SW~combout [17]),
	.datain(\bus|cpu2|sm_bus2|writeBack~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bus|cpu2|sm_bus2|abortMemoryAccess~regout ));

// Location: LCCOMB_X4_Y15_N4
cycloneii_lcell_comb \bus|cpu2|bus_out[5]~1 (
// Equation(s):
// \bus|cpu2|bus_out[5]~1_combout  = (\bus|cpu2|sm_bus2|abortMemoryAccess~regout  & (!\bus|cpu2|Equal4~0_combout  & (\bus|bus_in_cpu2 [6] $ (!\bus|cpu2|cb2|current_address [2]))))

	.dataa(\bus|bus_in_cpu2 [6]),
	.datab(\bus|cpu2|cb2|current_address [2]),
	.datac(\bus|cpu2|sm_bus2|abortMemoryAccess~regout ),
	.datad(\bus|cpu2|Equal4~0_combout ),
	.cin(gnd),
	.combout(\bus|cpu2|bus_out[5]~1_combout ),
	.cout());
// synopsys translate_off
defparam \bus|cpu2|bus_out[5]~1 .lut_mask = 16'h0090;
defparam \bus|cpu2|bus_out[5]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y15_N30
cycloneii_lcell_comb \bus|cpu2|bus_out[3]~2 (
// Equation(s):
// \bus|cpu2|bus_out[3]~2_combout  = (\bus|cpu2|always0~0_combout  & ((\bus|cpu2|Equal2~1_combout  & ((\bus|cpu2|sm_bus1|abortMemoryAccess~regout ))) # (!\bus|cpu2|Equal2~1_combout  & (\bus|cpu2|bus_out[5]~1_combout ))))

	.dataa(\bus|cpu2|always0~0_combout ),
	.datab(\bus|cpu2|Equal2~1_combout ),
	.datac(\bus|cpu2|bus_out[5]~1_combout ),
	.datad(\bus|cpu2|sm_bus1|abortMemoryAccess~regout ),
	.cin(gnd),
	.combout(\bus|cpu2|bus_out[3]~2_combout ),
	.cout());
// synopsys translate_off
defparam \bus|cpu2|bus_out[3]~2 .lut_mask = 16'hA820;
defparam \bus|cpu2|bus_out[3]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X3_Y16_N26
cycloneii_lcell_comb \bus|cpu2|Selector8~0 (
// Equation(s):
// \bus|cpu2|Selector8~0_combout  = (\bus|cpu2|bus_out[5]~0_combout  & ((\bus|cpu2|state.00~regout ) # (\bus|cpu2|bus_out[3]~2_combout )))

	.dataa(vcc),
	.datab(\bus|cpu2|state.00~regout ),
	.datac(\bus|cpu2|bus_out[3]~2_combout ),
	.datad(\bus|cpu2|bus_out[5]~0_combout ),
	.cin(gnd),
	.combout(\bus|cpu2|Selector8~0_combout ),
	.cout());
// synopsys translate_off
defparam \bus|cpu2|Selector8~0 .lut_mask = 16'hFC00;
defparam \bus|cpu2|Selector8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X3_Y16_N24
cycloneii_lcell_comb \bus|cpu2|Selector7~1 (
// Equation(s):
// \bus|cpu2|Selector7~1_combout  = (\bus|cpu2|address_reg [1] & (((\bus|cpu2|Selector7~0_combout  & \bus|cpu2|Selector8~0_combout )) # (!\bus|cpu2|bus_out[5]~0_combout ))) # (!\bus|cpu2|address_reg [1] & (((\bus|cpu2|Selector7~0_combout  & 
// \bus|cpu2|Selector8~0_combout ))))

	.dataa(\bus|cpu2|address_reg [1]),
	.datab(\bus|cpu2|bus_out[5]~0_combout ),
	.datac(\bus|cpu2|Selector7~0_combout ),
	.datad(\bus|cpu2|Selector8~0_combout ),
	.cin(gnd),
	.combout(\bus|cpu2|Selector7~1_combout ),
	.cout());
// synopsys translate_off
defparam \bus|cpu2|Selector7~1 .lut_mask = 16'hF222;
defparam \bus|cpu2|Selector7~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y15_N22
cycloneii_lcell_comb \bus|cpu2|bus_out[5]~5 (
// Equation(s):
// \bus|cpu2|bus_out[5]~5_combout  = (!\bus|cpu2|state.10~regout  & !\bus|cpu2|Selector4~0_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\bus|cpu2|state.10~regout ),
	.datad(\bus|cpu2|Selector4~0_combout ),
	.cin(gnd),
	.combout(\bus|cpu2|bus_out[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \bus|cpu2|bus_out[5]~5 .lut_mask = 16'h000F;
defparam \bus|cpu2|bus_out[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X3_Y16_N25
cycloneii_lcell_ff \bus|cpu2|bus_out[5] (
	.clk(\SW~combout [17]),
	.datain(\bus|cpu2|Selector7~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\bus|cpu2|state.11~regout ),
	.sload(gnd),
	.ena(\bus|cpu2|bus_out[5]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bus|cpu2|bus_out [5]));

// Location: LCCOMB_X7_Y12_N20
cycloneii_lcell_comb \bus|cpu1|sm_bus1|writeBack~0 (
// Equation(s):
// \bus|cpu1|sm_bus1|writeBack~0_combout  = (!\bus|cpu1|cb1|current_state [0] & (\bus|cpu1|cb1|current_state [1] & ((\bus|bus_in_cpu1 [9]) # (\bus|bus_in_cpu1 [8]))))

	.dataa(\bus|bus_in_cpu1 [9]),
	.datab(\bus|bus_in_cpu1 [8]),
	.datac(\bus|cpu1|cb1|current_state [0]),
	.datad(\bus|cpu1|cb1|current_state [1]),
	.cin(gnd),
	.combout(\bus|cpu1|sm_bus1|writeBack~0_combout ),
	.cout());
// synopsys translate_off
defparam \bus|cpu1|sm_bus1|writeBack~0 .lut_mask = 16'h0E00;
defparam \bus|cpu1|sm_bus1|writeBack~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X7_Y12_N21
cycloneii_lcell_ff \bus|cpu1|sm_bus1|abortMemoryAccess (
	.clk(\SW~combout [17]),
	.datain(\bus|cpu1|sm_bus1|writeBack~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bus|cpu1|sm_bus1|abortMemoryAccess~regout ));

// Location: LCCOMB_X5_Y13_N28
cycloneii_lcell_comb \bus|cpu1|bus_out[6]~0 (
// Equation(s):
// \bus|cpu1|bus_out[6]~0_combout  = (\bus|cpu1|state.01~regout  & (!\bus|cpu1|address_reg [0] & ((\bus|cpu1|sm_cb1|invalidate~regout ) # (\bus|cpu1|sm_cb2|invalidate~regout ))))

	.dataa(\bus|cpu1|state.01~regout ),
	.datab(\bus|cpu1|address_reg [0]),
	.datac(\bus|cpu1|sm_cb1|invalidate~regout ),
	.datad(\bus|cpu1|sm_cb2|invalidate~regout ),
	.cin(gnd),
	.combout(\bus|cpu1|bus_out[6]~0_combout ),
	.cout());
// synopsys translate_off
defparam \bus|cpu1|bus_out[6]~0 .lut_mask = 16'h2220;
defparam \bus|cpu1|bus_out[6]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y13_N14
cycloneii_lcell_comb \bus|cpu1|bus_out[6]~1 (
// Equation(s):
// \bus|cpu1|bus_out[6]~1_combout  = (\bus|cpu1|bus_out[6]~0_combout ) # ((\bus|cpu1|Selector5~1_combout  & (\bus|cpu1|sm_bus1|abortMemoryAccess~regout  & \bus|cpu1|Equal2~1_combout )))

	.dataa(\bus|cpu1|Selector5~1_combout ),
	.datab(\bus|cpu1|sm_bus1|abortMemoryAccess~regout ),
	.datac(\bus|cpu1|bus_out[6]~0_combout ),
	.datad(\bus|cpu1|Equal2~1_combout ),
	.cin(gnd),
	.combout(\bus|cpu1|bus_out[6]~1_combout ),
	.cout());
// synopsys translate_off
defparam \bus|cpu1|bus_out[6]~1 .lut_mask = 16'hF8F0;
defparam \bus|cpu1|bus_out[6]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y13_N24
cycloneii_lcell_comb \bus|cpu1|Selector7~0 (
// Equation(s):
// \bus|cpu1|Selector7~0_combout  = (\bus|cpu1|bus_out[6]~1_combout  & ((\bus|cpu1|cb1|current_address [1]))) # (!\bus|cpu1|bus_out[6]~1_combout  & (\bus|cpu1|cb2|current_address [1]))

	.dataa(\bus|cpu1|cb2|current_address [1]),
	.datab(vcc),
	.datac(\bus|cpu1|bus_out[6]~1_combout ),
	.datad(\bus|cpu1|cb1|current_address [1]),
	.cin(gnd),
	.combout(\bus|cpu1|Selector7~0_combout ),
	.cout());
// synopsys translate_off
defparam \bus|cpu1|Selector7~0 .lut_mask = 16'hFA0A;
defparam \bus|cpu1|Selector7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y13_N24
cycloneii_lcell_comb \bus|cpu1|bus_out[6]~3 (
// Equation(s):
// \bus|cpu1|bus_out[6]~3_combout  = (\bus|cpu1|sm_bus2|abortMemoryAccess~regout  & (!\bus|cpu1|Equal4~0_combout  & (\bus|bus_in_cpu1 [6] $ (!\bus|cpu1|cb2|current_address [2]))))

	.dataa(\bus|cpu1|sm_bus2|abortMemoryAccess~regout ),
	.datab(\bus|bus_in_cpu1 [6]),
	.datac(\bus|cpu1|cb2|current_address [2]),
	.datad(\bus|cpu1|Equal4~0_combout ),
	.cin(gnd),
	.combout(\bus|cpu1|bus_out[6]~3_combout ),
	.cout());
// synopsys translate_off
defparam \bus|cpu1|bus_out[6]~3 .lut_mask = 16'h0082;
defparam \bus|cpu1|bus_out[6]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y13_N22
cycloneii_lcell_comb \bus|cpu1|bus_out[0]~4 (
// Equation(s):
// \bus|cpu1|bus_out[0]~4_combout  = (\bus|cpu1|always0~0_combout  & ((\bus|cpu1|Equal2~1_combout  & (\bus|cpu1|sm_bus1|abortMemoryAccess~regout )) # (!\bus|cpu1|Equal2~1_combout  & ((\bus|cpu1|bus_out[6]~3_combout )))))

	.dataa(\bus|cpu1|sm_bus1|abortMemoryAccess~regout ),
	.datab(\bus|cpu1|always0~0_combout ),
	.datac(\bus|cpu1|bus_out[6]~3_combout ),
	.datad(\bus|cpu1|Equal2~1_combout ),
	.cin(gnd),
	.combout(\bus|cpu1|bus_out[0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \bus|cpu1|bus_out[0]~4 .lut_mask = 16'h88C0;
defparam \bus|cpu1|bus_out[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y13_N22
cycloneii_lcell_comb \bus|cpu1|Selector8~0 (
// Equation(s):
// \bus|cpu1|Selector8~0_combout  = (\bus|cpu1|bus_out[6]~2_combout  & ((\bus|cpu1|state.00~regout ) # (\bus|cpu1|bus_out[0]~4_combout )))

	.dataa(vcc),
	.datab(\bus|cpu1|bus_out[6]~2_combout ),
	.datac(\bus|cpu1|state.00~regout ),
	.datad(\bus|cpu1|bus_out[0]~4_combout ),
	.cin(gnd),
	.combout(\bus|cpu1|Selector8~0_combout ),
	.cout());
// synopsys translate_off
defparam \bus|cpu1|Selector8~0 .lut_mask = 16'hCCC0;
defparam \bus|cpu1|Selector8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y13_N12
cycloneii_lcell_comb \bus|cpu1|Selector7~1 (
// Equation(s):
// \bus|cpu1|Selector7~1_combout  = (\bus|cpu1|address_reg [1] & (((\bus|cpu1|Selector7~0_combout  & \bus|cpu1|Selector8~0_combout )) # (!\bus|cpu1|bus_out[6]~2_combout ))) # (!\bus|cpu1|address_reg [1] & (((\bus|cpu1|Selector7~0_combout  & 
// \bus|cpu1|Selector8~0_combout ))))

	.dataa(\bus|cpu1|address_reg [1]),
	.datab(\bus|cpu1|bus_out[6]~2_combout ),
	.datac(\bus|cpu1|Selector7~0_combout ),
	.datad(\bus|cpu1|Selector8~0_combout ),
	.cin(gnd),
	.combout(\bus|cpu1|Selector7~1_combout ),
	.cout());
// synopsys translate_off
defparam \bus|cpu1|Selector7~1 .lut_mask = 16'hF222;
defparam \bus|cpu1|Selector7~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y13_N20
cycloneii_lcell_comb \bus|cpu1|bus_out[6]~5 (
// Equation(s):
// \bus|cpu1|bus_out[6]~5_combout  = (!\bus|cpu1|state.10~regout  & !\bus|cpu1|Selector4~0_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\bus|cpu1|state.10~regout ),
	.datad(\bus|cpu1|Selector4~0_combout ),
	.cin(gnd),
	.combout(\bus|cpu1|bus_out[6]~5_combout ),
	.cout());
// synopsys translate_off
defparam \bus|cpu1|bus_out[6]~5 .lut_mask = 16'h000F;
defparam \bus|cpu1|bus_out[6]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X6_Y13_N13
cycloneii_lcell_ff \bus|cpu1|bus_out[5] (
	.clk(\SW~combout [17]),
	.datain(\bus|cpu1|Selector7~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\bus|cpu1|state.11~regout ),
	.sload(gnd),
	.ena(\bus|cpu1|bus_out[6]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bus|cpu1|bus_out [5]));

// Location: LCFF_X7_Y13_N27
cycloneii_lcell_ff \bus|cpu1|cb2|current_state[0] (
	.clk(\bus|cpu1|activate_cb_2~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\bus|cpu1|state_cb [0]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bus|cpu1|write_cb2~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bus|cpu1|cb2|current_state [0]));

// Location: LCCOMB_X7_Y12_N8
cycloneii_lcell_comb \bus|cpu1|sm_bus2|writeBack~0 (
// Equation(s):
// \bus|cpu1|sm_bus2|writeBack~0_combout  = (!\bus|cpu1|cb2|current_state [0] & (\bus|cpu1|cb2|current_state [1] & ((\bus|bus_in_cpu1 [9]) # (\bus|bus_in_cpu1 [8]))))

	.dataa(\bus|bus_in_cpu1 [9]),
	.datab(\bus|cpu1|cb2|current_state [0]),
	.datac(\bus|cpu1|cb2|current_state [1]),
	.datad(\bus|bus_in_cpu1 [8]),
	.cin(gnd),
	.combout(\bus|cpu1|sm_bus2|writeBack~0_combout ),
	.cout());
// synopsys translate_off
defparam \bus|cpu1|sm_bus2|writeBack~0 .lut_mask = 16'h3020;
defparam \bus|cpu1|sm_bus2|writeBack~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X7_Y12_N9
cycloneii_lcell_ff \bus|cpu1|sm_bus2|abortMemoryAccess (
	.clk(\SW~combout [17]),
	.datain(\bus|cpu1|sm_bus2|writeBack~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bus|cpu1|sm_bus2|abortMemoryAccess~regout ));

// Location: LCCOMB_X7_Y12_N6
cycloneii_lcell_comb \bus|cpu1|Selector1~0 (
// Equation(s):
// \bus|cpu1|Selector1~0_combout  = (\bus|cpu1|Equal2~1_combout  & (\bus|cpu1|sm_bus1|abortMemoryAccess~regout )) # (!\bus|cpu1|Equal2~1_combout  & (((\bus|cpu1|sm_bus2|abortMemoryAccess~regout  & !\bus|cpu1|Equal4~1_combout ))))

	.dataa(\bus|cpu1|sm_bus1|abortMemoryAccess~regout ),
	.datab(\bus|cpu1|sm_bus2|abortMemoryAccess~regout ),
	.datac(\bus|cpu1|Equal4~1_combout ),
	.datad(\bus|cpu1|Equal2~1_combout ),
	.cin(gnd),
	.combout(\bus|cpu1|Selector1~0_combout ),
	.cout());
// synopsys translate_off
defparam \bus|cpu1|Selector1~0 .lut_mask = 16'hAA0C;
defparam \bus|cpu1|Selector1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y12_N12
cycloneii_lcell_comb \bus|cpu1|Selector1~1 (
// Equation(s):
// \bus|cpu1|Selector1~1_combout  = (\bus|cpu1|Selector2~2_combout  & ((\bus|cpu1|bus_out [11]) # ((\bus|cpu1|Selector5~1_combout  & \bus|cpu1|Selector1~0_combout )))) # (!\bus|cpu1|Selector2~2_combout  & (\bus|cpu1|Selector5~1_combout  & 
// ((\bus|cpu1|Selector1~0_combout ))))

	.dataa(\bus|cpu1|Selector2~2_combout ),
	.datab(\bus|cpu1|Selector5~1_combout ),
	.datac(\bus|cpu1|bus_out [11]),
	.datad(\bus|cpu1|Selector1~0_combout ),
	.cin(gnd),
	.combout(\bus|cpu1|Selector1~1_combout ),
	.cout());
// synopsys translate_off
defparam \bus|cpu1|Selector1~1 .lut_mask = 16'hECA0;
defparam \bus|cpu1|Selector1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X7_Y12_N13
cycloneii_lcell_ff \bus|cpu1|bus_out[11] (
	.clk(\SW~combout [17]),
	.datain(\bus|cpu1|Selector1~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bus|cpu1|bus_out [11]));

// Location: LCCOMB_X2_Y13_N24
cycloneii_lcell_comb \bus|memory_address~2 (
// Equation(s):
// \bus|memory_address~2_combout  = (\bus|cpu1|bus_out [9] & (((\bus|cpu1|bus_out [5])))) # (!\bus|cpu1|bus_out [9] & ((\bus|cpu1|bus_out [11] & ((\bus|cpu1|bus_out [5]))) # (!\bus|cpu1|bus_out [11] & (\bus|cpu2|bus_out [5]))))

	.dataa(\bus|cpu1|bus_out [9]),
	.datab(\bus|cpu2|bus_out [5]),
	.datac(\bus|cpu1|bus_out [5]),
	.datad(\bus|cpu1|bus_out [11]),
	.cin(gnd),
	.combout(\bus|memory_address~2_combout ),
	.cout());
// synopsys translate_off
defparam \bus|memory_address~2 .lut_mask = 16'hF0E4;
defparam \bus|memory_address~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y12_N0
cycloneii_lcell_comb \bus|state~13 (
// Equation(s):
// \bus|state~13_combout  = (!\bus|state~12_combout  & (!\bus|state.00~regout  & (!\bus|cpu1|bus_out [9] & !\bus|cpu1|bus_out [11])))

	.dataa(\bus|state~12_combout ),
	.datab(\bus|state.00~regout ),
	.datac(\bus|cpu1|bus_out [9]),
	.datad(\bus|cpu1|bus_out [11]),
	.cin(gnd),
	.combout(\bus|state~13_combout ),
	.cout());
// synopsys translate_off
defparam \bus|state~13 .lut_mask = 16'h0001;
defparam \bus|state~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X1_Y12_N1
cycloneii_lcell_ff \bus|state.10 (
	.clk(\SW~combout [17]),
	.datain(\bus|state~13_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bus|state.10~regout ));

// Location: LCCOMB_X1_Y12_N30
cycloneii_lcell_comb \bus|Selector1~0 (
// Equation(s):
// \bus|Selector1~0_combout  = (\bus|state.01~regout ) # (\bus|state.10~regout )

	.dataa(\bus|state.01~regout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\bus|state.10~regout ),
	.cin(gnd),
	.combout(\bus|Selector1~0_combout ),
	.cout());
// synopsys translate_off
defparam \bus|Selector1~0 .lut_mask = 16'hFFAA;
defparam \bus|Selector1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X1_Y12_N31
cycloneii_lcell_ff \bus|state.11 (
	.clk(\SW~combout [17]),
	.datain(\bus|Selector1~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bus|state.11~regout ));

// Location: LCCOMB_X5_Y15_N8
cycloneii_lcell_comb \bus|cpu2|Selector2~2 (
// Equation(s):
// \bus|cpu2|Selector2~2_combout  = (\bus|cpu2|state.10~regout ) # (\bus|cpu2|state.01~regout )

	.dataa(\bus|cpu2|state.10~regout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\bus|cpu2|state.01~regout ),
	.cin(gnd),
	.combout(\bus|cpu2|Selector2~2_combout ),
	.cout());
// synopsys translate_off
defparam \bus|cpu2|Selector2~2 .lut_mask = 16'hFFAA;
defparam \bus|cpu2|Selector2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y15_N10
cycloneii_lcell_comb \bus|cpu2|Selector1~0 (
// Equation(s):
// \bus|cpu2|Selector1~0_combout  = (\bus|cpu2|Equal2~1_combout  & (\bus|cpu2|sm_bus1|abortMemoryAccess~regout )) # (!\bus|cpu2|Equal2~1_combout  & (((\bus|cpu2|sm_bus2|abortMemoryAccess~regout  & !\bus|cpu2|Equal4~1_combout ))))

	.dataa(\bus|cpu2|sm_bus1|abortMemoryAccess~regout ),
	.datab(\bus|cpu2|Equal2~1_combout ),
	.datac(\bus|cpu2|sm_bus2|abortMemoryAccess~regout ),
	.datad(\bus|cpu2|Equal4~1_combout ),
	.cin(gnd),
	.combout(\bus|cpu2|Selector1~0_combout ),
	.cout());
// synopsys translate_off
defparam \bus|cpu2|Selector1~0 .lut_mask = 16'h88B8;
defparam \bus|cpu2|Selector1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y15_N14
cycloneii_lcell_comb \bus|cpu2|Selector1~1 (
// Equation(s):
// \bus|cpu2|Selector1~1_combout  = (\bus|cpu2|Selector5~1_combout  & ((\bus|cpu2|Selector1~0_combout ) # ((\bus|cpu2|Selector2~2_combout  & \bus|cpu2|bus_out [11])))) # (!\bus|cpu2|Selector5~1_combout  & (\bus|cpu2|Selector2~2_combout  & (\bus|cpu2|bus_out 
// [11])))

	.dataa(\bus|cpu2|Selector5~1_combout ),
	.datab(\bus|cpu2|Selector2~2_combout ),
	.datac(\bus|cpu2|bus_out [11]),
	.datad(\bus|cpu2|Selector1~0_combout ),
	.cin(gnd),
	.combout(\bus|cpu2|Selector1~1_combout ),
	.cout());
// synopsys translate_off
defparam \bus|cpu2|Selector1~1 .lut_mask = 16'hEAC0;
defparam \bus|cpu2|Selector1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X4_Y15_N15
cycloneii_lcell_ff \bus|cpu2|bus_out[11] (
	.clk(\SW~combout [17]),
	.datain(\bus|cpu2|Selector1~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bus|cpu2|bus_out [11]));

// Location: LCCOMB_X2_Y13_N26
cycloneii_lcell_comb \bus|state~12 (
// Equation(s):
// \bus|state~12_combout  = (!\bus|cpu1|bus_out [9] & (!\bus|cpu2|bus_out [9] & (!\bus|cpu2|bus_out [11] & !\bus|cpu1|bus_out [11])))

	.dataa(\bus|cpu1|bus_out [9]),
	.datab(\bus|cpu2|bus_out [9]),
	.datac(\bus|cpu2|bus_out [11]),
	.datad(\bus|cpu1|bus_out [11]),
	.cin(gnd),
	.combout(\bus|state~12_combout ),
	.cout());
// synopsys translate_off
defparam \bus|state~12 .lut_mask = 16'h0001;
defparam \bus|state~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y12_N26
cycloneii_lcell_comb \bus|Selector0~0 (
// Equation(s):
// \bus|Selector0~0_combout  = (!\bus|state.11~regout  & ((\bus|state.00~regout ) # (!\bus|state~12_combout )))

	.dataa(vcc),
	.datab(\bus|state.11~regout ),
	.datac(\bus|state.00~regout ),
	.datad(\bus|state~12_combout ),
	.cin(gnd),
	.combout(\bus|Selector0~0_combout ),
	.cout());
// synopsys translate_off
defparam \bus|Selector0~0 .lut_mask = 16'h3033;
defparam \bus|Selector0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X1_Y12_N27
cycloneii_lcell_ff \bus|state.00 (
	.clk(\SW~combout [17]),
	.datain(\bus|Selector0~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bus|state.00~regout ));

// Location: LCCOMB_X2_Y13_N16
cycloneii_lcell_comb \bus|state~14 (
// Equation(s):
// \bus|state~14_combout  = (!\bus|state.00~regout  & !\bus|state~12_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\bus|state.00~regout ),
	.datad(\bus|state~12_combout ),
	.cin(gnd),
	.combout(\bus|state~14_combout ),
	.cout());
// synopsys translate_off
defparam \bus|state~14 .lut_mask = 16'h000F;
defparam \bus|state~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X2_Y13_N25
cycloneii_lcell_ff \bus|memory_address[1] (
	.clk(\SW~combout [17]),
	.datain(\bus|memory_address~2_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bus|state~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bus|memory_address [1]));

// Location: LCCOMB_X5_Y12_N30
cycloneii_lcell_comb \bus|bus_in_cpu2~3 (
// Equation(s):
// \bus|bus_in_cpu2~3_combout  = (\bus|state.10~regout  & (\bus|memory_address [1])) # (!\bus|state.10~regout  & ((\bus|cpu1|bus_out [5])))

	.dataa(\bus|state.10~regout ),
	.datab(vcc),
	.datac(\bus|memory_address [1]),
	.datad(\bus|cpu1|bus_out [5]),
	.cin(gnd),
	.combout(\bus|bus_in_cpu2~3_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bus_in_cpu2~3 .lut_mask = 16'hF5A0;
defparam \bus|bus_in_cpu2~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X5_Y12_N31
cycloneii_lcell_ff \bus|bus_in_cpu2[5] (
	.clk(\SW~combout [17]),
	.datain(\bus|bus_in_cpu2~3_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bus|bus_in_cpu2~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bus|bus_in_cpu2 [5]));

// Location: LCCOMB_X5_Y15_N2
cycloneii_lcell_comb \bus|cpu2|Equal2~0 (
// Equation(s):
// \bus|cpu2|Equal2~0_combout  = (\bus|bus_in_cpu2 [4] & (\bus|cpu2|cb1|current_address [0] & (\bus|bus_in_cpu2 [5] $ (!\bus|cpu2|cb1|current_address [1])))) # (!\bus|bus_in_cpu2 [4] & (!\bus|cpu2|cb1|current_address [0] & (\bus|bus_in_cpu2 [5] $ 
// (!\bus|cpu2|cb1|current_address [1]))))

	.dataa(\bus|bus_in_cpu2 [4]),
	.datab(\bus|bus_in_cpu2 [5]),
	.datac(\bus|cpu2|cb1|current_address [1]),
	.datad(\bus|cpu2|cb1|current_address [0]),
	.cin(gnd),
	.combout(\bus|cpu2|Equal2~0_combout ),
	.cout());
// synopsys translate_off
defparam \bus|cpu2|Equal2~0 .lut_mask = 16'h8241;
defparam \bus|cpu2|Equal2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X5_Y15_N24
cycloneii_lcell_comb \bus|cpu2|Selector21~0 (
// Equation(s):
// \bus|cpu2|Selector21~0_combout  = (\bus|cpu2|cb2|current_address [2] & ((\bus|bus_in_cpu2 [6]) # ((\bus|cpu2|cb1|current_address [2]) # (!\bus|cpu2|Equal2~0_combout )))) # (!\bus|cpu2|cb2|current_address [2] & (\bus|bus_in_cpu2 [6] & 
// (\bus|cpu2|cb1|current_address [2] & \bus|cpu2|Equal2~0_combout )))

	.dataa(\bus|cpu2|cb2|current_address [2]),
	.datab(\bus|bus_in_cpu2 [6]),
	.datac(\bus|cpu2|cb1|current_address [2]),
	.datad(\bus|cpu2|Equal2~0_combout ),
	.cin(gnd),
	.combout(\bus|cpu2|Selector21~0_combout ),
	.cout());
// synopsys translate_off
defparam \bus|cpu2|Selector21~0 .lut_mask = 16'hE8AA;
defparam \bus|cpu2|Selector21~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y16_N16
cycloneii_lcell_comb \bus|cpu2|address_cb[2]~feeder (
// Equation(s):
// \bus|cpu2|address_cb[2]~feeder_combout  = \bus|cpu2|Selector21~0_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\bus|cpu2|Selector21~0_combout ),
	.cin(gnd),
	.combout(\bus|cpu2|address_cb[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \bus|cpu2|address_cb[2]~feeder .lut_mask = 16'hFF00;
defparam \bus|cpu2|address_cb[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_T7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[13]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\SW~combout [13]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[13]));
// synopsys translate_off
defparam \SW[13]~I .input_async_reset = "none";
defparam \SW[13]~I .input_power_up = "low";
defparam \SW[13]~I .input_register_mode = "none";
defparam \SW[13]~I .input_sync_reset = "none";
defparam \SW[13]~I .oe_async_reset = "none";
defparam \SW[13]~I .oe_power_up = "low";
defparam \SW[13]~I .oe_register_mode = "none";
defparam \SW[13]~I .oe_sync_reset = "none";
defparam \SW[13]~I .operation_mode = "input";
defparam \SW[13]~I .output_async_reset = "none";
defparam \SW[13]~I .output_power_up = "low";
defparam \SW[13]~I .output_register_mode = "none";
defparam \SW[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X1_Y16_N24
cycloneii_lcell_comb \bus|cpu2|address_reg[2]~feeder (
// Equation(s):
// \bus|cpu2|address_reg[2]~feeder_combout  = \SW~combout [13]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\SW~combout [13]),
	.cin(gnd),
	.combout(\bus|cpu2|address_reg[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \bus|cpu2|address_reg[2]~feeder .lut_mask = 16'hFF00;
defparam \bus|cpu2|address_reg[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X1_Y16_N25
cycloneii_lcell_ff \bus|cpu2|address_reg[2] (
	.clk(\SW~combout [17]),
	.datain(\bus|cpu2|address_reg[2]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bus|cpu2|instruction_reg~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bus|cpu2|address_reg [2]));

// Location: LCFF_X6_Y16_N17
cycloneii_lcell_ff \bus|cpu2|address_cb[2] (
	.clk(\SW~combout [17]),
	.datain(\bus|cpu2|address_cb[2]~feeder_combout ),
	.sdata(\bus|cpu2|address_reg [2]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\bus|cpu2|state.00~regout ),
	.ena(\bus|cpu2|address_cb[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bus|cpu2|address_cb [2]));

// Location: LCFF_X5_Y15_N15
cycloneii_lcell_ff \bus|cpu2|cb1|current_address[2] (
	.clk(\bus|cpu2|activate_cb_1~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\bus|cpu2|address_cb [2]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bus|cpu2|write_cb1~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bus|cpu2|cb1|current_address [2]));

// Location: LCCOMB_X5_Y15_N20
cycloneii_lcell_comb \bus|cpu2|Equal2~1 (
// Equation(s):
// \bus|cpu2|Equal2~1_combout  = (\bus|cpu2|Equal2~0_combout  & (\bus|bus_in_cpu2 [6] $ (!\bus|cpu2|cb1|current_address [2])))

	.dataa(\bus|bus_in_cpu2 [6]),
	.datab(\bus|cpu2|cb1|current_address [2]),
	.datac(vcc),
	.datad(\bus|cpu2|Equal2~0_combout ),
	.cin(gnd),
	.combout(\bus|cpu2|Equal2~1_combout ),
	.cout());
// synopsys translate_off
defparam \bus|cpu2|Equal2~1 .lut_mask = 16'h9900;
defparam \bus|cpu2|Equal2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X5_Y16_N4
cycloneii_lcell_comb \bus|cpu2|Selector23~0 (
// Equation(s):
// \bus|cpu2|Selector23~0_combout  = (\bus|cpu2|Equal2~1_combout  & ((\bus|cpu2|cb1|current_address [0]))) # (!\bus|cpu2|Equal2~1_combout  & (\bus|cpu2|cb2|current_address [0]))

	.dataa(\bus|cpu2|cb2|current_address [0]),
	.datab(\bus|cpu2|Equal2~1_combout ),
	.datac(vcc),
	.datad(\bus|cpu2|cb1|current_address [0]),
	.cin(gnd),
	.combout(\bus|cpu2|Selector23~0_combout ),
	.cout());
// synopsys translate_off
defparam \bus|cpu2|Selector23~0 .lut_mask = 16'hEE22;
defparam \bus|cpu2|Selector23~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X5_Y16_N5
cycloneii_lcell_ff \bus|cpu2|address_cb[0] (
	.clk(\SW~combout [17]),
	.datain(\bus|cpu2|Selector23~0_combout ),
	.sdata(\bus|cpu2|address_reg [0]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\bus|cpu2|state.00~regout ),
	.ena(\bus|cpu2|address_cb[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bus|cpu2|address_cb [0]));

// Location: LCFF_X5_Y15_N29
cycloneii_lcell_ff \bus|cpu2|cb1|current_address[0] (
	.clk(\bus|cpu2|activate_cb_1~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\bus|cpu2|address_cb [0]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bus|cpu2|write_cb1~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bus|cpu2|cb1|current_address [0]));

// Location: LCCOMB_X4_Y15_N12
cycloneii_lcell_comb \bus|cpu2|Selector8~1 (
// Equation(s):
// \bus|cpu2|Selector8~1_combout  = (\bus|cpu2|bus_out[5]~4_combout  & (\bus|cpu2|cb1|current_address [0])) # (!\bus|cpu2|bus_out[5]~4_combout  & ((\bus|cpu2|cb2|current_address [0])))

	.dataa(vcc),
	.datab(\bus|cpu2|cb1|current_address [0]),
	.datac(\bus|cpu2|cb2|current_address [0]),
	.datad(\bus|cpu2|bus_out[5]~4_combout ),
	.cin(gnd),
	.combout(\bus|cpu2|Selector8~1_combout ),
	.cout());
// synopsys translate_off
defparam \bus|cpu2|Selector8~1 .lut_mask = 16'hCCF0;
defparam \bus|cpu2|Selector8~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X3_Y16_N18
cycloneii_lcell_comb \bus|cpu2|Selector8~2 (
// Equation(s):
// \bus|cpu2|Selector8~2_combout  = (\bus|cpu2|address_reg [0] & (((\bus|cpu2|Selector8~1_combout  & \bus|cpu2|Selector8~0_combout )) # (!\bus|cpu2|bus_out[5]~0_combout ))) # (!\bus|cpu2|address_reg [0] & (((\bus|cpu2|Selector8~1_combout  & 
// \bus|cpu2|Selector8~0_combout ))))

	.dataa(\bus|cpu2|address_reg [0]),
	.datab(\bus|cpu2|bus_out[5]~0_combout ),
	.datac(\bus|cpu2|Selector8~1_combout ),
	.datad(\bus|cpu2|Selector8~0_combout ),
	.cin(gnd),
	.combout(\bus|cpu2|Selector8~2_combout ),
	.cout());
// synopsys translate_off
defparam \bus|cpu2|Selector8~2 .lut_mask = 16'hF222;
defparam \bus|cpu2|Selector8~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X3_Y16_N19
cycloneii_lcell_ff \bus|cpu2|bus_out[4] (
	.clk(\SW~combout [17]),
	.datain(\bus|cpu2|Selector8~2_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\bus|cpu2|state.11~regout ),
	.sload(gnd),
	.ena(\bus|cpu2|bus_out[5]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bus|cpu2|bus_out [4]));

// Location: LCFF_X8_Y13_N9
cycloneii_lcell_ff \bus|cpu1|cb1|current_address[0] (
	.clk(\bus|cpu1|activate_cb_1~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\bus|cpu1|address_cb [0]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bus|cpu1|write_cb1~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bus|cpu1|cb1|current_address [0]));

// Location: LCCOMB_X7_Y13_N10
cycloneii_lcell_comb \bus|cpu1|Selector8~1 (
// Equation(s):
// \bus|cpu1|Selector8~1_combout  = (\bus|cpu1|bus_out[6]~1_combout  & ((\bus|cpu1|cb1|current_address [0]))) # (!\bus|cpu1|bus_out[6]~1_combout  & (\bus|cpu1|cb2|current_address [0]))

	.dataa(vcc),
	.datab(\bus|cpu1|bus_out[6]~1_combout ),
	.datac(\bus|cpu1|cb2|current_address [0]),
	.datad(\bus|cpu1|cb1|current_address [0]),
	.cin(gnd),
	.combout(\bus|cpu1|Selector8~1_combout ),
	.cout());
// synopsys translate_off
defparam \bus|cpu1|Selector8~1 .lut_mask = 16'hFC30;
defparam \bus|cpu1|Selector8~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y13_N26
cycloneii_lcell_comb \bus|cpu1|Selector8~2 (
// Equation(s):
// \bus|cpu1|Selector8~2_combout  = (\bus|cpu1|address_reg [0] & (((\bus|cpu1|Selector8~1_combout  & \bus|cpu1|Selector8~0_combout )) # (!\bus|cpu1|bus_out[6]~2_combout ))) # (!\bus|cpu1|address_reg [0] & (((\bus|cpu1|Selector8~1_combout  & 
// \bus|cpu1|Selector8~0_combout ))))

	.dataa(\bus|cpu1|address_reg [0]),
	.datab(\bus|cpu1|bus_out[6]~2_combout ),
	.datac(\bus|cpu1|Selector8~1_combout ),
	.datad(\bus|cpu1|Selector8~0_combout ),
	.cin(gnd),
	.combout(\bus|cpu1|Selector8~2_combout ),
	.cout());
// synopsys translate_off
defparam \bus|cpu1|Selector8~2 .lut_mask = 16'hF222;
defparam \bus|cpu1|Selector8~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X6_Y13_N27
cycloneii_lcell_ff \bus|cpu1|bus_out[4] (
	.clk(\SW~combout [17]),
	.datain(\bus|cpu1|Selector8~2_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\bus|cpu1|state.11~regout ),
	.sload(gnd),
	.ena(\bus|cpu1|bus_out[6]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bus|cpu1|bus_out [4]));

// Location: LCCOMB_X2_Y13_N30
cycloneii_lcell_comb \bus|memory_address~1 (
// Equation(s):
// \bus|memory_address~1_combout  = (\bus|cpu1|bus_out [9] & (((\bus|cpu1|bus_out [4])))) # (!\bus|cpu1|bus_out [9] & ((\bus|cpu1|bus_out [11] & ((\bus|cpu1|bus_out [4]))) # (!\bus|cpu1|bus_out [11] & (\bus|cpu2|bus_out [4]))))

	.dataa(\bus|cpu1|bus_out [9]),
	.datab(\bus|cpu2|bus_out [4]),
	.datac(\bus|cpu1|bus_out [4]),
	.datad(\bus|cpu1|bus_out [11]),
	.cin(gnd),
	.combout(\bus|memory_address~1_combout ),
	.cout());
// synopsys translate_off
defparam \bus|memory_address~1 .lut_mask = 16'hF0E4;
defparam \bus|memory_address~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X2_Y13_N31
cycloneii_lcell_ff \bus|memory_address[0] (
	.clk(\SW~combout [17]),
	.datain(\bus|memory_address~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bus|state~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bus|memory_address [0]));

// Location: LCCOMB_X4_Y12_N0
cycloneii_lcell_comb \bus|bus_in_cpu1~2 (
// Equation(s):
// \bus|bus_in_cpu1~2_combout  = (\bus|state.01~regout  & ((\bus|memory_address [0]))) # (!\bus|state.01~regout  & (\bus|cpu2|bus_out [4]))

	.dataa(\bus|cpu2|bus_out [4]),
	.datab(\bus|memory_address [0]),
	.datac(\bus|state.01~regout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\bus|bus_in_cpu1~2_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bus_in_cpu1~2 .lut_mask = 16'hCACA;
defparam \bus|bus_in_cpu1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y14_N10
cycloneii_lcell_comb \bus|cpu2|Selector2~3 (
// Equation(s):
// \bus|cpu2|Selector2~3_combout  = (\bus|cpu2|state.01~regout  & (((\bus|cpu2|bus_out [10]) # (\bus|cpu2|always0~1_combout )))) # (!\bus|cpu2|state.01~regout  & (\bus|cpu2|state.10~regout  & (\bus|cpu2|bus_out [10])))

	.dataa(\bus|cpu2|state.10~regout ),
	.datab(\bus|cpu2|state.01~regout ),
	.datac(\bus|cpu2|bus_out [10]),
	.datad(\bus|cpu2|always0~1_combout ),
	.cin(gnd),
	.combout(\bus|cpu2|Selector2~3_combout ),
	.cout());
// synopsys translate_off
defparam \bus|cpu2|Selector2~3 .lut_mask = 16'hECE0;
defparam \bus|cpu2|Selector2~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X1_Y14_N11
cycloneii_lcell_ff \bus|cpu2|bus_out[10] (
	.clk(\SW~combout [17]),
	.datain(\bus|cpu2|Selector2~3_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bus|cpu2|bus_out [10]));

// Location: LCCOMB_X1_Y14_N0
cycloneii_lcell_comb \bus|bus_in_cpu1~0 (
// Equation(s):
// \bus|bus_in_cpu1~0_combout  = (\bus|state.01~regout ) # (\bus|cpu2|bus_out [10])

	.dataa(vcc),
	.datab(vcc),
	.datac(\bus|state.01~regout ),
	.datad(\bus|cpu2|bus_out [10]),
	.cin(gnd),
	.combout(\bus|bus_in_cpu1~0_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bus_in_cpu1~0 .lut_mask = 16'hFFF0;
defparam \bus|bus_in_cpu1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X4_Y12_N1
cycloneii_lcell_ff \bus|bus_in_cpu1[4] (
	.clk(\SW~combout [17]),
	.datain(\bus|bus_in_cpu1~2_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bus|bus_in_cpu1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bus|bus_in_cpu1 [4]));

// Location: LCCOMB_X7_Y13_N18
cycloneii_lcell_comb \bus|cpu1|Equal4~0 (
// Equation(s):
// \bus|cpu1|Equal4~0_combout  = (\bus|bus_in_cpu1 [5] & ((\bus|bus_in_cpu1 [4] $ (\bus|cpu1|cb2|current_address [0])) # (!\bus|cpu1|cb2|current_address [1]))) # (!\bus|bus_in_cpu1 [5] & ((\bus|cpu1|cb2|current_address [1]) # (\bus|bus_in_cpu1 [4] $ 
// (\bus|cpu1|cb2|current_address [0]))))

	.dataa(\bus|bus_in_cpu1 [5]),
	.datab(\bus|bus_in_cpu1 [4]),
	.datac(\bus|cpu1|cb2|current_address [1]),
	.datad(\bus|cpu1|cb2|current_address [0]),
	.cin(gnd),
	.combout(\bus|cpu1|Equal4~0_combout ),
	.cout());
// synopsys translate_off
defparam \bus|cpu1|Equal4~0 .lut_mask = 16'h7BDE;
defparam \bus|cpu1|Equal4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y13_N16
cycloneii_lcell_comb \bus|cpu1|Equal4~1 (
// Equation(s):
// \bus|cpu1|Equal4~1_combout  = (\bus|cpu1|Equal4~0_combout ) # (\bus|bus_in_cpu1 [6] $ (\bus|cpu1|cb2|current_address [2]))

	.dataa(vcc),
	.datab(\bus|bus_in_cpu1 [6]),
	.datac(\bus|cpu1|cb2|current_address [2]),
	.datad(\bus|cpu1|Equal4~0_combout ),
	.cin(gnd),
	.combout(\bus|cpu1|Equal4~1_combout ),
	.cout());
// synopsys translate_off
defparam \bus|cpu1|Equal4~1 .lut_mask = 16'hFF3C;
defparam \bus|cpu1|Equal4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y13_N20
cycloneii_lcell_comb \bus|cpu1|Selector28~0 (
// Equation(s):
// \bus|cpu1|Selector28~0_combout  = (!\bus|cpu1|Selector15~2_combout  & (!\bus|cpu1|Equal4~1_combout  & !\bus|cpu1|Equal2~1_combout ))

	.dataa(\bus|cpu1|Selector15~2_combout ),
	.datab(\bus|cpu1|Equal4~1_combout ),
	.datac(vcc),
	.datad(\bus|cpu1|Equal2~1_combout ),
	.cin(gnd),
	.combout(\bus|cpu1|Selector28~0_combout ),
	.cout());
// synopsys translate_off
defparam \bus|cpu1|Selector28~0 .lut_mask = 16'h0011;
defparam \bus|cpu1|Selector28~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y13_N6
cycloneii_lcell_comb \bus|cpu1|state_cb~0 (
// Equation(s):
// \bus|cpu1|state_cb~0_combout  = (\bus|cpu1|always0~0_combout  & ((\bus|cpu1|Selector28~0_combout ) # ((\bus|cpu1|Equal2~1_combout  & !\bus|cpu1|Selector15~3_combout ))))

	.dataa(\bus|cpu1|always0~0_combout ),
	.datab(\bus|cpu1|Equal2~1_combout ),
	.datac(\bus|cpu1|Selector15~3_combout ),
	.datad(\bus|cpu1|Selector28~0_combout ),
	.cin(gnd),
	.combout(\bus|cpu1|state_cb~0_combout ),
	.cout());
// synopsys translate_off
defparam \bus|cpu1|state_cb~0 .lut_mask = 16'hAA08;
defparam \bus|cpu1|state_cb~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y12_N20
cycloneii_lcell_comb \bus|bus_in_cpu1[10]~feeder (
// Equation(s):
// \bus|bus_in_cpu1[10]~feeder_combout  = VCC

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\bus|bus_in_cpu1[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bus_in_cpu1[10]~feeder .lut_mask = 16'hFFFF;
defparam \bus|bus_in_cpu1[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X8_Y12_N21
cycloneii_lcell_ff \bus|bus_in_cpu1[10] (
	.clk(\SW~combout [17]),
	.datain(\bus|bus_in_cpu1[10]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bus|bus_in_cpu1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bus|bus_in_cpu1 [10]));

// Location: LCCOMB_X5_Y12_N16
cycloneii_lcell_comb \bus|cpu1|Selector20~2 (
// Equation(s):
// \bus|cpu1|Selector20~2_combout  = (\bus|cpu1|state.10~regout ) # ((\bus|cpu1|state.11~regout  & (!\bus|cpu1|instruction_reg~regout  & !\bus|bus_in_cpu1 [10])))

	.dataa(\bus|cpu1|state.11~regout ),
	.datab(\bus|cpu1|instruction_reg~regout ),
	.datac(\bus|bus_in_cpu1 [10]),
	.datad(\bus|cpu1|state.10~regout ),
	.cin(gnd),
	.combout(\bus|cpu1|Selector20~2_combout ),
	.cout());
// synopsys translate_off
defparam \bus|cpu1|Selector20~2 .lut_mask = 16'hFF02;
defparam \bus|cpu1|Selector20~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X5_Y13_N0
cycloneii_lcell_comb \bus|cpu1|sm_cb1|Mux2~0 (
// Equation(s):
// \bus|cpu1|sm_cb1|Mux2~0_combout  = (\bus|cpu1|cb1|current_state [1] & (\bus|cpu1|cb1|current_state [0] & (!\bus|cpu1|sm_cb1|newState [0]))) # (!\bus|cpu1|cb1|current_state [1] & (((!\SW~combout [14]))))

	.dataa(\bus|cpu1|cb1|current_state [0]),
	.datab(\bus|cpu1|cb1|current_state [1]),
	.datac(\bus|cpu1|sm_cb1|newState [0]),
	.datad(\SW~combout [14]),
	.cin(gnd),
	.combout(\bus|cpu1|sm_cb1|Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \bus|cpu1|sm_cb1|Mux2~0 .lut_mask = 16'h083B;
defparam \bus|cpu1|sm_cb1|Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X5_Y13_N12
cycloneii_lcell_comb \bus|cpu1|sm_cb1|Mux2~1 (
// Equation(s):
// \bus|cpu1|sm_cb1|Mux2~1_combout  = (!\bus|cpu1|sm_cb1|Mux2~0_combout  & ((\bus|cpu1|cb1|current_state [0]) # ((\SW~combout [14]) # (\bus|cpu1|Equal0~4_combout ))))

	.dataa(\bus|cpu1|cb1|current_state [0]),
	.datab(\SW~combout [14]),
	.datac(\bus|cpu1|Equal0~4_combout ),
	.datad(\bus|cpu1|sm_cb1|Mux2~0_combout ),
	.cin(gnd),
	.combout(\bus|cpu1|sm_cb1|Mux2~1_combout ),
	.cout());
// synopsys translate_off
defparam \bus|cpu1|sm_cb1|Mux2~1 .lut_mask = 16'h00FE;
defparam \bus|cpu1|sm_cb1|Mux2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X5_Y13_N13
cycloneii_lcell_ff \bus|cpu1|sm_cb1|newState[0] (
	.clk(\bus|cpu1|activate_sm_cb1~clkctrl_outclk ),
	.datain(\bus|cpu1|sm_cb1|Mux2~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bus|cpu1|sm_cb1|newState [0]));

// Location: LCCOMB_X5_Y13_N26
cycloneii_lcell_comb \bus|cpu1|sm_cb2|Mux2~1 (
// Equation(s):
// \bus|cpu1|sm_cb2|Mux2~1_combout  = (!\bus|cpu1|sm_cb2|Mux2~0_combout  & ((\SW~combout [14]) # ((\bus|cpu1|cb2|current_state [0]) # (\bus|cpu1|Equal1~4_combout ))))

	.dataa(\bus|cpu1|sm_cb2|Mux2~0_combout ),
	.datab(\SW~combout [14]),
	.datac(\bus|cpu1|cb2|current_state [0]),
	.datad(\bus|cpu1|Equal1~4_combout ),
	.cin(gnd),
	.combout(\bus|cpu1|sm_cb2|Mux2~1_combout ),
	.cout());
// synopsys translate_off
defparam \bus|cpu1|sm_cb2|Mux2~1 .lut_mask = 16'h5554;
defparam \bus|cpu1|sm_cb2|Mux2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X5_Y13_N27
cycloneii_lcell_ff \bus|cpu1|sm_cb2|newState[0] (
	.clk(\bus|cpu1|activate_sm_cb2~clkctrl_outclk ),
	.datain(\bus|cpu1|sm_cb2|Mux2~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bus|cpu1|sm_cb2|newState [0]));

// Location: LCCOMB_X5_Y13_N8
cycloneii_lcell_comb \bus|cpu1|Selector20~1 (
// Equation(s):
// \bus|cpu1|Selector20~1_combout  = (\bus|cpu1|address_reg [0] & ((!\bus|cpu1|sm_cb2|newState [0]))) # (!\bus|cpu1|address_reg [0] & (!\bus|cpu1|sm_cb1|newState [0]))

	.dataa(vcc),
	.datab(\bus|cpu1|address_reg [0]),
	.datac(\bus|cpu1|sm_cb1|newState [0]),
	.datad(\bus|cpu1|sm_cb2|newState [0]),
	.cin(gnd),
	.combout(\bus|cpu1|Selector20~1_combout ),
	.cout());
// synopsys translate_off
defparam \bus|cpu1|Selector20~1 .lut_mask = 16'h03CF;
defparam \bus|cpu1|Selector20~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y12_N2
cycloneii_lcell_comb \bus|cpu1|Selector20~3 (
// Equation(s):
// \bus|cpu1|Selector20~3_combout  = (\bus|cpu1|state_cb [0] & ((\bus|cpu1|Selector20~2_combout ) # ((\bus|cpu1|Selector20~1_combout  & \bus|cpu1|Selector19~2_combout )))) # (!\bus|cpu1|state_cb [0] & (((\bus|cpu1|Selector20~1_combout  & 
// \bus|cpu1|Selector19~2_combout ))))

	.dataa(\bus|cpu1|state_cb [0]),
	.datab(\bus|cpu1|Selector20~2_combout ),
	.datac(\bus|cpu1|Selector20~1_combout ),
	.datad(\bus|cpu1|Selector19~2_combout ),
	.cin(gnd),
	.combout(\bus|cpu1|Selector20~3_combout ),
	.cout());
// synopsys translate_off
defparam \bus|cpu1|Selector20~3 .lut_mask = 16'hF888;
defparam \bus|cpu1|Selector20~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y12_N16
cycloneii_lcell_comb \bus|cpu1|Selector20~4 (
// Equation(s):
// \bus|cpu1|Selector20~4_combout  = (\bus|cpu1|state.01~regout  & ((\bus|cpu1|always0~1_combout ) # (!\bus|cpu1|instruction_reg~regout )))

	.dataa(vcc),
	.datab(\bus|cpu1|instruction_reg~regout ),
	.datac(\bus|cpu1|state.01~regout ),
	.datad(\bus|cpu1|always0~1_combout ),
	.cin(gnd),
	.combout(\bus|cpu1|Selector20~4_combout ),
	.cout());
// synopsys translate_off
defparam \bus|cpu1|Selector20~4 .lut_mask = 16'hF030;
defparam \bus|cpu1|Selector20~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y13_N12
cycloneii_lcell_comb \bus|cpu1|Selector20~5 (
// Equation(s):
// \bus|cpu1|Selector20~5_combout  = (\bus|cpu1|state_cb [0] & ((\bus|cpu1|Selector20~4_combout ) # ((!\bus|cpu1|state.00~regout  & !\bus|cpu1|state_cb~0_combout ))))

	.dataa(\bus|cpu1|state.00~regout ),
	.datab(\bus|cpu1|state_cb [0]),
	.datac(\bus|cpu1|state_cb~0_combout ),
	.datad(\bus|cpu1|Selector20~4_combout ),
	.cin(gnd),
	.combout(\bus|cpu1|Selector20~5_combout ),
	.cout());
// synopsys translate_off
defparam \bus|cpu1|Selector20~5 .lut_mask = 16'hCC04;
defparam \bus|cpu1|Selector20~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y13_N0
cycloneii_lcell_comb \bus|cpu1|Selector20~6 (
// Equation(s):
// \bus|cpu1|Selector20~6_combout  = (\bus|cpu1|Selector20~3_combout ) # ((\bus|cpu1|Selector20~5_combout ) # ((\bus|cpu1|Selector20~0_combout  & \bus|cpu1|state_cb~0_combout )))

	.dataa(\bus|cpu1|Selector20~0_combout ),
	.datab(\bus|cpu1|state_cb~0_combout ),
	.datac(\bus|cpu1|Selector20~3_combout ),
	.datad(\bus|cpu1|Selector20~5_combout ),
	.cin(gnd),
	.combout(\bus|cpu1|Selector20~6_combout ),
	.cout());
// synopsys translate_off
defparam \bus|cpu1|Selector20~6 .lut_mask = 16'hFFF8;
defparam \bus|cpu1|Selector20~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X7_Y13_N1
cycloneii_lcell_ff \bus|cpu1|state_cb[0] (
	.clk(\SW~combout [17]),
	.datain(\bus|cpu1|Selector20~6_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bus|cpu1|state_cb [0]));

// Location: LCFF_X8_Y13_N7
cycloneii_lcell_ff \bus|cpu1|cb1|current_state[0] (
	.clk(\bus|cpu1|activate_cb_1~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\bus|cpu1|state_cb [0]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bus|cpu1|write_cb1~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bus|cpu1|cb1|current_state [0]));

// Location: LCCOMB_X5_Y13_N10
cycloneii_lcell_comb \bus|cpu1|sm_cb1|Mux0~3 (
// Equation(s):
// \bus|cpu1|sm_cb1|Mux0~3_combout  = (\SW~combout [14] & ((\bus|cpu1|cb1|current_state [1] & (!\bus|cpu1|Equal0~4_combout  & !\bus|cpu1|cb1|current_state [0])) # (!\bus|cpu1|cb1|current_state [1] & ((!\bus|cpu1|cb1|current_state [0]) # 
// (!\bus|cpu1|Equal0~4_combout )))))

	.dataa(\bus|cpu1|cb1|current_state [1]),
	.datab(\SW~combout [14]),
	.datac(\bus|cpu1|Equal0~4_combout ),
	.datad(\bus|cpu1|cb1|current_state [0]),
	.cin(gnd),
	.combout(\bus|cpu1|sm_cb1|Mux0~3_combout ),
	.cout());
// synopsys translate_off
defparam \bus|cpu1|sm_cb1|Mux0~3 .lut_mask = 16'h044C;
defparam \bus|cpu1|sm_cb1|Mux0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X5_Y13_N11
cycloneii_lcell_ff \bus|cpu1|sm_cb1|writeMiss (
	.clk(\bus|cpu1|activate_sm_cb1~clkctrl_outclk ),
	.datain(\bus|cpu1|sm_cb1|Mux0~3_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bus|cpu1|sm_cb1|writeMiss~regout ));

// Location: LCCOMB_X6_Y13_N14
cycloneii_lcell_comb \bus|cpu1|Selector4~1 (
// Equation(s):
// \bus|cpu1|Selector4~1_combout  = (\bus|cpu1|state.01~regout  & ((\bus|cpu1|sm_cb1|writeMiss~regout ) # (\bus|cpu1|sm_cb2|writeMiss~regout )))

	.dataa(vcc),
	.datab(\bus|cpu1|state.01~regout ),
	.datac(\bus|cpu1|sm_cb1|writeMiss~regout ),
	.datad(\bus|cpu1|sm_cb2|writeMiss~regout ),
	.cin(gnd),
	.combout(\bus|cpu1|Selector4~1_combout ),
	.cout());
// synopsys translate_off
defparam \bus|cpu1|Selector4~1 .lut_mask = 16'hCCC0;
defparam \bus|cpu1|Selector4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y13_N28
cycloneii_lcell_comb \bus|cpu1|Selector4~2 (
// Equation(s):
// \bus|cpu1|Selector4~2_combout  = (\bus|cpu1|Selector4~1_combout ) # ((\bus|cpu1|bus_out [8] & ((\bus|cpu1|state.10~regout ) # (\bus|cpu1|Selector4~0_combout ))))

	.dataa(\bus|cpu1|state.10~regout ),
	.datab(\bus|cpu1|Selector4~1_combout ),
	.datac(\bus|cpu1|bus_out [8]),
	.datad(\bus|cpu1|Selector4~0_combout ),
	.cin(gnd),
	.combout(\bus|cpu1|Selector4~2_combout ),
	.cout());
// synopsys translate_off
defparam \bus|cpu1|Selector4~2 .lut_mask = 16'hFCEC;
defparam \bus|cpu1|Selector4~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X6_Y13_N29
cycloneii_lcell_ff \bus|cpu1|bus_out[8] (
	.clk(\SW~combout [17]),
	.datain(\bus|cpu1|Selector4~2_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bus|cpu1|bus_out [8]));

// Location: LCCOMB_X5_Y12_N2
cycloneii_lcell_comb \bus|bus_in_cpu2~5 (
// Equation(s):
// \bus|bus_in_cpu2~5_combout  = (!\bus|state.10~regout  & \bus|cpu1|bus_out [8])

	.dataa(\bus|state.10~regout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\bus|cpu1|bus_out [8]),
	.cin(gnd),
	.combout(\bus|bus_in_cpu2~5_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bus_in_cpu2~5 .lut_mask = 16'h5500;
defparam \bus|bus_in_cpu2~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X5_Y12_N3
cycloneii_lcell_ff \bus|bus_in_cpu2[8] (
	.clk(\SW~combout [17]),
	.datain(\bus|bus_in_cpu2~5_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bus|bus_in_cpu2~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bus|bus_in_cpu2 [8]));

// Location: LCCOMB_X6_Y15_N12
cycloneii_lcell_comb \bus|cpu2|Selector5~1 (
// Equation(s):
// \bus|cpu2|Selector5~1_combout  = (!\bus|cpu2|state.00~regout  & ((\bus|bus_in_cpu2 [9]) # ((\bus|bus_in_cpu2 [8]) # (\bus|bus_in_cpu2 [7]))))

	.dataa(\bus|bus_in_cpu2 [9]),
	.datab(\bus|cpu2|state.00~regout ),
	.datac(\bus|bus_in_cpu2 [8]),
	.datad(\bus|bus_in_cpu2 [7]),
	.cin(gnd),
	.combout(\bus|cpu2|Selector5~1_combout ),
	.cout());
// synopsys translate_off
defparam \bus|cpu2|Selector5~1 .lut_mask = 16'h3332;
defparam \bus|cpu2|Selector5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X5_Y15_N28
cycloneii_lcell_comb \bus|cpu2|Selector18~0 (
// Equation(s):
// \bus|cpu2|Selector18~0_combout  = (\bus|cpu2|Equal2~1_combout  & (\bus|cpu2|Selector5~1_combout  & !\bus|cpu2|Selector15~3_combout ))

	.dataa(\bus|cpu2|Equal2~1_combout ),
	.datab(\bus|cpu2|Selector5~1_combout ),
	.datac(vcc),
	.datad(\bus|cpu2|Selector15~3_combout ),
	.cin(gnd),
	.combout(\bus|cpu2|Selector18~0_combout ),
	.cout());
// synopsys translate_off
defparam \bus|cpu2|Selector18~0 .lut_mask = 16'h0088;
defparam \bus|cpu2|Selector18~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y15_N22
cycloneii_lcell_comb \bus|cpu2|Selector18~1 (
// Equation(s):
// \bus|cpu2|Selector18~1_combout  = (\bus|cpu2|Selector18~0_combout ) # ((\bus|cpu2|Selector19~2_combout  & !\bus|cpu2|address_reg [0]))

	.dataa(\bus|cpu2|Selector19~2_combout ),
	.datab(\bus|cpu2|address_reg [0]),
	.datac(\bus|cpu2|Selector18~0_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\bus|cpu2|Selector18~1_combout ),
	.cout());
// synopsys translate_off
defparam \bus|cpu2|Selector18~1 .lut_mask = 16'hF2F2;
defparam \bus|cpu2|Selector18~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X4_Y15_N23
cycloneii_lcell_ff \bus|cpu2|write_cb1 (
	.clk(\SW~combout [17]),
	.datain(\bus|cpu2|Selector18~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bus|cpu2|write_cb1~regout ));

// Location: LCFF_X5_Y14_N1
cycloneii_lcell_ff \bus|cpu2|cb1|current_state[0] (
	.clk(\bus|cpu2|activate_cb_1~clkctrl_outclk ),
	.datain(\bus|cpu2|cb1|current_state[0]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bus|cpu2|write_cb1~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bus|cpu2|cb1|current_state [0]));

// Location: LCCOMB_X5_Y16_N0
cycloneii_lcell_comb \bus|cpu2|Equal0~2 (
// Equation(s):
// \bus|cpu2|Equal0~2_combout  = (\bus|cpu2|cb1|current_address [0] & (\bus|cpu2|address_reg [0] & (\bus|cpu2|address_reg [1] $ (!\bus|cpu2|cb1|current_address [1])))) # (!\bus|cpu2|cb1|current_address [0] & (!\bus|cpu2|address_reg [0] & 
// (\bus|cpu2|address_reg [1] $ (!\bus|cpu2|cb1|current_address [1]))))

	.dataa(\bus|cpu2|cb1|current_address [0]),
	.datab(\bus|cpu2|address_reg [0]),
	.datac(\bus|cpu2|address_reg [1]),
	.datad(\bus|cpu2|cb1|current_address [1]),
	.cin(gnd),
	.combout(\bus|cpu2|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \bus|cpu2|Equal0~2 .lut_mask = 16'h9009;
defparam \bus|cpu2|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X5_Y16_N2
cycloneii_lcell_comb \bus|cpu2|Equal0~4 (
// Equation(s):
// \bus|cpu2|Equal0~4_combout  = (\bus|cpu2|Equal0~2_combout  & (\bus|cpu2|cb1|current_address [2] $ (!\bus|cpu2|address_reg [2])))

	.dataa(\bus|cpu2|cb1|current_address [2]),
	.datab(vcc),
	.datac(\bus|cpu2|address_reg [2]),
	.datad(\bus|cpu2|Equal0~2_combout ),
	.cin(gnd),
	.combout(\bus|cpu2|Equal0~4_combout ),
	.cout());
// synopsys translate_off
defparam \bus|cpu2|Equal0~4 .lut_mask = 16'hA500;
defparam \bus|cpu2|Equal0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X3_Y15_N12
cycloneii_lcell_comb \bus|cpu2|sm_cb1|invalidate~0 (
// Equation(s):
// \bus|cpu2|sm_cb1|invalidate~0_combout  = (\SW~combout [14] & (\bus|cpu2|cb1|current_state [0] & (!\bus|cpu2|cb1|current_state [1] & \bus|cpu2|Equal0~4_combout )))

	.dataa(\SW~combout [14]),
	.datab(\bus|cpu2|cb1|current_state [0]),
	.datac(\bus|cpu2|cb1|current_state [1]),
	.datad(\bus|cpu2|Equal0~4_combout ),
	.cin(gnd),
	.combout(\bus|cpu2|sm_cb1|invalidate~0_combout ),
	.cout());
// synopsys translate_off
defparam \bus|cpu2|sm_cb1|invalidate~0 .lut_mask = 16'h0800;
defparam \bus|cpu2|sm_cb1|invalidate~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X3_Y15_N13
cycloneii_lcell_ff \bus|cpu2|sm_cb1|invalidate (
	.clk(\bus|cpu2|activate_sm_cb1~clkctrl_outclk ),
	.datain(\bus|cpu2|sm_cb1|invalidate~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bus|cpu2|sm_cb1|invalidate~regout ));

// Location: LCCOMB_X3_Y15_N0
cycloneii_lcell_comb \bus|cpu2|always0~1 (
// Equation(s):
// \bus|cpu2|always0~1_combout  = (\bus|cpu2|sm_cb2|invalidate~regout ) # ((\bus|cpu2|sm_cb1|invalidate~regout ) # (!\bus|cpu2|Selector5~0_combout ))

	.dataa(vcc),
	.datab(\bus|cpu2|sm_cb2|invalidate~regout ),
	.datac(\bus|cpu2|Selector5~0_combout ),
	.datad(\bus|cpu2|sm_cb1|invalidate~regout ),
	.cin(gnd),
	.combout(\bus|cpu2|always0~1_combout ),
	.cout());
// synopsys translate_off
defparam \bus|cpu2|always0~1 .lut_mask = 16'hFFCF;
defparam \bus|cpu2|always0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y15_N8
cycloneii_lcell_comb \bus|cpu2|Selector19~3 (
// Equation(s):
// \bus|cpu2|Selector19~3_combout  = (\bus|cpu2|state.01~regout  & (\bus|cpu2|state_cb [1] & ((\bus|cpu2|always0~1_combout ) # (!\bus|cpu2|instruction_reg~regout ))))

	.dataa(\bus|cpu2|instruction_reg~regout ),
	.datab(\bus|cpu2|state.01~regout ),
	.datac(\bus|cpu2|state_cb [1]),
	.datad(\bus|cpu2|always0~1_combout ),
	.cin(gnd),
	.combout(\bus|cpu2|Selector19~3_combout ),
	.cout());
// synopsys translate_off
defparam \bus|cpu2|Selector19~3 .lut_mask = 16'hC040;
defparam \bus|cpu2|Selector19~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X5_Y16_N16
cycloneii_lcell_comb \bus|cpu2|Equal1~2 (
// Equation(s):
// \bus|cpu2|Equal1~2_combout  = (\bus|cpu2|cb2|current_address [0] & (\bus|cpu2|address_reg [0] & (\bus|cpu2|address_reg [1] $ (!\bus|cpu2|cb2|current_address [1])))) # (!\bus|cpu2|cb2|current_address [0] & (!\bus|cpu2|address_reg [0] & 
// (\bus|cpu2|address_reg [1] $ (!\bus|cpu2|cb2|current_address [1]))))

	.dataa(\bus|cpu2|cb2|current_address [0]),
	.datab(\bus|cpu2|address_reg [0]),
	.datac(\bus|cpu2|address_reg [1]),
	.datad(\bus|cpu2|cb2|current_address [1]),
	.cin(gnd),
	.combout(\bus|cpu2|Equal1~2_combout ),
	.cout());
// synopsys translate_off
defparam \bus|cpu2|Equal1~2 .lut_mask = 16'h9009;
defparam \bus|cpu2|Equal1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y15_N12
cycloneii_lcell_comb \bus|cpu2|sm_cb2|newState[1]~0 (
// Equation(s):
// \bus|cpu2|sm_cb2|newState[1]~0_combout  = (\bus|cpu2|cb2|current_state [0] & (((\bus|cpu2|sm_cb2|newState [1])))) # (!\bus|cpu2|cb2|current_state [0] & (!\bus|cpu2|Equal1~3_combout  & ((\bus|cpu2|Equal1~2_combout ))))

	.dataa(\bus|cpu2|Equal1~3_combout ),
	.datab(\bus|cpu2|cb2|current_state [0]),
	.datac(\bus|cpu2|sm_cb2|newState [1]),
	.datad(\bus|cpu2|Equal1~2_combout ),
	.cin(gnd),
	.combout(\bus|cpu2|sm_cb2|newState[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \bus|cpu2|sm_cb2|newState[1]~0 .lut_mask = 16'hD1C0;
defparam \bus|cpu2|sm_cb2|newState[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y15_N14
cycloneii_lcell_comb \bus|cpu2|sm_cb2|newState[1]~1 (
// Equation(s):
// \bus|cpu2|sm_cb2|newState[1]~1_combout  = (\bus|cpu2|cb2|current_state [1] & ((\bus|cpu2|sm_cb2|newState[1]~0_combout ) # ((!\bus|cpu2|cb2|current_state [0] & \SW~combout [14])))) # (!\bus|cpu2|cb2|current_state [1] & (((\SW~combout [14]))))

	.dataa(\bus|cpu2|cb2|current_state [1]),
	.datab(\bus|cpu2|cb2|current_state [0]),
	.datac(\SW~combout [14]),
	.datad(\bus|cpu2|sm_cb2|newState[1]~0_combout ),
	.cin(gnd),
	.combout(\bus|cpu2|sm_cb2|newState[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \bus|cpu2|sm_cb2|newState[1]~1 .lut_mask = 16'hFA70;
defparam \bus|cpu2|sm_cb2|newState[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X1_Y15_N15
cycloneii_lcell_ff \bus|cpu2|sm_cb2|newState[1] (
	.clk(\bus|cpu2|activate_sm_cb2~clkctrl_outclk ),
	.datain(\bus|cpu2|sm_cb2|newState[1]~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bus|cpu2|sm_cb2|newState [1]));

// Location: LCCOMB_X5_Y16_N30
cycloneii_lcell_comb \bus|cpu2|Equal0~3 (
// Equation(s):
// \bus|cpu2|Equal0~3_combout  = \bus|cpu2|address_reg [2] $ (\bus|cpu2|cb1|current_address [2])

	.dataa(vcc),
	.datab(vcc),
	.datac(\bus|cpu2|address_reg [2]),
	.datad(\bus|cpu2|cb1|current_address [2]),
	.cin(gnd),
	.combout(\bus|cpu2|Equal0~3_combout ),
	.cout());
// synopsys translate_off
defparam \bus|cpu2|Equal0~3 .lut_mask = 16'h0FF0;
defparam \bus|cpu2|Equal0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y16_N12
cycloneii_lcell_comb \bus|cpu2|sm_cb1|newState[1]~0 (
// Equation(s):
// \bus|cpu2|sm_cb1|newState[1]~0_combout  = (\bus|cpu2|cb1|current_state [0] & (\bus|cpu2|sm_cb1|newState [1])) # (!\bus|cpu2|cb1|current_state [0] & (((\bus|cpu2|Equal0~2_combout  & !\bus|cpu2|Equal0~3_combout ))))

	.dataa(\bus|cpu2|sm_cb1|newState [1]),
	.datab(\bus|cpu2|cb1|current_state [0]),
	.datac(\bus|cpu2|Equal0~2_combout ),
	.datad(\bus|cpu2|Equal0~3_combout ),
	.cin(gnd),
	.combout(\bus|cpu2|sm_cb1|newState[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \bus|cpu2|sm_cb1|newState[1]~0 .lut_mask = 16'h88B8;
defparam \bus|cpu2|sm_cb1|newState[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X3_Y15_N28
cycloneii_lcell_comb \bus|cpu2|sm_cb1|newState[1]~1 (
// Equation(s):
// \bus|cpu2|sm_cb1|newState[1]~1_combout  = (\bus|cpu2|cb1|current_state [1] & ((\bus|cpu2|sm_cb1|newState[1]~0_combout ) # ((\SW~combout [14] & !\bus|cpu2|cb1|current_state [0])))) # (!\bus|cpu2|cb1|current_state [1] & (\SW~combout [14]))

	.dataa(\SW~combout [14]),
	.datab(\bus|cpu2|cb1|current_state [0]),
	.datac(\bus|cpu2|cb1|current_state [1]),
	.datad(\bus|cpu2|sm_cb1|newState[1]~0_combout ),
	.cin(gnd),
	.combout(\bus|cpu2|sm_cb1|newState[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \bus|cpu2|sm_cb1|newState[1]~1 .lut_mask = 16'hFA2A;
defparam \bus|cpu2|sm_cb1|newState[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X3_Y15_N29
cycloneii_lcell_ff \bus|cpu2|sm_cb1|newState[1] (
	.clk(\bus|cpu2|activate_sm_cb1~clkctrl_outclk ),
	.datain(\bus|cpu2|sm_cb1|newState[1]~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bus|cpu2|sm_cb1|newState [1]));

// Location: LCCOMB_X3_Y15_N14
cycloneii_lcell_comb \bus|cpu2|Selector19~5 (
// Equation(s):
// \bus|cpu2|Selector19~5_combout  = (\bus|cpu2|Selector19~2_combout  & ((\bus|cpu2|address_reg [0] & (\bus|cpu2|sm_cb2|newState [1])) # (!\bus|cpu2|address_reg [0] & ((\bus|cpu2|sm_cb1|newState [1])))))

	.dataa(\bus|cpu2|Selector19~2_combout ),
	.datab(\bus|cpu2|address_reg [0]),
	.datac(\bus|cpu2|sm_cb2|newState [1]),
	.datad(\bus|cpu2|sm_cb1|newState [1]),
	.cin(gnd),
	.combout(\bus|cpu2|Selector19~5_combout ),
	.cout());
// synopsys translate_off
defparam \bus|cpu2|Selector19~5 .lut_mask = 16'hA280;
defparam \bus|cpu2|Selector19~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y15_N28
cycloneii_lcell_comb \bus|cpu2|Selector19~7 (
// Equation(s):
// \bus|cpu2|Selector19~7_combout  = (\bus|cpu2|Selector19~4_combout ) # ((\bus|cpu2|Selector19~6_combout ) # ((\bus|cpu2|Selector19~3_combout ) # (\bus|cpu2|Selector19~5_combout )))

	.dataa(\bus|cpu2|Selector19~4_combout ),
	.datab(\bus|cpu2|Selector19~6_combout ),
	.datac(\bus|cpu2|Selector19~3_combout ),
	.datad(\bus|cpu2|Selector19~5_combout ),
	.cin(gnd),
	.combout(\bus|cpu2|Selector19~7_combout ),
	.cout());
// synopsys translate_off
defparam \bus|cpu2|Selector19~7 .lut_mask = 16'hFFFE;
defparam \bus|cpu2|Selector19~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X4_Y15_N29
cycloneii_lcell_ff \bus|cpu2|state_cb[1] (
	.clk(\SW~combout [17]),
	.datain(\bus|cpu2|Selector19~7_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bus|cpu2|state_cb [1]));

// Location: LCFF_X4_Y15_N9
cycloneii_lcell_ff \bus|cpu2|cb2|current_state[1] (
	.clk(\bus|cpu2|activate_cb_2~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\bus|cpu2|state_cb [1]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bus|cpu2|write_cb2~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bus|cpu2|cb2|current_state [1]));

// Location: LCCOMB_X1_Y15_N18
cycloneii_lcell_comb \bus|cpu2|Equal1~4 (
// Equation(s):
// \bus|cpu2|Equal1~4_combout  = (\bus|cpu2|Equal1~2_combout  & (\bus|cpu2|address_reg [2] $ (!\bus|cpu2|cb2|current_address [2])))

	.dataa(vcc),
	.datab(\bus|cpu2|address_reg [2]),
	.datac(\bus|cpu2|cb2|current_address [2]),
	.datad(\bus|cpu2|Equal1~2_combout ),
	.cin(gnd),
	.combout(\bus|cpu2|Equal1~4_combout ),
	.cout());
// synopsys translate_off
defparam \bus|cpu2|Equal1~4 .lut_mask = 16'hC300;
defparam \bus|cpu2|Equal1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X3_Y15_N8
cycloneii_lcell_comb \bus|cpu2|sm_cb2|Mux3~0 (
// Equation(s):
// \bus|cpu2|sm_cb2|Mux3~0_combout  = (!\SW~combout [14] & ((\bus|cpu2|cb2|current_state [0] & (!\bus|cpu2|cb2|current_state [1] & !\bus|cpu2|Equal1~4_combout )) # (!\bus|cpu2|cb2|current_state [0] & ((!\bus|cpu2|Equal1~4_combout ) # 
// (!\bus|cpu2|cb2|current_state [1])))))

	.dataa(\SW~combout [14]),
	.datab(\bus|cpu2|cb2|current_state [0]),
	.datac(\bus|cpu2|cb2|current_state [1]),
	.datad(\bus|cpu2|Equal1~4_combout ),
	.cin(gnd),
	.combout(\bus|cpu2|sm_cb2|Mux3~0_combout ),
	.cout());
// synopsys translate_off
defparam \bus|cpu2|sm_cb2|Mux3~0 .lut_mask = 16'h0115;
defparam \bus|cpu2|sm_cb2|Mux3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X3_Y15_N9
cycloneii_lcell_ff \bus|cpu2|sm_cb2|readMiss (
	.clk(\bus|cpu2|activate_sm_cb2~clkctrl_outclk ),
	.datain(\bus|cpu2|sm_cb2|Mux3~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bus|cpu2|sm_cb2|readMiss~regout ));

// Location: LCCOMB_X3_Y15_N24
cycloneii_lcell_comb \bus|cpu2|sm_cb1|Mux3~0 (
// Equation(s):
// \bus|cpu2|sm_cb1|Mux3~0_combout  = (!\SW~combout [14] & ((\bus|cpu2|cb1|current_state [0] & (!\bus|cpu2|cb1|current_state [1] & !\bus|cpu2|Equal0~4_combout )) # (!\bus|cpu2|cb1|current_state [0] & ((!\bus|cpu2|Equal0~4_combout ) # 
// (!\bus|cpu2|cb1|current_state [1])))))

	.dataa(\SW~combout [14]),
	.datab(\bus|cpu2|cb1|current_state [0]),
	.datac(\bus|cpu2|cb1|current_state [1]),
	.datad(\bus|cpu2|Equal0~4_combout ),
	.cin(gnd),
	.combout(\bus|cpu2|sm_cb1|Mux3~0_combout ),
	.cout());
// synopsys translate_off
defparam \bus|cpu2|sm_cb1|Mux3~0 .lut_mask = 16'h0115;
defparam \bus|cpu2|sm_cb1|Mux3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X3_Y15_N25
cycloneii_lcell_ff \bus|cpu2|sm_cb1|readMiss (
	.clk(\bus|cpu2|activate_sm_cb1~clkctrl_outclk ),
	.datain(\bus|cpu2|sm_cb1|Mux3~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bus|cpu2|sm_cb1|readMiss~regout ));

// Location: LCCOMB_X3_Y15_N10
cycloneii_lcell_comb \bus|cpu2|sm_cb2|Mux0~3 (
// Equation(s):
// \bus|cpu2|sm_cb2|Mux0~3_combout  = (\SW~combout [14] & ((\bus|cpu2|cb2|current_state [0] & (!\bus|cpu2|cb2|current_state [1] & !\bus|cpu2|Equal1~4_combout )) # (!\bus|cpu2|cb2|current_state [0] & ((!\bus|cpu2|Equal1~4_combout ) # 
// (!\bus|cpu2|cb2|current_state [1])))))

	.dataa(\SW~combout [14]),
	.datab(\bus|cpu2|cb2|current_state [0]),
	.datac(\bus|cpu2|cb2|current_state [1]),
	.datad(\bus|cpu2|Equal1~4_combout ),
	.cin(gnd),
	.combout(\bus|cpu2|sm_cb2|Mux0~3_combout ),
	.cout());
// synopsys translate_off
defparam \bus|cpu2|sm_cb2|Mux0~3 .lut_mask = 16'h022A;
defparam \bus|cpu2|sm_cb2|Mux0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X3_Y15_N11
cycloneii_lcell_ff \bus|cpu2|sm_cb2|writeMiss (
	.clk(\bus|cpu2|activate_sm_cb2~clkctrl_outclk ),
	.datain(\bus|cpu2|sm_cb2|Mux0~3_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bus|cpu2|sm_cb2|writeMiss~regout ));

// Location: LCCOMB_X3_Y15_N16
cycloneii_lcell_comb \bus|cpu2|Selector5~0 (
// Equation(s):
// \bus|cpu2|Selector5~0_combout  = (!\bus|cpu2|sm_cb1|writeMiss~regout  & (!\bus|cpu2|sm_cb2|readMiss~regout  & (!\bus|cpu2|sm_cb1|readMiss~regout  & !\bus|cpu2|sm_cb2|writeMiss~regout )))

	.dataa(\bus|cpu2|sm_cb1|writeMiss~regout ),
	.datab(\bus|cpu2|sm_cb2|readMiss~regout ),
	.datac(\bus|cpu2|sm_cb1|readMiss~regout ),
	.datad(\bus|cpu2|sm_cb2|writeMiss~regout ),
	.cin(gnd),
	.combout(\bus|cpu2|Selector5~0_combout ),
	.cout());
// synopsys translate_off
defparam \bus|cpu2|Selector5~0 .lut_mask = 16'h0001;
defparam \bus|cpu2|Selector5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X3_Y15_N30
cycloneii_lcell_comb \bus|cpu2|Selector4~0 (
// Equation(s):
// \bus|cpu2|Selector4~0_combout  = (\bus|cpu2|state.01~regout  & (!\bus|cpu2|sm_cb2|invalidate~regout  & (\bus|cpu2|Selector5~0_combout  & !\bus|cpu2|sm_cb1|invalidate~regout )))

	.dataa(\bus|cpu2|state.01~regout ),
	.datab(\bus|cpu2|sm_cb2|invalidate~regout ),
	.datac(\bus|cpu2|Selector5~0_combout ),
	.datad(\bus|cpu2|sm_cb1|invalidate~regout ),
	.cin(gnd),
	.combout(\bus|cpu2|Selector4~0_combout ),
	.cout());
// synopsys translate_off
defparam \bus|cpu2|Selector4~0 .lut_mask = 16'h0020;
defparam \bus|cpu2|Selector4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X3_Y15_N22
cycloneii_lcell_comb \bus|cpu2|Selector3~0 (
// Equation(s):
// \bus|cpu2|Selector3~0_combout  = (\bus|cpu2|state.01~regout  & ((\bus|cpu2|sm_cb1|readMiss~regout ) # (\bus|cpu2|sm_cb2|readMiss~regout )))

	.dataa(\bus|cpu2|sm_cb1|readMiss~regout ),
	.datab(\bus|cpu2|sm_cb2|readMiss~regout ),
	.datac(vcc),
	.datad(\bus|cpu2|state.01~regout ),
	.cin(gnd),
	.combout(\bus|cpu2|Selector3~0_combout ),
	.cout());
// synopsys translate_off
defparam \bus|cpu2|Selector3~0 .lut_mask = 16'hEE00;
defparam \bus|cpu2|Selector3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y14_N8
cycloneii_lcell_comb \bus|cpu2|Selector3~1 (
// Equation(s):
// \bus|cpu2|Selector3~1_combout  = (\bus|cpu2|Selector3~0_combout ) # ((\bus|cpu2|bus_out [9] & ((\bus|cpu2|state.10~regout ) # (\bus|cpu2|Selector4~0_combout ))))

	.dataa(\bus|cpu2|state.10~regout ),
	.datab(\bus|cpu2|Selector4~0_combout ),
	.datac(\bus|cpu2|bus_out [9]),
	.datad(\bus|cpu2|Selector3~0_combout ),
	.cin(gnd),
	.combout(\bus|cpu2|Selector3~1_combout ),
	.cout());
// synopsys translate_off
defparam \bus|cpu2|Selector3~1 .lut_mask = 16'hFFE0;
defparam \bus|cpu2|Selector3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X1_Y14_N9
cycloneii_lcell_ff \bus|cpu2|bus_out[9] (
	.clk(\SW~combout [17]),
	.datain(\bus|cpu2|Selector3~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bus|cpu2|bus_out [9]));

// Location: LCCOMB_X4_Y12_N8
cycloneii_lcell_comb \bus|bus_in_cpu1~6 (
// Equation(s):
// \bus|bus_in_cpu1~6_combout  = (!\bus|state.01~regout  & \bus|cpu2|bus_out [9])

	.dataa(vcc),
	.datab(vcc),
	.datac(\bus|state.01~regout ),
	.datad(\bus|cpu2|bus_out [9]),
	.cin(gnd),
	.combout(\bus|bus_in_cpu1~6_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bus_in_cpu1~6 .lut_mask = 16'h0F00;
defparam \bus|bus_in_cpu1~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X4_Y12_N9
cycloneii_lcell_ff \bus|bus_in_cpu1[9] (
	.clk(\SW~combout [17]),
	.datain(\bus|bus_in_cpu1~6_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bus|bus_in_cpu1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bus|bus_in_cpu1 [9]));

// Location: LCCOMB_X6_Y15_N2
cycloneii_lcell_comb \bus|cpu2|Selector5~3 (
// Equation(s):
// \bus|cpu2|Selector5~3_combout  = (\bus|cpu2|Selector5~2_combout ) # ((\bus|cpu2|Selector5~1_combout  & (!\bus|cpu2|Equal2~1_combout  & \bus|cpu2|Equal4~1_combout )))

	.dataa(\bus|cpu2|Selector5~2_combout ),
	.datab(\bus|cpu2|Selector5~1_combout ),
	.datac(\bus|cpu2|Equal2~1_combout ),
	.datad(\bus|cpu2|Equal4~1_combout ),
	.cin(gnd),
	.combout(\bus|cpu2|Selector5~3_combout ),
	.cout());
// synopsys translate_off
defparam \bus|cpu2|Selector5~3 .lut_mask = 16'hAEAA;
defparam \bus|cpu2|Selector5~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y15_N24
cycloneii_lcell_comb \bus|cpu2|Selector5~4 (
// Equation(s):
// \bus|cpu2|Selector5~4_combout  = (\bus|cpu2|Selector5~3_combout ) # ((\bus|cpu2|state.01~regout  & ((\bus|cpu2|sm_cb1|invalidate~regout ) # (\bus|cpu2|sm_cb2|invalidate~regout ))))

	.dataa(\bus|cpu2|state.01~regout ),
	.datab(\bus|cpu2|sm_cb1|invalidate~regout ),
	.datac(\bus|cpu2|sm_cb2|invalidate~regout ),
	.datad(\bus|cpu2|Selector5~3_combout ),
	.cin(gnd),
	.combout(\bus|cpu2|Selector5~4_combout ),
	.cout());
// synopsys translate_off
defparam \bus|cpu2|Selector5~4 .lut_mask = 16'hFFA8;
defparam \bus|cpu2|Selector5~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X7_Y15_N25
cycloneii_lcell_ff \bus|cpu2|bus_out[7] (
	.clk(\SW~combout [17]),
	.datain(\bus|cpu2|Selector5~4_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bus|cpu2|bus_out [7]));

// Location: LCCOMB_X4_Y12_N24
cycloneii_lcell_comb \bus|bus_in_cpu1~4 (
// Equation(s):
// \bus|bus_in_cpu1~4_combout  = (!\bus|state.01~regout  & \bus|cpu2|bus_out [7])

	.dataa(vcc),
	.datab(vcc),
	.datac(\bus|state.01~regout ),
	.datad(\bus|cpu2|bus_out [7]),
	.cin(gnd),
	.combout(\bus|bus_in_cpu1~4_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bus_in_cpu1~4 .lut_mask = 16'h0F00;
defparam \bus|bus_in_cpu1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X4_Y12_N25
cycloneii_lcell_ff \bus|bus_in_cpu1[7] (
	.clk(\SW~combout [17]),
	.datain(\bus|bus_in_cpu1~4_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bus|bus_in_cpu1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bus|bus_in_cpu1 [7]));

// Location: LCCOMB_X8_Y12_N4
cycloneii_lcell_comb \bus|cpu1|always0~0 (
// Equation(s):
// \bus|cpu1|always0~0_combout  = (\bus|bus_in_cpu1 [9]) # ((\bus|bus_in_cpu1 [7]) # (\bus|bus_in_cpu1 [8]))

	.dataa(vcc),
	.datab(\bus|bus_in_cpu1 [9]),
	.datac(\bus|bus_in_cpu1 [7]),
	.datad(\bus|bus_in_cpu1 [8]),
	.cin(gnd),
	.combout(\bus|cpu1|always0~0_combout ),
	.cout());
// synopsys translate_off
defparam \bus|cpu1|always0~0 .lut_mask = 16'hFFFC;
defparam \bus|cpu1|always0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y13_N26
cycloneii_lcell_comb \bus|cpu1|Selector15~4 (
// Equation(s):
// \bus|cpu1|Selector15~4_combout  = ((\bus|cpu1|Selector15~3_combout  & \bus|cpu1|Equal2~1_combout )) # (!\bus|cpu1|always0~0_combout )

	.dataa(vcc),
	.datab(\bus|cpu1|always0~0_combout ),
	.datac(\bus|cpu1|Selector15~3_combout ),
	.datad(\bus|cpu1|Equal2~1_combout ),
	.cin(gnd),
	.combout(\bus|cpu1|Selector15~4_combout ),
	.cout());
// synopsys translate_off
defparam \bus|cpu1|Selector15~4 .lut_mask = 16'hF333;
defparam \bus|cpu1|Selector15~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y13_N16
cycloneii_lcell_comb \bus|cpu1|Selector13~1 (
// Equation(s):
// \bus|cpu1|Selector13~1_combout  = (\bus|cpu1|Selector13~0_combout  & (!\bus|cpu1|Selector15~4_combout  & ((\bus|cpu1|Equal2~1_combout ) # (\bus|cpu1|Selector14~0_combout ))))

	.dataa(\bus|cpu1|Selector13~0_combout ),
	.datab(\bus|cpu1|Equal2~1_combout ),
	.datac(\bus|cpu1|Selector14~0_combout ),
	.datad(\bus|cpu1|Selector15~4_combout ),
	.cin(gnd),
	.combout(\bus|cpu1|Selector13~1_combout ),
	.cout());
// synopsys translate_off
defparam \bus|cpu1|Selector13~1 .lut_mask = 16'h00A8;
defparam \bus|cpu1|Selector13~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y12_N24
cycloneii_lcell_comb \bus|cpu1|Selector15~1 (
// Equation(s):
// \bus|cpu1|Selector15~1_combout  = (\bus|cpu1|state.10~regout ) # ((\bus|cpu1|state.11~regout  & ((\bus|cpu1|instruction_reg~regout ) # (\bus|bus_in_cpu1 [10]))))

	.dataa(\bus|cpu1|instruction_reg~regout ),
	.datab(\bus|cpu1|state.10~regout ),
	.datac(\bus|cpu1|state.11~regout ),
	.datad(\bus|bus_in_cpu1 [10]),
	.cin(gnd),
	.combout(\bus|cpu1|Selector15~1_combout ),
	.cout());
// synopsys translate_off
defparam \bus|cpu1|Selector15~1 .lut_mask = 16'hFCEC;
defparam \bus|cpu1|Selector15~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y12_N28
cycloneii_lcell_comb \bus|cpu1|Selector15~6 (
// Equation(s):
// \bus|cpu1|Selector15~6_combout  = (\bus|cpu1|Selector15~5_combout ) # ((!\bus|cpu1|Selector15~1_combout  & (\bus|cpu1|state.01~regout  & !\bus|cpu1|always0~1_combout )))

	.dataa(\bus|cpu1|Selector15~5_combout ),
	.datab(\bus|cpu1|Selector15~1_combout ),
	.datac(\bus|cpu1|state.01~regout ),
	.datad(\bus|cpu1|always0~1_combout ),
	.cin(gnd),
	.combout(\bus|cpu1|Selector15~6_combout ),
	.cout());
// synopsys translate_off
defparam \bus|cpu1|Selector15~6 .lut_mask = 16'hAABA;
defparam \bus|cpu1|Selector15~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y12_N28
cycloneii_lcell_comb \bus|cpu1|Selector15~8 (
// Equation(s):
// \bus|cpu1|Selector15~8_combout  = (\bus|cpu1|Selector13~1_combout  & (((\bus|cpu1|Selector15~6_combout ) # (!\bus|cpu1|state.00~regout )))) # (!\bus|cpu1|Selector13~1_combout  & (\bus|cpu1|Selector15~7_combout  & ((\bus|cpu1|Selector15~6_combout ))))

	.dataa(\bus|cpu1|Selector15~7_combout ),
	.datab(\bus|cpu1|state.00~regout ),
	.datac(\bus|cpu1|Selector13~1_combout ),
	.datad(\bus|cpu1|Selector15~6_combout ),
	.cin(gnd),
	.combout(\bus|cpu1|Selector15~8_combout ),
	.cout());
// synopsys translate_off
defparam \bus|cpu1|Selector15~8 .lut_mask = 16'hFA30;
defparam \bus|cpu1|Selector15~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X7_Y12_N29
cycloneii_lcell_ff \bus|cpu1|state.10 (
	.clk(\SW~combout [17]),
	.datain(\bus|cpu1|Selector15~8_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bus|cpu1|state.10~regout ));

// Location: LCCOMB_X6_Y12_N22
cycloneii_lcell_comb \bus|cpu1|Selector2~3 (
// Equation(s):
// \bus|cpu1|Selector2~3_combout  = (\bus|cpu1|state.01~regout  & (((\bus|cpu1|bus_out [10]) # (\bus|cpu1|always0~1_combout )))) # (!\bus|cpu1|state.01~regout  & (\bus|cpu1|state.10~regout  & (\bus|cpu1|bus_out [10])))

	.dataa(\bus|cpu1|state.01~regout ),
	.datab(\bus|cpu1|state.10~regout ),
	.datac(\bus|cpu1|bus_out [10]),
	.datad(\bus|cpu1|always0~1_combout ),
	.cin(gnd),
	.combout(\bus|cpu1|Selector2~3_combout ),
	.cout());
// synopsys translate_off
defparam \bus|cpu1|Selector2~3 .lut_mask = 16'hEAE0;
defparam \bus|cpu1|Selector2~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X6_Y12_N23
cycloneii_lcell_ff \bus|cpu1|bus_out[10] (
	.clk(\SW~combout [17]),
	.datain(\bus|cpu1|Selector2~3_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bus|cpu1|bus_out [10]));

// Location: LCCOMB_X5_Y12_N12
cycloneii_lcell_comb \bus|bus_in_cpu2~0 (
// Equation(s):
// \bus|bus_in_cpu2~0_combout  = (\bus|cpu1|bus_out [10]) # (\bus|state.10~regout )

	.dataa(vcc),
	.datab(\bus|cpu1|bus_out [10]),
	.datac(vcc),
	.datad(\bus|state.10~regout ),
	.cin(gnd),
	.combout(\bus|bus_in_cpu2~0_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bus_in_cpu2~0 .lut_mask = 16'hFFCC;
defparam \bus|bus_in_cpu2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X5_Y12_N21
cycloneii_lcell_ff \bus|bus_in_cpu2[10] (
	.clk(\SW~combout [17]),
	.datain(\bus|bus_in_cpu2[10]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bus|bus_in_cpu2~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bus|bus_in_cpu2 [10]));

// Location: LCCOMB_X4_Y16_N30
cycloneii_lcell_comb \bus|cpu2|Selector16~0 (
// Equation(s):
// \bus|cpu2|Selector16~0_combout  = (!\bus|cpu2|instruction_reg~regout  & (\bus|cpu2|state.11~regout  & !\bus|bus_in_cpu2 [10]))

	.dataa(vcc),
	.datab(\bus|cpu2|instruction_reg~regout ),
	.datac(\bus|cpu2|state.11~regout ),
	.datad(\bus|bus_in_cpu2 [10]),
	.cin(gnd),
	.combout(\bus|cpu2|Selector16~0_combout ),
	.cout());
// synopsys translate_off
defparam \bus|cpu2|Selector16~0 .lut_mask = 16'h0030;
defparam \bus|cpu2|Selector16~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y16_N26
cycloneii_lcell_comb \bus|cpu2|Selector20~4 (
// Equation(s):
// \bus|cpu2|Selector20~4_combout  = (\bus|cpu2|state_cb [0] & ((\bus|cpu2|state.10~regout ) # (\bus|cpu2|Selector16~0_combout )))

	.dataa(vcc),
	.datab(\bus|cpu2|state.10~regout ),
	.datac(\bus|cpu2|state_cb [0]),
	.datad(\bus|cpu2|Selector16~0_combout ),
	.cin(gnd),
	.combout(\bus|cpu2|Selector20~4_combout ),
	.cout());
// synopsys translate_off
defparam \bus|cpu2|Selector20~4 .lut_mask = 16'hF0C0;
defparam \bus|cpu2|Selector20~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y16_N24
cycloneii_lcell_comb \bus|cpu2|Selector20~2 (
// Equation(s):
// \bus|cpu2|Selector20~2_combout  = (\bus|cpu2|state.01~regout  & (\bus|cpu2|state_cb [0] & ((\bus|cpu2|always0~1_combout ) # (!\bus|cpu2|instruction_reg~regout ))))

	.dataa(\bus|cpu2|always0~1_combout ),
	.datab(\bus|cpu2|state.01~regout ),
	.datac(\bus|cpu2|state_cb [0]),
	.datad(\bus|cpu2|instruction_reg~regout ),
	.cin(gnd),
	.combout(\bus|cpu2|Selector20~2_combout ),
	.cout());
// synopsys translate_off
defparam \bus|cpu2|Selector20~2 .lut_mask = 16'h80C0;
defparam \bus|cpu2|Selector20~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y15_N0
cycloneii_lcell_comb \bus|cpu2|state_cb~0 (
// Equation(s):
// \bus|cpu2|state_cb~0_combout  = (\bus|cpu2|always0~0_combout  & ((\bus|cpu2|Selector28~0_combout ) # ((\bus|cpu2|Equal2~1_combout  & !\bus|cpu2|Selector15~3_combout ))))

	.dataa(\bus|cpu2|always0~0_combout ),
	.datab(\bus|cpu2|Equal2~1_combout ),
	.datac(\bus|cpu2|Selector15~3_combout ),
	.datad(\bus|cpu2|Selector28~0_combout ),
	.cin(gnd),
	.combout(\bus|cpu2|state_cb~0_combout ),
	.cout());
// synopsys translate_off
defparam \bus|cpu2|state_cb~0 .lut_mask = 16'hAA08;
defparam \bus|cpu2|state_cb~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y16_N6
cycloneii_lcell_comb \bus|cpu2|Selector20~1 (
// Equation(s):
// \bus|cpu2|Selector20~1_combout  = (\bus|cpu2|state_cb~0_combout  & (\bus|cpu2|Selector20~0_combout )) # (!\bus|cpu2|state_cb~0_combout  & (((!\bus|cpu2|state.00~regout  & \bus|cpu2|state_cb [0]))))

	.dataa(\bus|cpu2|Selector20~0_combout ),
	.datab(\bus|cpu2|state.00~regout ),
	.datac(\bus|cpu2|state_cb [0]),
	.datad(\bus|cpu2|state_cb~0_combout ),
	.cin(gnd),
	.combout(\bus|cpu2|Selector20~1_combout ),
	.cout());
// synopsys translate_off
defparam \bus|cpu2|Selector20~1 .lut_mask = 16'hAA30;
defparam \bus|cpu2|Selector20~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y16_N4
cycloneii_lcell_comb \bus|cpu2|Selector20~5 (
// Equation(s):
// \bus|cpu2|Selector20~5_combout  = (\bus|cpu2|Selector20~3_combout ) # ((\bus|cpu2|Selector20~4_combout ) # ((\bus|cpu2|Selector20~2_combout ) # (\bus|cpu2|Selector20~1_combout )))

	.dataa(\bus|cpu2|Selector20~3_combout ),
	.datab(\bus|cpu2|Selector20~4_combout ),
	.datac(\bus|cpu2|Selector20~2_combout ),
	.datad(\bus|cpu2|Selector20~1_combout ),
	.cin(gnd),
	.combout(\bus|cpu2|Selector20~5_combout ),
	.cout());
// synopsys translate_off
defparam \bus|cpu2|Selector20~5 .lut_mask = 16'hFFFE;
defparam \bus|cpu2|Selector20~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X4_Y16_N5
cycloneii_lcell_ff \bus|cpu2|state_cb[0] (
	.clk(\SW~combout [17]),
	.datain(\bus|cpu2|Selector20~5_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bus|cpu2|state_cb [0]));

// Location: LCFF_X4_Y15_N25
cycloneii_lcell_ff \bus|cpu2|cb2|current_state[0] (
	.clk(\bus|cpu2|activate_cb_2~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\bus|cpu2|state_cb [0]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bus|cpu2|write_cb2~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bus|cpu2|cb2|current_state [0]));

// Location: LCCOMB_X1_Y15_N8
cycloneii_lcell_comb \bus|cpu2|sm_cb2|invalidate~0 (
// Equation(s):
// \bus|cpu2|sm_cb2|invalidate~0_combout  = (!\bus|cpu2|cb2|current_state [1] & (\bus|cpu2|cb2|current_state [0] & (\SW~combout [14] & \bus|cpu2|Equal1~4_combout )))

	.dataa(\bus|cpu2|cb2|current_state [1]),
	.datab(\bus|cpu2|cb2|current_state [0]),
	.datac(\SW~combout [14]),
	.datad(\bus|cpu2|Equal1~4_combout ),
	.cin(gnd),
	.combout(\bus|cpu2|sm_cb2|invalidate~0_combout ),
	.cout());
// synopsys translate_off
defparam \bus|cpu2|sm_cb2|invalidate~0 .lut_mask = 16'h4000;
defparam \bus|cpu2|sm_cb2|invalidate~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X3_Y15_N23
cycloneii_lcell_ff \bus|cpu2|sm_cb2|invalidate (
	.clk(\bus|cpu2|activate_sm_cb2~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\bus|cpu2|sm_cb2|invalidate~0_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bus|cpu2|sm_cb2|invalidate~regout ));

// Location: LCCOMB_X3_Y16_N0
cycloneii_lcell_comb \bus|cpu2|bus_out[5]~0 (
// Equation(s):
// \bus|cpu2|bus_out[5]~0_combout  = (\bus|cpu2|sm_cb1|invalidate~regout ) # ((\bus|cpu2|sm_cb2|invalidate~regout ) # (!\bus|cpu2|state.01~regout ))

	.dataa(\bus|cpu2|sm_cb1|invalidate~regout ),
	.datab(\bus|cpu2|state.01~regout ),
	.datac(vcc),
	.datad(\bus|cpu2|sm_cb2|invalidate~regout ),
	.cin(gnd),
	.combout(\bus|cpu2|bus_out[5]~0_combout ),
	.cout());
// synopsys translate_off
defparam \bus|cpu2|bus_out[5]~0 .lut_mask = 16'hFFBB;
defparam \bus|cpu2|bus_out[5]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y15_N24
cycloneii_lcell_comb \bus|cpu2|Selector6~0 (
// Equation(s):
// \bus|cpu2|Selector6~0_combout  = (\bus|cpu2|bus_out[5]~4_combout  & (\bus|cpu2|cb1|current_address [2])) # (!\bus|cpu2|bus_out[5]~4_combout  & ((\bus|cpu2|cb2|current_address [2])))

	.dataa(\bus|cpu2|cb1|current_address [2]),
	.datab(\bus|cpu2|cb2|current_address [2]),
	.datac(vcc),
	.datad(\bus|cpu2|bus_out[5]~4_combout ),
	.cin(gnd),
	.combout(\bus|cpu2|Selector6~0_combout ),
	.cout());
// synopsys translate_off
defparam \bus|cpu2|Selector6~0 .lut_mask = 16'hAACC;
defparam \bus|cpu2|Selector6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X3_Y16_N20
cycloneii_lcell_comb \bus|cpu2|Selector6~1 (
// Equation(s):
// \bus|cpu2|Selector6~1_combout  = (\bus|cpu2|address_reg [2] & (((\bus|cpu2|Selector6~0_combout  & \bus|cpu2|Selector8~0_combout )) # (!\bus|cpu2|bus_out[5]~0_combout ))) # (!\bus|cpu2|address_reg [2] & (((\bus|cpu2|Selector6~0_combout  & 
// \bus|cpu2|Selector8~0_combout ))))

	.dataa(\bus|cpu2|address_reg [2]),
	.datab(\bus|cpu2|bus_out[5]~0_combout ),
	.datac(\bus|cpu2|Selector6~0_combout ),
	.datad(\bus|cpu2|Selector8~0_combout ),
	.cin(gnd),
	.combout(\bus|cpu2|Selector6~1_combout ),
	.cout());
// synopsys translate_off
defparam \bus|cpu2|Selector6~1 .lut_mask = 16'hF222;
defparam \bus|cpu2|Selector6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X3_Y16_N21
cycloneii_lcell_ff \bus|cpu2|bus_out[6] (
	.clk(\SW~combout [17]),
	.datain(\bus|cpu2|Selector6~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\bus|cpu2|state.11~regout ),
	.sload(gnd),
	.ena(\bus|cpu2|bus_out[5]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bus|cpu2|bus_out [6]));

// Location: LCCOMB_X4_Y12_N26
cycloneii_lcell_comb \bus|bus_in_cpu1~1 (
// Equation(s):
// \bus|bus_in_cpu1~1_combout  = (\bus|state.01~regout  & (\bus|memory_address [2])) # (!\bus|state.01~regout  & ((\bus|cpu2|bus_out [6])))

	.dataa(\bus|state.01~regout ),
	.datab(vcc),
	.datac(\bus|memory_address [2]),
	.datad(\bus|cpu2|bus_out [6]),
	.cin(gnd),
	.combout(\bus|bus_in_cpu1~1_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bus_in_cpu1~1 .lut_mask = 16'hF5A0;
defparam \bus|bus_in_cpu1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X4_Y12_N27
cycloneii_lcell_ff \bus|bus_in_cpu1[6] (
	.clk(\SW~combout [17]),
	.datain(\bus|bus_in_cpu1~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bus|bus_in_cpu1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bus|bus_in_cpu1 [6]));

// Location: LCCOMB_X7_Y13_N4
cycloneii_lcell_comb \bus|cpu1|sm_cb2|Mux0~2 (
// Equation(s):
// \bus|cpu1|sm_cb2|Mux0~2_combout  = \bus|cpu1|cb2|current_state [1] $ (\bus|cpu1|cb2|current_state [0])

	.dataa(\bus|cpu1|cb2|current_state [1]),
	.datab(vcc),
	.datac(vcc),
	.datad(\bus|cpu1|cb2|current_state [0]),
	.cin(gnd),
	.combout(\bus|cpu1|sm_cb2|Mux0~2_combout ),
	.cout());
// synopsys translate_off
defparam \bus|cpu1|sm_cb2|Mux0~2 .lut_mask = 16'h55AA;
defparam \bus|cpu1|sm_cb2|Mux0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y12_N18
cycloneii_lcell_comb \bus|cpu1|sm_bus2|currentState[0]~0 (
// Equation(s):
// \bus|cpu1|sm_bus2|currentState[0]~0_combout  = (\bus|bus_in_cpu1 [8] & ((\bus|cpu1|cb2|current_state [1] $ (!\bus|cpu1|cb2|current_state [0])))) # (!\bus|bus_in_cpu1 [8] & (((\bus|cpu1|cb2|current_state [1]) # (!\bus|cpu1|cb2|current_state [0])) # 
// (!\bus|bus_in_cpu1 [7])))

	.dataa(\bus|bus_in_cpu1 [8]),
	.datab(\bus|bus_in_cpu1 [7]),
	.datac(\bus|cpu1|cb2|current_state [1]),
	.datad(\bus|cpu1|cb2|current_state [0]),
	.cin(gnd),
	.combout(\bus|cpu1|sm_bus2|currentState[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \bus|cpu1|sm_bus2|currentState[0]~0 .lut_mask = 16'hF15F;
defparam \bus|cpu1|sm_bus2|currentState[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y12_N0
cycloneii_lcell_comb \bus|cpu1|sm_bus2|currentState[0]~1 (
// Equation(s):
// \bus|cpu1|sm_bus2|currentState[0]~1_combout  = (\bus|bus_in_cpu1 [9] & ((\bus|cpu1|sm_cb2|Mux0~2_combout ) # ((\bus|cpu1|sm_bus2|currentState [0] & \bus|cpu1|sm_bus2|currentState[0]~0_combout )))) # (!\bus|bus_in_cpu1 [9] & 
// (((\bus|cpu1|sm_bus2|currentState [0] & \bus|cpu1|sm_bus2|currentState[0]~0_combout ))))

	.dataa(\bus|bus_in_cpu1 [9]),
	.datab(\bus|cpu1|sm_cb2|Mux0~2_combout ),
	.datac(\bus|cpu1|sm_bus2|currentState [0]),
	.datad(\bus|cpu1|sm_bus2|currentState[0]~0_combout ),
	.cin(gnd),
	.combout(\bus|cpu1|sm_bus2|currentState[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \bus|cpu1|sm_bus2|currentState[0]~1 .lut_mask = 16'hF888;
defparam \bus|cpu1|sm_bus2|currentState[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X7_Y12_N1
cycloneii_lcell_ff \bus|cpu1|sm_bus2|currentState[0] (
	.clk(\SW~combout [17]),
	.datain(\bus|cpu1|sm_bus2|currentState[0]~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bus|cpu1|sm_bus2|currentState [0]));

// Location: LCCOMB_X7_Y13_N8
cycloneii_lcell_comb \bus|cpu1|Selector15~2 (
// Equation(s):
// \bus|cpu1|Selector15~2_combout  = (!\bus|cpu1|cb2|current_state [1] & (\bus|cpu1|sm_bus2|currentState [0] $ (!\bus|cpu1|cb2|current_state [0])))

	.dataa(vcc),
	.datab(\bus|cpu1|sm_bus2|currentState [0]),
	.datac(\bus|cpu1|cb2|current_state [1]),
	.datad(\bus|cpu1|cb2|current_state [0]),
	.cin(gnd),
	.combout(\bus|cpu1|Selector15~2_combout ),
	.cout());
// synopsys translate_off
defparam \bus|cpu1|Selector15~2 .lut_mask = 16'h0C03;
defparam \bus|cpu1|Selector15~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y13_N30
cycloneii_lcell_comb \bus|cpu1|Selector14~0 (
// Equation(s):
// \bus|cpu1|Selector14~0_combout  = (!\bus|cpu1|Selector15~2_combout  & (!\bus|cpu1|Equal4~0_combout  & (\bus|cpu1|cb2|current_address [2] $ (!\bus|bus_in_cpu1 [6]))))

	.dataa(\bus|cpu1|cb2|current_address [2]),
	.datab(\bus|bus_in_cpu1 [6]),
	.datac(\bus|cpu1|Selector15~2_combout ),
	.datad(\bus|cpu1|Equal4~0_combout ),
	.cin(gnd),
	.combout(\bus|cpu1|Selector14~0_combout ),
	.cout());
// synopsys translate_off
defparam \bus|cpu1|Selector14~0 .lut_mask = 16'h0009;
defparam \bus|cpu1|Selector14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y13_N12
cycloneii_lcell_comb \bus|cpu1|address_cb[0]~0 (
// Equation(s):
// \bus|cpu1|address_cb[0]~0_combout  = (\bus|cpu1|state.00~regout ) # ((\bus|cpu1|Selector15~4_combout ) # ((!\bus|cpu1|Equal2~1_combout  & !\bus|cpu1|Selector14~0_combout )))

	.dataa(\bus|cpu1|state.00~regout ),
	.datab(\bus|cpu1|Equal2~1_combout ),
	.datac(\bus|cpu1|Selector14~0_combout ),
	.datad(\bus|cpu1|Selector15~4_combout ),
	.cin(gnd),
	.combout(\bus|cpu1|address_cb[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \bus|cpu1|address_cb[0]~0 .lut_mask = 16'hFFAB;
defparam \bus|cpu1|address_cb[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y13_N4
cycloneii_lcell_comb \bus|cpu1|address_cb[0]~1 (
// Equation(s):
// \bus|cpu1|address_cb[0]~1_combout  = (\bus|cpu1|Selector15~0_combout ) # (((\bus|cpu1|instruction_reg~regout  & \bus|cpu1|Selector4~0_combout )) # (!\bus|cpu1|address_cb[0]~0_combout ))

	.dataa(\bus|cpu1|Selector15~0_combout ),
	.datab(\bus|cpu1|instruction_reg~regout ),
	.datac(\bus|cpu1|Selector4~0_combout ),
	.datad(\bus|cpu1|address_cb[0]~0_combout ),
	.cin(gnd),
	.combout(\bus|cpu1|address_cb[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \bus|cpu1|address_cb[0]~1 .lut_mask = 16'hEAFF;
defparam \bus|cpu1|address_cb[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X9_Y13_N29
cycloneii_lcell_ff \bus|cpu1|address_cb[1] (
	.clk(\SW~combout [17]),
	.datain(\bus|cpu1|Selector22~0_combout ),
	.sdata(\bus|cpu1|address_reg [1]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\bus|cpu1|state.00~regout ),
	.ena(\bus|cpu1|address_cb[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bus|cpu1|address_cb [1]));

// Location: LCFF_X8_Y13_N11
cycloneii_lcell_ff \bus|cpu1|cb1|current_address[1] (
	.clk(\bus|cpu1|activate_cb_1~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\bus|cpu1|address_cb [1]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bus|cpu1|write_cb1~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bus|cpu1|cb1|current_address [1]));

// Location: LCCOMB_X8_Y13_N10
cycloneii_lcell_comb \bus|cpu1|Equal0~2 (
// Equation(s):
// \bus|cpu1|Equal0~2_combout  = (\bus|cpu1|cb1|current_address [0] & (\bus|cpu1|address_reg [0] & (\bus|cpu1|cb1|current_address [1] $ (!\bus|cpu1|address_reg [1])))) # (!\bus|cpu1|cb1|current_address [0] & (!\bus|cpu1|address_reg [0] & 
// (\bus|cpu1|cb1|current_address [1] $ (!\bus|cpu1|address_reg [1]))))

	.dataa(\bus|cpu1|cb1|current_address [0]),
	.datab(\bus|cpu1|address_reg [0]),
	.datac(\bus|cpu1|cb1|current_address [1]),
	.datad(\bus|cpu1|address_reg [1]),
	.cin(gnd),
	.combout(\bus|cpu1|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \bus|cpu1|Equal0~2 .lut_mask = 16'h9009;
defparam \bus|cpu1|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y13_N6
cycloneii_lcell_comb \bus|cpu1|Equal0~4 (
// Equation(s):
// \bus|cpu1|Equal0~4_combout  = (\bus|cpu1|Equal0~2_combout  & (\bus|cpu1|address_reg [2] $ (!\bus|cpu1|cb1|current_address [2])))

	.dataa(\bus|cpu1|address_reg [2]),
	.datab(\bus|cpu1|Equal0~2_combout ),
	.datac(vcc),
	.datad(\bus|cpu1|cb1|current_address [2]),
	.cin(gnd),
	.combout(\bus|cpu1|Equal0~4_combout ),
	.cout());
// synopsys translate_off
defparam \bus|cpu1|Equal0~4 .lut_mask = 16'h8844;
defparam \bus|cpu1|Equal0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X5_Y13_N24
cycloneii_lcell_comb \bus|cpu1|sm_cb1|invalidate~0 (
// Equation(s):
// \bus|cpu1|sm_cb1|invalidate~0_combout  = (!\bus|cpu1|cb1|current_state [1] & (\SW~combout [14] & (\bus|cpu1|Equal0~4_combout  & \bus|cpu1|cb1|current_state [0])))

	.dataa(\bus|cpu1|cb1|current_state [1]),
	.datab(\SW~combout [14]),
	.datac(\bus|cpu1|Equal0~4_combout ),
	.datad(\bus|cpu1|cb1|current_state [0]),
	.cin(gnd),
	.combout(\bus|cpu1|sm_cb1|invalidate~0_combout ),
	.cout());
// synopsys translate_off
defparam \bus|cpu1|sm_cb1|invalidate~0 .lut_mask = 16'h4000;
defparam \bus|cpu1|sm_cb1|invalidate~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X5_Y13_N25
cycloneii_lcell_ff \bus|cpu1|sm_cb1|invalidate (
	.clk(\bus|cpu1|activate_sm_cb1~clkctrl_outclk ),
	.datain(\bus|cpu1|sm_cb1|invalidate~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bus|cpu1|sm_cb1|invalidate~regout ));

// Location: LCCOMB_X6_Y12_N18
cycloneii_lcell_comb \bus|cpu1|always0~1 (
// Equation(s):
// \bus|cpu1|always0~1_combout  = (\bus|cpu1|sm_cb2|invalidate~regout ) # ((\bus|cpu1|sm_cb1|invalidate~regout ) # (!\bus|cpu1|Selector5~0_combout ))

	.dataa(vcc),
	.datab(\bus|cpu1|sm_cb2|invalidate~regout ),
	.datac(\bus|cpu1|sm_cb1|invalidate~regout ),
	.datad(\bus|cpu1|Selector5~0_combout ),
	.cin(gnd),
	.combout(\bus|cpu1|always0~1_combout ),
	.cout());
// synopsys translate_off
defparam \bus|cpu1|always0~1 .lut_mask = 16'hFCFF;
defparam \bus|cpu1|always0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y12_N0
cycloneii_lcell_comb \bus|cpu1|Selector16~1 (
// Equation(s):
// \bus|cpu1|Selector16~1_combout  = (\bus|cpu1|Selector16~0_combout ) # ((\bus|cpu1|state.01~regout  & \bus|cpu1|always0~1_combout ))

	.dataa(\bus|cpu1|Selector16~0_combout ),
	.datab(vcc),
	.datac(\bus|cpu1|state.01~regout ),
	.datad(\bus|cpu1|always0~1_combout ),
	.cin(gnd),
	.combout(\bus|cpu1|Selector16~1_combout ),
	.cout());
// synopsys translate_off
defparam \bus|cpu1|Selector16~1 .lut_mask = 16'hFAAA;
defparam \bus|cpu1|Selector16~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X6_Y12_N1
cycloneii_lcell_ff \bus|cpu1|state.11 (
	.clk(\SW~combout [17]),
	.datain(\bus|cpu1|Selector16~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bus|cpu1|state.11~regout ));

// Location: LCCOMB_X7_Y12_N2
cycloneii_lcell_comb \bus|cpu1|Selector15~0 (
// Equation(s):
// \bus|cpu1|Selector15~0_combout  = (\bus|cpu1|state.11~regout  & ((\bus|cpu1|instruction_reg~regout ) # (\bus|bus_in_cpu1 [10])))

	.dataa(vcc),
	.datab(\bus|cpu1|state.11~regout ),
	.datac(\bus|cpu1|instruction_reg~regout ),
	.datad(\bus|bus_in_cpu1 [10]),
	.cin(gnd),
	.combout(\bus|cpu1|Selector15~0_combout ),
	.cout());
// synopsys translate_off
defparam \bus|cpu1|Selector15~0 .lut_mask = 16'hCCC0;
defparam \bus|cpu1|Selector15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y12_N4
cycloneii_lcell_comb \bus|cpu1|Selector13~2 (
// Equation(s):
// \bus|cpu1|Selector13~2_combout  = (!\bus|cpu1|Selector15~1_combout  & (\bus|cpu1|state.01~regout  & ((\bus|cpu1|instruction_reg~regout ) # (\bus|cpu1|always0~1_combout ))))

	.dataa(\bus|cpu1|instruction_reg~regout ),
	.datab(\bus|cpu1|Selector15~1_combout ),
	.datac(\bus|cpu1|state.01~regout ),
	.datad(\bus|cpu1|always0~1_combout ),
	.cin(gnd),
	.combout(\bus|cpu1|Selector13~2_combout ),
	.cout());
// synopsys translate_off
defparam \bus|cpu1|Selector13~2 .lut_mask = 16'h3020;
defparam \bus|cpu1|Selector13~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y12_N14
cycloneii_lcell_comb \bus|cpu1|Selector13~4 (
// Equation(s):
// \bus|cpu1|Selector13~4_combout  = (\bus|cpu1|Selector13~3_combout ) # ((\bus|cpu1|Selector15~0_combout ) # ((\bus|cpu1|Selector13~2_combout ) # (\bus|cpu1|Selector13~1_combout )))

	.dataa(\bus|cpu1|Selector13~3_combout ),
	.datab(\bus|cpu1|Selector15~0_combout ),
	.datac(\bus|cpu1|Selector13~2_combout ),
	.datad(\bus|cpu1|Selector13~1_combout ),
	.cin(gnd),
	.combout(\bus|cpu1|Selector13~4_combout ),
	.cout());
// synopsys translate_off
defparam \bus|cpu1|Selector13~4 .lut_mask = 16'hFFFE;
defparam \bus|cpu1|Selector13~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X7_Y12_N15
cycloneii_lcell_ff \bus|cpu1|state.00 (
	.clk(\SW~combout [17]),
	.datain(\bus|cpu1|Selector13~4_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bus|cpu1|state.00~regout ));

// Location: LCCOMB_X8_Y12_N6
cycloneii_lcell_comb \bus|cpu1|instruction_reg~0 (
// Equation(s):
// \bus|cpu1|instruction_reg~0_combout  = (\SW~combout [16] & !\bus|cpu1|state.00~regout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\SW~combout [16]),
	.datad(\bus|cpu1|state.00~regout ),
	.cin(gnd),
	.combout(\bus|cpu1|instruction_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \bus|cpu1|instruction_reg~0 .lut_mask = 16'h00F0;
defparam \bus|cpu1|instruction_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X6_Y12_N31
cycloneii_lcell_ff \bus|cpu1|instruction_reg (
	.clk(\SW~combout [17]),
	.datain(gnd),
	.sdata(\SW~combout [14]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bus|cpu1|instruction_reg~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bus|cpu1|instruction_reg~regout ));

// Location: LCCOMB_X6_Y12_N14
cycloneii_lcell_comb \bus|cpu1|Selector19~3 (
// Equation(s):
// \bus|cpu1|Selector19~3_combout  = (\bus|cpu1|state_cb [1] & (\bus|cpu1|state.01~regout  & ((\bus|cpu1|always0~1_combout ) # (!\bus|cpu1|instruction_reg~regout ))))

	.dataa(\bus|cpu1|state_cb [1]),
	.datab(\bus|cpu1|instruction_reg~regout ),
	.datac(\bus|cpu1|state.01~regout ),
	.datad(\bus|cpu1|always0~1_combout ),
	.cin(gnd),
	.combout(\bus|cpu1|Selector19~3_combout ),
	.cout());
// synopsys translate_off
defparam \bus|cpu1|Selector19~3 .lut_mask = 16'hA020;
defparam \bus|cpu1|Selector19~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y13_N4
cycloneii_lcell_comb \bus|cpu1|sm_cb2|newState[1]~0 (
// Equation(s):
// \bus|cpu1|sm_cb2|newState[1]~0_combout  = (\bus|cpu1|cb2|current_state [0] & (((\bus|cpu1|sm_cb2|newState [1])))) # (!\bus|cpu1|cb2|current_state [0] & (!\bus|cpu1|Equal1~3_combout  & ((\bus|cpu1|Equal1~2_combout ))))

	.dataa(\bus|cpu1|Equal1~3_combout ),
	.datab(\bus|cpu1|sm_cb2|newState [1]),
	.datac(\bus|cpu1|cb2|current_state [0]),
	.datad(\bus|cpu1|Equal1~2_combout ),
	.cin(gnd),
	.combout(\bus|cpu1|sm_cb2|newState[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \bus|cpu1|sm_cb2|newState[1]~0 .lut_mask = 16'hC5C0;
defparam \bus|cpu1|sm_cb2|newState[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X5_Y13_N18
cycloneii_lcell_comb \bus|cpu1|sm_cb2|newState[1]~1 (
// Equation(s):
// \bus|cpu1|sm_cb2|newState[1]~1_combout  = (\bus|cpu1|cb2|current_state [1] & ((\bus|cpu1|sm_cb2|newState[1]~0_combout ) # ((!\bus|cpu1|cb2|current_state [0] & \SW~combout [14])))) # (!\bus|cpu1|cb2|current_state [1] & (((\SW~combout [14]))))

	.dataa(\bus|cpu1|cb2|current_state [0]),
	.datab(\SW~combout [14]),
	.datac(\bus|cpu1|cb2|current_state [1]),
	.datad(\bus|cpu1|sm_cb2|newState[1]~0_combout ),
	.cin(gnd),
	.combout(\bus|cpu1|sm_cb2|newState[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \bus|cpu1|sm_cb2|newState[1]~1 .lut_mask = 16'hFC4C;
defparam \bus|cpu1|sm_cb2|newState[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X5_Y13_N19
cycloneii_lcell_ff \bus|cpu1|sm_cb2|newState[1] (
	.clk(\bus|cpu1|activate_sm_cb2~clkctrl_outclk ),
	.datain(\bus|cpu1|sm_cb2|newState[1]~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bus|cpu1|sm_cb2|newState [1]));

// Location: LCCOMB_X6_Y12_N24
cycloneii_lcell_comb \bus|cpu1|Selector19~5 (
// Equation(s):
// \bus|cpu1|Selector19~5_combout  = (\bus|cpu1|Selector19~2_combout  & ((\bus|cpu1|address_reg [0] & ((\bus|cpu1|sm_cb2|newState [1]))) # (!\bus|cpu1|address_reg [0] & (\bus|cpu1|sm_cb1|newState [1]))))

	.dataa(\bus|cpu1|sm_cb1|newState [1]),
	.datab(\bus|cpu1|address_reg [0]),
	.datac(\bus|cpu1|sm_cb2|newState [1]),
	.datad(\bus|cpu1|Selector19~2_combout ),
	.cin(gnd),
	.combout(\bus|cpu1|Selector19~5_combout ),
	.cout());
// synopsys translate_off
defparam \bus|cpu1|Selector19~5 .lut_mask = 16'hE200;
defparam \bus|cpu1|Selector19~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y13_N2
cycloneii_lcell_comb \bus|cpu1|Selector19~8 (
// Equation(s):
// \bus|cpu1|Selector19~8_combout  = (\bus|cpu1|Equal2~1_combout  & (((!\bus|cpu1|Selector15~3_combout )))) # (!\bus|cpu1|Equal2~1_combout  & (!\bus|cpu1|Selector15~2_combout  & (!\bus|cpu1|Equal4~1_combout )))

	.dataa(\bus|cpu1|Selector15~2_combout ),
	.datab(\bus|cpu1|Equal4~1_combout ),
	.datac(\bus|cpu1|Selector15~3_combout ),
	.datad(\bus|cpu1|Equal2~1_combout ),
	.cin(gnd),
	.combout(\bus|cpu1|Selector19~8_combout ),
	.cout());
// synopsys translate_off
defparam \bus|cpu1|Selector19~8 .lut_mask = 16'h0F11;
defparam \bus|cpu1|Selector19~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y13_N28
cycloneii_lcell_comb \bus|cpu1|Selector19~4 (
// Equation(s):
// \bus|cpu1|Selector19~4_combout  = (!\bus|cpu1|state.00~regout  & (\bus|cpu1|state_cb [1] & ((!\bus|cpu1|Selector19~8_combout ) # (!\bus|cpu1|always0~0_combout ))))

	.dataa(\bus|cpu1|state.00~regout ),
	.datab(\bus|cpu1|always0~0_combout ),
	.datac(\bus|cpu1|state_cb [1]),
	.datad(\bus|cpu1|Selector19~8_combout ),
	.cin(gnd),
	.combout(\bus|cpu1|Selector19~4_combout ),
	.cout());
// synopsys translate_off
defparam \bus|cpu1|Selector19~4 .lut_mask = 16'h1050;
defparam \bus|cpu1|Selector19~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y12_N6
cycloneii_lcell_comb \bus|cpu1|Selector19~7 (
// Equation(s):
// \bus|cpu1|Selector19~7_combout  = (\bus|cpu1|Selector19~6_combout ) # ((\bus|cpu1|Selector19~3_combout ) # ((\bus|cpu1|Selector19~5_combout ) # (\bus|cpu1|Selector19~4_combout )))

	.dataa(\bus|cpu1|Selector19~6_combout ),
	.datab(\bus|cpu1|Selector19~3_combout ),
	.datac(\bus|cpu1|Selector19~5_combout ),
	.datad(\bus|cpu1|Selector19~4_combout ),
	.cin(gnd),
	.combout(\bus|cpu1|Selector19~7_combout ),
	.cout());
// synopsys translate_off
defparam \bus|cpu1|Selector19~7 .lut_mask = 16'hFFFE;
defparam \bus|cpu1|Selector19~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X6_Y12_N7
cycloneii_lcell_ff \bus|cpu1|state_cb[1] (
	.clk(\SW~combout [17]),
	.datain(\bus|cpu1|Selector19~7_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bus|cpu1|state_cb [1]));

// Location: LCFF_X7_Y13_N21
cycloneii_lcell_ff \bus|cpu1|cb2|current_state[1] (
	.clk(\bus|cpu1|activate_cb_2~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\bus|cpu1|state_cb [1]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bus|cpu1|write_cb2~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bus|cpu1|cb2|current_state [1]));

// Location: LCCOMB_X5_Y13_N2
cycloneii_lcell_comb \bus|cpu1|sm_cb2|invalidate~0 (
// Equation(s):
// \bus|cpu1|sm_cb2|invalidate~0_combout  = (\bus|cpu1|cb2|current_state [0] & (\SW~combout [14] & (!\bus|cpu1|cb2|current_state [1] & \bus|cpu1|Equal1~4_combout )))

	.dataa(\bus|cpu1|cb2|current_state [0]),
	.datab(\SW~combout [14]),
	.datac(\bus|cpu1|cb2|current_state [1]),
	.datad(\bus|cpu1|Equal1~4_combout ),
	.cin(gnd),
	.combout(\bus|cpu1|sm_cb2|invalidate~0_combout ),
	.cout());
// synopsys translate_off
defparam \bus|cpu1|sm_cb2|invalidate~0 .lut_mask = 16'h0800;
defparam \bus|cpu1|sm_cb2|invalidate~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X5_Y13_N3
cycloneii_lcell_ff \bus|cpu1|sm_cb2|invalidate (
	.clk(\bus|cpu1|activate_sm_cb2~clkctrl_outclk ),
	.datain(\bus|cpu1|sm_cb2|invalidate~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bus|cpu1|sm_cb2|invalidate~regout ));

// Location: LCCOMB_X5_Y13_N14
cycloneii_lcell_comb \bus|cpu1|Selector4~0 (
// Equation(s):
// \bus|cpu1|Selector4~0_combout  = (\bus|cpu1|state.01~regout  & (!\bus|cpu1|sm_cb2|invalidate~regout  & (\bus|cpu1|Selector5~0_combout  & !\bus|cpu1|sm_cb1|invalidate~regout )))

	.dataa(\bus|cpu1|state.01~regout ),
	.datab(\bus|cpu1|sm_cb2|invalidate~regout ),
	.datac(\bus|cpu1|Selector5~0_combout ),
	.datad(\bus|cpu1|sm_cb1|invalidate~regout ),
	.cin(gnd),
	.combout(\bus|cpu1|Selector4~0_combout ),
	.cout());
// synopsys translate_off
defparam \bus|cpu1|Selector4~0 .lut_mask = 16'h0020;
defparam \bus|cpu1|Selector4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X5_Y13_N30
cycloneii_lcell_comb \bus|cpu1|Selector3~0 (
// Equation(s):
// \bus|cpu1|Selector3~0_combout  = (\bus|cpu1|state.01~regout  & ((\bus|cpu1|sm_cb1|readMiss~regout ) # (\bus|cpu1|sm_cb2|readMiss~regout )))

	.dataa(\bus|cpu1|state.01~regout ),
	.datab(vcc),
	.datac(\bus|cpu1|sm_cb1|readMiss~regout ),
	.datad(\bus|cpu1|sm_cb2|readMiss~regout ),
	.cin(gnd),
	.combout(\bus|cpu1|Selector3~0_combout ),
	.cout());
// synopsys translate_off
defparam \bus|cpu1|Selector3~0 .lut_mask = 16'hAAA0;
defparam \bus|cpu1|Selector3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y13_N6
cycloneii_lcell_comb \bus|cpu1|Selector3~1 (
// Equation(s):
// \bus|cpu1|Selector3~1_combout  = (\bus|cpu1|Selector3~0_combout ) # ((\bus|cpu1|bus_out [9] & ((\bus|cpu1|state.10~regout ) # (\bus|cpu1|Selector4~0_combout ))))

	.dataa(\bus|cpu1|state.10~regout ),
	.datab(\bus|cpu1|Selector4~0_combout ),
	.datac(\bus|cpu1|bus_out [9]),
	.datad(\bus|cpu1|Selector3~0_combout ),
	.cin(gnd),
	.combout(\bus|cpu1|Selector3~1_combout ),
	.cout());
// synopsys translate_off
defparam \bus|cpu1|Selector3~1 .lut_mask = 16'hFFE0;
defparam \bus|cpu1|Selector3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X4_Y13_N7
cycloneii_lcell_ff \bus|cpu1|bus_out[9] (
	.clk(\SW~combout [17]),
	.datain(\bus|cpu1|Selector3~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bus|cpu1|bus_out [9]));

// Location: LCCOMB_X1_Y13_N10
cycloneii_lcell_comb \bus|state~15 (
// Equation(s):
// \bus|state~15_combout  = (!\bus|state~12_combout  & (!\bus|state.00~regout  & ((\bus|cpu1|bus_out [11]) # (\bus|cpu1|bus_out [9]))))

	.dataa(\bus|cpu1|bus_out [11]),
	.datab(\bus|cpu1|bus_out [9]),
	.datac(\bus|state~12_combout ),
	.datad(\bus|state.00~regout ),
	.cin(gnd),
	.combout(\bus|state~15_combout ),
	.cout());
// synopsys translate_off
defparam \bus|state~15 .lut_mask = 16'h000E;
defparam \bus|state~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X1_Y13_N11
cycloneii_lcell_ff \bus|state.01 (
	.clk(\SW~combout [17]),
	.datain(\bus|state~15_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bus|state.01~regout ));

// Location: LCCOMB_X3_Y15_N6
cycloneii_lcell_comb \bus|cpu2|sm_cb1|Mux0~3 (
// Equation(s):
// \bus|cpu2|sm_cb1|Mux0~3_combout  = (\SW~combout [14] & ((\bus|cpu2|cb1|current_state [0] & (!\bus|cpu2|cb1|current_state [1] & !\bus|cpu2|Equal0~4_combout )) # (!\bus|cpu2|cb1|current_state [0] & ((!\bus|cpu2|Equal0~4_combout ) # 
// (!\bus|cpu2|cb1|current_state [1])))))

	.dataa(\SW~combout [14]),
	.datab(\bus|cpu2|cb1|current_state [0]),
	.datac(\bus|cpu2|cb1|current_state [1]),
	.datad(\bus|cpu2|Equal0~4_combout ),
	.cin(gnd),
	.combout(\bus|cpu2|sm_cb1|Mux0~3_combout ),
	.cout());
// synopsys translate_off
defparam \bus|cpu2|sm_cb1|Mux0~3 .lut_mask = 16'h022A;
defparam \bus|cpu2|sm_cb1|Mux0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X3_Y15_N7
cycloneii_lcell_ff \bus|cpu2|sm_cb1|writeMiss (
	.clk(\bus|cpu2|activate_sm_cb1~clkctrl_outclk ),
	.datain(\bus|cpu2|sm_cb1|Mux0~3_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bus|cpu2|sm_cb1|writeMiss~regout ));

// Location: LCCOMB_X2_Y15_N16
cycloneii_lcell_comb \bus|cpu2|Selector4~1 (
// Equation(s):
// \bus|cpu2|Selector4~1_combout  = (\bus|cpu2|state.01~regout  & ((\bus|cpu2|sm_cb2|writeMiss~regout ) # (\bus|cpu2|sm_cb1|writeMiss~regout )))

	.dataa(\bus|cpu2|state.01~regout ),
	.datab(vcc),
	.datac(\bus|cpu2|sm_cb2|writeMiss~regout ),
	.datad(\bus|cpu2|sm_cb1|writeMiss~regout ),
	.cin(gnd),
	.combout(\bus|cpu2|Selector4~1_combout ),
	.cout());
// synopsys translate_off
defparam \bus|cpu2|Selector4~1 .lut_mask = 16'hAAA0;
defparam \bus|cpu2|Selector4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y14_N22
cycloneii_lcell_comb \bus|cpu2|Selector4~2 (
// Equation(s):
// \bus|cpu2|Selector4~2_combout  = (\bus|cpu2|Selector4~1_combout ) # ((\bus|cpu2|bus_out [8] & ((\bus|cpu2|state.10~regout ) # (\bus|cpu2|Selector4~0_combout ))))

	.dataa(\bus|cpu2|state.10~regout ),
	.datab(\bus|cpu2|Selector4~0_combout ),
	.datac(\bus|cpu2|bus_out [8]),
	.datad(\bus|cpu2|Selector4~1_combout ),
	.cin(gnd),
	.combout(\bus|cpu2|Selector4~2_combout ),
	.cout());
// synopsys translate_off
defparam \bus|cpu2|Selector4~2 .lut_mask = 16'hFFE0;
defparam \bus|cpu2|Selector4~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X1_Y14_N23
cycloneii_lcell_ff \bus|cpu2|bus_out[8] (
	.clk(\SW~combout [17]),
	.datain(\bus|cpu2|Selector4~2_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bus|cpu2|bus_out [8]));

// Location: LCCOMB_X4_Y12_N4
cycloneii_lcell_comb \bus|bus_in_cpu1~5 (
// Equation(s):
// \bus|bus_in_cpu1~5_combout  = (!\bus|state.01~regout  & \bus|cpu2|bus_out [8])

	.dataa(vcc),
	.datab(vcc),
	.datac(\bus|state.01~regout ),
	.datad(\bus|cpu2|bus_out [8]),
	.cin(gnd),
	.combout(\bus|bus_in_cpu1~5_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bus_in_cpu1~5 .lut_mask = 16'h0F00;
defparam \bus|bus_in_cpu1~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X4_Y12_N5
cycloneii_lcell_ff \bus|bus_in_cpu1[8] (
	.clk(\SW~combout [17]),
	.datain(\bus|bus_in_cpu1~5_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bus|bus_in_cpu1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bus|bus_in_cpu1 [8]));

// Location: LCCOMB_X7_Y12_N30
cycloneii_lcell_comb \bus|cpu1|Selector5~1 (
// Equation(s):
// \bus|cpu1|Selector5~1_combout  = (!\bus|cpu1|state.00~regout  & ((\bus|bus_in_cpu1 [7]) # ((\bus|bus_in_cpu1 [8]) # (\bus|bus_in_cpu1 [9]))))

	.dataa(\bus|bus_in_cpu1 [7]),
	.datab(\bus|bus_in_cpu1 [8]),
	.datac(\bus|cpu1|state.00~regout ),
	.datad(\bus|bus_in_cpu1 [9]),
	.cin(gnd),
	.combout(\bus|cpu1|Selector5~1_combout ),
	.cout());
// synopsys translate_off
defparam \bus|cpu1|Selector5~1 .lut_mask = 16'h0F0E;
defparam \bus|cpu1|Selector5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y12_N8
cycloneii_lcell_comb \bus|cpu1|Selector28~1 (
// Equation(s):
// \bus|cpu1|Selector28~1_combout  = (\bus|cpu1|address_reg [0] & ((\bus|cpu1|Selector19~2_combout ) # ((\bus|cpu1|Selector5~1_combout  & \bus|cpu1|Selector28~0_combout )))) # (!\bus|cpu1|address_reg [0] & (\bus|cpu1|Selector5~1_combout  & 
// (\bus|cpu1|Selector28~0_combout )))

	.dataa(\bus|cpu1|address_reg [0]),
	.datab(\bus|cpu1|Selector5~1_combout ),
	.datac(\bus|cpu1|Selector28~0_combout ),
	.datad(\bus|cpu1|Selector19~2_combout ),
	.cin(gnd),
	.combout(\bus|cpu1|Selector28~1_combout ),
	.cout());
// synopsys translate_off
defparam \bus|cpu1|Selector28~1 .lut_mask = 16'hEAC0;
defparam \bus|cpu1|Selector28~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X6_Y12_N9
cycloneii_lcell_ff \bus|cpu1|write_cb2 (
	.clk(\SW~combout [17]),
	.datain(\bus|cpu1|Selector28~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bus|cpu1|write_cb2~regout ));

// Location: LCFF_X7_Y13_N17
cycloneii_lcell_ff \bus|cpu1|cb2|current_address[2] (
	.clk(\bus|cpu1|activate_cb_2~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\bus|cpu1|address_cb [2]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bus|cpu1|write_cb2~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bus|cpu1|cb2|current_address [2]));

// Location: LCCOMB_X8_Y13_N22
cycloneii_lcell_comb \bus|cpu1|Equal2~0 (
// Equation(s):
// \bus|cpu1|Equal2~0_combout  = (\bus|bus_in_cpu1 [5] & (\bus|cpu1|cb1|current_address [1] & (\bus|bus_in_cpu1 [4] $ (!\bus|cpu1|cb1|current_address [0])))) # (!\bus|bus_in_cpu1 [5] & (!\bus|cpu1|cb1|current_address [1] & (\bus|bus_in_cpu1 [4] $ 
// (!\bus|cpu1|cb1|current_address [0]))))

	.dataa(\bus|bus_in_cpu1 [5]),
	.datab(\bus|bus_in_cpu1 [4]),
	.datac(\bus|cpu1|cb1|current_address [0]),
	.datad(\bus|cpu1|cb1|current_address [1]),
	.cin(gnd),
	.combout(\bus|cpu1|Equal2~0_combout ),
	.cout());
// synopsys translate_off
defparam \bus|cpu1|Equal2~0 .lut_mask = 16'h8241;
defparam \bus|cpu1|Equal2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y13_N18
cycloneii_lcell_comb \bus|cpu1|Selector21~0 (
// Equation(s):
// \bus|cpu1|Selector21~0_combout  = (\bus|bus_in_cpu1 [6] & ((\bus|cpu1|cb2|current_address [2]) # ((\bus|cpu1|cb1|current_address [2] & \bus|cpu1|Equal2~0_combout )))) # (!\bus|bus_in_cpu1 [6] & (\bus|cpu1|cb2|current_address [2] & 
// ((\bus|cpu1|cb1|current_address [2]) # (!\bus|cpu1|Equal2~0_combout ))))

	.dataa(\bus|bus_in_cpu1 [6]),
	.datab(\bus|cpu1|cb1|current_address [2]),
	.datac(\bus|cpu1|cb2|current_address [2]),
	.datad(\bus|cpu1|Equal2~0_combout ),
	.cin(gnd),
	.combout(\bus|cpu1|Selector21~0_combout ),
	.cout());
// synopsys translate_off
defparam \bus|cpu1|Selector21~0 .lut_mask = 16'hE8F0;
defparam \bus|cpu1|Selector21~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y13_N0
cycloneii_lcell_comb \bus|cpu1|address_cb[2]~feeder (
// Equation(s):
// \bus|cpu1|address_cb[2]~feeder_combout  = \bus|cpu1|Selector21~0_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\bus|cpu1|Selector21~0_combout ),
	.cin(gnd),
	.combout(\bus|cpu1|address_cb[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \bus|cpu1|address_cb[2]~feeder .lut_mask = 16'hFF00;
defparam \bus|cpu1|address_cb[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X4_Y12_N19
cycloneii_lcell_ff \bus|cpu1|address_reg[2] (
	.clk(\SW~combout [17]),
	.datain(gnd),
	.sdata(\SW~combout [13]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bus|cpu1|instruction_reg~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bus|cpu1|address_reg [2]));

// Location: LCFF_X9_Y13_N1
cycloneii_lcell_ff \bus|cpu1|address_cb[2] (
	.clk(\SW~combout [17]),
	.datain(\bus|cpu1|address_cb[2]~feeder_combout ),
	.sdata(\bus|cpu1|address_reg [2]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\bus|cpu1|state.00~regout ),
	.ena(\bus|cpu1|address_cb[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bus|cpu1|address_cb [2]));

// Location: LCFF_X8_Y13_N1
cycloneii_lcell_ff \bus|cpu1|cb1|current_address[2] (
	.clk(\bus|cpu1|activate_cb_1~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\bus|cpu1|address_cb [2]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bus|cpu1|write_cb1~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bus|cpu1|cb1|current_address [2]));

// Location: LCCOMB_X8_Y13_N28
cycloneii_lcell_comb \bus|cpu1|Equal2~1 (
// Equation(s):
// \bus|cpu1|Equal2~1_combout  = (\bus|cpu1|Equal2~0_combout  & (\bus|bus_in_cpu1 [6] $ (!\bus|cpu1|cb1|current_address [2])))

	.dataa(\bus|bus_in_cpu1 [6]),
	.datab(\bus|cpu1|cb1|current_address [2]),
	.datac(vcc),
	.datad(\bus|cpu1|Equal2~0_combout ),
	.cin(gnd),
	.combout(\bus|cpu1|Equal2~1_combout ),
	.cout());
// synopsys translate_off
defparam \bus|cpu1|Equal2~1 .lut_mask = 16'h9900;
defparam \bus|cpu1|Equal2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y12_N12
cycloneii_lcell_comb \bus|cpu1|Selector14~1 (
// Equation(s):
// \bus|cpu1|Selector14~1_combout  = (\bus|cpu1|instruction_reg~0_combout  & ((\bus|cpu1|Selector15~4_combout ) # ((!\bus|cpu1|Equal2~1_combout  & !\bus|cpu1|Selector14~0_combout ))))

	.dataa(\bus|cpu1|instruction_reg~0_combout ),
	.datab(\bus|cpu1|Equal2~1_combout ),
	.datac(\bus|cpu1|Selector14~0_combout ),
	.datad(\bus|cpu1|Selector15~4_combout ),
	.cin(gnd),
	.combout(\bus|cpu1|Selector14~1_combout ),
	.cout());
// synopsys translate_off
defparam \bus|cpu1|Selector14~1 .lut_mask = 16'hAA02;
defparam \bus|cpu1|Selector14~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X8_Y12_N13
cycloneii_lcell_ff \bus|cpu1|state.01 (
	.clk(\SW~combout [17]),
	.datain(\bus|cpu1|Selector14~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bus|cpu1|state.01~regout ));

// Location: LCCOMB_X6_Y13_N0
cycloneii_lcell_comb \bus|cpu1|bus_out[6]~2 (
// Equation(s):
// \bus|cpu1|bus_out[6]~2_combout  = (\bus|cpu1|sm_cb2|invalidate~regout ) # ((\bus|cpu1|sm_cb1|invalidate~regout ) # (!\bus|cpu1|state.01~regout ))

	.dataa(\bus|cpu1|sm_cb2|invalidate~regout ),
	.datab(vcc),
	.datac(\bus|cpu1|state.01~regout ),
	.datad(\bus|cpu1|sm_cb1|invalidate~regout ),
	.cin(gnd),
	.combout(\bus|cpu1|bus_out[6]~2_combout ),
	.cout());
// synopsys translate_off
defparam \bus|cpu1|bus_out[6]~2 .lut_mask = 16'hFFAF;
defparam \bus|cpu1|bus_out[6]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y13_N26
cycloneii_lcell_comb \bus|cpu1|Selector6~0 (
// Equation(s):
// \bus|cpu1|Selector6~0_combout  = (\bus|cpu1|bus_out[6]~1_combout  & ((\bus|cpu1|cb1|current_address [2]))) # (!\bus|cpu1|bus_out[6]~1_combout  & (\bus|cpu1|cb2|current_address [2]))

	.dataa(\bus|cpu1|cb2|current_address [2]),
	.datab(\bus|cpu1|cb1|current_address [2]),
	.datac(vcc),
	.datad(\bus|cpu1|bus_out[6]~1_combout ),
	.cin(gnd),
	.combout(\bus|cpu1|Selector6~0_combout ),
	.cout());
// synopsys translate_off
defparam \bus|cpu1|Selector6~0 .lut_mask = 16'hCCAA;
defparam \bus|cpu1|Selector6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y13_N8
cycloneii_lcell_comb \bus|cpu1|Selector6~1 (
// Equation(s):
// \bus|cpu1|Selector6~1_combout  = (\bus|cpu1|address_reg [2] & (((\bus|cpu1|Selector6~0_combout  & \bus|cpu1|Selector8~0_combout )) # (!\bus|cpu1|bus_out[6]~2_combout ))) # (!\bus|cpu1|address_reg [2] & (((\bus|cpu1|Selector6~0_combout  & 
// \bus|cpu1|Selector8~0_combout ))))

	.dataa(\bus|cpu1|address_reg [2]),
	.datab(\bus|cpu1|bus_out[6]~2_combout ),
	.datac(\bus|cpu1|Selector6~0_combout ),
	.datad(\bus|cpu1|Selector8~0_combout ),
	.cin(gnd),
	.combout(\bus|cpu1|Selector6~1_combout ),
	.cout());
// synopsys translate_off
defparam \bus|cpu1|Selector6~1 .lut_mask = 16'hF222;
defparam \bus|cpu1|Selector6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X6_Y13_N9
cycloneii_lcell_ff \bus|cpu1|bus_out[6] (
	.clk(\SW~combout [17]),
	.datain(\bus|cpu1|Selector6~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\bus|cpu1|state.11~regout ),
	.sload(gnd),
	.ena(\bus|cpu1|bus_out[6]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bus|cpu1|bus_out [6]));

// Location: LCCOMB_X3_Y13_N0
cycloneii_lcell_comb \bus|memory_address~0 (
// Equation(s):
// \bus|memory_address~0_combout  = (\bus|cpu1|bus_out [9] & (\bus|cpu1|bus_out [6])) # (!\bus|cpu1|bus_out [9] & ((\bus|cpu1|bus_out [11] & (\bus|cpu1|bus_out [6])) # (!\bus|cpu1|bus_out [11] & ((\bus|cpu2|bus_out [6])))))

	.dataa(\bus|cpu1|bus_out [9]),
	.datab(\bus|cpu1|bus_out [6]),
	.datac(\bus|cpu2|bus_out [6]),
	.datad(\bus|cpu1|bus_out [11]),
	.cin(gnd),
	.combout(\bus|memory_address~0_combout ),
	.cout());
// synopsys translate_off
defparam \bus|memory_address~0 .lut_mask = 16'hCCD8;
defparam \bus|memory_address~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X2_Y13_N5
cycloneii_lcell_ff \bus|memory_address[2] (
	.clk(\SW~combout [17]),
	.datain(gnd),
	.sdata(\bus|memory_address~0_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bus|state~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bus|memory_address [2]));

// Location: LCCOMB_X5_Y12_N26
cycloneii_lcell_comb \bus|bus_in_cpu2~1 (
// Equation(s):
// \bus|bus_in_cpu2~1_combout  = (\bus|state.10~regout  & (\bus|memory_address [2])) # (!\bus|state.10~regout  & ((\bus|cpu1|bus_out [6])))

	.dataa(\bus|state.10~regout ),
	.datab(\bus|memory_address [2]),
	.datac(\bus|cpu1|bus_out [6]),
	.datad(vcc),
	.cin(gnd),
	.combout(\bus|bus_in_cpu2~1_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bus_in_cpu2~1 .lut_mask = 16'hD8D8;
defparam \bus|bus_in_cpu2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X5_Y12_N27
cycloneii_lcell_ff \bus|bus_in_cpu2[6] (
	.clk(\SW~combout [17]),
	.datain(\bus|bus_in_cpu2~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bus|bus_in_cpu2~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bus|bus_in_cpu2 [6]));

// Location: LCCOMB_X5_Y15_N4
cycloneii_lcell_comb \bus|cpu2|Selector14~0 (
// Equation(s):
// \bus|cpu2|Selector14~0_combout  = (!\bus|cpu2|Equal4~0_combout  & (!\bus|cpu2|Selector15~2_combout  & (\bus|bus_in_cpu2 [6] $ (!\bus|cpu2|cb2|current_address [2]))))

	.dataa(\bus|cpu2|Equal4~0_combout ),
	.datab(\bus|bus_in_cpu2 [6]),
	.datac(\bus|cpu2|cb2|current_address [2]),
	.datad(\bus|cpu2|Selector15~2_combout ),
	.cin(gnd),
	.combout(\bus|cpu2|Selector14~0_combout ),
	.cout());
// synopsys translate_off
defparam \bus|cpu2|Selector14~0 .lut_mask = 16'h0041;
defparam \bus|cpu2|Selector14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y14_N24
cycloneii_lcell_comb \bus|cpu2|Selector14~1 (
// Equation(s):
// \bus|cpu2|Selector14~1_combout  = (\bus|cpu2|instruction_reg~0_combout  & ((\bus|cpu2|Selector15~4_combout ) # ((!\bus|cpu2|Equal2~1_combout  & !\bus|cpu2|Selector14~0_combout ))))

	.dataa(\bus|cpu2|Equal2~1_combout ),
	.datab(\bus|cpu2|Selector14~0_combout ),
	.datac(\bus|cpu2|instruction_reg~0_combout ),
	.datad(\bus|cpu2|Selector15~4_combout ),
	.cin(gnd),
	.combout(\bus|cpu2|Selector14~1_combout ),
	.cout());
// synopsys translate_off
defparam \bus|cpu2|Selector14~1 .lut_mask = 16'hF010;
defparam \bus|cpu2|Selector14~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X4_Y14_N25
cycloneii_lcell_ff \bus|cpu2|state.01 (
	.clk(\SW~combout [17]),
	.datain(\bus|cpu2|Selector14~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bus|cpu2|state.01~regout ));

// Location: LCCOMB_X4_Y16_N14
cycloneii_lcell_comb \bus|cpu2|Selector16~1 (
// Equation(s):
// \bus|cpu2|Selector16~1_combout  = (\bus|cpu2|Selector16~0_combout ) # ((\bus|cpu2|state.01~regout  & \bus|cpu2|always0~1_combout ))

	.dataa(vcc),
	.datab(\bus|cpu2|state.01~regout ),
	.datac(\bus|cpu2|always0~1_combout ),
	.datad(\bus|cpu2|Selector16~0_combout ),
	.cin(gnd),
	.combout(\bus|cpu2|Selector16~1_combout ),
	.cout());
// synopsys translate_off
defparam \bus|cpu2|Selector16~1 .lut_mask = 16'hFFC0;
defparam \bus|cpu2|Selector16~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X4_Y16_N15
cycloneii_lcell_ff \bus|cpu2|state.11 (
	.clk(\SW~combout [17]),
	.datain(\bus|cpu2|Selector16~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bus|cpu2|state.11~regout ));

// Location: LCCOMB_X4_Y16_N8
cycloneii_lcell_comb \bus|cpu2|Selector15~6 (
// Equation(s):
// \bus|cpu2|Selector15~6_combout  = (\bus|cpu2|Selector15~1_combout  & (\bus|cpu2|state.11~regout )) # (!\bus|cpu2|Selector15~1_combout  & ((\bus|cpu2|Selector4~0_combout )))

	.dataa(vcc),
	.datab(\bus|cpu2|Selector15~1_combout ),
	.datac(\bus|cpu2|state.11~regout ),
	.datad(\bus|cpu2|Selector4~0_combout ),
	.cin(gnd),
	.combout(\bus|cpu2|Selector15~6_combout ),
	.cout());
// synopsys translate_off
defparam \bus|cpu2|Selector15~6 .lut_mask = 16'hF3C0;
defparam \bus|cpu2|Selector15~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X5_Y15_N6
cycloneii_lcell_comb \bus|cpu2|Selector13~1 (
// Equation(s):
// \bus|cpu2|Selector13~1_combout  = (\bus|cpu2|Selector13~0_combout  & (!\bus|cpu2|Selector15~4_combout  & ((\bus|cpu2|Selector14~0_combout ) # (\bus|cpu2|Equal2~1_combout ))))

	.dataa(\bus|cpu2|Selector13~0_combout ),
	.datab(\bus|cpu2|Selector14~0_combout ),
	.datac(\bus|cpu2|Equal2~1_combout ),
	.datad(\bus|cpu2|Selector15~4_combout ),
	.cin(gnd),
	.combout(\bus|cpu2|Selector13~1_combout ),
	.cout());
// synopsys translate_off
defparam \bus|cpu2|Selector13~1 .lut_mask = 16'h00A8;
defparam \bus|cpu2|Selector13~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y16_N28
cycloneii_lcell_comb \bus|cpu2|Selector15~7 (
// Equation(s):
// \bus|cpu2|Selector15~7_combout  = (\bus|cpu2|Selector15~6_combout  & ((\bus|cpu2|Selector15~5_combout ) # ((\bus|cpu2|Selector13~1_combout )))) # (!\bus|cpu2|Selector15~6_combout  & (((!\bus|cpu2|state.00~regout  & \bus|cpu2|Selector13~1_combout ))))

	.dataa(\bus|cpu2|Selector15~5_combout ),
	.datab(\bus|cpu2|state.00~regout ),
	.datac(\bus|cpu2|Selector15~6_combout ),
	.datad(\bus|cpu2|Selector13~1_combout ),
	.cin(gnd),
	.combout(\bus|cpu2|Selector15~7_combout ),
	.cout());
// synopsys translate_off
defparam \bus|cpu2|Selector15~7 .lut_mask = 16'hF3A0;
defparam \bus|cpu2|Selector15~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X4_Y16_N29
cycloneii_lcell_ff \bus|cpu2|state.10 (
	.clk(\SW~combout [17]),
	.datain(\bus|cpu2|Selector15~7_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bus|cpu2|state.10~regout ));

// Location: LCCOMB_X4_Y16_N22
cycloneii_lcell_comb \bus|cpu2|Selector15~1 (
// Equation(s):
// \bus|cpu2|Selector15~1_combout  = (\bus|cpu2|state.10~regout ) # ((\bus|cpu2|state.11~regout  & ((\bus|cpu2|instruction_reg~regout ) # (\bus|bus_in_cpu2 [10]))))

	.dataa(\bus|cpu2|instruction_reg~regout ),
	.datab(\bus|cpu2|state.10~regout ),
	.datac(\bus|cpu2|state.11~regout ),
	.datad(\bus|bus_in_cpu2 [10]),
	.cin(gnd),
	.combout(\bus|cpu2|Selector15~1_combout ),
	.cout());
// synopsys translate_off
defparam \bus|cpu2|Selector15~1 .lut_mask = 16'hFCEC;
defparam \bus|cpu2|Selector15~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X3_Y16_N28
cycloneii_lcell_comb \bus|cpu2|Selector13~2 (
// Equation(s):
// \bus|cpu2|Selector13~2_combout  = (!\bus|cpu2|Selector15~1_combout  & (\bus|cpu2|state.01~regout  & ((\bus|cpu2|instruction_reg~regout ) # (\bus|cpu2|always0~1_combout ))))

	.dataa(\bus|cpu2|instruction_reg~regout ),
	.datab(\bus|cpu2|Selector15~1_combout ),
	.datac(\bus|cpu2|state.01~regout ),
	.datad(\bus|cpu2|always0~1_combout ),
	.cin(gnd),
	.combout(\bus|cpu2|Selector13~2_combout ),
	.cout());
// synopsys translate_off
defparam \bus|cpu2|Selector13~2 .lut_mask = 16'h3020;
defparam \bus|cpu2|Selector13~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y16_N18
cycloneii_lcell_comb \bus|cpu2|Selector13~4 (
// Equation(s):
// \bus|cpu2|Selector13~4_combout  = (\bus|cpu2|Selector13~3_combout ) # ((\bus|cpu2|Selector13~2_combout ) # ((\bus|cpu2|Selector15~0_combout ) # (\bus|cpu2|Selector13~1_combout )))

	.dataa(\bus|cpu2|Selector13~3_combout ),
	.datab(\bus|cpu2|Selector13~2_combout ),
	.datac(\bus|cpu2|Selector15~0_combout ),
	.datad(\bus|cpu2|Selector13~1_combout ),
	.cin(gnd),
	.combout(\bus|cpu2|Selector13~4_combout ),
	.cout());
// synopsys translate_off
defparam \bus|cpu2|Selector13~4 .lut_mask = 16'hFFFE;
defparam \bus|cpu2|Selector13~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X4_Y16_N19
cycloneii_lcell_ff \bus|cpu2|state.00 (
	.clk(\SW~combout [17]),
	.datain(\bus|cpu2|Selector13~4_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bus|cpu2|state.00~regout ));

// Location: LCFF_X6_Y15_N5
cycloneii_lcell_ff \bus|cpu2|cb2|current_data[3] (
	.clk(\bus|cpu2|activate_cb_2~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\bus|cpu2|data_cb [3]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bus|cpu2|write_cb2~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bus|cpu2|cb2|current_data [3]));

// Location: LCCOMB_X6_Y15_N22
cycloneii_lcell_comb \bus|cpu2|data_cb[3]~0 (
// Equation(s):
// \bus|cpu2|data_cb[3]~0_combout  = (\bus|cpu2|state.00~regout  & (!\bus|cpu2|instruction_reg~regout  & ((\bus|cpu2|state.11~regout )))) # (!\bus|cpu2|state.00~regout  & (((\bus|cpu2|Equal2~1_combout ))))

	.dataa(\bus|cpu2|instruction_reg~regout ),
	.datab(\bus|cpu2|state.00~regout ),
	.datac(\bus|cpu2|Equal2~1_combout ),
	.datad(\bus|cpu2|state.11~regout ),
	.cin(gnd),
	.combout(\bus|cpu2|data_cb[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \bus|cpu2|data_cb[3]~0 .lut_mask = 16'h7430;
defparam \bus|cpu2|data_cb[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y15_N4
cycloneii_lcell_comb \bus|cpu2|Selector24~0 (
// Equation(s):
// \bus|cpu2|Selector24~0_combout  = (\bus|cpu2|state.00~regout  & ((\bus|cpu2|data_in_reg [3]) # ((\bus|cpu2|data_cb[3]~0_combout )))) # (!\bus|cpu2|state.00~regout  & (((\bus|cpu2|cb2|current_data [3] & !\bus|cpu2|data_cb[3]~0_combout ))))

	.dataa(\bus|cpu2|data_in_reg [3]),
	.datab(\bus|cpu2|state.00~regout ),
	.datac(\bus|cpu2|cb2|current_data [3]),
	.datad(\bus|cpu2|data_cb[3]~0_combout ),
	.cin(gnd),
	.combout(\bus|cpu2|Selector24~0_combout ),
	.cout());
// synopsys translate_off
defparam \bus|cpu2|Selector24~0 .lut_mask = 16'hCCB8;
defparam \bus|cpu2|Selector24~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y15_N26
cycloneii_lcell_comb \bus|cpu2|Selector24~1 (
// Equation(s):
// \bus|cpu2|Selector24~1_combout  = (\bus|cpu2|Selector24~0_combout  & ((\bus|bus_in_cpu2 [3]) # ((!\bus|cpu2|data_cb[3]~0_combout )))) # (!\bus|cpu2|Selector24~0_combout  & (((\bus|cpu2|cb1|current_data [3] & \bus|cpu2|data_cb[3]~0_combout ))))

	.dataa(\bus|bus_in_cpu2 [3]),
	.datab(\bus|cpu2|cb1|current_data [3]),
	.datac(\bus|cpu2|Selector24~0_combout ),
	.datad(\bus|cpu2|data_cb[3]~0_combout ),
	.cin(gnd),
	.combout(\bus|cpu2|Selector24~1_combout ),
	.cout());
// synopsys translate_off
defparam \bus|cpu2|Selector24~1 .lut_mask = 16'hACF0;
defparam \bus|cpu2|Selector24~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X6_Y15_N27
cycloneii_lcell_ff \bus|cpu2|data_cb[3] (
	.clk(\SW~combout [17]),
	.datain(\bus|cpu2|Selector24~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bus|cpu2|address_cb[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bus|cpu2|data_cb [3]));

// Location: LCFF_X5_Y15_N19
cycloneii_lcell_ff \bus|cpu2|cb1|current_data[3] (
	.clk(\bus|cpu2|activate_cb_1~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\bus|cpu2|data_cb [3]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bus|cpu2|write_cb1~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bus|cpu2|cb1|current_data [3]));

// Location: LCCOMB_X2_Y15_N14
cycloneii_lcell_comb \bus|cpu2|Selector29~0 (
// Equation(s):
// \bus|cpu2|Selector29~0_combout  = (\bus|cpu2|address_reg [0] & ((\bus|cpu2|cb2|current_data [3]))) # (!\bus|cpu2|address_reg [0] & (\bus|cpu2|cb1|current_data [3]))

	.dataa(vcc),
	.datab(\bus|cpu2|cb1|current_data [3]),
	.datac(\bus|cpu2|address_reg [0]),
	.datad(\bus|cpu2|cb2|current_data [3]),
	.cin(gnd),
	.combout(\bus|cpu2|Selector29~0_combout ),
	.cout());
// synopsys translate_off
defparam \bus|cpu2|Selector29~0 .lut_mask = 16'hFC0C;
defparam \bus|cpu2|Selector29~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X3_Y15_N18
cycloneii_lcell_comb \bus|cpu2|data_out[2]~0 (
// Equation(s):
// \bus|cpu2|data_out[2]~0_combout  = (\bus|cpu2|instruction_reg~regout ) # ((\bus|cpu2|sm_cb2|invalidate~regout ) # ((\bus|cpu2|sm_cb1|invalidate~regout ) # (!\bus|cpu2|Selector5~0_combout )))

	.dataa(\bus|cpu2|instruction_reg~regout ),
	.datab(\bus|cpu2|sm_cb2|invalidate~regout ),
	.datac(\bus|cpu2|Selector5~0_combout ),
	.datad(\bus|cpu2|sm_cb1|invalidate~regout ),
	.cin(gnd),
	.combout(\bus|cpu2|data_out[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \bus|cpu2|data_out[2]~0 .lut_mask = 16'hFFEF;
defparam \bus|cpu2|data_out[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y15_N0
cycloneii_lcell_comb \bus|cpu2|Selector17~2 (
// Equation(s):
// \bus|cpu2|Selector17~2_combout  = (!\bus|cpu2|state.11~regout  & (\bus|cpu2|state.00~regout  & ((!\bus|cpu2|data_out[2]~0_combout ) # (!\bus|cpu2|state.01~regout ))))

	.dataa(\bus|cpu2|state.11~regout ),
	.datab(\bus|cpu2|state.00~regout ),
	.datac(\bus|cpu2|state.01~regout ),
	.datad(\bus|cpu2|data_out[2]~0_combout ),
	.cin(gnd),
	.combout(\bus|cpu2|Selector17~2_combout ),
	.cout());
// synopsys translate_off
defparam \bus|cpu2|Selector17~2 .lut_mask = 16'h0444;
defparam \bus|cpu2|Selector17~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X2_Y15_N15
cycloneii_lcell_ff \bus|cpu2|data_out[3] (
	.clk(\SW~combout [17]),
	.datain(\bus|cpu2|Selector29~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bus|cpu2|Selector17~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bus|cpu2|data_out [3]));

// Location: LCFF_X5_Y15_N27
cycloneii_lcell_ff \bus|cpu2|cb1|current_data[1] (
	.clk(\bus|cpu2|activate_cb_1~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\bus|cpu2|data_cb [1]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bus|cpu2|write_cb1~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bus|cpu2|cb1|current_data [1]));

// Location: LCCOMB_X6_Y15_N8
cycloneii_lcell_comb \bus|cpu2|Selector26~0 (
// Equation(s):
// \bus|cpu2|Selector26~0_combout  = (\bus|cpu2|state.00~regout  & ((\bus|cpu2|data_in_reg [1]) # ((\bus|cpu2|data_cb[3]~0_combout )))) # (!\bus|cpu2|state.00~regout  & (((\bus|cpu2|cb2|current_data [1] & !\bus|cpu2|data_cb[3]~0_combout ))))

	.dataa(\bus|cpu2|data_in_reg [1]),
	.datab(\bus|cpu2|cb2|current_data [1]),
	.datac(\bus|cpu2|state.00~regout ),
	.datad(\bus|cpu2|data_cb[3]~0_combout ),
	.cin(gnd),
	.combout(\bus|cpu2|Selector26~0_combout ),
	.cout());
// synopsys translate_off
defparam \bus|cpu2|Selector26~0 .lut_mask = 16'hF0AC;
defparam \bus|cpu2|Selector26~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y15_N0
cycloneii_lcell_comb \bus|cpu2|Selector26~1 (
// Equation(s):
// \bus|cpu2|Selector26~1_combout  = (\bus|cpu2|Selector26~0_combout  & ((\bus|bus_in_cpu2 [1]) # ((!\bus|cpu2|data_cb[3]~0_combout )))) # (!\bus|cpu2|Selector26~0_combout  & (((\bus|cpu2|cb1|current_data [1] & \bus|cpu2|data_cb[3]~0_combout ))))

	.dataa(\bus|bus_in_cpu2 [1]),
	.datab(\bus|cpu2|cb1|current_data [1]),
	.datac(\bus|cpu2|Selector26~0_combout ),
	.datad(\bus|cpu2|data_cb[3]~0_combout ),
	.cin(gnd),
	.combout(\bus|cpu2|Selector26~1_combout ),
	.cout());
// synopsys translate_off
defparam \bus|cpu2|Selector26~1 .lut_mask = 16'hACF0;
defparam \bus|cpu2|Selector26~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X6_Y15_N1
cycloneii_lcell_ff \bus|cpu2|data_cb[1] (
	.clk(\SW~combout [17]),
	.datain(\bus|cpu2|Selector26~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bus|cpu2|address_cb[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bus|cpu2|data_cb [1]));

// Location: LCCOMB_X6_Y15_N28
cycloneii_lcell_comb \bus|cpu2|cb2|current_data[1]~feeder (
// Equation(s):
// \bus|cpu2|cb2|current_data[1]~feeder_combout  = \bus|cpu2|data_cb [1]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\bus|cpu2|data_cb [1]),
	.cin(gnd),
	.combout(\bus|cpu2|cb2|current_data[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \bus|cpu2|cb2|current_data[1]~feeder .lut_mask = 16'hFF00;
defparam \bus|cpu2|cb2|current_data[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X6_Y15_N29
cycloneii_lcell_ff \bus|cpu2|cb2|current_data[1] (
	.clk(\bus|cpu2|activate_cb_2~clkctrl_outclk ),
	.datain(\bus|cpu2|cb2|current_data[1]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bus|cpu2|write_cb2~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bus|cpu2|cb2|current_data [1]));

// Location: LCCOMB_X2_Y15_N30
cycloneii_lcell_comb \bus|cpu2|Selector31~0 (
// Equation(s):
// \bus|cpu2|Selector31~0_combout  = (\bus|cpu2|address_reg [0] & ((\bus|cpu2|cb2|current_data [1]))) # (!\bus|cpu2|address_reg [0] & (\bus|cpu2|cb1|current_data [1]))

	.dataa(\bus|cpu2|cb1|current_data [1]),
	.datab(\bus|cpu2|address_reg [0]),
	.datac(\bus|cpu2|cb2|current_data [1]),
	.datad(vcc),
	.cin(gnd),
	.combout(\bus|cpu2|Selector31~0_combout ),
	.cout());
// synopsys translate_off
defparam \bus|cpu2|Selector31~0 .lut_mask = 16'hE2E2;
defparam \bus|cpu2|Selector31~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X2_Y15_N31
cycloneii_lcell_ff \bus|cpu2|data_out[1] (
	.clk(\SW~combout [17]),
	.datain(\bus|cpu2|Selector31~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bus|cpu2|Selector17~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bus|cpu2|data_out [1]));

// Location: LCFF_X5_Y15_N21
cycloneii_lcell_ff \bus|cpu2|cb1|current_data[0] (
	.clk(\bus|cpu2|activate_cb_1~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\bus|cpu2|data_cb [0]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bus|cpu2|write_cb1~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bus|cpu2|cb1|current_data [0]));

// Location: LCCOMB_X5_Y12_N8
cycloneii_lcell_comb \bus|always0~0 (
// Equation(s):
// \bus|always0~0_combout  = (\bus|memory_address [1] & (\bus|cpu1|bus_out [5] & (\bus|memory_address [0] $ (!\bus|cpu1|bus_out [4])))) # (!\bus|memory_address [1] & (!\bus|cpu1|bus_out [5] & (\bus|memory_address [0] $ (!\bus|cpu1|bus_out [4]))))

	.dataa(\bus|memory_address [1]),
	.datab(\bus|cpu1|bus_out [5]),
	.datac(\bus|memory_address [0]),
	.datad(\bus|cpu1|bus_out [4]),
	.cin(gnd),
	.combout(\bus|always0~0_combout ),
	.cout());
// synopsys translate_off
defparam \bus|always0~0 .lut_mask = 16'h9009;
defparam \bus|always0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X5_Y12_N14
cycloneii_lcell_comb \bus|always0~1 (
// Equation(s):
// \bus|always0~1_combout  = (\bus|cpu1|bus_out [11] & (\bus|memory_address [2] $ (!\bus|cpu1|bus_out [6])))

	.dataa(vcc),
	.datab(\bus|memory_address [2]),
	.datac(\bus|cpu1|bus_out [6]),
	.datad(\bus|cpu1|bus_out [11]),
	.cin(gnd),
	.combout(\bus|always0~1_combout ),
	.cout());
// synopsys translate_off
defparam \bus|always0~1 .lut_mask = 16'hC300;
defparam \bus|always0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y12_N30
cycloneii_lcell_comb \bus|bus_in_cpu2[3]~7 (
// Equation(s):
// \bus|bus_in_cpu2[3]~7_combout  = ((\bus|always0~0_combout  & \bus|always0~1_combout )) # (!\bus|state.10~regout )

	.dataa(\bus|state.10~regout ),
	.datab(\bus|always0~0_combout ),
	.datac(\bus|always0~1_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\bus|bus_in_cpu2[3]~7_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bus_in_cpu2[3]~7 .lut_mask = 16'hD5D5;
defparam \bus|bus_in_cpu2[3]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y13_N10
cycloneii_lcell_comb \bus|cpu1|cb1|current_data[0]~feeder (
// Equation(s):
// \bus|cpu1|cb1|current_data[0]~feeder_combout  = \bus|cpu1|data_cb [0]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\bus|cpu1|data_cb [0]),
	.cin(gnd),
	.combout(\bus|cpu1|cb1|current_data[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \bus|cpu1|cb1|current_data[0]~feeder .lut_mask = 16'hFF00;
defparam \bus|cpu1|cb1|current_data[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X9_Y13_N11
cycloneii_lcell_ff \bus|cpu1|cb1|current_data[0] (
	.clk(\bus|cpu1|activate_cb_1~clkctrl_outclk ),
	.datain(\bus|cpu1|cb1|current_data[0]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bus|cpu1|write_cb1~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bus|cpu1|cb1|current_data [0]));

// Location: LCFF_X4_Y12_N7
cycloneii_lcell_ff \bus|cpu1|data_in_reg[0] (
	.clk(\SW~combout [17]),
	.datain(gnd),
	.sdata(\SW~combout [7]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bus|cpu1|instruction_reg~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bus|cpu1|data_in_reg [0]));

// Location: LCCOMB_X9_Y13_N30
cycloneii_lcell_comb \bus|cpu1|data_cb[2]~0 (
// Equation(s):
// \bus|cpu1|data_cb[2]~0_combout  = (\bus|cpu1|state.00~regout  & (\bus|cpu1|state.11~regout  & (!\bus|cpu1|instruction_reg~regout ))) # (!\bus|cpu1|state.00~regout  & (((\bus|cpu1|Equal2~1_combout ))))

	.dataa(\bus|cpu1|state.11~regout ),
	.datab(\bus|cpu1|instruction_reg~regout ),
	.datac(\bus|cpu1|state.00~regout ),
	.datad(\bus|cpu1|Equal2~1_combout ),
	.cin(gnd),
	.combout(\bus|cpu1|data_cb[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \bus|cpu1|data_cb[2]~0 .lut_mask = 16'h2F20;
defparam \bus|cpu1|data_cb[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y13_N30
cycloneii_lcell_comb \bus|cpu1|Selector27~0 (
// Equation(s):
// \bus|cpu1|Selector27~0_combout  = (\bus|cpu1|state.00~regout  & (((\bus|cpu1|data_in_reg [0]) # (\bus|cpu1|data_cb[2]~0_combout )))) # (!\bus|cpu1|state.00~regout  & (\bus|cpu1|cb2|current_data [0] & ((!\bus|cpu1|data_cb[2]~0_combout ))))

	.dataa(\bus|cpu1|state.00~regout ),
	.datab(\bus|cpu1|cb2|current_data [0]),
	.datac(\bus|cpu1|data_in_reg [0]),
	.datad(\bus|cpu1|data_cb[2]~0_combout ),
	.cin(gnd),
	.combout(\bus|cpu1|Selector27~0_combout ),
	.cout());
// synopsys translate_off
defparam \bus|cpu1|Selector27~0 .lut_mask = 16'hAAE4;
defparam \bus|cpu1|Selector27~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y13_N16
cycloneii_lcell_comb \bus|cpu1|Selector27~1 (
// Equation(s):
// \bus|cpu1|Selector27~1_combout  = (\bus|cpu1|Selector27~0_combout  & ((\bus|bus_in_cpu1 [0]) # ((!\bus|cpu1|data_cb[2]~0_combout )))) # (!\bus|cpu1|Selector27~0_combout  & (((\bus|cpu1|cb1|current_data [0] & \bus|cpu1|data_cb[2]~0_combout ))))

	.dataa(\bus|bus_in_cpu1 [0]),
	.datab(\bus|cpu1|cb1|current_data [0]),
	.datac(\bus|cpu1|Selector27~0_combout ),
	.datad(\bus|cpu1|data_cb[2]~0_combout ),
	.cin(gnd),
	.combout(\bus|cpu1|Selector27~1_combout ),
	.cout());
// synopsys translate_off
defparam \bus|cpu1|Selector27~1 .lut_mask = 16'hACF0;
defparam \bus|cpu1|Selector27~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X9_Y13_N17
cycloneii_lcell_ff \bus|cpu1|data_cb[0] (
	.clk(\SW~combout [17]),
	.datain(\bus|cpu1|Selector27~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bus|cpu1|address_cb[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bus|cpu1|data_cb [0]));

// Location: LCFF_X8_Y13_N21
cycloneii_lcell_ff \bus|cpu1|cb2|current_data[0] (
	.clk(\bus|cpu1|activate_cb_2~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\bus|cpu1|data_cb [0]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bus|cpu1|write_cb2~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bus|cpu1|cb2|current_data [0]));

// Location: LCCOMB_X6_Y13_N18
cycloneii_lcell_comb \bus|cpu1|bus_out[0]~6 (
// Equation(s):
// \bus|cpu1|bus_out[0]~6_combout  = (\bus|cpu1|state.11~regout ) # ((\bus|cpu1|state.01~regout ) # (!\bus|cpu1|bus_out[0]~4_combout ))

	.dataa(\bus|cpu1|state.11~regout ),
	.datab(vcc),
	.datac(\bus|cpu1|state.01~regout ),
	.datad(\bus|cpu1|bus_out[0]~4_combout ),
	.cin(gnd),
	.combout(\bus|cpu1|bus_out[0]~6_combout ),
	.cout());
// synopsys translate_off
defparam \bus|cpu1|bus_out[0]~6 .lut_mask = 16'hFAFF;
defparam \bus|cpu1|bus_out[0]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y13_N2
cycloneii_lcell_comb \bus|cpu1|Selector12~0 (
// Equation(s):
// \bus|cpu1|Selector12~0_combout  = (!\bus|cpu1|bus_out[0]~6_combout  & ((\bus|cpu1|Equal2~1_combout  & (\bus|cpu1|cb1|current_data [0])) # (!\bus|cpu1|Equal2~1_combout  & ((\bus|cpu1|cb2|current_data [0])))))

	.dataa(\bus|cpu1|cb1|current_data [0]),
	.datab(\bus|cpu1|cb2|current_data [0]),
	.datac(\bus|cpu1|Equal2~1_combout ),
	.datad(\bus|cpu1|bus_out[0]~6_combout ),
	.cin(gnd),
	.combout(\bus|cpu1|Selector12~0_combout ),
	.cout());
// synopsys translate_off
defparam \bus|cpu1|Selector12~0 .lut_mask = 16'h00AC;
defparam \bus|cpu1|Selector12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X6_Y13_N3
cycloneii_lcell_ff \bus|cpu1|bus_out[0] (
	.clk(\SW~combout [17]),
	.datain(\bus|cpu1|Selector12~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bus|cpu1|bus_out[6]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bus|cpu1|bus_out [0]));

// Location: LCCOMB_X2_Y12_N12
cycloneii_lcell_comb \bus|memory_data_in~0 (
// Equation(s):
// \bus|memory_data_in~0_combout  = (\bus|cpu1|bus_out [9] & (((\bus|cpu1|bus_out [0])))) # (!\bus|cpu1|bus_out [9] & ((\bus|cpu1|bus_out [11] & ((\bus|cpu1|bus_out [0]))) # (!\bus|cpu1|bus_out [11] & (\bus|cpu2|bus_out [0]))))

	.dataa(\bus|cpu2|bus_out [0]),
	.datab(\bus|cpu1|bus_out [9]),
	.datac(\bus|cpu1|bus_out [0]),
	.datad(\bus|cpu1|bus_out [11]),
	.cin(gnd),
	.combout(\bus|memory_data_in~0_combout ),
	.cout());
// synopsys translate_off
defparam \bus|memory_data_in~0 .lut_mask = 16'hF0E2;
defparam \bus|memory_data_in~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X2_Y12_N13
cycloneii_lcell_ff \bus|memory_data_in[0] (
	.clk(\SW~combout [17]),
	.datain(\bus|memory_data_in~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bus|state~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bus|memory_data_in [0]));

// Location: LCFF_X1_Y12_N7
cycloneii_lcell_ff \bus|memory|memory_data~28 (
	.clk(\SW~combout [17]),
	.datain(\bus|memory|memory_data~36_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bus|memory|memory_data~28_regout ));

// Location: LCCOMB_X2_Y13_N14
cycloneii_lcell_comb \bus|memory_write~0 (
// Equation(s):
// \bus|memory_write~0_combout  = (!\bus|state.00~regout  & ((\bus|cpu1|bus_out [11]) # ((!\bus|cpu1|bus_out [9] & \bus|cpu2|bus_out [11]))))

	.dataa(\bus|cpu1|bus_out [9]),
	.datab(\bus|state.00~regout ),
	.datac(\bus|cpu2|bus_out [11]),
	.datad(\bus|cpu1|bus_out [11]),
	.cin(gnd),
	.combout(\bus|memory_write~0_combout ),
	.cout());
// synopsys translate_off
defparam \bus|memory_write~0 .lut_mask = 16'h3310;
defparam \bus|memory_write~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X1_Y13_N21
cycloneii_lcell_ff \bus|memory_write (
	.clk(\SW~combout [17]),
	.datain(gnd),
	.sdata(\bus|memory_write~0_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bus|memory_write~regout ));

// Location: LCCOMB_X1_Y13_N2
cycloneii_lcell_comb \rtl~7 (
// Equation(s):
// \rtl~7_combout  = (\bus|memory_address [2] & (\bus|memory_address [0] & (\bus|memory_write~regout  & \bus|memory_address [1])))

	.dataa(\bus|memory_address [2]),
	.datab(\bus|memory_address [0]),
	.datac(\bus|memory_write~regout ),
	.datad(\bus|memory_address [1]),
	.cin(gnd),
	.combout(\rtl~7_combout ),
	.cout());
// synopsys translate_off
defparam \rtl~7 .lut_mask = 16'h8000;
defparam \rtl~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y12_N6
cycloneii_lcell_comb \bus|memory|memory_data~36 (
// Equation(s):
// \bus|memory|memory_data~36_combout  = (\rtl~7_combout  & (\bus|memory_data_in [0])) # (!\rtl~7_combout  & ((\bus|memory|memory_data~28_regout )))

	.dataa(vcc),
	.datab(\bus|memory_data_in [0]),
	.datac(\bus|memory|memory_data~28_regout ),
	.datad(\rtl~7_combout ),
	.cin(gnd),
	.combout(\bus|memory|memory_data~36_combout ),
	.cout());
// synopsys translate_off
defparam \bus|memory|memory_data~36 .lut_mask = 16'hCCF0;
defparam \bus|memory|memory_data~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X2_Y12_N31
cycloneii_lcell_ff \bus|memory|memory_data~16 (
	.clk(\SW~combout [17]),
	.datain(\bus|memory|memory_data~34_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bus|memory|memory_data~16_regout ));

// Location: LCCOMB_X1_Y13_N12
cycloneii_lcell_comb \rtl~6 (
// Equation(s):
// \rtl~6_combout  = (\bus|memory_address [2] & (!\bus|memory_address [1] & (\bus|memory_write~regout  & !\bus|memory_address [0])))

	.dataa(\bus|memory_address [2]),
	.datab(\bus|memory_address [1]),
	.datac(\bus|memory_write~regout ),
	.datad(\bus|memory_address [0]),
	.cin(gnd),
	.combout(\rtl~6_combout ),
	.cout());
// synopsys translate_off
defparam \rtl~6 .lut_mask = 16'h0020;
defparam \rtl~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y12_N30
cycloneii_lcell_comb \bus|memory|memory_data~34 (
// Equation(s):
// \bus|memory|memory_data~34_combout  = (\rtl~6_combout  & (\bus|memory_data_in [0])) # (!\rtl~6_combout  & ((\bus|memory|memory_data~16_regout )))

	.dataa(\bus|memory_data_in [0]),
	.datab(vcc),
	.datac(\bus|memory|memory_data~16_regout ),
	.datad(\rtl~6_combout ),
	.cin(gnd),
	.combout(\bus|memory|memory_data~34_combout ),
	.cout());
// synopsys translate_off
defparam \bus|memory|memory_data~34 .lut_mask = 16'hAAF0;
defparam \bus|memory|memory_data~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X3_Y12_N7
cycloneii_lcell_ff \bus|memory|memory_data~24 (
	.clk(\SW~combout [17]),
	.datain(\bus|memory|memory_data~33_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bus|memory|memory_data~24_regout ));

// Location: LCCOMB_X2_Y13_N0
cycloneii_lcell_comb \rtl~5 (
// Equation(s):
// \rtl~5_combout  = (\bus|memory_write~regout  & (\bus|memory_address [2] & (\bus|memory_address [1] & !\bus|memory_address [0])))

	.dataa(\bus|memory_write~regout ),
	.datab(\bus|memory_address [2]),
	.datac(\bus|memory_address [1]),
	.datad(\bus|memory_address [0]),
	.cin(gnd),
	.combout(\rtl~5_combout ),
	.cout());
// synopsys translate_off
defparam \rtl~5 .lut_mask = 16'h0080;
defparam \rtl~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X3_Y12_N6
cycloneii_lcell_comb \bus|memory|memory_data~33 (
// Equation(s):
// \bus|memory|memory_data~33_combout  = (\rtl~5_combout  & (\bus|memory_data_in [0])) # (!\rtl~5_combout  & ((\bus|memory|memory_data~24_regout )))

	.dataa(\bus|memory_data_in [0]),
	.datab(vcc),
	.datac(\bus|memory|memory_data~24_regout ),
	.datad(\rtl~5_combout ),
	.cin(gnd),
	.combout(\bus|memory|memory_data~33_combout ),
	.cout());
// synopsys translate_off
defparam \bus|memory|memory_data~33 .lut_mask = 16'hAAF0;
defparam \bus|memory|memory_data~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X3_Y12_N28
cycloneii_lcell_comb \bus|memory|memory_data~35 (
// Equation(s):
// \bus|memory|memory_data~35_combout  = (\bus|memory_address [0] & (\bus|memory_address [1])) # (!\bus|memory_address [0] & ((\bus|memory_address [1] & ((\bus|memory|memory_data~33_combout ))) # (!\bus|memory_address [1] & 
// (\bus|memory|memory_data~34_combout ))))

	.dataa(\bus|memory_address [0]),
	.datab(\bus|memory_address [1]),
	.datac(\bus|memory|memory_data~34_combout ),
	.datad(\bus|memory|memory_data~33_combout ),
	.cin(gnd),
	.combout(\bus|memory|memory_data~35_combout ),
	.cout());
// synopsys translate_off
defparam \bus|memory|memory_data~35 .lut_mask = 16'hDC98;
defparam \bus|memory|memory_data~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y12_N10
cycloneii_lcell_comb \bus|memory|memory_data~37 (
// Equation(s):
// \bus|memory|memory_data~37_combout  = (\bus|memory_address [0] & ((\bus|memory|memory_data~35_combout  & ((\bus|memory|memory_data~36_combout ))) # (!\bus|memory|memory_data~35_combout  & (\bus|memory|memory_data~32_combout )))) # (!\bus|memory_address 
// [0] & (((\bus|memory|memory_data~35_combout ))))

	.dataa(\bus|memory|memory_data~32_combout ),
	.datab(\bus|memory_address [0]),
	.datac(\bus|memory|memory_data~36_combout ),
	.datad(\bus|memory|memory_data~35_combout ),
	.cin(gnd),
	.combout(\bus|memory|memory_data~37_combout ),
	.cout());
// synopsys translate_off
defparam \bus|memory|memory_data~37 .lut_mask = 16'hF388;
defparam \bus|memory|memory_data~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y13_N18
cycloneii_lcell_comb \rtl~2 (
// Equation(s):
// \rtl~2_combout  = (\bus|memory_write~regout  & (!\bus|memory_address [2] & (!\bus|memory_address [1] & !\bus|memory_address [0])))

	.dataa(\bus|memory_write~regout ),
	.datab(\bus|memory_address [2]),
	.datac(\bus|memory_address [1]),
	.datad(\bus|memory_address [0]),
	.cin(gnd),
	.combout(\rtl~2_combout ),
	.cout());
// synopsys translate_off
defparam \rtl~2 .lut_mask = 16'h0002;
defparam \rtl~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X3_Y12_N31
cycloneii_lcell_ff \bus|memory|memory_data~0 (
	.clk(\SW~combout [17]),
	.datain(\bus|memory|memory_data~40_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bus|memory|memory_data~0_regout ));

// Location: LCCOMB_X3_Y12_N30
cycloneii_lcell_comb \bus|memory|memory_data~40 (
// Equation(s):
// \bus|memory|memory_data~40_combout  = (\rtl~2_combout  & ((\bus|memory_data_in [0]))) # (!\rtl~2_combout  & (\bus|memory|memory_data~0_regout ))

	.dataa(vcc),
	.datab(\rtl~2_combout ),
	.datac(\bus|memory|memory_data~0_regout ),
	.datad(\bus|memory_data_in [0]),
	.cin(gnd),
	.combout(\bus|memory|memory_data~40_combout ),
	.cout());
// synopsys translate_off
defparam \bus|memory|memory_data~40 .lut_mask = 16'hFC30;
defparam \bus|memory|memory_data~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X3_Y12_N16
cycloneii_lcell_comb \bus|memory|memory_data~41 (
// Equation(s):
// \bus|memory|memory_data~41_combout  = (\bus|memory_address [0] & ((\bus|memory|memory_data~39_combout ) # ((\bus|memory_address [1])))) # (!\bus|memory_address [0] & (((\bus|memory|memory_data~40_combout  & !\bus|memory_address [1]))))

	.dataa(\bus|memory|memory_data~39_combout ),
	.datab(\bus|memory|memory_data~40_combout ),
	.datac(\bus|memory_address [0]),
	.datad(\bus|memory_address [1]),
	.cin(gnd),
	.combout(\bus|memory|memory_data~41_combout ),
	.cout());
// synopsys translate_off
defparam \bus|memory|memory_data~41 .lut_mask = 16'hF0AC;
defparam \bus|memory|memory_data~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X3_Y12_N23
cycloneii_lcell_ff \bus|memory|memory_data~8 (
	.clk(\SW~combout [17]),
	.datain(\bus|memory|memory_data~38_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bus|memory|memory_data~8_regout ));

// Location: LCCOMB_X2_Y13_N6
cycloneii_lcell_comb \rtl~0 (
// Equation(s):
// \rtl~0_combout  = (\bus|memory_write~regout  & (!\bus|memory_address [2] & (\bus|memory_address [1] & !\bus|memory_address [0])))

	.dataa(\bus|memory_write~regout ),
	.datab(\bus|memory_address [2]),
	.datac(\bus|memory_address [1]),
	.datad(\bus|memory_address [0]),
	.cin(gnd),
	.combout(\rtl~0_combout ),
	.cout());
// synopsys translate_off
defparam \rtl~0 .lut_mask = 16'h0020;
defparam \rtl~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X3_Y12_N22
cycloneii_lcell_comb \bus|memory|memory_data~38 (
// Equation(s):
// \bus|memory|memory_data~38_combout  = (\rtl~0_combout  & (\bus|memory_data_in [0])) # (!\rtl~0_combout  & ((\bus|memory|memory_data~8_regout )))

	.dataa(\bus|memory_data_in [0]),
	.datab(vcc),
	.datac(\bus|memory|memory_data~8_regout ),
	.datad(\rtl~0_combout ),
	.cin(gnd),
	.combout(\bus|memory|memory_data~38_combout ),
	.cout());
// synopsys translate_off
defparam \bus|memory|memory_data~38 .lut_mask = 16'hAAF0;
defparam \bus|memory|memory_data~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X3_Y12_N18
cycloneii_lcell_comb \bus|memory|memory_data~43 (
// Equation(s):
// \bus|memory|memory_data~43_combout  = (\bus|memory_address [1] & ((\bus|memory|memory_data~41_combout  & (\bus|memory|memory_data~42_combout )) # (!\bus|memory|memory_data~41_combout  & ((\bus|memory|memory_data~38_combout ))))) # (!\bus|memory_address 
// [1] & (((\bus|memory|memory_data~41_combout ))))

	.dataa(\bus|memory|memory_data~42_combout ),
	.datab(\bus|memory_address [1]),
	.datac(\bus|memory|memory_data~41_combout ),
	.datad(\bus|memory|memory_data~38_combout ),
	.cin(gnd),
	.combout(\bus|memory|memory_data~43_combout ),
	.cout());
// synopsys translate_off
defparam \bus|memory|memory_data~43 .lut_mask = 16'hBCB0;
defparam \bus|memory|memory_data~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X3_Y12_N8
cycloneii_lcell_comb \bus|memory|memory_data~44 (
// Equation(s):
// \bus|memory|memory_data~44_combout  = (\bus|memory_address [2] & (\bus|memory|memory_data~37_combout )) # (!\bus|memory_address [2] & ((\bus|memory|memory_data~43_combout )))

	.dataa(\bus|memory_address [2]),
	.datab(vcc),
	.datac(\bus|memory|memory_data~37_combout ),
	.datad(\bus|memory|memory_data~43_combout ),
	.cin(gnd),
	.combout(\bus|memory|memory_data~44_combout ),
	.cout());
// synopsys translate_off
defparam \bus|memory|memory_data~44 .lut_mask = 16'hF5A0;
defparam \bus|memory|memory_data~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X3_Y12_N9
cycloneii_lcell_ff \bus|memory|data_out[0] (
	.clk(\SW~combout [17]),
	.datain(\bus|memory|memory_data~44_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bus|memory|data_out [0]));

// Location: LCCOMB_X3_Y12_N4
cycloneii_lcell_comb \bus|bus_in_cpu2~8 (
// Equation(s):
// \bus|bus_in_cpu2~8_combout  = (\bus|bus_in_cpu2[3]~7_combout  & ((\bus|cpu1|bus_out [0]))) # (!\bus|bus_in_cpu2[3]~7_combout  & (\bus|memory|data_out [0]))

	.dataa(vcc),
	.datab(\bus|bus_in_cpu2[3]~7_combout ),
	.datac(\bus|memory|data_out [0]),
	.datad(\bus|cpu1|bus_out [0]),
	.cin(gnd),
	.combout(\bus|bus_in_cpu2~8_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bus_in_cpu2~8 .lut_mask = 16'hFC30;
defparam \bus|bus_in_cpu2~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X3_Y12_N5
cycloneii_lcell_ff \bus|bus_in_cpu2[0] (
	.clk(\SW~combout [17]),
	.datain(\bus|bus_in_cpu2~8_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bus|bus_in_cpu2~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bus|bus_in_cpu2 [0]));

// Location: LCCOMB_X6_Y15_N14
cycloneii_lcell_comb \bus|cpu2|Selector27~1 (
// Equation(s):
// \bus|cpu2|Selector27~1_combout  = (\bus|cpu2|Selector27~0_combout  & (((\bus|bus_in_cpu2 [0]) # (!\bus|cpu2|data_cb[3]~0_combout )))) # (!\bus|cpu2|Selector27~0_combout  & (\bus|cpu2|cb1|current_data [0] & ((\bus|cpu2|data_cb[3]~0_combout ))))

	.dataa(\bus|cpu2|Selector27~0_combout ),
	.datab(\bus|cpu2|cb1|current_data [0]),
	.datac(\bus|bus_in_cpu2 [0]),
	.datad(\bus|cpu2|data_cb[3]~0_combout ),
	.cin(gnd),
	.combout(\bus|cpu2|Selector27~1_combout ),
	.cout());
// synopsys translate_off
defparam \bus|cpu2|Selector27~1 .lut_mask = 16'hE4AA;
defparam \bus|cpu2|Selector27~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X6_Y15_N15
cycloneii_lcell_ff \bus|cpu2|data_cb[0] (
	.clk(\SW~combout [17]),
	.datain(\bus|cpu2|Selector27~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bus|cpu2|address_cb[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bus|cpu2|data_cb [0]));

// Location: LCFF_X6_Y15_N21
cycloneii_lcell_ff \bus|cpu2|cb2|current_data[0] (
	.clk(\bus|cpu2|activate_cb_2~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\bus|cpu2|data_cb [0]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bus|cpu2|write_cb2~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bus|cpu2|cb2|current_data [0]));

// Location: LCCOMB_X2_Y15_N8
cycloneii_lcell_comb \bus|cpu2|Selector32~0 (
// Equation(s):
// \bus|cpu2|Selector32~0_combout  = (\bus|cpu2|address_reg [0] & ((\bus|cpu2|cb2|current_data [0]))) # (!\bus|cpu2|address_reg [0] & (\bus|cpu2|cb1|current_data [0]))

	.dataa(\bus|cpu2|cb1|current_data [0]),
	.datab(vcc),
	.datac(\bus|cpu2|address_reg [0]),
	.datad(\bus|cpu2|cb2|current_data [0]),
	.cin(gnd),
	.combout(\bus|cpu2|Selector32~0_combout ),
	.cout());
// synopsys translate_off
defparam \bus|cpu2|Selector32~0 .lut_mask = 16'hFA0A;
defparam \bus|cpu2|Selector32~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X2_Y15_N9
cycloneii_lcell_ff \bus|cpu2|data_out[0] (
	.clk(\SW~combout [17]),
	.datain(\bus|cpu2|Selector32~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bus|cpu2|Selector17~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bus|cpu2|data_out [0]));

// Location: LCFF_X1_Y13_N25
cycloneii_lcell_ff \bus|memory|memory_data~10 (
	.clk(\SW~combout [17]),
	.datain(\bus|memory|memory_data~64_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bus|memory|memory_data~10_regout ));

// Location: LCCOMB_X10_Y13_N10
cycloneii_lcell_comb \bus|cpu1|cb2|current_data[2]~feeder (
// Equation(s):
// \bus|cpu1|cb2|current_data[2]~feeder_combout  = \bus|cpu1|data_cb [2]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\bus|cpu1|data_cb [2]),
	.cin(gnd),
	.combout(\bus|cpu1|cb2|current_data[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \bus|cpu1|cb2|current_data[2]~feeder .lut_mask = 16'hFF00;
defparam \bus|cpu1|cb2|current_data[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X10_Y13_N11
cycloneii_lcell_ff \bus|cpu1|cb2|current_data[2] (
	.clk(\bus|cpu1|activate_cb_2~clkctrl_outclk ),
	.datain(\bus|cpu1|cb2|current_data[2]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bus|cpu1|write_cb2~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bus|cpu1|cb2|current_data [2]));

// Location: LCCOMB_X9_Y13_N26
cycloneii_lcell_comb \bus|cpu1|Selector25~0 (
// Equation(s):
// \bus|cpu1|Selector25~0_combout  = (\bus|cpu1|state.00~regout  & ((\bus|cpu1|data_in_reg [2]) # ((\bus|cpu1|data_cb[2]~0_combout )))) # (!\bus|cpu1|state.00~regout  & (((\bus|cpu1|cb2|current_data [2] & !\bus|cpu1|data_cb[2]~0_combout ))))

	.dataa(\bus|cpu1|data_in_reg [2]),
	.datab(\bus|cpu1|state.00~regout ),
	.datac(\bus|cpu1|cb2|current_data [2]),
	.datad(\bus|cpu1|data_cb[2]~0_combout ),
	.cin(gnd),
	.combout(\bus|cpu1|Selector25~0_combout ),
	.cout());
// synopsys translate_off
defparam \bus|cpu1|Selector25~0 .lut_mask = 16'hCCB8;
defparam \bus|cpu1|Selector25~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y13_N14
cycloneii_lcell_comb \bus|cpu1|Selector25~1 (
// Equation(s):
// \bus|cpu1|Selector25~1_combout  = (\bus|cpu1|data_cb[2]~0_combout  & ((\bus|cpu1|Selector25~0_combout  & (\bus|bus_in_cpu1 [2])) # (!\bus|cpu1|Selector25~0_combout  & ((\bus|cpu1|cb1|current_data [2]))))) # (!\bus|cpu1|data_cb[2]~0_combout  & 
// (((\bus|cpu1|Selector25~0_combout ))))

	.dataa(\bus|bus_in_cpu1 [2]),
	.datab(\bus|cpu1|data_cb[2]~0_combout ),
	.datac(\bus|cpu1|cb1|current_data [2]),
	.datad(\bus|cpu1|Selector25~0_combout ),
	.cin(gnd),
	.combout(\bus|cpu1|Selector25~1_combout ),
	.cout());
// synopsys translate_off
defparam \bus|cpu1|Selector25~1 .lut_mask = 16'hBBC0;
defparam \bus|cpu1|Selector25~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X9_Y13_N15
cycloneii_lcell_ff \bus|cpu1|data_cb[2] (
	.clk(\SW~combout [17]),
	.datain(\bus|cpu1|Selector25~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bus|cpu1|address_cb[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bus|cpu1|data_cb [2]));

// Location: LCCOMB_X9_Y13_N24
cycloneii_lcell_comb \bus|cpu1|cb1|current_data[2]~feeder (
// Equation(s):
// \bus|cpu1|cb1|current_data[2]~feeder_combout  = \bus|cpu1|data_cb [2]

	.dataa(vcc),
	.datab(vcc),
	.datac(\bus|cpu1|data_cb [2]),
	.datad(vcc),
	.cin(gnd),
	.combout(\bus|cpu1|cb1|current_data[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \bus|cpu1|cb1|current_data[2]~feeder .lut_mask = 16'hF0F0;
defparam \bus|cpu1|cb1|current_data[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X9_Y13_N25
cycloneii_lcell_ff \bus|cpu1|cb1|current_data[2] (
	.clk(\bus|cpu1|activate_cb_1~clkctrl_outclk ),
	.datain(\bus|cpu1|cb1|current_data[2]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bus|cpu1|write_cb1~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bus|cpu1|cb1|current_data [2]));

// Location: LCCOMB_X6_Y13_N10
cycloneii_lcell_comb \bus|cpu1|Selector10~0 (
// Equation(s):
// \bus|cpu1|Selector10~0_combout  = (!\bus|cpu1|bus_out[0]~6_combout  & ((\bus|cpu1|Equal2~1_combout  & ((\bus|cpu1|cb1|current_data [2]))) # (!\bus|cpu1|Equal2~1_combout  & (\bus|cpu1|cb2|current_data [2]))))

	.dataa(\bus|cpu1|cb2|current_data [2]),
	.datab(\bus|cpu1|cb1|current_data [2]),
	.datac(\bus|cpu1|Equal2~1_combout ),
	.datad(\bus|cpu1|bus_out[0]~6_combout ),
	.cin(gnd),
	.combout(\bus|cpu1|Selector10~0_combout ),
	.cout());
// synopsys translate_off
defparam \bus|cpu1|Selector10~0 .lut_mask = 16'h00CA;
defparam \bus|cpu1|Selector10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X6_Y13_N11
cycloneii_lcell_ff \bus|cpu1|bus_out[2] (
	.clk(\SW~combout [17]),
	.datain(\bus|cpu1|Selector10~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bus|cpu1|bus_out[6]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bus|cpu1|bus_out [2]));

// Location: LCCOMB_X3_Y15_N26
cycloneii_lcell_comb \bus|cpu2|bus_out[3]~6 (
// Equation(s):
// \bus|cpu2|bus_out[3]~6_combout  = (\bus|cpu2|state.11~regout ) # ((\bus|cpu2|state.01~regout ) # (!\bus|cpu2|bus_out[3]~2_combout ))

	.dataa(vcc),
	.datab(\bus|cpu2|state.11~regout ),
	.datac(\bus|cpu2|state.01~regout ),
	.datad(\bus|cpu2|bus_out[3]~2_combout ),
	.cin(gnd),
	.combout(\bus|cpu2|bus_out[3]~6_combout ),
	.cout());
// synopsys translate_off
defparam \bus|cpu2|bus_out[3]~6 .lut_mask = 16'hFCFF;
defparam \bus|cpu2|bus_out[3]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y15_N28
cycloneii_lcell_comb \bus|cpu2|Selector10~0 (
// Equation(s):
// \bus|cpu2|Selector10~0_combout  = (!\bus|cpu2|bus_out[3]~6_combout  & ((\bus|cpu2|Equal2~1_combout  & (\bus|cpu2|cb1|current_data [2])) # (!\bus|cpu2|Equal2~1_combout  & ((\bus|cpu2|cb2|current_data [2])))))

	.dataa(\bus|cpu2|cb1|current_data [2]),
	.datab(\bus|cpu2|Equal2~1_combout ),
	.datac(\bus|cpu2|bus_out[3]~6_combout ),
	.datad(\bus|cpu2|cb2|current_data [2]),
	.cin(gnd),
	.combout(\bus|cpu2|Selector10~0_combout ),
	.cout());
// synopsys translate_off
defparam \bus|cpu2|Selector10~0 .lut_mask = 16'h0B08;
defparam \bus|cpu2|Selector10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X2_Y15_N29
cycloneii_lcell_ff \bus|cpu2|bus_out[2] (
	.clk(\SW~combout [17]),
	.datain(\bus|cpu2|Selector10~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bus|cpu2|bus_out[5]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bus|cpu2|bus_out [2]));

// Location: LCCOMB_X2_Y13_N28
cycloneii_lcell_comb \bus|memory_data_in~2 (
// Equation(s):
// \bus|memory_data_in~2_combout  = (\bus|cpu1|bus_out [9] & (\bus|cpu1|bus_out [2])) # (!\bus|cpu1|bus_out [9] & ((\bus|cpu1|bus_out [11] & (\bus|cpu1|bus_out [2])) # (!\bus|cpu1|bus_out [11] & ((\bus|cpu2|bus_out [2])))))

	.dataa(\bus|cpu1|bus_out [9]),
	.datab(\bus|cpu1|bus_out [2]),
	.datac(\bus|cpu2|bus_out [2]),
	.datad(\bus|cpu1|bus_out [11]),
	.cin(gnd),
	.combout(\bus|memory_data_in~2_combout ),
	.cout());
// synopsys translate_off
defparam \bus|memory_data_in~2 .lut_mask = 16'hCCD8;
defparam \bus|memory_data_in~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X2_Y13_N29
cycloneii_lcell_ff \bus|memory_data_in[2] (
	.clk(\SW~combout [17]),
	.datain(\bus|memory_data_in~2_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bus|state~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bus|memory_data_in [2]));

// Location: LCCOMB_X1_Y13_N24
cycloneii_lcell_comb \bus|memory|memory_data~64 (
// Equation(s):
// \bus|memory|memory_data~64_combout  = (\rtl~0_combout  & ((\bus|memory_data_in [2]))) # (!\rtl~0_combout  & (\bus|memory|memory_data~10_regout ))

	.dataa(\rtl~0_combout ),
	.datab(vcc),
	.datac(\bus|memory|memory_data~10_regout ),
	.datad(\bus|memory_data_in [2]),
	.cin(gnd),
	.combout(\bus|memory|memory_data~64_combout ),
	.cout());
// synopsys translate_off
defparam \bus|memory|memory_data~64 .lut_mask = 16'hFA50;
defparam \bus|memory|memory_data~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X1_Y13_N31
cycloneii_lcell_ff \bus|memory|memory_data~14 (
	.clk(\SW~combout [17]),
	.datain(\bus|memory|memory_data~68_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bus|memory|memory_data~14_regout ));

// Location: LCCOMB_X1_Y13_N30
cycloneii_lcell_comb \bus|memory|memory_data~68 (
// Equation(s):
// \bus|memory|memory_data~68_combout  = (\rtl~3_combout  & ((\bus|memory_data_in [2]))) # (!\rtl~3_combout  & (\bus|memory|memory_data~14_regout ))

	.dataa(\rtl~3_combout ),
	.datab(vcc),
	.datac(\bus|memory|memory_data~14_regout ),
	.datad(\bus|memory_data_in [2]),
	.cin(gnd),
	.combout(\bus|memory|memory_data~68_combout ),
	.cout());
// synopsys translate_off
defparam \bus|memory|memory_data~68 .lut_mask = 16'hFA50;
defparam \bus|memory|memory_data~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y13_N12
cycloneii_lcell_comb \rtl~1 (
// Equation(s):
// \rtl~1_combout  = (\bus|memory_write~regout  & (!\bus|memory_address [2] & (!\bus|memory_address [1] & \bus|memory_address [0])))

	.dataa(\bus|memory_write~regout ),
	.datab(\bus|memory_address [2]),
	.datac(\bus|memory_address [1]),
	.datad(\bus|memory_address [0]),
	.cin(gnd),
	.combout(\rtl~1_combout ),
	.cout());
// synopsys translate_off
defparam \rtl~1 .lut_mask = 16'h0200;
defparam \rtl~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X1_Y13_N19
cycloneii_lcell_ff \bus|memory|memory_data~6 (
	.clk(\SW~combout [17]),
	.datain(\bus|memory|memory_data~65_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bus|memory|memory_data~6_regout ));

// Location: LCCOMB_X1_Y13_N18
cycloneii_lcell_comb \bus|memory|memory_data~65 (
// Equation(s):
// \bus|memory|memory_data~65_combout  = (\rtl~1_combout  & ((\bus|memory_data_in [2]))) # (!\rtl~1_combout  & (\bus|memory|memory_data~6_regout ))

	.dataa(vcc),
	.datab(\rtl~1_combout ),
	.datac(\bus|memory|memory_data~6_regout ),
	.datad(\bus|memory_data_in [2]),
	.cin(gnd),
	.combout(\bus|memory|memory_data~65_combout ),
	.cout());
// synopsys translate_off
defparam \bus|memory|memory_data~65 .lut_mask = 16'hFC30;
defparam \bus|memory|memory_data~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X1_Y13_N17
cycloneii_lcell_ff \bus|memory|memory_data~2 (
	.clk(\SW~combout [17]),
	.datain(\bus|memory|memory_data~66_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bus|memory|memory_data~2_regout ));

// Location: LCCOMB_X1_Y13_N16
cycloneii_lcell_comb \bus|memory|memory_data~66 (
// Equation(s):
// \bus|memory|memory_data~66_combout  = (\rtl~2_combout  & ((\bus|memory_data_in [2]))) # (!\rtl~2_combout  & (\bus|memory|memory_data~2_regout ))

	.dataa(vcc),
	.datab(\rtl~2_combout ),
	.datac(\bus|memory|memory_data~2_regout ),
	.datad(\bus|memory_data_in [2]),
	.cin(gnd),
	.combout(\bus|memory|memory_data~66_combout ),
	.cout());
// synopsys translate_off
defparam \bus|memory|memory_data~66 .lut_mask = 16'hFC30;
defparam \bus|memory|memory_data~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y13_N2
cycloneii_lcell_comb \bus|memory|memory_data~67 (
// Equation(s):
// \bus|memory|memory_data~67_combout  = (\bus|memory_address [1] & (\bus|memory_address [0])) # (!\bus|memory_address [1] & ((\bus|memory_address [0] & (\bus|memory|memory_data~65_combout )) # (!\bus|memory_address [0] & ((\bus|memory|memory_data~66_combout 
// )))))

	.dataa(\bus|memory_address [1]),
	.datab(\bus|memory_address [0]),
	.datac(\bus|memory|memory_data~65_combout ),
	.datad(\bus|memory|memory_data~66_combout ),
	.cin(gnd),
	.combout(\bus|memory|memory_data~67_combout ),
	.cout());
// synopsys translate_off
defparam \bus|memory|memory_data~67 .lut_mask = 16'hD9C8;
defparam \bus|memory|memory_data~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y13_N20
cycloneii_lcell_comb \bus|memory|memory_data~69 (
// Equation(s):
// \bus|memory|memory_data~69_combout  = (\bus|memory_address [1] & ((\bus|memory|memory_data~67_combout  & ((\bus|memory|memory_data~68_combout ))) # (!\bus|memory|memory_data~67_combout  & (\bus|memory|memory_data~64_combout )))) # (!\bus|memory_address 
// [1] & (((\bus|memory|memory_data~67_combout ))))

	.dataa(\bus|memory_address [1]),
	.datab(\bus|memory|memory_data~64_combout ),
	.datac(\bus|memory|memory_data~68_combout ),
	.datad(\bus|memory|memory_data~67_combout ),
	.cin(gnd),
	.combout(\bus|memory|memory_data~69_combout ),
	.cout());
// synopsys translate_off
defparam \bus|memory|memory_data~69 .lut_mask = 16'hF588;
defparam \bus|memory|memory_data~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y13_N26
cycloneii_lcell_comb \rtl~4 (
// Equation(s):
// \rtl~4_combout  = (\bus|memory_address [2] & (\bus|memory_address [0] & (\bus|memory_write~regout  & !\bus|memory_address [1])))

	.dataa(\bus|memory_address [2]),
	.datab(\bus|memory_address [0]),
	.datac(\bus|memory_write~regout ),
	.datad(\bus|memory_address [1]),
	.cin(gnd),
	.combout(\rtl~4_combout ),
	.cout());
// synopsys translate_off
defparam \rtl~4 .lut_mask = 16'h0080;
defparam \rtl~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X1_Y13_N1
cycloneii_lcell_ff \bus|memory|memory_data~22 (
	.clk(\SW~combout [17]),
	.datain(\bus|memory|memory_data~58_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bus|memory|memory_data~22_regout ));

// Location: LCCOMB_X1_Y13_N0
cycloneii_lcell_comb \bus|memory|memory_data~58 (
// Equation(s):
// \bus|memory|memory_data~58_combout  = (\rtl~4_combout  & ((\bus|memory_data_in [2]))) # (!\rtl~4_combout  & (\bus|memory|memory_data~22_regout ))

	.dataa(vcc),
	.datab(\rtl~4_combout ),
	.datac(\bus|memory|memory_data~22_regout ),
	.datad(\bus|memory_data_in [2]),
	.cin(gnd),
	.combout(\bus|memory|memory_data~58_combout ),
	.cout());
// synopsys translate_off
defparam \bus|memory|memory_data~58 .lut_mask = 16'hFC30;
defparam \bus|memory|memory_data~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X1_Y13_N23
cycloneii_lcell_ff \bus|memory|memory_data~30 (
	.clk(\SW~combout [17]),
	.datain(\bus|memory|memory_data~62_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bus|memory|memory_data~30_regout ));

// Location: LCCOMB_X1_Y13_N22
cycloneii_lcell_comb \bus|memory|memory_data~62 (
// Equation(s):
// \bus|memory|memory_data~62_combout  = (\rtl~7_combout  & ((\bus|memory_data_in [2]))) # (!\rtl~7_combout  & (\bus|memory|memory_data~30_regout ))

	.dataa(vcc),
	.datab(\rtl~7_combout ),
	.datac(\bus|memory|memory_data~30_regout ),
	.datad(\bus|memory_data_in [2]),
	.cin(gnd),
	.combout(\bus|memory|memory_data~62_combout ),
	.cout());
// synopsys translate_off
defparam \bus|memory|memory_data~62 .lut_mask = 16'hFC30;
defparam \bus|memory|memory_data~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y13_N8
cycloneii_lcell_comb \bus|memory|memory_data~63 (
// Equation(s):
// \bus|memory|memory_data~63_combout  = (\bus|memory|memory_data~61_combout  & (((\bus|memory|memory_data~62_combout )) # (!\bus|memory_address [0]))) # (!\bus|memory|memory_data~61_combout  & (\bus|memory_address [0] & (\bus|memory|memory_data~58_combout 
// )))

	.dataa(\bus|memory|memory_data~61_combout ),
	.datab(\bus|memory_address [0]),
	.datac(\bus|memory|memory_data~58_combout ),
	.datad(\bus|memory|memory_data~62_combout ),
	.cin(gnd),
	.combout(\bus|memory|memory_data~63_combout ),
	.cout());
// synopsys translate_off
defparam \bus|memory|memory_data~63 .lut_mask = 16'hEA62;
defparam \bus|memory|memory_data~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y13_N6
cycloneii_lcell_comb \bus|memory|memory_data~70 (
// Equation(s):
// \bus|memory|memory_data~70_combout  = (\bus|memory_address [2] & ((\bus|memory|memory_data~63_combout ))) # (!\bus|memory_address [2] & (\bus|memory|memory_data~69_combout ))

	.dataa(vcc),
	.datab(\bus|memory|memory_data~69_combout ),
	.datac(\bus|memory|memory_data~63_combout ),
	.datad(\bus|memory_address [2]),
	.cin(gnd),
	.combout(\bus|memory|memory_data~70_combout ),
	.cout());
// synopsys translate_off
defparam \bus|memory|memory_data~70 .lut_mask = 16'hF0CC;
defparam \bus|memory|memory_data~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X1_Y13_N7
cycloneii_lcell_ff \bus|memory|data_out[2] (
	.clk(\SW~combout [17]),
	.datain(\bus|memory|memory_data~70_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bus|memory|data_out [2]));

// Location: LCCOMB_X3_Y12_N12
cycloneii_lcell_comb \bus|bus_in_cpu2~10 (
// Equation(s):
// \bus|bus_in_cpu2~10_combout  = (\bus|bus_in_cpu2[3]~7_combout  & ((\bus|cpu1|bus_out [2]))) # (!\bus|bus_in_cpu2[3]~7_combout  & (\bus|memory|data_out [2]))

	.dataa(vcc),
	.datab(\bus|bus_in_cpu2[3]~7_combout ),
	.datac(\bus|memory|data_out [2]),
	.datad(\bus|cpu1|bus_out [2]),
	.cin(gnd),
	.combout(\bus|bus_in_cpu2~10_combout ),
	.cout());
// synopsys translate_off
defparam \bus|bus_in_cpu2~10 .lut_mask = 16'hFC30;
defparam \bus|bus_in_cpu2~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X3_Y12_N13
cycloneii_lcell_ff \bus|bus_in_cpu2[2] (
	.clk(\SW~combout [17]),
	.datain(\bus|bus_in_cpu2~10_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bus|bus_in_cpu2~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bus|bus_in_cpu2 [2]));

// Location: LCCOMB_X6_Y15_N24
cycloneii_lcell_comb \bus|cpu2|Selector25~0 (
// Equation(s):
// \bus|cpu2|Selector25~0_combout  = (\bus|cpu2|state.00~regout  & ((\bus|cpu2|data_in_reg [2]) # ((\bus|cpu2|data_cb[3]~0_combout )))) # (!\bus|cpu2|state.00~regout  & (((\bus|cpu2|cb2|current_data [2] & !\bus|cpu2|data_cb[3]~0_combout ))))

	.dataa(\bus|cpu2|data_in_reg [2]),
	.datab(\bus|cpu2|cb2|current_data [2]),
	.datac(\bus|cpu2|state.00~regout ),
	.datad(\bus|cpu2|data_cb[3]~0_combout ),
	.cin(gnd),
	.combout(\bus|cpu2|Selector25~0_combout ),
	.cout());
// synopsys translate_off
defparam \bus|cpu2|Selector25~0 .lut_mask = 16'hF0AC;
defparam \bus|cpu2|Selector25~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y15_N16
cycloneii_lcell_comb \bus|cpu2|Selector25~1 (
// Equation(s):
// \bus|cpu2|Selector25~1_combout  = (\bus|cpu2|Selector25~0_combout  & (((\bus|bus_in_cpu2 [2]) # (!\bus|cpu2|data_cb[3]~0_combout )))) # (!\bus|cpu2|Selector25~0_combout  & (\bus|cpu2|cb1|current_data [2] & ((\bus|cpu2|data_cb[3]~0_combout ))))

	.dataa(\bus|cpu2|cb1|current_data [2]),
	.datab(\bus|bus_in_cpu2 [2]),
	.datac(\bus|cpu2|Selector25~0_combout ),
	.datad(\bus|cpu2|data_cb[3]~0_combout ),
	.cin(gnd),
	.combout(\bus|cpu2|Selector25~1_combout ),
	.cout());
// synopsys translate_off
defparam \bus|cpu2|Selector25~1 .lut_mask = 16'hCAF0;
defparam \bus|cpu2|Selector25~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X6_Y15_N17
cycloneii_lcell_ff \bus|cpu2|data_cb[2] (
	.clk(\SW~combout [17]),
	.datain(\bus|cpu2|Selector25~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bus|cpu2|address_cb[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bus|cpu2|data_cb [2]));

// Location: LCFF_X6_Y15_N31
cycloneii_lcell_ff \bus|cpu2|cb2|current_data[2] (
	.clk(\bus|cpu2|activate_cb_2~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\bus|cpu2|data_cb [2]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bus|cpu2|write_cb2~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bus|cpu2|cb2|current_data [2]));

// Location: LCCOMB_X2_Y15_N24
cycloneii_lcell_comb \bus|cpu2|Selector30~0 (
// Equation(s):
// \bus|cpu2|Selector30~0_combout  = (\bus|cpu2|address_reg [0] & ((\bus|cpu2|cb2|current_data [2]))) # (!\bus|cpu2|address_reg [0] & (\bus|cpu2|cb1|current_data [2]))

	.dataa(\bus|cpu2|cb1|current_data [2]),
	.datab(vcc),
	.datac(\bus|cpu2|address_reg [0]),
	.datad(\bus|cpu2|cb2|current_data [2]),
	.cin(gnd),
	.combout(\bus|cpu2|Selector30~0_combout ),
	.cout());
// synopsys translate_off
defparam \bus|cpu2|Selector30~0 .lut_mask = 16'hFA0A;
defparam \bus|cpu2|Selector30~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X2_Y15_N25
cycloneii_lcell_ff \bus|cpu2|data_out[2] (
	.clk(\SW~combout [17]),
	.datain(\bus|cpu2|Selector30~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bus|cpu2|Selector17~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bus|cpu2|data_out [2]));

// Location: LCCOMB_X1_Y15_N20
cycloneii_lcell_comb \display_data2|WideOr6~0 (
// Equation(s):
// \display_data2|WideOr6~0_combout  = (\bus|cpu2|data_out [0] & ((\bus|cpu2|data_out [3]) # (\bus|cpu2|data_out [1] $ (\bus|cpu2|data_out [2])))) # (!\bus|cpu2|data_out [0] & ((\bus|cpu2|data_out [1]) # (\bus|cpu2|data_out [3] $ (\bus|cpu2|data_out [2]))))

	.dataa(\bus|cpu2|data_out [3]),
	.datab(\bus|cpu2|data_out [1]),
	.datac(\bus|cpu2|data_out [0]),
	.datad(\bus|cpu2|data_out [2]),
	.cin(gnd),
	.combout(\display_data2|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \display_data2|WideOr6~0 .lut_mask = 16'hBDEE;
defparam \display_data2|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y15_N26
cycloneii_lcell_comb \display_data2|WideOr5~0 (
// Equation(s):
// \display_data2|WideOr5~0_combout  = (\bus|cpu2|data_out [1] & (!\bus|cpu2|data_out [3] & ((\bus|cpu2|data_out [0]) # (!\bus|cpu2|data_out [2])))) # (!\bus|cpu2|data_out [1] & (\bus|cpu2|data_out [0] & (\bus|cpu2|data_out [3] $ (!\bus|cpu2|data_out [2]))))

	.dataa(\bus|cpu2|data_out [3]),
	.datab(\bus|cpu2|data_out [1]),
	.datac(\bus|cpu2|data_out [0]),
	.datad(\bus|cpu2|data_out [2]),
	.cin(gnd),
	.combout(\display_data2|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \display_data2|WideOr5~0 .lut_mask = 16'h6054;
defparam \display_data2|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y15_N4
cycloneii_lcell_comb \display_data2|WideOr4~0 (
// Equation(s):
// \display_data2|WideOr4~0_combout  = (\bus|cpu2|data_out [1] & (!\bus|cpu2|data_out [3] & (\bus|cpu2|data_out [0]))) # (!\bus|cpu2|data_out [1] & ((\bus|cpu2|data_out [2] & (!\bus|cpu2|data_out [3])) # (!\bus|cpu2|data_out [2] & ((\bus|cpu2|data_out 
// [0])))))

	.dataa(\bus|cpu2|data_out [3]),
	.datab(\bus|cpu2|data_out [1]),
	.datac(\bus|cpu2|data_out [0]),
	.datad(\bus|cpu2|data_out [2]),
	.cin(gnd),
	.combout(\display_data2|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \display_data2|WideOr4~0 .lut_mask = 16'h5170;
defparam \display_data2|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y15_N6
cycloneii_lcell_comb \display_data2|WideOr3~0 (
// Equation(s):
// \display_data2|WideOr3~0_combout  = (\bus|cpu2|data_out [1] & ((\bus|cpu2|data_out [0] & ((\bus|cpu2|data_out [2]))) # (!\bus|cpu2|data_out [0] & (\bus|cpu2|data_out [3] & !\bus|cpu2|data_out [2])))) # (!\bus|cpu2|data_out [1] & (!\bus|cpu2|data_out [3] & 
// (\bus|cpu2|data_out [0] $ (\bus|cpu2|data_out [2]))))

	.dataa(\bus|cpu2|data_out [3]),
	.datab(\bus|cpu2|data_out [1]),
	.datac(\bus|cpu2|data_out [0]),
	.datad(\bus|cpu2|data_out [2]),
	.cin(gnd),
	.combout(\display_data2|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \display_data2|WideOr3~0 .lut_mask = 16'hC118;
defparam \display_data2|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y15_N16
cycloneii_lcell_comb \display_data2|WideOr2~0 (
// Equation(s):
// \display_data2|WideOr2~0_combout  = (\bus|cpu2|data_out [3] & (\bus|cpu2|data_out [2] & ((\bus|cpu2|data_out [1]) # (!\bus|cpu2|data_out [0])))) # (!\bus|cpu2|data_out [3] & (\bus|cpu2|data_out [1] & (!\bus|cpu2|data_out [0] & !\bus|cpu2|data_out [2])))

	.dataa(\bus|cpu2|data_out [3]),
	.datab(\bus|cpu2|data_out [1]),
	.datac(\bus|cpu2|data_out [0]),
	.datad(\bus|cpu2|data_out [2]),
	.cin(gnd),
	.combout(\display_data2|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \display_data2|WideOr2~0 .lut_mask = 16'h8A04;
defparam \display_data2|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y15_N22
cycloneii_lcell_comb \display_data2|WideOr1~0 (
// Equation(s):
// \display_data2|WideOr1~0_combout  = (\bus|cpu2|data_out [3] & ((\bus|cpu2|data_out [0] & (\bus|cpu2|data_out [1])) # (!\bus|cpu2|data_out [0] & ((\bus|cpu2|data_out [2]))))) # (!\bus|cpu2|data_out [3] & (\bus|cpu2|data_out [2] & (\bus|cpu2|data_out [1] $ 
// (\bus|cpu2|data_out [0]))))

	.dataa(\bus|cpu2|data_out [3]),
	.datab(\bus|cpu2|data_out [1]),
	.datac(\bus|cpu2|data_out [0]),
	.datad(\bus|cpu2|data_out [2]),
	.cin(gnd),
	.combout(\display_data2|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \display_data2|WideOr1~0 .lut_mask = 16'h9E80;
defparam \display_data2|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y15_N24
cycloneii_lcell_comb \display_data2|WideOr0~0 (
// Equation(s):
// \display_data2|WideOr0~0_combout  = (\bus|cpu2|data_out [3] & (\bus|cpu2|data_out [0] & (\bus|cpu2|data_out [1] $ (\bus|cpu2|data_out [2])))) # (!\bus|cpu2|data_out [3] & (!\bus|cpu2|data_out [1] & (\bus|cpu2|data_out [0] $ (\bus|cpu2|data_out [2]))))

	.dataa(\bus|cpu2|data_out [3]),
	.datab(\bus|cpu2|data_out [1]),
	.datac(\bus|cpu2|data_out [0]),
	.datad(\bus|cpu2|data_out [2]),
	.cin(gnd),
	.combout(\display_data2|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \display_data2|WideOr0~0 .lut_mask = 16'h2190;
defparam \display_data2|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y13_N12
cycloneii_lcell_comb \bus|cpu1|Selector32~0 (
// Equation(s):
// \bus|cpu1|Selector32~0_combout  = (\bus|cpu1|address_reg [0] & (\bus|cpu1|cb2|current_data [0])) # (!\bus|cpu1|address_reg [0] & ((\bus|cpu1|cb1|current_data [0])))

	.dataa(\bus|cpu1|address_reg [0]),
	.datab(vcc),
	.datac(\bus|cpu1|cb2|current_data [0]),
	.datad(\bus|cpu1|cb1|current_data [0]),
	.cin(gnd),
	.combout(\bus|cpu1|Selector32~0_combout ),
	.cout());
// synopsys translate_off
defparam \bus|cpu1|Selector32~0 .lut_mask = 16'hF5A0;
defparam \bus|cpu1|Selector32~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y13_N0
cycloneii_lcell_comb \bus|cpu1|data_out[3]~0 (
// Equation(s):
// \bus|cpu1|data_out[3]~0_combout  = (\bus|cpu1|sm_cb2|invalidate~regout ) # ((\bus|cpu1|instruction_reg~regout ) # ((\bus|cpu1|sm_cb1|invalidate~regout ) # (!\bus|cpu1|Selector5~0_combout )))

	.dataa(\bus|cpu1|sm_cb2|invalidate~regout ),
	.datab(\bus|cpu1|instruction_reg~regout ),
	.datac(\bus|cpu1|Selector5~0_combout ),
	.datad(\bus|cpu1|sm_cb1|invalidate~regout ),
	.cin(gnd),
	.combout(\bus|cpu1|data_out[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \bus|cpu1|data_out[3]~0 .lut_mask = 16'hFFEF;
defparam \bus|cpu1|data_out[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y13_N8
cycloneii_lcell_comb \bus|cpu1|Selector17~2 (
// Equation(s):
// \bus|cpu1|Selector17~2_combout  = (!\bus|cpu1|state.11~regout  & (\bus|cpu1|state.00~regout  & ((!\bus|cpu1|data_out[3]~0_combout ) # (!\bus|cpu1|state.01~regout ))))

	.dataa(\bus|cpu1|state.11~regout ),
	.datab(\bus|cpu1|state.01~regout ),
	.datac(\bus|cpu1|state.00~regout ),
	.datad(\bus|cpu1|data_out[3]~0_combout ),
	.cin(gnd),
	.combout(\bus|cpu1|Selector17~2_combout ),
	.cout());
// synopsys translate_off
defparam \bus|cpu1|Selector17~2 .lut_mask = 16'h1050;
defparam \bus|cpu1|Selector17~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X4_Y13_N13
cycloneii_lcell_ff \bus|cpu1|data_out[0] (
	.clk(\SW~combout [17]),
	.datain(\bus|cpu1|Selector32~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bus|cpu1|Selector17~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bus|cpu1|data_out [0]));

// Location: LCCOMB_X4_Y13_N4
cycloneii_lcell_comb \bus|cpu1|Selector30~0 (
// Equation(s):
// \bus|cpu1|Selector30~0_combout  = (\bus|cpu1|address_reg [0] & ((\bus|cpu1|cb2|current_data [2]))) # (!\bus|cpu1|address_reg [0] & (\bus|cpu1|cb1|current_data [2]))

	.dataa(\bus|cpu1|address_reg [0]),
	.datab(vcc),
	.datac(\bus|cpu1|cb1|current_data [2]),
	.datad(\bus|cpu1|cb2|current_data [2]),
	.cin(gnd),
	.combout(\bus|cpu1|Selector30~0_combout ),
	.cout());
// synopsys translate_off
defparam \bus|cpu1|Selector30~0 .lut_mask = 16'hFA50;
defparam \bus|cpu1|Selector30~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X4_Y13_N5
cycloneii_lcell_ff \bus|cpu1|data_out[2] (
	.clk(\SW~combout [17]),
	.datain(\bus|cpu1|Selector30~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bus|cpu1|Selector17~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bus|cpu1|data_out [2]));

// Location: LCFF_X10_Y13_N9
cycloneii_lcell_ff \bus|cpu1|cb2|current_data[3] (
	.clk(\bus|cpu1|activate_cb_2~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\bus|cpu1|data_cb [3]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bus|cpu1|write_cb2~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bus|cpu1|cb2|current_data [3]));

// Location: LCCOMB_X10_Y13_N24
cycloneii_lcell_comb \bus|cpu1|Selector24~0 (
// Equation(s):
// \bus|cpu1|Selector24~0_combout  = (\bus|cpu1|state.00~regout  & ((\bus|cpu1|data_in_reg [3]) # ((\bus|cpu1|data_cb[2]~0_combout )))) # (!\bus|cpu1|state.00~regout  & (((\bus|cpu1|cb2|current_data [3] & !\bus|cpu1|data_cb[2]~0_combout ))))

	.dataa(\bus|cpu1|data_in_reg [3]),
	.datab(\bus|cpu1|state.00~regout ),
	.datac(\bus|cpu1|cb2|current_data [3]),
	.datad(\bus|cpu1|data_cb[2]~0_combout ),
	.cin(gnd),
	.combout(\bus|cpu1|Selector24~0_combout ),
	.cout());
// synopsys translate_off
defparam \bus|cpu1|Selector24~0 .lut_mask = 16'hCCB8;
defparam \bus|cpu1|Selector24~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y13_N20
cycloneii_lcell_comb \bus|cpu1|Selector24~1 (
// Equation(s):
// \bus|cpu1|Selector24~1_combout  = (\bus|cpu1|data_cb[2]~0_combout  & ((\bus|cpu1|Selector24~0_combout  & (\bus|bus_in_cpu1 [3])) # (!\bus|cpu1|Selector24~0_combout  & ((\bus|cpu1|cb1|current_data [3]))))) # (!\bus|cpu1|data_cb[2]~0_combout  & 
// (((\bus|cpu1|Selector24~0_combout ))))

	.dataa(\bus|bus_in_cpu1 [3]),
	.datab(\bus|cpu1|data_cb[2]~0_combout ),
	.datac(\bus|cpu1|cb1|current_data [3]),
	.datad(\bus|cpu1|Selector24~0_combout ),
	.cin(gnd),
	.combout(\bus|cpu1|Selector24~1_combout ),
	.cout());
// synopsys translate_off
defparam \bus|cpu1|Selector24~1 .lut_mask = 16'hBBC0;
defparam \bus|cpu1|Selector24~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X9_Y13_N21
cycloneii_lcell_ff \bus|cpu1|data_cb[3] (
	.clk(\SW~combout [17]),
	.datain(\bus|cpu1|Selector24~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bus|cpu1|address_cb[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bus|cpu1|data_cb [3]));

// Location: LCCOMB_X9_Y13_N18
cycloneii_lcell_comb \bus|cpu1|cb1|current_data[3]~feeder (
// Equation(s):
// \bus|cpu1|cb1|current_data[3]~feeder_combout  = \bus|cpu1|data_cb [3]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\bus|cpu1|data_cb [3]),
	.cin(gnd),
	.combout(\bus|cpu1|cb1|current_data[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \bus|cpu1|cb1|current_data[3]~feeder .lut_mask = 16'hFF00;
defparam \bus|cpu1|cb1|current_data[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X9_Y13_N19
cycloneii_lcell_ff \bus|cpu1|cb1|current_data[3] (
	.clk(\bus|cpu1|activate_cb_1~clkctrl_outclk ),
	.datain(\bus|cpu1|cb1|current_data[3]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bus|cpu1|write_cb1~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bus|cpu1|cb1|current_data [3]));

// Location: LCCOMB_X4_Y13_N14
cycloneii_lcell_comb \bus|cpu1|Selector29~0 (
// Equation(s):
// \bus|cpu1|Selector29~0_combout  = (\bus|cpu1|address_reg [0] & ((\bus|cpu1|cb2|current_data [3]))) # (!\bus|cpu1|address_reg [0] & (\bus|cpu1|cb1|current_data [3]))

	.dataa(\bus|cpu1|address_reg [0]),
	.datab(vcc),
	.datac(\bus|cpu1|cb1|current_data [3]),
	.datad(\bus|cpu1|cb2|current_data [3]),
	.cin(gnd),
	.combout(\bus|cpu1|Selector29~0_combout ),
	.cout());
// synopsys translate_off
defparam \bus|cpu1|Selector29~0 .lut_mask = 16'hFA50;
defparam \bus|cpu1|Selector29~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X4_Y13_N15
cycloneii_lcell_ff \bus|cpu1|data_out[3] (
	.clk(\SW~combout [17]),
	.datain(\bus|cpu1|Selector29~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bus|cpu1|Selector17~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bus|cpu1|data_out [3]));

// Location: LCFF_X8_Y13_N29
cycloneii_lcell_ff \bus|cpu1|cb1|current_data[1] (
	.clk(\bus|cpu1|activate_cb_1~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\bus|cpu1|data_cb [1]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bus|cpu1|write_cb1~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bus|cpu1|cb1|current_data [1]));

// Location: LCFF_X4_Y12_N17
cycloneii_lcell_ff \bus|cpu1|data_in_reg[1] (
	.clk(\SW~combout [17]),
	.datain(gnd),
	.sdata(\SW~combout [8]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bus|cpu1|instruction_reg~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bus|cpu1|data_in_reg [1]));

// Location: LCCOMB_X8_Y13_N2
cycloneii_lcell_comb \bus|cpu1|Selector26~0 (
// Equation(s):
// \bus|cpu1|Selector26~0_combout  = (\bus|cpu1|state.00~regout  & ((\bus|cpu1|data_in_reg [1]) # ((\bus|cpu1|data_cb[2]~0_combout )))) # (!\bus|cpu1|state.00~regout  & (((\bus|cpu1|cb2|current_data [1] & !\bus|cpu1|data_cb[2]~0_combout ))))

	.dataa(\bus|cpu1|state.00~regout ),
	.datab(\bus|cpu1|data_in_reg [1]),
	.datac(\bus|cpu1|cb2|current_data [1]),
	.datad(\bus|cpu1|data_cb[2]~0_combout ),
	.cin(gnd),
	.combout(\bus|cpu1|Selector26~0_combout ),
	.cout());
// synopsys translate_off
defparam \bus|cpu1|Selector26~0 .lut_mask = 16'hAAD8;
defparam \bus|cpu1|Selector26~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y13_N8
cycloneii_lcell_comb \bus|cpu1|Selector26~1 (
// Equation(s):
// \bus|cpu1|Selector26~1_combout  = (\bus|cpu1|data_cb[2]~0_combout  & ((\bus|cpu1|Selector26~0_combout  & (\bus|bus_in_cpu1 [1])) # (!\bus|cpu1|Selector26~0_combout  & ((\bus|cpu1|cb1|current_data [1]))))) # (!\bus|cpu1|data_cb[2]~0_combout  & 
// (((\bus|cpu1|Selector26~0_combout ))))

	.dataa(\bus|bus_in_cpu1 [1]),
	.datab(\bus|cpu1|data_cb[2]~0_combout ),
	.datac(\bus|cpu1|cb1|current_data [1]),
	.datad(\bus|cpu1|Selector26~0_combout ),
	.cin(gnd),
	.combout(\bus|cpu1|Selector26~1_combout ),
	.cout());
// synopsys translate_off
defparam \bus|cpu1|Selector26~1 .lut_mask = 16'hBBC0;
defparam \bus|cpu1|Selector26~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X9_Y13_N9
cycloneii_lcell_ff \bus|cpu1|data_cb[1] (
	.clk(\SW~combout [17]),
	.datain(\bus|cpu1|Selector26~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bus|cpu1|address_cb[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bus|cpu1|data_cb [1]));

// Location: LCFF_X8_Y13_N3
cycloneii_lcell_ff \bus|cpu1|cb2|current_data[1] (
	.clk(\bus|cpu1|activate_cb_2~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\bus|cpu1|data_cb [1]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bus|cpu1|write_cb2~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bus|cpu1|cb2|current_data [1]));

// Location: LCCOMB_X4_Y13_N26
cycloneii_lcell_comb \bus|cpu1|Selector31~0 (
// Equation(s):
// \bus|cpu1|Selector31~0_combout  = (\bus|cpu1|address_reg [0] & (\bus|cpu1|cb2|current_data [1])) # (!\bus|cpu1|address_reg [0] & ((\bus|cpu1|cb1|current_data [1])))

	.dataa(\bus|cpu1|address_reg [0]),
	.datab(\bus|cpu1|cb2|current_data [1]),
	.datac(\bus|cpu1|cb1|current_data [1]),
	.datad(vcc),
	.cin(gnd),
	.combout(\bus|cpu1|Selector31~0_combout ),
	.cout());
// synopsys translate_off
defparam \bus|cpu1|Selector31~0 .lut_mask = 16'hD8D8;
defparam \bus|cpu1|Selector31~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X4_Y13_N27
cycloneii_lcell_ff \bus|cpu1|data_out[1] (
	.clk(\SW~combout [17]),
	.datain(\bus|cpu1|Selector31~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bus|cpu1|Selector17~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bus|cpu1|data_out [1]));

// Location: LCCOMB_X4_Y13_N28
cycloneii_lcell_comb \display_data1|WideOr6~0 (
// Equation(s):
// \display_data1|WideOr6~0_combout  = (\bus|cpu1|data_out [0] & ((\bus|cpu1|data_out [3]) # (\bus|cpu1|data_out [2] $ (\bus|cpu1|data_out [1])))) # (!\bus|cpu1|data_out [0] & ((\bus|cpu1|data_out [1]) # (\bus|cpu1|data_out [2] $ (\bus|cpu1|data_out [3]))))

	.dataa(\bus|cpu1|data_out [0]),
	.datab(\bus|cpu1|data_out [2]),
	.datac(\bus|cpu1|data_out [3]),
	.datad(\bus|cpu1|data_out [1]),
	.cin(gnd),
	.combout(\display_data1|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \display_data1|WideOr6~0 .lut_mask = 16'hF7BC;
defparam \display_data1|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y13_N22
cycloneii_lcell_comb \display_data1|WideOr5~0 (
// Equation(s):
// \display_data1|WideOr5~0_combout  = (\bus|cpu1|data_out [0] & (\bus|cpu1|data_out [3] $ (((\bus|cpu1|data_out [1]) # (!\bus|cpu1|data_out [2]))))) # (!\bus|cpu1|data_out [0] & (!\bus|cpu1|data_out [2] & (!\bus|cpu1|data_out [3] & \bus|cpu1|data_out [1])))

	.dataa(\bus|cpu1|data_out [0]),
	.datab(\bus|cpu1|data_out [2]),
	.datac(\bus|cpu1|data_out [3]),
	.datad(\bus|cpu1|data_out [1]),
	.cin(gnd),
	.combout(\display_data1|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \display_data1|WideOr5~0 .lut_mask = 16'h0B82;
defparam \display_data1|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y13_N16
cycloneii_lcell_comb \display_data1|WideOr4~0 (
// Equation(s):
// \display_data1|WideOr4~0_combout  = (\bus|cpu1|data_out [1] & (\bus|cpu1|data_out [0] & ((!\bus|cpu1|data_out [3])))) # (!\bus|cpu1|data_out [1] & ((\bus|cpu1|data_out [2] & ((!\bus|cpu1|data_out [3]))) # (!\bus|cpu1|data_out [2] & (\bus|cpu1|data_out 
// [0]))))

	.dataa(\bus|cpu1|data_out [0]),
	.datab(\bus|cpu1|data_out [2]),
	.datac(\bus|cpu1|data_out [3]),
	.datad(\bus|cpu1|data_out [1]),
	.cin(gnd),
	.combout(\display_data1|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \display_data1|WideOr4~0 .lut_mask = 16'h0A2E;
defparam \display_data1|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y13_N2
cycloneii_lcell_comb \display_data1|WideOr3~0 (
// Equation(s):
// \display_data1|WideOr3~0_combout  = (\bus|cpu1|data_out [1] & ((\bus|cpu1|data_out [0] & (\bus|cpu1|data_out [2])) # (!\bus|cpu1|data_out [0] & (!\bus|cpu1|data_out [2] & \bus|cpu1|data_out [3])))) # (!\bus|cpu1|data_out [1] & (!\bus|cpu1|data_out [3] & 
// (\bus|cpu1|data_out [0] $ (\bus|cpu1|data_out [2]))))

	.dataa(\bus|cpu1|data_out [0]),
	.datab(\bus|cpu1|data_out [2]),
	.datac(\bus|cpu1|data_out [3]),
	.datad(\bus|cpu1|data_out [1]),
	.cin(gnd),
	.combout(\display_data1|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \display_data1|WideOr3~0 .lut_mask = 16'h9806;
defparam \display_data1|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y13_N20
cycloneii_lcell_comb \display_data1|WideOr2~0 (
// Equation(s):
// \display_data1|WideOr2~0_combout  = (\bus|cpu1|data_out [2] & (\bus|cpu1|data_out [3] & ((\bus|cpu1|data_out [1]) # (!\bus|cpu1|data_out [0])))) # (!\bus|cpu1|data_out [2] & (!\bus|cpu1|data_out [0] & (!\bus|cpu1|data_out [3] & \bus|cpu1|data_out [1])))

	.dataa(\bus|cpu1|data_out [0]),
	.datab(\bus|cpu1|data_out [2]),
	.datac(\bus|cpu1|data_out [3]),
	.datad(\bus|cpu1|data_out [1]),
	.cin(gnd),
	.combout(\display_data1|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \display_data1|WideOr2~0 .lut_mask = 16'hC140;
defparam \display_data1|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y13_N30
cycloneii_lcell_comb \display_data1|WideOr1~0 (
// Equation(s):
// \display_data1|WideOr1~0_combout  = (\bus|cpu1|data_out [3] & ((\bus|cpu1|data_out [0] & ((\bus|cpu1|data_out [1]))) # (!\bus|cpu1|data_out [0] & (\bus|cpu1|data_out [2])))) # (!\bus|cpu1|data_out [3] & (\bus|cpu1|data_out [2] & (\bus|cpu1|data_out [0] $ 
// (\bus|cpu1|data_out [1]))))

	.dataa(\bus|cpu1|data_out [0]),
	.datab(\bus|cpu1|data_out [2]),
	.datac(\bus|cpu1|data_out [3]),
	.datad(\bus|cpu1|data_out [1]),
	.cin(gnd),
	.combout(\display_data1|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \display_data1|WideOr1~0 .lut_mask = 16'hE448;
defparam \display_data1|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y13_N24
cycloneii_lcell_comb \display_data1|WideOr0~0 (
// Equation(s):
// \display_data1|WideOr0~0_combout  = (\bus|cpu1|data_out [2] & (!\bus|cpu1|data_out [1] & (\bus|cpu1|data_out [0] $ (!\bus|cpu1|data_out [3])))) # (!\bus|cpu1|data_out [2] & (\bus|cpu1|data_out [0] & (\bus|cpu1|data_out [3] $ (!\bus|cpu1|data_out [1]))))

	.dataa(\bus|cpu1|data_out [0]),
	.datab(\bus|cpu1|data_out [2]),
	.datac(\bus|cpu1|data_out [3]),
	.datad(\bus|cpu1|data_out [1]),
	.cin(gnd),
	.combout(\display_data1|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \display_data1|WideOr0~0 .lut_mask = 16'h2086;
defparam \display_data1|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_U4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[15]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\SW~combout [15]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[15]));
// synopsys translate_off
defparam \SW[15]~I .input_async_reset = "none";
defparam \SW[15]~I .input_power_up = "low";
defparam \SW[15]~I .input_register_mode = "none";
defparam \SW[15]~I .input_sync_reset = "none";
defparam \SW[15]~I .oe_async_reset = "none";
defparam \SW[15]~I .oe_power_up = "low";
defparam \SW[15]~I .oe_register_mode = "none";
defparam \SW[15]~I .oe_sync_reset = "none";
defparam \SW[15]~I .operation_mode = "input";
defparam \SW[15]~I .output_async_reset = "none";
defparam \SW[15]~I .output_power_up = "low";
defparam \SW[15]~I .output_register_mode = "none";
defparam \SW[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[17]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\SW~combout [17]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[17]));
// synopsys translate_off
defparam \SW[17]~I .input_async_reset = "none";
defparam \SW[17]~I .input_power_up = "low";
defparam \SW[17]~I .input_register_mode = "none";
defparam \SW[17]~I .input_sync_reset = "none";
defparam \SW[17]~I .oe_async_reset = "none";
defparam \SW[17]~I .oe_power_up = "low";
defparam \SW[17]~I .oe_register_mode = "none";
defparam \SW[17]~I .oe_sync_reset = "none";
defparam \SW[17]~I .operation_mode = "input";
defparam \SW[17]~I .output_async_reset = "none";
defparam \SW[17]~I .output_power_up = "low";
defparam \SW[17]~I .output_register_mode = "none";
defparam \SW[17]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X2_Y14_N12
cycloneii_lcell_comb \bus|cpu2|Selector17~3 (
// Equation(s):
// \bus|cpu2|Selector17~3_combout  = (\bus|cpu2|state.00~regout  & (((!\bus|cpu2|data_out[2]~0_combout ) # (!\bus|cpu2|state.01~regout )) # (!\bus|cpu2|done~regout )))

	.dataa(\bus|cpu2|done~regout ),
	.datab(\bus|cpu2|state.00~regout ),
	.datac(\bus|cpu2|state.01~regout ),
	.datad(\bus|cpu2|data_out[2]~0_combout ),
	.cin(gnd),
	.combout(\bus|cpu2|Selector17~3_combout ),
	.cout());
// synopsys translate_off
defparam \bus|cpu2|Selector17~3 .lut_mask = 16'h4CCC;
defparam \bus|cpu2|Selector17~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y14_N20
cycloneii_lcell_comb \bus|cpu2|Selector17~4 (
// Equation(s):
// \bus|cpu2|Selector17~4_combout  = (\bus|cpu2|done~regout  & (((\bus|cpu2|state.11~regout ) # (!\bus|cpu2|Selector17~3_combout )))) # (!\bus|cpu2|done~regout  & (\SW~combout [15] & ((!\bus|cpu2|Selector17~3_combout ))))

	.dataa(\SW~combout [15]),
	.datab(\bus|cpu2|state.11~regout ),
	.datac(\bus|cpu2|done~regout ),
	.datad(\bus|cpu2|Selector17~3_combout ),
	.cin(gnd),
	.combout(\bus|cpu2|Selector17~4_combout ),
	.cout());
// synopsys translate_off
defparam \bus|cpu2|Selector17~4 .lut_mask = 16'hC0FA;
defparam \bus|cpu2|Selector17~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X2_Y14_N21
cycloneii_lcell_ff \bus|cpu2|done (
	.clk(\SW~combout [17]),
	.datain(\bus|cpu2|Selector17~4_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bus|cpu2|done~regout ));

// Location: LCCOMB_X4_Y13_N10
cycloneii_lcell_comb \bus|cpu1|Selector17~3 (
// Equation(s):
// \bus|cpu1|Selector17~3_combout  = (\bus|cpu1|state.00~regout  & (((!\bus|cpu1|data_out[3]~0_combout ) # (!\bus|cpu1|done~regout )) # (!\bus|cpu1|state.01~regout )))

	.dataa(\bus|cpu1|state.01~regout ),
	.datab(\bus|cpu1|done~regout ),
	.datac(\bus|cpu1|state.00~regout ),
	.datad(\bus|cpu1|data_out[3]~0_combout ),
	.cin(gnd),
	.combout(\bus|cpu1|Selector17~3_combout ),
	.cout());
// synopsys translate_off
defparam \bus|cpu1|Selector17~3 .lut_mask = 16'h70F0;
defparam \bus|cpu1|Selector17~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y13_N18
cycloneii_lcell_comb \bus|cpu1|Selector17~4 (
// Equation(s):
// \bus|cpu1|Selector17~4_combout  = (\bus|cpu1|done~regout  & ((\bus|cpu1|state.11~regout ) # ((!\bus|cpu1|Selector17~3_combout )))) # (!\bus|cpu1|done~regout  & (((\SW~combout [16] & !\bus|cpu1|Selector17~3_combout ))))

	.dataa(\bus|cpu1|state.11~regout ),
	.datab(\SW~combout [16]),
	.datac(\bus|cpu1|done~regout ),
	.datad(\bus|cpu1|Selector17~3_combout ),
	.cin(gnd),
	.combout(\bus|cpu1|Selector17~4_combout ),
	.cout());
// synopsys translate_off
defparam \bus|cpu1|Selector17~4 .lut_mask = 16'hA0FC;
defparam \bus|cpu1|Selector17~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X4_Y13_N19
cycloneii_lcell_ff \bus|cpu1|done (
	.clk(\SW~combout [17]),
	.datain(\bus|cpu1|Selector17~4_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bus|cpu1|done~regout ));

// Location: PIN_N25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[0]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[0]));
// synopsys translate_off
defparam \SW[0]~I .input_async_reset = "none";
defparam \SW[0]~I .input_power_up = "low";
defparam \SW[0]~I .input_register_mode = "none";
defparam \SW[0]~I .input_sync_reset = "none";
defparam \SW[0]~I .oe_async_reset = "none";
defparam \SW[0]~I .oe_power_up = "low";
defparam \SW[0]~I .oe_register_mode = "none";
defparam \SW[0]~I .oe_sync_reset = "none";
defparam \SW[0]~I .operation_mode = "input";
defparam \SW[0]~I .output_async_reset = "none";
defparam \SW[0]~I .output_power_up = "low";
defparam \SW[0]~I .output_register_mode = "none";
defparam \SW[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_N26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[1]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[1]));
// synopsys translate_off
defparam \SW[1]~I .input_async_reset = "none";
defparam \SW[1]~I .input_power_up = "low";
defparam \SW[1]~I .input_register_mode = "none";
defparam \SW[1]~I .input_sync_reset = "none";
defparam \SW[1]~I .oe_async_reset = "none";
defparam \SW[1]~I .oe_power_up = "low";
defparam \SW[1]~I .oe_register_mode = "none";
defparam \SW[1]~I .oe_sync_reset = "none";
defparam \SW[1]~I .operation_mode = "input";
defparam \SW[1]~I .output_async_reset = "none";
defparam \SW[1]~I .output_power_up = "low";
defparam \SW[1]~I .output_register_mode = "none";
defparam \SW[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[2]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[2]));
// synopsys translate_off
defparam \SW[2]~I .input_async_reset = "none";
defparam \SW[2]~I .input_power_up = "low";
defparam \SW[2]~I .input_register_mode = "none";
defparam \SW[2]~I .input_sync_reset = "none";
defparam \SW[2]~I .oe_async_reset = "none";
defparam \SW[2]~I .oe_power_up = "low";
defparam \SW[2]~I .oe_register_mode = "none";
defparam \SW[2]~I .oe_sync_reset = "none";
defparam \SW[2]~I .operation_mode = "input";
defparam \SW[2]~I .output_async_reset = "none";
defparam \SW[2]~I .output_power_up = "low";
defparam \SW[2]~I .output_register_mode = "none";
defparam \SW[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[3]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[3]));
// synopsys translate_off
defparam \SW[3]~I .input_async_reset = "none";
defparam \SW[3]~I .input_power_up = "low";
defparam \SW[3]~I .input_register_mode = "none";
defparam \SW[3]~I .input_sync_reset = "none";
defparam \SW[3]~I .oe_async_reset = "none";
defparam \SW[3]~I .oe_power_up = "low";
defparam \SW[3]~I .oe_register_mode = "none";
defparam \SW[3]~I .oe_sync_reset = "none";
defparam \SW[3]~I .operation_mode = "input";
defparam \SW[3]~I .output_async_reset = "none";
defparam \SW[3]~I .output_power_up = "low";
defparam \SW[3]~I .output_register_mode = "none";
defparam \SW[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[4]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[4]));
// synopsys translate_off
defparam \SW[4]~I .input_async_reset = "none";
defparam \SW[4]~I .input_power_up = "low";
defparam \SW[4]~I .input_register_mode = "none";
defparam \SW[4]~I .input_sync_reset = "none";
defparam \SW[4]~I .oe_async_reset = "none";
defparam \SW[4]~I .oe_power_up = "low";
defparam \SW[4]~I .oe_register_mode = "none";
defparam \SW[4]~I .oe_sync_reset = "none";
defparam \SW[4]~I .operation_mode = "input";
defparam \SW[4]~I .output_async_reset = "none";
defparam \SW[4]~I .output_power_up = "low";
defparam \SW[4]~I .output_register_mode = "none";
defparam \SW[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[5]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[5]));
// synopsys translate_off
defparam \SW[5]~I .input_async_reset = "none";
defparam \SW[5]~I .input_power_up = "low";
defparam \SW[5]~I .input_register_mode = "none";
defparam \SW[5]~I .input_sync_reset = "none";
defparam \SW[5]~I .oe_async_reset = "none";
defparam \SW[5]~I .oe_power_up = "low";
defparam \SW[5]~I .oe_register_mode = "none";
defparam \SW[5]~I .oe_sync_reset = "none";
defparam \SW[5]~I .operation_mode = "input";
defparam \SW[5]~I .output_async_reset = "none";
defparam \SW[5]~I .output_power_up = "low";
defparam \SW[5]~I .output_register_mode = "none";
defparam \SW[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[6]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[6]));
// synopsys translate_off
defparam \SW[6]~I .input_async_reset = "none";
defparam \SW[6]~I .input_power_up = "low";
defparam \SW[6]~I .input_register_mode = "none";
defparam \SW[6]~I .input_sync_reset = "none";
defparam \SW[6]~I .oe_async_reset = "none";
defparam \SW[6]~I .oe_power_up = "low";
defparam \SW[6]~I .oe_register_mode = "none";
defparam \SW[6]~I .oe_sync_reset = "none";
defparam \SW[6]~I .operation_mode = "input";
defparam \SW[6]~I .output_async_reset = "none";
defparam \SW[6]~I .output_power_up = "low";
defparam \SW[6]~I .output_register_mode = "none";
defparam \SW[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX0[6]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX0[6]));
// synopsys translate_off
defparam \HEX0[6]~I .input_async_reset = "none";
defparam \HEX0[6]~I .input_power_up = "low";
defparam \HEX0[6]~I .input_register_mode = "none";
defparam \HEX0[6]~I .input_sync_reset = "none";
defparam \HEX0[6]~I .oe_async_reset = "none";
defparam \HEX0[6]~I .oe_power_up = "low";
defparam \HEX0[6]~I .oe_register_mode = "none";
defparam \HEX0[6]~I .oe_sync_reset = "none";
defparam \HEX0[6]~I .operation_mode = "output";
defparam \HEX0[6]~I .output_async_reset = "none";
defparam \HEX0[6]~I .output_power_up = "low";
defparam \HEX0[6]~I .output_register_mode = "none";
defparam \HEX0[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX0[5]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX0[5]));
// synopsys translate_off
defparam \HEX0[5]~I .input_async_reset = "none";
defparam \HEX0[5]~I .input_power_up = "low";
defparam \HEX0[5]~I .input_register_mode = "none";
defparam \HEX0[5]~I .input_sync_reset = "none";
defparam \HEX0[5]~I .oe_async_reset = "none";
defparam \HEX0[5]~I .oe_power_up = "low";
defparam \HEX0[5]~I .oe_register_mode = "none";
defparam \HEX0[5]~I .oe_sync_reset = "none";
defparam \HEX0[5]~I .operation_mode = "output";
defparam \HEX0[5]~I .output_async_reset = "none";
defparam \HEX0[5]~I .output_power_up = "low";
defparam \HEX0[5]~I .output_register_mode = "none";
defparam \HEX0[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX0[4]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX0[4]));
// synopsys translate_off
defparam \HEX0[4]~I .input_async_reset = "none";
defparam \HEX0[4]~I .input_power_up = "low";
defparam \HEX0[4]~I .input_register_mode = "none";
defparam \HEX0[4]~I .input_sync_reset = "none";
defparam \HEX0[4]~I .oe_async_reset = "none";
defparam \HEX0[4]~I .oe_power_up = "low";
defparam \HEX0[4]~I .oe_register_mode = "none";
defparam \HEX0[4]~I .oe_sync_reset = "none";
defparam \HEX0[4]~I .operation_mode = "output";
defparam \HEX0[4]~I .output_async_reset = "none";
defparam \HEX0[4]~I .output_power_up = "low";
defparam \HEX0[4]~I .output_register_mode = "none";
defparam \HEX0[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX0[3]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX0[3]));
// synopsys translate_off
defparam \HEX0[3]~I .input_async_reset = "none";
defparam \HEX0[3]~I .input_power_up = "low";
defparam \HEX0[3]~I .input_register_mode = "none";
defparam \HEX0[3]~I .input_sync_reset = "none";
defparam \HEX0[3]~I .oe_async_reset = "none";
defparam \HEX0[3]~I .oe_power_up = "low";
defparam \HEX0[3]~I .oe_register_mode = "none";
defparam \HEX0[3]~I .oe_sync_reset = "none";
defparam \HEX0[3]~I .operation_mode = "output";
defparam \HEX0[3]~I .output_async_reset = "none";
defparam \HEX0[3]~I .output_power_up = "low";
defparam \HEX0[3]~I .output_register_mode = "none";
defparam \HEX0[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX0[2]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX0[2]));
// synopsys translate_off
defparam \HEX0[2]~I .input_async_reset = "none";
defparam \HEX0[2]~I .input_power_up = "low";
defparam \HEX0[2]~I .input_register_mode = "none";
defparam \HEX0[2]~I .input_sync_reset = "none";
defparam \HEX0[2]~I .oe_async_reset = "none";
defparam \HEX0[2]~I .oe_power_up = "low";
defparam \HEX0[2]~I .oe_register_mode = "none";
defparam \HEX0[2]~I .oe_sync_reset = "none";
defparam \HEX0[2]~I .operation_mode = "output";
defparam \HEX0[2]~I .output_async_reset = "none";
defparam \HEX0[2]~I .output_power_up = "low";
defparam \HEX0[2]~I .output_register_mode = "none";
defparam \HEX0[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX0[1]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX0[1]));
// synopsys translate_off
defparam \HEX0[1]~I .input_async_reset = "none";
defparam \HEX0[1]~I .input_power_up = "low";
defparam \HEX0[1]~I .input_register_mode = "none";
defparam \HEX0[1]~I .input_sync_reset = "none";
defparam \HEX0[1]~I .oe_async_reset = "none";
defparam \HEX0[1]~I .oe_power_up = "low";
defparam \HEX0[1]~I .oe_register_mode = "none";
defparam \HEX0[1]~I .oe_sync_reset = "none";
defparam \HEX0[1]~I .operation_mode = "output";
defparam \HEX0[1]~I .output_async_reset = "none";
defparam \HEX0[1]~I .output_power_up = "low";
defparam \HEX0[1]~I .output_register_mode = "none";
defparam \HEX0[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX0[0]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX0[0]));
// synopsys translate_off
defparam \HEX0[0]~I .input_async_reset = "none";
defparam \HEX0[0]~I .input_power_up = "low";
defparam \HEX0[0]~I .input_register_mode = "none";
defparam \HEX0[0]~I .input_sync_reset = "none";
defparam \HEX0[0]~I .oe_async_reset = "none";
defparam \HEX0[0]~I .oe_power_up = "low";
defparam \HEX0[0]~I .oe_register_mode = "none";
defparam \HEX0[0]~I .oe_sync_reset = "none";
defparam \HEX0[0]~I .operation_mode = "output";
defparam \HEX0[0]~I .output_async_reset = "none";
defparam \HEX0[0]~I .output_power_up = "low";
defparam \HEX0[0]~I .output_register_mode = "none";
defparam \HEX0[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX1[6]~I (
	.datain(!\display_data0|WideOr6~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX1[6]));
// synopsys translate_off
defparam \HEX1[6]~I .input_async_reset = "none";
defparam \HEX1[6]~I .input_power_up = "low";
defparam \HEX1[6]~I .input_register_mode = "none";
defparam \HEX1[6]~I .input_sync_reset = "none";
defparam \HEX1[6]~I .oe_async_reset = "none";
defparam \HEX1[6]~I .oe_power_up = "low";
defparam \HEX1[6]~I .oe_register_mode = "none";
defparam \HEX1[6]~I .oe_sync_reset = "none";
defparam \HEX1[6]~I .operation_mode = "output";
defparam \HEX1[6]~I .output_async_reset = "none";
defparam \HEX1[6]~I .output_power_up = "low";
defparam \HEX1[6]~I .output_register_mode = "none";
defparam \HEX1[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX1[5]~I (
	.datain(\display_data0|WideOr5~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX1[5]));
// synopsys translate_off
defparam \HEX1[5]~I .input_async_reset = "none";
defparam \HEX1[5]~I .input_power_up = "low";
defparam \HEX1[5]~I .input_register_mode = "none";
defparam \HEX1[5]~I .input_sync_reset = "none";
defparam \HEX1[5]~I .oe_async_reset = "none";
defparam \HEX1[5]~I .oe_power_up = "low";
defparam \HEX1[5]~I .oe_register_mode = "none";
defparam \HEX1[5]~I .oe_sync_reset = "none";
defparam \HEX1[5]~I .operation_mode = "output";
defparam \HEX1[5]~I .output_async_reset = "none";
defparam \HEX1[5]~I .output_power_up = "low";
defparam \HEX1[5]~I .output_register_mode = "none";
defparam \HEX1[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX1[4]~I (
	.datain(\display_data0|WideOr4~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX1[4]));
// synopsys translate_off
defparam \HEX1[4]~I .input_async_reset = "none";
defparam \HEX1[4]~I .input_power_up = "low";
defparam \HEX1[4]~I .input_register_mode = "none";
defparam \HEX1[4]~I .input_sync_reset = "none";
defparam \HEX1[4]~I .oe_async_reset = "none";
defparam \HEX1[4]~I .oe_power_up = "low";
defparam \HEX1[4]~I .oe_register_mode = "none";
defparam \HEX1[4]~I .oe_sync_reset = "none";
defparam \HEX1[4]~I .operation_mode = "output";
defparam \HEX1[4]~I .output_async_reset = "none";
defparam \HEX1[4]~I .output_power_up = "low";
defparam \HEX1[4]~I .output_register_mode = "none";
defparam \HEX1[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX1[3]~I (
	.datain(\display_data0|WideOr3~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX1[3]));
// synopsys translate_off
defparam \HEX1[3]~I .input_async_reset = "none";
defparam \HEX1[3]~I .input_power_up = "low";
defparam \HEX1[3]~I .input_register_mode = "none";
defparam \HEX1[3]~I .input_sync_reset = "none";
defparam \HEX1[3]~I .oe_async_reset = "none";
defparam \HEX1[3]~I .oe_power_up = "low";
defparam \HEX1[3]~I .oe_register_mode = "none";
defparam \HEX1[3]~I .oe_sync_reset = "none";
defparam \HEX1[3]~I .operation_mode = "output";
defparam \HEX1[3]~I .output_async_reset = "none";
defparam \HEX1[3]~I .output_power_up = "low";
defparam \HEX1[3]~I .output_register_mode = "none";
defparam \HEX1[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX1[2]~I (
	.datain(\display_data0|WideOr2~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX1[2]));
// synopsys translate_off
defparam \HEX1[2]~I .input_async_reset = "none";
defparam \HEX1[2]~I .input_power_up = "low";
defparam \HEX1[2]~I .input_register_mode = "none";
defparam \HEX1[2]~I .input_sync_reset = "none";
defparam \HEX1[2]~I .oe_async_reset = "none";
defparam \HEX1[2]~I .oe_power_up = "low";
defparam \HEX1[2]~I .oe_register_mode = "none";
defparam \HEX1[2]~I .oe_sync_reset = "none";
defparam \HEX1[2]~I .operation_mode = "output";
defparam \HEX1[2]~I .output_async_reset = "none";
defparam \HEX1[2]~I .output_power_up = "low";
defparam \HEX1[2]~I .output_register_mode = "none";
defparam \HEX1[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX1[1]~I (
	.datain(\display_data0|WideOr1~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX1[1]));
// synopsys translate_off
defparam \HEX1[1]~I .input_async_reset = "none";
defparam \HEX1[1]~I .input_power_up = "low";
defparam \HEX1[1]~I .input_register_mode = "none";
defparam \HEX1[1]~I .input_sync_reset = "none";
defparam \HEX1[1]~I .oe_async_reset = "none";
defparam \HEX1[1]~I .oe_power_up = "low";
defparam \HEX1[1]~I .oe_register_mode = "none";
defparam \HEX1[1]~I .oe_sync_reset = "none";
defparam \HEX1[1]~I .operation_mode = "output";
defparam \HEX1[1]~I .output_async_reset = "none";
defparam \HEX1[1]~I .output_power_up = "low";
defparam \HEX1[1]~I .output_register_mode = "none";
defparam \HEX1[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX1[0]~I (
	.datain(\display_data0|WideOr0~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX1[0]));
// synopsys translate_off
defparam \HEX1[0]~I .input_async_reset = "none";
defparam \HEX1[0]~I .input_power_up = "low";
defparam \HEX1[0]~I .input_register_mode = "none";
defparam \HEX1[0]~I .input_sync_reset = "none";
defparam \HEX1[0]~I .oe_async_reset = "none";
defparam \HEX1[0]~I .oe_power_up = "low";
defparam \HEX1[0]~I .oe_register_mode = "none";
defparam \HEX1[0]~I .oe_sync_reset = "none";
defparam \HEX1[0]~I .operation_mode = "output";
defparam \HEX1[0]~I .output_async_reset = "none";
defparam \HEX1[0]~I .output_power_up = "low";
defparam \HEX1[0]~I .output_register_mode = "none";
defparam \HEX1[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX2[6]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX2[6]));
// synopsys translate_off
defparam \HEX2[6]~I .input_async_reset = "none";
defparam \HEX2[6]~I .input_power_up = "low";
defparam \HEX2[6]~I .input_register_mode = "none";
defparam \HEX2[6]~I .input_sync_reset = "none";
defparam \HEX2[6]~I .oe_async_reset = "none";
defparam \HEX2[6]~I .oe_power_up = "low";
defparam \HEX2[6]~I .oe_register_mode = "none";
defparam \HEX2[6]~I .oe_sync_reset = "none";
defparam \HEX2[6]~I .operation_mode = "output";
defparam \HEX2[6]~I .output_async_reset = "none";
defparam \HEX2[6]~I .output_power_up = "low";
defparam \HEX2[6]~I .output_register_mode = "none";
defparam \HEX2[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX2[5]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX2[5]));
// synopsys translate_off
defparam \HEX2[5]~I .input_async_reset = "none";
defparam \HEX2[5]~I .input_power_up = "low";
defparam \HEX2[5]~I .input_register_mode = "none";
defparam \HEX2[5]~I .input_sync_reset = "none";
defparam \HEX2[5]~I .oe_async_reset = "none";
defparam \HEX2[5]~I .oe_power_up = "low";
defparam \HEX2[5]~I .oe_register_mode = "none";
defparam \HEX2[5]~I .oe_sync_reset = "none";
defparam \HEX2[5]~I .operation_mode = "output";
defparam \HEX2[5]~I .output_async_reset = "none";
defparam \HEX2[5]~I .output_power_up = "low";
defparam \HEX2[5]~I .output_register_mode = "none";
defparam \HEX2[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX2[4]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX2[4]));
// synopsys translate_off
defparam \HEX2[4]~I .input_async_reset = "none";
defparam \HEX2[4]~I .input_power_up = "low";
defparam \HEX2[4]~I .input_register_mode = "none";
defparam \HEX2[4]~I .input_sync_reset = "none";
defparam \HEX2[4]~I .oe_async_reset = "none";
defparam \HEX2[4]~I .oe_power_up = "low";
defparam \HEX2[4]~I .oe_register_mode = "none";
defparam \HEX2[4]~I .oe_sync_reset = "none";
defparam \HEX2[4]~I .operation_mode = "output";
defparam \HEX2[4]~I .output_async_reset = "none";
defparam \HEX2[4]~I .output_power_up = "low";
defparam \HEX2[4]~I .output_register_mode = "none";
defparam \HEX2[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX2[3]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX2[3]));
// synopsys translate_off
defparam \HEX2[3]~I .input_async_reset = "none";
defparam \HEX2[3]~I .input_power_up = "low";
defparam \HEX2[3]~I .input_register_mode = "none";
defparam \HEX2[3]~I .input_sync_reset = "none";
defparam \HEX2[3]~I .oe_async_reset = "none";
defparam \HEX2[3]~I .oe_power_up = "low";
defparam \HEX2[3]~I .oe_register_mode = "none";
defparam \HEX2[3]~I .oe_sync_reset = "none";
defparam \HEX2[3]~I .operation_mode = "output";
defparam \HEX2[3]~I .output_async_reset = "none";
defparam \HEX2[3]~I .output_power_up = "low";
defparam \HEX2[3]~I .output_register_mode = "none";
defparam \HEX2[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX2[2]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX2[2]));
// synopsys translate_off
defparam \HEX2[2]~I .input_async_reset = "none";
defparam \HEX2[2]~I .input_power_up = "low";
defparam \HEX2[2]~I .input_register_mode = "none";
defparam \HEX2[2]~I .input_sync_reset = "none";
defparam \HEX2[2]~I .oe_async_reset = "none";
defparam \HEX2[2]~I .oe_power_up = "low";
defparam \HEX2[2]~I .oe_register_mode = "none";
defparam \HEX2[2]~I .oe_sync_reset = "none";
defparam \HEX2[2]~I .operation_mode = "output";
defparam \HEX2[2]~I .output_async_reset = "none";
defparam \HEX2[2]~I .output_power_up = "low";
defparam \HEX2[2]~I .output_register_mode = "none";
defparam \HEX2[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX2[1]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX2[1]));
// synopsys translate_off
defparam \HEX2[1]~I .input_async_reset = "none";
defparam \HEX2[1]~I .input_power_up = "low";
defparam \HEX2[1]~I .input_register_mode = "none";
defparam \HEX2[1]~I .input_sync_reset = "none";
defparam \HEX2[1]~I .oe_async_reset = "none";
defparam \HEX2[1]~I .oe_power_up = "low";
defparam \HEX2[1]~I .oe_register_mode = "none";
defparam \HEX2[1]~I .oe_sync_reset = "none";
defparam \HEX2[1]~I .operation_mode = "output";
defparam \HEX2[1]~I .output_async_reset = "none";
defparam \HEX2[1]~I .output_power_up = "low";
defparam \HEX2[1]~I .output_register_mode = "none";
defparam \HEX2[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX2[0]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX2[0]));
// synopsys translate_off
defparam \HEX2[0]~I .input_async_reset = "none";
defparam \HEX2[0]~I .input_power_up = "low";
defparam \HEX2[0]~I .input_register_mode = "none";
defparam \HEX2[0]~I .input_sync_reset = "none";
defparam \HEX2[0]~I .oe_async_reset = "none";
defparam \HEX2[0]~I .oe_power_up = "low";
defparam \HEX2[0]~I .oe_register_mode = "none";
defparam \HEX2[0]~I .oe_sync_reset = "none";
defparam \HEX2[0]~I .operation_mode = "output";
defparam \HEX2[0]~I .output_async_reset = "none";
defparam \HEX2[0]~I .output_power_up = "low";
defparam \HEX2[0]~I .output_register_mode = "none";
defparam \HEX2[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX3[6]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX3[6]));
// synopsys translate_off
defparam \HEX3[6]~I .input_async_reset = "none";
defparam \HEX3[6]~I .input_power_up = "low";
defparam \HEX3[6]~I .input_register_mode = "none";
defparam \HEX3[6]~I .input_sync_reset = "none";
defparam \HEX3[6]~I .oe_async_reset = "none";
defparam \HEX3[6]~I .oe_power_up = "low";
defparam \HEX3[6]~I .oe_register_mode = "none";
defparam \HEX3[6]~I .oe_sync_reset = "none";
defparam \HEX3[6]~I .operation_mode = "output";
defparam \HEX3[6]~I .output_async_reset = "none";
defparam \HEX3[6]~I .output_power_up = "low";
defparam \HEX3[6]~I .output_register_mode = "none";
defparam \HEX3[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX3[5]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX3[5]));
// synopsys translate_off
defparam \HEX3[5]~I .input_async_reset = "none";
defparam \HEX3[5]~I .input_power_up = "low";
defparam \HEX3[5]~I .input_register_mode = "none";
defparam \HEX3[5]~I .input_sync_reset = "none";
defparam \HEX3[5]~I .oe_async_reset = "none";
defparam \HEX3[5]~I .oe_power_up = "low";
defparam \HEX3[5]~I .oe_register_mode = "none";
defparam \HEX3[5]~I .oe_sync_reset = "none";
defparam \HEX3[5]~I .operation_mode = "output";
defparam \HEX3[5]~I .output_async_reset = "none";
defparam \HEX3[5]~I .output_power_up = "low";
defparam \HEX3[5]~I .output_register_mode = "none";
defparam \HEX3[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX3[4]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX3[4]));
// synopsys translate_off
defparam \HEX3[4]~I .input_async_reset = "none";
defparam \HEX3[4]~I .input_power_up = "low";
defparam \HEX3[4]~I .input_register_mode = "none";
defparam \HEX3[4]~I .input_sync_reset = "none";
defparam \HEX3[4]~I .oe_async_reset = "none";
defparam \HEX3[4]~I .oe_power_up = "low";
defparam \HEX3[4]~I .oe_register_mode = "none";
defparam \HEX3[4]~I .oe_sync_reset = "none";
defparam \HEX3[4]~I .operation_mode = "output";
defparam \HEX3[4]~I .output_async_reset = "none";
defparam \HEX3[4]~I .output_power_up = "low";
defparam \HEX3[4]~I .output_register_mode = "none";
defparam \HEX3[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX3[3]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX3[3]));
// synopsys translate_off
defparam \HEX3[3]~I .input_async_reset = "none";
defparam \HEX3[3]~I .input_power_up = "low";
defparam \HEX3[3]~I .input_register_mode = "none";
defparam \HEX3[3]~I .input_sync_reset = "none";
defparam \HEX3[3]~I .oe_async_reset = "none";
defparam \HEX3[3]~I .oe_power_up = "low";
defparam \HEX3[3]~I .oe_register_mode = "none";
defparam \HEX3[3]~I .oe_sync_reset = "none";
defparam \HEX3[3]~I .operation_mode = "output";
defparam \HEX3[3]~I .output_async_reset = "none";
defparam \HEX3[3]~I .output_power_up = "low";
defparam \HEX3[3]~I .output_register_mode = "none";
defparam \HEX3[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX3[2]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX3[2]));
// synopsys translate_off
defparam \HEX3[2]~I .input_async_reset = "none";
defparam \HEX3[2]~I .input_power_up = "low";
defparam \HEX3[2]~I .input_register_mode = "none";
defparam \HEX3[2]~I .input_sync_reset = "none";
defparam \HEX3[2]~I .oe_async_reset = "none";
defparam \HEX3[2]~I .oe_power_up = "low";
defparam \HEX3[2]~I .oe_register_mode = "none";
defparam \HEX3[2]~I .oe_sync_reset = "none";
defparam \HEX3[2]~I .operation_mode = "output";
defparam \HEX3[2]~I .output_async_reset = "none";
defparam \HEX3[2]~I .output_power_up = "low";
defparam \HEX3[2]~I .output_register_mode = "none";
defparam \HEX3[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX3[1]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX3[1]));
// synopsys translate_off
defparam \HEX3[1]~I .input_async_reset = "none";
defparam \HEX3[1]~I .input_power_up = "low";
defparam \HEX3[1]~I .input_register_mode = "none";
defparam \HEX3[1]~I .input_sync_reset = "none";
defparam \HEX3[1]~I .oe_async_reset = "none";
defparam \HEX3[1]~I .oe_power_up = "low";
defparam \HEX3[1]~I .oe_register_mode = "none";
defparam \HEX3[1]~I .oe_sync_reset = "none";
defparam \HEX3[1]~I .operation_mode = "output";
defparam \HEX3[1]~I .output_async_reset = "none";
defparam \HEX3[1]~I .output_power_up = "low";
defparam \HEX3[1]~I .output_register_mode = "none";
defparam \HEX3[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX3[0]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX3[0]));
// synopsys translate_off
defparam \HEX3[0]~I .input_async_reset = "none";
defparam \HEX3[0]~I .input_power_up = "low";
defparam \HEX3[0]~I .input_register_mode = "none";
defparam \HEX3[0]~I .input_sync_reset = "none";
defparam \HEX3[0]~I .oe_async_reset = "none";
defparam \HEX3[0]~I .oe_power_up = "low";
defparam \HEX3[0]~I .oe_register_mode = "none";
defparam \HEX3[0]~I .oe_sync_reset = "none";
defparam \HEX3[0]~I .operation_mode = "output";
defparam \HEX3[0]~I .output_async_reset = "none";
defparam \HEX3[0]~I .output_power_up = "low";
defparam \HEX3[0]~I .output_register_mode = "none";
defparam \HEX3[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX4[6]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX4[6]));
// synopsys translate_off
defparam \HEX4[6]~I .input_async_reset = "none";
defparam \HEX4[6]~I .input_power_up = "low";
defparam \HEX4[6]~I .input_register_mode = "none";
defparam \HEX4[6]~I .input_sync_reset = "none";
defparam \HEX4[6]~I .oe_async_reset = "none";
defparam \HEX4[6]~I .oe_power_up = "low";
defparam \HEX4[6]~I .oe_register_mode = "none";
defparam \HEX4[6]~I .oe_sync_reset = "none";
defparam \HEX4[6]~I .operation_mode = "output";
defparam \HEX4[6]~I .output_async_reset = "none";
defparam \HEX4[6]~I .output_power_up = "low";
defparam \HEX4[6]~I .output_register_mode = "none";
defparam \HEX4[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX4[5]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX4[5]));
// synopsys translate_off
defparam \HEX4[5]~I .input_async_reset = "none";
defparam \HEX4[5]~I .input_power_up = "low";
defparam \HEX4[5]~I .input_register_mode = "none";
defparam \HEX4[5]~I .input_sync_reset = "none";
defparam \HEX4[5]~I .oe_async_reset = "none";
defparam \HEX4[5]~I .oe_power_up = "low";
defparam \HEX4[5]~I .oe_register_mode = "none";
defparam \HEX4[5]~I .oe_sync_reset = "none";
defparam \HEX4[5]~I .operation_mode = "output";
defparam \HEX4[5]~I .output_async_reset = "none";
defparam \HEX4[5]~I .output_power_up = "low";
defparam \HEX4[5]~I .output_register_mode = "none";
defparam \HEX4[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX4[4]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX4[4]));
// synopsys translate_off
defparam \HEX4[4]~I .input_async_reset = "none";
defparam \HEX4[4]~I .input_power_up = "low";
defparam \HEX4[4]~I .input_register_mode = "none";
defparam \HEX4[4]~I .input_sync_reset = "none";
defparam \HEX4[4]~I .oe_async_reset = "none";
defparam \HEX4[4]~I .oe_power_up = "low";
defparam \HEX4[4]~I .oe_register_mode = "none";
defparam \HEX4[4]~I .oe_sync_reset = "none";
defparam \HEX4[4]~I .operation_mode = "output";
defparam \HEX4[4]~I .output_async_reset = "none";
defparam \HEX4[4]~I .output_power_up = "low";
defparam \HEX4[4]~I .output_register_mode = "none";
defparam \HEX4[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX4[3]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX4[3]));
// synopsys translate_off
defparam \HEX4[3]~I .input_async_reset = "none";
defparam \HEX4[3]~I .input_power_up = "low";
defparam \HEX4[3]~I .input_register_mode = "none";
defparam \HEX4[3]~I .input_sync_reset = "none";
defparam \HEX4[3]~I .oe_async_reset = "none";
defparam \HEX4[3]~I .oe_power_up = "low";
defparam \HEX4[3]~I .oe_register_mode = "none";
defparam \HEX4[3]~I .oe_sync_reset = "none";
defparam \HEX4[3]~I .operation_mode = "output";
defparam \HEX4[3]~I .output_async_reset = "none";
defparam \HEX4[3]~I .output_power_up = "low";
defparam \HEX4[3]~I .output_register_mode = "none";
defparam \HEX4[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX4[2]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX4[2]));
// synopsys translate_off
defparam \HEX4[2]~I .input_async_reset = "none";
defparam \HEX4[2]~I .input_power_up = "low";
defparam \HEX4[2]~I .input_register_mode = "none";
defparam \HEX4[2]~I .input_sync_reset = "none";
defparam \HEX4[2]~I .oe_async_reset = "none";
defparam \HEX4[2]~I .oe_power_up = "low";
defparam \HEX4[2]~I .oe_register_mode = "none";
defparam \HEX4[2]~I .oe_sync_reset = "none";
defparam \HEX4[2]~I .operation_mode = "output";
defparam \HEX4[2]~I .output_async_reset = "none";
defparam \HEX4[2]~I .output_power_up = "low";
defparam \HEX4[2]~I .output_register_mode = "none";
defparam \HEX4[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX4[1]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX4[1]));
// synopsys translate_off
defparam \HEX4[1]~I .input_async_reset = "none";
defparam \HEX4[1]~I .input_power_up = "low";
defparam \HEX4[1]~I .input_register_mode = "none";
defparam \HEX4[1]~I .input_sync_reset = "none";
defparam \HEX4[1]~I .oe_async_reset = "none";
defparam \HEX4[1]~I .oe_power_up = "low";
defparam \HEX4[1]~I .oe_register_mode = "none";
defparam \HEX4[1]~I .oe_sync_reset = "none";
defparam \HEX4[1]~I .operation_mode = "output";
defparam \HEX4[1]~I .output_async_reset = "none";
defparam \HEX4[1]~I .output_power_up = "low";
defparam \HEX4[1]~I .output_register_mode = "none";
defparam \HEX4[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX4[0]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX4[0]));
// synopsys translate_off
defparam \HEX4[0]~I .input_async_reset = "none";
defparam \HEX4[0]~I .input_power_up = "low";
defparam \HEX4[0]~I .input_register_mode = "none";
defparam \HEX4[0]~I .input_sync_reset = "none";
defparam \HEX4[0]~I .oe_async_reset = "none";
defparam \HEX4[0]~I .oe_power_up = "low";
defparam \HEX4[0]~I .oe_register_mode = "none";
defparam \HEX4[0]~I .oe_sync_reset = "none";
defparam \HEX4[0]~I .operation_mode = "output";
defparam \HEX4[0]~I .output_async_reset = "none";
defparam \HEX4[0]~I .output_power_up = "low";
defparam \HEX4[0]~I .output_register_mode = "none";
defparam \HEX4[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX5[6]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX5[6]));
// synopsys translate_off
defparam \HEX5[6]~I .input_async_reset = "none";
defparam \HEX5[6]~I .input_power_up = "low";
defparam \HEX5[6]~I .input_register_mode = "none";
defparam \HEX5[6]~I .input_sync_reset = "none";
defparam \HEX5[6]~I .oe_async_reset = "none";
defparam \HEX5[6]~I .oe_power_up = "low";
defparam \HEX5[6]~I .oe_register_mode = "none";
defparam \HEX5[6]~I .oe_sync_reset = "none";
defparam \HEX5[6]~I .operation_mode = "output";
defparam \HEX5[6]~I .output_async_reset = "none";
defparam \HEX5[6]~I .output_power_up = "low";
defparam \HEX5[6]~I .output_register_mode = "none";
defparam \HEX5[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX5[5]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX5[5]));
// synopsys translate_off
defparam \HEX5[5]~I .input_async_reset = "none";
defparam \HEX5[5]~I .input_power_up = "low";
defparam \HEX5[5]~I .input_register_mode = "none";
defparam \HEX5[5]~I .input_sync_reset = "none";
defparam \HEX5[5]~I .oe_async_reset = "none";
defparam \HEX5[5]~I .oe_power_up = "low";
defparam \HEX5[5]~I .oe_register_mode = "none";
defparam \HEX5[5]~I .oe_sync_reset = "none";
defparam \HEX5[5]~I .operation_mode = "output";
defparam \HEX5[5]~I .output_async_reset = "none";
defparam \HEX5[5]~I .output_power_up = "low";
defparam \HEX5[5]~I .output_register_mode = "none";
defparam \HEX5[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX5[4]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX5[4]));
// synopsys translate_off
defparam \HEX5[4]~I .input_async_reset = "none";
defparam \HEX5[4]~I .input_power_up = "low";
defparam \HEX5[4]~I .input_register_mode = "none";
defparam \HEX5[4]~I .input_sync_reset = "none";
defparam \HEX5[4]~I .oe_async_reset = "none";
defparam \HEX5[4]~I .oe_power_up = "low";
defparam \HEX5[4]~I .oe_register_mode = "none";
defparam \HEX5[4]~I .oe_sync_reset = "none";
defparam \HEX5[4]~I .operation_mode = "output";
defparam \HEX5[4]~I .output_async_reset = "none";
defparam \HEX5[4]~I .output_power_up = "low";
defparam \HEX5[4]~I .output_register_mode = "none";
defparam \HEX5[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX5[3]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX5[3]));
// synopsys translate_off
defparam \HEX5[3]~I .input_async_reset = "none";
defparam \HEX5[3]~I .input_power_up = "low";
defparam \HEX5[3]~I .input_register_mode = "none";
defparam \HEX5[3]~I .input_sync_reset = "none";
defparam \HEX5[3]~I .oe_async_reset = "none";
defparam \HEX5[3]~I .oe_power_up = "low";
defparam \HEX5[3]~I .oe_register_mode = "none";
defparam \HEX5[3]~I .oe_sync_reset = "none";
defparam \HEX5[3]~I .operation_mode = "output";
defparam \HEX5[3]~I .output_async_reset = "none";
defparam \HEX5[3]~I .output_power_up = "low";
defparam \HEX5[3]~I .output_register_mode = "none";
defparam \HEX5[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX5[2]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX5[2]));
// synopsys translate_off
defparam \HEX5[2]~I .input_async_reset = "none";
defparam \HEX5[2]~I .input_power_up = "low";
defparam \HEX5[2]~I .input_register_mode = "none";
defparam \HEX5[2]~I .input_sync_reset = "none";
defparam \HEX5[2]~I .oe_async_reset = "none";
defparam \HEX5[2]~I .oe_power_up = "low";
defparam \HEX5[2]~I .oe_register_mode = "none";
defparam \HEX5[2]~I .oe_sync_reset = "none";
defparam \HEX5[2]~I .operation_mode = "output";
defparam \HEX5[2]~I .output_async_reset = "none";
defparam \HEX5[2]~I .output_power_up = "low";
defparam \HEX5[2]~I .output_register_mode = "none";
defparam \HEX5[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX5[1]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX5[1]));
// synopsys translate_off
defparam \HEX5[1]~I .input_async_reset = "none";
defparam \HEX5[1]~I .input_power_up = "low";
defparam \HEX5[1]~I .input_register_mode = "none";
defparam \HEX5[1]~I .input_sync_reset = "none";
defparam \HEX5[1]~I .oe_async_reset = "none";
defparam \HEX5[1]~I .oe_power_up = "low";
defparam \HEX5[1]~I .oe_register_mode = "none";
defparam \HEX5[1]~I .oe_sync_reset = "none";
defparam \HEX5[1]~I .operation_mode = "output";
defparam \HEX5[1]~I .output_async_reset = "none";
defparam \HEX5[1]~I .output_power_up = "low";
defparam \HEX5[1]~I .output_register_mode = "none";
defparam \HEX5[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX5[0]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX5[0]));
// synopsys translate_off
defparam \HEX5[0]~I .input_async_reset = "none";
defparam \HEX5[0]~I .input_power_up = "low";
defparam \HEX5[0]~I .input_register_mode = "none";
defparam \HEX5[0]~I .input_sync_reset = "none";
defparam \HEX5[0]~I .oe_async_reset = "none";
defparam \HEX5[0]~I .oe_power_up = "low";
defparam \HEX5[0]~I .oe_register_mode = "none";
defparam \HEX5[0]~I .oe_sync_reset = "none";
defparam \HEX5[0]~I .operation_mode = "output";
defparam \HEX5[0]~I .output_async_reset = "none";
defparam \HEX5[0]~I .output_power_up = "low";
defparam \HEX5[0]~I .output_register_mode = "none";
defparam \HEX5[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX6[6]~I (
	.datain(!\display_data2|WideOr6~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX6[6]));
// synopsys translate_off
defparam \HEX6[6]~I .input_async_reset = "none";
defparam \HEX6[6]~I .input_power_up = "low";
defparam \HEX6[6]~I .input_register_mode = "none";
defparam \HEX6[6]~I .input_sync_reset = "none";
defparam \HEX6[6]~I .oe_async_reset = "none";
defparam \HEX6[6]~I .oe_power_up = "low";
defparam \HEX6[6]~I .oe_register_mode = "none";
defparam \HEX6[6]~I .oe_sync_reset = "none";
defparam \HEX6[6]~I .operation_mode = "output";
defparam \HEX6[6]~I .output_async_reset = "none";
defparam \HEX6[6]~I .output_power_up = "low";
defparam \HEX6[6]~I .output_register_mode = "none";
defparam \HEX6[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX6[5]~I (
	.datain(\display_data2|WideOr5~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX6[5]));
// synopsys translate_off
defparam \HEX6[5]~I .input_async_reset = "none";
defparam \HEX6[5]~I .input_power_up = "low";
defparam \HEX6[5]~I .input_register_mode = "none";
defparam \HEX6[5]~I .input_sync_reset = "none";
defparam \HEX6[5]~I .oe_async_reset = "none";
defparam \HEX6[5]~I .oe_power_up = "low";
defparam \HEX6[5]~I .oe_register_mode = "none";
defparam \HEX6[5]~I .oe_sync_reset = "none";
defparam \HEX6[5]~I .operation_mode = "output";
defparam \HEX6[5]~I .output_async_reset = "none";
defparam \HEX6[5]~I .output_power_up = "low";
defparam \HEX6[5]~I .output_register_mode = "none";
defparam \HEX6[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX6[4]~I (
	.datain(\display_data2|WideOr4~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX6[4]));
// synopsys translate_off
defparam \HEX6[4]~I .input_async_reset = "none";
defparam \HEX6[4]~I .input_power_up = "low";
defparam \HEX6[4]~I .input_register_mode = "none";
defparam \HEX6[4]~I .input_sync_reset = "none";
defparam \HEX6[4]~I .oe_async_reset = "none";
defparam \HEX6[4]~I .oe_power_up = "low";
defparam \HEX6[4]~I .oe_register_mode = "none";
defparam \HEX6[4]~I .oe_sync_reset = "none";
defparam \HEX6[4]~I .operation_mode = "output";
defparam \HEX6[4]~I .output_async_reset = "none";
defparam \HEX6[4]~I .output_power_up = "low";
defparam \HEX6[4]~I .output_register_mode = "none";
defparam \HEX6[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX6[3]~I (
	.datain(\display_data2|WideOr3~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX6[3]));
// synopsys translate_off
defparam \HEX6[3]~I .input_async_reset = "none";
defparam \HEX6[3]~I .input_power_up = "low";
defparam \HEX6[3]~I .input_register_mode = "none";
defparam \HEX6[3]~I .input_sync_reset = "none";
defparam \HEX6[3]~I .oe_async_reset = "none";
defparam \HEX6[3]~I .oe_power_up = "low";
defparam \HEX6[3]~I .oe_register_mode = "none";
defparam \HEX6[3]~I .oe_sync_reset = "none";
defparam \HEX6[3]~I .operation_mode = "output";
defparam \HEX6[3]~I .output_async_reset = "none";
defparam \HEX6[3]~I .output_power_up = "low";
defparam \HEX6[3]~I .output_register_mode = "none";
defparam \HEX6[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX6[2]~I (
	.datain(\display_data2|WideOr2~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX6[2]));
// synopsys translate_off
defparam \HEX6[2]~I .input_async_reset = "none";
defparam \HEX6[2]~I .input_power_up = "low";
defparam \HEX6[2]~I .input_register_mode = "none";
defparam \HEX6[2]~I .input_sync_reset = "none";
defparam \HEX6[2]~I .oe_async_reset = "none";
defparam \HEX6[2]~I .oe_power_up = "low";
defparam \HEX6[2]~I .oe_register_mode = "none";
defparam \HEX6[2]~I .oe_sync_reset = "none";
defparam \HEX6[2]~I .operation_mode = "output";
defparam \HEX6[2]~I .output_async_reset = "none";
defparam \HEX6[2]~I .output_power_up = "low";
defparam \HEX6[2]~I .output_register_mode = "none";
defparam \HEX6[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX6[1]~I (
	.datain(\display_data2|WideOr1~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX6[1]));
// synopsys translate_off
defparam \HEX6[1]~I .input_async_reset = "none";
defparam \HEX6[1]~I .input_power_up = "low";
defparam \HEX6[1]~I .input_register_mode = "none";
defparam \HEX6[1]~I .input_sync_reset = "none";
defparam \HEX6[1]~I .oe_async_reset = "none";
defparam \HEX6[1]~I .oe_power_up = "low";
defparam \HEX6[1]~I .oe_register_mode = "none";
defparam \HEX6[1]~I .oe_sync_reset = "none";
defparam \HEX6[1]~I .operation_mode = "output";
defparam \HEX6[1]~I .output_async_reset = "none";
defparam \HEX6[1]~I .output_power_up = "low";
defparam \HEX6[1]~I .output_register_mode = "none";
defparam \HEX6[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX6[0]~I (
	.datain(\display_data2|WideOr0~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX6[0]));
// synopsys translate_off
defparam \HEX6[0]~I .input_async_reset = "none";
defparam \HEX6[0]~I .input_power_up = "low";
defparam \HEX6[0]~I .input_register_mode = "none";
defparam \HEX6[0]~I .input_sync_reset = "none";
defparam \HEX6[0]~I .oe_async_reset = "none";
defparam \HEX6[0]~I .oe_power_up = "low";
defparam \HEX6[0]~I .oe_register_mode = "none";
defparam \HEX6[0]~I .oe_sync_reset = "none";
defparam \HEX6[0]~I .operation_mode = "output";
defparam \HEX6[0]~I .output_async_reset = "none";
defparam \HEX6[0]~I .output_power_up = "low";
defparam \HEX6[0]~I .output_register_mode = "none";
defparam \HEX6[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_N9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX7[6]~I (
	.datain(!\display_data1|WideOr6~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX7[6]));
// synopsys translate_off
defparam \HEX7[6]~I .input_async_reset = "none";
defparam \HEX7[6]~I .input_power_up = "low";
defparam \HEX7[6]~I .input_register_mode = "none";
defparam \HEX7[6]~I .input_sync_reset = "none";
defparam \HEX7[6]~I .oe_async_reset = "none";
defparam \HEX7[6]~I .oe_power_up = "low";
defparam \HEX7[6]~I .oe_register_mode = "none";
defparam \HEX7[6]~I .oe_sync_reset = "none";
defparam \HEX7[6]~I .operation_mode = "output";
defparam \HEX7[6]~I .output_async_reset = "none";
defparam \HEX7[6]~I .output_power_up = "low";
defparam \HEX7[6]~I .output_register_mode = "none";
defparam \HEX7[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX7[5]~I (
	.datain(\display_data1|WideOr5~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX7[5]));
// synopsys translate_off
defparam \HEX7[5]~I .input_async_reset = "none";
defparam \HEX7[5]~I .input_power_up = "low";
defparam \HEX7[5]~I .input_register_mode = "none";
defparam \HEX7[5]~I .input_sync_reset = "none";
defparam \HEX7[5]~I .oe_async_reset = "none";
defparam \HEX7[5]~I .oe_power_up = "low";
defparam \HEX7[5]~I .oe_register_mode = "none";
defparam \HEX7[5]~I .oe_sync_reset = "none";
defparam \HEX7[5]~I .operation_mode = "output";
defparam \HEX7[5]~I .output_async_reset = "none";
defparam \HEX7[5]~I .output_power_up = "low";
defparam \HEX7[5]~I .output_register_mode = "none";
defparam \HEX7[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX7[4]~I (
	.datain(\display_data1|WideOr4~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX7[4]));
// synopsys translate_off
defparam \HEX7[4]~I .input_async_reset = "none";
defparam \HEX7[4]~I .input_power_up = "low";
defparam \HEX7[4]~I .input_register_mode = "none";
defparam \HEX7[4]~I .input_sync_reset = "none";
defparam \HEX7[4]~I .oe_async_reset = "none";
defparam \HEX7[4]~I .oe_power_up = "low";
defparam \HEX7[4]~I .oe_register_mode = "none";
defparam \HEX7[4]~I .oe_sync_reset = "none";
defparam \HEX7[4]~I .operation_mode = "output";
defparam \HEX7[4]~I .output_async_reset = "none";
defparam \HEX7[4]~I .output_power_up = "low";
defparam \HEX7[4]~I .output_register_mode = "none";
defparam \HEX7[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX7[3]~I (
	.datain(\display_data1|WideOr3~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX7[3]));
// synopsys translate_off
defparam \HEX7[3]~I .input_async_reset = "none";
defparam \HEX7[3]~I .input_power_up = "low";
defparam \HEX7[3]~I .input_register_mode = "none";
defparam \HEX7[3]~I .input_sync_reset = "none";
defparam \HEX7[3]~I .oe_async_reset = "none";
defparam \HEX7[3]~I .oe_power_up = "low";
defparam \HEX7[3]~I .oe_register_mode = "none";
defparam \HEX7[3]~I .oe_sync_reset = "none";
defparam \HEX7[3]~I .operation_mode = "output";
defparam \HEX7[3]~I .output_async_reset = "none";
defparam \HEX7[3]~I .output_power_up = "low";
defparam \HEX7[3]~I .output_register_mode = "none";
defparam \HEX7[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX7[2]~I (
	.datain(\display_data1|WideOr2~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX7[2]));
// synopsys translate_off
defparam \HEX7[2]~I .input_async_reset = "none";
defparam \HEX7[2]~I .input_power_up = "low";
defparam \HEX7[2]~I .input_register_mode = "none";
defparam \HEX7[2]~I .input_sync_reset = "none";
defparam \HEX7[2]~I .oe_async_reset = "none";
defparam \HEX7[2]~I .oe_power_up = "low";
defparam \HEX7[2]~I .oe_register_mode = "none";
defparam \HEX7[2]~I .oe_sync_reset = "none";
defparam \HEX7[2]~I .operation_mode = "output";
defparam \HEX7[2]~I .output_async_reset = "none";
defparam \HEX7[2]~I .output_power_up = "low";
defparam \HEX7[2]~I .output_register_mode = "none";
defparam \HEX7[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX7[1]~I (
	.datain(\display_data1|WideOr1~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX7[1]));
// synopsys translate_off
defparam \HEX7[1]~I .input_async_reset = "none";
defparam \HEX7[1]~I .input_power_up = "low";
defparam \HEX7[1]~I .input_register_mode = "none";
defparam \HEX7[1]~I .input_sync_reset = "none";
defparam \HEX7[1]~I .oe_async_reset = "none";
defparam \HEX7[1]~I .oe_power_up = "low";
defparam \HEX7[1]~I .oe_register_mode = "none";
defparam \HEX7[1]~I .oe_sync_reset = "none";
defparam \HEX7[1]~I .operation_mode = "output";
defparam \HEX7[1]~I .output_async_reset = "none";
defparam \HEX7[1]~I .output_power_up = "low";
defparam \HEX7[1]~I .output_register_mode = "none";
defparam \HEX7[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX7[0]~I (
	.datain(\display_data1|WideOr0~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX7[0]));
// synopsys translate_off
defparam \HEX7[0]~I .input_async_reset = "none";
defparam \HEX7[0]~I .input_power_up = "low";
defparam \HEX7[0]~I .input_register_mode = "none";
defparam \HEX7[0]~I .input_sync_reset = "none";
defparam \HEX7[0]~I .oe_async_reset = "none";
defparam \HEX7[0]~I .oe_power_up = "low";
defparam \HEX7[0]~I .oe_register_mode = "none";
defparam \HEX7[0]~I .oe_sync_reset = "none";
defparam \HEX7[0]~I .operation_mode = "output";
defparam \HEX7[0]~I .output_async_reset = "none";
defparam \HEX7[0]~I .output_power_up = "low";
defparam \HEX7[0]~I .output_register_mode = "none";
defparam \HEX7[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDR[0]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDR[0]));
// synopsys translate_off
defparam \LEDR[0]~I .input_async_reset = "none";
defparam \LEDR[0]~I .input_power_up = "low";
defparam \LEDR[0]~I .input_register_mode = "none";
defparam \LEDR[0]~I .input_sync_reset = "none";
defparam \LEDR[0]~I .oe_async_reset = "none";
defparam \LEDR[0]~I .oe_power_up = "low";
defparam \LEDR[0]~I .oe_register_mode = "none";
defparam \LEDR[0]~I .oe_sync_reset = "none";
defparam \LEDR[0]~I .operation_mode = "output";
defparam \LEDR[0]~I .output_async_reset = "none";
defparam \LEDR[0]~I .output_power_up = "low";
defparam \LEDR[0]~I .output_register_mode = "none";
defparam \LEDR[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDR[1]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDR[1]));
// synopsys translate_off
defparam \LEDR[1]~I .input_async_reset = "none";
defparam \LEDR[1]~I .input_power_up = "low";
defparam \LEDR[1]~I .input_register_mode = "none";
defparam \LEDR[1]~I .input_sync_reset = "none";
defparam \LEDR[1]~I .oe_async_reset = "none";
defparam \LEDR[1]~I .oe_power_up = "low";
defparam \LEDR[1]~I .oe_register_mode = "none";
defparam \LEDR[1]~I .oe_sync_reset = "none";
defparam \LEDR[1]~I .operation_mode = "output";
defparam \LEDR[1]~I .output_async_reset = "none";
defparam \LEDR[1]~I .output_power_up = "low";
defparam \LEDR[1]~I .output_register_mode = "none";
defparam \LEDR[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDR[2]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDR[2]));
// synopsys translate_off
defparam \LEDR[2]~I .input_async_reset = "none";
defparam \LEDR[2]~I .input_power_up = "low";
defparam \LEDR[2]~I .input_register_mode = "none";
defparam \LEDR[2]~I .input_sync_reset = "none";
defparam \LEDR[2]~I .oe_async_reset = "none";
defparam \LEDR[2]~I .oe_power_up = "low";
defparam \LEDR[2]~I .oe_register_mode = "none";
defparam \LEDR[2]~I .oe_sync_reset = "none";
defparam \LEDR[2]~I .operation_mode = "output";
defparam \LEDR[2]~I .output_async_reset = "none";
defparam \LEDR[2]~I .output_power_up = "low";
defparam \LEDR[2]~I .output_register_mode = "none";
defparam \LEDR[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDR[3]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDR[3]));
// synopsys translate_off
defparam \LEDR[3]~I .input_async_reset = "none";
defparam \LEDR[3]~I .input_power_up = "low";
defparam \LEDR[3]~I .input_register_mode = "none";
defparam \LEDR[3]~I .input_sync_reset = "none";
defparam \LEDR[3]~I .oe_async_reset = "none";
defparam \LEDR[3]~I .oe_power_up = "low";
defparam \LEDR[3]~I .oe_register_mode = "none";
defparam \LEDR[3]~I .oe_sync_reset = "none";
defparam \LEDR[3]~I .operation_mode = "output";
defparam \LEDR[3]~I .output_async_reset = "none";
defparam \LEDR[3]~I .output_power_up = "low";
defparam \LEDR[3]~I .output_register_mode = "none";
defparam \LEDR[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDR[4]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDR[4]));
// synopsys translate_off
defparam \LEDR[4]~I .input_async_reset = "none";
defparam \LEDR[4]~I .input_power_up = "low";
defparam \LEDR[4]~I .input_register_mode = "none";
defparam \LEDR[4]~I .input_sync_reset = "none";
defparam \LEDR[4]~I .oe_async_reset = "none";
defparam \LEDR[4]~I .oe_power_up = "low";
defparam \LEDR[4]~I .oe_register_mode = "none";
defparam \LEDR[4]~I .oe_sync_reset = "none";
defparam \LEDR[4]~I .operation_mode = "output";
defparam \LEDR[4]~I .output_async_reset = "none";
defparam \LEDR[4]~I .output_power_up = "low";
defparam \LEDR[4]~I .output_register_mode = "none";
defparam \LEDR[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDR[5]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDR[5]));
// synopsys translate_off
defparam \LEDR[5]~I .input_async_reset = "none";
defparam \LEDR[5]~I .input_power_up = "low";
defparam \LEDR[5]~I .input_register_mode = "none";
defparam \LEDR[5]~I .input_sync_reset = "none";
defparam \LEDR[5]~I .oe_async_reset = "none";
defparam \LEDR[5]~I .oe_power_up = "low";
defparam \LEDR[5]~I .oe_register_mode = "none";
defparam \LEDR[5]~I .oe_sync_reset = "none";
defparam \LEDR[5]~I .operation_mode = "output";
defparam \LEDR[5]~I .output_async_reset = "none";
defparam \LEDR[5]~I .output_power_up = "low";
defparam \LEDR[5]~I .output_register_mode = "none";
defparam \LEDR[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDR[6]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDR[6]));
// synopsys translate_off
defparam \LEDR[6]~I .input_async_reset = "none";
defparam \LEDR[6]~I .input_power_up = "low";
defparam \LEDR[6]~I .input_register_mode = "none";
defparam \LEDR[6]~I .input_sync_reset = "none";
defparam \LEDR[6]~I .oe_async_reset = "none";
defparam \LEDR[6]~I .oe_power_up = "low";
defparam \LEDR[6]~I .oe_register_mode = "none";
defparam \LEDR[6]~I .oe_sync_reset = "none";
defparam \LEDR[6]~I .operation_mode = "output";
defparam \LEDR[6]~I .output_async_reset = "none";
defparam \LEDR[6]~I .output_power_up = "low";
defparam \LEDR[6]~I .output_register_mode = "none";
defparam \LEDR[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDR[7]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDR[7]));
// synopsys translate_off
defparam \LEDR[7]~I .input_async_reset = "none";
defparam \LEDR[7]~I .input_power_up = "low";
defparam \LEDR[7]~I .input_register_mode = "none";
defparam \LEDR[7]~I .input_sync_reset = "none";
defparam \LEDR[7]~I .oe_async_reset = "none";
defparam \LEDR[7]~I .oe_power_up = "low";
defparam \LEDR[7]~I .oe_register_mode = "none";
defparam \LEDR[7]~I .oe_sync_reset = "none";
defparam \LEDR[7]~I .operation_mode = "output";
defparam \LEDR[7]~I .output_async_reset = "none";
defparam \LEDR[7]~I .output_power_up = "low";
defparam \LEDR[7]~I .output_register_mode = "none";
defparam \LEDR[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDR[8]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDR[8]));
// synopsys translate_off
defparam \LEDR[8]~I .input_async_reset = "none";
defparam \LEDR[8]~I .input_power_up = "low";
defparam \LEDR[8]~I .input_register_mode = "none";
defparam \LEDR[8]~I .input_sync_reset = "none";
defparam \LEDR[8]~I .oe_async_reset = "none";
defparam \LEDR[8]~I .oe_power_up = "low";
defparam \LEDR[8]~I .oe_register_mode = "none";
defparam \LEDR[8]~I .oe_sync_reset = "none";
defparam \LEDR[8]~I .operation_mode = "output";
defparam \LEDR[8]~I .output_async_reset = "none";
defparam \LEDR[8]~I .output_power_up = "low";
defparam \LEDR[8]~I .output_register_mode = "none";
defparam \LEDR[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDR[9]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDR[9]));
// synopsys translate_off
defparam \LEDR[9]~I .input_async_reset = "none";
defparam \LEDR[9]~I .input_power_up = "low";
defparam \LEDR[9]~I .input_register_mode = "none";
defparam \LEDR[9]~I .input_sync_reset = "none";
defparam \LEDR[9]~I .oe_async_reset = "none";
defparam \LEDR[9]~I .oe_power_up = "low";
defparam \LEDR[9]~I .oe_register_mode = "none";
defparam \LEDR[9]~I .oe_sync_reset = "none";
defparam \LEDR[9]~I .operation_mode = "output";
defparam \LEDR[9]~I .output_async_reset = "none";
defparam \LEDR[9]~I .output_power_up = "low";
defparam \LEDR[9]~I .output_register_mode = "none";
defparam \LEDR[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDR[10]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDR[10]));
// synopsys translate_off
defparam \LEDR[10]~I .input_async_reset = "none";
defparam \LEDR[10]~I .input_power_up = "low";
defparam \LEDR[10]~I .input_register_mode = "none";
defparam \LEDR[10]~I .input_sync_reset = "none";
defparam \LEDR[10]~I .oe_async_reset = "none";
defparam \LEDR[10]~I .oe_power_up = "low";
defparam \LEDR[10]~I .oe_register_mode = "none";
defparam \LEDR[10]~I .oe_sync_reset = "none";
defparam \LEDR[10]~I .operation_mode = "output";
defparam \LEDR[10]~I .output_async_reset = "none";
defparam \LEDR[10]~I .output_power_up = "low";
defparam \LEDR[10]~I .output_register_mode = "none";
defparam \LEDR[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDR[11]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDR[11]));
// synopsys translate_off
defparam \LEDR[11]~I .input_async_reset = "none";
defparam \LEDR[11]~I .input_power_up = "low";
defparam \LEDR[11]~I .input_register_mode = "none";
defparam \LEDR[11]~I .input_sync_reset = "none";
defparam \LEDR[11]~I .oe_async_reset = "none";
defparam \LEDR[11]~I .oe_power_up = "low";
defparam \LEDR[11]~I .oe_register_mode = "none";
defparam \LEDR[11]~I .oe_sync_reset = "none";
defparam \LEDR[11]~I .operation_mode = "output";
defparam \LEDR[11]~I .output_async_reset = "none";
defparam \LEDR[11]~I .output_power_up = "low";
defparam \LEDR[11]~I .output_register_mode = "none";
defparam \LEDR[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDR[12]~I (
	.datain(\SW~combout [14]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDR[12]));
// synopsys translate_off
defparam \LEDR[12]~I .input_async_reset = "none";
defparam \LEDR[12]~I .input_power_up = "low";
defparam \LEDR[12]~I .input_register_mode = "none";
defparam \LEDR[12]~I .input_sync_reset = "none";
defparam \LEDR[12]~I .oe_async_reset = "none";
defparam \LEDR[12]~I .oe_power_up = "low";
defparam \LEDR[12]~I .oe_register_mode = "none";
defparam \LEDR[12]~I .oe_sync_reset = "none";
defparam \LEDR[12]~I .operation_mode = "output";
defparam \LEDR[12]~I .output_async_reset = "none";
defparam \LEDR[12]~I .output_power_up = "low";
defparam \LEDR[12]~I .output_register_mode = "none";
defparam \LEDR[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDR[13]~I (
	.datain(\SW~combout [15]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDR[13]));
// synopsys translate_off
defparam \LEDR[13]~I .input_async_reset = "none";
defparam \LEDR[13]~I .input_power_up = "low";
defparam \LEDR[13]~I .input_register_mode = "none";
defparam \LEDR[13]~I .input_sync_reset = "none";
defparam \LEDR[13]~I .oe_async_reset = "none";
defparam \LEDR[13]~I .oe_power_up = "low";
defparam \LEDR[13]~I .oe_register_mode = "none";
defparam \LEDR[13]~I .oe_sync_reset = "none";
defparam \LEDR[13]~I .operation_mode = "output";
defparam \LEDR[13]~I .output_async_reset = "none";
defparam \LEDR[13]~I .output_power_up = "low";
defparam \LEDR[13]~I .output_register_mode = "none";
defparam \LEDR[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDR[14]~I (
	.datain(\SW~combout [16]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDR[14]));
// synopsys translate_off
defparam \LEDR[14]~I .input_async_reset = "none";
defparam \LEDR[14]~I .input_power_up = "low";
defparam \LEDR[14]~I .input_register_mode = "none";
defparam \LEDR[14]~I .input_sync_reset = "none";
defparam \LEDR[14]~I .oe_async_reset = "none";
defparam \LEDR[14]~I .oe_power_up = "low";
defparam \LEDR[14]~I .oe_register_mode = "none";
defparam \LEDR[14]~I .oe_sync_reset = "none";
defparam \LEDR[14]~I .operation_mode = "output";
defparam \LEDR[14]~I .output_async_reset = "none";
defparam \LEDR[14]~I .output_power_up = "low";
defparam \LEDR[14]~I .output_register_mode = "none";
defparam \LEDR[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDR[15]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDR[15]));
// synopsys translate_off
defparam \LEDR[15]~I .input_async_reset = "none";
defparam \LEDR[15]~I .input_power_up = "low";
defparam \LEDR[15]~I .input_register_mode = "none";
defparam \LEDR[15]~I .input_sync_reset = "none";
defparam \LEDR[15]~I .oe_async_reset = "none";
defparam \LEDR[15]~I .oe_power_up = "low";
defparam \LEDR[15]~I .oe_register_mode = "none";
defparam \LEDR[15]~I .oe_sync_reset = "none";
defparam \LEDR[15]~I .operation_mode = "output";
defparam \LEDR[15]~I .output_async_reset = "none";
defparam \LEDR[15]~I .output_power_up = "low";
defparam \LEDR[15]~I .output_register_mode = "none";
defparam \LEDR[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDR[16]~I (
	.datain(!\bus|cpu2|done~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDR[16]));
// synopsys translate_off
defparam \LEDR[16]~I .input_async_reset = "none";
defparam \LEDR[16]~I .input_power_up = "low";
defparam \LEDR[16]~I .input_register_mode = "none";
defparam \LEDR[16]~I .input_sync_reset = "none";
defparam \LEDR[16]~I .oe_async_reset = "none";
defparam \LEDR[16]~I .oe_power_up = "low";
defparam \LEDR[16]~I .oe_register_mode = "none";
defparam \LEDR[16]~I .oe_sync_reset = "none";
defparam \LEDR[16]~I .operation_mode = "output";
defparam \LEDR[16]~I .output_async_reset = "none";
defparam \LEDR[16]~I .output_power_up = "low";
defparam \LEDR[16]~I .output_register_mode = "none";
defparam \LEDR[16]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDR[17]~I (
	.datain(!\bus|cpu1|done~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDR[17]));
// synopsys translate_off
defparam \LEDR[17]~I .input_async_reset = "none";
defparam \LEDR[17]~I .input_power_up = "low";
defparam \LEDR[17]~I .input_register_mode = "none";
defparam \LEDR[17]~I .input_sync_reset = "none";
defparam \LEDR[17]~I .oe_async_reset = "none";
defparam \LEDR[17]~I .oe_power_up = "low";
defparam \LEDR[17]~I .oe_register_mode = "none";
defparam \LEDR[17]~I .oe_sync_reset = "none";
defparam \LEDR[17]~I .operation_mode = "output";
defparam \LEDR[17]~I .output_async_reset = "none";
defparam \LEDR[17]~I .output_power_up = "low";
defparam \LEDR[17]~I .output_register_mode = "none";
defparam \LEDR[17]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDG[4]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDG[4]));
// synopsys translate_off
defparam \LEDG[4]~I .input_async_reset = "none";
defparam \LEDG[4]~I .input_power_up = "low";
defparam \LEDG[4]~I .input_register_mode = "none";
defparam \LEDG[4]~I .input_sync_reset = "none";
defparam \LEDG[4]~I .oe_async_reset = "none";
defparam \LEDG[4]~I .oe_power_up = "low";
defparam \LEDG[4]~I .oe_register_mode = "none";
defparam \LEDG[4]~I .oe_sync_reset = "none";
defparam \LEDG[4]~I .operation_mode = "output";
defparam \LEDG[4]~I .output_async_reset = "none";
defparam \LEDG[4]~I .output_power_up = "low";
defparam \LEDG[4]~I .output_register_mode = "none";
defparam \LEDG[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDG[5]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDG[5]));
// synopsys translate_off
defparam \LEDG[5]~I .input_async_reset = "none";
defparam \LEDG[5]~I .input_power_up = "low";
defparam \LEDG[5]~I .input_register_mode = "none";
defparam \LEDG[5]~I .input_sync_reset = "none";
defparam \LEDG[5]~I .oe_async_reset = "none";
defparam \LEDG[5]~I .oe_power_up = "low";
defparam \LEDG[5]~I .oe_register_mode = "none";
defparam \LEDG[5]~I .oe_sync_reset = "none";
defparam \LEDG[5]~I .operation_mode = "output";
defparam \LEDG[5]~I .output_async_reset = "none";
defparam \LEDG[5]~I .output_power_up = "low";
defparam \LEDG[5]~I .output_register_mode = "none";
defparam \LEDG[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDG[6]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDG[6]));
// synopsys translate_off
defparam \LEDG[6]~I .input_async_reset = "none";
defparam \LEDG[6]~I .input_power_up = "low";
defparam \LEDG[6]~I .input_register_mode = "none";
defparam \LEDG[6]~I .input_sync_reset = "none";
defparam \LEDG[6]~I .oe_async_reset = "none";
defparam \LEDG[6]~I .oe_power_up = "low";
defparam \LEDG[6]~I .oe_register_mode = "none";
defparam \LEDG[6]~I .oe_sync_reset = "none";
defparam \LEDG[6]~I .operation_mode = "output";
defparam \LEDG[6]~I .output_async_reset = "none";
defparam \LEDG[6]~I .output_power_up = "low";
defparam \LEDG[6]~I .output_register_mode = "none";
defparam \LEDG[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDG[7]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDG[7]));
// synopsys translate_off
defparam \LEDG[7]~I .input_async_reset = "none";
defparam \LEDG[7]~I .input_power_up = "low";
defparam \LEDG[7]~I .input_register_mode = "none";
defparam \LEDG[7]~I .input_sync_reset = "none";
defparam \LEDG[7]~I .oe_async_reset = "none";
defparam \LEDG[7]~I .oe_power_up = "low";
defparam \LEDG[7]~I .oe_register_mode = "none";
defparam \LEDG[7]~I .oe_sync_reset = "none";
defparam \LEDG[7]~I .operation_mode = "output";
defparam \LEDG[7]~I .output_async_reset = "none";
defparam \LEDG[7]~I .output_power_up = "low";
defparam \LEDG[7]~I .output_register_mode = "none";
defparam \LEDG[7]~I .output_sync_reset = "none";
// synopsys translate_on

endmodule
