#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Wed Jan 27 08:09:08 2021
# Process ID: 1904
# Current directory: C:/Users/Simone Ragoni/alice/CtpReadout/ctp_readout2
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent2880 C:\Users\Simone Ragoni\alice\CtpReadout\ctp_readout2\ctp_readout2.xpr
# Log file: C:/Users/Simone Ragoni/alice/CtpReadout/ctp_readout2/vivado.log
# Journal file: C:/Users/Simone Ragoni/alice/CtpReadout/ctp_readout2\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/Simone Ragoni/alice/CtpReadout/ctp_readout2/ctp_readout2.xpr}
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:12 ; elapsed = 00:00:07 . Memory (MB): peak = 741.238 ; gain = 142.070
update_compile_order -fileset sources_1
launch_simulation -install_path C:/questasim64_10.6c/win64
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'Questa' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Simone Ragoni/alice/CtpReadout/ctp_readout2/ctp_readout2.sim/sim_1/behav/questa'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-Questa-47] Finding simulator installation...
INFO: [USF-Questa-50] Using simulator executables from 'C:/questasim64_10.6c/win64/vsim.exe'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-Questa-7] Finding pre-compiled libraries...
INFO: [USF_Questa-11] File 'C:/Users/Simone Ragoni/questalib_106c/modelsim.ini' copied to run dir:'C:/Users/Simone Ragoni/alice/CtpReadout/ctp_readout2/ctp_readout2.sim/sim_1/behav/questa'
INFO: [SIM-utils-54] Inspecting design source files for 'TC_statemachine_tb' in fileset 'sim_1'...
INFO: [USF-Questa-107] Finding global include files...
INFO: [USF-Questa-108] Finding include directories and verilog header directory paths...
INFO: [USF-Questa-109] Fetching design files from 'sim_1'...
INFO: [USF-Questa-2] Questa::Compile design
INFO: [USF-Questa-15] Creating automatic 'do' files...
INFO: [USF-Questa-69] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Simone Ragoni/alice/CtpReadout/ctp_readout2/ctp_readout2.sim/sim_1/behav/questa'
Reading C:/questasim64_10.6c/tcl/vsim/pref.tcl

# 10.6c

# do {TC_statemachine_tb_compile.do}
# ** Warning: (vlib-34) Library already exists at "questa_lib/work".
# ** Warning: (vlib-34) Library already exists at "questa_lib/msim".
# ** Warning: (vlib-34) Library already exists at "questa_lib/msim/xil_defaultlib".
# QuestaSim-64 vmap 10.6c Lib Mapping Utility 2017.07 Jul 26 2017
# vmap xil_defaultlib questa_lib/msim/xil_defaultlib 
# Modifying modelsim.ini
# ** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
# QuestaSim-64 vlog 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 08:12:14 on Jan 27,2021
# vlog -64 -incr -work xil_defaultlib ../../../../ctp_readout2.srcs/sources_1/ip/tc_fifo/sim/tc_fifo.v 
# -- Skipping module tc_fifo
# 
# Top level modules:
# 	tc_fifo
# End time: 08:12:14 on Jan 27,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# ** Warning: (vcom-159) Mode option -64 is not supported in this context and will be ignored.
# QuestaSim-64 vcom 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 08:12:15 on Jan 27,2021
# vcom -64 -93 -work xil_defaultlib ../../../../ctp_readout2.srcs/sources_1/new/packer.vhd ../../../../../hdl/tc_statemachine.vhd ../../../../../hdl/top_tc_statemachine.vhd ../../../../ctp_readout2.srcs/sim_1/new/TC_statemachine_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ATTRIBUTES
# -- Loading package std_logic_misc
# -- Compiling entity packer
# -- Compiling architecture Behavioral of packer
# -- Compiling entity tc_statemachine
# -- Compiling architecture rtl of tc_statemachine
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity top_tc_statemachine
# -- Compiling architecture Behavioral of top_tc_statemachine
# -- Compiling entity TC_statemachine_tb
# -- Compiling architecture Behavioral of TC_statemachine_tb
# End time: 08:12:15 on Jan 27,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# QuestaSim-64 vlog 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 08:12:15 on Jan 27,2021
# vlog -work xil_defaultlib glbl.v 
# -- Compiling module glbl
# 
# Top level modules:
# 	glbl
# End time: 08:12:15 on Jan 27,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
INFO: [USF-Questa-69] 'compile' step finished in '2' seconds
INFO: [USF-Questa-3] Questa::Elaborate design
INFO: [USF-Questa-69] Executing 'ELABORATE' step in 'C:/Users/Simone Ragoni/alice/CtpReadout/ctp_readout2/ctp_readout2.sim/sim_1/behav/questa'
Reading C:/questasim64_10.6c/tcl/vsim/pref.tcl

# 10.6c

# do {TC_statemachine_tb_elaborate.do}
# QuestaSim-64 vopt 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 08:12:16 on Jan 27,2021
# vopt "+acc=npr" -L fifo_generator_v13_2_3 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm -work xil_defaultlib xil_defaultlib.TC_statemachine_tb xil_defaultlib.glbl -o TC_statemachine_tb_opt 
# 
# Top level modules:
# 	TC_statemachine_tb
# 	glbl
# 
# Analyzing design...
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ATTRIBUTES
# -- Loading package std_logic_misc
# -- Loading entity TC_statemachine_tb
# -- Loading architecture Behavioral of TC_statemachine_tb
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading entity top_tc_statemachine
# -- Loading architecture Behavioral of top_tc_statemachine
# -- Loading entity packer
# -- Loading package vl_types
# -- Loading entity tc_fifo
# -- Loading entity tc_statemachine
# -- Loading architecture Behavioral of packer
# -- Loading module tc_fifo
# -- Loading architecture rtl of tc_statemachine
# -- Loading module glbl
# -- Loading architecture FIFO18E2_V of FIFO18E2
# -- Loading package body VPKG
# -- Loading architecture FIFO36E2_V of FIFO36E2
# -- Loading architecture FIFO18E1_V of FIFO18E1
# -- Loading entity FF18_INTERNAL_VHDL
# -- Loading architecture FF18_INTERNAL_VHDL_V of FF18_INTERNAL_VHDL
# -- Loading architecture FIFO36E1_V of FIFO36E1
# -- Loading entity FF36_INTERNAL_VHDL
# -- Loading architecture FF36_INTERNAL_VHDL_V of FF36_INTERNAL_VHDL
# Incremental compilation check found no design-units have changed.
# Optimized design name is TC_statemachine_tb_opt
# End time: 08:12:17 on Jan 27,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
INFO: [USF-Questa-69] 'elaborate' step finished in '2' seconds
INFO: [USF-Questa-4] Questa::Simulate design
INFO: [USF-Questa-69] Executing 'SIMULATE' step in 'C:/Users/Simone Ragoni/alice/CtpReadout/ctp_readout2/ctp_readout2.sim/sim_1/behav/questa'
Program launched (PID=6600)
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 791.387 ; gain = 0.000
launch_simulation -install_path C:/questasim64_10.6c/win64
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'Questa' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Simone Ragoni/alice/CtpReadout/ctp_readout2/ctp_readout2.sim/sim_1/behav/questa'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-Questa-47] Finding simulator installation...
INFO: [USF-Questa-50] Using simulator executables from 'C:/questasim64_10.6c/win64/vsim.exe'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-Questa-7] Finding pre-compiled libraries...
INFO: [USF_Questa-11] File 'C:/Users/Simone Ragoni/questalib_106c/modelsim.ini' copied to run dir:'C:/Users/Simone Ragoni/alice/CtpReadout/ctp_readout2/ctp_readout2.sim/sim_1/behav/questa'
INFO: [SIM-utils-54] Inspecting design source files for 'TC_statemachine_tb' in fileset 'sim_1'...
INFO: [USF-Questa-107] Finding global include files...
INFO: [USF-Questa-108] Finding include directories and verilog header directory paths...
INFO: [USF-Questa-109] Fetching design files from 'sim_1'...
INFO: [USF-Questa-2] Questa::Compile design
INFO: [USF-Questa-15] Creating automatic 'do' files...
INFO: [USF-Questa-69] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Simone Ragoni/alice/CtpReadout/ctp_readout2/ctp_readout2.sim/sim_1/behav/questa'
Reading C:/questasim64_10.6c/tcl/vsim/pref.tcl

# 10.6c

# do {TC_statemachine_tb_compile.do}
# ** Warning: (vlib-34) Library already exists at "questa_lib/work".
# ** Warning: (vlib-34) Library already exists at "questa_lib/msim".
# ** Warning: (vlib-34) Library already exists at "questa_lib/msim/xil_defaultlib".
# QuestaSim-64 vmap 10.6c Lib Mapping Utility 2017.07 Jul 26 2017
# vmap xil_defaultlib questa_lib/msim/xil_defaultlib 
# Modifying modelsim.ini
# ** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
# QuestaSim-64 vlog 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 08:15:42 on Jan 27,2021
# vlog -64 -incr -work xil_defaultlib ../../../../ctp_readout2.srcs/sources_1/ip/tc_fifo/sim/tc_fifo.v 
# -- Skipping module tc_fifo
# 
# Top level modules:
# 	tc_fifo
# End time: 08:15:43 on Jan 27,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 1
# ** Warning: (vcom-159) Mode option -64 is not supported in this context and will be ignored.
# QuestaSim-64 vcom 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 08:15:43 on Jan 27,2021
# vcom -64 -93 -work xil_defaultlib ../../../../ctp_readout2.srcs/sources_1/new/packer.vhd ../../../../../hdl/tc_statemachine.vhd ../../../../../hdl/top_tc_statemachine.vhd ../../../../ctp_readout2.srcs/sim_1/new/TC_statemachine_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ATTRIBUTES
# -- Loading package std_logic_misc
# -- Compiling entity packer
# -- Compiling architecture Behavioral of packer
# -- Compiling entity tc_statemachine
# -- Compiling architecture rtl of tc_statemachine
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity top_tc_statemachine
# -- Compiling architecture Behavioral of top_tc_statemachine
# -- Compiling entity TC_statemachine_tb
# -- Compiling architecture Behavioral of TC_statemachine_tb
# End time: 08:15:43 on Jan 27,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# QuestaSim-64 vlog 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 08:15:43 on Jan 27,2021
# vlog -work xil_defaultlib glbl.v 
# -- Compiling module glbl
# 
# Top level modules:
# 	glbl
# End time: 08:15:43 on Jan 27,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
INFO: [USF-Questa-69] 'compile' step finished in '1' seconds
INFO: [USF-Questa-3] Questa::Elaborate design
INFO: [USF-Questa-69] Executing 'ELABORATE' step in 'C:/Users/Simone Ragoni/alice/CtpReadout/ctp_readout2/ctp_readout2.sim/sim_1/behav/questa'
Reading C:/questasim64_10.6c/tcl/vsim/pref.tcl

# 10.6c

# do {TC_statemachine_tb_elaborate.do}
# QuestaSim-64 vopt 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 08:15:44 on Jan 27,2021
# vopt "+acc=npr" -L fifo_generator_v13_2_3 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm -work xil_defaultlib xil_defaultlib.TC_statemachine_tb xil_defaultlib.glbl -o TC_statemachine_tb_opt 
# 
# Top level modules:
# 	TC_statemachine_tb
# 	glbl
# 
# Analyzing design...
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ATTRIBUTES
# -- Loading package std_logic_misc
# -- Loading entity TC_statemachine_tb
# -- Loading architecture Behavioral of TC_statemachine_tb
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading entity top_tc_statemachine
# -- Loading architecture Behavioral of top_tc_statemachine
# -- Loading entity packer
# -- Loading package vl_types
# -- Loading entity tc_fifo
# -- Loading entity tc_statemachine
# -- Loading architecture Behavioral of packer
# -- Loading module tc_fifo
# -- Loading architecture rtl of tc_statemachine
# -- Loading module glbl
# -- Loading architecture FIFO18E2_V of FIFO18E2
# -- Loading package body VPKG
# -- Loading architecture FIFO36E2_V of FIFO36E2
# -- Loading architecture FIFO18E1_V of FIFO18E1
# -- Loading entity FF18_INTERNAL_VHDL
# -- Loading architecture FF18_INTERNAL_VHDL_V of FF18_INTERNAL_VHDL
# -- Loading architecture FIFO36E1_V of FIFO36E1
# -- Loading entity FF36_INTERNAL_VHDL
# -- Loading architecture FF36_INTERNAL_VHDL_V of FF36_INTERNAL_VHDL
# Incremental compilation check found no design-units have changed.
# Optimized design name is TC_statemachine_tb_opt
# End time: 08:15:45 on Jan 27,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
INFO: [USF-Questa-69] 'elaborate' step finished in '2' seconds
INFO: [USF-Questa-4] Questa::Simulate design
INFO: [USF-Questa-69] Executing 'SIMULATE' step in 'C:/Users/Simone Ragoni/alice/CtpReadout/ctp_readout2/ctp_readout2.sim/sim_1/behav/questa'
Program launched (PID=10816)
launch_simulation -install_path C:/questasim64_10.6c/win64
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'Questa' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Simone Ragoni/alice/CtpReadout/ctp_readout2/ctp_readout2.sim/sim_1/behav/questa'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-Questa-47] Finding simulator installation...
INFO: [USF-Questa-50] Using simulator executables from 'C:/questasim64_10.6c/win64/vsim.exe'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-Questa-7] Finding pre-compiled libraries...
INFO: [USF_Questa-11] File 'C:/Users/Simone Ragoni/questalib_106c/modelsim.ini' copied to run dir:'C:/Users/Simone Ragoni/alice/CtpReadout/ctp_readout2/ctp_readout2.sim/sim_1/behav/questa'
INFO: [SIM-utils-54] Inspecting design source files for 'TC_statemachine_tb' in fileset 'sim_1'...
INFO: [USF-Questa-107] Finding global include files...
INFO: [USF-Questa-108] Finding include directories and verilog header directory paths...
INFO: [USF-Questa-109] Fetching design files from 'sim_1'...
INFO: [USF-Questa-2] Questa::Compile design
INFO: [USF-Questa-15] Creating automatic 'do' files...
INFO: [USF-Questa-69] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Simone Ragoni/alice/CtpReadout/ctp_readout2/ctp_readout2.sim/sim_1/behav/questa'
Reading C:/questasim64_10.6c/tcl/vsim/pref.tcl

# 10.6c

# do {TC_statemachine_tb_compile.do}
# ** Warning: (vlib-34) Library already exists at "questa_lib/work".
# ** Warning: (vlib-34) Library already exists at "questa_lib/msim".
# ** Warning: (vlib-34) Library already exists at "questa_lib/msim/xil_defaultlib".
# QuestaSim-64 vmap 10.6c Lib Mapping Utility 2017.07 Jul 26 2017
# vmap xil_defaultlib questa_lib/msim/xil_defaultlib 
# Modifying modelsim.ini
# ** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
# QuestaSim-64 vlog 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 10:23:54 on Jan 29,2021
# vlog -64 -incr -work xil_defaultlib ../../../../ctp_readout2.srcs/sources_1/ip/tc_fifo/sim/tc_fifo.v 
# -- Skipping module tc_fifo
# 
# Top level modules:
# 	tc_fifo
# End time: 10:23:54 on Jan 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# ** Warning: (vcom-159) Mode option -64 is not supported in this context and will be ignored.
# QuestaSim-64 vcom 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 10:23:54 on Jan 29,2021
# vcom -64 -93 -work xil_defaultlib ../../../../ctp_readout2.srcs/sources_1/new/packer.vhd ../../../../../hdl/tc_statemachine.vhd ../../../../../hdl/top_tc_statemachine.vhd ../../../../ctp_readout2.srcs/sim_1/new/TC_statemachine_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ATTRIBUTES
# -- Loading package std_logic_misc
# -- Compiling entity packer
# -- Compiling architecture Behavioral of packer
# -- Compiling entity tc_statemachine
# -- Compiling architecture rtl of tc_statemachine
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity top_tc_statemachine
# -- Compiling architecture Behavioral of top_tc_statemachine
# -- Compiling entity TC_statemachine_tb
# -- Compiling architecture Behavioral of TC_statemachine_tb
# End time: 10:23:54 on Jan 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# QuestaSim-64 vlog 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 10:23:54 on Jan 29,2021
# vlog -work xil_defaultlib glbl.v 
# -- Compiling module glbl
# 
# Top level modules:
# 	glbl
# End time: 10:23:54 on Jan 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
INFO: [USF-Questa-69] 'compile' step finished in '2' seconds
INFO: [USF-Questa-3] Questa::Elaborate design
INFO: [USF-Questa-69] Executing 'ELABORATE' step in 'C:/Users/Simone Ragoni/alice/CtpReadout/ctp_readout2/ctp_readout2.sim/sim_1/behav/questa'
Reading C:/questasim64_10.6c/tcl/vsim/pref.tcl

# 10.6c

# do {TC_statemachine_tb_elaborate.do}
# QuestaSim-64 vopt 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 10:23:56 on Jan 29,2021
# vopt "+acc=npr" -L fifo_generator_v13_2_3 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm -work xil_defaultlib xil_defaultlib.TC_statemachine_tb xil_defaultlib.glbl -o TC_statemachine_tb_opt 
# 
# Top level modules:
# 	TC_statemachine_tb
# 	glbl
# 
# Analyzing design...
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ATTRIBUTES
# -- Loading package std_logic_misc
# -- Loading entity TC_statemachine_tb
# -- Loading architecture Behavioral of TC_statemachine_tb
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading entity top_tc_statemachine
# -- Loading architecture Behavioral of top_tc_statemachine
# -- Loading entity packer
# -- Loading package vl_types
# -- Loading entity tc_fifo
# -- Loading entity tc_statemachine
# -- Loading architecture Behavioral of packer
# -- Loading module tc_fifo
# -- Loading architecture rtl of tc_statemachine
# -- Loading module glbl
# -- Loading architecture FIFO18E2_V of FIFO18E2
# -- Loading package body VPKG
# -- Loading architecture FIFO36E2_V of FIFO36E2
# -- Loading architecture FIFO18E1_V of FIFO18E1
# -- Loading entity FF18_INTERNAL_VHDL
# -- Loading architecture FF18_INTERNAL_VHDL_V of FF18_INTERNAL_VHDL
# -- Loading architecture FIFO36E1_V of FIFO36E1
# -- Loading entity FF36_INTERNAL_VHDL
# -- Loading architecture FF36_INTERNAL_VHDL_V of FF36_INTERNAL_VHDL
# Incremental compilation check found no design-units have changed.
# Optimized design name is TC_statemachine_tb_opt
# End time: 10:23:56 on Jan 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
INFO: [USF-Questa-69] 'elaborate' step finished in '2' seconds
INFO: [USF-Questa-4] Questa::Simulate design
INFO: [USF-Questa-69] Executing 'SIMULATE' step in 'C:/Users/Simone Ragoni/alice/CtpReadout/ctp_readout2/ctp_readout2.sim/sim_1/behav/questa'
Program launched (PID=840)
launch_simulation -install_path C:/questasim64_10.6c/win64
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'Questa' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Simone Ragoni/alice/CtpReadout/ctp_readout2/ctp_readout2.sim/sim_1/behav/questa'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-Questa-47] Finding simulator installation...
INFO: [USF-Questa-50] Using simulator executables from 'C:/questasim64_10.6c/win64/vsim.exe'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-Questa-7] Finding pre-compiled libraries...
INFO: [USF_Questa-11] File 'C:/Users/Simone Ragoni/questalib_106c/modelsim.ini' copied to run dir:'C:/Users/Simone Ragoni/alice/CtpReadout/ctp_readout2/ctp_readout2.sim/sim_1/behav/questa'
INFO: [SIM-utils-54] Inspecting design source files for 'TC_statemachine_tb' in fileset 'sim_1'...
INFO: [USF-Questa-107] Finding global include files...
INFO: [USF-Questa-108] Finding include directories and verilog header directory paths...
INFO: [USF-Questa-109] Fetching design files from 'sim_1'...
INFO: [USF-Questa-2] Questa::Compile design
INFO: [USF-Questa-15] Creating automatic 'do' files...
INFO: [USF-Questa-69] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Simone Ragoni/alice/CtpReadout/ctp_readout2/ctp_readout2.sim/sim_1/behav/questa'
Reading C:/questasim64_10.6c/tcl/vsim/pref.tcl

# 10.6c

# do {TC_statemachine_tb_compile.do}
# ** Warning: (vlib-34) Library already exists at "questa_lib/work".
# ** Warning: (vlib-34) Library already exists at "questa_lib/msim".
# ** Warning: (vlib-34) Library already exists at "questa_lib/msim/xil_defaultlib".
# QuestaSim-64 vmap 10.6c Lib Mapping Utility 2017.07 Jul 26 2017
# vmap xil_defaultlib questa_lib/msim/xil_defaultlib 
# Modifying modelsim.ini
# ** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
# QuestaSim-64 vlog 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 10:29:51 on Jan 29,2021
# vlog -64 -incr -work xil_defaultlib ../../../../ctp_readout2.srcs/sources_1/ip/tc_fifo/sim/tc_fifo.v 
# -- Skipping module tc_fifo
# 
# Top level modules:
# 	tc_fifo
# End time: 10:29:51 on Jan 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# ** Warning: (vcom-159) Mode option -64 is not supported in this context and will be ignored.
# QuestaSim-64 vcom 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 10:29:51 on Jan 29,2021
# vcom -64 -93 -work xil_defaultlib ../../../../ctp_readout2.srcs/sources_1/new/packer.vhd ../../../../../hdl/tc_statemachine.vhd ../../../../../hdl/top_tc_statemachine.vhd ../../../../ctp_readout2.srcs/sim_1/new/TC_statemachine_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ATTRIBUTES
# -- Loading package std_logic_misc
# -- Compiling entity packer
# -- Compiling architecture Behavioral of packer
# -- Compiling entity tc_statemachine
# -- Compiling architecture rtl of tc_statemachine
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity top_tc_statemachine
# -- Compiling architecture Behavioral of top_tc_statemachine
# -- Compiling entity TC_statemachine_tb
# -- Compiling architecture Behavioral of TC_statemachine_tb
# End time: 10:29:51 on Jan 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# QuestaSim-64 vlog 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 10:29:51 on Jan 29,2021
# vlog -work xil_defaultlib glbl.v 
# -- Compiling module glbl
# 
# Top level modules:
# 	glbl
# End time: 10:29:51 on Jan 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
INFO: [USF-Questa-69] 'compile' step finished in '2' seconds
INFO: [USF-Questa-3] Questa::Elaborate design
INFO: [USF-Questa-69] Executing 'ELABORATE' step in 'C:/Users/Simone Ragoni/alice/CtpReadout/ctp_readout2/ctp_readout2.sim/sim_1/behav/questa'
Reading C:/questasim64_10.6c/tcl/vsim/pref.tcl

# 10.6c

# do {TC_statemachine_tb_elaborate.do}
# QuestaSim-64 vopt 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 10:29:53 on Jan 29,2021
# vopt "+acc=npr" -L fifo_generator_v13_2_3 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm -work xil_defaultlib xil_defaultlib.TC_statemachine_tb xil_defaultlib.glbl -o TC_statemachine_tb_opt 
# 
# Top level modules:
# 	TC_statemachine_tb
# 	glbl
# 
# Analyzing design...
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ATTRIBUTES
# -- Loading package std_logic_misc
# -- Loading entity TC_statemachine_tb
# -- Loading architecture Behavioral of TC_statemachine_tb
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading entity top_tc_statemachine
# -- Loading architecture Behavioral of top_tc_statemachine
# -- Loading entity packer
# -- Loading package vl_types
# -- Loading entity tc_fifo
# -- Loading entity tc_statemachine
# -- Loading architecture Behavioral of packer
# -- Loading module tc_fifo
# -- Loading architecture rtl of tc_statemachine
# -- Loading module glbl
# -- Loading architecture FIFO18E2_V of FIFO18E2
# -- Loading package body VPKG
# -- Loading architecture FIFO36E2_V of FIFO36E2
# -- Loading architecture FIFO18E1_V of FIFO18E1
# -- Loading entity FF18_INTERNAL_VHDL
# -- Loading architecture FF18_INTERNAL_VHDL_V of FF18_INTERNAL_VHDL
# -- Loading architecture FIFO36E1_V of FIFO36E1
# -- Loading entity FF36_INTERNAL_VHDL
# -- Loading architecture FF36_INTERNAL_VHDL_V of FF36_INTERNAL_VHDL
# Incremental compilation check found 30 design-units (out of 31) may be reused.
# Optimizing 1 design-unit (inlining 1/3 module instances, 0/112 architecture instances):
# -- Optimizing architecture Behavioral of TC_statemachine_tb
# Optimized design name is TC_statemachine_tb_opt
# End time: 10:29:54 on Jan 29,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
INFO: [USF-Questa-69] 'elaborate' step finished in '2' seconds
INFO: [USF-Questa-4] Questa::Simulate design
INFO: [USF-Questa-69] Executing 'SIMULATE' step in 'C:/Users/Simone Ragoni/alice/CtpReadout/ctp_readout2/ctp_readout2.sim/sim_1/behav/questa'
Program launched (PID=8968)
launch_simulation -install_path C:/questasim64_10.6c/win64
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'Questa' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Simone Ragoni/alice/CtpReadout/ctp_readout2/ctp_readout2.sim/sim_1/behav/questa'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-Questa-47] Finding simulator installation...
INFO: [USF-Questa-50] Using simulator executables from 'C:/questasim64_10.6c/win64/vsim.exe'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-Questa-7] Finding pre-compiled libraries...
INFO: [USF_Questa-11] File 'C:/Users/Simone Ragoni/questalib_106c/modelsim.ini' copied to run dir:'C:/Users/Simone Ragoni/alice/CtpReadout/ctp_readout2/ctp_readout2.sim/sim_1/behav/questa'
INFO: [SIM-utils-54] Inspecting design source files for 'TC_statemachine_tb' in fileset 'sim_1'...
INFO: [USF-Questa-107] Finding global include files...
INFO: [USF-Questa-108] Finding include directories and verilog header directory paths...
INFO: [USF-Questa-109] Fetching design files from 'sim_1'...
INFO: [USF-Questa-2] Questa::Compile design
INFO: [USF-Questa-15] Creating automatic 'do' files...
INFO: [USF-Questa-69] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Simone Ragoni/alice/CtpReadout/ctp_readout2/ctp_readout2.sim/sim_1/behav/questa'
Reading C:/questasim64_10.6c/tcl/vsim/pref.tcl

# 10.6c

# do {TC_statemachine_tb_compile.do}
# ** Warning: (vlib-34) Library already exists at "questa_lib/work".
# ** Warning: (vlib-34) Library already exists at "questa_lib/msim".
# ** Warning: (vlib-34) Library already exists at "questa_lib/msim/xil_defaultlib".
# QuestaSim-64 vmap 10.6c Lib Mapping Utility 2017.07 Jul 26 2017
# vmap xil_defaultlib questa_lib/msim/xil_defaultlib 
# Modifying modelsim.ini
# ** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
# QuestaSim-64 vlog 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 10:32:54 on Jan 29,2021
# vlog -64 -incr -work xil_defaultlib ../../../../ctp_readout2.srcs/sources_1/ip/tc_fifo/sim/tc_fifo.v 
# -- Skipping module tc_fifo
# 
# Top level modules:
# 	tc_fifo
# End time: 10:32:54 on Jan 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# ** Warning: (vcom-159) Mode option -64 is not supported in this context and will be ignored.
# QuestaSim-64 vcom 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 10:32:54 on Jan 29,2021
# vcom -64 -93 -work xil_defaultlib ../../../../ctp_readout2.srcs/sources_1/new/packer.vhd ../../../../../hdl/tc_statemachine.vhd ../../../../../hdl/top_tc_statemachine.vhd ../../../../ctp_readout2.srcs/sim_1/new/TC_statemachine_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ATTRIBUTES
# -- Loading package std_logic_misc
# -- Compiling entity packer
# -- Compiling architecture Behavioral of packer
# -- Compiling entity tc_statemachine
# -- Compiling architecture rtl of tc_statemachine
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity top_tc_statemachine
# -- Compiling architecture Behavioral of top_tc_statemachine
# -- Compiling entity TC_statemachine_tb
# -- Compiling architecture Behavioral of TC_statemachine_tb
# End time: 10:32:54 on Jan 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# QuestaSim-64 vlog 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 10:32:54 on Jan 29,2021
# vlog -work xil_defaultlib glbl.v 
# -- Compiling module glbl
# 
# Top level modules:
# 	glbl
# End time: 10:32:55 on Jan 29,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
INFO: [USF-Questa-69] 'compile' step finished in '2' seconds
INFO: [USF-Questa-3] Questa::Elaborate design
INFO: [USF-Questa-69] Executing 'ELABORATE' step in 'C:/Users/Simone Ragoni/alice/CtpReadout/ctp_readout2/ctp_readout2.sim/sim_1/behav/questa'
Reading C:/questasim64_10.6c/tcl/vsim/pref.tcl

# 10.6c

# do {TC_statemachine_tb_elaborate.do}
# QuestaSim-64 vopt 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 10:32:56 on Jan 29,2021
# vopt "+acc=npr" -L fifo_generator_v13_2_3 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm -work xil_defaultlib xil_defaultlib.TC_statemachine_tb xil_defaultlib.glbl -o TC_statemachine_tb_opt 
# 
# Top level modules:
# 	TC_statemachine_tb
# 	glbl
# 
# Analyzing design...
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ATTRIBUTES
# -- Loading package std_logic_misc
# -- Loading entity TC_statemachine_tb
# -- Loading architecture Behavioral of TC_statemachine_tb
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading entity top_tc_statemachine
# -- Loading architecture Behavioral of top_tc_statemachine
# -- Loading entity packer
# -- Loading package vl_types
# -- Loading entity tc_fifo
# -- Loading entity tc_statemachine
# -- Loading architecture Behavioral of packer
# -- Loading module tc_fifo
# -- Loading architecture rtl of tc_statemachine
# -- Loading module glbl
# -- Loading architecture FIFO18E2_V of FIFO18E2
# -- Loading package body VPKG
# -- Loading architecture FIFO36E2_V of FIFO36E2
# -- Loading architecture FIFO18E1_V of FIFO18E1
# -- Loading entity FF18_INTERNAL_VHDL
# -- Loading architecture FF18_INTERNAL_VHDL_V of FF18_INTERNAL_VHDL
# -- Loading architecture FIFO36E1_V of FIFO36E1
# -- Loading entity FF36_INTERNAL_VHDL
# -- Loading architecture FF36_INTERNAL_VHDL_V of FF36_INTERNAL_VHDL
# Incremental compilation check found 30 design-units (out of 31) may be reused.
# Optimizing 1 design-unit (inlining 1/3 module instances, 0/112 architecture instances):
# -- Optimizing architecture Behavioral of TC_statemachine_tb
# Optimized design name is TC_statemachine_tb_opt
# End time: 10:32:57 on Jan 29,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
INFO: [USF-Questa-69] 'elaborate' step finished in '2' seconds
INFO: [USF-Questa-4] Questa::Simulate design
INFO: [USF-Questa-69] Executing 'SIMULATE' step in 'C:/Users/Simone Ragoni/alice/CtpReadout/ctp_readout2/ctp_readout2.sim/sim_1/behav/questa'
Program launched (PID=2520)
launch_simulation -install_path C:/questasim64_10.6c/win64
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'Questa' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Simone Ragoni/alice/CtpReadout/ctp_readout2/ctp_readout2.sim/sim_1/behav/questa'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-Questa-47] Finding simulator installation...
INFO: [USF-Questa-50] Using simulator executables from 'C:/questasim64_10.6c/win64/vsim.exe'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-Questa-7] Finding pre-compiled libraries...
INFO: [USF_Questa-11] File 'C:/Users/Simone Ragoni/questalib_106c/modelsim.ini' copied to run dir:'C:/Users/Simone Ragoni/alice/CtpReadout/ctp_readout2/ctp_readout2.sim/sim_1/behav/questa'
INFO: [SIM-utils-54] Inspecting design source files for 'TC_statemachine_tb' in fileset 'sim_1'...
INFO: [USF-Questa-107] Finding global include files...
INFO: [USF-Questa-108] Finding include directories and verilog header directory paths...
INFO: [USF-Questa-109] Fetching design files from 'sim_1'...
INFO: [USF-Questa-2] Questa::Compile design
INFO: [USF-Questa-15] Creating automatic 'do' files...
INFO: [USF-Questa-69] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Simone Ragoni/alice/CtpReadout/ctp_readout2/ctp_readout2.sim/sim_1/behav/questa'
Reading C:/questasim64_10.6c/tcl/vsim/pref.tcl

# 10.6c

# do {TC_statemachine_tb_compile.do}
# ** Warning: (vlib-34) Library already exists at "questa_lib/work".
# ** Warning: (vlib-34) Library already exists at "questa_lib/msim".
# ** Warning: (vlib-34) Library already exists at "questa_lib/msim/xil_defaultlib".
# QuestaSim-64 vmap 10.6c Lib Mapping Utility 2017.07 Jul 26 2017
# vmap xil_defaultlib questa_lib/msim/xil_defaultlib 
# Modifying modelsim.ini
# ** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
# QuestaSim-64 vlog 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 10:37:00 on Jan 29,2021
# vlog -64 -incr -work xil_defaultlib ../../../../ctp_readout2.srcs/sources_1/ip/tc_fifo/sim/tc_fifo.v 
# -- Skipping module tc_fifo
# 
# Top level modules:
# 	tc_fifo
# End time: 10:37:00 on Jan 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# ** Warning: (vcom-159) Mode option -64 is not supported in this context and will be ignored.
# QuestaSim-64 vcom 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 10:37:00 on Jan 29,2021
# vcom -64 -93 -work xil_defaultlib ../../../../ctp_readout2.srcs/sources_1/new/packer.vhd ../../../../../hdl/tc_statemachine.vhd ../../../../../hdl/top_tc_statemachine.vhd ../../../../ctp_readout2.srcs/sim_1/new/TC_statemachine_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ATTRIBUTES
# -- Loading package std_logic_misc
# -- Compiling entity packer
# -- Compiling architecture Behavioral of packer
# -- Compiling entity tc_statemachine
# -- Compiling architecture rtl of tc_statemachine
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity top_tc_statemachine
# -- Compiling architecture Behavioral of top_tc_statemachine
# -- Compiling entity TC_statemachine_tb
# -- Compiling architecture Behavioral of TC_statemachine_tb
# End time: 10:37:00 on Jan 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# QuestaSim-64 vlog 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 10:37:00 on Jan 29,2021
# vlog -work xil_defaultlib glbl.v 
# -- Compiling module glbl
# 
# Top level modules:
# 	glbl
# End time: 10:37:00 on Jan 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
INFO: [USF-Questa-69] 'compile' step finished in '2' seconds
INFO: [USF-Questa-3] Questa::Elaborate design
INFO: [USF-Questa-69] Executing 'ELABORATE' step in 'C:/Users/Simone Ragoni/alice/CtpReadout/ctp_readout2/ctp_readout2.sim/sim_1/behav/questa'
Reading C:/questasim64_10.6c/tcl/vsim/pref.tcl

# 10.6c

# do {TC_statemachine_tb_elaborate.do}
# QuestaSim-64 vopt 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 10:37:01 on Jan 29,2021
# vopt "+acc=npr" -L fifo_generator_v13_2_3 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm -work xil_defaultlib xil_defaultlib.TC_statemachine_tb xil_defaultlib.glbl -o TC_statemachine_tb_opt 
# 
# Top level modules:
# 	TC_statemachine_tb
# 	glbl
# 
# Analyzing design...
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ATTRIBUTES
# -- Loading package std_logic_misc
# -- Loading entity TC_statemachine_tb
# -- Loading architecture Behavioral of TC_statemachine_tb
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading entity top_tc_statemachine
# -- Loading architecture Behavioral of top_tc_statemachine
# -- Loading entity packer
# -- Loading package vl_types
# -- Loading entity tc_fifo
# -- Loading entity tc_statemachine
# -- Loading architecture Behavioral of packer
# -- Loading module tc_fifo
# -- Loading architecture rtl of tc_statemachine
# -- Loading module glbl
# -- Loading architecture FIFO18E2_V of FIFO18E2
# -- Loading package body VPKG
# -- Loading architecture FIFO36E2_V of FIFO36E2
# -- Loading architecture FIFO18E1_V of FIFO18E1
# -- Loading entity FF18_INTERNAL_VHDL
# -- Loading architecture FF18_INTERNAL_VHDL_V of FF18_INTERNAL_VHDL
# -- Loading architecture FIFO36E1_V of FIFO36E1
# -- Loading entity FF36_INTERNAL_VHDL
# -- Loading architecture FF36_INTERNAL_VHDL_V of FF36_INTERNAL_VHDL
# Incremental compilation check found 30 design-units (out of 31) may be reused.
# Optimizing 1 design-unit (inlining 1/3 module instances, 0/112 architecture instances):
# -- Optimizing architecture Behavioral of TC_statemachine_tb
# Optimized design name is TC_statemachine_tb_opt
# End time: 10:37:02 on Jan 29,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
INFO: [USF-Questa-69] 'elaborate' step finished in '2' seconds
INFO: [USF-Questa-4] Questa::Simulate design
INFO: [USF-Questa-69] Executing 'SIMULATE' step in 'C:/Users/Simone Ragoni/alice/CtpReadout/ctp_readout2/ctp_readout2.sim/sim_1/behav/questa'
Program launched (PID=4916)
launch_simulation -install_path C:/questasim64_10.6c/win64
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'Questa' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Simone Ragoni/alice/CtpReadout/ctp_readout2/ctp_readout2.sim/sim_1/behav/questa'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-Questa-47] Finding simulator installation...
INFO: [USF-Questa-50] Using simulator executables from 'C:/questasim64_10.6c/win64/vsim.exe'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-Questa-7] Finding pre-compiled libraries...
INFO: [USF_Questa-11] File 'C:/Users/Simone Ragoni/questalib_106c/modelsim.ini' copied to run dir:'C:/Users/Simone Ragoni/alice/CtpReadout/ctp_readout2/ctp_readout2.sim/sim_1/behav/questa'
INFO: [SIM-utils-54] Inspecting design source files for 'TC_statemachine_tb' in fileset 'sim_1'...
INFO: [USF-Questa-107] Finding global include files...
INFO: [USF-Questa-108] Finding include directories and verilog header directory paths...
INFO: [USF-Questa-109] Fetching design files from 'sim_1'...
INFO: [USF-Questa-2] Questa::Compile design
INFO: [USF-Questa-15] Creating automatic 'do' files...
INFO: [USF-Questa-69] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Simone Ragoni/alice/CtpReadout/ctp_readout2/ctp_readout2.sim/sim_1/behav/questa'
Reading C:/questasim64_10.6c/tcl/vsim/pref.tcl

# 10.6c

# do {TC_statemachine_tb_compile.do}
# ** Warning: (vlib-34) Library already exists at "questa_lib/work".
# ** Warning: (vlib-34) Library already exists at "questa_lib/msim".
# ** Warning: (vlib-34) Library already exists at "questa_lib/msim/xil_defaultlib".
# QuestaSim-64 vmap 10.6c Lib Mapping Utility 2017.07 Jul 26 2017
# vmap xil_defaultlib questa_lib/msim/xil_defaultlib 
# Modifying modelsim.ini
# ** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
# QuestaSim-64 vlog 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 16:59:23 on Feb 02,2021
# vlog -64 -incr -work xil_defaultlib ../../../../ctp_readout2.srcs/sources_1/ip/tc_fifo/sim/tc_fifo.v 
# -- Skipping module tc_fifo
# 
# Top level modules:
# 	tc_fifo
# End time: 16:59:23 on Feb 02,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# ** Warning: (vcom-159) Mode option -64 is not supported in this context and will be ignored.
# QuestaSim-64 vcom 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 16:59:23 on Feb 02,2021
# vcom -64 -93 -work xil_defaultlib ../../../../ctp_readout2.srcs/sources_1/new/packer.vhd ../../../../../hdl/tc_statemachine.vhd ../../../../../hdl/top_tc_statemachine.vhd ../../../../ctp_readout2.srcs/sim_1/new/TC_statemachine_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ATTRIBUTES
# -- Loading package std_logic_misc
# -- Compiling entity packer
# -- Compiling architecture Behavioral of packer
# -- Compiling entity tc_statemachine
# -- Compiling architecture rtl of tc_statemachine
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity top_tc_statemachine
# -- Compiling architecture Behavioral of top_tc_statemachine
# -- Compiling entity TC_statemachine_tb
# -- Compiling architecture Behavioral of TC_statemachine_tb
# End time: 16:59:23 on Feb 02,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# QuestaSim-64 vlog 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 16:59:23 on Feb 02,2021
# vlog -work xil_defaultlib glbl.v 
# -- Compiling module glbl
# 
# Top level modules:
# 	glbl
# End time: 16:59:23 on Feb 02,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
INFO: [USF-Questa-69] 'compile' step finished in '1' seconds
INFO: [USF-Questa-3] Questa::Elaborate design
INFO: [USF-Questa-69] Executing 'ELABORATE' step in 'C:/Users/Simone Ragoni/alice/CtpReadout/ctp_readout2/ctp_readout2.sim/sim_1/behav/questa'
Reading C:/questasim64_10.6c/tcl/vsim/pref.tcl

# 10.6c

# do {TC_statemachine_tb_elaborate.do}
# QuestaSim-64 vopt 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 16:59:24 on Feb 02,2021
# vopt "+acc=npr" -L fifo_generator_v13_2_3 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm -work xil_defaultlib xil_defaultlib.TC_statemachine_tb xil_defaultlib.glbl -o TC_statemachine_tb_opt 
# 
# Top level modules:
# 	TC_statemachine_tb
# 	glbl
# 
# Analyzing design...
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ATTRIBUTES
# -- Loading package std_logic_misc
# -- Loading entity TC_statemachine_tb
# -- Loading architecture Behavioral of TC_statemachine_tb
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading entity top_tc_statemachine
# -- Loading architecture Behavioral of top_tc_statemachine
# -- Loading entity packer
# -- Loading package vl_types
# -- Loading entity tc_fifo
# -- Loading entity tc_statemachine
# -- Loading architecture Behavioral of packer
# -- Loading module tc_fifo
# -- Loading architecture rtl of tc_statemachine
# -- Loading module glbl
# -- Loading architecture FIFO18E2_V of FIFO18E2
# -- Loading package body VPKG
# -- Loading architecture FIFO36E2_V of FIFO36E2
# -- Loading architecture FIFO18E1_V of FIFO18E1
# -- Loading entity FF18_INTERNAL_VHDL
# -- Loading architecture FF18_INTERNAL_VHDL_V of FF18_INTERNAL_VHDL
# -- Loading architecture FIFO36E1_V of FIFO36E1
# -- Loading entity FF36_INTERNAL_VHDL
# -- Loading architecture FF36_INTERNAL_VHDL_V of FF36_INTERNAL_VHDL
# Incremental compilation check found no design-units have changed.
# Optimized design name is TC_statemachine_tb_opt
# End time: 16:59:25 on Feb 02,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
INFO: [USF-Questa-69] 'elaborate' step finished in '2' seconds
INFO: [USF-Questa-4] Questa::Simulate design
INFO: [USF-Questa-69] Executing 'SIMULATE' step in 'C:/Users/Simone Ragoni/alice/CtpReadout/ctp_readout2/ctp_readout2.sim/sim_1/behav/questa'
Program launched (PID=13428)
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/Simone Ragoni/alice/CtpReadout/ctp_readout2/ctp_readout2.runs/synth_1

launch_runs synth_1 -jobs 4
[Tue Feb  2 17:45:49 2021] Launched synth_1...
Run output will be captured here: C:/Users/Simone Ragoni/alice/CtpReadout/ctp_readout2/ctp_readout2.runs/synth_1/runme.log
launch_simulation -install_path C:/questasim64_10.6c/win64
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'Questa' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Simone Ragoni/alice/CtpReadout/ctp_readout2/ctp_readout2.sim/sim_1/behav/questa'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-Questa-47] Finding simulator installation...
INFO: [USF-Questa-50] Using simulator executables from 'C:/questasim64_10.6c/win64/vsim.exe'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-Questa-7] Finding pre-compiled libraries...
INFO: [USF_Questa-11] File 'C:/Users/Simone Ragoni/questalib_106c/modelsim.ini' copied to run dir:'C:/Users/Simone Ragoni/alice/CtpReadout/ctp_readout2/ctp_readout2.sim/sim_1/behav/questa'
INFO: [SIM-utils-54] Inspecting design source files for 'TC_statemachine_tb' in fileset 'sim_1'...
INFO: [USF-Questa-107] Finding global include files...
INFO: [USF-Questa-108] Finding include directories and verilog header directory paths...
INFO: [USF-Questa-109] Fetching design files from 'sim_1'...
INFO: [USF-Questa-2] Questa::Compile design
INFO: [USF-Questa-15] Creating automatic 'do' files...
INFO: [USF-Questa-69] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Simone Ragoni/alice/CtpReadout/ctp_readout2/ctp_readout2.sim/sim_1/behav/questa'
Reading C:/questasim64_10.6c/tcl/vsim/pref.tcl

# 10.6c

# do {TC_statemachine_tb_compile.do}
# ** Warning: (vlib-34) Library already exists at "questa_lib/work".
# ** Warning: (vlib-34) Library already exists at "questa_lib/msim".
# ** Warning: (vlib-34) Library already exists at "questa_lib/msim/xil_defaultlib".
# QuestaSim-64 vmap 10.6c Lib Mapping Utility 2017.07 Jul 26 2017
# vmap xil_defaultlib questa_lib/msim/xil_defaultlib 
# Modifying modelsim.ini
# ** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
# QuestaSim-64 vlog 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 17:47:32 on Feb 02,2021
# vlog -64 -incr -work xil_defaultlib ../../../../ctp_readout2.srcs/sources_1/ip/tc_fifo/sim/tc_fifo.v 
# -- Skipping module tc_fifo
# 
# Top level modules:
# 	tc_fifo
# End time: 17:47:32 on Feb 02,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# ** Warning: (vcom-159) Mode option -64 is not supported in this context and will be ignored.
# QuestaSim-64 vcom 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 17:47:33 on Feb 02,2021
# vcom -64 -93 -work xil_defaultlib ../../../../ctp_readout2.srcs/sources_1/new/packer.vhd ../../../../../hdl/tc_statemachine.vhd ../../../../../hdl/top_tc_statemachine.vhd ../../../../ctp_readout2.srcs/sim_1/new/TC_statemachine_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ATTRIBUTES
# -- Loading package std_logic_misc
# -- Compiling entity packer
# -- Compiling architecture Behavioral of packer
# -- Compiling entity tc_statemachine
# -- Compiling architecture rtl of tc_statemachine
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity top_tc_statemachine
# -- Compiling architecture Behavioral of top_tc_statemachine
# -- Compiling entity TC_statemachine_tb
# -- Compiling architecture Behavioral of TC_statemachine_tb
# End time: 17:47:33 on Feb 02,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# QuestaSim-64 vlog 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 17:47:33 on Feb 02,2021
# vlog -work xil_defaultlib glbl.v 
# -- Compiling module glbl
# 
# Top level modules:
# 	glbl
# End time: 17:47:33 on Feb 02,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
INFO: [USF-Questa-69] 'compile' step finished in '2' seconds
INFO: [USF-Questa-3] Questa::Elaborate design
INFO: [USF-Questa-69] Executing 'ELABORATE' step in 'C:/Users/Simone Ragoni/alice/CtpReadout/ctp_readout2/ctp_readout2.sim/sim_1/behav/questa'
Reading C:/questasim64_10.6c/tcl/vsim/pref.tcl

# 10.6c

# do {TC_statemachine_tb_elaborate.do}
# QuestaSim-64 vopt 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 17:47:34 on Feb 02,2021
# vopt "+acc=npr" -L fifo_generator_v13_2_3 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm -work xil_defaultlib xil_defaultlib.TC_statemachine_tb xil_defaultlib.glbl -o TC_statemachine_tb_opt 
# 
# Top level modules:
# 	TC_statemachine_tb
# 	glbl
# 
# Analyzing design...
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ATTRIBUTES
# -- Loading package std_logic_misc
# -- Loading entity TC_statemachine_tb
# -- Loading architecture Behavioral of TC_statemachine_tb
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading entity top_tc_statemachine
# -- Loading architecture Behavioral of top_tc_statemachine
# -- Loading entity packer
# -- Loading package vl_types
# -- Loading entity tc_fifo
# -- Loading entity tc_statemachine
# -- Loading architecture Behavioral of packer
# -- Loading module tc_fifo
# -- Loading architecture rtl of tc_statemachine
# -- Loading module glbl
# -- Loading architecture FIFO18E2_V of FIFO18E2
# -- Loading package body VPKG
# -- Loading architecture FIFO36E2_V of FIFO36E2
# -- Loading architecture FIFO18E1_V of FIFO18E1
# -- Loading entity FF18_INTERNAL_VHDL
# -- Loading architecture FF18_INTERNAL_VHDL_V of FF18_INTERNAL_VHDL
# -- Loading architecture FIFO36E1_V of FIFO36E1
# -- Loading entity FF36_INTERNAL_VHDL
# -- Loading architecture FF36_INTERNAL_VHDL_V of FF36_INTERNAL_VHDL
# Incremental compilation check found 28 design-units (out of 31) may be reused.
# Optimizing 3 design-units (inlining 1/3 module instances, 0/112 architecture instances):
# -- Optimizing architecture Behavioral of packer
# -- Optimizing architecture Behavioral of top_tc_statemachine
# -- Optimizing architecture Behavioral of TC_statemachine_tb
# Optimized design name is TC_statemachine_tb_opt
# End time: 17:47:35 on Feb 02,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
INFO: [USF-Questa-69] 'elaborate' step finished in '2' seconds
INFO: [USF-Questa-4] Questa::Simulate design
INFO: [USF-Questa-69] Executing 'SIMULATE' step in 'C:/Users/Simone Ragoni/alice/CtpReadout/ctp_readout2/ctp_readout2.sim/sim_1/behav/questa'
Program launched (PID=14072)
launch_simulation -install_path C:/questasim64_10.6c/win64
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'Questa' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Simone Ragoni/alice/CtpReadout/ctp_readout2/ctp_readout2.sim/sim_1/behav/questa'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-Questa-47] Finding simulator installation...
INFO: [USF-Questa-50] Using simulator executables from 'C:/questasim64_10.6c/win64/vsim.exe'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-Questa-7] Finding pre-compiled libraries...
INFO: [USF_Questa-11] File 'C:/Users/Simone Ragoni/questalib_106c/modelsim.ini' copied to run dir:'C:/Users/Simone Ragoni/alice/CtpReadout/ctp_readout2/ctp_readout2.sim/sim_1/behav/questa'
INFO: [SIM-utils-54] Inspecting design source files for 'TC_statemachine_tb' in fileset 'sim_1'...
INFO: [USF-Questa-107] Finding global include files...
INFO: [USF-Questa-108] Finding include directories and verilog header directory paths...
INFO: [USF-Questa-109] Fetching design files from 'sim_1'...
INFO: [USF-Questa-2] Questa::Compile design
INFO: [USF-Questa-15] Creating automatic 'do' files...
INFO: [USF-Questa-69] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Simone Ragoni/alice/CtpReadout/ctp_readout2/ctp_readout2.sim/sim_1/behav/questa'
Reading C:/questasim64_10.6c/tcl/vsim/pref.tcl

# 10.6c

# do {TC_statemachine_tb_compile.do}
# ** Warning: (vlib-34) Library already exists at "questa_lib/work".
# ** Warning: (vlib-34) Library already exists at "questa_lib/msim".
# ** Warning: (vlib-34) Library already exists at "questa_lib/msim/xil_defaultlib".
# QuestaSim-64 vmap 10.6c Lib Mapping Utility 2017.07 Jul 26 2017
# vmap xil_defaultlib questa_lib/msim/xil_defaultlib 
# Modifying modelsim.ini
# ** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
# QuestaSim-64 vlog 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 18:05:03 on Feb 02,2021
# vlog -64 -incr -work xil_defaultlib ../../../../ctp_readout2.srcs/sources_1/ip/tc_fifo/sim/tc_fifo.v 
# -- Skipping module tc_fifo
# 
# Top level modules:
# 	tc_fifo
# End time: 18:05:03 on Feb 02,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# ** Warning: (vcom-159) Mode option -64 is not supported in this context and will be ignored.
# QuestaSim-64 vcom 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 18:05:03 on Feb 02,2021
# vcom -64 -93 -work xil_defaultlib ../../../../ctp_readout2.srcs/sources_1/new/packer.vhd ../../../../../hdl/tc_statemachine.vhd ../../../../../hdl/top_tc_statemachine.vhd ../../../../ctp_readout2.srcs/sim_1/new/TC_statemachine_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ATTRIBUTES
# -- Loading package std_logic_misc
# -- Compiling entity packer
# -- Compiling architecture Behavioral of packer
# -- Compiling entity tc_statemachine
# -- Compiling architecture rtl of tc_statemachine
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity top_tc_statemachine
# -- Compiling architecture Behavioral of top_tc_statemachine
# -- Compiling entity TC_statemachine_tb
# -- Compiling architecture Behavioral of TC_statemachine_tb
# End time: 18:05:03 on Feb 02,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# QuestaSim-64 vlog 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 18:05:03 on Feb 02,2021
# vlog -work xil_defaultlib glbl.v 
# -- Compiling module glbl
# 
# Top level modules:
# 	glbl
# End time: 18:05:03 on Feb 02,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
INFO: [USF-Questa-69] 'compile' step finished in '1' seconds
INFO: [USF-Questa-3] Questa::Elaborate design
INFO: [USF-Questa-69] Executing 'ELABORATE' step in 'C:/Users/Simone Ragoni/alice/CtpReadout/ctp_readout2/ctp_readout2.sim/sim_1/behav/questa'
Reading C:/questasim64_10.6c/tcl/vsim/pref.tcl

# 10.6c

# do {TC_statemachine_tb_elaborate.do}
# QuestaSim-64 vopt 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 18:05:04 on Feb 02,2021
# vopt "+acc=npr" -L fifo_generator_v13_2_3 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm -work xil_defaultlib xil_defaultlib.TC_statemachine_tb xil_defaultlib.glbl -o TC_statemachine_tb_opt 
# 
# Top level modules:
# 	TC_statemachine_tb
# 	glbl
# 
# Analyzing design...
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ATTRIBUTES
# -- Loading package std_logic_misc
# -- Loading entity TC_statemachine_tb
# -- Loading architecture Behavioral of TC_statemachine_tb
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading entity top_tc_statemachine
# -- Loading architecture Behavioral of top_tc_statemachine
# -- Loading entity packer
# -- Loading package vl_types
# -- Loading entity tc_fifo
# -- Loading entity tc_statemachine
# -- Loading architecture Behavioral of packer
# -- Loading module tc_fifo
# -- Loading architecture rtl of tc_statemachine
# -- Loading module glbl
# -- Loading architecture FIFO18E2_V of FIFO18E2
# -- Loading package body VPKG
# -- Loading architecture FIFO36E2_V of FIFO36E2
# -- Loading architecture FIFO18E1_V of FIFO18E1
# -- Loading entity FF18_INTERNAL_VHDL
# -- Loading architecture FF18_INTERNAL_VHDL_V of FF18_INTERNAL_VHDL
# -- Loading architecture FIFO36E1_V of FIFO36E1
# -- Loading entity FF36_INTERNAL_VHDL
# -- Loading architecture FF36_INTERNAL_VHDL_V of FF36_INTERNAL_VHDL
# Incremental compilation check found 30 design-units (out of 31) may be reused.
# Optimizing 1 design-unit (inlining 1/3 module instances, 0/112 architecture instances):
# -- Optimizing architecture Behavioral of TC_statemachine_tb
# Optimized design name is TC_statemachine_tb_opt
# End time: 18:05:05 on Feb 02,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
INFO: [USF-Questa-69] 'elaborate' step finished in '2' seconds
INFO: [USF-Questa-4] Questa::Simulate design
INFO: [USF-Questa-69] Executing 'SIMULATE' step in 'C:/Users/Simone Ragoni/alice/CtpReadout/ctp_readout2/ctp_readout2.sim/sim_1/behav/questa'
Program launched (PID=7896)
reset_run synth_1
launch_runs synth_1 -jobs 4
[Tue Feb  2 18:09:06 2021] Launched synth_1...
Run output will be captured here: C:/Users/Simone Ragoni/alice/CtpReadout/ctp_readout2/ctp_readout2.runs/synth_1/runme.log
launch_simulation -install_path C:/questasim64_10.6c/win64
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'Questa' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Simone Ragoni/alice/CtpReadout/ctp_readout2/ctp_readout2.sim/sim_1/behav/questa'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-Questa-47] Finding simulator installation...
INFO: [USF-Questa-50] Using simulator executables from 'C:/questasim64_10.6c/win64/vsim.exe'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-Questa-7] Finding pre-compiled libraries...
INFO: [USF_Questa-11] File 'C:/Users/Simone Ragoni/questalib_106c/modelsim.ini' copied to run dir:'C:/Users/Simone Ragoni/alice/CtpReadout/ctp_readout2/ctp_readout2.sim/sim_1/behav/questa'
INFO: [SIM-utils-54] Inspecting design source files for 'TC_statemachine_tb' in fileset 'sim_1'...
INFO: [USF-Questa-107] Finding global include files...
INFO: [USF-Questa-108] Finding include directories and verilog header directory paths...
INFO: [USF-Questa-109] Fetching design files from 'sim_1'...
INFO: [USF-Questa-2] Questa::Compile design
INFO: [USF-Questa-15] Creating automatic 'do' files...
INFO: [USF-Questa-69] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Simone Ragoni/alice/CtpReadout/ctp_readout2/ctp_readout2.sim/sim_1/behav/questa'
Reading C:/questasim64_10.6c/tcl/vsim/pref.tcl

# 10.6c

# do {TC_statemachine_tb_compile.do}
# ** Warning: (vlib-34) Library already exists at "questa_lib/work".
# ** Warning: (vlib-34) Library already exists at "questa_lib/msim".
# ** Warning: (vlib-34) Library already exists at "questa_lib/msim/xil_defaultlib".
# QuestaSim-64 vmap 10.6c Lib Mapping Utility 2017.07 Jul 26 2017
# vmap xil_defaultlib questa_lib/msim/xil_defaultlib 
# Modifying modelsim.ini
# ** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
# QuestaSim-64 vlog 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 18:10:10 on Feb 02,2021
# vlog -64 -incr -work xil_defaultlib ../../../../ctp_readout2.srcs/sources_1/ip/tc_fifo/sim/tc_fifo.v 
# -- Skipping module tc_fifo
# 
# Top level modules:
# 	tc_fifo
# End time: 18:10:10 on Feb 02,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# ** Warning: (vcom-159) Mode option -64 is not supported in this context and will be ignored.
# QuestaSim-64 vcom 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 18:10:10 on Feb 02,2021
# vcom -64 -93 -work xil_defaultlib ../../../../ctp_readout2.srcs/sources_1/new/packer.vhd ../../../../../hdl/tc_statemachine.vhd ../../../../../hdl/top_tc_statemachine.vhd ../../../../ctp_readout2.srcs/sim_1/new/TC_statemachine_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ATTRIBUTES
# -- Loading package std_logic_misc
# -- Compiling entity packer
# -- Compiling architecture Behavioral of packer
# -- Compiling entity tc_statemachine
# -- Compiling architecture rtl of tc_statemachine
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity top_tc_statemachine
# -- Compiling architecture Behavioral of top_tc_statemachine
# -- Compiling entity TC_statemachine_tb
# -- Compiling architecture Behavioral of TC_statemachine_tb
# End time: 18:10:10 on Feb 02,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# QuestaSim-64 vlog 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 18:10:10 on Feb 02,2021
# vlog -work xil_defaultlib glbl.v 
# -- Compiling module glbl
# 
# Top level modules:
# 	glbl
# End time: 18:10:10 on Feb 02,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
INFO: [USF-Questa-69] 'compile' step finished in '2' seconds
INFO: [USF-Questa-3] Questa::Elaborate design
INFO: [USF-Questa-69] Executing 'ELABORATE' step in 'C:/Users/Simone Ragoni/alice/CtpReadout/ctp_readout2/ctp_readout2.sim/sim_1/behav/questa'
Reading C:/questasim64_10.6c/tcl/vsim/pref.tcl

# 10.6c

# do {TC_statemachine_tb_elaborate.do}
# QuestaSim-64 vopt 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 18:10:11 on Feb 02,2021
# vopt "+acc=npr" -L fifo_generator_v13_2_3 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm -work xil_defaultlib xil_defaultlib.TC_statemachine_tb xil_defaultlib.glbl -o TC_statemachine_tb_opt 
# 
# Top level modules:
# 	TC_statemachine_tb
# 	glbl
# 
# Analyzing design...
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ATTRIBUTES
# -- Loading package std_logic_misc
# -- Loading entity TC_statemachine_tb
# -- Loading architecture Behavioral of TC_statemachine_tb
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading entity top_tc_statemachine
# -- Loading architecture Behavioral of top_tc_statemachine
# -- Loading entity packer
# -- Loading package vl_types
# -- Loading entity tc_fifo
# -- Loading entity tc_statemachine
# -- Loading architecture Behavioral of packer
# -- Loading module tc_fifo
# -- Loading architecture rtl of tc_statemachine
# -- Loading module glbl
# -- Loading architecture FIFO18E2_V of FIFO18E2
# -- Loading package body VPKG
# -- Loading architecture FIFO36E2_V of FIFO36E2
# -- Loading architecture FIFO18E1_V of FIFO18E1
# -- Loading entity FF18_INTERNAL_VHDL
# -- Loading architecture FF18_INTERNAL_VHDL_V of FF18_INTERNAL_VHDL
# -- Loading architecture FIFO36E1_V of FIFO36E1
# -- Loading entity FF36_INTERNAL_VHDL
# -- Loading architecture FF36_INTERNAL_VHDL_V of FF36_INTERNAL_VHDL
# Incremental compilation check found no design-units have changed.
# Optimized design name is TC_statemachine_tb_opt
# End time: 18:10:12 on Feb 02,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
INFO: [USF-Questa-69] 'elaborate' step finished in '1' seconds
INFO: [USF-Questa-4] Questa::Simulate design
INFO: [USF-Questa-69] Executing 'SIMULATE' step in 'C:/Users/Simone Ragoni/alice/CtpReadout/ctp_readout2/ctp_readout2.sim/sim_1/behav/questa'
Program launched (PID=13064)
reset_run synth_1
launch_runs synth_1 -jobs 4
[Wed Feb  3 08:06:14 2021] Launched synth_1...
Run output will be captured here: C:/Users/Simone Ragoni/alice/CtpReadout/ctp_readout2/ctp_readout2.runs/synth_1/runme.log
launch_simulation -install_path C:/questasim64_10.6c/win64
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'Questa' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Simone Ragoni/alice/CtpReadout/ctp_readout2/ctp_readout2.sim/sim_1/behav/questa'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-Questa-47] Finding simulator installation...
INFO: [USF-Questa-50] Using simulator executables from 'C:/questasim64_10.6c/win64/vsim.exe'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-Questa-7] Finding pre-compiled libraries...
INFO: [USF_Questa-11] File 'C:/Users/Simone Ragoni/questalib_106c/modelsim.ini' copied to run dir:'C:/Users/Simone Ragoni/alice/CtpReadout/ctp_readout2/ctp_readout2.sim/sim_1/behav/questa'
INFO: [SIM-utils-54] Inspecting design source files for 'TC_statemachine_tb' in fileset 'sim_1'...
INFO: [USF-Questa-107] Finding global include files...
INFO: [USF-Questa-108] Finding include directories and verilog header directory paths...
INFO: [USF-Questa-109] Fetching design files from 'sim_1'...
INFO: [USF-Questa-2] Questa::Compile design
INFO: [USF-Questa-15] Creating automatic 'do' files...
INFO: [USF-Questa-69] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Simone Ragoni/alice/CtpReadout/ctp_readout2/ctp_readout2.sim/sim_1/behav/questa'
Reading C:/questasim64_10.6c/tcl/vsim/pref.tcl

# 10.6c

# do {TC_statemachine_tb_compile.do}
# ** Warning: (vlib-34) Library already exists at "questa_lib/work".
# ** Warning: (vlib-34) Library already exists at "questa_lib/msim".
# ** Warning: (vlib-34) Library already exists at "questa_lib/msim/xil_defaultlib".
# QuestaSim-64 vmap 10.6c Lib Mapping Utility 2017.07 Jul 26 2017
# vmap xil_defaultlib questa_lib/msim/xil_defaultlib 
# Modifying modelsim.ini
# ** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
# QuestaSim-64 vlog 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 08:08:20 on Feb 03,2021
# vlog -64 -incr -work xil_defaultlib ../../../../ctp_readout2.srcs/sources_1/ip/tc_fifo/sim/tc_fifo.v 
# -- Skipping module tc_fifo
# 
# Top level modules:
# 	tc_fifo
# End time: 08:08:20 on Feb 03,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# ** Warning: (vcom-159) Mode option -64 is not supported in this context and will be ignored.
# QuestaSim-64 vcom 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 08:08:20 on Feb 03,2021
# vcom -64 -93 -work xil_defaultlib ../../../../ctp_readout2.srcs/sources_1/new/packer.vhd ../../../../../hdl/tc_statemachine.vhd ../../../../../hdl/top_tc_statemachine.vhd ../../../../ctp_readout2.srcs/sim_1/new/TC_statemachine_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ATTRIBUTES
# -- Loading package std_logic_misc
# -- Compiling entity packer
# -- Compiling architecture Behavioral of packer
# -- Compiling entity tc_statemachine
# -- Compiling architecture rtl of tc_statemachine
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity top_tc_statemachine
# -- Compiling architecture Behavioral of top_tc_statemachine
# -- Compiling entity TC_statemachine_tb
# -- Compiling architecture Behavioral of TC_statemachine_tb
# End time: 08:08:20 on Feb 03,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# QuestaSim-64 vlog 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 08:08:20 on Feb 03,2021
# vlog -work xil_defaultlib glbl.v 
# -- Compiling module glbl
# 
# Top level modules:
# 	glbl
# End time: 08:08:20 on Feb 03,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
INFO: [USF-Questa-69] 'compile' step finished in '2' seconds
INFO: [USF-Questa-3] Questa::Elaborate design
INFO: [USF-Questa-69] Executing 'ELABORATE' step in 'C:/Users/Simone Ragoni/alice/CtpReadout/ctp_readout2/ctp_readout2.sim/sim_1/behav/questa'
Reading C:/questasim64_10.6c/tcl/vsim/pref.tcl

# 10.6c

# do {TC_statemachine_tb_elaborate.do}
# QuestaSim-64 vopt 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 08:08:21 on Feb 03,2021
# vopt "+acc=npr" -L fifo_generator_v13_2_3 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm -work xil_defaultlib xil_defaultlib.TC_statemachine_tb xil_defaultlib.glbl -o TC_statemachine_tb_opt 
# 
# Top level modules:
# 	TC_statemachine_tb
# 	glbl
# 
# Analyzing design...
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ATTRIBUTES
# -- Loading package std_logic_misc
# -- Loading entity TC_statemachine_tb
# -- Loading architecture Behavioral of TC_statemachine_tb
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading entity top_tc_statemachine
# -- Loading architecture Behavioral of top_tc_statemachine
# -- Loading entity packer
# -- Loading package vl_types
# -- Loading entity tc_fifo
# -- Loading entity tc_statemachine
# -- Loading architecture Behavioral of packer
# -- Loading module tc_fifo
# -- Loading architecture rtl of tc_statemachine
# -- Loading module glbl
# -- Loading architecture FIFO18E2_V of FIFO18E2
# -- Loading package body VPKG
# -- Loading architecture FIFO36E2_V of FIFO36E2
# -- Loading architecture FIFO18E1_V of FIFO18E1
# -- Loading entity FF18_INTERNAL_VHDL
# -- Loading architecture FF18_INTERNAL_VHDL_V of FF18_INTERNAL_VHDL
# -- Loading architecture FIFO36E1_V of FIFO36E1
# -- Loading entity FF36_INTERNAL_VHDL
# -- Loading architecture FF36_INTERNAL_VHDL_V of FF36_INTERNAL_VHDL
# Incremental compilation check found 28 design-units (out of 31) may be reused.
# Optimizing 3 design-units (inlining 1/3 module instances, 0/112 architecture instances):
# -- Optimizing architecture Behavioral of packer
# -- Optimizing architecture Behavioral of top_tc_statemachine
# -- Optimizing architecture Behavioral of TC_statemachine_tb
# Optimized design name is TC_statemachine_tb_opt
# End time: 08:08:22 on Feb 03,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
INFO: [USF-Questa-69] 'elaborate' step finished in '2' seconds
INFO: [USF-Questa-4] Questa::Simulate design
INFO: [USF-Questa-69] Executing 'SIMULATE' step in 'C:/Users/Simone Ragoni/alice/CtpReadout/ctp_readout2/ctp_readout2.sim/sim_1/behav/questa'
Program launched (PID=5556)
launch_simulation -install_path C:/questasim64_10.6c/win64
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'Questa' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Simone Ragoni/alice/CtpReadout/ctp_readout2/ctp_readout2.sim/sim_1/behav/questa'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-Questa-47] Finding simulator installation...
INFO: [USF-Questa-50] Using simulator executables from 'C:/questasim64_10.6c/win64/vsim.exe'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-Questa-7] Finding pre-compiled libraries...
INFO: [USF_Questa-11] File 'C:/Users/Simone Ragoni/questalib_106c/modelsim.ini' copied to run dir:'C:/Users/Simone Ragoni/alice/CtpReadout/ctp_readout2/ctp_readout2.sim/sim_1/behav/questa'
INFO: [SIM-utils-54] Inspecting design source files for 'TC_statemachine_tb' in fileset 'sim_1'...
INFO: [USF-Questa-107] Finding global include files...
INFO: [USF-Questa-108] Finding include directories and verilog header directory paths...
INFO: [USF-Questa-109] Fetching design files from 'sim_1'...
INFO: [USF-Questa-2] Questa::Compile design
INFO: [USF-Questa-15] Creating automatic 'do' files...
INFO: [USF-Questa-69] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Simone Ragoni/alice/CtpReadout/ctp_readout2/ctp_readout2.sim/sim_1/behav/questa'
Reading C:/questasim64_10.6c/tcl/vsim/pref.tcl

# 10.6c

# do {TC_statemachine_tb_compile.do}
# ** Warning: (vlib-34) Library already exists at "questa_lib/work".
# ** Warning: (vlib-34) Library already exists at "questa_lib/msim".
# ** Warning: (vlib-34) Library already exists at "questa_lib/msim/xil_defaultlib".
# QuestaSim-64 vmap 10.6c Lib Mapping Utility 2017.07 Jul 26 2017
# vmap xil_defaultlib questa_lib/msim/xil_defaultlib 
# Modifying modelsim.ini
# ** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
# QuestaSim-64 vlog 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 08:09:25 on Feb 03,2021
# vlog -64 -incr -work xil_defaultlib ../../../../ctp_readout2.srcs/sources_1/ip/tc_fifo/sim/tc_fifo.v 
# -- Skipping module tc_fifo
# 
# Top level modules:
# 	tc_fifo
# End time: 08:09:26 on Feb 03,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 1
# ** Warning: (vcom-159) Mode option -64 is not supported in this context and will be ignored.
# QuestaSim-64 vcom 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 08:09:26 on Feb 03,2021
# vcom -64 -93 -work xil_defaultlib ../../../../ctp_readout2.srcs/sources_1/new/packer.vhd ../../../../../hdl/tc_statemachine.vhd ../../../../../hdl/top_tc_statemachine.vhd ../../../../ctp_readout2.srcs/sim_1/new/TC_statemachine_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ATTRIBUTES
# -- Loading package std_logic_misc
# -- Compiling entity packer
# -- Compiling architecture Behavioral of packer
# -- Compiling entity tc_statemachine
# -- Compiling architecture rtl of tc_statemachine
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity top_tc_statemachine
# -- Compiling architecture Behavioral of top_tc_statemachine
# -- Compiling entity TC_statemachine_tb
# -- Compiling architecture Behavioral of TC_statemachine_tb
# End time: 08:09:26 on Feb 03,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# QuestaSim-64 vlog 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 08:09:26 on Feb 03,2021
# vlog -work xil_defaultlib glbl.v 
# -- Compiling module glbl
# 
# Top level modules:
# 	glbl
# End time: 08:09:26 on Feb 03,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
INFO: [USF-Questa-69] 'compile' step finished in '1' seconds
INFO: [USF-Questa-3] Questa::Elaborate design
INFO: [USF-Questa-69] Executing 'ELABORATE' step in 'C:/Users/Simone Ragoni/alice/CtpReadout/ctp_readout2/ctp_readout2.sim/sim_1/behav/questa'
Reading C:/questasim64_10.6c/tcl/vsim/pref.tcl

# 10.6c

# do {TC_statemachine_tb_elaborate.do}
# QuestaSim-64 vopt 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 08:09:27 on Feb 03,2021
# vopt "+acc=npr" -L fifo_generator_v13_2_3 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm -work xil_defaultlib xil_defaultlib.TC_statemachine_tb xil_defaultlib.glbl -o TC_statemachine_tb_opt 
# 
# Top level modules:
# 	TC_statemachine_tb
# 	glbl
# 
# Analyzing design...
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ATTRIBUTES
# -- Loading package std_logic_misc
# -- Loading entity TC_statemachine_tb
# -- Loading architecture Behavioral of TC_statemachine_tb
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading entity top_tc_statemachine
# -- Loading architecture Behavioral of top_tc_statemachine
# -- Loading entity packer
# -- Loading package vl_types
# -- Loading entity tc_fifo
# -- Loading entity tc_statemachine
# -- Loading architecture Behavioral of packer
# -- Loading module tc_fifo
# -- Loading architecture rtl of tc_statemachine
# -- Loading module glbl
# -- Loading architecture FIFO18E2_V of FIFO18E2
# -- Loading package body VPKG
# -- Loading architecture FIFO36E2_V of FIFO36E2
# -- Loading architecture FIFO18E1_V of FIFO18E1
# -- Loading entity FF18_INTERNAL_VHDL
# -- Loading architecture FF18_INTERNAL_VHDL_V of FF18_INTERNAL_VHDL
# -- Loading architecture FIFO36E1_V of FIFO36E1
# -- Loading entity FF36_INTERNAL_VHDL
# -- Loading architecture FF36_INTERNAL_VHDL_V of FF36_INTERNAL_VHDL
# Incremental compilation check found no design-units have changed.
# Optimized design name is TC_statemachine_tb_opt
# End time: 08:09:28 on Feb 03,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
INFO: [USF-Questa-69] 'elaborate' step finished in '2' seconds
INFO: [USF-Questa-4] Questa::Simulate design
INFO: [USF-Questa-69] Executing 'SIMULATE' step in 'C:/Users/Simone Ragoni/alice/CtpReadout/ctp_readout2/ctp_readout2.sim/sim_1/behav/questa'
Program launched (PID=10020)
reset_run synth_1
launch_runs synth_1 -jobs 4
[Wed Feb  3 08:35:25 2021] Launched synth_1...
Run output will be captured here: C:/Users/Simone Ragoni/alice/CtpReadout/ctp_readout2/ctp_readout2.runs/synth_1/runme.log
launch_simulation -install_path C:/questasim64_10.6c/win64
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'Questa' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Simone Ragoni/alice/CtpReadout/ctp_readout2/ctp_readout2.sim/sim_1/behav/questa'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-Questa-47] Finding simulator installation...
INFO: [USF-Questa-50] Using simulator executables from 'C:/questasim64_10.6c/win64/vsim.exe'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-Questa-7] Finding pre-compiled libraries...
INFO: [USF_Questa-11] File 'C:/Users/Simone Ragoni/questalib_106c/modelsim.ini' copied to run dir:'C:/Users/Simone Ragoni/alice/CtpReadout/ctp_readout2/ctp_readout2.sim/sim_1/behav/questa'
INFO: [SIM-utils-54] Inspecting design source files for 'TC_statemachine_tb' in fileset 'sim_1'...
INFO: [USF-Questa-107] Finding global include files...
INFO: [USF-Questa-108] Finding include directories and verilog header directory paths...
INFO: [USF-Questa-109] Fetching design files from 'sim_1'...
INFO: [USF-Questa-2] Questa::Compile design
INFO: [USF-Questa-15] Creating automatic 'do' files...
INFO: [USF-Questa-69] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Simone Ragoni/alice/CtpReadout/ctp_readout2/ctp_readout2.sim/sim_1/behav/questa'
Reading C:/questasim64_10.6c/tcl/vsim/pref.tcl

# 10.6c

# do {TC_statemachine_tb_compile.do}
# ** Warning: (vlib-34) Library already exists at "questa_lib/work".
# ** Warning: (vlib-34) Library already exists at "questa_lib/msim".
# ** Warning: (vlib-34) Library already exists at "questa_lib/msim/xil_defaultlib".
# QuestaSim-64 vmap 10.6c Lib Mapping Utility 2017.07 Jul 26 2017
# vmap xil_defaultlib questa_lib/msim/xil_defaultlib 
# Modifying modelsim.ini
# ** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
# QuestaSim-64 vlog 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 09:09:33 on Feb 03,2021
# vlog -64 -incr -work xil_defaultlib ../../../../ctp_readout2.srcs/sources_1/ip/tc_fifo/sim/tc_fifo.v 
# -- Skipping module tc_fifo
# 
# Top level modules:
# 	tc_fifo
# End time: 09:09:33 on Feb 03,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# ** Warning: (vcom-159) Mode option -64 is not supported in this context and will be ignored.
# QuestaSim-64 vcom 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 09:09:33 on Feb 03,2021
# vcom -64 -93 -work xil_defaultlib ../../../../ctp_readout2.srcs/sources_1/new/packer.vhd ../../../../../hdl/tc_statemachine.vhd ../../../../../hdl/top_tc_statemachine.vhd ../../../../ctp_readout2.srcs/sim_1/new/TC_statemachine_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ATTRIBUTES
# -- Loading package std_logic_misc
# -- Compiling entity packer
# -- Compiling architecture Behavioral of packer
# -- Compiling entity tc_statemachine
# -- Compiling architecture rtl of tc_statemachine
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity top_tc_statemachine
# -- Compiling architecture Behavioral of top_tc_statemachine
# -- Compiling entity TC_statemachine_tb
# -- Compiling architecture Behavioral of TC_statemachine_tb
# End time: 09:09:33 on Feb 03,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# QuestaSim-64 vlog 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 09:09:33 on Feb 03,2021
# vlog -work xil_defaultlib glbl.v 
# -- Compiling module glbl
# 
# Top level modules:
# 	glbl
# End time: 09:09:33 on Feb 03,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
INFO: [USF-Questa-69] 'compile' step finished in '1' seconds
INFO: [USF-Questa-3] Questa::Elaborate design
INFO: [USF-Questa-69] Executing 'ELABORATE' step in 'C:/Users/Simone Ragoni/alice/CtpReadout/ctp_readout2/ctp_readout2.sim/sim_1/behav/questa'
Reading C:/questasim64_10.6c/tcl/vsim/pref.tcl

# 10.6c

# do {TC_statemachine_tb_elaborate.do}
# QuestaSim-64 vopt 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 09:09:34 on Feb 03,2021
# vopt "+acc=npr" -L fifo_generator_v13_2_3 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm -work xil_defaultlib xil_defaultlib.TC_statemachine_tb xil_defaultlib.glbl -o TC_statemachine_tb_opt 
# 
# Top level modules:
# 	TC_statemachine_tb
# 	glbl
# 
# Analyzing design...
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ATTRIBUTES
# -- Loading package std_logic_misc
# -- Loading entity TC_statemachine_tb
# -- Loading architecture Behavioral of TC_statemachine_tb
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading entity top_tc_statemachine
# -- Loading architecture Behavioral of top_tc_statemachine
# -- Loading entity packer
# -- Loading package vl_types
# -- Loading entity tc_fifo
# -- Loading entity tc_statemachine
# -- Loading architecture Behavioral of packer
# -- Loading module tc_fifo
# -- Loading architecture rtl of tc_statemachine
# -- Loading module glbl
# -- Loading architecture FIFO18E2_V of FIFO18E2
# -- Loading package body VPKG
# -- Loading architecture FIFO36E2_V of FIFO36E2
# -- Loading architecture FIFO18E1_V of FIFO18E1
# -- Loading entity FF18_INTERNAL_VHDL
# -- Loading architecture FF18_INTERNAL_VHDL_V of FF18_INTERNAL_VHDL
# -- Loading architecture FIFO36E1_V of FIFO36E1
# -- Loading entity FF36_INTERNAL_VHDL
# -- Loading architecture FF36_INTERNAL_VHDL_V of FF36_INTERNAL_VHDL
# Incremental compilation check found 28 design-units (out of 31) may be reused.
# Optimizing 3 design-units (inlining 1/3 module instances, 0/112 architecture instances):
# -- Optimizing architecture Behavioral of packer
# -- Optimizing architecture Behavioral of top_tc_statemachine
# -- Optimizing architecture Behavioral of TC_statemachine_tb
# Optimized design name is TC_statemachine_tb_opt
# End time: 09:09:35 on Feb 03,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
INFO: [USF-Questa-69] 'elaborate' step finished in '2' seconds
INFO: [USF-Questa-4] Questa::Simulate design
INFO: [USF-Questa-69] Executing 'SIMULATE' step in 'C:/Users/Simone Ragoni/alice/CtpReadout/ctp_readout2/ctp_readout2.sim/sim_1/behav/questa'
Program launched (PID=9364)
launch_simulation -install_path C:/questasim64_10.6c/win64
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'Questa' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Simone Ragoni/alice/CtpReadout/ctp_readout2/ctp_readout2.sim/sim_1/behav/questa'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-Questa-47] Finding simulator installation...
INFO: [USF-Questa-50] Using simulator executables from 'C:/questasim64_10.6c/win64/vsim.exe'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-Questa-7] Finding pre-compiled libraries...
INFO: [USF_Questa-11] File 'C:/Users/Simone Ragoni/questalib_106c/modelsim.ini' copied to run dir:'C:/Users/Simone Ragoni/alice/CtpReadout/ctp_readout2/ctp_readout2.sim/sim_1/behav/questa'
INFO: [SIM-utils-54] Inspecting design source files for 'TC_statemachine_tb' in fileset 'sim_1'...
INFO: [USF-Questa-107] Finding global include files...
INFO: [USF-Questa-108] Finding include directories and verilog header directory paths...
INFO: [USF-Questa-109] Fetching design files from 'sim_1'...
INFO: [USF-Questa-2] Questa::Compile design
INFO: [USF-Questa-15] Creating automatic 'do' files...
INFO: [USF-Questa-69] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Simone Ragoni/alice/CtpReadout/ctp_readout2/ctp_readout2.sim/sim_1/behav/questa'
Reading C:/questasim64_10.6c/tcl/vsim/pref.tcl

# 10.6c

# do {TC_statemachine_tb_compile.do}
# ** Warning: (vlib-34) Library already exists at "questa_lib/work".
# ** Warning: (vlib-34) Library already exists at "questa_lib/msim".
# ** Warning: (vlib-34) Library already exists at "questa_lib/msim/xil_defaultlib".
# QuestaSim-64 vmap 10.6c Lib Mapping Utility 2017.07 Jul 26 2017
# vmap xil_defaultlib questa_lib/msim/xil_defaultlib 
# Modifying modelsim.ini
# ** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
# QuestaSim-64 vlog 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 13:10:42 on Feb 03,2021
# vlog -64 -incr -work xil_defaultlib ../../../../ctp_readout2.srcs/sources_1/ip/tc_fifo/sim/tc_fifo.v 
# -- Skipping module tc_fifo
# 
# Top level modules:
# 	tc_fifo
# End time: 13:10:42 on Feb 03,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# ** Warning: (vcom-159) Mode option -64 is not supported in this context and will be ignored.
# QuestaSim-64 vcom 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 13:10:42 on Feb 03,2021
# vcom -64 -93 -work xil_defaultlib ../../../../ctp_readout2.srcs/sources_1/new/packer.vhd ../../../../../hdl/tc_statemachine.vhd ../../../../../hdl/top_tc_statemachine.vhd ../../../../ctp_readout2.srcs/sim_1/new/TC_statemachine_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ATTRIBUTES
# -- Loading package std_logic_misc
# -- Compiling entity packer
# -- Compiling architecture Behavioral of packer
# -- Compiling entity tc_statemachine
# -- Compiling architecture rtl of tc_statemachine
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity top_tc_statemachine
# -- Compiling architecture Behavioral of top_tc_statemachine
# -- Compiling entity TC_statemachine_tb
# -- Compiling architecture Behavioral of TC_statemachine_tb
# End time: 13:10:42 on Feb 03,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# QuestaSim-64 vlog 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 13:10:42 on Feb 03,2021
# vlog -work xil_defaultlib glbl.v 
# -- Compiling module glbl
# 
# Top level modules:
# 	glbl
# End time: 13:10:43 on Feb 03,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
INFO: [USF-Questa-69] 'compile' step finished in '2' seconds
INFO: [USF-Questa-3] Questa::Elaborate design
INFO: [USF-Questa-69] Executing 'ELABORATE' step in 'C:/Users/Simone Ragoni/alice/CtpReadout/ctp_readout2/ctp_readout2.sim/sim_1/behav/questa'
Reading C:/questasim64_10.6c/tcl/vsim/pref.tcl

# 10.6c

# do {TC_statemachine_tb_elaborate.do}
# QuestaSim-64 vopt 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 13:10:44 on Feb 03,2021
# vopt "+acc=npr" -L fifo_generator_v13_2_3 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm -work xil_defaultlib xil_defaultlib.TC_statemachine_tb xil_defaultlib.glbl -o TC_statemachine_tb_opt 
# 
# Top level modules:
# 	TC_statemachine_tb
# 	glbl
# 
# Analyzing design...
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ATTRIBUTES
# -- Loading package std_logic_misc
# -- Loading entity TC_statemachine_tb
# -- Loading architecture Behavioral of TC_statemachine_tb
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading entity top_tc_statemachine
# -- Loading architecture Behavioral of top_tc_statemachine
# -- Loading entity packer
# -- Loading package vl_types
# -- Loading entity tc_fifo
# -- Loading entity tc_statemachine
# -- Loading architecture Behavioral of packer
# -- Loading module tc_fifo
# -- Loading architecture rtl of tc_statemachine
# -- Loading module glbl
# -- Loading architecture FIFO18E2_V of FIFO18E2
# -- Loading package body VPKG
# -- Loading architecture FIFO36E2_V of FIFO36E2
# -- Loading architecture FIFO18E1_V of FIFO18E1
# -- Loading entity FF18_INTERNAL_VHDL
# -- Loading architecture FF18_INTERNAL_VHDL_V of FF18_INTERNAL_VHDL
# -- Loading architecture FIFO36E1_V of FIFO36E1
# -- Loading entity FF36_INTERNAL_VHDL
# -- Loading architecture FF36_INTERNAL_VHDL_V of FF36_INTERNAL_VHDL
# Incremental compilation check found no design-units have changed.
# Optimized design name is TC_statemachine_tb_opt
# End time: 13:10:44 on Feb 03,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
INFO: [USF-Questa-69] 'elaborate' step finished in '2' seconds
INFO: [USF-Questa-4] Questa::Simulate design
INFO: [USF-Questa-69] Executing 'SIMULATE' step in 'C:/Users/Simone Ragoni/alice/CtpReadout/ctp_readout2/ctp_readout2.sim/sim_1/behav/questa'
Program launched (PID=10496)
reset_run synth_1
launch_runs synth_1 -jobs 4
[Thu Feb  4 14:16:01 2021] Launched synth_1...
Run output will be captured here: C:/Users/Simone Ragoni/alice/CtpReadout/ctp_readout2/ctp_readout2.runs/synth_1/runme.log
launch_simulation -install_path C:/questasim64_10.6c/win64
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'Questa' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Simone Ragoni/alice/CtpReadout/ctp_readout2/ctp_readout2.sim/sim_1/behav/questa'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-Questa-47] Finding simulator installation...
INFO: [USF-Questa-50] Using simulator executables from 'C:/questasim64_10.6c/win64/vsim.exe'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-Questa-7] Finding pre-compiled libraries...
INFO: [USF_Questa-11] File 'C:/Users/Simone Ragoni/questalib_106c/modelsim.ini' copied to run dir:'C:/Users/Simone Ragoni/alice/CtpReadout/ctp_readout2/ctp_readout2.sim/sim_1/behav/questa'
INFO: [SIM-utils-54] Inspecting design source files for 'TC_statemachine_tb' in fileset 'sim_1'...
INFO: [USF-Questa-107] Finding global include files...
INFO: [USF-Questa-108] Finding include directories and verilog header directory paths...
INFO: [USF-Questa-109] Fetching design files from 'sim_1'...
INFO: [USF-Questa-2] Questa::Compile design
INFO: [USF-Questa-15] Creating automatic 'do' files...
INFO: [USF-Questa-69] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Simone Ragoni/alice/CtpReadout/ctp_readout2/ctp_readout2.sim/sim_1/behav/questa'
Reading C:/questasim64_10.6c/tcl/vsim/pref.tcl

# 10.6c

# do {TC_statemachine_tb_compile.do}
# ** Warning: (vlib-34) Library already exists at "questa_lib/work".
# ** Warning: (vlib-34) Library already exists at "questa_lib/msim".
# ** Warning: (vlib-34) Library already exists at "questa_lib/msim/xil_defaultlib".
# QuestaSim-64 vmap 10.6c Lib Mapping Utility 2017.07 Jul 26 2017
# vmap xil_defaultlib questa_lib/msim/xil_defaultlib 
# Modifying modelsim.ini
# ** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
# QuestaSim-64 vlog 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 14:17:15 on Feb 04,2021
# vlog -64 -incr -work xil_defaultlib ../../../../ctp_readout2.srcs/sources_1/ip/tc_fifo/sim/tc_fifo.v 
# -- Skipping module tc_fifo
# 
# Top level modules:
# 	tc_fifo
# End time: 14:17:15 on Feb 04,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# ** Warning: (vcom-159) Mode option -64 is not supported in this context and will be ignored.
# QuestaSim-64 vcom 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 14:17:15 on Feb 04,2021
# vcom -64 -93 -work xil_defaultlib ../../../../ctp_readout2.srcs/sources_1/new/packer.vhd ../../../../../hdl/tc_statemachine.vhd ../../../../../hdl/top_tc_statemachine.vhd ../../../../ctp_readout2.srcs/sim_1/new/TC_statemachine_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ATTRIBUTES
# -- Loading package std_logic_misc
# -- Compiling entity packer
# -- Compiling architecture Behavioral of packer
# -- Compiling entity tc_statemachine
# -- Compiling architecture rtl of tc_statemachine
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity top_tc_statemachine
# -- Compiling architecture Behavioral of top_tc_statemachine
# -- Compiling entity TC_statemachine_tb
# -- Compiling architecture Behavioral of TC_statemachine_tb
# End time: 14:17:15 on Feb 04,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# QuestaSim-64 vlog 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 14:17:15 on Feb 04,2021
# vlog -work xil_defaultlib glbl.v 
# -- Compiling module glbl
# 
# Top level modules:
# 	glbl
# End time: 14:17:15 on Feb 04,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
INFO: [USF-Questa-69] 'compile' step finished in '2' seconds
INFO: [USF-Questa-3] Questa::Elaborate design
INFO: [USF-Questa-69] Executing 'ELABORATE' step in 'C:/Users/Simone Ragoni/alice/CtpReadout/ctp_readout2/ctp_readout2.sim/sim_1/behav/questa'
Reading C:/questasim64_10.6c/tcl/vsim/pref.tcl

# 10.6c

# do {TC_statemachine_tb_elaborate.do}
# QuestaSim-64 vopt 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 14:17:17 on Feb 04,2021
# vopt "+acc=npr" -L fifo_generator_v13_2_3 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm -work xil_defaultlib xil_defaultlib.TC_statemachine_tb xil_defaultlib.glbl -o TC_statemachine_tb_opt 
# 
# Top level modules:
# 	TC_statemachine_tb
# 	glbl
# 
# Analyzing design...
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ATTRIBUTES
# -- Loading package std_logic_misc
# -- Loading entity TC_statemachine_tb
# -- Loading architecture Behavioral of TC_statemachine_tb
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading entity top_tc_statemachine
# -- Loading architecture Behavioral of top_tc_statemachine
# -- Loading entity packer
# -- Loading package vl_types
# -- Loading entity tc_fifo
# -- Loading entity tc_statemachine
# -- Loading architecture Behavioral of packer
# -- Loading module tc_fifo
# -- Loading architecture rtl of tc_statemachine
# -- Loading module glbl
# -- Loading architecture FIFO18E2_V of FIFO18E2
# -- Loading package body VPKG
# -- Loading architecture FIFO36E2_V of FIFO36E2
# -- Loading architecture FIFO18E1_V of FIFO18E1
# -- Loading entity FF18_INTERNAL_VHDL
# -- Loading architecture FF18_INTERNAL_VHDL_V of FF18_INTERNAL_VHDL
# -- Loading architecture FIFO36E1_V of FIFO36E1
# -- Loading entity FF36_INTERNAL_VHDL
# -- Loading architecture FF36_INTERNAL_VHDL_V of FF36_INTERNAL_VHDL
# Incremental compilation check found 28 design-units (out of 31) may be reused.
# Optimizing 3 design-units (inlining 1/3 module instances, 0/112 architecture instances):
# -- Optimizing architecture rtl of tc_statemachine
# -- Optimizing architecture Behavioral of top_tc_statemachine
# -- Optimizing architecture Behavioral of TC_statemachine_tb
# Optimized design name is TC_statemachine_tb_opt
# End time: 14:17:18 on Feb 04,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
INFO: [USF-Questa-69] 'elaborate' step finished in '2' seconds
INFO: [USF-Questa-4] Questa::Simulate design
INFO: [USF-Questa-69] Executing 'SIMULATE' step in 'C:/Users/Simone Ragoni/alice/CtpReadout/ctp_readout2/ctp_readout2.sim/sim_1/behav/questa'
Program launched (PID=13420)
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/Simone Ragoni/alice/CtpReadout/ctp_readout2/ctp_readout2.runs/synth_1

launch_runs synth_1 -jobs 4
[Thu Feb  4 14:36:06 2021] Launched synth_1...
Run output will be captured here: C:/Users/Simone Ragoni/alice/CtpReadout/ctp_readout2/ctp_readout2.runs/synth_1/runme.log
launch_simulation -install_path C:/questasim64_10.6c/win64
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'Questa' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Simone Ragoni/alice/CtpReadout/ctp_readout2/ctp_readout2.sim/sim_1/behav/questa'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-Questa-47] Finding simulator installation...
INFO: [USF-Questa-50] Using simulator executables from 'C:/questasim64_10.6c/win64/vsim.exe'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-Questa-7] Finding pre-compiled libraries...
INFO: [USF_Questa-11] File 'C:/Users/Simone Ragoni/questalib_106c/modelsim.ini' copied to run dir:'C:/Users/Simone Ragoni/alice/CtpReadout/ctp_readout2/ctp_readout2.sim/sim_1/behav/questa'
INFO: [SIM-utils-54] Inspecting design source files for 'TC_statemachine_tb' in fileset 'sim_1'...
INFO: [USF-Questa-107] Finding global include files...
INFO: [USF-Questa-108] Finding include directories and verilog header directory paths...
INFO: [USF-Questa-109] Fetching design files from 'sim_1'...
INFO: [USF-Questa-2] Questa::Compile design
INFO: [USF-Questa-15] Creating automatic 'do' files...
INFO: [USF-Questa-69] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Simone Ragoni/alice/CtpReadout/ctp_readout2/ctp_readout2.sim/sim_1/behav/questa'
Reading C:/questasim64_10.6c/tcl/vsim/pref.tcl

# 10.6c

# do {TC_statemachine_tb_compile.do}
# ** Warning: (vlib-34) Library already exists at "questa_lib/work".
# ** Warning: (vlib-34) Library already exists at "questa_lib/msim".
# ** Warning: (vlib-34) Library already exists at "questa_lib/msim/xil_defaultlib".
# QuestaSim-64 vmap 10.6c Lib Mapping Utility 2017.07 Jul 26 2017
# vmap xil_defaultlib questa_lib/msim/xil_defaultlib 
# Modifying modelsim.ini
# ** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
# QuestaSim-64 vlog 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 14:37:30 on Feb 04,2021
# vlog -64 -incr -work xil_defaultlib ../../../../ctp_readout2.srcs/sources_1/ip/tc_fifo/sim/tc_fifo.v 
# -- Skipping module tc_fifo
# 
# Top level modules:
# 	tc_fifo
# End time: 14:37:30 on Feb 04,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# ** Warning: (vcom-159) Mode option -64 is not supported in this context and will be ignored.
# QuestaSim-64 vcom 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 14:37:30 on Feb 04,2021
# vcom -64 -93 -work xil_defaultlib ../../../../ctp_readout2.srcs/sources_1/new/packer.vhd ../../../../../hdl/tc_statemachine.vhd ../../../../../hdl/top_tc_statemachine.vhd ../../../../ctp_readout2.srcs/sim_1/new/TC_statemachine_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ATTRIBUTES
# -- Loading package std_logic_misc
# -- Compiling entity packer
# -- Compiling architecture Behavioral of packer
# -- Compiling entity tc_statemachine
# -- Compiling architecture rtl of tc_statemachine
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity top_tc_statemachine
# -- Compiling architecture Behavioral of top_tc_statemachine
# -- Compiling entity TC_statemachine_tb
# -- Compiling architecture Behavioral of TC_statemachine_tb
# End time: 14:37:30 on Feb 04,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# QuestaSim-64 vlog 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 14:37:30 on Feb 04,2021
# vlog -work xil_defaultlib glbl.v 
# -- Compiling module glbl
# 
# Top level modules:
# 	glbl
# End time: 14:37:30 on Feb 04,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
INFO: [USF-Questa-69] 'compile' step finished in '2' seconds
INFO: [USF-Questa-3] Questa::Elaborate design
INFO: [USF-Questa-69] Executing 'ELABORATE' step in 'C:/Users/Simone Ragoni/alice/CtpReadout/ctp_readout2/ctp_readout2.sim/sim_1/behav/questa'
Reading C:/questasim64_10.6c/tcl/vsim/pref.tcl

# 10.6c

# do {TC_statemachine_tb_elaborate.do}
# QuestaSim-64 vopt 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 14:37:32 on Feb 04,2021
# vopt "+acc=npr" -L fifo_generator_v13_2_3 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm -work xil_defaultlib xil_defaultlib.TC_statemachine_tb xil_defaultlib.glbl -o TC_statemachine_tb_opt 
# 
# Top level modules:
# 	TC_statemachine_tb
# 	glbl
# 
# Analyzing design...
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ATTRIBUTES
# -- Loading package std_logic_misc
# -- Loading entity TC_statemachine_tb
# -- Loading architecture Behavioral of TC_statemachine_tb
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading entity top_tc_statemachine
# -- Loading architecture Behavioral of top_tc_statemachine
# -- Loading entity packer
# -- Loading package vl_types
# -- Loading entity tc_fifo
# -- Loading entity tc_statemachine
# -- Loading architecture Behavioral of packer
# -- Loading module tc_fifo
# -- Loading architecture rtl of tc_statemachine
# -- Loading module glbl
# -- Loading architecture FIFO18E2_V of FIFO18E2
# -- Loading package body VPKG
# -- Loading architecture FIFO36E2_V of FIFO36E2
# -- Loading architecture FIFO18E1_V of FIFO18E1
# -- Loading entity FF18_INTERNAL_VHDL
# -- Loading architecture FF18_INTERNAL_VHDL_V of FF18_INTERNAL_VHDL
# -- Loading architecture FIFO36E1_V of FIFO36E1
# -- Loading entity FF36_INTERNAL_VHDL
# -- Loading architecture FF36_INTERNAL_VHDL_V of FF36_INTERNAL_VHDL
# Incremental compilation check found 29 design-units (out of 31) may be reused.
# Optimizing 2 design-units (inlining 1/3 module instances, 0/112 architecture instances):
# -- Optimizing architecture Behavioral of top_tc_statemachine
# -- Optimizing architecture Behavioral of TC_statemachine_tb
# Optimized design name is TC_statemachine_tb_opt
# End time: 14:37:33 on Feb 04,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
INFO: [USF-Questa-69] 'elaborate' step finished in '2' seconds
INFO: [USF-Questa-4] Questa::Simulate design
INFO: [USF-Questa-69] Executing 'SIMULATE' step in 'C:/Users/Simone Ragoni/alice/CtpReadout/ctp_readout2/ctp_readout2.sim/sim_1/behav/questa'
Program launched (PID=1452)
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/Simone Ragoni/alice/CtpReadout/ctp_readout2/ctp_readout2.runs/synth_1

launch_runs synth_1 -jobs 4
[Thu Feb  4 14:41:31 2021] Launched synth_1...
Run output will be captured here: C:/Users/Simone Ragoni/alice/CtpReadout/ctp_readout2/ctp_readout2.runs/synth_1/runme.log
launch_simulation -install_path C:/questasim64_10.6c/win64
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'Questa' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Simone Ragoni/alice/CtpReadout/ctp_readout2/ctp_readout2.sim/sim_1/behav/questa'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-Questa-47] Finding simulator installation...
INFO: [USF-Questa-50] Using simulator executables from 'C:/questasim64_10.6c/win64/vsim.exe'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-Questa-7] Finding pre-compiled libraries...
INFO: [USF_Questa-11] File 'C:/Users/Simone Ragoni/questalib_106c/modelsim.ini' copied to run dir:'C:/Users/Simone Ragoni/alice/CtpReadout/ctp_readout2/ctp_readout2.sim/sim_1/behav/questa'
INFO: [SIM-utils-54] Inspecting design source files for 'TC_statemachine_tb' in fileset 'sim_1'...
INFO: [USF-Questa-107] Finding global include files...
INFO: [USF-Questa-108] Finding include directories and verilog header directory paths...
INFO: [USF-Questa-109] Fetching design files from 'sim_1'...
INFO: [USF-Questa-2] Questa::Compile design
INFO: [USF-Questa-15] Creating automatic 'do' files...
INFO: [USF-Questa-69] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Simone Ragoni/alice/CtpReadout/ctp_readout2/ctp_readout2.sim/sim_1/behav/questa'
Reading C:/questasim64_10.6c/tcl/vsim/pref.tcl

# 10.6c

# do {TC_statemachine_tb_compile.do}
# ** Warning: (vlib-34) Library already exists at "questa_lib/work".
# ** Warning: (vlib-34) Library already exists at "questa_lib/msim".
# ** Warning: (vlib-34) Library already exists at "questa_lib/msim/xil_defaultlib".
# QuestaSim-64 vmap 10.6c Lib Mapping Utility 2017.07 Jul 26 2017
# vmap xil_defaultlib questa_lib/msim/xil_defaultlib 
# Modifying modelsim.ini
# ** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
# QuestaSim-64 vlog 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 14:43:52 on Feb 04,2021
# vlog -64 -incr -work xil_defaultlib ../../../../ctp_readout2.srcs/sources_1/ip/tc_fifo/sim/tc_fifo.v 
# -- Skipping module tc_fifo
# 
# Top level modules:
# 	tc_fifo
# End time: 14:43:52 on Feb 04,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# ** Warning: (vcom-159) Mode option -64 is not supported in this context and will be ignored.
# QuestaSim-64 vcom 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 14:43:52 on Feb 04,2021
# vcom -64 -93 -work xil_defaultlib ../../../../ctp_readout2.srcs/sources_1/new/packer.vhd ../../../../../hdl/tc_statemachine.vhd ../../../../../hdl/top_tc_statemachine.vhd ../../../../ctp_readout2.srcs/sim_1/new/TC_statemachine_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ATTRIBUTES
# -- Loading package std_logic_misc
# -- Compiling entity packer
# -- Compiling architecture Behavioral of packer
# -- Compiling entity tc_statemachine
# -- Compiling architecture rtl of tc_statemachine
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity top_tc_statemachine
# -- Compiling architecture Behavioral of top_tc_statemachine
# -- Compiling entity TC_statemachine_tb
# -- Compiling architecture Behavioral of TC_statemachine_tb
# End time: 14:43:52 on Feb 04,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# QuestaSim-64 vlog 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 14:43:53 on Feb 04,2021
# vlog -work xil_defaultlib glbl.v 
# -- Compiling module glbl
# 
# Top level modules:
# 	glbl
# End time: 14:43:53 on Feb 04,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
INFO: [USF-Questa-69] 'compile' step finished in '2' seconds
INFO: [USF-Questa-3] Questa::Elaborate design
INFO: [USF-Questa-69] Executing 'ELABORATE' step in 'C:/Users/Simone Ragoni/alice/CtpReadout/ctp_readout2/ctp_readout2.sim/sim_1/behav/questa'
Reading C:/questasim64_10.6c/tcl/vsim/pref.tcl

# 10.6c

# do {TC_statemachine_tb_elaborate.do}
# QuestaSim-64 vopt 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 14:43:54 on Feb 04,2021
# vopt "+acc=npr" -L fifo_generator_v13_2_3 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm -work xil_defaultlib xil_defaultlib.TC_statemachine_tb xil_defaultlib.glbl -o TC_statemachine_tb_opt 
# 
# Top level modules:
# 	TC_statemachine_tb
# 	glbl
# 
# Analyzing design...
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ATTRIBUTES
# -- Loading package std_logic_misc
# -- Loading entity TC_statemachine_tb
# -- Loading architecture Behavioral of TC_statemachine_tb
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading entity top_tc_statemachine
# -- Loading architecture Behavioral of top_tc_statemachine
# -- Loading entity packer
# -- Loading package vl_types
# -- Loading entity tc_fifo
# -- Loading entity tc_statemachine
# -- Loading architecture Behavioral of packer
# -- Loading module tc_fifo
# -- Loading architecture rtl of tc_statemachine
# -- Loading module glbl
# -- Loading architecture FIFO18E2_V of FIFO18E2
# -- Loading package body VPKG
# -- Loading architecture FIFO36E2_V of FIFO36E2
# -- Loading architecture FIFO18E1_V of FIFO18E1
# -- Loading entity FF18_INTERNAL_VHDL
# -- Loading architecture FF18_INTERNAL_VHDL_V of FF18_INTERNAL_VHDL
# -- Loading architecture FIFO36E1_V of FIFO36E1
# -- Loading entity FF36_INTERNAL_VHDL
# -- Loading architecture FF36_INTERNAL_VHDL_V of FF36_INTERNAL_VHDL
# Incremental compilation check found 29 design-units (out of 31) may be reused.
# Optimizing 2 design-units (inlining 1/3 module instances, 0/112 architecture instances):
# -- Optimizing architecture Behavioral of top_tc_statemachine
# -- Optimizing architecture Behavioral of TC_statemachine_tb
# Optimized design name is TC_statemachine_tb_opt
# End time: 14:43:55 on Feb 04,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
INFO: [USF-Questa-69] 'elaborate' step finished in '2' seconds
INFO: [USF-Questa-4] Questa::Simulate design
INFO: [USF-Questa-69] Executing 'SIMULATE' step in 'C:/Users/Simone Ragoni/alice/CtpReadout/ctp_readout2/ctp_readout2.sim/sim_1/behav/questa'
Program launched (PID=8348)
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/Simone Ragoni/alice/CtpReadout/ctp_readout2/ctp_readout2.runs/synth_1

launch_runs synth_1 -jobs 4
[Thu Feb  4 14:45:57 2021] Launched synth_1...
Run output will be captured here: C:/Users/Simone Ragoni/alice/CtpReadout/ctp_readout2/ctp_readout2.runs/synth_1/runme.log
launch_simulation -install_path C:/questasim64_10.6c/win64
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'Questa' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Simone Ragoni/alice/CtpReadout/ctp_readout2/ctp_readout2.sim/sim_1/behav/questa'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-Questa-47] Finding simulator installation...
INFO: [USF-Questa-50] Using simulator executables from 'C:/questasim64_10.6c/win64/vsim.exe'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-Questa-7] Finding pre-compiled libraries...
INFO: [USF_Questa-11] File 'C:/Users/Simone Ragoni/questalib_106c/modelsim.ini' copied to run dir:'C:/Users/Simone Ragoni/alice/CtpReadout/ctp_readout2/ctp_readout2.sim/sim_1/behav/questa'
INFO: [SIM-utils-54] Inspecting design source files for 'TC_statemachine_tb' in fileset 'sim_1'...
INFO: [USF-Questa-107] Finding global include files...
INFO: [USF-Questa-108] Finding include directories and verilog header directory paths...
INFO: [USF-Questa-109] Fetching design files from 'sim_1'...
INFO: [USF-Questa-2] Questa::Compile design
INFO: [USF-Questa-15] Creating automatic 'do' files...
INFO: [USF-Questa-69] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Simone Ragoni/alice/CtpReadout/ctp_readout2/ctp_readout2.sim/sim_1/behav/questa'
Reading C:/questasim64_10.6c/tcl/vsim/pref.tcl

# 10.6c

# do {TC_statemachine_tb_compile.do}
# ** Warning: (vlib-34) Library already exists at "questa_lib/work".
# ** Warning: (vlib-34) Library already exists at "questa_lib/msim".
# ** Warning: (vlib-34) Library already exists at "questa_lib/msim/xil_defaultlib".
# QuestaSim-64 vmap 10.6c Lib Mapping Utility 2017.07 Jul 26 2017
# vmap xil_defaultlib questa_lib/msim/xil_defaultlib 
# Modifying modelsim.ini
# ** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
# QuestaSim-64 vlog 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 14:47:11 on Feb 04,2021
# vlog -64 -incr -work xil_defaultlib ../../../../ctp_readout2.srcs/sources_1/ip/tc_fifo/sim/tc_fifo.v 
# -- Skipping module tc_fifo
# 
# Top level modules:
# 	tc_fifo
# End time: 14:47:11 on Feb 04,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# ** Warning: (vcom-159) Mode option -64 is not supported in this context and will be ignored.
# QuestaSim-64 vcom 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 14:47:11 on Feb 04,2021
# vcom -64 -93 -work xil_defaultlib ../../../../ctp_readout2.srcs/sources_1/new/packer.vhd ../../../../../hdl/tc_statemachine.vhd ../../../../../hdl/top_tc_statemachine.vhd ../../../../ctp_readout2.srcs/sim_1/new/TC_statemachine_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ATTRIBUTES
# -- Loading package std_logic_misc
# -- Compiling entity packer
# -- Compiling architecture Behavioral of packer
# -- Compiling entity tc_statemachine
# -- Compiling architecture rtl of tc_statemachine
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity top_tc_statemachine
# -- Compiling architecture Behavioral of top_tc_statemachine
# -- Compiling entity TC_statemachine_tb
# -- Compiling architecture Behavioral of TC_statemachine_tb
# End time: 14:47:11 on Feb 04,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# QuestaSim-64 vlog 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 14:47:11 on Feb 04,2021
# vlog -work xil_defaultlib glbl.v 
# -- Compiling module glbl
# 
# Top level modules:
# 	glbl
# End time: 14:47:11 on Feb 04,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
INFO: [USF-Questa-69] 'compile' step finished in '1' seconds
INFO: [USF-Questa-3] Questa::Elaborate design
INFO: [USF-Questa-69] Executing 'ELABORATE' step in 'C:/Users/Simone Ragoni/alice/CtpReadout/ctp_readout2/ctp_readout2.sim/sim_1/behav/questa'
Reading C:/questasim64_10.6c/tcl/vsim/pref.tcl

# 10.6c

# do {TC_statemachine_tb_elaborate.do}
# QuestaSim-64 vopt 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 14:47:12 on Feb 04,2021
# vopt "+acc=npr" -L fifo_generator_v13_2_3 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm -work xil_defaultlib xil_defaultlib.TC_statemachine_tb xil_defaultlib.glbl -o TC_statemachine_tb_opt 
# 
# Top level modules:
# 	TC_statemachine_tb
# 	glbl
# 
# Analyzing design...
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ATTRIBUTES
# -- Loading package std_logic_misc
# -- Loading entity TC_statemachine_tb
# -- Loading architecture Behavioral of TC_statemachine_tb
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading entity top_tc_statemachine
# -- Loading architecture Behavioral of top_tc_statemachine
# -- Loading entity packer
# -- Loading package vl_types
# -- Loading entity tc_fifo
# -- Loading entity tc_statemachine
# -- Loading architecture Behavioral of packer
# -- Loading module tc_fifo
# -- Loading architecture rtl of tc_statemachine
# -- Loading module glbl
# -- Loading architecture FIFO18E2_V of FIFO18E2
# -- Loading package body VPKG
# -- Loading architecture FIFO36E2_V of FIFO36E2
# -- Loading architecture FIFO18E1_V of FIFO18E1
# -- Loading entity FF18_INTERNAL_VHDL
# -- Loading architecture FF18_INTERNAL_VHDL_V of FF18_INTERNAL_VHDL
# -- Loading architecture FIFO36E1_V of FIFO36E1
# -- Loading entity FF36_INTERNAL_VHDL
# -- Loading architecture FF36_INTERNAL_VHDL_V of FF36_INTERNAL_VHDL
# Incremental compilation check found 29 design-units (out of 31) may be reused.
# Optimizing 2 design-units (inlining 1/3 module instances, 0/112 architecture instances):
# -- Optimizing architecture Behavioral of top_tc_statemachine
# -- Optimizing architecture Behavioral of TC_statemachine_tb
# Optimized design name is TC_statemachine_tb_opt
# End time: 14:47:13 on Feb 04,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
INFO: [USF-Questa-69] 'elaborate' step finished in '2' seconds
INFO: [USF-Questa-4] Questa::Simulate design
INFO: [USF-Questa-69] Executing 'SIMULATE' step in 'C:/Users/Simone Ragoni/alice/CtpReadout/ctp_readout2/ctp_readout2.sim/sim_1/behav/questa'
Program launched (PID=12884)
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/Simone Ragoni/alice/CtpReadout/ctp_readout2/ctp_readout2.runs/synth_1

launch_runs synth_1 -jobs 4
[Thu Feb  4 14:53:40 2021] Launched synth_1...
Run output will be captured here: C:/Users/Simone Ragoni/alice/CtpReadout/ctp_readout2/ctp_readout2.runs/synth_1/runme.log
launch_simulation -install_path C:/questasim64_10.6c/win64
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'Questa' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Simone Ragoni/alice/CtpReadout/ctp_readout2/ctp_readout2.sim/sim_1/behav/questa'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-Questa-47] Finding simulator installation...
INFO: [USF-Questa-50] Using simulator executables from 'C:/questasim64_10.6c/win64/vsim.exe'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-Questa-7] Finding pre-compiled libraries...
INFO: [USF_Questa-11] File 'C:/Users/Simone Ragoni/questalib_106c/modelsim.ini' copied to run dir:'C:/Users/Simone Ragoni/alice/CtpReadout/ctp_readout2/ctp_readout2.sim/sim_1/behav/questa'
INFO: [SIM-utils-54] Inspecting design source files for 'TC_statemachine_tb' in fileset 'sim_1'...
INFO: [USF-Questa-107] Finding global include files...
INFO: [USF-Questa-108] Finding include directories and verilog header directory paths...
INFO: [USF-Questa-109] Fetching design files from 'sim_1'...
INFO: [USF-Questa-2] Questa::Compile design
INFO: [USF-Questa-15] Creating automatic 'do' files...
INFO: [USF-Questa-69] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Simone Ragoni/alice/CtpReadout/ctp_readout2/ctp_readout2.sim/sim_1/behav/questa'
Reading C:/questasim64_10.6c/tcl/vsim/pref.tcl

# 10.6c

# do {TC_statemachine_tb_compile.do}
# ** Warning: (vlib-34) Library already exists at "questa_lib/work".
# ** Warning: (vlib-34) Library already exists at "questa_lib/msim".
# ** Warning: (vlib-34) Library already exists at "questa_lib/msim/xil_defaultlib".
# QuestaSim-64 vmap 10.6c Lib Mapping Utility 2017.07 Jul 26 2017
# vmap xil_defaultlib questa_lib/msim/xil_defaultlib 
# Modifying modelsim.ini
# ** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
# QuestaSim-64 vlog 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 14:55:20 on Feb 04,2021
# vlog -64 -incr -work xil_defaultlib ../../../../ctp_readout2.srcs/sources_1/ip/tc_fifo/sim/tc_fifo.v 
# -- Skipping module tc_fifo
# 
# Top level modules:
# 	tc_fifo
# End time: 14:55:20 on Feb 04,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# ** Warning: (vcom-159) Mode option -64 is not supported in this context and will be ignored.
# QuestaSim-64 vcom 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 14:55:20 on Feb 04,2021
# vcom -64 -93 -work xil_defaultlib ../../../../ctp_readout2.srcs/sources_1/new/packer.vhd ../../../../../hdl/tc_statemachine.vhd ../../../../../hdl/top_tc_statemachine.vhd ../../../../ctp_readout2.srcs/sim_1/new/TC_statemachine_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ATTRIBUTES
# -- Loading package std_logic_misc
# -- Compiling entity packer
# -- Compiling architecture Behavioral of packer
# -- Compiling entity tc_statemachine
# -- Compiling architecture rtl of tc_statemachine
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity top_tc_statemachine
# -- Compiling architecture Behavioral of top_tc_statemachine
# -- Compiling entity TC_statemachine_tb
# -- Compiling architecture Behavioral of TC_statemachine_tb
# End time: 14:55:20 on Feb 04,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# QuestaSim-64 vlog 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 14:55:20 on Feb 04,2021
# vlog -work xil_defaultlib glbl.v 
# -- Compiling module glbl
# 
# Top level modules:
# 	glbl
# End time: 14:55:20 on Feb 04,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
INFO: [USF-Questa-69] 'compile' step finished in '2' seconds
INFO: [USF-Questa-3] Questa::Elaborate design
INFO: [USF-Questa-69] Executing 'ELABORATE' step in 'C:/Users/Simone Ragoni/alice/CtpReadout/ctp_readout2/ctp_readout2.sim/sim_1/behav/questa'
Reading C:/questasim64_10.6c/tcl/vsim/pref.tcl

# 10.6c

# do {TC_statemachine_tb_elaborate.do}
# QuestaSim-64 vopt 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 14:55:21 on Feb 04,2021
# vopt "+acc=npr" -L fifo_generator_v13_2_3 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm -work xil_defaultlib xil_defaultlib.TC_statemachine_tb xil_defaultlib.glbl -o TC_statemachine_tb_opt 
# 
# Top level modules:
# 	TC_statemachine_tb
# 	glbl
# 
# Analyzing design...
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ATTRIBUTES
# -- Loading package std_logic_misc
# -- Loading entity TC_statemachine_tb
# -- Loading architecture Behavioral of TC_statemachine_tb
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading entity top_tc_statemachine
# -- Loading architecture Behavioral of top_tc_statemachine
# -- Loading entity packer
# -- Loading package vl_types
# -- Loading entity tc_fifo
# -- Loading entity tc_statemachine
# -- Loading architecture Behavioral of packer
# -- Loading module tc_fifo
# -- Loading architecture rtl of tc_statemachine
# -- Loading module glbl
# -- Loading architecture FIFO18E2_V of FIFO18E2
# -- Loading package body VPKG
# -- Loading architecture FIFO36E2_V of FIFO36E2
# -- Loading architecture FIFO18E1_V of FIFO18E1
# -- Loading entity FF18_INTERNAL_VHDL
# -- Loading architecture FF18_INTERNAL_VHDL_V of FF18_INTERNAL_VHDL
# -- Loading architecture FIFO36E1_V of FIFO36E1
# -- Loading entity FF36_INTERNAL_VHDL
# -- Loading architecture FF36_INTERNAL_VHDL_V of FF36_INTERNAL_VHDL
# Incremental compilation check found 28 design-units (out of 31) may be reused.
# Optimizing 3 design-units (inlining 1/3 module instances, 0/112 architecture instances):
# -- Optimizing architecture rtl of tc_statemachine
# -- Optimizing architecture Behavioral of top_tc_statemachine
# -- Optimizing architecture Behavioral of TC_statemachine_tb
# Optimized design name is TC_statemachine_tb_opt
# End time: 14:55:22 on Feb 04,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
INFO: [USF-Questa-69] 'elaborate' step finished in '2' seconds
INFO: [USF-Questa-4] Questa::Simulate design
INFO: [USF-Questa-69] Executing 'SIMULATE' step in 'C:/Users/Simone Ragoni/alice/CtpReadout/ctp_readout2/ctp_readout2.sim/sim_1/behav/questa'
Program launched (PID=12156)
reset_run synth_1
launch_runs synth_1 -jobs 4
[Thu Feb  4 15:02:05 2021] Launched synth_1...
Run output will be captured here: C:/Users/Simone Ragoni/alice/CtpReadout/ctp_readout2/ctp_readout2.runs/synth_1/runme.log
launch_simulation -install_path C:/questasim64_10.6c/win64
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'Questa' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Simone Ragoni/alice/CtpReadout/ctp_readout2/ctp_readout2.sim/sim_1/behav/questa'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-Questa-47] Finding simulator installation...
INFO: [USF-Questa-50] Using simulator executables from 'C:/questasim64_10.6c/win64/vsim.exe'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-Questa-7] Finding pre-compiled libraries...
INFO: [USF_Questa-11] File 'C:/Users/Simone Ragoni/questalib_106c/modelsim.ini' copied to run dir:'C:/Users/Simone Ragoni/alice/CtpReadout/ctp_readout2/ctp_readout2.sim/sim_1/behav/questa'
INFO: [SIM-utils-54] Inspecting design source files for 'TC_statemachine_tb' in fileset 'sim_1'...
INFO: [USF-Questa-107] Finding global include files...
INFO: [USF-Questa-108] Finding include directories and verilog header directory paths...
INFO: [USF-Questa-109] Fetching design files from 'sim_1'...
INFO: [USF-Questa-2] Questa::Compile design
INFO: [USF-Questa-15] Creating automatic 'do' files...
INFO: [USF-Questa-69] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Simone Ragoni/alice/CtpReadout/ctp_readout2/ctp_readout2.sim/sim_1/behav/questa'
Reading C:/questasim64_10.6c/tcl/vsim/pref.tcl

# 10.6c

# do {TC_statemachine_tb_compile.do}
# ** Warning: (vlib-34) Library already exists at "questa_lib/work".
# ** Warning: (vlib-34) Library already exists at "questa_lib/msim".
# ** Warning: (vlib-34) Library already exists at "questa_lib/msim/xil_defaultlib".
# QuestaSim-64 vmap 10.6c Lib Mapping Utility 2017.07 Jul 26 2017
# vmap xil_defaultlib questa_lib/msim/xil_defaultlib 
# Modifying modelsim.ini
# ** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
# QuestaSim-64 vlog 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 15:03:12 on Feb 04,2021
# vlog -64 -incr -work xil_defaultlib ../../../../ctp_readout2.srcs/sources_1/ip/tc_fifo/sim/tc_fifo.v 
# -- Skipping module tc_fifo
# 
# Top level modules:
# 	tc_fifo
# End time: 15:03:13 on Feb 04,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 1
# ** Warning: (vcom-159) Mode option -64 is not supported in this context and will be ignored.
# QuestaSim-64 vcom 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 15:03:13 on Feb 04,2021
# vcom -64 -93 -work xil_defaultlib ../../../../ctp_readout2.srcs/sources_1/new/packer.vhd ../../../../../hdl/tc_statemachine.vhd ../../../../../hdl/top_tc_statemachine.vhd ../../../../ctp_readout2.srcs/sim_1/new/TC_statemachine_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ATTRIBUTES
# -- Loading package std_logic_misc
# -- Compiling entity packer
# -- Compiling architecture Behavioral of packer
# -- Compiling entity tc_statemachine
# -- Compiling architecture rtl of tc_statemachine
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity top_tc_statemachine
# -- Compiling architecture Behavioral of top_tc_statemachine
# -- Compiling entity TC_statemachine_tb
# -- Compiling architecture Behavioral of TC_statemachine_tb
# End time: 15:03:13 on Feb 04,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# QuestaSim-64 vlog 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 15:03:13 on Feb 04,2021
# vlog -work xil_defaultlib glbl.v 
# -- Compiling module glbl
# 
# Top level modules:
# 	glbl
# End time: 15:03:13 on Feb 04,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
INFO: [USF-Questa-69] 'compile' step finished in '1' seconds
INFO: [USF-Questa-3] Questa::Elaborate design
INFO: [USF-Questa-69] Executing 'ELABORATE' step in 'C:/Users/Simone Ragoni/alice/CtpReadout/ctp_readout2/ctp_readout2.sim/sim_1/behav/questa'
Reading C:/questasim64_10.6c/tcl/vsim/pref.tcl

# 10.6c

# do {TC_statemachine_tb_elaborate.do}
# QuestaSim-64 vopt 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 15:03:14 on Feb 04,2021
# vopt "+acc=npr" -L fifo_generator_v13_2_3 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm -work xil_defaultlib xil_defaultlib.TC_statemachine_tb xil_defaultlib.glbl -o TC_statemachine_tb_opt 
# 
# Top level modules:
# 	TC_statemachine_tb
# 	glbl
# 
# Analyzing design...
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ATTRIBUTES
# -- Loading package std_logic_misc
# -- Loading entity TC_statemachine_tb
# -- Loading architecture Behavioral of TC_statemachine_tb
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading entity top_tc_statemachine
# -- Loading architecture Behavioral of top_tc_statemachine
# -- Loading entity packer
# -- Loading package vl_types
# -- Loading entity tc_fifo
# -- Loading entity tc_statemachine
# -- Loading architecture Behavioral of packer
# -- Loading module tc_fifo
# -- Loading architecture rtl of tc_statemachine
# -- Loading module glbl
# -- Loading architecture FIFO18E2_V of FIFO18E2
# -- Loading package body VPKG
# -- Loading architecture FIFO36E2_V of FIFO36E2
# -- Loading architecture FIFO18E1_V of FIFO18E1
# -- Loading entity FF18_INTERNAL_VHDL
# -- Loading architecture FF18_INTERNAL_VHDL_V of FF18_INTERNAL_VHDL
# -- Loading architecture FIFO36E1_V of FIFO36E1
# -- Loading entity FF36_INTERNAL_VHDL
# -- Loading architecture FF36_INTERNAL_VHDL_V of FF36_INTERNAL_VHDL
# Incremental compilation check found 28 design-units (out of 31) may be reused.
# Optimizing 3 design-units (inlining 1/3 module instances, 0/112 architecture instances):
# -- Optimizing architecture rtl of tc_statemachine
# -- Optimizing architecture Behavioral of top_tc_statemachine
# -- Optimizing architecture Behavioral of TC_statemachine_tb
# Optimized design name is TC_statemachine_tb_opt
# End time: 15:03:15 on Feb 04,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
INFO: [USF-Questa-69] 'elaborate' step finished in '2' seconds
INFO: [USF-Questa-4] Questa::Simulate design
INFO: [USF-Questa-69] Executing 'SIMULATE' step in 'C:/Users/Simone Ragoni/alice/CtpReadout/ctp_readout2/ctp_readout2.sim/sim_1/behav/questa'
Program launched (PID=10048)
reset_run synth_1
launch_runs synth_1 -jobs 4
[Thu Feb  4 15:17:45 2021] Launched synth_1...
Run output will be captured here: C:/Users/Simone Ragoni/alice/CtpReadout/ctp_readout2/ctp_readout2.runs/synth_1/runme.log
launch_simulation -install_path C:/questasim64_10.6c/win64
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'Questa' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Simone Ragoni/alice/CtpReadout/ctp_readout2/ctp_readout2.sim/sim_1/behav/questa'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-Questa-47] Finding simulator installation...
INFO: [USF-Questa-50] Using simulator executables from 'C:/questasim64_10.6c/win64/vsim.exe'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-Questa-7] Finding pre-compiled libraries...
INFO: [USF_Questa-11] File 'C:/Users/Simone Ragoni/questalib_106c/modelsim.ini' copied to run dir:'C:/Users/Simone Ragoni/alice/CtpReadout/ctp_readout2/ctp_readout2.sim/sim_1/behav/questa'
INFO: [SIM-utils-54] Inspecting design source files for 'TC_statemachine_tb' in fileset 'sim_1'...
INFO: [USF-Questa-107] Finding global include files...
INFO: [USF-Questa-108] Finding include directories and verilog header directory paths...
INFO: [USF-Questa-109] Fetching design files from 'sim_1'...
INFO: [USF-Questa-2] Questa::Compile design
INFO: [USF-Questa-15] Creating automatic 'do' files...
INFO: [USF-Questa-69] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Simone Ragoni/alice/CtpReadout/ctp_readout2/ctp_readout2.sim/sim_1/behav/questa'
Reading C:/questasim64_10.6c/tcl/vsim/pref.tcl

# 10.6c

# do {TC_statemachine_tb_compile.do}
# ** Warning: (vlib-34) Library already exists at "questa_lib/work".
# ** Warning: (vlib-34) Library already exists at "questa_lib/msim".
# ** Warning: (vlib-34) Library already exists at "questa_lib/msim/xil_defaultlib".
# QuestaSim-64 vmap 10.6c Lib Mapping Utility 2017.07 Jul 26 2017
# vmap xil_defaultlib questa_lib/msim/xil_defaultlib 
# Modifying modelsim.ini
# ** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
# QuestaSim-64 vlog 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 15:18:55 on Feb 04,2021
# vlog -64 -incr -work xil_defaultlib ../../../../ctp_readout2.srcs/sources_1/ip/tc_fifo/sim/tc_fifo.v 
# -- Skipping module tc_fifo
# 
# Top level modules:
# 	tc_fifo
# End time: 15:18:55 on Feb 04,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# ** Warning: (vcom-159) Mode option -64 is not supported in this context and will be ignored.
# QuestaSim-64 vcom 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 15:18:55 on Feb 04,2021
# vcom -64 -93 -work xil_defaultlib ../../../../ctp_readout2.srcs/sources_1/new/packer.vhd ../../../../../hdl/tc_statemachine.vhd ../../../../../hdl/top_tc_statemachine.vhd ../../../../ctp_readout2.srcs/sim_1/new/TC_statemachine_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ATTRIBUTES
# -- Loading package std_logic_misc
# -- Compiling entity packer
# -- Compiling architecture Behavioral of packer
# -- Compiling entity tc_statemachine
# -- Compiling architecture rtl of tc_statemachine
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity top_tc_statemachine
# -- Compiling architecture Behavioral of top_tc_statemachine
# -- Compiling entity TC_statemachine_tb
# -- Compiling architecture Behavioral of TC_statemachine_tb
# End time: 15:18:55 on Feb 04,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# QuestaSim-64 vlog 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 15:18:55 on Feb 04,2021
# vlog -work xil_defaultlib glbl.v 
# -- Compiling module glbl
# 
# Top level modules:
# 	glbl
# End time: 15:18:55 on Feb 04,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
INFO: [USF-Questa-69] 'compile' step finished in '2' seconds
INFO: [USF-Questa-3] Questa::Elaborate design
INFO: [USF-Questa-69] Executing 'ELABORATE' step in 'C:/Users/Simone Ragoni/alice/CtpReadout/ctp_readout2/ctp_readout2.sim/sim_1/behav/questa'
Reading C:/questasim64_10.6c/tcl/vsim/pref.tcl

# 10.6c

# do {TC_statemachine_tb_elaborate.do}
# QuestaSim-64 vopt 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 15:18:57 on Feb 04,2021
# vopt "+acc=npr" -L fifo_generator_v13_2_3 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm -work xil_defaultlib xil_defaultlib.TC_statemachine_tb xil_defaultlib.glbl -o TC_statemachine_tb_opt 
# 
# Top level modules:
# 	TC_statemachine_tb
# 	glbl
# 
# Analyzing design...
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ATTRIBUTES
# -- Loading package std_logic_misc
# -- Loading entity TC_statemachine_tb
# -- Loading architecture Behavioral of TC_statemachine_tb
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading entity top_tc_statemachine
# -- Loading architecture Behavioral of top_tc_statemachine
# -- Loading entity packer
# -- Loading package vl_types
# -- Loading entity tc_fifo
# -- Loading entity tc_statemachine
# -- Loading architecture Behavioral of packer
# -- Loading module tc_fifo
# -- Loading architecture rtl of tc_statemachine
# -- Loading module glbl
# -- Loading architecture FIFO18E2_V of FIFO18E2
# -- Loading package body VPKG
# -- Loading architecture FIFO36E2_V of FIFO36E2
# -- Loading architecture FIFO18E1_V of FIFO18E1
# -- Loading entity FF18_INTERNAL_VHDL
# -- Loading architecture FF18_INTERNAL_VHDL_V of FF18_INTERNAL_VHDL
# -- Loading architecture FIFO36E1_V of FIFO36E1
# -- Loading entity FF36_INTERNAL_VHDL
# -- Loading architecture FF36_INTERNAL_VHDL_V of FF36_INTERNAL_VHDL
# Incremental compilation check found 28 design-units (out of 31) may be reused.
# Optimizing 3 design-units (inlining 1/3 module instances, 0/112 architecture instances):
# -- Optimizing architecture rtl of tc_statemachine
# -- Optimizing architecture Behavioral of top_tc_statemachine
# -- Optimizing architecture Behavioral of TC_statemachine_tb
# Optimized design name is TC_statemachine_tb_opt
# End time: 15:18:58 on Feb 04,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
INFO: [USF-Questa-69] 'elaborate' step finished in '2' seconds
INFO: [USF-Questa-4] Questa::Simulate design
INFO: [USF-Questa-69] Executing 'SIMULATE' step in 'C:/Users/Simone Ragoni/alice/CtpReadout/ctp_readout2/ctp_readout2.sim/sim_1/behav/questa'
Program launched (PID=6160)
reset_run synth_1
launch_runs synth_1 -jobs 4
[Thu Feb  4 15:23:06 2021] Launched synth_1...
Run output will be captured here: C:/Users/Simone Ragoni/alice/CtpReadout/ctp_readout2/ctp_readout2.runs/synth_1/runme.log
launch_simulation -install_path C:/questasim64_10.6c/win64
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'Questa' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Simone Ragoni/alice/CtpReadout/ctp_readout2/ctp_readout2.sim/sim_1/behav/questa'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-Questa-47] Finding simulator installation...
INFO: [USF-Questa-50] Using simulator executables from 'C:/questasim64_10.6c/win64/vsim.exe'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-Questa-7] Finding pre-compiled libraries...
INFO: [USF_Questa-11] File 'C:/Users/Simone Ragoni/questalib_106c/modelsim.ini' copied to run dir:'C:/Users/Simone Ragoni/alice/CtpReadout/ctp_readout2/ctp_readout2.sim/sim_1/behav/questa'
INFO: [SIM-utils-54] Inspecting design source files for 'TC_statemachine_tb' in fileset 'sim_1'...
INFO: [USF-Questa-107] Finding global include files...
INFO: [USF-Questa-108] Finding include directories and verilog header directory paths...
INFO: [USF-Questa-109] Fetching design files from 'sim_1'...
INFO: [USF-Questa-2] Questa::Compile design
INFO: [USF-Questa-15] Creating automatic 'do' files...
INFO: [USF-Questa-69] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Simone Ragoni/alice/CtpReadout/ctp_readout2/ctp_readout2.sim/sim_1/behav/questa'
Reading C:/questasim64_10.6c/tcl/vsim/pref.tcl

# 10.6c

# do {TC_statemachine_tb_compile.do}
# ** Warning: (vlib-34) Library already exists at "questa_lib/work".
# ** Warning: (vlib-34) Library already exists at "questa_lib/msim".
# ** Warning: (vlib-34) Library already exists at "questa_lib/msim/xil_defaultlib".
# QuestaSim-64 vmap 10.6c Lib Mapping Utility 2017.07 Jul 26 2017
# vmap xil_defaultlib questa_lib/msim/xil_defaultlib 
# Modifying modelsim.ini
# ** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
# QuestaSim-64 vlog 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 15:25:29 on Feb 04,2021
# vlog -64 -incr -work xil_defaultlib ../../../../ctp_readout2.srcs/sources_1/ip/tc_fifo/sim/tc_fifo.v 
# -- Skipping module tc_fifo
# 
# Top level modules:
# 	tc_fifo
# End time: 15:25:29 on Feb 04,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# ** Warning: (vcom-159) Mode option -64 is not supported in this context and will be ignored.
# QuestaSim-64 vcom 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 15:25:29 on Feb 04,2021
# vcom -64 -93 -work xil_defaultlib ../../../../ctp_readout2.srcs/sources_1/new/packer.vhd ../../../../../hdl/tc_statemachine.vhd ../../../../../hdl/top_tc_statemachine.vhd ../../../../ctp_readout2.srcs/sim_1/new/TC_statemachine_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ATTRIBUTES
# -- Loading package std_logic_misc
# -- Compiling entity packer
# -- Compiling architecture Behavioral of packer
# -- Compiling entity tc_statemachine
# -- Compiling architecture rtl of tc_statemachine
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity top_tc_statemachine
# -- Compiling architecture Behavioral of top_tc_statemachine
# -- Compiling entity TC_statemachine_tb
# -- Compiling architecture Behavioral of TC_statemachine_tb
# End time: 15:25:29 on Feb 04,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# QuestaSim-64 vlog 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 15:25:29 on Feb 04,2021
# vlog -work xil_defaultlib glbl.v 
# -- Compiling module glbl
# 
# Top level modules:
# 	glbl
# End time: 15:25:29 on Feb 04,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
INFO: [USF-Questa-69] 'compile' step finished in '2' seconds
INFO: [USF-Questa-3] Questa::Elaborate design
INFO: [USF-Questa-69] Executing 'ELABORATE' step in 'C:/Users/Simone Ragoni/alice/CtpReadout/ctp_readout2/ctp_readout2.sim/sim_1/behav/questa'
Reading C:/questasim64_10.6c/tcl/vsim/pref.tcl

# 10.6c

# do {TC_statemachine_tb_elaborate.do}
# QuestaSim-64 vopt 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 15:25:31 on Feb 04,2021
# vopt "+acc=npr" -L fifo_generator_v13_2_3 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm -work xil_defaultlib xil_defaultlib.TC_statemachine_tb xil_defaultlib.glbl -o TC_statemachine_tb_opt 
# 
# Top level modules:
# 	TC_statemachine_tb
# 	glbl
# 
# Analyzing design...
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ATTRIBUTES
# -- Loading package std_logic_misc
# -- Loading entity TC_statemachine_tb
# -- Loading architecture Behavioral of TC_statemachine_tb
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading entity top_tc_statemachine
# -- Loading architecture Behavioral of top_tc_statemachine
# -- Loading entity packer
# -- Loading package vl_types
# -- Loading entity tc_fifo
# -- Loading entity tc_statemachine
# -- Loading architecture Behavioral of packer
# -- Loading module tc_fifo
# -- Loading architecture rtl of tc_statemachine
# -- Loading module glbl
# -- Loading architecture FIFO18E2_V of FIFO18E2
# -- Loading package body VPKG
# -- Loading architecture FIFO36E2_V of FIFO36E2
# -- Loading architecture FIFO18E1_V of FIFO18E1
# -- Loading entity FF18_INTERNAL_VHDL
# -- Loading architecture FF18_INTERNAL_VHDL_V of FF18_INTERNAL_VHDL
# -- Loading architecture FIFO36E1_V of FIFO36E1
# -- Loading entity FF36_INTERNAL_VHDL
# -- Loading architecture FF36_INTERNAL_VHDL_V of FF36_INTERNAL_VHDL
# Incremental compilation check found 29 design-units (out of 31) may be reused.
# Optimizing 2 design-units (inlining 1/3 module instances, 0/112 architecture instances):
# -- Optimizing architecture Behavioral of top_tc_statemachine
# -- Optimizing architecture Behavioral of TC_statemachine_tb
# Optimized design name is TC_statemachine_tb_opt
# End time: 15:25:32 on Feb 04,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
INFO: [USF-Questa-69] 'elaborate' step finished in '2' seconds
INFO: [USF-Questa-4] Questa::Simulate design
INFO: [USF-Questa-69] Executing 'SIMULATE' step in 'C:/Users/Simone Ragoni/alice/CtpReadout/ctp_readout2/ctp_readout2.sim/sim_1/behav/questa'
Program launched (PID=13852)
launch_simulation -install_path C:/questasim64_10.6c/win64
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'Questa' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Simone Ragoni/alice/CtpReadout/ctp_readout2/ctp_readout2.sim/sim_1/behav/questa'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-Questa-47] Finding simulator installation...
INFO: [USF-Questa-50] Using simulator executables from 'C:/questasim64_10.6c/win64/vsim.exe'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-Questa-7] Finding pre-compiled libraries...
INFO: [USF_Questa-11] File 'C:/Users/Simone Ragoni/questalib_106c/modelsim.ini' copied to run dir:'C:/Users/Simone Ragoni/alice/CtpReadout/ctp_readout2/ctp_readout2.sim/sim_1/behav/questa'
INFO: [SIM-utils-54] Inspecting design source files for 'TC_statemachine_tb' in fileset 'sim_1'...
INFO: [USF-Questa-107] Finding global include files...
INFO: [USF-Questa-108] Finding include directories and verilog header directory paths...
INFO: [USF-Questa-109] Fetching design files from 'sim_1'...
INFO: [USF-Questa-2] Questa::Compile design
INFO: [USF-Questa-15] Creating automatic 'do' files...
INFO: [USF-Questa-69] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Simone Ragoni/alice/CtpReadout/ctp_readout2/ctp_readout2.sim/sim_1/behav/questa'
Reading C:/questasim64_10.6c/tcl/vsim/pref.tcl

# 10.6c

# do {TC_statemachine_tb_compile.do}
# ** Warning: (vlib-34) Library already exists at "questa_lib/work".
# ** Warning: (vlib-34) Library already exists at "questa_lib/msim".
# ** Warning: (vlib-34) Library already exists at "questa_lib/msim/xil_defaultlib".
# QuestaSim-64 vmap 10.6c Lib Mapping Utility 2017.07 Jul 26 2017
# vmap xil_defaultlib questa_lib/msim/xil_defaultlib 
# Modifying modelsim.ini
# ** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
# QuestaSim-64 vlog 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 08:07:29 on Feb 10,2021
# vlog -64 -incr -work xil_defaultlib ../../../../ctp_readout2.srcs/sources_1/ip/tc_fifo/sim/tc_fifo.v 
# -- Skipping module tc_fifo
# 
# Top level modules:
# 	tc_fifo
# End time: 08:07:29 on Feb 10,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# ** Warning: (vcom-159) Mode option -64 is not supported in this context and will be ignored.
# QuestaSim-64 vcom 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 08:07:30 on Feb 10,2021
# vcom -64 -93 -work xil_defaultlib ../../../../ctp_readout2.srcs/sources_1/new/packer.vhd ../../../../../hdl/tc_statemachine.vhd ../../../../../hdl/top_tc_statemachine.vhd ../../../../ctp_readout2.srcs/sim_1/new/TC_statemachine_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ATTRIBUTES
# -- Loading package std_logic_misc
# -- Compiling entity packer
# -- Compiling architecture Behavioral of packer
# -- Compiling entity tc_statemachine
# -- Compiling architecture rtl of tc_statemachine
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity top_tc_statemachine
# -- Compiling architecture Behavioral of top_tc_statemachine
# -- Compiling entity TC_statemachine_tb
# -- Compiling architecture Behavioral of TC_statemachine_tb
# End time: 08:07:30 on Feb 10,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# QuestaSim-64 vlog 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 08:07:30 on Feb 10,2021
# vlog -work xil_defaultlib glbl.v 
# -- Compiling module glbl
# 
# Top level modules:
# 	glbl
# End time: 08:07:30 on Feb 10,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
INFO: [USF-Questa-69] 'compile' step finished in '2' seconds
INFO: [USF-Questa-3] Questa::Elaborate design
INFO: [USF-Questa-69] Executing 'ELABORATE' step in 'C:/Users/Simone Ragoni/alice/CtpReadout/ctp_readout2/ctp_readout2.sim/sim_1/behav/questa'
Reading C:/questasim64_10.6c/tcl/vsim/pref.tcl

# 10.6c

# do {TC_statemachine_tb_elaborate.do}
# QuestaSim-64 vopt 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 08:07:31 on Feb 10,2021
# vopt "+acc=npr" -L fifo_generator_v13_2_3 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm -work xil_defaultlib xil_defaultlib.TC_statemachine_tb xil_defaultlib.glbl -o TC_statemachine_tb_opt 
# 
# Top level modules:
# 	TC_statemachine_tb
# 	glbl
# 
# Analyzing design...
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ATTRIBUTES
# -- Loading package std_logic_misc
# -- Loading entity TC_statemachine_tb
# -- Loading architecture Behavioral of TC_statemachine_tb
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading entity top_tc_statemachine
# -- Loading architecture Behavioral of top_tc_statemachine
# -- Loading entity packer
# -- Loading package vl_types
# -- Loading entity tc_fifo
# -- Loading entity tc_statemachine
# -- Loading architecture Behavioral of packer
# -- Loading module tc_fifo
# -- Loading architecture rtl of tc_statemachine
# -- Loading module glbl
# -- Loading architecture FIFO18E2_V of FIFO18E2
# -- Loading package body VPKG
# -- Loading architecture FIFO36E2_V of FIFO36E2
# -- Loading architecture FIFO18E1_V of FIFO18E1
# -- Loading entity FF18_INTERNAL_VHDL
# -- Loading architecture FF18_INTERNAL_VHDL_V of FF18_INTERNAL_VHDL
# -- Loading architecture FIFO36E1_V of FIFO36E1
# -- Loading entity FF36_INTERNAL_VHDL
# -- Loading architecture FF36_INTERNAL_VHDL_V of FF36_INTERNAL_VHDL
# Incremental compilation check found no design-units have changed.
# Optimized design name is TC_statemachine_tb_opt
# End time: 08:07:32 on Feb 10,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
INFO: [USF-Questa-69] 'elaborate' step finished in '2' seconds
INFO: [USF-Questa-4] Questa::Simulate design
INFO: [USF-Questa-69] Executing 'SIMULATE' step in 'C:/Users/Simone Ragoni/alice/CtpReadout/ctp_readout2/ctp_readout2.sim/sim_1/behav/questa'
Program launched (PID=6372)
reset_run synth_1
launch_runs synth_1 -jobs 4
[Wed Feb 10 08:20:29 2021] Launched synth_1...
Run output will be captured here: C:/Users/Simone Ragoni/alice/CtpReadout/ctp_readout2/ctp_readout2.runs/synth_1/runme.log
launch_simulation -install_path C:/questasim64_10.6c/win64
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'Questa' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Simone Ragoni/alice/CtpReadout/ctp_readout2/ctp_readout2.sim/sim_1/behav/questa'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-Questa-47] Finding simulator installation...
INFO: [USF-Questa-50] Using simulator executables from 'C:/questasim64_10.6c/win64/vsim.exe'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-Questa-7] Finding pre-compiled libraries...
INFO: [USF_Questa-11] File 'C:/Users/Simone Ragoni/questalib_106c/modelsim.ini' copied to run dir:'C:/Users/Simone Ragoni/alice/CtpReadout/ctp_readout2/ctp_readout2.sim/sim_1/behav/questa'
INFO: [SIM-utils-54] Inspecting design source files for 'TC_statemachine_tb' in fileset 'sim_1'...
INFO: [USF-Questa-107] Finding global include files...
INFO: [USF-Questa-108] Finding include directories and verilog header directory paths...
INFO: [USF-Questa-109] Fetching design files from 'sim_1'...
INFO: [USF-Questa-2] Questa::Compile design
INFO: [USF-Questa-15] Creating automatic 'do' files...
INFO: [USF-Questa-69] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Simone Ragoni/alice/CtpReadout/ctp_readout2/ctp_readout2.sim/sim_1/behav/questa'
Reading C:/questasim64_10.6c/tcl/vsim/pref.tcl

# 10.6c

# do {TC_statemachine_tb_compile.do}
# ** Warning: (vlib-34) Library already exists at "questa_lib/work".
# ** Warning: (vlib-34) Library already exists at "questa_lib/msim".
# ** Warning: (vlib-34) Library already exists at "questa_lib/msim/xil_defaultlib".
# QuestaSim-64 vmap 10.6c Lib Mapping Utility 2017.07 Jul 26 2017
# vmap xil_defaultlib questa_lib/msim/xil_defaultlib 
# Modifying modelsim.ini
# ** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
# QuestaSim-64 vlog 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 08:21:40 on Feb 10,2021
# vlog -64 -incr -work xil_defaultlib ../../../../ctp_readout2.srcs/sources_1/ip/tc_fifo/sim/tc_fifo.v 
# -- Skipping module tc_fifo
# 
# Top level modules:
# 	tc_fifo
# End time: 08:21:40 on Feb 10,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# ** Warning: (vcom-159) Mode option -64 is not supported in this context and will be ignored.
# QuestaSim-64 vcom 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 08:21:40 on Feb 10,2021
# vcom -64 -93 -work xil_defaultlib ../../../../ctp_readout2.srcs/sources_1/new/packer.vhd ../../../../../hdl/tc_statemachine.vhd ../../../../../hdl/top_tc_statemachine.vhd ../../../../ctp_readout2.srcs/sim_1/new/TC_statemachine_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ATTRIBUTES
# -- Loading package std_logic_misc
# -- Compiling entity packer
# -- Compiling architecture Behavioral of packer
# -- Compiling entity tc_statemachine
# -- Compiling architecture rtl of tc_statemachine
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity top_tc_statemachine
# -- Compiling architecture Behavioral of top_tc_statemachine
# -- Compiling entity TC_statemachine_tb
# -- Compiling architecture Behavioral of TC_statemachine_tb
# End time: 08:21:40 on Feb 10,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# QuestaSim-64 vlog 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 08:21:40 on Feb 10,2021
# vlog -work xil_defaultlib glbl.v 
# -- Compiling module glbl
# 
# Top level modules:
# 	glbl
# End time: 08:21:40 on Feb 10,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
INFO: [USF-Questa-69] 'compile' step finished in '1' seconds
INFO: [USF-Questa-3] Questa::Elaborate design
INFO: [USF-Questa-69] Executing 'ELABORATE' step in 'C:/Users/Simone Ragoni/alice/CtpReadout/ctp_readout2/ctp_readout2.sim/sim_1/behav/questa'
Reading C:/questasim64_10.6c/tcl/vsim/pref.tcl

# 10.6c

# do {TC_statemachine_tb_elaborate.do}
# QuestaSim-64 vopt 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 08:21:41 on Feb 10,2021
# vopt "+acc=npr" -L fifo_generator_v13_2_3 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm -work xil_defaultlib xil_defaultlib.TC_statemachine_tb xil_defaultlib.glbl -o TC_statemachine_tb_opt 
# 
# Top level modules:
# 	TC_statemachine_tb
# 	glbl
# 
# Analyzing design...
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ATTRIBUTES
# -- Loading package std_logic_misc
# -- Loading entity TC_statemachine_tb
# -- Loading architecture Behavioral of TC_statemachine_tb
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading entity top_tc_statemachine
# -- Loading architecture Behavioral of top_tc_statemachine
# -- Loading entity packer
# -- Loading package vl_types
# -- Loading entity tc_fifo
# -- Loading entity tc_statemachine
# -- Loading architecture Behavioral of packer
# -- Loading module tc_fifo
# -- Loading architecture rtl of tc_statemachine
# -- Loading module glbl
# -- Loading architecture FIFO18E2_V of FIFO18E2
# -- Loading package body VPKG
# -- Loading architecture FIFO36E2_V of FIFO36E2
# -- Loading architecture FIFO18E1_V of FIFO18E1
# -- Loading entity FF18_INTERNAL_VHDL
# -- Loading architecture FF18_INTERNAL_VHDL_V of FF18_INTERNAL_VHDL
# -- Loading architecture FIFO36E1_V of FIFO36E1
# -- Loading entity FF36_INTERNAL_VHDL
# -- Loading architecture FF36_INTERNAL_VHDL_V of FF36_INTERNAL_VHDL
# Incremental compilation check found 28 design-units (out of 31) may be reused.
# Optimizing 3 design-units (inlining 1/3 module instances, 0/112 architecture instances):
# -- Optimizing architecture Behavioral of packer
# -- Optimizing architecture Behavioral of top_tc_statemachine
# -- Optimizing architecture Behavioral of TC_statemachine_tb
# Optimized design name is TC_statemachine_tb_opt
# End time: 08:21:42 on Feb 10,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
INFO: [USF-Questa-69] 'elaborate' step finished in '3' seconds
INFO: [USF-Questa-4] Questa::Simulate design
INFO: [USF-Questa-69] Executing 'SIMULATE' step in 'C:/Users/Simone Ragoni/alice/CtpReadout/ctp_readout2/ctp_readout2.sim/sim_1/behav/questa'
Program launched (PID=13768)
reset_run synth_1
launch_runs synth_1 -jobs 4
[Wed Feb 10 08:25:03 2021] Launched synth_1...
Run output will be captured here: C:/Users/Simone Ragoni/alice/CtpReadout/ctp_readout2/ctp_readout2.runs/synth_1/runme.log
launch_simulation -install_path C:/questasim64_10.6c/win64
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'Questa' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Simone Ragoni/alice/CtpReadout/ctp_readout2/ctp_readout2.sim/sim_1/behav/questa'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-Questa-47] Finding simulator installation...
INFO: [USF-Questa-50] Using simulator executables from 'C:/questasim64_10.6c/win64/vsim.exe'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-Questa-7] Finding pre-compiled libraries...
INFO: [USF_Questa-11] File 'C:/Users/Simone Ragoni/questalib_106c/modelsim.ini' copied to run dir:'C:/Users/Simone Ragoni/alice/CtpReadout/ctp_readout2/ctp_readout2.sim/sim_1/behav/questa'
INFO: [SIM-utils-54] Inspecting design source files for 'TC_statemachine_tb' in fileset 'sim_1'...
INFO: [USF-Questa-107] Finding global include files...
INFO: [USF-Questa-108] Finding include directories and verilog header directory paths...
INFO: [USF-Questa-109] Fetching design files from 'sim_1'...
INFO: [USF-Questa-2] Questa::Compile design
INFO: [USF-Questa-15] Creating automatic 'do' files...
INFO: [USF-Questa-69] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Simone Ragoni/alice/CtpReadout/ctp_readout2/ctp_readout2.sim/sim_1/behav/questa'
Reading C:/questasim64_10.6c/tcl/vsim/pref.tcl

# 10.6c

# do {TC_statemachine_tb_compile.do}
# ** Warning: (vlib-34) Library already exists at "questa_lib/work".
# ** Warning: (vlib-34) Library already exists at "questa_lib/msim".
# ** Warning: (vlib-34) Library already exists at "questa_lib/msim/xil_defaultlib".
# QuestaSim-64 vmap 10.6c Lib Mapping Utility 2017.07 Jul 26 2017
# vmap xil_defaultlib questa_lib/msim/xil_defaultlib 
# Modifying modelsim.ini
# ** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
# QuestaSim-64 vlog 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 08:26:30 on Feb 10,2021
# vlog -64 -incr -work xil_defaultlib ../../../../ctp_readout2.srcs/sources_1/ip/tc_fifo/sim/tc_fifo.v 
# -- Skipping module tc_fifo
# 
# Top level modules:
# 	tc_fifo
# End time: 08:26:30 on Feb 10,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# ** Warning: (vcom-159) Mode option -64 is not supported in this context and will be ignored.
# QuestaSim-64 vcom 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 08:26:30 on Feb 10,2021
# vcom -64 -93 -work xil_defaultlib ../../../../ctp_readout2.srcs/sources_1/new/packer.vhd ../../../../../hdl/tc_statemachine.vhd ../../../../../hdl/top_tc_statemachine.vhd ../../../../ctp_readout2.srcs/sim_1/new/TC_statemachine_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ATTRIBUTES
# -- Loading package std_logic_misc
# -- Compiling entity packer
# -- Compiling architecture Behavioral of packer
# -- Compiling entity tc_statemachine
# -- Compiling architecture rtl of tc_statemachine
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity top_tc_statemachine
# -- Compiling architecture Behavioral of top_tc_statemachine
# -- Compiling entity TC_statemachine_tb
# -- Compiling architecture Behavioral of TC_statemachine_tb
# End time: 08:26:30 on Feb 10,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# QuestaSim-64 vlog 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 08:26:30 on Feb 10,2021
# vlog -work xil_defaultlib glbl.v 
# -- Compiling module glbl
# 
# Top level modules:
# 	glbl
# End time: 08:26:30 on Feb 10,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
INFO: [USF-Questa-69] 'compile' step finished in '1' seconds
INFO: [USF-Questa-3] Questa::Elaborate design
INFO: [USF-Questa-69] Executing 'ELABORATE' step in 'C:/Users/Simone Ragoni/alice/CtpReadout/ctp_readout2/ctp_readout2.sim/sim_1/behav/questa'
Reading C:/questasim64_10.6c/tcl/vsim/pref.tcl

# 10.6c

# do {TC_statemachine_tb_elaborate.do}
# QuestaSim-64 vopt 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 08:26:31 on Feb 10,2021
# vopt "+acc=npr" -L fifo_generator_v13_2_3 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm -work xil_defaultlib xil_defaultlib.TC_statemachine_tb xil_defaultlib.glbl -o TC_statemachine_tb_opt 
# 
# Top level modules:
# 	TC_statemachine_tb
# 	glbl
# 
# Analyzing design...
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ATTRIBUTES
# -- Loading package std_logic_misc
# -- Loading entity TC_statemachine_tb
# -- Loading architecture Behavioral of TC_statemachine_tb
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading entity top_tc_statemachine
# -- Loading architecture Behavioral of top_tc_statemachine
# -- Loading entity packer
# -- Loading package vl_types
# -- Loading entity tc_fifo
# -- Loading entity tc_statemachine
# -- Loading architecture Behavioral of packer
# -- Loading module tc_fifo
# -- Loading architecture rtl of tc_statemachine
# -- Loading module glbl
# -- Loading architecture FIFO18E2_V of FIFO18E2
# -- Loading package body VPKG
# -- Loading architecture FIFO36E2_V of FIFO36E2
# -- Loading architecture FIFO18E1_V of FIFO18E1
# -- Loading entity FF18_INTERNAL_VHDL
# -- Loading architecture FF18_INTERNAL_VHDL_V of FF18_INTERNAL_VHDL
# -- Loading architecture FIFO36E1_V of FIFO36E1
# -- Loading entity FF36_INTERNAL_VHDL
# -- Loading architecture FF36_INTERNAL_VHDL_V of FF36_INTERNAL_VHDL
# Incremental compilation check found 29 design-units (out of 31) may be reused.
# Optimizing 2 design-units (inlining 1/3 module instances, 0/112 architecture instances):
# -- Optimizing architecture Behavioral of top_tc_statemachine
# -- Optimizing architecture Behavioral of TC_statemachine_tb
# Optimized design name is TC_statemachine_tb_opt
# End time: 08:26:32 on Feb 10,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
INFO: [USF-Questa-69] 'elaborate' step finished in '2' seconds
INFO: [USF-Questa-4] Questa::Simulate design
INFO: [USF-Questa-69] Executing 'SIMULATE' step in 'C:/Users/Simone Ragoni/alice/CtpReadout/ctp_readout2/ctp_readout2.sim/sim_1/behav/questa'
Program launched (PID=9476)
reset_run synth_1
launch_runs synth_1 -jobs 4
[Wed Feb 10 09:05:24 2021] Launched synth_1...
Run output will be captured here: C:/Users/Simone Ragoni/alice/CtpReadout/ctp_readout2/ctp_readout2.runs/synth_1/runme.log
launch_simulation -install_path C:/questasim64_10.6c/win64
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'Questa' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Simone Ragoni/alice/CtpReadout/ctp_readout2/ctp_readout2.sim/sim_1/behav/questa'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-Questa-47] Finding simulator installation...
INFO: [USF-Questa-50] Using simulator executables from 'C:/questasim64_10.6c/win64/vsim.exe'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-Questa-7] Finding pre-compiled libraries...
INFO: [USF_Questa-11] File 'C:/Users/Simone Ragoni/questalib_106c/modelsim.ini' copied to run dir:'C:/Users/Simone Ragoni/alice/CtpReadout/ctp_readout2/ctp_readout2.sim/sim_1/behav/questa'
INFO: [SIM-utils-54] Inspecting design source files for 'TC_statemachine_tb' in fileset 'sim_1'...
INFO: [USF-Questa-107] Finding global include files...
INFO: [USF-Questa-108] Finding include directories and verilog header directory paths...
INFO: [USF-Questa-109] Fetching design files from 'sim_1'...
INFO: [USF-Questa-2] Questa::Compile design
INFO: [USF-Questa-15] Creating automatic 'do' files...
INFO: [USF-Questa-69] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Simone Ragoni/alice/CtpReadout/ctp_readout2/ctp_readout2.sim/sim_1/behav/questa'
Reading C:/questasim64_10.6c/tcl/vsim/pref.tcl

# 10.6c

# do {TC_statemachine_tb_compile.do}
# ** Warning: (vlib-34) Library already exists at "questa_lib/work".
# ** Warning: (vlib-34) Library already exists at "questa_lib/msim".
# ** Warning: (vlib-34) Library already exists at "questa_lib/msim/xil_defaultlib".
# QuestaSim-64 vmap 10.6c Lib Mapping Utility 2017.07 Jul 26 2017
# vmap xil_defaultlib questa_lib/msim/xil_defaultlib 
# Modifying modelsim.ini
# ** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
# QuestaSim-64 vlog 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 09:06:33 on Feb 10,2021
# vlog -64 -incr -work xil_defaultlib ../../../../ctp_readout2.srcs/sources_1/ip/tc_fifo/sim/tc_fifo.v 
# -- Skipping module tc_fifo
# 
# Top level modules:
# 	tc_fifo
# End time: 09:06:33 on Feb 10,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# ** Warning: (vcom-159) Mode option -64 is not supported in this context and will be ignored.
# QuestaSim-64 vcom 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 09:06:33 on Feb 10,2021
# vcom -64 -93 -work xil_defaultlib ../../../../ctp_readout2.srcs/sources_1/new/packer.vhd ../../../../../hdl/tc_statemachine.vhd ../../../../../hdl/top_tc_statemachine.vhd ../../../../ctp_readout2.srcs/sim_1/new/TC_statemachine_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ATTRIBUTES
# -- Loading package std_logic_misc
# -- Compiling entity packer
# -- Compiling architecture Behavioral of packer
# -- Compiling entity tc_statemachine
# -- Compiling architecture rtl of tc_statemachine
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity top_tc_statemachine
# -- Compiling architecture Behavioral of top_tc_statemachine
# -- Compiling entity TC_statemachine_tb
# -- Compiling architecture Behavioral of TC_statemachine_tb
# End time: 09:06:33 on Feb 10,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# QuestaSim-64 vlog 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 09:06:33 on Feb 10,2021
# vlog -work xil_defaultlib glbl.v 
# -- Compiling module glbl
# 
# Top level modules:
# 	glbl
# End time: 09:06:33 on Feb 10,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
INFO: [USF-Questa-69] 'compile' step finished in '2' seconds
INFO: [USF-Questa-3] Questa::Elaborate design
INFO: [USF-Questa-69] Executing 'ELABORATE' step in 'C:/Users/Simone Ragoni/alice/CtpReadout/ctp_readout2/ctp_readout2.sim/sim_1/behav/questa'
Reading C:/questasim64_10.6c/tcl/vsim/pref.tcl

# 10.6c

# do {TC_statemachine_tb_elaborate.do}
# QuestaSim-64 vopt 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 09:06:35 on Feb 10,2021
# vopt "+acc=npr" -L fifo_generator_v13_2_3 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm -work xil_defaultlib xil_defaultlib.TC_statemachine_tb xil_defaultlib.glbl -o TC_statemachine_tb_opt 
# 
# Top level modules:
# 	TC_statemachine_tb
# 	glbl
# 
# Analyzing design...
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ATTRIBUTES
# -- Loading package std_logic_misc
# -- Loading entity TC_statemachine_tb
# -- Loading architecture Behavioral of TC_statemachine_tb
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading entity top_tc_statemachine
# -- Loading architecture Behavioral of top_tc_statemachine
# -- Loading entity packer
# -- Loading package vl_types
# -- Loading entity tc_fifo
# -- Loading entity tc_statemachine
# -- Loading architecture Behavioral of packer
# -- Loading module tc_fifo
# -- Loading architecture rtl of tc_statemachine
# -- Loading module glbl
# -- Loading architecture FIFO18E2_V of FIFO18E2
# -- Loading package body VPKG
# -- Loading architecture FIFO36E2_V of FIFO36E2
# -- Loading architecture FIFO18E1_V of FIFO18E1
# -- Loading entity FF18_INTERNAL_VHDL
# -- Loading architecture FF18_INTERNAL_VHDL_V of FF18_INTERNAL_VHDL
# -- Loading architecture FIFO36E1_V of FIFO36E1
# -- Loading entity FF36_INTERNAL_VHDL
# -- Loading architecture FF36_INTERNAL_VHDL_V of FF36_INTERNAL_VHDL
# Incremental compilation check found 28 design-units (out of 31) may be reused.
# Optimizing 3 design-units (inlining 1/3 module instances, 0/112 architecture instances):
# -- Optimizing architecture rtl of tc_statemachine
# -- Optimizing architecture Behavioral of top_tc_statemachine
# -- Optimizing architecture Behavioral of TC_statemachine_tb
# Optimized design name is TC_statemachine_tb_opt
# End time: 09:06:36 on Feb 10,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
INFO: [USF-Questa-69] 'elaborate' step finished in '2' seconds
INFO: [USF-Questa-4] Questa::Simulate design
INFO: [USF-Questa-69] Executing 'SIMULATE' step in 'C:/Users/Simone Ragoni/alice/CtpReadout/ctp_readout2/ctp_readout2.sim/sim_1/behav/questa'
Program launched (PID=8000)
launch_simulation -install_path C:/questasim64_10.6c/win64
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'Questa' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Simone Ragoni/alice/CtpReadout/ctp_readout2/ctp_readout2.sim/sim_1/behav/questa'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-Questa-47] Finding simulator installation...
INFO: [USF-Questa-50] Using simulator executables from 'C:/questasim64_10.6c/win64/vsim.exe'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-Questa-7] Finding pre-compiled libraries...
INFO: [USF_Questa-11] File 'C:/Users/Simone Ragoni/questalib_106c/modelsim.ini' copied to run dir:'C:/Users/Simone Ragoni/alice/CtpReadout/ctp_readout2/ctp_readout2.sim/sim_1/behav/questa'
INFO: [SIM-utils-54] Inspecting design source files for 'TC_statemachine_tb' in fileset 'sim_1'...
INFO: [USF-Questa-107] Finding global include files...
INFO: [USF-Questa-108] Finding include directories and verilog header directory paths...
INFO: [USF-Questa-109] Fetching design files from 'sim_1'...
INFO: [USF-Questa-2] Questa::Compile design
INFO: [USF-Questa-15] Creating automatic 'do' files...
INFO: [USF-Questa-69] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Simone Ragoni/alice/CtpReadout/ctp_readout2/ctp_readout2.sim/sim_1/behav/questa'
Reading C:/questasim64_10.6c/tcl/vsim/pref.tcl

# 10.6c

# do {TC_statemachine_tb_compile.do}
# ** Warning: (vlib-34) Library already exists at "questa_lib/work".
# ** Warning: (vlib-34) Library already exists at "questa_lib/msim".
# ** Warning: (vlib-34) Library already exists at "questa_lib/msim/xil_defaultlib".
# QuestaSim-64 vmap 10.6c Lib Mapping Utility 2017.07 Jul 26 2017
# vmap xil_defaultlib questa_lib/msim/xil_defaultlib 
# Modifying modelsim.ini
# ** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
# QuestaSim-64 vlog 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 13:00:15 on Feb 10,2021
# vlog -64 -incr -work xil_defaultlib ../../../../ctp_readout2.srcs/sources_1/ip/tc_fifo/sim/tc_fifo.v 
# -- Skipping module tc_fifo
# 
# Top level modules:
# 	tc_fifo
# End time: 13:00:15 on Feb 10,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# ** Warning: (vcom-159) Mode option -64 is not supported in this context and will be ignored.
# QuestaSim-64 vcom 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 13:00:15 on Feb 10,2021
# vcom -64 -93 -work xil_defaultlib ../../../../ctp_readout2.srcs/sources_1/new/packer.vhd ../../../../../hdl/tc_statemachine.vhd ../../../../../hdl/top_tc_statemachine.vhd ../../../../ctp_readout2.srcs/sim_1/new/TC_statemachine_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ATTRIBUTES
# -- Loading package std_logic_misc
# -- Compiling entity packer
# -- Compiling architecture Behavioral of packer
# -- Compiling entity tc_statemachine
# -- Compiling architecture rtl of tc_statemachine
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity top_tc_statemachine
# -- Compiling architecture Behavioral of top_tc_statemachine
# -- Compiling entity TC_statemachine_tb
# -- Compiling architecture Behavioral of TC_statemachine_tb
# End time: 13:00:15 on Feb 10,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# QuestaSim-64 vlog 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 13:00:15 on Feb 10,2021
# vlog -work xil_defaultlib glbl.v 
# -- Compiling module glbl
# 
# Top level modules:
# 	glbl
# End time: 13:00:15 on Feb 10,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
INFO: [USF-Questa-69] 'compile' step finished in '1' seconds
INFO: [USF-Questa-3] Questa::Elaborate design
INFO: [USF-Questa-69] Executing 'ELABORATE' step in 'C:/Users/Simone Ragoni/alice/CtpReadout/ctp_readout2/ctp_readout2.sim/sim_1/behav/questa'
Reading C:/questasim64_10.6c/tcl/vsim/pref.tcl

# 10.6c

# do {TC_statemachine_tb_elaborate.do}
# QuestaSim-64 vopt 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 13:00:16 on Feb 10,2021
# vopt "+acc=npr" -L fifo_generator_v13_2_3 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm -work xil_defaultlib xil_defaultlib.TC_statemachine_tb xil_defaultlib.glbl -o TC_statemachine_tb_opt 
# 
# Top level modules:
# 	TC_statemachine_tb
# 	glbl
# 
# Analyzing design...
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ATTRIBUTES
# -- Loading package std_logic_misc
# -- Loading entity TC_statemachine_tb
# -- Loading architecture Behavioral of TC_statemachine_tb
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading entity top_tc_statemachine
# -- Loading architecture Behavioral of top_tc_statemachine
# -- Loading entity packer
# -- Loading package vl_types
# -- Loading entity tc_fifo
# -- Loading entity tc_statemachine
# -- Loading architecture Behavioral of packer
# -- Loading module tc_fifo
# -- Loading architecture rtl of tc_statemachine
# -- Loading module glbl
# -- Loading architecture FIFO18E2_V of FIFO18E2
# -- Loading package body VPKG
# -- Loading architecture FIFO36E2_V of FIFO36E2
# -- Loading architecture FIFO18E1_V of FIFO18E1
# -- Loading entity FF18_INTERNAL_VHDL
# -- Loading architecture FF18_INTERNAL_VHDL_V of FF18_INTERNAL_VHDL
# -- Loading architecture FIFO36E1_V of FIFO36E1
# -- Loading entity FF36_INTERNAL_VHDL
# -- Loading architecture FF36_INTERNAL_VHDL_V of FF36_INTERNAL_VHDL
# Incremental compilation check found no design-units have changed.
# Optimized design name is TC_statemachine_tb_opt
# End time: 13:00:17 on Feb 10,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
INFO: [USF-Questa-69] 'elaborate' step finished in '2' seconds
INFO: [USF-Questa-4] Questa::Simulate design
INFO: [USF-Questa-69] Executing 'SIMULATE' step in 'C:/Users/Simone Ragoni/alice/CtpReadout/ctp_readout2/ctp_readout2.sim/sim_1/behav/questa'
Program launched (PID=8332)
reset_run synth_1
launch_runs synth_1 -jobs 4
[Wed Feb 10 17:57:06 2021] Launched synth_1...
Run output will be captured here: C:/Users/Simone Ragoni/alice/CtpReadout/ctp_readout2/ctp_readout2.runs/synth_1/runme.log
launch_simulation -install_path C:/questasim64_10.6c/win64
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'Questa' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Simone Ragoni/alice/CtpReadout/ctp_readout2/ctp_readout2.sim/sim_1/behav/questa'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-Questa-47] Finding simulator installation...
INFO: [USF-Questa-50] Using simulator executables from 'C:/questasim64_10.6c/win64/vsim.exe'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-Questa-7] Finding pre-compiled libraries...
INFO: [USF_Questa-11] File 'C:/Users/Simone Ragoni/questalib_106c/modelsim.ini' copied to run dir:'C:/Users/Simone Ragoni/alice/CtpReadout/ctp_readout2/ctp_readout2.sim/sim_1/behav/questa'
INFO: [SIM-utils-54] Inspecting design source files for 'TC_statemachine_tb' in fileset 'sim_1'...
INFO: [USF-Questa-107] Finding global include files...
INFO: [USF-Questa-108] Finding include directories and verilog header directory paths...
INFO: [USF-Questa-109] Fetching design files from 'sim_1'...
INFO: [USF-Questa-2] Questa::Compile design
INFO: [USF-Questa-15] Creating automatic 'do' files...
INFO: [USF-Questa-69] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Simone Ragoni/alice/CtpReadout/ctp_readout2/ctp_readout2.sim/sim_1/behav/questa'
Reading C:/questasim64_10.6c/tcl/vsim/pref.tcl

# 10.6c

# do {TC_statemachine_tb_compile.do}
# ** Warning: (vlib-34) Library already exists at "questa_lib/work".
# ** Warning: (vlib-34) Library already exists at "questa_lib/msim".
# ** Warning: (vlib-34) Library already exists at "questa_lib/msim/xil_defaultlib".
# QuestaSim-64 vmap 10.6c Lib Mapping Utility 2017.07 Jul 26 2017
# vmap xil_defaultlib questa_lib/msim/xil_defaultlib 
# Modifying modelsim.ini
# ** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
# QuestaSim-64 vlog 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 17:58:19 on Feb 10,2021
# vlog -64 -incr -work xil_defaultlib ../../../../ctp_readout2.srcs/sources_1/ip/tc_fifo/sim/tc_fifo.v 
# -- Skipping module tc_fifo
# 
# Top level modules:
# 	tc_fifo
# End time: 17:58:19 on Feb 10,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# ** Warning: (vcom-159) Mode option -64 is not supported in this context and will be ignored.
# QuestaSim-64 vcom 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 17:58:19 on Feb 10,2021
# vcom -64 -93 -work xil_defaultlib ../../../../ctp_readout2.srcs/sources_1/new/packer.vhd ../../../../../hdl/tc_statemachine.vhd ../../../../../hdl/top_tc_statemachine.vhd ../../../../ctp_readout2.srcs/sim_1/new/TC_statemachine_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ATTRIBUTES
# -- Loading package std_logic_misc
# -- Compiling entity packer
# -- Compiling architecture Behavioral of packer
# -- Compiling entity tc_statemachine
# -- Compiling architecture rtl of tc_statemachine
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity top_tc_statemachine
# -- Compiling architecture Behavioral of top_tc_statemachine
# -- Compiling entity TC_statemachine_tb
# -- Compiling architecture Behavioral of TC_statemachine_tb
# End time: 17:58:19 on Feb 10,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# QuestaSim-64 vlog 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 17:58:19 on Feb 10,2021
# vlog -work xil_defaultlib glbl.v 
# -- Compiling module glbl
# 
# Top level modules:
# 	glbl
# End time: 17:58:19 on Feb 10,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
INFO: [USF-Questa-69] 'compile' step finished in '3' seconds
INFO: [USF-Questa-3] Questa::Elaborate design
INFO: [USF-Questa-69] Executing 'ELABORATE' step in 'C:/Users/Simone Ragoni/alice/CtpReadout/ctp_readout2/ctp_readout2.sim/sim_1/behav/questa'
Reading C:/questasim64_10.6c/tcl/vsim/pref.tcl

# 10.6c

# do {TC_statemachine_tb_elaborate.do}
# QuestaSim-64 vopt 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 17:58:21 on Feb 10,2021
# vopt "+acc=npr" -L fifo_generator_v13_2_3 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm -work xil_defaultlib xil_defaultlib.TC_statemachine_tb xil_defaultlib.glbl -o TC_statemachine_tb_opt 
# 
# Top level modules:
# 	TC_statemachine_tb
# 	glbl
# 
# Analyzing design...
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ATTRIBUTES
# -- Loading package std_logic_misc
# -- Loading entity TC_statemachine_tb
# -- Loading architecture Behavioral of TC_statemachine_tb
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading entity top_tc_statemachine
# -- Loading architecture Behavioral of top_tc_statemachine
# -- Loading entity packer
# -- Loading package vl_types
# -- Loading entity tc_fifo
# -- Loading entity tc_statemachine
# -- Loading architecture Behavioral of packer
# -- Loading module tc_fifo
# -- Loading architecture rtl of tc_statemachine
# -- Loading module glbl
# -- Loading architecture FIFO18E2_V of FIFO18E2
# -- Loading package body VPKG
# -- Loading architecture FIFO36E2_V of FIFO36E2
# -- Loading architecture FIFO18E1_V of FIFO18E1
# -- Loading entity FF18_INTERNAL_VHDL
# -- Loading architecture FF18_INTERNAL_VHDL_V of FF18_INTERNAL_VHDL
# -- Loading architecture FIFO36E1_V of FIFO36E1
# -- Loading entity FF36_INTERNAL_VHDL
# -- Loading architecture FF36_INTERNAL_VHDL_V of FF36_INTERNAL_VHDL
# Incremental compilation check found 28 design-units (out of 31) may be reused.
# Optimizing 3 design-units (inlining 1/3 module instances, 0/112 architecture instances):
# -- Optimizing architecture rtl of tc_statemachine
# -- Optimizing architecture Behavioral of top_tc_statemachine
# -- Optimizing architecture Behavioral of TC_statemachine_tb
# Optimized design name is TC_statemachine_tb_opt
# End time: 17:58:22 on Feb 10,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
INFO: [USF-Questa-69] 'elaborate' step finished in '2' seconds
INFO: [USF-Questa-4] Questa::Simulate design
INFO: [USF-Questa-69] Executing 'SIMULATE' step in 'C:/Users/Simone Ragoni/alice/CtpReadout/ctp_readout2/ctp_readout2.sim/sim_1/behav/questa'
Program launched (PID=4384)
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 900.410 ; gain = 0.000
reset_run synth_1
launch_runs synth_1 -jobs 4
[Wed Feb 10 18:02:33 2021] Launched synth_1...
Run output will be captured here: C:/Users/Simone Ragoni/alice/CtpReadout/ctp_readout2/ctp_readout2.runs/synth_1/runme.log
launch_simulation -install_path C:/questasim64_10.6c/win64
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'Questa' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Simone Ragoni/alice/CtpReadout/ctp_readout2/ctp_readout2.sim/sim_1/behav/questa'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-Questa-47] Finding simulator installation...
INFO: [USF-Questa-50] Using simulator executables from 'C:/questasim64_10.6c/win64/vsim.exe'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-Questa-7] Finding pre-compiled libraries...
INFO: [USF_Questa-11] File 'C:/Users/Simone Ragoni/questalib_106c/modelsim.ini' copied to run dir:'C:/Users/Simone Ragoni/alice/CtpReadout/ctp_readout2/ctp_readout2.sim/sim_1/behav/questa'
INFO: [SIM-utils-54] Inspecting design source files for 'TC_statemachine_tb' in fileset 'sim_1'...
INFO: [USF-Questa-107] Finding global include files...
INFO: [USF-Questa-108] Finding include directories and verilog header directory paths...
INFO: [USF-Questa-109] Fetching design files from 'sim_1'...
INFO: [USF-Questa-2] Questa::Compile design
INFO: [USF-Questa-15] Creating automatic 'do' files...
INFO: [USF-Questa-69] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Simone Ragoni/alice/CtpReadout/ctp_readout2/ctp_readout2.sim/sim_1/behav/questa'
Reading C:/questasim64_10.6c/tcl/vsim/pref.tcl

# 10.6c

# do {TC_statemachine_tb_compile.do}
# ** Warning: (vlib-34) Library already exists at "questa_lib/work".
# ** Warning: (vlib-34) Library already exists at "questa_lib/msim".
# ** Warning: (vlib-34) Library already exists at "questa_lib/msim/xil_defaultlib".
# QuestaSim-64 vmap 10.6c Lib Mapping Utility 2017.07 Jul 26 2017
# vmap xil_defaultlib questa_lib/msim/xil_defaultlib 
# Modifying modelsim.ini
# ** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
# QuestaSim-64 vlog 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 18:04:00 on Feb 10,2021
# vlog -64 -incr -work xil_defaultlib ../../../../ctp_readout2.srcs/sources_1/ip/tc_fifo/sim/tc_fifo.v 
# -- Skipping module tc_fifo
# 
# Top level modules:
# 	tc_fifo
# End time: 18:04:00 on Feb 10,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# ** Warning: (vcom-159) Mode option -64 is not supported in this context and will be ignored.
# QuestaSim-64 vcom 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 18:04:00 on Feb 10,2021
# vcom -64 -93 -work xil_defaultlib ../../../../ctp_readout2.srcs/sources_1/new/packer.vhd ../../../../../hdl/tc_statemachine.vhd ../../../../../hdl/top_tc_statemachine.vhd ../../../../ctp_readout2.srcs/sim_1/new/TC_statemachine_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ATTRIBUTES
# -- Loading package std_logic_misc
# -- Compiling entity packer
# -- Compiling architecture Behavioral of packer
# -- Compiling entity tc_statemachine
# -- Compiling architecture rtl of tc_statemachine
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity top_tc_statemachine
# -- Compiling architecture Behavioral of top_tc_statemachine
# -- Compiling entity TC_statemachine_tb
# -- Compiling architecture Behavioral of TC_statemachine_tb
# End time: 18:04:00 on Feb 10,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# QuestaSim-64 vlog 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 18:04:00 on Feb 10,2021
# vlog -work xil_defaultlib glbl.v 
# -- Compiling module glbl
# 
# Top level modules:
# 	glbl
# End time: 18:04:00 on Feb 10,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
INFO: [USF-Questa-69] 'compile' step finished in '1' seconds
INFO: [USF-Questa-3] Questa::Elaborate design
INFO: [USF-Questa-69] Executing 'ELABORATE' step in 'C:/Users/Simone Ragoni/alice/CtpReadout/ctp_readout2/ctp_readout2.sim/sim_1/behav/questa'
Reading C:/questasim64_10.6c/tcl/vsim/pref.tcl

# 10.6c

# do {TC_statemachine_tb_elaborate.do}
# QuestaSim-64 vopt 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 18:04:01 on Feb 10,2021
# vopt "+acc=npr" -L fifo_generator_v13_2_3 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm -work xil_defaultlib xil_defaultlib.TC_statemachine_tb xil_defaultlib.glbl -o TC_statemachine_tb_opt 
# 
# Top level modules:
# 	TC_statemachine_tb
# 	glbl
# 
# Analyzing design...
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ATTRIBUTES
# -- Loading package std_logic_misc
# -- Loading entity TC_statemachine_tb
# -- Loading architecture Behavioral of TC_statemachine_tb
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading entity top_tc_statemachine
# -- Loading architecture Behavioral of top_tc_statemachine
# -- Loading entity packer
# -- Loading package vl_types
# -- Loading entity tc_fifo
# -- Loading entity tc_statemachine
# -- Loading architecture Behavioral of packer
# -- Loading module tc_fifo
# -- Loading architecture rtl of tc_statemachine
# -- Loading module glbl
# -- Loading architecture FIFO18E2_V of FIFO18E2
# -- Loading package body VPKG
# -- Loading architecture FIFO36E2_V of FIFO36E2
# -- Loading architecture FIFO18E1_V of FIFO18E1
# -- Loading entity FF18_INTERNAL_VHDL
# -- Loading architecture FF18_INTERNAL_VHDL_V of FF18_INTERNAL_VHDL
# -- Loading architecture FIFO36E1_V of FIFO36E1
# -- Loading entity FF36_INTERNAL_VHDL
# -- Loading architecture FF36_INTERNAL_VHDL_V of FF36_INTERNAL_VHDL
# Incremental compilation check found 29 design-units (out of 31) may be reused.
# Optimizing 2 design-units (inlining 1/3 module instances, 0/112 architecture instances):
# -- Optimizing architecture Behavioral of top_tc_statemachine
# -- Optimizing architecture Behavioral of TC_statemachine_tb
# Optimized design name is TC_statemachine_tb_opt
# End time: 18:04:02 on Feb 10,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
INFO: [USF-Questa-69] 'elaborate' step finished in '2' seconds
INFO: [USF-Questa-4] Questa::Simulate design
INFO: [USF-Questa-69] Executing 'SIMULATE' step in 'C:/Users/Simone Ragoni/alice/CtpReadout/ctp_readout2/ctp_readout2.sim/sim_1/behav/questa'
Program launched (PID=7336)
reset_run synth_1
launch_runs synth_1 -jobs 4
[Wed Feb 10 18:12:58 2021] Launched synth_1...
Run output will be captured here: C:/Users/Simone Ragoni/alice/CtpReadout/ctp_readout2/ctp_readout2.runs/synth_1/runme.log
launch_simulation -install_path C:/questasim64_10.6c/win64
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'Questa' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Simone Ragoni/alice/CtpReadout/ctp_readout2/ctp_readout2.sim/sim_1/behav/questa'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-Questa-47] Finding simulator installation...
INFO: [USF-Questa-50] Using simulator executables from 'C:/questasim64_10.6c/win64/vsim.exe'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-Questa-7] Finding pre-compiled libraries...
INFO: [USF_Questa-11] File 'C:/Users/Simone Ragoni/questalib_106c/modelsim.ini' copied to run dir:'C:/Users/Simone Ragoni/alice/CtpReadout/ctp_readout2/ctp_readout2.sim/sim_1/behav/questa'
INFO: [SIM-utils-54] Inspecting design source files for 'TC_statemachine_tb' in fileset 'sim_1'...
INFO: [USF-Questa-107] Finding global include files...
INFO: [USF-Questa-108] Finding include directories and verilog header directory paths...
INFO: [USF-Questa-109] Fetching design files from 'sim_1'...
INFO: [USF-Questa-2] Questa::Compile design
INFO: [USF-Questa-15] Creating automatic 'do' files...
INFO: [USF-Questa-69] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Simone Ragoni/alice/CtpReadout/ctp_readout2/ctp_readout2.sim/sim_1/behav/questa'
Reading C:/questasim64_10.6c/tcl/vsim/pref.tcl

# 10.6c

# do {TC_statemachine_tb_compile.do}
# ** Warning: (vlib-34) Library already exists at "questa_lib/work".
# ** Warning: (vlib-34) Library already exists at "questa_lib/msim".
# ** Warning: (vlib-34) Library already exists at "questa_lib/msim/xil_defaultlib".
# QuestaSim-64 vmap 10.6c Lib Mapping Utility 2017.07 Jul 26 2017
# vmap xil_defaultlib questa_lib/msim/xil_defaultlib 
# Modifying modelsim.ini
# ** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
# QuestaSim-64 vlog 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 18:14:47 on Feb 10,2021
# vlog -64 -incr -work xil_defaultlib ../../../../ctp_readout2.srcs/sources_1/ip/tc_fifo/sim/tc_fifo.v 
# -- Skipping module tc_fifo
# 
# Top level modules:
# 	tc_fifo
# End time: 18:14:47 on Feb 10,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# ** Warning: (vcom-159) Mode option -64 is not supported in this context and will be ignored.
# QuestaSim-64 vcom 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 18:14:47 on Feb 10,2021
# vcom -64 -93 -work xil_defaultlib ../../../../ctp_readout2.srcs/sources_1/new/packer.vhd ../../../../../hdl/tc_statemachine.vhd ../../../../../hdl/top_tc_statemachine.vhd ../../../../ctp_readout2.srcs/sim_1/new/TC_statemachine_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ATTRIBUTES
# -- Loading package std_logic_misc
# -- Compiling entity packer
# -- Compiling architecture Behavioral of packer
# -- Compiling entity tc_statemachine
# -- Compiling architecture rtl of tc_statemachine
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity top_tc_statemachine
# -- Compiling architecture Behavioral of top_tc_statemachine
# -- Compiling entity TC_statemachine_tb
# -- Compiling architecture Behavioral of TC_statemachine_tb
# End time: 18:14:47 on Feb 10,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# QuestaSim-64 vlog 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 18:14:47 on Feb 10,2021
# vlog -work xil_defaultlib glbl.v 
# -- Compiling module glbl
# 
# Top level modules:
# 	glbl
# End time: 18:14:47 on Feb 10,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
INFO: [USF-Questa-69] 'compile' step finished in '1' seconds
INFO: [USF-Questa-3] Questa::Elaborate design
INFO: [USF-Questa-69] Executing 'ELABORATE' step in 'C:/Users/Simone Ragoni/alice/CtpReadout/ctp_readout2/ctp_readout2.sim/sim_1/behav/questa'
Reading C:/questasim64_10.6c/tcl/vsim/pref.tcl

# 10.6c

# do {TC_statemachine_tb_elaborate.do}
# QuestaSim-64 vopt 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 18:14:48 on Feb 10,2021
# vopt "+acc=npr" -L fifo_generator_v13_2_3 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm -work xil_defaultlib xil_defaultlib.TC_statemachine_tb xil_defaultlib.glbl -o TC_statemachine_tb_opt 
# 
# Top level modules:
# 	TC_statemachine_tb
# 	glbl
# 
# Analyzing design...
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ATTRIBUTES
# -- Loading package std_logic_misc
# -- Loading entity TC_statemachine_tb
# -- Loading architecture Behavioral of TC_statemachine_tb
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading entity top_tc_statemachine
# -- Loading architecture Behavioral of top_tc_statemachine
# -- Loading entity packer
# -- Loading package vl_types
# -- Loading entity tc_fifo
# -- Loading entity tc_statemachine
# -- Loading architecture Behavioral of packer
# -- Loading module tc_fifo
# -- Loading architecture rtl of tc_statemachine
# -- Loading module glbl
# -- Loading architecture FIFO18E2_V of FIFO18E2
# -- Loading package body VPKG
# -- Loading architecture FIFO36E2_V of FIFO36E2
# -- Loading architecture FIFO18E1_V of FIFO18E1
# -- Loading entity FF18_INTERNAL_VHDL
# -- Loading architecture FF18_INTERNAL_VHDL_V of FF18_INTERNAL_VHDL
# -- Loading architecture FIFO36E1_V of FIFO36E1
# -- Loading entity FF36_INTERNAL_VHDL
# -- Loading architecture FF36_INTERNAL_VHDL_V of FF36_INTERNAL_VHDL
# Incremental compilation check found 28 design-units (out of 31) may be reused.
# Optimizing 3 design-units (inlining 1/3 module instances, 0/112 architecture instances):
# -- Optimizing architecture rtl of tc_statemachine
# -- Optimizing architecture Behavioral of top_tc_statemachine
# -- Optimizing architecture Behavioral of TC_statemachine_tb
# Optimized design name is TC_statemachine_tb_opt
# End time: 18:14:49 on Feb 10,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
INFO: [USF-Questa-69] 'elaborate' step finished in '3' seconds
INFO: [USF-Questa-4] Questa::Simulate design
INFO: [USF-Questa-69] Executing 'SIMULATE' step in 'C:/Users/Simone Ragoni/alice/CtpReadout/ctp_readout2/ctp_readout2.sim/sim_1/behav/questa'
Program launched (PID=5072)
reset_run synth_1
launch_runs synth_1 -jobs 4
[Wed Feb 10 18:18:54 2021] Launched synth_1...
Run output will be captured here: C:/Users/Simone Ragoni/alice/CtpReadout/ctp_readout2/ctp_readout2.runs/synth_1/runme.log
launch_simulation -install_path C:/questasim64_10.6c/win64
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'Questa' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Simone Ragoni/alice/CtpReadout/ctp_readout2/ctp_readout2.sim/sim_1/behav/questa'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-Questa-47] Finding simulator installation...
INFO: [USF-Questa-50] Using simulator executables from 'C:/questasim64_10.6c/win64/vsim.exe'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-Questa-7] Finding pre-compiled libraries...
INFO: [USF_Questa-11] File 'C:/Users/Simone Ragoni/questalib_106c/modelsim.ini' copied to run dir:'C:/Users/Simone Ragoni/alice/CtpReadout/ctp_readout2/ctp_readout2.sim/sim_1/behav/questa'
INFO: [SIM-utils-54] Inspecting design source files for 'TC_statemachine_tb' in fileset 'sim_1'...
INFO: [USF-Questa-107] Finding global include files...
INFO: [USF-Questa-108] Finding include directories and verilog header directory paths...
INFO: [USF-Questa-109] Fetching design files from 'sim_1'...
INFO: [USF-Questa-2] Questa::Compile design
INFO: [USF-Questa-15] Creating automatic 'do' files...
INFO: [USF-Questa-69] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Simone Ragoni/alice/CtpReadout/ctp_readout2/ctp_readout2.sim/sim_1/behav/questa'
Reading C:/questasim64_10.6c/tcl/vsim/pref.tcl

# 10.6c

# do {TC_statemachine_tb_compile.do}
# ** Warning: (vlib-34) Library already exists at "questa_lib/work".
# ** Warning: (vlib-34) Library already exists at "questa_lib/msim".
# ** Warning: (vlib-34) Library already exists at "questa_lib/msim/xil_defaultlib".
# QuestaSim-64 vmap 10.6c Lib Mapping Utility 2017.07 Jul 26 2017
# vmap xil_defaultlib questa_lib/msim/xil_defaultlib 
# Modifying modelsim.ini
# ** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
# QuestaSim-64 vlog 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 18:20:00 on Feb 10,2021
# vlog -64 -incr -work xil_defaultlib ../../../../ctp_readout2.srcs/sources_1/ip/tc_fifo/sim/tc_fifo.v 
# -- Skipping module tc_fifo
# 
# Top level modules:
# 	tc_fifo
# End time: 18:20:00 on Feb 10,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# ** Warning: (vcom-159) Mode option -64 is not supported in this context and will be ignored.
# QuestaSim-64 vcom 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 18:20:00 on Feb 10,2021
# vcom -64 -93 -work xil_defaultlib ../../../../ctp_readout2.srcs/sources_1/new/packer.vhd ../../../../../hdl/tc_statemachine.vhd ../../../../../hdl/top_tc_statemachine.vhd ../../../../ctp_readout2.srcs/sim_1/new/TC_statemachine_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ATTRIBUTES
# -- Loading package std_logic_misc
# -- Compiling entity packer
# -- Compiling architecture Behavioral of packer
# -- Compiling entity tc_statemachine
# -- Compiling architecture rtl of tc_statemachine
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity top_tc_statemachine
# -- Compiling architecture Behavioral of top_tc_statemachine
# -- Compiling entity TC_statemachine_tb
# -- Compiling architecture Behavioral of TC_statemachine_tb
# End time: 18:20:00 on Feb 10,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# QuestaSim-64 vlog 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 18:20:00 on Feb 10,2021
# vlog -work xil_defaultlib glbl.v 
# -- Compiling module glbl
# 
# Top level modules:
# 	glbl
# End time: 18:20:00 on Feb 10,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
INFO: [USF-Questa-69] 'compile' step finished in '2' seconds
INFO: [USF-Questa-3] Questa::Elaborate design
INFO: [USF-Questa-69] Executing 'ELABORATE' step in 'C:/Users/Simone Ragoni/alice/CtpReadout/ctp_readout2/ctp_readout2.sim/sim_1/behav/questa'
Reading C:/questasim64_10.6c/tcl/vsim/pref.tcl

# 10.6c

# do {TC_statemachine_tb_elaborate.do}
# QuestaSim-64 vopt 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 18:20:02 on Feb 10,2021
# vopt "+acc=npr" -L fifo_generator_v13_2_3 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm -work xil_defaultlib xil_defaultlib.TC_statemachine_tb xil_defaultlib.glbl -o TC_statemachine_tb_opt 
# 
# Top level modules:
# 	TC_statemachine_tb
# 	glbl
# 
# Analyzing design...
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ATTRIBUTES
# -- Loading package std_logic_misc
# -- Loading entity TC_statemachine_tb
# -- Loading architecture Behavioral of TC_statemachine_tb
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading entity top_tc_statemachine
# -- Loading architecture Behavioral of top_tc_statemachine
# -- Loading entity packer
# -- Loading package vl_types
# -- Loading entity tc_fifo
# -- Loading entity tc_statemachine
# -- Loading architecture Behavioral of packer
# -- Loading module tc_fifo
# -- Loading architecture rtl of tc_statemachine
# -- Loading module glbl
# -- Loading architecture FIFO18E2_V of FIFO18E2
# -- Loading package body VPKG
# -- Loading architecture FIFO36E2_V of FIFO36E2
# -- Loading architecture FIFO18E1_V of FIFO18E1
# -- Loading entity FF18_INTERNAL_VHDL
# -- Loading architecture FF18_INTERNAL_VHDL_V of FF18_INTERNAL_VHDL
# -- Loading architecture FIFO36E1_V of FIFO36E1
# -- Loading entity FF36_INTERNAL_VHDL
# -- Loading architecture FF36_INTERNAL_VHDL_V of FF36_INTERNAL_VHDL
# Incremental compilation check found 28 design-units (out of 31) may be reused.
# Optimizing 3 design-units (inlining 1/3 module instances, 0/112 architecture instances):
# -- Optimizing architecture rtl of tc_statemachine
# -- Optimizing architecture Behavioral of top_tc_statemachine
# -- Optimizing architecture Behavioral of TC_statemachine_tb
# Optimized design name is TC_statemachine_tb_opt
# End time: 18:20:03 on Feb 10,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
INFO: [USF-Questa-69] 'elaborate' step finished in '2' seconds
INFO: [USF-Questa-4] Questa::Simulate design
INFO: [USF-Questa-69] Executing 'SIMULATE' step in 'C:/Users/Simone Ragoni/alice/CtpReadout/ctp_readout2/ctp_readout2.sim/sim_1/behav/questa'
Program launched (PID=6364)
reset_run synth_1
launch_runs synth_1 -jobs 4
[Wed Feb 10 18:23:22 2021] Launched synth_1...
Run output will be captured here: C:/Users/Simone Ragoni/alice/CtpReadout/ctp_readout2/ctp_readout2.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 4
[Wed Feb 10 18:26:57 2021] Launched synth_1...
Run output will be captured here: C:/Users/Simone Ragoni/alice/CtpReadout/ctp_readout2/ctp_readout2.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 4
[Wed Feb 10 18:30:53 2021] Launched synth_1...
Run output will be captured here: C:/Users/Simone Ragoni/alice/CtpReadout/ctp_readout2/ctp_readout2.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 4
[Wed Feb 10 18:40:50 2021] Launched synth_1...
Run output will be captured here: C:/Users/Simone Ragoni/alice/CtpReadout/ctp_readout2/ctp_readout2.runs/synth_1/runme.log
launch_simulation -install_path C:/questasim64_10.6c/win64
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'Questa' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Simone Ragoni/alice/CtpReadout/ctp_readout2/ctp_readout2.sim/sim_1/behav/questa'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-Questa-47] Finding simulator installation...
INFO: [USF-Questa-50] Using simulator executables from 'C:/questasim64_10.6c/win64/vsim.exe'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-Questa-7] Finding pre-compiled libraries...
INFO: [USF_Questa-11] File 'C:/Users/Simone Ragoni/questalib_106c/modelsim.ini' copied to run dir:'C:/Users/Simone Ragoni/alice/CtpReadout/ctp_readout2/ctp_readout2.sim/sim_1/behav/questa'
INFO: [SIM-utils-54] Inspecting design source files for 'TC_statemachine_tb' in fileset 'sim_1'...
INFO: [USF-Questa-107] Finding global include files...
INFO: [USF-Questa-108] Finding include directories and verilog header directory paths...
INFO: [USF-Questa-109] Fetching design files from 'sim_1'...
INFO: [USF-Questa-2] Questa::Compile design
INFO: [USF-Questa-15] Creating automatic 'do' files...
INFO: [USF-Questa-69] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Simone Ragoni/alice/CtpReadout/ctp_readout2/ctp_readout2.sim/sim_1/behav/questa'
Reading C:/questasim64_10.6c/tcl/vsim/pref.tcl

# 10.6c

# do {TC_statemachine_tb_compile.do}
# ** Warning: (vlib-34) Library already exists at "questa_lib/work".
# ** Warning: (vlib-34) Library already exists at "questa_lib/msim".
# ** Warning: (vlib-34) Library already exists at "questa_lib/msim/xil_defaultlib".
# QuestaSim-64 vmap 10.6c Lib Mapping Utility 2017.07 Jul 26 2017
# vmap xil_defaultlib questa_lib/msim/xil_defaultlib 
# Modifying modelsim.ini
# ** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
# QuestaSim-64 vlog 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 18:42:14 on Feb 10,2021
# vlog -64 -incr -work xil_defaultlib ../../../../ctp_readout2.srcs/sources_1/ip/tc_fifo/sim/tc_fifo.v 
# -- Skipping module tc_fifo
# 
# Top level modules:
# 	tc_fifo
# End time: 18:42:14 on Feb 10,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# ** Warning: (vcom-159) Mode option -64 is not supported in this context and will be ignored.
# QuestaSim-64 vcom 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 18:42:14 on Feb 10,2021
# vcom -64 -93 -work xil_defaultlib ../../../../ctp_readout2.srcs/sources_1/new/packer.vhd ../../../../../hdl/tc_statemachine.vhd ../../../../../hdl/top_tc_statemachine.vhd ../../../../ctp_readout2.srcs/sim_1/new/TC_statemachine_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ATTRIBUTES
# -- Loading package std_logic_misc
# -- Compiling entity packer
# -- Compiling architecture Behavioral of packer
# -- Compiling entity tc_statemachine
# -- Compiling architecture rtl of tc_statemachine
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity top_tc_statemachine
# -- Compiling architecture Behavioral of top_tc_statemachine
# -- Compiling entity TC_statemachine_tb
# -- Compiling architecture Behavioral of TC_statemachine_tb
# End time: 18:42:14 on Feb 10,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# QuestaSim-64 vlog 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 18:42:14 on Feb 10,2021
# vlog -work xil_defaultlib glbl.v 
# -- Compiling module glbl
# 
# Top level modules:
# 	glbl
# End time: 18:42:14 on Feb 10,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
INFO: [USF-Questa-69] 'compile' step finished in '1' seconds
INFO: [USF-Questa-3] Questa::Elaborate design
INFO: [USF-Questa-69] Executing 'ELABORATE' step in 'C:/Users/Simone Ragoni/alice/CtpReadout/ctp_readout2/ctp_readout2.sim/sim_1/behav/questa'
Reading C:/questasim64_10.6c/tcl/vsim/pref.tcl

# 10.6c

# do {TC_statemachine_tb_elaborate.do}
# QuestaSim-64 vopt 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 18:42:15 on Feb 10,2021
# vopt "+acc=npr" -L fifo_generator_v13_2_3 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm -work xil_defaultlib xil_defaultlib.TC_statemachine_tb xil_defaultlib.glbl -o TC_statemachine_tb_opt 
# 
# Top level modules:
# 	TC_statemachine_tb
# 	glbl
# 
# Analyzing design...
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ATTRIBUTES
# -- Loading package std_logic_misc
# -- Loading entity TC_statemachine_tb
# -- Loading architecture Behavioral of TC_statemachine_tb
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading entity top_tc_statemachine
# -- Loading architecture Behavioral of top_tc_statemachine
# -- Loading entity packer
# -- Loading package vl_types
# -- Loading entity tc_fifo
# -- Loading entity tc_statemachine
# -- Loading architecture Behavioral of packer
# -- Loading module tc_fifo
# -- Loading architecture rtl of tc_statemachine
# -- Loading module glbl
# -- Loading architecture FIFO18E2_V of FIFO18E2
# -- Loading package body VPKG
# -- Loading architecture FIFO36E2_V of FIFO36E2
# -- Loading architecture FIFO18E1_V of FIFO18E1
# -- Loading entity FF18_INTERNAL_VHDL
# -- Loading architecture FF18_INTERNAL_VHDL_V of FF18_INTERNAL_VHDL
# -- Loading architecture FIFO36E1_V of FIFO36E1
# -- Loading entity FF36_INTERNAL_VHDL
# -- Loading architecture FF36_INTERNAL_VHDL_V of FF36_INTERNAL_VHDL
# Incremental compilation check found 28 design-units (out of 31) may be reused.
# Optimizing 3 design-units (inlining 1/3 module instances, 0/112 architecture instances):
# -- Optimizing architecture rtl of tc_statemachine
# -- Optimizing architecture Behavioral of top_tc_statemachine
# -- Optimizing architecture Behavioral of TC_statemachine_tb
# Optimized design name is TC_statemachine_tb_opt
# End time: 18:42:16 on Feb 10,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
INFO: [USF-Questa-69] 'elaborate' step finished in '2' seconds
INFO: [USF-Questa-4] Questa::Simulate design
INFO: [USF-Questa-69] Executing 'SIMULATE' step in 'C:/Users/Simone Ragoni/alice/CtpReadout/ctp_readout2/ctp_readout2.sim/sim_1/behav/questa'
Program launched (PID=852)
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/Simone Ragoni/alice/CtpReadout/ctp_readout2/ctp_readout2.runs/synth_1

launch_runs synth_1 -jobs 4
[Wed Feb 10 18:46:23 2021] Launched synth_1...
Run output will be captured here: C:/Users/Simone Ragoni/alice/CtpReadout/ctp_readout2/ctp_readout2.runs/synth_1/runme.log
launch_simulation -install_path C:/questasim64_10.6c/win64
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'Questa' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Simone Ragoni/alice/CtpReadout/ctp_readout2/ctp_readout2.sim/sim_1/behav/questa'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-Questa-47] Finding simulator installation...
INFO: [USF-Questa-50] Using simulator executables from 'C:/questasim64_10.6c/win64/vsim.exe'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-Questa-7] Finding pre-compiled libraries...
INFO: [USF_Questa-11] File 'C:/Users/Simone Ragoni/questalib_106c/modelsim.ini' copied to run dir:'C:/Users/Simone Ragoni/alice/CtpReadout/ctp_readout2/ctp_readout2.sim/sim_1/behav/questa'
INFO: [SIM-utils-54] Inspecting design source files for 'TC_statemachine_tb' in fileset 'sim_1'...
INFO: [USF-Questa-107] Finding global include files...
INFO: [USF-Questa-108] Finding include directories and verilog header directory paths...
INFO: [USF-Questa-109] Fetching design files from 'sim_1'...
INFO: [USF-Questa-2] Questa::Compile design
INFO: [USF-Questa-15] Creating automatic 'do' files...
INFO: [USF-Questa-69] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Simone Ragoni/alice/CtpReadout/ctp_readout2/ctp_readout2.sim/sim_1/behav/questa'
Reading C:/questasim64_10.6c/tcl/vsim/pref.tcl

# 10.6c

# do {TC_statemachine_tb_compile.do}
# ** Warning: (vlib-34) Library already exists at "questa_lib/work".
# ** Warning: (vlib-34) Library already exists at "questa_lib/msim".
# ** Warning: (vlib-34) Library already exists at "questa_lib/msim/xil_defaultlib".
# QuestaSim-64 vmap 10.6c Lib Mapping Utility 2017.07 Jul 26 2017
# vmap xil_defaultlib questa_lib/msim/xil_defaultlib 
# Modifying modelsim.ini
# ** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
# QuestaSim-64 vlog 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 18:47:44 on Feb 10,2021
# vlog -64 -incr -work xil_defaultlib ../../../../ctp_readout2.srcs/sources_1/ip/tc_fifo/sim/tc_fifo.v 
# -- Skipping module tc_fifo
# 
# Top level modules:
# 	tc_fifo
# End time: 18:47:44 on Feb 10,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# ** Warning: (vcom-159) Mode option -64 is not supported in this context and will be ignored.
# QuestaSim-64 vcom 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 18:47:44 on Feb 10,2021
# vcom -64 -93 -work xil_defaultlib ../../../../ctp_readout2.srcs/sources_1/new/packer.vhd ../../../../../hdl/tc_statemachine.vhd ../../../../../hdl/top_tc_statemachine.vhd ../../../../ctp_readout2.srcs/sim_1/new/TC_statemachine_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ATTRIBUTES
# -- Loading package std_logic_misc
# -- Compiling entity packer
# -- Compiling architecture Behavioral of packer
# -- Compiling entity tc_statemachine
# -- Compiling architecture rtl of tc_statemachine
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity top_tc_statemachine
# -- Compiling architecture Behavioral of top_tc_statemachine
# -- Compiling entity TC_statemachine_tb
# -- Compiling architecture Behavioral of TC_statemachine_tb
# End time: 18:47:44 on Feb 10,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# QuestaSim-64 vlog 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 18:47:44 on Feb 10,2021
# vlog -work xil_defaultlib glbl.v 
# -- Compiling module glbl
# 
# Top level modules:
# 	glbl
# End time: 18:47:44 on Feb 10,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
INFO: [USF-Questa-69] 'compile' step finished in '1' seconds
INFO: [USF-Questa-3] Questa::Elaborate design
INFO: [USF-Questa-69] Executing 'ELABORATE' step in 'C:/Users/Simone Ragoni/alice/CtpReadout/ctp_readout2/ctp_readout2.sim/sim_1/behav/questa'
Reading C:/questasim64_10.6c/tcl/vsim/pref.tcl

# 10.6c

# do {TC_statemachine_tb_elaborate.do}
# QuestaSim-64 vopt 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 18:47:45 on Feb 10,2021
# vopt "+acc=npr" -L fifo_generator_v13_2_3 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm -work xil_defaultlib xil_defaultlib.TC_statemachine_tb xil_defaultlib.glbl -o TC_statemachine_tb_opt 
# 
# Top level modules:
# 	TC_statemachine_tb
# 	glbl
# 
# Analyzing design...
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ATTRIBUTES
# -- Loading package std_logic_misc
# -- Loading entity TC_statemachine_tb
# -- Loading architecture Behavioral of TC_statemachine_tb
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading entity top_tc_statemachine
# -- Loading architecture Behavioral of top_tc_statemachine
# -- Loading entity packer
# -- Loading package vl_types
# -- Loading entity tc_fifo
# -- Loading entity tc_statemachine
# -- Loading architecture Behavioral of packer
# -- Loading module tc_fifo
# -- Loading architecture rtl of tc_statemachine
# -- Loading module glbl
# -- Loading architecture FIFO18E2_V of FIFO18E2
# -- Loading package body VPKG
# -- Loading architecture FIFO36E2_V of FIFO36E2
# -- Loading architecture FIFO18E1_V of FIFO18E1
# -- Loading entity FF18_INTERNAL_VHDL
# -- Loading architecture FF18_INTERNAL_VHDL_V of FF18_INTERNAL_VHDL
# -- Loading architecture FIFO36E1_V of FIFO36E1
# -- Loading entity FF36_INTERNAL_VHDL
# -- Loading architecture FF36_INTERNAL_VHDL_V of FF36_INTERNAL_VHDL
# Incremental compilation check found 28 design-units (out of 31) may be reused.
# Optimizing 3 design-units (inlining 1/3 module instances, 0/112 architecture instances):
# -- Optimizing architecture rtl of tc_statemachine
# -- Optimizing architecture Behavioral of top_tc_statemachine
# -- Optimizing architecture Behavioral of TC_statemachine_tb
# Optimized design name is TC_statemachine_tb_opt
# End time: 18:47:46 on Feb 10,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
INFO: [USF-Questa-69] 'elaborate' step finished in '3' seconds
INFO: [USF-Questa-4] Questa::Simulate design
INFO: [USF-Questa-69] Executing 'SIMULATE' step in 'C:/Users/Simone Ragoni/alice/CtpReadout/ctp_readout2/ctp_readout2.sim/sim_1/behav/questa'
Program launched (PID=4028)
