
STM32_FUNCTION_GENERATOR_PROJECT.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000bc  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00005948  080000bc  080000bc  000010bc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000258  08005a08  08005a08  00006a08  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08005c60  08005c60  0000700c  2**0
                  CONTENTS
  4 .ARM          00000000  08005c60  08005c60  0000700c  2**0
                  CONTENTS
  5 .preinit_array 00000000  08005c60  08005c60  0000700c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08005c60  08005c60  00006c60  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08005c64  08005c64  00006c64  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000000c  20000000  08005c68  00007000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000019c  2000000c  08005c74  0000700c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200001a8  08005c74  000071a8  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  0000700c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000b6d2  00000000  00000000  00007034  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001c31  00000000  00000000  00012706  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000cd0  00000000  00000000  00014338  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000009fa  00000000  00000000  00015008  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00015fdf  00000000  00000000  00015a02  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000dc16  00000000  00000000  0002b9e1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0008f6e4  00000000  00000000  000395f7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000c8cdb  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000322c  00000000  00000000  000c8d20  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000069  00000000  00000000  000cbf4c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000bc <__do_global_dtors_aux>:
 80000bc:	b510      	push	{r4, lr}
 80000be:	4c06      	ldr	r4, [pc, #24]	@ (80000d8 <__do_global_dtors_aux+0x1c>)
 80000c0:	7823      	ldrb	r3, [r4, #0]
 80000c2:	2b00      	cmp	r3, #0
 80000c4:	d107      	bne.n	80000d6 <__do_global_dtors_aux+0x1a>
 80000c6:	4b05      	ldr	r3, [pc, #20]	@ (80000dc <__do_global_dtors_aux+0x20>)
 80000c8:	2b00      	cmp	r3, #0
 80000ca:	d002      	beq.n	80000d2 <__do_global_dtors_aux+0x16>
 80000cc:	4804      	ldr	r0, [pc, #16]	@ (80000e0 <__do_global_dtors_aux+0x24>)
 80000ce:	e000      	b.n	80000d2 <__do_global_dtors_aux+0x16>
 80000d0:	bf00      	nop
 80000d2:	2301      	movs	r3, #1
 80000d4:	7023      	strb	r3, [r4, #0]
 80000d6:	bd10      	pop	{r4, pc}
 80000d8:	2000000c 	.word	0x2000000c
 80000dc:	00000000 	.word	0x00000000
 80000e0:	080059ec 	.word	0x080059ec

080000e4 <frame_dummy>:
 80000e4:	4b04      	ldr	r3, [pc, #16]	@ (80000f8 <frame_dummy+0x14>)
 80000e6:	b510      	push	{r4, lr}
 80000e8:	2b00      	cmp	r3, #0
 80000ea:	d003      	beq.n	80000f4 <frame_dummy+0x10>
 80000ec:	4903      	ldr	r1, [pc, #12]	@ (80000fc <frame_dummy+0x18>)
 80000ee:	4804      	ldr	r0, [pc, #16]	@ (8000100 <frame_dummy+0x1c>)
 80000f0:	e000      	b.n	80000f4 <frame_dummy+0x10>
 80000f2:	bf00      	nop
 80000f4:	bd10      	pop	{r4, pc}
 80000f6:	46c0      	nop			@ (mov r8, r8)
 80000f8:	00000000 	.word	0x00000000
 80000fc:	20000010 	.word	0x20000010
 8000100:	080059ec 	.word	0x080059ec

08000104 <__udivsi3>:
 8000104:	2200      	movs	r2, #0
 8000106:	0843      	lsrs	r3, r0, #1
 8000108:	428b      	cmp	r3, r1
 800010a:	d374      	bcc.n	80001f6 <__udivsi3+0xf2>
 800010c:	0903      	lsrs	r3, r0, #4
 800010e:	428b      	cmp	r3, r1
 8000110:	d35f      	bcc.n	80001d2 <__udivsi3+0xce>
 8000112:	0a03      	lsrs	r3, r0, #8
 8000114:	428b      	cmp	r3, r1
 8000116:	d344      	bcc.n	80001a2 <__udivsi3+0x9e>
 8000118:	0b03      	lsrs	r3, r0, #12
 800011a:	428b      	cmp	r3, r1
 800011c:	d328      	bcc.n	8000170 <__udivsi3+0x6c>
 800011e:	0c03      	lsrs	r3, r0, #16
 8000120:	428b      	cmp	r3, r1
 8000122:	d30d      	bcc.n	8000140 <__udivsi3+0x3c>
 8000124:	22ff      	movs	r2, #255	@ 0xff
 8000126:	0209      	lsls	r1, r1, #8
 8000128:	ba12      	rev	r2, r2
 800012a:	0c03      	lsrs	r3, r0, #16
 800012c:	428b      	cmp	r3, r1
 800012e:	d302      	bcc.n	8000136 <__udivsi3+0x32>
 8000130:	1212      	asrs	r2, r2, #8
 8000132:	0209      	lsls	r1, r1, #8
 8000134:	d065      	beq.n	8000202 <__udivsi3+0xfe>
 8000136:	0b03      	lsrs	r3, r0, #12
 8000138:	428b      	cmp	r3, r1
 800013a:	d319      	bcc.n	8000170 <__udivsi3+0x6c>
 800013c:	e000      	b.n	8000140 <__udivsi3+0x3c>
 800013e:	0a09      	lsrs	r1, r1, #8
 8000140:	0bc3      	lsrs	r3, r0, #15
 8000142:	428b      	cmp	r3, r1
 8000144:	d301      	bcc.n	800014a <__udivsi3+0x46>
 8000146:	03cb      	lsls	r3, r1, #15
 8000148:	1ac0      	subs	r0, r0, r3
 800014a:	4152      	adcs	r2, r2
 800014c:	0b83      	lsrs	r3, r0, #14
 800014e:	428b      	cmp	r3, r1
 8000150:	d301      	bcc.n	8000156 <__udivsi3+0x52>
 8000152:	038b      	lsls	r3, r1, #14
 8000154:	1ac0      	subs	r0, r0, r3
 8000156:	4152      	adcs	r2, r2
 8000158:	0b43      	lsrs	r3, r0, #13
 800015a:	428b      	cmp	r3, r1
 800015c:	d301      	bcc.n	8000162 <__udivsi3+0x5e>
 800015e:	034b      	lsls	r3, r1, #13
 8000160:	1ac0      	subs	r0, r0, r3
 8000162:	4152      	adcs	r2, r2
 8000164:	0b03      	lsrs	r3, r0, #12
 8000166:	428b      	cmp	r3, r1
 8000168:	d301      	bcc.n	800016e <__udivsi3+0x6a>
 800016a:	030b      	lsls	r3, r1, #12
 800016c:	1ac0      	subs	r0, r0, r3
 800016e:	4152      	adcs	r2, r2
 8000170:	0ac3      	lsrs	r3, r0, #11
 8000172:	428b      	cmp	r3, r1
 8000174:	d301      	bcc.n	800017a <__udivsi3+0x76>
 8000176:	02cb      	lsls	r3, r1, #11
 8000178:	1ac0      	subs	r0, r0, r3
 800017a:	4152      	adcs	r2, r2
 800017c:	0a83      	lsrs	r3, r0, #10
 800017e:	428b      	cmp	r3, r1
 8000180:	d301      	bcc.n	8000186 <__udivsi3+0x82>
 8000182:	028b      	lsls	r3, r1, #10
 8000184:	1ac0      	subs	r0, r0, r3
 8000186:	4152      	adcs	r2, r2
 8000188:	0a43      	lsrs	r3, r0, #9
 800018a:	428b      	cmp	r3, r1
 800018c:	d301      	bcc.n	8000192 <__udivsi3+0x8e>
 800018e:	024b      	lsls	r3, r1, #9
 8000190:	1ac0      	subs	r0, r0, r3
 8000192:	4152      	adcs	r2, r2
 8000194:	0a03      	lsrs	r3, r0, #8
 8000196:	428b      	cmp	r3, r1
 8000198:	d301      	bcc.n	800019e <__udivsi3+0x9a>
 800019a:	020b      	lsls	r3, r1, #8
 800019c:	1ac0      	subs	r0, r0, r3
 800019e:	4152      	adcs	r2, r2
 80001a0:	d2cd      	bcs.n	800013e <__udivsi3+0x3a>
 80001a2:	09c3      	lsrs	r3, r0, #7
 80001a4:	428b      	cmp	r3, r1
 80001a6:	d301      	bcc.n	80001ac <__udivsi3+0xa8>
 80001a8:	01cb      	lsls	r3, r1, #7
 80001aa:	1ac0      	subs	r0, r0, r3
 80001ac:	4152      	adcs	r2, r2
 80001ae:	0983      	lsrs	r3, r0, #6
 80001b0:	428b      	cmp	r3, r1
 80001b2:	d301      	bcc.n	80001b8 <__udivsi3+0xb4>
 80001b4:	018b      	lsls	r3, r1, #6
 80001b6:	1ac0      	subs	r0, r0, r3
 80001b8:	4152      	adcs	r2, r2
 80001ba:	0943      	lsrs	r3, r0, #5
 80001bc:	428b      	cmp	r3, r1
 80001be:	d301      	bcc.n	80001c4 <__udivsi3+0xc0>
 80001c0:	014b      	lsls	r3, r1, #5
 80001c2:	1ac0      	subs	r0, r0, r3
 80001c4:	4152      	adcs	r2, r2
 80001c6:	0903      	lsrs	r3, r0, #4
 80001c8:	428b      	cmp	r3, r1
 80001ca:	d301      	bcc.n	80001d0 <__udivsi3+0xcc>
 80001cc:	010b      	lsls	r3, r1, #4
 80001ce:	1ac0      	subs	r0, r0, r3
 80001d0:	4152      	adcs	r2, r2
 80001d2:	08c3      	lsrs	r3, r0, #3
 80001d4:	428b      	cmp	r3, r1
 80001d6:	d301      	bcc.n	80001dc <__udivsi3+0xd8>
 80001d8:	00cb      	lsls	r3, r1, #3
 80001da:	1ac0      	subs	r0, r0, r3
 80001dc:	4152      	adcs	r2, r2
 80001de:	0883      	lsrs	r3, r0, #2
 80001e0:	428b      	cmp	r3, r1
 80001e2:	d301      	bcc.n	80001e8 <__udivsi3+0xe4>
 80001e4:	008b      	lsls	r3, r1, #2
 80001e6:	1ac0      	subs	r0, r0, r3
 80001e8:	4152      	adcs	r2, r2
 80001ea:	0843      	lsrs	r3, r0, #1
 80001ec:	428b      	cmp	r3, r1
 80001ee:	d301      	bcc.n	80001f4 <__udivsi3+0xf0>
 80001f0:	004b      	lsls	r3, r1, #1
 80001f2:	1ac0      	subs	r0, r0, r3
 80001f4:	4152      	adcs	r2, r2
 80001f6:	1a41      	subs	r1, r0, r1
 80001f8:	d200      	bcs.n	80001fc <__udivsi3+0xf8>
 80001fa:	4601      	mov	r1, r0
 80001fc:	4152      	adcs	r2, r2
 80001fe:	4610      	mov	r0, r2
 8000200:	4770      	bx	lr
 8000202:	e7ff      	b.n	8000204 <__udivsi3+0x100>
 8000204:	b501      	push	{r0, lr}
 8000206:	2000      	movs	r0, #0
 8000208:	f000 f8f0 	bl	80003ec <__aeabi_idiv0>
 800020c:	bd02      	pop	{r1, pc}
 800020e:	46c0      	nop			@ (mov r8, r8)

08000210 <__aeabi_uidivmod>:
 8000210:	2900      	cmp	r1, #0
 8000212:	d0f7      	beq.n	8000204 <__udivsi3+0x100>
 8000214:	e776      	b.n	8000104 <__udivsi3>
 8000216:	4770      	bx	lr

08000218 <__divsi3>:
 8000218:	4603      	mov	r3, r0
 800021a:	430b      	orrs	r3, r1
 800021c:	d47f      	bmi.n	800031e <__divsi3+0x106>
 800021e:	2200      	movs	r2, #0
 8000220:	0843      	lsrs	r3, r0, #1
 8000222:	428b      	cmp	r3, r1
 8000224:	d374      	bcc.n	8000310 <__divsi3+0xf8>
 8000226:	0903      	lsrs	r3, r0, #4
 8000228:	428b      	cmp	r3, r1
 800022a:	d35f      	bcc.n	80002ec <__divsi3+0xd4>
 800022c:	0a03      	lsrs	r3, r0, #8
 800022e:	428b      	cmp	r3, r1
 8000230:	d344      	bcc.n	80002bc <__divsi3+0xa4>
 8000232:	0b03      	lsrs	r3, r0, #12
 8000234:	428b      	cmp	r3, r1
 8000236:	d328      	bcc.n	800028a <__divsi3+0x72>
 8000238:	0c03      	lsrs	r3, r0, #16
 800023a:	428b      	cmp	r3, r1
 800023c:	d30d      	bcc.n	800025a <__divsi3+0x42>
 800023e:	22ff      	movs	r2, #255	@ 0xff
 8000240:	0209      	lsls	r1, r1, #8
 8000242:	ba12      	rev	r2, r2
 8000244:	0c03      	lsrs	r3, r0, #16
 8000246:	428b      	cmp	r3, r1
 8000248:	d302      	bcc.n	8000250 <__divsi3+0x38>
 800024a:	1212      	asrs	r2, r2, #8
 800024c:	0209      	lsls	r1, r1, #8
 800024e:	d065      	beq.n	800031c <__divsi3+0x104>
 8000250:	0b03      	lsrs	r3, r0, #12
 8000252:	428b      	cmp	r3, r1
 8000254:	d319      	bcc.n	800028a <__divsi3+0x72>
 8000256:	e000      	b.n	800025a <__divsi3+0x42>
 8000258:	0a09      	lsrs	r1, r1, #8
 800025a:	0bc3      	lsrs	r3, r0, #15
 800025c:	428b      	cmp	r3, r1
 800025e:	d301      	bcc.n	8000264 <__divsi3+0x4c>
 8000260:	03cb      	lsls	r3, r1, #15
 8000262:	1ac0      	subs	r0, r0, r3
 8000264:	4152      	adcs	r2, r2
 8000266:	0b83      	lsrs	r3, r0, #14
 8000268:	428b      	cmp	r3, r1
 800026a:	d301      	bcc.n	8000270 <__divsi3+0x58>
 800026c:	038b      	lsls	r3, r1, #14
 800026e:	1ac0      	subs	r0, r0, r3
 8000270:	4152      	adcs	r2, r2
 8000272:	0b43      	lsrs	r3, r0, #13
 8000274:	428b      	cmp	r3, r1
 8000276:	d301      	bcc.n	800027c <__divsi3+0x64>
 8000278:	034b      	lsls	r3, r1, #13
 800027a:	1ac0      	subs	r0, r0, r3
 800027c:	4152      	adcs	r2, r2
 800027e:	0b03      	lsrs	r3, r0, #12
 8000280:	428b      	cmp	r3, r1
 8000282:	d301      	bcc.n	8000288 <__divsi3+0x70>
 8000284:	030b      	lsls	r3, r1, #12
 8000286:	1ac0      	subs	r0, r0, r3
 8000288:	4152      	adcs	r2, r2
 800028a:	0ac3      	lsrs	r3, r0, #11
 800028c:	428b      	cmp	r3, r1
 800028e:	d301      	bcc.n	8000294 <__divsi3+0x7c>
 8000290:	02cb      	lsls	r3, r1, #11
 8000292:	1ac0      	subs	r0, r0, r3
 8000294:	4152      	adcs	r2, r2
 8000296:	0a83      	lsrs	r3, r0, #10
 8000298:	428b      	cmp	r3, r1
 800029a:	d301      	bcc.n	80002a0 <__divsi3+0x88>
 800029c:	028b      	lsls	r3, r1, #10
 800029e:	1ac0      	subs	r0, r0, r3
 80002a0:	4152      	adcs	r2, r2
 80002a2:	0a43      	lsrs	r3, r0, #9
 80002a4:	428b      	cmp	r3, r1
 80002a6:	d301      	bcc.n	80002ac <__divsi3+0x94>
 80002a8:	024b      	lsls	r3, r1, #9
 80002aa:	1ac0      	subs	r0, r0, r3
 80002ac:	4152      	adcs	r2, r2
 80002ae:	0a03      	lsrs	r3, r0, #8
 80002b0:	428b      	cmp	r3, r1
 80002b2:	d301      	bcc.n	80002b8 <__divsi3+0xa0>
 80002b4:	020b      	lsls	r3, r1, #8
 80002b6:	1ac0      	subs	r0, r0, r3
 80002b8:	4152      	adcs	r2, r2
 80002ba:	d2cd      	bcs.n	8000258 <__divsi3+0x40>
 80002bc:	09c3      	lsrs	r3, r0, #7
 80002be:	428b      	cmp	r3, r1
 80002c0:	d301      	bcc.n	80002c6 <__divsi3+0xae>
 80002c2:	01cb      	lsls	r3, r1, #7
 80002c4:	1ac0      	subs	r0, r0, r3
 80002c6:	4152      	adcs	r2, r2
 80002c8:	0983      	lsrs	r3, r0, #6
 80002ca:	428b      	cmp	r3, r1
 80002cc:	d301      	bcc.n	80002d2 <__divsi3+0xba>
 80002ce:	018b      	lsls	r3, r1, #6
 80002d0:	1ac0      	subs	r0, r0, r3
 80002d2:	4152      	adcs	r2, r2
 80002d4:	0943      	lsrs	r3, r0, #5
 80002d6:	428b      	cmp	r3, r1
 80002d8:	d301      	bcc.n	80002de <__divsi3+0xc6>
 80002da:	014b      	lsls	r3, r1, #5
 80002dc:	1ac0      	subs	r0, r0, r3
 80002de:	4152      	adcs	r2, r2
 80002e0:	0903      	lsrs	r3, r0, #4
 80002e2:	428b      	cmp	r3, r1
 80002e4:	d301      	bcc.n	80002ea <__divsi3+0xd2>
 80002e6:	010b      	lsls	r3, r1, #4
 80002e8:	1ac0      	subs	r0, r0, r3
 80002ea:	4152      	adcs	r2, r2
 80002ec:	08c3      	lsrs	r3, r0, #3
 80002ee:	428b      	cmp	r3, r1
 80002f0:	d301      	bcc.n	80002f6 <__divsi3+0xde>
 80002f2:	00cb      	lsls	r3, r1, #3
 80002f4:	1ac0      	subs	r0, r0, r3
 80002f6:	4152      	adcs	r2, r2
 80002f8:	0883      	lsrs	r3, r0, #2
 80002fa:	428b      	cmp	r3, r1
 80002fc:	d301      	bcc.n	8000302 <__divsi3+0xea>
 80002fe:	008b      	lsls	r3, r1, #2
 8000300:	1ac0      	subs	r0, r0, r3
 8000302:	4152      	adcs	r2, r2
 8000304:	0843      	lsrs	r3, r0, #1
 8000306:	428b      	cmp	r3, r1
 8000308:	d301      	bcc.n	800030e <__divsi3+0xf6>
 800030a:	004b      	lsls	r3, r1, #1
 800030c:	1ac0      	subs	r0, r0, r3
 800030e:	4152      	adcs	r2, r2
 8000310:	1a41      	subs	r1, r0, r1
 8000312:	d200      	bcs.n	8000316 <__divsi3+0xfe>
 8000314:	4601      	mov	r1, r0
 8000316:	4152      	adcs	r2, r2
 8000318:	4610      	mov	r0, r2
 800031a:	4770      	bx	lr
 800031c:	e05d      	b.n	80003da <__divsi3+0x1c2>
 800031e:	0fca      	lsrs	r2, r1, #31
 8000320:	d000      	beq.n	8000324 <__divsi3+0x10c>
 8000322:	4249      	negs	r1, r1
 8000324:	1003      	asrs	r3, r0, #32
 8000326:	d300      	bcc.n	800032a <__divsi3+0x112>
 8000328:	4240      	negs	r0, r0
 800032a:	4053      	eors	r3, r2
 800032c:	2200      	movs	r2, #0
 800032e:	469c      	mov	ip, r3
 8000330:	0903      	lsrs	r3, r0, #4
 8000332:	428b      	cmp	r3, r1
 8000334:	d32d      	bcc.n	8000392 <__divsi3+0x17a>
 8000336:	0a03      	lsrs	r3, r0, #8
 8000338:	428b      	cmp	r3, r1
 800033a:	d312      	bcc.n	8000362 <__divsi3+0x14a>
 800033c:	22fc      	movs	r2, #252	@ 0xfc
 800033e:	0189      	lsls	r1, r1, #6
 8000340:	ba12      	rev	r2, r2
 8000342:	0a03      	lsrs	r3, r0, #8
 8000344:	428b      	cmp	r3, r1
 8000346:	d30c      	bcc.n	8000362 <__divsi3+0x14a>
 8000348:	0189      	lsls	r1, r1, #6
 800034a:	1192      	asrs	r2, r2, #6
 800034c:	428b      	cmp	r3, r1
 800034e:	d308      	bcc.n	8000362 <__divsi3+0x14a>
 8000350:	0189      	lsls	r1, r1, #6
 8000352:	1192      	asrs	r2, r2, #6
 8000354:	428b      	cmp	r3, r1
 8000356:	d304      	bcc.n	8000362 <__divsi3+0x14a>
 8000358:	0189      	lsls	r1, r1, #6
 800035a:	d03a      	beq.n	80003d2 <__divsi3+0x1ba>
 800035c:	1192      	asrs	r2, r2, #6
 800035e:	e000      	b.n	8000362 <__divsi3+0x14a>
 8000360:	0989      	lsrs	r1, r1, #6
 8000362:	09c3      	lsrs	r3, r0, #7
 8000364:	428b      	cmp	r3, r1
 8000366:	d301      	bcc.n	800036c <__divsi3+0x154>
 8000368:	01cb      	lsls	r3, r1, #7
 800036a:	1ac0      	subs	r0, r0, r3
 800036c:	4152      	adcs	r2, r2
 800036e:	0983      	lsrs	r3, r0, #6
 8000370:	428b      	cmp	r3, r1
 8000372:	d301      	bcc.n	8000378 <__divsi3+0x160>
 8000374:	018b      	lsls	r3, r1, #6
 8000376:	1ac0      	subs	r0, r0, r3
 8000378:	4152      	adcs	r2, r2
 800037a:	0943      	lsrs	r3, r0, #5
 800037c:	428b      	cmp	r3, r1
 800037e:	d301      	bcc.n	8000384 <__divsi3+0x16c>
 8000380:	014b      	lsls	r3, r1, #5
 8000382:	1ac0      	subs	r0, r0, r3
 8000384:	4152      	adcs	r2, r2
 8000386:	0903      	lsrs	r3, r0, #4
 8000388:	428b      	cmp	r3, r1
 800038a:	d301      	bcc.n	8000390 <__divsi3+0x178>
 800038c:	010b      	lsls	r3, r1, #4
 800038e:	1ac0      	subs	r0, r0, r3
 8000390:	4152      	adcs	r2, r2
 8000392:	08c3      	lsrs	r3, r0, #3
 8000394:	428b      	cmp	r3, r1
 8000396:	d301      	bcc.n	800039c <__divsi3+0x184>
 8000398:	00cb      	lsls	r3, r1, #3
 800039a:	1ac0      	subs	r0, r0, r3
 800039c:	4152      	adcs	r2, r2
 800039e:	0883      	lsrs	r3, r0, #2
 80003a0:	428b      	cmp	r3, r1
 80003a2:	d301      	bcc.n	80003a8 <__divsi3+0x190>
 80003a4:	008b      	lsls	r3, r1, #2
 80003a6:	1ac0      	subs	r0, r0, r3
 80003a8:	4152      	adcs	r2, r2
 80003aa:	d2d9      	bcs.n	8000360 <__divsi3+0x148>
 80003ac:	0843      	lsrs	r3, r0, #1
 80003ae:	428b      	cmp	r3, r1
 80003b0:	d301      	bcc.n	80003b6 <__divsi3+0x19e>
 80003b2:	004b      	lsls	r3, r1, #1
 80003b4:	1ac0      	subs	r0, r0, r3
 80003b6:	4152      	adcs	r2, r2
 80003b8:	1a41      	subs	r1, r0, r1
 80003ba:	d200      	bcs.n	80003be <__divsi3+0x1a6>
 80003bc:	4601      	mov	r1, r0
 80003be:	4663      	mov	r3, ip
 80003c0:	4152      	adcs	r2, r2
 80003c2:	105b      	asrs	r3, r3, #1
 80003c4:	4610      	mov	r0, r2
 80003c6:	d301      	bcc.n	80003cc <__divsi3+0x1b4>
 80003c8:	4240      	negs	r0, r0
 80003ca:	2b00      	cmp	r3, #0
 80003cc:	d500      	bpl.n	80003d0 <__divsi3+0x1b8>
 80003ce:	4249      	negs	r1, r1
 80003d0:	4770      	bx	lr
 80003d2:	4663      	mov	r3, ip
 80003d4:	105b      	asrs	r3, r3, #1
 80003d6:	d300      	bcc.n	80003da <__divsi3+0x1c2>
 80003d8:	4240      	negs	r0, r0
 80003da:	b501      	push	{r0, lr}
 80003dc:	2000      	movs	r0, #0
 80003de:	f000 f805 	bl	80003ec <__aeabi_idiv0>
 80003e2:	bd02      	pop	{r1, pc}

080003e4 <__aeabi_idivmod>:
 80003e4:	2900      	cmp	r1, #0
 80003e6:	d0f8      	beq.n	80003da <__divsi3+0x1c2>
 80003e8:	e716      	b.n	8000218 <__divsi3>
 80003ea:	4770      	bx	lr

080003ec <__aeabi_idiv0>:
 80003ec:	4770      	bx	lr
 80003ee:	46c0      	nop			@ (mov r8, r8)

080003f0 <__aeabi_cdrcmple>:
 80003f0:	4684      	mov	ip, r0
 80003f2:	0010      	movs	r0, r2
 80003f4:	4662      	mov	r2, ip
 80003f6:	468c      	mov	ip, r1
 80003f8:	0019      	movs	r1, r3
 80003fa:	4663      	mov	r3, ip
 80003fc:	e000      	b.n	8000400 <__aeabi_cdcmpeq>
 80003fe:	46c0      	nop			@ (mov r8, r8)

08000400 <__aeabi_cdcmpeq>:
 8000400:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8000402:	f000 ff87 	bl	8001314 <__ledf2>
 8000406:	2800      	cmp	r0, #0
 8000408:	d401      	bmi.n	800040e <__aeabi_cdcmpeq+0xe>
 800040a:	2100      	movs	r1, #0
 800040c:	42c8      	cmn	r0, r1
 800040e:	bd1f      	pop	{r0, r1, r2, r3, r4, pc}

08000410 <__aeabi_dcmpeq>:
 8000410:	b510      	push	{r4, lr}
 8000412:	f000 fec7 	bl	80011a4 <__eqdf2>
 8000416:	4240      	negs	r0, r0
 8000418:	3001      	adds	r0, #1
 800041a:	bd10      	pop	{r4, pc}

0800041c <__aeabi_dcmplt>:
 800041c:	b510      	push	{r4, lr}
 800041e:	f000 ff79 	bl	8001314 <__ledf2>
 8000422:	2800      	cmp	r0, #0
 8000424:	db01      	blt.n	800042a <__aeabi_dcmplt+0xe>
 8000426:	2000      	movs	r0, #0
 8000428:	bd10      	pop	{r4, pc}
 800042a:	2001      	movs	r0, #1
 800042c:	bd10      	pop	{r4, pc}
 800042e:	46c0      	nop			@ (mov r8, r8)

08000430 <__aeabi_dcmple>:
 8000430:	b510      	push	{r4, lr}
 8000432:	f000 ff6f 	bl	8001314 <__ledf2>
 8000436:	2800      	cmp	r0, #0
 8000438:	dd01      	ble.n	800043e <__aeabi_dcmple+0xe>
 800043a:	2000      	movs	r0, #0
 800043c:	bd10      	pop	{r4, pc}
 800043e:	2001      	movs	r0, #1
 8000440:	bd10      	pop	{r4, pc}
 8000442:	46c0      	nop			@ (mov r8, r8)

08000444 <__aeabi_dcmpgt>:
 8000444:	b510      	push	{r4, lr}
 8000446:	f000 fef1 	bl	800122c <__gedf2>
 800044a:	2800      	cmp	r0, #0
 800044c:	dc01      	bgt.n	8000452 <__aeabi_dcmpgt+0xe>
 800044e:	2000      	movs	r0, #0
 8000450:	bd10      	pop	{r4, pc}
 8000452:	2001      	movs	r0, #1
 8000454:	bd10      	pop	{r4, pc}
 8000456:	46c0      	nop			@ (mov r8, r8)

08000458 <__aeabi_dcmpge>:
 8000458:	b510      	push	{r4, lr}
 800045a:	f000 fee7 	bl	800122c <__gedf2>
 800045e:	2800      	cmp	r0, #0
 8000460:	da01      	bge.n	8000466 <__aeabi_dcmpge+0xe>
 8000462:	2000      	movs	r0, #0
 8000464:	bd10      	pop	{r4, pc}
 8000466:	2001      	movs	r0, #1
 8000468:	bd10      	pop	{r4, pc}
 800046a:	46c0      	nop			@ (mov r8, r8)

0800046c <__aeabi_d2uiz>:
 800046c:	b570      	push	{r4, r5, r6, lr}
 800046e:	2200      	movs	r2, #0
 8000470:	4b0c      	ldr	r3, [pc, #48]	@ (80004a4 <__aeabi_d2uiz+0x38>)
 8000472:	0004      	movs	r4, r0
 8000474:	000d      	movs	r5, r1
 8000476:	f7ff ffef 	bl	8000458 <__aeabi_dcmpge>
 800047a:	2800      	cmp	r0, #0
 800047c:	d104      	bne.n	8000488 <__aeabi_d2uiz+0x1c>
 800047e:	0020      	movs	r0, r4
 8000480:	0029      	movs	r1, r5
 8000482:	f001 fe1d 	bl	80020c0 <__aeabi_d2iz>
 8000486:	bd70      	pop	{r4, r5, r6, pc}
 8000488:	4b06      	ldr	r3, [pc, #24]	@ (80004a4 <__aeabi_d2uiz+0x38>)
 800048a:	2200      	movs	r2, #0
 800048c:	0020      	movs	r0, r4
 800048e:	0029      	movs	r1, r5
 8000490:	f001 fa7a 	bl	8001988 <__aeabi_dsub>
 8000494:	f001 fe14 	bl	80020c0 <__aeabi_d2iz>
 8000498:	2380      	movs	r3, #128	@ 0x80
 800049a:	061b      	lsls	r3, r3, #24
 800049c:	469c      	mov	ip, r3
 800049e:	4460      	add	r0, ip
 80004a0:	e7f1      	b.n	8000486 <__aeabi_d2uiz+0x1a>
 80004a2:	46c0      	nop			@ (mov r8, r8)
 80004a4:	41e00000 	.word	0x41e00000

080004a8 <__aeabi_dadd>:
 80004a8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80004aa:	4657      	mov	r7, sl
 80004ac:	464e      	mov	r6, r9
 80004ae:	4645      	mov	r5, r8
 80004b0:	46de      	mov	lr, fp
 80004b2:	b5e0      	push	{r5, r6, r7, lr}
 80004b4:	b083      	sub	sp, #12
 80004b6:	9000      	str	r0, [sp, #0]
 80004b8:	9101      	str	r1, [sp, #4]
 80004ba:	030c      	lsls	r4, r1, #12
 80004bc:	004f      	lsls	r7, r1, #1
 80004be:	0fce      	lsrs	r6, r1, #31
 80004c0:	0a61      	lsrs	r1, r4, #9
 80004c2:	9c00      	ldr	r4, [sp, #0]
 80004c4:	031d      	lsls	r5, r3, #12
 80004c6:	0f64      	lsrs	r4, r4, #29
 80004c8:	430c      	orrs	r4, r1
 80004ca:	9900      	ldr	r1, [sp, #0]
 80004cc:	9200      	str	r2, [sp, #0]
 80004ce:	9301      	str	r3, [sp, #4]
 80004d0:	00c8      	lsls	r0, r1, #3
 80004d2:	0059      	lsls	r1, r3, #1
 80004d4:	0d4b      	lsrs	r3, r1, #21
 80004d6:	4699      	mov	r9, r3
 80004d8:	9a00      	ldr	r2, [sp, #0]
 80004da:	9b01      	ldr	r3, [sp, #4]
 80004dc:	0a6d      	lsrs	r5, r5, #9
 80004de:	0fd9      	lsrs	r1, r3, #31
 80004e0:	0f53      	lsrs	r3, r2, #29
 80004e2:	432b      	orrs	r3, r5
 80004e4:	469a      	mov	sl, r3
 80004e6:	9b00      	ldr	r3, [sp, #0]
 80004e8:	0d7f      	lsrs	r7, r7, #21
 80004ea:	00da      	lsls	r2, r3, #3
 80004ec:	4694      	mov	ip, r2
 80004ee:	464a      	mov	r2, r9
 80004f0:	46b0      	mov	r8, r6
 80004f2:	1aba      	subs	r2, r7, r2
 80004f4:	428e      	cmp	r6, r1
 80004f6:	d100      	bne.n	80004fa <__aeabi_dadd+0x52>
 80004f8:	e0b0      	b.n	800065c <__aeabi_dadd+0x1b4>
 80004fa:	2a00      	cmp	r2, #0
 80004fc:	dc00      	bgt.n	8000500 <__aeabi_dadd+0x58>
 80004fe:	e078      	b.n	80005f2 <__aeabi_dadd+0x14a>
 8000500:	4649      	mov	r1, r9
 8000502:	2900      	cmp	r1, #0
 8000504:	d100      	bne.n	8000508 <__aeabi_dadd+0x60>
 8000506:	e0e9      	b.n	80006dc <__aeabi_dadd+0x234>
 8000508:	49c9      	ldr	r1, [pc, #804]	@ (8000830 <__aeabi_dadd+0x388>)
 800050a:	428f      	cmp	r7, r1
 800050c:	d100      	bne.n	8000510 <__aeabi_dadd+0x68>
 800050e:	e195      	b.n	800083c <__aeabi_dadd+0x394>
 8000510:	2501      	movs	r5, #1
 8000512:	2a38      	cmp	r2, #56	@ 0x38
 8000514:	dc16      	bgt.n	8000544 <__aeabi_dadd+0x9c>
 8000516:	2180      	movs	r1, #128	@ 0x80
 8000518:	4653      	mov	r3, sl
 800051a:	0409      	lsls	r1, r1, #16
 800051c:	430b      	orrs	r3, r1
 800051e:	469a      	mov	sl, r3
 8000520:	2a1f      	cmp	r2, #31
 8000522:	dd00      	ble.n	8000526 <__aeabi_dadd+0x7e>
 8000524:	e1e7      	b.n	80008f6 <__aeabi_dadd+0x44e>
 8000526:	2120      	movs	r1, #32
 8000528:	4655      	mov	r5, sl
 800052a:	1a8b      	subs	r3, r1, r2
 800052c:	4661      	mov	r1, ip
 800052e:	409d      	lsls	r5, r3
 8000530:	40d1      	lsrs	r1, r2
 8000532:	430d      	orrs	r5, r1
 8000534:	4661      	mov	r1, ip
 8000536:	4099      	lsls	r1, r3
 8000538:	1e4b      	subs	r3, r1, #1
 800053a:	4199      	sbcs	r1, r3
 800053c:	4653      	mov	r3, sl
 800053e:	40d3      	lsrs	r3, r2
 8000540:	430d      	orrs	r5, r1
 8000542:	1ae4      	subs	r4, r4, r3
 8000544:	1b45      	subs	r5, r0, r5
 8000546:	42a8      	cmp	r0, r5
 8000548:	4180      	sbcs	r0, r0
 800054a:	4240      	negs	r0, r0
 800054c:	1a24      	subs	r4, r4, r0
 800054e:	0223      	lsls	r3, r4, #8
 8000550:	d400      	bmi.n	8000554 <__aeabi_dadd+0xac>
 8000552:	e10f      	b.n	8000774 <__aeabi_dadd+0x2cc>
 8000554:	0264      	lsls	r4, r4, #9
 8000556:	0a64      	lsrs	r4, r4, #9
 8000558:	2c00      	cmp	r4, #0
 800055a:	d100      	bne.n	800055e <__aeabi_dadd+0xb6>
 800055c:	e139      	b.n	80007d2 <__aeabi_dadd+0x32a>
 800055e:	0020      	movs	r0, r4
 8000560:	f001 fe18 	bl	8002194 <__clzsi2>
 8000564:	0003      	movs	r3, r0
 8000566:	3b08      	subs	r3, #8
 8000568:	2120      	movs	r1, #32
 800056a:	0028      	movs	r0, r5
 800056c:	1aca      	subs	r2, r1, r3
 800056e:	40d0      	lsrs	r0, r2
 8000570:	409c      	lsls	r4, r3
 8000572:	0002      	movs	r2, r0
 8000574:	409d      	lsls	r5, r3
 8000576:	4322      	orrs	r2, r4
 8000578:	429f      	cmp	r7, r3
 800057a:	dd00      	ble.n	800057e <__aeabi_dadd+0xd6>
 800057c:	e173      	b.n	8000866 <__aeabi_dadd+0x3be>
 800057e:	1bd8      	subs	r0, r3, r7
 8000580:	3001      	adds	r0, #1
 8000582:	1a09      	subs	r1, r1, r0
 8000584:	002c      	movs	r4, r5
 8000586:	408d      	lsls	r5, r1
 8000588:	40c4      	lsrs	r4, r0
 800058a:	1e6b      	subs	r3, r5, #1
 800058c:	419d      	sbcs	r5, r3
 800058e:	0013      	movs	r3, r2
 8000590:	40c2      	lsrs	r2, r0
 8000592:	408b      	lsls	r3, r1
 8000594:	4325      	orrs	r5, r4
 8000596:	2700      	movs	r7, #0
 8000598:	0014      	movs	r4, r2
 800059a:	431d      	orrs	r5, r3
 800059c:	076b      	lsls	r3, r5, #29
 800059e:	d009      	beq.n	80005b4 <__aeabi_dadd+0x10c>
 80005a0:	230f      	movs	r3, #15
 80005a2:	402b      	ands	r3, r5
 80005a4:	2b04      	cmp	r3, #4
 80005a6:	d005      	beq.n	80005b4 <__aeabi_dadd+0x10c>
 80005a8:	1d2b      	adds	r3, r5, #4
 80005aa:	42ab      	cmp	r3, r5
 80005ac:	41ad      	sbcs	r5, r5
 80005ae:	426d      	negs	r5, r5
 80005b0:	1964      	adds	r4, r4, r5
 80005b2:	001d      	movs	r5, r3
 80005b4:	0223      	lsls	r3, r4, #8
 80005b6:	d400      	bmi.n	80005ba <__aeabi_dadd+0x112>
 80005b8:	e12d      	b.n	8000816 <__aeabi_dadd+0x36e>
 80005ba:	4a9d      	ldr	r2, [pc, #628]	@ (8000830 <__aeabi_dadd+0x388>)
 80005bc:	3701      	adds	r7, #1
 80005be:	4297      	cmp	r7, r2
 80005c0:	d100      	bne.n	80005c4 <__aeabi_dadd+0x11c>
 80005c2:	e0d3      	b.n	800076c <__aeabi_dadd+0x2c4>
 80005c4:	4646      	mov	r6, r8
 80005c6:	499b      	ldr	r1, [pc, #620]	@ (8000834 <__aeabi_dadd+0x38c>)
 80005c8:	08ed      	lsrs	r5, r5, #3
 80005ca:	4021      	ands	r1, r4
 80005cc:	074a      	lsls	r2, r1, #29
 80005ce:	432a      	orrs	r2, r5
 80005d0:	057c      	lsls	r4, r7, #21
 80005d2:	024d      	lsls	r5, r1, #9
 80005d4:	0b2d      	lsrs	r5, r5, #12
 80005d6:	0d64      	lsrs	r4, r4, #21
 80005d8:	0524      	lsls	r4, r4, #20
 80005da:	432c      	orrs	r4, r5
 80005dc:	07f6      	lsls	r6, r6, #31
 80005de:	4334      	orrs	r4, r6
 80005e0:	0010      	movs	r0, r2
 80005e2:	0021      	movs	r1, r4
 80005e4:	b003      	add	sp, #12
 80005e6:	bcf0      	pop	{r4, r5, r6, r7}
 80005e8:	46bb      	mov	fp, r7
 80005ea:	46b2      	mov	sl, r6
 80005ec:	46a9      	mov	r9, r5
 80005ee:	46a0      	mov	r8, r4
 80005f0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80005f2:	2a00      	cmp	r2, #0
 80005f4:	d100      	bne.n	80005f8 <__aeabi_dadd+0x150>
 80005f6:	e084      	b.n	8000702 <__aeabi_dadd+0x25a>
 80005f8:	464a      	mov	r2, r9
 80005fa:	1bd2      	subs	r2, r2, r7
 80005fc:	2f00      	cmp	r7, #0
 80005fe:	d000      	beq.n	8000602 <__aeabi_dadd+0x15a>
 8000600:	e16d      	b.n	80008de <__aeabi_dadd+0x436>
 8000602:	0025      	movs	r5, r4
 8000604:	4305      	orrs	r5, r0
 8000606:	d100      	bne.n	800060a <__aeabi_dadd+0x162>
 8000608:	e127      	b.n	800085a <__aeabi_dadd+0x3b2>
 800060a:	1e56      	subs	r6, r2, #1
 800060c:	2a01      	cmp	r2, #1
 800060e:	d100      	bne.n	8000612 <__aeabi_dadd+0x16a>
 8000610:	e23b      	b.n	8000a8a <__aeabi_dadd+0x5e2>
 8000612:	4d87      	ldr	r5, [pc, #540]	@ (8000830 <__aeabi_dadd+0x388>)
 8000614:	42aa      	cmp	r2, r5
 8000616:	d100      	bne.n	800061a <__aeabi_dadd+0x172>
 8000618:	e26a      	b.n	8000af0 <__aeabi_dadd+0x648>
 800061a:	2501      	movs	r5, #1
 800061c:	2e38      	cmp	r6, #56	@ 0x38
 800061e:	dc12      	bgt.n	8000646 <__aeabi_dadd+0x19e>
 8000620:	0032      	movs	r2, r6
 8000622:	2a1f      	cmp	r2, #31
 8000624:	dd00      	ble.n	8000628 <__aeabi_dadd+0x180>
 8000626:	e1f8      	b.n	8000a1a <__aeabi_dadd+0x572>
 8000628:	2620      	movs	r6, #32
 800062a:	0025      	movs	r5, r4
 800062c:	1ab6      	subs	r6, r6, r2
 800062e:	0007      	movs	r7, r0
 8000630:	4653      	mov	r3, sl
 8000632:	40b0      	lsls	r0, r6
 8000634:	40d4      	lsrs	r4, r2
 8000636:	40b5      	lsls	r5, r6
 8000638:	40d7      	lsrs	r7, r2
 800063a:	1e46      	subs	r6, r0, #1
 800063c:	41b0      	sbcs	r0, r6
 800063e:	1b1b      	subs	r3, r3, r4
 8000640:	469a      	mov	sl, r3
 8000642:	433d      	orrs	r5, r7
 8000644:	4305      	orrs	r5, r0
 8000646:	4662      	mov	r2, ip
 8000648:	1b55      	subs	r5, r2, r5
 800064a:	45ac      	cmp	ip, r5
 800064c:	4192      	sbcs	r2, r2
 800064e:	4653      	mov	r3, sl
 8000650:	4252      	negs	r2, r2
 8000652:	000e      	movs	r6, r1
 8000654:	464f      	mov	r7, r9
 8000656:	4688      	mov	r8, r1
 8000658:	1a9c      	subs	r4, r3, r2
 800065a:	e778      	b.n	800054e <__aeabi_dadd+0xa6>
 800065c:	2a00      	cmp	r2, #0
 800065e:	dc00      	bgt.n	8000662 <__aeabi_dadd+0x1ba>
 8000660:	e08e      	b.n	8000780 <__aeabi_dadd+0x2d8>
 8000662:	4649      	mov	r1, r9
 8000664:	2900      	cmp	r1, #0
 8000666:	d175      	bne.n	8000754 <__aeabi_dadd+0x2ac>
 8000668:	4661      	mov	r1, ip
 800066a:	4653      	mov	r3, sl
 800066c:	4319      	orrs	r1, r3
 800066e:	d100      	bne.n	8000672 <__aeabi_dadd+0x1ca>
 8000670:	e0f6      	b.n	8000860 <__aeabi_dadd+0x3b8>
 8000672:	1e51      	subs	r1, r2, #1
 8000674:	2a01      	cmp	r2, #1
 8000676:	d100      	bne.n	800067a <__aeabi_dadd+0x1d2>
 8000678:	e191      	b.n	800099e <__aeabi_dadd+0x4f6>
 800067a:	4d6d      	ldr	r5, [pc, #436]	@ (8000830 <__aeabi_dadd+0x388>)
 800067c:	42aa      	cmp	r2, r5
 800067e:	d100      	bne.n	8000682 <__aeabi_dadd+0x1da>
 8000680:	e0dc      	b.n	800083c <__aeabi_dadd+0x394>
 8000682:	2501      	movs	r5, #1
 8000684:	2938      	cmp	r1, #56	@ 0x38
 8000686:	dc14      	bgt.n	80006b2 <__aeabi_dadd+0x20a>
 8000688:	000a      	movs	r2, r1
 800068a:	2a1f      	cmp	r2, #31
 800068c:	dd00      	ble.n	8000690 <__aeabi_dadd+0x1e8>
 800068e:	e1a2      	b.n	80009d6 <__aeabi_dadd+0x52e>
 8000690:	2120      	movs	r1, #32
 8000692:	4653      	mov	r3, sl
 8000694:	1a89      	subs	r1, r1, r2
 8000696:	408b      	lsls	r3, r1
 8000698:	001d      	movs	r5, r3
 800069a:	4663      	mov	r3, ip
 800069c:	40d3      	lsrs	r3, r2
 800069e:	431d      	orrs	r5, r3
 80006a0:	4663      	mov	r3, ip
 80006a2:	408b      	lsls	r3, r1
 80006a4:	0019      	movs	r1, r3
 80006a6:	1e4b      	subs	r3, r1, #1
 80006a8:	4199      	sbcs	r1, r3
 80006aa:	4653      	mov	r3, sl
 80006ac:	40d3      	lsrs	r3, r2
 80006ae:	430d      	orrs	r5, r1
 80006b0:	18e4      	adds	r4, r4, r3
 80006b2:	182d      	adds	r5, r5, r0
 80006b4:	4285      	cmp	r5, r0
 80006b6:	4180      	sbcs	r0, r0
 80006b8:	4240      	negs	r0, r0
 80006ba:	1824      	adds	r4, r4, r0
 80006bc:	0223      	lsls	r3, r4, #8
 80006be:	d559      	bpl.n	8000774 <__aeabi_dadd+0x2cc>
 80006c0:	4b5b      	ldr	r3, [pc, #364]	@ (8000830 <__aeabi_dadd+0x388>)
 80006c2:	3701      	adds	r7, #1
 80006c4:	429f      	cmp	r7, r3
 80006c6:	d051      	beq.n	800076c <__aeabi_dadd+0x2c4>
 80006c8:	2101      	movs	r1, #1
 80006ca:	4b5a      	ldr	r3, [pc, #360]	@ (8000834 <__aeabi_dadd+0x38c>)
 80006cc:	086a      	lsrs	r2, r5, #1
 80006ce:	401c      	ands	r4, r3
 80006d0:	4029      	ands	r1, r5
 80006d2:	430a      	orrs	r2, r1
 80006d4:	07e5      	lsls	r5, r4, #31
 80006d6:	4315      	orrs	r5, r2
 80006d8:	0864      	lsrs	r4, r4, #1
 80006da:	e75f      	b.n	800059c <__aeabi_dadd+0xf4>
 80006dc:	4661      	mov	r1, ip
 80006de:	4653      	mov	r3, sl
 80006e0:	4319      	orrs	r1, r3
 80006e2:	d100      	bne.n	80006e6 <__aeabi_dadd+0x23e>
 80006e4:	e0bc      	b.n	8000860 <__aeabi_dadd+0x3b8>
 80006e6:	1e51      	subs	r1, r2, #1
 80006e8:	2a01      	cmp	r2, #1
 80006ea:	d100      	bne.n	80006ee <__aeabi_dadd+0x246>
 80006ec:	e164      	b.n	80009b8 <__aeabi_dadd+0x510>
 80006ee:	4d50      	ldr	r5, [pc, #320]	@ (8000830 <__aeabi_dadd+0x388>)
 80006f0:	42aa      	cmp	r2, r5
 80006f2:	d100      	bne.n	80006f6 <__aeabi_dadd+0x24e>
 80006f4:	e16a      	b.n	80009cc <__aeabi_dadd+0x524>
 80006f6:	2501      	movs	r5, #1
 80006f8:	2938      	cmp	r1, #56	@ 0x38
 80006fa:	dd00      	ble.n	80006fe <__aeabi_dadd+0x256>
 80006fc:	e722      	b.n	8000544 <__aeabi_dadd+0x9c>
 80006fe:	000a      	movs	r2, r1
 8000700:	e70e      	b.n	8000520 <__aeabi_dadd+0x78>
 8000702:	4a4d      	ldr	r2, [pc, #308]	@ (8000838 <__aeabi_dadd+0x390>)
 8000704:	1c7d      	adds	r5, r7, #1
 8000706:	4215      	tst	r5, r2
 8000708:	d000      	beq.n	800070c <__aeabi_dadd+0x264>
 800070a:	e0d0      	b.n	80008ae <__aeabi_dadd+0x406>
 800070c:	0025      	movs	r5, r4
 800070e:	4662      	mov	r2, ip
 8000710:	4653      	mov	r3, sl
 8000712:	4305      	orrs	r5, r0
 8000714:	431a      	orrs	r2, r3
 8000716:	2f00      	cmp	r7, #0
 8000718:	d000      	beq.n	800071c <__aeabi_dadd+0x274>
 800071a:	e137      	b.n	800098c <__aeabi_dadd+0x4e4>
 800071c:	2d00      	cmp	r5, #0
 800071e:	d100      	bne.n	8000722 <__aeabi_dadd+0x27a>
 8000720:	e1a8      	b.n	8000a74 <__aeabi_dadd+0x5cc>
 8000722:	2a00      	cmp	r2, #0
 8000724:	d100      	bne.n	8000728 <__aeabi_dadd+0x280>
 8000726:	e16a      	b.n	80009fe <__aeabi_dadd+0x556>
 8000728:	4663      	mov	r3, ip
 800072a:	1ac5      	subs	r5, r0, r3
 800072c:	4653      	mov	r3, sl
 800072e:	1ae2      	subs	r2, r4, r3
 8000730:	42a8      	cmp	r0, r5
 8000732:	419b      	sbcs	r3, r3
 8000734:	425b      	negs	r3, r3
 8000736:	1ad3      	subs	r3, r2, r3
 8000738:	021a      	lsls	r2, r3, #8
 800073a:	d400      	bmi.n	800073e <__aeabi_dadd+0x296>
 800073c:	e203      	b.n	8000b46 <__aeabi_dadd+0x69e>
 800073e:	4663      	mov	r3, ip
 8000740:	1a1d      	subs	r5, r3, r0
 8000742:	45ac      	cmp	ip, r5
 8000744:	4192      	sbcs	r2, r2
 8000746:	4653      	mov	r3, sl
 8000748:	4252      	negs	r2, r2
 800074a:	1b1c      	subs	r4, r3, r4
 800074c:	000e      	movs	r6, r1
 800074e:	4688      	mov	r8, r1
 8000750:	1aa4      	subs	r4, r4, r2
 8000752:	e723      	b.n	800059c <__aeabi_dadd+0xf4>
 8000754:	4936      	ldr	r1, [pc, #216]	@ (8000830 <__aeabi_dadd+0x388>)
 8000756:	428f      	cmp	r7, r1
 8000758:	d070      	beq.n	800083c <__aeabi_dadd+0x394>
 800075a:	2501      	movs	r5, #1
 800075c:	2a38      	cmp	r2, #56	@ 0x38
 800075e:	dca8      	bgt.n	80006b2 <__aeabi_dadd+0x20a>
 8000760:	2180      	movs	r1, #128	@ 0x80
 8000762:	4653      	mov	r3, sl
 8000764:	0409      	lsls	r1, r1, #16
 8000766:	430b      	orrs	r3, r1
 8000768:	469a      	mov	sl, r3
 800076a:	e78e      	b.n	800068a <__aeabi_dadd+0x1e2>
 800076c:	003c      	movs	r4, r7
 800076e:	2500      	movs	r5, #0
 8000770:	2200      	movs	r2, #0
 8000772:	e731      	b.n	80005d8 <__aeabi_dadd+0x130>
 8000774:	2307      	movs	r3, #7
 8000776:	402b      	ands	r3, r5
 8000778:	2b00      	cmp	r3, #0
 800077a:	d000      	beq.n	800077e <__aeabi_dadd+0x2d6>
 800077c:	e710      	b.n	80005a0 <__aeabi_dadd+0xf8>
 800077e:	e093      	b.n	80008a8 <__aeabi_dadd+0x400>
 8000780:	2a00      	cmp	r2, #0
 8000782:	d074      	beq.n	800086e <__aeabi_dadd+0x3c6>
 8000784:	464a      	mov	r2, r9
 8000786:	1bd2      	subs	r2, r2, r7
 8000788:	2f00      	cmp	r7, #0
 800078a:	d100      	bne.n	800078e <__aeabi_dadd+0x2e6>
 800078c:	e0c7      	b.n	800091e <__aeabi_dadd+0x476>
 800078e:	4928      	ldr	r1, [pc, #160]	@ (8000830 <__aeabi_dadd+0x388>)
 8000790:	4589      	cmp	r9, r1
 8000792:	d100      	bne.n	8000796 <__aeabi_dadd+0x2ee>
 8000794:	e185      	b.n	8000aa2 <__aeabi_dadd+0x5fa>
 8000796:	2501      	movs	r5, #1
 8000798:	2a38      	cmp	r2, #56	@ 0x38
 800079a:	dc12      	bgt.n	80007c2 <__aeabi_dadd+0x31a>
 800079c:	2180      	movs	r1, #128	@ 0x80
 800079e:	0409      	lsls	r1, r1, #16
 80007a0:	430c      	orrs	r4, r1
 80007a2:	2a1f      	cmp	r2, #31
 80007a4:	dd00      	ble.n	80007a8 <__aeabi_dadd+0x300>
 80007a6:	e1ab      	b.n	8000b00 <__aeabi_dadd+0x658>
 80007a8:	2120      	movs	r1, #32
 80007aa:	0025      	movs	r5, r4
 80007ac:	1a89      	subs	r1, r1, r2
 80007ae:	0007      	movs	r7, r0
 80007b0:	4088      	lsls	r0, r1
 80007b2:	408d      	lsls	r5, r1
 80007b4:	40d7      	lsrs	r7, r2
 80007b6:	1e41      	subs	r1, r0, #1
 80007b8:	4188      	sbcs	r0, r1
 80007ba:	40d4      	lsrs	r4, r2
 80007bc:	433d      	orrs	r5, r7
 80007be:	4305      	orrs	r5, r0
 80007c0:	44a2      	add	sl, r4
 80007c2:	4465      	add	r5, ip
 80007c4:	4565      	cmp	r5, ip
 80007c6:	4192      	sbcs	r2, r2
 80007c8:	4252      	negs	r2, r2
 80007ca:	4452      	add	r2, sl
 80007cc:	0014      	movs	r4, r2
 80007ce:	464f      	mov	r7, r9
 80007d0:	e774      	b.n	80006bc <__aeabi_dadd+0x214>
 80007d2:	0028      	movs	r0, r5
 80007d4:	f001 fcde 	bl	8002194 <__clzsi2>
 80007d8:	0003      	movs	r3, r0
 80007da:	3318      	adds	r3, #24
 80007dc:	2b1f      	cmp	r3, #31
 80007de:	dc00      	bgt.n	80007e2 <__aeabi_dadd+0x33a>
 80007e0:	e6c2      	b.n	8000568 <__aeabi_dadd+0xc0>
 80007e2:	002a      	movs	r2, r5
 80007e4:	3808      	subs	r0, #8
 80007e6:	4082      	lsls	r2, r0
 80007e8:	429f      	cmp	r7, r3
 80007ea:	dd00      	ble.n	80007ee <__aeabi_dadd+0x346>
 80007ec:	e0a9      	b.n	8000942 <__aeabi_dadd+0x49a>
 80007ee:	1bdb      	subs	r3, r3, r7
 80007f0:	1c58      	adds	r0, r3, #1
 80007f2:	281f      	cmp	r0, #31
 80007f4:	dc00      	bgt.n	80007f8 <__aeabi_dadd+0x350>
 80007f6:	e1ac      	b.n	8000b52 <__aeabi_dadd+0x6aa>
 80007f8:	0015      	movs	r5, r2
 80007fa:	3b1f      	subs	r3, #31
 80007fc:	40dd      	lsrs	r5, r3
 80007fe:	2820      	cmp	r0, #32
 8000800:	d005      	beq.n	800080e <__aeabi_dadd+0x366>
 8000802:	2340      	movs	r3, #64	@ 0x40
 8000804:	1a1b      	subs	r3, r3, r0
 8000806:	409a      	lsls	r2, r3
 8000808:	1e53      	subs	r3, r2, #1
 800080a:	419a      	sbcs	r2, r3
 800080c:	4315      	orrs	r5, r2
 800080e:	2307      	movs	r3, #7
 8000810:	2700      	movs	r7, #0
 8000812:	402b      	ands	r3, r5
 8000814:	e7b0      	b.n	8000778 <__aeabi_dadd+0x2d0>
 8000816:	08ed      	lsrs	r5, r5, #3
 8000818:	4b05      	ldr	r3, [pc, #20]	@ (8000830 <__aeabi_dadd+0x388>)
 800081a:	0762      	lsls	r2, r4, #29
 800081c:	432a      	orrs	r2, r5
 800081e:	08e4      	lsrs	r4, r4, #3
 8000820:	429f      	cmp	r7, r3
 8000822:	d00f      	beq.n	8000844 <__aeabi_dadd+0x39c>
 8000824:	0324      	lsls	r4, r4, #12
 8000826:	0b25      	lsrs	r5, r4, #12
 8000828:	057c      	lsls	r4, r7, #21
 800082a:	0d64      	lsrs	r4, r4, #21
 800082c:	e6d4      	b.n	80005d8 <__aeabi_dadd+0x130>
 800082e:	46c0      	nop			@ (mov r8, r8)
 8000830:	000007ff 	.word	0x000007ff
 8000834:	ff7fffff 	.word	0xff7fffff
 8000838:	000007fe 	.word	0x000007fe
 800083c:	08c0      	lsrs	r0, r0, #3
 800083e:	0762      	lsls	r2, r4, #29
 8000840:	4302      	orrs	r2, r0
 8000842:	08e4      	lsrs	r4, r4, #3
 8000844:	0013      	movs	r3, r2
 8000846:	4323      	orrs	r3, r4
 8000848:	d100      	bne.n	800084c <__aeabi_dadd+0x3a4>
 800084a:	e186      	b.n	8000b5a <__aeabi_dadd+0x6b2>
 800084c:	2580      	movs	r5, #128	@ 0x80
 800084e:	032d      	lsls	r5, r5, #12
 8000850:	4325      	orrs	r5, r4
 8000852:	032d      	lsls	r5, r5, #12
 8000854:	4cc3      	ldr	r4, [pc, #780]	@ (8000b64 <__aeabi_dadd+0x6bc>)
 8000856:	0b2d      	lsrs	r5, r5, #12
 8000858:	e6be      	b.n	80005d8 <__aeabi_dadd+0x130>
 800085a:	4660      	mov	r0, ip
 800085c:	4654      	mov	r4, sl
 800085e:	000e      	movs	r6, r1
 8000860:	0017      	movs	r7, r2
 8000862:	08c5      	lsrs	r5, r0, #3
 8000864:	e7d8      	b.n	8000818 <__aeabi_dadd+0x370>
 8000866:	4cc0      	ldr	r4, [pc, #768]	@ (8000b68 <__aeabi_dadd+0x6c0>)
 8000868:	1aff      	subs	r7, r7, r3
 800086a:	4014      	ands	r4, r2
 800086c:	e696      	b.n	800059c <__aeabi_dadd+0xf4>
 800086e:	4abf      	ldr	r2, [pc, #764]	@ (8000b6c <__aeabi_dadd+0x6c4>)
 8000870:	1c79      	adds	r1, r7, #1
 8000872:	4211      	tst	r1, r2
 8000874:	d16b      	bne.n	800094e <__aeabi_dadd+0x4a6>
 8000876:	0022      	movs	r2, r4
 8000878:	4302      	orrs	r2, r0
 800087a:	2f00      	cmp	r7, #0
 800087c:	d000      	beq.n	8000880 <__aeabi_dadd+0x3d8>
 800087e:	e0db      	b.n	8000a38 <__aeabi_dadd+0x590>
 8000880:	2a00      	cmp	r2, #0
 8000882:	d100      	bne.n	8000886 <__aeabi_dadd+0x3de>
 8000884:	e12d      	b.n	8000ae2 <__aeabi_dadd+0x63a>
 8000886:	4662      	mov	r2, ip
 8000888:	4653      	mov	r3, sl
 800088a:	431a      	orrs	r2, r3
 800088c:	d100      	bne.n	8000890 <__aeabi_dadd+0x3e8>
 800088e:	e0b6      	b.n	80009fe <__aeabi_dadd+0x556>
 8000890:	4663      	mov	r3, ip
 8000892:	18c5      	adds	r5, r0, r3
 8000894:	4285      	cmp	r5, r0
 8000896:	4180      	sbcs	r0, r0
 8000898:	4454      	add	r4, sl
 800089a:	4240      	negs	r0, r0
 800089c:	1824      	adds	r4, r4, r0
 800089e:	0223      	lsls	r3, r4, #8
 80008a0:	d502      	bpl.n	80008a8 <__aeabi_dadd+0x400>
 80008a2:	000f      	movs	r7, r1
 80008a4:	4bb0      	ldr	r3, [pc, #704]	@ (8000b68 <__aeabi_dadd+0x6c0>)
 80008a6:	401c      	ands	r4, r3
 80008a8:	003a      	movs	r2, r7
 80008aa:	0028      	movs	r0, r5
 80008ac:	e7d8      	b.n	8000860 <__aeabi_dadd+0x3b8>
 80008ae:	4662      	mov	r2, ip
 80008b0:	1a85      	subs	r5, r0, r2
 80008b2:	42a8      	cmp	r0, r5
 80008b4:	4192      	sbcs	r2, r2
 80008b6:	4653      	mov	r3, sl
 80008b8:	4252      	negs	r2, r2
 80008ba:	4691      	mov	r9, r2
 80008bc:	1ae3      	subs	r3, r4, r3
 80008be:	001a      	movs	r2, r3
 80008c0:	464b      	mov	r3, r9
 80008c2:	1ad2      	subs	r2, r2, r3
 80008c4:	0013      	movs	r3, r2
 80008c6:	4691      	mov	r9, r2
 80008c8:	021a      	lsls	r2, r3, #8
 80008ca:	d454      	bmi.n	8000976 <__aeabi_dadd+0x4ce>
 80008cc:	464a      	mov	r2, r9
 80008ce:	464c      	mov	r4, r9
 80008d0:	432a      	orrs	r2, r5
 80008d2:	d000      	beq.n	80008d6 <__aeabi_dadd+0x42e>
 80008d4:	e640      	b.n	8000558 <__aeabi_dadd+0xb0>
 80008d6:	2600      	movs	r6, #0
 80008d8:	2400      	movs	r4, #0
 80008da:	2500      	movs	r5, #0
 80008dc:	e67c      	b.n	80005d8 <__aeabi_dadd+0x130>
 80008de:	4da1      	ldr	r5, [pc, #644]	@ (8000b64 <__aeabi_dadd+0x6bc>)
 80008e0:	45a9      	cmp	r9, r5
 80008e2:	d100      	bne.n	80008e6 <__aeabi_dadd+0x43e>
 80008e4:	e090      	b.n	8000a08 <__aeabi_dadd+0x560>
 80008e6:	2501      	movs	r5, #1
 80008e8:	2a38      	cmp	r2, #56	@ 0x38
 80008ea:	dd00      	ble.n	80008ee <__aeabi_dadd+0x446>
 80008ec:	e6ab      	b.n	8000646 <__aeabi_dadd+0x19e>
 80008ee:	2580      	movs	r5, #128	@ 0x80
 80008f0:	042d      	lsls	r5, r5, #16
 80008f2:	432c      	orrs	r4, r5
 80008f4:	e695      	b.n	8000622 <__aeabi_dadd+0x17a>
 80008f6:	0011      	movs	r1, r2
 80008f8:	4655      	mov	r5, sl
 80008fa:	3920      	subs	r1, #32
 80008fc:	40cd      	lsrs	r5, r1
 80008fe:	46a9      	mov	r9, r5
 8000900:	2a20      	cmp	r2, #32
 8000902:	d006      	beq.n	8000912 <__aeabi_dadd+0x46a>
 8000904:	2140      	movs	r1, #64	@ 0x40
 8000906:	4653      	mov	r3, sl
 8000908:	1a8a      	subs	r2, r1, r2
 800090a:	4093      	lsls	r3, r2
 800090c:	4662      	mov	r2, ip
 800090e:	431a      	orrs	r2, r3
 8000910:	4694      	mov	ip, r2
 8000912:	4665      	mov	r5, ip
 8000914:	1e6b      	subs	r3, r5, #1
 8000916:	419d      	sbcs	r5, r3
 8000918:	464b      	mov	r3, r9
 800091a:	431d      	orrs	r5, r3
 800091c:	e612      	b.n	8000544 <__aeabi_dadd+0x9c>
 800091e:	0021      	movs	r1, r4
 8000920:	4301      	orrs	r1, r0
 8000922:	d100      	bne.n	8000926 <__aeabi_dadd+0x47e>
 8000924:	e0c4      	b.n	8000ab0 <__aeabi_dadd+0x608>
 8000926:	1e51      	subs	r1, r2, #1
 8000928:	2a01      	cmp	r2, #1
 800092a:	d100      	bne.n	800092e <__aeabi_dadd+0x486>
 800092c:	e0fb      	b.n	8000b26 <__aeabi_dadd+0x67e>
 800092e:	4d8d      	ldr	r5, [pc, #564]	@ (8000b64 <__aeabi_dadd+0x6bc>)
 8000930:	42aa      	cmp	r2, r5
 8000932:	d100      	bne.n	8000936 <__aeabi_dadd+0x48e>
 8000934:	e0b5      	b.n	8000aa2 <__aeabi_dadd+0x5fa>
 8000936:	2501      	movs	r5, #1
 8000938:	2938      	cmp	r1, #56	@ 0x38
 800093a:	dd00      	ble.n	800093e <__aeabi_dadd+0x496>
 800093c:	e741      	b.n	80007c2 <__aeabi_dadd+0x31a>
 800093e:	000a      	movs	r2, r1
 8000940:	e72f      	b.n	80007a2 <__aeabi_dadd+0x2fa>
 8000942:	4c89      	ldr	r4, [pc, #548]	@ (8000b68 <__aeabi_dadd+0x6c0>)
 8000944:	1aff      	subs	r7, r7, r3
 8000946:	4014      	ands	r4, r2
 8000948:	0762      	lsls	r2, r4, #29
 800094a:	08e4      	lsrs	r4, r4, #3
 800094c:	e76a      	b.n	8000824 <__aeabi_dadd+0x37c>
 800094e:	4a85      	ldr	r2, [pc, #532]	@ (8000b64 <__aeabi_dadd+0x6bc>)
 8000950:	4291      	cmp	r1, r2
 8000952:	d100      	bne.n	8000956 <__aeabi_dadd+0x4ae>
 8000954:	e0e3      	b.n	8000b1e <__aeabi_dadd+0x676>
 8000956:	4663      	mov	r3, ip
 8000958:	18c2      	adds	r2, r0, r3
 800095a:	4282      	cmp	r2, r0
 800095c:	4180      	sbcs	r0, r0
 800095e:	0023      	movs	r3, r4
 8000960:	4240      	negs	r0, r0
 8000962:	4453      	add	r3, sl
 8000964:	181b      	adds	r3, r3, r0
 8000966:	07dd      	lsls	r5, r3, #31
 8000968:	085c      	lsrs	r4, r3, #1
 800096a:	2307      	movs	r3, #7
 800096c:	0852      	lsrs	r2, r2, #1
 800096e:	4315      	orrs	r5, r2
 8000970:	000f      	movs	r7, r1
 8000972:	402b      	ands	r3, r5
 8000974:	e700      	b.n	8000778 <__aeabi_dadd+0x2d0>
 8000976:	4663      	mov	r3, ip
 8000978:	1a1d      	subs	r5, r3, r0
 800097a:	45ac      	cmp	ip, r5
 800097c:	4192      	sbcs	r2, r2
 800097e:	4653      	mov	r3, sl
 8000980:	4252      	negs	r2, r2
 8000982:	1b1c      	subs	r4, r3, r4
 8000984:	000e      	movs	r6, r1
 8000986:	4688      	mov	r8, r1
 8000988:	1aa4      	subs	r4, r4, r2
 800098a:	e5e5      	b.n	8000558 <__aeabi_dadd+0xb0>
 800098c:	2d00      	cmp	r5, #0
 800098e:	d000      	beq.n	8000992 <__aeabi_dadd+0x4ea>
 8000990:	e091      	b.n	8000ab6 <__aeabi_dadd+0x60e>
 8000992:	2a00      	cmp	r2, #0
 8000994:	d138      	bne.n	8000a08 <__aeabi_dadd+0x560>
 8000996:	2480      	movs	r4, #128	@ 0x80
 8000998:	2600      	movs	r6, #0
 800099a:	0324      	lsls	r4, r4, #12
 800099c:	e756      	b.n	800084c <__aeabi_dadd+0x3a4>
 800099e:	4663      	mov	r3, ip
 80009a0:	18c5      	adds	r5, r0, r3
 80009a2:	4285      	cmp	r5, r0
 80009a4:	4180      	sbcs	r0, r0
 80009a6:	4454      	add	r4, sl
 80009a8:	4240      	negs	r0, r0
 80009aa:	1824      	adds	r4, r4, r0
 80009ac:	2701      	movs	r7, #1
 80009ae:	0223      	lsls	r3, r4, #8
 80009b0:	d400      	bmi.n	80009b4 <__aeabi_dadd+0x50c>
 80009b2:	e6df      	b.n	8000774 <__aeabi_dadd+0x2cc>
 80009b4:	2702      	movs	r7, #2
 80009b6:	e687      	b.n	80006c8 <__aeabi_dadd+0x220>
 80009b8:	4663      	mov	r3, ip
 80009ba:	1ac5      	subs	r5, r0, r3
 80009bc:	42a8      	cmp	r0, r5
 80009be:	4180      	sbcs	r0, r0
 80009c0:	4653      	mov	r3, sl
 80009c2:	4240      	negs	r0, r0
 80009c4:	1ae4      	subs	r4, r4, r3
 80009c6:	2701      	movs	r7, #1
 80009c8:	1a24      	subs	r4, r4, r0
 80009ca:	e5c0      	b.n	800054e <__aeabi_dadd+0xa6>
 80009cc:	0762      	lsls	r2, r4, #29
 80009ce:	08c0      	lsrs	r0, r0, #3
 80009d0:	4302      	orrs	r2, r0
 80009d2:	08e4      	lsrs	r4, r4, #3
 80009d4:	e736      	b.n	8000844 <__aeabi_dadd+0x39c>
 80009d6:	0011      	movs	r1, r2
 80009d8:	4653      	mov	r3, sl
 80009da:	3920      	subs	r1, #32
 80009dc:	40cb      	lsrs	r3, r1
 80009de:	4699      	mov	r9, r3
 80009e0:	2a20      	cmp	r2, #32
 80009e2:	d006      	beq.n	80009f2 <__aeabi_dadd+0x54a>
 80009e4:	2140      	movs	r1, #64	@ 0x40
 80009e6:	4653      	mov	r3, sl
 80009e8:	1a8a      	subs	r2, r1, r2
 80009ea:	4093      	lsls	r3, r2
 80009ec:	4662      	mov	r2, ip
 80009ee:	431a      	orrs	r2, r3
 80009f0:	4694      	mov	ip, r2
 80009f2:	4665      	mov	r5, ip
 80009f4:	1e6b      	subs	r3, r5, #1
 80009f6:	419d      	sbcs	r5, r3
 80009f8:	464b      	mov	r3, r9
 80009fa:	431d      	orrs	r5, r3
 80009fc:	e659      	b.n	80006b2 <__aeabi_dadd+0x20a>
 80009fe:	0762      	lsls	r2, r4, #29
 8000a00:	08c0      	lsrs	r0, r0, #3
 8000a02:	4302      	orrs	r2, r0
 8000a04:	08e4      	lsrs	r4, r4, #3
 8000a06:	e70d      	b.n	8000824 <__aeabi_dadd+0x37c>
 8000a08:	4653      	mov	r3, sl
 8000a0a:	075a      	lsls	r2, r3, #29
 8000a0c:	4663      	mov	r3, ip
 8000a0e:	08d8      	lsrs	r0, r3, #3
 8000a10:	4653      	mov	r3, sl
 8000a12:	000e      	movs	r6, r1
 8000a14:	4302      	orrs	r2, r0
 8000a16:	08dc      	lsrs	r4, r3, #3
 8000a18:	e714      	b.n	8000844 <__aeabi_dadd+0x39c>
 8000a1a:	0015      	movs	r5, r2
 8000a1c:	0026      	movs	r6, r4
 8000a1e:	3d20      	subs	r5, #32
 8000a20:	40ee      	lsrs	r6, r5
 8000a22:	2a20      	cmp	r2, #32
 8000a24:	d003      	beq.n	8000a2e <__aeabi_dadd+0x586>
 8000a26:	2540      	movs	r5, #64	@ 0x40
 8000a28:	1aaa      	subs	r2, r5, r2
 8000a2a:	4094      	lsls	r4, r2
 8000a2c:	4320      	orrs	r0, r4
 8000a2e:	1e42      	subs	r2, r0, #1
 8000a30:	4190      	sbcs	r0, r2
 8000a32:	0005      	movs	r5, r0
 8000a34:	4335      	orrs	r5, r6
 8000a36:	e606      	b.n	8000646 <__aeabi_dadd+0x19e>
 8000a38:	2a00      	cmp	r2, #0
 8000a3a:	d07c      	beq.n	8000b36 <__aeabi_dadd+0x68e>
 8000a3c:	4662      	mov	r2, ip
 8000a3e:	4653      	mov	r3, sl
 8000a40:	08c0      	lsrs	r0, r0, #3
 8000a42:	431a      	orrs	r2, r3
 8000a44:	d100      	bne.n	8000a48 <__aeabi_dadd+0x5a0>
 8000a46:	e6fa      	b.n	800083e <__aeabi_dadd+0x396>
 8000a48:	0762      	lsls	r2, r4, #29
 8000a4a:	4310      	orrs	r0, r2
 8000a4c:	2280      	movs	r2, #128	@ 0x80
 8000a4e:	08e4      	lsrs	r4, r4, #3
 8000a50:	0312      	lsls	r2, r2, #12
 8000a52:	4214      	tst	r4, r2
 8000a54:	d008      	beq.n	8000a68 <__aeabi_dadd+0x5c0>
 8000a56:	08d9      	lsrs	r1, r3, #3
 8000a58:	4211      	tst	r1, r2
 8000a5a:	d105      	bne.n	8000a68 <__aeabi_dadd+0x5c0>
 8000a5c:	4663      	mov	r3, ip
 8000a5e:	08d8      	lsrs	r0, r3, #3
 8000a60:	4653      	mov	r3, sl
 8000a62:	000c      	movs	r4, r1
 8000a64:	075b      	lsls	r3, r3, #29
 8000a66:	4318      	orrs	r0, r3
 8000a68:	0f42      	lsrs	r2, r0, #29
 8000a6a:	00c0      	lsls	r0, r0, #3
 8000a6c:	08c0      	lsrs	r0, r0, #3
 8000a6e:	0752      	lsls	r2, r2, #29
 8000a70:	4302      	orrs	r2, r0
 8000a72:	e6e7      	b.n	8000844 <__aeabi_dadd+0x39c>
 8000a74:	2a00      	cmp	r2, #0
 8000a76:	d100      	bne.n	8000a7a <__aeabi_dadd+0x5d2>
 8000a78:	e72d      	b.n	80008d6 <__aeabi_dadd+0x42e>
 8000a7a:	4663      	mov	r3, ip
 8000a7c:	08d8      	lsrs	r0, r3, #3
 8000a7e:	4653      	mov	r3, sl
 8000a80:	075a      	lsls	r2, r3, #29
 8000a82:	000e      	movs	r6, r1
 8000a84:	4302      	orrs	r2, r0
 8000a86:	08dc      	lsrs	r4, r3, #3
 8000a88:	e6cc      	b.n	8000824 <__aeabi_dadd+0x37c>
 8000a8a:	4663      	mov	r3, ip
 8000a8c:	1a1d      	subs	r5, r3, r0
 8000a8e:	45ac      	cmp	ip, r5
 8000a90:	4192      	sbcs	r2, r2
 8000a92:	4653      	mov	r3, sl
 8000a94:	4252      	negs	r2, r2
 8000a96:	1b1c      	subs	r4, r3, r4
 8000a98:	000e      	movs	r6, r1
 8000a9a:	4688      	mov	r8, r1
 8000a9c:	1aa4      	subs	r4, r4, r2
 8000a9e:	3701      	adds	r7, #1
 8000aa0:	e555      	b.n	800054e <__aeabi_dadd+0xa6>
 8000aa2:	4663      	mov	r3, ip
 8000aa4:	08d9      	lsrs	r1, r3, #3
 8000aa6:	4653      	mov	r3, sl
 8000aa8:	075a      	lsls	r2, r3, #29
 8000aaa:	430a      	orrs	r2, r1
 8000aac:	08dc      	lsrs	r4, r3, #3
 8000aae:	e6c9      	b.n	8000844 <__aeabi_dadd+0x39c>
 8000ab0:	4660      	mov	r0, ip
 8000ab2:	4654      	mov	r4, sl
 8000ab4:	e6d4      	b.n	8000860 <__aeabi_dadd+0x3b8>
 8000ab6:	08c0      	lsrs	r0, r0, #3
 8000ab8:	2a00      	cmp	r2, #0
 8000aba:	d100      	bne.n	8000abe <__aeabi_dadd+0x616>
 8000abc:	e6bf      	b.n	800083e <__aeabi_dadd+0x396>
 8000abe:	0762      	lsls	r2, r4, #29
 8000ac0:	4310      	orrs	r0, r2
 8000ac2:	2280      	movs	r2, #128	@ 0x80
 8000ac4:	08e4      	lsrs	r4, r4, #3
 8000ac6:	0312      	lsls	r2, r2, #12
 8000ac8:	4214      	tst	r4, r2
 8000aca:	d0cd      	beq.n	8000a68 <__aeabi_dadd+0x5c0>
 8000acc:	08dd      	lsrs	r5, r3, #3
 8000ace:	4215      	tst	r5, r2
 8000ad0:	d1ca      	bne.n	8000a68 <__aeabi_dadd+0x5c0>
 8000ad2:	4663      	mov	r3, ip
 8000ad4:	08d8      	lsrs	r0, r3, #3
 8000ad6:	4653      	mov	r3, sl
 8000ad8:	075b      	lsls	r3, r3, #29
 8000ada:	000e      	movs	r6, r1
 8000adc:	002c      	movs	r4, r5
 8000ade:	4318      	orrs	r0, r3
 8000ae0:	e7c2      	b.n	8000a68 <__aeabi_dadd+0x5c0>
 8000ae2:	4663      	mov	r3, ip
 8000ae4:	08d9      	lsrs	r1, r3, #3
 8000ae6:	4653      	mov	r3, sl
 8000ae8:	075a      	lsls	r2, r3, #29
 8000aea:	430a      	orrs	r2, r1
 8000aec:	08dc      	lsrs	r4, r3, #3
 8000aee:	e699      	b.n	8000824 <__aeabi_dadd+0x37c>
 8000af0:	4663      	mov	r3, ip
 8000af2:	08d8      	lsrs	r0, r3, #3
 8000af4:	4653      	mov	r3, sl
 8000af6:	075a      	lsls	r2, r3, #29
 8000af8:	000e      	movs	r6, r1
 8000afa:	4302      	orrs	r2, r0
 8000afc:	08dc      	lsrs	r4, r3, #3
 8000afe:	e6a1      	b.n	8000844 <__aeabi_dadd+0x39c>
 8000b00:	0011      	movs	r1, r2
 8000b02:	0027      	movs	r7, r4
 8000b04:	3920      	subs	r1, #32
 8000b06:	40cf      	lsrs	r7, r1
 8000b08:	2a20      	cmp	r2, #32
 8000b0a:	d003      	beq.n	8000b14 <__aeabi_dadd+0x66c>
 8000b0c:	2140      	movs	r1, #64	@ 0x40
 8000b0e:	1a8a      	subs	r2, r1, r2
 8000b10:	4094      	lsls	r4, r2
 8000b12:	4320      	orrs	r0, r4
 8000b14:	1e42      	subs	r2, r0, #1
 8000b16:	4190      	sbcs	r0, r2
 8000b18:	0005      	movs	r5, r0
 8000b1a:	433d      	orrs	r5, r7
 8000b1c:	e651      	b.n	80007c2 <__aeabi_dadd+0x31a>
 8000b1e:	000c      	movs	r4, r1
 8000b20:	2500      	movs	r5, #0
 8000b22:	2200      	movs	r2, #0
 8000b24:	e558      	b.n	80005d8 <__aeabi_dadd+0x130>
 8000b26:	4460      	add	r0, ip
 8000b28:	4560      	cmp	r0, ip
 8000b2a:	4192      	sbcs	r2, r2
 8000b2c:	4454      	add	r4, sl
 8000b2e:	4252      	negs	r2, r2
 8000b30:	0005      	movs	r5, r0
 8000b32:	18a4      	adds	r4, r4, r2
 8000b34:	e73a      	b.n	80009ac <__aeabi_dadd+0x504>
 8000b36:	4653      	mov	r3, sl
 8000b38:	075a      	lsls	r2, r3, #29
 8000b3a:	4663      	mov	r3, ip
 8000b3c:	08d9      	lsrs	r1, r3, #3
 8000b3e:	4653      	mov	r3, sl
 8000b40:	430a      	orrs	r2, r1
 8000b42:	08dc      	lsrs	r4, r3, #3
 8000b44:	e67e      	b.n	8000844 <__aeabi_dadd+0x39c>
 8000b46:	001a      	movs	r2, r3
 8000b48:	001c      	movs	r4, r3
 8000b4a:	432a      	orrs	r2, r5
 8000b4c:	d000      	beq.n	8000b50 <__aeabi_dadd+0x6a8>
 8000b4e:	e6ab      	b.n	80008a8 <__aeabi_dadd+0x400>
 8000b50:	e6c1      	b.n	80008d6 <__aeabi_dadd+0x42e>
 8000b52:	2120      	movs	r1, #32
 8000b54:	2500      	movs	r5, #0
 8000b56:	1a09      	subs	r1, r1, r0
 8000b58:	e519      	b.n	800058e <__aeabi_dadd+0xe6>
 8000b5a:	2200      	movs	r2, #0
 8000b5c:	2500      	movs	r5, #0
 8000b5e:	4c01      	ldr	r4, [pc, #4]	@ (8000b64 <__aeabi_dadd+0x6bc>)
 8000b60:	e53a      	b.n	80005d8 <__aeabi_dadd+0x130>
 8000b62:	46c0      	nop			@ (mov r8, r8)
 8000b64:	000007ff 	.word	0x000007ff
 8000b68:	ff7fffff 	.word	0xff7fffff
 8000b6c:	000007fe 	.word	0x000007fe

08000b70 <__aeabi_ddiv>:
 8000b70:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000b72:	46de      	mov	lr, fp
 8000b74:	4645      	mov	r5, r8
 8000b76:	4657      	mov	r7, sl
 8000b78:	464e      	mov	r6, r9
 8000b7a:	b5e0      	push	{r5, r6, r7, lr}
 8000b7c:	b087      	sub	sp, #28
 8000b7e:	9200      	str	r2, [sp, #0]
 8000b80:	9301      	str	r3, [sp, #4]
 8000b82:	030b      	lsls	r3, r1, #12
 8000b84:	0b1b      	lsrs	r3, r3, #12
 8000b86:	469b      	mov	fp, r3
 8000b88:	0fca      	lsrs	r2, r1, #31
 8000b8a:	004b      	lsls	r3, r1, #1
 8000b8c:	0004      	movs	r4, r0
 8000b8e:	4680      	mov	r8, r0
 8000b90:	0d5b      	lsrs	r3, r3, #21
 8000b92:	9202      	str	r2, [sp, #8]
 8000b94:	d100      	bne.n	8000b98 <__aeabi_ddiv+0x28>
 8000b96:	e16a      	b.n	8000e6e <__aeabi_ddiv+0x2fe>
 8000b98:	4ad4      	ldr	r2, [pc, #848]	@ (8000eec <__aeabi_ddiv+0x37c>)
 8000b9a:	4293      	cmp	r3, r2
 8000b9c:	d100      	bne.n	8000ba0 <__aeabi_ddiv+0x30>
 8000b9e:	e18c      	b.n	8000eba <__aeabi_ddiv+0x34a>
 8000ba0:	4659      	mov	r1, fp
 8000ba2:	0f42      	lsrs	r2, r0, #29
 8000ba4:	00c9      	lsls	r1, r1, #3
 8000ba6:	430a      	orrs	r2, r1
 8000ba8:	2180      	movs	r1, #128	@ 0x80
 8000baa:	0409      	lsls	r1, r1, #16
 8000bac:	4311      	orrs	r1, r2
 8000bae:	00c2      	lsls	r2, r0, #3
 8000bb0:	4690      	mov	r8, r2
 8000bb2:	4acf      	ldr	r2, [pc, #828]	@ (8000ef0 <__aeabi_ddiv+0x380>)
 8000bb4:	4689      	mov	r9, r1
 8000bb6:	4692      	mov	sl, r2
 8000bb8:	449a      	add	sl, r3
 8000bba:	2300      	movs	r3, #0
 8000bbc:	2400      	movs	r4, #0
 8000bbe:	9303      	str	r3, [sp, #12]
 8000bc0:	9e00      	ldr	r6, [sp, #0]
 8000bc2:	9f01      	ldr	r7, [sp, #4]
 8000bc4:	033b      	lsls	r3, r7, #12
 8000bc6:	0b1b      	lsrs	r3, r3, #12
 8000bc8:	469b      	mov	fp, r3
 8000bca:	007b      	lsls	r3, r7, #1
 8000bcc:	0030      	movs	r0, r6
 8000bce:	0d5b      	lsrs	r3, r3, #21
 8000bd0:	0ffd      	lsrs	r5, r7, #31
 8000bd2:	2b00      	cmp	r3, #0
 8000bd4:	d100      	bne.n	8000bd8 <__aeabi_ddiv+0x68>
 8000bd6:	e128      	b.n	8000e2a <__aeabi_ddiv+0x2ba>
 8000bd8:	4ac4      	ldr	r2, [pc, #784]	@ (8000eec <__aeabi_ddiv+0x37c>)
 8000bda:	4293      	cmp	r3, r2
 8000bdc:	d100      	bne.n	8000be0 <__aeabi_ddiv+0x70>
 8000bde:	e177      	b.n	8000ed0 <__aeabi_ddiv+0x360>
 8000be0:	4659      	mov	r1, fp
 8000be2:	0f72      	lsrs	r2, r6, #29
 8000be4:	00c9      	lsls	r1, r1, #3
 8000be6:	430a      	orrs	r2, r1
 8000be8:	2180      	movs	r1, #128	@ 0x80
 8000bea:	0409      	lsls	r1, r1, #16
 8000bec:	4311      	orrs	r1, r2
 8000bee:	468b      	mov	fp, r1
 8000bf0:	49bf      	ldr	r1, [pc, #764]	@ (8000ef0 <__aeabi_ddiv+0x380>)
 8000bf2:	00f2      	lsls	r2, r6, #3
 8000bf4:	468c      	mov	ip, r1
 8000bf6:	4651      	mov	r1, sl
 8000bf8:	4463      	add	r3, ip
 8000bfa:	1acb      	subs	r3, r1, r3
 8000bfc:	469a      	mov	sl, r3
 8000bfe:	2300      	movs	r3, #0
 8000c00:	9e02      	ldr	r6, [sp, #8]
 8000c02:	406e      	eors	r6, r5
 8000c04:	2c0f      	cmp	r4, #15
 8000c06:	d827      	bhi.n	8000c58 <__aeabi_ddiv+0xe8>
 8000c08:	49ba      	ldr	r1, [pc, #744]	@ (8000ef4 <__aeabi_ddiv+0x384>)
 8000c0a:	00a4      	lsls	r4, r4, #2
 8000c0c:	5909      	ldr	r1, [r1, r4]
 8000c0e:	468f      	mov	pc, r1
 8000c10:	46cb      	mov	fp, r9
 8000c12:	4642      	mov	r2, r8
 8000c14:	9e02      	ldr	r6, [sp, #8]
 8000c16:	9b03      	ldr	r3, [sp, #12]
 8000c18:	2b02      	cmp	r3, #2
 8000c1a:	d016      	beq.n	8000c4a <__aeabi_ddiv+0xda>
 8000c1c:	2b03      	cmp	r3, #3
 8000c1e:	d100      	bne.n	8000c22 <__aeabi_ddiv+0xb2>
 8000c20:	e2a6      	b.n	8001170 <__aeabi_ddiv+0x600>
 8000c22:	2b01      	cmp	r3, #1
 8000c24:	d000      	beq.n	8000c28 <__aeabi_ddiv+0xb8>
 8000c26:	e0df      	b.n	8000de8 <__aeabi_ddiv+0x278>
 8000c28:	2200      	movs	r2, #0
 8000c2a:	2300      	movs	r3, #0
 8000c2c:	2400      	movs	r4, #0
 8000c2e:	4690      	mov	r8, r2
 8000c30:	051b      	lsls	r3, r3, #20
 8000c32:	4323      	orrs	r3, r4
 8000c34:	07f6      	lsls	r6, r6, #31
 8000c36:	4333      	orrs	r3, r6
 8000c38:	4640      	mov	r0, r8
 8000c3a:	0019      	movs	r1, r3
 8000c3c:	b007      	add	sp, #28
 8000c3e:	bcf0      	pop	{r4, r5, r6, r7}
 8000c40:	46bb      	mov	fp, r7
 8000c42:	46b2      	mov	sl, r6
 8000c44:	46a9      	mov	r9, r5
 8000c46:	46a0      	mov	r8, r4
 8000c48:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000c4a:	2200      	movs	r2, #0
 8000c4c:	2400      	movs	r4, #0
 8000c4e:	4690      	mov	r8, r2
 8000c50:	4ba6      	ldr	r3, [pc, #664]	@ (8000eec <__aeabi_ddiv+0x37c>)
 8000c52:	e7ed      	b.n	8000c30 <__aeabi_ddiv+0xc0>
 8000c54:	002e      	movs	r6, r5
 8000c56:	e7df      	b.n	8000c18 <__aeabi_ddiv+0xa8>
 8000c58:	45cb      	cmp	fp, r9
 8000c5a:	d200      	bcs.n	8000c5e <__aeabi_ddiv+0xee>
 8000c5c:	e1d4      	b.n	8001008 <__aeabi_ddiv+0x498>
 8000c5e:	d100      	bne.n	8000c62 <__aeabi_ddiv+0xf2>
 8000c60:	e1cf      	b.n	8001002 <__aeabi_ddiv+0x492>
 8000c62:	2301      	movs	r3, #1
 8000c64:	425b      	negs	r3, r3
 8000c66:	469c      	mov	ip, r3
 8000c68:	4644      	mov	r4, r8
 8000c6a:	4648      	mov	r0, r9
 8000c6c:	2700      	movs	r7, #0
 8000c6e:	44e2      	add	sl, ip
 8000c70:	465b      	mov	r3, fp
 8000c72:	0e15      	lsrs	r5, r2, #24
 8000c74:	021b      	lsls	r3, r3, #8
 8000c76:	431d      	orrs	r5, r3
 8000c78:	0c19      	lsrs	r1, r3, #16
 8000c7a:	042b      	lsls	r3, r5, #16
 8000c7c:	0212      	lsls	r2, r2, #8
 8000c7e:	9500      	str	r5, [sp, #0]
 8000c80:	0c1d      	lsrs	r5, r3, #16
 8000c82:	4691      	mov	r9, r2
 8000c84:	9102      	str	r1, [sp, #8]
 8000c86:	9503      	str	r5, [sp, #12]
 8000c88:	f7ff fac2 	bl	8000210 <__aeabi_uidivmod>
 8000c8c:	0002      	movs	r2, r0
 8000c8e:	436a      	muls	r2, r5
 8000c90:	040b      	lsls	r3, r1, #16
 8000c92:	0c21      	lsrs	r1, r4, #16
 8000c94:	4680      	mov	r8, r0
 8000c96:	4319      	orrs	r1, r3
 8000c98:	428a      	cmp	r2, r1
 8000c9a:	d909      	bls.n	8000cb0 <__aeabi_ddiv+0x140>
 8000c9c:	9d00      	ldr	r5, [sp, #0]
 8000c9e:	2301      	movs	r3, #1
 8000ca0:	46ac      	mov	ip, r5
 8000ca2:	425b      	negs	r3, r3
 8000ca4:	4461      	add	r1, ip
 8000ca6:	469c      	mov	ip, r3
 8000ca8:	44e0      	add	r8, ip
 8000caa:	428d      	cmp	r5, r1
 8000cac:	d800      	bhi.n	8000cb0 <__aeabi_ddiv+0x140>
 8000cae:	e1fb      	b.n	80010a8 <__aeabi_ddiv+0x538>
 8000cb0:	1a88      	subs	r0, r1, r2
 8000cb2:	9902      	ldr	r1, [sp, #8]
 8000cb4:	f7ff faac 	bl	8000210 <__aeabi_uidivmod>
 8000cb8:	9a03      	ldr	r2, [sp, #12]
 8000cba:	0424      	lsls	r4, r4, #16
 8000cbc:	4342      	muls	r2, r0
 8000cbe:	0409      	lsls	r1, r1, #16
 8000cc0:	0c24      	lsrs	r4, r4, #16
 8000cc2:	0003      	movs	r3, r0
 8000cc4:	430c      	orrs	r4, r1
 8000cc6:	42a2      	cmp	r2, r4
 8000cc8:	d906      	bls.n	8000cd8 <__aeabi_ddiv+0x168>
 8000cca:	9900      	ldr	r1, [sp, #0]
 8000ccc:	3b01      	subs	r3, #1
 8000cce:	468c      	mov	ip, r1
 8000cd0:	4464      	add	r4, ip
 8000cd2:	42a1      	cmp	r1, r4
 8000cd4:	d800      	bhi.n	8000cd8 <__aeabi_ddiv+0x168>
 8000cd6:	e1e1      	b.n	800109c <__aeabi_ddiv+0x52c>
 8000cd8:	1aa0      	subs	r0, r4, r2
 8000cda:	4642      	mov	r2, r8
 8000cdc:	0412      	lsls	r2, r2, #16
 8000cde:	431a      	orrs	r2, r3
 8000ce0:	4693      	mov	fp, r2
 8000ce2:	464b      	mov	r3, r9
 8000ce4:	4659      	mov	r1, fp
 8000ce6:	0c1b      	lsrs	r3, r3, #16
 8000ce8:	001d      	movs	r5, r3
 8000cea:	9304      	str	r3, [sp, #16]
 8000cec:	040b      	lsls	r3, r1, #16
 8000cee:	4649      	mov	r1, r9
 8000cf0:	0409      	lsls	r1, r1, #16
 8000cf2:	0c09      	lsrs	r1, r1, #16
 8000cf4:	000c      	movs	r4, r1
 8000cf6:	0c1b      	lsrs	r3, r3, #16
 8000cf8:	435c      	muls	r4, r3
 8000cfa:	0c12      	lsrs	r2, r2, #16
 8000cfc:	436b      	muls	r3, r5
 8000cfe:	4688      	mov	r8, r1
 8000d00:	4351      	muls	r1, r2
 8000d02:	436a      	muls	r2, r5
 8000d04:	0c25      	lsrs	r5, r4, #16
 8000d06:	46ac      	mov	ip, r5
 8000d08:	185b      	adds	r3, r3, r1
 8000d0a:	4463      	add	r3, ip
 8000d0c:	4299      	cmp	r1, r3
 8000d0e:	d903      	bls.n	8000d18 <__aeabi_ddiv+0x1a8>
 8000d10:	2180      	movs	r1, #128	@ 0x80
 8000d12:	0249      	lsls	r1, r1, #9
 8000d14:	468c      	mov	ip, r1
 8000d16:	4462      	add	r2, ip
 8000d18:	0c19      	lsrs	r1, r3, #16
 8000d1a:	0424      	lsls	r4, r4, #16
 8000d1c:	041b      	lsls	r3, r3, #16
 8000d1e:	0c24      	lsrs	r4, r4, #16
 8000d20:	188a      	adds	r2, r1, r2
 8000d22:	191c      	adds	r4, r3, r4
 8000d24:	4290      	cmp	r0, r2
 8000d26:	d302      	bcc.n	8000d2e <__aeabi_ddiv+0x1be>
 8000d28:	d116      	bne.n	8000d58 <__aeabi_ddiv+0x1e8>
 8000d2a:	42a7      	cmp	r7, r4
 8000d2c:	d214      	bcs.n	8000d58 <__aeabi_ddiv+0x1e8>
 8000d2e:	465b      	mov	r3, fp
 8000d30:	9d00      	ldr	r5, [sp, #0]
 8000d32:	3b01      	subs	r3, #1
 8000d34:	444f      	add	r7, r9
 8000d36:	9305      	str	r3, [sp, #20]
 8000d38:	454f      	cmp	r7, r9
 8000d3a:	419b      	sbcs	r3, r3
 8000d3c:	46ac      	mov	ip, r5
 8000d3e:	425b      	negs	r3, r3
 8000d40:	4463      	add	r3, ip
 8000d42:	18c0      	adds	r0, r0, r3
 8000d44:	4285      	cmp	r5, r0
 8000d46:	d300      	bcc.n	8000d4a <__aeabi_ddiv+0x1da>
 8000d48:	e1a1      	b.n	800108e <__aeabi_ddiv+0x51e>
 8000d4a:	4282      	cmp	r2, r0
 8000d4c:	d900      	bls.n	8000d50 <__aeabi_ddiv+0x1e0>
 8000d4e:	e1f6      	b.n	800113e <__aeabi_ddiv+0x5ce>
 8000d50:	d100      	bne.n	8000d54 <__aeabi_ddiv+0x1e4>
 8000d52:	e1f1      	b.n	8001138 <__aeabi_ddiv+0x5c8>
 8000d54:	9b05      	ldr	r3, [sp, #20]
 8000d56:	469b      	mov	fp, r3
 8000d58:	1b3c      	subs	r4, r7, r4
 8000d5a:	42a7      	cmp	r7, r4
 8000d5c:	41bf      	sbcs	r7, r7
 8000d5e:	9d00      	ldr	r5, [sp, #0]
 8000d60:	1a80      	subs	r0, r0, r2
 8000d62:	427f      	negs	r7, r7
 8000d64:	1bc0      	subs	r0, r0, r7
 8000d66:	4285      	cmp	r5, r0
 8000d68:	d100      	bne.n	8000d6c <__aeabi_ddiv+0x1fc>
 8000d6a:	e1d0      	b.n	800110e <__aeabi_ddiv+0x59e>
 8000d6c:	9902      	ldr	r1, [sp, #8]
 8000d6e:	f7ff fa4f 	bl	8000210 <__aeabi_uidivmod>
 8000d72:	9a03      	ldr	r2, [sp, #12]
 8000d74:	040b      	lsls	r3, r1, #16
 8000d76:	4342      	muls	r2, r0
 8000d78:	0c21      	lsrs	r1, r4, #16
 8000d7a:	0007      	movs	r7, r0
 8000d7c:	4319      	orrs	r1, r3
 8000d7e:	428a      	cmp	r2, r1
 8000d80:	d900      	bls.n	8000d84 <__aeabi_ddiv+0x214>
 8000d82:	e178      	b.n	8001076 <__aeabi_ddiv+0x506>
 8000d84:	1a88      	subs	r0, r1, r2
 8000d86:	9902      	ldr	r1, [sp, #8]
 8000d88:	f7ff fa42 	bl	8000210 <__aeabi_uidivmod>
 8000d8c:	9a03      	ldr	r2, [sp, #12]
 8000d8e:	0424      	lsls	r4, r4, #16
 8000d90:	4342      	muls	r2, r0
 8000d92:	0409      	lsls	r1, r1, #16
 8000d94:	0c24      	lsrs	r4, r4, #16
 8000d96:	0003      	movs	r3, r0
 8000d98:	430c      	orrs	r4, r1
 8000d9a:	42a2      	cmp	r2, r4
 8000d9c:	d900      	bls.n	8000da0 <__aeabi_ddiv+0x230>
 8000d9e:	e15d      	b.n	800105c <__aeabi_ddiv+0x4ec>
 8000da0:	4641      	mov	r1, r8
 8000da2:	1aa4      	subs	r4, r4, r2
 8000da4:	043a      	lsls	r2, r7, #16
 8000da6:	431a      	orrs	r2, r3
 8000da8:	9d04      	ldr	r5, [sp, #16]
 8000daa:	0413      	lsls	r3, r2, #16
 8000dac:	0c1b      	lsrs	r3, r3, #16
 8000dae:	4359      	muls	r1, r3
 8000db0:	4647      	mov	r7, r8
 8000db2:	436b      	muls	r3, r5
 8000db4:	469c      	mov	ip, r3
 8000db6:	0c10      	lsrs	r0, r2, #16
 8000db8:	4347      	muls	r7, r0
 8000dba:	0c0b      	lsrs	r3, r1, #16
 8000dbc:	44bc      	add	ip, r7
 8000dbe:	4463      	add	r3, ip
 8000dc0:	4368      	muls	r0, r5
 8000dc2:	429f      	cmp	r7, r3
 8000dc4:	d903      	bls.n	8000dce <__aeabi_ddiv+0x25e>
 8000dc6:	2580      	movs	r5, #128	@ 0x80
 8000dc8:	026d      	lsls	r5, r5, #9
 8000dca:	46ac      	mov	ip, r5
 8000dcc:	4460      	add	r0, ip
 8000dce:	0c1f      	lsrs	r7, r3, #16
 8000dd0:	0409      	lsls	r1, r1, #16
 8000dd2:	041b      	lsls	r3, r3, #16
 8000dd4:	0c09      	lsrs	r1, r1, #16
 8000dd6:	183f      	adds	r7, r7, r0
 8000dd8:	185b      	adds	r3, r3, r1
 8000dda:	42bc      	cmp	r4, r7
 8000ddc:	d200      	bcs.n	8000de0 <__aeabi_ddiv+0x270>
 8000dde:	e102      	b.n	8000fe6 <__aeabi_ddiv+0x476>
 8000de0:	d100      	bne.n	8000de4 <__aeabi_ddiv+0x274>
 8000de2:	e0fd      	b.n	8000fe0 <__aeabi_ddiv+0x470>
 8000de4:	2301      	movs	r3, #1
 8000de6:	431a      	orrs	r2, r3
 8000de8:	4b43      	ldr	r3, [pc, #268]	@ (8000ef8 <__aeabi_ddiv+0x388>)
 8000dea:	4453      	add	r3, sl
 8000dec:	2b00      	cmp	r3, #0
 8000dee:	dc00      	bgt.n	8000df2 <__aeabi_ddiv+0x282>
 8000df0:	e0ae      	b.n	8000f50 <__aeabi_ddiv+0x3e0>
 8000df2:	0751      	lsls	r1, r2, #29
 8000df4:	d000      	beq.n	8000df8 <__aeabi_ddiv+0x288>
 8000df6:	e198      	b.n	800112a <__aeabi_ddiv+0x5ba>
 8000df8:	4659      	mov	r1, fp
 8000dfa:	01c9      	lsls	r1, r1, #7
 8000dfc:	d506      	bpl.n	8000e0c <__aeabi_ddiv+0x29c>
 8000dfe:	4659      	mov	r1, fp
 8000e00:	4b3e      	ldr	r3, [pc, #248]	@ (8000efc <__aeabi_ddiv+0x38c>)
 8000e02:	4019      	ands	r1, r3
 8000e04:	2380      	movs	r3, #128	@ 0x80
 8000e06:	468b      	mov	fp, r1
 8000e08:	00db      	lsls	r3, r3, #3
 8000e0a:	4453      	add	r3, sl
 8000e0c:	493c      	ldr	r1, [pc, #240]	@ (8000f00 <__aeabi_ddiv+0x390>)
 8000e0e:	428b      	cmp	r3, r1
 8000e10:	dd00      	ble.n	8000e14 <__aeabi_ddiv+0x2a4>
 8000e12:	e71a      	b.n	8000c4a <__aeabi_ddiv+0xda>
 8000e14:	4659      	mov	r1, fp
 8000e16:	08d2      	lsrs	r2, r2, #3
 8000e18:	0749      	lsls	r1, r1, #29
 8000e1a:	4311      	orrs	r1, r2
 8000e1c:	465a      	mov	r2, fp
 8000e1e:	055b      	lsls	r3, r3, #21
 8000e20:	0254      	lsls	r4, r2, #9
 8000e22:	4688      	mov	r8, r1
 8000e24:	0b24      	lsrs	r4, r4, #12
 8000e26:	0d5b      	lsrs	r3, r3, #21
 8000e28:	e702      	b.n	8000c30 <__aeabi_ddiv+0xc0>
 8000e2a:	465a      	mov	r2, fp
 8000e2c:	9b00      	ldr	r3, [sp, #0]
 8000e2e:	431a      	orrs	r2, r3
 8000e30:	d100      	bne.n	8000e34 <__aeabi_ddiv+0x2c4>
 8000e32:	e07e      	b.n	8000f32 <__aeabi_ddiv+0x3c2>
 8000e34:	465b      	mov	r3, fp
 8000e36:	2b00      	cmp	r3, #0
 8000e38:	d100      	bne.n	8000e3c <__aeabi_ddiv+0x2cc>
 8000e3a:	e100      	b.n	800103e <__aeabi_ddiv+0x4ce>
 8000e3c:	4658      	mov	r0, fp
 8000e3e:	f001 f9a9 	bl	8002194 <__clzsi2>
 8000e42:	0002      	movs	r2, r0
 8000e44:	0003      	movs	r3, r0
 8000e46:	3a0b      	subs	r2, #11
 8000e48:	271d      	movs	r7, #29
 8000e4a:	9e00      	ldr	r6, [sp, #0]
 8000e4c:	1aba      	subs	r2, r7, r2
 8000e4e:	0019      	movs	r1, r3
 8000e50:	4658      	mov	r0, fp
 8000e52:	40d6      	lsrs	r6, r2
 8000e54:	3908      	subs	r1, #8
 8000e56:	4088      	lsls	r0, r1
 8000e58:	0032      	movs	r2, r6
 8000e5a:	4302      	orrs	r2, r0
 8000e5c:	4693      	mov	fp, r2
 8000e5e:	9a00      	ldr	r2, [sp, #0]
 8000e60:	408a      	lsls	r2, r1
 8000e62:	4928      	ldr	r1, [pc, #160]	@ (8000f04 <__aeabi_ddiv+0x394>)
 8000e64:	4453      	add	r3, sl
 8000e66:	468a      	mov	sl, r1
 8000e68:	449a      	add	sl, r3
 8000e6a:	2300      	movs	r3, #0
 8000e6c:	e6c8      	b.n	8000c00 <__aeabi_ddiv+0x90>
 8000e6e:	465b      	mov	r3, fp
 8000e70:	4303      	orrs	r3, r0
 8000e72:	4699      	mov	r9, r3
 8000e74:	d056      	beq.n	8000f24 <__aeabi_ddiv+0x3b4>
 8000e76:	465b      	mov	r3, fp
 8000e78:	2b00      	cmp	r3, #0
 8000e7a:	d100      	bne.n	8000e7e <__aeabi_ddiv+0x30e>
 8000e7c:	e0cd      	b.n	800101a <__aeabi_ddiv+0x4aa>
 8000e7e:	4658      	mov	r0, fp
 8000e80:	f001 f988 	bl	8002194 <__clzsi2>
 8000e84:	230b      	movs	r3, #11
 8000e86:	425b      	negs	r3, r3
 8000e88:	469c      	mov	ip, r3
 8000e8a:	0002      	movs	r2, r0
 8000e8c:	4484      	add	ip, r0
 8000e8e:	4666      	mov	r6, ip
 8000e90:	231d      	movs	r3, #29
 8000e92:	1b9b      	subs	r3, r3, r6
 8000e94:	0026      	movs	r6, r4
 8000e96:	0011      	movs	r1, r2
 8000e98:	4658      	mov	r0, fp
 8000e9a:	40de      	lsrs	r6, r3
 8000e9c:	3908      	subs	r1, #8
 8000e9e:	4088      	lsls	r0, r1
 8000ea0:	0033      	movs	r3, r6
 8000ea2:	4303      	orrs	r3, r0
 8000ea4:	4699      	mov	r9, r3
 8000ea6:	0023      	movs	r3, r4
 8000ea8:	408b      	lsls	r3, r1
 8000eaa:	4698      	mov	r8, r3
 8000eac:	4b16      	ldr	r3, [pc, #88]	@ (8000f08 <__aeabi_ddiv+0x398>)
 8000eae:	2400      	movs	r4, #0
 8000eb0:	1a9b      	subs	r3, r3, r2
 8000eb2:	469a      	mov	sl, r3
 8000eb4:	2300      	movs	r3, #0
 8000eb6:	9303      	str	r3, [sp, #12]
 8000eb8:	e682      	b.n	8000bc0 <__aeabi_ddiv+0x50>
 8000eba:	465a      	mov	r2, fp
 8000ebc:	4302      	orrs	r2, r0
 8000ebe:	4691      	mov	r9, r2
 8000ec0:	d12a      	bne.n	8000f18 <__aeabi_ddiv+0x3a8>
 8000ec2:	2200      	movs	r2, #0
 8000ec4:	469a      	mov	sl, r3
 8000ec6:	2302      	movs	r3, #2
 8000ec8:	4690      	mov	r8, r2
 8000eca:	2408      	movs	r4, #8
 8000ecc:	9303      	str	r3, [sp, #12]
 8000ece:	e677      	b.n	8000bc0 <__aeabi_ddiv+0x50>
 8000ed0:	465a      	mov	r2, fp
 8000ed2:	9b00      	ldr	r3, [sp, #0]
 8000ed4:	431a      	orrs	r2, r3
 8000ed6:	4b0d      	ldr	r3, [pc, #52]	@ (8000f0c <__aeabi_ddiv+0x39c>)
 8000ed8:	469c      	mov	ip, r3
 8000eda:	44e2      	add	sl, ip
 8000edc:	2a00      	cmp	r2, #0
 8000ede:	d117      	bne.n	8000f10 <__aeabi_ddiv+0x3a0>
 8000ee0:	2302      	movs	r3, #2
 8000ee2:	431c      	orrs	r4, r3
 8000ee4:	2300      	movs	r3, #0
 8000ee6:	469b      	mov	fp, r3
 8000ee8:	3302      	adds	r3, #2
 8000eea:	e689      	b.n	8000c00 <__aeabi_ddiv+0x90>
 8000eec:	000007ff 	.word	0x000007ff
 8000ef0:	fffffc01 	.word	0xfffffc01
 8000ef4:	08005a08 	.word	0x08005a08
 8000ef8:	000003ff 	.word	0x000003ff
 8000efc:	feffffff 	.word	0xfeffffff
 8000f00:	000007fe 	.word	0x000007fe
 8000f04:	000003f3 	.word	0x000003f3
 8000f08:	fffffc0d 	.word	0xfffffc0d
 8000f0c:	fffff801 	.word	0xfffff801
 8000f10:	2303      	movs	r3, #3
 8000f12:	0032      	movs	r2, r6
 8000f14:	431c      	orrs	r4, r3
 8000f16:	e673      	b.n	8000c00 <__aeabi_ddiv+0x90>
 8000f18:	469a      	mov	sl, r3
 8000f1a:	2303      	movs	r3, #3
 8000f1c:	46d9      	mov	r9, fp
 8000f1e:	240c      	movs	r4, #12
 8000f20:	9303      	str	r3, [sp, #12]
 8000f22:	e64d      	b.n	8000bc0 <__aeabi_ddiv+0x50>
 8000f24:	2300      	movs	r3, #0
 8000f26:	4698      	mov	r8, r3
 8000f28:	469a      	mov	sl, r3
 8000f2a:	3301      	adds	r3, #1
 8000f2c:	2404      	movs	r4, #4
 8000f2e:	9303      	str	r3, [sp, #12]
 8000f30:	e646      	b.n	8000bc0 <__aeabi_ddiv+0x50>
 8000f32:	2301      	movs	r3, #1
 8000f34:	431c      	orrs	r4, r3
 8000f36:	2300      	movs	r3, #0
 8000f38:	469b      	mov	fp, r3
 8000f3a:	3301      	adds	r3, #1
 8000f3c:	e660      	b.n	8000c00 <__aeabi_ddiv+0x90>
 8000f3e:	2300      	movs	r3, #0
 8000f40:	2480      	movs	r4, #128	@ 0x80
 8000f42:	4698      	mov	r8, r3
 8000f44:	2600      	movs	r6, #0
 8000f46:	4b92      	ldr	r3, [pc, #584]	@ (8001190 <__aeabi_ddiv+0x620>)
 8000f48:	0324      	lsls	r4, r4, #12
 8000f4a:	e671      	b.n	8000c30 <__aeabi_ddiv+0xc0>
 8000f4c:	2201      	movs	r2, #1
 8000f4e:	4252      	negs	r2, r2
 8000f50:	2101      	movs	r1, #1
 8000f52:	1ac9      	subs	r1, r1, r3
 8000f54:	2938      	cmp	r1, #56	@ 0x38
 8000f56:	dd00      	ble.n	8000f5a <__aeabi_ddiv+0x3ea>
 8000f58:	e666      	b.n	8000c28 <__aeabi_ddiv+0xb8>
 8000f5a:	291f      	cmp	r1, #31
 8000f5c:	dc00      	bgt.n	8000f60 <__aeabi_ddiv+0x3f0>
 8000f5e:	e0ab      	b.n	80010b8 <__aeabi_ddiv+0x548>
 8000f60:	201f      	movs	r0, #31
 8000f62:	4240      	negs	r0, r0
 8000f64:	1ac3      	subs	r3, r0, r3
 8000f66:	4658      	mov	r0, fp
 8000f68:	40d8      	lsrs	r0, r3
 8000f6a:	0003      	movs	r3, r0
 8000f6c:	2920      	cmp	r1, #32
 8000f6e:	d004      	beq.n	8000f7a <__aeabi_ddiv+0x40a>
 8000f70:	4658      	mov	r0, fp
 8000f72:	4988      	ldr	r1, [pc, #544]	@ (8001194 <__aeabi_ddiv+0x624>)
 8000f74:	4451      	add	r1, sl
 8000f76:	4088      	lsls	r0, r1
 8000f78:	4302      	orrs	r2, r0
 8000f7a:	1e51      	subs	r1, r2, #1
 8000f7c:	418a      	sbcs	r2, r1
 8000f7e:	431a      	orrs	r2, r3
 8000f80:	2307      	movs	r3, #7
 8000f82:	0019      	movs	r1, r3
 8000f84:	2400      	movs	r4, #0
 8000f86:	4011      	ands	r1, r2
 8000f88:	4213      	tst	r3, r2
 8000f8a:	d00c      	beq.n	8000fa6 <__aeabi_ddiv+0x436>
 8000f8c:	230f      	movs	r3, #15
 8000f8e:	4013      	ands	r3, r2
 8000f90:	2b04      	cmp	r3, #4
 8000f92:	d100      	bne.n	8000f96 <__aeabi_ddiv+0x426>
 8000f94:	e0f9      	b.n	800118a <__aeabi_ddiv+0x61a>
 8000f96:	1d11      	adds	r1, r2, #4
 8000f98:	4291      	cmp	r1, r2
 8000f9a:	419b      	sbcs	r3, r3
 8000f9c:	000a      	movs	r2, r1
 8000f9e:	425b      	negs	r3, r3
 8000fa0:	0759      	lsls	r1, r3, #29
 8000fa2:	025b      	lsls	r3, r3, #9
 8000fa4:	0b1c      	lsrs	r4, r3, #12
 8000fa6:	08d2      	lsrs	r2, r2, #3
 8000fa8:	430a      	orrs	r2, r1
 8000faa:	4690      	mov	r8, r2
 8000fac:	2300      	movs	r3, #0
 8000fae:	e63f      	b.n	8000c30 <__aeabi_ddiv+0xc0>
 8000fb0:	2480      	movs	r4, #128	@ 0x80
 8000fb2:	464b      	mov	r3, r9
 8000fb4:	0324      	lsls	r4, r4, #12
 8000fb6:	4223      	tst	r3, r4
 8000fb8:	d009      	beq.n	8000fce <__aeabi_ddiv+0x45e>
 8000fba:	465b      	mov	r3, fp
 8000fbc:	4223      	tst	r3, r4
 8000fbe:	d106      	bne.n	8000fce <__aeabi_ddiv+0x45e>
 8000fc0:	431c      	orrs	r4, r3
 8000fc2:	0324      	lsls	r4, r4, #12
 8000fc4:	002e      	movs	r6, r5
 8000fc6:	4690      	mov	r8, r2
 8000fc8:	4b71      	ldr	r3, [pc, #452]	@ (8001190 <__aeabi_ddiv+0x620>)
 8000fca:	0b24      	lsrs	r4, r4, #12
 8000fcc:	e630      	b.n	8000c30 <__aeabi_ddiv+0xc0>
 8000fce:	2480      	movs	r4, #128	@ 0x80
 8000fd0:	464b      	mov	r3, r9
 8000fd2:	0324      	lsls	r4, r4, #12
 8000fd4:	431c      	orrs	r4, r3
 8000fd6:	0324      	lsls	r4, r4, #12
 8000fd8:	9e02      	ldr	r6, [sp, #8]
 8000fda:	4b6d      	ldr	r3, [pc, #436]	@ (8001190 <__aeabi_ddiv+0x620>)
 8000fdc:	0b24      	lsrs	r4, r4, #12
 8000fde:	e627      	b.n	8000c30 <__aeabi_ddiv+0xc0>
 8000fe0:	2b00      	cmp	r3, #0
 8000fe2:	d100      	bne.n	8000fe6 <__aeabi_ddiv+0x476>
 8000fe4:	e700      	b.n	8000de8 <__aeabi_ddiv+0x278>
 8000fe6:	9800      	ldr	r0, [sp, #0]
 8000fe8:	1e51      	subs	r1, r2, #1
 8000fea:	4684      	mov	ip, r0
 8000fec:	4464      	add	r4, ip
 8000fee:	4284      	cmp	r4, r0
 8000ff0:	d200      	bcs.n	8000ff4 <__aeabi_ddiv+0x484>
 8000ff2:	e084      	b.n	80010fe <__aeabi_ddiv+0x58e>
 8000ff4:	42bc      	cmp	r4, r7
 8000ff6:	d200      	bcs.n	8000ffa <__aeabi_ddiv+0x48a>
 8000ff8:	e0ae      	b.n	8001158 <__aeabi_ddiv+0x5e8>
 8000ffa:	d100      	bne.n	8000ffe <__aeabi_ddiv+0x48e>
 8000ffc:	e0c1      	b.n	8001182 <__aeabi_ddiv+0x612>
 8000ffe:	000a      	movs	r2, r1
 8001000:	e6f0      	b.n	8000de4 <__aeabi_ddiv+0x274>
 8001002:	4542      	cmp	r2, r8
 8001004:	d900      	bls.n	8001008 <__aeabi_ddiv+0x498>
 8001006:	e62c      	b.n	8000c62 <__aeabi_ddiv+0xf2>
 8001008:	464b      	mov	r3, r9
 800100a:	07dc      	lsls	r4, r3, #31
 800100c:	0858      	lsrs	r0, r3, #1
 800100e:	4643      	mov	r3, r8
 8001010:	085b      	lsrs	r3, r3, #1
 8001012:	431c      	orrs	r4, r3
 8001014:	4643      	mov	r3, r8
 8001016:	07df      	lsls	r7, r3, #31
 8001018:	e62a      	b.n	8000c70 <__aeabi_ddiv+0x100>
 800101a:	f001 f8bb 	bl	8002194 <__clzsi2>
 800101e:	2315      	movs	r3, #21
 8001020:	469c      	mov	ip, r3
 8001022:	4484      	add	ip, r0
 8001024:	0002      	movs	r2, r0
 8001026:	4663      	mov	r3, ip
 8001028:	3220      	adds	r2, #32
 800102a:	2b1c      	cmp	r3, #28
 800102c:	dc00      	bgt.n	8001030 <__aeabi_ddiv+0x4c0>
 800102e:	e72e      	b.n	8000e8e <__aeabi_ddiv+0x31e>
 8001030:	0023      	movs	r3, r4
 8001032:	3808      	subs	r0, #8
 8001034:	4083      	lsls	r3, r0
 8001036:	4699      	mov	r9, r3
 8001038:	2300      	movs	r3, #0
 800103a:	4698      	mov	r8, r3
 800103c:	e736      	b.n	8000eac <__aeabi_ddiv+0x33c>
 800103e:	f001 f8a9 	bl	8002194 <__clzsi2>
 8001042:	0002      	movs	r2, r0
 8001044:	0003      	movs	r3, r0
 8001046:	3215      	adds	r2, #21
 8001048:	3320      	adds	r3, #32
 800104a:	2a1c      	cmp	r2, #28
 800104c:	dc00      	bgt.n	8001050 <__aeabi_ddiv+0x4e0>
 800104e:	e6fb      	b.n	8000e48 <__aeabi_ddiv+0x2d8>
 8001050:	9900      	ldr	r1, [sp, #0]
 8001052:	3808      	subs	r0, #8
 8001054:	4081      	lsls	r1, r0
 8001056:	2200      	movs	r2, #0
 8001058:	468b      	mov	fp, r1
 800105a:	e702      	b.n	8000e62 <__aeabi_ddiv+0x2f2>
 800105c:	9900      	ldr	r1, [sp, #0]
 800105e:	3b01      	subs	r3, #1
 8001060:	468c      	mov	ip, r1
 8001062:	4464      	add	r4, ip
 8001064:	42a1      	cmp	r1, r4
 8001066:	d900      	bls.n	800106a <__aeabi_ddiv+0x4fa>
 8001068:	e69a      	b.n	8000da0 <__aeabi_ddiv+0x230>
 800106a:	42a2      	cmp	r2, r4
 800106c:	d800      	bhi.n	8001070 <__aeabi_ddiv+0x500>
 800106e:	e697      	b.n	8000da0 <__aeabi_ddiv+0x230>
 8001070:	1e83      	subs	r3, r0, #2
 8001072:	4464      	add	r4, ip
 8001074:	e694      	b.n	8000da0 <__aeabi_ddiv+0x230>
 8001076:	46ac      	mov	ip, r5
 8001078:	4461      	add	r1, ip
 800107a:	3f01      	subs	r7, #1
 800107c:	428d      	cmp	r5, r1
 800107e:	d900      	bls.n	8001082 <__aeabi_ddiv+0x512>
 8001080:	e680      	b.n	8000d84 <__aeabi_ddiv+0x214>
 8001082:	428a      	cmp	r2, r1
 8001084:	d800      	bhi.n	8001088 <__aeabi_ddiv+0x518>
 8001086:	e67d      	b.n	8000d84 <__aeabi_ddiv+0x214>
 8001088:	1e87      	subs	r7, r0, #2
 800108a:	4461      	add	r1, ip
 800108c:	e67a      	b.n	8000d84 <__aeabi_ddiv+0x214>
 800108e:	4285      	cmp	r5, r0
 8001090:	d000      	beq.n	8001094 <__aeabi_ddiv+0x524>
 8001092:	e65f      	b.n	8000d54 <__aeabi_ddiv+0x1e4>
 8001094:	45b9      	cmp	r9, r7
 8001096:	d900      	bls.n	800109a <__aeabi_ddiv+0x52a>
 8001098:	e65c      	b.n	8000d54 <__aeabi_ddiv+0x1e4>
 800109a:	e656      	b.n	8000d4a <__aeabi_ddiv+0x1da>
 800109c:	42a2      	cmp	r2, r4
 800109e:	d800      	bhi.n	80010a2 <__aeabi_ddiv+0x532>
 80010a0:	e61a      	b.n	8000cd8 <__aeabi_ddiv+0x168>
 80010a2:	1e83      	subs	r3, r0, #2
 80010a4:	4464      	add	r4, ip
 80010a6:	e617      	b.n	8000cd8 <__aeabi_ddiv+0x168>
 80010a8:	428a      	cmp	r2, r1
 80010aa:	d800      	bhi.n	80010ae <__aeabi_ddiv+0x53e>
 80010ac:	e600      	b.n	8000cb0 <__aeabi_ddiv+0x140>
 80010ae:	46ac      	mov	ip, r5
 80010b0:	1e83      	subs	r3, r0, #2
 80010b2:	4698      	mov	r8, r3
 80010b4:	4461      	add	r1, ip
 80010b6:	e5fb      	b.n	8000cb0 <__aeabi_ddiv+0x140>
 80010b8:	4837      	ldr	r0, [pc, #220]	@ (8001198 <__aeabi_ddiv+0x628>)
 80010ba:	0014      	movs	r4, r2
 80010bc:	4450      	add	r0, sl
 80010be:	4082      	lsls	r2, r0
 80010c0:	465b      	mov	r3, fp
 80010c2:	0017      	movs	r7, r2
 80010c4:	4083      	lsls	r3, r0
 80010c6:	40cc      	lsrs	r4, r1
 80010c8:	1e7a      	subs	r2, r7, #1
 80010ca:	4197      	sbcs	r7, r2
 80010cc:	4323      	orrs	r3, r4
 80010ce:	433b      	orrs	r3, r7
 80010d0:	001a      	movs	r2, r3
 80010d2:	465b      	mov	r3, fp
 80010d4:	40cb      	lsrs	r3, r1
 80010d6:	0751      	lsls	r1, r2, #29
 80010d8:	d009      	beq.n	80010ee <__aeabi_ddiv+0x57e>
 80010da:	210f      	movs	r1, #15
 80010dc:	4011      	ands	r1, r2
 80010de:	2904      	cmp	r1, #4
 80010e0:	d005      	beq.n	80010ee <__aeabi_ddiv+0x57e>
 80010e2:	1d11      	adds	r1, r2, #4
 80010e4:	4291      	cmp	r1, r2
 80010e6:	4192      	sbcs	r2, r2
 80010e8:	4252      	negs	r2, r2
 80010ea:	189b      	adds	r3, r3, r2
 80010ec:	000a      	movs	r2, r1
 80010ee:	0219      	lsls	r1, r3, #8
 80010f0:	d400      	bmi.n	80010f4 <__aeabi_ddiv+0x584>
 80010f2:	e755      	b.n	8000fa0 <__aeabi_ddiv+0x430>
 80010f4:	2200      	movs	r2, #0
 80010f6:	2301      	movs	r3, #1
 80010f8:	2400      	movs	r4, #0
 80010fa:	4690      	mov	r8, r2
 80010fc:	e598      	b.n	8000c30 <__aeabi_ddiv+0xc0>
 80010fe:	000a      	movs	r2, r1
 8001100:	42bc      	cmp	r4, r7
 8001102:	d000      	beq.n	8001106 <__aeabi_ddiv+0x596>
 8001104:	e66e      	b.n	8000de4 <__aeabi_ddiv+0x274>
 8001106:	454b      	cmp	r3, r9
 8001108:	d000      	beq.n	800110c <__aeabi_ddiv+0x59c>
 800110a:	e66b      	b.n	8000de4 <__aeabi_ddiv+0x274>
 800110c:	e66c      	b.n	8000de8 <__aeabi_ddiv+0x278>
 800110e:	4b23      	ldr	r3, [pc, #140]	@ (800119c <__aeabi_ddiv+0x62c>)
 8001110:	4a23      	ldr	r2, [pc, #140]	@ (80011a0 <__aeabi_ddiv+0x630>)
 8001112:	4453      	add	r3, sl
 8001114:	4592      	cmp	sl, r2
 8001116:	da00      	bge.n	800111a <__aeabi_ddiv+0x5aa>
 8001118:	e718      	b.n	8000f4c <__aeabi_ddiv+0x3dc>
 800111a:	2101      	movs	r1, #1
 800111c:	4249      	negs	r1, r1
 800111e:	1d0a      	adds	r2, r1, #4
 8001120:	428a      	cmp	r2, r1
 8001122:	4189      	sbcs	r1, r1
 8001124:	4249      	negs	r1, r1
 8001126:	448b      	add	fp, r1
 8001128:	e666      	b.n	8000df8 <__aeabi_ddiv+0x288>
 800112a:	210f      	movs	r1, #15
 800112c:	4011      	ands	r1, r2
 800112e:	2904      	cmp	r1, #4
 8001130:	d100      	bne.n	8001134 <__aeabi_ddiv+0x5c4>
 8001132:	e661      	b.n	8000df8 <__aeabi_ddiv+0x288>
 8001134:	0011      	movs	r1, r2
 8001136:	e7f2      	b.n	800111e <__aeabi_ddiv+0x5ae>
 8001138:	42bc      	cmp	r4, r7
 800113a:	d800      	bhi.n	800113e <__aeabi_ddiv+0x5ce>
 800113c:	e60a      	b.n	8000d54 <__aeabi_ddiv+0x1e4>
 800113e:	2302      	movs	r3, #2
 8001140:	425b      	negs	r3, r3
 8001142:	469c      	mov	ip, r3
 8001144:	9900      	ldr	r1, [sp, #0]
 8001146:	444f      	add	r7, r9
 8001148:	454f      	cmp	r7, r9
 800114a:	419b      	sbcs	r3, r3
 800114c:	44e3      	add	fp, ip
 800114e:	468c      	mov	ip, r1
 8001150:	425b      	negs	r3, r3
 8001152:	4463      	add	r3, ip
 8001154:	18c0      	adds	r0, r0, r3
 8001156:	e5ff      	b.n	8000d58 <__aeabi_ddiv+0x1e8>
 8001158:	4649      	mov	r1, r9
 800115a:	9d00      	ldr	r5, [sp, #0]
 800115c:	0048      	lsls	r0, r1, #1
 800115e:	4548      	cmp	r0, r9
 8001160:	4189      	sbcs	r1, r1
 8001162:	46ac      	mov	ip, r5
 8001164:	4249      	negs	r1, r1
 8001166:	4461      	add	r1, ip
 8001168:	4681      	mov	r9, r0
 800116a:	3a02      	subs	r2, #2
 800116c:	1864      	adds	r4, r4, r1
 800116e:	e7c7      	b.n	8001100 <__aeabi_ddiv+0x590>
 8001170:	2480      	movs	r4, #128	@ 0x80
 8001172:	465b      	mov	r3, fp
 8001174:	0324      	lsls	r4, r4, #12
 8001176:	431c      	orrs	r4, r3
 8001178:	0324      	lsls	r4, r4, #12
 800117a:	4690      	mov	r8, r2
 800117c:	4b04      	ldr	r3, [pc, #16]	@ (8001190 <__aeabi_ddiv+0x620>)
 800117e:	0b24      	lsrs	r4, r4, #12
 8001180:	e556      	b.n	8000c30 <__aeabi_ddiv+0xc0>
 8001182:	4599      	cmp	r9, r3
 8001184:	d3e8      	bcc.n	8001158 <__aeabi_ddiv+0x5e8>
 8001186:	000a      	movs	r2, r1
 8001188:	e7bd      	b.n	8001106 <__aeabi_ddiv+0x596>
 800118a:	2300      	movs	r3, #0
 800118c:	e708      	b.n	8000fa0 <__aeabi_ddiv+0x430>
 800118e:	46c0      	nop			@ (mov r8, r8)
 8001190:	000007ff 	.word	0x000007ff
 8001194:	0000043e 	.word	0x0000043e
 8001198:	0000041e 	.word	0x0000041e
 800119c:	000003ff 	.word	0x000003ff
 80011a0:	fffffc02 	.word	0xfffffc02

080011a4 <__eqdf2>:
 80011a4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80011a6:	4657      	mov	r7, sl
 80011a8:	46de      	mov	lr, fp
 80011aa:	464e      	mov	r6, r9
 80011ac:	4645      	mov	r5, r8
 80011ae:	b5e0      	push	{r5, r6, r7, lr}
 80011b0:	000d      	movs	r5, r1
 80011b2:	0004      	movs	r4, r0
 80011b4:	0fe8      	lsrs	r0, r5, #31
 80011b6:	4683      	mov	fp, r0
 80011b8:	0309      	lsls	r1, r1, #12
 80011ba:	0fd8      	lsrs	r0, r3, #31
 80011bc:	0b09      	lsrs	r1, r1, #12
 80011be:	4682      	mov	sl, r0
 80011c0:	4819      	ldr	r0, [pc, #100]	@ (8001228 <__eqdf2+0x84>)
 80011c2:	468c      	mov	ip, r1
 80011c4:	031f      	lsls	r7, r3, #12
 80011c6:	0069      	lsls	r1, r5, #1
 80011c8:	005e      	lsls	r6, r3, #1
 80011ca:	0d49      	lsrs	r1, r1, #21
 80011cc:	0b3f      	lsrs	r7, r7, #12
 80011ce:	0d76      	lsrs	r6, r6, #21
 80011d0:	4281      	cmp	r1, r0
 80011d2:	d018      	beq.n	8001206 <__eqdf2+0x62>
 80011d4:	4286      	cmp	r6, r0
 80011d6:	d00f      	beq.n	80011f8 <__eqdf2+0x54>
 80011d8:	2001      	movs	r0, #1
 80011da:	42b1      	cmp	r1, r6
 80011dc:	d10d      	bne.n	80011fa <__eqdf2+0x56>
 80011de:	45bc      	cmp	ip, r7
 80011e0:	d10b      	bne.n	80011fa <__eqdf2+0x56>
 80011e2:	4294      	cmp	r4, r2
 80011e4:	d109      	bne.n	80011fa <__eqdf2+0x56>
 80011e6:	45d3      	cmp	fp, sl
 80011e8:	d01c      	beq.n	8001224 <__eqdf2+0x80>
 80011ea:	2900      	cmp	r1, #0
 80011ec:	d105      	bne.n	80011fa <__eqdf2+0x56>
 80011ee:	4660      	mov	r0, ip
 80011f0:	4320      	orrs	r0, r4
 80011f2:	1e43      	subs	r3, r0, #1
 80011f4:	4198      	sbcs	r0, r3
 80011f6:	e000      	b.n	80011fa <__eqdf2+0x56>
 80011f8:	2001      	movs	r0, #1
 80011fa:	bcf0      	pop	{r4, r5, r6, r7}
 80011fc:	46bb      	mov	fp, r7
 80011fe:	46b2      	mov	sl, r6
 8001200:	46a9      	mov	r9, r5
 8001202:	46a0      	mov	r8, r4
 8001204:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001206:	2001      	movs	r0, #1
 8001208:	428e      	cmp	r6, r1
 800120a:	d1f6      	bne.n	80011fa <__eqdf2+0x56>
 800120c:	4661      	mov	r1, ip
 800120e:	4339      	orrs	r1, r7
 8001210:	000f      	movs	r7, r1
 8001212:	4317      	orrs	r7, r2
 8001214:	4327      	orrs	r7, r4
 8001216:	d1f0      	bne.n	80011fa <__eqdf2+0x56>
 8001218:	465b      	mov	r3, fp
 800121a:	4652      	mov	r2, sl
 800121c:	1a98      	subs	r0, r3, r2
 800121e:	1e43      	subs	r3, r0, #1
 8001220:	4198      	sbcs	r0, r3
 8001222:	e7ea      	b.n	80011fa <__eqdf2+0x56>
 8001224:	2000      	movs	r0, #0
 8001226:	e7e8      	b.n	80011fa <__eqdf2+0x56>
 8001228:	000007ff 	.word	0x000007ff

0800122c <__gedf2>:
 800122c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800122e:	4657      	mov	r7, sl
 8001230:	464e      	mov	r6, r9
 8001232:	4645      	mov	r5, r8
 8001234:	46de      	mov	lr, fp
 8001236:	b5e0      	push	{r5, r6, r7, lr}
 8001238:	000d      	movs	r5, r1
 800123a:	030f      	lsls	r7, r1, #12
 800123c:	0b39      	lsrs	r1, r7, #12
 800123e:	b083      	sub	sp, #12
 8001240:	0004      	movs	r4, r0
 8001242:	4680      	mov	r8, r0
 8001244:	9101      	str	r1, [sp, #4]
 8001246:	0058      	lsls	r0, r3, #1
 8001248:	0fe9      	lsrs	r1, r5, #31
 800124a:	4f31      	ldr	r7, [pc, #196]	@ (8001310 <__gedf2+0xe4>)
 800124c:	0d40      	lsrs	r0, r0, #21
 800124e:	468c      	mov	ip, r1
 8001250:	006e      	lsls	r6, r5, #1
 8001252:	0319      	lsls	r1, r3, #12
 8001254:	4682      	mov	sl, r0
 8001256:	4691      	mov	r9, r2
 8001258:	0d76      	lsrs	r6, r6, #21
 800125a:	0b09      	lsrs	r1, r1, #12
 800125c:	0fd8      	lsrs	r0, r3, #31
 800125e:	42be      	cmp	r6, r7
 8001260:	d01f      	beq.n	80012a2 <__gedf2+0x76>
 8001262:	45ba      	cmp	sl, r7
 8001264:	d00f      	beq.n	8001286 <__gedf2+0x5a>
 8001266:	2e00      	cmp	r6, #0
 8001268:	d12f      	bne.n	80012ca <__gedf2+0x9e>
 800126a:	4655      	mov	r5, sl
 800126c:	9e01      	ldr	r6, [sp, #4]
 800126e:	4334      	orrs	r4, r6
 8001270:	2d00      	cmp	r5, #0
 8001272:	d127      	bne.n	80012c4 <__gedf2+0x98>
 8001274:	430a      	orrs	r2, r1
 8001276:	d03a      	beq.n	80012ee <__gedf2+0xc2>
 8001278:	2c00      	cmp	r4, #0
 800127a:	d145      	bne.n	8001308 <__gedf2+0xdc>
 800127c:	2800      	cmp	r0, #0
 800127e:	d11a      	bne.n	80012b6 <__gedf2+0x8a>
 8001280:	2001      	movs	r0, #1
 8001282:	4240      	negs	r0, r0
 8001284:	e017      	b.n	80012b6 <__gedf2+0x8a>
 8001286:	4311      	orrs	r1, r2
 8001288:	d13b      	bne.n	8001302 <__gedf2+0xd6>
 800128a:	2e00      	cmp	r6, #0
 800128c:	d102      	bne.n	8001294 <__gedf2+0x68>
 800128e:	9f01      	ldr	r7, [sp, #4]
 8001290:	4327      	orrs	r7, r4
 8001292:	d0f3      	beq.n	800127c <__gedf2+0x50>
 8001294:	4584      	cmp	ip, r0
 8001296:	d109      	bne.n	80012ac <__gedf2+0x80>
 8001298:	4663      	mov	r3, ip
 800129a:	2b00      	cmp	r3, #0
 800129c:	d0f0      	beq.n	8001280 <__gedf2+0x54>
 800129e:	4660      	mov	r0, ip
 80012a0:	e009      	b.n	80012b6 <__gedf2+0x8a>
 80012a2:	9f01      	ldr	r7, [sp, #4]
 80012a4:	4327      	orrs	r7, r4
 80012a6:	d12c      	bne.n	8001302 <__gedf2+0xd6>
 80012a8:	45b2      	cmp	sl, r6
 80012aa:	d024      	beq.n	80012f6 <__gedf2+0xca>
 80012ac:	4663      	mov	r3, ip
 80012ae:	2002      	movs	r0, #2
 80012b0:	3b01      	subs	r3, #1
 80012b2:	4018      	ands	r0, r3
 80012b4:	3801      	subs	r0, #1
 80012b6:	b003      	add	sp, #12
 80012b8:	bcf0      	pop	{r4, r5, r6, r7}
 80012ba:	46bb      	mov	fp, r7
 80012bc:	46b2      	mov	sl, r6
 80012be:	46a9      	mov	r9, r5
 80012c0:	46a0      	mov	r8, r4
 80012c2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80012c4:	2c00      	cmp	r4, #0
 80012c6:	d0d9      	beq.n	800127c <__gedf2+0x50>
 80012c8:	e7e4      	b.n	8001294 <__gedf2+0x68>
 80012ca:	4654      	mov	r4, sl
 80012cc:	2c00      	cmp	r4, #0
 80012ce:	d0ed      	beq.n	80012ac <__gedf2+0x80>
 80012d0:	4584      	cmp	ip, r0
 80012d2:	d1eb      	bne.n	80012ac <__gedf2+0x80>
 80012d4:	4556      	cmp	r6, sl
 80012d6:	dce9      	bgt.n	80012ac <__gedf2+0x80>
 80012d8:	dbde      	blt.n	8001298 <__gedf2+0x6c>
 80012da:	9b01      	ldr	r3, [sp, #4]
 80012dc:	428b      	cmp	r3, r1
 80012de:	d8e5      	bhi.n	80012ac <__gedf2+0x80>
 80012e0:	d1da      	bne.n	8001298 <__gedf2+0x6c>
 80012e2:	45c8      	cmp	r8, r9
 80012e4:	d8e2      	bhi.n	80012ac <__gedf2+0x80>
 80012e6:	2000      	movs	r0, #0
 80012e8:	45c8      	cmp	r8, r9
 80012ea:	d2e4      	bcs.n	80012b6 <__gedf2+0x8a>
 80012ec:	e7d4      	b.n	8001298 <__gedf2+0x6c>
 80012ee:	2000      	movs	r0, #0
 80012f0:	2c00      	cmp	r4, #0
 80012f2:	d0e0      	beq.n	80012b6 <__gedf2+0x8a>
 80012f4:	e7da      	b.n	80012ac <__gedf2+0x80>
 80012f6:	4311      	orrs	r1, r2
 80012f8:	d103      	bne.n	8001302 <__gedf2+0xd6>
 80012fa:	4584      	cmp	ip, r0
 80012fc:	d1d6      	bne.n	80012ac <__gedf2+0x80>
 80012fe:	2000      	movs	r0, #0
 8001300:	e7d9      	b.n	80012b6 <__gedf2+0x8a>
 8001302:	2002      	movs	r0, #2
 8001304:	4240      	negs	r0, r0
 8001306:	e7d6      	b.n	80012b6 <__gedf2+0x8a>
 8001308:	4584      	cmp	ip, r0
 800130a:	d0e6      	beq.n	80012da <__gedf2+0xae>
 800130c:	e7ce      	b.n	80012ac <__gedf2+0x80>
 800130e:	46c0      	nop			@ (mov r8, r8)
 8001310:	000007ff 	.word	0x000007ff

08001314 <__ledf2>:
 8001314:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001316:	4657      	mov	r7, sl
 8001318:	464e      	mov	r6, r9
 800131a:	4645      	mov	r5, r8
 800131c:	46de      	mov	lr, fp
 800131e:	b5e0      	push	{r5, r6, r7, lr}
 8001320:	000d      	movs	r5, r1
 8001322:	030f      	lsls	r7, r1, #12
 8001324:	0004      	movs	r4, r0
 8001326:	4680      	mov	r8, r0
 8001328:	0fe8      	lsrs	r0, r5, #31
 800132a:	0b39      	lsrs	r1, r7, #12
 800132c:	4684      	mov	ip, r0
 800132e:	b083      	sub	sp, #12
 8001330:	0058      	lsls	r0, r3, #1
 8001332:	4f30      	ldr	r7, [pc, #192]	@ (80013f4 <__ledf2+0xe0>)
 8001334:	0d40      	lsrs	r0, r0, #21
 8001336:	9101      	str	r1, [sp, #4]
 8001338:	031e      	lsls	r6, r3, #12
 800133a:	0069      	lsls	r1, r5, #1
 800133c:	4682      	mov	sl, r0
 800133e:	4691      	mov	r9, r2
 8001340:	0d49      	lsrs	r1, r1, #21
 8001342:	0b36      	lsrs	r6, r6, #12
 8001344:	0fd8      	lsrs	r0, r3, #31
 8001346:	42b9      	cmp	r1, r7
 8001348:	d020      	beq.n	800138c <__ledf2+0x78>
 800134a:	45ba      	cmp	sl, r7
 800134c:	d00f      	beq.n	800136e <__ledf2+0x5a>
 800134e:	2900      	cmp	r1, #0
 8001350:	d12b      	bne.n	80013aa <__ledf2+0x96>
 8001352:	9901      	ldr	r1, [sp, #4]
 8001354:	430c      	orrs	r4, r1
 8001356:	4651      	mov	r1, sl
 8001358:	2900      	cmp	r1, #0
 800135a:	d137      	bne.n	80013cc <__ledf2+0xb8>
 800135c:	4332      	orrs	r2, r6
 800135e:	d038      	beq.n	80013d2 <__ledf2+0xbe>
 8001360:	2c00      	cmp	r4, #0
 8001362:	d144      	bne.n	80013ee <__ledf2+0xda>
 8001364:	2800      	cmp	r0, #0
 8001366:	d119      	bne.n	800139c <__ledf2+0x88>
 8001368:	2001      	movs	r0, #1
 800136a:	4240      	negs	r0, r0
 800136c:	e016      	b.n	800139c <__ledf2+0x88>
 800136e:	4316      	orrs	r6, r2
 8001370:	d113      	bne.n	800139a <__ledf2+0x86>
 8001372:	2900      	cmp	r1, #0
 8001374:	d102      	bne.n	800137c <__ledf2+0x68>
 8001376:	9f01      	ldr	r7, [sp, #4]
 8001378:	4327      	orrs	r7, r4
 800137a:	d0f3      	beq.n	8001364 <__ledf2+0x50>
 800137c:	4584      	cmp	ip, r0
 800137e:	d020      	beq.n	80013c2 <__ledf2+0xae>
 8001380:	4663      	mov	r3, ip
 8001382:	2002      	movs	r0, #2
 8001384:	3b01      	subs	r3, #1
 8001386:	4018      	ands	r0, r3
 8001388:	3801      	subs	r0, #1
 800138a:	e007      	b.n	800139c <__ledf2+0x88>
 800138c:	9f01      	ldr	r7, [sp, #4]
 800138e:	4327      	orrs	r7, r4
 8001390:	d103      	bne.n	800139a <__ledf2+0x86>
 8001392:	458a      	cmp	sl, r1
 8001394:	d1f4      	bne.n	8001380 <__ledf2+0x6c>
 8001396:	4316      	orrs	r6, r2
 8001398:	d01f      	beq.n	80013da <__ledf2+0xc6>
 800139a:	2002      	movs	r0, #2
 800139c:	b003      	add	sp, #12
 800139e:	bcf0      	pop	{r4, r5, r6, r7}
 80013a0:	46bb      	mov	fp, r7
 80013a2:	46b2      	mov	sl, r6
 80013a4:	46a9      	mov	r9, r5
 80013a6:	46a0      	mov	r8, r4
 80013a8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80013aa:	4654      	mov	r4, sl
 80013ac:	2c00      	cmp	r4, #0
 80013ae:	d0e7      	beq.n	8001380 <__ledf2+0x6c>
 80013b0:	4584      	cmp	ip, r0
 80013b2:	d1e5      	bne.n	8001380 <__ledf2+0x6c>
 80013b4:	4551      	cmp	r1, sl
 80013b6:	dce3      	bgt.n	8001380 <__ledf2+0x6c>
 80013b8:	db03      	blt.n	80013c2 <__ledf2+0xae>
 80013ba:	9b01      	ldr	r3, [sp, #4]
 80013bc:	42b3      	cmp	r3, r6
 80013be:	d8df      	bhi.n	8001380 <__ledf2+0x6c>
 80013c0:	d00f      	beq.n	80013e2 <__ledf2+0xce>
 80013c2:	4663      	mov	r3, ip
 80013c4:	2b00      	cmp	r3, #0
 80013c6:	d0cf      	beq.n	8001368 <__ledf2+0x54>
 80013c8:	4660      	mov	r0, ip
 80013ca:	e7e7      	b.n	800139c <__ledf2+0x88>
 80013cc:	2c00      	cmp	r4, #0
 80013ce:	d0c9      	beq.n	8001364 <__ledf2+0x50>
 80013d0:	e7d4      	b.n	800137c <__ledf2+0x68>
 80013d2:	2000      	movs	r0, #0
 80013d4:	2c00      	cmp	r4, #0
 80013d6:	d0e1      	beq.n	800139c <__ledf2+0x88>
 80013d8:	e7d2      	b.n	8001380 <__ledf2+0x6c>
 80013da:	4584      	cmp	ip, r0
 80013dc:	d1d0      	bne.n	8001380 <__ledf2+0x6c>
 80013de:	2000      	movs	r0, #0
 80013e0:	e7dc      	b.n	800139c <__ledf2+0x88>
 80013e2:	45c8      	cmp	r8, r9
 80013e4:	d8cc      	bhi.n	8001380 <__ledf2+0x6c>
 80013e6:	2000      	movs	r0, #0
 80013e8:	45c8      	cmp	r8, r9
 80013ea:	d2d7      	bcs.n	800139c <__ledf2+0x88>
 80013ec:	e7e9      	b.n	80013c2 <__ledf2+0xae>
 80013ee:	4584      	cmp	ip, r0
 80013f0:	d0e3      	beq.n	80013ba <__ledf2+0xa6>
 80013f2:	e7c5      	b.n	8001380 <__ledf2+0x6c>
 80013f4:	000007ff 	.word	0x000007ff

080013f8 <__aeabi_dmul>:
 80013f8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80013fa:	4657      	mov	r7, sl
 80013fc:	46de      	mov	lr, fp
 80013fe:	464e      	mov	r6, r9
 8001400:	4645      	mov	r5, r8
 8001402:	b5e0      	push	{r5, r6, r7, lr}
 8001404:	001f      	movs	r7, r3
 8001406:	030b      	lsls	r3, r1, #12
 8001408:	0b1b      	lsrs	r3, r3, #12
 800140a:	0016      	movs	r6, r2
 800140c:	469a      	mov	sl, r3
 800140e:	0fca      	lsrs	r2, r1, #31
 8001410:	004b      	lsls	r3, r1, #1
 8001412:	0004      	movs	r4, r0
 8001414:	4693      	mov	fp, r2
 8001416:	b087      	sub	sp, #28
 8001418:	0d5b      	lsrs	r3, r3, #21
 800141a:	d100      	bne.n	800141e <__aeabi_dmul+0x26>
 800141c:	e0d5      	b.n	80015ca <__aeabi_dmul+0x1d2>
 800141e:	4abb      	ldr	r2, [pc, #748]	@ (800170c <__aeabi_dmul+0x314>)
 8001420:	4293      	cmp	r3, r2
 8001422:	d100      	bne.n	8001426 <__aeabi_dmul+0x2e>
 8001424:	e0f8      	b.n	8001618 <__aeabi_dmul+0x220>
 8001426:	4651      	mov	r1, sl
 8001428:	0f42      	lsrs	r2, r0, #29
 800142a:	00c9      	lsls	r1, r1, #3
 800142c:	430a      	orrs	r2, r1
 800142e:	2180      	movs	r1, #128	@ 0x80
 8001430:	0409      	lsls	r1, r1, #16
 8001432:	4311      	orrs	r1, r2
 8001434:	00c2      	lsls	r2, r0, #3
 8001436:	4691      	mov	r9, r2
 8001438:	4ab5      	ldr	r2, [pc, #724]	@ (8001710 <__aeabi_dmul+0x318>)
 800143a:	468a      	mov	sl, r1
 800143c:	189d      	adds	r5, r3, r2
 800143e:	2300      	movs	r3, #0
 8001440:	4698      	mov	r8, r3
 8001442:	9302      	str	r3, [sp, #8]
 8001444:	033c      	lsls	r4, r7, #12
 8001446:	007b      	lsls	r3, r7, #1
 8001448:	0ffa      	lsrs	r2, r7, #31
 800144a:	0030      	movs	r0, r6
 800144c:	0b24      	lsrs	r4, r4, #12
 800144e:	0d5b      	lsrs	r3, r3, #21
 8001450:	9200      	str	r2, [sp, #0]
 8001452:	d100      	bne.n	8001456 <__aeabi_dmul+0x5e>
 8001454:	e096      	b.n	8001584 <__aeabi_dmul+0x18c>
 8001456:	4aad      	ldr	r2, [pc, #692]	@ (800170c <__aeabi_dmul+0x314>)
 8001458:	4293      	cmp	r3, r2
 800145a:	d031      	beq.n	80014c0 <__aeabi_dmul+0xc8>
 800145c:	0f72      	lsrs	r2, r6, #29
 800145e:	00e4      	lsls	r4, r4, #3
 8001460:	4322      	orrs	r2, r4
 8001462:	2480      	movs	r4, #128	@ 0x80
 8001464:	0424      	lsls	r4, r4, #16
 8001466:	4314      	orrs	r4, r2
 8001468:	4aa9      	ldr	r2, [pc, #676]	@ (8001710 <__aeabi_dmul+0x318>)
 800146a:	00f0      	lsls	r0, r6, #3
 800146c:	4694      	mov	ip, r2
 800146e:	4463      	add	r3, ip
 8001470:	195b      	adds	r3, r3, r5
 8001472:	1c5a      	adds	r2, r3, #1
 8001474:	9201      	str	r2, [sp, #4]
 8001476:	4642      	mov	r2, r8
 8001478:	2600      	movs	r6, #0
 800147a:	2a0a      	cmp	r2, #10
 800147c:	dc42      	bgt.n	8001504 <__aeabi_dmul+0x10c>
 800147e:	465a      	mov	r2, fp
 8001480:	9900      	ldr	r1, [sp, #0]
 8001482:	404a      	eors	r2, r1
 8001484:	4693      	mov	fp, r2
 8001486:	4642      	mov	r2, r8
 8001488:	2a02      	cmp	r2, #2
 800148a:	dc32      	bgt.n	80014f2 <__aeabi_dmul+0xfa>
 800148c:	3a01      	subs	r2, #1
 800148e:	2a01      	cmp	r2, #1
 8001490:	d900      	bls.n	8001494 <__aeabi_dmul+0x9c>
 8001492:	e149      	b.n	8001728 <__aeabi_dmul+0x330>
 8001494:	2e02      	cmp	r6, #2
 8001496:	d100      	bne.n	800149a <__aeabi_dmul+0xa2>
 8001498:	e0ca      	b.n	8001630 <__aeabi_dmul+0x238>
 800149a:	2e01      	cmp	r6, #1
 800149c:	d13d      	bne.n	800151a <__aeabi_dmul+0x122>
 800149e:	2300      	movs	r3, #0
 80014a0:	2400      	movs	r4, #0
 80014a2:	2200      	movs	r2, #0
 80014a4:	0010      	movs	r0, r2
 80014a6:	465a      	mov	r2, fp
 80014a8:	051b      	lsls	r3, r3, #20
 80014aa:	4323      	orrs	r3, r4
 80014ac:	07d2      	lsls	r2, r2, #31
 80014ae:	4313      	orrs	r3, r2
 80014b0:	0019      	movs	r1, r3
 80014b2:	b007      	add	sp, #28
 80014b4:	bcf0      	pop	{r4, r5, r6, r7}
 80014b6:	46bb      	mov	fp, r7
 80014b8:	46b2      	mov	sl, r6
 80014ba:	46a9      	mov	r9, r5
 80014bc:	46a0      	mov	r8, r4
 80014be:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80014c0:	4b92      	ldr	r3, [pc, #584]	@ (800170c <__aeabi_dmul+0x314>)
 80014c2:	4326      	orrs	r6, r4
 80014c4:	18eb      	adds	r3, r5, r3
 80014c6:	2e00      	cmp	r6, #0
 80014c8:	d100      	bne.n	80014cc <__aeabi_dmul+0xd4>
 80014ca:	e0bb      	b.n	8001644 <__aeabi_dmul+0x24c>
 80014cc:	2203      	movs	r2, #3
 80014ce:	4641      	mov	r1, r8
 80014d0:	4311      	orrs	r1, r2
 80014d2:	465a      	mov	r2, fp
 80014d4:	4688      	mov	r8, r1
 80014d6:	9900      	ldr	r1, [sp, #0]
 80014d8:	404a      	eors	r2, r1
 80014da:	2180      	movs	r1, #128	@ 0x80
 80014dc:	0109      	lsls	r1, r1, #4
 80014de:	468c      	mov	ip, r1
 80014e0:	0029      	movs	r1, r5
 80014e2:	4461      	add	r1, ip
 80014e4:	9101      	str	r1, [sp, #4]
 80014e6:	4641      	mov	r1, r8
 80014e8:	290a      	cmp	r1, #10
 80014ea:	dd00      	ble.n	80014ee <__aeabi_dmul+0xf6>
 80014ec:	e233      	b.n	8001956 <__aeabi_dmul+0x55e>
 80014ee:	4693      	mov	fp, r2
 80014f0:	2603      	movs	r6, #3
 80014f2:	4642      	mov	r2, r8
 80014f4:	2701      	movs	r7, #1
 80014f6:	4097      	lsls	r7, r2
 80014f8:	21a6      	movs	r1, #166	@ 0xa6
 80014fa:	003a      	movs	r2, r7
 80014fc:	00c9      	lsls	r1, r1, #3
 80014fe:	400a      	ands	r2, r1
 8001500:	420f      	tst	r7, r1
 8001502:	d031      	beq.n	8001568 <__aeabi_dmul+0x170>
 8001504:	9e02      	ldr	r6, [sp, #8]
 8001506:	2e02      	cmp	r6, #2
 8001508:	d100      	bne.n	800150c <__aeabi_dmul+0x114>
 800150a:	e235      	b.n	8001978 <__aeabi_dmul+0x580>
 800150c:	2e03      	cmp	r6, #3
 800150e:	d100      	bne.n	8001512 <__aeabi_dmul+0x11a>
 8001510:	e1d2      	b.n	80018b8 <__aeabi_dmul+0x4c0>
 8001512:	4654      	mov	r4, sl
 8001514:	4648      	mov	r0, r9
 8001516:	2e01      	cmp	r6, #1
 8001518:	d0c1      	beq.n	800149e <__aeabi_dmul+0xa6>
 800151a:	9a01      	ldr	r2, [sp, #4]
 800151c:	4b7d      	ldr	r3, [pc, #500]	@ (8001714 <__aeabi_dmul+0x31c>)
 800151e:	4694      	mov	ip, r2
 8001520:	4463      	add	r3, ip
 8001522:	2b00      	cmp	r3, #0
 8001524:	dc00      	bgt.n	8001528 <__aeabi_dmul+0x130>
 8001526:	e0c0      	b.n	80016aa <__aeabi_dmul+0x2b2>
 8001528:	0742      	lsls	r2, r0, #29
 800152a:	d009      	beq.n	8001540 <__aeabi_dmul+0x148>
 800152c:	220f      	movs	r2, #15
 800152e:	4002      	ands	r2, r0
 8001530:	2a04      	cmp	r2, #4
 8001532:	d005      	beq.n	8001540 <__aeabi_dmul+0x148>
 8001534:	1d02      	adds	r2, r0, #4
 8001536:	4282      	cmp	r2, r0
 8001538:	4180      	sbcs	r0, r0
 800153a:	4240      	negs	r0, r0
 800153c:	1824      	adds	r4, r4, r0
 800153e:	0010      	movs	r0, r2
 8001540:	01e2      	lsls	r2, r4, #7
 8001542:	d506      	bpl.n	8001552 <__aeabi_dmul+0x15a>
 8001544:	4b74      	ldr	r3, [pc, #464]	@ (8001718 <__aeabi_dmul+0x320>)
 8001546:	9a01      	ldr	r2, [sp, #4]
 8001548:	401c      	ands	r4, r3
 800154a:	2380      	movs	r3, #128	@ 0x80
 800154c:	4694      	mov	ip, r2
 800154e:	00db      	lsls	r3, r3, #3
 8001550:	4463      	add	r3, ip
 8001552:	4a72      	ldr	r2, [pc, #456]	@ (800171c <__aeabi_dmul+0x324>)
 8001554:	4293      	cmp	r3, r2
 8001556:	dc6b      	bgt.n	8001630 <__aeabi_dmul+0x238>
 8001558:	0762      	lsls	r2, r4, #29
 800155a:	08c0      	lsrs	r0, r0, #3
 800155c:	0264      	lsls	r4, r4, #9
 800155e:	055b      	lsls	r3, r3, #21
 8001560:	4302      	orrs	r2, r0
 8001562:	0b24      	lsrs	r4, r4, #12
 8001564:	0d5b      	lsrs	r3, r3, #21
 8001566:	e79d      	b.n	80014a4 <__aeabi_dmul+0xac>
 8001568:	2190      	movs	r1, #144	@ 0x90
 800156a:	0089      	lsls	r1, r1, #2
 800156c:	420f      	tst	r7, r1
 800156e:	d163      	bne.n	8001638 <__aeabi_dmul+0x240>
 8001570:	2288      	movs	r2, #136	@ 0x88
 8001572:	423a      	tst	r2, r7
 8001574:	d100      	bne.n	8001578 <__aeabi_dmul+0x180>
 8001576:	e0d7      	b.n	8001728 <__aeabi_dmul+0x330>
 8001578:	9b00      	ldr	r3, [sp, #0]
 800157a:	46a2      	mov	sl, r4
 800157c:	469b      	mov	fp, r3
 800157e:	4681      	mov	r9, r0
 8001580:	9602      	str	r6, [sp, #8]
 8001582:	e7bf      	b.n	8001504 <__aeabi_dmul+0x10c>
 8001584:	0023      	movs	r3, r4
 8001586:	4333      	orrs	r3, r6
 8001588:	d100      	bne.n	800158c <__aeabi_dmul+0x194>
 800158a:	e07f      	b.n	800168c <__aeabi_dmul+0x294>
 800158c:	2c00      	cmp	r4, #0
 800158e:	d100      	bne.n	8001592 <__aeabi_dmul+0x19a>
 8001590:	e1ad      	b.n	80018ee <__aeabi_dmul+0x4f6>
 8001592:	0020      	movs	r0, r4
 8001594:	f000 fdfe 	bl	8002194 <__clzsi2>
 8001598:	0002      	movs	r2, r0
 800159a:	0003      	movs	r3, r0
 800159c:	3a0b      	subs	r2, #11
 800159e:	201d      	movs	r0, #29
 80015a0:	0019      	movs	r1, r3
 80015a2:	1a82      	subs	r2, r0, r2
 80015a4:	0030      	movs	r0, r6
 80015a6:	3908      	subs	r1, #8
 80015a8:	40d0      	lsrs	r0, r2
 80015aa:	408c      	lsls	r4, r1
 80015ac:	4304      	orrs	r4, r0
 80015ae:	0030      	movs	r0, r6
 80015b0:	4088      	lsls	r0, r1
 80015b2:	4a5b      	ldr	r2, [pc, #364]	@ (8001720 <__aeabi_dmul+0x328>)
 80015b4:	1aeb      	subs	r3, r5, r3
 80015b6:	4694      	mov	ip, r2
 80015b8:	4463      	add	r3, ip
 80015ba:	1c5a      	adds	r2, r3, #1
 80015bc:	9201      	str	r2, [sp, #4]
 80015be:	4642      	mov	r2, r8
 80015c0:	2600      	movs	r6, #0
 80015c2:	2a0a      	cmp	r2, #10
 80015c4:	dc00      	bgt.n	80015c8 <__aeabi_dmul+0x1d0>
 80015c6:	e75a      	b.n	800147e <__aeabi_dmul+0x86>
 80015c8:	e79c      	b.n	8001504 <__aeabi_dmul+0x10c>
 80015ca:	4653      	mov	r3, sl
 80015cc:	4303      	orrs	r3, r0
 80015ce:	4699      	mov	r9, r3
 80015d0:	d054      	beq.n	800167c <__aeabi_dmul+0x284>
 80015d2:	4653      	mov	r3, sl
 80015d4:	2b00      	cmp	r3, #0
 80015d6:	d100      	bne.n	80015da <__aeabi_dmul+0x1e2>
 80015d8:	e177      	b.n	80018ca <__aeabi_dmul+0x4d2>
 80015da:	4650      	mov	r0, sl
 80015dc:	f000 fdda 	bl	8002194 <__clzsi2>
 80015e0:	230b      	movs	r3, #11
 80015e2:	425b      	negs	r3, r3
 80015e4:	469c      	mov	ip, r3
 80015e6:	0002      	movs	r2, r0
 80015e8:	4484      	add	ip, r0
 80015ea:	0011      	movs	r1, r2
 80015ec:	4650      	mov	r0, sl
 80015ee:	3908      	subs	r1, #8
 80015f0:	4088      	lsls	r0, r1
 80015f2:	231d      	movs	r3, #29
 80015f4:	4680      	mov	r8, r0
 80015f6:	4660      	mov	r0, ip
 80015f8:	1a1b      	subs	r3, r3, r0
 80015fa:	0020      	movs	r0, r4
 80015fc:	40d8      	lsrs	r0, r3
 80015fe:	0003      	movs	r3, r0
 8001600:	4640      	mov	r0, r8
 8001602:	4303      	orrs	r3, r0
 8001604:	469a      	mov	sl, r3
 8001606:	0023      	movs	r3, r4
 8001608:	408b      	lsls	r3, r1
 800160a:	4699      	mov	r9, r3
 800160c:	2300      	movs	r3, #0
 800160e:	4d44      	ldr	r5, [pc, #272]	@ (8001720 <__aeabi_dmul+0x328>)
 8001610:	4698      	mov	r8, r3
 8001612:	1aad      	subs	r5, r5, r2
 8001614:	9302      	str	r3, [sp, #8]
 8001616:	e715      	b.n	8001444 <__aeabi_dmul+0x4c>
 8001618:	4652      	mov	r2, sl
 800161a:	4302      	orrs	r2, r0
 800161c:	4691      	mov	r9, r2
 800161e:	d126      	bne.n	800166e <__aeabi_dmul+0x276>
 8001620:	2200      	movs	r2, #0
 8001622:	001d      	movs	r5, r3
 8001624:	2302      	movs	r3, #2
 8001626:	4692      	mov	sl, r2
 8001628:	3208      	adds	r2, #8
 800162a:	4690      	mov	r8, r2
 800162c:	9302      	str	r3, [sp, #8]
 800162e:	e709      	b.n	8001444 <__aeabi_dmul+0x4c>
 8001630:	2400      	movs	r4, #0
 8001632:	2200      	movs	r2, #0
 8001634:	4b35      	ldr	r3, [pc, #212]	@ (800170c <__aeabi_dmul+0x314>)
 8001636:	e735      	b.n	80014a4 <__aeabi_dmul+0xac>
 8001638:	2300      	movs	r3, #0
 800163a:	2480      	movs	r4, #128	@ 0x80
 800163c:	469b      	mov	fp, r3
 800163e:	0324      	lsls	r4, r4, #12
 8001640:	4b32      	ldr	r3, [pc, #200]	@ (800170c <__aeabi_dmul+0x314>)
 8001642:	e72f      	b.n	80014a4 <__aeabi_dmul+0xac>
 8001644:	2202      	movs	r2, #2
 8001646:	4641      	mov	r1, r8
 8001648:	4311      	orrs	r1, r2
 800164a:	2280      	movs	r2, #128	@ 0x80
 800164c:	0112      	lsls	r2, r2, #4
 800164e:	4694      	mov	ip, r2
 8001650:	002a      	movs	r2, r5
 8001652:	4462      	add	r2, ip
 8001654:	4688      	mov	r8, r1
 8001656:	9201      	str	r2, [sp, #4]
 8001658:	290a      	cmp	r1, #10
 800165a:	dd00      	ble.n	800165e <__aeabi_dmul+0x266>
 800165c:	e752      	b.n	8001504 <__aeabi_dmul+0x10c>
 800165e:	465a      	mov	r2, fp
 8001660:	2000      	movs	r0, #0
 8001662:	9900      	ldr	r1, [sp, #0]
 8001664:	0004      	movs	r4, r0
 8001666:	404a      	eors	r2, r1
 8001668:	4693      	mov	fp, r2
 800166a:	2602      	movs	r6, #2
 800166c:	e70b      	b.n	8001486 <__aeabi_dmul+0x8e>
 800166e:	220c      	movs	r2, #12
 8001670:	001d      	movs	r5, r3
 8001672:	2303      	movs	r3, #3
 8001674:	4681      	mov	r9, r0
 8001676:	4690      	mov	r8, r2
 8001678:	9302      	str	r3, [sp, #8]
 800167a:	e6e3      	b.n	8001444 <__aeabi_dmul+0x4c>
 800167c:	2300      	movs	r3, #0
 800167e:	469a      	mov	sl, r3
 8001680:	3304      	adds	r3, #4
 8001682:	4698      	mov	r8, r3
 8001684:	3b03      	subs	r3, #3
 8001686:	2500      	movs	r5, #0
 8001688:	9302      	str	r3, [sp, #8]
 800168a:	e6db      	b.n	8001444 <__aeabi_dmul+0x4c>
 800168c:	4642      	mov	r2, r8
 800168e:	3301      	adds	r3, #1
 8001690:	431a      	orrs	r2, r3
 8001692:	002b      	movs	r3, r5
 8001694:	4690      	mov	r8, r2
 8001696:	1c5a      	adds	r2, r3, #1
 8001698:	9201      	str	r2, [sp, #4]
 800169a:	4642      	mov	r2, r8
 800169c:	2400      	movs	r4, #0
 800169e:	2000      	movs	r0, #0
 80016a0:	2601      	movs	r6, #1
 80016a2:	2a0a      	cmp	r2, #10
 80016a4:	dc00      	bgt.n	80016a8 <__aeabi_dmul+0x2b0>
 80016a6:	e6ea      	b.n	800147e <__aeabi_dmul+0x86>
 80016a8:	e72c      	b.n	8001504 <__aeabi_dmul+0x10c>
 80016aa:	2201      	movs	r2, #1
 80016ac:	1ad2      	subs	r2, r2, r3
 80016ae:	2a38      	cmp	r2, #56	@ 0x38
 80016b0:	dd00      	ble.n	80016b4 <__aeabi_dmul+0x2bc>
 80016b2:	e6f4      	b.n	800149e <__aeabi_dmul+0xa6>
 80016b4:	2a1f      	cmp	r2, #31
 80016b6:	dc00      	bgt.n	80016ba <__aeabi_dmul+0x2c2>
 80016b8:	e12a      	b.n	8001910 <__aeabi_dmul+0x518>
 80016ba:	211f      	movs	r1, #31
 80016bc:	4249      	negs	r1, r1
 80016be:	1acb      	subs	r3, r1, r3
 80016c0:	0021      	movs	r1, r4
 80016c2:	40d9      	lsrs	r1, r3
 80016c4:	000b      	movs	r3, r1
 80016c6:	2a20      	cmp	r2, #32
 80016c8:	d005      	beq.n	80016d6 <__aeabi_dmul+0x2de>
 80016ca:	4a16      	ldr	r2, [pc, #88]	@ (8001724 <__aeabi_dmul+0x32c>)
 80016cc:	9d01      	ldr	r5, [sp, #4]
 80016ce:	4694      	mov	ip, r2
 80016d0:	4465      	add	r5, ip
 80016d2:	40ac      	lsls	r4, r5
 80016d4:	4320      	orrs	r0, r4
 80016d6:	1e42      	subs	r2, r0, #1
 80016d8:	4190      	sbcs	r0, r2
 80016da:	4318      	orrs	r0, r3
 80016dc:	2307      	movs	r3, #7
 80016de:	0019      	movs	r1, r3
 80016e0:	2400      	movs	r4, #0
 80016e2:	4001      	ands	r1, r0
 80016e4:	4203      	tst	r3, r0
 80016e6:	d00c      	beq.n	8001702 <__aeabi_dmul+0x30a>
 80016e8:	230f      	movs	r3, #15
 80016ea:	4003      	ands	r3, r0
 80016ec:	2b04      	cmp	r3, #4
 80016ee:	d100      	bne.n	80016f2 <__aeabi_dmul+0x2fa>
 80016f0:	e140      	b.n	8001974 <__aeabi_dmul+0x57c>
 80016f2:	1d03      	adds	r3, r0, #4
 80016f4:	4283      	cmp	r3, r0
 80016f6:	41a4      	sbcs	r4, r4
 80016f8:	0018      	movs	r0, r3
 80016fa:	4264      	negs	r4, r4
 80016fc:	0761      	lsls	r1, r4, #29
 80016fe:	0264      	lsls	r4, r4, #9
 8001700:	0b24      	lsrs	r4, r4, #12
 8001702:	08c2      	lsrs	r2, r0, #3
 8001704:	2300      	movs	r3, #0
 8001706:	430a      	orrs	r2, r1
 8001708:	e6cc      	b.n	80014a4 <__aeabi_dmul+0xac>
 800170a:	46c0      	nop			@ (mov r8, r8)
 800170c:	000007ff 	.word	0x000007ff
 8001710:	fffffc01 	.word	0xfffffc01
 8001714:	000003ff 	.word	0x000003ff
 8001718:	feffffff 	.word	0xfeffffff
 800171c:	000007fe 	.word	0x000007fe
 8001720:	fffffc0d 	.word	0xfffffc0d
 8001724:	0000043e 	.word	0x0000043e
 8001728:	4649      	mov	r1, r9
 800172a:	464a      	mov	r2, r9
 800172c:	0409      	lsls	r1, r1, #16
 800172e:	0c09      	lsrs	r1, r1, #16
 8001730:	000d      	movs	r5, r1
 8001732:	0c16      	lsrs	r6, r2, #16
 8001734:	0c02      	lsrs	r2, r0, #16
 8001736:	0400      	lsls	r0, r0, #16
 8001738:	0c00      	lsrs	r0, r0, #16
 800173a:	4345      	muls	r5, r0
 800173c:	46ac      	mov	ip, r5
 800173e:	0005      	movs	r5, r0
 8001740:	4375      	muls	r5, r6
 8001742:	46a8      	mov	r8, r5
 8001744:	0015      	movs	r5, r2
 8001746:	000f      	movs	r7, r1
 8001748:	4375      	muls	r5, r6
 800174a:	9200      	str	r2, [sp, #0]
 800174c:	9502      	str	r5, [sp, #8]
 800174e:	002a      	movs	r2, r5
 8001750:	9d00      	ldr	r5, [sp, #0]
 8001752:	436f      	muls	r7, r5
 8001754:	4665      	mov	r5, ip
 8001756:	0c2d      	lsrs	r5, r5, #16
 8001758:	46a9      	mov	r9, r5
 800175a:	4447      	add	r7, r8
 800175c:	444f      	add	r7, r9
 800175e:	45b8      	cmp	r8, r7
 8001760:	d905      	bls.n	800176e <__aeabi_dmul+0x376>
 8001762:	0015      	movs	r5, r2
 8001764:	2280      	movs	r2, #128	@ 0x80
 8001766:	0252      	lsls	r2, r2, #9
 8001768:	4690      	mov	r8, r2
 800176a:	4445      	add	r5, r8
 800176c:	9502      	str	r5, [sp, #8]
 800176e:	0c3d      	lsrs	r5, r7, #16
 8001770:	9503      	str	r5, [sp, #12]
 8001772:	4665      	mov	r5, ip
 8001774:	042d      	lsls	r5, r5, #16
 8001776:	043f      	lsls	r7, r7, #16
 8001778:	0c2d      	lsrs	r5, r5, #16
 800177a:	46ac      	mov	ip, r5
 800177c:	003d      	movs	r5, r7
 800177e:	4465      	add	r5, ip
 8001780:	9504      	str	r5, [sp, #16]
 8001782:	0c25      	lsrs	r5, r4, #16
 8001784:	0424      	lsls	r4, r4, #16
 8001786:	0c24      	lsrs	r4, r4, #16
 8001788:	46ac      	mov	ip, r5
 800178a:	0025      	movs	r5, r4
 800178c:	4375      	muls	r5, r6
 800178e:	46a8      	mov	r8, r5
 8001790:	4665      	mov	r5, ip
 8001792:	000f      	movs	r7, r1
 8001794:	4369      	muls	r1, r5
 8001796:	4441      	add	r1, r8
 8001798:	4689      	mov	r9, r1
 800179a:	4367      	muls	r7, r4
 800179c:	0c39      	lsrs	r1, r7, #16
 800179e:	4449      	add	r1, r9
 80017a0:	436e      	muls	r6, r5
 80017a2:	4588      	cmp	r8, r1
 80017a4:	d903      	bls.n	80017ae <__aeabi_dmul+0x3b6>
 80017a6:	2280      	movs	r2, #128	@ 0x80
 80017a8:	0252      	lsls	r2, r2, #9
 80017aa:	4690      	mov	r8, r2
 80017ac:	4446      	add	r6, r8
 80017ae:	0c0d      	lsrs	r5, r1, #16
 80017b0:	46a8      	mov	r8, r5
 80017b2:	0035      	movs	r5, r6
 80017b4:	4445      	add	r5, r8
 80017b6:	9505      	str	r5, [sp, #20]
 80017b8:	9d03      	ldr	r5, [sp, #12]
 80017ba:	043f      	lsls	r7, r7, #16
 80017bc:	46a8      	mov	r8, r5
 80017be:	0c3f      	lsrs	r7, r7, #16
 80017c0:	0409      	lsls	r1, r1, #16
 80017c2:	19c9      	adds	r1, r1, r7
 80017c4:	4488      	add	r8, r1
 80017c6:	4645      	mov	r5, r8
 80017c8:	9503      	str	r5, [sp, #12]
 80017ca:	4655      	mov	r5, sl
 80017cc:	042e      	lsls	r6, r5, #16
 80017ce:	0c36      	lsrs	r6, r6, #16
 80017d0:	0c2f      	lsrs	r7, r5, #16
 80017d2:	0035      	movs	r5, r6
 80017d4:	4345      	muls	r5, r0
 80017d6:	4378      	muls	r0, r7
 80017d8:	4681      	mov	r9, r0
 80017da:	0038      	movs	r0, r7
 80017dc:	46a8      	mov	r8, r5
 80017de:	0c2d      	lsrs	r5, r5, #16
 80017e0:	46aa      	mov	sl, r5
 80017e2:	9a00      	ldr	r2, [sp, #0]
 80017e4:	4350      	muls	r0, r2
 80017e6:	4372      	muls	r2, r6
 80017e8:	444a      	add	r2, r9
 80017ea:	4452      	add	r2, sl
 80017ec:	4591      	cmp	r9, r2
 80017ee:	d903      	bls.n	80017f8 <__aeabi_dmul+0x400>
 80017f0:	2580      	movs	r5, #128	@ 0x80
 80017f2:	026d      	lsls	r5, r5, #9
 80017f4:	46a9      	mov	r9, r5
 80017f6:	4448      	add	r0, r9
 80017f8:	0c15      	lsrs	r5, r2, #16
 80017fa:	46a9      	mov	r9, r5
 80017fc:	4645      	mov	r5, r8
 80017fe:	042d      	lsls	r5, r5, #16
 8001800:	0c2d      	lsrs	r5, r5, #16
 8001802:	46a8      	mov	r8, r5
 8001804:	4665      	mov	r5, ip
 8001806:	437d      	muls	r5, r7
 8001808:	0412      	lsls	r2, r2, #16
 800180a:	4448      	add	r0, r9
 800180c:	4490      	add	r8, r2
 800180e:	46a9      	mov	r9, r5
 8001810:	0032      	movs	r2, r6
 8001812:	4665      	mov	r5, ip
 8001814:	4362      	muls	r2, r4
 8001816:	436e      	muls	r6, r5
 8001818:	437c      	muls	r4, r7
 800181a:	0c17      	lsrs	r7, r2, #16
 800181c:	1936      	adds	r6, r6, r4
 800181e:	19bf      	adds	r7, r7, r6
 8001820:	42bc      	cmp	r4, r7
 8001822:	d903      	bls.n	800182c <__aeabi_dmul+0x434>
 8001824:	2480      	movs	r4, #128	@ 0x80
 8001826:	0264      	lsls	r4, r4, #9
 8001828:	46a4      	mov	ip, r4
 800182a:	44e1      	add	r9, ip
 800182c:	9c02      	ldr	r4, [sp, #8]
 800182e:	9e03      	ldr	r6, [sp, #12]
 8001830:	46a4      	mov	ip, r4
 8001832:	9d05      	ldr	r5, [sp, #20]
 8001834:	4466      	add	r6, ip
 8001836:	428e      	cmp	r6, r1
 8001838:	4189      	sbcs	r1, r1
 800183a:	46ac      	mov	ip, r5
 800183c:	0412      	lsls	r2, r2, #16
 800183e:	043c      	lsls	r4, r7, #16
 8001840:	0c12      	lsrs	r2, r2, #16
 8001842:	18a2      	adds	r2, r4, r2
 8001844:	4462      	add	r2, ip
 8001846:	4249      	negs	r1, r1
 8001848:	1854      	adds	r4, r2, r1
 800184a:	4446      	add	r6, r8
 800184c:	46a4      	mov	ip, r4
 800184e:	4546      	cmp	r6, r8
 8001850:	41a4      	sbcs	r4, r4
 8001852:	4682      	mov	sl, r0
 8001854:	4264      	negs	r4, r4
 8001856:	46a0      	mov	r8, r4
 8001858:	42aa      	cmp	r2, r5
 800185a:	4192      	sbcs	r2, r2
 800185c:	458c      	cmp	ip, r1
 800185e:	4189      	sbcs	r1, r1
 8001860:	44e2      	add	sl, ip
 8001862:	44d0      	add	r8, sl
 8001864:	4249      	negs	r1, r1
 8001866:	4252      	negs	r2, r2
 8001868:	430a      	orrs	r2, r1
 800186a:	45a0      	cmp	r8, r4
 800186c:	41a4      	sbcs	r4, r4
 800186e:	4582      	cmp	sl, r0
 8001870:	4189      	sbcs	r1, r1
 8001872:	4264      	negs	r4, r4
 8001874:	4249      	negs	r1, r1
 8001876:	430c      	orrs	r4, r1
 8001878:	4641      	mov	r1, r8
 800187a:	0c3f      	lsrs	r7, r7, #16
 800187c:	19d2      	adds	r2, r2, r7
 800187e:	1912      	adds	r2, r2, r4
 8001880:	0dcc      	lsrs	r4, r1, #23
 8001882:	9904      	ldr	r1, [sp, #16]
 8001884:	0270      	lsls	r0, r6, #9
 8001886:	4308      	orrs	r0, r1
 8001888:	1e41      	subs	r1, r0, #1
 800188a:	4188      	sbcs	r0, r1
 800188c:	4641      	mov	r1, r8
 800188e:	444a      	add	r2, r9
 8001890:	0df6      	lsrs	r6, r6, #23
 8001892:	0252      	lsls	r2, r2, #9
 8001894:	4330      	orrs	r0, r6
 8001896:	0249      	lsls	r1, r1, #9
 8001898:	4314      	orrs	r4, r2
 800189a:	4308      	orrs	r0, r1
 800189c:	01d2      	lsls	r2, r2, #7
 800189e:	d535      	bpl.n	800190c <__aeabi_dmul+0x514>
 80018a0:	2201      	movs	r2, #1
 80018a2:	0843      	lsrs	r3, r0, #1
 80018a4:	4002      	ands	r2, r0
 80018a6:	4313      	orrs	r3, r2
 80018a8:	07e0      	lsls	r0, r4, #31
 80018aa:	4318      	orrs	r0, r3
 80018ac:	0864      	lsrs	r4, r4, #1
 80018ae:	e634      	b.n	800151a <__aeabi_dmul+0x122>
 80018b0:	9b00      	ldr	r3, [sp, #0]
 80018b2:	46a2      	mov	sl, r4
 80018b4:	469b      	mov	fp, r3
 80018b6:	4681      	mov	r9, r0
 80018b8:	2480      	movs	r4, #128	@ 0x80
 80018ba:	4653      	mov	r3, sl
 80018bc:	0324      	lsls	r4, r4, #12
 80018be:	431c      	orrs	r4, r3
 80018c0:	0324      	lsls	r4, r4, #12
 80018c2:	464a      	mov	r2, r9
 80018c4:	4b2e      	ldr	r3, [pc, #184]	@ (8001980 <__aeabi_dmul+0x588>)
 80018c6:	0b24      	lsrs	r4, r4, #12
 80018c8:	e5ec      	b.n	80014a4 <__aeabi_dmul+0xac>
 80018ca:	f000 fc63 	bl	8002194 <__clzsi2>
 80018ce:	2315      	movs	r3, #21
 80018d0:	469c      	mov	ip, r3
 80018d2:	4484      	add	ip, r0
 80018d4:	0002      	movs	r2, r0
 80018d6:	4663      	mov	r3, ip
 80018d8:	3220      	adds	r2, #32
 80018da:	2b1c      	cmp	r3, #28
 80018dc:	dc00      	bgt.n	80018e0 <__aeabi_dmul+0x4e8>
 80018de:	e684      	b.n	80015ea <__aeabi_dmul+0x1f2>
 80018e0:	2300      	movs	r3, #0
 80018e2:	4699      	mov	r9, r3
 80018e4:	0023      	movs	r3, r4
 80018e6:	3808      	subs	r0, #8
 80018e8:	4083      	lsls	r3, r0
 80018ea:	469a      	mov	sl, r3
 80018ec:	e68e      	b.n	800160c <__aeabi_dmul+0x214>
 80018ee:	f000 fc51 	bl	8002194 <__clzsi2>
 80018f2:	0002      	movs	r2, r0
 80018f4:	0003      	movs	r3, r0
 80018f6:	3215      	adds	r2, #21
 80018f8:	3320      	adds	r3, #32
 80018fa:	2a1c      	cmp	r2, #28
 80018fc:	dc00      	bgt.n	8001900 <__aeabi_dmul+0x508>
 80018fe:	e64e      	b.n	800159e <__aeabi_dmul+0x1a6>
 8001900:	0002      	movs	r2, r0
 8001902:	0034      	movs	r4, r6
 8001904:	3a08      	subs	r2, #8
 8001906:	2000      	movs	r0, #0
 8001908:	4094      	lsls	r4, r2
 800190a:	e652      	b.n	80015b2 <__aeabi_dmul+0x1ba>
 800190c:	9301      	str	r3, [sp, #4]
 800190e:	e604      	b.n	800151a <__aeabi_dmul+0x122>
 8001910:	4b1c      	ldr	r3, [pc, #112]	@ (8001984 <__aeabi_dmul+0x58c>)
 8001912:	0021      	movs	r1, r4
 8001914:	469c      	mov	ip, r3
 8001916:	0003      	movs	r3, r0
 8001918:	9d01      	ldr	r5, [sp, #4]
 800191a:	40d3      	lsrs	r3, r2
 800191c:	4465      	add	r5, ip
 800191e:	40a9      	lsls	r1, r5
 8001920:	4319      	orrs	r1, r3
 8001922:	0003      	movs	r3, r0
 8001924:	40ab      	lsls	r3, r5
 8001926:	1e58      	subs	r0, r3, #1
 8001928:	4183      	sbcs	r3, r0
 800192a:	4319      	orrs	r1, r3
 800192c:	0008      	movs	r0, r1
 800192e:	40d4      	lsrs	r4, r2
 8001930:	074b      	lsls	r3, r1, #29
 8001932:	d009      	beq.n	8001948 <__aeabi_dmul+0x550>
 8001934:	230f      	movs	r3, #15
 8001936:	400b      	ands	r3, r1
 8001938:	2b04      	cmp	r3, #4
 800193a:	d005      	beq.n	8001948 <__aeabi_dmul+0x550>
 800193c:	1d0b      	adds	r3, r1, #4
 800193e:	428b      	cmp	r3, r1
 8001940:	4180      	sbcs	r0, r0
 8001942:	4240      	negs	r0, r0
 8001944:	1824      	adds	r4, r4, r0
 8001946:	0018      	movs	r0, r3
 8001948:	0223      	lsls	r3, r4, #8
 800194a:	d400      	bmi.n	800194e <__aeabi_dmul+0x556>
 800194c:	e6d6      	b.n	80016fc <__aeabi_dmul+0x304>
 800194e:	2301      	movs	r3, #1
 8001950:	2400      	movs	r4, #0
 8001952:	2200      	movs	r2, #0
 8001954:	e5a6      	b.n	80014a4 <__aeabi_dmul+0xac>
 8001956:	290f      	cmp	r1, #15
 8001958:	d1aa      	bne.n	80018b0 <__aeabi_dmul+0x4b8>
 800195a:	2380      	movs	r3, #128	@ 0x80
 800195c:	4652      	mov	r2, sl
 800195e:	031b      	lsls	r3, r3, #12
 8001960:	421a      	tst	r2, r3
 8001962:	d0a9      	beq.n	80018b8 <__aeabi_dmul+0x4c0>
 8001964:	421c      	tst	r4, r3
 8001966:	d1a7      	bne.n	80018b8 <__aeabi_dmul+0x4c0>
 8001968:	431c      	orrs	r4, r3
 800196a:	9b00      	ldr	r3, [sp, #0]
 800196c:	0002      	movs	r2, r0
 800196e:	469b      	mov	fp, r3
 8001970:	4b03      	ldr	r3, [pc, #12]	@ (8001980 <__aeabi_dmul+0x588>)
 8001972:	e597      	b.n	80014a4 <__aeabi_dmul+0xac>
 8001974:	2400      	movs	r4, #0
 8001976:	e6c1      	b.n	80016fc <__aeabi_dmul+0x304>
 8001978:	2400      	movs	r4, #0
 800197a:	4b01      	ldr	r3, [pc, #4]	@ (8001980 <__aeabi_dmul+0x588>)
 800197c:	0022      	movs	r2, r4
 800197e:	e591      	b.n	80014a4 <__aeabi_dmul+0xac>
 8001980:	000007ff 	.word	0x000007ff
 8001984:	0000041e 	.word	0x0000041e

08001988 <__aeabi_dsub>:
 8001988:	b5f0      	push	{r4, r5, r6, r7, lr}
 800198a:	464e      	mov	r6, r9
 800198c:	4645      	mov	r5, r8
 800198e:	46de      	mov	lr, fp
 8001990:	4657      	mov	r7, sl
 8001992:	b5e0      	push	{r5, r6, r7, lr}
 8001994:	b085      	sub	sp, #20
 8001996:	9000      	str	r0, [sp, #0]
 8001998:	9101      	str	r1, [sp, #4]
 800199a:	030c      	lsls	r4, r1, #12
 800199c:	004f      	lsls	r7, r1, #1
 800199e:	0fce      	lsrs	r6, r1, #31
 80019a0:	0a61      	lsrs	r1, r4, #9
 80019a2:	9c00      	ldr	r4, [sp, #0]
 80019a4:	46b0      	mov	r8, r6
 80019a6:	0f64      	lsrs	r4, r4, #29
 80019a8:	430c      	orrs	r4, r1
 80019aa:	9900      	ldr	r1, [sp, #0]
 80019ac:	0d7f      	lsrs	r7, r7, #21
 80019ae:	00c8      	lsls	r0, r1, #3
 80019b0:	0011      	movs	r1, r2
 80019b2:	001a      	movs	r2, r3
 80019b4:	031b      	lsls	r3, r3, #12
 80019b6:	469c      	mov	ip, r3
 80019b8:	9100      	str	r1, [sp, #0]
 80019ba:	9201      	str	r2, [sp, #4]
 80019bc:	0051      	lsls	r1, r2, #1
 80019be:	0d4b      	lsrs	r3, r1, #21
 80019c0:	4699      	mov	r9, r3
 80019c2:	9b01      	ldr	r3, [sp, #4]
 80019c4:	9d00      	ldr	r5, [sp, #0]
 80019c6:	0fd9      	lsrs	r1, r3, #31
 80019c8:	4663      	mov	r3, ip
 80019ca:	0f6a      	lsrs	r2, r5, #29
 80019cc:	0a5b      	lsrs	r3, r3, #9
 80019ce:	4313      	orrs	r3, r2
 80019d0:	00ea      	lsls	r2, r5, #3
 80019d2:	4694      	mov	ip, r2
 80019d4:	4693      	mov	fp, r2
 80019d6:	4ac1      	ldr	r2, [pc, #772]	@ (8001cdc <__aeabi_dsub+0x354>)
 80019d8:	9003      	str	r0, [sp, #12]
 80019da:	9302      	str	r3, [sp, #8]
 80019dc:	4591      	cmp	r9, r2
 80019de:	d100      	bne.n	80019e2 <__aeabi_dsub+0x5a>
 80019e0:	e0cd      	b.n	8001b7e <__aeabi_dsub+0x1f6>
 80019e2:	2501      	movs	r5, #1
 80019e4:	4069      	eors	r1, r5
 80019e6:	464d      	mov	r5, r9
 80019e8:	1b7d      	subs	r5, r7, r5
 80019ea:	46aa      	mov	sl, r5
 80019ec:	428e      	cmp	r6, r1
 80019ee:	d100      	bne.n	80019f2 <__aeabi_dsub+0x6a>
 80019f0:	e080      	b.n	8001af4 <__aeabi_dsub+0x16c>
 80019f2:	2d00      	cmp	r5, #0
 80019f4:	dc00      	bgt.n	80019f8 <__aeabi_dsub+0x70>
 80019f6:	e335      	b.n	8002064 <__aeabi_dsub+0x6dc>
 80019f8:	4649      	mov	r1, r9
 80019fa:	2900      	cmp	r1, #0
 80019fc:	d100      	bne.n	8001a00 <__aeabi_dsub+0x78>
 80019fe:	e0df      	b.n	8001bc0 <__aeabi_dsub+0x238>
 8001a00:	4297      	cmp	r7, r2
 8001a02:	d100      	bne.n	8001a06 <__aeabi_dsub+0x7e>
 8001a04:	e194      	b.n	8001d30 <__aeabi_dsub+0x3a8>
 8001a06:	4652      	mov	r2, sl
 8001a08:	2501      	movs	r5, #1
 8001a0a:	2a38      	cmp	r2, #56	@ 0x38
 8001a0c:	dc19      	bgt.n	8001a42 <__aeabi_dsub+0xba>
 8001a0e:	2280      	movs	r2, #128	@ 0x80
 8001a10:	9b02      	ldr	r3, [sp, #8]
 8001a12:	0412      	lsls	r2, r2, #16
 8001a14:	4313      	orrs	r3, r2
 8001a16:	9302      	str	r3, [sp, #8]
 8001a18:	4652      	mov	r2, sl
 8001a1a:	2a1f      	cmp	r2, #31
 8001a1c:	dd00      	ble.n	8001a20 <__aeabi_dsub+0x98>
 8001a1e:	e1e3      	b.n	8001de8 <__aeabi_dsub+0x460>
 8001a20:	4653      	mov	r3, sl
 8001a22:	2220      	movs	r2, #32
 8001a24:	4661      	mov	r1, ip
 8001a26:	9d02      	ldr	r5, [sp, #8]
 8001a28:	1ad2      	subs	r2, r2, r3
 8001a2a:	4095      	lsls	r5, r2
 8001a2c:	40d9      	lsrs	r1, r3
 8001a2e:	430d      	orrs	r5, r1
 8001a30:	4661      	mov	r1, ip
 8001a32:	4091      	lsls	r1, r2
 8001a34:	000a      	movs	r2, r1
 8001a36:	1e51      	subs	r1, r2, #1
 8001a38:	418a      	sbcs	r2, r1
 8001a3a:	4315      	orrs	r5, r2
 8001a3c:	9a02      	ldr	r2, [sp, #8]
 8001a3e:	40da      	lsrs	r2, r3
 8001a40:	1aa4      	subs	r4, r4, r2
 8001a42:	1b45      	subs	r5, r0, r5
 8001a44:	42a8      	cmp	r0, r5
 8001a46:	4180      	sbcs	r0, r0
 8001a48:	4240      	negs	r0, r0
 8001a4a:	1a24      	subs	r4, r4, r0
 8001a4c:	0223      	lsls	r3, r4, #8
 8001a4e:	d400      	bmi.n	8001a52 <__aeabi_dsub+0xca>
 8001a50:	e13d      	b.n	8001cce <__aeabi_dsub+0x346>
 8001a52:	0264      	lsls	r4, r4, #9
 8001a54:	0a64      	lsrs	r4, r4, #9
 8001a56:	2c00      	cmp	r4, #0
 8001a58:	d100      	bne.n	8001a5c <__aeabi_dsub+0xd4>
 8001a5a:	e147      	b.n	8001cec <__aeabi_dsub+0x364>
 8001a5c:	0020      	movs	r0, r4
 8001a5e:	f000 fb99 	bl	8002194 <__clzsi2>
 8001a62:	0003      	movs	r3, r0
 8001a64:	3b08      	subs	r3, #8
 8001a66:	2120      	movs	r1, #32
 8001a68:	0028      	movs	r0, r5
 8001a6a:	1aca      	subs	r2, r1, r3
 8001a6c:	40d0      	lsrs	r0, r2
 8001a6e:	409c      	lsls	r4, r3
 8001a70:	0002      	movs	r2, r0
 8001a72:	409d      	lsls	r5, r3
 8001a74:	4322      	orrs	r2, r4
 8001a76:	429f      	cmp	r7, r3
 8001a78:	dd00      	ble.n	8001a7c <__aeabi_dsub+0xf4>
 8001a7a:	e177      	b.n	8001d6c <__aeabi_dsub+0x3e4>
 8001a7c:	1bd8      	subs	r0, r3, r7
 8001a7e:	3001      	adds	r0, #1
 8001a80:	1a09      	subs	r1, r1, r0
 8001a82:	002c      	movs	r4, r5
 8001a84:	408d      	lsls	r5, r1
 8001a86:	40c4      	lsrs	r4, r0
 8001a88:	1e6b      	subs	r3, r5, #1
 8001a8a:	419d      	sbcs	r5, r3
 8001a8c:	0013      	movs	r3, r2
 8001a8e:	40c2      	lsrs	r2, r0
 8001a90:	408b      	lsls	r3, r1
 8001a92:	4325      	orrs	r5, r4
 8001a94:	2700      	movs	r7, #0
 8001a96:	0014      	movs	r4, r2
 8001a98:	431d      	orrs	r5, r3
 8001a9a:	076b      	lsls	r3, r5, #29
 8001a9c:	d009      	beq.n	8001ab2 <__aeabi_dsub+0x12a>
 8001a9e:	230f      	movs	r3, #15
 8001aa0:	402b      	ands	r3, r5
 8001aa2:	2b04      	cmp	r3, #4
 8001aa4:	d005      	beq.n	8001ab2 <__aeabi_dsub+0x12a>
 8001aa6:	1d2b      	adds	r3, r5, #4
 8001aa8:	42ab      	cmp	r3, r5
 8001aaa:	41ad      	sbcs	r5, r5
 8001aac:	426d      	negs	r5, r5
 8001aae:	1964      	adds	r4, r4, r5
 8001ab0:	001d      	movs	r5, r3
 8001ab2:	0223      	lsls	r3, r4, #8
 8001ab4:	d400      	bmi.n	8001ab8 <__aeabi_dsub+0x130>
 8001ab6:	e140      	b.n	8001d3a <__aeabi_dsub+0x3b2>
 8001ab8:	4a88      	ldr	r2, [pc, #544]	@ (8001cdc <__aeabi_dsub+0x354>)
 8001aba:	3701      	adds	r7, #1
 8001abc:	4297      	cmp	r7, r2
 8001abe:	d100      	bne.n	8001ac2 <__aeabi_dsub+0x13a>
 8001ac0:	e101      	b.n	8001cc6 <__aeabi_dsub+0x33e>
 8001ac2:	2601      	movs	r6, #1
 8001ac4:	4643      	mov	r3, r8
 8001ac6:	4986      	ldr	r1, [pc, #536]	@ (8001ce0 <__aeabi_dsub+0x358>)
 8001ac8:	08ed      	lsrs	r5, r5, #3
 8001aca:	4021      	ands	r1, r4
 8001acc:	074a      	lsls	r2, r1, #29
 8001ace:	432a      	orrs	r2, r5
 8001ad0:	057c      	lsls	r4, r7, #21
 8001ad2:	024d      	lsls	r5, r1, #9
 8001ad4:	0b2d      	lsrs	r5, r5, #12
 8001ad6:	0d64      	lsrs	r4, r4, #21
 8001ad8:	401e      	ands	r6, r3
 8001ada:	0524      	lsls	r4, r4, #20
 8001adc:	432c      	orrs	r4, r5
 8001ade:	07f6      	lsls	r6, r6, #31
 8001ae0:	4334      	orrs	r4, r6
 8001ae2:	0010      	movs	r0, r2
 8001ae4:	0021      	movs	r1, r4
 8001ae6:	b005      	add	sp, #20
 8001ae8:	bcf0      	pop	{r4, r5, r6, r7}
 8001aea:	46bb      	mov	fp, r7
 8001aec:	46b2      	mov	sl, r6
 8001aee:	46a9      	mov	r9, r5
 8001af0:	46a0      	mov	r8, r4
 8001af2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001af4:	2d00      	cmp	r5, #0
 8001af6:	dc00      	bgt.n	8001afa <__aeabi_dsub+0x172>
 8001af8:	e2d0      	b.n	800209c <__aeabi_dsub+0x714>
 8001afa:	4649      	mov	r1, r9
 8001afc:	2900      	cmp	r1, #0
 8001afe:	d000      	beq.n	8001b02 <__aeabi_dsub+0x17a>
 8001b00:	e0d4      	b.n	8001cac <__aeabi_dsub+0x324>
 8001b02:	4661      	mov	r1, ip
 8001b04:	9b02      	ldr	r3, [sp, #8]
 8001b06:	4319      	orrs	r1, r3
 8001b08:	d100      	bne.n	8001b0c <__aeabi_dsub+0x184>
 8001b0a:	e12b      	b.n	8001d64 <__aeabi_dsub+0x3dc>
 8001b0c:	1e69      	subs	r1, r5, #1
 8001b0e:	2d01      	cmp	r5, #1
 8001b10:	d100      	bne.n	8001b14 <__aeabi_dsub+0x18c>
 8001b12:	e1d9      	b.n	8001ec8 <__aeabi_dsub+0x540>
 8001b14:	4295      	cmp	r5, r2
 8001b16:	d100      	bne.n	8001b1a <__aeabi_dsub+0x192>
 8001b18:	e10a      	b.n	8001d30 <__aeabi_dsub+0x3a8>
 8001b1a:	2501      	movs	r5, #1
 8001b1c:	2938      	cmp	r1, #56	@ 0x38
 8001b1e:	dc17      	bgt.n	8001b50 <__aeabi_dsub+0x1c8>
 8001b20:	468a      	mov	sl, r1
 8001b22:	4653      	mov	r3, sl
 8001b24:	2b1f      	cmp	r3, #31
 8001b26:	dd00      	ble.n	8001b2a <__aeabi_dsub+0x1a2>
 8001b28:	e1e7      	b.n	8001efa <__aeabi_dsub+0x572>
 8001b2a:	2220      	movs	r2, #32
 8001b2c:	1ad2      	subs	r2, r2, r3
 8001b2e:	9b02      	ldr	r3, [sp, #8]
 8001b30:	4661      	mov	r1, ip
 8001b32:	4093      	lsls	r3, r2
 8001b34:	001d      	movs	r5, r3
 8001b36:	4653      	mov	r3, sl
 8001b38:	40d9      	lsrs	r1, r3
 8001b3a:	4663      	mov	r3, ip
 8001b3c:	4093      	lsls	r3, r2
 8001b3e:	001a      	movs	r2, r3
 8001b40:	430d      	orrs	r5, r1
 8001b42:	1e51      	subs	r1, r2, #1
 8001b44:	418a      	sbcs	r2, r1
 8001b46:	4653      	mov	r3, sl
 8001b48:	4315      	orrs	r5, r2
 8001b4a:	9a02      	ldr	r2, [sp, #8]
 8001b4c:	40da      	lsrs	r2, r3
 8001b4e:	18a4      	adds	r4, r4, r2
 8001b50:	182d      	adds	r5, r5, r0
 8001b52:	4285      	cmp	r5, r0
 8001b54:	4180      	sbcs	r0, r0
 8001b56:	4240      	negs	r0, r0
 8001b58:	1824      	adds	r4, r4, r0
 8001b5a:	0223      	lsls	r3, r4, #8
 8001b5c:	d400      	bmi.n	8001b60 <__aeabi_dsub+0x1d8>
 8001b5e:	e0b6      	b.n	8001cce <__aeabi_dsub+0x346>
 8001b60:	4b5e      	ldr	r3, [pc, #376]	@ (8001cdc <__aeabi_dsub+0x354>)
 8001b62:	3701      	adds	r7, #1
 8001b64:	429f      	cmp	r7, r3
 8001b66:	d100      	bne.n	8001b6a <__aeabi_dsub+0x1e2>
 8001b68:	e0ad      	b.n	8001cc6 <__aeabi_dsub+0x33e>
 8001b6a:	2101      	movs	r1, #1
 8001b6c:	4b5c      	ldr	r3, [pc, #368]	@ (8001ce0 <__aeabi_dsub+0x358>)
 8001b6e:	086a      	lsrs	r2, r5, #1
 8001b70:	401c      	ands	r4, r3
 8001b72:	4029      	ands	r1, r5
 8001b74:	430a      	orrs	r2, r1
 8001b76:	07e5      	lsls	r5, r4, #31
 8001b78:	4315      	orrs	r5, r2
 8001b7a:	0864      	lsrs	r4, r4, #1
 8001b7c:	e78d      	b.n	8001a9a <__aeabi_dsub+0x112>
 8001b7e:	4a59      	ldr	r2, [pc, #356]	@ (8001ce4 <__aeabi_dsub+0x35c>)
 8001b80:	9b02      	ldr	r3, [sp, #8]
 8001b82:	4692      	mov	sl, r2
 8001b84:	4662      	mov	r2, ip
 8001b86:	44ba      	add	sl, r7
 8001b88:	431a      	orrs	r2, r3
 8001b8a:	d02c      	beq.n	8001be6 <__aeabi_dsub+0x25e>
 8001b8c:	428e      	cmp	r6, r1
 8001b8e:	d02e      	beq.n	8001bee <__aeabi_dsub+0x266>
 8001b90:	4652      	mov	r2, sl
 8001b92:	2a00      	cmp	r2, #0
 8001b94:	d060      	beq.n	8001c58 <__aeabi_dsub+0x2d0>
 8001b96:	2f00      	cmp	r7, #0
 8001b98:	d100      	bne.n	8001b9c <__aeabi_dsub+0x214>
 8001b9a:	e0db      	b.n	8001d54 <__aeabi_dsub+0x3cc>
 8001b9c:	4663      	mov	r3, ip
 8001b9e:	000e      	movs	r6, r1
 8001ba0:	9c02      	ldr	r4, [sp, #8]
 8001ba2:	08d8      	lsrs	r0, r3, #3
 8001ba4:	0762      	lsls	r2, r4, #29
 8001ba6:	4302      	orrs	r2, r0
 8001ba8:	08e4      	lsrs	r4, r4, #3
 8001baa:	0013      	movs	r3, r2
 8001bac:	4323      	orrs	r3, r4
 8001bae:	d100      	bne.n	8001bb2 <__aeabi_dsub+0x22a>
 8001bb0:	e254      	b.n	800205c <__aeabi_dsub+0x6d4>
 8001bb2:	2580      	movs	r5, #128	@ 0x80
 8001bb4:	032d      	lsls	r5, r5, #12
 8001bb6:	4325      	orrs	r5, r4
 8001bb8:	032d      	lsls	r5, r5, #12
 8001bba:	4c48      	ldr	r4, [pc, #288]	@ (8001cdc <__aeabi_dsub+0x354>)
 8001bbc:	0b2d      	lsrs	r5, r5, #12
 8001bbe:	e78c      	b.n	8001ada <__aeabi_dsub+0x152>
 8001bc0:	4661      	mov	r1, ip
 8001bc2:	9b02      	ldr	r3, [sp, #8]
 8001bc4:	4319      	orrs	r1, r3
 8001bc6:	d100      	bne.n	8001bca <__aeabi_dsub+0x242>
 8001bc8:	e0cc      	b.n	8001d64 <__aeabi_dsub+0x3dc>
 8001bca:	0029      	movs	r1, r5
 8001bcc:	3901      	subs	r1, #1
 8001bce:	2d01      	cmp	r5, #1
 8001bd0:	d100      	bne.n	8001bd4 <__aeabi_dsub+0x24c>
 8001bd2:	e188      	b.n	8001ee6 <__aeabi_dsub+0x55e>
 8001bd4:	4295      	cmp	r5, r2
 8001bd6:	d100      	bne.n	8001bda <__aeabi_dsub+0x252>
 8001bd8:	e0aa      	b.n	8001d30 <__aeabi_dsub+0x3a8>
 8001bda:	2501      	movs	r5, #1
 8001bdc:	2938      	cmp	r1, #56	@ 0x38
 8001bde:	dd00      	ble.n	8001be2 <__aeabi_dsub+0x25a>
 8001be0:	e72f      	b.n	8001a42 <__aeabi_dsub+0xba>
 8001be2:	468a      	mov	sl, r1
 8001be4:	e718      	b.n	8001a18 <__aeabi_dsub+0x90>
 8001be6:	2201      	movs	r2, #1
 8001be8:	4051      	eors	r1, r2
 8001bea:	428e      	cmp	r6, r1
 8001bec:	d1d0      	bne.n	8001b90 <__aeabi_dsub+0x208>
 8001bee:	4653      	mov	r3, sl
 8001bf0:	2b00      	cmp	r3, #0
 8001bf2:	d100      	bne.n	8001bf6 <__aeabi_dsub+0x26e>
 8001bf4:	e0be      	b.n	8001d74 <__aeabi_dsub+0x3ec>
 8001bf6:	2f00      	cmp	r7, #0
 8001bf8:	d000      	beq.n	8001bfc <__aeabi_dsub+0x274>
 8001bfa:	e138      	b.n	8001e6e <__aeabi_dsub+0x4e6>
 8001bfc:	46ca      	mov	sl, r9
 8001bfe:	0022      	movs	r2, r4
 8001c00:	4302      	orrs	r2, r0
 8001c02:	d100      	bne.n	8001c06 <__aeabi_dsub+0x27e>
 8001c04:	e1e2      	b.n	8001fcc <__aeabi_dsub+0x644>
 8001c06:	4653      	mov	r3, sl
 8001c08:	1e59      	subs	r1, r3, #1
 8001c0a:	2b01      	cmp	r3, #1
 8001c0c:	d100      	bne.n	8001c10 <__aeabi_dsub+0x288>
 8001c0e:	e20d      	b.n	800202c <__aeabi_dsub+0x6a4>
 8001c10:	4a32      	ldr	r2, [pc, #200]	@ (8001cdc <__aeabi_dsub+0x354>)
 8001c12:	4592      	cmp	sl, r2
 8001c14:	d100      	bne.n	8001c18 <__aeabi_dsub+0x290>
 8001c16:	e1d2      	b.n	8001fbe <__aeabi_dsub+0x636>
 8001c18:	2701      	movs	r7, #1
 8001c1a:	2938      	cmp	r1, #56	@ 0x38
 8001c1c:	dc13      	bgt.n	8001c46 <__aeabi_dsub+0x2be>
 8001c1e:	291f      	cmp	r1, #31
 8001c20:	dd00      	ble.n	8001c24 <__aeabi_dsub+0x29c>
 8001c22:	e1ee      	b.n	8002002 <__aeabi_dsub+0x67a>
 8001c24:	2220      	movs	r2, #32
 8001c26:	9b02      	ldr	r3, [sp, #8]
 8001c28:	1a52      	subs	r2, r2, r1
 8001c2a:	0025      	movs	r5, r4
 8001c2c:	0007      	movs	r7, r0
 8001c2e:	469a      	mov	sl, r3
 8001c30:	40cc      	lsrs	r4, r1
 8001c32:	4090      	lsls	r0, r2
 8001c34:	4095      	lsls	r5, r2
 8001c36:	40cf      	lsrs	r7, r1
 8001c38:	44a2      	add	sl, r4
 8001c3a:	1e42      	subs	r2, r0, #1
 8001c3c:	4190      	sbcs	r0, r2
 8001c3e:	4653      	mov	r3, sl
 8001c40:	432f      	orrs	r7, r5
 8001c42:	4307      	orrs	r7, r0
 8001c44:	9302      	str	r3, [sp, #8]
 8001c46:	003d      	movs	r5, r7
 8001c48:	4465      	add	r5, ip
 8001c4a:	4565      	cmp	r5, ip
 8001c4c:	4192      	sbcs	r2, r2
 8001c4e:	9b02      	ldr	r3, [sp, #8]
 8001c50:	4252      	negs	r2, r2
 8001c52:	464f      	mov	r7, r9
 8001c54:	18d4      	adds	r4, r2, r3
 8001c56:	e780      	b.n	8001b5a <__aeabi_dsub+0x1d2>
 8001c58:	4a23      	ldr	r2, [pc, #140]	@ (8001ce8 <__aeabi_dsub+0x360>)
 8001c5a:	1c7d      	adds	r5, r7, #1
 8001c5c:	4215      	tst	r5, r2
 8001c5e:	d000      	beq.n	8001c62 <__aeabi_dsub+0x2da>
 8001c60:	e0aa      	b.n	8001db8 <__aeabi_dsub+0x430>
 8001c62:	4662      	mov	r2, ip
 8001c64:	0025      	movs	r5, r4
 8001c66:	9b02      	ldr	r3, [sp, #8]
 8001c68:	4305      	orrs	r5, r0
 8001c6a:	431a      	orrs	r2, r3
 8001c6c:	2f00      	cmp	r7, #0
 8001c6e:	d000      	beq.n	8001c72 <__aeabi_dsub+0x2ea>
 8001c70:	e0f5      	b.n	8001e5e <__aeabi_dsub+0x4d6>
 8001c72:	2d00      	cmp	r5, #0
 8001c74:	d100      	bne.n	8001c78 <__aeabi_dsub+0x2f0>
 8001c76:	e16b      	b.n	8001f50 <__aeabi_dsub+0x5c8>
 8001c78:	2a00      	cmp	r2, #0
 8001c7a:	d100      	bne.n	8001c7e <__aeabi_dsub+0x2f6>
 8001c7c:	e152      	b.n	8001f24 <__aeabi_dsub+0x59c>
 8001c7e:	4663      	mov	r3, ip
 8001c80:	1ac5      	subs	r5, r0, r3
 8001c82:	9b02      	ldr	r3, [sp, #8]
 8001c84:	1ae2      	subs	r2, r4, r3
 8001c86:	42a8      	cmp	r0, r5
 8001c88:	419b      	sbcs	r3, r3
 8001c8a:	425b      	negs	r3, r3
 8001c8c:	1ad3      	subs	r3, r2, r3
 8001c8e:	021a      	lsls	r2, r3, #8
 8001c90:	d400      	bmi.n	8001c94 <__aeabi_dsub+0x30c>
 8001c92:	e1d5      	b.n	8002040 <__aeabi_dsub+0x6b8>
 8001c94:	4663      	mov	r3, ip
 8001c96:	1a1d      	subs	r5, r3, r0
 8001c98:	45ac      	cmp	ip, r5
 8001c9a:	4192      	sbcs	r2, r2
 8001c9c:	2601      	movs	r6, #1
 8001c9e:	9b02      	ldr	r3, [sp, #8]
 8001ca0:	4252      	negs	r2, r2
 8001ca2:	1b1c      	subs	r4, r3, r4
 8001ca4:	4688      	mov	r8, r1
 8001ca6:	1aa4      	subs	r4, r4, r2
 8001ca8:	400e      	ands	r6, r1
 8001caa:	e6f6      	b.n	8001a9a <__aeabi_dsub+0x112>
 8001cac:	4297      	cmp	r7, r2
 8001cae:	d03f      	beq.n	8001d30 <__aeabi_dsub+0x3a8>
 8001cb0:	4652      	mov	r2, sl
 8001cb2:	2501      	movs	r5, #1
 8001cb4:	2a38      	cmp	r2, #56	@ 0x38
 8001cb6:	dd00      	ble.n	8001cba <__aeabi_dsub+0x332>
 8001cb8:	e74a      	b.n	8001b50 <__aeabi_dsub+0x1c8>
 8001cba:	2280      	movs	r2, #128	@ 0x80
 8001cbc:	9b02      	ldr	r3, [sp, #8]
 8001cbe:	0412      	lsls	r2, r2, #16
 8001cc0:	4313      	orrs	r3, r2
 8001cc2:	9302      	str	r3, [sp, #8]
 8001cc4:	e72d      	b.n	8001b22 <__aeabi_dsub+0x19a>
 8001cc6:	003c      	movs	r4, r7
 8001cc8:	2500      	movs	r5, #0
 8001cca:	2200      	movs	r2, #0
 8001ccc:	e705      	b.n	8001ada <__aeabi_dsub+0x152>
 8001cce:	2307      	movs	r3, #7
 8001cd0:	402b      	ands	r3, r5
 8001cd2:	2b00      	cmp	r3, #0
 8001cd4:	d000      	beq.n	8001cd8 <__aeabi_dsub+0x350>
 8001cd6:	e6e2      	b.n	8001a9e <__aeabi_dsub+0x116>
 8001cd8:	e06b      	b.n	8001db2 <__aeabi_dsub+0x42a>
 8001cda:	46c0      	nop			@ (mov r8, r8)
 8001cdc:	000007ff 	.word	0x000007ff
 8001ce0:	ff7fffff 	.word	0xff7fffff
 8001ce4:	fffff801 	.word	0xfffff801
 8001ce8:	000007fe 	.word	0x000007fe
 8001cec:	0028      	movs	r0, r5
 8001cee:	f000 fa51 	bl	8002194 <__clzsi2>
 8001cf2:	0003      	movs	r3, r0
 8001cf4:	3318      	adds	r3, #24
 8001cf6:	2b1f      	cmp	r3, #31
 8001cf8:	dc00      	bgt.n	8001cfc <__aeabi_dsub+0x374>
 8001cfa:	e6b4      	b.n	8001a66 <__aeabi_dsub+0xde>
 8001cfc:	002a      	movs	r2, r5
 8001cfe:	3808      	subs	r0, #8
 8001d00:	4082      	lsls	r2, r0
 8001d02:	429f      	cmp	r7, r3
 8001d04:	dd00      	ble.n	8001d08 <__aeabi_dsub+0x380>
 8001d06:	e0b9      	b.n	8001e7c <__aeabi_dsub+0x4f4>
 8001d08:	1bdb      	subs	r3, r3, r7
 8001d0a:	1c58      	adds	r0, r3, #1
 8001d0c:	281f      	cmp	r0, #31
 8001d0e:	dc00      	bgt.n	8001d12 <__aeabi_dsub+0x38a>
 8001d10:	e1a0      	b.n	8002054 <__aeabi_dsub+0x6cc>
 8001d12:	0015      	movs	r5, r2
 8001d14:	3b1f      	subs	r3, #31
 8001d16:	40dd      	lsrs	r5, r3
 8001d18:	2820      	cmp	r0, #32
 8001d1a:	d005      	beq.n	8001d28 <__aeabi_dsub+0x3a0>
 8001d1c:	2340      	movs	r3, #64	@ 0x40
 8001d1e:	1a1b      	subs	r3, r3, r0
 8001d20:	409a      	lsls	r2, r3
 8001d22:	1e53      	subs	r3, r2, #1
 8001d24:	419a      	sbcs	r2, r3
 8001d26:	4315      	orrs	r5, r2
 8001d28:	2307      	movs	r3, #7
 8001d2a:	2700      	movs	r7, #0
 8001d2c:	402b      	ands	r3, r5
 8001d2e:	e7d0      	b.n	8001cd2 <__aeabi_dsub+0x34a>
 8001d30:	08c0      	lsrs	r0, r0, #3
 8001d32:	0762      	lsls	r2, r4, #29
 8001d34:	4302      	orrs	r2, r0
 8001d36:	08e4      	lsrs	r4, r4, #3
 8001d38:	e737      	b.n	8001baa <__aeabi_dsub+0x222>
 8001d3a:	08ea      	lsrs	r2, r5, #3
 8001d3c:	0763      	lsls	r3, r4, #29
 8001d3e:	431a      	orrs	r2, r3
 8001d40:	4bd3      	ldr	r3, [pc, #844]	@ (8002090 <__aeabi_dsub+0x708>)
 8001d42:	08e4      	lsrs	r4, r4, #3
 8001d44:	429f      	cmp	r7, r3
 8001d46:	d100      	bne.n	8001d4a <__aeabi_dsub+0x3c2>
 8001d48:	e72f      	b.n	8001baa <__aeabi_dsub+0x222>
 8001d4a:	0324      	lsls	r4, r4, #12
 8001d4c:	0b25      	lsrs	r5, r4, #12
 8001d4e:	057c      	lsls	r4, r7, #21
 8001d50:	0d64      	lsrs	r4, r4, #21
 8001d52:	e6c2      	b.n	8001ada <__aeabi_dsub+0x152>
 8001d54:	46ca      	mov	sl, r9
 8001d56:	0022      	movs	r2, r4
 8001d58:	4302      	orrs	r2, r0
 8001d5a:	d158      	bne.n	8001e0e <__aeabi_dsub+0x486>
 8001d5c:	4663      	mov	r3, ip
 8001d5e:	000e      	movs	r6, r1
 8001d60:	9c02      	ldr	r4, [sp, #8]
 8001d62:	9303      	str	r3, [sp, #12]
 8001d64:	9b03      	ldr	r3, [sp, #12]
 8001d66:	4657      	mov	r7, sl
 8001d68:	08da      	lsrs	r2, r3, #3
 8001d6a:	e7e7      	b.n	8001d3c <__aeabi_dsub+0x3b4>
 8001d6c:	4cc9      	ldr	r4, [pc, #804]	@ (8002094 <__aeabi_dsub+0x70c>)
 8001d6e:	1aff      	subs	r7, r7, r3
 8001d70:	4014      	ands	r4, r2
 8001d72:	e692      	b.n	8001a9a <__aeabi_dsub+0x112>
 8001d74:	4dc8      	ldr	r5, [pc, #800]	@ (8002098 <__aeabi_dsub+0x710>)
 8001d76:	1c7a      	adds	r2, r7, #1
 8001d78:	422a      	tst	r2, r5
 8001d7a:	d000      	beq.n	8001d7e <__aeabi_dsub+0x3f6>
 8001d7c:	e084      	b.n	8001e88 <__aeabi_dsub+0x500>
 8001d7e:	0022      	movs	r2, r4
 8001d80:	4302      	orrs	r2, r0
 8001d82:	2f00      	cmp	r7, #0
 8001d84:	d000      	beq.n	8001d88 <__aeabi_dsub+0x400>
 8001d86:	e0ef      	b.n	8001f68 <__aeabi_dsub+0x5e0>
 8001d88:	2a00      	cmp	r2, #0
 8001d8a:	d100      	bne.n	8001d8e <__aeabi_dsub+0x406>
 8001d8c:	e0e5      	b.n	8001f5a <__aeabi_dsub+0x5d2>
 8001d8e:	4662      	mov	r2, ip
 8001d90:	9902      	ldr	r1, [sp, #8]
 8001d92:	430a      	orrs	r2, r1
 8001d94:	d100      	bne.n	8001d98 <__aeabi_dsub+0x410>
 8001d96:	e0c5      	b.n	8001f24 <__aeabi_dsub+0x59c>
 8001d98:	4663      	mov	r3, ip
 8001d9a:	18c5      	adds	r5, r0, r3
 8001d9c:	468c      	mov	ip, r1
 8001d9e:	4285      	cmp	r5, r0
 8001da0:	4180      	sbcs	r0, r0
 8001da2:	4464      	add	r4, ip
 8001da4:	4240      	negs	r0, r0
 8001da6:	1824      	adds	r4, r4, r0
 8001da8:	0223      	lsls	r3, r4, #8
 8001daa:	d502      	bpl.n	8001db2 <__aeabi_dsub+0x42a>
 8001dac:	4bb9      	ldr	r3, [pc, #740]	@ (8002094 <__aeabi_dsub+0x70c>)
 8001dae:	3701      	adds	r7, #1
 8001db0:	401c      	ands	r4, r3
 8001db2:	46ba      	mov	sl, r7
 8001db4:	9503      	str	r5, [sp, #12]
 8001db6:	e7d5      	b.n	8001d64 <__aeabi_dsub+0x3dc>
 8001db8:	4662      	mov	r2, ip
 8001dba:	1a85      	subs	r5, r0, r2
 8001dbc:	42a8      	cmp	r0, r5
 8001dbe:	4192      	sbcs	r2, r2
 8001dc0:	4252      	negs	r2, r2
 8001dc2:	4691      	mov	r9, r2
 8001dc4:	9b02      	ldr	r3, [sp, #8]
 8001dc6:	1ae3      	subs	r3, r4, r3
 8001dc8:	001a      	movs	r2, r3
 8001dca:	464b      	mov	r3, r9
 8001dcc:	1ad2      	subs	r2, r2, r3
 8001dce:	0013      	movs	r3, r2
 8001dd0:	4691      	mov	r9, r2
 8001dd2:	021a      	lsls	r2, r3, #8
 8001dd4:	d46c      	bmi.n	8001eb0 <__aeabi_dsub+0x528>
 8001dd6:	464a      	mov	r2, r9
 8001dd8:	464c      	mov	r4, r9
 8001dda:	432a      	orrs	r2, r5
 8001ddc:	d000      	beq.n	8001de0 <__aeabi_dsub+0x458>
 8001dde:	e63a      	b.n	8001a56 <__aeabi_dsub+0xce>
 8001de0:	2600      	movs	r6, #0
 8001de2:	2400      	movs	r4, #0
 8001de4:	2500      	movs	r5, #0
 8001de6:	e678      	b.n	8001ada <__aeabi_dsub+0x152>
 8001de8:	9902      	ldr	r1, [sp, #8]
 8001dea:	4653      	mov	r3, sl
 8001dec:	000d      	movs	r5, r1
 8001dee:	3a20      	subs	r2, #32
 8001df0:	40d5      	lsrs	r5, r2
 8001df2:	2b20      	cmp	r3, #32
 8001df4:	d006      	beq.n	8001e04 <__aeabi_dsub+0x47c>
 8001df6:	2240      	movs	r2, #64	@ 0x40
 8001df8:	1ad2      	subs	r2, r2, r3
 8001dfa:	000b      	movs	r3, r1
 8001dfc:	4093      	lsls	r3, r2
 8001dfe:	4662      	mov	r2, ip
 8001e00:	431a      	orrs	r2, r3
 8001e02:	4693      	mov	fp, r2
 8001e04:	465b      	mov	r3, fp
 8001e06:	1e5a      	subs	r2, r3, #1
 8001e08:	4193      	sbcs	r3, r2
 8001e0a:	431d      	orrs	r5, r3
 8001e0c:	e619      	b.n	8001a42 <__aeabi_dsub+0xba>
 8001e0e:	4653      	mov	r3, sl
 8001e10:	1e5a      	subs	r2, r3, #1
 8001e12:	2b01      	cmp	r3, #1
 8001e14:	d100      	bne.n	8001e18 <__aeabi_dsub+0x490>
 8001e16:	e0c6      	b.n	8001fa6 <__aeabi_dsub+0x61e>
 8001e18:	4e9d      	ldr	r6, [pc, #628]	@ (8002090 <__aeabi_dsub+0x708>)
 8001e1a:	45b2      	cmp	sl, r6
 8001e1c:	d100      	bne.n	8001e20 <__aeabi_dsub+0x498>
 8001e1e:	e6bd      	b.n	8001b9c <__aeabi_dsub+0x214>
 8001e20:	4688      	mov	r8, r1
 8001e22:	000e      	movs	r6, r1
 8001e24:	2501      	movs	r5, #1
 8001e26:	2a38      	cmp	r2, #56	@ 0x38
 8001e28:	dc10      	bgt.n	8001e4c <__aeabi_dsub+0x4c4>
 8001e2a:	2a1f      	cmp	r2, #31
 8001e2c:	dc7f      	bgt.n	8001f2e <__aeabi_dsub+0x5a6>
 8001e2e:	2120      	movs	r1, #32
 8001e30:	0025      	movs	r5, r4
 8001e32:	1a89      	subs	r1, r1, r2
 8001e34:	0007      	movs	r7, r0
 8001e36:	4088      	lsls	r0, r1
 8001e38:	408d      	lsls	r5, r1
 8001e3a:	40d7      	lsrs	r7, r2
 8001e3c:	40d4      	lsrs	r4, r2
 8001e3e:	1e41      	subs	r1, r0, #1
 8001e40:	4188      	sbcs	r0, r1
 8001e42:	9b02      	ldr	r3, [sp, #8]
 8001e44:	433d      	orrs	r5, r7
 8001e46:	1b1b      	subs	r3, r3, r4
 8001e48:	4305      	orrs	r5, r0
 8001e4a:	9302      	str	r3, [sp, #8]
 8001e4c:	4662      	mov	r2, ip
 8001e4e:	1b55      	subs	r5, r2, r5
 8001e50:	45ac      	cmp	ip, r5
 8001e52:	4192      	sbcs	r2, r2
 8001e54:	9b02      	ldr	r3, [sp, #8]
 8001e56:	4252      	negs	r2, r2
 8001e58:	464f      	mov	r7, r9
 8001e5a:	1a9c      	subs	r4, r3, r2
 8001e5c:	e5f6      	b.n	8001a4c <__aeabi_dsub+0xc4>
 8001e5e:	2d00      	cmp	r5, #0
 8001e60:	d000      	beq.n	8001e64 <__aeabi_dsub+0x4dc>
 8001e62:	e0b7      	b.n	8001fd4 <__aeabi_dsub+0x64c>
 8001e64:	2a00      	cmp	r2, #0
 8001e66:	d100      	bne.n	8001e6a <__aeabi_dsub+0x4e2>
 8001e68:	e0f0      	b.n	800204c <__aeabi_dsub+0x6c4>
 8001e6a:	2601      	movs	r6, #1
 8001e6c:	400e      	ands	r6, r1
 8001e6e:	4663      	mov	r3, ip
 8001e70:	9802      	ldr	r0, [sp, #8]
 8001e72:	08d9      	lsrs	r1, r3, #3
 8001e74:	0742      	lsls	r2, r0, #29
 8001e76:	430a      	orrs	r2, r1
 8001e78:	08c4      	lsrs	r4, r0, #3
 8001e7a:	e696      	b.n	8001baa <__aeabi_dsub+0x222>
 8001e7c:	4c85      	ldr	r4, [pc, #532]	@ (8002094 <__aeabi_dsub+0x70c>)
 8001e7e:	1aff      	subs	r7, r7, r3
 8001e80:	4014      	ands	r4, r2
 8001e82:	0762      	lsls	r2, r4, #29
 8001e84:	08e4      	lsrs	r4, r4, #3
 8001e86:	e760      	b.n	8001d4a <__aeabi_dsub+0x3c2>
 8001e88:	4981      	ldr	r1, [pc, #516]	@ (8002090 <__aeabi_dsub+0x708>)
 8001e8a:	428a      	cmp	r2, r1
 8001e8c:	d100      	bne.n	8001e90 <__aeabi_dsub+0x508>
 8001e8e:	e0c9      	b.n	8002024 <__aeabi_dsub+0x69c>
 8001e90:	4663      	mov	r3, ip
 8001e92:	18c1      	adds	r1, r0, r3
 8001e94:	4281      	cmp	r1, r0
 8001e96:	4180      	sbcs	r0, r0
 8001e98:	9b02      	ldr	r3, [sp, #8]
 8001e9a:	4240      	negs	r0, r0
 8001e9c:	18e3      	adds	r3, r4, r3
 8001e9e:	181b      	adds	r3, r3, r0
 8001ea0:	07dd      	lsls	r5, r3, #31
 8001ea2:	085c      	lsrs	r4, r3, #1
 8001ea4:	2307      	movs	r3, #7
 8001ea6:	0849      	lsrs	r1, r1, #1
 8001ea8:	430d      	orrs	r5, r1
 8001eaa:	0017      	movs	r7, r2
 8001eac:	402b      	ands	r3, r5
 8001eae:	e710      	b.n	8001cd2 <__aeabi_dsub+0x34a>
 8001eb0:	4663      	mov	r3, ip
 8001eb2:	1a1d      	subs	r5, r3, r0
 8001eb4:	45ac      	cmp	ip, r5
 8001eb6:	4192      	sbcs	r2, r2
 8001eb8:	2601      	movs	r6, #1
 8001eba:	9b02      	ldr	r3, [sp, #8]
 8001ebc:	4252      	negs	r2, r2
 8001ebe:	1b1c      	subs	r4, r3, r4
 8001ec0:	4688      	mov	r8, r1
 8001ec2:	1aa4      	subs	r4, r4, r2
 8001ec4:	400e      	ands	r6, r1
 8001ec6:	e5c6      	b.n	8001a56 <__aeabi_dsub+0xce>
 8001ec8:	4663      	mov	r3, ip
 8001eca:	18c5      	adds	r5, r0, r3
 8001ecc:	9b02      	ldr	r3, [sp, #8]
 8001ece:	4285      	cmp	r5, r0
 8001ed0:	4180      	sbcs	r0, r0
 8001ed2:	469c      	mov	ip, r3
 8001ed4:	4240      	negs	r0, r0
 8001ed6:	4464      	add	r4, ip
 8001ed8:	1824      	adds	r4, r4, r0
 8001eda:	2701      	movs	r7, #1
 8001edc:	0223      	lsls	r3, r4, #8
 8001ede:	d400      	bmi.n	8001ee2 <__aeabi_dsub+0x55a>
 8001ee0:	e6f5      	b.n	8001cce <__aeabi_dsub+0x346>
 8001ee2:	2702      	movs	r7, #2
 8001ee4:	e641      	b.n	8001b6a <__aeabi_dsub+0x1e2>
 8001ee6:	4663      	mov	r3, ip
 8001ee8:	1ac5      	subs	r5, r0, r3
 8001eea:	42a8      	cmp	r0, r5
 8001eec:	4180      	sbcs	r0, r0
 8001eee:	9b02      	ldr	r3, [sp, #8]
 8001ef0:	4240      	negs	r0, r0
 8001ef2:	1ae4      	subs	r4, r4, r3
 8001ef4:	2701      	movs	r7, #1
 8001ef6:	1a24      	subs	r4, r4, r0
 8001ef8:	e5a8      	b.n	8001a4c <__aeabi_dsub+0xc4>
 8001efa:	9d02      	ldr	r5, [sp, #8]
 8001efc:	4652      	mov	r2, sl
 8001efe:	002b      	movs	r3, r5
 8001f00:	3a20      	subs	r2, #32
 8001f02:	40d3      	lsrs	r3, r2
 8001f04:	0019      	movs	r1, r3
 8001f06:	4653      	mov	r3, sl
 8001f08:	2b20      	cmp	r3, #32
 8001f0a:	d006      	beq.n	8001f1a <__aeabi_dsub+0x592>
 8001f0c:	2240      	movs	r2, #64	@ 0x40
 8001f0e:	1ad2      	subs	r2, r2, r3
 8001f10:	002b      	movs	r3, r5
 8001f12:	4093      	lsls	r3, r2
 8001f14:	4662      	mov	r2, ip
 8001f16:	431a      	orrs	r2, r3
 8001f18:	4693      	mov	fp, r2
 8001f1a:	465d      	mov	r5, fp
 8001f1c:	1e6b      	subs	r3, r5, #1
 8001f1e:	419d      	sbcs	r5, r3
 8001f20:	430d      	orrs	r5, r1
 8001f22:	e615      	b.n	8001b50 <__aeabi_dsub+0x1c8>
 8001f24:	0762      	lsls	r2, r4, #29
 8001f26:	08c0      	lsrs	r0, r0, #3
 8001f28:	4302      	orrs	r2, r0
 8001f2a:	08e4      	lsrs	r4, r4, #3
 8001f2c:	e70d      	b.n	8001d4a <__aeabi_dsub+0x3c2>
 8001f2e:	0011      	movs	r1, r2
 8001f30:	0027      	movs	r7, r4
 8001f32:	3920      	subs	r1, #32
 8001f34:	40cf      	lsrs	r7, r1
 8001f36:	2a20      	cmp	r2, #32
 8001f38:	d005      	beq.n	8001f46 <__aeabi_dsub+0x5be>
 8001f3a:	2140      	movs	r1, #64	@ 0x40
 8001f3c:	1a8a      	subs	r2, r1, r2
 8001f3e:	4094      	lsls	r4, r2
 8001f40:	0025      	movs	r5, r4
 8001f42:	4305      	orrs	r5, r0
 8001f44:	9503      	str	r5, [sp, #12]
 8001f46:	9d03      	ldr	r5, [sp, #12]
 8001f48:	1e6a      	subs	r2, r5, #1
 8001f4a:	4195      	sbcs	r5, r2
 8001f4c:	433d      	orrs	r5, r7
 8001f4e:	e77d      	b.n	8001e4c <__aeabi_dsub+0x4c4>
 8001f50:	2a00      	cmp	r2, #0
 8001f52:	d100      	bne.n	8001f56 <__aeabi_dsub+0x5ce>
 8001f54:	e744      	b.n	8001de0 <__aeabi_dsub+0x458>
 8001f56:	2601      	movs	r6, #1
 8001f58:	400e      	ands	r6, r1
 8001f5a:	4663      	mov	r3, ip
 8001f5c:	08d9      	lsrs	r1, r3, #3
 8001f5e:	9b02      	ldr	r3, [sp, #8]
 8001f60:	075a      	lsls	r2, r3, #29
 8001f62:	430a      	orrs	r2, r1
 8001f64:	08dc      	lsrs	r4, r3, #3
 8001f66:	e6f0      	b.n	8001d4a <__aeabi_dsub+0x3c2>
 8001f68:	2a00      	cmp	r2, #0
 8001f6a:	d028      	beq.n	8001fbe <__aeabi_dsub+0x636>
 8001f6c:	4662      	mov	r2, ip
 8001f6e:	9f02      	ldr	r7, [sp, #8]
 8001f70:	08c0      	lsrs	r0, r0, #3
 8001f72:	433a      	orrs	r2, r7
 8001f74:	d100      	bne.n	8001f78 <__aeabi_dsub+0x5f0>
 8001f76:	e6dc      	b.n	8001d32 <__aeabi_dsub+0x3aa>
 8001f78:	0762      	lsls	r2, r4, #29
 8001f7a:	4310      	orrs	r0, r2
 8001f7c:	2280      	movs	r2, #128	@ 0x80
 8001f7e:	08e4      	lsrs	r4, r4, #3
 8001f80:	0312      	lsls	r2, r2, #12
 8001f82:	4214      	tst	r4, r2
 8001f84:	d009      	beq.n	8001f9a <__aeabi_dsub+0x612>
 8001f86:	08fd      	lsrs	r5, r7, #3
 8001f88:	4215      	tst	r5, r2
 8001f8a:	d106      	bne.n	8001f9a <__aeabi_dsub+0x612>
 8001f8c:	4663      	mov	r3, ip
 8001f8e:	2601      	movs	r6, #1
 8001f90:	002c      	movs	r4, r5
 8001f92:	08d8      	lsrs	r0, r3, #3
 8001f94:	077b      	lsls	r3, r7, #29
 8001f96:	4318      	orrs	r0, r3
 8001f98:	400e      	ands	r6, r1
 8001f9a:	0f42      	lsrs	r2, r0, #29
 8001f9c:	00c0      	lsls	r0, r0, #3
 8001f9e:	08c0      	lsrs	r0, r0, #3
 8001fa0:	0752      	lsls	r2, r2, #29
 8001fa2:	4302      	orrs	r2, r0
 8001fa4:	e601      	b.n	8001baa <__aeabi_dsub+0x222>
 8001fa6:	4663      	mov	r3, ip
 8001fa8:	1a1d      	subs	r5, r3, r0
 8001faa:	45ac      	cmp	ip, r5
 8001fac:	4192      	sbcs	r2, r2
 8001fae:	9b02      	ldr	r3, [sp, #8]
 8001fb0:	4252      	negs	r2, r2
 8001fb2:	1b1c      	subs	r4, r3, r4
 8001fb4:	000e      	movs	r6, r1
 8001fb6:	4688      	mov	r8, r1
 8001fb8:	2701      	movs	r7, #1
 8001fba:	1aa4      	subs	r4, r4, r2
 8001fbc:	e546      	b.n	8001a4c <__aeabi_dsub+0xc4>
 8001fbe:	4663      	mov	r3, ip
 8001fc0:	08d9      	lsrs	r1, r3, #3
 8001fc2:	9b02      	ldr	r3, [sp, #8]
 8001fc4:	075a      	lsls	r2, r3, #29
 8001fc6:	430a      	orrs	r2, r1
 8001fc8:	08dc      	lsrs	r4, r3, #3
 8001fca:	e5ee      	b.n	8001baa <__aeabi_dsub+0x222>
 8001fcc:	4663      	mov	r3, ip
 8001fce:	9c02      	ldr	r4, [sp, #8]
 8001fd0:	9303      	str	r3, [sp, #12]
 8001fd2:	e6c7      	b.n	8001d64 <__aeabi_dsub+0x3dc>
 8001fd4:	08c0      	lsrs	r0, r0, #3
 8001fd6:	2a00      	cmp	r2, #0
 8001fd8:	d100      	bne.n	8001fdc <__aeabi_dsub+0x654>
 8001fda:	e6aa      	b.n	8001d32 <__aeabi_dsub+0x3aa>
 8001fdc:	0762      	lsls	r2, r4, #29
 8001fde:	4310      	orrs	r0, r2
 8001fe0:	2280      	movs	r2, #128	@ 0x80
 8001fe2:	08e4      	lsrs	r4, r4, #3
 8001fe4:	0312      	lsls	r2, r2, #12
 8001fe6:	4214      	tst	r4, r2
 8001fe8:	d0d7      	beq.n	8001f9a <__aeabi_dsub+0x612>
 8001fea:	9f02      	ldr	r7, [sp, #8]
 8001fec:	08fd      	lsrs	r5, r7, #3
 8001fee:	4215      	tst	r5, r2
 8001ff0:	d1d3      	bne.n	8001f9a <__aeabi_dsub+0x612>
 8001ff2:	4663      	mov	r3, ip
 8001ff4:	2601      	movs	r6, #1
 8001ff6:	08d8      	lsrs	r0, r3, #3
 8001ff8:	077b      	lsls	r3, r7, #29
 8001ffa:	002c      	movs	r4, r5
 8001ffc:	4318      	orrs	r0, r3
 8001ffe:	400e      	ands	r6, r1
 8002000:	e7cb      	b.n	8001f9a <__aeabi_dsub+0x612>
 8002002:	000a      	movs	r2, r1
 8002004:	0027      	movs	r7, r4
 8002006:	3a20      	subs	r2, #32
 8002008:	40d7      	lsrs	r7, r2
 800200a:	2920      	cmp	r1, #32
 800200c:	d005      	beq.n	800201a <__aeabi_dsub+0x692>
 800200e:	2240      	movs	r2, #64	@ 0x40
 8002010:	1a52      	subs	r2, r2, r1
 8002012:	4094      	lsls	r4, r2
 8002014:	0025      	movs	r5, r4
 8002016:	4305      	orrs	r5, r0
 8002018:	9503      	str	r5, [sp, #12]
 800201a:	9d03      	ldr	r5, [sp, #12]
 800201c:	1e6a      	subs	r2, r5, #1
 800201e:	4195      	sbcs	r5, r2
 8002020:	432f      	orrs	r7, r5
 8002022:	e610      	b.n	8001c46 <__aeabi_dsub+0x2be>
 8002024:	0014      	movs	r4, r2
 8002026:	2500      	movs	r5, #0
 8002028:	2200      	movs	r2, #0
 800202a:	e556      	b.n	8001ada <__aeabi_dsub+0x152>
 800202c:	9b02      	ldr	r3, [sp, #8]
 800202e:	4460      	add	r0, ip
 8002030:	4699      	mov	r9, r3
 8002032:	4560      	cmp	r0, ip
 8002034:	4192      	sbcs	r2, r2
 8002036:	444c      	add	r4, r9
 8002038:	4252      	negs	r2, r2
 800203a:	0005      	movs	r5, r0
 800203c:	18a4      	adds	r4, r4, r2
 800203e:	e74c      	b.n	8001eda <__aeabi_dsub+0x552>
 8002040:	001a      	movs	r2, r3
 8002042:	001c      	movs	r4, r3
 8002044:	432a      	orrs	r2, r5
 8002046:	d000      	beq.n	800204a <__aeabi_dsub+0x6c2>
 8002048:	e6b3      	b.n	8001db2 <__aeabi_dsub+0x42a>
 800204a:	e6c9      	b.n	8001de0 <__aeabi_dsub+0x458>
 800204c:	2480      	movs	r4, #128	@ 0x80
 800204e:	2600      	movs	r6, #0
 8002050:	0324      	lsls	r4, r4, #12
 8002052:	e5ae      	b.n	8001bb2 <__aeabi_dsub+0x22a>
 8002054:	2120      	movs	r1, #32
 8002056:	2500      	movs	r5, #0
 8002058:	1a09      	subs	r1, r1, r0
 800205a:	e517      	b.n	8001a8c <__aeabi_dsub+0x104>
 800205c:	2200      	movs	r2, #0
 800205e:	2500      	movs	r5, #0
 8002060:	4c0b      	ldr	r4, [pc, #44]	@ (8002090 <__aeabi_dsub+0x708>)
 8002062:	e53a      	b.n	8001ada <__aeabi_dsub+0x152>
 8002064:	2d00      	cmp	r5, #0
 8002066:	d100      	bne.n	800206a <__aeabi_dsub+0x6e2>
 8002068:	e5f6      	b.n	8001c58 <__aeabi_dsub+0x2d0>
 800206a:	464b      	mov	r3, r9
 800206c:	1bda      	subs	r2, r3, r7
 800206e:	4692      	mov	sl, r2
 8002070:	2f00      	cmp	r7, #0
 8002072:	d100      	bne.n	8002076 <__aeabi_dsub+0x6ee>
 8002074:	e66f      	b.n	8001d56 <__aeabi_dsub+0x3ce>
 8002076:	2a38      	cmp	r2, #56	@ 0x38
 8002078:	dc05      	bgt.n	8002086 <__aeabi_dsub+0x6fe>
 800207a:	2680      	movs	r6, #128	@ 0x80
 800207c:	0436      	lsls	r6, r6, #16
 800207e:	4334      	orrs	r4, r6
 8002080:	4688      	mov	r8, r1
 8002082:	000e      	movs	r6, r1
 8002084:	e6d1      	b.n	8001e2a <__aeabi_dsub+0x4a2>
 8002086:	4688      	mov	r8, r1
 8002088:	000e      	movs	r6, r1
 800208a:	2501      	movs	r5, #1
 800208c:	e6de      	b.n	8001e4c <__aeabi_dsub+0x4c4>
 800208e:	46c0      	nop			@ (mov r8, r8)
 8002090:	000007ff 	.word	0x000007ff
 8002094:	ff7fffff 	.word	0xff7fffff
 8002098:	000007fe 	.word	0x000007fe
 800209c:	2d00      	cmp	r5, #0
 800209e:	d100      	bne.n	80020a2 <__aeabi_dsub+0x71a>
 80020a0:	e668      	b.n	8001d74 <__aeabi_dsub+0x3ec>
 80020a2:	464b      	mov	r3, r9
 80020a4:	1bd9      	subs	r1, r3, r7
 80020a6:	2f00      	cmp	r7, #0
 80020a8:	d101      	bne.n	80020ae <__aeabi_dsub+0x726>
 80020aa:	468a      	mov	sl, r1
 80020ac:	e5a7      	b.n	8001bfe <__aeabi_dsub+0x276>
 80020ae:	2701      	movs	r7, #1
 80020b0:	2938      	cmp	r1, #56	@ 0x38
 80020b2:	dd00      	ble.n	80020b6 <__aeabi_dsub+0x72e>
 80020b4:	e5c7      	b.n	8001c46 <__aeabi_dsub+0x2be>
 80020b6:	2280      	movs	r2, #128	@ 0x80
 80020b8:	0412      	lsls	r2, r2, #16
 80020ba:	4314      	orrs	r4, r2
 80020bc:	e5af      	b.n	8001c1e <__aeabi_dsub+0x296>
 80020be:	46c0      	nop			@ (mov r8, r8)

080020c0 <__aeabi_d2iz>:
 80020c0:	000b      	movs	r3, r1
 80020c2:	0002      	movs	r2, r0
 80020c4:	b570      	push	{r4, r5, r6, lr}
 80020c6:	4d16      	ldr	r5, [pc, #88]	@ (8002120 <__aeabi_d2iz+0x60>)
 80020c8:	030c      	lsls	r4, r1, #12
 80020ca:	b082      	sub	sp, #8
 80020cc:	0049      	lsls	r1, r1, #1
 80020ce:	2000      	movs	r0, #0
 80020d0:	9200      	str	r2, [sp, #0]
 80020d2:	9301      	str	r3, [sp, #4]
 80020d4:	0b24      	lsrs	r4, r4, #12
 80020d6:	0d49      	lsrs	r1, r1, #21
 80020d8:	0fde      	lsrs	r6, r3, #31
 80020da:	42a9      	cmp	r1, r5
 80020dc:	dd04      	ble.n	80020e8 <__aeabi_d2iz+0x28>
 80020de:	4811      	ldr	r0, [pc, #68]	@ (8002124 <__aeabi_d2iz+0x64>)
 80020e0:	4281      	cmp	r1, r0
 80020e2:	dd03      	ble.n	80020ec <__aeabi_d2iz+0x2c>
 80020e4:	4b10      	ldr	r3, [pc, #64]	@ (8002128 <__aeabi_d2iz+0x68>)
 80020e6:	18f0      	adds	r0, r6, r3
 80020e8:	b002      	add	sp, #8
 80020ea:	bd70      	pop	{r4, r5, r6, pc}
 80020ec:	2080      	movs	r0, #128	@ 0x80
 80020ee:	0340      	lsls	r0, r0, #13
 80020f0:	4320      	orrs	r0, r4
 80020f2:	4c0e      	ldr	r4, [pc, #56]	@ (800212c <__aeabi_d2iz+0x6c>)
 80020f4:	1a64      	subs	r4, r4, r1
 80020f6:	2c1f      	cmp	r4, #31
 80020f8:	dd08      	ble.n	800210c <__aeabi_d2iz+0x4c>
 80020fa:	4b0d      	ldr	r3, [pc, #52]	@ (8002130 <__aeabi_d2iz+0x70>)
 80020fc:	1a5b      	subs	r3, r3, r1
 80020fe:	40d8      	lsrs	r0, r3
 8002100:	0003      	movs	r3, r0
 8002102:	4258      	negs	r0, r3
 8002104:	2e00      	cmp	r6, #0
 8002106:	d1ef      	bne.n	80020e8 <__aeabi_d2iz+0x28>
 8002108:	0018      	movs	r0, r3
 800210a:	e7ed      	b.n	80020e8 <__aeabi_d2iz+0x28>
 800210c:	4b09      	ldr	r3, [pc, #36]	@ (8002134 <__aeabi_d2iz+0x74>)
 800210e:	9a00      	ldr	r2, [sp, #0]
 8002110:	469c      	mov	ip, r3
 8002112:	0003      	movs	r3, r0
 8002114:	4461      	add	r1, ip
 8002116:	408b      	lsls	r3, r1
 8002118:	40e2      	lsrs	r2, r4
 800211a:	4313      	orrs	r3, r2
 800211c:	e7f1      	b.n	8002102 <__aeabi_d2iz+0x42>
 800211e:	46c0      	nop			@ (mov r8, r8)
 8002120:	000003fe 	.word	0x000003fe
 8002124:	0000041d 	.word	0x0000041d
 8002128:	7fffffff 	.word	0x7fffffff
 800212c:	00000433 	.word	0x00000433
 8002130:	00000413 	.word	0x00000413
 8002134:	fffffbed 	.word	0xfffffbed

08002138 <__aeabi_i2d>:
 8002138:	b570      	push	{r4, r5, r6, lr}
 800213a:	2800      	cmp	r0, #0
 800213c:	d016      	beq.n	800216c <__aeabi_i2d+0x34>
 800213e:	17c3      	asrs	r3, r0, #31
 8002140:	18c5      	adds	r5, r0, r3
 8002142:	405d      	eors	r5, r3
 8002144:	0fc4      	lsrs	r4, r0, #31
 8002146:	0028      	movs	r0, r5
 8002148:	f000 f824 	bl	8002194 <__clzsi2>
 800214c:	4b10      	ldr	r3, [pc, #64]	@ (8002190 <__aeabi_i2d+0x58>)
 800214e:	1a1b      	subs	r3, r3, r0
 8002150:	055b      	lsls	r3, r3, #21
 8002152:	0d5b      	lsrs	r3, r3, #21
 8002154:	280a      	cmp	r0, #10
 8002156:	dc14      	bgt.n	8002182 <__aeabi_i2d+0x4a>
 8002158:	0002      	movs	r2, r0
 800215a:	002e      	movs	r6, r5
 800215c:	3215      	adds	r2, #21
 800215e:	4096      	lsls	r6, r2
 8002160:	220b      	movs	r2, #11
 8002162:	1a12      	subs	r2, r2, r0
 8002164:	40d5      	lsrs	r5, r2
 8002166:	032d      	lsls	r5, r5, #12
 8002168:	0b2d      	lsrs	r5, r5, #12
 800216a:	e003      	b.n	8002174 <__aeabi_i2d+0x3c>
 800216c:	2400      	movs	r4, #0
 800216e:	2300      	movs	r3, #0
 8002170:	2500      	movs	r5, #0
 8002172:	2600      	movs	r6, #0
 8002174:	051b      	lsls	r3, r3, #20
 8002176:	432b      	orrs	r3, r5
 8002178:	07e4      	lsls	r4, r4, #31
 800217a:	4323      	orrs	r3, r4
 800217c:	0030      	movs	r0, r6
 800217e:	0019      	movs	r1, r3
 8002180:	bd70      	pop	{r4, r5, r6, pc}
 8002182:	380b      	subs	r0, #11
 8002184:	4085      	lsls	r5, r0
 8002186:	032d      	lsls	r5, r5, #12
 8002188:	2600      	movs	r6, #0
 800218a:	0b2d      	lsrs	r5, r5, #12
 800218c:	e7f2      	b.n	8002174 <__aeabi_i2d+0x3c>
 800218e:	46c0      	nop			@ (mov r8, r8)
 8002190:	0000041e 	.word	0x0000041e

08002194 <__clzsi2>:
 8002194:	211c      	movs	r1, #28
 8002196:	2301      	movs	r3, #1
 8002198:	041b      	lsls	r3, r3, #16
 800219a:	4298      	cmp	r0, r3
 800219c:	d301      	bcc.n	80021a2 <__clzsi2+0xe>
 800219e:	0c00      	lsrs	r0, r0, #16
 80021a0:	3910      	subs	r1, #16
 80021a2:	0a1b      	lsrs	r3, r3, #8
 80021a4:	4298      	cmp	r0, r3
 80021a6:	d301      	bcc.n	80021ac <__clzsi2+0x18>
 80021a8:	0a00      	lsrs	r0, r0, #8
 80021aa:	3908      	subs	r1, #8
 80021ac:	091b      	lsrs	r3, r3, #4
 80021ae:	4298      	cmp	r0, r3
 80021b0:	d301      	bcc.n	80021b6 <__clzsi2+0x22>
 80021b2:	0900      	lsrs	r0, r0, #4
 80021b4:	3904      	subs	r1, #4
 80021b6:	a202      	add	r2, pc, #8	@ (adr r2, 80021c0 <__clzsi2+0x2c>)
 80021b8:	5c10      	ldrb	r0, [r2, r0]
 80021ba:	1840      	adds	r0, r0, r1
 80021bc:	4770      	bx	lr
 80021be:	46c0      	nop			@ (mov r8, r8)
 80021c0:	02020304 	.word	0x02020304
 80021c4:	01010101 	.word	0x01010101
	...

080021d0 <GenerateSineTable>:
void adjust_pot_based_on_TIM14(void);
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
void GenerateSineTable() {
 80021d0:	b580      	push	{r7, lr}
 80021d2:	b082      	sub	sp, #8
 80021d4:	af00      	add	r7, sp, #0
    for(int i = 0; i < TABLE_SIZE; i++)
 80021d6:	2300      	movs	r3, #0
 80021d8:	607b      	str	r3, [r7, #4]
 80021da:	e030      	b.n	800223e <GenerateSineTable+0x6e>
        sine_table[i] = (uint8_t)((sin(2 * PI * i / TABLE_SIZE) + 1) * (127.5/2)); // Scale to 0-255
 80021dc:	6878      	ldr	r0, [r7, #4]
 80021de:	f7ff ffab 	bl	8002138 <__aeabi_i2d>
 80021e2:	4a1b      	ldr	r2, [pc, #108]	@ (8002250 <GenerateSineTable+0x80>)
 80021e4:	4b1b      	ldr	r3, [pc, #108]	@ (8002254 <GenerateSineTable+0x84>)
 80021e6:	f7ff f907 	bl	80013f8 <__aeabi_dmul>
 80021ea:	0002      	movs	r2, r0
 80021ec:	000b      	movs	r3, r1
 80021ee:	0010      	movs	r0, r2
 80021f0:	0019      	movs	r1, r3
 80021f2:	2200      	movs	r2, #0
 80021f4:	4b18      	ldr	r3, [pc, #96]	@ (8002258 <GenerateSineTable+0x88>)
 80021f6:	f7fe fcbb 	bl	8000b70 <__aeabi_ddiv>
 80021fa:	0002      	movs	r2, r0
 80021fc:	000b      	movs	r3, r1
 80021fe:	0010      	movs	r0, r2
 8002200:	0019      	movs	r1, r3
 8002202:	f002 fc29 	bl	8004a58 <sin>
 8002206:	2200      	movs	r2, #0
 8002208:	4b14      	ldr	r3, [pc, #80]	@ (800225c <GenerateSineTable+0x8c>)
 800220a:	f7fe f94d 	bl	80004a8 <__aeabi_dadd>
 800220e:	0002      	movs	r2, r0
 8002210:	000b      	movs	r3, r1
 8002212:	0010      	movs	r0, r2
 8002214:	0019      	movs	r1, r3
 8002216:	2200      	movs	r2, #0
 8002218:	4b11      	ldr	r3, [pc, #68]	@ (8002260 <GenerateSineTable+0x90>)
 800221a:	f7ff f8ed 	bl	80013f8 <__aeabi_dmul>
 800221e:	0002      	movs	r2, r0
 8002220:	000b      	movs	r3, r1
 8002222:	0010      	movs	r0, r2
 8002224:	0019      	movs	r1, r3
 8002226:	f7fe f921 	bl	800046c <__aeabi_d2uiz>
 800222a:	0003      	movs	r3, r0
 800222c:	b2d9      	uxtb	r1, r3
 800222e:	4a0d      	ldr	r2, [pc, #52]	@ (8002264 <GenerateSineTable+0x94>)
 8002230:	687b      	ldr	r3, [r7, #4]
 8002232:	18d3      	adds	r3, r2, r3
 8002234:	1c0a      	adds	r2, r1, #0
 8002236:	701a      	strb	r2, [r3, #0]
    for(int i = 0; i < TABLE_SIZE; i++)
 8002238:	687b      	ldr	r3, [r7, #4]
 800223a:	3301      	adds	r3, #1
 800223c:	607b      	str	r3, [r7, #4]
 800223e:	687b      	ldr	r3, [r7, #4]
 8002240:	2b1f      	cmp	r3, #31
 8002242:	ddcb      	ble.n	80021dc <GenerateSineTable+0xc>
}
 8002244:	46c0      	nop			@ (mov r8, r8)
 8002246:	46c0      	nop			@ (mov r8, r8)
 8002248:	46bd      	mov	sp, r7
 800224a:	b002      	add	sp, #8
 800224c:	bd80      	pop	{r7, pc}
 800224e:	46c0      	nop			@ (mov r8, r8)
 8002250:	53c8d4f1 	.word	0x53c8d4f1
 8002254:	401921fb 	.word	0x401921fb
 8002258:	40400000 	.word	0x40400000
 800225c:	3ff00000 	.word	0x3ff00000
 8002260:	404fe000 	.word	0x404fe000
 8002264:	2000013c 	.word	0x2000013c

08002268 <GenerateSquareTable>:

void GenerateSquareTable() {
 8002268:	b580      	push	{r7, lr}
 800226a:	b082      	sub	sp, #8
 800226c:	af00      	add	r7, sp, #0
    for(int i = 0; i < TABLE_SIZE; i++)
 800226e:	2300      	movs	r3, #0
 8002270:	607b      	str	r3, [r7, #4]
 8002272:	e00d      	b.n	8002290 <GenerateSquareTable+0x28>
        square_table[i] = (i < (TABLE_SIZE / 2)) ? 128 : 0;
 8002274:	687b      	ldr	r3, [r7, #4]
 8002276:	2b0f      	cmp	r3, #15
 8002278:	dc01      	bgt.n	800227e <GenerateSquareTable+0x16>
 800227a:	2180      	movs	r1, #128	@ 0x80
 800227c:	e000      	b.n	8002280 <GenerateSquareTable+0x18>
 800227e:	2100      	movs	r1, #0
 8002280:	4a07      	ldr	r2, [pc, #28]	@ (80022a0 <GenerateSquareTable+0x38>)
 8002282:	687b      	ldr	r3, [r7, #4]
 8002284:	18d3      	adds	r3, r2, r3
 8002286:	1c0a      	adds	r2, r1, #0
 8002288:	701a      	strb	r2, [r3, #0]
    for(int i = 0; i < TABLE_SIZE; i++)
 800228a:	687b      	ldr	r3, [r7, #4]
 800228c:	3301      	adds	r3, #1
 800228e:	607b      	str	r3, [r7, #4]
 8002290:	687b      	ldr	r3, [r7, #4]
 8002292:	2b1f      	cmp	r3, #31
 8002294:	ddee      	ble.n	8002274 <GenerateSquareTable+0xc>
}
 8002296:	46c0      	nop			@ (mov r8, r8)
 8002298:	46c0      	nop			@ (mov r8, r8)
 800229a:	46bd      	mov	sp, r7
 800229c:	b002      	add	sp, #8
 800229e:	bd80      	pop	{r7, pc}
 80022a0:	2000015c 	.word	0x2000015c

080022a4 <GenerateTriangleTable>:

void GenerateTriangleTable() {
 80022a4:	b580      	push	{r7, lr}
 80022a6:	b082      	sub	sp, #8
 80022a8:	af00      	add	r7, sp, #0
    for(int i = 0; i <= TABLE_SIZE/2; i++)
 80022aa:	2300      	movs	r3, #0
 80022ac:	607b      	str	r3, [r7, #4]
 80022ae:	e00b      	b.n	80022c8 <GenerateTriangleTable+0x24>
        	triangle_table[i] = i * (256/TABLE_SIZE);    // Rising edge
 80022b0:	687b      	ldr	r3, [r7, #4]
 80022b2:	b2db      	uxtb	r3, r3
 80022b4:	00db      	lsls	r3, r3, #3
 80022b6:	b2d9      	uxtb	r1, r3
 80022b8:	4a11      	ldr	r2, [pc, #68]	@ (8002300 <GenerateTriangleTable+0x5c>)
 80022ba:	687b      	ldr	r3, [r7, #4]
 80022bc:	18d3      	adds	r3, r2, r3
 80022be:	1c0a      	adds	r2, r1, #0
 80022c0:	701a      	strb	r2, [r3, #0]
    for(int i = 0; i <= TABLE_SIZE/2; i++)
 80022c2:	687b      	ldr	r3, [r7, #4]
 80022c4:	3301      	adds	r3, #1
 80022c6:	607b      	str	r3, [r7, #4]
 80022c8:	687b      	ldr	r3, [r7, #4]
 80022ca:	2b10      	cmp	r3, #16
 80022cc:	ddf0      	ble.n	80022b0 <GenerateTriangleTable+0xc>

    for(int i = TABLE_SIZE/2; i < TABLE_SIZE; i++)
 80022ce:	2310      	movs	r3, #16
 80022d0:	603b      	str	r3, [r7, #0]
 80022d2:	e00d      	b.n	80022f0 <GenerateTriangleTable+0x4c>
    	triangle_table[i] = 255 - (i * (256/TABLE_SIZE));    	// Falling edge
 80022d4:	683b      	ldr	r3, [r7, #0]
 80022d6:	b2db      	uxtb	r3, r3
 80022d8:	00db      	lsls	r3, r3, #3
 80022da:	b2db      	uxtb	r3, r3
 80022dc:	43db      	mvns	r3, r3
 80022de:	b2d9      	uxtb	r1, r3
 80022e0:	4a07      	ldr	r2, [pc, #28]	@ (8002300 <GenerateTriangleTable+0x5c>)
 80022e2:	683b      	ldr	r3, [r7, #0]
 80022e4:	18d3      	adds	r3, r2, r3
 80022e6:	1c0a      	adds	r2, r1, #0
 80022e8:	701a      	strb	r2, [r3, #0]
    for(int i = TABLE_SIZE/2; i < TABLE_SIZE; i++)
 80022ea:	683b      	ldr	r3, [r7, #0]
 80022ec:	3301      	adds	r3, #1
 80022ee:	603b      	str	r3, [r7, #0]
 80022f0:	683b      	ldr	r3, [r7, #0]
 80022f2:	2b1f      	cmp	r3, #31
 80022f4:	ddee      	ble.n	80022d4 <GenerateTriangleTable+0x30>
}
 80022f6:	46c0      	nop			@ (mov r8, r8)
 80022f8:	46c0      	nop			@ (mov r8, r8)
 80022fa:	46bd      	mov	sp, r7
 80022fc:	b002      	add	sp, #8
 80022fe:	bd80      	pop	{r7, pc}
 8002300:	2000017c 	.word	0x2000017c

08002304 <CycleWaveform>:

void CycleWaveform() {
 8002304:	b580      	push	{r7, lr}
 8002306:	af00      	add	r7, sp, #0
    current_waveform = (current_waveform + 1) % WAVEFORM_COUNT;
 8002308:	4b07      	ldr	r3, [pc, #28]	@ (8002328 <CycleWaveform+0x24>)
 800230a:	781b      	ldrb	r3, [r3, #0]
 800230c:	b2db      	uxtb	r3, r3
 800230e:	3301      	adds	r3, #1
 8002310:	2103      	movs	r1, #3
 8002312:	0018      	movs	r0, r3
 8002314:	f7fe f866 	bl	80003e4 <__aeabi_idivmod>
 8002318:	000b      	movs	r3, r1
 800231a:	b2da      	uxtb	r2, r3
 800231c:	4b02      	ldr	r3, [pc, #8]	@ (8002328 <CycleWaveform+0x24>)
 800231e:	701a      	strb	r2, [r3, #0]
}
 8002320:	46c0      	nop			@ (mov r8, r8)
 8002322:	46bd      	mov	sp, r7
 8002324:	bd80      	pop	{r7, pc}
 8002326:	46c0      	nop			@ (mov r8, r8)
 8002328:	2000019c 	.word	0x2000019c

0800232c <DAC_SetValue>:

void DAC_SetValue(uint8_t value) {
 800232c:	b590      	push	{r4, r7, lr}
 800232e:	b085      	sub	sp, #20
 8002330:	af00      	add	r7, sp, #0
 8002332:	0002      	movs	r2, r0
 8002334:	1dfb      	adds	r3, r7, #7
 8002336:	701a      	strb	r2, [r3, #0]
    uint16_t data = 0;
 8002338:	240e      	movs	r4, #14
 800233a:	193b      	adds	r3, r7, r4
 800233c:	2200      	movs	r2, #0
 800233e:	801a      	strh	r2, [r3, #0]

    data |= MCP4901_BUFFER;
 8002340:	193b      	adds	r3, r7, r4
 8002342:	881b      	ldrh	r3, [r3, #0]
 8002344:	2280      	movs	r2, #128	@ 0x80
 8002346:	01d2      	lsls	r2, r2, #7
 8002348:	4313      	orrs	r3, r2
 800234a:	b29a      	uxth	r2, r3
 800234c:	193b      	adds	r3, r7, r4
 800234e:	801a      	strh	r2, [r3, #0]
    data |= MCP4901_GAIN2X;
 8002350:	193b      	adds	r3, r7, r4
 8002352:	881b      	ldrh	r3, [r3, #0]
 8002354:	2280      	movs	r2, #128	@ 0x80
 8002356:	0192      	lsls	r2, r2, #6
 8002358:	4313      	orrs	r3, r2
 800235a:	b29a      	uxth	r2, r3
 800235c:	193b      	adds	r3, r7, r4
 800235e:	801a      	strh	r2, [r3, #0]
    data |= MCP4901_ACTIVE;
 8002360:	193b      	adds	r3, r7, r4
 8002362:	881b      	ldrh	r3, [r3, #0]
 8002364:	2280      	movs	r2, #128	@ 0x80
 8002366:	0152      	lsls	r2, r2, #5
 8002368:	4313      	orrs	r3, r2
 800236a:	b29a      	uxth	r2, r3
 800236c:	193b      	adds	r3, r7, r4
 800236e:	801a      	strh	r2, [r3, #0]
    data |= (value << 4); // Place the 8-bit data in bits 11-4
 8002370:	1dfb      	adds	r3, r7, #7
 8002372:	781b      	ldrb	r3, [r3, #0]
 8002374:	011b      	lsls	r3, r3, #4
 8002376:	b21a      	sxth	r2, r3
 8002378:	193b      	adds	r3, r7, r4
 800237a:	881b      	ldrh	r3, [r3, #0]
 800237c:	b21b      	sxth	r3, r3
 800237e:	4313      	orrs	r3, r2
 8002380:	b21b      	sxth	r3, r3
 8002382:	b29a      	uxth	r2, r3
 8002384:	193b      	adds	r3, r7, r4
 8002386:	801a      	strh	r2, [r3, #0]

    // Drive the CS pin low (active low)
    HAL_GPIO_WritePin(GPIOB, CS_Pin, GPIO_PIN_RESET);
 8002388:	2380      	movs	r3, #128	@ 0x80
 800238a:	009b      	lsls	r3, r3, #2
 800238c:	480b      	ldr	r0, [pc, #44]	@ (80023bc <DAC_SetValue+0x90>)
 800238e:	2200      	movs	r2, #0
 8002390:	0019      	movs	r1, r3
 8002392:	f000 fff9 	bl	8003388 <HAL_GPIO_WritePin>

    // Transmit data over SPI
    HAL_SPI_Transmit(&hspi1, (uint8_t*)&data, 1, HAL_MAX_DELAY);
 8002396:	2301      	movs	r3, #1
 8002398:	425b      	negs	r3, r3
 800239a:	1939      	adds	r1, r7, r4
 800239c:	4808      	ldr	r0, [pc, #32]	@ (80023c0 <DAC_SetValue+0x94>)
 800239e:	2201      	movs	r2, #1
 80023a0:	f001 fde0 	bl	8003f64 <HAL_SPI_Transmit>

    // Then raise CS (causes the data to be latched into the DAC's input register)
    HAL_GPIO_WritePin(GPIOB, CS_Pin, GPIO_PIN_SET);
 80023a4:	2380      	movs	r3, #128	@ 0x80
 80023a6:	009b      	lsls	r3, r3, #2
 80023a8:	4804      	ldr	r0, [pc, #16]	@ (80023bc <DAC_SetValue+0x90>)
 80023aa:	2201      	movs	r2, #1
 80023ac:	0019      	movs	r1, r3
 80023ae:	f000 ffeb 	bl	8003388 <HAL_GPIO_WritePin>
}
 80023b2:	46c0      	nop			@ (mov r8, r8)
 80023b4:	46bd      	mov	sp, r7
 80023b6:	b005      	add	sp, #20
 80023b8:	bd90      	pop	{r4, r7, pc}
 80023ba:	46c0      	nop			@ (mov r8, r8)
 80023bc:	50000400 	.word	0x50000400
 80023c0:	20000028 	.word	0x20000028

080023c4 <POT_SetValue>:

void POT_SetValue(uint8_t value) {
 80023c4:	b590      	push	{r4, r7, lr}
 80023c6:	b085      	sub	sp, #20
 80023c8:	af00      	add	r7, sp, #0
 80023ca:	0002      	movs	r2, r0
 80023cc:	1dfb      	adds	r3, r7, #7
 80023ce:	701a      	strb	r2, [r3, #0]
	if(value > 128)
 80023d0:	1dfb      	adds	r3, r7, #7
 80023d2:	781b      	ldrb	r3, [r3, #0]
 80023d4:	2b80      	cmp	r3, #128	@ 0x80
 80023d6:	d902      	bls.n	80023de <POT_SetValue+0x1a>
		value = 127;
 80023d8:	1dfb      	adds	r3, r7, #7
 80023da:	227f      	movs	r2, #127	@ 0x7f
 80023dc:	701a      	strb	r2, [r3, #0]

	uint16_t data = 0;
 80023de:	210e      	movs	r1, #14
 80023e0:	187b      	adds	r3, r7, r1
 80023e2:	2200      	movs	r2, #0
 80023e4:	801a      	strh	r2, [r3, #0]

	data |= value;
 80023e6:	1dfb      	adds	r3, r7, #7
 80023e8:	781b      	ldrb	r3, [r3, #0]
 80023ea:	b29a      	uxth	r2, r3
 80023ec:	187b      	adds	r3, r7, r1
 80023ee:	881b      	ldrh	r3, [r3, #0]
 80023f0:	4313      	orrs	r3, r2
 80023f2:	b29a      	uxth	r2, r3
 80023f4:	000c      	movs	r4, r1
 80023f6:	187b      	adds	r3, r7, r1
 80023f8:	801a      	strh	r2, [r3, #0]

	// Enable (NCS low)
	HAL_GPIO_WritePin(GPIOB,GPIO_PIN_2,GPIO_PIN_RESET);
 80023fa:	4b0b      	ldr	r3, [pc, #44]	@ (8002428 <POT_SetValue+0x64>)
 80023fc:	2200      	movs	r2, #0
 80023fe:	2104      	movs	r1, #4
 8002400:	0018      	movs	r0, r3
 8002402:	f000 ffc1 	bl	8003388 <HAL_GPIO_WritePin>

	HAL_SPI_Transmit(&hspi2, (uint8_t*)&data, 1, HAL_MAX_DELAY);
 8002406:	2301      	movs	r3, #1
 8002408:	425b      	negs	r3, r3
 800240a:	1939      	adds	r1, r7, r4
 800240c:	4807      	ldr	r0, [pc, #28]	@ (800242c <POT_SetValue+0x68>)
 800240e:	2201      	movs	r2, #1
 8002410:	f001 fda8 	bl	8003f64 <HAL_SPI_Transmit>

	// Disable (NCS high)
	HAL_GPIO_WritePin(GPIOB,GPIO_PIN_2,GPIO_PIN_SET);
 8002414:	4b04      	ldr	r3, [pc, #16]	@ (8002428 <POT_SetValue+0x64>)
 8002416:	2201      	movs	r2, #1
 8002418:	2104      	movs	r1, #4
 800241a:	0018      	movs	r0, r3
 800241c:	f000 ffb4 	bl	8003388 <HAL_GPIO_WritePin>
}
 8002420:	46c0      	nop			@ (mov r8, r8)
 8002422:	46bd      	mov	sp, r7
 8002424:	b005      	add	sp, #20
 8002426:	bd90      	pop	{r4, r7, pc}
 8002428:	50000400 	.word	0x50000400
 800242c:	2000008c 	.word	0x2000008c

08002430 <set_capacitors>:
        HAL_GPIO_WritePin(GPIOB, SW4_Pin, GPIO_PIN_SET);
    else
        HAL_GPIO_WritePin(GPIOB, SW4_Pin, GPIO_PIN_RESET);
}

void set_capacitors(bool cap1, bool cap2, bool cap3, bool cap4) {
 8002430:	b5b0      	push	{r4, r5, r7, lr}
 8002432:	b082      	sub	sp, #8
 8002434:	af00      	add	r7, sp, #0
 8002436:	0005      	movs	r5, r0
 8002438:	000c      	movs	r4, r1
 800243a:	0010      	movs	r0, r2
 800243c:	0019      	movs	r1, r3
 800243e:	1dfb      	adds	r3, r7, #7
 8002440:	1c2a      	adds	r2, r5, #0
 8002442:	701a      	strb	r2, [r3, #0]
 8002444:	1dbb      	adds	r3, r7, #6
 8002446:	1c22      	adds	r2, r4, #0
 8002448:	701a      	strb	r2, [r3, #0]
 800244a:	1d7b      	adds	r3, r7, #5
 800244c:	1c02      	adds	r2, r0, #0
 800244e:	701a      	strb	r2, [r3, #0]
 8002450:	1d3b      	adds	r3, r7, #4
 8002452:	1c0a      	adds	r2, r1, #0
 8002454:	701a      	strb	r2, [r3, #0]
    // Update global capacitor state variables
    activate_cap1_state = cap1;
 8002456:	4b2d      	ldr	r3, [pc, #180]	@ (800250c <set_capacitors+0xdc>)
 8002458:	1dfa      	adds	r2, r7, #7
 800245a:	7812      	ldrb	r2, [r2, #0]
 800245c:	701a      	strb	r2, [r3, #0]
    activate_cap2_state = cap2;
 800245e:	4b2c      	ldr	r3, [pc, #176]	@ (8002510 <set_capacitors+0xe0>)
 8002460:	1dba      	adds	r2, r7, #6
 8002462:	7812      	ldrb	r2, [r2, #0]
 8002464:	701a      	strb	r2, [r3, #0]
    activate_cap3_state = cap3;
 8002466:	4b2b      	ldr	r3, [pc, #172]	@ (8002514 <set_capacitors+0xe4>)
 8002468:	1d7a      	adds	r2, r7, #5
 800246a:	7812      	ldrb	r2, [r2, #0]
 800246c:	701a      	strb	r2, [r3, #0]
    activate_cap4_state = cap4;
 800246e:	4b2a      	ldr	r3, [pc, #168]	@ (8002518 <set_capacitors+0xe8>)
 8002470:	1d3a      	adds	r2, r7, #4
 8002472:	7812      	ldrb	r2, [r2, #0]
 8002474:	701a      	strb	r2, [r3, #0]

    // Activate or deactivate Capacitor 1 (SW1_Pin = PB0 = D6)
    if (cap1) {
 8002476:	1dfb      	adds	r3, r7, #7
 8002478:	781b      	ldrb	r3, [r3, #0]
 800247a:	2b00      	cmp	r3, #0
 800247c:	d006      	beq.n	800248c <set_capacitors+0x5c>
        HAL_GPIO_WritePin(GPIOB, SW1_Pin, GPIO_PIN_SET);
 800247e:	4b27      	ldr	r3, [pc, #156]	@ (800251c <set_capacitors+0xec>)
 8002480:	2201      	movs	r2, #1
 8002482:	2101      	movs	r1, #1
 8002484:	0018      	movs	r0, r3
 8002486:	f000 ff7f 	bl	8003388 <HAL_GPIO_WritePin>
 800248a:	e005      	b.n	8002498 <set_capacitors+0x68>
    } else {
        HAL_GPIO_WritePin(GPIOB, SW1_Pin, GPIO_PIN_RESET);
 800248c:	4b23      	ldr	r3, [pc, #140]	@ (800251c <set_capacitors+0xec>)
 800248e:	2200      	movs	r2, #0
 8002490:	2101      	movs	r1, #1
 8002492:	0018      	movs	r0, r3
 8002494:	f000 ff78 	bl	8003388 <HAL_GPIO_WritePin>
    }

    // Activate or deactivate Capacitor 2 (SW2_Pin = PB3 = D13)
    if (cap2) {
 8002498:	1dbb      	adds	r3, r7, #6
 800249a:	781b      	ldrb	r3, [r3, #0]
 800249c:	2b00      	cmp	r3, #0
 800249e:	d006      	beq.n	80024ae <set_capacitors+0x7e>
        HAL_GPIO_WritePin(GPIOB, SW2_Pin, GPIO_PIN_SET);
 80024a0:	4b1e      	ldr	r3, [pc, #120]	@ (800251c <set_capacitors+0xec>)
 80024a2:	2201      	movs	r2, #1
 80024a4:	2108      	movs	r1, #8
 80024a6:	0018      	movs	r0, r3
 80024a8:	f000 ff6e 	bl	8003388 <HAL_GPIO_WritePin>
 80024ac:	e005      	b.n	80024ba <set_capacitors+0x8a>
    } else {
        HAL_GPIO_WritePin(GPIOB, SW2_Pin, GPIO_PIN_RESET);
 80024ae:	4b1b      	ldr	r3, [pc, #108]	@ (800251c <set_capacitors+0xec>)
 80024b0:	2200      	movs	r2, #0
 80024b2:	2108      	movs	r1, #8
 80024b4:	0018      	movs	r0, r3
 80024b6:	f000 ff67 	bl	8003388 <HAL_GPIO_WritePin>
    }

    // Activate or deactivate Capacitor 3 (SW3_Pin = PB8 = D8)
    if (cap3) {
 80024ba:	1d7b      	adds	r3, r7, #5
 80024bc:	781b      	ldrb	r3, [r3, #0]
 80024be:	2b00      	cmp	r3, #0
 80024c0:	d007      	beq.n	80024d2 <set_capacitors+0xa2>
        HAL_GPIO_WritePin(GPIOB, SW3_Pin, GPIO_PIN_SET);
 80024c2:	2380      	movs	r3, #128	@ 0x80
 80024c4:	005b      	lsls	r3, r3, #1
 80024c6:	4815      	ldr	r0, [pc, #84]	@ (800251c <set_capacitors+0xec>)
 80024c8:	2201      	movs	r2, #1
 80024ca:	0019      	movs	r1, r3
 80024cc:	f000 ff5c 	bl	8003388 <HAL_GPIO_WritePin>
 80024d0:	e006      	b.n	80024e0 <set_capacitors+0xb0>
    } else {
        HAL_GPIO_WritePin(GPIOB, SW3_Pin, GPIO_PIN_RESET);
 80024d2:	2380      	movs	r3, #128	@ 0x80
 80024d4:	005b      	lsls	r3, r3, #1
 80024d6:	4811      	ldr	r0, [pc, #68]	@ (800251c <set_capacitors+0xec>)
 80024d8:	2200      	movs	r2, #0
 80024da:	0019      	movs	r1, r3
 80024dc:	f000 ff54 	bl	8003388 <HAL_GPIO_WritePin>
    }

    // Activate or deactivate Capacitor 4 (SW4_Pin = PB4 = D12)
    if (cap4) {
 80024e0:	1d3b      	adds	r3, r7, #4
 80024e2:	781b      	ldrb	r3, [r3, #0]
 80024e4:	2b00      	cmp	r3, #0
 80024e6:	d006      	beq.n	80024f6 <set_capacitors+0xc6>
        HAL_GPIO_WritePin(GPIOB, SW4_Pin, GPIO_PIN_SET);
 80024e8:	4b0c      	ldr	r3, [pc, #48]	@ (800251c <set_capacitors+0xec>)
 80024ea:	2201      	movs	r2, #1
 80024ec:	2110      	movs	r1, #16
 80024ee:	0018      	movs	r0, r3
 80024f0:	f000 ff4a 	bl	8003388 <HAL_GPIO_WritePin>
    } else {
        HAL_GPIO_WritePin(GPIOB, SW4_Pin, GPIO_PIN_RESET);
    }
}
 80024f4:	e005      	b.n	8002502 <set_capacitors+0xd2>
        HAL_GPIO_WritePin(GPIOB, SW4_Pin, GPIO_PIN_RESET);
 80024f6:	4b09      	ldr	r3, [pc, #36]	@ (800251c <set_capacitors+0xec>)
 80024f8:	2200      	movs	r2, #0
 80024fa:	2110      	movs	r1, #16
 80024fc:	0018      	movs	r0, r3
 80024fe:	f000 ff43 	bl	8003388 <HAL_GPIO_WritePin>
}
 8002502:	46c0      	nop			@ (mov r8, r8)
 8002504:	46bd      	mov	sp, r7
 8002506:	b002      	add	sp, #8
 8002508:	bdb0      	pop	{r4, r5, r7, pc}
 800250a:	46c0      	nop			@ (mov r8, r8)
 800250c:	2000019d 	.word	0x2000019d
 8002510:	2000019e 	.word	0x2000019e
 8002514:	2000019f 	.word	0x2000019f
 8002518:	200001a0 	.word	0x200001a0
 800251c:	50000400 	.word	0x50000400

08002520 <adjust_pot_based_on_TIM14>:

void adjust_pot_based_on_TIM14(void) {
 8002520:	b580      	push	{r7, lr}
 8002522:	b082      	sub	sp, #8
 8002524:	af00      	add	r7, sp, #0
    // Retrieve the current ARR value from TIM14
    uint32_t current_ARR = htim14.Instance->ARR;
 8002526:	4b5a      	ldr	r3, [pc, #360]	@ (8002690 <adjust_pot_based_on_TIM14+0x170>)
 8002528:	681b      	ldr	r3, [r3, #0]
 800252a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800252c:	603b      	str	r3, [r7, #0]

    uint8_t pot_value = 0; // Default potentiometer value
 800252e:	1dfb      	adds	r3, r7, #7
 8002530:	2200      	movs	r2, #0
 8002532:	701a      	strb	r2, [r3, #0]

    // Note: Higher ARR (lower SPI rate) -> Higher pot_value (higher R, lower f_c)

    switch(current_waveform) {
 8002534:	4b57      	ldr	r3, [pc, #348]	@ (8002694 <adjust_pot_based_on_TIM14+0x174>)
 8002536:	781b      	ldrb	r3, [r3, #0]
 8002538:	b2db      	uxtb	r3, r3
 800253a:	2b02      	cmp	r3, #2
 800253c:	d065      	beq.n	800260a <adjust_pot_based_on_TIM14+0xea>
 800253e:	dd00      	ble.n	8002542 <adjust_pot_based_on_TIM14+0x22>
 8002540:	e0a1      	b.n	8002686 <adjust_pot_based_on_TIM14+0x166>
 8002542:	2b00      	cmp	r3, #0
 8002544:	d011      	beq.n	800256a <adjust_pot_based_on_TIM14+0x4a>
 8002546:	2b01      	cmp	r3, #1
 8002548:	d000      	beq.n	800254c <adjust_pot_based_on_TIM14+0x2c>
 800254a:	e09c      	b.n	8002686 <adjust_pot_based_on_TIM14+0x166>
        case WAVEFORM_SQUARE:
            // No filtering: deactivate all capacitors and set potentiometer to lowest value
            pot_value = 0; // Lowest potentiometer value
 800254c:	1dfb      	adds	r3, r7, #7
 800254e:	2200      	movs	r2, #0
 8002550:	701a      	strb	r2, [r3, #0]
            set_capacitors(false, false, false, false);
 8002552:	2300      	movs	r3, #0
 8002554:	2200      	movs	r2, #0
 8002556:	2100      	movs	r1, #0
 8002558:	2000      	movs	r0, #0
 800255a:	f7ff ff69 	bl	8002430 <set_capacitors>
            POT_SetValue(pot_value);
 800255e:	1dfb      	adds	r3, r7, #7
 8002560:	781b      	ldrb	r3, [r3, #0]
 8002562:	0018      	movs	r0, r3
 8002564:	f7ff ff2e 	bl	80023c4 <POT_SetValue>
            break;
 8002568:	e08e      	b.n	8002688 <adjust_pot_based_on_TIM14+0x168>

        case WAVEFORM_SINE:
            if (current_ARR <= 400)
 800256a:	683a      	ldr	r2, [r7, #0]
 800256c:	23c8      	movs	r3, #200	@ 0xc8
 800256e:	005b      	lsls	r3, r3, #1
 8002570:	429a      	cmp	r2, r3
 8002572:	d803      	bhi.n	800257c <adjust_pot_based_on_TIM14+0x5c>
                pot_value = 100;
 8002574:	1dfb      	adds	r3, r7, #7
 8002576:	2264      	movs	r2, #100	@ 0x64
 8002578:	701a      	strb	r2, [r3, #0]
 800257a:	e026      	b.n	80025ca <adjust_pot_based_on_TIM14+0xaa>
            else if (current_ARR <= 800)
 800257c:	683a      	ldr	r2, [r7, #0]
 800257e:	23c8      	movs	r3, #200	@ 0xc8
 8002580:	009b      	lsls	r3, r3, #2
 8002582:	429a      	cmp	r2, r3
 8002584:	d803      	bhi.n	800258e <adjust_pot_based_on_TIM14+0x6e>
                pot_value = 80;
 8002586:	1dfb      	adds	r3, r7, #7
 8002588:	2250      	movs	r2, #80	@ 0x50
 800258a:	701a      	strb	r2, [r3, #0]
 800258c:	e01d      	b.n	80025ca <adjust_pot_based_on_TIM14+0xaa>
            else if (current_ARR <= 1200)
 800258e:	683a      	ldr	r2, [r7, #0]
 8002590:	2396      	movs	r3, #150	@ 0x96
 8002592:	00db      	lsls	r3, r3, #3
 8002594:	429a      	cmp	r2, r3
 8002596:	d803      	bhi.n	80025a0 <adjust_pot_based_on_TIM14+0x80>
                pot_value = 60;
 8002598:	1dfb      	adds	r3, r7, #7
 800259a:	223c      	movs	r2, #60	@ 0x3c
 800259c:	701a      	strb	r2, [r3, #0]
 800259e:	e014      	b.n	80025ca <adjust_pot_based_on_TIM14+0xaa>
            else if (current_ARR <= 1600)
 80025a0:	683a      	ldr	r2, [r7, #0]
 80025a2:	23c8      	movs	r3, #200	@ 0xc8
 80025a4:	00db      	lsls	r3, r3, #3
 80025a6:	429a      	cmp	r2, r3
 80025a8:	d803      	bhi.n	80025b2 <adjust_pot_based_on_TIM14+0x92>
                pot_value = 40;
 80025aa:	1dfb      	adds	r3, r7, #7
 80025ac:	2228      	movs	r2, #40	@ 0x28
 80025ae:	701a      	strb	r2, [r3, #0]
 80025b0:	e00b      	b.n	80025ca <adjust_pot_based_on_TIM14+0xaa>
            else if (current_ARR <= 2000)
 80025b2:	683a      	ldr	r2, [r7, #0]
 80025b4:	23fa      	movs	r3, #250	@ 0xfa
 80025b6:	00db      	lsls	r3, r3, #3
 80025b8:	429a      	cmp	r2, r3
 80025ba:	d803      	bhi.n	80025c4 <adjust_pot_based_on_TIM14+0xa4>
                pot_value = 20;
 80025bc:	1dfb      	adds	r3, r7, #7
 80025be:	2214      	movs	r2, #20
 80025c0:	701a      	strb	r2, [r3, #0]
 80025c2:	e002      	b.n	80025ca <adjust_pot_based_on_TIM14+0xaa>
            else
                pot_value = 127;
 80025c4:	1dfb      	adds	r3, r7, #7
 80025c6:	227f      	movs	r2, #127	@ 0x7f
 80025c8:	701a      	strb	r2, [r3, #0]

            // On doit remettre l'tats des capa vu qu'elles sont reset quand current_waveform == WAVEFORM_SQUARE
            activate_cap1_state = false;
 80025ca:	4b33      	ldr	r3, [pc, #204]	@ (8002698 <adjust_pot_based_on_TIM14+0x178>)
 80025cc:	2200      	movs	r2, #0
 80025ce:	701a      	strb	r2, [r3, #0]
            activate_cap2_state = false;
 80025d0:	4b32      	ldr	r3, [pc, #200]	@ (800269c <adjust_pot_based_on_TIM14+0x17c>)
 80025d2:	2200      	movs	r2, #0
 80025d4:	701a      	strb	r2, [r3, #0]
            activate_cap3_state = true;
 80025d6:	4b32      	ldr	r3, [pc, #200]	@ (80026a0 <adjust_pot_based_on_TIM14+0x180>)
 80025d8:	2201      	movs	r2, #1
 80025da:	701a      	strb	r2, [r3, #0]
            activate_cap4_state = false;
 80025dc:	4b31      	ldr	r3, [pc, #196]	@ (80026a4 <adjust_pot_based_on_TIM14+0x184>)
 80025de:	2200      	movs	r2, #0
 80025e0:	701a      	strb	r2, [r3, #0]

            set_capacitors(activate_cap1_state, activate_cap2_state, activate_cap3_state, activate_cap4_state);
 80025e2:	4b2d      	ldr	r3, [pc, #180]	@ (8002698 <adjust_pot_based_on_TIM14+0x178>)
 80025e4:	781b      	ldrb	r3, [r3, #0]
 80025e6:	b2d8      	uxtb	r0, r3
 80025e8:	4b2c      	ldr	r3, [pc, #176]	@ (800269c <adjust_pot_based_on_TIM14+0x17c>)
 80025ea:	781b      	ldrb	r3, [r3, #0]
 80025ec:	b2d9      	uxtb	r1, r3
 80025ee:	4b2c      	ldr	r3, [pc, #176]	@ (80026a0 <adjust_pot_based_on_TIM14+0x180>)
 80025f0:	781b      	ldrb	r3, [r3, #0]
 80025f2:	b2da      	uxtb	r2, r3
 80025f4:	4b2b      	ldr	r3, [pc, #172]	@ (80026a4 <adjust_pot_based_on_TIM14+0x184>)
 80025f6:	781b      	ldrb	r3, [r3, #0]
 80025f8:	b2db      	uxtb	r3, r3
 80025fa:	f7ff ff19 	bl	8002430 <set_capacitors>
            POT_SetValue(pot_value);
 80025fe:	1dfb      	adds	r3, r7, #7
 8002600:	781b      	ldrb	r3, [r3, #0]
 8002602:	0018      	movs	r0, r3
 8002604:	f7ff fede 	bl	80023c4 <POT_SetValue>
            break;
 8002608:	e03e      	b.n	8002688 <adjust_pot_based_on_TIM14+0x168>

        case WAVEFORM_TRIANGLE:
            if (current_ARR <= 400)
 800260a:	683a      	ldr	r2, [r7, #0]
 800260c:	23c8      	movs	r3, #200	@ 0xc8
 800260e:	005b      	lsls	r3, r3, #1
 8002610:	429a      	cmp	r2, r3
 8002612:	d803      	bhi.n	800261c <adjust_pot_based_on_TIM14+0xfc>
                pot_value = 0;
 8002614:	1dfb      	adds	r3, r7, #7
 8002616:	2200      	movs	r2, #0
 8002618:	701a      	strb	r2, [r3, #0]
 800261a:	e014      	b.n	8002646 <adjust_pot_based_on_TIM14+0x126>
            else if (current_ARR <= 800)
 800261c:	683a      	ldr	r2, [r7, #0]
 800261e:	23c8      	movs	r3, #200	@ 0xc8
 8002620:	009b      	lsls	r3, r3, #2
 8002622:	429a      	cmp	r2, r3
 8002624:	d803      	bhi.n	800262e <adjust_pot_based_on_TIM14+0x10e>
                pot_value = 10;
 8002626:	1dfb      	adds	r3, r7, #7
 8002628:	220a      	movs	r2, #10
 800262a:	701a      	strb	r2, [r3, #0]
 800262c:	e00b      	b.n	8002646 <adjust_pot_based_on_TIM14+0x126>
            else if (current_ARR <= 1200)
 800262e:	683a      	ldr	r2, [r7, #0]
 8002630:	2396      	movs	r3, #150	@ 0x96
 8002632:	00db      	lsls	r3, r3, #3
 8002634:	429a      	cmp	r2, r3
 8002636:	d803      	bhi.n	8002640 <adjust_pot_based_on_TIM14+0x120>
                pot_value = 10;
 8002638:	1dfb      	adds	r3, r7, #7
 800263a:	220a      	movs	r2, #10
 800263c:	701a      	strb	r2, [r3, #0]
 800263e:	e002      	b.n	8002646 <adjust_pot_based_on_TIM14+0x126>
            else
                pot_value = 10;
 8002640:	1dfb      	adds	r3, r7, #7
 8002642:	220a      	movs	r2, #10
 8002644:	701a      	strb	r2, [r3, #0]

            activate_cap1_state = false;
 8002646:	4b14      	ldr	r3, [pc, #80]	@ (8002698 <adjust_pot_based_on_TIM14+0x178>)
 8002648:	2200      	movs	r2, #0
 800264a:	701a      	strb	r2, [r3, #0]
            activate_cap2_state = false;
 800264c:	4b13      	ldr	r3, [pc, #76]	@ (800269c <adjust_pot_based_on_TIM14+0x17c>)
 800264e:	2200      	movs	r2, #0
 8002650:	701a      	strb	r2, [r3, #0]
            activate_cap3_state = true;
 8002652:	4b13      	ldr	r3, [pc, #76]	@ (80026a0 <adjust_pot_based_on_TIM14+0x180>)
 8002654:	2201      	movs	r2, #1
 8002656:	701a      	strb	r2, [r3, #0]
            activate_cap4_state = false;
 8002658:	4b12      	ldr	r3, [pc, #72]	@ (80026a4 <adjust_pot_based_on_TIM14+0x184>)
 800265a:	2200      	movs	r2, #0
 800265c:	701a      	strb	r2, [r3, #0]

            set_capacitors(activate_cap1_state, activate_cap2_state, activate_cap3_state, activate_cap4_state);
 800265e:	4b0e      	ldr	r3, [pc, #56]	@ (8002698 <adjust_pot_based_on_TIM14+0x178>)
 8002660:	781b      	ldrb	r3, [r3, #0]
 8002662:	b2d8      	uxtb	r0, r3
 8002664:	4b0d      	ldr	r3, [pc, #52]	@ (800269c <adjust_pot_based_on_TIM14+0x17c>)
 8002666:	781b      	ldrb	r3, [r3, #0]
 8002668:	b2d9      	uxtb	r1, r3
 800266a:	4b0d      	ldr	r3, [pc, #52]	@ (80026a0 <adjust_pot_based_on_TIM14+0x180>)
 800266c:	781b      	ldrb	r3, [r3, #0]
 800266e:	b2da      	uxtb	r2, r3
 8002670:	4b0c      	ldr	r3, [pc, #48]	@ (80026a4 <adjust_pot_based_on_TIM14+0x184>)
 8002672:	781b      	ldrb	r3, [r3, #0]
 8002674:	b2db      	uxtb	r3, r3
 8002676:	f7ff fedb 	bl	8002430 <set_capacitors>
            POT_SetValue(pot_value);
 800267a:	1dfb      	adds	r3, r7, #7
 800267c:	781b      	ldrb	r3, [r3, #0]
 800267e:	0018      	movs	r0, r3
 8002680:	f7ff fea0 	bl	80023c4 <POT_SetValue>
            break;
 8002684:	e000      	b.n	8002688 <adjust_pot_based_on_TIM14+0x168>

        default:
            // boh ?
            break;
 8002686:	46c0      	nop			@ (mov r8, r8)
    }
}
 8002688:	46c0      	nop			@ (mov r8, r8)
 800268a:	46bd      	mov	sp, r7
 800268c:	b002      	add	sp, #8
 800268e:	bd80      	pop	{r7, pc}
 8002690:	200000f0 	.word	0x200000f0
 8002694:	2000019c 	.word	0x2000019c
 8002698:	2000019d 	.word	0x2000019d
 800269c:	2000019e 	.word	0x2000019e
 80026a0:	2000019f 	.word	0x2000019f
 80026a4:	200001a0 	.word	0x200001a0

080026a8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80026a8:	b580      	push	{r7, lr}
 80026aa:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80026ac:	f000 fba4 	bl	8002df8 <HAL_Init>

  /* USER CODE BEGIN Init */
  GenerateSineTable();
 80026b0:	f7ff fd8e 	bl	80021d0 <GenerateSineTable>
  GenerateSquareTable();
 80026b4:	f7ff fdd8 	bl	8002268 <GenerateSquareTable>
  GenerateTriangleTable();
 80026b8:	f7ff fdf4 	bl	80022a4 <GenerateTriangleTable>
  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80026bc:	f000 f832 	bl	8002724 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80026c0:	f000 f930 	bl	8002924 <MX_GPIO_Init>
  MX_SPI1_Init();
 80026c4:	f000 f88e 	bl	80027e4 <MX_SPI1_Init>
  MX_TIM14_Init();
 80026c8:	f000 f908 	bl	80028dc <MX_TIM14_Init>
  MX_SPI2_Init();
 80026cc:	f000 f8c8 	bl	8002860 <MX_SPI2_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_Base_Start_IT(&htim14);
 80026d0:	4b0f      	ldr	r3, [pc, #60]	@ (8002710 <main+0x68>)
 80026d2:	0018      	movs	r0, r3
 80026d4:	f001 ff74 	bl	80045c0 <HAL_TIM_Base_Start_IT>

  // Config initiale des capa. (et des variables globales)
  //-----------------------------
  activate_cap1_state = false;    // sur la breadboard -> 10nF
 80026d8:	4b0e      	ldr	r3, [pc, #56]	@ (8002714 <main+0x6c>)
 80026da:	2200      	movs	r2, #0
 80026dc:	701a      	strb	r2, [r3, #0]
  activate_cap2_state = false;     // 100nF
 80026de:	4b0e      	ldr	r3, [pc, #56]	@ (8002718 <main+0x70>)
 80026e0:	2200      	movs	r2, #0
 80026e2:	701a      	strb	r2, [r3, #0]
  activate_cap3_state = true;
 80026e4:	4b0d      	ldr	r3, [pc, #52]	@ (800271c <main+0x74>)
 80026e6:	2201      	movs	r2, #1
 80026e8:	701a      	strb	r2, [r3, #0]
  activate_cap4_state = false;
 80026ea:	4b0d      	ldr	r3, [pc, #52]	@ (8002720 <main+0x78>)
 80026ec:	2200      	movs	r2, #0
 80026ee:	701a      	strb	r2, [r3, #0]

  // Set capacitors (without changing the potentiometer)
  set_capacitors(activate_cap1_state,
 80026f0:	4b08      	ldr	r3, [pc, #32]	@ (8002714 <main+0x6c>)
 80026f2:	781b      	ldrb	r3, [r3, #0]
 80026f4:	b2d8      	uxtb	r0, r3
 80026f6:	4b08      	ldr	r3, [pc, #32]	@ (8002718 <main+0x70>)
 80026f8:	781b      	ldrb	r3, [r3, #0]
 80026fa:	b2d9      	uxtb	r1, r3
 80026fc:	4b07      	ldr	r3, [pc, #28]	@ (800271c <main+0x74>)
 80026fe:	781b      	ldrb	r3, [r3, #0]
 8002700:	b2da      	uxtb	r2, r3
 8002702:	4b07      	ldr	r3, [pc, #28]	@ (8002720 <main+0x78>)
 8002704:	781b      	ldrb	r3, [r3, #0]
 8002706:	b2db      	uxtb	r3, r3
 8002708:	f7ff fe92 	bl	8002430 <set_capacitors>
  //-----------------------------
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 800270c:	46c0      	nop			@ (mov r8, r8)
 800270e:	e7fd      	b.n	800270c <main+0x64>
 8002710:	200000f0 	.word	0x200000f0
 8002714:	2000019d 	.word	0x2000019d
 8002718:	2000019e 	.word	0x2000019e
 800271c:	2000019f 	.word	0x2000019f
 8002720:	200001a0 	.word	0x200001a0

08002724 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002724:	b590      	push	{r4, r7, lr}
 8002726:	b093      	sub	sp, #76	@ 0x4c
 8002728:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800272a:	2410      	movs	r4, #16
 800272c:	193b      	adds	r3, r7, r4
 800272e:	0018      	movs	r0, r3
 8002730:	2338      	movs	r3, #56	@ 0x38
 8002732:	001a      	movs	r2, r3
 8002734:	2100      	movs	r1, #0
 8002736:	f002 f963 	bl	8004a00 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800273a:	003b      	movs	r3, r7
 800273c:	0018      	movs	r0, r3
 800273e:	2310      	movs	r3, #16
 8002740:	001a      	movs	r2, r3
 8002742:	2100      	movs	r1, #0
 8002744:	f002 f95c 	bl	8004a00 <memset>

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1);
 8002748:	2380      	movs	r3, #128	@ 0x80
 800274a:	009b      	lsls	r3, r3, #2
 800274c:	0018      	movs	r0, r3
 800274e:	f000 fe6d 	bl	800342c <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8002752:	193b      	adds	r3, r7, r4
 8002754:	2202      	movs	r2, #2
 8002756:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8002758:	193b      	adds	r3, r7, r4
 800275a:	2280      	movs	r2, #128	@ 0x80
 800275c:	0052      	lsls	r2, r2, #1
 800275e:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSIDiv = RCC_HSI_DIV1;
 8002760:	0021      	movs	r1, r4
 8002762:	187b      	adds	r3, r7, r1
 8002764:	2200      	movs	r2, #0
 8002766:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8002768:	187b      	adds	r3, r7, r1
 800276a:	2240      	movs	r2, #64	@ 0x40
 800276c:	615a      	str	r2, [r3, #20]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800276e:	187b      	adds	r3, r7, r1
 8002770:	2202      	movs	r2, #2
 8002772:	61da      	str	r2, [r3, #28]
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8002774:	187b      	adds	r3, r7, r1
 8002776:	2202      	movs	r2, #2
 8002778:	621a      	str	r2, [r3, #32]
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV1;
 800277a:	187b      	adds	r3, r7, r1
 800277c:	2200      	movs	r2, #0
 800277e:	625a      	str	r2, [r3, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLN = 8;
 8002780:	187b      	adds	r3, r7, r1
 8002782:	2208      	movs	r2, #8
 8002784:	629a      	str	r2, [r3, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8002786:	187b      	adds	r3, r7, r1
 8002788:	2280      	movs	r2, #128	@ 0x80
 800278a:	0292      	lsls	r2, r2, #10
 800278c:	62da      	str	r2, [r3, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 800278e:	187b      	adds	r3, r7, r1
 8002790:	2280      	movs	r2, #128	@ 0x80
 8002792:	0492      	lsls	r2, r2, #18
 8002794:	631a      	str	r2, [r3, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8002796:	187b      	adds	r3, r7, r1
 8002798:	2280      	movs	r2, #128	@ 0x80
 800279a:	0592      	lsls	r2, r2, #22
 800279c:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800279e:	187b      	adds	r3, r7, r1
 80027a0:	0018      	movs	r0, r3
 80027a2:	f000 fe83 	bl	80034ac <HAL_RCC_OscConfig>
 80027a6:	1e03      	subs	r3, r0, #0
 80027a8:	d001      	beq.n	80027ae <SystemClock_Config+0x8a>
  {
    Error_Handler();
 80027aa:	f000 f963 	bl	8002a74 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80027ae:	003b      	movs	r3, r7
 80027b0:	2207      	movs	r2, #7
 80027b2:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80027b4:	003b      	movs	r3, r7
 80027b6:	2202      	movs	r2, #2
 80027b8:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80027ba:	003b      	movs	r3, r7
 80027bc:	2200      	movs	r2, #0
 80027be:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80027c0:	003b      	movs	r3, r7
 80027c2:	2280      	movs	r2, #128	@ 0x80
 80027c4:	01d2      	lsls	r2, r2, #7
 80027c6:	60da      	str	r2, [r3, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80027c8:	003b      	movs	r3, r7
 80027ca:	2102      	movs	r1, #2
 80027cc:	0018      	movs	r0, r3
 80027ce:	f001 f987 	bl	8003ae0 <HAL_RCC_ClockConfig>
 80027d2:	1e03      	subs	r3, r0, #0
 80027d4:	d001      	beq.n	80027da <SystemClock_Config+0xb6>
  {
    Error_Handler();
 80027d6:	f000 f94d 	bl	8002a74 <Error_Handler>
  }
}
 80027da:	46c0      	nop			@ (mov r8, r8)
 80027dc:	46bd      	mov	sp, r7
 80027de:	b013      	add	sp, #76	@ 0x4c
 80027e0:	bd90      	pop	{r4, r7, pc}
	...

080027e4 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 80027e4:	b580      	push	{r7, lr}
 80027e6:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 80027e8:	4b1b      	ldr	r3, [pc, #108]	@ (8002858 <MX_SPI1_Init+0x74>)
 80027ea:	4a1c      	ldr	r2, [pc, #112]	@ (800285c <MX_SPI1_Init+0x78>)
 80027ec:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 80027ee:	4b1a      	ldr	r3, [pc, #104]	@ (8002858 <MX_SPI1_Init+0x74>)
 80027f0:	2282      	movs	r2, #130	@ 0x82
 80027f2:	0052      	lsls	r2, r2, #1
 80027f4:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 80027f6:	4b18      	ldr	r3, [pc, #96]	@ (8002858 <MX_SPI1_Init+0x74>)
 80027f8:	2200      	movs	r2, #0
 80027fa:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_16BIT;
 80027fc:	4b16      	ldr	r3, [pc, #88]	@ (8002858 <MX_SPI1_Init+0x74>)
 80027fe:	22f0      	movs	r2, #240	@ 0xf0
 8002800:	0112      	lsls	r2, r2, #4
 8002802:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8002804:	4b14      	ldr	r3, [pc, #80]	@ (8002858 <MX_SPI1_Init+0x74>)
 8002806:	2200      	movs	r2, #0
 8002808:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 800280a:	4b13      	ldr	r3, [pc, #76]	@ (8002858 <MX_SPI1_Init+0x74>)
 800280c:	2200      	movs	r2, #0
 800280e:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8002810:	4b11      	ldr	r3, [pc, #68]	@ (8002858 <MX_SPI1_Init+0x74>)
 8002812:	2280      	movs	r2, #128	@ 0x80
 8002814:	0092      	lsls	r2, r2, #2
 8002816:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 8002818:	4b0f      	ldr	r3, [pc, #60]	@ (8002858 <MX_SPI1_Init+0x74>)
 800281a:	2218      	movs	r2, #24
 800281c:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800281e:	4b0e      	ldr	r3, [pc, #56]	@ (8002858 <MX_SPI1_Init+0x74>)
 8002820:	2200      	movs	r2, #0
 8002822:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8002824:	4b0c      	ldr	r3, [pc, #48]	@ (8002858 <MX_SPI1_Init+0x74>)
 8002826:	2200      	movs	r2, #0
 8002828:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800282a:	4b0b      	ldr	r3, [pc, #44]	@ (8002858 <MX_SPI1_Init+0x74>)
 800282c:	2200      	movs	r2, #0
 800282e:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 7;
 8002830:	4b09      	ldr	r3, [pc, #36]	@ (8002858 <MX_SPI1_Init+0x74>)
 8002832:	2207      	movs	r2, #7
 8002834:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8002836:	4b08      	ldr	r3, [pc, #32]	@ (8002858 <MX_SPI1_Init+0x74>)
 8002838:	2200      	movs	r2, #0
 800283a:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 800283c:	4b06      	ldr	r3, [pc, #24]	@ (8002858 <MX_SPI1_Init+0x74>)
 800283e:	2208      	movs	r2, #8
 8002840:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8002842:	4b05      	ldr	r3, [pc, #20]	@ (8002858 <MX_SPI1_Init+0x74>)
 8002844:	0018      	movs	r0, r3
 8002846:	f001 fad5 	bl	8003df4 <HAL_SPI_Init>
 800284a:	1e03      	subs	r3, r0, #0
 800284c:	d001      	beq.n	8002852 <MX_SPI1_Init+0x6e>
  {
    Error_Handler();
 800284e:	f000 f911 	bl	8002a74 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8002852:	46c0      	nop			@ (mov r8, r8)
 8002854:	46bd      	mov	sp, r7
 8002856:	bd80      	pop	{r7, pc}
 8002858:	20000028 	.word	0x20000028
 800285c:	40013000 	.word	0x40013000

08002860 <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 8002860:	b580      	push	{r7, lr}
 8002862:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 8002864:	4b1b      	ldr	r3, [pc, #108]	@ (80028d4 <MX_SPI2_Init+0x74>)
 8002866:	4a1c      	ldr	r2, [pc, #112]	@ (80028d8 <MX_SPI2_Init+0x78>)
 8002868:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 800286a:	4b1a      	ldr	r3, [pc, #104]	@ (80028d4 <MX_SPI2_Init+0x74>)
 800286c:	2282      	movs	r2, #130	@ 0x82
 800286e:	0052      	lsls	r2, r2, #1
 8002870:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 8002872:	4b18      	ldr	r3, [pc, #96]	@ (80028d4 <MX_SPI2_Init+0x74>)
 8002874:	2200      	movs	r2, #0
 8002876:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_16BIT;
 8002878:	4b16      	ldr	r3, [pc, #88]	@ (80028d4 <MX_SPI2_Init+0x74>)
 800287a:	22f0      	movs	r2, #240	@ 0xf0
 800287c:	0112      	lsls	r2, r2, #4
 800287e:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 8002880:	4b14      	ldr	r3, [pc, #80]	@ (80028d4 <MX_SPI2_Init+0x74>)
 8002882:	2200      	movs	r2, #0
 8002884:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 8002886:	4b13      	ldr	r3, [pc, #76]	@ (80028d4 <MX_SPI2_Init+0x74>)
 8002888:	2200      	movs	r2, #0
 800288a:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 800288c:	4b11      	ldr	r3, [pc, #68]	@ (80028d4 <MX_SPI2_Init+0x74>)
 800288e:	2280      	movs	r2, #128	@ 0x80
 8002890:	0092      	lsls	r2, r2, #2
 8002892:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_64;
 8002894:	4b0f      	ldr	r3, [pc, #60]	@ (80028d4 <MX_SPI2_Init+0x74>)
 8002896:	2228      	movs	r2, #40	@ 0x28
 8002898:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800289a:	4b0e      	ldr	r3, [pc, #56]	@ (80028d4 <MX_SPI2_Init+0x74>)
 800289c:	2200      	movs	r2, #0
 800289e:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 80028a0:	4b0c      	ldr	r3, [pc, #48]	@ (80028d4 <MX_SPI2_Init+0x74>)
 80028a2:	2200      	movs	r2, #0
 80028a4:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80028a6:	4b0b      	ldr	r3, [pc, #44]	@ (80028d4 <MX_SPI2_Init+0x74>)
 80028a8:	2200      	movs	r2, #0
 80028aa:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi2.Init.CRCPolynomial = 7;
 80028ac:	4b09      	ldr	r3, [pc, #36]	@ (80028d4 <MX_SPI2_Init+0x74>)
 80028ae:	2207      	movs	r2, #7
 80028b0:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi2.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 80028b2:	4b08      	ldr	r3, [pc, #32]	@ (80028d4 <MX_SPI2_Init+0x74>)
 80028b4:	2200      	movs	r2, #0
 80028b6:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi2.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 80028b8:	4b06      	ldr	r3, [pc, #24]	@ (80028d4 <MX_SPI2_Init+0x74>)
 80028ba:	2208      	movs	r2, #8
 80028bc:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 80028be:	4b05      	ldr	r3, [pc, #20]	@ (80028d4 <MX_SPI2_Init+0x74>)
 80028c0:	0018      	movs	r0, r3
 80028c2:	f001 fa97 	bl	8003df4 <HAL_SPI_Init>
 80028c6:	1e03      	subs	r3, r0, #0
 80028c8:	d001      	beq.n	80028ce <MX_SPI2_Init+0x6e>
  {
    Error_Handler();
 80028ca:	f000 f8d3 	bl	8002a74 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 80028ce:	46c0      	nop			@ (mov r8, r8)
 80028d0:	46bd      	mov	sp, r7
 80028d2:	bd80      	pop	{r7, pc}
 80028d4:	2000008c 	.word	0x2000008c
 80028d8:	40003800 	.word	0x40003800

080028dc <MX_TIM14_Init>:
  * @brief TIM14 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM14_Init(void)
{
 80028dc:	b580      	push	{r7, lr}
 80028de:	af00      	add	r7, sp, #0
  /* USER CODE END TIM14_Init 0 */

  /* USER CODE BEGIN TIM14_Init 1 */

  /* USER CODE END TIM14_Init 1 */
  htim14.Instance = TIM14;
 80028e0:	4b0e      	ldr	r3, [pc, #56]	@ (800291c <MX_TIM14_Init+0x40>)
 80028e2:	4a0f      	ldr	r2, [pc, #60]	@ (8002920 <MX_TIM14_Init+0x44>)
 80028e4:	601a      	str	r2, [r3, #0]
  htim14.Init.Prescaler = 8;
 80028e6:	4b0d      	ldr	r3, [pc, #52]	@ (800291c <MX_TIM14_Init+0x40>)
 80028e8:	2208      	movs	r2, #8
 80028ea:	605a      	str	r2, [r3, #4]
  htim14.Init.CounterMode = TIM_COUNTERMODE_UP;
 80028ec:	4b0b      	ldr	r3, [pc, #44]	@ (800291c <MX_TIM14_Init+0x40>)
 80028ee:	2200      	movs	r2, #0
 80028f0:	609a      	str	r2, [r3, #8]
  htim14.Init.Period = 200;
 80028f2:	4b0a      	ldr	r3, [pc, #40]	@ (800291c <MX_TIM14_Init+0x40>)
 80028f4:	22c8      	movs	r2, #200	@ 0xc8
 80028f6:	60da      	str	r2, [r3, #12]
  htim14.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80028f8:	4b08      	ldr	r3, [pc, #32]	@ (800291c <MX_TIM14_Init+0x40>)
 80028fa:	2200      	movs	r2, #0
 80028fc:	611a      	str	r2, [r3, #16]
  htim14.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80028fe:	4b07      	ldr	r3, [pc, #28]	@ (800291c <MX_TIM14_Init+0x40>)
 8002900:	2200      	movs	r2, #0
 8002902:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim14) != HAL_OK)
 8002904:	4b05      	ldr	r3, [pc, #20]	@ (800291c <MX_TIM14_Init+0x40>)
 8002906:	0018      	movs	r0, r3
 8002908:	f001 fe02 	bl	8004510 <HAL_TIM_Base_Init>
 800290c:	1e03      	subs	r3, r0, #0
 800290e:	d001      	beq.n	8002914 <MX_TIM14_Init+0x38>
  {
    Error_Handler();
 8002910:	f000 f8b0 	bl	8002a74 <Error_Handler>
  }
  /* USER CODE BEGIN TIM14_Init 2 */

  /* USER CODE END TIM14_Init 2 */

}
 8002914:	46c0      	nop			@ (mov r8, r8)
 8002916:	46bd      	mov	sp, r7
 8002918:	bd80      	pop	{r7, pc}
 800291a:	46c0      	nop			@ (mov r8, r8)
 800291c:	200000f0 	.word	0x200000f0
 8002920:	40002000 	.word	0x40002000

08002924 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8002924:	b590      	push	{r4, r7, lr}
 8002926:	b089      	sub	sp, #36	@ 0x24
 8002928:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800292a:	240c      	movs	r4, #12
 800292c:	193b      	adds	r3, r7, r4
 800292e:	0018      	movs	r0, r3
 8002930:	2314      	movs	r3, #20
 8002932:	001a      	movs	r2, r3
 8002934:	2100      	movs	r1, #0
 8002936:	f002 f863 	bl	8004a00 <memset>
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800293a:	4b32      	ldr	r3, [pc, #200]	@ (8002a04 <MX_GPIO_Init+0xe0>)
 800293c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800293e:	4b31      	ldr	r3, [pc, #196]	@ (8002a04 <MX_GPIO_Init+0xe0>)
 8002940:	2102      	movs	r1, #2
 8002942:	430a      	orrs	r2, r1
 8002944:	635a      	str	r2, [r3, #52]	@ 0x34
 8002946:	4b2f      	ldr	r3, [pc, #188]	@ (8002a04 <MX_GPIO_Init+0xe0>)
 8002948:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800294a:	2202      	movs	r2, #2
 800294c:	4013      	ands	r3, r2
 800294e:	60bb      	str	r3, [r7, #8]
 8002950:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002952:	4b2c      	ldr	r3, [pc, #176]	@ (8002a04 <MX_GPIO_Init+0xe0>)
 8002954:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8002956:	4b2b      	ldr	r3, [pc, #172]	@ (8002a04 <MX_GPIO_Init+0xe0>)
 8002958:	2101      	movs	r1, #1
 800295a:	430a      	orrs	r2, r1
 800295c:	635a      	str	r2, [r3, #52]	@ 0x34
 800295e:	4b29      	ldr	r3, [pc, #164]	@ (8002a04 <MX_GPIO_Init+0xe0>)
 8002960:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002962:	2201      	movs	r2, #1
 8002964:	4013      	ands	r3, r2
 8002966:	607b      	str	r3, [r7, #4]
 8002968:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, CS_Pin|SW1_Pin|GPIO_PIN_2|SW2_Pin
 800296a:	4927      	ldr	r1, [pc, #156]	@ (8002a08 <MX_GPIO_Init+0xe4>)
 800296c:	4b27      	ldr	r3, [pc, #156]	@ (8002a0c <MX_GPIO_Init+0xe8>)
 800296e:	2200      	movs	r2, #0
 8002970:	0018      	movs	r0, r3
 8002972:	f000 fd09 	bl	8003388 <HAL_GPIO_WritePin>
                          |SW4_Pin|SW3_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pins : CS_Pin SW1_Pin PB2 SW2_Pin
                           SW4_Pin SW3_Pin */
  GPIO_InitStruct.Pin = CS_Pin|SW1_Pin|GPIO_PIN_2|SW2_Pin
 8002976:	193b      	adds	r3, r7, r4
 8002978:	4a23      	ldr	r2, [pc, #140]	@ (8002a08 <MX_GPIO_Init+0xe4>)
 800297a:	601a      	str	r2, [r3, #0]
                          |SW4_Pin|SW3_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800297c:	193b      	adds	r3, r7, r4
 800297e:	2201      	movs	r2, #1
 8002980:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002982:	193b      	adds	r3, r7, r4
 8002984:	2200      	movs	r2, #0
 8002986:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002988:	193b      	adds	r3, r7, r4
 800298a:	2200      	movs	r2, #0
 800298c:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800298e:	193b      	adds	r3, r7, r4
 8002990:	4a1e      	ldr	r2, [pc, #120]	@ (8002a0c <MX_GPIO_Init+0xe8>)
 8002992:	0019      	movs	r1, r3
 8002994:	0010      	movs	r0, r2
 8002996:	f000 fb93 	bl	80030c0 <HAL_GPIO_Init>

  /*Configure GPIO pins : T_VCP_TX_Pin T_VCP_RX_Pin */
  GPIO_InitStruct.Pin = T_VCP_TX_Pin|T_VCP_RX_Pin;
 800299a:	193b      	adds	r3, r7, r4
 800299c:	220c      	movs	r2, #12
 800299e:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80029a0:	193b      	adds	r3, r7, r4
 80029a2:	2202      	movs	r2, #2
 80029a4:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80029a6:	193b      	adds	r3, r7, r4
 80029a8:	2201      	movs	r2, #1
 80029aa:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80029ac:	193b      	adds	r3, r7, r4
 80029ae:	2200      	movs	r2, #0
 80029b0:	60da      	str	r2, [r3, #12]
  GPIO_InitStruct.Alternate = GPIO_AF1_USART2;
 80029b2:	193b      	adds	r3, r7, r4
 80029b4:	2201      	movs	r2, #1
 80029b6:	611a      	str	r2, [r3, #16]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80029b8:	193a      	adds	r2, r7, r4
 80029ba:	23a0      	movs	r3, #160	@ 0xa0
 80029bc:	05db      	lsls	r3, r3, #23
 80029be:	0011      	movs	r1, r2
 80029c0:	0018      	movs	r0, r3
 80029c2:	f000 fb7d 	bl	80030c0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA6 PA7 PA12 */
  GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_12;
 80029c6:	0021      	movs	r1, r4
 80029c8:	187b      	adds	r3, r7, r1
 80029ca:	2286      	movs	r2, #134	@ 0x86
 80029cc:	0152      	lsls	r2, r2, #5
 80029ce:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 80029d0:	187b      	adds	r3, r7, r1
 80029d2:	2284      	movs	r2, #132	@ 0x84
 80029d4:	0392      	lsls	r2, r2, #14
 80029d6:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 80029d8:	187b      	adds	r3, r7, r1
 80029da:	2202      	movs	r2, #2
 80029dc:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80029de:	187a      	adds	r2, r7, r1
 80029e0:	23a0      	movs	r3, #160	@ 0xa0
 80029e2:	05db      	lsls	r3, r3, #23
 80029e4:	0011      	movs	r1, r2
 80029e6:	0018      	movs	r0, r3
 80029e8:	f000 fb6a 	bl	80030c0 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI4_15_IRQn, 0, 0);
 80029ec:	2200      	movs	r2, #0
 80029ee:	2100      	movs	r1, #0
 80029f0:	2007      	movs	r0, #7
 80029f2:	f000 fb33 	bl	800305c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI4_15_IRQn);
 80029f6:	2007      	movs	r0, #7
 80029f8:	f000 fb45 	bl	8003086 <HAL_NVIC_EnableIRQ>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 80029fc:	46c0      	nop			@ (mov r8, r8)
 80029fe:	46bd      	mov	sp, r7
 8002a00:	b009      	add	sp, #36	@ 0x24
 8002a02:	bd90      	pop	{r4, r7, pc}
 8002a04:	40021000 	.word	0x40021000
 8002a08:	0000031d 	.word	0x0000031d
 8002a0c:	50000400 	.word	0x50000400

08002a10 <HAL_GPIO_EXTI_Falling_Callback>:

/* USER CODE BEGIN 4 */
//Interrupt for increasing frequency when user push a button. Do exactly the same thing for decreasing it.
void HAL_GPIO_EXTI_Falling_Callback(uint16_t GPIO_Pin)
{
 8002a10:	b580      	push	{r7, lr}
 8002a12:	b082      	sub	sp, #8
 8002a14:	af00      	add	r7, sp, #0
 8002a16:	0002      	movs	r2, r0
 8002a18:	1dbb      	adds	r3, r7, #6
 8002a1a:	801a      	strh	r2, [r3, #0]
	if(GPIO_Pin == GPIO_PIN_6)
 8002a1c:	1dbb      	adds	r3, r7, #6
 8002a1e:	881b      	ldrh	r3, [r3, #0]
 8002a20:	2b40      	cmp	r3, #64	@ 0x40
 8002a22:	d10a      	bne.n	8002a3a <HAL_GPIO_EXTI_Falling_Callback+0x2a>
		if(TIM14 -> ARR < 2000)
 8002a24:	4b12      	ldr	r3, [pc, #72]	@ (8002a70 <HAL_GPIO_EXTI_Falling_Callback+0x60>)
 8002a26:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002a28:	23fa      	movs	r3, #250	@ 0xfa
 8002a2a:	00db      	lsls	r3, r3, #3
 8002a2c:	429a      	cmp	r2, r3
 8002a2e:	d204      	bcs.n	8002a3a <HAL_GPIO_EXTI_Falling_Callback+0x2a>
			TIM14 -> ARR += 50; //adjustable, one idea is to divide the frequency band in n slices.
 8002a30:	4b0f      	ldr	r3, [pc, #60]	@ (8002a70 <HAL_GPIO_EXTI_Falling_Callback+0x60>)
 8002a32:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002a34:	4b0e      	ldr	r3, [pc, #56]	@ (8002a70 <HAL_GPIO_EXTI_Falling_Callback+0x60>)
 8002a36:	3232      	adds	r2, #50	@ 0x32
 8002a38:	62da      	str	r2, [r3, #44]	@ 0x2c

	if(GPIO_Pin == GPIO_PIN_7)
 8002a3a:	1dbb      	adds	r3, r7, #6
 8002a3c:	881b      	ldrh	r3, [r3, #0]
 8002a3e:	2b80      	cmp	r3, #128	@ 0x80
 8002a40:	d108      	bne.n	8002a54 <HAL_GPIO_EXTI_Falling_Callback+0x44>
		if(TIM14 -> ARR > 200)
 8002a42:	4b0b      	ldr	r3, [pc, #44]	@ (8002a70 <HAL_GPIO_EXTI_Falling_Callback+0x60>)
 8002a44:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002a46:	2bc8      	cmp	r3, #200	@ 0xc8
 8002a48:	d904      	bls.n	8002a54 <HAL_GPIO_EXTI_Falling_Callback+0x44>
			TIM14 -> ARR -= 50;
 8002a4a:	4b09      	ldr	r3, [pc, #36]	@ (8002a70 <HAL_GPIO_EXTI_Falling_Callback+0x60>)
 8002a4c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002a4e:	4b08      	ldr	r3, [pc, #32]	@ (8002a70 <HAL_GPIO_EXTI_Falling_Callback+0x60>)
 8002a50:	3a32      	subs	r2, #50	@ 0x32
 8002a52:	62da      	str	r2, [r3, #44]	@ 0x2c

	if(GPIO_Pin == GPIO_PIN_12)
 8002a54:	1dbb      	adds	r3, r7, #6
 8002a56:	881a      	ldrh	r2, [r3, #0]
 8002a58:	2380      	movs	r3, #128	@ 0x80
 8002a5a:	015b      	lsls	r3, r3, #5
 8002a5c:	429a      	cmp	r2, r3
 8002a5e:	d101      	bne.n	8002a64 <HAL_GPIO_EXTI_Falling_Callback+0x54>
		CycleWaveform();
 8002a60:	f7ff fc50 	bl	8002304 <CycleWaveform>

	if(AUTO_POT_AJUST)
		adjust_pot_based_on_TIM14();
 8002a64:	f7ff fd5c 	bl	8002520 <adjust_pot_based_on_TIM14>
}
 8002a68:	46c0      	nop			@ (mov r8, r8)
 8002a6a:	46bd      	mov	sp, r7
 8002a6c:	b002      	add	sp, #8
 8002a6e:	bd80      	pop	{r7, pc}
 8002a70:	40002000 	.word	0x40002000

08002a74 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002a74:	b580      	push	{r7, lr}
 8002a76:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002a78:	b672      	cpsid	i
}
 8002a7a:	46c0      	nop			@ (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8002a7c:	46c0      	nop			@ (mov r8, r8)
 8002a7e:	e7fd      	b.n	8002a7c <Error_Handler+0x8>

08002a80 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002a80:	b580      	push	{r7, lr}
 8002a82:	b082      	sub	sp, #8
 8002a84:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002a86:	4b0f      	ldr	r3, [pc, #60]	@ (8002ac4 <HAL_MspInit+0x44>)
 8002a88:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8002a8a:	4b0e      	ldr	r3, [pc, #56]	@ (8002ac4 <HAL_MspInit+0x44>)
 8002a8c:	2101      	movs	r1, #1
 8002a8e:	430a      	orrs	r2, r1
 8002a90:	641a      	str	r2, [r3, #64]	@ 0x40
 8002a92:	4b0c      	ldr	r3, [pc, #48]	@ (8002ac4 <HAL_MspInit+0x44>)
 8002a94:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002a96:	2201      	movs	r2, #1
 8002a98:	4013      	ands	r3, r2
 8002a9a:	607b      	str	r3, [r7, #4]
 8002a9c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002a9e:	4b09      	ldr	r3, [pc, #36]	@ (8002ac4 <HAL_MspInit+0x44>)
 8002aa0:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8002aa2:	4b08      	ldr	r3, [pc, #32]	@ (8002ac4 <HAL_MspInit+0x44>)
 8002aa4:	2180      	movs	r1, #128	@ 0x80
 8002aa6:	0549      	lsls	r1, r1, #21
 8002aa8:	430a      	orrs	r2, r1
 8002aaa:	63da      	str	r2, [r3, #60]	@ 0x3c
 8002aac:	4b05      	ldr	r3, [pc, #20]	@ (8002ac4 <HAL_MspInit+0x44>)
 8002aae:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8002ab0:	2380      	movs	r3, #128	@ 0x80
 8002ab2:	055b      	lsls	r3, r3, #21
 8002ab4:	4013      	ands	r3, r2
 8002ab6:	603b      	str	r3, [r7, #0]
 8002ab8:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002aba:	46c0      	nop			@ (mov r8, r8)
 8002abc:	46bd      	mov	sp, r7
 8002abe:	b002      	add	sp, #8
 8002ac0:	bd80      	pop	{r7, pc}
 8002ac2:	46c0      	nop			@ (mov r8, r8)
 8002ac4:	40021000 	.word	0x40021000

08002ac8 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8002ac8:	b590      	push	{r4, r7, lr}
 8002aca:	b08d      	sub	sp, #52	@ 0x34
 8002acc:	af00      	add	r7, sp, #0
 8002ace:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002ad0:	241c      	movs	r4, #28
 8002ad2:	193b      	adds	r3, r7, r4
 8002ad4:	0018      	movs	r0, r3
 8002ad6:	2314      	movs	r3, #20
 8002ad8:	001a      	movs	r2, r3
 8002ada:	2100      	movs	r1, #0
 8002adc:	f001 ff90 	bl	8004a00 <memset>
  if(hspi->Instance==SPI1)
 8002ae0:	687b      	ldr	r3, [r7, #4]
 8002ae2:	681b      	ldr	r3, [r3, #0]
 8002ae4:	4a53      	ldr	r2, [pc, #332]	@ (8002c34 <HAL_SPI_MspInit+0x16c>)
 8002ae6:	4293      	cmp	r3, r2
 8002ae8:	d152      	bne.n	8002b90 <HAL_SPI_MspInit+0xc8>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8002aea:	4b53      	ldr	r3, [pc, #332]	@ (8002c38 <HAL_SPI_MspInit+0x170>)
 8002aec:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8002aee:	4b52      	ldr	r3, [pc, #328]	@ (8002c38 <HAL_SPI_MspInit+0x170>)
 8002af0:	2180      	movs	r1, #128	@ 0x80
 8002af2:	0149      	lsls	r1, r1, #5
 8002af4:	430a      	orrs	r2, r1
 8002af6:	641a      	str	r2, [r3, #64]	@ 0x40
 8002af8:	4b4f      	ldr	r3, [pc, #316]	@ (8002c38 <HAL_SPI_MspInit+0x170>)
 8002afa:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8002afc:	2380      	movs	r3, #128	@ 0x80
 8002afe:	015b      	lsls	r3, r3, #5
 8002b00:	4013      	ands	r3, r2
 8002b02:	61bb      	str	r3, [r7, #24]
 8002b04:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002b06:	4b4c      	ldr	r3, [pc, #304]	@ (8002c38 <HAL_SPI_MspInit+0x170>)
 8002b08:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8002b0a:	4b4b      	ldr	r3, [pc, #300]	@ (8002c38 <HAL_SPI_MspInit+0x170>)
 8002b0c:	2101      	movs	r1, #1
 8002b0e:	430a      	orrs	r2, r1
 8002b10:	635a      	str	r2, [r3, #52]	@ 0x34
 8002b12:	4b49      	ldr	r3, [pc, #292]	@ (8002c38 <HAL_SPI_MspInit+0x170>)
 8002b14:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002b16:	2201      	movs	r2, #1
 8002b18:	4013      	ands	r3, r2
 8002b1a:	617b      	str	r3, [r7, #20]
 8002b1c:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002b1e:	4b46      	ldr	r3, [pc, #280]	@ (8002c38 <HAL_SPI_MspInit+0x170>)
 8002b20:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8002b22:	4b45      	ldr	r3, [pc, #276]	@ (8002c38 <HAL_SPI_MspInit+0x170>)
 8002b24:	2102      	movs	r1, #2
 8002b26:	430a      	orrs	r2, r1
 8002b28:	635a      	str	r2, [r3, #52]	@ 0x34
 8002b2a:	4b43      	ldr	r3, [pc, #268]	@ (8002c38 <HAL_SPI_MspInit+0x170>)
 8002b2c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002b2e:	2202      	movs	r2, #2
 8002b30:	4013      	ands	r3, r2
 8002b32:	613b      	str	r3, [r7, #16]
 8002b34:	693b      	ldr	r3, [r7, #16]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PB5     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5;
 8002b36:	193b      	adds	r3, r7, r4
 8002b38:	2220      	movs	r2, #32
 8002b3a:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002b3c:	193b      	adds	r3, r7, r4
 8002b3e:	2202      	movs	r2, #2
 8002b40:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002b42:	193b      	adds	r3, r7, r4
 8002b44:	2200      	movs	r2, #0
 8002b46:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002b48:	193b      	adds	r3, r7, r4
 8002b4a:	2200      	movs	r2, #0
 8002b4c:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF0_SPI1;
 8002b4e:	193b      	adds	r3, r7, r4
 8002b50:	2200      	movs	r2, #0
 8002b52:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002b54:	193a      	adds	r2, r7, r4
 8002b56:	23a0      	movs	r3, #160	@ 0xa0
 8002b58:	05db      	lsls	r3, r3, #23
 8002b5a:	0011      	movs	r1, r2
 8002b5c:	0018      	movs	r0, r3
 8002b5e:	f000 faaf 	bl	80030c0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_5;
 8002b62:	0021      	movs	r1, r4
 8002b64:	187b      	adds	r3, r7, r1
 8002b66:	2220      	movs	r2, #32
 8002b68:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002b6a:	187b      	adds	r3, r7, r1
 8002b6c:	2202      	movs	r2, #2
 8002b6e:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002b70:	187b      	adds	r3, r7, r1
 8002b72:	2200      	movs	r2, #0
 8002b74:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002b76:	187b      	adds	r3, r7, r1
 8002b78:	2200      	movs	r2, #0
 8002b7a:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF0_SPI1;
 8002b7c:	187b      	adds	r3, r7, r1
 8002b7e:	2200      	movs	r2, #0
 8002b80:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002b82:	187b      	adds	r3, r7, r1
 8002b84:	4a2d      	ldr	r2, [pc, #180]	@ (8002c3c <HAL_SPI_MspInit+0x174>)
 8002b86:	0019      	movs	r1, r3
 8002b88:	0010      	movs	r0, r2
 8002b8a:	f000 fa99 	bl	80030c0 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }

}
 8002b8e:	e04c      	b.n	8002c2a <HAL_SPI_MspInit+0x162>
  else if(hspi->Instance==SPI2)
 8002b90:	687b      	ldr	r3, [r7, #4]
 8002b92:	681b      	ldr	r3, [r3, #0]
 8002b94:	4a2a      	ldr	r2, [pc, #168]	@ (8002c40 <HAL_SPI_MspInit+0x178>)
 8002b96:	4293      	cmp	r3, r2
 8002b98:	d147      	bne.n	8002c2a <HAL_SPI_MspInit+0x162>
    __HAL_RCC_SPI2_CLK_ENABLE();
 8002b9a:	4b27      	ldr	r3, [pc, #156]	@ (8002c38 <HAL_SPI_MspInit+0x170>)
 8002b9c:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8002b9e:	4b26      	ldr	r3, [pc, #152]	@ (8002c38 <HAL_SPI_MspInit+0x170>)
 8002ba0:	2180      	movs	r1, #128	@ 0x80
 8002ba2:	01c9      	lsls	r1, r1, #7
 8002ba4:	430a      	orrs	r2, r1
 8002ba6:	63da      	str	r2, [r3, #60]	@ 0x3c
 8002ba8:	4b23      	ldr	r3, [pc, #140]	@ (8002c38 <HAL_SPI_MspInit+0x170>)
 8002baa:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8002bac:	2380      	movs	r3, #128	@ 0x80
 8002bae:	01db      	lsls	r3, r3, #7
 8002bb0:	4013      	ands	r3, r2
 8002bb2:	60fb      	str	r3, [r7, #12]
 8002bb4:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002bb6:	4b20      	ldr	r3, [pc, #128]	@ (8002c38 <HAL_SPI_MspInit+0x170>)
 8002bb8:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8002bba:	4b1f      	ldr	r3, [pc, #124]	@ (8002c38 <HAL_SPI_MspInit+0x170>)
 8002bbc:	2101      	movs	r1, #1
 8002bbe:	430a      	orrs	r2, r1
 8002bc0:	635a      	str	r2, [r3, #52]	@ 0x34
 8002bc2:	4b1d      	ldr	r3, [pc, #116]	@ (8002c38 <HAL_SPI_MspInit+0x170>)
 8002bc4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002bc6:	2201      	movs	r2, #1
 8002bc8:	4013      	ands	r3, r2
 8002bca:	60bb      	str	r3, [r7, #8]
 8002bcc:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8002bce:	241c      	movs	r4, #28
 8002bd0:	193b      	adds	r3, r7, r4
 8002bd2:	2201      	movs	r2, #1
 8002bd4:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002bd6:	193b      	adds	r3, r7, r4
 8002bd8:	2202      	movs	r2, #2
 8002bda:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002bdc:	193b      	adds	r3, r7, r4
 8002bde:	2200      	movs	r2, #0
 8002be0:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002be2:	193b      	adds	r3, r7, r4
 8002be4:	2200      	movs	r2, #0
 8002be6:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF0_SPI2;
 8002be8:	193b      	adds	r3, r7, r4
 8002bea:	2200      	movs	r2, #0
 8002bec:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002bee:	193a      	adds	r2, r7, r4
 8002bf0:	23a0      	movs	r3, #160	@ 0xa0
 8002bf2:	05db      	lsls	r3, r3, #23
 8002bf4:	0011      	movs	r1, r2
 8002bf6:	0018      	movs	r0, r3
 8002bf8:	f000 fa62 	bl	80030c0 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 8002bfc:	0021      	movs	r1, r4
 8002bfe:	187b      	adds	r3, r7, r1
 8002c00:	2210      	movs	r2, #16
 8002c02:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002c04:	187b      	adds	r3, r7, r1
 8002c06:	2202      	movs	r2, #2
 8002c08:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002c0a:	187b      	adds	r3, r7, r1
 8002c0c:	2200      	movs	r2, #0
 8002c0e:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002c10:	187b      	adds	r3, r7, r1
 8002c12:	2200      	movs	r2, #0
 8002c14:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_SPI2;
 8002c16:	187b      	adds	r3, r7, r1
 8002c18:	2201      	movs	r2, #1
 8002c1a:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002c1c:	187a      	adds	r2, r7, r1
 8002c1e:	23a0      	movs	r3, #160	@ 0xa0
 8002c20:	05db      	lsls	r3, r3, #23
 8002c22:	0011      	movs	r1, r2
 8002c24:	0018      	movs	r0, r3
 8002c26:	f000 fa4b 	bl	80030c0 <HAL_GPIO_Init>
}
 8002c2a:	46c0      	nop			@ (mov r8, r8)
 8002c2c:	46bd      	mov	sp, r7
 8002c2e:	b00d      	add	sp, #52	@ 0x34
 8002c30:	bd90      	pop	{r4, r7, pc}
 8002c32:	46c0      	nop			@ (mov r8, r8)
 8002c34:	40013000 	.word	0x40013000
 8002c38:	40021000 	.word	0x40021000
 8002c3c:	50000400 	.word	0x50000400
 8002c40:	40003800 	.word	0x40003800

08002c44 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8002c44:	b580      	push	{r7, lr}
 8002c46:	b084      	sub	sp, #16
 8002c48:	af00      	add	r7, sp, #0
 8002c4a:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM14)
 8002c4c:	687b      	ldr	r3, [r7, #4]
 8002c4e:	681b      	ldr	r3, [r3, #0]
 8002c50:	4a0e      	ldr	r2, [pc, #56]	@ (8002c8c <HAL_TIM_Base_MspInit+0x48>)
 8002c52:	4293      	cmp	r3, r2
 8002c54:	d115      	bne.n	8002c82 <HAL_TIM_Base_MspInit+0x3e>
  {
  /* USER CODE BEGIN TIM14_MspInit 0 */

  /* USER CODE END TIM14_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM14_CLK_ENABLE();
 8002c56:	4b0e      	ldr	r3, [pc, #56]	@ (8002c90 <HAL_TIM_Base_MspInit+0x4c>)
 8002c58:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8002c5a:	4b0d      	ldr	r3, [pc, #52]	@ (8002c90 <HAL_TIM_Base_MspInit+0x4c>)
 8002c5c:	2180      	movs	r1, #128	@ 0x80
 8002c5e:	0209      	lsls	r1, r1, #8
 8002c60:	430a      	orrs	r2, r1
 8002c62:	641a      	str	r2, [r3, #64]	@ 0x40
 8002c64:	4b0a      	ldr	r3, [pc, #40]	@ (8002c90 <HAL_TIM_Base_MspInit+0x4c>)
 8002c66:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8002c68:	2380      	movs	r3, #128	@ 0x80
 8002c6a:	021b      	lsls	r3, r3, #8
 8002c6c:	4013      	ands	r3, r2
 8002c6e:	60fb      	str	r3, [r7, #12]
 8002c70:	68fb      	ldr	r3, [r7, #12]
    /* TIM14 interrupt Init */
    HAL_NVIC_SetPriority(TIM14_IRQn, 0, 0);
 8002c72:	2200      	movs	r2, #0
 8002c74:	2100      	movs	r1, #0
 8002c76:	2013      	movs	r0, #19
 8002c78:	f000 f9f0 	bl	800305c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM14_IRQn);
 8002c7c:	2013      	movs	r0, #19
 8002c7e:	f000 fa02 	bl	8003086 <HAL_NVIC_EnableIRQ>

  /* USER CODE END TIM14_MspInit 1 */

  }

}
 8002c82:	46c0      	nop			@ (mov r8, r8)
 8002c84:	46bd      	mov	sp, r7
 8002c86:	b004      	add	sp, #16
 8002c88:	bd80      	pop	{r7, pc}
 8002c8a:	46c0      	nop			@ (mov r8, r8)
 8002c8c:	40002000 	.word	0x40002000
 8002c90:	40021000 	.word	0x40021000

08002c94 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002c94:	b580      	push	{r7, lr}
 8002c96:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8002c98:	46c0      	nop			@ (mov r8, r8)
 8002c9a:	e7fd      	b.n	8002c98 <NMI_Handler+0x4>

08002c9c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002c9c:	b580      	push	{r7, lr}
 8002c9e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002ca0:	46c0      	nop			@ (mov r8, r8)
 8002ca2:	e7fd      	b.n	8002ca0 <HardFault_Handler+0x4>

08002ca4 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002ca4:	b580      	push	{r7, lr}
 8002ca6:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8002ca8:	46c0      	nop			@ (mov r8, r8)
 8002caa:	46bd      	mov	sp, r7
 8002cac:	bd80      	pop	{r7, pc}

08002cae <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002cae:	b580      	push	{r7, lr}
 8002cb0:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002cb2:	46c0      	nop			@ (mov r8, r8)
 8002cb4:	46bd      	mov	sp, r7
 8002cb6:	bd80      	pop	{r7, pc}

08002cb8 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002cb8:	b580      	push	{r7, lr}
 8002cba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002cbc:	f000 f906 	bl	8002ecc <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002cc0:	46c0      	nop			@ (mov r8, r8)
 8002cc2:	46bd      	mov	sp, r7
 8002cc4:	bd80      	pop	{r7, pc}

08002cc6 <EXTI4_15_IRQHandler>:

/**
  * @brief This function handles EXTI line 4 to 15 interrupts.
  */
void EXTI4_15_IRQHandler(void)
{
 8002cc6:	b580      	push	{r7, lr}
 8002cc8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI4_15_IRQn 0 */

  /* USER CODE END EXTI4_15_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_6);
 8002cca:	2040      	movs	r0, #64	@ 0x40
 8002ccc:	f000 fb7a 	bl	80033c4 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_7);
 8002cd0:	2080      	movs	r0, #128	@ 0x80
 8002cd2:	f000 fb77 	bl	80033c4 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_12);
 8002cd6:	2380      	movs	r3, #128	@ 0x80
 8002cd8:	015b      	lsls	r3, r3, #5
 8002cda:	0018      	movs	r0, r3
 8002cdc:	f000 fb72 	bl	80033c4 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI4_15_IRQn 1 */

  /* USER CODE END EXTI4_15_IRQn 1 */
}
 8002ce0:	46c0      	nop			@ (mov r8, r8)
 8002ce2:	46bd      	mov	sp, r7
 8002ce4:	bd80      	pop	{r7, pc}
	...

08002ce8 <TIM14_IRQHandler>:

/**
  * @brief This function handles TIM14 global interrupt.
  */
void TIM14_IRQHandler(void)
{
 8002ce8:	b580      	push	{r7, lr}
 8002cea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM14_IRQn 0 */
	  __HAL_TIM_CLEAR_IT(&htim14,TIM_IT_UPDATE);
 8002cec:	4b24      	ldr	r3, [pc, #144]	@ (8002d80 <TIM14_IRQHandler+0x98>)
 8002cee:	681b      	ldr	r3, [r3, #0]
 8002cf0:	2202      	movs	r2, #2
 8002cf2:	4252      	negs	r2, r2
 8002cf4:	611a      	str	r2, [r3, #16]

      static bool square_high = true; // Toggle flag for square wave

      // Select the current waveform
      switch(current_waveform)
 8002cf6:	4b23      	ldr	r3, [pc, #140]	@ (8002d84 <TIM14_IRQHandler+0x9c>)
 8002cf8:	781b      	ldrb	r3, [r3, #0]
 8002cfa:	b2db      	uxtb	r3, r3
 8002cfc:	2b02      	cmp	r3, #2
 8002cfe:	d017      	beq.n	8002d30 <TIM14_IRQHandler+0x48>
 8002d00:	dc1f      	bgt.n	8002d42 <TIM14_IRQHandler+0x5a>
 8002d02:	2b00      	cmp	r3, #0
 8002d04:	d002      	beq.n	8002d0c <TIM14_IRQHandler+0x24>
 8002d06:	2b01      	cmp	r3, #1
 8002d08:	d009      	beq.n	8002d1e <TIM14_IRQHandler+0x36>
 8002d0a:	e01a      	b.n	8002d42 <TIM14_IRQHandler+0x5a>
      {
          case WAVEFORM_SINE:
              DAC_SetValue(sine_table[dac_index]);
 8002d0c:	4b1e      	ldr	r3, [pc, #120]	@ (8002d88 <TIM14_IRQHandler+0xa0>)
 8002d0e:	781b      	ldrb	r3, [r3, #0]
 8002d10:	001a      	movs	r2, r3
 8002d12:	4b1e      	ldr	r3, [pc, #120]	@ (8002d8c <TIM14_IRQHandler+0xa4>)
 8002d14:	5c9b      	ldrb	r3, [r3, r2]
 8002d16:	0018      	movs	r0, r3
 8002d18:	f7ff fb08 	bl	800232c <DAC_SetValue>
              break;
 8002d1c:	e01a      	b.n	8002d54 <TIM14_IRQHandler+0x6c>

          case WAVEFORM_SQUARE:

        	  DAC_SetValue(square_table[dac_index]);
 8002d1e:	4b1a      	ldr	r3, [pc, #104]	@ (8002d88 <TIM14_IRQHandler+0xa0>)
 8002d20:	781b      	ldrb	r3, [r3, #0]
 8002d22:	001a      	movs	r2, r3
 8002d24:	4b1a      	ldr	r3, [pc, #104]	@ (8002d90 <TIM14_IRQHandler+0xa8>)
 8002d26:	5c9b      	ldrb	r3, [r3, r2]
 8002d28:	0018      	movs	r0, r3
 8002d2a:	f7ff faff 	bl	800232c <DAC_SetValue>

              square_high = !square_high; // Toggle flag

			  */

              break;
 8002d2e:	e011      	b.n	8002d54 <TIM14_IRQHandler+0x6c>

          case WAVEFORM_TRIANGLE:
              DAC_SetValue(triangle_table[dac_index]);
 8002d30:	4b15      	ldr	r3, [pc, #84]	@ (8002d88 <TIM14_IRQHandler+0xa0>)
 8002d32:	781b      	ldrb	r3, [r3, #0]
 8002d34:	001a      	movs	r2, r3
 8002d36:	4b17      	ldr	r3, [pc, #92]	@ (8002d94 <TIM14_IRQHandler+0xac>)
 8002d38:	5c9b      	ldrb	r3, [r3, r2]
 8002d3a:	0018      	movs	r0, r3
 8002d3c:	f7ff faf6 	bl	800232c <DAC_SetValue>
              break;
 8002d40:	e008      	b.n	8002d54 <TIM14_IRQHandler+0x6c>

          default:
        	  // Sine by default
        	  DAC_SetValue(sine_table[dac_index]);
 8002d42:	4b11      	ldr	r3, [pc, #68]	@ (8002d88 <TIM14_IRQHandler+0xa0>)
 8002d44:	781b      	ldrb	r3, [r3, #0]
 8002d46:	001a      	movs	r2, r3
 8002d48:	4b10      	ldr	r3, [pc, #64]	@ (8002d8c <TIM14_IRQHandler+0xa4>)
 8002d4a:	5c9b      	ldrb	r3, [r3, r2]
 8002d4c:	0018      	movs	r0, r3
 8002d4e:	f7ff faed 	bl	800232c <DAC_SetValue>
              break;
 8002d52:	46c0      	nop			@ (mov r8, r8)
      }

	  if(dac_index < TABLE_SIZE - 1)
 8002d54:	4b0c      	ldr	r3, [pc, #48]	@ (8002d88 <TIM14_IRQHandler+0xa0>)
 8002d56:	781b      	ldrb	r3, [r3, #0]
 8002d58:	2b1e      	cmp	r3, #30
 8002d5a:	d806      	bhi.n	8002d6a <TIM14_IRQHandler+0x82>
	  	dac_index++;
 8002d5c:	4b0a      	ldr	r3, [pc, #40]	@ (8002d88 <TIM14_IRQHandler+0xa0>)
 8002d5e:	781b      	ldrb	r3, [r3, #0]
 8002d60:	3301      	adds	r3, #1
 8002d62:	b2da      	uxtb	r2, r3
 8002d64:	4b08      	ldr	r3, [pc, #32]	@ (8002d88 <TIM14_IRQHandler+0xa0>)
 8002d66:	701a      	strb	r2, [r3, #0]
 8002d68:	e002      	b.n	8002d70 <TIM14_IRQHandler+0x88>
	  else
	  	dac_index = 0;
 8002d6a:	4b07      	ldr	r3, [pc, #28]	@ (8002d88 <TIM14_IRQHandler+0xa0>)
 8002d6c:	2200      	movs	r2, #0
 8002d6e:	701a      	strb	r2, [r3, #0]

  /* USER CODE END TIM14_IRQn 0 */
  HAL_TIM_IRQHandler(&htim14);
 8002d70:	4b03      	ldr	r3, [pc, #12]	@ (8002d80 <TIM14_IRQHandler+0x98>)
 8002d72:	0018      	movs	r0, r3
 8002d74:	f001 fc78 	bl	8004668 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM14_IRQn 1 */

  /* USER CODE END TIM14_IRQn 1 */
}
 8002d78:	46c0      	nop			@ (mov r8, r8)
 8002d7a:	46bd      	mov	sp, r7
 8002d7c:	bd80      	pop	{r7, pc}
 8002d7e:	46c0      	nop			@ (mov r8, r8)
 8002d80:	200000f0 	.word	0x200000f0
 8002d84:	2000019c 	.word	0x2000019c
 8002d88:	200001a1 	.word	0x200001a1
 8002d8c:	2000013c 	.word	0x2000013c
 8002d90:	2000015c 	.word	0x2000015c
 8002d94:	2000017c 	.word	0x2000017c

08002d98 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002d98:	b580      	push	{r7, lr}
 8002d9a:	af00      	add	r7, sp, #0
  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002d9c:	46c0      	nop			@ (mov r8, r8)
 8002d9e:	46bd      	mov	sp, r7
 8002da0:	bd80      	pop	{r7, pc}
	...

08002da4 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8002da4:	480d      	ldr	r0, [pc, #52]	@ (8002ddc <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8002da6:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
  bl  SystemInit
 8002da8:	f7ff fff6 	bl	8002d98 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8002dac:	480c      	ldr	r0, [pc, #48]	@ (8002de0 <LoopForever+0x6>)
  ldr r1, =_edata
 8002dae:	490d      	ldr	r1, [pc, #52]	@ (8002de4 <LoopForever+0xa>)
  ldr r2, =_sidata
 8002db0:	4a0d      	ldr	r2, [pc, #52]	@ (8002de8 <LoopForever+0xe>)
  movs r3, #0
 8002db2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002db4:	e002      	b.n	8002dbc <LoopCopyDataInit>

08002db6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002db6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002db8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002dba:	3304      	adds	r3, #4

08002dbc <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002dbc:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002dbe:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002dc0:	d3f9      	bcc.n	8002db6 <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002dc2:	4a0a      	ldr	r2, [pc, #40]	@ (8002dec <LoopForever+0x12>)
  ldr r4, =_ebss
 8002dc4:	4c0a      	ldr	r4, [pc, #40]	@ (8002df0 <LoopForever+0x16>)
  movs r3, #0
 8002dc6:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002dc8:	e001      	b.n	8002dce <LoopFillZerobss>

08002dca <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002dca:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002dcc:	3204      	adds	r2, #4

08002dce <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002dce:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002dd0:	d3fb      	bcc.n	8002dca <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 8002dd2:	f001 fe1d 	bl	8004a10 <__libc_init_array>
/* Call the application s entry point.*/
  bl main
 8002dd6:	f7ff fc67 	bl	80026a8 <main>

08002dda <LoopForever>:

LoopForever:
  b LoopForever
 8002dda:	e7fe      	b.n	8002dda <LoopForever>
  ldr   r0, =_estack
 8002ddc:	20002000 	.word	0x20002000
  ldr r0, =_sdata
 8002de0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002de4:	2000000c 	.word	0x2000000c
  ldr r2, =_sidata
 8002de8:	08005c68 	.word	0x08005c68
  ldr r2, =_sbss
 8002dec:	2000000c 	.word	0x2000000c
  ldr r4, =_ebss
 8002df0:	200001a8 	.word	0x200001a8

08002df4 <ADC1_IRQHandler>:
 * @retval None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8002df4:	e7fe      	b.n	8002df4 <ADC1_IRQHandler>
	...

08002df8 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002df8:	b580      	push	{r7, lr}
 8002dfa:	b082      	sub	sp, #8
 8002dfc:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8002dfe:	1dfb      	adds	r3, r7, #7
 8002e00:	2200      	movs	r2, #0
 8002e02:	701a      	strb	r2, [r3, #0]
#if (INSTRUCTION_CACHE_ENABLE == 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_DISABLE();
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002e04:	4b0b      	ldr	r3, [pc, #44]	@ (8002e34 <HAL_Init+0x3c>)
 8002e06:	681a      	ldr	r2, [r3, #0]
 8002e08:	4b0a      	ldr	r3, [pc, #40]	@ (8002e34 <HAL_Init+0x3c>)
 8002e0a:	2180      	movs	r1, #128	@ 0x80
 8002e0c:	0049      	lsls	r1, r1, #1
 8002e0e:	430a      	orrs	r2, r1
 8002e10:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8002e12:	2000      	movs	r0, #0
 8002e14:	f000 f810 	bl	8002e38 <HAL_InitTick>
 8002e18:	1e03      	subs	r3, r0, #0
 8002e1a:	d003      	beq.n	8002e24 <HAL_Init+0x2c>
  {
    status = HAL_ERROR;
 8002e1c:	1dfb      	adds	r3, r7, #7
 8002e1e:	2201      	movs	r2, #1
 8002e20:	701a      	strb	r2, [r3, #0]
 8002e22:	e001      	b.n	8002e28 <HAL_Init+0x30>
  }
  else
  {
  /* Init the low level hardware */
  HAL_MspInit();
 8002e24:	f7ff fe2c 	bl	8002a80 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8002e28:	1dfb      	adds	r3, r7, #7
 8002e2a:	781b      	ldrb	r3, [r3, #0]
}
 8002e2c:	0018      	movs	r0, r3
 8002e2e:	46bd      	mov	sp, r7
 8002e30:	b002      	add	sp, #8
 8002e32:	bd80      	pop	{r7, pc}
 8002e34:	40022000 	.word	0x40022000

08002e38 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002e38:	b590      	push	{r4, r7, lr}
 8002e3a:	b085      	sub	sp, #20
 8002e3c:	af00      	add	r7, sp, #0
 8002e3e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8002e40:	230f      	movs	r3, #15
 8002e42:	18fb      	adds	r3, r7, r3
 8002e44:	2200      	movs	r2, #0
 8002e46:	701a      	strb	r2, [r3, #0]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/ 
  if ((uint32_t)uwTickFreq != 0U)
 8002e48:	4b1d      	ldr	r3, [pc, #116]	@ (8002ec0 <HAL_InitTick+0x88>)
 8002e4a:	781b      	ldrb	r3, [r3, #0]
 8002e4c:	2b00      	cmp	r3, #0
 8002e4e:	d02b      	beq.n	8002ea8 <HAL_InitTick+0x70>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U /(uint32_t)uwTickFreq)) == 0U)
 8002e50:	4b1c      	ldr	r3, [pc, #112]	@ (8002ec4 <HAL_InitTick+0x8c>)
 8002e52:	681c      	ldr	r4, [r3, #0]
 8002e54:	4b1a      	ldr	r3, [pc, #104]	@ (8002ec0 <HAL_InitTick+0x88>)
 8002e56:	781b      	ldrb	r3, [r3, #0]
 8002e58:	0019      	movs	r1, r3
 8002e5a:	23fa      	movs	r3, #250	@ 0xfa
 8002e5c:	0098      	lsls	r0, r3, #2
 8002e5e:	f7fd f951 	bl	8000104 <__udivsi3>
 8002e62:	0003      	movs	r3, r0
 8002e64:	0019      	movs	r1, r3
 8002e66:	0020      	movs	r0, r4
 8002e68:	f7fd f94c 	bl	8000104 <__udivsi3>
 8002e6c:	0003      	movs	r3, r0
 8002e6e:	0018      	movs	r0, r3
 8002e70:	f000 f919 	bl	80030a6 <HAL_SYSTICK_Config>
 8002e74:	1e03      	subs	r3, r0, #0
 8002e76:	d112      	bne.n	8002e9e <HAL_InitTick+0x66>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002e78:	687b      	ldr	r3, [r7, #4]
 8002e7a:	2b03      	cmp	r3, #3
 8002e7c:	d80a      	bhi.n	8002e94 <HAL_InitTick+0x5c>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002e7e:	6879      	ldr	r1, [r7, #4]
 8002e80:	2301      	movs	r3, #1
 8002e82:	425b      	negs	r3, r3
 8002e84:	2200      	movs	r2, #0
 8002e86:	0018      	movs	r0, r3
 8002e88:	f000 f8e8 	bl	800305c <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8002e8c:	4b0e      	ldr	r3, [pc, #56]	@ (8002ec8 <HAL_InitTick+0x90>)
 8002e8e:	687a      	ldr	r2, [r7, #4]
 8002e90:	601a      	str	r2, [r3, #0]
 8002e92:	e00d      	b.n	8002eb0 <HAL_InitTick+0x78>
      }
      else
      {
        status = HAL_ERROR;
 8002e94:	230f      	movs	r3, #15
 8002e96:	18fb      	adds	r3, r7, r3
 8002e98:	2201      	movs	r2, #1
 8002e9a:	701a      	strb	r2, [r3, #0]
 8002e9c:	e008      	b.n	8002eb0 <HAL_InitTick+0x78>
      }
    }
    else
    {
      status = HAL_ERROR;
 8002e9e:	230f      	movs	r3, #15
 8002ea0:	18fb      	adds	r3, r7, r3
 8002ea2:	2201      	movs	r2, #1
 8002ea4:	701a      	strb	r2, [r3, #0]
 8002ea6:	e003      	b.n	8002eb0 <HAL_InitTick+0x78>
    }
  }
  else
  {
    status = HAL_ERROR;
 8002ea8:	230f      	movs	r3, #15
 8002eaa:	18fb      	adds	r3, r7, r3
 8002eac:	2201      	movs	r2, #1
 8002eae:	701a      	strb	r2, [r3, #0]
  }

  /* Return function status */
  return status;
 8002eb0:	230f      	movs	r3, #15
 8002eb2:	18fb      	adds	r3, r7, r3
 8002eb4:	781b      	ldrb	r3, [r3, #0]
}
 8002eb6:	0018      	movs	r0, r3
 8002eb8:	46bd      	mov	sp, r7
 8002eba:	b005      	add	sp, #20
 8002ebc:	bd90      	pop	{r4, r7, pc}
 8002ebe:	46c0      	nop			@ (mov r8, r8)
 8002ec0:	20000008 	.word	0x20000008
 8002ec4:	20000000 	.word	0x20000000
 8002ec8:	20000004 	.word	0x20000004

08002ecc <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002ecc:	b580      	push	{r7, lr}
 8002ece:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8002ed0:	4b05      	ldr	r3, [pc, #20]	@ (8002ee8 <HAL_IncTick+0x1c>)
 8002ed2:	781b      	ldrb	r3, [r3, #0]
 8002ed4:	001a      	movs	r2, r3
 8002ed6:	4b05      	ldr	r3, [pc, #20]	@ (8002eec <HAL_IncTick+0x20>)
 8002ed8:	681b      	ldr	r3, [r3, #0]
 8002eda:	18d2      	adds	r2, r2, r3
 8002edc:	4b03      	ldr	r3, [pc, #12]	@ (8002eec <HAL_IncTick+0x20>)
 8002ede:	601a      	str	r2, [r3, #0]
}
 8002ee0:	46c0      	nop			@ (mov r8, r8)
 8002ee2:	46bd      	mov	sp, r7
 8002ee4:	bd80      	pop	{r7, pc}
 8002ee6:	46c0      	nop			@ (mov r8, r8)
 8002ee8:	20000008 	.word	0x20000008
 8002eec:	200001a4 	.word	0x200001a4

08002ef0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002ef0:	b580      	push	{r7, lr}
 8002ef2:	af00      	add	r7, sp, #0
  return uwTick;
 8002ef4:	4b02      	ldr	r3, [pc, #8]	@ (8002f00 <HAL_GetTick+0x10>)
 8002ef6:	681b      	ldr	r3, [r3, #0]
}
 8002ef8:	0018      	movs	r0, r3
 8002efa:	46bd      	mov	sp, r7
 8002efc:	bd80      	pop	{r7, pc}
 8002efe:	46c0      	nop			@ (mov r8, r8)
 8002f00:	200001a4 	.word	0x200001a4

08002f04 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002f04:	b580      	push	{r7, lr}
 8002f06:	b082      	sub	sp, #8
 8002f08:	af00      	add	r7, sp, #0
 8002f0a:	0002      	movs	r2, r0
 8002f0c:	1dfb      	adds	r3, r7, #7
 8002f0e:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8002f10:	1dfb      	adds	r3, r7, #7
 8002f12:	781b      	ldrb	r3, [r3, #0]
 8002f14:	2b7f      	cmp	r3, #127	@ 0x7f
 8002f16:	d809      	bhi.n	8002f2c <__NVIC_EnableIRQ+0x28>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002f18:	1dfb      	adds	r3, r7, #7
 8002f1a:	781b      	ldrb	r3, [r3, #0]
 8002f1c:	001a      	movs	r2, r3
 8002f1e:	231f      	movs	r3, #31
 8002f20:	401a      	ands	r2, r3
 8002f22:	4b04      	ldr	r3, [pc, #16]	@ (8002f34 <__NVIC_EnableIRQ+0x30>)
 8002f24:	2101      	movs	r1, #1
 8002f26:	4091      	lsls	r1, r2
 8002f28:	000a      	movs	r2, r1
 8002f2a:	601a      	str	r2, [r3, #0]
    __COMPILER_BARRIER();
  }
}
 8002f2c:	46c0      	nop			@ (mov r8, r8)
 8002f2e:	46bd      	mov	sp, r7
 8002f30:	b002      	add	sp, #8
 8002f32:	bd80      	pop	{r7, pc}
 8002f34:	e000e100 	.word	0xe000e100

08002f38 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002f38:	b590      	push	{r4, r7, lr}
 8002f3a:	b083      	sub	sp, #12
 8002f3c:	af00      	add	r7, sp, #0
 8002f3e:	0002      	movs	r2, r0
 8002f40:	6039      	str	r1, [r7, #0]
 8002f42:	1dfb      	adds	r3, r7, #7
 8002f44:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8002f46:	1dfb      	adds	r3, r7, #7
 8002f48:	781b      	ldrb	r3, [r3, #0]
 8002f4a:	2b7f      	cmp	r3, #127	@ 0x7f
 8002f4c:	d828      	bhi.n	8002fa0 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8002f4e:	4a2f      	ldr	r2, [pc, #188]	@ (800300c <__NVIC_SetPriority+0xd4>)
 8002f50:	1dfb      	adds	r3, r7, #7
 8002f52:	781b      	ldrb	r3, [r3, #0]
 8002f54:	b25b      	sxtb	r3, r3
 8002f56:	089b      	lsrs	r3, r3, #2
 8002f58:	33c0      	adds	r3, #192	@ 0xc0
 8002f5a:	009b      	lsls	r3, r3, #2
 8002f5c:	589b      	ldr	r3, [r3, r2]
 8002f5e:	1dfa      	adds	r2, r7, #7
 8002f60:	7812      	ldrb	r2, [r2, #0]
 8002f62:	0011      	movs	r1, r2
 8002f64:	2203      	movs	r2, #3
 8002f66:	400a      	ands	r2, r1
 8002f68:	00d2      	lsls	r2, r2, #3
 8002f6a:	21ff      	movs	r1, #255	@ 0xff
 8002f6c:	4091      	lsls	r1, r2
 8002f6e:	000a      	movs	r2, r1
 8002f70:	43d2      	mvns	r2, r2
 8002f72:	401a      	ands	r2, r3
 8002f74:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8002f76:	683b      	ldr	r3, [r7, #0]
 8002f78:	019b      	lsls	r3, r3, #6
 8002f7a:	22ff      	movs	r2, #255	@ 0xff
 8002f7c:	401a      	ands	r2, r3
 8002f7e:	1dfb      	adds	r3, r7, #7
 8002f80:	781b      	ldrb	r3, [r3, #0]
 8002f82:	0018      	movs	r0, r3
 8002f84:	2303      	movs	r3, #3
 8002f86:	4003      	ands	r3, r0
 8002f88:	00db      	lsls	r3, r3, #3
 8002f8a:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8002f8c:	481f      	ldr	r0, [pc, #124]	@ (800300c <__NVIC_SetPriority+0xd4>)
 8002f8e:	1dfb      	adds	r3, r7, #7
 8002f90:	781b      	ldrb	r3, [r3, #0]
 8002f92:	b25b      	sxtb	r3, r3
 8002f94:	089b      	lsrs	r3, r3, #2
 8002f96:	430a      	orrs	r2, r1
 8002f98:	33c0      	adds	r3, #192	@ 0xc0
 8002f9a:	009b      	lsls	r3, r3, #2
 8002f9c:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 8002f9e:	e031      	b.n	8003004 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8002fa0:	4a1b      	ldr	r2, [pc, #108]	@ (8003010 <__NVIC_SetPriority+0xd8>)
 8002fa2:	1dfb      	adds	r3, r7, #7
 8002fa4:	781b      	ldrb	r3, [r3, #0]
 8002fa6:	0019      	movs	r1, r3
 8002fa8:	230f      	movs	r3, #15
 8002faa:	400b      	ands	r3, r1
 8002fac:	3b08      	subs	r3, #8
 8002fae:	089b      	lsrs	r3, r3, #2
 8002fb0:	3306      	adds	r3, #6
 8002fb2:	009b      	lsls	r3, r3, #2
 8002fb4:	18d3      	adds	r3, r2, r3
 8002fb6:	3304      	adds	r3, #4
 8002fb8:	681b      	ldr	r3, [r3, #0]
 8002fba:	1dfa      	adds	r2, r7, #7
 8002fbc:	7812      	ldrb	r2, [r2, #0]
 8002fbe:	0011      	movs	r1, r2
 8002fc0:	2203      	movs	r2, #3
 8002fc2:	400a      	ands	r2, r1
 8002fc4:	00d2      	lsls	r2, r2, #3
 8002fc6:	21ff      	movs	r1, #255	@ 0xff
 8002fc8:	4091      	lsls	r1, r2
 8002fca:	000a      	movs	r2, r1
 8002fcc:	43d2      	mvns	r2, r2
 8002fce:	401a      	ands	r2, r3
 8002fd0:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8002fd2:	683b      	ldr	r3, [r7, #0]
 8002fd4:	019b      	lsls	r3, r3, #6
 8002fd6:	22ff      	movs	r2, #255	@ 0xff
 8002fd8:	401a      	ands	r2, r3
 8002fda:	1dfb      	adds	r3, r7, #7
 8002fdc:	781b      	ldrb	r3, [r3, #0]
 8002fde:	0018      	movs	r0, r3
 8002fe0:	2303      	movs	r3, #3
 8002fe2:	4003      	ands	r3, r0
 8002fe4:	00db      	lsls	r3, r3, #3
 8002fe6:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8002fe8:	4809      	ldr	r0, [pc, #36]	@ (8003010 <__NVIC_SetPriority+0xd8>)
 8002fea:	1dfb      	adds	r3, r7, #7
 8002fec:	781b      	ldrb	r3, [r3, #0]
 8002fee:	001c      	movs	r4, r3
 8002ff0:	230f      	movs	r3, #15
 8002ff2:	4023      	ands	r3, r4
 8002ff4:	3b08      	subs	r3, #8
 8002ff6:	089b      	lsrs	r3, r3, #2
 8002ff8:	430a      	orrs	r2, r1
 8002ffa:	3306      	adds	r3, #6
 8002ffc:	009b      	lsls	r3, r3, #2
 8002ffe:	18c3      	adds	r3, r0, r3
 8003000:	3304      	adds	r3, #4
 8003002:	601a      	str	r2, [r3, #0]
}
 8003004:	46c0      	nop			@ (mov r8, r8)
 8003006:	46bd      	mov	sp, r7
 8003008:	b003      	add	sp, #12
 800300a:	bd90      	pop	{r4, r7, pc}
 800300c:	e000e100 	.word	0xe000e100
 8003010:	e000ed00 	.word	0xe000ed00

08003014 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003014:	b580      	push	{r7, lr}
 8003016:	b082      	sub	sp, #8
 8003018:	af00      	add	r7, sp, #0
 800301a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800301c:	687b      	ldr	r3, [r7, #4]
 800301e:	1e5a      	subs	r2, r3, #1
 8003020:	2380      	movs	r3, #128	@ 0x80
 8003022:	045b      	lsls	r3, r3, #17
 8003024:	429a      	cmp	r2, r3
 8003026:	d301      	bcc.n	800302c <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 8003028:	2301      	movs	r3, #1
 800302a:	e010      	b.n	800304e <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800302c:	4b0a      	ldr	r3, [pc, #40]	@ (8003058 <SysTick_Config+0x44>)
 800302e:	687a      	ldr	r2, [r7, #4]
 8003030:	3a01      	subs	r2, #1
 8003032:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8003034:	2301      	movs	r3, #1
 8003036:	425b      	negs	r3, r3
 8003038:	2103      	movs	r1, #3
 800303a:	0018      	movs	r0, r3
 800303c:	f7ff ff7c 	bl	8002f38 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003040:	4b05      	ldr	r3, [pc, #20]	@ (8003058 <SysTick_Config+0x44>)
 8003042:	2200      	movs	r2, #0
 8003044:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003046:	4b04      	ldr	r3, [pc, #16]	@ (8003058 <SysTick_Config+0x44>)
 8003048:	2207      	movs	r2, #7
 800304a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800304c:	2300      	movs	r3, #0
}
 800304e:	0018      	movs	r0, r3
 8003050:	46bd      	mov	sp, r7
 8003052:	b002      	add	sp, #8
 8003054:	bd80      	pop	{r7, pc}
 8003056:	46c0      	nop			@ (mov r8, r8)
 8003058:	e000e010 	.word	0xe000e010

0800305c <HAL_NVIC_SetPriority>:
  *         with stm32g0xx devices, this parameter is a dummy value and it is ignored, because
  *         no subpriority supported in Cortex M0+ based products.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800305c:	b580      	push	{r7, lr}
 800305e:	b084      	sub	sp, #16
 8003060:	af00      	add	r7, sp, #0
 8003062:	60b9      	str	r1, [r7, #8]
 8003064:	607a      	str	r2, [r7, #4]
 8003066:	210f      	movs	r1, #15
 8003068:	187b      	adds	r3, r7, r1
 800306a:	1c02      	adds	r2, r0, #0
 800306c:	701a      	strb	r2, [r3, #0]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(SubPriority);

  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn, PreemptPriority);
 800306e:	68ba      	ldr	r2, [r7, #8]
 8003070:	187b      	adds	r3, r7, r1
 8003072:	781b      	ldrb	r3, [r3, #0]
 8003074:	b25b      	sxtb	r3, r3
 8003076:	0011      	movs	r1, r2
 8003078:	0018      	movs	r0, r3
 800307a:	f7ff ff5d 	bl	8002f38 <__NVIC_SetPriority>
}
 800307e:	46c0      	nop			@ (mov r8, r8)
 8003080:	46bd      	mov	sp, r7
 8003082:	b004      	add	sp, #16
 8003084:	bd80      	pop	{r7, pc}

08003086 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g0xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003086:	b580      	push	{r7, lr}
 8003088:	b082      	sub	sp, #8
 800308a:	af00      	add	r7, sp, #0
 800308c:	0002      	movs	r2, r0
 800308e:	1dfb      	adds	r3, r7, #7
 8003090:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003092:	1dfb      	adds	r3, r7, #7
 8003094:	781b      	ldrb	r3, [r3, #0]
 8003096:	b25b      	sxtb	r3, r3
 8003098:	0018      	movs	r0, r3
 800309a:	f7ff ff33 	bl	8002f04 <__NVIC_EnableIRQ>
}
 800309e:	46c0      	nop			@ (mov r8, r8)
 80030a0:	46bd      	mov	sp, r7
 80030a2:	b002      	add	sp, #8
 80030a4:	bd80      	pop	{r7, pc}

080030a6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80030a6:	b580      	push	{r7, lr}
 80030a8:	b082      	sub	sp, #8
 80030aa:	af00      	add	r7, sp, #0
 80030ac:	6078      	str	r0, [r7, #4]
  return SysTick_Config(TicksNumb);
 80030ae:	687b      	ldr	r3, [r7, #4]
 80030b0:	0018      	movs	r0, r3
 80030b2:	f7ff ffaf 	bl	8003014 <SysTick_Config>
 80030b6:	0003      	movs	r3, r0
}
 80030b8:	0018      	movs	r0, r3
 80030ba:	46bd      	mov	sp, r7
 80030bc:	b002      	add	sp, #8
 80030be:	bd80      	pop	{r7, pc}

080030c0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80030c0:	b580      	push	{r7, lr}
 80030c2:	b086      	sub	sp, #24
 80030c4:	af00      	add	r7, sp, #0
 80030c6:	6078      	str	r0, [r7, #4]
 80030c8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80030ca:	2300      	movs	r3, #0
 80030cc:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80030ce:	e147      	b.n	8003360 <HAL_GPIO_Init+0x2a0>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 80030d0:	683b      	ldr	r3, [r7, #0]
 80030d2:	681b      	ldr	r3, [r3, #0]
 80030d4:	2101      	movs	r1, #1
 80030d6:	697a      	ldr	r2, [r7, #20]
 80030d8:	4091      	lsls	r1, r2
 80030da:	000a      	movs	r2, r1
 80030dc:	4013      	ands	r3, r2
 80030de:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80030e0:	68fb      	ldr	r3, [r7, #12]
 80030e2:	2b00      	cmp	r3, #0
 80030e4:	d100      	bne.n	80030e8 <HAL_GPIO_Init+0x28>
 80030e6:	e138      	b.n	800335a <HAL_GPIO_Init+0x29a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80030e8:	683b      	ldr	r3, [r7, #0]
 80030ea:	685b      	ldr	r3, [r3, #4]
 80030ec:	2203      	movs	r2, #3
 80030ee:	4013      	ands	r3, r2
 80030f0:	2b01      	cmp	r3, #1
 80030f2:	d005      	beq.n	8003100 <HAL_GPIO_Init+0x40>
 80030f4:	683b      	ldr	r3, [r7, #0]
 80030f6:	685b      	ldr	r3, [r3, #4]
 80030f8:	2203      	movs	r2, #3
 80030fa:	4013      	ands	r3, r2
 80030fc:	2b02      	cmp	r3, #2
 80030fe:	d130      	bne.n	8003162 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8003100:	687b      	ldr	r3, [r7, #4]
 8003102:	689b      	ldr	r3, [r3, #8]
 8003104:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8003106:	697b      	ldr	r3, [r7, #20]
 8003108:	005b      	lsls	r3, r3, #1
 800310a:	2203      	movs	r2, #3
 800310c:	409a      	lsls	r2, r3
 800310e:	0013      	movs	r3, r2
 8003110:	43da      	mvns	r2, r3
 8003112:	693b      	ldr	r3, [r7, #16]
 8003114:	4013      	ands	r3, r2
 8003116:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8003118:	683b      	ldr	r3, [r7, #0]
 800311a:	68da      	ldr	r2, [r3, #12]
 800311c:	697b      	ldr	r3, [r7, #20]
 800311e:	005b      	lsls	r3, r3, #1
 8003120:	409a      	lsls	r2, r3
 8003122:	0013      	movs	r3, r2
 8003124:	693a      	ldr	r2, [r7, #16]
 8003126:	4313      	orrs	r3, r2
 8003128:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800312a:	687b      	ldr	r3, [r7, #4]
 800312c:	693a      	ldr	r2, [r7, #16]
 800312e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003130:	687b      	ldr	r3, [r7, #4]
 8003132:	685b      	ldr	r3, [r3, #4]
 8003134:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8003136:	2201      	movs	r2, #1
 8003138:	697b      	ldr	r3, [r7, #20]
 800313a:	409a      	lsls	r2, r3
 800313c:	0013      	movs	r3, r2
 800313e:	43da      	mvns	r2, r3
 8003140:	693b      	ldr	r3, [r7, #16]
 8003142:	4013      	ands	r3, r2
 8003144:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003146:	683b      	ldr	r3, [r7, #0]
 8003148:	685b      	ldr	r3, [r3, #4]
 800314a:	091b      	lsrs	r3, r3, #4
 800314c:	2201      	movs	r2, #1
 800314e:	401a      	ands	r2, r3
 8003150:	697b      	ldr	r3, [r7, #20]
 8003152:	409a      	lsls	r2, r3
 8003154:	0013      	movs	r3, r2
 8003156:	693a      	ldr	r2, [r7, #16]
 8003158:	4313      	orrs	r3, r2
 800315a:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 800315c:	687b      	ldr	r3, [r7, #4]
 800315e:	693a      	ldr	r2, [r7, #16]
 8003160:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003162:	683b      	ldr	r3, [r7, #0]
 8003164:	685b      	ldr	r3, [r3, #4]
 8003166:	2203      	movs	r2, #3
 8003168:	4013      	ands	r3, r2
 800316a:	2b03      	cmp	r3, #3
 800316c:	d017      	beq.n	800319e <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800316e:	687b      	ldr	r3, [r7, #4]
 8003170:	68db      	ldr	r3, [r3, #12]
 8003172:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 8003174:	697b      	ldr	r3, [r7, #20]
 8003176:	005b      	lsls	r3, r3, #1
 8003178:	2203      	movs	r2, #3
 800317a:	409a      	lsls	r2, r3
 800317c:	0013      	movs	r3, r2
 800317e:	43da      	mvns	r2, r3
 8003180:	693b      	ldr	r3, [r7, #16]
 8003182:	4013      	ands	r3, r2
 8003184:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 8003186:	683b      	ldr	r3, [r7, #0]
 8003188:	689a      	ldr	r2, [r3, #8]
 800318a:	697b      	ldr	r3, [r7, #20]
 800318c:	005b      	lsls	r3, r3, #1
 800318e:	409a      	lsls	r2, r3
 8003190:	0013      	movs	r3, r2
 8003192:	693a      	ldr	r2, [r7, #16]
 8003194:	4313      	orrs	r3, r2
 8003196:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8003198:	687b      	ldr	r3, [r7, #4]
 800319a:	693a      	ldr	r2, [r7, #16]
 800319c:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800319e:	683b      	ldr	r3, [r7, #0]
 80031a0:	685b      	ldr	r3, [r3, #4]
 80031a2:	2203      	movs	r2, #3
 80031a4:	4013      	ands	r3, r2
 80031a6:	2b02      	cmp	r3, #2
 80031a8:	d123      	bne.n	80031f2 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 80031aa:	697b      	ldr	r3, [r7, #20]
 80031ac:	08da      	lsrs	r2, r3, #3
 80031ae:	687b      	ldr	r3, [r7, #4]
 80031b0:	3208      	adds	r2, #8
 80031b2:	0092      	lsls	r2, r2, #2
 80031b4:	58d3      	ldr	r3, [r2, r3]
 80031b6:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 80031b8:	697b      	ldr	r3, [r7, #20]
 80031ba:	2207      	movs	r2, #7
 80031bc:	4013      	ands	r3, r2
 80031be:	009b      	lsls	r3, r3, #2
 80031c0:	220f      	movs	r2, #15
 80031c2:	409a      	lsls	r2, r3
 80031c4:	0013      	movs	r3, r2
 80031c6:	43da      	mvns	r2, r3
 80031c8:	693b      	ldr	r3, [r7, #16]
 80031ca:	4013      	ands	r3, r2
 80031cc:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 80031ce:	683b      	ldr	r3, [r7, #0]
 80031d0:	691a      	ldr	r2, [r3, #16]
 80031d2:	697b      	ldr	r3, [r7, #20]
 80031d4:	2107      	movs	r1, #7
 80031d6:	400b      	ands	r3, r1
 80031d8:	009b      	lsls	r3, r3, #2
 80031da:	409a      	lsls	r2, r3
 80031dc:	0013      	movs	r3, r2
 80031de:	693a      	ldr	r2, [r7, #16]
 80031e0:	4313      	orrs	r3, r2
 80031e2:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 80031e4:	697b      	ldr	r3, [r7, #20]
 80031e6:	08da      	lsrs	r2, r3, #3
 80031e8:	687b      	ldr	r3, [r7, #4]
 80031ea:	3208      	adds	r2, #8
 80031ec:	0092      	lsls	r2, r2, #2
 80031ee:	6939      	ldr	r1, [r7, #16]
 80031f0:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80031f2:	687b      	ldr	r3, [r7, #4]
 80031f4:	681b      	ldr	r3, [r3, #0]
 80031f6:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 80031f8:	697b      	ldr	r3, [r7, #20]
 80031fa:	005b      	lsls	r3, r3, #1
 80031fc:	2203      	movs	r2, #3
 80031fe:	409a      	lsls	r2, r3
 8003200:	0013      	movs	r3, r2
 8003202:	43da      	mvns	r2, r3
 8003204:	693b      	ldr	r3, [r7, #16]
 8003206:	4013      	ands	r3, r2
 8003208:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 800320a:	683b      	ldr	r3, [r7, #0]
 800320c:	685b      	ldr	r3, [r3, #4]
 800320e:	2203      	movs	r2, #3
 8003210:	401a      	ands	r2, r3
 8003212:	697b      	ldr	r3, [r7, #20]
 8003214:	005b      	lsls	r3, r3, #1
 8003216:	409a      	lsls	r2, r3
 8003218:	0013      	movs	r3, r2
 800321a:	693a      	ldr	r2, [r7, #16]
 800321c:	4313      	orrs	r3, r2
 800321e:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8003220:	687b      	ldr	r3, [r7, #4]
 8003222:	693a      	ldr	r2, [r7, #16]
 8003224:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8003226:	683b      	ldr	r3, [r7, #0]
 8003228:	685a      	ldr	r2, [r3, #4]
 800322a:	23c0      	movs	r3, #192	@ 0xc0
 800322c:	029b      	lsls	r3, r3, #10
 800322e:	4013      	ands	r3, r2
 8003230:	d100      	bne.n	8003234 <HAL_GPIO_Init+0x174>
 8003232:	e092      	b.n	800335a <HAL_GPIO_Init+0x29a>
      {
        temp = EXTI->EXTICR[position >> 2u];
 8003234:	4a50      	ldr	r2, [pc, #320]	@ (8003378 <HAL_GPIO_Init+0x2b8>)
 8003236:	697b      	ldr	r3, [r7, #20]
 8003238:	089b      	lsrs	r3, r3, #2
 800323a:	3318      	adds	r3, #24
 800323c:	009b      	lsls	r3, r3, #2
 800323e:	589b      	ldr	r3, [r3, r2]
 8003240:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (8u * (position & 0x03u)));
 8003242:	697b      	ldr	r3, [r7, #20]
 8003244:	2203      	movs	r2, #3
 8003246:	4013      	ands	r3, r2
 8003248:	00db      	lsls	r3, r3, #3
 800324a:	220f      	movs	r2, #15
 800324c:	409a      	lsls	r2, r3
 800324e:	0013      	movs	r3, r2
 8003250:	43da      	mvns	r2, r3
 8003252:	693b      	ldr	r3, [r7, #16]
 8003254:	4013      	ands	r3, r2
 8003256:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (8u * (position & 0x03u)));
 8003258:	687a      	ldr	r2, [r7, #4]
 800325a:	23a0      	movs	r3, #160	@ 0xa0
 800325c:	05db      	lsls	r3, r3, #23
 800325e:	429a      	cmp	r2, r3
 8003260:	d013      	beq.n	800328a <HAL_GPIO_Init+0x1ca>
 8003262:	687b      	ldr	r3, [r7, #4]
 8003264:	4a45      	ldr	r2, [pc, #276]	@ (800337c <HAL_GPIO_Init+0x2bc>)
 8003266:	4293      	cmp	r3, r2
 8003268:	d00d      	beq.n	8003286 <HAL_GPIO_Init+0x1c6>
 800326a:	687b      	ldr	r3, [r7, #4]
 800326c:	4a44      	ldr	r2, [pc, #272]	@ (8003380 <HAL_GPIO_Init+0x2c0>)
 800326e:	4293      	cmp	r3, r2
 8003270:	d007      	beq.n	8003282 <HAL_GPIO_Init+0x1c2>
 8003272:	687b      	ldr	r3, [r7, #4]
 8003274:	4a43      	ldr	r2, [pc, #268]	@ (8003384 <HAL_GPIO_Init+0x2c4>)
 8003276:	4293      	cmp	r3, r2
 8003278:	d101      	bne.n	800327e <HAL_GPIO_Init+0x1be>
 800327a:	2303      	movs	r3, #3
 800327c:	e006      	b.n	800328c <HAL_GPIO_Init+0x1cc>
 800327e:	2305      	movs	r3, #5
 8003280:	e004      	b.n	800328c <HAL_GPIO_Init+0x1cc>
 8003282:	2302      	movs	r3, #2
 8003284:	e002      	b.n	800328c <HAL_GPIO_Init+0x1cc>
 8003286:	2301      	movs	r3, #1
 8003288:	e000      	b.n	800328c <HAL_GPIO_Init+0x1cc>
 800328a:	2300      	movs	r3, #0
 800328c:	697a      	ldr	r2, [r7, #20]
 800328e:	2103      	movs	r1, #3
 8003290:	400a      	ands	r2, r1
 8003292:	00d2      	lsls	r2, r2, #3
 8003294:	4093      	lsls	r3, r2
 8003296:	693a      	ldr	r2, [r7, #16]
 8003298:	4313      	orrs	r3, r2
 800329a:	613b      	str	r3, [r7, #16]
        EXTI->EXTICR[position >> 2u] = temp;
 800329c:	4936      	ldr	r1, [pc, #216]	@ (8003378 <HAL_GPIO_Init+0x2b8>)
 800329e:	697b      	ldr	r3, [r7, #20]
 80032a0:	089b      	lsrs	r3, r3, #2
 80032a2:	3318      	adds	r3, #24
 80032a4:	009b      	lsls	r3, r3, #2
 80032a6:	693a      	ldr	r2, [r7, #16]
 80032a8:	505a      	str	r2, [r3, r1]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80032aa:	4b33      	ldr	r3, [pc, #204]	@ (8003378 <HAL_GPIO_Init+0x2b8>)
 80032ac:	681b      	ldr	r3, [r3, #0]
 80032ae:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80032b0:	68fb      	ldr	r3, [r7, #12]
 80032b2:	43da      	mvns	r2, r3
 80032b4:	693b      	ldr	r3, [r7, #16]
 80032b6:	4013      	ands	r3, r2
 80032b8:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 80032ba:	683b      	ldr	r3, [r7, #0]
 80032bc:	685a      	ldr	r2, [r3, #4]
 80032be:	2380      	movs	r3, #128	@ 0x80
 80032c0:	035b      	lsls	r3, r3, #13
 80032c2:	4013      	ands	r3, r2
 80032c4:	d003      	beq.n	80032ce <HAL_GPIO_Init+0x20e>
        {
          temp |= iocurrent;
 80032c6:	693a      	ldr	r2, [r7, #16]
 80032c8:	68fb      	ldr	r3, [r7, #12]
 80032ca:	4313      	orrs	r3, r2
 80032cc:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 80032ce:	4b2a      	ldr	r3, [pc, #168]	@ (8003378 <HAL_GPIO_Init+0x2b8>)
 80032d0:	693a      	ldr	r2, [r7, #16]
 80032d2:	601a      	str	r2, [r3, #0]

        temp = EXTI->FTSR1;
 80032d4:	4b28      	ldr	r3, [pc, #160]	@ (8003378 <HAL_GPIO_Init+0x2b8>)
 80032d6:	685b      	ldr	r3, [r3, #4]
 80032d8:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80032da:	68fb      	ldr	r3, [r7, #12]
 80032dc:	43da      	mvns	r2, r3
 80032de:	693b      	ldr	r3, [r7, #16]
 80032e0:	4013      	ands	r3, r2
 80032e2:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 80032e4:	683b      	ldr	r3, [r7, #0]
 80032e6:	685a      	ldr	r2, [r3, #4]
 80032e8:	2380      	movs	r3, #128	@ 0x80
 80032ea:	039b      	lsls	r3, r3, #14
 80032ec:	4013      	ands	r3, r2
 80032ee:	d003      	beq.n	80032f8 <HAL_GPIO_Init+0x238>
        {
          temp |= iocurrent;
 80032f0:	693a      	ldr	r2, [r7, #16]
 80032f2:	68fb      	ldr	r3, [r7, #12]
 80032f4:	4313      	orrs	r3, r2
 80032f6:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 80032f8:	4b1f      	ldr	r3, [pc, #124]	@ (8003378 <HAL_GPIO_Init+0x2b8>)
 80032fa:	693a      	ldr	r2, [r7, #16]
 80032fc:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 80032fe:	4a1e      	ldr	r2, [pc, #120]	@ (8003378 <HAL_GPIO_Init+0x2b8>)
 8003300:	2384      	movs	r3, #132	@ 0x84
 8003302:	58d3      	ldr	r3, [r2, r3]
 8003304:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003306:	68fb      	ldr	r3, [r7, #12]
 8003308:	43da      	mvns	r2, r3
 800330a:	693b      	ldr	r3, [r7, #16]
 800330c:	4013      	ands	r3, r2
 800330e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8003310:	683b      	ldr	r3, [r7, #0]
 8003312:	685a      	ldr	r2, [r3, #4]
 8003314:	2380      	movs	r3, #128	@ 0x80
 8003316:	029b      	lsls	r3, r3, #10
 8003318:	4013      	ands	r3, r2
 800331a:	d003      	beq.n	8003324 <HAL_GPIO_Init+0x264>
        {
          temp |= iocurrent;
 800331c:	693a      	ldr	r2, [r7, #16]
 800331e:	68fb      	ldr	r3, [r7, #12]
 8003320:	4313      	orrs	r3, r2
 8003322:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8003324:	4914      	ldr	r1, [pc, #80]	@ (8003378 <HAL_GPIO_Init+0x2b8>)
 8003326:	2284      	movs	r2, #132	@ 0x84
 8003328:	693b      	ldr	r3, [r7, #16]
 800332a:	508b      	str	r3, [r1, r2]

        temp = EXTI->IMR1;
 800332c:	4a12      	ldr	r2, [pc, #72]	@ (8003378 <HAL_GPIO_Init+0x2b8>)
 800332e:	2380      	movs	r3, #128	@ 0x80
 8003330:	58d3      	ldr	r3, [r2, r3]
 8003332:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003334:	68fb      	ldr	r3, [r7, #12]
 8003336:	43da      	mvns	r2, r3
 8003338:	693b      	ldr	r3, [r7, #16]
 800333a:	4013      	ands	r3, r2
 800333c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 800333e:	683b      	ldr	r3, [r7, #0]
 8003340:	685a      	ldr	r2, [r3, #4]
 8003342:	2380      	movs	r3, #128	@ 0x80
 8003344:	025b      	lsls	r3, r3, #9
 8003346:	4013      	ands	r3, r2
 8003348:	d003      	beq.n	8003352 <HAL_GPIO_Init+0x292>
        {
          temp |= iocurrent;
 800334a:	693a      	ldr	r2, [r7, #16]
 800334c:	68fb      	ldr	r3, [r7, #12]
 800334e:	4313      	orrs	r3, r2
 8003350:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8003352:	4909      	ldr	r1, [pc, #36]	@ (8003378 <HAL_GPIO_Init+0x2b8>)
 8003354:	2280      	movs	r2, #128	@ 0x80
 8003356:	693b      	ldr	r3, [r7, #16]
 8003358:	508b      	str	r3, [r1, r2]
      }
    }

    position++;
 800335a:	697b      	ldr	r3, [r7, #20]
 800335c:	3301      	adds	r3, #1
 800335e:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003360:	683b      	ldr	r3, [r7, #0]
 8003362:	681a      	ldr	r2, [r3, #0]
 8003364:	697b      	ldr	r3, [r7, #20]
 8003366:	40da      	lsrs	r2, r3
 8003368:	1e13      	subs	r3, r2, #0
 800336a:	d000      	beq.n	800336e <HAL_GPIO_Init+0x2ae>
 800336c:	e6b0      	b.n	80030d0 <HAL_GPIO_Init+0x10>
  }
}
 800336e:	46c0      	nop			@ (mov r8, r8)
 8003370:	46c0      	nop			@ (mov r8, r8)
 8003372:	46bd      	mov	sp, r7
 8003374:	b006      	add	sp, #24
 8003376:	bd80      	pop	{r7, pc}
 8003378:	40021800 	.word	0x40021800
 800337c:	50000400 	.word	0x50000400
 8003380:	50000800 	.word	0x50000800
 8003384:	50000c00 	.word	0x50000c00

08003388 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003388:	b580      	push	{r7, lr}
 800338a:	b082      	sub	sp, #8
 800338c:	af00      	add	r7, sp, #0
 800338e:	6078      	str	r0, [r7, #4]
 8003390:	0008      	movs	r0, r1
 8003392:	0011      	movs	r1, r2
 8003394:	1cbb      	adds	r3, r7, #2
 8003396:	1c02      	adds	r2, r0, #0
 8003398:	801a      	strh	r2, [r3, #0]
 800339a:	1c7b      	adds	r3, r7, #1
 800339c:	1c0a      	adds	r2, r1, #0
 800339e:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80033a0:	1c7b      	adds	r3, r7, #1
 80033a2:	781b      	ldrb	r3, [r3, #0]
 80033a4:	2b00      	cmp	r3, #0
 80033a6:	d004      	beq.n	80033b2 <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80033a8:	1cbb      	adds	r3, r7, #2
 80033aa:	881a      	ldrh	r2, [r3, #0]
 80033ac:	687b      	ldr	r3, [r7, #4]
 80033ae:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 80033b0:	e003      	b.n	80033ba <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80033b2:	1cbb      	adds	r3, r7, #2
 80033b4:	881a      	ldrh	r2, [r3, #0]
 80033b6:	687b      	ldr	r3, [r7, #4]
 80033b8:	629a      	str	r2, [r3, #40]	@ 0x28
}
 80033ba:	46c0      	nop			@ (mov r8, r8)
 80033bc:	46bd      	mov	sp, r7
 80033be:	b002      	add	sp, #8
 80033c0:	bd80      	pop	{r7, pc}
	...

080033c4 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 80033c4:	b580      	push	{r7, lr}
 80033c6:	b082      	sub	sp, #8
 80033c8:	af00      	add	r7, sp, #0
 80033ca:	0002      	movs	r2, r0
 80033cc:	1dbb      	adds	r3, r7, #6
 80033ce:	801a      	strh	r2, [r3, #0]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_RISING_IT(GPIO_Pin) != 0x00u)
 80033d0:	4b10      	ldr	r3, [pc, #64]	@ (8003414 <HAL_GPIO_EXTI_IRQHandler+0x50>)
 80033d2:	68db      	ldr	r3, [r3, #12]
 80033d4:	1dba      	adds	r2, r7, #6
 80033d6:	8812      	ldrh	r2, [r2, #0]
 80033d8:	4013      	ands	r3, r2
 80033da:	d008      	beq.n	80033ee <HAL_GPIO_EXTI_IRQHandler+0x2a>
  {
    __HAL_GPIO_EXTI_CLEAR_RISING_IT(GPIO_Pin);
 80033dc:	4b0d      	ldr	r3, [pc, #52]	@ (8003414 <HAL_GPIO_EXTI_IRQHandler+0x50>)
 80033de:	1dba      	adds	r2, r7, #6
 80033e0:	8812      	ldrh	r2, [r2, #0]
 80033e2:	60da      	str	r2, [r3, #12]
    HAL_GPIO_EXTI_Rising_Callback(GPIO_Pin);
 80033e4:	1dbb      	adds	r3, r7, #6
 80033e6:	881b      	ldrh	r3, [r3, #0]
 80033e8:	0018      	movs	r0, r3
 80033ea:	f000 f815 	bl	8003418 <HAL_GPIO_EXTI_Rising_Callback>
  }

  if (__HAL_GPIO_EXTI_GET_FALLING_IT(GPIO_Pin) != 0x00u)
 80033ee:	4b09      	ldr	r3, [pc, #36]	@ (8003414 <HAL_GPIO_EXTI_IRQHandler+0x50>)
 80033f0:	691b      	ldr	r3, [r3, #16]
 80033f2:	1dba      	adds	r2, r7, #6
 80033f4:	8812      	ldrh	r2, [r2, #0]
 80033f6:	4013      	ands	r3, r2
 80033f8:	d008      	beq.n	800340c <HAL_GPIO_EXTI_IRQHandler+0x48>
  {
    __HAL_GPIO_EXTI_CLEAR_FALLING_IT(GPIO_Pin);
 80033fa:	4b06      	ldr	r3, [pc, #24]	@ (8003414 <HAL_GPIO_EXTI_IRQHandler+0x50>)
 80033fc:	1dba      	adds	r2, r7, #6
 80033fe:	8812      	ldrh	r2, [r2, #0]
 8003400:	611a      	str	r2, [r3, #16]
    HAL_GPIO_EXTI_Falling_Callback(GPIO_Pin);
 8003402:	1dbb      	adds	r3, r7, #6
 8003404:	881b      	ldrh	r3, [r3, #0]
 8003406:	0018      	movs	r0, r3
 8003408:	f7ff fb02 	bl	8002a10 <HAL_GPIO_EXTI_Falling_Callback>
  }
}
 800340c:	46c0      	nop			@ (mov r8, r8)
 800340e:	46bd      	mov	sp, r7
 8003410:	b002      	add	sp, #8
 8003412:	bd80      	pop	{r7, pc}
 8003414:	40021800 	.word	0x40021800

08003418 <HAL_GPIO_EXTI_Rising_Callback>:
  * @brief  EXTI line detection callback.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Rising_Callback(uint16_t GPIO_Pin)
{
 8003418:	b580      	push	{r7, lr}
 800341a:	b082      	sub	sp, #8
 800341c:	af00      	add	r7, sp, #0
 800341e:	0002      	movs	r2, r0
 8003420:	1dbb      	adds	r3, r7, #6
 8003422:	801a      	strh	r2, [r3, #0]
  UNUSED(GPIO_Pin);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Rising_Callback could be implemented in the user file
   */
}
 8003424:	46c0      	nop			@ (mov r8, r8)
 8003426:	46bd      	mov	sp, r7
 8003428:	b002      	add	sp, #8
 800342a:	bd80      	pop	{r7, pc}

0800342c <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        6 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 800342c:	b580      	push	{r7, lr}
 800342e:	b084      	sub	sp, #16
 8003430:	af00      	add	r7, sp, #0
 8003432:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  /* Modify voltage scaling range */
  MODIFY_REG(PWR->CR1, PWR_CR1_VOS, VoltageScaling);
 8003434:	4b19      	ldr	r3, [pc, #100]	@ (800349c <HAL_PWREx_ControlVoltageScaling+0x70>)
 8003436:	681b      	ldr	r3, [r3, #0]
 8003438:	4a19      	ldr	r2, [pc, #100]	@ (80034a0 <HAL_PWREx_ControlVoltageScaling+0x74>)
 800343a:	4013      	ands	r3, r2
 800343c:	0019      	movs	r1, r3
 800343e:	4b17      	ldr	r3, [pc, #92]	@ (800349c <HAL_PWREx_ControlVoltageScaling+0x70>)
 8003440:	687a      	ldr	r2, [r7, #4]
 8003442:	430a      	orrs	r2, r1
 8003444:	601a      	str	r2, [r3, #0]

  /* In case of Range 1 selected, we need to ensure that main regulator reaches new value */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8003446:	687a      	ldr	r2, [r7, #4]
 8003448:	2380      	movs	r3, #128	@ 0x80
 800344a:	009b      	lsls	r3, r3, #2
 800344c:	429a      	cmp	r2, r3
 800344e:	d11f      	bne.n	8003490 <HAL_PWREx_ControlVoltageScaling+0x64>
  {
    /* Set timeout value */
    wait_loop_index = ((PWR_VOSF_SETTING_DELAY_6_US * SystemCoreClock) / 1000000U) + 1U;
 8003450:	4b14      	ldr	r3, [pc, #80]	@ (80034a4 <HAL_PWREx_ControlVoltageScaling+0x78>)
 8003452:	681a      	ldr	r2, [r3, #0]
 8003454:	0013      	movs	r3, r2
 8003456:	005b      	lsls	r3, r3, #1
 8003458:	189b      	adds	r3, r3, r2
 800345a:	005b      	lsls	r3, r3, #1
 800345c:	4912      	ldr	r1, [pc, #72]	@ (80034a8 <HAL_PWREx_ControlVoltageScaling+0x7c>)
 800345e:	0018      	movs	r0, r3
 8003460:	f7fc fe50 	bl	8000104 <__udivsi3>
 8003464:	0003      	movs	r3, r0
 8003466:	3301      	adds	r3, #1
 8003468:	60fb      	str	r3, [r7, #12]

    /* Wait until VOSF is reset */
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800346a:	e008      	b.n	800347e <HAL_PWREx_ControlVoltageScaling+0x52>
    {
      if (wait_loop_index != 0U)
 800346c:	68fb      	ldr	r3, [r7, #12]
 800346e:	2b00      	cmp	r3, #0
 8003470:	d003      	beq.n	800347a <HAL_PWREx_ControlVoltageScaling+0x4e>
      {
        wait_loop_index--;
 8003472:	68fb      	ldr	r3, [r7, #12]
 8003474:	3b01      	subs	r3, #1
 8003476:	60fb      	str	r3, [r7, #12]
 8003478:	e001      	b.n	800347e <HAL_PWREx_ControlVoltageScaling+0x52>
      }
      else
      {
        return HAL_TIMEOUT;
 800347a:	2303      	movs	r3, #3
 800347c:	e009      	b.n	8003492 <HAL_PWREx_ControlVoltageScaling+0x66>
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800347e:	4b07      	ldr	r3, [pc, #28]	@ (800349c <HAL_PWREx_ControlVoltageScaling+0x70>)
 8003480:	695a      	ldr	r2, [r3, #20]
 8003482:	2380      	movs	r3, #128	@ 0x80
 8003484:	00db      	lsls	r3, r3, #3
 8003486:	401a      	ands	r2, r3
 8003488:	2380      	movs	r3, #128	@ 0x80
 800348a:	00db      	lsls	r3, r3, #3
 800348c:	429a      	cmp	r2, r3
 800348e:	d0ed      	beq.n	800346c <HAL_PWREx_ControlVoltageScaling+0x40>
      }
    }
  }

  return HAL_OK;
 8003490:	2300      	movs	r3, #0
}
 8003492:	0018      	movs	r0, r3
 8003494:	46bd      	mov	sp, r7
 8003496:	b004      	add	sp, #16
 8003498:	bd80      	pop	{r7, pc}
 800349a:	46c0      	nop			@ (mov r8, r8)
 800349c:	40007000 	.word	0x40007000
 80034a0:	fffff9ff 	.word	0xfffff9ff
 80034a4:	20000000 	.word	0x20000000
 80034a8:	000f4240 	.word	0x000f4240

080034ac <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to LSE Off
  *         first and then to LSE On or LSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80034ac:	b580      	push	{r7, lr}
 80034ae:	b088      	sub	sp, #32
 80034b0:	af00      	add	r7, sp, #0
 80034b2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80034b4:	687b      	ldr	r3, [r7, #4]
 80034b6:	2b00      	cmp	r3, #0
 80034b8:	d101      	bne.n	80034be <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80034ba:	2301      	movs	r3, #1
 80034bc:	e2fe      	b.n	8003abc <HAL_RCC_OscConfig+0x610>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80034be:	687b      	ldr	r3, [r7, #4]
 80034c0:	681b      	ldr	r3, [r3, #0]
 80034c2:	2201      	movs	r2, #1
 80034c4:	4013      	ands	r3, r2
 80034c6:	d100      	bne.n	80034ca <HAL_RCC_OscConfig+0x1e>
 80034c8:	e07c      	b.n	80035c4 <HAL_RCC_OscConfig+0x118>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80034ca:	4bc3      	ldr	r3, [pc, #780]	@ (80037d8 <HAL_RCC_OscConfig+0x32c>)
 80034cc:	689b      	ldr	r3, [r3, #8]
 80034ce:	2238      	movs	r2, #56	@ 0x38
 80034d0:	4013      	ands	r3, r2
 80034d2:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 80034d4:	4bc0      	ldr	r3, [pc, #768]	@ (80037d8 <HAL_RCC_OscConfig+0x32c>)
 80034d6:	68db      	ldr	r3, [r3, #12]
 80034d8:	2203      	movs	r2, #3
 80034da:	4013      	ands	r3, r2
 80034dc:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSE))
 80034de:	69bb      	ldr	r3, [r7, #24]
 80034e0:	2b10      	cmp	r3, #16
 80034e2:	d102      	bne.n	80034ea <HAL_RCC_OscConfig+0x3e>
 80034e4:	697b      	ldr	r3, [r7, #20]
 80034e6:	2b03      	cmp	r3, #3
 80034e8:	d002      	beq.n	80034f0 <HAL_RCC_OscConfig+0x44>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE))
 80034ea:	69bb      	ldr	r3, [r7, #24]
 80034ec:	2b08      	cmp	r3, #8
 80034ee:	d10b      	bne.n	8003508 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80034f0:	4bb9      	ldr	r3, [pc, #740]	@ (80037d8 <HAL_RCC_OscConfig+0x32c>)
 80034f2:	681a      	ldr	r2, [r3, #0]
 80034f4:	2380      	movs	r3, #128	@ 0x80
 80034f6:	029b      	lsls	r3, r3, #10
 80034f8:	4013      	ands	r3, r2
 80034fa:	d062      	beq.n	80035c2 <HAL_RCC_OscConfig+0x116>
 80034fc:	687b      	ldr	r3, [r7, #4]
 80034fe:	685b      	ldr	r3, [r3, #4]
 8003500:	2b00      	cmp	r3, #0
 8003502:	d15e      	bne.n	80035c2 <HAL_RCC_OscConfig+0x116>
      {
        return HAL_ERROR;
 8003504:	2301      	movs	r3, #1
 8003506:	e2d9      	b.n	8003abc <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003508:	687b      	ldr	r3, [r7, #4]
 800350a:	685a      	ldr	r2, [r3, #4]
 800350c:	2380      	movs	r3, #128	@ 0x80
 800350e:	025b      	lsls	r3, r3, #9
 8003510:	429a      	cmp	r2, r3
 8003512:	d107      	bne.n	8003524 <HAL_RCC_OscConfig+0x78>
 8003514:	4bb0      	ldr	r3, [pc, #704]	@ (80037d8 <HAL_RCC_OscConfig+0x32c>)
 8003516:	681a      	ldr	r2, [r3, #0]
 8003518:	4baf      	ldr	r3, [pc, #700]	@ (80037d8 <HAL_RCC_OscConfig+0x32c>)
 800351a:	2180      	movs	r1, #128	@ 0x80
 800351c:	0249      	lsls	r1, r1, #9
 800351e:	430a      	orrs	r2, r1
 8003520:	601a      	str	r2, [r3, #0]
 8003522:	e020      	b.n	8003566 <HAL_RCC_OscConfig+0xba>
 8003524:	687b      	ldr	r3, [r7, #4]
 8003526:	685a      	ldr	r2, [r3, #4]
 8003528:	23a0      	movs	r3, #160	@ 0xa0
 800352a:	02db      	lsls	r3, r3, #11
 800352c:	429a      	cmp	r2, r3
 800352e:	d10e      	bne.n	800354e <HAL_RCC_OscConfig+0xa2>
 8003530:	4ba9      	ldr	r3, [pc, #676]	@ (80037d8 <HAL_RCC_OscConfig+0x32c>)
 8003532:	681a      	ldr	r2, [r3, #0]
 8003534:	4ba8      	ldr	r3, [pc, #672]	@ (80037d8 <HAL_RCC_OscConfig+0x32c>)
 8003536:	2180      	movs	r1, #128	@ 0x80
 8003538:	02c9      	lsls	r1, r1, #11
 800353a:	430a      	orrs	r2, r1
 800353c:	601a      	str	r2, [r3, #0]
 800353e:	4ba6      	ldr	r3, [pc, #664]	@ (80037d8 <HAL_RCC_OscConfig+0x32c>)
 8003540:	681a      	ldr	r2, [r3, #0]
 8003542:	4ba5      	ldr	r3, [pc, #660]	@ (80037d8 <HAL_RCC_OscConfig+0x32c>)
 8003544:	2180      	movs	r1, #128	@ 0x80
 8003546:	0249      	lsls	r1, r1, #9
 8003548:	430a      	orrs	r2, r1
 800354a:	601a      	str	r2, [r3, #0]
 800354c:	e00b      	b.n	8003566 <HAL_RCC_OscConfig+0xba>
 800354e:	4ba2      	ldr	r3, [pc, #648]	@ (80037d8 <HAL_RCC_OscConfig+0x32c>)
 8003550:	681a      	ldr	r2, [r3, #0]
 8003552:	4ba1      	ldr	r3, [pc, #644]	@ (80037d8 <HAL_RCC_OscConfig+0x32c>)
 8003554:	49a1      	ldr	r1, [pc, #644]	@ (80037dc <HAL_RCC_OscConfig+0x330>)
 8003556:	400a      	ands	r2, r1
 8003558:	601a      	str	r2, [r3, #0]
 800355a:	4b9f      	ldr	r3, [pc, #636]	@ (80037d8 <HAL_RCC_OscConfig+0x32c>)
 800355c:	681a      	ldr	r2, [r3, #0]
 800355e:	4b9e      	ldr	r3, [pc, #632]	@ (80037d8 <HAL_RCC_OscConfig+0x32c>)
 8003560:	499f      	ldr	r1, [pc, #636]	@ (80037e0 <HAL_RCC_OscConfig+0x334>)
 8003562:	400a      	ands	r2, r1
 8003564:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003566:	687b      	ldr	r3, [r7, #4]
 8003568:	685b      	ldr	r3, [r3, #4]
 800356a:	2b00      	cmp	r3, #0
 800356c:	d014      	beq.n	8003598 <HAL_RCC_OscConfig+0xec>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800356e:	f7ff fcbf 	bl	8002ef0 <HAL_GetTick>
 8003572:	0003      	movs	r3, r0
 8003574:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003576:	e008      	b.n	800358a <HAL_RCC_OscConfig+0xde>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003578:	f7ff fcba 	bl	8002ef0 <HAL_GetTick>
 800357c:	0002      	movs	r2, r0
 800357e:	693b      	ldr	r3, [r7, #16]
 8003580:	1ad3      	subs	r3, r2, r3
 8003582:	2b64      	cmp	r3, #100	@ 0x64
 8003584:	d901      	bls.n	800358a <HAL_RCC_OscConfig+0xde>
          {
            return HAL_TIMEOUT;
 8003586:	2303      	movs	r3, #3
 8003588:	e298      	b.n	8003abc <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800358a:	4b93      	ldr	r3, [pc, #588]	@ (80037d8 <HAL_RCC_OscConfig+0x32c>)
 800358c:	681a      	ldr	r2, [r3, #0]
 800358e:	2380      	movs	r3, #128	@ 0x80
 8003590:	029b      	lsls	r3, r3, #10
 8003592:	4013      	ands	r3, r2
 8003594:	d0f0      	beq.n	8003578 <HAL_RCC_OscConfig+0xcc>
 8003596:	e015      	b.n	80035c4 <HAL_RCC_OscConfig+0x118>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003598:	f7ff fcaa 	bl	8002ef0 <HAL_GetTick>
 800359c:	0003      	movs	r3, r0
 800359e:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80035a0:	e008      	b.n	80035b4 <HAL_RCC_OscConfig+0x108>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80035a2:	f7ff fca5 	bl	8002ef0 <HAL_GetTick>
 80035a6:	0002      	movs	r2, r0
 80035a8:	693b      	ldr	r3, [r7, #16]
 80035aa:	1ad3      	subs	r3, r2, r3
 80035ac:	2b64      	cmp	r3, #100	@ 0x64
 80035ae:	d901      	bls.n	80035b4 <HAL_RCC_OscConfig+0x108>
          {
            return HAL_TIMEOUT;
 80035b0:	2303      	movs	r3, #3
 80035b2:	e283      	b.n	8003abc <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80035b4:	4b88      	ldr	r3, [pc, #544]	@ (80037d8 <HAL_RCC_OscConfig+0x32c>)
 80035b6:	681a      	ldr	r2, [r3, #0]
 80035b8:	2380      	movs	r3, #128	@ 0x80
 80035ba:	029b      	lsls	r3, r3, #10
 80035bc:	4013      	ands	r3, r2
 80035be:	d1f0      	bne.n	80035a2 <HAL_RCC_OscConfig+0xf6>
 80035c0:	e000      	b.n	80035c4 <HAL_RCC_OscConfig+0x118>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80035c2:	46c0      	nop			@ (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80035c4:	687b      	ldr	r3, [r7, #4]
 80035c6:	681b      	ldr	r3, [r3, #0]
 80035c8:	2202      	movs	r2, #2
 80035ca:	4013      	ands	r3, r2
 80035cc:	d100      	bne.n	80035d0 <HAL_RCC_OscConfig+0x124>
 80035ce:	e099      	b.n	8003704 <HAL_RCC_OscConfig+0x258>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    assert_param(IS_RCC_HSIDIV(RCC_OscInitStruct->HSIDiv));

    /* Check if HSI16 is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80035d0:	4b81      	ldr	r3, [pc, #516]	@ (80037d8 <HAL_RCC_OscConfig+0x32c>)
 80035d2:	689b      	ldr	r3, [r3, #8]
 80035d4:	2238      	movs	r2, #56	@ 0x38
 80035d6:	4013      	ands	r3, r2
 80035d8:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 80035da:	4b7f      	ldr	r3, [pc, #508]	@ (80037d8 <HAL_RCC_OscConfig+0x32c>)
 80035dc:	68db      	ldr	r3, [r3, #12]
 80035de:	2203      	movs	r2, #3
 80035e0:	4013      	ands	r3, r2
 80035e2:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSI))
 80035e4:	69bb      	ldr	r3, [r7, #24]
 80035e6:	2b10      	cmp	r3, #16
 80035e8:	d102      	bne.n	80035f0 <HAL_RCC_OscConfig+0x144>
 80035ea:	697b      	ldr	r3, [r7, #20]
 80035ec:	2b02      	cmp	r3, #2
 80035ee:	d002      	beq.n	80035f6 <HAL_RCC_OscConfig+0x14a>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI))
 80035f0:	69bb      	ldr	r3, [r7, #24]
 80035f2:	2b00      	cmp	r3, #0
 80035f4:	d135      	bne.n	8003662 <HAL_RCC_OscConfig+0x1b6>
    {
      /* When HSI is used as system clock or as PLL input clock it can not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80035f6:	4b78      	ldr	r3, [pc, #480]	@ (80037d8 <HAL_RCC_OscConfig+0x32c>)
 80035f8:	681a      	ldr	r2, [r3, #0]
 80035fa:	2380      	movs	r3, #128	@ 0x80
 80035fc:	00db      	lsls	r3, r3, #3
 80035fe:	4013      	ands	r3, r2
 8003600:	d005      	beq.n	800360e <HAL_RCC_OscConfig+0x162>
 8003602:	687b      	ldr	r3, [r7, #4]
 8003604:	68db      	ldr	r3, [r3, #12]
 8003606:	2b00      	cmp	r3, #0
 8003608:	d101      	bne.n	800360e <HAL_RCC_OscConfig+0x162>
      {
        return HAL_ERROR;
 800360a:	2301      	movs	r3, #1
 800360c:	e256      	b.n	8003abc <HAL_RCC_OscConfig+0x610>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800360e:	4b72      	ldr	r3, [pc, #456]	@ (80037d8 <HAL_RCC_OscConfig+0x32c>)
 8003610:	685b      	ldr	r3, [r3, #4]
 8003612:	4a74      	ldr	r2, [pc, #464]	@ (80037e4 <HAL_RCC_OscConfig+0x338>)
 8003614:	4013      	ands	r3, r2
 8003616:	0019      	movs	r1, r3
 8003618:	687b      	ldr	r3, [r7, #4]
 800361a:	695b      	ldr	r3, [r3, #20]
 800361c:	021a      	lsls	r2, r3, #8
 800361e:	4b6e      	ldr	r3, [pc, #440]	@ (80037d8 <HAL_RCC_OscConfig+0x32c>)
 8003620:	430a      	orrs	r2, r1
 8003622:	605a      	str	r2, [r3, #4]

        if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI)
 8003624:	69bb      	ldr	r3, [r7, #24]
 8003626:	2b00      	cmp	r3, #0
 8003628:	d112      	bne.n	8003650 <HAL_RCC_OscConfig+0x1a4>
        {
          /* Adjust the HSI16 division factor */
          __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 800362a:	4b6b      	ldr	r3, [pc, #428]	@ (80037d8 <HAL_RCC_OscConfig+0x32c>)
 800362c:	681b      	ldr	r3, [r3, #0]
 800362e:	4a6e      	ldr	r2, [pc, #440]	@ (80037e8 <HAL_RCC_OscConfig+0x33c>)
 8003630:	4013      	ands	r3, r2
 8003632:	0019      	movs	r1, r3
 8003634:	687b      	ldr	r3, [r7, #4]
 8003636:	691a      	ldr	r2, [r3, #16]
 8003638:	4b67      	ldr	r3, [pc, #412]	@ (80037d8 <HAL_RCC_OscConfig+0x32c>)
 800363a:	430a      	orrs	r2, r1
 800363c:	601a      	str	r2, [r3, #0]

          /* Update the SystemCoreClock global variable with HSISYS value  */
          SystemCoreClock = (HSI_VALUE / (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos)));
 800363e:	4b66      	ldr	r3, [pc, #408]	@ (80037d8 <HAL_RCC_OscConfig+0x32c>)
 8003640:	681b      	ldr	r3, [r3, #0]
 8003642:	0adb      	lsrs	r3, r3, #11
 8003644:	2207      	movs	r2, #7
 8003646:	4013      	ands	r3, r2
 8003648:	4a68      	ldr	r2, [pc, #416]	@ (80037ec <HAL_RCC_OscConfig+0x340>)
 800364a:	40da      	lsrs	r2, r3
 800364c:	4b68      	ldr	r3, [pc, #416]	@ (80037f0 <HAL_RCC_OscConfig+0x344>)
 800364e:	601a      	str	r2, [r3, #0]
        }

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8003650:	4b68      	ldr	r3, [pc, #416]	@ (80037f4 <HAL_RCC_OscConfig+0x348>)
 8003652:	681b      	ldr	r3, [r3, #0]
 8003654:	0018      	movs	r0, r3
 8003656:	f7ff fbef 	bl	8002e38 <HAL_InitTick>
 800365a:	1e03      	subs	r3, r0, #0
 800365c:	d051      	beq.n	8003702 <HAL_RCC_OscConfig+0x256>
        {
          return HAL_ERROR;
 800365e:	2301      	movs	r3, #1
 8003660:	e22c      	b.n	8003abc <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8003662:	687b      	ldr	r3, [r7, #4]
 8003664:	68db      	ldr	r3, [r3, #12]
 8003666:	2b00      	cmp	r3, #0
 8003668:	d030      	beq.n	80036cc <HAL_RCC_OscConfig+0x220>
      {
        /* Configure the HSI16 division factor */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 800366a:	4b5b      	ldr	r3, [pc, #364]	@ (80037d8 <HAL_RCC_OscConfig+0x32c>)
 800366c:	681b      	ldr	r3, [r3, #0]
 800366e:	4a5e      	ldr	r2, [pc, #376]	@ (80037e8 <HAL_RCC_OscConfig+0x33c>)
 8003670:	4013      	ands	r3, r2
 8003672:	0019      	movs	r1, r3
 8003674:	687b      	ldr	r3, [r7, #4]
 8003676:	691a      	ldr	r2, [r3, #16]
 8003678:	4b57      	ldr	r3, [pc, #348]	@ (80037d8 <HAL_RCC_OscConfig+0x32c>)
 800367a:	430a      	orrs	r2, r1
 800367c:	601a      	str	r2, [r3, #0]

        /* Enable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_ENABLE();
 800367e:	4b56      	ldr	r3, [pc, #344]	@ (80037d8 <HAL_RCC_OscConfig+0x32c>)
 8003680:	681a      	ldr	r2, [r3, #0]
 8003682:	4b55      	ldr	r3, [pc, #340]	@ (80037d8 <HAL_RCC_OscConfig+0x32c>)
 8003684:	2180      	movs	r1, #128	@ 0x80
 8003686:	0049      	lsls	r1, r1, #1
 8003688:	430a      	orrs	r2, r1
 800368a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800368c:	f7ff fc30 	bl	8002ef0 <HAL_GetTick>
 8003690:	0003      	movs	r3, r0
 8003692:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003694:	e008      	b.n	80036a8 <HAL_RCC_OscConfig+0x1fc>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003696:	f7ff fc2b 	bl	8002ef0 <HAL_GetTick>
 800369a:	0002      	movs	r2, r0
 800369c:	693b      	ldr	r3, [r7, #16]
 800369e:	1ad3      	subs	r3, r2, r3
 80036a0:	2b02      	cmp	r3, #2
 80036a2:	d901      	bls.n	80036a8 <HAL_RCC_OscConfig+0x1fc>
          {
            return HAL_TIMEOUT;
 80036a4:	2303      	movs	r3, #3
 80036a6:	e209      	b.n	8003abc <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80036a8:	4b4b      	ldr	r3, [pc, #300]	@ (80037d8 <HAL_RCC_OscConfig+0x32c>)
 80036aa:	681a      	ldr	r2, [r3, #0]
 80036ac:	2380      	movs	r3, #128	@ 0x80
 80036ae:	00db      	lsls	r3, r3, #3
 80036b0:	4013      	ands	r3, r2
 80036b2:	d0f0      	beq.n	8003696 <HAL_RCC_OscConfig+0x1ea>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80036b4:	4b48      	ldr	r3, [pc, #288]	@ (80037d8 <HAL_RCC_OscConfig+0x32c>)
 80036b6:	685b      	ldr	r3, [r3, #4]
 80036b8:	4a4a      	ldr	r2, [pc, #296]	@ (80037e4 <HAL_RCC_OscConfig+0x338>)
 80036ba:	4013      	ands	r3, r2
 80036bc:	0019      	movs	r1, r3
 80036be:	687b      	ldr	r3, [r7, #4]
 80036c0:	695b      	ldr	r3, [r3, #20]
 80036c2:	021a      	lsls	r2, r3, #8
 80036c4:	4b44      	ldr	r3, [pc, #272]	@ (80037d8 <HAL_RCC_OscConfig+0x32c>)
 80036c6:	430a      	orrs	r2, r1
 80036c8:	605a      	str	r2, [r3, #4]
 80036ca:	e01b      	b.n	8003704 <HAL_RCC_OscConfig+0x258>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_DISABLE();
 80036cc:	4b42      	ldr	r3, [pc, #264]	@ (80037d8 <HAL_RCC_OscConfig+0x32c>)
 80036ce:	681a      	ldr	r2, [r3, #0]
 80036d0:	4b41      	ldr	r3, [pc, #260]	@ (80037d8 <HAL_RCC_OscConfig+0x32c>)
 80036d2:	4949      	ldr	r1, [pc, #292]	@ (80037f8 <HAL_RCC_OscConfig+0x34c>)
 80036d4:	400a      	ands	r2, r1
 80036d6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80036d8:	f7ff fc0a 	bl	8002ef0 <HAL_GetTick>
 80036dc:	0003      	movs	r3, r0
 80036de:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80036e0:	e008      	b.n	80036f4 <HAL_RCC_OscConfig+0x248>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80036e2:	f7ff fc05 	bl	8002ef0 <HAL_GetTick>
 80036e6:	0002      	movs	r2, r0
 80036e8:	693b      	ldr	r3, [r7, #16]
 80036ea:	1ad3      	subs	r3, r2, r3
 80036ec:	2b02      	cmp	r3, #2
 80036ee:	d901      	bls.n	80036f4 <HAL_RCC_OscConfig+0x248>
          {
            return HAL_TIMEOUT;
 80036f0:	2303      	movs	r3, #3
 80036f2:	e1e3      	b.n	8003abc <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80036f4:	4b38      	ldr	r3, [pc, #224]	@ (80037d8 <HAL_RCC_OscConfig+0x32c>)
 80036f6:	681a      	ldr	r2, [r3, #0]
 80036f8:	2380      	movs	r3, #128	@ 0x80
 80036fa:	00db      	lsls	r3, r3, #3
 80036fc:	4013      	ands	r3, r2
 80036fe:	d1f0      	bne.n	80036e2 <HAL_RCC_OscConfig+0x236>
 8003700:	e000      	b.n	8003704 <HAL_RCC_OscConfig+0x258>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003702:	46c0      	nop			@ (mov r8, r8)
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003704:	687b      	ldr	r3, [r7, #4]
 8003706:	681b      	ldr	r3, [r3, #0]
 8003708:	2208      	movs	r2, #8
 800370a:	4013      	ands	r3, r2
 800370c:	d047      	beq.n	800379e <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check if LSI is used as system clock */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 800370e:	4b32      	ldr	r3, [pc, #200]	@ (80037d8 <HAL_RCC_OscConfig+0x32c>)
 8003710:	689b      	ldr	r3, [r3, #8]
 8003712:	2238      	movs	r2, #56	@ 0x38
 8003714:	4013      	ands	r3, r2
 8003716:	2b18      	cmp	r3, #24
 8003718:	d10a      	bne.n	8003730 <HAL_RCC_OscConfig+0x284>
    {
      /* When LSI is used as system clock it will not be disabled */
      if ((((RCC->CSR) & RCC_CSR_LSIRDY) != 0U) && (RCC_OscInitStruct->LSIState == RCC_LSI_OFF))
 800371a:	4b2f      	ldr	r3, [pc, #188]	@ (80037d8 <HAL_RCC_OscConfig+0x32c>)
 800371c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800371e:	2202      	movs	r2, #2
 8003720:	4013      	ands	r3, r2
 8003722:	d03c      	beq.n	800379e <HAL_RCC_OscConfig+0x2f2>
 8003724:	687b      	ldr	r3, [r7, #4]
 8003726:	699b      	ldr	r3, [r3, #24]
 8003728:	2b00      	cmp	r3, #0
 800372a:	d138      	bne.n	800379e <HAL_RCC_OscConfig+0x2f2>
      {
        return HAL_ERROR;
 800372c:	2301      	movs	r3, #1
 800372e:	e1c5      	b.n	8003abc <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the LSI State */
      if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8003730:	687b      	ldr	r3, [r7, #4]
 8003732:	699b      	ldr	r3, [r3, #24]
 8003734:	2b00      	cmp	r3, #0
 8003736:	d019      	beq.n	800376c <HAL_RCC_OscConfig+0x2c0>
      {
        /* Enable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_ENABLE();
 8003738:	4b27      	ldr	r3, [pc, #156]	@ (80037d8 <HAL_RCC_OscConfig+0x32c>)
 800373a:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 800373c:	4b26      	ldr	r3, [pc, #152]	@ (80037d8 <HAL_RCC_OscConfig+0x32c>)
 800373e:	2101      	movs	r1, #1
 8003740:	430a      	orrs	r2, r1
 8003742:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003744:	f7ff fbd4 	bl	8002ef0 <HAL_GetTick>
 8003748:	0003      	movs	r3, r0
 800374a:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is ready */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800374c:	e008      	b.n	8003760 <HAL_RCC_OscConfig+0x2b4>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800374e:	f7ff fbcf 	bl	8002ef0 <HAL_GetTick>
 8003752:	0002      	movs	r2, r0
 8003754:	693b      	ldr	r3, [r7, #16]
 8003756:	1ad3      	subs	r3, r2, r3
 8003758:	2b02      	cmp	r3, #2
 800375a:	d901      	bls.n	8003760 <HAL_RCC_OscConfig+0x2b4>
          {
            return HAL_TIMEOUT;
 800375c:	2303      	movs	r3, #3
 800375e:	e1ad      	b.n	8003abc <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8003760:	4b1d      	ldr	r3, [pc, #116]	@ (80037d8 <HAL_RCC_OscConfig+0x32c>)
 8003762:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003764:	2202      	movs	r2, #2
 8003766:	4013      	ands	r3, r2
 8003768:	d0f1      	beq.n	800374e <HAL_RCC_OscConfig+0x2a2>
 800376a:	e018      	b.n	800379e <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Disable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_DISABLE();
 800376c:	4b1a      	ldr	r3, [pc, #104]	@ (80037d8 <HAL_RCC_OscConfig+0x32c>)
 800376e:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8003770:	4b19      	ldr	r3, [pc, #100]	@ (80037d8 <HAL_RCC_OscConfig+0x32c>)
 8003772:	2101      	movs	r1, #1
 8003774:	438a      	bics	r2, r1
 8003776:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003778:	f7ff fbba 	bl	8002ef0 <HAL_GetTick>
 800377c:	0003      	movs	r3, r0
 800377e:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is disabled */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8003780:	e008      	b.n	8003794 <HAL_RCC_OscConfig+0x2e8>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003782:	f7ff fbb5 	bl	8002ef0 <HAL_GetTick>
 8003786:	0002      	movs	r2, r0
 8003788:	693b      	ldr	r3, [r7, #16]
 800378a:	1ad3      	subs	r3, r2, r3
 800378c:	2b02      	cmp	r3, #2
 800378e:	d901      	bls.n	8003794 <HAL_RCC_OscConfig+0x2e8>
          {
            return HAL_TIMEOUT;
 8003790:	2303      	movs	r3, #3
 8003792:	e193      	b.n	8003abc <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8003794:	4b10      	ldr	r3, [pc, #64]	@ (80037d8 <HAL_RCC_OscConfig+0x32c>)
 8003796:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003798:	2202      	movs	r2, #2
 800379a:	4013      	ands	r3, r2
 800379c:	d1f1      	bne.n	8003782 <HAL_RCC_OscConfig+0x2d6>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800379e:	687b      	ldr	r3, [r7, #4]
 80037a0:	681b      	ldr	r3, [r3, #0]
 80037a2:	2204      	movs	r2, #4
 80037a4:	4013      	ands	r3, r2
 80037a6:	d100      	bne.n	80037aa <HAL_RCC_OscConfig+0x2fe>
 80037a8:	e0c6      	b.n	8003938 <HAL_RCC_OscConfig+0x48c>
  {
    FlagStatus       pwrclkchanged = RESET;
 80037aa:	231f      	movs	r3, #31
 80037ac:	18fb      	adds	r3, r7, r3
 80037ae:	2200      	movs	r2, #0
 80037b0:	701a      	strb	r2, [r3, #0]

    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* When the LSE is used as system clock, it is not allowed disable it */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 80037b2:	4b09      	ldr	r3, [pc, #36]	@ (80037d8 <HAL_RCC_OscConfig+0x32c>)
 80037b4:	689b      	ldr	r3, [r3, #8]
 80037b6:	2238      	movs	r2, #56	@ 0x38
 80037b8:	4013      	ands	r3, r2
 80037ba:	2b20      	cmp	r3, #32
 80037bc:	d11e      	bne.n	80037fc <HAL_RCC_OscConfig+0x350>
    {
      if ((((RCC->BDCR) & RCC_BDCR_LSERDY) != 0U) && (RCC_OscInitStruct->LSEState == RCC_LSE_OFF))
 80037be:	4b06      	ldr	r3, [pc, #24]	@ (80037d8 <HAL_RCC_OscConfig+0x32c>)
 80037c0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80037c2:	2202      	movs	r2, #2
 80037c4:	4013      	ands	r3, r2
 80037c6:	d100      	bne.n	80037ca <HAL_RCC_OscConfig+0x31e>
 80037c8:	e0b6      	b.n	8003938 <HAL_RCC_OscConfig+0x48c>
 80037ca:	687b      	ldr	r3, [r7, #4]
 80037cc:	689b      	ldr	r3, [r3, #8]
 80037ce:	2b00      	cmp	r3, #0
 80037d0:	d000      	beq.n	80037d4 <HAL_RCC_OscConfig+0x328>
 80037d2:	e0b1      	b.n	8003938 <HAL_RCC_OscConfig+0x48c>
      {
        return HAL_ERROR;
 80037d4:	2301      	movs	r3, #1
 80037d6:	e171      	b.n	8003abc <HAL_RCC_OscConfig+0x610>
 80037d8:	40021000 	.word	0x40021000
 80037dc:	fffeffff 	.word	0xfffeffff
 80037e0:	fffbffff 	.word	0xfffbffff
 80037e4:	ffff80ff 	.word	0xffff80ff
 80037e8:	ffffc7ff 	.word	0xffffc7ff
 80037ec:	00f42400 	.word	0x00f42400
 80037f0:	20000000 	.word	0x20000000
 80037f4:	20000004 	.word	0x20000004
 80037f8:	fffffeff 	.word	0xfffffeff
    }
    else
    {
      /* Update LSE configuration in Backup Domain control register    */
      /* Requires to enable write access to Backup Domain of necessary */
      if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 80037fc:	4bb1      	ldr	r3, [pc, #708]	@ (8003ac4 <HAL_RCC_OscConfig+0x618>)
 80037fe:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8003800:	2380      	movs	r3, #128	@ 0x80
 8003802:	055b      	lsls	r3, r3, #21
 8003804:	4013      	ands	r3, r2
 8003806:	d101      	bne.n	800380c <HAL_RCC_OscConfig+0x360>
 8003808:	2301      	movs	r3, #1
 800380a:	e000      	b.n	800380e <HAL_RCC_OscConfig+0x362>
 800380c:	2300      	movs	r3, #0
 800380e:	2b00      	cmp	r3, #0
 8003810:	d011      	beq.n	8003836 <HAL_RCC_OscConfig+0x38a>
      {
        __HAL_RCC_PWR_CLK_ENABLE();
 8003812:	4bac      	ldr	r3, [pc, #688]	@ (8003ac4 <HAL_RCC_OscConfig+0x618>)
 8003814:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8003816:	4bab      	ldr	r3, [pc, #684]	@ (8003ac4 <HAL_RCC_OscConfig+0x618>)
 8003818:	2180      	movs	r1, #128	@ 0x80
 800381a:	0549      	lsls	r1, r1, #21
 800381c:	430a      	orrs	r2, r1
 800381e:	63da      	str	r2, [r3, #60]	@ 0x3c
 8003820:	4ba8      	ldr	r3, [pc, #672]	@ (8003ac4 <HAL_RCC_OscConfig+0x618>)
 8003822:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8003824:	2380      	movs	r3, #128	@ 0x80
 8003826:	055b      	lsls	r3, r3, #21
 8003828:	4013      	ands	r3, r2
 800382a:	60fb      	str	r3, [r7, #12]
 800382c:	68fb      	ldr	r3, [r7, #12]
        pwrclkchanged = SET;
 800382e:	231f      	movs	r3, #31
 8003830:	18fb      	adds	r3, r7, r3
 8003832:	2201      	movs	r2, #1
 8003834:	701a      	strb	r2, [r3, #0]
      }

      if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003836:	4ba4      	ldr	r3, [pc, #656]	@ (8003ac8 <HAL_RCC_OscConfig+0x61c>)
 8003838:	681a      	ldr	r2, [r3, #0]
 800383a:	2380      	movs	r3, #128	@ 0x80
 800383c:	005b      	lsls	r3, r3, #1
 800383e:	4013      	ands	r3, r2
 8003840:	d11a      	bne.n	8003878 <HAL_RCC_OscConfig+0x3cc>
      {
        /* Enable write access to Backup domain */
        SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003842:	4ba1      	ldr	r3, [pc, #644]	@ (8003ac8 <HAL_RCC_OscConfig+0x61c>)
 8003844:	681a      	ldr	r2, [r3, #0]
 8003846:	4ba0      	ldr	r3, [pc, #640]	@ (8003ac8 <HAL_RCC_OscConfig+0x61c>)
 8003848:	2180      	movs	r1, #128	@ 0x80
 800384a:	0049      	lsls	r1, r1, #1
 800384c:	430a      	orrs	r2, r1
 800384e:	601a      	str	r2, [r3, #0]

        /* Wait for Backup domain Write protection disable */
        tickstart = HAL_GetTick();
 8003850:	f7ff fb4e 	bl	8002ef0 <HAL_GetTick>
 8003854:	0003      	movs	r3, r0
 8003856:	613b      	str	r3, [r7, #16]

        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003858:	e008      	b.n	800386c <HAL_RCC_OscConfig+0x3c0>
        {
          if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800385a:	f7ff fb49 	bl	8002ef0 <HAL_GetTick>
 800385e:	0002      	movs	r2, r0
 8003860:	693b      	ldr	r3, [r7, #16]
 8003862:	1ad3      	subs	r3, r2, r3
 8003864:	2b02      	cmp	r3, #2
 8003866:	d901      	bls.n	800386c <HAL_RCC_OscConfig+0x3c0>
          {
            return HAL_TIMEOUT;
 8003868:	2303      	movs	r3, #3
 800386a:	e127      	b.n	8003abc <HAL_RCC_OscConfig+0x610>
        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800386c:	4b96      	ldr	r3, [pc, #600]	@ (8003ac8 <HAL_RCC_OscConfig+0x61c>)
 800386e:	681a      	ldr	r2, [r3, #0]
 8003870:	2380      	movs	r3, #128	@ 0x80
 8003872:	005b      	lsls	r3, r3, #1
 8003874:	4013      	ands	r3, r2
 8003876:	d0f0      	beq.n	800385a <HAL_RCC_OscConfig+0x3ae>
          }
        }
      }

      /* Set the new LSE configuration -----------------------------------------*/
      __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003878:	687b      	ldr	r3, [r7, #4]
 800387a:	689b      	ldr	r3, [r3, #8]
 800387c:	2b01      	cmp	r3, #1
 800387e:	d106      	bne.n	800388e <HAL_RCC_OscConfig+0x3e2>
 8003880:	4b90      	ldr	r3, [pc, #576]	@ (8003ac4 <HAL_RCC_OscConfig+0x618>)
 8003882:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8003884:	4b8f      	ldr	r3, [pc, #572]	@ (8003ac4 <HAL_RCC_OscConfig+0x618>)
 8003886:	2101      	movs	r1, #1
 8003888:	430a      	orrs	r2, r1
 800388a:	65da      	str	r2, [r3, #92]	@ 0x5c
 800388c:	e01c      	b.n	80038c8 <HAL_RCC_OscConfig+0x41c>
 800388e:	687b      	ldr	r3, [r7, #4]
 8003890:	689b      	ldr	r3, [r3, #8]
 8003892:	2b05      	cmp	r3, #5
 8003894:	d10c      	bne.n	80038b0 <HAL_RCC_OscConfig+0x404>
 8003896:	4b8b      	ldr	r3, [pc, #556]	@ (8003ac4 <HAL_RCC_OscConfig+0x618>)
 8003898:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 800389a:	4b8a      	ldr	r3, [pc, #552]	@ (8003ac4 <HAL_RCC_OscConfig+0x618>)
 800389c:	2104      	movs	r1, #4
 800389e:	430a      	orrs	r2, r1
 80038a0:	65da      	str	r2, [r3, #92]	@ 0x5c
 80038a2:	4b88      	ldr	r3, [pc, #544]	@ (8003ac4 <HAL_RCC_OscConfig+0x618>)
 80038a4:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 80038a6:	4b87      	ldr	r3, [pc, #540]	@ (8003ac4 <HAL_RCC_OscConfig+0x618>)
 80038a8:	2101      	movs	r1, #1
 80038aa:	430a      	orrs	r2, r1
 80038ac:	65da      	str	r2, [r3, #92]	@ 0x5c
 80038ae:	e00b      	b.n	80038c8 <HAL_RCC_OscConfig+0x41c>
 80038b0:	4b84      	ldr	r3, [pc, #528]	@ (8003ac4 <HAL_RCC_OscConfig+0x618>)
 80038b2:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 80038b4:	4b83      	ldr	r3, [pc, #524]	@ (8003ac4 <HAL_RCC_OscConfig+0x618>)
 80038b6:	2101      	movs	r1, #1
 80038b8:	438a      	bics	r2, r1
 80038ba:	65da      	str	r2, [r3, #92]	@ 0x5c
 80038bc:	4b81      	ldr	r3, [pc, #516]	@ (8003ac4 <HAL_RCC_OscConfig+0x618>)
 80038be:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 80038c0:	4b80      	ldr	r3, [pc, #512]	@ (8003ac4 <HAL_RCC_OscConfig+0x618>)
 80038c2:	2104      	movs	r1, #4
 80038c4:	438a      	bics	r2, r1
 80038c6:	65da      	str	r2, [r3, #92]	@ 0x5c

      /* Check the LSE State */
      if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80038c8:	687b      	ldr	r3, [r7, #4]
 80038ca:	689b      	ldr	r3, [r3, #8]
 80038cc:	2b00      	cmp	r3, #0
 80038ce:	d014      	beq.n	80038fa <HAL_RCC_OscConfig+0x44e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80038d0:	f7ff fb0e 	bl	8002ef0 <HAL_GetTick>
 80038d4:	0003      	movs	r3, r0
 80038d6:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80038d8:	e009      	b.n	80038ee <HAL_RCC_OscConfig+0x442>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80038da:	f7ff fb09 	bl	8002ef0 <HAL_GetTick>
 80038de:	0002      	movs	r2, r0
 80038e0:	693b      	ldr	r3, [r7, #16]
 80038e2:	1ad3      	subs	r3, r2, r3
 80038e4:	4a79      	ldr	r2, [pc, #484]	@ (8003acc <HAL_RCC_OscConfig+0x620>)
 80038e6:	4293      	cmp	r3, r2
 80038e8:	d901      	bls.n	80038ee <HAL_RCC_OscConfig+0x442>
          {
            return HAL_TIMEOUT;
 80038ea:	2303      	movs	r3, #3
 80038ec:	e0e6      	b.n	8003abc <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80038ee:	4b75      	ldr	r3, [pc, #468]	@ (8003ac4 <HAL_RCC_OscConfig+0x618>)
 80038f0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80038f2:	2202      	movs	r2, #2
 80038f4:	4013      	ands	r3, r2
 80038f6:	d0f0      	beq.n	80038da <HAL_RCC_OscConfig+0x42e>
 80038f8:	e013      	b.n	8003922 <HAL_RCC_OscConfig+0x476>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80038fa:	f7ff faf9 	bl	8002ef0 <HAL_GetTick>
 80038fe:	0003      	movs	r3, r0
 8003900:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is disabled */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8003902:	e009      	b.n	8003918 <HAL_RCC_OscConfig+0x46c>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003904:	f7ff faf4 	bl	8002ef0 <HAL_GetTick>
 8003908:	0002      	movs	r2, r0
 800390a:	693b      	ldr	r3, [r7, #16]
 800390c:	1ad3      	subs	r3, r2, r3
 800390e:	4a6f      	ldr	r2, [pc, #444]	@ (8003acc <HAL_RCC_OscConfig+0x620>)
 8003910:	4293      	cmp	r3, r2
 8003912:	d901      	bls.n	8003918 <HAL_RCC_OscConfig+0x46c>
          {
            return HAL_TIMEOUT;
 8003914:	2303      	movs	r3, #3
 8003916:	e0d1      	b.n	8003abc <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8003918:	4b6a      	ldr	r3, [pc, #424]	@ (8003ac4 <HAL_RCC_OscConfig+0x618>)
 800391a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800391c:	2202      	movs	r2, #2
 800391e:	4013      	ands	r3, r2
 8003920:	d1f0      	bne.n	8003904 <HAL_RCC_OscConfig+0x458>
          }
        }
      }

      /* Restore clock configuration if changed */
      if (pwrclkchanged == SET)
 8003922:	231f      	movs	r3, #31
 8003924:	18fb      	adds	r3, r7, r3
 8003926:	781b      	ldrb	r3, [r3, #0]
 8003928:	2b01      	cmp	r3, #1
 800392a:	d105      	bne.n	8003938 <HAL_RCC_OscConfig+0x48c>
      {
        __HAL_RCC_PWR_CLK_DISABLE();
 800392c:	4b65      	ldr	r3, [pc, #404]	@ (8003ac4 <HAL_RCC_OscConfig+0x618>)
 800392e:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8003930:	4b64      	ldr	r3, [pc, #400]	@ (8003ac4 <HAL_RCC_OscConfig+0x618>)
 8003932:	4967      	ldr	r1, [pc, #412]	@ (8003ad0 <HAL_RCC_OscConfig+0x624>)
 8003934:	400a      	ands	r2, r1
 8003936:	63da      	str	r2, [r3, #60]	@ 0x3c
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8003938:	687b      	ldr	r3, [r7, #4]
 800393a:	69db      	ldr	r3, [r3, #28]
 800393c:	2b00      	cmp	r3, #0
 800393e:	d100      	bne.n	8003942 <HAL_RCC_OscConfig+0x496>
 8003940:	e0bb      	b.n	8003aba <HAL_RCC_OscConfig+0x60e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003942:	4b60      	ldr	r3, [pc, #384]	@ (8003ac4 <HAL_RCC_OscConfig+0x618>)
 8003944:	689b      	ldr	r3, [r3, #8]
 8003946:	2238      	movs	r2, #56	@ 0x38
 8003948:	4013      	ands	r3, r2
 800394a:	2b10      	cmp	r3, #16
 800394c:	d100      	bne.n	8003950 <HAL_RCC_OscConfig+0x4a4>
 800394e:	e07b      	b.n	8003a48 <HAL_RCC_OscConfig+0x59c>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8003950:	687b      	ldr	r3, [r7, #4]
 8003952:	69db      	ldr	r3, [r3, #28]
 8003954:	2b02      	cmp	r3, #2
 8003956:	d156      	bne.n	8003a06 <HAL_RCC_OscConfig+0x55a>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
#endif /* RCC_PLLQ_SUPPORT */
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003958:	4b5a      	ldr	r3, [pc, #360]	@ (8003ac4 <HAL_RCC_OscConfig+0x618>)
 800395a:	681a      	ldr	r2, [r3, #0]
 800395c:	4b59      	ldr	r3, [pc, #356]	@ (8003ac4 <HAL_RCC_OscConfig+0x618>)
 800395e:	495d      	ldr	r1, [pc, #372]	@ (8003ad4 <HAL_RCC_OscConfig+0x628>)
 8003960:	400a      	ands	r2, r1
 8003962:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003964:	f7ff fac4 	bl	8002ef0 <HAL_GetTick>
 8003968:	0003      	movs	r3, r0
 800396a:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800396c:	e008      	b.n	8003980 <HAL_RCC_OscConfig+0x4d4>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800396e:	f7ff fabf 	bl	8002ef0 <HAL_GetTick>
 8003972:	0002      	movs	r2, r0
 8003974:	693b      	ldr	r3, [r7, #16]
 8003976:	1ad3      	subs	r3, r2, r3
 8003978:	2b02      	cmp	r3, #2
 800397a:	d901      	bls.n	8003980 <HAL_RCC_OscConfig+0x4d4>
          {
            return HAL_TIMEOUT;
 800397c:	2303      	movs	r3, #3
 800397e:	e09d      	b.n	8003abc <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003980:	4b50      	ldr	r3, [pc, #320]	@ (8003ac4 <HAL_RCC_OscConfig+0x618>)
 8003982:	681a      	ldr	r2, [r3, #0]
 8003984:	2380      	movs	r3, #128	@ 0x80
 8003986:	049b      	lsls	r3, r3, #18
 8003988:	4013      	ands	r3, r2
 800398a:	d1f0      	bne.n	800396e <HAL_RCC_OscConfig+0x4c2>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLQ_SUPPORT)
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800398c:	4b4d      	ldr	r3, [pc, #308]	@ (8003ac4 <HAL_RCC_OscConfig+0x618>)
 800398e:	68db      	ldr	r3, [r3, #12]
 8003990:	4a51      	ldr	r2, [pc, #324]	@ (8003ad8 <HAL_RCC_OscConfig+0x62c>)
 8003992:	4013      	ands	r3, r2
 8003994:	0019      	movs	r1, r3
 8003996:	687b      	ldr	r3, [r7, #4]
 8003998:	6a1a      	ldr	r2, [r3, #32]
 800399a:	687b      	ldr	r3, [r7, #4]
 800399c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800399e:	431a      	orrs	r2, r3
 80039a0:	687b      	ldr	r3, [r7, #4]
 80039a2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80039a4:	021b      	lsls	r3, r3, #8
 80039a6:	431a      	orrs	r2, r3
 80039a8:	687b      	ldr	r3, [r7, #4]
 80039aa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80039ac:	431a      	orrs	r2, r3
 80039ae:	687b      	ldr	r3, [r7, #4]
 80039b0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80039b2:	431a      	orrs	r2, r3
 80039b4:	687b      	ldr	r3, [r7, #4]
 80039b6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80039b8:	431a      	orrs	r2, r3
 80039ba:	4b42      	ldr	r3, [pc, #264]	@ (8003ac4 <HAL_RCC_OscConfig+0x618>)
 80039bc:	430a      	orrs	r2, r1
 80039be:	60da      	str	r2, [r3, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLR);
#endif /* RCC_PLLQ_SUPPORT */

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80039c0:	4b40      	ldr	r3, [pc, #256]	@ (8003ac4 <HAL_RCC_OscConfig+0x618>)
 80039c2:	681a      	ldr	r2, [r3, #0]
 80039c4:	4b3f      	ldr	r3, [pc, #252]	@ (8003ac4 <HAL_RCC_OscConfig+0x618>)
 80039c6:	2180      	movs	r1, #128	@ 0x80
 80039c8:	0449      	lsls	r1, r1, #17
 80039ca:	430a      	orrs	r2, r1
 80039cc:	601a      	str	r2, [r3, #0]

        /* Enable PLLR Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLRCLK);
 80039ce:	4b3d      	ldr	r3, [pc, #244]	@ (8003ac4 <HAL_RCC_OscConfig+0x618>)
 80039d0:	68da      	ldr	r2, [r3, #12]
 80039d2:	4b3c      	ldr	r3, [pc, #240]	@ (8003ac4 <HAL_RCC_OscConfig+0x618>)
 80039d4:	2180      	movs	r1, #128	@ 0x80
 80039d6:	0549      	lsls	r1, r1, #21
 80039d8:	430a      	orrs	r2, r1
 80039da:	60da      	str	r2, [r3, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80039dc:	f7ff fa88 	bl	8002ef0 <HAL_GetTick>
 80039e0:	0003      	movs	r3, r0
 80039e2:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80039e4:	e008      	b.n	80039f8 <HAL_RCC_OscConfig+0x54c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80039e6:	f7ff fa83 	bl	8002ef0 <HAL_GetTick>
 80039ea:	0002      	movs	r2, r0
 80039ec:	693b      	ldr	r3, [r7, #16]
 80039ee:	1ad3      	subs	r3, r2, r3
 80039f0:	2b02      	cmp	r3, #2
 80039f2:	d901      	bls.n	80039f8 <HAL_RCC_OscConfig+0x54c>
          {
            return HAL_TIMEOUT;
 80039f4:	2303      	movs	r3, #3
 80039f6:	e061      	b.n	8003abc <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80039f8:	4b32      	ldr	r3, [pc, #200]	@ (8003ac4 <HAL_RCC_OscConfig+0x618>)
 80039fa:	681a      	ldr	r2, [r3, #0]
 80039fc:	2380      	movs	r3, #128	@ 0x80
 80039fe:	049b      	lsls	r3, r3, #18
 8003a00:	4013      	ands	r3, r2
 8003a02:	d0f0      	beq.n	80039e6 <HAL_RCC_OscConfig+0x53a>
 8003a04:	e059      	b.n	8003aba <HAL_RCC_OscConfig+0x60e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003a06:	4b2f      	ldr	r3, [pc, #188]	@ (8003ac4 <HAL_RCC_OscConfig+0x618>)
 8003a08:	681a      	ldr	r2, [r3, #0]
 8003a0a:	4b2e      	ldr	r3, [pc, #184]	@ (8003ac4 <HAL_RCC_OscConfig+0x618>)
 8003a0c:	4931      	ldr	r1, [pc, #196]	@ (8003ad4 <HAL_RCC_OscConfig+0x628>)
 8003a0e:	400a      	ands	r2, r1
 8003a10:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003a12:	f7ff fa6d 	bl	8002ef0 <HAL_GetTick>
 8003a16:	0003      	movs	r3, r0
 8003a18:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003a1a:	e008      	b.n	8003a2e <HAL_RCC_OscConfig+0x582>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003a1c:	f7ff fa68 	bl	8002ef0 <HAL_GetTick>
 8003a20:	0002      	movs	r2, r0
 8003a22:	693b      	ldr	r3, [r7, #16]
 8003a24:	1ad3      	subs	r3, r2, r3
 8003a26:	2b02      	cmp	r3, #2
 8003a28:	d901      	bls.n	8003a2e <HAL_RCC_OscConfig+0x582>
          {
            return HAL_TIMEOUT;
 8003a2a:	2303      	movs	r3, #3
 8003a2c:	e046      	b.n	8003abc <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003a2e:	4b25      	ldr	r3, [pc, #148]	@ (8003ac4 <HAL_RCC_OscConfig+0x618>)
 8003a30:	681a      	ldr	r2, [r3, #0]
 8003a32:	2380      	movs	r3, #128	@ 0x80
 8003a34:	049b      	lsls	r3, r3, #18
 8003a36:	4013      	ands	r3, r2
 8003a38:	d1f0      	bne.n	8003a1c <HAL_RCC_OscConfig+0x570>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLQ_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLPEN | RCC_PLLCFGR_PLLQEN | RCC_PLLCFGR_PLLREN);
 8003a3a:	4b22      	ldr	r3, [pc, #136]	@ (8003ac4 <HAL_RCC_OscConfig+0x618>)
 8003a3c:	68da      	ldr	r2, [r3, #12]
 8003a3e:	4b21      	ldr	r3, [pc, #132]	@ (8003ac4 <HAL_RCC_OscConfig+0x618>)
 8003a40:	4926      	ldr	r1, [pc, #152]	@ (8003adc <HAL_RCC_OscConfig+0x630>)
 8003a42:	400a      	ands	r2, r1
 8003a44:	60da      	str	r2, [r3, #12]
 8003a46:	e038      	b.n	8003aba <HAL_RCC_OscConfig+0x60e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003a48:	687b      	ldr	r3, [r7, #4]
 8003a4a:	69db      	ldr	r3, [r3, #28]
 8003a4c:	2b01      	cmp	r3, #1
 8003a4e:	d101      	bne.n	8003a54 <HAL_RCC_OscConfig+0x5a8>
      {
        return HAL_ERROR;
 8003a50:	2301      	movs	r3, #1
 8003a52:	e033      	b.n	8003abc <HAL_RCC_OscConfig+0x610>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        temp_pllckcfg = RCC->PLLCFGR;
 8003a54:	4b1b      	ldr	r3, [pc, #108]	@ (8003ac4 <HAL_RCC_OscConfig+0x618>)
 8003a56:	68db      	ldr	r3, [r3, #12]
 8003a58:	617b      	str	r3, [r7, #20]
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003a5a:	697b      	ldr	r3, [r7, #20]
 8003a5c:	2203      	movs	r2, #3
 8003a5e:	401a      	ands	r2, r3
 8003a60:	687b      	ldr	r3, [r7, #4]
 8003a62:	6a1b      	ldr	r3, [r3, #32]
 8003a64:	429a      	cmp	r2, r3
 8003a66:	d126      	bne.n	8003ab6 <HAL_RCC_OscConfig+0x60a>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8003a68:	697b      	ldr	r3, [r7, #20]
 8003a6a:	2270      	movs	r2, #112	@ 0x70
 8003a6c:	401a      	ands	r2, r3
 8003a6e:	687b      	ldr	r3, [r7, #4]
 8003a70:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003a72:	429a      	cmp	r2, r3
 8003a74:	d11f      	bne.n	8003ab6 <HAL_RCC_OscConfig+0x60a>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8003a76:	697a      	ldr	r2, [r7, #20]
 8003a78:	23fe      	movs	r3, #254	@ 0xfe
 8003a7a:	01db      	lsls	r3, r3, #7
 8003a7c:	401a      	ands	r2, r3
 8003a7e:	687b      	ldr	r3, [r7, #4]
 8003a80:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003a82:	021b      	lsls	r3, r3, #8
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8003a84:	429a      	cmp	r2, r3
 8003a86:	d116      	bne.n	8003ab6 <HAL_RCC_OscConfig+0x60a>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8003a88:	697a      	ldr	r2, [r7, #20]
 8003a8a:	23f8      	movs	r3, #248	@ 0xf8
 8003a8c:	039b      	lsls	r3, r3, #14
 8003a8e:	401a      	ands	r2, r3
 8003a90:	687b      	ldr	r3, [r7, #4]
 8003a92:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8003a94:	429a      	cmp	r2, r3
 8003a96:	d10e      	bne.n	8003ab6 <HAL_RCC_OscConfig+0x60a>
#if defined (RCC_PLLQ_SUPPORT)
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 8003a98:	697a      	ldr	r2, [r7, #20]
 8003a9a:	23e0      	movs	r3, #224	@ 0xe0
 8003a9c:	051b      	lsls	r3, r3, #20
 8003a9e:	401a      	ands	r2, r3
 8003aa0:	687b      	ldr	r3, [r7, #4]
 8003aa2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8003aa4:	429a      	cmp	r2, r3
 8003aa6:	d106      	bne.n	8003ab6 <HAL_RCC_OscConfig+0x60a>
#endif /* RCC_PLLQ_SUPPORT */
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != RCC_OscInitStruct->PLL.PLLR))
 8003aa8:	697b      	ldr	r3, [r7, #20]
 8003aaa:	0f5b      	lsrs	r3, r3, #29
 8003aac:	075a      	lsls	r2, r3, #29
 8003aae:	687b      	ldr	r3, [r7, #4]
 8003ab0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 8003ab2:	429a      	cmp	r2, r3
 8003ab4:	d001      	beq.n	8003aba <HAL_RCC_OscConfig+0x60e>
        {
          return HAL_ERROR;
 8003ab6:	2301      	movs	r3, #1
 8003ab8:	e000      	b.n	8003abc <HAL_RCC_OscConfig+0x610>
        }
      }
    }
  }
  return HAL_OK;
 8003aba:	2300      	movs	r3, #0
}
 8003abc:	0018      	movs	r0, r3
 8003abe:	46bd      	mov	sp, r7
 8003ac0:	b008      	add	sp, #32
 8003ac2:	bd80      	pop	{r7, pc}
 8003ac4:	40021000 	.word	0x40021000
 8003ac8:	40007000 	.word	0x40007000
 8003acc:	00001388 	.word	0x00001388
 8003ad0:	efffffff 	.word	0xefffffff
 8003ad4:	feffffff 	.word	0xfeffffff
 8003ad8:	11c1808c 	.word	0x11c1808c
 8003adc:	eefefffc 	.word	0xeefefffc

08003ae0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003ae0:	b580      	push	{r7, lr}
 8003ae2:	b084      	sub	sp, #16
 8003ae4:	af00      	add	r7, sp, #0
 8003ae6:	6078      	str	r0, [r7, #4]
 8003ae8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8003aea:	687b      	ldr	r3, [r7, #4]
 8003aec:	2b00      	cmp	r3, #0
 8003aee:	d101      	bne.n	8003af4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003af0:	2301      	movs	r3, #1
 8003af2:	e0e9      	b.n	8003cc8 <HAL_RCC_ClockConfig+0x1e8>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the FLASH clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003af4:	4b76      	ldr	r3, [pc, #472]	@ (8003cd0 <HAL_RCC_ClockConfig+0x1f0>)
 8003af6:	681b      	ldr	r3, [r3, #0]
 8003af8:	2207      	movs	r2, #7
 8003afa:	4013      	ands	r3, r2
 8003afc:	683a      	ldr	r2, [r7, #0]
 8003afe:	429a      	cmp	r2, r3
 8003b00:	d91e      	bls.n	8003b40 <HAL_RCC_ClockConfig+0x60>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003b02:	4b73      	ldr	r3, [pc, #460]	@ (8003cd0 <HAL_RCC_ClockConfig+0x1f0>)
 8003b04:	681b      	ldr	r3, [r3, #0]
 8003b06:	2207      	movs	r2, #7
 8003b08:	4393      	bics	r3, r2
 8003b0a:	0019      	movs	r1, r3
 8003b0c:	4b70      	ldr	r3, [pc, #448]	@ (8003cd0 <HAL_RCC_ClockConfig+0x1f0>)
 8003b0e:	683a      	ldr	r2, [r7, #0]
 8003b10:	430a      	orrs	r2, r1
 8003b12:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8003b14:	f7ff f9ec 	bl	8002ef0 <HAL_GetTick>
 8003b18:	0003      	movs	r3, r0
 8003b1a:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8003b1c:	e009      	b.n	8003b32 <HAL_RCC_ClockConfig+0x52>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003b1e:	f7ff f9e7 	bl	8002ef0 <HAL_GetTick>
 8003b22:	0002      	movs	r2, r0
 8003b24:	68fb      	ldr	r3, [r7, #12]
 8003b26:	1ad3      	subs	r3, r2, r3
 8003b28:	4a6a      	ldr	r2, [pc, #424]	@ (8003cd4 <HAL_RCC_ClockConfig+0x1f4>)
 8003b2a:	4293      	cmp	r3, r2
 8003b2c:	d901      	bls.n	8003b32 <HAL_RCC_ClockConfig+0x52>
      {
        return HAL_TIMEOUT;
 8003b2e:	2303      	movs	r3, #3
 8003b30:	e0ca      	b.n	8003cc8 <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8003b32:	4b67      	ldr	r3, [pc, #412]	@ (8003cd0 <HAL_RCC_ClockConfig+0x1f0>)
 8003b34:	681b      	ldr	r3, [r3, #0]
 8003b36:	2207      	movs	r2, #7
 8003b38:	4013      	ands	r3, r2
 8003b3a:	683a      	ldr	r2, [r7, #0]
 8003b3c:	429a      	cmp	r2, r3
 8003b3e:	d1ee      	bne.n	8003b1e <HAL_RCC_ClockConfig+0x3e>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003b40:	687b      	ldr	r3, [r7, #4]
 8003b42:	681b      	ldr	r3, [r3, #0]
 8003b44:	2202      	movs	r2, #2
 8003b46:	4013      	ands	r3, r2
 8003b48:	d015      	beq.n	8003b76 <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003b4a:	687b      	ldr	r3, [r7, #4]
 8003b4c:	681b      	ldr	r3, [r3, #0]
 8003b4e:	2204      	movs	r2, #4
 8003b50:	4013      	ands	r3, r2
 8003b52:	d006      	beq.n	8003b62 <HAL_RCC_ClockConfig+0x82>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 8003b54:	4b60      	ldr	r3, [pc, #384]	@ (8003cd8 <HAL_RCC_ClockConfig+0x1f8>)
 8003b56:	689a      	ldr	r2, [r3, #8]
 8003b58:	4b5f      	ldr	r3, [pc, #380]	@ (8003cd8 <HAL_RCC_ClockConfig+0x1f8>)
 8003b5a:	21e0      	movs	r1, #224	@ 0xe0
 8003b5c:	01c9      	lsls	r1, r1, #7
 8003b5e:	430a      	orrs	r2, r1
 8003b60:	609a      	str	r2, [r3, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003b62:	4b5d      	ldr	r3, [pc, #372]	@ (8003cd8 <HAL_RCC_ClockConfig+0x1f8>)
 8003b64:	689b      	ldr	r3, [r3, #8]
 8003b66:	4a5d      	ldr	r2, [pc, #372]	@ (8003cdc <HAL_RCC_ClockConfig+0x1fc>)
 8003b68:	4013      	ands	r3, r2
 8003b6a:	0019      	movs	r1, r3
 8003b6c:	687b      	ldr	r3, [r7, #4]
 8003b6e:	689a      	ldr	r2, [r3, #8]
 8003b70:	4b59      	ldr	r3, [pc, #356]	@ (8003cd8 <HAL_RCC_ClockConfig+0x1f8>)
 8003b72:	430a      	orrs	r2, r1
 8003b74:	609a      	str	r2, [r3, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003b76:	687b      	ldr	r3, [r7, #4]
 8003b78:	681b      	ldr	r3, [r3, #0]
 8003b7a:	2201      	movs	r2, #1
 8003b7c:	4013      	ands	r3, r2
 8003b7e:	d057      	beq.n	8003c30 <HAL_RCC_ClockConfig+0x150>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003b80:	687b      	ldr	r3, [r7, #4]
 8003b82:	685b      	ldr	r3, [r3, #4]
 8003b84:	2b01      	cmp	r3, #1
 8003b86:	d107      	bne.n	8003b98 <HAL_RCC_ClockConfig+0xb8>
    {
      /* Check the HSE ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003b88:	4b53      	ldr	r3, [pc, #332]	@ (8003cd8 <HAL_RCC_ClockConfig+0x1f8>)
 8003b8a:	681a      	ldr	r2, [r3, #0]
 8003b8c:	2380      	movs	r3, #128	@ 0x80
 8003b8e:	029b      	lsls	r3, r3, #10
 8003b90:	4013      	ands	r3, r2
 8003b92:	d12b      	bne.n	8003bec <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8003b94:	2301      	movs	r3, #1
 8003b96:	e097      	b.n	8003cc8 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003b98:	687b      	ldr	r3, [r7, #4]
 8003b9a:	685b      	ldr	r3, [r3, #4]
 8003b9c:	2b02      	cmp	r3, #2
 8003b9e:	d107      	bne.n	8003bb0 <HAL_RCC_ClockConfig+0xd0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003ba0:	4b4d      	ldr	r3, [pc, #308]	@ (8003cd8 <HAL_RCC_ClockConfig+0x1f8>)
 8003ba2:	681a      	ldr	r2, [r3, #0]
 8003ba4:	2380      	movs	r3, #128	@ 0x80
 8003ba6:	049b      	lsls	r3, r3, #18
 8003ba8:	4013      	ands	r3, r2
 8003baa:	d11f      	bne.n	8003bec <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8003bac:	2301      	movs	r3, #1
 8003bae:	e08b      	b.n	8003cc8 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* HSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8003bb0:	687b      	ldr	r3, [r7, #4]
 8003bb2:	685b      	ldr	r3, [r3, #4]
 8003bb4:	2b00      	cmp	r3, #0
 8003bb6:	d107      	bne.n	8003bc8 <HAL_RCC_ClockConfig+0xe8>
    {
      /* Check the HSI ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003bb8:	4b47      	ldr	r3, [pc, #284]	@ (8003cd8 <HAL_RCC_ClockConfig+0x1f8>)
 8003bba:	681a      	ldr	r2, [r3, #0]
 8003bbc:	2380      	movs	r3, #128	@ 0x80
 8003bbe:	00db      	lsls	r3, r3, #3
 8003bc0:	4013      	ands	r3, r2
 8003bc2:	d113      	bne.n	8003bec <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8003bc4:	2301      	movs	r3, #1
 8003bc6:	e07f      	b.n	8003cc8 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* LSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_LSI)
 8003bc8:	687b      	ldr	r3, [r7, #4]
 8003bca:	685b      	ldr	r3, [r3, #4]
 8003bcc:	2b03      	cmp	r3, #3
 8003bce:	d106      	bne.n	8003bde <HAL_RCC_ClockConfig+0xfe>
    {
      /* Check the LSI ready flag */
      if (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8003bd0:	4b41      	ldr	r3, [pc, #260]	@ (8003cd8 <HAL_RCC_ClockConfig+0x1f8>)
 8003bd2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003bd4:	2202      	movs	r2, #2
 8003bd6:	4013      	ands	r3, r2
 8003bd8:	d108      	bne.n	8003bec <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8003bda:	2301      	movs	r3, #1
 8003bdc:	e074      	b.n	8003cc8 <HAL_RCC_ClockConfig+0x1e8>
    }
    /* LSE is selected as System Clock Source */
    else
    {
      /* Check the LSE ready flag */
      if (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003bde:	4b3e      	ldr	r3, [pc, #248]	@ (8003cd8 <HAL_RCC_ClockConfig+0x1f8>)
 8003be0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003be2:	2202      	movs	r2, #2
 8003be4:	4013      	ands	r3, r2
 8003be6:	d101      	bne.n	8003bec <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8003be8:	2301      	movs	r3, #1
 8003bea:	e06d      	b.n	8003cc8 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8003bec:	4b3a      	ldr	r3, [pc, #232]	@ (8003cd8 <HAL_RCC_ClockConfig+0x1f8>)
 8003bee:	689b      	ldr	r3, [r3, #8]
 8003bf0:	2207      	movs	r2, #7
 8003bf2:	4393      	bics	r3, r2
 8003bf4:	0019      	movs	r1, r3
 8003bf6:	687b      	ldr	r3, [r7, #4]
 8003bf8:	685a      	ldr	r2, [r3, #4]
 8003bfa:	4b37      	ldr	r3, [pc, #220]	@ (8003cd8 <HAL_RCC_ClockConfig+0x1f8>)
 8003bfc:	430a      	orrs	r2, r1
 8003bfe:	609a      	str	r2, [r3, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003c00:	f7ff f976 	bl	8002ef0 <HAL_GetTick>
 8003c04:	0003      	movs	r3, r0
 8003c06:	60fb      	str	r3, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003c08:	e009      	b.n	8003c1e <HAL_RCC_ClockConfig+0x13e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003c0a:	f7ff f971 	bl	8002ef0 <HAL_GetTick>
 8003c0e:	0002      	movs	r2, r0
 8003c10:	68fb      	ldr	r3, [r7, #12]
 8003c12:	1ad3      	subs	r3, r2, r3
 8003c14:	4a2f      	ldr	r2, [pc, #188]	@ (8003cd4 <HAL_RCC_ClockConfig+0x1f4>)
 8003c16:	4293      	cmp	r3, r2
 8003c18:	d901      	bls.n	8003c1e <HAL_RCC_ClockConfig+0x13e>
      {
        return HAL_TIMEOUT;
 8003c1a:	2303      	movs	r3, #3
 8003c1c:	e054      	b.n	8003cc8 <HAL_RCC_ClockConfig+0x1e8>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003c1e:	4b2e      	ldr	r3, [pc, #184]	@ (8003cd8 <HAL_RCC_ClockConfig+0x1f8>)
 8003c20:	689b      	ldr	r3, [r3, #8]
 8003c22:	2238      	movs	r2, #56	@ 0x38
 8003c24:	401a      	ands	r2, r3
 8003c26:	687b      	ldr	r3, [r7, #4]
 8003c28:	685b      	ldr	r3, [r3, #4]
 8003c2a:	00db      	lsls	r3, r3, #3
 8003c2c:	429a      	cmp	r2, r3
 8003c2e:	d1ec      	bne.n	8003c0a <HAL_RCC_ClockConfig+0x12a>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003c30:	4b27      	ldr	r3, [pc, #156]	@ (8003cd0 <HAL_RCC_ClockConfig+0x1f0>)
 8003c32:	681b      	ldr	r3, [r3, #0]
 8003c34:	2207      	movs	r2, #7
 8003c36:	4013      	ands	r3, r2
 8003c38:	683a      	ldr	r2, [r7, #0]
 8003c3a:	429a      	cmp	r2, r3
 8003c3c:	d21e      	bcs.n	8003c7c <HAL_RCC_ClockConfig+0x19c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003c3e:	4b24      	ldr	r3, [pc, #144]	@ (8003cd0 <HAL_RCC_ClockConfig+0x1f0>)
 8003c40:	681b      	ldr	r3, [r3, #0]
 8003c42:	2207      	movs	r2, #7
 8003c44:	4393      	bics	r3, r2
 8003c46:	0019      	movs	r1, r3
 8003c48:	4b21      	ldr	r3, [pc, #132]	@ (8003cd0 <HAL_RCC_ClockConfig+0x1f0>)
 8003c4a:	683a      	ldr	r2, [r7, #0]
 8003c4c:	430a      	orrs	r2, r1
 8003c4e:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8003c50:	f7ff f94e 	bl	8002ef0 <HAL_GetTick>
 8003c54:	0003      	movs	r3, r0
 8003c56:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8003c58:	e009      	b.n	8003c6e <HAL_RCC_ClockConfig+0x18e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003c5a:	f7ff f949 	bl	8002ef0 <HAL_GetTick>
 8003c5e:	0002      	movs	r2, r0
 8003c60:	68fb      	ldr	r3, [r7, #12]
 8003c62:	1ad3      	subs	r3, r2, r3
 8003c64:	4a1b      	ldr	r2, [pc, #108]	@ (8003cd4 <HAL_RCC_ClockConfig+0x1f4>)
 8003c66:	4293      	cmp	r3, r2
 8003c68:	d901      	bls.n	8003c6e <HAL_RCC_ClockConfig+0x18e>
      {
        return HAL_TIMEOUT;
 8003c6a:	2303      	movs	r3, #3
 8003c6c:	e02c      	b.n	8003cc8 <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8003c6e:	4b18      	ldr	r3, [pc, #96]	@ (8003cd0 <HAL_RCC_ClockConfig+0x1f0>)
 8003c70:	681b      	ldr	r3, [r3, #0]
 8003c72:	2207      	movs	r2, #7
 8003c74:	4013      	ands	r3, r2
 8003c76:	683a      	ldr	r2, [r7, #0]
 8003c78:	429a      	cmp	r2, r3
 8003c7a:	d1ee      	bne.n	8003c5a <HAL_RCC_ClockConfig+0x17a>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003c7c:	687b      	ldr	r3, [r7, #4]
 8003c7e:	681b      	ldr	r3, [r3, #0]
 8003c80:	2204      	movs	r2, #4
 8003c82:	4013      	ands	r3, r2
 8003c84:	d009      	beq.n	8003c9a <HAL_RCC_ClockConfig+0x1ba>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 8003c86:	4b14      	ldr	r3, [pc, #80]	@ (8003cd8 <HAL_RCC_ClockConfig+0x1f8>)
 8003c88:	689b      	ldr	r3, [r3, #8]
 8003c8a:	4a15      	ldr	r2, [pc, #84]	@ (8003ce0 <HAL_RCC_ClockConfig+0x200>)
 8003c8c:	4013      	ands	r3, r2
 8003c8e:	0019      	movs	r1, r3
 8003c90:	687b      	ldr	r3, [r7, #4]
 8003c92:	68da      	ldr	r2, [r3, #12]
 8003c94:	4b10      	ldr	r3, [pc, #64]	@ (8003cd8 <HAL_RCC_ClockConfig+0x1f8>)
 8003c96:	430a      	orrs	r2, r1
 8003c98:	609a      	str	r2, [r3, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = (HAL_RCC_GetSysClockFreq() >> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos]) & 0x1FU));
 8003c9a:	f000 f829 	bl	8003cf0 <HAL_RCC_GetSysClockFreq>
 8003c9e:	0001      	movs	r1, r0
 8003ca0:	4b0d      	ldr	r3, [pc, #52]	@ (8003cd8 <HAL_RCC_ClockConfig+0x1f8>)
 8003ca2:	689b      	ldr	r3, [r3, #8]
 8003ca4:	0a1b      	lsrs	r3, r3, #8
 8003ca6:	220f      	movs	r2, #15
 8003ca8:	401a      	ands	r2, r3
 8003caa:	4b0e      	ldr	r3, [pc, #56]	@ (8003ce4 <HAL_RCC_ClockConfig+0x204>)
 8003cac:	0092      	lsls	r2, r2, #2
 8003cae:	58d3      	ldr	r3, [r2, r3]
 8003cb0:	221f      	movs	r2, #31
 8003cb2:	4013      	ands	r3, r2
 8003cb4:	000a      	movs	r2, r1
 8003cb6:	40da      	lsrs	r2, r3
 8003cb8:	4b0b      	ldr	r3, [pc, #44]	@ (8003ce8 <HAL_RCC_ClockConfig+0x208>)
 8003cba:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 8003cbc:	4b0b      	ldr	r3, [pc, #44]	@ (8003cec <HAL_RCC_ClockConfig+0x20c>)
 8003cbe:	681b      	ldr	r3, [r3, #0]
 8003cc0:	0018      	movs	r0, r3
 8003cc2:	f7ff f8b9 	bl	8002e38 <HAL_InitTick>
 8003cc6:	0003      	movs	r3, r0
}
 8003cc8:	0018      	movs	r0, r3
 8003cca:	46bd      	mov	sp, r7
 8003ccc:	b004      	add	sp, #16
 8003cce:	bd80      	pop	{r7, pc}
 8003cd0:	40022000 	.word	0x40022000
 8003cd4:	00001388 	.word	0x00001388
 8003cd8:	40021000 	.word	0x40021000
 8003cdc:	fffff0ff 	.word	0xfffff0ff
 8003ce0:	ffff8fff 	.word	0xffff8fff
 8003ce4:	08005a48 	.word	0x08005a48
 8003ce8:	20000000 	.word	0x20000000
 8003cec:	20000004 	.word	0x20000004

08003cf0 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003cf0:	b580      	push	{r7, lr}
 8003cf2:	b086      	sub	sp, #24
 8003cf4:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm, hsidiv;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8003cf6:	4b3c      	ldr	r3, [pc, #240]	@ (8003de8 <HAL_RCC_GetSysClockFreq+0xf8>)
 8003cf8:	689b      	ldr	r3, [r3, #8]
 8003cfa:	2238      	movs	r2, #56	@ 0x38
 8003cfc:	4013      	ands	r3, r2
 8003cfe:	d10f      	bne.n	8003d20 <HAL_RCC_GetSysClockFreq+0x30>
  {
    /* HSISYS can be derived for HSI16 */
    hsidiv = (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos));
 8003d00:	4b39      	ldr	r3, [pc, #228]	@ (8003de8 <HAL_RCC_GetSysClockFreq+0xf8>)
 8003d02:	681b      	ldr	r3, [r3, #0]
 8003d04:	0adb      	lsrs	r3, r3, #11
 8003d06:	2207      	movs	r2, #7
 8003d08:	4013      	ands	r3, r2
 8003d0a:	2201      	movs	r2, #1
 8003d0c:	409a      	lsls	r2, r3
 8003d0e:	0013      	movs	r3, r2
 8003d10:	603b      	str	r3, [r7, #0]

    /* HSI used as system clock source */
    sysclockfreq = (HSI_VALUE / hsidiv);
 8003d12:	6839      	ldr	r1, [r7, #0]
 8003d14:	4835      	ldr	r0, [pc, #212]	@ (8003dec <HAL_RCC_GetSysClockFreq+0xfc>)
 8003d16:	f7fc f9f5 	bl	8000104 <__udivsi3>
 8003d1a:	0003      	movs	r3, r0
 8003d1c:	613b      	str	r3, [r7, #16]
 8003d1e:	e05d      	b.n	8003ddc <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8003d20:	4b31      	ldr	r3, [pc, #196]	@ (8003de8 <HAL_RCC_GetSysClockFreq+0xf8>)
 8003d22:	689b      	ldr	r3, [r3, #8]
 8003d24:	2238      	movs	r2, #56	@ 0x38
 8003d26:	4013      	ands	r3, r2
 8003d28:	2b08      	cmp	r3, #8
 8003d2a:	d102      	bne.n	8003d32 <HAL_RCC_GetSysClockFreq+0x42>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8003d2c:	4b30      	ldr	r3, [pc, #192]	@ (8003df0 <HAL_RCC_GetSysClockFreq+0x100>)
 8003d2e:	613b      	str	r3, [r7, #16]
 8003d30:	e054      	b.n	8003ddc <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003d32:	4b2d      	ldr	r3, [pc, #180]	@ (8003de8 <HAL_RCC_GetSysClockFreq+0xf8>)
 8003d34:	689b      	ldr	r3, [r3, #8]
 8003d36:	2238      	movs	r2, #56	@ 0x38
 8003d38:	4013      	ands	r3, r2
 8003d3a:	2b10      	cmp	r3, #16
 8003d3c:	d138      	bne.n	8003db0 <HAL_RCC_GetSysClockFreq+0xc0>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC);
 8003d3e:	4b2a      	ldr	r3, [pc, #168]	@ (8003de8 <HAL_RCC_GetSysClockFreq+0xf8>)
 8003d40:	68db      	ldr	r3, [r3, #12]
 8003d42:	2203      	movs	r2, #3
 8003d44:	4013      	ands	r3, r2
 8003d46:	60fb      	str	r3, [r7, #12]
    pllm = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8003d48:	4b27      	ldr	r3, [pc, #156]	@ (8003de8 <HAL_RCC_GetSysClockFreq+0xf8>)
 8003d4a:	68db      	ldr	r3, [r3, #12]
 8003d4c:	091b      	lsrs	r3, r3, #4
 8003d4e:	2207      	movs	r2, #7
 8003d50:	4013      	ands	r3, r2
 8003d52:	3301      	adds	r3, #1
 8003d54:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8003d56:	68fb      	ldr	r3, [r7, #12]
 8003d58:	2b03      	cmp	r3, #3
 8003d5a:	d10d      	bne.n	8003d78 <HAL_RCC_GetSysClockFreq+0x88>
    {
      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8003d5c:	68b9      	ldr	r1, [r7, #8]
 8003d5e:	4824      	ldr	r0, [pc, #144]	@ (8003df0 <HAL_RCC_GetSysClockFreq+0x100>)
 8003d60:	f7fc f9d0 	bl	8000104 <__udivsi3>
 8003d64:	0003      	movs	r3, r0
 8003d66:	0019      	movs	r1, r3
 8003d68:	4b1f      	ldr	r3, [pc, #124]	@ (8003de8 <HAL_RCC_GetSysClockFreq+0xf8>)
 8003d6a:	68db      	ldr	r3, [r3, #12]
 8003d6c:	0a1b      	lsrs	r3, r3, #8
 8003d6e:	227f      	movs	r2, #127	@ 0x7f
 8003d70:	4013      	ands	r3, r2
 8003d72:	434b      	muls	r3, r1
 8003d74:	617b      	str	r3, [r7, #20]
        break;
 8003d76:	e00d      	b.n	8003d94 <HAL_RCC_GetSysClockFreq+0xa4>

      case RCC_PLLSOURCE_HSI:  /* HSI16 used as PLL clock source */
      default:                 /* HSI16 used as PLL clock source */
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) ;
 8003d78:	68b9      	ldr	r1, [r7, #8]
 8003d7a:	481c      	ldr	r0, [pc, #112]	@ (8003dec <HAL_RCC_GetSysClockFreq+0xfc>)
 8003d7c:	f7fc f9c2 	bl	8000104 <__udivsi3>
 8003d80:	0003      	movs	r3, r0
 8003d82:	0019      	movs	r1, r3
 8003d84:	4b18      	ldr	r3, [pc, #96]	@ (8003de8 <HAL_RCC_GetSysClockFreq+0xf8>)
 8003d86:	68db      	ldr	r3, [r3, #12]
 8003d88:	0a1b      	lsrs	r3, r3, #8
 8003d8a:	227f      	movs	r2, #127	@ 0x7f
 8003d8c:	4013      	ands	r3, r2
 8003d8e:	434b      	muls	r3, r1
 8003d90:	617b      	str	r3, [r7, #20]
        break;
 8003d92:	46c0      	nop			@ (mov r8, r8)
    }
    pllr = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U);
 8003d94:	4b14      	ldr	r3, [pc, #80]	@ (8003de8 <HAL_RCC_GetSysClockFreq+0xf8>)
 8003d96:	68db      	ldr	r3, [r3, #12]
 8003d98:	0f5b      	lsrs	r3, r3, #29
 8003d9a:	2207      	movs	r2, #7
 8003d9c:	4013      	ands	r3, r2
 8003d9e:	3301      	adds	r3, #1
 8003da0:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco / pllr;
 8003da2:	6879      	ldr	r1, [r7, #4]
 8003da4:	6978      	ldr	r0, [r7, #20]
 8003da6:	f7fc f9ad 	bl	8000104 <__udivsi3>
 8003daa:	0003      	movs	r3, r0
 8003dac:	613b      	str	r3, [r7, #16]
 8003dae:	e015      	b.n	8003ddc <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 8003db0:	4b0d      	ldr	r3, [pc, #52]	@ (8003de8 <HAL_RCC_GetSysClockFreq+0xf8>)
 8003db2:	689b      	ldr	r3, [r3, #8]
 8003db4:	2238      	movs	r2, #56	@ 0x38
 8003db6:	4013      	ands	r3, r2
 8003db8:	2b20      	cmp	r3, #32
 8003dba:	d103      	bne.n	8003dc4 <HAL_RCC_GetSysClockFreq+0xd4>
  {
    /* LSE used as system clock source */
    sysclockfreq = LSE_VALUE;
 8003dbc:	2380      	movs	r3, #128	@ 0x80
 8003dbe:	021b      	lsls	r3, r3, #8
 8003dc0:	613b      	str	r3, [r7, #16]
 8003dc2:	e00b      	b.n	8003ddc <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 8003dc4:	4b08      	ldr	r3, [pc, #32]	@ (8003de8 <HAL_RCC_GetSysClockFreq+0xf8>)
 8003dc6:	689b      	ldr	r3, [r3, #8]
 8003dc8:	2238      	movs	r2, #56	@ 0x38
 8003dca:	4013      	ands	r3, r2
 8003dcc:	2b18      	cmp	r3, #24
 8003dce:	d103      	bne.n	8003dd8 <HAL_RCC_GetSysClockFreq+0xe8>
  {
    /* LSI used as system clock source */
    sysclockfreq = LSI_VALUE;
 8003dd0:	23fa      	movs	r3, #250	@ 0xfa
 8003dd2:	01db      	lsls	r3, r3, #7
 8003dd4:	613b      	str	r3, [r7, #16]
 8003dd6:	e001      	b.n	8003ddc <HAL_RCC_GetSysClockFreq+0xec>
  }
  else
  {
    sysclockfreq = 0U;
 8003dd8:	2300      	movs	r3, #0
 8003dda:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 8003ddc:	693b      	ldr	r3, [r7, #16]
}
 8003dde:	0018      	movs	r0, r3
 8003de0:	46bd      	mov	sp, r7
 8003de2:	b006      	add	sp, #24
 8003de4:	bd80      	pop	{r7, pc}
 8003de6:	46c0      	nop			@ (mov r8, r8)
 8003de8:	40021000 	.word	0x40021000
 8003dec:	00f42400 	.word	0x00f42400
 8003df0:	007a1200 	.word	0x007a1200

08003df4 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8003df4:	b580      	push	{r7, lr}
 8003df6:	b084      	sub	sp, #16
 8003df8:	af00      	add	r7, sp, #0
 8003dfa:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8003dfc:	687b      	ldr	r3, [r7, #4]
 8003dfe:	2b00      	cmp	r3, #0
 8003e00:	d101      	bne.n	8003e06 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8003e02:	2301      	movs	r3, #1
 8003e04:	e0a8      	b.n	8003f58 <HAL_SPI_Init+0x164>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8003e06:	687b      	ldr	r3, [r7, #4]
 8003e08:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003e0a:	2b00      	cmp	r3, #0
 8003e0c:	d109      	bne.n	8003e22 <HAL_SPI_Init+0x2e>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8003e0e:	687b      	ldr	r3, [r7, #4]
 8003e10:	685a      	ldr	r2, [r3, #4]
 8003e12:	2382      	movs	r3, #130	@ 0x82
 8003e14:	005b      	lsls	r3, r3, #1
 8003e16:	429a      	cmp	r2, r3
 8003e18:	d009      	beq.n	8003e2e <HAL_SPI_Init+0x3a>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8003e1a:	687b      	ldr	r3, [r7, #4]
 8003e1c:	2200      	movs	r2, #0
 8003e1e:	61da      	str	r2, [r3, #28]
 8003e20:	e005      	b.n	8003e2e <HAL_SPI_Init+0x3a>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8003e22:	687b      	ldr	r3, [r7, #4]
 8003e24:	2200      	movs	r2, #0
 8003e26:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8003e28:	687b      	ldr	r3, [r7, #4]
 8003e2a:	2200      	movs	r2, #0
 8003e2c:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003e2e:	687b      	ldr	r3, [r7, #4]
 8003e30:	2200      	movs	r2, #0
 8003e32:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8003e34:	687b      	ldr	r3, [r7, #4]
 8003e36:	225d      	movs	r2, #93	@ 0x5d
 8003e38:	5c9b      	ldrb	r3, [r3, r2]
 8003e3a:	b2db      	uxtb	r3, r3
 8003e3c:	2b00      	cmp	r3, #0
 8003e3e:	d107      	bne.n	8003e50 <HAL_SPI_Init+0x5c>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8003e40:	687b      	ldr	r3, [r7, #4]
 8003e42:	225c      	movs	r2, #92	@ 0x5c
 8003e44:	2100      	movs	r1, #0
 8003e46:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8003e48:	687b      	ldr	r3, [r7, #4]
 8003e4a:	0018      	movs	r0, r3
 8003e4c:	f7fe fe3c 	bl	8002ac8 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8003e50:	687b      	ldr	r3, [r7, #4]
 8003e52:	225d      	movs	r2, #93	@ 0x5d
 8003e54:	2102      	movs	r1, #2
 8003e56:	5499      	strb	r1, [r3, r2]

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8003e58:	687b      	ldr	r3, [r7, #4]
 8003e5a:	681b      	ldr	r3, [r3, #0]
 8003e5c:	681a      	ldr	r2, [r3, #0]
 8003e5e:	687b      	ldr	r3, [r7, #4]
 8003e60:	681b      	ldr	r3, [r3, #0]
 8003e62:	2140      	movs	r1, #64	@ 0x40
 8003e64:	438a      	bics	r2, r1
 8003e66:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8003e68:	687b      	ldr	r3, [r7, #4]
 8003e6a:	68da      	ldr	r2, [r3, #12]
 8003e6c:	23e0      	movs	r3, #224	@ 0xe0
 8003e6e:	00db      	lsls	r3, r3, #3
 8003e70:	429a      	cmp	r2, r3
 8003e72:	d902      	bls.n	8003e7a <HAL_SPI_Init+0x86>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8003e74:	2300      	movs	r3, #0
 8003e76:	60fb      	str	r3, [r7, #12]
 8003e78:	e002      	b.n	8003e80 <HAL_SPI_Init+0x8c>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8003e7a:	2380      	movs	r3, #128	@ 0x80
 8003e7c:	015b      	lsls	r3, r3, #5
 8003e7e:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8003e80:	687b      	ldr	r3, [r7, #4]
 8003e82:	68da      	ldr	r2, [r3, #12]
 8003e84:	23f0      	movs	r3, #240	@ 0xf0
 8003e86:	011b      	lsls	r3, r3, #4
 8003e88:	429a      	cmp	r2, r3
 8003e8a:	d008      	beq.n	8003e9e <HAL_SPI_Init+0xaa>
 8003e8c:	687b      	ldr	r3, [r7, #4]
 8003e8e:	68da      	ldr	r2, [r3, #12]
 8003e90:	23e0      	movs	r3, #224	@ 0xe0
 8003e92:	00db      	lsls	r3, r3, #3
 8003e94:	429a      	cmp	r2, r3
 8003e96:	d002      	beq.n	8003e9e <HAL_SPI_Init+0xaa>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003e98:	687b      	ldr	r3, [r7, #4]
 8003e9a:	2200      	movs	r2, #0
 8003e9c:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8003e9e:	687b      	ldr	r3, [r7, #4]
 8003ea0:	685a      	ldr	r2, [r3, #4]
 8003ea2:	2382      	movs	r3, #130	@ 0x82
 8003ea4:	005b      	lsls	r3, r3, #1
 8003ea6:	401a      	ands	r2, r3
 8003ea8:	687b      	ldr	r3, [r7, #4]
 8003eaa:	6899      	ldr	r1, [r3, #8]
 8003eac:	2384      	movs	r3, #132	@ 0x84
 8003eae:	021b      	lsls	r3, r3, #8
 8003eb0:	400b      	ands	r3, r1
 8003eb2:	431a      	orrs	r2, r3
 8003eb4:	687b      	ldr	r3, [r7, #4]
 8003eb6:	691b      	ldr	r3, [r3, #16]
 8003eb8:	2102      	movs	r1, #2
 8003eba:	400b      	ands	r3, r1
 8003ebc:	431a      	orrs	r2, r3
 8003ebe:	687b      	ldr	r3, [r7, #4]
 8003ec0:	695b      	ldr	r3, [r3, #20]
 8003ec2:	2101      	movs	r1, #1
 8003ec4:	400b      	ands	r3, r1
 8003ec6:	431a      	orrs	r2, r3
 8003ec8:	687b      	ldr	r3, [r7, #4]
 8003eca:	6999      	ldr	r1, [r3, #24]
 8003ecc:	2380      	movs	r3, #128	@ 0x80
 8003ece:	009b      	lsls	r3, r3, #2
 8003ed0:	400b      	ands	r3, r1
 8003ed2:	431a      	orrs	r2, r3
 8003ed4:	687b      	ldr	r3, [r7, #4]
 8003ed6:	69db      	ldr	r3, [r3, #28]
 8003ed8:	2138      	movs	r1, #56	@ 0x38
 8003eda:	400b      	ands	r3, r1
 8003edc:	431a      	orrs	r2, r3
 8003ede:	687b      	ldr	r3, [r7, #4]
 8003ee0:	6a1b      	ldr	r3, [r3, #32]
 8003ee2:	2180      	movs	r1, #128	@ 0x80
 8003ee4:	400b      	ands	r3, r1
 8003ee6:	431a      	orrs	r2, r3
 8003ee8:	0011      	movs	r1, r2
 8003eea:	687b      	ldr	r3, [r7, #4]
 8003eec:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8003eee:	2380      	movs	r3, #128	@ 0x80
 8003ef0:	019b      	lsls	r3, r3, #6
 8003ef2:	401a      	ands	r2, r3
 8003ef4:	687b      	ldr	r3, [r7, #4]
 8003ef6:	681b      	ldr	r3, [r3, #0]
 8003ef8:	430a      	orrs	r2, r1
 8003efa:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8003efc:	687b      	ldr	r3, [r7, #4]
 8003efe:	699b      	ldr	r3, [r3, #24]
 8003f00:	0c1b      	lsrs	r3, r3, #16
 8003f02:	2204      	movs	r2, #4
 8003f04:	401a      	ands	r2, r3
 8003f06:	687b      	ldr	r3, [r7, #4]
 8003f08:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003f0a:	2110      	movs	r1, #16
 8003f0c:	400b      	ands	r3, r1
 8003f0e:	431a      	orrs	r2, r3
 8003f10:	687b      	ldr	r3, [r7, #4]
 8003f12:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003f14:	2108      	movs	r1, #8
 8003f16:	400b      	ands	r3, r1
 8003f18:	431a      	orrs	r2, r3
 8003f1a:	687b      	ldr	r3, [r7, #4]
 8003f1c:	68d9      	ldr	r1, [r3, #12]
 8003f1e:	23f0      	movs	r3, #240	@ 0xf0
 8003f20:	011b      	lsls	r3, r3, #4
 8003f22:	400b      	ands	r3, r1
 8003f24:	431a      	orrs	r2, r3
 8003f26:	0011      	movs	r1, r2
 8003f28:	68fa      	ldr	r2, [r7, #12]
 8003f2a:	2380      	movs	r3, #128	@ 0x80
 8003f2c:	015b      	lsls	r3, r3, #5
 8003f2e:	401a      	ands	r2, r3
 8003f30:	687b      	ldr	r3, [r7, #4]
 8003f32:	681b      	ldr	r3, [r3, #0]
 8003f34:	430a      	orrs	r2, r1
 8003f36:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8003f38:	687b      	ldr	r3, [r7, #4]
 8003f3a:	681b      	ldr	r3, [r3, #0]
 8003f3c:	69da      	ldr	r2, [r3, #28]
 8003f3e:	687b      	ldr	r3, [r7, #4]
 8003f40:	681b      	ldr	r3, [r3, #0]
 8003f42:	4907      	ldr	r1, [pc, #28]	@ (8003f60 <HAL_SPI_Init+0x16c>)
 8003f44:	400a      	ands	r2, r1
 8003f46:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8003f48:	687b      	ldr	r3, [r7, #4]
 8003f4a:	2200      	movs	r2, #0
 8003f4c:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8003f4e:	687b      	ldr	r3, [r7, #4]
 8003f50:	225d      	movs	r2, #93	@ 0x5d
 8003f52:	2101      	movs	r1, #1
 8003f54:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8003f56:	2300      	movs	r3, #0
}
 8003f58:	0018      	movs	r0, r3
 8003f5a:	46bd      	mov	sp, r7
 8003f5c:	b004      	add	sp, #16
 8003f5e:	bd80      	pop	{r7, pc}
 8003f60:	fffff7ff 	.word	0xfffff7ff

08003f64 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003f64:	b580      	push	{r7, lr}
 8003f66:	b088      	sub	sp, #32
 8003f68:	af00      	add	r7, sp, #0
 8003f6a:	60f8      	str	r0, [r7, #12]
 8003f6c:	60b9      	str	r1, [r7, #8]
 8003f6e:	603b      	str	r3, [r7, #0]
 8003f70:	1dbb      	adds	r3, r7, #6
 8003f72:	801a      	strh	r2, [r3, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8003f74:	231f      	movs	r3, #31
 8003f76:	18fb      	adds	r3, r7, r3
 8003f78:	2200      	movs	r2, #0
 8003f7a:	701a      	strb	r2, [r3, #0]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8003f7c:	68fb      	ldr	r3, [r7, #12]
 8003f7e:	225c      	movs	r2, #92	@ 0x5c
 8003f80:	5c9b      	ldrb	r3, [r3, r2]
 8003f82:	2b01      	cmp	r3, #1
 8003f84:	d101      	bne.n	8003f8a <HAL_SPI_Transmit+0x26>
 8003f86:	2302      	movs	r3, #2
 8003f88:	e147      	b.n	800421a <HAL_SPI_Transmit+0x2b6>
 8003f8a:	68fb      	ldr	r3, [r7, #12]
 8003f8c:	225c      	movs	r2, #92	@ 0x5c
 8003f8e:	2101      	movs	r1, #1
 8003f90:	5499      	strb	r1, [r3, r2]

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8003f92:	f7fe ffad 	bl	8002ef0 <HAL_GetTick>
 8003f96:	0003      	movs	r3, r0
 8003f98:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 8003f9a:	2316      	movs	r3, #22
 8003f9c:	18fb      	adds	r3, r7, r3
 8003f9e:	1dba      	adds	r2, r7, #6
 8003fa0:	8812      	ldrh	r2, [r2, #0]
 8003fa2:	801a      	strh	r2, [r3, #0]

  if (hspi->State != HAL_SPI_STATE_READY)
 8003fa4:	68fb      	ldr	r3, [r7, #12]
 8003fa6:	225d      	movs	r2, #93	@ 0x5d
 8003fa8:	5c9b      	ldrb	r3, [r3, r2]
 8003faa:	b2db      	uxtb	r3, r3
 8003fac:	2b01      	cmp	r3, #1
 8003fae:	d004      	beq.n	8003fba <HAL_SPI_Transmit+0x56>
  {
    errorcode = HAL_BUSY;
 8003fb0:	231f      	movs	r3, #31
 8003fb2:	18fb      	adds	r3, r7, r3
 8003fb4:	2202      	movs	r2, #2
 8003fb6:	701a      	strb	r2, [r3, #0]
    goto error;
 8003fb8:	e128      	b.n	800420c <HAL_SPI_Transmit+0x2a8>
  }

  if ((pData == NULL) || (Size == 0U))
 8003fba:	68bb      	ldr	r3, [r7, #8]
 8003fbc:	2b00      	cmp	r3, #0
 8003fbe:	d003      	beq.n	8003fc8 <HAL_SPI_Transmit+0x64>
 8003fc0:	1dbb      	adds	r3, r7, #6
 8003fc2:	881b      	ldrh	r3, [r3, #0]
 8003fc4:	2b00      	cmp	r3, #0
 8003fc6:	d104      	bne.n	8003fd2 <HAL_SPI_Transmit+0x6e>
  {
    errorcode = HAL_ERROR;
 8003fc8:	231f      	movs	r3, #31
 8003fca:	18fb      	adds	r3, r7, r3
 8003fcc:	2201      	movs	r2, #1
 8003fce:	701a      	strb	r2, [r3, #0]
    goto error;
 8003fd0:	e11c      	b.n	800420c <HAL_SPI_Transmit+0x2a8>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8003fd2:	68fb      	ldr	r3, [r7, #12]
 8003fd4:	225d      	movs	r2, #93	@ 0x5d
 8003fd6:	2103      	movs	r1, #3
 8003fd8:	5499      	strb	r1, [r3, r2]
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8003fda:	68fb      	ldr	r3, [r7, #12]
 8003fdc:	2200      	movs	r2, #0
 8003fde:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8003fe0:	68fb      	ldr	r3, [r7, #12]
 8003fe2:	68ba      	ldr	r2, [r7, #8]
 8003fe4:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = Size;
 8003fe6:	68fb      	ldr	r3, [r7, #12]
 8003fe8:	1dba      	adds	r2, r7, #6
 8003fea:	8812      	ldrh	r2, [r2, #0]
 8003fec:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = Size;
 8003fee:	68fb      	ldr	r3, [r7, #12]
 8003ff0:	1dba      	adds	r2, r7, #6
 8003ff2:	8812      	ldrh	r2, [r2, #0]
 8003ff4:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8003ff6:	68fb      	ldr	r3, [r7, #12]
 8003ff8:	2200      	movs	r2, #0
 8003ffa:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = 0U;
 8003ffc:	68fb      	ldr	r3, [r7, #12]
 8003ffe:	2244      	movs	r2, #68	@ 0x44
 8004000:	2100      	movs	r1, #0
 8004002:	5299      	strh	r1, [r3, r2]
  hspi->RxXferCount = 0U;
 8004004:	68fb      	ldr	r3, [r7, #12]
 8004006:	2246      	movs	r2, #70	@ 0x46
 8004008:	2100      	movs	r1, #0
 800400a:	5299      	strh	r1, [r3, r2]
  hspi->TxISR       = NULL;
 800400c:	68fb      	ldr	r3, [r7, #12]
 800400e:	2200      	movs	r2, #0
 8004010:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi->RxISR       = NULL;
 8004012:	68fb      	ldr	r3, [r7, #12]
 8004014:	2200      	movs	r2, #0
 8004016:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004018:	68fb      	ldr	r3, [r7, #12]
 800401a:	689a      	ldr	r2, [r3, #8]
 800401c:	2380      	movs	r3, #128	@ 0x80
 800401e:	021b      	lsls	r3, r3, #8
 8004020:	429a      	cmp	r2, r3
 8004022:	d110      	bne.n	8004046 <HAL_SPI_Transmit+0xe2>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8004024:	68fb      	ldr	r3, [r7, #12]
 8004026:	681b      	ldr	r3, [r3, #0]
 8004028:	681a      	ldr	r2, [r3, #0]
 800402a:	68fb      	ldr	r3, [r7, #12]
 800402c:	681b      	ldr	r3, [r3, #0]
 800402e:	2140      	movs	r1, #64	@ 0x40
 8004030:	438a      	bics	r2, r1
 8004032:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8004034:	68fb      	ldr	r3, [r7, #12]
 8004036:	681b      	ldr	r3, [r3, #0]
 8004038:	681a      	ldr	r2, [r3, #0]
 800403a:	68fb      	ldr	r3, [r7, #12]
 800403c:	681b      	ldr	r3, [r3, #0]
 800403e:	2180      	movs	r1, #128	@ 0x80
 8004040:	01c9      	lsls	r1, r1, #7
 8004042:	430a      	orrs	r2, r1
 8004044:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8004046:	68fb      	ldr	r3, [r7, #12]
 8004048:	681b      	ldr	r3, [r3, #0]
 800404a:	681b      	ldr	r3, [r3, #0]
 800404c:	2240      	movs	r2, #64	@ 0x40
 800404e:	4013      	ands	r3, r2
 8004050:	2b40      	cmp	r3, #64	@ 0x40
 8004052:	d007      	beq.n	8004064 <HAL_SPI_Transmit+0x100>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8004054:	68fb      	ldr	r3, [r7, #12]
 8004056:	681b      	ldr	r3, [r3, #0]
 8004058:	681a      	ldr	r2, [r3, #0]
 800405a:	68fb      	ldr	r3, [r7, #12]
 800405c:	681b      	ldr	r3, [r3, #0]
 800405e:	2140      	movs	r1, #64	@ 0x40
 8004060:	430a      	orrs	r2, r1
 8004062:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8004064:	68fb      	ldr	r3, [r7, #12]
 8004066:	68da      	ldr	r2, [r3, #12]
 8004068:	23e0      	movs	r3, #224	@ 0xe0
 800406a:	00db      	lsls	r3, r3, #3
 800406c:	429a      	cmp	r2, r3
 800406e:	d952      	bls.n	8004116 <HAL_SPI_Transmit+0x1b2>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004070:	68fb      	ldr	r3, [r7, #12]
 8004072:	685b      	ldr	r3, [r3, #4]
 8004074:	2b00      	cmp	r3, #0
 8004076:	d004      	beq.n	8004082 <HAL_SPI_Transmit+0x11e>
 8004078:	2316      	movs	r3, #22
 800407a:	18fb      	adds	r3, r7, r3
 800407c:	881b      	ldrh	r3, [r3, #0]
 800407e:	2b01      	cmp	r3, #1
 8004080:	d143      	bne.n	800410a <HAL_SPI_Transmit+0x1a6>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8004082:	68fb      	ldr	r3, [r7, #12]
 8004084:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004086:	881a      	ldrh	r2, [r3, #0]
 8004088:	68fb      	ldr	r3, [r7, #12]
 800408a:	681b      	ldr	r3, [r3, #0]
 800408c:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800408e:	68fb      	ldr	r3, [r7, #12]
 8004090:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004092:	1c9a      	adds	r2, r3, #2
 8004094:	68fb      	ldr	r3, [r7, #12]
 8004096:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 8004098:	68fb      	ldr	r3, [r7, #12]
 800409a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800409c:	b29b      	uxth	r3, r3
 800409e:	3b01      	subs	r3, #1
 80040a0:	b29a      	uxth	r2, r3
 80040a2:	68fb      	ldr	r3, [r7, #12]
 80040a4:	87da      	strh	r2, [r3, #62]	@ 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 80040a6:	e030      	b.n	800410a <HAL_SPI_Transmit+0x1a6>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80040a8:	68fb      	ldr	r3, [r7, #12]
 80040aa:	681b      	ldr	r3, [r3, #0]
 80040ac:	689b      	ldr	r3, [r3, #8]
 80040ae:	2202      	movs	r2, #2
 80040b0:	4013      	ands	r3, r2
 80040b2:	2b02      	cmp	r3, #2
 80040b4:	d112      	bne.n	80040dc <HAL_SPI_Transmit+0x178>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80040b6:	68fb      	ldr	r3, [r7, #12]
 80040b8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80040ba:	881a      	ldrh	r2, [r3, #0]
 80040bc:	68fb      	ldr	r3, [r7, #12]
 80040be:	681b      	ldr	r3, [r3, #0]
 80040c0:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80040c2:	68fb      	ldr	r3, [r7, #12]
 80040c4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80040c6:	1c9a      	adds	r2, r3, #2
 80040c8:	68fb      	ldr	r3, [r7, #12]
 80040ca:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 80040cc:	68fb      	ldr	r3, [r7, #12]
 80040ce:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80040d0:	b29b      	uxth	r3, r3
 80040d2:	3b01      	subs	r3, #1
 80040d4:	b29a      	uxth	r2, r3
 80040d6:	68fb      	ldr	r3, [r7, #12]
 80040d8:	87da      	strh	r2, [r3, #62]	@ 0x3e
 80040da:	e016      	b.n	800410a <HAL_SPI_Transmit+0x1a6>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80040dc:	f7fe ff08 	bl	8002ef0 <HAL_GetTick>
 80040e0:	0002      	movs	r2, r0
 80040e2:	69bb      	ldr	r3, [r7, #24]
 80040e4:	1ad3      	subs	r3, r2, r3
 80040e6:	683a      	ldr	r2, [r7, #0]
 80040e8:	429a      	cmp	r2, r3
 80040ea:	d802      	bhi.n	80040f2 <HAL_SPI_Transmit+0x18e>
 80040ec:	683b      	ldr	r3, [r7, #0]
 80040ee:	3301      	adds	r3, #1
 80040f0:	d102      	bne.n	80040f8 <HAL_SPI_Transmit+0x194>
 80040f2:	683b      	ldr	r3, [r7, #0]
 80040f4:	2b00      	cmp	r3, #0
 80040f6:	d108      	bne.n	800410a <HAL_SPI_Transmit+0x1a6>
        {
          errorcode = HAL_TIMEOUT;
 80040f8:	231f      	movs	r3, #31
 80040fa:	18fb      	adds	r3, r7, r3
 80040fc:	2203      	movs	r2, #3
 80040fe:	701a      	strb	r2, [r3, #0]
          hspi->State = HAL_SPI_STATE_READY;
 8004100:	68fb      	ldr	r3, [r7, #12]
 8004102:	225d      	movs	r2, #93	@ 0x5d
 8004104:	2101      	movs	r1, #1
 8004106:	5499      	strb	r1, [r3, r2]
          goto error;
 8004108:	e080      	b.n	800420c <HAL_SPI_Transmit+0x2a8>
    while (hspi->TxXferCount > 0U)
 800410a:	68fb      	ldr	r3, [r7, #12]
 800410c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800410e:	b29b      	uxth	r3, r3
 8004110:	2b00      	cmp	r3, #0
 8004112:	d1c9      	bne.n	80040a8 <HAL_SPI_Transmit+0x144>
 8004114:	e053      	b.n	80041be <HAL_SPI_Transmit+0x25a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004116:	68fb      	ldr	r3, [r7, #12]
 8004118:	685b      	ldr	r3, [r3, #4]
 800411a:	2b00      	cmp	r3, #0
 800411c:	d004      	beq.n	8004128 <HAL_SPI_Transmit+0x1c4>
 800411e:	2316      	movs	r3, #22
 8004120:	18fb      	adds	r3, r7, r3
 8004122:	881b      	ldrh	r3, [r3, #0]
 8004124:	2b01      	cmp	r3, #1
 8004126:	d145      	bne.n	80041b4 <HAL_SPI_Transmit+0x250>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8004128:	68fb      	ldr	r3, [r7, #12]
 800412a:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800412c:	68fb      	ldr	r3, [r7, #12]
 800412e:	681b      	ldr	r3, [r3, #0]
 8004130:	330c      	adds	r3, #12
 8004132:	7812      	ldrb	r2, [r2, #0]
 8004134:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8004136:	68fb      	ldr	r3, [r7, #12]
 8004138:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800413a:	1c5a      	adds	r2, r3, #1
 800413c:	68fb      	ldr	r3, [r7, #12]
 800413e:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 8004140:	68fb      	ldr	r3, [r7, #12]
 8004142:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004144:	b29b      	uxth	r3, r3
 8004146:	3b01      	subs	r3, #1
 8004148:	b29a      	uxth	r2, r3
 800414a:	68fb      	ldr	r3, [r7, #12]
 800414c:	87da      	strh	r2, [r3, #62]	@ 0x3e
    }
    while (hspi->TxXferCount > 0U)
 800414e:	e031      	b.n	80041b4 <HAL_SPI_Transmit+0x250>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8004150:	68fb      	ldr	r3, [r7, #12]
 8004152:	681b      	ldr	r3, [r3, #0]
 8004154:	689b      	ldr	r3, [r3, #8]
 8004156:	2202      	movs	r2, #2
 8004158:	4013      	ands	r3, r2
 800415a:	2b02      	cmp	r3, #2
 800415c:	d113      	bne.n	8004186 <HAL_SPI_Transmit+0x222>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800415e:	68fb      	ldr	r3, [r7, #12]
 8004160:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8004162:	68fb      	ldr	r3, [r7, #12]
 8004164:	681b      	ldr	r3, [r3, #0]
 8004166:	330c      	adds	r3, #12
 8004168:	7812      	ldrb	r2, [r2, #0]
 800416a:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 800416c:	68fb      	ldr	r3, [r7, #12]
 800416e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004170:	1c5a      	adds	r2, r3, #1
 8004172:	68fb      	ldr	r3, [r7, #12]
 8004174:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8004176:	68fb      	ldr	r3, [r7, #12]
 8004178:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800417a:	b29b      	uxth	r3, r3
 800417c:	3b01      	subs	r3, #1
 800417e:	b29a      	uxth	r2, r3
 8004180:	68fb      	ldr	r3, [r7, #12]
 8004182:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8004184:	e016      	b.n	80041b4 <HAL_SPI_Transmit+0x250>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004186:	f7fe feb3 	bl	8002ef0 <HAL_GetTick>
 800418a:	0002      	movs	r2, r0
 800418c:	69bb      	ldr	r3, [r7, #24]
 800418e:	1ad3      	subs	r3, r2, r3
 8004190:	683a      	ldr	r2, [r7, #0]
 8004192:	429a      	cmp	r2, r3
 8004194:	d802      	bhi.n	800419c <HAL_SPI_Transmit+0x238>
 8004196:	683b      	ldr	r3, [r7, #0]
 8004198:	3301      	adds	r3, #1
 800419a:	d102      	bne.n	80041a2 <HAL_SPI_Transmit+0x23e>
 800419c:	683b      	ldr	r3, [r7, #0]
 800419e:	2b00      	cmp	r3, #0
 80041a0:	d108      	bne.n	80041b4 <HAL_SPI_Transmit+0x250>
        {
          errorcode = HAL_TIMEOUT;
 80041a2:	231f      	movs	r3, #31
 80041a4:	18fb      	adds	r3, r7, r3
 80041a6:	2203      	movs	r2, #3
 80041a8:	701a      	strb	r2, [r3, #0]
          hspi->State = HAL_SPI_STATE_READY;
 80041aa:	68fb      	ldr	r3, [r7, #12]
 80041ac:	225d      	movs	r2, #93	@ 0x5d
 80041ae:	2101      	movs	r1, #1
 80041b0:	5499      	strb	r1, [r3, r2]
          goto error;
 80041b2:	e02b      	b.n	800420c <HAL_SPI_Transmit+0x2a8>
    while (hspi->TxXferCount > 0U)
 80041b4:	68fb      	ldr	r3, [r7, #12]
 80041b6:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80041b8:	b29b      	uxth	r3, r3
 80041ba:	2b00      	cmp	r3, #0
 80041bc:	d1c8      	bne.n	8004150 <HAL_SPI_Transmit+0x1ec>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80041be:	69ba      	ldr	r2, [r7, #24]
 80041c0:	6839      	ldr	r1, [r7, #0]
 80041c2:	68fb      	ldr	r3, [r7, #12]
 80041c4:	0018      	movs	r0, r3
 80041c6:	f000 f95d 	bl	8004484 <SPI_EndRxTxTransaction>
 80041ca:	1e03      	subs	r3, r0, #0
 80041cc:	d002      	beq.n	80041d4 <HAL_SPI_Transmit+0x270>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80041ce:	68fb      	ldr	r3, [r7, #12]
 80041d0:	2220      	movs	r2, #32
 80041d2:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80041d4:	68fb      	ldr	r3, [r7, #12]
 80041d6:	689b      	ldr	r3, [r3, #8]
 80041d8:	2b00      	cmp	r3, #0
 80041da:	d10a      	bne.n	80041f2 <HAL_SPI_Transmit+0x28e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80041dc:	2300      	movs	r3, #0
 80041de:	613b      	str	r3, [r7, #16]
 80041e0:	68fb      	ldr	r3, [r7, #12]
 80041e2:	681b      	ldr	r3, [r3, #0]
 80041e4:	68db      	ldr	r3, [r3, #12]
 80041e6:	613b      	str	r3, [r7, #16]
 80041e8:	68fb      	ldr	r3, [r7, #12]
 80041ea:	681b      	ldr	r3, [r3, #0]
 80041ec:	689b      	ldr	r3, [r3, #8]
 80041ee:	613b      	str	r3, [r7, #16]
 80041f0:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80041f2:	68fb      	ldr	r3, [r7, #12]
 80041f4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80041f6:	2b00      	cmp	r3, #0
 80041f8:	d004      	beq.n	8004204 <HAL_SPI_Transmit+0x2a0>
  {
    errorcode = HAL_ERROR;
 80041fa:	231f      	movs	r3, #31
 80041fc:	18fb      	adds	r3, r7, r3
 80041fe:	2201      	movs	r2, #1
 8004200:	701a      	strb	r2, [r3, #0]
 8004202:	e003      	b.n	800420c <HAL_SPI_Transmit+0x2a8>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 8004204:	68fb      	ldr	r3, [r7, #12]
 8004206:	225d      	movs	r2, #93	@ 0x5d
 8004208:	2101      	movs	r1, #1
 800420a:	5499      	strb	r1, [r3, r2]
  }

error:
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 800420c:	68fb      	ldr	r3, [r7, #12]
 800420e:	225c      	movs	r2, #92	@ 0x5c
 8004210:	2100      	movs	r1, #0
 8004212:	5499      	strb	r1, [r3, r2]
  return errorcode;
 8004214:	231f      	movs	r3, #31
 8004216:	18fb      	adds	r3, r7, r3
 8004218:	781b      	ldrb	r3, [r3, #0]
}
 800421a:	0018      	movs	r0, r3
 800421c:	46bd      	mov	sp, r7
 800421e:	b008      	add	sp, #32
 8004220:	bd80      	pop	{r7, pc}
	...

08004224 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8004224:	b580      	push	{r7, lr}
 8004226:	b088      	sub	sp, #32
 8004228:	af00      	add	r7, sp, #0
 800422a:	60f8      	str	r0, [r7, #12]
 800422c:	60b9      	str	r1, [r7, #8]
 800422e:	603b      	str	r3, [r7, #0]
 8004230:	1dfb      	adds	r3, r7, #7
 8004232:	701a      	strb	r2, [r3, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8004234:	f7fe fe5c 	bl	8002ef0 <HAL_GetTick>
 8004238:	0002      	movs	r2, r0
 800423a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800423c:	1a9b      	subs	r3, r3, r2
 800423e:	683a      	ldr	r2, [r7, #0]
 8004240:	18d3      	adds	r3, r2, r3
 8004242:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8004244:	f7fe fe54 	bl	8002ef0 <HAL_GetTick>
 8004248:	0003      	movs	r3, r0
 800424a:	61bb      	str	r3, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 800424c:	4b3a      	ldr	r3, [pc, #232]	@ (8004338 <SPI_WaitFlagStateUntilTimeout+0x114>)
 800424e:	681b      	ldr	r3, [r3, #0]
 8004250:	015b      	lsls	r3, r3, #5
 8004252:	0d1b      	lsrs	r3, r3, #20
 8004254:	69fa      	ldr	r2, [r7, #28]
 8004256:	4353      	muls	r3, r2
 8004258:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800425a:	e058      	b.n	800430e <SPI_WaitFlagStateUntilTimeout+0xea>
  {
    if (Timeout != HAL_MAX_DELAY)
 800425c:	683b      	ldr	r3, [r7, #0]
 800425e:	3301      	adds	r3, #1
 8004260:	d055      	beq.n	800430e <SPI_WaitFlagStateUntilTimeout+0xea>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8004262:	f7fe fe45 	bl	8002ef0 <HAL_GetTick>
 8004266:	0002      	movs	r2, r0
 8004268:	69bb      	ldr	r3, [r7, #24]
 800426a:	1ad3      	subs	r3, r2, r3
 800426c:	69fa      	ldr	r2, [r7, #28]
 800426e:	429a      	cmp	r2, r3
 8004270:	d902      	bls.n	8004278 <SPI_WaitFlagStateUntilTimeout+0x54>
 8004272:	69fb      	ldr	r3, [r7, #28]
 8004274:	2b00      	cmp	r3, #0
 8004276:	d142      	bne.n	80042fe <SPI_WaitFlagStateUntilTimeout+0xda>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8004278:	68fb      	ldr	r3, [r7, #12]
 800427a:	681b      	ldr	r3, [r3, #0]
 800427c:	685a      	ldr	r2, [r3, #4]
 800427e:	68fb      	ldr	r3, [r7, #12]
 8004280:	681b      	ldr	r3, [r3, #0]
 8004282:	21e0      	movs	r1, #224	@ 0xe0
 8004284:	438a      	bics	r2, r1
 8004286:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004288:	68fb      	ldr	r3, [r7, #12]
 800428a:	685a      	ldr	r2, [r3, #4]
 800428c:	2382      	movs	r3, #130	@ 0x82
 800428e:	005b      	lsls	r3, r3, #1
 8004290:	429a      	cmp	r2, r3
 8004292:	d113      	bne.n	80042bc <SPI_WaitFlagStateUntilTimeout+0x98>
 8004294:	68fb      	ldr	r3, [r7, #12]
 8004296:	689a      	ldr	r2, [r3, #8]
 8004298:	2380      	movs	r3, #128	@ 0x80
 800429a:	021b      	lsls	r3, r3, #8
 800429c:	429a      	cmp	r2, r3
 800429e:	d005      	beq.n	80042ac <SPI_WaitFlagStateUntilTimeout+0x88>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80042a0:	68fb      	ldr	r3, [r7, #12]
 80042a2:	689a      	ldr	r2, [r3, #8]
 80042a4:	2380      	movs	r3, #128	@ 0x80
 80042a6:	00db      	lsls	r3, r3, #3
 80042a8:	429a      	cmp	r2, r3
 80042aa:	d107      	bne.n	80042bc <SPI_WaitFlagStateUntilTimeout+0x98>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80042ac:	68fb      	ldr	r3, [r7, #12]
 80042ae:	681b      	ldr	r3, [r3, #0]
 80042b0:	681a      	ldr	r2, [r3, #0]
 80042b2:	68fb      	ldr	r3, [r7, #12]
 80042b4:	681b      	ldr	r3, [r3, #0]
 80042b6:	2140      	movs	r1, #64	@ 0x40
 80042b8:	438a      	bics	r2, r1
 80042ba:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80042bc:	68fb      	ldr	r3, [r7, #12]
 80042be:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80042c0:	2380      	movs	r3, #128	@ 0x80
 80042c2:	019b      	lsls	r3, r3, #6
 80042c4:	429a      	cmp	r2, r3
 80042c6:	d110      	bne.n	80042ea <SPI_WaitFlagStateUntilTimeout+0xc6>
        {
          SPI_RESET_CRC(hspi);
 80042c8:	68fb      	ldr	r3, [r7, #12]
 80042ca:	681b      	ldr	r3, [r3, #0]
 80042cc:	681a      	ldr	r2, [r3, #0]
 80042ce:	68fb      	ldr	r3, [r7, #12]
 80042d0:	681b      	ldr	r3, [r3, #0]
 80042d2:	491a      	ldr	r1, [pc, #104]	@ (800433c <SPI_WaitFlagStateUntilTimeout+0x118>)
 80042d4:	400a      	ands	r2, r1
 80042d6:	601a      	str	r2, [r3, #0]
 80042d8:	68fb      	ldr	r3, [r7, #12]
 80042da:	681b      	ldr	r3, [r3, #0]
 80042dc:	681a      	ldr	r2, [r3, #0]
 80042de:	68fb      	ldr	r3, [r7, #12]
 80042e0:	681b      	ldr	r3, [r3, #0]
 80042e2:	2180      	movs	r1, #128	@ 0x80
 80042e4:	0189      	lsls	r1, r1, #6
 80042e6:	430a      	orrs	r2, r1
 80042e8:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80042ea:	68fb      	ldr	r3, [r7, #12]
 80042ec:	225d      	movs	r2, #93	@ 0x5d
 80042ee:	2101      	movs	r1, #1
 80042f0:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80042f2:	68fb      	ldr	r3, [r7, #12]
 80042f4:	225c      	movs	r2, #92	@ 0x5c
 80042f6:	2100      	movs	r1, #0
 80042f8:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 80042fa:	2303      	movs	r3, #3
 80042fc:	e017      	b.n	800432e <SPI_WaitFlagStateUntilTimeout+0x10a>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 80042fe:	697b      	ldr	r3, [r7, #20]
 8004300:	2b00      	cmp	r3, #0
 8004302:	d101      	bne.n	8004308 <SPI_WaitFlagStateUntilTimeout+0xe4>
      {
        tmp_timeout = 0U;
 8004304:	2300      	movs	r3, #0
 8004306:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8004308:	697b      	ldr	r3, [r7, #20]
 800430a:	3b01      	subs	r3, #1
 800430c:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800430e:	68fb      	ldr	r3, [r7, #12]
 8004310:	681b      	ldr	r3, [r3, #0]
 8004312:	689b      	ldr	r3, [r3, #8]
 8004314:	68ba      	ldr	r2, [r7, #8]
 8004316:	4013      	ands	r3, r2
 8004318:	68ba      	ldr	r2, [r7, #8]
 800431a:	1ad3      	subs	r3, r2, r3
 800431c:	425a      	negs	r2, r3
 800431e:	4153      	adcs	r3, r2
 8004320:	b2db      	uxtb	r3, r3
 8004322:	001a      	movs	r2, r3
 8004324:	1dfb      	adds	r3, r7, #7
 8004326:	781b      	ldrb	r3, [r3, #0]
 8004328:	429a      	cmp	r2, r3
 800432a:	d197      	bne.n	800425c <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 800432c:	2300      	movs	r3, #0
}
 800432e:	0018      	movs	r0, r3
 8004330:	46bd      	mov	sp, r7
 8004332:	b008      	add	sp, #32
 8004334:	bd80      	pop	{r7, pc}
 8004336:	46c0      	nop			@ (mov r8, r8)
 8004338:	20000000 	.word	0x20000000
 800433c:	ffffdfff 	.word	0xffffdfff

08004340 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8004340:	b580      	push	{r7, lr}
 8004342:	b08a      	sub	sp, #40	@ 0x28
 8004344:	af00      	add	r7, sp, #0
 8004346:	60f8      	str	r0, [r7, #12]
 8004348:	60b9      	str	r1, [r7, #8]
 800434a:	607a      	str	r2, [r7, #4]
 800434c:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 800434e:	2317      	movs	r3, #23
 8004350:	18fb      	adds	r3, r7, r3
 8004352:	2200      	movs	r2, #0
 8004354:	701a      	strb	r2, [r3, #0]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 8004356:	f7fe fdcb 	bl	8002ef0 <HAL_GetTick>
 800435a:	0002      	movs	r2, r0
 800435c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800435e:	1a9b      	subs	r3, r3, r2
 8004360:	683a      	ldr	r2, [r7, #0]
 8004362:	18d3      	adds	r3, r2, r3
 8004364:	627b      	str	r3, [r7, #36]	@ 0x24
  tmp_tickstart = HAL_GetTick();
 8004366:	f7fe fdc3 	bl	8002ef0 <HAL_GetTick>
 800436a:	0003      	movs	r3, r0
 800436c:	623b      	str	r3, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 800436e:	68fb      	ldr	r3, [r7, #12]
 8004370:	681b      	ldr	r3, [r3, #0]
 8004372:	330c      	adds	r3, #12
 8004374:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 8004376:	4b41      	ldr	r3, [pc, #260]	@ (800447c <SPI_WaitFifoStateUntilTimeout+0x13c>)
 8004378:	681a      	ldr	r2, [r3, #0]
 800437a:	0013      	movs	r3, r2
 800437c:	009b      	lsls	r3, r3, #2
 800437e:	189b      	adds	r3, r3, r2
 8004380:	00da      	lsls	r2, r3, #3
 8004382:	1ad3      	subs	r3, r2, r3
 8004384:	0d1b      	lsrs	r3, r3, #20
 8004386:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004388:	4353      	muls	r3, r2
 800438a:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 800438c:	e068      	b.n	8004460 <SPI_WaitFifoStateUntilTimeout+0x120>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 800438e:	68ba      	ldr	r2, [r7, #8]
 8004390:	23c0      	movs	r3, #192	@ 0xc0
 8004392:	00db      	lsls	r3, r3, #3
 8004394:	429a      	cmp	r2, r3
 8004396:	d10a      	bne.n	80043ae <SPI_WaitFifoStateUntilTimeout+0x6e>
 8004398:	687b      	ldr	r3, [r7, #4]
 800439a:	2b00      	cmp	r3, #0
 800439c:	d107      	bne.n	80043ae <SPI_WaitFifoStateUntilTimeout+0x6e>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 800439e:	69fb      	ldr	r3, [r7, #28]
 80043a0:	781b      	ldrb	r3, [r3, #0]
 80043a2:	b2da      	uxtb	r2, r3
 80043a4:	2117      	movs	r1, #23
 80043a6:	187b      	adds	r3, r7, r1
 80043a8:	701a      	strb	r2, [r3, #0]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 80043aa:	187b      	adds	r3, r7, r1
 80043ac:	781b      	ldrb	r3, [r3, #0]
    }

    if (Timeout != HAL_MAX_DELAY)
 80043ae:	683b      	ldr	r3, [r7, #0]
 80043b0:	3301      	adds	r3, #1
 80043b2:	d055      	beq.n	8004460 <SPI_WaitFifoStateUntilTimeout+0x120>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80043b4:	f7fe fd9c 	bl	8002ef0 <HAL_GetTick>
 80043b8:	0002      	movs	r2, r0
 80043ba:	6a3b      	ldr	r3, [r7, #32]
 80043bc:	1ad3      	subs	r3, r2, r3
 80043be:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80043c0:	429a      	cmp	r2, r3
 80043c2:	d902      	bls.n	80043ca <SPI_WaitFifoStateUntilTimeout+0x8a>
 80043c4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80043c6:	2b00      	cmp	r3, #0
 80043c8:	d142      	bne.n	8004450 <SPI_WaitFifoStateUntilTimeout+0x110>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80043ca:	68fb      	ldr	r3, [r7, #12]
 80043cc:	681b      	ldr	r3, [r3, #0]
 80043ce:	685a      	ldr	r2, [r3, #4]
 80043d0:	68fb      	ldr	r3, [r7, #12]
 80043d2:	681b      	ldr	r3, [r3, #0]
 80043d4:	21e0      	movs	r1, #224	@ 0xe0
 80043d6:	438a      	bics	r2, r1
 80043d8:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80043da:	68fb      	ldr	r3, [r7, #12]
 80043dc:	685a      	ldr	r2, [r3, #4]
 80043de:	2382      	movs	r3, #130	@ 0x82
 80043e0:	005b      	lsls	r3, r3, #1
 80043e2:	429a      	cmp	r2, r3
 80043e4:	d113      	bne.n	800440e <SPI_WaitFifoStateUntilTimeout+0xce>
 80043e6:	68fb      	ldr	r3, [r7, #12]
 80043e8:	689a      	ldr	r2, [r3, #8]
 80043ea:	2380      	movs	r3, #128	@ 0x80
 80043ec:	021b      	lsls	r3, r3, #8
 80043ee:	429a      	cmp	r2, r3
 80043f0:	d005      	beq.n	80043fe <SPI_WaitFifoStateUntilTimeout+0xbe>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80043f2:	68fb      	ldr	r3, [r7, #12]
 80043f4:	689a      	ldr	r2, [r3, #8]
 80043f6:	2380      	movs	r3, #128	@ 0x80
 80043f8:	00db      	lsls	r3, r3, #3
 80043fa:	429a      	cmp	r2, r3
 80043fc:	d107      	bne.n	800440e <SPI_WaitFifoStateUntilTimeout+0xce>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80043fe:	68fb      	ldr	r3, [r7, #12]
 8004400:	681b      	ldr	r3, [r3, #0]
 8004402:	681a      	ldr	r2, [r3, #0]
 8004404:	68fb      	ldr	r3, [r7, #12]
 8004406:	681b      	ldr	r3, [r3, #0]
 8004408:	2140      	movs	r1, #64	@ 0x40
 800440a:	438a      	bics	r2, r1
 800440c:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800440e:	68fb      	ldr	r3, [r7, #12]
 8004410:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8004412:	2380      	movs	r3, #128	@ 0x80
 8004414:	019b      	lsls	r3, r3, #6
 8004416:	429a      	cmp	r2, r3
 8004418:	d110      	bne.n	800443c <SPI_WaitFifoStateUntilTimeout+0xfc>
        {
          SPI_RESET_CRC(hspi);
 800441a:	68fb      	ldr	r3, [r7, #12]
 800441c:	681b      	ldr	r3, [r3, #0]
 800441e:	681a      	ldr	r2, [r3, #0]
 8004420:	68fb      	ldr	r3, [r7, #12]
 8004422:	681b      	ldr	r3, [r3, #0]
 8004424:	4916      	ldr	r1, [pc, #88]	@ (8004480 <SPI_WaitFifoStateUntilTimeout+0x140>)
 8004426:	400a      	ands	r2, r1
 8004428:	601a      	str	r2, [r3, #0]
 800442a:	68fb      	ldr	r3, [r7, #12]
 800442c:	681b      	ldr	r3, [r3, #0]
 800442e:	681a      	ldr	r2, [r3, #0]
 8004430:	68fb      	ldr	r3, [r7, #12]
 8004432:	681b      	ldr	r3, [r3, #0]
 8004434:	2180      	movs	r1, #128	@ 0x80
 8004436:	0189      	lsls	r1, r1, #6
 8004438:	430a      	orrs	r2, r1
 800443a:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800443c:	68fb      	ldr	r3, [r7, #12]
 800443e:	225d      	movs	r2, #93	@ 0x5d
 8004440:	2101      	movs	r1, #1
 8004442:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8004444:	68fb      	ldr	r3, [r7, #12]
 8004446:	225c      	movs	r2, #92	@ 0x5c
 8004448:	2100      	movs	r1, #0
 800444a:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 800444c:	2303      	movs	r3, #3
 800444e:	e010      	b.n	8004472 <SPI_WaitFifoStateUntilTimeout+0x132>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8004450:	69bb      	ldr	r3, [r7, #24]
 8004452:	2b00      	cmp	r3, #0
 8004454:	d101      	bne.n	800445a <SPI_WaitFifoStateUntilTimeout+0x11a>
      {
        tmp_timeout = 0U;
 8004456:	2300      	movs	r3, #0
 8004458:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      count--;
 800445a:	69bb      	ldr	r3, [r7, #24]
 800445c:	3b01      	subs	r3, #1
 800445e:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 8004460:	68fb      	ldr	r3, [r7, #12]
 8004462:	681b      	ldr	r3, [r3, #0]
 8004464:	689b      	ldr	r3, [r3, #8]
 8004466:	68ba      	ldr	r2, [r7, #8]
 8004468:	4013      	ands	r3, r2
 800446a:	687a      	ldr	r2, [r7, #4]
 800446c:	429a      	cmp	r2, r3
 800446e:	d18e      	bne.n	800438e <SPI_WaitFifoStateUntilTimeout+0x4e>
    }
  }

  return HAL_OK;
 8004470:	2300      	movs	r3, #0
}
 8004472:	0018      	movs	r0, r3
 8004474:	46bd      	mov	sp, r7
 8004476:	b00a      	add	sp, #40	@ 0x28
 8004478:	bd80      	pop	{r7, pc}
 800447a:	46c0      	nop			@ (mov r8, r8)
 800447c:	20000000 	.word	0x20000000
 8004480:	ffffdfff 	.word	0xffffdfff

08004484 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8004484:	b580      	push	{r7, lr}
 8004486:	b086      	sub	sp, #24
 8004488:	af02      	add	r7, sp, #8
 800448a:	60f8      	str	r0, [r7, #12]
 800448c:	60b9      	str	r1, [r7, #8]
 800448e:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8004490:	68ba      	ldr	r2, [r7, #8]
 8004492:	23c0      	movs	r3, #192	@ 0xc0
 8004494:	0159      	lsls	r1, r3, #5
 8004496:	68f8      	ldr	r0, [r7, #12]
 8004498:	687b      	ldr	r3, [r7, #4]
 800449a:	9300      	str	r3, [sp, #0]
 800449c:	0013      	movs	r3, r2
 800449e:	2200      	movs	r2, #0
 80044a0:	f7ff ff4e 	bl	8004340 <SPI_WaitFifoStateUntilTimeout>
 80044a4:	1e03      	subs	r3, r0, #0
 80044a6:	d007      	beq.n	80044b8 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80044a8:	68fb      	ldr	r3, [r7, #12]
 80044aa:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80044ac:	2220      	movs	r2, #32
 80044ae:	431a      	orrs	r2, r3
 80044b0:	68fb      	ldr	r3, [r7, #12]
 80044b2:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 80044b4:	2303      	movs	r3, #3
 80044b6:	e027      	b.n	8004508 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80044b8:	68ba      	ldr	r2, [r7, #8]
 80044ba:	68f8      	ldr	r0, [r7, #12]
 80044bc:	687b      	ldr	r3, [r7, #4]
 80044be:	9300      	str	r3, [sp, #0]
 80044c0:	0013      	movs	r3, r2
 80044c2:	2200      	movs	r2, #0
 80044c4:	2180      	movs	r1, #128	@ 0x80
 80044c6:	f7ff fead 	bl	8004224 <SPI_WaitFlagStateUntilTimeout>
 80044ca:	1e03      	subs	r3, r0, #0
 80044cc:	d007      	beq.n	80044de <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80044ce:	68fb      	ldr	r3, [r7, #12]
 80044d0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80044d2:	2220      	movs	r2, #32
 80044d4:	431a      	orrs	r2, r3
 80044d6:	68fb      	ldr	r3, [r7, #12]
 80044d8:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 80044da:	2303      	movs	r3, #3
 80044dc:	e014      	b.n	8004508 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 80044de:	68ba      	ldr	r2, [r7, #8]
 80044e0:	23c0      	movs	r3, #192	@ 0xc0
 80044e2:	00d9      	lsls	r1, r3, #3
 80044e4:	68f8      	ldr	r0, [r7, #12]
 80044e6:	687b      	ldr	r3, [r7, #4]
 80044e8:	9300      	str	r3, [sp, #0]
 80044ea:	0013      	movs	r3, r2
 80044ec:	2200      	movs	r2, #0
 80044ee:	f7ff ff27 	bl	8004340 <SPI_WaitFifoStateUntilTimeout>
 80044f2:	1e03      	subs	r3, r0, #0
 80044f4:	d007      	beq.n	8004506 <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80044f6:	68fb      	ldr	r3, [r7, #12]
 80044f8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80044fa:	2220      	movs	r2, #32
 80044fc:	431a      	orrs	r2, r3
 80044fe:	68fb      	ldr	r3, [r7, #12]
 8004500:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8004502:	2303      	movs	r3, #3
 8004504:	e000      	b.n	8004508 <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 8004506:	2300      	movs	r3, #0
}
 8004508:	0018      	movs	r0, r3
 800450a:	46bd      	mov	sp, r7
 800450c:	b004      	add	sp, #16
 800450e:	bd80      	pop	{r7, pc}

08004510 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8004510:	b580      	push	{r7, lr}
 8004512:	b082      	sub	sp, #8
 8004514:	af00      	add	r7, sp, #0
 8004516:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004518:	687b      	ldr	r3, [r7, #4]
 800451a:	2b00      	cmp	r3, #0
 800451c:	d101      	bne.n	8004522 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800451e:	2301      	movs	r3, #1
 8004520:	e04a      	b.n	80045b8 <HAL_TIM_Base_Init+0xa8>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004522:	687b      	ldr	r3, [r7, #4]
 8004524:	223d      	movs	r2, #61	@ 0x3d
 8004526:	5c9b      	ldrb	r3, [r3, r2]
 8004528:	b2db      	uxtb	r3, r3
 800452a:	2b00      	cmp	r3, #0
 800452c:	d107      	bne.n	800453e <HAL_TIM_Base_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800452e:	687b      	ldr	r3, [r7, #4]
 8004530:	223c      	movs	r2, #60	@ 0x3c
 8004532:	2100      	movs	r1, #0
 8004534:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8004536:	687b      	ldr	r3, [r7, #4]
 8004538:	0018      	movs	r0, r3
 800453a:	f7fe fb83 	bl	8002c44 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800453e:	687b      	ldr	r3, [r7, #4]
 8004540:	223d      	movs	r2, #61	@ 0x3d
 8004542:	2102      	movs	r1, #2
 8004544:	5499      	strb	r1, [r3, r2]

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004546:	687b      	ldr	r3, [r7, #4]
 8004548:	681a      	ldr	r2, [r3, #0]
 800454a:	687b      	ldr	r3, [r7, #4]
 800454c:	3304      	adds	r3, #4
 800454e:	0019      	movs	r1, r3
 8004550:	0010      	movs	r0, r2
 8004552:	f000 f9b9 	bl	80048c8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004556:	687b      	ldr	r3, [r7, #4]
 8004558:	2248      	movs	r2, #72	@ 0x48
 800455a:	2101      	movs	r1, #1
 800455c:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800455e:	687b      	ldr	r3, [r7, #4]
 8004560:	223e      	movs	r2, #62	@ 0x3e
 8004562:	2101      	movs	r1, #1
 8004564:	5499      	strb	r1, [r3, r2]
 8004566:	687b      	ldr	r3, [r7, #4]
 8004568:	223f      	movs	r2, #63	@ 0x3f
 800456a:	2101      	movs	r1, #1
 800456c:	5499      	strb	r1, [r3, r2]
 800456e:	687b      	ldr	r3, [r7, #4]
 8004570:	2240      	movs	r2, #64	@ 0x40
 8004572:	2101      	movs	r1, #1
 8004574:	5499      	strb	r1, [r3, r2]
 8004576:	687b      	ldr	r3, [r7, #4]
 8004578:	2241      	movs	r2, #65	@ 0x41
 800457a:	2101      	movs	r1, #1
 800457c:	5499      	strb	r1, [r3, r2]
 800457e:	687b      	ldr	r3, [r7, #4]
 8004580:	2242      	movs	r2, #66	@ 0x42
 8004582:	2101      	movs	r1, #1
 8004584:	5499      	strb	r1, [r3, r2]
 8004586:	687b      	ldr	r3, [r7, #4]
 8004588:	2243      	movs	r2, #67	@ 0x43
 800458a:	2101      	movs	r1, #1
 800458c:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800458e:	687b      	ldr	r3, [r7, #4]
 8004590:	2244      	movs	r2, #68	@ 0x44
 8004592:	2101      	movs	r1, #1
 8004594:	5499      	strb	r1, [r3, r2]
 8004596:	687b      	ldr	r3, [r7, #4]
 8004598:	2245      	movs	r2, #69	@ 0x45
 800459a:	2101      	movs	r1, #1
 800459c:	5499      	strb	r1, [r3, r2]
 800459e:	687b      	ldr	r3, [r7, #4]
 80045a0:	2246      	movs	r2, #70	@ 0x46
 80045a2:	2101      	movs	r1, #1
 80045a4:	5499      	strb	r1, [r3, r2]
 80045a6:	687b      	ldr	r3, [r7, #4]
 80045a8:	2247      	movs	r2, #71	@ 0x47
 80045aa:	2101      	movs	r1, #1
 80045ac:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80045ae:	687b      	ldr	r3, [r7, #4]
 80045b0:	223d      	movs	r2, #61	@ 0x3d
 80045b2:	2101      	movs	r1, #1
 80045b4:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80045b6:	2300      	movs	r3, #0
}
 80045b8:	0018      	movs	r0, r3
 80045ba:	46bd      	mov	sp, r7
 80045bc:	b002      	add	sp, #8
 80045be:	bd80      	pop	{r7, pc}

080045c0 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80045c0:	b580      	push	{r7, lr}
 80045c2:	b084      	sub	sp, #16
 80045c4:	af00      	add	r7, sp, #0
 80045c6:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80045c8:	687b      	ldr	r3, [r7, #4]
 80045ca:	223d      	movs	r2, #61	@ 0x3d
 80045cc:	5c9b      	ldrb	r3, [r3, r2]
 80045ce:	b2db      	uxtb	r3, r3
 80045d0:	2b01      	cmp	r3, #1
 80045d2:	d001      	beq.n	80045d8 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80045d4:	2301      	movs	r3, #1
 80045d6:	e03d      	b.n	8004654 <HAL_TIM_Base_Start_IT+0x94>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80045d8:	687b      	ldr	r3, [r7, #4]
 80045da:	223d      	movs	r2, #61	@ 0x3d
 80045dc:	2102      	movs	r1, #2
 80045de:	5499      	strb	r1, [r3, r2]

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80045e0:	687b      	ldr	r3, [r7, #4]
 80045e2:	681b      	ldr	r3, [r3, #0]
 80045e4:	68da      	ldr	r2, [r3, #12]
 80045e6:	687b      	ldr	r3, [r7, #4]
 80045e8:	681b      	ldr	r3, [r3, #0]
 80045ea:	2101      	movs	r1, #1
 80045ec:	430a      	orrs	r2, r1
 80045ee:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80045f0:	687b      	ldr	r3, [r7, #4]
 80045f2:	681b      	ldr	r3, [r3, #0]
 80045f4:	4a19      	ldr	r2, [pc, #100]	@ (800465c <HAL_TIM_Base_Start_IT+0x9c>)
 80045f6:	4293      	cmp	r3, r2
 80045f8:	d00a      	beq.n	8004610 <HAL_TIM_Base_Start_IT+0x50>
 80045fa:	687b      	ldr	r3, [r7, #4]
 80045fc:	681a      	ldr	r2, [r3, #0]
 80045fe:	2380      	movs	r3, #128	@ 0x80
 8004600:	05db      	lsls	r3, r3, #23
 8004602:	429a      	cmp	r2, r3
 8004604:	d004      	beq.n	8004610 <HAL_TIM_Base_Start_IT+0x50>
 8004606:	687b      	ldr	r3, [r7, #4]
 8004608:	681b      	ldr	r3, [r3, #0]
 800460a:	4a15      	ldr	r2, [pc, #84]	@ (8004660 <HAL_TIM_Base_Start_IT+0xa0>)
 800460c:	4293      	cmp	r3, r2
 800460e:	d116      	bne.n	800463e <HAL_TIM_Base_Start_IT+0x7e>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004610:	687b      	ldr	r3, [r7, #4]
 8004612:	681b      	ldr	r3, [r3, #0]
 8004614:	689b      	ldr	r3, [r3, #8]
 8004616:	4a13      	ldr	r2, [pc, #76]	@ (8004664 <HAL_TIM_Base_Start_IT+0xa4>)
 8004618:	4013      	ands	r3, r2
 800461a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800461c:	68fb      	ldr	r3, [r7, #12]
 800461e:	2b06      	cmp	r3, #6
 8004620:	d016      	beq.n	8004650 <HAL_TIM_Base_Start_IT+0x90>
 8004622:	68fa      	ldr	r2, [r7, #12]
 8004624:	2380      	movs	r3, #128	@ 0x80
 8004626:	025b      	lsls	r3, r3, #9
 8004628:	429a      	cmp	r2, r3
 800462a:	d011      	beq.n	8004650 <HAL_TIM_Base_Start_IT+0x90>
    {
      __HAL_TIM_ENABLE(htim);
 800462c:	687b      	ldr	r3, [r7, #4]
 800462e:	681b      	ldr	r3, [r3, #0]
 8004630:	681a      	ldr	r2, [r3, #0]
 8004632:	687b      	ldr	r3, [r7, #4]
 8004634:	681b      	ldr	r3, [r3, #0]
 8004636:	2101      	movs	r1, #1
 8004638:	430a      	orrs	r2, r1
 800463a:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800463c:	e008      	b.n	8004650 <HAL_TIM_Base_Start_IT+0x90>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800463e:	687b      	ldr	r3, [r7, #4]
 8004640:	681b      	ldr	r3, [r3, #0]
 8004642:	681a      	ldr	r2, [r3, #0]
 8004644:	687b      	ldr	r3, [r7, #4]
 8004646:	681b      	ldr	r3, [r3, #0]
 8004648:	2101      	movs	r1, #1
 800464a:	430a      	orrs	r2, r1
 800464c:	601a      	str	r2, [r3, #0]
 800464e:	e000      	b.n	8004652 <HAL_TIM_Base_Start_IT+0x92>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004650:	46c0      	nop			@ (mov r8, r8)
  }

  /* Return function status */
  return HAL_OK;
 8004652:	2300      	movs	r3, #0
}
 8004654:	0018      	movs	r0, r3
 8004656:	46bd      	mov	sp, r7
 8004658:	b004      	add	sp, #16
 800465a:	bd80      	pop	{r7, pc}
 800465c:	40012c00 	.word	0x40012c00
 8004660:	40000400 	.word	0x40000400
 8004664:	00010007 	.word	0x00010007

08004668 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8004668:	b580      	push	{r7, lr}
 800466a:	b084      	sub	sp, #16
 800466c:	af00      	add	r7, sp, #0
 800466e:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8004670:	687b      	ldr	r3, [r7, #4]
 8004672:	681b      	ldr	r3, [r3, #0]
 8004674:	68db      	ldr	r3, [r3, #12]
 8004676:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8004678:	687b      	ldr	r3, [r7, #4]
 800467a:	681b      	ldr	r3, [r3, #0]
 800467c:	691b      	ldr	r3, [r3, #16]
 800467e:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8004680:	68bb      	ldr	r3, [r7, #8]
 8004682:	2202      	movs	r2, #2
 8004684:	4013      	ands	r3, r2
 8004686:	d021      	beq.n	80046cc <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8004688:	68fb      	ldr	r3, [r7, #12]
 800468a:	2202      	movs	r2, #2
 800468c:	4013      	ands	r3, r2
 800468e:	d01d      	beq.n	80046cc <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8004690:	687b      	ldr	r3, [r7, #4]
 8004692:	681b      	ldr	r3, [r3, #0]
 8004694:	2203      	movs	r2, #3
 8004696:	4252      	negs	r2, r2
 8004698:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800469a:	687b      	ldr	r3, [r7, #4]
 800469c:	2201      	movs	r2, #1
 800469e:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80046a0:	687b      	ldr	r3, [r7, #4]
 80046a2:	681b      	ldr	r3, [r3, #0]
 80046a4:	699b      	ldr	r3, [r3, #24]
 80046a6:	2203      	movs	r2, #3
 80046a8:	4013      	ands	r3, r2
 80046aa:	d004      	beq.n	80046b6 <HAL_TIM_IRQHandler+0x4e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80046ac:	687b      	ldr	r3, [r7, #4]
 80046ae:	0018      	movs	r0, r3
 80046b0:	f000 f8f2 	bl	8004898 <HAL_TIM_IC_CaptureCallback>
 80046b4:	e007      	b.n	80046c6 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80046b6:	687b      	ldr	r3, [r7, #4]
 80046b8:	0018      	movs	r0, r3
 80046ba:	f000 f8e5 	bl	8004888 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80046be:	687b      	ldr	r3, [r7, #4]
 80046c0:	0018      	movs	r0, r3
 80046c2:	f000 f8f1 	bl	80048a8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80046c6:	687b      	ldr	r3, [r7, #4]
 80046c8:	2200      	movs	r2, #0
 80046ca:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 80046cc:	68bb      	ldr	r3, [r7, #8]
 80046ce:	2204      	movs	r2, #4
 80046d0:	4013      	ands	r3, r2
 80046d2:	d022      	beq.n	800471a <HAL_TIM_IRQHandler+0xb2>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 80046d4:	68fb      	ldr	r3, [r7, #12]
 80046d6:	2204      	movs	r2, #4
 80046d8:	4013      	ands	r3, r2
 80046da:	d01e      	beq.n	800471a <HAL_TIM_IRQHandler+0xb2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 80046dc:	687b      	ldr	r3, [r7, #4]
 80046de:	681b      	ldr	r3, [r3, #0]
 80046e0:	2205      	movs	r2, #5
 80046e2:	4252      	negs	r2, r2
 80046e4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80046e6:	687b      	ldr	r3, [r7, #4]
 80046e8:	2202      	movs	r2, #2
 80046ea:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80046ec:	687b      	ldr	r3, [r7, #4]
 80046ee:	681b      	ldr	r3, [r3, #0]
 80046f0:	699a      	ldr	r2, [r3, #24]
 80046f2:	23c0      	movs	r3, #192	@ 0xc0
 80046f4:	009b      	lsls	r3, r3, #2
 80046f6:	4013      	ands	r3, r2
 80046f8:	d004      	beq.n	8004704 <HAL_TIM_IRQHandler+0x9c>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80046fa:	687b      	ldr	r3, [r7, #4]
 80046fc:	0018      	movs	r0, r3
 80046fe:	f000 f8cb 	bl	8004898 <HAL_TIM_IC_CaptureCallback>
 8004702:	e007      	b.n	8004714 <HAL_TIM_IRQHandler+0xac>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004704:	687b      	ldr	r3, [r7, #4]
 8004706:	0018      	movs	r0, r3
 8004708:	f000 f8be 	bl	8004888 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800470c:	687b      	ldr	r3, [r7, #4]
 800470e:	0018      	movs	r0, r3
 8004710:	f000 f8ca 	bl	80048a8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004714:	687b      	ldr	r3, [r7, #4]
 8004716:	2200      	movs	r2, #0
 8004718:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 800471a:	68bb      	ldr	r3, [r7, #8]
 800471c:	2208      	movs	r2, #8
 800471e:	4013      	ands	r3, r2
 8004720:	d021      	beq.n	8004766 <HAL_TIM_IRQHandler+0xfe>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8004722:	68fb      	ldr	r3, [r7, #12]
 8004724:	2208      	movs	r2, #8
 8004726:	4013      	ands	r3, r2
 8004728:	d01d      	beq.n	8004766 <HAL_TIM_IRQHandler+0xfe>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 800472a:	687b      	ldr	r3, [r7, #4]
 800472c:	681b      	ldr	r3, [r3, #0]
 800472e:	2209      	movs	r2, #9
 8004730:	4252      	negs	r2, r2
 8004732:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8004734:	687b      	ldr	r3, [r7, #4]
 8004736:	2204      	movs	r2, #4
 8004738:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800473a:	687b      	ldr	r3, [r7, #4]
 800473c:	681b      	ldr	r3, [r3, #0]
 800473e:	69db      	ldr	r3, [r3, #28]
 8004740:	2203      	movs	r2, #3
 8004742:	4013      	ands	r3, r2
 8004744:	d004      	beq.n	8004750 <HAL_TIM_IRQHandler+0xe8>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004746:	687b      	ldr	r3, [r7, #4]
 8004748:	0018      	movs	r0, r3
 800474a:	f000 f8a5 	bl	8004898 <HAL_TIM_IC_CaptureCallback>
 800474e:	e007      	b.n	8004760 <HAL_TIM_IRQHandler+0xf8>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004750:	687b      	ldr	r3, [r7, #4]
 8004752:	0018      	movs	r0, r3
 8004754:	f000 f898 	bl	8004888 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004758:	687b      	ldr	r3, [r7, #4]
 800475a:	0018      	movs	r0, r3
 800475c:	f000 f8a4 	bl	80048a8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004760:	687b      	ldr	r3, [r7, #4]
 8004762:	2200      	movs	r2, #0
 8004764:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8004766:	68bb      	ldr	r3, [r7, #8]
 8004768:	2210      	movs	r2, #16
 800476a:	4013      	ands	r3, r2
 800476c:	d022      	beq.n	80047b4 <HAL_TIM_IRQHandler+0x14c>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 800476e:	68fb      	ldr	r3, [r7, #12]
 8004770:	2210      	movs	r2, #16
 8004772:	4013      	ands	r3, r2
 8004774:	d01e      	beq.n	80047b4 <HAL_TIM_IRQHandler+0x14c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8004776:	687b      	ldr	r3, [r7, #4]
 8004778:	681b      	ldr	r3, [r3, #0]
 800477a:	2211      	movs	r2, #17
 800477c:	4252      	negs	r2, r2
 800477e:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8004780:	687b      	ldr	r3, [r7, #4]
 8004782:	2208      	movs	r2, #8
 8004784:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8004786:	687b      	ldr	r3, [r7, #4]
 8004788:	681b      	ldr	r3, [r3, #0]
 800478a:	69da      	ldr	r2, [r3, #28]
 800478c:	23c0      	movs	r3, #192	@ 0xc0
 800478e:	009b      	lsls	r3, r3, #2
 8004790:	4013      	ands	r3, r2
 8004792:	d004      	beq.n	800479e <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004794:	687b      	ldr	r3, [r7, #4]
 8004796:	0018      	movs	r0, r3
 8004798:	f000 f87e 	bl	8004898 <HAL_TIM_IC_CaptureCallback>
 800479c:	e007      	b.n	80047ae <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800479e:	687b      	ldr	r3, [r7, #4]
 80047a0:	0018      	movs	r0, r3
 80047a2:	f000 f871 	bl	8004888 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80047a6:	687b      	ldr	r3, [r7, #4]
 80047a8:	0018      	movs	r0, r3
 80047aa:	f000 f87d 	bl	80048a8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80047ae:	687b      	ldr	r3, [r7, #4]
 80047b0:	2200      	movs	r2, #0
 80047b2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 80047b4:	68bb      	ldr	r3, [r7, #8]
 80047b6:	2201      	movs	r2, #1
 80047b8:	4013      	ands	r3, r2
 80047ba:	d00c      	beq.n	80047d6 <HAL_TIM_IRQHandler+0x16e>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 80047bc:	68fb      	ldr	r3, [r7, #12]
 80047be:	2201      	movs	r2, #1
 80047c0:	4013      	ands	r3, r2
 80047c2:	d008      	beq.n	80047d6 <HAL_TIM_IRQHandler+0x16e>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 80047c4:	687b      	ldr	r3, [r7, #4]
 80047c6:	681b      	ldr	r3, [r3, #0]
 80047c8:	2202      	movs	r2, #2
 80047ca:	4252      	negs	r2, r2
 80047cc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80047ce:	687b      	ldr	r3, [r7, #4]
 80047d0:	0018      	movs	r0, r3
 80047d2:	f000 f851 	bl	8004878 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 80047d6:	68bb      	ldr	r3, [r7, #8]
 80047d8:	2280      	movs	r2, #128	@ 0x80
 80047da:	4013      	ands	r3, r2
 80047dc:	d104      	bne.n	80047e8 <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 80047de:	68ba      	ldr	r2, [r7, #8]
 80047e0:	2380      	movs	r3, #128	@ 0x80
 80047e2:	019b      	lsls	r3, r3, #6
 80047e4:	4013      	ands	r3, r2
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 80047e6:	d00b      	beq.n	8004800 <HAL_TIM_IRQHandler+0x198>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80047e8:	68fb      	ldr	r3, [r7, #12]
 80047ea:	2280      	movs	r2, #128	@ 0x80
 80047ec:	4013      	ands	r3, r2
 80047ee:	d007      	beq.n	8004800 <HAL_TIM_IRQHandler+0x198>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 80047f0:	687b      	ldr	r3, [r7, #4]
 80047f2:	681b      	ldr	r3, [r3, #0]
 80047f4:	4a1e      	ldr	r2, [pc, #120]	@ (8004870 <HAL_TIM_IRQHandler+0x208>)
 80047f6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80047f8:	687b      	ldr	r3, [r7, #4]
 80047fa:	0018      	movs	r0, r3
 80047fc:	f000 f8f0 	bl	80049e0 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 8004800:	68ba      	ldr	r2, [r7, #8]
 8004802:	2380      	movs	r3, #128	@ 0x80
 8004804:	005b      	lsls	r3, r3, #1
 8004806:	4013      	ands	r3, r2
 8004808:	d00b      	beq.n	8004822 <HAL_TIM_IRQHandler+0x1ba>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800480a:	68fb      	ldr	r3, [r7, #12]
 800480c:	2280      	movs	r2, #128	@ 0x80
 800480e:	4013      	ands	r3, r2
 8004810:	d007      	beq.n	8004822 <HAL_TIM_IRQHandler+0x1ba>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8004812:	687b      	ldr	r3, [r7, #4]
 8004814:	681b      	ldr	r3, [r3, #0]
 8004816:	4a17      	ldr	r2, [pc, #92]	@ (8004874 <HAL_TIM_IRQHandler+0x20c>)
 8004818:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 800481a:	687b      	ldr	r3, [r7, #4]
 800481c:	0018      	movs	r0, r3
 800481e:	f000 f8e7 	bl	80049f0 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8004822:	68bb      	ldr	r3, [r7, #8]
 8004824:	2240      	movs	r2, #64	@ 0x40
 8004826:	4013      	ands	r3, r2
 8004828:	d00c      	beq.n	8004844 <HAL_TIM_IRQHandler+0x1dc>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 800482a:	68fb      	ldr	r3, [r7, #12]
 800482c:	2240      	movs	r2, #64	@ 0x40
 800482e:	4013      	ands	r3, r2
 8004830:	d008      	beq.n	8004844 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8004832:	687b      	ldr	r3, [r7, #4]
 8004834:	681b      	ldr	r3, [r3, #0]
 8004836:	2241      	movs	r2, #65	@ 0x41
 8004838:	4252      	negs	r2, r2
 800483a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800483c:	687b      	ldr	r3, [r7, #4]
 800483e:	0018      	movs	r0, r3
 8004840:	f000 f83a 	bl	80048b8 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8004844:	68bb      	ldr	r3, [r7, #8]
 8004846:	2220      	movs	r2, #32
 8004848:	4013      	ands	r3, r2
 800484a:	d00c      	beq.n	8004866 <HAL_TIM_IRQHandler+0x1fe>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 800484c:	68fb      	ldr	r3, [r7, #12]
 800484e:	2220      	movs	r2, #32
 8004850:	4013      	ands	r3, r2
 8004852:	d008      	beq.n	8004866 <HAL_TIM_IRQHandler+0x1fe>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8004854:	687b      	ldr	r3, [r7, #4]
 8004856:	681b      	ldr	r3, [r3, #0]
 8004858:	2221      	movs	r2, #33	@ 0x21
 800485a:	4252      	negs	r2, r2
 800485c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800485e:	687b      	ldr	r3, [r7, #4]
 8004860:	0018      	movs	r0, r3
 8004862:	f000 f8b5 	bl	80049d0 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8004866:	46c0      	nop			@ (mov r8, r8)
 8004868:	46bd      	mov	sp, r7
 800486a:	b004      	add	sp, #16
 800486c:	bd80      	pop	{r7, pc}
 800486e:	46c0      	nop			@ (mov r8, r8)
 8004870:	ffffdf7f 	.word	0xffffdf7f
 8004874:	fffffeff 	.word	0xfffffeff

08004878 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8004878:	b580      	push	{r7, lr}
 800487a:	b082      	sub	sp, #8
 800487c:	af00      	add	r7, sp, #0
 800487e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 8004880:	46c0      	nop			@ (mov r8, r8)
 8004882:	46bd      	mov	sp, r7
 8004884:	b002      	add	sp, #8
 8004886:	bd80      	pop	{r7, pc}

08004888 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8004888:	b580      	push	{r7, lr}
 800488a:	b082      	sub	sp, #8
 800488c:	af00      	add	r7, sp, #0
 800488e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8004890:	46c0      	nop			@ (mov r8, r8)
 8004892:	46bd      	mov	sp, r7
 8004894:	b002      	add	sp, #8
 8004896:	bd80      	pop	{r7, pc}

08004898 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8004898:	b580      	push	{r7, lr}
 800489a:	b082      	sub	sp, #8
 800489c:	af00      	add	r7, sp, #0
 800489e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80048a0:	46c0      	nop			@ (mov r8, r8)
 80048a2:	46bd      	mov	sp, r7
 80048a4:	b002      	add	sp, #8
 80048a6:	bd80      	pop	{r7, pc}

080048a8 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80048a8:	b580      	push	{r7, lr}
 80048aa:	b082      	sub	sp, #8
 80048ac:	af00      	add	r7, sp, #0
 80048ae:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80048b0:	46c0      	nop			@ (mov r8, r8)
 80048b2:	46bd      	mov	sp, r7
 80048b4:	b002      	add	sp, #8
 80048b6:	bd80      	pop	{r7, pc}

080048b8 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80048b8:	b580      	push	{r7, lr}
 80048ba:	b082      	sub	sp, #8
 80048bc:	af00      	add	r7, sp, #0
 80048be:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80048c0:	46c0      	nop			@ (mov r8, r8)
 80048c2:	46bd      	mov	sp, r7
 80048c4:	b002      	add	sp, #8
 80048c6:	bd80      	pop	{r7, pc}

080048c8 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80048c8:	b580      	push	{r7, lr}
 80048ca:	b084      	sub	sp, #16
 80048cc:	af00      	add	r7, sp, #0
 80048ce:	6078      	str	r0, [r7, #4]
 80048d0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80048d2:	687b      	ldr	r3, [r7, #4]
 80048d4:	681b      	ldr	r3, [r3, #0]
 80048d6:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80048d8:	687b      	ldr	r3, [r7, #4]
 80048da:	4a37      	ldr	r2, [pc, #220]	@ (80049b8 <TIM_Base_SetConfig+0xf0>)
 80048dc:	4293      	cmp	r3, r2
 80048de:	d008      	beq.n	80048f2 <TIM_Base_SetConfig+0x2a>
 80048e0:	687a      	ldr	r2, [r7, #4]
 80048e2:	2380      	movs	r3, #128	@ 0x80
 80048e4:	05db      	lsls	r3, r3, #23
 80048e6:	429a      	cmp	r2, r3
 80048e8:	d003      	beq.n	80048f2 <TIM_Base_SetConfig+0x2a>
 80048ea:	687b      	ldr	r3, [r7, #4]
 80048ec:	4a33      	ldr	r2, [pc, #204]	@ (80049bc <TIM_Base_SetConfig+0xf4>)
 80048ee:	4293      	cmp	r3, r2
 80048f0:	d108      	bne.n	8004904 <TIM_Base_SetConfig+0x3c>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80048f2:	68fb      	ldr	r3, [r7, #12]
 80048f4:	2270      	movs	r2, #112	@ 0x70
 80048f6:	4393      	bics	r3, r2
 80048f8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80048fa:	683b      	ldr	r3, [r7, #0]
 80048fc:	685b      	ldr	r3, [r3, #4]
 80048fe:	68fa      	ldr	r2, [r7, #12]
 8004900:	4313      	orrs	r3, r2
 8004902:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004904:	687b      	ldr	r3, [r7, #4]
 8004906:	4a2c      	ldr	r2, [pc, #176]	@ (80049b8 <TIM_Base_SetConfig+0xf0>)
 8004908:	4293      	cmp	r3, r2
 800490a:	d014      	beq.n	8004936 <TIM_Base_SetConfig+0x6e>
 800490c:	687a      	ldr	r2, [r7, #4]
 800490e:	2380      	movs	r3, #128	@ 0x80
 8004910:	05db      	lsls	r3, r3, #23
 8004912:	429a      	cmp	r2, r3
 8004914:	d00f      	beq.n	8004936 <TIM_Base_SetConfig+0x6e>
 8004916:	687b      	ldr	r3, [r7, #4]
 8004918:	4a28      	ldr	r2, [pc, #160]	@ (80049bc <TIM_Base_SetConfig+0xf4>)
 800491a:	4293      	cmp	r3, r2
 800491c:	d00b      	beq.n	8004936 <TIM_Base_SetConfig+0x6e>
 800491e:	687b      	ldr	r3, [r7, #4]
 8004920:	4a27      	ldr	r2, [pc, #156]	@ (80049c0 <TIM_Base_SetConfig+0xf8>)
 8004922:	4293      	cmp	r3, r2
 8004924:	d007      	beq.n	8004936 <TIM_Base_SetConfig+0x6e>
 8004926:	687b      	ldr	r3, [r7, #4]
 8004928:	4a26      	ldr	r2, [pc, #152]	@ (80049c4 <TIM_Base_SetConfig+0xfc>)
 800492a:	4293      	cmp	r3, r2
 800492c:	d003      	beq.n	8004936 <TIM_Base_SetConfig+0x6e>
 800492e:	687b      	ldr	r3, [r7, #4]
 8004930:	4a25      	ldr	r2, [pc, #148]	@ (80049c8 <TIM_Base_SetConfig+0x100>)
 8004932:	4293      	cmp	r3, r2
 8004934:	d108      	bne.n	8004948 <TIM_Base_SetConfig+0x80>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8004936:	68fb      	ldr	r3, [r7, #12]
 8004938:	4a24      	ldr	r2, [pc, #144]	@ (80049cc <TIM_Base_SetConfig+0x104>)
 800493a:	4013      	ands	r3, r2
 800493c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800493e:	683b      	ldr	r3, [r7, #0]
 8004940:	68db      	ldr	r3, [r3, #12]
 8004942:	68fa      	ldr	r2, [r7, #12]
 8004944:	4313      	orrs	r3, r2
 8004946:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004948:	68fb      	ldr	r3, [r7, #12]
 800494a:	2280      	movs	r2, #128	@ 0x80
 800494c:	4393      	bics	r3, r2
 800494e:	001a      	movs	r2, r3
 8004950:	683b      	ldr	r3, [r7, #0]
 8004952:	695b      	ldr	r3, [r3, #20]
 8004954:	4313      	orrs	r3, r2
 8004956:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8004958:	687b      	ldr	r3, [r7, #4]
 800495a:	68fa      	ldr	r2, [r7, #12]
 800495c:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800495e:	683b      	ldr	r3, [r7, #0]
 8004960:	689a      	ldr	r2, [r3, #8]
 8004962:	687b      	ldr	r3, [r7, #4]
 8004964:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8004966:	683b      	ldr	r3, [r7, #0]
 8004968:	681a      	ldr	r2, [r3, #0]
 800496a:	687b      	ldr	r3, [r7, #4]
 800496c:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800496e:	687b      	ldr	r3, [r7, #4]
 8004970:	4a11      	ldr	r2, [pc, #68]	@ (80049b8 <TIM_Base_SetConfig+0xf0>)
 8004972:	4293      	cmp	r3, r2
 8004974:	d007      	beq.n	8004986 <TIM_Base_SetConfig+0xbe>
 8004976:	687b      	ldr	r3, [r7, #4]
 8004978:	4a12      	ldr	r2, [pc, #72]	@ (80049c4 <TIM_Base_SetConfig+0xfc>)
 800497a:	4293      	cmp	r3, r2
 800497c:	d003      	beq.n	8004986 <TIM_Base_SetConfig+0xbe>
 800497e:	687b      	ldr	r3, [r7, #4]
 8004980:	4a11      	ldr	r2, [pc, #68]	@ (80049c8 <TIM_Base_SetConfig+0x100>)
 8004982:	4293      	cmp	r3, r2
 8004984:	d103      	bne.n	800498e <TIM_Base_SetConfig+0xc6>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004986:	683b      	ldr	r3, [r7, #0]
 8004988:	691a      	ldr	r2, [r3, #16]
 800498a:	687b      	ldr	r3, [r7, #4]
 800498c:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800498e:	687b      	ldr	r3, [r7, #4]
 8004990:	2201      	movs	r2, #1
 8004992:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8004994:	687b      	ldr	r3, [r7, #4]
 8004996:	691b      	ldr	r3, [r3, #16]
 8004998:	2201      	movs	r2, #1
 800499a:	4013      	ands	r3, r2
 800499c:	2b01      	cmp	r3, #1
 800499e:	d106      	bne.n	80049ae <TIM_Base_SetConfig+0xe6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 80049a0:	687b      	ldr	r3, [r7, #4]
 80049a2:	691b      	ldr	r3, [r3, #16]
 80049a4:	2201      	movs	r2, #1
 80049a6:	4393      	bics	r3, r2
 80049a8:	001a      	movs	r2, r3
 80049aa:	687b      	ldr	r3, [r7, #4]
 80049ac:	611a      	str	r2, [r3, #16]
  }
}
 80049ae:	46c0      	nop			@ (mov r8, r8)
 80049b0:	46bd      	mov	sp, r7
 80049b2:	b004      	add	sp, #16
 80049b4:	bd80      	pop	{r7, pc}
 80049b6:	46c0      	nop			@ (mov r8, r8)
 80049b8:	40012c00 	.word	0x40012c00
 80049bc:	40000400 	.word	0x40000400
 80049c0:	40002000 	.word	0x40002000
 80049c4:	40014400 	.word	0x40014400
 80049c8:	40014800 	.word	0x40014800
 80049cc:	fffffcff 	.word	0xfffffcff

080049d0 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80049d0:	b580      	push	{r7, lr}
 80049d2:	b082      	sub	sp, #8
 80049d4:	af00      	add	r7, sp, #0
 80049d6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80049d8:	46c0      	nop			@ (mov r8, r8)
 80049da:	46bd      	mov	sp, r7
 80049dc:	b002      	add	sp, #8
 80049de:	bd80      	pop	{r7, pc}

080049e0 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80049e0:	b580      	push	{r7, lr}
 80049e2:	b082      	sub	sp, #8
 80049e4:	af00      	add	r7, sp, #0
 80049e6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80049e8:	46c0      	nop			@ (mov r8, r8)
 80049ea:	46bd      	mov	sp, r7
 80049ec:	b002      	add	sp, #8
 80049ee:	bd80      	pop	{r7, pc}

080049f0 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 80049f0:	b580      	push	{r7, lr}
 80049f2:	b082      	sub	sp, #8
 80049f4:	af00      	add	r7, sp, #0
 80049f6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 80049f8:	46c0      	nop			@ (mov r8, r8)
 80049fa:	46bd      	mov	sp, r7
 80049fc:	b002      	add	sp, #8
 80049fe:	bd80      	pop	{r7, pc}

08004a00 <memset>:
 8004a00:	0003      	movs	r3, r0
 8004a02:	1882      	adds	r2, r0, r2
 8004a04:	4293      	cmp	r3, r2
 8004a06:	d100      	bne.n	8004a0a <memset+0xa>
 8004a08:	4770      	bx	lr
 8004a0a:	7019      	strb	r1, [r3, #0]
 8004a0c:	3301      	adds	r3, #1
 8004a0e:	e7f9      	b.n	8004a04 <memset+0x4>

08004a10 <__libc_init_array>:
 8004a10:	b570      	push	{r4, r5, r6, lr}
 8004a12:	2600      	movs	r6, #0
 8004a14:	4c0c      	ldr	r4, [pc, #48]	@ (8004a48 <__libc_init_array+0x38>)
 8004a16:	4d0d      	ldr	r5, [pc, #52]	@ (8004a4c <__libc_init_array+0x3c>)
 8004a18:	1b64      	subs	r4, r4, r5
 8004a1a:	10a4      	asrs	r4, r4, #2
 8004a1c:	42a6      	cmp	r6, r4
 8004a1e:	d109      	bne.n	8004a34 <__libc_init_array+0x24>
 8004a20:	2600      	movs	r6, #0
 8004a22:	f000 ffe3 	bl	80059ec <_init>
 8004a26:	4c0a      	ldr	r4, [pc, #40]	@ (8004a50 <__libc_init_array+0x40>)
 8004a28:	4d0a      	ldr	r5, [pc, #40]	@ (8004a54 <__libc_init_array+0x44>)
 8004a2a:	1b64      	subs	r4, r4, r5
 8004a2c:	10a4      	asrs	r4, r4, #2
 8004a2e:	42a6      	cmp	r6, r4
 8004a30:	d105      	bne.n	8004a3e <__libc_init_array+0x2e>
 8004a32:	bd70      	pop	{r4, r5, r6, pc}
 8004a34:	00b3      	lsls	r3, r6, #2
 8004a36:	58eb      	ldr	r3, [r5, r3]
 8004a38:	4798      	blx	r3
 8004a3a:	3601      	adds	r6, #1
 8004a3c:	e7ee      	b.n	8004a1c <__libc_init_array+0xc>
 8004a3e:	00b3      	lsls	r3, r6, #2
 8004a40:	58eb      	ldr	r3, [r5, r3]
 8004a42:	4798      	blx	r3
 8004a44:	3601      	adds	r6, #1
 8004a46:	e7f2      	b.n	8004a2e <__libc_init_array+0x1e>
 8004a48:	08005c60 	.word	0x08005c60
 8004a4c:	08005c60 	.word	0x08005c60
 8004a50:	08005c64 	.word	0x08005c64
 8004a54:	08005c60 	.word	0x08005c60

08004a58 <sin>:
 8004a58:	b530      	push	{r4, r5, lr}
 8004a5a:	4a1f      	ldr	r2, [pc, #124]	@ (8004ad8 <sin+0x80>)
 8004a5c:	004b      	lsls	r3, r1, #1
 8004a5e:	b087      	sub	sp, #28
 8004a60:	085b      	lsrs	r3, r3, #1
 8004a62:	4293      	cmp	r3, r2
 8004a64:	d806      	bhi.n	8004a74 <sin+0x1c>
 8004a66:	2300      	movs	r3, #0
 8004a68:	2200      	movs	r2, #0
 8004a6a:	9300      	str	r3, [sp, #0]
 8004a6c:	2300      	movs	r3, #0
 8004a6e:	f000 f8f7 	bl	8004c60 <__kernel_sin>
 8004a72:	e006      	b.n	8004a82 <sin+0x2a>
 8004a74:	4a19      	ldr	r2, [pc, #100]	@ (8004adc <sin+0x84>)
 8004a76:	4293      	cmp	r3, r2
 8004a78:	d905      	bls.n	8004a86 <sin+0x2e>
 8004a7a:	0002      	movs	r2, r0
 8004a7c:	000b      	movs	r3, r1
 8004a7e:	f7fc ff83 	bl	8001988 <__aeabi_dsub>
 8004a82:	b007      	add	sp, #28
 8004a84:	bd30      	pop	{r4, r5, pc}
 8004a86:	aa02      	add	r2, sp, #8
 8004a88:	f000 f996 	bl	8004db8 <__ieee754_rem_pio2>
 8004a8c:	9c04      	ldr	r4, [sp, #16]
 8004a8e:	9d05      	ldr	r5, [sp, #20]
 8004a90:	2303      	movs	r3, #3
 8004a92:	4003      	ands	r3, r0
 8004a94:	9802      	ldr	r0, [sp, #8]
 8004a96:	9903      	ldr	r1, [sp, #12]
 8004a98:	2b01      	cmp	r3, #1
 8004a9a:	d008      	beq.n	8004aae <sin+0x56>
 8004a9c:	2b02      	cmp	r3, #2
 8004a9e:	d00b      	beq.n	8004ab8 <sin+0x60>
 8004aa0:	2b00      	cmp	r3, #0
 8004aa2:	d113      	bne.n	8004acc <sin+0x74>
 8004aa4:	3301      	adds	r3, #1
 8004aa6:	9300      	str	r3, [sp, #0]
 8004aa8:	0022      	movs	r2, r4
 8004aaa:	002b      	movs	r3, r5
 8004aac:	e7df      	b.n	8004a6e <sin+0x16>
 8004aae:	0022      	movs	r2, r4
 8004ab0:	002b      	movs	r3, r5
 8004ab2:	f000 f815 	bl	8004ae0 <__kernel_cos>
 8004ab6:	e7e4      	b.n	8004a82 <sin+0x2a>
 8004ab8:	2301      	movs	r3, #1
 8004aba:	0022      	movs	r2, r4
 8004abc:	9300      	str	r3, [sp, #0]
 8004abe:	002b      	movs	r3, r5
 8004ac0:	f000 f8ce 	bl	8004c60 <__kernel_sin>
 8004ac4:	2380      	movs	r3, #128	@ 0x80
 8004ac6:	061b      	lsls	r3, r3, #24
 8004ac8:	18c9      	adds	r1, r1, r3
 8004aca:	e7da      	b.n	8004a82 <sin+0x2a>
 8004acc:	0022      	movs	r2, r4
 8004ace:	002b      	movs	r3, r5
 8004ad0:	f000 f806 	bl	8004ae0 <__kernel_cos>
 8004ad4:	e7f6      	b.n	8004ac4 <sin+0x6c>
 8004ad6:	46c0      	nop			@ (mov r8, r8)
 8004ad8:	3fe921fb 	.word	0x3fe921fb
 8004adc:	7fefffff 	.word	0x7fefffff

08004ae0 <__kernel_cos>:
 8004ae0:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004ae2:	b087      	sub	sp, #28
 8004ae4:	9204      	str	r2, [sp, #16]
 8004ae6:	9305      	str	r3, [sp, #20]
 8004ae8:	004b      	lsls	r3, r1, #1
 8004aea:	085b      	lsrs	r3, r3, #1
 8004aec:	9301      	str	r3, [sp, #4]
 8004aee:	23f9      	movs	r3, #249	@ 0xf9
 8004af0:	9a01      	ldr	r2, [sp, #4]
 8004af2:	0004      	movs	r4, r0
 8004af4:	000d      	movs	r5, r1
 8004af6:	059b      	lsls	r3, r3, #22
 8004af8:	429a      	cmp	r2, r3
 8004afa:	d204      	bcs.n	8004b06 <__kernel_cos+0x26>
 8004afc:	f7fd fae0 	bl	80020c0 <__aeabi_d2iz>
 8004b00:	2800      	cmp	r0, #0
 8004b02:	d100      	bne.n	8004b06 <__kernel_cos+0x26>
 8004b04:	e084      	b.n	8004c10 <__kernel_cos+0x130>
 8004b06:	0022      	movs	r2, r4
 8004b08:	002b      	movs	r3, r5
 8004b0a:	0020      	movs	r0, r4
 8004b0c:	0029      	movs	r1, r5
 8004b0e:	f7fc fc73 	bl	80013f8 <__aeabi_dmul>
 8004b12:	2200      	movs	r2, #0
 8004b14:	4b40      	ldr	r3, [pc, #256]	@ (8004c18 <__kernel_cos+0x138>)
 8004b16:	0006      	movs	r6, r0
 8004b18:	000f      	movs	r7, r1
 8004b1a:	f7fc fc6d 	bl	80013f8 <__aeabi_dmul>
 8004b1e:	4a3f      	ldr	r2, [pc, #252]	@ (8004c1c <__kernel_cos+0x13c>)
 8004b20:	9002      	str	r0, [sp, #8]
 8004b22:	9103      	str	r1, [sp, #12]
 8004b24:	4b3e      	ldr	r3, [pc, #248]	@ (8004c20 <__kernel_cos+0x140>)
 8004b26:	0030      	movs	r0, r6
 8004b28:	0039      	movs	r1, r7
 8004b2a:	f7fc fc65 	bl	80013f8 <__aeabi_dmul>
 8004b2e:	4a3d      	ldr	r2, [pc, #244]	@ (8004c24 <__kernel_cos+0x144>)
 8004b30:	4b3d      	ldr	r3, [pc, #244]	@ (8004c28 <__kernel_cos+0x148>)
 8004b32:	f7fb fcb9 	bl	80004a8 <__aeabi_dadd>
 8004b36:	0032      	movs	r2, r6
 8004b38:	003b      	movs	r3, r7
 8004b3a:	f7fc fc5d 	bl	80013f8 <__aeabi_dmul>
 8004b3e:	4a3b      	ldr	r2, [pc, #236]	@ (8004c2c <__kernel_cos+0x14c>)
 8004b40:	4b3b      	ldr	r3, [pc, #236]	@ (8004c30 <__kernel_cos+0x150>)
 8004b42:	f7fc ff21 	bl	8001988 <__aeabi_dsub>
 8004b46:	0032      	movs	r2, r6
 8004b48:	003b      	movs	r3, r7
 8004b4a:	f7fc fc55 	bl	80013f8 <__aeabi_dmul>
 8004b4e:	4a39      	ldr	r2, [pc, #228]	@ (8004c34 <__kernel_cos+0x154>)
 8004b50:	4b39      	ldr	r3, [pc, #228]	@ (8004c38 <__kernel_cos+0x158>)
 8004b52:	f7fb fca9 	bl	80004a8 <__aeabi_dadd>
 8004b56:	0032      	movs	r2, r6
 8004b58:	003b      	movs	r3, r7
 8004b5a:	f7fc fc4d 	bl	80013f8 <__aeabi_dmul>
 8004b5e:	4a37      	ldr	r2, [pc, #220]	@ (8004c3c <__kernel_cos+0x15c>)
 8004b60:	4b37      	ldr	r3, [pc, #220]	@ (8004c40 <__kernel_cos+0x160>)
 8004b62:	f7fc ff11 	bl	8001988 <__aeabi_dsub>
 8004b66:	0032      	movs	r2, r6
 8004b68:	003b      	movs	r3, r7
 8004b6a:	f7fc fc45 	bl	80013f8 <__aeabi_dmul>
 8004b6e:	4a35      	ldr	r2, [pc, #212]	@ (8004c44 <__kernel_cos+0x164>)
 8004b70:	4b35      	ldr	r3, [pc, #212]	@ (8004c48 <__kernel_cos+0x168>)
 8004b72:	f7fb fc99 	bl	80004a8 <__aeabi_dadd>
 8004b76:	0032      	movs	r2, r6
 8004b78:	003b      	movs	r3, r7
 8004b7a:	f7fc fc3d 	bl	80013f8 <__aeabi_dmul>
 8004b7e:	0032      	movs	r2, r6
 8004b80:	003b      	movs	r3, r7
 8004b82:	f7fc fc39 	bl	80013f8 <__aeabi_dmul>
 8004b86:	9a04      	ldr	r2, [sp, #16]
 8004b88:	9b05      	ldr	r3, [sp, #20]
 8004b8a:	0006      	movs	r6, r0
 8004b8c:	000f      	movs	r7, r1
 8004b8e:	0020      	movs	r0, r4
 8004b90:	0029      	movs	r1, r5
 8004b92:	f7fc fc31 	bl	80013f8 <__aeabi_dmul>
 8004b96:	0002      	movs	r2, r0
 8004b98:	000b      	movs	r3, r1
 8004b9a:	0030      	movs	r0, r6
 8004b9c:	0039      	movs	r1, r7
 8004b9e:	f7fc fef3 	bl	8001988 <__aeabi_dsub>
 8004ba2:	4b2a      	ldr	r3, [pc, #168]	@ (8004c4c <__kernel_cos+0x16c>)
 8004ba4:	9a01      	ldr	r2, [sp, #4]
 8004ba6:	9004      	str	r0, [sp, #16]
 8004ba8:	9105      	str	r1, [sp, #20]
 8004baa:	429a      	cmp	r2, r3
 8004bac:	d80d      	bhi.n	8004bca <__kernel_cos+0xea>
 8004bae:	0002      	movs	r2, r0
 8004bb0:	000b      	movs	r3, r1
 8004bb2:	9802      	ldr	r0, [sp, #8]
 8004bb4:	9903      	ldr	r1, [sp, #12]
 8004bb6:	f7fc fee7 	bl	8001988 <__aeabi_dsub>
 8004bba:	0002      	movs	r2, r0
 8004bbc:	2000      	movs	r0, #0
 8004bbe:	000b      	movs	r3, r1
 8004bc0:	4923      	ldr	r1, [pc, #140]	@ (8004c50 <__kernel_cos+0x170>)
 8004bc2:	f7fc fee1 	bl	8001988 <__aeabi_dsub>
 8004bc6:	b007      	add	sp, #28
 8004bc8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004bca:	4b22      	ldr	r3, [pc, #136]	@ (8004c54 <__kernel_cos+0x174>)
 8004bcc:	9a01      	ldr	r2, [sp, #4]
 8004bce:	2600      	movs	r6, #0
 8004bd0:	429a      	cmp	r2, r3
 8004bd2:	d81b      	bhi.n	8004c0c <__kernel_cos+0x12c>
 8004bd4:	0013      	movs	r3, r2
 8004bd6:	4a20      	ldr	r2, [pc, #128]	@ (8004c58 <__kernel_cos+0x178>)
 8004bd8:	4694      	mov	ip, r2
 8004bda:	4463      	add	r3, ip
 8004bdc:	001f      	movs	r7, r3
 8004bde:	0032      	movs	r2, r6
 8004be0:	003b      	movs	r3, r7
 8004be2:	2000      	movs	r0, #0
 8004be4:	491a      	ldr	r1, [pc, #104]	@ (8004c50 <__kernel_cos+0x170>)
 8004be6:	f7fc fecf 	bl	8001988 <__aeabi_dsub>
 8004bea:	0032      	movs	r2, r6
 8004bec:	0004      	movs	r4, r0
 8004bee:	000d      	movs	r5, r1
 8004bf0:	9802      	ldr	r0, [sp, #8]
 8004bf2:	9903      	ldr	r1, [sp, #12]
 8004bf4:	003b      	movs	r3, r7
 8004bf6:	f7fc fec7 	bl	8001988 <__aeabi_dsub>
 8004bfa:	9a04      	ldr	r2, [sp, #16]
 8004bfc:	9b05      	ldr	r3, [sp, #20]
 8004bfe:	f7fc fec3 	bl	8001988 <__aeabi_dsub>
 8004c02:	0002      	movs	r2, r0
 8004c04:	000b      	movs	r3, r1
 8004c06:	0020      	movs	r0, r4
 8004c08:	0029      	movs	r1, r5
 8004c0a:	e7da      	b.n	8004bc2 <__kernel_cos+0xe2>
 8004c0c:	4f13      	ldr	r7, [pc, #76]	@ (8004c5c <__kernel_cos+0x17c>)
 8004c0e:	e7e6      	b.n	8004bde <__kernel_cos+0xfe>
 8004c10:	2000      	movs	r0, #0
 8004c12:	490f      	ldr	r1, [pc, #60]	@ (8004c50 <__kernel_cos+0x170>)
 8004c14:	e7d7      	b.n	8004bc6 <__kernel_cos+0xe6>
 8004c16:	46c0      	nop			@ (mov r8, r8)
 8004c18:	3fe00000 	.word	0x3fe00000
 8004c1c:	be8838d4 	.word	0xbe8838d4
 8004c20:	bda8fae9 	.word	0xbda8fae9
 8004c24:	bdb4b1c4 	.word	0xbdb4b1c4
 8004c28:	3e21ee9e 	.word	0x3e21ee9e
 8004c2c:	809c52ad 	.word	0x809c52ad
 8004c30:	3e927e4f 	.word	0x3e927e4f
 8004c34:	19cb1590 	.word	0x19cb1590
 8004c38:	3efa01a0 	.word	0x3efa01a0
 8004c3c:	16c15177 	.word	0x16c15177
 8004c40:	3f56c16c 	.word	0x3f56c16c
 8004c44:	5555554c 	.word	0x5555554c
 8004c48:	3fa55555 	.word	0x3fa55555
 8004c4c:	3fd33332 	.word	0x3fd33332
 8004c50:	3ff00000 	.word	0x3ff00000
 8004c54:	3fe90000 	.word	0x3fe90000
 8004c58:	ffe00000 	.word	0xffe00000
 8004c5c:	3fd20000 	.word	0x3fd20000

08004c60 <__kernel_sin>:
 8004c60:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004c62:	b089      	sub	sp, #36	@ 0x24
 8004c64:	9202      	str	r2, [sp, #8]
 8004c66:	9303      	str	r3, [sp, #12]
 8004c68:	22f9      	movs	r2, #249	@ 0xf9
 8004c6a:	004b      	lsls	r3, r1, #1
 8004c6c:	0006      	movs	r6, r0
 8004c6e:	000f      	movs	r7, r1
 8004c70:	085b      	lsrs	r3, r3, #1
 8004c72:	0592      	lsls	r2, r2, #22
 8004c74:	4293      	cmp	r3, r2
 8004c76:	d203      	bcs.n	8004c80 <__kernel_sin+0x20>
 8004c78:	f7fd fa22 	bl	80020c0 <__aeabi_d2iz>
 8004c7c:	2800      	cmp	r0, #0
 8004c7e:	d04c      	beq.n	8004d1a <__kernel_sin+0xba>
 8004c80:	0032      	movs	r2, r6
 8004c82:	003b      	movs	r3, r7
 8004c84:	0030      	movs	r0, r6
 8004c86:	0039      	movs	r1, r7
 8004c88:	f7fc fbb6 	bl	80013f8 <__aeabi_dmul>
 8004c8c:	0004      	movs	r4, r0
 8004c8e:	000d      	movs	r5, r1
 8004c90:	0002      	movs	r2, r0
 8004c92:	000b      	movs	r3, r1
 8004c94:	0030      	movs	r0, r6
 8004c96:	0039      	movs	r1, r7
 8004c98:	f7fc fbae 	bl	80013f8 <__aeabi_dmul>
 8004c9c:	4a39      	ldr	r2, [pc, #228]	@ (8004d84 <__kernel_sin+0x124>)
 8004c9e:	9000      	str	r0, [sp, #0]
 8004ca0:	9101      	str	r1, [sp, #4]
 8004ca2:	4b39      	ldr	r3, [pc, #228]	@ (8004d88 <__kernel_sin+0x128>)
 8004ca4:	0020      	movs	r0, r4
 8004ca6:	0029      	movs	r1, r5
 8004ca8:	f7fc fba6 	bl	80013f8 <__aeabi_dmul>
 8004cac:	4a37      	ldr	r2, [pc, #220]	@ (8004d8c <__kernel_sin+0x12c>)
 8004cae:	4b38      	ldr	r3, [pc, #224]	@ (8004d90 <__kernel_sin+0x130>)
 8004cb0:	f7fc fe6a 	bl	8001988 <__aeabi_dsub>
 8004cb4:	0022      	movs	r2, r4
 8004cb6:	002b      	movs	r3, r5
 8004cb8:	f7fc fb9e 	bl	80013f8 <__aeabi_dmul>
 8004cbc:	4a35      	ldr	r2, [pc, #212]	@ (8004d94 <__kernel_sin+0x134>)
 8004cbe:	4b36      	ldr	r3, [pc, #216]	@ (8004d98 <__kernel_sin+0x138>)
 8004cc0:	f7fb fbf2 	bl	80004a8 <__aeabi_dadd>
 8004cc4:	0022      	movs	r2, r4
 8004cc6:	002b      	movs	r3, r5
 8004cc8:	f7fc fb96 	bl	80013f8 <__aeabi_dmul>
 8004ccc:	4a33      	ldr	r2, [pc, #204]	@ (8004d9c <__kernel_sin+0x13c>)
 8004cce:	4b34      	ldr	r3, [pc, #208]	@ (8004da0 <__kernel_sin+0x140>)
 8004cd0:	f7fc fe5a 	bl	8001988 <__aeabi_dsub>
 8004cd4:	0022      	movs	r2, r4
 8004cd6:	002b      	movs	r3, r5
 8004cd8:	f7fc fb8e 	bl	80013f8 <__aeabi_dmul>
 8004cdc:	4b31      	ldr	r3, [pc, #196]	@ (8004da4 <__kernel_sin+0x144>)
 8004cde:	4a32      	ldr	r2, [pc, #200]	@ (8004da8 <__kernel_sin+0x148>)
 8004ce0:	f7fb fbe2 	bl	80004a8 <__aeabi_dadd>
 8004ce4:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8004ce6:	9004      	str	r0, [sp, #16]
 8004ce8:	9105      	str	r1, [sp, #20]
 8004cea:	2b00      	cmp	r3, #0
 8004cec:	d119      	bne.n	8004d22 <__kernel_sin+0xc2>
 8004cee:	0002      	movs	r2, r0
 8004cf0:	000b      	movs	r3, r1
 8004cf2:	0020      	movs	r0, r4
 8004cf4:	0029      	movs	r1, r5
 8004cf6:	f7fc fb7f 	bl	80013f8 <__aeabi_dmul>
 8004cfa:	4a2c      	ldr	r2, [pc, #176]	@ (8004dac <__kernel_sin+0x14c>)
 8004cfc:	4b2c      	ldr	r3, [pc, #176]	@ (8004db0 <__kernel_sin+0x150>)
 8004cfe:	f7fc fe43 	bl	8001988 <__aeabi_dsub>
 8004d02:	9a00      	ldr	r2, [sp, #0]
 8004d04:	9b01      	ldr	r3, [sp, #4]
 8004d06:	f7fc fb77 	bl	80013f8 <__aeabi_dmul>
 8004d0a:	0002      	movs	r2, r0
 8004d0c:	000b      	movs	r3, r1
 8004d0e:	0030      	movs	r0, r6
 8004d10:	0039      	movs	r1, r7
 8004d12:	f7fb fbc9 	bl	80004a8 <__aeabi_dadd>
 8004d16:	0006      	movs	r6, r0
 8004d18:	000f      	movs	r7, r1
 8004d1a:	0030      	movs	r0, r6
 8004d1c:	0039      	movs	r1, r7
 8004d1e:	b009      	add	sp, #36	@ 0x24
 8004d20:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004d22:	2200      	movs	r2, #0
 8004d24:	9802      	ldr	r0, [sp, #8]
 8004d26:	9903      	ldr	r1, [sp, #12]
 8004d28:	4b22      	ldr	r3, [pc, #136]	@ (8004db4 <__kernel_sin+0x154>)
 8004d2a:	f7fc fb65 	bl	80013f8 <__aeabi_dmul>
 8004d2e:	9a04      	ldr	r2, [sp, #16]
 8004d30:	9b05      	ldr	r3, [sp, #20]
 8004d32:	9006      	str	r0, [sp, #24]
 8004d34:	9107      	str	r1, [sp, #28]
 8004d36:	9800      	ldr	r0, [sp, #0]
 8004d38:	9901      	ldr	r1, [sp, #4]
 8004d3a:	f7fc fb5d 	bl	80013f8 <__aeabi_dmul>
 8004d3e:	0002      	movs	r2, r0
 8004d40:	000b      	movs	r3, r1
 8004d42:	9806      	ldr	r0, [sp, #24]
 8004d44:	9907      	ldr	r1, [sp, #28]
 8004d46:	f7fc fe1f 	bl	8001988 <__aeabi_dsub>
 8004d4a:	0022      	movs	r2, r4
 8004d4c:	002b      	movs	r3, r5
 8004d4e:	f7fc fb53 	bl	80013f8 <__aeabi_dmul>
 8004d52:	9a02      	ldr	r2, [sp, #8]
 8004d54:	9b03      	ldr	r3, [sp, #12]
 8004d56:	f7fc fe17 	bl	8001988 <__aeabi_dsub>
 8004d5a:	4a14      	ldr	r2, [pc, #80]	@ (8004dac <__kernel_sin+0x14c>)
 8004d5c:	0004      	movs	r4, r0
 8004d5e:	000d      	movs	r5, r1
 8004d60:	9800      	ldr	r0, [sp, #0]
 8004d62:	9901      	ldr	r1, [sp, #4]
 8004d64:	4b12      	ldr	r3, [pc, #72]	@ (8004db0 <__kernel_sin+0x150>)
 8004d66:	f7fc fb47 	bl	80013f8 <__aeabi_dmul>
 8004d6a:	0002      	movs	r2, r0
 8004d6c:	000b      	movs	r3, r1
 8004d6e:	0020      	movs	r0, r4
 8004d70:	0029      	movs	r1, r5
 8004d72:	f7fb fb99 	bl	80004a8 <__aeabi_dadd>
 8004d76:	0002      	movs	r2, r0
 8004d78:	000b      	movs	r3, r1
 8004d7a:	0030      	movs	r0, r6
 8004d7c:	0039      	movs	r1, r7
 8004d7e:	f7fc fe03 	bl	8001988 <__aeabi_dsub>
 8004d82:	e7c8      	b.n	8004d16 <__kernel_sin+0xb6>
 8004d84:	5acfd57c 	.word	0x5acfd57c
 8004d88:	3de5d93a 	.word	0x3de5d93a
 8004d8c:	8a2b9ceb 	.word	0x8a2b9ceb
 8004d90:	3e5ae5e6 	.word	0x3e5ae5e6
 8004d94:	57b1fe7d 	.word	0x57b1fe7d
 8004d98:	3ec71de3 	.word	0x3ec71de3
 8004d9c:	19c161d5 	.word	0x19c161d5
 8004da0:	3f2a01a0 	.word	0x3f2a01a0
 8004da4:	3f811111 	.word	0x3f811111
 8004da8:	1110f8a6 	.word	0x1110f8a6
 8004dac:	55555549 	.word	0x55555549
 8004db0:	3fc55555 	.word	0x3fc55555
 8004db4:	3fe00000 	.word	0x3fe00000

08004db8 <__ieee754_rem_pio2>:
 8004db8:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004dba:	4baf      	ldr	r3, [pc, #700]	@ (8005078 <__ieee754_rem_pio2+0x2c0>)
 8004dbc:	b095      	sub	sp, #84	@ 0x54
 8004dbe:	004d      	lsls	r5, r1, #1
 8004dc0:	0017      	movs	r7, r2
 8004dc2:	910d      	str	r1, [sp, #52]	@ 0x34
 8004dc4:	086d      	lsrs	r5, r5, #1
 8004dc6:	429d      	cmp	r5, r3
 8004dc8:	d807      	bhi.n	8004dda <__ieee754_rem_pio2+0x22>
 8004dca:	6010      	str	r0, [r2, #0]
 8004dcc:	6051      	str	r1, [r2, #4]
 8004dce:	2300      	movs	r3, #0
 8004dd0:	2200      	movs	r2, #0
 8004dd2:	60ba      	str	r2, [r7, #8]
 8004dd4:	60fb      	str	r3, [r7, #12]
 8004dd6:	2300      	movs	r3, #0
 8004dd8:	e024      	b.n	8004e24 <__ieee754_rem_pio2+0x6c>
 8004dda:	4ba8      	ldr	r3, [pc, #672]	@ (800507c <__ieee754_rem_pio2+0x2c4>)
 8004ddc:	429d      	cmp	r5, r3
 8004dde:	d900      	bls.n	8004de2 <__ieee754_rem_pio2+0x2a>
 8004de0:	e072      	b.n	8004ec8 <__ieee754_rem_pio2+0x110>
 8004de2:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8004de4:	4ca6      	ldr	r4, [pc, #664]	@ (8005080 <__ieee754_rem_pio2+0x2c8>)
 8004de6:	4aa7      	ldr	r2, [pc, #668]	@ (8005084 <__ieee754_rem_pio2+0x2cc>)
 8004de8:	2b00      	cmp	r3, #0
 8004dea:	dd37      	ble.n	8004e5c <__ieee754_rem_pio2+0xa4>
 8004dec:	4ba4      	ldr	r3, [pc, #656]	@ (8005080 <__ieee754_rem_pio2+0x2c8>)
 8004dee:	f7fc fdcb 	bl	8001988 <__aeabi_dsub>
 8004df2:	9002      	str	r0, [sp, #8]
 8004df4:	9103      	str	r1, [sp, #12]
 8004df6:	42a5      	cmp	r5, r4
 8004df8:	d018      	beq.n	8004e2c <__ieee754_rem_pio2+0x74>
 8004dfa:	4aa3      	ldr	r2, [pc, #652]	@ (8005088 <__ieee754_rem_pio2+0x2d0>)
 8004dfc:	4ba3      	ldr	r3, [pc, #652]	@ (800508c <__ieee754_rem_pio2+0x2d4>)
 8004dfe:	f7fc fdc3 	bl	8001988 <__aeabi_dsub>
 8004e02:	0002      	movs	r2, r0
 8004e04:	000b      	movs	r3, r1
 8004e06:	0004      	movs	r4, r0
 8004e08:	000d      	movs	r5, r1
 8004e0a:	9802      	ldr	r0, [sp, #8]
 8004e0c:	9903      	ldr	r1, [sp, #12]
 8004e0e:	f7fc fdbb 	bl	8001988 <__aeabi_dsub>
 8004e12:	4a9d      	ldr	r2, [pc, #628]	@ (8005088 <__ieee754_rem_pio2+0x2d0>)
 8004e14:	4b9d      	ldr	r3, [pc, #628]	@ (800508c <__ieee754_rem_pio2+0x2d4>)
 8004e16:	f7fc fdb7 	bl	8001988 <__aeabi_dsub>
 8004e1a:	2301      	movs	r3, #1
 8004e1c:	603c      	str	r4, [r7, #0]
 8004e1e:	607d      	str	r5, [r7, #4]
 8004e20:	60b8      	str	r0, [r7, #8]
 8004e22:	60f9      	str	r1, [r7, #12]
 8004e24:	9302      	str	r3, [sp, #8]
 8004e26:	9802      	ldr	r0, [sp, #8]
 8004e28:	b015      	add	sp, #84	@ 0x54
 8004e2a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004e2c:	22d3      	movs	r2, #211	@ 0xd3
 8004e2e:	9802      	ldr	r0, [sp, #8]
 8004e30:	9903      	ldr	r1, [sp, #12]
 8004e32:	4b96      	ldr	r3, [pc, #600]	@ (800508c <__ieee754_rem_pio2+0x2d4>)
 8004e34:	0552      	lsls	r2, r2, #21
 8004e36:	f7fc fda7 	bl	8001988 <__aeabi_dsub>
 8004e3a:	4a95      	ldr	r2, [pc, #596]	@ (8005090 <__ieee754_rem_pio2+0x2d8>)
 8004e3c:	4b95      	ldr	r3, [pc, #596]	@ (8005094 <__ieee754_rem_pio2+0x2dc>)
 8004e3e:	9002      	str	r0, [sp, #8]
 8004e40:	9103      	str	r1, [sp, #12]
 8004e42:	f7fc fda1 	bl	8001988 <__aeabi_dsub>
 8004e46:	0002      	movs	r2, r0
 8004e48:	000b      	movs	r3, r1
 8004e4a:	0004      	movs	r4, r0
 8004e4c:	000d      	movs	r5, r1
 8004e4e:	9802      	ldr	r0, [sp, #8]
 8004e50:	9903      	ldr	r1, [sp, #12]
 8004e52:	f7fc fd99 	bl	8001988 <__aeabi_dsub>
 8004e56:	4a8e      	ldr	r2, [pc, #568]	@ (8005090 <__ieee754_rem_pio2+0x2d8>)
 8004e58:	4b8e      	ldr	r3, [pc, #568]	@ (8005094 <__ieee754_rem_pio2+0x2dc>)
 8004e5a:	e7dc      	b.n	8004e16 <__ieee754_rem_pio2+0x5e>
 8004e5c:	4b88      	ldr	r3, [pc, #544]	@ (8005080 <__ieee754_rem_pio2+0x2c8>)
 8004e5e:	f7fb fb23 	bl	80004a8 <__aeabi_dadd>
 8004e62:	9002      	str	r0, [sp, #8]
 8004e64:	9103      	str	r1, [sp, #12]
 8004e66:	42a5      	cmp	r5, r4
 8004e68:	d016      	beq.n	8004e98 <__ieee754_rem_pio2+0xe0>
 8004e6a:	4a87      	ldr	r2, [pc, #540]	@ (8005088 <__ieee754_rem_pio2+0x2d0>)
 8004e6c:	4b87      	ldr	r3, [pc, #540]	@ (800508c <__ieee754_rem_pio2+0x2d4>)
 8004e6e:	f7fb fb1b 	bl	80004a8 <__aeabi_dadd>
 8004e72:	0002      	movs	r2, r0
 8004e74:	000b      	movs	r3, r1
 8004e76:	0004      	movs	r4, r0
 8004e78:	000d      	movs	r5, r1
 8004e7a:	9802      	ldr	r0, [sp, #8]
 8004e7c:	9903      	ldr	r1, [sp, #12]
 8004e7e:	f7fc fd83 	bl	8001988 <__aeabi_dsub>
 8004e82:	4a81      	ldr	r2, [pc, #516]	@ (8005088 <__ieee754_rem_pio2+0x2d0>)
 8004e84:	4b81      	ldr	r3, [pc, #516]	@ (800508c <__ieee754_rem_pio2+0x2d4>)
 8004e86:	f7fb fb0f 	bl	80004a8 <__aeabi_dadd>
 8004e8a:	2301      	movs	r3, #1
 8004e8c:	603c      	str	r4, [r7, #0]
 8004e8e:	607d      	str	r5, [r7, #4]
 8004e90:	60b8      	str	r0, [r7, #8]
 8004e92:	60f9      	str	r1, [r7, #12]
 8004e94:	425b      	negs	r3, r3
 8004e96:	e7c5      	b.n	8004e24 <__ieee754_rem_pio2+0x6c>
 8004e98:	22d3      	movs	r2, #211	@ 0xd3
 8004e9a:	9802      	ldr	r0, [sp, #8]
 8004e9c:	9903      	ldr	r1, [sp, #12]
 8004e9e:	4b7b      	ldr	r3, [pc, #492]	@ (800508c <__ieee754_rem_pio2+0x2d4>)
 8004ea0:	0552      	lsls	r2, r2, #21
 8004ea2:	f7fb fb01 	bl	80004a8 <__aeabi_dadd>
 8004ea6:	4a7a      	ldr	r2, [pc, #488]	@ (8005090 <__ieee754_rem_pio2+0x2d8>)
 8004ea8:	4b7a      	ldr	r3, [pc, #488]	@ (8005094 <__ieee754_rem_pio2+0x2dc>)
 8004eaa:	9002      	str	r0, [sp, #8]
 8004eac:	9103      	str	r1, [sp, #12]
 8004eae:	f7fb fafb 	bl	80004a8 <__aeabi_dadd>
 8004eb2:	0002      	movs	r2, r0
 8004eb4:	000b      	movs	r3, r1
 8004eb6:	0004      	movs	r4, r0
 8004eb8:	000d      	movs	r5, r1
 8004eba:	9802      	ldr	r0, [sp, #8]
 8004ebc:	9903      	ldr	r1, [sp, #12]
 8004ebe:	f7fc fd63 	bl	8001988 <__aeabi_dsub>
 8004ec2:	4a73      	ldr	r2, [pc, #460]	@ (8005090 <__ieee754_rem_pio2+0x2d8>)
 8004ec4:	4b73      	ldr	r3, [pc, #460]	@ (8005094 <__ieee754_rem_pio2+0x2dc>)
 8004ec6:	e7de      	b.n	8004e86 <__ieee754_rem_pio2+0xce>
 8004ec8:	4b73      	ldr	r3, [pc, #460]	@ (8005098 <__ieee754_rem_pio2+0x2e0>)
 8004eca:	429d      	cmp	r5, r3
 8004ecc:	d900      	bls.n	8004ed0 <__ieee754_rem_pio2+0x118>
 8004ece:	e0c6      	b.n	800505e <__ieee754_rem_pio2+0x2a6>
 8004ed0:	f000 f94e 	bl	8005170 <fabs>
 8004ed4:	4a71      	ldr	r2, [pc, #452]	@ (800509c <__ieee754_rem_pio2+0x2e4>)
 8004ed6:	4b72      	ldr	r3, [pc, #456]	@ (80050a0 <__ieee754_rem_pio2+0x2e8>)
 8004ed8:	9004      	str	r0, [sp, #16]
 8004eda:	9105      	str	r1, [sp, #20]
 8004edc:	f7fc fa8c 	bl	80013f8 <__aeabi_dmul>
 8004ee0:	2200      	movs	r2, #0
 8004ee2:	4b70      	ldr	r3, [pc, #448]	@ (80050a4 <__ieee754_rem_pio2+0x2ec>)
 8004ee4:	f7fb fae0 	bl	80004a8 <__aeabi_dadd>
 8004ee8:	f7fd f8ea 	bl	80020c0 <__aeabi_d2iz>
 8004eec:	9002      	str	r0, [sp, #8]
 8004eee:	f7fd f923 	bl	8002138 <__aeabi_i2d>
 8004ef2:	4a64      	ldr	r2, [pc, #400]	@ (8005084 <__ieee754_rem_pio2+0x2cc>)
 8004ef4:	4b62      	ldr	r3, [pc, #392]	@ (8005080 <__ieee754_rem_pio2+0x2c8>)
 8004ef6:	9008      	str	r0, [sp, #32]
 8004ef8:	9109      	str	r1, [sp, #36]	@ 0x24
 8004efa:	f7fc fa7d 	bl	80013f8 <__aeabi_dmul>
 8004efe:	0002      	movs	r2, r0
 8004f00:	000b      	movs	r3, r1
 8004f02:	9804      	ldr	r0, [sp, #16]
 8004f04:	9905      	ldr	r1, [sp, #20]
 8004f06:	f7fc fd3f 	bl	8001988 <__aeabi_dsub>
 8004f0a:	4b60      	ldr	r3, [pc, #384]	@ (800508c <__ieee754_rem_pio2+0x2d4>)
 8004f0c:	9004      	str	r0, [sp, #16]
 8004f0e:	9105      	str	r1, [sp, #20]
 8004f10:	9808      	ldr	r0, [sp, #32]
 8004f12:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8004f14:	4a5c      	ldr	r2, [pc, #368]	@ (8005088 <__ieee754_rem_pio2+0x2d0>)
 8004f16:	f7fc fa6f 	bl	80013f8 <__aeabi_dmul>
 8004f1a:	9b02      	ldr	r3, [sp, #8]
 8004f1c:	9006      	str	r0, [sp, #24]
 8004f1e:	9107      	str	r1, [sp, #28]
 8004f20:	2b1f      	cmp	r3, #31
 8004f22:	dc0d      	bgt.n	8004f40 <__ieee754_rem_pio2+0x188>
 8004f24:	9a02      	ldr	r2, [sp, #8]
 8004f26:	4b60      	ldr	r3, [pc, #384]	@ (80050a8 <__ieee754_rem_pio2+0x2f0>)
 8004f28:	3a01      	subs	r2, #1
 8004f2a:	0092      	lsls	r2, r2, #2
 8004f2c:	58d3      	ldr	r3, [r2, r3]
 8004f2e:	42ab      	cmp	r3, r5
 8004f30:	d006      	beq.n	8004f40 <__ieee754_rem_pio2+0x188>
 8004f32:	0002      	movs	r2, r0
 8004f34:	000b      	movs	r3, r1
 8004f36:	9804      	ldr	r0, [sp, #16]
 8004f38:	9905      	ldr	r1, [sp, #20]
 8004f3a:	f7fc fd25 	bl	8001988 <__aeabi_dsub>
 8004f3e:	e00b      	b.n	8004f58 <__ieee754_rem_pio2+0x1a0>
 8004f40:	9a06      	ldr	r2, [sp, #24]
 8004f42:	9b07      	ldr	r3, [sp, #28]
 8004f44:	9804      	ldr	r0, [sp, #16]
 8004f46:	9905      	ldr	r1, [sp, #20]
 8004f48:	f7fc fd1e 	bl	8001988 <__aeabi_dsub>
 8004f4c:	004b      	lsls	r3, r1, #1
 8004f4e:	152e      	asrs	r6, r5, #20
 8004f50:	0d5b      	lsrs	r3, r3, #21
 8004f52:	1af3      	subs	r3, r6, r3
 8004f54:	2b10      	cmp	r3, #16
 8004f56:	dc02      	bgt.n	8004f5e <__ieee754_rem_pio2+0x1a6>
 8004f58:	6038      	str	r0, [r7, #0]
 8004f5a:	6079      	str	r1, [r7, #4]
 8004f5c:	e039      	b.n	8004fd2 <__ieee754_rem_pio2+0x21a>
 8004f5e:	22d3      	movs	r2, #211	@ 0xd3
 8004f60:	9808      	ldr	r0, [sp, #32]
 8004f62:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8004f64:	4b49      	ldr	r3, [pc, #292]	@ (800508c <__ieee754_rem_pio2+0x2d4>)
 8004f66:	0552      	lsls	r2, r2, #21
 8004f68:	f7fc fa46 	bl	80013f8 <__aeabi_dmul>
 8004f6c:	0004      	movs	r4, r0
 8004f6e:	000d      	movs	r5, r1
 8004f70:	0002      	movs	r2, r0
 8004f72:	000b      	movs	r3, r1
 8004f74:	9804      	ldr	r0, [sp, #16]
 8004f76:	9905      	ldr	r1, [sp, #20]
 8004f78:	f7fc fd06 	bl	8001988 <__aeabi_dsub>
 8004f7c:	0002      	movs	r2, r0
 8004f7e:	000b      	movs	r3, r1
 8004f80:	900a      	str	r0, [sp, #40]	@ 0x28
 8004f82:	910b      	str	r1, [sp, #44]	@ 0x2c
 8004f84:	9804      	ldr	r0, [sp, #16]
 8004f86:	9905      	ldr	r1, [sp, #20]
 8004f88:	f7fc fcfe 	bl	8001988 <__aeabi_dsub>
 8004f8c:	0022      	movs	r2, r4
 8004f8e:	002b      	movs	r3, r5
 8004f90:	f7fc fcfa 	bl	8001988 <__aeabi_dsub>
 8004f94:	0004      	movs	r4, r0
 8004f96:	000d      	movs	r5, r1
 8004f98:	9808      	ldr	r0, [sp, #32]
 8004f9a:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8004f9c:	4a3c      	ldr	r2, [pc, #240]	@ (8005090 <__ieee754_rem_pio2+0x2d8>)
 8004f9e:	4b3d      	ldr	r3, [pc, #244]	@ (8005094 <__ieee754_rem_pio2+0x2dc>)
 8004fa0:	f7fc fa2a 	bl	80013f8 <__aeabi_dmul>
 8004fa4:	0022      	movs	r2, r4
 8004fa6:	002b      	movs	r3, r5
 8004fa8:	f7fc fcee 	bl	8001988 <__aeabi_dsub>
 8004fac:	000b      	movs	r3, r1
 8004fae:	0002      	movs	r2, r0
 8004fb0:	9006      	str	r0, [sp, #24]
 8004fb2:	9107      	str	r1, [sp, #28]
 8004fb4:	980a      	ldr	r0, [sp, #40]	@ 0x28
 8004fb6:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8004fb8:	f7fc fce6 	bl	8001988 <__aeabi_dsub>
 8004fbc:	004b      	lsls	r3, r1, #1
 8004fbe:	0d5b      	lsrs	r3, r3, #21
 8004fc0:	1af3      	subs	r3, r6, r3
 8004fc2:	2b31      	cmp	r3, #49	@ 0x31
 8004fc4:	dc21      	bgt.n	800500a <__ieee754_rem_pio2+0x252>
 8004fc6:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8004fc8:	9c0b      	ldr	r4, [sp, #44]	@ 0x2c
 8004fca:	6038      	str	r0, [r7, #0]
 8004fcc:	6079      	str	r1, [r7, #4]
 8004fce:	9304      	str	r3, [sp, #16]
 8004fd0:	9405      	str	r4, [sp, #20]
 8004fd2:	683c      	ldr	r4, [r7, #0]
 8004fd4:	687d      	ldr	r5, [r7, #4]
 8004fd6:	9804      	ldr	r0, [sp, #16]
 8004fd8:	9905      	ldr	r1, [sp, #20]
 8004fda:	0022      	movs	r2, r4
 8004fdc:	002b      	movs	r3, r5
 8004fde:	f7fc fcd3 	bl	8001988 <__aeabi_dsub>
 8004fe2:	9a06      	ldr	r2, [sp, #24]
 8004fe4:	9b07      	ldr	r3, [sp, #28]
 8004fe6:	f7fc fccf 	bl	8001988 <__aeabi_dsub>
 8004fea:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8004fec:	60b8      	str	r0, [r7, #8]
 8004fee:	60f9      	str	r1, [r7, #12]
 8004ff0:	2b00      	cmp	r3, #0
 8004ff2:	db00      	blt.n	8004ff6 <__ieee754_rem_pio2+0x23e>
 8004ff4:	e717      	b.n	8004e26 <__ieee754_rem_pio2+0x6e>
 8004ff6:	2280      	movs	r2, #128	@ 0x80
 8004ff8:	0612      	lsls	r2, r2, #24
 8004ffa:	18ab      	adds	r3, r5, r2
 8004ffc:	607b      	str	r3, [r7, #4]
 8004ffe:	188b      	adds	r3, r1, r2
 8005000:	603c      	str	r4, [r7, #0]
 8005002:	60b8      	str	r0, [r7, #8]
 8005004:	60fb      	str	r3, [r7, #12]
 8005006:	9b02      	ldr	r3, [sp, #8]
 8005008:	e744      	b.n	8004e94 <__ieee754_rem_pio2+0xdc>
 800500a:	22b8      	movs	r2, #184	@ 0xb8
 800500c:	9808      	ldr	r0, [sp, #32]
 800500e:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8005010:	4b20      	ldr	r3, [pc, #128]	@ (8005094 <__ieee754_rem_pio2+0x2dc>)
 8005012:	0592      	lsls	r2, r2, #22
 8005014:	f7fc f9f0 	bl	80013f8 <__aeabi_dmul>
 8005018:	0004      	movs	r4, r0
 800501a:	000d      	movs	r5, r1
 800501c:	0002      	movs	r2, r0
 800501e:	000b      	movs	r3, r1
 8005020:	980a      	ldr	r0, [sp, #40]	@ 0x28
 8005022:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8005024:	f7fc fcb0 	bl	8001988 <__aeabi_dsub>
 8005028:	0002      	movs	r2, r0
 800502a:	000b      	movs	r3, r1
 800502c:	9004      	str	r0, [sp, #16]
 800502e:	9105      	str	r1, [sp, #20]
 8005030:	980a      	ldr	r0, [sp, #40]	@ 0x28
 8005032:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8005034:	f7fc fca8 	bl	8001988 <__aeabi_dsub>
 8005038:	0022      	movs	r2, r4
 800503a:	002b      	movs	r3, r5
 800503c:	f7fc fca4 	bl	8001988 <__aeabi_dsub>
 8005040:	0004      	movs	r4, r0
 8005042:	000d      	movs	r5, r1
 8005044:	9808      	ldr	r0, [sp, #32]
 8005046:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8005048:	4a18      	ldr	r2, [pc, #96]	@ (80050ac <__ieee754_rem_pio2+0x2f4>)
 800504a:	4b19      	ldr	r3, [pc, #100]	@ (80050b0 <__ieee754_rem_pio2+0x2f8>)
 800504c:	f7fc f9d4 	bl	80013f8 <__aeabi_dmul>
 8005050:	0022      	movs	r2, r4
 8005052:	002b      	movs	r3, r5
 8005054:	f7fc fc98 	bl	8001988 <__aeabi_dsub>
 8005058:	9006      	str	r0, [sp, #24]
 800505a:	9107      	str	r1, [sp, #28]
 800505c:	e769      	b.n	8004f32 <__ieee754_rem_pio2+0x17a>
 800505e:	4b15      	ldr	r3, [pc, #84]	@ (80050b4 <__ieee754_rem_pio2+0x2fc>)
 8005060:	429d      	cmp	r5, r3
 8005062:	d929      	bls.n	80050b8 <__ieee754_rem_pio2+0x300>
 8005064:	0002      	movs	r2, r0
 8005066:	000b      	movs	r3, r1
 8005068:	f7fc fc8e 	bl	8001988 <__aeabi_dsub>
 800506c:	60b8      	str	r0, [r7, #8]
 800506e:	60f9      	str	r1, [r7, #12]
 8005070:	6038      	str	r0, [r7, #0]
 8005072:	6079      	str	r1, [r7, #4]
 8005074:	e6af      	b.n	8004dd6 <__ieee754_rem_pio2+0x1e>
 8005076:	46c0      	nop			@ (mov r8, r8)
 8005078:	3fe921fb 	.word	0x3fe921fb
 800507c:	4002d97b 	.word	0x4002d97b
 8005080:	3ff921fb 	.word	0x3ff921fb
 8005084:	54400000 	.word	0x54400000
 8005088:	1a626331 	.word	0x1a626331
 800508c:	3dd0b461 	.word	0x3dd0b461
 8005090:	2e037073 	.word	0x2e037073
 8005094:	3ba3198a 	.word	0x3ba3198a
 8005098:	413921fb 	.word	0x413921fb
 800509c:	6dc9c883 	.word	0x6dc9c883
 80050a0:	3fe45f30 	.word	0x3fe45f30
 80050a4:	3fe00000 	.word	0x3fe00000
 80050a8:	08005a88 	.word	0x08005a88
 80050ac:	252049c1 	.word	0x252049c1
 80050b0:	397b839a 	.word	0x397b839a
 80050b4:	7fefffff 	.word	0x7fefffff
 80050b8:	4b2a      	ldr	r3, [pc, #168]	@ (8005164 <__ieee754_rem_pio2+0x3ac>)
 80050ba:	152e      	asrs	r6, r5, #20
 80050bc:	18f6      	adds	r6, r6, r3
 80050be:	0531      	lsls	r1, r6, #20
 80050c0:	1a6b      	subs	r3, r5, r1
 80050c2:	0019      	movs	r1, r3
 80050c4:	001d      	movs	r5, r3
 80050c6:	0004      	movs	r4, r0
 80050c8:	f7fc fffa 	bl	80020c0 <__aeabi_d2iz>
 80050cc:	f7fd f834 	bl	8002138 <__aeabi_i2d>
 80050d0:	0002      	movs	r2, r0
 80050d2:	000b      	movs	r3, r1
 80050d4:	0020      	movs	r0, r4
 80050d6:	0029      	movs	r1, r5
 80050d8:	920e      	str	r2, [sp, #56]	@ 0x38
 80050da:	930f      	str	r3, [sp, #60]	@ 0x3c
 80050dc:	f7fc fc54 	bl	8001988 <__aeabi_dsub>
 80050e0:	2200      	movs	r2, #0
 80050e2:	4b21      	ldr	r3, [pc, #132]	@ (8005168 <__ieee754_rem_pio2+0x3b0>)
 80050e4:	f7fc f988 	bl	80013f8 <__aeabi_dmul>
 80050e8:	000d      	movs	r5, r1
 80050ea:	0004      	movs	r4, r0
 80050ec:	f7fc ffe8 	bl	80020c0 <__aeabi_d2iz>
 80050f0:	f7fd f822 	bl	8002138 <__aeabi_i2d>
 80050f4:	0002      	movs	r2, r0
 80050f6:	000b      	movs	r3, r1
 80050f8:	0020      	movs	r0, r4
 80050fa:	0029      	movs	r1, r5
 80050fc:	9210      	str	r2, [sp, #64]	@ 0x40
 80050fe:	9311      	str	r3, [sp, #68]	@ 0x44
 8005100:	f7fc fc42 	bl	8001988 <__aeabi_dsub>
 8005104:	2200      	movs	r2, #0
 8005106:	4b18      	ldr	r3, [pc, #96]	@ (8005168 <__ieee754_rem_pio2+0x3b0>)
 8005108:	f7fc f976 	bl	80013f8 <__aeabi_dmul>
 800510c:	2503      	movs	r5, #3
 800510e:	9012      	str	r0, [sp, #72]	@ 0x48
 8005110:	9113      	str	r1, [sp, #76]	@ 0x4c
 8005112:	ac0e      	add	r4, sp, #56	@ 0x38
 8005114:	2200      	movs	r2, #0
 8005116:	6920      	ldr	r0, [r4, #16]
 8005118:	6961      	ldr	r1, [r4, #20]
 800511a:	2300      	movs	r3, #0
 800511c:	9502      	str	r5, [sp, #8]
 800511e:	3c08      	subs	r4, #8
 8005120:	3d01      	subs	r5, #1
 8005122:	f7fb f975 	bl	8000410 <__aeabi_dcmpeq>
 8005126:	2800      	cmp	r0, #0
 8005128:	d1f4      	bne.n	8005114 <__ieee754_rem_pio2+0x35c>
 800512a:	4b10      	ldr	r3, [pc, #64]	@ (800516c <__ieee754_rem_pio2+0x3b4>)
 800512c:	0032      	movs	r2, r6
 800512e:	9301      	str	r3, [sp, #4]
 8005130:	2302      	movs	r3, #2
 8005132:	0039      	movs	r1, r7
 8005134:	9300      	str	r3, [sp, #0]
 8005136:	a80e      	add	r0, sp, #56	@ 0x38
 8005138:	9b02      	ldr	r3, [sp, #8]
 800513a:	f000 f81d 	bl	8005178 <__kernel_rem_pio2>
 800513e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8005140:	9002      	str	r0, [sp, #8]
 8005142:	2b00      	cmp	r3, #0
 8005144:	db00      	blt.n	8005148 <__ieee754_rem_pio2+0x390>
 8005146:	e66e      	b.n	8004e26 <__ieee754_rem_pio2+0x6e>
 8005148:	2080      	movs	r0, #128	@ 0x80
 800514a:	6879      	ldr	r1, [r7, #4]
 800514c:	683a      	ldr	r2, [r7, #0]
 800514e:	0600      	lsls	r0, r0, #24
 8005150:	180b      	adds	r3, r1, r0
 8005152:	68f9      	ldr	r1, [r7, #12]
 8005154:	603a      	str	r2, [r7, #0]
 8005156:	607b      	str	r3, [r7, #4]
 8005158:	68ba      	ldr	r2, [r7, #8]
 800515a:	180b      	adds	r3, r1, r0
 800515c:	60ba      	str	r2, [r7, #8]
 800515e:	60fb      	str	r3, [r7, #12]
 8005160:	e751      	b.n	8005006 <__ieee754_rem_pio2+0x24e>
 8005162:	46c0      	nop			@ (mov r8, r8)
 8005164:	fffffbea 	.word	0xfffffbea
 8005168:	41700000 	.word	0x41700000
 800516c:	08005b08 	.word	0x08005b08

08005170 <fabs>:
 8005170:	0049      	lsls	r1, r1, #1
 8005172:	084b      	lsrs	r3, r1, #1
 8005174:	0019      	movs	r1, r3
 8005176:	4770      	bx	lr

08005178 <__kernel_rem_pio2>:
 8005178:	b5f0      	push	{r4, r5, r6, r7, lr}
 800517a:	4cc6      	ldr	r4, [pc, #792]	@ (8005494 <__kernel_rem_pio2+0x31c>)
 800517c:	44a5      	add	sp, r4
 800517e:	0014      	movs	r4, r2
 8005180:	9aa4      	ldr	r2, [sp, #656]	@ 0x290
 8005182:	930e      	str	r3, [sp, #56]	@ 0x38
 8005184:	4bc4      	ldr	r3, [pc, #784]	@ (8005498 <__kernel_rem_pio2+0x320>)
 8005186:	0092      	lsls	r2, r2, #2
 8005188:	58d3      	ldr	r3, [r2, r3]
 800518a:	900f      	str	r0, [sp, #60]	@ 0x3c
 800518c:	9308      	str	r3, [sp, #32]
 800518e:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8005190:	9105      	str	r1, [sp, #20]
 8005192:	3b01      	subs	r3, #1
 8005194:	930d      	str	r3, [sp, #52]	@ 0x34
 8005196:	2300      	movs	r3, #0
 8005198:	9300      	str	r3, [sp, #0]
 800519a:	0023      	movs	r3, r4
 800519c:	3314      	adds	r3, #20
 800519e:	db04      	blt.n	80051aa <__kernel_rem_pio2+0x32>
 80051a0:	2118      	movs	r1, #24
 80051a2:	1ee0      	subs	r0, r4, #3
 80051a4:	f7fb f838 	bl	8000218 <__divsi3>
 80051a8:	9000      	str	r0, [sp, #0]
 80051aa:	9b00      	ldr	r3, [sp, #0]
 80051ac:	ae26      	add	r6, sp, #152	@ 0x98
 80051ae:	1c5a      	adds	r2, r3, #1
 80051b0:	2318      	movs	r3, #24
 80051b2:	425b      	negs	r3, r3
 80051b4:	4353      	muls	r3, r2
 80051b6:	191b      	adds	r3, r3, r4
 80051b8:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 80051ba:	9302      	str	r3, [sp, #8]
 80051bc:	9b00      	ldr	r3, [sp, #0]
 80051be:	1a9d      	subs	r5, r3, r2
 80051c0:	002c      	movs	r4, r5
 80051c2:	9b08      	ldr	r3, [sp, #32]
 80051c4:	189f      	adds	r7, r3, r2
 80051c6:	1b63      	subs	r3, r4, r5
 80051c8:	429f      	cmp	r7, r3
 80051ca:	da0f      	bge.n	80051ec <__kernel_rem_pio2+0x74>
 80051cc:	9d0e      	ldr	r5, [sp, #56]	@ 0x38
 80051ce:	af76      	add	r7, sp, #472	@ 0x1d8
 80051d0:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80051d2:	9a08      	ldr	r2, [sp, #32]
 80051d4:	1aeb      	subs	r3, r5, r3
 80051d6:	429a      	cmp	r2, r3
 80051d8:	db30      	blt.n	800523c <__kernel_rem_pio2+0xc4>
 80051da:	00eb      	lsls	r3, r5, #3
 80051dc:	aa26      	add	r2, sp, #152	@ 0x98
 80051de:	2400      	movs	r4, #0
 80051e0:	189e      	adds	r6, r3, r2
 80051e2:	2300      	movs	r3, #0
 80051e4:	9306      	str	r3, [sp, #24]
 80051e6:	9407      	str	r4, [sp, #28]
 80051e8:	2400      	movs	r4, #0
 80051ea:	e01e      	b.n	800522a <__kernel_rem_pio2+0xb2>
 80051ec:	2c00      	cmp	r4, #0
 80051ee:	db07      	blt.n	8005200 <__kernel_rem_pio2+0x88>
 80051f0:	9aa5      	ldr	r2, [sp, #660]	@ 0x294
 80051f2:	00a3      	lsls	r3, r4, #2
 80051f4:	58d0      	ldr	r0, [r2, r3]
 80051f6:	f7fc ff9f 	bl	8002138 <__aeabi_i2d>
 80051fa:	c603      	stmia	r6!, {r0, r1}
 80051fc:	3401      	adds	r4, #1
 80051fe:	e7e2      	b.n	80051c6 <__kernel_rem_pio2+0x4e>
 8005200:	2000      	movs	r0, #0
 8005202:	2100      	movs	r1, #0
 8005204:	e7f9      	b.n	80051fa <__kernel_rem_pio2+0x82>
 8005206:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8005208:	00e1      	lsls	r1, r4, #3
 800520a:	1859      	adds	r1, r3, r1
 800520c:	6808      	ldr	r0, [r1, #0]
 800520e:	6849      	ldr	r1, [r1, #4]
 8005210:	6832      	ldr	r2, [r6, #0]
 8005212:	6873      	ldr	r3, [r6, #4]
 8005214:	f7fc f8f0 	bl	80013f8 <__aeabi_dmul>
 8005218:	0002      	movs	r2, r0
 800521a:	000b      	movs	r3, r1
 800521c:	9806      	ldr	r0, [sp, #24]
 800521e:	9907      	ldr	r1, [sp, #28]
 8005220:	f7fb f942 	bl	80004a8 <__aeabi_dadd>
 8005224:	9006      	str	r0, [sp, #24]
 8005226:	9107      	str	r1, [sp, #28]
 8005228:	3401      	adds	r4, #1
 800522a:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800522c:	3e08      	subs	r6, #8
 800522e:	429c      	cmp	r4, r3
 8005230:	dde9      	ble.n	8005206 <__kernel_rem_pio2+0x8e>
 8005232:	9b06      	ldr	r3, [sp, #24]
 8005234:	9c07      	ldr	r4, [sp, #28]
 8005236:	3501      	adds	r5, #1
 8005238:	c718      	stmia	r7!, {r3, r4}
 800523a:	e7c9      	b.n	80051d0 <__kernel_rem_pio2+0x58>
 800523c:	9b08      	ldr	r3, [sp, #32]
 800523e:	aa12      	add	r2, sp, #72	@ 0x48
 8005240:	009b      	lsls	r3, r3, #2
 8005242:	189b      	adds	r3, r3, r2
 8005244:	9311      	str	r3, [sp, #68]	@ 0x44
 8005246:	9b00      	ldr	r3, [sp, #0]
 8005248:	9aa5      	ldr	r2, [sp, #660]	@ 0x294
 800524a:	009b      	lsls	r3, r3, #2
 800524c:	18d3      	adds	r3, r2, r3
 800524e:	9310      	str	r3, [sp, #64]	@ 0x40
 8005250:	9b08      	ldr	r3, [sp, #32]
 8005252:	9300      	str	r3, [sp, #0]
 8005254:	9b00      	ldr	r3, [sp, #0]
 8005256:	aa76      	add	r2, sp, #472	@ 0x1d8
 8005258:	00db      	lsls	r3, r3, #3
 800525a:	18d3      	adds	r3, r2, r3
 800525c:	681e      	ldr	r6, [r3, #0]
 800525e:	685f      	ldr	r7, [r3, #4]
 8005260:	ab12      	add	r3, sp, #72	@ 0x48
 8005262:	001d      	movs	r5, r3
 8005264:	9c00      	ldr	r4, [sp, #0]
 8005266:	930a      	str	r3, [sp, #40]	@ 0x28
 8005268:	2c00      	cmp	r4, #0
 800526a:	dc73      	bgt.n	8005354 <__kernel_rem_pio2+0x1dc>
 800526c:	0030      	movs	r0, r6
 800526e:	0039      	movs	r1, r7
 8005270:	9a02      	ldr	r2, [sp, #8]
 8005272:	f000 fad3 	bl	800581c <scalbn>
 8005276:	23ff      	movs	r3, #255	@ 0xff
 8005278:	2200      	movs	r2, #0
 800527a:	059b      	lsls	r3, r3, #22
 800527c:	0004      	movs	r4, r0
 800527e:	000d      	movs	r5, r1
 8005280:	f7fc f8ba 	bl	80013f8 <__aeabi_dmul>
 8005284:	f000 fb36 	bl	80058f4 <floor>
 8005288:	2200      	movs	r2, #0
 800528a:	4b84      	ldr	r3, [pc, #528]	@ (800549c <__kernel_rem_pio2+0x324>)
 800528c:	f7fc f8b4 	bl	80013f8 <__aeabi_dmul>
 8005290:	0002      	movs	r2, r0
 8005292:	000b      	movs	r3, r1
 8005294:	0020      	movs	r0, r4
 8005296:	0029      	movs	r1, r5
 8005298:	f7fc fb76 	bl	8001988 <__aeabi_dsub>
 800529c:	000d      	movs	r5, r1
 800529e:	0004      	movs	r4, r0
 80052a0:	f7fc ff0e 	bl	80020c0 <__aeabi_d2iz>
 80052a4:	900c      	str	r0, [sp, #48]	@ 0x30
 80052a6:	f7fc ff47 	bl	8002138 <__aeabi_i2d>
 80052aa:	000b      	movs	r3, r1
 80052ac:	0002      	movs	r2, r0
 80052ae:	0029      	movs	r1, r5
 80052b0:	0020      	movs	r0, r4
 80052b2:	f7fc fb69 	bl	8001988 <__aeabi_dsub>
 80052b6:	9b02      	ldr	r3, [sp, #8]
 80052b8:	0006      	movs	r6, r0
 80052ba:	000f      	movs	r7, r1
 80052bc:	2b00      	cmp	r3, #0
 80052be:	dd6f      	ble.n	80053a0 <__kernel_rem_pio2+0x228>
 80052c0:	2018      	movs	r0, #24
 80052c2:	9b00      	ldr	r3, [sp, #0]
 80052c4:	aa12      	add	r2, sp, #72	@ 0x48
 80052c6:	3b01      	subs	r3, #1
 80052c8:	009b      	lsls	r3, r3, #2
 80052ca:	589a      	ldr	r2, [r3, r2]
 80052cc:	9902      	ldr	r1, [sp, #8]
 80052ce:	9c0c      	ldr	r4, [sp, #48]	@ 0x30
 80052d0:	1a40      	subs	r0, r0, r1
 80052d2:	0011      	movs	r1, r2
 80052d4:	4101      	asrs	r1, r0
 80052d6:	1864      	adds	r4, r4, r1
 80052d8:	4081      	lsls	r1, r0
 80052da:	1a52      	subs	r2, r2, r1
 80052dc:	a912      	add	r1, sp, #72	@ 0x48
 80052de:	505a      	str	r2, [r3, r1]
 80052e0:	2317      	movs	r3, #23
 80052e2:	9902      	ldr	r1, [sp, #8]
 80052e4:	940c      	str	r4, [sp, #48]	@ 0x30
 80052e6:	1a5b      	subs	r3, r3, r1
 80052e8:	411a      	asrs	r2, r3
 80052ea:	9206      	str	r2, [sp, #24]
 80052ec:	9b06      	ldr	r3, [sp, #24]
 80052ee:	2b00      	cmp	r3, #0
 80052f0:	dd68      	ble.n	80053c4 <__kernel_rem_pio2+0x24c>
 80052f2:	2200      	movs	r2, #0
 80052f4:	2580      	movs	r5, #128	@ 0x80
 80052f6:	0014      	movs	r4, r2
 80052f8:	2001      	movs	r0, #1
 80052fa:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80052fc:	4968      	ldr	r1, [pc, #416]	@ (80054a0 <__kernel_rem_pio2+0x328>)
 80052fe:	3301      	adds	r3, #1
 8005300:	930c      	str	r3, [sp, #48]	@ 0x30
 8005302:	046d      	lsls	r5, r5, #17
 8005304:	9b00      	ldr	r3, [sp, #0]
 8005306:	4293      	cmp	r3, r2
 8005308:	dd00      	ble.n	800530c <__kernel_rem_pio2+0x194>
 800530a:	e098      	b.n	800543e <__kernel_rem_pio2+0x2c6>
 800530c:	9b02      	ldr	r3, [sp, #8]
 800530e:	2b00      	cmp	r3, #0
 8005310:	dd05      	ble.n	800531e <__kernel_rem_pio2+0x1a6>
 8005312:	2b01      	cmp	r3, #1
 8005314:	d100      	bne.n	8005318 <__kernel_rem_pio2+0x1a0>
 8005316:	e0a4      	b.n	8005462 <__kernel_rem_pio2+0x2ea>
 8005318:	2b02      	cmp	r3, #2
 800531a:	d100      	bne.n	800531e <__kernel_rem_pio2+0x1a6>
 800531c:	e0ab      	b.n	8005476 <__kernel_rem_pio2+0x2fe>
 800531e:	9b06      	ldr	r3, [sp, #24]
 8005320:	2b02      	cmp	r3, #2
 8005322:	d14f      	bne.n	80053c4 <__kernel_rem_pio2+0x24c>
 8005324:	0032      	movs	r2, r6
 8005326:	003b      	movs	r3, r7
 8005328:	2000      	movs	r0, #0
 800532a:	495e      	ldr	r1, [pc, #376]	@ (80054a4 <__kernel_rem_pio2+0x32c>)
 800532c:	f7fc fb2c 	bl	8001988 <__aeabi_dsub>
 8005330:	0006      	movs	r6, r0
 8005332:	000f      	movs	r7, r1
 8005334:	2c00      	cmp	r4, #0
 8005336:	d045      	beq.n	80053c4 <__kernel_rem_pio2+0x24c>
 8005338:	9a02      	ldr	r2, [sp, #8]
 800533a:	2000      	movs	r0, #0
 800533c:	4959      	ldr	r1, [pc, #356]	@ (80054a4 <__kernel_rem_pio2+0x32c>)
 800533e:	f000 fa6d 	bl	800581c <scalbn>
 8005342:	0002      	movs	r2, r0
 8005344:	000b      	movs	r3, r1
 8005346:	0030      	movs	r0, r6
 8005348:	0039      	movs	r1, r7
 800534a:	f7fc fb1d 	bl	8001988 <__aeabi_dsub>
 800534e:	0006      	movs	r6, r0
 8005350:	000f      	movs	r7, r1
 8005352:	e037      	b.n	80053c4 <__kernel_rem_pio2+0x24c>
 8005354:	2200      	movs	r2, #0
 8005356:	4b54      	ldr	r3, [pc, #336]	@ (80054a8 <__kernel_rem_pio2+0x330>)
 8005358:	0030      	movs	r0, r6
 800535a:	0039      	movs	r1, r7
 800535c:	f7fc f84c 	bl	80013f8 <__aeabi_dmul>
 8005360:	f7fc feae 	bl	80020c0 <__aeabi_d2iz>
 8005364:	f7fc fee8 	bl	8002138 <__aeabi_i2d>
 8005368:	2200      	movs	r2, #0
 800536a:	4b50      	ldr	r3, [pc, #320]	@ (80054ac <__kernel_rem_pio2+0x334>)
 800536c:	9006      	str	r0, [sp, #24]
 800536e:	9107      	str	r1, [sp, #28]
 8005370:	f7fc f842 	bl	80013f8 <__aeabi_dmul>
 8005374:	0002      	movs	r2, r0
 8005376:	000b      	movs	r3, r1
 8005378:	0030      	movs	r0, r6
 800537a:	0039      	movs	r1, r7
 800537c:	f7fc fb04 	bl	8001988 <__aeabi_dsub>
 8005380:	f7fc fe9e 	bl	80020c0 <__aeabi_d2iz>
 8005384:	3c01      	subs	r4, #1
 8005386:	aa76      	add	r2, sp, #472	@ 0x1d8
 8005388:	00e3      	lsls	r3, r4, #3
 800538a:	18d3      	adds	r3, r2, r3
 800538c:	c501      	stmia	r5!, {r0}
 800538e:	681a      	ldr	r2, [r3, #0]
 8005390:	685b      	ldr	r3, [r3, #4]
 8005392:	9806      	ldr	r0, [sp, #24]
 8005394:	9907      	ldr	r1, [sp, #28]
 8005396:	f7fb f887 	bl	80004a8 <__aeabi_dadd>
 800539a:	0006      	movs	r6, r0
 800539c:	000f      	movs	r7, r1
 800539e:	e763      	b.n	8005268 <__kernel_rem_pio2+0xf0>
 80053a0:	9b02      	ldr	r3, [sp, #8]
 80053a2:	2b00      	cmp	r3, #0
 80053a4:	d107      	bne.n	80053b6 <__kernel_rem_pio2+0x23e>
 80053a6:	9b00      	ldr	r3, [sp, #0]
 80053a8:	aa12      	add	r2, sp, #72	@ 0x48
 80053aa:	3b01      	subs	r3, #1
 80053ac:	009b      	lsls	r3, r3, #2
 80053ae:	589b      	ldr	r3, [r3, r2]
 80053b0:	15db      	asrs	r3, r3, #23
 80053b2:	9306      	str	r3, [sp, #24]
 80053b4:	e79a      	b.n	80052ec <__kernel_rem_pio2+0x174>
 80053b6:	2200      	movs	r2, #0
 80053b8:	4b3d      	ldr	r3, [pc, #244]	@ (80054b0 <__kernel_rem_pio2+0x338>)
 80053ba:	f7fb f84d 	bl	8000458 <__aeabi_dcmpge>
 80053be:	2800      	cmp	r0, #0
 80053c0:	d13a      	bne.n	8005438 <__kernel_rem_pio2+0x2c0>
 80053c2:	9006      	str	r0, [sp, #24]
 80053c4:	2200      	movs	r2, #0
 80053c6:	2300      	movs	r3, #0
 80053c8:	0030      	movs	r0, r6
 80053ca:	0039      	movs	r1, r7
 80053cc:	f7fb f820 	bl	8000410 <__aeabi_dcmpeq>
 80053d0:	2800      	cmp	r0, #0
 80053d2:	d100      	bne.n	80053d6 <__kernel_rem_pio2+0x25e>
 80053d4:	e0b5      	b.n	8005542 <__kernel_rem_pio2+0x3ca>
 80053d6:	2200      	movs	r2, #0
 80053d8:	9b00      	ldr	r3, [sp, #0]
 80053da:	3b01      	subs	r3, #1
 80053dc:	9908      	ldr	r1, [sp, #32]
 80053de:	428b      	cmp	r3, r1
 80053e0:	da51      	bge.n	8005486 <__kernel_rem_pio2+0x30e>
 80053e2:	2a00      	cmp	r2, #0
 80053e4:	d100      	bne.n	80053e8 <__kernel_rem_pio2+0x270>
 80053e6:	e096      	b.n	8005516 <__kernel_rem_pio2+0x39e>
 80053e8:	9b00      	ldr	r3, [sp, #0]
 80053ea:	aa12      	add	r2, sp, #72	@ 0x48
 80053ec:	3b01      	subs	r3, #1
 80053ee:	9300      	str	r3, [sp, #0]
 80053f0:	9b02      	ldr	r3, [sp, #8]
 80053f2:	3b18      	subs	r3, #24
 80053f4:	9302      	str	r3, [sp, #8]
 80053f6:	9b00      	ldr	r3, [sp, #0]
 80053f8:	009b      	lsls	r3, r3, #2
 80053fa:	589b      	ldr	r3, [r3, r2]
 80053fc:	2b00      	cmp	r3, #0
 80053fe:	d0f3      	beq.n	80053e8 <__kernel_rem_pio2+0x270>
 8005400:	2000      	movs	r0, #0
 8005402:	9a02      	ldr	r2, [sp, #8]
 8005404:	4927      	ldr	r1, [pc, #156]	@ (80054a4 <__kernel_rem_pio2+0x32c>)
 8005406:	f000 fa09 	bl	800581c <scalbn>
 800540a:	0004      	movs	r4, r0
 800540c:	000d      	movs	r5, r1
 800540e:	9e00      	ldr	r6, [sp, #0]
 8005410:	2e00      	cmp	r6, #0
 8005412:	db00      	blt.n	8005416 <__kernel_rem_pio2+0x29e>
 8005414:	e0d2      	b.n	80055bc <__kernel_rem_pio2+0x444>
 8005416:	4b27      	ldr	r3, [pc, #156]	@ (80054b4 <__kernel_rem_pio2+0x33c>)
 8005418:	9c00      	ldr	r4, [sp, #0]
 800541a:	930a      	str	r3, [sp, #40]	@ 0x28
 800541c:	2c00      	cmp	r4, #0
 800541e:	da00      	bge.n	8005422 <__kernel_rem_pio2+0x2aa>
 8005420:	e103      	b.n	800562a <__kernel_rem_pio2+0x4b2>
 8005422:	00e3      	lsls	r3, r4, #3
 8005424:	aa76      	add	r2, sp, #472	@ 0x1d8
 8005426:	189f      	adds	r7, r3, r2
 8005428:	2300      	movs	r3, #0
 800542a:	2200      	movs	r2, #0
 800542c:	9202      	str	r2, [sp, #8]
 800542e:	9303      	str	r3, [sp, #12]
 8005430:	9b00      	ldr	r3, [sp, #0]
 8005432:	2500      	movs	r5, #0
 8005434:	1b1e      	subs	r6, r3, r4
 8005436:	e0ea      	b.n	800560e <__kernel_rem_pio2+0x496>
 8005438:	2302      	movs	r3, #2
 800543a:	9306      	str	r3, [sp, #24]
 800543c:	e759      	b.n	80052f2 <__kernel_rem_pio2+0x17a>
 800543e:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8005440:	681b      	ldr	r3, [r3, #0]
 8005442:	2c00      	cmp	r4, #0
 8005444:	d10b      	bne.n	800545e <__kernel_rem_pio2+0x2e6>
 8005446:	2b00      	cmp	r3, #0
 8005448:	d003      	beq.n	8005452 <__kernel_rem_pio2+0x2da>
 800544a:	1aeb      	subs	r3, r5, r3
 800544c:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 800544e:	6023      	str	r3, [r4, #0]
 8005450:	0003      	movs	r3, r0
 8005452:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8005454:	3201      	adds	r2, #1
 8005456:	3404      	adds	r4, #4
 8005458:	940a      	str	r4, [sp, #40]	@ 0x28
 800545a:	001c      	movs	r4, r3
 800545c:	e752      	b.n	8005304 <__kernel_rem_pio2+0x18c>
 800545e:	1acb      	subs	r3, r1, r3
 8005460:	e7f4      	b.n	800544c <__kernel_rem_pio2+0x2d4>
 8005462:	9b00      	ldr	r3, [sp, #0]
 8005464:	aa12      	add	r2, sp, #72	@ 0x48
 8005466:	3b01      	subs	r3, #1
 8005468:	009b      	lsls	r3, r3, #2
 800546a:	589a      	ldr	r2, [r3, r2]
 800546c:	0252      	lsls	r2, r2, #9
 800546e:	0a52      	lsrs	r2, r2, #9
 8005470:	a912      	add	r1, sp, #72	@ 0x48
 8005472:	505a      	str	r2, [r3, r1]
 8005474:	e753      	b.n	800531e <__kernel_rem_pio2+0x1a6>
 8005476:	9b00      	ldr	r3, [sp, #0]
 8005478:	aa12      	add	r2, sp, #72	@ 0x48
 800547a:	3b01      	subs	r3, #1
 800547c:	009b      	lsls	r3, r3, #2
 800547e:	589a      	ldr	r2, [r3, r2]
 8005480:	0292      	lsls	r2, r2, #10
 8005482:	0a92      	lsrs	r2, r2, #10
 8005484:	e7f4      	b.n	8005470 <__kernel_rem_pio2+0x2f8>
 8005486:	0099      	lsls	r1, r3, #2
 8005488:	a812      	add	r0, sp, #72	@ 0x48
 800548a:	5809      	ldr	r1, [r1, r0]
 800548c:	3b01      	subs	r3, #1
 800548e:	430a      	orrs	r2, r1
 8005490:	e7a4      	b.n	80053dc <__kernel_rem_pio2+0x264>
 8005492:	46c0      	nop			@ (mov r8, r8)
 8005494:	fffffd84 	.word	0xfffffd84
 8005498:	08005c50 	.word	0x08005c50
 800549c:	40200000 	.word	0x40200000
 80054a0:	00ffffff 	.word	0x00ffffff
 80054a4:	3ff00000 	.word	0x3ff00000
 80054a8:	3e700000 	.word	0x3e700000
 80054ac:	41700000 	.word	0x41700000
 80054b0:	3fe00000 	.word	0x3fe00000
 80054b4:	08005c10 	.word	0x08005c10
 80054b8:	3301      	adds	r3, #1
 80054ba:	9911      	ldr	r1, [sp, #68]	@ 0x44
 80054bc:	009a      	lsls	r2, r3, #2
 80054be:	4252      	negs	r2, r2
 80054c0:	588a      	ldr	r2, [r1, r2]
 80054c2:	2a00      	cmp	r2, #0
 80054c4:	d0f8      	beq.n	80054b8 <__kernel_rem_pio2+0x340>
 80054c6:	9a00      	ldr	r2, [sp, #0]
 80054c8:	990e      	ldr	r1, [sp, #56]	@ 0x38
 80054ca:	1c55      	adds	r5, r2, #1
 80054cc:	1852      	adds	r2, r2, r1
 80054ce:	00d2      	lsls	r2, r2, #3
 80054d0:	a926      	add	r1, sp, #152	@ 0x98
 80054d2:	188c      	adds	r4, r1, r2
 80054d4:	9a00      	ldr	r2, [sp, #0]
 80054d6:	18d3      	adds	r3, r2, r3
 80054d8:	9306      	str	r3, [sp, #24]
 80054da:	9b06      	ldr	r3, [sp, #24]
 80054dc:	42ab      	cmp	r3, r5
 80054de:	da00      	bge.n	80054e2 <__kernel_rem_pio2+0x36a>
 80054e0:	e6b7      	b.n	8005252 <__kernel_rem_pio2+0xda>
 80054e2:	9a10      	ldr	r2, [sp, #64]	@ 0x40
 80054e4:	00ab      	lsls	r3, r5, #2
 80054e6:	58d0      	ldr	r0, [r2, r3]
 80054e8:	f7fc fe26 	bl	8002138 <__aeabi_i2d>
 80054ec:	2200      	movs	r2, #0
 80054ee:	2300      	movs	r3, #0
 80054f0:	0027      	movs	r7, r4
 80054f2:	2600      	movs	r6, #0
 80054f4:	6020      	str	r0, [r4, #0]
 80054f6:	6061      	str	r1, [r4, #4]
 80054f8:	9200      	str	r2, [sp, #0]
 80054fa:	9301      	str	r3, [sp, #4]
 80054fc:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80054fe:	429e      	cmp	r6, r3
 8005500:	dd0b      	ble.n	800551a <__kernel_rem_pio2+0x3a2>
 8005502:	00eb      	lsls	r3, r5, #3
 8005504:	aa76      	add	r2, sp, #472	@ 0x1d8
 8005506:	18d3      	adds	r3, r2, r3
 8005508:	3501      	adds	r5, #1
 800550a:	9900      	ldr	r1, [sp, #0]
 800550c:	9a01      	ldr	r2, [sp, #4]
 800550e:	3408      	adds	r4, #8
 8005510:	6019      	str	r1, [r3, #0]
 8005512:	605a      	str	r2, [r3, #4]
 8005514:	e7e1      	b.n	80054da <__kernel_rem_pio2+0x362>
 8005516:	2301      	movs	r3, #1
 8005518:	e7cf      	b.n	80054ba <__kernel_rem_pio2+0x342>
 800551a:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800551c:	00f1      	lsls	r1, r6, #3
 800551e:	1859      	adds	r1, r3, r1
 8005520:	6808      	ldr	r0, [r1, #0]
 8005522:	6849      	ldr	r1, [r1, #4]
 8005524:	683a      	ldr	r2, [r7, #0]
 8005526:	687b      	ldr	r3, [r7, #4]
 8005528:	f7fb ff66 	bl	80013f8 <__aeabi_dmul>
 800552c:	0002      	movs	r2, r0
 800552e:	000b      	movs	r3, r1
 8005530:	9800      	ldr	r0, [sp, #0]
 8005532:	9901      	ldr	r1, [sp, #4]
 8005534:	f7fa ffb8 	bl	80004a8 <__aeabi_dadd>
 8005538:	3601      	adds	r6, #1
 800553a:	9000      	str	r0, [sp, #0]
 800553c:	9101      	str	r1, [sp, #4]
 800553e:	3f08      	subs	r7, #8
 8005540:	e7dc      	b.n	80054fc <__kernel_rem_pio2+0x384>
 8005542:	9b02      	ldr	r3, [sp, #8]
 8005544:	0030      	movs	r0, r6
 8005546:	425a      	negs	r2, r3
 8005548:	0039      	movs	r1, r7
 800554a:	f000 f967 	bl	800581c <scalbn>
 800554e:	2200      	movs	r2, #0
 8005550:	4bb0      	ldr	r3, [pc, #704]	@ (8005814 <__kernel_rem_pio2+0x69c>)
 8005552:	0006      	movs	r6, r0
 8005554:	000f      	movs	r7, r1
 8005556:	f7fa ff7f 	bl	8000458 <__aeabi_dcmpge>
 800555a:	2800      	cmp	r0, #0
 800555c:	d025      	beq.n	80055aa <__kernel_rem_pio2+0x432>
 800555e:	2200      	movs	r2, #0
 8005560:	4bad      	ldr	r3, [pc, #692]	@ (8005818 <__kernel_rem_pio2+0x6a0>)
 8005562:	0030      	movs	r0, r6
 8005564:	0039      	movs	r1, r7
 8005566:	f7fb ff47 	bl	80013f8 <__aeabi_dmul>
 800556a:	f7fc fda9 	bl	80020c0 <__aeabi_d2iz>
 800556e:	9b00      	ldr	r3, [sp, #0]
 8005570:	0004      	movs	r4, r0
 8005572:	009d      	lsls	r5, r3, #2
 8005574:	f7fc fde0 	bl	8002138 <__aeabi_i2d>
 8005578:	2200      	movs	r2, #0
 800557a:	4ba6      	ldr	r3, [pc, #664]	@ (8005814 <__kernel_rem_pio2+0x69c>)
 800557c:	f7fb ff3c 	bl	80013f8 <__aeabi_dmul>
 8005580:	0002      	movs	r2, r0
 8005582:	000b      	movs	r3, r1
 8005584:	0030      	movs	r0, r6
 8005586:	0039      	movs	r1, r7
 8005588:	f7fc f9fe 	bl	8001988 <__aeabi_dsub>
 800558c:	f7fc fd98 	bl	80020c0 <__aeabi_d2iz>
 8005590:	ab12      	add	r3, sp, #72	@ 0x48
 8005592:	5158      	str	r0, [r3, r5]
 8005594:	9b00      	ldr	r3, [sp, #0]
 8005596:	aa12      	add	r2, sp, #72	@ 0x48
 8005598:	3301      	adds	r3, #1
 800559a:	9300      	str	r3, [sp, #0]
 800559c:	9b02      	ldr	r3, [sp, #8]
 800559e:	3318      	adds	r3, #24
 80055a0:	9302      	str	r3, [sp, #8]
 80055a2:	9b00      	ldr	r3, [sp, #0]
 80055a4:	009b      	lsls	r3, r3, #2
 80055a6:	509c      	str	r4, [r3, r2]
 80055a8:	e72a      	b.n	8005400 <__kernel_rem_pio2+0x288>
 80055aa:	9b00      	ldr	r3, [sp, #0]
 80055ac:	0030      	movs	r0, r6
 80055ae:	0039      	movs	r1, r7
 80055b0:	009c      	lsls	r4, r3, #2
 80055b2:	f7fc fd85 	bl	80020c0 <__aeabi_d2iz>
 80055b6:	ab12      	add	r3, sp, #72	@ 0x48
 80055b8:	5118      	str	r0, [r3, r4]
 80055ba:	e721      	b.n	8005400 <__kernel_rem_pio2+0x288>
 80055bc:	00f3      	lsls	r3, r6, #3
 80055be:	aa76      	add	r2, sp, #472	@ 0x1d8
 80055c0:	18d7      	adds	r7, r2, r3
 80055c2:	00b3      	lsls	r3, r6, #2
 80055c4:	aa12      	add	r2, sp, #72	@ 0x48
 80055c6:	5898      	ldr	r0, [r3, r2]
 80055c8:	f7fc fdb6 	bl	8002138 <__aeabi_i2d>
 80055cc:	0022      	movs	r2, r4
 80055ce:	002b      	movs	r3, r5
 80055d0:	f7fb ff12 	bl	80013f8 <__aeabi_dmul>
 80055d4:	2200      	movs	r2, #0
 80055d6:	6038      	str	r0, [r7, #0]
 80055d8:	6079      	str	r1, [r7, #4]
 80055da:	4b8f      	ldr	r3, [pc, #572]	@ (8005818 <__kernel_rem_pio2+0x6a0>)
 80055dc:	0020      	movs	r0, r4
 80055de:	0029      	movs	r1, r5
 80055e0:	f7fb ff0a 	bl	80013f8 <__aeabi_dmul>
 80055e4:	3e01      	subs	r6, #1
 80055e6:	0004      	movs	r4, r0
 80055e8:	000d      	movs	r5, r1
 80055ea:	e711      	b.n	8005410 <__kernel_rem_pio2+0x298>
 80055ec:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80055ee:	00e9      	lsls	r1, r5, #3
 80055f0:	18c9      	adds	r1, r1, r3
 80055f2:	6808      	ldr	r0, [r1, #0]
 80055f4:	6849      	ldr	r1, [r1, #4]
 80055f6:	cf0c      	ldmia	r7!, {r2, r3}
 80055f8:	f7fb fefe 	bl	80013f8 <__aeabi_dmul>
 80055fc:	0002      	movs	r2, r0
 80055fe:	000b      	movs	r3, r1
 8005600:	9802      	ldr	r0, [sp, #8]
 8005602:	9903      	ldr	r1, [sp, #12]
 8005604:	f7fa ff50 	bl	80004a8 <__aeabi_dadd>
 8005608:	9002      	str	r0, [sp, #8]
 800560a:	9103      	str	r1, [sp, #12]
 800560c:	3501      	adds	r5, #1
 800560e:	9b08      	ldr	r3, [sp, #32]
 8005610:	429d      	cmp	r5, r3
 8005612:	dc01      	bgt.n	8005618 <__kernel_rem_pio2+0x4a0>
 8005614:	42ae      	cmp	r6, r5
 8005616:	dae9      	bge.n	80055ec <__kernel_rem_pio2+0x474>
 8005618:	00f6      	lsls	r6, r6, #3
 800561a:	ab4e      	add	r3, sp, #312	@ 0x138
 800561c:	199b      	adds	r3, r3, r6
 800561e:	9902      	ldr	r1, [sp, #8]
 8005620:	9a03      	ldr	r2, [sp, #12]
 8005622:	3c01      	subs	r4, #1
 8005624:	6019      	str	r1, [r3, #0]
 8005626:	605a      	str	r2, [r3, #4]
 8005628:	e6f8      	b.n	800541c <__kernel_rem_pio2+0x2a4>
 800562a:	9ba4      	ldr	r3, [sp, #656]	@ 0x290
 800562c:	2b02      	cmp	r3, #2
 800562e:	dc0b      	bgt.n	8005648 <__kernel_rem_pio2+0x4d0>
 8005630:	2b00      	cmp	r3, #0
 8005632:	dd00      	ble.n	8005636 <__kernel_rem_pio2+0x4be>
 8005634:	e084      	b.n	8005740 <__kernel_rem_pio2+0x5c8>
 8005636:	d052      	beq.n	80056de <__kernel_rem_pio2+0x566>
 8005638:	2007      	movs	r0, #7
 800563a:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800563c:	4003      	ands	r3, r0
 800563e:	0018      	movs	r0, r3
 8005640:	239f      	movs	r3, #159	@ 0x9f
 8005642:	009b      	lsls	r3, r3, #2
 8005644:	449d      	add	sp, r3
 8005646:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005648:	9ba4      	ldr	r3, [sp, #656]	@ 0x290
 800564a:	2b03      	cmp	r3, #3
 800564c:	d1f4      	bne.n	8005638 <__kernel_rem_pio2+0x4c0>
 800564e:	9b00      	ldr	r3, [sp, #0]
 8005650:	aa4e      	add	r2, sp, #312	@ 0x138
 8005652:	00db      	lsls	r3, r3, #3
 8005654:	18d4      	adds	r4, r2, r3
 8005656:	0025      	movs	r5, r4
 8005658:	9b00      	ldr	r3, [sp, #0]
 800565a:	9302      	str	r3, [sp, #8]
 800565c:	9b02      	ldr	r3, [sp, #8]
 800565e:	3d08      	subs	r5, #8
 8005660:	2b00      	cmp	r3, #0
 8005662:	dd00      	ble.n	8005666 <__kernel_rem_pio2+0x4ee>
 8005664:	e07a      	b.n	800575c <__kernel_rem_pio2+0x5e4>
 8005666:	9d00      	ldr	r5, [sp, #0]
 8005668:	3c08      	subs	r4, #8
 800566a:	2d01      	cmp	r5, #1
 800566c:	dd00      	ble.n	8005670 <__kernel_rem_pio2+0x4f8>
 800566e:	e095      	b.n	800579c <__kernel_rem_pio2+0x624>
 8005670:	2000      	movs	r0, #0
 8005672:	2100      	movs	r1, #0
 8005674:	9b00      	ldr	r3, [sp, #0]
 8005676:	2b01      	cmp	r3, #1
 8005678:	dd00      	ble.n	800567c <__kernel_rem_pio2+0x504>
 800567a:	e0ad      	b.n	80057d8 <__kernel_rem_pio2+0x660>
 800567c:	9b4e      	ldr	r3, [sp, #312]	@ 0x138
 800567e:	9c4f      	ldr	r4, [sp, #316]	@ 0x13c
 8005680:	9e50      	ldr	r6, [sp, #320]	@ 0x140
 8005682:	9f51      	ldr	r7, [sp, #324]	@ 0x144
 8005684:	9300      	str	r3, [sp, #0]
 8005686:	9401      	str	r4, [sp, #4]
 8005688:	9b06      	ldr	r3, [sp, #24]
 800568a:	2b00      	cmp	r3, #0
 800568c:	d000      	beq.n	8005690 <__kernel_rem_pio2+0x518>
 800568e:	e0af      	b.n	80057f0 <__kernel_rem_pio2+0x678>
 8005690:	9c00      	ldr	r4, [sp, #0]
 8005692:	9d01      	ldr	r5, [sp, #4]
 8005694:	9b05      	ldr	r3, [sp, #20]
 8005696:	601c      	str	r4, [r3, #0]
 8005698:	605d      	str	r5, [r3, #4]
 800569a:	609e      	str	r6, [r3, #8]
 800569c:	60df      	str	r7, [r3, #12]
 800569e:	6118      	str	r0, [r3, #16]
 80056a0:	6159      	str	r1, [r3, #20]
 80056a2:	e7c9      	b.n	8005638 <__kernel_rem_pio2+0x4c0>
 80056a4:	9b00      	ldr	r3, [sp, #0]
 80056a6:	aa4e      	add	r2, sp, #312	@ 0x138
 80056a8:	00db      	lsls	r3, r3, #3
 80056aa:	18d3      	adds	r3, r2, r3
 80056ac:	0020      	movs	r0, r4
 80056ae:	681a      	ldr	r2, [r3, #0]
 80056b0:	685b      	ldr	r3, [r3, #4]
 80056b2:	0029      	movs	r1, r5
 80056b4:	f7fa fef8 	bl	80004a8 <__aeabi_dadd>
 80056b8:	0004      	movs	r4, r0
 80056ba:	000d      	movs	r5, r1
 80056bc:	9b00      	ldr	r3, [sp, #0]
 80056be:	3b01      	subs	r3, #1
 80056c0:	9300      	str	r3, [sp, #0]
 80056c2:	9b00      	ldr	r3, [sp, #0]
 80056c4:	2b00      	cmp	r3, #0
 80056c6:	daed      	bge.n	80056a4 <__kernel_rem_pio2+0x52c>
 80056c8:	9b06      	ldr	r3, [sp, #24]
 80056ca:	2b00      	cmp	r3, #0
 80056cc:	d003      	beq.n	80056d6 <__kernel_rem_pio2+0x55e>
 80056ce:	2180      	movs	r1, #128	@ 0x80
 80056d0:	0609      	lsls	r1, r1, #24
 80056d2:	186b      	adds	r3, r5, r1
 80056d4:	001d      	movs	r5, r3
 80056d6:	9b05      	ldr	r3, [sp, #20]
 80056d8:	601c      	str	r4, [r3, #0]
 80056da:	605d      	str	r5, [r3, #4]
 80056dc:	e7ac      	b.n	8005638 <__kernel_rem_pio2+0x4c0>
 80056de:	2400      	movs	r4, #0
 80056e0:	2500      	movs	r5, #0
 80056e2:	e7ee      	b.n	80056c2 <__kernel_rem_pio2+0x54a>
 80056e4:	00e3      	lsls	r3, r4, #3
 80056e6:	aa4e      	add	r2, sp, #312	@ 0x138
 80056e8:	18d3      	adds	r3, r2, r3
 80056ea:	681a      	ldr	r2, [r3, #0]
 80056ec:	685b      	ldr	r3, [r3, #4]
 80056ee:	f7fa fedb 	bl	80004a8 <__aeabi_dadd>
 80056f2:	3c01      	subs	r4, #1
 80056f4:	2c00      	cmp	r4, #0
 80056f6:	daf5      	bge.n	80056e4 <__kernel_rem_pio2+0x56c>
 80056f8:	9c06      	ldr	r4, [sp, #24]
 80056fa:	0002      	movs	r2, r0
 80056fc:	000b      	movs	r3, r1
 80056fe:	2c00      	cmp	r4, #0
 8005700:	d002      	beq.n	8005708 <__kernel_rem_pio2+0x590>
 8005702:	2480      	movs	r4, #128	@ 0x80
 8005704:	0624      	lsls	r4, r4, #24
 8005706:	190b      	adds	r3, r1, r4
 8005708:	9c05      	ldr	r4, [sp, #20]
 800570a:	2501      	movs	r5, #1
 800570c:	6022      	str	r2, [r4, #0]
 800570e:	6063      	str	r3, [r4, #4]
 8005710:	0002      	movs	r2, r0
 8005712:	000b      	movs	r3, r1
 8005714:	984e      	ldr	r0, [sp, #312]	@ 0x138
 8005716:	994f      	ldr	r1, [sp, #316]	@ 0x13c
 8005718:	f7fc f936 	bl	8001988 <__aeabi_dsub>
 800571c:	0006      	movs	r6, r0
 800571e:	000f      	movs	r7, r1
 8005720:	ac4e      	add	r4, sp, #312	@ 0x138
 8005722:	9b00      	ldr	r3, [sp, #0]
 8005724:	3408      	adds	r4, #8
 8005726:	42ab      	cmp	r3, r5
 8005728:	da0e      	bge.n	8005748 <__kernel_rem_pio2+0x5d0>
 800572a:	9b06      	ldr	r3, [sp, #24]
 800572c:	2b00      	cmp	r3, #0
 800572e:	d003      	beq.n	8005738 <__kernel_rem_pio2+0x5c0>
 8005730:	2180      	movs	r1, #128	@ 0x80
 8005732:	0609      	lsls	r1, r1, #24
 8005734:	187b      	adds	r3, r7, r1
 8005736:	001f      	movs	r7, r3
 8005738:	9b05      	ldr	r3, [sp, #20]
 800573a:	609e      	str	r6, [r3, #8]
 800573c:	60df      	str	r7, [r3, #12]
 800573e:	e77b      	b.n	8005638 <__kernel_rem_pio2+0x4c0>
 8005740:	2000      	movs	r0, #0
 8005742:	2100      	movs	r1, #0
 8005744:	9c00      	ldr	r4, [sp, #0]
 8005746:	e7d5      	b.n	80056f4 <__kernel_rem_pio2+0x57c>
 8005748:	0030      	movs	r0, r6
 800574a:	6822      	ldr	r2, [r4, #0]
 800574c:	6863      	ldr	r3, [r4, #4]
 800574e:	0039      	movs	r1, r7
 8005750:	f7fa feaa 	bl	80004a8 <__aeabi_dadd>
 8005754:	3501      	adds	r5, #1
 8005756:	0006      	movs	r6, r0
 8005758:	000f      	movs	r7, r1
 800575a:	e7e2      	b.n	8005722 <__kernel_rem_pio2+0x5aa>
 800575c:	9b02      	ldr	r3, [sp, #8]
 800575e:	3b01      	subs	r3, #1
 8005760:	9302      	str	r3, [sp, #8]
 8005762:	682a      	ldr	r2, [r5, #0]
 8005764:	686b      	ldr	r3, [r5, #4]
 8005766:	9208      	str	r2, [sp, #32]
 8005768:	9309      	str	r3, [sp, #36]	@ 0x24
 800576a:	9808      	ldr	r0, [sp, #32]
 800576c:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800576e:	68aa      	ldr	r2, [r5, #8]
 8005770:	68eb      	ldr	r3, [r5, #12]
 8005772:	920a      	str	r2, [sp, #40]	@ 0x28
 8005774:	930b      	str	r3, [sp, #44]	@ 0x2c
 8005776:	f7fa fe97 	bl	80004a8 <__aeabi_dadd>
 800577a:	0002      	movs	r2, r0
 800577c:	000b      	movs	r3, r1
 800577e:	0006      	movs	r6, r0
 8005780:	000f      	movs	r7, r1
 8005782:	9808      	ldr	r0, [sp, #32]
 8005784:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8005786:	f7fc f8ff 	bl	8001988 <__aeabi_dsub>
 800578a:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800578c:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800578e:	f7fa fe8b 	bl	80004a8 <__aeabi_dadd>
 8005792:	602e      	str	r6, [r5, #0]
 8005794:	606f      	str	r7, [r5, #4]
 8005796:	60a8      	str	r0, [r5, #8]
 8005798:	60e9      	str	r1, [r5, #12]
 800579a:	e75f      	b.n	800565c <__kernel_rem_pio2+0x4e4>
 800579c:	6822      	ldr	r2, [r4, #0]
 800579e:	6863      	ldr	r3, [r4, #4]
 80057a0:	9202      	str	r2, [sp, #8]
 80057a2:	9303      	str	r3, [sp, #12]
 80057a4:	9802      	ldr	r0, [sp, #8]
 80057a6:	9903      	ldr	r1, [sp, #12]
 80057a8:	68a2      	ldr	r2, [r4, #8]
 80057aa:	68e3      	ldr	r3, [r4, #12]
 80057ac:	9208      	str	r2, [sp, #32]
 80057ae:	9309      	str	r3, [sp, #36]	@ 0x24
 80057b0:	f7fa fe7a 	bl	80004a8 <__aeabi_dadd>
 80057b4:	0002      	movs	r2, r0
 80057b6:	000b      	movs	r3, r1
 80057b8:	0006      	movs	r6, r0
 80057ba:	000f      	movs	r7, r1
 80057bc:	9802      	ldr	r0, [sp, #8]
 80057be:	9903      	ldr	r1, [sp, #12]
 80057c0:	f7fc f8e2 	bl	8001988 <__aeabi_dsub>
 80057c4:	9a08      	ldr	r2, [sp, #32]
 80057c6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80057c8:	f7fa fe6e 	bl	80004a8 <__aeabi_dadd>
 80057cc:	3d01      	subs	r5, #1
 80057ce:	60a0      	str	r0, [r4, #8]
 80057d0:	60e1      	str	r1, [r4, #12]
 80057d2:	6026      	str	r6, [r4, #0]
 80057d4:	6067      	str	r7, [r4, #4]
 80057d6:	e747      	b.n	8005668 <__kernel_rem_pio2+0x4f0>
 80057d8:	9b00      	ldr	r3, [sp, #0]
 80057da:	aa4e      	add	r2, sp, #312	@ 0x138
 80057dc:	00db      	lsls	r3, r3, #3
 80057de:	18d3      	adds	r3, r2, r3
 80057e0:	681a      	ldr	r2, [r3, #0]
 80057e2:	685b      	ldr	r3, [r3, #4]
 80057e4:	f7fa fe60 	bl	80004a8 <__aeabi_dadd>
 80057e8:	9b00      	ldr	r3, [sp, #0]
 80057ea:	3b01      	subs	r3, #1
 80057ec:	9300      	str	r3, [sp, #0]
 80057ee:	e741      	b.n	8005674 <__kernel_rem_pio2+0x4fc>
 80057f0:	9c00      	ldr	r4, [sp, #0]
 80057f2:	9b05      	ldr	r3, [sp, #20]
 80057f4:	9a01      	ldr	r2, [sp, #4]
 80057f6:	601c      	str	r4, [r3, #0]
 80057f8:	2380      	movs	r3, #128	@ 0x80
 80057fa:	061b      	lsls	r3, r3, #24
 80057fc:	18d4      	adds	r4, r2, r3
 80057fe:	9a05      	ldr	r2, [sp, #20]
 8005800:	6054      	str	r4, [r2, #4]
 8005802:	001a      	movs	r2, r3
 8005804:	9c05      	ldr	r4, [sp, #20]
 8005806:	18fb      	adds	r3, r7, r3
 8005808:	60e3      	str	r3, [r4, #12]
 800580a:	188b      	adds	r3, r1, r2
 800580c:	60a6      	str	r6, [r4, #8]
 800580e:	6120      	str	r0, [r4, #16]
 8005810:	6163      	str	r3, [r4, #20]
 8005812:	e711      	b.n	8005638 <__kernel_rem_pio2+0x4c0>
 8005814:	41700000 	.word	0x41700000
 8005818:	3e700000 	.word	0x3e700000

0800581c <scalbn>:
 800581c:	004b      	lsls	r3, r1, #1
 800581e:	b570      	push	{r4, r5, r6, lr}
 8005820:	0d5b      	lsrs	r3, r3, #21
 8005822:	0014      	movs	r4, r2
 8005824:	000d      	movs	r5, r1
 8005826:	2b00      	cmp	r3, #0
 8005828:	d10f      	bne.n	800584a <scalbn+0x2e>
 800582a:	004b      	lsls	r3, r1, #1
 800582c:	085b      	lsrs	r3, r3, #1
 800582e:	4303      	orrs	r3, r0
 8005830:	d012      	beq.n	8005858 <scalbn+0x3c>
 8005832:	4b23      	ldr	r3, [pc, #140]	@ (80058c0 <scalbn+0xa4>)
 8005834:	2200      	movs	r2, #0
 8005836:	f7fb fddf 	bl	80013f8 <__aeabi_dmul>
 800583a:	4b22      	ldr	r3, [pc, #136]	@ (80058c4 <scalbn+0xa8>)
 800583c:	429c      	cmp	r4, r3
 800583e:	da0c      	bge.n	800585a <scalbn+0x3e>
 8005840:	4a21      	ldr	r2, [pc, #132]	@ (80058c8 <scalbn+0xac>)
 8005842:	4b22      	ldr	r3, [pc, #136]	@ (80058cc <scalbn+0xb0>)
 8005844:	f7fb fdd8 	bl	80013f8 <__aeabi_dmul>
 8005848:	e006      	b.n	8005858 <scalbn+0x3c>
 800584a:	4a21      	ldr	r2, [pc, #132]	@ (80058d0 <scalbn+0xb4>)
 800584c:	4293      	cmp	r3, r2
 800584e:	d108      	bne.n	8005862 <scalbn+0x46>
 8005850:	0002      	movs	r2, r0
 8005852:	000b      	movs	r3, r1
 8005854:	f7fa fe28 	bl	80004a8 <__aeabi_dadd>
 8005858:	bd70      	pop	{r4, r5, r6, pc}
 800585a:	000d      	movs	r5, r1
 800585c:	004b      	lsls	r3, r1, #1
 800585e:	0d5b      	lsrs	r3, r3, #21
 8005860:	3b36      	subs	r3, #54	@ 0x36
 8005862:	4a1c      	ldr	r2, [pc, #112]	@ (80058d4 <scalbn+0xb8>)
 8005864:	4294      	cmp	r4, r2
 8005866:	dd0a      	ble.n	800587e <scalbn+0x62>
 8005868:	4c1b      	ldr	r4, [pc, #108]	@ (80058d8 <scalbn+0xbc>)
 800586a:	4d1c      	ldr	r5, [pc, #112]	@ (80058dc <scalbn+0xc0>)
 800586c:	2900      	cmp	r1, #0
 800586e:	da01      	bge.n	8005874 <scalbn+0x58>
 8005870:	4c19      	ldr	r4, [pc, #100]	@ (80058d8 <scalbn+0xbc>)
 8005872:	4d1b      	ldr	r5, [pc, #108]	@ (80058e0 <scalbn+0xc4>)
 8005874:	4a18      	ldr	r2, [pc, #96]	@ (80058d8 <scalbn+0xbc>)
 8005876:	4b19      	ldr	r3, [pc, #100]	@ (80058dc <scalbn+0xc0>)
 8005878:	0020      	movs	r0, r4
 800587a:	0029      	movs	r1, r5
 800587c:	e7e2      	b.n	8005844 <scalbn+0x28>
 800587e:	18e2      	adds	r2, r4, r3
 8005880:	4b18      	ldr	r3, [pc, #96]	@ (80058e4 <scalbn+0xc8>)
 8005882:	429a      	cmp	r2, r3
 8005884:	dcf0      	bgt.n	8005868 <scalbn+0x4c>
 8005886:	2a00      	cmp	r2, #0
 8005888:	dd05      	ble.n	8005896 <scalbn+0x7a>
 800588a:	4b17      	ldr	r3, [pc, #92]	@ (80058e8 <scalbn+0xcc>)
 800588c:	0512      	lsls	r2, r2, #20
 800588e:	402b      	ands	r3, r5
 8005890:	431a      	orrs	r2, r3
 8005892:	0011      	movs	r1, r2
 8005894:	e7e0      	b.n	8005858 <scalbn+0x3c>
 8005896:	0013      	movs	r3, r2
 8005898:	3335      	adds	r3, #53	@ 0x35
 800589a:	da08      	bge.n	80058ae <scalbn+0x92>
 800589c:	4c0a      	ldr	r4, [pc, #40]	@ (80058c8 <scalbn+0xac>)
 800589e:	4d0b      	ldr	r5, [pc, #44]	@ (80058cc <scalbn+0xb0>)
 80058a0:	2900      	cmp	r1, #0
 80058a2:	da01      	bge.n	80058a8 <scalbn+0x8c>
 80058a4:	4c08      	ldr	r4, [pc, #32]	@ (80058c8 <scalbn+0xac>)
 80058a6:	4d11      	ldr	r5, [pc, #68]	@ (80058ec <scalbn+0xd0>)
 80058a8:	4a07      	ldr	r2, [pc, #28]	@ (80058c8 <scalbn+0xac>)
 80058aa:	4b08      	ldr	r3, [pc, #32]	@ (80058cc <scalbn+0xb0>)
 80058ac:	e7e4      	b.n	8005878 <scalbn+0x5c>
 80058ae:	4b0e      	ldr	r3, [pc, #56]	@ (80058e8 <scalbn+0xcc>)
 80058b0:	3236      	adds	r2, #54	@ 0x36
 80058b2:	401d      	ands	r5, r3
 80058b4:	0512      	lsls	r2, r2, #20
 80058b6:	432a      	orrs	r2, r5
 80058b8:	0011      	movs	r1, r2
 80058ba:	4b0d      	ldr	r3, [pc, #52]	@ (80058f0 <scalbn+0xd4>)
 80058bc:	2200      	movs	r2, #0
 80058be:	e7c1      	b.n	8005844 <scalbn+0x28>
 80058c0:	43500000 	.word	0x43500000
 80058c4:	ffff3cb0 	.word	0xffff3cb0
 80058c8:	c2f8f359 	.word	0xc2f8f359
 80058cc:	01a56e1f 	.word	0x01a56e1f
 80058d0:	000007ff 	.word	0x000007ff
 80058d4:	0000c350 	.word	0x0000c350
 80058d8:	8800759c 	.word	0x8800759c
 80058dc:	7e37e43c 	.word	0x7e37e43c
 80058e0:	fe37e43c 	.word	0xfe37e43c
 80058e4:	000007fe 	.word	0x000007fe
 80058e8:	800fffff 	.word	0x800fffff
 80058ec:	81a56e1f 	.word	0x81a56e1f
 80058f0:	3c900000 	.word	0x3c900000

080058f4 <floor>:
 80058f4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80058f6:	004b      	lsls	r3, r1, #1
 80058f8:	4a36      	ldr	r2, [pc, #216]	@ (80059d4 <floor+0xe0>)
 80058fa:	0d5b      	lsrs	r3, r3, #21
 80058fc:	189e      	adds	r6, r3, r2
 80058fe:	000c      	movs	r4, r1
 8005900:	0005      	movs	r5, r0
 8005902:	9001      	str	r0, [sp, #4]
 8005904:	2e13      	cmp	r6, #19
 8005906:	dc2f      	bgt.n	8005968 <floor+0x74>
 8005908:	2e00      	cmp	r6, #0
 800590a:	da14      	bge.n	8005936 <floor+0x42>
 800590c:	4a32      	ldr	r2, [pc, #200]	@ (80059d8 <floor+0xe4>)
 800590e:	4b33      	ldr	r3, [pc, #204]	@ (80059dc <floor+0xe8>)
 8005910:	f7fa fdca 	bl	80004a8 <__aeabi_dadd>
 8005914:	2200      	movs	r2, #0
 8005916:	2300      	movs	r3, #0
 8005918:	f7fa fd94 	bl	8000444 <__aeabi_dcmpgt>
 800591c:	2800      	cmp	r0, #0
 800591e:	d007      	beq.n	8005930 <floor+0x3c>
 8005920:	2c00      	cmp	r4, #0
 8005922:	da50      	bge.n	80059c6 <floor+0xd2>
 8005924:	0064      	lsls	r4, r4, #1
 8005926:	0864      	lsrs	r4, r4, #1
 8005928:	4325      	orrs	r5, r4
 800592a:	d14f      	bne.n	80059cc <floor+0xd8>
 800592c:	2480      	movs	r4, #128	@ 0x80
 800592e:	0624      	lsls	r4, r4, #24
 8005930:	0021      	movs	r1, r4
 8005932:	0028      	movs	r0, r5
 8005934:	e022      	b.n	800597c <floor+0x88>
 8005936:	4f2a      	ldr	r7, [pc, #168]	@ (80059e0 <floor+0xec>)
 8005938:	4137      	asrs	r7, r6
 800593a:	003b      	movs	r3, r7
 800593c:	400b      	ands	r3, r1
 800593e:	4303      	orrs	r3, r0
 8005940:	d01c      	beq.n	800597c <floor+0x88>
 8005942:	4a25      	ldr	r2, [pc, #148]	@ (80059d8 <floor+0xe4>)
 8005944:	4b25      	ldr	r3, [pc, #148]	@ (80059dc <floor+0xe8>)
 8005946:	f7fa fdaf 	bl	80004a8 <__aeabi_dadd>
 800594a:	2200      	movs	r2, #0
 800594c:	2300      	movs	r3, #0
 800594e:	f7fa fd79 	bl	8000444 <__aeabi_dcmpgt>
 8005952:	2800      	cmp	r0, #0
 8005954:	d0ec      	beq.n	8005930 <floor+0x3c>
 8005956:	2c00      	cmp	r4, #0
 8005958:	da03      	bge.n	8005962 <floor+0x6e>
 800595a:	2380      	movs	r3, #128	@ 0x80
 800595c:	035b      	lsls	r3, r3, #13
 800595e:	4133      	asrs	r3, r6
 8005960:	18e4      	adds	r4, r4, r3
 8005962:	2500      	movs	r5, #0
 8005964:	43bc      	bics	r4, r7
 8005966:	e7e3      	b.n	8005930 <floor+0x3c>
 8005968:	2e33      	cmp	r6, #51	@ 0x33
 800596a:	dd09      	ble.n	8005980 <floor+0x8c>
 800596c:	2380      	movs	r3, #128	@ 0x80
 800596e:	00db      	lsls	r3, r3, #3
 8005970:	429e      	cmp	r6, r3
 8005972:	d103      	bne.n	800597c <floor+0x88>
 8005974:	0002      	movs	r2, r0
 8005976:	000b      	movs	r3, r1
 8005978:	f7fa fd96 	bl	80004a8 <__aeabi_dadd>
 800597c:	b003      	add	sp, #12
 800597e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005980:	2701      	movs	r7, #1
 8005982:	4a18      	ldr	r2, [pc, #96]	@ (80059e4 <floor+0xf0>)
 8005984:	427f      	negs	r7, r7
 8005986:	189b      	adds	r3, r3, r2
 8005988:	40df      	lsrs	r7, r3
 800598a:	4238      	tst	r0, r7
 800598c:	d0f6      	beq.n	800597c <floor+0x88>
 800598e:	4a12      	ldr	r2, [pc, #72]	@ (80059d8 <floor+0xe4>)
 8005990:	4b12      	ldr	r3, [pc, #72]	@ (80059dc <floor+0xe8>)
 8005992:	f7fa fd89 	bl	80004a8 <__aeabi_dadd>
 8005996:	2200      	movs	r2, #0
 8005998:	2300      	movs	r3, #0
 800599a:	f7fa fd53 	bl	8000444 <__aeabi_dcmpgt>
 800599e:	2800      	cmp	r0, #0
 80059a0:	d0c6      	beq.n	8005930 <floor+0x3c>
 80059a2:	2c00      	cmp	r4, #0
 80059a4:	da02      	bge.n	80059ac <floor+0xb8>
 80059a6:	2e14      	cmp	r6, #20
 80059a8:	d102      	bne.n	80059b0 <floor+0xbc>
 80059aa:	3401      	adds	r4, #1
 80059ac:	43bd      	bics	r5, r7
 80059ae:	e7bf      	b.n	8005930 <floor+0x3c>
 80059b0:	2234      	movs	r2, #52	@ 0x34
 80059b2:	2301      	movs	r3, #1
 80059b4:	1b92      	subs	r2, r2, r6
 80059b6:	4093      	lsls	r3, r2
 80059b8:	18ed      	adds	r5, r5, r3
 80059ba:	9b01      	ldr	r3, [sp, #4]
 80059bc:	429d      	cmp	r5, r3
 80059be:	419b      	sbcs	r3, r3
 80059c0:	425b      	negs	r3, r3
 80059c2:	18e4      	adds	r4, r4, r3
 80059c4:	e7f2      	b.n	80059ac <floor+0xb8>
 80059c6:	2500      	movs	r5, #0
 80059c8:	002c      	movs	r4, r5
 80059ca:	e7b1      	b.n	8005930 <floor+0x3c>
 80059cc:	2500      	movs	r5, #0
 80059ce:	4c06      	ldr	r4, [pc, #24]	@ (80059e8 <floor+0xf4>)
 80059d0:	e7ae      	b.n	8005930 <floor+0x3c>
 80059d2:	46c0      	nop			@ (mov r8, r8)
 80059d4:	fffffc01 	.word	0xfffffc01
 80059d8:	8800759c 	.word	0x8800759c
 80059dc:	7e37e43c 	.word	0x7e37e43c
 80059e0:	000fffff 	.word	0x000fffff
 80059e4:	fffffbed 	.word	0xfffffbed
 80059e8:	bff00000 	.word	0xbff00000

080059ec <_init>:
 80059ec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80059ee:	46c0      	nop			@ (mov r8, r8)
 80059f0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80059f2:	bc08      	pop	{r3}
 80059f4:	469e      	mov	lr, r3
 80059f6:	4770      	bx	lr

080059f8 <_fini>:
 80059f8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80059fa:	46c0      	nop			@ (mov r8, r8)
 80059fc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80059fe:	bc08      	pop	{r3}
 8005a00:	469e      	mov	lr, r3
 8005a02:	4770      	bx	lr
