<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE model SYSTEM "../../embsysregview.dtd">

<model chipname="ATSAMD20J Series">
	<chip_description>
Atmel ATSAMD20J series 64 pin Cortex-M0+ MCUs
http://www.atmel.com/products/microcontrollers/arm/sam_d20.aspx
Added by Matt Wood - mattwood2000(at)gmail.com
	</chip_description>
	<group name="Peripherals" description="On-chip peripherals">
		<registergroup name="AC" description= "AC peripheral" >
			<register name="AC_CTRLA" description="Control A Register" address="0x42004400" access="rw" />
			<register name="AC_CTRLB" description="Control B Register" address="0x42004401" access="w" />
			<register name="AC_EVCTRL" description="Event Control Register" address="0x42004402" access="rw" />
			<register name="AC_INTENCLR" description="Interrupt Enable Clear Register" address="0x42004404" access="rw" />
			<register name="AC_INTENSET" description="Interrupt Enable Set Register" address="0x42004405" access="rw" />
			<register name="AC_INTFLAG" description="Interrupt Flag Status and Clear Register" address="0x42004406" access="rw" />
			<register name="AC_STATUSA" description="Status A Register" address="0x42004408" access="r" />
			<register name="AC_STATUSB" description="Status B Register" address="0x42004409" access="r" />
			<register name="AC_STATUSC" description="Status C Register" address="0x4200440A" access="r" />
			<register name="AC_WINCTRL" description="Window Control Register" address="0x4200440C" access="rw" />
			<register name="AC_COMPCTRL0" description="Comparator Control Register 0" address="0x42004410" access="rw" />
			<register name="AC_COMPCTRL1" description="Comparator Control Register 1" address="0x42004414" access="rw" />
			<register name="AC_SCALER0" description="Scaler Register 0" address="0x42004420" access="rw" />
			<register name="AC_SCALER1" description="Scaler Register 1" address="0x42004421" access="rw" />
		</registergroup>
		<registergroup name="ADC" description= "ADC peripheral" >
			<register name="ADC_CTRLA" description="Control Register A" address="0x42004000" access="rw" />
			<register name="ADC_REFCTRL" description="Reference Control Register" address="0x42004001" access="rw" />
			<register name="ADC_AVGCTRL" description="Average Control Register" address="0x42004002" access="rw" />
			<register name="ADC_SAMPCTRL" description="Sample Time Control Register" address="0x42004003" access="rw" />
			<register name="ADC_CTRLB" description="Control Register B" address="0x42004004" access="rw" />
			<register name="ADC_WINCTRL" description="Window Monitor Control Register" address="0x42004008" access="rw" />
			<register name="ADC_SWTRIG" description="Control Register B" address="0x4200400C" access="rw" />
			<register name="ADC_INPUTCTRL" description="Input Control Register" address="0x42004010" access="rw" />
			<register name="ADC_EVCTRL" description="Event Control Register" address="0x42004014" access="rw" />
			<register name="ADC_INTENCLR" description="Interrupt Enable Clear Register" address="0x42004016" access="rw" />
			<register name="ADC_INTENSET" description="Interrupt Enable Set Register" address="0x42004017" access="rw" />
			<register name="ADC_INTFLAG" description="Interrupt Flag Status and Clear Register" address="0x42004018" access="rw" />
			<register name="ADC_STATUS" description="Status Register" address="0x42004019" access="r" />
			<register name="ADC_RESULT" description="Result Register" address="0x4200401A" access="r" />
			<register name="ADC_WINLT" description="Window Monitor Lower Threshold Register" address="0x4200401C" access="rw" />
			<register name="ADC_WINUT" description="Window Monitor Upper Threshold Register" address="0x42004020" access="rw" />
			<register name="ADC_GAINCORR" description="Gain Correction Register" address="0x42004024" access="rw" />
			<register name="ADC_OFFSETCORR" description="Offset Correction Register" address="0x42004026" access="rw" />
			<register name="ADC_CALIB" description="Calibration Register" address="0x42004028" access="rw" />
			<register name="ADC_DBGCTRL" description="Debug Register" address="0x4200402A" access="rw" />
			<register name="ADC_TEST" description="Test Modes Register" address="0x4200402B" access="rw" />
			<register name="ADC_TESTRESULT" description="Test Result Register" address="0x4200402C" access="rw" />
			<register name="ADC_DCFG" description="Device Configuration" address="0x42004030" access="rw" />
		</registergroup>
		<registergroup name="DAC" description= "DAC peripheral" >
			<register name="DAC_CTRLA" description="Control Register A" address="0x42004800" access="rw" />
			<register name="DAC_CTRLB" description="Control Register B" address="0x42004801" access="rw" />
			<register name="DAC_EVCTRL" description="Event Control Register" address="0x42004802" access="rw" />
			<register name="DAC_TEST" description="Test Register" address="0x42004803" access="rw" />
			<register name="DAC_INTENCLR" description="Interrupt Enable Clear Register" address="0x42004804" access="rw" />
			<register name="DAC_INTENSET" description="Interrupt Enable Set Register" address="0x42004805" access="rw" />
			<register name="DAC_INTFLAG" description="Interrupt Flag Status and Clear Register" address="0x42004806" access="rw" />
			<register name="DAC_STATUS" description="Status Register" address="0x42004807" access="r" />
			<register name="DAC_DATA" description="Data Register" address="0x42004808" access="rw" />
			<register name="DAC_DATABUF" description="Data Buffer Register" address="0x4200480C" access="rw" />
		</registergroup>
		<registergroup name="DSU" description= "DSU peripheral" >
			<register name="DSU_CTRL" description="Control Register" address="0x41002000" access="w" />
			<register name="DSU_STATUSA" description="Status Register A" address="0x41002001" access="rw" />
			<register name="DSU_STATUSB" description="Status Register B" address="0x41002002" access="r" />
			<register name="DSU_ADDR" description="Address Register" address="0x41002004" access="rw" />
			<register name="DSU_LENGTH" description="Length Register" address="0x41002008" access="rw" />
			<register name="DSU_DATA" description="Data Register" address="0x4100200C" access="rw" />
			<register name="DSU_DCC0" description="Debug Communication Channel Register 0" address="0x41002010" access="rw" />
			<register name="DSU_DCC1" description="Debug Communication Channel Register 1" address="0x41002014" access="rw" />
			<register name="DSU_DID" description="Device Identification Register" address="0x41002018" access="r" />
			<register name="DSU_ENTRY0" description="CoreSight ROM Table Entry Register 0" address="0x41003000" access="r" />
			<register name="DSU_ENTRY1" description="CoreSight ROM Table Entry Register 1" address="0x41003004" access="r" />
			<register name="DSU_END" description="CoreSight ROM Table End Register" address="0x41003008" access="r" />
			<register name="DSU_MEMTYPE" description="CoreSight ROM Table Memory Type Register" address="0x41003FCC" access="r" />
			<register name="DSU_PID4" description="Peripheral Identification Register 4" address="0x41003FD0" access="r" />
			<register name="DSU_PID5" description="Peripheral Identification Register 5" address="0x41003FD4" access="r" />
			<register name="DSU_PID6" description="Peripheral Identification Register 6" address="0x41003FD8" access="r" />
			<register name="DSU_PID7" description="Peripheral Identification Register 7" address="0x41003FDC" access="r" />
			<register name="DSU_PID0" description="Peripheral Identification Register 0" address="0x41003FE0" access="r" />
			<register name="DSU_PID1" description="Peripheral Identification Register 1" address="0x41003FE4" access="r" />
			<register name="DSU_PID2" description="Peripheral Identification Register 2" address="0x41003FE8" access="r" />
			<register name="DSU_PID3" description="Peripheral Identification Register 3" address="0x41003FEC" access="r" />
			<register name="DSU_CID0" description="Component Identification Register 0" address="0x41003FF0" access="r" />
			<register name="DSU_CID1" description="Component Identification Register 1" address="0x41003FF4" access="r" />
			<register name="DSU_CID2" description="Component Identification Register 2" address="0x41003FF8" access="r" />
			<register name="DSU_CID3" description="Component Identification Register 3" address="0x41003FFC" access="r" />
		</registergroup>
		<registergroup name="EIC" description= "EIC peripheral" >
			<register name="EIC_CTRL" description="Control Register" address="0x40001800" access="rw" />
			<register name="EIC_STATUS" description="Status Register" address="0x40001801" access="r" />
			<register name="EIC_NMICTRL" description="NMI Control Register" address="0x40001802" access="rw" />
			<register name="EIC_NMIFLAG" description="NMI Interrupt Flag Register" address="0x40001803" access="rw" />
			<register name="EIC_EVCTRL" description="Event Control Register" address="0x40001804" access="rw" />
			<register name="EIC_INTENCLR" description="Interrupt Enable Clear Register" address="0x40001808" access="rw" />
			<register name="EIC_INTENSET" description="Interrupt Enable Set Register" address="0x4000180C" access="rw" />
			<register name="EIC_INTFLAG" description="Interrupt Flag Status and Clear Register" address="0x40001810" access="rw" />
			<register name="EIC_WAKEUP" description="Wake-up Enable Register" address="0x40001814" access="rw" />
			<register name="EIC_CONFIG0" description="Config Register 0" address="0x40001818" access="rw" />
			<register name="EIC_CONFIG1" description="Config Register 1" address="0x4000181C" access="rw" />
		</registergroup>
		<registergroup name="EVSYS" description= "EVSYS peripheral" >
			<register name="EVSYS_CTRL" description="Control Register" address="0x42000400" access="w" />
			<register name="EVSYS_CHANNEL" description="Channel Register" address="0x42000404" access="rw" />
			<register name="EVSYS_USER" description="User Mux Register" address="0x42000408" access="rw" />
			<register name="EVSYS_CHSTATUS" description="Channel Status Register" address="0x4200040C" access="r" />
			<register name="EVSYS_INTENCLR" description="Interrupt Enable Clear Register" address="0x42000410" access="rw" />
			<register name="EVSYS_INTENSET" description="Interrupt Enable Set Register" address="0x42000414" access="rw" />
			<register name="EVSYS_INTFLAG" description="Interrupt Flag Status and Clear Register" address="0x42000418" access="rw" />
		</registergroup>
		<registergroup name="GCLK" description= "GCLK peripheral" >
			<register name="GCLK_CTRL" description="Control Register" address="0x40000C00" access="rw" />
			<register name="GCLK_STATUS" description="Status Register" address="0x40000C01" access="r" />
			<register name="GCLK_CLKCTRL" description="Generic Clock Control Register" address="0x40000C02" access="rw" />
			<register name="GCLK_GENCTRL" description="Generic Clock Generator Control Register" address="0x40000C04" access="rw" />
			<register name="GCLK_GENDIV" description="Generic Clock Generator Division Register" address="0x40000C08" access="rw" />
		</registergroup>
		<registergroup name="NVMCTRL" description= "NVMCTRL peripheral" >
			<register name="NVMCTRL_CTRLA" description="NVM Control Register A" address="0x41004000" access="rw" />
			<register name="NVMCTRL_CTRLB" description="NVM Control Register B" address="0x41004004" access="rw" />
			<register name="NVMCTRL_PARAM" description="Parameter Register" address="0x41004008" access="rw" />
			<register name="NVMCTRL_INTENCLR" description="Interrupt Enable Clear Register" address="0x4100400C" access="rw" />
			<register name="NVMCTRL_INTENSET" description="Interrupt Enable Set Register" address="0x41004010" access="rw" />
			<register name="NVMCTRL_INTFLAG" description="Interrupt Flag Status and Clear Register" address="0x41004014" access="rw" />
			<register name="NVMCTRL_STATUS" description="Status Register" address="0x41004018" access="rw" />
			<register name="NVMCTRL_ADDR" description="Address Register" address="0x4100401C" access="rw" />
			<register name="NVMCTRL_LOCK" description="Lock Register" address="0x41004020" access="rw" />
		</registergroup>
		<registergroup name="PAC0" description= "PAC0 peripheral" >
			<register name="PAC0_WPCLR" description="Write Protection Clear Register" address="0x40000000" access="rw" />
			<register name="PAC0_WPSET" description="Write Protection Set Register" address="0x40000004" access="rw" />
		</registergroup>
		<registergroup name="PAC1" description= "PAC1 peripheral" >
			<register name="PAC1_WPCLR" description="Write Protection Clear Register" address="0x41000000" access="rw" />
			<register name="PAC1_WPSET" description="Write Protection Set Register" address="0x41000004" access="rw" />
		</registergroup>
		<registergroup name="PAC2" description= "PAC2 peripheral" >
			<register name="PAC2_WPCLR" description="Write Protection Clear Register" address="0x42000000" access="rw" />
			<register name="PAC2_WPSET" description="Write Protection Set Register" address="0x42000004" access="rw" />
		</registergroup>
		<registergroup name="PM" description= "PM peripheral" >
			<register name="PM_CTRL" description="Control Register" address="0x40000400" access="rw" />
			<register name="PM_SLEEP" description="Sleep Register" address="0x40000401" access="rw" />
			<register name="PM_CPUSEL" description="CPU Clock Select" address="0x40000408" access="rw" />
			<register name="PM_APBASEL" description="APBA Clock Select" address="0x40000409" access="rw" />
			<register name="PM_APBBSEL" description="APBB Clock Select" address="0x4000040A" access="rw" />
			<register name="PM_APBCSEL" description="APBC Clock Select" address="0x4000040B" access="rw" />
			<register name="PM_AHBMASK" description="AHB Mask" address="0x40000414" access="rw" />
			<register name="PM_APBAMASK" description="APBA Mask" address="0x40000418" access="rw" />
			<register name="PM_APBBMASK" description="APBB Mask" address="0x4000041C" access="rw" />
			<register name="PM_APBCMASK" description="APBC Mask" address="0x40000420" access="rw" />
			<register name="PM_INTENCLR" description="Interrupt Enable Clear Register" address="0x40000434" access="rw" />
			<register name="PM_INTENSET" description="Interrupt Enable Set Register" address="0x40000435" access="rw" />
			<register name="PM_INTFLAG" description="Interrupt Flag Status and Clear Register" address="0x40000436" access="rw" />
			<register name="PM_RCAUSE" description="Reset Cause Register" address="0x40000438" access="r" />
		</registergroup>
		<registergroup name="PORT" description= "PORT peripheral" >
			<register name="PORT_DIR0" description="Data Direction Register 0" address="0x41004400" access="rw" />
			<register name="PORT_DIRCLR0" description="Data Direction Clear Register 0" address="0x41004404" access="rw" />
			<register name="PORT_DIRSET0" description="Data Direction Set Register 0" address="0x41004408" access="rw" />
			<register name="PORT_DIRTGL0" description="Data Direction Toggle Register 0" address="0x4100440C" access="rw" />
			<register name="PORT_OUT0" description="Data Output Value Register 0" address="0x41004410" access="rw" />
			<register name="PORT_OUTCLR0" description="Data Output Value Clear Register 0" address="0x41004414" access="rw" />
			<register name="PORT_OUTSET0" description="Data Output Value Set Register 0" address="0x41004418" access="rw" />
			<register name="PORT_OUTTGL0" description="Data Output Value Toggle Register 0" address="0x4100441C" access="rw" />
			<register name="PORT_IN0" description="Data Input Value Register 0" address="0x41004420" access="r" />
			<register name="PORT_CTRL0" description="Control Register 0" address="0x41004424" access="rw" />
			<register name="PORT_WRCONFIG0" description="Write Configuration Register 0" address="0x41004428" access="w" />
			<register name="PORT_PMUX0" description="Peripheral Multiplexing Register 0" address="0x41004430" access="rw" />
			<register name="PORT_PINCFG0" description="Pin Configuration Register 0" address="0x41004440" access="rw" />
			<register name="PORT_DIR1" description="Data Direction Register 1" address="0x41004480" access="rw" />
			<register name="PORT_DIRCLR1" description="Data Direction Clear Register 1" address="0x41004484" access="rw" />
			<register name="PORT_DIRSET1" description="Data Direction Set Register 1" address="0x41004488" access="rw" />
			<register name="PORT_DIRTGL1" description="Data Direction Toggle Register 1" address="0x4100448C" access="rw" />
			<register name="PORT_OUT1" description="Data Output Value Register 1" address="0x41004490" access="rw" />
			<register name="PORT_OUTCLR1" description="Data Output Value Clear Register 1" address="0x41004494" access="rw" />
			<register name="PORT_OUTSET1" description="Data Output Value Set Register 1" address="0x41004498" access="rw" />
			<register name="PORT_OUTTGL1" description="Data Output Value Toggle Register 1" address="0x4100449C" access="rw" />
			<register name="PORT_IN1" description="Data Input Value Register 1" address="0x410044A0" access="r" />
			<register name="PORT_CTRL1" description="Control Register 1" address="0x410044A4" access="rw" />
			<register name="PORT_WRCONFIG1" description="Write Configuration Register 1" address="0x410044A8" access="w" />
			<register name="PORT_PMUX1" description="Peripheral Multiplexing Register 1" address="0x410044B0" access="rw" />
			<register name="PORT_PINCFG1" description="Pin Configuration Register 1" address="0x410044C0" access="rw" />
		</registergroup>
		<registergroup name="RTC" description= "RTC peripheral" >
			<register name="RTC_MODE0_CTRL" description="MODE0 Control Register" address="0x40001400" access="rw" />
			<register name="RTC_MODE1_CTRL" description="MODE1 Control Register" address="0x40001400" access="rw" />
			<register name="RTC_MODE2_CTRL" description="MODE2 Control Register" address="0x40001400" access="rw" />
			<register name="RTC_READREQ" description="Read Request Register" address="0x40001402" access="rw" />
			<register name="RTC_MODE0_EVCTRL" description="MODE0 Event Control Register" address="0x40001404" access="rw" />
			<register name="RTC_MODE1_EVCTRL" description="MODE1 Event Control Register" address="0x40001404" access="rw" />
			<register name="RTC_MODE2_EVCTRL" description="MODE2 Event Control Register" address="0x40001404" access="rw" />
			<register name="RTC_MODE0_INTENCLR" description="MODE0 Interrupt Enable Clear Register" address="0x40001406" access="rw" />
			<register name="RTC_MODE1_INTENCLR" description="MODE1 Interrupt Enable Clear Register" address="0x40001406" access="rw" />
			<register name="RTC_MODE2_INTENCLR" description="MODE2 Interrupt Enable Clear Register" address="0x40001406" access="rw" />
			<register name="RTC_MODE0_INTENSET" description="MODE0 Interrupt Enable Set Register" address="0x40001407" access="rw" />
			<register name="RTC_MODE1_INTENSET" description="MODE1 Interrupt Enable Set Register" address="0x40001407" access="rw" />
			<register name="RTC_MODE2_INTENSET" description="MODE2 Interrupt Enable Set Register" address="0x40001407" access="rw" />
			<register name="RTC_MODE0_INTFLAG" description="MODE0 Interrupt Flag Status and Clear Register" address="0x40001408" access="rw" />
			<register name="RTC_MODE1_INTFLAG" description="MODE1 Interrupt Flag Status and Clear Register" address="0x40001408" access="rw" />
			<register name="RTC_MODE2_INTFLAG" description="MODE2 Interrupt Flag Status and Clear Register" address="0x40001408" access="rw" />
			<register name="RTC_STATUS" description="Status Register" address="0x4000140A" access="rw" />
			<register name="RTC_DBGCTRL" description="Debug Register" address="0x4000140B" access="rw" />
			<register name="RTC_FREQCORR" description="Frequency Correction Register" address="0x4000140C" access="rw" />
			<register name="RTC_MODE0_COUNT" description="MODE0 Count Register" address="0x40001410" access="rw" />
			<register name="RTC_MODE1_COUNT" description="MODE1 Count Register" address="0x40001410" access="rw" />
			<register name="RTC_MODE2_CLOCK" description="MODE2 Clock Register" address="0x40001410" access="rw" />
			<register name="RTC_MODE1_PER" description="MODE1 Period Register" address="0x40001414" access="rw" />
			<register name="RTC_MODE0_COMP0" description="MODE0 Compare Register 0" address="0x40001418" access="rw" />
			<register name="RTC_MODE1_COMP0" description="MODE1 Compare Register 0" address="0x40001418" access="rw" />
			<register name="RTC_MODE1_COMP1" description="MODE1 Compare Register 1" address="0x4000141A" access="rw" />
			<register name="RTC_MODE2_ALARM_ALARM0" description="MODE2_ALARM Alarm Register 0" address="0x40001418" access="rw" />
			<register name="RTC_MODE2_ALARM_MASK0" description="MODE2_ALARM Alarm Mask Register 0" address="0x4000141C" access="rw" />
		</registergroup>
		<registergroup name="SERCOM0" description= "SERCOM0 peripheral" >
			<register name="SERCOM0_I2CM_CTRLA" description="I2CM Control Register A" address="0x42000800" access="rw" />
			<register name="SERCOM0_I2CS_CTRLA" description="I2CS Control Register A" address="0x42000800" access="rw" />
			<register name="SERCOM0_SPI_CTRLA" description="SPI Control Register A" address="0x42000800" access="rw" />
			<register name="SERCOM0_USART_CTRLA" description="USART Control Register A" address="0x42000800" access="rw" />
			<register name="SERCOM0_I2CM_CTRLB" description="I2CM Control Register B" address="0x42000804" access="rw" />
			<register name="SERCOM0_I2CS_CTRLB" description="I2CS Control Register B" address="0x42000804" access="rw" />
			<register name="SERCOM0_SPI_CTRLB" description="SPI Control Register B" address="0x42000804" access="rw" />
			<register name="SERCOM0_USART_CTRLB" description="USART Control Register B" address="0x42000804" access="rw" />
			<register name="SERCOM0_I2CM_DBGCTRL" description="I2CM Debug Register" address="0x42000808" access="rw" />
			<register name="SERCOM0_SPI_DBGCTRL" description="SPI Debug Register" address="0x42000808" access="rw" />
			<register name="SERCOM0_USART_DBGCTRL" description="USART Debug Register" address="0x42000808" access="rw" />
			<register name="SERCOM0_I2CM_BAUD" description="I2CM Baud Rate Register" address="0x4200080A" access="rw" />
			<register name="SERCOM0_SPI_BAUD" description="SPI Baud Rate Register" address="0x4200080A" access="rw" />
			<register name="SERCOM0_USART_BAUD" description="USART Baud Rate Register" address="0x4200080A" access="rw" />
			<register name="SERCOM0_I2CM_INTENCLR" description="I2CM Interrupt Enable Clear Register" address="0x4200080C" access="rw" />
			<register name="SERCOM0_I2CS_INTENCLR" description="I2CS Interrupt Enable Clear Register" address="0x4200080C" access="rw" />
			<register name="SERCOM0_SPI_INTENCLR" description="SPI Interrupt Enable Clear Register" address="0x4200080C" access="rw" />
			<register name="SERCOM0_USART_INTENCLR" description="USART Interrupt Enable Clear Register" address="0x4200080C" access="rw" />
			<register name="SERCOM0_I2CM_INTENSET" description="I2CM Interrupt Enable Set Register" address="0x4200080D" access="rw" />
			<register name="SERCOM0_I2CS_INTENSET" description="I2CS Interrupt Enable Set Register" address="0x4200080D" access="rw" />
			<register name="SERCOM0_SPI_INTENSET" description="SPI Interrupt Enable Set Register" address="0x4200080D" access="rw" />
			<register name="SERCOM0_USART_INTENSET" description="USART Interrupt Enable Set Register" address="0x4200080D" access="rw" />
			<register name="SERCOM0_I2CM_INTFLAG" description="I2CM Interrupt Flag Status and Clear Register" address="0x4200080E" access="rw" />
			<register name="SERCOM0_I2CS_INTFLAG" description="I2CS Interrupt Flag Status and Clear Register" address="0x4200080E" access="rw" />
			<register name="SERCOM0_SPI_INTFLAG" description="SPI Interrupt Flag Status and Clear Register" address="0x4200080E" access="rw" />
			<register name="SERCOM0_USART_INTFLAG" description="USART Interrupt Flag Status and Clear Register" address="0x4200080E" access="rw" />
			<register name="SERCOM0_I2CM_STATUS" description="I2CM Status Register" address="0x42000810" access="rw" />
			<register name="SERCOM0_I2CS_STATUS" description="I2CS Status Register" address="0x42000810" access="rw" />
			<register name="SERCOM0_SPI_STATUS" description="SPI Status Register" address="0x42000810" access="rw" />
			<register name="SERCOM0_USART_STATUS" description="USART Status Register" address="0x42000810" access="rw" />
			<register name="SERCOM0_I2CM_ADDR" description="I2CM Address Register" address="0x42000814" access="rw" />
			<register name="SERCOM0_I2CS_ADDR" description="I2CS Address Register" address="0x42000814" access="rw" />
			<register name="SERCOM0_SPI_ADDR" description="SPI Address Register" address="0x42000814" access="rw" />
			<register name="SERCOM0_I2CM_DATA" description="I2CM Data Register" address="0x42000818" access="rw" />
			<register name="SERCOM0_I2CS_DATA" description="I2CS Data Register" address="0x42000818" access="rw" />
			<register name="SERCOM0_SPI_DATA" description="SPI Data Register" address="0x42000818" access="rw" />
			<register name="SERCOM0_USART_DATA" description="USART Data Register" address="0x42000818" access="rw" />
		</registergroup>
		<registergroup name="SERCOM1" description= "SERCOM1 peripheral" >
			<register name="SERCOM1_I2CM_CTRLA" description="I2CM Control Register A" address="0x42000C00" access="rw" />
			<register name="SERCOM1_I2CS_CTRLA" description="I2CS Control Register A" address="0x42000C00" access="rw" />
			<register name="SERCOM1_SPI_CTRLA" description="SPI Control Register A" address="0x42000C00" access="rw" />
			<register name="SERCOM1_USART_CTRLA" description="USART Control Register A" address="0x42000C00" access="rw" />
			<register name="SERCOM1_I2CM_CTRLB" description="I2CM Control Register B" address="0x42000C04" access="rw" />
			<register name="SERCOM1_I2CS_CTRLB" description="I2CS Control Register B" address="0x42000C04" access="rw" />
			<register name="SERCOM1_SPI_CTRLB" description="SPI Control Register B" address="0x42000C04" access="rw" />
			<register name="SERCOM1_USART_CTRLB" description="USART Control Register B" address="0x42000C04" access="rw" />
			<register name="SERCOM1_I2CM_DBGCTRL" description="I2CM Debug Register" address="0x42000C08" access="rw" />
			<register name="SERCOM1_SPI_DBGCTRL" description="SPI Debug Register" address="0x42000C08" access="rw" />
			<register name="SERCOM1_USART_DBGCTRL" description="USART Debug Register" address="0x42000C08" access="rw" />
			<register name="SERCOM1_I2CM_BAUD" description="I2CM Baud Rate Register" address="0x42000C0A" access="rw" />
			<register name="SERCOM1_SPI_BAUD" description="SPI Baud Rate Register" address="0x42000C0A" access="rw" />
			<register name="SERCOM1_USART_BAUD" description="USART Baud Rate Register" address="0x42000C0A" access="rw" />
			<register name="SERCOM1_I2CM_INTENCLR" description="I2CM Interrupt Enable Clear Register" address="0x42000C0C" access="rw" />
			<register name="SERCOM1_I2CS_INTENCLR" description="I2CS Interrupt Enable Clear Register" address="0x42000C0C" access="rw" />
			<register name="SERCOM1_SPI_INTENCLR" description="SPI Interrupt Enable Clear Register" address="0x42000C0C" access="rw" />
			<register name="SERCOM1_USART_INTENCLR" description="USART Interrupt Enable Clear Register" address="0x42000C0C" access="rw" />
			<register name="SERCOM1_I2CM_INTENSET" description="I2CM Interrupt Enable Set Register" address="0x42000C0D" access="rw" />
			<register name="SERCOM1_I2CS_INTENSET" description="I2CS Interrupt Enable Set Register" address="0x42000C0D" access="rw" />
			<register name="SERCOM1_SPI_INTENSET" description="SPI Interrupt Enable Set Register" address="0x42000C0D" access="rw" />
			<register name="SERCOM1_USART_INTENSET" description="USART Interrupt Enable Set Register" address="0x42000C0D" access="rw" />
			<register name="SERCOM1_I2CM_INTFLAG" description="I2CM Interrupt Flag Status and Clear Register" address="0x42000C0E" access="rw" />
			<register name="SERCOM1_I2CS_INTFLAG" description="I2CS Interrupt Flag Status and Clear Register" address="0x42000C0E" access="rw" />
			<register name="SERCOM1_SPI_INTFLAG" description="SPI Interrupt Flag Status and Clear Register" address="0x42000C0E" access="rw" />
			<register name="SERCOM1_USART_INTFLAG" description="USART Interrupt Flag Status and Clear Register" address="0x42000C0E" access="rw" />
			<register name="SERCOM1_I2CM_STATUS" description="I2CM Status Register" address="0x42000C10" access="rw" />
			<register name="SERCOM1_I2CS_STATUS" description="I2CS Status Register" address="0x42000C10" access="rw" />
			<register name="SERCOM1_SPI_STATUS" description="SPI Status Register" address="0x42000C10" access="rw" />
			<register name="SERCOM1_USART_STATUS" description="USART Status Register" address="0x42000C10" access="rw" />
			<register name="SERCOM1_I2CM_ADDR" description="I2CM Address Register" address="0x42000C14" access="rw" />
			<register name="SERCOM1_I2CS_ADDR" description="I2CS Address Register" address="0x42000C14" access="rw" />
			<register name="SERCOM1_SPI_ADDR" description="SPI Address Register" address="0x42000C14" access="rw" />
			<register name="SERCOM1_I2CM_DATA" description="I2CM Data Register" address="0x42000C18" access="rw" />
			<register name="SERCOM1_I2CS_DATA" description="I2CS Data Register" address="0x42000C18" access="rw" />
			<register name="SERCOM1_SPI_DATA" description="SPI Data Register" address="0x42000C18" access="rw" />
			<register name="SERCOM1_USART_DATA" description="USART Data Register" address="0x42000C18" access="rw" />
		</registergroup>
		<registergroup name="SERCOM2" description= "SERCOM2 peripheral" >
			<register name="SERCOM2_I2CM_CTRLA" description="I2CM Control Register A" address="0x42001000" access="rw" />
			<register name="SERCOM2_I2CS_CTRLA" description="I2CS Control Register A" address="0x42001000" access="rw" />
			<register name="SERCOM2_SPI_CTRLA" description="SPI Control Register A" address="0x42001000" access="rw" />
			<register name="SERCOM2_USART_CTRLA" description="USART Control Register A" address="0x42001000" access="rw" />
			<register name="SERCOM2_I2CM_CTRLB" description="I2CM Control Register B" address="0x42001004" access="rw" />
			<register name="SERCOM2_I2CS_CTRLB" description="I2CS Control Register B" address="0x42001004" access="rw" />
			<register name="SERCOM2_SPI_CTRLB" description="SPI Control Register B" address="0x42001004" access="rw" />
			<register name="SERCOM2_USART_CTRLB" description="USART Control Register B" address="0x42001004" access="rw" />
			<register name="SERCOM2_I2CM_DBGCTRL" description="I2CM Debug Register" address="0x42001008" access="rw" />
			<register name="SERCOM2_SPI_DBGCTRL" description="SPI Debug Register" address="0x42001008" access="rw" />
			<register name="SERCOM2_USART_DBGCTRL" description="USART Debug Register" address="0x42001008" access="rw" />
			<register name="SERCOM2_I2CM_BAUD" description="I2CM Baud Rate Register" address="0x4200100A" access="rw" />
			<register name="SERCOM2_SPI_BAUD" description="SPI Baud Rate Register" address="0x4200100A" access="rw" />
			<register name="SERCOM2_USART_BAUD" description="USART Baud Rate Register" address="0x4200100A" access="rw" />
			<register name="SERCOM2_I2CM_INTENCLR" description="I2CM Interrupt Enable Clear Register" address="0x4200100C" access="rw" />
			<register name="SERCOM2_I2CS_INTENCLR" description="I2CS Interrupt Enable Clear Register" address="0x4200100C" access="rw" />
			<register name="SERCOM2_SPI_INTENCLR" description="SPI Interrupt Enable Clear Register" address="0x4200100C" access="rw" />
			<register name="SERCOM2_USART_INTENCLR" description="USART Interrupt Enable Clear Register" address="0x4200100C" access="rw" />
			<register name="SERCOM2_I2CM_INTENSET" description="I2CM Interrupt Enable Set Register" address="0x4200100D" access="rw" />
			<register name="SERCOM2_I2CS_INTENSET" description="I2CS Interrupt Enable Set Register" address="0x4200100D" access="rw" />
			<register name="SERCOM2_SPI_INTENSET" description="SPI Interrupt Enable Set Register" address="0x4200100D" access="rw" />
			<register name="SERCOM2_USART_INTENSET" description="USART Interrupt Enable Set Register" address="0x4200100D" access="rw" />
			<register name="SERCOM2_I2CM_INTFLAG" description="I2CM Interrupt Flag Status and Clear Register" address="0x4200100E" access="rw" />
			<register name="SERCOM2_I2CS_INTFLAG" description="I2CS Interrupt Flag Status and Clear Register" address="0x4200100E" access="rw" />
			<register name="SERCOM2_SPI_INTFLAG" description="SPI Interrupt Flag Status and Clear Register" address="0x4200100E" access="rw" />
			<register name="SERCOM2_USART_INTFLAG" description="USART Interrupt Flag Status and Clear Register" address="0x4200100E" access="rw" />
			<register name="SERCOM2_I2CM_STATUS" description="I2CM Status Register" address="0x42001010" access="rw" />
			<register name="SERCOM2_I2CS_STATUS" description="I2CS Status Register" address="0x42001010" access="rw" />
			<register name="SERCOM2_SPI_STATUS" description="SPI Status Register" address="0x42001010" access="rw" />
			<register name="SERCOM2_USART_STATUS" description="USART Status Register" address="0x42001010" access="rw" />
			<register name="SERCOM2_I2CM_ADDR" description="I2CM Address Register" address="0x42001014" access="rw" />
			<register name="SERCOM2_I2CS_ADDR" description="I2CS Address Register" address="0x42001014" access="rw" />
			<register name="SERCOM2_SPI_ADDR" description="SPI Address Register" address="0x42001014" access="rw" />
			<register name="SERCOM2_I2CM_DATA" description="I2CM Data Register" address="0x42001018" access="rw" />
			<register name="SERCOM2_I2CS_DATA" description="I2CS Data Register" address="0x42001018" access="rw" />
			<register name="SERCOM2_SPI_DATA" description="SPI Data Register" address="0x42001018" access="rw" />
			<register name="SERCOM2_USART_DATA" description="USART Data Register" address="0x42001018" access="rw" />
		</registergroup>
		<registergroup name="SERCOM3" description= "SERCOM3 peripheral" >
			<register name="SERCOM3_I2CM_CTRLA" description="I2CM Control Register A" address="0x42001400" access="rw" />
			<register name="SERCOM3_I2CS_CTRLA" description="I2CS Control Register A" address="0x42001400" access="rw" />
			<register name="SERCOM3_SPI_CTRLA" description="SPI Control Register A" address="0x42001400" access="rw" />
			<register name="SERCOM3_USART_CTRLA" description="USART Control Register A" address="0x42001400" access="rw" />
			<register name="SERCOM3_I2CM_CTRLB" description="I2CM Control Register B" address="0x42001404" access="rw" />
			<register name="SERCOM3_I2CS_CTRLB" description="I2CS Control Register B" address="0x42001404" access="rw" />
			<register name="SERCOM3_SPI_CTRLB" description="SPI Control Register B" address="0x42001404" access="rw" />
			<register name="SERCOM3_USART_CTRLB" description="USART Control Register B" address="0x42001404" access="rw" />
			<register name="SERCOM3_I2CM_DBGCTRL" description="I2CM Debug Register" address="0x42001408" access="rw" />
			<register name="SERCOM3_SPI_DBGCTRL" description="SPI Debug Register" address="0x42001408" access="rw" />
			<register name="SERCOM3_USART_DBGCTRL" description="USART Debug Register" address="0x42001408" access="rw" />
			<register name="SERCOM3_I2CM_BAUD" description="I2CM Baud Rate Register" address="0x4200140A" access="rw" />
			<register name="SERCOM3_SPI_BAUD" description="SPI Baud Rate Register" address="0x4200140A" access="rw" />
			<register name="SERCOM3_USART_BAUD" description="USART Baud Rate Register" address="0x4200140A" access="rw" />
			<register name="SERCOM3_I2CM_INTENCLR" description="I2CM Interrupt Enable Clear Register" address="0x4200140C" access="rw" />
			<register name="SERCOM3_I2CS_INTENCLR" description="I2CS Interrupt Enable Clear Register" address="0x4200140C" access="rw" />
			<register name="SERCOM3_SPI_INTENCLR" description="SPI Interrupt Enable Clear Register" address="0x4200140C" access="rw" />
			<register name="SERCOM3_USART_INTENCLR" description="USART Interrupt Enable Clear Register" address="0x4200140C" access="rw" />
			<register name="SERCOM3_I2CM_INTENSET" description="I2CM Interrupt Enable Set Register" address="0x4200140D" access="rw" />
			<register name="SERCOM3_I2CS_INTENSET" description="I2CS Interrupt Enable Set Register" address="0x4200140D" access="rw" />
			<register name="SERCOM3_SPI_INTENSET" description="SPI Interrupt Enable Set Register" address="0x4200140D" access="rw" />
			<register name="SERCOM3_USART_INTENSET" description="USART Interrupt Enable Set Register" address="0x4200140D" access="rw" />
			<register name="SERCOM3_I2CM_INTFLAG" description="I2CM Interrupt Flag Status and Clear Register" address="0x4200140E" access="rw" />
			<register name="SERCOM3_I2CS_INTFLAG" description="I2CS Interrupt Flag Status and Clear Register" address="0x4200140E" access="rw" />
			<register name="SERCOM3_SPI_INTFLAG" description="SPI Interrupt Flag Status and Clear Register" address="0x4200140E" access="rw" />
			<register name="SERCOM3_USART_INTFLAG" description="USART Interrupt Flag Status and Clear Register" address="0x4200140E" access="rw" />
			<register name="SERCOM3_I2CM_STATUS" description="I2CM Status Register" address="0x42001410" access="rw" />
			<register name="SERCOM3_I2CS_STATUS" description="I2CS Status Register" address="0x42001410" access="rw" />
			<register name="SERCOM3_SPI_STATUS" description="SPI Status Register" address="0x42001410" access="rw" />
			<register name="SERCOM3_USART_STATUS" description="USART Status Register" address="0x42001410" access="rw" />
			<register name="SERCOM3_I2CM_ADDR" description="I2CM Address Register" address="0x42001414" access="rw" />
			<register name="SERCOM3_I2CS_ADDR" description="I2CS Address Register" address="0x42001414" access="rw" />
			<register name="SERCOM3_SPI_ADDR" description="SPI Address Register" address="0x42001414" access="rw" />
			<register name="SERCOM3_I2CM_DATA" description="I2CM Data Register" address="0x42001418" access="rw" />
			<register name="SERCOM3_I2CS_DATA" description="I2CS Data Register" address="0x42001418" access="rw" />
			<register name="SERCOM3_SPI_DATA" description="SPI Data Register" address="0x42001418" access="rw" />
			<register name="SERCOM3_USART_DATA" description="USART Data Register" address="0x42001418" access="rw" />
		</registergroup>
		<registergroup name="SERCOM4" description= "SERCOM4 peripheral" >
			<register name="SERCOM4_I2CM_CTRLA" description="I2CM Control Register A" address="0x42001800" access="rw" />
			<register name="SERCOM4_I2CS_CTRLA" description="I2CS Control Register A" address="0x42001800" access="rw" />
			<register name="SERCOM4_SPI_CTRLA" description="SPI Control Register A" address="0x42001800" access="rw" />
			<register name="SERCOM4_USART_CTRLA" description="USART Control Register A" address="0x42001800" access="rw" />
			<register name="SERCOM4_I2CM_CTRLB" description="I2CM Control Register B" address="0x42001804" access="rw" />
			<register name="SERCOM4_I2CS_CTRLB" description="I2CS Control Register B" address="0x42001804" access="rw" />
			<register name="SERCOM4_SPI_CTRLB" description="SPI Control Register B" address="0x42001804" access="rw" />
			<register name="SERCOM4_USART_CTRLB" description="USART Control Register B" address="0x42001804" access="rw" />
			<register name="SERCOM4_I2CM_DBGCTRL" description="I2CM Debug Register" address="0x42001808" access="rw" />
			<register name="SERCOM4_SPI_DBGCTRL" description="SPI Debug Register" address="0x42001808" access="rw" />
			<register name="SERCOM4_USART_DBGCTRL" description="USART Debug Register" address="0x42001808" access="rw" />
			<register name="SERCOM4_I2CM_BAUD" description="I2CM Baud Rate Register" address="0x4200180A" access="rw" />
			<register name="SERCOM4_SPI_BAUD" description="SPI Baud Rate Register" address="0x4200180A" access="rw" />
			<register name="SERCOM4_USART_BAUD" description="USART Baud Rate Register" address="0x4200180A" access="rw" />
			<register name="SERCOM4_I2CM_INTENCLR" description="I2CM Interrupt Enable Clear Register" address="0x4200180C" access="rw" />
			<register name="SERCOM4_I2CS_INTENCLR" description="I2CS Interrupt Enable Clear Register" address="0x4200180C" access="rw" />
			<register name="SERCOM4_SPI_INTENCLR" description="SPI Interrupt Enable Clear Register" address="0x4200180C" access="rw" />
			<register name="SERCOM4_USART_INTENCLR" description="USART Interrupt Enable Clear Register" address="0x4200180C" access="rw" />
			<register name="SERCOM4_I2CM_INTENSET" description="I2CM Interrupt Enable Set Register" address="0x4200180D" access="rw" />
			<register name="SERCOM4_I2CS_INTENSET" description="I2CS Interrupt Enable Set Register" address="0x4200180D" access="rw" />
			<register name="SERCOM4_SPI_INTENSET" description="SPI Interrupt Enable Set Register" address="0x4200180D" access="rw" />
			<register name="SERCOM4_USART_INTENSET" description="USART Interrupt Enable Set Register" address="0x4200180D" access="rw" />
			<register name="SERCOM4_I2CM_INTFLAG" description="I2CM Interrupt Flag Status and Clear Register" address="0x4200180E" access="rw" />
			<register name="SERCOM4_I2CS_INTFLAG" description="I2CS Interrupt Flag Status and Clear Register" address="0x4200180E" access="rw" />
			<register name="SERCOM4_SPI_INTFLAG" description="SPI Interrupt Flag Status and Clear Register" address="0x4200180E" access="rw" />
			<register name="SERCOM4_USART_INTFLAG" description="USART Interrupt Flag Status and Clear Register" address="0x4200180E" access="rw" />
			<register name="SERCOM4_I2CM_STATUS" description="I2CM Status Register" address="0x42001810" access="rw" />
			<register name="SERCOM4_I2CS_STATUS" description="I2CS Status Register" address="0x42001810" access="rw" />
			<register name="SERCOM4_SPI_STATUS" description="SPI Status Register" address="0x42001810" access="rw" />
			<register name="SERCOM4_USART_STATUS" description="USART Status Register" address="0x42001810" access="rw" />
			<register name="SERCOM4_I2CM_ADDR" description="I2CM Address Register" address="0x42001814" access="rw" />
			<register name="SERCOM4_I2CS_ADDR" description="I2CS Address Register" address="0x42001814" access="rw" />
			<register name="SERCOM4_SPI_ADDR" description="SPI Address Register" address="0x42001814" access="rw" />
			<register name="SERCOM4_I2CM_DATA" description="I2CM Data Register" address="0x42001818" access="rw" />
			<register name="SERCOM4_I2CS_DATA" description="I2CS Data Register" address="0x42001818" access="rw" />
			<register name="SERCOM4_SPI_DATA" description="SPI Data Register" address="0x42001818" access="rw" />
			<register name="SERCOM4_USART_DATA" description="USART Data Register" address="0x42001818" access="rw" />
		</registergroup>
		<registergroup name="SERCOM5" description= "SERCOM5 peripheral" >
			<register name="SERCOM5_I2CM_CTRLA" description="I2CM Control Register A" address="0x42001C00" access="rw" />
			<register name="SERCOM5_I2CS_CTRLA" description="I2CS Control Register A" address="0x42001C00" access="rw" />
			<register name="SERCOM5_SPI_CTRLA" description="SPI Control Register A" address="0x42001C00" access="rw" />
			<register name="SERCOM5_USART_CTRLA" description="USART Control Register A" address="0x42001C00" access="rw" />
			<register name="SERCOM5_I2CM_CTRLB" description="I2CM Control Register B" address="0x42001C04" access="rw" />
			<register name="SERCOM5_I2CS_CTRLB" description="I2CS Control Register B" address="0x42001C04" access="rw" />
			<register name="SERCOM5_SPI_CTRLB" description="SPI Control Register B" address="0x42001C04" access="rw" />
			<register name="SERCOM5_USART_CTRLB" description="USART Control Register B" address="0x42001C04" access="rw" />
			<register name="SERCOM5_I2CM_DBGCTRL" description="I2CM Debug Register" address="0x42001C08" access="rw" />
			<register name="SERCOM5_SPI_DBGCTRL" description="SPI Debug Register" address="0x42001C08" access="rw" />
			<register name="SERCOM5_USART_DBGCTRL" description="USART Debug Register" address="0x42001C08" access="rw" />
			<register name="SERCOM5_I2CM_BAUD" description="I2CM Baud Rate Register" address="0x42001C0A" access="rw" />
			<register name="SERCOM5_SPI_BAUD" description="SPI Baud Rate Register" address="0x42001C0A" access="rw" />
			<register name="SERCOM5_USART_BAUD" description="USART Baud Rate Register" address="0x42001C0A" access="rw" />
			<register name="SERCOM5_I2CM_INTENCLR" description="I2CM Interrupt Enable Clear Register" address="0x42001C0C" access="rw" />
			<register name="SERCOM5_I2CS_INTENCLR" description="I2CS Interrupt Enable Clear Register" address="0x42001C0C" access="rw" />
			<register name="SERCOM5_SPI_INTENCLR" description="SPI Interrupt Enable Clear Register" address="0x42001C0C" access="rw" />
			<register name="SERCOM5_USART_INTENCLR" description="USART Interrupt Enable Clear Register" address="0x42001C0C" access="rw" />
			<register name="SERCOM5_I2CM_INTENSET" description="I2CM Interrupt Enable Set Register" address="0x42001C0D" access="rw" />
			<register name="SERCOM5_I2CS_INTENSET" description="I2CS Interrupt Enable Set Register" address="0x42001C0D" access="rw" />
			<register name="SERCOM5_SPI_INTENSET" description="SPI Interrupt Enable Set Register" address="0x42001C0D" access="rw" />
			<register name="SERCOM5_USART_INTENSET" description="USART Interrupt Enable Set Register" address="0x42001C0D" access="rw" />
			<register name="SERCOM5_I2CM_INTFLAG" description="I2CM Interrupt Flag Status and Clear Register" address="0x42001C0E" access="rw" />
			<register name="SERCOM5_I2CS_INTFLAG" description="I2CS Interrupt Flag Status and Clear Register" address="0x42001C0E" access="rw" />
			<register name="SERCOM5_SPI_INTFLAG" description="SPI Interrupt Flag Status and Clear Register" address="0x42001C0E" access="rw" />
			<register name="SERCOM5_USART_INTFLAG" description="USART Interrupt Flag Status and Clear Register" address="0x42001C0E" access="rw" />
			<register name="SERCOM5_I2CM_STATUS" description="I2CM Status Register" address="0x42001C10" access="rw" />
			<register name="SERCOM5_I2CS_STATUS" description="I2CS Status Register" address="0x42001C10" access="rw" />
			<register name="SERCOM5_SPI_STATUS" description="SPI Status Register" address="0x42001C10" access="rw" />
			<register name="SERCOM5_USART_STATUS" description="USART Status Register" address="0x42001C10" access="rw" />
			<register name="SERCOM5_I2CM_ADDR" description="I2CM Address Register" address="0x42001C14" access="rw" />
			<register name="SERCOM5_I2CS_ADDR" description="I2CS Address Register" address="0x42001C14" access="rw" />
			<register name="SERCOM5_SPI_ADDR" description="SPI Address Register" address="0x42001C14" access="rw" />
			<register name="SERCOM5_I2CM_DATA" description="I2CM Data Register" address="0x42001C18" access="rw" />
			<register name="SERCOM5_I2CS_DATA" description="I2CS Data Register" address="0x42001C18" access="rw" />
			<register name="SERCOM5_SPI_DATA" description="SPI Data Register" address="0x42001C18" access="rw" />
			<register name="SERCOM5_USART_DATA" description="USART Data Register" address="0x42001C18" access="rw" />
		</registergroup>
		<registergroup name="SYSCTRL" description= "SYSCTRL peripheral" >
			<register name="SYSCTRL_INTENCLR" description="Interrupt Enable Clear Register" address="0x40000800" access="rw" />
			<register name="SYSCTRL_INTENSET" description="Interrupt Enable Set Register" address="0x40000804" access="rw" />
			<register name="SYSCTRL_INTFLAG" description="Interrupt Flag Status and Clear Register" address="0x40000808" access="rw" />
			<register name="SYSCTRL_PCLKSR" description="Power and Clocks Status Register" address="0x4000080C" access="r" />
			<register name="SYSCTRL_XOSC" description="XOSC Control Register" address="0x40000810" access="rw" />
			<register name="SYSCTRL_XOSC32K" description="XOSC32K Control Register" address="0x40000814" access="rw" />
			<register name="SYSCTRL_OSC32K" description="OSC32K Control Register" address="0x40000818" access="rw" />
			<register name="SYSCTRL_OSCULP32K" description="OSCULP32K Control Register" address="0x4000081C" access="rw" />
			<register name="SYSCTRL_OSC8M" description="OSC8M Control Register A" address="0x40000820" access="rw" />
			<register name="SYSCTRL_DFLLCTRL" description="DFLL Config Register" address="0x40000824" access="rw" />
			<register name="SYSCTRL_DFLLVAL" description="DFLL Calibration Value Register" address="0x40000828" access="rw" />
			<register name="SYSCTRL_DFLLMUL" description="DFLL Multiplier Register" address="0x4000082C" access="rw" />
			<register name="SYSCTRL_DFLLSYNC" description="DFLL Synchronization Register" address="0x40000830" access="rw" />
			<register name="SYSCTRL_BOD33" description="BOD33 Control Register" address="0x40000834" access="rw" />
			<register name="SYSCTRL_BOD12" description="BOD12 Control Register" address="0x40000838" access="rw" />
			<register name="SYSCTRL_VREG" description="VREG Control Register" address="0x4000083C" access="rw" />
			<register name="SYSCTRL_VREF" description="VREF Control Register A" address="0x40000840" access="rw" />
		</registergroup>
		<registergroup name="TC0" description= "TC0 peripheral" >
			<register name="TC0_CTRLA" description="Control A Register" address="0x42002000" access="rw" />
			<register name="TC0_READREQ" description="Read Request Register" address="0x42002002" access="rw" />
			<register name="TC0_CTRLBCLR" description="Control B Clear Register" address="0x42002004" access="rw" />
			<register name="TC0_CTRLBSET" description="Control B Set Register" address="0x42002005" access="rw" />
			<register name="TC0_CTRLC" description="Control C Register" address="0x42002006" access="rw" />
			<register name="TC0_DBGCTRL" description="Debug Register" address="0x42002008" access="rw" />
			<register name="TC0_EVCTRL" description="Event Control Register" address="0x4200200A" access="rw" />
			<register name="TC0_INTENCLR" description="Interrupt Enable Clear Register" address="0x4200200C" access="rw" />
			<register name="TC0_INTENSET" description="Interrupt Enable Set Register" address="0x4200200D" access="rw" />
			<register name="TC0_INTFLAG" description="Interrupt Flag Status and Clear Register" address="0x4200200E" access="rw" />
			<register name="TC0_STATUS" description="Status Register" address="0x4200200F" access="r" />
			<register name="TC0_COUNT8_COUNT" description="COUNT8 Count Register" address="0x42002010" access="rw" />
			<register name="TC0_COUNT16_COUNT" description="COUNT16 Count Register" address="0x42002010" access="rw" />
			<register name="TC0_COUNT32_COUNT" description="COUNT32 Count Register" address="0x42002010" access="rw" />
			<register name="TC0_COUNT8_PER" description="COUNT8 Period Register" address="0x42002014" access="rw" />
			<register name="TC0_COUNT32_PER" description="COUNT32 Period Register" address="0x42002014" access="rw" />
			<register name="TC0_COUNT8_CC0" description="COUNT8 Compare and Capture Register 0" address="0x42002018" access="rw" />
			<register name="TC0_COUNT8_CC1" description="COUNT8 Compare and Capture Register 1" address="0x42002019" access="rw" />
			<register name="TC0_COUNT16_CC0" description="COUNT16 Compare and Capture Register 0" address="0x42002018" access="rw" />
			<register name="TC0_COUNT16_CC1" description="COUNT16 Compare and Capture Register 1" address="0x4200201A" access="rw" />
			<register name="TC0_COUNT32_CC0" description="COUNT32 Compare and Capture Register 0" address="0x42002018" access="rw" />
			<register name="TC0_COUNT32_CC1" description="COUNT32 Compare and Capture Register 1" address="0x4200201C" access="rw" />
		</registergroup>
		<registergroup name="TC1" description= "TC1 peripheral" >
			<register name="TC1_CTRLA" description="Control A Register" address="0x42002400" access="rw" />
			<register name="TC1_READREQ" description="Read Request Register" address="0x42002402" access="rw" />
			<register name="TC1_CTRLBCLR" description="Control B Clear Register" address="0x42002404" access="rw" />
			<register name="TC1_CTRLBSET" description="Control B Set Register" address="0x42002405" access="rw" />
			<register name="TC1_CTRLC" description="Control C Register" address="0x42002406" access="rw" />
			<register name="TC1_DBGCTRL" description="Debug Register" address="0x42002408" access="rw" />
			<register name="TC1_EVCTRL" description="Event Control Register" address="0x4200240A" access="rw" />
			<register name="TC1_INTENCLR" description="Interrupt Enable Clear Register" address="0x4200240C" access="rw" />
			<register name="TC1_INTENSET" description="Interrupt Enable Set Register" address="0x4200240D" access="rw" />
			<register name="TC1_INTFLAG" description="Interrupt Flag Status and Clear Register" address="0x4200240E" access="rw" />
			<register name="TC1_STATUS" description="Status Register" address="0x4200240F" access="r" />
			<register name="TC1_COUNT8_COUNT" description="COUNT8 Count Register" address="0x42002410" access="rw" />
			<register name="TC1_COUNT16_COUNT" description="COUNT16 Count Register" address="0x42002410" access="rw" />
			<register name="TC1_COUNT32_COUNT" description="COUNT32 Count Register" address="0x42002410" access="rw" />
			<register name="TC1_COUNT8_PER" description="COUNT8 Period Register" address="0x42002414" access="rw" />
			<register name="TC1_COUNT32_PER" description="COUNT32 Period Register" address="0x42002414" access="rw" />
			<register name="TC1_COUNT8_CC0" description="COUNT8 Compare and Capture Register 0" address="0x42002418" access="rw" />
			<register name="TC1_COUNT8_CC1" description="COUNT8 Compare and Capture Register 1" address="0x42002419" access="rw" />
			<register name="TC1_COUNT16_CC0" description="COUNT16 Compare and Capture Register 0" address="0x42002418" access="rw" />
			<register name="TC1_COUNT16_CC1" description="COUNT16 Compare and Capture Register 1" address="0x4200241A" access="rw" />
			<register name="TC1_COUNT32_CC0" description="COUNT32 Compare and Capture Register 0" address="0x42002418" access="rw" />
			<register name="TC1_COUNT32_CC1" description="COUNT32 Compare and Capture Register 1" address="0x4200241C" access="rw" />
		</registergroup>
		<registergroup name="TC2" description= "TC2 peripheral" >
			<register name="TC2_CTRLA" description="Control A Register" address="0x42002800" access="rw" />
			<register name="TC2_READREQ" description="Read Request Register" address="0x42002802" access="rw" />
			<register name="TC2_CTRLBCLR" description="Control B Clear Register" address="0x42002804" access="rw" />
			<register name="TC2_CTRLBSET" description="Control B Set Register" address="0x42002805" access="rw" />
			<register name="TC2_CTRLC" description="Control C Register" address="0x42002806" access="rw" />
			<register name="TC2_DBGCTRL" description="Debug Register" address="0x42002808" access="rw" />
			<register name="TC2_EVCTRL" description="Event Control Register" address="0x4200280A" access="rw" />
			<register name="TC2_INTENCLR" description="Interrupt Enable Clear Register" address="0x4200280C" access="rw" />
			<register name="TC2_INTENSET" description="Interrupt Enable Set Register" address="0x4200280D" access="rw" />
			<register name="TC2_INTFLAG" description="Interrupt Flag Status and Clear Register" address="0x4200280E" access="rw" />
			<register name="TC2_STATUS" description="Status Register" address="0x4200280F" access="r" />
			<register name="TC2_COUNT8_COUNT" description="COUNT8 Count Register" address="0x42002810" access="rw" />
			<register name="TC2_COUNT16_COUNT" description="COUNT16 Count Register" address="0x42002810" access="rw" />
			<register name="TC2_COUNT32_COUNT" description="COUNT32 Count Register" address="0x42002810" access="rw" />
			<register name="TC2_COUNT8_PER" description="COUNT8 Period Register" address="0x42002814" access="rw" />
			<register name="TC2_COUNT32_PER" description="COUNT32 Period Register" address="0x42002814" access="rw" />
			<register name="TC2_COUNT8_CC0" description="COUNT8 Compare and Capture Register 0" address="0x42002818" access="rw" />
			<register name="TC2_COUNT8_CC1" description="COUNT8 Compare and Capture Register 1" address="0x42002819" access="rw" />
			<register name="TC2_COUNT16_CC0" description="COUNT16 Compare and Capture Register 0" address="0x42002818" access="rw" />
			<register name="TC2_COUNT16_CC1" description="COUNT16 Compare and Capture Register 1" address="0x4200281A" access="rw" />
			<register name="TC2_COUNT32_CC0" description="COUNT32 Compare and Capture Register 0" address="0x42002818" access="rw" />
			<register name="TC2_COUNT32_CC1" description="COUNT32 Compare and Capture Register 1" address="0x4200281C" access="rw" />
		</registergroup>
		<registergroup name="TC3" description= "TC3 peripheral" >
			<register name="TC3_CTRLA" description="Control A Register" address="0x42002C00" access="rw" />
			<register name="TC3_READREQ" description="Read Request Register" address="0x42002C02" access="rw" />
			<register name="TC3_CTRLBCLR" description="Control B Clear Register" address="0x42002C04" access="rw" />
			<register name="TC3_CTRLBSET" description="Control B Set Register" address="0x42002C05" access="rw" />
			<register name="TC3_CTRLC" description="Control C Register" address="0x42002C06" access="rw" />
			<register name="TC3_DBGCTRL" description="Debug Register" address="0x42002C08" access="rw" />
			<register name="TC3_EVCTRL" description="Event Control Register" address="0x42002C0A" access="rw" />
			<register name="TC3_INTENCLR" description="Interrupt Enable Clear Register" address="0x42002C0C" access="rw" />
			<register name="TC3_INTENSET" description="Interrupt Enable Set Register" address="0x42002C0D" access="rw" />
			<register name="TC3_INTFLAG" description="Interrupt Flag Status and Clear Register" address="0x42002C0E" access="rw" />
			<register name="TC3_STATUS" description="Status Register" address="0x42002C0F" access="r" />
			<register name="TC3_COUNT8_COUNT" description="COUNT8 Count Register" address="0x42002C10" access="rw" />
			<register name="TC3_COUNT16_COUNT" description="COUNT16 Count Register" address="0x42002C10" access="rw" />
			<register name="TC3_COUNT32_COUNT" description="COUNT32 Count Register" address="0x42002C10" access="rw" />
			<register name="TC3_COUNT8_PER" description="COUNT8 Period Register" address="0x42002C14" access="rw" />
			<register name="TC3_COUNT32_PER" description="COUNT32 Period Register" address="0x42002C14" access="rw" />
			<register name="TC3_COUNT8_CC0" description="COUNT8 Compare and Capture Register 0" address="0x42002C18" access="rw" />
			<register name="TC3_COUNT8_CC1" description="COUNT8 Compare and Capture Register 1" address="0x42002C19" access="rw" />
			<register name="TC3_COUNT16_CC0" description="COUNT16 Compare and Capture Register 0" address="0x42002C18" access="rw" />
			<register name="TC3_COUNT16_CC1" description="COUNT16 Compare and Capture Register 1" address="0x42002C1A" access="rw" />
			<register name="TC3_COUNT32_CC0" description="COUNT32 Compare and Capture Register 0" address="0x42002C18" access="rw" />
			<register name="TC3_COUNT32_CC1" description="COUNT32 Compare and Capture Register 1" address="0x42002C1C" access="rw" />
		</registergroup>
		<registergroup name="TC4" description= "TC4 peripheral" >
			<register name="TC4_CTRLA" description="Control A Register" address="0x42003000" access="rw" />
			<register name="TC4_READREQ" description="Read Request Register" address="0x42003002" access="rw" />
			<register name="TC4_CTRLBCLR" description="Control B Clear Register" address="0x42003004" access="rw" />
			<register name="TC4_CTRLBSET" description="Control B Set Register" address="0x42003005" access="rw" />
			<register name="TC4_CTRLC" description="Control C Register" address="0x42003006" access="rw" />
			<register name="TC4_DBGCTRL" description="Debug Register" address="0x42003008" access="rw" />
			<register name="TC4_EVCTRL" description="Event Control Register" address="0x4200300A" access="rw" />
			<register name="TC4_INTENCLR" description="Interrupt Enable Clear Register" address="0x4200300C" access="rw" />
			<register name="TC4_INTENSET" description="Interrupt Enable Set Register" address="0x4200300D" access="rw" />
			<register name="TC4_INTFLAG" description="Interrupt Flag Status and Clear Register" address="0x4200300E" access="rw" />
			<register name="TC4_STATUS" description="Status Register" address="0x4200300F" access="r" />
			<register name="TC4_COUNT8_COUNT" description="COUNT8 Count Register" address="0x42003010" access="rw" />
			<register name="TC4_COUNT16_COUNT" description="COUNT16 Count Register" address="0x42003010" access="rw" />
			<register name="TC4_COUNT32_COUNT" description="COUNT32 Count Register" address="0x42003010" access="rw" />
			<register name="TC4_COUNT8_PER" description="COUNT8 Period Register" address="0x42003014" access="rw" />
			<register name="TC4_COUNT32_PER" description="COUNT32 Period Register" address="0x42003014" access="rw" />
			<register name="TC4_COUNT8_CC0" description="COUNT8 Compare and Capture Register 0" address="0x42003018" access="rw" />
			<register name="TC4_COUNT8_CC1" description="COUNT8 Compare and Capture Register 1" address="0x42003019" access="rw" />
			<register name="TC4_COUNT16_CC0" description="COUNT16 Compare and Capture Register 0" address="0x42003018" access="rw" />
			<register name="TC4_COUNT16_CC1" description="COUNT16 Compare and Capture Register 1" address="0x4200301A" access="rw" />
			<register name="TC4_COUNT32_CC0" description="COUNT32 Compare and Capture Register 0" address="0x42003018" access="rw" />
			<register name="TC4_COUNT32_CC1" description="COUNT32 Compare and Capture Register 1" address="0x4200301C" access="rw" />
		</registergroup>
		<registergroup name="TC5" description= "TC5 peripheral" >
			<register name="TC5_CTRLA" description="Control A Register" address="0x42003400" access="rw" />
			<register name="TC5_READREQ" description="Read Request Register" address="0x42003402" access="rw" />
			<register name="TC5_CTRLBCLR" description="Control B Clear Register" address="0x42003404" access="rw" />
			<register name="TC5_CTRLBSET" description="Control B Set Register" address="0x42003405" access="rw" />
			<register name="TC5_CTRLC" description="Control C Register" address="0x42003406" access="rw" />
			<register name="TC5_DBGCTRL" description="Debug Register" address="0x42003408" access="rw" />
			<register name="TC5_EVCTRL" description="Event Control Register" address="0x4200340A" access="rw" />
			<register name="TC5_INTENCLR" description="Interrupt Enable Clear Register" address="0x4200340C" access="rw" />
			<register name="TC5_INTENSET" description="Interrupt Enable Set Register" address="0x4200340D" access="rw" />
			<register name="TC5_INTFLAG" description="Interrupt Flag Status and Clear Register" address="0x4200340E" access="rw" />
			<register name="TC5_STATUS" description="Status Register" address="0x4200340F" access="r" />
			<register name="TC5_COUNT8_COUNT" description="COUNT8 Count Register" address="0x42003410" access="rw" />
			<register name="TC5_COUNT16_COUNT" description="COUNT16 Count Register" address="0x42003410" access="rw" />
			<register name="TC5_COUNT32_COUNT" description="COUNT32 Count Register" address="0x42003410" access="rw" />
			<register name="TC5_COUNT8_PER" description="COUNT8 Period Register" address="0x42003414" access="rw" />
			<register name="TC5_COUNT32_PER" description="COUNT32 Period Register" address="0x42003414" access="rw" />
			<register name="TC5_COUNT8_CC0" description="COUNT8 Compare and Capture Register 0" address="0x42003418" access="rw" />
			<register name="TC5_COUNT8_CC1" description="COUNT8 Compare and Capture Register 1" address="0x42003419" access="rw" />
			<register name="TC5_COUNT16_CC0" description="COUNT16 Compare and Capture Register 0" address="0x42003418" access="rw" />
			<register name="TC5_COUNT16_CC1" description="COUNT16 Compare and Capture Register 1" address="0x4200341A" access="rw" />
			<register name="TC5_COUNT32_CC0" description="COUNT32 Compare and Capture Register 0" address="0x42003418" access="rw" />
			<register name="TC5_COUNT32_CC1" description="COUNT32 Compare and Capture Register 1" address="0x4200341C" access="rw" />
		</registergroup>
		<registergroup name="TC6" description= "TC6 peripheral" >
			<register name="TC6_CTRLA" description="Control A Register" address="0x42003800" access="rw" />
			<register name="TC6_READREQ" description="Read Request Register" address="0x42003802" access="rw" />
			<register name="TC6_CTRLBCLR" description="Control B Clear Register" address="0x42003804" access="rw" />
			<register name="TC6_CTRLBSET" description="Control B Set Register" address="0x42003805" access="rw" />
			<register name="TC6_CTRLC" description="Control C Register" address="0x42003806" access="rw" />
			<register name="TC6_DBGCTRL" description="Debug Register" address="0x42003808" access="rw" />
			<register name="TC6_EVCTRL" description="Event Control Register" address="0x4200380A" access="rw" />
			<register name="TC6_INTENCLR" description="Interrupt Enable Clear Register" address="0x4200380C" access="rw" />
			<register name="TC6_INTENSET" description="Interrupt Enable Set Register" address="0x4200380D" access="rw" />
			<register name="TC6_INTFLAG" description="Interrupt Flag Status and Clear Register" address="0x4200380E" access="rw" />
			<register name="TC6_STATUS" description="Status Register" address="0x4200380F" access="r" />
			<register name="TC6_COUNT8_COUNT" description="COUNT8 Count Register" address="0x42003810" access="rw" />
			<register name="TC6_COUNT16_COUNT" description="COUNT16 Count Register" address="0x42003810" access="rw" />
			<register name="TC6_COUNT32_COUNT" description="COUNT32 Count Register" address="0x42003810" access="rw" />
			<register name="TC6_COUNT8_PER" description="COUNT8 Period Register" address="0x42003814" access="rw" />
			<register name="TC6_COUNT32_PER" description="COUNT32 Period Register" address="0x42003814" access="rw" />
			<register name="TC6_COUNT8_CC0" description="COUNT8 Compare and Capture Register 0" address="0x42003818" access="rw" />
			<register name="TC6_COUNT8_CC1" description="COUNT8 Compare and Capture Register 1" address="0x42003819" access="rw" />
			<register name="TC6_COUNT16_CC0" description="COUNT16 Compare and Capture Register 0" address="0x42003818" access="rw" />
			<register name="TC6_COUNT16_CC1" description="COUNT16 Compare and Capture Register 1" address="0x4200381A" access="rw" />
			<register name="TC6_COUNT32_CC0" description="COUNT32 Compare and Capture Register 0" address="0x42003818" access="rw" />
			<register name="TC6_COUNT32_CC1" description="COUNT32 Compare and Capture Register 1" address="0x4200381C" access="rw" />
		</registergroup>
		<registergroup name="TC7" description= "TC7 peripheral" >
			<register name="TC7_CTRLA" description="Control A Register" address="0x42003C00" access="rw" />
			<register name="TC7_READREQ" description="Read Request Register" address="0x42003C02" access="rw" />
			<register name="TC7_CTRLBCLR" description="Control B Clear Register" address="0x42003C04" access="rw" />
			<register name="TC7_CTRLBSET" description="Control B Set Register" address="0x42003C05" access="rw" />
			<register name="TC7_CTRLC" description="Control C Register" address="0x42003C06" access="rw" />
			<register name="TC7_DBGCTRL" description="Debug Register" address="0x42003C08" access="rw" />
			<register name="TC7_EVCTRL" description="Event Control Register" address="0x42003C0A" access="rw" />
			<register name="TC7_INTENCLR" description="Interrupt Enable Clear Register" address="0x42003C0C" access="rw" />
			<register name="TC7_INTENSET" description="Interrupt Enable Set Register" address="0x42003C0D" access="rw" />
			<register name="TC7_INTFLAG" description="Interrupt Flag Status and Clear Register" address="0x42003C0E" access="rw" />
			<register name="TC7_STATUS" description="Status Register" address="0x42003C0F" access="r" />
			<register name="TC7_COUNT8_COUNT" description="COUNT8 Count Register" address="0x42003C10" access="rw" />
			<register name="TC7_COUNT16_COUNT" description="COUNT16 Count Register" address="0x42003C10" access="rw" />
			<register name="TC7_COUNT32_COUNT" description="COUNT32 Count Register" address="0x42003C10" access="rw" />
			<register name="TC7_COUNT8_PER" description="COUNT8 Period Register" address="0x42003C14" access="rw" />
			<register name="TC7_COUNT32_PER" description="COUNT32 Period Register" address="0x42003C14" access="rw" />
			<register name="TC7_COUNT8_CC0" description="COUNT8 Compare and Capture Register 0" address="0x42003C18" access="rw" />
			<register name="TC7_COUNT8_CC1" description="COUNT8 Compare and Capture Register 1" address="0x42003C19" access="rw" />
			<register name="TC7_COUNT16_CC0" description="COUNT16 Compare and Capture Register 0" address="0x42003C18" access="rw" />
			<register name="TC7_COUNT16_CC1" description="COUNT16 Compare and Capture Register 1" address="0x42003C1A" access="rw" />
			<register name="TC7_COUNT32_CC0" description="COUNT32 Compare and Capture Register 0" address="0x42003C18" access="rw" />
			<register name="TC7_COUNT32_CC1" description="COUNT32 Compare and Capture Register 1" address="0x42003C1C" access="rw" />
		</registergroup>
		<registergroup name="WDT" description= "WDT peripheral" >
			<register name="WDT_CTRL" description="Control Register" address="0x40001000" access="rw" />
			<register name="WDT_CONFIG" description="Configuration Register" address="0x40001001" access="rw" />
			<register name="WDT_EWCTRL" description="Early Warning Control Register" address="0x40001002" access="rw" />
			<register name="WDT_INTENCLR" description="Interrupt Enable Clear Register" address="0x40001004" access="rw" />
			<register name="WDT_INTENSET" description="Interrupt Enable Set Register" address="0x40001005" access="rw" />
			<register name="WDT_INTFLAG" description="Interrupt Flag Status and Clear Register" address="0x40001006" access="rw" />
			<register name="WDT_STATUS" description="Status Register" address="0x40001007" access="r" />
			<register name="WDT_CLEAR" description="Clear Register" address="0x40001008" access="w" />
		</registergroup>
	</group>
</model>
