{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1608037649182 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1608037649182 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "SoC_BarreFranche EP4CE22F17C6 " "Selected device EP4CE22F17C6 for design \"SoC_BarreFranche\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1608037649226 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1608037649307 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1608037649307 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1608037649682 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1608037649698 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10F17C6 " "Device EP4CE10F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1608037650715 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE6F17C6 " "Device EP4CE6F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1608037650715 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F17C6 " "Device EP4CE15F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1608037650715 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1608037650715 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ C1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1" {  } { { "c:/devtools/intel/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/devtools/intel/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "C:/Users/SofianeAOUCI/Desktop/BE-VHDL/BE/SOPC_dev/Quartus/" { { 0 { 0 ""} 0 8239 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1608037650725 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ D2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2" {  } { { "c:/devtools/intel/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/devtools/intel/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/SofianeAOUCI/Desktop/BE-VHDL/BE/SOPC_dev/Quartus/" { { 0 { 0 ""} 0 8241 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1608037650725 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ H1 " "Pin ~ALTERA_DCLK~ is reserved at location H1" {  } { { "c:/devtools/intel/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/devtools/intel/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/SofianeAOUCI/Desktop/BE-VHDL/BE/SOPC_dev/Quartus/" { { 0 { 0 ""} 0 8243 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1608037650725 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ H2 " "Pin ~ALTERA_DATA0~ is reserved at location H2" {  } { { "c:/devtools/intel/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/devtools/intel/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "C:/Users/SofianeAOUCI/Desktop/BE-VHDL/BE/SOPC_dev/Quartus/" { { 0 { 0 ""} 0 8245 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1608037650725 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ F16 " "Pin ~ALTERA_nCEO~ is reserved at location F16" {  } { { "c:/devtools/intel/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/devtools/intel/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/SofianeAOUCI/Desktop/BE-VHDL/BE/SOPC_dev/Quartus/" { { 0 { 0 ""} 0 8247 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1608037650725 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1608037650725 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1608037650728 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1608037650913 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "1 13 " "No exact pin location assignment(s) for 1 pins of 13 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1608037651405 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "9 " "The Timing Analyzer is analyzing 9 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1608037651992 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1608037651997 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1608037651997 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1608037651997 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1608037651997 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1608037651997 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1608037651997 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1608037651997 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1608037651997 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1608037651997 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1608037651997 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1608037651997 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1608037651997 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1608037651997 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1608037651997 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1608037651997 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1608037651997 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1608037651997 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1608037651997 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1608037651997 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1608037651997 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1608037651997 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1608037651997 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1608037651997 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1608037651997 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1608037651997 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1608037651997 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1608037651997 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1608037651997 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1608037651997 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1608037651997 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1608037651997 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1608037651997 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1608037651997 ""}
{ "Info" "ISTA_SDC_FOUND" "../Qsys/SoC/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: '../Qsys/SoC/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1608037652047 ""}
{ "Info" "ISTA_SDC_FOUND" "../Qsys/SoC/synthesis/submodules/SoC_NIOS_MCU_cpu.sdc " "Reading SDC File: '../Qsys/SoC/synthesis/submodules/SoC_NIOS_MCU_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1608037652061 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLK_50M " "Node: CLK_50M was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register SoC:inst\|SoC_NIOS_MCU:nios_mcu\|SoC_NIOS_MCU_cpu:cpu\|SoC_NIOS_MCU_cpu_nios2_oci:the_SoC_NIOS_MCU_cpu_nios2_oci\|SoC_NIOS_MCU_cpu_nios2_oci_debug:the_SoC_NIOS_MCU_cpu_nios2_oci_debug\|monitor_ready CLK_50M " "Register SoC:inst\|SoC_NIOS_MCU:nios_mcu\|SoC_NIOS_MCU_cpu:cpu\|SoC_NIOS_MCU_cpu_nios2_oci:the_SoC_NIOS_MCU_cpu_nios2_oci\|SoC_NIOS_MCU_cpu_nios2_oci_debug:the_SoC_NIOS_MCU_cpu_nios2_oci_debug\|monitor_ready is being clocked by CLK_50M" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1608037652111 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1608037652111 "|HW|CLK_50M"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "RX " "Node: RX was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register SoC:inst\|NMEA_RX_avalon:nmea_rx_0\|UART_RX:uart\|start_bit RX " "Register SoC:inst\|NMEA_RX_avalon:nmea_rx_0\|UART_RX:uart\|start_bit is being clocked by RX" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1608037652111 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1608037652111 "|HW|RX"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "SoC:inst\|anemometre_avalon:anemometer\|ANEMOMETRE:pwm\|DIVIDER:clock_div\|subCLK " "Node: SoC:inst\|anemometre_avalon:anemometer\|ANEMOMETRE:pwm\|DIVIDER:clock_div\|subCLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register SoC:inst\|anemometre_avalon:anemometer\|ANEMOMETRE:pwm\|COUNTER:seconde_count\|count\[6\] SoC:inst\|anemometre_avalon:anemometer\|ANEMOMETRE:pwm\|DIVIDER:clock_div\|subCLK " "Register SoC:inst\|anemometre_avalon:anemometer\|ANEMOMETRE:pwm\|COUNTER:seconde_count\|count\[6\] is being clocked by SoC:inst\|anemometre_avalon:anemometer\|ANEMOMETRE:pwm\|DIVIDER:clock_div\|subCLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1608037652111 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1608037652111 "|HW|SoC:inst|anemometre_avalon:anemometer|ANEMOMETRE:pwm|DIVIDER:clock_div|subCLK"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "SoC:inst\|pwm_avalon:pwm\|pwm:pwm\|pwm_out " "Node: SoC:inst\|pwm_avalon:pwm\|pwm:pwm\|pwm_out was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register SoC:inst\|anemometre_avalon:anemometer\|ANEMOMETRE:pwm\|COUNTER:freq_count\|count\[0\] SoC:inst\|pwm_avalon:pwm\|pwm:pwm\|pwm_out " "Register SoC:inst\|anemometre_avalon:anemometer\|ANEMOMETRE:pwm\|COUNTER:freq_count\|count\[0\] is being clocked by SoC:inst\|pwm_avalon:pwm\|pwm:pwm\|pwm_out" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1608037652111 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1608037652111 "|HW|SoC:inst|pwm_avalon:pwm|pwm:pwm|pwm_out"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "SoC:inst\|NMEA_TX_avalon:nmea_tx_0\|start_stop " "Node: SoC:inst\|NMEA_TX_avalon:nmea_tx_0\|start_stop was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch SoC:inst\|NMEA_TX_avalon:nmea_tx_0\|TX_data\[2\] SoC:inst\|NMEA_TX_avalon:nmea_tx_0\|start_stop " "Latch SoC:inst\|NMEA_TX_avalon:nmea_tx_0\|TX_data\[2\] is being clocked by SoC:inst\|NMEA_TX_avalon:nmea_tx_0\|start_stop" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1608037652112 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1608037652112 "|HW|SoC:inst|NMEA_TX_avalon:nmea_tx_0|start_stop"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "SoC:inst\|NMEA_TX_avalon:nmea_tx_0\|UART_TX:uart\|TX_data_valid " "Node: SoC:inst\|NMEA_TX_avalon:nmea_tx_0\|UART_TX:uart\|TX_data_valid was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register SoC:inst\|NMEA_TX_avalon:nmea_tx_0\|data_valid SoC:inst\|NMEA_TX_avalon:nmea_tx_0\|UART_TX:uart\|TX_data_valid " "Register SoC:inst\|NMEA_TX_avalon:nmea_tx_0\|data_valid is being clocked by SoC:inst\|NMEA_TX_avalon:nmea_tx_0\|UART_TX:uart\|TX_data_valid" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1608037652112 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1608037652112 "|HW|SoC:inst|NMEA_TX_avalon:nmea_tx_0|UART_TX:uart|TX_data_valid"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "SoC:inst\|NMEA_TX_avalon:nmea_tx_0\|UART_TX:uart\|DIVIDER:data_Tx_freq\|subCLK " "Node: SoC:inst\|NMEA_TX_avalon:nmea_tx_0\|UART_TX:uart\|DIVIDER:data_Tx_freq\|subCLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register SoC:inst\|NMEA_TX_avalon:nmea_tx_0\|UART_TX:uart\|count\[1\] SoC:inst\|NMEA_TX_avalon:nmea_tx_0\|UART_TX:uart\|DIVIDER:data_Tx_freq\|subCLK " "Register SoC:inst\|NMEA_TX_avalon:nmea_tx_0\|UART_TX:uart\|count\[1\] is being clocked by SoC:inst\|NMEA_TX_avalon:nmea_tx_0\|UART_TX:uart\|DIVIDER:data_Tx_freq\|subCLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1608037652112 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1608037652112 "|HW|SoC:inst|NMEA_TX_avalon:nmea_tx_0|UART_TX:uart|DIVIDER:data_Tx_freq|subCLK"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "SoC:inst\|pwm_avalon:pwm\|prescaler\[0\] " "Node: SoC:inst\|pwm_avalon:pwm\|prescaler\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch SoC:inst\|pwm_avalon:pwm\|pwm:pwm\|DIVIDER:clock_div\|subCLK~1 SoC:inst\|pwm_avalon:pwm\|prescaler\[0\] " "Latch SoC:inst\|pwm_avalon:pwm\|pwm:pwm\|DIVIDER:clock_div\|subCLK~1 is being clocked by SoC:inst\|pwm_avalon:pwm\|prescaler\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1608037652113 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1608037652113 "|HW|SoC:inst|pwm_avalon:pwm|prescaler[0]"}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1608037652167 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1608037652167 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1608037652167 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Fitter" 0 -1 1608037652167 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1608037652168 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1608037652168 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1608037652168 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1608037652168 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1608037652168 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLK_50M~input (placed in PIN R8 (CLK15, DIFFCLK_6p)) " "Automatically promoted node CLK_50M~input (placed in PIN R8 (CLK15, DIFFCLK_6p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G18 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G18" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1608037652572 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SoC:inst\|pwm_avalon:pwm\|pwm:pwm\|DIVIDER:clock_div\|subCLK~2 " "Destination node SoC:inst\|pwm_avalon:pwm\|pwm:pwm\|DIVIDER:clock_div\|subCLK~2" {  } { { "../Qsys/SoC/synthesis/submodules/divider.vhd" "" { Text "C:/Users/SofianeAOUCI/Desktop/BE-VHDL/BE/SOPC_dev/Qsys/SoC/synthesis/submodules/divider.vhd" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/SofianeAOUCI/Desktop/BE-VHDL/BE/SOPC_dev/Quartus/" { { 0 { 0 ""} 0 3078 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1608037652572 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SoC:inst\|pwm_avalon:pwm\|pwm:pwm\|DIVIDER:clock_div\|subCLK~1 " "Destination node SoC:inst\|pwm_avalon:pwm\|pwm:pwm\|DIVIDER:clock_div\|subCLK~1" {  } { { "../Qsys/SoC/synthesis/submodules/divider.vhd" "" { Text "C:/Users/SofianeAOUCI/Desktop/BE-VHDL/BE/SOPC_dev/Qsys/SoC/synthesis/submodules/divider.vhd" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/SofianeAOUCI/Desktop/BE-VHDL/BE/SOPC_dev/Quartus/" { { 0 { 0 ""} 0 3077 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1608037652572 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1608037652572 ""}  } { { "../../functions/SOPC/HW.bdf" "" { Schematic "C:/Users/SofianeAOUCI/Desktop/BE-VHDL/BE/functions/SOPC/HW.bdf" { { 272 408 576 288 "CLK_50M" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/SofianeAOUCI/Desktop/BE-VHDL/BE/SOPC_dev/Quartus/" { { 0 { 0 ""} 0 8227 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1608037652572 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1608037652572 ""}  } { { "temporary_test_loc" "" { Generic "C:/Users/SofianeAOUCI/Desktop/BE-VHDL/BE/SOPC_dev/Quartus/" { { 0 { 0 ""} 0 7775 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1608037652572 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "SoC:inst\|anemometre_avalon:anemometer\|ANEMOMETRE:pwm\|DIVIDER:clock_div\|subCLK  " "Automatically promoted node SoC:inst\|anemometre_avalon:anemometer\|ANEMOMETRE:pwm\|DIVIDER:clock_div\|subCLK " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1608037652572 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SoC:inst\|anemometre_avalon:anemometer\|ANEMOMETRE:pwm\|DIVIDER:clock_div\|subCLK~0 " "Destination node SoC:inst\|anemometre_avalon:anemometer\|ANEMOMETRE:pwm\|DIVIDER:clock_div\|subCLK~0" {  } { { "../Qsys/SoC/synthesis/submodules/divider.vhd" "" { Text "C:/Users/SofianeAOUCI/Desktop/BE-VHDL/BE/SOPC_dev/Qsys/SoC/synthesis/submodules/divider.vhd" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/SofianeAOUCI/Desktop/BE-VHDL/BE/SOPC_dev/Quartus/" { { 0 { 0 ""} 0 4886 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1608037652572 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1608037652572 ""}  } { { "../Qsys/SoC/synthesis/submodules/divider.vhd" "" { Text "C:/Users/SofianeAOUCI/Desktop/BE-VHDL/BE/SOPC_dev/Qsys/SoC/synthesis/submodules/divider.vhd" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/SofianeAOUCI/Desktop/BE-VHDL/BE/SOPC_dev/Quartus/" { { 0 { 0 ""} 0 2221 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1608037652572 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "SoC:inst\|pwm_avalon:pwm\|pwm:pwm\|DIVIDER:clock_div\|subCLK~2  " "Automatically promoted node SoC:inst\|pwm_avalon:pwm\|pwm:pwm\|DIVIDER:clock_div\|subCLK~2 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1608037652572 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SoC:inst\|pwm_avalon:pwm\|pwm:pwm\|DIVIDER:clock_div\|subCLK~4 " "Destination node SoC:inst\|pwm_avalon:pwm\|pwm:pwm\|DIVIDER:clock_div\|subCLK~4" {  } { { "../Qsys/SoC/synthesis/submodules/divider.vhd" "" { Text "C:/Users/SofianeAOUCI/Desktop/BE-VHDL/BE/SOPC_dev/Qsys/SoC/synthesis/submodules/divider.vhd" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/SofianeAOUCI/Desktop/BE-VHDL/BE/SOPC_dev/Quartus/" { { 0 { 0 ""} 0 3080 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1608037652572 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1608037652572 ""}  } { { "../Qsys/SoC/synthesis/submodules/divider.vhd" "" { Text "C:/Users/SofianeAOUCI/Desktop/BE-VHDL/BE/SOPC_dev/Qsys/SoC/synthesis/submodules/divider.vhd" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/SofianeAOUCI/Desktop/BE-VHDL/BE/SOPC_dev/Quartus/" { { 0 { 0 ""} 0 3078 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1608037652572 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "SoC:inst\|NMEA_TX_avalon:nmea_tx_0\|UART_TX:uart\|DIVIDER:data_Tx_freq\|subCLK  " "Automatically promoted node SoC:inst\|NMEA_TX_avalon:nmea_tx_0\|UART_TX:uart\|DIVIDER:data_Tx_freq\|subCLK " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1608037652573 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SoC:inst\|NMEA_TX_avalon:nmea_tx_0\|UART_TX:uart\|DIVIDER:data_Tx_freq\|subCLK~0 " "Destination node SoC:inst\|NMEA_TX_avalon:nmea_tx_0\|UART_TX:uart\|DIVIDER:data_Tx_freq\|subCLK~0" {  } { { "../Qsys/SoC/synthesis/submodules/divider.vhd" "" { Text "C:/Users/SofianeAOUCI/Desktop/BE-VHDL/BE/SOPC_dev/Qsys/SoC/synthesis/submodules/divider.vhd" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/SofianeAOUCI/Desktop/BE-VHDL/BE/SOPC_dev/Quartus/" { { 0 { 0 ""} 0 3329 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1608037652573 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1608037652573 ""}  } { { "../Qsys/SoC/synthesis/submodules/divider.vhd" "" { Text "C:/Users/SofianeAOUCI/Desktop/BE-VHDL/BE/SOPC_dev/Qsys/SoC/synthesis/submodules/divider.vhd" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/SofianeAOUCI/Desktop/BE-VHDL/BE/SOPC_dev/Quartus/" { { 0 { 0 ""} 0 2655 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1608037652573 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "SoC:inst\|NMEA_TX_avalon:nmea_tx_0\|start_stop  " "Automatically promoted node SoC:inst\|NMEA_TX_avalon:nmea_tx_0\|start_stop " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1608037652573 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SoC:inst\|NMEA_TX_avalon:nmea_tx_0\|reset_n_UART_TX~0 " "Destination node SoC:inst\|NMEA_TX_avalon:nmea_tx_0\|reset_n_UART_TX~0" {  } { { "../Qsys/SoC/synthesis/submodules/NMEA_TX_avalon.vhd" "" { Text "C:/Users/SofianeAOUCI/Desktop/BE-VHDL/BE/SOPC_dev/Qsys/SoC/synthesis/submodules/NMEA_TX_avalon.vhd" 29 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/SofianeAOUCI/Desktop/BE-VHDL/BE/SOPC_dev/Quartus/" { { 0 { 0 ""} 0 3096 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1608037652573 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SoC:inst\|NMEA_TX_avalon:nmea_tx_0\|\\process_transmit:count\[0\] " "Destination node SoC:inst\|NMEA_TX_avalon:nmea_tx_0\|\\process_transmit:count\[0\]" {  } { { "temporary_test_loc" "" { Generic "C:/Users/SofianeAOUCI/Desktop/BE-VHDL/BE/SOPC_dev/Quartus/" { { 0 { 0 ""} 0 821 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1608037652573 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SoC:inst\|NMEA_TX_avalon:nmea_tx_0\|\\process_transmit:count\[1\]~0 " "Destination node SoC:inst\|NMEA_TX_avalon:nmea_tx_0\|\\process_transmit:count\[1\]~0" {  } { { "temporary_test_loc" "" { Generic "C:/Users/SofianeAOUCI/Desktop/BE-VHDL/BE/SOPC_dev/Quartus/" { { 0 { 0 ""} 0 4105 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1608037652573 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SoC:inst\|NMEA_TX_avalon:nmea_tx_0\|data_valid " "Destination node SoC:inst\|NMEA_TX_avalon:nmea_tx_0\|data_valid" {  } { { "../Qsys/SoC/synthesis/submodules/NMEA_TX_avalon.vhd" "" { Text "C:/Users/SofianeAOUCI/Desktop/BE-VHDL/BE/SOPC_dev/Qsys/SoC/synthesis/submodules/NMEA_TX_avalon.vhd" 28 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/SofianeAOUCI/Desktop/BE-VHDL/BE/SOPC_dev/Quartus/" { { 0 { 0 ""} 0 867 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1608037652573 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SoC:inst\|NMEA_TX_avalon:nmea_tx_0\|UART_TX:uart\|\\transmit:TX_data_temp\[0\]~2 " "Destination node SoC:inst\|NMEA_TX_avalon:nmea_tx_0\|UART_TX:uart\|\\transmit:TX_data_temp\[0\]~2" {  } { { "temporary_test_loc" "" { Generic "C:/Users/SofianeAOUCI/Desktop/BE-VHDL/BE/SOPC_dev/Quartus/" { { 0 { 0 ""} 0 5054 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1608037652573 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1608037652573 ""}  } { { "../Qsys/SoC/synthesis/submodules/NMEA_TX_avalon.vhd" "" { Text "C:/Users/SofianeAOUCI/Desktop/BE-VHDL/BE/SOPC_dev/Qsys/SoC/synthesis/submodules/NMEA_TX_avalon.vhd" 30 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/SofianeAOUCI/Desktop/BE-VHDL/BE/SOPC_dev/Quartus/" { { 0 { 0 ""} 0 871 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1608037652573 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "SoC:inst\|pwm_avalon:pwm\|pwm:pwm\|pwm_out  " "Automatically promoted node SoC:inst\|pwm_avalon:pwm\|pwm:pwm\|pwm_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1608037652573 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SoC:inst\|pwm_avalon:pwm\|pwm:pwm\|pwm_out~0 " "Destination node SoC:inst\|pwm_avalon:pwm\|pwm:pwm\|pwm_out~0" {  } { { "../Qsys/SoC/synthesis/submodules/pwm.vhd" "" { Text "C:/Users/SofianeAOUCI/Desktop/BE-VHDL/BE/SOPC_dev/Qsys/SoC/synthesis/submodules/pwm.vhd" 16 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/SofianeAOUCI/Desktop/BE-VHDL/BE/SOPC_dev/Quartus/" { { 0 { 0 ""} 0 3161 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1608037652573 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "LED\[0\]~output " "Destination node LED\[0\]~output" {  } { { "../../functions/SOPC/HW.bdf" "" { Schematic "C:/Users/SofianeAOUCI/Desktop/BE-VHDL/BE/functions/SOPC/HW.bdf" { { 424 64 240 440 "LED" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/SofianeAOUCI/Desktop/BE-VHDL/BE/SOPC_dev/Quartus/" { { 0 { 0 ""} 0 8226 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1608037652573 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1608037652573 ""}  } { { "../Qsys/SoC/synthesis/submodules/pwm.vhd" "" { Text "C:/Users/SofianeAOUCI/Desktop/BE-VHDL/BE/SOPC_dev/Qsys/SoC/synthesis/submodules/pwm.vhd" 16 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/SofianeAOUCI/Desktop/BE-VHDL/BE/SOPC_dev/Quartus/" { { 0 { 0 ""} 0 739 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1608037652573 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "SoC:inst\|NMEA_TX_avalon:nmea_tx_0\|UART_TX:uart\|TX_data_valid  " "Automatically promoted node SoC:inst\|NMEA_TX_avalon:nmea_tx_0\|UART_TX:uart\|TX_data_valid " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1608037652574 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SoC:inst\|NMEA_TX_avalon:nmea_tx_0\|UART_TX:uart\|TX_end~1 " "Destination node SoC:inst\|NMEA_TX_avalon:nmea_tx_0\|UART_TX:uart\|TX_end~1" {  } { { "temporary_test_loc" "" { Generic "C:/Users/SofianeAOUCI/Desktop/BE-VHDL/BE/SOPC_dev/Quartus/" { { 0 { 0 ""} 0 4370 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1608037652574 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1608037652574 ""}  } { { "../Qsys/SoC/synthesis/submodules/UART_TX.vhd" "" { Text "C:/Users/SofianeAOUCI/Desktop/BE-VHDL/BE/SOPC_dev/Qsys/SoC/synthesis/submodules/UART_TX.vhd" 16 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/SofianeAOUCI/Desktop/BE-VHDL/BE/SOPC_dev/Quartus/" { { 0 { 0 ""} 0 811 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1608037652574 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "SoC:inst\|soc_rst_controller_001:rst_controller_001\|altera_reset_controller:rst_controller_001\|r_sync_rst  " "Automatically promoted node SoC:inst\|soc_rst_controller_001:rst_controller_001\|altera_reset_controller:rst_controller_001\|r_sync_rst " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1608037652574 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SoC:inst\|SoC_NIOS_MCU:nios_mcu\|SoC_NIOS_MCU_cpu:cpu\|W_rf_wren " "Destination node SoC:inst\|SoC_NIOS_MCU:nios_mcu\|SoC_NIOS_MCU_cpu:cpu\|W_rf_wren" {  } { { "../Qsys/SoC/synthesis/submodules/SoC_NIOS_MCU_cpu.v" "" { Text "C:/Users/SofianeAOUCI/Desktop/BE-VHDL/BE/SOPC_dev/Qsys/SoC/synthesis/submodules/SoC_NIOS_MCU_cpu.v" 3451 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/SofianeAOUCI/Desktop/BE-VHDL/BE/SOPC_dev/Quartus/" { { 0 { 0 ""} 0 2095 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1608037652574 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SoC:inst\|soc_rst_controller_001:rst_controller_001\|altera_reset_controller:rst_controller_001\|WideOr0~0 " "Destination node SoC:inst\|soc_rst_controller_001:rst_controller_001\|altera_reset_controller:rst_controller_001\|WideOr0~0" {  } { { "../Qsys/SoC/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/SofianeAOUCI/Desktop/BE-VHDL/BE/SOPC_dev/Qsys/SoC/synthesis/submodules/altera_reset_controller.v" 290 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/SofianeAOUCI/Desktop/BE-VHDL/BE/SOPC_dev/Quartus/" { { 0 { 0 ""} 0 3398 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1608037652574 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SoC:inst\|SoC_NIOS_MCU:nios_mcu\|SoC_NIOS_MCU_cpu:cpu\|SoC_NIOS_MCU_cpu_nios2_oci:the_SoC_NIOS_MCU_cpu_nios2_oci\|SoC_NIOS_MCU_cpu_nios2_oci_debug:the_SoC_NIOS_MCU_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1 " "Destination node SoC:inst\|SoC_NIOS_MCU:nios_mcu\|SoC_NIOS_MCU_cpu:cpu\|SoC_NIOS_MCU_cpu_nios2_oci:the_SoC_NIOS_MCU_cpu_nios2_oci\|SoC_NIOS_MCU_cpu_nios2_oci_debug:the_SoC_NIOS_MCU_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1" {  } { { "altera_std_synchronizer.v" "" { Text "c:/devtools/intel/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_std_synchronizer.v" 45 -1 0 } } { "c:/devtools/intel/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/devtools/intel/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SoC:inst\|SoC_NIOS_MCU:nios_mcu\|SoC_NIOS_MCU_cpu:cpu\|SoC_NIOS_MCU_cpu_nios2_oci:the_SoC_NIOS_MCU_cpu_nios2_oci\|SoC_NIOS_MCU_cpu_nios2_oci_debug:the_SoC_NIOS_MCU_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1" } } } } { "temporary_test_loc" "" { Generic "C:/Users/SofianeAOUCI/Desktop/BE-VHDL/BE/SOPC_dev/Quartus/" { { 0 { 0 ""} 0 1338 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1608037652574 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1608037652574 ""}  } { { "../Qsys/SoC/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/SofianeAOUCI/Desktop/BE-VHDL/BE/SOPC_dev/Qsys/SoC/synthesis/submodules/altera_reset_controller.v" 288 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/SofianeAOUCI/Desktop/BE-VHDL/BE/SOPC_dev/Quartus/" { { 0 { 0 ""} 0 293 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1608037652574 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "SoC:inst\|soc_rst_controller:rst_controller\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out  " "Automatically promoted node SoC:inst\|soc_rst_controller:rst_controller\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1608037652574 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SoC:inst\|pwm_avalon:pwm\|prescaler\[15\]~1 " "Destination node SoC:inst\|pwm_avalon:pwm\|prescaler\[15\]~1" {  } { { "../Qsys/SoC/synthesis/submodules/PWM_avalon.vhd" "" { Text "C:/Users/SofianeAOUCI/Desktop/BE-VHDL/BE/SOPC_dev/Qsys/SoC/synthesis/submodules/PWM_avalon.vhd" 42 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/SofianeAOUCI/Desktop/BE-VHDL/BE/SOPC_dev/Quartus/" { { 0 { 0 ""} 0 4381 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1608037652574 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1608037652574 ""}  } { { "../Qsys/SoC/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/SofianeAOUCI/Desktop/BE-VHDL/BE/SOPC_dev/Qsys/SoC/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/SofianeAOUCI/Desktop/BE-VHDL/BE/SOPC_dev/Quartus/" { { 0 { 0 ""} 0 300 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1608037652574 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "SoC:inst\|anemometre_avalon:anemometer\|reset_anemometre  " "Automatically promoted node SoC:inst\|anemometre_avalon:anemometer\|reset_anemometre " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1608037652575 ""}  } { { "../Qsys/SoC/synthesis/submodules/ANEMOMETRE_avalon.vhd" "" { Text "C:/Users/SofianeAOUCI/Desktop/BE-VHDL/BE/SOPC_dev/Qsys/SoC/synthesis/submodules/ANEMOMETRE_avalon.vhd" 23 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/SofianeAOUCI/Desktop/BE-VHDL/BE/SOPC_dev/Quartus/" { { 0 { 0 ""} 0 2262 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1608037652575 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "SoC:inst\|anemometre_avalon:anemometer\|ANEMOMETRE:pwm\|reset_counter  " "Automatically promoted node SoC:inst\|anemometre_avalon:anemometer\|ANEMOMETRE:pwm\|reset_counter " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1608037652575 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SoC:inst\|anemometre_avalon:anemometer\|ANEMOMETRE:pwm\|reset_counter~0 " "Destination node SoC:inst\|anemometre_avalon:anemometer\|ANEMOMETRE:pwm\|reset_counter~0" {  } { { "../Qsys/SoC/synthesis/submodules/anemometre.vhd" "" { Text "C:/Users/SofianeAOUCI/Desktop/BE-VHDL/BE/SOPC_dev/Qsys/SoC/synthesis/submodules/anemometre.vhd" 20 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/SofianeAOUCI/Desktop/BE-VHDL/BE/SOPC_dev/Quartus/" { { 0 { 0 ""} 0 4759 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1608037652575 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1608037652575 ""}  } { { "../Qsys/SoC/synthesis/submodules/anemometre.vhd" "" { Text "C:/Users/SofianeAOUCI/Desktop/BE-VHDL/BE/SOPC_dev/Qsys/SoC/synthesis/submodules/anemometre.vhd" 20 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/SofianeAOUCI/Desktop/BE-VHDL/BE/SOPC_dev/Quartus/" { { 0 { 0 ""} 0 2244 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1608037652575 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "SoC:inst\|NMEA_TX_avalon:nmea_tx_0\|reset_n_UART_TX~0  " "Automatically promoted node SoC:inst\|NMEA_TX_avalon:nmea_tx_0\|reset_n_UART_TX~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1608037652575 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SoC:inst\|NMEA_TX_avalon:nmea_tx_0\|UART_TX:uart\|\\transmit:TX_data_temp\[7\]~0 " "Destination node SoC:inst\|NMEA_TX_avalon:nmea_tx_0\|UART_TX:uart\|\\transmit:TX_data_temp\[7\]~0" {  } { { "temporary_test_loc" "" { Generic "C:/Users/SofianeAOUCI/Desktop/BE-VHDL/BE/SOPC_dev/Quartus/" { { 0 { 0 ""} 0 4917 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1608037652575 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SoC:inst\|NMEA_TX_avalon:nmea_tx_0\|UART_TX:uart\|\\transmit:TX_data_temp\[7\]~1 " "Destination node SoC:inst\|NMEA_TX_avalon:nmea_tx_0\|UART_TX:uart\|\\transmit:TX_data_temp\[7\]~1" {  } { { "temporary_test_loc" "" { Generic "C:/Users/SofianeAOUCI/Desktop/BE-VHDL/BE/SOPC_dev/Quartus/" { { 0 { 0 ""} 0 4918 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1608037652575 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1608037652575 ""}  } { { "../Qsys/SoC/synthesis/submodules/NMEA_TX_avalon.vhd" "" { Text "C:/Users/SofianeAOUCI/Desktop/BE-VHDL/BE/SOPC_dev/Qsys/SoC/synthesis/submodules/NMEA_TX_avalon.vhd" 29 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/SofianeAOUCI/Desktop/BE-VHDL/BE/SOPC_dev/Quartus/" { { 0 { 0 ""} 0 3096 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1608037652575 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "SoC:inst\|pwm_avalon:pwm\|reset_pwm  " "Automatically promoted node SoC:inst\|pwm_avalon:pwm\|reset_pwm " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1608037652575 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SoC:inst\|pwm_avalon:pwm\|reset_pwm~0 " "Destination node SoC:inst\|pwm_avalon:pwm\|reset_pwm~0" {  } { { "../Qsys/SoC/synthesis/submodules/PWM_avalon.vhd" "" { Text "C:/Users/SofianeAOUCI/Desktop/BE-VHDL/BE/SOPC_dev/Qsys/SoC/synthesis/submodules/PWM_avalon.vhd" 25 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/SofianeAOUCI/Desktop/BE-VHDL/BE/SOPC_dev/Quartus/" { { 0 { 0 ""} 0 3385 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1608037652575 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SoC:inst\|pwm_avalon:pwm\|pwm:pwm\|DIVIDER:clock_div\|subCLK~2 " "Destination node SoC:inst\|pwm_avalon:pwm\|pwm:pwm\|DIVIDER:clock_div\|subCLK~2" {  } { { "../Qsys/SoC/synthesis/submodules/divider.vhd" "" { Text "C:/Users/SofianeAOUCI/Desktop/BE-VHDL/BE/SOPC_dev/Qsys/SoC/synthesis/submodules/divider.vhd" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/SofianeAOUCI/Desktop/BE-VHDL/BE/SOPC_dev/Quartus/" { { 0 { 0 ""} 0 3078 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1608037652575 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SoC:inst\|pwm_avalon:pwm\|pwm:pwm\|DIVIDER:clock_div\|subCLK~0 " "Destination node SoC:inst\|pwm_avalon:pwm\|pwm:pwm\|DIVIDER:clock_div\|subCLK~0" {  } { { "../Qsys/SoC/synthesis/submodules/divider.vhd" "" { Text "C:/Users/SofianeAOUCI/Desktop/BE-VHDL/BE/SOPC_dev/Qsys/SoC/synthesis/submodules/divider.vhd" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/SofianeAOUCI/Desktop/BE-VHDL/BE/SOPC_dev/Quartus/" { { 0 { 0 ""} 0 3076 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1608037652575 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SoC:inst\|pwm_avalon:pwm\|Mux15~1 " "Destination node SoC:inst\|pwm_avalon:pwm\|Mux15~1" {  } { { "../Qsys/SoC/synthesis/submodules/PWM_avalon.vhd" "" { Text "C:/Users/SofianeAOUCI/Desktop/BE-VHDL/BE/SOPC_dev/Qsys/SoC/synthesis/submodules/PWM_avalon.vhd" 65 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/SofianeAOUCI/Desktop/BE-VHDL/BE/SOPC_dev/Quartus/" { { 0 { 0 ""} 0 4231 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1608037652575 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SoC:inst\|pwm_avalon:pwm\|pwm:pwm\|DIVIDER:clock_div\|subCLK~1 " "Destination node SoC:inst\|pwm_avalon:pwm\|pwm:pwm\|DIVIDER:clock_div\|subCLK~1" {  } { { "../Qsys/SoC/synthesis/submodules/divider.vhd" "" { Text "C:/Users/SofianeAOUCI/Desktop/BE-VHDL/BE/SOPC_dev/Qsys/SoC/synthesis/submodules/divider.vhd" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/SofianeAOUCI/Desktop/BE-VHDL/BE/SOPC_dev/Quartus/" { { 0 { 0 ""} 0 3077 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1608037652575 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1608037652575 ""}  } { { "../Qsys/SoC/synthesis/submodules/PWM_avalon.vhd" "" { Text "C:/Users/SofianeAOUCI/Desktop/BE-VHDL/BE/SOPC_dev/Qsys/SoC/synthesis/submodules/PWM_avalon.vhd" 25 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/SofianeAOUCI/Desktop/BE-VHDL/BE/SOPC_dev/Quartus/" { { 0 { 0 ""} 0 794 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1608037652575 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "SoC:inst\|NMEA_RX_avalon:nmea_rx_0\|reset_n_UART_RX  " "Automatically promoted node SoC:inst\|NMEA_RX_avalon:nmea_rx_0\|reset_n_UART_RX " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1608037652575 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SoC:inst\|NMEA_RX_avalon:nmea_rx_0\|UART_RX:uart\|RX_data_temp\[1\]~0 " "Destination node SoC:inst\|NMEA_RX_avalon:nmea_rx_0\|UART_RX:uart\|RX_data_temp\[1\]~0" {  } { { "../Qsys/SoC/synthesis/submodules/UART_RX.vhd" "" { Text "C:/Users/SofianeAOUCI/Desktop/BE-VHDL/BE/SOPC_dev/Qsys/SoC/synthesis/submodules/UART_RX.vhd" 131 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/SofianeAOUCI/Desktop/BE-VHDL/BE/SOPC_dev/Quartus/" { { 0 { 0 ""} 0 4887 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1608037652575 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SoC:inst\|NMEA_RX_avalon:nmea_rx_0\|Selector5~0 " "Destination node SoC:inst\|NMEA_RX_avalon:nmea_rx_0\|Selector5~0" {  } { { "../Qsys/SoC/synthesis/submodules/NMEA_RX_avalon.vhd" "" { Text "C:/Users/SofianeAOUCI/Desktop/BE-VHDL/BE/SOPC_dev/Qsys/SoC/synthesis/submodules/NMEA_RX_avalon.vhd" 126 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/SofianeAOUCI/Desktop/BE-VHDL/BE/SOPC_dev/Quartus/" { { 0 { 0 ""} 0 4888 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1608037652575 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SoC:inst\|NMEA_RX_avalon:nmea_rx_0\|UART_RX:uart\|n_data_bits\[3\] " "Destination node SoC:inst\|NMEA_RX_avalon:nmea_rx_0\|UART_RX:uart\|n_data_bits\[3\]" {  } { { "../Qsys/SoC/synthesis/submodules/UART_RX.vhd" "" { Text "C:/Users/SofianeAOUCI/Desktop/BE-VHDL/BE/SOPC_dev/Qsys/SoC/synthesis/submodules/UART_RX.vhd" 131 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/SofianeAOUCI/Desktop/BE-VHDL/BE/SOPC_dev/Quartus/" { { 0 { 0 ""} 0 891 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1608037652575 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SoC:inst\|NMEA_RX_avalon:nmea_rx_0\|UART_RX:uart\|n_data_bits\[2\] " "Destination node SoC:inst\|NMEA_RX_avalon:nmea_rx_0\|UART_RX:uart\|n_data_bits\[2\]" {  } { { "../Qsys/SoC/synthesis/submodules/UART_RX.vhd" "" { Text "C:/Users/SofianeAOUCI/Desktop/BE-VHDL/BE/SOPC_dev/Qsys/SoC/synthesis/submodules/UART_RX.vhd" 131 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/SofianeAOUCI/Desktop/BE-VHDL/BE/SOPC_dev/Quartus/" { { 0 { 0 ""} 0 892 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1608037652575 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SoC:inst\|NMEA_RX_avalon:nmea_rx_0\|UART_RX:uart\|n_data_bits\[1\] " "Destination node SoC:inst\|NMEA_RX_avalon:nmea_rx_0\|UART_RX:uart\|n_data_bits\[1\]" {  } { { "../Qsys/SoC/synthesis/submodules/UART_RX.vhd" "" { Text "C:/Users/SofianeAOUCI/Desktop/BE-VHDL/BE/SOPC_dev/Qsys/SoC/synthesis/submodules/UART_RX.vhd" 131 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/SofianeAOUCI/Desktop/BE-VHDL/BE/SOPC_dev/Quartus/" { { 0 { 0 ""} 0 893 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1608037652575 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SoC:inst\|NMEA_RX_avalon:nmea_rx_0\|UART_RX:uart\|n_data_bits\[0\] " "Destination node SoC:inst\|NMEA_RX_avalon:nmea_rx_0\|UART_RX:uart\|n_data_bits\[0\]" {  } { { "../Qsys/SoC/synthesis/submodules/UART_RX.vhd" "" { Text "C:/Users/SofianeAOUCI/Desktop/BE-VHDL/BE/SOPC_dev/Qsys/SoC/synthesis/submodules/UART_RX.vhd" 131 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/SofianeAOUCI/Desktop/BE-VHDL/BE/SOPC_dev/Quartus/" { { 0 { 0 ""} 0 894 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1608037652575 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SoC:inst\|NMEA_RX_avalon:nmea_rx_0\|UART_RX:uart\|RX_data_valid " "Destination node SoC:inst\|NMEA_RX_avalon:nmea_rx_0\|UART_RX:uart\|RX_data_valid" {  } { { "../Qsys/SoC/synthesis/submodules/UART_RX.vhd" "" { Text "C:/Users/SofianeAOUCI/Desktop/BE-VHDL/BE/SOPC_dev/Qsys/SoC/synthesis/submodules/UART_RX.vhd" 16 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/SofianeAOUCI/Desktop/BE-VHDL/BE/SOPC_dev/Quartus/" { { 0 { 0 ""} 0 928 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1608037652575 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SoC:inst\|NMEA_RX_avalon:nmea_rx_0\|UART_RX:uart\|X2 " "Destination node SoC:inst\|NMEA_RX_avalon:nmea_rx_0\|UART_RX:uart\|X2" {  } { { "../Qsys/SoC/synthesis/submodules/UART_RX.vhd" "" { Text "C:/Users/SofianeAOUCI/Desktop/BE-VHDL/BE/SOPC_dev/Qsys/SoC/synthesis/submodules/UART_RX.vhd" 31 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/SofianeAOUCI/Desktop/BE-VHDL/BE/SOPC_dev/Quartus/" { { 0 { 0 ""} 0 931 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1608037652575 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1608037652575 ""}  } { { "../Qsys/SoC/synthesis/submodules/NMEA_RX_avalon.vhd" "" { Text "C:/Users/SofianeAOUCI/Desktop/BE-VHDL/BE/SOPC_dev/Qsys/SoC/synthesis/submodules/NMEA_RX_avalon.vhd" 30 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/SofianeAOUCI/Desktop/BE-VHDL/BE/SOPC_dev/Quartus/" { { 0 { 0 ""} 0 999 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1608037652575 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "SoC:inst\|NMEA_RX_avalon:nmea_rx_0\|UART_RX:uart\|reset_counter  " "Automatically promoted node SoC:inst\|NMEA_RX_avalon:nmea_rx_0\|UART_RX:uart\|reset_counter " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1608037652576 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SoC:inst\|NMEA_RX_avalon:nmea_rx_0\|UART_RX:uart\|Selector5~0 " "Destination node SoC:inst\|NMEA_RX_avalon:nmea_rx_0\|UART_RX:uart\|Selector5~0" {  } { { "../Qsys/SoC/synthesis/submodules/UART_RX.vhd" "" { Text "C:/Users/SofianeAOUCI/Desktop/BE-VHDL/BE/SOPC_dev/Qsys/SoC/synthesis/submodules/UART_RX.vhd" 137 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/SofianeAOUCI/Desktop/BE-VHDL/BE/SOPC_dev/Quartus/" { { 0 { 0 ""} 0 5046 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1608037652576 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1608037652576 ""}  } { { "../Qsys/SoC/synthesis/submodules/UART_RX.vhd" "" { Text "C:/Users/SofianeAOUCI/Desktop/BE-VHDL/BE/SOPC_dev/Qsys/SoC/synthesis/submodules/UART_RX.vhd" 22 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/SofianeAOUCI/Desktop/BE-VHDL/BE/SOPC_dev/Quartus/" { { 0 { 0 ""} 0 920 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1608037652576 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "SoC:inst\|pwm_avalon:pwm\|pwm:pwm\|reset_counter  " "Automatically promoted node SoC:inst\|pwm_avalon:pwm\|pwm:pwm\|reset_counter " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1608037652576 ""}  } { { "../Qsys/SoC/synthesis/submodules/pwm.vhd" "" { Text "C:/Users/SofianeAOUCI/Desktop/BE-VHDL/BE/SOPC_dev/Qsys/SoC/synthesis/submodules/pwm.vhd" 24 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/SofianeAOUCI/Desktop/BE-VHDL/BE/SOPC_dev/Quartus/" { { 0 { 0 ""} 0 740 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1608037652576 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "SoC:inst\|soc_rst_controller_001:rst_controller_001\|altera_reset_controller:rst_controller_001\|merged_reset~0  " "Automatically promoted node SoC:inst\|soc_rst_controller_001:rst_controller_001\|altera_reset_controller:rst_controller_001\|merged_reset~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1608037652576 ""}  } { { "../Qsys/SoC/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/SofianeAOUCI/Desktop/BE-VHDL/BE/SOPC_dev/Qsys/SoC/synthesis/submodules/altera_reset_controller.v" 134 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/SofianeAOUCI/Desktop/BE-VHDL/BE/SOPC_dev/Quartus/" { { 0 { 0 ""} 0 4817 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1608037652576 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1608037653270 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1608037653275 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1608037653276 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1608037653283 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1608037653292 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1608037653303 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1608037653304 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1608037653308 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1608037653446 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "8 Block RAM " "Packed 8 registers into blocks of type Block RAM" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1608037653451 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1608037653451 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "1 unused 2.5V 0 1 0 " "Number of I/O pins in group: 1 (unused VREF, 2.5V VCCIO, 0 input, 1 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1608037653478 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1608037653478 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1608037653478 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use 2.5V 11 7 " "I/O bank number 1 does not use VREF pins and has 2.5V VCCIO pins. 11 total pin(s) used --  7 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1608037653479 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use 2.5V 1 15 " "I/O bank number 2 does not use VREF pins and has 2.5V VCCIO pins. 1 total pin(s) used --  15 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1608037653479 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 1 24 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  24 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1608037653479 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 1 19 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  19 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1608037653479 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 1 17 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  17 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1608037653479 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use 3.3V 2 11 " "I/O bank number 6 does not use VREF pins and has 3.3V VCCIO pins. 2 total pin(s) used --  11 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1608037653479 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use 2.5V 4 20 " "I/O bank number 7 does not use VREF pins and has 2.5V VCCIO pins. 4 total pin(s) used --  20 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1608037653479 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 24 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  24 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1608037653479 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1608037653479 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1608037653479 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "KEY\[1\] " "Node \"KEY\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/devtools/intel/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/devtools/intel/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1608037653711 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1608037653711 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:03 " "Fitter preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1608037653712 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1608037653727 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1608037655199 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1608037656109 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1608037656170 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1608037657375 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1608037657375 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1608037658176 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "4 " "Router estimated average interconnect usage is 4% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "20 X21_Y11 X31_Y22 " "Router estimated peak interconnect usage is 20% of the available device resources in the region that extends from location X21_Y11 to location X31_Y22" {  } { { "loc" "" { Generic "C:/Users/SofianeAOUCI/Desktop/BE-VHDL/BE/SOPC_dev/Quartus/" { { 1 { 0 "Router estimated peak interconnect usage is 20% of the available device resources in the region that extends from location X21_Y11 to location X31_Y22"} { { 12 { 0 ""} 21 11 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1608037660415 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1608037660415 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1608037661015 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1608037661015 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1608037661015 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1608037661017 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.46 " "Total time spent on timing analysis during the Fitter is 0.46 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1608037661288 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1608037661324 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1608037661970 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1608037661974 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1608037662971 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1608037663940 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1608037664457 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "1 Cyclone IV E " "1 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "RX 3.3-V LVTTL T15 " "Pin RX uses I/O standard 3.3-V LVTTL at T15" {  } { { "c:/devtools/intel/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/devtools/intel/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { RX } } } { "c:/devtools/intel/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/devtools/intel/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RX" } } } } { "../../functions/SOPC/HW.bdf" "" { Schematic "C:/Users/SofianeAOUCI/Desktop/BE-VHDL/BE/functions/SOPC/HW.bdf" { { 392 456 624 408 "RX" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/SofianeAOUCI/Desktop/BE-VHDL/BE/SOPC_dev/Quartus/" { { 0 { 0 ""} 0 232 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1608037664470 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1608037664470 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/SofianeAOUCI/Desktop/BE-VHDL/BE/SOPC_dev/Quartus/output_files/SoC_BarreFranche.fit.smsg " "Generated suppressed messages file C:/Users/SofianeAOUCI/Desktop/BE-VHDL/BE/SOPC_dev/Quartus/output_files/SoC_BarreFranche.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1608037664769 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 21 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 21 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5299 " "Peak virtual memory: 5299 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1608037666455 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 15 14:07:46 2020 " "Processing ended: Tue Dec 15 14:07:46 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1608037666455 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:20 " "Elapsed time: 00:00:20" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1608037666455 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1608037666455 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1608037666455 ""}
