$comment
	File created using the following command:
		vcd file fourBitCompare.msim.vcd -direction
$end
$date
	Sun Sep 17 14:57:56 2023
$end
$version
	ModelSim Version 2020.1
$end
$timescale
	1ps
$end

$scope module fourBitCompare_vlg_vec_tst $end
$var reg 1 ! A0 $end
$var reg 1 " A1 $end
$var reg 1 # A2 $end
$var reg 1 $ A3 $end
$var reg 1 % B0 $end
$var reg 1 & B1 $end
$var reg 1 ' B2 $end
$var reg 1 ( B3 $end
$var wire 1 ) Eq $end
$var wire 1 * Gt $end
$var wire 1 + Lt $end

$scope module i1 $end
$var wire 1 , gnd $end
$var wire 1 - vcc $end
$var wire 1 . unknown $end
$var tri1 1 / devclrn $end
$var tri1 1 0 devpor $end
$var tri1 1 1 devoe $end
$var wire 1 2 ~QUARTUS_CREATED_GND~I_combout $end
$var wire 1 3 A1~input_o $end
$var wire 1 4 B3~input_o $end
$var wire 1 5 B2~input_o $end
$var wire 1 6 A2~input_o $end
$var wire 1 7 A3~input_o $end
$var wire 1 8 inst6~0_combout $end
$var wire 1 9 B0~input_o $end
$var wire 1 : B1~input_o $end
$var wire 1 ; A0~input_o $end
$var wire 1 < inst2~combout $end
$var wire 1 = inst5~0_combout $end
$var wire 1 > inst5~1_combout $end
$var wire 1 ? inst6~1_combout $end
$var wire 1 @ inst6~2_combout $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1!
1"
0#
1$
1%
1&
1'
1(
0)
0*
1+
0,
1-
x.
1/
10
11
02
13
14
15
06
17
08
19
1:
1;
1<
0=
0>
0?
1@
$end
#1000000
