{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1570742244188 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1570742244198 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 10 23:17:23 2019 " "Processing started: Thu Oct 10 23:17:23 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1570742244198 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570742244198 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ExecutionUnit -c ExecutionUnit " "Command: quartus_map --read_settings_files=on --write_settings_files=off ExecutionUnit -c ExecutionUnit" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570742244198 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1570742244894 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1570742244894 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "executionunit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file executionunit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ExecutionUnit " "Found entity 1: ExecutionUnit" {  } { { "ExecutionUnit.bdf" "" { Schematic "D:/EU/ExecutionUnit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570742263644 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570742263644 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "4bitmux.bdf 1 1 " "Found 1 design units, including 1 entities, in source file 4bitmux.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 4bitmux " "Found entity 1: 4bitmux" {  } { { "4bitmux.bdf" "" { Schematic "D:/EU/4bitmux.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570742263647 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570742263647 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ExecutionUnit " "Elaborating entity \"ExecutionUnit\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1570742263752 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_INV LPM_INV:inst1 " "Elaborating entity \"LPM_INV\" for hierarchy \"LPM_INV:inst1\"" {  } { { "ExecutionUnit.bdf" "inst1" { Schematic "D:/EU/ExecutionUnit.bdf" { { 144 272 392 200 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570742263805 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "LPM_INV:inst1 " "Elaborated megafunction instantiation \"LPM_INV:inst1\"" {  } { { "ExecutionUnit.bdf" "" { Schematic "D:/EU/ExecutionUnit.bdf" { { 144 272 392 200 "inst1" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570742263817 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LPM_INV:inst1 " "Instantiated megafunction \"LPM_INV:inst1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570742263817 ""}  } { { "ExecutionUnit.bdf" "" { Schematic "D:/EU/ExecutionUnit.bdf" { { 144 272 392 200 "inst1" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1570742263817 ""}
{ "Warning" "WSGN_SEARCH_FILE" "alu4bits.bdf 1 1 " "Using design file alu4bits.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 ALU4bits " "Found entity 1: ALU4bits" {  } { { "alu4bits.bdf" "" { Schematic "D:/EU/alu4bits.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570742263844 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1570742263844 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU4bits ALU4bits:inst8 " "Elaborating entity \"ALU4bits\" for hierarchy \"ALU4bits:inst8\"" {  } { { "ExecutionUnit.bdf" "inst8" { Schematic "D:/EU/ExecutionUnit.bdf" { { -64 352 560 64 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570742263844 ""}
{ "Warning" "WSGN_SEARCH_FILE" "alu1bit.bdf 1 1 " "Using design file alu1bit.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 ALU1bit " "Found entity 1: ALU1bit" {  } { { "alu1bit.bdf" "" { Schematic "D:/EU/alu1bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570742263868 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1570742263868 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU1bit ALU4bits:inst8\|ALU1bit:bit3 " "Elaborating entity \"ALU1bit\" for hierarchy \"ALU4bits:inst8\|ALU1bit:bit3\"" {  } { { "alu4bits.bdf" "bit3" { Schematic "D:/EU/alu4bits.bdf" { { -128 688 784 0 "bit3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570742263868 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX41 ALU4bits:inst8\|ALU1bit:bit3\|MUX41:inst " "Elaborating entity \"MUX41\" for hierarchy \"ALU4bits:inst8\|ALU1bit:bit3\|MUX41:inst\"" {  } { { "alu1bit.bdf" "inst" { Schematic "D:/EU/alu1bit.bdf" { { 128 616 720 272 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570742263921 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ALU4bits:inst8\|ALU1bit:bit3\|MUX41:inst " "Elaborated megafunction instantiation \"ALU4bits:inst8\|ALU1bit:bit3\|MUX41:inst\"" {  } { { "alu1bit.bdf" "" { Schematic "D:/EU/alu1bit.bdf" { { 128 616 720 272 "inst" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570742263924 ""}
{ "Warning" "WSGN_SEARCH_FILE" "fulladder1bit.bdf 1 1 " "Using design file fulladder1bit.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 FullAdder1bit " "Found entity 1: FullAdder1bit" {  } { { "fulladder1bit.bdf" "" { Schematic "D:/EU/fulladder1bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570742263949 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1570742263949 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FullAdder1bit ALU4bits:inst8\|ALU1bit:bit3\|FullAdder1bit:inst10 " "Elaborating entity \"FullAdder1bit\" for hierarchy \"ALU4bits:inst8\|ALU1bit:bit3\|FullAdder1bit:inst10\"" {  } { { "alu1bit.bdf" "inst10" { Schematic "D:/EU/alu1bit.bdf" { { -16 368 464 80 "inst10" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570742263949 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "mux mux.bdf " "Entity \"mux\" obtained from \"mux.bdf\" instead of from Quartus Prime megafunction library" {  } { { "mux.bdf" "" { Schematic "D:/EU/mux.bdf" { } } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus Prime megafunction library" 0 0 "Analysis & Synthesis" 0 -1 1570742263984 ""}
{ "Warning" "WSGN_SEARCH_FILE" "mux.bdf 1 1 " "Using design file mux.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 mux " "Found entity 1: mux" {  } { { "mux.bdf" "" { Schematic "D:/EU/mux.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570742263984 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1570742263984 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux mux:inst7 " "Elaborating entity \"mux\" for hierarchy \"mux:inst7\"" {  } { { "ExecutionUnit.bdf" "inst7" { Schematic "D:/EU/ExecutionUnit.bdf" { { -256 232 416 -96 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570742263985 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_SHIFTREG LPM_SHIFTREG:AReg " "Elaborating entity \"LPM_SHIFTREG\" for hierarchy \"LPM_SHIFTREG:AReg\"" {  } { { "ExecutionUnit.bdf" "AReg" { Schematic "D:/EU/ExecutionUnit.bdf" { { -616 368 504 -472 "AReg" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570742264040 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "LPM_SHIFTREG:AReg " "Elaborated megafunction instantiation \"LPM_SHIFTREG:AReg\"" {  } { { "ExecutionUnit.bdf" "" { Schematic "D:/EU/ExecutionUnit.bdf" { { -616 368 504 -472 "AReg" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570742264052 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LPM_SHIFTREG:AReg " "Instantiated megafunction \"LPM_SHIFTREG:AReg\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 4 " "Parameter \"LPM_WIDTH\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570742264053 ""}  } { { "ExecutionUnit.bdf" "" { Schematic "D:/EU/ExecutionUnit.bdf" { { -616 368 504 -472 "AReg" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1570742264053 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "79 " "Implemented 79 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "13 " "Implemented 13 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1570742266207 ""} { "Info" "ICUT_CUT_TM_OPINS" "14 " "Implemented 14 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1570742266207 ""} { "Info" "ICUT_CUT_TM_LCELLS" "52 " "Implemented 52 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1570742266207 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1570742266207 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 6 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4915 " "Peak virtual memory: 4915 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1570742267895 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 10 23:17:47 2019 " "Processing ended: Thu Oct 10 23:17:47 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1570742267895 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:24 " "Elapsed time: 00:00:24" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1570742267895 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:51 " "Total CPU time (on all processors): 00:00:51" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1570742267895 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1570742267895 ""}
