
===========================================================================
report_checks -unconstrained
===========================================================================
======================= nom_typ_1p20V_25C Corner ===================================

Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[1] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014856    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000367    0.000184    0.000184 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020344    0.022376    0.054557    0.054741 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022376    0.000036    0.054777 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.018772    0.022706    0.064653    0.119430 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022706    0.000011    0.119441 ^ _293_/CLK (sg13g2_dfrbpq_1)
     1    0.002015    0.021057    0.161249    0.280690 ^ _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.021057    0.000003    0.280693 ^ hold2/A (sg13g2_dlygate4sd3_1)
     1    0.009186    0.058578    0.374802    0.655495 ^ hold2/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.058578    0.000015    0.655510 ^ fanout76/A (sg13g2_buf_8)
     7    0.041308    0.034265    0.091069    0.746580 ^ fanout76/X (sg13g2_buf_8)
                                                         net76 (net)
                      0.034271    0.000242    0.746822 ^ fanout75/A (sg13g2_buf_8)
     8    0.034574    0.030273    0.076597    0.823419 ^ fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.030273    0.000068    0.823486 ^ _226_/B (sg13g2_xor2_1)
     3    0.012635    0.127753    0.146438    0.969924 ^ _226_/X (sg13g2_xor2_1)
                                                         _051_ (net)
                      0.127753    0.000056    0.969980 ^ _240_/B (sg13g2_nand2_1)
     3    0.012140    0.088971    0.121194    1.091173 v _240_/Y (sg13g2_nand2_1)
                                                         _065_ (net)
                      0.088971    0.000106    1.091279 v _266_/C (sg13g2_and3_1)
     1    0.003505    0.025334    0.110470    1.201749 v _266_/X (sg13g2_and3_1)
                                                         _090_ (net)
                      0.025334    0.000004    1.201753 v _267_/A2 (sg13g2_o21ai_1)
     1    0.003536    0.076342    0.078957    1.280710 ^ _267_/Y (sg13g2_o21ai_1)
                                                         _091_ (net)
                      0.076342    0.000006    1.280717 ^ _270_/A1 (sg13g2_a21oi_1)
     1    0.004306    0.053821    0.076456    1.357173 v _270_/Y (sg13g2_a21oi_1)
                                                         _094_ (net)
                      0.053821    0.000017    1.357190 v _273_/A (sg13g2_nor2_1)
     1    0.004212    0.059368    0.071896    1.429087 ^ _273_/Y (sg13g2_nor2_1)
                                                         _097_ (net)
                      0.059368    0.000015    1.429101 ^ _274_/B1 (sg13g2_a22oi_1)
     1    0.004742    0.059736    0.069335    1.498436 v _274_/Y (sg13g2_a22oi_1)
                                                         net15 (net)
                      0.059736    0.000030    1.498466 v output15/A (sg13g2_buf_2)
     1    0.053614    0.091021    0.149619    1.648085 v output15/X (sg13g2_buf_2)
                                                         sine_out[1] (net)
                      0.091024    0.000662    1.648748 v sine_out[1] (out)
                                              1.648748   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -2.000000    2.850000   output external delay
                                              2.850000   data required time
---------------------------------------------------------------------------------------------
                                              2.850000   data required time
                                             -1.648748   data arrival time
---------------------------------------------------------------------------------------------
                                              1.201253   slack (MET)




===========================================================================
report_checks --slack_max -0.01
============================================================================
======================= nom_typ_1p20V_25C Corner ===================================

No paths found.


===========================================================================
 report_check_types -max_slew -max_cap -max_fanout -violators
============================================================================
======================= nom_typ_1p20V_25C Corner ===================================



===========================================================================
report_parasitic_annotation -report_unannotated
============================================================================
Found 1 unannotated drivers.
 clkload0/Y
Found 0 partially unannotated drivers.

===========================================================================
max slew violation count 0
Writing metric design__max_slew_violation__count__corner:nom_typ_1p20V_25C: 0
max fanout violation count 0
Writing metric design__max_fanout_violation__count__corner:nom_typ_1p20V_25C: 0
max cap violation count 0
Writing metric design__max_cap_violation__count__corner:nom_typ_1p20V_25C: 0
============================================================================

===========================================================================
check_setup -verbose -unconstrained_endpoints -multiple_clock -no_clock -no_input_delay -loops -generated_clocks
===========================================================================
