`timescale 1ns / 1ps



module four_bit_updown_counter(
input clk, 
input rst,enb,
output reg [3:0] count
    );
    reg [3:0] up_count;
    always@(posedge clk)
    
    begin 
    if(rst)
    begin
    count <= 4'b0000;
    end
    
    else if(enb)      // upcount ke liye hai 
    begin
    count <= count + 1'b1;
    end 
    
    else
    begin
    count <= count - 1'b1;
    end 
    
    end 
endmodule
