
simonS_index_sig.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00002cd4  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000a8  08002de0  08002de0  00012de0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .init_array   00000004  08002e88  08002e88  00012e88  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .fini_array   00000004  08002e8c  08002e8c  00012e8c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .data         000000fc  20000000  08002e90  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .bss          0000012c  200000fc  08002f8c  000200fc  2**2
                  ALLOC
  7 ._user_heap_stack 00000600  20000228  08002f8c  00020228  2**0
                  ALLOC
  8 .ARM.attributes 00000029  00000000  00000000  000200fc  2**0
                  CONTENTS, READONLY
  9 .debug_info   0000e505  00000000  00000000  00020125  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_abbrev 00002142  00000000  00000000  0002e62a  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_aranges 00000cd8  00000000  00000000  00030770  2**3
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00000bb0  00000000  00000000  00031448  2**3
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_line   00005b7d  00000000  00000000  00031ff8  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_str    00003be6  00000000  00000000  00037b75  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .comment      0000007c  00000000  00000000  0003b75b  2**0
                  CONTENTS, READONLY
 16 .debug_frame  000033c0  00000000  00000000  0003b7d8  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	200000fc 	.word	0x200000fc
 8000128:	00000000 	.word	0x00000000
 800012c:	08002dc8 	.word	0x08002dc8

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	20000100 	.word	0x20000100
 8000148:	08002dc8 	.word	0x08002dc8

0800014c <strlen>:
 800014c:	4603      	mov	r3, r0
 800014e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000152:	2a00      	cmp	r2, #0
 8000154:	d1fb      	bne.n	800014e <strlen+0x2>
 8000156:	1a18      	subs	r0, r3, r0
 8000158:	3801      	subs	r0, #1
 800015a:	4770      	bx	lr

0800015c <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 800015c:	b580      	push	{r7, lr}
 800015e:	b088      	sub	sp, #32
 8000160:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000162:	f107 0310 	add.w	r3, r7, #16
 8000166:	2200      	movs	r2, #0
 8000168:	601a      	str	r2, [r3, #0]
 800016a:	605a      	str	r2, [r3, #4]
 800016c:	609a      	str	r2, [r3, #8]
 800016e:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000170:	4a3e      	ldr	r2, [pc, #248]	; (800026c <MX_GPIO_Init+0x110>)
 8000172:	4b3e      	ldr	r3, [pc, #248]	; (800026c <MX_GPIO_Init+0x110>)
 8000174:	699b      	ldr	r3, [r3, #24]
 8000176:	f043 0310 	orr.w	r3, r3, #16
 800017a:	6193      	str	r3, [r2, #24]
 800017c:	4b3b      	ldr	r3, [pc, #236]	; (800026c <MX_GPIO_Init+0x110>)
 800017e:	699b      	ldr	r3, [r3, #24]
 8000180:	f003 0310 	and.w	r3, r3, #16
 8000184:	60fb      	str	r3, [r7, #12]
 8000186:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000188:	4a38      	ldr	r2, [pc, #224]	; (800026c <MX_GPIO_Init+0x110>)
 800018a:	4b38      	ldr	r3, [pc, #224]	; (800026c <MX_GPIO_Init+0x110>)
 800018c:	699b      	ldr	r3, [r3, #24]
 800018e:	f043 0320 	orr.w	r3, r3, #32
 8000192:	6193      	str	r3, [r2, #24]
 8000194:	4b35      	ldr	r3, [pc, #212]	; (800026c <MX_GPIO_Init+0x110>)
 8000196:	699b      	ldr	r3, [r3, #24]
 8000198:	f003 0320 	and.w	r3, r3, #32
 800019c:	60bb      	str	r3, [r7, #8]
 800019e:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80001a0:	4a32      	ldr	r2, [pc, #200]	; (800026c <MX_GPIO_Init+0x110>)
 80001a2:	4b32      	ldr	r3, [pc, #200]	; (800026c <MX_GPIO_Init+0x110>)
 80001a4:	699b      	ldr	r3, [r3, #24]
 80001a6:	f043 0304 	orr.w	r3, r3, #4
 80001aa:	6193      	str	r3, [r2, #24]
 80001ac:	4b2f      	ldr	r3, [pc, #188]	; (800026c <MX_GPIO_Init+0x110>)
 80001ae:	699b      	ldr	r3, [r3, #24]
 80001b0:	f003 0304 	and.w	r3, r3, #4
 80001b4:	607b      	str	r3, [r7, #4]
 80001b6:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80001b8:	4a2c      	ldr	r2, [pc, #176]	; (800026c <MX_GPIO_Init+0x110>)
 80001ba:	4b2c      	ldr	r3, [pc, #176]	; (800026c <MX_GPIO_Init+0x110>)
 80001bc:	699b      	ldr	r3, [r3, #24]
 80001be:	f043 0308 	orr.w	r3, r3, #8
 80001c2:	6193      	str	r3, [r2, #24]
 80001c4:	4b29      	ldr	r3, [pc, #164]	; (800026c <MX_GPIO_Init+0x110>)
 80001c6:	699b      	ldr	r3, [r3, #24]
 80001c8:	f003 0308 	and.w	r3, r3, #8
 80001cc:	603b      	str	r3, [r7, #0]
 80001ce:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(led_GPIO_Port, led_Pin, GPIO_PIN_RESET);
 80001d0:	2200      	movs	r2, #0
 80001d2:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80001d6:	4826      	ldr	r0, [pc, #152]	; (8000270 <MX_GPIO_Init+0x114>)
 80001d8:	f001 f807 	bl	80011ea <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, out0_Pin|out1_Pin|out2_Pin|out3_Pin, GPIO_PIN_RESET);
 80001dc:	2200      	movs	r2, #0
 80001de:	210f      	movs	r1, #15
 80001e0:	4824      	ldr	r0, [pc, #144]	; (8000274 <MX_GPIO_Init+0x118>)
 80001e2:	f001 f802 	bl	80011ea <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = led_Pin;
 80001e6:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80001ea:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_OD;
 80001ec:	2311      	movs	r3, #17
 80001ee:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80001f0:	2300      	movs	r3, #0
 80001f2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80001f4:	2302      	movs	r3, #2
 80001f6:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(led_GPIO_Port, &GPIO_InitStruct);
 80001f8:	f107 0310 	add.w	r3, r7, #16
 80001fc:	4619      	mov	r1, r3
 80001fe:	481c      	ldr	r0, [pc, #112]	; (8000270 <MX_GPIO_Init+0x114>)
 8000200:	f000 fe82 	bl	8000f08 <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin PAPin PAPin */
  GPIO_InitStruct.Pin = out0_Pin|out1_Pin|out2_Pin|out3_Pin;
 8000204:	230f      	movs	r3, #15
 8000206:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000208:	2301      	movs	r3, #1
 800020a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800020c:	2300      	movs	r3, #0
 800020e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000210:	2302      	movs	r3, #2
 8000212:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000214:	f107 0310 	add.w	r3, r7, #16
 8000218:	4619      	mov	r1, r3
 800021a:	4816      	ldr	r0, [pc, #88]	; (8000274 <MX_GPIO_Init+0x118>)
 800021c:	f000 fe74 	bl	8000f08 <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin PBPin PBPin */
  GPIO_InitStruct.Pin = END_SW0_Pin|END_SW1_Pin|END_SW2_Pin|END_SW3_Pin;
 8000220:	f44f 4370 	mov.w	r3, #61440	; 0xf000
 8000224:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000226:	2300      	movs	r3, #0
 8000228:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 800022a:	2301      	movs	r3, #1
 800022c:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800022e:	f107 0310 	add.w	r3, r7, #16
 8000232:	4619      	mov	r1, r3
 8000234:	4810      	ldr	r0, [pc, #64]	; (8000278 <MX_GPIO_Init+0x11c>)
 8000236:	f000 fe67 	bl	8000f08 <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin PBPin PBPin */
  GPIO_InitStruct.Pin = idx_int0_Pin|idx_int1_Pin|idx_int2_Pin|idx_int3_Pin;
 800023a:	f44f 7370 	mov.w	r3, #960	; 0x3c0
 800023e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8000240:	4b0e      	ldr	r3, [pc, #56]	; (800027c <MX_GPIO_Init+0x120>)
 8000242:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000244:	2301      	movs	r3, #1
 8000246:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000248:	f107 0310 	add.w	r3, r7, #16
 800024c:	4619      	mov	r1, r3
 800024e:	480a      	ldr	r0, [pc, #40]	; (8000278 <MX_GPIO_Init+0x11c>)
 8000250:	f000 fe5a 	bl	8000f08 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 0, 0);
 8000254:	2200      	movs	r2, #0
 8000256:	2100      	movs	r1, #0
 8000258:	2017      	movs	r0, #23
 800025a:	f000 fda2 	bl	8000da2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 800025e:	2017      	movs	r0, #23
 8000260:	f000 fdbb 	bl	8000dda <HAL_NVIC_EnableIRQ>

}
 8000264:	bf00      	nop
 8000266:	3720      	adds	r7, #32
 8000268:	46bd      	mov	sp, r7
 800026a:	bd80      	pop	{r7, pc}
 800026c:	40021000 	.word	0x40021000
 8000270:	40011000 	.word	0x40011000
 8000274:	40010800 	.word	0x40010800
 8000278:	40010c00 	.word	0x40010c00
 800027c:	10210000 	.word	0x10210000

08000280 <swTm_test_cb>:
void SM_goToIdle(struct _idx_ch_desc_t *ch);

void TASK_serial_cmd_decode(void);

/* @debug */
void swTm_test_cb(void) {
 8000280:	b580      	push	{r7, lr}
 8000282:	b082      	sub	sp, #8
 8000284:	af00      	add	r7, sp, #0
    struct _idx_ch_desc_t *ch = &idx_ch_array[0];
 8000286:	4b0a      	ldr	r3, [pc, #40]	; (80002b0 <swTm_test_cb+0x30>)
 8000288:	607b      	str	r3, [r7, #4]
    
    HAL_GPIO_TogglePin(ch->gpio_io_out.port, ch->gpio_io_out.pin);
 800028a:	687b      	ldr	r3, [r7, #4]
 800028c:	699a      	ldr	r2, [r3, #24]
 800028e:	687b      	ldr	r3, [r7, #4]
 8000290:	8b9b      	ldrh	r3, [r3, #28]
 8000292:	4619      	mov	r1, r3
 8000294:	4610      	mov	r0, r2
 8000296:	f000 ffc0 	bl	800121a <HAL_GPIO_TogglePin>

    swTimer.set(&swTm_test, DELAY_AFTER_IDX_CH0);
 800029a:	4b06      	ldr	r3, [pc, #24]	; (80002b4 <swTm_test_cb+0x34>)
 800029c:	681b      	ldr	r3, [r3, #0]
 800029e:	f241 3188 	movw	r1, #5000	; 0x1388
 80002a2:	4805      	ldr	r0, [pc, #20]	; (80002b8 <swTm_test_cb+0x38>)
 80002a4:	4798      	blx	r3
}
 80002a6:	bf00      	nop
 80002a8:	3708      	adds	r7, #8
 80002aa:	46bd      	mov	sp, r7
 80002ac:	bd80      	pop	{r7, pc}
 80002ae:	bf00      	nop
 80002b0:	20000000 	.word	0x20000000
 80002b4:	08002e6c 	.word	0x08002e6c
 80002b8:	20000138 	.word	0x20000138

080002bc <taskTimer_cb>:

void taskTimer_cb(void) {
 80002bc:	b580      	push	{r7, lr}
 80002be:	af00      	add	r7, sp, #0
    #if ( DEBUG_MSG_ENABLE == 1 )
        /* debug */
        HAL_UART_Transmit_IT(&huart1, uart_test_msg, sizeof(uart_test_msg));
    #endif
    /* set timer for new cycle */
    swTimer.set(&xTaskTimer, TASK_PERIODE);
 80002c0:	4b03      	ldr	r3, [pc, #12]	; (80002d0 <taskTimer_cb+0x14>)
 80002c2:	681b      	ldr	r3, [r3, #0]
 80002c4:	f242 7110 	movw	r1, #10000	; 0x2710
 80002c8:	4802      	ldr	r0, [pc, #8]	; (80002d4 <taskTimer_cb+0x18>)
 80002ca:	4798      	blx	r3
}
 80002cc:	bf00      	nop
 80002ce:	bd80      	pop	{r7, pc}
 80002d0:	08002e6c 	.word	0x08002e6c
 80002d4:	20000118 	.word	0x20000118

080002d8 <blink_onboard_led>:

void blink_onboard_led(uint32_t time_ms) {
 80002d8:	b580      	push	{r7, lr}
 80002da:	b082      	sub	sp, #8
 80002dc:	af00      	add	r7, sp, #0
 80002de:	6078      	str	r0, [r7, #4]

    HAL_GPIO_WritePin(led_GPIO_Port, led_Pin, LED_SET);
 80002e0:	2200      	movs	r2, #0
 80002e2:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80002e6:	4806      	ldr	r0, [pc, #24]	; (8000300 <blink_onboard_led+0x28>)
 80002e8:	f000 ff7f 	bl	80011ea <HAL_GPIO_WritePin>
    
    swTimer.set(&xLed_tm, time_ms);
 80002ec:	4b05      	ldr	r3, [pc, #20]	; (8000304 <blink_onboard_led+0x2c>)
 80002ee:	681b      	ldr	r3, [r3, #0]
 80002f0:	6879      	ldr	r1, [r7, #4]
 80002f2:	4805      	ldr	r0, [pc, #20]	; (8000308 <blink_onboard_led+0x30>)
 80002f4:	4798      	blx	r3
}
 80002f6:	bf00      	nop
 80002f8:	3708      	adds	r7, #8
 80002fa:	46bd      	mov	sp, r7
 80002fc:	bd80      	pop	{r7, pc}
 80002fe:	bf00      	nop
 8000300:	40011000 	.word	0x40011000
 8000304:	08002e6c 	.word	0x08002e6c
 8000308:	20000128 	.word	0x20000128

0800030c <led_tm_cb>:

void led_tm_cb(void) {
 800030c:	b580      	push	{r7, lr}
 800030e:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(led_GPIO_Port, led_Pin, LED_RESET);
 8000310:	2201      	movs	r2, #1
 8000312:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000316:	4802      	ldr	r0, [pc, #8]	; (8000320 <led_tm_cb+0x14>)
 8000318:	f000 ff67 	bl	80011ea <HAL_GPIO_WritePin>
}
 800031c:	bf00      	nop
 800031e:	bd80      	pop	{r7, pc}
 8000320:	40011000 	.word	0x40011000

08000324 <HAL_TIM_PeriodElapsedCallback>:

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim) {
 8000324:	b580      	push	{r7, lr}
 8000326:	b082      	sub	sp, #8
 8000328:	af00      	add	r7, sp, #0
 800032a:	6078      	str	r0, [r7, #4]
    /* @debug */
    //struct _idx_ch_desc_t *ch = &idx_ch_array[0];
    /* drive software timers: resolition is 0.1 ms */
    swTimer_tick();
 800032c:	f002 fc40 	bl	8002bb0 <swTimer_tick>

    /* @debug*/
    //HAL_GPIO_TogglePin(ch->gpio_io_out.port, ch->gpio_io_out.pin);

}
 8000330:	bf00      	nop
 8000332:	3708      	adds	r7, #8
 8000334:	46bd      	mov	sp, r7
 8000336:	bd80      	pop	{r7, pc}

08000338 <HAL_GPIO_EXTI_Callback>:

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin) {
 8000338:	b580      	push	{r7, lr}
 800033a:	b084      	sub	sp, #16
 800033c:	af00      	add	r7, sp, #0
 800033e:	4603      	mov	r3, r0
 8000340:	80fb      	strh	r3, [r7, #6]
    static uint8_t ext_int_msg[15] = {0};
    static uint8_t pinNum_str[6] = {0};

    struct _idx_ch_desc_t *p_ch;

    switch (GPIO_Pin)
 8000342:	88fb      	ldrh	r3, [r7, #6]
 8000344:	2b80      	cmp	r3, #128	; 0x80
 8000346:	d00e      	beq.n	8000366 <HAL_GPIO_EXTI_Callback+0x2e>
 8000348:	2b80      	cmp	r3, #128	; 0x80
 800034a:	dc02      	bgt.n	8000352 <HAL_GPIO_EXTI_Callback+0x1a>
 800034c:	2b40      	cmp	r3, #64	; 0x40
 800034e:	d007      	beq.n	8000360 <HAL_GPIO_EXTI_Callback+0x28>
 8000350:	e012      	b.n	8000378 <HAL_GPIO_EXTI_Callback+0x40>
 8000352:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8000356:	d009      	beq.n	800036c <HAL_GPIO_EXTI_Callback+0x34>
 8000358:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800035c:	d009      	beq.n	8000372 <HAL_GPIO_EXTI_Callback+0x3a>
 800035e:	e00b      	b.n	8000378 <HAL_GPIO_EXTI_Callback+0x40>
        {
            #if ( DEBUG_MSG_ENABLE == 1 )
                /* #debug */
                strcpy(pinNum_str, "int_0");
            #endif
            p_ch = &idx_ch_array[0];
 8000360:	4b10      	ldr	r3, [pc, #64]	; (80003a4 <HAL_GPIO_EXTI_Callback+0x6c>)
 8000362:	60fb      	str	r3, [r7, #12]
            break;
 8000364:	e010      	b.n	8000388 <HAL_GPIO_EXTI_Callback+0x50>
        {
            #if ( DEBUG_MSG_ENABLE == 1 )
                /* #debug */
                strcpy(pinNum_str, "int_1");
            #endif
            p_ch = &idx_ch_array[1];
 8000366:	4b10      	ldr	r3, [pc, #64]	; (80003a8 <HAL_GPIO_EXTI_Callback+0x70>)
 8000368:	60fb      	str	r3, [r7, #12]
            break;
 800036a:	e00d      	b.n	8000388 <HAL_GPIO_EXTI_Callback+0x50>
        {
            #if ( DEBUG_MSG_ENABLE == 1 )
                /* #debug */
                strcpy(pinNum_str, "int_2");
            #endif
            p_ch = &idx_ch_array[2];
 800036c:	4b0f      	ldr	r3, [pc, #60]	; (80003ac <HAL_GPIO_EXTI_Callback+0x74>)
 800036e:	60fb      	str	r3, [r7, #12]
            break;
 8000370:	e00a      	b.n	8000388 <HAL_GPIO_EXTI_Callback+0x50>
        {
            #if ( DEBUG_MSG_ENABLE == 1 )
                /* #debug */
                strcpy(pinNum_str, "int_3");
            #endif
            p_ch = &idx_ch_array[3];
 8000372:	4b0f      	ldr	r3, [pc, #60]	; (80003b0 <HAL_GPIO_EXTI_Callback+0x78>)
 8000374:	60fb      	str	r3, [r7, #12]
            break;
 8000376:	e007      	b.n	8000388 <HAL_GPIO_EXTI_Callback+0x50>
        }
        default:
        {
            p_ch = &idx_ch_array[0];
 8000378:	4b0a      	ldr	r3, [pc, #40]	; (80003a4 <HAL_GPIO_EXTI_Callback+0x6c>)
 800037a:	60fb      	str	r3, [r7, #12]
            assert(0);
 800037c:	f240 111d 	movw	r1, #285	; 0x11d
 8000380:	480c      	ldr	r0, [pc, #48]	; (80003b4 <HAL_GPIO_EXTI_Callback+0x7c>)
 8000382:	f002 fb03 	bl	800298c <assert_failed>
            break;
 8000386:	bf00      	nop
        }
    }

    swTimer.set(&p_ch->swtimer, p_ch->delayTm);
 8000388:	4b0b      	ldr	r3, [pc, #44]	; (80003b8 <HAL_GPIO_EXTI_Callback+0x80>)
 800038a:	681b      	ldr	r3, [r3, #0]
 800038c:	68fa      	ldr	r2, [r7, #12]
 800038e:	f102 0024 	add.w	r0, r2, #36	; 0x24
 8000392:	68fa      	ldr	r2, [r7, #12]
 8000394:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8000396:	4611      	mov	r1, r2
 8000398:	4798      	blx	r3

        HAL_UART_Transmit_IT(&huart1, ext_int_msg, sizeof(ext_int_msg));
    #endif
    //==========================================================================

}
 800039a:	bf00      	nop
 800039c:	3710      	adds	r7, #16
 800039e:	46bd      	mov	sp, r7
 80003a0:	bd80      	pop	{r7, pc}
 80003a2:	bf00      	nop
 80003a4:	20000000 	.word	0x20000000
 80003a8:	2000003c 	.word	0x2000003c
 80003ac:	20000078 	.word	0x20000078
 80003b0:	200000b4 	.word	0x200000b4
 80003b4:	08002de0 	.word	0x08002de0
 80003b8:	08002e6c 	.word	0x08002e6c

080003bc <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80003bc:	b580      	push	{r7, lr}
 80003be:	b082      	sub	sp, #8
 80003c0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 1 */

    static uint32_t tick_old = 0;
    uint8_t nCh = 0;
 80003c2:	2300      	movs	r3, #0
 80003c4:	71bb      	strb	r3, [r7, #6]
  

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80003c6:	f000 fbb5 	bl	8000b34 <HAL_Init>

  /* USER CODE BEGIN Init */

    /* @debug*/
    swTimer_init(&swTm_test);
 80003ca:	4841      	ldr	r0, [pc, #260]	; (80004d0 <main+0x114>)
 80003cc:	f002 fc2c 	bl	8002c28 <swTimer_init>
    swTimer.attach_callBack(&swTm_test, swTm_test_cb);
 80003d0:	4b40      	ldr	r3, [pc, #256]	; (80004d4 <main+0x118>)
 80003d2:	699b      	ldr	r3, [r3, #24]
 80003d4:	4940      	ldr	r1, [pc, #256]	; (80004d8 <main+0x11c>)
 80003d6:	483e      	ldr	r0, [pc, #248]	; (80004d0 <main+0x114>)
 80003d8:	4798      	blx	r3
    swTimer.set(&swTm_test, DELAY_AFTER_IDX_CH0);
 80003da:	4b3e      	ldr	r3, [pc, #248]	; (80004d4 <main+0x118>)
 80003dc:	681b      	ldr	r3, [r3, #0]
 80003de:	f241 3188 	movw	r1, #5000	; 0x1388
 80003e2:	483b      	ldr	r0, [pc, #236]	; (80004d0 <main+0x114>)
 80003e4:	4798      	blx	r3

    /* set application heartBeat and serial debug printout task */
    swTimer_init(&xTaskTimer);
 80003e6:	483d      	ldr	r0, [pc, #244]	; (80004dc <main+0x120>)
 80003e8:	f002 fc1e 	bl	8002c28 <swTimer_init>
    swTimer.attach_callBack(&xTaskTimer, taskTimer_cb);
 80003ec:	4b39      	ldr	r3, [pc, #228]	; (80004d4 <main+0x118>)
 80003ee:	699b      	ldr	r3, [r3, #24]
 80003f0:	493b      	ldr	r1, [pc, #236]	; (80004e0 <main+0x124>)
 80003f2:	483a      	ldr	r0, [pc, #232]	; (80004dc <main+0x120>)
 80003f4:	4798      	blx	r3
    swTimer.set(&xTaskTimer, TASK_PERIODE);
 80003f6:	4b37      	ldr	r3, [pc, #220]	; (80004d4 <main+0x118>)
 80003f8:	681b      	ldr	r3, [r3, #0]
 80003fa:	f242 7110 	movw	r1, #10000	; 0x2710
 80003fe:	4837      	ldr	r0, [pc, #220]	; (80004dc <main+0x120>)
 8000400:	4798      	blx	r3

    /* sw timer that control how long will led be on */
    swTimer_init(&xLed_tm);
 8000402:	4838      	ldr	r0, [pc, #224]	; (80004e4 <main+0x128>)
 8000404:	f002 fc10 	bl	8002c28 <swTimer_init>
    swTimer.attach_callBack(&xLed_tm, led_tm_cb);
 8000408:	4b32      	ldr	r3, [pc, #200]	; (80004d4 <main+0x118>)
 800040a:	699b      	ldr	r3, [r3, #24]
 800040c:	4936      	ldr	r1, [pc, #216]	; (80004e8 <main+0x12c>)
 800040e:	4835      	ldr	r0, [pc, #212]	; (80004e4 <main+0x128>)
 8000410:	4798      	blx	r3

    /* calculate numner of channels used in application */
    nCh = sizeof(idx_ch_array)/sizeof(idx_ch_array[0]);
 8000412:	2304      	movs	r3, #4
 8000414:	71bb      	strb	r3, [r7, #6]

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000416:	f000 f87b 	bl	8000510 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800041a:	f7ff fe9f 	bl	800015c <MX_GPIO_Init>
  MX_USART1_UART_Init();
 800041e:	f000 fb0b 	bl	8000a38 <MX_USART1_UART_Init>
  MX_TIM2_Init();
 8000422:	f000 fa99 	bl	8000958 <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_Base_Start_IT(&htim2);
 8000426:	4831      	ldr	r0, [pc, #196]	; (80004ec <main+0x130>)
 8000428:	f001 fb6f 	bl	8001b0a <HAL_TIM_Base_Start_IT>

  swTimer_init(&idx_ch_array[0].swtimer);
 800042c:	4830      	ldr	r0, [pc, #192]	; (80004f0 <main+0x134>)
 800042e:	f002 fbfb 	bl	8002c28 <swTimer_init>
  swTimer_init(&idx_ch_array[1].swtimer);
 8000432:	4830      	ldr	r0, [pc, #192]	; (80004f4 <main+0x138>)
 8000434:	f002 fbf8 	bl	8002c28 <swTimer_init>
  swTimer_init(&idx_ch_array[2].swtimer);
 8000438:	482f      	ldr	r0, [pc, #188]	; (80004f8 <main+0x13c>)
 800043a:	f002 fbf5 	bl	8002c28 <swTimer_init>
  swTimer_init(&idx_ch_array[3].swtimer);
 800043e:	482f      	ldr	r0, [pc, #188]	; (80004fc <main+0x140>)
 8000440:	f002 fbf2 	bl	8002c28 <swTimer_init>
  
  swTimer.attach_callBack(&idx_ch_array[0].swtimer, idx_ch_array[0].sw_tmr_cb);
 8000444:	4b23      	ldr	r3, [pc, #140]	; (80004d4 <main+0x118>)
 8000446:	699b      	ldr	r3, [r3, #24]
 8000448:	4a2d      	ldr	r2, [pc, #180]	; (8000500 <main+0x144>)
 800044a:	6b92      	ldr	r2, [r2, #56]	; 0x38
 800044c:	4611      	mov	r1, r2
 800044e:	4828      	ldr	r0, [pc, #160]	; (80004f0 <main+0x134>)
 8000450:	4798      	blx	r3
  swTimer.attach_callBack(&idx_ch_array[1].swtimer, idx_ch_array[1].sw_tmr_cb);
 8000452:	4b20      	ldr	r3, [pc, #128]	; (80004d4 <main+0x118>)
 8000454:	699b      	ldr	r3, [r3, #24]
 8000456:	4a2a      	ldr	r2, [pc, #168]	; (8000500 <main+0x144>)
 8000458:	6f52      	ldr	r2, [r2, #116]	; 0x74
 800045a:	4611      	mov	r1, r2
 800045c:	4825      	ldr	r0, [pc, #148]	; (80004f4 <main+0x138>)
 800045e:	4798      	blx	r3
  swTimer.attach_callBack(&idx_ch_array[2].swtimer, idx_ch_array[2].sw_tmr_cb);
 8000460:	4b1c      	ldr	r3, [pc, #112]	; (80004d4 <main+0x118>)
 8000462:	699b      	ldr	r3, [r3, #24]
 8000464:	4a26      	ldr	r2, [pc, #152]	; (8000500 <main+0x144>)
 8000466:	f8d2 20b0 	ldr.w	r2, [r2, #176]	; 0xb0
 800046a:	4611      	mov	r1, r2
 800046c:	4822      	ldr	r0, [pc, #136]	; (80004f8 <main+0x13c>)
 800046e:	4798      	blx	r3
  swTimer.attach_callBack(&idx_ch_array[3].swtimer, idx_ch_array[3].sw_tmr_cb);
 8000470:	4b18      	ldr	r3, [pc, #96]	; (80004d4 <main+0x118>)
 8000472:	699b      	ldr	r3, [r3, #24]
 8000474:	4a22      	ldr	r2, [pc, #136]	; (8000500 <main+0x144>)
 8000476:	f8d2 20ec 	ldr.w	r2, [r2, #236]	; 0xec
 800047a:	4611      	mov	r1, r2
 800047c:	481f      	ldr	r0, [pc, #124]	; (80004fc <main+0x140>)
 800047e:	4798      	blx	r3

  /* enable Serial receive */
  HAL_UART_Receive_IT(&huart1, &SM_Rx.Rx_char, 1);
 8000480:	2201      	movs	r2, #1
 8000482:	4920      	ldr	r1, [pc, #128]	; (8000504 <main+0x148>)
 8000484:	4820      	ldr	r0, [pc, #128]	; (8000508 <main+0x14c>)
 8000486:	f001 ff26 	bl	80022d6 <HAL_UART_Receive_IT>
    while (1)
    {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
        if( (HAL_GetTick() - tick_old) > CH_PULL_READ_PER){
 800048a:	f000 fbab 	bl	8000be4 <HAL_GetTick>
 800048e:	4602      	mov	r2, r0
 8000490:	4b1e      	ldr	r3, [pc, #120]	; (800050c <main+0x150>)
 8000492:	681b      	ldr	r3, [r3, #0]
 8000494:	1ad3      	subs	r3, r2, r3
 8000496:	2b01      	cmp	r3, #1
 8000498:	d9f7      	bls.n	800048a <main+0xce>
            uint8_t i = 0;
 800049a:	2300      	movs	r3, #0
 800049c:	71fb      	strb	r3, [r7, #7]
            
            /* channels polling read of limit switches */
            for(;i < nCh; ++i) {
 800049e:	e00c      	b.n	80004ba <main+0xfe>
                handle_channels(&idx_ch_array[i]);
 80004a0:	79fa      	ldrb	r2, [r7, #7]
 80004a2:	4613      	mov	r3, r2
 80004a4:	011b      	lsls	r3, r3, #4
 80004a6:	1a9b      	subs	r3, r3, r2
 80004a8:	009b      	lsls	r3, r3, #2
 80004aa:	4a15      	ldr	r2, [pc, #84]	; (8000500 <main+0x144>)
 80004ac:	4413      	add	r3, r2
 80004ae:	4618      	mov	r0, r3
 80004b0:	f000 f868 	bl	8000584 <handle_channels>
            for(;i < nCh; ++i) {
 80004b4:	79fb      	ldrb	r3, [r7, #7]
 80004b6:	3301      	adds	r3, #1
 80004b8:	71fb      	strb	r3, [r7, #7]
 80004ba:	79fa      	ldrb	r2, [r7, #7]
 80004bc:	79bb      	ldrb	r3, [r7, #6]
 80004be:	429a      	cmp	r2, r3
 80004c0:	d3ee      	bcc.n	80004a0 <main+0xe4>
            }

            tick_old = HAL_GetTick();
 80004c2:	f000 fb8f 	bl	8000be4 <HAL_GetTick>
 80004c6:	4602      	mov	r2, r0
 80004c8:	4b10      	ldr	r3, [pc, #64]	; (800050c <main+0x150>)
 80004ca:	601a      	str	r2, [r3, #0]
        if( (HAL_GetTick() - tick_old) > CH_PULL_READ_PER){
 80004cc:	e7dd      	b.n	800048a <main+0xce>
 80004ce:	bf00      	nop
 80004d0:	20000138 	.word	0x20000138
 80004d4:	08002e6c 	.word	0x08002e6c
 80004d8:	08000281 	.word	0x08000281
 80004dc:	20000118 	.word	0x20000118
 80004e0:	080002bd 	.word	0x080002bd
 80004e4:	20000128 	.word	0x20000128
 80004e8:	0800030d 	.word	0x0800030d
 80004ec:	2000017c 	.word	0x2000017c
 80004f0:	20000024 	.word	0x20000024
 80004f4:	20000060 	.word	0x20000060
 80004f8:	2000009c 	.word	0x2000009c
 80004fc:	200000d8 	.word	0x200000d8
 8000500:	20000000 	.word	0x20000000
 8000504:	20000168 	.word	0x20000168
 8000508:	200001bc 	.word	0x200001bc
 800050c:	2000016c 	.word	0x2000016c

08000510 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000510:	b580      	push	{r7, lr}
 8000512:	b090      	sub	sp, #64	; 0x40
 8000514:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000516:	f107 0318 	add.w	r3, r7, #24
 800051a:	2228      	movs	r2, #40	; 0x28
 800051c:	2100      	movs	r1, #0
 800051e:	4618      	mov	r0, r3
 8000520:	f002 fc4a 	bl	8002db8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000524:	1d3b      	adds	r3, r7, #4
 8000526:	2200      	movs	r2, #0
 8000528:	601a      	str	r2, [r3, #0]
 800052a:	605a      	str	r2, [r3, #4]
 800052c:	609a      	str	r2, [r3, #8]
 800052e:	60da      	str	r2, [r3, #12]
 8000530:	611a      	str	r2, [r3, #16]

  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000532:	2301      	movs	r3, #1
 8000534:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000536:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800053a:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 800053c:	2300      	movs	r3, #0
 800053e:	637b      	str	r3, [r7, #52]	; 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000540:	f107 0318 	add.w	r3, r7, #24
 8000544:	4618      	mov	r0, r3
 8000546:	f000 fe99 	bl	800127c <HAL_RCC_OscConfig>
 800054a:	4603      	mov	r3, r0
 800054c:	2b00      	cmp	r3, #0
 800054e:	d001      	beq.n	8000554 <SystemClock_Config+0x44>
  {
    Error_Handler();
 8000550:	f000 f946 	bl	80007e0 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000554:	230f      	movs	r3, #15
 8000556:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSE;
 8000558:	2301      	movs	r3, #1
 800055a:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800055c:	2300      	movs	r3, #0
 800055e:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000560:	2300      	movs	r3, #0
 8000562:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000564:	2300      	movs	r3, #0
 8000566:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8000568:	1d3b      	adds	r3, r7, #4
 800056a:	2100      	movs	r1, #0
 800056c:	4618      	mov	r0, r3
 800056e:	f001 f905 	bl	800177c <HAL_RCC_ClockConfig>
 8000572:	4603      	mov	r3, r0
 8000574:	2b00      	cmp	r3, #0
 8000576:	d001      	beq.n	800057c <SystemClock_Config+0x6c>
  {
    Error_Handler();
 8000578:	f000 f932 	bl	80007e0 <Error_Handler>
  }
}
 800057c:	bf00      	nop
 800057e:	3740      	adds	r7, #64	; 0x40
 8000580:	46bd      	mov	sp, r7
 8000582:	bd80      	pop	{r7, pc}

08000584 <handle_channels>:

void TASK_serial_cmd_decode(void) {

}

void handle_channels(struct _idx_ch_desc_t *ch){
 8000584:	b580      	push	{r7, lr}
 8000586:	b084      	sub	sp, #16
 8000588:	af00      	add	r7, sp, #0
 800058a:	6078      	str	r0, [r7, #4]
    uint32_t limit_sw_state = 0;
 800058c:	2300      	movs	r3, #0
 800058e:	60fb      	str	r3, [r7, #12]

    limit_sw_state = HAL_GPIO_ReadPin(ch->gpio_io_input.port, ch->gpio_io_input.pin);
 8000590:	687b      	ldr	r3, [r7, #4]
 8000592:	691a      	ldr	r2, [r3, #16]
 8000594:	687b      	ldr	r3, [r7, #4]
 8000596:	8a9b      	ldrh	r3, [r3, #20]
 8000598:	4619      	mov	r1, r3
 800059a:	4610      	mov	r0, r2
 800059c:	f000 fe0e 	bl	80011bc <HAL_GPIO_ReadPin>
 80005a0:	4603      	mov	r3, r0
 80005a2:	60fb      	str	r3, [r7, #12]
    if(limit_sw_state == INPUT_ON && ch->stateMchine == IDLE){
 80005a4:	68fb      	ldr	r3, [r7, #12]
 80005a6:	2b00      	cmp	r3, #0
 80005a8:	d110      	bne.n	80005cc <handle_channels+0x48>
 80005aa:	687b      	ldr	r3, [r7, #4]
 80005ac:	f893 3020 	ldrb.w	r3, [r3, #32]
 80005b0:	2b00      	cmp	r3, #0
 80005b2:	d10b      	bne.n	80005cc <handle_channels+0x48>
        ch->stateMchine = WAIT_IDX;
 80005b4:	687b      	ldr	r3, [r7, #4]
 80005b6:	2201      	movs	r2, #1
 80005b8:	f883 2020 	strb.w	r2, [r3, #32]
        /*set output; external interrupt will set off channel ! */
        HAL_GPIO_WritePin(ch->gpio_io_out.port, ch->gpio_io_out.pin, GPIO_PIN_SET);
 80005bc:	687b      	ldr	r3, [r7, #4]
 80005be:	6998      	ldr	r0, [r3, #24]
 80005c0:	687b      	ldr	r3, [r7, #4]
 80005c2:	8b9b      	ldrh	r3, [r3, #28]
 80005c4:	2201      	movs	r2, #1
 80005c6:	4619      	mov	r1, r3
 80005c8:	f000 fe0f 	bl	80011ea <HAL_GPIO_WritePin>
    }
}
 80005cc:	bf00      	nop
 80005ce:	3710      	adds	r7, #16
 80005d0:	46bd      	mov	sp, r7
 80005d2:	bd80      	pop	{r7, pc}

080005d4 <ch0_swTmr_cb>:

//=========================================================
/* software timers callback functions */
void ch0_swTmr_cb(void){
 80005d4:	b580      	push	{r7, lr}
 80005d6:	b082      	sub	sp, #8
 80005d8:	af00      	add	r7, sp, #0
    struct _idx_ch_desc_t *ch = &idx_ch_array[0];
 80005da:	4b08      	ldr	r3, [pc, #32]	; (80005fc <ch0_swTmr_cb+0x28>)
 80005dc:	607b      	str	r3, [r7, #4]

    HAL_GPIO_WritePin(ch->gpio_io_out.port, ch->gpio_io_out.pin, GPIO_PIN_RESET);
 80005de:	687b      	ldr	r3, [r7, #4]
 80005e0:	6998      	ldr	r0, [r3, #24]
 80005e2:	687b      	ldr	r3, [r7, #4]
 80005e4:	8b9b      	ldrh	r3, [r3, #28]
 80005e6:	2200      	movs	r2, #0
 80005e8:	4619      	mov	r1, r3
 80005ea:	f000 fdfe 	bl	80011ea <HAL_GPIO_WritePin>
    SM_goToIdle(ch);
 80005ee:	6878      	ldr	r0, [r7, #4]
 80005f0:	f000 f824 	bl	800063c <SM_goToIdle>
}
 80005f4:	bf00      	nop
 80005f6:	3708      	adds	r7, #8
 80005f8:	46bd      	mov	sp, r7
 80005fa:	bd80      	pop	{r7, pc}
 80005fc:	20000000 	.word	0x20000000

08000600 <ch1_swTmr_cb>:

void ch1_swTmr_cb(void){
 8000600:	b580      	push	{r7, lr}
 8000602:	af00      	add	r7, sp, #0

    SM_goToIdle(&idx_ch_array[1]);
 8000604:	4802      	ldr	r0, [pc, #8]	; (8000610 <ch1_swTmr_cb+0x10>)
 8000606:	f000 f819 	bl	800063c <SM_goToIdle>
}
 800060a:	bf00      	nop
 800060c:	bd80      	pop	{r7, pc}
 800060e:	bf00      	nop
 8000610:	2000003c 	.word	0x2000003c

08000614 <ch2_swTmr_cb>:

void ch2_swTmr_cb(void){
 8000614:	b580      	push	{r7, lr}
 8000616:	af00      	add	r7, sp, #0

    SM_goToIdle(&idx_ch_array[2]);
 8000618:	4802      	ldr	r0, [pc, #8]	; (8000624 <ch2_swTmr_cb+0x10>)
 800061a:	f000 f80f 	bl	800063c <SM_goToIdle>
}
 800061e:	bf00      	nop
 8000620:	bd80      	pop	{r7, pc}
 8000622:	bf00      	nop
 8000624:	20000078 	.word	0x20000078

08000628 <ch3_swTmr_cb>:

void ch3_swTmr_cb(void){
 8000628:	b580      	push	{r7, lr}
 800062a:	af00      	add	r7, sp, #0
    
    SM_goToIdle(&idx_ch_array[3]);
 800062c:	4802      	ldr	r0, [pc, #8]	; (8000638 <ch3_swTmr_cb+0x10>)
 800062e:	f000 f805 	bl	800063c <SM_goToIdle>
}
 8000632:	bf00      	nop
 8000634:	bd80      	pop	{r7, pc}
 8000636:	bf00      	nop
 8000638:	200000b4 	.word	0x200000b4

0800063c <SM_goToIdle>:

//=========================================================

void SM_goToIdle(struct _idx_ch_desc_t *ch) {
 800063c:	b580      	push	{r7, lr}
 800063e:	b082      	sub	sp, #8
 8000640:	af00      	add	r7, sp, #0
 8000642:	6078      	str	r0, [r7, #4]
    HAL_GPIO_WritePin(ch->gpio_io_out.port, ch->gpio_io_out.pin, GPIO_PIN_RESET);
 8000644:	687b      	ldr	r3, [r7, #4]
 8000646:	6998      	ldr	r0, [r3, #24]
 8000648:	687b      	ldr	r3, [r7, #4]
 800064a:	8b9b      	ldrh	r3, [r3, #28]
 800064c:	2200      	movs	r2, #0
 800064e:	4619      	mov	r1, r3
 8000650:	f000 fdcb 	bl	80011ea <HAL_GPIO_WritePin>
    ch->stateMchine = IDLE;
 8000654:	687b      	ldr	r3, [r7, #4]
 8000656:	2200      	movs	r2, #0
 8000658:	f883 2020 	strb.w	r2, [r3, #32]
}
 800065c:	bf00      	nop
 800065e:	3708      	adds	r7, #8
 8000660:	46bd      	mov	sp, r7
 8000662:	bd80      	pop	{r7, pc}

08000664 <Rx_cmd_decode>:

void Rx_cmd_decode(struct _SM_Rx_desc_t *SM_Rx){
 8000664:	b580      	push	{r7, lr}
 8000666:	b086      	sub	sp, #24
 8000668:	af00      	add	r7, sp, #0
 800066a:	6078      	str	r0, [r7, #4]
    uint8_t *p_str = &SM_Rx->Rx_buff[0];
 800066c:	687b      	ldr	r3, [r7, #4]
 800066e:	3301      	adds	r3, #1
 8000670:	617b      	str	r3, [r7, #20]
    uint8_t ch_sel = 0;
 8000672:	2300      	movs	r3, #0
 8000674:	74fb      	strb	r3, [r7, #19]
    int32_t delay_val = 0;
 8000676:	2300      	movs	r3, #0
 8000678:	60fb      	str	r3, [r7, #12]
    static uint8_t ack_msg[10] = {0};
    uint8_t ack_msg_size = 0;
 800067a:	2300      	movs	r3, #0
 800067c:	74bb      	strb	r3, [r7, #18]

    if(p_str[0] == 'c'){
 800067e:	697b      	ldr	r3, [r7, #20]
 8000680:	781b      	ldrb	r3, [r3, #0]
 8000682:	2b63      	cmp	r3, #99	; 0x63
 8000684:	d140      	bne.n	8000708 <Rx_cmd_decode+0xa4>
        if(p_str[1] >= '0' && p_str[1] <= '3') {
 8000686:	697b      	ldr	r3, [r7, #20]
 8000688:	3301      	adds	r3, #1
 800068a:	781b      	ldrb	r3, [r3, #0]
 800068c:	2b2f      	cmp	r3, #47	; 0x2f
 800068e:	d93b      	bls.n	8000708 <Rx_cmd_decode+0xa4>
 8000690:	697b      	ldr	r3, [r7, #20]
 8000692:	3301      	adds	r3, #1
 8000694:	781b      	ldrb	r3, [r3, #0]
 8000696:	2b33      	cmp	r3, #51	; 0x33
 8000698:	d836      	bhi.n	8000708 <Rx_cmd_decode+0xa4>
            ch_sel = p_str[1] - '0';
 800069a:	697b      	ldr	r3, [r7, #20]
 800069c:	3301      	adds	r3, #1
 800069e:	781b      	ldrb	r3, [r3, #0]
 80006a0:	3b30      	subs	r3, #48	; 0x30
 80006a2:	74fb      	strb	r3, [r7, #19]
            if(str2num(&p_str[3], &delay_val) == 0) {
 80006a4:	697b      	ldr	r3, [r7, #20]
 80006a6:	3303      	adds	r3, #3
 80006a8:	f107 020c 	add.w	r2, r7, #12
 80006ac:	4611      	mov	r1, r2
 80006ae:	4618      	mov	r0, r3
 80006b0:	f002 fa00 	bl	8002ab4 <str2num>
 80006b4:	4603      	mov	r3, r0
 80006b6:	2b00      	cmp	r3, #0
 80006b8:	d126      	bne.n	8000708 <Rx_cmd_decode+0xa4>
                /* value is number OK*/
                /* @todo in final version this need to be written into NVM */
                idx_ch_array[ch_sel].delayTm = delay_val;
 80006ba:	7cfa      	ldrb	r2, [r7, #19]
 80006bc:	68fb      	ldr	r3, [r7, #12]
 80006be:	4618      	mov	r0, r3
 80006c0:	4913      	ldr	r1, [pc, #76]	; (8000710 <Rx_cmd_decode+0xac>)
 80006c2:	4613      	mov	r3, r2
 80006c4:	011b      	lsls	r3, r3, #4
 80006c6:	1a9b      	subs	r3, r3, r2
 80006c8:	009b      	lsls	r3, r3, #2
 80006ca:	440b      	add	r3, r1
 80006cc:	3334      	adds	r3, #52	; 0x34
 80006ce:	6018      	str	r0, [r3, #0]
                /*#debug*/
                blink_onboard_led(1000);
 80006d0:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80006d4:	f7ff fe00 	bl	80002d8 <blink_onboard_led>
                /* #debug message */
                num2str(delay_val, ack_msg);
 80006d8:	68fb      	ldr	r3, [r7, #12]
 80006da:	490e      	ldr	r1, [pc, #56]	; (8000714 <Rx_cmd_decode+0xb0>)
 80006dc:	4618      	mov	r0, r3
 80006de:	f002 f971 	bl	80029c4 <num2str>
                ack_msg_size = strlen(ack_msg);
 80006e2:	480c      	ldr	r0, [pc, #48]	; (8000714 <Rx_cmd_decode+0xb0>)
 80006e4:	f7ff fd32 	bl	800014c <strlen>
 80006e8:	4603      	mov	r3, r0
 80006ea:	74bb      	strb	r3, [r7, #18]
                ack_msg[++ack_msg_size] = '\n';
 80006ec:	7cbb      	ldrb	r3, [r7, #18]
 80006ee:	3301      	adds	r3, #1
 80006f0:	74bb      	strb	r3, [r7, #18]
 80006f2:	7cbb      	ldrb	r3, [r7, #18]
 80006f4:	4a07      	ldr	r2, [pc, #28]	; (8000714 <Rx_cmd_decode+0xb0>)
 80006f6:	210a      	movs	r1, #10
 80006f8:	54d1      	strb	r1, [r2, r3]
                HAL_UART_Transmit_IT(&huart1, ack_msg, ack_msg_size);
 80006fa:	7cbb      	ldrb	r3, [r7, #18]
 80006fc:	b29b      	uxth	r3, r3
 80006fe:	461a      	mov	r2, r3
 8000700:	4904      	ldr	r1, [pc, #16]	; (8000714 <Rx_cmd_decode+0xb0>)
 8000702:	4805      	ldr	r0, [pc, #20]	; (8000718 <Rx_cmd_decode+0xb4>)
 8000704:	f001 fda3 	bl	800224e <HAL_UART_Transmit_IT>
            /* channel select error */
        }
    }else{
        /* command error */
    }
}
 8000708:	bf00      	nop
 800070a:	3718      	adds	r7, #24
 800070c:	46bd      	mov	sp, r7
 800070e:	bd80      	pop	{r7, pc}
 8000710:	20000000 	.word	0x20000000
 8000714:	20000170 	.word	0x20000170
 8000718:	200001bc 	.word	0x200001bc

0800071c <HAL_UART_RxCpltCallback>:
//idx_ch_array


void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart) {
 800071c:	b580      	push	{r7, lr}
 800071e:	b082      	sub	sp, #8
 8000720:	af00      	add	r7, sp, #0
 8000722:	6078      	str	r0, [r7, #4]
    
    switch (SM_Rx.state) {
 8000724:	4b2a      	ldr	r3, [pc, #168]	; (80007d0 <HAL_UART_RxCpltCallback+0xb4>)
 8000726:	781b      	ldrb	r3, [r3, #0]
 8000728:	2b00      	cmp	r3, #0
 800072a:	d002      	beq.n	8000732 <HAL_UART_RxCpltCallback+0x16>
 800072c:	2b01      	cmp	r3, #1
 800072e:	d011      	beq.n	8000754 <HAL_UART_RxCpltCallback+0x38>
 8000730:	e044      	b.n	80007bc <HAL_UART_RxCpltCallback+0xa0>
        case SM_RX_IDLE:
        {
            SM_Rx.state = SM_RX_RECEIVE;
 8000732:	4b27      	ldr	r3, [pc, #156]	; (80007d0 <HAL_UART_RxCpltCallback+0xb4>)
 8000734:	2201      	movs	r2, #1
 8000736:	701a      	strb	r2, [r3, #0]
            SM_Rx.Rx_buff[SM_Rx.Rx_cnt++] = SM_Rx.Rx_char;
 8000738:	4b25      	ldr	r3, [pc, #148]	; (80007d0 <HAL_UART_RxCpltCallback+0xb4>)
 800073a:	7fdb      	ldrb	r3, [r3, #31]
 800073c:	1c5a      	adds	r2, r3, #1
 800073e:	b2d1      	uxtb	r1, r2
 8000740:	4a23      	ldr	r2, [pc, #140]	; (80007d0 <HAL_UART_RxCpltCallback+0xb4>)
 8000742:	77d1      	strb	r1, [r2, #31]
 8000744:	4619      	mov	r1, r3
 8000746:	4b22      	ldr	r3, [pc, #136]	; (80007d0 <HAL_UART_RxCpltCallback+0xb4>)
 8000748:	f893 2020 	ldrb.w	r2, [r3, #32]
 800074c:	4b20      	ldr	r3, [pc, #128]	; (80007d0 <HAL_UART_RxCpltCallback+0xb4>)
 800074e:	440b      	add	r3, r1
 8000750:	705a      	strb	r2, [r3, #1]
            break;
 8000752:	e033      	b.n	80007bc <HAL_UART_RxCpltCallback+0xa0>
        }
        case SM_RX_RECEIVE:
        {
            
            if(SM_Rx.Rx_cnt >= RX_CMD_BUFF_SIZE) {
 8000754:	4b1e      	ldr	r3, [pc, #120]	; (80007d0 <HAL_UART_RxCpltCallback+0xb4>)
 8000756:	7fdb      	ldrb	r3, [r3, #31]
 8000758:	2b1d      	cmp	r3, #29
 800075a:	d90b      	bls.n	8000774 <HAL_UART_RxCpltCallback+0x58>
                /* Rx cmd buffer overflow error go to idle inform user */
                HAL_UART_Transmit_IT(&huart1, uart_msg_err_cmd2long, sizeof(uart_msg_err_cmd2long));
 800075c:	2216      	movs	r2, #22
 800075e:	491d      	ldr	r1, [pc, #116]	; (80007d4 <HAL_UART_RxCpltCallback+0xb8>)
 8000760:	481d      	ldr	r0, [pc, #116]	; (80007d8 <HAL_UART_RxCpltCallback+0xbc>)
 8000762:	f001 fd74 	bl	800224e <HAL_UART_Transmit_IT>
                SM_Rx.Rx_cnt = 0;
 8000766:	4b1a      	ldr	r3, [pc, #104]	; (80007d0 <HAL_UART_RxCpltCallback+0xb4>)
 8000768:	2200      	movs	r2, #0
 800076a:	77da      	strb	r2, [r3, #31]
                SM_Rx.state = SM_RX_IDLE;
 800076c:	4b18      	ldr	r3, [pc, #96]	; (80007d0 <HAL_UART_RxCpltCallback+0xb4>)
 800076e:	2200      	movs	r2, #0
 8000770:	701a      	strb	r2, [r3, #0]
                break;
 8000772:	e023      	b.n	80007bc <HAL_UART_RxCpltCallback+0xa0>
            }

            /* check for temination character */
            if(SM_Rx.Rx_char == '\r') {
 8000774:	4b16      	ldr	r3, [pc, #88]	; (80007d0 <HAL_UART_RxCpltCallback+0xb4>)
 8000776:	f893 3020 	ldrb.w	r3, [r3, #32]
 800077a:	2b0d      	cmp	r3, #13
 800077c:	d110      	bne.n	80007a0 <HAL_UART_RxCpltCallback+0x84>
                /* decode */
                SM_Rx.Rx_buff[SM_Rx.Rx_cnt] = 0x00; // zero terminate the string 
 800077e:	4b14      	ldr	r3, [pc, #80]	; (80007d0 <HAL_UART_RxCpltCallback+0xb4>)
 8000780:	7fdb      	ldrb	r3, [r3, #31]
 8000782:	461a      	mov	r2, r3
 8000784:	4b12      	ldr	r3, [pc, #72]	; (80007d0 <HAL_UART_RxCpltCallback+0xb4>)
 8000786:	4413      	add	r3, r2
 8000788:	2200      	movs	r2, #0
 800078a:	705a      	strb	r2, [r3, #1]
                Rx_cmd_decode(&SM_Rx);
 800078c:	4810      	ldr	r0, [pc, #64]	; (80007d0 <HAL_UART_RxCpltCallback+0xb4>)
 800078e:	f7ff ff69 	bl	8000664 <Rx_cmd_decode>
                /* return to idle state */
                SM_Rx.Rx_cnt = 0;
 8000792:	4b0f      	ldr	r3, [pc, #60]	; (80007d0 <HAL_UART_RxCpltCallback+0xb4>)
 8000794:	2200      	movs	r2, #0
 8000796:	77da      	strb	r2, [r3, #31]
                SM_Rx.state = SM_RX_IDLE;
 8000798:	4b0d      	ldr	r3, [pc, #52]	; (80007d0 <HAL_UART_RxCpltCallback+0xb4>)
 800079a:	2200      	movs	r2, #0
 800079c:	701a      	strb	r2, [r3, #0]

            }else{
                SM_Rx.Rx_buff[SM_Rx.Rx_cnt++] = SM_Rx.Rx_char;
            }
            break;
 800079e:	e00c      	b.n	80007ba <HAL_UART_RxCpltCallback+0x9e>
                SM_Rx.Rx_buff[SM_Rx.Rx_cnt++] = SM_Rx.Rx_char;
 80007a0:	4b0b      	ldr	r3, [pc, #44]	; (80007d0 <HAL_UART_RxCpltCallback+0xb4>)
 80007a2:	7fdb      	ldrb	r3, [r3, #31]
 80007a4:	1c5a      	adds	r2, r3, #1
 80007a6:	b2d1      	uxtb	r1, r2
 80007a8:	4a09      	ldr	r2, [pc, #36]	; (80007d0 <HAL_UART_RxCpltCallback+0xb4>)
 80007aa:	77d1      	strb	r1, [r2, #31]
 80007ac:	4619      	mov	r1, r3
 80007ae:	4b08      	ldr	r3, [pc, #32]	; (80007d0 <HAL_UART_RxCpltCallback+0xb4>)
 80007b0:	f893 2020 	ldrb.w	r2, [r3, #32]
 80007b4:	4b06      	ldr	r3, [pc, #24]	; (80007d0 <HAL_UART_RxCpltCallback+0xb4>)
 80007b6:	440b      	add	r3, r1
 80007b8:	705a      	strb	r2, [r3, #1]
            break;
 80007ba:	bf00      	nop
        }
    }

    HAL_UART_Receive_IT(&huart1, &SM_Rx.Rx_char, 1);
 80007bc:	2201      	movs	r2, #1
 80007be:	4907      	ldr	r1, [pc, #28]	; (80007dc <HAL_UART_RxCpltCallback+0xc0>)
 80007c0:	4805      	ldr	r0, [pc, #20]	; (80007d8 <HAL_UART_RxCpltCallback+0xbc>)
 80007c2:	f001 fd88 	bl	80022d6 <HAL_UART_Receive_IT>
}
 80007c6:	bf00      	nop
 80007c8:	3708      	adds	r7, #8
 80007ca:	46bd      	mov	sp, r7
 80007cc:	bd80      	pop	{r7, pc}
 80007ce:	bf00      	nop
 80007d0:	20000148 	.word	0x20000148
 80007d4:	08002e3c 	.word	0x08002e3c
 80007d8:	200001bc 	.word	0x200001bc
 80007dc:	20000168 	.word	0x20000168

080007e0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80007e0:	b480      	push	{r7}
 80007e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
    /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 80007e4:	bf00      	nop
 80007e6:	46bd      	mov	sp, r7
 80007e8:	bc80      	pop	{r7}
 80007ea:	4770      	bx	lr

080007ec <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80007ec:	b480      	push	{r7}
 80007ee:	b085      	sub	sp, #20
 80007f0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 80007f2:	4a15      	ldr	r2, [pc, #84]	; (8000848 <HAL_MspInit+0x5c>)
 80007f4:	4b14      	ldr	r3, [pc, #80]	; (8000848 <HAL_MspInit+0x5c>)
 80007f6:	699b      	ldr	r3, [r3, #24]
 80007f8:	f043 0301 	orr.w	r3, r3, #1
 80007fc:	6193      	str	r3, [r2, #24]
 80007fe:	4b12      	ldr	r3, [pc, #72]	; (8000848 <HAL_MspInit+0x5c>)
 8000800:	699b      	ldr	r3, [r3, #24]
 8000802:	f003 0301 	and.w	r3, r3, #1
 8000806:	60bb      	str	r3, [r7, #8]
 8000808:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 800080a:	4a0f      	ldr	r2, [pc, #60]	; (8000848 <HAL_MspInit+0x5c>)
 800080c:	4b0e      	ldr	r3, [pc, #56]	; (8000848 <HAL_MspInit+0x5c>)
 800080e:	69db      	ldr	r3, [r3, #28]
 8000810:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000814:	61d3      	str	r3, [r2, #28]
 8000816:	4b0c      	ldr	r3, [pc, #48]	; (8000848 <HAL_MspInit+0x5c>)
 8000818:	69db      	ldr	r3, [r3, #28]
 800081a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800081e:	607b      	str	r3, [r7, #4]
 8000820:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled 
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8000822:	4b0a      	ldr	r3, [pc, #40]	; (800084c <HAL_MspInit+0x60>)
 8000824:	685b      	ldr	r3, [r3, #4]
 8000826:	60fb      	str	r3, [r7, #12]
 8000828:	68fb      	ldr	r3, [r7, #12]
 800082a:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 800082e:	60fb      	str	r3, [r7, #12]
 8000830:	68fb      	ldr	r3, [r7, #12]
 8000832:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8000836:	60fb      	str	r3, [r7, #12]
 8000838:	4a04      	ldr	r2, [pc, #16]	; (800084c <HAL_MspInit+0x60>)
 800083a:	68fb      	ldr	r3, [r7, #12]
 800083c:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800083e:	bf00      	nop
 8000840:	3714      	adds	r7, #20
 8000842:	46bd      	mov	sp, r7
 8000844:	bc80      	pop	{r7}
 8000846:	4770      	bx	lr
 8000848:	40021000 	.word	0x40021000
 800084c:	40010000 	.word	0x40010000

08000850 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000850:	b480      	push	{r7}
 8000852:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8000854:	bf00      	nop
 8000856:	46bd      	mov	sp, r7
 8000858:	bc80      	pop	{r7}
 800085a:	4770      	bx	lr

0800085c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800085c:	b480      	push	{r7}
 800085e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000860:	e7fe      	b.n	8000860 <HardFault_Handler+0x4>

08000862 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000862:	b480      	push	{r7}
 8000864:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000866:	e7fe      	b.n	8000866 <MemManage_Handler+0x4>

08000868 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000868:	b480      	push	{r7}
 800086a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800086c:	e7fe      	b.n	800086c <BusFault_Handler+0x4>

0800086e <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800086e:	b480      	push	{r7}
 8000870:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000872:	e7fe      	b.n	8000872 <UsageFault_Handler+0x4>

08000874 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000874:	b480      	push	{r7}
 8000876:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000878:	bf00      	nop
 800087a:	46bd      	mov	sp, r7
 800087c:	bc80      	pop	{r7}
 800087e:	4770      	bx	lr

08000880 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000880:	b480      	push	{r7}
 8000882:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000884:	bf00      	nop
 8000886:	46bd      	mov	sp, r7
 8000888:	bc80      	pop	{r7}
 800088a:	4770      	bx	lr

0800088c <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800088c:	b480      	push	{r7}
 800088e:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000890:	bf00      	nop
 8000892:	46bd      	mov	sp, r7
 8000894:	bc80      	pop	{r7}
 8000896:	4770      	bx	lr

08000898 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000898:	b580      	push	{r7, lr}
 800089a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800089c:	f000 f990 	bl	8000bc0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */
  //swTimer_tick();

  /* USER CODE END SysTick_IRQn 1 */
}
 80008a0:	bf00      	nop
 80008a2:	bd80      	pop	{r7, pc}

080008a4 <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 80008a4:	b580      	push	{r7, lr}
 80008a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_6);
 80008a8:	2040      	movs	r0, #64	; 0x40
 80008aa:	f000 fccf 	bl	800124c <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_7);
 80008ae:	2080      	movs	r0, #128	; 0x80
 80008b0:	f000 fccc 	bl	800124c <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_8);
 80008b4:	f44f 7080 	mov.w	r0, #256	; 0x100
 80008b8:	f000 fcc8 	bl	800124c <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_9);
 80008bc:	f44f 7000 	mov.w	r0, #512	; 0x200
 80008c0:	f000 fcc4 	bl	800124c <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 80008c4:	bf00      	nop
 80008c6:	bd80      	pop	{r7, pc}

080008c8 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 80008c8:	b580      	push	{r7, lr}
 80008ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */
    /* @debug */
    //HAL_GPIO_TogglePin(out0_GPIO_Port, out0_Pin);
  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 80008cc:	4802      	ldr	r0, [pc, #8]	; (80008d8 <TIM2_IRQHandler+0x10>)
 80008ce:	f001 f93f 	bl	8001b50 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 80008d2:	bf00      	nop
 80008d4:	bd80      	pop	{r7, pc}
 80008d6:	bf00      	nop
 80008d8:	2000017c 	.word	0x2000017c

080008dc <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 80008dc:	b580      	push	{r7, lr}
 80008de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 80008e0:	4802      	ldr	r0, [pc, #8]	; (80008ec <USART1_IRQHandler+0x10>)
 80008e2:	f001 fd4d 	bl	8002380 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 80008e6:	bf00      	nop
 80008e8:	bd80      	pop	{r7, pc}
 80008ea:	bf00      	nop
 80008ec:	200001bc 	.word	0x200001bc

080008f0 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80008f0:	b480      	push	{r7}
 80008f2:	af00      	add	r7, sp, #0
  /* Reset the RCC clock configuration to the default reset state(for debug purpose) */
  /* Set HSION bit */
  RCC->CR |= 0x00000001U;
 80008f4:	4a15      	ldr	r2, [pc, #84]	; (800094c <SystemInit+0x5c>)
 80008f6:	4b15      	ldr	r3, [pc, #84]	; (800094c <SystemInit+0x5c>)
 80008f8:	681b      	ldr	r3, [r3, #0]
 80008fa:	f043 0301 	orr.w	r3, r3, #1
 80008fe:	6013      	str	r3, [r2, #0]

  /* Reset SW, HPRE, PPRE1, PPRE2, ADCPRE and MCO bits */
#if !defined(STM32F105xC) && !defined(STM32F107xC)
  RCC->CFGR &= 0xF8FF0000U;
 8000900:	4912      	ldr	r1, [pc, #72]	; (800094c <SystemInit+0x5c>)
 8000902:	4b12      	ldr	r3, [pc, #72]	; (800094c <SystemInit+0x5c>)
 8000904:	685a      	ldr	r2, [r3, #4]
 8000906:	4b12      	ldr	r3, [pc, #72]	; (8000950 <SystemInit+0x60>)
 8000908:	4013      	ands	r3, r2
 800090a:	604b      	str	r3, [r1, #4]
#else
  RCC->CFGR &= 0xF0FF0000U;
#endif /* STM32F105xC */   
  
  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= 0xFEF6FFFFU;
 800090c:	4a0f      	ldr	r2, [pc, #60]	; (800094c <SystemInit+0x5c>)
 800090e:	4b0f      	ldr	r3, [pc, #60]	; (800094c <SystemInit+0x5c>)
 8000910:	681b      	ldr	r3, [r3, #0]
 8000912:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 8000916:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800091a:	6013      	str	r3, [r2, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 800091c:	4a0b      	ldr	r2, [pc, #44]	; (800094c <SystemInit+0x5c>)
 800091e:	4b0b      	ldr	r3, [pc, #44]	; (800094c <SystemInit+0x5c>)
 8000920:	681b      	ldr	r3, [r3, #0]
 8000922:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000926:	6013      	str	r3, [r2, #0]

  /* Reset PLLSRC, PLLXTPRE, PLLMUL and USBPRE/OTGFSPRE bits */
  RCC->CFGR &= 0xFF80FFFFU;
 8000928:	4a08      	ldr	r2, [pc, #32]	; (800094c <SystemInit+0x5c>)
 800092a:	4b08      	ldr	r3, [pc, #32]	; (800094c <SystemInit+0x5c>)
 800092c:	685b      	ldr	r3, [r3, #4]
 800092e:	f423 03fe 	bic.w	r3, r3, #8323072	; 0x7f0000
 8000932:	6053      	str	r3, [r2, #4]

  /* Reset CFGR2 register */
  RCC->CFGR2 = 0x00000000U;      
#else
  /* Disable all interrupts and clear pending bits  */
  RCC->CIR = 0x009F0000U;
 8000934:	4b05      	ldr	r3, [pc, #20]	; (800094c <SystemInit+0x5c>)
 8000936:	f44f 021f 	mov.w	r2, #10420224	; 0x9f0000
 800093a:	609a      	str	r2, [r3, #8]
#endif 

#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH. */
 800093c:	4b05      	ldr	r3, [pc, #20]	; (8000954 <SystemInit+0x64>)
 800093e:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8000942:	609a      	str	r2, [r3, #8]
#endif 
}
 8000944:	bf00      	nop
 8000946:	46bd      	mov	sp, r7
 8000948:	bc80      	pop	{r7}
 800094a:	4770      	bx	lr
 800094c:	40021000 	.word	0x40021000
 8000950:	f8ff0000 	.word	0xf8ff0000
 8000954:	e000ed00 	.word	0xe000ed00

08000958 <MX_TIM2_Init>:

TIM_HandleTypeDef htim2;

/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8000958:	b580      	push	{r7, lr}
 800095a:	b086      	sub	sp, #24
 800095c:	af00      	add	r7, sp, #0
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800095e:	f107 0308 	add.w	r3, r7, #8
 8000962:	2200      	movs	r2, #0
 8000964:	601a      	str	r2, [r3, #0]
 8000966:	605a      	str	r2, [r3, #4]
 8000968:	609a      	str	r2, [r3, #8]
 800096a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800096c:	463b      	mov	r3, r7
 800096e:	2200      	movs	r2, #0
 8000970:	601a      	str	r2, [r3, #0]
 8000972:	605a      	str	r2, [r3, #4]

  htim2.Instance = TIM2;
 8000974:	4b1d      	ldr	r3, [pc, #116]	; (80009ec <MX_TIM2_Init+0x94>)
 8000976:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800097a:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 7;
 800097c:	4b1b      	ldr	r3, [pc, #108]	; (80009ec <MX_TIM2_Init+0x94>)
 800097e:	2207      	movs	r2, #7
 8000980:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000982:	4b1a      	ldr	r3, [pc, #104]	; (80009ec <MX_TIM2_Init+0x94>)
 8000984:	2200      	movs	r2, #0
 8000986:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = TIM2_CNT;
 8000988:	4b18      	ldr	r3, [pc, #96]	; (80009ec <MX_TIM2_Init+0x94>)
 800098a:	2263      	movs	r2, #99	; 0x63
 800098c:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800098e:	4b17      	ldr	r3, [pc, #92]	; (80009ec <MX_TIM2_Init+0x94>)
 8000990:	2200      	movs	r2, #0
 8000992:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8000994:	4b15      	ldr	r3, [pc, #84]	; (80009ec <MX_TIM2_Init+0x94>)
 8000996:	2280      	movs	r2, #128	; 0x80
 8000998:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 800099a:	4814      	ldr	r0, [pc, #80]	; (80009ec <MX_TIM2_Init+0x94>)
 800099c:	f001 f88a 	bl	8001ab4 <HAL_TIM_Base_Init>
 80009a0:	4603      	mov	r3, r0
 80009a2:	2b00      	cmp	r3, #0
 80009a4:	d001      	beq.n	80009aa <MX_TIM2_Init+0x52>
  {
    Error_Handler();
 80009a6:	f7ff ff1b 	bl	80007e0 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80009aa:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80009ae:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 80009b0:	f107 0308 	add.w	r3, r7, #8
 80009b4:	4619      	mov	r1, r3
 80009b6:	480d      	ldr	r0, [pc, #52]	; (80009ec <MX_TIM2_Init+0x94>)
 80009b8:	f001 f9d2 	bl	8001d60 <HAL_TIM_ConfigClockSource>
 80009bc:	4603      	mov	r3, r0
 80009be:	2b00      	cmp	r3, #0
 80009c0:	d001      	beq.n	80009c6 <MX_TIM2_Init+0x6e>
  {
    Error_Handler();
 80009c2:	f7ff ff0d 	bl	80007e0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80009c6:	2300      	movs	r3, #0
 80009c8:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80009ca:	2300      	movs	r3, #0
 80009cc:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80009ce:	463b      	mov	r3, r7
 80009d0:	4619      	mov	r1, r3
 80009d2:	4806      	ldr	r0, [pc, #24]	; (80009ec <MX_TIM2_Init+0x94>)
 80009d4:	f001 fb98 	bl	8002108 <HAL_TIMEx_MasterConfigSynchronization>
 80009d8:	4603      	mov	r3, r0
 80009da:	2b00      	cmp	r3, #0
 80009dc:	d001      	beq.n	80009e2 <MX_TIM2_Init+0x8a>
  {
    Error_Handler();
 80009de:	f7ff feff 	bl	80007e0 <Error_Handler>
  }

}
 80009e2:	bf00      	nop
 80009e4:	3718      	adds	r7, #24
 80009e6:	46bd      	mov	sp, r7
 80009e8:	bd80      	pop	{r7, pc}
 80009ea:	bf00      	nop
 80009ec:	2000017c 	.word	0x2000017c

080009f0 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 80009f0:	b580      	push	{r7, lr}
 80009f2:	b084      	sub	sp, #16
 80009f4:	af00      	add	r7, sp, #0
 80009f6:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM2)
 80009f8:	687b      	ldr	r3, [r7, #4]
 80009fa:	681b      	ldr	r3, [r3, #0]
 80009fc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8000a00:	d113      	bne.n	8000a2a <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8000a02:	4a0c      	ldr	r2, [pc, #48]	; (8000a34 <HAL_TIM_Base_MspInit+0x44>)
 8000a04:	4b0b      	ldr	r3, [pc, #44]	; (8000a34 <HAL_TIM_Base_MspInit+0x44>)
 8000a06:	69db      	ldr	r3, [r3, #28]
 8000a08:	f043 0301 	orr.w	r3, r3, #1
 8000a0c:	61d3      	str	r3, [r2, #28]
 8000a0e:	4b09      	ldr	r3, [pc, #36]	; (8000a34 <HAL_TIM_Base_MspInit+0x44>)
 8000a10:	69db      	ldr	r3, [r3, #28]
 8000a12:	f003 0301 	and.w	r3, r3, #1
 8000a16:	60fb      	str	r3, [r7, #12]
 8000a18:	68fb      	ldr	r3, [r7, #12]

    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8000a1a:	2200      	movs	r2, #0
 8000a1c:	2100      	movs	r1, #0
 8000a1e:	201c      	movs	r0, #28
 8000a20:	f000 f9bf 	bl	8000da2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8000a24:	201c      	movs	r0, #28
 8000a26:	f000 f9d8 	bl	8000dda <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }
}
 8000a2a:	bf00      	nop
 8000a2c:	3710      	adds	r7, #16
 8000a2e:	46bd      	mov	sp, r7
 8000a30:	bd80      	pop	{r7, pc}
 8000a32:	bf00      	nop
 8000a34:	40021000 	.word	0x40021000

08000a38 <MX_USART1_UART_Init>:
UART_HandleTypeDef huart1;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8000a38:	b580      	push	{r7, lr}
 8000a3a:	af00      	add	r7, sp, #0

  huart1.Instance = USART1;
 8000a3c:	4b11      	ldr	r3, [pc, #68]	; (8000a84 <MX_USART1_UART_Init+0x4c>)
 8000a3e:	4a12      	ldr	r2, [pc, #72]	; (8000a88 <MX_USART1_UART_Init+0x50>)
 8000a40:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8000a42:	4b10      	ldr	r3, [pc, #64]	; (8000a84 <MX_USART1_UART_Init+0x4c>)
 8000a44:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8000a48:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8000a4a:	4b0e      	ldr	r3, [pc, #56]	; (8000a84 <MX_USART1_UART_Init+0x4c>)
 8000a4c:	2200      	movs	r2, #0
 8000a4e:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8000a50:	4b0c      	ldr	r3, [pc, #48]	; (8000a84 <MX_USART1_UART_Init+0x4c>)
 8000a52:	2200      	movs	r2, #0
 8000a54:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8000a56:	4b0b      	ldr	r3, [pc, #44]	; (8000a84 <MX_USART1_UART_Init+0x4c>)
 8000a58:	2200      	movs	r2, #0
 8000a5a:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8000a5c:	4b09      	ldr	r3, [pc, #36]	; (8000a84 <MX_USART1_UART_Init+0x4c>)
 8000a5e:	220c      	movs	r2, #12
 8000a60:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000a62:	4b08      	ldr	r3, [pc, #32]	; (8000a84 <MX_USART1_UART_Init+0x4c>)
 8000a64:	2200      	movs	r2, #0
 8000a66:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8000a68:	4b06      	ldr	r3, [pc, #24]	; (8000a84 <MX_USART1_UART_Init+0x4c>)
 8000a6a:	2200      	movs	r2, #0
 8000a6c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8000a6e:	4805      	ldr	r0, [pc, #20]	; (8000a84 <MX_USART1_UART_Init+0x4c>)
 8000a70:	f001 fba0 	bl	80021b4 <HAL_UART_Init>
 8000a74:	4603      	mov	r3, r0
 8000a76:	2b00      	cmp	r3, #0
 8000a78:	d001      	beq.n	8000a7e <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8000a7a:	f7ff feb1 	bl	80007e0 <Error_Handler>
  }

}
 8000a7e:	bf00      	nop
 8000a80:	bd80      	pop	{r7, pc}
 8000a82:	bf00      	nop
 8000a84:	200001bc 	.word	0x200001bc
 8000a88:	40013800 	.word	0x40013800

08000a8c <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8000a8c:	b580      	push	{r7, lr}
 8000a8e:	b088      	sub	sp, #32
 8000a90:	af00      	add	r7, sp, #0
 8000a92:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000a94:	f107 0310 	add.w	r3, r7, #16
 8000a98:	2200      	movs	r2, #0
 8000a9a:	601a      	str	r2, [r3, #0]
 8000a9c:	605a      	str	r2, [r3, #4]
 8000a9e:	609a      	str	r2, [r3, #8]
 8000aa0:	60da      	str	r2, [r3, #12]
  if(uartHandle->Instance==USART1)
 8000aa2:	687b      	ldr	r3, [r7, #4]
 8000aa4:	681b      	ldr	r3, [r3, #0]
 8000aa6:	4a20      	ldr	r2, [pc, #128]	; (8000b28 <HAL_UART_MspInit+0x9c>)
 8000aa8:	4293      	cmp	r3, r2
 8000aaa:	d139      	bne.n	8000b20 <HAL_UART_MspInit+0x94>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8000aac:	4a1f      	ldr	r2, [pc, #124]	; (8000b2c <HAL_UART_MspInit+0xa0>)
 8000aae:	4b1f      	ldr	r3, [pc, #124]	; (8000b2c <HAL_UART_MspInit+0xa0>)
 8000ab0:	699b      	ldr	r3, [r3, #24]
 8000ab2:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000ab6:	6193      	str	r3, [r2, #24]
 8000ab8:	4b1c      	ldr	r3, [pc, #112]	; (8000b2c <HAL_UART_MspInit+0xa0>)
 8000aba:	699b      	ldr	r3, [r3, #24]
 8000abc:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000ac0:	60fb      	str	r3, [r7, #12]
 8000ac2:	68fb      	ldr	r3, [r7, #12]
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000ac4:	4a19      	ldr	r2, [pc, #100]	; (8000b2c <HAL_UART_MspInit+0xa0>)
 8000ac6:	4b19      	ldr	r3, [pc, #100]	; (8000b2c <HAL_UART_MspInit+0xa0>)
 8000ac8:	699b      	ldr	r3, [r3, #24]
 8000aca:	f043 0304 	orr.w	r3, r3, #4
 8000ace:	6193      	str	r3, [r2, #24]
 8000ad0:	4b16      	ldr	r3, [pc, #88]	; (8000b2c <HAL_UART_MspInit+0xa0>)
 8000ad2:	699b      	ldr	r3, [r3, #24]
 8000ad4:	f003 0304 	and.w	r3, r3, #4
 8000ad8:	60bb      	str	r3, [r7, #8]
 8000ada:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration    
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8000adc:	f44f 7300 	mov.w	r3, #512	; 0x200
 8000ae0:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000ae2:	2302      	movs	r3, #2
 8000ae4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000ae6:	2303      	movs	r3, #3
 8000ae8:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000aea:	f107 0310 	add.w	r3, r7, #16
 8000aee:	4619      	mov	r1, r3
 8000af0:	480f      	ldr	r0, [pc, #60]	; (8000b30 <HAL_UART_MspInit+0xa4>)
 8000af2:	f000 fa09 	bl	8000f08 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8000af6:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000afa:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000afc:	2300      	movs	r3, #0
 8000afe:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b00:	2300      	movs	r3, #0
 8000b02:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000b04:	f107 0310 	add.w	r3, r7, #16
 8000b08:	4619      	mov	r1, r3
 8000b0a:	4809      	ldr	r0, [pc, #36]	; (8000b30 <HAL_UART_MspInit+0xa4>)
 8000b0c:	f000 f9fc 	bl	8000f08 <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8000b10:	2200      	movs	r2, #0
 8000b12:	2100      	movs	r1, #0
 8000b14:	2025      	movs	r0, #37	; 0x25
 8000b16:	f000 f944 	bl	8000da2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8000b1a:	2025      	movs	r0, #37	; 0x25
 8000b1c:	f000 f95d 	bl	8000dda <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 8000b20:	bf00      	nop
 8000b22:	3720      	adds	r7, #32
 8000b24:	46bd      	mov	sp, r7
 8000b26:	bd80      	pop	{r7, pc}
 8000b28:	40013800 	.word	0x40013800
 8000b2c:	40021000 	.word	0x40021000
 8000b30:	40010800 	.word	0x40010800

08000b34 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000b34:	b580      	push	{r7, lr}
 8000b36:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000b38:	4a08      	ldr	r2, [pc, #32]	; (8000b5c <HAL_Init+0x28>)
 8000b3a:	4b08      	ldr	r3, [pc, #32]	; (8000b5c <HAL_Init+0x28>)
 8000b3c:	681b      	ldr	r3, [r3, #0]
 8000b3e:	f043 0310 	orr.w	r3, r3, #16
 8000b42:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000b44:	2003      	movs	r0, #3
 8000b46:	f000 f921 	bl	8000d8c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000b4a:	2000      	movs	r0, #0
 8000b4c:	f000 f808 	bl	8000b60 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000b50:	f7ff fe4c 	bl	80007ec <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000b54:	2300      	movs	r3, #0
}
 8000b56:	4618      	mov	r0, r3
 8000b58:	bd80      	pop	{r7, pc}
 8000b5a:	bf00      	nop
 8000b5c:	40022000 	.word	0x40022000

08000b60 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000b60:	b580      	push	{r7, lr}
 8000b62:	b082      	sub	sp, #8
 8000b64:	af00      	add	r7, sp, #0
 8000b66:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000b68:	4b12      	ldr	r3, [pc, #72]	; (8000bb4 <HAL_InitTick+0x54>)
 8000b6a:	681a      	ldr	r2, [r3, #0]
 8000b6c:	4b12      	ldr	r3, [pc, #72]	; (8000bb8 <HAL_InitTick+0x58>)
 8000b6e:	781b      	ldrb	r3, [r3, #0]
 8000b70:	4619      	mov	r1, r3
 8000b72:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000b76:	fbb3 f3f1 	udiv	r3, r3, r1
 8000b7a:	fbb2 f3f3 	udiv	r3, r2, r3
 8000b7e:	4618      	mov	r0, r3
 8000b80:	f000 f939 	bl	8000df6 <HAL_SYSTICK_Config>
 8000b84:	4603      	mov	r3, r0
 8000b86:	2b00      	cmp	r3, #0
 8000b88:	d001      	beq.n	8000b8e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000b8a:	2301      	movs	r3, #1
 8000b8c:	e00e      	b.n	8000bac <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000b8e:	687b      	ldr	r3, [r7, #4]
 8000b90:	2b0f      	cmp	r3, #15
 8000b92:	d80a      	bhi.n	8000baa <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000b94:	2200      	movs	r2, #0
 8000b96:	6879      	ldr	r1, [r7, #4]
 8000b98:	f04f 30ff 	mov.w	r0, #4294967295
 8000b9c:	f000 f901 	bl	8000da2 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000ba0:	4a06      	ldr	r2, [pc, #24]	; (8000bbc <HAL_InitTick+0x5c>)
 8000ba2:	687b      	ldr	r3, [r7, #4]
 8000ba4:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000ba6:	2300      	movs	r3, #0
 8000ba8:	e000      	b.n	8000bac <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000baa:	2301      	movs	r3, #1
}
 8000bac:	4618      	mov	r0, r3
 8000bae:	3708      	adds	r7, #8
 8000bb0:	46bd      	mov	sp, r7
 8000bb2:	bd80      	pop	{r7, pc}
 8000bb4:	200000f0 	.word	0x200000f0
 8000bb8:	200000f8 	.word	0x200000f8
 8000bbc:	200000f4 	.word	0x200000f4

08000bc0 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000bc0:	b480      	push	{r7}
 8000bc2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000bc4:	4b05      	ldr	r3, [pc, #20]	; (8000bdc <HAL_IncTick+0x1c>)
 8000bc6:	781b      	ldrb	r3, [r3, #0]
 8000bc8:	461a      	mov	r2, r3
 8000bca:	4b05      	ldr	r3, [pc, #20]	; (8000be0 <HAL_IncTick+0x20>)
 8000bcc:	681b      	ldr	r3, [r3, #0]
 8000bce:	4413      	add	r3, r2
 8000bd0:	4a03      	ldr	r2, [pc, #12]	; (8000be0 <HAL_IncTick+0x20>)
 8000bd2:	6013      	str	r3, [r2, #0]
}
 8000bd4:	bf00      	nop
 8000bd6:	46bd      	mov	sp, r7
 8000bd8:	bc80      	pop	{r7}
 8000bda:	4770      	bx	lr
 8000bdc:	200000f8 	.word	0x200000f8
 8000be0:	200001fc 	.word	0x200001fc

08000be4 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000be4:	b480      	push	{r7}
 8000be6:	af00      	add	r7, sp, #0
  return uwTick;
 8000be8:	4b02      	ldr	r3, [pc, #8]	; (8000bf4 <HAL_GetTick+0x10>)
 8000bea:	681b      	ldr	r3, [r3, #0]
}
 8000bec:	4618      	mov	r0, r3
 8000bee:	46bd      	mov	sp, r7
 8000bf0:	bc80      	pop	{r7}
 8000bf2:	4770      	bx	lr
 8000bf4:	200001fc 	.word	0x200001fc

08000bf8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000bf8:	b480      	push	{r7}
 8000bfa:	b085      	sub	sp, #20
 8000bfc:	af00      	add	r7, sp, #0
 8000bfe:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000c00:	687b      	ldr	r3, [r7, #4]
 8000c02:	f003 0307 	and.w	r3, r3, #7
 8000c06:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000c08:	4b0c      	ldr	r3, [pc, #48]	; (8000c3c <__NVIC_SetPriorityGrouping+0x44>)
 8000c0a:	68db      	ldr	r3, [r3, #12]
 8000c0c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000c0e:	68ba      	ldr	r2, [r7, #8]
 8000c10:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000c14:	4013      	ands	r3, r2
 8000c16:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8000c18:	68fb      	ldr	r3, [r7, #12]
 8000c1a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000c1c:	68bb      	ldr	r3, [r7, #8]
 8000c1e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000c20:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000c24:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000c28:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000c2a:	4a04      	ldr	r2, [pc, #16]	; (8000c3c <__NVIC_SetPriorityGrouping+0x44>)
 8000c2c:	68bb      	ldr	r3, [r7, #8]
 8000c2e:	60d3      	str	r3, [r2, #12]
}
 8000c30:	bf00      	nop
 8000c32:	3714      	adds	r7, #20
 8000c34:	46bd      	mov	sp, r7
 8000c36:	bc80      	pop	{r7}
 8000c38:	4770      	bx	lr
 8000c3a:	bf00      	nop
 8000c3c:	e000ed00 	.word	0xe000ed00

08000c40 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000c40:	b480      	push	{r7}
 8000c42:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000c44:	4b04      	ldr	r3, [pc, #16]	; (8000c58 <__NVIC_GetPriorityGrouping+0x18>)
 8000c46:	68db      	ldr	r3, [r3, #12]
 8000c48:	0a1b      	lsrs	r3, r3, #8
 8000c4a:	f003 0307 	and.w	r3, r3, #7
}
 8000c4e:	4618      	mov	r0, r3
 8000c50:	46bd      	mov	sp, r7
 8000c52:	bc80      	pop	{r7}
 8000c54:	4770      	bx	lr
 8000c56:	bf00      	nop
 8000c58:	e000ed00 	.word	0xe000ed00

08000c5c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000c5c:	b480      	push	{r7}
 8000c5e:	b083      	sub	sp, #12
 8000c60:	af00      	add	r7, sp, #0
 8000c62:	4603      	mov	r3, r0
 8000c64:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000c66:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000c6a:	2b00      	cmp	r3, #0
 8000c6c:	db0b      	blt.n	8000c86 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000c6e:	4908      	ldr	r1, [pc, #32]	; (8000c90 <__NVIC_EnableIRQ+0x34>)
 8000c70:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000c74:	095b      	lsrs	r3, r3, #5
 8000c76:	79fa      	ldrb	r2, [r7, #7]
 8000c78:	f002 021f 	and.w	r2, r2, #31
 8000c7c:	2001      	movs	r0, #1
 8000c7e:	fa00 f202 	lsl.w	r2, r0, r2
 8000c82:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8000c86:	bf00      	nop
 8000c88:	370c      	adds	r7, #12
 8000c8a:	46bd      	mov	sp, r7
 8000c8c:	bc80      	pop	{r7}
 8000c8e:	4770      	bx	lr
 8000c90:	e000e100 	.word	0xe000e100

08000c94 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000c94:	b480      	push	{r7}
 8000c96:	b083      	sub	sp, #12
 8000c98:	af00      	add	r7, sp, #0
 8000c9a:	4603      	mov	r3, r0
 8000c9c:	6039      	str	r1, [r7, #0]
 8000c9e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000ca0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000ca4:	2b00      	cmp	r3, #0
 8000ca6:	db0a      	blt.n	8000cbe <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000ca8:	490d      	ldr	r1, [pc, #52]	; (8000ce0 <__NVIC_SetPriority+0x4c>)
 8000caa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000cae:	683a      	ldr	r2, [r7, #0]
 8000cb0:	b2d2      	uxtb	r2, r2
 8000cb2:	0112      	lsls	r2, r2, #4
 8000cb4:	b2d2      	uxtb	r2, r2
 8000cb6:	440b      	add	r3, r1
 8000cb8:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000cbc:	e00a      	b.n	8000cd4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000cbe:	4909      	ldr	r1, [pc, #36]	; (8000ce4 <__NVIC_SetPriority+0x50>)
 8000cc0:	79fb      	ldrb	r3, [r7, #7]
 8000cc2:	f003 030f 	and.w	r3, r3, #15
 8000cc6:	3b04      	subs	r3, #4
 8000cc8:	683a      	ldr	r2, [r7, #0]
 8000cca:	b2d2      	uxtb	r2, r2
 8000ccc:	0112      	lsls	r2, r2, #4
 8000cce:	b2d2      	uxtb	r2, r2
 8000cd0:	440b      	add	r3, r1
 8000cd2:	761a      	strb	r2, [r3, #24]
}
 8000cd4:	bf00      	nop
 8000cd6:	370c      	adds	r7, #12
 8000cd8:	46bd      	mov	sp, r7
 8000cda:	bc80      	pop	{r7}
 8000cdc:	4770      	bx	lr
 8000cde:	bf00      	nop
 8000ce0:	e000e100 	.word	0xe000e100
 8000ce4:	e000ed00 	.word	0xe000ed00

08000ce8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000ce8:	b480      	push	{r7}
 8000cea:	b089      	sub	sp, #36	; 0x24
 8000cec:	af00      	add	r7, sp, #0
 8000cee:	60f8      	str	r0, [r7, #12]
 8000cf0:	60b9      	str	r1, [r7, #8]
 8000cf2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000cf4:	68fb      	ldr	r3, [r7, #12]
 8000cf6:	f003 0307 	and.w	r3, r3, #7
 8000cfa:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000cfc:	69fb      	ldr	r3, [r7, #28]
 8000cfe:	f1c3 0307 	rsb	r3, r3, #7
 8000d02:	2b04      	cmp	r3, #4
 8000d04:	bf28      	it	cs
 8000d06:	2304      	movcs	r3, #4
 8000d08:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000d0a:	69fb      	ldr	r3, [r7, #28]
 8000d0c:	3304      	adds	r3, #4
 8000d0e:	2b06      	cmp	r3, #6
 8000d10:	d902      	bls.n	8000d18 <NVIC_EncodePriority+0x30>
 8000d12:	69fb      	ldr	r3, [r7, #28]
 8000d14:	3b03      	subs	r3, #3
 8000d16:	e000      	b.n	8000d1a <NVIC_EncodePriority+0x32>
 8000d18:	2300      	movs	r3, #0
 8000d1a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000d1c:	2201      	movs	r2, #1
 8000d1e:	69bb      	ldr	r3, [r7, #24]
 8000d20:	fa02 f303 	lsl.w	r3, r2, r3
 8000d24:	1e5a      	subs	r2, r3, #1
 8000d26:	68bb      	ldr	r3, [r7, #8]
 8000d28:	401a      	ands	r2, r3
 8000d2a:	697b      	ldr	r3, [r7, #20]
 8000d2c:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000d2e:	2101      	movs	r1, #1
 8000d30:	697b      	ldr	r3, [r7, #20]
 8000d32:	fa01 f303 	lsl.w	r3, r1, r3
 8000d36:	1e59      	subs	r1, r3, #1
 8000d38:	687b      	ldr	r3, [r7, #4]
 8000d3a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000d3c:	4313      	orrs	r3, r2
         );
}
 8000d3e:	4618      	mov	r0, r3
 8000d40:	3724      	adds	r7, #36	; 0x24
 8000d42:	46bd      	mov	sp, r7
 8000d44:	bc80      	pop	{r7}
 8000d46:	4770      	bx	lr

08000d48 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000d48:	b580      	push	{r7, lr}
 8000d4a:	b082      	sub	sp, #8
 8000d4c:	af00      	add	r7, sp, #0
 8000d4e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000d50:	687b      	ldr	r3, [r7, #4]
 8000d52:	3b01      	subs	r3, #1
 8000d54:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8000d58:	d301      	bcc.n	8000d5e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000d5a:	2301      	movs	r3, #1
 8000d5c:	e00f      	b.n	8000d7e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000d5e:	4a0a      	ldr	r2, [pc, #40]	; (8000d88 <SysTick_Config+0x40>)
 8000d60:	687b      	ldr	r3, [r7, #4]
 8000d62:	3b01      	subs	r3, #1
 8000d64:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000d66:	210f      	movs	r1, #15
 8000d68:	f04f 30ff 	mov.w	r0, #4294967295
 8000d6c:	f7ff ff92 	bl	8000c94 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000d70:	4b05      	ldr	r3, [pc, #20]	; (8000d88 <SysTick_Config+0x40>)
 8000d72:	2200      	movs	r2, #0
 8000d74:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000d76:	4b04      	ldr	r3, [pc, #16]	; (8000d88 <SysTick_Config+0x40>)
 8000d78:	2207      	movs	r2, #7
 8000d7a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000d7c:	2300      	movs	r3, #0
}
 8000d7e:	4618      	mov	r0, r3
 8000d80:	3708      	adds	r7, #8
 8000d82:	46bd      	mov	sp, r7
 8000d84:	bd80      	pop	{r7, pc}
 8000d86:	bf00      	nop
 8000d88:	e000e010 	.word	0xe000e010

08000d8c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000d8c:	b580      	push	{r7, lr}
 8000d8e:	b082      	sub	sp, #8
 8000d90:	af00      	add	r7, sp, #0
 8000d92:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000d94:	6878      	ldr	r0, [r7, #4]
 8000d96:	f7ff ff2f 	bl	8000bf8 <__NVIC_SetPriorityGrouping>
}
 8000d9a:	bf00      	nop
 8000d9c:	3708      	adds	r7, #8
 8000d9e:	46bd      	mov	sp, r7
 8000da0:	bd80      	pop	{r7, pc}

08000da2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000da2:	b580      	push	{r7, lr}
 8000da4:	b086      	sub	sp, #24
 8000da6:	af00      	add	r7, sp, #0
 8000da8:	4603      	mov	r3, r0
 8000daa:	60b9      	str	r1, [r7, #8]
 8000dac:	607a      	str	r2, [r7, #4]
 8000dae:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000db0:	2300      	movs	r3, #0
 8000db2:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000db4:	f7ff ff44 	bl	8000c40 <__NVIC_GetPriorityGrouping>
 8000db8:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000dba:	687a      	ldr	r2, [r7, #4]
 8000dbc:	68b9      	ldr	r1, [r7, #8]
 8000dbe:	6978      	ldr	r0, [r7, #20]
 8000dc0:	f7ff ff92 	bl	8000ce8 <NVIC_EncodePriority>
 8000dc4:	4602      	mov	r2, r0
 8000dc6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000dca:	4611      	mov	r1, r2
 8000dcc:	4618      	mov	r0, r3
 8000dce:	f7ff ff61 	bl	8000c94 <__NVIC_SetPriority>
}
 8000dd2:	bf00      	nop
 8000dd4:	3718      	adds	r7, #24
 8000dd6:	46bd      	mov	sp, r7
 8000dd8:	bd80      	pop	{r7, pc}

08000dda <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000dda:	b580      	push	{r7, lr}
 8000ddc:	b082      	sub	sp, #8
 8000dde:	af00      	add	r7, sp, #0
 8000de0:	4603      	mov	r3, r0
 8000de2:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000de4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000de8:	4618      	mov	r0, r3
 8000dea:	f7ff ff37 	bl	8000c5c <__NVIC_EnableIRQ>
}
 8000dee:	bf00      	nop
 8000df0:	3708      	adds	r7, #8
 8000df2:	46bd      	mov	sp, r7
 8000df4:	bd80      	pop	{r7, pc}

08000df6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000df6:	b580      	push	{r7, lr}
 8000df8:	b082      	sub	sp, #8
 8000dfa:	af00      	add	r7, sp, #0
 8000dfc:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000dfe:	6878      	ldr	r0, [r7, #4]
 8000e00:	f7ff ffa2 	bl	8000d48 <SysTick_Config>
 8000e04:	4603      	mov	r3, r0
}
 8000e06:	4618      	mov	r0, r3
 8000e08:	3708      	adds	r7, #8
 8000e0a:	46bd      	mov	sp, r7
 8000e0c:	bd80      	pop	{r7, pc}
	...

08000e10 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 8000e10:	b580      	push	{r7, lr}
 8000e12:	b084      	sub	sp, #16
 8000e14:	af00      	add	r7, sp, #0
 8000e16:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8000e18:	2300      	movs	r3, #0
 8000e1a:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8000e1c:	687b      	ldr	r3, [r7, #4]
 8000e1e:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8000e22:	2b02      	cmp	r3, #2
 8000e24:	d005      	beq.n	8000e32 <HAL_DMA_Abort_IT+0x22>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8000e26:	687b      	ldr	r3, [r7, #4]
 8000e28:	2204      	movs	r2, #4
 8000e2a:	639a      	str	r2, [r3, #56]	; 0x38
        
    status = HAL_ERROR;
 8000e2c:	2301      	movs	r3, #1
 8000e2e:	73fb      	strb	r3, [r7, #15]
 8000e30:	e057      	b.n	8000ee2 <HAL_DMA_Abort_IT+0xd2>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8000e32:	687b      	ldr	r3, [r7, #4]
 8000e34:	681b      	ldr	r3, [r3, #0]
 8000e36:	687a      	ldr	r2, [r7, #4]
 8000e38:	6812      	ldr	r2, [r2, #0]
 8000e3a:	6812      	ldr	r2, [r2, #0]
 8000e3c:	f022 020e 	bic.w	r2, r2, #14
 8000e40:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8000e42:	687b      	ldr	r3, [r7, #4]
 8000e44:	681b      	ldr	r3, [r3, #0]
 8000e46:	687a      	ldr	r2, [r7, #4]
 8000e48:	6812      	ldr	r2, [r2, #0]
 8000e4a:	6812      	ldr	r2, [r2, #0]
 8000e4c:	f022 0201 	bic.w	r2, r2, #1
 8000e50:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 8000e52:	4a26      	ldr	r2, [pc, #152]	; (8000eec <HAL_DMA_Abort_IT+0xdc>)
 8000e54:	687b      	ldr	r3, [r7, #4]
 8000e56:	681b      	ldr	r3, [r3, #0]
 8000e58:	4619      	mov	r1, r3
 8000e5a:	4b25      	ldr	r3, [pc, #148]	; (8000ef0 <HAL_DMA_Abort_IT+0xe0>)
 8000e5c:	4299      	cmp	r1, r3
 8000e5e:	d02e      	beq.n	8000ebe <HAL_DMA_Abort_IT+0xae>
 8000e60:	687b      	ldr	r3, [r7, #4]
 8000e62:	681b      	ldr	r3, [r3, #0]
 8000e64:	4619      	mov	r1, r3
 8000e66:	4b23      	ldr	r3, [pc, #140]	; (8000ef4 <HAL_DMA_Abort_IT+0xe4>)
 8000e68:	4299      	cmp	r1, r3
 8000e6a:	d026      	beq.n	8000eba <HAL_DMA_Abort_IT+0xaa>
 8000e6c:	687b      	ldr	r3, [r7, #4]
 8000e6e:	681b      	ldr	r3, [r3, #0]
 8000e70:	4619      	mov	r1, r3
 8000e72:	4b21      	ldr	r3, [pc, #132]	; (8000ef8 <HAL_DMA_Abort_IT+0xe8>)
 8000e74:	4299      	cmp	r1, r3
 8000e76:	d01d      	beq.n	8000eb4 <HAL_DMA_Abort_IT+0xa4>
 8000e78:	687b      	ldr	r3, [r7, #4]
 8000e7a:	681b      	ldr	r3, [r3, #0]
 8000e7c:	4619      	mov	r1, r3
 8000e7e:	4b1f      	ldr	r3, [pc, #124]	; (8000efc <HAL_DMA_Abort_IT+0xec>)
 8000e80:	4299      	cmp	r1, r3
 8000e82:	d014      	beq.n	8000eae <HAL_DMA_Abort_IT+0x9e>
 8000e84:	687b      	ldr	r3, [r7, #4]
 8000e86:	681b      	ldr	r3, [r3, #0]
 8000e88:	4619      	mov	r1, r3
 8000e8a:	4b1d      	ldr	r3, [pc, #116]	; (8000f00 <HAL_DMA_Abort_IT+0xf0>)
 8000e8c:	4299      	cmp	r1, r3
 8000e8e:	d00b      	beq.n	8000ea8 <HAL_DMA_Abort_IT+0x98>
 8000e90:	687b      	ldr	r3, [r7, #4]
 8000e92:	681b      	ldr	r3, [r3, #0]
 8000e94:	4619      	mov	r1, r3
 8000e96:	4b1b      	ldr	r3, [pc, #108]	; (8000f04 <HAL_DMA_Abort_IT+0xf4>)
 8000e98:	4299      	cmp	r1, r3
 8000e9a:	d102      	bne.n	8000ea2 <HAL_DMA_Abort_IT+0x92>
 8000e9c:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8000ea0:	e00e      	b.n	8000ec0 <HAL_DMA_Abort_IT+0xb0>
 8000ea2:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8000ea6:	e00b      	b.n	8000ec0 <HAL_DMA_Abort_IT+0xb0>
 8000ea8:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000eac:	e008      	b.n	8000ec0 <HAL_DMA_Abort_IT+0xb0>
 8000eae:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000eb2:	e005      	b.n	8000ec0 <HAL_DMA_Abort_IT+0xb0>
 8000eb4:	f44f 7380 	mov.w	r3, #256	; 0x100
 8000eb8:	e002      	b.n	8000ec0 <HAL_DMA_Abort_IT+0xb0>
 8000eba:	2310      	movs	r3, #16
 8000ebc:	e000      	b.n	8000ec0 <HAL_DMA_Abort_IT+0xb0>
 8000ebe:	2301      	movs	r3, #1
 8000ec0:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8000ec2:	687b      	ldr	r3, [r7, #4]
 8000ec4:	2201      	movs	r2, #1
 8000ec6:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8000eca:	687b      	ldr	r3, [r7, #4]
 8000ecc:	2200      	movs	r2, #0
 8000ece:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8000ed2:	687b      	ldr	r3, [r7, #4]
 8000ed4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000ed6:	2b00      	cmp	r3, #0
 8000ed8:	d003      	beq.n	8000ee2 <HAL_DMA_Abort_IT+0xd2>
    {
      hdma->XferAbortCallback(hdma);
 8000eda:	687b      	ldr	r3, [r7, #4]
 8000edc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000ede:	6878      	ldr	r0, [r7, #4]
 8000ee0:	4798      	blx	r3
    } 
  }
  return status;
 8000ee2:	7bfb      	ldrb	r3, [r7, #15]
}
 8000ee4:	4618      	mov	r0, r3
 8000ee6:	3710      	adds	r7, #16
 8000ee8:	46bd      	mov	sp, r7
 8000eea:	bd80      	pop	{r7, pc}
 8000eec:	40020000 	.word	0x40020000
 8000ef0:	40020008 	.word	0x40020008
 8000ef4:	4002001c 	.word	0x4002001c
 8000ef8:	40020030 	.word	0x40020030
 8000efc:	40020044 	.word	0x40020044
 8000f00:	40020058 	.word	0x40020058
 8000f04:	4002006c 	.word	0x4002006c

08000f08 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000f08:	b480      	push	{r7}
 8000f0a:	b08b      	sub	sp, #44	; 0x2c
 8000f0c:	af00      	add	r7, sp, #0
 8000f0e:	6078      	str	r0, [r7, #4]
 8000f10:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8000f12:	2300      	movs	r3, #0
 8000f14:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8000f16:	2300      	movs	r3, #0
 8000f18:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000f1a:	e127      	b.n	800116c <HAL_GPIO_Init+0x264>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8000f1c:	2201      	movs	r2, #1
 8000f1e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000f20:	fa02 f303 	lsl.w	r3, r2, r3
 8000f24:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000f26:	683b      	ldr	r3, [r7, #0]
 8000f28:	681a      	ldr	r2, [r3, #0]
 8000f2a:	69fb      	ldr	r3, [r7, #28]
 8000f2c:	4013      	ands	r3, r2
 8000f2e:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8000f30:	69ba      	ldr	r2, [r7, #24]
 8000f32:	69fb      	ldr	r3, [r7, #28]
 8000f34:	429a      	cmp	r2, r3
 8000f36:	f040 8116 	bne.w	8001166 <HAL_GPIO_Init+0x25e>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8000f3a:	683b      	ldr	r3, [r7, #0]
 8000f3c:	685b      	ldr	r3, [r3, #4]
 8000f3e:	2b12      	cmp	r3, #18
 8000f40:	d034      	beq.n	8000fac <HAL_GPIO_Init+0xa4>
 8000f42:	2b12      	cmp	r3, #18
 8000f44:	d80d      	bhi.n	8000f62 <HAL_GPIO_Init+0x5a>
 8000f46:	2b02      	cmp	r3, #2
 8000f48:	d02b      	beq.n	8000fa2 <HAL_GPIO_Init+0x9a>
 8000f4a:	2b02      	cmp	r3, #2
 8000f4c:	d804      	bhi.n	8000f58 <HAL_GPIO_Init+0x50>
 8000f4e:	2b00      	cmp	r3, #0
 8000f50:	d031      	beq.n	8000fb6 <HAL_GPIO_Init+0xae>
 8000f52:	2b01      	cmp	r3, #1
 8000f54:	d01c      	beq.n	8000f90 <HAL_GPIO_Init+0x88>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8000f56:	e048      	b.n	8000fea <HAL_GPIO_Init+0xe2>
      switch (GPIO_Init->Mode)
 8000f58:	2b03      	cmp	r3, #3
 8000f5a:	d043      	beq.n	8000fe4 <HAL_GPIO_Init+0xdc>
 8000f5c:	2b11      	cmp	r3, #17
 8000f5e:	d01b      	beq.n	8000f98 <HAL_GPIO_Init+0x90>
          break;
 8000f60:	e043      	b.n	8000fea <HAL_GPIO_Init+0xe2>
      switch (GPIO_Init->Mode)
 8000f62:	4a89      	ldr	r2, [pc, #548]	; (8001188 <HAL_GPIO_Init+0x280>)
 8000f64:	4293      	cmp	r3, r2
 8000f66:	d026      	beq.n	8000fb6 <HAL_GPIO_Init+0xae>
 8000f68:	4a87      	ldr	r2, [pc, #540]	; (8001188 <HAL_GPIO_Init+0x280>)
 8000f6a:	4293      	cmp	r3, r2
 8000f6c:	d806      	bhi.n	8000f7c <HAL_GPIO_Init+0x74>
 8000f6e:	4a87      	ldr	r2, [pc, #540]	; (800118c <HAL_GPIO_Init+0x284>)
 8000f70:	4293      	cmp	r3, r2
 8000f72:	d020      	beq.n	8000fb6 <HAL_GPIO_Init+0xae>
 8000f74:	4a86      	ldr	r2, [pc, #536]	; (8001190 <HAL_GPIO_Init+0x288>)
 8000f76:	4293      	cmp	r3, r2
 8000f78:	d01d      	beq.n	8000fb6 <HAL_GPIO_Init+0xae>
          break;
 8000f7a:	e036      	b.n	8000fea <HAL_GPIO_Init+0xe2>
      switch (GPIO_Init->Mode)
 8000f7c:	4a85      	ldr	r2, [pc, #532]	; (8001194 <HAL_GPIO_Init+0x28c>)
 8000f7e:	4293      	cmp	r3, r2
 8000f80:	d019      	beq.n	8000fb6 <HAL_GPIO_Init+0xae>
 8000f82:	4a85      	ldr	r2, [pc, #532]	; (8001198 <HAL_GPIO_Init+0x290>)
 8000f84:	4293      	cmp	r3, r2
 8000f86:	d016      	beq.n	8000fb6 <HAL_GPIO_Init+0xae>
 8000f88:	4a84      	ldr	r2, [pc, #528]	; (800119c <HAL_GPIO_Init+0x294>)
 8000f8a:	4293      	cmp	r3, r2
 8000f8c:	d013      	beq.n	8000fb6 <HAL_GPIO_Init+0xae>
          break;
 8000f8e:	e02c      	b.n	8000fea <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8000f90:	683b      	ldr	r3, [r7, #0]
 8000f92:	68db      	ldr	r3, [r3, #12]
 8000f94:	623b      	str	r3, [r7, #32]
          break;
 8000f96:	e028      	b.n	8000fea <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8000f98:	683b      	ldr	r3, [r7, #0]
 8000f9a:	68db      	ldr	r3, [r3, #12]
 8000f9c:	3304      	adds	r3, #4
 8000f9e:	623b      	str	r3, [r7, #32]
          break;
 8000fa0:	e023      	b.n	8000fea <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8000fa2:	683b      	ldr	r3, [r7, #0]
 8000fa4:	68db      	ldr	r3, [r3, #12]
 8000fa6:	3308      	adds	r3, #8
 8000fa8:	623b      	str	r3, [r7, #32]
          break;
 8000faa:	e01e      	b.n	8000fea <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8000fac:	683b      	ldr	r3, [r7, #0]
 8000fae:	68db      	ldr	r3, [r3, #12]
 8000fb0:	330c      	adds	r3, #12
 8000fb2:	623b      	str	r3, [r7, #32]
          break;
 8000fb4:	e019      	b.n	8000fea <HAL_GPIO_Init+0xe2>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8000fb6:	683b      	ldr	r3, [r7, #0]
 8000fb8:	689b      	ldr	r3, [r3, #8]
 8000fba:	2b00      	cmp	r3, #0
 8000fbc:	d102      	bne.n	8000fc4 <HAL_GPIO_Init+0xbc>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8000fbe:	2304      	movs	r3, #4
 8000fc0:	623b      	str	r3, [r7, #32]
          break;
 8000fc2:	e012      	b.n	8000fea <HAL_GPIO_Init+0xe2>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8000fc4:	683b      	ldr	r3, [r7, #0]
 8000fc6:	689b      	ldr	r3, [r3, #8]
 8000fc8:	2b01      	cmp	r3, #1
 8000fca:	d105      	bne.n	8000fd8 <HAL_GPIO_Init+0xd0>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8000fcc:	2308      	movs	r3, #8
 8000fce:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8000fd0:	687b      	ldr	r3, [r7, #4]
 8000fd2:	69fa      	ldr	r2, [r7, #28]
 8000fd4:	611a      	str	r2, [r3, #16]
          break;
 8000fd6:	e008      	b.n	8000fea <HAL_GPIO_Init+0xe2>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8000fd8:	2308      	movs	r3, #8
 8000fda:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8000fdc:	687b      	ldr	r3, [r7, #4]
 8000fde:	69fa      	ldr	r2, [r7, #28]
 8000fe0:	615a      	str	r2, [r3, #20]
          break;
 8000fe2:	e002      	b.n	8000fea <HAL_GPIO_Init+0xe2>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8000fe4:	2300      	movs	r3, #0
 8000fe6:	623b      	str	r3, [r7, #32]
          break;
 8000fe8:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8000fea:	69bb      	ldr	r3, [r7, #24]
 8000fec:	2bff      	cmp	r3, #255	; 0xff
 8000fee:	d801      	bhi.n	8000ff4 <HAL_GPIO_Init+0xec>
 8000ff0:	687b      	ldr	r3, [r7, #4]
 8000ff2:	e001      	b.n	8000ff8 <HAL_GPIO_Init+0xf0>
 8000ff4:	687b      	ldr	r3, [r7, #4]
 8000ff6:	3304      	adds	r3, #4
 8000ff8:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8000ffa:	69bb      	ldr	r3, [r7, #24]
 8000ffc:	2bff      	cmp	r3, #255	; 0xff
 8000ffe:	d802      	bhi.n	8001006 <HAL_GPIO_Init+0xfe>
 8001000:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001002:	009b      	lsls	r3, r3, #2
 8001004:	e002      	b.n	800100c <HAL_GPIO_Init+0x104>
 8001006:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001008:	3b08      	subs	r3, #8
 800100a:	009b      	lsls	r3, r3, #2
 800100c:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 800100e:	697b      	ldr	r3, [r7, #20]
 8001010:	681a      	ldr	r2, [r3, #0]
 8001012:	210f      	movs	r1, #15
 8001014:	693b      	ldr	r3, [r7, #16]
 8001016:	fa01 f303 	lsl.w	r3, r1, r3
 800101a:	43db      	mvns	r3, r3
 800101c:	401a      	ands	r2, r3
 800101e:	6a39      	ldr	r1, [r7, #32]
 8001020:	693b      	ldr	r3, [r7, #16]
 8001022:	fa01 f303 	lsl.w	r3, r1, r3
 8001026:	431a      	orrs	r2, r3
 8001028:	697b      	ldr	r3, [r7, #20]
 800102a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800102c:	683b      	ldr	r3, [r7, #0]
 800102e:	685b      	ldr	r3, [r3, #4]
 8001030:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001034:	2b00      	cmp	r3, #0
 8001036:	f000 8096 	beq.w	8001166 <HAL_GPIO_Init+0x25e>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 800103a:	4a59      	ldr	r2, [pc, #356]	; (80011a0 <HAL_GPIO_Init+0x298>)
 800103c:	4b58      	ldr	r3, [pc, #352]	; (80011a0 <HAL_GPIO_Init+0x298>)
 800103e:	699b      	ldr	r3, [r3, #24]
 8001040:	f043 0301 	orr.w	r3, r3, #1
 8001044:	6193      	str	r3, [r2, #24]
 8001046:	4b56      	ldr	r3, [pc, #344]	; (80011a0 <HAL_GPIO_Init+0x298>)
 8001048:	699b      	ldr	r3, [r3, #24]
 800104a:	f003 0301 	and.w	r3, r3, #1
 800104e:	60bb      	str	r3, [r7, #8]
 8001050:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8001052:	4a54      	ldr	r2, [pc, #336]	; (80011a4 <HAL_GPIO_Init+0x29c>)
 8001054:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001056:	089b      	lsrs	r3, r3, #2
 8001058:	3302      	adds	r3, #2
 800105a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800105e:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8001060:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001062:	f003 0303 	and.w	r3, r3, #3
 8001066:	009b      	lsls	r3, r3, #2
 8001068:	220f      	movs	r2, #15
 800106a:	fa02 f303 	lsl.w	r3, r2, r3
 800106e:	43db      	mvns	r3, r3
 8001070:	68fa      	ldr	r2, [r7, #12]
 8001072:	4013      	ands	r3, r2
 8001074:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8001076:	687b      	ldr	r3, [r7, #4]
 8001078:	4a4b      	ldr	r2, [pc, #300]	; (80011a8 <HAL_GPIO_Init+0x2a0>)
 800107a:	4293      	cmp	r3, r2
 800107c:	d013      	beq.n	80010a6 <HAL_GPIO_Init+0x19e>
 800107e:	687b      	ldr	r3, [r7, #4]
 8001080:	4a4a      	ldr	r2, [pc, #296]	; (80011ac <HAL_GPIO_Init+0x2a4>)
 8001082:	4293      	cmp	r3, r2
 8001084:	d00d      	beq.n	80010a2 <HAL_GPIO_Init+0x19a>
 8001086:	687b      	ldr	r3, [r7, #4]
 8001088:	4a49      	ldr	r2, [pc, #292]	; (80011b0 <HAL_GPIO_Init+0x2a8>)
 800108a:	4293      	cmp	r3, r2
 800108c:	d007      	beq.n	800109e <HAL_GPIO_Init+0x196>
 800108e:	687b      	ldr	r3, [r7, #4]
 8001090:	4a48      	ldr	r2, [pc, #288]	; (80011b4 <HAL_GPIO_Init+0x2ac>)
 8001092:	4293      	cmp	r3, r2
 8001094:	d101      	bne.n	800109a <HAL_GPIO_Init+0x192>
 8001096:	2303      	movs	r3, #3
 8001098:	e006      	b.n	80010a8 <HAL_GPIO_Init+0x1a0>
 800109a:	2304      	movs	r3, #4
 800109c:	e004      	b.n	80010a8 <HAL_GPIO_Init+0x1a0>
 800109e:	2302      	movs	r3, #2
 80010a0:	e002      	b.n	80010a8 <HAL_GPIO_Init+0x1a0>
 80010a2:	2301      	movs	r3, #1
 80010a4:	e000      	b.n	80010a8 <HAL_GPIO_Init+0x1a0>
 80010a6:	2300      	movs	r3, #0
 80010a8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80010aa:	f002 0203 	and.w	r2, r2, #3
 80010ae:	0092      	lsls	r2, r2, #2
 80010b0:	4093      	lsls	r3, r2
 80010b2:	68fa      	ldr	r2, [r7, #12]
 80010b4:	4313      	orrs	r3, r2
 80010b6:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 80010b8:	493a      	ldr	r1, [pc, #232]	; (80011a4 <HAL_GPIO_Init+0x29c>)
 80010ba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80010bc:	089b      	lsrs	r3, r3, #2
 80010be:	3302      	adds	r3, #2
 80010c0:	68fa      	ldr	r2, [r7, #12]
 80010c2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80010c6:	683b      	ldr	r3, [r7, #0]
 80010c8:	685b      	ldr	r3, [r3, #4]
 80010ca:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80010ce:	2b00      	cmp	r3, #0
 80010d0:	d006      	beq.n	80010e0 <HAL_GPIO_Init+0x1d8>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 80010d2:	4939      	ldr	r1, [pc, #228]	; (80011b8 <HAL_GPIO_Init+0x2b0>)
 80010d4:	4b38      	ldr	r3, [pc, #224]	; (80011b8 <HAL_GPIO_Init+0x2b0>)
 80010d6:	681a      	ldr	r2, [r3, #0]
 80010d8:	69bb      	ldr	r3, [r7, #24]
 80010da:	4313      	orrs	r3, r2
 80010dc:	600b      	str	r3, [r1, #0]
 80010de:	e006      	b.n	80010ee <HAL_GPIO_Init+0x1e6>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 80010e0:	4935      	ldr	r1, [pc, #212]	; (80011b8 <HAL_GPIO_Init+0x2b0>)
 80010e2:	4b35      	ldr	r3, [pc, #212]	; (80011b8 <HAL_GPIO_Init+0x2b0>)
 80010e4:	681a      	ldr	r2, [r3, #0]
 80010e6:	69bb      	ldr	r3, [r7, #24]
 80010e8:	43db      	mvns	r3, r3
 80010ea:	4013      	ands	r3, r2
 80010ec:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80010ee:	683b      	ldr	r3, [r7, #0]
 80010f0:	685b      	ldr	r3, [r3, #4]
 80010f2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80010f6:	2b00      	cmp	r3, #0
 80010f8:	d006      	beq.n	8001108 <HAL_GPIO_Init+0x200>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 80010fa:	492f      	ldr	r1, [pc, #188]	; (80011b8 <HAL_GPIO_Init+0x2b0>)
 80010fc:	4b2e      	ldr	r3, [pc, #184]	; (80011b8 <HAL_GPIO_Init+0x2b0>)
 80010fe:	685a      	ldr	r2, [r3, #4]
 8001100:	69bb      	ldr	r3, [r7, #24]
 8001102:	4313      	orrs	r3, r2
 8001104:	604b      	str	r3, [r1, #4]
 8001106:	e006      	b.n	8001116 <HAL_GPIO_Init+0x20e>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8001108:	492b      	ldr	r1, [pc, #172]	; (80011b8 <HAL_GPIO_Init+0x2b0>)
 800110a:	4b2b      	ldr	r3, [pc, #172]	; (80011b8 <HAL_GPIO_Init+0x2b0>)
 800110c:	685a      	ldr	r2, [r3, #4]
 800110e:	69bb      	ldr	r3, [r7, #24]
 8001110:	43db      	mvns	r3, r3
 8001112:	4013      	ands	r3, r2
 8001114:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001116:	683b      	ldr	r3, [r7, #0]
 8001118:	685b      	ldr	r3, [r3, #4]
 800111a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800111e:	2b00      	cmp	r3, #0
 8001120:	d006      	beq.n	8001130 <HAL_GPIO_Init+0x228>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8001122:	4925      	ldr	r1, [pc, #148]	; (80011b8 <HAL_GPIO_Init+0x2b0>)
 8001124:	4b24      	ldr	r3, [pc, #144]	; (80011b8 <HAL_GPIO_Init+0x2b0>)
 8001126:	689a      	ldr	r2, [r3, #8]
 8001128:	69bb      	ldr	r3, [r7, #24]
 800112a:	4313      	orrs	r3, r2
 800112c:	608b      	str	r3, [r1, #8]
 800112e:	e006      	b.n	800113e <HAL_GPIO_Init+0x236>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8001130:	4921      	ldr	r1, [pc, #132]	; (80011b8 <HAL_GPIO_Init+0x2b0>)
 8001132:	4b21      	ldr	r3, [pc, #132]	; (80011b8 <HAL_GPIO_Init+0x2b0>)
 8001134:	689a      	ldr	r2, [r3, #8]
 8001136:	69bb      	ldr	r3, [r7, #24]
 8001138:	43db      	mvns	r3, r3
 800113a:	4013      	ands	r3, r2
 800113c:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 800113e:	683b      	ldr	r3, [r7, #0]
 8001140:	685b      	ldr	r3, [r3, #4]
 8001142:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001146:	2b00      	cmp	r3, #0
 8001148:	d006      	beq.n	8001158 <HAL_GPIO_Init+0x250>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 800114a:	491b      	ldr	r1, [pc, #108]	; (80011b8 <HAL_GPIO_Init+0x2b0>)
 800114c:	4b1a      	ldr	r3, [pc, #104]	; (80011b8 <HAL_GPIO_Init+0x2b0>)
 800114e:	68da      	ldr	r2, [r3, #12]
 8001150:	69bb      	ldr	r3, [r7, #24]
 8001152:	4313      	orrs	r3, r2
 8001154:	60cb      	str	r3, [r1, #12]
 8001156:	e006      	b.n	8001166 <HAL_GPIO_Init+0x25e>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8001158:	4917      	ldr	r1, [pc, #92]	; (80011b8 <HAL_GPIO_Init+0x2b0>)
 800115a:	4b17      	ldr	r3, [pc, #92]	; (80011b8 <HAL_GPIO_Init+0x2b0>)
 800115c:	68da      	ldr	r2, [r3, #12]
 800115e:	69bb      	ldr	r3, [r7, #24]
 8001160:	43db      	mvns	r3, r3
 8001162:	4013      	ands	r3, r2
 8001164:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 8001166:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001168:	3301      	adds	r3, #1
 800116a:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800116c:	683b      	ldr	r3, [r7, #0]
 800116e:	681a      	ldr	r2, [r3, #0]
 8001170:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001172:	fa22 f303 	lsr.w	r3, r2, r3
 8001176:	2b00      	cmp	r3, #0
 8001178:	f47f aed0 	bne.w	8000f1c <HAL_GPIO_Init+0x14>
  }
}
 800117c:	bf00      	nop
 800117e:	372c      	adds	r7, #44	; 0x2c
 8001180:	46bd      	mov	sp, r7
 8001182:	bc80      	pop	{r7}
 8001184:	4770      	bx	lr
 8001186:	bf00      	nop
 8001188:	10210000 	.word	0x10210000
 800118c:	10110000 	.word	0x10110000
 8001190:	10120000 	.word	0x10120000
 8001194:	10310000 	.word	0x10310000
 8001198:	10320000 	.word	0x10320000
 800119c:	10220000 	.word	0x10220000
 80011a0:	40021000 	.word	0x40021000
 80011a4:	40010000 	.word	0x40010000
 80011a8:	40010800 	.word	0x40010800
 80011ac:	40010c00 	.word	0x40010c00
 80011b0:	40011000 	.word	0x40011000
 80011b4:	40011400 	.word	0x40011400
 80011b8:	40010400 	.word	0x40010400

080011bc <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 80011bc:	b480      	push	{r7}
 80011be:	b085      	sub	sp, #20
 80011c0:	af00      	add	r7, sp, #0
 80011c2:	6078      	str	r0, [r7, #4]
 80011c4:	460b      	mov	r3, r1
 80011c6:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 80011c8:	687b      	ldr	r3, [r7, #4]
 80011ca:	689a      	ldr	r2, [r3, #8]
 80011cc:	887b      	ldrh	r3, [r7, #2]
 80011ce:	4013      	ands	r3, r2
 80011d0:	2b00      	cmp	r3, #0
 80011d2:	d002      	beq.n	80011da <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80011d4:	2301      	movs	r3, #1
 80011d6:	73fb      	strb	r3, [r7, #15]
 80011d8:	e001      	b.n	80011de <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80011da:	2300      	movs	r3, #0
 80011dc:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80011de:	7bfb      	ldrb	r3, [r7, #15]
}
 80011e0:	4618      	mov	r0, r3
 80011e2:	3714      	adds	r7, #20
 80011e4:	46bd      	mov	sp, r7
 80011e6:	bc80      	pop	{r7}
 80011e8:	4770      	bx	lr

080011ea <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80011ea:	b480      	push	{r7}
 80011ec:	b083      	sub	sp, #12
 80011ee:	af00      	add	r7, sp, #0
 80011f0:	6078      	str	r0, [r7, #4]
 80011f2:	460b      	mov	r3, r1
 80011f4:	807b      	strh	r3, [r7, #2]
 80011f6:	4613      	mov	r3, r2
 80011f8:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80011fa:	787b      	ldrb	r3, [r7, #1]
 80011fc:	2b00      	cmp	r3, #0
 80011fe:	d003      	beq.n	8001208 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001200:	887a      	ldrh	r2, [r7, #2]
 8001202:	687b      	ldr	r3, [r7, #4]
 8001204:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8001206:	e003      	b.n	8001210 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8001208:	887b      	ldrh	r3, [r7, #2]
 800120a:	041a      	lsls	r2, r3, #16
 800120c:	687b      	ldr	r3, [r7, #4]
 800120e:	611a      	str	r2, [r3, #16]
}
 8001210:	bf00      	nop
 8001212:	370c      	adds	r7, #12
 8001214:	46bd      	mov	sp, r7
 8001216:	bc80      	pop	{r7}
 8001218:	4770      	bx	lr

0800121a <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 800121a:	b480      	push	{r7}
 800121c:	b083      	sub	sp, #12
 800121e:	af00      	add	r7, sp, #0
 8001220:	6078      	str	r0, [r7, #4]
 8001222:	460b      	mov	r3, r1
 8001224:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->ODR & GPIO_Pin) != 0x00u)
 8001226:	687b      	ldr	r3, [r7, #4]
 8001228:	68da      	ldr	r2, [r3, #12]
 800122a:	887b      	ldrh	r3, [r7, #2]
 800122c:	4013      	ands	r3, r2
 800122e:	2b00      	cmp	r3, #0
 8001230:	d003      	beq.n	800123a <HAL_GPIO_TogglePin+0x20>
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8001232:	887a      	ldrh	r2, [r7, #2]
 8001234:	687b      	ldr	r3, [r7, #4]
 8001236:	615a      	str	r2, [r3, #20]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
  }
}
 8001238:	e002      	b.n	8001240 <HAL_GPIO_TogglePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800123a:	887a      	ldrh	r2, [r7, #2]
 800123c:	687b      	ldr	r3, [r7, #4]
 800123e:	611a      	str	r2, [r3, #16]
}
 8001240:	bf00      	nop
 8001242:	370c      	adds	r7, #12
 8001244:	46bd      	mov	sp, r7
 8001246:	bc80      	pop	{r7}
 8001248:	4770      	bx	lr
	...

0800124c <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin: Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 800124c:	b580      	push	{r7, lr}
 800124e:	b082      	sub	sp, #8
 8001250:	af00      	add	r7, sp, #0
 8001252:	4603      	mov	r3, r0
 8001254:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8001256:	4b08      	ldr	r3, [pc, #32]	; (8001278 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8001258:	695a      	ldr	r2, [r3, #20]
 800125a:	88fb      	ldrh	r3, [r7, #6]
 800125c:	4013      	ands	r3, r2
 800125e:	2b00      	cmp	r3, #0
 8001260:	d006      	beq.n	8001270 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8001262:	4a05      	ldr	r2, [pc, #20]	; (8001278 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8001264:	88fb      	ldrh	r3, [r7, #6]
 8001266:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8001268:	88fb      	ldrh	r3, [r7, #6]
 800126a:	4618      	mov	r0, r3
 800126c:	f7ff f864 	bl	8000338 <HAL_GPIO_EXTI_Callback>
  }
}
 8001270:	bf00      	nop
 8001272:	3708      	adds	r7, #8
 8001274:	46bd      	mov	sp, r7
 8001276:	bd80      	pop	{r7, pc}
 8001278:	40010400 	.word	0x40010400

0800127c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800127c:	b580      	push	{r7, lr}
 800127e:	b086      	sub	sp, #24
 8001280:	af00      	add	r7, sp, #0
 8001282:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001284:	687b      	ldr	r3, [r7, #4]
 8001286:	2b00      	cmp	r3, #0
 8001288:	d101      	bne.n	800128e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800128a:	2301      	movs	r3, #1
 800128c:	e26c      	b.n	8001768 <HAL_RCC_OscConfig+0x4ec>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800128e:	687b      	ldr	r3, [r7, #4]
 8001290:	681b      	ldr	r3, [r3, #0]
 8001292:	f003 0301 	and.w	r3, r3, #1
 8001296:	2b00      	cmp	r3, #0
 8001298:	f000 8087 	beq.w	80013aa <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 800129c:	4b92      	ldr	r3, [pc, #584]	; (80014e8 <HAL_RCC_OscConfig+0x26c>)
 800129e:	685b      	ldr	r3, [r3, #4]
 80012a0:	f003 030c 	and.w	r3, r3, #12
 80012a4:	2b04      	cmp	r3, #4
 80012a6:	d00c      	beq.n	80012c2 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80012a8:	4b8f      	ldr	r3, [pc, #572]	; (80014e8 <HAL_RCC_OscConfig+0x26c>)
 80012aa:	685b      	ldr	r3, [r3, #4]
 80012ac:	f003 030c 	and.w	r3, r3, #12
 80012b0:	2b08      	cmp	r3, #8
 80012b2:	d112      	bne.n	80012da <HAL_RCC_OscConfig+0x5e>
 80012b4:	4b8c      	ldr	r3, [pc, #560]	; (80014e8 <HAL_RCC_OscConfig+0x26c>)
 80012b6:	685b      	ldr	r3, [r3, #4]
 80012b8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80012bc:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80012c0:	d10b      	bne.n	80012da <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80012c2:	4b89      	ldr	r3, [pc, #548]	; (80014e8 <HAL_RCC_OscConfig+0x26c>)
 80012c4:	681b      	ldr	r3, [r3, #0]
 80012c6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80012ca:	2b00      	cmp	r3, #0
 80012cc:	d06c      	beq.n	80013a8 <HAL_RCC_OscConfig+0x12c>
 80012ce:	687b      	ldr	r3, [r7, #4]
 80012d0:	685b      	ldr	r3, [r3, #4]
 80012d2:	2b00      	cmp	r3, #0
 80012d4:	d168      	bne.n	80013a8 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 80012d6:	2301      	movs	r3, #1
 80012d8:	e246      	b.n	8001768 <HAL_RCC_OscConfig+0x4ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80012da:	687b      	ldr	r3, [r7, #4]
 80012dc:	685b      	ldr	r3, [r3, #4]
 80012de:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80012e2:	d106      	bne.n	80012f2 <HAL_RCC_OscConfig+0x76>
 80012e4:	4a80      	ldr	r2, [pc, #512]	; (80014e8 <HAL_RCC_OscConfig+0x26c>)
 80012e6:	4b80      	ldr	r3, [pc, #512]	; (80014e8 <HAL_RCC_OscConfig+0x26c>)
 80012e8:	681b      	ldr	r3, [r3, #0]
 80012ea:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80012ee:	6013      	str	r3, [r2, #0]
 80012f0:	e02e      	b.n	8001350 <HAL_RCC_OscConfig+0xd4>
 80012f2:	687b      	ldr	r3, [r7, #4]
 80012f4:	685b      	ldr	r3, [r3, #4]
 80012f6:	2b00      	cmp	r3, #0
 80012f8:	d10c      	bne.n	8001314 <HAL_RCC_OscConfig+0x98>
 80012fa:	4a7b      	ldr	r2, [pc, #492]	; (80014e8 <HAL_RCC_OscConfig+0x26c>)
 80012fc:	4b7a      	ldr	r3, [pc, #488]	; (80014e8 <HAL_RCC_OscConfig+0x26c>)
 80012fe:	681b      	ldr	r3, [r3, #0]
 8001300:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001304:	6013      	str	r3, [r2, #0]
 8001306:	4a78      	ldr	r2, [pc, #480]	; (80014e8 <HAL_RCC_OscConfig+0x26c>)
 8001308:	4b77      	ldr	r3, [pc, #476]	; (80014e8 <HAL_RCC_OscConfig+0x26c>)
 800130a:	681b      	ldr	r3, [r3, #0]
 800130c:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001310:	6013      	str	r3, [r2, #0]
 8001312:	e01d      	b.n	8001350 <HAL_RCC_OscConfig+0xd4>
 8001314:	687b      	ldr	r3, [r7, #4]
 8001316:	685b      	ldr	r3, [r3, #4]
 8001318:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800131c:	d10c      	bne.n	8001338 <HAL_RCC_OscConfig+0xbc>
 800131e:	4a72      	ldr	r2, [pc, #456]	; (80014e8 <HAL_RCC_OscConfig+0x26c>)
 8001320:	4b71      	ldr	r3, [pc, #452]	; (80014e8 <HAL_RCC_OscConfig+0x26c>)
 8001322:	681b      	ldr	r3, [r3, #0]
 8001324:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001328:	6013      	str	r3, [r2, #0]
 800132a:	4a6f      	ldr	r2, [pc, #444]	; (80014e8 <HAL_RCC_OscConfig+0x26c>)
 800132c:	4b6e      	ldr	r3, [pc, #440]	; (80014e8 <HAL_RCC_OscConfig+0x26c>)
 800132e:	681b      	ldr	r3, [r3, #0]
 8001330:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001334:	6013      	str	r3, [r2, #0]
 8001336:	e00b      	b.n	8001350 <HAL_RCC_OscConfig+0xd4>
 8001338:	4a6b      	ldr	r2, [pc, #428]	; (80014e8 <HAL_RCC_OscConfig+0x26c>)
 800133a:	4b6b      	ldr	r3, [pc, #428]	; (80014e8 <HAL_RCC_OscConfig+0x26c>)
 800133c:	681b      	ldr	r3, [r3, #0]
 800133e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001342:	6013      	str	r3, [r2, #0]
 8001344:	4a68      	ldr	r2, [pc, #416]	; (80014e8 <HAL_RCC_OscConfig+0x26c>)
 8001346:	4b68      	ldr	r3, [pc, #416]	; (80014e8 <HAL_RCC_OscConfig+0x26c>)
 8001348:	681b      	ldr	r3, [r3, #0]
 800134a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800134e:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001350:	687b      	ldr	r3, [r7, #4]
 8001352:	685b      	ldr	r3, [r3, #4]
 8001354:	2b00      	cmp	r3, #0
 8001356:	d013      	beq.n	8001380 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001358:	f7ff fc44 	bl	8000be4 <HAL_GetTick>
 800135c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800135e:	e008      	b.n	8001372 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001360:	f7ff fc40 	bl	8000be4 <HAL_GetTick>
 8001364:	4602      	mov	r2, r0
 8001366:	693b      	ldr	r3, [r7, #16]
 8001368:	1ad3      	subs	r3, r2, r3
 800136a:	2b64      	cmp	r3, #100	; 0x64
 800136c:	d901      	bls.n	8001372 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 800136e:	2303      	movs	r3, #3
 8001370:	e1fa      	b.n	8001768 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001372:	4b5d      	ldr	r3, [pc, #372]	; (80014e8 <HAL_RCC_OscConfig+0x26c>)
 8001374:	681b      	ldr	r3, [r3, #0]
 8001376:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800137a:	2b00      	cmp	r3, #0
 800137c:	d0f0      	beq.n	8001360 <HAL_RCC_OscConfig+0xe4>
 800137e:	e014      	b.n	80013aa <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001380:	f7ff fc30 	bl	8000be4 <HAL_GetTick>
 8001384:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001386:	e008      	b.n	800139a <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001388:	f7ff fc2c 	bl	8000be4 <HAL_GetTick>
 800138c:	4602      	mov	r2, r0
 800138e:	693b      	ldr	r3, [r7, #16]
 8001390:	1ad3      	subs	r3, r2, r3
 8001392:	2b64      	cmp	r3, #100	; 0x64
 8001394:	d901      	bls.n	800139a <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8001396:	2303      	movs	r3, #3
 8001398:	e1e6      	b.n	8001768 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800139a:	4b53      	ldr	r3, [pc, #332]	; (80014e8 <HAL_RCC_OscConfig+0x26c>)
 800139c:	681b      	ldr	r3, [r3, #0]
 800139e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80013a2:	2b00      	cmp	r3, #0
 80013a4:	d1f0      	bne.n	8001388 <HAL_RCC_OscConfig+0x10c>
 80013a6:	e000      	b.n	80013aa <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80013a8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80013aa:	687b      	ldr	r3, [r7, #4]
 80013ac:	681b      	ldr	r3, [r3, #0]
 80013ae:	f003 0302 	and.w	r3, r3, #2
 80013b2:	2b00      	cmp	r3, #0
 80013b4:	d063      	beq.n	800147e <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80013b6:	4b4c      	ldr	r3, [pc, #304]	; (80014e8 <HAL_RCC_OscConfig+0x26c>)
 80013b8:	685b      	ldr	r3, [r3, #4]
 80013ba:	f003 030c 	and.w	r3, r3, #12
 80013be:	2b00      	cmp	r3, #0
 80013c0:	d00b      	beq.n	80013da <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 80013c2:	4b49      	ldr	r3, [pc, #292]	; (80014e8 <HAL_RCC_OscConfig+0x26c>)
 80013c4:	685b      	ldr	r3, [r3, #4]
 80013c6:	f003 030c 	and.w	r3, r3, #12
 80013ca:	2b08      	cmp	r3, #8
 80013cc:	d11c      	bne.n	8001408 <HAL_RCC_OscConfig+0x18c>
 80013ce:	4b46      	ldr	r3, [pc, #280]	; (80014e8 <HAL_RCC_OscConfig+0x26c>)
 80013d0:	685b      	ldr	r3, [r3, #4]
 80013d2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80013d6:	2b00      	cmp	r3, #0
 80013d8:	d116      	bne.n	8001408 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80013da:	4b43      	ldr	r3, [pc, #268]	; (80014e8 <HAL_RCC_OscConfig+0x26c>)
 80013dc:	681b      	ldr	r3, [r3, #0]
 80013de:	f003 0302 	and.w	r3, r3, #2
 80013e2:	2b00      	cmp	r3, #0
 80013e4:	d005      	beq.n	80013f2 <HAL_RCC_OscConfig+0x176>
 80013e6:	687b      	ldr	r3, [r7, #4]
 80013e8:	691b      	ldr	r3, [r3, #16]
 80013ea:	2b01      	cmp	r3, #1
 80013ec:	d001      	beq.n	80013f2 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 80013ee:	2301      	movs	r3, #1
 80013f0:	e1ba      	b.n	8001768 <HAL_RCC_OscConfig+0x4ec>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80013f2:	493d      	ldr	r1, [pc, #244]	; (80014e8 <HAL_RCC_OscConfig+0x26c>)
 80013f4:	4b3c      	ldr	r3, [pc, #240]	; (80014e8 <HAL_RCC_OscConfig+0x26c>)
 80013f6:	681b      	ldr	r3, [r3, #0]
 80013f8:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80013fc:	687b      	ldr	r3, [r7, #4]
 80013fe:	695b      	ldr	r3, [r3, #20]
 8001400:	00db      	lsls	r3, r3, #3
 8001402:	4313      	orrs	r3, r2
 8001404:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001406:	e03a      	b.n	800147e <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001408:	687b      	ldr	r3, [r7, #4]
 800140a:	691b      	ldr	r3, [r3, #16]
 800140c:	2b00      	cmp	r3, #0
 800140e:	d020      	beq.n	8001452 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001410:	4b36      	ldr	r3, [pc, #216]	; (80014ec <HAL_RCC_OscConfig+0x270>)
 8001412:	2201      	movs	r2, #1
 8001414:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001416:	f7ff fbe5 	bl	8000be4 <HAL_GetTick>
 800141a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800141c:	e008      	b.n	8001430 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800141e:	f7ff fbe1 	bl	8000be4 <HAL_GetTick>
 8001422:	4602      	mov	r2, r0
 8001424:	693b      	ldr	r3, [r7, #16]
 8001426:	1ad3      	subs	r3, r2, r3
 8001428:	2b02      	cmp	r3, #2
 800142a:	d901      	bls.n	8001430 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 800142c:	2303      	movs	r3, #3
 800142e:	e19b      	b.n	8001768 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001430:	4b2d      	ldr	r3, [pc, #180]	; (80014e8 <HAL_RCC_OscConfig+0x26c>)
 8001432:	681b      	ldr	r3, [r3, #0]
 8001434:	f003 0302 	and.w	r3, r3, #2
 8001438:	2b00      	cmp	r3, #0
 800143a:	d0f0      	beq.n	800141e <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800143c:	492a      	ldr	r1, [pc, #168]	; (80014e8 <HAL_RCC_OscConfig+0x26c>)
 800143e:	4b2a      	ldr	r3, [pc, #168]	; (80014e8 <HAL_RCC_OscConfig+0x26c>)
 8001440:	681b      	ldr	r3, [r3, #0]
 8001442:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001446:	687b      	ldr	r3, [r7, #4]
 8001448:	695b      	ldr	r3, [r3, #20]
 800144a:	00db      	lsls	r3, r3, #3
 800144c:	4313      	orrs	r3, r2
 800144e:	600b      	str	r3, [r1, #0]
 8001450:	e015      	b.n	800147e <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001452:	4b26      	ldr	r3, [pc, #152]	; (80014ec <HAL_RCC_OscConfig+0x270>)
 8001454:	2200      	movs	r2, #0
 8001456:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001458:	f7ff fbc4 	bl	8000be4 <HAL_GetTick>
 800145c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800145e:	e008      	b.n	8001472 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001460:	f7ff fbc0 	bl	8000be4 <HAL_GetTick>
 8001464:	4602      	mov	r2, r0
 8001466:	693b      	ldr	r3, [r7, #16]
 8001468:	1ad3      	subs	r3, r2, r3
 800146a:	2b02      	cmp	r3, #2
 800146c:	d901      	bls.n	8001472 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 800146e:	2303      	movs	r3, #3
 8001470:	e17a      	b.n	8001768 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001472:	4b1d      	ldr	r3, [pc, #116]	; (80014e8 <HAL_RCC_OscConfig+0x26c>)
 8001474:	681b      	ldr	r3, [r3, #0]
 8001476:	f003 0302 	and.w	r3, r3, #2
 800147a:	2b00      	cmp	r3, #0
 800147c:	d1f0      	bne.n	8001460 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800147e:	687b      	ldr	r3, [r7, #4]
 8001480:	681b      	ldr	r3, [r3, #0]
 8001482:	f003 0308 	and.w	r3, r3, #8
 8001486:	2b00      	cmp	r3, #0
 8001488:	d03a      	beq.n	8001500 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800148a:	687b      	ldr	r3, [r7, #4]
 800148c:	699b      	ldr	r3, [r3, #24]
 800148e:	2b00      	cmp	r3, #0
 8001490:	d019      	beq.n	80014c6 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001492:	4b17      	ldr	r3, [pc, #92]	; (80014f0 <HAL_RCC_OscConfig+0x274>)
 8001494:	2201      	movs	r2, #1
 8001496:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001498:	f7ff fba4 	bl	8000be4 <HAL_GetTick>
 800149c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800149e:	e008      	b.n	80014b2 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80014a0:	f7ff fba0 	bl	8000be4 <HAL_GetTick>
 80014a4:	4602      	mov	r2, r0
 80014a6:	693b      	ldr	r3, [r7, #16]
 80014a8:	1ad3      	subs	r3, r2, r3
 80014aa:	2b02      	cmp	r3, #2
 80014ac:	d901      	bls.n	80014b2 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 80014ae:	2303      	movs	r3, #3
 80014b0:	e15a      	b.n	8001768 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80014b2:	4b0d      	ldr	r3, [pc, #52]	; (80014e8 <HAL_RCC_OscConfig+0x26c>)
 80014b4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80014b6:	f003 0302 	and.w	r3, r3, #2
 80014ba:	2b00      	cmp	r3, #0
 80014bc:	d0f0      	beq.n	80014a0 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 80014be:	2001      	movs	r0, #1
 80014c0:	f000 fada 	bl	8001a78 <RCC_Delay>
 80014c4:	e01c      	b.n	8001500 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80014c6:	4b0a      	ldr	r3, [pc, #40]	; (80014f0 <HAL_RCC_OscConfig+0x274>)
 80014c8:	2200      	movs	r2, #0
 80014ca:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80014cc:	f7ff fb8a 	bl	8000be4 <HAL_GetTick>
 80014d0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80014d2:	e00f      	b.n	80014f4 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80014d4:	f7ff fb86 	bl	8000be4 <HAL_GetTick>
 80014d8:	4602      	mov	r2, r0
 80014da:	693b      	ldr	r3, [r7, #16]
 80014dc:	1ad3      	subs	r3, r2, r3
 80014de:	2b02      	cmp	r3, #2
 80014e0:	d908      	bls.n	80014f4 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 80014e2:	2303      	movs	r3, #3
 80014e4:	e140      	b.n	8001768 <HAL_RCC_OscConfig+0x4ec>
 80014e6:	bf00      	nop
 80014e8:	40021000 	.word	0x40021000
 80014ec:	42420000 	.word	0x42420000
 80014f0:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80014f4:	4b9e      	ldr	r3, [pc, #632]	; (8001770 <HAL_RCC_OscConfig+0x4f4>)
 80014f6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80014f8:	f003 0302 	and.w	r3, r3, #2
 80014fc:	2b00      	cmp	r3, #0
 80014fe:	d1e9      	bne.n	80014d4 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001500:	687b      	ldr	r3, [r7, #4]
 8001502:	681b      	ldr	r3, [r3, #0]
 8001504:	f003 0304 	and.w	r3, r3, #4
 8001508:	2b00      	cmp	r3, #0
 800150a:	f000 80a6 	beq.w	800165a <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 800150e:	2300      	movs	r3, #0
 8001510:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001512:	4b97      	ldr	r3, [pc, #604]	; (8001770 <HAL_RCC_OscConfig+0x4f4>)
 8001514:	69db      	ldr	r3, [r3, #28]
 8001516:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800151a:	2b00      	cmp	r3, #0
 800151c:	d10d      	bne.n	800153a <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800151e:	4a94      	ldr	r2, [pc, #592]	; (8001770 <HAL_RCC_OscConfig+0x4f4>)
 8001520:	4b93      	ldr	r3, [pc, #588]	; (8001770 <HAL_RCC_OscConfig+0x4f4>)
 8001522:	69db      	ldr	r3, [r3, #28]
 8001524:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001528:	61d3      	str	r3, [r2, #28]
 800152a:	4b91      	ldr	r3, [pc, #580]	; (8001770 <HAL_RCC_OscConfig+0x4f4>)
 800152c:	69db      	ldr	r3, [r3, #28]
 800152e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001532:	60bb      	str	r3, [r7, #8]
 8001534:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001536:	2301      	movs	r3, #1
 8001538:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800153a:	4b8e      	ldr	r3, [pc, #568]	; (8001774 <HAL_RCC_OscConfig+0x4f8>)
 800153c:	681b      	ldr	r3, [r3, #0]
 800153e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001542:	2b00      	cmp	r3, #0
 8001544:	d118      	bne.n	8001578 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001546:	4a8b      	ldr	r2, [pc, #556]	; (8001774 <HAL_RCC_OscConfig+0x4f8>)
 8001548:	4b8a      	ldr	r3, [pc, #552]	; (8001774 <HAL_RCC_OscConfig+0x4f8>)
 800154a:	681b      	ldr	r3, [r3, #0]
 800154c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001550:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001552:	f7ff fb47 	bl	8000be4 <HAL_GetTick>
 8001556:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001558:	e008      	b.n	800156c <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800155a:	f7ff fb43 	bl	8000be4 <HAL_GetTick>
 800155e:	4602      	mov	r2, r0
 8001560:	693b      	ldr	r3, [r7, #16]
 8001562:	1ad3      	subs	r3, r2, r3
 8001564:	2b64      	cmp	r3, #100	; 0x64
 8001566:	d901      	bls.n	800156c <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8001568:	2303      	movs	r3, #3
 800156a:	e0fd      	b.n	8001768 <HAL_RCC_OscConfig+0x4ec>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800156c:	4b81      	ldr	r3, [pc, #516]	; (8001774 <HAL_RCC_OscConfig+0x4f8>)
 800156e:	681b      	ldr	r3, [r3, #0]
 8001570:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001574:	2b00      	cmp	r3, #0
 8001576:	d0f0      	beq.n	800155a <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001578:	687b      	ldr	r3, [r7, #4]
 800157a:	68db      	ldr	r3, [r3, #12]
 800157c:	2b01      	cmp	r3, #1
 800157e:	d106      	bne.n	800158e <HAL_RCC_OscConfig+0x312>
 8001580:	4a7b      	ldr	r2, [pc, #492]	; (8001770 <HAL_RCC_OscConfig+0x4f4>)
 8001582:	4b7b      	ldr	r3, [pc, #492]	; (8001770 <HAL_RCC_OscConfig+0x4f4>)
 8001584:	6a1b      	ldr	r3, [r3, #32]
 8001586:	f043 0301 	orr.w	r3, r3, #1
 800158a:	6213      	str	r3, [r2, #32]
 800158c:	e02d      	b.n	80015ea <HAL_RCC_OscConfig+0x36e>
 800158e:	687b      	ldr	r3, [r7, #4]
 8001590:	68db      	ldr	r3, [r3, #12]
 8001592:	2b00      	cmp	r3, #0
 8001594:	d10c      	bne.n	80015b0 <HAL_RCC_OscConfig+0x334>
 8001596:	4a76      	ldr	r2, [pc, #472]	; (8001770 <HAL_RCC_OscConfig+0x4f4>)
 8001598:	4b75      	ldr	r3, [pc, #468]	; (8001770 <HAL_RCC_OscConfig+0x4f4>)
 800159a:	6a1b      	ldr	r3, [r3, #32]
 800159c:	f023 0301 	bic.w	r3, r3, #1
 80015a0:	6213      	str	r3, [r2, #32]
 80015a2:	4a73      	ldr	r2, [pc, #460]	; (8001770 <HAL_RCC_OscConfig+0x4f4>)
 80015a4:	4b72      	ldr	r3, [pc, #456]	; (8001770 <HAL_RCC_OscConfig+0x4f4>)
 80015a6:	6a1b      	ldr	r3, [r3, #32]
 80015a8:	f023 0304 	bic.w	r3, r3, #4
 80015ac:	6213      	str	r3, [r2, #32]
 80015ae:	e01c      	b.n	80015ea <HAL_RCC_OscConfig+0x36e>
 80015b0:	687b      	ldr	r3, [r7, #4]
 80015b2:	68db      	ldr	r3, [r3, #12]
 80015b4:	2b05      	cmp	r3, #5
 80015b6:	d10c      	bne.n	80015d2 <HAL_RCC_OscConfig+0x356>
 80015b8:	4a6d      	ldr	r2, [pc, #436]	; (8001770 <HAL_RCC_OscConfig+0x4f4>)
 80015ba:	4b6d      	ldr	r3, [pc, #436]	; (8001770 <HAL_RCC_OscConfig+0x4f4>)
 80015bc:	6a1b      	ldr	r3, [r3, #32]
 80015be:	f043 0304 	orr.w	r3, r3, #4
 80015c2:	6213      	str	r3, [r2, #32]
 80015c4:	4a6a      	ldr	r2, [pc, #424]	; (8001770 <HAL_RCC_OscConfig+0x4f4>)
 80015c6:	4b6a      	ldr	r3, [pc, #424]	; (8001770 <HAL_RCC_OscConfig+0x4f4>)
 80015c8:	6a1b      	ldr	r3, [r3, #32]
 80015ca:	f043 0301 	orr.w	r3, r3, #1
 80015ce:	6213      	str	r3, [r2, #32]
 80015d0:	e00b      	b.n	80015ea <HAL_RCC_OscConfig+0x36e>
 80015d2:	4a67      	ldr	r2, [pc, #412]	; (8001770 <HAL_RCC_OscConfig+0x4f4>)
 80015d4:	4b66      	ldr	r3, [pc, #408]	; (8001770 <HAL_RCC_OscConfig+0x4f4>)
 80015d6:	6a1b      	ldr	r3, [r3, #32]
 80015d8:	f023 0301 	bic.w	r3, r3, #1
 80015dc:	6213      	str	r3, [r2, #32]
 80015de:	4a64      	ldr	r2, [pc, #400]	; (8001770 <HAL_RCC_OscConfig+0x4f4>)
 80015e0:	4b63      	ldr	r3, [pc, #396]	; (8001770 <HAL_RCC_OscConfig+0x4f4>)
 80015e2:	6a1b      	ldr	r3, [r3, #32]
 80015e4:	f023 0304 	bic.w	r3, r3, #4
 80015e8:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80015ea:	687b      	ldr	r3, [r7, #4]
 80015ec:	68db      	ldr	r3, [r3, #12]
 80015ee:	2b00      	cmp	r3, #0
 80015f0:	d015      	beq.n	800161e <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80015f2:	f7ff faf7 	bl	8000be4 <HAL_GetTick>
 80015f6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80015f8:	e00a      	b.n	8001610 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80015fa:	f7ff faf3 	bl	8000be4 <HAL_GetTick>
 80015fe:	4602      	mov	r2, r0
 8001600:	693b      	ldr	r3, [r7, #16]
 8001602:	1ad3      	subs	r3, r2, r3
 8001604:	f241 3288 	movw	r2, #5000	; 0x1388
 8001608:	4293      	cmp	r3, r2
 800160a:	d901      	bls.n	8001610 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 800160c:	2303      	movs	r3, #3
 800160e:	e0ab      	b.n	8001768 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001610:	4b57      	ldr	r3, [pc, #348]	; (8001770 <HAL_RCC_OscConfig+0x4f4>)
 8001612:	6a1b      	ldr	r3, [r3, #32]
 8001614:	f003 0302 	and.w	r3, r3, #2
 8001618:	2b00      	cmp	r3, #0
 800161a:	d0ee      	beq.n	80015fa <HAL_RCC_OscConfig+0x37e>
 800161c:	e014      	b.n	8001648 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800161e:	f7ff fae1 	bl	8000be4 <HAL_GetTick>
 8001622:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001624:	e00a      	b.n	800163c <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001626:	f7ff fadd 	bl	8000be4 <HAL_GetTick>
 800162a:	4602      	mov	r2, r0
 800162c:	693b      	ldr	r3, [r7, #16]
 800162e:	1ad3      	subs	r3, r2, r3
 8001630:	f241 3288 	movw	r2, #5000	; 0x1388
 8001634:	4293      	cmp	r3, r2
 8001636:	d901      	bls.n	800163c <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8001638:	2303      	movs	r3, #3
 800163a:	e095      	b.n	8001768 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800163c:	4b4c      	ldr	r3, [pc, #304]	; (8001770 <HAL_RCC_OscConfig+0x4f4>)
 800163e:	6a1b      	ldr	r3, [r3, #32]
 8001640:	f003 0302 	and.w	r3, r3, #2
 8001644:	2b00      	cmp	r3, #0
 8001646:	d1ee      	bne.n	8001626 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8001648:	7dfb      	ldrb	r3, [r7, #23]
 800164a:	2b01      	cmp	r3, #1
 800164c:	d105      	bne.n	800165a <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800164e:	4a48      	ldr	r2, [pc, #288]	; (8001770 <HAL_RCC_OscConfig+0x4f4>)
 8001650:	4b47      	ldr	r3, [pc, #284]	; (8001770 <HAL_RCC_OscConfig+0x4f4>)
 8001652:	69db      	ldr	r3, [r3, #28]
 8001654:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001658:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800165a:	687b      	ldr	r3, [r7, #4]
 800165c:	69db      	ldr	r3, [r3, #28]
 800165e:	2b00      	cmp	r3, #0
 8001660:	f000 8081 	beq.w	8001766 <HAL_RCC_OscConfig+0x4ea>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001664:	4b42      	ldr	r3, [pc, #264]	; (8001770 <HAL_RCC_OscConfig+0x4f4>)
 8001666:	685b      	ldr	r3, [r3, #4]
 8001668:	f003 030c 	and.w	r3, r3, #12
 800166c:	2b08      	cmp	r3, #8
 800166e:	d061      	beq.n	8001734 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001670:	687b      	ldr	r3, [r7, #4]
 8001672:	69db      	ldr	r3, [r3, #28]
 8001674:	2b02      	cmp	r3, #2
 8001676:	d146      	bne.n	8001706 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001678:	4b3f      	ldr	r3, [pc, #252]	; (8001778 <HAL_RCC_OscConfig+0x4fc>)
 800167a:	2200      	movs	r2, #0
 800167c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800167e:	f7ff fab1 	bl	8000be4 <HAL_GetTick>
 8001682:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001684:	e008      	b.n	8001698 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001686:	f7ff faad 	bl	8000be4 <HAL_GetTick>
 800168a:	4602      	mov	r2, r0
 800168c:	693b      	ldr	r3, [r7, #16]
 800168e:	1ad3      	subs	r3, r2, r3
 8001690:	2b02      	cmp	r3, #2
 8001692:	d901      	bls.n	8001698 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8001694:	2303      	movs	r3, #3
 8001696:	e067      	b.n	8001768 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001698:	4b35      	ldr	r3, [pc, #212]	; (8001770 <HAL_RCC_OscConfig+0x4f4>)
 800169a:	681b      	ldr	r3, [r3, #0]
 800169c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80016a0:	2b00      	cmp	r3, #0
 80016a2:	d1f0      	bne.n	8001686 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 80016a4:	687b      	ldr	r3, [r7, #4]
 80016a6:	6a1b      	ldr	r3, [r3, #32]
 80016a8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80016ac:	d108      	bne.n	80016c0 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 80016ae:	4930      	ldr	r1, [pc, #192]	; (8001770 <HAL_RCC_OscConfig+0x4f4>)
 80016b0:	4b2f      	ldr	r3, [pc, #188]	; (8001770 <HAL_RCC_OscConfig+0x4f4>)
 80016b2:	685b      	ldr	r3, [r3, #4]
 80016b4:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 80016b8:	687b      	ldr	r3, [r7, #4]
 80016ba:	689b      	ldr	r3, [r3, #8]
 80016bc:	4313      	orrs	r3, r2
 80016be:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80016c0:	482b      	ldr	r0, [pc, #172]	; (8001770 <HAL_RCC_OscConfig+0x4f4>)
 80016c2:	4b2b      	ldr	r3, [pc, #172]	; (8001770 <HAL_RCC_OscConfig+0x4f4>)
 80016c4:	685b      	ldr	r3, [r3, #4]
 80016c6:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 80016ca:	687b      	ldr	r3, [r7, #4]
 80016cc:	6a19      	ldr	r1, [r3, #32]
 80016ce:	687b      	ldr	r3, [r7, #4]
 80016d0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80016d2:	430b      	orrs	r3, r1
 80016d4:	4313      	orrs	r3, r2
 80016d6:	6043      	str	r3, [r0, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80016d8:	4b27      	ldr	r3, [pc, #156]	; (8001778 <HAL_RCC_OscConfig+0x4fc>)
 80016da:	2201      	movs	r2, #1
 80016dc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80016de:	f7ff fa81 	bl	8000be4 <HAL_GetTick>
 80016e2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80016e4:	e008      	b.n	80016f8 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80016e6:	f7ff fa7d 	bl	8000be4 <HAL_GetTick>
 80016ea:	4602      	mov	r2, r0
 80016ec:	693b      	ldr	r3, [r7, #16]
 80016ee:	1ad3      	subs	r3, r2, r3
 80016f0:	2b02      	cmp	r3, #2
 80016f2:	d901      	bls.n	80016f8 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 80016f4:	2303      	movs	r3, #3
 80016f6:	e037      	b.n	8001768 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80016f8:	4b1d      	ldr	r3, [pc, #116]	; (8001770 <HAL_RCC_OscConfig+0x4f4>)
 80016fa:	681b      	ldr	r3, [r3, #0]
 80016fc:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001700:	2b00      	cmp	r3, #0
 8001702:	d0f0      	beq.n	80016e6 <HAL_RCC_OscConfig+0x46a>
 8001704:	e02f      	b.n	8001766 <HAL_RCC_OscConfig+0x4ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001706:	4b1c      	ldr	r3, [pc, #112]	; (8001778 <HAL_RCC_OscConfig+0x4fc>)
 8001708:	2200      	movs	r2, #0
 800170a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800170c:	f7ff fa6a 	bl	8000be4 <HAL_GetTick>
 8001710:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001712:	e008      	b.n	8001726 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001714:	f7ff fa66 	bl	8000be4 <HAL_GetTick>
 8001718:	4602      	mov	r2, r0
 800171a:	693b      	ldr	r3, [r7, #16]
 800171c:	1ad3      	subs	r3, r2, r3
 800171e:	2b02      	cmp	r3, #2
 8001720:	d901      	bls.n	8001726 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8001722:	2303      	movs	r3, #3
 8001724:	e020      	b.n	8001768 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001726:	4b12      	ldr	r3, [pc, #72]	; (8001770 <HAL_RCC_OscConfig+0x4f4>)
 8001728:	681b      	ldr	r3, [r3, #0]
 800172a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800172e:	2b00      	cmp	r3, #0
 8001730:	d1f0      	bne.n	8001714 <HAL_RCC_OscConfig+0x498>
 8001732:	e018      	b.n	8001766 <HAL_RCC_OscConfig+0x4ea>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001734:	687b      	ldr	r3, [r7, #4]
 8001736:	69db      	ldr	r3, [r3, #28]
 8001738:	2b01      	cmp	r3, #1
 800173a:	d101      	bne.n	8001740 <HAL_RCC_OscConfig+0x4c4>
      {
        return HAL_ERROR;
 800173c:	2301      	movs	r3, #1
 800173e:	e013      	b.n	8001768 <HAL_RCC_OscConfig+0x4ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8001740:	4b0b      	ldr	r3, [pc, #44]	; (8001770 <HAL_RCC_OscConfig+0x4f4>)
 8001742:	685b      	ldr	r3, [r3, #4]
 8001744:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001746:	68fb      	ldr	r3, [r7, #12]
 8001748:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 800174c:	687b      	ldr	r3, [r7, #4]
 800174e:	6a1b      	ldr	r3, [r3, #32]
 8001750:	429a      	cmp	r2, r3
 8001752:	d106      	bne.n	8001762 <HAL_RCC_OscConfig+0x4e6>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8001754:	68fb      	ldr	r3, [r7, #12]
 8001756:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 800175a:	687b      	ldr	r3, [r7, #4]
 800175c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800175e:	429a      	cmp	r2, r3
 8001760:	d001      	beq.n	8001766 <HAL_RCC_OscConfig+0x4ea>
        {
          return HAL_ERROR;
 8001762:	2301      	movs	r3, #1
 8001764:	e000      	b.n	8001768 <HAL_RCC_OscConfig+0x4ec>
        }
      }
    }
  }

  return HAL_OK;
 8001766:	2300      	movs	r3, #0
}
 8001768:	4618      	mov	r0, r3
 800176a:	3718      	adds	r7, #24
 800176c:	46bd      	mov	sp, r7
 800176e:	bd80      	pop	{r7, pc}
 8001770:	40021000 	.word	0x40021000
 8001774:	40007000 	.word	0x40007000
 8001778:	42420060 	.word	0x42420060

0800177c <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800177c:	b580      	push	{r7, lr}
 800177e:	b084      	sub	sp, #16
 8001780:	af00      	add	r7, sp, #0
 8001782:	6078      	str	r0, [r7, #4]
 8001784:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8001786:	687b      	ldr	r3, [r7, #4]
 8001788:	2b00      	cmp	r3, #0
 800178a:	d101      	bne.n	8001790 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800178c:	2301      	movs	r3, #1
 800178e:	e0d0      	b.n	8001932 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8001790:	4b6a      	ldr	r3, [pc, #424]	; (800193c <HAL_RCC_ClockConfig+0x1c0>)
 8001792:	681b      	ldr	r3, [r3, #0]
 8001794:	f003 0207 	and.w	r2, r3, #7
 8001798:	683b      	ldr	r3, [r7, #0]
 800179a:	429a      	cmp	r2, r3
 800179c:	d210      	bcs.n	80017c0 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800179e:	4967      	ldr	r1, [pc, #412]	; (800193c <HAL_RCC_ClockConfig+0x1c0>)
 80017a0:	4b66      	ldr	r3, [pc, #408]	; (800193c <HAL_RCC_ClockConfig+0x1c0>)
 80017a2:	681b      	ldr	r3, [r3, #0]
 80017a4:	f023 0207 	bic.w	r2, r3, #7
 80017a8:	683b      	ldr	r3, [r7, #0]
 80017aa:	4313      	orrs	r3, r2
 80017ac:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80017ae:	4b63      	ldr	r3, [pc, #396]	; (800193c <HAL_RCC_ClockConfig+0x1c0>)
 80017b0:	681b      	ldr	r3, [r3, #0]
 80017b2:	f003 0207 	and.w	r2, r3, #7
 80017b6:	683b      	ldr	r3, [r7, #0]
 80017b8:	429a      	cmp	r2, r3
 80017ba:	d001      	beq.n	80017c0 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 80017bc:	2301      	movs	r3, #1
 80017be:	e0b8      	b.n	8001932 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80017c0:	687b      	ldr	r3, [r7, #4]
 80017c2:	681b      	ldr	r3, [r3, #0]
 80017c4:	f003 0302 	and.w	r3, r3, #2
 80017c8:	2b00      	cmp	r3, #0
 80017ca:	d020      	beq.n	800180e <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80017cc:	687b      	ldr	r3, [r7, #4]
 80017ce:	681b      	ldr	r3, [r3, #0]
 80017d0:	f003 0304 	and.w	r3, r3, #4
 80017d4:	2b00      	cmp	r3, #0
 80017d6:	d005      	beq.n	80017e4 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80017d8:	4a59      	ldr	r2, [pc, #356]	; (8001940 <HAL_RCC_ClockConfig+0x1c4>)
 80017da:	4b59      	ldr	r3, [pc, #356]	; (8001940 <HAL_RCC_ClockConfig+0x1c4>)
 80017dc:	685b      	ldr	r3, [r3, #4]
 80017de:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 80017e2:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80017e4:	687b      	ldr	r3, [r7, #4]
 80017e6:	681b      	ldr	r3, [r3, #0]
 80017e8:	f003 0308 	and.w	r3, r3, #8
 80017ec:	2b00      	cmp	r3, #0
 80017ee:	d005      	beq.n	80017fc <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80017f0:	4a53      	ldr	r2, [pc, #332]	; (8001940 <HAL_RCC_ClockConfig+0x1c4>)
 80017f2:	4b53      	ldr	r3, [pc, #332]	; (8001940 <HAL_RCC_ClockConfig+0x1c4>)
 80017f4:	685b      	ldr	r3, [r3, #4]
 80017f6:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 80017fa:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80017fc:	4950      	ldr	r1, [pc, #320]	; (8001940 <HAL_RCC_ClockConfig+0x1c4>)
 80017fe:	4b50      	ldr	r3, [pc, #320]	; (8001940 <HAL_RCC_ClockConfig+0x1c4>)
 8001800:	685b      	ldr	r3, [r3, #4]
 8001802:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001806:	687b      	ldr	r3, [r7, #4]
 8001808:	689b      	ldr	r3, [r3, #8]
 800180a:	4313      	orrs	r3, r2
 800180c:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800180e:	687b      	ldr	r3, [r7, #4]
 8001810:	681b      	ldr	r3, [r3, #0]
 8001812:	f003 0301 	and.w	r3, r3, #1
 8001816:	2b00      	cmp	r3, #0
 8001818:	d040      	beq.n	800189c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800181a:	687b      	ldr	r3, [r7, #4]
 800181c:	685b      	ldr	r3, [r3, #4]
 800181e:	2b01      	cmp	r3, #1
 8001820:	d107      	bne.n	8001832 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001822:	4b47      	ldr	r3, [pc, #284]	; (8001940 <HAL_RCC_ClockConfig+0x1c4>)
 8001824:	681b      	ldr	r3, [r3, #0]
 8001826:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800182a:	2b00      	cmp	r3, #0
 800182c:	d115      	bne.n	800185a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800182e:	2301      	movs	r3, #1
 8001830:	e07f      	b.n	8001932 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001832:	687b      	ldr	r3, [r7, #4]
 8001834:	685b      	ldr	r3, [r3, #4]
 8001836:	2b02      	cmp	r3, #2
 8001838:	d107      	bne.n	800184a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800183a:	4b41      	ldr	r3, [pc, #260]	; (8001940 <HAL_RCC_ClockConfig+0x1c4>)
 800183c:	681b      	ldr	r3, [r3, #0]
 800183e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001842:	2b00      	cmp	r3, #0
 8001844:	d109      	bne.n	800185a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001846:	2301      	movs	r3, #1
 8001848:	e073      	b.n	8001932 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800184a:	4b3d      	ldr	r3, [pc, #244]	; (8001940 <HAL_RCC_ClockConfig+0x1c4>)
 800184c:	681b      	ldr	r3, [r3, #0]
 800184e:	f003 0302 	and.w	r3, r3, #2
 8001852:	2b00      	cmp	r3, #0
 8001854:	d101      	bne.n	800185a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001856:	2301      	movs	r3, #1
 8001858:	e06b      	b.n	8001932 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800185a:	4939      	ldr	r1, [pc, #228]	; (8001940 <HAL_RCC_ClockConfig+0x1c4>)
 800185c:	4b38      	ldr	r3, [pc, #224]	; (8001940 <HAL_RCC_ClockConfig+0x1c4>)
 800185e:	685b      	ldr	r3, [r3, #4]
 8001860:	f023 0203 	bic.w	r2, r3, #3
 8001864:	687b      	ldr	r3, [r7, #4]
 8001866:	685b      	ldr	r3, [r3, #4]
 8001868:	4313      	orrs	r3, r2
 800186a:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800186c:	f7ff f9ba 	bl	8000be4 <HAL_GetTick>
 8001870:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001872:	e00a      	b.n	800188a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001874:	f7ff f9b6 	bl	8000be4 <HAL_GetTick>
 8001878:	4602      	mov	r2, r0
 800187a:	68fb      	ldr	r3, [r7, #12]
 800187c:	1ad3      	subs	r3, r2, r3
 800187e:	f241 3288 	movw	r2, #5000	; 0x1388
 8001882:	4293      	cmp	r3, r2
 8001884:	d901      	bls.n	800188a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8001886:	2303      	movs	r3, #3
 8001888:	e053      	b.n	8001932 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800188a:	4b2d      	ldr	r3, [pc, #180]	; (8001940 <HAL_RCC_ClockConfig+0x1c4>)
 800188c:	685b      	ldr	r3, [r3, #4]
 800188e:	f003 020c 	and.w	r2, r3, #12
 8001892:	687b      	ldr	r3, [r7, #4]
 8001894:	685b      	ldr	r3, [r3, #4]
 8001896:	009b      	lsls	r3, r3, #2
 8001898:	429a      	cmp	r2, r3
 800189a:	d1eb      	bne.n	8001874 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800189c:	4b27      	ldr	r3, [pc, #156]	; (800193c <HAL_RCC_ClockConfig+0x1c0>)
 800189e:	681b      	ldr	r3, [r3, #0]
 80018a0:	f003 0207 	and.w	r2, r3, #7
 80018a4:	683b      	ldr	r3, [r7, #0]
 80018a6:	429a      	cmp	r2, r3
 80018a8:	d910      	bls.n	80018cc <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80018aa:	4924      	ldr	r1, [pc, #144]	; (800193c <HAL_RCC_ClockConfig+0x1c0>)
 80018ac:	4b23      	ldr	r3, [pc, #140]	; (800193c <HAL_RCC_ClockConfig+0x1c0>)
 80018ae:	681b      	ldr	r3, [r3, #0]
 80018b0:	f023 0207 	bic.w	r2, r3, #7
 80018b4:	683b      	ldr	r3, [r7, #0]
 80018b6:	4313      	orrs	r3, r2
 80018b8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80018ba:	4b20      	ldr	r3, [pc, #128]	; (800193c <HAL_RCC_ClockConfig+0x1c0>)
 80018bc:	681b      	ldr	r3, [r3, #0]
 80018be:	f003 0207 	and.w	r2, r3, #7
 80018c2:	683b      	ldr	r3, [r7, #0]
 80018c4:	429a      	cmp	r2, r3
 80018c6:	d001      	beq.n	80018cc <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 80018c8:	2301      	movs	r3, #1
 80018ca:	e032      	b.n	8001932 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80018cc:	687b      	ldr	r3, [r7, #4]
 80018ce:	681b      	ldr	r3, [r3, #0]
 80018d0:	f003 0304 	and.w	r3, r3, #4
 80018d4:	2b00      	cmp	r3, #0
 80018d6:	d008      	beq.n	80018ea <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80018d8:	4919      	ldr	r1, [pc, #100]	; (8001940 <HAL_RCC_ClockConfig+0x1c4>)
 80018da:	4b19      	ldr	r3, [pc, #100]	; (8001940 <HAL_RCC_ClockConfig+0x1c4>)
 80018dc:	685b      	ldr	r3, [r3, #4]
 80018de:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80018e2:	687b      	ldr	r3, [r7, #4]
 80018e4:	68db      	ldr	r3, [r3, #12]
 80018e6:	4313      	orrs	r3, r2
 80018e8:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80018ea:	687b      	ldr	r3, [r7, #4]
 80018ec:	681b      	ldr	r3, [r3, #0]
 80018ee:	f003 0308 	and.w	r3, r3, #8
 80018f2:	2b00      	cmp	r3, #0
 80018f4:	d009      	beq.n	800190a <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80018f6:	4912      	ldr	r1, [pc, #72]	; (8001940 <HAL_RCC_ClockConfig+0x1c4>)
 80018f8:	4b11      	ldr	r3, [pc, #68]	; (8001940 <HAL_RCC_ClockConfig+0x1c4>)
 80018fa:	685b      	ldr	r3, [r3, #4]
 80018fc:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8001900:	687b      	ldr	r3, [r7, #4]
 8001902:	691b      	ldr	r3, [r3, #16]
 8001904:	00db      	lsls	r3, r3, #3
 8001906:	4313      	orrs	r3, r2
 8001908:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800190a:	f000 f821 	bl	8001950 <HAL_RCC_GetSysClockFreq>
 800190e:	4601      	mov	r1, r0
 8001910:	4b0b      	ldr	r3, [pc, #44]	; (8001940 <HAL_RCC_ClockConfig+0x1c4>)
 8001912:	685b      	ldr	r3, [r3, #4]
 8001914:	091b      	lsrs	r3, r3, #4
 8001916:	f003 030f 	and.w	r3, r3, #15
 800191a:	4a0a      	ldr	r2, [pc, #40]	; (8001944 <HAL_RCC_ClockConfig+0x1c8>)
 800191c:	5cd3      	ldrb	r3, [r2, r3]
 800191e:	fa21 f303 	lsr.w	r3, r1, r3
 8001922:	4a09      	ldr	r2, [pc, #36]	; (8001948 <HAL_RCC_ClockConfig+0x1cc>)
 8001924:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8001926:	4b09      	ldr	r3, [pc, #36]	; (800194c <HAL_RCC_ClockConfig+0x1d0>)
 8001928:	681b      	ldr	r3, [r3, #0]
 800192a:	4618      	mov	r0, r3
 800192c:	f7ff f918 	bl	8000b60 <HAL_InitTick>

  return HAL_OK;
 8001930:	2300      	movs	r3, #0
}
 8001932:	4618      	mov	r0, r3
 8001934:	3710      	adds	r7, #16
 8001936:	46bd      	mov	sp, r7
 8001938:	bd80      	pop	{r7, pc}
 800193a:	bf00      	nop
 800193c:	40022000 	.word	0x40022000
 8001940:	40021000 	.word	0x40021000
 8001944:	08002e54 	.word	0x08002e54
 8001948:	200000f0 	.word	0x200000f0
 800194c:	200000f4 	.word	0x200000f4

08001950 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001950:	b490      	push	{r4, r7}
 8001952:	b08a      	sub	sp, #40	; 0x28
 8001954:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 8001956:	4b2a      	ldr	r3, [pc, #168]	; (8001a00 <HAL_RCC_GetSysClockFreq+0xb0>)
 8001958:	1d3c      	adds	r4, r7, #4
 800195a:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800195c:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8001960:	4b28      	ldr	r3, [pc, #160]	; (8001a04 <HAL_RCC_GetSysClockFreq+0xb4>)
 8001962:	881b      	ldrh	r3, [r3, #0]
 8001964:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8001966:	2300      	movs	r3, #0
 8001968:	61fb      	str	r3, [r7, #28]
 800196a:	2300      	movs	r3, #0
 800196c:	61bb      	str	r3, [r7, #24]
 800196e:	2300      	movs	r3, #0
 8001970:	627b      	str	r3, [r7, #36]	; 0x24
 8001972:	2300      	movs	r3, #0
 8001974:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 8001976:	2300      	movs	r3, #0
 8001978:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 800197a:	4b23      	ldr	r3, [pc, #140]	; (8001a08 <HAL_RCC_GetSysClockFreq+0xb8>)
 800197c:	685b      	ldr	r3, [r3, #4]
 800197e:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8001980:	69fb      	ldr	r3, [r7, #28]
 8001982:	f003 030c 	and.w	r3, r3, #12
 8001986:	2b04      	cmp	r3, #4
 8001988:	d002      	beq.n	8001990 <HAL_RCC_GetSysClockFreq+0x40>
 800198a:	2b08      	cmp	r3, #8
 800198c:	d003      	beq.n	8001996 <HAL_RCC_GetSysClockFreq+0x46>
 800198e:	e02d      	b.n	80019ec <HAL_RCC_GetSysClockFreq+0x9c>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8001990:	4b1e      	ldr	r3, [pc, #120]	; (8001a0c <HAL_RCC_GetSysClockFreq+0xbc>)
 8001992:	623b      	str	r3, [r7, #32]
      break;
 8001994:	e02d      	b.n	80019f2 <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8001996:	69fb      	ldr	r3, [r7, #28]
 8001998:	0c9b      	lsrs	r3, r3, #18
 800199a:	f003 030f 	and.w	r3, r3, #15
 800199e:	f107 0228 	add.w	r2, r7, #40	; 0x28
 80019a2:	4413      	add	r3, r2
 80019a4:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 80019a8:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80019aa:	69fb      	ldr	r3, [r7, #28]
 80019ac:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80019b0:	2b00      	cmp	r3, #0
 80019b2:	d013      	beq.n	80019dc <HAL_RCC_GetSysClockFreq+0x8c>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 80019b4:	4b14      	ldr	r3, [pc, #80]	; (8001a08 <HAL_RCC_GetSysClockFreq+0xb8>)
 80019b6:	685b      	ldr	r3, [r3, #4]
 80019b8:	0c5b      	lsrs	r3, r3, #17
 80019ba:	f003 0301 	and.w	r3, r3, #1
 80019be:	f107 0228 	add.w	r2, r7, #40	; 0x28
 80019c2:	4413      	add	r3, r2
 80019c4:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 80019c8:	61bb      	str	r3, [r7, #24]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 80019ca:	697b      	ldr	r3, [r7, #20]
 80019cc:	4a0f      	ldr	r2, [pc, #60]	; (8001a0c <HAL_RCC_GetSysClockFreq+0xbc>)
 80019ce:	fb02 f203 	mul.w	r2, r2, r3
 80019d2:	69bb      	ldr	r3, [r7, #24]
 80019d4:	fbb2 f3f3 	udiv	r3, r2, r3
 80019d8:	627b      	str	r3, [r7, #36]	; 0x24
 80019da:	e004      	b.n	80019e6 <HAL_RCC_GetSysClockFreq+0x96>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 80019dc:	697b      	ldr	r3, [r7, #20]
 80019de:	4a0c      	ldr	r2, [pc, #48]	; (8001a10 <HAL_RCC_GetSysClockFreq+0xc0>)
 80019e0:	fb02 f303 	mul.w	r3, r2, r3
 80019e4:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 80019e6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80019e8:	623b      	str	r3, [r7, #32]
      break;
 80019ea:	e002      	b.n	80019f2 <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 80019ec:	4b07      	ldr	r3, [pc, #28]	; (8001a0c <HAL_RCC_GetSysClockFreq+0xbc>)
 80019ee:	623b      	str	r3, [r7, #32]
      break;
 80019f0:	bf00      	nop
    }
  }
  return sysclockfreq;
 80019f2:	6a3b      	ldr	r3, [r7, #32]
}
 80019f4:	4618      	mov	r0, r3
 80019f6:	3728      	adds	r7, #40	; 0x28
 80019f8:	46bd      	mov	sp, r7
 80019fa:	bc90      	pop	{r4, r7}
 80019fc:	4770      	bx	lr
 80019fe:	bf00      	nop
 8001a00:	08002df4 	.word	0x08002df4
 8001a04:	08002e04 	.word	0x08002e04
 8001a08:	40021000 	.word	0x40021000
 8001a0c:	007a1200 	.word	0x007a1200
 8001a10:	003d0900 	.word	0x003d0900

08001a14 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001a14:	b480      	push	{r7}
 8001a16:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001a18:	4b02      	ldr	r3, [pc, #8]	; (8001a24 <HAL_RCC_GetHCLKFreq+0x10>)
 8001a1a:	681b      	ldr	r3, [r3, #0]
}
 8001a1c:	4618      	mov	r0, r3
 8001a1e:	46bd      	mov	sp, r7
 8001a20:	bc80      	pop	{r7}
 8001a22:	4770      	bx	lr
 8001a24:	200000f0 	.word	0x200000f0

08001a28 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001a28:	b580      	push	{r7, lr}
 8001a2a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8001a2c:	f7ff fff2 	bl	8001a14 <HAL_RCC_GetHCLKFreq>
 8001a30:	4601      	mov	r1, r0
 8001a32:	4b05      	ldr	r3, [pc, #20]	; (8001a48 <HAL_RCC_GetPCLK1Freq+0x20>)
 8001a34:	685b      	ldr	r3, [r3, #4]
 8001a36:	0a1b      	lsrs	r3, r3, #8
 8001a38:	f003 0307 	and.w	r3, r3, #7
 8001a3c:	4a03      	ldr	r2, [pc, #12]	; (8001a4c <HAL_RCC_GetPCLK1Freq+0x24>)
 8001a3e:	5cd3      	ldrb	r3, [r2, r3]
 8001a40:	fa21 f303 	lsr.w	r3, r1, r3
}
 8001a44:	4618      	mov	r0, r3
 8001a46:	bd80      	pop	{r7, pc}
 8001a48:	40021000 	.word	0x40021000
 8001a4c:	08002e64 	.word	0x08002e64

08001a50 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8001a50:	b580      	push	{r7, lr}
 8001a52:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8001a54:	f7ff ffde 	bl	8001a14 <HAL_RCC_GetHCLKFreq>
 8001a58:	4601      	mov	r1, r0
 8001a5a:	4b05      	ldr	r3, [pc, #20]	; (8001a70 <HAL_RCC_GetPCLK2Freq+0x20>)
 8001a5c:	685b      	ldr	r3, [r3, #4]
 8001a5e:	0adb      	lsrs	r3, r3, #11
 8001a60:	f003 0307 	and.w	r3, r3, #7
 8001a64:	4a03      	ldr	r2, [pc, #12]	; (8001a74 <HAL_RCC_GetPCLK2Freq+0x24>)
 8001a66:	5cd3      	ldrb	r3, [r2, r3]
 8001a68:	fa21 f303 	lsr.w	r3, r1, r3
}
 8001a6c:	4618      	mov	r0, r3
 8001a6e:	bd80      	pop	{r7, pc}
 8001a70:	40021000 	.word	0x40021000
 8001a74:	08002e64 	.word	0x08002e64

08001a78 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8001a78:	b480      	push	{r7}
 8001a7a:	b085      	sub	sp, #20
 8001a7c:	af00      	add	r7, sp, #0
 8001a7e:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8001a80:	4b0a      	ldr	r3, [pc, #40]	; (8001aac <RCC_Delay+0x34>)
 8001a82:	681b      	ldr	r3, [r3, #0]
 8001a84:	4a0a      	ldr	r2, [pc, #40]	; (8001ab0 <RCC_Delay+0x38>)
 8001a86:	fba2 2303 	umull	r2, r3, r2, r3
 8001a8a:	0a5b      	lsrs	r3, r3, #9
 8001a8c:	687a      	ldr	r2, [r7, #4]
 8001a8e:	fb02 f303 	mul.w	r3, r2, r3
 8001a92:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8001a94:	bf00      	nop
  }
  while (Delay --);
 8001a96:	68fb      	ldr	r3, [r7, #12]
 8001a98:	1e5a      	subs	r2, r3, #1
 8001a9a:	60fa      	str	r2, [r7, #12]
 8001a9c:	2b00      	cmp	r3, #0
 8001a9e:	d1f9      	bne.n	8001a94 <RCC_Delay+0x1c>
}
 8001aa0:	bf00      	nop
 8001aa2:	3714      	adds	r7, #20
 8001aa4:	46bd      	mov	sp, r7
 8001aa6:	bc80      	pop	{r7}
 8001aa8:	4770      	bx	lr
 8001aaa:	bf00      	nop
 8001aac:	200000f0 	.word	0x200000f0
 8001ab0:	10624dd3 	.word	0x10624dd3

08001ab4 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8001ab4:	b580      	push	{r7, lr}
 8001ab6:	b082      	sub	sp, #8
 8001ab8:	af00      	add	r7, sp, #0
 8001aba:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8001abc:	687b      	ldr	r3, [r7, #4]
 8001abe:	2b00      	cmp	r3, #0
 8001ac0:	d101      	bne.n	8001ac6 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8001ac2:	2301      	movs	r3, #1
 8001ac4:	e01d      	b.n	8001b02 <HAL_TIM_Base_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8001ac6:	687b      	ldr	r3, [r7, #4]
 8001ac8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001acc:	b2db      	uxtb	r3, r3
 8001ace:	2b00      	cmp	r3, #0
 8001ad0:	d106      	bne.n	8001ae0 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8001ad2:	687b      	ldr	r3, [r7, #4]
 8001ad4:	2200      	movs	r2, #0
 8001ad6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8001ada:	6878      	ldr	r0, [r7, #4]
 8001adc:	f7fe ff88 	bl	80009f0 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001ae0:	687b      	ldr	r3, [r7, #4]
 8001ae2:	2202      	movs	r2, #2
 8001ae4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8001ae8:	687b      	ldr	r3, [r7, #4]
 8001aea:	681a      	ldr	r2, [r3, #0]
 8001aec:	687b      	ldr	r3, [r7, #4]
 8001aee:	3304      	adds	r3, #4
 8001af0:	4619      	mov	r1, r3
 8001af2:	4610      	mov	r0, r2
 8001af4:	f000 fa10 	bl	8001f18 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8001af8:	687b      	ldr	r3, [r7, #4]
 8001afa:	2201      	movs	r2, #1
 8001afc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8001b00:	2300      	movs	r3, #0
}
 8001b02:	4618      	mov	r0, r3
 8001b04:	3708      	adds	r7, #8
 8001b06:	46bd      	mov	sp, r7
 8001b08:	bd80      	pop	{r7, pc}

08001b0a <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8001b0a:	b480      	push	{r7}
 8001b0c:	b085      	sub	sp, #20
 8001b0e:	af00      	add	r7, sp, #0
 8001b10:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8001b12:	687b      	ldr	r3, [r7, #4]
 8001b14:	681b      	ldr	r3, [r3, #0]
 8001b16:	687a      	ldr	r2, [r7, #4]
 8001b18:	6812      	ldr	r2, [r2, #0]
 8001b1a:	68d2      	ldr	r2, [r2, #12]
 8001b1c:	f042 0201 	orr.w	r2, r2, #1
 8001b20:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8001b22:	687b      	ldr	r3, [r7, #4]
 8001b24:	681b      	ldr	r3, [r3, #0]
 8001b26:	689b      	ldr	r3, [r3, #8]
 8001b28:	f003 0307 	and.w	r3, r3, #7
 8001b2c:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001b2e:	68fb      	ldr	r3, [r7, #12]
 8001b30:	2b06      	cmp	r3, #6
 8001b32:	d007      	beq.n	8001b44 <HAL_TIM_Base_Start_IT+0x3a>
  {
    __HAL_TIM_ENABLE(htim);
 8001b34:	687b      	ldr	r3, [r7, #4]
 8001b36:	681b      	ldr	r3, [r3, #0]
 8001b38:	687a      	ldr	r2, [r7, #4]
 8001b3a:	6812      	ldr	r2, [r2, #0]
 8001b3c:	6812      	ldr	r2, [r2, #0]
 8001b3e:	f042 0201 	orr.w	r2, r2, #1
 8001b42:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8001b44:	2300      	movs	r3, #0
}
 8001b46:	4618      	mov	r0, r3
 8001b48:	3714      	adds	r7, #20
 8001b4a:	46bd      	mov	sp, r7
 8001b4c:	bc80      	pop	{r7}
 8001b4e:	4770      	bx	lr

08001b50 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8001b50:	b580      	push	{r7, lr}
 8001b52:	b082      	sub	sp, #8
 8001b54:	af00      	add	r7, sp, #0
 8001b56:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8001b58:	687b      	ldr	r3, [r7, #4]
 8001b5a:	681b      	ldr	r3, [r3, #0]
 8001b5c:	691b      	ldr	r3, [r3, #16]
 8001b5e:	f003 0302 	and.w	r3, r3, #2
 8001b62:	2b02      	cmp	r3, #2
 8001b64:	d122      	bne.n	8001bac <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8001b66:	687b      	ldr	r3, [r7, #4]
 8001b68:	681b      	ldr	r3, [r3, #0]
 8001b6a:	68db      	ldr	r3, [r3, #12]
 8001b6c:	f003 0302 	and.w	r3, r3, #2
 8001b70:	2b02      	cmp	r3, #2
 8001b72:	d11b      	bne.n	8001bac <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8001b74:	687b      	ldr	r3, [r7, #4]
 8001b76:	681b      	ldr	r3, [r3, #0]
 8001b78:	f06f 0202 	mvn.w	r2, #2
 8001b7c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8001b7e:	687b      	ldr	r3, [r7, #4]
 8001b80:	2201      	movs	r2, #1
 8001b82:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8001b84:	687b      	ldr	r3, [r7, #4]
 8001b86:	681b      	ldr	r3, [r3, #0]
 8001b88:	699b      	ldr	r3, [r3, #24]
 8001b8a:	f003 0303 	and.w	r3, r3, #3
 8001b8e:	2b00      	cmp	r3, #0
 8001b90:	d003      	beq.n	8001b9a <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8001b92:	6878      	ldr	r0, [r7, #4]
 8001b94:	f000 f9a4 	bl	8001ee0 <HAL_TIM_IC_CaptureCallback>
 8001b98:	e005      	b.n	8001ba6 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8001b9a:	6878      	ldr	r0, [r7, #4]
 8001b9c:	f000 f997 	bl	8001ece <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001ba0:	6878      	ldr	r0, [r7, #4]
 8001ba2:	f000 f9a6 	bl	8001ef2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001ba6:	687b      	ldr	r3, [r7, #4]
 8001ba8:	2200      	movs	r2, #0
 8001baa:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8001bac:	687b      	ldr	r3, [r7, #4]
 8001bae:	681b      	ldr	r3, [r3, #0]
 8001bb0:	691b      	ldr	r3, [r3, #16]
 8001bb2:	f003 0304 	and.w	r3, r3, #4
 8001bb6:	2b04      	cmp	r3, #4
 8001bb8:	d122      	bne.n	8001c00 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8001bba:	687b      	ldr	r3, [r7, #4]
 8001bbc:	681b      	ldr	r3, [r3, #0]
 8001bbe:	68db      	ldr	r3, [r3, #12]
 8001bc0:	f003 0304 	and.w	r3, r3, #4
 8001bc4:	2b04      	cmp	r3, #4
 8001bc6:	d11b      	bne.n	8001c00 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8001bc8:	687b      	ldr	r3, [r7, #4]
 8001bca:	681b      	ldr	r3, [r3, #0]
 8001bcc:	f06f 0204 	mvn.w	r2, #4
 8001bd0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8001bd2:	687b      	ldr	r3, [r7, #4]
 8001bd4:	2202      	movs	r2, #2
 8001bd6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8001bd8:	687b      	ldr	r3, [r7, #4]
 8001bda:	681b      	ldr	r3, [r3, #0]
 8001bdc:	699b      	ldr	r3, [r3, #24]
 8001bde:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8001be2:	2b00      	cmp	r3, #0
 8001be4:	d003      	beq.n	8001bee <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8001be6:	6878      	ldr	r0, [r7, #4]
 8001be8:	f000 f97a 	bl	8001ee0 <HAL_TIM_IC_CaptureCallback>
 8001bec:	e005      	b.n	8001bfa <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001bee:	6878      	ldr	r0, [r7, #4]
 8001bf0:	f000 f96d 	bl	8001ece <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001bf4:	6878      	ldr	r0, [r7, #4]
 8001bf6:	f000 f97c 	bl	8001ef2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001bfa:	687b      	ldr	r3, [r7, #4]
 8001bfc:	2200      	movs	r2, #0
 8001bfe:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8001c00:	687b      	ldr	r3, [r7, #4]
 8001c02:	681b      	ldr	r3, [r3, #0]
 8001c04:	691b      	ldr	r3, [r3, #16]
 8001c06:	f003 0308 	and.w	r3, r3, #8
 8001c0a:	2b08      	cmp	r3, #8
 8001c0c:	d122      	bne.n	8001c54 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8001c0e:	687b      	ldr	r3, [r7, #4]
 8001c10:	681b      	ldr	r3, [r3, #0]
 8001c12:	68db      	ldr	r3, [r3, #12]
 8001c14:	f003 0308 	and.w	r3, r3, #8
 8001c18:	2b08      	cmp	r3, #8
 8001c1a:	d11b      	bne.n	8001c54 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8001c1c:	687b      	ldr	r3, [r7, #4]
 8001c1e:	681b      	ldr	r3, [r3, #0]
 8001c20:	f06f 0208 	mvn.w	r2, #8
 8001c24:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8001c26:	687b      	ldr	r3, [r7, #4]
 8001c28:	2204      	movs	r2, #4
 8001c2a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8001c2c:	687b      	ldr	r3, [r7, #4]
 8001c2e:	681b      	ldr	r3, [r3, #0]
 8001c30:	69db      	ldr	r3, [r3, #28]
 8001c32:	f003 0303 	and.w	r3, r3, #3
 8001c36:	2b00      	cmp	r3, #0
 8001c38:	d003      	beq.n	8001c42 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8001c3a:	6878      	ldr	r0, [r7, #4]
 8001c3c:	f000 f950 	bl	8001ee0 <HAL_TIM_IC_CaptureCallback>
 8001c40:	e005      	b.n	8001c4e <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001c42:	6878      	ldr	r0, [r7, #4]
 8001c44:	f000 f943 	bl	8001ece <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001c48:	6878      	ldr	r0, [r7, #4]
 8001c4a:	f000 f952 	bl	8001ef2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001c4e:	687b      	ldr	r3, [r7, #4]
 8001c50:	2200      	movs	r2, #0
 8001c52:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8001c54:	687b      	ldr	r3, [r7, #4]
 8001c56:	681b      	ldr	r3, [r3, #0]
 8001c58:	691b      	ldr	r3, [r3, #16]
 8001c5a:	f003 0310 	and.w	r3, r3, #16
 8001c5e:	2b10      	cmp	r3, #16
 8001c60:	d122      	bne.n	8001ca8 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8001c62:	687b      	ldr	r3, [r7, #4]
 8001c64:	681b      	ldr	r3, [r3, #0]
 8001c66:	68db      	ldr	r3, [r3, #12]
 8001c68:	f003 0310 	and.w	r3, r3, #16
 8001c6c:	2b10      	cmp	r3, #16
 8001c6e:	d11b      	bne.n	8001ca8 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8001c70:	687b      	ldr	r3, [r7, #4]
 8001c72:	681b      	ldr	r3, [r3, #0]
 8001c74:	f06f 0210 	mvn.w	r2, #16
 8001c78:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8001c7a:	687b      	ldr	r3, [r7, #4]
 8001c7c:	2208      	movs	r2, #8
 8001c7e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8001c80:	687b      	ldr	r3, [r7, #4]
 8001c82:	681b      	ldr	r3, [r3, #0]
 8001c84:	69db      	ldr	r3, [r3, #28]
 8001c86:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8001c8a:	2b00      	cmp	r3, #0
 8001c8c:	d003      	beq.n	8001c96 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8001c8e:	6878      	ldr	r0, [r7, #4]
 8001c90:	f000 f926 	bl	8001ee0 <HAL_TIM_IC_CaptureCallback>
 8001c94:	e005      	b.n	8001ca2 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001c96:	6878      	ldr	r0, [r7, #4]
 8001c98:	f000 f919 	bl	8001ece <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001c9c:	6878      	ldr	r0, [r7, #4]
 8001c9e:	f000 f928 	bl	8001ef2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001ca2:	687b      	ldr	r3, [r7, #4]
 8001ca4:	2200      	movs	r2, #0
 8001ca6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8001ca8:	687b      	ldr	r3, [r7, #4]
 8001caa:	681b      	ldr	r3, [r3, #0]
 8001cac:	691b      	ldr	r3, [r3, #16]
 8001cae:	f003 0301 	and.w	r3, r3, #1
 8001cb2:	2b01      	cmp	r3, #1
 8001cb4:	d10e      	bne.n	8001cd4 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8001cb6:	687b      	ldr	r3, [r7, #4]
 8001cb8:	681b      	ldr	r3, [r3, #0]
 8001cba:	68db      	ldr	r3, [r3, #12]
 8001cbc:	f003 0301 	and.w	r3, r3, #1
 8001cc0:	2b01      	cmp	r3, #1
 8001cc2:	d107      	bne.n	8001cd4 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8001cc4:	687b      	ldr	r3, [r7, #4]
 8001cc6:	681b      	ldr	r3, [r3, #0]
 8001cc8:	f06f 0201 	mvn.w	r2, #1
 8001ccc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8001cce:	6878      	ldr	r0, [r7, #4]
 8001cd0:	f7fe fb28 	bl	8000324 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8001cd4:	687b      	ldr	r3, [r7, #4]
 8001cd6:	681b      	ldr	r3, [r3, #0]
 8001cd8:	691b      	ldr	r3, [r3, #16]
 8001cda:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001cde:	2b80      	cmp	r3, #128	; 0x80
 8001ce0:	d10e      	bne.n	8001d00 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8001ce2:	687b      	ldr	r3, [r7, #4]
 8001ce4:	681b      	ldr	r3, [r3, #0]
 8001ce6:	68db      	ldr	r3, [r3, #12]
 8001ce8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001cec:	2b80      	cmp	r3, #128	; 0x80
 8001cee:	d107      	bne.n	8001d00 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8001cf0:	687b      	ldr	r3, [r7, #4]
 8001cf2:	681b      	ldr	r3, [r3, #0]
 8001cf4:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8001cf8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8001cfa:	6878      	ldr	r0, [r7, #4]
 8001cfc:	f000 fa51 	bl	80021a2 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8001d00:	687b      	ldr	r3, [r7, #4]
 8001d02:	681b      	ldr	r3, [r3, #0]
 8001d04:	691b      	ldr	r3, [r3, #16]
 8001d06:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001d0a:	2b40      	cmp	r3, #64	; 0x40
 8001d0c:	d10e      	bne.n	8001d2c <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8001d0e:	687b      	ldr	r3, [r7, #4]
 8001d10:	681b      	ldr	r3, [r3, #0]
 8001d12:	68db      	ldr	r3, [r3, #12]
 8001d14:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001d18:	2b40      	cmp	r3, #64	; 0x40
 8001d1a:	d107      	bne.n	8001d2c <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8001d1c:	687b      	ldr	r3, [r7, #4]
 8001d1e:	681b      	ldr	r3, [r3, #0]
 8001d20:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8001d24:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8001d26:	6878      	ldr	r0, [r7, #4]
 8001d28:	f000 f8ec 	bl	8001f04 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8001d2c:	687b      	ldr	r3, [r7, #4]
 8001d2e:	681b      	ldr	r3, [r3, #0]
 8001d30:	691b      	ldr	r3, [r3, #16]
 8001d32:	f003 0320 	and.w	r3, r3, #32
 8001d36:	2b20      	cmp	r3, #32
 8001d38:	d10e      	bne.n	8001d58 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8001d3a:	687b      	ldr	r3, [r7, #4]
 8001d3c:	681b      	ldr	r3, [r3, #0]
 8001d3e:	68db      	ldr	r3, [r3, #12]
 8001d40:	f003 0320 	and.w	r3, r3, #32
 8001d44:	2b20      	cmp	r3, #32
 8001d46:	d107      	bne.n	8001d58 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8001d48:	687b      	ldr	r3, [r7, #4]
 8001d4a:	681b      	ldr	r3, [r3, #0]
 8001d4c:	f06f 0220 	mvn.w	r2, #32
 8001d50:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8001d52:	6878      	ldr	r0, [r7, #4]
 8001d54:	f000 fa1c 	bl	8002190 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8001d58:	bf00      	nop
 8001d5a:	3708      	adds	r7, #8
 8001d5c:	46bd      	mov	sp, r7
 8001d5e:	bd80      	pop	{r7, pc}

08001d60 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8001d60:	b580      	push	{r7, lr}
 8001d62:	b084      	sub	sp, #16
 8001d64:	af00      	add	r7, sp, #0
 8001d66:	6078      	str	r0, [r7, #4]
 8001d68:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8001d6a:	687b      	ldr	r3, [r7, #4]
 8001d6c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8001d70:	2b01      	cmp	r3, #1
 8001d72:	d101      	bne.n	8001d78 <HAL_TIM_ConfigClockSource+0x18>
 8001d74:	2302      	movs	r3, #2
 8001d76:	e0a6      	b.n	8001ec6 <HAL_TIM_ConfigClockSource+0x166>
 8001d78:	687b      	ldr	r3, [r7, #4]
 8001d7a:	2201      	movs	r2, #1
 8001d7c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8001d80:	687b      	ldr	r3, [r7, #4]
 8001d82:	2202      	movs	r2, #2
 8001d84:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8001d88:	687b      	ldr	r3, [r7, #4]
 8001d8a:	681b      	ldr	r3, [r3, #0]
 8001d8c:	689b      	ldr	r3, [r3, #8]
 8001d8e:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8001d90:	68fb      	ldr	r3, [r7, #12]
 8001d92:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8001d96:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8001d98:	68fb      	ldr	r3, [r7, #12]
 8001d9a:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8001d9e:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 8001da0:	687b      	ldr	r3, [r7, #4]
 8001da2:	681b      	ldr	r3, [r3, #0]
 8001da4:	68fa      	ldr	r2, [r7, #12]
 8001da6:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8001da8:	683b      	ldr	r3, [r7, #0]
 8001daa:	681b      	ldr	r3, [r3, #0]
 8001dac:	2b40      	cmp	r3, #64	; 0x40
 8001dae:	d067      	beq.n	8001e80 <HAL_TIM_ConfigClockSource+0x120>
 8001db0:	2b40      	cmp	r3, #64	; 0x40
 8001db2:	d80b      	bhi.n	8001dcc <HAL_TIM_ConfigClockSource+0x6c>
 8001db4:	2b10      	cmp	r3, #16
 8001db6:	d073      	beq.n	8001ea0 <HAL_TIM_ConfigClockSource+0x140>
 8001db8:	2b10      	cmp	r3, #16
 8001dba:	d802      	bhi.n	8001dc2 <HAL_TIM_ConfigClockSource+0x62>
 8001dbc:	2b00      	cmp	r3, #0
 8001dbe:	d06f      	beq.n	8001ea0 <HAL_TIM_ConfigClockSource+0x140>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
      break;
    }

    default:
      break;
 8001dc0:	e078      	b.n	8001eb4 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 8001dc2:	2b20      	cmp	r3, #32
 8001dc4:	d06c      	beq.n	8001ea0 <HAL_TIM_ConfigClockSource+0x140>
 8001dc6:	2b30      	cmp	r3, #48	; 0x30
 8001dc8:	d06a      	beq.n	8001ea0 <HAL_TIM_ConfigClockSource+0x140>
      break;
 8001dca:	e073      	b.n	8001eb4 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 8001dcc:	2b70      	cmp	r3, #112	; 0x70
 8001dce:	d00d      	beq.n	8001dec <HAL_TIM_ConfigClockSource+0x8c>
 8001dd0:	2b70      	cmp	r3, #112	; 0x70
 8001dd2:	d804      	bhi.n	8001dde <HAL_TIM_ConfigClockSource+0x7e>
 8001dd4:	2b50      	cmp	r3, #80	; 0x50
 8001dd6:	d033      	beq.n	8001e40 <HAL_TIM_ConfigClockSource+0xe0>
 8001dd8:	2b60      	cmp	r3, #96	; 0x60
 8001dda:	d041      	beq.n	8001e60 <HAL_TIM_ConfigClockSource+0x100>
      break;
 8001ddc:	e06a      	b.n	8001eb4 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 8001dde:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8001de2:	d066      	beq.n	8001eb2 <HAL_TIM_ConfigClockSource+0x152>
 8001de4:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8001de8:	d017      	beq.n	8001e1a <HAL_TIM_ConfigClockSource+0xba>
      break;
 8001dea:	e063      	b.n	8001eb4 <HAL_TIM_ConfigClockSource+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 8001dec:	687b      	ldr	r3, [r7, #4]
 8001dee:	6818      	ldr	r0, [r3, #0]
 8001df0:	683b      	ldr	r3, [r7, #0]
 8001df2:	6899      	ldr	r1, [r3, #8]
 8001df4:	683b      	ldr	r3, [r7, #0]
 8001df6:	685a      	ldr	r2, [r3, #4]
 8001df8:	683b      	ldr	r3, [r7, #0]
 8001dfa:	68db      	ldr	r3, [r3, #12]
 8001dfc:	f000 f965 	bl	80020ca <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8001e00:	687b      	ldr	r3, [r7, #4]
 8001e02:	681b      	ldr	r3, [r3, #0]
 8001e04:	689b      	ldr	r3, [r3, #8]
 8001e06:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8001e08:	68fb      	ldr	r3, [r7, #12]
 8001e0a:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8001e0e:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 8001e10:	687b      	ldr	r3, [r7, #4]
 8001e12:	681b      	ldr	r3, [r3, #0]
 8001e14:	68fa      	ldr	r2, [r7, #12]
 8001e16:	609a      	str	r2, [r3, #8]
      break;
 8001e18:	e04c      	b.n	8001eb4 <HAL_TIM_ConfigClockSource+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 8001e1a:	687b      	ldr	r3, [r7, #4]
 8001e1c:	6818      	ldr	r0, [r3, #0]
 8001e1e:	683b      	ldr	r3, [r7, #0]
 8001e20:	6899      	ldr	r1, [r3, #8]
 8001e22:	683b      	ldr	r3, [r7, #0]
 8001e24:	685a      	ldr	r2, [r3, #4]
 8001e26:	683b      	ldr	r3, [r7, #0]
 8001e28:	68db      	ldr	r3, [r3, #12]
 8001e2a:	f000 f94e 	bl	80020ca <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8001e2e:	687b      	ldr	r3, [r7, #4]
 8001e30:	681b      	ldr	r3, [r3, #0]
 8001e32:	687a      	ldr	r2, [r7, #4]
 8001e34:	6812      	ldr	r2, [r2, #0]
 8001e36:	6892      	ldr	r2, [r2, #8]
 8001e38:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8001e3c:	609a      	str	r2, [r3, #8]
      break;
 8001e3e:	e039      	b.n	8001eb4 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8001e40:	687b      	ldr	r3, [r7, #4]
 8001e42:	6818      	ldr	r0, [r3, #0]
 8001e44:	683b      	ldr	r3, [r7, #0]
 8001e46:	6859      	ldr	r1, [r3, #4]
 8001e48:	683b      	ldr	r3, [r7, #0]
 8001e4a:	68db      	ldr	r3, [r3, #12]
 8001e4c:	461a      	mov	r2, r3
 8001e4e:	f000 f8c5 	bl	8001fdc <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8001e52:	687b      	ldr	r3, [r7, #4]
 8001e54:	681b      	ldr	r3, [r3, #0]
 8001e56:	2150      	movs	r1, #80	; 0x50
 8001e58:	4618      	mov	r0, r3
 8001e5a:	f000 f91c 	bl	8002096 <TIM_ITRx_SetConfig>
      break;
 8001e5e:	e029      	b.n	8001eb4 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8001e60:	687b      	ldr	r3, [r7, #4]
 8001e62:	6818      	ldr	r0, [r3, #0]
 8001e64:	683b      	ldr	r3, [r7, #0]
 8001e66:	6859      	ldr	r1, [r3, #4]
 8001e68:	683b      	ldr	r3, [r7, #0]
 8001e6a:	68db      	ldr	r3, [r3, #12]
 8001e6c:	461a      	mov	r2, r3
 8001e6e:	f000 f8e3 	bl	8002038 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8001e72:	687b      	ldr	r3, [r7, #4]
 8001e74:	681b      	ldr	r3, [r3, #0]
 8001e76:	2160      	movs	r1, #96	; 0x60
 8001e78:	4618      	mov	r0, r3
 8001e7a:	f000 f90c 	bl	8002096 <TIM_ITRx_SetConfig>
      break;
 8001e7e:	e019      	b.n	8001eb4 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8001e80:	687b      	ldr	r3, [r7, #4]
 8001e82:	6818      	ldr	r0, [r3, #0]
 8001e84:	683b      	ldr	r3, [r7, #0]
 8001e86:	6859      	ldr	r1, [r3, #4]
 8001e88:	683b      	ldr	r3, [r7, #0]
 8001e8a:	68db      	ldr	r3, [r3, #12]
 8001e8c:	461a      	mov	r2, r3
 8001e8e:	f000 f8a5 	bl	8001fdc <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8001e92:	687b      	ldr	r3, [r7, #4]
 8001e94:	681b      	ldr	r3, [r3, #0]
 8001e96:	2140      	movs	r1, #64	; 0x40
 8001e98:	4618      	mov	r0, r3
 8001e9a:	f000 f8fc 	bl	8002096 <TIM_ITRx_SetConfig>
      break;
 8001e9e:	e009      	b.n	8001eb4 <HAL_TIM_ConfigClockSource+0x154>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8001ea0:	687b      	ldr	r3, [r7, #4]
 8001ea2:	681a      	ldr	r2, [r3, #0]
 8001ea4:	683b      	ldr	r3, [r7, #0]
 8001ea6:	681b      	ldr	r3, [r3, #0]
 8001ea8:	4619      	mov	r1, r3
 8001eaa:	4610      	mov	r0, r2
 8001eac:	f000 f8f3 	bl	8002096 <TIM_ITRx_SetConfig>
      break;
 8001eb0:	e000      	b.n	8001eb4 <HAL_TIM_ConfigClockSource+0x154>
      break;
 8001eb2:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8001eb4:	687b      	ldr	r3, [r7, #4]
 8001eb6:	2201      	movs	r2, #1
 8001eb8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8001ebc:	687b      	ldr	r3, [r7, #4]
 8001ebe:	2200      	movs	r2, #0
 8001ec0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8001ec4:	2300      	movs	r3, #0
}
 8001ec6:	4618      	mov	r0, r3
 8001ec8:	3710      	adds	r7, #16
 8001eca:	46bd      	mov	sp, r7
 8001ecc:	bd80      	pop	{r7, pc}

08001ece <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001ece:	b480      	push	{r7}
 8001ed0:	b083      	sub	sp, #12
 8001ed2:	af00      	add	r7, sp, #0
 8001ed4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8001ed6:	bf00      	nop
 8001ed8:	370c      	adds	r7, #12
 8001eda:	46bd      	mov	sp, r7
 8001edc:	bc80      	pop	{r7}
 8001ede:	4770      	bx	lr

08001ee0 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8001ee0:	b480      	push	{r7}
 8001ee2:	b083      	sub	sp, #12
 8001ee4:	af00      	add	r7, sp, #0
 8001ee6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8001ee8:	bf00      	nop
 8001eea:	370c      	adds	r7, #12
 8001eec:	46bd      	mov	sp, r7
 8001eee:	bc80      	pop	{r7}
 8001ef0:	4770      	bx	lr

08001ef2 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8001ef2:	b480      	push	{r7}
 8001ef4:	b083      	sub	sp, #12
 8001ef6:	af00      	add	r7, sp, #0
 8001ef8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8001efa:	bf00      	nop
 8001efc:	370c      	adds	r7, #12
 8001efe:	46bd      	mov	sp, r7
 8001f00:	bc80      	pop	{r7}
 8001f02:	4770      	bx	lr

08001f04 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8001f04:	b480      	push	{r7}
 8001f06:	b083      	sub	sp, #12
 8001f08:	af00      	add	r7, sp, #0
 8001f0a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8001f0c:	bf00      	nop
 8001f0e:	370c      	adds	r7, #12
 8001f10:	46bd      	mov	sp, r7
 8001f12:	bc80      	pop	{r7}
 8001f14:	4770      	bx	lr
	...

08001f18 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8001f18:	b480      	push	{r7}
 8001f1a:	b085      	sub	sp, #20
 8001f1c:	af00      	add	r7, sp, #0
 8001f1e:	6078      	str	r0, [r7, #4]
 8001f20:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8001f22:	687b      	ldr	r3, [r7, #4]
 8001f24:	681b      	ldr	r3, [r3, #0]
 8001f26:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8001f28:	687b      	ldr	r3, [r7, #4]
 8001f2a:	4a29      	ldr	r2, [pc, #164]	; (8001fd0 <TIM_Base_SetConfig+0xb8>)
 8001f2c:	4293      	cmp	r3, r2
 8001f2e:	d00b      	beq.n	8001f48 <TIM_Base_SetConfig+0x30>
 8001f30:	687b      	ldr	r3, [r7, #4]
 8001f32:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001f36:	d007      	beq.n	8001f48 <TIM_Base_SetConfig+0x30>
 8001f38:	687b      	ldr	r3, [r7, #4]
 8001f3a:	4a26      	ldr	r2, [pc, #152]	; (8001fd4 <TIM_Base_SetConfig+0xbc>)
 8001f3c:	4293      	cmp	r3, r2
 8001f3e:	d003      	beq.n	8001f48 <TIM_Base_SetConfig+0x30>
 8001f40:	687b      	ldr	r3, [r7, #4]
 8001f42:	4a25      	ldr	r2, [pc, #148]	; (8001fd8 <TIM_Base_SetConfig+0xc0>)
 8001f44:	4293      	cmp	r3, r2
 8001f46:	d108      	bne.n	8001f5a <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8001f48:	68fb      	ldr	r3, [r7, #12]
 8001f4a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8001f4e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8001f50:	683b      	ldr	r3, [r7, #0]
 8001f52:	685b      	ldr	r3, [r3, #4]
 8001f54:	68fa      	ldr	r2, [r7, #12]
 8001f56:	4313      	orrs	r3, r2
 8001f58:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8001f5a:	687b      	ldr	r3, [r7, #4]
 8001f5c:	4a1c      	ldr	r2, [pc, #112]	; (8001fd0 <TIM_Base_SetConfig+0xb8>)
 8001f5e:	4293      	cmp	r3, r2
 8001f60:	d00b      	beq.n	8001f7a <TIM_Base_SetConfig+0x62>
 8001f62:	687b      	ldr	r3, [r7, #4]
 8001f64:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001f68:	d007      	beq.n	8001f7a <TIM_Base_SetConfig+0x62>
 8001f6a:	687b      	ldr	r3, [r7, #4]
 8001f6c:	4a19      	ldr	r2, [pc, #100]	; (8001fd4 <TIM_Base_SetConfig+0xbc>)
 8001f6e:	4293      	cmp	r3, r2
 8001f70:	d003      	beq.n	8001f7a <TIM_Base_SetConfig+0x62>
 8001f72:	687b      	ldr	r3, [r7, #4]
 8001f74:	4a18      	ldr	r2, [pc, #96]	; (8001fd8 <TIM_Base_SetConfig+0xc0>)
 8001f76:	4293      	cmp	r3, r2
 8001f78:	d108      	bne.n	8001f8c <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8001f7a:	68fb      	ldr	r3, [r7, #12]
 8001f7c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8001f80:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8001f82:	683b      	ldr	r3, [r7, #0]
 8001f84:	68db      	ldr	r3, [r3, #12]
 8001f86:	68fa      	ldr	r2, [r7, #12]
 8001f88:	4313      	orrs	r3, r2
 8001f8a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8001f8c:	68fb      	ldr	r3, [r7, #12]
 8001f8e:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8001f92:	683b      	ldr	r3, [r7, #0]
 8001f94:	695b      	ldr	r3, [r3, #20]
 8001f96:	4313      	orrs	r3, r2
 8001f98:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8001f9a:	687b      	ldr	r3, [r7, #4]
 8001f9c:	68fa      	ldr	r2, [r7, #12]
 8001f9e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8001fa0:	683b      	ldr	r3, [r7, #0]
 8001fa2:	689a      	ldr	r2, [r3, #8]
 8001fa4:	687b      	ldr	r3, [r7, #4]
 8001fa6:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8001fa8:	683b      	ldr	r3, [r7, #0]
 8001faa:	681a      	ldr	r2, [r3, #0]
 8001fac:	687b      	ldr	r3, [r7, #4]
 8001fae:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8001fb0:	687b      	ldr	r3, [r7, #4]
 8001fb2:	4a07      	ldr	r2, [pc, #28]	; (8001fd0 <TIM_Base_SetConfig+0xb8>)
 8001fb4:	4293      	cmp	r3, r2
 8001fb6:	d103      	bne.n	8001fc0 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8001fb8:	683b      	ldr	r3, [r7, #0]
 8001fba:	691a      	ldr	r2, [r3, #16]
 8001fbc:	687b      	ldr	r3, [r7, #4]
 8001fbe:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8001fc0:	687b      	ldr	r3, [r7, #4]
 8001fc2:	2201      	movs	r2, #1
 8001fc4:	615a      	str	r2, [r3, #20]
}
 8001fc6:	bf00      	nop
 8001fc8:	3714      	adds	r7, #20
 8001fca:	46bd      	mov	sp, r7
 8001fcc:	bc80      	pop	{r7}
 8001fce:	4770      	bx	lr
 8001fd0:	40012c00 	.word	0x40012c00
 8001fd4:	40000400 	.word	0x40000400
 8001fd8:	40000800 	.word	0x40000800

08001fdc <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8001fdc:	b480      	push	{r7}
 8001fde:	b087      	sub	sp, #28
 8001fe0:	af00      	add	r7, sp, #0
 8001fe2:	60f8      	str	r0, [r7, #12]
 8001fe4:	60b9      	str	r1, [r7, #8]
 8001fe6:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8001fe8:	68fb      	ldr	r3, [r7, #12]
 8001fea:	6a1b      	ldr	r3, [r3, #32]
 8001fec:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8001fee:	68fb      	ldr	r3, [r7, #12]
 8001ff0:	6a1b      	ldr	r3, [r3, #32]
 8001ff2:	f023 0201 	bic.w	r2, r3, #1
 8001ff6:	68fb      	ldr	r3, [r7, #12]
 8001ff8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8001ffa:	68fb      	ldr	r3, [r7, #12]
 8001ffc:	699b      	ldr	r3, [r3, #24]
 8001ffe:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8002000:	693b      	ldr	r3, [r7, #16]
 8002002:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8002006:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8002008:	687b      	ldr	r3, [r7, #4]
 800200a:	011b      	lsls	r3, r3, #4
 800200c:	693a      	ldr	r2, [r7, #16]
 800200e:	4313      	orrs	r3, r2
 8002010:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8002012:	697b      	ldr	r3, [r7, #20]
 8002014:	f023 030a 	bic.w	r3, r3, #10
 8002018:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800201a:	697a      	ldr	r2, [r7, #20]
 800201c:	68bb      	ldr	r3, [r7, #8]
 800201e:	4313      	orrs	r3, r2
 8002020:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8002022:	68fb      	ldr	r3, [r7, #12]
 8002024:	693a      	ldr	r2, [r7, #16]
 8002026:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8002028:	68fb      	ldr	r3, [r7, #12]
 800202a:	697a      	ldr	r2, [r7, #20]
 800202c:	621a      	str	r2, [r3, #32]
}
 800202e:	bf00      	nop
 8002030:	371c      	adds	r7, #28
 8002032:	46bd      	mov	sp, r7
 8002034:	bc80      	pop	{r7}
 8002036:	4770      	bx	lr

08002038 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8002038:	b480      	push	{r7}
 800203a:	b087      	sub	sp, #28
 800203c:	af00      	add	r7, sp, #0
 800203e:	60f8      	str	r0, [r7, #12]
 8002040:	60b9      	str	r1, [r7, #8]
 8002042:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8002044:	68fb      	ldr	r3, [r7, #12]
 8002046:	6a1b      	ldr	r3, [r3, #32]
 8002048:	f023 0210 	bic.w	r2, r3, #16
 800204c:	68fb      	ldr	r3, [r7, #12]
 800204e:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002050:	68fb      	ldr	r3, [r7, #12]
 8002052:	699b      	ldr	r3, [r3, #24]
 8002054:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8002056:	68fb      	ldr	r3, [r7, #12]
 8002058:	6a1b      	ldr	r3, [r3, #32]
 800205a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800205c:	697b      	ldr	r3, [r7, #20]
 800205e:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8002062:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8002064:	687b      	ldr	r3, [r7, #4]
 8002066:	031b      	lsls	r3, r3, #12
 8002068:	697a      	ldr	r2, [r7, #20]
 800206a:	4313      	orrs	r3, r2
 800206c:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800206e:	693b      	ldr	r3, [r7, #16]
 8002070:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8002074:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8002076:	68bb      	ldr	r3, [r7, #8]
 8002078:	011b      	lsls	r3, r3, #4
 800207a:	693a      	ldr	r2, [r7, #16]
 800207c:	4313      	orrs	r3, r2
 800207e:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8002080:	68fb      	ldr	r3, [r7, #12]
 8002082:	697a      	ldr	r2, [r7, #20]
 8002084:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8002086:	68fb      	ldr	r3, [r7, #12]
 8002088:	693a      	ldr	r2, [r7, #16]
 800208a:	621a      	str	r2, [r3, #32]
}
 800208c:	bf00      	nop
 800208e:	371c      	adds	r7, #28
 8002090:	46bd      	mov	sp, r7
 8002092:	bc80      	pop	{r7}
 8002094:	4770      	bx	lr

08002096 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8002096:	b480      	push	{r7}
 8002098:	b085      	sub	sp, #20
 800209a:	af00      	add	r7, sp, #0
 800209c:	6078      	str	r0, [r7, #4]
 800209e:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80020a0:	687b      	ldr	r3, [r7, #4]
 80020a2:	689b      	ldr	r3, [r3, #8]
 80020a4:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80020a6:	68fb      	ldr	r3, [r7, #12]
 80020a8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80020ac:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80020ae:	683a      	ldr	r2, [r7, #0]
 80020b0:	68fb      	ldr	r3, [r7, #12]
 80020b2:	4313      	orrs	r3, r2
 80020b4:	f043 0307 	orr.w	r3, r3, #7
 80020b8:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80020ba:	687b      	ldr	r3, [r7, #4]
 80020bc:	68fa      	ldr	r2, [r7, #12]
 80020be:	609a      	str	r2, [r3, #8]
}
 80020c0:	bf00      	nop
 80020c2:	3714      	adds	r7, #20
 80020c4:	46bd      	mov	sp, r7
 80020c6:	bc80      	pop	{r7}
 80020c8:	4770      	bx	lr

080020ca <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80020ca:	b480      	push	{r7}
 80020cc:	b087      	sub	sp, #28
 80020ce:	af00      	add	r7, sp, #0
 80020d0:	60f8      	str	r0, [r7, #12]
 80020d2:	60b9      	str	r1, [r7, #8]
 80020d4:	607a      	str	r2, [r7, #4]
 80020d6:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80020d8:	68fb      	ldr	r3, [r7, #12]
 80020da:	689b      	ldr	r3, [r3, #8]
 80020dc:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80020de:	697b      	ldr	r3, [r7, #20]
 80020e0:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80020e4:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80020e6:	683b      	ldr	r3, [r7, #0]
 80020e8:	021a      	lsls	r2, r3, #8
 80020ea:	687b      	ldr	r3, [r7, #4]
 80020ec:	431a      	orrs	r2, r3
 80020ee:	68bb      	ldr	r3, [r7, #8]
 80020f0:	4313      	orrs	r3, r2
 80020f2:	697a      	ldr	r2, [r7, #20]
 80020f4:	4313      	orrs	r3, r2
 80020f6:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80020f8:	68fb      	ldr	r3, [r7, #12]
 80020fa:	697a      	ldr	r2, [r7, #20]
 80020fc:	609a      	str	r2, [r3, #8]
}
 80020fe:	bf00      	nop
 8002100:	371c      	adds	r7, #28
 8002102:	46bd      	mov	sp, r7
 8002104:	bc80      	pop	{r7}
 8002106:	4770      	bx	lr

08002108 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8002108:	b480      	push	{r7}
 800210a:	b085      	sub	sp, #20
 800210c:	af00      	add	r7, sp, #0
 800210e:	6078      	str	r0, [r7, #4]
 8002110:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_SYNCHRO_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8002112:	687b      	ldr	r3, [r7, #4]
 8002114:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002118:	2b01      	cmp	r3, #1
 800211a:	d101      	bne.n	8002120 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800211c:	2302      	movs	r3, #2
 800211e:	e032      	b.n	8002186 <HAL_TIMEx_MasterConfigSynchronization+0x7e>
 8002120:	687b      	ldr	r3, [r7, #4]
 8002122:	2201      	movs	r2, #1
 8002124:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002128:	687b      	ldr	r3, [r7, #4]
 800212a:	2202      	movs	r2, #2
 800212c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8002130:	687b      	ldr	r3, [r7, #4]
 8002132:	681b      	ldr	r3, [r3, #0]
 8002134:	685b      	ldr	r3, [r3, #4]
 8002136:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8002138:	687b      	ldr	r3, [r7, #4]
 800213a:	681b      	ldr	r3, [r3, #0]
 800213c:	689b      	ldr	r3, [r3, #8]
 800213e:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8002140:	68fb      	ldr	r3, [r7, #12]
 8002142:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002146:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8002148:	683b      	ldr	r3, [r7, #0]
 800214a:	681b      	ldr	r3, [r3, #0]
 800214c:	68fa      	ldr	r2, [r7, #12]
 800214e:	4313      	orrs	r3, r2
 8002150:	60fb      	str	r3, [r7, #12]

  /* Reset the MSM Bit */
  tmpsmcr &= ~TIM_SMCR_MSM;
 8002152:	68bb      	ldr	r3, [r7, #8]
 8002154:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8002158:	60bb      	str	r3, [r7, #8]
  /* Set master mode */
  tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800215a:	683b      	ldr	r3, [r7, #0]
 800215c:	685b      	ldr	r3, [r3, #4]
 800215e:	68ba      	ldr	r2, [r7, #8]
 8002160:	4313      	orrs	r3, r2
 8002162:	60bb      	str	r3, [r7, #8]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8002164:	687b      	ldr	r3, [r7, #4]
 8002166:	681b      	ldr	r3, [r3, #0]
 8002168:	68fa      	ldr	r2, [r7, #12]
 800216a:	605a      	str	r2, [r3, #4]

  /* Update TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 800216c:	687b      	ldr	r3, [r7, #4]
 800216e:	681b      	ldr	r3, [r3, #0]
 8002170:	68ba      	ldr	r2, [r7, #8]
 8002172:	609a      	str	r2, [r3, #8]

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8002174:	687b      	ldr	r3, [r7, #4]
 8002176:	2201      	movs	r2, #1
 8002178:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800217c:	687b      	ldr	r3, [r7, #4]
 800217e:	2200      	movs	r2, #0
 8002180:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8002184:	2300      	movs	r3, #0
}
 8002186:	4618      	mov	r0, r3
 8002188:	3714      	adds	r7, #20
 800218a:	46bd      	mov	sp, r7
 800218c:	bc80      	pop	{r7}
 800218e:	4770      	bx	lr

08002190 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8002190:	b480      	push	{r7}
 8002192:	b083      	sub	sp, #12
 8002194:	af00      	add	r7, sp, #0
 8002196:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8002198:	bf00      	nop
 800219a:	370c      	adds	r7, #12
 800219c:	46bd      	mov	sp, r7
 800219e:	bc80      	pop	{r7}
 80021a0:	4770      	bx	lr

080021a2 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80021a2:	b480      	push	{r7}
 80021a4:	b083      	sub	sp, #12
 80021a6:	af00      	add	r7, sp, #0
 80021a8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80021aa:	bf00      	nop
 80021ac:	370c      	adds	r7, #12
 80021ae:	46bd      	mov	sp, r7
 80021b0:	bc80      	pop	{r7}
 80021b2:	4770      	bx	lr

080021b4 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80021b4:	b580      	push	{r7, lr}
 80021b6:	b082      	sub	sp, #8
 80021b8:	af00      	add	r7, sp, #0
 80021ba:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80021bc:	687b      	ldr	r3, [r7, #4]
 80021be:	2b00      	cmp	r3, #0
 80021c0:	d101      	bne.n	80021c6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80021c2:	2301      	movs	r3, #1
 80021c4:	e03f      	b.n	8002246 <HAL_UART_Init+0x92>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 80021c6:	687b      	ldr	r3, [r7, #4]
 80021c8:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 80021cc:	b2db      	uxtb	r3, r3
 80021ce:	2b00      	cmp	r3, #0
 80021d0:	d106      	bne.n	80021e0 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80021d2:	687b      	ldr	r3, [r7, #4]
 80021d4:	2200      	movs	r2, #0
 80021d6:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80021da:	6878      	ldr	r0, [r7, #4]
 80021dc:	f7fe fc56 	bl	8000a8c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80021e0:	687b      	ldr	r3, [r7, #4]
 80021e2:	2224      	movs	r2, #36	; 0x24
 80021e4:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80021e8:	687b      	ldr	r3, [r7, #4]
 80021ea:	681b      	ldr	r3, [r3, #0]
 80021ec:	687a      	ldr	r2, [r7, #4]
 80021ee:	6812      	ldr	r2, [r2, #0]
 80021f0:	68d2      	ldr	r2, [r2, #12]
 80021f2:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80021f6:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80021f8:	6878      	ldr	r0, [r7, #4]
 80021fa:	f000 faed 	bl	80027d8 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80021fe:	687b      	ldr	r3, [r7, #4]
 8002200:	681b      	ldr	r3, [r3, #0]
 8002202:	687a      	ldr	r2, [r7, #4]
 8002204:	6812      	ldr	r2, [r2, #0]
 8002206:	6912      	ldr	r2, [r2, #16]
 8002208:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800220c:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800220e:	687b      	ldr	r3, [r7, #4]
 8002210:	681b      	ldr	r3, [r3, #0]
 8002212:	687a      	ldr	r2, [r7, #4]
 8002214:	6812      	ldr	r2, [r2, #0]
 8002216:	6952      	ldr	r2, [r2, #20]
 8002218:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800221c:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800221e:	687b      	ldr	r3, [r7, #4]
 8002220:	681b      	ldr	r3, [r3, #0]
 8002222:	687a      	ldr	r2, [r7, #4]
 8002224:	6812      	ldr	r2, [r2, #0]
 8002226:	68d2      	ldr	r2, [r2, #12]
 8002228:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800222c:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800222e:	687b      	ldr	r3, [r7, #4]
 8002230:	2200      	movs	r2, #0
 8002232:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_READY;
 8002234:	687b      	ldr	r3, [r7, #4]
 8002236:	2220      	movs	r2, #32
 8002238:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 800223c:	687b      	ldr	r3, [r7, #4]
 800223e:	2220      	movs	r2, #32
 8002240:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

  return HAL_OK;
 8002244:	2300      	movs	r3, #0
}
 8002246:	4618      	mov	r0, r3
 8002248:	3708      	adds	r7, #8
 800224a:	46bd      	mov	sp, r7
 800224c:	bd80      	pop	{r7, pc}

0800224e <HAL_UART_Transmit_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800224e:	b480      	push	{r7}
 8002250:	b085      	sub	sp, #20
 8002252:	af00      	add	r7, sp, #0
 8002254:	60f8      	str	r0, [r7, #12]
 8002256:	60b9      	str	r1, [r7, #8]
 8002258:	4613      	mov	r3, r2
 800225a:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800225c:	68fb      	ldr	r3, [r7, #12]
 800225e:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8002262:	b2db      	uxtb	r3, r3
 8002264:	2b20      	cmp	r3, #32
 8002266:	d130      	bne.n	80022ca <HAL_UART_Transmit_IT+0x7c>
  {
    if ((pData == NULL) || (Size == 0U))
 8002268:	68bb      	ldr	r3, [r7, #8]
 800226a:	2b00      	cmp	r3, #0
 800226c:	d002      	beq.n	8002274 <HAL_UART_Transmit_IT+0x26>
 800226e:	88fb      	ldrh	r3, [r7, #6]
 8002270:	2b00      	cmp	r3, #0
 8002272:	d101      	bne.n	8002278 <HAL_UART_Transmit_IT+0x2a>
    {
      return HAL_ERROR;
 8002274:	2301      	movs	r3, #1
 8002276:	e029      	b.n	80022cc <HAL_UART_Transmit_IT+0x7e>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8002278:	68fb      	ldr	r3, [r7, #12]
 800227a:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 800227e:	2b01      	cmp	r3, #1
 8002280:	d101      	bne.n	8002286 <HAL_UART_Transmit_IT+0x38>
 8002282:	2302      	movs	r3, #2
 8002284:	e022      	b.n	80022cc <HAL_UART_Transmit_IT+0x7e>
 8002286:	68fb      	ldr	r3, [r7, #12]
 8002288:	2201      	movs	r2, #1
 800228a:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->pTxBuffPtr = pData;
 800228e:	68fb      	ldr	r3, [r7, #12]
 8002290:	68ba      	ldr	r2, [r7, #8]
 8002292:	621a      	str	r2, [r3, #32]
    huart->TxXferSize = Size;
 8002294:	68fb      	ldr	r3, [r7, #12]
 8002296:	88fa      	ldrh	r2, [r7, #6]
 8002298:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 800229a:	68fb      	ldr	r3, [r7, #12]
 800229c:	88fa      	ldrh	r2, [r7, #6]
 800229e:	84da      	strh	r2, [r3, #38]	; 0x26

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80022a0:	68fb      	ldr	r3, [r7, #12]
 80022a2:	2200      	movs	r2, #0
 80022a4:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80022a6:	68fb      	ldr	r3, [r7, #12]
 80022a8:	2221      	movs	r2, #33	; 0x21
 80022aa:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 80022ae:	68fb      	ldr	r3, [r7, #12]
 80022b0:	2200      	movs	r2, #0
 80022b2:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Enable the UART Transmit data register empty Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_TXE);
 80022b6:	68fb      	ldr	r3, [r7, #12]
 80022b8:	681b      	ldr	r3, [r3, #0]
 80022ba:	68fa      	ldr	r2, [r7, #12]
 80022bc:	6812      	ldr	r2, [r2, #0]
 80022be:	68d2      	ldr	r2, [r2, #12]
 80022c0:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 80022c4:	60da      	str	r2, [r3, #12]

    return HAL_OK;
 80022c6:	2300      	movs	r3, #0
 80022c8:	e000      	b.n	80022cc <HAL_UART_Transmit_IT+0x7e>
  }
  else
  {
    return HAL_BUSY;
 80022ca:	2302      	movs	r3, #2
  }
}
 80022cc:	4618      	mov	r0, r3
 80022ce:	3714      	adds	r7, #20
 80022d0:	46bd      	mov	sp, r7
 80022d2:	bc80      	pop	{r7}
 80022d4:	4770      	bx	lr

080022d6 <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80022d6:	b480      	push	{r7}
 80022d8:	b085      	sub	sp, #20
 80022da:	af00      	add	r7, sp, #0
 80022dc:	60f8      	str	r0, [r7, #12]
 80022de:	60b9      	str	r1, [r7, #8]
 80022e0:	4613      	mov	r3, r2
 80022e2:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80022e4:	68fb      	ldr	r3, [r7, #12]
 80022e6:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 80022ea:	b2db      	uxtb	r3, r3
 80022ec:	2b20      	cmp	r3, #32
 80022ee:	d140      	bne.n	8002372 <HAL_UART_Receive_IT+0x9c>
  {
    if ((pData == NULL) || (Size == 0U))
 80022f0:	68bb      	ldr	r3, [r7, #8]
 80022f2:	2b00      	cmp	r3, #0
 80022f4:	d002      	beq.n	80022fc <HAL_UART_Receive_IT+0x26>
 80022f6:	88fb      	ldrh	r3, [r7, #6]
 80022f8:	2b00      	cmp	r3, #0
 80022fa:	d101      	bne.n	8002300 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 80022fc:	2301      	movs	r3, #1
 80022fe:	e039      	b.n	8002374 <HAL_UART_Receive_IT+0x9e>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8002300:	68fb      	ldr	r3, [r7, #12]
 8002302:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8002306:	2b01      	cmp	r3, #1
 8002308:	d101      	bne.n	800230e <HAL_UART_Receive_IT+0x38>
 800230a:	2302      	movs	r3, #2
 800230c:	e032      	b.n	8002374 <HAL_UART_Receive_IT+0x9e>
 800230e:	68fb      	ldr	r3, [r7, #12]
 8002310:	2201      	movs	r2, #1
 8002312:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->pRxBuffPtr = pData;
 8002316:	68fb      	ldr	r3, [r7, #12]
 8002318:	68ba      	ldr	r2, [r7, #8]
 800231a:	629a      	str	r2, [r3, #40]	; 0x28
    huart->RxXferSize = Size;
 800231c:	68fb      	ldr	r3, [r7, #12]
 800231e:	88fa      	ldrh	r2, [r7, #6]
 8002320:	859a      	strh	r2, [r3, #44]	; 0x2c
    huart->RxXferCount = Size;
 8002322:	68fb      	ldr	r3, [r7, #12]
 8002324:	88fa      	ldrh	r2, [r7, #6]
 8002326:	85da      	strh	r2, [r3, #46]	; 0x2e

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002328:	68fb      	ldr	r3, [r7, #12]
 800232a:	2200      	movs	r2, #0
 800232c:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 800232e:	68fb      	ldr	r3, [r7, #12]
 8002330:	2222      	movs	r2, #34	; 0x22
 8002332:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8002336:	68fb      	ldr	r3, [r7, #12]
 8002338:	2200      	movs	r2, #0
 800233a:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 800233e:	68fb      	ldr	r3, [r7, #12]
 8002340:	681b      	ldr	r3, [r3, #0]
 8002342:	68fa      	ldr	r2, [r7, #12]
 8002344:	6812      	ldr	r2, [r2, #0]
 8002346:	68d2      	ldr	r2, [r2, #12]
 8002348:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800234c:	60da      	str	r2, [r3, #12]

    /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
    __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 800234e:	68fb      	ldr	r3, [r7, #12]
 8002350:	681b      	ldr	r3, [r3, #0]
 8002352:	68fa      	ldr	r2, [r7, #12]
 8002354:	6812      	ldr	r2, [r2, #0]
 8002356:	6952      	ldr	r2, [r2, #20]
 8002358:	f042 0201 	orr.w	r2, r2, #1
 800235c:	615a      	str	r2, [r3, #20]

    /* Enable the UART Data Register not empty Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 800235e:	68fb      	ldr	r3, [r7, #12]
 8002360:	681b      	ldr	r3, [r3, #0]
 8002362:	68fa      	ldr	r2, [r7, #12]
 8002364:	6812      	ldr	r2, [r2, #0]
 8002366:	68d2      	ldr	r2, [r2, #12]
 8002368:	f042 0220 	orr.w	r2, r2, #32
 800236c:	60da      	str	r2, [r3, #12]

    return HAL_OK;
 800236e:	2300      	movs	r3, #0
 8002370:	e000      	b.n	8002374 <HAL_UART_Receive_IT+0x9e>
  }
  else
  {
    return HAL_BUSY;
 8002372:	2302      	movs	r3, #2
  }
}
 8002374:	4618      	mov	r0, r3
 8002376:	3714      	adds	r7, #20
 8002378:	46bd      	mov	sp, r7
 800237a:	bc80      	pop	{r7}
 800237c:	4770      	bx	lr
	...

08002380 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8002380:	b580      	push	{r7, lr}
 8002382:	b088      	sub	sp, #32
 8002384:	af00      	add	r7, sp, #0
 8002386:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8002388:	687b      	ldr	r3, [r7, #4]
 800238a:	681b      	ldr	r3, [r3, #0]
 800238c:	681b      	ldr	r3, [r3, #0]
 800238e:	61fb      	str	r3, [r7, #28]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8002390:	687b      	ldr	r3, [r7, #4]
 8002392:	681b      	ldr	r3, [r3, #0]
 8002394:	68db      	ldr	r3, [r3, #12]
 8002396:	61bb      	str	r3, [r7, #24]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8002398:	687b      	ldr	r3, [r7, #4]
 800239a:	681b      	ldr	r3, [r3, #0]
 800239c:	695b      	ldr	r3, [r3, #20]
 800239e:	617b      	str	r3, [r7, #20]
  uint32_t errorflags = 0x00U;
 80023a0:	2300      	movs	r3, #0
 80023a2:	613b      	str	r3, [r7, #16]
  uint32_t dmarequest = 0x00U;
 80023a4:	2300      	movs	r3, #0
 80023a6:	60fb      	str	r3, [r7, #12]

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 80023a8:	69fb      	ldr	r3, [r7, #28]
 80023aa:	f003 030f 	and.w	r3, r3, #15
 80023ae:	613b      	str	r3, [r7, #16]
  if (errorflags == RESET)
 80023b0:	693b      	ldr	r3, [r7, #16]
 80023b2:	2b00      	cmp	r3, #0
 80023b4:	d10d      	bne.n	80023d2 <HAL_UART_IRQHandler+0x52>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80023b6:	69fb      	ldr	r3, [r7, #28]
 80023b8:	f003 0320 	and.w	r3, r3, #32
 80023bc:	2b00      	cmp	r3, #0
 80023be:	d008      	beq.n	80023d2 <HAL_UART_IRQHandler+0x52>
 80023c0:	69bb      	ldr	r3, [r7, #24]
 80023c2:	f003 0320 	and.w	r3, r3, #32
 80023c6:	2b00      	cmp	r3, #0
 80023c8:	d003      	beq.n	80023d2 <HAL_UART_IRQHandler+0x52>
    {
      UART_Receive_IT(huart);
 80023ca:	6878      	ldr	r0, [r7, #4]
 80023cc:	f000 f983 	bl	80026d6 <UART_Receive_IT>
      return;
 80023d0:	e0cc      	b.n	800256c <HAL_UART_IRQHandler+0x1ec>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 80023d2:	693b      	ldr	r3, [r7, #16]
 80023d4:	2b00      	cmp	r3, #0
 80023d6:	f000 80ab 	beq.w	8002530 <HAL_UART_IRQHandler+0x1b0>
 80023da:	697b      	ldr	r3, [r7, #20]
 80023dc:	f003 0301 	and.w	r3, r3, #1
 80023e0:	2b00      	cmp	r3, #0
 80023e2:	d105      	bne.n	80023f0 <HAL_UART_IRQHandler+0x70>
 80023e4:	69bb      	ldr	r3, [r7, #24]
 80023e6:	f403 7390 	and.w	r3, r3, #288	; 0x120
 80023ea:	2b00      	cmp	r3, #0
 80023ec:	f000 80a0 	beq.w	8002530 <HAL_UART_IRQHandler+0x1b0>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 80023f0:	69fb      	ldr	r3, [r7, #28]
 80023f2:	f003 0301 	and.w	r3, r3, #1
 80023f6:	2b00      	cmp	r3, #0
 80023f8:	d00a      	beq.n	8002410 <HAL_UART_IRQHandler+0x90>
 80023fa:	69bb      	ldr	r3, [r7, #24]
 80023fc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002400:	2b00      	cmp	r3, #0
 8002402:	d005      	beq.n	8002410 <HAL_UART_IRQHandler+0x90>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8002404:	687b      	ldr	r3, [r7, #4]
 8002406:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002408:	f043 0201 	orr.w	r2, r3, #1
 800240c:	687b      	ldr	r3, [r7, #4]
 800240e:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8002410:	69fb      	ldr	r3, [r7, #28]
 8002412:	f003 0304 	and.w	r3, r3, #4
 8002416:	2b00      	cmp	r3, #0
 8002418:	d00a      	beq.n	8002430 <HAL_UART_IRQHandler+0xb0>
 800241a:	697b      	ldr	r3, [r7, #20]
 800241c:	f003 0301 	and.w	r3, r3, #1
 8002420:	2b00      	cmp	r3, #0
 8002422:	d005      	beq.n	8002430 <HAL_UART_IRQHandler+0xb0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8002424:	687b      	ldr	r3, [r7, #4]
 8002426:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002428:	f043 0202 	orr.w	r2, r3, #2
 800242c:	687b      	ldr	r3, [r7, #4]
 800242e:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8002430:	69fb      	ldr	r3, [r7, #28]
 8002432:	f003 0302 	and.w	r3, r3, #2
 8002436:	2b00      	cmp	r3, #0
 8002438:	d00a      	beq.n	8002450 <HAL_UART_IRQHandler+0xd0>
 800243a:	697b      	ldr	r3, [r7, #20]
 800243c:	f003 0301 	and.w	r3, r3, #1
 8002440:	2b00      	cmp	r3, #0
 8002442:	d005      	beq.n	8002450 <HAL_UART_IRQHandler+0xd0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8002444:	687b      	ldr	r3, [r7, #4]
 8002446:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002448:	f043 0204 	orr.w	r2, r3, #4
 800244c:	687b      	ldr	r3, [r7, #4]
 800244e:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8002450:	69fb      	ldr	r3, [r7, #28]
 8002452:	f003 0308 	and.w	r3, r3, #8
 8002456:	2b00      	cmp	r3, #0
 8002458:	d00a      	beq.n	8002470 <HAL_UART_IRQHandler+0xf0>
 800245a:	697b      	ldr	r3, [r7, #20]
 800245c:	f003 0301 	and.w	r3, r3, #1
 8002460:	2b00      	cmp	r3, #0
 8002462:	d005      	beq.n	8002470 <HAL_UART_IRQHandler+0xf0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8002464:	687b      	ldr	r3, [r7, #4]
 8002466:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002468:	f043 0208 	orr.w	r2, r3, #8
 800246c:	687b      	ldr	r3, [r7, #4]
 800246e:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8002470:	687b      	ldr	r3, [r7, #4]
 8002472:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002474:	2b00      	cmp	r3, #0
 8002476:	d078      	beq.n	800256a <HAL_UART_IRQHandler+0x1ea>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8002478:	69fb      	ldr	r3, [r7, #28]
 800247a:	f003 0320 	and.w	r3, r3, #32
 800247e:	2b00      	cmp	r3, #0
 8002480:	d007      	beq.n	8002492 <HAL_UART_IRQHandler+0x112>
 8002482:	69bb      	ldr	r3, [r7, #24]
 8002484:	f003 0320 	and.w	r3, r3, #32
 8002488:	2b00      	cmp	r3, #0
 800248a:	d002      	beq.n	8002492 <HAL_UART_IRQHandler+0x112>
      {
        UART_Receive_IT(huart);
 800248c:	6878      	ldr	r0, [r7, #4]
 800248e:	f000 f922 	bl	80026d6 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8002492:	687b      	ldr	r3, [r7, #4]
 8002494:	681b      	ldr	r3, [r3, #0]
 8002496:	695b      	ldr	r3, [r3, #20]
 8002498:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800249c:	2b00      	cmp	r3, #0
 800249e:	bf14      	ite	ne
 80024a0:	2301      	movne	r3, #1
 80024a2:	2300      	moveq	r3, #0
 80024a4:	b2db      	uxtb	r3, r3
 80024a6:	60fb      	str	r3, [r7, #12]
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 80024a8:	687b      	ldr	r3, [r7, #4]
 80024aa:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80024ac:	f003 0308 	and.w	r3, r3, #8
 80024b0:	2b00      	cmp	r3, #0
 80024b2:	d102      	bne.n	80024ba <HAL_UART_IRQHandler+0x13a>
 80024b4:	68fb      	ldr	r3, [r7, #12]
 80024b6:	2b00      	cmp	r3, #0
 80024b8:	d031      	beq.n	800251e <HAL_UART_IRQHandler+0x19e>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80024ba:	6878      	ldr	r0, [r7, #4]
 80024bc:	f000 f86e 	bl	800259c <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80024c0:	687b      	ldr	r3, [r7, #4]
 80024c2:	681b      	ldr	r3, [r3, #0]
 80024c4:	695b      	ldr	r3, [r3, #20]
 80024c6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80024ca:	2b00      	cmp	r3, #0
 80024cc:	d023      	beq.n	8002516 <HAL_UART_IRQHandler+0x196>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80024ce:	687b      	ldr	r3, [r7, #4]
 80024d0:	681b      	ldr	r3, [r3, #0]
 80024d2:	687a      	ldr	r2, [r7, #4]
 80024d4:	6812      	ldr	r2, [r2, #0]
 80024d6:	6952      	ldr	r2, [r2, #20]
 80024d8:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80024dc:	615a      	str	r2, [r3, #20]

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 80024de:	687b      	ldr	r3, [r7, #4]
 80024e0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80024e2:	2b00      	cmp	r3, #0
 80024e4:	d013      	beq.n	800250e <HAL_UART_IRQHandler+0x18e>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80024e6:	687b      	ldr	r3, [r7, #4]
 80024e8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80024ea:	4a22      	ldr	r2, [pc, #136]	; (8002574 <HAL_UART_IRQHandler+0x1f4>)
 80024ec:	635a      	str	r2, [r3, #52]	; 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80024ee:	687b      	ldr	r3, [r7, #4]
 80024f0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80024f2:	4618      	mov	r0, r3
 80024f4:	f7fe fc8c 	bl	8000e10 <HAL_DMA_Abort_IT>
 80024f8:	4603      	mov	r3, r0
 80024fa:	2b00      	cmp	r3, #0
 80024fc:	d016      	beq.n	800252c <HAL_UART_IRQHandler+0x1ac>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80024fe:	687b      	ldr	r3, [r7, #4]
 8002500:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002502:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002504:	687a      	ldr	r2, [r7, #4]
 8002506:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8002508:	4610      	mov	r0, r2
 800250a:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800250c:	e00e      	b.n	800252c <HAL_UART_IRQHandler+0x1ac>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800250e:	6878      	ldr	r0, [r7, #4]
 8002510:	f000 f83b 	bl	800258a <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002514:	e00a      	b.n	800252c <HAL_UART_IRQHandler+0x1ac>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8002516:	6878      	ldr	r0, [r7, #4]
 8002518:	f000 f837 	bl	800258a <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800251c:	e006      	b.n	800252c <HAL_UART_IRQHandler+0x1ac>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800251e:	6878      	ldr	r0, [r7, #4]
 8002520:	f000 f833 	bl	800258a <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002524:	687b      	ldr	r3, [r7, #4]
 8002526:	2200      	movs	r2, #0
 8002528:	63da      	str	r2, [r3, #60]	; 0x3c
      }
    }
    return;
 800252a:	e01e      	b.n	800256a <HAL_UART_IRQHandler+0x1ea>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800252c:	bf00      	nop
    return;
 800252e:	e01c      	b.n	800256a <HAL_UART_IRQHandler+0x1ea>
  } /* End if some error occurs */

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8002530:	69fb      	ldr	r3, [r7, #28]
 8002532:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002536:	2b00      	cmp	r3, #0
 8002538:	d008      	beq.n	800254c <HAL_UART_IRQHandler+0x1cc>
 800253a:	69bb      	ldr	r3, [r7, #24]
 800253c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002540:	2b00      	cmp	r3, #0
 8002542:	d003      	beq.n	800254c <HAL_UART_IRQHandler+0x1cc>
  {
    UART_Transmit_IT(huart);
 8002544:	6878      	ldr	r0, [r7, #4]
 8002546:	f000 f85a 	bl	80025fe <UART_Transmit_IT>
    return;
 800254a:	e00f      	b.n	800256c <HAL_UART_IRQHandler+0x1ec>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 800254c:	69fb      	ldr	r3, [r7, #28]
 800254e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002552:	2b00      	cmp	r3, #0
 8002554:	d00a      	beq.n	800256c <HAL_UART_IRQHandler+0x1ec>
 8002556:	69bb      	ldr	r3, [r7, #24]
 8002558:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800255c:	2b00      	cmp	r3, #0
 800255e:	d005      	beq.n	800256c <HAL_UART_IRQHandler+0x1ec>
  {
    UART_EndTransmit_IT(huart);
 8002560:	6878      	ldr	r0, [r7, #4]
 8002562:	f000 f8a0 	bl	80026a6 <UART_EndTransmit_IT>
    return;
 8002566:	bf00      	nop
 8002568:	e000      	b.n	800256c <HAL_UART_IRQHandler+0x1ec>
    return;
 800256a:	bf00      	nop
  }
}
 800256c:	3720      	adds	r7, #32
 800256e:	46bd      	mov	sp, r7
 8002570:	bd80      	pop	{r7, pc}
 8002572:	bf00      	nop
 8002574:	080025d7 	.word	0x080025d7

08002578 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8002578:	b480      	push	{r7}
 800257a:	b083      	sub	sp, #12
 800257c:	af00      	add	r7, sp, #0
 800257e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8002580:	bf00      	nop
 8002582:	370c      	adds	r7, #12
 8002584:	46bd      	mov	sp, r7
 8002586:	bc80      	pop	{r7}
 8002588:	4770      	bx	lr

0800258a <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800258a:	b480      	push	{r7}
 800258c:	b083      	sub	sp, #12
 800258e:	af00      	add	r7, sp, #0
 8002590:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8002592:	bf00      	nop
 8002594:	370c      	adds	r7, #12
 8002596:	46bd      	mov	sp, r7
 8002598:	bc80      	pop	{r7}
 800259a:	4770      	bx	lr

0800259c <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800259c:	b480      	push	{r7}
 800259e:	b083      	sub	sp, #12
 80025a0:	af00      	add	r7, sp, #0
 80025a2:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80025a4:	687b      	ldr	r3, [r7, #4]
 80025a6:	681b      	ldr	r3, [r3, #0]
 80025a8:	687a      	ldr	r2, [r7, #4]
 80025aa:	6812      	ldr	r2, [r2, #0]
 80025ac:	68d2      	ldr	r2, [r2, #12]
 80025ae:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 80025b2:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80025b4:	687b      	ldr	r3, [r7, #4]
 80025b6:	681b      	ldr	r3, [r3, #0]
 80025b8:	687a      	ldr	r2, [r7, #4]
 80025ba:	6812      	ldr	r2, [r2, #0]
 80025bc:	6952      	ldr	r2, [r2, #20]
 80025be:	f022 0201 	bic.w	r2, r2, #1
 80025c2:	615a      	str	r2, [r3, #20]

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80025c4:	687b      	ldr	r3, [r7, #4]
 80025c6:	2220      	movs	r2, #32
 80025c8:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
}
 80025cc:	bf00      	nop
 80025ce:	370c      	adds	r7, #12
 80025d0:	46bd      	mov	sp, r7
 80025d2:	bc80      	pop	{r7}
 80025d4:	4770      	bx	lr

080025d6 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80025d6:	b580      	push	{r7, lr}
 80025d8:	b084      	sub	sp, #16
 80025da:	af00      	add	r7, sp, #0
 80025dc:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80025de:	687b      	ldr	r3, [r7, #4]
 80025e0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80025e2:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 80025e4:	68fb      	ldr	r3, [r7, #12]
 80025e6:	2200      	movs	r2, #0
 80025e8:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 80025ea:	68fb      	ldr	r3, [r7, #12]
 80025ec:	2200      	movs	r2, #0
 80025ee:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80025f0:	68f8      	ldr	r0, [r7, #12]
 80025f2:	f7ff ffca 	bl	800258a <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80025f6:	bf00      	nop
 80025f8:	3710      	adds	r7, #16
 80025fa:	46bd      	mov	sp, r7
 80025fc:	bd80      	pop	{r7, pc}

080025fe <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 80025fe:	b480      	push	{r7}
 8002600:	b085      	sub	sp, #20
 8002602:	af00      	add	r7, sp, #0
 8002604:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8002606:	687b      	ldr	r3, [r7, #4]
 8002608:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 800260c:	b2db      	uxtb	r3, r3
 800260e:	2b21      	cmp	r3, #33	; 0x21
 8002610:	d143      	bne.n	800269a <UART_Transmit_IT+0x9c>
  {
    if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 8002612:	687b      	ldr	r3, [r7, #4]
 8002614:	689b      	ldr	r3, [r3, #8]
 8002616:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800261a:	d119      	bne.n	8002650 <UART_Transmit_IT+0x52>
    {
      tmp = (uint16_t *) huart->pTxBuffPtr;
 800261c:	687b      	ldr	r3, [r7, #4]
 800261e:	6a1b      	ldr	r3, [r3, #32]
 8002620:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8002622:	687b      	ldr	r3, [r7, #4]
 8002624:	681b      	ldr	r3, [r3, #0]
 8002626:	68fa      	ldr	r2, [r7, #12]
 8002628:	8812      	ldrh	r2, [r2, #0]
 800262a:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800262e:	605a      	str	r2, [r3, #4]
      if (huart->Init.Parity == UART_PARITY_NONE)
 8002630:	687b      	ldr	r3, [r7, #4]
 8002632:	691b      	ldr	r3, [r3, #16]
 8002634:	2b00      	cmp	r3, #0
 8002636:	d105      	bne.n	8002644 <UART_Transmit_IT+0x46>
      {
        huart->pTxBuffPtr += 2U;
 8002638:	687b      	ldr	r3, [r7, #4]
 800263a:	6a1b      	ldr	r3, [r3, #32]
 800263c:	1c9a      	adds	r2, r3, #2
 800263e:	687b      	ldr	r3, [r7, #4]
 8002640:	621a      	str	r2, [r3, #32]
 8002642:	e00e      	b.n	8002662 <UART_Transmit_IT+0x64>
      }
      else
      {
        huart->pTxBuffPtr += 1U;
 8002644:	687b      	ldr	r3, [r7, #4]
 8002646:	6a1b      	ldr	r3, [r3, #32]
 8002648:	1c5a      	adds	r2, r3, #1
 800264a:	687b      	ldr	r3, [r7, #4]
 800264c:	621a      	str	r2, [r3, #32]
 800264e:	e008      	b.n	8002662 <UART_Transmit_IT+0x64>
      }
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8002650:	687b      	ldr	r3, [r7, #4]
 8002652:	681a      	ldr	r2, [r3, #0]
 8002654:	687b      	ldr	r3, [r7, #4]
 8002656:	6a1b      	ldr	r3, [r3, #32]
 8002658:	1c58      	adds	r0, r3, #1
 800265a:	6879      	ldr	r1, [r7, #4]
 800265c:	6208      	str	r0, [r1, #32]
 800265e:	781b      	ldrb	r3, [r3, #0]
 8002660:	6053      	str	r3, [r2, #4]
    }

    if (--huart->TxXferCount == 0U)
 8002662:	687b      	ldr	r3, [r7, #4]
 8002664:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8002666:	b29b      	uxth	r3, r3
 8002668:	3b01      	subs	r3, #1
 800266a:	b29b      	uxth	r3, r3
 800266c:	687a      	ldr	r2, [r7, #4]
 800266e:	4619      	mov	r1, r3
 8002670:	84d1      	strh	r1, [r2, #38]	; 0x26
 8002672:	2b00      	cmp	r3, #0
 8002674:	d10f      	bne.n	8002696 <UART_Transmit_IT+0x98>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8002676:	687b      	ldr	r3, [r7, #4]
 8002678:	681b      	ldr	r3, [r3, #0]
 800267a:	687a      	ldr	r2, [r7, #4]
 800267c:	6812      	ldr	r2, [r2, #0]
 800267e:	68d2      	ldr	r2, [r2, #12]
 8002680:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8002684:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8002686:	687b      	ldr	r3, [r7, #4]
 8002688:	681b      	ldr	r3, [r3, #0]
 800268a:	687a      	ldr	r2, [r7, #4]
 800268c:	6812      	ldr	r2, [r2, #0]
 800268e:	68d2      	ldr	r2, [r2, #12]
 8002690:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8002694:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8002696:	2300      	movs	r3, #0
 8002698:	e000      	b.n	800269c <UART_Transmit_IT+0x9e>
  }
  else
  {
    return HAL_BUSY;
 800269a:	2302      	movs	r3, #2
  }
}
 800269c:	4618      	mov	r0, r3
 800269e:	3714      	adds	r7, #20
 80026a0:	46bd      	mov	sp, r7
 80026a2:	bc80      	pop	{r7}
 80026a4:	4770      	bx	lr

080026a6 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80026a6:	b580      	push	{r7, lr}
 80026a8:	b082      	sub	sp, #8
 80026aa:	af00      	add	r7, sp, #0
 80026ac:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 80026ae:	687b      	ldr	r3, [r7, #4]
 80026b0:	681b      	ldr	r3, [r3, #0]
 80026b2:	687a      	ldr	r2, [r7, #4]
 80026b4:	6812      	ldr	r2, [r2, #0]
 80026b6:	68d2      	ldr	r2, [r2, #12]
 80026b8:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80026bc:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80026be:	687b      	ldr	r3, [r7, #4]
 80026c0:	2220      	movs	r2, #32
 80026c2:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80026c6:	6878      	ldr	r0, [r7, #4]
 80026c8:	f7ff ff56 	bl	8002578 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 80026cc:	2300      	movs	r3, #0
}
 80026ce:	4618      	mov	r0, r3
 80026d0:	3708      	adds	r7, #8
 80026d2:	46bd      	mov	sp, r7
 80026d4:	bd80      	pop	{r7, pc}

080026d6 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 80026d6:	b580      	push	{r7, lr}
 80026d8:	b084      	sub	sp, #16
 80026da:	af00      	add	r7, sp, #0
 80026dc:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80026de:	687b      	ldr	r3, [r7, #4]
 80026e0:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 80026e4:	b2db      	uxtb	r3, r3
 80026e6:	2b22      	cmp	r3, #34	; 0x22
 80026e8:	d171      	bne.n	80027ce <UART_Receive_IT+0xf8>
  {
    if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 80026ea:	687b      	ldr	r3, [r7, #4]
 80026ec:	689b      	ldr	r3, [r3, #8]
 80026ee:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80026f2:	d123      	bne.n	800273c <UART_Receive_IT+0x66>
    {
      tmp = (uint16_t *) huart->pRxBuffPtr;
 80026f4:	687b      	ldr	r3, [r7, #4]
 80026f6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80026f8:	60fb      	str	r3, [r7, #12]
      if (huart->Init.Parity == UART_PARITY_NONE)
 80026fa:	687b      	ldr	r3, [r7, #4]
 80026fc:	691b      	ldr	r3, [r3, #16]
 80026fe:	2b00      	cmp	r3, #0
 8002700:	d10e      	bne.n	8002720 <UART_Receive_IT+0x4a>
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8002702:	687b      	ldr	r3, [r7, #4]
 8002704:	681b      	ldr	r3, [r3, #0]
 8002706:	685b      	ldr	r3, [r3, #4]
 8002708:	b29b      	uxth	r3, r3
 800270a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800270e:	b29a      	uxth	r2, r3
 8002710:	68fb      	ldr	r3, [r7, #12]
 8002712:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 2U;
 8002714:	687b      	ldr	r3, [r7, #4]
 8002716:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002718:	1c9a      	adds	r2, r3, #2
 800271a:	687b      	ldr	r3, [r7, #4]
 800271c:	629a      	str	r2, [r3, #40]	; 0x28
 800271e:	e029      	b.n	8002774 <UART_Receive_IT+0x9e>
      }
      else
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x00FF);
 8002720:	687b      	ldr	r3, [r7, #4]
 8002722:	681b      	ldr	r3, [r3, #0]
 8002724:	685b      	ldr	r3, [r3, #4]
 8002726:	b29b      	uxth	r3, r3
 8002728:	b2db      	uxtb	r3, r3
 800272a:	b29a      	uxth	r2, r3
 800272c:	68fb      	ldr	r3, [r7, #12]
 800272e:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 1U;
 8002730:	687b      	ldr	r3, [r7, #4]
 8002732:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002734:	1c5a      	adds	r2, r3, #1
 8002736:	687b      	ldr	r3, [r7, #4]
 8002738:	629a      	str	r2, [r3, #40]	; 0x28
 800273a:	e01b      	b.n	8002774 <UART_Receive_IT+0x9e>
      }
    }
    else
    {
      if (huart->Init.Parity == UART_PARITY_NONE)
 800273c:	687b      	ldr	r3, [r7, #4]
 800273e:	691b      	ldr	r3, [r3, #16]
 8002740:	2b00      	cmp	r3, #0
 8002742:	d10a      	bne.n	800275a <UART_Receive_IT+0x84>
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8002744:	687b      	ldr	r3, [r7, #4]
 8002746:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002748:	1c59      	adds	r1, r3, #1
 800274a:	687a      	ldr	r2, [r7, #4]
 800274c:	6291      	str	r1, [r2, #40]	; 0x28
 800274e:	687a      	ldr	r2, [r7, #4]
 8002750:	6812      	ldr	r2, [r2, #0]
 8002752:	6852      	ldr	r2, [r2, #4]
 8002754:	b2d2      	uxtb	r2, r2
 8002756:	701a      	strb	r2, [r3, #0]
 8002758:	e00c      	b.n	8002774 <UART_Receive_IT+0x9e>
      }
      else
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 800275a:	687b      	ldr	r3, [r7, #4]
 800275c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800275e:	1c59      	adds	r1, r3, #1
 8002760:	687a      	ldr	r2, [r7, #4]
 8002762:	6291      	str	r1, [r2, #40]	; 0x28
 8002764:	687a      	ldr	r2, [r7, #4]
 8002766:	6812      	ldr	r2, [r2, #0]
 8002768:	6852      	ldr	r2, [r2, #4]
 800276a:	b2d2      	uxtb	r2, r2
 800276c:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8002770:	b2d2      	uxtb	r2, r2
 8002772:	701a      	strb	r2, [r3, #0]
      }
    }

    if (--huart->RxXferCount == 0U)
 8002774:	687b      	ldr	r3, [r7, #4]
 8002776:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8002778:	b29b      	uxth	r3, r3
 800277a:	3b01      	subs	r3, #1
 800277c:	b29b      	uxth	r3, r3
 800277e:	687a      	ldr	r2, [r7, #4]
 8002780:	4619      	mov	r1, r3
 8002782:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8002784:	2b00      	cmp	r3, #0
 8002786:	d120      	bne.n	80027ca <UART_Receive_IT+0xf4>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8002788:	687b      	ldr	r3, [r7, #4]
 800278a:	681b      	ldr	r3, [r3, #0]
 800278c:	687a      	ldr	r2, [r7, #4]
 800278e:	6812      	ldr	r2, [r2, #0]
 8002790:	68d2      	ldr	r2, [r2, #12]
 8002792:	f022 0220 	bic.w	r2, r2, #32
 8002796:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8002798:	687b      	ldr	r3, [r7, #4]
 800279a:	681b      	ldr	r3, [r3, #0]
 800279c:	687a      	ldr	r2, [r7, #4]
 800279e:	6812      	ldr	r2, [r2, #0]
 80027a0:	68d2      	ldr	r2, [r2, #12]
 80027a2:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80027a6:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 80027a8:	687b      	ldr	r3, [r7, #4]
 80027aa:	681b      	ldr	r3, [r3, #0]
 80027ac:	687a      	ldr	r2, [r7, #4]
 80027ae:	6812      	ldr	r2, [r2, #0]
 80027b0:	6952      	ldr	r2, [r2, #20]
 80027b2:	f022 0201 	bic.w	r2, r2, #1
 80027b6:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80027b8:	687b      	ldr	r3, [r7, #4]
 80027ba:	2220      	movs	r2, #32
 80027bc:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
      /*Call registered Rx complete callback*/
      huart->RxCpltCallback(huart);
#else
      /*Call legacy weak Rx complete callback*/
      HAL_UART_RxCpltCallback(huart);
 80027c0:	6878      	ldr	r0, [r7, #4]
 80027c2:	f7fd ffab 	bl	800071c <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

      return HAL_OK;
 80027c6:	2300      	movs	r3, #0
 80027c8:	e002      	b.n	80027d0 <UART_Receive_IT+0xfa>
    }
    return HAL_OK;
 80027ca:	2300      	movs	r3, #0
 80027cc:	e000      	b.n	80027d0 <UART_Receive_IT+0xfa>
  }
  else
  {
    return HAL_BUSY;
 80027ce:	2302      	movs	r3, #2
  }
}
 80027d0:	4618      	mov	r0, r3
 80027d2:	3710      	adds	r7, #16
 80027d4:	46bd      	mov	sp, r7
 80027d6:	bd80      	pop	{r7, pc}

080027d8 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80027d8:	b590      	push	{r4, r7, lr}
 80027da:	b085      	sub	sp, #20
 80027dc:	af00      	add	r7, sp, #0
 80027de:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80027e0:	687b      	ldr	r3, [r7, #4]
 80027e2:	681b      	ldr	r3, [r3, #0]
 80027e4:	687a      	ldr	r2, [r7, #4]
 80027e6:	6812      	ldr	r2, [r2, #0]
 80027e8:	6912      	ldr	r2, [r2, #16]
 80027ea:	f422 5140 	bic.w	r1, r2, #12288	; 0x3000
 80027ee:	687a      	ldr	r2, [r7, #4]
 80027f0:	68d2      	ldr	r2, [r2, #12]
 80027f2:	430a      	orrs	r2, r1
 80027f4:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 80027f6:	687b      	ldr	r3, [r7, #4]
 80027f8:	689a      	ldr	r2, [r3, #8]
 80027fa:	687b      	ldr	r3, [r7, #4]
 80027fc:	691b      	ldr	r3, [r3, #16]
 80027fe:	431a      	orrs	r2, r3
 8002800:	687b      	ldr	r3, [r7, #4]
 8002802:	695b      	ldr	r3, [r3, #20]
 8002804:	4313      	orrs	r3, r2
 8002806:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(huart->Instance->CR1,
 8002808:	687b      	ldr	r3, [r7, #4]
 800280a:	681a      	ldr	r2, [r3, #0]
 800280c:	687b      	ldr	r3, [r7, #4]
 800280e:	681b      	ldr	r3, [r3, #0]
 8002810:	68db      	ldr	r3, [r3, #12]
 8002812:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 8002816:	f023 030c 	bic.w	r3, r3, #12
 800281a:	68f9      	ldr	r1, [r7, #12]
 800281c:	430b      	orrs	r3, r1
 800281e:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8002820:	687b      	ldr	r3, [r7, #4]
 8002822:	681b      	ldr	r3, [r3, #0]
 8002824:	687a      	ldr	r2, [r7, #4]
 8002826:	6812      	ldr	r2, [r2, #0]
 8002828:	6952      	ldr	r2, [r2, #20]
 800282a:	f422 7140 	bic.w	r1, r2, #768	; 0x300
 800282e:	687a      	ldr	r2, [r7, #4]
 8002830:	6992      	ldr	r2, [r2, #24]
 8002832:	430a      	orrs	r2, r1
 8002834:	615a      	str	r2, [r3, #20]
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
    }
  }
#else
  /*-------------------------- USART BRR Configuration ---------------------*/
  if(huart->Instance == USART1)
 8002836:	687b      	ldr	r3, [r7, #4]
 8002838:	681b      	ldr	r3, [r3, #0]
 800283a:	4a52      	ldr	r2, [pc, #328]	; (8002984 <UART_SetConfig+0x1ac>)
 800283c:	4293      	cmp	r3, r2
 800283e:	d14e      	bne.n	80028de <UART_SetConfig+0x106>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8002840:	f7ff f906 	bl	8001a50 <HAL_RCC_GetPCLK2Freq>
 8002844:	60b8      	str	r0, [r7, #8]
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8002846:	687b      	ldr	r3, [r7, #4]
 8002848:	6819      	ldr	r1, [r3, #0]
 800284a:	68ba      	ldr	r2, [r7, #8]
 800284c:	4613      	mov	r3, r2
 800284e:	009b      	lsls	r3, r3, #2
 8002850:	4413      	add	r3, r2
 8002852:	009a      	lsls	r2, r3, #2
 8002854:	441a      	add	r2, r3
 8002856:	687b      	ldr	r3, [r7, #4]
 8002858:	685b      	ldr	r3, [r3, #4]
 800285a:	009b      	lsls	r3, r3, #2
 800285c:	fbb2 f3f3 	udiv	r3, r2, r3
 8002860:	4a49      	ldr	r2, [pc, #292]	; (8002988 <UART_SetConfig+0x1b0>)
 8002862:	fba2 2303 	umull	r2, r3, r2, r3
 8002866:	095b      	lsrs	r3, r3, #5
 8002868:	0118      	lsls	r0, r3, #4
 800286a:	68ba      	ldr	r2, [r7, #8]
 800286c:	4613      	mov	r3, r2
 800286e:	009b      	lsls	r3, r3, #2
 8002870:	4413      	add	r3, r2
 8002872:	009a      	lsls	r2, r3, #2
 8002874:	441a      	add	r2, r3
 8002876:	687b      	ldr	r3, [r7, #4]
 8002878:	685b      	ldr	r3, [r3, #4]
 800287a:	009b      	lsls	r3, r3, #2
 800287c:	fbb2 f2f3 	udiv	r2, r2, r3
 8002880:	4b41      	ldr	r3, [pc, #260]	; (8002988 <UART_SetConfig+0x1b0>)
 8002882:	fba3 4302 	umull	r4, r3, r3, r2
 8002886:	095b      	lsrs	r3, r3, #5
 8002888:	2464      	movs	r4, #100	; 0x64
 800288a:	fb04 f303 	mul.w	r3, r4, r3
 800288e:	1ad3      	subs	r3, r2, r3
 8002890:	011b      	lsls	r3, r3, #4
 8002892:	3332      	adds	r3, #50	; 0x32
 8002894:	4a3c      	ldr	r2, [pc, #240]	; (8002988 <UART_SetConfig+0x1b0>)
 8002896:	fba2 2303 	umull	r2, r3, r2, r3
 800289a:	095b      	lsrs	r3, r3, #5
 800289c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80028a0:	4418      	add	r0, r3
 80028a2:	68ba      	ldr	r2, [r7, #8]
 80028a4:	4613      	mov	r3, r2
 80028a6:	009b      	lsls	r3, r3, #2
 80028a8:	4413      	add	r3, r2
 80028aa:	009a      	lsls	r2, r3, #2
 80028ac:	441a      	add	r2, r3
 80028ae:	687b      	ldr	r3, [r7, #4]
 80028b0:	685b      	ldr	r3, [r3, #4]
 80028b2:	009b      	lsls	r3, r3, #2
 80028b4:	fbb2 f2f3 	udiv	r2, r2, r3
 80028b8:	4b33      	ldr	r3, [pc, #204]	; (8002988 <UART_SetConfig+0x1b0>)
 80028ba:	fba3 4302 	umull	r4, r3, r3, r2
 80028be:	095b      	lsrs	r3, r3, #5
 80028c0:	2464      	movs	r4, #100	; 0x64
 80028c2:	fb04 f303 	mul.w	r3, r4, r3
 80028c6:	1ad3      	subs	r3, r2, r3
 80028c8:	011b      	lsls	r3, r3, #4
 80028ca:	3332      	adds	r3, #50	; 0x32
 80028cc:	4a2e      	ldr	r2, [pc, #184]	; (8002988 <UART_SetConfig+0x1b0>)
 80028ce:	fba2 2303 	umull	r2, r3, r2, r3
 80028d2:	095b      	lsrs	r3, r3, #5
 80028d4:	f003 030f 	and.w	r3, r3, #15
 80028d8:	4403      	add	r3, r0
 80028da:	608b      	str	r3, [r1, #8]
  {
    pclk = HAL_RCC_GetPCLK1Freq();
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#endif /* USART_CR1_OVER8 */
}
 80028dc:	e04d      	b.n	800297a <UART_SetConfig+0x1a2>
    pclk = HAL_RCC_GetPCLK1Freq();
 80028de:	f7ff f8a3 	bl	8001a28 <HAL_RCC_GetPCLK1Freq>
 80028e2:	60b8      	str	r0, [r7, #8]
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80028e4:	687b      	ldr	r3, [r7, #4]
 80028e6:	6819      	ldr	r1, [r3, #0]
 80028e8:	68ba      	ldr	r2, [r7, #8]
 80028ea:	4613      	mov	r3, r2
 80028ec:	009b      	lsls	r3, r3, #2
 80028ee:	4413      	add	r3, r2
 80028f0:	009a      	lsls	r2, r3, #2
 80028f2:	441a      	add	r2, r3
 80028f4:	687b      	ldr	r3, [r7, #4]
 80028f6:	685b      	ldr	r3, [r3, #4]
 80028f8:	009b      	lsls	r3, r3, #2
 80028fa:	fbb2 f3f3 	udiv	r3, r2, r3
 80028fe:	4a22      	ldr	r2, [pc, #136]	; (8002988 <UART_SetConfig+0x1b0>)
 8002900:	fba2 2303 	umull	r2, r3, r2, r3
 8002904:	095b      	lsrs	r3, r3, #5
 8002906:	0118      	lsls	r0, r3, #4
 8002908:	68ba      	ldr	r2, [r7, #8]
 800290a:	4613      	mov	r3, r2
 800290c:	009b      	lsls	r3, r3, #2
 800290e:	4413      	add	r3, r2
 8002910:	009a      	lsls	r2, r3, #2
 8002912:	441a      	add	r2, r3
 8002914:	687b      	ldr	r3, [r7, #4]
 8002916:	685b      	ldr	r3, [r3, #4]
 8002918:	009b      	lsls	r3, r3, #2
 800291a:	fbb2 f2f3 	udiv	r2, r2, r3
 800291e:	4b1a      	ldr	r3, [pc, #104]	; (8002988 <UART_SetConfig+0x1b0>)
 8002920:	fba3 4302 	umull	r4, r3, r3, r2
 8002924:	095b      	lsrs	r3, r3, #5
 8002926:	2464      	movs	r4, #100	; 0x64
 8002928:	fb04 f303 	mul.w	r3, r4, r3
 800292c:	1ad3      	subs	r3, r2, r3
 800292e:	011b      	lsls	r3, r3, #4
 8002930:	3332      	adds	r3, #50	; 0x32
 8002932:	4a15      	ldr	r2, [pc, #84]	; (8002988 <UART_SetConfig+0x1b0>)
 8002934:	fba2 2303 	umull	r2, r3, r2, r3
 8002938:	095b      	lsrs	r3, r3, #5
 800293a:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800293e:	4418      	add	r0, r3
 8002940:	68ba      	ldr	r2, [r7, #8]
 8002942:	4613      	mov	r3, r2
 8002944:	009b      	lsls	r3, r3, #2
 8002946:	4413      	add	r3, r2
 8002948:	009a      	lsls	r2, r3, #2
 800294a:	441a      	add	r2, r3
 800294c:	687b      	ldr	r3, [r7, #4]
 800294e:	685b      	ldr	r3, [r3, #4]
 8002950:	009b      	lsls	r3, r3, #2
 8002952:	fbb2 f2f3 	udiv	r2, r2, r3
 8002956:	4b0c      	ldr	r3, [pc, #48]	; (8002988 <UART_SetConfig+0x1b0>)
 8002958:	fba3 4302 	umull	r4, r3, r3, r2
 800295c:	095b      	lsrs	r3, r3, #5
 800295e:	2464      	movs	r4, #100	; 0x64
 8002960:	fb04 f303 	mul.w	r3, r4, r3
 8002964:	1ad3      	subs	r3, r2, r3
 8002966:	011b      	lsls	r3, r3, #4
 8002968:	3332      	adds	r3, #50	; 0x32
 800296a:	4a07      	ldr	r2, [pc, #28]	; (8002988 <UART_SetConfig+0x1b0>)
 800296c:	fba2 2303 	umull	r2, r3, r2, r3
 8002970:	095b      	lsrs	r3, r3, #5
 8002972:	f003 030f 	and.w	r3, r3, #15
 8002976:	4403      	add	r3, r0
 8002978:	608b      	str	r3, [r1, #8]
}
 800297a:	bf00      	nop
 800297c:	3714      	adds	r7, #20
 800297e:	46bd      	mov	sp, r7
 8002980:	bd90      	pop	{r4, r7, pc}
 8002982:	bf00      	nop
 8002984:	40013800 	.word	0x40013800
 8002988:	51eb851f 	.word	0x51eb851f

0800298c <assert_failed>:
    }

#else
    // empty function !
    void assert_failed(uint8_t * file, uint32_t line) 
    {
 800298c:	b480      	push	{r7}
 800298e:	b083      	sub	sp, #12
 8002990:	af00      	add	r7, sp, #0
 8002992:	6078      	str	r0, [r7, #4]
 8002994:	6039      	str	r1, [r7, #0]
        (void)file;
        (void)line;
    }
 8002996:	bf00      	nop
 8002998:	370c      	adds	r7, #12
 800299a:	46bd      	mov	sp, r7
 800299c:	bc80      	pop	{r7}
 800299e:	4770      	bx	lr

080029a0 <_2nd_complement>:
 * @param num 
 */
static void _2nd_complement(int32_t* num);


static void _2nd_complement(int32_t* num) {
 80029a0:	b480      	push	{r7}
 80029a2:	b085      	sub	sp, #20
 80029a4:	af00      	add	r7, sp, #0
 80029a6:	6078      	str	r0, [r7, #4]
	int32_t temp = 0;
 80029a8:	2300      	movs	r3, #0
 80029aa:	60fb      	str	r3, [r7, #12]
	temp = (~(*num) + 1); 
 80029ac:	687b      	ldr	r3, [r7, #4]
 80029ae:	681b      	ldr	r3, [r3, #0]
 80029b0:	425b      	negs	r3, r3
 80029b2:	60fb      	str	r3, [r7, #12]
	*num = temp;
 80029b4:	687b      	ldr	r3, [r7, #4]
 80029b6:	68fa      	ldr	r2, [r7, #12]
 80029b8:	601a      	str	r2, [r3, #0]
}
 80029ba:	bf00      	nop
 80029bc:	3714      	adds	r7, #20
 80029be:	46bd      	mov	sp, r7
 80029c0:	bc80      	pop	{r7}
 80029c2:	4770      	bx	lr

080029c4 <num2str>:


uint8_t num2str(int32_t num_in, uint8_t *const pStr_out) {
 80029c4:	b580      	push	{r7, lr}
 80029c6:	b088      	sub	sp, #32
 80029c8:	af00      	add	r7, sp, #0
 80029ca:	6078      	str	r0, [r7, #4]
 80029cc:	6039      	str	r1, [r7, #0]
	uint8_t i = 0;
 80029ce:	2300      	movs	r3, #0
 80029d0:	77fb      	strb	r3, [r7, #31]
	uint8_t i2 = 0;
 80029d2:	2300      	movs	r3, #0
 80029d4:	77bb      	strb	r3, [r7, #30]
	uint8_t num_cnt = 0;
 80029d6:	2300      	movs	r3, #0
 80029d8:	777b      	strb	r3, [r7, #29]
	uint8_t sign_offset = 0;
 80029da:	2300      	movs	r3, #0
 80029dc:	773b      	strb	r3, [r7, #28]
	uint8_t temp_str[15];
	
	if (num_in == 0){
 80029de:	687b      	ldr	r3, [r7, #4]
 80029e0:	2b00      	cmp	r3, #0
 80029e2:	d109      	bne.n	80029f8 <num2str+0x34>
		pStr_out[0] = '0';
 80029e4:	683b      	ldr	r3, [r7, #0]
 80029e6:	2230      	movs	r2, #48	; 0x30
 80029e8:	701a      	strb	r2, [r3, #0]
		pStr_out[1] = 0; // zero termination
 80029ea:	683b      	ldr	r3, [r7, #0]
 80029ec:	3301      	adds	r3, #1
 80029ee:	2200      	movs	r2, #0
 80029f0:	701a      	strb	r2, [r3, #0]
        num_cnt = 0;
 80029f2:	2300      	movs	r3, #0
 80029f4:	777b      	strb	r3, [r7, #29]
 80029f6:	e053      	b.n	8002aa0 <num2str+0xdc>
	} else {

		if (num_in < 0)
 80029f8:	687b      	ldr	r3, [r7, #4]
 80029fa:	2b00      	cmp	r3, #0
 80029fc:	da08      	bge.n	8002a10 <num2str+0x4c>
		{
			pStr_out[0] = '-';
 80029fe:	683b      	ldr	r3, [r7, #0]
 8002a00:	222d      	movs	r2, #45	; 0x2d
 8002a02:	701a      	strb	r2, [r3, #0]
			sign_offset = 1;
 8002a04:	2301      	movs	r3, #1
 8002a06:	773b      	strb	r3, [r7, #28]
			_2nd_complement(&num_in);
 8002a08:	1d3b      	adds	r3, r7, #4
 8002a0a:	4618      	mov	r0, r3
 8002a0c:	f7ff ffc8 	bl	80029a0 <_2nd_complement>
		}
		for (i = 0; num_in > 0; i++)
 8002a10:	2300      	movs	r3, #0
 8002a12:	77fb      	strb	r3, [r7, #31]
 8002a14:	e01f      	b.n	8002a56 <num2str+0x92>
		{
            /* @todo try to replace % operator (assumsion is that this is slow on 8bit) */
			temp_str[i] = (uint8_t)((num_in % 10) + '0'); // ascii shift for numbers 0 -> 48(dec)
 8002a16:	7ff8      	ldrb	r0, [r7, #31]
 8002a18:	687a      	ldr	r2, [r7, #4]
 8002a1a:	4b25      	ldr	r3, [pc, #148]	; (8002ab0 <num2str+0xec>)
 8002a1c:	fb83 1302 	smull	r1, r3, r3, r2
 8002a20:	1099      	asrs	r1, r3, #2
 8002a22:	17d3      	asrs	r3, r2, #31
 8002a24:	1ac9      	subs	r1, r1, r3
 8002a26:	460b      	mov	r3, r1
 8002a28:	009b      	lsls	r3, r3, #2
 8002a2a:	440b      	add	r3, r1
 8002a2c:	005b      	lsls	r3, r3, #1
 8002a2e:	1ad1      	subs	r1, r2, r3
 8002a30:	b2cb      	uxtb	r3, r1
 8002a32:	3330      	adds	r3, #48	; 0x30
 8002a34:	b2da      	uxtb	r2, r3
 8002a36:	f107 0320 	add.w	r3, r7, #32
 8002a3a:	4403      	add	r3, r0
 8002a3c:	f803 2c14 	strb.w	r2, [r3, #-20]
			num_in = num_in / 10;
 8002a40:	687b      	ldr	r3, [r7, #4]
 8002a42:	4a1b      	ldr	r2, [pc, #108]	; (8002ab0 <num2str+0xec>)
 8002a44:	fb82 1203 	smull	r1, r2, r2, r3
 8002a48:	1092      	asrs	r2, r2, #2
 8002a4a:	17db      	asrs	r3, r3, #31
 8002a4c:	1ad3      	subs	r3, r2, r3
 8002a4e:	607b      	str	r3, [r7, #4]
		for (i = 0; num_in > 0; i++)
 8002a50:	7ffb      	ldrb	r3, [r7, #31]
 8002a52:	3301      	adds	r3, #1
 8002a54:	77fb      	strb	r3, [r7, #31]
 8002a56:	687b      	ldr	r3, [r7, #4]
 8002a58:	2b00      	cmp	r3, #0
 8002a5a:	dcdc      	bgt.n	8002a16 <num2str+0x52>
		}
		num_cnt = i;
 8002a5c:	7ffb      	ldrb	r3, [r7, #31]
 8002a5e:	777b      	strb	r3, [r7, #29]
		i += sign_offset;
 8002a60:	7ffa      	ldrb	r2, [r7, #31]
 8002a62:	7f3b      	ldrb	r3, [r7, #28]
 8002a64:	4413      	add	r3, r2
 8002a66:	77fb      	strb	r3, [r7, #31]
		// add null termination at the end of string
		pStr_out[i] = 0;
 8002a68:	7ffb      	ldrb	r3, [r7, #31]
 8002a6a:	683a      	ldr	r2, [r7, #0]
 8002a6c:	4413      	add	r3, r2
 8002a6e:	2200      	movs	r2, #0
 8002a70:	701a      	strb	r2, [r3, #0]
		// revers array
		for (i2 = 0; i2 < num_cnt; i2++)
 8002a72:	2300      	movs	r3, #0
 8002a74:	77bb      	strb	r3, [r7, #30]
 8002a76:	e00f      	b.n	8002a98 <num2str+0xd4>
		{
			i--;
 8002a78:	7ffb      	ldrb	r3, [r7, #31]
 8002a7a:	3b01      	subs	r3, #1
 8002a7c:	77fb      	strb	r3, [r7, #31]
			pStr_out[i] = temp_str[i2];
 8002a7e:	7ffb      	ldrb	r3, [r7, #31]
 8002a80:	683a      	ldr	r2, [r7, #0]
 8002a82:	4413      	add	r3, r2
 8002a84:	7fba      	ldrb	r2, [r7, #30]
 8002a86:	f107 0120 	add.w	r1, r7, #32
 8002a8a:	440a      	add	r2, r1
 8002a8c:	f812 2c14 	ldrb.w	r2, [r2, #-20]
 8002a90:	701a      	strb	r2, [r3, #0]
		for (i2 = 0; i2 < num_cnt; i2++)
 8002a92:	7fbb      	ldrb	r3, [r7, #30]
 8002a94:	3301      	adds	r3, #1
 8002a96:	77bb      	strb	r3, [r7, #30]
 8002a98:	7fba      	ldrb	r2, [r7, #30]
 8002a9a:	7f7b      	ldrb	r3, [r7, #29]
 8002a9c:	429a      	cmp	r2, r3
 8002a9e:	d3eb      	bcc.n	8002a78 <num2str+0xb4>
		}
	}

    /* return string size */
	return (uint8_t)(num_cnt + sign_offset);
 8002aa0:	7f7a      	ldrb	r2, [r7, #29]
 8002aa2:	7f3b      	ldrb	r3, [r7, #28]
 8002aa4:	4413      	add	r3, r2
 8002aa6:	b2db      	uxtb	r3, r3
}
 8002aa8:	4618      	mov	r0, r3
 8002aaa:	3720      	adds	r7, #32
 8002aac:	46bd      	mov	sp, r7
 8002aae:	bd80      	pop	{r7, pc}
 8002ab0:	66666667 	.word	0x66666667

08002ab4 <str2num>:


uint8_t str2num(const uint8_t *const str, int32_t *outNum) {
 8002ab4:	b480      	push	{r7}
 8002ab6:	b085      	sub	sp, #20
 8002ab8:	af00      	add	r7, sp, #0
 8002aba:	6078      	str	r0, [r7, #4]
 8002abc:	6039      	str	r1, [r7, #0]
#define MUN_MAX_DIGIT_CNT       (30u)

    uint8_t return_err = 0;
 8002abe:	2300      	movs	r3, #0
 8002ac0:	73fb      	strb	r3, [r7, #15]

	uint8_t i = 0;
 8002ac2:	2300      	movs	r3, #0
 8002ac4:	73bb      	strb	r3, [r7, #14]
    int8_t sign = 1;
 8002ac6:	2301      	movs	r3, #1
 8002ac8:	737b      	strb	r3, [r7, #13]
	int32_t temp_num = 0;
 8002aca:	2300      	movs	r3, #0
 8002acc:	60bb      	str	r3, [r7, #8]

    /* check if string is negative number */
    if(str[i] == '-') {
 8002ace:	7bbb      	ldrb	r3, [r7, #14]
 8002ad0:	687a      	ldr	r2, [r7, #4]
 8002ad2:	4413      	add	r3, r2
 8002ad4:	781b      	ldrb	r3, [r3, #0]
 8002ad6:	2b2d      	cmp	r3, #45	; 0x2d
 8002ad8:	d130      	bne.n	8002b3c <str2num+0x88>
        sign = -1;
 8002ada:	23ff      	movs	r3, #255	; 0xff
 8002adc:	737b      	strb	r3, [r7, #13]
        ++i;
 8002ade:	7bbb      	ldrb	r3, [r7, #14]
 8002ae0:	3301      	adds	r3, #1
 8002ae2:	73bb      	strb	r3, [r7, #14]
    } 

	for ( ; str[i] != 0; ++i)
 8002ae4:	e02a      	b.n	8002b3c <str2num+0x88>
	{
		if (i > MUN_MAX_DIGIT_CNT) {
 8002ae6:	7bbb      	ldrb	r3, [r7, #14]
 8002ae8:	2b1e      	cmp	r3, #30
 8002aea:	d904      	bls.n	8002af6 <str2num+0x42>
            /* protection if string is not NULL terminated */
            temp_num = 0;
 8002aec:	2300      	movs	r3, #0
 8002aee:	60bb      	str	r3, [r7, #8]
            return_err = 1;
 8002af0:	2301      	movs	r3, #1
 8002af2:	73fb      	strb	r3, [r7, #15]
            break;
 8002af4:	e028      	b.n	8002b48 <str2num+0x94>
			// return 0; 
		}

		temp_num *= 10;
 8002af6:	68ba      	ldr	r2, [r7, #8]
 8002af8:	4613      	mov	r3, r2
 8002afa:	009b      	lsls	r3, r3, #2
 8002afc:	4413      	add	r3, r2
 8002afe:	005b      	lsls	r3, r3, #1
 8002b00:	60bb      	str	r3, [r7, #8]
		if (str[i] >= '0' && str[i] <= '9')
 8002b02:	7bbb      	ldrb	r3, [r7, #14]
 8002b04:	687a      	ldr	r2, [r7, #4]
 8002b06:	4413      	add	r3, r2
 8002b08:	781b      	ldrb	r3, [r3, #0]
 8002b0a:	2b2f      	cmp	r3, #47	; 0x2f
 8002b0c:	d911      	bls.n	8002b32 <str2num+0x7e>
 8002b0e:	7bbb      	ldrb	r3, [r7, #14]
 8002b10:	687a      	ldr	r2, [r7, #4]
 8002b12:	4413      	add	r3, r2
 8002b14:	781b      	ldrb	r3, [r3, #0]
 8002b16:	2b39      	cmp	r3, #57	; 0x39
 8002b18:	d80b      	bhi.n	8002b32 <str2num+0x7e>
		{
			temp_num += str[i] - '0';
 8002b1a:	7bbb      	ldrb	r3, [r7, #14]
 8002b1c:	687a      	ldr	r2, [r7, #4]
 8002b1e:	4413      	add	r3, r2
 8002b20:	781b      	ldrb	r3, [r3, #0]
 8002b22:	3b30      	subs	r3, #48	; 0x30
 8002b24:	68ba      	ldr	r2, [r7, #8]
 8002b26:	4413      	add	r3, r2
 8002b28:	60bb      	str	r3, [r7, #8]
	for ( ; str[i] != 0; ++i)
 8002b2a:	7bbb      	ldrb	r3, [r7, #14]
 8002b2c:	3301      	adds	r3, #1
 8002b2e:	73bb      	strb	r3, [r7, #14]
 8002b30:	e004      	b.n	8002b3c <str2num+0x88>
		} else {
			/* this is not a number (NaN) */
            temp_num = 0;
 8002b32:	2300      	movs	r3, #0
 8002b34:	60bb      	str	r3, [r7, #8]
            return_err = 1;
 8002b36:	2301      	movs	r3, #1
 8002b38:	73fb      	strb	r3, [r7, #15]
            break;
 8002b3a:	e005      	b.n	8002b48 <str2num+0x94>
	for ( ; str[i] != 0; ++i)
 8002b3c:	7bbb      	ldrb	r3, [r7, #14]
 8002b3e:	687a      	ldr	r2, [r7, #4]
 8002b40:	4413      	add	r3, r2
 8002b42:	781b      	ldrb	r3, [r3, #0]
 8002b44:	2b00      	cmp	r3, #0
 8002b46:	d1ce      	bne.n	8002ae6 <str2num+0x32>
			//return 0; 
		}
	}
    *outNum = temp_num * sign;
 8002b48:	f997 300d 	ldrsb.w	r3, [r7, #13]
 8002b4c:	68ba      	ldr	r2, [r7, #8]
 8002b4e:	fb02 f203 	mul.w	r2, r2, r3
 8002b52:	683b      	ldr	r3, [r7, #0]
 8002b54:	601a      	str	r2, [r3, #0]

    return (return_err);
 8002b56:	7bfb      	ldrb	r3, [r7, #15]
}
 8002b58:	4618      	mov	r0, r3
 8002b5a:	3714      	adds	r7, #20
 8002b5c:	46bd      	mov	sp, r7
 8002b5e:	bc80      	pop	{r7}
 8002b60:	4770      	bx	lr
	...

08002b64 <sw_tm_getNewSlot>:
sw_timer_t *pSw_timers[SW_TM_INST_MAX]; 

/* track number of sw timer instances */
static uint8_t sw_tm_slot_id = 0;

static uint8_t sw_tm_getNewSlot(sw_timer_t* pThis) {
 8002b64:	b580      	push	{r7, lr}
 8002b66:	b082      	sub	sp, #8
 8002b68:	af00      	add	r7, sp, #0
 8002b6a:	6078      	str	r0, [r7, #4]
	
	if (sw_tm_slot_id >= SW_TM_INST_MAX)
 8002b6c:	4b0d      	ldr	r3, [pc, #52]	; (8002ba4 <sw_tm_getNewSlot+0x40>)
 8002b6e:	781b      	ldrb	r3, [r3, #0]
 8002b70:	2b09      	cmp	r3, #9
 8002b72:	d905      	bls.n	8002b80 <sw_tm_getNewSlot+0x1c>
	{
        assert(0);
 8002b74:	213a      	movs	r1, #58	; 0x3a
 8002b76:	480c      	ldr	r0, [pc, #48]	; (8002ba8 <sw_tm_getNewSlot+0x44>)
 8002b78:	f7ff ff08 	bl	800298c <assert_failed>
		return 1; // max number of counter reached
 8002b7c:	2301      	movs	r3, #1
 8002b7e:	e00d      	b.n	8002b9c <sw_tm_getNewSlot+0x38>
	} else {
		pSw_timers[sw_tm_slot_id] = pThis;	
 8002b80:	4b08      	ldr	r3, [pc, #32]	; (8002ba4 <sw_tm_getNewSlot+0x40>)
 8002b82:	781b      	ldrb	r3, [r3, #0]
 8002b84:	4619      	mov	r1, r3
 8002b86:	4a09      	ldr	r2, [pc, #36]	; (8002bac <sw_tm_getNewSlot+0x48>)
 8002b88:	687b      	ldr	r3, [r7, #4]
 8002b8a:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
		// count number of software_timers
		++sw_tm_slot_id;
 8002b8e:	4b05      	ldr	r3, [pc, #20]	; (8002ba4 <sw_tm_getNewSlot+0x40>)
 8002b90:	781b      	ldrb	r3, [r3, #0]
 8002b92:	3301      	adds	r3, #1
 8002b94:	b2da      	uxtb	r2, r3
 8002b96:	4b03      	ldr	r3, [pc, #12]	; (8002ba4 <sw_tm_getNewSlot+0x40>)
 8002b98:	701a      	strb	r2, [r3, #0]
		return 0;
 8002b9a:	2300      	movs	r3, #0
	}	
}
 8002b9c:	4618      	mov	r0, r3
 8002b9e:	3708      	adds	r7, #8
 8002ba0:	46bd      	mov	sp, r7
 8002ba2:	bd80      	pop	{r7, pc}
 8002ba4:	2000017a 	.word	0x2000017a
 8002ba8:	08002e08 	.word	0x08002e08
 8002bac:	20000200 	.word	0x20000200

08002bb0 <swTimer_tick>:


void swTimer_tick() {
 8002bb0:	b580      	push	{r7, lr}
 8002bb2:	b082      	sub	sp, #8
 8002bb4:	af00      	add	r7, sp, #0
	uint8_t i = 0;
 8002bb6:	2300      	movs	r3, #0
 8002bb8:	71fb      	strb	r3, [r7, #7]
    sw_timer_t *pTimer;

	for (i; i < sw_tm_slot_id; ++i) {
 8002bba:	e027      	b.n	8002c0c <swTimer_tick+0x5c>
        pTimer = pSw_timers[i]; 
 8002bbc:	79fb      	ldrb	r3, [r7, #7]
 8002bbe:	4a18      	ldr	r2, [pc, #96]	; (8002c20 <swTimer_tick+0x70>)
 8002bc0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002bc4:	603b      	str	r3, [r7, #0]
		if (pTimer->_status == SWTM_RUNNING) {
 8002bc6:	683b      	ldr	r3, [r7, #0]
 8002bc8:	7a1b      	ldrb	r3, [r3, #8]
 8002bca:	2b01      	cmp	r3, #1
 8002bcc:	d11b      	bne.n	8002c06 <swTimer_tick+0x56>
			pTimer->_cnt++;
 8002bce:	683b      	ldr	r3, [r7, #0]
 8002bd0:	681b      	ldr	r3, [r3, #0]
 8002bd2:	1c5a      	adds	r2, r3, #1
 8002bd4:	683b      	ldr	r3, [r7, #0]
 8002bd6:	601a      	str	r2, [r3, #0]
			
			if (pTimer->_cnt >= pTimer->_set_value && pTimer->_set_value != SWTM_CON_RUN) {
 8002bd8:	683b      	ldr	r3, [r7, #0]
 8002bda:	681a      	ldr	r2, [r3, #0]
 8002bdc:	683b      	ldr	r3, [r7, #0]
 8002bde:	685b      	ldr	r3, [r3, #4]
 8002be0:	429a      	cmp	r2, r3
 8002be2:	d310      	bcc.n	8002c06 <swTimer_tick+0x56>
 8002be4:	683b      	ldr	r3, [r7, #0]
 8002be6:	685b      	ldr	r3, [r3, #4]
 8002be8:	2b00      	cmp	r3, #0
 8002bea:	d00c      	beq.n	8002c06 <swTimer_tick+0x56>
				pTimer->_status = SWTM_ELAPSED;
 8002bec:	683b      	ldr	r3, [r7, #0]
 8002bee:	2203      	movs	r2, #3
 8002bf0:	721a      	strb	r2, [r3, #8]
				pTimer->_cnt = 0;
 8002bf2:	683b      	ldr	r3, [r7, #0]
 8002bf4:	2200      	movs	r2, #0
 8002bf6:	601a      	str	r2, [r3, #0]
				
				if (pTimer->_callback_fptr != NULL) {
 8002bf8:	683b      	ldr	r3, [r7, #0]
 8002bfa:	68db      	ldr	r3, [r3, #12]
 8002bfc:	2b00      	cmp	r3, #0
 8002bfe:	d002      	beq.n	8002c06 <swTimer_tick+0x56>
					pTimer->_callback_fptr(); 
 8002c00:	683b      	ldr	r3, [r7, #0]
 8002c02:	68db      	ldr	r3, [r3, #12]
 8002c04:	4798      	blx	r3
	for (i; i < sw_tm_slot_id; ++i) {
 8002c06:	79fb      	ldrb	r3, [r7, #7]
 8002c08:	3301      	adds	r3, #1
 8002c0a:	71fb      	strb	r3, [r7, #7]
 8002c0c:	4b05      	ldr	r3, [pc, #20]	; (8002c24 <swTimer_tick+0x74>)
 8002c0e:	781b      	ldrb	r3, [r3, #0]
 8002c10:	79fa      	ldrb	r2, [r7, #7]
 8002c12:	429a      	cmp	r2, r3
 8002c14:	d3d2      	bcc.n	8002bbc <swTimer_tick+0xc>
				}
			}
		} 		
	}
}
 8002c16:	bf00      	nop
 8002c18:	3708      	adds	r7, #8
 8002c1a:	46bd      	mov	sp, r7
 8002c1c:	bd80      	pop	{r7, pc}
 8002c1e:	bf00      	nop
 8002c20:	20000200 	.word	0x20000200
 8002c24:	2000017a 	.word	0x2000017a

08002c28 <swTimer_init>:

/* constructor */
void swTimer_init(sw_timer_t* pThis) {
 8002c28:	b580      	push	{r7, lr}
 8002c2a:	b082      	sub	sp, #8
 8002c2c:	af00      	add	r7, sp, #0
 8002c2e:	6078      	str	r0, [r7, #4]
	sw_tm_getNewSlot(pThis);
 8002c30:	6878      	ldr	r0, [r7, #4]
 8002c32:	f7ff ff97 	bl	8002b64 <sw_tm_getNewSlot>
	
	pThis->_status = SWTM_STOP;
 8002c36:	687b      	ldr	r3, [r7, #4]
 8002c38:	2200      	movs	r2, #0
 8002c3a:	721a      	strb	r2, [r3, #8]
	pThis->_cnt = 0;
 8002c3c:	687b      	ldr	r3, [r7, #4]
 8002c3e:	2200      	movs	r2, #0
 8002c40:	601a      	str	r2, [r3, #0]
	pThis->_set_value = 0;
 8002c42:	687b      	ldr	r3, [r7, #4]
 8002c44:	2200      	movs	r2, #0
 8002c46:	605a      	str	r2, [r3, #4]
	pThis->_callback_fptr = NULL;
 8002c48:	687b      	ldr	r3, [r7, #4]
 8002c4a:	2200      	movs	r2, #0
 8002c4c:	60da      	str	r2, [r3, #12]
}
 8002c4e:	bf00      	nop
 8002c50:	3708      	adds	r7, #8
 8002c52:	46bd      	mov	sp, r7
 8002c54:	bd80      	pop	{r7, pc}

08002c56 <set_method>:


static void set_method(sw_timer_t* pThis, uint32_t set_value){
 8002c56:	b480      	push	{r7}
 8002c58:	b083      	sub	sp, #12
 8002c5a:	af00      	add	r7, sp, #0
 8002c5c:	6078      	str	r0, [r7, #4]
 8002c5e:	6039      	str	r1, [r7, #0]
	pThis->_set_value = set_value;
 8002c60:	687b      	ldr	r3, [r7, #4]
 8002c62:	683a      	ldr	r2, [r7, #0]
 8002c64:	605a      	str	r2, [r3, #4]
	pThis->_status = SWTM_RUNNING;
 8002c66:	687b      	ldr	r3, [r7, #4]
 8002c68:	2201      	movs	r2, #1
 8002c6a:	721a      	strb	r2, [r3, #8]
}
 8002c6c:	bf00      	nop
 8002c6e:	370c      	adds	r7, #12
 8002c70:	46bd      	mov	sp, r7
 8002c72:	bc80      	pop	{r7}
 8002c74:	4770      	bx	lr

08002c76 <reSet_method>:

static void reSet_method(sw_timer_t* pThis, uint32_t set_value) {
 8002c76:	b480      	push	{r7}
 8002c78:	b083      	sub	sp, #12
 8002c7a:	af00      	add	r7, sp, #0
 8002c7c:	6078      	str	r0, [r7, #4]
 8002c7e:	6039      	str	r1, [r7, #0]
	pThis->_set_value = set_value;
 8002c80:	687b      	ldr	r3, [r7, #4]
 8002c82:	683a      	ldr	r2, [r7, #0]
 8002c84:	605a      	str	r2, [r3, #4]
	pThis->_status = SWTM_RUNNING;
 8002c86:	687b      	ldr	r3, [r7, #4]
 8002c88:	2201      	movs	r2, #1
 8002c8a:	721a      	strb	r2, [r3, #8]
	pThis->_cnt = 0;
 8002c8c:	687b      	ldr	r3, [r7, #4]
 8002c8e:	2200      	movs	r2, #0
 8002c90:	601a      	str	r2, [r3, #0]
}
 8002c92:	bf00      	nop
 8002c94:	370c      	adds	r7, #12
 8002c96:	46bd      	mov	sp, r7
 8002c98:	bc80      	pop	{r7}
 8002c9a:	4770      	bx	lr

08002c9c <flush_method>:

static void flush_method(sw_timer_t* pThis) {
 8002c9c:	b480      	push	{r7}
 8002c9e:	b083      	sub	sp, #12
 8002ca0:	af00      	add	r7, sp, #0
 8002ca2:	6078      	str	r0, [r7, #4]
	pThis->_cnt = 0;
 8002ca4:	687b      	ldr	r3, [r7, #4]
 8002ca6:	2200      	movs	r2, #0
 8002ca8:	601a      	str	r2, [r3, #0]
	pThis->_status = SWTM_STOP;
 8002caa:	687b      	ldr	r3, [r7, #4]
 8002cac:	2200      	movs	r2, #0
 8002cae:	721a      	strb	r2, [r3, #8]
}
 8002cb0:	bf00      	nop
 8002cb2:	370c      	adds	r7, #12
 8002cb4:	46bd      	mov	sp, r7
 8002cb6:	bc80      	pop	{r7}
 8002cb8:	4770      	bx	lr

08002cba <getTime_method>:

static uint32_t getTime_method(sw_timer_t* pThis) {
 8002cba:	b480      	push	{r7}
 8002cbc:	b083      	sub	sp, #12
 8002cbe:	af00      	add	r7, sp, #0
 8002cc0:	6078      	str	r0, [r7, #4]
    return (pThis->_cnt);
 8002cc2:	687b      	ldr	r3, [r7, #4]
 8002cc4:	681b      	ldr	r3, [r3, #0]
}
 8002cc6:	4618      	mov	r0, r3
 8002cc8:	370c      	adds	r7, #12
 8002cca:	46bd      	mov	sp, r7
 8002ccc:	bc80      	pop	{r7}
 8002cce:	4770      	bx	lr

08002cd0 <pause_method>:

static void pause_method(sw_timer_t* pThis) {
 8002cd0:	b480      	push	{r7}
 8002cd2:	b083      	sub	sp, #12
 8002cd4:	af00      	add	r7, sp, #0
 8002cd6:	6078      	str	r0, [r7, #4]
	pThis->_status = SWTM_PAUSE;
 8002cd8:	687b      	ldr	r3, [r7, #4]
 8002cda:	2202      	movs	r2, #2
 8002cdc:	721a      	strb	r2, [r3, #8]
}
 8002cde:	bf00      	nop
 8002ce0:	370c      	adds	r7, #12
 8002ce2:	46bd      	mov	sp, r7
 8002ce4:	bc80      	pop	{r7}
 8002ce6:	4770      	bx	lr

08002ce8 <isElapsed_method>:

static bool isElapsed_method(sw_timer_t* pThis) {
 8002ce8:	b480      	push	{r7}
 8002cea:	b083      	sub	sp, #12
 8002cec:	af00      	add	r7, sp, #0
 8002cee:	6078      	str	r0, [r7, #4]
	if (pThis->_status == SWTM_ELAPSED)
 8002cf0:	687b      	ldr	r3, [r7, #4]
 8002cf2:	7a1b      	ldrb	r3, [r3, #8]
 8002cf4:	2b03      	cmp	r3, #3
 8002cf6:	d101      	bne.n	8002cfc <isElapsed_method+0x14>
	{ 
		return true;
 8002cf8:	2301      	movs	r3, #1
 8002cfa:	e000      	b.n	8002cfe <isElapsed_method+0x16>
	} else {
		return false;
 8002cfc:	2300      	movs	r3, #0
	}
}
 8002cfe:	4618      	mov	r0, r3
 8002d00:	370c      	adds	r7, #12
 8002d02:	46bd      	mov	sp, r7
 8002d04:	bc80      	pop	{r7}
 8002d06:	4770      	bx	lr

08002d08 <attach_callBack_method>:

static void attach_callBack_method(sw_timer_t* pThis, pF_swTm callback) {
 8002d08:	b480      	push	{r7}
 8002d0a:	b083      	sub	sp, #12
 8002d0c:	af00      	add	r7, sp, #0
 8002d0e:	6078      	str	r0, [r7, #4]
 8002d10:	6039      	str	r1, [r7, #0]
	pThis->_callback_fptr = callback;
 8002d12:	687b      	ldr	r3, [r7, #4]
 8002d14:	683a      	ldr	r2, [r7, #0]
 8002d16:	60da      	str	r2, [r3, #12]
}
 8002d18:	bf00      	nop
 8002d1a:	370c      	adds	r7, #12
 8002d1c:	46bd      	mov	sp, r7
 8002d1e:	bc80      	pop	{r7}
 8002d20:	4770      	bx	lr
	...

08002d24 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
 8002d24:	2100      	movs	r1, #0
  b LoopCopyDataInit
 8002d26:	e003      	b.n	8002d30 <LoopCopyDataInit>

08002d28 <CopyDataInit>:

CopyDataInit:
  ldr r3, =_sidata
 8002d28:	4b0b      	ldr	r3, [pc, #44]	; (8002d58 <LoopFillZerobss+0x14>)
  ldr r3, [r3, r1]
 8002d2a:	585b      	ldr	r3, [r3, r1]
  str r3, [r0, r1]
 8002d2c:	5043      	str	r3, [r0, r1]
  adds r1, r1, #4
 8002d2e:	3104      	adds	r1, #4

08002d30 <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr r0, =_sdata
 8002d30:	480a      	ldr	r0, [pc, #40]	; (8002d5c <LoopFillZerobss+0x18>)
  ldr r3, =_edata
 8002d32:	4b0b      	ldr	r3, [pc, #44]	; (8002d60 <LoopFillZerobss+0x1c>)
  adds r2, r0, r1
 8002d34:	1842      	adds	r2, r0, r1
  cmp r2, r3
 8002d36:	429a      	cmp	r2, r3
  bcc CopyDataInit
 8002d38:	d3f6      	bcc.n	8002d28 <CopyDataInit>
  ldr r2, =_sbss
 8002d3a:	4a0a      	ldr	r2, [pc, #40]	; (8002d64 <LoopFillZerobss+0x20>)
  b LoopFillZerobss
 8002d3c:	e002      	b.n	8002d44 <LoopFillZerobss>

08002d3e <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs r3, #0
 8002d3e:	2300      	movs	r3, #0
  str r3, [r2], #4
 8002d40:	f842 3b04 	str.w	r3, [r2], #4

08002d44 <LoopFillZerobss>:

LoopFillZerobss:
  ldr r3, = _ebss
 8002d44:	4b08      	ldr	r3, [pc, #32]	; (8002d68 <LoopFillZerobss+0x24>)
  cmp r2, r3
 8002d46:	429a      	cmp	r2, r3
  bcc FillZerobss
 8002d48:	d3f9      	bcc.n	8002d3e <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8002d4a:	f7fd fdd1 	bl	80008f0 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8002d4e:	f000 f80f 	bl	8002d70 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8002d52:	f7fd fb33 	bl	80003bc <main>
  bx lr
 8002d56:	4770      	bx	lr
  ldr r3, =_sidata
 8002d58:	08002e90 	.word	0x08002e90
  ldr r0, =_sdata
 8002d5c:	20000000 	.word	0x20000000
  ldr r3, =_edata
 8002d60:	200000fc 	.word	0x200000fc
  ldr r2, =_sbss
 8002d64:	200000fc 	.word	0x200000fc
  ldr r3, = _ebss
 8002d68:	20000228 	.word	0x20000228

08002d6c <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8002d6c:	e7fe      	b.n	8002d6c <ADC1_2_IRQHandler>
	...

08002d70 <__libc_init_array>:
 8002d70:	b570      	push	{r4, r5, r6, lr}
 8002d72:	2500      	movs	r5, #0
 8002d74:	4e0c      	ldr	r6, [pc, #48]	; (8002da8 <__libc_init_array+0x38>)
 8002d76:	4c0d      	ldr	r4, [pc, #52]	; (8002dac <__libc_init_array+0x3c>)
 8002d78:	1ba4      	subs	r4, r4, r6
 8002d7a:	10a4      	asrs	r4, r4, #2
 8002d7c:	42a5      	cmp	r5, r4
 8002d7e:	d109      	bne.n	8002d94 <__libc_init_array+0x24>
 8002d80:	f000 f822 	bl	8002dc8 <_init>
 8002d84:	2500      	movs	r5, #0
 8002d86:	4e0a      	ldr	r6, [pc, #40]	; (8002db0 <__libc_init_array+0x40>)
 8002d88:	4c0a      	ldr	r4, [pc, #40]	; (8002db4 <__libc_init_array+0x44>)
 8002d8a:	1ba4      	subs	r4, r4, r6
 8002d8c:	10a4      	asrs	r4, r4, #2
 8002d8e:	42a5      	cmp	r5, r4
 8002d90:	d105      	bne.n	8002d9e <__libc_init_array+0x2e>
 8002d92:	bd70      	pop	{r4, r5, r6, pc}
 8002d94:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8002d98:	4798      	blx	r3
 8002d9a:	3501      	adds	r5, #1
 8002d9c:	e7ee      	b.n	8002d7c <__libc_init_array+0xc>
 8002d9e:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8002da2:	4798      	blx	r3
 8002da4:	3501      	adds	r5, #1
 8002da6:	e7f2      	b.n	8002d8e <__libc_init_array+0x1e>
 8002da8:	08002e88 	.word	0x08002e88
 8002dac:	08002e88 	.word	0x08002e88
 8002db0:	08002e88 	.word	0x08002e88
 8002db4:	08002e8c 	.word	0x08002e8c

08002db8 <memset>:
 8002db8:	4603      	mov	r3, r0
 8002dba:	4402      	add	r2, r0
 8002dbc:	4293      	cmp	r3, r2
 8002dbe:	d100      	bne.n	8002dc2 <memset+0xa>
 8002dc0:	4770      	bx	lr
 8002dc2:	f803 1b01 	strb.w	r1, [r3], #1
 8002dc6:	e7f9      	b.n	8002dbc <memset+0x4>

08002dc8 <_init>:
 8002dc8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002dca:	bf00      	nop
 8002dcc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002dce:	bc08      	pop	{r3}
 8002dd0:	469e      	mov	lr, r3
 8002dd2:	4770      	bx	lr

08002dd4 <_fini>:
 8002dd4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002dd6:	bf00      	nop
 8002dd8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002dda:	bc08      	pop	{r3}
 8002ddc:	469e      	mov	lr, r3
 8002dde:	4770      	bx	lr
