

================================================================
== Vitis HLS Report for 'Bert_layer_Pipeline_l_bias_i16_l_j15'
================================================================
* Date:           Sat Sep  2 22:11:10 2023

* Version:        2022.1.2 (Build 3605665 on Fri Aug  5 22:52:02 MDT 2022)
* Project:        out.prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.256 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    36873|    36873|  0.369 ms|  0.369 ms|  36873|  36873|       no|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- l_bias_i16_l_j15  |    36871|    36871|         9|          1|          1|  36864|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 9


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 9
* Pipeline : 1
  Pipeline-0 : II = 1, D = 9, States = { 1 2 3 4 5 6 7 8 9 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.82>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%j15 = alloca i32 1"   --->   Operation 12 'alloca' 'j15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%i16 = alloca i32 1"   --->   Operation 13 'alloca' 'i16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%indvar_flatten45 = alloca i32 1"   --->   Operation 14 'alloca' 'indvar_flatten45' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %v212, void @empty_12, i32 0, i32 0, void @empty_6, i32 4294967295, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (1.58ns)   --->   "%store_ln0 = store i16 0, i16 %indvar_flatten45"   --->   Operation 16 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 17 [1/1] (1.58ns)   --->   "%store_ln0 = store i4 0, i4 %i16"   --->   Operation 17 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 18 [1/1] (1.58ns)   --->   "%store_ln0 = store i12 0, i12 %j15"   --->   Operation 18 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc66.i42"   --->   Operation 19 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%indvar_flatten45_load = load i16 %indvar_flatten45" [kernel.cpp:298]   --->   Operation 20 'load' 'indvar_flatten45_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 21 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (2.42ns)   --->   "%icmp_ln298 = icmp_eq  i16 %indvar_flatten45_load, i16 36864" [kernel.cpp:298]   --->   Operation 22 'icmp' 'icmp_ln298' <Predicate = true> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (2.07ns)   --->   "%add_ln298_1 = add i16 %indvar_flatten45_load, i16 1" [kernel.cpp:298]   --->   Operation 23 'add' 'add_ln298_1' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%br_ln298 = br i1 %icmp_ln298, void %for.inc69.i45, void %for.inc.i53.preheader.exitStub" [kernel.cpp:298]   --->   Operation 24 'br' 'br_ln298' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%j15_load = load i12 %j15" [kernel.cpp:299]   --->   Operation 25 'load' 'j15_load' <Predicate = (!icmp_ln298)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%i16_load = load i4 %i16" [kernel.cpp:298]   --->   Operation 26 'load' 'i16_load' <Predicate = (!icmp_ln298)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (1.73ns)   --->   "%add_ln298 = add i4 %i16_load, i4 1" [kernel.cpp:298]   --->   Operation 27 'add' 'add_ln298' <Predicate = (!icmp_ln298)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (1.99ns)   --->   "%icmp_ln299 = icmp_eq  i12 %j15_load, i12 3072" [kernel.cpp:299]   --->   Operation 28 'icmp' 'icmp_ln299' <Predicate = (!icmp_ln298)> <Delay = 1.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (0.69ns)   --->   "%select_ln298 = select i1 %icmp_ln299, i12 0, i12 %j15_load" [kernel.cpp:298]   --->   Operation 29 'select' 'select_ln298' <Predicate = (!icmp_ln298)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (1.02ns)   --->   "%select_ln298_1 = select i1 %icmp_ln299, i4 %add_ln298, i4 %i16_load" [kernel.cpp:298]   --->   Operation 30 'select' 'select_ln298_1' <Predicate = (!icmp_ln298)> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (1.54ns)   --->   "%add_ln299 = add i12 %select_ln298, i12 1" [kernel.cpp:299]   --->   Operation 31 'add' 'add_ln299' <Predicate = (!icmp_ln298)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (1.58ns)   --->   "%store_ln299 = store i16 %add_ln298_1, i16 %indvar_flatten45" [kernel.cpp:299]   --->   Operation 32 'store' 'store_ln299' <Predicate = (!icmp_ln298)> <Delay = 1.58>
ST_1 : Operation 33 [1/1] (1.58ns)   --->   "%store_ln299 = store i4 %select_ln298_1, i4 %i16" [kernel.cpp:299]   --->   Operation 33 'store' 'store_ln299' <Predicate = (!icmp_ln298)> <Delay = 1.58>
ST_1 : Operation 34 [1/1] (1.58ns)   --->   "%store_ln299 = store i12 %add_ln299, i12 %j15" [kernel.cpp:299]   --->   Operation 34 'store' 'store_ln299' <Predicate = (!icmp_ln298)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 7.15>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i4.i12, i4 %select_ln298_1, i12 0" [kernel.cpp:301]   --->   Operation 35 'bitconcatenate' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%tmp_38 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i4.i10, i4 %select_ln298_1, i10 0" [kernel.cpp:301]   --->   Operation 36 'bitconcatenate' 'tmp_38' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%zext_ln301 = zext i14 %tmp_38" [kernel.cpp:301]   --->   Operation 37 'zext' 'zext_ln301' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln301 = sub i16 %tmp_s, i16 %zext_ln301" [kernel.cpp:301]   --->   Operation 38 'sub' 'sub_ln301' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%j15_cast = zext i12 %select_ln298" [kernel.cpp:298]   --->   Operation 39 'zext' 'j15_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%zext_ln301_1 = zext i12 %select_ln298" [kernel.cpp:301]   --->   Operation 40 'zext' 'zext_ln301_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%add_ln301 = add i16 %sub_ln301, i16 %zext_ln301_1" [kernel.cpp:301]   --->   Operation 41 'add' 'add_ln301' <Predicate = true> <Delay = 3.90> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%zext_ln301_2 = zext i16 %add_ln301" [kernel.cpp:301]   --->   Operation 42 'zext' 'zext_ln301_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%v227_addr = getelementptr i32 %v227, i64 0, i64 %zext_ln301_2" [kernel.cpp:301]   --->   Operation 43 'getelementptr' 'v227_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%v212_addr = getelementptr i32 %v212, i64 0, i64 %j15_cast" [kernel.cpp:300]   --->   Operation 44 'getelementptr' 'v212_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [2/2] (3.25ns)   --->   "%v212_load = load i12 %v212_addr" [kernel.cpp:300]   --->   Operation 45 'load' 'v212_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3072> <RAM>
ST_2 : Operation 46 [2/2] (3.25ns)   --->   "%v168 = load i16 %v227_addr" [kernel.cpp:301]   --->   Operation 46 'load' 'v168' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36864> <RAM>

State 3 <SV = 2> <Delay = 3.25>
ST_3 : Operation 47 [1/2] (3.25ns)   --->   "%v212_load = load i12 %v212_addr" [kernel.cpp:300]   --->   Operation 47 'load' 'v212_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3072> <RAM>
ST_3 : Operation 48 [1/2] (3.25ns)   --->   "%v168 = load i16 %v227_addr" [kernel.cpp:301]   --->   Operation 48 'load' 'v168' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36864> <RAM>

State 4 <SV = 3> <Delay = 7.25>
ST_4 : Operation 49 [1/1] (0.00ns)   --->   "%v167 = bitcast i32 %v212_load" [kernel.cpp:300]   --->   Operation 49 'bitcast' 'v167' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 50 [5/5] (7.25ns)   --->   "%v169 = fadd i32 %v168, i32 %v167" [kernel.cpp:302]   --->   Operation 50 'fadd' 'v169' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 7.25>
ST_5 : Operation 51 [4/5] (7.25ns)   --->   "%v169 = fadd i32 %v168, i32 %v167" [kernel.cpp:302]   --->   Operation 51 'fadd' 'v169' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 7.25>
ST_6 : Operation 52 [3/5] (7.25ns)   --->   "%v169 = fadd i32 %v168, i32 %v167" [kernel.cpp:302]   --->   Operation 52 'fadd' 'v169' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 7.25>
ST_7 : Operation 53 [2/5] (7.25ns)   --->   "%v169 = fadd i32 %v168, i32 %v167" [kernel.cpp:302]   --->   Operation 53 'fadd' 'v169' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 7.25>
ST_8 : Operation 54 [1/5] (7.25ns)   --->   "%v169 = fadd i32 %v168, i32 %v167" [kernel.cpp:302]   --->   Operation 54 'fadd' 'v169' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 61 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 61 'ret' 'ret_ln0' <Predicate = (icmp_ln298)> <Delay = 0.00>

State 9 <SV = 8> <Delay = 3.25>
ST_9 : Operation 55 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @l_bias_i16_l_j15_str"   --->   Operation 55 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 56 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 36864, i64 36864, i64 36864"   --->   Operation 56 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 57 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 57 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 58 [1/1] (0.00ns)   --->   "%specloopname_ln299 = specloopname void @_ssdm_op_SpecLoopName, void @empty_16" [kernel.cpp:299]   --->   Operation 58 'specloopname' 'specloopname_ln299' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 59 [1/1] (3.25ns)   --->   "%store_ln303 = store i32 %v169, i16 %v227_addr" [kernel.cpp:303]   --->   Operation 59 'store' 'store_ln303' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36864> <RAM>
ST_9 : Operation 60 [1/1] (0.00ns)   --->   "%br_ln299 = br void %for.inc66.i42" [kernel.cpp:299]   --->   Operation 60 'br' 'br_ln299' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 5.82ns
The critical path consists of the following:
	'alloca' operation ('j15') [3]  (0 ns)
	'load' operation ('j15_load', kernel.cpp:299) on local variable 'j15' [18]  (0 ns)
	'icmp' operation ('icmp_ln299', kernel.cpp:299) [23]  (1.99 ns)
	'select' operation ('select_ln298', kernel.cpp:298) [24]  (0.697 ns)
	'add' operation ('add_ln299', kernel.cpp:299) [43]  (1.55 ns)
	'store' operation ('store_ln299', kernel.cpp:299) of variable 'add_ln299', kernel.cpp:299 on local variable 'j15' [46]  (1.59 ns)

 <State 2>: 7.16ns
The critical path consists of the following:
	'sub' operation ('sub_ln301', kernel.cpp:301) [29]  (0 ns)
	'add' operation ('add_ln301', kernel.cpp:301) [33]  (3.9 ns)
	'getelementptr' operation ('v227_addr', kernel.cpp:301) [35]  (0 ns)
	'load' operation ('v168', kernel.cpp:301) on array 'v227' [40]  (3.25 ns)

 <State 3>: 3.25ns
The critical path consists of the following:
	'load' operation ('v212_load', kernel.cpp:300) on array 'v212' [38]  (3.25 ns)

 <State 4>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('v169', kernel.cpp:302) [41]  (7.26 ns)

 <State 5>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('v169', kernel.cpp:302) [41]  (7.26 ns)

 <State 6>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('v169', kernel.cpp:302) [41]  (7.26 ns)

 <State 7>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('v169', kernel.cpp:302) [41]  (7.26 ns)

 <State 8>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('v169', kernel.cpp:302) [41]  (7.26 ns)

 <State 9>: 3.25ns
The critical path consists of the following:
	'store' operation ('store_ln303', kernel.cpp:303) of variable 'v169', kernel.cpp:302 on array 'v227' [42]  (3.25 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
