# {C} Copyright 2018 Pensando Systems Inc. All rights reserved
include ${MKDEFS}/pre.mk
MODULE_TARGET   = libsdkcapri_csrint.so
MODULE_DEFS     = ${NIC_CSR_DEFINES}
MODULE_FLAGS    = -DCAPRI_SW ${NIC_CSR_FLAGS}
MODULE_SOLIBS   := sdkcapri_asicrw_if pal
MODULE_EXCLUDE_FLAGS = -O2
MODULE_INCS     = ${ASIC_INCL_DIR}/capri/model/cap_top \
                  ${ASIC_INCL_DIR}/capri/model/utils \
                  ${ASIC_INCL_DIR}/capri/model/cap_prd \
                  ${ASIC_INCL_DIR}/capri/model/cap_ptd \
                  ${ASIC_INCL_DIR}/capri/model/cap_psp \
                  ${ASIC_INCL_DIR}/capri/model/cap_ppa \
                  ${ASIC_INCL_DIR}/capri/model/cap_te \
                  ${ASIC_INCL_DIR}/capri/model/cap_mpu \
                  ${ASIC_INCL_DIR}/capri/model/cap_pic \
                  ${ASIC_INCL_DIR}/capri/model/cap_pcie \
                  ${ASIC_INCL_DIR}/capri/model/cap_npv \
                  ${ASIC_INCL_DIR}/capri/model/cap_txs \
                  ${ASIC_INCL_DIR}/capri/model/cap_pb \
                  ${ASIC_INCL_DIR}/capri/model/cap_wa \
                  ${ASIC_INCL_DIR}/capri/model/cap_ms \
                  ${ASIC_INCL_DIR}/capri/model/cap_em \
                  ${ASIC_INCL_DIR}/capri/model/cap_mc \
                  ${ASIC_INCL_DIR}/capri/model/cap_he \
                  ${ASIC_INCL_DIR}/capri/model/cap_dpa \
                  ${ASIC_INCL_DIR}/capri/model/cap_sema \
                  ${ASIC_INCL_DIR}/capri/model/cap_intr \
                  ${ASIC_INCL_DIR}/capri/model/cap_mx \
                  ${ASIC_INCL_DIR}/capri/model/cap_bx \
                  ${ASIC_INCL_DIR}/capri/model/cap_ap \
                  ${ASIC_INCL_DIR}/capri/model/cap_he/readonly \
                  ${ASIC_INCL_DIR}/ip/verif/pcpp \
                  ${ASIC_INCL_DIR}/capri/design/common/gen \
                  ${ASIC_INCL_DIR}/capri/verif/apis \
                  ${SDKDIR}/model_sim/include \
                  ${ASIC_INCL_DIR}/capri/model/cap_top/csr_defines \
                  ${MODULE_DIR}
MODULE_SRCS     = ${ASIC_SRC}/capri/model/cap_top/cap_top_csr.cc \
                  ${ASIC_SRC}/capri/model/utils/cap_csr_base.cc \
                  ${ASIC_SRC}/capri/model/utils/mem_access.cc \
                  ${ASIC_SRC}/ip/verif/pcpp/pen_axi4_slave.cc \
                  ${ASIC_SRC}/ip/verif/pcpp/cpp_int_helper.cc \
                  ${ASIC_SRC}/ip/verif/pcpp/common_dpi.cc \
                  ${ASIC_SRC}/capri/design/common/gen/cap_qstate_decoders.cc \
                  ${ASIC_SRC}/ip/verif/pcpp/axi_xn_db.cc \
                  ${ASIC_SRC}/capri/model/cap_ptd/cap_ptd_decoders.cc \
                  ${ASIC_SRC}/capri/design/common/gen/cap_axi_decoders.cc \
                  ${ASIC_SRC}/ip/verif/pcpp/pen_csr_base.cc \
                  ${ASIC_SRC}/capri/model/cap_prd/cap_pr_csr.cc \
                  ${ASIC_SRC}/capri/model/cap_ptd/cap_pt_csr.cc \
                  ${ASIC_SRC}/capri/model/cap_psp/cap_psp_csr.cc \
                  ${ASIC_SRC}/capri/model/cap_ppa/cap_ppa_csr.cc \
                  ${ASIC_SRC}/capri/model/cap_prd/cap_prd_csr.cc \
                  ${ASIC_SRC}/capri/model/cap_ptd/cap_ptd_csr.cc \
                  ${ASIC_SRC}/capri/model/cap_te/cap_te_csr.cc \
                  ${ASIC_SRC}/capri/model/cap_mpu/cap_mpu_csr.cc \
                  ${ASIC_SRC}/capri/model/cap_pic/cap_pics_csr.cc \
                  ${ASIC_SRC}/capri/model/cap_pic/cap_picc_csr.cc \
                  ${ASIC_SRC}/capri/model/cap_pcie/cap_pxb_csr.cc \
                  ${ASIC_SRC}/capri/model/cap_pcie/cap_pp_csr.cc \
                  ${ASIC_SRC}/capri/model/cap_npv/cap_npv_csr.cc \
                  ${ASIC_SRC}/capri/model/cap_pic/cap_pict_csr.cc \
                  ${ASIC_SRC}/capri/model/cap_txs/cap_txs_csr.cc \
                  ${ASIC_SRC}/capri/model/cap_pb/cap_pbc_csr.cc \
                  ${ASIC_SRC}/capri/model/cap_pb/cap_pbm_csr.cc \
                  ${ASIC_SRC}/capri/model/cap_pb/cap_pbchbmtx_csr.cc \
                  ${ASIC_SRC}/capri/model/cap_pb/cap_pbchbmeth_csr.cc \
                  ${ASIC_SRC}/capri/model/cap_pb/cap_pbchbm_csr.cc \
                  ${ASIC_SRC}/capri/model/cap_pb/cap_pbc_decoders.cc \
                  ${ASIC_SRC}/capri/model/cap_wa/cap_wa_csr.cc \
                  ${ASIC_SRC}/capri/model/cap_ms/cap_ms_csr.cc \
                  ${ASIC_SRC}/capri/model/cap_ms/cap_msr_csr.cc \
                  ${ASIC_SRC}/capri/model/cap_ms/cap_msh_csr.cc \
                  ${ASIC_SRC}/capri/model/cap_ms/cap_mss_csr.cc \
                  ${ASIC_SRC}/capri/model/cap_em/cap_em_csr.cc \
                  ${ASIC_SRC}/capri/model/cap_em/cap_emm_csr.cc \
                  ${ASIC_SRC}/capri/model/cap_em/emmc_SDHOST_Memory_Map.cc \
                  ${ASIC_SRC}/capri/model/cap_ap/cap_ap_csr.cc \
                  ${ASIC_SRC}/capri/model/cap_ap/cap_apb_csr.cc \
                  ${ASIC_SRC}/capri/model/cap_he/readonly/cap_hens_csr.cc \
                  ${ASIC_SRC}/capri/model/cap_he/readonly/cap_hese_csr.cc \
                  ${ASIC_SRC}/capri/model/cap_he/readonly/cap_mpns_csr.cc \
                  ${ASIC_SRC}/capri/model/cap_he/readonly/cap_mpse_csr.cc \
                  ${ASIC_SRC}/capri/model/cap_pcie/cap_pxp_csr.cc \
                  ${ASIC_SRC}/capri/model/cap_pcie/cap_pxc_csr.cc \
                  ${ASIC_SRC}/capri/model/cap_sema/cap_sema_csr.cc \
                  ${ASIC_SRC}/capri/model/cap_intr/cap_intr_csr.cc \
                  ${ASIC_SRC}/capri/model/cap_bx/cap_bx_csr.cc \
                  ${ASIC_SRC}/capri/model/cap_mx/cap_mx_csr.cc \
                  ${ASIC_SRC}/capri/model/cap_mc/cap_mc_csr.cc \
                  ${ASIC_SRC}/capri/model/cap_mc/cap_mch_csr.cc \
                  ${ASIC_SRC}/ip/verif/pcpp/LogMsg.cc \
                  ${ASIC_SRC}/ip/verif/pcpp/msg_man.cc \
                  ${ASIC_SRC}/ip/verif/pcpp/msg_stream.cc \
                  ${ASIC_SRC}/capri/model/utils/cap_csr_py_if.cc \
                  ${ASIC_SRC}/ip/verif/pcpp/cpu.cc \
                  ${ASIC_SRC}/ip/verif/pcpp/pknobs.cc \
                  ${ASIC_SRC}/capri/verif/apis/gen/cap_pb_api.cc \
                  ${ASIC_SRC}/capri/verif/apis/gen/cap_quiesce_api.cc \
                  ${ASIC_SRC}/capri/verif/apis/cap_txs_api.cc \
                  ${ASIC_SRC}/capri/verif/apis/cap_nx_api.cc \
                  ${ASIC_SRC}/capri/design/common/gen/cap_phv_intr_decoders.cc \
                  ${ASIC_SRC}/capri/verif/apis/cap_npv_api.cc \
                  ${ASIC_SRC}/capri/verif/apis/cap_dpa_api.cc \
                  ${ASIC_SRC}/capri/verif/apis/cap_intr_api.cc \
                  ${ASIC_SRC}/capri/verif/apis/cap_pics_api.cc \
                  ${ASIC_SRC}/capri/verif/apis/cap_pict_api.cc \
                  ${ASIC_SRC}/capri/verif/apis/cap_ppa_api.cc \
                  ${ASIC_SRC}/capri/verif/apis/cap_prd_api.cc \
                  ${ASIC_SRC}/capri/verif/apis/cap_psp_api.cc \
                  ${ASIC_SRC}/capri/verif/apis/cap_ptd_api.cc \
                  ${ASIC_SRC}/capri/verif/apis/cap_stg_api.cc \
                  ${ASIC_SRC}/capri/verif/apis/cap_wa_api.cc \
                  ${ASIC_SRC}/capri/design/common/gen/cap_lif_qstate_decoders.cc \
                  ${ASIC_SRC}/capri/model/cap_ppa/cap_ppa_decoders.cc \
                  ${ASIC_SRC}/capri/verif/apis/cap_csr_util_api.cc \
                  ${ASIC_SRC}/capri/model/cap_pic/cap_pic_decoders.cc \
                  ${ASIC_SRC}/capri/verif/apis/cap_te_hal_api.cc \
                  ${ASIC_SRC}/capri/verif/apis/cap_mpu_api.cc \
                  ${ASIC_SRC}/ip/verif/pcpp/pknobs_reader.cc \
                  ${ASIC_SRC}/capri/verif/apis/cap_nwl_sbus_api.cc \
                  ${ASIC_SRC}/capri/verif/apis/cap_sbus_api.cc \
                  ${ASIC_SRC}/capri/verif/apis/cap_platform_api.cc \
                  ${ASIC_SRC}/capri/verif/apis/cap_freq_api.cc \
                  ${ASIC_SRC}/capri/verif/apis/gen/cap_elam_api.cc \
                  $(wildcard ${ASIC_SRC}/capri/model/cap_dpa/*csr.cc) \
                  $(wildcard ${ASIC_SRC}/capri/model/cap_pb/*port*csr.cc) \
                  ${SDKDIR}/platform/capri/csrint/csr_init.cc
include ${MKDEFS}/post.mk
