@W: MT529 :"e:\backup\practices\practicas_arqui_comp-main\parcial01\00_osc00vhdl\div00.vhd":22:2:22:3|Found inferred clock oscint00|osc_int0_inferred_clock which controls 23 sequential elements including SRL00.C01.sdiv[21:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
