Analysis & Synthesis report for Control
Tue Dec 25 16:39:11 2018
Quartus II 32-bit Version 12.1 Build 177 11/07/2012 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. General Register Statistics
  9. Parameter Settings for User Entity Instance: Cnt_clk:cnt_clk1
 10. Parameter Settings for User Entity Instance: PC:pc
 11. Parameter Settings for User Entity Instance: Intruction:Instr
 12. Parameter Settings for User Entity Instance: Control:Control
 13. Parameter Settings for User Entity Instance: Register:Reg
 14. Parameter Settings for User Entity Instance: ALU:alu
 15. Parameter Settings for User Entity Instance: Memory:mem
 16. Parameter Settings for User Entity Instance: Mux:ALU_IN1
 17. Parameter Settings for User Entity Instance: Mux:MemtoReg
 18. Parameter Settings for User Entity Instance: Mux:RegDst
 19. Parameter Settings for User Entity Instance: Mux:SLWriteData
 20. Port Connectivity Checks: "Mux:RegDst"
 21. Port Connectivity Checks: "Mux:ALU_IN1"
 22. Port Connectivity Checks: "Memory:mem"
 23. Port Connectivity Checks: "ALU:alu"
 24. Port Connectivity Checks: "Register:Reg"
 25. Port Connectivity Checks: "Control:Control"
 26. Port Connectivity Checks: "Intruction:Instr"
 27. Port Connectivity Checks: "PC:pc"
 28. Elapsed Time Per Partition
 29. Analysis & Synthesis Messages
 30. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2012 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+------------------------------------+------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Tue Dec 25 16:39:11 2018    ;
; Quartus II 32-bit Version          ; 12.1 Build 177 11/07/2012 SJ Web Edition ;
; Revision Name                      ; Control                                  ;
; Top-level Entity Name              ; MCU_8bit                                 ;
; Family                             ; Cyclone IV GX                            ;
; Total logic elements               ; 0                                        ;
;     Total combinational functions  ; 0                                        ;
;     Dedicated logic registers      ; 0                                        ;
; Total registers                    ; 0                                        ;
; Total pins                         ; 2                                        ;
; Total virtual pins                 ; 0                                        ;
; Total memory bits                  ; 0                                        ;
; Embedded Multiplier 9-bit elements ; 0                                        ;
; Total GXB Receiver Channel PCS     ; 0                                        ;
; Total GXB Receiver Channel PMA     ; 0                                        ;
; Total GXB Transmitter Channel PCS  ; 0                                        ;
; Total GXB Transmitter Channel PMA  ; 0                                        ;
; Total PLLs                         ; 0                                        ;
+------------------------------------+------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Top-level entity name                                                      ; MCU_8bit           ; Control            ;
; Family name                                                                ; Cyclone IV GX      ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2-4 processors         ;   0.0%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                          ;
+----------------------------------+-----------------+------------------------+-------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type              ; File Name with Absolute Path                                            ; Library ;
+----------------------------------+-----------------+------------------------+-------------------------------------------------------------------------+---------+
; PC.v                             ; yes             ; User Verilog HDL File  ; E:/20181/VLSI/thietke/VLSI_MCU8bit_Nhom2/implement/MCU8bit/PC.v         ;         ;
; Control.v                        ; yes             ; User Verilog HDL File  ; E:/20181/VLSI/thietke/VLSI_MCU8bit_Nhom2/implement/MCU8bit/Control.v    ;         ;
; ALU.v                            ; yes             ; User Verilog HDL File  ; E:/20181/VLSI/thietke/VLSI_MCU8bit_Nhom2/implement/MCU8bit/ALU.v        ;         ;
; Register.v                       ; yes             ; User Verilog HDL File  ; E:/20181/VLSI/thietke/VLSI_MCU8bit_Nhom2/implement/MCU8bit/Register.v   ;         ;
; Memory.v                         ; yes             ; User Verilog HDL File  ; E:/20181/VLSI/thietke/VLSI_MCU8bit_Nhom2/implement/MCU8bit/Memory.v     ;         ;
; Intruction.v                     ; yes             ; User Verilog HDL File  ; E:/20181/VLSI/thietke/VLSI_MCU8bit_Nhom2/implement/MCU8bit/Intruction.v ;         ;
; MCU_8bit.v                       ; yes             ; User Verilog HDL File  ; E:/20181/VLSI/thietke/VLSI_MCU8bit_Nhom2/implement/MCU8bit/MCU_8bit.v   ;         ;
; Cnt_clk.v                        ; yes             ; User Verilog HDL File  ; E:/20181/VLSI/thietke/VLSI_MCU8bit_Nhom2/implement/MCU8bit/Cnt_clk.v    ;         ;
; Mux.v                            ; yes             ; User Verilog HDL File  ; E:/20181/VLSI/thietke/VLSI_MCU8bit_Nhom2/implement/MCU8bit/Mux.v        ;         ;
; c:/dataramvlsi/data.txt          ; yes             ; Auto-Found File        ; c:/dataramvlsi/data.txt                                                 ;         ;
+----------------------------------+-----------------+------------------------+-------------------------------------------------------------------------+---------+


+---------------------------------------------+
; Analysis & Synthesis Resource Usage Summary ;
+--------------------------+------------------+
; Resource                 ; Usage            ;
+--------------------------+------------------+
; I/O pins                 ; 2                ;
; DSP block 9-bit elements ; 0                ;
; Maximum fan-out          ; 1                ;
; Total fan-out            ; 2                ;
; Average fan-out          ; 0.50             ;
+--------------------------+------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                     ;
+----------------------------+-------------------+--------------+-------------+--------------+---------+-----------+-----------+------+--------------+---------------------+--------------+
; Compilation Hierarchy Node ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; DSP 36x36 ; Pins ; Virtual Pins ; Full Hierarchy Name ; Library Name ;
+----------------------------+-------------------+--------------+-------------+--------------+---------+-----------+-----------+------+--------------+---------------------+--------------+
; |MCU_8bit                  ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 2    ; 0            ; |MCU_8bit           ;              ;
+----------------------------+-------------------+--------------+-------------+--------------+---------+-----------+-----------+------+--------------+---------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 0     ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 0     ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+---------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Cnt_clk:cnt_clk1 ;
+----------------+-------+--------------------------------------+
; Parameter Name ; Value ; Type                                 ;
+----------------+-------+--------------------------------------+
; SIZE_CNT       ; 3     ; Signed Integer                       ;
+----------------+-------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------+
; Parameter Settings for User Entity Instance: PC:pc ;
+----------------+-------+---------------------------+
; Parameter Name ; Value ; Type                      ;
+----------------+-------+---------------------------+
; SIZE_CNT       ; 3     ; Signed Integer            ;
; CNT_CLK        ; 1     ; Signed Integer            ;
+----------------+-------+---------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Intruction:Instr ;
+----------------+-------+--------------------------------------+
; Parameter Name ; Value ; Type                                 ;
+----------------+-------+--------------------------------------+
; SIZE_CNT       ; 3     ; Signed Integer                       ;
; CNT_CLK        ; 2     ; Signed Integer                       ;
+----------------+-------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Control:Control ;
+----------------+-------+-------------------------------------+
; Parameter Name ; Value ; Type                                ;
+----------------+-------+-------------------------------------+
; SIZE_CNT       ; 3     ; Signed Integer                      ;
; CNT_CLK        ; 3     ; Signed Integer                      ;
+----------------+-------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------+
; Parameter Settings for User Entity Instance: Register:Reg ;
+----------------+-------+----------------------------------+
; Parameter Name ; Value ; Type                             ;
+----------------+-------+----------------------------------+
; SIZE_CNT       ; 3     ; Signed Integer                   ;
; CNT_CLK        ; 4     ; Signed Integer                   ;
+----------------+-------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------+
; Parameter Settings for User Entity Instance: ALU:alu ;
+----------------+-------+-----------------------------+
; Parameter Name ; Value ; Type                        ;
+----------------+-------+-----------------------------+
; SIZE_CNT       ; 3     ; Signed Integer              ;
; CNT_CLK        ; 5     ; Signed Integer              ;
+----------------+-------+-----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------+
; Parameter Settings for User Entity Instance: Memory:mem ;
+----------------+-------+--------------------------------+
; Parameter Name ; Value ; Type                           ;
+----------------+-------+--------------------------------+
; SIZE_CNT       ; 3     ; Signed Integer                 ;
; CNT_CLK        ; 6     ; Signed Integer                 ;
+----------------+-------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------+
; Parameter Settings for User Entity Instance: Mux:ALU_IN1 ;
+----------------+-------+---------------------------------+
; Parameter Name ; Value ; Type                            ;
+----------------+-------+---------------------------------+
; Size_Data      ; 7     ; Signed Integer                  ;
+----------------+-------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------+
; Parameter Settings for User Entity Instance: Mux:MemtoReg ;
+----------------+-------+----------------------------------+
; Parameter Name ; Value ; Type                             ;
+----------------+-------+----------------------------------+
; Size_Data      ; 7     ; Signed Integer                   ;
+----------------+-------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------+
; Parameter Settings for User Entity Instance: Mux:RegDst ;
+----------------+-------+--------------------------------+
; Parameter Name ; Value ; Type                           ;
+----------------+-------+--------------------------------+
; Size_Data      ; 3     ; Signed Integer                 ;
+----------------+-------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Mux:SLWriteData ;
+----------------+-------+-------------------------------------+
; Parameter Name ; Value ; Type                                ;
+----------------+-------+-------------------------------------+
; Size_Data      ; 7     ; Signed Integer                      ;
+----------------+-------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Mux:RegDst"                                                                                                                                                               ;
+----------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                                                                               ;
+----------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Out_Data ; Output ; Warning  ; Output or bidir port (4 bits) is smaller than the port expression (8 bits) it drives.  The 4 most-significant bit(s) in the port expression will be connected to GND. ;
+----------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------+
; Port Connectivity Checks: "Mux:ALU_IN1"          ;
+----------------+-------+----------+--------------+
; Port           ; Type  ; Severity ; Details      ;
+----------------+-------+----------+--------------+
; In_Data2[7..4] ; Input ; Info     ; Stuck at GND ;
+----------------+-------+----------+--------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Memory:mem"                                                                                                                                                                     ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                          ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WR   ; Input ; Warning  ; Input port expression (2 bits) is wider than the input port (1 bits) it drives.  The 1 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; Addr ; Input ; Warning  ; Input port expression (8 bits) is wider than the input port (4 bits) it drives.  The 4 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ALU:alu"                                                                                                                                      ;
+--------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                                                                                      ;
+--------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; flag_C ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; flag_Z ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+--------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Register:Reg"                                                                                                                                                                         ;
+------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type  ; Severity ; Details                                                                                                                                                                          ;
+------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WR         ; Input ; Warning  ; Input port expression (2 bits) is wider than the input port (1 bits) it drives.  The 1 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; Write_Addr ; Input ; Warning  ; Input port expression (8 bits) is wider than the input port (4 bits) it drives.  The 4 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Control:Control"                                                                                                                                                                       ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                                                          ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; FLAG_ALU   ; Input  ; Warning  ; Input port expression (4 bits) is wider than the input port (3 bits) it drives.  The 1 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; Mem_Ctr[1] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                              ;
; Reg_Ctr[1] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                              ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Intruction:Instr"                                                                                                                                                                      ;
+-----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                                                                                                                                            ;
+-----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data_Addr ; Input ; Warning  ; Input port expression (18 bits) is wider than the input port (4 bits) it drives.  The 14 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+-----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "PC:pc"                                                                                                                                                                                ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                                                                                          ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Count_ALU ; Input  ; Warning  ; Input port expression (8 bits) is wider than the input port (4 bits) it drives.  The 4 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; pc        ; Output ; Warning  ; Output or bidir port (4 bits) is smaller than the port expression (18 bits) it drives.  The 14 most-significant bit(s) in the port expression will be connected to GND.          ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:00     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 32-bit Analysis & Synthesis
    Info: Version 12.1 Build 177 11/07/2012 SJ Web Edition
    Info: Processing started: Tue Dec 25 16:39:08 2018
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off MCU -c Control
Info (11104): Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead.
Info (12021): Found 1 design units, including 1 entities, in source file pc.v
    Info (12023): Found entity 1: PC
Info (12021): Found 1 design units, including 1 entities, in source file control.v
    Info (12023): Found entity 1: Control
Info (12021): Found 1 design units, including 1 entities, in source file alu.v
    Info (12023): Found entity 1: ALU
Info (12021): Found 1 design units, including 1 entities, in source file register.v
    Info (12023): Found entity 1: Register
Info (12021): Found 1 design units, including 1 entities, in source file memory.v
    Info (12023): Found entity 1: Memory
Info (12021): Found 1 design units, including 1 entities, in source file intruction.v
    Info (12023): Found entity 1: Intruction
Info (12021): Found 1 design units, including 1 entities, in source file testb_control.v
    Info (12023): Found entity 1: TestB_Control
Info (12021): Found 1 design units, including 1 entities, in source file testb_register.v
    Info (12023): Found entity 1: TestB_Register
Info (12021): Found 1 design units, including 1 entities, in source file testb_instruction.v
    Info (12023): Found entity 1: TestB_Instruction
Info (12021): Found 1 design units, including 1 entities, in source file mcu_8bit.v
    Info (12023): Found entity 1: MCU_8bit
Info (12021): Found 1 design units, including 1 entities, in source file testb_mcu.v
    Info (12023): Found entity 1: TestB_MCU
Info (12021): Found 1 design units, including 1 entities, in source file testb_pc.v
    Info (12023): Found entity 1: TestB_PC
Info (12021): Found 1 design units, including 1 entities, in source file cnt_clk.v
    Info (12023): Found entity 1: Cnt_clk
Warning (12090): Entity "Mux" obtained from "Mux.v" instead of from Quartus II megafunction library
Info (12021): Found 1 design units, including 1 entities, in source file mux.v
    Info (12023): Found entity 1: Mux
Warning (10236): Verilog HDL Implicit Net warning at TestB_PC.v(7): created implicit net for "Cnt"
Warning (10222): Verilog HDL Parameter Declaration warning at PC.v(7): Parameter Declaration in module "PC" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List
Warning (10222): Verilog HDL Parameter Declaration warning at Control.v(21): Parameter Declaration in module "Control" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List
Warning (10222): Verilog HDL Parameter Declaration warning at Control.v(23): Parameter Declaration in module "Control" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List
Warning (10222): Verilog HDL Parameter Declaration warning at ALU.v(7): Parameter Declaration in module "ALU" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List
Warning (10222): Verilog HDL Parameter Declaration warning at ALU.v(16): Parameter Declaration in module "ALU" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List
Info (12127): Elaborating entity "MCU_8bit" for the top level hierarchy
Info (12128): Elaborating entity "Cnt_clk" for hierarchy "Cnt_clk:cnt_clk1"
Warning (10230): Verilog HDL assignment warning at Cnt_clk.v(18): truncated value with size 32 to match size of target (4)
Info (12128): Elaborating entity "PC" for hierarchy "PC:pc"
Info (12128): Elaborating entity "Intruction" for hierarchy "Intruction:Instr"
Warning (10850): Verilog HDL warning at Intruction.v(19): number of words (1) in memory file does not match the number of elements in the address range [0:17]
Warning (10855): Verilog HDL warning at Intruction.v(18): initial value for variable INS_REGISTER should be constant
Warning (10030): Net "INS_REGISTER" at Intruction.v(16) has no driver or initial value, using a default initial value '0'
Info (12128): Elaborating entity "Control" for hierarchy "Control:Control"
Warning (10036): Verilog HDL or VHDL warning at Control.v(22): object "STATUS_END" assigned a value but never read
Info (12128): Elaborating entity "Register" for hierarchy "Register:Reg"
Info (12128): Elaborating entity "ALU" for hierarchy "ALU:alu"
Warning (10034): Output port "flag[2..1]" at ALU.v(15) has no driver
Info (12128): Elaborating entity "Memory" for hierarchy "Memory:mem"
Info (12128): Elaborating entity "Mux" for hierarchy "Mux:ALU_IN1"
Info (12128): Elaborating entity "Mux" for hierarchy "Mux:RegDst"
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "Write_Addr[7]" is missing source, defaulting to GND
    Warning (12110): Net "Write_Addr[6]" is missing source, defaulting to GND
    Warning (12110): Net "Write_Addr[5]" is missing source, defaulting to GND
    Warning (12110): Net "Write_Addr[4]" is missing source, defaulting to GND
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "Write_Addr[7]" is missing source, defaulting to GND
    Warning (12110): Net "Write_Addr[6]" is missing source, defaulting to GND
    Warning (12110): Net "Write_Addr[5]" is missing source, defaulting to GND
    Warning (12110): Net "Write_Addr[4]" is missing source, defaulting to GND
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "Write_Addr[7]" is missing source, defaulting to GND
    Warning (12110): Net "Write_Addr[6]" is missing source, defaulting to GND
    Warning (12110): Net "Write_Addr[5]" is missing source, defaulting to GND
    Warning (12110): Net "Write_Addr[4]" is missing source, defaulting to GND
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "Data_Addr[17]" is missing source, defaulting to GND
    Warning (12110): Net "Data_Addr[16]" is missing source, defaulting to GND
    Warning (12110): Net "Data_Addr[15]" is missing source, defaulting to GND
    Warning (12110): Net "Data_Addr[14]" is missing source, defaulting to GND
    Warning (12110): Net "Data_Addr[13]" is missing source, defaulting to GND
    Warning (12110): Net "Data_Addr[12]" is missing source, defaulting to GND
    Warning (12110): Net "Data_Addr[11]" is missing source, defaulting to GND
    Warning (12110): Net "Data_Addr[10]" is missing source, defaulting to GND
    Warning (12110): Net "Data_Addr[9]" is missing source, defaulting to GND
    Warning (12110): Net "Data_Addr[8]" is missing source, defaulting to GND
    Warning (12110): Net "Data_Addr[7]" is missing source, defaulting to GND
    Warning (12110): Net "Data_Addr[6]" is missing source, defaulting to GND
    Warning (12110): Net "Data_Addr[5]" is missing source, defaulting to GND
    Warning (12110): Net "Data_Addr[4]" is missing source, defaulting to GND
    Warning (12110): Net "Write_Addr[7]" is missing source, defaulting to GND
    Warning (12110): Net "Write_Addr[6]" is missing source, defaulting to GND
    Warning (12110): Net "Write_Addr[5]" is missing source, defaulting to GND
    Warning (12110): Net "Write_Addr[4]" is missing source, defaulting to GND
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "Data_Addr[17]" is missing source, defaulting to GND
    Warning (12110): Net "Data_Addr[16]" is missing source, defaulting to GND
    Warning (12110): Net "Data_Addr[15]" is missing source, defaulting to GND
    Warning (12110): Net "Data_Addr[14]" is missing source, defaulting to GND
    Warning (12110): Net "Data_Addr[13]" is missing source, defaulting to GND
    Warning (12110): Net "Data_Addr[12]" is missing source, defaulting to GND
    Warning (12110): Net "Data_Addr[11]" is missing source, defaulting to GND
    Warning (12110): Net "Data_Addr[10]" is missing source, defaulting to GND
    Warning (12110): Net "Data_Addr[9]" is missing source, defaulting to GND
    Warning (12110): Net "Data_Addr[8]" is missing source, defaulting to GND
    Warning (12110): Net "Data_Addr[7]" is missing source, defaulting to GND
    Warning (12110): Net "Data_Addr[6]" is missing source, defaulting to GND
    Warning (12110): Net "Data_Addr[5]" is missing source, defaulting to GND
    Warning (12110): Net "Data_Addr[4]" is missing source, defaulting to GND
    Warning (12110): Net "Write_Addr[7]" is missing source, defaulting to GND
    Warning (12110): Net "Write_Addr[6]" is missing source, defaulting to GND
    Warning (12110): Net "Write_Addr[5]" is missing source, defaulting to GND
    Warning (12110): Net "Write_Addr[4]" is missing source, defaulting to GND
Warning (12241): 7 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (144001): Generated suppressed messages file E:/20181/VLSI/thietke/VLSI_MCU8bit_Nhom2/implement/MCU8bit/output_files/Control.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 2 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "clk"
    Warning (15610): No output dependent on input pin "reset"
Info (21057): Implemented 2 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 2 input pins
    Info (21059): Implemented 0 output pins
Info: Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 70 warnings
    Info: Peak virtual memory: 407 megabytes
    Info: Processing ended: Tue Dec 25 16:39:11 2018
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:02


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in E:/20181/VLSI/thietke/VLSI_MCU8bit_Nhom2/implement/MCU8bit/output_files/Control.map.smsg.


