<!DOCTYPE html>
<html><head><title>joekychen/linux » include › linux › sc26198.h

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../index.html"></a><h1>sc26198.h</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*****************************************************************************/</span>

<span class="cm">/*</span>
<span class="cm"> *	sc26198.h  -- SC26198 UART hardware info.</span>
<span class="cm"> *</span>
<span class="cm"> *	Copyright (C) 1995-1998  Stallion Technologies</span>
<span class="cm"> *</span>
<span class="cm"> *	This program is free software; you can redistribute it and/or modify</span>
<span class="cm"> *	it under the terms of the GNU General Public License as published by</span>
<span class="cm"> *	the Free Software Foundation; either version 2 of the License, or</span>
<span class="cm"> *	(at your option) any later version.</span>
<span class="cm"> *</span>
<span class="cm"> *	This program is distributed in the hope that it will be useful,</span>
<span class="cm"> *	but WITHOUT ANY WARRANTY; without even the implied warranty of</span>
<span class="cm"> *	MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the</span>
<span class="cm"> *	GNU General Public License for more details.</span>
<span class="cm"> *</span>
<span class="cm"> *	You should have received a copy of the GNU General Public License</span>
<span class="cm"> *	along with this program; if not, write to the Free Software</span>
<span class="cm"> *	Foundation, Inc., 675 Mass Ave, Cambridge, MA 02139, USA.</span>
<span class="cm"> */</span>

<span class="cm">/*****************************************************************************/</span>
<span class="cp">#ifndef	_SC26198_H</span>
<span class="cp">#define	_SC26198_H</span>
<span class="cm">/*****************************************************************************/</span>

<span class="cm">/*</span>
<span class="cm"> *	Define the number of async ports per sc26198 uart device.</span>
<span class="cm"> */</span>
<span class="cp">#define	SC26198_PORTS		8</span>

<span class="cm">/*</span>
<span class="cm"> *	Baud rate timing clocks. All derived from a master 14.7456 MHz clock.</span>
<span class="cm"> */</span>
<span class="cp">#define	SC26198_MASTERCLOCK	14745600L</span>
<span class="cp">#define	SC26198_DCLK		(SC26198_MASTERCLOCK)</span>
<span class="cp">#define	SC26198_CCLK		(SC26198_MASTERCLOCK / 2)</span>
<span class="cp">#define	SC26198_BCLK		(SC26198_MASTERCLOCK / 4)</span>

<span class="cm">/*</span>
<span class="cm"> *	Define internal FIFO sizes for the 26198 ports.</span>
<span class="cm"> */</span>
<span class="cp">#define	SC26198_TXFIFOSIZE	16</span>
<span class="cp">#define	SC26198_RXFIFOSIZE	16</span>

<span class="cm">/*****************************************************************************/</span>

<span class="cm">/*</span>
<span class="cm"> *	Global register definitions. These registers are global to each 26198</span>
<span class="cm"> *	device, not specific ports on it.</span>
<span class="cm"> */</span>
<span class="cp">#define	TSTR		0x0d</span>
<span class="cp">#define	GCCR		0x0f</span>
<span class="cp">#define	ICR		0x1b</span>
<span class="cp">#define	WDTRCR		0x1d</span>
<span class="cp">#define	IVR		0x1f</span>
<span class="cp">#define	BRGTRUA		0x84</span>
<span class="cp">#define	GPOSR		0x87</span>
<span class="cp">#define	GPOC		0x8b</span>
<span class="cp">#define	UCIR		0x8c</span>
<span class="cp">#define	CIR		0x8c</span>
<span class="cp">#define	BRGTRUB		0x8d</span>
<span class="cp">#define	GRXFIFO		0x8e</span>
<span class="cp">#define	GTXFIFO		0x8e</span>
<span class="cp">#define	GCCR2		0x8f</span>
<span class="cp">#define	BRGTRLA		0x94</span>
<span class="cp">#define	GPOR		0x97</span>
<span class="cp">#define	GPOD		0x9b</span>
<span class="cp">#define	BRGTCR		0x9c</span>
<span class="cp">#define	GICR		0x9c</span>
<span class="cp">#define	BRGTRLB		0x9d</span>
<span class="cp">#define	GIBCR		0x9d</span>
<span class="cp">#define	GITR		0x9f</span>

<span class="cm">/*</span>
<span class="cm"> *	Per port channel registers. These are the register offsets within</span>
<span class="cm"> *	the port address space, so need to have the port address (0 to 7)</span>
<span class="cm"> *	inserted in bit positions 4:6.</span>
<span class="cm"> */</span>
<span class="cp">#define	MR0		0x00</span>
<span class="cp">#define	MR1		0x01</span>
<span class="cp">#define	IOPCR		0x02</span>
<span class="cp">#define	BCRBRK		0x03</span>
<span class="cp">#define	BCRCOS		0x04</span>
<span class="cp">#define	BCRX		0x06</span>
<span class="cp">#define	BCRA		0x07</span>
<span class="cp">#define	XONCR		0x08</span>
<span class="cp">#define	XOFFCR		0x09</span>
<span class="cp">#define	ARCR		0x0a</span>
<span class="cp">#define	RXCSR		0x0c</span>
<span class="cp">#define	TXCSR		0x0e</span>
<span class="cp">#define	MR2		0x80</span>
<span class="cp">#define	SR		0x81</span>
<span class="cp">#define SCCR		0x81</span>
<span class="cp">#define	ISR		0x82</span>
<span class="cp">#define	IMR		0x82</span>
<span class="cp">#define	TXFIFO		0x83</span>
<span class="cp">#define	RXFIFO		0x83</span>
<span class="cp">#define	IPR		0x84</span>
<span class="cp">#define	IOPIOR		0x85</span>
<span class="cp">#define	XISR		0x86</span>

<span class="cm">/*</span>
<span class="cm"> *	For any given port calculate the address to use to access a specified</span>
<span class="cm"> *	register. This is only used for unusual access, mostly this is done</span>
<span class="cm"> *	through the assembler access routines.</span>
<span class="cm"> */</span>
<span class="cp">#define	SC26198_PORTREG(port,reg)	((((port) &amp; 0x07) &lt;&lt; 4) | (reg))</span>

<span class="cm">/*****************************************************************************/</span>

<span class="cm">/*</span>
<span class="cm"> *	Global configuration control register bit definitions.</span>
<span class="cm"> */</span>
<span class="cp">#define	GCCR_NOACK		0x00</span>
<span class="cp">#define	GCCR_IVRACK		0x02</span>
<span class="cp">#define	GCCR_IVRCHANACK		0x04</span>
<span class="cp">#define	GCCR_IVRTYPCHANACK	0x06</span>
<span class="cp">#define	GCCR_ASYNCCYCLE		0x00</span>
<span class="cp">#define	GCCR_SYNCCYCLE		0x40</span>

<span class="cm">/*****************************************************************************/</span>

<span class="cm">/*</span>
<span class="cm"> *	Mode register 0 bit definitions.</span>
<span class="cm"> */</span>
<span class="cp">#define	MR0_ADDRNONE		0x00</span>
<span class="cp">#define	MR0_AUTOWAKE		0x01</span>
<span class="cp">#define	MR0_AUTODOZE		0x02</span>
<span class="cp">#define	MR0_AUTOWAKEDOZE	0x03</span>
<span class="cp">#define	MR0_SWFNONE		0x00</span>
<span class="cp">#define	MR0_SWFTX		0x04</span>
<span class="cp">#define	MR0_SWFRX		0x08</span>
<span class="cp">#define	MR0_SWFRXTX		0x0c</span>
<span class="cp">#define	MR0_TXMASK		0x30</span>
<span class="cp">#define	MR0_TXEMPTY		0x00</span>
<span class="cp">#define	MR0_TXHIGH		0x10</span>
<span class="cp">#define	MR0_TXHALF		0x20</span>
<span class="cp">#define	MR0_TXRDY		0x00</span>
<span class="cp">#define	MR0_ADDRNT		0x00</span>
<span class="cp">#define	MR0_ADDRT		0x40</span>
<span class="cp">#define	MR0_SWFNT		0x00</span>
<span class="cp">#define	MR0_SWFT		0x80</span>

<span class="cm">/*</span>
<span class="cm"> *	Mode register 1 bit definitions.</span>
<span class="cm"> */</span>
<span class="cp">#define	MR1_CS5			0x00</span>
<span class="cp">#define	MR1_CS6			0x01</span>
<span class="cp">#define	MR1_CS7			0x02</span>
<span class="cp">#define	MR1_CS8			0x03</span>
<span class="cp">#define	MR1_PAREVEN		0x00</span>
<span class="cp">#define	MR1_PARODD		0x04</span>
<span class="cp">#define	MR1_PARENB		0x00</span>
<span class="cp">#define	MR1_PARFORCE		0x08</span>
<span class="cp">#define	MR1_PARNONE		0x10</span>
<span class="cp">#define	MR1_PARSPECIAL		0x18</span>
<span class="cp">#define	MR1_ERRCHAR		0x00</span>
<span class="cp">#define	MR1_ERRBLOCK		0x20</span>
<span class="cp">#define	MR1_ISRUNMASKED		0x00</span>
<span class="cp">#define	MR1_ISRMASKED		0x40</span>
<span class="cp">#define	MR1_AUTORTS		0x80</span>

<span class="cm">/*</span>
<span class="cm"> *	Mode register 2 bit definitions.</span>
<span class="cm"> */</span>
<span class="cp">#define	MR2_STOP1		0x00</span>
<span class="cp">#define	MR2_STOP15		0x01</span>
<span class="cp">#define	MR2_STOP2		0x02</span>
<span class="cp">#define	MR2_STOP916		0x03</span>
<span class="cp">#define	MR2_RXFIFORDY		0x00</span>
<span class="cp">#define	MR2_RXFIFOHALF		0x04</span>
<span class="cp">#define	MR2_RXFIFOHIGH		0x08</span>
<span class="cp">#define	MR2_RXFIFOFULL		0x0c</span>
<span class="cp">#define	MR2_AUTOCTS		0x10</span>
<span class="cp">#define	MR2_TXRTS		0x20</span>
<span class="cp">#define	MR2_MODENORM		0x00</span>
<span class="cp">#define	MR2_MODEAUTOECHO	0x40</span>
<span class="cp">#define	MR2_MODELOOP		0x80</span>
<span class="cp">#define	MR2_MODEREMECHO		0xc0</span>

<span class="cm">/*****************************************************************************/</span>

<span class="cm">/*</span>
<span class="cm"> *	Baud Rate Generator (BRG) selector values.</span>
<span class="cm"> */</span>
<span class="cp">#define	BRG_50			0x00</span>
<span class="cp">#define	BRG_75			0x01</span>
<span class="cp">#define	BRG_150			0x02</span>
<span class="cp">#define	BRG_200			0x03</span>
<span class="cp">#define	BRG_300			0x04</span>
<span class="cp">#define	BRG_450			0x05</span>
<span class="cp">#define	BRG_600			0x06</span>
<span class="cp">#define	BRG_900			0x07</span>
<span class="cp">#define	BRG_1200		0x08</span>
<span class="cp">#define	BRG_1800		0x09</span>
<span class="cp">#define	BRG_2400		0x0a</span>
<span class="cp">#define	BRG_3600		0x0b</span>
<span class="cp">#define	BRG_4800		0x0c</span>
<span class="cp">#define	BRG_7200		0x0d</span>
<span class="cp">#define	BRG_9600		0x0e</span>
<span class="cp">#define	BRG_14400		0x0f</span>
<span class="cp">#define	BRG_19200		0x10</span>
<span class="cp">#define	BRG_28200		0x11</span>
<span class="cp">#define	BRG_38400		0x12</span>
<span class="cp">#define	BRG_57600		0x13</span>
<span class="cp">#define	BRG_115200		0x14</span>
<span class="cp">#define	BRG_230400		0x15</span>
<span class="cp">#define	BRG_GIN0		0x16</span>
<span class="cp">#define	BRG_GIN1		0x17</span>
<span class="cp">#define	BRG_CT0			0x18</span>
<span class="cp">#define	BRG_CT1			0x19</span>
<span class="cp">#define	BRG_RX2TX316		0x1b</span>
<span class="cp">#define	BRG_RX2TX31		0x1c</span>

<span class="cp">#define	SC26198_MAXBAUD		921600</span>

<span class="cm">/*****************************************************************************/</span>

<span class="cm">/*</span>
<span class="cm"> *	Command register command definitions.</span>
<span class="cm"> */</span>
<span class="cp">#define	CR_NULL			0x04</span>
<span class="cp">#define	CR_ADDRNORMAL		0x0c</span>
<span class="cp">#define	CR_RXRESET		0x14</span>
<span class="cp">#define	CR_TXRESET		0x1c</span>
<span class="cp">#define	CR_CLEARRXERR		0x24</span>
<span class="cp">#define	CR_BREAKRESET		0x2c</span>
<span class="cp">#define	CR_TXSTARTBREAK		0x34</span>
<span class="cp">#define	CR_TXSTOPBREAK		0x3c</span>
<span class="cp">#define	CR_RTSON		0x44</span>
<span class="cp">#define	CR_RTSOFF		0x4c</span>
<span class="cp">#define	CR_ADDRINIT		0x5c</span>
<span class="cp">#define	CR_RXERRBLOCK		0x6c</span>
<span class="cp">#define	CR_TXSENDXON		0x84</span>
<span class="cp">#define	CR_TXSENDXOFF		0x8c</span>
<span class="cp">#define	CR_GANGXONSET		0x94</span>
<span class="cp">#define	CR_GANGXOFFSET		0x9c</span>
<span class="cp">#define	CR_GANGXONINIT		0xa4</span>
<span class="cp">#define	CR_GANGXOFFINIT		0xac</span>
<span class="cp">#define	CR_HOSTXON		0xb4</span>
<span class="cp">#define	CR_HOSTXOFF		0xbc</span>
<span class="cp">#define	CR_CANCELXOFF		0xc4</span>
<span class="cp">#define	CR_ADDRRESET		0xdc</span>
<span class="cp">#define	CR_RESETALLPORTS	0xf4</span>
<span class="cp">#define	CR_RESETALL		0xfc</span>

<span class="cp">#define	CR_RXENABLE		0x01</span>
<span class="cp">#define	CR_TXENABLE		0x02</span>

<span class="cm">/*****************************************************************************/</span>

<span class="cm">/*</span>
<span class="cm"> *	Channel status register.</span>
<span class="cm"> */</span>
<span class="cp">#define	SR_RXRDY		0x01</span>
<span class="cp">#define	SR_RXFULL		0x02</span>
<span class="cp">#define	SR_TXRDY		0x04</span>
<span class="cp">#define	SR_TXEMPTY		0x08</span>
<span class="cp">#define	SR_RXOVERRUN		0x10</span>
<span class="cp">#define	SR_RXPARITY		0x20</span>
<span class="cp">#define	SR_RXFRAMING		0x40</span>
<span class="cp">#define	SR_RXBREAK		0x80</span>

<span class="cp">#define	SR_RXERRS		(SR_RXPARITY | SR_RXFRAMING | SR_RXOVERRUN)</span>

<span class="cm">/*****************************************************************************/</span>

<span class="cm">/*</span>
<span class="cm"> *	Interrupt status register and interrupt mask register bit definitions.</span>
<span class="cm"> */</span>
<span class="cp">#define	IR_TXRDY		0x01</span>
<span class="cp">#define	IR_RXRDY		0x02</span>
<span class="cp">#define	IR_RXBREAK		0x04</span>
<span class="cp">#define	IR_XONXOFF		0x10</span>
<span class="cp">#define	IR_ADDRRECOG		0x20</span>
<span class="cp">#define	IR_RXWATCHDOG		0x40</span>
<span class="cp">#define	IR_IOPORT		0x80</span>

<span class="cm">/*****************************************************************************/</span>

<span class="cm">/*</span>
<span class="cm"> *	Interrupt vector register field definitions.</span>
<span class="cm"> */</span>
<span class="cp">#define	IVR_CHANMASK		0x07</span>
<span class="cp">#define	IVR_TYPEMASK		0x18</span>
<span class="cp">#define	IVR_CONSTMASK		0xc0</span>

<span class="cp">#define	IVR_RXDATA		0x10</span>
<span class="cp">#define	IVR_RXBADDATA		0x18</span>
<span class="cp">#define	IVR_TXDATA		0x08</span>
<span class="cp">#define	IVR_OTHER		0x00</span>

<span class="cm">/*****************************************************************************/</span>

<span class="cm">/*</span>
<span class="cm"> *	BRG timer control register bit definitions.</span>
<span class="cm"> */</span>
<span class="cp">#define	BRGCTCR_DISABCLK0	0x00</span>
<span class="cp">#define	BRGCTCR_ENABCLK0	0x08</span>
<span class="cp">#define	BRGCTCR_DISABCLK1	0x00</span>
<span class="cp">#define	BRGCTCR_ENABCLK1	0x80</span>

<span class="cp">#define	BRGCTCR_0SCLK16		0x00</span>
<span class="cp">#define	BRGCTCR_0SCLK32		0x01</span>
<span class="cp">#define	BRGCTCR_0SCLK64		0x02</span>
<span class="cp">#define	BRGCTCR_0SCLK128	0x03</span>
<span class="cp">#define	BRGCTCR_0X1		0x04</span>
<span class="cp">#define	BRGCTCR_0X12		0x05</span>
<span class="cp">#define	BRGCTCR_0IO1A		0x06</span>
<span class="cp">#define	BRGCTCR_0GIN0		0x07</span>

<span class="cp">#define	BRGCTCR_1SCLK16		0x00</span>
<span class="cp">#define	BRGCTCR_1SCLK32		0x10</span>
<span class="cp">#define	BRGCTCR_1SCLK64		0x20</span>
<span class="cp">#define	BRGCTCR_1SCLK128	0x30</span>
<span class="cp">#define	BRGCTCR_1X1		0x40</span>
<span class="cp">#define	BRGCTCR_1X12		0x50</span>
<span class="cp">#define	BRGCTCR_1IO1B		0x60</span>
<span class="cp">#define	BRGCTCR_1GIN1		0x70</span>

<span class="cm">/*****************************************************************************/</span>

<span class="cm">/*</span>
<span class="cm"> *	Watch dog timer enable register.</span>
<span class="cm"> */</span>
<span class="cp">#define	WDTRCR_ENABALL		0xff</span>

<span class="cm">/*****************************************************************************/</span>

<span class="cm">/*</span>
<span class="cm"> *	XON/XOFF interrupt status register.</span>
<span class="cm"> */</span>
<span class="cp">#define	XISR_TXCHARMASK		0x03</span>
<span class="cp">#define	XISR_TXCHARNORMAL	0x00</span>
<span class="cp">#define	XISR_TXWAIT		0x01</span>
<span class="cp">#define	XISR_TXXOFFPEND		0x02</span>
<span class="cp">#define	XISR_TXXONPEND		0x03</span>

<span class="cp">#define	XISR_TXFLOWMASK		0x0c</span>
<span class="cp">#define	XISR_TXNORMAL		0x00</span>
<span class="cp">#define	XISR_TXSTOPPEND		0x04</span>
<span class="cp">#define	XISR_TXSTARTED		0x08</span>
<span class="cp">#define	XISR_TXSTOPPED		0x0c</span>

<span class="cp">#define	XISR_RXFLOWMASK		0x30</span>
<span class="cp">#define	XISR_RXFLOWNONE		0x00</span>
<span class="cp">#define	XISR_RXXONSENT		0x10</span>
<span class="cp">#define	XISR_RXXOFFSENT		0x20</span>

<span class="cp">#define	XISR_RXXONGOT		0x40</span>
<span class="cp">#define	XISR_RXXOFFGOT		0x80</span>

<span class="cm">/*****************************************************************************/</span>

<span class="cm">/*</span>
<span class="cm"> *	Current interrupt register.</span>
<span class="cm"> */</span>
<span class="cp">#define	CIR_TYPEMASK		0xc0</span>
<span class="cp">#define	CIR_TYPEOTHER		0x00</span>
<span class="cp">#define	CIR_TYPETX		0x40</span>
<span class="cp">#define	CIR_TYPERXGOOD		0x80</span>
<span class="cp">#define	CIR_TYPERXBAD		0xc0</span>

<span class="cp">#define	CIR_RXDATA		0x80</span>
<span class="cp">#define	CIR_RXBADDATA		0x40</span>
<span class="cp">#define	CIR_TXDATA		0x40</span>

<span class="cp">#define	CIR_CHANMASK		0x07</span>
<span class="cp">#define	CIR_CNTMASK		0x38</span>

<span class="cp">#define	CIR_SUBTYPEMASK		0x38</span>
<span class="cp">#define	CIR_SUBNONE		0x00</span>
<span class="cp">#define	CIR_SUBCOS		0x08</span>
<span class="cp">#define	CIR_SUBADDR		0x10</span>
<span class="cp">#define	CIR_SUBXONXOFF		0x18</span>
<span class="cp">#define	CIR_SUBBREAK		0x28</span>

<span class="cm">/*****************************************************************************/</span>

<span class="cm">/*</span>
<span class="cm"> *	Global interrupting channel register.</span>
<span class="cm"> */</span>
<span class="cp">#define	GICR_CHANMASK		0x07</span>

<span class="cm">/*****************************************************************************/</span>

<span class="cm">/*</span>
<span class="cm"> *	Global interrupting byte count register.</span>
<span class="cm"> */</span>
<span class="cp">#define	GICR_COUNTMASK		0x0f</span>

<span class="cm">/*****************************************************************************/</span>

<span class="cm">/*</span>
<span class="cm"> *	Global interrupting type register.</span>
<span class="cm"> */</span>
<span class="cp">#define	GITR_RXMASK		0xc0</span>
<span class="cp">#define	GITR_RXNONE		0x00</span>
<span class="cp">#define	GITR_RXBADDATA		0x80</span>
<span class="cp">#define	GITR_RXGOODDATA		0xc0</span>
<span class="cp">#define	GITR_TXDATA		0x20</span>

<span class="cp">#define	GITR_SUBTYPEMASK	0x07</span>
<span class="cp">#define	GITR_SUBNONE		0x00</span>
<span class="cp">#define	GITR_SUBCOS		0x01</span>
<span class="cp">#define	GITR_SUBADDR		0x02</span>
<span class="cp">#define	GITR_SUBXONXOFF		0x03</span>
<span class="cp">#define	GITR_SUBBREAK		0x05</span>

<span class="cm">/*****************************************************************************/</span>

<span class="cm">/*</span>
<span class="cm"> *	Input port change register.</span>
<span class="cm"> */</span>
<span class="cp">#define	IPR_CTS			0x01</span>
<span class="cp">#define	IPR_DTR			0x02</span>
<span class="cp">#define	IPR_RTS			0x04</span>
<span class="cp">#define	IPR_DCD			0x08</span>
<span class="cp">#define	IPR_CTSCHANGE		0x10</span>
<span class="cp">#define	IPR_DTRCHANGE		0x20</span>
<span class="cp">#define	IPR_RTSCHANGE		0x40</span>
<span class="cp">#define	IPR_DCDCHANGE		0x80</span>

<span class="cp">#define	IPR_CHANGEMASK		0xf0</span>

<span class="cm">/*****************************************************************************/</span>

<span class="cm">/*</span>
<span class="cm"> *	IO port interrupt and output register.</span>
<span class="cm"> */</span>
<span class="cp">#define	IOPR_CTS		0x01</span>
<span class="cp">#define	IOPR_DTR		0x02</span>
<span class="cp">#define	IOPR_RTS		0x04</span>
<span class="cp">#define	IOPR_DCD		0x08</span>
<span class="cp">#define	IOPR_CTSCOS		0x10</span>
<span class="cp">#define	IOPR_DTRCOS		0x20</span>
<span class="cp">#define	IOPR_RTSCOS		0x40</span>
<span class="cp">#define	IOPR_DCDCOS		0x80</span>

<span class="cm">/*****************************************************************************/</span>

<span class="cm">/*</span>
<span class="cm"> *	IO port configuration register.</span>
<span class="cm"> */</span>
<span class="cp">#define	IOPCR_SETCTS		0x00</span>
<span class="cp">#define	IOPCR_SETDTR		0x04</span>
<span class="cp">#define	IOPCR_SETRTS		0x10</span>
<span class="cp">#define	IOPCR_SETDCD		0x00</span>

<span class="cp">#define	IOPCR_SETSIGS		(IOPCR_SETRTS | IOPCR_SETRTS | IOPCR_SETDTR | IOPCR_SETDCD)</span>

<span class="cm">/*****************************************************************************/</span>

<span class="cm">/*</span>
<span class="cm"> *	General purpose output select register.</span>
<span class="cm"> */</span>
<span class="cp">#define	GPORS_TXC1XA		0x08</span>
<span class="cp">#define	GPORS_TXC16XA		0x09</span>
<span class="cp">#define	GPORS_RXC16XA		0x0a</span>
<span class="cp">#define	GPORS_TXC16XB		0x0b</span>
<span class="cp">#define	GPORS_GPOR3		0x0c</span>
<span class="cp">#define	GPORS_GPOR2		0x0d</span>
<span class="cp">#define	GPORS_GPOR1		0x0e</span>
<span class="cp">#define	GPORS_GPOR0		0x0f</span>

<span class="cm">/*****************************************************************************/</span>

<span class="cm">/*</span>
<span class="cm"> *	General purpose output register.</span>
<span class="cm"> */</span>
<span class="cp">#define	GPOR_0			0x01</span>
<span class="cp">#define	GPOR_1			0x02</span>
<span class="cp">#define	GPOR_2			0x04</span>
<span class="cp">#define	GPOR_3			0x08</span>

<span class="cm">/*****************************************************************************/</span>

<span class="cm">/*</span>
<span class="cm"> *	General purpose output clock register.</span>
<span class="cm"> */</span>
<span class="cp">#define	GPORC_0NONE		0x00</span>
<span class="cp">#define	GPORC_0GIN0		0x01</span>
<span class="cp">#define	GPORC_0GIN1		0x02</span>
<span class="cp">#define	GPORC_0IO3A		0x02</span>

<span class="cp">#define	GPORC_1NONE		0x00</span>
<span class="cp">#define	GPORC_1GIN0		0x04</span>
<span class="cp">#define	GPORC_1GIN1		0x08</span>
<span class="cp">#define	GPORC_1IO3C		0x0c</span>

<span class="cp">#define	GPORC_2NONE		0x00</span>
<span class="cp">#define	GPORC_2GIN0		0x10</span>
<span class="cp">#define	GPORC_2GIN1		0x20</span>
<span class="cp">#define	GPORC_2IO3E		0x20</span>

<span class="cp">#define	GPORC_3NONE		0x00</span>
<span class="cp">#define	GPORC_3GIN0		0x40</span>
<span class="cp">#define	GPORC_3GIN1		0x80</span>
<span class="cp">#define	GPORC_3IO3G		0xc0</span>

<span class="cm">/*****************************************************************************/</span>

<span class="cm">/*</span>
<span class="cm"> *	General purpose output data register.</span>
<span class="cm"> */</span>
<span class="cp">#define	GPOD_0MASK		0x03</span>
<span class="cp">#define	GPOD_0SET1		0x00</span>
<span class="cp">#define	GPOD_0SET0		0x01</span>
<span class="cp">#define	GPOD_0SETR0		0x02</span>
<span class="cp">#define	GPOD_0SETIO3B		0x03</span>

<span class="cp">#define	GPOD_1MASK		0x0c</span>
<span class="cp">#define	GPOD_1SET1		0x00</span>
<span class="cp">#define	GPOD_1SET0		0x04</span>
<span class="cp">#define	GPOD_1SETR0		0x08</span>
<span class="cp">#define	GPOD_1SETIO3D		0x0c</span>

<span class="cp">#define	GPOD_2MASK		0x30</span>
<span class="cp">#define	GPOD_2SET1		0x00</span>
<span class="cp">#define	GPOD_2SET0		0x10</span>
<span class="cp">#define	GPOD_2SETR0		0x20</span>
<span class="cp">#define	GPOD_2SETIO3F		0x30</span>

<span class="cp">#define	GPOD_3MASK		0xc0</span>
<span class="cp">#define	GPOD_3SET1		0x00</span>
<span class="cp">#define	GPOD_3SET0		0x40</span>
<span class="cp">#define	GPOD_3SETR0		0x80</span>
<span class="cp">#define	GPOD_3SETIO3H		0xc0</span>

<span class="cm">/*****************************************************************************/</span>
<span class="cp">#endif</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:2}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../javascript/docco.min.js"></script>
</html>
