package spatial.compiler.ops

import scala.reflect.{Manifest,SourceContext}

import spatial.shared._
import spatial.shared.ops._
import spatial.compiler._
import spatial.compiler.ops._
import java.io.{File,FileWriter,PrintWriter}

trait LatencyAnalysisExp extends LatencyModel {
  this: SpatialExp =>

  val interruptCycles = 96
  val flushCycles = 512
  val pcieCycles = 42500
  val baseCycles = flushCycles + interruptCycles + pcieCycles

  var CLK = 150.0f // Clock frequency in MHz
}

trait LatencyAnalyzer extends ModelingTraversal {
  val IR: SpatialExp with LatencyAnalysisExp
  import IR._
  import ReductionTreeAnalysis._

  override val name = "Latency Analyzer"
  debugMode = SpatialConfig.debugging || SpatialConfig.loudModels || SpatialConfig.latency
  verboseMode = SpatialConfig.verbose

  override def silence() {
    IR.silenceLatencyModel()
    super.silence()
  }
  val table_init = """<TABLE BORDER="3" CELLPADDING="10" CELLSPACING="10">"""
  val pipe_diagram = new PrintWriter(new File("pipe_diagram.html" ))

  def print_stage_prefix(name: String, i: Int=0) {
    pipe_diagram.write("<TR>" + "<TD></TD>"*i + s"<TD>$name: ")
    pipe_diagram.write(s"""<div data-role="collapsible">
    <h4>expand</h4>${table_init}""")
  }
  def print_stage_suffix(cycs: Long) {
    pipe_diagram.write("""</TABLE></div>""")
    pipe_diagram.write(s"Latency: ${cycs}</TD></TR>")

  }

  var cycleScope: List[Long] = Nil
  var totalCycles: Long = 0L

  override def resume() {
    inHwScope = true
    cycleScope ::= latencyOfBlock(savedBlock.get).sum
    inHwScope = false
  }

  var indent = 0

  def latencyOfBlock(b: Block[Any], par_mask: Boolean = false): List[Long] = {
    val outerScope = cycleScope
    cycleScope = Nil
    tab += 1
    //traverseBlock(b) -- can cause us to see things like counters as "stages"
    getControlNodes(b).zipWithIndex.foreach{ case (n, i) =>
      // indent = if (!par_mask) {i} else {0}
      indent = i
      n match {
        case s@Def(d) => traverse(s.asInstanceOf[Sym[Any]], d)
        case _ =>
      }
    }
    tab -= 1

    val cycles = cycleScope
    cycleScope = outerScope
    (cycles)
  }

  override def traverse(lhs: Sym[Any], rhs: Def[Any]) {
    val cycles = rhs match {
      case EatReflect(Hwblock(blk)) =>
        inHwScope = true
        val body = latencyOfBlock(blk).sum
        save(blk)
        // print_diagram(lhs, List(body), "hwblock")
        inHwScope = false
        body

      case EatReflect(ParallelPipe(func)) =>
        debugs(s"Parallel $lhs: ")
        print_stage_prefix(s"parallel $lhs", 0)
        val blks = latencyOfBlock(func, true)
        print_stage_suffix(blks.max  + latencyOf(lhs))
        if (debugMode) blks.reverse.zipWithIndex.foreach{case (s,i) => debugs(s"- $i. $s")}
        // print_diagram(lhs, List(1), "parallel")
        blks.max + latencyOf(lhs)

      // --- Pipe
      case EatReflect(UnitPipe(func)) if isInnerPipe(lhs) =>
        debugs(s"Pipe $lhs: ")
        val pipe = latencyOfPipe(func)
        pipe_diagram.write(s"""<TR>""" + """<TD></TD>"""*indent*0)
        pipe_diagram.write(s"""<TD>inner_unit stage${indent}: <p> Cycles: ${pipe}</TD>""")
        pipe_diagram.write(s"""<TR>""")
        debugs(s"- pipe = $pipe")
        pipe + latencyOf(lhs)

      case EatReflect(OpForeach(cchain, func, _)) if isInnerPipe(lhs) =>
        val N = nIters(cchain)
        debugs(s"Foreach $lhs (N = $N):")
        val pipe = latencyOfPipe(func)
        pipe_diagram.write(s"""<TR>""" + """<TD></TD>"""*indent*0)
        pipe_diagram.write(s"""<TD>inner_foreach stage${indent}: <p> Cycles: ${pipe + latencyOf(lhs)} <p> x${N} iters...</TD> """)
        // if (N > 1) {pipe_diagram.write(s"""<TD> x${N} iters...</TD>""")}
        pipe_diagram.write(s"""<TR>""")
        debugs(s"- pipe = $pipe")
        pipe + N - 1 + latencyOf(lhs)

      case EatReflect(OpReduce(cchain,accum,zero,fA,ld,st,func,rFunc,_,_,_,rV)) if isInnerPipe(lhs) =>
        val N = nIters(cchain)
        val P = parsOf(cchain).reduce(_*_)

        debugs(s"Reduce $lhs (N = $N):")

        val fuseMapReduce = canFuse(func,rFunc,rV,P)

        val body = latencyOfPipe(func)
        val internal = if (fuseMapReduce) Math.max(reductionTreeHeight(P) - 2, 0)
                       else latencyOfPipe(rFunc) * reductionTreeHeight(P)


        val cycle = latencyOfCycle(ld) + latencyOfCycle(rFunc) + latencyOfCycle(st)


        debugs(s"- body  = $body")
        debugs(s"- tree  = $internal")
        debugs(s"- cycle = $cycle")

        pipe_diagram.write(s"""<TR>""" + """<TD></TD>"""*indent*0)
        pipe_diagram.write(s"""<TD>inner_fold stage${indent}: <p> Cycles: ${cycle} <p> x${N} iters...</TD>""")
        // if (N > 1) {pipe_diagram.write(s"""<TD> x${N} iters...</TD>""")}
        pipe_diagram.write(s"""<TR>""")

        body + internal + N*cycle + latencyOf(lhs)

      // --- Sequential
      case EatReflect(UnitPipe(func)) if isSequential(lhs) =>
        // print_diagram(lhs, List(1), "seq_unit_pipe")
        debugs(s"Outer Pipe $lhs:")

        print_stage_prefix(s"unit_pipe $lhs", 0)
        val stages = latencyOfBlock(func)
        print_stage_suffix(stages.sum)
        if (debugMode) stages.reverse.zipWithIndex.foreach{case (s,i) => debugs(s"- $i. $s")}

        stages.sum + latencyOf(lhs)


      // --- Metapipeline and Sequential
      case EatReflect(OpForeach(cchain, func, _)) =>
        val N = nIters(cchain)
        debugs(s"Outer Foreach $lhs (N = $N):")
        print_stage_prefix(s"foreach $lhs", 0)
        val stages = latencyOfBlock(func)
        print_stage_suffix(stages.sum)
        if (debugMode) stages.reverse.zipWithIndex.foreach{case (s,i) => debugs(s"- $i. $s")}
        // print_diagram(lhs, List(1), "foreach")

        if (isMetaPipe(lhs)) { stages.max * (N - 1) + stages.sum + latencyOf(lhs) }
        else                 { stages.sum * N + latencyOf(lhs) }

      case EatReflect(OpReduce(cchain,accum,zero,fA,ld,st,func,rFunc,_,_,_,_)) =>
        // print_diagram(lhs, List(1), "fold")
        val N = nIters(cchain)
        val P = parsOf(cchain).reduce(_*_)
        debugs(s"Outer Reduce $lhs (N = $N):")

        print_stage_prefix(s"OpReduce_map $lhs", 0)
        val mapStages = latencyOfBlock(func)
        print_stage_suffix(mapStages.sum)
        val internal = latencyOfPipe(rFunc) * reductionTreeHeight(P)
        val cycle = latencyOfCycle(ld) + latencyOfCycle(rFunc) + latencyOfCycle(st)

        val reduceStage = internal + cycle
        pipe_diagram.write(s"<TR><TD>OpReduce_reduce $lhs <p> latency $reduceStage </TD></TR>")
        val stages = mapStages :+ reduceStage

        if (debugMode) stages.reverse.zipWithIndex.foreach{case (s,i) => debugs(s"- $i. $s")}

        if (isMetaPipe(lhs)) { stages.max * (N - 1) + stages.sum + latencyOf(lhs) }
        else                 { stages.sum * N + latencyOf(lhs) }

      case EatReflect(OpMemReduce(ccOuter,ccInner,accum,zero,fA,func,ld1,ld2,rFunc,st,_,_,_,_,_,_)) =>
        val Nm = nIters(ccOuter)
        val Nr = nIters(ccInner)
        val Pm = parsOf(ccOuter).reduce(_*_) // Parallelization factor for map
        val Pr = parsOf(ccInner).reduce(_*_) // Parallelization factor for reduce


        debugs(s"Block Reduce $lhs (Nm = $Nm, Nr = $Nr)")

        print_stage_prefix(s"OpMemReduce_map $lhs", 0)
        val mapStages: List[Long] = latencyOfBlock(func)
        print_stage_suffix(mapStages.sum)
        val internal: Long = latencyOfPipe(ld1) + latencyOfPipe(rFunc) * reductionTreeHeight(Pm)
        val accumulate: Long = latencyOfPipe(ld2) + latencyOfPipe(rFunc) + latencyOfPipe(st)

        val reduceStage: Long = internal + accumulate + Nr - 1
        pipe_diagram.write(s"<TR><TD>OpMemReduce_reduce $lhs <p> latency $reduceStage </TD></TR>")
        val stages = mapStages :+ reduceStage

        if (debugMode) stages.reverse.zipWithIndex.foreach{case (s,i) => debugs(s"- $i. $s")}

        if (isMetaPipe(lhs)) { stages.max * (Nm - 1) + stages.sum + latencyOf(lhs) }
        else                 { stages.sum * Nm + latencyOf(lhs) }

      case _ =>
        // No general rule for combining blocks
        blocks(rhs).foreach{blk => traverseBlock(blk)}
        latencyOf(lhs)
    }
    cycleScope ::= cycles
  }

  override def preprocess[A:Manifest](b: Block[A]) = {
    cycleScope = Nil
    pipe_diagram.write("""<!DOCTYPE html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1">
<link rel="stylesheet" href="http://code.jquery.com/mobile/1.4.5/jquery.mobile-1.4.5.min.css">
<script src="http://code.jquery.com/jquery-1.11.3.min.js"></script>
<script src="http://code.jquery.com/mobile/1.4.5/jquery.mobile-1.4.5.min.js"></script>
</head><body>

  <div data-role="main" class="ui-content">
    <h2>Pipe Diagram</h2>
<TABLE BORDER="3" CELLPADDING="10" CELLSPACING="10">"""
    )

    super.preprocess(b)
  }
  override def postprocess[A:Manifest](b: Block[A]): Block[A] = {
    // TODO: Could potentially have multiple accelerator designs in a single program
    // Eventually want to be able to support multiple accel scopes
    totalCycles = cycleScope.sum + IR.baseCycles

    report(s"Estimated cycles: $totalCycles")
    report(s"Estimated runtime (at " + "%.2f".format(IR.CLK) +"MHz): " + "%.8f".format(totalCycles/(IR.CLK*1000000f)) + "s")
    pipe_diagram.write(s"""  </TABLE>
Estimated cycles: $totalCycles
</body>
</html>""")
    pipe_diagram.close
    (b)
  }

}
