#! /usr/bin/vvp
:ivl_version "0.9.7 " "(v0_9_7)";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x1738420 .scope module, "TestBench" "TestBench" 2 14;
 .timescale 0 0;
v0x1797b10_0 .var "CLK", 0 0;
v0x1797d10_0 .var "RST", 0 0;
v0x1797d90_0 .var/i "count", 31 0;
v0x1797e10_0 .var/i "end_count", 31 0;
v0x1797e90_0 .var/i "handle", 31 0;
S_0x1770870 .scope module, "cpu" "Simple_Single_CPU" 2 23, 3 11, S_0x1738420;
 .timescale 0 0;
RS_0x7f4ef7fa03d8 .resolv tri, v0x17953a0_0, L_0x1798510, C4<zzz>, C4<zzz>;
L_0x1798510 .functor BUFZ 3, RS_0x7f4ef7fa03d8, C4<000>, C4<000>, C4<000>;
RS_0x7f4ef7fa0378 .resolv tri, v0x17952d0_0, L_0x1798660, C4<z>, C4<z>;
L_0x1798660 .functor BUFZ 1, RS_0x7f4ef7fa0378, C4<0>, C4<0>, C4<0>;
RS_0x7f4ef7fa02e8 .resolv tri, v0x1794a40_0, L_0x1798a60, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>;
L_0x1798a60 .functor BUFZ 32, RS_0x7f4ef7fa02e8, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
RS_0x7f4ef7fa0258 .resolv tri, v0x1794f80_0, L_0x1798b10, C4<zzzz>, C4<zzzz>;
L_0x1798b10 .functor BUFZ 4, RS_0x7f4ef7fa0258, C4<0000>, C4<0000>, C4<0000>;
L_0x1798fa0 .functor AND 1, v0x1795450_0, L_0x1798880, C4<1>, C4<1>;
v0x1796f90_0 .net "ALUResult", 31 0, v0x1794430_0; 1 drivers
v0x1797060_0 .net "ALUZero", 0 0, L_0x1798880; 1 drivers
v0x17970e0_0 .net "Branch", 0 0, v0x1795450_0; 1 drivers
v0x1797190_0 .net "RDaddr", 4 0, v0x17963a0_0; 1 drivers
v0x1797290_0 .net "RegWrite", 0 0, v0x1795580_0; 1 drivers
v0x1797360_0 .net "clk_i", 0 0, v0x1797b10_0; 1 drivers
v0x1797470_0 .net "four", 31 0, C4<00000000000000000000000000000100>; 1 drivers
v0x17974f0_0 .var "funct", 5 0;
v0x17975c0_0 .net "instr", 31 0, v0x1796770_0; 1 drivers
v0x1797640_0 .var "instr_op", 5 0;
v0x17976c0_0 .net "pc_out", 31 0, v0x1796e40_0; 1 drivers
v0x1797740_0 .net "pc_select", 0 0, L_0x1798fa0; 1 drivers
v0x1797830_0 .var "rd", 4 0;
v0x17978e0_0 .var "rs", 4 0;
v0x1797a10_0 .net "rst_i", 0 0, v0x1797d10_0; 1 drivers
v0x1797a90_0 .var "rt", 4 0;
v0x1797960_0 .net "sign_extend", 31 0, v0x1794d80_0; 1 drivers
v0x1797bf0_0 .net "sum_pc_four", 31 0, v0x17937c0_0; 1 drivers
L_0x1798420 .part v0x1796770_0, 26, 6;
L_0x17985c0 .part v0x1796770_0, 0, 16;
S_0x1796bb0 .scope module, "PC" "ProgramCounter" 3 36, 4 12, S_0x1770870;
 .timescale 0 0;
v0x1796cf0_0 .alias "clk_i", 0 0, v0x1797360_0;
v0x1796dc0_0 .alias "pc_in_i", 31 0, v0x1797bf0_0;
v0x1796e40_0 .var "pc_out_o", 31 0;
v0x1796f10_0 .alias "rst_i", 0 0, v0x1797a10_0;
E_0x1796ca0 .event posedge, v0x1795f00_0;
S_0x17968c0 .scope module, "Adder1" "Adder" 3 45, 5 12, S_0x1770870;
 .timescale 0 0;
v0x17969b0_0 .alias "src1_i", 31 0, v0x17976c0_0;
v0x1796a80_0 .alias "src2_i", 31 0, v0x1797470_0;
v0x1796b00_0 .net "sum_o", 31 0, L_0x1797f60; 1 drivers
L_0x1797f60 .arith/sum 32, v0x1796e40_0, C4<00000000000000000000000000000100>;
S_0x1796530 .scope module, "IM" "Instr_Memory" 3 51, 6 12, S_0x1770870;
 .timescale 0 0;
v0x1796650 .array "Instr_Mem", 31 0, 31 0;
v0x17966d0_0 .var/i "i", 31 0;
v0x1796770_0 .var "instr_o", 31 0;
v0x1796810_0 .alias "pc_addr_i", 31 0, v0x17976c0_0;
E_0x1796620 .event edge, v0x1796810_0;
S_0x1796090 .scope module, "Mux_Write_Reg" "MUX_2to1" 3 58, 7 12, S_0x1770870;
 .timescale 0 0;
P_0x1795be8 .param/l "size" 7 19, +C4<0101>;
v0x1796250_0 .net "data0_i", 4 0, v0x1797a90_0; 1 drivers
v0x1796320_0 .net "data1_i", 4 0, v0x1797830_0; 1 drivers
v0x17963a0_0 .var "data_o", 4 0;
v0x1796450_0 .net "select_i", 0 0, v0x17954d0_0; 1 drivers
E_0x1796200 .event edge, v0x17954d0_0, v0x1796320_0, v0x1795ae0_0;
S_0x17956e0 .scope module, "RF" "Reg_File" 3 65, 8 11, S_0x1770870;
 .timescale 0 0;
L_0x1798180 .functor BUFZ 32, L_0x17980e0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x1798320 .functor BUFZ 32, L_0x1798280, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x1795810_0 .alias "RDaddr_i", 4 0, v0x1797190_0;
v0x17958d0_0 .alias "RDdata_i", 31 0, v0x1796f90_0;
v0x1795980_0 .net "RSaddr_i", 4 0, v0x17978e0_0; 1 drivers
v0x1795a00_0 .net "RSdata_o", 31 0, L_0x1798180; 1 drivers
v0x1795ae0_0 .alias "RTaddr_i", 4 0, v0x1796250_0;
v0x1795b60_0 .net "RTdata_o", 31 0, L_0x1798320; 1 drivers
v0x1795c20_0 .alias "RegWrite_i", 0 0, v0x1797290_0;
v0x1795cd0 .array/s "Reg_File", 31 0, 31 0;
v0x1795da0_0 .net *"_s0", 31 0, L_0x17980e0; 1 drivers
v0x1795e20_0 .net *"_s4", 31 0, L_0x1798280; 1 drivers
v0x1795f00_0 .alias "clk_i", 0 0, v0x1797360_0;
v0x1795f80_0 .alias "rst_i", 0 0, v0x1797a10_0;
E_0x1795550 .event posedge, v0x1795f00_0, v0x1795f80_0;
L_0x17980e0 .array/port v0x1795cd0, v0x17978e0_0;
L_0x1798280 .array/port v0x1795cd0, v0x1797a90_0;
S_0x1795170 .scope module, "Decoder" "Decoder" 3 77, 9 12, S_0x1770870;
 .timescale 0 0;
v0x17952d0_0 .var "ALUSrc_o", 0 0;
v0x17953a0_0 .var "ALU_op_o", 2 0;
v0x1795450_0 .var "Branch_o", 0 0;
v0x17954d0_0 .var "RegDst_o", 0 0;
v0x1795580_0 .var "RegWrite_o", 0 0;
v0x1795600_0 .net "instr_op_i", 5 0, L_0x1798420; 1 drivers
E_0x1795260 .event edge, v0x1795600_0;
S_0x1794e50 .scope module, "AC" "ALU_Ctrl" 3 86, 10 12, S_0x1770870;
 .timescale 0 0;
v0x1794f80_0 .var "ALUCtrl_o", 3 0;
v0x1795050_0 .net8 "ALUOp_i", 2 0, RS_0x7f4ef7fa03d8; 2 drivers
v0x17950d0_0 .net "funct_i", 5 0, v0x17974f0_0; 1 drivers
E_0x1794a10 .event edge, v0x1795050_0, v0x17950d0_0;
S_0x1794ba0 .scope module, "SE" "Sign_Extend" 3 92, 11 12, S_0x1770870;
 .timescale 0 0;
v0x1794cc0_0 .net "data_i", 15 0, L_0x17985c0; 1 drivers
v0x1794d80_0 .var "data_o", 31 0;
E_0x1794c90 .event edge, v0x1794cc0_0;
S_0x1794740 .scope module, "Mux_ALUSrc" "MUX_2to1" 3 97, 7 12, S_0x1770870;
 .timescale 0 0;
P_0x17944b8 .param/l "size" 7 19, +C4<0100000>;
v0x17948d0_0 .alias "data0_i", 31 0, v0x1795b60_0;
v0x1794990_0 .alias "data1_i", 31 0, v0x1797960_0;
v0x1794a40_0 .var "data_o", 31 0;
v0x1794af0_0 .net8 "select_i", 0 0, RS_0x7f4ef7fa0378; 2 drivers
E_0x1794360 .event edge, v0x1794af0_0, v0x1793b60_0, v0x17948d0_0;
S_0x1793fd0 .scope module, "ALU" "ALU" 3 105, 12 12, S_0x1770870;
 .timescale 0 0;
v0x1794120_0 .net *"_s0", 31 0, C4<00000000000000000000000000000000>; 1 drivers
v0x17941a0_0 .net *"_s2", 0 0, L_0x1798710; 1 drivers
v0x1794240_0 .net/s *"_s4", 0 0, C4<1>; 1 drivers
v0x17942e0_0 .net/s *"_s6", 0 0, C4<0>; 1 drivers
v0x1794390_0 .net8 "ctrl_i", 3 0, RS_0x7f4ef7fa0258; 2 drivers
v0x1794430_0 .var "result_o", 31 0;
v0x1794510_0 .alias "src1_i", 31 0, v0x1795a00_0;
v0x17945b0_0 .net8 "src2_i", 31 0, RS_0x7f4ef7fa02e8; 2 drivers
v0x17946a0_0 .alias "zero_o", 0 0, v0x1797060_0;
E_0x17940c0 .event edge, v0x1794390_0, v0x1794510_0, v0x17945b0_0, v0x1794430_0;
L_0x1798710 .cmp/eq 32, v0x1794430_0, C4<00000000000000000000000000000000>;
L_0x1798880 .functor MUXZ 1, C4<0>, C4<1>, L_0x1798710, C4<>;
S_0x1793cb0 .scope module, "Adder2" "Adder" 3 114, 5 12, S_0x1770870;
 .timescale 0 0;
v0x1793da0_0 .alias "src1_i", 31 0, v0x1797bf0_0;
v0x1793e70_0 .net "src2_i", 31 0, L_0x1798eb0; 1 drivers
v0x1793f20_0 .net "sum_o", 31 0, L_0x1798bc0; 1 drivers
L_0x1798bc0 .arith/sum 32, v0x17937c0_0, L_0x1798eb0;
S_0x1793910 .scope module, "Shifter" "Shift_Left_Two_32" 3 120, 13 8, S_0x1770870;
 .timescale 0 0;
v0x1793a00_0 .net *"_s1", 29 0, L_0x1798d40; 1 drivers
v0x1793ac0_0 .net *"_s2", 1 0, C4<00>; 1 drivers
v0x1793b60_0 .alias "data_i", 31 0, v0x1797960_0;
v0x1793c00_0 .alias "data_o", 31 0, v0x1793e70_0;
L_0x1798d40 .part v0x1794d80_0, 0, 30;
L_0x1798eb0 .concat [ 2 30 0 0], C4<00>, L_0x1798d40;
S_0x176ead0 .scope module, "Mux_PC_Source" "MUX_2to1" 3 126, 7 12, S_0x1770870;
 .timescale 0 0;
P_0x1767d08 .param/l "size" 7 19, +C4<0100000>;
v0x1776c60_0 .alias "data0_i", 31 0, v0x1796b00_0;
v0x1793720_0 .alias "data1_i", 31 0, v0x1793f20_0;
v0x17937c0_0 .var "data_o", 31 0;
v0x1793860_0 .alias "select_i", 0 0, v0x1797740_0;
E_0x1775000 .event edge, v0x1793860_0, v0x1793720_0, v0x1776c60_0;
    .scope S_0x1796bb0;
T_0 ;
    %wait E_0x1796ca0;
    %load/v 8, v0x1796f10_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_0.0, 8;
    %ix/load 0, 32, 0;
    %assign/v0 v0x1796e40_0, 0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/v 8, v0x1796dc0_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x1796e40_0, 0, 8;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x1796530;
T_1 ;
    %wait E_0x1796620;
    %load/v 40, v0x1796810_0, 32;
    %movi 72, 4, 32;
    %div 40, 72, 32;
    %ix/get 3, 40, 32;
    %load/av 8, v0x1796650, 32;
    %set/v v0x1796770_0, 8, 32;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x1796530;
T_2 ;
    %set/v v0x17966d0_0, 0, 32;
T_2.0 ;
    %load/v 8, v0x17966d0_0, 32;
   %cmpi/s 8, 32, 32;
    %jmp/0xz T_2.1, 5;
    %ix/getv/s 3, v0x17966d0_0;
   %jmp/1 t_0, 4;
   %ix/load 1, 0, 0;
   %set/av v0x1796650, 0, 32;
t_0 ;
    %ix/load 0, 1, 0;
    %load/vp0/s 8, v0x17966d0_0, 32;
    %set/v v0x17966d0_0, 8, 32;
    %jmp T_2.0;
T_2.1 ;
    %vpi_call 6 39 "$readmemb", "CO_P2_test_data1.txt", v0x1796650;
    %end;
    .thread T_2;
    .scope S_0x1796090;
T_3 ;
    %wait E_0x1796200;
    %load/v 8, v0x1796450_0, 1;
    %mov 9, 0, 2;
    %cmpi/u 8, 1, 3;
    %jmp/0xz  T_3.0, 4;
    %load/v 8, v0x1796320_0, 5;
    %set/v v0x17963a0_0, 8, 5;
    %jmp T_3.1;
T_3.0 ;
    %load/v 8, v0x1796250_0, 5;
    %set/v v0x17963a0_0, 8, 5;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x17956e0;
T_4 ;
    %wait E_0x1795550;
    %load/v 8, v0x1795f80_0, 1;
    %mov 9, 0, 1;
    %cmpi/u 8, 0, 2;
    %jmp/0xz  T_4.0, 4;
    %ix/load 3, 0, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x1795cd0, 0, 0;
t_1 ;
    %ix/load 3, 1, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x1795cd0, 0, 0;
t_2 ;
    %ix/load 3, 2, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x1795cd0, 0, 0;
t_3 ;
    %ix/load 3, 3, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x1795cd0, 0, 0;
t_4 ;
    %ix/load 3, 4, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x1795cd0, 0, 0;
t_5 ;
    %ix/load 3, 5, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x1795cd0, 0, 0;
t_6 ;
    %ix/load 3, 6, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x1795cd0, 0, 0;
t_7 ;
    %ix/load 3, 7, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x1795cd0, 0, 0;
t_8 ;
    %ix/load 3, 8, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x1795cd0, 0, 0;
t_9 ;
    %ix/load 3, 9, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x1795cd0, 0, 0;
t_10 ;
    %ix/load 3, 10, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x1795cd0, 0, 0;
t_11 ;
    %ix/load 3, 11, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x1795cd0, 0, 0;
t_12 ;
    %ix/load 3, 12, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x1795cd0, 0, 0;
t_13 ;
    %ix/load 3, 13, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x1795cd0, 0, 0;
t_14 ;
    %ix/load 3, 14, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x1795cd0, 0, 0;
t_15 ;
    %ix/load 3, 15, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x1795cd0, 0, 0;
t_16 ;
    %ix/load 3, 16, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x1795cd0, 0, 0;
t_17 ;
    %ix/load 3, 17, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x1795cd0, 0, 0;
t_18 ;
    %ix/load 3, 18, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x1795cd0, 0, 0;
t_19 ;
    %ix/load 3, 19, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x1795cd0, 0, 0;
t_20 ;
    %ix/load 3, 20, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x1795cd0, 0, 0;
t_21 ;
    %ix/load 3, 21, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x1795cd0, 0, 0;
t_22 ;
    %ix/load 3, 22, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x1795cd0, 0, 0;
t_23 ;
    %ix/load 3, 23, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x1795cd0, 0, 0;
t_24 ;
    %ix/load 3, 24, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x1795cd0, 0, 0;
t_25 ;
    %ix/load 3, 25, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x1795cd0, 0, 0;
t_26 ;
    %ix/load 3, 26, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x1795cd0, 0, 0;
t_27 ;
    %ix/load 3, 27, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x1795cd0, 0, 0;
t_28 ;
    %ix/load 3, 28, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x1795cd0, 0, 0;
t_29 ;
    %ix/load 3, 29, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x1795cd0, 0, 0;
t_30 ;
    %ix/load 3, 30, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x1795cd0, 0, 0;
t_31 ;
    %ix/load 3, 31, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x1795cd0, 0, 0;
t_32 ;
    %jmp T_4.1;
T_4.0 ;
    %load/v 8, v0x1795c20_0, 1;
    %jmp/0xz  T_4.2, 8;
    %load/v 8, v0x17958d0_0, 32;
    %ix/getv 3, v0x1795810_0;
    %jmp/1 t_33, 4;
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x1795cd0, 0, 8;
t_33 ;
    %jmp T_4.3;
T_4.2 ;
    %ix/getv 3, v0x1795810_0;
    %load/av 8, v0x1795cd0, 32;
    %ix/getv 3, v0x1795810_0;
    %jmp/1 t_34, 4;
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x1795cd0, 0, 8;
t_34 ;
T_4.3 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x1795170;
T_5 ;
    %wait E_0x1795260;
    %load/v 8, v0x1795600_0, 6;
    %cmpi/u 8, 0, 6;
    %jmp/1 T_5.0, 6;
    %movi 14, 4294967196, 6;
    %cmp/u 8, 14, 6;
    %jmp/1 T_5.1, 6;
    %movi 14, 4294966296, 6;
    %cmp/u 8, 14, 6;
    %jmp/1 T_5.2, 6;
    %movi 14, 4294966286, 6;
    %cmp/u 8, 14, 6;
    %jmp/1 T_5.3, 6;
    %jmp T_5.4;
T_5.0 ;
    %movi 8, 2, 3;
    %ix/load 0, 3, 0;
    %assign/v0 v0x17953a0_0, 0, 8;
    %jmp T_5.4;
T_5.1 ;
    %movi 8, 1, 3;
    %ix/load 0, 3, 0;
    %assign/v0 v0x17953a0_0, 0, 8;
    %jmp T_5.4;
T_5.2 ;
    %movi 8, 3, 3;
    %ix/load 0, 3, 0;
    %assign/v0 v0x17953a0_0, 0, 8;
    %jmp T_5.4;
T_5.3 ;
    %ix/load 0, 3, 0;
    %assign/v0 v0x17953a0_0, 0, 1;
    %jmp T_5.4;
T_5.4 ;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x1795170;
T_6 ;
    %wait E_0x1795260;
    %load/v 8, v0x1795600_0, 6;
    %cmpi/u 8, 0, 6;
    %jmp/1 T_6.0, 6;
    %movi 14, 4294967196, 6;
    %cmp/u 8, 14, 6;
    %jmp/1 T_6.1, 6;
    %movi 14, 4294966296, 6;
    %cmp/u 8, 14, 6;
    %jmp/1 T_6.2, 6;
    %movi 14, 4294966286, 6;
    %cmp/u 8, 14, 6;
    %jmp/1 T_6.3, 6;
    %jmp T_6.4;
T_6.0 ;
    %ix/load 0, 1, 0;
    %assign/v0 v0x17952d0_0, 0, 0;
    %jmp T_6.4;
T_6.1 ;
    %ix/load 0, 1, 0;
    %assign/v0 v0x17952d0_0, 0, 0;
    %jmp T_6.4;
T_6.2 ;
    %ix/load 0, 1, 0;
    %assign/v0 v0x17952d0_0, 0, 1;
    %jmp T_6.4;
T_6.3 ;
    %ix/load 0, 1, 0;
    %assign/v0 v0x17952d0_0, 0, 1;
    %jmp T_6.4;
T_6.4 ;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x1795170;
T_7 ;
    %wait E_0x1795260;
    %load/v 8, v0x1795600_0, 6;
    %cmpi/u 8, 0, 6;
    %jmp/1 T_7.0, 6;
    %movi 14, 4294967196, 6;
    %cmp/u 8, 14, 6;
    %jmp/1 T_7.1, 6;
    %movi 14, 4294966296, 6;
    %cmp/u 8, 14, 6;
    %jmp/1 T_7.2, 6;
    %movi 14, 4294966286, 6;
    %cmp/u 8, 14, 6;
    %jmp/1 T_7.3, 6;
    %jmp T_7.4;
T_7.0 ;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1795580_0, 0, 1;
    %jmp T_7.4;
T_7.1 ;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1795580_0, 0, 0;
    %jmp T_7.4;
T_7.2 ;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1795580_0, 0, 1;
    %jmp T_7.4;
T_7.3 ;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1795580_0, 0, 1;
    %jmp T_7.4;
T_7.4 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x1795170;
T_8 ;
    %wait E_0x1795260;
    %load/v 8, v0x1795600_0, 6;
    %cmpi/u 8, 0, 6;
    %jmp/1 T_8.0, 6;
    %movi 14, 4294967196, 6;
    %cmp/u 8, 14, 6;
    %jmp/1 T_8.1, 6;
    %movi 14, 4294966296, 6;
    %cmp/u 8, 14, 6;
    %jmp/1 T_8.2, 6;
    %movi 14, 4294966286, 6;
    %cmp/u 8, 14, 6;
    %jmp/1 T_8.3, 6;
    %jmp T_8.4;
T_8.0 ;
    %ix/load 0, 1, 0;
    %assign/v0 v0x17954d0_0, 0, 1;
    %jmp T_8.4;
T_8.1 ;
    %ix/load 0, 1, 0;
    %assign/v0 v0x17954d0_0, 0, 0;
    %jmp T_8.4;
T_8.2 ;
    %ix/load 0, 1, 0;
    %assign/v0 v0x17954d0_0, 0, 0;
    %jmp T_8.4;
T_8.3 ;
    %ix/load 0, 1, 0;
    %assign/v0 v0x17954d0_0, 0, 0;
    %jmp T_8.4;
T_8.4 ;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x1795170;
T_9 ;
    %wait E_0x1795260;
    %load/v 8, v0x1795600_0, 6;
    %cmpi/u 8, 0, 6;
    %jmp/1 T_9.0, 6;
    %movi 14, 4294967196, 6;
    %cmp/u 8, 14, 6;
    %jmp/1 T_9.1, 6;
    %movi 14, 4294966296, 6;
    %cmp/u 8, 14, 6;
    %jmp/1 T_9.2, 6;
    %movi 14, 4294966286, 6;
    %cmp/u 8, 14, 6;
    %jmp/1 T_9.3, 6;
    %jmp T_9.4;
T_9.0 ;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1795450_0, 0, 0;
    %jmp T_9.4;
T_9.1 ;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1795450_0, 0, 1;
    %jmp T_9.4;
T_9.2 ;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1795450_0, 0, 0;
    %jmp T_9.4;
T_9.3 ;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1795450_0, 0, 0;
    %jmp T_9.4;
T_9.4 ;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x1794e50;
T_10 ;
    %wait E_0x1794a10;
    %load/v 8, v0x1795050_0, 3;
    %cmpi/u 8, 0, 3;
    %jmp/1 T_10.0, 6;
    %cmpi/u 8, 1, 3;
    %jmp/1 T_10.1, 6;
    %cmpi/u 8, 2, 3;
    %jmp/1 T_10.2, 6;
    %cmpi/u 8, 3, 3;
    %jmp/1 T_10.3, 6;
    %cmpi/u 8, 4, 3;
    %jmp/1 T_10.4, 6;
    %jmp T_10.5;
T_10.0 ;
    %movi 8, 2, 4;
    %set/v v0x1794f80_0, 8, 4;
    %jmp T_10.5;
T_10.1 ;
    %movi 8, 6, 4;
    %set/v v0x1794f80_0, 8, 4;
    %jmp T_10.5;
T_10.2 ;
    %load/v 8, v0x17950d0_0, 6;
    %cmpi/u 8, 32, 6;
    %jmp/1 T_10.6, 6;
    %cmpi/u 8, 34, 6;
    %jmp/1 T_10.7, 6;
    %cmpi/u 8, 36, 6;
    %jmp/1 T_10.8, 6;
    %cmpi/u 8, 36, 6;
    %jmp/1 T_10.9, 6;
    %cmpi/u 8, 42, 6;
    %jmp/1 T_10.10, 6;
    %jmp T_10.11;
T_10.6 ;
    %movi 8, 2, 4;
    %set/v v0x1794f80_0, 8, 4;
    %jmp T_10.11;
T_10.7 ;
    %movi 8, 6, 4;
    %set/v v0x1794f80_0, 8, 4;
    %jmp T_10.11;
T_10.8 ;
    %set/v v0x1794f80_0, 0, 4;
    %jmp T_10.11;
T_10.9 ;
    %movi 8, 1, 4;
    %set/v v0x1794f80_0, 8, 4;
    %jmp T_10.11;
T_10.10 ;
    %movi 8, 7, 4;
    %set/v v0x1794f80_0, 8, 4;
    %jmp T_10.11;
T_10.11 ;
    %jmp T_10.5;
T_10.3 ;
    %movi 8, 2, 4;
    %set/v v0x1794f80_0, 8, 4;
    %jmp T_10.5;
T_10.4 ;
    %movi 8, 7, 4;
    %set/v v0x1794f80_0, 8, 4;
    %jmp T_10.5;
T_10.5 ;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0x1794ba0;
T_11 ;
    %wait E_0x1794c90;
    %ix/load 1, 15, 0;
    %mov 4, 0, 1;
    %jmp/1 T_11.0, 4;
    %load/x1p 11, v0x1794cc0_0, 1;
    %jmp T_11.1;
T_11.0 ;
    %mov 11, 2, 1;
T_11.1 ;
    %mov 8, 11, 1; Move signal select into place
    %mov 9, 0, 2;
    %cmpi/u 8, 1, 3;
    %jmp/0xz  T_11.2, 4;
    %load/v 8, v0x1794cc0_0, 16;
    %mov 24, 1, 16;
    %set/v v0x1794d80_0, 8, 32;
    %jmp T_11.3;
T_11.2 ;
    %load/v 8, v0x1794cc0_0, 16;
    %mov 24, 0, 16;
    %set/v v0x1794d80_0, 8, 32;
T_11.3 ;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0x1794740;
T_12 ;
    %wait E_0x1794360;
    %load/v 8, v0x1794af0_0, 1;
    %mov 9, 0, 2;
    %cmpi/u 8, 1, 3;
    %jmp/0xz  T_12.0, 4;
    %load/v 8, v0x1794990_0, 32;
    %set/v v0x1794a40_0, 8, 32;
    %jmp T_12.1;
T_12.0 ;
    %load/v 8, v0x17948d0_0, 32;
    %set/v v0x1794a40_0, 8, 32;
T_12.1 ;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_0x1793fd0;
T_13 ;
    %wait E_0x17940c0;
    %load/v 8, v0x1794390_0, 4;
    %cmpi/u 8, 0, 4;
    %jmp/1 T_13.0, 6;
    %cmpi/u 8, 1, 4;
    %jmp/1 T_13.1, 6;
    %cmpi/u 8, 2, 4;
    %jmp/1 T_13.2, 6;
    %cmpi/u 8, 6, 4;
    %jmp/1 T_13.3, 6;
    %cmpi/u 8, 7, 4;
    %jmp/1 T_13.4, 6;
    %load/v 8, v0x1794430_0, 32;
    %set/v v0x1794430_0, 8, 32;
    %jmp T_13.6;
T_13.0 ;
    %load/v 8, v0x1794510_0, 32;
    %load/v 40, v0x17945b0_0, 32;
    %and 8, 40, 32;
    %set/v v0x1794430_0, 8, 32;
    %jmp T_13.6;
T_13.1 ;
    %load/v 8, v0x1794510_0, 32;
    %load/v 40, v0x17945b0_0, 32;
    %or 8, 40, 32;
    %set/v v0x1794430_0, 8, 32;
    %jmp T_13.6;
T_13.2 ;
    %load/v 8, v0x1794510_0, 32;
    %load/v 40, v0x17945b0_0, 32;
    %add 8, 40, 32;
    %set/v v0x1794430_0, 8, 32;
    %jmp T_13.6;
T_13.3 ;
    %load/v 8, v0x1794510_0, 32;
    %load/v 40, v0x17945b0_0, 32;
    %sub 8, 40, 32;
    %set/v v0x1794430_0, 8, 32;
    %jmp T_13.6;
T_13.4 ;
    %load/v 8, v0x1794510_0, 32;
    %load/v 40, v0x17945b0_0, 32;
    %cmp/u 8, 40, 32;
    %mov 8, 5, 1;
    %jmp/0  T_13.7, 8;
    %movi 9, 1, 32;
    %jmp/1  T_13.9, 8;
T_13.7 ; End of true expr.
    %jmp/0  T_13.8, 8;
 ; End of false expr.
    %blend  9, 0, 32; Condition unknown.
    %jmp  T_13.9;
T_13.8 ;
    %mov 9, 0, 32; Return false value
T_13.9 ;
    %set/v v0x1794430_0, 9, 32;
    %jmp T_13.6;
T_13.6 ;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_0x176ead0;
T_14 ;
    %wait E_0x1775000;
    %load/v 8, v0x1793860_0, 1;
    %mov 9, 0, 2;
    %cmpi/u 8, 1, 3;
    %jmp/0xz  T_14.0, 4;
    %load/v 8, v0x1793720_0, 32;
    %set/v v0x17937c0_0, 8, 32;
    %jmp T_14.1;
T_14.0 ;
    %load/v 8, v0x1776c60_0, 32;
    %set/v v0x17937c0_0, 8, 32;
T_14.1 ;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_0x1770870;
T_15 ;
    %wait E_0x1796ca0;
    %ix/load 1, 26, 0;
    %mov 4, 0, 1;
    %jmp/1 T_15.0, 4;
    %load/x1p 8, v0x17975c0_0, 6;
    %jmp T_15.1;
T_15.0 ;
    %mov 8, 2, 6;
T_15.1 ;
; Save base=8 wid=6 in lookaside.
    %set/v v0x1797640_0, 8, 6;
    %ix/load 1, 21, 0;
    %mov 4, 0, 1;
    %jmp/1 T_15.2, 4;
    %load/x1p 8, v0x17975c0_0, 5;
    %jmp T_15.3;
T_15.2 ;
    %mov 8, 2, 5;
T_15.3 ;
; Save base=8 wid=5 in lookaside.
    %set/v v0x17978e0_0, 8, 5;
    %ix/load 1, 16, 0;
    %mov 4, 0, 1;
    %jmp/1 T_15.4, 4;
    %load/x1p 8, v0x17975c0_0, 5;
    %jmp T_15.5;
T_15.4 ;
    %mov 8, 2, 5;
T_15.5 ;
; Save base=8 wid=5 in lookaside.
    %set/v v0x1797a90_0, 8, 5;
    %ix/load 1, 11, 0;
    %mov 4, 0, 1;
    %jmp/1 T_15.6, 4;
    %load/x1p 8, v0x17975c0_0, 5;
    %jmp T_15.7;
T_15.6 ;
    %mov 8, 2, 5;
T_15.7 ;
; Save base=8 wid=5 in lookaside.
    %set/v v0x1797830_0, 8, 5;
    %load/v 8, v0x17975c0_0, 6; Only need 6 of 32 bits
; Save base=8 wid=6 in lookaside.
    %set/v v0x17974f0_0, 8, 6;
    %jmp T_15;
    .thread T_15;
    .scope S_0x1738420;
T_16 ;
    %delay 5, 0;
    %load/v 8, v0x1797b10_0, 1;
    %inv 8, 1;
    %set/v v0x1797b10_0, 8, 1;
    %jmp T_16;
    .thread T_16;
    .scope S_0x1738420;
T_17 ;
    %vpi_call 2 33 "$dumpfile", "cpu.vcd";
    %vpi_call 2 34 "$dumpvars", 1'sb0, S_0x1738420;
    %vpi_func 2 35 "$fopen", 8, 32, "CO_P2_Result.txt";
    %set/v v0x1797e90_0, 8, 32;
    %set/v v0x1797b10_0, 0, 1;
    %set/v v0x1797d10_0, 0, 1;
    %set/v v0x1797d90_0, 0, 32;
    %movi 8, 25, 32;
    %set/v v0x1797e10_0, 8, 32;
    %delay 10, 0;
    %set/v v0x1797d10_0, 1, 1;
    %delay 250, 0;
    %vpi_call 2 41 "$fclose", v0x1797e90_0;
    %vpi_call 2 41 "$stop";
    %end;
    .thread T_17;
    .scope S_0x1738420;
T_18 ;
    %wait E_0x1796ca0;
    %load/v 8, v0x1797d90_0, 32;
    %mov 40, 39, 1;
    %addi 8, 1, 33;
    %set/v v0x1797d90_0, 8, 32;
    %load/v 8, v0x1797d90_0, 32;
    %cmpi/u 8, 25, 32;
    %jmp/0xz  T_18.0, 4;
    %vpi_call 2 48 "$fdisplay", v0x1797e90_0, "r0=%d, r1=%d, r2=%d, r3=%d, r4=%d, r5=%d, r6=%d, r7=%d, r8=%d, r9=%d, r10=%d, r11=%d, r12=%d", &A<v0x1795cd0, 0>, &A<v0x1795cd0, 1>, &A<v0x1795cd0, 2>, &A<v0x1795cd0, 3>, &A<v0x1795cd0, 4>, &A<v0x1795cd0, 5>, &A<v0x1795cd0, 6>, &A<v0x1795cd0, 7>, &A<v0x1795cd0, 8>, &A<v0x1795cd0, 9>, &A<v0x1795cd0, 10>, &A<v0x1795cd0, 11>, &A<v0x1795cd0, 12>;
T_18.0 ;
    %jmp T_18;
    .thread T_18;
# The file index is used to find the file name in the following table.
:file_names 14;
    "N/A";
    "<interactive>";
    "Test_Bench.v";
    "Simple_Single_CPU.v";
    "ProgramCounter.v";
    "Adder.v";
    "Instr_Memory.v";
    "MUX_2to1.v";
    "Reg_File.v";
    "Decoder.v";
    "ALU_Ctrl.v";
    "Sign_Extend.v";
    "ALU.v";
    "Shift_Left_Two_32.v";
