#! /c/iverilog/bin/vvp
:ivl_version "0.9.5 " "(v0_9_5)";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0071C060 .scope module, "dff" "dff" 2 9;
 .timescale 0 0;
v0071F768_0 .net "clk", 0 0, C4<z>; 0 drivers
v0071F7C0_0 .net "d", 0 0, C4<z>; 0 drivers
v0071F818_0 .var "q", 0 0;
v0071DEA8_0 .var "qnot", 0 0;
E_00591F90 .event posedge, v0071F768_0;
S_0071BFD8 .scope module, "dff2" "dff2" 2 18;
 .timescale 0 0;
v0071DF00_0 .net "clear", 0 0, C4<z>; 0 drivers
v0071DF58_0 .net "clk", 0 0, C4<z>; 0 drivers
v005A8FB8_0 .net "d", 0 0, C4<z>; 0 drivers
v005A9010_0 .net "preset", 0 0, C4<z>; 0 drivers
v005A9068_0 .var "q", 0 0;
v005D4C10_0 .var "qnot", 0 0;
E_00591BD0 .event posedge, v005A9010_0, v0071DF00_0, v0071DF58_0;
S_0071BF50 .scope module, "jkff" "jkff" 2 95;
 .timescale 0 0;
v005D4C68_0 .net "clear", 0 0, C4<z>; 0 drivers
v005D4CC0_0 .net "clk", 0 0, C4<z>; 0 drivers
v005D4D18_0 .net "j", 0 0, C4<z>; 0 drivers
v005D4D70_0 .net "k", 0 0, C4<z>; 0 drivers
v005D4DC8_0 .net "preset", 0 0, C4<z>; 0 drivers
v005D4E20_0 .var "q", 0 0;
v005D4E78_0 .var "qnot", 0 0;
E_00591FB0 .event posedge, v005D4C68_0, v005D4DC8_0, v005D4CC0_0;
S_0071BEC8 .scope module, "principal" "principal" 3 28;
 .timescale 0 0;
v005D5CC0_0 .var "clear", 0 0;
v005D5D18_0 .net "pulse", 0 0, v005D5C68_0; 1 drivers
RS_005AA46C .resolv tri, L_005D65B0, L_005D6660, L_005D6710, L_005D67C0;
v005D5D70_0 .net8 "saida", 3 0, RS_005AA46C; 4 drivers
S_0071BB10 .scope module, "clk" "clock" 3 33, 4 7, S_0071BEC8;
 .timescale 0 0;
v005D5C68_0 .var "clk", 0 0;
S_0071BDB8 .scope module, "bc" "base8counter" 3 35, 3 9, S_0071BEC8;
 .timescale 0 0;
L_005A3560 .functor AND 1, L_005D5F80, L_005D5FD8, L_005D6030, L_005D6088;
L_005A3678 .functor OR 1, L_005A3560, v005D5CC0_0, C4<0>, C4<0>;
v005D5710_0 .net *"_s1", 0 0, L_005D5F80; 1 drivers
v005D5768_0 .net *"_s3", 0 0, L_005D5FD8; 1 drivers
v005D57C0_0 .net *"_s47", 0 0, L_005D6608; 1 drivers
v005D5818_0 .net *"_s5", 0 0, L_005D6030; 1 drivers
v005D5870_0 .net *"_s51", 0 0, L_005D66B8; 1 drivers
v005D58C8_0 .net *"_s55", 0 0, L_005D6768; 1 drivers
v005D5920_0 .net *"_s59", 0 0, L_005D6818; 1 drivers
v005D5978_0 .net *"_s7", 0 0, L_005D6088; 1 drivers
v005D59D0_0 .net "clear", 0 0, v005D5CC0_0; 1 drivers
v005D5A28_0 .alias "pulse", 0 0, v005D5D18_0;
RS_005AA43C .resolv tri, L_005D60E0, L_005D6190, L_005D62F0, L_005D6450;
v005D5A80_0 .net8 "q", 3 0, RS_005AA43C; 4 drivers
RS_005AA454 .resolv tri, L_005D6138, L_005D61E8, L_005D6348, L_005D64A8;
v005D5AD8_0 .net8 "qnot", 3 0, RS_005AA454; 4 drivers
v005D5B30_0 .alias "s", 3 0, v005D5D70_0;
v005D5B88_0 .net "w1", 0 0, L_005A3560; 1 drivers
v005D5C10_0 .net "w2", 0 0, L_005A3678; 1 drivers
L_005D5F80 .part RS_005AA43C, 0, 1;
L_005D5FD8 .part RS_005AA454, 1, 1;
L_005D6030 .part RS_005AA454, 2, 1;
L_005D6088 .part RS_005AA454, 3, 1;
L_005D60E0 .part/pv v005D5608_0, 3, 1, 4;
L_005D6138 .part/pv v005D5660_0, 3, 1, 4;
L_005D6190 .part/pv v005D53F8_0, 2, 1, 4;
L_005D61E8 .part/pv v005D5450_0, 2, 1, 4;
L_005D6240 .part RS_005AA454, 3, 1;
L_005D6298 .part RS_005AA454, 3, 1;
L_005D62F0 .part/pv v005D51E8_0, 1, 1, 4;
L_005D6348 .part/pv v005D5240_0, 1, 1, 4;
L_005D63A0 .part RS_005AA454, 2, 1;
L_005D63F8 .part RS_005AA454, 2, 1;
L_005D6450 .part/pv v005D4FD8_0, 0, 1, 4;
L_005D64A8 .part/pv v005D5030_0, 0, 1, 4;
L_005D6500 .part RS_005AA454, 1, 1;
L_005D6558 .part RS_005AA454, 1, 1;
L_005D65B0 .part/pv L_005D6608, 0, 1, 4;
L_005D6608 .part RS_005AA43C, 3, 1;
L_005D6660 .part/pv L_005D66B8, 1, 1, 4;
L_005D66B8 .part RS_005AA43C, 2, 1;
L_005D6710 .part/pv L_005D6768, 2, 1, 4;
L_005D6768 .part RS_005AA43C, 1, 1;
L_005D67C0 .part/pv L_005D6818, 3, 1, 4;
L_005D6818 .part RS_005AA43C, 0, 1;
S_0071BB98 .scope module, "t4" "tff" 3 17, 2 71, S_0071BDB8;
 .timescale 0 0;
v005D5500_0 .alias "clear", 0 0, v005D5C10_0;
v005D5558_0 .alias "clk", 0 0, v005D5D18_0;
v005D55B0_0 .net "preset", 0 0, C4<0>; 1 drivers
v005D5608_0 .var "q", 0 0;
v005D5660_0 .var "qnot", 0 0;
v005D56B8_0 .alias "t", 0 0, v005D5D18_0;
E_00591EB0 .event posedge, v005D4ED0_0, v005D55B0_0, v005D5558_0;
S_0071BC20 .scope module, "t3" "tff" 3 18, 2 71, S_0071BDB8;
 .timescale 0 0;
v005D52F0_0 .alias "clear", 0 0, v005D5C10_0;
v005D5348_0 .net "clk", 0 0, L_005D6298; 1 drivers
v005D53A0_0 .net "preset", 0 0, C4<0>; 1 drivers
v005D53F8_0 .var "q", 0 0;
v005D5450_0 .var "qnot", 0 0;
v005D54A8_0 .net "t", 0 0, L_005D6240; 1 drivers
E_00591ED0 .event posedge, v005D4ED0_0, v005D53A0_0, v005D5348_0;
S_0071BCA8 .scope module, "t2" "tff" 3 19, 2 71, S_0071BDB8;
 .timescale 0 0;
v005D50E0_0 .alias "clear", 0 0, v005D5C10_0;
v005D5138_0 .net "clk", 0 0, L_005D63F8; 1 drivers
v005D5190_0 .net "preset", 0 0, C4<0>; 1 drivers
v005D51E8_0 .var "q", 0 0;
v005D5240_0 .var "qnot", 0 0;
v005D5298_0 .net "t", 0 0, L_005D63A0; 1 drivers
E_00591F70 .event posedge, v005D4ED0_0, v005D5190_0, v005D5138_0;
S_0071BD30 .scope module, "t1" "tff" 3 20, 2 71, S_0071BDB8;
 .timescale 0 0;
v005D4ED0_0 .alias "clear", 0 0, v005D5C10_0;
v005D4F28_0 .net "clk", 0 0, L_005D6558; 1 drivers
v005D4F80_0 .net "preset", 0 0, C4<0>; 1 drivers
v005D4FD8_0 .var "q", 0 0;
v005D5030_0 .var "qnot", 0 0;
v005D5088_0 .net "t", 0 0, L_005D6500; 1 drivers
E_00591F10 .event posedge, v005D4ED0_0, v005D4F80_0, v005D4F28_0;
S_0071BE40 .scope module, "srff" "srff" 2 47;
 .timescale 0 0;
v005D5DC8_0 .net "clk", 0 0, C4<z>; 0 drivers
v005D5E20_0 .var "q", 0 0;
v005D5E78_0 .var "qnot", 0 0;
v005D5ED0_0 .net "r", 0 0, C4<z>; 0 drivers
v005D5F28_0 .net "s", 0 0, C4<z>; 0 drivers
E_00591C30 .event posedge, v005D5DC8_0;
    .scope S_0071C060;
T_0 ;
    %wait E_00591F90;
    %load/v 8, v0071F7C0_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0071F818_0, 0, 8;
    %load/v 8, v0071F7C0_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0071DEA8_0, 0, 8;
    %jmp T_0;
    .thread T_0;
    .scope S_0071BFD8;
T_1 ;
    %wait E_00591BD0;
    %load/v 8, v0071DF00_0, 1;
    %jmp/0xz  T_1.0, 8;
    %set/v v005A9068_0, 0, 1;
    %set/v v005D4C10_0, 1, 1;
    %jmp T_1.1;
T_1.0 ;
    %load/v 8, v005A9010_0, 1;
    %jmp/0xz  T_1.2, 8;
    %set/v v005A9068_0, 1, 1;
    %set/v v005D4C10_0, 0, 1;
    %jmp T_1.3;
T_1.2 ;
    %load/v 8, v005A8FB8_0, 1;
    %jmp/0xz  T_1.4, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v005A9068_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005D4C10_0, 0, 0;
    %jmp T_1.5;
T_1.4 ;
    %ix/load 0, 1, 0;
    %assign/v0 v005A9068_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v005D4C10_0, 0, 1;
T_1.5 ;
T_1.3 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0071BF50;
T_2 ;
    %wait E_00591FB0;
    %load/v 8, v005D4C68_0, 1;
    %jmp/0xz  T_2.0, 8;
    %set/v v005D4E20_0, 0, 1;
    %set/v v005D4E78_0, 1, 1;
    %jmp T_2.1;
T_2.0 ;
    %load/v 8, v005D4DC8_0, 1;
    %jmp/0xz  T_2.2, 8;
    %set/v v005D4E20_0, 1, 1;
    %set/v v005D4E78_0, 0, 1;
    %jmp T_2.3;
T_2.2 ;
    %load/v 8, v005D4D18_0, 1;
    %load/v 9, v005D4D70_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_2.4, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v005D4E20_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005D4E78_0, 0, 0;
    %jmp T_2.5;
T_2.4 ;
    %load/v 8, v005D4D18_0, 1;
    %inv 8, 1;
    %load/v 9, v005D4D70_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_2.6, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v005D4E20_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v005D4E78_0, 0, 1;
    %jmp T_2.7;
T_2.6 ;
    %load/v 8, v005D4D18_0, 1;
    %load/v 9, v005D4D70_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_2.8, 8;
    %load/v 8, v005D4E20_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005D4E20_0, 0, 8;
    %load/v 8, v005D4E78_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005D4E78_0, 0, 8;
T_2.8 ;
T_2.7 ;
T_2.5 ;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0071BB10;
T_3 ;
    %set/v v005D5C68_0, 0, 1;
    %end;
    .thread T_3;
    .scope S_0071BB10;
T_4 ;
    %delay 5, 0;
    %load/v 8, v005D5C68_0, 1;
    %inv 8, 1;
    %set/v v005D5C68_0, 8, 1;
    %jmp T_4;
    .thread T_4;
    .scope S_0071BB98;
T_5 ;
    %wait E_00591EB0;
    %load/v 8, v005D5500_0, 1;
    %jmp/0xz  T_5.0, 8;
    %set/v v005D5608_0, 0, 1;
    %set/v v005D5660_0, 1, 1;
    %jmp T_5.1;
T_5.0 ;
    %load/v 8, v005D55B0_0, 1;
    %jmp/0xz  T_5.2, 8;
    %set/v v005D5608_0, 1, 1;
    %set/v v005D5660_0, 0, 1;
    %jmp T_5.3;
T_5.2 ;
    %load/v 8, v005D56B8_0, 1;
    %jmp/0xz  T_5.4, 8;
    %load/v 8, v005D5608_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005D5608_0, 0, 8;
    %load/v 8, v005D5660_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005D5660_0, 0, 8;
T_5.4 ;
T_5.3 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0071BC20;
T_6 ;
    %wait E_00591ED0;
    %load/v 8, v005D52F0_0, 1;
    %jmp/0xz  T_6.0, 8;
    %set/v v005D53F8_0, 0, 1;
    %set/v v005D5450_0, 1, 1;
    %jmp T_6.1;
T_6.0 ;
    %load/v 8, v005D53A0_0, 1;
    %jmp/0xz  T_6.2, 8;
    %set/v v005D53F8_0, 1, 1;
    %set/v v005D5450_0, 0, 1;
    %jmp T_6.3;
T_6.2 ;
    %load/v 8, v005D54A8_0, 1;
    %jmp/0xz  T_6.4, 8;
    %load/v 8, v005D53F8_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005D53F8_0, 0, 8;
    %load/v 8, v005D5450_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005D5450_0, 0, 8;
T_6.4 ;
T_6.3 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0071BCA8;
T_7 ;
    %wait E_00591F70;
    %load/v 8, v005D50E0_0, 1;
    %jmp/0xz  T_7.0, 8;
    %set/v v005D51E8_0, 0, 1;
    %set/v v005D5240_0, 1, 1;
    %jmp T_7.1;
T_7.0 ;
    %load/v 8, v005D5190_0, 1;
    %jmp/0xz  T_7.2, 8;
    %set/v v005D51E8_0, 1, 1;
    %set/v v005D5240_0, 0, 1;
    %jmp T_7.3;
T_7.2 ;
    %load/v 8, v005D5298_0, 1;
    %jmp/0xz  T_7.4, 8;
    %load/v 8, v005D51E8_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005D51E8_0, 0, 8;
    %load/v 8, v005D5240_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005D5240_0, 0, 8;
T_7.4 ;
T_7.3 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0071BD30;
T_8 ;
    %wait E_00591F10;
    %load/v 8, v005D4ED0_0, 1;
    %jmp/0xz  T_8.0, 8;
    %set/v v005D4FD8_0, 0, 1;
    %set/v v005D5030_0, 1, 1;
    %jmp T_8.1;
T_8.0 ;
    %load/v 8, v005D4F80_0, 1;
    %jmp/0xz  T_8.2, 8;
    %set/v v005D4FD8_0, 1, 1;
    %set/v v005D5030_0, 0, 1;
    %jmp T_8.3;
T_8.2 ;
    %load/v 8, v005D5088_0, 1;
    %jmp/0xz  T_8.4, 8;
    %load/v 8, v005D4FD8_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005D4FD8_0, 0, 8;
    %load/v 8, v005D5030_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005D5030_0, 0, 8;
T_8.4 ;
T_8.3 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0071BEC8;
T_9 ;
    %set/v v005D5CC0_0, 0, 1;
    %vpi_call 3 39 "$display", "bin \011- \011decimal";
    %vpi_call 3 40 "$monitor", "%4b \011- \011%d", v005D5D70_0, v005D5D70_0;
    %delay 1, 0;
    %set/v v005D5CC0_0, 1, 1;
    %delay 1, 0;
    %set/v v005D5CC0_0, 0, 1;
    %delay 318, 0;
    %vpi_call 3 43 "$finish";
    %end;
    .thread T_9;
    .scope S_0071BE40;
T_10 ;
    %wait E_00591C30;
    %load/v 8, v005D5F28_0, 1;
    %load/v 9, v005D5ED0_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_10.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v005D5E20_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005D5E78_0, 0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/v 8, v005D5F28_0, 1;
    %inv 8, 1;
    %load/v 9, v005D5ED0_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_10.2, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v005D5E20_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v005D5E78_0, 0, 1;
    %jmp T_10.3;
T_10.2 ;
    %load/v 8, v005D5F28_0, 1;
    %load/v 9, v005D5ED0_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_10.4, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v005D5E20_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v005D5E78_0, 0, 0;
T_10.4 ;
T_10.3 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "./flipflops.v";
    "C:\Users\Oswaldo\Documents\Ciência da Computação - LABORATÓRIO\382175\AQR1\Guia 09\Exercicio0095.v";
    "./clock.v";
