
ToteNummer.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000184  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000c380  08000188  08000188  00001188  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000004f8  0800c508  0800c508  0000d508  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800ca00  0800ca00  0000e238  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800ca00  0800ca00  0000da00  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800ca08  0800ca08  0000e238  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800ca08  0800ca08  0000da08  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800ca0c  0800ca0c  0000da0c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000238  20000000  0800ca10  0000e000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000015ac  20000238  0800cc48  0000e238  2**3
                  ALLOC
 10 ._user_heap_stack 00000604  200017e4  0800cc48  0000e7e4  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0000e238  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001b3f5  00000000  00000000  0000e261  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00004cc2  00000000  00000000  00029656  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000017e0  00000000  00000000  0002e318  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00001231  00000000  00000000  0002faf8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002457a  00000000  00000000  00030d29  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001f2d5  00000000  00000000  000552a3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000c5c46  00000000  00000000  00074578  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0013a1be  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00006cc8  00000000  00000000  0013a204  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000006d  00000000  00000000  00140ecc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	@ (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	@ (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	@ (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	20000238 	.word	0x20000238
 80001a4:	00000000 	.word	0x00000000
 80001a8:	0800c4f0 	.word	0x0800c4f0

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	@ (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	@ (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	@ (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	2000023c 	.word	0x2000023c
 80001c4:	0800c4f0 	.word	0x0800c4f0

080001c8 <strcmp>:
 80001c8:	f810 2b01 	ldrb.w	r2, [r0], #1
 80001cc:	f811 3b01 	ldrb.w	r3, [r1], #1
 80001d0:	2a01      	cmp	r2, #1
 80001d2:	bf28      	it	cs
 80001d4:	429a      	cmpcs	r2, r3
 80001d6:	d0f7      	beq.n	80001c8 <strcmp>
 80001d8:	1ad0      	subs	r0, r2, r3
 80001da:	4770      	bx	lr

080001dc <__aeabi_drsub>:
 80001dc:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80001e0:	e002      	b.n	80001e8 <__adddf3>
 80001e2:	bf00      	nop

080001e4 <__aeabi_dsub>:
 80001e4:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080001e8 <__adddf3>:
 80001e8:	b530      	push	{r4, r5, lr}
 80001ea:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80001ee:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80001f2:	ea94 0f05 	teq	r4, r5
 80001f6:	bf08      	it	eq
 80001f8:	ea90 0f02 	teqeq	r0, r2
 80001fc:	bf1f      	itttt	ne
 80001fe:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000202:	ea55 0c02 	orrsne.w	ip, r5, r2
 8000206:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800020a:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800020e:	f000 80e2 	beq.w	80003d6 <__adddf3+0x1ee>
 8000212:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000216:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800021a:	bfb8      	it	lt
 800021c:	426d      	neglt	r5, r5
 800021e:	dd0c      	ble.n	800023a <__adddf3+0x52>
 8000220:	442c      	add	r4, r5
 8000222:	ea80 0202 	eor.w	r2, r0, r2
 8000226:	ea81 0303 	eor.w	r3, r1, r3
 800022a:	ea82 0000 	eor.w	r0, r2, r0
 800022e:	ea83 0101 	eor.w	r1, r3, r1
 8000232:	ea80 0202 	eor.w	r2, r0, r2
 8000236:	ea81 0303 	eor.w	r3, r1, r3
 800023a:	2d36      	cmp	r5, #54	@ 0x36
 800023c:	bf88      	it	hi
 800023e:	bd30      	pophi	{r4, r5, pc}
 8000240:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000244:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000248:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 800024c:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000250:	d002      	beq.n	8000258 <__adddf3+0x70>
 8000252:	4240      	negs	r0, r0
 8000254:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000258:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 800025c:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000260:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000264:	d002      	beq.n	800026c <__adddf3+0x84>
 8000266:	4252      	negs	r2, r2
 8000268:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 800026c:	ea94 0f05 	teq	r4, r5
 8000270:	f000 80a7 	beq.w	80003c2 <__adddf3+0x1da>
 8000274:	f1a4 0401 	sub.w	r4, r4, #1
 8000278:	f1d5 0e20 	rsbs	lr, r5, #32
 800027c:	db0d      	blt.n	800029a <__adddf3+0xb2>
 800027e:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000282:	fa22 f205 	lsr.w	r2, r2, r5
 8000286:	1880      	adds	r0, r0, r2
 8000288:	f141 0100 	adc.w	r1, r1, #0
 800028c:	fa03 f20e 	lsl.w	r2, r3, lr
 8000290:	1880      	adds	r0, r0, r2
 8000292:	fa43 f305 	asr.w	r3, r3, r5
 8000296:	4159      	adcs	r1, r3
 8000298:	e00e      	b.n	80002b8 <__adddf3+0xd0>
 800029a:	f1a5 0520 	sub.w	r5, r5, #32
 800029e:	f10e 0e20 	add.w	lr, lr, #32
 80002a2:	2a01      	cmp	r2, #1
 80002a4:	fa03 fc0e 	lsl.w	ip, r3, lr
 80002a8:	bf28      	it	cs
 80002aa:	f04c 0c02 	orrcs.w	ip, ip, #2
 80002ae:	fa43 f305 	asr.w	r3, r3, r5
 80002b2:	18c0      	adds	r0, r0, r3
 80002b4:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80002b8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80002bc:	d507      	bpl.n	80002ce <__adddf3+0xe6>
 80002be:	f04f 0e00 	mov.w	lr, #0
 80002c2:	f1dc 0c00 	rsbs	ip, ip, #0
 80002c6:	eb7e 0000 	sbcs.w	r0, lr, r0
 80002ca:	eb6e 0101 	sbc.w	r1, lr, r1
 80002ce:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80002d2:	d31b      	bcc.n	800030c <__adddf3+0x124>
 80002d4:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80002d8:	d30c      	bcc.n	80002f4 <__adddf3+0x10c>
 80002da:	0849      	lsrs	r1, r1, #1
 80002dc:	ea5f 0030 	movs.w	r0, r0, rrx
 80002e0:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80002e4:	f104 0401 	add.w	r4, r4, #1
 80002e8:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80002ec:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80002f0:	f080 809a 	bcs.w	8000428 <__adddf3+0x240>
 80002f4:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80002f8:	bf08      	it	eq
 80002fa:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80002fe:	f150 0000 	adcs.w	r0, r0, #0
 8000302:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000306:	ea41 0105 	orr.w	r1, r1, r5
 800030a:	bd30      	pop	{r4, r5, pc}
 800030c:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000310:	4140      	adcs	r0, r0
 8000312:	eb41 0101 	adc.w	r1, r1, r1
 8000316:	3c01      	subs	r4, #1
 8000318:	bf28      	it	cs
 800031a:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 800031e:	d2e9      	bcs.n	80002f4 <__adddf3+0x10c>
 8000320:	f091 0f00 	teq	r1, #0
 8000324:	bf04      	itt	eq
 8000326:	4601      	moveq	r1, r0
 8000328:	2000      	moveq	r0, #0
 800032a:	fab1 f381 	clz	r3, r1
 800032e:	bf08      	it	eq
 8000330:	3320      	addeq	r3, #32
 8000332:	f1a3 030b 	sub.w	r3, r3, #11
 8000336:	f1b3 0220 	subs.w	r2, r3, #32
 800033a:	da0c      	bge.n	8000356 <__adddf3+0x16e>
 800033c:	320c      	adds	r2, #12
 800033e:	dd08      	ble.n	8000352 <__adddf3+0x16a>
 8000340:	f102 0c14 	add.w	ip, r2, #20
 8000344:	f1c2 020c 	rsb	r2, r2, #12
 8000348:	fa01 f00c 	lsl.w	r0, r1, ip
 800034c:	fa21 f102 	lsr.w	r1, r1, r2
 8000350:	e00c      	b.n	800036c <__adddf3+0x184>
 8000352:	f102 0214 	add.w	r2, r2, #20
 8000356:	bfd8      	it	le
 8000358:	f1c2 0c20 	rsble	ip, r2, #32
 800035c:	fa01 f102 	lsl.w	r1, r1, r2
 8000360:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000364:	bfdc      	itt	le
 8000366:	ea41 010c 	orrle.w	r1, r1, ip
 800036a:	4090      	lslle	r0, r2
 800036c:	1ae4      	subs	r4, r4, r3
 800036e:	bfa2      	ittt	ge
 8000370:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000374:	4329      	orrge	r1, r5
 8000376:	bd30      	popge	{r4, r5, pc}
 8000378:	ea6f 0404 	mvn.w	r4, r4
 800037c:	3c1f      	subs	r4, #31
 800037e:	da1c      	bge.n	80003ba <__adddf3+0x1d2>
 8000380:	340c      	adds	r4, #12
 8000382:	dc0e      	bgt.n	80003a2 <__adddf3+0x1ba>
 8000384:	f104 0414 	add.w	r4, r4, #20
 8000388:	f1c4 0220 	rsb	r2, r4, #32
 800038c:	fa20 f004 	lsr.w	r0, r0, r4
 8000390:	fa01 f302 	lsl.w	r3, r1, r2
 8000394:	ea40 0003 	orr.w	r0, r0, r3
 8000398:	fa21 f304 	lsr.w	r3, r1, r4
 800039c:	ea45 0103 	orr.w	r1, r5, r3
 80003a0:	bd30      	pop	{r4, r5, pc}
 80003a2:	f1c4 040c 	rsb	r4, r4, #12
 80003a6:	f1c4 0220 	rsb	r2, r4, #32
 80003aa:	fa20 f002 	lsr.w	r0, r0, r2
 80003ae:	fa01 f304 	lsl.w	r3, r1, r4
 80003b2:	ea40 0003 	orr.w	r0, r0, r3
 80003b6:	4629      	mov	r1, r5
 80003b8:	bd30      	pop	{r4, r5, pc}
 80003ba:	fa21 f004 	lsr.w	r0, r1, r4
 80003be:	4629      	mov	r1, r5
 80003c0:	bd30      	pop	{r4, r5, pc}
 80003c2:	f094 0f00 	teq	r4, #0
 80003c6:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80003ca:	bf06      	itte	eq
 80003cc:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80003d0:	3401      	addeq	r4, #1
 80003d2:	3d01      	subne	r5, #1
 80003d4:	e74e      	b.n	8000274 <__adddf3+0x8c>
 80003d6:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003da:	bf18      	it	ne
 80003dc:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80003e0:	d029      	beq.n	8000436 <__adddf3+0x24e>
 80003e2:	ea94 0f05 	teq	r4, r5
 80003e6:	bf08      	it	eq
 80003e8:	ea90 0f02 	teqeq	r0, r2
 80003ec:	d005      	beq.n	80003fa <__adddf3+0x212>
 80003ee:	ea54 0c00 	orrs.w	ip, r4, r0
 80003f2:	bf04      	itt	eq
 80003f4:	4619      	moveq	r1, r3
 80003f6:	4610      	moveq	r0, r2
 80003f8:	bd30      	pop	{r4, r5, pc}
 80003fa:	ea91 0f03 	teq	r1, r3
 80003fe:	bf1e      	ittt	ne
 8000400:	2100      	movne	r1, #0
 8000402:	2000      	movne	r0, #0
 8000404:	bd30      	popne	{r4, r5, pc}
 8000406:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800040a:	d105      	bne.n	8000418 <__adddf3+0x230>
 800040c:	0040      	lsls	r0, r0, #1
 800040e:	4149      	adcs	r1, r1
 8000410:	bf28      	it	cs
 8000412:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 8000416:	bd30      	pop	{r4, r5, pc}
 8000418:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 800041c:	bf3c      	itt	cc
 800041e:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 8000422:	bd30      	popcc	{r4, r5, pc}
 8000424:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000428:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 800042c:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000430:	f04f 0000 	mov.w	r0, #0
 8000434:	bd30      	pop	{r4, r5, pc}
 8000436:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800043a:	bf1a      	itte	ne
 800043c:	4619      	movne	r1, r3
 800043e:	4610      	movne	r0, r2
 8000440:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000444:	bf1c      	itt	ne
 8000446:	460b      	movne	r3, r1
 8000448:	4602      	movne	r2, r0
 800044a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800044e:	bf06      	itte	eq
 8000450:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000454:	ea91 0f03 	teqeq	r1, r3
 8000458:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	bf00      	nop

08000460 <__aeabi_ui2d>:
 8000460:	f090 0f00 	teq	r0, #0
 8000464:	bf04      	itt	eq
 8000466:	2100      	moveq	r1, #0
 8000468:	4770      	bxeq	lr
 800046a:	b530      	push	{r4, r5, lr}
 800046c:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000470:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000474:	f04f 0500 	mov.w	r5, #0
 8000478:	f04f 0100 	mov.w	r1, #0
 800047c:	e750      	b.n	8000320 <__adddf3+0x138>
 800047e:	bf00      	nop

08000480 <__aeabi_i2d>:
 8000480:	f090 0f00 	teq	r0, #0
 8000484:	bf04      	itt	eq
 8000486:	2100      	moveq	r1, #0
 8000488:	4770      	bxeq	lr
 800048a:	b530      	push	{r4, r5, lr}
 800048c:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000490:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000494:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 8000498:	bf48      	it	mi
 800049a:	4240      	negmi	r0, r0
 800049c:	f04f 0100 	mov.w	r1, #0
 80004a0:	e73e      	b.n	8000320 <__adddf3+0x138>
 80004a2:	bf00      	nop

080004a4 <__aeabi_f2d>:
 80004a4:	0042      	lsls	r2, r0, #1
 80004a6:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80004aa:	ea4f 0131 	mov.w	r1, r1, rrx
 80004ae:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80004b2:	bf1f      	itttt	ne
 80004b4:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 80004b8:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80004bc:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80004c0:	4770      	bxne	lr
 80004c2:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80004c6:	bf08      	it	eq
 80004c8:	4770      	bxeq	lr
 80004ca:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80004ce:	bf04      	itt	eq
 80004d0:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80004d4:	4770      	bxeq	lr
 80004d6:	b530      	push	{r4, r5, lr}
 80004d8:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80004dc:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004e0:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80004e4:	e71c      	b.n	8000320 <__adddf3+0x138>
 80004e6:	bf00      	nop

080004e8 <__aeabi_ul2d>:
 80004e8:	ea50 0201 	orrs.w	r2, r0, r1
 80004ec:	bf08      	it	eq
 80004ee:	4770      	bxeq	lr
 80004f0:	b530      	push	{r4, r5, lr}
 80004f2:	f04f 0500 	mov.w	r5, #0
 80004f6:	e00a      	b.n	800050e <__aeabi_l2d+0x16>

080004f8 <__aeabi_l2d>:
 80004f8:	ea50 0201 	orrs.w	r2, r0, r1
 80004fc:	bf08      	it	eq
 80004fe:	4770      	bxeq	lr
 8000500:	b530      	push	{r4, r5, lr}
 8000502:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 8000506:	d502      	bpl.n	800050e <__aeabi_l2d+0x16>
 8000508:	4240      	negs	r0, r0
 800050a:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800050e:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000512:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000516:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800051a:	f43f aed8 	beq.w	80002ce <__adddf3+0xe6>
 800051e:	f04f 0203 	mov.w	r2, #3
 8000522:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000526:	bf18      	it	ne
 8000528:	3203      	addne	r2, #3
 800052a:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800052e:	bf18      	it	ne
 8000530:	3203      	addne	r2, #3
 8000532:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000536:	f1c2 0320 	rsb	r3, r2, #32
 800053a:	fa00 fc03 	lsl.w	ip, r0, r3
 800053e:	fa20 f002 	lsr.w	r0, r0, r2
 8000542:	fa01 fe03 	lsl.w	lr, r1, r3
 8000546:	ea40 000e 	orr.w	r0, r0, lr
 800054a:	fa21 f102 	lsr.w	r1, r1, r2
 800054e:	4414      	add	r4, r2
 8000550:	e6bd      	b.n	80002ce <__adddf3+0xe6>
 8000552:	bf00      	nop

08000554 <__aeabi_dmul>:
 8000554:	b570      	push	{r4, r5, r6, lr}
 8000556:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800055a:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 800055e:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000562:	bf1d      	ittte	ne
 8000564:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000568:	ea94 0f0c 	teqne	r4, ip
 800056c:	ea95 0f0c 	teqne	r5, ip
 8000570:	f000 f8de 	bleq	8000730 <__aeabi_dmul+0x1dc>
 8000574:	442c      	add	r4, r5
 8000576:	ea81 0603 	eor.w	r6, r1, r3
 800057a:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 800057e:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000582:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 8000586:	bf18      	it	ne
 8000588:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 800058c:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000590:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000594:	d038      	beq.n	8000608 <__aeabi_dmul+0xb4>
 8000596:	fba0 ce02 	umull	ip, lr, r0, r2
 800059a:	f04f 0500 	mov.w	r5, #0
 800059e:	fbe1 e502 	umlal	lr, r5, r1, r2
 80005a2:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 80005a6:	fbe0 e503 	umlal	lr, r5, r0, r3
 80005aa:	f04f 0600 	mov.w	r6, #0
 80005ae:	fbe1 5603 	umlal	r5, r6, r1, r3
 80005b2:	f09c 0f00 	teq	ip, #0
 80005b6:	bf18      	it	ne
 80005b8:	f04e 0e01 	orrne.w	lr, lr, #1
 80005bc:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80005c0:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 80005c4:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 80005c8:	d204      	bcs.n	80005d4 <__aeabi_dmul+0x80>
 80005ca:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80005ce:	416d      	adcs	r5, r5
 80005d0:	eb46 0606 	adc.w	r6, r6, r6
 80005d4:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80005d8:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80005dc:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80005e0:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80005e4:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80005e8:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80005ec:	bf88      	it	hi
 80005ee:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80005f2:	d81e      	bhi.n	8000632 <__aeabi_dmul+0xde>
 80005f4:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80005f8:	bf08      	it	eq
 80005fa:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80005fe:	f150 0000 	adcs.w	r0, r0, #0
 8000602:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000606:	bd70      	pop	{r4, r5, r6, pc}
 8000608:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 800060c:	ea46 0101 	orr.w	r1, r6, r1
 8000610:	ea40 0002 	orr.w	r0, r0, r2
 8000614:	ea81 0103 	eor.w	r1, r1, r3
 8000618:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 800061c:	bfc2      	ittt	gt
 800061e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000622:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000626:	bd70      	popgt	{r4, r5, r6, pc}
 8000628:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 800062c:	f04f 0e00 	mov.w	lr, #0
 8000630:	3c01      	subs	r4, #1
 8000632:	f300 80ab 	bgt.w	800078c <__aeabi_dmul+0x238>
 8000636:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 800063a:	bfde      	ittt	le
 800063c:	2000      	movle	r0, #0
 800063e:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000642:	bd70      	pople	{r4, r5, r6, pc}
 8000644:	f1c4 0400 	rsb	r4, r4, #0
 8000648:	3c20      	subs	r4, #32
 800064a:	da35      	bge.n	80006b8 <__aeabi_dmul+0x164>
 800064c:	340c      	adds	r4, #12
 800064e:	dc1b      	bgt.n	8000688 <__aeabi_dmul+0x134>
 8000650:	f104 0414 	add.w	r4, r4, #20
 8000654:	f1c4 0520 	rsb	r5, r4, #32
 8000658:	fa00 f305 	lsl.w	r3, r0, r5
 800065c:	fa20 f004 	lsr.w	r0, r0, r4
 8000660:	fa01 f205 	lsl.w	r2, r1, r5
 8000664:	ea40 0002 	orr.w	r0, r0, r2
 8000668:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 800066c:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000670:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000674:	fa21 f604 	lsr.w	r6, r1, r4
 8000678:	eb42 0106 	adc.w	r1, r2, r6
 800067c:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000680:	bf08      	it	eq
 8000682:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000686:	bd70      	pop	{r4, r5, r6, pc}
 8000688:	f1c4 040c 	rsb	r4, r4, #12
 800068c:	f1c4 0520 	rsb	r5, r4, #32
 8000690:	fa00 f304 	lsl.w	r3, r0, r4
 8000694:	fa20 f005 	lsr.w	r0, r0, r5
 8000698:	fa01 f204 	lsl.w	r2, r1, r4
 800069c:	ea40 0002 	orr.w	r0, r0, r2
 80006a0:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80006a4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006a8:	f141 0100 	adc.w	r1, r1, #0
 80006ac:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006b0:	bf08      	it	eq
 80006b2:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006b6:	bd70      	pop	{r4, r5, r6, pc}
 80006b8:	f1c4 0520 	rsb	r5, r4, #32
 80006bc:	fa00 f205 	lsl.w	r2, r0, r5
 80006c0:	ea4e 0e02 	orr.w	lr, lr, r2
 80006c4:	fa20 f304 	lsr.w	r3, r0, r4
 80006c8:	fa01 f205 	lsl.w	r2, r1, r5
 80006cc:	ea43 0302 	orr.w	r3, r3, r2
 80006d0:	fa21 f004 	lsr.w	r0, r1, r4
 80006d4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80006d8:	fa21 f204 	lsr.w	r2, r1, r4
 80006dc:	ea20 0002 	bic.w	r0, r0, r2
 80006e0:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80006e4:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006e8:	bf08      	it	eq
 80006ea:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006ee:	bd70      	pop	{r4, r5, r6, pc}
 80006f0:	f094 0f00 	teq	r4, #0
 80006f4:	d10f      	bne.n	8000716 <__aeabi_dmul+0x1c2>
 80006f6:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80006fa:	0040      	lsls	r0, r0, #1
 80006fc:	eb41 0101 	adc.w	r1, r1, r1
 8000700:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000704:	bf08      	it	eq
 8000706:	3c01      	subeq	r4, #1
 8000708:	d0f7      	beq.n	80006fa <__aeabi_dmul+0x1a6>
 800070a:	ea41 0106 	orr.w	r1, r1, r6
 800070e:	f095 0f00 	teq	r5, #0
 8000712:	bf18      	it	ne
 8000714:	4770      	bxne	lr
 8000716:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 800071a:	0052      	lsls	r2, r2, #1
 800071c:	eb43 0303 	adc.w	r3, r3, r3
 8000720:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000724:	bf08      	it	eq
 8000726:	3d01      	subeq	r5, #1
 8000728:	d0f7      	beq.n	800071a <__aeabi_dmul+0x1c6>
 800072a:	ea43 0306 	orr.w	r3, r3, r6
 800072e:	4770      	bx	lr
 8000730:	ea94 0f0c 	teq	r4, ip
 8000734:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000738:	bf18      	it	ne
 800073a:	ea95 0f0c 	teqne	r5, ip
 800073e:	d00c      	beq.n	800075a <__aeabi_dmul+0x206>
 8000740:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000744:	bf18      	it	ne
 8000746:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800074a:	d1d1      	bne.n	80006f0 <__aeabi_dmul+0x19c>
 800074c:	ea81 0103 	eor.w	r1, r1, r3
 8000750:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000754:	f04f 0000 	mov.w	r0, #0
 8000758:	bd70      	pop	{r4, r5, r6, pc}
 800075a:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800075e:	bf06      	itte	eq
 8000760:	4610      	moveq	r0, r2
 8000762:	4619      	moveq	r1, r3
 8000764:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000768:	d019      	beq.n	800079e <__aeabi_dmul+0x24a>
 800076a:	ea94 0f0c 	teq	r4, ip
 800076e:	d102      	bne.n	8000776 <__aeabi_dmul+0x222>
 8000770:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000774:	d113      	bne.n	800079e <__aeabi_dmul+0x24a>
 8000776:	ea95 0f0c 	teq	r5, ip
 800077a:	d105      	bne.n	8000788 <__aeabi_dmul+0x234>
 800077c:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000780:	bf1c      	itt	ne
 8000782:	4610      	movne	r0, r2
 8000784:	4619      	movne	r1, r3
 8000786:	d10a      	bne.n	800079e <__aeabi_dmul+0x24a>
 8000788:	ea81 0103 	eor.w	r1, r1, r3
 800078c:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000790:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000794:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000798:	f04f 0000 	mov.w	r0, #0
 800079c:	bd70      	pop	{r4, r5, r6, pc}
 800079e:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 80007a2:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 80007a6:	bd70      	pop	{r4, r5, r6, pc}

080007a8 <__aeabi_ddiv>:
 80007a8:	b570      	push	{r4, r5, r6, lr}
 80007aa:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80007ae:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80007b2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80007b6:	bf1d      	ittte	ne
 80007b8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80007bc:	ea94 0f0c 	teqne	r4, ip
 80007c0:	ea95 0f0c 	teqne	r5, ip
 80007c4:	f000 f8a7 	bleq	8000916 <__aeabi_ddiv+0x16e>
 80007c8:	eba4 0405 	sub.w	r4, r4, r5
 80007cc:	ea81 0e03 	eor.w	lr, r1, r3
 80007d0:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80007d4:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80007d8:	f000 8088 	beq.w	80008ec <__aeabi_ddiv+0x144>
 80007dc:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80007e0:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80007e4:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80007e8:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80007ec:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80007f0:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80007f4:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80007f8:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80007fc:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 8000800:	429d      	cmp	r5, r3
 8000802:	bf08      	it	eq
 8000804:	4296      	cmpeq	r6, r2
 8000806:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 800080a:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 800080e:	d202      	bcs.n	8000816 <__aeabi_ddiv+0x6e>
 8000810:	085b      	lsrs	r3, r3, #1
 8000812:	ea4f 0232 	mov.w	r2, r2, rrx
 8000816:	1ab6      	subs	r6, r6, r2
 8000818:	eb65 0503 	sbc.w	r5, r5, r3
 800081c:	085b      	lsrs	r3, r3, #1
 800081e:	ea4f 0232 	mov.w	r2, r2, rrx
 8000822:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 8000826:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 800082a:	ebb6 0e02 	subs.w	lr, r6, r2
 800082e:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000832:	bf22      	ittt	cs
 8000834:	1ab6      	subcs	r6, r6, r2
 8000836:	4675      	movcs	r5, lr
 8000838:	ea40 000c 	orrcs.w	r0, r0, ip
 800083c:	085b      	lsrs	r3, r3, #1
 800083e:	ea4f 0232 	mov.w	r2, r2, rrx
 8000842:	ebb6 0e02 	subs.w	lr, r6, r2
 8000846:	eb75 0e03 	sbcs.w	lr, r5, r3
 800084a:	bf22      	ittt	cs
 800084c:	1ab6      	subcs	r6, r6, r2
 800084e:	4675      	movcs	r5, lr
 8000850:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000854:	085b      	lsrs	r3, r3, #1
 8000856:	ea4f 0232 	mov.w	r2, r2, rrx
 800085a:	ebb6 0e02 	subs.w	lr, r6, r2
 800085e:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000862:	bf22      	ittt	cs
 8000864:	1ab6      	subcs	r6, r6, r2
 8000866:	4675      	movcs	r5, lr
 8000868:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 800086c:	085b      	lsrs	r3, r3, #1
 800086e:	ea4f 0232 	mov.w	r2, r2, rrx
 8000872:	ebb6 0e02 	subs.w	lr, r6, r2
 8000876:	eb75 0e03 	sbcs.w	lr, r5, r3
 800087a:	bf22      	ittt	cs
 800087c:	1ab6      	subcs	r6, r6, r2
 800087e:	4675      	movcs	r5, lr
 8000880:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000884:	ea55 0e06 	orrs.w	lr, r5, r6
 8000888:	d018      	beq.n	80008bc <__aeabi_ddiv+0x114>
 800088a:	ea4f 1505 	mov.w	r5, r5, lsl #4
 800088e:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000892:	ea4f 1606 	mov.w	r6, r6, lsl #4
 8000896:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800089a:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 800089e:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 80008a2:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 80008a6:	d1c0      	bne.n	800082a <__aeabi_ddiv+0x82>
 80008a8:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80008ac:	d10b      	bne.n	80008c6 <__aeabi_ddiv+0x11e>
 80008ae:	ea41 0100 	orr.w	r1, r1, r0
 80008b2:	f04f 0000 	mov.w	r0, #0
 80008b6:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 80008ba:	e7b6      	b.n	800082a <__aeabi_ddiv+0x82>
 80008bc:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80008c0:	bf04      	itt	eq
 80008c2:	4301      	orreq	r1, r0
 80008c4:	2000      	moveq	r0, #0
 80008c6:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80008ca:	bf88      	it	hi
 80008cc:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80008d0:	f63f aeaf 	bhi.w	8000632 <__aeabi_dmul+0xde>
 80008d4:	ebb5 0c03 	subs.w	ip, r5, r3
 80008d8:	bf04      	itt	eq
 80008da:	ebb6 0c02 	subseq.w	ip, r6, r2
 80008de:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80008e2:	f150 0000 	adcs.w	r0, r0, #0
 80008e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80008ea:	bd70      	pop	{r4, r5, r6, pc}
 80008ec:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80008f0:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80008f4:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80008f8:	bfc2      	ittt	gt
 80008fa:	ebd4 050c 	rsbsgt	r5, r4, ip
 80008fe:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000902:	bd70      	popgt	{r4, r5, r6, pc}
 8000904:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000908:	f04f 0e00 	mov.w	lr, #0
 800090c:	3c01      	subs	r4, #1
 800090e:	e690      	b.n	8000632 <__aeabi_dmul+0xde>
 8000910:	ea45 0e06 	orr.w	lr, r5, r6
 8000914:	e68d      	b.n	8000632 <__aeabi_dmul+0xde>
 8000916:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800091a:	ea94 0f0c 	teq	r4, ip
 800091e:	bf08      	it	eq
 8000920:	ea95 0f0c 	teqeq	r5, ip
 8000924:	f43f af3b 	beq.w	800079e <__aeabi_dmul+0x24a>
 8000928:	ea94 0f0c 	teq	r4, ip
 800092c:	d10a      	bne.n	8000944 <__aeabi_ddiv+0x19c>
 800092e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000932:	f47f af34 	bne.w	800079e <__aeabi_dmul+0x24a>
 8000936:	ea95 0f0c 	teq	r5, ip
 800093a:	f47f af25 	bne.w	8000788 <__aeabi_dmul+0x234>
 800093e:	4610      	mov	r0, r2
 8000940:	4619      	mov	r1, r3
 8000942:	e72c      	b.n	800079e <__aeabi_dmul+0x24a>
 8000944:	ea95 0f0c 	teq	r5, ip
 8000948:	d106      	bne.n	8000958 <__aeabi_ddiv+0x1b0>
 800094a:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 800094e:	f43f aefd 	beq.w	800074c <__aeabi_dmul+0x1f8>
 8000952:	4610      	mov	r0, r2
 8000954:	4619      	mov	r1, r3
 8000956:	e722      	b.n	800079e <__aeabi_dmul+0x24a>
 8000958:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800095c:	bf18      	it	ne
 800095e:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000962:	f47f aec5 	bne.w	80006f0 <__aeabi_dmul+0x19c>
 8000966:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 800096a:	f47f af0d 	bne.w	8000788 <__aeabi_dmul+0x234>
 800096e:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000972:	f47f aeeb 	bne.w	800074c <__aeabi_dmul+0x1f8>
 8000976:	e712      	b.n	800079e <__aeabi_dmul+0x24a>

08000978 <__aeabi_d2uiz>:
 8000978:	004a      	lsls	r2, r1, #1
 800097a:	d211      	bcs.n	80009a0 <__aeabi_d2uiz+0x28>
 800097c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000980:	d211      	bcs.n	80009a6 <__aeabi_d2uiz+0x2e>
 8000982:	d50d      	bpl.n	80009a0 <__aeabi_d2uiz+0x28>
 8000984:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000988:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 800098c:	d40e      	bmi.n	80009ac <__aeabi_d2uiz+0x34>
 800098e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000992:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000996:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 800099a:	fa23 f002 	lsr.w	r0, r3, r2
 800099e:	4770      	bx	lr
 80009a0:	f04f 0000 	mov.w	r0, #0
 80009a4:	4770      	bx	lr
 80009a6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 80009aa:	d102      	bne.n	80009b2 <__aeabi_d2uiz+0x3a>
 80009ac:	f04f 30ff 	mov.w	r0, #4294967295
 80009b0:	4770      	bx	lr
 80009b2:	f04f 0000 	mov.w	r0, #0
 80009b6:	4770      	bx	lr

080009b8 <__aeabi_d2f>:
 80009b8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 80009bc:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 80009c0:	bf24      	itt	cs
 80009c2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 80009c6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 80009ca:	d90d      	bls.n	80009e8 <__aeabi_d2f+0x30>
 80009cc:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 80009d0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 80009d4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 80009d8:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 80009dc:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 80009e0:	bf08      	it	eq
 80009e2:	f020 0001 	biceq.w	r0, r0, #1
 80009e6:	4770      	bx	lr
 80009e8:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 80009ec:	d121      	bne.n	8000a32 <__aeabi_d2f+0x7a>
 80009ee:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 80009f2:	bfbc      	itt	lt
 80009f4:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 80009f8:	4770      	bxlt	lr
 80009fa:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009fe:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000a02:	f1c2 0218 	rsb	r2, r2, #24
 8000a06:	f1c2 0c20 	rsb	ip, r2, #32
 8000a0a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000a0e:	fa20 f002 	lsr.w	r0, r0, r2
 8000a12:	bf18      	it	ne
 8000a14:	f040 0001 	orrne.w	r0, r0, #1
 8000a18:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a1c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000a20:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000a24:	ea40 000c 	orr.w	r0, r0, ip
 8000a28:	fa23 f302 	lsr.w	r3, r3, r2
 8000a2c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000a30:	e7cc      	b.n	80009cc <__aeabi_d2f+0x14>
 8000a32:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000a36:	d107      	bne.n	8000a48 <__aeabi_d2f+0x90>
 8000a38:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000a3c:	bf1e      	ittt	ne
 8000a3e:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000a42:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000a46:	4770      	bxne	lr
 8000a48:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000a4c:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000a50:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000a54:	4770      	bx	lr
 8000a56:	bf00      	nop

08000a58 <__gesf2>:
 8000a58:	f04f 3cff 	mov.w	ip, #4294967295
 8000a5c:	e006      	b.n	8000a6c <__cmpsf2+0x4>
 8000a5e:	bf00      	nop

08000a60 <__lesf2>:
 8000a60:	f04f 0c01 	mov.w	ip, #1
 8000a64:	e002      	b.n	8000a6c <__cmpsf2+0x4>
 8000a66:	bf00      	nop

08000a68 <__cmpsf2>:
 8000a68:	f04f 0c01 	mov.w	ip, #1
 8000a6c:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a70:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8000a74:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000a78:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000a7c:	bf18      	it	ne
 8000a7e:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000a82:	d011      	beq.n	8000aa8 <__cmpsf2+0x40>
 8000a84:	b001      	add	sp, #4
 8000a86:	ea52 0c53 	orrs.w	ip, r2, r3, lsr #1
 8000a8a:	bf18      	it	ne
 8000a8c:	ea90 0f01 	teqne	r0, r1
 8000a90:	bf58      	it	pl
 8000a92:	ebb2 0003 	subspl.w	r0, r2, r3
 8000a96:	bf88      	it	hi
 8000a98:	17c8      	asrhi	r0, r1, #31
 8000a9a:	bf38      	it	cc
 8000a9c:	ea6f 70e1 	mvncc.w	r0, r1, asr #31
 8000aa0:	bf18      	it	ne
 8000aa2:	f040 0001 	orrne.w	r0, r0, #1
 8000aa6:	4770      	bx	lr
 8000aa8:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000aac:	d102      	bne.n	8000ab4 <__cmpsf2+0x4c>
 8000aae:	ea5f 2c40 	movs.w	ip, r0, lsl #9
 8000ab2:	d105      	bne.n	8000ac0 <__cmpsf2+0x58>
 8000ab4:	ea7f 6c23 	mvns.w	ip, r3, asr #24
 8000ab8:	d1e4      	bne.n	8000a84 <__cmpsf2+0x1c>
 8000aba:	ea5f 2c41 	movs.w	ip, r1, lsl #9
 8000abe:	d0e1      	beq.n	8000a84 <__cmpsf2+0x1c>
 8000ac0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ac4:	4770      	bx	lr
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cfrcmple>:
 8000ac8:	4684      	mov	ip, r0
 8000aca:	4608      	mov	r0, r1
 8000acc:	4661      	mov	r1, ip
 8000ace:	e7ff      	b.n	8000ad0 <__aeabi_cfcmpeq>

08000ad0 <__aeabi_cfcmpeq>:
 8000ad0:	b50f      	push	{r0, r1, r2, r3, lr}
 8000ad2:	f7ff ffc9 	bl	8000a68 <__cmpsf2>
 8000ad6:	2800      	cmp	r0, #0
 8000ad8:	bf48      	it	mi
 8000ada:	f110 0f00 	cmnmi.w	r0, #0
 8000ade:	bd0f      	pop	{r0, r1, r2, r3, pc}

08000ae0 <__aeabi_fcmpeq>:
 8000ae0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae4:	f7ff fff4 	bl	8000ad0 <__aeabi_cfcmpeq>
 8000ae8:	bf0c      	ite	eq
 8000aea:	2001      	moveq	r0, #1
 8000aec:	2000      	movne	r0, #0
 8000aee:	f85d fb08 	ldr.w	pc, [sp], #8
 8000af2:	bf00      	nop

08000af4 <__aeabi_fcmplt>:
 8000af4:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af8:	f7ff ffea 	bl	8000ad0 <__aeabi_cfcmpeq>
 8000afc:	bf34      	ite	cc
 8000afe:	2001      	movcc	r0, #1
 8000b00:	2000      	movcs	r0, #0
 8000b02:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b06:	bf00      	nop

08000b08 <__aeabi_fcmple>:
 8000b08:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b0c:	f7ff ffe0 	bl	8000ad0 <__aeabi_cfcmpeq>
 8000b10:	bf94      	ite	ls
 8000b12:	2001      	movls	r0, #1
 8000b14:	2000      	movhi	r0, #0
 8000b16:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1a:	bf00      	nop

08000b1c <__aeabi_fcmpge>:
 8000b1c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b20:	f7ff ffd2 	bl	8000ac8 <__aeabi_cfrcmple>
 8000b24:	bf94      	ite	ls
 8000b26:	2001      	movls	r0, #1
 8000b28:	2000      	movhi	r0, #0
 8000b2a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2e:	bf00      	nop

08000b30 <__aeabi_fcmpgt>:
 8000b30:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b34:	f7ff ffc8 	bl	8000ac8 <__aeabi_cfrcmple>
 8000b38:	bf34      	ite	cc
 8000b3a:	2001      	movcc	r0, #1
 8000b3c:	2000      	movcs	r0, #0
 8000b3e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b42:	bf00      	nop

08000b44 <__aeabi_uldivmod>:
 8000b44:	b953      	cbnz	r3, 8000b5c <__aeabi_uldivmod+0x18>
 8000b46:	b94a      	cbnz	r2, 8000b5c <__aeabi_uldivmod+0x18>
 8000b48:	2900      	cmp	r1, #0
 8000b4a:	bf08      	it	eq
 8000b4c:	2800      	cmpeq	r0, #0
 8000b4e:	bf1c      	itt	ne
 8000b50:	f04f 31ff 	movne.w	r1, #4294967295
 8000b54:	f04f 30ff 	movne.w	r0, #4294967295
 8000b58:	f000 b98c 	b.w	8000e74 <__aeabi_idiv0>
 8000b5c:	f1ad 0c08 	sub.w	ip, sp, #8
 8000b60:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000b64:	f000 f806 	bl	8000b74 <__udivmoddi4>
 8000b68:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000b6c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000b70:	b004      	add	sp, #16
 8000b72:	4770      	bx	lr

08000b74 <__udivmoddi4>:
 8000b74:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000b78:	9d08      	ldr	r5, [sp, #32]
 8000b7a:	468e      	mov	lr, r1
 8000b7c:	4604      	mov	r4, r0
 8000b7e:	4688      	mov	r8, r1
 8000b80:	2b00      	cmp	r3, #0
 8000b82:	d14a      	bne.n	8000c1a <__udivmoddi4+0xa6>
 8000b84:	428a      	cmp	r2, r1
 8000b86:	4617      	mov	r7, r2
 8000b88:	d962      	bls.n	8000c50 <__udivmoddi4+0xdc>
 8000b8a:	fab2 f682 	clz	r6, r2
 8000b8e:	b14e      	cbz	r6, 8000ba4 <__udivmoddi4+0x30>
 8000b90:	f1c6 0320 	rsb	r3, r6, #32
 8000b94:	fa01 f806 	lsl.w	r8, r1, r6
 8000b98:	fa20 f303 	lsr.w	r3, r0, r3
 8000b9c:	40b7      	lsls	r7, r6
 8000b9e:	ea43 0808 	orr.w	r8, r3, r8
 8000ba2:	40b4      	lsls	r4, r6
 8000ba4:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000ba8:	fbb8 f1fe 	udiv	r1, r8, lr
 8000bac:	fa1f fc87 	uxth.w	ip, r7
 8000bb0:	fb0e 8811 	mls	r8, lr, r1, r8
 8000bb4:	fb01 f20c 	mul.w	r2, r1, ip
 8000bb8:	0c23      	lsrs	r3, r4, #16
 8000bba:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000bbe:	429a      	cmp	r2, r3
 8000bc0:	d909      	bls.n	8000bd6 <__udivmoddi4+0x62>
 8000bc2:	18fb      	adds	r3, r7, r3
 8000bc4:	f101 30ff 	add.w	r0, r1, #4294967295
 8000bc8:	f080 80eb 	bcs.w	8000da2 <__udivmoddi4+0x22e>
 8000bcc:	429a      	cmp	r2, r3
 8000bce:	f240 80e8 	bls.w	8000da2 <__udivmoddi4+0x22e>
 8000bd2:	3902      	subs	r1, #2
 8000bd4:	443b      	add	r3, r7
 8000bd6:	1a9a      	subs	r2, r3, r2
 8000bd8:	fbb2 f0fe 	udiv	r0, r2, lr
 8000bdc:	fb0e 2210 	mls	r2, lr, r0, r2
 8000be0:	fb00 fc0c 	mul.w	ip, r0, ip
 8000be4:	b2a3      	uxth	r3, r4
 8000be6:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000bea:	459c      	cmp	ip, r3
 8000bec:	d909      	bls.n	8000c02 <__udivmoddi4+0x8e>
 8000bee:	18fb      	adds	r3, r7, r3
 8000bf0:	f100 32ff 	add.w	r2, r0, #4294967295
 8000bf4:	f080 80d7 	bcs.w	8000da6 <__udivmoddi4+0x232>
 8000bf8:	459c      	cmp	ip, r3
 8000bfa:	f240 80d4 	bls.w	8000da6 <__udivmoddi4+0x232>
 8000bfe:	443b      	add	r3, r7
 8000c00:	3802      	subs	r0, #2
 8000c02:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000c06:	2100      	movs	r1, #0
 8000c08:	eba3 030c 	sub.w	r3, r3, ip
 8000c0c:	b11d      	cbz	r5, 8000c16 <__udivmoddi4+0xa2>
 8000c0e:	2200      	movs	r2, #0
 8000c10:	40f3      	lsrs	r3, r6
 8000c12:	e9c5 3200 	strd	r3, r2, [r5]
 8000c16:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c1a:	428b      	cmp	r3, r1
 8000c1c:	d905      	bls.n	8000c2a <__udivmoddi4+0xb6>
 8000c1e:	b10d      	cbz	r5, 8000c24 <__udivmoddi4+0xb0>
 8000c20:	e9c5 0100 	strd	r0, r1, [r5]
 8000c24:	2100      	movs	r1, #0
 8000c26:	4608      	mov	r0, r1
 8000c28:	e7f5      	b.n	8000c16 <__udivmoddi4+0xa2>
 8000c2a:	fab3 f183 	clz	r1, r3
 8000c2e:	2900      	cmp	r1, #0
 8000c30:	d146      	bne.n	8000cc0 <__udivmoddi4+0x14c>
 8000c32:	4573      	cmp	r3, lr
 8000c34:	d302      	bcc.n	8000c3c <__udivmoddi4+0xc8>
 8000c36:	4282      	cmp	r2, r0
 8000c38:	f200 8108 	bhi.w	8000e4c <__udivmoddi4+0x2d8>
 8000c3c:	1a84      	subs	r4, r0, r2
 8000c3e:	eb6e 0203 	sbc.w	r2, lr, r3
 8000c42:	2001      	movs	r0, #1
 8000c44:	4690      	mov	r8, r2
 8000c46:	2d00      	cmp	r5, #0
 8000c48:	d0e5      	beq.n	8000c16 <__udivmoddi4+0xa2>
 8000c4a:	e9c5 4800 	strd	r4, r8, [r5]
 8000c4e:	e7e2      	b.n	8000c16 <__udivmoddi4+0xa2>
 8000c50:	2a00      	cmp	r2, #0
 8000c52:	f000 8091 	beq.w	8000d78 <__udivmoddi4+0x204>
 8000c56:	fab2 f682 	clz	r6, r2
 8000c5a:	2e00      	cmp	r6, #0
 8000c5c:	f040 80a5 	bne.w	8000daa <__udivmoddi4+0x236>
 8000c60:	1a8a      	subs	r2, r1, r2
 8000c62:	2101      	movs	r1, #1
 8000c64:	0c03      	lsrs	r3, r0, #16
 8000c66:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000c6a:	b280      	uxth	r0, r0
 8000c6c:	b2bc      	uxth	r4, r7
 8000c6e:	fbb2 fcfe 	udiv	ip, r2, lr
 8000c72:	fb0e 221c 	mls	r2, lr, ip, r2
 8000c76:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000c7a:	fb04 f20c 	mul.w	r2, r4, ip
 8000c7e:	429a      	cmp	r2, r3
 8000c80:	d907      	bls.n	8000c92 <__udivmoddi4+0x11e>
 8000c82:	18fb      	adds	r3, r7, r3
 8000c84:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000c88:	d202      	bcs.n	8000c90 <__udivmoddi4+0x11c>
 8000c8a:	429a      	cmp	r2, r3
 8000c8c:	f200 80e3 	bhi.w	8000e56 <__udivmoddi4+0x2e2>
 8000c90:	46c4      	mov	ip, r8
 8000c92:	1a9b      	subs	r3, r3, r2
 8000c94:	fbb3 f2fe 	udiv	r2, r3, lr
 8000c98:	fb0e 3312 	mls	r3, lr, r2, r3
 8000c9c:	fb02 f404 	mul.w	r4, r2, r4
 8000ca0:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000ca4:	429c      	cmp	r4, r3
 8000ca6:	d907      	bls.n	8000cb8 <__udivmoddi4+0x144>
 8000ca8:	18fb      	adds	r3, r7, r3
 8000caa:	f102 30ff 	add.w	r0, r2, #4294967295
 8000cae:	d202      	bcs.n	8000cb6 <__udivmoddi4+0x142>
 8000cb0:	429c      	cmp	r4, r3
 8000cb2:	f200 80cd 	bhi.w	8000e50 <__udivmoddi4+0x2dc>
 8000cb6:	4602      	mov	r2, r0
 8000cb8:	1b1b      	subs	r3, r3, r4
 8000cba:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000cbe:	e7a5      	b.n	8000c0c <__udivmoddi4+0x98>
 8000cc0:	f1c1 0620 	rsb	r6, r1, #32
 8000cc4:	408b      	lsls	r3, r1
 8000cc6:	fa22 f706 	lsr.w	r7, r2, r6
 8000cca:	431f      	orrs	r7, r3
 8000ccc:	fa2e fa06 	lsr.w	sl, lr, r6
 8000cd0:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000cd4:	fbba f8f9 	udiv	r8, sl, r9
 8000cd8:	fa0e fe01 	lsl.w	lr, lr, r1
 8000cdc:	fa20 f306 	lsr.w	r3, r0, r6
 8000ce0:	fb09 aa18 	mls	sl, r9, r8, sl
 8000ce4:	fa1f fc87 	uxth.w	ip, r7
 8000ce8:	ea43 030e 	orr.w	r3, r3, lr
 8000cec:	fa00 fe01 	lsl.w	lr, r0, r1
 8000cf0:	fb08 f00c 	mul.w	r0, r8, ip
 8000cf4:	0c1c      	lsrs	r4, r3, #16
 8000cf6:	ea44 440a 	orr.w	r4, r4, sl, lsl #16
 8000cfa:	42a0      	cmp	r0, r4
 8000cfc:	fa02 f201 	lsl.w	r2, r2, r1
 8000d00:	d90a      	bls.n	8000d18 <__udivmoddi4+0x1a4>
 8000d02:	193c      	adds	r4, r7, r4
 8000d04:	f108 3aff 	add.w	sl, r8, #4294967295
 8000d08:	f080 809e 	bcs.w	8000e48 <__udivmoddi4+0x2d4>
 8000d0c:	42a0      	cmp	r0, r4
 8000d0e:	f240 809b 	bls.w	8000e48 <__udivmoddi4+0x2d4>
 8000d12:	f1a8 0802 	sub.w	r8, r8, #2
 8000d16:	443c      	add	r4, r7
 8000d18:	1a24      	subs	r4, r4, r0
 8000d1a:	b298      	uxth	r0, r3
 8000d1c:	fbb4 f3f9 	udiv	r3, r4, r9
 8000d20:	fb09 4413 	mls	r4, r9, r3, r4
 8000d24:	fb03 fc0c 	mul.w	ip, r3, ip
 8000d28:	ea40 4404 	orr.w	r4, r0, r4, lsl #16
 8000d2c:	45a4      	cmp	ip, r4
 8000d2e:	d909      	bls.n	8000d44 <__udivmoddi4+0x1d0>
 8000d30:	193c      	adds	r4, r7, r4
 8000d32:	f103 30ff 	add.w	r0, r3, #4294967295
 8000d36:	f080 8085 	bcs.w	8000e44 <__udivmoddi4+0x2d0>
 8000d3a:	45a4      	cmp	ip, r4
 8000d3c:	f240 8082 	bls.w	8000e44 <__udivmoddi4+0x2d0>
 8000d40:	3b02      	subs	r3, #2
 8000d42:	443c      	add	r4, r7
 8000d44:	ea43 4008 	orr.w	r0, r3, r8, lsl #16
 8000d48:	eba4 040c 	sub.w	r4, r4, ip
 8000d4c:	fba0 8c02 	umull	r8, ip, r0, r2
 8000d50:	4564      	cmp	r4, ip
 8000d52:	4643      	mov	r3, r8
 8000d54:	46e1      	mov	r9, ip
 8000d56:	d364      	bcc.n	8000e22 <__udivmoddi4+0x2ae>
 8000d58:	d061      	beq.n	8000e1e <__udivmoddi4+0x2aa>
 8000d5a:	b15d      	cbz	r5, 8000d74 <__udivmoddi4+0x200>
 8000d5c:	ebbe 0203 	subs.w	r2, lr, r3
 8000d60:	eb64 0409 	sbc.w	r4, r4, r9
 8000d64:	fa04 f606 	lsl.w	r6, r4, r6
 8000d68:	fa22 f301 	lsr.w	r3, r2, r1
 8000d6c:	431e      	orrs	r6, r3
 8000d6e:	40cc      	lsrs	r4, r1
 8000d70:	e9c5 6400 	strd	r6, r4, [r5]
 8000d74:	2100      	movs	r1, #0
 8000d76:	e74e      	b.n	8000c16 <__udivmoddi4+0xa2>
 8000d78:	fbb1 fcf2 	udiv	ip, r1, r2
 8000d7c:	0c01      	lsrs	r1, r0, #16
 8000d7e:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000d82:	b280      	uxth	r0, r0
 8000d84:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000d88:	463b      	mov	r3, r7
 8000d8a:	fbb1 f1f7 	udiv	r1, r1, r7
 8000d8e:	4638      	mov	r0, r7
 8000d90:	463c      	mov	r4, r7
 8000d92:	46b8      	mov	r8, r7
 8000d94:	46be      	mov	lr, r7
 8000d96:	2620      	movs	r6, #32
 8000d98:	eba2 0208 	sub.w	r2, r2, r8
 8000d9c:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000da0:	e765      	b.n	8000c6e <__udivmoddi4+0xfa>
 8000da2:	4601      	mov	r1, r0
 8000da4:	e717      	b.n	8000bd6 <__udivmoddi4+0x62>
 8000da6:	4610      	mov	r0, r2
 8000da8:	e72b      	b.n	8000c02 <__udivmoddi4+0x8e>
 8000daa:	f1c6 0120 	rsb	r1, r6, #32
 8000dae:	fa2e fc01 	lsr.w	ip, lr, r1
 8000db2:	40b7      	lsls	r7, r6
 8000db4:	fa0e fe06 	lsl.w	lr, lr, r6
 8000db8:	fa20 f101 	lsr.w	r1, r0, r1
 8000dbc:	ea41 010e 	orr.w	r1, r1, lr
 8000dc0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000dc4:	fbbc f8fe 	udiv	r8, ip, lr
 8000dc8:	b2bc      	uxth	r4, r7
 8000dca:	fb0e cc18 	mls	ip, lr, r8, ip
 8000dce:	fb08 f904 	mul.w	r9, r8, r4
 8000dd2:	0c0a      	lsrs	r2, r1, #16
 8000dd4:	ea42 420c 	orr.w	r2, r2, ip, lsl #16
 8000dd8:	40b0      	lsls	r0, r6
 8000dda:	4591      	cmp	r9, r2
 8000ddc:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000de0:	b280      	uxth	r0, r0
 8000de2:	d93e      	bls.n	8000e62 <__udivmoddi4+0x2ee>
 8000de4:	18ba      	adds	r2, r7, r2
 8000de6:	f108 3cff 	add.w	ip, r8, #4294967295
 8000dea:	d201      	bcs.n	8000df0 <__udivmoddi4+0x27c>
 8000dec:	4591      	cmp	r9, r2
 8000dee:	d81f      	bhi.n	8000e30 <__udivmoddi4+0x2bc>
 8000df0:	eba2 0209 	sub.w	r2, r2, r9
 8000df4:	fbb2 f9fe 	udiv	r9, r2, lr
 8000df8:	fb09 f804 	mul.w	r8, r9, r4
 8000dfc:	fb0e 2a19 	mls	sl, lr, r9, r2
 8000e00:	b28a      	uxth	r2, r1
 8000e02:	ea42 420a 	orr.w	r2, r2, sl, lsl #16
 8000e06:	4542      	cmp	r2, r8
 8000e08:	d229      	bcs.n	8000e5e <__udivmoddi4+0x2ea>
 8000e0a:	18ba      	adds	r2, r7, r2
 8000e0c:	f109 31ff 	add.w	r1, r9, #4294967295
 8000e10:	d2c2      	bcs.n	8000d98 <__udivmoddi4+0x224>
 8000e12:	4542      	cmp	r2, r8
 8000e14:	d2c0      	bcs.n	8000d98 <__udivmoddi4+0x224>
 8000e16:	f1a9 0102 	sub.w	r1, r9, #2
 8000e1a:	443a      	add	r2, r7
 8000e1c:	e7bc      	b.n	8000d98 <__udivmoddi4+0x224>
 8000e1e:	45c6      	cmp	lr, r8
 8000e20:	d29b      	bcs.n	8000d5a <__udivmoddi4+0x1e6>
 8000e22:	ebb8 0302 	subs.w	r3, r8, r2
 8000e26:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000e2a:	3801      	subs	r0, #1
 8000e2c:	46e1      	mov	r9, ip
 8000e2e:	e794      	b.n	8000d5a <__udivmoddi4+0x1e6>
 8000e30:	eba7 0909 	sub.w	r9, r7, r9
 8000e34:	444a      	add	r2, r9
 8000e36:	fbb2 f9fe 	udiv	r9, r2, lr
 8000e3a:	f1a8 0c02 	sub.w	ip, r8, #2
 8000e3e:	fb09 f804 	mul.w	r8, r9, r4
 8000e42:	e7db      	b.n	8000dfc <__udivmoddi4+0x288>
 8000e44:	4603      	mov	r3, r0
 8000e46:	e77d      	b.n	8000d44 <__udivmoddi4+0x1d0>
 8000e48:	46d0      	mov	r8, sl
 8000e4a:	e765      	b.n	8000d18 <__udivmoddi4+0x1a4>
 8000e4c:	4608      	mov	r0, r1
 8000e4e:	e6fa      	b.n	8000c46 <__udivmoddi4+0xd2>
 8000e50:	443b      	add	r3, r7
 8000e52:	3a02      	subs	r2, #2
 8000e54:	e730      	b.n	8000cb8 <__udivmoddi4+0x144>
 8000e56:	f1ac 0c02 	sub.w	ip, ip, #2
 8000e5a:	443b      	add	r3, r7
 8000e5c:	e719      	b.n	8000c92 <__udivmoddi4+0x11e>
 8000e5e:	4649      	mov	r1, r9
 8000e60:	e79a      	b.n	8000d98 <__udivmoddi4+0x224>
 8000e62:	eba2 0209 	sub.w	r2, r2, r9
 8000e66:	fbb2 f9fe 	udiv	r9, r2, lr
 8000e6a:	46c4      	mov	ip, r8
 8000e6c:	fb09 f804 	mul.w	r8, r9, r4
 8000e70:	e7c4      	b.n	8000dfc <__udivmoddi4+0x288>
 8000e72:	bf00      	nop

08000e74 <__aeabi_idiv0>:
 8000e74:	4770      	bx	lr
 8000e76:	bf00      	nop

08000e78 <spi_write_array>:
 * @param len length of the data array
 * @param data pointer to the data array
 */

static inline void spi_write_array(uint8_t len, uint8_t data[])
{
 8000e78:	b580      	push	{r7, lr}
 8000e7a:	b082      	sub	sp, #8
 8000e7c:	af00      	add	r7, sp, #0
 8000e7e:	4603      	mov	r3, r0
 8000e80:	6039      	str	r1, [r7, #0]
 8000e82:	71fb      	strb	r3, [r7, #7]
  HAL_SPI_Transmit(&hspi3, data, len, HAL_MAX_DELAY);
 8000e84:	79fb      	ldrb	r3, [r7, #7]
 8000e86:	b29a      	uxth	r2, r3
 8000e88:	f04f 33ff 	mov.w	r3, #4294967295
 8000e8c:	6839      	ldr	r1, [r7, #0]
 8000e8e:	4803      	ldr	r0, [pc, #12]	@ (8000e9c <spi_write_array+0x24>)
 8000e90:	f005 f989 	bl	80061a6 <HAL_SPI_Transmit>
}
 8000e94:	bf00      	nop
 8000e96:	3708      	adds	r7, #8
 8000e98:	46bd      	mov	sp, r7
 8000e9a:	bd80      	pop	{r7, pc}
 8000e9c:	200003b0 	.word	0x200003b0

08000ea0 <spi_write_read>:
 * @param tx_len length of the data array to be transmitted
 * @param rx_data pointer to the data array to be received
 * @param rx_len length of the data array to be received
 */
static inline void spi_write_read(uint8_t tx_Data[], uint8_t tx_len, uint8_t *rx_data, uint8_t rx_len)
{
 8000ea0:	b580      	push	{r7, lr}
 8000ea2:	b084      	sub	sp, #16
 8000ea4:	af00      	add	r7, sp, #0
 8000ea6:	60f8      	str	r0, [r7, #12]
 8000ea8:	607a      	str	r2, [r7, #4]
 8000eaa:	461a      	mov	r2, r3
 8000eac:	460b      	mov	r3, r1
 8000eae:	72fb      	strb	r3, [r7, #11]
 8000eb0:	4613      	mov	r3, r2
 8000eb2:	72bb      	strb	r3, [r7, #10]
  HAL_SPI_Transmit(&hspi3, tx_Data, tx_len, HAL_MAX_DELAY);
 8000eb4:	7afb      	ldrb	r3, [r7, #11]
 8000eb6:	b29a      	uxth	r2, r3
 8000eb8:	f04f 33ff 	mov.w	r3, #4294967295
 8000ebc:	68f9      	ldr	r1, [r7, #12]
 8000ebe:	4807      	ldr	r0, [pc, #28]	@ (8000edc <spi_write_read+0x3c>)
 8000ec0:	f005 f971 	bl	80061a6 <HAL_SPI_Transmit>
  HAL_SPI_Receive(&hspi3, rx_data, rx_len, HAL_MAX_DELAY);
 8000ec4:	7abb      	ldrb	r3, [r7, #10]
 8000ec6:	b29a      	uxth	r2, r3
 8000ec8:	f04f 33ff 	mov.w	r3, #4294967295
 8000ecc:	6879      	ldr	r1, [r7, #4]
 8000ece:	4803      	ldr	r0, [pc, #12]	@ (8000edc <spi_write_read+0x3c>)
 8000ed0:	f005 faad 	bl	800642e <HAL_SPI_Receive>

}
 8000ed4:	bf00      	nop
 8000ed6:	3710      	adds	r7, #16
 8000ed8:	46bd      	mov	sp, r7
 8000eda:	bd80      	pop	{r7, pc}
 8000edc:	200003b0 	.word	0x200003b0

08000ee0 <LTC6811_initialize>:

uint8_t pec = 0;
uint8_t data [8];

void LTC6811_initialize()
{
 8000ee0:	b580      	push	{r7, lr}
 8000ee2:	b082      	sub	sp, #8
 8000ee4:	af02      	add	r7, sp, #8
  set_adc(MD_NORMAL, DCP_DISABLED, CELL_CH_ALL, AUX_CH_ALL, CHST_ITMP);
 8000ee6:	2302      	movs	r3, #2
 8000ee8:	9300      	str	r3, [sp, #0]
 8000eea:	2300      	movs	r3, #0
 8000eec:	2200      	movs	r2, #0
 8000eee:	2100      	movs	r1, #0
 8000ef0:	2002      	movs	r0, #2
 8000ef2:	f000 f81f 	bl	8000f34 <set_adc>
 // LTC6811_adstat();
  //set_selftest(MD_NORMAL, ST_1);
}
 8000ef6:	bf00      	nop
 8000ef8:	46bd      	mov	sp, r7
 8000efa:	bd80      	pop	{r7, pc}

08000efc <wakeup_idle>:

void wakeup_idle()
{
 8000efc:	b580      	push	{r7, lr}
 8000efe:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(SPI3_CS_GPIO_Port, SPI3_CS_Pin, GPIO_PIN_RESET);
 8000f00:	2200      	movs	r2, #0
 8000f02:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8000f06:	4808      	ldr	r0, [pc, #32]	@ (8000f28 <wakeup_idle+0x2c>)
 8000f08:	f003 fa62 	bl	80043d0 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi3, &wakeup, 1, 1);
 8000f0c:	2301      	movs	r3, #1
 8000f0e:	2201      	movs	r2, #1
 8000f10:	4906      	ldr	r1, [pc, #24]	@ (8000f2c <wakeup_idle+0x30>)
 8000f12:	4807      	ldr	r0, [pc, #28]	@ (8000f30 <wakeup_idle+0x34>)
 8000f14:	f005 f947 	bl	80061a6 <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(SPI3_CS_GPIO_Port, SPI3_CS_Pin, GPIO_PIN_SET);
 8000f18:	2201      	movs	r2, #1
 8000f1a:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8000f1e:	4802      	ldr	r0, [pc, #8]	@ (8000f28 <wakeup_idle+0x2c>)
 8000f20:	f003 fa56 	bl	80043d0 <HAL_GPIO_WritePin>
}
 8000f24:	bf00      	nop
 8000f26:	bd80      	pop	{r7, pc}
 8000f28:	40020000 	.word	0x40020000
 8000f2c:	20000262 	.word	0x20000262
 8000f30:	200003b0 	.word	0x200003b0

08000f34 <set_adc>:
			|ADCV:	    |   0   |   1   | MD[1] | MD[0] |   1   |   1   |  DCP  |   0   | CH[2] | CH[1] | CH[0] |
			|ADAX:	    |   1   |   0   | MD[1] | MD[0] |   1   |   1   |  DCP  |   0   | CHG[2]| CHG[1]| CHG[0]|
			|ADSTAT:    |   1   |   0   | MD[1] | MD[0] |   1   |   1   |   0   |   1   |CHST[2]|CHST[1]|CHST[0]|
 ******************************************************************************************************************/
void set_adc(uint8_t MD, uint8_t DCP, uint8_t CH, uint8_t CHG, uint8_t CHST)
{
 8000f34:	b490      	push	{r4, r7}
 8000f36:	b084      	sub	sp, #16
 8000f38:	af00      	add	r7, sp, #0
 8000f3a:	4604      	mov	r4, r0
 8000f3c:	4608      	mov	r0, r1
 8000f3e:	4611      	mov	r1, r2
 8000f40:	461a      	mov	r2, r3
 8000f42:	4623      	mov	r3, r4
 8000f44:	71fb      	strb	r3, [r7, #7]
 8000f46:	4603      	mov	r3, r0
 8000f48:	71bb      	strb	r3, [r7, #6]
 8000f4a:	460b      	mov	r3, r1
 8000f4c:	717b      	strb	r3, [r7, #5]
 8000f4e:	4613      	mov	r3, r2
 8000f50:	713b      	strb	r3, [r7, #4]
  uint8_t md_bits;

  md_bits = (MD & 0x02) >> 1;
 8000f52:	79fb      	ldrb	r3, [r7, #7]
 8000f54:	105b      	asrs	r3, r3, #1
 8000f56:	b2db      	uxtb	r3, r3
 8000f58:	f003 0301 	and.w	r3, r3, #1
 8000f5c:	73fb      	strb	r3, [r7, #15]
  ADCV[0] = md_bits | 0x02;
 8000f5e:	7bfb      	ldrb	r3, [r7, #15]
 8000f60:	f043 0302 	orr.w	r3, r3, #2
 8000f64:	b2da      	uxtb	r2, r3
 8000f66:	4b27      	ldr	r3, [pc, #156]	@ (8001004 <set_adc+0xd0>)
 8000f68:	701a      	strb	r2, [r3, #0]
  md_bits = (MD & 0x01) << 7;
 8000f6a:	79fb      	ldrb	r3, [r7, #7]
 8000f6c:	01db      	lsls	r3, r3, #7
 8000f6e:	73fb      	strb	r3, [r7, #15]
  ADCV[1] = md_bits | 0x60 | (DCP << 4) | CH;
 8000f70:	79bb      	ldrb	r3, [r7, #6]
 8000f72:	011b      	lsls	r3, r3, #4
 8000f74:	b2da      	uxtb	r2, r3
 8000f76:	7bfb      	ldrb	r3, [r7, #15]
 8000f78:	4313      	orrs	r3, r2
 8000f7a:	b2da      	uxtb	r2, r3
 8000f7c:	797b      	ldrb	r3, [r7, #5]
 8000f7e:	4313      	orrs	r3, r2
 8000f80:	b2db      	uxtb	r3, r3
 8000f82:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 8000f86:	b2da      	uxtb	r2, r3
 8000f88:	4b1e      	ldr	r3, [pc, #120]	@ (8001004 <set_adc+0xd0>)
 8000f8a:	705a      	strb	r2, [r3, #1]

  md_bits = (MD & 0x02) >> 1;
 8000f8c:	79fb      	ldrb	r3, [r7, #7]
 8000f8e:	105b      	asrs	r3, r3, #1
 8000f90:	b2db      	uxtb	r3, r3
 8000f92:	f003 0301 	and.w	r3, r3, #1
 8000f96:	73fb      	strb	r3, [r7, #15]
  ADAX[0] = md_bits | 0x04;
 8000f98:	7bfb      	ldrb	r3, [r7, #15]
 8000f9a:	f043 0304 	orr.w	r3, r3, #4
 8000f9e:	b2da      	uxtb	r2, r3
 8000fa0:	4b19      	ldr	r3, [pc, #100]	@ (8001008 <set_adc+0xd4>)
 8000fa2:	701a      	strb	r2, [r3, #0]
  md_bits = (MD & 0x01) << 7;
 8000fa4:	79fb      	ldrb	r3, [r7, #7]
 8000fa6:	01db      	lsls	r3, r3, #7
 8000fa8:	73fb      	strb	r3, [r7, #15]
  ADAX[1] = md_bits | 0x60 | CHG;
 8000faa:	7bfa      	ldrb	r2, [r7, #15]
 8000fac:	793b      	ldrb	r3, [r7, #4]
 8000fae:	4313      	orrs	r3, r2
 8000fb0:	b2db      	uxtb	r3, r3
 8000fb2:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 8000fb6:	b2da      	uxtb	r2, r3
 8000fb8:	4b13      	ldr	r3, [pc, #76]	@ (8001008 <set_adc+0xd4>)
 8000fba:	705a      	strb	r2, [r3, #1]

  CLRAUX[0] = 0x07;
 8000fbc:	4b13      	ldr	r3, [pc, #76]	@ (800100c <set_adc+0xd8>)
 8000fbe:	2207      	movs	r2, #7
 8000fc0:	701a      	strb	r2, [r3, #0]
  CLRAUX[1] = 0x12;
 8000fc2:	4b12      	ldr	r3, [pc, #72]	@ (800100c <set_adc+0xd8>)
 8000fc4:	2212      	movs	r2, #18
 8000fc6:	705a      	strb	r2, [r3, #1]

  md_bits = (MD & 0x02) >> 1;
 8000fc8:	79fb      	ldrb	r3, [r7, #7]
 8000fca:	105b      	asrs	r3, r3, #1
 8000fcc:	b2db      	uxtb	r3, r3
 8000fce:	f003 0301 	and.w	r3, r3, #1
 8000fd2:	73fb      	strb	r3, [r7, #15]
  ADSTAT[0] = md_bits | 0x04;
 8000fd4:	7bfb      	ldrb	r3, [r7, #15]
 8000fd6:	f043 0304 	orr.w	r3, r3, #4
 8000fda:	b2da      	uxtb	r2, r3
 8000fdc:	4b0c      	ldr	r3, [pc, #48]	@ (8001010 <set_adc+0xdc>)
 8000fde:	701a      	strb	r2, [r3, #0]
  md_bits = (MD & 0x01) << 7;
 8000fe0:	79fb      	ldrb	r3, [r7, #7]
 8000fe2:	01db      	lsls	r3, r3, #7
 8000fe4:	73fb      	strb	r3, [r7, #15]
  ADSTAT[1] = md_bits | 0x68 | CHST;
 8000fe6:	7bfa      	ldrb	r2, [r7, #15]
 8000fe8:	7e3b      	ldrb	r3, [r7, #24]
 8000fea:	4313      	orrs	r3, r2
 8000fec:	b2db      	uxtb	r3, r3
 8000fee:	f043 0368 	orr.w	r3, r3, #104	@ 0x68
 8000ff2:	b2da      	uxtb	r2, r3
 8000ff4:	4b06      	ldr	r3, [pc, #24]	@ (8001010 <set_adc+0xdc>)
 8000ff6:	705a      	strb	r2, [r3, #1]
}
 8000ff8:	bf00      	nop
 8000ffa:	3710      	adds	r7, #16
 8000ffc:	46bd      	mov	sp, r7
 8000ffe:	bc90      	pop	{r4, r7}
 8001000:	4770      	bx	lr
 8001002:	bf00      	nop
 8001004:	20000254 	.word	0x20000254
 8001008:	20000258 	.word	0x20000258
 800100c:	20000260 	.word	0x20000260
 8001010:	2000025c 	.word	0x2000025c

08001014 <LTC6811_adstat>:
	HAL_SPI_Transmit(&hspi3, &wakeup, 1, 1);
	HAL_SPI_Transmit(&hspi3, &wakeup, 1, 1);
}

void LTC6811_adstat()
{
 8001014:	b580      	push	{r7, lr}
 8001016:	b082      	sub	sp, #8
 8001018:	af00      	add	r7, sp, #0
  uint8_t cmd[4];
  uint16_t temp_pec;
  //uint8_t wakeup = 0xff;

  //1
  cmd[0] = ADSTAT[0];
 800101a:	4b1b      	ldr	r3, [pc, #108]	@ (8001088 <LTC6811_adstat+0x74>)
 800101c:	781b      	ldrb	r3, [r3, #0]
 800101e:	703b      	strb	r3, [r7, #0]
  cmd[1] = ADSTAT[1];
 8001020:	4b19      	ldr	r3, [pc, #100]	@ (8001088 <LTC6811_adstat+0x74>)
 8001022:	785b      	ldrb	r3, [r3, #1]
 8001024:	707b      	strb	r3, [r7, #1]
  //2
  temp_pec = pec15_calc(2, ADSTAT);
 8001026:	4918      	ldr	r1, [pc, #96]	@ (8001088 <LTC6811_adstat+0x74>)
 8001028:	2002      	movs	r0, #2
 800102a:	f000 f8c9 	bl	80011c0 <pec15_calc>
 800102e:	4603      	mov	r3, r0
 8001030:	80fb      	strh	r3, [r7, #6]
  cmd[2] = (uint8_t)(temp_pec >> 8);
 8001032:	88fb      	ldrh	r3, [r7, #6]
 8001034:	0a1b      	lsrs	r3, r3, #8
 8001036:	b29b      	uxth	r3, r3
 8001038:	b2db      	uxtb	r3, r3
 800103a:	70bb      	strb	r3, [r7, #2]
  cmd[3] = (uint8_t)(temp_pec);
 800103c:	88fb      	ldrh	r3, [r7, #6]
 800103e:	b2db      	uxtb	r3, r3
 8001040:	70fb      	strb	r3, [r7, #3]

  wakeup_idle();
 8001042:	f7ff ff5b 	bl	8000efc <wakeup_idle>

  //4
  HAL_GPIO_WritePin(SPI3_CS_GPIO_Port, SPI3_CS_Pin, GPIO_PIN_RESET);
 8001046:	2200      	movs	r2, #0
 8001048:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 800104c:	480f      	ldr	r0, [pc, #60]	@ (800108c <LTC6811_adstat+0x78>)
 800104e:	f003 f9bf 	bl	80043d0 <HAL_GPIO_WritePin>
  spi_write_array(4, cmd);
 8001052:	463b      	mov	r3, r7
 8001054:	4619      	mov	r1, r3
 8001056:	2004      	movs	r0, #4
 8001058:	f7ff ff0e 	bl	8000e78 <spi_write_array>
  HAL_GPIO_WritePin(SPI3_CS_GPIO_Port, SPI3_CS_Pin, GPIO_PIN_SET);
 800105c:	2201      	movs	r2, #1
 800105e:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8001062:	480a      	ldr	r0, [pc, #40]	@ (800108c <LTC6811_adstat+0x78>)
 8001064:	f003 f9b4 	bl	80043d0 <HAL_GPIO_WritePin>

  HAL_SPI_Transmit(&hspi3, &wakeup, 1, 1);
 8001068:	2301      	movs	r3, #1
 800106a:	2201      	movs	r2, #1
 800106c:	4908      	ldr	r1, [pc, #32]	@ (8001090 <LTC6811_adstat+0x7c>)
 800106e:	4809      	ldr	r0, [pc, #36]	@ (8001094 <LTC6811_adstat+0x80>)
 8001070:	f005 f899 	bl	80061a6 <HAL_SPI_Transmit>
  HAL_SPI_Transmit(&hspi3, &wakeup, 1, 1);
 8001074:	2301      	movs	r3, #1
 8001076:	2201      	movs	r2, #1
 8001078:	4905      	ldr	r1, [pc, #20]	@ (8001090 <LTC6811_adstat+0x7c>)
 800107a:	4806      	ldr	r0, [pc, #24]	@ (8001094 <LTC6811_adstat+0x80>)
 800107c:	f005 f893 	bl	80061a6 <HAL_SPI_Transmit>
}
 8001080:	bf00      	nop
 8001082:	3708      	adds	r7, #8
 8001084:	46bd      	mov	sp, r7
 8001086:	bd80      	pop	{r7, pc}
 8001088:	2000025c 	.word	0x2000025c
 800108c:	40020000 	.word	0x40020000
 8001090:	20000262 	.word	0x20000262
 8001094:	200003b0 	.word	0x200003b0

08001098 <LTC6811_rdstat>:
		return 0;

}*/

int8_t LTC6811_rdstat(uint8_t addr, uint8_t *data)
{
 8001098:	b580      	push	{r7, lr}
 800109a:	b086      	sub	sp, #24
 800109c:	af00      	add	r7, sp, #0
 800109e:	4603      	mov	r3, r0
 80010a0:	6039      	str	r1, [r7, #0]
 80010a2:	71fb      	strb	r3, [r7, #7]
		uint8_t RDSTAT[8];
		//uint8_t data[8];

		uint16_t temp_pec;

		RDSTAT[0] = 0x80 + (addr << 3);
 80010a4:	79fb      	ldrb	r3, [r7, #7]
 80010a6:	00db      	lsls	r3, r3, #3
 80010a8:	b2db      	uxtb	r3, r3
 80010aa:	3b80      	subs	r3, #128	@ 0x80
 80010ac:	b2db      	uxtb	r3, r3
 80010ae:	723b      	strb	r3, [r7, #8]
		RDSTAT[1] = 0x10;
 80010b0:	2310      	movs	r3, #16
 80010b2:	727b      	strb	r3, [r7, #9]
		temp_pec = pec15_calc(2, RDSTAT);
 80010b4:	f107 0308 	add.w	r3, r7, #8
 80010b8:	4619      	mov	r1, r3
 80010ba:	2002      	movs	r0, #2
 80010bc:	f000 f880 	bl	80011c0 <pec15_calc>
 80010c0:	4603      	mov	r3, r0
 80010c2:	82fb      	strh	r3, [r7, #22]
		RDSTAT[2] = (uint8_t)(temp_pec >> 8);
 80010c4:	8afb      	ldrh	r3, [r7, #22]
 80010c6:	0a1b      	lsrs	r3, r3, #8
 80010c8:	b29b      	uxth	r3, r3
 80010ca:	b2db      	uxtb	r3, r3
 80010cc:	72bb      	strb	r3, [r7, #10]
		RDSTAT[3] = (uint8_t)(temp_pec);
 80010ce:	8afb      	ldrh	r3, [r7, #22]
 80010d0:	b2db      	uxtb	r3, r3
 80010d2:	72fb      	strb	r3, [r7, #11]

		wakeup_idle();
 80010d4:	f7ff ff12 	bl	8000efc <wakeup_idle>

		HAL_GPIO_WritePin(SPI3_CS_GPIO_Port, SPI3_CS_Pin, GPIO_PIN_RESET);
 80010d8:	2200      	movs	r2, #0
 80010da:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80010de:	4817      	ldr	r0, [pc, #92]	@ (800113c <LTC6811_rdstat+0xa4>)
 80010e0:	f003 f976 	bl	80043d0 <HAL_GPIO_WritePin>
		spi_write_read(RDSTAT, 4, data, 8);
 80010e4:	f107 0008 	add.w	r0, r7, #8
 80010e8:	2308      	movs	r3, #8
 80010ea:	683a      	ldr	r2, [r7, #0]
 80010ec:	2104      	movs	r1, #4
 80010ee:	f7ff fed7 	bl	8000ea0 <spi_write_read>
		HAL_GPIO_WritePin(SPI3_CS_GPIO_Port, SPI3_CS_Pin, GPIO_PIN_SET);
 80010f2:	2201      	movs	r2, #1
 80010f4:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80010f8:	4810      	ldr	r0, [pc, #64]	@ (800113c <LTC6811_rdstat+0xa4>)
 80010fa:	f003 f969 	bl	80043d0 <HAL_GPIO_WritePin>

		uint16_t received_pec = ((uint16_t)data[6] << 8) | data[7];
 80010fe:	683b      	ldr	r3, [r7, #0]
 8001100:	3306      	adds	r3, #6
 8001102:	781b      	ldrb	r3, [r3, #0]
 8001104:	b21b      	sxth	r3, r3
 8001106:	021b      	lsls	r3, r3, #8
 8001108:	b21a      	sxth	r2, r3
 800110a:	683b      	ldr	r3, [r7, #0]
 800110c:	3307      	adds	r3, #7
 800110e:	781b      	ldrb	r3, [r3, #0]
 8001110:	b21b      	sxth	r3, r3
 8001112:	4313      	orrs	r3, r2
 8001114:	b21b      	sxth	r3, r3
 8001116:	82bb      	strh	r3, [r7, #20]
		uint16_t calc_pec     = pec15_calc(6, &data[0]);
 8001118:	6839      	ldr	r1, [r7, #0]
 800111a:	2006      	movs	r0, #6
 800111c:	f000 f850 	bl	80011c0 <pec15_calc>
 8001120:	4603      	mov	r3, r0
 8001122:	827b      	strh	r3, [r7, #18]

		return (received_pec == calc_pec) ? 0 : -1;
 8001124:	8aba      	ldrh	r2, [r7, #20]
 8001126:	8a7b      	ldrh	r3, [r7, #18]
 8001128:	429a      	cmp	r2, r3
 800112a:	d101      	bne.n	8001130 <LTC6811_rdstat+0x98>
 800112c:	2300      	movs	r3, #0
 800112e:	e001      	b.n	8001134 <LTC6811_rdstat+0x9c>
 8001130:	f04f 33ff 	mov.w	r3, #4294967295
		//return 0;
}
 8001134:	4618      	mov	r0, r3
 8001136:	3718      	adds	r7, #24
 8001138:	46bd      	mov	sp, r7
 800113a:	bd80      	pop	{r7, pc}
 800113c:	40020000 	.word	0x40020000

08001140 <LTC6811_clrstat>:
    }
}


void LTC6811_clrstat()
{
 8001140:	b580      	push	{r7, lr}
 8001142:	b082      	sub	sp, #8
 8001144:	af00      	add	r7, sp, #0
  uint8_t cmd[4];
  uint16_t cmd_pec;
  //1
  cmd[0] = 0x07;
 8001146:	2307      	movs	r3, #7
 8001148:	703b      	strb	r3, [r7, #0]
  cmd[1] = 0x13;
 800114a:	2313      	movs	r3, #19
 800114c:	707b      	strb	r3, [r7, #1]
  //2
  cmd_pec = pec15_calc(2, cmd);
 800114e:	463b      	mov	r3, r7
 8001150:	4619      	mov	r1, r3
 8001152:	2002      	movs	r0, #2
 8001154:	f000 f834 	bl	80011c0 <pec15_calc>
 8001158:	4603      	mov	r3, r0
 800115a:	80fb      	strh	r3, [r7, #6]
  cmd[2] = (uint8_t)(cmd_pec >> 8);
 800115c:	88fb      	ldrh	r3, [r7, #6]
 800115e:	0a1b      	lsrs	r3, r3, #8
 8001160:	b29b      	uxth	r3, r3
 8001162:	b2db      	uxtb	r3, r3
 8001164:	70bb      	strb	r3, [r7, #2]
  cmd[3] = (uint8_t)(cmd_pec);
 8001166:	88fb      	ldrh	r3, [r7, #6]
 8001168:	b2db      	uxtb	r3, r3
 800116a:	70fb      	strb	r3, [r7, #3]
  //3
  wakeup_idle(); //This will guarantee that the LTC6804 isoSPI port is awake.This command can be removed.
 800116c:	f7ff fec6 	bl	8000efc <wakeup_idle>
  //4
  HAL_GPIO_WritePin(SPI3_CS_GPIO_Port, SPI3_CS_Pin, GPIO_PIN_RESET);
 8001170:	2200      	movs	r2, #0
 8001172:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8001176:	480f      	ldr	r0, [pc, #60]	@ (80011b4 <LTC6811_clrstat+0x74>)
 8001178:	f003 f92a 	bl	80043d0 <HAL_GPIO_WritePin>
  spi_write_array(4, cmd);
 800117c:	463b      	mov	r3, r7
 800117e:	4619      	mov	r1, r3
 8001180:	2004      	movs	r0, #4
 8001182:	f7ff fe79 	bl	8000e78 <spi_write_array>
  HAL_GPIO_WritePin(SPI3_CS_GPIO_Port, SPI3_CS_Pin, GPIO_PIN_SET);
 8001186:	2201      	movs	r2, #1
 8001188:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 800118c:	4809      	ldr	r0, [pc, #36]	@ (80011b4 <LTC6811_clrstat+0x74>)
 800118e:	f003 f91f 	bl	80043d0 <HAL_GPIO_WritePin>
  HAL_SPI_Transmit(&hspi3, &wakeup, 1, 1);
 8001192:	2301      	movs	r3, #1
 8001194:	2201      	movs	r2, #1
 8001196:	4908      	ldr	r1, [pc, #32]	@ (80011b8 <LTC6811_clrstat+0x78>)
 8001198:	4808      	ldr	r0, [pc, #32]	@ (80011bc <LTC6811_clrstat+0x7c>)
 800119a:	f005 f804 	bl	80061a6 <HAL_SPI_Transmit>
  HAL_SPI_Transmit(&hspi3, &wakeup, 1, 1);
 800119e:	2301      	movs	r3, #1
 80011a0:	2201      	movs	r2, #1
 80011a2:	4905      	ldr	r1, [pc, #20]	@ (80011b8 <LTC6811_clrstat+0x78>)
 80011a4:	4805      	ldr	r0, [pc, #20]	@ (80011bc <LTC6811_clrstat+0x7c>)
 80011a6:	f004 fffe 	bl	80061a6 <HAL_SPI_Transmit>
}
 80011aa:	bf00      	nop
 80011ac:	3708      	adds	r7, #8
 80011ae:	46bd      	mov	sp, r7
 80011b0:	bd80      	pop	{r7, pc}
 80011b2:	bf00      	nop
 80011b4:	40020000 	.word	0x40020000
 80011b8:	20000262 	.word	0x20000262
 80011bc:	200003b0 	.word	0x200003b0

080011c0 <pec15_calc>:

//char *data uint8_t *data , uint8_t len
uint16_t pec15_calc(uint8_t len, uint8_t *data)
 {
 80011c0:	b480      	push	{r7}
 80011c2:	b087      	sub	sp, #28
 80011c4:	af00      	add	r7, sp, #0
 80011c6:	4603      	mov	r3, r0
 80011c8:	6039      	str	r1, [r7, #0]
 80011ca:	71fb      	strb	r3, [r7, #7]
 uint16_t remainder, address;

 remainder = 16;//PEC seed
 80011cc:	2310      	movs	r3, #16
 80011ce:	82fb      	strh	r3, [r7, #22]
 for (int i = 0; i < len; i++)
 80011d0:	2300      	movs	r3, #0
 80011d2:	613b      	str	r3, [r7, #16]
 80011d4:	e017      	b.n	8001206 <pec15_calc+0x46>
 {
 address = ((remainder >> 7) ^ data[i]) & 0xff;//calculate PEC table address
 80011d6:	8afb      	ldrh	r3, [r7, #22]
 80011d8:	09db      	lsrs	r3, r3, #7
 80011da:	b29b      	uxth	r3, r3
 80011dc:	693a      	ldr	r2, [r7, #16]
 80011de:	6839      	ldr	r1, [r7, #0]
 80011e0:	440a      	add	r2, r1
 80011e2:	7812      	ldrb	r2, [r2, #0]
 80011e4:	4053      	eors	r3, r2
 80011e6:	b29b      	uxth	r3, r3
 80011e8:	b2db      	uxtb	r3, r3
 80011ea:	81fb      	strh	r3, [r7, #14]
 remainder = (remainder << 8 ) ^ pec15Table[address];
 80011ec:	8afb      	ldrh	r3, [r7, #22]
 80011ee:	021b      	lsls	r3, r3, #8
 80011f0:	b29a      	uxth	r2, r3
 80011f2:	89fb      	ldrh	r3, [r7, #14]
 80011f4:	490a      	ldr	r1, [pc, #40]	@ (8001220 <pec15_calc+0x60>)
 80011f6:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 80011fa:	b29b      	uxth	r3, r3
 80011fc:	4053      	eors	r3, r2
 80011fe:	82fb      	strh	r3, [r7, #22]
 for (int i = 0; i < len; i++)
 8001200:	693b      	ldr	r3, [r7, #16]
 8001202:	3301      	adds	r3, #1
 8001204:	613b      	str	r3, [r7, #16]
 8001206:	79fb      	ldrb	r3, [r7, #7]
 8001208:	693a      	ldr	r2, [r7, #16]
 800120a:	429a      	cmp	r2, r3
 800120c:	dbe3      	blt.n	80011d6 <pec15_calc+0x16>
 }
 return (remainder*2);//The CRC15 has a 0 in the LSB so the final value must be multiplied by 2
 800120e:	8afb      	ldrh	r3, [r7, #22]
 8001210:	005b      	lsls	r3, r3, #1
 8001212:	b29b      	uxth	r3, r3
 }
 8001214:	4618      	mov	r0, r3
 8001216:	371c      	adds	r7, #28
 8001218:	46bd      	mov	sp, r7
 800121a:	bc80      	pop	{r7}
 800121c:	4770      	bx	lr
 800121e:	bf00      	nop
 8001220:	0800c5bc 	.word	0x0800c5bc

08001224 <MX_ADC1_Init>:
ADC_HandleTypeDef hadc1;
ADC_HandleTypeDef hadc2;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 8001224:	b580      	push	{r7, lr}
 8001226:	b084      	sub	sp, #16
 8001228:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 800122a:	463b      	mov	r3, r7
 800122c:	2200      	movs	r2, #0
 800122e:	601a      	str	r2, [r3, #0]
 8001230:	605a      	str	r2, [r3, #4]
 8001232:	609a      	str	r2, [r3, #8]
 8001234:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 8001236:	4b21      	ldr	r3, [pc, #132]	@ (80012bc <MX_ADC1_Init+0x98>)
 8001238:	4a21      	ldr	r2, [pc, #132]	@ (80012c0 <MX_ADC1_Init+0x9c>)
 800123a:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 800123c:	4b1f      	ldr	r3, [pc, #124]	@ (80012bc <MX_ADC1_Init+0x98>)
 800123e:	2200      	movs	r2, #0
 8001240:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8001242:	4b1e      	ldr	r3, [pc, #120]	@ (80012bc <MX_ADC1_Init+0x98>)
 8001244:	2200      	movs	r2, #0
 8001246:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = DISABLE;
 8001248:	4b1c      	ldr	r3, [pc, #112]	@ (80012bc <MX_ADC1_Init+0x98>)
 800124a:	2200      	movs	r2, #0
 800124c:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 800124e:	4b1b      	ldr	r3, [pc, #108]	@ (80012bc <MX_ADC1_Init+0x98>)
 8001250:	2200      	movs	r2, #0
 8001252:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8001254:	4b19      	ldr	r3, [pc, #100]	@ (80012bc <MX_ADC1_Init+0x98>)
 8001256:	2200      	movs	r2, #0
 8001258:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 800125c:	4b17      	ldr	r3, [pc, #92]	@ (80012bc <MX_ADC1_Init+0x98>)
 800125e:	2200      	movs	r2, #0
 8001260:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001262:	4b16      	ldr	r3, [pc, #88]	@ (80012bc <MX_ADC1_Init+0x98>)
 8001264:	4a17      	ldr	r2, [pc, #92]	@ (80012c4 <MX_ADC1_Init+0xa0>)
 8001266:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001268:	4b14      	ldr	r3, [pc, #80]	@ (80012bc <MX_ADC1_Init+0x98>)
 800126a:	2200      	movs	r2, #0
 800126c:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 800126e:	4b13      	ldr	r3, [pc, #76]	@ (80012bc <MX_ADC1_Init+0x98>)
 8001270:	2201      	movs	r2, #1
 8001272:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8001274:	4b11      	ldr	r3, [pc, #68]	@ (80012bc <MX_ADC1_Init+0x98>)
 8001276:	2200      	movs	r2, #0
 8001278:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 800127c:	4b0f      	ldr	r3, [pc, #60]	@ (80012bc <MX_ADC1_Init+0x98>)
 800127e:	2201      	movs	r2, #1
 8001280:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8001282:	480e      	ldr	r0, [pc, #56]	@ (80012bc <MX_ADC1_Init+0x98>)
 8001284:	f001 fd02 	bl	8002c8c <HAL_ADC_Init>
 8001288:	4603      	mov	r3, r0
 800128a:	2b00      	cmp	r3, #0
 800128c:	d001      	beq.n	8001292 <MX_ADC1_Init+0x6e>
  {
    Error_Handler();
 800128e:	f001 f83d 	bl	800230c <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_10;
 8001292:	230a      	movs	r3, #10
 8001294:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8001296:	2301      	movs	r3, #1
 8001298:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 800129a:	2300      	movs	r3, #0
 800129c:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800129e:	463b      	mov	r3, r7
 80012a0:	4619      	mov	r1, r3
 80012a2:	4806      	ldr	r0, [pc, #24]	@ (80012bc <MX_ADC1_Init+0x98>)
 80012a4:	f001 fd36 	bl	8002d14 <HAL_ADC_ConfigChannel>
 80012a8:	4603      	mov	r3, r0
 80012aa:	2b00      	cmp	r3, #0
 80012ac:	d001      	beq.n	80012b2 <MX_ADC1_Init+0x8e>
  {
    Error_Handler();
 80012ae:	f001 f82d 	bl	800230c <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 80012b2:	bf00      	nop
 80012b4:	3710      	adds	r7, #16
 80012b6:	46bd      	mov	sp, r7
 80012b8:	bd80      	pop	{r7, pc}
 80012ba:	bf00      	nop
 80012bc:	20000264 	.word	0x20000264
 80012c0:	40012000 	.word	0x40012000
 80012c4:	0f000001 	.word	0x0f000001

080012c8 <MX_ADC2_Init>:
/* ADC2 init function */
void MX_ADC2_Init(void)
{
 80012c8:	b580      	push	{r7, lr}
 80012ca:	b084      	sub	sp, #16
 80012cc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC2_Init 0 */

  /* USER CODE END ADC2_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 80012ce:	463b      	mov	r3, r7
 80012d0:	2200      	movs	r2, #0
 80012d2:	601a      	str	r2, [r3, #0]
 80012d4:	605a      	str	r2, [r3, #4]
 80012d6:	609a      	str	r2, [r3, #8]
 80012d8:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC2_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc2.Instance = ADC2;
 80012da:	4b21      	ldr	r3, [pc, #132]	@ (8001360 <MX_ADC2_Init+0x98>)
 80012dc:	4a21      	ldr	r2, [pc, #132]	@ (8001364 <MX_ADC2_Init+0x9c>)
 80012de:	601a      	str	r2, [r3, #0]
  hadc2.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 80012e0:	4b1f      	ldr	r3, [pc, #124]	@ (8001360 <MX_ADC2_Init+0x98>)
 80012e2:	2200      	movs	r2, #0
 80012e4:	605a      	str	r2, [r3, #4]
  hadc2.Init.Resolution = ADC_RESOLUTION_12B;
 80012e6:	4b1e      	ldr	r3, [pc, #120]	@ (8001360 <MX_ADC2_Init+0x98>)
 80012e8:	2200      	movs	r2, #0
 80012ea:	609a      	str	r2, [r3, #8]
  hadc2.Init.ScanConvMode = DISABLE;
 80012ec:	4b1c      	ldr	r3, [pc, #112]	@ (8001360 <MX_ADC2_Init+0x98>)
 80012ee:	2200      	movs	r2, #0
 80012f0:	611a      	str	r2, [r3, #16]
  hadc2.Init.ContinuousConvMode = DISABLE;
 80012f2:	4b1b      	ldr	r3, [pc, #108]	@ (8001360 <MX_ADC2_Init+0x98>)
 80012f4:	2200      	movs	r2, #0
 80012f6:	761a      	strb	r2, [r3, #24]
  hadc2.Init.DiscontinuousConvMode = DISABLE;
 80012f8:	4b19      	ldr	r3, [pc, #100]	@ (8001360 <MX_ADC2_Init+0x98>)
 80012fa:	2200      	movs	r2, #0
 80012fc:	f883 2020 	strb.w	r2, [r3, #32]
  hadc2.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8001300:	4b17      	ldr	r3, [pc, #92]	@ (8001360 <MX_ADC2_Init+0x98>)
 8001302:	2200      	movs	r2, #0
 8001304:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc2.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001306:	4b16      	ldr	r3, [pc, #88]	@ (8001360 <MX_ADC2_Init+0x98>)
 8001308:	4a17      	ldr	r2, [pc, #92]	@ (8001368 <MX_ADC2_Init+0xa0>)
 800130a:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc2.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800130c:	4b14      	ldr	r3, [pc, #80]	@ (8001360 <MX_ADC2_Init+0x98>)
 800130e:	2200      	movs	r2, #0
 8001310:	60da      	str	r2, [r3, #12]
  hadc2.Init.NbrOfConversion = 1;
 8001312:	4b13      	ldr	r3, [pc, #76]	@ (8001360 <MX_ADC2_Init+0x98>)
 8001314:	2201      	movs	r2, #1
 8001316:	61da      	str	r2, [r3, #28]
  hadc2.Init.DMAContinuousRequests = DISABLE;
 8001318:	4b11      	ldr	r3, [pc, #68]	@ (8001360 <MX_ADC2_Init+0x98>)
 800131a:	2200      	movs	r2, #0
 800131c:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc2.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8001320:	4b0f      	ldr	r3, [pc, #60]	@ (8001360 <MX_ADC2_Init+0x98>)
 8001322:	2201      	movs	r2, #1
 8001324:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 8001326:	480e      	ldr	r0, [pc, #56]	@ (8001360 <MX_ADC2_Init+0x98>)
 8001328:	f001 fcb0 	bl	8002c8c <HAL_ADC_Init>
 800132c:	4603      	mov	r3, r0
 800132e:	2b00      	cmp	r3, #0
 8001330:	d001      	beq.n	8001336 <MX_ADC2_Init+0x6e>
  {
    Error_Handler();
 8001332:	f000 ffeb 	bl	800230c <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_11;
 8001336:	230b      	movs	r3, #11
 8001338:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 800133a:	2301      	movs	r3, #1
 800133c:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 800133e:	2300      	movs	r3, #0
 8001340:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8001342:	463b      	mov	r3, r7
 8001344:	4619      	mov	r1, r3
 8001346:	4806      	ldr	r0, [pc, #24]	@ (8001360 <MX_ADC2_Init+0x98>)
 8001348:	f001 fce4 	bl	8002d14 <HAL_ADC_ConfigChannel>
 800134c:	4603      	mov	r3, r0
 800134e:	2b00      	cmp	r3, #0
 8001350:	d001      	beq.n	8001356 <MX_ADC2_Init+0x8e>
  {
    Error_Handler();
 8001352:	f000 ffdb 	bl	800230c <Error_Handler>
  }
  /* USER CODE BEGIN ADC2_Init 2 */

  /* USER CODE END ADC2_Init 2 */

}
 8001356:	bf00      	nop
 8001358:	3710      	adds	r7, #16
 800135a:	46bd      	mov	sp, r7
 800135c:	bd80      	pop	{r7, pc}
 800135e:	bf00      	nop
 8001360:	200002ac 	.word	0x200002ac
 8001364:	40012100 	.word	0x40012100
 8001368:	0f000001 	.word	0x0f000001

0800136c <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 800136c:	b580      	push	{r7, lr}
 800136e:	b08c      	sub	sp, #48	@ 0x30
 8001370:	af00      	add	r7, sp, #0
 8001372:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001374:	f107 031c 	add.w	r3, r7, #28
 8001378:	2200      	movs	r2, #0
 800137a:	601a      	str	r2, [r3, #0]
 800137c:	605a      	str	r2, [r3, #4]
 800137e:	609a      	str	r2, [r3, #8]
 8001380:	60da      	str	r2, [r3, #12]
 8001382:	611a      	str	r2, [r3, #16]
  if(adcHandle->Instance==ADC1)
 8001384:	687b      	ldr	r3, [r7, #4]
 8001386:	681b      	ldr	r3, [r3, #0]
 8001388:	4a2e      	ldr	r2, [pc, #184]	@ (8001444 <HAL_ADC_MspInit+0xd8>)
 800138a:	4293      	cmp	r3, r2
 800138c:	d128      	bne.n	80013e0 <HAL_ADC_MspInit+0x74>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 800138e:	2300      	movs	r3, #0
 8001390:	61bb      	str	r3, [r7, #24]
 8001392:	4b2d      	ldr	r3, [pc, #180]	@ (8001448 <HAL_ADC_MspInit+0xdc>)
 8001394:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001396:	4a2c      	ldr	r2, [pc, #176]	@ (8001448 <HAL_ADC_MspInit+0xdc>)
 8001398:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800139c:	6453      	str	r3, [r2, #68]	@ 0x44
 800139e:	4b2a      	ldr	r3, [pc, #168]	@ (8001448 <HAL_ADC_MspInit+0xdc>)
 80013a0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80013a2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80013a6:	61bb      	str	r3, [r7, #24]
 80013a8:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 80013aa:	2300      	movs	r3, #0
 80013ac:	617b      	str	r3, [r7, #20]
 80013ae:	4b26      	ldr	r3, [pc, #152]	@ (8001448 <HAL_ADC_MspInit+0xdc>)
 80013b0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80013b2:	4a25      	ldr	r2, [pc, #148]	@ (8001448 <HAL_ADC_MspInit+0xdc>)
 80013b4:	f043 0304 	orr.w	r3, r3, #4
 80013b8:	6313      	str	r3, [r2, #48]	@ 0x30
 80013ba:	4b23      	ldr	r3, [pc, #140]	@ (8001448 <HAL_ADC_MspInit+0xdc>)
 80013bc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80013be:	f003 0304 	and.w	r3, r3, #4
 80013c2:	617b      	str	r3, [r7, #20]
 80013c4:	697b      	ldr	r3, [r7, #20]
    /**ADC1 GPIO Configuration
    PC0     ------> ADC1_IN10
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 80013c6:	2301      	movs	r3, #1
 80013c8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80013ca:	2303      	movs	r3, #3
 80013cc:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013ce:	2300      	movs	r3, #0
 80013d0:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80013d2:	f107 031c 	add.w	r3, r7, #28
 80013d6:	4619      	mov	r1, r3
 80013d8:	481c      	ldr	r0, [pc, #112]	@ (800144c <HAL_ADC_MspInit+0xe0>)
 80013da:	f002 fe5b 	bl	8004094 <HAL_GPIO_Init>

  /* USER CODE BEGIN ADC2_MspInit 1 */

  /* USER CODE END ADC2_MspInit 1 */
  }
}
 80013de:	e02c      	b.n	800143a <HAL_ADC_MspInit+0xce>
  else if(adcHandle->Instance==ADC2)
 80013e0:	687b      	ldr	r3, [r7, #4]
 80013e2:	681b      	ldr	r3, [r3, #0]
 80013e4:	4a1a      	ldr	r2, [pc, #104]	@ (8001450 <HAL_ADC_MspInit+0xe4>)
 80013e6:	4293      	cmp	r3, r2
 80013e8:	d127      	bne.n	800143a <HAL_ADC_MspInit+0xce>
    __HAL_RCC_ADC2_CLK_ENABLE();
 80013ea:	2300      	movs	r3, #0
 80013ec:	613b      	str	r3, [r7, #16]
 80013ee:	4b16      	ldr	r3, [pc, #88]	@ (8001448 <HAL_ADC_MspInit+0xdc>)
 80013f0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80013f2:	4a15      	ldr	r2, [pc, #84]	@ (8001448 <HAL_ADC_MspInit+0xdc>)
 80013f4:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80013f8:	6453      	str	r3, [r2, #68]	@ 0x44
 80013fa:	4b13      	ldr	r3, [pc, #76]	@ (8001448 <HAL_ADC_MspInit+0xdc>)
 80013fc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80013fe:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8001402:	613b      	str	r3, [r7, #16]
 8001404:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001406:	2300      	movs	r3, #0
 8001408:	60fb      	str	r3, [r7, #12]
 800140a:	4b0f      	ldr	r3, [pc, #60]	@ (8001448 <HAL_ADC_MspInit+0xdc>)
 800140c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800140e:	4a0e      	ldr	r2, [pc, #56]	@ (8001448 <HAL_ADC_MspInit+0xdc>)
 8001410:	f043 0304 	orr.w	r3, r3, #4
 8001414:	6313      	str	r3, [r2, #48]	@ 0x30
 8001416:	4b0c      	ldr	r3, [pc, #48]	@ (8001448 <HAL_ADC_MspInit+0xdc>)
 8001418:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800141a:	f003 0304 	and.w	r3, r3, #4
 800141e:	60fb      	str	r3, [r7, #12]
 8001420:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 8001422:	2302      	movs	r3, #2
 8001424:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001426:	2303      	movs	r3, #3
 8001428:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800142a:	2300      	movs	r3, #0
 800142c:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800142e:	f107 031c 	add.w	r3, r7, #28
 8001432:	4619      	mov	r1, r3
 8001434:	4805      	ldr	r0, [pc, #20]	@ (800144c <HAL_ADC_MspInit+0xe0>)
 8001436:	f002 fe2d 	bl	8004094 <HAL_GPIO_Init>
}
 800143a:	bf00      	nop
 800143c:	3730      	adds	r7, #48	@ 0x30
 800143e:	46bd      	mov	sp, r7
 8001440:	bd80      	pop	{r7, pc}
 8001442:	bf00      	nop
 8001444:	40012000 	.word	0x40012000
 8001448:	40023800 	.word	0x40023800
 800144c:	40020800 	.word	0x40020800
 8001450:	40012100 	.word	0x40012100

08001454 <HAL_TIM_PeriodElapsedCallback>:
/* 1 ms interrupt
 * HLCK 96 MHz
 * APB1 48 MHz
 */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001454:	b580      	push	{r7, lr}
 8001456:	b082      	sub	sp, #8
 8001458:	af00      	add	r7, sp, #0
 800145a:	6078      	str	r0, [r7, #4]
	if (htim->Instance == TIM2)
 800145c:	687b      	ldr	r3, [r7, #4]
 800145e:	681b      	ldr	r3, [r3, #0]
 8001460:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001464:	d101      	bne.n	800146a <HAL_TIM_PeriodElapsedCallback+0x16>
	    {
	        CAN_interrupt();   // eure Logik
 8001466:	f000 f959 	bl	800171c <CAN_interrupt>
	        //CAN_TIM2_Tick();   // eure can.c Tick-Funktion
	    }
}
 800146a:	bf00      	nop
 800146c:	3708      	adds	r7, #8
 800146e:	46bd      	mov	sp, r7
 8001470:	bd80      	pop	{r7, pc}
	...

08001474 <HAL_CAN_RxFifo0MsgPendingCallback>:

void HAL_CAN_RxFifo0MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 8001474:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001476:	b089      	sub	sp, #36	@ 0x24
 8001478:	af06      	add	r7, sp, #24
 800147a:	6078      	str	r0, [r7, #4]
    CAN_RX(hcan1);
 800147c:	4e0f      	ldr	r6, [pc, #60]	@ (80014bc <HAL_CAN_RxFifo0MsgPendingCallback+0x48>)
 800147e:	466d      	mov	r5, sp
 8001480:	f106 0410 	add.w	r4, r6, #16
 8001484:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001486:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001488:	e894 0003 	ldmia.w	r4, {r0, r1}
 800148c:	e885 0003 	stmia.w	r5, {r0, r1}
 8001490:	e896 000f 	ldmia.w	r6, {r0, r1, r2, r3}
 8001494:	f000 fa60 	bl	8001958 <CAN_RX>
    CAN_RX_IVT(hcan2);
 8001498:	4e09      	ldr	r6, [pc, #36]	@ (80014c0 <HAL_CAN_RxFifo0MsgPendingCallback+0x4c>)
 800149a:	466d      	mov	r5, sp
 800149c:	f106 0410 	add.w	r4, r6, #16
 80014a0:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80014a2:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80014a4:	e894 0003 	ldmia.w	r4, {r0, r1}
 80014a8:	e885 0003 	stmia.w	r5, {r0, r1}
 80014ac:	e896 000f 	ldmia.w	r6, {r0, r1, r2, r3}
 80014b0:	f000 fb70 	bl	8001b94 <CAN_RX_IVT>
}
 80014b4:	bf00      	nop
 80014b6:	370c      	adds	r7, #12
 80014b8:	46bd      	mov	sp, r7
 80014ba:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80014bc:	20000348 	.word	0x20000348
 80014c0:	20000370 	.word	0x20000370
 80014c4:	00000000 	.word	0x00000000

080014c8 <HAL_TIM_IC_CaptureCallback>:

void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80014c8:	b5b0      	push	{r4, r5, r7, lr}
 80014ca:	b082      	sub	sp, #8
 80014cc:	af00      	add	r7, sp, #0
 80014ce:	6078      	str	r0, [r7, #4]
	if(htim->Channel == HAL_TIM_ACTIVE_CHANNEL_2)  // If the interrupt is triggered by channel 1
 80014d0:	687b      	ldr	r3, [r7, #4]
 80014d2:	7f1b      	ldrb	r3, [r3, #28]
 80014d4:	2b02      	cmp	r3, #2
 80014d6:	d136      	bne.n	8001546 <HAL_TIM_IC_CaptureCallback+0x7e>
	{
		// Read the IC value
		ICValue = HAL_TIM_ReadCapturedValue(htim, TIM_CHANNEL_2);
 80014d8:	2104      	movs	r1, #4
 80014da:	6878      	ldr	r0, [r7, #4]
 80014dc:	f006 f908 	bl	80076f0 <HAL_TIM_ReadCapturedValue>
 80014e0:	4603      	mov	r3, r0
 80014e2:	4a3b      	ldr	r2, [pc, #236]	@ (80015d0 <HAL_TIM_IC_CaptureCallback+0x108>)
 80014e4:	6013      	str	r3, [r2, #0]
		if(ICValue != 0){
 80014e6:	4b3a      	ldr	r3, [pc, #232]	@ (80015d0 <HAL_TIM_IC_CaptureCallback+0x108>)
 80014e8:	681b      	ldr	r3, [r3, #0]
 80014ea:	2b00      	cmp	r3, #0
 80014ec:	d02b      	beq.n	8001546 <HAL_TIM_IC_CaptureCallback+0x7e>
			Duty = 100 - (HAL_TIM_ReadCapturedValue(htim, TIM_CHANNEL_1) * 100.0)/ICValue; // calculate the Duty Cycle
 80014ee:	2100      	movs	r1, #0
 80014f0:	6878      	ldr	r0, [r7, #4]
 80014f2:	f006 f8fd 	bl	80076f0 <HAL_TIM_ReadCapturedValue>
 80014f6:	4603      	mov	r3, r0
 80014f8:	4618      	mov	r0, r3
 80014fa:	f7fe ffb1 	bl	8000460 <__aeabi_ui2d>
 80014fe:	f04f 0200 	mov.w	r2, #0
 8001502:	4b34      	ldr	r3, [pc, #208]	@ (80015d4 <HAL_TIM_IC_CaptureCallback+0x10c>)
 8001504:	f7ff f826 	bl	8000554 <__aeabi_dmul>
 8001508:	4602      	mov	r2, r0
 800150a:	460b      	mov	r3, r1
 800150c:	4614      	mov	r4, r2
 800150e:	461d      	mov	r5, r3
 8001510:	4b2f      	ldr	r3, [pc, #188]	@ (80015d0 <HAL_TIM_IC_CaptureCallback+0x108>)
 8001512:	681b      	ldr	r3, [r3, #0]
 8001514:	4618      	mov	r0, r3
 8001516:	f7fe ffa3 	bl	8000460 <__aeabi_ui2d>
 800151a:	4602      	mov	r2, r0
 800151c:	460b      	mov	r3, r1
 800151e:	4620      	mov	r0, r4
 8001520:	4629      	mov	r1, r5
 8001522:	f7ff f941 	bl	80007a8 <__aeabi_ddiv>
 8001526:	4602      	mov	r2, r0
 8001528:	460b      	mov	r3, r1
 800152a:	f04f 0000 	mov.w	r0, #0
 800152e:	4929      	ldr	r1, [pc, #164]	@ (80015d4 <HAL_TIM_IC_CaptureCallback+0x10c>)
 8001530:	f7fe fe58 	bl	80001e4 <__aeabi_dsub>
 8001534:	4602      	mov	r2, r0
 8001536:	460b      	mov	r3, r1
 8001538:	4610      	mov	r0, r2
 800153a:	4619      	mov	r1, r3
 800153c:	f7ff fa3c 	bl	80009b8 <__aeabi_d2f>
 8001540:	4603      	mov	r3, r0
 8001542:	4a25      	ldr	r2, [pc, #148]	@ (80015d8 <HAL_TIM_IC_CaptureCallback+0x110>)
 8001544:	6013      	str	r3, [r2, #0]
		}
	}
	if(Duty < 10) {
 8001546:	4b24      	ldr	r3, [pc, #144]	@ (80015d8 <HAL_TIM_IC_CaptureCallback+0x110>)
 8001548:	681b      	ldr	r3, [r3, #0]
 800154a:	4924      	ldr	r1, [pc, #144]	@ (80015dc <HAL_TIM_IC_CaptureCallback+0x114>)
 800154c:	4618      	mov	r0, r3
 800154e:	f7ff fad1 	bl	8000af4 <__aeabi_fcmplt>
 8001552:	4603      	mov	r3, r0
 8001554:	2b00      	cmp	r3, #0
 8001556:	d003      	beq.n	8001560 <HAL_TIM_IC_CaptureCallback+0x98>
		Duty = 10;
 8001558:	4b1f      	ldr	r3, [pc, #124]	@ (80015d8 <HAL_TIM_IC_CaptureCallback+0x110>)
 800155a:	4a20      	ldr	r2, [pc, #128]	@ (80015dc <HAL_TIM_IC_CaptureCallback+0x114>)
 800155c:	601a      	str	r2, [r3, #0]
 800155e:	e00b      	b.n	8001578 <HAL_TIM_IC_CaptureCallback+0xb0>
	}
	else if(Duty > 90){
 8001560:	4b1d      	ldr	r3, [pc, #116]	@ (80015d8 <HAL_TIM_IC_CaptureCallback+0x110>)
 8001562:	681b      	ldr	r3, [r3, #0]
 8001564:	491e      	ldr	r1, [pc, #120]	@ (80015e0 <HAL_TIM_IC_CaptureCallback+0x118>)
 8001566:	4618      	mov	r0, r3
 8001568:	f7ff fae2 	bl	8000b30 <__aeabi_fcmpgt>
 800156c:	4603      	mov	r3, r0
 800156e:	2b00      	cmp	r3, #0
 8001570:	d002      	beq.n	8001578 <HAL_TIM_IC_CaptureCallback+0xb0>
		Duty = 90;
 8001572:	4b19      	ldr	r3, [pc, #100]	@ (80015d8 <HAL_TIM_IC_CaptureCallback+0x110>)
 8001574:	4a1a      	ldr	r2, [pc, #104]	@ (80015e0 <HAL_TIM_IC_CaptureCallback+0x118>)
 8001576:	601a      	str	r2, [r3, #0]
	}

	imdStatValue = (90.0*1200)/(Duty-5.0) - 1200;		//R_F = (90% * 1200kOhm)/(duty[%] - 5%) - 1200kOhm
 8001578:	4b17      	ldr	r3, [pc, #92]	@ (80015d8 <HAL_TIM_IC_CaptureCallback+0x110>)
 800157a:	681b      	ldr	r3, [r3, #0]
 800157c:	4618      	mov	r0, r3
 800157e:	f7fe ff91 	bl	80004a4 <__aeabi_f2d>
 8001582:	f04f 0200 	mov.w	r2, #0
 8001586:	4b17      	ldr	r3, [pc, #92]	@ (80015e4 <HAL_TIM_IC_CaptureCallback+0x11c>)
 8001588:	f7fe fe2c 	bl	80001e4 <__aeabi_dsub>
 800158c:	4602      	mov	r2, r0
 800158e:	460b      	mov	r3, r1
 8001590:	a10d      	add	r1, pc, #52	@ (adr r1, 80015c8 <HAL_TIM_IC_CaptureCallback+0x100>)
 8001592:	e9d1 0100 	ldrd	r0, r1, [r1]
 8001596:	f7ff f907 	bl	80007a8 <__aeabi_ddiv>
 800159a:	4602      	mov	r2, r0
 800159c:	460b      	mov	r3, r1
 800159e:	4610      	mov	r0, r2
 80015a0:	4619      	mov	r1, r3
 80015a2:	f04f 0200 	mov.w	r2, #0
 80015a6:	4b10      	ldr	r3, [pc, #64]	@ (80015e8 <HAL_TIM_IC_CaptureCallback+0x120>)
 80015a8:	f7fe fe1c 	bl	80001e4 <__aeabi_dsub>
 80015ac:	4602      	mov	r2, r0
 80015ae:	460b      	mov	r3, r1
 80015b0:	4610      	mov	r0, r2
 80015b2:	4619      	mov	r1, r3
 80015b4:	f7ff f9e0 	bl	8000978 <__aeabi_d2uiz>
 80015b8:	4603      	mov	r3, r0
 80015ba:	b29a      	uxth	r2, r3
 80015bc:	4b0b      	ldr	r3, [pc, #44]	@ (80015ec <HAL_TIM_IC_CaptureCallback+0x124>)
 80015be:	801a      	strh	r2, [r3, #0]
}
 80015c0:	bf00      	nop
 80015c2:	3708      	adds	r7, #8
 80015c4:	46bd      	mov	sp, r7
 80015c6:	bdb0      	pop	{r4, r5, r7, pc}
 80015c8:	00000000 	.word	0x00000000
 80015cc:	40fa5e00 	.word	0x40fa5e00
 80015d0:	200002f8 	.word	0x200002f8
 80015d4:	40590000 	.word	0x40590000
 80015d8:	200002fc 	.word	0x200002fc
 80015dc:	41200000 	.word	0x41200000
 80015e0:	42b40000 	.word	0x42b40000
 80015e4:	40140000 	.word	0x40140000
 80015e8:	4092c000 	.word	0x4092c000
 80015ec:	20000300 	.word	0x20000300

080015f0 <BMS_init>:

void BMS_init()
{
 80015f0:	b580      	push	{r7, lr}
 80015f2:	af00      	add	r7, sp, #0
	LTC6811_initialize();
 80015f4:	f7ff fc74 	bl	8000ee0 <LTC6811_initialize>
}
 80015f8:	bf00      	nop
 80015fa:	bd80      	pop	{r7, pc}

080015fc <BMS>:

void BMS()		// Battery Management System function for main loop.
{
 80015fc:	b5f0      	push	{r4, r5, r6, r7, lr}
 80015fe:	b08d      	sub	sp, #52	@ 0x34
 8001600:	af06      	add	r7, sp, #24
	static uint32_t last_usb = 0;
	if (HAL_GetTick() - last_usb < 100) return;   // nur alle 100ms (10Hz)
 8001602:	f001 fb15 	bl	8002c30 <HAL_GetTick>
 8001606:	4602      	mov	r2, r0
 8001608:	4b3e      	ldr	r3, [pc, #248]	@ (8001704 <BMS+0x108>)
 800160a:	681b      	ldr	r3, [r3, #0]
 800160c:	1ad3      	subs	r3, r2, r3
 800160e:	2b63      	cmp	r3, #99	@ 0x63
 8001610:	d974      	bls.n	80016fc <BMS+0x100>
	last_usb = HAL_GetTick();
 8001612:	f001 fb0d 	bl	8002c30 <HAL_GetTick>
 8001616:	4603      	mov	r3, r0
 8001618:	4a3a      	ldr	r2, [pc, #232]	@ (8001704 <BMS+0x108>)
 800161a:	6013      	str	r3, [r2, #0]
	//static uint8_t selTemp = 0;

	//LTC6811_wrcfg((uint8_t(*)[6])cfg);		// Write config
	//HAL_Delay(3);

	LTC6811_clrstat();		// Write config
 800161c:	f7ff fd90 	bl	8001140 <LTC6811_clrstat>
	HAL_Delay(3);
 8001620:	2003      	movs	r0, #3
 8001622:	f001 fb0f 	bl	8002c44 <HAL_Delay>

	LTC6811_adstat();										// measure voltages
 8001626:	f7ff fcf5 	bl	8001014 <LTC6811_adstat>
	HAL_Delay(15);
 800162a:	200f      	movs	r0, #15
 800162c:	f001 fb0a 	bl	8002c44 <HAL_Delay>

	///for (int i = 0; i < 8; i++) RDAUXA[i] = 0x00;



	int8_t pec_ok = LTC6811_rdstat(0, stA);
 8001630:	f107 0308 	add.w	r3, r7, #8
 8001634:	4619      	mov	r1, r3
 8001636:	2000      	movs	r0, #0
 8001638:	f7ff fd2e 	bl	8001098 <LTC6811_rdstat>
 800163c:	4603      	mov	r3, r0
 800163e:	757b      	strb	r3, [r7, #21]

	printf("pec_ok=%d\r\n", pec_ok);
 8001640:	f997 3015 	ldrsb.w	r3, [r7, #21]
 8001644:	4619      	mov	r1, r3
 8001646:	4830      	ldr	r0, [pc, #192]	@ (8001708 <BMS+0x10c>)
 8001648:	f00a f98a 	bl	800b960 <iprintf>
	printf("STATA: %02X %02X %02X %02X %02X %02X | %02X %02X\r\n",
	       stA[0], stA[1], stA[2], stA[3], stA[4], stA[5], stA[6], stA[7]);
 800164c:	7a3b      	ldrb	r3, [r7, #8]
	printf("STATA: %02X %02X %02X %02X %02X %02X | %02X %02X\r\n",
 800164e:	461d      	mov	r5, r3
	       stA[0], stA[1], stA[2], stA[3], stA[4], stA[5], stA[6], stA[7]);
 8001650:	7a7b      	ldrb	r3, [r7, #9]
	printf("STATA: %02X %02X %02X %02X %02X %02X | %02X %02X\r\n",
 8001652:	461e      	mov	r6, r3
	       stA[0], stA[1], stA[2], stA[3], stA[4], stA[5], stA[6], stA[7]);
 8001654:	7abb      	ldrb	r3, [r7, #10]
	printf("STATA: %02X %02X %02X %02X %02X %02X | %02X %02X\r\n",
 8001656:	469c      	mov	ip, r3
	       stA[0], stA[1], stA[2], stA[3], stA[4], stA[5], stA[6], stA[7]);
 8001658:	7afb      	ldrb	r3, [r7, #11]
 800165a:	7b3a      	ldrb	r2, [r7, #12]
 800165c:	7b79      	ldrb	r1, [r7, #13]
 800165e:	7bb8      	ldrb	r0, [r7, #14]
 8001660:	7bfc      	ldrb	r4, [r7, #15]
	printf("STATA: %02X %02X %02X %02X %02X %02X | %02X %02X\r\n",
 8001662:	9404      	str	r4, [sp, #16]
 8001664:	9003      	str	r0, [sp, #12]
 8001666:	9102      	str	r1, [sp, #8]
 8001668:	9201      	str	r2, [sp, #4]
 800166a:	9300      	str	r3, [sp, #0]
 800166c:	4663      	mov	r3, ip
 800166e:	4632      	mov	r2, r6
 8001670:	4629      	mov	r1, r5
 8001672:	4826      	ldr	r0, [pc, #152]	@ (800170c <BMS+0x110>)
 8001674:	f00a f974 	bl	800b960 <iprintf>


	if (pec_ok == 0 && (stA[2] | stA[3]) != 0)
 8001678:	f997 3015 	ldrsb.w	r3, [r7, #21]
 800167c:	2b00      	cmp	r3, #0
 800167e:	d11e      	bne.n	80016be <BMS+0xc2>
 8001680:	7aba      	ldrb	r2, [r7, #10]
 8001682:	7afb      	ldrb	r3, [r7, #11]
 8001684:	4313      	orrs	r3, r2
 8001686:	b2db      	uxtb	r3, r3
 8001688:	2b00      	cmp	r3, #0
 800168a:	d018      	beq.n	80016be <BMS+0xc2>
	{
	    uint16_t itmp = (uint16_t)stA[2] | ((uint16_t)stA[3] << 8);
 800168c:	7abb      	ldrb	r3, [r7, #10]
 800168e:	b21a      	sxth	r2, r3
 8001690:	7afb      	ldrb	r3, [r7, #11]
 8001692:	b21b      	sxth	r3, r3
 8001694:	021b      	lsls	r3, r3, #8
 8001696:	b21b      	sxth	r3, r3
 8001698:	4313      	orrs	r3, r2
 800169a:	b21b      	sxth	r3, r3
 800169c:	827b      	strh	r3, [r7, #18]
	    temp_c10 = (int16_t)(((int32_t)itmp * 2 + 7) / 15 - 2730); // 0.1C
 800169e:	8a7b      	ldrh	r3, [r7, #18]
 80016a0:	005b      	lsls	r3, r3, #1
 80016a2:	3307      	adds	r3, #7
 80016a4:	4a1a      	ldr	r2, [pc, #104]	@ (8001710 <BMS+0x114>)
 80016a6:	fb82 1203 	smull	r1, r2, r2, r3
 80016aa:	441a      	add	r2, r3
 80016ac:	10d2      	asrs	r2, r2, #3
 80016ae:	17db      	asrs	r3, r3, #31
 80016b0:	1ad3      	subs	r3, r2, r3
 80016b2:	b29b      	uxth	r3, r3
 80016b4:	f6a3 23aa 	subw	r3, r3, #2730	@ 0xaaa
 80016b8:	b29b      	uxth	r3, r3
 80016ba:	82fb      	strh	r3, [r7, #22]
	{
 80016bc:	e005      	b.n	80016ca <BMS+0xce>
	}
	else
	{
	    temp_c10 = 0x7FFF;   // Fehlerwert
 80016be:	f647 73ff 	movw	r3, #32767	@ 0x7fff
 80016c2:	82fb      	strh	r3, [r7, #22]
	    PEC_ERROR = 1;
 80016c4:	4b13      	ldr	r3, [pc, #76]	@ (8001714 <BMS+0x118>)
 80016c6:	2201      	movs	r2, #1
 80016c8:	701a      	strb	r2, [r3, #0]
	}

	uint8_t payload[3];

	int16_t t10 = temp_c10;                 // 0.1C signed
 80016ca:	8afb      	ldrh	r3, [r7, #22]
 80016cc:	823b      	strh	r3, [r7, #16]
	payload[0] = 0x03;
 80016ce:	2303      	movs	r3, #3
 80016d0:	713b      	strb	r3, [r7, #4]
	payload[1] = (uint8_t)((uint16_t)t10 >> 8);
 80016d2:	8a3b      	ldrh	r3, [r7, #16]
 80016d4:	0a1b      	lsrs	r3, r3, #8
 80016d6:	b29b      	uxth	r3, r3
 80016d8:	b2db      	uxtb	r3, r3
 80016da:	717b      	strb	r3, [r7, #5]
	payload[2] = (uint8_t)((uint16_t)t10 & 0xFF);
 80016dc:	8a3b      	ldrh	r3, [r7, #16]
 80016de:	b2db      	uxtb	r3, r3
 80016e0:	71bb      	strb	r3, [r7, #6]
	USB_control("slave", payload, 3);
 80016e2:	1d3b      	adds	r3, r7, #4
 80016e4:	2203      	movs	r2, #3
 80016e6:	4619      	mov	r1, r3
 80016e8:	480b      	ldr	r0, [pc, #44]	@ (8001718 <BMS+0x11c>)
 80016ea:	f001 f91b 	bl	8002924 <USB_control>
	payload[0] = 0x03;                        // ID: LTC_Internal_Temp
	payload[1] = (uint8_t)(temp_u16 >> 8);   // High Byte
	payload[2] = (uint8_t)(temp_u16 & 0xFF); // Low Byte
	*/

	USB_control("slave", payload, sizeof(payload)); // = 3
 80016ee:	1d3b      	adds	r3, r7, #4
 80016f0:	2203      	movs	r2, #3
 80016f2:	4619      	mov	r1, r3
 80016f4:	4808      	ldr	r0, [pc, #32]	@ (8001718 <BMS+0x11c>)
 80016f6:	f001 f915 	bl	8002924 <USB_control>
 80016fa:	e000      	b.n	80016fe <BMS+0x102>
	if (HAL_GetTick() - last_usb < 100) return;   // nur alle 100ms (10Hz)
 80016fc:	bf00      	nop
	USB_control("slave", payload, 3);
	*/
	//strcpy(broadcaster, "slave");
	//USB_control(broadcaster, payload, 2);

}
 80016fe:	371c      	adds	r7, #28
 8001700:	46bd      	mov	sp, r7
 8001702:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001704:	20000328 	.word	0x20000328
 8001708:	0800c508 	.word	0x0800c508
 800170c:	0800c514 	.word	0x0800c514
 8001710:	88888889 	.word	0x88888889
 8001714:	200002f4 	.word	0x200002f4
 8001718:	0800c548 	.word	0x0800c548

0800171c <CAN_interrupt>:
	}
	else return 0xFFFF;
}

void CAN_interrupt()
{
 800171c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8001720:	b086      	sub	sp, #24
 8001722:	af00      	add	r7, sp, #0
	if (HAL_GetTick()>= last20 + 20)
 8001724:	f001 fa84 	bl	8002c30 <HAL_GetTick>
 8001728:	4603      	mov	r3, r0
 800172a:	2200      	movs	r2, #0
 800172c:	613b      	str	r3, [r7, #16]
 800172e:	617a      	str	r2, [r7, #20]
 8001730:	4b21      	ldr	r3, [pc, #132]	@ (80017b8 <CAN_interrupt+0x9c>)
 8001732:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001736:	f112 0814 	adds.w	r8, r2, #20
 800173a:	f143 0900 	adc.w	r9, r3, #0
 800173e:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8001742:	4611      	mov	r1, r2
 8001744:	4541      	cmp	r1, r8
 8001746:	eb73 0309 	sbcs.w	r3, r3, r9
 800174a:	d30d      	bcc.n	8001768 <CAN_interrupt+0x4c>
	{
		CAN_50(AMS0_databytes);
 800174c:	481b      	ldr	r0, [pc, #108]	@ (80017bc <CAN_interrupt+0xa0>)
 800174e:	f000 fa99 	bl	8001c84 <CAN_50>
		last20 = HAL_GetTick();
 8001752:	f001 fa6d 	bl	8002c30 <HAL_GetTick>
 8001756:	4603      	mov	r3, r0
 8001758:	2200      	movs	r2, #0
 800175a:	60bb      	str	r3, [r7, #8]
 800175c:	60fa      	str	r2, [r7, #12]
 800175e:	4b16      	ldr	r3, [pc, #88]	@ (80017b8 <CAN_interrupt+0x9c>)
 8001760:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 8001764:	e9c3 1200 	strd	r1, r2, [r3]
	}
	if (HAL_GetTick()>= last100 + 100)
 8001768:	f001 fa62 	bl	8002c30 <HAL_GetTick>
 800176c:	4603      	mov	r3, r0
 800176e:	2200      	movs	r2, #0
 8001770:	469a      	mov	sl, r3
 8001772:	4693      	mov	fp, r2
 8001774:	4b12      	ldr	r3, [pc, #72]	@ (80017c0 <CAN_interrupt+0xa4>)
 8001776:	e9d3 2300 	ldrd	r2, r3, [r3]
 800177a:	f112 0464 	adds.w	r4, r2, #100	@ 0x64
 800177e:	f143 0500 	adc.w	r5, r3, #0
 8001782:	45a2      	cmp	sl, r4
 8001784:	eb7b 0305 	sbcs.w	r3, fp, r5
 8001788:	d311      	bcc.n	80017ae <CAN_interrupt+0x92>
	{
		CAN_10(AMS1_databytes);
 800178a:	480e      	ldr	r0, [pc, #56]	@ (80017c4 <CAN_interrupt+0xa8>)
 800178c:	f000 faae 	bl	8001cec <CAN_10>

		HAL_GPIO_TogglePin(GPIOA, WDI_Pin);		// toggle watchdog
 8001790:	2110      	movs	r1, #16
 8001792:	480d      	ldr	r0, [pc, #52]	@ (80017c8 <CAN_interrupt+0xac>)
 8001794:	f002 fe34 	bl	8004400 <HAL_GPIO_TogglePin>
		//HAL_GPIO_TogglePin(GPIOC, LED_GN_Pin);	// toggle LED
		last100 = HAL_GetTick();
 8001798:	f001 fa4a 	bl	8002c30 <HAL_GetTick>
 800179c:	4603      	mov	r3, r0
 800179e:	2200      	movs	r2, #0
 80017a0:	603b      	str	r3, [r7, #0]
 80017a2:	607a      	str	r2, [r7, #4]
 80017a4:	4b06      	ldr	r3, [pc, #24]	@ (80017c0 <CAN_interrupt+0xa4>)
 80017a6:	e9d7 1200 	ldrd	r1, r2, [r7]
 80017aa:	e9c3 1200 	strd	r1, r2, [r3]
		//send_usb();
	}
}
 80017ae:	bf00      	nop
 80017b0:	3718      	adds	r7, #24
 80017b2:	46bd      	mov	sp, r7
 80017b4:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80017b8:	20000318 	.word	0x20000318
 80017bc:	20000304 	.word	0x20000304
 80017c0:	20000320 	.word	0x20000320
 80017c4:	2000030c 	.word	0x2000030c
 80017c8:	40020000 	.word	0x40020000

080017cc <CAN_TX>:
CAN_TxHeaderTypeDef IVT_MSG_COMMAND = {0x411, 0,CAN_ID_STD, CAN_RTR_DATA,8};


// transmit CAN Message
void CAN_TX(CAN_HandleTypeDef hcan, CAN_TxHeaderTypeDef TxHeader, uint8_t* TxData)
{
 80017cc:	b084      	sub	sp, #16
 80017ce:	b5b0      	push	{r4, r5, r7, lr}
 80017d0:	b090      	sub	sp, #64	@ 0x40
 80017d2:	af0e      	add	r7, sp, #56	@ 0x38
 80017d4:	f107 0418 	add.w	r4, r7, #24
 80017d8:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
	uint32_t TxMailbox;
	uint32_t freeMailboxes = HAL_CAN_GetTxMailboxesFreeLevel(&hcan);
 80017dc:	f107 0018 	add.w	r0, r7, #24
 80017e0:	f001 ffad 	bl	800373e <HAL_CAN_GetTxMailboxesFreeLevel>
 80017e4:	6078      	str	r0, [r7, #4]
	if(freeMailboxes > 0)
 80017e6:	687b      	ldr	r3, [r7, #4]
 80017e8:	2b00      	cmp	r3, #0
 80017ea:	d037      	beq.n	800185c <CAN_TX+0x90>
	{
		if (HAL_CAN_AddTxMessage(&hcan, &TxHeader, TxData, &TxMailbox) != HAL_OK)
 80017ec:	463b      	mov	r3, r7
 80017ee:	f107 0140 	add.w	r1, r7, #64	@ 0x40
 80017f2:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80017f4:	f107 0018 	add.w	r0, r7, #24
 80017f8:	f001 fed2 	bl	80035a0 <HAL_CAN_AddTxMessage>
 80017fc:	4603      	mov	r3, r0
 80017fe:	2b00      	cmp	r3, #0
 8001800:	d02c      	beq.n	800185c <CAN_TX+0x90>
		{
		    static uint8_t retries = 0;
		    if (retries < 5) {  // Maximum retries
 8001802:	4b1c      	ldr	r3, [pc, #112]	@ (8001874 <CAN_TX+0xa8>)
 8001804:	781b      	ldrb	r3, [r3, #0]
 8001806:	2b04      	cmp	r3, #4
 8001808:	d81f      	bhi.n	800184a <CAN_TX+0x7e>
		    	retries++;
 800180a:	4b1a      	ldr	r3, [pc, #104]	@ (8001874 <CAN_TX+0xa8>)
 800180c:	781b      	ldrb	r3, [r3, #0]
 800180e:	3301      	adds	r3, #1
 8001810:	b2da      	uxtb	r2, r3
 8001812:	4b18      	ldr	r3, [pc, #96]	@ (8001874 <CAN_TX+0xa8>)
 8001814:	701a      	strb	r2, [r3, #0]
			    CAN_TX(hcan, TxHeader, TxData);
 8001816:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8001818:	930c      	str	r3, [sp, #48]	@ 0x30
 800181a:	ad06      	add	r5, sp, #24
 800181c:	f107 0440 	add.w	r4, r7, #64	@ 0x40
 8001820:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001822:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001824:	e894 0003 	ldmia.w	r4, {r0, r1}
 8001828:	e885 0003 	stmia.w	r5, {r0, r1}
 800182c:	466d      	mov	r5, sp
 800182e:	f107 0428 	add.w	r4, r7, #40	@ 0x28
 8001832:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001834:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001836:	e894 0003 	ldmia.w	r4, {r0, r1}
 800183a:	e885 0003 	stmia.w	r5, {r0, r1}
 800183e:	f107 0318 	add.w	r3, r7, #24
 8001842:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8001844:	f7ff ffc2 	bl	80017cc <CAN_TX>
 8001848:	e008      	b.n	800185c <CAN_TX+0x90>
		    } else {
		        retries = 0;  // Reset retry count after a failure
 800184a:	4b0a      	ldr	r3, [pc, #40]	@ (8001874 <CAN_TX+0xa8>)
 800184c:	2200      	movs	r2, #0
 800184e:	701a      	strb	r2, [r3, #0]
		        // Optionally, handle the failure (e.g., by logging it)
		        HAL_GPIO_WritePin(GPIOD, LED_RD_Pin, GPIO_PIN_SET);
 8001850:	2201      	movs	r2, #1
 8001852:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8001856:	4808      	ldr	r0, [pc, #32]	@ (8001878 <CAN_TX+0xac>)
 8001858:	f002 fdba 	bl	80043d0 <HAL_GPIO_WritePin>
	/*else
	{
		CAN_TX(hcan, TxHeader, TxData);
	}
	*/
	if (HAL_CAN_GetTxMailboxesFreeLevel(&hcan) == 0) return;
 800185c:	f107 0018 	add.w	r0, r7, #24
 8001860:	f001 ff6d 	bl	800373e <HAL_CAN_GetTxMailboxesFreeLevel>
 8001864:	4603      	mov	r3, r0
 8001866:	2b00      	cmp	r3, #0

}
 8001868:	3708      	adds	r7, #8
 800186a:	46bd      	mov	sp, r7
 800186c:	e8bd 40b0 	ldmia.w	sp!, {r4, r5, r7, lr}
 8001870:	b004      	add	sp, #16
 8001872:	4770      	bx	lr
 8001874:	2000039c 	.word	0x2000039c
 8001878:	40020c00 	.word	0x40020c00

0800187c <CAN_TX_IVT>:

	// receive CAN message
void CAN_TX_IVT(CAN_HandleTypeDef hcan, CAN_TxHeaderTypeDef TxHeader, uint8_t* TxData)
{
 800187c:	b084      	sub	sp, #16
 800187e:	b5b0      	push	{r4, r5, r7, lr}
 8001880:	b090      	sub	sp, #64	@ 0x40
 8001882:	af0e      	add	r7, sp, #56	@ 0x38
 8001884:	f107 0418 	add.w	r4, r7, #24
 8001888:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
	uint32_t TxMailbox;
	uint32_t freeMailboxes = HAL_CAN_GetTxMailboxesFreeLevel(&hcan);
 800188c:	f107 0018 	add.w	r0, r7, #24
 8001890:	f001 ff55 	bl	800373e <HAL_CAN_GetTxMailboxesFreeLevel>
 8001894:	6078      	str	r0, [r7, #4]
	if(freeMailboxes > 0)
 8001896:	687b      	ldr	r3, [r7, #4]
 8001898:	2b00      	cmp	r3, #0
 800189a:	d038      	beq.n	800190e <CAN_TX_IVT+0x92>
	{
		if (HAL_CAN_AddTxMessage(&hcan, &TxHeader, TxData, &TxMailbox) != HAL_OK)
 800189c:	463b      	mov	r3, r7
 800189e:	f107 0140 	add.w	r1, r7, #64	@ 0x40
 80018a2:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80018a4:	f107 0018 	add.w	r0, r7, #24
 80018a8:	f001 fe7a 	bl	80035a0 <HAL_CAN_AddTxMessage>
 80018ac:	4603      	mov	r3, r0
 80018ae:	2b00      	cmp	r3, #0
 80018b0:	d046      	beq.n	8001940 <CAN_TX_IVT+0xc4>
		{
		    static uint8_t retries = 0;
		    if (retries < 5) {  // Maximum retries
 80018b2:	4b27      	ldr	r3, [pc, #156]	@ (8001950 <CAN_TX_IVT+0xd4>)
 80018b4:	781b      	ldrb	r3, [r3, #0]
 80018b6:	2b04      	cmp	r3, #4
 80018b8:	d81f      	bhi.n	80018fa <CAN_TX_IVT+0x7e>
		    	retries++;
 80018ba:	4b25      	ldr	r3, [pc, #148]	@ (8001950 <CAN_TX_IVT+0xd4>)
 80018bc:	781b      	ldrb	r3, [r3, #0]
 80018be:	3301      	adds	r3, #1
 80018c0:	b2da      	uxtb	r2, r3
 80018c2:	4b23      	ldr	r3, [pc, #140]	@ (8001950 <CAN_TX_IVT+0xd4>)
 80018c4:	701a      	strb	r2, [r3, #0]
			    CAN_TX_IVT(hcan, TxHeader, TxData);
 80018c6:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80018c8:	930c      	str	r3, [sp, #48]	@ 0x30
 80018ca:	ad06      	add	r5, sp, #24
 80018cc:	f107 0440 	add.w	r4, r7, #64	@ 0x40
 80018d0:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80018d2:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80018d4:	e894 0003 	ldmia.w	r4, {r0, r1}
 80018d8:	e885 0003 	stmia.w	r5, {r0, r1}
 80018dc:	466d      	mov	r5, sp
 80018de:	f107 0428 	add.w	r4, r7, #40	@ 0x28
 80018e2:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80018e4:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80018e6:	e894 0003 	ldmia.w	r4, {r0, r1}
 80018ea:	e885 0003 	stmia.w	r5, {r0, r1}
 80018ee:	f107 0318 	add.w	r3, r7, #24
 80018f2:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80018f4:	f7ff ffc2 	bl	800187c <CAN_TX_IVT>
	}
	else
	{
		CAN_TX_IVT(hcan, TxHeader, TxData);
	}
}
 80018f8:	e022      	b.n	8001940 <CAN_TX_IVT+0xc4>
		        retries = 0;  // Reset retry count after a failure
 80018fa:	4b15      	ldr	r3, [pc, #84]	@ (8001950 <CAN_TX_IVT+0xd4>)
 80018fc:	2200      	movs	r2, #0
 80018fe:	701a      	strb	r2, [r3, #0]
		        HAL_GPIO_WritePin(GPIOD, LED_RD_Pin, GPIO_PIN_SET);
 8001900:	2201      	movs	r2, #1
 8001902:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8001906:	4813      	ldr	r0, [pc, #76]	@ (8001954 <CAN_TX_IVT+0xd8>)
 8001908:	f002 fd62 	bl	80043d0 <HAL_GPIO_WritePin>
}
 800190c:	e018      	b.n	8001940 <CAN_TX_IVT+0xc4>
		CAN_TX_IVT(hcan, TxHeader, TxData);
 800190e:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8001910:	930c      	str	r3, [sp, #48]	@ 0x30
 8001912:	ad06      	add	r5, sp, #24
 8001914:	f107 0440 	add.w	r4, r7, #64	@ 0x40
 8001918:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800191a:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800191c:	e894 0003 	ldmia.w	r4, {r0, r1}
 8001920:	e885 0003 	stmia.w	r5, {r0, r1}
 8001924:	466d      	mov	r5, sp
 8001926:	f107 0428 	add.w	r4, r7, #40	@ 0x28
 800192a:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800192c:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800192e:	e894 0003 	ldmia.w	r4, {r0, r1}
 8001932:	e885 0003 	stmia.w	r5, {r0, r1}
 8001936:	f107 0318 	add.w	r3, r7, #24
 800193a:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800193c:	f7ff ff9e 	bl	800187c <CAN_TX_IVT>
}
 8001940:	bf00      	nop
 8001942:	3708      	adds	r7, #8
 8001944:	46bd      	mov	sp, r7
 8001946:	e8bd 40b0 	ldmia.w	sp!, {r4, r5, r7, lr}
 800194a:	b004      	add	sp, #16
 800194c:	4770      	bx	lr
 800194e:	bf00      	nop
 8001950:	2000039d 	.word	0x2000039d
 8001954:	40020c00 	.word	0x40020c00

08001958 <CAN_RX>:

void CAN_RX(CAN_HandleTypeDef hcan)
{
 8001958:	b084      	sub	sp, #16
 800195a:	b580      	push	{r7, lr}
 800195c:	b08a      	sub	sp, #40	@ 0x28
 800195e:	af00      	add	r7, sp, #0
 8001960:	f107 0c30 	add.w	ip, r7, #48	@ 0x30
 8001964:	e88c 000f 	stmia.w	ip, {r0, r1, r2, r3}
	CAN_RxHeaderTypeDef RxHeader;
	uint8_t RxData[8];
	if (HAL_CAN_GetRxMessage(&hcan, CAN_RX_FIFO0, &RxHeader, RxData) != HAL_OK)
 8001968:	1d3b      	adds	r3, r7, #4
 800196a:	f107 020c 	add.w	r2, r7, #12
 800196e:	2100      	movs	r1, #0
 8001970:	f107 0030 	add.w	r0, r7, #48	@ 0x30
 8001974:	f001 ff17 	bl	80037a6 <HAL_CAN_GetRxMessage>
	{
	}
	if( RxHeader.StdId == 0x500)		// Buttons on DIC
 8001978:	68fb      	ldr	r3, [r7, #12]
 800197a:	f5b3 6fa0 	cmp.w	r3, #1280	@ 0x500
 800197e:	d10f      	bne.n	80019a0 <CAN_RX+0x48>
		{
			if((RxData[0]& 1) == 1)				// close SC
 8001980:	793b      	ldrb	r3, [r7, #4]
 8001982:	f003 0301 	and.w	r3, r3, #1
 8001986:	2b00      	cmp	r3, #0
 8001988:	d005      	beq.n	8001996 <CAN_RX+0x3e>
			{
				ts_on = 1;
 800198a:	4b09      	ldr	r3, [pc, #36]	@ (80019b0 <CAN_RX+0x58>)
 800198c:	2201      	movs	r2, #1
 800198e:	701a      	strb	r2, [r3, #0]
				switch_on = 1;
 8001990:	4b08      	ldr	r3, [pc, #32]	@ (80019b4 <CAN_RX+0x5c>)
 8001992:	2201      	movs	r2, #1
 8001994:	701a      	strb	r2, [r3, #0]
			}

			charging = (RxData[0]>>7);
 8001996:	793b      	ldrb	r3, [r7, #4]
 8001998:	09db      	lsrs	r3, r3, #7
 800199a:	b2da      	uxtb	r2, r3
 800199c:	4b06      	ldr	r3, [pc, #24]	@ (80019b8 <CAN_RX+0x60>)
 800199e:	701a      	strb	r2, [r3, #0]
		}
}
 80019a0:	bf00      	nop
 80019a2:	3728      	adds	r7, #40	@ 0x28
 80019a4:	46bd      	mov	sp, r7
 80019a6:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80019aa:	b004      	add	sp, #16
 80019ac:	4770      	bx	lr
 80019ae:	bf00      	nop
 80019b0:	2000033a 	.word	0x2000033a
 80019b4:	2000033d 	.word	0x2000033d
 80019b8:	2000033b 	.word	0x2000033b

080019bc <IVT_MODE>:


void IVT_MODE(uint8_t mode)
{
 80019bc:	b5f0      	push	{r4, r5, r6, r7, lr}
 80019be:	b093      	sub	sp, #76	@ 0x4c
 80019c0:	af0e      	add	r7, sp, #56	@ 0x38
 80019c2:	4603      	mov	r3, r0
 80019c4:	71fb      	strb	r3, [r7, #7]
	uint8_t data[8];

	data[0] = 0x34;
 80019c6:	2334      	movs	r3, #52	@ 0x34
 80019c8:	723b      	strb	r3, [r7, #8]
	data[1] = mode;
 80019ca:	79fb      	ldrb	r3, [r7, #7]
 80019cc:	727b      	strb	r3, [r7, #9]
	data[2] = 0x01;
 80019ce:	2301      	movs	r3, #1
 80019d0:	72bb      	strb	r3, [r7, #10]
	data[3] = 0x00;
 80019d2:	2300      	movs	r3, #0
 80019d4:	72fb      	strb	r3, [r7, #11]
	data[4] = 0x00;
 80019d6:	2300      	movs	r3, #0
 80019d8:	733b      	strb	r3, [r7, #12]
	data[5] = 0x00;
 80019da:	2300      	movs	r3, #0
 80019dc:	737b      	strb	r3, [r7, #13]
	data[6] = 0x00;
 80019de:	2300      	movs	r3, #0
 80019e0:	73bb      	strb	r3, [r7, #14]
	data[7] = 0x00;
 80019e2:	2300      	movs	r3, #0
 80019e4:	73fb      	strb	r3, [r7, #15]

	CAN_TX_IVT(hcan2,IVT_MSG_COMMAND,data);
 80019e6:	4e0f      	ldr	r6, [pc, #60]	@ (8001a24 <IVT_MODE+0x68>)
 80019e8:	f107 0308 	add.w	r3, r7, #8
 80019ec:	930c      	str	r3, [sp, #48]	@ 0x30
 80019ee:	4b0e      	ldr	r3, [pc, #56]	@ (8001a28 <IVT_MODE+0x6c>)
 80019f0:	ac06      	add	r4, sp, #24
 80019f2:	461d      	mov	r5, r3
 80019f4:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80019f6:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80019f8:	e895 0003 	ldmia.w	r5, {r0, r1}
 80019fc:	e884 0003 	stmia.w	r4, {r0, r1}
 8001a00:	466d      	mov	r5, sp
 8001a02:	f106 0410 	add.w	r4, r6, #16
 8001a06:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001a08:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001a0a:	e894 0003 	ldmia.w	r4, {r0, r1}
 8001a0e:	e885 0003 	stmia.w	r5, {r0, r1}
 8001a12:	e896 000f 	ldmia.w	r6, {r0, r1, r2, r3}
 8001a16:	f7ff ff31 	bl	800187c <CAN_TX_IVT>
}
 8001a1a:	bf00      	nop
 8001a1c:	3714      	adds	r7, #20
 8001a1e:	46bd      	mov	sp, r7
 8001a20:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001a22:	bf00      	nop
 8001a24:	20000370 	.word	0x20000370
 8001a28:	20000048 	.word	0x20000048

08001a2c <IVT_ACTIVATE>:

void IVT_ACTIVATE(uint8_t channel)
{
 8001a2c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001a2e:	b093      	sub	sp, #76	@ 0x4c
 8001a30:	af0e      	add	r7, sp, #56	@ 0x38
 8001a32:	4603      	mov	r3, r0
 8001a34:	71fb      	strb	r3, [r7, #7]
	uint8_t data [8];

	data[0] = 0x20 | channel;
 8001a36:	79fb      	ldrb	r3, [r7, #7]
 8001a38:	f043 0320 	orr.w	r3, r3, #32
 8001a3c:	b2db      	uxtb	r3, r3
 8001a3e:	723b      	strb	r3, [r7, #8]
	data[1] = 0x02;
 8001a40:	2302      	movs	r3, #2
 8001a42:	727b      	strb	r3, [r7, #9]
	data[2] = 0x00;
 8001a44:	2300      	movs	r3, #0
 8001a46:	72bb      	strb	r3, [r7, #10]
	data[3] = 0x14;
 8001a48:	2314      	movs	r3, #20
 8001a4a:	72fb      	strb	r3, [r7, #11]
	data[4] = 0x00;
 8001a4c:	2300      	movs	r3, #0
 8001a4e:	733b      	strb	r3, [r7, #12]
	data[5] = 0x00;
 8001a50:	2300      	movs	r3, #0
 8001a52:	737b      	strb	r3, [r7, #13]
	data[6] = 0x00;
 8001a54:	2300      	movs	r3, #0
 8001a56:	73bb      	strb	r3, [r7, #14]
	data[7] = 0x00;
 8001a58:	2300      	movs	r3, #0
 8001a5a:	73fb      	strb	r3, [r7, #15]

	CAN_TX_IVT(hcan2,IVT_MSG_COMMAND,data);
 8001a5c:	4e0e      	ldr	r6, [pc, #56]	@ (8001a98 <IVT_ACTIVATE+0x6c>)
 8001a5e:	f107 0308 	add.w	r3, r7, #8
 8001a62:	930c      	str	r3, [sp, #48]	@ 0x30
 8001a64:	4b0d      	ldr	r3, [pc, #52]	@ (8001a9c <IVT_ACTIVATE+0x70>)
 8001a66:	ac06      	add	r4, sp, #24
 8001a68:	461d      	mov	r5, r3
 8001a6a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001a6c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001a6e:	e895 0003 	ldmia.w	r5, {r0, r1}
 8001a72:	e884 0003 	stmia.w	r4, {r0, r1}
 8001a76:	466d      	mov	r5, sp
 8001a78:	f106 0410 	add.w	r4, r6, #16
 8001a7c:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001a7e:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001a80:	e894 0003 	ldmia.w	r4, {r0, r1}
 8001a84:	e885 0003 	stmia.w	r5, {r0, r1}
 8001a88:	e896 000f 	ldmia.w	r6, {r0, r1, r2, r3}
 8001a8c:	f7ff fef6 	bl	800187c <CAN_TX_IVT>
}
 8001a90:	bf00      	nop
 8001a92:	3714      	adds	r7, #20
 8001a94:	46bd      	mov	sp, r7
 8001a96:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001a98:	20000370 	.word	0x20000370
 8001a9c:	20000048 	.word	0x20000048

08001aa0 <IVT_init>:

void IVT_init()
{
 8001aa0:	b580      	push	{r7, lr}
 8001aa2:	af00      	add	r7, sp, #0
	static uint32_t t = 0;
	static uint8_t state = 0;

	switch(state)
 8001aa4:	4b39      	ldr	r3, [pc, #228]	@ (8001b8c <IVT_init+0xec>)
 8001aa6:	781b      	ldrb	r3, [r3, #0]
 8001aa8:	2b05      	cmp	r3, #5
 8001aaa:	d86d      	bhi.n	8001b88 <IVT_init+0xe8>
 8001aac:	a201      	add	r2, pc, #4	@ (adr r2, 8001ab4 <IVT_init+0x14>)
 8001aae:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001ab2:	bf00      	nop
 8001ab4:	08001acd 	.word	0x08001acd
 8001ab8:	08001adf 	.word	0x08001adf
 8001abc:	08001b09 	.word	0x08001b09
 8001ac0:	08001b31 	.word	0x08001b31
 8001ac4:	08001b59 	.word	0x08001b59
 8001ac8:	08001b77 	.word	0x08001b77
	{
		case 0:
	        t = HAL_GetTick();   // aktuelle Zeit merken
 8001acc:	f001 f8b0 	bl	8002c30 <HAL_GetTick>
 8001ad0:	4603      	mov	r3, r0
 8001ad2:	4a2f      	ldr	r2, [pc, #188]	@ (8001b90 <IVT_init+0xf0>)
 8001ad4:	6013      	str	r3, [r2, #0]
	        state = 1;
 8001ad6:	4b2d      	ldr	r3, [pc, #180]	@ (8001b8c <IVT_init+0xec>)
 8001ad8:	2201      	movs	r2, #1
 8001ada:	701a      	strb	r2, [r3, #0]
	        break;
 8001adc:	e054      	b.n	8001b88 <IVT_init+0xe8>

	     case 1:
	        if (HAL_GetTick() - t >= 1000) {
 8001ade:	f001 f8a7 	bl	8002c30 <HAL_GetTick>
 8001ae2:	4602      	mov	r2, r0
 8001ae4:	4b2a      	ldr	r3, [pc, #168]	@ (8001b90 <IVT_init+0xf0>)
 8001ae6:	681b      	ldr	r3, [r3, #0]
 8001ae8:	1ad3      	subs	r3, r2, r3
 8001aea:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8001aee:	d344      	bcc.n	8001b7a <IVT_init+0xda>
	            IVT_MODE(STOP);
 8001af0:	2000      	movs	r0, #0
 8001af2:	f7ff ff63 	bl	80019bc <IVT_MODE>
	            t = HAL_GetTick();
 8001af6:	f001 f89b 	bl	8002c30 <HAL_GetTick>
 8001afa:	4603      	mov	r3, r0
 8001afc:	4a24      	ldr	r2, [pc, #144]	@ (8001b90 <IVT_init+0xf0>)
 8001afe:	6013      	str	r3, [r2, #0]
	            state = 2;
 8001b00:	4b22      	ldr	r3, [pc, #136]	@ (8001b8c <IVT_init+0xec>)
 8001b02:	2202      	movs	r2, #2
 8001b04:	701a      	strb	r2, [r3, #0]
	        }
	        break;
 8001b06:	e038      	b.n	8001b7a <IVT_init+0xda>

	     case 2:
	    	 if (HAL_GetTick() - t >= 100) {
 8001b08:	f001 f892 	bl	8002c30 <HAL_GetTick>
 8001b0c:	4602      	mov	r2, r0
 8001b0e:	4b20      	ldr	r3, [pc, #128]	@ (8001b90 <IVT_init+0xf0>)
 8001b10:	681b      	ldr	r3, [r3, #0]
 8001b12:	1ad3      	subs	r3, r2, r3
 8001b14:	2b63      	cmp	r3, #99	@ 0x63
 8001b16:	d932      	bls.n	8001b7e <IVT_init+0xde>
	    		 IVT_ACTIVATE(IVT_MSG_RESULT_As);
 8001b18:	2006      	movs	r0, #6
 8001b1a:	f7ff ff87 	bl	8001a2c <IVT_ACTIVATE>
	    		 t = HAL_GetTick();
 8001b1e:	f001 f887 	bl	8002c30 <HAL_GetTick>
 8001b22:	4603      	mov	r3, r0
 8001b24:	4a1a      	ldr	r2, [pc, #104]	@ (8001b90 <IVT_init+0xf0>)
 8001b26:	6013      	str	r3, [r2, #0]
	    		 state = 3;
 8001b28:	4b18      	ldr	r3, [pc, #96]	@ (8001b8c <IVT_init+0xec>)
 8001b2a:	2203      	movs	r2, #3
 8001b2c:	701a      	strb	r2, [r3, #0]
	         }
	         break;
 8001b2e:	e026      	b.n	8001b7e <IVT_init+0xde>

	     case 3:
	    	 if (HAL_GetTick() - t >= 100) {
 8001b30:	f001 f87e 	bl	8002c30 <HAL_GetTick>
 8001b34:	4602      	mov	r2, r0
 8001b36:	4b16      	ldr	r3, [pc, #88]	@ (8001b90 <IVT_init+0xf0>)
 8001b38:	681b      	ldr	r3, [r3, #0]
 8001b3a:	1ad3      	subs	r3, r2, r3
 8001b3c:	2b63      	cmp	r3, #99	@ 0x63
 8001b3e:	d920      	bls.n	8001b82 <IVT_init+0xe2>
	    		 IVT_ACTIVATE(IVT_MSG_RESULT_W);
 8001b40:	2005      	movs	r0, #5
 8001b42:	f7ff ff73 	bl	8001a2c <IVT_ACTIVATE>
	    		 t = HAL_GetTick();
 8001b46:	f001 f873 	bl	8002c30 <HAL_GetTick>
 8001b4a:	4603      	mov	r3, r0
 8001b4c:	4a10      	ldr	r2, [pc, #64]	@ (8001b90 <IVT_init+0xf0>)
 8001b4e:	6013      	str	r3, [r2, #0]
	    		 state = 4;
 8001b50:	4b0e      	ldr	r3, [pc, #56]	@ (8001b8c <IVT_init+0xec>)
 8001b52:	2204      	movs	r2, #4
 8001b54:	701a      	strb	r2, [r3, #0]
	         }
	         break;
 8001b56:	e014      	b.n	8001b82 <IVT_init+0xe2>

	     case 4:
	    	 if (HAL_GetTick() - t >= 100) {
 8001b58:	f001 f86a 	bl	8002c30 <HAL_GetTick>
 8001b5c:	4602      	mov	r2, r0
 8001b5e:	4b0c      	ldr	r3, [pc, #48]	@ (8001b90 <IVT_init+0xf0>)
 8001b60:	681b      	ldr	r3, [r3, #0]
 8001b62:	1ad3      	subs	r3, r2, r3
 8001b64:	2b63      	cmp	r3, #99	@ 0x63
 8001b66:	d90e      	bls.n	8001b86 <IVT_init+0xe6>
	    		 IVT_MODE(RUN);
 8001b68:	2001      	movs	r0, #1
 8001b6a:	f7ff ff27 	bl	80019bc <IVT_MODE>
	    		 state = 5;   // fertig
 8001b6e:	4b07      	ldr	r3, [pc, #28]	@ (8001b8c <IVT_init+0xec>)
 8001b70:	2205      	movs	r2, #5
 8001b72:	701a      	strb	r2, [r3, #0]
	    	 }
	         break;
 8001b74:	e007      	b.n	8001b86 <IVT_init+0xe6>

	     case 5:
	            // done
	         break;
 8001b76:	bf00      	nop
 8001b78:	e006      	b.n	8001b88 <IVT_init+0xe8>
	        break;
 8001b7a:	bf00      	nop
 8001b7c:	e004      	b.n	8001b88 <IVT_init+0xe8>
	         break;
 8001b7e:	bf00      	nop
 8001b80:	e002      	b.n	8001b88 <IVT_init+0xe8>
	         break;
 8001b82:	bf00      	nop
 8001b84:	e000      	b.n	8001b88 <IVT_init+0xe8>
	         break;
 8001b86:	bf00      	nop
	}
}
 8001b88:	bf00      	nop
 8001b8a:	bd80      	pop	{r7, pc}
 8001b8c:	2000039e 	.word	0x2000039e
 8001b90:	200003a0 	.word	0x200003a0

08001b94 <CAN_RX_IVT>:
	AMS0_databytes[6] =  0  | (ts_ready << 3) | (precharge << 4) | (IMD_ERROR << 6) | (AMS_ERROR << 7);
	AMS0_databytes[7] = ams_status;
}

void CAN_RX_IVT(CAN_HandleTypeDef hcan)
{
 8001b94:	b084      	sub	sp, #16
 8001b96:	b580      	push	{r7, lr}
 8001b98:	b08a      	sub	sp, #40	@ 0x28
 8001b9a:	af00      	add	r7, sp, #0
 8001b9c:	f107 0c30 	add.w	ip, r7, #48	@ 0x30
 8001ba0:	e88c 000f 	stmia.w	ip, {r0, r1, r2, r3}
	CAN_RxHeaderTypeDef RxHeader;
	uint8_t RxData[8];
	if (HAL_CAN_GetRxMessage(&hcan, CAN_RX_FIFO0, &RxHeader, RxData) != HAL_OK)
 8001ba4:	1d3b      	adds	r3, r7, #4
 8001ba6:	f107 020c 	add.w	r2, r7, #12
 8001baa:	2100      	movs	r1, #0
 8001bac:	f107 0030 	add.w	r0, r7, #48	@ 0x30
 8001bb0:	f001 fdf9 	bl	80037a6 <HAL_CAN_GetRxMessage>
	{

	}
	current_data = 0;
 8001bb4:	4b2c      	ldr	r3, [pc, #176]	@ (8001c68 <CAN_RX_IVT+0xd4>)
 8001bb6:	2200      	movs	r2, #0
 8001bb8:	601a      	str	r2, [r3, #0]

		if(RxHeader.StdId == 0x521)		// Current mA
 8001bba:	68fb      	ldr	r3, [r7, #12]
 8001bbc:	f240 5221 	movw	r2, #1313	@ 0x521
 8001bc0:	4293      	cmp	r3, r2
 8001bc2:	d136      	bne.n	8001c32 <CAN_RX_IVT+0x9e>
		{
			current_data = RxData[5] | (RxData[4] << (1*8)) | (RxData[3] << (2*8)) | (RxData[2] << (3*8));
 8001bc4:	7a7b      	ldrb	r3, [r7, #9]
 8001bc6:	461a      	mov	r2, r3
 8001bc8:	7a3b      	ldrb	r3, [r7, #8]
 8001bca:	021b      	lsls	r3, r3, #8
 8001bcc:	431a      	orrs	r2, r3
 8001bce:	79fb      	ldrb	r3, [r7, #7]
 8001bd0:	041b      	lsls	r3, r3, #16
 8001bd2:	431a      	orrs	r2, r3
 8001bd4:	79bb      	ldrb	r3, [r7, #6]
 8001bd6:	061b      	lsls	r3, r3, #24
 8001bd8:	4313      	orrs	r3, r2
 8001bda:	461a      	mov	r2, r3
 8001bdc:	4b22      	ldr	r3, [pc, #136]	@ (8001c68 <CAN_RX_IVT+0xd4>)
 8001bde:	601a      	str	r2, [r3, #0]

			if(RxData[2] >> 7 == 0)
 8001be0:	79bb      	ldrb	r3, [r7, #6]
 8001be2:	b25b      	sxtb	r3, r3
 8001be4:	2b00      	cmp	r3, #0
 8001be6:	db09      	blt.n	8001bfc <CAN_RX_IVT+0x68>
			{
				//current = (current_data << 1 >> 1)/100;
				current = current_data/100;
 8001be8:	4b1f      	ldr	r3, [pc, #124]	@ (8001c68 <CAN_RX_IVT+0xd4>)
 8001bea:	681b      	ldr	r3, [r3, #0]
 8001bec:	4a1f      	ldr	r2, [pc, #124]	@ (8001c6c <CAN_RX_IVT+0xd8>)
 8001bee:	fba2 2303 	umull	r2, r3, r2, r3
 8001bf2:	095b      	lsrs	r3, r3, #5
 8001bf4:	b29a      	uxth	r2, r3
 8001bf6:	4b1e      	ldr	r3, [pc, #120]	@ (8001c70 <CAN_RX_IVT+0xdc>)
 8001bf8:	801a      	strh	r2, [r3, #0]
 8001bfa:	e009      	b.n	8001c10 <CAN_RX_IVT+0x7c>
			}
			else
			{
				current = ~current_data/100;
 8001bfc:	4b1a      	ldr	r3, [pc, #104]	@ (8001c68 <CAN_RX_IVT+0xd4>)
 8001bfe:	681b      	ldr	r3, [r3, #0]
 8001c00:	43db      	mvns	r3, r3
 8001c02:	4a1a      	ldr	r2, [pc, #104]	@ (8001c6c <CAN_RX_IVT+0xd8>)
 8001c04:	fba2 2303 	umull	r2, r3, r2, r3
 8001c08:	095b      	lsrs	r3, r3, #5
 8001c0a:	b29a      	uxth	r2, r3
 8001c0c:	4b18      	ldr	r3, [pc, #96]	@ (8001c70 <CAN_RX_IVT+0xdc>)
 8001c0e:	801a      	strh	r2, [r3, #0]
			}
			//current = current_data/100;

			ivt_error_time = HAL_GetTick();
 8001c10:	f001 f80e 	bl	8002c30 <HAL_GetTick>
 8001c14:	4603      	mov	r3, r0
 8001c16:	4a17      	ldr	r2, [pc, #92]	@ (8001c74 <CAN_RX_IVT+0xe0>)
 8001c18:	6013      	str	r3, [r2, #0]

			dc_current[4] = RxData[2];
 8001c1a:	79ba      	ldrb	r2, [r7, #6]
 8001c1c:	4b16      	ldr	r3, [pc, #88]	@ (8001c78 <CAN_RX_IVT+0xe4>)
 8001c1e:	711a      	strb	r2, [r3, #4]
			dc_current[5] = RxData[3];
 8001c20:	79fa      	ldrb	r2, [r7, #7]
 8001c22:	4b15      	ldr	r3, [pc, #84]	@ (8001c78 <CAN_RX_IVT+0xe4>)
 8001c24:	715a      	strb	r2, [r3, #5]
			dc_current[6] = RxData[4];
 8001c26:	7a3a      	ldrb	r2, [r7, #8]
 8001c28:	4b13      	ldr	r3, [pc, #76]	@ (8001c78 <CAN_RX_IVT+0xe4>)
 8001c2a:	719a      	strb	r2, [r3, #6]
			dc_current[7] = RxData[5];
 8001c2c:	7a7a      	ldrb	r2, [r7, #9]
 8001c2e:	4b12      	ldr	r3, [pc, #72]	@ (8001c78 <CAN_RX_IVT+0xe4>)
 8001c30:	71da      	strb	r2, [r3, #7]

		}
		if(RxHeader.StdId == 0x527)		// Capacity As
 8001c32:	68fb      	ldr	r3, [r7, #12]
 8001c34:	f240 5227 	movw	r2, #1319	@ 0x527
 8001c38:	4293      	cmp	r3, r2
 8001c3a:	d10d      	bne.n	8001c58 <CAN_RX_IVT+0xc4>
		{
			capacity_data = RxData[5] | (RxData[4] << (1*8)); //| (RxData[3] << (2*8)) | (RxData[2] << (3*8));
 8001c3c:	7a7b      	ldrb	r3, [r7, #9]
 8001c3e:	461a      	mov	r2, r3
 8001c40:	7a3b      	ldrb	r3, [r7, #8]
 8001c42:	021b      	lsls	r3, r3, #8
 8001c44:	4313      	orrs	r3, r2
 8001c46:	461a      	mov	r2, r3
 8001c48:	4b0c      	ldr	r3, [pc, #48]	@ (8001c7c <CAN_RX_IVT+0xe8>)
 8001c4a:	601a      	str	r2, [r3, #0]

			AMS0_databytes[4] = RxData[4];
 8001c4c:	7a3a      	ldrb	r2, [r7, #8]
 8001c4e:	4b0c      	ldr	r3, [pc, #48]	@ (8001c80 <CAN_RX_IVT+0xec>)
 8001c50:	711a      	strb	r2, [r3, #4]
			AMS0_databytes[5] = RxData[5];
 8001c52:	7a7a      	ldrb	r2, [r7, #9]
 8001c54:	4b0a      	ldr	r3, [pc, #40]	@ (8001c80 <CAN_RX_IVT+0xec>)
 8001c56:	715a      	strb	r2, [r3, #5]
		}
}
 8001c58:	bf00      	nop
 8001c5a:	3728      	adds	r7, #40	@ 0x28
 8001c5c:	46bd      	mov	sp, r7
 8001c5e:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8001c62:	b004      	add	sp, #16
 8001c64:	4770      	bx	lr
 8001c66:	bf00      	nop
 8001c68:	20000334 	.word	0x20000334
 8001c6c:	51eb851f 	.word	0x51eb851f
 8001c70:	20000338 	.word	0x20000338
 8001c74:	20000344 	.word	0x20000344
 8001c78:	2000032c 	.word	0x2000032c
 8001c7c:	20000340 	.word	0x20000340
 8001c80:	20000304 	.word	0x20000304

08001c84 <CAN_50>:

void CAN_50(uint8_t precharge_data[])		// CAN Messages transmitted with 50 Hz
{
 8001c84:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001c86:	b091      	sub	sp, #68	@ 0x44
 8001c88:	af0e      	add	r7, sp, #56	@ 0x38
 8001c8a:	6078      	str	r0, [r7, #4]

	CAN_TX(hcan1, AMS0_header, precharge_data);
 8001c8c:	4e14      	ldr	r6, [pc, #80]	@ (8001ce0 <CAN_50+0x5c>)
 8001c8e:	687b      	ldr	r3, [r7, #4]
 8001c90:	930c      	str	r3, [sp, #48]	@ 0x30
 8001c92:	4b14      	ldr	r3, [pc, #80]	@ (8001ce4 <CAN_50+0x60>)
 8001c94:	ac06      	add	r4, sp, #24
 8001c96:	461d      	mov	r5, r3
 8001c98:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001c9a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001c9c:	e895 0003 	ldmia.w	r5, {r0, r1}
 8001ca0:	e884 0003 	stmia.w	r4, {r0, r1}
 8001ca4:	466d      	mov	r5, sp
 8001ca6:	f106 0410 	add.w	r4, r6, #16
 8001caa:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001cac:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001cae:	e894 0003 	ldmia.w	r4, {r0, r1}
 8001cb2:	e885 0003 	stmia.w	r5, {r0, r1}
 8001cb6:	e896 000f 	ldmia.w	r6, {r0, r1, r2, r3}
 8001cba:	f7ff fd87 	bl	80017cc <CAN_TX>


	ams_status++;
 8001cbe:	4b0a      	ldr	r3, [pc, #40]	@ (8001ce8 <CAN_50+0x64>)
 8001cc0:	781b      	ldrb	r3, [r3, #0]
 8001cc2:	3301      	adds	r3, #1
 8001cc4:	b2da      	uxtb	r2, r3
 8001cc6:	4b08      	ldr	r3, [pc, #32]	@ (8001ce8 <CAN_50+0x64>)
 8001cc8:	701a      	strb	r2, [r3, #0]

	if(ams_status == 255)
 8001cca:	4b07      	ldr	r3, [pc, #28]	@ (8001ce8 <CAN_50+0x64>)
 8001ccc:	781b      	ldrb	r3, [r3, #0]
 8001cce:	2bff      	cmp	r3, #255	@ 0xff
 8001cd0:	d102      	bne.n	8001cd8 <CAN_50+0x54>
	{
		ams_status = 0;
 8001cd2:	4b05      	ldr	r3, [pc, #20]	@ (8001ce8 <CAN_50+0x64>)
 8001cd4:	2200      	movs	r2, #0
 8001cd6:	701a      	strb	r2, [r3, #0]
	}
}
 8001cd8:	bf00      	nop
 8001cda:	370c      	adds	r7, #12
 8001cdc:	46bd      	mov	sp, r7
 8001cde:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001ce0:	20000348 	.word	0x20000348
 8001ce4:	20000000 	.word	0x20000000
 8001ce8:	2000033c 	.word	0x2000033c

08001cec <CAN_10>:

void CAN_10(uint8_t bms_data[])		// CAN Messages transmitted with 10 Hz
{
 8001cec:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001cee:	b091      	sub	sp, #68	@ 0x44
 8001cf0:	af0e      	add	r7, sp, #56	@ 0x38
 8001cf2:	6078      	str	r0, [r7, #4]
	CAN_TX(hcan1, AMS1_header, bms_data);
 8001cf4:	4e1a      	ldr	r6, [pc, #104]	@ (8001d60 <CAN_10+0x74>)
 8001cf6:	687b      	ldr	r3, [r7, #4]
 8001cf8:	930c      	str	r3, [sp, #48]	@ 0x30
 8001cfa:	4b1a      	ldr	r3, [pc, #104]	@ (8001d64 <CAN_10+0x78>)
 8001cfc:	ac06      	add	r4, sp, #24
 8001cfe:	461d      	mov	r5, r3
 8001d00:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001d02:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001d04:	e895 0003 	ldmia.w	r5, {r0, r1}
 8001d08:	e884 0003 	stmia.w	r4, {r0, r1}
 8001d0c:	466d      	mov	r5, sp
 8001d0e:	f106 0410 	add.w	r4, r6, #16
 8001d12:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001d14:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001d16:	e894 0003 	ldmia.w	r4, {r0, r1}
 8001d1a:	e885 0003 	stmia.w	r5, {r0, r1}
 8001d1e:	e896 000f 	ldmia.w	r6, {r0, r1, r2, r3}
 8001d22:	f7ff fd53 	bl	80017cc <CAN_TX>
	CAN_TX(hcan1, AMS2_header, dc_current);
 8001d26:	4e0e      	ldr	r6, [pc, #56]	@ (8001d60 <CAN_10+0x74>)
 8001d28:	4b0f      	ldr	r3, [pc, #60]	@ (8001d68 <CAN_10+0x7c>)
 8001d2a:	930c      	str	r3, [sp, #48]	@ 0x30
 8001d2c:	4b0f      	ldr	r3, [pc, #60]	@ (8001d6c <CAN_10+0x80>)
 8001d2e:	ac06      	add	r4, sp, #24
 8001d30:	461d      	mov	r5, r3
 8001d32:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001d34:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001d36:	e895 0003 	ldmia.w	r5, {r0, r1}
 8001d3a:	e884 0003 	stmia.w	r4, {r0, r1}
 8001d3e:	466d      	mov	r5, sp
 8001d40:	f106 0410 	add.w	r4, r6, #16
 8001d44:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001d46:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001d48:	e894 0003 	ldmia.w	r4, {r0, r1}
 8001d4c:	e885 0003 	stmia.w	r5, {r0, r1}
 8001d50:	e896 000f 	ldmia.w	r6, {r0, r1, r2, r3}
 8001d54:	f7ff fd3a 	bl	80017cc <CAN_TX>

	//get_ts_ready();
}
 8001d58:	bf00      	nop
 8001d5a:	370c      	adds	r7, #12
 8001d5c:	46bd      	mov	sp, r7
 8001d5e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001d60:	20000348 	.word	0x20000348
 8001d64:	20000018 	.word	0x20000018
 8001d68:	2000032c 	.word	0x2000032c
 8001d6c:	20000030 	.word	0x20000030

08001d70 <MX_CAN1_Init>:
CAN_HandleTypeDef hcan1;
CAN_HandleTypeDef hcan2;

/* CAN1 init function */
void MX_CAN1_Init(void)
{
 8001d70:	b580      	push	{r7, lr}
 8001d72:	b08a      	sub	sp, #40	@ 0x28
 8001d74:	af00      	add	r7, sp, #0
  /* USER CODE END CAN1_Init 0 */

  /* USER CODE BEGIN CAN1_Init 1 */

  /* USER CODE END CAN1_Init 1 */
  hcan1.Instance = CAN1;
 8001d76:	4b26      	ldr	r3, [pc, #152]	@ (8001e10 <MX_CAN1_Init+0xa0>)
 8001d78:	4a26      	ldr	r2, [pc, #152]	@ (8001e14 <MX_CAN1_Init+0xa4>)
 8001d7a:	601a      	str	r2, [r3, #0]
  hcan1.Init.Prescaler = 3;
 8001d7c:	4b24      	ldr	r3, [pc, #144]	@ (8001e10 <MX_CAN1_Init+0xa0>)
 8001d7e:	2203      	movs	r2, #3
 8001d80:	605a      	str	r2, [r3, #4]
  hcan1.Init.Mode = CAN_MODE_NORMAL;
 8001d82:	4b23      	ldr	r3, [pc, #140]	@ (8001e10 <MX_CAN1_Init+0xa0>)
 8001d84:	2200      	movs	r2, #0
 8001d86:	609a      	str	r2, [r3, #8]
  hcan1.Init.SyncJumpWidth = CAN_SJW_1TQ;
 8001d88:	4b21      	ldr	r3, [pc, #132]	@ (8001e10 <MX_CAN1_Init+0xa0>)
 8001d8a:	2200      	movs	r2, #0
 8001d8c:	60da      	str	r2, [r3, #12]
  hcan1.Init.TimeSeg1 = CAN_BS1_13TQ;
 8001d8e:	4b20      	ldr	r3, [pc, #128]	@ (8001e10 <MX_CAN1_Init+0xa0>)
 8001d90:	f44f 2240 	mov.w	r2, #786432	@ 0xc0000
 8001d94:	611a      	str	r2, [r3, #16]
  hcan1.Init.TimeSeg2 = CAN_BS2_2TQ;
 8001d96:	4b1e      	ldr	r3, [pc, #120]	@ (8001e10 <MX_CAN1_Init+0xa0>)
 8001d98:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 8001d9c:	615a      	str	r2, [r3, #20]
  hcan1.Init.TimeTriggeredMode = DISABLE;
 8001d9e:	4b1c      	ldr	r3, [pc, #112]	@ (8001e10 <MX_CAN1_Init+0xa0>)
 8001da0:	2200      	movs	r2, #0
 8001da2:	761a      	strb	r2, [r3, #24]
  hcan1.Init.AutoBusOff = DISABLE;
 8001da4:	4b1a      	ldr	r3, [pc, #104]	@ (8001e10 <MX_CAN1_Init+0xa0>)
 8001da6:	2200      	movs	r2, #0
 8001da8:	765a      	strb	r2, [r3, #25]
  hcan1.Init.AutoWakeUp = DISABLE;
 8001daa:	4b19      	ldr	r3, [pc, #100]	@ (8001e10 <MX_CAN1_Init+0xa0>)
 8001dac:	2200      	movs	r2, #0
 8001dae:	769a      	strb	r2, [r3, #26]
  hcan1.Init.AutoRetransmission = DISABLE;
 8001db0:	4b17      	ldr	r3, [pc, #92]	@ (8001e10 <MX_CAN1_Init+0xa0>)
 8001db2:	2200      	movs	r2, #0
 8001db4:	76da      	strb	r2, [r3, #27]
  hcan1.Init.ReceiveFifoLocked = DISABLE;
 8001db6:	4b16      	ldr	r3, [pc, #88]	@ (8001e10 <MX_CAN1_Init+0xa0>)
 8001db8:	2200      	movs	r2, #0
 8001dba:	771a      	strb	r2, [r3, #28]
  hcan1.Init.TransmitFifoPriority = DISABLE;
 8001dbc:	4b14      	ldr	r3, [pc, #80]	@ (8001e10 <MX_CAN1_Init+0xa0>)
 8001dbe:	2200      	movs	r2, #0
 8001dc0:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan1) != HAL_OK)
 8001dc2:	4813      	ldr	r0, [pc, #76]	@ (8001e10 <MX_CAN1_Init+0xa0>)
 8001dc4:	f001 f9cc 	bl	8003160 <HAL_CAN_Init>
 8001dc8:	4603      	mov	r3, r0
 8001dca:	2b00      	cmp	r3, #0
 8001dcc:	d001      	beq.n	8001dd2 <MX_CAN1_Init+0x62>
  {
    Error_Handler();
 8001dce:	f000 fa9d 	bl	800230c <Error_Handler>
  HAL_CAN_ConfigFilter(&hcan1, &canfilterconfig_DIC);
*/

  CAN_FilterTypeDef canfilterconfig1;

  canfilterconfig1.FilterActivation = CAN_FILTER_ENABLE;
 8001dd2:	2301      	movs	r3, #1
 8001dd4:	623b      	str	r3, [r7, #32]
  canfilterconfig1.FilterBank = 0;  // which filter bank to use from the assigned ones
 8001dd6:	2300      	movs	r3, #0
 8001dd8:	617b      	str	r3, [r7, #20]
  canfilterconfig1.FilterFIFOAssignment = CAN_FILTER_FIFO0;
 8001dda:	2300      	movs	r3, #0
 8001ddc:	613b      	str	r3, [r7, #16]
  canfilterconfig1.FilterIdHigh = 0x500<<5;
 8001dde:	f44f 4320 	mov.w	r3, #40960	@ 0xa000
 8001de2:	603b      	str	r3, [r7, #0]
  canfilterconfig1.FilterIdLow = 0;
 8001de4:	2300      	movs	r3, #0
 8001de6:	607b      	str	r3, [r7, #4]
  canfilterconfig1.FilterMaskIdHigh = 0x7FF<<5;
 8001de8:	f64f 73e0 	movw	r3, #65504	@ 0xffe0
 8001dec:	60bb      	str	r3, [r7, #8]
  canfilterconfig1.FilterMaskIdLow = 0x0000;
 8001dee:	2300      	movs	r3, #0
 8001df0:	60fb      	str	r3, [r7, #12]
  canfilterconfig1.FilterMode = CAN_FILTERMODE_IDMASK;
 8001df2:	2300      	movs	r3, #0
 8001df4:	61bb      	str	r3, [r7, #24]
  canfilterconfig1.FilterScale = CAN_FILTERSCALE_32BIT;
 8001df6:	2301      	movs	r3, #1
 8001df8:	61fb      	str	r3, [r7, #28]
  canfilterconfig1.SlaveStartFilterBank = 14;  // how many filters to assign to the CAN1 (master can)
 8001dfa:	230e      	movs	r3, #14
 8001dfc:	627b      	str	r3, [r7, #36]	@ 0x24

  HAL_CAN_ConfigFilter(&hcan1, &canfilterconfig1);
 8001dfe:	463b      	mov	r3, r7
 8001e00:	4619      	mov	r1, r3
 8001e02:	4803      	ldr	r0, [pc, #12]	@ (8001e10 <MX_CAN1_Init+0xa0>)
 8001e04:	f001 faa8 	bl	8003358 <HAL_CAN_ConfigFilter>

  /* USER CODE END CAN1_Init 2 */

}
 8001e08:	bf00      	nop
 8001e0a:	3728      	adds	r7, #40	@ 0x28
 8001e0c:	46bd      	mov	sp, r7
 8001e0e:	bd80      	pop	{r7, pc}
 8001e10:	20000348 	.word	0x20000348
 8001e14:	40006400 	.word	0x40006400

08001e18 <MX_CAN2_Init>:
/* CAN2 init function */
void MX_CAN2_Init(void)
{
 8001e18:	b580      	push	{r7, lr}
 8001e1a:	b094      	sub	sp, #80	@ 0x50
 8001e1c:	af00      	add	r7, sp, #0
  /* USER CODE END CAN2_Init 0 */

  /* USER CODE BEGIN CAN2_Init 1 */

  /* USER CODE END CAN2_Init 1 */
  hcan2.Instance = CAN2;
 8001e1e:	4b33      	ldr	r3, [pc, #204]	@ (8001eec <MX_CAN2_Init+0xd4>)
 8001e20:	4a33      	ldr	r2, [pc, #204]	@ (8001ef0 <MX_CAN2_Init+0xd8>)
 8001e22:	601a      	str	r2, [r3, #0]
  hcan2.Init.Prescaler = 16;
 8001e24:	4b31      	ldr	r3, [pc, #196]	@ (8001eec <MX_CAN2_Init+0xd4>)
 8001e26:	2210      	movs	r2, #16
 8001e28:	605a      	str	r2, [r3, #4]
  hcan2.Init.Mode = CAN_MODE_NORMAL;
 8001e2a:	4b30      	ldr	r3, [pc, #192]	@ (8001eec <MX_CAN2_Init+0xd4>)
 8001e2c:	2200      	movs	r2, #0
 8001e2e:	609a      	str	r2, [r3, #8]
  hcan2.Init.SyncJumpWidth = CAN_SJW_1TQ;
 8001e30:	4b2e      	ldr	r3, [pc, #184]	@ (8001eec <MX_CAN2_Init+0xd4>)
 8001e32:	2200      	movs	r2, #0
 8001e34:	60da      	str	r2, [r3, #12]
  hcan2.Init.TimeSeg1 = CAN_BS1_1TQ;
 8001e36:	4b2d      	ldr	r3, [pc, #180]	@ (8001eec <MX_CAN2_Init+0xd4>)
 8001e38:	2200      	movs	r2, #0
 8001e3a:	611a      	str	r2, [r3, #16]
  hcan2.Init.TimeSeg2 = CAN_BS2_1TQ;
 8001e3c:	4b2b      	ldr	r3, [pc, #172]	@ (8001eec <MX_CAN2_Init+0xd4>)
 8001e3e:	2200      	movs	r2, #0
 8001e40:	615a      	str	r2, [r3, #20]
  hcan2.Init.TimeTriggeredMode = DISABLE;
 8001e42:	4b2a      	ldr	r3, [pc, #168]	@ (8001eec <MX_CAN2_Init+0xd4>)
 8001e44:	2200      	movs	r2, #0
 8001e46:	761a      	strb	r2, [r3, #24]
  hcan2.Init.AutoBusOff = DISABLE;
 8001e48:	4b28      	ldr	r3, [pc, #160]	@ (8001eec <MX_CAN2_Init+0xd4>)
 8001e4a:	2200      	movs	r2, #0
 8001e4c:	765a      	strb	r2, [r3, #25]
  hcan2.Init.AutoWakeUp = DISABLE;
 8001e4e:	4b27      	ldr	r3, [pc, #156]	@ (8001eec <MX_CAN2_Init+0xd4>)
 8001e50:	2200      	movs	r2, #0
 8001e52:	769a      	strb	r2, [r3, #26]
  hcan2.Init.AutoRetransmission = DISABLE;
 8001e54:	4b25      	ldr	r3, [pc, #148]	@ (8001eec <MX_CAN2_Init+0xd4>)
 8001e56:	2200      	movs	r2, #0
 8001e58:	76da      	strb	r2, [r3, #27]
  hcan2.Init.ReceiveFifoLocked = DISABLE;
 8001e5a:	4b24      	ldr	r3, [pc, #144]	@ (8001eec <MX_CAN2_Init+0xd4>)
 8001e5c:	2200      	movs	r2, #0
 8001e5e:	771a      	strb	r2, [r3, #28]
  hcan2.Init.TransmitFifoPriority = DISABLE;
 8001e60:	4b22      	ldr	r3, [pc, #136]	@ (8001eec <MX_CAN2_Init+0xd4>)
 8001e62:	2200      	movs	r2, #0
 8001e64:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan2) != HAL_OK)
 8001e66:	4821      	ldr	r0, [pc, #132]	@ (8001eec <MX_CAN2_Init+0xd4>)
 8001e68:	f001 f97a 	bl	8003160 <HAL_CAN_Init>
 8001e6c:	4603      	mov	r3, r0
 8001e6e:	2b00      	cmp	r3, #0
 8001e70:	d001      	beq.n	8001e76 <MX_CAN2_Init+0x5e>
  {
    Error_Handler();
 8001e72:	f000 fa4b 	bl	800230c <Error_Handler>
  }
  /* USER CODE BEGIN CAN2_Init 2 */
  CAN_FilterTypeDef canfilterconfig_ivt;

    canfilterconfig_ivt.FilterActivation = CAN_FILTER_ENABLE;
 8001e76:	2301      	movs	r3, #1
 8001e78:	64bb      	str	r3, [r7, #72]	@ 0x48
    canfilterconfig_ivt.FilterBank = 14;  // which filter bank to use from the assigned ones
 8001e7a:	230e      	movs	r3, #14
 8001e7c:	63fb      	str	r3, [r7, #60]	@ 0x3c
    canfilterconfig_ivt.FilterFIFOAssignment = CAN_FILTER_FIFO0;
 8001e7e:	2300      	movs	r3, #0
 8001e80:	63bb      	str	r3, [r7, #56]	@ 0x38
    canfilterconfig_ivt.FilterIdHigh = 0x521<<5;
 8001e82:	f24a 4320 	movw	r3, #42016	@ 0xa420
 8001e86:	62bb      	str	r3, [r7, #40]	@ 0x28
    canfilterconfig_ivt.FilterIdLow = 0;
 8001e88:	2300      	movs	r3, #0
 8001e8a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    canfilterconfig_ivt.FilterMaskIdHigh = 0x7FF<<5;
 8001e8c:	f64f 73e0 	movw	r3, #65504	@ 0xffe0
 8001e90:	633b      	str	r3, [r7, #48]	@ 0x30
    canfilterconfig_ivt.FilterMaskIdLow = 0x0000;
 8001e92:	2300      	movs	r3, #0
 8001e94:	637b      	str	r3, [r7, #52]	@ 0x34
    canfilterconfig_ivt.FilterMode = CAN_FILTERMODE_IDMASK;
 8001e96:	2300      	movs	r3, #0
 8001e98:	643b      	str	r3, [r7, #64]	@ 0x40
    canfilterconfig_ivt.FilterScale = CAN_FILTERSCALE_32BIT;
 8001e9a:	2301      	movs	r3, #1
 8001e9c:	647b      	str	r3, [r7, #68]	@ 0x44
    canfilterconfig_ivt.SlaveStartFilterBank = 14;  // how many filters to assign to the CAN1 (master can)
 8001e9e:	230e      	movs	r3, #14
 8001ea0:	64fb      	str	r3, [r7, #76]	@ 0x4c

    HAL_CAN_ConfigFilter(&hcan2, &canfilterconfig_ivt);
 8001ea2:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8001ea6:	4619      	mov	r1, r3
 8001ea8:	4810      	ldr	r0, [pc, #64]	@ (8001eec <MX_CAN2_Init+0xd4>)
 8001eaa:	f001 fa55 	bl	8003358 <HAL_CAN_ConfigFilter>

    CAN_FilterTypeDef canfilterconfig_ivt1;
    canfilterconfig_ivt1.FilterActivation = CAN_FILTER_ENABLE;
 8001eae:	2301      	movs	r3, #1
 8001eb0:	623b      	str	r3, [r7, #32]
      canfilterconfig_ivt1.FilterBank = 15;  // which filter bank to use from the assigned ones
 8001eb2:	230f      	movs	r3, #15
 8001eb4:	617b      	str	r3, [r7, #20]
      canfilterconfig_ivt1.FilterFIFOAssignment = CAN_FILTER_FIFO0;
 8001eb6:	2300      	movs	r3, #0
 8001eb8:	613b      	str	r3, [r7, #16]
      canfilterconfig_ivt1.FilterIdHigh = 0x527<<5;
 8001eba:	f24a 43e0 	movw	r3, #42208	@ 0xa4e0
 8001ebe:	603b      	str	r3, [r7, #0]
      canfilterconfig_ivt1.FilterIdLow = 0;
 8001ec0:	2300      	movs	r3, #0
 8001ec2:	607b      	str	r3, [r7, #4]
      canfilterconfig_ivt1.FilterMaskIdHigh = 0x7FF<<5;
 8001ec4:	f64f 73e0 	movw	r3, #65504	@ 0xffe0
 8001ec8:	60bb      	str	r3, [r7, #8]
      canfilterconfig_ivt1.FilterMaskIdLow = 0x0000;
 8001eca:	2300      	movs	r3, #0
 8001ecc:	60fb      	str	r3, [r7, #12]
      canfilterconfig_ivt1.FilterMode = CAN_FILTERMODE_IDMASK;
 8001ece:	2300      	movs	r3, #0
 8001ed0:	61bb      	str	r3, [r7, #24]
      canfilterconfig_ivt1.FilterScale = CAN_FILTERSCALE_32BIT;
 8001ed2:	2301      	movs	r3, #1
 8001ed4:	61fb      	str	r3, [r7, #28]
      canfilterconfig_ivt1.SlaveStartFilterBank = 14;
 8001ed6:	230e      	movs	r3, #14
 8001ed8:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_CAN_ConfigFilter(&hcan2, &canfilterconfig_ivt1);
 8001eda:	463b      	mov	r3, r7
 8001edc:	4619      	mov	r1, r3
 8001ede:	4803      	ldr	r0, [pc, #12]	@ (8001eec <MX_CAN2_Init+0xd4>)
 8001ee0:	f001 fa3a 	bl	8003358 <HAL_CAN_ConfigFilter>
  /* USER CODE END CAN2_Init 2 */

}
 8001ee4:	bf00      	nop
 8001ee6:	3750      	adds	r7, #80	@ 0x50
 8001ee8:	46bd      	mov	sp, r7
 8001eea:	bd80      	pop	{r7, pc}
 8001eec:	20000370 	.word	0x20000370
 8001ef0:	40006800 	.word	0x40006800

08001ef4 <HAL_CAN_MspInit>:

static uint32_t HAL_RCC_CAN1_CLK_ENABLED=0;

void HAL_CAN_MspInit(CAN_HandleTypeDef* canHandle)
{
 8001ef4:	b580      	push	{r7, lr}
 8001ef6:	b08c      	sub	sp, #48	@ 0x30
 8001ef8:	af00      	add	r7, sp, #0
 8001efa:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001efc:	f107 031c 	add.w	r3, r7, #28
 8001f00:	2200      	movs	r2, #0
 8001f02:	601a      	str	r2, [r3, #0]
 8001f04:	605a      	str	r2, [r3, #4]
 8001f06:	609a      	str	r2, [r3, #8]
 8001f08:	60da      	str	r2, [r3, #12]
 8001f0a:	611a      	str	r2, [r3, #16]
  if(canHandle->Instance==CAN1)
 8001f0c:	687b      	ldr	r3, [r7, #4]
 8001f0e:	681b      	ldr	r3, [r3, #0]
 8001f10:	4a53      	ldr	r2, [pc, #332]	@ (8002060 <HAL_CAN_MspInit+0x16c>)
 8001f12:	4293      	cmp	r3, r2
 8001f14:	d146      	bne.n	8001fa4 <HAL_CAN_MspInit+0xb0>
  {
  /* USER CODE BEGIN CAN1_MspInit 0 */

  /* USER CODE END CAN1_MspInit 0 */
    /* CAN1 clock enable */
    HAL_RCC_CAN1_CLK_ENABLED++;
 8001f16:	4b53      	ldr	r3, [pc, #332]	@ (8002064 <HAL_CAN_MspInit+0x170>)
 8001f18:	681b      	ldr	r3, [r3, #0]
 8001f1a:	3301      	adds	r3, #1
 8001f1c:	4a51      	ldr	r2, [pc, #324]	@ (8002064 <HAL_CAN_MspInit+0x170>)
 8001f1e:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_CAN1_CLK_ENABLED==1){
 8001f20:	4b50      	ldr	r3, [pc, #320]	@ (8002064 <HAL_CAN_MspInit+0x170>)
 8001f22:	681b      	ldr	r3, [r3, #0]
 8001f24:	2b01      	cmp	r3, #1
 8001f26:	d10d      	bne.n	8001f44 <HAL_CAN_MspInit+0x50>
      __HAL_RCC_CAN1_CLK_ENABLE();
 8001f28:	2300      	movs	r3, #0
 8001f2a:	61bb      	str	r3, [r7, #24]
 8001f2c:	4b4e      	ldr	r3, [pc, #312]	@ (8002068 <HAL_CAN_MspInit+0x174>)
 8001f2e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001f30:	4a4d      	ldr	r2, [pc, #308]	@ (8002068 <HAL_CAN_MspInit+0x174>)
 8001f32:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8001f36:	6413      	str	r3, [r2, #64]	@ 0x40
 8001f38:	4b4b      	ldr	r3, [pc, #300]	@ (8002068 <HAL_CAN_MspInit+0x174>)
 8001f3a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001f3c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001f40:	61bb      	str	r3, [r7, #24]
 8001f42:	69bb      	ldr	r3, [r7, #24]
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001f44:	2300      	movs	r3, #0
 8001f46:	617b      	str	r3, [r7, #20]
 8001f48:	4b47      	ldr	r3, [pc, #284]	@ (8002068 <HAL_CAN_MspInit+0x174>)
 8001f4a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001f4c:	4a46      	ldr	r2, [pc, #280]	@ (8002068 <HAL_CAN_MspInit+0x174>)
 8001f4e:	f043 0302 	orr.w	r3, r3, #2
 8001f52:	6313      	str	r3, [r2, #48]	@ 0x30
 8001f54:	4b44      	ldr	r3, [pc, #272]	@ (8002068 <HAL_CAN_MspInit+0x174>)
 8001f56:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001f58:	f003 0302 	and.w	r3, r3, #2
 8001f5c:	617b      	str	r3, [r7, #20]
 8001f5e:	697b      	ldr	r3, [r7, #20]
    /**CAN1 GPIO Configuration
    PB8     ------> CAN1_RX
    PB9     ------> CAN1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8001f60:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8001f64:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001f66:	2302      	movs	r3, #2
 8001f68:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f6a:	2300      	movs	r3, #0
 8001f6c:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001f6e:	2303      	movs	r3, #3
 8001f70:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN1;
 8001f72:	2309      	movs	r3, #9
 8001f74:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001f76:	f107 031c 	add.w	r3, r7, #28
 8001f7a:	4619      	mov	r1, r3
 8001f7c:	483b      	ldr	r0, [pc, #236]	@ (800206c <HAL_CAN_MspInit+0x178>)
 8001f7e:	f002 f889 	bl	8004094 <HAL_GPIO_Init>

    /* CAN1 interrupt Init */
    HAL_NVIC_SetPriority(CAN1_TX_IRQn, 0, 0);
 8001f82:	2200      	movs	r2, #0
 8001f84:	2100      	movs	r1, #0
 8001f86:	2013      	movs	r0, #19
 8001f88:	f002 f84d 	bl	8004026 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_TX_IRQn);
 8001f8c:	2013      	movs	r0, #19
 8001f8e:	f002 f866 	bl	800405e <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(CAN1_RX0_IRQn, 0, 0);
 8001f92:	2200      	movs	r2, #0
 8001f94:	2100      	movs	r1, #0
 8001f96:	2014      	movs	r0, #20
 8001f98:	f002 f845 	bl	8004026 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_RX0_IRQn);
 8001f9c:	2014      	movs	r0, #20
 8001f9e:	f002 f85e 	bl	800405e <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(CAN2_RX0_IRQn);
  /* USER CODE BEGIN CAN2_MspInit 1 */

  /* USER CODE END CAN2_MspInit 1 */
  }
}
 8001fa2:	e058      	b.n	8002056 <HAL_CAN_MspInit+0x162>
  else if(canHandle->Instance==CAN2)
 8001fa4:	687b      	ldr	r3, [r7, #4]
 8001fa6:	681b      	ldr	r3, [r3, #0]
 8001fa8:	4a31      	ldr	r2, [pc, #196]	@ (8002070 <HAL_CAN_MspInit+0x17c>)
 8001faa:	4293      	cmp	r3, r2
 8001fac:	d153      	bne.n	8002056 <HAL_CAN_MspInit+0x162>
    __HAL_RCC_CAN2_CLK_ENABLE();
 8001fae:	2300      	movs	r3, #0
 8001fb0:	613b      	str	r3, [r7, #16]
 8001fb2:	4b2d      	ldr	r3, [pc, #180]	@ (8002068 <HAL_CAN_MspInit+0x174>)
 8001fb4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001fb6:	4a2c      	ldr	r2, [pc, #176]	@ (8002068 <HAL_CAN_MspInit+0x174>)
 8001fb8:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8001fbc:	6413      	str	r3, [r2, #64]	@ 0x40
 8001fbe:	4b2a      	ldr	r3, [pc, #168]	@ (8002068 <HAL_CAN_MspInit+0x174>)
 8001fc0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001fc2:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8001fc6:	613b      	str	r3, [r7, #16]
 8001fc8:	693b      	ldr	r3, [r7, #16]
    HAL_RCC_CAN1_CLK_ENABLED++;
 8001fca:	4b26      	ldr	r3, [pc, #152]	@ (8002064 <HAL_CAN_MspInit+0x170>)
 8001fcc:	681b      	ldr	r3, [r3, #0]
 8001fce:	3301      	adds	r3, #1
 8001fd0:	4a24      	ldr	r2, [pc, #144]	@ (8002064 <HAL_CAN_MspInit+0x170>)
 8001fd2:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_CAN1_CLK_ENABLED==1){
 8001fd4:	4b23      	ldr	r3, [pc, #140]	@ (8002064 <HAL_CAN_MspInit+0x170>)
 8001fd6:	681b      	ldr	r3, [r3, #0]
 8001fd8:	2b01      	cmp	r3, #1
 8001fda:	d10d      	bne.n	8001ff8 <HAL_CAN_MspInit+0x104>
      __HAL_RCC_CAN1_CLK_ENABLE();
 8001fdc:	2300      	movs	r3, #0
 8001fde:	60fb      	str	r3, [r7, #12]
 8001fe0:	4b21      	ldr	r3, [pc, #132]	@ (8002068 <HAL_CAN_MspInit+0x174>)
 8001fe2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001fe4:	4a20      	ldr	r2, [pc, #128]	@ (8002068 <HAL_CAN_MspInit+0x174>)
 8001fe6:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8001fea:	6413      	str	r3, [r2, #64]	@ 0x40
 8001fec:	4b1e      	ldr	r3, [pc, #120]	@ (8002068 <HAL_CAN_MspInit+0x174>)
 8001fee:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001ff0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001ff4:	60fb      	str	r3, [r7, #12]
 8001ff6:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001ff8:	2300      	movs	r3, #0
 8001ffa:	60bb      	str	r3, [r7, #8]
 8001ffc:	4b1a      	ldr	r3, [pc, #104]	@ (8002068 <HAL_CAN_MspInit+0x174>)
 8001ffe:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002000:	4a19      	ldr	r2, [pc, #100]	@ (8002068 <HAL_CAN_MspInit+0x174>)
 8002002:	f043 0302 	orr.w	r3, r3, #2
 8002006:	6313      	str	r3, [r2, #48]	@ 0x30
 8002008:	4b17      	ldr	r3, [pc, #92]	@ (8002068 <HAL_CAN_MspInit+0x174>)
 800200a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800200c:	f003 0302 	and.w	r3, r3, #2
 8002010:	60bb      	str	r3, [r7, #8]
 8002012:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13;
 8002014:	f44f 5340 	mov.w	r3, #12288	@ 0x3000
 8002018:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800201a:	2302      	movs	r3, #2
 800201c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800201e:	2300      	movs	r3, #0
 8002020:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002022:	2303      	movs	r3, #3
 8002024:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN2;
 8002026:	2309      	movs	r3, #9
 8002028:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800202a:	f107 031c 	add.w	r3, r7, #28
 800202e:	4619      	mov	r1, r3
 8002030:	480e      	ldr	r0, [pc, #56]	@ (800206c <HAL_CAN_MspInit+0x178>)
 8002032:	f002 f82f 	bl	8004094 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(CAN2_TX_IRQn, 0, 0);
 8002036:	2200      	movs	r2, #0
 8002038:	2100      	movs	r1, #0
 800203a:	203f      	movs	r0, #63	@ 0x3f
 800203c:	f001 fff3 	bl	8004026 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN2_TX_IRQn);
 8002040:	203f      	movs	r0, #63	@ 0x3f
 8002042:	f002 f80c 	bl	800405e <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(CAN2_RX0_IRQn, 0, 0);
 8002046:	2200      	movs	r2, #0
 8002048:	2100      	movs	r1, #0
 800204a:	2040      	movs	r0, #64	@ 0x40
 800204c:	f001 ffeb 	bl	8004026 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN2_RX0_IRQn);
 8002050:	2040      	movs	r0, #64	@ 0x40
 8002052:	f002 f804 	bl	800405e <HAL_NVIC_EnableIRQ>
}
 8002056:	bf00      	nop
 8002058:	3730      	adds	r7, #48	@ 0x30
 800205a:	46bd      	mov	sp, r7
 800205c:	bd80      	pop	{r7, pc}
 800205e:	bf00      	nop
 8002060:	40006400 	.word	0x40006400
 8002064:	20000398 	.word	0x20000398
 8002068:	40023800 	.word	0x40023800
 800206c:	40020400 	.word	0x40020400
 8002070:	40006800 	.word	0x40006800

08002074 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8002074:	b580      	push	{r7, lr}
 8002076:	b08a      	sub	sp, #40	@ 0x28
 8002078:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800207a:	f107 0314 	add.w	r3, r7, #20
 800207e:	2200      	movs	r2, #0
 8002080:	601a      	str	r2, [r3, #0]
 8002082:	605a      	str	r2, [r3, #4]
 8002084:	609a      	str	r2, [r3, #8]
 8002086:	60da      	str	r2, [r3, #12]
 8002088:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800208a:	2300      	movs	r3, #0
 800208c:	613b      	str	r3, [r7, #16]
 800208e:	4b32      	ldr	r3, [pc, #200]	@ (8002158 <MX_GPIO_Init+0xe4>)
 8002090:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002092:	4a31      	ldr	r2, [pc, #196]	@ (8002158 <MX_GPIO_Init+0xe4>)
 8002094:	f043 0304 	orr.w	r3, r3, #4
 8002098:	6313      	str	r3, [r2, #48]	@ 0x30
 800209a:	4b2f      	ldr	r3, [pc, #188]	@ (8002158 <MX_GPIO_Init+0xe4>)
 800209c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800209e:	f003 0304 	and.w	r3, r3, #4
 80020a2:	613b      	str	r3, [r7, #16]
 80020a4:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80020a6:	2300      	movs	r3, #0
 80020a8:	60fb      	str	r3, [r7, #12]
 80020aa:	4b2b      	ldr	r3, [pc, #172]	@ (8002158 <MX_GPIO_Init+0xe4>)
 80020ac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80020ae:	4a2a      	ldr	r2, [pc, #168]	@ (8002158 <MX_GPIO_Init+0xe4>)
 80020b0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80020b4:	6313      	str	r3, [r2, #48]	@ 0x30
 80020b6:	4b28      	ldr	r3, [pc, #160]	@ (8002158 <MX_GPIO_Init+0xe4>)
 80020b8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80020ba:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80020be:	60fb      	str	r3, [r7, #12]
 80020c0:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80020c2:	2300      	movs	r3, #0
 80020c4:	60bb      	str	r3, [r7, #8]
 80020c6:	4b24      	ldr	r3, [pc, #144]	@ (8002158 <MX_GPIO_Init+0xe4>)
 80020c8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80020ca:	4a23      	ldr	r2, [pc, #140]	@ (8002158 <MX_GPIO_Init+0xe4>)
 80020cc:	f043 0301 	orr.w	r3, r3, #1
 80020d0:	6313      	str	r3, [r2, #48]	@ 0x30
 80020d2:	4b21      	ldr	r3, [pc, #132]	@ (8002158 <MX_GPIO_Init+0xe4>)
 80020d4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80020d6:	f003 0301 	and.w	r3, r3, #1
 80020da:	60bb      	str	r3, [r7, #8]
 80020dc:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80020de:	2300      	movs	r3, #0
 80020e0:	607b      	str	r3, [r7, #4]
 80020e2:	4b1d      	ldr	r3, [pc, #116]	@ (8002158 <MX_GPIO_Init+0xe4>)
 80020e4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80020e6:	4a1c      	ldr	r2, [pc, #112]	@ (8002158 <MX_GPIO_Init+0xe4>)
 80020e8:	f043 0302 	orr.w	r3, r3, #2
 80020ec:	6313      	str	r3, [r2, #48]	@ 0x30
 80020ee:	4b1a      	ldr	r3, [pc, #104]	@ (8002158 <MX_GPIO_Init+0xe4>)
 80020f0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80020f2:	f003 0302 	and.w	r3, r3, #2
 80020f6:	607b      	str	r3, [r7, #4]
 80020f8:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, LED_GN_Pin|LED_YW_Pin|LED_RD_Pin, GPIO_PIN_RESET);
 80020fa:	2200      	movs	r2, #0
 80020fc:	f44f 4160 	mov.w	r1, #57344	@ 0xe000
 8002100:	4816      	ldr	r0, [pc, #88]	@ (800215c <MX_GPIO_Init+0xe8>)
 8002102:	f002 f965 	bl	80043d0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(SPI3_CS_GPIO_Port, SPI3_CS_Pin, GPIO_PIN_RESET);
 8002106:	2200      	movs	r2, #0
 8002108:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 800210c:	4814      	ldr	r0, [pc, #80]	@ (8002160 <MX_GPIO_Init+0xec>)
 800210e:	f002 f95f 	bl	80043d0 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PCPin PCPin PCPin */
  GPIO_InitStruct.Pin = LED_GN_Pin|LED_YW_Pin|LED_RD_Pin;
 8002112:	f44f 4360 	mov.w	r3, #57344	@ 0xe000
 8002116:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002118:	2301      	movs	r3, #1
 800211a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800211c:	2300      	movs	r3, #0
 800211e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002120:	2300      	movs	r3, #0
 8002122:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002124:	f107 0314 	add.w	r3, r7, #20
 8002128:	4619      	mov	r1, r3
 800212a:	480c      	ldr	r0, [pc, #48]	@ (800215c <MX_GPIO_Init+0xe8>)
 800212c:	f001 ffb2 	bl	8004094 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = SPI3_CS_Pin;
 8002130:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8002134:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002136:	2301      	movs	r3, #1
 8002138:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800213a:	2300      	movs	r3, #0
 800213c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800213e:	2300      	movs	r3, #0
 8002140:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(SPI3_CS_GPIO_Port, &GPIO_InitStruct);
 8002142:	f107 0314 	add.w	r3, r7, #20
 8002146:	4619      	mov	r1, r3
 8002148:	4805      	ldr	r0, [pc, #20]	@ (8002160 <MX_GPIO_Init+0xec>)
 800214a:	f001 ffa3 	bl	8004094 <HAL_GPIO_Init>

}
 800214e:	bf00      	nop
 8002150:	3728      	adds	r7, #40	@ 0x28
 8002152:	46bd      	mov	sp, r7
 8002154:	bd80      	pop	{r7, pc}
 8002156:	bf00      	nop
 8002158:	40023800 	.word	0x40023800
 800215c:	40020800 	.word	0x40020800
 8002160:	40020000 	.word	0x40020000

08002164 <gpio>:

/* USER CODE BEGIN 2 */
static uint64_t lastGN = 0;		// Zeitpunkt null
// Last GN nicht immer auf null setzen, immer auf den Wert in if-Bedingung, sondern auf now, also auf den Zeitpukt der if-Schleife , die Zeit vergangen ist

void gpio(){
 8002164:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8002168:	b082      	sub	sp, #8
 800216a:	af00      	add	r7, sp, #0

	//LED grn (blinkend)
		uint64_t now = HAL_GetTick();	// Zeitpunkt jetzt
 800216c:	f000 fd60 	bl	8002c30 <HAL_GetTick>
 8002170:	4603      	mov	r3, r0
 8002172:	2200      	movs	r2, #0
 8002174:	4698      	mov	r8, r3
 8002176:	4691      	mov	r9, r2
 8002178:	e9c7 8900 	strd	r8, r9, [r7]
		if(now - lastGN >= 500){
 800217c:	4b0d      	ldr	r3, [pc, #52]	@ (80021b4 <gpio+0x50>)
 800217e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002182:	e9d7 0100 	ldrd	r0, r1, [r7]
 8002186:	1a84      	subs	r4, r0, r2
 8002188:	eb61 0503 	sbc.w	r5, r1, r3
 800218c:	f5b4 7ffa 	cmp.w	r4, #500	@ 0x1f4
 8002190:	f175 0300 	sbcs.w	r3, r5, #0
 8002194:	d309      	bcc.n	80021aa <gpio+0x46>
			HAL_GPIO_TogglePin(LED_GN_GPIO_Port, LED_GN_Pin);
 8002196:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 800219a:	4807      	ldr	r0, [pc, #28]	@ (80021b8 <gpio+0x54>)
 800219c:	f002 f930 	bl	8004400 <HAL_GPIO_TogglePin>
			lastGN = now;				// TogglePin wieder aufrufen
 80021a0:	4904      	ldr	r1, [pc, #16]	@ (80021b4 <gpio+0x50>)
 80021a2:	e9d7 2300 	ldrd	r2, r3, [r7]
 80021a6:	e9c1 2300 	strd	r2, r3, [r1]
		}
}
 80021aa:	bf00      	nop
 80021ac:	3708      	adds	r7, #8
 80021ae:	46bd      	mov	sp, r7
 80021b0:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 80021b4:	200003a8 	.word	0x200003a8
 80021b8:	40020800 	.word	0x40020800

080021bc <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80021bc:	b580      	push	{r7, lr}
 80021be:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80021c0:	f000 fcd2 	bl	8002b68 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80021c4:	f000 f85c 	bl	8002280 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80021c8:	f7ff ff54 	bl	8002074 <MX_GPIO_Init>
  MX_TIM9_Init();
 80021cc:	f000 fab6 	bl	800273c <MX_TIM9_Init>
  MX_ADC1_Init();
 80021d0:	f7ff f828 	bl	8001224 <MX_ADC1_Init>
  MX_ADC2_Init();
 80021d4:	f7ff f878 	bl	80012c8 <MX_ADC2_Init>
  MX_CAN1_Init();
 80021d8:	f7ff fdca 	bl	8001d70 <MX_CAN1_Init>
  MX_CAN2_Init();
 80021dc:	f7ff fe1c 	bl	8001e18 <MX_CAN2_Init>
  MX_USB_DEVICE_Init();
 80021e0:	f008 fd50 	bl	800ac84 <MX_USB_DEVICE_Init>
  MX_TIM2_Init();
 80021e4:	f000 fa5e 	bl	80026a4 <MX_TIM2_Init>
  MX_SPI3_Init();
 80021e8:	f000 f8a0 	bl	800232c <MX_SPI3_Init>
  /* USER CODE BEGIN 2 */
  HAL_GPIO_WritePin(LED_GN_GPIO_Port, LED_GN_Pin, GPIO_PIN_SET);
 80021ec:	2201      	movs	r2, #1
 80021ee:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80021f2:	481e      	ldr	r0, [pc, #120]	@ (800226c <main+0xb0>)
 80021f4:	f002 f8ec 	bl	80043d0 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(LED_YW_GPIO_Port, LED_YW_Pin, GPIO_PIN_SET);
 80021f8:	2201      	movs	r2, #1
 80021fa:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 80021fe:	481b      	ldr	r0, [pc, #108]	@ (800226c <main+0xb0>)
 8002200:	f002 f8e6 	bl	80043d0 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(LED_RD_GPIO_Port, LED_RD_Pin, GPIO_PIN_SET);
 8002204:	2201      	movs	r2, #1
 8002206:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 800220a:	4818      	ldr	r0, [pc, #96]	@ (800226c <main+0xb0>)
 800220c:	f002 f8e0 	bl	80043d0 <HAL_GPIO_WritePin>
    //set hebt die Spannung an (+), led aus, in schematik anschauen
    //reset ist (-), led an

  HAL_TIM_Base_Start_IT(&htim2);		//start Timer
 8002210:	4817      	ldr	r0, [pc, #92]	@ (8002270 <main+0xb4>)
 8002212:	f004 fd0d 	bl	8006c30 <HAL_TIM_Base_Start_IT>
  HAL_CAN_Start(&hcan1);
 8002216:	4817      	ldr	r0, [pc, #92]	@ (8002274 <main+0xb8>)
 8002218:	f001 f97e 	bl	8003518 <HAL_CAN_Start>
  HAL_CAN_Start(&hcan2);
 800221c:	4816      	ldr	r0, [pc, #88]	@ (8002278 <main+0xbc>)
 800221e:	f001 f97b 	bl	8003518 <HAL_CAN_Start>
  BMS_init();
 8002222:	f7ff f9e5 	bl	80015f0 <BMS_init>

  if (HAL_CAN_ActivateNotification(&hcan1, CAN_IT_RX_FIFO0_MSG_PENDING) != HAL_OK)
 8002226:	2102      	movs	r1, #2
 8002228:	4812      	ldr	r0, [pc, #72]	@ (8002274 <main+0xb8>)
 800222a:	f001 fbdd 	bl	80039e8 <HAL_CAN_ActivateNotification>
 800222e:	4603      	mov	r3, r0
 8002230:	2b00      	cmp	r3, #0
 8002232:	d001      	beq.n	8002238 <main+0x7c>
    {
        Error_Handler();
 8002234:	f000 f86a 	bl	800230c <Error_Handler>
    }

  if (HAL_CAN_ActivateNotification(&hcan2, CAN_IT_RX_FIFO0_MSG_PENDING) != HAL_OK)
 8002238:	2102      	movs	r1, #2
 800223a:	480f      	ldr	r0, [pc, #60]	@ (8002278 <main+0xbc>)
 800223c:	f001 fbd4 	bl	80039e8 <HAL_CAN_ActivateNotification>
 8002240:	4603      	mov	r3, r0
 8002242:	2b00      	cmp	r3, #0
 8002244:	d001      	beq.n	800224a <main+0x8e>
      {
          Error_Handler();
 8002246:	f000 f861 	bl	800230c <Error_Handler>
      }

  	 HAL_TIM_IC_Start_IT(&htim9, TIM_CHANNEL_2);   // main channel
 800224a:	2104      	movs	r1, #4
 800224c:	480b      	ldr	r0, [pc, #44]	@ (800227c <main+0xc0>)
 800224e:	f004 fe91 	bl	8006f74 <HAL_TIM_IC_Start_IT>
     HAL_TIM_IC_Start(&htim9, TIM_CHANNEL_1);   // indirect channel
 8002252:	2100      	movs	r1, #0
 8002254:	4809      	ldr	r0, [pc, #36]	@ (800227c <main+0xc0>)
 8002256:	f004 fdb1 	bl	8006dbc <HAL_TIM_IC_Start>

  IVT_init();
 800225a:	f7ff fc21 	bl	8001aa0 <IVT_init>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  gpio();
 800225e:	f7ff ff81 	bl	8002164 <gpio>
	  BMS();
 8002262:	f7ff f9cb 	bl	80015fc <BMS>
	  gpio();
 8002266:	bf00      	nop
 8002268:	e7f9      	b.n	800225e <main+0xa2>
 800226a:	bf00      	nop
 800226c:	40020800 	.word	0x40020800
 8002270:	2000040c 	.word	0x2000040c
 8002274:	20000348 	.word	0x20000348
 8002278:	20000370 	.word	0x20000370
 800227c:	20000454 	.word	0x20000454

08002280 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002280:	b580      	push	{r7, lr}
 8002282:	b092      	sub	sp, #72	@ 0x48
 8002284:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8002286:	f107 0318 	add.w	r3, r7, #24
 800228a:	2230      	movs	r2, #48	@ 0x30
 800228c:	2100      	movs	r1, #0
 800228e:	4618      	mov	r0, r3
 8002290:	f009 fbbb 	bl	800ba0a <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002294:	1d3b      	adds	r3, r7, #4
 8002296:	2200      	movs	r2, #0
 8002298:	601a      	str	r2, [r3, #0]
 800229a:	605a      	str	r2, [r3, #4]
 800229c:	609a      	str	r2, [r3, #8]
 800229e:	60da      	str	r2, [r3, #12]
 80022a0:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80022a2:	2301      	movs	r3, #1
 80022a4:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80022a6:	2301      	movs	r3, #1
 80022a8:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80022aa:	2302      	movs	r3, #2
 80022ac:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80022ae:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 80022b2:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLM = 25;
 80022b4:	2319      	movs	r3, #25
 80022b6:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLN = 192;
 80022b8:	23c0      	movs	r3, #192	@ 0xc0
 80022ba:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80022bc:	2302      	movs	r3, #2
 80022be:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLQ = 4;
 80022c0:	2304      	movs	r3, #4
 80022c2:	647b      	str	r3, [r7, #68]	@ 0x44
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80022c4:	f107 0318 	add.w	r3, r7, #24
 80022c8:	4618      	mov	r0, r3
 80022ca:	f003 fad3 	bl	8005874 <HAL_RCC_OscConfig>
 80022ce:	4603      	mov	r3, r0
 80022d0:	2b00      	cmp	r3, #0
 80022d2:	d001      	beq.n	80022d8 <SystemClock_Config+0x58>
  {
    Error_Handler();
 80022d4:	f000 f81a 	bl	800230c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80022d8:	230f      	movs	r3, #15
 80022da:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80022dc:	2302      	movs	r3, #2
 80022de:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80022e0:	2300      	movs	r3, #0
 80022e2:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 80022e4:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 80022e8:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 80022ea:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80022ee:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 80022f0:	1d3b      	adds	r3, r7, #4
 80022f2:	2103      	movs	r1, #3
 80022f4:	4618      	mov	r0, r3
 80022f6:	f003 fd11 	bl	8005d1c <HAL_RCC_ClockConfig>
 80022fa:	4603      	mov	r3, r0
 80022fc:	2b00      	cmp	r3, #0
 80022fe:	d001      	beq.n	8002304 <SystemClock_Config+0x84>
  {
    Error_Handler();
 8002300:	f000 f804 	bl	800230c <Error_Handler>
  }
}
 8002304:	bf00      	nop
 8002306:	3748      	adds	r7, #72	@ 0x48
 8002308:	46bd      	mov	sp, r7
 800230a:	bd80      	pop	{r7, pc}

0800230c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800230c:	b580      	push	{r7, lr}
 800230e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002310:	b672      	cpsid	i
}
 8002312:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
  {
	  HAL_GPIO_TogglePin(LED_RD_GPIO_Port, LED_RD_Pin);
 8002314:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8002318:	4803      	ldr	r0, [pc, #12]	@ (8002328 <Error_Handler+0x1c>)
 800231a:	f002 f871 	bl	8004400 <HAL_GPIO_TogglePin>
	  HAL_Delay(200);
 800231e:	20c8      	movs	r0, #200	@ 0xc8
 8002320:	f000 fc90 	bl	8002c44 <HAL_Delay>
	  HAL_GPIO_TogglePin(LED_RD_GPIO_Port, LED_RD_Pin);
 8002324:	bf00      	nop
 8002326:	e7f5      	b.n	8002314 <Error_Handler+0x8>
 8002328:	40020800 	.word	0x40020800

0800232c <MX_SPI3_Init>:

SPI_HandleTypeDef hspi3;

/* SPI3 init function */
void MX_SPI3_Init(void)
{
 800232c:	b580      	push	{r7, lr}
 800232e:	af00      	add	r7, sp, #0
  /* USER CODE END SPI3_Init 0 */

  /* USER CODE BEGIN SPI3_Init 1 */

  /* USER CODE END SPI3_Init 1 */
  hspi3.Instance = SPI3;
 8002330:	4b17      	ldr	r3, [pc, #92]	@ (8002390 <MX_SPI3_Init+0x64>)
 8002332:	4a18      	ldr	r2, [pc, #96]	@ (8002394 <MX_SPI3_Init+0x68>)
 8002334:	601a      	str	r2, [r3, #0]
  hspi3.Init.Mode = SPI_MODE_MASTER;
 8002336:	4b16      	ldr	r3, [pc, #88]	@ (8002390 <MX_SPI3_Init+0x64>)
 8002338:	f44f 7282 	mov.w	r2, #260	@ 0x104
 800233c:	605a      	str	r2, [r3, #4]
  hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 800233e:	4b14      	ldr	r3, [pc, #80]	@ (8002390 <MX_SPI3_Init+0x64>)
 8002340:	2200      	movs	r2, #0
 8002342:	609a      	str	r2, [r3, #8]
  hspi3.Init.DataSize = SPI_DATASIZE_8BIT;
 8002344:	4b12      	ldr	r3, [pc, #72]	@ (8002390 <MX_SPI3_Init+0x64>)
 8002346:	2200      	movs	r2, #0
 8002348:	60da      	str	r2, [r3, #12]
  hspi3.Init.CLKPolarity = SPI_POLARITY_HIGH;
 800234a:	4b11      	ldr	r3, [pc, #68]	@ (8002390 <MX_SPI3_Init+0x64>)
 800234c:	2202      	movs	r2, #2
 800234e:	611a      	str	r2, [r3, #16]
  hspi3.Init.CLKPhase = SPI_PHASE_2EDGE;
 8002350:	4b0f      	ldr	r3, [pc, #60]	@ (8002390 <MX_SPI3_Init+0x64>)
 8002352:	2201      	movs	r2, #1
 8002354:	615a      	str	r2, [r3, #20]
  hspi3.Init.NSS = SPI_NSS_SOFT;
 8002356:	4b0e      	ldr	r3, [pc, #56]	@ (8002390 <MX_SPI3_Init+0x64>)
 8002358:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800235c:	619a      	str	r2, [r3, #24]
  hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_64;
 800235e:	4b0c      	ldr	r3, [pc, #48]	@ (8002390 <MX_SPI3_Init+0x64>)
 8002360:	2228      	movs	r2, #40	@ 0x28
 8002362:	61da      	str	r2, [r3, #28]
  hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8002364:	4b0a      	ldr	r3, [pc, #40]	@ (8002390 <MX_SPI3_Init+0x64>)
 8002366:	2200      	movs	r2, #0
 8002368:	621a      	str	r2, [r3, #32]
  hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 800236a:	4b09      	ldr	r3, [pc, #36]	@ (8002390 <MX_SPI3_Init+0x64>)
 800236c:	2200      	movs	r2, #0
 800236e:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002370:	4b07      	ldr	r3, [pc, #28]	@ (8002390 <MX_SPI3_Init+0x64>)
 8002372:	2200      	movs	r2, #0
 8002374:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi3.Init.CRCPolynomial = 10;
 8002376:	4b06      	ldr	r3, [pc, #24]	@ (8002390 <MX_SPI3_Init+0x64>)
 8002378:	220a      	movs	r2, #10
 800237a:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi3) != HAL_OK)
 800237c:	4804      	ldr	r0, [pc, #16]	@ (8002390 <MX_SPI3_Init+0x64>)
 800237e:	f003 fe89 	bl	8006094 <HAL_SPI_Init>
 8002382:	4603      	mov	r3, r0
 8002384:	2b00      	cmp	r3, #0
 8002386:	d001      	beq.n	800238c <MX_SPI3_Init+0x60>
  {
    Error_Handler();
 8002388:	f7ff ffc0 	bl	800230c <Error_Handler>
  }
  /* USER CODE BEGIN SPI3_Init 2 */

  /* USER CODE END SPI3_Init 2 */

}
 800238c:	bf00      	nop
 800238e:	bd80      	pop	{r7, pc}
 8002390:	200003b0 	.word	0x200003b0
 8002394:	40003c00 	.word	0x40003c00

08002398 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8002398:	b580      	push	{r7, lr}
 800239a:	b08a      	sub	sp, #40	@ 0x28
 800239c:	af00      	add	r7, sp, #0
 800239e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80023a0:	f107 0314 	add.w	r3, r7, #20
 80023a4:	2200      	movs	r2, #0
 80023a6:	601a      	str	r2, [r3, #0]
 80023a8:	605a      	str	r2, [r3, #4]
 80023aa:	609a      	str	r2, [r3, #8]
 80023ac:	60da      	str	r2, [r3, #12]
 80023ae:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI3)
 80023b0:	687b      	ldr	r3, [r7, #4]
 80023b2:	681b      	ldr	r3, [r3, #0]
 80023b4:	4a19      	ldr	r2, [pc, #100]	@ (800241c <HAL_SPI_MspInit+0x84>)
 80023b6:	4293      	cmp	r3, r2
 80023b8:	d12c      	bne.n	8002414 <HAL_SPI_MspInit+0x7c>
  {
  /* USER CODE BEGIN SPI3_MspInit 0 */

  /* USER CODE END SPI3_MspInit 0 */
    /* SPI3 clock enable */
    __HAL_RCC_SPI3_CLK_ENABLE();
 80023ba:	2300      	movs	r3, #0
 80023bc:	613b      	str	r3, [r7, #16]
 80023be:	4b18      	ldr	r3, [pc, #96]	@ (8002420 <HAL_SPI_MspInit+0x88>)
 80023c0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80023c2:	4a17      	ldr	r2, [pc, #92]	@ (8002420 <HAL_SPI_MspInit+0x88>)
 80023c4:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80023c8:	6413      	str	r3, [r2, #64]	@ 0x40
 80023ca:	4b15      	ldr	r3, [pc, #84]	@ (8002420 <HAL_SPI_MspInit+0x88>)
 80023cc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80023ce:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80023d2:	613b      	str	r3, [r7, #16]
 80023d4:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 80023d6:	2300      	movs	r3, #0
 80023d8:	60fb      	str	r3, [r7, #12]
 80023da:	4b11      	ldr	r3, [pc, #68]	@ (8002420 <HAL_SPI_MspInit+0x88>)
 80023dc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80023de:	4a10      	ldr	r2, [pc, #64]	@ (8002420 <HAL_SPI_MspInit+0x88>)
 80023e0:	f043 0304 	orr.w	r3, r3, #4
 80023e4:	6313      	str	r3, [r2, #48]	@ 0x30
 80023e6:	4b0e      	ldr	r3, [pc, #56]	@ (8002420 <HAL_SPI_MspInit+0x88>)
 80023e8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80023ea:	f003 0304 	and.w	r3, r3, #4
 80023ee:	60fb      	str	r3, [r7, #12]
 80023f0:	68fb      	ldr	r3, [r7, #12]
    /**SPI3 GPIO Configuration
    PC10     ------> SPI3_SCK
    PC11     ------> SPI3_MISO
    PC12     ------> SPI3_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12;
 80023f2:	f44f 53e0 	mov.w	r3, #7168	@ 0x1c00
 80023f6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80023f8:	2302      	movs	r3, #2
 80023fa:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80023fc:	2300      	movs	r3, #0
 80023fe:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002400:	2303      	movs	r3, #3
 8002402:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8002404:	2306      	movs	r3, #6
 8002406:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002408:	f107 0314 	add.w	r3, r7, #20
 800240c:	4619      	mov	r1, r3
 800240e:	4805      	ldr	r0, [pc, #20]	@ (8002424 <HAL_SPI_MspInit+0x8c>)
 8002410:	f001 fe40 	bl	8004094 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }
}
 8002414:	bf00      	nop
 8002416:	3728      	adds	r7, #40	@ 0x28
 8002418:	46bd      	mov	sp, r7
 800241a:	bd80      	pop	{r7, pc}
 800241c:	40003c00 	.word	0x40003c00
 8002420:	40023800 	.word	0x40023800
 8002424:	40020800 	.word	0x40020800

08002428 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002428:	b480      	push	{r7}
 800242a:	b083      	sub	sp, #12
 800242c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800242e:	2300      	movs	r3, #0
 8002430:	607b      	str	r3, [r7, #4]
 8002432:	4b0f      	ldr	r3, [pc, #60]	@ (8002470 <HAL_MspInit+0x48>)
 8002434:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002436:	4a0e      	ldr	r2, [pc, #56]	@ (8002470 <HAL_MspInit+0x48>)
 8002438:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800243c:	6453      	str	r3, [r2, #68]	@ 0x44
 800243e:	4b0c      	ldr	r3, [pc, #48]	@ (8002470 <HAL_MspInit+0x48>)
 8002440:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002442:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002446:	607b      	str	r3, [r7, #4]
 8002448:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800244a:	2300      	movs	r3, #0
 800244c:	603b      	str	r3, [r7, #0]
 800244e:	4b08      	ldr	r3, [pc, #32]	@ (8002470 <HAL_MspInit+0x48>)
 8002450:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002452:	4a07      	ldr	r2, [pc, #28]	@ (8002470 <HAL_MspInit+0x48>)
 8002454:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002458:	6413      	str	r3, [r2, #64]	@ 0x40
 800245a:	4b05      	ldr	r3, [pc, #20]	@ (8002470 <HAL_MspInit+0x48>)
 800245c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800245e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002462:	603b      	str	r3, [r7, #0]
 8002464:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002466:	bf00      	nop
 8002468:	370c      	adds	r7, #12
 800246a:	46bd      	mov	sp, r7
 800246c:	bc80      	pop	{r7}
 800246e:	4770      	bx	lr
 8002470:	40023800 	.word	0x40023800

08002474 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002474:	b480      	push	{r7}
 8002476:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8002478:	bf00      	nop
 800247a:	e7fd      	b.n	8002478 <NMI_Handler+0x4>

0800247c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800247c:	b480      	push	{r7}
 800247e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002480:	bf00      	nop
 8002482:	e7fd      	b.n	8002480 <HardFault_Handler+0x4>

08002484 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002484:	b480      	push	{r7}
 8002486:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002488:	bf00      	nop
 800248a:	e7fd      	b.n	8002488 <MemManage_Handler+0x4>

0800248c <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800248c:	b480      	push	{r7}
 800248e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002490:	bf00      	nop
 8002492:	e7fd      	b.n	8002490 <BusFault_Handler+0x4>

08002494 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002494:	b480      	push	{r7}
 8002496:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002498:	bf00      	nop
 800249a:	e7fd      	b.n	8002498 <UsageFault_Handler+0x4>

0800249c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800249c:	b480      	push	{r7}
 800249e:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80024a0:	bf00      	nop
 80024a2:	46bd      	mov	sp, r7
 80024a4:	bc80      	pop	{r7}
 80024a6:	4770      	bx	lr

080024a8 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80024a8:	b480      	push	{r7}
 80024aa:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80024ac:	bf00      	nop
 80024ae:	46bd      	mov	sp, r7
 80024b0:	bc80      	pop	{r7}
 80024b2:	4770      	bx	lr

080024b4 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80024b4:	b480      	push	{r7}
 80024b6:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80024b8:	bf00      	nop
 80024ba:	46bd      	mov	sp, r7
 80024bc:	bc80      	pop	{r7}
 80024be:	4770      	bx	lr

080024c0 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80024c0:	b580      	push	{r7, lr}
 80024c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80024c4:	f000 fba2 	bl	8002c0c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80024c8:	bf00      	nop
 80024ca:	bd80      	pop	{r7, pc}

080024cc <CAN1_TX_IRQHandler>:

/**
  * @brief This function handles CAN1 TX interrupts.
  */
void CAN1_TX_IRQHandler(void)
{
 80024cc:	b580      	push	{r7, lr}
 80024ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN1_TX_IRQn 0 */

  /* USER CODE END CAN1_TX_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan1);
 80024d0:	4802      	ldr	r0, [pc, #8]	@ (80024dc <CAN1_TX_IRQHandler+0x10>)
 80024d2:	f001 faae 	bl	8003a32 <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN1_TX_IRQn 1 */

  /* USER CODE END CAN1_TX_IRQn 1 */
}
 80024d6:	bf00      	nop
 80024d8:	bd80      	pop	{r7, pc}
 80024da:	bf00      	nop
 80024dc:	20000348 	.word	0x20000348

080024e0 <CAN1_RX0_IRQHandler>:

/**
  * @brief This function handles CAN1 RX0 interrupts.
  */
void CAN1_RX0_IRQHandler(void)
{
 80024e0:	b580      	push	{r7, lr}
 80024e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN1_RX0_IRQn 0 */

  /* USER CODE END CAN1_RX0_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan1);
 80024e4:	4802      	ldr	r0, [pc, #8]	@ (80024f0 <CAN1_RX0_IRQHandler+0x10>)
 80024e6:	f001 faa4 	bl	8003a32 <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN1_RX0_IRQn 1 */

  /* USER CODE END CAN1_RX0_IRQn 1 */
}
 80024ea:	bf00      	nop
 80024ec:	bd80      	pop	{r7, pc}
 80024ee:	bf00      	nop
 80024f0:	20000348 	.word	0x20000348

080024f4 <TIM1_BRK_TIM9_IRQHandler>:

/**
  * @brief This function handles TIM1 break interrupt and TIM9 global interrupt.
  */
void TIM1_BRK_TIM9_IRQHandler(void)
{
 80024f4:	b580      	push	{r7, lr}
 80024f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_BRK_TIM9_IRQn 0 */

  /* USER CODE END TIM1_BRK_TIM9_IRQn 0 */
  HAL_TIM_IRQHandler(&htim9);
 80024f8:	4802      	ldr	r0, [pc, #8]	@ (8002504 <TIM1_BRK_TIM9_IRQHandler+0x10>)
 80024fa:	f004 fe63 	bl	80071c4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_BRK_TIM9_IRQn 1 */

  /* USER CODE END TIM1_BRK_TIM9_IRQn 1 */
}
 80024fe:	bf00      	nop
 8002500:	bd80      	pop	{r7, pc}
 8002502:	bf00      	nop
 8002504:	20000454 	.word	0x20000454

08002508 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8002508:	b580      	push	{r7, lr}
 800250a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 800250c:	4802      	ldr	r0, [pc, #8]	@ (8002518 <TIM2_IRQHandler+0x10>)
 800250e:	f004 fe59 	bl	80071c4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8002512:	bf00      	nop
 8002514:	bd80      	pop	{r7, pc}
 8002516:	bf00      	nop
 8002518:	2000040c 	.word	0x2000040c

0800251c <CAN2_TX_IRQHandler>:

/**
  * @brief This function handles CAN2 TX interrupts.
  */
void CAN2_TX_IRQHandler(void)
{
 800251c:	b580      	push	{r7, lr}
 800251e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN2_TX_IRQn 0 */

  /* USER CODE END CAN2_TX_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan2);
 8002520:	4802      	ldr	r0, [pc, #8]	@ (800252c <CAN2_TX_IRQHandler+0x10>)
 8002522:	f001 fa86 	bl	8003a32 <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN2_TX_IRQn 1 */

  /* USER CODE END CAN2_TX_IRQn 1 */
}
 8002526:	bf00      	nop
 8002528:	bd80      	pop	{r7, pc}
 800252a:	bf00      	nop
 800252c:	20000370 	.word	0x20000370

08002530 <CAN2_RX0_IRQHandler>:

/**
  * @brief This function handles CAN2 RX0 interrupts.
  */
void CAN2_RX0_IRQHandler(void)
{
 8002530:	b580      	push	{r7, lr}
 8002532:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN2_RX0_IRQn 0 */

  /* USER CODE END CAN2_RX0_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan2);
 8002534:	4802      	ldr	r0, [pc, #8]	@ (8002540 <CAN2_RX0_IRQHandler+0x10>)
 8002536:	f001 fa7c 	bl	8003a32 <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN2_RX0_IRQn 1 */

  /* USER CODE END CAN2_RX0_IRQn 1 */
}
 800253a:	bf00      	nop
 800253c:	bd80      	pop	{r7, pc}
 800253e:	bf00      	nop
 8002540:	20000370 	.word	0x20000370

08002544 <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 8002544:	b580      	push	{r7, lr}
 8002546:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_OTG_FS);
 8002548:	4802      	ldr	r0, [pc, #8]	@ (8002554 <OTG_FS_IRQHandler+0x10>)
 800254a:	f002 f8a3 	bl	8004694 <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 800254e:	bf00      	nop
 8002550:	bd80      	pop	{r7, pc}
 8002552:	bf00      	nop
 8002554:	200011bc 	.word	0x200011bc

08002558 <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8002558:	b580      	push	{r7, lr}
 800255a:	b086      	sub	sp, #24
 800255c:	af00      	add	r7, sp, #0
 800255e:	60f8      	str	r0, [r7, #12]
 8002560:	60b9      	str	r1, [r7, #8]
 8002562:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002564:	2300      	movs	r3, #0
 8002566:	617b      	str	r3, [r7, #20]
 8002568:	e00a      	b.n	8002580 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 800256a:	f3af 8000 	nop.w
 800256e:	4601      	mov	r1, r0
 8002570:	68bb      	ldr	r3, [r7, #8]
 8002572:	1c5a      	adds	r2, r3, #1
 8002574:	60ba      	str	r2, [r7, #8]
 8002576:	b2ca      	uxtb	r2, r1
 8002578:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800257a:	697b      	ldr	r3, [r7, #20]
 800257c:	3301      	adds	r3, #1
 800257e:	617b      	str	r3, [r7, #20]
 8002580:	697a      	ldr	r2, [r7, #20]
 8002582:	687b      	ldr	r3, [r7, #4]
 8002584:	429a      	cmp	r2, r3
 8002586:	dbf0      	blt.n	800256a <_read+0x12>
  }

  return len;
 8002588:	687b      	ldr	r3, [r7, #4]
}
 800258a:	4618      	mov	r0, r3
 800258c:	3718      	adds	r7, #24
 800258e:	46bd      	mov	sp, r7
 8002590:	bd80      	pop	{r7, pc}

08002592 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8002592:	b580      	push	{r7, lr}
 8002594:	b086      	sub	sp, #24
 8002596:	af00      	add	r7, sp, #0
 8002598:	60f8      	str	r0, [r7, #12]
 800259a:	60b9      	str	r1, [r7, #8]
 800259c:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800259e:	2300      	movs	r3, #0
 80025a0:	617b      	str	r3, [r7, #20]
 80025a2:	e009      	b.n	80025b8 <_write+0x26>
  {
    __io_putchar(*ptr++);
 80025a4:	68bb      	ldr	r3, [r7, #8]
 80025a6:	1c5a      	adds	r2, r3, #1
 80025a8:	60ba      	str	r2, [r7, #8]
 80025aa:	781b      	ldrb	r3, [r3, #0]
 80025ac:	4618      	mov	r0, r3
 80025ae:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80025b2:	697b      	ldr	r3, [r7, #20]
 80025b4:	3301      	adds	r3, #1
 80025b6:	617b      	str	r3, [r7, #20]
 80025b8:	697a      	ldr	r2, [r7, #20]
 80025ba:	687b      	ldr	r3, [r7, #4]
 80025bc:	429a      	cmp	r2, r3
 80025be:	dbf1      	blt.n	80025a4 <_write+0x12>
  }
  return len;
 80025c0:	687b      	ldr	r3, [r7, #4]
}
 80025c2:	4618      	mov	r0, r3
 80025c4:	3718      	adds	r7, #24
 80025c6:	46bd      	mov	sp, r7
 80025c8:	bd80      	pop	{r7, pc}

080025ca <_close>:

int _close(int file)
{
 80025ca:	b480      	push	{r7}
 80025cc:	b083      	sub	sp, #12
 80025ce:	af00      	add	r7, sp, #0
 80025d0:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80025d2:	f04f 33ff 	mov.w	r3, #4294967295
}
 80025d6:	4618      	mov	r0, r3
 80025d8:	370c      	adds	r7, #12
 80025da:	46bd      	mov	sp, r7
 80025dc:	bc80      	pop	{r7}
 80025de:	4770      	bx	lr

080025e0 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80025e0:	b480      	push	{r7}
 80025e2:	b083      	sub	sp, #12
 80025e4:	af00      	add	r7, sp, #0
 80025e6:	6078      	str	r0, [r7, #4]
 80025e8:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80025ea:	683b      	ldr	r3, [r7, #0]
 80025ec:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80025f0:	605a      	str	r2, [r3, #4]
  return 0;
 80025f2:	2300      	movs	r3, #0
}
 80025f4:	4618      	mov	r0, r3
 80025f6:	370c      	adds	r7, #12
 80025f8:	46bd      	mov	sp, r7
 80025fa:	bc80      	pop	{r7}
 80025fc:	4770      	bx	lr

080025fe <_isatty>:

int _isatty(int file)
{
 80025fe:	b480      	push	{r7}
 8002600:	b083      	sub	sp, #12
 8002602:	af00      	add	r7, sp, #0
 8002604:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8002606:	2301      	movs	r3, #1
}
 8002608:	4618      	mov	r0, r3
 800260a:	370c      	adds	r7, #12
 800260c:	46bd      	mov	sp, r7
 800260e:	bc80      	pop	{r7}
 8002610:	4770      	bx	lr

08002612 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8002612:	b480      	push	{r7}
 8002614:	b085      	sub	sp, #20
 8002616:	af00      	add	r7, sp, #0
 8002618:	60f8      	str	r0, [r7, #12]
 800261a:	60b9      	str	r1, [r7, #8]
 800261c:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 800261e:	2300      	movs	r3, #0
}
 8002620:	4618      	mov	r0, r3
 8002622:	3714      	adds	r7, #20
 8002624:	46bd      	mov	sp, r7
 8002626:	bc80      	pop	{r7}
 8002628:	4770      	bx	lr
	...

0800262c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800262c:	b580      	push	{r7, lr}
 800262e:	b086      	sub	sp, #24
 8002630:	af00      	add	r7, sp, #0
 8002632:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002634:	4a14      	ldr	r2, [pc, #80]	@ (8002688 <_sbrk+0x5c>)
 8002636:	4b15      	ldr	r3, [pc, #84]	@ (800268c <_sbrk+0x60>)
 8002638:	1ad3      	subs	r3, r2, r3
 800263a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 800263c:	697b      	ldr	r3, [r7, #20]
 800263e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002640:	4b13      	ldr	r3, [pc, #76]	@ (8002690 <_sbrk+0x64>)
 8002642:	681b      	ldr	r3, [r3, #0]
 8002644:	2b00      	cmp	r3, #0
 8002646:	d102      	bne.n	800264e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002648:	4b11      	ldr	r3, [pc, #68]	@ (8002690 <_sbrk+0x64>)
 800264a:	4a12      	ldr	r2, [pc, #72]	@ (8002694 <_sbrk+0x68>)
 800264c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800264e:	4b10      	ldr	r3, [pc, #64]	@ (8002690 <_sbrk+0x64>)
 8002650:	681a      	ldr	r2, [r3, #0]
 8002652:	687b      	ldr	r3, [r7, #4]
 8002654:	4413      	add	r3, r2
 8002656:	693a      	ldr	r2, [r7, #16]
 8002658:	429a      	cmp	r2, r3
 800265a:	d207      	bcs.n	800266c <_sbrk+0x40>
  {
    errno = ENOMEM;
 800265c:	f009 fa34 	bl	800bac8 <__errno>
 8002660:	4603      	mov	r3, r0
 8002662:	220c      	movs	r2, #12
 8002664:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002666:	f04f 33ff 	mov.w	r3, #4294967295
 800266a:	e009      	b.n	8002680 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 800266c:	4b08      	ldr	r3, [pc, #32]	@ (8002690 <_sbrk+0x64>)
 800266e:	681b      	ldr	r3, [r3, #0]
 8002670:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002672:	4b07      	ldr	r3, [pc, #28]	@ (8002690 <_sbrk+0x64>)
 8002674:	681a      	ldr	r2, [r3, #0]
 8002676:	687b      	ldr	r3, [r7, #4]
 8002678:	4413      	add	r3, r2
 800267a:	4a05      	ldr	r2, [pc, #20]	@ (8002690 <_sbrk+0x64>)
 800267c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800267e:	68fb      	ldr	r3, [r7, #12]
}
 8002680:	4618      	mov	r0, r3
 8002682:	3718      	adds	r7, #24
 8002684:	46bd      	mov	sp, r7
 8002686:	bd80      	pop	{r7, pc}
 8002688:	2000c000 	.word	0x2000c000
 800268c:	00000400 	.word	0x00000400
 8002690:	20000408 	.word	0x20000408
 8002694:	200017e8 	.word	0x200017e8

08002698 <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002698:	b480      	push	{r7}
 800269a:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800269c:	bf00      	nop
 800269e:	46bd      	mov	sp, r7
 80026a0:	bc80      	pop	{r7}
 80026a2:	4770      	bx	lr

080026a4 <MX_TIM2_Init>:
TIM_HandleTypeDef htim2;
TIM_HandleTypeDef htim9;

/* TIM2 init function */
void MX_TIM2_Init(void)
{
 80026a4:	b580      	push	{r7, lr}
 80026a6:	b086      	sub	sp, #24
 80026a8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80026aa:	f107 0308 	add.w	r3, r7, #8
 80026ae:	2200      	movs	r2, #0
 80026b0:	601a      	str	r2, [r3, #0]
 80026b2:	605a      	str	r2, [r3, #4]
 80026b4:	609a      	str	r2, [r3, #8]
 80026b6:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80026b8:	463b      	mov	r3, r7
 80026ba:	2200      	movs	r2, #0
 80026bc:	601a      	str	r2, [r3, #0]
 80026be:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80026c0:	4b1d      	ldr	r3, [pc, #116]	@ (8002738 <MX_TIM2_Init+0x94>)
 80026c2:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 80026c6:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 48-1;
 80026c8:	4b1b      	ldr	r3, [pc, #108]	@ (8002738 <MX_TIM2_Init+0x94>)
 80026ca:	222f      	movs	r2, #47	@ 0x2f
 80026cc:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80026ce:	4b1a      	ldr	r3, [pc, #104]	@ (8002738 <MX_TIM2_Init+0x94>)
 80026d0:	2200      	movs	r2, #0
 80026d2:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 10000;
 80026d4:	4b18      	ldr	r3, [pc, #96]	@ (8002738 <MX_TIM2_Init+0x94>)
 80026d6:	f242 7210 	movw	r2, #10000	@ 0x2710
 80026da:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80026dc:	4b16      	ldr	r3, [pc, #88]	@ (8002738 <MX_TIM2_Init+0x94>)
 80026de:	2200      	movs	r2, #0
 80026e0:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80026e2:	4b15      	ldr	r3, [pc, #84]	@ (8002738 <MX_TIM2_Init+0x94>)
 80026e4:	2200      	movs	r2, #0
 80026e6:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 80026e8:	4813      	ldr	r0, [pc, #76]	@ (8002738 <MX_TIM2_Init+0x94>)
 80026ea:	f004 fa51 	bl	8006b90 <HAL_TIM_Base_Init>
 80026ee:	4603      	mov	r3, r0
 80026f0:	2b00      	cmp	r3, #0
 80026f2:	d001      	beq.n	80026f8 <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 80026f4:	f7ff fe0a 	bl	800230c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80026f8:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80026fc:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 80026fe:	f107 0308 	add.w	r3, r7, #8
 8002702:	4619      	mov	r1, r3
 8002704:	480c      	ldr	r0, [pc, #48]	@ (8002738 <MX_TIM2_Init+0x94>)
 8002706:	f004 fee9 	bl	80074dc <HAL_TIM_ConfigClockSource>
 800270a:	4603      	mov	r3, r0
 800270c:	2b00      	cmp	r3, #0
 800270e:	d001      	beq.n	8002714 <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 8002710:	f7ff fdfc 	bl	800230c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002714:	2300      	movs	r3, #0
 8002716:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002718:	2300      	movs	r3, #0
 800271a:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 800271c:	463b      	mov	r3, r7
 800271e:	4619      	mov	r1, r3
 8002720:	4805      	ldr	r0, [pc, #20]	@ (8002738 <MX_TIM2_Init+0x94>)
 8002722:	f005 fb61 	bl	8007de8 <HAL_TIMEx_MasterConfigSynchronization>
 8002726:	4603      	mov	r3, r0
 8002728:	2b00      	cmp	r3, #0
 800272a:	d001      	beq.n	8002730 <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 800272c:	f7ff fdee 	bl	800230c <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8002730:	bf00      	nop
 8002732:	3718      	adds	r7, #24
 8002734:	46bd      	mov	sp, r7
 8002736:	bd80      	pop	{r7, pc}
 8002738:	2000040c 	.word	0x2000040c

0800273c <MX_TIM9_Init>:
/* TIM9 init function */
void MX_TIM9_Init(void)
{
 800273c:	b580      	push	{r7, lr}
 800273e:	b08e      	sub	sp, #56	@ 0x38
 8002740:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM9_Init 0 */

  /* USER CODE END TIM9_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002742:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8002746:	2200      	movs	r2, #0
 8002748:	601a      	str	r2, [r3, #0]
 800274a:	605a      	str	r2, [r3, #4]
 800274c:	609a      	str	r2, [r3, #8]
 800274e:	60da      	str	r2, [r3, #12]
  TIM_SlaveConfigTypeDef sSlaveConfig = {0};
 8002750:	f107 0314 	add.w	r3, r7, #20
 8002754:	2200      	movs	r2, #0
 8002756:	601a      	str	r2, [r3, #0]
 8002758:	605a      	str	r2, [r3, #4]
 800275a:	609a      	str	r2, [r3, #8]
 800275c:	60da      	str	r2, [r3, #12]
 800275e:	611a      	str	r2, [r3, #16]
  TIM_IC_InitTypeDef sConfigIC = {0};
 8002760:	1d3b      	adds	r3, r7, #4
 8002762:	2200      	movs	r2, #0
 8002764:	601a      	str	r2, [r3, #0]
 8002766:	605a      	str	r2, [r3, #4]
 8002768:	609a      	str	r2, [r3, #8]
 800276a:	60da      	str	r2, [r3, #12]

  /* USER CODE BEGIN TIM9_Init 1 */

  /* USER CODE END TIM9_Init 1 */
  htim9.Instance = TIM9;
 800276c:	4b35      	ldr	r3, [pc, #212]	@ (8002844 <MX_TIM9_Init+0x108>)
 800276e:	4a36      	ldr	r2, [pc, #216]	@ (8002848 <MX_TIM9_Init+0x10c>)
 8002770:	601a      	str	r2, [r3, #0]
  htim9.Init.Prescaler = 0;
 8002772:	4b34      	ldr	r3, [pc, #208]	@ (8002844 <MX_TIM9_Init+0x108>)
 8002774:	2200      	movs	r2, #0
 8002776:	605a      	str	r2, [r3, #4]
  htim9.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002778:	4b32      	ldr	r3, [pc, #200]	@ (8002844 <MX_TIM9_Init+0x108>)
 800277a:	2200      	movs	r2, #0
 800277c:	609a      	str	r2, [r3, #8]
  htim9.Init.Period = 65535;
 800277e:	4b31      	ldr	r3, [pc, #196]	@ (8002844 <MX_TIM9_Init+0x108>)
 8002780:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8002784:	60da      	str	r2, [r3, #12]
  htim9.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002786:	4b2f      	ldr	r3, [pc, #188]	@ (8002844 <MX_TIM9_Init+0x108>)
 8002788:	2200      	movs	r2, #0
 800278a:	611a      	str	r2, [r3, #16]
  htim9.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800278c:	4b2d      	ldr	r3, [pc, #180]	@ (8002844 <MX_TIM9_Init+0x108>)
 800278e:	2200      	movs	r2, #0
 8002790:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim9) != HAL_OK)
 8002792:	482c      	ldr	r0, [pc, #176]	@ (8002844 <MX_TIM9_Init+0x108>)
 8002794:	f004 f9fc 	bl	8006b90 <HAL_TIM_Base_Init>
 8002798:	4603      	mov	r3, r0
 800279a:	2b00      	cmp	r3, #0
 800279c:	d001      	beq.n	80027a2 <MX_TIM9_Init+0x66>
  {
    Error_Handler();
 800279e:	f7ff fdb5 	bl	800230c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80027a2:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80027a6:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim9, &sClockSourceConfig) != HAL_OK)
 80027a8:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80027ac:	4619      	mov	r1, r3
 80027ae:	4825      	ldr	r0, [pc, #148]	@ (8002844 <MX_TIM9_Init+0x108>)
 80027b0:	f004 fe94 	bl	80074dc <HAL_TIM_ConfigClockSource>
 80027b4:	4603      	mov	r3, r0
 80027b6:	2b00      	cmp	r3, #0
 80027b8:	d001      	beq.n	80027be <MX_TIM9_Init+0x82>
  {
    Error_Handler();
 80027ba:	f7ff fda7 	bl	800230c <Error_Handler>
  }
  if (HAL_TIM_IC_Init(&htim9) != HAL_OK)
 80027be:	4821      	ldr	r0, [pc, #132]	@ (8002844 <MX_TIM9_Init+0x108>)
 80027c0:	f004 faa4 	bl	8006d0c <HAL_TIM_IC_Init>
 80027c4:	4603      	mov	r3, r0
 80027c6:	2b00      	cmp	r3, #0
 80027c8:	d001      	beq.n	80027ce <MX_TIM9_Init+0x92>
  {
    Error_Handler();
 80027ca:	f7ff fd9f 	bl	800230c <Error_Handler>
  }
  sSlaveConfig.SlaveMode = TIM_SLAVEMODE_RESET;
 80027ce:	2304      	movs	r3, #4
 80027d0:	617b      	str	r3, [r7, #20]
  sSlaveConfig.InputTrigger = TIM_TS_TI2FP2;
 80027d2:	2360      	movs	r3, #96	@ 0x60
 80027d4:	61bb      	str	r3, [r7, #24]
  sSlaveConfig.TriggerPolarity = TIM_INPUTCHANNELPOLARITY_FALLING;
 80027d6:	2302      	movs	r3, #2
 80027d8:	61fb      	str	r3, [r7, #28]
  sSlaveConfig.TriggerPrescaler = TIM_ICPSC_DIV1;
 80027da:	2300      	movs	r3, #0
 80027dc:	623b      	str	r3, [r7, #32]
  sSlaveConfig.TriggerFilter = 0;
 80027de:	2300      	movs	r3, #0
 80027e0:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIM_SlaveConfigSynchro(&htim9, &sSlaveConfig) != HAL_OK)
 80027e2:	f107 0314 	add.w	r3, r7, #20
 80027e6:	4619      	mov	r1, r3
 80027e8:	4816      	ldr	r0, [pc, #88]	@ (8002844 <MX_TIM9_Init+0x108>)
 80027ea:	f004 ff3e 	bl	800766a <HAL_TIM_SlaveConfigSynchro>
 80027ee:	4603      	mov	r3, r0
 80027f0:	2b00      	cmp	r3, #0
 80027f2:	d001      	beq.n	80027f8 <MX_TIM9_Init+0xbc>
  {
    Error_Handler();
 80027f4:	f7ff fd8a 	bl	800230c <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 80027f8:	2300      	movs	r3, #0
 80027fa:	607b      	str	r3, [r7, #4]
  sConfigIC.ICSelection = TIM_ICSELECTION_INDIRECTTI;
 80027fc:	2302      	movs	r3, #2
 80027fe:	60bb      	str	r3, [r7, #8]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 8002800:	2300      	movs	r3, #0
 8002802:	60fb      	str	r3, [r7, #12]
  sConfigIC.ICFilter = 0;
 8002804:	2300      	movs	r3, #0
 8002806:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_IC_ConfigChannel(&htim9, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 8002808:	1d3b      	adds	r3, r7, #4
 800280a:	2200      	movs	r2, #0
 800280c:	4619      	mov	r1, r3
 800280e:	480d      	ldr	r0, [pc, #52]	@ (8002844 <MX_TIM9_Init+0x108>)
 8002810:	f004 fdc8 	bl	80073a4 <HAL_TIM_IC_ConfigChannel>
 8002814:	4603      	mov	r3, r0
 8002816:	2b00      	cmp	r3, #0
 8002818:	d001      	beq.n	800281e <MX_TIM9_Init+0xe2>
  {
    Error_Handler();
 800281a:	f7ff fd77 	bl	800230c <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_FALLING;
 800281e:	2302      	movs	r3, #2
 8002820:	607b      	str	r3, [r7, #4]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 8002822:	2301      	movs	r3, #1
 8002824:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_IC_ConfigChannel(&htim9, &sConfigIC, TIM_CHANNEL_2) != HAL_OK)
 8002826:	1d3b      	adds	r3, r7, #4
 8002828:	2204      	movs	r2, #4
 800282a:	4619      	mov	r1, r3
 800282c:	4805      	ldr	r0, [pc, #20]	@ (8002844 <MX_TIM9_Init+0x108>)
 800282e:	f004 fdb9 	bl	80073a4 <HAL_TIM_IC_ConfigChannel>
 8002832:	4603      	mov	r3, r0
 8002834:	2b00      	cmp	r3, #0
 8002836:	d001      	beq.n	800283c <MX_TIM9_Init+0x100>
  {
    Error_Handler();
 8002838:	f7ff fd68 	bl	800230c <Error_Handler>
  }
  /* USER CODE BEGIN TIM9_Init 2 */

  /* USER CODE END TIM9_Init 2 */

}
 800283c:	bf00      	nop
 800283e:	3738      	adds	r7, #56	@ 0x38
 8002840:	46bd      	mov	sp, r7
 8002842:	bd80      	pop	{r7, pc}
 8002844:	20000454 	.word	0x20000454
 8002848:	40014000 	.word	0x40014000

0800284c <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 800284c:	b580      	push	{r7, lr}
 800284e:	b08a      	sub	sp, #40	@ 0x28
 8002850:	af00      	add	r7, sp, #0
 8002852:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002854:	f107 0314 	add.w	r3, r7, #20
 8002858:	2200      	movs	r2, #0
 800285a:	601a      	str	r2, [r3, #0]
 800285c:	605a      	str	r2, [r3, #4]
 800285e:	609a      	str	r2, [r3, #8]
 8002860:	60da      	str	r2, [r3, #12]
 8002862:	611a      	str	r2, [r3, #16]
  if(tim_baseHandle->Instance==TIM2)
 8002864:	687b      	ldr	r3, [r7, #4]
 8002866:	681b      	ldr	r3, [r3, #0]
 8002868:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800286c:	d116      	bne.n	800289c <HAL_TIM_Base_MspInit+0x50>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 800286e:	2300      	movs	r3, #0
 8002870:	613b      	str	r3, [r7, #16]
 8002872:	4b29      	ldr	r3, [pc, #164]	@ (8002918 <HAL_TIM_Base_MspInit+0xcc>)
 8002874:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002876:	4a28      	ldr	r2, [pc, #160]	@ (8002918 <HAL_TIM_Base_MspInit+0xcc>)
 8002878:	f043 0301 	orr.w	r3, r3, #1
 800287c:	6413      	str	r3, [r2, #64]	@ 0x40
 800287e:	4b26      	ldr	r3, [pc, #152]	@ (8002918 <HAL_TIM_Base_MspInit+0xcc>)
 8002880:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002882:	f003 0301 	and.w	r3, r3, #1
 8002886:	613b      	str	r3, [r7, #16]
 8002888:	693b      	ldr	r3, [r7, #16]

    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 800288a:	2200      	movs	r2, #0
 800288c:	2100      	movs	r1, #0
 800288e:	201c      	movs	r0, #28
 8002890:	f001 fbc9 	bl	8004026 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8002894:	201c      	movs	r0, #28
 8002896:	f001 fbe2 	bl	800405e <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(TIM1_BRK_TIM9_IRQn);
  /* USER CODE BEGIN TIM9_MspInit 1 */

  /* USER CODE END TIM9_MspInit 1 */
  }
}
 800289a:	e038      	b.n	800290e <HAL_TIM_Base_MspInit+0xc2>
  else if(tim_baseHandle->Instance==TIM9)
 800289c:	687b      	ldr	r3, [r7, #4]
 800289e:	681b      	ldr	r3, [r3, #0]
 80028a0:	4a1e      	ldr	r2, [pc, #120]	@ (800291c <HAL_TIM_Base_MspInit+0xd0>)
 80028a2:	4293      	cmp	r3, r2
 80028a4:	d133      	bne.n	800290e <HAL_TIM_Base_MspInit+0xc2>
    __HAL_RCC_TIM9_CLK_ENABLE();
 80028a6:	2300      	movs	r3, #0
 80028a8:	60fb      	str	r3, [r7, #12]
 80028aa:	4b1b      	ldr	r3, [pc, #108]	@ (8002918 <HAL_TIM_Base_MspInit+0xcc>)
 80028ac:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80028ae:	4a1a      	ldr	r2, [pc, #104]	@ (8002918 <HAL_TIM_Base_MspInit+0xcc>)
 80028b0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80028b4:	6453      	str	r3, [r2, #68]	@ 0x44
 80028b6:	4b18      	ldr	r3, [pc, #96]	@ (8002918 <HAL_TIM_Base_MspInit+0xcc>)
 80028b8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80028ba:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80028be:	60fb      	str	r3, [r7, #12]
 80028c0:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80028c2:	2300      	movs	r3, #0
 80028c4:	60bb      	str	r3, [r7, #8]
 80028c6:	4b14      	ldr	r3, [pc, #80]	@ (8002918 <HAL_TIM_Base_MspInit+0xcc>)
 80028c8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80028ca:	4a13      	ldr	r2, [pc, #76]	@ (8002918 <HAL_TIM_Base_MspInit+0xcc>)
 80028cc:	f043 0301 	orr.w	r3, r3, #1
 80028d0:	6313      	str	r3, [r2, #48]	@ 0x30
 80028d2:	4b11      	ldr	r3, [pc, #68]	@ (8002918 <HAL_TIM_Base_MspInit+0xcc>)
 80028d4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80028d6:	f003 0301 	and.w	r3, r3, #1
 80028da:	60bb      	str	r3, [r7, #8]
 80028dc:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 80028de:	2308      	movs	r3, #8
 80028e0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80028e2:	2302      	movs	r3, #2
 80028e4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80028e6:	2300      	movs	r3, #0
 80028e8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80028ea:	2300      	movs	r3, #0
 80028ec:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM9;
 80028ee:	2303      	movs	r3, #3
 80028f0:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80028f2:	f107 0314 	add.w	r3, r7, #20
 80028f6:	4619      	mov	r1, r3
 80028f8:	4809      	ldr	r0, [pc, #36]	@ (8002920 <HAL_TIM_Base_MspInit+0xd4>)
 80028fa:	f001 fbcb 	bl	8004094 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(TIM1_BRK_TIM9_IRQn, 0, 0);
 80028fe:	2200      	movs	r2, #0
 8002900:	2100      	movs	r1, #0
 8002902:	2018      	movs	r0, #24
 8002904:	f001 fb8f 	bl	8004026 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_BRK_TIM9_IRQn);
 8002908:	2018      	movs	r0, #24
 800290a:	f001 fba8 	bl	800405e <HAL_NVIC_EnableIRQ>
}
 800290e:	bf00      	nop
 8002910:	3728      	adds	r7, #40	@ 0x28
 8002912:	46bd      	mov	sp, r7
 8002914:	bd80      	pop	{r7, pc}
 8002916:	bf00      	nop
 8002918:	40023800 	.word	0x40023800
 800291c:	40014000 	.word	0x40014000
 8002920:	40020000 	.word	0x40020000

08002924 <USB_control>:
|__________________________________________|
*/

//void USB_control(const char *broadcaster, uint8_t *usb_data, uint8_t data_size)
void USB_control(const char *broadcaster, uint8_t *usb_data, uint8_t byte_len)
{
 8002924:	b580      	push	{r7, lr}
 8002926:	b086      	sub	sp, #24
 8002928:	af00      	add	r7, sp, #0
 800292a:	60f8      	str	r0, [r7, #12]
 800292c:	60b9      	str	r1, [r7, #8]
 800292e:	4613      	mov	r3, r2
 8002930:	71fb      	strb	r3, [r7, #7]
    uint8_t type = 0x00;
 8002932:	2300      	movs	r3, #0
 8002934:	75fb      	strb	r3, [r7, #23]

    if (strcmp(broadcaster, "slave") == 0) {
 8002936:	491c      	ldr	r1, [pc, #112]	@ (80029a8 <USB_control+0x84>)
 8002938:	68f8      	ldr	r0, [r7, #12]
 800293a:	f7fd fc45 	bl	80001c8 <strcmp>
 800293e:	4603      	mov	r3, r0
 8002940:	2b00      	cmp	r3, #0
 8002942:	d102      	bne.n	800294a <USB_control+0x26>
        type = 0x03;   // Slave Telemetrie
 8002944:	2303      	movs	r3, #3
 8002946:	75fb      	strb	r3, [r7, #23]
 8002948:	e012      	b.n	8002970 <USB_control+0x4c>
    }
    else if (strcmp(broadcaster, "tsac") == 0) {
 800294a:	4918      	ldr	r1, [pc, #96]	@ (80029ac <USB_control+0x88>)
 800294c:	68f8      	ldr	r0, [r7, #12]
 800294e:	f7fd fc3b 	bl	80001c8 <strcmp>
 8002952:	4603      	mov	r3, r0
 8002954:	2b00      	cmp	r3, #0
 8002956:	d102      	bne.n	800295e <USB_control+0x3a>
        type = 0x01;   // TSAC Telemetrie
 8002958:	2301      	movs	r3, #1
 800295a:	75fb      	strb	r3, [r7, #23]
 800295c:	e008      	b.n	8002970 <USB_control+0x4c>
    }
    else if (strcmp(broadcaster, "debug") == 0) {
 800295e:	4914      	ldr	r1, [pc, #80]	@ (80029b0 <USB_control+0x8c>)
 8002960:	68f8      	ldr	r0, [r7, #12]
 8002962:	f7fd fc31 	bl	80001c8 <strcmp>
 8002966:	4603      	mov	r3, r0
 8002968:	2b00      	cmp	r3, #0
 800296a:	d101      	bne.n	8002970 <USB_control+0x4c>
        type = 0x02;   // Debug
 800296c:	2302      	movs	r3, #2
 800296e:	75fb      	strb	r3, [r7, #23]
    }

    if ((byte_len % 3) != 0) return;          // MUSS 3er Pakete sein (ID,H,L)
 8002970:	79fa      	ldrb	r2, [r7, #7]
 8002972:	4b10      	ldr	r3, [pc, #64]	@ (80029b4 <USB_control+0x90>)
 8002974:	fba3 1302 	umull	r1, r3, r3, r2
 8002978:	0859      	lsrs	r1, r3, #1
 800297a:	460b      	mov	r3, r1
 800297c:	005b      	lsls	r3, r3, #1
 800297e:	440b      	add	r3, r1
 8002980:	1ad3      	subs	r3, r2, r3
 8002982:	b2db      	uxtb	r3, r3
 8002984:	2b00      	cmp	r3, #0
 8002986:	d10b      	bne.n	80029a0 <USB_control+0x7c>
    USB_transmit(type, usb_data, byte_len / 3);
 8002988:	79fb      	ldrb	r3, [r7, #7]
 800298a:	4a0a      	ldr	r2, [pc, #40]	@ (80029b4 <USB_control+0x90>)
 800298c:	fba2 2303 	umull	r2, r3, r2, r3
 8002990:	085b      	lsrs	r3, r3, #1
 8002992:	b2da      	uxtb	r2, r3
 8002994:	7dfb      	ldrb	r3, [r7, #23]
 8002996:	68b9      	ldr	r1, [r7, #8]
 8002998:	4618      	mov	r0, r3
 800299a:	f000 f80d 	bl	80029b8 <USB_transmit>
 800299e:	e000      	b.n	80029a2 <USB_control+0x7e>
    if ((byte_len % 3) != 0) return;          // MUSS 3er Pakete sein (ID,H,L)
 80029a0:	bf00      	nop
    //USB_transmit(type, usb_data, data_size / 3);

}
 80029a2:	3718      	adds	r7, #24
 80029a4:	46bd      	mov	sp, r7
 80029a6:	bd80      	pop	{r7, pc}
 80029a8:	0800c55c 	.word	0x0800c55c
 80029ac:	0800c564 	.word	0x0800c564
 80029b0:	0800c56c 	.word	0x0800c56c
 80029b4:	aaaaaaab 	.word	0xaaaaaaab

080029b8 <USB_transmit>:



void USB_transmit(uint8_t type, uint8_t *ids_values, uint8_t value_count)
{
 80029b8:	b580      	push	{r7, lr}
 80029ba:	b084      	sub	sp, #16
 80029bc:	af00      	add	r7, sp, #0
 80029be:	4603      	mov	r3, r0
 80029c0:	6039      	str	r1, [r7, #0]
 80029c2:	71fb      	strb	r3, [r7, #7]
 80029c4:	4613      	mov	r3, r2
 80029c6:	71bb      	strb	r3, [r7, #6]
	if (hUsbDeviceFS.dev_state != USBD_STATE_CONFIGURED)
 80029c8:	4b4b      	ldr	r3, [pc, #300]	@ (8002af8 <USB_transmit+0x140>)
 80029ca:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80029ce:	2b03      	cmp	r3, #3
 80029d0:	d005      	beq.n	80029de <USB_transmit+0x26>
	{
		  usb_not_configured++;
 80029d2:	4b4a      	ldr	r3, [pc, #296]	@ (8002afc <USB_transmit+0x144>)
 80029d4:	681b      	ldr	r3, [r3, #0]
 80029d6:	3301      	adds	r3, #1
 80029d8:	4a48      	ldr	r2, [pc, #288]	@ (8002afc <USB_transmit+0x144>)
 80029da:	6013      	str	r3, [r2, #0]
		  return;
 80029dc:	e089      	b.n	8002af2 <USB_transmit+0x13a>
	}

	static uint32_t last = 0;
	if (HAL_GetTick() - last < 100) return;   // nur alle 100ms senden = 10 Hz
 80029de:	f000 f927 	bl	8002c30 <HAL_GetTick>
 80029e2:	4602      	mov	r2, r0
 80029e4:	4b46      	ldr	r3, [pc, #280]	@ (8002b00 <USB_transmit+0x148>)
 80029e6:	681b      	ldr	r3, [r3, #0]
 80029e8:	1ad3      	subs	r3, r2, r3
 80029ea:	2b63      	cmp	r3, #99	@ 0x63
 80029ec:	d97e      	bls.n	8002aec <USB_transmit+0x134>
	last = HAL_GetTick();
 80029ee:	f000 f91f 	bl	8002c30 <HAL_GetTick>
 80029f2:	4603      	mov	r3, r0
 80029f4:	4a42      	ldr	r2, [pc, #264]	@ (8002b00 <USB_transmit+0x148>)
 80029f6:	6013      	str	r3, [r2, #0]

	static uint8_t packet[64];
	uint8_t payload_len = value_count * 3;   // ID + High + Low
 80029f8:	79bb      	ldrb	r3, [r7, #6]
 80029fa:	461a      	mov	r2, r3
 80029fc:	0052      	lsls	r2, r2, #1
 80029fe:	4413      	add	r3, r2
 8002a00:	737b      	strb	r3, [r7, #13]

	if (payload_len > 60) return;
 8002a02:	7b7b      	ldrb	r3, [r7, #13]
 8002a04:	2b3c      	cmp	r3, #60	@ 0x3c
 8002a06:	d873      	bhi.n	8002af0 <USB_transmit+0x138>

    uint8_t index = 0;
 8002a08:	2300      	movs	r3, #0
 8002a0a:	73fb      	strb	r3, [r7, #15]

    packet[index++] = 0xAA;        // Start
 8002a0c:	7bfb      	ldrb	r3, [r7, #15]
 8002a0e:	1c5a      	adds	r2, r3, #1
 8002a10:	73fa      	strb	r2, [r7, #15]
 8002a12:	461a      	mov	r2, r3
 8002a14:	4b3b      	ldr	r3, [pc, #236]	@ (8002b04 <USB_transmit+0x14c>)
 8002a16:	21aa      	movs	r1, #170	@ 0xaa
 8002a18:	5499      	strb	r1, [r3, r2]
    packet[index++] = type;        // Type
 8002a1a:	7bfb      	ldrb	r3, [r7, #15]
 8002a1c:	1c5a      	adds	r2, r3, #1
 8002a1e:	73fa      	strb	r2, [r7, #15]
 8002a20:	4619      	mov	r1, r3
 8002a22:	4a38      	ldr	r2, [pc, #224]	@ (8002b04 <USB_transmit+0x14c>)
 8002a24:	79fb      	ldrb	r3, [r7, #7]
 8002a26:	5453      	strb	r3, [r2, r1]
    packet[index++] = payload_len; // Payload length
 8002a28:	7bfb      	ldrb	r3, [r7, #15]
 8002a2a:	1c5a      	adds	r2, r3, #1
 8002a2c:	73fa      	strb	r2, [r7, #15]
 8002a2e:	4619      	mov	r1, r3
 8002a30:	4a34      	ldr	r2, [pc, #208]	@ (8002b04 <USB_transmit+0x14c>)
 8002a32:	7b7b      	ldrb	r3, [r7, #13]
 8002a34:	5453      	strb	r3, [r2, r1]
    packet[index++] = type;          // Type
    packet[index++] = payload_len;   // Payload length
*/
    // IDs und Werte bertragen

	for (uint8_t i = 0; i < value_count; i++)
 8002a36:	2300      	movs	r3, #0
 8002a38:	73bb      	strb	r3, [r7, #14]
 8002a3a:	e02c      	b.n	8002a96 <USB_transmit+0xde>
    {
        packet[index++] = ids_values[i * 3];       // ID
 8002a3c:	7bba      	ldrb	r2, [r7, #14]
 8002a3e:	4613      	mov	r3, r2
 8002a40:	005b      	lsls	r3, r3, #1
 8002a42:	4413      	add	r3, r2
 8002a44:	461a      	mov	r2, r3
 8002a46:	683b      	ldr	r3, [r7, #0]
 8002a48:	441a      	add	r2, r3
 8002a4a:	7bfb      	ldrb	r3, [r7, #15]
 8002a4c:	1c59      	adds	r1, r3, #1
 8002a4e:	73f9      	strb	r1, [r7, #15]
 8002a50:	4619      	mov	r1, r3
 8002a52:	7812      	ldrb	r2, [r2, #0]
 8002a54:	4b2b      	ldr	r3, [pc, #172]	@ (8002b04 <USB_transmit+0x14c>)
 8002a56:	545a      	strb	r2, [r3, r1]
        packet[index++] = ids_values[i * 3 + 1];   // VALUE_H
 8002a58:	7bba      	ldrb	r2, [r7, #14]
 8002a5a:	4613      	mov	r3, r2
 8002a5c:	005b      	lsls	r3, r3, #1
 8002a5e:	4413      	add	r3, r2
 8002a60:	3301      	adds	r3, #1
 8002a62:	683a      	ldr	r2, [r7, #0]
 8002a64:	441a      	add	r2, r3
 8002a66:	7bfb      	ldrb	r3, [r7, #15]
 8002a68:	1c59      	adds	r1, r3, #1
 8002a6a:	73f9      	strb	r1, [r7, #15]
 8002a6c:	4619      	mov	r1, r3
 8002a6e:	7812      	ldrb	r2, [r2, #0]
 8002a70:	4b24      	ldr	r3, [pc, #144]	@ (8002b04 <USB_transmit+0x14c>)
 8002a72:	545a      	strb	r2, [r3, r1]
        packet[index++] = ids_values[i * 3 + 2];   // VALUE_L
 8002a74:	7bba      	ldrb	r2, [r7, #14]
 8002a76:	4613      	mov	r3, r2
 8002a78:	005b      	lsls	r3, r3, #1
 8002a7a:	4413      	add	r3, r2
 8002a7c:	3302      	adds	r3, #2
 8002a7e:	683a      	ldr	r2, [r7, #0]
 8002a80:	441a      	add	r2, r3
 8002a82:	7bfb      	ldrb	r3, [r7, #15]
 8002a84:	1c59      	adds	r1, r3, #1
 8002a86:	73f9      	strb	r1, [r7, #15]
 8002a88:	4619      	mov	r1, r3
 8002a8a:	7812      	ldrb	r2, [r2, #0]
 8002a8c:	4b1d      	ldr	r3, [pc, #116]	@ (8002b04 <USB_transmit+0x14c>)
 8002a8e:	545a      	strb	r2, [r3, r1]
	for (uint8_t i = 0; i < value_count; i++)
 8002a90:	7bbb      	ldrb	r3, [r7, #14]
 8002a92:	3301      	adds	r3, #1
 8002a94:	73bb      	strb	r3, [r7, #14]
 8002a96:	7bba      	ldrb	r2, [r7, #14]
 8002a98:	79bb      	ldrb	r3, [r7, #6]
 8002a9a:	429a      	cmp	r2, r3
 8002a9c:	d3ce      	bcc.n	8002a3c <USB_transmit+0x84>
    }

    packet[index++] = 0x55;          // End
 8002a9e:	7bfb      	ldrb	r3, [r7, #15]
 8002aa0:	1c5a      	adds	r2, r3, #1
 8002aa2:	73fa      	strb	r2, [r7, #15]
 8002aa4:	461a      	mov	r2, r3
 8002aa6:	4b17      	ldr	r3, [pc, #92]	@ (8002b04 <USB_transmit+0x14c>)
 8002aa8:	2155      	movs	r1, #85	@ 0x55
 8002aaa:	5499      	strb	r1, [r3, r2]

    uint8_t res = CDC_Transmit_FS(packet, index);
 8002aac:	7bfb      	ldrb	r3, [r7, #15]
 8002aae:	b29b      	uxth	r3, r3
 8002ab0:	4619      	mov	r1, r3
 8002ab2:	4814      	ldr	r0, [pc, #80]	@ (8002b04 <USB_transmit+0x14c>)
 8002ab4:	f008 f9a4 	bl	800ae00 <CDC_Transmit_FS>
 8002ab8:	4603      	mov	r3, r0
 8002aba:	733b      	strb	r3, [r7, #12]
    if (res == USBD_BUSY) { usb_busy++; return; }
 8002abc:	7b3b      	ldrb	r3, [r7, #12]
 8002abe:	2b01      	cmp	r3, #1
 8002ac0:	d105      	bne.n	8002ace <USB_transmit+0x116>
 8002ac2:	4b11      	ldr	r3, [pc, #68]	@ (8002b08 <USB_transmit+0x150>)
 8002ac4:	681b      	ldr	r3, [r3, #0]
 8002ac6:	3301      	adds	r3, #1
 8002ac8:	4a0f      	ldr	r2, [pc, #60]	@ (8002b08 <USB_transmit+0x150>)
 8002aca:	6013      	str	r3, [r2, #0]
 8002acc:	e011      	b.n	8002af2 <USB_transmit+0x13a>
    if (res != USBD_OK)   { usb_fail++; return; }
 8002ace:	7b3b      	ldrb	r3, [r7, #12]
 8002ad0:	2b00      	cmp	r3, #0
 8002ad2:	d005      	beq.n	8002ae0 <USB_transmit+0x128>
 8002ad4:	4b0d      	ldr	r3, [pc, #52]	@ (8002b0c <USB_transmit+0x154>)
 8002ad6:	681b      	ldr	r3, [r3, #0]
 8002ad8:	3301      	adds	r3, #1
 8002ada:	4a0c      	ldr	r2, [pc, #48]	@ (8002b0c <USB_transmit+0x154>)
 8002adc:	6013      	str	r3, [r2, #0]
 8002ade:	e008      	b.n	8002af2 <USB_transmit+0x13a>
    usb_ok++;
 8002ae0:	4b0b      	ldr	r3, [pc, #44]	@ (8002b10 <USB_transmit+0x158>)
 8002ae2:	681b      	ldr	r3, [r3, #0]
 8002ae4:	3301      	adds	r3, #1
 8002ae6:	4a0a      	ldr	r2, [pc, #40]	@ (8002b10 <USB_transmit+0x158>)
 8002ae8:	6013      	str	r3, [r2, #0]
 8002aea:	e002      	b.n	8002af2 <USB_transmit+0x13a>
	if (HAL_GetTick() - last < 100) return;   // nur alle 100ms senden = 10 Hz
 8002aec:	bf00      	nop
 8002aee:	e000      	b.n	8002af2 <USB_transmit+0x13a>
	if (payload_len > 60) return;
 8002af0:	bf00      	nop

    //while (CDC_Transmit_FS(packet, index) == USBD_BUSY) { }
   // CDC_Transmit_FS(packet, index);	 //bermittelte Daten mssen ein pointer sein
}
 8002af2:	3710      	adds	r7, #16
 8002af4:	46bd      	mov	sp, r7
 8002af6:	bd80      	pop	{r7, pc}
 8002af8:	200004f8 	.word	0x200004f8
 8002afc:	2000049c 	.word	0x2000049c
 8002b00:	200004ac 	.word	0x200004ac
 8002b04:	200004b0 	.word	0x200004b0
 8002b08:	200004a0 	.word	0x200004a0
 8002b0c:	200004a4 	.word	0x200004a4
 8002b10:	200004a8 	.word	0x200004a8

08002b14 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8002b14:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8002b4c <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit 
 8002b18:	f7ff fdbe 	bl	8002698 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8002b1c:	480c      	ldr	r0, [pc, #48]	@ (8002b50 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8002b1e:	490d      	ldr	r1, [pc, #52]	@ (8002b54 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8002b20:	4a0d      	ldr	r2, [pc, #52]	@ (8002b58 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8002b22:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002b24:	e002      	b.n	8002b2c <LoopCopyDataInit>

08002b26 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002b26:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002b28:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002b2a:	3304      	adds	r3, #4

08002b2c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002b2c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002b2e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002b30:	d3f9      	bcc.n	8002b26 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002b32:	4a0a      	ldr	r2, [pc, #40]	@ (8002b5c <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8002b34:	4c0a      	ldr	r4, [pc, #40]	@ (8002b60 <LoopFillZerobss+0x22>)
  movs r3, #0
 8002b36:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002b38:	e001      	b.n	8002b3e <LoopFillZerobss>

08002b3a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002b3a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002b3c:	3204      	adds	r2, #4

08002b3e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002b3e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002b40:	d3fb      	bcc.n	8002b3a <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 8002b42:	f008 ffc7 	bl	800bad4 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8002b46:	f7ff fb39 	bl	80021bc <main>
  bx  lr    
 8002b4a:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8002b4c:	2000c000 	.word	0x2000c000
  ldr r0, =_sdata
 8002b50:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002b54:	20000238 	.word	0x20000238
  ldr r2, =_sidata
 8002b58:	0800ca10 	.word	0x0800ca10
  ldr r2, =_sbss
 8002b5c:	20000238 	.word	0x20000238
  ldr r4, =_ebss
 8002b60:	200017e4 	.word	0x200017e4

08002b64 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002b64:	e7fe      	b.n	8002b64 <ADC_IRQHandler>
	...

08002b68 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002b68:	b580      	push	{r7, lr}
 8002b6a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
   __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8002b6c:	4b0e      	ldr	r3, [pc, #56]	@ (8002ba8 <HAL_Init+0x40>)
 8002b6e:	681b      	ldr	r3, [r3, #0]
 8002b70:	4a0d      	ldr	r2, [pc, #52]	@ (8002ba8 <HAL_Init+0x40>)
 8002b72:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8002b76:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
   __HAL_FLASH_DATA_CACHE_ENABLE();
 8002b78:	4b0b      	ldr	r3, [pc, #44]	@ (8002ba8 <HAL_Init+0x40>)
 8002b7a:	681b      	ldr	r3, [r3, #0]
 8002b7c:	4a0a      	ldr	r2, [pc, #40]	@ (8002ba8 <HAL_Init+0x40>)
 8002b7e:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8002b82:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002b84:	4b08      	ldr	r3, [pc, #32]	@ (8002ba8 <HAL_Init+0x40>)
 8002b86:	681b      	ldr	r3, [r3, #0]
 8002b88:	4a07      	ldr	r2, [pc, #28]	@ (8002ba8 <HAL_Init+0x40>)
 8002b8a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002b8e:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002b90:	2003      	movs	r0, #3
 8002b92:	f001 fa3d 	bl	8004010 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002b96:	200f      	movs	r0, #15
 8002b98:	f000 f808 	bl	8002bac <HAL_InitTick>
  
  /* Init the low level hardware */
  HAL_MspInit();
 8002b9c:	f7ff fc44 	bl	8002428 <HAL_MspInit>
  
  /* Return function status */
  return HAL_OK;
 8002ba0:	2300      	movs	r3, #0
}
 8002ba2:	4618      	mov	r0, r3
 8002ba4:	bd80      	pop	{r7, pc}
 8002ba6:	bf00      	nop
 8002ba8:	40023c00 	.word	0x40023c00

08002bac <HAL_InitTick>:
  *       implementation  in user file.
  * @param  TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002bac:	b580      	push	{r7, lr}
 8002bae:	b082      	sub	sp, #8
 8002bb0:	af00      	add	r7, sp, #0
 8002bb2:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002bb4:	4b12      	ldr	r3, [pc, #72]	@ (8002c00 <HAL_InitTick+0x54>)
 8002bb6:	681a      	ldr	r2, [r3, #0]
 8002bb8:	4b12      	ldr	r3, [pc, #72]	@ (8002c04 <HAL_InitTick+0x58>)
 8002bba:	781b      	ldrb	r3, [r3, #0]
 8002bbc:	4619      	mov	r1, r3
 8002bbe:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8002bc2:	fbb3 f3f1 	udiv	r3, r3, r1
 8002bc6:	fbb2 f3f3 	udiv	r3, r2, r3
 8002bca:	4618      	mov	r0, r3
 8002bcc:	f001 fa55 	bl	800407a <HAL_SYSTICK_Config>
 8002bd0:	4603      	mov	r3, r0
 8002bd2:	2b00      	cmp	r3, #0
 8002bd4:	d001      	beq.n	8002bda <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002bd6:	2301      	movs	r3, #1
 8002bd8:	e00e      	b.n	8002bf8 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002bda:	687b      	ldr	r3, [r7, #4]
 8002bdc:	2b0f      	cmp	r3, #15
 8002bde:	d80a      	bhi.n	8002bf6 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002be0:	2200      	movs	r2, #0
 8002be2:	6879      	ldr	r1, [r7, #4]
 8002be4:	f04f 30ff 	mov.w	r0, #4294967295
 8002be8:	f001 fa1d 	bl	8004026 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002bec:	4a06      	ldr	r2, [pc, #24]	@ (8002c08 <HAL_InitTick+0x5c>)
 8002bee:	687b      	ldr	r3, [r7, #4]
 8002bf0:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002bf2:	2300      	movs	r3, #0
 8002bf4:	e000      	b.n	8002bf8 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002bf6:	2301      	movs	r3, #1
}
 8002bf8:	4618      	mov	r0, r3
 8002bfa:	3708      	adds	r7, #8
 8002bfc:	46bd      	mov	sp, r7
 8002bfe:	bd80      	pop	{r7, pc}
 8002c00:	20000060 	.word	0x20000060
 8002c04:	20000068 	.word	0x20000068
 8002c08:	20000064 	.word	0x20000064

08002c0c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002c0c:	b480      	push	{r7}
 8002c0e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002c10:	4b05      	ldr	r3, [pc, #20]	@ (8002c28 <HAL_IncTick+0x1c>)
 8002c12:	781b      	ldrb	r3, [r3, #0]
 8002c14:	461a      	mov	r2, r3
 8002c16:	4b05      	ldr	r3, [pc, #20]	@ (8002c2c <HAL_IncTick+0x20>)
 8002c18:	681b      	ldr	r3, [r3, #0]
 8002c1a:	4413      	add	r3, r2
 8002c1c:	4a03      	ldr	r2, [pc, #12]	@ (8002c2c <HAL_IncTick+0x20>)
 8002c1e:	6013      	str	r3, [r2, #0]
}
 8002c20:	bf00      	nop
 8002c22:	46bd      	mov	sp, r7
 8002c24:	bc80      	pop	{r7}
 8002c26:	4770      	bx	lr
 8002c28:	20000068 	.word	0x20000068
 8002c2c:	200004f0 	.word	0x200004f0

08002c30 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002c30:	b480      	push	{r7}
 8002c32:	af00      	add	r7, sp, #0
  return uwTick;
 8002c34:	4b02      	ldr	r3, [pc, #8]	@ (8002c40 <HAL_GetTick+0x10>)
 8002c36:	681b      	ldr	r3, [r3, #0]
}
 8002c38:	4618      	mov	r0, r3
 8002c3a:	46bd      	mov	sp, r7
 8002c3c:	bc80      	pop	{r7}
 8002c3e:	4770      	bx	lr
 8002c40:	200004f0 	.word	0x200004f0

08002c44 <HAL_Delay>:
  *       implementations in user file.
  * @param  Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002c44:	b580      	push	{r7, lr}
 8002c46:	b084      	sub	sp, #16
 8002c48:	af00      	add	r7, sp, #0
 8002c4a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002c4c:	f7ff fff0 	bl	8002c30 <HAL_GetTick>
 8002c50:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002c52:	687b      	ldr	r3, [r7, #4]
 8002c54:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002c56:	68fb      	ldr	r3, [r7, #12]
 8002c58:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002c5c:	d005      	beq.n	8002c6a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002c5e:	4b0a      	ldr	r3, [pc, #40]	@ (8002c88 <HAL_Delay+0x44>)
 8002c60:	781b      	ldrb	r3, [r3, #0]
 8002c62:	461a      	mov	r2, r3
 8002c64:	68fb      	ldr	r3, [r7, #12]
 8002c66:	4413      	add	r3, r2
 8002c68:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8002c6a:	bf00      	nop
 8002c6c:	f7ff ffe0 	bl	8002c30 <HAL_GetTick>
 8002c70:	4602      	mov	r2, r0
 8002c72:	68bb      	ldr	r3, [r7, #8]
 8002c74:	1ad3      	subs	r3, r2, r3
 8002c76:	68fa      	ldr	r2, [r7, #12]
 8002c78:	429a      	cmp	r2, r3
 8002c7a:	d8f7      	bhi.n	8002c6c <HAL_Delay+0x28>
  {
  }
}
 8002c7c:	bf00      	nop
 8002c7e:	bf00      	nop
 8002c80:	3710      	adds	r7, #16
 8002c82:	46bd      	mov	sp, r7
 8002c84:	bd80      	pop	{r7, pc}
 8002c86:	bf00      	nop
 8002c88:	20000068 	.word	0x20000068

08002c8c <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8002c8c:	b580      	push	{r7, lr}
 8002c8e:	b084      	sub	sp, #16
 8002c90:	af00      	add	r7, sp, #0
 8002c92:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002c94:	2300      	movs	r3, #0
 8002c96:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8002c98:	687b      	ldr	r3, [r7, #4]
 8002c9a:	2b00      	cmp	r3, #0
 8002c9c:	d101      	bne.n	8002ca2 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8002c9e:	2301      	movs	r3, #1
 8002ca0:	e033      	b.n	8002d0a <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 8002ca2:	687b      	ldr	r3, [r7, #4]
 8002ca4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002ca6:	2b00      	cmp	r3, #0
 8002ca8:	d109      	bne.n	8002cbe <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8002caa:	6878      	ldr	r0, [r7, #4]
 8002cac:	f7fe fb5e 	bl	800136c <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8002cb0:	687b      	ldr	r3, [r7, #4]
 8002cb2:	2200      	movs	r2, #0
 8002cb4:	645a      	str	r2, [r3, #68]	@ 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8002cb6:	687b      	ldr	r3, [r7, #4]
 8002cb8:	2200      	movs	r2, #0
 8002cba:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8002cbe:	687b      	ldr	r3, [r7, #4]
 8002cc0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002cc2:	f003 0310 	and.w	r3, r3, #16
 8002cc6:	2b00      	cmp	r3, #0
 8002cc8:	d118      	bne.n	8002cfc <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002cca:	687b      	ldr	r3, [r7, #4]
 8002ccc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002cce:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8002cd2:	f023 0302 	bic.w	r3, r3, #2
 8002cd6:	f043 0202 	orr.w	r2, r3, #2
 8002cda:	687b      	ldr	r3, [r7, #4]
 8002cdc:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 8002cde:	6878      	ldr	r0, [r7, #4]
 8002ce0:	f000 f938 	bl	8002f54 <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8002ce4:	687b      	ldr	r3, [r7, #4]
 8002ce6:	2200      	movs	r2, #0
 8002ce8:	645a      	str	r2, [r3, #68]	@ 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002cea:	687b      	ldr	r3, [r7, #4]
 8002cec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002cee:	f023 0303 	bic.w	r3, r3, #3
 8002cf2:	f043 0201 	orr.w	r2, r3, #1
 8002cf6:	687b      	ldr	r3, [r7, #4]
 8002cf8:	641a      	str	r2, [r3, #64]	@ 0x40
 8002cfa:	e001      	b.n	8002d00 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8002cfc:	2301      	movs	r3, #1
 8002cfe:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8002d00:	687b      	ldr	r3, [r7, #4]
 8002d02:	2200      	movs	r2, #0
 8002d04:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return tmp_hal_status;
 8002d08:	7bfb      	ldrb	r3, [r7, #15]
}
 8002d0a:	4618      	mov	r0, r3
 8002d0c:	3710      	adds	r7, #16
 8002d0e:	46bd      	mov	sp, r7
 8002d10:	bd80      	pop	{r7, pc}
	...

08002d14 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8002d14:	b480      	push	{r7}
 8002d16:	b085      	sub	sp, #20
 8002d18:	af00      	add	r7, sp, #0
 8002d1a:	6078      	str	r0, [r7, #4]
 8002d1c:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 8002d1e:	2300      	movs	r3, #0
 8002d20:	60fb      	str	r3, [r7, #12]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8002d22:	687b      	ldr	r3, [r7, #4]
 8002d24:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002d28:	2b01      	cmp	r3, #1
 8002d2a:	d101      	bne.n	8002d30 <HAL_ADC_ConfigChannel+0x1c>
 8002d2c:	2302      	movs	r3, #2
 8002d2e:	e103      	b.n	8002f38 <HAL_ADC_ConfigChannel+0x224>
 8002d30:	687b      	ldr	r3, [r7, #4]
 8002d32:	2201      	movs	r2, #1
 8002d34:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8002d38:	683b      	ldr	r3, [r7, #0]
 8002d3a:	681b      	ldr	r3, [r3, #0]
 8002d3c:	2b09      	cmp	r3, #9
 8002d3e:	d925      	bls.n	8002d8c <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8002d40:	687b      	ldr	r3, [r7, #4]
 8002d42:	681b      	ldr	r3, [r3, #0]
 8002d44:	68d9      	ldr	r1, [r3, #12]
 8002d46:	683b      	ldr	r3, [r7, #0]
 8002d48:	681b      	ldr	r3, [r3, #0]
 8002d4a:	b29b      	uxth	r3, r3
 8002d4c:	461a      	mov	r2, r3
 8002d4e:	4613      	mov	r3, r2
 8002d50:	005b      	lsls	r3, r3, #1
 8002d52:	4413      	add	r3, r2
 8002d54:	3b1e      	subs	r3, #30
 8002d56:	2207      	movs	r2, #7
 8002d58:	fa02 f303 	lsl.w	r3, r2, r3
 8002d5c:	43da      	mvns	r2, r3
 8002d5e:	687b      	ldr	r3, [r7, #4]
 8002d60:	681b      	ldr	r3, [r3, #0]
 8002d62:	400a      	ands	r2, r1
 8002d64:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8002d66:	687b      	ldr	r3, [r7, #4]
 8002d68:	681b      	ldr	r3, [r3, #0]
 8002d6a:	68d9      	ldr	r1, [r3, #12]
 8002d6c:	683b      	ldr	r3, [r7, #0]
 8002d6e:	689a      	ldr	r2, [r3, #8]
 8002d70:	683b      	ldr	r3, [r7, #0]
 8002d72:	681b      	ldr	r3, [r3, #0]
 8002d74:	b29b      	uxth	r3, r3
 8002d76:	4618      	mov	r0, r3
 8002d78:	4603      	mov	r3, r0
 8002d7a:	005b      	lsls	r3, r3, #1
 8002d7c:	4403      	add	r3, r0
 8002d7e:	3b1e      	subs	r3, #30
 8002d80:	409a      	lsls	r2, r3
 8002d82:	687b      	ldr	r3, [r7, #4]
 8002d84:	681b      	ldr	r3, [r3, #0]
 8002d86:	430a      	orrs	r2, r1
 8002d88:	60da      	str	r2, [r3, #12]
 8002d8a:	e022      	b.n	8002dd2 <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8002d8c:	687b      	ldr	r3, [r7, #4]
 8002d8e:	681b      	ldr	r3, [r3, #0]
 8002d90:	6919      	ldr	r1, [r3, #16]
 8002d92:	683b      	ldr	r3, [r7, #0]
 8002d94:	681b      	ldr	r3, [r3, #0]
 8002d96:	b29b      	uxth	r3, r3
 8002d98:	461a      	mov	r2, r3
 8002d9a:	4613      	mov	r3, r2
 8002d9c:	005b      	lsls	r3, r3, #1
 8002d9e:	4413      	add	r3, r2
 8002da0:	2207      	movs	r2, #7
 8002da2:	fa02 f303 	lsl.w	r3, r2, r3
 8002da6:	43da      	mvns	r2, r3
 8002da8:	687b      	ldr	r3, [r7, #4]
 8002daa:	681b      	ldr	r3, [r3, #0]
 8002dac:	400a      	ands	r2, r1
 8002dae:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8002db0:	687b      	ldr	r3, [r7, #4]
 8002db2:	681b      	ldr	r3, [r3, #0]
 8002db4:	6919      	ldr	r1, [r3, #16]
 8002db6:	683b      	ldr	r3, [r7, #0]
 8002db8:	689a      	ldr	r2, [r3, #8]
 8002dba:	683b      	ldr	r3, [r7, #0]
 8002dbc:	681b      	ldr	r3, [r3, #0]
 8002dbe:	b29b      	uxth	r3, r3
 8002dc0:	4618      	mov	r0, r3
 8002dc2:	4603      	mov	r3, r0
 8002dc4:	005b      	lsls	r3, r3, #1
 8002dc6:	4403      	add	r3, r0
 8002dc8:	409a      	lsls	r2, r3
 8002dca:	687b      	ldr	r3, [r7, #4]
 8002dcc:	681b      	ldr	r3, [r3, #0]
 8002dce:	430a      	orrs	r2, r1
 8002dd0:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8002dd2:	683b      	ldr	r3, [r7, #0]
 8002dd4:	685b      	ldr	r3, [r3, #4]
 8002dd6:	2b06      	cmp	r3, #6
 8002dd8:	d824      	bhi.n	8002e24 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8002dda:	687b      	ldr	r3, [r7, #4]
 8002ddc:	681b      	ldr	r3, [r3, #0]
 8002dde:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8002de0:	683b      	ldr	r3, [r7, #0]
 8002de2:	685a      	ldr	r2, [r3, #4]
 8002de4:	4613      	mov	r3, r2
 8002de6:	009b      	lsls	r3, r3, #2
 8002de8:	4413      	add	r3, r2
 8002dea:	3b05      	subs	r3, #5
 8002dec:	221f      	movs	r2, #31
 8002dee:	fa02 f303 	lsl.w	r3, r2, r3
 8002df2:	43da      	mvns	r2, r3
 8002df4:	687b      	ldr	r3, [r7, #4]
 8002df6:	681b      	ldr	r3, [r3, #0]
 8002df8:	400a      	ands	r2, r1
 8002dfa:	635a      	str	r2, [r3, #52]	@ 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8002dfc:	687b      	ldr	r3, [r7, #4]
 8002dfe:	681b      	ldr	r3, [r3, #0]
 8002e00:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8002e02:	683b      	ldr	r3, [r7, #0]
 8002e04:	681b      	ldr	r3, [r3, #0]
 8002e06:	b29b      	uxth	r3, r3
 8002e08:	4618      	mov	r0, r3
 8002e0a:	683b      	ldr	r3, [r7, #0]
 8002e0c:	685a      	ldr	r2, [r3, #4]
 8002e0e:	4613      	mov	r3, r2
 8002e10:	009b      	lsls	r3, r3, #2
 8002e12:	4413      	add	r3, r2
 8002e14:	3b05      	subs	r3, #5
 8002e16:	fa00 f203 	lsl.w	r2, r0, r3
 8002e1a:	687b      	ldr	r3, [r7, #4]
 8002e1c:	681b      	ldr	r3, [r3, #0]
 8002e1e:	430a      	orrs	r2, r1
 8002e20:	635a      	str	r2, [r3, #52]	@ 0x34
 8002e22:	e04c      	b.n	8002ebe <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8002e24:	683b      	ldr	r3, [r7, #0]
 8002e26:	685b      	ldr	r3, [r3, #4]
 8002e28:	2b0c      	cmp	r3, #12
 8002e2a:	d824      	bhi.n	8002e76 <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8002e2c:	687b      	ldr	r3, [r7, #4]
 8002e2e:	681b      	ldr	r3, [r3, #0]
 8002e30:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8002e32:	683b      	ldr	r3, [r7, #0]
 8002e34:	685a      	ldr	r2, [r3, #4]
 8002e36:	4613      	mov	r3, r2
 8002e38:	009b      	lsls	r3, r3, #2
 8002e3a:	4413      	add	r3, r2
 8002e3c:	3b23      	subs	r3, #35	@ 0x23
 8002e3e:	221f      	movs	r2, #31
 8002e40:	fa02 f303 	lsl.w	r3, r2, r3
 8002e44:	43da      	mvns	r2, r3
 8002e46:	687b      	ldr	r3, [r7, #4]
 8002e48:	681b      	ldr	r3, [r3, #0]
 8002e4a:	400a      	ands	r2, r1
 8002e4c:	631a      	str	r2, [r3, #48]	@ 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8002e4e:	687b      	ldr	r3, [r7, #4]
 8002e50:	681b      	ldr	r3, [r3, #0]
 8002e52:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8002e54:	683b      	ldr	r3, [r7, #0]
 8002e56:	681b      	ldr	r3, [r3, #0]
 8002e58:	b29b      	uxth	r3, r3
 8002e5a:	4618      	mov	r0, r3
 8002e5c:	683b      	ldr	r3, [r7, #0]
 8002e5e:	685a      	ldr	r2, [r3, #4]
 8002e60:	4613      	mov	r3, r2
 8002e62:	009b      	lsls	r3, r3, #2
 8002e64:	4413      	add	r3, r2
 8002e66:	3b23      	subs	r3, #35	@ 0x23
 8002e68:	fa00 f203 	lsl.w	r2, r0, r3
 8002e6c:	687b      	ldr	r3, [r7, #4]
 8002e6e:	681b      	ldr	r3, [r3, #0]
 8002e70:	430a      	orrs	r2, r1
 8002e72:	631a      	str	r2, [r3, #48]	@ 0x30
 8002e74:	e023      	b.n	8002ebe <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8002e76:	687b      	ldr	r3, [r7, #4]
 8002e78:	681b      	ldr	r3, [r3, #0]
 8002e7a:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8002e7c:	683b      	ldr	r3, [r7, #0]
 8002e7e:	685a      	ldr	r2, [r3, #4]
 8002e80:	4613      	mov	r3, r2
 8002e82:	009b      	lsls	r3, r3, #2
 8002e84:	4413      	add	r3, r2
 8002e86:	3b41      	subs	r3, #65	@ 0x41
 8002e88:	221f      	movs	r2, #31
 8002e8a:	fa02 f303 	lsl.w	r3, r2, r3
 8002e8e:	43da      	mvns	r2, r3
 8002e90:	687b      	ldr	r3, [r7, #4]
 8002e92:	681b      	ldr	r3, [r3, #0]
 8002e94:	400a      	ands	r2, r1
 8002e96:	62da      	str	r2, [r3, #44]	@ 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8002e98:	687b      	ldr	r3, [r7, #4]
 8002e9a:	681b      	ldr	r3, [r3, #0]
 8002e9c:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8002e9e:	683b      	ldr	r3, [r7, #0]
 8002ea0:	681b      	ldr	r3, [r3, #0]
 8002ea2:	b29b      	uxth	r3, r3
 8002ea4:	4618      	mov	r0, r3
 8002ea6:	683b      	ldr	r3, [r7, #0]
 8002ea8:	685a      	ldr	r2, [r3, #4]
 8002eaa:	4613      	mov	r3, r2
 8002eac:	009b      	lsls	r3, r3, #2
 8002eae:	4413      	add	r3, r2
 8002eb0:	3b41      	subs	r3, #65	@ 0x41
 8002eb2:	fa00 f203 	lsl.w	r2, r0, r3
 8002eb6:	687b      	ldr	r3, [r7, #4]
 8002eb8:	681b      	ldr	r3, [r3, #0]
 8002eba:	430a      	orrs	r2, r1
 8002ebc:	62da      	str	r2, [r3, #44]	@ 0x2c
  }
  
  /* if ADC1 Channel_18 is selected enable VBAT Channel */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8002ebe:	687b      	ldr	r3, [r7, #4]
 8002ec0:	681b      	ldr	r3, [r3, #0]
 8002ec2:	4a20      	ldr	r2, [pc, #128]	@ (8002f44 <HAL_ADC_ConfigChannel+0x230>)
 8002ec4:	4293      	cmp	r3, r2
 8002ec6:	d109      	bne.n	8002edc <HAL_ADC_ConfigChannel+0x1c8>
 8002ec8:	683b      	ldr	r3, [r7, #0]
 8002eca:	681b      	ldr	r3, [r3, #0]
 8002ecc:	2b12      	cmp	r3, #18
 8002ece:	d105      	bne.n	8002edc <HAL_ADC_ConfigChannel+0x1c8>
  {
    /* Enable the VBAT channel*/
    ADC->CCR |= ADC_CCR_VBATE;
 8002ed0:	4b1d      	ldr	r3, [pc, #116]	@ (8002f48 <HAL_ADC_ConfigChannel+0x234>)
 8002ed2:	685b      	ldr	r3, [r3, #4]
 8002ed4:	4a1c      	ldr	r2, [pc, #112]	@ (8002f48 <HAL_ADC_ConfigChannel+0x234>)
 8002ed6:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8002eda:	6053      	str	r3, [r2, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_17 is selected enable TSVREFE Channel(Temperature sensor and VREFINT) */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8002edc:	687b      	ldr	r3, [r7, #4]
 8002ede:	681b      	ldr	r3, [r3, #0]
 8002ee0:	4a18      	ldr	r2, [pc, #96]	@ (8002f44 <HAL_ADC_ConfigChannel+0x230>)
 8002ee2:	4293      	cmp	r3, r2
 8002ee4:	d123      	bne.n	8002f2e <HAL_ADC_ConfigChannel+0x21a>
 8002ee6:	683b      	ldr	r3, [r7, #0]
 8002ee8:	681b      	ldr	r3, [r3, #0]
 8002eea:	2b10      	cmp	r3, #16
 8002eec:	d003      	beq.n	8002ef6 <HAL_ADC_ConfigChannel+0x1e2>
 8002eee:	683b      	ldr	r3, [r7, #0]
 8002ef0:	681b      	ldr	r3, [r3, #0]
 8002ef2:	2b11      	cmp	r3, #17
 8002ef4:	d11b      	bne.n	8002f2e <HAL_ADC_ConfigChannel+0x21a>
  {
    /* Enable the TSVREFE channel*/
    ADC->CCR |= ADC_CCR_TSVREFE;
 8002ef6:	4b14      	ldr	r3, [pc, #80]	@ (8002f48 <HAL_ADC_ConfigChannel+0x234>)
 8002ef8:	685b      	ldr	r3, [r3, #4]
 8002efa:	4a13      	ldr	r2, [pc, #76]	@ (8002f48 <HAL_ADC_ConfigChannel+0x234>)
 8002efc:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8002f00:	6053      	str	r3, [r2, #4]
    
    if(sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8002f02:	683b      	ldr	r3, [r7, #0]
 8002f04:	681b      	ldr	r3, [r3, #0]
 8002f06:	2b10      	cmp	r3, #16
 8002f08:	d111      	bne.n	8002f2e <HAL_ADC_ConfigChannel+0x21a>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8002f0a:	4b10      	ldr	r3, [pc, #64]	@ (8002f4c <HAL_ADC_ConfigChannel+0x238>)
 8002f0c:	681b      	ldr	r3, [r3, #0]
 8002f0e:	4a10      	ldr	r2, [pc, #64]	@ (8002f50 <HAL_ADC_ConfigChannel+0x23c>)
 8002f10:	fba2 2303 	umull	r2, r3, r2, r3
 8002f14:	0c9a      	lsrs	r2, r3, #18
 8002f16:	4613      	mov	r3, r2
 8002f18:	009b      	lsls	r3, r3, #2
 8002f1a:	4413      	add	r3, r2
 8002f1c:	005b      	lsls	r3, r3, #1
 8002f1e:	60fb      	str	r3, [r7, #12]
      while(counter != 0U)
 8002f20:	e002      	b.n	8002f28 <HAL_ADC_ConfigChannel+0x214>
      {
        counter--;
 8002f22:	68fb      	ldr	r3, [r7, #12]
 8002f24:	3b01      	subs	r3, #1
 8002f26:	60fb      	str	r3, [r7, #12]
      while(counter != 0U)
 8002f28:	68fb      	ldr	r3, [r7, #12]
 8002f2a:	2b00      	cmp	r3, #0
 8002f2c:	d1f9      	bne.n	8002f22 <HAL_ADC_ConfigChannel+0x20e>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002f2e:	687b      	ldr	r3, [r7, #4]
 8002f30:	2200      	movs	r2, #0
 8002f32:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  
  /* Return function status */
  return HAL_OK;
 8002f36:	2300      	movs	r3, #0
}
 8002f38:	4618      	mov	r0, r3
 8002f3a:	3714      	adds	r7, #20
 8002f3c:	46bd      	mov	sp, r7
 8002f3e:	bc80      	pop	{r7}
 8002f40:	4770      	bx	lr
 8002f42:	bf00      	nop
 8002f44:	40012000 	.word	0x40012000
 8002f48:	40012300 	.word	0x40012300
 8002f4c:	20000060 	.word	0x20000060
 8002f50:	431bde83 	.word	0x431bde83

08002f54 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 8002f54:	b480      	push	{r7}
 8002f56:	b085      	sub	sp, #20
 8002f58:	af00      	add	r7, sp, #0
 8002f5a:	6078      	str	r0, [r7, #4]
  /* Set ADC parameters */
  /* Set the ADC clock prescaler */
  ADC->CCR &= ~(ADC_CCR_ADCPRE);
 8002f5c:	4b7e      	ldr	r3, [pc, #504]	@ (8003158 <ADC_Init+0x204>)
 8002f5e:	685b      	ldr	r3, [r3, #4]
 8002f60:	4a7d      	ldr	r2, [pc, #500]	@ (8003158 <ADC_Init+0x204>)
 8002f62:	f423 3340 	bic.w	r3, r3, #196608	@ 0x30000
 8002f66:	6053      	str	r3, [r2, #4]
  ADC->CCR |=  hadc->Init.ClockPrescaler;
 8002f68:	4b7b      	ldr	r3, [pc, #492]	@ (8003158 <ADC_Init+0x204>)
 8002f6a:	685a      	ldr	r2, [r3, #4]
 8002f6c:	687b      	ldr	r3, [r7, #4]
 8002f6e:	685b      	ldr	r3, [r3, #4]
 8002f70:	4979      	ldr	r1, [pc, #484]	@ (8003158 <ADC_Init+0x204>)
 8002f72:	4313      	orrs	r3, r2
 8002f74:	604b      	str	r3, [r1, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8002f76:	687b      	ldr	r3, [r7, #4]
 8002f78:	681b      	ldr	r3, [r3, #0]
 8002f7a:	685a      	ldr	r2, [r3, #4]
 8002f7c:	687b      	ldr	r3, [r7, #4]
 8002f7e:	681b      	ldr	r3, [r3, #0]
 8002f80:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8002f84:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8002f86:	687b      	ldr	r3, [r7, #4]
 8002f88:	681b      	ldr	r3, [r3, #0]
 8002f8a:	6859      	ldr	r1, [r3, #4]
 8002f8c:	687b      	ldr	r3, [r7, #4]
 8002f8e:	691b      	ldr	r3, [r3, #16]
 8002f90:	021a      	lsls	r2, r3, #8
 8002f92:	687b      	ldr	r3, [r7, #4]
 8002f94:	681b      	ldr	r3, [r3, #0]
 8002f96:	430a      	orrs	r2, r1
 8002f98:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8002f9a:	687b      	ldr	r3, [r7, #4]
 8002f9c:	681b      	ldr	r3, [r3, #0]
 8002f9e:	685a      	ldr	r2, [r3, #4]
 8002fa0:	687b      	ldr	r3, [r7, #4]
 8002fa2:	681b      	ldr	r3, [r3, #0]
 8002fa4:	f022 7240 	bic.w	r2, r2, #50331648	@ 0x3000000
 8002fa8:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8002faa:	687b      	ldr	r3, [r7, #4]
 8002fac:	681b      	ldr	r3, [r3, #0]
 8002fae:	6859      	ldr	r1, [r3, #4]
 8002fb0:	687b      	ldr	r3, [r7, #4]
 8002fb2:	689a      	ldr	r2, [r3, #8]
 8002fb4:	687b      	ldr	r3, [r7, #4]
 8002fb6:	681b      	ldr	r3, [r3, #0]
 8002fb8:	430a      	orrs	r2, r1
 8002fba:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8002fbc:	687b      	ldr	r3, [r7, #4]
 8002fbe:	681b      	ldr	r3, [r3, #0]
 8002fc0:	689a      	ldr	r2, [r3, #8]
 8002fc2:	687b      	ldr	r3, [r7, #4]
 8002fc4:	681b      	ldr	r3, [r3, #0]
 8002fc6:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8002fca:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8002fcc:	687b      	ldr	r3, [r7, #4]
 8002fce:	681b      	ldr	r3, [r3, #0]
 8002fd0:	6899      	ldr	r1, [r3, #8]
 8002fd2:	687b      	ldr	r3, [r7, #4]
 8002fd4:	68da      	ldr	r2, [r3, #12]
 8002fd6:	687b      	ldr	r3, [r7, #4]
 8002fd8:	681b      	ldr	r3, [r3, #0]
 8002fda:	430a      	orrs	r2, r1
 8002fdc:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8002fde:	687b      	ldr	r3, [r7, #4]
 8002fe0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002fe2:	4a5e      	ldr	r2, [pc, #376]	@ (800315c <ADC_Init+0x208>)
 8002fe4:	4293      	cmp	r3, r2
 8002fe6:	d022      	beq.n	800302e <ADC_Init+0xda>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8002fe8:	687b      	ldr	r3, [r7, #4]
 8002fea:	681b      	ldr	r3, [r3, #0]
 8002fec:	689a      	ldr	r2, [r3, #8]
 8002fee:	687b      	ldr	r3, [r7, #4]
 8002ff0:	681b      	ldr	r3, [r3, #0]
 8002ff2:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8002ff6:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8002ff8:	687b      	ldr	r3, [r7, #4]
 8002ffa:	681b      	ldr	r3, [r3, #0]
 8002ffc:	6899      	ldr	r1, [r3, #8]
 8002ffe:	687b      	ldr	r3, [r7, #4]
 8003000:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8003002:	687b      	ldr	r3, [r7, #4]
 8003004:	681b      	ldr	r3, [r3, #0]
 8003006:	430a      	orrs	r2, r1
 8003008:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 800300a:	687b      	ldr	r3, [r7, #4]
 800300c:	681b      	ldr	r3, [r3, #0]
 800300e:	689a      	ldr	r2, [r3, #8]
 8003010:	687b      	ldr	r3, [r7, #4]
 8003012:	681b      	ldr	r3, [r3, #0]
 8003014:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8003018:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 800301a:	687b      	ldr	r3, [r7, #4]
 800301c:	681b      	ldr	r3, [r3, #0]
 800301e:	6899      	ldr	r1, [r3, #8]
 8003020:	687b      	ldr	r3, [r7, #4]
 8003022:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003024:	687b      	ldr	r3, [r7, #4]
 8003026:	681b      	ldr	r3, [r3, #0]
 8003028:	430a      	orrs	r2, r1
 800302a:	609a      	str	r2, [r3, #8]
 800302c:	e00f      	b.n	800304e <ADC_Init+0xfa>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 800302e:	687b      	ldr	r3, [r7, #4]
 8003030:	681b      	ldr	r3, [r3, #0]
 8003032:	689a      	ldr	r2, [r3, #8]
 8003034:	687b      	ldr	r3, [r7, #4]
 8003036:	681b      	ldr	r3, [r3, #0]
 8003038:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 800303c:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 800303e:	687b      	ldr	r3, [r7, #4]
 8003040:	681b      	ldr	r3, [r3, #0]
 8003042:	689a      	ldr	r2, [r3, #8]
 8003044:	687b      	ldr	r3, [r7, #4]
 8003046:	681b      	ldr	r3, [r3, #0]
 8003048:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 800304c:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 800304e:	687b      	ldr	r3, [r7, #4]
 8003050:	681b      	ldr	r3, [r3, #0]
 8003052:	689a      	ldr	r2, [r3, #8]
 8003054:	687b      	ldr	r3, [r7, #4]
 8003056:	681b      	ldr	r3, [r3, #0]
 8003058:	f022 0202 	bic.w	r2, r2, #2
 800305c:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 800305e:	687b      	ldr	r3, [r7, #4]
 8003060:	681b      	ldr	r3, [r3, #0]
 8003062:	6899      	ldr	r1, [r3, #8]
 8003064:	687b      	ldr	r3, [r7, #4]
 8003066:	7e1b      	ldrb	r3, [r3, #24]
 8003068:	005a      	lsls	r2, r3, #1
 800306a:	687b      	ldr	r3, [r7, #4]
 800306c:	681b      	ldr	r3, [r3, #0]
 800306e:	430a      	orrs	r2, r1
 8003070:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 8003072:	687b      	ldr	r3, [r7, #4]
 8003074:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003078:	2b00      	cmp	r3, #0
 800307a:	d027      	beq.n	80030cc <ADC_Init+0x178>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 800307c:	687b      	ldr	r3, [r7, #4]
 800307e:	681b      	ldr	r3, [r3, #0]
 8003080:	685a      	ldr	r2, [r3, #4]
 8003082:	687b      	ldr	r3, [r7, #4]
 8003084:	681b      	ldr	r3, [r3, #0]
 8003086:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800308a:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 800308c:	687b      	ldr	r3, [r7, #4]
 800308e:	681b      	ldr	r3, [r3, #0]
 8003090:	685a      	ldr	r2, [r3, #4]
 8003092:	687b      	ldr	r3, [r7, #4]
 8003094:	681b      	ldr	r3, [r3, #0]
 8003096:	f422 4260 	bic.w	r2, r2, #57344	@ 0xe000
 800309a:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 800309c:	687b      	ldr	r3, [r7, #4]
 800309e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80030a0:	3b01      	subs	r3, #1
 80030a2:	f44f 4260 	mov.w	r2, #57344	@ 0xe000
 80030a6:	60ba      	str	r2, [r7, #8]
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80030a8:	68ba      	ldr	r2, [r7, #8]
 80030aa:	fa92 f2a2 	rbit	r2, r2
 80030ae:	60fa      	str	r2, [r7, #12]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 80030b0:	68fa      	ldr	r2, [r7, #12]
 80030b2:	fab2 f282 	clz	r2, r2
 80030b6:	b2d2      	uxtb	r2, r2
 80030b8:	fa03 f102 	lsl.w	r1, r3, r2
 80030bc:	687b      	ldr	r3, [r7, #4]
 80030be:	681b      	ldr	r3, [r3, #0]
 80030c0:	685a      	ldr	r2, [r3, #4]
 80030c2:	687b      	ldr	r3, [r7, #4]
 80030c4:	681b      	ldr	r3, [r3, #0]
 80030c6:	430a      	orrs	r2, r1
 80030c8:	605a      	str	r2, [r3, #4]
 80030ca:	e007      	b.n	80030dc <ADC_Init+0x188>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 80030cc:	687b      	ldr	r3, [r7, #4]
 80030ce:	681b      	ldr	r3, [r3, #0]
 80030d0:	685a      	ldr	r2, [r3, #4]
 80030d2:	687b      	ldr	r3, [r7, #4]
 80030d4:	681b      	ldr	r3, [r3, #0]
 80030d6:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80030da:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 80030dc:	687b      	ldr	r3, [r7, #4]
 80030de:	681b      	ldr	r3, [r3, #0]
 80030e0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80030e2:	687b      	ldr	r3, [r7, #4]
 80030e4:	681b      	ldr	r3, [r3, #0]
 80030e6:	f422 0270 	bic.w	r2, r2, #15728640	@ 0xf00000
 80030ea:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 80030ec:	687b      	ldr	r3, [r7, #4]
 80030ee:	681b      	ldr	r3, [r3, #0]
 80030f0:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 80030f2:	687b      	ldr	r3, [r7, #4]
 80030f4:	69db      	ldr	r3, [r3, #28]
 80030f6:	3b01      	subs	r3, #1
 80030f8:	051a      	lsls	r2, r3, #20
 80030fa:	687b      	ldr	r3, [r7, #4]
 80030fc:	681b      	ldr	r3, [r3, #0]
 80030fe:	430a      	orrs	r2, r1
 8003100:	62da      	str	r2, [r3, #44]	@ 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8003102:	687b      	ldr	r3, [r7, #4]
 8003104:	681b      	ldr	r3, [r3, #0]
 8003106:	689a      	ldr	r2, [r3, #8]
 8003108:	687b      	ldr	r3, [r7, #4]
 800310a:	681b      	ldr	r3, [r3, #0]
 800310c:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 8003110:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8003112:	687b      	ldr	r3, [r7, #4]
 8003114:	681b      	ldr	r3, [r3, #0]
 8003116:	6899      	ldr	r1, [r3, #8]
 8003118:	687b      	ldr	r3, [r7, #4]
 800311a:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800311e:	025a      	lsls	r2, r3, #9
 8003120:	687b      	ldr	r3, [r7, #4]
 8003122:	681b      	ldr	r3, [r3, #0]
 8003124:	430a      	orrs	r2, r1
 8003126:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8003128:	687b      	ldr	r3, [r7, #4]
 800312a:	681b      	ldr	r3, [r3, #0]
 800312c:	689a      	ldr	r2, [r3, #8]
 800312e:	687b      	ldr	r3, [r7, #4]
 8003130:	681b      	ldr	r3, [r3, #0]
 8003132:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003136:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8003138:	687b      	ldr	r3, [r7, #4]
 800313a:	681b      	ldr	r3, [r3, #0]
 800313c:	6899      	ldr	r1, [r3, #8]
 800313e:	687b      	ldr	r3, [r7, #4]
 8003140:	695b      	ldr	r3, [r3, #20]
 8003142:	029a      	lsls	r2, r3, #10
 8003144:	687b      	ldr	r3, [r7, #4]
 8003146:	681b      	ldr	r3, [r3, #0]
 8003148:	430a      	orrs	r2, r1
 800314a:	609a      	str	r2, [r3, #8]
}
 800314c:	bf00      	nop
 800314e:	3714      	adds	r7, #20
 8003150:	46bd      	mov	sp, r7
 8003152:	bc80      	pop	{r7}
 8003154:	4770      	bx	lr
 8003156:	bf00      	nop
 8003158:	40012300 	.word	0x40012300
 800315c:	0f000001 	.word	0x0f000001

08003160 <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 8003160:	b580      	push	{r7, lr}
 8003162:	b084      	sub	sp, #16
 8003164:	af00      	add	r7, sp, #0
 8003166:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 8003168:	687b      	ldr	r3, [r7, #4]
 800316a:	2b00      	cmp	r3, #0
 800316c:	d101      	bne.n	8003172 <HAL_CAN_Init+0x12>
  {
    return HAL_ERROR;
 800316e:	2301      	movs	r3, #1
 8003170:	e0ed      	b.n	800334e <HAL_CAN_Init+0x1ee>
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 8003172:	687b      	ldr	r3, [r7, #4]
 8003174:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003178:	b2db      	uxtb	r3, r3
 800317a:	2b00      	cmp	r3, #0
 800317c:	d102      	bne.n	8003184 <HAL_CAN_Init+0x24>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 800317e:	6878      	ldr	r0, [r7, #4]
 8003180:	f7fe feb8 	bl	8001ef4 <HAL_CAN_MspInit>
  }
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8003184:	687b      	ldr	r3, [r7, #4]
 8003186:	681b      	ldr	r3, [r3, #0]
 8003188:	681a      	ldr	r2, [r3, #0]
 800318a:	687b      	ldr	r3, [r7, #4]
 800318c:	681b      	ldr	r3, [r3, #0]
 800318e:	f042 0201 	orr.w	r2, r2, #1
 8003192:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8003194:	f7ff fd4c 	bl	8002c30 <HAL_GetTick>
 8003198:	60f8      	str	r0, [r7, #12]

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 800319a:	e012      	b.n	80031c2 <HAL_CAN_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 800319c:	f7ff fd48 	bl	8002c30 <HAL_GetTick>
 80031a0:	4602      	mov	r2, r0
 80031a2:	68fb      	ldr	r3, [r7, #12]
 80031a4:	1ad3      	subs	r3, r2, r3
 80031a6:	2b0a      	cmp	r3, #10
 80031a8:	d90b      	bls.n	80031c2 <HAL_CAN_Init+0x62>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 80031aa:	687b      	ldr	r3, [r7, #4]
 80031ac:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80031ae:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 80031b2:	687b      	ldr	r3, [r7, #4]
 80031b4:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 80031b6:	687b      	ldr	r3, [r7, #4]
 80031b8:	2205      	movs	r2, #5
 80031ba:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 80031be:	2301      	movs	r3, #1
 80031c0:	e0c5      	b.n	800334e <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 80031c2:	687b      	ldr	r3, [r7, #4]
 80031c4:	681b      	ldr	r3, [r3, #0]
 80031c6:	685b      	ldr	r3, [r3, #4]
 80031c8:	f003 0301 	and.w	r3, r3, #1
 80031cc:	2b00      	cmp	r3, #0
 80031ce:	d0e5      	beq.n	800319c <HAL_CAN_Init+0x3c>
    }
  }

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 80031d0:	687b      	ldr	r3, [r7, #4]
 80031d2:	681b      	ldr	r3, [r3, #0]
 80031d4:	681a      	ldr	r2, [r3, #0]
 80031d6:	687b      	ldr	r3, [r7, #4]
 80031d8:	681b      	ldr	r3, [r3, #0]
 80031da:	f022 0202 	bic.w	r2, r2, #2
 80031de:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80031e0:	f7ff fd26 	bl	8002c30 <HAL_GetTick>
 80031e4:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 80031e6:	e012      	b.n	800320e <HAL_CAN_Init+0xae>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 80031e8:	f7ff fd22 	bl	8002c30 <HAL_GetTick>
 80031ec:	4602      	mov	r2, r0
 80031ee:	68fb      	ldr	r3, [r7, #12]
 80031f0:	1ad3      	subs	r3, r2, r3
 80031f2:	2b0a      	cmp	r3, #10
 80031f4:	d90b      	bls.n	800320e <HAL_CAN_Init+0xae>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 80031f6:	687b      	ldr	r3, [r7, #4]
 80031f8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80031fa:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 80031fe:	687b      	ldr	r3, [r7, #4]
 8003200:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8003202:	687b      	ldr	r3, [r7, #4]
 8003204:	2205      	movs	r2, #5
 8003206:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 800320a:	2301      	movs	r3, #1
 800320c:	e09f      	b.n	800334e <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 800320e:	687b      	ldr	r3, [r7, #4]
 8003210:	681b      	ldr	r3, [r3, #0]
 8003212:	685b      	ldr	r3, [r3, #4]
 8003214:	f003 0302 	and.w	r3, r3, #2
 8003218:	2b00      	cmp	r3, #0
 800321a:	d1e5      	bne.n	80031e8 <HAL_CAN_Init+0x88>
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 800321c:	687b      	ldr	r3, [r7, #4]
 800321e:	7e1b      	ldrb	r3, [r3, #24]
 8003220:	2b01      	cmp	r3, #1
 8003222:	d108      	bne.n	8003236 <HAL_CAN_Init+0xd6>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8003224:	687b      	ldr	r3, [r7, #4]
 8003226:	681b      	ldr	r3, [r3, #0]
 8003228:	681a      	ldr	r2, [r3, #0]
 800322a:	687b      	ldr	r3, [r7, #4]
 800322c:	681b      	ldr	r3, [r3, #0]
 800322e:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8003232:	601a      	str	r2, [r3, #0]
 8003234:	e007      	b.n	8003246 <HAL_CAN_Init+0xe6>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8003236:	687b      	ldr	r3, [r7, #4]
 8003238:	681b      	ldr	r3, [r3, #0]
 800323a:	681a      	ldr	r2, [r3, #0]
 800323c:	687b      	ldr	r3, [r7, #4]
 800323e:	681b      	ldr	r3, [r3, #0]
 8003240:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8003244:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 8003246:	687b      	ldr	r3, [r7, #4]
 8003248:	7e5b      	ldrb	r3, [r3, #25]
 800324a:	2b01      	cmp	r3, #1
 800324c:	d108      	bne.n	8003260 <HAL_CAN_Init+0x100>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 800324e:	687b      	ldr	r3, [r7, #4]
 8003250:	681b      	ldr	r3, [r3, #0]
 8003252:	681a      	ldr	r2, [r3, #0]
 8003254:	687b      	ldr	r3, [r7, #4]
 8003256:	681b      	ldr	r3, [r3, #0]
 8003258:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800325c:	601a      	str	r2, [r3, #0]
 800325e:	e007      	b.n	8003270 <HAL_CAN_Init+0x110>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8003260:	687b      	ldr	r3, [r7, #4]
 8003262:	681b      	ldr	r3, [r3, #0]
 8003264:	681a      	ldr	r2, [r3, #0]
 8003266:	687b      	ldr	r3, [r7, #4]
 8003268:	681b      	ldr	r3, [r3, #0]
 800326a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800326e:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 8003270:	687b      	ldr	r3, [r7, #4]
 8003272:	7e9b      	ldrb	r3, [r3, #26]
 8003274:	2b01      	cmp	r3, #1
 8003276:	d108      	bne.n	800328a <HAL_CAN_Init+0x12a>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8003278:	687b      	ldr	r3, [r7, #4]
 800327a:	681b      	ldr	r3, [r3, #0]
 800327c:	681a      	ldr	r2, [r3, #0]
 800327e:	687b      	ldr	r3, [r7, #4]
 8003280:	681b      	ldr	r3, [r3, #0]
 8003282:	f042 0220 	orr.w	r2, r2, #32
 8003286:	601a      	str	r2, [r3, #0]
 8003288:	e007      	b.n	800329a <HAL_CAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 800328a:	687b      	ldr	r3, [r7, #4]
 800328c:	681b      	ldr	r3, [r3, #0]
 800328e:	681a      	ldr	r2, [r3, #0]
 8003290:	687b      	ldr	r3, [r7, #4]
 8003292:	681b      	ldr	r3, [r3, #0]
 8003294:	f022 0220 	bic.w	r2, r2, #32
 8003298:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 800329a:	687b      	ldr	r3, [r7, #4]
 800329c:	7edb      	ldrb	r3, [r3, #27]
 800329e:	2b01      	cmp	r3, #1
 80032a0:	d108      	bne.n	80032b4 <HAL_CAN_Init+0x154>
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 80032a2:	687b      	ldr	r3, [r7, #4]
 80032a4:	681b      	ldr	r3, [r3, #0]
 80032a6:	681a      	ldr	r2, [r3, #0]
 80032a8:	687b      	ldr	r3, [r7, #4]
 80032aa:	681b      	ldr	r3, [r3, #0]
 80032ac:	f022 0210 	bic.w	r2, r2, #16
 80032b0:	601a      	str	r2, [r3, #0]
 80032b2:	e007      	b.n	80032c4 <HAL_CAN_Init+0x164>
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 80032b4:	687b      	ldr	r3, [r7, #4]
 80032b6:	681b      	ldr	r3, [r3, #0]
 80032b8:	681a      	ldr	r2, [r3, #0]
 80032ba:	687b      	ldr	r3, [r7, #4]
 80032bc:	681b      	ldr	r3, [r3, #0]
 80032be:	f042 0210 	orr.w	r2, r2, #16
 80032c2:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 80032c4:	687b      	ldr	r3, [r7, #4]
 80032c6:	7f1b      	ldrb	r3, [r3, #28]
 80032c8:	2b01      	cmp	r3, #1
 80032ca:	d108      	bne.n	80032de <HAL_CAN_Init+0x17e>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 80032cc:	687b      	ldr	r3, [r7, #4]
 80032ce:	681b      	ldr	r3, [r3, #0]
 80032d0:	681a      	ldr	r2, [r3, #0]
 80032d2:	687b      	ldr	r3, [r7, #4]
 80032d4:	681b      	ldr	r3, [r3, #0]
 80032d6:	f042 0208 	orr.w	r2, r2, #8
 80032da:	601a      	str	r2, [r3, #0]
 80032dc:	e007      	b.n	80032ee <HAL_CAN_Init+0x18e>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 80032de:	687b      	ldr	r3, [r7, #4]
 80032e0:	681b      	ldr	r3, [r3, #0]
 80032e2:	681a      	ldr	r2, [r3, #0]
 80032e4:	687b      	ldr	r3, [r7, #4]
 80032e6:	681b      	ldr	r3, [r3, #0]
 80032e8:	f022 0208 	bic.w	r2, r2, #8
 80032ec:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 80032ee:	687b      	ldr	r3, [r7, #4]
 80032f0:	7f5b      	ldrb	r3, [r3, #29]
 80032f2:	2b01      	cmp	r3, #1
 80032f4:	d108      	bne.n	8003308 <HAL_CAN_Init+0x1a8>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 80032f6:	687b      	ldr	r3, [r7, #4]
 80032f8:	681b      	ldr	r3, [r3, #0]
 80032fa:	681a      	ldr	r2, [r3, #0]
 80032fc:	687b      	ldr	r3, [r7, #4]
 80032fe:	681b      	ldr	r3, [r3, #0]
 8003300:	f042 0204 	orr.w	r2, r2, #4
 8003304:	601a      	str	r2, [r3, #0]
 8003306:	e007      	b.n	8003318 <HAL_CAN_Init+0x1b8>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8003308:	687b      	ldr	r3, [r7, #4]
 800330a:	681b      	ldr	r3, [r3, #0]
 800330c:	681a      	ldr	r2, [r3, #0]
 800330e:	687b      	ldr	r3, [r7, #4]
 8003310:	681b      	ldr	r3, [r3, #0]
 8003312:	f022 0204 	bic.w	r2, r2, #4
 8003316:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 8003318:	687b      	ldr	r3, [r7, #4]
 800331a:	689a      	ldr	r2, [r3, #8]
 800331c:	687b      	ldr	r3, [r7, #4]
 800331e:	68db      	ldr	r3, [r3, #12]
 8003320:	431a      	orrs	r2, r3
 8003322:	687b      	ldr	r3, [r7, #4]
 8003324:	691b      	ldr	r3, [r3, #16]
 8003326:	431a      	orrs	r2, r3
 8003328:	687b      	ldr	r3, [r7, #4]
 800332a:	695b      	ldr	r3, [r3, #20]
 800332c:	ea42 0103 	orr.w	r1, r2, r3
 8003330:	687b      	ldr	r3, [r7, #4]
 8003332:	685b      	ldr	r3, [r3, #4]
 8003334:	1e5a      	subs	r2, r3, #1
 8003336:	687b      	ldr	r3, [r7, #4]
 8003338:	681b      	ldr	r3, [r3, #0]
 800333a:	430a      	orrs	r2, r1
 800333c:	61da      	str	r2, [r3, #28]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 800333e:	687b      	ldr	r3, [r7, #4]
 8003340:	2200      	movs	r2, #0
 8003342:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 8003344:	687b      	ldr	r3, [r7, #4]
 8003346:	2201      	movs	r2, #1
 8003348:	f883 2020 	strb.w	r2, [r3, #32]

  /* Return function status */
  return HAL_OK;
 800334c:	2300      	movs	r3, #0
}
 800334e:	4618      	mov	r0, r3
 8003350:	3710      	adds	r7, #16
 8003352:	46bd      	mov	sp, r7
 8003354:	bd80      	pop	{r7, pc}
	...

08003358 <HAL_CAN_ConfigFilter>:
  * @param  sFilterConfig pointer to a CAN_FilterTypeDef structure that
  *         contains the filter configuration information.
  * @retval None
  */
HAL_StatusTypeDef HAL_CAN_ConfigFilter(CAN_HandleTypeDef *hcan, const CAN_FilterTypeDef *sFilterConfig)
{
 8003358:	b480      	push	{r7}
 800335a:	b087      	sub	sp, #28
 800335c:	af00      	add	r7, sp, #0
 800335e:	6078      	str	r0, [r7, #4]
 8003360:	6039      	str	r1, [r7, #0]
  uint32_t filternbrbitpos;
  CAN_TypeDef *can_ip = hcan->Instance;
 8003362:	687b      	ldr	r3, [r7, #4]
 8003364:	681b      	ldr	r3, [r3, #0]
 8003366:	617b      	str	r3, [r7, #20]
  HAL_CAN_StateTypeDef state = hcan->State;
 8003368:	687b      	ldr	r3, [r7, #4]
 800336a:	f893 3020 	ldrb.w	r3, [r3, #32]
 800336e:	74fb      	strb	r3, [r7, #19]

  if ((state == HAL_CAN_STATE_READY) ||
 8003370:	7cfb      	ldrb	r3, [r7, #19]
 8003372:	2b01      	cmp	r3, #1
 8003374:	d003      	beq.n	800337e <HAL_CAN_ConfigFilter+0x26>
 8003376:	7cfb      	ldrb	r3, [r7, #19]
 8003378:	2b02      	cmp	r3, #2
 800337a:	f040 80be 	bne.w	80034fa <HAL_CAN_ConfigFilter+0x1a2>
    assert_param(IS_CAN_FILTER_ACTIVATION(sFilterConfig->FilterActivation));

#if   defined(CAN2)
    /* CAN1 and CAN2 are dual instances with 28 common filters banks */
    /* Select master instance to access the filter banks */
    can_ip = CAN1;
 800337e:	4b65      	ldr	r3, [pc, #404]	@ (8003514 <HAL_CAN_ConfigFilter+0x1bc>)
 8003380:	617b      	str	r3, [r7, #20]
    /* Check the parameters */
    assert_param(IS_CAN_FILTER_BANK_SINGLE(sFilterConfig->FilterBank));
#endif /* CAN3 */

    /* Initialisation mode for the filter */
    SET_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8003382:	697b      	ldr	r3, [r7, #20]
 8003384:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 8003388:	f043 0201 	orr.w	r2, r3, #1
 800338c:	697b      	ldr	r3, [r7, #20]
 800338e:	f8c3 2200 	str.w	r2, [r3, #512]	@ 0x200

#if   defined(CAN2)
    /* Select the start filter number of CAN2 slave instance */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_CAN2SB);
 8003392:	697b      	ldr	r3, [r7, #20]
 8003394:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 8003398:	f423 527c 	bic.w	r2, r3, #16128	@ 0x3f00
 800339c:	697b      	ldr	r3, [r7, #20]
 800339e:	f8c3 2200 	str.w	r2, [r3, #512]	@ 0x200
    SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);
 80033a2:	697b      	ldr	r3, [r7, #20]
 80033a4:	f8d3 2200 	ldr.w	r2, [r3, #512]	@ 0x200
 80033a8:	683b      	ldr	r3, [r7, #0]
 80033aa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80033ac:	021b      	lsls	r3, r3, #8
 80033ae:	431a      	orrs	r2, r3
 80033b0:	697b      	ldr	r3, [r7, #20]
 80033b2:	f8c3 2200 	str.w	r2, [r3, #512]	@ 0x200

#endif /* CAN3 */
    /* Convert filter number into bit position */
    filternbrbitpos = (uint32_t)1 << (sFilterConfig->FilterBank & 0x1FU);
 80033b6:	683b      	ldr	r3, [r7, #0]
 80033b8:	695b      	ldr	r3, [r3, #20]
 80033ba:	f003 031f 	and.w	r3, r3, #31
 80033be:	2201      	movs	r2, #1
 80033c0:	fa02 f303 	lsl.w	r3, r2, r3
 80033c4:	60fb      	str	r3, [r7, #12]

    /* Filter Deactivation */
    CLEAR_BIT(can_ip->FA1R, filternbrbitpos);
 80033c6:	697b      	ldr	r3, [r7, #20]
 80033c8:	f8d3 221c 	ldr.w	r2, [r3, #540]	@ 0x21c
 80033cc:	68fb      	ldr	r3, [r7, #12]
 80033ce:	43db      	mvns	r3, r3
 80033d0:	401a      	ands	r2, r3
 80033d2:	697b      	ldr	r3, [r7, #20]
 80033d4:	f8c3 221c 	str.w	r2, [r3, #540]	@ 0x21c

    /* Filter Scale */
    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_16BIT)
 80033d8:	683b      	ldr	r3, [r7, #0]
 80033da:	69db      	ldr	r3, [r3, #28]
 80033dc:	2b00      	cmp	r3, #0
 80033de:	d123      	bne.n	8003428 <HAL_CAN_ConfigFilter+0xd0>
    {
      /* 16-bit scale for the filter */
      CLEAR_BIT(can_ip->FS1R, filternbrbitpos);
 80033e0:	697b      	ldr	r3, [r7, #20]
 80033e2:	f8d3 220c 	ldr.w	r2, [r3, #524]	@ 0x20c
 80033e6:	68fb      	ldr	r3, [r7, #12]
 80033e8:	43db      	mvns	r3, r3
 80033ea:	401a      	ands	r2, r3
 80033ec:	697b      	ldr	r3, [r7, #20]
 80033ee:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

      /* First 16-bit identifier and First 16-bit mask */
      /* Or First 16-bit identifier and Second 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 80033f2:	683b      	ldr	r3, [r7, #0]
 80033f4:	68db      	ldr	r3, [r3, #12]
 80033f6:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 80033f8:	683b      	ldr	r3, [r7, #0]
 80033fa:	685b      	ldr	r3, [r3, #4]
 80033fc:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 80033fe:	683a      	ldr	r2, [r7, #0]
 8003400:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 8003402:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8003404:	697b      	ldr	r3, [r7, #20]
 8003406:	3248      	adds	r2, #72	@ 0x48
 8003408:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* Second 16-bit identifier and Second 16-bit mask */
      /* Or Third 16-bit identifier and Fourth 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 800340c:	683b      	ldr	r3, [r7, #0]
 800340e:	689b      	ldr	r3, [r3, #8]
 8003410:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh);
 8003412:	683b      	ldr	r3, [r7, #0]
 8003414:	681b      	ldr	r3, [r3, #0]
 8003416:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8003418:	683b      	ldr	r3, [r7, #0]
 800341a:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 800341c:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 800341e:	6979      	ldr	r1, [r7, #20]
 8003420:	3348      	adds	r3, #72	@ 0x48
 8003422:	00db      	lsls	r3, r3, #3
 8003424:	440b      	add	r3, r1
 8003426:	605a      	str	r2, [r3, #4]
    }

    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_32BIT)
 8003428:	683b      	ldr	r3, [r7, #0]
 800342a:	69db      	ldr	r3, [r3, #28]
 800342c:	2b01      	cmp	r3, #1
 800342e:	d122      	bne.n	8003476 <HAL_CAN_ConfigFilter+0x11e>
    {
      /* 32-bit scale for the filter */
      SET_BIT(can_ip->FS1R, filternbrbitpos);
 8003430:	697b      	ldr	r3, [r7, #20]
 8003432:	f8d3 220c 	ldr.w	r2, [r3, #524]	@ 0x20c
 8003436:	68fb      	ldr	r3, [r7, #12]
 8003438:	431a      	orrs	r2, r3
 800343a:	697b      	ldr	r3, [r7, #20]
 800343c:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

      /* 32-bit identifier or First 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 8003440:	683b      	ldr	r3, [r7, #0]
 8003442:	681b      	ldr	r3, [r3, #0]
 8003444:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8003446:	683b      	ldr	r3, [r7, #0]
 8003448:	685b      	ldr	r3, [r3, #4]
 800344a:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 800344c:	683a      	ldr	r2, [r7, #0]
 800344e:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 8003450:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8003452:	697b      	ldr	r3, [r7, #20]
 8003454:	3248      	adds	r2, #72	@ 0x48
 8003456:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* 32-bit mask or Second 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 800345a:	683b      	ldr	r3, [r7, #0]
 800345c:	689b      	ldr	r3, [r3, #8]
 800345e:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow);
 8003460:	683b      	ldr	r3, [r7, #0]
 8003462:	68db      	ldr	r3, [r3, #12]
 8003464:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8003466:	683b      	ldr	r3, [r7, #0]
 8003468:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 800346a:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 800346c:	6979      	ldr	r1, [r7, #20]
 800346e:	3348      	adds	r3, #72	@ 0x48
 8003470:	00db      	lsls	r3, r3, #3
 8003472:	440b      	add	r3, r1
 8003474:	605a      	str	r2, [r3, #4]
    }

    /* Filter Mode */
    if (sFilterConfig->FilterMode == CAN_FILTERMODE_IDMASK)
 8003476:	683b      	ldr	r3, [r7, #0]
 8003478:	699b      	ldr	r3, [r3, #24]
 800347a:	2b00      	cmp	r3, #0
 800347c:	d109      	bne.n	8003492 <HAL_CAN_ConfigFilter+0x13a>
    {
      /* Id/Mask mode for the filter*/
      CLEAR_BIT(can_ip->FM1R, filternbrbitpos);
 800347e:	697b      	ldr	r3, [r7, #20]
 8003480:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8003484:	68fb      	ldr	r3, [r7, #12]
 8003486:	43db      	mvns	r3, r3
 8003488:	401a      	ands	r2, r3
 800348a:	697b      	ldr	r3, [r7, #20]
 800348c:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204
 8003490:	e007      	b.n	80034a2 <HAL_CAN_ConfigFilter+0x14a>
    }
    else /* CAN_FilterInitStruct->CAN_FilterMode == CAN_FilterMode_IdList */
    {
      /* Identifier list mode for the filter*/
      SET_BIT(can_ip->FM1R, filternbrbitpos);
 8003492:	697b      	ldr	r3, [r7, #20]
 8003494:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8003498:	68fb      	ldr	r3, [r7, #12]
 800349a:	431a      	orrs	r2, r3
 800349c:	697b      	ldr	r3, [r7, #20]
 800349e:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204
    }

    /* Filter FIFO assignment */
    if (sFilterConfig->FilterFIFOAssignment == CAN_FILTER_FIFO0)
 80034a2:	683b      	ldr	r3, [r7, #0]
 80034a4:	691b      	ldr	r3, [r3, #16]
 80034a6:	2b00      	cmp	r3, #0
 80034a8:	d109      	bne.n	80034be <HAL_CAN_ConfigFilter+0x166>
    {
      /* FIFO 0 assignation for the filter */
      CLEAR_BIT(can_ip->FFA1R, filternbrbitpos);
 80034aa:	697b      	ldr	r3, [r7, #20]
 80034ac:	f8d3 2214 	ldr.w	r2, [r3, #532]	@ 0x214
 80034b0:	68fb      	ldr	r3, [r7, #12]
 80034b2:	43db      	mvns	r3, r3
 80034b4:	401a      	ands	r2, r3
 80034b6:	697b      	ldr	r3, [r7, #20]
 80034b8:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
 80034bc:	e007      	b.n	80034ce <HAL_CAN_ConfigFilter+0x176>
    }
    else
    {
      /* FIFO 1 assignation for the filter */
      SET_BIT(can_ip->FFA1R, filternbrbitpos);
 80034be:	697b      	ldr	r3, [r7, #20]
 80034c0:	f8d3 2214 	ldr.w	r2, [r3, #532]	@ 0x214
 80034c4:	68fb      	ldr	r3, [r7, #12]
 80034c6:	431a      	orrs	r2, r3
 80034c8:	697b      	ldr	r3, [r7, #20]
 80034ca:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
    }

    /* Filter activation */
    if (sFilterConfig->FilterActivation == CAN_FILTER_ENABLE)
 80034ce:	683b      	ldr	r3, [r7, #0]
 80034d0:	6a1b      	ldr	r3, [r3, #32]
 80034d2:	2b01      	cmp	r3, #1
 80034d4:	d107      	bne.n	80034e6 <HAL_CAN_ConfigFilter+0x18e>
    {
      SET_BIT(can_ip->FA1R, filternbrbitpos);
 80034d6:	697b      	ldr	r3, [r7, #20]
 80034d8:	f8d3 221c 	ldr.w	r2, [r3, #540]	@ 0x21c
 80034dc:	68fb      	ldr	r3, [r7, #12]
 80034de:	431a      	orrs	r2, r3
 80034e0:	697b      	ldr	r3, [r7, #20]
 80034e2:	f8c3 221c 	str.w	r2, [r3, #540]	@ 0x21c
    }

    /* Leave the initialisation mode for the filter */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_FINIT);
 80034e6:	697b      	ldr	r3, [r7, #20]
 80034e8:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 80034ec:	f023 0201 	bic.w	r2, r3, #1
 80034f0:	697b      	ldr	r3, [r7, #20]
 80034f2:	f8c3 2200 	str.w	r2, [r3, #512]	@ 0x200

    /* Return function status */
    return HAL_OK;
 80034f6:	2300      	movs	r3, #0
 80034f8:	e006      	b.n	8003508 <HAL_CAN_ConfigFilter+0x1b0>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 80034fa:	687b      	ldr	r3, [r7, #4]
 80034fc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80034fe:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 8003502:	687b      	ldr	r3, [r7, #4]
 8003504:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8003506:	2301      	movs	r3, #1
  }
}
 8003508:	4618      	mov	r0, r3
 800350a:	371c      	adds	r7, #28
 800350c:	46bd      	mov	sp, r7
 800350e:	bc80      	pop	{r7}
 8003510:	4770      	bx	lr
 8003512:	bf00      	nop
 8003514:	40006400 	.word	0x40006400

08003518 <HAL_CAN_Start>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Start(CAN_HandleTypeDef *hcan)
{
 8003518:	b580      	push	{r7, lr}
 800351a:	b084      	sub	sp, #16
 800351c:	af00      	add	r7, sp, #0
 800351e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (hcan->State == HAL_CAN_STATE_READY)
 8003520:	687b      	ldr	r3, [r7, #4]
 8003522:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003526:	b2db      	uxtb	r3, r3
 8003528:	2b01      	cmp	r3, #1
 800352a:	d12e      	bne.n	800358a <HAL_CAN_Start+0x72>
  {
    /* Change CAN peripheral state */
    hcan->State = HAL_CAN_STATE_LISTENING;
 800352c:	687b      	ldr	r3, [r7, #4]
 800352e:	2202      	movs	r2, #2
 8003530:	f883 2020 	strb.w	r2, [r3, #32]

    /* Request leave initialisation */
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8003534:	687b      	ldr	r3, [r7, #4]
 8003536:	681b      	ldr	r3, [r3, #0]
 8003538:	681a      	ldr	r2, [r3, #0]
 800353a:	687b      	ldr	r3, [r7, #4]
 800353c:	681b      	ldr	r3, [r3, #0]
 800353e:	f022 0201 	bic.w	r2, r2, #1
 8003542:	601a      	str	r2, [r3, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8003544:	f7ff fb74 	bl	8002c30 <HAL_GetTick>
 8003548:	60f8      	str	r0, [r7, #12]

    /* Wait the acknowledge */
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 800354a:	e012      	b.n	8003572 <HAL_CAN_Start+0x5a>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 800354c:	f7ff fb70 	bl	8002c30 <HAL_GetTick>
 8003550:	4602      	mov	r2, r0
 8003552:	68fb      	ldr	r3, [r7, #12]
 8003554:	1ad3      	subs	r3, r2, r3
 8003556:	2b0a      	cmp	r3, #10
 8003558:	d90b      	bls.n	8003572 <HAL_CAN_Start+0x5a>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 800355a:	687b      	ldr	r3, [r7, #4]
 800355c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800355e:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 8003562:	687b      	ldr	r3, [r7, #4]
 8003564:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Change CAN state */
        hcan->State = HAL_CAN_STATE_ERROR;
 8003566:	687b      	ldr	r3, [r7, #4]
 8003568:	2205      	movs	r2, #5
 800356a:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_ERROR;
 800356e:	2301      	movs	r3, #1
 8003570:	e012      	b.n	8003598 <HAL_CAN_Start+0x80>
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 8003572:	687b      	ldr	r3, [r7, #4]
 8003574:	681b      	ldr	r3, [r3, #0]
 8003576:	685b      	ldr	r3, [r3, #4]
 8003578:	f003 0301 	and.w	r3, r3, #1
 800357c:	2b00      	cmp	r3, #0
 800357e:	d1e5      	bne.n	800354c <HAL_CAN_Start+0x34>
      }
    }

    /* Reset the CAN ErrorCode */
    hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8003580:	687b      	ldr	r3, [r7, #4]
 8003582:	2200      	movs	r2, #0
 8003584:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Return function status */
    return HAL_OK;
 8003586:	2300      	movs	r3, #0
 8003588:	e006      	b.n	8003598 <HAL_CAN_Start+0x80>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_READY;
 800358a:	687b      	ldr	r3, [r7, #4]
 800358c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800358e:	f443 2200 	orr.w	r2, r3, #524288	@ 0x80000
 8003592:	687b      	ldr	r3, [r7, #4]
 8003594:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8003596:	2301      	movs	r3, #1
  }
}
 8003598:	4618      	mov	r0, r3
 800359a:	3710      	adds	r7, #16
 800359c:	46bd      	mov	sp, r7
 800359e:	bd80      	pop	{r7, pc}

080035a0 <HAL_CAN_AddTxMessage>:
  *         This parameter can be a value of @arg CAN_Tx_Mailboxes.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_AddTxMessage(CAN_HandleTypeDef *hcan, const CAN_TxHeaderTypeDef *pHeader,
                                       const uint8_t aData[], uint32_t *pTxMailbox)
{
 80035a0:	b480      	push	{r7}
 80035a2:	b089      	sub	sp, #36	@ 0x24
 80035a4:	af00      	add	r7, sp, #0
 80035a6:	60f8      	str	r0, [r7, #12]
 80035a8:	60b9      	str	r1, [r7, #8]
 80035aa:	607a      	str	r2, [r7, #4]
 80035ac:	603b      	str	r3, [r7, #0]
  uint32_t transmitmailbox;
  HAL_CAN_StateTypeDef state = hcan->State;
 80035ae:	68fb      	ldr	r3, [r7, #12]
 80035b0:	f893 3020 	ldrb.w	r3, [r3, #32]
 80035b4:	77fb      	strb	r3, [r7, #31]
  uint32_t tsr = READ_REG(hcan->Instance->TSR);
 80035b6:	68fb      	ldr	r3, [r7, #12]
 80035b8:	681b      	ldr	r3, [r3, #0]
 80035ba:	689b      	ldr	r3, [r3, #8]
 80035bc:	61bb      	str	r3, [r7, #24]
  {
    assert_param(IS_CAN_EXTID(pHeader->ExtId));
  }
  assert_param(IS_FUNCTIONAL_STATE(pHeader->TransmitGlobalTime));

  if ((state == HAL_CAN_STATE_READY) ||
 80035be:	7ffb      	ldrb	r3, [r7, #31]
 80035c0:	2b01      	cmp	r3, #1
 80035c2:	d003      	beq.n	80035cc <HAL_CAN_AddTxMessage+0x2c>
 80035c4:	7ffb      	ldrb	r3, [r7, #31]
 80035c6:	2b02      	cmp	r3, #2
 80035c8:	f040 80ad 	bne.w	8003726 <HAL_CAN_AddTxMessage+0x186>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check that all the Tx mailboxes are not full */
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 80035cc:	69bb      	ldr	r3, [r7, #24]
 80035ce:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 80035d2:	2b00      	cmp	r3, #0
 80035d4:	d10a      	bne.n	80035ec <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME1) != 0U) ||
 80035d6:	69bb      	ldr	r3, [r7, #24]
 80035d8:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 80035dc:	2b00      	cmp	r3, #0
 80035de:	d105      	bne.n	80035ec <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME2) != 0U))
 80035e0:	69bb      	ldr	r3, [r7, #24]
 80035e2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
        ((tsr & CAN_TSR_TME1) != 0U) ||
 80035e6:	2b00      	cmp	r3, #0
 80035e8:	f000 8095 	beq.w	8003716 <HAL_CAN_AddTxMessage+0x176>
    {
      /* Select an empty transmit mailbox */
      transmitmailbox = (tsr & CAN_TSR_CODE) >> CAN_TSR_CODE_Pos;
 80035ec:	69bb      	ldr	r3, [r7, #24]
 80035ee:	0e1b      	lsrs	r3, r3, #24
 80035f0:	f003 0303 	and.w	r3, r3, #3
 80035f4:	617b      	str	r3, [r7, #20]

      /* Store the Tx mailbox */
      *pTxMailbox = (uint32_t)1 << transmitmailbox;
 80035f6:	2201      	movs	r2, #1
 80035f8:	697b      	ldr	r3, [r7, #20]
 80035fa:	409a      	lsls	r2, r3
 80035fc:	683b      	ldr	r3, [r7, #0]
 80035fe:	601a      	str	r2, [r3, #0]

      /* Set up the Id */
      if (pHeader->IDE == CAN_ID_STD)
 8003600:	68bb      	ldr	r3, [r7, #8]
 8003602:	689b      	ldr	r3, [r3, #8]
 8003604:	2b00      	cmp	r3, #0
 8003606:	d10d      	bne.n	8003624 <HAL_CAN_AddTxMessage+0x84>
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 8003608:	68bb      	ldr	r3, [r7, #8]
 800360a:	681b      	ldr	r3, [r3, #0]
 800360c:	055a      	lsls	r2, r3, #21
                                                           pHeader->RTR);
 800360e:	68bb      	ldr	r3, [r7, #8]
 8003610:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 8003612:	68f9      	ldr	r1, [r7, #12]
 8003614:	6809      	ldr	r1, [r1, #0]
 8003616:	431a      	orrs	r2, r3
 8003618:	697b      	ldr	r3, [r7, #20]
 800361a:	3318      	adds	r3, #24
 800361c:	011b      	lsls	r3, r3, #4
 800361e:	440b      	add	r3, r1
 8003620:	601a      	str	r2, [r3, #0]
 8003622:	e00f      	b.n	8003644 <HAL_CAN_AddTxMessage+0xa4>
      }
      else
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8003624:	68bb      	ldr	r3, [r7, #8]
 8003626:	685b      	ldr	r3, [r3, #4]
 8003628:	00da      	lsls	r2, r3, #3
                                                           pHeader->IDE |
 800362a:	68bb      	ldr	r3, [r7, #8]
 800362c:	689b      	ldr	r3, [r3, #8]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 800362e:	431a      	orrs	r2, r3
                                                           pHeader->RTR);
 8003630:	68bb      	ldr	r3, [r7, #8]
 8003632:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8003634:	68f9      	ldr	r1, [r7, #12]
 8003636:	6809      	ldr	r1, [r1, #0]
                                                           pHeader->IDE |
 8003638:	431a      	orrs	r2, r3
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 800363a:	697b      	ldr	r3, [r7, #20]
 800363c:	3318      	adds	r3, #24
 800363e:	011b      	lsls	r3, r3, #4
 8003640:	440b      	add	r3, r1
 8003642:	601a      	str	r2, [r3, #0]
      }

      /* Set up the DLC */
      hcan->Instance->sTxMailBox[transmitmailbox].TDTR = (pHeader->DLC);
 8003644:	68fb      	ldr	r3, [r7, #12]
 8003646:	6819      	ldr	r1, [r3, #0]
 8003648:	68bb      	ldr	r3, [r7, #8]
 800364a:	691a      	ldr	r2, [r3, #16]
 800364c:	697b      	ldr	r3, [r7, #20]
 800364e:	3318      	adds	r3, #24
 8003650:	011b      	lsls	r3, r3, #4
 8003652:	440b      	add	r3, r1
 8003654:	3304      	adds	r3, #4
 8003656:	601a      	str	r2, [r3, #0]

      /* Set up the Transmit Global Time mode */
      if (pHeader->TransmitGlobalTime == ENABLE)
 8003658:	68bb      	ldr	r3, [r7, #8]
 800365a:	7d1b      	ldrb	r3, [r3, #20]
 800365c:	2b01      	cmp	r3, #1
 800365e:	d111      	bne.n	8003684 <HAL_CAN_AddTxMessage+0xe4>
      {
        SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TDTR, CAN_TDT0R_TGT);
 8003660:	68fb      	ldr	r3, [r7, #12]
 8003662:	681a      	ldr	r2, [r3, #0]
 8003664:	697b      	ldr	r3, [r7, #20]
 8003666:	3318      	adds	r3, #24
 8003668:	011b      	lsls	r3, r3, #4
 800366a:	4413      	add	r3, r2
 800366c:	3304      	adds	r3, #4
 800366e:	681b      	ldr	r3, [r3, #0]
 8003670:	68fa      	ldr	r2, [r7, #12]
 8003672:	6811      	ldr	r1, [r2, #0]
 8003674:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8003678:	697b      	ldr	r3, [r7, #20]
 800367a:	3318      	adds	r3, #24
 800367c:	011b      	lsls	r3, r3, #4
 800367e:	440b      	add	r3, r1
 8003680:	3304      	adds	r3, #4
 8003682:	601a      	str	r2, [r3, #0]
      }

      /* Set up the data field */
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDHR,
 8003684:	687b      	ldr	r3, [r7, #4]
 8003686:	3307      	adds	r3, #7
 8003688:	781b      	ldrb	r3, [r3, #0]
 800368a:	061a      	lsls	r2, r3, #24
 800368c:	687b      	ldr	r3, [r7, #4]
 800368e:	3306      	adds	r3, #6
 8003690:	781b      	ldrb	r3, [r3, #0]
 8003692:	041b      	lsls	r3, r3, #16
 8003694:	431a      	orrs	r2, r3
 8003696:	687b      	ldr	r3, [r7, #4]
 8003698:	3305      	adds	r3, #5
 800369a:	781b      	ldrb	r3, [r3, #0]
 800369c:	021b      	lsls	r3, r3, #8
 800369e:	4313      	orrs	r3, r2
 80036a0:	687a      	ldr	r2, [r7, #4]
 80036a2:	3204      	adds	r2, #4
 80036a4:	7812      	ldrb	r2, [r2, #0]
 80036a6:	4610      	mov	r0, r2
 80036a8:	68fa      	ldr	r2, [r7, #12]
 80036aa:	6811      	ldr	r1, [r2, #0]
 80036ac:	ea43 0200 	orr.w	r2, r3, r0
 80036b0:	697b      	ldr	r3, [r7, #20]
 80036b2:	011b      	lsls	r3, r3, #4
 80036b4:	440b      	add	r3, r1
 80036b6:	f503 73c6 	add.w	r3, r3, #396	@ 0x18c
 80036ba:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[7] << CAN_TDH0R_DATA7_Pos) |
                ((uint32_t)aData[6] << CAN_TDH0R_DATA6_Pos) |
                ((uint32_t)aData[5] << CAN_TDH0R_DATA5_Pos) |
                ((uint32_t)aData[4] << CAN_TDH0R_DATA4_Pos));
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDLR,
 80036bc:	687b      	ldr	r3, [r7, #4]
 80036be:	3303      	adds	r3, #3
 80036c0:	781b      	ldrb	r3, [r3, #0]
 80036c2:	061a      	lsls	r2, r3, #24
 80036c4:	687b      	ldr	r3, [r7, #4]
 80036c6:	3302      	adds	r3, #2
 80036c8:	781b      	ldrb	r3, [r3, #0]
 80036ca:	041b      	lsls	r3, r3, #16
 80036cc:	431a      	orrs	r2, r3
 80036ce:	687b      	ldr	r3, [r7, #4]
 80036d0:	3301      	adds	r3, #1
 80036d2:	781b      	ldrb	r3, [r3, #0]
 80036d4:	021b      	lsls	r3, r3, #8
 80036d6:	4313      	orrs	r3, r2
 80036d8:	687a      	ldr	r2, [r7, #4]
 80036da:	7812      	ldrb	r2, [r2, #0]
 80036dc:	4610      	mov	r0, r2
 80036de:	68fa      	ldr	r2, [r7, #12]
 80036e0:	6811      	ldr	r1, [r2, #0]
 80036e2:	ea43 0200 	orr.w	r2, r3, r0
 80036e6:	697b      	ldr	r3, [r7, #20]
 80036e8:	011b      	lsls	r3, r3, #4
 80036ea:	440b      	add	r3, r1
 80036ec:	f503 73c4 	add.w	r3, r3, #392	@ 0x188
 80036f0:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[2] << CAN_TDL0R_DATA2_Pos) |
                ((uint32_t)aData[1] << CAN_TDL0R_DATA1_Pos) |
                ((uint32_t)aData[0] << CAN_TDL0R_DATA0_Pos));

      /* Request transmission */
      SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TIR, CAN_TI0R_TXRQ);
 80036f2:	68fb      	ldr	r3, [r7, #12]
 80036f4:	681a      	ldr	r2, [r3, #0]
 80036f6:	697b      	ldr	r3, [r7, #20]
 80036f8:	3318      	adds	r3, #24
 80036fa:	011b      	lsls	r3, r3, #4
 80036fc:	4413      	add	r3, r2
 80036fe:	681b      	ldr	r3, [r3, #0]
 8003700:	68fa      	ldr	r2, [r7, #12]
 8003702:	6811      	ldr	r1, [r2, #0]
 8003704:	f043 0201 	orr.w	r2, r3, #1
 8003708:	697b      	ldr	r3, [r7, #20]
 800370a:	3318      	adds	r3, #24
 800370c:	011b      	lsls	r3, r3, #4
 800370e:	440b      	add	r3, r1
 8003710:	601a      	str	r2, [r3, #0]

      /* Return function status */
      return HAL_OK;
 8003712:	2300      	movs	r3, #0
 8003714:	e00e      	b.n	8003734 <HAL_CAN_AddTxMessage+0x194>
    }
    else
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8003716:	68fb      	ldr	r3, [r7, #12]
 8003718:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800371a:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 800371e:	68fb      	ldr	r3, [r7, #12]
 8003720:	625a      	str	r2, [r3, #36]	@ 0x24

      return HAL_ERROR;
 8003722:	2301      	movs	r3, #1
 8003724:	e006      	b.n	8003734 <HAL_CAN_AddTxMessage+0x194>
    }
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8003726:	68fb      	ldr	r3, [r7, #12]
 8003728:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800372a:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 800372e:	68fb      	ldr	r3, [r7, #12]
 8003730:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8003732:	2301      	movs	r3, #1
  }
}
 8003734:	4618      	mov	r0, r3
 8003736:	3724      	adds	r7, #36	@ 0x24
 8003738:	46bd      	mov	sp, r7
 800373a:	bc80      	pop	{r7}
 800373c:	4770      	bx	lr

0800373e <HAL_CAN_GetTxMailboxesFreeLevel>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval Number of free Tx Mailboxes.
  */
uint32_t HAL_CAN_GetTxMailboxesFreeLevel(const CAN_HandleTypeDef *hcan)
{
 800373e:	b480      	push	{r7}
 8003740:	b085      	sub	sp, #20
 8003742:	af00      	add	r7, sp, #0
 8003744:	6078      	str	r0, [r7, #4]
  uint32_t freelevel = 0U;
 8003746:	2300      	movs	r3, #0
 8003748:	60fb      	str	r3, [r7, #12]
  HAL_CAN_StateTypeDef state = hcan->State;
 800374a:	687b      	ldr	r3, [r7, #4]
 800374c:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003750:	72fb      	strb	r3, [r7, #11]

  if ((state == HAL_CAN_STATE_READY) ||
 8003752:	7afb      	ldrb	r3, [r7, #11]
 8003754:	2b01      	cmp	r3, #1
 8003756:	d002      	beq.n	800375e <HAL_CAN_GetTxMailboxesFreeLevel+0x20>
 8003758:	7afb      	ldrb	r3, [r7, #11]
 800375a:	2b02      	cmp	r3, #2
 800375c:	d11d      	bne.n	800379a <HAL_CAN_GetTxMailboxesFreeLevel+0x5c>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check Tx Mailbox 0 status */
    if ((hcan->Instance->TSR & CAN_TSR_TME0) != 0U)
 800375e:	687b      	ldr	r3, [r7, #4]
 8003760:	681b      	ldr	r3, [r3, #0]
 8003762:	689b      	ldr	r3, [r3, #8]
 8003764:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8003768:	2b00      	cmp	r3, #0
 800376a:	d002      	beq.n	8003772 <HAL_CAN_GetTxMailboxesFreeLevel+0x34>
    {
      freelevel++;
 800376c:	68fb      	ldr	r3, [r7, #12]
 800376e:	3301      	adds	r3, #1
 8003770:	60fb      	str	r3, [r7, #12]
    }

    /* Check Tx Mailbox 1 status */
    if ((hcan->Instance->TSR & CAN_TSR_TME1) != 0U)
 8003772:	687b      	ldr	r3, [r7, #4]
 8003774:	681b      	ldr	r3, [r3, #0]
 8003776:	689b      	ldr	r3, [r3, #8]
 8003778:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800377c:	2b00      	cmp	r3, #0
 800377e:	d002      	beq.n	8003786 <HAL_CAN_GetTxMailboxesFreeLevel+0x48>
    {
      freelevel++;
 8003780:	68fb      	ldr	r3, [r7, #12]
 8003782:	3301      	adds	r3, #1
 8003784:	60fb      	str	r3, [r7, #12]
    }

    /* Check Tx Mailbox 2 status */
    if ((hcan->Instance->TSR & CAN_TSR_TME2) != 0U)
 8003786:	687b      	ldr	r3, [r7, #4]
 8003788:	681b      	ldr	r3, [r3, #0]
 800378a:	689b      	ldr	r3, [r3, #8]
 800378c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003790:	2b00      	cmp	r3, #0
 8003792:	d002      	beq.n	800379a <HAL_CAN_GetTxMailboxesFreeLevel+0x5c>
    {
      freelevel++;
 8003794:	68fb      	ldr	r3, [r7, #12]
 8003796:	3301      	adds	r3, #1
 8003798:	60fb      	str	r3, [r7, #12]
    }
  }

  /* Return Tx Mailboxes free level */
  return freelevel;
 800379a:	68fb      	ldr	r3, [r7, #12]
}
 800379c:	4618      	mov	r0, r3
 800379e:	3714      	adds	r7, #20
 80037a0:	46bd      	mov	sp, r7
 80037a2:	bc80      	pop	{r7}
 80037a4:	4770      	bx	lr

080037a6 <HAL_CAN_GetRxMessage>:
  * @param  aData array where the payload of the Rx frame will be stored.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_GetRxMessage(CAN_HandleTypeDef *hcan, uint32_t RxFifo,
                                       CAN_RxHeaderTypeDef *pHeader, uint8_t aData[])
{
 80037a6:	b480      	push	{r7}
 80037a8:	b087      	sub	sp, #28
 80037aa:	af00      	add	r7, sp, #0
 80037ac:	60f8      	str	r0, [r7, #12]
 80037ae:	60b9      	str	r1, [r7, #8]
 80037b0:	607a      	str	r2, [r7, #4]
 80037b2:	603b      	str	r3, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 80037b4:	68fb      	ldr	r3, [r7, #12]
 80037b6:	f893 3020 	ldrb.w	r3, [r3, #32]
 80037ba:	75fb      	strb	r3, [r7, #23]

  assert_param(IS_CAN_RX_FIFO(RxFifo));

  if ((state == HAL_CAN_STATE_READY) ||
 80037bc:	7dfb      	ldrb	r3, [r7, #23]
 80037be:	2b01      	cmp	r3, #1
 80037c0:	d003      	beq.n	80037ca <HAL_CAN_GetRxMessage+0x24>
 80037c2:	7dfb      	ldrb	r3, [r7, #23]
 80037c4:	2b02      	cmp	r3, #2
 80037c6:	f040 8103 	bne.w	80039d0 <HAL_CAN_GetRxMessage+0x22a>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check the Rx FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 80037ca:	68bb      	ldr	r3, [r7, #8]
 80037cc:	2b00      	cmp	r3, #0
 80037ce:	d10e      	bne.n	80037ee <HAL_CAN_GetRxMessage+0x48>
    {
      /* Check that the Rx FIFO 0 is not empty */
      if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) == 0U)
 80037d0:	68fb      	ldr	r3, [r7, #12]
 80037d2:	681b      	ldr	r3, [r3, #0]
 80037d4:	68db      	ldr	r3, [r3, #12]
 80037d6:	f003 0303 	and.w	r3, r3, #3
 80037da:	2b00      	cmp	r3, #0
 80037dc:	d116      	bne.n	800380c <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 80037de:	68fb      	ldr	r3, [r7, #12]
 80037e0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80037e2:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 80037e6:	68fb      	ldr	r3, [r7, #12]
 80037e8:	625a      	str	r2, [r3, #36]	@ 0x24

        return HAL_ERROR;
 80037ea:	2301      	movs	r3, #1
 80037ec:	e0f7      	b.n	80039de <HAL_CAN_GetRxMessage+0x238>
      }
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Check that the Rx FIFO 1 is not empty */
      if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) == 0U)
 80037ee:	68fb      	ldr	r3, [r7, #12]
 80037f0:	681b      	ldr	r3, [r3, #0]
 80037f2:	691b      	ldr	r3, [r3, #16]
 80037f4:	f003 0303 	and.w	r3, r3, #3
 80037f8:	2b00      	cmp	r3, #0
 80037fa:	d107      	bne.n	800380c <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 80037fc:	68fb      	ldr	r3, [r7, #12]
 80037fe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003800:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 8003804:	68fb      	ldr	r3, [r7, #12]
 8003806:	625a      	str	r2, [r3, #36]	@ 0x24

        return HAL_ERROR;
 8003808:	2301      	movs	r3, #1
 800380a:	e0e8      	b.n	80039de <HAL_CAN_GetRxMessage+0x238>
      }
    }

    /* Get the header */
    pHeader->IDE = CAN_RI0R_IDE & hcan->Instance->sFIFOMailBox[RxFifo].RIR;
 800380c:	68fb      	ldr	r3, [r7, #12]
 800380e:	681a      	ldr	r2, [r3, #0]
 8003810:	68bb      	ldr	r3, [r7, #8]
 8003812:	331b      	adds	r3, #27
 8003814:	011b      	lsls	r3, r3, #4
 8003816:	4413      	add	r3, r2
 8003818:	681b      	ldr	r3, [r3, #0]
 800381a:	f003 0204 	and.w	r2, r3, #4
 800381e:	687b      	ldr	r3, [r7, #4]
 8003820:	609a      	str	r2, [r3, #8]
    if (pHeader->IDE == CAN_ID_STD)
 8003822:	687b      	ldr	r3, [r7, #4]
 8003824:	689b      	ldr	r3, [r3, #8]
 8003826:	2b00      	cmp	r3, #0
 8003828:	d10c      	bne.n	8003844 <HAL_CAN_GetRxMessage+0x9e>
    {
      pHeader->StdId = (CAN_RI0R_STID & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_TI0R_STID_Pos;
 800382a:	68fb      	ldr	r3, [r7, #12]
 800382c:	681a      	ldr	r2, [r3, #0]
 800382e:	68bb      	ldr	r3, [r7, #8]
 8003830:	331b      	adds	r3, #27
 8003832:	011b      	lsls	r3, r3, #4
 8003834:	4413      	add	r3, r2
 8003836:	681b      	ldr	r3, [r3, #0]
 8003838:	0d5b      	lsrs	r3, r3, #21
 800383a:	f3c3 020a 	ubfx	r2, r3, #0, #11
 800383e:	687b      	ldr	r3, [r7, #4]
 8003840:	601a      	str	r2, [r3, #0]
 8003842:	e00b      	b.n	800385c <HAL_CAN_GetRxMessage+0xb6>
    }
    else
    {
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) &
                        hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_RI0R_EXID_Pos;
 8003844:	68fb      	ldr	r3, [r7, #12]
 8003846:	681a      	ldr	r2, [r3, #0]
 8003848:	68bb      	ldr	r3, [r7, #8]
 800384a:	331b      	adds	r3, #27
 800384c:	011b      	lsls	r3, r3, #4
 800384e:	4413      	add	r3, r2
 8003850:	681b      	ldr	r3, [r3, #0]
 8003852:	08db      	lsrs	r3, r3, #3
 8003854:	f023 4260 	bic.w	r2, r3, #3758096384	@ 0xe0000000
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) &
 8003858:	687b      	ldr	r3, [r7, #4]
 800385a:	605a      	str	r2, [r3, #4]
    }
    pHeader->RTR = (CAN_RI0R_RTR & hcan->Instance->sFIFOMailBox[RxFifo].RIR);
 800385c:	68fb      	ldr	r3, [r7, #12]
 800385e:	681a      	ldr	r2, [r3, #0]
 8003860:	68bb      	ldr	r3, [r7, #8]
 8003862:	331b      	adds	r3, #27
 8003864:	011b      	lsls	r3, r3, #4
 8003866:	4413      	add	r3, r2
 8003868:	681b      	ldr	r3, [r3, #0]
 800386a:	f003 0202 	and.w	r2, r3, #2
 800386e:	687b      	ldr	r3, [r7, #4]
 8003870:	60da      	str	r2, [r3, #12]
    if (((CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos) >= 8U)
 8003872:	68fb      	ldr	r3, [r7, #12]
 8003874:	681a      	ldr	r2, [r3, #0]
 8003876:	68bb      	ldr	r3, [r7, #8]
 8003878:	331b      	adds	r3, #27
 800387a:	011b      	lsls	r3, r3, #4
 800387c:	4413      	add	r3, r2
 800387e:	3304      	adds	r3, #4
 8003880:	681b      	ldr	r3, [r3, #0]
 8003882:	f003 0308 	and.w	r3, r3, #8
 8003886:	2b00      	cmp	r3, #0
 8003888:	d003      	beq.n	8003892 <HAL_CAN_GetRxMessage+0xec>
    {
      /* Truncate DLC to 8 if received field is over range */
      pHeader->DLC = 8U;
 800388a:	687b      	ldr	r3, [r7, #4]
 800388c:	2208      	movs	r2, #8
 800388e:	611a      	str	r2, [r3, #16]
 8003890:	e00b      	b.n	80038aa <HAL_CAN_GetRxMessage+0x104>
    }
    else
    {
      pHeader->DLC = (CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos;
 8003892:	68fb      	ldr	r3, [r7, #12]
 8003894:	681a      	ldr	r2, [r3, #0]
 8003896:	68bb      	ldr	r3, [r7, #8]
 8003898:	331b      	adds	r3, #27
 800389a:	011b      	lsls	r3, r3, #4
 800389c:	4413      	add	r3, r2
 800389e:	3304      	adds	r3, #4
 80038a0:	681b      	ldr	r3, [r3, #0]
 80038a2:	f003 020f 	and.w	r2, r3, #15
 80038a6:	687b      	ldr	r3, [r7, #4]
 80038a8:	611a      	str	r2, [r3, #16]
    }
    pHeader->FilterMatchIndex = (CAN_RDT0R_FMI & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_FMI_Pos;
 80038aa:	68fb      	ldr	r3, [r7, #12]
 80038ac:	681a      	ldr	r2, [r3, #0]
 80038ae:	68bb      	ldr	r3, [r7, #8]
 80038b0:	331b      	adds	r3, #27
 80038b2:	011b      	lsls	r3, r3, #4
 80038b4:	4413      	add	r3, r2
 80038b6:	3304      	adds	r3, #4
 80038b8:	681b      	ldr	r3, [r3, #0]
 80038ba:	0a1b      	lsrs	r3, r3, #8
 80038bc:	b2da      	uxtb	r2, r3
 80038be:	687b      	ldr	r3, [r7, #4]
 80038c0:	619a      	str	r2, [r3, #24]
    pHeader->Timestamp = (CAN_RDT0R_TIME & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_TIME_Pos;
 80038c2:	68fb      	ldr	r3, [r7, #12]
 80038c4:	681a      	ldr	r2, [r3, #0]
 80038c6:	68bb      	ldr	r3, [r7, #8]
 80038c8:	331b      	adds	r3, #27
 80038ca:	011b      	lsls	r3, r3, #4
 80038cc:	4413      	add	r3, r2
 80038ce:	3304      	adds	r3, #4
 80038d0:	681b      	ldr	r3, [r3, #0]
 80038d2:	0c1b      	lsrs	r3, r3, #16
 80038d4:	b29a      	uxth	r2, r3
 80038d6:	687b      	ldr	r3, [r7, #4]
 80038d8:	615a      	str	r2, [r3, #20]

    /* Get the data */
    aData[0] = (uint8_t)((CAN_RDL0R_DATA0 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA0_Pos);
 80038da:	68fb      	ldr	r3, [r7, #12]
 80038dc:	681a      	ldr	r2, [r3, #0]
 80038de:	68bb      	ldr	r3, [r7, #8]
 80038e0:	011b      	lsls	r3, r3, #4
 80038e2:	4413      	add	r3, r2
 80038e4:	f503 73dc 	add.w	r3, r3, #440	@ 0x1b8
 80038e8:	681b      	ldr	r3, [r3, #0]
 80038ea:	b2da      	uxtb	r2, r3
 80038ec:	683b      	ldr	r3, [r7, #0]
 80038ee:	701a      	strb	r2, [r3, #0]
    aData[1] = (uint8_t)((CAN_RDL0R_DATA1 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA1_Pos);
 80038f0:	68fb      	ldr	r3, [r7, #12]
 80038f2:	681a      	ldr	r2, [r3, #0]
 80038f4:	68bb      	ldr	r3, [r7, #8]
 80038f6:	011b      	lsls	r3, r3, #4
 80038f8:	4413      	add	r3, r2
 80038fa:	f503 73dc 	add.w	r3, r3, #440	@ 0x1b8
 80038fe:	681b      	ldr	r3, [r3, #0]
 8003900:	0a1a      	lsrs	r2, r3, #8
 8003902:	683b      	ldr	r3, [r7, #0]
 8003904:	3301      	adds	r3, #1
 8003906:	b2d2      	uxtb	r2, r2
 8003908:	701a      	strb	r2, [r3, #0]
    aData[2] = (uint8_t)((CAN_RDL0R_DATA2 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA2_Pos);
 800390a:	68fb      	ldr	r3, [r7, #12]
 800390c:	681a      	ldr	r2, [r3, #0]
 800390e:	68bb      	ldr	r3, [r7, #8]
 8003910:	011b      	lsls	r3, r3, #4
 8003912:	4413      	add	r3, r2
 8003914:	f503 73dc 	add.w	r3, r3, #440	@ 0x1b8
 8003918:	681b      	ldr	r3, [r3, #0]
 800391a:	0c1a      	lsrs	r2, r3, #16
 800391c:	683b      	ldr	r3, [r7, #0]
 800391e:	3302      	adds	r3, #2
 8003920:	b2d2      	uxtb	r2, r2
 8003922:	701a      	strb	r2, [r3, #0]
    aData[3] = (uint8_t)((CAN_RDL0R_DATA3 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA3_Pos);
 8003924:	68fb      	ldr	r3, [r7, #12]
 8003926:	681a      	ldr	r2, [r3, #0]
 8003928:	68bb      	ldr	r3, [r7, #8]
 800392a:	011b      	lsls	r3, r3, #4
 800392c:	4413      	add	r3, r2
 800392e:	f503 73dc 	add.w	r3, r3, #440	@ 0x1b8
 8003932:	681b      	ldr	r3, [r3, #0]
 8003934:	0e1a      	lsrs	r2, r3, #24
 8003936:	683b      	ldr	r3, [r7, #0]
 8003938:	3303      	adds	r3, #3
 800393a:	b2d2      	uxtb	r2, r2
 800393c:	701a      	strb	r2, [r3, #0]
    aData[4] = (uint8_t)((CAN_RDH0R_DATA4 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA4_Pos);
 800393e:	68fb      	ldr	r3, [r7, #12]
 8003940:	681a      	ldr	r2, [r3, #0]
 8003942:	68bb      	ldr	r3, [r7, #8]
 8003944:	011b      	lsls	r3, r3, #4
 8003946:	4413      	add	r3, r2
 8003948:	f503 73de 	add.w	r3, r3, #444	@ 0x1bc
 800394c:	681a      	ldr	r2, [r3, #0]
 800394e:	683b      	ldr	r3, [r7, #0]
 8003950:	3304      	adds	r3, #4
 8003952:	b2d2      	uxtb	r2, r2
 8003954:	701a      	strb	r2, [r3, #0]
    aData[5] = (uint8_t)((CAN_RDH0R_DATA5 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA5_Pos);
 8003956:	68fb      	ldr	r3, [r7, #12]
 8003958:	681a      	ldr	r2, [r3, #0]
 800395a:	68bb      	ldr	r3, [r7, #8]
 800395c:	011b      	lsls	r3, r3, #4
 800395e:	4413      	add	r3, r2
 8003960:	f503 73de 	add.w	r3, r3, #444	@ 0x1bc
 8003964:	681b      	ldr	r3, [r3, #0]
 8003966:	0a1a      	lsrs	r2, r3, #8
 8003968:	683b      	ldr	r3, [r7, #0]
 800396a:	3305      	adds	r3, #5
 800396c:	b2d2      	uxtb	r2, r2
 800396e:	701a      	strb	r2, [r3, #0]
    aData[6] = (uint8_t)((CAN_RDH0R_DATA6 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA6_Pos);
 8003970:	68fb      	ldr	r3, [r7, #12]
 8003972:	681a      	ldr	r2, [r3, #0]
 8003974:	68bb      	ldr	r3, [r7, #8]
 8003976:	011b      	lsls	r3, r3, #4
 8003978:	4413      	add	r3, r2
 800397a:	f503 73de 	add.w	r3, r3, #444	@ 0x1bc
 800397e:	681b      	ldr	r3, [r3, #0]
 8003980:	0c1a      	lsrs	r2, r3, #16
 8003982:	683b      	ldr	r3, [r7, #0]
 8003984:	3306      	adds	r3, #6
 8003986:	b2d2      	uxtb	r2, r2
 8003988:	701a      	strb	r2, [r3, #0]
    aData[7] = (uint8_t)((CAN_RDH0R_DATA7 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA7_Pos);
 800398a:	68fb      	ldr	r3, [r7, #12]
 800398c:	681a      	ldr	r2, [r3, #0]
 800398e:	68bb      	ldr	r3, [r7, #8]
 8003990:	011b      	lsls	r3, r3, #4
 8003992:	4413      	add	r3, r2
 8003994:	f503 73de 	add.w	r3, r3, #444	@ 0x1bc
 8003998:	681b      	ldr	r3, [r3, #0]
 800399a:	0e1a      	lsrs	r2, r3, #24
 800399c:	683b      	ldr	r3, [r7, #0]
 800399e:	3307      	adds	r3, #7
 80039a0:	b2d2      	uxtb	r2, r2
 80039a2:	701a      	strb	r2, [r3, #0]

    /* Release the FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 80039a4:	68bb      	ldr	r3, [r7, #8]
 80039a6:	2b00      	cmp	r3, #0
 80039a8:	d108      	bne.n	80039bc <HAL_CAN_GetRxMessage+0x216>
    {
      /* Release RX FIFO 0 */
      SET_BIT(hcan->Instance->RF0R, CAN_RF0R_RFOM0);
 80039aa:	68fb      	ldr	r3, [r7, #12]
 80039ac:	681b      	ldr	r3, [r3, #0]
 80039ae:	68da      	ldr	r2, [r3, #12]
 80039b0:	68fb      	ldr	r3, [r7, #12]
 80039b2:	681b      	ldr	r3, [r3, #0]
 80039b4:	f042 0220 	orr.w	r2, r2, #32
 80039b8:	60da      	str	r2, [r3, #12]
 80039ba:	e007      	b.n	80039cc <HAL_CAN_GetRxMessage+0x226>
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Release RX FIFO 1 */
      SET_BIT(hcan->Instance->RF1R, CAN_RF1R_RFOM1);
 80039bc:	68fb      	ldr	r3, [r7, #12]
 80039be:	681b      	ldr	r3, [r3, #0]
 80039c0:	691a      	ldr	r2, [r3, #16]
 80039c2:	68fb      	ldr	r3, [r7, #12]
 80039c4:	681b      	ldr	r3, [r3, #0]
 80039c6:	f042 0220 	orr.w	r2, r2, #32
 80039ca:	611a      	str	r2, [r3, #16]
    }

    /* Return function status */
    return HAL_OK;
 80039cc:	2300      	movs	r3, #0
 80039ce:	e006      	b.n	80039de <HAL_CAN_GetRxMessage+0x238>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 80039d0:	68fb      	ldr	r3, [r7, #12]
 80039d2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80039d4:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 80039d8:	68fb      	ldr	r3, [r7, #12]
 80039da:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 80039dc:	2301      	movs	r3, #1
  }
}
 80039de:	4618      	mov	r0, r3
 80039e0:	371c      	adds	r7, #28
 80039e2:	46bd      	mov	sp, r7
 80039e4:	bc80      	pop	{r7}
 80039e6:	4770      	bx	lr

080039e8 <HAL_CAN_ActivateNotification>:
  * @param  ActiveITs indicates which interrupts will be enabled.
  *         This parameter can be any combination of @arg CAN_Interrupts.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_ActivateNotification(CAN_HandleTypeDef *hcan, uint32_t ActiveITs)
{
 80039e8:	b480      	push	{r7}
 80039ea:	b085      	sub	sp, #20
 80039ec:	af00      	add	r7, sp, #0
 80039ee:	6078      	str	r0, [r7, #4]
 80039f0:	6039      	str	r1, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 80039f2:	687b      	ldr	r3, [r7, #4]
 80039f4:	f893 3020 	ldrb.w	r3, [r3, #32]
 80039f8:	73fb      	strb	r3, [r7, #15]

  /* Check function parameters */
  assert_param(IS_CAN_IT(ActiveITs));

  if ((state == HAL_CAN_STATE_READY) ||
 80039fa:	7bfb      	ldrb	r3, [r7, #15]
 80039fc:	2b01      	cmp	r3, #1
 80039fe:	d002      	beq.n	8003a06 <HAL_CAN_ActivateNotification+0x1e>
 8003a00:	7bfb      	ldrb	r3, [r7, #15]
 8003a02:	2b02      	cmp	r3, #2
 8003a04:	d109      	bne.n	8003a1a <HAL_CAN_ActivateNotification+0x32>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Enable the selected interrupts */
    __HAL_CAN_ENABLE_IT(hcan, ActiveITs);
 8003a06:	687b      	ldr	r3, [r7, #4]
 8003a08:	681b      	ldr	r3, [r3, #0]
 8003a0a:	6959      	ldr	r1, [r3, #20]
 8003a0c:	687b      	ldr	r3, [r7, #4]
 8003a0e:	681b      	ldr	r3, [r3, #0]
 8003a10:	683a      	ldr	r2, [r7, #0]
 8003a12:	430a      	orrs	r2, r1
 8003a14:	615a      	str	r2, [r3, #20]

    /* Return function status */
    return HAL_OK;
 8003a16:	2300      	movs	r3, #0
 8003a18:	e006      	b.n	8003a28 <HAL_CAN_ActivateNotification+0x40>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8003a1a:	687b      	ldr	r3, [r7, #4]
 8003a1c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003a1e:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 8003a22:	687b      	ldr	r3, [r7, #4]
 8003a24:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8003a26:	2301      	movs	r3, #1
  }
}
 8003a28:	4618      	mov	r0, r3
 8003a2a:	3714      	adds	r7, #20
 8003a2c:	46bd      	mov	sp, r7
 8003a2e:	bc80      	pop	{r7}
 8003a30:	4770      	bx	lr

08003a32 <HAL_CAN_IRQHandler>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
void HAL_CAN_IRQHandler(CAN_HandleTypeDef *hcan)
{
 8003a32:	b580      	push	{r7, lr}
 8003a34:	b08a      	sub	sp, #40	@ 0x28
 8003a36:	af00      	add	r7, sp, #0
 8003a38:	6078      	str	r0, [r7, #4]
  uint32_t errorcode = HAL_CAN_ERROR_NONE;
 8003a3a:	2300      	movs	r3, #0
 8003a3c:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t interrupts = READ_REG(hcan->Instance->IER);
 8003a3e:	687b      	ldr	r3, [r7, #4]
 8003a40:	681b      	ldr	r3, [r3, #0]
 8003a42:	695b      	ldr	r3, [r3, #20]
 8003a44:	623b      	str	r3, [r7, #32]
  uint32_t msrflags = READ_REG(hcan->Instance->MSR);
 8003a46:	687b      	ldr	r3, [r7, #4]
 8003a48:	681b      	ldr	r3, [r3, #0]
 8003a4a:	685b      	ldr	r3, [r3, #4]
 8003a4c:	61fb      	str	r3, [r7, #28]
  uint32_t tsrflags = READ_REG(hcan->Instance->TSR);
 8003a4e:	687b      	ldr	r3, [r7, #4]
 8003a50:	681b      	ldr	r3, [r3, #0]
 8003a52:	689b      	ldr	r3, [r3, #8]
 8003a54:	61bb      	str	r3, [r7, #24]
  uint32_t rf0rflags = READ_REG(hcan->Instance->RF0R);
 8003a56:	687b      	ldr	r3, [r7, #4]
 8003a58:	681b      	ldr	r3, [r3, #0]
 8003a5a:	68db      	ldr	r3, [r3, #12]
 8003a5c:	617b      	str	r3, [r7, #20]
  uint32_t rf1rflags = READ_REG(hcan->Instance->RF1R);
 8003a5e:	687b      	ldr	r3, [r7, #4]
 8003a60:	681b      	ldr	r3, [r3, #0]
 8003a62:	691b      	ldr	r3, [r3, #16]
 8003a64:	613b      	str	r3, [r7, #16]
  uint32_t esrflags = READ_REG(hcan->Instance->ESR);
 8003a66:	687b      	ldr	r3, [r7, #4]
 8003a68:	681b      	ldr	r3, [r3, #0]
 8003a6a:	699b      	ldr	r3, [r3, #24]
 8003a6c:	60fb      	str	r3, [r7, #12]

  /* Transmit Mailbox empty interrupt management *****************************/
  if ((interrupts & CAN_IT_TX_MAILBOX_EMPTY) != 0U)
 8003a6e:	6a3b      	ldr	r3, [r7, #32]
 8003a70:	f003 0301 	and.w	r3, r3, #1
 8003a74:	2b00      	cmp	r3, #0
 8003a76:	d07c      	beq.n	8003b72 <HAL_CAN_IRQHandler+0x140>
  {
    /* Transmit Mailbox 0 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP0) != 0U)
 8003a78:	69bb      	ldr	r3, [r7, #24]
 8003a7a:	f003 0301 	and.w	r3, r3, #1
 8003a7e:	2b00      	cmp	r3, #0
 8003a80:	d023      	beq.n	8003aca <HAL_CAN_IRQHandler+0x98>
    {
      /* Clear the Transmission Complete flag (and TXOK0,ALST0,TERR0 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP0);
 8003a82:	687b      	ldr	r3, [r7, #4]
 8003a84:	681b      	ldr	r3, [r3, #0]
 8003a86:	2201      	movs	r2, #1
 8003a88:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK0) != 0U)
 8003a8a:	69bb      	ldr	r3, [r7, #24]
 8003a8c:	f003 0302 	and.w	r3, r3, #2
 8003a90:	2b00      	cmp	r3, #0
 8003a92:	d003      	beq.n	8003a9c <HAL_CAN_IRQHandler+0x6a>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox0CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox0CompleteCallback(hcan);
 8003a94:	6878      	ldr	r0, [r7, #4]
 8003a96:	f000 f983 	bl	8003da0 <HAL_CAN_TxMailbox0CompleteCallback>
 8003a9a:	e016      	b.n	8003aca <HAL_CAN_IRQHandler+0x98>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST0) != 0U)
 8003a9c:	69bb      	ldr	r3, [r7, #24]
 8003a9e:	f003 0304 	and.w	r3, r3, #4
 8003aa2:	2b00      	cmp	r3, #0
 8003aa4:	d004      	beq.n	8003ab0 <HAL_CAN_IRQHandler+0x7e>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST0;
 8003aa6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003aa8:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8003aac:	627b      	str	r3, [r7, #36]	@ 0x24
 8003aae:	e00c      	b.n	8003aca <HAL_CAN_IRQHandler+0x98>
        }
        else if ((tsrflags & CAN_TSR_TERR0) != 0U)
 8003ab0:	69bb      	ldr	r3, [r7, #24]
 8003ab2:	f003 0308 	and.w	r3, r3, #8
 8003ab6:	2b00      	cmp	r3, #0
 8003ab8:	d004      	beq.n	8003ac4 <HAL_CAN_IRQHandler+0x92>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR0;
 8003aba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003abc:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8003ac0:	627b      	str	r3, [r7, #36]	@ 0x24
 8003ac2:	e002      	b.n	8003aca <HAL_CAN_IRQHandler+0x98>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox0AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox0AbortCallback(hcan);
 8003ac4:	6878      	ldr	r0, [r7, #4]
 8003ac6:	f000 f986 	bl	8003dd6 <HAL_CAN_TxMailbox0AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 1 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP1) != 0U)
 8003aca:	69bb      	ldr	r3, [r7, #24]
 8003acc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003ad0:	2b00      	cmp	r3, #0
 8003ad2:	d024      	beq.n	8003b1e <HAL_CAN_IRQHandler+0xec>
    {
      /* Clear the Transmission Complete flag (and TXOK1,ALST1,TERR1 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP1);
 8003ad4:	687b      	ldr	r3, [r7, #4]
 8003ad6:	681b      	ldr	r3, [r3, #0]
 8003ad8:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8003adc:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK1) != 0U)
 8003ade:	69bb      	ldr	r3, [r7, #24]
 8003ae0:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003ae4:	2b00      	cmp	r3, #0
 8003ae6:	d003      	beq.n	8003af0 <HAL_CAN_IRQHandler+0xbe>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox1CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox1CompleteCallback(hcan);
 8003ae8:	6878      	ldr	r0, [r7, #4]
 8003aea:	f000 f962 	bl	8003db2 <HAL_CAN_TxMailbox1CompleteCallback>
 8003aee:	e016      	b.n	8003b1e <HAL_CAN_IRQHandler+0xec>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST1) != 0U)
 8003af0:	69bb      	ldr	r3, [r7, #24]
 8003af2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003af6:	2b00      	cmp	r3, #0
 8003af8:	d004      	beq.n	8003b04 <HAL_CAN_IRQHandler+0xd2>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST1;
 8003afa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003afc:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8003b00:	627b      	str	r3, [r7, #36]	@ 0x24
 8003b02:	e00c      	b.n	8003b1e <HAL_CAN_IRQHandler+0xec>
        }
        else if ((tsrflags & CAN_TSR_TERR1) != 0U)
 8003b04:	69bb      	ldr	r3, [r7, #24]
 8003b06:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003b0a:	2b00      	cmp	r3, #0
 8003b0c:	d004      	beq.n	8003b18 <HAL_CAN_IRQHandler+0xe6>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR1;
 8003b0e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003b10:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8003b14:	627b      	str	r3, [r7, #36]	@ 0x24
 8003b16:	e002      	b.n	8003b1e <HAL_CAN_IRQHandler+0xec>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox1AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox1AbortCallback(hcan);
 8003b18:	6878      	ldr	r0, [r7, #4]
 8003b1a:	f000 f965 	bl	8003de8 <HAL_CAN_TxMailbox1AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 2 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP2) != 0U)
 8003b1e:	69bb      	ldr	r3, [r7, #24]
 8003b20:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003b24:	2b00      	cmp	r3, #0
 8003b26:	d024      	beq.n	8003b72 <HAL_CAN_IRQHandler+0x140>
    {
      /* Clear the Transmission Complete flag (and TXOK2,ALST2,TERR2 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP2);
 8003b28:	687b      	ldr	r3, [r7, #4]
 8003b2a:	681b      	ldr	r3, [r3, #0]
 8003b2c:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 8003b30:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK2) != 0U)
 8003b32:	69bb      	ldr	r3, [r7, #24]
 8003b34:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003b38:	2b00      	cmp	r3, #0
 8003b3a:	d003      	beq.n	8003b44 <HAL_CAN_IRQHandler+0x112>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox2CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox2CompleteCallback(hcan);
 8003b3c:	6878      	ldr	r0, [r7, #4]
 8003b3e:	f000 f941 	bl	8003dc4 <HAL_CAN_TxMailbox2CompleteCallback>
 8003b42:	e016      	b.n	8003b72 <HAL_CAN_IRQHandler+0x140>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST2) != 0U)
 8003b44:	69bb      	ldr	r3, [r7, #24]
 8003b46:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8003b4a:	2b00      	cmp	r3, #0
 8003b4c:	d004      	beq.n	8003b58 <HAL_CAN_IRQHandler+0x126>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST2;
 8003b4e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003b50:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8003b54:	627b      	str	r3, [r7, #36]	@ 0x24
 8003b56:	e00c      	b.n	8003b72 <HAL_CAN_IRQHandler+0x140>
        }
        else if ((tsrflags & CAN_TSR_TERR2) != 0U)
 8003b58:	69bb      	ldr	r3, [r7, #24]
 8003b5a:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8003b5e:	2b00      	cmp	r3, #0
 8003b60:	d004      	beq.n	8003b6c <HAL_CAN_IRQHandler+0x13a>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR2;
 8003b62:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003b64:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003b68:	627b      	str	r3, [r7, #36]	@ 0x24
 8003b6a:	e002      	b.n	8003b72 <HAL_CAN_IRQHandler+0x140>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox2AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox2AbortCallback(hcan);
 8003b6c:	6878      	ldr	r0, [r7, #4]
 8003b6e:	f000 f944 	bl	8003dfa <HAL_CAN_TxMailbox2AbortCallback>
      }
    }
  }

  /* Receive FIFO 0 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO0_OVERRUN) != 0U)
 8003b72:	6a3b      	ldr	r3, [r7, #32]
 8003b74:	f003 0308 	and.w	r3, r3, #8
 8003b78:	2b00      	cmp	r3, #0
 8003b7a:	d00c      	beq.n	8003b96 <HAL_CAN_IRQHandler+0x164>
  {
    if ((rf0rflags & CAN_RF0R_FOVR0) != 0U)
 8003b7c:	697b      	ldr	r3, [r7, #20]
 8003b7e:	f003 0310 	and.w	r3, r3, #16
 8003b82:	2b00      	cmp	r3, #0
 8003b84:	d007      	beq.n	8003b96 <HAL_CAN_IRQHandler+0x164>
    {
      /* Set CAN error code to Rx Fifo 0 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV0;
 8003b86:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003b88:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8003b8c:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Clear FIFO0 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV0);
 8003b8e:	687b      	ldr	r3, [r7, #4]
 8003b90:	681b      	ldr	r3, [r3, #0]
 8003b92:	2210      	movs	r2, #16
 8003b94:	60da      	str	r2, [r3, #12]
    }
  }

  /* Receive FIFO 0 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO0_FULL) != 0U)
 8003b96:	6a3b      	ldr	r3, [r7, #32]
 8003b98:	f003 0304 	and.w	r3, r3, #4
 8003b9c:	2b00      	cmp	r3, #0
 8003b9e:	d00b      	beq.n	8003bb8 <HAL_CAN_IRQHandler+0x186>
  {
    if ((rf0rflags & CAN_RF0R_FULL0) != 0U)
 8003ba0:	697b      	ldr	r3, [r7, #20]
 8003ba2:	f003 0308 	and.w	r3, r3, #8
 8003ba6:	2b00      	cmp	r3, #0
 8003ba8:	d006      	beq.n	8003bb8 <HAL_CAN_IRQHandler+0x186>
    {
      /* Clear FIFO 0 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF0);
 8003baa:	687b      	ldr	r3, [r7, #4]
 8003bac:	681b      	ldr	r3, [r3, #0]
 8003bae:	2208      	movs	r2, #8
 8003bb0:	60da      	str	r2, [r3, #12]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0FullCallback(hcan);
 8003bb2:	6878      	ldr	r0, [r7, #4]
 8003bb4:	f000 f92a 	bl	8003e0c <HAL_CAN_RxFifo0FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 0 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO0_MSG_PENDING) != 0U)
 8003bb8:	6a3b      	ldr	r3, [r7, #32]
 8003bba:	f003 0302 	and.w	r3, r3, #2
 8003bbe:	2b00      	cmp	r3, #0
 8003bc0:	d009      	beq.n	8003bd6 <HAL_CAN_IRQHandler+0x1a4>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) != 0U)
 8003bc2:	687b      	ldr	r3, [r7, #4]
 8003bc4:	681b      	ldr	r3, [r3, #0]
 8003bc6:	68db      	ldr	r3, [r3, #12]
 8003bc8:	f003 0303 	and.w	r3, r3, #3
 8003bcc:	2b00      	cmp	r3, #0
 8003bce:	d002      	beq.n	8003bd6 <HAL_CAN_IRQHandler+0x1a4>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0MsgPendingCallback(hcan);
 8003bd0:	6878      	ldr	r0, [r7, #4]
 8003bd2:	f7fd fc4f 	bl	8001474 <HAL_CAN_RxFifo0MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO1_OVERRUN) != 0U)
 8003bd6:	6a3b      	ldr	r3, [r7, #32]
 8003bd8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003bdc:	2b00      	cmp	r3, #0
 8003bde:	d00c      	beq.n	8003bfa <HAL_CAN_IRQHandler+0x1c8>
  {
    if ((rf1rflags & CAN_RF1R_FOVR1) != 0U)
 8003be0:	693b      	ldr	r3, [r7, #16]
 8003be2:	f003 0310 	and.w	r3, r3, #16
 8003be6:	2b00      	cmp	r3, #0
 8003be8:	d007      	beq.n	8003bfa <HAL_CAN_IRQHandler+0x1c8>
    {
      /* Set CAN error code to Rx Fifo 1 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV1;
 8003bea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003bec:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8003bf0:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Clear FIFO1 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV1);
 8003bf2:	687b      	ldr	r3, [r7, #4]
 8003bf4:	681b      	ldr	r3, [r3, #0]
 8003bf6:	2210      	movs	r2, #16
 8003bf8:	611a      	str	r2, [r3, #16]
    }
  }

  /* Receive FIFO 1 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO1_FULL) != 0U)
 8003bfa:	6a3b      	ldr	r3, [r7, #32]
 8003bfc:	f003 0320 	and.w	r3, r3, #32
 8003c00:	2b00      	cmp	r3, #0
 8003c02:	d00b      	beq.n	8003c1c <HAL_CAN_IRQHandler+0x1ea>
  {
    if ((rf1rflags & CAN_RF1R_FULL1) != 0U)
 8003c04:	693b      	ldr	r3, [r7, #16]
 8003c06:	f003 0308 	and.w	r3, r3, #8
 8003c0a:	2b00      	cmp	r3, #0
 8003c0c:	d006      	beq.n	8003c1c <HAL_CAN_IRQHandler+0x1ea>
    {
      /* Clear FIFO 1 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF1);
 8003c0e:	687b      	ldr	r3, [r7, #4]
 8003c10:	681b      	ldr	r3, [r3, #0]
 8003c12:	2208      	movs	r2, #8
 8003c14:	611a      	str	r2, [r3, #16]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1FullCallback(hcan);
 8003c16:	6878      	ldr	r0, [r7, #4]
 8003c18:	f000 f90a 	bl	8003e30 <HAL_CAN_RxFifo1FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO1_MSG_PENDING) != 0U)
 8003c1c:	6a3b      	ldr	r3, [r7, #32]
 8003c1e:	f003 0310 	and.w	r3, r3, #16
 8003c22:	2b00      	cmp	r3, #0
 8003c24:	d009      	beq.n	8003c3a <HAL_CAN_IRQHandler+0x208>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) != 0U)
 8003c26:	687b      	ldr	r3, [r7, #4]
 8003c28:	681b      	ldr	r3, [r3, #0]
 8003c2a:	691b      	ldr	r3, [r3, #16]
 8003c2c:	f003 0303 	and.w	r3, r3, #3
 8003c30:	2b00      	cmp	r3, #0
 8003c32:	d002      	beq.n	8003c3a <HAL_CAN_IRQHandler+0x208>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1MsgPendingCallback(hcan);
 8003c34:	6878      	ldr	r0, [r7, #4]
 8003c36:	f000 f8f2 	bl	8003e1e <HAL_CAN_RxFifo1MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Sleep interrupt management *********************************************/
  if ((interrupts & CAN_IT_SLEEP_ACK) != 0U)
 8003c3a:	6a3b      	ldr	r3, [r7, #32]
 8003c3c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003c40:	2b00      	cmp	r3, #0
 8003c42:	d00b      	beq.n	8003c5c <HAL_CAN_IRQHandler+0x22a>
  {
    if ((msrflags & CAN_MSR_SLAKI) != 0U)
 8003c44:	69fb      	ldr	r3, [r7, #28]
 8003c46:	f003 0310 	and.w	r3, r3, #16
 8003c4a:	2b00      	cmp	r3, #0
 8003c4c:	d006      	beq.n	8003c5c <HAL_CAN_IRQHandler+0x22a>
    {
      /* Clear Sleep interrupt Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_SLAKI);
 8003c4e:	687b      	ldr	r3, [r7, #4]
 8003c50:	681b      	ldr	r3, [r3, #0]
 8003c52:	2210      	movs	r2, #16
 8003c54:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->SleepCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_SleepCallback(hcan);
 8003c56:	6878      	ldr	r0, [r7, #4]
 8003c58:	f000 f8f3 	bl	8003e42 <HAL_CAN_SleepCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* WakeUp interrupt management *********************************************/
  if ((interrupts & CAN_IT_WAKEUP) != 0U)
 8003c5c:	6a3b      	ldr	r3, [r7, #32]
 8003c5e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003c62:	2b00      	cmp	r3, #0
 8003c64:	d00b      	beq.n	8003c7e <HAL_CAN_IRQHandler+0x24c>
  {
    if ((msrflags & CAN_MSR_WKUI) != 0U)
 8003c66:	69fb      	ldr	r3, [r7, #28]
 8003c68:	f003 0308 	and.w	r3, r3, #8
 8003c6c:	2b00      	cmp	r3, #0
 8003c6e:	d006      	beq.n	8003c7e <HAL_CAN_IRQHandler+0x24c>
    {
      /* Clear WakeUp Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_WKU);
 8003c70:	687b      	ldr	r3, [r7, #4]
 8003c72:	681b      	ldr	r3, [r3, #0]
 8003c74:	2208      	movs	r2, #8
 8003c76:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->WakeUpFromRxMsgCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_WakeUpFromRxMsgCallback(hcan);
 8003c78:	6878      	ldr	r0, [r7, #4]
 8003c7a:	f000 f8eb 	bl	8003e54 <HAL_CAN_WakeUpFromRxMsgCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Error interrupts management *********************************************/
  if ((interrupts & CAN_IT_ERROR) != 0U)
 8003c7e:	6a3b      	ldr	r3, [r7, #32]
 8003c80:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8003c84:	2b00      	cmp	r3, #0
 8003c86:	d07b      	beq.n	8003d80 <HAL_CAN_IRQHandler+0x34e>
  {
    if ((msrflags & CAN_MSR_ERRI) != 0U)
 8003c88:	69fb      	ldr	r3, [r7, #28]
 8003c8a:	f003 0304 	and.w	r3, r3, #4
 8003c8e:	2b00      	cmp	r3, #0
 8003c90:	d072      	beq.n	8003d78 <HAL_CAN_IRQHandler+0x346>
    {
      /* Check Error Warning Flag */
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 8003c92:	6a3b      	ldr	r3, [r7, #32]
 8003c94:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003c98:	2b00      	cmp	r3, #0
 8003c9a:	d008      	beq.n	8003cae <HAL_CAN_IRQHandler+0x27c>
          ((esrflags & CAN_ESR_EWGF) != 0U))
 8003c9c:	68fb      	ldr	r3, [r7, #12]
 8003c9e:	f003 0301 	and.w	r3, r3, #1
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 8003ca2:	2b00      	cmp	r3, #0
 8003ca4:	d003      	beq.n	8003cae <HAL_CAN_IRQHandler+0x27c>
      {
        /* Set CAN error code to Error Warning */
        errorcode |= HAL_CAN_ERROR_EWG;
 8003ca6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003ca8:	f043 0301 	orr.w	r3, r3, #1
 8003cac:	627b      	str	r3, [r7, #36]	@ 0x24

        /* No need for clear of Error Warning Flag as read-only */
      }

      /* Check Error Passive Flag */
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 8003cae:	6a3b      	ldr	r3, [r7, #32]
 8003cb0:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003cb4:	2b00      	cmp	r3, #0
 8003cb6:	d008      	beq.n	8003cca <HAL_CAN_IRQHandler+0x298>
          ((esrflags & CAN_ESR_EPVF) != 0U))
 8003cb8:	68fb      	ldr	r3, [r7, #12]
 8003cba:	f003 0302 	and.w	r3, r3, #2
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 8003cbe:	2b00      	cmp	r3, #0
 8003cc0:	d003      	beq.n	8003cca <HAL_CAN_IRQHandler+0x298>
      {
        /* Set CAN error code to Error Passive */
        errorcode |= HAL_CAN_ERROR_EPV;
 8003cc2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003cc4:	f043 0302 	orr.w	r3, r3, #2
 8003cc8:	627b      	str	r3, [r7, #36]	@ 0x24

        /* No need for clear of Error Passive Flag as read-only */
      }

      /* Check Bus-off Flag */
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 8003cca:	6a3b      	ldr	r3, [r7, #32]
 8003ccc:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003cd0:	2b00      	cmp	r3, #0
 8003cd2:	d008      	beq.n	8003ce6 <HAL_CAN_IRQHandler+0x2b4>
          ((esrflags & CAN_ESR_BOFF) != 0U))
 8003cd4:	68fb      	ldr	r3, [r7, #12]
 8003cd6:	f003 0304 	and.w	r3, r3, #4
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 8003cda:	2b00      	cmp	r3, #0
 8003cdc:	d003      	beq.n	8003ce6 <HAL_CAN_IRQHandler+0x2b4>
      {
        /* Set CAN error code to Bus-Off */
        errorcode |= HAL_CAN_ERROR_BOF;
 8003cde:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003ce0:	f043 0304 	orr.w	r3, r3, #4
 8003ce4:	627b      	str	r3, [r7, #36]	@ 0x24

        /* No need for clear of Error Bus-Off as read-only */
      }

      /* Check Last Error Code Flag */
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 8003ce6:	6a3b      	ldr	r3, [r7, #32]
 8003ce8:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003cec:	2b00      	cmp	r3, #0
 8003cee:	d043      	beq.n	8003d78 <HAL_CAN_IRQHandler+0x346>
          ((esrflags & CAN_ESR_LEC) != 0U))
 8003cf0:	68fb      	ldr	r3, [r7, #12]
 8003cf2:	f003 0370 	and.w	r3, r3, #112	@ 0x70
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 8003cf6:	2b00      	cmp	r3, #0
 8003cf8:	d03e      	beq.n	8003d78 <HAL_CAN_IRQHandler+0x346>
      {
        switch (esrflags & CAN_ESR_LEC)
 8003cfa:	68fb      	ldr	r3, [r7, #12]
 8003cfc:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8003d00:	2b60      	cmp	r3, #96	@ 0x60
 8003d02:	d02b      	beq.n	8003d5c <HAL_CAN_IRQHandler+0x32a>
 8003d04:	2b60      	cmp	r3, #96	@ 0x60
 8003d06:	d82e      	bhi.n	8003d66 <HAL_CAN_IRQHandler+0x334>
 8003d08:	2b50      	cmp	r3, #80	@ 0x50
 8003d0a:	d022      	beq.n	8003d52 <HAL_CAN_IRQHandler+0x320>
 8003d0c:	2b50      	cmp	r3, #80	@ 0x50
 8003d0e:	d82a      	bhi.n	8003d66 <HAL_CAN_IRQHandler+0x334>
 8003d10:	2b40      	cmp	r3, #64	@ 0x40
 8003d12:	d019      	beq.n	8003d48 <HAL_CAN_IRQHandler+0x316>
 8003d14:	2b40      	cmp	r3, #64	@ 0x40
 8003d16:	d826      	bhi.n	8003d66 <HAL_CAN_IRQHandler+0x334>
 8003d18:	2b30      	cmp	r3, #48	@ 0x30
 8003d1a:	d010      	beq.n	8003d3e <HAL_CAN_IRQHandler+0x30c>
 8003d1c:	2b30      	cmp	r3, #48	@ 0x30
 8003d1e:	d822      	bhi.n	8003d66 <HAL_CAN_IRQHandler+0x334>
 8003d20:	2b10      	cmp	r3, #16
 8003d22:	d002      	beq.n	8003d2a <HAL_CAN_IRQHandler+0x2f8>
 8003d24:	2b20      	cmp	r3, #32
 8003d26:	d005      	beq.n	8003d34 <HAL_CAN_IRQHandler+0x302>
          case (CAN_ESR_LEC_2 | CAN_ESR_LEC_1):
            /* Set CAN error code to CRC error */
            errorcode |= HAL_CAN_ERROR_CRC;
            break;
          default:
            break;
 8003d28:	e01d      	b.n	8003d66 <HAL_CAN_IRQHandler+0x334>
            errorcode |= HAL_CAN_ERROR_STF;
 8003d2a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003d2c:	f043 0308 	orr.w	r3, r3, #8
 8003d30:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 8003d32:	e019      	b.n	8003d68 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_FOR;
 8003d34:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003d36:	f043 0310 	orr.w	r3, r3, #16
 8003d3a:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 8003d3c:	e014      	b.n	8003d68 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_ACK;
 8003d3e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003d40:	f043 0320 	orr.w	r3, r3, #32
 8003d44:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 8003d46:	e00f      	b.n	8003d68 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BR;
 8003d48:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003d4a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8003d4e:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 8003d50:	e00a      	b.n	8003d68 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BD;
 8003d52:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003d54:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003d58:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 8003d5a:	e005      	b.n	8003d68 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_CRC;
 8003d5c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003d5e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003d62:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 8003d64:	e000      	b.n	8003d68 <HAL_CAN_IRQHandler+0x336>
            break;
 8003d66:	bf00      	nop
        }

        /* Clear Last error code Flag */
        CLEAR_BIT(hcan->Instance->ESR, CAN_ESR_LEC);
 8003d68:	687b      	ldr	r3, [r7, #4]
 8003d6a:	681b      	ldr	r3, [r3, #0]
 8003d6c:	699a      	ldr	r2, [r3, #24]
 8003d6e:	687b      	ldr	r3, [r7, #4]
 8003d70:	681b      	ldr	r3, [r3, #0]
 8003d72:	f022 0270 	bic.w	r2, r2, #112	@ 0x70
 8003d76:	619a      	str	r2, [r3, #24]
      }
    }

    /* Clear ERRI Flag */
    __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_ERRI);
 8003d78:	687b      	ldr	r3, [r7, #4]
 8003d7a:	681b      	ldr	r3, [r3, #0]
 8003d7c:	2204      	movs	r2, #4
 8003d7e:	605a      	str	r2, [r3, #4]
  }

  /* Call the Error call Back in case of Errors */
  if (errorcode != HAL_CAN_ERROR_NONE)
 8003d80:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003d82:	2b00      	cmp	r3, #0
 8003d84:	d008      	beq.n	8003d98 <HAL_CAN_IRQHandler+0x366>
  {
    /* Update error code in handle */
    hcan->ErrorCode |= errorcode;
 8003d86:	687b      	ldr	r3, [r7, #4]
 8003d88:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8003d8a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003d8c:	431a      	orrs	r2, r3
 8003d8e:	687b      	ldr	r3, [r7, #4]
 8003d90:	625a      	str	r2, [r3, #36]	@ 0x24
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hcan->ErrorCallback(hcan);
#else
    /* Call weak (surcharged) callback */
    HAL_CAN_ErrorCallback(hcan);
 8003d92:	6878      	ldr	r0, [r7, #4]
 8003d94:	f000 f867 	bl	8003e66 <HAL_CAN_ErrorCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
  }
}
 8003d98:	bf00      	nop
 8003d9a:	3728      	adds	r7, #40	@ 0x28
 8003d9c:	46bd      	mov	sp, r7
 8003d9e:	bd80      	pop	{r7, pc}

08003da0 <HAL_CAN_TxMailbox0CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8003da0:	b480      	push	{r7}
 8003da2:	b083      	sub	sp, #12
 8003da4:	af00      	add	r7, sp, #0
 8003da6:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0CompleteCallback could be implemented in the
            user file
   */
}
 8003da8:	bf00      	nop
 8003daa:	370c      	adds	r7, #12
 8003dac:	46bd      	mov	sp, r7
 8003dae:	bc80      	pop	{r7}
 8003db0:	4770      	bx	lr

08003db2 <HAL_CAN_TxMailbox1CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8003db2:	b480      	push	{r7}
 8003db4:	b083      	sub	sp, #12
 8003db6:	af00      	add	r7, sp, #0
 8003db8:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1CompleteCallback could be implemented in the
            user file
   */
}
 8003dba:	bf00      	nop
 8003dbc:	370c      	adds	r7, #12
 8003dbe:	46bd      	mov	sp, r7
 8003dc0:	bc80      	pop	{r7}
 8003dc2:	4770      	bx	lr

08003dc4 <HAL_CAN_TxMailbox2CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8003dc4:	b480      	push	{r7}
 8003dc6:	b083      	sub	sp, #12
 8003dc8:	af00      	add	r7, sp, #0
 8003dca:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2CompleteCallback could be implemented in the
            user file
   */
}
 8003dcc:	bf00      	nop
 8003dce:	370c      	adds	r7, #12
 8003dd0:	46bd      	mov	sp, r7
 8003dd2:	bc80      	pop	{r7}
 8003dd4:	4770      	bx	lr

08003dd6 <HAL_CAN_TxMailbox0AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0AbortCallback(CAN_HandleTypeDef *hcan)
{
 8003dd6:	b480      	push	{r7}
 8003dd8:	b083      	sub	sp, #12
 8003dda:	af00      	add	r7, sp, #0
 8003ddc:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0AbortCallback could be implemented in the
            user file
   */
}
 8003dde:	bf00      	nop
 8003de0:	370c      	adds	r7, #12
 8003de2:	46bd      	mov	sp, r7
 8003de4:	bc80      	pop	{r7}
 8003de6:	4770      	bx	lr

08003de8 <HAL_CAN_TxMailbox1AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1AbortCallback(CAN_HandleTypeDef *hcan)
{
 8003de8:	b480      	push	{r7}
 8003dea:	b083      	sub	sp, #12
 8003dec:	af00      	add	r7, sp, #0
 8003dee:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1AbortCallback could be implemented in the
            user file
   */
}
 8003df0:	bf00      	nop
 8003df2:	370c      	adds	r7, #12
 8003df4:	46bd      	mov	sp, r7
 8003df6:	bc80      	pop	{r7}
 8003df8:	4770      	bx	lr

08003dfa <HAL_CAN_TxMailbox2AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2AbortCallback(CAN_HandleTypeDef *hcan)
{
 8003dfa:	b480      	push	{r7}
 8003dfc:	b083      	sub	sp, #12
 8003dfe:	af00      	add	r7, sp, #0
 8003e00:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2AbortCallback could be implemented in the
            user file
   */
}
 8003e02:	bf00      	nop
 8003e04:	370c      	adds	r7, #12
 8003e06:	46bd      	mov	sp, r7
 8003e08:	bc80      	pop	{r7}
 8003e0a:	4770      	bx	lr

08003e0c <HAL_CAN_RxFifo0FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo0FullCallback(CAN_HandleTypeDef *hcan)
{
 8003e0c:	b480      	push	{r7}
 8003e0e:	b083      	sub	sp, #12
 8003e10:	af00      	add	r7, sp, #0
 8003e12:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo0FullCallback could be implemented in the user
            file
   */
}
 8003e14:	bf00      	nop
 8003e16:	370c      	adds	r7, #12
 8003e18:	46bd      	mov	sp, r7
 8003e1a:	bc80      	pop	{r7}
 8003e1c:	4770      	bx	lr

08003e1e <HAL_CAN_RxFifo1MsgPendingCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 8003e1e:	b480      	push	{r7}
 8003e20:	b083      	sub	sp, #12
 8003e22:	af00      	add	r7, sp, #0
 8003e24:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1MsgPendingCallback could be implemented in the
            user file
   */
}
 8003e26:	bf00      	nop
 8003e28:	370c      	adds	r7, #12
 8003e2a:	46bd      	mov	sp, r7
 8003e2c:	bc80      	pop	{r7}
 8003e2e:	4770      	bx	lr

08003e30 <HAL_CAN_RxFifo1FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1FullCallback(CAN_HandleTypeDef *hcan)
{
 8003e30:	b480      	push	{r7}
 8003e32:	b083      	sub	sp, #12
 8003e34:	af00      	add	r7, sp, #0
 8003e36:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1FullCallback could be implemented in the user
            file
   */
}
 8003e38:	bf00      	nop
 8003e3a:	370c      	adds	r7, #12
 8003e3c:	46bd      	mov	sp, r7
 8003e3e:	bc80      	pop	{r7}
 8003e40:	4770      	bx	lr

08003e42 <HAL_CAN_SleepCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_SleepCallback(CAN_HandleTypeDef *hcan)
{
 8003e42:	b480      	push	{r7}
 8003e44:	b083      	sub	sp, #12
 8003e46:	af00      	add	r7, sp, #0
 8003e48:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_SleepCallback could be implemented in the user file
   */
}
 8003e4a:	bf00      	nop
 8003e4c:	370c      	adds	r7, #12
 8003e4e:	46bd      	mov	sp, r7
 8003e50:	bc80      	pop	{r7}
 8003e52:	4770      	bx	lr

08003e54 <HAL_CAN_WakeUpFromRxMsgCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_WakeUpFromRxMsgCallback(CAN_HandleTypeDef *hcan)
{
 8003e54:	b480      	push	{r7}
 8003e56:	b083      	sub	sp, #12
 8003e58:	af00      	add	r7, sp, #0
 8003e5a:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_WakeUpFromRxMsgCallback could be implemented in the
            user file
   */
}
 8003e5c:	bf00      	nop
 8003e5e:	370c      	adds	r7, #12
 8003e60:	46bd      	mov	sp, r7
 8003e62:	bc80      	pop	{r7}
 8003e64:	4770      	bx	lr

08003e66 <HAL_CAN_ErrorCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_ErrorCallback(CAN_HandleTypeDef *hcan)
{
 8003e66:	b480      	push	{r7}
 8003e68:	b083      	sub	sp, #12
 8003e6a:	af00      	add	r7, sp, #0
 8003e6c:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_ErrorCallback could be implemented in the user file
   */
}
 8003e6e:	bf00      	nop
 8003e70:	370c      	adds	r7, #12
 8003e72:	46bd      	mov	sp, r7
 8003e74:	bc80      	pop	{r7}
 8003e76:	4770      	bx	lr

08003e78 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003e78:	b480      	push	{r7}
 8003e7a:	b085      	sub	sp, #20
 8003e7c:	af00      	add	r7, sp, #0
 8003e7e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003e80:	687b      	ldr	r3, [r7, #4]
 8003e82:	f003 0307 	and.w	r3, r3, #7
 8003e86:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003e88:	4b0c      	ldr	r3, [pc, #48]	@ (8003ebc <__NVIC_SetPriorityGrouping+0x44>)
 8003e8a:	68db      	ldr	r3, [r3, #12]
 8003e8c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003e8e:	68ba      	ldr	r2, [r7, #8]
 8003e90:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8003e94:	4013      	ands	r3, r2
 8003e96:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8003e98:	68fb      	ldr	r3, [r7, #12]
 8003e9a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003e9c:	68bb      	ldr	r3, [r7, #8]
 8003e9e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003ea0:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8003ea4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003ea8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003eaa:	4a04      	ldr	r2, [pc, #16]	@ (8003ebc <__NVIC_SetPriorityGrouping+0x44>)
 8003eac:	68bb      	ldr	r3, [r7, #8]
 8003eae:	60d3      	str	r3, [r2, #12]
}
 8003eb0:	bf00      	nop
 8003eb2:	3714      	adds	r7, #20
 8003eb4:	46bd      	mov	sp, r7
 8003eb6:	bc80      	pop	{r7}
 8003eb8:	4770      	bx	lr
 8003eba:	bf00      	nop
 8003ebc:	e000ed00 	.word	0xe000ed00

08003ec0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003ec0:	b480      	push	{r7}
 8003ec2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003ec4:	4b04      	ldr	r3, [pc, #16]	@ (8003ed8 <__NVIC_GetPriorityGrouping+0x18>)
 8003ec6:	68db      	ldr	r3, [r3, #12]
 8003ec8:	0a1b      	lsrs	r3, r3, #8
 8003eca:	f003 0307 	and.w	r3, r3, #7
}
 8003ece:	4618      	mov	r0, r3
 8003ed0:	46bd      	mov	sp, r7
 8003ed2:	bc80      	pop	{r7}
 8003ed4:	4770      	bx	lr
 8003ed6:	bf00      	nop
 8003ed8:	e000ed00 	.word	0xe000ed00

08003edc <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003edc:	b480      	push	{r7}
 8003ede:	b083      	sub	sp, #12
 8003ee0:	af00      	add	r7, sp, #0
 8003ee2:	4603      	mov	r3, r0
 8003ee4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003ee6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003eea:	2b00      	cmp	r3, #0
 8003eec:	db0b      	blt.n	8003f06 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003eee:	79fb      	ldrb	r3, [r7, #7]
 8003ef0:	f003 021f 	and.w	r2, r3, #31
 8003ef4:	4906      	ldr	r1, [pc, #24]	@ (8003f10 <__NVIC_EnableIRQ+0x34>)
 8003ef6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003efa:	095b      	lsrs	r3, r3, #5
 8003efc:	2001      	movs	r0, #1
 8003efe:	fa00 f202 	lsl.w	r2, r0, r2
 8003f02:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8003f06:	bf00      	nop
 8003f08:	370c      	adds	r7, #12
 8003f0a:	46bd      	mov	sp, r7
 8003f0c:	bc80      	pop	{r7}
 8003f0e:	4770      	bx	lr
 8003f10:	e000e100 	.word	0xe000e100

08003f14 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003f14:	b480      	push	{r7}
 8003f16:	b083      	sub	sp, #12
 8003f18:	af00      	add	r7, sp, #0
 8003f1a:	4603      	mov	r3, r0
 8003f1c:	6039      	str	r1, [r7, #0]
 8003f1e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003f20:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003f24:	2b00      	cmp	r3, #0
 8003f26:	db0a      	blt.n	8003f3e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003f28:	683b      	ldr	r3, [r7, #0]
 8003f2a:	b2da      	uxtb	r2, r3
 8003f2c:	490c      	ldr	r1, [pc, #48]	@ (8003f60 <__NVIC_SetPriority+0x4c>)
 8003f2e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003f32:	0112      	lsls	r2, r2, #4
 8003f34:	b2d2      	uxtb	r2, r2
 8003f36:	440b      	add	r3, r1
 8003f38:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003f3c:	e00a      	b.n	8003f54 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003f3e:	683b      	ldr	r3, [r7, #0]
 8003f40:	b2da      	uxtb	r2, r3
 8003f42:	4908      	ldr	r1, [pc, #32]	@ (8003f64 <__NVIC_SetPriority+0x50>)
 8003f44:	79fb      	ldrb	r3, [r7, #7]
 8003f46:	f003 030f 	and.w	r3, r3, #15
 8003f4a:	3b04      	subs	r3, #4
 8003f4c:	0112      	lsls	r2, r2, #4
 8003f4e:	b2d2      	uxtb	r2, r2
 8003f50:	440b      	add	r3, r1
 8003f52:	761a      	strb	r2, [r3, #24]
}
 8003f54:	bf00      	nop
 8003f56:	370c      	adds	r7, #12
 8003f58:	46bd      	mov	sp, r7
 8003f5a:	bc80      	pop	{r7}
 8003f5c:	4770      	bx	lr
 8003f5e:	bf00      	nop
 8003f60:	e000e100 	.word	0xe000e100
 8003f64:	e000ed00 	.word	0xe000ed00

08003f68 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003f68:	b480      	push	{r7}
 8003f6a:	b089      	sub	sp, #36	@ 0x24
 8003f6c:	af00      	add	r7, sp, #0
 8003f6e:	60f8      	str	r0, [r7, #12]
 8003f70:	60b9      	str	r1, [r7, #8]
 8003f72:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003f74:	68fb      	ldr	r3, [r7, #12]
 8003f76:	f003 0307 	and.w	r3, r3, #7
 8003f7a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003f7c:	69fb      	ldr	r3, [r7, #28]
 8003f7e:	f1c3 0307 	rsb	r3, r3, #7
 8003f82:	2b04      	cmp	r3, #4
 8003f84:	bf28      	it	cs
 8003f86:	2304      	movcs	r3, #4
 8003f88:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003f8a:	69fb      	ldr	r3, [r7, #28]
 8003f8c:	3304      	adds	r3, #4
 8003f8e:	2b06      	cmp	r3, #6
 8003f90:	d902      	bls.n	8003f98 <NVIC_EncodePriority+0x30>
 8003f92:	69fb      	ldr	r3, [r7, #28]
 8003f94:	3b03      	subs	r3, #3
 8003f96:	e000      	b.n	8003f9a <NVIC_EncodePriority+0x32>
 8003f98:	2300      	movs	r3, #0
 8003f9a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003f9c:	f04f 32ff 	mov.w	r2, #4294967295
 8003fa0:	69bb      	ldr	r3, [r7, #24]
 8003fa2:	fa02 f303 	lsl.w	r3, r2, r3
 8003fa6:	43da      	mvns	r2, r3
 8003fa8:	68bb      	ldr	r3, [r7, #8]
 8003faa:	401a      	ands	r2, r3
 8003fac:	697b      	ldr	r3, [r7, #20]
 8003fae:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003fb0:	f04f 31ff 	mov.w	r1, #4294967295
 8003fb4:	697b      	ldr	r3, [r7, #20]
 8003fb6:	fa01 f303 	lsl.w	r3, r1, r3
 8003fba:	43d9      	mvns	r1, r3
 8003fbc:	687b      	ldr	r3, [r7, #4]
 8003fbe:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003fc0:	4313      	orrs	r3, r2
         );
}
 8003fc2:	4618      	mov	r0, r3
 8003fc4:	3724      	adds	r7, #36	@ 0x24
 8003fc6:	46bd      	mov	sp, r7
 8003fc8:	bc80      	pop	{r7}
 8003fca:	4770      	bx	lr

08003fcc <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003fcc:	b580      	push	{r7, lr}
 8003fce:	b082      	sub	sp, #8
 8003fd0:	af00      	add	r7, sp, #0
 8003fd2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003fd4:	687b      	ldr	r3, [r7, #4]
 8003fd6:	3b01      	subs	r3, #1
 8003fd8:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8003fdc:	d301      	bcc.n	8003fe2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8003fde:	2301      	movs	r3, #1
 8003fe0:	e00f      	b.n	8004002 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003fe2:	4a0a      	ldr	r2, [pc, #40]	@ (800400c <SysTick_Config+0x40>)
 8003fe4:	687b      	ldr	r3, [r7, #4]
 8003fe6:	3b01      	subs	r3, #1
 8003fe8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8003fea:	210f      	movs	r1, #15
 8003fec:	f04f 30ff 	mov.w	r0, #4294967295
 8003ff0:	f7ff ff90 	bl	8003f14 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003ff4:	4b05      	ldr	r3, [pc, #20]	@ (800400c <SysTick_Config+0x40>)
 8003ff6:	2200      	movs	r2, #0
 8003ff8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003ffa:	4b04      	ldr	r3, [pc, #16]	@ (800400c <SysTick_Config+0x40>)
 8003ffc:	2207      	movs	r2, #7
 8003ffe:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8004000:	2300      	movs	r3, #0
}
 8004002:	4618      	mov	r0, r3
 8004004:	3708      	adds	r7, #8
 8004006:	46bd      	mov	sp, r7
 8004008:	bd80      	pop	{r7, pc}
 800400a:	bf00      	nop
 800400c:	e000e010 	.word	0xe000e010

08004010 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004010:	b580      	push	{r7, lr}
 8004012:	b082      	sub	sp, #8
 8004014:	af00      	add	r7, sp, #0
 8004016:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8004018:	6878      	ldr	r0, [r7, #4]
 800401a:	f7ff ff2d 	bl	8003e78 <__NVIC_SetPriorityGrouping>
}
 800401e:	bf00      	nop
 8004020:	3708      	adds	r7, #8
 8004022:	46bd      	mov	sp, r7
 8004024:	bd80      	pop	{r7, pc}

08004026 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8004026:	b580      	push	{r7, lr}
 8004028:	b086      	sub	sp, #24
 800402a:	af00      	add	r7, sp, #0
 800402c:	4603      	mov	r3, r0
 800402e:	60b9      	str	r1, [r7, #8]
 8004030:	607a      	str	r2, [r7, #4]
 8004032:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8004034:	2300      	movs	r3, #0
 8004036:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8004038:	f7ff ff42 	bl	8003ec0 <__NVIC_GetPriorityGrouping>
 800403c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800403e:	687a      	ldr	r2, [r7, #4]
 8004040:	68b9      	ldr	r1, [r7, #8]
 8004042:	6978      	ldr	r0, [r7, #20]
 8004044:	f7ff ff90 	bl	8003f68 <NVIC_EncodePriority>
 8004048:	4602      	mov	r2, r0
 800404a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800404e:	4611      	mov	r1, r2
 8004050:	4618      	mov	r0, r3
 8004052:	f7ff ff5f 	bl	8003f14 <__NVIC_SetPriority>
}
 8004056:	bf00      	nop
 8004058:	3718      	adds	r7, #24
 800405a:	46bd      	mov	sp, r7
 800405c:	bd80      	pop	{r7, pc}

0800405e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f2xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800405e:	b580      	push	{r7, lr}
 8004060:	b082      	sub	sp, #8
 8004062:	af00      	add	r7, sp, #0
 8004064:	4603      	mov	r3, r0
 8004066:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8004068:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800406c:	4618      	mov	r0, r3
 800406e:	f7ff ff35 	bl	8003edc <__NVIC_EnableIRQ>
}
 8004072:	bf00      	nop
 8004074:	3708      	adds	r7, #8
 8004076:	46bd      	mov	sp, r7
 8004078:	bd80      	pop	{r7, pc}

0800407a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800407a:	b580      	push	{r7, lr}
 800407c:	b082      	sub	sp, #8
 800407e:	af00      	add	r7, sp, #0
 8004080:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8004082:	6878      	ldr	r0, [r7, #4]
 8004084:	f7ff ffa2 	bl	8003fcc <SysTick_Config>
 8004088:	4603      	mov	r3, r0
}
 800408a:	4618      	mov	r0, r3
 800408c:	3708      	adds	r7, #8
 800408e:	46bd      	mov	sp, r7
 8004090:	bd80      	pop	{r7, pc}
	...

08004094 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8004094:	b480      	push	{r7}
 8004096:	b087      	sub	sp, #28
 8004098:	af00      	add	r7, sp, #0
 800409a:	6078      	str	r0, [r7, #4]
 800409c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800409e:	2300      	movs	r3, #0
 80040a0:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80040a2:	e16f      	b.n	8004384 <HAL_GPIO_Init+0x2f0>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 80040a4:	683b      	ldr	r3, [r7, #0]
 80040a6:	681a      	ldr	r2, [r3, #0]
 80040a8:	2101      	movs	r1, #1
 80040aa:	697b      	ldr	r3, [r7, #20]
 80040ac:	fa01 f303 	lsl.w	r3, r1, r3
 80040b0:	4013      	ands	r3, r2
 80040b2:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80040b4:	68fb      	ldr	r3, [r7, #12]
 80040b6:	2b00      	cmp	r3, #0
 80040b8:	f000 8161 	beq.w	800437e <HAL_GPIO_Init+0x2ea>
    {
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80040bc:	683b      	ldr	r3, [r7, #0]
 80040be:	685b      	ldr	r3, [r3, #4]
 80040c0:	f003 0303 	and.w	r3, r3, #3
 80040c4:	2b01      	cmp	r3, #1
 80040c6:	d005      	beq.n	80040d4 <HAL_GPIO_Init+0x40>
 80040c8:	683b      	ldr	r3, [r7, #0]
 80040ca:	685b      	ldr	r3, [r3, #4]
 80040cc:	f003 0303 	and.w	r3, r3, #3
 80040d0:	2b02      	cmp	r3, #2
 80040d2:	d130      	bne.n	8004136 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80040d4:	687b      	ldr	r3, [r7, #4]
 80040d6:	689b      	ldr	r3, [r3, #8]
 80040d8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 80040da:	697b      	ldr	r3, [r7, #20]
 80040dc:	005b      	lsls	r3, r3, #1
 80040de:	2203      	movs	r2, #3
 80040e0:	fa02 f303 	lsl.w	r3, r2, r3
 80040e4:	43db      	mvns	r3, r3
 80040e6:	693a      	ldr	r2, [r7, #16]
 80040e8:	4013      	ands	r3, r2
 80040ea:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 80040ec:	683b      	ldr	r3, [r7, #0]
 80040ee:	68da      	ldr	r2, [r3, #12]
 80040f0:	697b      	ldr	r3, [r7, #20]
 80040f2:	005b      	lsls	r3, r3, #1
 80040f4:	fa02 f303 	lsl.w	r3, r2, r3
 80040f8:	693a      	ldr	r2, [r7, #16]
 80040fa:	4313      	orrs	r3, r2
 80040fc:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80040fe:	687b      	ldr	r3, [r7, #4]
 8004100:	693a      	ldr	r2, [r7, #16]
 8004102:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8004104:	687b      	ldr	r3, [r7, #4]
 8004106:	685b      	ldr	r3, [r3, #4]
 8004108:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800410a:	2201      	movs	r2, #1
 800410c:	697b      	ldr	r3, [r7, #20]
 800410e:	fa02 f303 	lsl.w	r3, r2, r3
 8004112:	43db      	mvns	r3, r3
 8004114:	693a      	ldr	r2, [r7, #16]
 8004116:	4013      	ands	r3, r2
 8004118:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800411a:	683b      	ldr	r3, [r7, #0]
 800411c:	685b      	ldr	r3, [r3, #4]
 800411e:	091b      	lsrs	r3, r3, #4
 8004120:	f003 0201 	and.w	r2, r3, #1
 8004124:	697b      	ldr	r3, [r7, #20]
 8004126:	fa02 f303 	lsl.w	r3, r2, r3
 800412a:	693a      	ldr	r2, [r7, #16]
 800412c:	4313      	orrs	r3, r2
 800412e:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8004130:	687b      	ldr	r3, [r7, #4]
 8004132:	693a      	ldr	r2, [r7, #16]
 8004134:	605a      	str	r2, [r3, #4]
      }
      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8004136:	683b      	ldr	r3, [r7, #0]
 8004138:	685b      	ldr	r3, [r3, #4]
 800413a:	f003 0303 	and.w	r3, r3, #3
 800413e:	2b03      	cmp	r3, #3
 8004140:	d017      	beq.n	8004172 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8004142:	687b      	ldr	r3, [r7, #4]
 8004144:	68db      	ldr	r3, [r3, #12]
 8004146:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 8004148:	697b      	ldr	r3, [r7, #20]
 800414a:	005b      	lsls	r3, r3, #1
 800414c:	2203      	movs	r2, #3
 800414e:	fa02 f303 	lsl.w	r3, r2, r3
 8004152:	43db      	mvns	r3, r3
 8004154:	693a      	ldr	r2, [r7, #16]
 8004156:	4013      	ands	r3, r2
 8004158:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 800415a:	683b      	ldr	r3, [r7, #0]
 800415c:	689a      	ldr	r2, [r3, #8]
 800415e:	697b      	ldr	r3, [r7, #20]
 8004160:	005b      	lsls	r3, r3, #1
 8004162:	fa02 f303 	lsl.w	r3, r2, r3
 8004166:	693a      	ldr	r2, [r7, #16]
 8004168:	4313      	orrs	r3, r2
 800416a:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 800416c:	687b      	ldr	r3, [r7, #4]
 800416e:	693a      	ldr	r2, [r7, #16]
 8004170:	60da      	str	r2, [r3, #12]
      }

      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8004172:	683b      	ldr	r3, [r7, #0]
 8004174:	685b      	ldr	r3, [r3, #4]
 8004176:	f003 0303 	and.w	r3, r3, #3
 800417a:	2b02      	cmp	r3, #2
 800417c:	d123      	bne.n	80041c6 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 800417e:	697b      	ldr	r3, [r7, #20]
 8004180:	08da      	lsrs	r2, r3, #3
 8004182:	687b      	ldr	r3, [r7, #4]
 8004184:	3208      	adds	r2, #8
 8004186:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800418a:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 800418c:	697b      	ldr	r3, [r7, #20]
 800418e:	f003 0307 	and.w	r3, r3, #7
 8004192:	009b      	lsls	r3, r3, #2
 8004194:	220f      	movs	r2, #15
 8004196:	fa02 f303 	lsl.w	r3, r2, r3
 800419a:	43db      	mvns	r3, r3
 800419c:	693a      	ldr	r2, [r7, #16]
 800419e:	4013      	ands	r3, r2
 80041a0:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 80041a2:	683b      	ldr	r3, [r7, #0]
 80041a4:	691a      	ldr	r2, [r3, #16]
 80041a6:	697b      	ldr	r3, [r7, #20]
 80041a8:	f003 0307 	and.w	r3, r3, #7
 80041ac:	009b      	lsls	r3, r3, #2
 80041ae:	fa02 f303 	lsl.w	r3, r2, r3
 80041b2:	693a      	ldr	r2, [r7, #16]
 80041b4:	4313      	orrs	r3, r2
 80041b6:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 80041b8:	697b      	ldr	r3, [r7, #20]
 80041ba:	08da      	lsrs	r2, r3, #3
 80041bc:	687b      	ldr	r3, [r7, #4]
 80041be:	3208      	adds	r2, #8
 80041c0:	6939      	ldr	r1, [r7, #16]
 80041c2:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80041c6:	687b      	ldr	r3, [r7, #4]
 80041c8:	681b      	ldr	r3, [r3, #0]
 80041ca:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 80041cc:	697b      	ldr	r3, [r7, #20]
 80041ce:	005b      	lsls	r3, r3, #1
 80041d0:	2203      	movs	r2, #3
 80041d2:	fa02 f303 	lsl.w	r3, r2, r3
 80041d6:	43db      	mvns	r3, r3
 80041d8:	693a      	ldr	r2, [r7, #16]
 80041da:	4013      	ands	r3, r2
 80041dc:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 80041de:	683b      	ldr	r3, [r7, #0]
 80041e0:	685b      	ldr	r3, [r3, #4]
 80041e2:	f003 0203 	and.w	r2, r3, #3
 80041e6:	697b      	ldr	r3, [r7, #20]
 80041e8:	005b      	lsls	r3, r3, #1
 80041ea:	fa02 f303 	lsl.w	r3, r2, r3
 80041ee:	693a      	ldr	r2, [r7, #16]
 80041f0:	4313      	orrs	r3, r2
 80041f2:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80041f4:	687b      	ldr	r3, [r7, #4]
 80041f6:	693a      	ldr	r2, [r7, #16]
 80041f8:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80041fa:	683b      	ldr	r3, [r7, #0]
 80041fc:	685b      	ldr	r3, [r3, #4]
 80041fe:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8004202:	2b00      	cmp	r3, #0
 8004204:	f000 80bb 	beq.w	800437e <HAL_GPIO_Init+0x2ea>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004208:	2300      	movs	r3, #0
 800420a:	60bb      	str	r3, [r7, #8]
 800420c:	4b64      	ldr	r3, [pc, #400]	@ (80043a0 <HAL_GPIO_Init+0x30c>)
 800420e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004210:	4a63      	ldr	r2, [pc, #396]	@ (80043a0 <HAL_GPIO_Init+0x30c>)
 8004212:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8004216:	6453      	str	r3, [r2, #68]	@ 0x44
 8004218:	4b61      	ldr	r3, [pc, #388]	@ (80043a0 <HAL_GPIO_Init+0x30c>)
 800421a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800421c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8004220:	60bb      	str	r3, [r7, #8]
 8004222:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8004224:	4a5f      	ldr	r2, [pc, #380]	@ (80043a4 <HAL_GPIO_Init+0x310>)
 8004226:	697b      	ldr	r3, [r7, #20]
 8004228:	089b      	lsrs	r3, r3, #2
 800422a:	3302      	adds	r3, #2
 800422c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004230:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8004232:	697b      	ldr	r3, [r7, #20]
 8004234:	f003 0303 	and.w	r3, r3, #3
 8004238:	009b      	lsls	r3, r3, #2
 800423a:	220f      	movs	r2, #15
 800423c:	fa02 f303 	lsl.w	r3, r2, r3
 8004240:	43db      	mvns	r3, r3
 8004242:	693a      	ldr	r2, [r7, #16]
 8004244:	4013      	ands	r3, r2
 8004246:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8004248:	687b      	ldr	r3, [r7, #4]
 800424a:	4a57      	ldr	r2, [pc, #348]	@ (80043a8 <HAL_GPIO_Init+0x314>)
 800424c:	4293      	cmp	r3, r2
 800424e:	d031      	beq.n	80042b4 <HAL_GPIO_Init+0x220>
 8004250:	687b      	ldr	r3, [r7, #4]
 8004252:	4a56      	ldr	r2, [pc, #344]	@ (80043ac <HAL_GPIO_Init+0x318>)
 8004254:	4293      	cmp	r3, r2
 8004256:	d02b      	beq.n	80042b0 <HAL_GPIO_Init+0x21c>
 8004258:	687b      	ldr	r3, [r7, #4]
 800425a:	4a55      	ldr	r2, [pc, #340]	@ (80043b0 <HAL_GPIO_Init+0x31c>)
 800425c:	4293      	cmp	r3, r2
 800425e:	d025      	beq.n	80042ac <HAL_GPIO_Init+0x218>
 8004260:	687b      	ldr	r3, [r7, #4]
 8004262:	4a54      	ldr	r2, [pc, #336]	@ (80043b4 <HAL_GPIO_Init+0x320>)
 8004264:	4293      	cmp	r3, r2
 8004266:	d01f      	beq.n	80042a8 <HAL_GPIO_Init+0x214>
 8004268:	687b      	ldr	r3, [r7, #4]
 800426a:	4a53      	ldr	r2, [pc, #332]	@ (80043b8 <HAL_GPIO_Init+0x324>)
 800426c:	4293      	cmp	r3, r2
 800426e:	d019      	beq.n	80042a4 <HAL_GPIO_Init+0x210>
 8004270:	687b      	ldr	r3, [r7, #4]
 8004272:	4a52      	ldr	r2, [pc, #328]	@ (80043bc <HAL_GPIO_Init+0x328>)
 8004274:	4293      	cmp	r3, r2
 8004276:	d013      	beq.n	80042a0 <HAL_GPIO_Init+0x20c>
 8004278:	687b      	ldr	r3, [r7, #4]
 800427a:	4a51      	ldr	r2, [pc, #324]	@ (80043c0 <HAL_GPIO_Init+0x32c>)
 800427c:	4293      	cmp	r3, r2
 800427e:	d00d      	beq.n	800429c <HAL_GPIO_Init+0x208>
 8004280:	687b      	ldr	r3, [r7, #4]
 8004282:	4a50      	ldr	r2, [pc, #320]	@ (80043c4 <HAL_GPIO_Init+0x330>)
 8004284:	4293      	cmp	r3, r2
 8004286:	d007      	beq.n	8004298 <HAL_GPIO_Init+0x204>
 8004288:	687b      	ldr	r3, [r7, #4]
 800428a:	4a4f      	ldr	r2, [pc, #316]	@ (80043c8 <HAL_GPIO_Init+0x334>)
 800428c:	4293      	cmp	r3, r2
 800428e:	d101      	bne.n	8004294 <HAL_GPIO_Init+0x200>
 8004290:	2308      	movs	r3, #8
 8004292:	e010      	b.n	80042b6 <HAL_GPIO_Init+0x222>
 8004294:	2309      	movs	r3, #9
 8004296:	e00e      	b.n	80042b6 <HAL_GPIO_Init+0x222>
 8004298:	2307      	movs	r3, #7
 800429a:	e00c      	b.n	80042b6 <HAL_GPIO_Init+0x222>
 800429c:	2306      	movs	r3, #6
 800429e:	e00a      	b.n	80042b6 <HAL_GPIO_Init+0x222>
 80042a0:	2305      	movs	r3, #5
 80042a2:	e008      	b.n	80042b6 <HAL_GPIO_Init+0x222>
 80042a4:	2304      	movs	r3, #4
 80042a6:	e006      	b.n	80042b6 <HAL_GPIO_Init+0x222>
 80042a8:	2303      	movs	r3, #3
 80042aa:	e004      	b.n	80042b6 <HAL_GPIO_Init+0x222>
 80042ac:	2302      	movs	r3, #2
 80042ae:	e002      	b.n	80042b6 <HAL_GPIO_Init+0x222>
 80042b0:	2301      	movs	r3, #1
 80042b2:	e000      	b.n	80042b6 <HAL_GPIO_Init+0x222>
 80042b4:	2300      	movs	r3, #0
 80042b6:	697a      	ldr	r2, [r7, #20]
 80042b8:	f002 0203 	and.w	r2, r2, #3
 80042bc:	0092      	lsls	r2, r2, #2
 80042be:	4093      	lsls	r3, r2
 80042c0:	461a      	mov	r2, r3
 80042c2:	693b      	ldr	r3, [r7, #16]
 80042c4:	4313      	orrs	r3, r2
 80042c6:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 80042c8:	4936      	ldr	r1, [pc, #216]	@ (80043a4 <HAL_GPIO_Init+0x310>)
 80042ca:	697b      	ldr	r3, [r7, #20]
 80042cc:	089b      	lsrs	r3, r3, #2
 80042ce:	3302      	adds	r3, #2
 80042d0:	693a      	ldr	r2, [r7, #16]
 80042d2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80042d6:	4b3d      	ldr	r3, [pc, #244]	@ (80043cc <HAL_GPIO_Init+0x338>)
 80042d8:	689b      	ldr	r3, [r3, #8]
 80042da:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80042dc:	68fb      	ldr	r3, [r7, #12]
 80042de:	43db      	mvns	r3, r3
 80042e0:	693a      	ldr	r2, [r7, #16]
 80042e2:	4013      	ands	r3, r2
 80042e4:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 80042e6:	683b      	ldr	r3, [r7, #0]
 80042e8:	685b      	ldr	r3, [r3, #4]
 80042ea:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80042ee:	2b00      	cmp	r3, #0
 80042f0:	d003      	beq.n	80042fa <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 80042f2:	693a      	ldr	r2, [r7, #16]
 80042f4:	68fb      	ldr	r3, [r7, #12]
 80042f6:	4313      	orrs	r3, r2
 80042f8:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 80042fa:	4a34      	ldr	r2, [pc, #208]	@ (80043cc <HAL_GPIO_Init+0x338>)
 80042fc:	693b      	ldr	r3, [r7, #16]
 80042fe:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8004300:	4b32      	ldr	r3, [pc, #200]	@ (80043cc <HAL_GPIO_Init+0x338>)
 8004302:	68db      	ldr	r3, [r3, #12]
 8004304:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004306:	68fb      	ldr	r3, [r7, #12]
 8004308:	43db      	mvns	r3, r3
 800430a:	693a      	ldr	r2, [r7, #16]
 800430c:	4013      	ands	r3, r2
 800430e:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8004310:	683b      	ldr	r3, [r7, #0]
 8004312:	685b      	ldr	r3, [r3, #4]
 8004314:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8004318:	2b00      	cmp	r3, #0
 800431a:	d003      	beq.n	8004324 <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 800431c:	693a      	ldr	r2, [r7, #16]
 800431e:	68fb      	ldr	r3, [r7, #12]
 8004320:	4313      	orrs	r3, r2
 8004322:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8004324:	4a29      	ldr	r2, [pc, #164]	@ (80043cc <HAL_GPIO_Init+0x338>)
 8004326:	693b      	ldr	r3, [r7, #16]
 8004328:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 800432a:	4b28      	ldr	r3, [pc, #160]	@ (80043cc <HAL_GPIO_Init+0x338>)
 800432c:	685b      	ldr	r3, [r3, #4]
 800432e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004330:	68fb      	ldr	r3, [r7, #12]
 8004332:	43db      	mvns	r3, r3
 8004334:	693a      	ldr	r2, [r7, #16]
 8004336:	4013      	ands	r3, r2
 8004338:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 800433a:	683b      	ldr	r3, [r7, #0]
 800433c:	685b      	ldr	r3, [r3, #4]
 800433e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004342:	2b00      	cmp	r3, #0
 8004344:	d003      	beq.n	800434e <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 8004346:	693a      	ldr	r2, [r7, #16]
 8004348:	68fb      	ldr	r3, [r7, #12]
 800434a:	4313      	orrs	r3, r2
 800434c:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 800434e:	4a1f      	ldr	r2, [pc, #124]	@ (80043cc <HAL_GPIO_Init+0x338>)
 8004350:	693b      	ldr	r3, [r7, #16]
 8004352:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8004354:	4b1d      	ldr	r3, [pc, #116]	@ (80043cc <HAL_GPIO_Init+0x338>)
 8004356:	681b      	ldr	r3, [r3, #0]
 8004358:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800435a:	68fb      	ldr	r3, [r7, #12]
 800435c:	43db      	mvns	r3, r3
 800435e:	693a      	ldr	r2, [r7, #16]
 8004360:	4013      	ands	r3, r2
 8004362:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8004364:	683b      	ldr	r3, [r7, #0]
 8004366:	685b      	ldr	r3, [r3, #4]
 8004368:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800436c:	2b00      	cmp	r3, #0
 800436e:	d003      	beq.n	8004378 <HAL_GPIO_Init+0x2e4>
        {
          temp |= iocurrent;
 8004370:	693a      	ldr	r2, [r7, #16]
 8004372:	68fb      	ldr	r3, [r7, #12]
 8004374:	4313      	orrs	r3, r2
 8004376:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8004378:	4a14      	ldr	r2, [pc, #80]	@ (80043cc <HAL_GPIO_Init+0x338>)
 800437a:	693b      	ldr	r3, [r7, #16]
 800437c:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 800437e:	697b      	ldr	r3, [r7, #20]
 8004380:	3301      	adds	r3, #1
 8004382:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8004384:	683b      	ldr	r3, [r7, #0]
 8004386:	681a      	ldr	r2, [r3, #0]
 8004388:	697b      	ldr	r3, [r7, #20]
 800438a:	fa22 f303 	lsr.w	r3, r2, r3
 800438e:	2b00      	cmp	r3, #0
 8004390:	f47f ae88 	bne.w	80040a4 <HAL_GPIO_Init+0x10>
  }
}
 8004394:	bf00      	nop
 8004396:	bf00      	nop
 8004398:	371c      	adds	r7, #28
 800439a:	46bd      	mov	sp, r7
 800439c:	bc80      	pop	{r7}
 800439e:	4770      	bx	lr
 80043a0:	40023800 	.word	0x40023800
 80043a4:	40013800 	.word	0x40013800
 80043a8:	40020000 	.word	0x40020000
 80043ac:	40020400 	.word	0x40020400
 80043b0:	40020800 	.word	0x40020800
 80043b4:	40020c00 	.word	0x40020c00
 80043b8:	40021000 	.word	0x40021000
 80043bc:	40021400 	.word	0x40021400
 80043c0:	40021800 	.word	0x40021800
 80043c4:	40021c00 	.word	0x40021c00
 80043c8:	40022000 	.word	0x40022000
 80043cc:	40013c00 	.word	0x40013c00

080043d0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80043d0:	b480      	push	{r7}
 80043d2:	b083      	sub	sp, #12
 80043d4:	af00      	add	r7, sp, #0
 80043d6:	6078      	str	r0, [r7, #4]
 80043d8:	460b      	mov	r3, r1
 80043da:	807b      	strh	r3, [r7, #2]
 80043dc:	4613      	mov	r3, r2
 80043de:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80043e0:	787b      	ldrb	r3, [r7, #1]
 80043e2:	2b00      	cmp	r3, #0
 80043e4:	d003      	beq.n	80043ee <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80043e6:	887a      	ldrh	r2, [r7, #2]
 80043e8:	687b      	ldr	r3, [r7, #4]
 80043ea:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80043ec:	e003      	b.n	80043f6 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80043ee:	887b      	ldrh	r3, [r7, #2]
 80043f0:	041a      	lsls	r2, r3, #16
 80043f2:	687b      	ldr	r3, [r7, #4]
 80043f4:	619a      	str	r2, [r3, #24]
}
 80043f6:	bf00      	nop
 80043f8:	370c      	adds	r7, #12
 80043fa:	46bd      	mov	sp, r7
 80043fc:	bc80      	pop	{r7}
 80043fe:	4770      	bx	lr

08004400 <HAL_GPIO_TogglePin>:
  * @param  GPIOx where x can be (A..I) to select the GPIO peripheral. 
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8004400:	b480      	push	{r7}
 8004402:	b085      	sub	sp, #20
 8004404:	af00      	add	r7, sp, #0
 8004406:	6078      	str	r0, [r7, #4]
 8004408:	460b      	mov	r3, r1
 800440a:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 800440c:	687b      	ldr	r3, [r7, #4]
 800440e:	695b      	ldr	r3, [r3, #20]
 8004410:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8004412:	887a      	ldrh	r2, [r7, #2]
 8004414:	68fb      	ldr	r3, [r7, #12]
 8004416:	4013      	ands	r3, r2
 8004418:	041a      	lsls	r2, r3, #16
 800441a:	68fb      	ldr	r3, [r7, #12]
 800441c:	43d9      	mvns	r1, r3
 800441e:	887b      	ldrh	r3, [r7, #2]
 8004420:	400b      	ands	r3, r1
 8004422:	431a      	orrs	r2, r3
 8004424:	687b      	ldr	r3, [r7, #4]
 8004426:	619a      	str	r2, [r3, #24]
}
 8004428:	bf00      	nop
 800442a:	3714      	adds	r7, #20
 800442c:	46bd      	mov	sp, r7
 800442e:	bc80      	pop	{r7}
 8004430:	4770      	bx	lr

08004432 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8004432:	b580      	push	{r7, lr}
 8004434:	b086      	sub	sp, #24
 8004436:	af02      	add	r7, sp, #8
 8004438:	6078      	str	r0, [r7, #4]
  const USB_OTG_GlobalTypeDef *USBx;
#endif /* defined (USB_OTG_FS) */
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 800443a:	687b      	ldr	r3, [r7, #4]
 800443c:	2b00      	cmp	r3, #0
 800443e:	d101      	bne.n	8004444 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8004440:	2301      	movs	r3, #1
 8004442:	e101      	b.n	8004648 <HAL_PCD_Init+0x216>

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

#if defined (USB_OTG_FS)
  USBx = hpcd->Instance;
 8004444:	687b      	ldr	r3, [r7, #4]
 8004446:	681b      	ldr	r3, [r3, #0]
 8004448:	60bb      	str	r3, [r7, #8]
#endif /* defined (USB_OTG_FS) */

  if (hpcd->State == HAL_PCD_STATE_RESET)
 800444a:	687b      	ldr	r3, [r7, #4]
 800444c:	f893 3495 	ldrb.w	r3, [r3, #1173]	@ 0x495
 8004450:	b2db      	uxtb	r3, r3
 8004452:	2b00      	cmp	r3, #0
 8004454:	d106      	bne.n	8004464 <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8004456:	687b      	ldr	r3, [r7, #4]
 8004458:	2200      	movs	r2, #0
 800445a:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 800445e:	6878      	ldr	r0, [r7, #4]
 8004460:	f006 fdf2 	bl	800b048 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8004464:	687b      	ldr	r3, [r7, #4]
 8004466:	2203      	movs	r2, #3
 8004468:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

#if defined (USB_OTG_FS)
  /* Disable DMA mode for FS instance */
  if (USBx == USB_OTG_FS)
 800446c:	68bb      	ldr	r3, [r7, #8]
 800446e:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8004472:	d102      	bne.n	800447a <HAL_PCD_Init+0x48>
  {
    hpcd->Init.dma_enable = 0U;
 8004474:	687b      	ldr	r3, [r7, #4]
 8004476:	2200      	movs	r2, #0
 8004478:	719a      	strb	r2, [r3, #6]
  }
#endif /* defined (USB_OTG_FS) */

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 800447a:	687b      	ldr	r3, [r7, #4]
 800447c:	681b      	ldr	r3, [r3, #0]
 800447e:	4618      	mov	r0, r3
 8004480:	f003 fe4a 	bl	8008118 <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8004484:	687b      	ldr	r3, [r7, #4]
 8004486:	6818      	ldr	r0, [r3, #0]
 8004488:	687b      	ldr	r3, [r7, #4]
 800448a:	7c1a      	ldrb	r2, [r3, #16]
 800448c:	f88d 2000 	strb.w	r2, [sp]
 8004490:	3304      	adds	r3, #4
 8004492:	cb0e      	ldmia	r3, {r1, r2, r3}
 8004494:	f003 fd34 	bl	8007f00 <USB_CoreInit>
 8004498:	4603      	mov	r3, r0
 800449a:	2b00      	cmp	r3, #0
 800449c:	d005      	beq.n	80044aa <HAL_PCD_Init+0x78>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 800449e:	687b      	ldr	r3, [r7, #4]
 80044a0:	2202      	movs	r2, #2
 80044a2:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 80044a6:	2301      	movs	r3, #1
 80044a8:	e0ce      	b.n	8004648 <HAL_PCD_Init+0x216>
  }

  /* Force Device Mode */
  if (USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE) != HAL_OK)
 80044aa:	687b      	ldr	r3, [r7, #4]
 80044ac:	681b      	ldr	r3, [r3, #0]
 80044ae:	2100      	movs	r1, #0
 80044b0:	4618      	mov	r0, r3
 80044b2:	f003 fe41 	bl	8008138 <USB_SetCurrentMode>
 80044b6:	4603      	mov	r3, r0
 80044b8:	2b00      	cmp	r3, #0
 80044ba:	d005      	beq.n	80044c8 <HAL_PCD_Init+0x96>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 80044bc:	687b      	ldr	r3, [r7, #4]
 80044be:	2202      	movs	r2, #2
 80044c0:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 80044c4:	2301      	movs	r3, #1
 80044c6:	e0bf      	b.n	8004648 <HAL_PCD_Init+0x216>
  }

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80044c8:	2300      	movs	r3, #0
 80044ca:	73fb      	strb	r3, [r7, #15]
 80044cc:	e04a      	b.n	8004564 <HAL_PCD_Init+0x132>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 80044ce:	7bfa      	ldrb	r2, [r7, #15]
 80044d0:	6879      	ldr	r1, [r7, #4]
 80044d2:	4613      	mov	r3, r2
 80044d4:	00db      	lsls	r3, r3, #3
 80044d6:	4413      	add	r3, r2
 80044d8:	009b      	lsls	r3, r3, #2
 80044da:	440b      	add	r3, r1
 80044dc:	3315      	adds	r3, #21
 80044de:	2201      	movs	r2, #1
 80044e0:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 80044e2:	7bfa      	ldrb	r2, [r7, #15]
 80044e4:	6879      	ldr	r1, [r7, #4]
 80044e6:	4613      	mov	r3, r2
 80044e8:	00db      	lsls	r3, r3, #3
 80044ea:	4413      	add	r3, r2
 80044ec:	009b      	lsls	r3, r3, #2
 80044ee:	440b      	add	r3, r1
 80044f0:	3314      	adds	r3, #20
 80044f2:	7bfa      	ldrb	r2, [r7, #15]
 80044f4:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 80044f6:	7bfa      	ldrb	r2, [r7, #15]
 80044f8:	7bfb      	ldrb	r3, [r7, #15]
 80044fa:	b298      	uxth	r0, r3
 80044fc:	6879      	ldr	r1, [r7, #4]
 80044fe:	4613      	mov	r3, r2
 8004500:	00db      	lsls	r3, r3, #3
 8004502:	4413      	add	r3, r2
 8004504:	009b      	lsls	r3, r3, #2
 8004506:	440b      	add	r3, r1
 8004508:	332e      	adds	r3, #46	@ 0x2e
 800450a:	4602      	mov	r2, r0
 800450c:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 800450e:	7bfa      	ldrb	r2, [r7, #15]
 8004510:	6879      	ldr	r1, [r7, #4]
 8004512:	4613      	mov	r3, r2
 8004514:	00db      	lsls	r3, r3, #3
 8004516:	4413      	add	r3, r2
 8004518:	009b      	lsls	r3, r3, #2
 800451a:	440b      	add	r3, r1
 800451c:	3318      	adds	r3, #24
 800451e:	2200      	movs	r2, #0
 8004520:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8004522:	7bfa      	ldrb	r2, [r7, #15]
 8004524:	6879      	ldr	r1, [r7, #4]
 8004526:	4613      	mov	r3, r2
 8004528:	00db      	lsls	r3, r3, #3
 800452a:	4413      	add	r3, r2
 800452c:	009b      	lsls	r3, r3, #2
 800452e:	440b      	add	r3, r1
 8004530:	331c      	adds	r3, #28
 8004532:	2200      	movs	r2, #0
 8004534:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8004536:	7bfa      	ldrb	r2, [r7, #15]
 8004538:	6879      	ldr	r1, [r7, #4]
 800453a:	4613      	mov	r3, r2
 800453c:	00db      	lsls	r3, r3, #3
 800453e:	4413      	add	r3, r2
 8004540:	009b      	lsls	r3, r3, #2
 8004542:	440b      	add	r3, r1
 8004544:	3320      	adds	r3, #32
 8004546:	2200      	movs	r2, #0
 8004548:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 800454a:	7bfa      	ldrb	r2, [r7, #15]
 800454c:	6879      	ldr	r1, [r7, #4]
 800454e:	4613      	mov	r3, r2
 8004550:	00db      	lsls	r3, r3, #3
 8004552:	4413      	add	r3, r2
 8004554:	009b      	lsls	r3, r3, #2
 8004556:	440b      	add	r3, r1
 8004558:	3324      	adds	r3, #36	@ 0x24
 800455a:	2200      	movs	r2, #0
 800455c:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800455e:	7bfb      	ldrb	r3, [r7, #15]
 8004560:	3301      	adds	r3, #1
 8004562:	73fb      	strb	r3, [r7, #15]
 8004564:	687b      	ldr	r3, [r7, #4]
 8004566:	791b      	ldrb	r3, [r3, #4]
 8004568:	7bfa      	ldrb	r2, [r7, #15]
 800456a:	429a      	cmp	r2, r3
 800456c:	d3af      	bcc.n	80044ce <HAL_PCD_Init+0x9c>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800456e:	2300      	movs	r3, #0
 8004570:	73fb      	strb	r3, [r7, #15]
 8004572:	e044      	b.n	80045fe <HAL_PCD_Init+0x1cc>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8004574:	7bfa      	ldrb	r2, [r7, #15]
 8004576:	6879      	ldr	r1, [r7, #4]
 8004578:	4613      	mov	r3, r2
 800457a:	00db      	lsls	r3, r3, #3
 800457c:	4413      	add	r3, r2
 800457e:	009b      	lsls	r3, r3, #2
 8004580:	440b      	add	r3, r1
 8004582:	f203 2355 	addw	r3, r3, #597	@ 0x255
 8004586:	2200      	movs	r2, #0
 8004588:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 800458a:	7bfa      	ldrb	r2, [r7, #15]
 800458c:	6879      	ldr	r1, [r7, #4]
 800458e:	4613      	mov	r3, r2
 8004590:	00db      	lsls	r3, r3, #3
 8004592:	4413      	add	r3, r2
 8004594:	009b      	lsls	r3, r3, #2
 8004596:	440b      	add	r3, r1
 8004598:	f503 7315 	add.w	r3, r3, #596	@ 0x254
 800459c:	7bfa      	ldrb	r2, [r7, #15]
 800459e:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 80045a0:	7bfa      	ldrb	r2, [r7, #15]
 80045a2:	6879      	ldr	r1, [r7, #4]
 80045a4:	4613      	mov	r3, r2
 80045a6:	00db      	lsls	r3, r3, #3
 80045a8:	4413      	add	r3, r2
 80045aa:	009b      	lsls	r3, r3, #2
 80045ac:	440b      	add	r3, r1
 80045ae:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 80045b2:	2200      	movs	r2, #0
 80045b4:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 80045b6:	7bfa      	ldrb	r2, [r7, #15]
 80045b8:	6879      	ldr	r1, [r7, #4]
 80045ba:	4613      	mov	r3, r2
 80045bc:	00db      	lsls	r3, r3, #3
 80045be:	4413      	add	r3, r2
 80045c0:	009b      	lsls	r3, r3, #2
 80045c2:	440b      	add	r3, r1
 80045c4:	f503 7317 	add.w	r3, r3, #604	@ 0x25c
 80045c8:	2200      	movs	r2, #0
 80045ca:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 80045cc:	7bfa      	ldrb	r2, [r7, #15]
 80045ce:	6879      	ldr	r1, [r7, #4]
 80045d0:	4613      	mov	r3, r2
 80045d2:	00db      	lsls	r3, r3, #3
 80045d4:	4413      	add	r3, r2
 80045d6:	009b      	lsls	r3, r3, #2
 80045d8:	440b      	add	r3, r1
 80045da:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 80045de:	2200      	movs	r2, #0
 80045e0:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 80045e2:	7bfa      	ldrb	r2, [r7, #15]
 80045e4:	6879      	ldr	r1, [r7, #4]
 80045e6:	4613      	mov	r3, r2
 80045e8:	00db      	lsls	r3, r3, #3
 80045ea:	4413      	add	r3, r2
 80045ec:	009b      	lsls	r3, r3, #2
 80045ee:	440b      	add	r3, r1
 80045f0:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 80045f4:	2200      	movs	r2, #0
 80045f6:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80045f8:	7bfb      	ldrb	r3, [r7, #15]
 80045fa:	3301      	adds	r3, #1
 80045fc:	73fb      	strb	r3, [r7, #15]
 80045fe:	687b      	ldr	r3, [r7, #4]
 8004600:	791b      	ldrb	r3, [r3, #4]
 8004602:	7bfa      	ldrb	r2, [r7, #15]
 8004604:	429a      	cmp	r2, r3
 8004606:	d3b5      	bcc.n	8004574 <HAL_PCD_Init+0x142>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8004608:	687b      	ldr	r3, [r7, #4]
 800460a:	6818      	ldr	r0, [r3, #0]
 800460c:	687b      	ldr	r3, [r7, #4]
 800460e:	7c1a      	ldrb	r2, [r3, #16]
 8004610:	f88d 2000 	strb.w	r2, [sp]
 8004614:	3304      	adds	r3, #4
 8004616:	cb0e      	ldmia	r3, {r1, r2, r3}
 8004618:	f003 fdda 	bl	80081d0 <USB_DevInit>
 800461c:	4603      	mov	r3, r0
 800461e:	2b00      	cmp	r3, #0
 8004620:	d005      	beq.n	800462e <HAL_PCD_Init+0x1fc>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8004622:	687b      	ldr	r3, [r7, #4]
 8004624:	2202      	movs	r2, #2
 8004626:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 800462a:	2301      	movs	r3, #1
 800462c:	e00c      	b.n	8004648 <HAL_PCD_Init+0x216>
  }

  hpcd->USB_Address = 0U;
 800462e:	687b      	ldr	r3, [r7, #4]
 8004630:	2200      	movs	r2, #0
 8004632:	745a      	strb	r2, [r3, #17]
  hpcd->State = HAL_PCD_STATE_READY;
 8004634:	687b      	ldr	r3, [r7, #4]
 8004636:	2201      	movs	r2, #1
 8004638:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
  (void)USB_DevDisconnect(hpcd->Instance);
 800463c:	687b      	ldr	r3, [r7, #4]
 800463e:	681b      	ldr	r3, [r3, #0]
 8004640:	4618      	mov	r0, r3
 8004642:	f004 fe11 	bl	8009268 <USB_DevDisconnect>

  return HAL_OK;
 8004646:	2300      	movs	r3, #0
}
 8004648:	4618      	mov	r0, r3
 800464a:	3710      	adds	r7, #16
 800464c:	46bd      	mov	sp, r7
 800464e:	bd80      	pop	{r7, pc}

08004650 <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 8004650:	b580      	push	{r7, lr}
 8004652:	b082      	sub	sp, #8
 8004654:	af00      	add	r7, sp, #0
 8004656:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hpcd);
 8004658:	687b      	ldr	r3, [r7, #4]
 800465a:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 800465e:	2b01      	cmp	r3, #1
 8004660:	d101      	bne.n	8004666 <HAL_PCD_Start+0x16>
 8004662:	2302      	movs	r3, #2
 8004664:	e012      	b.n	800468c <HAL_PCD_Start+0x3c>
 8004666:	687b      	ldr	r3, [r7, #4]
 8004668:	2201      	movs	r2, #1
 800466a:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  __HAL_PCD_ENABLE(hpcd);
 800466e:	687b      	ldr	r3, [r7, #4]
 8004670:	681b      	ldr	r3, [r3, #0]
 8004672:	4618      	mov	r0, r3
 8004674:	f003 fd40 	bl	80080f8 <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 8004678:	687b      	ldr	r3, [r7, #4]
 800467a:	681b      	ldr	r3, [r3, #0]
 800467c:	4618      	mov	r0, r3
 800467e:	f004 fdd3 	bl	8009228 <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 8004682:	687b      	ldr	r3, [r7, #4]
 8004684:	2200      	movs	r2, #0
 8004686:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 800468a:	2300      	movs	r3, #0
}
 800468c:	4618      	mov	r0, r3
 800468e:	3708      	adds	r7, #8
 8004690:	46bd      	mov	sp, r7
 8004692:	bd80      	pop	{r7, pc}

08004694 <HAL_PCD_IRQHandler>:
  * @brief  Handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 8004694:	b590      	push	{r4, r7, lr}
 8004696:	b08d      	sub	sp, #52	@ 0x34
 8004698:	af00      	add	r7, sp, #0
 800469a:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800469c:	687b      	ldr	r3, [r7, #4]
 800469e:	681b      	ldr	r3, [r3, #0]
 80046a0:	623b      	str	r3, [r7, #32]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80046a2:	6a3b      	ldr	r3, [r7, #32]
 80046a4:	61fb      	str	r3, [r7, #28]
  uint32_t epnum;
  uint32_t fifoemptymsk;
  uint32_t RegVal;

  /* ensure that we are in device mode */
  if (USB_GetMode(hpcd->Instance) == USB_OTG_MODE_DEVICE)
 80046a6:	687b      	ldr	r3, [r7, #4]
 80046a8:	681b      	ldr	r3, [r3, #0]
 80046aa:	4618      	mov	r0, r3
 80046ac:	f004 fe8a 	bl	80093c4 <USB_GetMode>
 80046b0:	4603      	mov	r3, r0
 80046b2:	2b00      	cmp	r3, #0
 80046b4:	f040 847e 	bne.w	8004fb4 <HAL_PCD_IRQHandler+0x920>
  {
    /* avoid spurious interrupt */
    if (__HAL_PCD_IS_INVALID_INTERRUPT(hpcd))
 80046b8:	687b      	ldr	r3, [r7, #4]
 80046ba:	681b      	ldr	r3, [r3, #0]
 80046bc:	4618      	mov	r0, r3
 80046be:	f004 fdf3 	bl	80092a8 <USB_ReadInterrupts>
 80046c2:	4603      	mov	r3, r0
 80046c4:	2b00      	cmp	r3, #0
 80046c6:	f000 8474 	beq.w	8004fb2 <HAL_PCD_IRQHandler+0x91e>
    {
      return;
    }

    /* store current frame number */
    hpcd->FrameNumber = (USBx_DEVICE->DSTS & USB_OTG_DSTS_FNSOF_Msk) >> USB_OTG_DSTS_FNSOF_Pos;
 80046ca:	69fb      	ldr	r3, [r7, #28]
 80046cc:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80046d0:	689b      	ldr	r3, [r3, #8]
 80046d2:	0a1b      	lsrs	r3, r3, #8
 80046d4:	f3c3 020d 	ubfx	r2, r3, #0, #14
 80046d8:	687b      	ldr	r3, [r7, #4]
 80046da:	f8c3 24d4 	str.w	r2, [r3, #1236]	@ 0x4d4

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_MMIS))
 80046de:	687b      	ldr	r3, [r7, #4]
 80046e0:	681b      	ldr	r3, [r3, #0]
 80046e2:	4618      	mov	r0, r3
 80046e4:	f004 fde0 	bl	80092a8 <USB_ReadInterrupts>
 80046e8:	4603      	mov	r3, r0
 80046ea:	f003 0302 	and.w	r3, r3, #2
 80046ee:	2b02      	cmp	r3, #2
 80046f0:	d107      	bne.n	8004702 <HAL_PCD_IRQHandler+0x6e>
    {
      /* incorrect mode, acknowledge the interrupt */
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_MMIS);
 80046f2:	687b      	ldr	r3, [r7, #4]
 80046f4:	681b      	ldr	r3, [r3, #0]
 80046f6:	695a      	ldr	r2, [r3, #20]
 80046f8:	687b      	ldr	r3, [r7, #4]
 80046fa:	681b      	ldr	r3, [r3, #0]
 80046fc:	f002 0202 	and.w	r2, r2, #2
 8004700:	615a      	str	r2, [r3, #20]
    }

    /* Handle RxQLevel Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_RXFLVL))
 8004702:	687b      	ldr	r3, [r7, #4]
 8004704:	681b      	ldr	r3, [r3, #0]
 8004706:	4618      	mov	r0, r3
 8004708:	f004 fdce 	bl	80092a8 <USB_ReadInterrupts>
 800470c:	4603      	mov	r3, r0
 800470e:	f003 0310 	and.w	r3, r3, #16
 8004712:	2b10      	cmp	r3, #16
 8004714:	d161      	bne.n	80047da <HAL_PCD_IRQHandler+0x146>
    {
      USB_MASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8004716:	687b      	ldr	r3, [r7, #4]
 8004718:	681b      	ldr	r3, [r3, #0]
 800471a:	699a      	ldr	r2, [r3, #24]
 800471c:	687b      	ldr	r3, [r7, #4]
 800471e:	681b      	ldr	r3, [r3, #0]
 8004720:	f022 0210 	bic.w	r2, r2, #16
 8004724:	619a      	str	r2, [r3, #24]

      RegVal = USBx->GRXSTSP;
 8004726:	6a3b      	ldr	r3, [r7, #32]
 8004728:	6a1b      	ldr	r3, [r3, #32]
 800472a:	61bb      	str	r3, [r7, #24]

      ep = &hpcd->OUT_ep[RegVal & USB_OTG_GRXSTSP_EPNUM];
 800472c:	69bb      	ldr	r3, [r7, #24]
 800472e:	f003 020f 	and.w	r2, r3, #15
 8004732:	4613      	mov	r3, r2
 8004734:	00db      	lsls	r3, r3, #3
 8004736:	4413      	add	r3, r2
 8004738:	009b      	lsls	r3, r3, #2
 800473a:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 800473e:	687a      	ldr	r2, [r7, #4]
 8004740:	4413      	add	r3, r2
 8004742:	3304      	adds	r3, #4
 8004744:	617b      	str	r3, [r7, #20]

      if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_DATA_UPDT)
 8004746:	69bb      	ldr	r3, [r7, #24]
 8004748:	f403 13f0 	and.w	r3, r3, #1966080	@ 0x1e0000
 800474c:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8004750:	d124      	bne.n	800479c <HAL_PCD_IRQHandler+0x108>
      {
        if ((RegVal & USB_OTG_GRXSTSP_BCNT) != 0U)
 8004752:	69ba      	ldr	r2, [r7, #24]
 8004754:	f647 73f0 	movw	r3, #32752	@ 0x7ff0
 8004758:	4013      	ands	r3, r2
 800475a:	2b00      	cmp	r3, #0
 800475c:	d035      	beq.n	80047ca <HAL_PCD_IRQHandler+0x136>
        {
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 800475e:	697b      	ldr	r3, [r7, #20]
 8004760:	68d9      	ldr	r1, [r3, #12]
                               (uint16_t)((RegVal & USB_OTG_GRXSTSP_BCNT) >> 4));
 8004762:	69bb      	ldr	r3, [r7, #24]
 8004764:	091b      	lsrs	r3, r3, #4
 8004766:	b29b      	uxth	r3, r3
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 8004768:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800476c:	b29b      	uxth	r3, r3
 800476e:	461a      	mov	r2, r3
 8004770:	6a38      	ldr	r0, [r7, #32]
 8004772:	f004 fc0b 	bl	8008f8c <USB_ReadPacket>

          ep->xfer_buff += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8004776:	697b      	ldr	r3, [r7, #20]
 8004778:	68da      	ldr	r2, [r3, #12]
 800477a:	69bb      	ldr	r3, [r7, #24]
 800477c:	091b      	lsrs	r3, r3, #4
 800477e:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8004782:	441a      	add	r2, r3
 8004784:	697b      	ldr	r3, [r7, #20]
 8004786:	60da      	str	r2, [r3, #12]
          ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8004788:	697b      	ldr	r3, [r7, #20]
 800478a:	695a      	ldr	r2, [r3, #20]
 800478c:	69bb      	ldr	r3, [r7, #24]
 800478e:	091b      	lsrs	r3, r3, #4
 8004790:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8004794:	441a      	add	r2, r3
 8004796:	697b      	ldr	r3, [r7, #20]
 8004798:	615a      	str	r2, [r3, #20]
 800479a:	e016      	b.n	80047ca <HAL_PCD_IRQHandler+0x136>
        }
      }
      else if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) == STS_SETUP_UPDT)
 800479c:	69bb      	ldr	r3, [r7, #24]
 800479e:	f403 13f0 	and.w	r3, r3, #1966080	@ 0x1e0000
 80047a2:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 80047a6:	d110      	bne.n	80047ca <HAL_PCD_IRQHandler+0x136>
      {
        (void)USB_ReadPacket(USBx, (uint8_t *)hpcd->Setup, 8U);
 80047a8:	687b      	ldr	r3, [r7, #4]
 80047aa:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 80047ae:	2208      	movs	r2, #8
 80047b0:	4619      	mov	r1, r3
 80047b2:	6a38      	ldr	r0, [r7, #32]
 80047b4:	f004 fbea 	bl	8008f8c <USB_ReadPacket>
        ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 80047b8:	697b      	ldr	r3, [r7, #20]
 80047ba:	695a      	ldr	r2, [r3, #20]
 80047bc:	69bb      	ldr	r3, [r7, #24]
 80047be:	091b      	lsrs	r3, r3, #4
 80047c0:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80047c4:	441a      	add	r2, r3
 80047c6:	697b      	ldr	r3, [r7, #20]
 80047c8:	615a      	str	r2, [r3, #20]
      else
      {
        /* ... */
      }

      USB_UNMASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 80047ca:	687b      	ldr	r3, [r7, #4]
 80047cc:	681b      	ldr	r3, [r3, #0]
 80047ce:	699a      	ldr	r2, [r3, #24]
 80047d0:	687b      	ldr	r3, [r7, #4]
 80047d2:	681b      	ldr	r3, [r3, #0]
 80047d4:	f042 0210 	orr.w	r2, r2, #16
 80047d8:	619a      	str	r2, [r3, #24]
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OEPINT))
 80047da:	687b      	ldr	r3, [r7, #4]
 80047dc:	681b      	ldr	r3, [r3, #0]
 80047de:	4618      	mov	r0, r3
 80047e0:	f004 fd62 	bl	80092a8 <USB_ReadInterrupts>
 80047e4:	4603      	mov	r3, r0
 80047e6:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80047ea:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 80047ee:	f040 80a7 	bne.w	8004940 <HAL_PCD_IRQHandler+0x2ac>
    {
      epnum = 0U;
 80047f2:	2300      	movs	r3, #0
 80047f4:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllOutEpInterrupt(hpcd->Instance);
 80047f6:	687b      	ldr	r3, [r7, #4]
 80047f8:	681b      	ldr	r3, [r3, #0]
 80047fa:	4618      	mov	r0, r3
 80047fc:	f004 fd66 	bl	80092cc <USB_ReadDevAllOutEpInterrupt>
 8004800:	62b8      	str	r0, [r7, #40]	@ 0x28

      while (ep_intr != 0U)
 8004802:	e099      	b.n	8004938 <HAL_PCD_IRQHandler+0x2a4>
      {
        if ((ep_intr & 0x1U) != 0U)
 8004804:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004806:	f003 0301 	and.w	r3, r3, #1
 800480a:	2b00      	cmp	r3, #0
 800480c:	f000 808e 	beq.w	800492c <HAL_PCD_IRQHandler+0x298>
        {
          epint = USB_ReadDevOutEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8004810:	687b      	ldr	r3, [r7, #4]
 8004812:	681b      	ldr	r3, [r3, #0]
 8004814:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004816:	b2d2      	uxtb	r2, r2
 8004818:	4611      	mov	r1, r2
 800481a:	4618      	mov	r0, r3
 800481c:	f004 fd88 	bl	8009330 <USB_ReadDevOutEPInterrupt>
 8004820:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DOEPINT_XFRC) == USB_OTG_DOEPINT_XFRC)
 8004822:	693b      	ldr	r3, [r7, #16]
 8004824:	f003 0301 	and.w	r3, r3, #1
 8004828:	2b00      	cmp	r3, #0
 800482a:	d00c      	beq.n	8004846 <HAL_PCD_IRQHandler+0x1b2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_XFRC);
 800482c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800482e:	015a      	lsls	r2, r3, #5
 8004830:	69fb      	ldr	r3, [r7, #28]
 8004832:	4413      	add	r3, r2
 8004834:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004838:	461a      	mov	r2, r3
 800483a:	2301      	movs	r3, #1
 800483c:	6093      	str	r3, [r2, #8]
            (void)PCD_EP_OutXfrComplete_int(hpcd, epnum);
 800483e:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8004840:	6878      	ldr	r0, [r7, #4]
 8004842:	f000 fe93 	bl	800556c <PCD_EP_OutXfrComplete_int>
          }

          if ((epint & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP)
 8004846:	693b      	ldr	r3, [r7, #16]
 8004848:	f003 0308 	and.w	r3, r3, #8
 800484c:	2b00      	cmp	r3, #0
 800484e:	d00c      	beq.n	800486a <HAL_PCD_IRQHandler+0x1d6>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
 8004850:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004852:	015a      	lsls	r2, r3, #5
 8004854:	69fb      	ldr	r3, [r7, #28]
 8004856:	4413      	add	r3, r2
 8004858:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800485c:	461a      	mov	r2, r3
 800485e:	2308      	movs	r3, #8
 8004860:	6093      	str	r3, [r2, #8]
            /* Class B setup phase done for previous decoded setup */
            (void)PCD_EP_OutSetupPacket_int(hpcd, epnum);
 8004862:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8004864:	6878      	ldr	r0, [r7, #4]
 8004866:	f000 ff69 	bl	800573c <PCD_EP_OutSetupPacket_int>
          }

          if ((epint & USB_OTG_DOEPINT_OTEPDIS) == USB_OTG_DOEPINT_OTEPDIS)
 800486a:	693b      	ldr	r3, [r7, #16]
 800486c:	f003 0310 	and.w	r3, r3, #16
 8004870:	2b00      	cmp	r3, #0
 8004872:	d008      	beq.n	8004886 <HAL_PCD_IRQHandler+0x1f2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPDIS);
 8004874:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004876:	015a      	lsls	r2, r3, #5
 8004878:	69fb      	ldr	r3, [r7, #28]
 800487a:	4413      	add	r3, r2
 800487c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004880:	461a      	mov	r2, r3
 8004882:	2310      	movs	r3, #16
 8004884:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT Endpoint disable interrupt */
          if ((epint & USB_OTG_DOEPINT_EPDISD) == USB_OTG_DOEPINT_EPDISD)
 8004886:	693b      	ldr	r3, [r7, #16]
 8004888:	f003 0302 	and.w	r3, r3, #2
 800488c:	2b00      	cmp	r3, #0
 800488e:	d030      	beq.n	80048f2 <HAL_PCD_IRQHandler+0x25e>
          {
            if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == USB_OTG_GINTSTS_BOUTNAKEFF)
 8004890:	6a3b      	ldr	r3, [r7, #32]
 8004892:	695b      	ldr	r3, [r3, #20]
 8004894:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004898:	2b80      	cmp	r3, #128	@ 0x80
 800489a:	d109      	bne.n	80048b0 <HAL_PCD_IRQHandler+0x21c>
            {
              USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGONAK;
 800489c:	69fb      	ldr	r3, [r7, #28]
 800489e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80048a2:	685b      	ldr	r3, [r3, #4]
 80048a4:	69fa      	ldr	r2, [r7, #28]
 80048a6:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80048aa:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80048ae:	6053      	str	r3, [r2, #4]
            }

            ep = &hpcd->OUT_ep[epnum];
 80048b0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80048b2:	4613      	mov	r3, r2
 80048b4:	00db      	lsls	r3, r3, #3
 80048b6:	4413      	add	r3, r2
 80048b8:	009b      	lsls	r3, r3, #2
 80048ba:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 80048be:	687a      	ldr	r2, [r7, #4]
 80048c0:	4413      	add	r3, r2
 80048c2:	3304      	adds	r3, #4
 80048c4:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 80048c6:	697b      	ldr	r3, [r7, #20]
 80048c8:	78db      	ldrb	r3, [r3, #3]
 80048ca:	2b01      	cmp	r3, #1
 80048cc:	d108      	bne.n	80048e0 <HAL_PCD_IRQHandler+0x24c>
            {
              ep->is_iso_incomplete = 0U;
 80048ce:	697b      	ldr	r3, [r7, #20]
 80048d0:	2200      	movs	r2, #0
 80048d2:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
 80048d4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80048d6:	b2db      	uxtb	r3, r3
 80048d8:	4619      	mov	r1, r3
 80048da:	6878      	ldr	r0, [r7, #4]
 80048dc:	f006 fcc8 	bl	800b270 <HAL_PCD_ISOOUTIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_EPDISD);
 80048e0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80048e2:	015a      	lsls	r2, r3, #5
 80048e4:	69fb      	ldr	r3, [r7, #28]
 80048e6:	4413      	add	r3, r2
 80048e8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80048ec:	461a      	mov	r2, r3
 80048ee:	2302      	movs	r3, #2
 80048f0:	6093      	str	r3, [r2, #8]
          }

          /* Clear Status Phase Received interrupt */
          if ((epint & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 80048f2:	693b      	ldr	r3, [r7, #16]
 80048f4:	f003 0320 	and.w	r3, r3, #32
 80048f8:	2b00      	cmp	r3, #0
 80048fa:	d008      	beq.n	800490e <HAL_PCD_IRQHandler+0x27a>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 80048fc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80048fe:	015a      	lsls	r2, r3, #5
 8004900:	69fb      	ldr	r3, [r7, #28]
 8004902:	4413      	add	r3, r2
 8004904:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004908:	461a      	mov	r2, r3
 800490a:	2320      	movs	r3, #32
 800490c:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT NAK interrupt */
          if ((epint & USB_OTG_DOEPINT_NAK) == USB_OTG_DOEPINT_NAK)
 800490e:	693b      	ldr	r3, [r7, #16]
 8004910:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8004914:	2b00      	cmp	r3, #0
 8004916:	d009      	beq.n	800492c <HAL_PCD_IRQHandler+0x298>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_NAK);
 8004918:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800491a:	015a      	lsls	r2, r3, #5
 800491c:	69fb      	ldr	r3, [r7, #28]
 800491e:	4413      	add	r3, r2
 8004920:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004924:	461a      	mov	r2, r3
 8004926:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800492a:	6093      	str	r3, [r2, #8]
          }
        }
        epnum++;
 800492c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800492e:	3301      	adds	r3, #1
 8004930:	627b      	str	r3, [r7, #36]	@ 0x24
        ep_intr >>= 1U;
 8004932:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004934:	085b      	lsrs	r3, r3, #1
 8004936:	62bb      	str	r3, [r7, #40]	@ 0x28
      while (ep_intr != 0U)
 8004938:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800493a:	2b00      	cmp	r3, #0
 800493c:	f47f af62 	bne.w	8004804 <HAL_PCD_IRQHandler+0x170>
      }
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IEPINT))
 8004940:	687b      	ldr	r3, [r7, #4]
 8004942:	681b      	ldr	r3, [r3, #0]
 8004944:	4618      	mov	r0, r3
 8004946:	f004 fcaf 	bl	80092a8 <USB_ReadInterrupts>
 800494a:	4603      	mov	r3, r0
 800494c:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8004950:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8004954:	f040 80db 	bne.w	8004b0e <HAL_PCD_IRQHandler+0x47a>
    {
      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllInEpInterrupt(hpcd->Instance);
 8004958:	687b      	ldr	r3, [r7, #4]
 800495a:	681b      	ldr	r3, [r3, #0]
 800495c:	4618      	mov	r0, r3
 800495e:	f004 fcce 	bl	80092fe <USB_ReadDevAllInEpInterrupt>
 8004962:	62b8      	str	r0, [r7, #40]	@ 0x28

      epnum = 0U;
 8004964:	2300      	movs	r3, #0
 8004966:	627b      	str	r3, [r7, #36]	@ 0x24

      while (ep_intr != 0U)
 8004968:	e0cd      	b.n	8004b06 <HAL_PCD_IRQHandler+0x472>
      {
        if ((ep_intr & 0x1U) != 0U) /* In ITR */
 800496a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800496c:	f003 0301 	and.w	r3, r3, #1
 8004970:	2b00      	cmp	r3, #0
 8004972:	f000 80c2 	beq.w	8004afa <HAL_PCD_IRQHandler+0x466>
        {
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8004976:	687b      	ldr	r3, [r7, #4]
 8004978:	681b      	ldr	r3, [r3, #0]
 800497a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800497c:	b2d2      	uxtb	r2, r2
 800497e:	4611      	mov	r1, r2
 8004980:	4618      	mov	r0, r3
 8004982:	f004 fcf2 	bl	800936a <USB_ReadDevInEPInterrupt>
 8004986:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DIEPINT_XFRC) == USB_OTG_DIEPINT_XFRC)
 8004988:	693b      	ldr	r3, [r7, #16]
 800498a:	f003 0301 	and.w	r3, r3, #1
 800498e:	2b00      	cmp	r3, #0
 8004990:	d057      	beq.n	8004a42 <HAL_PCD_IRQHandler+0x3ae>
          {
            fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8004992:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004994:	f003 030f 	and.w	r3, r3, #15
 8004998:	2201      	movs	r2, #1
 800499a:	fa02 f303 	lsl.w	r3, r2, r3
 800499e:	60fb      	str	r3, [r7, #12]
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 80049a0:	69fb      	ldr	r3, [r7, #28]
 80049a2:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80049a6:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80049a8:	68fb      	ldr	r3, [r7, #12]
 80049aa:	43db      	mvns	r3, r3
 80049ac:	69f9      	ldr	r1, [r7, #28]
 80049ae:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 80049b2:	4013      	ands	r3, r2
 80049b4:	634b      	str	r3, [r1, #52]	@ 0x34

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_XFRC);
 80049b6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80049b8:	015a      	lsls	r2, r3, #5
 80049ba:	69fb      	ldr	r3, [r7, #28]
 80049bc:	4413      	add	r3, r2
 80049be:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80049c2:	461a      	mov	r2, r3
 80049c4:	2301      	movs	r3, #1
 80049c6:	6093      	str	r3, [r2, #8]

            if (hpcd->Init.dma_enable == 1U)
 80049c8:	687b      	ldr	r3, [r7, #4]
 80049ca:	799b      	ldrb	r3, [r3, #6]
 80049cc:	2b01      	cmp	r3, #1
 80049ce:	d132      	bne.n	8004a36 <HAL_PCD_IRQHandler+0x3a2>
            {
              hpcd->IN_ep[epnum].xfer_buff += hpcd->IN_ep[epnum].maxpacket;
 80049d0:	6879      	ldr	r1, [r7, #4]
 80049d2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80049d4:	4613      	mov	r3, r2
 80049d6:	00db      	lsls	r3, r3, #3
 80049d8:	4413      	add	r3, r2
 80049da:	009b      	lsls	r3, r3, #2
 80049dc:	440b      	add	r3, r1
 80049de:	3320      	adds	r3, #32
 80049e0:	6819      	ldr	r1, [r3, #0]
 80049e2:	6878      	ldr	r0, [r7, #4]
 80049e4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80049e6:	4613      	mov	r3, r2
 80049e8:	00db      	lsls	r3, r3, #3
 80049ea:	4413      	add	r3, r2
 80049ec:	009b      	lsls	r3, r3, #2
 80049ee:	4403      	add	r3, r0
 80049f0:	331c      	adds	r3, #28
 80049f2:	681b      	ldr	r3, [r3, #0]
 80049f4:	4419      	add	r1, r3
 80049f6:	6878      	ldr	r0, [r7, #4]
 80049f8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80049fa:	4613      	mov	r3, r2
 80049fc:	00db      	lsls	r3, r3, #3
 80049fe:	4413      	add	r3, r2
 8004a00:	009b      	lsls	r3, r3, #2
 8004a02:	4403      	add	r3, r0
 8004a04:	3320      	adds	r3, #32
 8004a06:	6019      	str	r1, [r3, #0]

              /* this is ZLP, so prepare EP0 for next setup */
              if ((epnum == 0U) && (hpcd->IN_ep[epnum].xfer_len == 0U))
 8004a08:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004a0a:	2b00      	cmp	r3, #0
 8004a0c:	d113      	bne.n	8004a36 <HAL_PCD_IRQHandler+0x3a2>
 8004a0e:	6879      	ldr	r1, [r7, #4]
 8004a10:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004a12:	4613      	mov	r3, r2
 8004a14:	00db      	lsls	r3, r3, #3
 8004a16:	4413      	add	r3, r2
 8004a18:	009b      	lsls	r3, r3, #2
 8004a1a:	440b      	add	r3, r1
 8004a1c:	3324      	adds	r3, #36	@ 0x24
 8004a1e:	681b      	ldr	r3, [r3, #0]
 8004a20:	2b00      	cmp	r3, #0
 8004a22:	d108      	bne.n	8004a36 <HAL_PCD_IRQHandler+0x3a2>
              {
                /* prepare to rx more setup packets */
                (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8004a24:	687b      	ldr	r3, [r7, #4]
 8004a26:	6818      	ldr	r0, [r3, #0]
 8004a28:	687b      	ldr	r3, [r7, #4]
 8004a2a:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8004a2e:	461a      	mov	r2, r3
 8004a30:	2101      	movs	r1, #1
 8004a32:	f004 fcf7 	bl	8009424 <USB_EP0_OutStart>
            }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataInStageCallback(hpcd, (uint8_t)epnum);
#else
            HAL_PCD_DataInStageCallback(hpcd, (uint8_t)epnum);
 8004a36:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004a38:	b2db      	uxtb	r3, r3
 8004a3a:	4619      	mov	r1, r3
 8004a3c:	6878      	ldr	r0, [r7, #4]
 8004a3e:	f006 fb92 	bl	800b166 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }
          if ((epint & USB_OTG_DIEPINT_TOC) == USB_OTG_DIEPINT_TOC)
 8004a42:	693b      	ldr	r3, [r7, #16]
 8004a44:	f003 0308 	and.w	r3, r3, #8
 8004a48:	2b00      	cmp	r3, #0
 8004a4a:	d008      	beq.n	8004a5e <HAL_PCD_IRQHandler+0x3ca>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_TOC);
 8004a4c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004a4e:	015a      	lsls	r2, r3, #5
 8004a50:	69fb      	ldr	r3, [r7, #28]
 8004a52:	4413      	add	r3, r2
 8004a54:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004a58:	461a      	mov	r2, r3
 8004a5a:	2308      	movs	r3, #8
 8004a5c:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_ITTXFE) == USB_OTG_DIEPINT_ITTXFE)
 8004a5e:	693b      	ldr	r3, [r7, #16]
 8004a60:	f003 0310 	and.w	r3, r3, #16
 8004a64:	2b00      	cmp	r3, #0
 8004a66:	d008      	beq.n	8004a7a <HAL_PCD_IRQHandler+0x3e6>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_ITTXFE);
 8004a68:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004a6a:	015a      	lsls	r2, r3, #5
 8004a6c:	69fb      	ldr	r3, [r7, #28]
 8004a6e:	4413      	add	r3, r2
 8004a70:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004a74:	461a      	mov	r2, r3
 8004a76:	2310      	movs	r3, #16
 8004a78:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_INEPNE) == USB_OTG_DIEPINT_INEPNE)
 8004a7a:	693b      	ldr	r3, [r7, #16]
 8004a7c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004a80:	2b00      	cmp	r3, #0
 8004a82:	d008      	beq.n	8004a96 <HAL_PCD_IRQHandler+0x402>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_INEPNE);
 8004a84:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004a86:	015a      	lsls	r2, r3, #5
 8004a88:	69fb      	ldr	r3, [r7, #28]
 8004a8a:	4413      	add	r3, r2
 8004a8c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004a90:	461a      	mov	r2, r3
 8004a92:	2340      	movs	r3, #64	@ 0x40
 8004a94:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_EPDISD) == USB_OTG_DIEPINT_EPDISD)
 8004a96:	693b      	ldr	r3, [r7, #16]
 8004a98:	f003 0302 	and.w	r3, r3, #2
 8004a9c:	2b00      	cmp	r3, #0
 8004a9e:	d023      	beq.n	8004ae8 <HAL_PCD_IRQHandler+0x454>
          {
            (void)USB_FlushTxFifo(USBx, epnum);
 8004aa0:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8004aa2:	6a38      	ldr	r0, [r7, #32]
 8004aa4:	f003 fcf8 	bl	8008498 <USB_FlushTxFifo>

            ep = &hpcd->IN_ep[epnum];
 8004aa8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004aaa:	4613      	mov	r3, r2
 8004aac:	00db      	lsls	r3, r3, #3
 8004aae:	4413      	add	r3, r2
 8004ab0:	009b      	lsls	r3, r3, #2
 8004ab2:	3310      	adds	r3, #16
 8004ab4:	687a      	ldr	r2, [r7, #4]
 8004ab6:	4413      	add	r3, r2
 8004ab8:	3304      	adds	r3, #4
 8004aba:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 8004abc:	697b      	ldr	r3, [r7, #20]
 8004abe:	78db      	ldrb	r3, [r3, #3]
 8004ac0:	2b01      	cmp	r3, #1
 8004ac2:	d108      	bne.n	8004ad6 <HAL_PCD_IRQHandler+0x442>
            {
              ep->is_iso_incomplete = 0U;
 8004ac4:	697b      	ldr	r3, [r7, #20]
 8004ac6:	2200      	movs	r2, #0
 8004ac8:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
 8004aca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004acc:	b2db      	uxtb	r3, r3
 8004ace:	4619      	mov	r1, r3
 8004ad0:	6878      	ldr	r0, [r7, #4]
 8004ad2:	f006 fbdf 	bl	800b294 <HAL_PCD_ISOINIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_EPDISD);
 8004ad6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004ad8:	015a      	lsls	r2, r3, #5
 8004ada:	69fb      	ldr	r3, [r7, #28]
 8004adc:	4413      	add	r3, r2
 8004ade:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004ae2:	461a      	mov	r2, r3
 8004ae4:	2302      	movs	r3, #2
 8004ae6:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_TXFE) == USB_OTG_DIEPINT_TXFE)
 8004ae8:	693b      	ldr	r3, [r7, #16]
 8004aea:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004aee:	2b00      	cmp	r3, #0
 8004af0:	d003      	beq.n	8004afa <HAL_PCD_IRQHandler+0x466>
          {
            (void)PCD_WriteEmptyTxFifo(hpcd, epnum);
 8004af2:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8004af4:	6878      	ldr	r0, [r7, #4]
 8004af6:	f000 fcac 	bl	8005452 <PCD_WriteEmptyTxFifo>
          }
        }
        epnum++;
 8004afa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004afc:	3301      	adds	r3, #1
 8004afe:	627b      	str	r3, [r7, #36]	@ 0x24
        ep_intr >>= 1U;
 8004b00:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004b02:	085b      	lsrs	r3, r3, #1
 8004b04:	62bb      	str	r3, [r7, #40]	@ 0x28
      while (ep_intr != 0U)
 8004b06:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004b08:	2b00      	cmp	r3, #0
 8004b0a:	f47f af2e 	bne.w	800496a <HAL_PCD_IRQHandler+0x2d6>
      }
    }

    /* Handle Resume Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT))
 8004b0e:	687b      	ldr	r3, [r7, #4]
 8004b10:	681b      	ldr	r3, [r3, #0]
 8004b12:	4618      	mov	r0, r3
 8004b14:	f004 fbc8 	bl	80092a8 <USB_ReadInterrupts>
 8004b18:	4603      	mov	r3, r0
 8004b1a:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8004b1e:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8004b22:	d114      	bne.n	8004b4e <HAL_PCD_IRQHandler+0x4ba>
    {
      /* Clear the Remote Wake-up Signaling */
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8004b24:	69fb      	ldr	r3, [r7, #28]
 8004b26:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004b2a:	685b      	ldr	r3, [r3, #4]
 8004b2c:	69fa      	ldr	r2, [r7, #28]
 8004b2e:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8004b32:	f023 0301 	bic.w	r3, r3, #1
 8004b36:	6053      	str	r3, [r2, #4]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ResumeCallback(hpcd);
#else
      HAL_PCD_ResumeCallback(hpcd);
 8004b38:	6878      	ldr	r0, [r7, #4]
 8004b3a:	f006 fb8b 	bl	800b254 <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT);
 8004b3e:	687b      	ldr	r3, [r7, #4]
 8004b40:	681b      	ldr	r3, [r3, #0]
 8004b42:	695a      	ldr	r2, [r3, #20]
 8004b44:	687b      	ldr	r3, [r7, #4]
 8004b46:	681b      	ldr	r3, [r3, #0]
 8004b48:	f002 4200 	and.w	r2, r2, #2147483648	@ 0x80000000
 8004b4c:	615a      	str	r2, [r3, #20]
    }

    /* Handle Suspend Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP))
 8004b4e:	687b      	ldr	r3, [r7, #4]
 8004b50:	681b      	ldr	r3, [r3, #0]
 8004b52:	4618      	mov	r0, r3
 8004b54:	f004 fba8 	bl	80092a8 <USB_ReadInterrupts>
 8004b58:	4603      	mov	r3, r0
 8004b5a:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004b5e:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004b62:	d112      	bne.n	8004b8a <HAL_PCD_IRQHandler+0x4f6>
    {
      if ((USBx_DEVICE->DSTS & USB_OTG_DSTS_SUSPSTS) == USB_OTG_DSTS_SUSPSTS)
 8004b64:	69fb      	ldr	r3, [r7, #28]
 8004b66:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004b6a:	689b      	ldr	r3, [r3, #8]
 8004b6c:	f003 0301 	and.w	r3, r3, #1
 8004b70:	2b01      	cmp	r3, #1
 8004b72:	d102      	bne.n	8004b7a <HAL_PCD_IRQHandler+0x4e6>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 8004b74:	6878      	ldr	r0, [r7, #4]
 8004b76:	f006 fb47 	bl	800b208 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP);
 8004b7a:	687b      	ldr	r3, [r7, #4]
 8004b7c:	681b      	ldr	r3, [r3, #0]
 8004b7e:	695a      	ldr	r2, [r3, #20]
 8004b80:	687b      	ldr	r3, [r7, #4]
 8004b82:	681b      	ldr	r3, [r3, #0]
 8004b84:	f402 6200 	and.w	r2, r2, #2048	@ 0x800
 8004b88:	615a      	str	r2, [r3, #20]
    }
    /* Handle Reset Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBRST))
 8004b8a:	687b      	ldr	r3, [r7, #4]
 8004b8c:	681b      	ldr	r3, [r3, #0]
 8004b8e:	4618      	mov	r0, r3
 8004b90:	f004 fb8a 	bl	80092a8 <USB_ReadInterrupts>
 8004b94:	4603      	mov	r3, r0
 8004b96:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8004b9a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004b9e:	f040 80b7 	bne.w	8004d10 <HAL_PCD_IRQHandler+0x67c>
    {
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8004ba2:	69fb      	ldr	r3, [r7, #28]
 8004ba4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004ba8:	685b      	ldr	r3, [r3, #4]
 8004baa:	69fa      	ldr	r2, [r7, #28]
 8004bac:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8004bb0:	f023 0301 	bic.w	r3, r3, #1
 8004bb4:	6053      	str	r3, [r2, #4]
      (void)USB_FlushTxFifo(hpcd->Instance, 0x10U);
 8004bb6:	687b      	ldr	r3, [r7, #4]
 8004bb8:	681b      	ldr	r3, [r3, #0]
 8004bba:	2110      	movs	r1, #16
 8004bbc:	4618      	mov	r0, r3
 8004bbe:	f003 fc6b 	bl	8008498 <USB_FlushTxFifo>

      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8004bc2:	2300      	movs	r3, #0
 8004bc4:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004bc6:	e046      	b.n	8004c56 <HAL_PCD_IRQHandler+0x5c2>
      {
        USBx_INEP(i)->DIEPINT = 0xFB7FU;
 8004bc8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004bca:	015a      	lsls	r2, r3, #5
 8004bcc:	69fb      	ldr	r3, [r7, #28]
 8004bce:	4413      	add	r3, r2
 8004bd0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004bd4:	461a      	mov	r2, r3
 8004bd6:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8004bda:	6093      	str	r3, [r2, #8]
        USBx_INEP(i)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 8004bdc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004bde:	015a      	lsls	r2, r3, #5
 8004be0:	69fb      	ldr	r3, [r7, #28]
 8004be2:	4413      	add	r3, r2
 8004be4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004be8:	681b      	ldr	r3, [r3, #0]
 8004bea:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8004bec:	0151      	lsls	r1, r2, #5
 8004bee:	69fa      	ldr	r2, [r7, #28]
 8004bf0:	440a      	add	r2, r1
 8004bf2:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8004bf6:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8004bfa:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPINT = 0xFB7FU;
 8004bfc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004bfe:	015a      	lsls	r2, r3, #5
 8004c00:	69fb      	ldr	r3, [r7, #28]
 8004c02:	4413      	add	r3, r2
 8004c04:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004c08:	461a      	mov	r2, r3
 8004c0a:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8004c0e:	6093      	str	r3, [r2, #8]
        USBx_OUTEP(i)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 8004c10:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004c12:	015a      	lsls	r2, r3, #5
 8004c14:	69fb      	ldr	r3, [r7, #28]
 8004c16:	4413      	add	r3, r2
 8004c18:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004c1c:	681b      	ldr	r3, [r3, #0]
 8004c1e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8004c20:	0151      	lsls	r1, r2, #5
 8004c22:	69fa      	ldr	r2, [r7, #28]
 8004c24:	440a      	add	r2, r1
 8004c26:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8004c2a:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8004c2e:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 8004c30:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004c32:	015a      	lsls	r2, r3, #5
 8004c34:	69fb      	ldr	r3, [r7, #28]
 8004c36:	4413      	add	r3, r2
 8004c38:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004c3c:	681b      	ldr	r3, [r3, #0]
 8004c3e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8004c40:	0151      	lsls	r1, r2, #5
 8004c42:	69fa      	ldr	r2, [r7, #28]
 8004c44:	440a      	add	r2, r1
 8004c46:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8004c4a:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8004c4e:	6013      	str	r3, [r2, #0]
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8004c50:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004c52:	3301      	adds	r3, #1
 8004c54:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004c56:	687b      	ldr	r3, [r7, #4]
 8004c58:	791b      	ldrb	r3, [r3, #4]
 8004c5a:	461a      	mov	r2, r3
 8004c5c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004c5e:	4293      	cmp	r3, r2
 8004c60:	d3b2      	bcc.n	8004bc8 <HAL_PCD_IRQHandler+0x534>
      }
      USBx_DEVICE->DAINTMSK |= 0x10001U;
 8004c62:	69fb      	ldr	r3, [r7, #28]
 8004c64:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004c68:	69db      	ldr	r3, [r3, #28]
 8004c6a:	69fa      	ldr	r2, [r7, #28]
 8004c6c:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8004c70:	f043 1301 	orr.w	r3, r3, #65537	@ 0x10001
 8004c74:	61d3      	str	r3, [r2, #28]

      if (hpcd->Init.use_dedicated_ep1 != 0U)
 8004c76:	687b      	ldr	r3, [r7, #4]
 8004c78:	7bdb      	ldrb	r3, [r3, #15]
 8004c7a:	2b00      	cmp	r3, #0
 8004c7c:	d016      	beq.n	8004cac <HAL_PCD_IRQHandler+0x618>
      {
        USBx_DEVICE->DOUTEP1MSK |= USB_OTG_DOEPMSK_STUPM |
 8004c7e:	69fb      	ldr	r3, [r7, #28]
 8004c80:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004c84:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004c88:	69fa      	ldr	r2, [r7, #28]
 8004c8a:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8004c8e:	f043 030b 	orr.w	r3, r3, #11
 8004c92:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84
                                   USB_OTG_DOEPMSK_XFRCM |
                                   USB_OTG_DOEPMSK_EPDM;

        USBx_DEVICE->DINEP1MSK |= USB_OTG_DIEPMSK_TOM |
 8004c96:	69fb      	ldr	r3, [r7, #28]
 8004c98:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004c9c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004c9e:	69fa      	ldr	r2, [r7, #28]
 8004ca0:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8004ca4:	f043 030b 	orr.w	r3, r3, #11
 8004ca8:	6453      	str	r3, [r2, #68]	@ 0x44
 8004caa:	e015      	b.n	8004cd8 <HAL_PCD_IRQHandler+0x644>
                                  USB_OTG_DIEPMSK_XFRCM |
                                  USB_OTG_DIEPMSK_EPDM;
      }
      else
      {
        USBx_DEVICE->DOEPMSK |= USB_OTG_DOEPMSK_STUPM |
 8004cac:	69fb      	ldr	r3, [r7, #28]
 8004cae:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004cb2:	695b      	ldr	r3, [r3, #20]
 8004cb4:	69fa      	ldr	r2, [r7, #28]
 8004cb6:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8004cba:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8004cbe:	f043 032b 	orr.w	r3, r3, #43	@ 0x2b
 8004cc2:	6153      	str	r3, [r2, #20]
                                USB_OTG_DOEPMSK_XFRCM |
                                USB_OTG_DOEPMSK_EPDM |
                                USB_OTG_DOEPMSK_OTEPSPRM |
                                USB_OTG_DOEPMSK_NAKM;

        USBx_DEVICE->DIEPMSK |= USB_OTG_DIEPMSK_TOM |
 8004cc4:	69fb      	ldr	r3, [r7, #28]
 8004cc6:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004cca:	691b      	ldr	r3, [r3, #16]
 8004ccc:	69fa      	ldr	r2, [r7, #28]
 8004cce:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8004cd2:	f043 030b 	orr.w	r3, r3, #11
 8004cd6:	6113      	str	r3, [r2, #16]
                                USB_OTG_DIEPMSK_XFRCM |
                                USB_OTG_DIEPMSK_EPDM;
      }

      /* Set Default Address to 0 */
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 8004cd8:	69fb      	ldr	r3, [r7, #28]
 8004cda:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004cde:	681b      	ldr	r3, [r3, #0]
 8004ce0:	69fa      	ldr	r2, [r7, #28]
 8004ce2:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8004ce6:	f423 63fe 	bic.w	r3, r3, #2032	@ 0x7f0
 8004cea:	6013      	str	r3, [r2, #0]

      /* setup EP0 to receive SETUP packets */
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 8004cec:	687b      	ldr	r3, [r7, #4]
 8004cee:	6818      	ldr	r0, [r3, #0]
 8004cf0:	687b      	ldr	r3, [r7, #4]
 8004cf2:	7999      	ldrb	r1, [r3, #6]
                             (uint8_t *)hpcd->Setup);
 8004cf4:	687b      	ldr	r3, [r7, #4]
 8004cf6:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 8004cfa:	461a      	mov	r2, r3
 8004cfc:	f004 fb92 	bl	8009424 <USB_EP0_OutStart>

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBRST);
 8004d00:	687b      	ldr	r3, [r7, #4]
 8004d02:	681b      	ldr	r3, [r3, #0]
 8004d04:	695a      	ldr	r2, [r3, #20]
 8004d06:	687b      	ldr	r3, [r7, #4]
 8004d08:	681b      	ldr	r3, [r3, #0]
 8004d0a:	f402 5280 	and.w	r2, r2, #4096	@ 0x1000
 8004d0e:	615a      	str	r2, [r3, #20]
    }

    /* Handle Enumeration done Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE))
 8004d10:	687b      	ldr	r3, [r7, #4]
 8004d12:	681b      	ldr	r3, [r3, #0]
 8004d14:	4618      	mov	r0, r3
 8004d16:	f004 fac7 	bl	80092a8 <USB_ReadInterrupts>
 8004d1a:	4603      	mov	r3, r0
 8004d1c:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8004d20:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004d24:	d123      	bne.n	8004d6e <HAL_PCD_IRQHandler+0x6da>
    {
      (void)USB_ActivateSetup(hpcd->Instance);
 8004d26:	687b      	ldr	r3, [r7, #4]
 8004d28:	681b      	ldr	r3, [r3, #0]
 8004d2a:	4618      	mov	r0, r3
 8004d2c:	f004 fb57 	bl	80093de <USB_ActivateSetup>
      hpcd->Init.speed = USB_GetDevSpeed(hpcd->Instance);
 8004d30:	687b      	ldr	r3, [r7, #4]
 8004d32:	681b      	ldr	r3, [r3, #0]
 8004d34:	4618      	mov	r0, r3
 8004d36:	f003 fc25 	bl	8008584 <USB_GetDevSpeed>
 8004d3a:	4603      	mov	r3, r0
 8004d3c:	461a      	mov	r2, r3
 8004d3e:	687b      	ldr	r3, [r7, #4]
 8004d40:	71da      	strb	r2, [r3, #7]

      /* Set USB Turnaround time */
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8004d42:	687b      	ldr	r3, [r7, #4]
 8004d44:	681c      	ldr	r4, [r3, #0]
 8004d46:	f001 f99b 	bl	8006080 <HAL_RCC_GetHCLKFreq>
 8004d4a:	4601      	mov	r1, r0
                                  HAL_RCC_GetHCLKFreq(),
                                  (uint8_t)hpcd->Init.speed);
 8004d4c:	687b      	ldr	r3, [r7, #4]
 8004d4e:	79db      	ldrb	r3, [r3, #7]
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8004d50:	461a      	mov	r2, r3
 8004d52:	4620      	mov	r0, r4
 8004d54:	f003 f92e 	bl	8007fb4 <USB_SetTurnaroundTime>

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ResetCallback(hpcd);
#else
      HAL_PCD_ResetCallback(hpcd);
 8004d58:	6878      	ldr	r0, [r7, #4]
 8004d5a:	f006 fa2c 	bl	800b1b6 <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE);
 8004d5e:	687b      	ldr	r3, [r7, #4]
 8004d60:	681b      	ldr	r3, [r3, #0]
 8004d62:	695a      	ldr	r2, [r3, #20]
 8004d64:	687b      	ldr	r3, [r7, #4]
 8004d66:	681b      	ldr	r3, [r3, #0]
 8004d68:	f402 5200 	and.w	r2, r2, #8192	@ 0x2000
 8004d6c:	615a      	str	r2, [r3, #20]
    }

    /* Handle SOF Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SOF))
 8004d6e:	687b      	ldr	r3, [r7, #4]
 8004d70:	681b      	ldr	r3, [r3, #0]
 8004d72:	4618      	mov	r0, r3
 8004d74:	f004 fa98 	bl	80092a8 <USB_ReadInterrupts>
 8004d78:	4603      	mov	r3, r0
 8004d7a:	f003 0308 	and.w	r3, r3, #8
 8004d7e:	2b08      	cmp	r3, #8
 8004d80:	d10a      	bne.n	8004d98 <HAL_PCD_IRQHandler+0x704>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->SOFCallback(hpcd);
#else
      HAL_PCD_SOFCallback(hpcd);
 8004d82:	6878      	ldr	r0, [r7, #4]
 8004d84:	f006 fa09 	bl	800b19a <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SOF);
 8004d88:	687b      	ldr	r3, [r7, #4]
 8004d8a:	681b      	ldr	r3, [r3, #0]
 8004d8c:	695a      	ldr	r2, [r3, #20]
 8004d8e:	687b      	ldr	r3, [r7, #4]
 8004d90:	681b      	ldr	r3, [r3, #0]
 8004d92:	f002 0208 	and.w	r2, r2, #8
 8004d96:	615a      	str	r2, [r3, #20]
    }

    /* Handle Global OUT NAK effective Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_BOUTNAKEFF))
 8004d98:	687b      	ldr	r3, [r7, #4]
 8004d9a:	681b      	ldr	r3, [r3, #0]
 8004d9c:	4618      	mov	r0, r3
 8004d9e:	f004 fa83 	bl	80092a8 <USB_ReadInterrupts>
 8004da2:	4603      	mov	r3, r0
 8004da4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004da8:	2b80      	cmp	r3, #128	@ 0x80
 8004daa:	d123      	bne.n	8004df4 <HAL_PCD_IRQHandler+0x760>
    {
      USBx->GINTMSK &= ~USB_OTG_GINTMSK_GONAKEFFM;
 8004dac:	6a3b      	ldr	r3, [r7, #32]
 8004dae:	699b      	ldr	r3, [r3, #24]
 8004db0:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8004db4:	6a3b      	ldr	r3, [r7, #32]
 8004db6:	619a      	str	r2, [r3, #24]

      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8004db8:	2301      	movs	r3, #1
 8004dba:	627b      	str	r3, [r7, #36]	@ 0x24
 8004dbc:	e014      	b.n	8004de8 <HAL_PCD_IRQHandler+0x754>
      {
        if (hpcd->OUT_ep[epnum].is_iso_incomplete == 1U)
 8004dbe:	6879      	ldr	r1, [r7, #4]
 8004dc0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004dc2:	4613      	mov	r3, r2
 8004dc4:	00db      	lsls	r3, r3, #3
 8004dc6:	4413      	add	r3, r2
 8004dc8:	009b      	lsls	r3, r3, #2
 8004dca:	440b      	add	r3, r1
 8004dcc:	f203 2357 	addw	r3, r3, #599	@ 0x257
 8004dd0:	781b      	ldrb	r3, [r3, #0]
 8004dd2:	2b01      	cmp	r3, #1
 8004dd4:	d105      	bne.n	8004de2 <HAL_PCD_IRQHandler+0x74e>
        {
          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)epnum);
 8004dd6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004dd8:	b2db      	uxtb	r3, r3
 8004dda:	4619      	mov	r1, r3
 8004ddc:	6878      	ldr	r0, [r7, #4]
 8004dde:	f000 fb07 	bl	80053f0 <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8004de2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004de4:	3301      	adds	r3, #1
 8004de6:	627b      	str	r3, [r7, #36]	@ 0x24
 8004de8:	687b      	ldr	r3, [r7, #4]
 8004dea:	791b      	ldrb	r3, [r3, #4]
 8004dec:	461a      	mov	r2, r3
 8004dee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004df0:	4293      	cmp	r3, r2
 8004df2:	d3e4      	bcc.n	8004dbe <HAL_PCD_IRQHandler+0x72a>
        }
      }
    }

    /* Handle Incomplete ISO IN Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR))
 8004df4:	687b      	ldr	r3, [r7, #4]
 8004df6:	681b      	ldr	r3, [r3, #0]
 8004df8:	4618      	mov	r0, r3
 8004dfa:	f004 fa55 	bl	80092a8 <USB_ReadInterrupts>
 8004dfe:	4603      	mov	r3, r0
 8004e00:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8004e04:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8004e08:	d13c      	bne.n	8004e84 <HAL_PCD_IRQHandler+0x7f0>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8004e0a:	2301      	movs	r3, #1
 8004e0c:	627b      	str	r3, [r7, #36]	@ 0x24
 8004e0e:	e02b      	b.n	8004e68 <HAL_PCD_IRQHandler+0x7d4>
      {
        RegVal = USBx_INEP(epnum)->DIEPCTL;
 8004e10:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004e12:	015a      	lsls	r2, r3, #5
 8004e14:	69fb      	ldr	r3, [r7, #28]
 8004e16:	4413      	add	r3, r2
 8004e18:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004e1c:	681b      	ldr	r3, [r3, #0]
 8004e1e:	61bb      	str	r3, [r7, #24]

        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 8004e20:	6879      	ldr	r1, [r7, #4]
 8004e22:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004e24:	4613      	mov	r3, r2
 8004e26:	00db      	lsls	r3, r3, #3
 8004e28:	4413      	add	r3, r2
 8004e2a:	009b      	lsls	r3, r3, #2
 8004e2c:	440b      	add	r3, r1
 8004e2e:	3318      	adds	r3, #24
 8004e30:	781b      	ldrb	r3, [r3, #0]
 8004e32:	2b01      	cmp	r3, #1
 8004e34:	d115      	bne.n	8004e62 <HAL_PCD_IRQHandler+0x7ce>
            ((RegVal & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA))
 8004e36:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 8004e38:	2b00      	cmp	r3, #0
 8004e3a:	da12      	bge.n	8004e62 <HAL_PCD_IRQHandler+0x7ce>
        {
          hpcd->IN_ep[epnum].is_iso_incomplete = 1U;
 8004e3c:	6879      	ldr	r1, [r7, #4]
 8004e3e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004e40:	4613      	mov	r3, r2
 8004e42:	00db      	lsls	r3, r3, #3
 8004e44:	4413      	add	r3, r2
 8004e46:	009b      	lsls	r3, r3, #2
 8004e48:	440b      	add	r3, r1
 8004e4a:	3317      	adds	r3, #23
 8004e4c:	2201      	movs	r2, #1
 8004e4e:	701a      	strb	r2, [r3, #0]

          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)(epnum | 0x80U));
 8004e50:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004e52:	b2db      	uxtb	r3, r3
 8004e54:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8004e58:	b2db      	uxtb	r3, r3
 8004e5a:	4619      	mov	r1, r3
 8004e5c:	6878      	ldr	r0, [r7, #4]
 8004e5e:	f000 fac7 	bl	80053f0 <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8004e62:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004e64:	3301      	adds	r3, #1
 8004e66:	627b      	str	r3, [r7, #36]	@ 0x24
 8004e68:	687b      	ldr	r3, [r7, #4]
 8004e6a:	791b      	ldrb	r3, [r3, #4]
 8004e6c:	461a      	mov	r2, r3
 8004e6e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004e70:	4293      	cmp	r3, r2
 8004e72:	d3cd      	bcc.n	8004e10 <HAL_PCD_IRQHandler+0x77c>
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR);
 8004e74:	687b      	ldr	r3, [r7, #4]
 8004e76:	681b      	ldr	r3, [r3, #0]
 8004e78:	695a      	ldr	r2, [r3, #20]
 8004e7a:	687b      	ldr	r3, [r7, #4]
 8004e7c:	681b      	ldr	r3, [r3, #0]
 8004e7e:	f402 1280 	and.w	r2, r2, #1048576	@ 0x100000
 8004e82:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO OUT Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 8004e84:	687b      	ldr	r3, [r7, #4]
 8004e86:	681b      	ldr	r3, [r3, #0]
 8004e88:	4618      	mov	r0, r3
 8004e8a:	f004 fa0d 	bl	80092a8 <USB_ReadInterrupts>
 8004e8e:	4603      	mov	r3, r0
 8004e90:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8004e94:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8004e98:	d156      	bne.n	8004f48 <HAL_PCD_IRQHandler+0x8b4>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8004e9a:	2301      	movs	r3, #1
 8004e9c:	627b      	str	r3, [r7, #36]	@ 0x24
 8004e9e:	e045      	b.n	8004f2c <HAL_PCD_IRQHandler+0x898>
      {
        RegVal = USBx_OUTEP(epnum)->DOEPCTL;
 8004ea0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004ea2:	015a      	lsls	r2, r3, #5
 8004ea4:	69fb      	ldr	r3, [r7, #28]
 8004ea6:	4413      	add	r3, r2
 8004ea8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004eac:	681b      	ldr	r3, [r3, #0]
 8004eae:	61bb      	str	r3, [r7, #24]

        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 8004eb0:	6879      	ldr	r1, [r7, #4]
 8004eb2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004eb4:	4613      	mov	r3, r2
 8004eb6:	00db      	lsls	r3, r3, #3
 8004eb8:	4413      	add	r3, r2
 8004eba:	009b      	lsls	r3, r3, #2
 8004ebc:	440b      	add	r3, r1
 8004ebe:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 8004ec2:	781b      	ldrb	r3, [r3, #0]
 8004ec4:	2b01      	cmp	r3, #1
 8004ec6:	d12e      	bne.n	8004f26 <HAL_PCD_IRQHandler+0x892>
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 8004ec8:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 8004eca:	2b00      	cmp	r3, #0
 8004ecc:	da2b      	bge.n	8004f26 <HAL_PCD_IRQHandler+0x892>
            ((RegVal & (0x1U << 16)) == (hpcd->FrameNumber & 0x1U)))
 8004ece:	69bb      	ldr	r3, [r7, #24]
 8004ed0:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 8004ed4:	687b      	ldr	r3, [r7, #4]
 8004ed6:	f8d3 34d4 	ldr.w	r3, [r3, #1236]	@ 0x4d4
 8004eda:	f003 0301 	and.w	r3, r3, #1
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 8004ede:	429a      	cmp	r2, r3
 8004ee0:	d121      	bne.n	8004f26 <HAL_PCD_IRQHandler+0x892>
        {
          hpcd->OUT_ep[epnum].is_iso_incomplete = 1U;
 8004ee2:	6879      	ldr	r1, [r7, #4]
 8004ee4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004ee6:	4613      	mov	r3, r2
 8004ee8:	00db      	lsls	r3, r3, #3
 8004eea:	4413      	add	r3, r2
 8004eec:	009b      	lsls	r3, r3, #2
 8004eee:	440b      	add	r3, r1
 8004ef0:	f203 2357 	addw	r3, r3, #599	@ 0x257
 8004ef4:	2201      	movs	r2, #1
 8004ef6:	701a      	strb	r2, [r3, #0]

          USBx->GINTMSK |= USB_OTG_GINTMSK_GONAKEFFM;
 8004ef8:	6a3b      	ldr	r3, [r7, #32]
 8004efa:	699b      	ldr	r3, [r3, #24]
 8004efc:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8004f00:	6a3b      	ldr	r3, [r7, #32]
 8004f02:	619a      	str	r2, [r3, #24]

          if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == 0U)
 8004f04:	6a3b      	ldr	r3, [r7, #32]
 8004f06:	695b      	ldr	r3, [r3, #20]
 8004f08:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004f0c:	2b00      	cmp	r3, #0
 8004f0e:	d10a      	bne.n	8004f26 <HAL_PCD_IRQHandler+0x892>
          {
            USBx_DEVICE->DCTL |= USB_OTG_DCTL_SGONAK;
 8004f10:	69fb      	ldr	r3, [r7, #28]
 8004f12:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004f16:	685b      	ldr	r3, [r3, #4]
 8004f18:	69fa      	ldr	r2, [r7, #28]
 8004f1a:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8004f1e:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8004f22:	6053      	str	r3, [r2, #4]
            break;
 8004f24:	e008      	b.n	8004f38 <HAL_PCD_IRQHandler+0x8a4>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8004f26:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004f28:	3301      	adds	r3, #1
 8004f2a:	627b      	str	r3, [r7, #36]	@ 0x24
 8004f2c:	687b      	ldr	r3, [r7, #4]
 8004f2e:	791b      	ldrb	r3, [r3, #4]
 8004f30:	461a      	mov	r2, r3
 8004f32:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004f34:	4293      	cmp	r3, r2
 8004f36:	d3b3      	bcc.n	8004ea0 <HAL_PCD_IRQHandler+0x80c>
          }
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 8004f38:	687b      	ldr	r3, [r7, #4]
 8004f3a:	681b      	ldr	r3, [r3, #0]
 8004f3c:	695a      	ldr	r2, [r3, #20]
 8004f3e:	687b      	ldr	r3, [r7, #4]
 8004f40:	681b      	ldr	r3, [r3, #0]
 8004f42:	f402 1200 	and.w	r2, r2, #2097152	@ 0x200000
 8004f46:	615a      	str	r2, [r3, #20]
    }

    /* Handle Connection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT))
 8004f48:	687b      	ldr	r3, [r7, #4]
 8004f4a:	681b      	ldr	r3, [r3, #0]
 8004f4c:	4618      	mov	r0, r3
 8004f4e:	f004 f9ab 	bl	80092a8 <USB_ReadInterrupts>
 8004f52:	4603      	mov	r3, r0
 8004f54:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 8004f58:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004f5c:	d10a      	bne.n	8004f74 <HAL_PCD_IRQHandler+0x8e0>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ConnectCallback(hpcd);
#else
      HAL_PCD_ConnectCallback(hpcd);
 8004f5e:	6878      	ldr	r0, [r7, #4]
 8004f60:	f006 f9aa 	bl	800b2b8 <HAL_PCD_ConnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT);
 8004f64:	687b      	ldr	r3, [r7, #4]
 8004f66:	681b      	ldr	r3, [r3, #0]
 8004f68:	695a      	ldr	r2, [r3, #20]
 8004f6a:	687b      	ldr	r3, [r7, #4]
 8004f6c:	681b      	ldr	r3, [r3, #0]
 8004f6e:	f002 4280 	and.w	r2, r2, #1073741824	@ 0x40000000
 8004f72:	615a      	str	r2, [r3, #20]
    }

    /* Handle Disconnection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OTGINT))
 8004f74:	687b      	ldr	r3, [r7, #4]
 8004f76:	681b      	ldr	r3, [r3, #0]
 8004f78:	4618      	mov	r0, r3
 8004f7a:	f004 f995 	bl	80092a8 <USB_ReadInterrupts>
 8004f7e:	4603      	mov	r3, r0
 8004f80:	f003 0304 	and.w	r3, r3, #4
 8004f84:	2b04      	cmp	r3, #4
 8004f86:	d115      	bne.n	8004fb4 <HAL_PCD_IRQHandler+0x920>
    {
      RegVal = hpcd->Instance->GOTGINT;
 8004f88:	687b      	ldr	r3, [r7, #4]
 8004f8a:	681b      	ldr	r3, [r3, #0]
 8004f8c:	685b      	ldr	r3, [r3, #4]
 8004f8e:	61bb      	str	r3, [r7, #24]

      if ((RegVal & USB_OTG_GOTGINT_SEDET) == USB_OTG_GOTGINT_SEDET)
 8004f90:	69bb      	ldr	r3, [r7, #24]
 8004f92:	f003 0304 	and.w	r3, r3, #4
 8004f96:	2b00      	cmp	r3, #0
 8004f98:	d002      	beq.n	8004fa0 <HAL_PCD_IRQHandler+0x90c>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DisconnectCallback(hpcd);
#else
        HAL_PCD_DisconnectCallback(hpcd);
 8004f9a:	6878      	ldr	r0, [r7, #4]
 8004f9c:	f006 f99a 	bl	800b2d4 <HAL_PCD_DisconnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      hpcd->Instance->GOTGINT |= RegVal;
 8004fa0:	687b      	ldr	r3, [r7, #4]
 8004fa2:	681b      	ldr	r3, [r3, #0]
 8004fa4:	6859      	ldr	r1, [r3, #4]
 8004fa6:	687b      	ldr	r3, [r7, #4]
 8004fa8:	681b      	ldr	r3, [r3, #0]
 8004faa:	69ba      	ldr	r2, [r7, #24]
 8004fac:	430a      	orrs	r2, r1
 8004fae:	605a      	str	r2, [r3, #4]
 8004fb0:	e000      	b.n	8004fb4 <HAL_PCD_IRQHandler+0x920>
      return;
 8004fb2:	bf00      	nop
    }
  }
}
 8004fb4:	3734      	adds	r7, #52	@ 0x34
 8004fb6:	46bd      	mov	sp, r7
 8004fb8:	bd90      	pop	{r4, r7, pc}

08004fba <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 8004fba:	b580      	push	{r7, lr}
 8004fbc:	b082      	sub	sp, #8
 8004fbe:	af00      	add	r7, sp, #0
 8004fc0:	6078      	str	r0, [r7, #4]
 8004fc2:	460b      	mov	r3, r1
 8004fc4:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 8004fc6:	687b      	ldr	r3, [r7, #4]
 8004fc8:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8004fcc:	2b01      	cmp	r3, #1
 8004fce:	d101      	bne.n	8004fd4 <HAL_PCD_SetAddress+0x1a>
 8004fd0:	2302      	movs	r3, #2
 8004fd2:	e012      	b.n	8004ffa <HAL_PCD_SetAddress+0x40>
 8004fd4:	687b      	ldr	r3, [r7, #4]
 8004fd6:	2201      	movs	r2, #1
 8004fd8:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  hpcd->USB_Address = address;
 8004fdc:	687b      	ldr	r3, [r7, #4]
 8004fde:	78fa      	ldrb	r2, [r7, #3]
 8004fe0:	745a      	strb	r2, [r3, #17]
  (void)USB_SetDevAddress(hpcd->Instance, address);
 8004fe2:	687b      	ldr	r3, [r7, #4]
 8004fe4:	681b      	ldr	r3, [r3, #0]
 8004fe6:	78fa      	ldrb	r2, [r7, #3]
 8004fe8:	4611      	mov	r1, r2
 8004fea:	4618      	mov	r0, r3
 8004fec:	f004 f8f7 	bl	80091de <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 8004ff0:	687b      	ldr	r3, [r7, #4]
 8004ff2:	2200      	movs	r2, #0
 8004ff4:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 8004ff8:	2300      	movs	r3, #0
}
 8004ffa:	4618      	mov	r0, r3
 8004ffc:	3708      	adds	r7, #8
 8004ffe:	46bd      	mov	sp, r7
 8005000:	bd80      	pop	{r7, pc}

08005002 <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 8005002:	b580      	push	{r7, lr}
 8005004:	b084      	sub	sp, #16
 8005006:	af00      	add	r7, sp, #0
 8005008:	6078      	str	r0, [r7, #4]
 800500a:	4608      	mov	r0, r1
 800500c:	4611      	mov	r1, r2
 800500e:	461a      	mov	r2, r3
 8005010:	4603      	mov	r3, r0
 8005012:	70fb      	strb	r3, [r7, #3]
 8005014:	460b      	mov	r3, r1
 8005016:	803b      	strh	r3, [r7, #0]
 8005018:	4613      	mov	r3, r2
 800501a:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef  ret = HAL_OK;
 800501c:	2300      	movs	r3, #0
 800501e:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8005020:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8005024:	2b00      	cmp	r3, #0
 8005026:	da0f      	bge.n	8005048 <HAL_PCD_EP_Open+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8005028:	78fb      	ldrb	r3, [r7, #3]
 800502a:	f003 020f 	and.w	r2, r3, #15
 800502e:	4613      	mov	r3, r2
 8005030:	00db      	lsls	r3, r3, #3
 8005032:	4413      	add	r3, r2
 8005034:	009b      	lsls	r3, r3, #2
 8005036:	3310      	adds	r3, #16
 8005038:	687a      	ldr	r2, [r7, #4]
 800503a:	4413      	add	r3, r2
 800503c:	3304      	adds	r3, #4
 800503e:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8005040:	68fb      	ldr	r3, [r7, #12]
 8005042:	2201      	movs	r2, #1
 8005044:	705a      	strb	r2, [r3, #1]
 8005046:	e00f      	b.n	8005068 <HAL_PCD_EP_Open+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8005048:	78fb      	ldrb	r3, [r7, #3]
 800504a:	f003 020f 	and.w	r2, r3, #15
 800504e:	4613      	mov	r3, r2
 8005050:	00db      	lsls	r3, r3, #3
 8005052:	4413      	add	r3, r2
 8005054:	009b      	lsls	r3, r3, #2
 8005056:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 800505a:	687a      	ldr	r2, [r7, #4]
 800505c:	4413      	add	r3, r2
 800505e:	3304      	adds	r3, #4
 8005060:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8005062:	68fb      	ldr	r3, [r7, #12]
 8005064:	2200      	movs	r2, #0
 8005066:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 8005068:	78fb      	ldrb	r3, [r7, #3]
 800506a:	f003 030f 	and.w	r3, r3, #15
 800506e:	b2da      	uxtb	r2, r3
 8005070:	68fb      	ldr	r3, [r7, #12]
 8005072:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = ep_mps;
 8005074:	883a      	ldrh	r2, [r7, #0]
 8005076:	68fb      	ldr	r3, [r7, #12]
 8005078:	609a      	str	r2, [r3, #8]
  ep->type = ep_type;
 800507a:	68fb      	ldr	r3, [r7, #12]
 800507c:	78ba      	ldrb	r2, [r7, #2]
 800507e:	711a      	strb	r2, [r3, #4]

  if (ep->is_in != 0U)
 8005080:	68fb      	ldr	r3, [r7, #12]
 8005082:	785b      	ldrb	r3, [r3, #1]
 8005084:	2b00      	cmp	r3, #0
 8005086:	d004      	beq.n	8005092 <HAL_PCD_EP_Open+0x90>
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
 8005088:	68fb      	ldr	r3, [r7, #12]
 800508a:	781b      	ldrb	r3, [r3, #0]
 800508c:	461a      	mov	r2, r3
 800508e:	68fb      	ldr	r3, [r7, #12]
 8005090:	835a      	strh	r2, [r3, #26]
  }

  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 8005092:	78bb      	ldrb	r3, [r7, #2]
 8005094:	2b02      	cmp	r3, #2
 8005096:	d102      	bne.n	800509e <HAL_PCD_EP_Open+0x9c>
  {
    ep->data_pid_start = 0U;
 8005098:	68fb      	ldr	r3, [r7, #12]
 800509a:	2200      	movs	r2, #0
 800509c:	715a      	strb	r2, [r3, #5]
  }

  __HAL_LOCK(hpcd);
 800509e:	687b      	ldr	r3, [r7, #4]
 80050a0:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 80050a4:	2b01      	cmp	r3, #1
 80050a6:	d101      	bne.n	80050ac <HAL_PCD_EP_Open+0xaa>
 80050a8:	2302      	movs	r3, #2
 80050aa:	e00e      	b.n	80050ca <HAL_PCD_EP_Open+0xc8>
 80050ac:	687b      	ldr	r3, [r7, #4]
 80050ae:	2201      	movs	r2, #1
 80050b0:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 80050b4:	687b      	ldr	r3, [r7, #4]
 80050b6:	681b      	ldr	r3, [r3, #0]
 80050b8:	68f9      	ldr	r1, [r7, #12]
 80050ba:	4618      	mov	r0, r3
 80050bc:	f003 fa86 	bl	80085cc <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 80050c0:	687b      	ldr	r3, [r7, #4]
 80050c2:	2200      	movs	r2, #0
 80050c4:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return ret;
 80050c8:	7afb      	ldrb	r3, [r7, #11]
}
 80050ca:	4618      	mov	r0, r3
 80050cc:	3710      	adds	r7, #16
 80050ce:	46bd      	mov	sp, r7
 80050d0:	bd80      	pop	{r7, pc}

080050d2 <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80050d2:	b580      	push	{r7, lr}
 80050d4:	b084      	sub	sp, #16
 80050d6:	af00      	add	r7, sp, #0
 80050d8:	6078      	str	r0, [r7, #4]
 80050da:	460b      	mov	r3, r1
 80050dc:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 80050de:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80050e2:	2b00      	cmp	r3, #0
 80050e4:	da0f      	bge.n	8005106 <HAL_PCD_EP_Close+0x34>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80050e6:	78fb      	ldrb	r3, [r7, #3]
 80050e8:	f003 020f 	and.w	r2, r3, #15
 80050ec:	4613      	mov	r3, r2
 80050ee:	00db      	lsls	r3, r3, #3
 80050f0:	4413      	add	r3, r2
 80050f2:	009b      	lsls	r3, r3, #2
 80050f4:	3310      	adds	r3, #16
 80050f6:	687a      	ldr	r2, [r7, #4]
 80050f8:	4413      	add	r3, r2
 80050fa:	3304      	adds	r3, #4
 80050fc:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80050fe:	68fb      	ldr	r3, [r7, #12]
 8005100:	2201      	movs	r2, #1
 8005102:	705a      	strb	r2, [r3, #1]
 8005104:	e00f      	b.n	8005126 <HAL_PCD_EP_Close+0x54>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8005106:	78fb      	ldrb	r3, [r7, #3]
 8005108:	f003 020f 	and.w	r2, r3, #15
 800510c:	4613      	mov	r3, r2
 800510e:	00db      	lsls	r3, r3, #3
 8005110:	4413      	add	r3, r2
 8005112:	009b      	lsls	r3, r3, #2
 8005114:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8005118:	687a      	ldr	r2, [r7, #4]
 800511a:	4413      	add	r3, r2
 800511c:	3304      	adds	r3, #4
 800511e:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8005120:	68fb      	ldr	r3, [r7, #12]
 8005122:	2200      	movs	r2, #0
 8005124:	705a      	strb	r2, [r3, #1]
  }
  ep->num = ep_addr & EP_ADDR_MSK;
 8005126:	78fb      	ldrb	r3, [r7, #3]
 8005128:	f003 030f 	and.w	r3, r3, #15
 800512c:	b2da      	uxtb	r2, r3
 800512e:	68fb      	ldr	r3, [r7, #12]
 8005130:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8005132:	687b      	ldr	r3, [r7, #4]
 8005134:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8005138:	2b01      	cmp	r3, #1
 800513a:	d101      	bne.n	8005140 <HAL_PCD_EP_Close+0x6e>
 800513c:	2302      	movs	r3, #2
 800513e:	e00e      	b.n	800515e <HAL_PCD_EP_Close+0x8c>
 8005140:	687b      	ldr	r3, [r7, #4]
 8005142:	2201      	movs	r2, #1
 8005144:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 8005148:	687b      	ldr	r3, [r7, #4]
 800514a:	681b      	ldr	r3, [r3, #0]
 800514c:	68f9      	ldr	r1, [r7, #12]
 800514e:	4618      	mov	r0, r3
 8005150:	f003 fac2 	bl	80086d8 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8005154:	687b      	ldr	r3, [r7, #4]
 8005156:	2200      	movs	r2, #0
 8005158:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  return HAL_OK;
 800515c:	2300      	movs	r3, #0
}
 800515e:	4618      	mov	r0, r3
 8005160:	3710      	adds	r7, #16
 8005162:	46bd      	mov	sp, r7
 8005164:	bd80      	pop	{r7, pc}

08005166 <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8005166:	b580      	push	{r7, lr}
 8005168:	b086      	sub	sp, #24
 800516a:	af00      	add	r7, sp, #0
 800516c:	60f8      	str	r0, [r7, #12]
 800516e:	607a      	str	r2, [r7, #4]
 8005170:	603b      	str	r3, [r7, #0]
 8005172:	460b      	mov	r3, r1
 8005174:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8005176:	7afb      	ldrb	r3, [r7, #11]
 8005178:	f003 020f 	and.w	r2, r3, #15
 800517c:	4613      	mov	r3, r2
 800517e:	00db      	lsls	r3, r3, #3
 8005180:	4413      	add	r3, r2
 8005182:	009b      	lsls	r3, r3, #2
 8005184:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8005188:	68fa      	ldr	r2, [r7, #12]
 800518a:	4413      	add	r3, r2
 800518c:	3304      	adds	r3, #4
 800518e:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8005190:	697b      	ldr	r3, [r7, #20]
 8005192:	687a      	ldr	r2, [r7, #4]
 8005194:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 8005196:	697b      	ldr	r3, [r7, #20]
 8005198:	683a      	ldr	r2, [r7, #0]
 800519a:	611a      	str	r2, [r3, #16]
  ep->xfer_count = 0U;
 800519c:	697b      	ldr	r3, [r7, #20]
 800519e:	2200      	movs	r2, #0
 80051a0:	615a      	str	r2, [r3, #20]
  ep->is_in = 0U;
 80051a2:	697b      	ldr	r3, [r7, #20]
 80051a4:	2200      	movs	r2, #0
 80051a6:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 80051a8:	7afb      	ldrb	r3, [r7, #11]
 80051aa:	f003 030f 	and.w	r3, r3, #15
 80051ae:	b2da      	uxtb	r2, r3
 80051b0:	697b      	ldr	r3, [r7, #20]
 80051b2:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 80051b4:	68fb      	ldr	r3, [r7, #12]
 80051b6:	799b      	ldrb	r3, [r3, #6]
 80051b8:	2b01      	cmp	r3, #1
 80051ba:	d102      	bne.n	80051c2 <HAL_PCD_EP_Receive+0x5c>
  {
    ep->dma_addr = (uint32_t)pBuf;
 80051bc:	687a      	ldr	r2, [r7, #4]
 80051be:	697b      	ldr	r3, [r7, #20]
 80051c0:	61da      	str	r2, [r3, #28]
  }

  (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 80051c2:	68fb      	ldr	r3, [r7, #12]
 80051c4:	6818      	ldr	r0, [r3, #0]
 80051c6:	68fb      	ldr	r3, [r7, #12]
 80051c8:	799b      	ldrb	r3, [r3, #6]
 80051ca:	461a      	mov	r2, r3
 80051cc:	6979      	ldr	r1, [r7, #20]
 80051ce:	f003 fb5f 	bl	8008890 <USB_EPStartXfer>

  return HAL_OK;
 80051d2:	2300      	movs	r3, #0
}
 80051d4:	4618      	mov	r0, r3
 80051d6:	3718      	adds	r7, #24
 80051d8:	46bd      	mov	sp, r7
 80051da:	bd80      	pop	{r7, pc}

080051dc <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef const *hpcd, uint8_t ep_addr)
{
 80051dc:	b480      	push	{r7}
 80051de:	b083      	sub	sp, #12
 80051e0:	af00      	add	r7, sp, #0
 80051e2:	6078      	str	r0, [r7, #4]
 80051e4:	460b      	mov	r3, r1
 80051e6:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 80051e8:	78fb      	ldrb	r3, [r7, #3]
 80051ea:	f003 020f 	and.w	r2, r3, #15
 80051ee:	6879      	ldr	r1, [r7, #4]
 80051f0:	4613      	mov	r3, r2
 80051f2:	00db      	lsls	r3, r3, #3
 80051f4:	4413      	add	r3, r2
 80051f6:	009b      	lsls	r3, r3, #2
 80051f8:	440b      	add	r3, r1
 80051fa:	f503 731a 	add.w	r3, r3, #616	@ 0x268
 80051fe:	681b      	ldr	r3, [r3, #0]
}
 8005200:	4618      	mov	r0, r3
 8005202:	370c      	adds	r7, #12
 8005204:	46bd      	mov	sp, r7
 8005206:	bc80      	pop	{r7}
 8005208:	4770      	bx	lr

0800520a <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 800520a:	b580      	push	{r7, lr}
 800520c:	b086      	sub	sp, #24
 800520e:	af00      	add	r7, sp, #0
 8005210:	60f8      	str	r0, [r7, #12]
 8005212:	607a      	str	r2, [r7, #4]
 8005214:	603b      	str	r3, [r7, #0]
 8005216:	460b      	mov	r3, r1
 8005218:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800521a:	7afb      	ldrb	r3, [r7, #11]
 800521c:	f003 020f 	and.w	r2, r3, #15
 8005220:	4613      	mov	r3, r2
 8005222:	00db      	lsls	r3, r3, #3
 8005224:	4413      	add	r3, r2
 8005226:	009b      	lsls	r3, r3, #2
 8005228:	3310      	adds	r3, #16
 800522a:	68fa      	ldr	r2, [r7, #12]
 800522c:	4413      	add	r3, r2
 800522e:	3304      	adds	r3, #4
 8005230:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8005232:	697b      	ldr	r3, [r7, #20]
 8005234:	687a      	ldr	r2, [r7, #4]
 8005236:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 8005238:	697b      	ldr	r3, [r7, #20]
 800523a:	683a      	ldr	r2, [r7, #0]
 800523c:	611a      	str	r2, [r3, #16]
  ep->xfer_count = 0U;
 800523e:	697b      	ldr	r3, [r7, #20]
 8005240:	2200      	movs	r2, #0
 8005242:	615a      	str	r2, [r3, #20]
  ep->is_in = 1U;
 8005244:	697b      	ldr	r3, [r7, #20]
 8005246:	2201      	movs	r2, #1
 8005248:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 800524a:	7afb      	ldrb	r3, [r7, #11]
 800524c:	f003 030f 	and.w	r3, r3, #15
 8005250:	b2da      	uxtb	r2, r3
 8005252:	697b      	ldr	r3, [r7, #20]
 8005254:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 8005256:	68fb      	ldr	r3, [r7, #12]
 8005258:	799b      	ldrb	r3, [r3, #6]
 800525a:	2b01      	cmp	r3, #1
 800525c:	d102      	bne.n	8005264 <HAL_PCD_EP_Transmit+0x5a>
  {
    ep->dma_addr = (uint32_t)pBuf;
 800525e:	687a      	ldr	r2, [r7, #4]
 8005260:	697b      	ldr	r3, [r7, #20]
 8005262:	61da      	str	r2, [r3, #28]
  }

  (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8005264:	68fb      	ldr	r3, [r7, #12]
 8005266:	6818      	ldr	r0, [r3, #0]
 8005268:	68fb      	ldr	r3, [r7, #12]
 800526a:	799b      	ldrb	r3, [r3, #6]
 800526c:	461a      	mov	r2, r3
 800526e:	6979      	ldr	r1, [r7, #20]
 8005270:	f003 fb0e 	bl	8008890 <USB_EPStartXfer>

  return HAL_OK;
 8005274:	2300      	movs	r3, #0
}
 8005276:	4618      	mov	r0, r3
 8005278:	3718      	adds	r7, #24
 800527a:	46bd      	mov	sp, r7
 800527c:	bd80      	pop	{r7, pc}

0800527e <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800527e:	b580      	push	{r7, lr}
 8005280:	b084      	sub	sp, #16
 8005282:	af00      	add	r7, sp, #0
 8005284:	6078      	str	r0, [r7, #4]
 8005286:	460b      	mov	r3, r1
 8005288:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 800528a:	78fb      	ldrb	r3, [r7, #3]
 800528c:	f003 030f 	and.w	r3, r3, #15
 8005290:	687a      	ldr	r2, [r7, #4]
 8005292:	7912      	ldrb	r2, [r2, #4]
 8005294:	4293      	cmp	r3, r2
 8005296:	d901      	bls.n	800529c <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 8005298:	2301      	movs	r3, #1
 800529a:	e04f      	b.n	800533c <HAL_PCD_EP_SetStall+0xbe>
  }

  if ((0x80U & ep_addr) == 0x80U)
 800529c:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80052a0:	2b00      	cmp	r3, #0
 80052a2:	da0f      	bge.n	80052c4 <HAL_PCD_EP_SetStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80052a4:	78fb      	ldrb	r3, [r7, #3]
 80052a6:	f003 020f 	and.w	r2, r3, #15
 80052aa:	4613      	mov	r3, r2
 80052ac:	00db      	lsls	r3, r3, #3
 80052ae:	4413      	add	r3, r2
 80052b0:	009b      	lsls	r3, r3, #2
 80052b2:	3310      	adds	r3, #16
 80052b4:	687a      	ldr	r2, [r7, #4]
 80052b6:	4413      	add	r3, r2
 80052b8:	3304      	adds	r3, #4
 80052ba:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80052bc:	68fb      	ldr	r3, [r7, #12]
 80052be:	2201      	movs	r2, #1
 80052c0:	705a      	strb	r2, [r3, #1]
 80052c2:	e00d      	b.n	80052e0 <HAL_PCD_EP_SetStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 80052c4:	78fa      	ldrb	r2, [r7, #3]
 80052c6:	4613      	mov	r3, r2
 80052c8:	00db      	lsls	r3, r3, #3
 80052ca:	4413      	add	r3, r2
 80052cc:	009b      	lsls	r3, r3, #2
 80052ce:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 80052d2:	687a      	ldr	r2, [r7, #4]
 80052d4:	4413      	add	r3, r2
 80052d6:	3304      	adds	r3, #4
 80052d8:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80052da:	68fb      	ldr	r3, [r7, #12]
 80052dc:	2200      	movs	r2, #0
 80052de:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 80052e0:	68fb      	ldr	r3, [r7, #12]
 80052e2:	2201      	movs	r2, #1
 80052e4:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 80052e6:	78fb      	ldrb	r3, [r7, #3]
 80052e8:	f003 030f 	and.w	r3, r3, #15
 80052ec:	b2da      	uxtb	r2, r3
 80052ee:	68fb      	ldr	r3, [r7, #12]
 80052f0:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 80052f2:	687b      	ldr	r3, [r7, #4]
 80052f4:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 80052f8:	2b01      	cmp	r3, #1
 80052fa:	d101      	bne.n	8005300 <HAL_PCD_EP_SetStall+0x82>
 80052fc:	2302      	movs	r3, #2
 80052fe:	e01d      	b.n	800533c <HAL_PCD_EP_SetStall+0xbe>
 8005300:	687b      	ldr	r3, [r7, #4]
 8005302:	2201      	movs	r2, #1
 8005304:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  (void)USB_EPSetStall(hpcd->Instance, ep);
 8005308:	687b      	ldr	r3, [r7, #4]
 800530a:	681b      	ldr	r3, [r3, #0]
 800530c:	68f9      	ldr	r1, [r7, #12]
 800530e:	4618      	mov	r0, r3
 8005310:	f003 fe93 	bl	800903a <USB_EPSetStall>

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8005314:	78fb      	ldrb	r3, [r7, #3]
 8005316:	f003 030f 	and.w	r3, r3, #15
 800531a:	2b00      	cmp	r3, #0
 800531c:	d109      	bne.n	8005332 <HAL_PCD_EP_SetStall+0xb4>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable, (uint8_t *)hpcd->Setup);
 800531e:	687b      	ldr	r3, [r7, #4]
 8005320:	6818      	ldr	r0, [r3, #0]
 8005322:	687b      	ldr	r3, [r7, #4]
 8005324:	7999      	ldrb	r1, [r3, #6]
 8005326:	687b      	ldr	r3, [r7, #4]
 8005328:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 800532c:	461a      	mov	r2, r3
 800532e:	f004 f879 	bl	8009424 <USB_EP0_OutStart>
  }

  __HAL_UNLOCK(hpcd);
 8005332:	687b      	ldr	r3, [r7, #4]
 8005334:	2200      	movs	r2, #0
 8005336:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 800533a:	2300      	movs	r3, #0
}
 800533c:	4618      	mov	r0, r3
 800533e:	3710      	adds	r7, #16
 8005340:	46bd      	mov	sp, r7
 8005342:	bd80      	pop	{r7, pc}

08005344 <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8005344:	b580      	push	{r7, lr}
 8005346:	b084      	sub	sp, #16
 8005348:	af00      	add	r7, sp, #0
 800534a:	6078      	str	r0, [r7, #4]
 800534c:	460b      	mov	r3, r1
 800534e:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 8005350:	78fb      	ldrb	r3, [r7, #3]
 8005352:	f003 030f 	and.w	r3, r3, #15
 8005356:	687a      	ldr	r2, [r7, #4]
 8005358:	7912      	ldrb	r2, [r2, #4]
 800535a:	4293      	cmp	r3, r2
 800535c:	d901      	bls.n	8005362 <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 800535e:	2301      	movs	r3, #1
 8005360:	e042      	b.n	80053e8 <HAL_PCD_EP_ClrStall+0xa4>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8005362:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8005366:	2b00      	cmp	r3, #0
 8005368:	da0f      	bge.n	800538a <HAL_PCD_EP_ClrStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800536a:	78fb      	ldrb	r3, [r7, #3]
 800536c:	f003 020f 	and.w	r2, r3, #15
 8005370:	4613      	mov	r3, r2
 8005372:	00db      	lsls	r3, r3, #3
 8005374:	4413      	add	r3, r2
 8005376:	009b      	lsls	r3, r3, #2
 8005378:	3310      	adds	r3, #16
 800537a:	687a      	ldr	r2, [r7, #4]
 800537c:	4413      	add	r3, r2
 800537e:	3304      	adds	r3, #4
 8005380:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8005382:	68fb      	ldr	r3, [r7, #12]
 8005384:	2201      	movs	r2, #1
 8005386:	705a      	strb	r2, [r3, #1]
 8005388:	e00f      	b.n	80053aa <HAL_PCD_EP_ClrStall+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800538a:	78fb      	ldrb	r3, [r7, #3]
 800538c:	f003 020f 	and.w	r2, r3, #15
 8005390:	4613      	mov	r3, r2
 8005392:	00db      	lsls	r3, r3, #3
 8005394:	4413      	add	r3, r2
 8005396:	009b      	lsls	r3, r3, #2
 8005398:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 800539c:	687a      	ldr	r2, [r7, #4]
 800539e:	4413      	add	r3, r2
 80053a0:	3304      	adds	r3, #4
 80053a2:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80053a4:	68fb      	ldr	r3, [r7, #12]
 80053a6:	2200      	movs	r2, #0
 80053a8:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 80053aa:	68fb      	ldr	r3, [r7, #12]
 80053ac:	2200      	movs	r2, #0
 80053ae:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 80053b0:	78fb      	ldrb	r3, [r7, #3]
 80053b2:	f003 030f 	and.w	r3, r3, #15
 80053b6:	b2da      	uxtb	r2, r3
 80053b8:	68fb      	ldr	r3, [r7, #12]
 80053ba:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 80053bc:	687b      	ldr	r3, [r7, #4]
 80053be:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 80053c2:	2b01      	cmp	r3, #1
 80053c4:	d101      	bne.n	80053ca <HAL_PCD_EP_ClrStall+0x86>
 80053c6:	2302      	movs	r3, #2
 80053c8:	e00e      	b.n	80053e8 <HAL_PCD_EP_ClrStall+0xa4>
 80053ca:	687b      	ldr	r3, [r7, #4]
 80053cc:	2201      	movs	r2, #1
 80053ce:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_EPClearStall(hpcd->Instance, ep);
 80053d2:	687b      	ldr	r3, [r7, #4]
 80053d4:	681b      	ldr	r3, [r3, #0]
 80053d6:	68f9      	ldr	r1, [r7, #12]
 80053d8:	4618      	mov	r0, r3
 80053da:	f003 fe9b 	bl	8009114 <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 80053de:	687b      	ldr	r3, [r7, #4]
 80053e0:	2200      	movs	r2, #0
 80053e2:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 80053e6:	2300      	movs	r3, #0
}
 80053e8:	4618      	mov	r0, r3
 80053ea:	3710      	adds	r7, #16
 80053ec:	46bd      	mov	sp, r7
 80053ee:	bd80      	pop	{r7, pc}

080053f0 <HAL_PCD_EP_Abort>:
   * @param  hpcd PCD handle
   * @param  ep_addr endpoint address
   * @retval HAL status
   */
HAL_StatusTypeDef HAL_PCD_EP_Abort(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80053f0:	b580      	push	{r7, lr}
 80053f2:	b084      	sub	sp, #16
 80053f4:	af00      	add	r7, sp, #0
 80053f6:	6078      	str	r0, [r7, #4]
 80053f8:	460b      	mov	r3, r1
 80053fa:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef ret;
  PCD_EPTypeDef *ep;

  if ((0x80U & ep_addr) == 0x80U)
 80053fc:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8005400:	2b00      	cmp	r3, #0
 8005402:	da0c      	bge.n	800541e <HAL_PCD_EP_Abort+0x2e>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8005404:	78fb      	ldrb	r3, [r7, #3]
 8005406:	f003 020f 	and.w	r2, r3, #15
 800540a:	4613      	mov	r3, r2
 800540c:	00db      	lsls	r3, r3, #3
 800540e:	4413      	add	r3, r2
 8005410:	009b      	lsls	r3, r3, #2
 8005412:	3310      	adds	r3, #16
 8005414:	687a      	ldr	r2, [r7, #4]
 8005416:	4413      	add	r3, r2
 8005418:	3304      	adds	r3, #4
 800541a:	60fb      	str	r3, [r7, #12]
 800541c:	e00c      	b.n	8005438 <HAL_PCD_EP_Abort+0x48>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800541e:	78fb      	ldrb	r3, [r7, #3]
 8005420:	f003 020f 	and.w	r2, r3, #15
 8005424:	4613      	mov	r3, r2
 8005426:	00db      	lsls	r3, r3, #3
 8005428:	4413      	add	r3, r2
 800542a:	009b      	lsls	r3, r3, #2
 800542c:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8005430:	687a      	ldr	r2, [r7, #4]
 8005432:	4413      	add	r3, r2
 8005434:	3304      	adds	r3, #4
 8005436:	60fb      	str	r3, [r7, #12]
  }

  /* Stop Xfer */
  ret = USB_EPStopXfer(hpcd->Instance, ep);
 8005438:	687b      	ldr	r3, [r7, #4]
 800543a:	681b      	ldr	r3, [r3, #0]
 800543c:	68f9      	ldr	r1, [r7, #12]
 800543e:	4618      	mov	r0, r3
 8005440:	f003 fcbe 	bl	8008dc0 <USB_EPStopXfer>
 8005444:	4603      	mov	r3, r0
 8005446:	72fb      	strb	r3, [r7, #11]

  return ret;
 8005448:	7afb      	ldrb	r3, [r7, #11]
}
 800544a:	4618      	mov	r0, r3
 800544c:	3710      	adds	r7, #16
 800544e:	46bd      	mov	sp, r7
 8005450:	bd80      	pop	{r7, pc}

08005452 <PCD_WriteEmptyTxFifo>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_WriteEmptyTxFifo(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8005452:	b580      	push	{r7, lr}
 8005454:	b08a      	sub	sp, #40	@ 0x28
 8005456:	af02      	add	r7, sp, #8
 8005458:	6078      	str	r0, [r7, #4]
 800545a:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800545c:	687b      	ldr	r3, [r7, #4]
 800545e:	681b      	ldr	r3, [r3, #0]
 8005460:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005462:	697b      	ldr	r3, [r7, #20]
 8005464:	613b      	str	r3, [r7, #16]
  USB_OTG_EPTypeDef *ep;
  uint32_t len;
  uint32_t len32b;
  uint32_t fifoemptymsk;

  ep = &hpcd->IN_ep[epnum];
 8005466:	683a      	ldr	r2, [r7, #0]
 8005468:	4613      	mov	r3, r2
 800546a:	00db      	lsls	r3, r3, #3
 800546c:	4413      	add	r3, r2
 800546e:	009b      	lsls	r3, r3, #2
 8005470:	3310      	adds	r3, #16
 8005472:	687a      	ldr	r2, [r7, #4]
 8005474:	4413      	add	r3, r2
 8005476:	3304      	adds	r3, #4
 8005478:	60fb      	str	r3, [r7, #12]

  if (ep->xfer_count > ep->xfer_len)
 800547a:	68fb      	ldr	r3, [r7, #12]
 800547c:	695a      	ldr	r2, [r3, #20]
 800547e:	68fb      	ldr	r3, [r7, #12]
 8005480:	691b      	ldr	r3, [r3, #16]
 8005482:	429a      	cmp	r2, r3
 8005484:	d901      	bls.n	800548a <PCD_WriteEmptyTxFifo+0x38>
  {
    return HAL_ERROR;
 8005486:	2301      	movs	r3, #1
 8005488:	e06b      	b.n	8005562 <PCD_WriteEmptyTxFifo+0x110>
  }

  len = ep->xfer_len - ep->xfer_count;
 800548a:	68fb      	ldr	r3, [r7, #12]
 800548c:	691a      	ldr	r2, [r3, #16]
 800548e:	68fb      	ldr	r3, [r7, #12]
 8005490:	695b      	ldr	r3, [r3, #20]
 8005492:	1ad3      	subs	r3, r2, r3
 8005494:	61fb      	str	r3, [r7, #28]

  if (len > ep->maxpacket)
 8005496:	68fb      	ldr	r3, [r7, #12]
 8005498:	689b      	ldr	r3, [r3, #8]
 800549a:	69fa      	ldr	r2, [r7, #28]
 800549c:	429a      	cmp	r2, r3
 800549e:	d902      	bls.n	80054a6 <PCD_WriteEmptyTxFifo+0x54>
  {
    len = ep->maxpacket;
 80054a0:	68fb      	ldr	r3, [r7, #12]
 80054a2:	689b      	ldr	r3, [r3, #8]
 80054a4:	61fb      	str	r3, [r7, #28]
  }

  len32b = (len + 3U) / 4U;
 80054a6:	69fb      	ldr	r3, [r7, #28]
 80054a8:	3303      	adds	r3, #3
 80054aa:	089b      	lsrs	r3, r3, #2
 80054ac:	61bb      	str	r3, [r7, #24]

  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 80054ae:	e02a      	b.n	8005506 <PCD_WriteEmptyTxFifo+0xb4>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
  {
    /* Write the FIFO */
    len = ep->xfer_len - ep->xfer_count;
 80054b0:	68fb      	ldr	r3, [r7, #12]
 80054b2:	691a      	ldr	r2, [r3, #16]
 80054b4:	68fb      	ldr	r3, [r7, #12]
 80054b6:	695b      	ldr	r3, [r3, #20]
 80054b8:	1ad3      	subs	r3, r2, r3
 80054ba:	61fb      	str	r3, [r7, #28]

    if (len > ep->maxpacket)
 80054bc:	68fb      	ldr	r3, [r7, #12]
 80054be:	689b      	ldr	r3, [r3, #8]
 80054c0:	69fa      	ldr	r2, [r7, #28]
 80054c2:	429a      	cmp	r2, r3
 80054c4:	d902      	bls.n	80054cc <PCD_WriteEmptyTxFifo+0x7a>
    {
      len = ep->maxpacket;
 80054c6:	68fb      	ldr	r3, [r7, #12]
 80054c8:	689b      	ldr	r3, [r3, #8]
 80054ca:	61fb      	str	r3, [r7, #28]
    }
    len32b = (len + 3U) / 4U;
 80054cc:	69fb      	ldr	r3, [r7, #28]
 80054ce:	3303      	adds	r3, #3
 80054d0:	089b      	lsrs	r3, r3, #2
 80054d2:	61bb      	str	r3, [r7, #24]

    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 80054d4:	68fb      	ldr	r3, [r7, #12]
 80054d6:	68d9      	ldr	r1, [r3, #12]
 80054d8:	683b      	ldr	r3, [r7, #0]
 80054da:	b2da      	uxtb	r2, r3
 80054dc:	69fb      	ldr	r3, [r7, #28]
 80054de:	b298      	uxth	r0, r3
                          (uint8_t)hpcd->Init.dma_enable);
 80054e0:	687b      	ldr	r3, [r7, #4]
 80054e2:	799b      	ldrb	r3, [r3, #6]
    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 80054e4:	9300      	str	r3, [sp, #0]
 80054e6:	4603      	mov	r3, r0
 80054e8:	6978      	ldr	r0, [r7, #20]
 80054ea:	f003 fd12 	bl	8008f12 <USB_WritePacket>

    ep->xfer_buff  += len;
 80054ee:	68fb      	ldr	r3, [r7, #12]
 80054f0:	68da      	ldr	r2, [r3, #12]
 80054f2:	69fb      	ldr	r3, [r7, #28]
 80054f4:	441a      	add	r2, r3
 80054f6:	68fb      	ldr	r3, [r7, #12]
 80054f8:	60da      	str	r2, [r3, #12]
    ep->xfer_count += len;
 80054fa:	68fb      	ldr	r3, [r7, #12]
 80054fc:	695a      	ldr	r2, [r3, #20]
 80054fe:	69fb      	ldr	r3, [r7, #28]
 8005500:	441a      	add	r2, r3
 8005502:	68fb      	ldr	r3, [r7, #12]
 8005504:	615a      	str	r2, [r3, #20]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8005506:	683b      	ldr	r3, [r7, #0]
 8005508:	015a      	lsls	r2, r3, #5
 800550a:	693b      	ldr	r3, [r7, #16]
 800550c:	4413      	add	r3, r2
 800550e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005512:	699b      	ldr	r3, [r3, #24]
 8005514:	b29b      	uxth	r3, r3
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 8005516:	69ba      	ldr	r2, [r7, #24]
 8005518:	429a      	cmp	r2, r3
 800551a:	d809      	bhi.n	8005530 <PCD_WriteEmptyTxFifo+0xde>
 800551c:	68fb      	ldr	r3, [r7, #12]
 800551e:	695a      	ldr	r2, [r3, #20]
 8005520:	68fb      	ldr	r3, [r7, #12]
 8005522:	691b      	ldr	r3, [r3, #16]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8005524:	429a      	cmp	r2, r3
 8005526:	d203      	bcs.n	8005530 <PCD_WriteEmptyTxFifo+0xde>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 8005528:	68fb      	ldr	r3, [r7, #12]
 800552a:	691b      	ldr	r3, [r3, #16]
 800552c:	2b00      	cmp	r3, #0
 800552e:	d1bf      	bne.n	80054b0 <PCD_WriteEmptyTxFifo+0x5e>
  }

  if (ep->xfer_len <= ep->xfer_count)
 8005530:	68fb      	ldr	r3, [r7, #12]
 8005532:	691a      	ldr	r2, [r3, #16]
 8005534:	68fb      	ldr	r3, [r7, #12]
 8005536:	695b      	ldr	r3, [r3, #20]
 8005538:	429a      	cmp	r2, r3
 800553a:	d811      	bhi.n	8005560 <PCD_WriteEmptyTxFifo+0x10e>
  {
    fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 800553c:	683b      	ldr	r3, [r7, #0]
 800553e:	f003 030f 	and.w	r3, r3, #15
 8005542:	2201      	movs	r2, #1
 8005544:	fa02 f303 	lsl.w	r3, r2, r3
 8005548:	60bb      	str	r3, [r7, #8]
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 800554a:	693b      	ldr	r3, [r7, #16]
 800554c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005550:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8005552:	68bb      	ldr	r3, [r7, #8]
 8005554:	43db      	mvns	r3, r3
 8005556:	6939      	ldr	r1, [r7, #16]
 8005558:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800555c:	4013      	ands	r3, r2
 800555e:	634b      	str	r3, [r1, #52]	@ 0x34
  }

  return HAL_OK;
 8005560:	2300      	movs	r3, #0
}
 8005562:	4618      	mov	r0, r3
 8005564:	3720      	adds	r7, #32
 8005566:	46bd      	mov	sp, r7
 8005568:	bd80      	pop	{r7, pc}
	...

0800556c <PCD_EP_OutXfrComplete_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutXfrComplete_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 800556c:	b580      	push	{r7, lr}
 800556e:	b088      	sub	sp, #32
 8005570:	af00      	add	r7, sp, #0
 8005572:	6078      	str	r0, [r7, #4]
 8005574:	6039      	str	r1, [r7, #0]
  USB_OTG_EPTypeDef *ep;
  const USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8005576:	687b      	ldr	r3, [r7, #4]
 8005578:	681b      	ldr	r3, [r3, #0]
 800557a:	61fb      	str	r3, [r7, #28]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800557c:	69fb      	ldr	r3, [r7, #28]
 800557e:	61bb      	str	r3, [r7, #24]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 8005580:	69fb      	ldr	r3, [r7, #28]
 8005582:	333c      	adds	r3, #60	@ 0x3c
 8005584:	3304      	adds	r3, #4
 8005586:	681b      	ldr	r3, [r3, #0]
 8005588:	617b      	str	r3, [r7, #20]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 800558a:	683b      	ldr	r3, [r7, #0]
 800558c:	015a      	lsls	r2, r3, #5
 800558e:	69bb      	ldr	r3, [r7, #24]
 8005590:	4413      	add	r3, r2
 8005592:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005596:	689b      	ldr	r3, [r3, #8]
 8005598:	613b      	str	r3, [r7, #16]

  if (hpcd->Init.dma_enable == 1U)
 800559a:	687b      	ldr	r3, [r7, #4]
 800559c:	799b      	ldrb	r3, [r3, #6]
 800559e:	2b01      	cmp	r3, #1
 80055a0:	d17b      	bne.n	800569a <PCD_EP_OutXfrComplete_int+0x12e>
  {
    if ((DoepintReg & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP) /* Class C */
 80055a2:	693b      	ldr	r3, [r7, #16]
 80055a4:	f003 0308 	and.w	r3, r3, #8
 80055a8:	2b00      	cmp	r3, #0
 80055aa:	d015      	beq.n	80055d8 <PCD_EP_OutXfrComplete_int+0x6c>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80055ac:	697b      	ldr	r3, [r7, #20]
 80055ae:	4a61      	ldr	r2, [pc, #388]	@ (8005734 <PCD_EP_OutXfrComplete_int+0x1c8>)
 80055b0:	4293      	cmp	r3, r2
 80055b2:	f240 80b9 	bls.w	8005728 <PCD_EP_OutXfrComplete_int+0x1bc>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 80055b6:	693b      	ldr	r3, [r7, #16]
 80055b8:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80055bc:	2b00      	cmp	r3, #0
 80055be:	f000 80b3 	beq.w	8005728 <PCD_EP_OutXfrComplete_int+0x1bc>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 80055c2:	683b      	ldr	r3, [r7, #0]
 80055c4:	015a      	lsls	r2, r3, #5
 80055c6:	69bb      	ldr	r3, [r7, #24]
 80055c8:	4413      	add	r3, r2
 80055ca:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80055ce:	461a      	mov	r2, r3
 80055d0:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80055d4:	6093      	str	r3, [r2, #8]
 80055d6:	e0a7      	b.n	8005728 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
    }
    else if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR) /* Class E */
 80055d8:	693b      	ldr	r3, [r7, #16]
 80055da:	f003 0320 	and.w	r3, r3, #32
 80055de:	2b00      	cmp	r3, #0
 80055e0:	d009      	beq.n	80055f6 <PCD_EP_OutXfrComplete_int+0x8a>
    {
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 80055e2:	683b      	ldr	r3, [r7, #0]
 80055e4:	015a      	lsls	r2, r3, #5
 80055e6:	69bb      	ldr	r3, [r7, #24]
 80055e8:	4413      	add	r3, r2
 80055ea:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80055ee:	461a      	mov	r2, r3
 80055f0:	2320      	movs	r3, #32
 80055f2:	6093      	str	r3, [r2, #8]
 80055f4:	e098      	b.n	8005728 <PCD_EP_OutXfrComplete_int+0x1bc>
    }
    else if ((DoepintReg & (USB_OTG_DOEPINT_STUP | USB_OTG_DOEPINT_OTEPSPR)) == 0U)
 80055f6:	693b      	ldr	r3, [r7, #16]
 80055f8:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 80055fc:	2b00      	cmp	r3, #0
 80055fe:	f040 8093 	bne.w	8005728 <PCD_EP_OutXfrComplete_int+0x1bc>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8005602:	697b      	ldr	r3, [r7, #20]
 8005604:	4a4b      	ldr	r2, [pc, #300]	@ (8005734 <PCD_EP_OutXfrComplete_int+0x1c8>)
 8005606:	4293      	cmp	r3, r2
 8005608:	d90f      	bls.n	800562a <PCD_EP_OutXfrComplete_int+0xbe>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 800560a:	693b      	ldr	r3, [r7, #16]
 800560c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8005610:	2b00      	cmp	r3, #0
 8005612:	d00a      	beq.n	800562a <PCD_EP_OutXfrComplete_int+0xbe>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8005614:	683b      	ldr	r3, [r7, #0]
 8005616:	015a      	lsls	r2, r3, #5
 8005618:	69bb      	ldr	r3, [r7, #24]
 800561a:	4413      	add	r3, r2
 800561c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005620:	461a      	mov	r2, r3
 8005622:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8005626:	6093      	str	r3, [r2, #8]
 8005628:	e07e      	b.n	8005728 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        ep = &hpcd->OUT_ep[epnum];
 800562a:	683a      	ldr	r2, [r7, #0]
 800562c:	4613      	mov	r3, r2
 800562e:	00db      	lsls	r3, r3, #3
 8005630:	4413      	add	r3, r2
 8005632:	009b      	lsls	r3, r3, #2
 8005634:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8005638:	687a      	ldr	r2, [r7, #4]
 800563a:	4413      	add	r3, r2
 800563c:	3304      	adds	r3, #4
 800563e:	60fb      	str	r3, [r7, #12]

        /* out data packet received over EP */
        ep->xfer_count = ep->xfer_size - (USBx_OUTEP(epnum)->DOEPTSIZ & USB_OTG_DOEPTSIZ_XFRSIZ);
 8005640:	68fb      	ldr	r3, [r7, #12]
 8005642:	6a1a      	ldr	r2, [r3, #32]
 8005644:	683b      	ldr	r3, [r7, #0]
 8005646:	0159      	lsls	r1, r3, #5
 8005648:	69bb      	ldr	r3, [r7, #24]
 800564a:	440b      	add	r3, r1
 800564c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005650:	691b      	ldr	r3, [r3, #16]
 8005652:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005656:	1ad2      	subs	r2, r2, r3
 8005658:	68fb      	ldr	r3, [r7, #12]
 800565a:	615a      	str	r2, [r3, #20]

        if (epnum == 0U)
 800565c:	683b      	ldr	r3, [r7, #0]
 800565e:	2b00      	cmp	r3, #0
 8005660:	d114      	bne.n	800568c <PCD_EP_OutXfrComplete_int+0x120>
        {
          if (ep->xfer_len == 0U)
 8005662:	68fb      	ldr	r3, [r7, #12]
 8005664:	691b      	ldr	r3, [r3, #16]
 8005666:	2b00      	cmp	r3, #0
 8005668:	d109      	bne.n	800567e <PCD_EP_OutXfrComplete_int+0x112>
          {
            /* this is ZLP, so prepare EP0 for next setup */
            (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 800566a:	687b      	ldr	r3, [r7, #4]
 800566c:	6818      	ldr	r0, [r3, #0]
 800566e:	687b      	ldr	r3, [r7, #4]
 8005670:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8005674:	461a      	mov	r2, r3
 8005676:	2101      	movs	r1, #1
 8005678:	f003 fed4 	bl	8009424 <USB_EP0_OutStart>
 800567c:	e006      	b.n	800568c <PCD_EP_OutXfrComplete_int+0x120>
          }
          else
          {
            ep->xfer_buff += ep->xfer_count;
 800567e:	68fb      	ldr	r3, [r7, #12]
 8005680:	68da      	ldr	r2, [r3, #12]
 8005682:	68fb      	ldr	r3, [r7, #12]
 8005684:	695b      	ldr	r3, [r3, #20]
 8005686:	441a      	add	r2, r3
 8005688:	68fb      	ldr	r3, [r7, #12]
 800568a:	60da      	str	r2, [r3, #12]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 800568c:	683b      	ldr	r3, [r7, #0]
 800568e:	b2db      	uxtb	r3, r3
 8005690:	4619      	mov	r1, r3
 8005692:	6878      	ldr	r0, [r7, #4]
 8005694:	f005 fd4c 	bl	800b130 <HAL_PCD_DataOutStageCallback>
 8005698:	e046      	b.n	8005728 <PCD_EP_OutXfrComplete_int+0x1bc>
      /* ... */
    }
  }
  else
  {
    if (gSNPSiD == USB_OTG_CORE_ID_310A)
 800569a:	697b      	ldr	r3, [r7, #20]
 800569c:	4a26      	ldr	r2, [pc, #152]	@ (8005738 <PCD_EP_OutXfrComplete_int+0x1cc>)
 800569e:	4293      	cmp	r3, r2
 80056a0:	d124      	bne.n	80056ec <PCD_EP_OutXfrComplete_int+0x180>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX)
 80056a2:	693b      	ldr	r3, [r7, #16]
 80056a4:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80056a8:	2b00      	cmp	r3, #0
 80056aa:	d00a      	beq.n	80056c2 <PCD_EP_OutXfrComplete_int+0x156>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 80056ac:	683b      	ldr	r3, [r7, #0]
 80056ae:	015a      	lsls	r2, r3, #5
 80056b0:	69bb      	ldr	r3, [r7, #24]
 80056b2:	4413      	add	r3, r2
 80056b4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80056b8:	461a      	mov	r2, r3
 80056ba:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80056be:	6093      	str	r3, [r2, #8]
 80056c0:	e032      	b.n	8005728 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 80056c2:	693b      	ldr	r3, [r7, #16]
 80056c4:	f003 0320 	and.w	r3, r3, #32
 80056c8:	2b00      	cmp	r3, #0
 80056ca:	d008      	beq.n	80056de <PCD_EP_OutXfrComplete_int+0x172>
        {
          CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 80056cc:	683b      	ldr	r3, [r7, #0]
 80056ce:	015a      	lsls	r2, r3, #5
 80056d0:	69bb      	ldr	r3, [r7, #24]
 80056d2:	4413      	add	r3, r2
 80056d4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80056d8:	461a      	mov	r2, r3
 80056da:	2320      	movs	r3, #32
 80056dc:	6093      	str	r3, [r2, #8]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 80056de:	683b      	ldr	r3, [r7, #0]
 80056e0:	b2db      	uxtb	r3, r3
 80056e2:	4619      	mov	r1, r3
 80056e4:	6878      	ldr	r0, [r7, #4]
 80056e6:	f005 fd23 	bl	800b130 <HAL_PCD_DataOutStageCallback>
 80056ea:	e01d      	b.n	8005728 <PCD_EP_OutXfrComplete_int+0x1bc>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
    else
    {
      if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 80056ec:	683b      	ldr	r3, [r7, #0]
 80056ee:	2b00      	cmp	r3, #0
 80056f0:	d114      	bne.n	800571c <PCD_EP_OutXfrComplete_int+0x1b0>
 80056f2:	6879      	ldr	r1, [r7, #4]
 80056f4:	683a      	ldr	r2, [r7, #0]
 80056f6:	4613      	mov	r3, r2
 80056f8:	00db      	lsls	r3, r3, #3
 80056fa:	4413      	add	r3, r2
 80056fc:	009b      	lsls	r3, r3, #2
 80056fe:	440b      	add	r3, r1
 8005700:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 8005704:	681b      	ldr	r3, [r3, #0]
 8005706:	2b00      	cmp	r3, #0
 8005708:	d108      	bne.n	800571c <PCD_EP_OutXfrComplete_int+0x1b0>
      {
        /* this is ZLP, so prepare EP0 for next setup */
        (void)USB_EP0_OutStart(hpcd->Instance, 0U, (uint8_t *)hpcd->Setup);
 800570a:	687b      	ldr	r3, [r7, #4]
 800570c:	6818      	ldr	r0, [r3, #0]
 800570e:	687b      	ldr	r3, [r7, #4]
 8005710:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8005714:	461a      	mov	r2, r3
 8005716:	2100      	movs	r1, #0
 8005718:	f003 fe84 	bl	8009424 <USB_EP0_OutStart>
      }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 800571c:	683b      	ldr	r3, [r7, #0]
 800571e:	b2db      	uxtb	r3, r3
 8005720:	4619      	mov	r1, r3
 8005722:	6878      	ldr	r0, [r7, #4]
 8005724:	f005 fd04 	bl	800b130 <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }
  }

  return HAL_OK;
 8005728:	2300      	movs	r3, #0
}
 800572a:	4618      	mov	r0, r3
 800572c:	3720      	adds	r7, #32
 800572e:	46bd      	mov	sp, r7
 8005730:	bd80      	pop	{r7, pc}
 8005732:	bf00      	nop
 8005734:	4f54300a 	.word	0x4f54300a
 8005738:	4f54310a 	.word	0x4f54310a

0800573c <PCD_EP_OutSetupPacket_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutSetupPacket_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 800573c:	b580      	push	{r7, lr}
 800573e:	b086      	sub	sp, #24
 8005740:	af00      	add	r7, sp, #0
 8005742:	6078      	str	r0, [r7, #4]
 8005744:	6039      	str	r1, [r7, #0]
  const USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8005746:	687b      	ldr	r3, [r7, #4]
 8005748:	681b      	ldr	r3, [r3, #0]
 800574a:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800574c:	697b      	ldr	r3, [r7, #20]
 800574e:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 8005750:	697b      	ldr	r3, [r7, #20]
 8005752:	333c      	adds	r3, #60	@ 0x3c
 8005754:	3304      	adds	r3, #4
 8005756:	681b      	ldr	r3, [r3, #0]
 8005758:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 800575a:	683b      	ldr	r3, [r7, #0]
 800575c:	015a      	lsls	r2, r3, #5
 800575e:	693b      	ldr	r3, [r7, #16]
 8005760:	4413      	add	r3, r2
 8005762:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005766:	689b      	ldr	r3, [r3, #8]
 8005768:	60bb      	str	r3, [r7, #8]

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800576a:	68fb      	ldr	r3, [r7, #12]
 800576c:	4a15      	ldr	r2, [pc, #84]	@ (80057c4 <PCD_EP_OutSetupPacket_int+0x88>)
 800576e:	4293      	cmp	r3, r2
 8005770:	d90e      	bls.n	8005790 <PCD_EP_OutSetupPacket_int+0x54>
      ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8005772:	68bb      	ldr	r3, [r7, #8]
 8005774:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8005778:	2b00      	cmp	r3, #0
 800577a:	d009      	beq.n	8005790 <PCD_EP_OutSetupPacket_int+0x54>
  {
    CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 800577c:	683b      	ldr	r3, [r7, #0]
 800577e:	015a      	lsls	r2, r3, #5
 8005780:	693b      	ldr	r3, [r7, #16]
 8005782:	4413      	add	r3, r2
 8005784:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005788:	461a      	mov	r2, r3
 800578a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800578e:	6093      	str	r3, [r2, #8]

  /* Inform the upper layer that a setup packet is available */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
  hpcd->SetupStageCallback(hpcd);
#else
  HAL_PCD_SetupStageCallback(hpcd);
 8005790:	6878      	ldr	r0, [r7, #4]
 8005792:	f005 fcbb 	bl	800b10c <HAL_PCD_SetupStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) && (hpcd->Init.dma_enable == 1U))
 8005796:	68fb      	ldr	r3, [r7, #12]
 8005798:	4a0a      	ldr	r2, [pc, #40]	@ (80057c4 <PCD_EP_OutSetupPacket_int+0x88>)
 800579a:	4293      	cmp	r3, r2
 800579c:	d90c      	bls.n	80057b8 <PCD_EP_OutSetupPacket_int+0x7c>
 800579e:	687b      	ldr	r3, [r7, #4]
 80057a0:	799b      	ldrb	r3, [r3, #6]
 80057a2:	2b01      	cmp	r3, #1
 80057a4:	d108      	bne.n	80057b8 <PCD_EP_OutSetupPacket_int+0x7c>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 80057a6:	687b      	ldr	r3, [r7, #4]
 80057a8:	6818      	ldr	r0, [r3, #0]
 80057aa:	687b      	ldr	r3, [r7, #4]
 80057ac:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 80057b0:	461a      	mov	r2, r3
 80057b2:	2101      	movs	r1, #1
 80057b4:	f003 fe36 	bl	8009424 <USB_EP0_OutStart>
  }

  return HAL_OK;
 80057b8:	2300      	movs	r3, #0
}
 80057ba:	4618      	mov	r0, r3
 80057bc:	3718      	adds	r7, #24
 80057be:	46bd      	mov	sp, r7
 80057c0:	bd80      	pop	{r7, pc}
 80057c2:	bf00      	nop
 80057c4:	4f54300a 	.word	0x4f54300a

080057c8 <HAL_PCDEx_SetTxFiFo>:
  * @param  fifo The number of Tx fifo
  * @param  size Fifo size
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetTxFiFo(PCD_HandleTypeDef *hpcd, uint8_t fifo, uint16_t size)
{
 80057c8:	b480      	push	{r7}
 80057ca:	b085      	sub	sp, #20
 80057cc:	af00      	add	r7, sp, #0
 80057ce:	6078      	str	r0, [r7, #4]
 80057d0:	460b      	mov	r3, r1
 80057d2:	70fb      	strb	r3, [r7, #3]
 80057d4:	4613      	mov	r3, r2
 80057d6:	803b      	strh	r3, [r7, #0]
         --> Txn should be configured with the minimum space of 16 words
     The FIFO is used optimally when used TxFIFOs are allocated in the top
         of the FIFO.Ex: use EP1 and EP2 as IN instead of EP1 and EP3 as IN ones.
     When DMA is used 3n * FIFO locations should be reserved for internal DMA registers */

  Tx_Offset = hpcd->Instance->GRXFSIZ;
 80057d8:	687b      	ldr	r3, [r7, #4]
 80057da:	681b      	ldr	r3, [r3, #0]
 80057dc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80057de:	60bb      	str	r3, [r7, #8]

  if (fifo == 0U)
 80057e0:	78fb      	ldrb	r3, [r7, #3]
 80057e2:	2b00      	cmp	r3, #0
 80057e4:	d107      	bne.n	80057f6 <HAL_PCDEx_SetTxFiFo+0x2e>
  {
    hpcd->Instance->DIEPTXF0_HNPTXFSIZ = ((uint32_t)size << 16) | Tx_Offset;
 80057e6:	883b      	ldrh	r3, [r7, #0]
 80057e8:	0419      	lsls	r1, r3, #16
 80057ea:	687b      	ldr	r3, [r7, #4]
 80057ec:	681b      	ldr	r3, [r3, #0]
 80057ee:	68ba      	ldr	r2, [r7, #8]
 80057f0:	430a      	orrs	r2, r1
 80057f2:	629a      	str	r2, [r3, #40]	@ 0x28
 80057f4:	e028      	b.n	8005848 <HAL_PCDEx_SetTxFiFo+0x80>
  }
  else
  {
    Tx_Offset += (hpcd->Instance->DIEPTXF0_HNPTXFSIZ) >> 16;
 80057f6:	687b      	ldr	r3, [r7, #4]
 80057f8:	681b      	ldr	r3, [r3, #0]
 80057fa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80057fc:	0c1b      	lsrs	r3, r3, #16
 80057fe:	68ba      	ldr	r2, [r7, #8]
 8005800:	4413      	add	r3, r2
 8005802:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 8005804:	2300      	movs	r3, #0
 8005806:	73fb      	strb	r3, [r7, #15]
 8005808:	e00d      	b.n	8005826 <HAL_PCDEx_SetTxFiFo+0x5e>
    {
      Tx_Offset += (hpcd->Instance->DIEPTXF[i] >> 16);
 800580a:	687b      	ldr	r3, [r7, #4]
 800580c:	681a      	ldr	r2, [r3, #0]
 800580e:	7bfb      	ldrb	r3, [r7, #15]
 8005810:	3340      	adds	r3, #64	@ 0x40
 8005812:	009b      	lsls	r3, r3, #2
 8005814:	4413      	add	r3, r2
 8005816:	685b      	ldr	r3, [r3, #4]
 8005818:	0c1b      	lsrs	r3, r3, #16
 800581a:	68ba      	ldr	r2, [r7, #8]
 800581c:	4413      	add	r3, r2
 800581e:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 8005820:	7bfb      	ldrb	r3, [r7, #15]
 8005822:	3301      	adds	r3, #1
 8005824:	73fb      	strb	r3, [r7, #15]
 8005826:	7bfa      	ldrb	r2, [r7, #15]
 8005828:	78fb      	ldrb	r3, [r7, #3]
 800582a:	3b01      	subs	r3, #1
 800582c:	429a      	cmp	r2, r3
 800582e:	d3ec      	bcc.n	800580a <HAL_PCDEx_SetTxFiFo+0x42>
    }

    /* Multiply Tx_Size by 2 to get higher performance */
    hpcd->Instance->DIEPTXF[fifo - 1U] = ((uint32_t)size << 16) | Tx_Offset;
 8005830:	883b      	ldrh	r3, [r7, #0]
 8005832:	0418      	lsls	r0, r3, #16
 8005834:	687b      	ldr	r3, [r7, #4]
 8005836:	6819      	ldr	r1, [r3, #0]
 8005838:	78fb      	ldrb	r3, [r7, #3]
 800583a:	3b01      	subs	r3, #1
 800583c:	68ba      	ldr	r2, [r7, #8]
 800583e:	4302      	orrs	r2, r0
 8005840:	3340      	adds	r3, #64	@ 0x40
 8005842:	009b      	lsls	r3, r3, #2
 8005844:	440b      	add	r3, r1
 8005846:	605a      	str	r2, [r3, #4]
  }

  return HAL_OK;
 8005848:	2300      	movs	r3, #0
}
 800584a:	4618      	mov	r0, r3
 800584c:	3714      	adds	r7, #20
 800584e:	46bd      	mov	sp, r7
 8005850:	bc80      	pop	{r7}
 8005852:	4770      	bx	lr

08005854 <HAL_PCDEx_SetRxFiFo>:
  * @param  hpcd PCD handle
  * @param  size Size of Rx fifo
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetRxFiFo(PCD_HandleTypeDef *hpcd, uint16_t size)
{
 8005854:	b480      	push	{r7}
 8005856:	b083      	sub	sp, #12
 8005858:	af00      	add	r7, sp, #0
 800585a:	6078      	str	r0, [r7, #4]
 800585c:	460b      	mov	r3, r1
 800585e:	807b      	strh	r3, [r7, #2]
  hpcd->Instance->GRXFSIZ = size;
 8005860:	687b      	ldr	r3, [r7, #4]
 8005862:	681b      	ldr	r3, [r3, #0]
 8005864:	887a      	ldrh	r2, [r7, #2]
 8005866:	625a      	str	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 8005868:	2300      	movs	r3, #0
}
 800586a:	4618      	mov	r0, r3
 800586c:	370c      	adds	r7, #12
 800586e:	46bd      	mov	sp, r7
 8005870:	bc80      	pop	{r7}
 8005872:	4770      	bx	lr

08005874 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8005874:	b580      	push	{r7, lr}
 8005876:	b08a      	sub	sp, #40	@ 0x28
 8005878:	af00      	add	r7, sp, #0
 800587a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 800587c:	687b      	ldr	r3, [r7, #4]
 800587e:	2b00      	cmp	r3, #0
 8005880:	d101      	bne.n	8005886 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8005882:	2301      	movs	r3, #1
 8005884:	e23b      	b.n	8005cfe <HAL_RCC_OscConfig+0x48a>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8005886:	687b      	ldr	r3, [r7, #4]
 8005888:	681b      	ldr	r3, [r3, #0]
 800588a:	f003 0301 	and.w	r3, r3, #1
 800588e:	2b00      	cmp	r3, #0
 8005890:	d050      	beq.n	8005934 <HAL_RCC_OscConfig+0xc0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8005892:	4b9e      	ldr	r3, [pc, #632]	@ (8005b0c <HAL_RCC_OscConfig+0x298>)
 8005894:	689b      	ldr	r3, [r3, #8]
 8005896:	f003 030c 	and.w	r3, r3, #12
 800589a:	2b04      	cmp	r3, #4
 800589c:	d00c      	beq.n	80058b8 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800589e:	4b9b      	ldr	r3, [pc, #620]	@ (8005b0c <HAL_RCC_OscConfig+0x298>)
 80058a0:	689b      	ldr	r3, [r3, #8]
 80058a2:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80058a6:	2b08      	cmp	r3, #8
 80058a8:	d112      	bne.n	80058d0 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80058aa:	4b98      	ldr	r3, [pc, #608]	@ (8005b0c <HAL_RCC_OscConfig+0x298>)
 80058ac:	685b      	ldr	r3, [r3, #4]
 80058ae:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80058b2:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80058b6:	d10b      	bne.n	80058d0 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80058b8:	4b94      	ldr	r3, [pc, #592]	@ (8005b0c <HAL_RCC_OscConfig+0x298>)
 80058ba:	681b      	ldr	r3, [r3, #0]
 80058bc:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80058c0:	2b00      	cmp	r3, #0
 80058c2:	d036      	beq.n	8005932 <HAL_RCC_OscConfig+0xbe>
 80058c4:	687b      	ldr	r3, [r7, #4]
 80058c6:	685b      	ldr	r3, [r3, #4]
 80058c8:	2b00      	cmp	r3, #0
 80058ca:	d132      	bne.n	8005932 <HAL_RCC_OscConfig+0xbe>
      {
        return HAL_ERROR;
 80058cc:	2301      	movs	r3, #1
 80058ce:	e216      	b.n	8005cfe <HAL_RCC_OscConfig+0x48a>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80058d0:	687b      	ldr	r3, [r7, #4]
 80058d2:	685a      	ldr	r2, [r3, #4]
 80058d4:	4b8e      	ldr	r3, [pc, #568]	@ (8005b10 <HAL_RCC_OscConfig+0x29c>)
 80058d6:	b2d2      	uxtb	r2, r2
 80058d8:	701a      	strb	r2, [r3, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80058da:	687b      	ldr	r3, [r7, #4]
 80058dc:	685b      	ldr	r3, [r3, #4]
 80058de:	2b00      	cmp	r3, #0
 80058e0:	d013      	beq.n	800590a <HAL_RCC_OscConfig+0x96>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80058e2:	f7fd f9a5 	bl	8002c30 <HAL_GetTick>
 80058e6:	6238      	str	r0, [r7, #32]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80058e8:	e008      	b.n	80058fc <HAL_RCC_OscConfig+0x88>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80058ea:	f7fd f9a1 	bl	8002c30 <HAL_GetTick>
 80058ee:	4602      	mov	r2, r0
 80058f0:	6a3b      	ldr	r3, [r7, #32]
 80058f2:	1ad3      	subs	r3, r2, r3
 80058f4:	2b64      	cmp	r3, #100	@ 0x64
 80058f6:	d901      	bls.n	80058fc <HAL_RCC_OscConfig+0x88>
          {
            return HAL_TIMEOUT;
 80058f8:	2303      	movs	r3, #3
 80058fa:	e200      	b.n	8005cfe <HAL_RCC_OscConfig+0x48a>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80058fc:	4b83      	ldr	r3, [pc, #524]	@ (8005b0c <HAL_RCC_OscConfig+0x298>)
 80058fe:	681b      	ldr	r3, [r3, #0]
 8005900:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005904:	2b00      	cmp	r3, #0
 8005906:	d0f0      	beq.n	80058ea <HAL_RCC_OscConfig+0x76>
 8005908:	e014      	b.n	8005934 <HAL_RCC_OscConfig+0xc0>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800590a:	f7fd f991 	bl	8002c30 <HAL_GetTick>
 800590e:	6238      	str	r0, [r7, #32]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005910:	e008      	b.n	8005924 <HAL_RCC_OscConfig+0xb0>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8005912:	f7fd f98d 	bl	8002c30 <HAL_GetTick>
 8005916:	4602      	mov	r2, r0
 8005918:	6a3b      	ldr	r3, [r7, #32]
 800591a:	1ad3      	subs	r3, r2, r3
 800591c:	2b64      	cmp	r3, #100	@ 0x64
 800591e:	d901      	bls.n	8005924 <HAL_RCC_OscConfig+0xb0>
          {
            return HAL_TIMEOUT;
 8005920:	2303      	movs	r3, #3
 8005922:	e1ec      	b.n	8005cfe <HAL_RCC_OscConfig+0x48a>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005924:	4b79      	ldr	r3, [pc, #484]	@ (8005b0c <HAL_RCC_OscConfig+0x298>)
 8005926:	681b      	ldr	r3, [r3, #0]
 8005928:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800592c:	2b00      	cmp	r3, #0
 800592e:	d1f0      	bne.n	8005912 <HAL_RCC_OscConfig+0x9e>
 8005930:	e000      	b.n	8005934 <HAL_RCC_OscConfig+0xc0>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005932:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8005934:	687b      	ldr	r3, [r7, #4]
 8005936:	681b      	ldr	r3, [r3, #0]
 8005938:	f003 0302 	and.w	r3, r3, #2
 800593c:	2b00      	cmp	r3, #0
 800593e:	d077      	beq.n	8005a30 <HAL_RCC_OscConfig+0x1bc>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8005940:	4b72      	ldr	r3, [pc, #456]	@ (8005b0c <HAL_RCC_OscConfig+0x298>)
 8005942:	689b      	ldr	r3, [r3, #8]
 8005944:	f003 030c 	and.w	r3, r3, #12
 8005948:	2b00      	cmp	r3, #0
 800594a:	d00b      	beq.n	8005964 <HAL_RCC_OscConfig+0xf0>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800594c:	4b6f      	ldr	r3, [pc, #444]	@ (8005b0c <HAL_RCC_OscConfig+0x298>)
 800594e:	689b      	ldr	r3, [r3, #8]
 8005950:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8005954:	2b08      	cmp	r3, #8
 8005956:	d126      	bne.n	80059a6 <HAL_RCC_OscConfig+0x132>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8005958:	4b6c      	ldr	r3, [pc, #432]	@ (8005b0c <HAL_RCC_OscConfig+0x298>)
 800595a:	685b      	ldr	r3, [r3, #4]
 800595c:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8005960:	2b00      	cmp	r3, #0
 8005962:	d120      	bne.n	80059a6 <HAL_RCC_OscConfig+0x132>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005964:	4b69      	ldr	r3, [pc, #420]	@ (8005b0c <HAL_RCC_OscConfig+0x298>)
 8005966:	681b      	ldr	r3, [r3, #0]
 8005968:	f003 0302 	and.w	r3, r3, #2
 800596c:	2b00      	cmp	r3, #0
 800596e:	d005      	beq.n	800597c <HAL_RCC_OscConfig+0x108>
 8005970:	687b      	ldr	r3, [r7, #4]
 8005972:	68db      	ldr	r3, [r3, #12]
 8005974:	2b01      	cmp	r3, #1
 8005976:	d001      	beq.n	800597c <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8005978:	2301      	movs	r3, #1
 800597a:	e1c0      	b.n	8005cfe <HAL_RCC_OscConfig+0x48a>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800597c:	4b63      	ldr	r3, [pc, #396]	@ (8005b0c <HAL_RCC_OscConfig+0x298>)
 800597e:	681b      	ldr	r3, [r3, #0]
 8005980:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8005984:	687b      	ldr	r3, [r7, #4]
 8005986:	691b      	ldr	r3, [r3, #16]
 8005988:	21f8      	movs	r1, #248	@ 0xf8
 800598a:	60f9      	str	r1, [r7, #12]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800598c:	68f9      	ldr	r1, [r7, #12]
 800598e:	fa91 f1a1 	rbit	r1, r1
 8005992:	6139      	str	r1, [r7, #16]
  return result;
 8005994:	6939      	ldr	r1, [r7, #16]
 8005996:	fab1 f181 	clz	r1, r1
 800599a:	b2c9      	uxtb	r1, r1
 800599c:	408b      	lsls	r3, r1
 800599e:	495b      	ldr	r1, [pc, #364]	@ (8005b0c <HAL_RCC_OscConfig+0x298>)
 80059a0:	4313      	orrs	r3, r2
 80059a2:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80059a4:	e044      	b.n	8005a30 <HAL_RCC_OscConfig+0x1bc>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 80059a6:	687b      	ldr	r3, [r7, #4]
 80059a8:	68db      	ldr	r3, [r3, #12]
 80059aa:	2b00      	cmp	r3, #0
 80059ac:	d02a      	beq.n	8005a04 <HAL_RCC_OscConfig+0x190>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80059ae:	4b59      	ldr	r3, [pc, #356]	@ (8005b14 <HAL_RCC_OscConfig+0x2a0>)
 80059b0:	2201      	movs	r2, #1
 80059b2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80059b4:	f7fd f93c 	bl	8002c30 <HAL_GetTick>
 80059b8:	6238      	str	r0, [r7, #32]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80059ba:	e008      	b.n	80059ce <HAL_RCC_OscConfig+0x15a>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80059bc:	f7fd f938 	bl	8002c30 <HAL_GetTick>
 80059c0:	4602      	mov	r2, r0
 80059c2:	6a3b      	ldr	r3, [r7, #32]
 80059c4:	1ad3      	subs	r3, r2, r3
 80059c6:	2b02      	cmp	r3, #2
 80059c8:	d901      	bls.n	80059ce <HAL_RCC_OscConfig+0x15a>
          {
            return HAL_TIMEOUT;
 80059ca:	2303      	movs	r3, #3
 80059cc:	e197      	b.n	8005cfe <HAL_RCC_OscConfig+0x48a>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80059ce:	4b4f      	ldr	r3, [pc, #316]	@ (8005b0c <HAL_RCC_OscConfig+0x298>)
 80059d0:	681b      	ldr	r3, [r3, #0]
 80059d2:	f003 0302 	and.w	r3, r3, #2
 80059d6:	2b00      	cmp	r3, #0
 80059d8:	d0f0      	beq.n	80059bc <HAL_RCC_OscConfig+0x148>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80059da:	4b4c      	ldr	r3, [pc, #304]	@ (8005b0c <HAL_RCC_OscConfig+0x298>)
 80059dc:	681b      	ldr	r3, [r3, #0]
 80059de:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80059e2:	687b      	ldr	r3, [r7, #4]
 80059e4:	691b      	ldr	r3, [r3, #16]
 80059e6:	21f8      	movs	r1, #248	@ 0xf8
 80059e8:	6179      	str	r1, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80059ea:	6979      	ldr	r1, [r7, #20]
 80059ec:	fa91 f1a1 	rbit	r1, r1
 80059f0:	61b9      	str	r1, [r7, #24]
  return result;
 80059f2:	69b9      	ldr	r1, [r7, #24]
 80059f4:	fab1 f181 	clz	r1, r1
 80059f8:	b2c9      	uxtb	r1, r1
 80059fa:	408b      	lsls	r3, r1
 80059fc:	4943      	ldr	r1, [pc, #268]	@ (8005b0c <HAL_RCC_OscConfig+0x298>)
 80059fe:	4313      	orrs	r3, r2
 8005a00:	600b      	str	r3, [r1, #0]
 8005a02:	e015      	b.n	8005a30 <HAL_RCC_OscConfig+0x1bc>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8005a04:	4b43      	ldr	r3, [pc, #268]	@ (8005b14 <HAL_RCC_OscConfig+0x2a0>)
 8005a06:	2200      	movs	r2, #0
 8005a08:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005a0a:	f7fd f911 	bl	8002c30 <HAL_GetTick>
 8005a0e:	6238      	str	r0, [r7, #32]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005a10:	e008      	b.n	8005a24 <HAL_RCC_OscConfig+0x1b0>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8005a12:	f7fd f90d 	bl	8002c30 <HAL_GetTick>
 8005a16:	4602      	mov	r2, r0
 8005a18:	6a3b      	ldr	r3, [r7, #32]
 8005a1a:	1ad3      	subs	r3, r2, r3
 8005a1c:	2b02      	cmp	r3, #2
 8005a1e:	d901      	bls.n	8005a24 <HAL_RCC_OscConfig+0x1b0>
          {
            return HAL_TIMEOUT;
 8005a20:	2303      	movs	r3, #3
 8005a22:	e16c      	b.n	8005cfe <HAL_RCC_OscConfig+0x48a>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005a24:	4b39      	ldr	r3, [pc, #228]	@ (8005b0c <HAL_RCC_OscConfig+0x298>)
 8005a26:	681b      	ldr	r3, [r3, #0]
 8005a28:	f003 0302 	and.w	r3, r3, #2
 8005a2c:	2b00      	cmp	r3, #0
 8005a2e:	d1f0      	bne.n	8005a12 <HAL_RCC_OscConfig+0x19e>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8005a30:	687b      	ldr	r3, [r7, #4]
 8005a32:	681b      	ldr	r3, [r3, #0]
 8005a34:	f003 0308 	and.w	r3, r3, #8
 8005a38:	2b00      	cmp	r3, #0
 8005a3a:	d030      	beq.n	8005a9e <HAL_RCC_OscConfig+0x22a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8005a3c:	687b      	ldr	r3, [r7, #4]
 8005a3e:	695b      	ldr	r3, [r3, #20]
 8005a40:	2b00      	cmp	r3, #0
 8005a42:	d016      	beq.n	8005a72 <HAL_RCC_OscConfig+0x1fe>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8005a44:	4b34      	ldr	r3, [pc, #208]	@ (8005b18 <HAL_RCC_OscConfig+0x2a4>)
 8005a46:	2201      	movs	r2, #1
 8005a48:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005a4a:	f7fd f8f1 	bl	8002c30 <HAL_GetTick>
 8005a4e:	6238      	str	r0, [r7, #32]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005a50:	e008      	b.n	8005a64 <HAL_RCC_OscConfig+0x1f0>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8005a52:	f7fd f8ed 	bl	8002c30 <HAL_GetTick>
 8005a56:	4602      	mov	r2, r0
 8005a58:	6a3b      	ldr	r3, [r7, #32]
 8005a5a:	1ad3      	subs	r3, r2, r3
 8005a5c:	2b02      	cmp	r3, #2
 8005a5e:	d901      	bls.n	8005a64 <HAL_RCC_OscConfig+0x1f0>
        {
          return HAL_TIMEOUT;
 8005a60:	2303      	movs	r3, #3
 8005a62:	e14c      	b.n	8005cfe <HAL_RCC_OscConfig+0x48a>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005a64:	4b29      	ldr	r3, [pc, #164]	@ (8005b0c <HAL_RCC_OscConfig+0x298>)
 8005a66:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005a68:	f003 0302 	and.w	r3, r3, #2
 8005a6c:	2b00      	cmp	r3, #0
 8005a6e:	d0f0      	beq.n	8005a52 <HAL_RCC_OscConfig+0x1de>
 8005a70:	e015      	b.n	8005a9e <HAL_RCC_OscConfig+0x22a>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8005a72:	4b29      	ldr	r3, [pc, #164]	@ (8005b18 <HAL_RCC_OscConfig+0x2a4>)
 8005a74:	2200      	movs	r2, #0
 8005a76:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005a78:	f7fd f8da 	bl	8002c30 <HAL_GetTick>
 8005a7c:	6238      	str	r0, [r7, #32]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005a7e:	e008      	b.n	8005a92 <HAL_RCC_OscConfig+0x21e>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8005a80:	f7fd f8d6 	bl	8002c30 <HAL_GetTick>
 8005a84:	4602      	mov	r2, r0
 8005a86:	6a3b      	ldr	r3, [r7, #32]
 8005a88:	1ad3      	subs	r3, r2, r3
 8005a8a:	2b02      	cmp	r3, #2
 8005a8c:	d901      	bls.n	8005a92 <HAL_RCC_OscConfig+0x21e>
        {
          return HAL_TIMEOUT;
 8005a8e:	2303      	movs	r3, #3
 8005a90:	e135      	b.n	8005cfe <HAL_RCC_OscConfig+0x48a>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005a92:	4b1e      	ldr	r3, [pc, #120]	@ (8005b0c <HAL_RCC_OscConfig+0x298>)
 8005a94:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005a96:	f003 0302 	and.w	r3, r3, #2
 8005a9a:	2b00      	cmp	r3, #0
 8005a9c:	d1f0      	bne.n	8005a80 <HAL_RCC_OscConfig+0x20c>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8005a9e:	687b      	ldr	r3, [r7, #4]
 8005aa0:	681b      	ldr	r3, [r3, #0]
 8005aa2:	f003 0304 	and.w	r3, r3, #4
 8005aa6:	2b00      	cmp	r3, #0
 8005aa8:	f000 8087 	beq.w	8005bba <HAL_RCC_OscConfig+0x346>
  {
    FlagStatus       pwrclkchanged = RESET;
 8005aac:	2300      	movs	r3, #0
 8005aae:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8005ab2:	4b16      	ldr	r3, [pc, #88]	@ (8005b0c <HAL_RCC_OscConfig+0x298>)
 8005ab4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005ab6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005aba:	2b00      	cmp	r3, #0
 8005abc:	d110      	bne.n	8005ae0 <HAL_RCC_OscConfig+0x26c>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005abe:	2300      	movs	r3, #0
 8005ac0:	60bb      	str	r3, [r7, #8]
 8005ac2:	4b12      	ldr	r3, [pc, #72]	@ (8005b0c <HAL_RCC_OscConfig+0x298>)
 8005ac4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005ac6:	4a11      	ldr	r2, [pc, #68]	@ (8005b0c <HAL_RCC_OscConfig+0x298>)
 8005ac8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005acc:	6413      	str	r3, [r2, #64]	@ 0x40
 8005ace:	4b0f      	ldr	r3, [pc, #60]	@ (8005b0c <HAL_RCC_OscConfig+0x298>)
 8005ad0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005ad2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005ad6:	60bb      	str	r3, [r7, #8]
 8005ad8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8005ada:	2301      	movs	r3, #1
 8005adc:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    }

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 8005ae0:	4b0e      	ldr	r3, [pc, #56]	@ (8005b1c <HAL_RCC_OscConfig+0x2a8>)
 8005ae2:	681b      	ldr	r3, [r3, #0]
 8005ae4:	4a0d      	ldr	r2, [pc, #52]	@ (8005b1c <HAL_RCC_OscConfig+0x2a8>)
 8005ae6:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005aea:	6013      	str	r3, [r2, #0]

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005aec:	4b0b      	ldr	r3, [pc, #44]	@ (8005b1c <HAL_RCC_OscConfig+0x2a8>)
 8005aee:	681b      	ldr	r3, [r3, #0]
 8005af0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005af4:	2b00      	cmp	r3, #0
 8005af6:	d122      	bne.n	8005b3e <HAL_RCC_OscConfig+0x2ca>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8005af8:	4b08      	ldr	r3, [pc, #32]	@ (8005b1c <HAL_RCC_OscConfig+0x2a8>)
 8005afa:	681b      	ldr	r3, [r3, #0]
 8005afc:	4a07      	ldr	r2, [pc, #28]	@ (8005b1c <HAL_RCC_OscConfig+0x2a8>)
 8005afe:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005b02:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8005b04:	f7fd f894 	bl	8002c30 <HAL_GetTick>
 8005b08:	6238      	str	r0, [r7, #32]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005b0a:	e012      	b.n	8005b32 <HAL_RCC_OscConfig+0x2be>
 8005b0c:	40023800 	.word	0x40023800
 8005b10:	40023802 	.word	0x40023802
 8005b14:	42470000 	.word	0x42470000
 8005b18:	42470e80 	.word	0x42470e80
 8005b1c:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005b20:	f7fd f886 	bl	8002c30 <HAL_GetTick>
 8005b24:	4602      	mov	r2, r0
 8005b26:	6a3b      	ldr	r3, [r7, #32]
 8005b28:	1ad3      	subs	r3, r2, r3
 8005b2a:	2b02      	cmp	r3, #2
 8005b2c:	d901      	bls.n	8005b32 <HAL_RCC_OscConfig+0x2be>
        {
          return HAL_TIMEOUT;
 8005b2e:	2303      	movs	r3, #3
 8005b30:	e0e5      	b.n	8005cfe <HAL_RCC_OscConfig+0x48a>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005b32:	4b75      	ldr	r3, [pc, #468]	@ (8005d08 <HAL_RCC_OscConfig+0x494>)
 8005b34:	681b      	ldr	r3, [r3, #0]
 8005b36:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005b3a:	2b00      	cmp	r3, #0
 8005b3c:	d0f0      	beq.n	8005b20 <HAL_RCC_OscConfig+0x2ac>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8005b3e:	687b      	ldr	r3, [r7, #4]
 8005b40:	689a      	ldr	r2, [r3, #8]
 8005b42:	4b72      	ldr	r3, [pc, #456]	@ (8005d0c <HAL_RCC_OscConfig+0x498>)
 8005b44:	b2d2      	uxtb	r2, r2
 8005b46:	701a      	strb	r2, [r3, #0]
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8005b48:	687b      	ldr	r3, [r7, #4]
 8005b4a:	689b      	ldr	r3, [r3, #8]
 8005b4c:	2b00      	cmp	r3, #0
 8005b4e:	d015      	beq.n	8005b7c <HAL_RCC_OscConfig+0x308>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005b50:	f7fd f86e 	bl	8002c30 <HAL_GetTick>
 8005b54:	6238      	str	r0, [r7, #32]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005b56:	e00a      	b.n	8005b6e <HAL_RCC_OscConfig+0x2fa>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8005b58:	f7fd f86a 	bl	8002c30 <HAL_GetTick>
 8005b5c:	4602      	mov	r2, r0
 8005b5e:	6a3b      	ldr	r3, [r7, #32]
 8005b60:	1ad3      	subs	r3, r2, r3
 8005b62:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005b66:	4293      	cmp	r3, r2
 8005b68:	d901      	bls.n	8005b6e <HAL_RCC_OscConfig+0x2fa>
        {
          return HAL_TIMEOUT;
 8005b6a:	2303      	movs	r3, #3
 8005b6c:	e0c7      	b.n	8005cfe <HAL_RCC_OscConfig+0x48a>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005b6e:	4b68      	ldr	r3, [pc, #416]	@ (8005d10 <HAL_RCC_OscConfig+0x49c>)
 8005b70:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005b72:	f003 0302 	and.w	r3, r3, #2
 8005b76:	2b00      	cmp	r3, #0
 8005b78:	d0ee      	beq.n	8005b58 <HAL_RCC_OscConfig+0x2e4>
 8005b7a:	e014      	b.n	8005ba6 <HAL_RCC_OscConfig+0x332>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005b7c:	f7fd f858 	bl	8002c30 <HAL_GetTick>
 8005b80:	6238      	str	r0, [r7, #32]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005b82:	e00a      	b.n	8005b9a <HAL_RCC_OscConfig+0x326>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8005b84:	f7fd f854 	bl	8002c30 <HAL_GetTick>
 8005b88:	4602      	mov	r2, r0
 8005b8a:	6a3b      	ldr	r3, [r7, #32]
 8005b8c:	1ad3      	subs	r3, r2, r3
 8005b8e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005b92:	4293      	cmp	r3, r2
 8005b94:	d901      	bls.n	8005b9a <HAL_RCC_OscConfig+0x326>
        {
          return HAL_TIMEOUT;
 8005b96:	2303      	movs	r3, #3
 8005b98:	e0b1      	b.n	8005cfe <HAL_RCC_OscConfig+0x48a>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005b9a:	4b5d      	ldr	r3, [pc, #372]	@ (8005d10 <HAL_RCC_OscConfig+0x49c>)
 8005b9c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005b9e:	f003 0302 	and.w	r3, r3, #2
 8005ba2:	2b00      	cmp	r3, #0
 8005ba4:	d1ee      	bne.n	8005b84 <HAL_RCC_OscConfig+0x310>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8005ba6:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8005baa:	2b01      	cmp	r3, #1
 8005bac:	d105      	bne.n	8005bba <HAL_RCC_OscConfig+0x346>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005bae:	4b58      	ldr	r3, [pc, #352]	@ (8005d10 <HAL_RCC_OscConfig+0x49c>)
 8005bb0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005bb2:	4a57      	ldr	r2, [pc, #348]	@ (8005d10 <HAL_RCC_OscConfig+0x49c>)
 8005bb4:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8005bb8:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8005bba:	687b      	ldr	r3, [r7, #4]
 8005bbc:	699b      	ldr	r3, [r3, #24]
 8005bbe:	2b00      	cmp	r3, #0
 8005bc0:	f000 809c 	beq.w	8005cfc <HAL_RCC_OscConfig+0x488>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8005bc4:	4b52      	ldr	r3, [pc, #328]	@ (8005d10 <HAL_RCC_OscConfig+0x49c>)
 8005bc6:	689b      	ldr	r3, [r3, #8]
 8005bc8:	f003 030c 	and.w	r3, r3, #12
 8005bcc:	2b08      	cmp	r3, #8
 8005bce:	d061      	beq.n	8005c94 <HAL_RCC_OscConfig+0x420>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8005bd0:	687b      	ldr	r3, [r7, #4]
 8005bd2:	699b      	ldr	r3, [r3, #24]
 8005bd4:	2b02      	cmp	r3, #2
 8005bd6:	d146      	bne.n	8005c66 <HAL_RCC_OscConfig+0x3f2>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005bd8:	4b4e      	ldr	r3, [pc, #312]	@ (8005d14 <HAL_RCC_OscConfig+0x4a0>)
 8005bda:	2200      	movs	r2, #0
 8005bdc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005bde:	f7fd f827 	bl	8002c30 <HAL_GetTick>
 8005be2:	6238      	str	r0, [r7, #32]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005be4:	e008      	b.n	8005bf8 <HAL_RCC_OscConfig+0x384>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005be6:	f7fd f823 	bl	8002c30 <HAL_GetTick>
 8005bea:	4602      	mov	r2, r0
 8005bec:	6a3b      	ldr	r3, [r7, #32]
 8005bee:	1ad3      	subs	r3, r2, r3
 8005bf0:	2b64      	cmp	r3, #100	@ 0x64
 8005bf2:	d901      	bls.n	8005bf8 <HAL_RCC_OscConfig+0x384>
          {
            return HAL_TIMEOUT;
 8005bf4:	2303      	movs	r3, #3
 8005bf6:	e082      	b.n	8005cfe <HAL_RCC_OscConfig+0x48a>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005bf8:	4b45      	ldr	r3, [pc, #276]	@ (8005d10 <HAL_RCC_OscConfig+0x49c>)
 8005bfa:	681b      	ldr	r3, [r3, #0]
 8005bfc:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005c00:	2b00      	cmp	r3, #0
 8005c02:	d1f0      	bne.n	8005be6 <HAL_RCC_OscConfig+0x372>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8005c04:	4b42      	ldr	r3, [pc, #264]	@ (8005d10 <HAL_RCC_OscConfig+0x49c>)
 8005c06:	685a      	ldr	r2, [r3, #4]
 8005c08:	4b43      	ldr	r3, [pc, #268]	@ (8005d18 <HAL_RCC_OscConfig+0x4a4>)
 8005c0a:	4013      	ands	r3, r2
 8005c0c:	687a      	ldr	r2, [r7, #4]
 8005c0e:	69d1      	ldr	r1, [r2, #28]
 8005c10:	687a      	ldr	r2, [r7, #4]
 8005c12:	6a12      	ldr	r2, [r2, #32]
 8005c14:	4311      	orrs	r1, r2
 8005c16:	687a      	ldr	r2, [r7, #4]
 8005c18:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8005c1a:	0192      	lsls	r2, r2, #6
 8005c1c:	4311      	orrs	r1, r2
 8005c1e:	687a      	ldr	r2, [r7, #4]
 8005c20:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8005c22:	0612      	lsls	r2, r2, #24
 8005c24:	4311      	orrs	r1, r2
 8005c26:	687a      	ldr	r2, [r7, #4]
 8005c28:	6a92      	ldr	r2, [r2, #40]	@ 0x28
 8005c2a:	0852      	lsrs	r2, r2, #1
 8005c2c:	3a01      	subs	r2, #1
 8005c2e:	0412      	lsls	r2, r2, #16
 8005c30:	430a      	orrs	r2, r1
 8005c32:	4937      	ldr	r1, [pc, #220]	@ (8005d10 <HAL_RCC_OscConfig+0x49c>)
 8005c34:	4313      	orrs	r3, r2
 8005c36:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLN,
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8005c38:	4b36      	ldr	r3, [pc, #216]	@ (8005d14 <HAL_RCC_OscConfig+0x4a0>)
 8005c3a:	2201      	movs	r2, #1
 8005c3c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005c3e:	f7fc fff7 	bl	8002c30 <HAL_GetTick>
 8005c42:	6238      	str	r0, [r7, #32]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005c44:	e008      	b.n	8005c58 <HAL_RCC_OscConfig+0x3e4>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005c46:	f7fc fff3 	bl	8002c30 <HAL_GetTick>
 8005c4a:	4602      	mov	r2, r0
 8005c4c:	6a3b      	ldr	r3, [r7, #32]
 8005c4e:	1ad3      	subs	r3, r2, r3
 8005c50:	2b64      	cmp	r3, #100	@ 0x64
 8005c52:	d901      	bls.n	8005c58 <HAL_RCC_OscConfig+0x3e4>
          {
            return HAL_TIMEOUT;
 8005c54:	2303      	movs	r3, #3
 8005c56:	e052      	b.n	8005cfe <HAL_RCC_OscConfig+0x48a>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005c58:	4b2d      	ldr	r3, [pc, #180]	@ (8005d10 <HAL_RCC_OscConfig+0x49c>)
 8005c5a:	681b      	ldr	r3, [r3, #0]
 8005c5c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005c60:	2b00      	cmp	r3, #0
 8005c62:	d0f0      	beq.n	8005c46 <HAL_RCC_OscConfig+0x3d2>
 8005c64:	e04a      	b.n	8005cfc <HAL_RCC_OscConfig+0x488>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005c66:	4b2b      	ldr	r3, [pc, #172]	@ (8005d14 <HAL_RCC_OscConfig+0x4a0>)
 8005c68:	2200      	movs	r2, #0
 8005c6a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005c6c:	f7fc ffe0 	bl	8002c30 <HAL_GetTick>
 8005c70:	6238      	str	r0, [r7, #32]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005c72:	e008      	b.n	8005c86 <HAL_RCC_OscConfig+0x412>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005c74:	f7fc ffdc 	bl	8002c30 <HAL_GetTick>
 8005c78:	4602      	mov	r2, r0
 8005c7a:	6a3b      	ldr	r3, [r7, #32]
 8005c7c:	1ad3      	subs	r3, r2, r3
 8005c7e:	2b64      	cmp	r3, #100	@ 0x64
 8005c80:	d901      	bls.n	8005c86 <HAL_RCC_OscConfig+0x412>
          {
            return HAL_TIMEOUT;
 8005c82:	2303      	movs	r3, #3
 8005c84:	e03b      	b.n	8005cfe <HAL_RCC_OscConfig+0x48a>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005c86:	4b22      	ldr	r3, [pc, #136]	@ (8005d10 <HAL_RCC_OscConfig+0x49c>)
 8005c88:	681b      	ldr	r3, [r3, #0]
 8005c8a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005c8e:	2b00      	cmp	r3, #0
 8005c90:	d1f0      	bne.n	8005c74 <HAL_RCC_OscConfig+0x400>
 8005c92:	e033      	b.n	8005cfc <HAL_RCC_OscConfig+0x488>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8005c94:	687b      	ldr	r3, [r7, #4]
 8005c96:	699b      	ldr	r3, [r3, #24]
 8005c98:	2b01      	cmp	r3, #1
 8005c9a:	d101      	bne.n	8005ca0 <HAL_RCC_OscConfig+0x42c>
      {
        return HAL_ERROR;
 8005c9c:	2301      	movs	r3, #1
 8005c9e:	e02e      	b.n	8005cfe <HAL_RCC_OscConfig+0x48a>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        uint32_t pllcfgr = RCC->PLLCFGR;
 8005ca0:	4b1b      	ldr	r3, [pc, #108]	@ (8005d10 <HAL_RCC_OscConfig+0x49c>)
 8005ca2:	685b      	ldr	r3, [r3, #4]
 8005ca4:	61fb      	str	r3, [r7, #28]
      
        if((READ_BIT(pllcfgr, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005ca6:	69fb      	ldr	r3, [r7, #28]
 8005ca8:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8005cac:	687b      	ldr	r3, [r7, #4]
 8005cae:	69db      	ldr	r3, [r3, #28]
 8005cb0:	429a      	cmp	r2, r3
 8005cb2:	d121      	bne.n	8005cf8 <HAL_RCC_OscConfig+0x484>
           (READ_BIT(pllcfgr, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8005cb4:	69fb      	ldr	r3, [r7, #28]
 8005cb6:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8005cba:	687b      	ldr	r3, [r7, #4]
 8005cbc:	6a1b      	ldr	r3, [r3, #32]
        if((READ_BIT(pllcfgr, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005cbe:	429a      	cmp	r2, r3
 8005cc0:	d11a      	bne.n	8005cf8 <HAL_RCC_OscConfig+0x484>
           (READ_BIT(pllcfgr, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8005cc2:	69fa      	ldr	r2, [r7, #28]
 8005cc4:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8005cc8:	4013      	ands	r3, r2
 8005cca:	687a      	ldr	r2, [r7, #4]
 8005ccc:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8005cce:	0192      	lsls	r2, r2, #6
           (READ_BIT(pllcfgr, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8005cd0:	4293      	cmp	r3, r2
 8005cd2:	d111      	bne.n	8005cf8 <HAL_RCC_OscConfig+0x484>
           (READ_BIT(pllcfgr, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8005cd4:	69fb      	ldr	r3, [r7, #28]
 8005cd6:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8005cda:	687b      	ldr	r3, [r7, #4]
 8005cdc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005cde:	085b      	lsrs	r3, r3, #1
 8005ce0:	3b01      	subs	r3, #1
 8005ce2:	041b      	lsls	r3, r3, #16
           (READ_BIT(pllcfgr, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8005ce4:	429a      	cmp	r2, r3
 8005ce6:	d107      	bne.n	8005cf8 <HAL_RCC_OscConfig+0x484>
           (READ_BIT(pllcfgr, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8005ce8:	69fb      	ldr	r3, [r7, #28]
 8005cea:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8005cee:	687b      	ldr	r3, [r7, #4]
 8005cf0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005cf2:	061b      	lsls	r3, r3, #24
           (READ_BIT(pllcfgr, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8005cf4:	429a      	cmp	r2, r3
 8005cf6:	d001      	beq.n	8005cfc <HAL_RCC_OscConfig+0x488>
        {
          return HAL_ERROR;
 8005cf8:	2301      	movs	r3, #1
 8005cfa:	e000      	b.n	8005cfe <HAL_RCC_OscConfig+0x48a>
        }
      }
    }
  }
  return HAL_OK;
 8005cfc:	2300      	movs	r3, #0
}
 8005cfe:	4618      	mov	r0, r3
 8005d00:	3728      	adds	r7, #40	@ 0x28
 8005d02:	46bd      	mov	sp, r7
 8005d04:	bd80      	pop	{r7, pc}
 8005d06:	bf00      	nop
 8005d08:	40007000 	.word	0x40007000
 8005d0c:	40023870 	.word	0x40023870
 8005d10:	40023800 	.word	0x40023800
 8005d14:	42470060 	.word	0x42470060
 8005d18:	f0bc8000 	.word	0xf0bc8000

08005d1c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8005d1c:	b580      	push	{r7, lr}
 8005d1e:	b086      	sub	sp, #24
 8005d20:	af00      	add	r7, sp, #0
 8005d22:	6078      	str	r0, [r7, #4]
 8005d24:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8005d26:	687b      	ldr	r3, [r7, #4]
 8005d28:	2b00      	cmp	r3, #0
 8005d2a:	d101      	bne.n	8005d30 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8005d2c:	2301      	movs	r3, #1
 8005d2e:	e0d2      	b.n	8005ed6 <HAL_RCC_ClockConfig+0x1ba>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
     must be correctly programmed according to the frequency of the CPU clock
     (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8005d30:	4b6b      	ldr	r3, [pc, #428]	@ (8005ee0 <HAL_RCC_ClockConfig+0x1c4>)
 8005d32:	681b      	ldr	r3, [r3, #0]
 8005d34:	f003 030f 	and.w	r3, r3, #15
 8005d38:	683a      	ldr	r2, [r7, #0]
 8005d3a:	429a      	cmp	r2, r3
 8005d3c:	d90c      	bls.n	8005d58 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005d3e:	4b68      	ldr	r3, [pc, #416]	@ (8005ee0 <HAL_RCC_ClockConfig+0x1c4>)
 8005d40:	683a      	ldr	r2, [r7, #0]
 8005d42:	b2d2      	uxtb	r2, r2
 8005d44:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
       memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8005d46:	4b66      	ldr	r3, [pc, #408]	@ (8005ee0 <HAL_RCC_ClockConfig+0x1c4>)
 8005d48:	681b      	ldr	r3, [r3, #0]
 8005d4a:	f003 030f 	and.w	r3, r3, #15
 8005d4e:	683a      	ldr	r2, [r7, #0]
 8005d50:	429a      	cmp	r2, r3
 8005d52:	d001      	beq.n	8005d58 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8005d54:	2301      	movs	r3, #1
 8005d56:	e0be      	b.n	8005ed6 <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005d58:	687b      	ldr	r3, [r7, #4]
 8005d5a:	681b      	ldr	r3, [r3, #0]
 8005d5c:	f003 0302 	and.w	r3, r3, #2
 8005d60:	2b00      	cmp	r3, #0
 8005d62:	d020      	beq.n	8005da6 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005d64:	687b      	ldr	r3, [r7, #4]
 8005d66:	681b      	ldr	r3, [r3, #0]
 8005d68:	f003 0304 	and.w	r3, r3, #4
 8005d6c:	2b00      	cmp	r3, #0
 8005d6e:	d005      	beq.n	8005d7c <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8005d70:	4b5c      	ldr	r3, [pc, #368]	@ (8005ee4 <HAL_RCC_ClockConfig+0x1c8>)
 8005d72:	689b      	ldr	r3, [r3, #8]
 8005d74:	4a5b      	ldr	r2, [pc, #364]	@ (8005ee4 <HAL_RCC_ClockConfig+0x1c8>)
 8005d76:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8005d7a:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005d7c:	687b      	ldr	r3, [r7, #4]
 8005d7e:	681b      	ldr	r3, [r3, #0]
 8005d80:	f003 0308 	and.w	r3, r3, #8
 8005d84:	2b00      	cmp	r3, #0
 8005d86:	d005      	beq.n	8005d94 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3U));
 8005d88:	4b56      	ldr	r3, [pc, #344]	@ (8005ee4 <HAL_RCC_ClockConfig+0x1c8>)
 8005d8a:	689b      	ldr	r3, [r3, #8]
 8005d8c:	4a55      	ldr	r2, [pc, #340]	@ (8005ee4 <HAL_RCC_ClockConfig+0x1c8>)
 8005d8e:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8005d92:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005d94:	4b53      	ldr	r3, [pc, #332]	@ (8005ee4 <HAL_RCC_ClockConfig+0x1c8>)
 8005d96:	689b      	ldr	r3, [r3, #8]
 8005d98:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8005d9c:	687b      	ldr	r3, [r7, #4]
 8005d9e:	689b      	ldr	r3, [r3, #8]
 8005da0:	4950      	ldr	r1, [pc, #320]	@ (8005ee4 <HAL_RCC_ClockConfig+0x1c8>)
 8005da2:	4313      	orrs	r3, r2
 8005da4:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8005da6:	687b      	ldr	r3, [r7, #4]
 8005da8:	681b      	ldr	r3, [r3, #0]
 8005daa:	f003 0301 	and.w	r3, r3, #1
 8005dae:	2b00      	cmp	r3, #0
 8005db0:	d040      	beq.n	8005e34 <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005db2:	687b      	ldr	r3, [r7, #4]
 8005db4:	685b      	ldr	r3, [r3, #4]
 8005db6:	2b01      	cmp	r3, #1
 8005db8:	d107      	bne.n	8005dca <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005dba:	4b4a      	ldr	r3, [pc, #296]	@ (8005ee4 <HAL_RCC_ClockConfig+0x1c8>)
 8005dbc:	681b      	ldr	r3, [r3, #0]
 8005dbe:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005dc2:	2b00      	cmp	r3, #0
 8005dc4:	d115      	bne.n	8005df2 <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 8005dc6:	2301      	movs	r3, #1
 8005dc8:	e085      	b.n	8005ed6 <HAL_RCC_ClockConfig+0x1ba>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8005dca:	687b      	ldr	r3, [r7, #4]
 8005dcc:	685b      	ldr	r3, [r3, #4]
 8005dce:	2b02      	cmp	r3, #2
 8005dd0:	d107      	bne.n	8005de2 <HAL_RCC_ClockConfig+0xc6>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005dd2:	4b44      	ldr	r3, [pc, #272]	@ (8005ee4 <HAL_RCC_ClockConfig+0x1c8>)
 8005dd4:	681b      	ldr	r3, [r3, #0]
 8005dd6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005dda:	2b00      	cmp	r3, #0
 8005ddc:	d109      	bne.n	8005df2 <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 8005dde:	2301      	movs	r3, #1
 8005de0:	e079      	b.n	8005ed6 <HAL_RCC_ClockConfig+0x1ba>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005de2:	4b40      	ldr	r3, [pc, #256]	@ (8005ee4 <HAL_RCC_ClockConfig+0x1c8>)
 8005de4:	681b      	ldr	r3, [r3, #0]
 8005de6:	f003 0302 	and.w	r3, r3, #2
 8005dea:	2b00      	cmp	r3, #0
 8005dec:	d101      	bne.n	8005df2 <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 8005dee:	2301      	movs	r3, #1
 8005df0:	e071      	b.n	8005ed6 <HAL_RCC_ClockConfig+0x1ba>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8005df2:	4b3c      	ldr	r3, [pc, #240]	@ (8005ee4 <HAL_RCC_ClockConfig+0x1c8>)
 8005df4:	689b      	ldr	r3, [r3, #8]
 8005df6:	f023 0203 	bic.w	r2, r3, #3
 8005dfa:	687b      	ldr	r3, [r7, #4]
 8005dfc:	685b      	ldr	r3, [r3, #4]
 8005dfe:	4939      	ldr	r1, [pc, #228]	@ (8005ee4 <HAL_RCC_ClockConfig+0x1c8>)
 8005e00:	4313      	orrs	r3, r2
 8005e02:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8005e04:	f7fc ff14 	bl	8002c30 <HAL_GetTick>
 8005e08:	6178      	str	r0, [r7, #20]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005e0a:	e00a      	b.n	8005e22 <HAL_RCC_ClockConfig+0x106>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005e0c:	f7fc ff10 	bl	8002c30 <HAL_GetTick>
 8005e10:	4602      	mov	r2, r0
 8005e12:	697b      	ldr	r3, [r7, #20]
 8005e14:	1ad3      	subs	r3, r2, r3
 8005e16:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005e1a:	4293      	cmp	r3, r2
 8005e1c:	d901      	bls.n	8005e22 <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 8005e1e:	2303      	movs	r3, #3
 8005e20:	e059      	b.n	8005ed6 <HAL_RCC_ClockConfig+0x1ba>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005e22:	4b30      	ldr	r3, [pc, #192]	@ (8005ee4 <HAL_RCC_ClockConfig+0x1c8>)
 8005e24:	689b      	ldr	r3, [r3, #8]
 8005e26:	f003 020c 	and.w	r2, r3, #12
 8005e2a:	687b      	ldr	r3, [r7, #4]
 8005e2c:	685b      	ldr	r3, [r3, #4]
 8005e2e:	009b      	lsls	r3, r3, #2
 8005e30:	429a      	cmp	r2, r3
 8005e32:	d1eb      	bne.n	8005e0c <HAL_RCC_ClockConfig+0xf0>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8005e34:	4b2a      	ldr	r3, [pc, #168]	@ (8005ee0 <HAL_RCC_ClockConfig+0x1c4>)
 8005e36:	681b      	ldr	r3, [r3, #0]
 8005e38:	f003 030f 	and.w	r3, r3, #15
 8005e3c:	683a      	ldr	r2, [r7, #0]
 8005e3e:	429a      	cmp	r2, r3
 8005e40:	d20c      	bcs.n	8005e5c <HAL_RCC_ClockConfig+0x140>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005e42:	4b27      	ldr	r3, [pc, #156]	@ (8005ee0 <HAL_RCC_ClockConfig+0x1c4>)
 8005e44:	683a      	ldr	r2, [r7, #0]
 8005e46:	b2d2      	uxtb	r2, r2
 8005e48:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
       memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8005e4a:	4b25      	ldr	r3, [pc, #148]	@ (8005ee0 <HAL_RCC_ClockConfig+0x1c4>)
 8005e4c:	681b      	ldr	r3, [r3, #0]
 8005e4e:	f003 030f 	and.w	r3, r3, #15
 8005e52:	683a      	ldr	r2, [r7, #0]
 8005e54:	429a      	cmp	r2, r3
 8005e56:	d001      	beq.n	8005e5c <HAL_RCC_ClockConfig+0x140>
    {
      return HAL_ERROR;
 8005e58:	2301      	movs	r3, #1
 8005e5a:	e03c      	b.n	8005ed6 <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005e5c:	687b      	ldr	r3, [r7, #4]
 8005e5e:	681b      	ldr	r3, [r3, #0]
 8005e60:	f003 0304 	and.w	r3, r3, #4
 8005e64:	2b00      	cmp	r3, #0
 8005e66:	d008      	beq.n	8005e7a <HAL_RCC_ClockConfig+0x15e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8005e68:	4b1e      	ldr	r3, [pc, #120]	@ (8005ee4 <HAL_RCC_ClockConfig+0x1c8>)
 8005e6a:	689b      	ldr	r3, [r3, #8]
 8005e6c:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8005e70:	687b      	ldr	r3, [r7, #4]
 8005e72:	68db      	ldr	r3, [r3, #12]
 8005e74:	491b      	ldr	r1, [pc, #108]	@ (8005ee4 <HAL_RCC_ClockConfig+0x1c8>)
 8005e76:	4313      	orrs	r3, r2
 8005e78:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005e7a:	687b      	ldr	r3, [r7, #4]
 8005e7c:	681b      	ldr	r3, [r3, #0]
 8005e7e:	f003 0308 	and.w	r3, r3, #8
 8005e82:	2b00      	cmp	r3, #0
 8005e84:	d009      	beq.n	8005e9a <HAL_RCC_ClockConfig+0x17e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8005e86:	4b17      	ldr	r3, [pc, #92]	@ (8005ee4 <HAL_RCC_ClockConfig+0x1c8>)
 8005e88:	689b      	ldr	r3, [r3, #8]
 8005e8a:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8005e8e:	687b      	ldr	r3, [r7, #4]
 8005e90:	691b      	ldr	r3, [r3, #16]
 8005e92:	00db      	lsls	r3, r3, #3
 8005e94:	4913      	ldr	r1, [pc, #76]	@ (8005ee4 <HAL_RCC_ClockConfig+0x1c8>)
 8005e96:	4313      	orrs	r3, r2
 8005e98:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> POSITION_VAL(RCC_CFGR_HPRE)];
 8005e9a:	f000 f82b 	bl	8005ef4 <HAL_RCC_GetSysClockFreq>
 8005e9e:	4601      	mov	r1, r0
 8005ea0:	4b10      	ldr	r3, [pc, #64]	@ (8005ee4 <HAL_RCC_ClockConfig+0x1c8>)
 8005ea2:	689b      	ldr	r3, [r3, #8]
 8005ea4:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8005ea8:	22f0      	movs	r2, #240	@ 0xf0
 8005eaa:	60fa      	str	r2, [r7, #12]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005eac:	68fa      	ldr	r2, [r7, #12]
 8005eae:	fa92 f2a2 	rbit	r2, r2
 8005eb2:	613a      	str	r2, [r7, #16]
  return result;
 8005eb4:	693a      	ldr	r2, [r7, #16]
 8005eb6:	fab2 f282 	clz	r2, r2
 8005eba:	b2d2      	uxtb	r2, r2
 8005ebc:	40d3      	lsrs	r3, r2
 8005ebe:	4a0a      	ldr	r2, [pc, #40]	@ (8005ee8 <HAL_RCC_ClockConfig+0x1cc>)
 8005ec0:	5cd3      	ldrb	r3, [r2, r3]
 8005ec2:	fa21 f303 	lsr.w	r3, r1, r3
 8005ec6:	4a09      	ldr	r2, [pc, #36]	@ (8005eec <HAL_RCC_ClockConfig+0x1d0>)
 8005ec8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8005eca:	4b09      	ldr	r3, [pc, #36]	@ (8005ef0 <HAL_RCC_ClockConfig+0x1d4>)
 8005ecc:	681b      	ldr	r3, [r3, #0]
 8005ece:	4618      	mov	r0, r3
 8005ed0:	f7fc fe6c 	bl	8002bac <HAL_InitTick>

  return HAL_OK;
 8005ed4:	2300      	movs	r3, #0
}
 8005ed6:	4618      	mov	r0, r3
 8005ed8:	3718      	adds	r7, #24
 8005eda:	46bd      	mov	sp, r7
 8005edc:	bd80      	pop	{r7, pc}
 8005ede:	bf00      	nop
 8005ee0:	40023c00 	.word	0x40023c00
 8005ee4:	40023800 	.word	0x40023800
 8005ee8:	0800c9bc 	.word	0x0800c9bc
 8005eec:	20000060 	.word	0x20000060
 8005ef0:	20000064 	.word	0x20000064

08005ef4 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005ef4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005ef8:	b090      	sub	sp, #64	@ 0x40
 8005efa:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8005efc:	2300      	movs	r3, #0
 8005efe:	637b      	str	r3, [r7, #52]	@ 0x34
 8005f00:	2300      	movs	r3, #0
 8005f02:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8005f04:	2300      	movs	r3, #0
 8005f06:	633b      	str	r3, [r7, #48]	@ 0x30
  uint32_t sysclockfreq = 0U;
 8005f08:	2300      	movs	r3, #0
 8005f0a:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8005f0c:	4b59      	ldr	r3, [pc, #356]	@ (8006074 <HAL_RCC_GetSysClockFreq+0x180>)
 8005f0e:	689b      	ldr	r3, [r3, #8]
 8005f10:	f003 030c 	and.w	r3, r3, #12
 8005f14:	2b08      	cmp	r3, #8
 8005f16:	d00d      	beq.n	8005f34 <HAL_RCC_GetSysClockFreq+0x40>
 8005f18:	2b08      	cmp	r3, #8
 8005f1a:	f200 80a2 	bhi.w	8006062 <HAL_RCC_GetSysClockFreq+0x16e>
 8005f1e:	2b00      	cmp	r3, #0
 8005f20:	d002      	beq.n	8005f28 <HAL_RCC_GetSysClockFreq+0x34>
 8005f22:	2b04      	cmp	r3, #4
 8005f24:	d003      	beq.n	8005f2e <HAL_RCC_GetSysClockFreq+0x3a>
 8005f26:	e09c      	b.n	8006062 <HAL_RCC_GetSysClockFreq+0x16e>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8005f28:	4b53      	ldr	r3, [pc, #332]	@ (8006078 <HAL_RCC_GetSysClockFreq+0x184>)
 8005f2a:	63bb      	str	r3, [r7, #56]	@ 0x38
       break;
 8005f2c:	e09c      	b.n	8006068 <HAL_RCC_GetSysClockFreq+0x174>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8005f2e:	4b53      	ldr	r3, [pc, #332]	@ (800607c <HAL_RCC_GetSysClockFreq+0x188>)
 8005f30:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8005f32:	e099      	b.n	8006068 <HAL_RCC_GetSysClockFreq+0x174>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8005f34:	4b4f      	ldr	r3, [pc, #316]	@ (8006074 <HAL_RCC_GetSysClockFreq+0x180>)
 8005f36:	685b      	ldr	r3, [r3, #4]
 8005f38:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8005f3c:	637b      	str	r3, [r7, #52]	@ 0x34
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8005f3e:	4b4d      	ldr	r3, [pc, #308]	@ (8006074 <HAL_RCC_GetSysClockFreq+0x180>)
 8005f40:	685b      	ldr	r3, [r3, #4]
 8005f42:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8005f46:	2b00      	cmp	r3, #0
 8005f48:	d027      	beq.n	8005f9a <HAL_RCC_GetSysClockFreq+0xa6>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8005f4a:	4b4a      	ldr	r3, [pc, #296]	@ (8006074 <HAL_RCC_GetSysClockFreq+0x180>)
 8005f4c:	685b      	ldr	r3, [r3, #4]
 8005f4e:	099b      	lsrs	r3, r3, #6
 8005f50:	2200      	movs	r2, #0
 8005f52:	623b      	str	r3, [r7, #32]
 8005f54:	627a      	str	r2, [r7, #36]	@ 0x24
 8005f56:	6a3b      	ldr	r3, [r7, #32]
 8005f58:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8005f5c:	2100      	movs	r1, #0
 8005f5e:	4b47      	ldr	r3, [pc, #284]	@ (800607c <HAL_RCC_GetSysClockFreq+0x188>)
 8005f60:	fb03 f201 	mul.w	r2, r3, r1
 8005f64:	2300      	movs	r3, #0
 8005f66:	fb00 f303 	mul.w	r3, r0, r3
 8005f6a:	4413      	add	r3, r2
 8005f6c:	4a43      	ldr	r2, [pc, #268]	@ (800607c <HAL_RCC_GetSysClockFreq+0x188>)
 8005f6e:	fba0 2102 	umull	r2, r1, r0, r2
 8005f72:	62f9      	str	r1, [r7, #44]	@ 0x2c
 8005f74:	62ba      	str	r2, [r7, #40]	@ 0x28
 8005f76:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8005f78:	4413      	add	r3, r2
 8005f7a:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8005f7c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005f7e:	2200      	movs	r2, #0
 8005f80:	61bb      	str	r3, [r7, #24]
 8005f82:	61fa      	str	r2, [r7, #28]
 8005f84:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8005f88:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 8005f8c:	f7fa fdda 	bl	8000b44 <__aeabi_uldivmod>
 8005f90:	4602      	mov	r2, r0
 8005f92:	460b      	mov	r3, r1
 8005f94:	4613      	mov	r3, r2
 8005f96:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8005f98:	e055      	b.n	8006046 <HAL_RCC_GetSysClockFreq+0x152>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8005f9a:	4b36      	ldr	r3, [pc, #216]	@ (8006074 <HAL_RCC_GetSysClockFreq+0x180>)
 8005f9c:	685b      	ldr	r3, [r3, #4]
 8005f9e:	099b      	lsrs	r3, r3, #6
 8005fa0:	2200      	movs	r2, #0
 8005fa2:	613b      	str	r3, [r7, #16]
 8005fa4:	617a      	str	r2, [r7, #20]
 8005fa6:	693b      	ldr	r3, [r7, #16]
 8005fa8:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 8005fac:	f04f 0b00 	mov.w	fp, #0
 8005fb0:	4652      	mov	r2, sl
 8005fb2:	465b      	mov	r3, fp
 8005fb4:	f04f 0000 	mov.w	r0, #0
 8005fb8:	f04f 0100 	mov.w	r1, #0
 8005fbc:	0159      	lsls	r1, r3, #5
 8005fbe:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8005fc2:	0150      	lsls	r0, r2, #5
 8005fc4:	4602      	mov	r2, r0
 8005fc6:	460b      	mov	r3, r1
 8005fc8:	ebb2 080a 	subs.w	r8, r2, sl
 8005fcc:	eb63 090b 	sbc.w	r9, r3, fp
 8005fd0:	f04f 0200 	mov.w	r2, #0
 8005fd4:	f04f 0300 	mov.w	r3, #0
 8005fd8:	ea4f 1389 	mov.w	r3, r9, lsl #6
 8005fdc:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 8005fe0:	ea4f 1288 	mov.w	r2, r8, lsl #6
 8005fe4:	ebb2 0408 	subs.w	r4, r2, r8
 8005fe8:	eb63 0509 	sbc.w	r5, r3, r9
 8005fec:	f04f 0200 	mov.w	r2, #0
 8005ff0:	f04f 0300 	mov.w	r3, #0
 8005ff4:	00eb      	lsls	r3, r5, #3
 8005ff6:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8005ffa:	00e2      	lsls	r2, r4, #3
 8005ffc:	4614      	mov	r4, r2
 8005ffe:	461d      	mov	r5, r3
 8006000:	eb14 030a 	adds.w	r3, r4, sl
 8006004:	603b      	str	r3, [r7, #0]
 8006006:	eb45 030b 	adc.w	r3, r5, fp
 800600a:	607b      	str	r3, [r7, #4]
 800600c:	f04f 0200 	mov.w	r2, #0
 8006010:	f04f 0300 	mov.w	r3, #0
 8006014:	e9d7 4500 	ldrd	r4, r5, [r7]
 8006018:	4629      	mov	r1, r5
 800601a:	028b      	lsls	r3, r1, #10
 800601c:	4620      	mov	r0, r4
 800601e:	4629      	mov	r1, r5
 8006020:	4604      	mov	r4, r0
 8006022:	ea43 5394 	orr.w	r3, r3, r4, lsr #22
 8006026:	4601      	mov	r1, r0
 8006028:	028a      	lsls	r2, r1, #10
 800602a:	4610      	mov	r0, r2
 800602c:	4619      	mov	r1, r3
 800602e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006030:	2200      	movs	r2, #0
 8006032:	60bb      	str	r3, [r7, #8]
 8006034:	60fa      	str	r2, [r7, #12]
 8006036:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800603a:	f7fa fd83 	bl	8000b44 <__aeabi_uldivmod>
 800603e:	4602      	mov	r2, r0
 8006040:	460b      	mov	r3, r1
 8006042:	4613      	mov	r3, r2
 8006044:	63fb      	str	r3, [r7, #60]	@ 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8006046:	4b0b      	ldr	r3, [pc, #44]	@ (8006074 <HAL_RCC_GetSysClockFreq+0x180>)
 8006048:	685b      	ldr	r3, [r3, #4]
 800604a:	0c1b      	lsrs	r3, r3, #16
 800604c:	f003 0303 	and.w	r3, r3, #3
 8006050:	3301      	adds	r3, #1
 8006052:	005b      	lsls	r3, r3, #1
 8006054:	633b      	str	r3, [r7, #48]	@ 0x30

      sysclockfreq = pllvco/pllp;
 8006056:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8006058:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800605a:	fbb2 f3f3 	udiv	r3, r2, r3
 800605e:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8006060:	e002      	b.n	8006068 <HAL_RCC_GetSysClockFreq+0x174>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8006062:	4b05      	ldr	r3, [pc, #20]	@ (8006078 <HAL_RCC_GetSysClockFreq+0x184>)
 8006064:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8006066:	bf00      	nop
    }
  }
  return sysclockfreq;
 8006068:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
}
 800606a:	4618      	mov	r0, r3
 800606c:	3740      	adds	r7, #64	@ 0x40
 800606e:	46bd      	mov	sp, r7
 8006070:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8006074:	40023800 	.word	0x40023800
 8006078:	00f42400 	.word	0x00f42400
 800607c:	017d7840 	.word	0x017d7840

08006080 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8006080:	b480      	push	{r7}
 8006082:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8006084:	4b02      	ldr	r3, [pc, #8]	@ (8006090 <HAL_RCC_GetHCLKFreq+0x10>)
 8006086:	681b      	ldr	r3, [r3, #0]
}
 8006088:	4618      	mov	r0, r3
 800608a:	46bd      	mov	sp, r7
 800608c:	bc80      	pop	{r7}
 800608e:	4770      	bx	lr
 8006090:	20000060 	.word	0x20000060

08006094 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8006094:	b580      	push	{r7, lr}
 8006096:	b082      	sub	sp, #8
 8006098:	af00      	add	r7, sp, #0
 800609a:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800609c:	687b      	ldr	r3, [r7, #4]
 800609e:	2b00      	cmp	r3, #0
 80060a0:	d101      	bne.n	80060a6 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80060a2:	2301      	movs	r3, #1
 80060a4:	e07b      	b.n	800619e <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 80060a6:	687b      	ldr	r3, [r7, #4]
 80060a8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80060aa:	2b00      	cmp	r3, #0
 80060ac:	d108      	bne.n	80060c0 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 80060ae:	687b      	ldr	r3, [r7, #4]
 80060b0:	685b      	ldr	r3, [r3, #4]
 80060b2:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80060b6:	d009      	beq.n	80060cc <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80060b8:	687b      	ldr	r3, [r7, #4]
 80060ba:	2200      	movs	r2, #0
 80060bc:	61da      	str	r2, [r3, #28]
 80060be:	e005      	b.n	80060cc <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 80060c0:	687b      	ldr	r3, [r7, #4]
 80060c2:	2200      	movs	r2, #0
 80060c4:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 80060c6:	687b      	ldr	r3, [r7, #4]
 80060c8:	2200      	movs	r2, #0
 80060ca:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80060cc:	687b      	ldr	r3, [r7, #4]
 80060ce:	2200      	movs	r2, #0
 80060d0:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80060d2:	687b      	ldr	r3, [r7, #4]
 80060d4:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80060d8:	b2db      	uxtb	r3, r3
 80060da:	2b00      	cmp	r3, #0
 80060dc:	d106      	bne.n	80060ec <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80060de:	687b      	ldr	r3, [r7, #4]
 80060e0:	2200      	movs	r2, #0
 80060e2:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80060e6:	6878      	ldr	r0, [r7, #4]
 80060e8:	f7fc f956 	bl	8002398 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80060ec:	687b      	ldr	r3, [r7, #4]
 80060ee:	2202      	movs	r2, #2
 80060f0:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80060f4:	687b      	ldr	r3, [r7, #4]
 80060f6:	681b      	ldr	r3, [r3, #0]
 80060f8:	681a      	ldr	r2, [r3, #0]
 80060fa:	687b      	ldr	r3, [r7, #4]
 80060fc:	681b      	ldr	r3, [r3, #0]
 80060fe:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8006102:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8006104:	687b      	ldr	r3, [r7, #4]
 8006106:	685b      	ldr	r3, [r3, #4]
 8006108:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 800610c:	687b      	ldr	r3, [r7, #4]
 800610e:	689b      	ldr	r3, [r3, #8]
 8006110:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8006114:	431a      	orrs	r2, r3
 8006116:	687b      	ldr	r3, [r7, #4]
 8006118:	68db      	ldr	r3, [r3, #12]
 800611a:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800611e:	431a      	orrs	r2, r3
 8006120:	687b      	ldr	r3, [r7, #4]
 8006122:	691b      	ldr	r3, [r3, #16]
 8006124:	f003 0302 	and.w	r3, r3, #2
 8006128:	431a      	orrs	r2, r3
 800612a:	687b      	ldr	r3, [r7, #4]
 800612c:	695b      	ldr	r3, [r3, #20]
 800612e:	f003 0301 	and.w	r3, r3, #1
 8006132:	431a      	orrs	r2, r3
 8006134:	687b      	ldr	r3, [r7, #4]
 8006136:	699b      	ldr	r3, [r3, #24]
 8006138:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800613c:	431a      	orrs	r2, r3
 800613e:	687b      	ldr	r3, [r7, #4]
 8006140:	69db      	ldr	r3, [r3, #28]
 8006142:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8006146:	431a      	orrs	r2, r3
 8006148:	687b      	ldr	r3, [r7, #4]
 800614a:	6a1b      	ldr	r3, [r3, #32]
 800614c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006150:	ea42 0103 	orr.w	r1, r2, r3
 8006154:	687b      	ldr	r3, [r7, #4]
 8006156:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006158:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 800615c:	687b      	ldr	r3, [r7, #4]
 800615e:	681b      	ldr	r3, [r3, #0]
 8006160:	430a      	orrs	r2, r1
 8006162:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8006164:	687b      	ldr	r3, [r7, #4]
 8006166:	699b      	ldr	r3, [r3, #24]
 8006168:	0c1b      	lsrs	r3, r3, #16
 800616a:	f003 0104 	and.w	r1, r3, #4
 800616e:	687b      	ldr	r3, [r7, #4]
 8006170:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006172:	f003 0210 	and.w	r2, r3, #16
 8006176:	687b      	ldr	r3, [r7, #4]
 8006178:	681b      	ldr	r3, [r3, #0]
 800617a:	430a      	orrs	r2, r1
 800617c:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800617e:	687b      	ldr	r3, [r7, #4]
 8006180:	681b      	ldr	r3, [r3, #0]
 8006182:	69da      	ldr	r2, [r3, #28]
 8006184:	687b      	ldr	r3, [r7, #4]
 8006186:	681b      	ldr	r3, [r3, #0]
 8006188:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800618c:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800618e:	687b      	ldr	r3, [r7, #4]
 8006190:	2200      	movs	r2, #0
 8006192:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8006194:	687b      	ldr	r3, [r7, #4]
 8006196:	2201      	movs	r2, #1
 8006198:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 800619c:	2300      	movs	r3, #0
}
 800619e:	4618      	mov	r0, r3
 80061a0:	3708      	adds	r7, #8
 80061a2:	46bd      	mov	sp, r7
 80061a4:	bd80      	pop	{r7, pc}

080061a6 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80061a6:	b580      	push	{r7, lr}
 80061a8:	b088      	sub	sp, #32
 80061aa:	af00      	add	r7, sp, #0
 80061ac:	60f8      	str	r0, [r7, #12]
 80061ae:	60b9      	str	r1, [r7, #8]
 80061b0:	603b      	str	r3, [r7, #0]
 80061b2:	4613      	mov	r3, r2
 80061b4:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80061b6:	f7fc fd3b 	bl	8002c30 <HAL_GetTick>
 80061ba:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 80061bc:	88fb      	ldrh	r3, [r7, #6]
 80061be:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 80061c0:	68fb      	ldr	r3, [r7, #12]
 80061c2:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80061c6:	b2db      	uxtb	r3, r3
 80061c8:	2b01      	cmp	r3, #1
 80061ca:	d001      	beq.n	80061d0 <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 80061cc:	2302      	movs	r3, #2
 80061ce:	e12a      	b.n	8006426 <HAL_SPI_Transmit+0x280>
  }

  if ((pData == NULL) || (Size == 0U))
 80061d0:	68bb      	ldr	r3, [r7, #8]
 80061d2:	2b00      	cmp	r3, #0
 80061d4:	d002      	beq.n	80061dc <HAL_SPI_Transmit+0x36>
 80061d6:	88fb      	ldrh	r3, [r7, #6]
 80061d8:	2b00      	cmp	r3, #0
 80061da:	d101      	bne.n	80061e0 <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 80061dc:	2301      	movs	r3, #1
 80061de:	e122      	b.n	8006426 <HAL_SPI_Transmit+0x280>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 80061e0:	68fb      	ldr	r3, [r7, #12]
 80061e2:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 80061e6:	2b01      	cmp	r3, #1
 80061e8:	d101      	bne.n	80061ee <HAL_SPI_Transmit+0x48>
 80061ea:	2302      	movs	r3, #2
 80061ec:	e11b      	b.n	8006426 <HAL_SPI_Transmit+0x280>
 80061ee:	68fb      	ldr	r3, [r7, #12]
 80061f0:	2201      	movs	r2, #1
 80061f2:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 80061f6:	68fb      	ldr	r3, [r7, #12]
 80061f8:	2203      	movs	r2, #3
 80061fa:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80061fe:	68fb      	ldr	r3, [r7, #12]
 8006200:	2200      	movs	r2, #0
 8006202:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 8006204:	68fb      	ldr	r3, [r7, #12]
 8006206:	68ba      	ldr	r2, [r7, #8]
 8006208:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 800620a:	68fb      	ldr	r3, [r7, #12]
 800620c:	88fa      	ldrh	r2, [r7, #6]
 800620e:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = Size;
 8006210:	68fb      	ldr	r3, [r7, #12]
 8006212:	88fa      	ldrh	r2, [r7, #6]
 8006214:	86da      	strh	r2, [r3, #54]	@ 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8006216:	68fb      	ldr	r3, [r7, #12]
 8006218:	2200      	movs	r2, #0
 800621a:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = 0U;
 800621c:	68fb      	ldr	r3, [r7, #12]
 800621e:	2200      	movs	r2, #0
 8006220:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = 0U;
 8006222:	68fb      	ldr	r3, [r7, #12]
 8006224:	2200      	movs	r2, #0
 8006226:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxISR       = NULL;
 8006228:	68fb      	ldr	r3, [r7, #12]
 800622a:	2200      	movs	r2, #0
 800622c:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi->RxISR       = NULL;
 800622e:	68fb      	ldr	r3, [r7, #12]
 8006230:	2200      	movs	r2, #0
 8006232:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006234:	68fb      	ldr	r3, [r7, #12]
 8006236:	689b      	ldr	r3, [r3, #8]
 8006238:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800623c:	d10f      	bne.n	800625e <HAL_SPI_Transmit+0xb8>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800623e:	68fb      	ldr	r3, [r7, #12]
 8006240:	681b      	ldr	r3, [r3, #0]
 8006242:	681a      	ldr	r2, [r3, #0]
 8006244:	68fb      	ldr	r3, [r7, #12]
 8006246:	681b      	ldr	r3, [r3, #0]
 8006248:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800624c:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 800624e:	68fb      	ldr	r3, [r7, #12]
 8006250:	681b      	ldr	r3, [r3, #0]
 8006252:	681a      	ldr	r2, [r3, #0]
 8006254:	68fb      	ldr	r3, [r7, #12]
 8006256:	681b      	ldr	r3, [r3, #0]
 8006258:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800625c:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800625e:	68fb      	ldr	r3, [r7, #12]
 8006260:	681b      	ldr	r3, [r3, #0]
 8006262:	681b      	ldr	r3, [r3, #0]
 8006264:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006268:	2b40      	cmp	r3, #64	@ 0x40
 800626a:	d007      	beq.n	800627c <HAL_SPI_Transmit+0xd6>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800626c:	68fb      	ldr	r3, [r7, #12]
 800626e:	681b      	ldr	r3, [r3, #0]
 8006270:	681a      	ldr	r2, [r3, #0]
 8006272:	68fb      	ldr	r3, [r7, #12]
 8006274:	681b      	ldr	r3, [r3, #0]
 8006276:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800627a:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 800627c:	68fb      	ldr	r3, [r7, #12]
 800627e:	68db      	ldr	r3, [r3, #12]
 8006280:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8006284:	d152      	bne.n	800632c <HAL_SPI_Transmit+0x186>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8006286:	68fb      	ldr	r3, [r7, #12]
 8006288:	685b      	ldr	r3, [r3, #4]
 800628a:	2b00      	cmp	r3, #0
 800628c:	d002      	beq.n	8006294 <HAL_SPI_Transmit+0xee>
 800628e:	8b7b      	ldrh	r3, [r7, #26]
 8006290:	2b01      	cmp	r3, #1
 8006292:	d145      	bne.n	8006320 <HAL_SPI_Transmit+0x17a>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8006294:	68fb      	ldr	r3, [r7, #12]
 8006296:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006298:	881a      	ldrh	r2, [r3, #0]
 800629a:	68fb      	ldr	r3, [r7, #12]
 800629c:	681b      	ldr	r3, [r3, #0]
 800629e:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80062a0:	68fb      	ldr	r3, [r7, #12]
 80062a2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80062a4:	1c9a      	adds	r2, r3, #2
 80062a6:	68fb      	ldr	r3, [r7, #12]
 80062a8:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 80062aa:	68fb      	ldr	r3, [r7, #12]
 80062ac:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80062ae:	b29b      	uxth	r3, r3
 80062b0:	3b01      	subs	r3, #1
 80062b2:	b29a      	uxth	r2, r3
 80062b4:	68fb      	ldr	r3, [r7, #12]
 80062b6:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 80062b8:	e032      	b.n	8006320 <HAL_SPI_Transmit+0x17a>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80062ba:	68fb      	ldr	r3, [r7, #12]
 80062bc:	681b      	ldr	r3, [r3, #0]
 80062be:	689b      	ldr	r3, [r3, #8]
 80062c0:	f003 0302 	and.w	r3, r3, #2
 80062c4:	2b02      	cmp	r3, #2
 80062c6:	d112      	bne.n	80062ee <HAL_SPI_Transmit+0x148>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80062c8:	68fb      	ldr	r3, [r7, #12]
 80062ca:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80062cc:	881a      	ldrh	r2, [r3, #0]
 80062ce:	68fb      	ldr	r3, [r7, #12]
 80062d0:	681b      	ldr	r3, [r3, #0]
 80062d2:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80062d4:	68fb      	ldr	r3, [r7, #12]
 80062d6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80062d8:	1c9a      	adds	r2, r3, #2
 80062da:	68fb      	ldr	r3, [r7, #12]
 80062dc:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 80062de:	68fb      	ldr	r3, [r7, #12]
 80062e0:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80062e2:	b29b      	uxth	r3, r3
 80062e4:	3b01      	subs	r3, #1
 80062e6:	b29a      	uxth	r2, r3
 80062e8:	68fb      	ldr	r3, [r7, #12]
 80062ea:	86da      	strh	r2, [r3, #54]	@ 0x36
 80062ec:	e018      	b.n	8006320 <HAL_SPI_Transmit+0x17a>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80062ee:	f7fc fc9f 	bl	8002c30 <HAL_GetTick>
 80062f2:	4602      	mov	r2, r0
 80062f4:	69fb      	ldr	r3, [r7, #28]
 80062f6:	1ad3      	subs	r3, r2, r3
 80062f8:	683a      	ldr	r2, [r7, #0]
 80062fa:	429a      	cmp	r2, r3
 80062fc:	d803      	bhi.n	8006306 <HAL_SPI_Transmit+0x160>
 80062fe:	683b      	ldr	r3, [r7, #0]
 8006300:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006304:	d102      	bne.n	800630c <HAL_SPI_Transmit+0x166>
 8006306:	683b      	ldr	r3, [r7, #0]
 8006308:	2b00      	cmp	r3, #0
 800630a:	d109      	bne.n	8006320 <HAL_SPI_Transmit+0x17a>
        {
          hspi->State = HAL_SPI_STATE_READY;
 800630c:	68fb      	ldr	r3, [r7, #12]
 800630e:	2201      	movs	r2, #1
 8006310:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8006314:	68fb      	ldr	r3, [r7, #12]
 8006316:	2200      	movs	r2, #0
 8006318:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 800631c:	2303      	movs	r3, #3
 800631e:	e082      	b.n	8006426 <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 8006320:	68fb      	ldr	r3, [r7, #12]
 8006322:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8006324:	b29b      	uxth	r3, r3
 8006326:	2b00      	cmp	r3, #0
 8006328:	d1c7      	bne.n	80062ba <HAL_SPI_Transmit+0x114>
 800632a:	e053      	b.n	80063d4 <HAL_SPI_Transmit+0x22e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800632c:	68fb      	ldr	r3, [r7, #12]
 800632e:	685b      	ldr	r3, [r3, #4]
 8006330:	2b00      	cmp	r3, #0
 8006332:	d002      	beq.n	800633a <HAL_SPI_Transmit+0x194>
 8006334:	8b7b      	ldrh	r3, [r7, #26]
 8006336:	2b01      	cmp	r3, #1
 8006338:	d147      	bne.n	80063ca <HAL_SPI_Transmit+0x224>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 800633a:	68fb      	ldr	r3, [r7, #12]
 800633c:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800633e:	68fb      	ldr	r3, [r7, #12]
 8006340:	681b      	ldr	r3, [r3, #0]
 8006342:	330c      	adds	r3, #12
 8006344:	7812      	ldrb	r2, [r2, #0]
 8006346:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8006348:	68fb      	ldr	r3, [r7, #12]
 800634a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800634c:	1c5a      	adds	r2, r3, #1
 800634e:	68fb      	ldr	r3, [r7, #12]
 8006350:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8006352:	68fb      	ldr	r3, [r7, #12]
 8006354:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8006356:	b29b      	uxth	r3, r3
 8006358:	3b01      	subs	r3, #1
 800635a:	b29a      	uxth	r2, r3
 800635c:	68fb      	ldr	r3, [r7, #12]
 800635e:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    while (hspi->TxXferCount > 0U)
 8006360:	e033      	b.n	80063ca <HAL_SPI_Transmit+0x224>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8006362:	68fb      	ldr	r3, [r7, #12]
 8006364:	681b      	ldr	r3, [r3, #0]
 8006366:	689b      	ldr	r3, [r3, #8]
 8006368:	f003 0302 	and.w	r3, r3, #2
 800636c:	2b02      	cmp	r3, #2
 800636e:	d113      	bne.n	8006398 <HAL_SPI_Transmit+0x1f2>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8006370:	68fb      	ldr	r3, [r7, #12]
 8006372:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8006374:	68fb      	ldr	r3, [r7, #12]
 8006376:	681b      	ldr	r3, [r3, #0]
 8006378:	330c      	adds	r3, #12
 800637a:	7812      	ldrb	r2, [r2, #0]
 800637c:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 800637e:	68fb      	ldr	r3, [r7, #12]
 8006380:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006382:	1c5a      	adds	r2, r3, #1
 8006384:	68fb      	ldr	r3, [r7, #12]
 8006386:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8006388:	68fb      	ldr	r3, [r7, #12]
 800638a:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800638c:	b29b      	uxth	r3, r3
 800638e:	3b01      	subs	r3, #1
 8006390:	b29a      	uxth	r2, r3
 8006392:	68fb      	ldr	r3, [r7, #12]
 8006394:	86da      	strh	r2, [r3, #54]	@ 0x36
 8006396:	e018      	b.n	80063ca <HAL_SPI_Transmit+0x224>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8006398:	f7fc fc4a 	bl	8002c30 <HAL_GetTick>
 800639c:	4602      	mov	r2, r0
 800639e:	69fb      	ldr	r3, [r7, #28]
 80063a0:	1ad3      	subs	r3, r2, r3
 80063a2:	683a      	ldr	r2, [r7, #0]
 80063a4:	429a      	cmp	r2, r3
 80063a6:	d803      	bhi.n	80063b0 <HAL_SPI_Transmit+0x20a>
 80063a8:	683b      	ldr	r3, [r7, #0]
 80063aa:	f1b3 3fff 	cmp.w	r3, #4294967295
 80063ae:	d102      	bne.n	80063b6 <HAL_SPI_Transmit+0x210>
 80063b0:	683b      	ldr	r3, [r7, #0]
 80063b2:	2b00      	cmp	r3, #0
 80063b4:	d109      	bne.n	80063ca <HAL_SPI_Transmit+0x224>
        {
          hspi->State = HAL_SPI_STATE_READY;
 80063b6:	68fb      	ldr	r3, [r7, #12]
 80063b8:	2201      	movs	r2, #1
 80063ba:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 80063be:	68fb      	ldr	r3, [r7, #12]
 80063c0:	2200      	movs	r2, #0
 80063c2:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 80063c6:	2303      	movs	r3, #3
 80063c8:	e02d      	b.n	8006426 <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 80063ca:	68fb      	ldr	r3, [r7, #12]
 80063cc:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80063ce:	b29b      	uxth	r3, r3
 80063d0:	2b00      	cmp	r3, #0
 80063d2:	d1c6      	bne.n	8006362 <HAL_SPI_Transmit+0x1bc>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80063d4:	69fa      	ldr	r2, [r7, #28]
 80063d6:	6839      	ldr	r1, [r7, #0]
 80063d8:	68f8      	ldr	r0, [r7, #12]
 80063da:	f000 fba8 	bl	8006b2e <SPI_EndRxTxTransaction>
 80063de:	4603      	mov	r3, r0
 80063e0:	2b00      	cmp	r3, #0
 80063e2:	d002      	beq.n	80063ea <HAL_SPI_Transmit+0x244>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80063e4:	68fb      	ldr	r3, [r7, #12]
 80063e6:	2220      	movs	r2, #32
 80063e8:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80063ea:	68fb      	ldr	r3, [r7, #12]
 80063ec:	689b      	ldr	r3, [r3, #8]
 80063ee:	2b00      	cmp	r3, #0
 80063f0:	d10a      	bne.n	8006408 <HAL_SPI_Transmit+0x262>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80063f2:	2300      	movs	r3, #0
 80063f4:	617b      	str	r3, [r7, #20]
 80063f6:	68fb      	ldr	r3, [r7, #12]
 80063f8:	681b      	ldr	r3, [r3, #0]
 80063fa:	68db      	ldr	r3, [r3, #12]
 80063fc:	617b      	str	r3, [r7, #20]
 80063fe:	68fb      	ldr	r3, [r7, #12]
 8006400:	681b      	ldr	r3, [r3, #0]
 8006402:	689b      	ldr	r3, [r3, #8]
 8006404:	617b      	str	r3, [r7, #20]
 8006406:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 8006408:	68fb      	ldr	r3, [r7, #12]
 800640a:	2201      	movs	r2, #1
 800640c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8006410:	68fb      	ldr	r3, [r7, #12]
 8006412:	2200      	movs	r2, #0
 8006414:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8006418:	68fb      	ldr	r3, [r7, #12]
 800641a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800641c:	2b00      	cmp	r3, #0
 800641e:	d001      	beq.n	8006424 <HAL_SPI_Transmit+0x27e>
  {
    return HAL_ERROR;
 8006420:	2301      	movs	r3, #1
 8006422:	e000      	b.n	8006426 <HAL_SPI_Transmit+0x280>
  }
  else
  {
    return HAL_OK;
 8006424:	2300      	movs	r3, #0
  }
}
 8006426:	4618      	mov	r0, r3
 8006428:	3720      	adds	r7, #32
 800642a:	46bd      	mov	sp, r7
 800642c:	bd80      	pop	{r7, pc}

0800642e <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800642e:	b580      	push	{r7, lr}
 8006430:	b088      	sub	sp, #32
 8006432:	af02      	add	r7, sp, #8
 8006434:	60f8      	str	r0, [r7, #12]
 8006436:	60b9      	str	r1, [r7, #8]
 8006438:	603b      	str	r3, [r7, #0]
 800643a:	4613      	mov	r3, r2
 800643c:	80fb      	strh	r3, [r7, #6]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;

  if (hspi->State != HAL_SPI_STATE_READY)
 800643e:	68fb      	ldr	r3, [r7, #12]
 8006440:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8006444:	b2db      	uxtb	r3, r3
 8006446:	2b01      	cmp	r3, #1
 8006448:	d001      	beq.n	800644e <HAL_SPI_Receive+0x20>
  {
    return HAL_BUSY;
 800644a:	2302      	movs	r3, #2
 800644c:	e104      	b.n	8006658 <HAL_SPI_Receive+0x22a>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 800644e:	68fb      	ldr	r3, [r7, #12]
 8006450:	685b      	ldr	r3, [r3, #4]
 8006452:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8006456:	d112      	bne.n	800647e <HAL_SPI_Receive+0x50>
 8006458:	68fb      	ldr	r3, [r7, #12]
 800645a:	689b      	ldr	r3, [r3, #8]
 800645c:	2b00      	cmp	r3, #0
 800645e:	d10e      	bne.n	800647e <HAL_SPI_Receive+0x50>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 8006460:	68fb      	ldr	r3, [r7, #12]
 8006462:	2204      	movs	r2, #4
 8006464:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 8006468:	88fa      	ldrh	r2, [r7, #6]
 800646a:	683b      	ldr	r3, [r7, #0]
 800646c:	9300      	str	r3, [sp, #0]
 800646e:	4613      	mov	r3, r2
 8006470:	68ba      	ldr	r2, [r7, #8]
 8006472:	68b9      	ldr	r1, [r7, #8]
 8006474:	68f8      	ldr	r0, [r7, #12]
 8006476:	f000 f8f3 	bl	8006660 <HAL_SPI_TransmitReceive>
 800647a:	4603      	mov	r3, r0
 800647c:	e0ec      	b.n	8006658 <HAL_SPI_Receive+0x22a>
  }

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800647e:	f7fc fbd7 	bl	8002c30 <HAL_GetTick>
 8006482:	6178      	str	r0, [r7, #20]

  if ((pData == NULL) || (Size == 0U))
 8006484:	68bb      	ldr	r3, [r7, #8]
 8006486:	2b00      	cmp	r3, #0
 8006488:	d002      	beq.n	8006490 <HAL_SPI_Receive+0x62>
 800648a:	88fb      	ldrh	r3, [r7, #6]
 800648c:	2b00      	cmp	r3, #0
 800648e:	d101      	bne.n	8006494 <HAL_SPI_Receive+0x66>
  {
    return HAL_ERROR;
 8006490:	2301      	movs	r3, #1
 8006492:	e0e1      	b.n	8006658 <HAL_SPI_Receive+0x22a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8006494:	68fb      	ldr	r3, [r7, #12]
 8006496:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 800649a:	2b01      	cmp	r3, #1
 800649c:	d101      	bne.n	80064a2 <HAL_SPI_Receive+0x74>
 800649e:	2302      	movs	r3, #2
 80064a0:	e0da      	b.n	8006658 <HAL_SPI_Receive+0x22a>
 80064a2:	68fb      	ldr	r3, [r7, #12]
 80064a4:	2201      	movs	r2, #1
 80064a6:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 80064aa:	68fb      	ldr	r3, [r7, #12]
 80064ac:	2204      	movs	r2, #4
 80064ae:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80064b2:	68fb      	ldr	r3, [r7, #12]
 80064b4:	2200      	movs	r2, #0
 80064b6:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 80064b8:	68fb      	ldr	r3, [r7, #12]
 80064ba:	68ba      	ldr	r2, [r7, #8]
 80064bc:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = Size;
 80064be:	68fb      	ldr	r3, [r7, #12]
 80064c0:	88fa      	ldrh	r2, [r7, #6]
 80064c2:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = Size;
 80064c4:	68fb      	ldr	r3, [r7, #12]
 80064c6:	88fa      	ldrh	r2, [r7, #6]
 80064c8:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 80064ca:	68fb      	ldr	r3, [r7, #12]
 80064cc:	2200      	movs	r2, #0
 80064ce:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = 0U;
 80064d0:	68fb      	ldr	r3, [r7, #12]
 80064d2:	2200      	movs	r2, #0
 80064d4:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = 0U;
 80064d6:	68fb      	ldr	r3, [r7, #12]
 80064d8:	2200      	movs	r2, #0
 80064da:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->RxISR       = NULL;
 80064dc:	68fb      	ldr	r3, [r7, #12]
 80064de:	2200      	movs	r2, #0
 80064e0:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 80064e2:	68fb      	ldr	r3, [r7, #12]
 80064e4:	2200      	movs	r2, #0
 80064e6:	645a      	str	r2, [r3, #68]	@ 0x44
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80064e8:	68fb      	ldr	r3, [r7, #12]
 80064ea:	689b      	ldr	r3, [r3, #8]
 80064ec:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80064f0:	d10f      	bne.n	8006512 <HAL_SPI_Receive+0xe4>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 80064f2:	68fb      	ldr	r3, [r7, #12]
 80064f4:	681b      	ldr	r3, [r3, #0]
 80064f6:	681a      	ldr	r2, [r3, #0]
 80064f8:	68fb      	ldr	r3, [r7, #12]
 80064fa:	681b      	ldr	r3, [r3, #0]
 80064fc:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8006500:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 8006502:	68fb      	ldr	r3, [r7, #12]
 8006504:	681b      	ldr	r3, [r3, #0]
 8006506:	681a      	ldr	r2, [r3, #0]
 8006508:	68fb      	ldr	r3, [r7, #12]
 800650a:	681b      	ldr	r3, [r3, #0]
 800650c:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8006510:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8006512:	68fb      	ldr	r3, [r7, #12]
 8006514:	681b      	ldr	r3, [r3, #0]
 8006516:	681b      	ldr	r3, [r3, #0]
 8006518:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800651c:	2b40      	cmp	r3, #64	@ 0x40
 800651e:	d007      	beq.n	8006530 <HAL_SPI_Receive+0x102>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8006520:	68fb      	ldr	r3, [r7, #12]
 8006522:	681b      	ldr	r3, [r3, #0]
 8006524:	681a      	ldr	r2, [r3, #0]
 8006526:	68fb      	ldr	r3, [r7, #12]
 8006528:	681b      	ldr	r3, [r3, #0]
 800652a:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800652e:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 8006530:	68fb      	ldr	r3, [r7, #12]
 8006532:	68db      	ldr	r3, [r3, #12]
 8006534:	2b00      	cmp	r3, #0
 8006536:	d170      	bne.n	800661a <HAL_SPI_Receive+0x1ec>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 8006538:	e035      	b.n	80065a6 <HAL_SPI_Receive+0x178>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 800653a:	68fb      	ldr	r3, [r7, #12]
 800653c:	681b      	ldr	r3, [r3, #0]
 800653e:	689b      	ldr	r3, [r3, #8]
 8006540:	f003 0301 	and.w	r3, r3, #1
 8006544:	2b01      	cmp	r3, #1
 8006546:	d115      	bne.n	8006574 <HAL_SPI_Receive+0x146>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8006548:	68fb      	ldr	r3, [r7, #12]
 800654a:	681b      	ldr	r3, [r3, #0]
 800654c:	f103 020c 	add.w	r2, r3, #12
 8006550:	68fb      	ldr	r3, [r7, #12]
 8006552:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006554:	7812      	ldrb	r2, [r2, #0]
 8006556:	b2d2      	uxtb	r2, r2
 8006558:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 800655a:	68fb      	ldr	r3, [r7, #12]
 800655c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800655e:	1c5a      	adds	r2, r3, #1
 8006560:	68fb      	ldr	r3, [r7, #12]
 8006562:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8006564:	68fb      	ldr	r3, [r7, #12]
 8006566:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006568:	b29b      	uxth	r3, r3
 800656a:	3b01      	subs	r3, #1
 800656c:	b29a      	uxth	r2, r3
 800656e:	68fb      	ldr	r3, [r7, #12]
 8006570:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8006572:	e018      	b.n	80065a6 <HAL_SPI_Receive+0x178>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8006574:	f7fc fb5c 	bl	8002c30 <HAL_GetTick>
 8006578:	4602      	mov	r2, r0
 800657a:	697b      	ldr	r3, [r7, #20]
 800657c:	1ad3      	subs	r3, r2, r3
 800657e:	683a      	ldr	r2, [r7, #0]
 8006580:	429a      	cmp	r2, r3
 8006582:	d803      	bhi.n	800658c <HAL_SPI_Receive+0x15e>
 8006584:	683b      	ldr	r3, [r7, #0]
 8006586:	f1b3 3fff 	cmp.w	r3, #4294967295
 800658a:	d102      	bne.n	8006592 <HAL_SPI_Receive+0x164>
 800658c:	683b      	ldr	r3, [r7, #0]
 800658e:	2b00      	cmp	r3, #0
 8006590:	d109      	bne.n	80065a6 <HAL_SPI_Receive+0x178>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8006592:	68fb      	ldr	r3, [r7, #12]
 8006594:	2201      	movs	r2, #1
 8006596:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 800659a:	68fb      	ldr	r3, [r7, #12]
 800659c:	2200      	movs	r2, #0
 800659e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 80065a2:	2303      	movs	r3, #3
 80065a4:	e058      	b.n	8006658 <HAL_SPI_Receive+0x22a>
    while (hspi->RxXferCount > 0U)
 80065a6:	68fb      	ldr	r3, [r7, #12]
 80065a8:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80065aa:	b29b      	uxth	r3, r3
 80065ac:	2b00      	cmp	r3, #0
 80065ae:	d1c4      	bne.n	800653a <HAL_SPI_Receive+0x10c>
 80065b0:	e038      	b.n	8006624 <HAL_SPI_Receive+0x1f6>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 80065b2:	68fb      	ldr	r3, [r7, #12]
 80065b4:	681b      	ldr	r3, [r3, #0]
 80065b6:	689b      	ldr	r3, [r3, #8]
 80065b8:	f003 0301 	and.w	r3, r3, #1
 80065bc:	2b01      	cmp	r3, #1
 80065be:	d113      	bne.n	80065e8 <HAL_SPI_Receive+0x1ba>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80065c0:	68fb      	ldr	r3, [r7, #12]
 80065c2:	681b      	ldr	r3, [r3, #0]
 80065c4:	68da      	ldr	r2, [r3, #12]
 80065c6:	68fb      	ldr	r3, [r7, #12]
 80065c8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80065ca:	b292      	uxth	r2, r2
 80065cc:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 80065ce:	68fb      	ldr	r3, [r7, #12]
 80065d0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80065d2:	1c9a      	adds	r2, r3, #2
 80065d4:	68fb      	ldr	r3, [r7, #12]
 80065d6:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 80065d8:	68fb      	ldr	r3, [r7, #12]
 80065da:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80065dc:	b29b      	uxth	r3, r3
 80065de:	3b01      	subs	r3, #1
 80065e0:	b29a      	uxth	r2, r3
 80065e2:	68fb      	ldr	r3, [r7, #12]
 80065e4:	87da      	strh	r2, [r3, #62]	@ 0x3e
 80065e6:	e018      	b.n	800661a <HAL_SPI_Receive+0x1ec>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80065e8:	f7fc fb22 	bl	8002c30 <HAL_GetTick>
 80065ec:	4602      	mov	r2, r0
 80065ee:	697b      	ldr	r3, [r7, #20]
 80065f0:	1ad3      	subs	r3, r2, r3
 80065f2:	683a      	ldr	r2, [r7, #0]
 80065f4:	429a      	cmp	r2, r3
 80065f6:	d803      	bhi.n	8006600 <HAL_SPI_Receive+0x1d2>
 80065f8:	683b      	ldr	r3, [r7, #0]
 80065fa:	f1b3 3fff 	cmp.w	r3, #4294967295
 80065fe:	d102      	bne.n	8006606 <HAL_SPI_Receive+0x1d8>
 8006600:	683b      	ldr	r3, [r7, #0]
 8006602:	2b00      	cmp	r3, #0
 8006604:	d109      	bne.n	800661a <HAL_SPI_Receive+0x1ec>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8006606:	68fb      	ldr	r3, [r7, #12]
 8006608:	2201      	movs	r2, #1
 800660a:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 800660e:	68fb      	ldr	r3, [r7, #12]
 8006610:	2200      	movs	r2, #0
 8006612:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8006616:	2303      	movs	r3, #3
 8006618:	e01e      	b.n	8006658 <HAL_SPI_Receive+0x22a>
    while (hspi->RxXferCount > 0U)
 800661a:	68fb      	ldr	r3, [r7, #12]
 800661c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800661e:	b29b      	uxth	r3, r3
 8006620:	2b00      	cmp	r3, #0
 8006622:	d1c6      	bne.n	80065b2 <HAL_SPI_Receive+0x184>
    UNUSED(tmpreg);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8006624:	697a      	ldr	r2, [r7, #20]
 8006626:	6839      	ldr	r1, [r7, #0]
 8006628:	68f8      	ldr	r0, [r7, #12]
 800662a:	f000 fa4b 	bl	8006ac4 <SPI_EndRxTransaction>
 800662e:	4603      	mov	r3, r0
 8006630:	2b00      	cmp	r3, #0
 8006632:	d002      	beq.n	800663a <HAL_SPI_Receive+0x20c>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8006634:	68fb      	ldr	r3, [r7, #12]
 8006636:	2220      	movs	r2, #32
 8006638:	655a      	str	r2, [r3, #84]	@ 0x54
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  hspi->State = HAL_SPI_STATE_READY;
 800663a:	68fb      	ldr	r3, [r7, #12]
 800663c:	2201      	movs	r2, #1
 800663e:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8006642:	68fb      	ldr	r3, [r7, #12]
 8006644:	2200      	movs	r2, #0
 8006646:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800664a:	68fb      	ldr	r3, [r7, #12]
 800664c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800664e:	2b00      	cmp	r3, #0
 8006650:	d001      	beq.n	8006656 <HAL_SPI_Receive+0x228>
  {
    return HAL_ERROR;
 8006652:	2301      	movs	r3, #1
 8006654:	e000      	b.n	8006658 <HAL_SPI_Receive+0x22a>
  }
  else
  {
    return HAL_OK;
 8006656:	2300      	movs	r3, #0
  }
}
 8006658:	4618      	mov	r0, r3
 800665a:	3718      	adds	r7, #24
 800665c:	46bd      	mov	sp, r7
 800665e:	bd80      	pop	{r7, pc}

08006660 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 8006660:	b580      	push	{r7, lr}
 8006662:	b08a      	sub	sp, #40	@ 0x28
 8006664:	af00      	add	r7, sp, #0
 8006666:	60f8      	str	r0, [r7, #12]
 8006668:	60b9      	str	r1, [r7, #8]
 800666a:	607a      	str	r2, [r7, #4]
 800666c:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 800666e:	2301      	movs	r3, #1
 8006670:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8006672:	f7fc fadd 	bl	8002c30 <HAL_GetTick>
 8006676:	6238      	str	r0, [r7, #32]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8006678:	68fb      	ldr	r3, [r7, #12]
 800667a:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 800667e:	77fb      	strb	r3, [r7, #31]
  tmp_mode            = hspi->Init.Mode;
 8006680:	68fb      	ldr	r3, [r7, #12]
 8006682:	685b      	ldr	r3, [r3, #4]
 8006684:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 8006686:	887b      	ldrh	r3, [r7, #2]
 8006688:	82fb      	strh	r3, [r7, #22]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 800668a:	7ffb      	ldrb	r3, [r7, #31]
 800668c:	2b01      	cmp	r3, #1
 800668e:	d00c      	beq.n	80066aa <HAL_SPI_TransmitReceive+0x4a>
 8006690:	69bb      	ldr	r3, [r7, #24]
 8006692:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8006696:	d106      	bne.n	80066a6 <HAL_SPI_TransmitReceive+0x46>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) &&
 8006698:	68fb      	ldr	r3, [r7, #12]
 800669a:	689b      	ldr	r3, [r3, #8]
 800669c:	2b00      	cmp	r3, #0
 800669e:	d102      	bne.n	80066a6 <HAL_SPI_TransmitReceive+0x46>
 80066a0:	7ffb      	ldrb	r3, [r7, #31]
 80066a2:	2b04      	cmp	r3, #4
 80066a4:	d001      	beq.n	80066aa <HAL_SPI_TransmitReceive+0x4a>
         (tmp_state == HAL_SPI_STATE_BUSY_RX))))
  {
    return HAL_BUSY;
 80066a6:	2302      	movs	r3, #2
 80066a8:	e17f      	b.n	80069aa <HAL_SPI_TransmitReceive+0x34a>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 80066aa:	68bb      	ldr	r3, [r7, #8]
 80066ac:	2b00      	cmp	r3, #0
 80066ae:	d005      	beq.n	80066bc <HAL_SPI_TransmitReceive+0x5c>
 80066b0:	687b      	ldr	r3, [r7, #4]
 80066b2:	2b00      	cmp	r3, #0
 80066b4:	d002      	beq.n	80066bc <HAL_SPI_TransmitReceive+0x5c>
 80066b6:	887b      	ldrh	r3, [r7, #2]
 80066b8:	2b00      	cmp	r3, #0
 80066ba:	d101      	bne.n	80066c0 <HAL_SPI_TransmitReceive+0x60>
  {
    return HAL_ERROR;
 80066bc:	2301      	movs	r3, #1
 80066be:	e174      	b.n	80069aa <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 80066c0:	68fb      	ldr	r3, [r7, #12]
 80066c2:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 80066c6:	2b01      	cmp	r3, #1
 80066c8:	d101      	bne.n	80066ce <HAL_SPI_TransmitReceive+0x6e>
 80066ca:	2302      	movs	r3, #2
 80066cc:	e16d      	b.n	80069aa <HAL_SPI_TransmitReceive+0x34a>
 80066ce:	68fb      	ldr	r3, [r7, #12]
 80066d0:	2201      	movs	r2, #1
 80066d2:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 80066d6:	68fb      	ldr	r3, [r7, #12]
 80066d8:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80066dc:	b2db      	uxtb	r3, r3
 80066de:	2b04      	cmp	r3, #4
 80066e0:	d003      	beq.n	80066ea <HAL_SPI_TransmitReceive+0x8a>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 80066e2:	68fb      	ldr	r3, [r7, #12]
 80066e4:	2205      	movs	r2, #5
 80066e6:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80066ea:	68fb      	ldr	r3, [r7, #12]
 80066ec:	2200      	movs	r2, #0
 80066ee:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 80066f0:	68fb      	ldr	r3, [r7, #12]
 80066f2:	687a      	ldr	r2, [r7, #4]
 80066f4:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferCount = Size;
 80066f6:	68fb      	ldr	r3, [r7, #12]
 80066f8:	887a      	ldrh	r2, [r7, #2]
 80066fa:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->RxXferSize  = Size;
 80066fc:	68fb      	ldr	r3, [r7, #12]
 80066fe:	887a      	ldrh	r2, [r7, #2]
 8006700:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 8006702:	68fb      	ldr	r3, [r7, #12]
 8006704:	68ba      	ldr	r2, [r7, #8]
 8006706:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferCount = Size;
 8006708:	68fb      	ldr	r3, [r7, #12]
 800670a:	887a      	ldrh	r2, [r7, #2]
 800670c:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->TxXferSize  = Size;
 800670e:	68fb      	ldr	r3, [r7, #12]
 8006710:	887a      	ldrh	r2, [r7, #2]
 8006712:	869a      	strh	r2, [r3, #52]	@ 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8006714:	68fb      	ldr	r3, [r7, #12]
 8006716:	2200      	movs	r2, #0
 8006718:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 800671a:	68fb      	ldr	r3, [r7, #12]
 800671c:	2200      	movs	r2, #0
 800671e:	645a      	str	r2, [r3, #68]	@ 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8006720:	68fb      	ldr	r3, [r7, #12]
 8006722:	681b      	ldr	r3, [r3, #0]
 8006724:	681b      	ldr	r3, [r3, #0]
 8006726:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800672a:	2b40      	cmp	r3, #64	@ 0x40
 800672c:	d007      	beq.n	800673e <HAL_SPI_TransmitReceive+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800672e:	68fb      	ldr	r3, [r7, #12]
 8006730:	681b      	ldr	r3, [r3, #0]
 8006732:	681a      	ldr	r2, [r3, #0]
 8006734:	68fb      	ldr	r3, [r7, #12]
 8006736:	681b      	ldr	r3, [r3, #0]
 8006738:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800673c:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 800673e:	68fb      	ldr	r3, [r7, #12]
 8006740:	68db      	ldr	r3, [r3, #12]
 8006742:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8006746:	d17e      	bne.n	8006846 <HAL_SPI_TransmitReceive+0x1e6>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8006748:	68fb      	ldr	r3, [r7, #12]
 800674a:	685b      	ldr	r3, [r3, #4]
 800674c:	2b00      	cmp	r3, #0
 800674e:	d002      	beq.n	8006756 <HAL_SPI_TransmitReceive+0xf6>
 8006750:	8afb      	ldrh	r3, [r7, #22]
 8006752:	2b01      	cmp	r3, #1
 8006754:	d16c      	bne.n	8006830 <HAL_SPI_TransmitReceive+0x1d0>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8006756:	68fb      	ldr	r3, [r7, #12]
 8006758:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800675a:	881a      	ldrh	r2, [r3, #0]
 800675c:	68fb      	ldr	r3, [r7, #12]
 800675e:	681b      	ldr	r3, [r3, #0]
 8006760:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8006762:	68fb      	ldr	r3, [r7, #12]
 8006764:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006766:	1c9a      	adds	r2, r3, #2
 8006768:	68fb      	ldr	r3, [r7, #12]
 800676a:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 800676c:	68fb      	ldr	r3, [r7, #12]
 800676e:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8006770:	b29b      	uxth	r3, r3
 8006772:	3b01      	subs	r3, #1
 8006774:	b29a      	uxth	r2, r3
 8006776:	68fb      	ldr	r3, [r7, #12]
 8006778:	86da      	strh	r2, [r3, #54]	@ 0x36
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800677a:	e059      	b.n	8006830 <HAL_SPI_TransmitReceive+0x1d0>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800677c:	68fb      	ldr	r3, [r7, #12]
 800677e:	681b      	ldr	r3, [r3, #0]
 8006780:	689b      	ldr	r3, [r3, #8]
 8006782:	f003 0302 	and.w	r3, r3, #2
 8006786:	2b02      	cmp	r3, #2
 8006788:	d11b      	bne.n	80067c2 <HAL_SPI_TransmitReceive+0x162>
 800678a:	68fb      	ldr	r3, [r7, #12]
 800678c:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800678e:	b29b      	uxth	r3, r3
 8006790:	2b00      	cmp	r3, #0
 8006792:	d016      	beq.n	80067c2 <HAL_SPI_TransmitReceive+0x162>
 8006794:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006796:	2b01      	cmp	r3, #1
 8006798:	d113      	bne.n	80067c2 <HAL_SPI_TransmitReceive+0x162>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800679a:	68fb      	ldr	r3, [r7, #12]
 800679c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800679e:	881a      	ldrh	r2, [r3, #0]
 80067a0:	68fb      	ldr	r3, [r7, #12]
 80067a2:	681b      	ldr	r3, [r3, #0]
 80067a4:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80067a6:	68fb      	ldr	r3, [r7, #12]
 80067a8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80067aa:	1c9a      	adds	r2, r3, #2
 80067ac:	68fb      	ldr	r3, [r7, #12]
 80067ae:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 80067b0:	68fb      	ldr	r3, [r7, #12]
 80067b2:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80067b4:	b29b      	uxth	r3, r3
 80067b6:	3b01      	subs	r3, #1
 80067b8:	b29a      	uxth	r2, r3
 80067ba:	68fb      	ldr	r3, [r7, #12]
 80067bc:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 80067be:	2300      	movs	r3, #0
 80067c0:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80067c2:	68fb      	ldr	r3, [r7, #12]
 80067c4:	681b      	ldr	r3, [r3, #0]
 80067c6:	689b      	ldr	r3, [r3, #8]
 80067c8:	f003 0301 	and.w	r3, r3, #1
 80067cc:	2b01      	cmp	r3, #1
 80067ce:	d119      	bne.n	8006804 <HAL_SPI_TransmitReceive+0x1a4>
 80067d0:	68fb      	ldr	r3, [r7, #12]
 80067d2:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80067d4:	b29b      	uxth	r3, r3
 80067d6:	2b00      	cmp	r3, #0
 80067d8:	d014      	beq.n	8006804 <HAL_SPI_TransmitReceive+0x1a4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80067da:	68fb      	ldr	r3, [r7, #12]
 80067dc:	681b      	ldr	r3, [r3, #0]
 80067de:	68da      	ldr	r2, [r3, #12]
 80067e0:	68fb      	ldr	r3, [r7, #12]
 80067e2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80067e4:	b292      	uxth	r2, r2
 80067e6:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 80067e8:	68fb      	ldr	r3, [r7, #12]
 80067ea:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80067ec:	1c9a      	adds	r2, r3, #2
 80067ee:	68fb      	ldr	r3, [r7, #12]
 80067f0:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 80067f2:	68fb      	ldr	r3, [r7, #12]
 80067f4:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80067f6:	b29b      	uxth	r3, r3
 80067f8:	3b01      	subs	r3, #1
 80067fa:	b29a      	uxth	r2, r3
 80067fc:	68fb      	ldr	r3, [r7, #12]
 80067fe:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8006800:	2301      	movs	r3, #1
 8006802:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8006804:	f7fc fa14 	bl	8002c30 <HAL_GetTick>
 8006808:	4602      	mov	r2, r0
 800680a:	6a3b      	ldr	r3, [r7, #32]
 800680c:	1ad3      	subs	r3, r2, r3
 800680e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006810:	429a      	cmp	r2, r3
 8006812:	d80d      	bhi.n	8006830 <HAL_SPI_TransmitReceive+0x1d0>
 8006814:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006816:	f1b3 3fff 	cmp.w	r3, #4294967295
 800681a:	d009      	beq.n	8006830 <HAL_SPI_TransmitReceive+0x1d0>
      {
        hspi->State = HAL_SPI_STATE_READY;
 800681c:	68fb      	ldr	r3, [r7, #12]
 800681e:	2201      	movs	r2, #1
 8006820:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 8006824:	68fb      	ldr	r3, [r7, #12]
 8006826:	2200      	movs	r2, #0
 8006828:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 800682c:	2303      	movs	r3, #3
 800682e:	e0bc      	b.n	80069aa <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8006830:	68fb      	ldr	r3, [r7, #12]
 8006832:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8006834:	b29b      	uxth	r3, r3
 8006836:	2b00      	cmp	r3, #0
 8006838:	d1a0      	bne.n	800677c <HAL_SPI_TransmitReceive+0x11c>
 800683a:	68fb      	ldr	r3, [r7, #12]
 800683c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800683e:	b29b      	uxth	r3, r3
 8006840:	2b00      	cmp	r3, #0
 8006842:	d19b      	bne.n	800677c <HAL_SPI_TransmitReceive+0x11c>
 8006844:	e082      	b.n	800694c <HAL_SPI_TransmitReceive+0x2ec>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8006846:	68fb      	ldr	r3, [r7, #12]
 8006848:	685b      	ldr	r3, [r3, #4]
 800684a:	2b00      	cmp	r3, #0
 800684c:	d002      	beq.n	8006854 <HAL_SPI_TransmitReceive+0x1f4>
 800684e:	8afb      	ldrh	r3, [r7, #22]
 8006850:	2b01      	cmp	r3, #1
 8006852:	d171      	bne.n	8006938 <HAL_SPI_TransmitReceive+0x2d8>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8006854:	68fb      	ldr	r3, [r7, #12]
 8006856:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8006858:	68fb      	ldr	r3, [r7, #12]
 800685a:	681b      	ldr	r3, [r3, #0]
 800685c:	330c      	adds	r3, #12
 800685e:	7812      	ldrb	r2, [r2, #0]
 8006860:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8006862:	68fb      	ldr	r3, [r7, #12]
 8006864:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006866:	1c5a      	adds	r2, r3, #1
 8006868:	68fb      	ldr	r3, [r7, #12]
 800686a:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 800686c:	68fb      	ldr	r3, [r7, #12]
 800686e:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8006870:	b29b      	uxth	r3, r3
 8006872:	3b01      	subs	r3, #1
 8006874:	b29a      	uxth	r2, r3
 8006876:	68fb      	ldr	r3, [r7, #12]
 8006878:	86da      	strh	r2, [r3, #54]	@ 0x36
      {
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800687a:	e05d      	b.n	8006938 <HAL_SPI_TransmitReceive+0x2d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800687c:	68fb      	ldr	r3, [r7, #12]
 800687e:	681b      	ldr	r3, [r3, #0]
 8006880:	689b      	ldr	r3, [r3, #8]
 8006882:	f003 0302 	and.w	r3, r3, #2
 8006886:	2b02      	cmp	r3, #2
 8006888:	d11c      	bne.n	80068c4 <HAL_SPI_TransmitReceive+0x264>
 800688a:	68fb      	ldr	r3, [r7, #12]
 800688c:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800688e:	b29b      	uxth	r3, r3
 8006890:	2b00      	cmp	r3, #0
 8006892:	d017      	beq.n	80068c4 <HAL_SPI_TransmitReceive+0x264>
 8006894:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006896:	2b01      	cmp	r3, #1
 8006898:	d114      	bne.n	80068c4 <HAL_SPI_TransmitReceive+0x264>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 800689a:	68fb      	ldr	r3, [r7, #12]
 800689c:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800689e:	68fb      	ldr	r3, [r7, #12]
 80068a0:	681b      	ldr	r3, [r3, #0]
 80068a2:	330c      	adds	r3, #12
 80068a4:	7812      	ldrb	r2, [r2, #0]
 80068a6:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 80068a8:	68fb      	ldr	r3, [r7, #12]
 80068aa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80068ac:	1c5a      	adds	r2, r3, #1
 80068ae:	68fb      	ldr	r3, [r7, #12]
 80068b0:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 80068b2:	68fb      	ldr	r3, [r7, #12]
 80068b4:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80068b6:	b29b      	uxth	r3, r3
 80068b8:	3b01      	subs	r3, #1
 80068ba:	b29a      	uxth	r2, r3
 80068bc:	68fb      	ldr	r3, [r7, #12]
 80068be:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 80068c0:	2300      	movs	r3, #0
 80068c2:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80068c4:	68fb      	ldr	r3, [r7, #12]
 80068c6:	681b      	ldr	r3, [r3, #0]
 80068c8:	689b      	ldr	r3, [r3, #8]
 80068ca:	f003 0301 	and.w	r3, r3, #1
 80068ce:	2b01      	cmp	r3, #1
 80068d0:	d119      	bne.n	8006906 <HAL_SPI_TransmitReceive+0x2a6>
 80068d2:	68fb      	ldr	r3, [r7, #12]
 80068d4:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80068d6:	b29b      	uxth	r3, r3
 80068d8:	2b00      	cmp	r3, #0
 80068da:	d014      	beq.n	8006906 <HAL_SPI_TransmitReceive+0x2a6>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 80068dc:	68fb      	ldr	r3, [r7, #12]
 80068de:	681b      	ldr	r3, [r3, #0]
 80068e0:	68da      	ldr	r2, [r3, #12]
 80068e2:	68fb      	ldr	r3, [r7, #12]
 80068e4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80068e6:	b2d2      	uxtb	r2, r2
 80068e8:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 80068ea:	68fb      	ldr	r3, [r7, #12]
 80068ec:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80068ee:	1c5a      	adds	r2, r3, #1
 80068f0:	68fb      	ldr	r3, [r7, #12]
 80068f2:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 80068f4:	68fb      	ldr	r3, [r7, #12]
 80068f6:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80068f8:	b29b      	uxth	r3, r3
 80068fa:	3b01      	subs	r3, #1
 80068fc:	b29a      	uxth	r2, r3
 80068fe:	68fb      	ldr	r3, [r7, #12]
 8006900:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8006902:	2301      	movs	r3, #1
 8006904:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8006906:	f7fc f993 	bl	8002c30 <HAL_GetTick>
 800690a:	4602      	mov	r2, r0
 800690c:	6a3b      	ldr	r3, [r7, #32]
 800690e:	1ad3      	subs	r3, r2, r3
 8006910:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006912:	429a      	cmp	r2, r3
 8006914:	d803      	bhi.n	800691e <HAL_SPI_TransmitReceive+0x2be>
 8006916:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006918:	f1b3 3fff 	cmp.w	r3, #4294967295
 800691c:	d102      	bne.n	8006924 <HAL_SPI_TransmitReceive+0x2c4>
 800691e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006920:	2b00      	cmp	r3, #0
 8006922:	d109      	bne.n	8006938 <HAL_SPI_TransmitReceive+0x2d8>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8006924:	68fb      	ldr	r3, [r7, #12]
 8006926:	2201      	movs	r2, #1
 8006928:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 800692c:	68fb      	ldr	r3, [r7, #12]
 800692e:	2200      	movs	r2, #0
 8006930:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 8006934:	2303      	movs	r3, #3
 8006936:	e038      	b.n	80069aa <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8006938:	68fb      	ldr	r3, [r7, #12]
 800693a:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800693c:	b29b      	uxth	r3, r3
 800693e:	2b00      	cmp	r3, #0
 8006940:	d19c      	bne.n	800687c <HAL_SPI_TransmitReceive+0x21c>
 8006942:	68fb      	ldr	r3, [r7, #12]
 8006944:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006946:	b29b      	uxth	r3, r3
 8006948:	2b00      	cmp	r3, #0
 800694a:	d197      	bne.n	800687c <HAL_SPI_TransmitReceive+0x21c>
    return HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800694c:	6a3a      	ldr	r2, [r7, #32]
 800694e:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8006950:	68f8      	ldr	r0, [r7, #12]
 8006952:	f000 f8ec 	bl	8006b2e <SPI_EndRxTxTransaction>
 8006956:	4603      	mov	r3, r0
 8006958:	2b00      	cmp	r3, #0
 800695a:	d008      	beq.n	800696e <HAL_SPI_TransmitReceive+0x30e>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800695c:	68fb      	ldr	r3, [r7, #12]
 800695e:	2220      	movs	r2, #32
 8006960:	655a      	str	r2, [r3, #84]	@ 0x54
    __HAL_UNLOCK(hspi);
 8006962:	68fb      	ldr	r3, [r7, #12]
 8006964:	2200      	movs	r2, #0
 8006966:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
    return HAL_ERROR;
 800696a:	2301      	movs	r3, #1
 800696c:	e01d      	b.n	80069aa <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800696e:	68fb      	ldr	r3, [r7, #12]
 8006970:	689b      	ldr	r3, [r3, #8]
 8006972:	2b00      	cmp	r3, #0
 8006974:	d10a      	bne.n	800698c <HAL_SPI_TransmitReceive+0x32c>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8006976:	2300      	movs	r3, #0
 8006978:	613b      	str	r3, [r7, #16]
 800697a:	68fb      	ldr	r3, [r7, #12]
 800697c:	681b      	ldr	r3, [r3, #0]
 800697e:	68db      	ldr	r3, [r3, #12]
 8006980:	613b      	str	r3, [r7, #16]
 8006982:	68fb      	ldr	r3, [r7, #12]
 8006984:	681b      	ldr	r3, [r3, #0]
 8006986:	689b      	ldr	r3, [r3, #8]
 8006988:	613b      	str	r3, [r7, #16]
 800698a:	693b      	ldr	r3, [r7, #16]
  }


  hspi->State = HAL_SPI_STATE_READY;
 800698c:	68fb      	ldr	r3, [r7, #12]
 800698e:	2201      	movs	r2, #1
 8006990:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8006994:	68fb      	ldr	r3, [r7, #12]
 8006996:	2200      	movs	r2, #0
 8006998:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800699c:	68fb      	ldr	r3, [r7, #12]
 800699e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80069a0:	2b00      	cmp	r3, #0
 80069a2:	d001      	beq.n	80069a8 <HAL_SPI_TransmitReceive+0x348>
  {
    return HAL_ERROR;
 80069a4:	2301      	movs	r3, #1
 80069a6:	e000      	b.n	80069aa <HAL_SPI_TransmitReceive+0x34a>
  }
  else
  {
    return HAL_OK;
 80069a8:	2300      	movs	r3, #0
  }
}
 80069aa:	4618      	mov	r0, r3
 80069ac:	3728      	adds	r7, #40	@ 0x28
 80069ae:	46bd      	mov	sp, r7
 80069b0:	bd80      	pop	{r7, pc}
	...

080069b4 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 80069b4:	b580      	push	{r7, lr}
 80069b6:	b088      	sub	sp, #32
 80069b8:	af00      	add	r7, sp, #0
 80069ba:	60f8      	str	r0, [r7, #12]
 80069bc:	60b9      	str	r1, [r7, #8]
 80069be:	603b      	str	r3, [r7, #0]
 80069c0:	4613      	mov	r3, r2
 80069c2:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 80069c4:	f7fc f934 	bl	8002c30 <HAL_GetTick>
 80069c8:	4602      	mov	r2, r0
 80069ca:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80069cc:	1a9b      	subs	r3, r3, r2
 80069ce:	683a      	ldr	r2, [r7, #0]
 80069d0:	4413      	add	r3, r2
 80069d2:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 80069d4:	f7fc f92c 	bl	8002c30 <HAL_GetTick>
 80069d8:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 80069da:	4b39      	ldr	r3, [pc, #228]	@ (8006ac0 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 80069dc:	681b      	ldr	r3, [r3, #0]
 80069de:	015b      	lsls	r3, r3, #5
 80069e0:	0d1b      	lsrs	r3, r3, #20
 80069e2:	69fa      	ldr	r2, [r7, #28]
 80069e4:	fb02 f303 	mul.w	r3, r2, r3
 80069e8:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80069ea:	e054      	b.n	8006a96 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 80069ec:	683b      	ldr	r3, [r7, #0]
 80069ee:	f1b3 3fff 	cmp.w	r3, #4294967295
 80069f2:	d050      	beq.n	8006a96 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80069f4:	f7fc f91c 	bl	8002c30 <HAL_GetTick>
 80069f8:	4602      	mov	r2, r0
 80069fa:	69bb      	ldr	r3, [r7, #24]
 80069fc:	1ad3      	subs	r3, r2, r3
 80069fe:	69fa      	ldr	r2, [r7, #28]
 8006a00:	429a      	cmp	r2, r3
 8006a02:	d902      	bls.n	8006a0a <SPI_WaitFlagStateUntilTimeout+0x56>
 8006a04:	69fb      	ldr	r3, [r7, #28]
 8006a06:	2b00      	cmp	r3, #0
 8006a08:	d13d      	bne.n	8006a86 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8006a0a:	68fb      	ldr	r3, [r7, #12]
 8006a0c:	681b      	ldr	r3, [r3, #0]
 8006a0e:	685a      	ldr	r2, [r3, #4]
 8006a10:	68fb      	ldr	r3, [r7, #12]
 8006a12:	681b      	ldr	r3, [r3, #0]
 8006a14:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8006a18:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006a1a:	68fb      	ldr	r3, [r7, #12]
 8006a1c:	685b      	ldr	r3, [r3, #4]
 8006a1e:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8006a22:	d111      	bne.n	8006a48 <SPI_WaitFlagStateUntilTimeout+0x94>
 8006a24:	68fb      	ldr	r3, [r7, #12]
 8006a26:	689b      	ldr	r3, [r3, #8]
 8006a28:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006a2c:	d004      	beq.n	8006a38 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8006a2e:	68fb      	ldr	r3, [r7, #12]
 8006a30:	689b      	ldr	r3, [r3, #8]
 8006a32:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006a36:	d107      	bne.n	8006a48 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8006a38:	68fb      	ldr	r3, [r7, #12]
 8006a3a:	681b      	ldr	r3, [r3, #0]
 8006a3c:	681a      	ldr	r2, [r3, #0]
 8006a3e:	68fb      	ldr	r3, [r7, #12]
 8006a40:	681b      	ldr	r3, [r3, #0]
 8006a42:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8006a46:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8006a48:	68fb      	ldr	r3, [r7, #12]
 8006a4a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006a4c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006a50:	d10f      	bne.n	8006a72 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8006a52:	68fb      	ldr	r3, [r7, #12]
 8006a54:	681b      	ldr	r3, [r3, #0]
 8006a56:	681a      	ldr	r2, [r3, #0]
 8006a58:	68fb      	ldr	r3, [r7, #12]
 8006a5a:	681b      	ldr	r3, [r3, #0]
 8006a5c:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8006a60:	601a      	str	r2, [r3, #0]
 8006a62:	68fb      	ldr	r3, [r7, #12]
 8006a64:	681b      	ldr	r3, [r3, #0]
 8006a66:	681a      	ldr	r2, [r3, #0]
 8006a68:	68fb      	ldr	r3, [r7, #12]
 8006a6a:	681b      	ldr	r3, [r3, #0]
 8006a6c:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8006a70:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8006a72:	68fb      	ldr	r3, [r7, #12]
 8006a74:	2201      	movs	r2, #1
 8006a76:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8006a7a:	68fb      	ldr	r3, [r7, #12]
 8006a7c:	2200      	movs	r2, #0
 8006a7e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_TIMEOUT;
 8006a82:	2303      	movs	r3, #3
 8006a84:	e017      	b.n	8006ab6 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8006a86:	697b      	ldr	r3, [r7, #20]
 8006a88:	2b00      	cmp	r3, #0
 8006a8a:	d101      	bne.n	8006a90 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8006a8c:	2300      	movs	r3, #0
 8006a8e:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8006a90:	697b      	ldr	r3, [r7, #20]
 8006a92:	3b01      	subs	r3, #1
 8006a94:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8006a96:	68fb      	ldr	r3, [r7, #12]
 8006a98:	681b      	ldr	r3, [r3, #0]
 8006a9a:	689a      	ldr	r2, [r3, #8]
 8006a9c:	68bb      	ldr	r3, [r7, #8]
 8006a9e:	4013      	ands	r3, r2
 8006aa0:	68ba      	ldr	r2, [r7, #8]
 8006aa2:	429a      	cmp	r2, r3
 8006aa4:	bf0c      	ite	eq
 8006aa6:	2301      	moveq	r3, #1
 8006aa8:	2300      	movne	r3, #0
 8006aaa:	b2db      	uxtb	r3, r3
 8006aac:	461a      	mov	r2, r3
 8006aae:	79fb      	ldrb	r3, [r7, #7]
 8006ab0:	429a      	cmp	r2, r3
 8006ab2:	d19b      	bne.n	80069ec <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8006ab4:	2300      	movs	r3, #0
}
 8006ab6:	4618      	mov	r0, r3
 8006ab8:	3720      	adds	r7, #32
 8006aba:	46bd      	mov	sp, r7
 8006abc:	bd80      	pop	{r7, pc}
 8006abe:	bf00      	nop
 8006ac0:	20000060 	.word	0x20000060

08006ac4 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 8006ac4:	b580      	push	{r7, lr}
 8006ac6:	b086      	sub	sp, #24
 8006ac8:	af02      	add	r7, sp, #8
 8006aca:	60f8      	str	r0, [r7, #12]
 8006acc:	60b9      	str	r1, [r7, #8]
 8006ace:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006ad0:	68fb      	ldr	r3, [r7, #12]
 8006ad2:	685b      	ldr	r3, [r3, #4]
 8006ad4:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8006ad8:	d111      	bne.n	8006afe <SPI_EndRxTransaction+0x3a>
 8006ada:	68fb      	ldr	r3, [r7, #12]
 8006adc:	689b      	ldr	r3, [r3, #8]
 8006ade:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006ae2:	d004      	beq.n	8006aee <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8006ae4:	68fb      	ldr	r3, [r7, #12]
 8006ae6:	689b      	ldr	r3, [r3, #8]
 8006ae8:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006aec:	d107      	bne.n	8006afe <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 8006aee:	68fb      	ldr	r3, [r7, #12]
 8006af0:	681b      	ldr	r3, [r3, #0]
 8006af2:	681a      	ldr	r2, [r3, #0]
 8006af4:	68fb      	ldr	r3, [r7, #12]
 8006af6:	681b      	ldr	r3, [r3, #0]
 8006af8:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8006afc:	601a      	str	r2, [r3, #0]
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8006afe:	687b      	ldr	r3, [r7, #4]
 8006b00:	9300      	str	r3, [sp, #0]
 8006b02:	68bb      	ldr	r3, [r7, #8]
 8006b04:	2200      	movs	r2, #0
 8006b06:	2180      	movs	r1, #128	@ 0x80
 8006b08:	68f8      	ldr	r0, [r7, #12]
 8006b0a:	f7ff ff53 	bl	80069b4 <SPI_WaitFlagStateUntilTimeout>
 8006b0e:	4603      	mov	r3, r0
 8006b10:	2b00      	cmp	r3, #0
 8006b12:	d007      	beq.n	8006b24 <SPI_EndRxTransaction+0x60>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006b14:	68fb      	ldr	r3, [r7, #12]
 8006b16:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006b18:	f043 0220 	orr.w	r2, r3, #32
 8006b1c:	68fb      	ldr	r3, [r7, #12]
 8006b1e:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 8006b20:	2303      	movs	r3, #3
 8006b22:	e000      	b.n	8006b26 <SPI_EndRxTransaction+0x62>
  }
  return HAL_OK;
 8006b24:	2300      	movs	r3, #0
}
 8006b26:	4618      	mov	r0, r3
 8006b28:	3710      	adds	r7, #16
 8006b2a:	46bd      	mov	sp, r7
 8006b2c:	bd80      	pop	{r7, pc}

08006b2e <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8006b2e:	b580      	push	{r7, lr}
 8006b30:	b086      	sub	sp, #24
 8006b32:	af02      	add	r7, sp, #8
 8006b34:	60f8      	str	r0, [r7, #12]
 8006b36:	60b9      	str	r1, [r7, #8]
 8006b38:	607a      	str	r2, [r7, #4]
  /* Wait until TXE flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, Tickstart) != HAL_OK)
 8006b3a:	687b      	ldr	r3, [r7, #4]
 8006b3c:	9300      	str	r3, [sp, #0]
 8006b3e:	68bb      	ldr	r3, [r7, #8]
 8006b40:	2201      	movs	r2, #1
 8006b42:	2102      	movs	r1, #2
 8006b44:	68f8      	ldr	r0, [r7, #12]
 8006b46:	f7ff ff35 	bl	80069b4 <SPI_WaitFlagStateUntilTimeout>
 8006b4a:	4603      	mov	r3, r0
 8006b4c:	2b00      	cmp	r3, #0
 8006b4e:	d007      	beq.n	8006b60 <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006b50:	68fb      	ldr	r3, [r7, #12]
 8006b52:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006b54:	f043 0220 	orr.w	r2, r3, #32
 8006b58:	68fb      	ldr	r3, [r7, #12]
 8006b5a:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 8006b5c:	2303      	movs	r3, #3
 8006b5e:	e013      	b.n	8006b88 <SPI_EndRxTxTransaction+0x5a>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8006b60:	687b      	ldr	r3, [r7, #4]
 8006b62:	9300      	str	r3, [sp, #0]
 8006b64:	68bb      	ldr	r3, [r7, #8]
 8006b66:	2200      	movs	r2, #0
 8006b68:	2180      	movs	r1, #128	@ 0x80
 8006b6a:	68f8      	ldr	r0, [r7, #12]
 8006b6c:	f7ff ff22 	bl	80069b4 <SPI_WaitFlagStateUntilTimeout>
 8006b70:	4603      	mov	r3, r0
 8006b72:	2b00      	cmp	r3, #0
 8006b74:	d007      	beq.n	8006b86 <SPI_EndRxTxTransaction+0x58>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006b76:	68fb      	ldr	r3, [r7, #12]
 8006b78:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006b7a:	f043 0220 	orr.w	r2, r3, #32
 8006b7e:	68fb      	ldr	r3, [r7, #12]
 8006b80:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 8006b82:	2303      	movs	r3, #3
 8006b84:	e000      	b.n	8006b88 <SPI_EndRxTxTransaction+0x5a>
  }
  return HAL_OK;
 8006b86:	2300      	movs	r3, #0
}
 8006b88:	4618      	mov	r0, r3
 8006b8a:	3710      	adds	r7, #16
 8006b8c:	46bd      	mov	sp, r7
 8006b8e:	bd80      	pop	{r7, pc}

08006b90 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8006b90:	b580      	push	{r7, lr}
 8006b92:	b082      	sub	sp, #8
 8006b94:	af00      	add	r7, sp, #0
 8006b96:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006b98:	687b      	ldr	r3, [r7, #4]
 8006b9a:	2b00      	cmp	r3, #0
 8006b9c:	d101      	bne.n	8006ba2 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8006b9e:	2301      	movs	r3, #1
 8006ba0:	e041      	b.n	8006c26 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006ba2:	687b      	ldr	r3, [r7, #4]
 8006ba4:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006ba8:	b2db      	uxtb	r3, r3
 8006baa:	2b00      	cmp	r3, #0
 8006bac:	d106      	bne.n	8006bbc <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006bae:	687b      	ldr	r3, [r7, #4]
 8006bb0:	2200      	movs	r2, #0
 8006bb2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8006bb6:	6878      	ldr	r0, [r7, #4]
 8006bb8:	f7fb fe48 	bl	800284c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006bbc:	687b      	ldr	r3, [r7, #4]
 8006bbe:	2202      	movs	r2, #2
 8006bc0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006bc4:	687b      	ldr	r3, [r7, #4]
 8006bc6:	681a      	ldr	r2, [r3, #0]
 8006bc8:	687b      	ldr	r3, [r7, #4]
 8006bca:	3304      	adds	r3, #4
 8006bcc:	4619      	mov	r1, r3
 8006bce:	4610      	mov	r0, r2
 8006bd0:	f000 fdee 	bl	80077b0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006bd4:	687b      	ldr	r3, [r7, #4]
 8006bd6:	2201      	movs	r2, #1
 8006bd8:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006bdc:	687b      	ldr	r3, [r7, #4]
 8006bde:	2201      	movs	r2, #1
 8006be0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8006be4:	687b      	ldr	r3, [r7, #4]
 8006be6:	2201      	movs	r2, #1
 8006be8:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8006bec:	687b      	ldr	r3, [r7, #4]
 8006bee:	2201      	movs	r2, #1
 8006bf0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8006bf4:	687b      	ldr	r3, [r7, #4]
 8006bf6:	2201      	movs	r2, #1
 8006bf8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006bfc:	687b      	ldr	r3, [r7, #4]
 8006bfe:	2201      	movs	r2, #1
 8006c00:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8006c04:	687b      	ldr	r3, [r7, #4]
 8006c06:	2201      	movs	r2, #1
 8006c08:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8006c0c:	687b      	ldr	r3, [r7, #4]
 8006c0e:	2201      	movs	r2, #1
 8006c10:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8006c14:	687b      	ldr	r3, [r7, #4]
 8006c16:	2201      	movs	r2, #1
 8006c18:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006c1c:	687b      	ldr	r3, [r7, #4]
 8006c1e:	2201      	movs	r2, #1
 8006c20:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8006c24:	2300      	movs	r3, #0
}
 8006c26:	4618      	mov	r0, r3
 8006c28:	3708      	adds	r7, #8
 8006c2a:	46bd      	mov	sp, r7
 8006c2c:	bd80      	pop	{r7, pc}
	...

08006c30 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8006c30:	b480      	push	{r7}
 8006c32:	b085      	sub	sp, #20
 8006c34:	af00      	add	r7, sp, #0
 8006c36:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8006c38:	687b      	ldr	r3, [r7, #4]
 8006c3a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006c3e:	b2db      	uxtb	r3, r3
 8006c40:	2b01      	cmp	r3, #1
 8006c42:	d001      	beq.n	8006c48 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8006c44:	2301      	movs	r3, #1
 8006c46:	e04e      	b.n	8006ce6 <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006c48:	687b      	ldr	r3, [r7, #4]
 8006c4a:	2202      	movs	r2, #2
 8006c4c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8006c50:	687b      	ldr	r3, [r7, #4]
 8006c52:	681b      	ldr	r3, [r3, #0]
 8006c54:	68da      	ldr	r2, [r3, #12]
 8006c56:	687b      	ldr	r3, [r7, #4]
 8006c58:	681b      	ldr	r3, [r3, #0]
 8006c5a:	f042 0201 	orr.w	r2, r2, #1
 8006c5e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006c60:	687b      	ldr	r3, [r7, #4]
 8006c62:	681b      	ldr	r3, [r3, #0]
 8006c64:	4a22      	ldr	r2, [pc, #136]	@ (8006cf0 <HAL_TIM_Base_Start_IT+0xc0>)
 8006c66:	4293      	cmp	r3, r2
 8006c68:	d022      	beq.n	8006cb0 <HAL_TIM_Base_Start_IT+0x80>
 8006c6a:	687b      	ldr	r3, [r7, #4]
 8006c6c:	681b      	ldr	r3, [r3, #0]
 8006c6e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006c72:	d01d      	beq.n	8006cb0 <HAL_TIM_Base_Start_IT+0x80>
 8006c74:	687b      	ldr	r3, [r7, #4]
 8006c76:	681b      	ldr	r3, [r3, #0]
 8006c78:	4a1e      	ldr	r2, [pc, #120]	@ (8006cf4 <HAL_TIM_Base_Start_IT+0xc4>)
 8006c7a:	4293      	cmp	r3, r2
 8006c7c:	d018      	beq.n	8006cb0 <HAL_TIM_Base_Start_IT+0x80>
 8006c7e:	687b      	ldr	r3, [r7, #4]
 8006c80:	681b      	ldr	r3, [r3, #0]
 8006c82:	4a1d      	ldr	r2, [pc, #116]	@ (8006cf8 <HAL_TIM_Base_Start_IT+0xc8>)
 8006c84:	4293      	cmp	r3, r2
 8006c86:	d013      	beq.n	8006cb0 <HAL_TIM_Base_Start_IT+0x80>
 8006c88:	687b      	ldr	r3, [r7, #4]
 8006c8a:	681b      	ldr	r3, [r3, #0]
 8006c8c:	4a1b      	ldr	r2, [pc, #108]	@ (8006cfc <HAL_TIM_Base_Start_IT+0xcc>)
 8006c8e:	4293      	cmp	r3, r2
 8006c90:	d00e      	beq.n	8006cb0 <HAL_TIM_Base_Start_IT+0x80>
 8006c92:	687b      	ldr	r3, [r7, #4]
 8006c94:	681b      	ldr	r3, [r3, #0]
 8006c96:	4a1a      	ldr	r2, [pc, #104]	@ (8006d00 <HAL_TIM_Base_Start_IT+0xd0>)
 8006c98:	4293      	cmp	r3, r2
 8006c9a:	d009      	beq.n	8006cb0 <HAL_TIM_Base_Start_IT+0x80>
 8006c9c:	687b      	ldr	r3, [r7, #4]
 8006c9e:	681b      	ldr	r3, [r3, #0]
 8006ca0:	4a18      	ldr	r2, [pc, #96]	@ (8006d04 <HAL_TIM_Base_Start_IT+0xd4>)
 8006ca2:	4293      	cmp	r3, r2
 8006ca4:	d004      	beq.n	8006cb0 <HAL_TIM_Base_Start_IT+0x80>
 8006ca6:	687b      	ldr	r3, [r7, #4]
 8006ca8:	681b      	ldr	r3, [r3, #0]
 8006caa:	4a17      	ldr	r2, [pc, #92]	@ (8006d08 <HAL_TIM_Base_Start_IT+0xd8>)
 8006cac:	4293      	cmp	r3, r2
 8006cae:	d111      	bne.n	8006cd4 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006cb0:	687b      	ldr	r3, [r7, #4]
 8006cb2:	681b      	ldr	r3, [r3, #0]
 8006cb4:	689b      	ldr	r3, [r3, #8]
 8006cb6:	f003 0307 	and.w	r3, r3, #7
 8006cba:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006cbc:	68fb      	ldr	r3, [r7, #12]
 8006cbe:	2b06      	cmp	r3, #6
 8006cc0:	d010      	beq.n	8006ce4 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8006cc2:	687b      	ldr	r3, [r7, #4]
 8006cc4:	681b      	ldr	r3, [r3, #0]
 8006cc6:	681a      	ldr	r2, [r3, #0]
 8006cc8:	687b      	ldr	r3, [r7, #4]
 8006cca:	681b      	ldr	r3, [r3, #0]
 8006ccc:	f042 0201 	orr.w	r2, r2, #1
 8006cd0:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006cd2:	e007      	b.n	8006ce4 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8006cd4:	687b      	ldr	r3, [r7, #4]
 8006cd6:	681b      	ldr	r3, [r3, #0]
 8006cd8:	681a      	ldr	r2, [r3, #0]
 8006cda:	687b      	ldr	r3, [r7, #4]
 8006cdc:	681b      	ldr	r3, [r3, #0]
 8006cde:	f042 0201 	orr.w	r2, r2, #1
 8006ce2:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8006ce4:	2300      	movs	r3, #0
}
 8006ce6:	4618      	mov	r0, r3
 8006ce8:	3714      	adds	r7, #20
 8006cea:	46bd      	mov	sp, r7
 8006cec:	bc80      	pop	{r7}
 8006cee:	4770      	bx	lr
 8006cf0:	40010000 	.word	0x40010000
 8006cf4:	40000400 	.word	0x40000400
 8006cf8:	40000800 	.word	0x40000800
 8006cfc:	40000c00 	.word	0x40000c00
 8006d00:	40010400 	.word	0x40010400
 8006d04:	40014000 	.word	0x40014000
 8006d08:	40001800 	.word	0x40001800

08006d0c <HAL_TIM_IC_Init>:
  *         Ex: call @ref HAL_TIM_IC_DeInit() before HAL_TIM_IC_Init()
  * @param  htim TIM Input Capture handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim)
{
 8006d0c:	b580      	push	{r7, lr}
 8006d0e:	b082      	sub	sp, #8
 8006d10:	af00      	add	r7, sp, #0
 8006d12:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006d14:	687b      	ldr	r3, [r7, #4]
 8006d16:	2b00      	cmp	r3, #0
 8006d18:	d101      	bne.n	8006d1e <HAL_TIM_IC_Init+0x12>
  {
    return HAL_ERROR;
 8006d1a:	2301      	movs	r3, #1
 8006d1c:	e041      	b.n	8006da2 <HAL_TIM_IC_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006d1e:	687b      	ldr	r3, [r7, #4]
 8006d20:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006d24:	b2db      	uxtb	r3, r3
 8006d26:	2b00      	cmp	r3, #0
 8006d28:	d106      	bne.n	8006d38 <HAL_TIM_IC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006d2a:	687b      	ldr	r3, [r7, #4]
 8006d2c:	2200      	movs	r2, #0
 8006d2e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->IC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_IC_MspInit(htim);
 8006d32:	6878      	ldr	r0, [r7, #4]
 8006d34:	f000 f839 	bl	8006daa <HAL_TIM_IC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006d38:	687b      	ldr	r3, [r7, #4]
 8006d3a:	2202      	movs	r2, #2
 8006d3c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the input capture */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006d40:	687b      	ldr	r3, [r7, #4]
 8006d42:	681a      	ldr	r2, [r3, #0]
 8006d44:	687b      	ldr	r3, [r7, #4]
 8006d46:	3304      	adds	r3, #4
 8006d48:	4619      	mov	r1, r3
 8006d4a:	4610      	mov	r0, r2
 8006d4c:	f000 fd30 	bl	80077b0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006d50:	687b      	ldr	r3, [r7, #4]
 8006d52:	2201      	movs	r2, #1
 8006d54:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006d58:	687b      	ldr	r3, [r7, #4]
 8006d5a:	2201      	movs	r2, #1
 8006d5c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8006d60:	687b      	ldr	r3, [r7, #4]
 8006d62:	2201      	movs	r2, #1
 8006d64:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8006d68:	687b      	ldr	r3, [r7, #4]
 8006d6a:	2201      	movs	r2, #1
 8006d6c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8006d70:	687b      	ldr	r3, [r7, #4]
 8006d72:	2201      	movs	r2, #1
 8006d74:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006d78:	687b      	ldr	r3, [r7, #4]
 8006d7a:	2201      	movs	r2, #1
 8006d7c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8006d80:	687b      	ldr	r3, [r7, #4]
 8006d82:	2201      	movs	r2, #1
 8006d84:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8006d88:	687b      	ldr	r3, [r7, #4]
 8006d8a:	2201      	movs	r2, #1
 8006d8c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8006d90:	687b      	ldr	r3, [r7, #4]
 8006d92:	2201      	movs	r2, #1
 8006d94:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006d98:	687b      	ldr	r3, [r7, #4]
 8006d9a:	2201      	movs	r2, #1
 8006d9c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8006da0:	2300      	movs	r3, #0
}
 8006da2:	4618      	mov	r0, r3
 8006da4:	3708      	adds	r7, #8
 8006da6:	46bd      	mov	sp, r7
 8006da8:	bd80      	pop	{r7, pc}

08006daa <HAL_TIM_IC_MspInit>:
  * @brief  Initializes the TIM Input Capture MSP.
  * @param  htim TIM Input Capture handle
  * @retval None
  */
__weak void HAL_TIM_IC_MspInit(TIM_HandleTypeDef *htim)
{
 8006daa:	b480      	push	{r7}
 8006dac:	b083      	sub	sp, #12
 8006dae:	af00      	add	r7, sp, #0
 8006db0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_MspInit could be implemented in the user file
   */
}
 8006db2:	bf00      	nop
 8006db4:	370c      	adds	r7, #12
 8006db6:	46bd      	mov	sp, r7
 8006db8:	bc80      	pop	{r7}
 8006dba:	4770      	bx	lr

08006dbc <HAL_TIM_IC_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8006dbc:	b580      	push	{r7, lr}
 8006dbe:	b084      	sub	sp, #16
 8006dc0:	af00      	add	r7, sp, #0
 8006dc2:	6078      	str	r0, [r7, #4]
 8006dc4:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 8006dc6:	683b      	ldr	r3, [r7, #0]
 8006dc8:	2b00      	cmp	r3, #0
 8006dca:	d104      	bne.n	8006dd6 <HAL_TIM_IC_Start+0x1a>
 8006dcc:	687b      	ldr	r3, [r7, #4]
 8006dce:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8006dd2:	b2db      	uxtb	r3, r3
 8006dd4:	e013      	b.n	8006dfe <HAL_TIM_IC_Start+0x42>
 8006dd6:	683b      	ldr	r3, [r7, #0]
 8006dd8:	2b04      	cmp	r3, #4
 8006dda:	d104      	bne.n	8006de6 <HAL_TIM_IC_Start+0x2a>
 8006ddc:	687b      	ldr	r3, [r7, #4]
 8006dde:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8006de2:	b2db      	uxtb	r3, r3
 8006de4:	e00b      	b.n	8006dfe <HAL_TIM_IC_Start+0x42>
 8006de6:	683b      	ldr	r3, [r7, #0]
 8006de8:	2b08      	cmp	r3, #8
 8006dea:	d104      	bne.n	8006df6 <HAL_TIM_IC_Start+0x3a>
 8006dec:	687b      	ldr	r3, [r7, #4]
 8006dee:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8006df2:	b2db      	uxtb	r3, r3
 8006df4:	e003      	b.n	8006dfe <HAL_TIM_IC_Start+0x42>
 8006df6:	687b      	ldr	r3, [r7, #4]
 8006df8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006dfc:	b2db      	uxtb	r3, r3
 8006dfe:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
 8006e00:	683b      	ldr	r3, [r7, #0]
 8006e02:	2b00      	cmp	r3, #0
 8006e04:	d104      	bne.n	8006e10 <HAL_TIM_IC_Start+0x54>
 8006e06:	687b      	ldr	r3, [r7, #4]
 8006e08:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8006e0c:	b2db      	uxtb	r3, r3
 8006e0e:	e013      	b.n	8006e38 <HAL_TIM_IC_Start+0x7c>
 8006e10:	683b      	ldr	r3, [r7, #0]
 8006e12:	2b04      	cmp	r3, #4
 8006e14:	d104      	bne.n	8006e20 <HAL_TIM_IC_Start+0x64>
 8006e16:	687b      	ldr	r3, [r7, #4]
 8006e18:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 8006e1c:	b2db      	uxtb	r3, r3
 8006e1e:	e00b      	b.n	8006e38 <HAL_TIM_IC_Start+0x7c>
 8006e20:	683b      	ldr	r3, [r7, #0]
 8006e22:	2b08      	cmp	r3, #8
 8006e24:	d104      	bne.n	8006e30 <HAL_TIM_IC_Start+0x74>
 8006e26:	687b      	ldr	r3, [r7, #4]
 8006e28:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8006e2c:	b2db      	uxtb	r3, r3
 8006e2e:	e003      	b.n	8006e38 <HAL_TIM_IC_Start+0x7c>
 8006e30:	687b      	ldr	r3, [r7, #4]
 8006e32:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8006e36:	b2db      	uxtb	r3, r3
 8006e38:	73bb      	strb	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if ((channel_state != HAL_TIM_CHANNEL_STATE_READY)
 8006e3a:	7bfb      	ldrb	r3, [r7, #15]
 8006e3c:	2b01      	cmp	r3, #1
 8006e3e:	d102      	bne.n	8006e46 <HAL_TIM_IC_Start+0x8a>
      || (complementary_channel_state != HAL_TIM_CHANNEL_STATE_READY))
 8006e40:	7bbb      	ldrb	r3, [r7, #14]
 8006e42:	2b01      	cmp	r3, #1
 8006e44:	d001      	beq.n	8006e4a <HAL_TIM_IC_Start+0x8e>
  {
    return HAL_ERROR;
 8006e46:	2301      	movs	r3, #1
 8006e48:	e081      	b.n	8006f4e <HAL_TIM_IC_Start+0x192>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8006e4a:	683b      	ldr	r3, [r7, #0]
 8006e4c:	2b00      	cmp	r3, #0
 8006e4e:	d104      	bne.n	8006e5a <HAL_TIM_IC_Start+0x9e>
 8006e50:	687b      	ldr	r3, [r7, #4]
 8006e52:	2202      	movs	r2, #2
 8006e54:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8006e58:	e013      	b.n	8006e82 <HAL_TIM_IC_Start+0xc6>
 8006e5a:	683b      	ldr	r3, [r7, #0]
 8006e5c:	2b04      	cmp	r3, #4
 8006e5e:	d104      	bne.n	8006e6a <HAL_TIM_IC_Start+0xae>
 8006e60:	687b      	ldr	r3, [r7, #4]
 8006e62:	2202      	movs	r2, #2
 8006e64:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8006e68:	e00b      	b.n	8006e82 <HAL_TIM_IC_Start+0xc6>
 8006e6a:	683b      	ldr	r3, [r7, #0]
 8006e6c:	2b08      	cmp	r3, #8
 8006e6e:	d104      	bne.n	8006e7a <HAL_TIM_IC_Start+0xbe>
 8006e70:	687b      	ldr	r3, [r7, #4]
 8006e72:	2202      	movs	r2, #2
 8006e74:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8006e78:	e003      	b.n	8006e82 <HAL_TIM_IC_Start+0xc6>
 8006e7a:	687b      	ldr	r3, [r7, #4]
 8006e7c:	2202      	movs	r2, #2
 8006e7e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8006e82:	683b      	ldr	r3, [r7, #0]
 8006e84:	2b00      	cmp	r3, #0
 8006e86:	d104      	bne.n	8006e92 <HAL_TIM_IC_Start+0xd6>
 8006e88:	687b      	ldr	r3, [r7, #4]
 8006e8a:	2202      	movs	r2, #2
 8006e8c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8006e90:	e013      	b.n	8006eba <HAL_TIM_IC_Start+0xfe>
 8006e92:	683b      	ldr	r3, [r7, #0]
 8006e94:	2b04      	cmp	r3, #4
 8006e96:	d104      	bne.n	8006ea2 <HAL_TIM_IC_Start+0xe6>
 8006e98:	687b      	ldr	r3, [r7, #4]
 8006e9a:	2202      	movs	r2, #2
 8006e9c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8006ea0:	e00b      	b.n	8006eba <HAL_TIM_IC_Start+0xfe>
 8006ea2:	683b      	ldr	r3, [r7, #0]
 8006ea4:	2b08      	cmp	r3, #8
 8006ea6:	d104      	bne.n	8006eb2 <HAL_TIM_IC_Start+0xf6>
 8006ea8:	687b      	ldr	r3, [r7, #4]
 8006eaa:	2202      	movs	r2, #2
 8006eac:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8006eb0:	e003      	b.n	8006eba <HAL_TIM_IC_Start+0xfe>
 8006eb2:	687b      	ldr	r3, [r7, #4]
 8006eb4:	2202      	movs	r2, #2
 8006eb6:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Enable the Input Capture channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8006eba:	687b      	ldr	r3, [r7, #4]
 8006ebc:	681b      	ldr	r3, [r3, #0]
 8006ebe:	2201      	movs	r2, #1
 8006ec0:	6839      	ldr	r1, [r7, #0]
 8006ec2:	4618      	mov	r0, r3
 8006ec4:	f000 ff6b 	bl	8007d9e <TIM_CCxChannelCmd>

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006ec8:	687b      	ldr	r3, [r7, #4]
 8006eca:	681b      	ldr	r3, [r3, #0]
 8006ecc:	4a22      	ldr	r2, [pc, #136]	@ (8006f58 <HAL_TIM_IC_Start+0x19c>)
 8006ece:	4293      	cmp	r3, r2
 8006ed0:	d022      	beq.n	8006f18 <HAL_TIM_IC_Start+0x15c>
 8006ed2:	687b      	ldr	r3, [r7, #4]
 8006ed4:	681b      	ldr	r3, [r3, #0]
 8006ed6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006eda:	d01d      	beq.n	8006f18 <HAL_TIM_IC_Start+0x15c>
 8006edc:	687b      	ldr	r3, [r7, #4]
 8006ede:	681b      	ldr	r3, [r3, #0]
 8006ee0:	4a1e      	ldr	r2, [pc, #120]	@ (8006f5c <HAL_TIM_IC_Start+0x1a0>)
 8006ee2:	4293      	cmp	r3, r2
 8006ee4:	d018      	beq.n	8006f18 <HAL_TIM_IC_Start+0x15c>
 8006ee6:	687b      	ldr	r3, [r7, #4]
 8006ee8:	681b      	ldr	r3, [r3, #0]
 8006eea:	4a1d      	ldr	r2, [pc, #116]	@ (8006f60 <HAL_TIM_IC_Start+0x1a4>)
 8006eec:	4293      	cmp	r3, r2
 8006eee:	d013      	beq.n	8006f18 <HAL_TIM_IC_Start+0x15c>
 8006ef0:	687b      	ldr	r3, [r7, #4]
 8006ef2:	681b      	ldr	r3, [r3, #0]
 8006ef4:	4a1b      	ldr	r2, [pc, #108]	@ (8006f64 <HAL_TIM_IC_Start+0x1a8>)
 8006ef6:	4293      	cmp	r3, r2
 8006ef8:	d00e      	beq.n	8006f18 <HAL_TIM_IC_Start+0x15c>
 8006efa:	687b      	ldr	r3, [r7, #4]
 8006efc:	681b      	ldr	r3, [r3, #0]
 8006efe:	4a1a      	ldr	r2, [pc, #104]	@ (8006f68 <HAL_TIM_IC_Start+0x1ac>)
 8006f00:	4293      	cmp	r3, r2
 8006f02:	d009      	beq.n	8006f18 <HAL_TIM_IC_Start+0x15c>
 8006f04:	687b      	ldr	r3, [r7, #4]
 8006f06:	681b      	ldr	r3, [r3, #0]
 8006f08:	4a18      	ldr	r2, [pc, #96]	@ (8006f6c <HAL_TIM_IC_Start+0x1b0>)
 8006f0a:	4293      	cmp	r3, r2
 8006f0c:	d004      	beq.n	8006f18 <HAL_TIM_IC_Start+0x15c>
 8006f0e:	687b      	ldr	r3, [r7, #4]
 8006f10:	681b      	ldr	r3, [r3, #0]
 8006f12:	4a17      	ldr	r2, [pc, #92]	@ (8006f70 <HAL_TIM_IC_Start+0x1b4>)
 8006f14:	4293      	cmp	r3, r2
 8006f16:	d111      	bne.n	8006f3c <HAL_TIM_IC_Start+0x180>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006f18:	687b      	ldr	r3, [r7, #4]
 8006f1a:	681b      	ldr	r3, [r3, #0]
 8006f1c:	689b      	ldr	r3, [r3, #8]
 8006f1e:	f003 0307 	and.w	r3, r3, #7
 8006f22:	60bb      	str	r3, [r7, #8]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006f24:	68bb      	ldr	r3, [r7, #8]
 8006f26:	2b06      	cmp	r3, #6
 8006f28:	d010      	beq.n	8006f4c <HAL_TIM_IC_Start+0x190>
    {
      __HAL_TIM_ENABLE(htim);
 8006f2a:	687b      	ldr	r3, [r7, #4]
 8006f2c:	681b      	ldr	r3, [r3, #0]
 8006f2e:	681a      	ldr	r2, [r3, #0]
 8006f30:	687b      	ldr	r3, [r7, #4]
 8006f32:	681b      	ldr	r3, [r3, #0]
 8006f34:	f042 0201 	orr.w	r2, r2, #1
 8006f38:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006f3a:	e007      	b.n	8006f4c <HAL_TIM_IC_Start+0x190>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8006f3c:	687b      	ldr	r3, [r7, #4]
 8006f3e:	681b      	ldr	r3, [r3, #0]
 8006f40:	681a      	ldr	r2, [r3, #0]
 8006f42:	687b      	ldr	r3, [r7, #4]
 8006f44:	681b      	ldr	r3, [r3, #0]
 8006f46:	f042 0201 	orr.w	r2, r2, #1
 8006f4a:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8006f4c:	2300      	movs	r3, #0
}
 8006f4e:	4618      	mov	r0, r3
 8006f50:	3710      	adds	r7, #16
 8006f52:	46bd      	mov	sp, r7
 8006f54:	bd80      	pop	{r7, pc}
 8006f56:	bf00      	nop
 8006f58:	40010000 	.word	0x40010000
 8006f5c:	40000400 	.word	0x40000400
 8006f60:	40000800 	.word	0x40000800
 8006f64:	40000c00 	.word	0x40000c00
 8006f68:	40010400 	.word	0x40010400
 8006f6c:	40014000 	.word	0x40014000
 8006f70:	40001800 	.word	0x40001800

08006f74 <HAL_TIM_IC_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8006f74:	b580      	push	{r7, lr}
 8006f76:	b084      	sub	sp, #16
 8006f78:	af00      	add	r7, sp, #0
 8006f7a:	6078      	str	r0, [r7, #4]
 8006f7c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8006f7e:	2300      	movs	r3, #0
 8006f80:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 8006f82:	683b      	ldr	r3, [r7, #0]
 8006f84:	2b00      	cmp	r3, #0
 8006f86:	d104      	bne.n	8006f92 <HAL_TIM_IC_Start_IT+0x1e>
 8006f88:	687b      	ldr	r3, [r7, #4]
 8006f8a:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8006f8e:	b2db      	uxtb	r3, r3
 8006f90:	e013      	b.n	8006fba <HAL_TIM_IC_Start_IT+0x46>
 8006f92:	683b      	ldr	r3, [r7, #0]
 8006f94:	2b04      	cmp	r3, #4
 8006f96:	d104      	bne.n	8006fa2 <HAL_TIM_IC_Start_IT+0x2e>
 8006f98:	687b      	ldr	r3, [r7, #4]
 8006f9a:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8006f9e:	b2db      	uxtb	r3, r3
 8006fa0:	e00b      	b.n	8006fba <HAL_TIM_IC_Start_IT+0x46>
 8006fa2:	683b      	ldr	r3, [r7, #0]
 8006fa4:	2b08      	cmp	r3, #8
 8006fa6:	d104      	bne.n	8006fb2 <HAL_TIM_IC_Start_IT+0x3e>
 8006fa8:	687b      	ldr	r3, [r7, #4]
 8006faa:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8006fae:	b2db      	uxtb	r3, r3
 8006fb0:	e003      	b.n	8006fba <HAL_TIM_IC_Start_IT+0x46>
 8006fb2:	687b      	ldr	r3, [r7, #4]
 8006fb4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006fb8:	b2db      	uxtb	r3, r3
 8006fba:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
 8006fbc:	683b      	ldr	r3, [r7, #0]
 8006fbe:	2b00      	cmp	r3, #0
 8006fc0:	d104      	bne.n	8006fcc <HAL_TIM_IC_Start_IT+0x58>
 8006fc2:	687b      	ldr	r3, [r7, #4]
 8006fc4:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8006fc8:	b2db      	uxtb	r3, r3
 8006fca:	e013      	b.n	8006ff4 <HAL_TIM_IC_Start_IT+0x80>
 8006fcc:	683b      	ldr	r3, [r7, #0]
 8006fce:	2b04      	cmp	r3, #4
 8006fd0:	d104      	bne.n	8006fdc <HAL_TIM_IC_Start_IT+0x68>
 8006fd2:	687b      	ldr	r3, [r7, #4]
 8006fd4:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 8006fd8:	b2db      	uxtb	r3, r3
 8006fda:	e00b      	b.n	8006ff4 <HAL_TIM_IC_Start_IT+0x80>
 8006fdc:	683b      	ldr	r3, [r7, #0]
 8006fde:	2b08      	cmp	r3, #8
 8006fe0:	d104      	bne.n	8006fec <HAL_TIM_IC_Start_IT+0x78>
 8006fe2:	687b      	ldr	r3, [r7, #4]
 8006fe4:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8006fe8:	b2db      	uxtb	r3, r3
 8006fea:	e003      	b.n	8006ff4 <HAL_TIM_IC_Start_IT+0x80>
 8006fec:	687b      	ldr	r3, [r7, #4]
 8006fee:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8006ff2:	b2db      	uxtb	r3, r3
 8006ff4:	737b      	strb	r3, [r7, #13]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if ((channel_state != HAL_TIM_CHANNEL_STATE_READY)
 8006ff6:	7bbb      	ldrb	r3, [r7, #14]
 8006ff8:	2b01      	cmp	r3, #1
 8006ffa:	d102      	bne.n	8007002 <HAL_TIM_IC_Start_IT+0x8e>
      || (complementary_channel_state != HAL_TIM_CHANNEL_STATE_READY))
 8006ffc:	7b7b      	ldrb	r3, [r7, #13]
 8006ffe:	2b01      	cmp	r3, #1
 8007000:	d001      	beq.n	8007006 <HAL_TIM_IC_Start_IT+0x92>
  {
    return HAL_ERROR;
 8007002:	2301      	movs	r3, #1
 8007004:	e0cc      	b.n	80071a0 <HAL_TIM_IC_Start_IT+0x22c>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8007006:	683b      	ldr	r3, [r7, #0]
 8007008:	2b00      	cmp	r3, #0
 800700a:	d104      	bne.n	8007016 <HAL_TIM_IC_Start_IT+0xa2>
 800700c:	687b      	ldr	r3, [r7, #4]
 800700e:	2202      	movs	r2, #2
 8007010:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8007014:	e013      	b.n	800703e <HAL_TIM_IC_Start_IT+0xca>
 8007016:	683b      	ldr	r3, [r7, #0]
 8007018:	2b04      	cmp	r3, #4
 800701a:	d104      	bne.n	8007026 <HAL_TIM_IC_Start_IT+0xb2>
 800701c:	687b      	ldr	r3, [r7, #4]
 800701e:	2202      	movs	r2, #2
 8007020:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8007024:	e00b      	b.n	800703e <HAL_TIM_IC_Start_IT+0xca>
 8007026:	683b      	ldr	r3, [r7, #0]
 8007028:	2b08      	cmp	r3, #8
 800702a:	d104      	bne.n	8007036 <HAL_TIM_IC_Start_IT+0xc2>
 800702c:	687b      	ldr	r3, [r7, #4]
 800702e:	2202      	movs	r2, #2
 8007030:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8007034:	e003      	b.n	800703e <HAL_TIM_IC_Start_IT+0xca>
 8007036:	687b      	ldr	r3, [r7, #4]
 8007038:	2202      	movs	r2, #2
 800703a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800703e:	683b      	ldr	r3, [r7, #0]
 8007040:	2b00      	cmp	r3, #0
 8007042:	d104      	bne.n	800704e <HAL_TIM_IC_Start_IT+0xda>
 8007044:	687b      	ldr	r3, [r7, #4]
 8007046:	2202      	movs	r2, #2
 8007048:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800704c:	e013      	b.n	8007076 <HAL_TIM_IC_Start_IT+0x102>
 800704e:	683b      	ldr	r3, [r7, #0]
 8007050:	2b04      	cmp	r3, #4
 8007052:	d104      	bne.n	800705e <HAL_TIM_IC_Start_IT+0xea>
 8007054:	687b      	ldr	r3, [r7, #4]
 8007056:	2202      	movs	r2, #2
 8007058:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800705c:	e00b      	b.n	8007076 <HAL_TIM_IC_Start_IT+0x102>
 800705e:	683b      	ldr	r3, [r7, #0]
 8007060:	2b08      	cmp	r3, #8
 8007062:	d104      	bne.n	800706e <HAL_TIM_IC_Start_IT+0xfa>
 8007064:	687b      	ldr	r3, [r7, #4]
 8007066:	2202      	movs	r2, #2
 8007068:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800706c:	e003      	b.n	8007076 <HAL_TIM_IC_Start_IT+0x102>
 800706e:	687b      	ldr	r3, [r7, #4]
 8007070:	2202      	movs	r2, #2
 8007072:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  switch (Channel)
 8007076:	683b      	ldr	r3, [r7, #0]
 8007078:	2b0c      	cmp	r3, #12
 800707a:	d841      	bhi.n	8007100 <HAL_TIM_IC_Start_IT+0x18c>
 800707c:	a201      	add	r2, pc, #4	@ (adr r2, 8007084 <HAL_TIM_IC_Start_IT+0x110>)
 800707e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007082:	bf00      	nop
 8007084:	080070b9 	.word	0x080070b9
 8007088:	08007101 	.word	0x08007101
 800708c:	08007101 	.word	0x08007101
 8007090:	08007101 	.word	0x08007101
 8007094:	080070cb 	.word	0x080070cb
 8007098:	08007101 	.word	0x08007101
 800709c:	08007101 	.word	0x08007101
 80070a0:	08007101 	.word	0x08007101
 80070a4:	080070dd 	.word	0x080070dd
 80070a8:	08007101 	.word	0x08007101
 80070ac:	08007101 	.word	0x08007101
 80070b0:	08007101 	.word	0x08007101
 80070b4:	080070ef 	.word	0x080070ef
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 80070b8:	687b      	ldr	r3, [r7, #4]
 80070ba:	681b      	ldr	r3, [r3, #0]
 80070bc:	68da      	ldr	r2, [r3, #12]
 80070be:	687b      	ldr	r3, [r7, #4]
 80070c0:	681b      	ldr	r3, [r3, #0]
 80070c2:	f042 0202 	orr.w	r2, r2, #2
 80070c6:	60da      	str	r2, [r3, #12]
      break;
 80070c8:	e01d      	b.n	8007106 <HAL_TIM_IC_Start_IT+0x192>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 80070ca:	687b      	ldr	r3, [r7, #4]
 80070cc:	681b      	ldr	r3, [r3, #0]
 80070ce:	68da      	ldr	r2, [r3, #12]
 80070d0:	687b      	ldr	r3, [r7, #4]
 80070d2:	681b      	ldr	r3, [r3, #0]
 80070d4:	f042 0204 	orr.w	r2, r2, #4
 80070d8:	60da      	str	r2, [r3, #12]
      break;
 80070da:	e014      	b.n	8007106 <HAL_TIM_IC_Start_IT+0x192>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 80070dc:	687b      	ldr	r3, [r7, #4]
 80070de:	681b      	ldr	r3, [r3, #0]
 80070e0:	68da      	ldr	r2, [r3, #12]
 80070e2:	687b      	ldr	r3, [r7, #4]
 80070e4:	681b      	ldr	r3, [r3, #0]
 80070e6:	f042 0208 	orr.w	r2, r2, #8
 80070ea:	60da      	str	r2, [r3, #12]
      break;
 80070ec:	e00b      	b.n	8007106 <HAL_TIM_IC_Start_IT+0x192>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 80070ee:	687b      	ldr	r3, [r7, #4]
 80070f0:	681b      	ldr	r3, [r3, #0]
 80070f2:	68da      	ldr	r2, [r3, #12]
 80070f4:	687b      	ldr	r3, [r7, #4]
 80070f6:	681b      	ldr	r3, [r3, #0]
 80070f8:	f042 0210 	orr.w	r2, r2, #16
 80070fc:	60da      	str	r2, [r3, #12]
      break;
 80070fe:	e002      	b.n	8007106 <HAL_TIM_IC_Start_IT+0x192>
    }

    default:
      status = HAL_ERROR;
 8007100:	2301      	movs	r3, #1
 8007102:	73fb      	strb	r3, [r7, #15]
      break;
 8007104:	bf00      	nop
  }

  if (status == HAL_OK)
 8007106:	7bfb      	ldrb	r3, [r7, #15]
 8007108:	2b00      	cmp	r3, #0
 800710a:	d148      	bne.n	800719e <HAL_TIM_IC_Start_IT+0x22a>
  {
    /* Enable the Input Capture channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800710c:	687b      	ldr	r3, [r7, #4]
 800710e:	681b      	ldr	r3, [r3, #0]
 8007110:	2201      	movs	r2, #1
 8007112:	6839      	ldr	r1, [r7, #0]
 8007114:	4618      	mov	r0, r3
 8007116:	f000 fe42 	bl	8007d9e <TIM_CCxChannelCmd>

    /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800711a:	687b      	ldr	r3, [r7, #4]
 800711c:	681b      	ldr	r3, [r3, #0]
 800711e:	4a22      	ldr	r2, [pc, #136]	@ (80071a8 <HAL_TIM_IC_Start_IT+0x234>)
 8007120:	4293      	cmp	r3, r2
 8007122:	d022      	beq.n	800716a <HAL_TIM_IC_Start_IT+0x1f6>
 8007124:	687b      	ldr	r3, [r7, #4]
 8007126:	681b      	ldr	r3, [r3, #0]
 8007128:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800712c:	d01d      	beq.n	800716a <HAL_TIM_IC_Start_IT+0x1f6>
 800712e:	687b      	ldr	r3, [r7, #4]
 8007130:	681b      	ldr	r3, [r3, #0]
 8007132:	4a1e      	ldr	r2, [pc, #120]	@ (80071ac <HAL_TIM_IC_Start_IT+0x238>)
 8007134:	4293      	cmp	r3, r2
 8007136:	d018      	beq.n	800716a <HAL_TIM_IC_Start_IT+0x1f6>
 8007138:	687b      	ldr	r3, [r7, #4]
 800713a:	681b      	ldr	r3, [r3, #0]
 800713c:	4a1c      	ldr	r2, [pc, #112]	@ (80071b0 <HAL_TIM_IC_Start_IT+0x23c>)
 800713e:	4293      	cmp	r3, r2
 8007140:	d013      	beq.n	800716a <HAL_TIM_IC_Start_IT+0x1f6>
 8007142:	687b      	ldr	r3, [r7, #4]
 8007144:	681b      	ldr	r3, [r3, #0]
 8007146:	4a1b      	ldr	r2, [pc, #108]	@ (80071b4 <HAL_TIM_IC_Start_IT+0x240>)
 8007148:	4293      	cmp	r3, r2
 800714a:	d00e      	beq.n	800716a <HAL_TIM_IC_Start_IT+0x1f6>
 800714c:	687b      	ldr	r3, [r7, #4]
 800714e:	681b      	ldr	r3, [r3, #0]
 8007150:	4a19      	ldr	r2, [pc, #100]	@ (80071b8 <HAL_TIM_IC_Start_IT+0x244>)
 8007152:	4293      	cmp	r3, r2
 8007154:	d009      	beq.n	800716a <HAL_TIM_IC_Start_IT+0x1f6>
 8007156:	687b      	ldr	r3, [r7, #4]
 8007158:	681b      	ldr	r3, [r3, #0]
 800715a:	4a18      	ldr	r2, [pc, #96]	@ (80071bc <HAL_TIM_IC_Start_IT+0x248>)
 800715c:	4293      	cmp	r3, r2
 800715e:	d004      	beq.n	800716a <HAL_TIM_IC_Start_IT+0x1f6>
 8007160:	687b      	ldr	r3, [r7, #4]
 8007162:	681b      	ldr	r3, [r3, #0]
 8007164:	4a16      	ldr	r2, [pc, #88]	@ (80071c0 <HAL_TIM_IC_Start_IT+0x24c>)
 8007166:	4293      	cmp	r3, r2
 8007168:	d111      	bne.n	800718e <HAL_TIM_IC_Start_IT+0x21a>
    {
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800716a:	687b      	ldr	r3, [r7, #4]
 800716c:	681b      	ldr	r3, [r3, #0]
 800716e:	689b      	ldr	r3, [r3, #8]
 8007170:	f003 0307 	and.w	r3, r3, #7
 8007174:	60bb      	str	r3, [r7, #8]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007176:	68bb      	ldr	r3, [r7, #8]
 8007178:	2b06      	cmp	r3, #6
 800717a:	d010      	beq.n	800719e <HAL_TIM_IC_Start_IT+0x22a>
      {
        __HAL_TIM_ENABLE(htim);
 800717c:	687b      	ldr	r3, [r7, #4]
 800717e:	681b      	ldr	r3, [r3, #0]
 8007180:	681a      	ldr	r2, [r3, #0]
 8007182:	687b      	ldr	r3, [r7, #4]
 8007184:	681b      	ldr	r3, [r3, #0]
 8007186:	f042 0201 	orr.w	r2, r2, #1
 800718a:	601a      	str	r2, [r3, #0]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800718c:	e007      	b.n	800719e <HAL_TIM_IC_Start_IT+0x22a>
      }
    }
    else
    {
      __HAL_TIM_ENABLE(htim);
 800718e:	687b      	ldr	r3, [r7, #4]
 8007190:	681b      	ldr	r3, [r3, #0]
 8007192:	681a      	ldr	r2, [r3, #0]
 8007194:	687b      	ldr	r3, [r7, #4]
 8007196:	681b      	ldr	r3, [r3, #0]
 8007198:	f042 0201 	orr.w	r2, r2, #1
 800719c:	601a      	str	r2, [r3, #0]
    }
  }

  /* Return function status */
  return status;
 800719e:	7bfb      	ldrb	r3, [r7, #15]
}
 80071a0:	4618      	mov	r0, r3
 80071a2:	3710      	adds	r7, #16
 80071a4:	46bd      	mov	sp, r7
 80071a6:	bd80      	pop	{r7, pc}
 80071a8:	40010000 	.word	0x40010000
 80071ac:	40000400 	.word	0x40000400
 80071b0:	40000800 	.word	0x40000800
 80071b4:	40000c00 	.word	0x40000c00
 80071b8:	40010400 	.word	0x40010400
 80071bc:	40014000 	.word	0x40014000
 80071c0:	40001800 	.word	0x40001800

080071c4 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80071c4:	b580      	push	{r7, lr}
 80071c6:	b084      	sub	sp, #16
 80071c8:	af00      	add	r7, sp, #0
 80071ca:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 80071cc:	687b      	ldr	r3, [r7, #4]
 80071ce:	681b      	ldr	r3, [r3, #0]
 80071d0:	68db      	ldr	r3, [r3, #12]
 80071d2:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 80071d4:	687b      	ldr	r3, [r7, #4]
 80071d6:	681b      	ldr	r3, [r3, #0]
 80071d8:	691b      	ldr	r3, [r3, #16]
 80071da:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 80071dc:	68bb      	ldr	r3, [r7, #8]
 80071de:	f003 0302 	and.w	r3, r3, #2
 80071e2:	2b00      	cmp	r3, #0
 80071e4:	d020      	beq.n	8007228 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 80071e6:	68fb      	ldr	r3, [r7, #12]
 80071e8:	f003 0302 	and.w	r3, r3, #2
 80071ec:	2b00      	cmp	r3, #0
 80071ee:	d01b      	beq.n	8007228 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 80071f0:	687b      	ldr	r3, [r7, #4]
 80071f2:	681b      	ldr	r3, [r3, #0]
 80071f4:	f06f 0202 	mvn.w	r2, #2
 80071f8:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80071fa:	687b      	ldr	r3, [r7, #4]
 80071fc:	2201      	movs	r2, #1
 80071fe:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8007200:	687b      	ldr	r3, [r7, #4]
 8007202:	681b      	ldr	r3, [r3, #0]
 8007204:	699b      	ldr	r3, [r3, #24]
 8007206:	f003 0303 	and.w	r3, r3, #3
 800720a:	2b00      	cmp	r3, #0
 800720c:	d003      	beq.n	8007216 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800720e:	6878      	ldr	r0, [r7, #4]
 8007210:	f7fa f95a 	bl	80014c8 <HAL_TIM_IC_CaptureCallback>
 8007214:	e005      	b.n	8007222 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8007216:	6878      	ldr	r0, [r7, #4]
 8007218:	f000 faae 	bl	8007778 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800721c:	6878      	ldr	r0, [r7, #4]
 800721e:	f000 fab4 	bl	800778a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007222:	687b      	ldr	r3, [r7, #4]
 8007224:	2200      	movs	r2, #0
 8007226:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8007228:	68bb      	ldr	r3, [r7, #8]
 800722a:	f003 0304 	and.w	r3, r3, #4
 800722e:	2b00      	cmp	r3, #0
 8007230:	d020      	beq.n	8007274 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8007232:	68fb      	ldr	r3, [r7, #12]
 8007234:	f003 0304 	and.w	r3, r3, #4
 8007238:	2b00      	cmp	r3, #0
 800723a:	d01b      	beq.n	8007274 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 800723c:	687b      	ldr	r3, [r7, #4]
 800723e:	681b      	ldr	r3, [r3, #0]
 8007240:	f06f 0204 	mvn.w	r2, #4
 8007244:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8007246:	687b      	ldr	r3, [r7, #4]
 8007248:	2202      	movs	r2, #2
 800724a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800724c:	687b      	ldr	r3, [r7, #4]
 800724e:	681b      	ldr	r3, [r3, #0]
 8007250:	699b      	ldr	r3, [r3, #24]
 8007252:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8007256:	2b00      	cmp	r3, #0
 8007258:	d003      	beq.n	8007262 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800725a:	6878      	ldr	r0, [r7, #4]
 800725c:	f7fa f934 	bl	80014c8 <HAL_TIM_IC_CaptureCallback>
 8007260:	e005      	b.n	800726e <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8007262:	6878      	ldr	r0, [r7, #4]
 8007264:	f000 fa88 	bl	8007778 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007268:	6878      	ldr	r0, [r7, #4]
 800726a:	f000 fa8e 	bl	800778a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800726e:	687b      	ldr	r3, [r7, #4]
 8007270:	2200      	movs	r2, #0
 8007272:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8007274:	68bb      	ldr	r3, [r7, #8]
 8007276:	f003 0308 	and.w	r3, r3, #8
 800727a:	2b00      	cmp	r3, #0
 800727c:	d020      	beq.n	80072c0 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800727e:	68fb      	ldr	r3, [r7, #12]
 8007280:	f003 0308 	and.w	r3, r3, #8
 8007284:	2b00      	cmp	r3, #0
 8007286:	d01b      	beq.n	80072c0 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8007288:	687b      	ldr	r3, [r7, #4]
 800728a:	681b      	ldr	r3, [r3, #0]
 800728c:	f06f 0208 	mvn.w	r2, #8
 8007290:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8007292:	687b      	ldr	r3, [r7, #4]
 8007294:	2204      	movs	r2, #4
 8007296:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8007298:	687b      	ldr	r3, [r7, #4]
 800729a:	681b      	ldr	r3, [r3, #0]
 800729c:	69db      	ldr	r3, [r3, #28]
 800729e:	f003 0303 	and.w	r3, r3, #3
 80072a2:	2b00      	cmp	r3, #0
 80072a4:	d003      	beq.n	80072ae <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80072a6:	6878      	ldr	r0, [r7, #4]
 80072a8:	f7fa f90e 	bl	80014c8 <HAL_TIM_IC_CaptureCallback>
 80072ac:	e005      	b.n	80072ba <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80072ae:	6878      	ldr	r0, [r7, #4]
 80072b0:	f000 fa62 	bl	8007778 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80072b4:	6878      	ldr	r0, [r7, #4]
 80072b6:	f000 fa68 	bl	800778a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80072ba:	687b      	ldr	r3, [r7, #4]
 80072bc:	2200      	movs	r2, #0
 80072be:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 80072c0:	68bb      	ldr	r3, [r7, #8]
 80072c2:	f003 0310 	and.w	r3, r3, #16
 80072c6:	2b00      	cmp	r3, #0
 80072c8:	d020      	beq.n	800730c <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 80072ca:	68fb      	ldr	r3, [r7, #12]
 80072cc:	f003 0310 	and.w	r3, r3, #16
 80072d0:	2b00      	cmp	r3, #0
 80072d2:	d01b      	beq.n	800730c <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 80072d4:	687b      	ldr	r3, [r7, #4]
 80072d6:	681b      	ldr	r3, [r3, #0]
 80072d8:	f06f 0210 	mvn.w	r2, #16
 80072dc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80072de:	687b      	ldr	r3, [r7, #4]
 80072e0:	2208      	movs	r2, #8
 80072e2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80072e4:	687b      	ldr	r3, [r7, #4]
 80072e6:	681b      	ldr	r3, [r3, #0]
 80072e8:	69db      	ldr	r3, [r3, #28]
 80072ea:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80072ee:	2b00      	cmp	r3, #0
 80072f0:	d003      	beq.n	80072fa <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80072f2:	6878      	ldr	r0, [r7, #4]
 80072f4:	f7fa f8e8 	bl	80014c8 <HAL_TIM_IC_CaptureCallback>
 80072f8:	e005      	b.n	8007306 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80072fa:	6878      	ldr	r0, [r7, #4]
 80072fc:	f000 fa3c 	bl	8007778 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007300:	6878      	ldr	r0, [r7, #4]
 8007302:	f000 fa42 	bl	800778a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007306:	687b      	ldr	r3, [r7, #4]
 8007308:	2200      	movs	r2, #0
 800730a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 800730c:	68bb      	ldr	r3, [r7, #8]
 800730e:	f003 0301 	and.w	r3, r3, #1
 8007312:	2b00      	cmp	r3, #0
 8007314:	d00c      	beq.n	8007330 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8007316:	68fb      	ldr	r3, [r7, #12]
 8007318:	f003 0301 	and.w	r3, r3, #1
 800731c:	2b00      	cmp	r3, #0
 800731e:	d007      	beq.n	8007330 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8007320:	687b      	ldr	r3, [r7, #4]
 8007322:	681b      	ldr	r3, [r3, #0]
 8007324:	f06f 0201 	mvn.w	r2, #1
 8007328:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800732a:	6878      	ldr	r0, [r7, #4]
 800732c:	f7fa f892 	bl	8001454 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8007330:	68bb      	ldr	r3, [r7, #8]
 8007332:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007336:	2b00      	cmp	r3, #0
 8007338:	d00c      	beq.n	8007354 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800733a:	68fb      	ldr	r3, [r7, #12]
 800733c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007340:	2b00      	cmp	r3, #0
 8007342:	d007      	beq.n	8007354 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8007344:	687b      	ldr	r3, [r7, #4]
 8007346:	681b      	ldr	r3, [r3, #0]
 8007348:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 800734c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800734e:	6878      	ldr	r0, [r7, #4]
 8007350:	f000 fdcd 	bl	8007eee <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8007354:	68bb      	ldr	r3, [r7, #8]
 8007356:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800735a:	2b00      	cmp	r3, #0
 800735c:	d00c      	beq.n	8007378 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 800735e:	68fb      	ldr	r3, [r7, #12]
 8007360:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007364:	2b00      	cmp	r3, #0
 8007366:	d007      	beq.n	8007378 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8007368:	687b      	ldr	r3, [r7, #4]
 800736a:	681b      	ldr	r3, [r3, #0]
 800736c:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8007370:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8007372:	6878      	ldr	r0, [r7, #4]
 8007374:	f000 fa12 	bl	800779c <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8007378:	68bb      	ldr	r3, [r7, #8]
 800737a:	f003 0320 	and.w	r3, r3, #32
 800737e:	2b00      	cmp	r3, #0
 8007380:	d00c      	beq.n	800739c <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8007382:	68fb      	ldr	r3, [r7, #12]
 8007384:	f003 0320 	and.w	r3, r3, #32
 8007388:	2b00      	cmp	r3, #0
 800738a:	d007      	beq.n	800739c <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 800738c:	687b      	ldr	r3, [r7, #4]
 800738e:	681b      	ldr	r3, [r3, #0]
 8007390:	f06f 0220 	mvn.w	r2, #32
 8007394:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8007396:	6878      	ldr	r0, [r7, #4]
 8007398:	f000 fda0 	bl	8007edc <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800739c:	bf00      	nop
 800739e:	3710      	adds	r7, #16
 80073a0:	46bd      	mov	sp, r7
 80073a2:	bd80      	pop	{r7, pc}

080073a4 <HAL_TIM_IC_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, const TIM_IC_InitTypeDef *sConfig, uint32_t Channel)
{
 80073a4:	b580      	push	{r7, lr}
 80073a6:	b086      	sub	sp, #24
 80073a8:	af00      	add	r7, sp, #0
 80073aa:	60f8      	str	r0, [r7, #12]
 80073ac:	60b9      	str	r1, [r7, #8]
 80073ae:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80073b0:	2300      	movs	r3, #0
 80073b2:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));

  /* Process Locked */
  __HAL_LOCK(htim);
 80073b4:	68fb      	ldr	r3, [r7, #12]
 80073b6:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80073ba:	2b01      	cmp	r3, #1
 80073bc:	d101      	bne.n	80073c2 <HAL_TIM_IC_ConfigChannel+0x1e>
 80073be:	2302      	movs	r3, #2
 80073c0:	e088      	b.n	80074d4 <HAL_TIM_IC_ConfigChannel+0x130>
 80073c2:	68fb      	ldr	r3, [r7, #12]
 80073c4:	2201      	movs	r2, #1
 80073c6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  if (Channel == TIM_CHANNEL_1)
 80073ca:	687b      	ldr	r3, [r7, #4]
 80073cc:	2b00      	cmp	r3, #0
 80073ce:	d11b      	bne.n	8007408 <HAL_TIM_IC_ConfigChannel+0x64>
  {
    /* TI1 Configuration */
    TIM_TI1_SetConfig(htim->Instance,
 80073d0:	68fb      	ldr	r3, [r7, #12]
 80073d2:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 80073d4:	68bb      	ldr	r3, [r7, #8]
 80073d6:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 80073d8:	68bb      	ldr	r3, [r7, #8]
 80073da:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 80073dc:	68bb      	ldr	r3, [r7, #8]
 80073de:	68db      	ldr	r3, [r3, #12]
    TIM_TI1_SetConfig(htim->Instance,
 80073e0:	f000 fb22 	bl	8007a28 <TIM_TI1_SetConfig>

    /* Reset the IC1PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 80073e4:	68fb      	ldr	r3, [r7, #12]
 80073e6:	681b      	ldr	r3, [r3, #0]
 80073e8:	699a      	ldr	r2, [r3, #24]
 80073ea:	68fb      	ldr	r3, [r7, #12]
 80073ec:	681b      	ldr	r3, [r3, #0]
 80073ee:	f022 020c 	bic.w	r2, r2, #12
 80073f2:	619a      	str	r2, [r3, #24]

    /* Set the IC1PSC value */
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 80073f4:	68fb      	ldr	r3, [r7, #12]
 80073f6:	681b      	ldr	r3, [r3, #0]
 80073f8:	6999      	ldr	r1, [r3, #24]
 80073fa:	68bb      	ldr	r3, [r7, #8]
 80073fc:	689a      	ldr	r2, [r3, #8]
 80073fe:	68fb      	ldr	r3, [r7, #12]
 8007400:	681b      	ldr	r3, [r3, #0]
 8007402:	430a      	orrs	r2, r1
 8007404:	619a      	str	r2, [r3, #24]
 8007406:	e060      	b.n	80074ca <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_2)
 8007408:	687b      	ldr	r3, [r7, #4]
 800740a:	2b04      	cmp	r3, #4
 800740c:	d11c      	bne.n	8007448 <HAL_TIM_IC_ConfigChannel+0xa4>
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

    TIM_TI2_SetConfig(htim->Instance,
 800740e:	68fb      	ldr	r3, [r7, #12]
 8007410:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 8007412:	68bb      	ldr	r3, [r7, #8]
 8007414:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 8007416:	68bb      	ldr	r3, [r7, #8]
 8007418:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 800741a:	68bb      	ldr	r3, [r7, #8]
 800741c:	68db      	ldr	r3, [r3, #12]
    TIM_TI2_SetConfig(htim->Instance,
 800741e:	f000 fba3 	bl	8007b68 <TIM_TI2_SetConfig>

    /* Reset the IC2PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 8007422:	68fb      	ldr	r3, [r7, #12]
 8007424:	681b      	ldr	r3, [r3, #0]
 8007426:	699a      	ldr	r2, [r3, #24]
 8007428:	68fb      	ldr	r3, [r7, #12]
 800742a:	681b      	ldr	r3, [r3, #0]
 800742c:	f422 6240 	bic.w	r2, r2, #3072	@ 0xc00
 8007430:	619a      	str	r2, [r3, #24]

    /* Set the IC2PSC value */
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 8007432:	68fb      	ldr	r3, [r7, #12]
 8007434:	681b      	ldr	r3, [r3, #0]
 8007436:	6999      	ldr	r1, [r3, #24]
 8007438:	68bb      	ldr	r3, [r7, #8]
 800743a:	689b      	ldr	r3, [r3, #8]
 800743c:	021a      	lsls	r2, r3, #8
 800743e:	68fb      	ldr	r3, [r7, #12]
 8007440:	681b      	ldr	r3, [r3, #0]
 8007442:	430a      	orrs	r2, r1
 8007444:	619a      	str	r2, [r3, #24]
 8007446:	e040      	b.n	80074ca <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_3)
 8007448:	687b      	ldr	r3, [r7, #4]
 800744a:	2b08      	cmp	r3, #8
 800744c:	d11b      	bne.n	8007486 <HAL_TIM_IC_ConfigChannel+0xe2>
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

    TIM_TI3_SetConfig(htim->Instance,
 800744e:	68fb      	ldr	r3, [r7, #12]
 8007450:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 8007452:	68bb      	ldr	r3, [r7, #8]
 8007454:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 8007456:	68bb      	ldr	r3, [r7, #8]
 8007458:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 800745a:	68bb      	ldr	r3, [r7, #8]
 800745c:	68db      	ldr	r3, [r3, #12]
    TIM_TI3_SetConfig(htim->Instance,
 800745e:	f000 fbee 	bl	8007c3e <TIM_TI3_SetConfig>

    /* Reset the IC3PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 8007462:	68fb      	ldr	r3, [r7, #12]
 8007464:	681b      	ldr	r3, [r3, #0]
 8007466:	69da      	ldr	r2, [r3, #28]
 8007468:	68fb      	ldr	r3, [r7, #12]
 800746a:	681b      	ldr	r3, [r3, #0]
 800746c:	f022 020c 	bic.w	r2, r2, #12
 8007470:	61da      	str	r2, [r3, #28]

    /* Set the IC3PSC value */
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 8007472:	68fb      	ldr	r3, [r7, #12]
 8007474:	681b      	ldr	r3, [r3, #0]
 8007476:	69d9      	ldr	r1, [r3, #28]
 8007478:	68bb      	ldr	r3, [r7, #8]
 800747a:	689a      	ldr	r2, [r3, #8]
 800747c:	68fb      	ldr	r3, [r7, #12]
 800747e:	681b      	ldr	r3, [r3, #0]
 8007480:	430a      	orrs	r2, r1
 8007482:	61da      	str	r2, [r3, #28]
 8007484:	e021      	b.n	80074ca <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_4)
 8007486:	687b      	ldr	r3, [r7, #4]
 8007488:	2b0c      	cmp	r3, #12
 800748a:	d11c      	bne.n	80074c6 <HAL_TIM_IC_ConfigChannel+0x122>
  {
    /* TI4 Configuration */
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

    TIM_TI4_SetConfig(htim->Instance,
 800748c:	68fb      	ldr	r3, [r7, #12]
 800748e:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 8007490:	68bb      	ldr	r3, [r7, #8]
 8007492:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 8007494:	68bb      	ldr	r3, [r7, #8]
 8007496:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 8007498:	68bb      	ldr	r3, [r7, #8]
 800749a:	68db      	ldr	r3, [r3, #12]
    TIM_TI4_SetConfig(htim->Instance,
 800749c:	f000 fc0a 	bl	8007cb4 <TIM_TI4_SetConfig>

    /* Reset the IC4PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 80074a0:	68fb      	ldr	r3, [r7, #12]
 80074a2:	681b      	ldr	r3, [r3, #0]
 80074a4:	69da      	ldr	r2, [r3, #28]
 80074a6:	68fb      	ldr	r3, [r7, #12]
 80074a8:	681b      	ldr	r3, [r3, #0]
 80074aa:	f422 6240 	bic.w	r2, r2, #3072	@ 0xc00
 80074ae:	61da      	str	r2, [r3, #28]

    /* Set the IC4PSC value */
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 80074b0:	68fb      	ldr	r3, [r7, #12]
 80074b2:	681b      	ldr	r3, [r3, #0]
 80074b4:	69d9      	ldr	r1, [r3, #28]
 80074b6:	68bb      	ldr	r3, [r7, #8]
 80074b8:	689b      	ldr	r3, [r3, #8]
 80074ba:	021a      	lsls	r2, r3, #8
 80074bc:	68fb      	ldr	r3, [r7, #12]
 80074be:	681b      	ldr	r3, [r3, #0]
 80074c0:	430a      	orrs	r2, r1
 80074c2:	61da      	str	r2, [r3, #28]
 80074c4:	e001      	b.n	80074ca <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else
  {
    status = HAL_ERROR;
 80074c6:	2301      	movs	r3, #1
 80074c8:	75fb      	strb	r3, [r7, #23]
  }

  __HAL_UNLOCK(htim);
 80074ca:	68fb      	ldr	r3, [r7, #12]
 80074cc:	2200      	movs	r2, #0
 80074ce:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80074d2:	7dfb      	ldrb	r3, [r7, #23]
}
 80074d4:	4618      	mov	r0, r3
 80074d6:	3718      	adds	r7, #24
 80074d8:	46bd      	mov	sp, r7
 80074da:	bd80      	pop	{r7, pc}

080074dc <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80074dc:	b580      	push	{r7, lr}
 80074de:	b084      	sub	sp, #16
 80074e0:	af00      	add	r7, sp, #0
 80074e2:	6078      	str	r0, [r7, #4]
 80074e4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80074e6:	2300      	movs	r3, #0
 80074e8:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80074ea:	687b      	ldr	r3, [r7, #4]
 80074ec:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80074f0:	2b01      	cmp	r3, #1
 80074f2:	d101      	bne.n	80074f8 <HAL_TIM_ConfigClockSource+0x1c>
 80074f4:	2302      	movs	r3, #2
 80074f6:	e0b4      	b.n	8007662 <HAL_TIM_ConfigClockSource+0x186>
 80074f8:	687b      	ldr	r3, [r7, #4]
 80074fa:	2201      	movs	r2, #1
 80074fc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8007500:	687b      	ldr	r3, [r7, #4]
 8007502:	2202      	movs	r2, #2
 8007504:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8007508:	687b      	ldr	r3, [r7, #4]
 800750a:	681b      	ldr	r3, [r3, #0]
 800750c:	689b      	ldr	r3, [r3, #8]
 800750e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8007510:	68bb      	ldr	r3, [r7, #8]
 8007512:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8007516:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8007518:	68bb      	ldr	r3, [r7, #8]
 800751a:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800751e:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8007520:	687b      	ldr	r3, [r7, #4]
 8007522:	681b      	ldr	r3, [r3, #0]
 8007524:	68ba      	ldr	r2, [r7, #8]
 8007526:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8007528:	683b      	ldr	r3, [r7, #0]
 800752a:	681b      	ldr	r3, [r3, #0]
 800752c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8007530:	d03e      	beq.n	80075b0 <HAL_TIM_ConfigClockSource+0xd4>
 8007532:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8007536:	f200 8087 	bhi.w	8007648 <HAL_TIM_ConfigClockSource+0x16c>
 800753a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800753e:	f000 8086 	beq.w	800764e <HAL_TIM_ConfigClockSource+0x172>
 8007542:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007546:	d87f      	bhi.n	8007648 <HAL_TIM_ConfigClockSource+0x16c>
 8007548:	2b70      	cmp	r3, #112	@ 0x70
 800754a:	d01a      	beq.n	8007582 <HAL_TIM_ConfigClockSource+0xa6>
 800754c:	2b70      	cmp	r3, #112	@ 0x70
 800754e:	d87b      	bhi.n	8007648 <HAL_TIM_ConfigClockSource+0x16c>
 8007550:	2b60      	cmp	r3, #96	@ 0x60
 8007552:	d050      	beq.n	80075f6 <HAL_TIM_ConfigClockSource+0x11a>
 8007554:	2b60      	cmp	r3, #96	@ 0x60
 8007556:	d877      	bhi.n	8007648 <HAL_TIM_ConfigClockSource+0x16c>
 8007558:	2b50      	cmp	r3, #80	@ 0x50
 800755a:	d03c      	beq.n	80075d6 <HAL_TIM_ConfigClockSource+0xfa>
 800755c:	2b50      	cmp	r3, #80	@ 0x50
 800755e:	d873      	bhi.n	8007648 <HAL_TIM_ConfigClockSource+0x16c>
 8007560:	2b40      	cmp	r3, #64	@ 0x40
 8007562:	d058      	beq.n	8007616 <HAL_TIM_ConfigClockSource+0x13a>
 8007564:	2b40      	cmp	r3, #64	@ 0x40
 8007566:	d86f      	bhi.n	8007648 <HAL_TIM_ConfigClockSource+0x16c>
 8007568:	2b30      	cmp	r3, #48	@ 0x30
 800756a:	d064      	beq.n	8007636 <HAL_TIM_ConfigClockSource+0x15a>
 800756c:	2b30      	cmp	r3, #48	@ 0x30
 800756e:	d86b      	bhi.n	8007648 <HAL_TIM_ConfigClockSource+0x16c>
 8007570:	2b20      	cmp	r3, #32
 8007572:	d060      	beq.n	8007636 <HAL_TIM_ConfigClockSource+0x15a>
 8007574:	2b20      	cmp	r3, #32
 8007576:	d867      	bhi.n	8007648 <HAL_TIM_ConfigClockSource+0x16c>
 8007578:	2b00      	cmp	r3, #0
 800757a:	d05c      	beq.n	8007636 <HAL_TIM_ConfigClockSource+0x15a>
 800757c:	2b10      	cmp	r3, #16
 800757e:	d05a      	beq.n	8007636 <HAL_TIM_ConfigClockSource+0x15a>
 8007580:	e062      	b.n	8007648 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8007582:	687b      	ldr	r3, [r7, #4]
 8007584:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8007586:	683b      	ldr	r3, [r7, #0]
 8007588:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800758a:	683b      	ldr	r3, [r7, #0]
 800758c:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800758e:	683b      	ldr	r3, [r7, #0]
 8007590:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8007592:	f000 fbe5 	bl	8007d60 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8007596:	687b      	ldr	r3, [r7, #4]
 8007598:	681b      	ldr	r3, [r3, #0]
 800759a:	689b      	ldr	r3, [r3, #8]
 800759c:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800759e:	68bb      	ldr	r3, [r7, #8]
 80075a0:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 80075a4:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80075a6:	687b      	ldr	r3, [r7, #4]
 80075a8:	681b      	ldr	r3, [r3, #0]
 80075aa:	68ba      	ldr	r2, [r7, #8]
 80075ac:	609a      	str	r2, [r3, #8]
      break;
 80075ae:	e04f      	b.n	8007650 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80075b0:	687b      	ldr	r3, [r7, #4]
 80075b2:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80075b4:	683b      	ldr	r3, [r7, #0]
 80075b6:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80075b8:	683b      	ldr	r3, [r7, #0]
 80075ba:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80075bc:	683b      	ldr	r3, [r7, #0]
 80075be:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80075c0:	f000 fbce 	bl	8007d60 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80075c4:	687b      	ldr	r3, [r7, #4]
 80075c6:	681b      	ldr	r3, [r3, #0]
 80075c8:	689a      	ldr	r2, [r3, #8]
 80075ca:	687b      	ldr	r3, [r7, #4]
 80075cc:	681b      	ldr	r3, [r3, #0]
 80075ce:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80075d2:	609a      	str	r2, [r3, #8]
      break;
 80075d4:	e03c      	b.n	8007650 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80075d6:	687b      	ldr	r3, [r7, #4]
 80075d8:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80075da:	683b      	ldr	r3, [r7, #0]
 80075dc:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80075de:	683b      	ldr	r3, [r7, #0]
 80075e0:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80075e2:	461a      	mov	r2, r3
 80075e4:	f000 fa92 	bl	8007b0c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80075e8:	687b      	ldr	r3, [r7, #4]
 80075ea:	681b      	ldr	r3, [r3, #0]
 80075ec:	2150      	movs	r1, #80	@ 0x50
 80075ee:	4618      	mov	r0, r3
 80075f0:	f000 fb9c 	bl	8007d2c <TIM_ITRx_SetConfig>
      break;
 80075f4:	e02c      	b.n	8007650 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80075f6:	687b      	ldr	r3, [r7, #4]
 80075f8:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80075fa:	683b      	ldr	r3, [r7, #0]
 80075fc:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80075fe:	683b      	ldr	r3, [r7, #0]
 8007600:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8007602:	461a      	mov	r2, r3
 8007604:	f000 faec 	bl	8007be0 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8007608:	687b      	ldr	r3, [r7, #4]
 800760a:	681b      	ldr	r3, [r3, #0]
 800760c:	2160      	movs	r1, #96	@ 0x60
 800760e:	4618      	mov	r0, r3
 8007610:	f000 fb8c 	bl	8007d2c <TIM_ITRx_SetConfig>
      break;
 8007614:	e01c      	b.n	8007650 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8007616:	687b      	ldr	r3, [r7, #4]
 8007618:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800761a:	683b      	ldr	r3, [r7, #0]
 800761c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800761e:	683b      	ldr	r3, [r7, #0]
 8007620:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8007622:	461a      	mov	r2, r3
 8007624:	f000 fa72 	bl	8007b0c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8007628:	687b      	ldr	r3, [r7, #4]
 800762a:	681b      	ldr	r3, [r3, #0]
 800762c:	2140      	movs	r1, #64	@ 0x40
 800762e:	4618      	mov	r0, r3
 8007630:	f000 fb7c 	bl	8007d2c <TIM_ITRx_SetConfig>
      break;
 8007634:	e00c      	b.n	8007650 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8007636:	687b      	ldr	r3, [r7, #4]
 8007638:	681a      	ldr	r2, [r3, #0]
 800763a:	683b      	ldr	r3, [r7, #0]
 800763c:	681b      	ldr	r3, [r3, #0]
 800763e:	4619      	mov	r1, r3
 8007640:	4610      	mov	r0, r2
 8007642:	f000 fb73 	bl	8007d2c <TIM_ITRx_SetConfig>
      break;
 8007646:	e003      	b.n	8007650 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8007648:	2301      	movs	r3, #1
 800764a:	73fb      	strb	r3, [r7, #15]
      break;
 800764c:	e000      	b.n	8007650 <HAL_TIM_ConfigClockSource+0x174>
      break;
 800764e:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8007650:	687b      	ldr	r3, [r7, #4]
 8007652:	2201      	movs	r2, #1
 8007654:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8007658:	687b      	ldr	r3, [r7, #4]
 800765a:	2200      	movs	r2, #0
 800765c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8007660:	7bfb      	ldrb	r3, [r7, #15]
}
 8007662:	4618      	mov	r0, r3
 8007664:	3710      	adds	r7, #16
 8007666:	46bd      	mov	sp, r7
 8007668:	bd80      	pop	{r7, pc}

0800766a <HAL_TIM_SlaveConfigSynchro>:
  *         timer input or external trigger input) and the Slave mode
  *         (Disable, Reset, Gated, Trigger, External clock mode 1).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_SlaveConfigSynchro(TIM_HandleTypeDef *htim, const TIM_SlaveConfigTypeDef *sSlaveConfig)
{
 800766a:	b580      	push	{r7, lr}
 800766c:	b082      	sub	sp, #8
 800766e:	af00      	add	r7, sp, #0
 8007670:	6078      	str	r0, [r7, #4]
 8007672:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_SLAVE_INSTANCE(htim->Instance));
  assert_param(IS_TIM_SLAVE_MODE(sSlaveConfig->SlaveMode));
  assert_param(IS_TIM_TRIGGER_SELECTION(sSlaveConfig->InputTrigger));

  __HAL_LOCK(htim);
 8007674:	687b      	ldr	r3, [r7, #4]
 8007676:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800767a:	2b01      	cmp	r3, #1
 800767c:	d101      	bne.n	8007682 <HAL_TIM_SlaveConfigSynchro+0x18>
 800767e:	2302      	movs	r3, #2
 8007680:	e031      	b.n	80076e6 <HAL_TIM_SlaveConfigSynchro+0x7c>
 8007682:	687b      	ldr	r3, [r7, #4]
 8007684:	2201      	movs	r2, #1
 8007686:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800768a:	687b      	ldr	r3, [r7, #4]
 800768c:	2202      	movs	r2, #2
 800768e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  if (TIM_SlaveTimer_SetConfig(htim, sSlaveConfig) != HAL_OK)
 8007692:	6839      	ldr	r1, [r7, #0]
 8007694:	6878      	ldr	r0, [r7, #4]
 8007696:	f000 f935 	bl	8007904 <TIM_SlaveTimer_SetConfig>
 800769a:	4603      	mov	r3, r0
 800769c:	2b00      	cmp	r3, #0
 800769e:	d009      	beq.n	80076b4 <HAL_TIM_SlaveConfigSynchro+0x4a>
  {
    htim->State = HAL_TIM_STATE_READY;
 80076a0:	687b      	ldr	r3, [r7, #4]
 80076a2:	2201      	movs	r2, #1
 80076a4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    __HAL_UNLOCK(htim);
 80076a8:	687b      	ldr	r3, [r7, #4]
 80076aa:	2200      	movs	r2, #0
 80076ac:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    return HAL_ERROR;
 80076b0:	2301      	movs	r3, #1
 80076b2:	e018      	b.n	80076e6 <HAL_TIM_SlaveConfigSynchro+0x7c>
  }

  /* Disable Trigger Interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_TRIGGER);
 80076b4:	687b      	ldr	r3, [r7, #4]
 80076b6:	681b      	ldr	r3, [r3, #0]
 80076b8:	68da      	ldr	r2, [r3, #12]
 80076ba:	687b      	ldr	r3, [r7, #4]
 80076bc:	681b      	ldr	r3, [r3, #0]
 80076be:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80076c2:	60da      	str	r2, [r3, #12]

  /* Disable Trigger DMA request */
  __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_TRIGGER);
 80076c4:	687b      	ldr	r3, [r7, #4]
 80076c6:	681b      	ldr	r3, [r3, #0]
 80076c8:	68da      	ldr	r2, [r3, #12]
 80076ca:	687b      	ldr	r3, [r7, #4]
 80076cc:	681b      	ldr	r3, [r3, #0]
 80076ce:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 80076d2:	60da      	str	r2, [r3, #12]

  htim->State = HAL_TIM_STATE_READY;
 80076d4:	687b      	ldr	r3, [r7, #4]
 80076d6:	2201      	movs	r2, #1
 80076d8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80076dc:	687b      	ldr	r3, [r7, #4]
 80076de:	2200      	movs	r2, #0
 80076e0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 80076e4:	2300      	movs	r3, #0
}
 80076e6:	4618      	mov	r0, r3
 80076e8:	3708      	adds	r7, #8
 80076ea:	46bd      	mov	sp, r7
 80076ec:	bd80      	pop	{r7, pc}
	...

080076f0 <HAL_TIM_ReadCapturedValue>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval Captured value
  */
uint32_t HAL_TIM_ReadCapturedValue(const TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80076f0:	b480      	push	{r7}
 80076f2:	b085      	sub	sp, #20
 80076f4:	af00      	add	r7, sp, #0
 80076f6:	6078      	str	r0, [r7, #4]
 80076f8:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0U;
 80076fa:	2300      	movs	r3, #0
 80076fc:	60fb      	str	r3, [r7, #12]

  switch (Channel)
 80076fe:	683b      	ldr	r3, [r7, #0]
 8007700:	2b0c      	cmp	r3, #12
 8007702:	d831      	bhi.n	8007768 <HAL_TIM_ReadCapturedValue+0x78>
 8007704:	a201      	add	r2, pc, #4	@ (adr r2, 800770c <HAL_TIM_ReadCapturedValue+0x1c>)
 8007706:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800770a:	bf00      	nop
 800770c:	08007741 	.word	0x08007741
 8007710:	08007769 	.word	0x08007769
 8007714:	08007769 	.word	0x08007769
 8007718:	08007769 	.word	0x08007769
 800771c:	0800774b 	.word	0x0800774b
 8007720:	08007769 	.word	0x08007769
 8007724:	08007769 	.word	0x08007769
 8007728:	08007769 	.word	0x08007769
 800772c:	08007755 	.word	0x08007755
 8007730:	08007769 	.word	0x08007769
 8007734:	08007769 	.word	0x08007769
 8007738:	08007769 	.word	0x08007769
 800773c:	0800775f 	.word	0x0800775f
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Return the capture 1 value */
      tmpreg =  htim->Instance->CCR1;
 8007740:	687b      	ldr	r3, [r7, #4]
 8007742:	681b      	ldr	r3, [r3, #0]
 8007744:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007746:	60fb      	str	r3, [r7, #12]

      break;
 8007748:	e00f      	b.n	800776a <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Return the capture 2 value */
      tmpreg =   htim->Instance->CCR2;
 800774a:	687b      	ldr	r3, [r7, #4]
 800774c:	681b      	ldr	r3, [r3, #0]
 800774e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007750:	60fb      	str	r3, [r7, #12]

      break;
 8007752:	e00a      	b.n	800776a <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Return the capture 3 value */
      tmpreg =   htim->Instance->CCR3;
 8007754:	687b      	ldr	r3, [r7, #4]
 8007756:	681b      	ldr	r3, [r3, #0]
 8007758:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800775a:	60fb      	str	r3, [r7, #12]

      break;
 800775c:	e005      	b.n	800776a <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Return the capture 4 value */
      tmpreg =   htim->Instance->CCR4;
 800775e:	687b      	ldr	r3, [r7, #4]
 8007760:	681b      	ldr	r3, [r3, #0]
 8007762:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007764:	60fb      	str	r3, [r7, #12]

      break;
 8007766:	e000      	b.n	800776a <HAL_TIM_ReadCapturedValue+0x7a>
    }

    default:
      break;
 8007768:	bf00      	nop
  }

  return tmpreg;
 800776a:	68fb      	ldr	r3, [r7, #12]
}
 800776c:	4618      	mov	r0, r3
 800776e:	3714      	adds	r7, #20
 8007770:	46bd      	mov	sp, r7
 8007772:	bc80      	pop	{r7}
 8007774:	4770      	bx	lr
 8007776:	bf00      	nop

08007778 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8007778:	b480      	push	{r7}
 800777a:	b083      	sub	sp, #12
 800777c:	af00      	add	r7, sp, #0
 800777e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8007780:	bf00      	nop
 8007782:	370c      	adds	r7, #12
 8007784:	46bd      	mov	sp, r7
 8007786:	bc80      	pop	{r7}
 8007788:	4770      	bx	lr

0800778a <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800778a:	b480      	push	{r7}
 800778c:	b083      	sub	sp, #12
 800778e:	af00      	add	r7, sp, #0
 8007790:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8007792:	bf00      	nop
 8007794:	370c      	adds	r7, #12
 8007796:	46bd      	mov	sp, r7
 8007798:	bc80      	pop	{r7}
 800779a:	4770      	bx	lr

0800779c <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800779c:	b480      	push	{r7}
 800779e:	b083      	sub	sp, #12
 80077a0:	af00      	add	r7, sp, #0
 80077a2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80077a4:	bf00      	nop
 80077a6:	370c      	adds	r7, #12
 80077a8:	46bd      	mov	sp, r7
 80077aa:	bc80      	pop	{r7}
 80077ac:	4770      	bx	lr
	...

080077b0 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80077b0:	b480      	push	{r7}
 80077b2:	b085      	sub	sp, #20
 80077b4:	af00      	add	r7, sp, #0
 80077b6:	6078      	str	r0, [r7, #4]
 80077b8:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80077ba:	687b      	ldr	r3, [r7, #4]
 80077bc:	681b      	ldr	r3, [r3, #0]
 80077be:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80077c0:	687b      	ldr	r3, [r7, #4]
 80077c2:	4a45      	ldr	r2, [pc, #276]	@ (80078d8 <TIM_Base_SetConfig+0x128>)
 80077c4:	4293      	cmp	r3, r2
 80077c6:	d013      	beq.n	80077f0 <TIM_Base_SetConfig+0x40>
 80077c8:	687b      	ldr	r3, [r7, #4]
 80077ca:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80077ce:	d00f      	beq.n	80077f0 <TIM_Base_SetConfig+0x40>
 80077d0:	687b      	ldr	r3, [r7, #4]
 80077d2:	4a42      	ldr	r2, [pc, #264]	@ (80078dc <TIM_Base_SetConfig+0x12c>)
 80077d4:	4293      	cmp	r3, r2
 80077d6:	d00b      	beq.n	80077f0 <TIM_Base_SetConfig+0x40>
 80077d8:	687b      	ldr	r3, [r7, #4]
 80077da:	4a41      	ldr	r2, [pc, #260]	@ (80078e0 <TIM_Base_SetConfig+0x130>)
 80077dc:	4293      	cmp	r3, r2
 80077de:	d007      	beq.n	80077f0 <TIM_Base_SetConfig+0x40>
 80077e0:	687b      	ldr	r3, [r7, #4]
 80077e2:	4a40      	ldr	r2, [pc, #256]	@ (80078e4 <TIM_Base_SetConfig+0x134>)
 80077e4:	4293      	cmp	r3, r2
 80077e6:	d003      	beq.n	80077f0 <TIM_Base_SetConfig+0x40>
 80077e8:	687b      	ldr	r3, [r7, #4]
 80077ea:	4a3f      	ldr	r2, [pc, #252]	@ (80078e8 <TIM_Base_SetConfig+0x138>)
 80077ec:	4293      	cmp	r3, r2
 80077ee:	d108      	bne.n	8007802 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80077f0:	68fb      	ldr	r3, [r7, #12]
 80077f2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80077f6:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80077f8:	683b      	ldr	r3, [r7, #0]
 80077fa:	685b      	ldr	r3, [r3, #4]
 80077fc:	68fa      	ldr	r2, [r7, #12]
 80077fe:	4313      	orrs	r3, r2
 8007800:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8007802:	687b      	ldr	r3, [r7, #4]
 8007804:	4a34      	ldr	r2, [pc, #208]	@ (80078d8 <TIM_Base_SetConfig+0x128>)
 8007806:	4293      	cmp	r3, r2
 8007808:	d02b      	beq.n	8007862 <TIM_Base_SetConfig+0xb2>
 800780a:	687b      	ldr	r3, [r7, #4]
 800780c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007810:	d027      	beq.n	8007862 <TIM_Base_SetConfig+0xb2>
 8007812:	687b      	ldr	r3, [r7, #4]
 8007814:	4a31      	ldr	r2, [pc, #196]	@ (80078dc <TIM_Base_SetConfig+0x12c>)
 8007816:	4293      	cmp	r3, r2
 8007818:	d023      	beq.n	8007862 <TIM_Base_SetConfig+0xb2>
 800781a:	687b      	ldr	r3, [r7, #4]
 800781c:	4a30      	ldr	r2, [pc, #192]	@ (80078e0 <TIM_Base_SetConfig+0x130>)
 800781e:	4293      	cmp	r3, r2
 8007820:	d01f      	beq.n	8007862 <TIM_Base_SetConfig+0xb2>
 8007822:	687b      	ldr	r3, [r7, #4]
 8007824:	4a2f      	ldr	r2, [pc, #188]	@ (80078e4 <TIM_Base_SetConfig+0x134>)
 8007826:	4293      	cmp	r3, r2
 8007828:	d01b      	beq.n	8007862 <TIM_Base_SetConfig+0xb2>
 800782a:	687b      	ldr	r3, [r7, #4]
 800782c:	4a2e      	ldr	r2, [pc, #184]	@ (80078e8 <TIM_Base_SetConfig+0x138>)
 800782e:	4293      	cmp	r3, r2
 8007830:	d017      	beq.n	8007862 <TIM_Base_SetConfig+0xb2>
 8007832:	687b      	ldr	r3, [r7, #4]
 8007834:	4a2d      	ldr	r2, [pc, #180]	@ (80078ec <TIM_Base_SetConfig+0x13c>)
 8007836:	4293      	cmp	r3, r2
 8007838:	d013      	beq.n	8007862 <TIM_Base_SetConfig+0xb2>
 800783a:	687b      	ldr	r3, [r7, #4]
 800783c:	4a2c      	ldr	r2, [pc, #176]	@ (80078f0 <TIM_Base_SetConfig+0x140>)
 800783e:	4293      	cmp	r3, r2
 8007840:	d00f      	beq.n	8007862 <TIM_Base_SetConfig+0xb2>
 8007842:	687b      	ldr	r3, [r7, #4]
 8007844:	4a2b      	ldr	r2, [pc, #172]	@ (80078f4 <TIM_Base_SetConfig+0x144>)
 8007846:	4293      	cmp	r3, r2
 8007848:	d00b      	beq.n	8007862 <TIM_Base_SetConfig+0xb2>
 800784a:	687b      	ldr	r3, [r7, #4]
 800784c:	4a2a      	ldr	r2, [pc, #168]	@ (80078f8 <TIM_Base_SetConfig+0x148>)
 800784e:	4293      	cmp	r3, r2
 8007850:	d007      	beq.n	8007862 <TIM_Base_SetConfig+0xb2>
 8007852:	687b      	ldr	r3, [r7, #4]
 8007854:	4a29      	ldr	r2, [pc, #164]	@ (80078fc <TIM_Base_SetConfig+0x14c>)
 8007856:	4293      	cmp	r3, r2
 8007858:	d003      	beq.n	8007862 <TIM_Base_SetConfig+0xb2>
 800785a:	687b      	ldr	r3, [r7, #4]
 800785c:	4a28      	ldr	r2, [pc, #160]	@ (8007900 <TIM_Base_SetConfig+0x150>)
 800785e:	4293      	cmp	r3, r2
 8007860:	d108      	bne.n	8007874 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8007862:	68fb      	ldr	r3, [r7, #12]
 8007864:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8007868:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800786a:	683b      	ldr	r3, [r7, #0]
 800786c:	68db      	ldr	r3, [r3, #12]
 800786e:	68fa      	ldr	r2, [r7, #12]
 8007870:	4313      	orrs	r3, r2
 8007872:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8007874:	68fb      	ldr	r3, [r7, #12]
 8007876:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800787a:	683b      	ldr	r3, [r7, #0]
 800787c:	695b      	ldr	r3, [r3, #20]
 800787e:	4313      	orrs	r3, r2
 8007880:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8007882:	687b      	ldr	r3, [r7, #4]
 8007884:	68fa      	ldr	r2, [r7, #12]
 8007886:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8007888:	683b      	ldr	r3, [r7, #0]
 800788a:	689a      	ldr	r2, [r3, #8]
 800788c:	687b      	ldr	r3, [r7, #4]
 800788e:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8007890:	683b      	ldr	r3, [r7, #0]
 8007892:	681a      	ldr	r2, [r3, #0]
 8007894:	687b      	ldr	r3, [r7, #4]
 8007896:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8007898:	687b      	ldr	r3, [r7, #4]
 800789a:	4a0f      	ldr	r2, [pc, #60]	@ (80078d8 <TIM_Base_SetConfig+0x128>)
 800789c:	4293      	cmp	r3, r2
 800789e:	d003      	beq.n	80078a8 <TIM_Base_SetConfig+0xf8>
 80078a0:	687b      	ldr	r3, [r7, #4]
 80078a2:	4a11      	ldr	r2, [pc, #68]	@ (80078e8 <TIM_Base_SetConfig+0x138>)
 80078a4:	4293      	cmp	r3, r2
 80078a6:	d103      	bne.n	80078b0 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80078a8:	683b      	ldr	r3, [r7, #0]
 80078aa:	691a      	ldr	r2, [r3, #16]
 80078ac:	687b      	ldr	r3, [r7, #4]
 80078ae:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80078b0:	687b      	ldr	r3, [r7, #4]
 80078b2:	2201      	movs	r2, #1
 80078b4:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 80078b6:	687b      	ldr	r3, [r7, #4]
 80078b8:	691b      	ldr	r3, [r3, #16]
 80078ba:	f003 0301 	and.w	r3, r3, #1
 80078be:	2b01      	cmp	r3, #1
 80078c0:	d105      	bne.n	80078ce <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 80078c2:	687b      	ldr	r3, [r7, #4]
 80078c4:	691b      	ldr	r3, [r3, #16]
 80078c6:	f023 0201 	bic.w	r2, r3, #1
 80078ca:	687b      	ldr	r3, [r7, #4]
 80078cc:	611a      	str	r2, [r3, #16]
  }
}
 80078ce:	bf00      	nop
 80078d0:	3714      	adds	r7, #20
 80078d2:	46bd      	mov	sp, r7
 80078d4:	bc80      	pop	{r7}
 80078d6:	4770      	bx	lr
 80078d8:	40010000 	.word	0x40010000
 80078dc:	40000400 	.word	0x40000400
 80078e0:	40000800 	.word	0x40000800
 80078e4:	40000c00 	.word	0x40000c00
 80078e8:	40010400 	.word	0x40010400
 80078ec:	40014000 	.word	0x40014000
 80078f0:	40014400 	.word	0x40014400
 80078f4:	40014800 	.word	0x40014800
 80078f8:	40001800 	.word	0x40001800
 80078fc:	40001c00 	.word	0x40001c00
 8007900:	40002000 	.word	0x40002000

08007904 <TIM_SlaveTimer_SetConfig>:
  * @param  sSlaveConfig Slave timer configuration
  * @retval None
  */
static HAL_StatusTypeDef TIM_SlaveTimer_SetConfig(TIM_HandleTypeDef *htim,
                                                  const TIM_SlaveConfigTypeDef *sSlaveConfig)
{
 8007904:	b580      	push	{r7, lr}
 8007906:	b086      	sub	sp, #24
 8007908:	af00      	add	r7, sp, #0
 800790a:	6078      	str	r0, [r7, #4]
 800790c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800790e:	2300      	movs	r3, #0
 8007910:	75fb      	strb	r3, [r7, #23]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8007912:	687b      	ldr	r3, [r7, #4]
 8007914:	681b      	ldr	r3, [r3, #0]
 8007916:	689b      	ldr	r3, [r3, #8]
 8007918:	613b      	str	r3, [r7, #16]

  /* Reset the Trigger Selection Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800791a:	693b      	ldr	r3, [r7, #16]
 800791c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007920:	613b      	str	r3, [r7, #16]
  /* Set the Input Trigger source */
  tmpsmcr |= sSlaveConfig->InputTrigger;
 8007922:	683b      	ldr	r3, [r7, #0]
 8007924:	685b      	ldr	r3, [r3, #4]
 8007926:	693a      	ldr	r2, [r7, #16]
 8007928:	4313      	orrs	r3, r2
 800792a:	613b      	str	r3, [r7, #16]

  /* Reset the slave mode Bits */
  tmpsmcr &= ~TIM_SMCR_SMS;
 800792c:	693b      	ldr	r3, [r7, #16]
 800792e:	f023 0307 	bic.w	r3, r3, #7
 8007932:	613b      	str	r3, [r7, #16]
  /* Set the slave mode */
  tmpsmcr |= sSlaveConfig->SlaveMode;
 8007934:	683b      	ldr	r3, [r7, #0]
 8007936:	681b      	ldr	r3, [r3, #0]
 8007938:	693a      	ldr	r2, [r7, #16]
 800793a:	4313      	orrs	r3, r2
 800793c:	613b      	str	r3, [r7, #16]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 800793e:	687b      	ldr	r3, [r7, #4]
 8007940:	681b      	ldr	r3, [r3, #0]
 8007942:	693a      	ldr	r2, [r7, #16]
 8007944:	609a      	str	r2, [r3, #8]

  /* Configure the trigger prescaler, filter, and polarity */
  switch (sSlaveConfig->InputTrigger)
 8007946:	683b      	ldr	r3, [r7, #0]
 8007948:	685b      	ldr	r3, [r3, #4]
 800794a:	2b70      	cmp	r3, #112	@ 0x70
 800794c:	d01a      	beq.n	8007984 <TIM_SlaveTimer_SetConfig+0x80>
 800794e:	2b70      	cmp	r3, #112	@ 0x70
 8007950:	d860      	bhi.n	8007a14 <TIM_SlaveTimer_SetConfig+0x110>
 8007952:	2b60      	cmp	r3, #96	@ 0x60
 8007954:	d054      	beq.n	8007a00 <TIM_SlaveTimer_SetConfig+0xfc>
 8007956:	2b60      	cmp	r3, #96	@ 0x60
 8007958:	d85c      	bhi.n	8007a14 <TIM_SlaveTimer_SetConfig+0x110>
 800795a:	2b50      	cmp	r3, #80	@ 0x50
 800795c:	d046      	beq.n	80079ec <TIM_SlaveTimer_SetConfig+0xe8>
 800795e:	2b50      	cmp	r3, #80	@ 0x50
 8007960:	d858      	bhi.n	8007a14 <TIM_SlaveTimer_SetConfig+0x110>
 8007962:	2b40      	cmp	r3, #64	@ 0x40
 8007964:	d019      	beq.n	800799a <TIM_SlaveTimer_SetConfig+0x96>
 8007966:	2b40      	cmp	r3, #64	@ 0x40
 8007968:	d854      	bhi.n	8007a14 <TIM_SlaveTimer_SetConfig+0x110>
 800796a:	2b30      	cmp	r3, #48	@ 0x30
 800796c:	d055      	beq.n	8007a1a <TIM_SlaveTimer_SetConfig+0x116>
 800796e:	2b30      	cmp	r3, #48	@ 0x30
 8007970:	d850      	bhi.n	8007a14 <TIM_SlaveTimer_SetConfig+0x110>
 8007972:	2b20      	cmp	r3, #32
 8007974:	d051      	beq.n	8007a1a <TIM_SlaveTimer_SetConfig+0x116>
 8007976:	2b20      	cmp	r3, #32
 8007978:	d84c      	bhi.n	8007a14 <TIM_SlaveTimer_SetConfig+0x110>
 800797a:	2b00      	cmp	r3, #0
 800797c:	d04d      	beq.n	8007a1a <TIM_SlaveTimer_SetConfig+0x116>
 800797e:	2b10      	cmp	r3, #16
 8007980:	d04b      	beq.n	8007a1a <TIM_SlaveTimer_SetConfig+0x116>
 8007982:	e047      	b.n	8007a14 <TIM_SlaveTimer_SetConfig+0x110>
      assert_param(IS_TIM_CLOCKSOURCE_ETRMODE1_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERPRESCALER(sSlaveConfig->TriggerPrescaler));
      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));
      /* Configure the ETR Trigger source */
      TIM_ETR_SetConfig(htim->Instance,
 8007984:	687b      	ldr	r3, [r7, #4]
 8007986:	6818      	ldr	r0, [r3, #0]
                        sSlaveConfig->TriggerPrescaler,
 8007988:	683b      	ldr	r3, [r7, #0]
 800798a:	68d9      	ldr	r1, [r3, #12]
                        sSlaveConfig->TriggerPolarity,
 800798c:	683b      	ldr	r3, [r7, #0]
 800798e:	689a      	ldr	r2, [r3, #8]
                        sSlaveConfig->TriggerFilter);
 8007990:	683b      	ldr	r3, [r7, #0]
 8007992:	691b      	ldr	r3, [r3, #16]
      TIM_ETR_SetConfig(htim->Instance,
 8007994:	f000 f9e4 	bl	8007d60 <TIM_ETR_SetConfig>
      break;
 8007998:	e040      	b.n	8007a1c <TIM_SlaveTimer_SetConfig+0x118>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));

      if (sSlaveConfig->SlaveMode == TIM_SLAVEMODE_GATED)
 800799a:	683b      	ldr	r3, [r7, #0]
 800799c:	681b      	ldr	r3, [r3, #0]
 800799e:	2b05      	cmp	r3, #5
 80079a0:	d101      	bne.n	80079a6 <TIM_SlaveTimer_SetConfig+0xa2>
      {
        return HAL_ERROR;
 80079a2:	2301      	movs	r3, #1
 80079a4:	e03b      	b.n	8007a1e <TIM_SlaveTimer_SetConfig+0x11a>
      }

      /* Disable the Channel 1: Reset the CC1E Bit */
      tmpccer = htim->Instance->CCER;
 80079a6:	687b      	ldr	r3, [r7, #4]
 80079a8:	681b      	ldr	r3, [r3, #0]
 80079aa:	6a1b      	ldr	r3, [r3, #32]
 80079ac:	60fb      	str	r3, [r7, #12]
      htim->Instance->CCER &= ~TIM_CCER_CC1E;
 80079ae:	687b      	ldr	r3, [r7, #4]
 80079b0:	681b      	ldr	r3, [r3, #0]
 80079b2:	6a1a      	ldr	r2, [r3, #32]
 80079b4:	687b      	ldr	r3, [r7, #4]
 80079b6:	681b      	ldr	r3, [r3, #0]
 80079b8:	f022 0201 	bic.w	r2, r2, #1
 80079bc:	621a      	str	r2, [r3, #32]
      tmpccmr1 = htim->Instance->CCMR1;
 80079be:	687b      	ldr	r3, [r7, #4]
 80079c0:	681b      	ldr	r3, [r3, #0]
 80079c2:	699b      	ldr	r3, [r3, #24]
 80079c4:	60bb      	str	r3, [r7, #8]

      /* Set the filter */
      tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80079c6:	68bb      	ldr	r3, [r7, #8]
 80079c8:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80079cc:	60bb      	str	r3, [r7, #8]
      tmpccmr1 |= ((sSlaveConfig->TriggerFilter) << 4U);
 80079ce:	683b      	ldr	r3, [r7, #0]
 80079d0:	691b      	ldr	r3, [r3, #16]
 80079d2:	011b      	lsls	r3, r3, #4
 80079d4:	68ba      	ldr	r2, [r7, #8]
 80079d6:	4313      	orrs	r3, r2
 80079d8:	60bb      	str	r3, [r7, #8]

      /* Write to TIMx CCMR1 and CCER registers */
      htim->Instance->CCMR1 = tmpccmr1;
 80079da:	687b      	ldr	r3, [r7, #4]
 80079dc:	681b      	ldr	r3, [r3, #0]
 80079de:	68ba      	ldr	r2, [r7, #8]
 80079e0:	619a      	str	r2, [r3, #24]
      htim->Instance->CCER = tmpccer;
 80079e2:	687b      	ldr	r3, [r7, #4]
 80079e4:	681b      	ldr	r3, [r3, #0]
 80079e6:	68fa      	ldr	r2, [r7, #12]
 80079e8:	621a      	str	r2, [r3, #32]
      break;
 80079ea:	e017      	b.n	8007a1c <TIM_SlaveTimer_SetConfig+0x118>
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));

      /* Configure TI1 Filter and Polarity */
      TIM_TI1_ConfigInputStage(htim->Instance,
 80079ec:	687b      	ldr	r3, [r7, #4]
 80079ee:	6818      	ldr	r0, [r3, #0]
                               sSlaveConfig->TriggerPolarity,
 80079f0:	683b      	ldr	r3, [r7, #0]
 80079f2:	6899      	ldr	r1, [r3, #8]
                               sSlaveConfig->TriggerFilter);
 80079f4:	683b      	ldr	r3, [r7, #0]
 80079f6:	691b      	ldr	r3, [r3, #16]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80079f8:	461a      	mov	r2, r3
 80079fa:	f000 f887 	bl	8007b0c <TIM_TI1_ConfigInputStage>
      break;
 80079fe:	e00d      	b.n	8007a1c <TIM_SlaveTimer_SetConfig+0x118>
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));

      /* Configure TI2 Filter and Polarity */
      TIM_TI2_ConfigInputStage(htim->Instance,
 8007a00:	687b      	ldr	r3, [r7, #4]
 8007a02:	6818      	ldr	r0, [r3, #0]
                               sSlaveConfig->TriggerPolarity,
 8007a04:	683b      	ldr	r3, [r7, #0]
 8007a06:	6899      	ldr	r1, [r3, #8]
                               sSlaveConfig->TriggerFilter);
 8007a08:	683b      	ldr	r3, [r7, #0]
 8007a0a:	691b      	ldr	r3, [r3, #16]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8007a0c:	461a      	mov	r2, r3
 8007a0e:	f000 f8e7 	bl	8007be0 <TIM_TI2_ConfigInputStage>
      break;
 8007a12:	e003      	b.n	8007a1c <TIM_SlaveTimer_SetConfig+0x118>
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
      break;
    }

    default:
      status = HAL_ERROR;
 8007a14:	2301      	movs	r3, #1
 8007a16:	75fb      	strb	r3, [r7, #23]
      break;
 8007a18:	e000      	b.n	8007a1c <TIM_SlaveTimer_SetConfig+0x118>
      break;
 8007a1a:	bf00      	nop
  }

  return status;
 8007a1c:	7dfb      	ldrb	r3, [r7, #23]
}
 8007a1e:	4618      	mov	r0, r3
 8007a20:	3718      	adds	r7, #24
 8007a22:	46bd      	mov	sp, r7
 8007a24:	bd80      	pop	{r7, pc}
	...

08007a28 <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 8007a28:	b480      	push	{r7}
 8007a2a:	b087      	sub	sp, #28
 8007a2c:	af00      	add	r7, sp, #0
 8007a2e:	60f8      	str	r0, [r7, #12]
 8007a30:	60b9      	str	r1, [r7, #8]
 8007a32:	607a      	str	r2, [r7, #4]
 8007a34:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8007a36:	68fb      	ldr	r3, [r7, #12]
 8007a38:	6a1b      	ldr	r3, [r3, #32]
 8007a3a:	613b      	str	r3, [r7, #16]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8007a3c:	68fb      	ldr	r3, [r7, #12]
 8007a3e:	6a1b      	ldr	r3, [r3, #32]
 8007a40:	f023 0201 	bic.w	r2, r3, #1
 8007a44:	68fb      	ldr	r3, [r7, #12]
 8007a46:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8007a48:	68fb      	ldr	r3, [r7, #12]
 8007a4a:	699b      	ldr	r3, [r3, #24]
 8007a4c:	617b      	str	r3, [r7, #20]

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 8007a4e:	68fb      	ldr	r3, [r7, #12]
 8007a50:	4a27      	ldr	r2, [pc, #156]	@ (8007af0 <TIM_TI1_SetConfig+0xc8>)
 8007a52:	4293      	cmp	r3, r2
 8007a54:	d01b      	beq.n	8007a8e <TIM_TI1_SetConfig+0x66>
 8007a56:	68fb      	ldr	r3, [r7, #12]
 8007a58:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007a5c:	d017      	beq.n	8007a8e <TIM_TI1_SetConfig+0x66>
 8007a5e:	68fb      	ldr	r3, [r7, #12]
 8007a60:	4a24      	ldr	r2, [pc, #144]	@ (8007af4 <TIM_TI1_SetConfig+0xcc>)
 8007a62:	4293      	cmp	r3, r2
 8007a64:	d013      	beq.n	8007a8e <TIM_TI1_SetConfig+0x66>
 8007a66:	68fb      	ldr	r3, [r7, #12]
 8007a68:	4a23      	ldr	r2, [pc, #140]	@ (8007af8 <TIM_TI1_SetConfig+0xd0>)
 8007a6a:	4293      	cmp	r3, r2
 8007a6c:	d00f      	beq.n	8007a8e <TIM_TI1_SetConfig+0x66>
 8007a6e:	68fb      	ldr	r3, [r7, #12]
 8007a70:	4a22      	ldr	r2, [pc, #136]	@ (8007afc <TIM_TI1_SetConfig+0xd4>)
 8007a72:	4293      	cmp	r3, r2
 8007a74:	d00b      	beq.n	8007a8e <TIM_TI1_SetConfig+0x66>
 8007a76:	68fb      	ldr	r3, [r7, #12]
 8007a78:	4a21      	ldr	r2, [pc, #132]	@ (8007b00 <TIM_TI1_SetConfig+0xd8>)
 8007a7a:	4293      	cmp	r3, r2
 8007a7c:	d007      	beq.n	8007a8e <TIM_TI1_SetConfig+0x66>
 8007a7e:	68fb      	ldr	r3, [r7, #12]
 8007a80:	4a20      	ldr	r2, [pc, #128]	@ (8007b04 <TIM_TI1_SetConfig+0xdc>)
 8007a82:	4293      	cmp	r3, r2
 8007a84:	d003      	beq.n	8007a8e <TIM_TI1_SetConfig+0x66>
 8007a86:	68fb      	ldr	r3, [r7, #12]
 8007a88:	4a1f      	ldr	r2, [pc, #124]	@ (8007b08 <TIM_TI1_SetConfig+0xe0>)
 8007a8a:	4293      	cmp	r3, r2
 8007a8c:	d101      	bne.n	8007a92 <TIM_TI1_SetConfig+0x6a>
 8007a8e:	2301      	movs	r3, #1
 8007a90:	e000      	b.n	8007a94 <TIM_TI1_SetConfig+0x6c>
 8007a92:	2300      	movs	r3, #0
 8007a94:	2b00      	cmp	r3, #0
 8007a96:	d008      	beq.n	8007aaa <TIM_TI1_SetConfig+0x82>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 8007a98:	697b      	ldr	r3, [r7, #20]
 8007a9a:	f023 0303 	bic.w	r3, r3, #3
 8007a9e:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 8007aa0:	697a      	ldr	r2, [r7, #20]
 8007aa2:	687b      	ldr	r3, [r7, #4]
 8007aa4:	4313      	orrs	r3, r2
 8007aa6:	617b      	str	r3, [r7, #20]
 8007aa8:	e003      	b.n	8007ab2 <TIM_TI1_SetConfig+0x8a>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 8007aaa:	697b      	ldr	r3, [r7, #20]
 8007aac:	f043 0301 	orr.w	r3, r3, #1
 8007ab0:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8007ab2:	697b      	ldr	r3, [r7, #20]
 8007ab4:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8007ab8:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 8007aba:	683b      	ldr	r3, [r7, #0]
 8007abc:	011b      	lsls	r3, r3, #4
 8007abe:	b2db      	uxtb	r3, r3
 8007ac0:	697a      	ldr	r2, [r7, #20]
 8007ac2:	4313      	orrs	r3, r2
 8007ac4:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8007ac6:	693b      	ldr	r3, [r7, #16]
 8007ac8:	f023 030a 	bic.w	r3, r3, #10
 8007acc:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 8007ace:	68bb      	ldr	r3, [r7, #8]
 8007ad0:	f003 030a 	and.w	r3, r3, #10
 8007ad4:	693a      	ldr	r2, [r7, #16]
 8007ad6:	4313      	orrs	r3, r2
 8007ad8:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8007ada:	68fb      	ldr	r3, [r7, #12]
 8007adc:	697a      	ldr	r2, [r7, #20]
 8007ade:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8007ae0:	68fb      	ldr	r3, [r7, #12]
 8007ae2:	693a      	ldr	r2, [r7, #16]
 8007ae4:	621a      	str	r2, [r3, #32]
}
 8007ae6:	bf00      	nop
 8007ae8:	371c      	adds	r7, #28
 8007aea:	46bd      	mov	sp, r7
 8007aec:	bc80      	pop	{r7}
 8007aee:	4770      	bx	lr
 8007af0:	40010000 	.word	0x40010000
 8007af4:	40000400 	.word	0x40000400
 8007af8:	40000800 	.word	0x40000800
 8007afc:	40000c00 	.word	0x40000c00
 8007b00:	40010400 	.word	0x40010400
 8007b04:	40014000 	.word	0x40014000
 8007b08:	40001800 	.word	0x40001800

08007b0c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8007b0c:	b480      	push	{r7}
 8007b0e:	b087      	sub	sp, #28
 8007b10:	af00      	add	r7, sp, #0
 8007b12:	60f8      	str	r0, [r7, #12]
 8007b14:	60b9      	str	r1, [r7, #8]
 8007b16:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8007b18:	68fb      	ldr	r3, [r7, #12]
 8007b1a:	6a1b      	ldr	r3, [r3, #32]
 8007b1c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8007b1e:	68fb      	ldr	r3, [r7, #12]
 8007b20:	6a1b      	ldr	r3, [r3, #32]
 8007b22:	f023 0201 	bic.w	r2, r3, #1
 8007b26:	68fb      	ldr	r3, [r7, #12]
 8007b28:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8007b2a:	68fb      	ldr	r3, [r7, #12]
 8007b2c:	699b      	ldr	r3, [r3, #24]
 8007b2e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8007b30:	693b      	ldr	r3, [r7, #16]
 8007b32:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8007b36:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8007b38:	687b      	ldr	r3, [r7, #4]
 8007b3a:	011b      	lsls	r3, r3, #4
 8007b3c:	693a      	ldr	r2, [r7, #16]
 8007b3e:	4313      	orrs	r3, r2
 8007b40:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8007b42:	697b      	ldr	r3, [r7, #20]
 8007b44:	f023 030a 	bic.w	r3, r3, #10
 8007b48:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8007b4a:	697a      	ldr	r2, [r7, #20]
 8007b4c:	68bb      	ldr	r3, [r7, #8]
 8007b4e:	4313      	orrs	r3, r2
 8007b50:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8007b52:	68fb      	ldr	r3, [r7, #12]
 8007b54:	693a      	ldr	r2, [r7, #16]
 8007b56:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8007b58:	68fb      	ldr	r3, [r7, #12]
 8007b5a:	697a      	ldr	r2, [r7, #20]
 8007b5c:	621a      	str	r2, [r3, #32]
}
 8007b5e:	bf00      	nop
 8007b60:	371c      	adds	r7, #28
 8007b62:	46bd      	mov	sp, r7
 8007b64:	bc80      	pop	{r7}
 8007b66:	4770      	bx	lr

08007b68 <TIM_TI2_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8007b68:	b480      	push	{r7}
 8007b6a:	b087      	sub	sp, #28
 8007b6c:	af00      	add	r7, sp, #0
 8007b6e:	60f8      	str	r0, [r7, #12]
 8007b70:	60b9      	str	r1, [r7, #8]
 8007b72:	607a      	str	r2, [r7, #4]
 8007b74:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8007b76:	68fb      	ldr	r3, [r7, #12]
 8007b78:	6a1b      	ldr	r3, [r3, #32]
 8007b7a:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8007b7c:	68fb      	ldr	r3, [r7, #12]
 8007b7e:	6a1b      	ldr	r3, [r3, #32]
 8007b80:	f023 0210 	bic.w	r2, r3, #16
 8007b84:	68fb      	ldr	r3, [r7, #12]
 8007b86:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8007b88:	68fb      	ldr	r3, [r7, #12]
 8007b8a:	699b      	ldr	r3, [r3, #24]
 8007b8c:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 8007b8e:	693b      	ldr	r3, [r7, #16]
 8007b90:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8007b94:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICSelection << 8U);
 8007b96:	687b      	ldr	r3, [r7, #4]
 8007b98:	021b      	lsls	r3, r3, #8
 8007b9a:	693a      	ldr	r2, [r7, #16]
 8007b9c:	4313      	orrs	r3, r2
 8007b9e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8007ba0:	693b      	ldr	r3, [r7, #16]
 8007ba2:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8007ba6:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 8007ba8:	683b      	ldr	r3, [r7, #0]
 8007baa:	031b      	lsls	r3, r3, #12
 8007bac:	b29b      	uxth	r3, r3
 8007bae:	693a      	ldr	r2, [r7, #16]
 8007bb0:	4313      	orrs	r3, r2
 8007bb2:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8007bb4:	697b      	ldr	r3, [r7, #20]
 8007bb6:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8007bba:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 8007bbc:	68bb      	ldr	r3, [r7, #8]
 8007bbe:	011b      	lsls	r3, r3, #4
 8007bc0:	f003 03a0 	and.w	r3, r3, #160	@ 0xa0
 8007bc4:	697a      	ldr	r2, [r7, #20]
 8007bc6:	4313      	orrs	r3, r2
 8007bc8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8007bca:	68fb      	ldr	r3, [r7, #12]
 8007bcc:	693a      	ldr	r2, [r7, #16]
 8007bce:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8007bd0:	68fb      	ldr	r3, [r7, #12]
 8007bd2:	697a      	ldr	r2, [r7, #20]
 8007bd4:	621a      	str	r2, [r3, #32]
}
 8007bd6:	bf00      	nop
 8007bd8:	371c      	adds	r7, #28
 8007bda:	46bd      	mov	sp, r7
 8007bdc:	bc80      	pop	{r7}
 8007bde:	4770      	bx	lr

08007be0 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8007be0:	b480      	push	{r7}
 8007be2:	b087      	sub	sp, #28
 8007be4:	af00      	add	r7, sp, #0
 8007be6:	60f8      	str	r0, [r7, #12]
 8007be8:	60b9      	str	r1, [r7, #8]
 8007bea:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8007bec:	68fb      	ldr	r3, [r7, #12]
 8007bee:	6a1b      	ldr	r3, [r3, #32]
 8007bf0:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8007bf2:	68fb      	ldr	r3, [r7, #12]
 8007bf4:	6a1b      	ldr	r3, [r3, #32]
 8007bf6:	f023 0210 	bic.w	r2, r3, #16
 8007bfa:	68fb      	ldr	r3, [r7, #12]
 8007bfc:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8007bfe:	68fb      	ldr	r3, [r7, #12]
 8007c00:	699b      	ldr	r3, [r3, #24]
 8007c02:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8007c04:	693b      	ldr	r3, [r7, #16]
 8007c06:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8007c0a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8007c0c:	687b      	ldr	r3, [r7, #4]
 8007c0e:	031b      	lsls	r3, r3, #12
 8007c10:	693a      	ldr	r2, [r7, #16]
 8007c12:	4313      	orrs	r3, r2
 8007c14:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8007c16:	697b      	ldr	r3, [r7, #20]
 8007c18:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8007c1c:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8007c1e:	68bb      	ldr	r3, [r7, #8]
 8007c20:	011b      	lsls	r3, r3, #4
 8007c22:	697a      	ldr	r2, [r7, #20]
 8007c24:	4313      	orrs	r3, r2
 8007c26:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8007c28:	68fb      	ldr	r3, [r7, #12]
 8007c2a:	693a      	ldr	r2, [r7, #16]
 8007c2c:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8007c2e:	68fb      	ldr	r3, [r7, #12]
 8007c30:	697a      	ldr	r2, [r7, #20]
 8007c32:	621a      	str	r2, [r3, #32]
}
 8007c34:	bf00      	nop
 8007c36:	371c      	adds	r7, #28
 8007c38:	46bd      	mov	sp, r7
 8007c3a:	bc80      	pop	{r7}
 8007c3c:	4770      	bx	lr

08007c3e <TIM_TI3_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8007c3e:	b480      	push	{r7}
 8007c40:	b087      	sub	sp, #28
 8007c42:	af00      	add	r7, sp, #0
 8007c44:	60f8      	str	r0, [r7, #12]
 8007c46:	60b9      	str	r1, [r7, #8]
 8007c48:	607a      	str	r2, [r7, #4]
 8007c4a:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 3: Reset the CC3E Bit */
  tmpccer = TIMx->CCER;
 8007c4c:	68fb      	ldr	r3, [r7, #12]
 8007c4e:	6a1b      	ldr	r3, [r3, #32]
 8007c50:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8007c52:	68fb      	ldr	r3, [r7, #12]
 8007c54:	6a1b      	ldr	r3, [r3, #32]
 8007c56:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8007c5a:	68fb      	ldr	r3, [r7, #12]
 8007c5c:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8007c5e:	68fb      	ldr	r3, [r7, #12]
 8007c60:	69db      	ldr	r3, [r3, #28]
 8007c62:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 8007c64:	693b      	ldr	r3, [r7, #16]
 8007c66:	f023 0303 	bic.w	r3, r3, #3
 8007c6a:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= TIM_ICSelection;
 8007c6c:	693a      	ldr	r2, [r7, #16]
 8007c6e:	687b      	ldr	r3, [r7, #4]
 8007c70:	4313      	orrs	r3, r2
 8007c72:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 8007c74:	693b      	ldr	r3, [r7, #16]
 8007c76:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8007c7a:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 8007c7c:	683b      	ldr	r3, [r7, #0]
 8007c7e:	011b      	lsls	r3, r3, #4
 8007c80:	b2db      	uxtb	r3, r3
 8007c82:	693a      	ldr	r2, [r7, #16]
 8007c84:	4313      	orrs	r3, r2
 8007c86:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
 8007c88:	697b      	ldr	r3, [r7, #20]
 8007c8a:	f423 6320 	bic.w	r3, r3, #2560	@ 0xa00
 8007c8e:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 8007c90:	68bb      	ldr	r3, [r7, #8]
 8007c92:	021b      	lsls	r3, r3, #8
 8007c94:	f403 6320 	and.w	r3, r3, #2560	@ 0xa00
 8007c98:	697a      	ldr	r2, [r7, #20]
 8007c9a:	4313      	orrs	r3, r2
 8007c9c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8007c9e:	68fb      	ldr	r3, [r7, #12]
 8007ca0:	693a      	ldr	r2, [r7, #16]
 8007ca2:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 8007ca4:	68fb      	ldr	r3, [r7, #12]
 8007ca6:	697a      	ldr	r2, [r7, #20]
 8007ca8:	621a      	str	r2, [r3, #32]
}
 8007caa:	bf00      	nop
 8007cac:	371c      	adds	r7, #28
 8007cae:	46bd      	mov	sp, r7
 8007cb0:	bc80      	pop	{r7}
 8007cb2:	4770      	bx	lr

08007cb4 <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8007cb4:	b480      	push	{r7}
 8007cb6:	b087      	sub	sp, #28
 8007cb8:	af00      	add	r7, sp, #0
 8007cba:	60f8      	str	r0, [r7, #12]
 8007cbc:	60b9      	str	r1, [r7, #8]
 8007cbe:	607a      	str	r2, [r7, #4]
 8007cc0:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 4: Reset the CC4E Bit */
  tmpccer = TIMx->CCER;
 8007cc2:	68fb      	ldr	r3, [r7, #12]
 8007cc4:	6a1b      	ldr	r3, [r3, #32]
 8007cc6:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8007cc8:	68fb      	ldr	r3, [r7, #12]
 8007cca:	6a1b      	ldr	r3, [r3, #32]
 8007ccc:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8007cd0:	68fb      	ldr	r3, [r7, #12]
 8007cd2:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8007cd4:	68fb      	ldr	r3, [r7, #12]
 8007cd6:	69db      	ldr	r3, [r3, #28]
 8007cd8:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 8007cda:	693b      	ldr	r3, [r7, #16]
 8007cdc:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8007ce0:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= (TIM_ICSelection << 8U);
 8007ce2:	687b      	ldr	r3, [r7, #4]
 8007ce4:	021b      	lsls	r3, r3, #8
 8007ce6:	693a      	ldr	r2, [r7, #16]
 8007ce8:	4313      	orrs	r3, r2
 8007cea:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 8007cec:	693b      	ldr	r3, [r7, #16]
 8007cee:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8007cf2:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 8007cf4:	683b      	ldr	r3, [r7, #0]
 8007cf6:	031b      	lsls	r3, r3, #12
 8007cf8:	b29b      	uxth	r3, r3
 8007cfa:	693a      	ldr	r2, [r7, #16]
 8007cfc:	4313      	orrs	r3, r2
 8007cfe:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
 8007d00:	697b      	ldr	r3, [r7, #20]
 8007d02:	f423 4320 	bic.w	r3, r3, #40960	@ 0xa000
 8007d06:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 8007d08:	68bb      	ldr	r3, [r7, #8]
 8007d0a:	031b      	lsls	r3, r3, #12
 8007d0c:	f403 4320 	and.w	r3, r3, #40960	@ 0xa000
 8007d10:	697a      	ldr	r2, [r7, #20]
 8007d12:	4313      	orrs	r3, r2
 8007d14:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8007d16:	68fb      	ldr	r3, [r7, #12]
 8007d18:	693a      	ldr	r2, [r7, #16]
 8007d1a:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 8007d1c:	68fb      	ldr	r3, [r7, #12]
 8007d1e:	697a      	ldr	r2, [r7, #20]
 8007d20:	621a      	str	r2, [r3, #32]
}
 8007d22:	bf00      	nop
 8007d24:	371c      	adds	r7, #28
 8007d26:	46bd      	mov	sp, r7
 8007d28:	bc80      	pop	{r7}
 8007d2a:	4770      	bx	lr

08007d2c <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8007d2c:	b480      	push	{r7}
 8007d2e:	b085      	sub	sp, #20
 8007d30:	af00      	add	r7, sp, #0
 8007d32:	6078      	str	r0, [r7, #4]
 8007d34:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8007d36:	687b      	ldr	r3, [r7, #4]
 8007d38:	689b      	ldr	r3, [r3, #8]
 8007d3a:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8007d3c:	68fb      	ldr	r3, [r7, #12]
 8007d3e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007d42:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8007d44:	683a      	ldr	r2, [r7, #0]
 8007d46:	68fb      	ldr	r3, [r7, #12]
 8007d48:	4313      	orrs	r3, r2
 8007d4a:	f043 0307 	orr.w	r3, r3, #7
 8007d4e:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8007d50:	687b      	ldr	r3, [r7, #4]
 8007d52:	68fa      	ldr	r2, [r7, #12]
 8007d54:	609a      	str	r2, [r3, #8]
}
 8007d56:	bf00      	nop
 8007d58:	3714      	adds	r7, #20
 8007d5a:	46bd      	mov	sp, r7
 8007d5c:	bc80      	pop	{r7}
 8007d5e:	4770      	bx	lr

08007d60 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8007d60:	b480      	push	{r7}
 8007d62:	b087      	sub	sp, #28
 8007d64:	af00      	add	r7, sp, #0
 8007d66:	60f8      	str	r0, [r7, #12]
 8007d68:	60b9      	str	r1, [r7, #8]
 8007d6a:	607a      	str	r2, [r7, #4]
 8007d6c:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8007d6e:	68fb      	ldr	r3, [r7, #12]
 8007d70:	689b      	ldr	r3, [r3, #8]
 8007d72:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8007d74:	697b      	ldr	r3, [r7, #20]
 8007d76:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8007d7a:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8007d7c:	683b      	ldr	r3, [r7, #0]
 8007d7e:	021a      	lsls	r2, r3, #8
 8007d80:	687b      	ldr	r3, [r7, #4]
 8007d82:	431a      	orrs	r2, r3
 8007d84:	68bb      	ldr	r3, [r7, #8]
 8007d86:	4313      	orrs	r3, r2
 8007d88:	697a      	ldr	r2, [r7, #20]
 8007d8a:	4313      	orrs	r3, r2
 8007d8c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8007d8e:	68fb      	ldr	r3, [r7, #12]
 8007d90:	697a      	ldr	r2, [r7, #20]
 8007d92:	609a      	str	r2, [r3, #8]
}
 8007d94:	bf00      	nop
 8007d96:	371c      	adds	r7, #28
 8007d98:	46bd      	mov	sp, r7
 8007d9a:	bc80      	pop	{r7}
 8007d9c:	4770      	bx	lr

08007d9e <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8007d9e:	b480      	push	{r7}
 8007da0:	b087      	sub	sp, #28
 8007da2:	af00      	add	r7, sp, #0
 8007da4:	60f8      	str	r0, [r7, #12]
 8007da6:	60b9      	str	r1, [r7, #8]
 8007da8:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8007daa:	68bb      	ldr	r3, [r7, #8]
 8007dac:	f003 031f 	and.w	r3, r3, #31
 8007db0:	2201      	movs	r2, #1
 8007db2:	fa02 f303 	lsl.w	r3, r2, r3
 8007db6:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8007db8:	68fb      	ldr	r3, [r7, #12]
 8007dba:	6a1a      	ldr	r2, [r3, #32]
 8007dbc:	697b      	ldr	r3, [r7, #20]
 8007dbe:	43db      	mvns	r3, r3
 8007dc0:	401a      	ands	r2, r3
 8007dc2:	68fb      	ldr	r3, [r7, #12]
 8007dc4:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8007dc6:	68fb      	ldr	r3, [r7, #12]
 8007dc8:	6a1a      	ldr	r2, [r3, #32]
 8007dca:	68bb      	ldr	r3, [r7, #8]
 8007dcc:	f003 031f 	and.w	r3, r3, #31
 8007dd0:	6879      	ldr	r1, [r7, #4]
 8007dd2:	fa01 f303 	lsl.w	r3, r1, r3
 8007dd6:	431a      	orrs	r2, r3
 8007dd8:	68fb      	ldr	r3, [r7, #12]
 8007dda:	621a      	str	r2, [r3, #32]
}
 8007ddc:	bf00      	nop
 8007dde:	371c      	adds	r7, #28
 8007de0:	46bd      	mov	sp, r7
 8007de2:	bc80      	pop	{r7}
 8007de4:	4770      	bx	lr
	...

08007de8 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8007de8:	b480      	push	{r7}
 8007dea:	b085      	sub	sp, #20
 8007dec:	af00      	add	r7, sp, #0
 8007dee:	6078      	str	r0, [r7, #4]
 8007df0:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8007df2:	687b      	ldr	r3, [r7, #4]
 8007df4:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8007df8:	2b01      	cmp	r3, #1
 8007dfa:	d101      	bne.n	8007e00 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8007dfc:	2302      	movs	r3, #2
 8007dfe:	e05a      	b.n	8007eb6 <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8007e00:	687b      	ldr	r3, [r7, #4]
 8007e02:	2201      	movs	r2, #1
 8007e04:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007e08:	687b      	ldr	r3, [r7, #4]
 8007e0a:	2202      	movs	r2, #2
 8007e0c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8007e10:	687b      	ldr	r3, [r7, #4]
 8007e12:	681b      	ldr	r3, [r3, #0]
 8007e14:	685b      	ldr	r3, [r3, #4]
 8007e16:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8007e18:	687b      	ldr	r3, [r7, #4]
 8007e1a:	681b      	ldr	r3, [r3, #0]
 8007e1c:	689b      	ldr	r3, [r3, #8]
 8007e1e:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8007e20:	68fb      	ldr	r3, [r7, #12]
 8007e22:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007e26:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8007e28:	683b      	ldr	r3, [r7, #0]
 8007e2a:	681b      	ldr	r3, [r3, #0]
 8007e2c:	68fa      	ldr	r2, [r7, #12]
 8007e2e:	4313      	orrs	r3, r2
 8007e30:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8007e32:	687b      	ldr	r3, [r7, #4]
 8007e34:	681b      	ldr	r3, [r3, #0]
 8007e36:	68fa      	ldr	r2, [r7, #12]
 8007e38:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007e3a:	687b      	ldr	r3, [r7, #4]
 8007e3c:	681b      	ldr	r3, [r3, #0]
 8007e3e:	4a20      	ldr	r2, [pc, #128]	@ (8007ec0 <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 8007e40:	4293      	cmp	r3, r2
 8007e42:	d022      	beq.n	8007e8a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007e44:	687b      	ldr	r3, [r7, #4]
 8007e46:	681b      	ldr	r3, [r3, #0]
 8007e48:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007e4c:	d01d      	beq.n	8007e8a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007e4e:	687b      	ldr	r3, [r7, #4]
 8007e50:	681b      	ldr	r3, [r3, #0]
 8007e52:	4a1c      	ldr	r2, [pc, #112]	@ (8007ec4 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8007e54:	4293      	cmp	r3, r2
 8007e56:	d018      	beq.n	8007e8a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007e58:	687b      	ldr	r3, [r7, #4]
 8007e5a:	681b      	ldr	r3, [r3, #0]
 8007e5c:	4a1a      	ldr	r2, [pc, #104]	@ (8007ec8 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8007e5e:	4293      	cmp	r3, r2
 8007e60:	d013      	beq.n	8007e8a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007e62:	687b      	ldr	r3, [r7, #4]
 8007e64:	681b      	ldr	r3, [r3, #0]
 8007e66:	4a19      	ldr	r2, [pc, #100]	@ (8007ecc <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8007e68:	4293      	cmp	r3, r2
 8007e6a:	d00e      	beq.n	8007e8a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007e6c:	687b      	ldr	r3, [r7, #4]
 8007e6e:	681b      	ldr	r3, [r3, #0]
 8007e70:	4a17      	ldr	r2, [pc, #92]	@ (8007ed0 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8007e72:	4293      	cmp	r3, r2
 8007e74:	d009      	beq.n	8007e8a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007e76:	687b      	ldr	r3, [r7, #4]
 8007e78:	681b      	ldr	r3, [r3, #0]
 8007e7a:	4a16      	ldr	r2, [pc, #88]	@ (8007ed4 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8007e7c:	4293      	cmp	r3, r2
 8007e7e:	d004      	beq.n	8007e8a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007e80:	687b      	ldr	r3, [r7, #4]
 8007e82:	681b      	ldr	r3, [r3, #0]
 8007e84:	4a14      	ldr	r2, [pc, #80]	@ (8007ed8 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8007e86:	4293      	cmp	r3, r2
 8007e88:	d10c      	bne.n	8007ea4 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8007e8a:	68bb      	ldr	r3, [r7, #8]
 8007e8c:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8007e90:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8007e92:	683b      	ldr	r3, [r7, #0]
 8007e94:	685b      	ldr	r3, [r3, #4]
 8007e96:	68ba      	ldr	r2, [r7, #8]
 8007e98:	4313      	orrs	r3, r2
 8007e9a:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8007e9c:	687b      	ldr	r3, [r7, #4]
 8007e9e:	681b      	ldr	r3, [r3, #0]
 8007ea0:	68ba      	ldr	r2, [r7, #8]
 8007ea2:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8007ea4:	687b      	ldr	r3, [r7, #4]
 8007ea6:	2201      	movs	r2, #1
 8007ea8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8007eac:	687b      	ldr	r3, [r7, #4]
 8007eae:	2200      	movs	r2, #0
 8007eb0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8007eb4:	2300      	movs	r3, #0
}
 8007eb6:	4618      	mov	r0, r3
 8007eb8:	3714      	adds	r7, #20
 8007eba:	46bd      	mov	sp, r7
 8007ebc:	bc80      	pop	{r7}
 8007ebe:	4770      	bx	lr
 8007ec0:	40010000 	.word	0x40010000
 8007ec4:	40000400 	.word	0x40000400
 8007ec8:	40000800 	.word	0x40000800
 8007ecc:	40000c00 	.word	0x40000c00
 8007ed0:	40010400 	.word	0x40010400
 8007ed4:	40014000 	.word	0x40014000
 8007ed8:	40001800 	.word	0x40001800

08007edc <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8007edc:	b480      	push	{r7}
 8007ede:	b083      	sub	sp, #12
 8007ee0:	af00      	add	r7, sp, #0
 8007ee2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8007ee4:	bf00      	nop
 8007ee6:	370c      	adds	r7, #12
 8007ee8:	46bd      	mov	sp, r7
 8007eea:	bc80      	pop	{r7}
 8007eec:	4770      	bx	lr

08007eee <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8007eee:	b480      	push	{r7}
 8007ef0:	b083      	sub	sp, #12
 8007ef2:	af00      	add	r7, sp, #0
 8007ef4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8007ef6:	bf00      	nop
 8007ef8:	370c      	adds	r7, #12
 8007efa:	46bd      	mov	sp, r7
 8007efc:	bc80      	pop	{r7}
 8007efe:	4770      	bx	lr

08007f00 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8007f00:	b084      	sub	sp, #16
 8007f02:	b580      	push	{r7, lr}
 8007f04:	b084      	sub	sp, #16
 8007f06:	af00      	add	r7, sp, #0
 8007f08:	6078      	str	r0, [r7, #4]
 8007f0a:	f107 001c 	add.w	r0, r7, #28
 8007f0e:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8007f12:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 8007f16:	2b01      	cmp	r3, #1
 8007f18:	d123      	bne.n	8007f62 <USB_CoreInit+0x62>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8007f1a:	687b      	ldr	r3, [r7, #4]
 8007f1c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007f1e:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8007f22:	687b      	ldr	r3, [r7, #4]
 8007f24:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 8007f26:	687b      	ldr	r3, [r7, #4]
 8007f28:	68db      	ldr	r3, [r3, #12]
 8007f2a:	f423 0384 	bic.w	r3, r3, #4325376	@ 0x420000
 8007f2e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8007f32:	687a      	ldr	r2, [r7, #4]
 8007f34:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 8007f36:	687b      	ldr	r3, [r7, #4]
 8007f38:	68db      	ldr	r3, [r3, #12]
 8007f3a:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8007f3e:	687b      	ldr	r3, [r7, #4]
 8007f40:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 8007f42:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8007f46:	2b01      	cmp	r3, #1
 8007f48:	d105      	bne.n	8007f56 <USB_CoreInit+0x56>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 8007f4a:	687b      	ldr	r3, [r7, #4]
 8007f4c:	68db      	ldr	r3, [r3, #12]
 8007f4e:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 8007f52:	687b      	ldr	r3, [r7, #4]
 8007f54:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8007f56:	6878      	ldr	r0, [r7, #4]
 8007f58:	f001 fac0 	bl	80094dc <USB_CoreReset>
 8007f5c:	4603      	mov	r3, r0
 8007f5e:	73fb      	strb	r3, [r7, #15]
 8007f60:	e010      	b.n	8007f84 <USB_CoreInit+0x84>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 8007f62:	687b      	ldr	r3, [r7, #4]
 8007f64:	68db      	ldr	r3, [r3, #12]
 8007f66:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8007f6a:	687b      	ldr	r3, [r7, #4]
 8007f6c:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8007f6e:	6878      	ldr	r0, [r7, #4]
 8007f70:	f001 fab4 	bl	80094dc <USB_CoreReset>
 8007f74:	4603      	mov	r3, r0
 8007f76:	73fb      	strb	r3, [r7, #15]

    /* Activate the USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8007f78:	687b      	ldr	r3, [r7, #4]
 8007f7a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007f7c:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8007f80:	687b      	ldr	r3, [r7, #4]
 8007f82:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  if (cfg.dma_enable == 1U)
 8007f84:	7fbb      	ldrb	r3, [r7, #30]
 8007f86:	2b01      	cmp	r3, #1
 8007f88:	d10b      	bne.n	8007fa2 <USB_CoreInit+0xa2>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 8007f8a:	687b      	ldr	r3, [r7, #4]
 8007f8c:	689b      	ldr	r3, [r3, #8]
 8007f8e:	f043 0206 	orr.w	r2, r3, #6
 8007f92:	687b      	ldr	r3, [r7, #4]
 8007f94:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 8007f96:	687b      	ldr	r3, [r7, #4]
 8007f98:	689b      	ldr	r3, [r3, #8]
 8007f9a:	f043 0220 	orr.w	r2, r3, #32
 8007f9e:	687b      	ldr	r3, [r7, #4]
 8007fa0:	609a      	str	r2, [r3, #8]
  }

  return ret;
 8007fa2:	7bfb      	ldrb	r3, [r7, #15]
}
 8007fa4:	4618      	mov	r0, r3
 8007fa6:	3710      	adds	r7, #16
 8007fa8:	46bd      	mov	sp, r7
 8007faa:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8007fae:	b004      	add	sp, #16
 8007fb0:	4770      	bx	lr
	...

08007fb4 <USB_SetTurnaroundTime>:
  * @param  hclk: AHB clock frequency
  * @retval USB turnaround time In PHY Clocks number
  */
HAL_StatusTypeDef USB_SetTurnaroundTime(USB_OTG_GlobalTypeDef *USBx,
                                        uint32_t hclk, uint8_t speed)
{
 8007fb4:	b480      	push	{r7}
 8007fb6:	b087      	sub	sp, #28
 8007fb8:	af00      	add	r7, sp, #0
 8007fba:	60f8      	str	r0, [r7, #12]
 8007fbc:	60b9      	str	r1, [r7, #8]
 8007fbe:	4613      	mov	r3, r2
 8007fc0:	71fb      	strb	r3, [r7, #7]

  /* The USBTRD is configured according to the tables below, depending on AHB frequency
  used by application. In the low AHB frequency range it is used to stretch enough the USB response
  time to IN tokens, the USB turnaround time, so to compensate for the longer AHB read access
  latency to the Data FIFO */
  if (speed == USBD_FS_SPEED)
 8007fc2:	79fb      	ldrb	r3, [r7, #7]
 8007fc4:	2b02      	cmp	r3, #2
 8007fc6:	d165      	bne.n	8008094 <USB_SetTurnaroundTime+0xe0>
  {
    if ((hclk >= 14200000U) && (hclk < 15000000U))
 8007fc8:	68bb      	ldr	r3, [r7, #8]
 8007fca:	4a41      	ldr	r2, [pc, #260]	@ (80080d0 <USB_SetTurnaroundTime+0x11c>)
 8007fcc:	4293      	cmp	r3, r2
 8007fce:	d906      	bls.n	8007fde <USB_SetTurnaroundTime+0x2a>
 8007fd0:	68bb      	ldr	r3, [r7, #8]
 8007fd2:	4a40      	ldr	r2, [pc, #256]	@ (80080d4 <USB_SetTurnaroundTime+0x120>)
 8007fd4:	4293      	cmp	r3, r2
 8007fd6:	d202      	bcs.n	8007fde <USB_SetTurnaroundTime+0x2a>
    {
      /* hclk Clock Range between 14.2-15 MHz */
      UsbTrd = 0xFU;
 8007fd8:	230f      	movs	r3, #15
 8007fda:	617b      	str	r3, [r7, #20]
 8007fdc:	e062      	b.n	80080a4 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 15000000U) && (hclk < 16000000U))
 8007fde:	68bb      	ldr	r3, [r7, #8]
 8007fe0:	4a3c      	ldr	r2, [pc, #240]	@ (80080d4 <USB_SetTurnaroundTime+0x120>)
 8007fe2:	4293      	cmp	r3, r2
 8007fe4:	d306      	bcc.n	8007ff4 <USB_SetTurnaroundTime+0x40>
 8007fe6:	68bb      	ldr	r3, [r7, #8]
 8007fe8:	4a3b      	ldr	r2, [pc, #236]	@ (80080d8 <USB_SetTurnaroundTime+0x124>)
 8007fea:	4293      	cmp	r3, r2
 8007fec:	d202      	bcs.n	8007ff4 <USB_SetTurnaroundTime+0x40>
    {
      /* hclk Clock Range between 15-16 MHz */
      UsbTrd = 0xEU;
 8007fee:	230e      	movs	r3, #14
 8007ff0:	617b      	str	r3, [r7, #20]
 8007ff2:	e057      	b.n	80080a4 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 16000000U) && (hclk < 17200000U))
 8007ff4:	68bb      	ldr	r3, [r7, #8]
 8007ff6:	4a38      	ldr	r2, [pc, #224]	@ (80080d8 <USB_SetTurnaroundTime+0x124>)
 8007ff8:	4293      	cmp	r3, r2
 8007ffa:	d306      	bcc.n	800800a <USB_SetTurnaroundTime+0x56>
 8007ffc:	68bb      	ldr	r3, [r7, #8]
 8007ffe:	4a37      	ldr	r2, [pc, #220]	@ (80080dc <USB_SetTurnaroundTime+0x128>)
 8008000:	4293      	cmp	r3, r2
 8008002:	d202      	bcs.n	800800a <USB_SetTurnaroundTime+0x56>
    {
      /* hclk Clock Range between 16-17.2 MHz */
      UsbTrd = 0xDU;
 8008004:	230d      	movs	r3, #13
 8008006:	617b      	str	r3, [r7, #20]
 8008008:	e04c      	b.n	80080a4 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 17200000U) && (hclk < 18500000U))
 800800a:	68bb      	ldr	r3, [r7, #8]
 800800c:	4a33      	ldr	r2, [pc, #204]	@ (80080dc <USB_SetTurnaroundTime+0x128>)
 800800e:	4293      	cmp	r3, r2
 8008010:	d306      	bcc.n	8008020 <USB_SetTurnaroundTime+0x6c>
 8008012:	68bb      	ldr	r3, [r7, #8]
 8008014:	4a32      	ldr	r2, [pc, #200]	@ (80080e0 <USB_SetTurnaroundTime+0x12c>)
 8008016:	4293      	cmp	r3, r2
 8008018:	d802      	bhi.n	8008020 <USB_SetTurnaroundTime+0x6c>
    {
      /* hclk Clock Range between 17.2-18.5 MHz */
      UsbTrd = 0xCU;
 800801a:	230c      	movs	r3, #12
 800801c:	617b      	str	r3, [r7, #20]
 800801e:	e041      	b.n	80080a4 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 18500000U) && (hclk < 20000000U))
 8008020:	68bb      	ldr	r3, [r7, #8]
 8008022:	4a2f      	ldr	r2, [pc, #188]	@ (80080e0 <USB_SetTurnaroundTime+0x12c>)
 8008024:	4293      	cmp	r3, r2
 8008026:	d906      	bls.n	8008036 <USB_SetTurnaroundTime+0x82>
 8008028:	68bb      	ldr	r3, [r7, #8]
 800802a:	4a2e      	ldr	r2, [pc, #184]	@ (80080e4 <USB_SetTurnaroundTime+0x130>)
 800802c:	4293      	cmp	r3, r2
 800802e:	d802      	bhi.n	8008036 <USB_SetTurnaroundTime+0x82>
    {
      /* hclk Clock Range between 18.5-20 MHz */
      UsbTrd = 0xBU;
 8008030:	230b      	movs	r3, #11
 8008032:	617b      	str	r3, [r7, #20]
 8008034:	e036      	b.n	80080a4 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 20000000U) && (hclk < 21800000U))
 8008036:	68bb      	ldr	r3, [r7, #8]
 8008038:	4a2a      	ldr	r2, [pc, #168]	@ (80080e4 <USB_SetTurnaroundTime+0x130>)
 800803a:	4293      	cmp	r3, r2
 800803c:	d906      	bls.n	800804c <USB_SetTurnaroundTime+0x98>
 800803e:	68bb      	ldr	r3, [r7, #8]
 8008040:	4a29      	ldr	r2, [pc, #164]	@ (80080e8 <USB_SetTurnaroundTime+0x134>)
 8008042:	4293      	cmp	r3, r2
 8008044:	d802      	bhi.n	800804c <USB_SetTurnaroundTime+0x98>
    {
      /* hclk Clock Range between 20-21.8 MHz */
      UsbTrd = 0xAU;
 8008046:	230a      	movs	r3, #10
 8008048:	617b      	str	r3, [r7, #20]
 800804a:	e02b      	b.n	80080a4 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 21800000U) && (hclk < 24000000U))
 800804c:	68bb      	ldr	r3, [r7, #8]
 800804e:	4a26      	ldr	r2, [pc, #152]	@ (80080e8 <USB_SetTurnaroundTime+0x134>)
 8008050:	4293      	cmp	r3, r2
 8008052:	d906      	bls.n	8008062 <USB_SetTurnaroundTime+0xae>
 8008054:	68bb      	ldr	r3, [r7, #8]
 8008056:	4a25      	ldr	r2, [pc, #148]	@ (80080ec <USB_SetTurnaroundTime+0x138>)
 8008058:	4293      	cmp	r3, r2
 800805a:	d202      	bcs.n	8008062 <USB_SetTurnaroundTime+0xae>
    {
      /* hclk Clock Range between 21.8-24 MHz */
      UsbTrd = 0x9U;
 800805c:	2309      	movs	r3, #9
 800805e:	617b      	str	r3, [r7, #20]
 8008060:	e020      	b.n	80080a4 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 24000000U) && (hclk < 27700000U))
 8008062:	68bb      	ldr	r3, [r7, #8]
 8008064:	4a21      	ldr	r2, [pc, #132]	@ (80080ec <USB_SetTurnaroundTime+0x138>)
 8008066:	4293      	cmp	r3, r2
 8008068:	d306      	bcc.n	8008078 <USB_SetTurnaroundTime+0xc4>
 800806a:	68bb      	ldr	r3, [r7, #8]
 800806c:	4a20      	ldr	r2, [pc, #128]	@ (80080f0 <USB_SetTurnaroundTime+0x13c>)
 800806e:	4293      	cmp	r3, r2
 8008070:	d802      	bhi.n	8008078 <USB_SetTurnaroundTime+0xc4>
    {
      /* hclk Clock Range between 24-27.7 MHz */
      UsbTrd = 0x8U;
 8008072:	2308      	movs	r3, #8
 8008074:	617b      	str	r3, [r7, #20]
 8008076:	e015      	b.n	80080a4 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 27700000U) && (hclk < 32000000U))
 8008078:	68bb      	ldr	r3, [r7, #8]
 800807a:	4a1d      	ldr	r2, [pc, #116]	@ (80080f0 <USB_SetTurnaroundTime+0x13c>)
 800807c:	4293      	cmp	r3, r2
 800807e:	d906      	bls.n	800808e <USB_SetTurnaroundTime+0xda>
 8008080:	68bb      	ldr	r3, [r7, #8]
 8008082:	4a1c      	ldr	r2, [pc, #112]	@ (80080f4 <USB_SetTurnaroundTime+0x140>)
 8008084:	4293      	cmp	r3, r2
 8008086:	d202      	bcs.n	800808e <USB_SetTurnaroundTime+0xda>
    {
      /* hclk Clock Range between 27.7-32 MHz */
      UsbTrd = 0x7U;
 8008088:	2307      	movs	r3, #7
 800808a:	617b      	str	r3, [r7, #20]
 800808c:	e00a      	b.n	80080a4 <USB_SetTurnaroundTime+0xf0>
    }
    else /* if(hclk >= 32000000) */
    {
      /* hclk Clock Range between 32-200 MHz */
      UsbTrd = 0x6U;
 800808e:	2306      	movs	r3, #6
 8008090:	617b      	str	r3, [r7, #20]
 8008092:	e007      	b.n	80080a4 <USB_SetTurnaroundTime+0xf0>
    }
  }
  else if (speed == USBD_HS_SPEED)
 8008094:	79fb      	ldrb	r3, [r7, #7]
 8008096:	2b00      	cmp	r3, #0
 8008098:	d102      	bne.n	80080a0 <USB_SetTurnaroundTime+0xec>
  {
    UsbTrd = USBD_HS_TRDT_VALUE;
 800809a:	2309      	movs	r3, #9
 800809c:	617b      	str	r3, [r7, #20]
 800809e:	e001      	b.n	80080a4 <USB_SetTurnaroundTime+0xf0>
  }
  else
  {
    UsbTrd = USBD_DEFAULT_TRDT_VALUE;
 80080a0:	2309      	movs	r3, #9
 80080a2:	617b      	str	r3, [r7, #20]
  }

  USBx->GUSBCFG &= ~USB_OTG_GUSBCFG_TRDT;
 80080a4:	68fb      	ldr	r3, [r7, #12]
 80080a6:	68db      	ldr	r3, [r3, #12]
 80080a8:	f423 5270 	bic.w	r2, r3, #15360	@ 0x3c00
 80080ac:	68fb      	ldr	r3, [r7, #12]
 80080ae:	60da      	str	r2, [r3, #12]
  USBx->GUSBCFG |= (uint32_t)((UsbTrd << 10) & USB_OTG_GUSBCFG_TRDT);
 80080b0:	68fb      	ldr	r3, [r7, #12]
 80080b2:	68da      	ldr	r2, [r3, #12]
 80080b4:	697b      	ldr	r3, [r7, #20]
 80080b6:	029b      	lsls	r3, r3, #10
 80080b8:	f403 5370 	and.w	r3, r3, #15360	@ 0x3c00
 80080bc:	431a      	orrs	r2, r3
 80080be:	68fb      	ldr	r3, [r7, #12]
 80080c0:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 80080c2:	2300      	movs	r3, #0
}
 80080c4:	4618      	mov	r0, r3
 80080c6:	371c      	adds	r7, #28
 80080c8:	46bd      	mov	sp, r7
 80080ca:	bc80      	pop	{r7}
 80080cc:	4770      	bx	lr
 80080ce:	bf00      	nop
 80080d0:	00d8acbf 	.word	0x00d8acbf
 80080d4:	00e4e1c0 	.word	0x00e4e1c0
 80080d8:	00f42400 	.word	0x00f42400
 80080dc:	01067380 	.word	0x01067380
 80080e0:	011a499f 	.word	0x011a499f
 80080e4:	01312cff 	.word	0x01312cff
 80080e8:	014ca43f 	.word	0x014ca43f
 80080ec:	016e3600 	.word	0x016e3600
 80080f0:	01a6ab1f 	.word	0x01a6ab1f
 80080f4:	01e84800 	.word	0x01e84800

080080f8 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 80080f8:	b480      	push	{r7}
 80080fa:	b083      	sub	sp, #12
 80080fc:	af00      	add	r7, sp, #0
 80080fe:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 8008100:	687b      	ldr	r3, [r7, #4]
 8008102:	689b      	ldr	r3, [r3, #8]
 8008104:	f043 0201 	orr.w	r2, r3, #1
 8008108:	687b      	ldr	r3, [r7, #4]
 800810a:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 800810c:	2300      	movs	r3, #0
}
 800810e:	4618      	mov	r0, r3
 8008110:	370c      	adds	r7, #12
 8008112:	46bd      	mov	sp, r7
 8008114:	bc80      	pop	{r7}
 8008116:	4770      	bx	lr

08008118 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8008118:	b480      	push	{r7}
 800811a:	b083      	sub	sp, #12
 800811c:	af00      	add	r7, sp, #0
 800811e:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 8008120:	687b      	ldr	r3, [r7, #4]
 8008122:	689b      	ldr	r3, [r3, #8]
 8008124:	f023 0201 	bic.w	r2, r3, #1
 8008128:	687b      	ldr	r3, [r7, #4]
 800812a:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 800812c:	2300      	movs	r3, #0
}
 800812e:	4618      	mov	r0, r3
 8008130:	370c      	adds	r7, #12
 8008132:	46bd      	mov	sp, r7
 8008134:	bc80      	pop	{r7}
 8008136:	4770      	bx	lr

08008138 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 8008138:	b580      	push	{r7, lr}
 800813a:	b084      	sub	sp, #16
 800813c:	af00      	add	r7, sp, #0
 800813e:	6078      	str	r0, [r7, #4]
 8008140:	460b      	mov	r3, r1
 8008142:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 8008144:	2300      	movs	r3, #0
 8008146:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 8008148:	687b      	ldr	r3, [r7, #4]
 800814a:	68db      	ldr	r3, [r3, #12]
 800814c:	f023 42c0 	bic.w	r2, r3, #1610612736	@ 0x60000000
 8008150:	687b      	ldr	r3, [r7, #4]
 8008152:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 8008154:	78fb      	ldrb	r3, [r7, #3]
 8008156:	2b01      	cmp	r3, #1
 8008158:	d115      	bne.n	8008186 <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 800815a:	687b      	ldr	r3, [r7, #4]
 800815c:	68db      	ldr	r3, [r3, #12]
 800815e:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 8008162:	687b      	ldr	r3, [r7, #4]
 8008164:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 8008166:	200a      	movs	r0, #10
 8008168:	f7fa fd6c 	bl	8002c44 <HAL_Delay>
      ms += 10U;
 800816c:	68fb      	ldr	r3, [r7, #12]
 800816e:	330a      	adds	r3, #10
 8008170:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 8008172:	6878      	ldr	r0, [r7, #4]
 8008174:	f001 f926 	bl	80093c4 <USB_GetMode>
 8008178:	4603      	mov	r3, r0
 800817a:	2b01      	cmp	r3, #1
 800817c:	d01e      	beq.n	80081bc <USB_SetCurrentMode+0x84>
 800817e:	68fb      	ldr	r3, [r7, #12]
 8008180:	2bc7      	cmp	r3, #199	@ 0xc7
 8008182:	d9f0      	bls.n	8008166 <USB_SetCurrentMode+0x2e>
 8008184:	e01a      	b.n	80081bc <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 8008186:	78fb      	ldrb	r3, [r7, #3]
 8008188:	2b00      	cmp	r3, #0
 800818a:	d115      	bne.n	80081b8 <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 800818c:	687b      	ldr	r3, [r7, #4]
 800818e:	68db      	ldr	r3, [r3, #12]
 8008190:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 8008194:	687b      	ldr	r3, [r7, #4]
 8008196:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 8008198:	200a      	movs	r0, #10
 800819a:	f7fa fd53 	bl	8002c44 <HAL_Delay>
      ms += 10U;
 800819e:	68fb      	ldr	r3, [r7, #12]
 80081a0:	330a      	adds	r3, #10
 80081a2:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 80081a4:	6878      	ldr	r0, [r7, #4]
 80081a6:	f001 f90d 	bl	80093c4 <USB_GetMode>
 80081aa:	4603      	mov	r3, r0
 80081ac:	2b00      	cmp	r3, #0
 80081ae:	d005      	beq.n	80081bc <USB_SetCurrentMode+0x84>
 80081b0:	68fb      	ldr	r3, [r7, #12]
 80081b2:	2bc7      	cmp	r3, #199	@ 0xc7
 80081b4:	d9f0      	bls.n	8008198 <USB_SetCurrentMode+0x60>
 80081b6:	e001      	b.n	80081bc <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 80081b8:	2301      	movs	r3, #1
 80081ba:	e005      	b.n	80081c8 <USB_SetCurrentMode+0x90>
  }

  if (ms == HAL_USB_CURRENT_MODE_MAX_DELAY_MS)
 80081bc:	68fb      	ldr	r3, [r7, #12]
 80081be:	2bc8      	cmp	r3, #200	@ 0xc8
 80081c0:	d101      	bne.n	80081c6 <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 80081c2:	2301      	movs	r3, #1
 80081c4:	e000      	b.n	80081c8 <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 80081c6:	2300      	movs	r3, #0
}
 80081c8:	4618      	mov	r0, r3
 80081ca:	3710      	adds	r7, #16
 80081cc:	46bd      	mov	sp, r7
 80081ce:	bd80      	pop	{r7, pc}

080081d0 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 80081d0:	b084      	sub	sp, #16
 80081d2:	b580      	push	{r7, lr}
 80081d4:	b086      	sub	sp, #24
 80081d6:	af00      	add	r7, sp, #0
 80081d8:	6078      	str	r0, [r7, #4]
 80081da:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 80081de:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 80081e2:	2300      	movs	r3, #0
 80081e4:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80081e6:	687b      	ldr	r3, [r7, #4]
 80081e8:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 80081ea:	2300      	movs	r3, #0
 80081ec:	613b      	str	r3, [r7, #16]
 80081ee:	e009      	b.n	8008204 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 80081f0:	687a      	ldr	r2, [r7, #4]
 80081f2:	693b      	ldr	r3, [r7, #16]
 80081f4:	3340      	adds	r3, #64	@ 0x40
 80081f6:	009b      	lsls	r3, r3, #2
 80081f8:	4413      	add	r3, r2
 80081fa:	2200      	movs	r2, #0
 80081fc:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 80081fe:	693b      	ldr	r3, [r7, #16]
 8008200:	3301      	adds	r3, #1
 8008202:	613b      	str	r3, [r7, #16]
 8008204:	693b      	ldr	r3, [r7, #16]
 8008206:	2b0e      	cmp	r3, #14
 8008208:	d9f2      	bls.n	80081f0 <USB_DevInit+0x20>
  }

  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 800820a:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 800820e:	2b00      	cmp	r3, #0
 8008210:	d11c      	bne.n	800824c <USB_DevInit+0x7c>
  {
    /*
     * disable HW VBUS sensing. VBUS is internally considered to be always
     * at VBUS-Valid level (5V).
     */
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8008212:	68fb      	ldr	r3, [r7, #12]
 8008214:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008218:	685b      	ldr	r3, [r3, #4]
 800821a:	68fa      	ldr	r2, [r7, #12]
 800821c:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8008220:	f043 0302 	orr.w	r3, r3, #2
 8008224:	6053      	str	r3, [r2, #4]
    USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 8008226:	687b      	ldr	r3, [r7, #4]
 8008228:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800822a:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 800822e:	687b      	ldr	r3, [r7, #4]
 8008230:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSBSEN;
 8008232:	687b      	ldr	r3, [r7, #4]
 8008234:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008236:	f423 2200 	bic.w	r2, r3, #524288	@ 0x80000
 800823a:	687b      	ldr	r3, [r7, #4]
 800823c:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSASEN;
 800823e:	687b      	ldr	r3, [r7, #4]
 8008240:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008242:	f423 2280 	bic.w	r2, r3, #262144	@ 0x40000
 8008246:	687b      	ldr	r3, [r7, #4]
 8008248:	639a      	str	r2, [r3, #56]	@ 0x38
 800824a:	e00b      	b.n	8008264 <USB_DevInit+0x94>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG &= ~USB_OTG_GCCFG_NOVBUSSENS;
 800824c:	687b      	ldr	r3, [r7, #4]
 800824e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008250:	f423 1200 	bic.w	r2, r3, #2097152	@ 0x200000
 8008254:	687b      	ldr	r3, [r7, #4]
 8008256:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG |= USB_OTG_GCCFG_VBUSBSEN;
 8008258:	687b      	ldr	r3, [r7, #4]
 800825a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800825c:	f443 2200 	orr.w	r2, r3, #524288	@ 0x80000
 8008260:	687b      	ldr	r3, [r7, #4]
 8008262:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 8008264:	68fb      	ldr	r3, [r7, #12]
 8008266:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800826a:	461a      	mov	r2, r3
 800826c:	2300      	movs	r3, #0
 800826e:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8008270:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 8008274:	2b01      	cmp	r3, #1
 8008276:	d10d      	bne.n	8008294 <USB_DevInit+0xc4>
  {
    if (cfg.speed == USBD_HS_SPEED)
 8008278:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800827c:	2b00      	cmp	r3, #0
 800827e:	d104      	bne.n	800828a <USB_DevInit+0xba>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 8008280:	2100      	movs	r1, #0
 8008282:	6878      	ldr	r0, [r7, #4]
 8008284:	f000 f966 	bl	8008554 <USB_SetDevSpeed>
 8008288:	e008      	b.n	800829c <USB_DevInit+0xcc>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 800828a:	2101      	movs	r1, #1
 800828c:	6878      	ldr	r0, [r7, #4]
 800828e:	f000 f961 	bl	8008554 <USB_SetDevSpeed>
 8008292:	e003      	b.n	800829c <USB_DevInit+0xcc>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 8008294:	2103      	movs	r1, #3
 8008296:	6878      	ldr	r0, [r7, #4]
 8008298:	f000 f95c 	bl	8008554 <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 800829c:	2110      	movs	r1, #16
 800829e:	6878      	ldr	r0, [r7, #4]
 80082a0:	f000 f8fa 	bl	8008498 <USB_FlushTxFifo>
 80082a4:	4603      	mov	r3, r0
 80082a6:	2b00      	cmp	r3, #0
 80082a8:	d001      	beq.n	80082ae <USB_DevInit+0xde>
  {
    ret = HAL_ERROR;
 80082aa:	2301      	movs	r3, #1
 80082ac:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 80082ae:	6878      	ldr	r0, [r7, #4]
 80082b0:	f000 f923 	bl	80084fa <USB_FlushRxFifo>
 80082b4:	4603      	mov	r3, r0
 80082b6:	2b00      	cmp	r3, #0
 80082b8:	d001      	beq.n	80082be <USB_DevInit+0xee>
  {
    ret = HAL_ERROR;
 80082ba:	2301      	movs	r3, #1
 80082bc:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 80082be:	68fb      	ldr	r3, [r7, #12]
 80082c0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80082c4:	461a      	mov	r2, r3
 80082c6:	2300      	movs	r3, #0
 80082c8:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 80082ca:	68fb      	ldr	r3, [r7, #12]
 80082cc:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80082d0:	461a      	mov	r2, r3
 80082d2:	2300      	movs	r3, #0
 80082d4:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 80082d6:	68fb      	ldr	r3, [r7, #12]
 80082d8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80082dc:	461a      	mov	r2, r3
 80082de:	2300      	movs	r3, #0
 80082e0:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 80082e2:	2300      	movs	r3, #0
 80082e4:	613b      	str	r3, [r7, #16]
 80082e6:	e043      	b.n	8008370 <USB_DevInit+0x1a0>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 80082e8:	693b      	ldr	r3, [r7, #16]
 80082ea:	015a      	lsls	r2, r3, #5
 80082ec:	68fb      	ldr	r3, [r7, #12]
 80082ee:	4413      	add	r3, r2
 80082f0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80082f4:	681b      	ldr	r3, [r3, #0]
 80082f6:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80082fa:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80082fe:	d118      	bne.n	8008332 <USB_DevInit+0x162>
    {
      if (i == 0U)
 8008300:	693b      	ldr	r3, [r7, #16]
 8008302:	2b00      	cmp	r3, #0
 8008304:	d10a      	bne.n	800831c <USB_DevInit+0x14c>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 8008306:	693b      	ldr	r3, [r7, #16]
 8008308:	015a      	lsls	r2, r3, #5
 800830a:	68fb      	ldr	r3, [r7, #12]
 800830c:	4413      	add	r3, r2
 800830e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008312:	461a      	mov	r2, r3
 8008314:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8008318:	6013      	str	r3, [r2, #0]
 800831a:	e013      	b.n	8008344 <USB_DevInit+0x174>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 800831c:	693b      	ldr	r3, [r7, #16]
 800831e:	015a      	lsls	r2, r3, #5
 8008320:	68fb      	ldr	r3, [r7, #12]
 8008322:	4413      	add	r3, r2
 8008324:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008328:	461a      	mov	r2, r3
 800832a:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 800832e:	6013      	str	r3, [r2, #0]
 8008330:	e008      	b.n	8008344 <USB_DevInit+0x174>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 8008332:	693b      	ldr	r3, [r7, #16]
 8008334:	015a      	lsls	r2, r3, #5
 8008336:	68fb      	ldr	r3, [r7, #12]
 8008338:	4413      	add	r3, r2
 800833a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800833e:	461a      	mov	r2, r3
 8008340:	2300      	movs	r3, #0
 8008342:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 8008344:	693b      	ldr	r3, [r7, #16]
 8008346:	015a      	lsls	r2, r3, #5
 8008348:	68fb      	ldr	r3, [r7, #12]
 800834a:	4413      	add	r3, r2
 800834c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008350:	461a      	mov	r2, r3
 8008352:	2300      	movs	r3, #0
 8008354:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 8008356:	693b      	ldr	r3, [r7, #16]
 8008358:	015a      	lsls	r2, r3, #5
 800835a:	68fb      	ldr	r3, [r7, #12]
 800835c:	4413      	add	r3, r2
 800835e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008362:	461a      	mov	r2, r3
 8008364:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8008368:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800836a:	693b      	ldr	r3, [r7, #16]
 800836c:	3301      	adds	r3, #1
 800836e:	613b      	str	r3, [r7, #16]
 8008370:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8008374:	461a      	mov	r2, r3
 8008376:	693b      	ldr	r3, [r7, #16]
 8008378:	4293      	cmp	r3, r2
 800837a:	d3b5      	bcc.n	80082e8 <USB_DevInit+0x118>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 800837c:	2300      	movs	r3, #0
 800837e:	613b      	str	r3, [r7, #16]
 8008380:	e043      	b.n	800840a <USB_DevInit+0x23a>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8008382:	693b      	ldr	r3, [r7, #16]
 8008384:	015a      	lsls	r2, r3, #5
 8008386:	68fb      	ldr	r3, [r7, #12]
 8008388:	4413      	add	r3, r2
 800838a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800838e:	681b      	ldr	r3, [r3, #0]
 8008390:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8008394:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8008398:	d118      	bne.n	80083cc <USB_DevInit+0x1fc>
    {
      if (i == 0U)
 800839a:	693b      	ldr	r3, [r7, #16]
 800839c:	2b00      	cmp	r3, #0
 800839e:	d10a      	bne.n	80083b6 <USB_DevInit+0x1e6>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 80083a0:	693b      	ldr	r3, [r7, #16]
 80083a2:	015a      	lsls	r2, r3, #5
 80083a4:	68fb      	ldr	r3, [r7, #12]
 80083a6:	4413      	add	r3, r2
 80083a8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80083ac:	461a      	mov	r2, r3
 80083ae:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 80083b2:	6013      	str	r3, [r2, #0]
 80083b4:	e013      	b.n	80083de <USB_DevInit+0x20e>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 80083b6:	693b      	ldr	r3, [r7, #16]
 80083b8:	015a      	lsls	r2, r3, #5
 80083ba:	68fb      	ldr	r3, [r7, #12]
 80083bc:	4413      	add	r3, r2
 80083be:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80083c2:	461a      	mov	r2, r3
 80083c4:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 80083c8:	6013      	str	r3, [r2, #0]
 80083ca:	e008      	b.n	80083de <USB_DevInit+0x20e>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 80083cc:	693b      	ldr	r3, [r7, #16]
 80083ce:	015a      	lsls	r2, r3, #5
 80083d0:	68fb      	ldr	r3, [r7, #12]
 80083d2:	4413      	add	r3, r2
 80083d4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80083d8:	461a      	mov	r2, r3
 80083da:	2300      	movs	r3, #0
 80083dc:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 80083de:	693b      	ldr	r3, [r7, #16]
 80083e0:	015a      	lsls	r2, r3, #5
 80083e2:	68fb      	ldr	r3, [r7, #12]
 80083e4:	4413      	add	r3, r2
 80083e6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80083ea:	461a      	mov	r2, r3
 80083ec:	2300      	movs	r3, #0
 80083ee:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 80083f0:	693b      	ldr	r3, [r7, #16]
 80083f2:	015a      	lsls	r2, r3, #5
 80083f4:	68fb      	ldr	r3, [r7, #12]
 80083f6:	4413      	add	r3, r2
 80083f8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80083fc:	461a      	mov	r2, r3
 80083fe:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8008402:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8008404:	693b      	ldr	r3, [r7, #16]
 8008406:	3301      	adds	r3, #1
 8008408:	613b      	str	r3, [r7, #16]
 800840a:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 800840e:	461a      	mov	r2, r3
 8008410:	693b      	ldr	r3, [r7, #16]
 8008412:	4293      	cmp	r3, r2
 8008414:	d3b5      	bcc.n	8008382 <USB_DevInit+0x1b2>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 8008416:	68fb      	ldr	r3, [r7, #12]
 8008418:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800841c:	691b      	ldr	r3, [r3, #16]
 800841e:	68fa      	ldr	r2, [r7, #12]
 8008420:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8008424:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8008428:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 800842a:	687b      	ldr	r3, [r7, #4]
 800842c:	2200      	movs	r2, #0
 800842e:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 8008430:	687b      	ldr	r3, [r7, #4]
 8008432:	f06f 4280 	mvn.w	r2, #1073741824	@ 0x40000000
 8008436:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 8008438:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800843c:	2b00      	cmp	r3, #0
 800843e:	d105      	bne.n	800844c <USB_DevInit+0x27c>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 8008440:	687b      	ldr	r3, [r7, #4]
 8008442:	699b      	ldr	r3, [r3, #24]
 8008444:	f043 0210 	orr.w	r2, r3, #16
 8008448:	687b      	ldr	r3, [r7, #4]
 800844a:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 800844c:	687b      	ldr	r3, [r7, #4]
 800844e:	699a      	ldr	r2, [r3, #24]
 8008450:	4b10      	ldr	r3, [pc, #64]	@ (8008494 <USB_DevInit+0x2c4>)
 8008452:	4313      	orrs	r3, r2
 8008454:	687a      	ldr	r2, [r7, #4]
 8008456:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 8008458:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 800845c:	2b00      	cmp	r3, #0
 800845e:	d005      	beq.n	800846c <USB_DevInit+0x29c>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 8008460:	687b      	ldr	r3, [r7, #4]
 8008462:	699b      	ldr	r3, [r3, #24]
 8008464:	f043 0208 	orr.w	r2, r3, #8
 8008468:	687b      	ldr	r3, [r7, #4]
 800846a:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 800846c:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8008470:	2b01      	cmp	r3, #1
 8008472:	d107      	bne.n	8008484 <USB_DevInit+0x2b4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 8008474:	687b      	ldr	r3, [r7, #4]
 8008476:	699b      	ldr	r3, [r3, #24]
 8008478:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800847c:	f043 0304 	orr.w	r3, r3, #4
 8008480:	687a      	ldr	r2, [r7, #4]
 8008482:	6193      	str	r3, [r2, #24]
  }

  return ret;
 8008484:	7dfb      	ldrb	r3, [r7, #23]
}
 8008486:	4618      	mov	r0, r3
 8008488:	3718      	adds	r7, #24
 800848a:	46bd      	mov	sp, r7
 800848c:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8008490:	b004      	add	sp, #16
 8008492:	4770      	bx	lr
 8008494:	803c3800 	.word	0x803c3800

08008498 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 8008498:	b480      	push	{r7}
 800849a:	b085      	sub	sp, #20
 800849c:	af00      	add	r7, sp, #0
 800849e:	6078      	str	r0, [r7, #4]
 80084a0:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 80084a2:	2300      	movs	r3, #0
 80084a4:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 80084a6:	68fb      	ldr	r3, [r7, #12]
 80084a8:	3301      	adds	r3, #1
 80084aa:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80084ac:	68fb      	ldr	r3, [r7, #12]
 80084ae:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80084b2:	d901      	bls.n	80084b8 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 80084b4:	2303      	movs	r3, #3
 80084b6:	e01b      	b.n	80084f0 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 80084b8:	687b      	ldr	r3, [r7, #4]
 80084ba:	691b      	ldr	r3, [r3, #16]
 80084bc:	2b00      	cmp	r3, #0
 80084be:	daf2      	bge.n	80084a6 <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 80084c0:	2300      	movs	r3, #0
 80084c2:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 80084c4:	683b      	ldr	r3, [r7, #0]
 80084c6:	019b      	lsls	r3, r3, #6
 80084c8:	f043 0220 	orr.w	r2, r3, #32
 80084cc:	687b      	ldr	r3, [r7, #4]
 80084ce:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 80084d0:	68fb      	ldr	r3, [r7, #12]
 80084d2:	3301      	adds	r3, #1
 80084d4:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80084d6:	68fb      	ldr	r3, [r7, #12]
 80084d8:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80084dc:	d901      	bls.n	80084e2 <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 80084de:	2303      	movs	r3, #3
 80084e0:	e006      	b.n	80084f0 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 80084e2:	687b      	ldr	r3, [r7, #4]
 80084e4:	691b      	ldr	r3, [r3, #16]
 80084e6:	f003 0320 	and.w	r3, r3, #32
 80084ea:	2b20      	cmp	r3, #32
 80084ec:	d0f0      	beq.n	80084d0 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 80084ee:	2300      	movs	r3, #0
}
 80084f0:	4618      	mov	r0, r3
 80084f2:	3714      	adds	r7, #20
 80084f4:	46bd      	mov	sp, r7
 80084f6:	bc80      	pop	{r7}
 80084f8:	4770      	bx	lr

080084fa <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 80084fa:	b480      	push	{r7}
 80084fc:	b085      	sub	sp, #20
 80084fe:	af00      	add	r7, sp, #0
 8008500:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8008502:	2300      	movs	r3, #0
 8008504:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8008506:	68fb      	ldr	r3, [r7, #12]
 8008508:	3301      	adds	r3, #1
 800850a:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800850c:	68fb      	ldr	r3, [r7, #12]
 800850e:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8008512:	d901      	bls.n	8008518 <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 8008514:	2303      	movs	r3, #3
 8008516:	e018      	b.n	800854a <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8008518:	687b      	ldr	r3, [r7, #4]
 800851a:	691b      	ldr	r3, [r3, #16]
 800851c:	2b00      	cmp	r3, #0
 800851e:	daf2      	bge.n	8008506 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 8008520:	2300      	movs	r3, #0
 8008522:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 8008524:	687b      	ldr	r3, [r7, #4]
 8008526:	2210      	movs	r2, #16
 8008528:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800852a:	68fb      	ldr	r3, [r7, #12]
 800852c:	3301      	adds	r3, #1
 800852e:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8008530:	68fb      	ldr	r3, [r7, #12]
 8008532:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8008536:	d901      	bls.n	800853c <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 8008538:	2303      	movs	r3, #3
 800853a:	e006      	b.n	800854a <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 800853c:	687b      	ldr	r3, [r7, #4]
 800853e:	691b      	ldr	r3, [r3, #16]
 8008540:	f003 0310 	and.w	r3, r3, #16
 8008544:	2b10      	cmp	r3, #16
 8008546:	d0f0      	beq.n	800852a <USB_FlushRxFifo+0x30>

  return HAL_OK;
 8008548:	2300      	movs	r3, #0
}
 800854a:	4618      	mov	r0, r3
 800854c:	3714      	adds	r7, #20
 800854e:	46bd      	mov	sp, r7
 8008550:	bc80      	pop	{r7}
 8008552:	4770      	bx	lr

08008554 <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(const USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 8008554:	b480      	push	{r7}
 8008556:	b085      	sub	sp, #20
 8008558:	af00      	add	r7, sp, #0
 800855a:	6078      	str	r0, [r7, #4]
 800855c:	460b      	mov	r3, r1
 800855e:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008560:	687b      	ldr	r3, [r7, #4]
 8008562:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 8008564:	68fb      	ldr	r3, [r7, #12]
 8008566:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800856a:	681a      	ldr	r2, [r3, #0]
 800856c:	78fb      	ldrb	r3, [r7, #3]
 800856e:	68f9      	ldr	r1, [r7, #12]
 8008570:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8008574:	4313      	orrs	r3, r2
 8008576:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 8008578:	2300      	movs	r3, #0
}
 800857a:	4618      	mov	r0, r3
 800857c:	3714      	adds	r7, #20
 800857e:	46bd      	mov	sp, r7
 8008580:	bc80      	pop	{r7}
 8008582:	4770      	bx	lr

08008584 <USB_GetDevSpeed>:
  *          This parameter can be one of these values:
  *            @arg USBD_HS_SPEED: High speed mode
  *            @arg USBD_FS_SPEED: Full speed mode
  */
uint8_t USB_GetDevSpeed(const USB_OTG_GlobalTypeDef *USBx)
{
 8008584:	b480      	push	{r7}
 8008586:	b087      	sub	sp, #28
 8008588:	af00      	add	r7, sp, #0
 800858a:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800858c:	687b      	ldr	r3, [r7, #4]
 800858e:	613b      	str	r3, [r7, #16]
  uint8_t speed;
  uint32_t DevEnumSpeed = USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD;
 8008590:	693b      	ldr	r3, [r7, #16]
 8008592:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008596:	689b      	ldr	r3, [r3, #8]
 8008598:	f003 0306 	and.w	r3, r3, #6
 800859c:	60fb      	str	r3, [r7, #12]

  if (DevEnumSpeed == DSTS_ENUMSPD_HS_PHY_30MHZ_OR_60MHZ)
 800859e:	68fb      	ldr	r3, [r7, #12]
 80085a0:	2b00      	cmp	r3, #0
 80085a2:	d102      	bne.n	80085aa <USB_GetDevSpeed+0x26>
  {
    speed = USBD_HS_SPEED;
 80085a4:	2300      	movs	r3, #0
 80085a6:	75fb      	strb	r3, [r7, #23]
 80085a8:	e00a      	b.n	80085c0 <USB_GetDevSpeed+0x3c>
  }
  else if ((DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ) ||
 80085aa:	68fb      	ldr	r3, [r7, #12]
 80085ac:	2b02      	cmp	r3, #2
 80085ae:	d002      	beq.n	80085b6 <USB_GetDevSpeed+0x32>
 80085b0:	68fb      	ldr	r3, [r7, #12]
 80085b2:	2b06      	cmp	r3, #6
 80085b4:	d102      	bne.n	80085bc <USB_GetDevSpeed+0x38>
           (DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_48MHZ))
  {
    speed = USBD_FS_SPEED;
 80085b6:	2302      	movs	r3, #2
 80085b8:	75fb      	strb	r3, [r7, #23]
 80085ba:	e001      	b.n	80085c0 <USB_GetDevSpeed+0x3c>
  }
  else
  {
    speed = 0xFU;
 80085bc:	230f      	movs	r3, #15
 80085be:	75fb      	strb	r3, [r7, #23]
  }

  return speed;
 80085c0:	7dfb      	ldrb	r3, [r7, #23]
}
 80085c2:	4618      	mov	r0, r3
 80085c4:	371c      	adds	r7, #28
 80085c6:	46bd      	mov	sp, r7
 80085c8:	bc80      	pop	{r7}
 80085ca:	4770      	bx	lr

080085cc <USB_ActivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 80085cc:	b480      	push	{r7}
 80085ce:	b085      	sub	sp, #20
 80085d0:	af00      	add	r7, sp, #0
 80085d2:	6078      	str	r0, [r7, #4]
 80085d4:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80085d6:	687b      	ldr	r3, [r7, #4]
 80085d8:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 80085da:	683b      	ldr	r3, [r7, #0]
 80085dc:	781b      	ldrb	r3, [r3, #0]
 80085de:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 80085e0:	683b      	ldr	r3, [r7, #0]
 80085e2:	785b      	ldrb	r3, [r3, #1]
 80085e4:	2b01      	cmp	r3, #1
 80085e6:	d13a      	bne.n	800865e <USB_ActivateEndpoint+0x92>
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK));
 80085e8:	68fb      	ldr	r3, [r7, #12]
 80085ea:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80085ee:	69da      	ldr	r2, [r3, #28]
 80085f0:	683b      	ldr	r3, [r7, #0]
 80085f2:	781b      	ldrb	r3, [r3, #0]
 80085f4:	f003 030f 	and.w	r3, r3, #15
 80085f8:	2101      	movs	r1, #1
 80085fa:	fa01 f303 	lsl.w	r3, r1, r3
 80085fe:	b29b      	uxth	r3, r3
 8008600:	68f9      	ldr	r1, [r7, #12]
 8008602:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8008606:	4313      	orrs	r3, r2
 8008608:	61cb      	str	r3, [r1, #28]

    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_USBAEP) == 0U)
 800860a:	68bb      	ldr	r3, [r7, #8]
 800860c:	015a      	lsls	r2, r3, #5
 800860e:	68fb      	ldr	r3, [r7, #12]
 8008610:	4413      	add	r3, r2
 8008612:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008616:	681b      	ldr	r3, [r3, #0]
 8008618:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800861c:	2b00      	cmp	r3, #0
 800861e:	d155      	bne.n	80086cc <USB_ActivateEndpoint+0x100>
    {
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8008620:	68bb      	ldr	r3, [r7, #8]
 8008622:	015a      	lsls	r2, r3, #5
 8008624:	68fb      	ldr	r3, [r7, #12]
 8008626:	4413      	add	r3, r2
 8008628:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800862c:	681a      	ldr	r2, [r3, #0]
 800862e:	683b      	ldr	r3, [r7, #0]
 8008630:	689b      	ldr	r3, [r3, #8]
 8008632:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 8008636:	683b      	ldr	r3, [r7, #0]
 8008638:	791b      	ldrb	r3, [r3, #4]
 800863a:	049b      	lsls	r3, r3, #18
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 800863c:	4319      	orrs	r1, r3
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 800863e:	68bb      	ldr	r3, [r7, #8]
 8008640:	059b      	lsls	r3, r3, #22
 8008642:	430b      	orrs	r3, r1
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8008644:	4313      	orrs	r3, r2
 8008646:	68ba      	ldr	r2, [r7, #8]
 8008648:	0151      	lsls	r1, r2, #5
 800864a:	68fa      	ldr	r2, [r7, #12]
 800864c:	440a      	add	r2, r1
 800864e:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8008652:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8008656:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800865a:	6013      	str	r3, [r2, #0]
 800865c:	e036      	b.n	80086cc <USB_ActivateEndpoint+0x100>
                                   USB_OTG_DIEPCTL_USBAEP;
    }
  }
  else
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16);
 800865e:	68fb      	ldr	r3, [r7, #12]
 8008660:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008664:	69da      	ldr	r2, [r3, #28]
 8008666:	683b      	ldr	r3, [r7, #0]
 8008668:	781b      	ldrb	r3, [r3, #0]
 800866a:	f003 030f 	and.w	r3, r3, #15
 800866e:	2101      	movs	r1, #1
 8008670:	fa01 f303 	lsl.w	r3, r1, r3
 8008674:	041b      	lsls	r3, r3, #16
 8008676:	68f9      	ldr	r1, [r7, #12]
 8008678:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800867c:	4313      	orrs	r3, r2
 800867e:	61cb      	str	r3, [r1, #28]

    if (((USBx_OUTEP(epnum)->DOEPCTL) & USB_OTG_DOEPCTL_USBAEP) == 0U)
 8008680:	68bb      	ldr	r3, [r7, #8]
 8008682:	015a      	lsls	r2, r3, #5
 8008684:	68fb      	ldr	r3, [r7, #12]
 8008686:	4413      	add	r3, r2
 8008688:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800868c:	681b      	ldr	r3, [r3, #0]
 800868e:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8008692:	2b00      	cmp	r3, #0
 8008694:	d11a      	bne.n	80086cc <USB_ActivateEndpoint+0x100>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 8008696:	68bb      	ldr	r3, [r7, #8]
 8008698:	015a      	lsls	r2, r3, #5
 800869a:	68fb      	ldr	r3, [r7, #12]
 800869c:	4413      	add	r3, r2
 800869e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80086a2:	681a      	ldr	r2, [r3, #0]
 80086a4:	683b      	ldr	r3, [r7, #0]
 80086a6:	689b      	ldr	r3, [r3, #8]
 80086a8:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                    ((uint32_t)ep->type << 18) |
 80086ac:	683b      	ldr	r3, [r7, #0]
 80086ae:	791b      	ldrb	r3, [r3, #4]
 80086b0:	049b      	lsls	r3, r3, #18
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 80086b2:	430b      	orrs	r3, r1
 80086b4:	4313      	orrs	r3, r2
 80086b6:	68ba      	ldr	r2, [r7, #8]
 80086b8:	0151      	lsls	r1, r2, #5
 80086ba:	68fa      	ldr	r2, [r7, #12]
 80086bc:	440a      	add	r2, r1
 80086be:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80086c2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80086c6:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80086ca:	6013      	str	r3, [r2, #0]
                                    USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_USBAEP;
    }
  }
  return HAL_OK;
 80086cc:	2300      	movs	r3, #0
}
 80086ce:	4618      	mov	r0, r3
 80086d0:	3714      	adds	r7, #20
 80086d2:	46bd      	mov	sp, r7
 80086d4:	bc80      	pop	{r7}
 80086d6:	4770      	bx	lr

080086d8 <USB_DeactivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 80086d8:	b480      	push	{r7}
 80086da:	b085      	sub	sp, #20
 80086dc:	af00      	add	r7, sp, #0
 80086de:	6078      	str	r0, [r7, #4]
 80086e0:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80086e2:	687b      	ldr	r3, [r7, #4]
 80086e4:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 80086e6:	683b      	ldr	r3, [r7, #0]
 80086e8:	781b      	ldrb	r3, [r3, #0]
 80086ea:	60bb      	str	r3, [r7, #8]

  /* Read DEPCTLn register */
  if (ep->is_in == 1U)
 80086ec:	683b      	ldr	r3, [r7, #0]
 80086ee:	785b      	ldrb	r3, [r3, #1]
 80086f0:	2b01      	cmp	r3, #1
 80086f2:	d161      	bne.n	80087b8 <USB_DeactivateEndpoint+0xe0>
  {
    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 80086f4:	68bb      	ldr	r3, [r7, #8]
 80086f6:	015a      	lsls	r2, r3, #5
 80086f8:	68fb      	ldr	r3, [r7, #12]
 80086fa:	4413      	add	r3, r2
 80086fc:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008700:	681b      	ldr	r3, [r3, #0]
 8008702:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8008706:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800870a:	d11f      	bne.n	800874c <USB_DeactivateEndpoint+0x74>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 800870c:	68bb      	ldr	r3, [r7, #8]
 800870e:	015a      	lsls	r2, r3, #5
 8008710:	68fb      	ldr	r3, [r7, #12]
 8008712:	4413      	add	r3, r2
 8008714:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008718:	681b      	ldr	r3, [r3, #0]
 800871a:	68ba      	ldr	r2, [r7, #8]
 800871c:	0151      	lsls	r1, r2, #5
 800871e:	68fa      	ldr	r2, [r7, #12]
 8008720:	440a      	add	r2, r1
 8008722:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8008726:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 800872a:	6013      	str	r3, [r2, #0]
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_EPDIS;
 800872c:	68bb      	ldr	r3, [r7, #8]
 800872e:	015a      	lsls	r2, r3, #5
 8008730:	68fb      	ldr	r3, [r7, #12]
 8008732:	4413      	add	r3, r2
 8008734:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008738:	681b      	ldr	r3, [r3, #0]
 800873a:	68ba      	ldr	r2, [r7, #8]
 800873c:	0151      	lsls	r1, r2, #5
 800873e:	68fa      	ldr	r2, [r7, #12]
 8008740:	440a      	add	r2, r1
 8008742:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8008746:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800874a:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 800874c:	68fb      	ldr	r3, [r7, #12]
 800874e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008752:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8008754:	683b      	ldr	r3, [r7, #0]
 8008756:	781b      	ldrb	r3, [r3, #0]
 8008758:	f003 030f 	and.w	r3, r3, #15
 800875c:	2101      	movs	r1, #1
 800875e:	fa01 f303 	lsl.w	r3, r1, r3
 8008762:	b29b      	uxth	r3, r3
 8008764:	43db      	mvns	r3, r3
 8008766:	68f9      	ldr	r1, [r7, #12]
 8008768:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800876c:	4013      	ands	r3, r2
 800876e:	63cb      	str	r3, [r1, #60]	@ 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 8008770:	68fb      	ldr	r3, [r7, #12]
 8008772:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008776:	69da      	ldr	r2, [r3, #28]
 8008778:	683b      	ldr	r3, [r7, #0]
 800877a:	781b      	ldrb	r3, [r3, #0]
 800877c:	f003 030f 	and.w	r3, r3, #15
 8008780:	2101      	movs	r1, #1
 8008782:	fa01 f303 	lsl.w	r3, r1, r3
 8008786:	b29b      	uxth	r3, r3
 8008788:	43db      	mvns	r3, r3
 800878a:	68f9      	ldr	r1, [r7, #12]
 800878c:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8008790:	4013      	ands	r3, r2
 8008792:	61cb      	str	r3, [r1, #28]
    USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_USBAEP |
 8008794:	68bb      	ldr	r3, [r7, #8]
 8008796:	015a      	lsls	r2, r3, #5
 8008798:	68fb      	ldr	r3, [r7, #12]
 800879a:	4413      	add	r3, r2
 800879c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80087a0:	681a      	ldr	r2, [r3, #0]
 80087a2:	68bb      	ldr	r3, [r7, #8]
 80087a4:	0159      	lsls	r1, r3, #5
 80087a6:	68fb      	ldr	r3, [r7, #12]
 80087a8:	440b      	add	r3, r1
 80087aa:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80087ae:	4619      	mov	r1, r3
 80087b0:	4b35      	ldr	r3, [pc, #212]	@ (8008888 <USB_DeactivateEndpoint+0x1b0>)
 80087b2:	4013      	ands	r3, r2
 80087b4:	600b      	str	r3, [r1, #0]
 80087b6:	e060      	b.n	800887a <USB_DeactivateEndpoint+0x1a2>
                                   USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                   USB_OTG_DIEPCTL_EPTYP);
  }
  else
  {
    if ((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 80087b8:	68bb      	ldr	r3, [r7, #8]
 80087ba:	015a      	lsls	r2, r3, #5
 80087bc:	68fb      	ldr	r3, [r7, #12]
 80087be:	4413      	add	r3, r2
 80087c0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80087c4:	681b      	ldr	r3, [r3, #0]
 80087c6:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80087ca:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80087ce:	d11f      	bne.n	8008810 <USB_DeactivateEndpoint+0x138>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 80087d0:	68bb      	ldr	r3, [r7, #8]
 80087d2:	015a      	lsls	r2, r3, #5
 80087d4:	68fb      	ldr	r3, [r7, #12]
 80087d6:	4413      	add	r3, r2
 80087d8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80087dc:	681b      	ldr	r3, [r3, #0]
 80087de:	68ba      	ldr	r2, [r7, #8]
 80087e0:	0151      	lsls	r1, r2, #5
 80087e2:	68fa      	ldr	r2, [r7, #12]
 80087e4:	440a      	add	r2, r1
 80087e6:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80087ea:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 80087ee:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_EPDIS;
 80087f0:	68bb      	ldr	r3, [r7, #8]
 80087f2:	015a      	lsls	r2, r3, #5
 80087f4:	68fb      	ldr	r3, [r7, #12]
 80087f6:	4413      	add	r3, r2
 80087f8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80087fc:	681b      	ldr	r3, [r3, #0]
 80087fe:	68ba      	ldr	r2, [r7, #8]
 8008800:	0151      	lsls	r1, r2, #5
 8008802:	68fa      	ldr	r2, [r7, #12]
 8008804:	440a      	add	r2, r1
 8008806:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800880a:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800880e:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 8008810:	68fb      	ldr	r3, [r7, #12]
 8008812:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008816:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8008818:	683b      	ldr	r3, [r7, #0]
 800881a:	781b      	ldrb	r3, [r3, #0]
 800881c:	f003 030f 	and.w	r3, r3, #15
 8008820:	2101      	movs	r1, #1
 8008822:	fa01 f303 	lsl.w	r3, r1, r3
 8008826:	041b      	lsls	r3, r3, #16
 8008828:	43db      	mvns	r3, r3
 800882a:	68f9      	ldr	r1, [r7, #12]
 800882c:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8008830:	4013      	ands	r3, r2
 8008832:	63cb      	str	r3, [r1, #60]	@ 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 8008834:	68fb      	ldr	r3, [r7, #12]
 8008836:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800883a:	69da      	ldr	r2, [r3, #28]
 800883c:	683b      	ldr	r3, [r7, #0]
 800883e:	781b      	ldrb	r3, [r3, #0]
 8008840:	f003 030f 	and.w	r3, r3, #15
 8008844:	2101      	movs	r1, #1
 8008846:	fa01 f303 	lsl.w	r3, r1, r3
 800884a:	041b      	lsls	r3, r3, #16
 800884c:	43db      	mvns	r3, r3
 800884e:	68f9      	ldr	r1, [r7, #12]
 8008850:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8008854:	4013      	ands	r3, r2
 8008856:	61cb      	str	r3, [r1, #28]
    USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_USBAEP |
 8008858:	68bb      	ldr	r3, [r7, #8]
 800885a:	015a      	lsls	r2, r3, #5
 800885c:	68fb      	ldr	r3, [r7, #12]
 800885e:	4413      	add	r3, r2
 8008860:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008864:	681a      	ldr	r2, [r3, #0]
 8008866:	68bb      	ldr	r3, [r7, #8]
 8008868:	0159      	lsls	r1, r3, #5
 800886a:	68fb      	ldr	r3, [r7, #12]
 800886c:	440b      	add	r3, r1
 800886e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008872:	4619      	mov	r1, r3
 8008874:	4b05      	ldr	r3, [pc, #20]	@ (800888c <USB_DeactivateEndpoint+0x1b4>)
 8008876:	4013      	ands	r3, r2
 8008878:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DOEPCTL_MPSIZ |
                                    USB_OTG_DOEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_EPTYP);
  }

  return HAL_OK;
 800887a:	2300      	movs	r3, #0
}
 800887c:	4618      	mov	r0, r3
 800887e:	3714      	adds	r7, #20
 8008880:	46bd      	mov	sp, r7
 8008882:	bc80      	pop	{r7}
 8008884:	4770      	bx	lr
 8008886:	bf00      	nop
 8008888:	ec337800 	.word	0xec337800
 800888c:	eff37800 	.word	0xeff37800

08008890 <USB_EPStartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 8008890:	b580      	push	{r7, lr}
 8008892:	b08a      	sub	sp, #40	@ 0x28
 8008894:	af02      	add	r7, sp, #8
 8008896:	60f8      	str	r0, [r7, #12]
 8008898:	60b9      	str	r1, [r7, #8]
 800889a:	4613      	mov	r3, r2
 800889c:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800889e:	68fb      	ldr	r3, [r7, #12]
 80088a0:	61fb      	str	r3, [r7, #28]
  uint32_t epnum = (uint32_t)ep->num;
 80088a2:	68bb      	ldr	r3, [r7, #8]
 80088a4:	781b      	ldrb	r3, [r3, #0]
 80088a6:	61bb      	str	r3, [r7, #24]
  uint16_t pktcnt;

  /* IN endpoint */
  if (ep->is_in == 1U)
 80088a8:	68bb      	ldr	r3, [r7, #8]
 80088aa:	785b      	ldrb	r3, [r3, #1]
 80088ac:	2b01      	cmp	r3, #1
 80088ae:	f040 817a 	bne.w	8008ba6 <USB_EPStartXfer+0x316>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 80088b2:	68bb      	ldr	r3, [r7, #8]
 80088b4:	691b      	ldr	r3, [r3, #16]
 80088b6:	2b00      	cmp	r3, #0
 80088b8:	d132      	bne.n	8008920 <USB_EPStartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 80088ba:	69bb      	ldr	r3, [r7, #24]
 80088bc:	015a      	lsls	r2, r3, #5
 80088be:	69fb      	ldr	r3, [r7, #28]
 80088c0:	4413      	add	r3, r2
 80088c2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80088c6:	691b      	ldr	r3, [r3, #16]
 80088c8:	69ba      	ldr	r2, [r7, #24]
 80088ca:	0151      	lsls	r1, r2, #5
 80088cc:	69fa      	ldr	r2, [r7, #28]
 80088ce:	440a      	add	r2, r1
 80088d0:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80088d4:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 80088d8:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 80088dc:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 80088de:	69bb      	ldr	r3, [r7, #24]
 80088e0:	015a      	lsls	r2, r3, #5
 80088e2:	69fb      	ldr	r3, [r7, #28]
 80088e4:	4413      	add	r3, r2
 80088e6:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80088ea:	691b      	ldr	r3, [r3, #16]
 80088ec:	69ba      	ldr	r2, [r7, #24]
 80088ee:	0151      	lsls	r1, r2, #5
 80088f0:	69fa      	ldr	r2, [r7, #28]
 80088f2:	440a      	add	r2, r1
 80088f4:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80088f8:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 80088fc:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 80088fe:	69bb      	ldr	r3, [r7, #24]
 8008900:	015a      	lsls	r2, r3, #5
 8008902:	69fb      	ldr	r3, [r7, #28]
 8008904:	4413      	add	r3, r2
 8008906:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800890a:	691b      	ldr	r3, [r3, #16]
 800890c:	69ba      	ldr	r2, [r7, #24]
 800890e:	0151      	lsls	r1, r2, #5
 8008910:	69fa      	ldr	r2, [r7, #28]
 8008912:	440a      	add	r2, r1
 8008914:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8008918:	0cdb      	lsrs	r3, r3, #19
 800891a:	04db      	lsls	r3, r3, #19
 800891c:	6113      	str	r3, [r2, #16]
 800891e:	e092      	b.n	8008a46 <USB_EPStartXfer+0x1b6>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8008920:	69bb      	ldr	r3, [r7, #24]
 8008922:	015a      	lsls	r2, r3, #5
 8008924:	69fb      	ldr	r3, [r7, #28]
 8008926:	4413      	add	r3, r2
 8008928:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800892c:	691b      	ldr	r3, [r3, #16]
 800892e:	69ba      	ldr	r2, [r7, #24]
 8008930:	0151      	lsls	r1, r2, #5
 8008932:	69fa      	ldr	r2, [r7, #28]
 8008934:	440a      	add	r2, r1
 8008936:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800893a:	0cdb      	lsrs	r3, r3, #19
 800893c:	04db      	lsls	r3, r3, #19
 800893e:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8008940:	69bb      	ldr	r3, [r7, #24]
 8008942:	015a      	lsls	r2, r3, #5
 8008944:	69fb      	ldr	r3, [r7, #28]
 8008946:	4413      	add	r3, r2
 8008948:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800894c:	691b      	ldr	r3, [r3, #16]
 800894e:	69ba      	ldr	r2, [r7, #24]
 8008950:	0151      	lsls	r1, r2, #5
 8008952:	69fa      	ldr	r2, [r7, #28]
 8008954:	440a      	add	r2, r1
 8008956:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800895a:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 800895e:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 8008962:	6113      	str	r3, [r2, #16]

      if (epnum == 0U)
 8008964:	69bb      	ldr	r3, [r7, #24]
 8008966:	2b00      	cmp	r3, #0
 8008968:	d11a      	bne.n	80089a0 <USB_EPStartXfer+0x110>
      {
        if (ep->xfer_len > ep->maxpacket)
 800896a:	68bb      	ldr	r3, [r7, #8]
 800896c:	691a      	ldr	r2, [r3, #16]
 800896e:	68bb      	ldr	r3, [r7, #8]
 8008970:	689b      	ldr	r3, [r3, #8]
 8008972:	429a      	cmp	r2, r3
 8008974:	d903      	bls.n	800897e <USB_EPStartXfer+0xee>
        {
          ep->xfer_len = ep->maxpacket;
 8008976:	68bb      	ldr	r3, [r7, #8]
 8008978:	689a      	ldr	r2, [r3, #8]
 800897a:	68bb      	ldr	r3, [r7, #8]
 800897c:	611a      	str	r2, [r3, #16]
        }

        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 800897e:	69bb      	ldr	r3, [r7, #24]
 8008980:	015a      	lsls	r2, r3, #5
 8008982:	69fb      	ldr	r3, [r7, #28]
 8008984:	4413      	add	r3, r2
 8008986:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800898a:	691b      	ldr	r3, [r3, #16]
 800898c:	69ba      	ldr	r2, [r7, #24]
 800898e:	0151      	lsls	r1, r2, #5
 8008990:	69fa      	ldr	r2, [r7, #28]
 8008992:	440a      	add	r2, r1
 8008994:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8008998:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800899c:	6113      	str	r3, [r2, #16]
 800899e:	e01b      	b.n	80089d8 <USB_EPStartXfer+0x148>
      }
      else
      {
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT &
 80089a0:	69bb      	ldr	r3, [r7, #24]
 80089a2:	015a      	lsls	r2, r3, #5
 80089a4:	69fb      	ldr	r3, [r7, #28]
 80089a6:	4413      	add	r3, r2
 80089a8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80089ac:	691a      	ldr	r2, [r3, #16]
                                       (((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket) << 19));
 80089ae:	68bb      	ldr	r3, [r7, #8]
 80089b0:	6919      	ldr	r1, [r3, #16]
 80089b2:	68bb      	ldr	r3, [r7, #8]
 80089b4:	689b      	ldr	r3, [r3, #8]
 80089b6:	440b      	add	r3, r1
 80089b8:	1e59      	subs	r1, r3, #1
 80089ba:	68bb      	ldr	r3, [r7, #8]
 80089bc:	689b      	ldr	r3, [r3, #8]
 80089be:	fbb1 f3f3 	udiv	r3, r1, r3
 80089c2:	04d9      	lsls	r1, r3, #19
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT &
 80089c4:	4ba2      	ldr	r3, [pc, #648]	@ (8008c50 <USB_EPStartXfer+0x3c0>)
 80089c6:	400b      	ands	r3, r1
 80089c8:	69b9      	ldr	r1, [r7, #24]
 80089ca:	0148      	lsls	r0, r1, #5
 80089cc:	69f9      	ldr	r1, [r7, #28]
 80089ce:	4401      	add	r1, r0
 80089d0:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 80089d4:	4313      	orrs	r3, r2
 80089d6:	610b      	str	r3, [r1, #16]
      }

      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 80089d8:	69bb      	ldr	r3, [r7, #24]
 80089da:	015a      	lsls	r2, r3, #5
 80089dc:	69fb      	ldr	r3, [r7, #28]
 80089de:	4413      	add	r3, r2
 80089e0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80089e4:	691a      	ldr	r2, [r3, #16]
 80089e6:	68bb      	ldr	r3, [r7, #8]
 80089e8:	691b      	ldr	r3, [r3, #16]
 80089ea:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80089ee:	69b9      	ldr	r1, [r7, #24]
 80089f0:	0148      	lsls	r0, r1, #5
 80089f2:	69f9      	ldr	r1, [r7, #28]
 80089f4:	4401      	add	r1, r0
 80089f6:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 80089fa:	4313      	orrs	r3, r2
 80089fc:	610b      	str	r3, [r1, #16]

      if (ep->type == EP_TYPE_ISOC)
 80089fe:	68bb      	ldr	r3, [r7, #8]
 8008a00:	791b      	ldrb	r3, [r3, #4]
 8008a02:	2b01      	cmp	r3, #1
 8008a04:	d11f      	bne.n	8008a46 <USB_EPStartXfer+0x1b6>
      {
        USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_MULCNT);
 8008a06:	69bb      	ldr	r3, [r7, #24]
 8008a08:	015a      	lsls	r2, r3, #5
 8008a0a:	69fb      	ldr	r3, [r7, #28]
 8008a0c:	4413      	add	r3, r2
 8008a0e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008a12:	691b      	ldr	r3, [r3, #16]
 8008a14:	69ba      	ldr	r2, [r7, #24]
 8008a16:	0151      	lsls	r1, r2, #5
 8008a18:	69fa      	ldr	r2, [r7, #28]
 8008a1a:	440a      	add	r2, r1
 8008a1c:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8008a20:	f023 43c0 	bic.w	r3, r3, #1610612736	@ 0x60000000
 8008a24:	6113      	str	r3, [r2, #16]
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_MULCNT & (1U << 29));
 8008a26:	69bb      	ldr	r3, [r7, #24]
 8008a28:	015a      	lsls	r2, r3, #5
 8008a2a:	69fb      	ldr	r3, [r7, #28]
 8008a2c:	4413      	add	r3, r2
 8008a2e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008a32:	691b      	ldr	r3, [r3, #16]
 8008a34:	69ba      	ldr	r2, [r7, #24]
 8008a36:	0151      	lsls	r1, r2, #5
 8008a38:	69fa      	ldr	r2, [r7, #28]
 8008a3a:	440a      	add	r2, r1
 8008a3c:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8008a40:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8008a44:	6113      	str	r3, [r2, #16]
      }
    }

    if (dma == 1U)
 8008a46:	79fb      	ldrb	r3, [r7, #7]
 8008a48:	2b01      	cmp	r3, #1
 8008a4a:	d14b      	bne.n	8008ae4 <USB_EPStartXfer+0x254>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 8008a4c:	68bb      	ldr	r3, [r7, #8]
 8008a4e:	69db      	ldr	r3, [r3, #28]
 8008a50:	2b00      	cmp	r3, #0
 8008a52:	d009      	beq.n	8008a68 <USB_EPStartXfer+0x1d8>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 8008a54:	69bb      	ldr	r3, [r7, #24]
 8008a56:	015a      	lsls	r2, r3, #5
 8008a58:	69fb      	ldr	r3, [r7, #28]
 8008a5a:	4413      	add	r3, r2
 8008a5c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008a60:	461a      	mov	r2, r3
 8008a62:	68bb      	ldr	r3, [r7, #8]
 8008a64:	69db      	ldr	r3, [r3, #28]
 8008a66:	6153      	str	r3, [r2, #20]
      }

      if (ep->type == EP_TYPE_ISOC)
 8008a68:	68bb      	ldr	r3, [r7, #8]
 8008a6a:	791b      	ldrb	r3, [r3, #4]
 8008a6c:	2b01      	cmp	r3, #1
 8008a6e:	d128      	bne.n	8008ac2 <USB_EPStartXfer+0x232>
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8008a70:	69fb      	ldr	r3, [r7, #28]
 8008a72:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008a76:	689b      	ldr	r3, [r3, #8]
 8008a78:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008a7c:	2b00      	cmp	r3, #0
 8008a7e:	d110      	bne.n	8008aa2 <USB_EPStartXfer+0x212>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 8008a80:	69bb      	ldr	r3, [r7, #24]
 8008a82:	015a      	lsls	r2, r3, #5
 8008a84:	69fb      	ldr	r3, [r7, #28]
 8008a86:	4413      	add	r3, r2
 8008a88:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008a8c:	681b      	ldr	r3, [r3, #0]
 8008a8e:	69ba      	ldr	r2, [r7, #24]
 8008a90:	0151      	lsls	r1, r2, #5
 8008a92:	69fa      	ldr	r2, [r7, #28]
 8008a94:	440a      	add	r2, r1
 8008a96:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8008a9a:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8008a9e:	6013      	str	r3, [r2, #0]
 8008aa0:	e00f      	b.n	8008ac2 <USB_EPStartXfer+0x232>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 8008aa2:	69bb      	ldr	r3, [r7, #24]
 8008aa4:	015a      	lsls	r2, r3, #5
 8008aa6:	69fb      	ldr	r3, [r7, #28]
 8008aa8:	4413      	add	r3, r2
 8008aaa:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008aae:	681b      	ldr	r3, [r3, #0]
 8008ab0:	69ba      	ldr	r2, [r7, #24]
 8008ab2:	0151      	lsls	r1, r2, #5
 8008ab4:	69fa      	ldr	r2, [r7, #28]
 8008ab6:	440a      	add	r2, r1
 8008ab8:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8008abc:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8008ac0:	6013      	str	r3, [r2, #0]
        }
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8008ac2:	69bb      	ldr	r3, [r7, #24]
 8008ac4:	015a      	lsls	r2, r3, #5
 8008ac6:	69fb      	ldr	r3, [r7, #28]
 8008ac8:	4413      	add	r3, r2
 8008aca:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008ace:	681b      	ldr	r3, [r3, #0]
 8008ad0:	69ba      	ldr	r2, [r7, #24]
 8008ad2:	0151      	lsls	r1, r2, #5
 8008ad4:	69fa      	ldr	r2, [r7, #28]
 8008ad6:	440a      	add	r2, r1
 8008ad8:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8008adc:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 8008ae0:	6013      	str	r3, [r2, #0]
 8008ae2:	e165      	b.n	8008db0 <USB_EPStartXfer+0x520>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8008ae4:	69bb      	ldr	r3, [r7, #24]
 8008ae6:	015a      	lsls	r2, r3, #5
 8008ae8:	69fb      	ldr	r3, [r7, #28]
 8008aea:	4413      	add	r3, r2
 8008aec:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008af0:	681b      	ldr	r3, [r3, #0]
 8008af2:	69ba      	ldr	r2, [r7, #24]
 8008af4:	0151      	lsls	r1, r2, #5
 8008af6:	69fa      	ldr	r2, [r7, #28]
 8008af8:	440a      	add	r2, r1
 8008afa:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8008afe:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 8008b02:	6013      	str	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 8008b04:	68bb      	ldr	r3, [r7, #8]
 8008b06:	791b      	ldrb	r3, [r3, #4]
 8008b08:	2b01      	cmp	r3, #1
 8008b0a:	d015      	beq.n	8008b38 <USB_EPStartXfer+0x2a8>
      {
        /* Enable the Tx FIFO Empty Interrupt for this EP */
        if (ep->xfer_len > 0U)
 8008b0c:	68bb      	ldr	r3, [r7, #8]
 8008b0e:	691b      	ldr	r3, [r3, #16]
 8008b10:	2b00      	cmp	r3, #0
 8008b12:	f000 814d 	beq.w	8008db0 <USB_EPStartXfer+0x520>
        {
          USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 8008b16:	69fb      	ldr	r3, [r7, #28]
 8008b18:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008b1c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8008b1e:	68bb      	ldr	r3, [r7, #8]
 8008b20:	781b      	ldrb	r3, [r3, #0]
 8008b22:	f003 030f 	and.w	r3, r3, #15
 8008b26:	2101      	movs	r1, #1
 8008b28:	fa01 f303 	lsl.w	r3, r1, r3
 8008b2c:	69f9      	ldr	r1, [r7, #28]
 8008b2e:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8008b32:	4313      	orrs	r3, r2
 8008b34:	634b      	str	r3, [r1, #52]	@ 0x34
 8008b36:	e13b      	b.n	8008db0 <USB_EPStartXfer+0x520>
        }
      }
      else
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8008b38:	69fb      	ldr	r3, [r7, #28]
 8008b3a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008b3e:	689b      	ldr	r3, [r3, #8]
 8008b40:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008b44:	2b00      	cmp	r3, #0
 8008b46:	d110      	bne.n	8008b6a <USB_EPStartXfer+0x2da>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 8008b48:	69bb      	ldr	r3, [r7, #24]
 8008b4a:	015a      	lsls	r2, r3, #5
 8008b4c:	69fb      	ldr	r3, [r7, #28]
 8008b4e:	4413      	add	r3, r2
 8008b50:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008b54:	681b      	ldr	r3, [r3, #0]
 8008b56:	69ba      	ldr	r2, [r7, #24]
 8008b58:	0151      	lsls	r1, r2, #5
 8008b5a:	69fa      	ldr	r2, [r7, #28]
 8008b5c:	440a      	add	r2, r1
 8008b5e:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8008b62:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8008b66:	6013      	str	r3, [r2, #0]
 8008b68:	e00f      	b.n	8008b8a <USB_EPStartXfer+0x2fa>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 8008b6a:	69bb      	ldr	r3, [r7, #24]
 8008b6c:	015a      	lsls	r2, r3, #5
 8008b6e:	69fb      	ldr	r3, [r7, #28]
 8008b70:	4413      	add	r3, r2
 8008b72:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008b76:	681b      	ldr	r3, [r3, #0]
 8008b78:	69ba      	ldr	r2, [r7, #24]
 8008b7a:	0151      	lsls	r1, r2, #5
 8008b7c:	69fa      	ldr	r2, [r7, #28]
 8008b7e:	440a      	add	r2, r1
 8008b80:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8008b84:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8008b88:	6013      	str	r3, [r2, #0]
        }

        (void)USB_WritePacket(USBx, ep->xfer_buff, ep->num, (uint16_t)ep->xfer_len, dma);
 8008b8a:	68bb      	ldr	r3, [r7, #8]
 8008b8c:	68d9      	ldr	r1, [r3, #12]
 8008b8e:	68bb      	ldr	r3, [r7, #8]
 8008b90:	781a      	ldrb	r2, [r3, #0]
 8008b92:	68bb      	ldr	r3, [r7, #8]
 8008b94:	691b      	ldr	r3, [r3, #16]
 8008b96:	b298      	uxth	r0, r3
 8008b98:	79fb      	ldrb	r3, [r7, #7]
 8008b9a:	9300      	str	r3, [sp, #0]
 8008b9c:	4603      	mov	r3, r0
 8008b9e:	68f8      	ldr	r0, [r7, #12]
 8008ba0:	f000 f9b7 	bl	8008f12 <USB_WritePacket>
 8008ba4:	e104      	b.n	8008db0 <USB_EPStartXfer+0x520>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 8008ba6:	69bb      	ldr	r3, [r7, #24]
 8008ba8:	015a      	lsls	r2, r3, #5
 8008baa:	69fb      	ldr	r3, [r7, #28]
 8008bac:	4413      	add	r3, r2
 8008bae:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008bb2:	691b      	ldr	r3, [r3, #16]
 8008bb4:	69ba      	ldr	r2, [r7, #24]
 8008bb6:	0151      	lsls	r1, r2, #5
 8008bb8:	69fa      	ldr	r2, [r7, #28]
 8008bba:	440a      	add	r2, r1
 8008bbc:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8008bc0:	0cdb      	lsrs	r3, r3, #19
 8008bc2:	04db      	lsls	r3, r3, #19
 8008bc4:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 8008bc6:	69bb      	ldr	r3, [r7, #24]
 8008bc8:	015a      	lsls	r2, r3, #5
 8008bca:	69fb      	ldr	r3, [r7, #28]
 8008bcc:	4413      	add	r3, r2
 8008bce:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008bd2:	691b      	ldr	r3, [r3, #16]
 8008bd4:	69ba      	ldr	r2, [r7, #24]
 8008bd6:	0151      	lsls	r1, r2, #5
 8008bd8:	69fa      	ldr	r2, [r7, #28]
 8008bda:	440a      	add	r2, r1
 8008bdc:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8008be0:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 8008be4:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 8008be8:	6113      	str	r3, [r2, #16]

    if (epnum == 0U)
 8008bea:	69bb      	ldr	r3, [r7, #24]
 8008bec:	2b00      	cmp	r3, #0
 8008bee:	d131      	bne.n	8008c54 <USB_EPStartXfer+0x3c4>
    {
      if (ep->xfer_len > 0U)
 8008bf0:	68bb      	ldr	r3, [r7, #8]
 8008bf2:	691b      	ldr	r3, [r3, #16]
 8008bf4:	2b00      	cmp	r3, #0
 8008bf6:	d003      	beq.n	8008c00 <USB_EPStartXfer+0x370>
      {
        ep->xfer_len = ep->maxpacket;
 8008bf8:	68bb      	ldr	r3, [r7, #8]
 8008bfa:	689a      	ldr	r2, [r3, #8]
 8008bfc:	68bb      	ldr	r3, [r7, #8]
 8008bfe:	611a      	str	r2, [r3, #16]
      }

      /* Store transfer size, for EP0 this is equal to endpoint max packet size */
      ep->xfer_size = ep->maxpacket;
 8008c00:	68bb      	ldr	r3, [r7, #8]
 8008c02:	689a      	ldr	r2, [r3, #8]
 8008c04:	68bb      	ldr	r3, [r7, #8]
 8008c06:	621a      	str	r2, [r3, #32]

      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size);
 8008c08:	69bb      	ldr	r3, [r7, #24]
 8008c0a:	015a      	lsls	r2, r3, #5
 8008c0c:	69fb      	ldr	r3, [r7, #28]
 8008c0e:	4413      	add	r3, r2
 8008c10:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008c14:	691a      	ldr	r2, [r3, #16]
 8008c16:	68bb      	ldr	r3, [r7, #8]
 8008c18:	6a1b      	ldr	r3, [r3, #32]
 8008c1a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8008c1e:	69b9      	ldr	r1, [r7, #24]
 8008c20:	0148      	lsls	r0, r1, #5
 8008c22:	69f9      	ldr	r1, [r7, #28]
 8008c24:	4401      	add	r1, r0
 8008c26:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 8008c2a:	4313      	orrs	r3, r2
 8008c2c:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8008c2e:	69bb      	ldr	r3, [r7, #24]
 8008c30:	015a      	lsls	r2, r3, #5
 8008c32:	69fb      	ldr	r3, [r7, #28]
 8008c34:	4413      	add	r3, r2
 8008c36:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008c3a:	691b      	ldr	r3, [r3, #16]
 8008c3c:	69ba      	ldr	r2, [r7, #24]
 8008c3e:	0151      	lsls	r1, r2, #5
 8008c40:	69fa      	ldr	r2, [r7, #28]
 8008c42:	440a      	add	r2, r1
 8008c44:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8008c48:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8008c4c:	6113      	str	r3, [r2, #16]
 8008c4e:	e061      	b.n	8008d14 <USB_EPStartXfer+0x484>
 8008c50:	1ff80000 	.word	0x1ff80000
    }
    else
    {
      if (ep->xfer_len == 0U)
 8008c54:	68bb      	ldr	r3, [r7, #8]
 8008c56:	691b      	ldr	r3, [r3, #16]
 8008c58:	2b00      	cmp	r3, #0
 8008c5a:	d123      	bne.n	8008ca4 <USB_EPStartXfer+0x414>
      {
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->maxpacket);
 8008c5c:	69bb      	ldr	r3, [r7, #24]
 8008c5e:	015a      	lsls	r2, r3, #5
 8008c60:	69fb      	ldr	r3, [r7, #28]
 8008c62:	4413      	add	r3, r2
 8008c64:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008c68:	691a      	ldr	r2, [r3, #16]
 8008c6a:	68bb      	ldr	r3, [r7, #8]
 8008c6c:	689b      	ldr	r3, [r3, #8]
 8008c6e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8008c72:	69b9      	ldr	r1, [r7, #24]
 8008c74:	0148      	lsls	r0, r1, #5
 8008c76:	69f9      	ldr	r1, [r7, #28]
 8008c78:	4401      	add	r1, r0
 8008c7a:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 8008c7e:	4313      	orrs	r3, r2
 8008c80:	610b      	str	r3, [r1, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8008c82:	69bb      	ldr	r3, [r7, #24]
 8008c84:	015a      	lsls	r2, r3, #5
 8008c86:	69fb      	ldr	r3, [r7, #28]
 8008c88:	4413      	add	r3, r2
 8008c8a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008c8e:	691b      	ldr	r3, [r3, #16]
 8008c90:	69ba      	ldr	r2, [r7, #24]
 8008c92:	0151      	lsls	r1, r2, #5
 8008c94:	69fa      	ldr	r2, [r7, #28]
 8008c96:	440a      	add	r2, r1
 8008c98:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8008c9c:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8008ca0:	6113      	str	r3, [r2, #16]
 8008ca2:	e037      	b.n	8008d14 <USB_EPStartXfer+0x484>
      }
      else
      {
        pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 8008ca4:	68bb      	ldr	r3, [r7, #8]
 8008ca6:	691a      	ldr	r2, [r3, #16]
 8008ca8:	68bb      	ldr	r3, [r7, #8]
 8008caa:	689b      	ldr	r3, [r3, #8]
 8008cac:	4413      	add	r3, r2
 8008cae:	1e5a      	subs	r2, r3, #1
 8008cb0:	68bb      	ldr	r3, [r7, #8]
 8008cb2:	689b      	ldr	r3, [r3, #8]
 8008cb4:	fbb2 f3f3 	udiv	r3, r2, r3
 8008cb8:	82fb      	strh	r3, [r7, #22]
        ep->xfer_size = ep->maxpacket * pktcnt;
 8008cba:	68bb      	ldr	r3, [r7, #8]
 8008cbc:	689b      	ldr	r3, [r3, #8]
 8008cbe:	8afa      	ldrh	r2, [r7, #22]
 8008cc0:	fb03 f202 	mul.w	r2, r3, r2
 8008cc4:	68bb      	ldr	r3, [r7, #8]
 8008cc6:	621a      	str	r2, [r3, #32]

        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
 8008cc8:	69bb      	ldr	r3, [r7, #24]
 8008cca:	015a      	lsls	r2, r3, #5
 8008ccc:	69fb      	ldr	r3, [r7, #28]
 8008cce:	4413      	add	r3, r2
 8008cd0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008cd4:	691a      	ldr	r2, [r3, #16]
 8008cd6:	8afb      	ldrh	r3, [r7, #22]
 8008cd8:	04d9      	lsls	r1, r3, #19
 8008cda:	4b38      	ldr	r3, [pc, #224]	@ (8008dbc <USB_EPStartXfer+0x52c>)
 8008cdc:	400b      	ands	r3, r1
 8008cde:	69b9      	ldr	r1, [r7, #24]
 8008ce0:	0148      	lsls	r0, r1, #5
 8008ce2:	69f9      	ldr	r1, [r7, #28]
 8008ce4:	4401      	add	r1, r0
 8008ce6:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 8008cea:	4313      	orrs	r3, r2
 8008cec:	610b      	str	r3, [r1, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size;
 8008cee:	69bb      	ldr	r3, [r7, #24]
 8008cf0:	015a      	lsls	r2, r3, #5
 8008cf2:	69fb      	ldr	r3, [r7, #28]
 8008cf4:	4413      	add	r3, r2
 8008cf6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008cfa:	691a      	ldr	r2, [r3, #16]
 8008cfc:	68bb      	ldr	r3, [r7, #8]
 8008cfe:	6a1b      	ldr	r3, [r3, #32]
 8008d00:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8008d04:	69b9      	ldr	r1, [r7, #24]
 8008d06:	0148      	lsls	r0, r1, #5
 8008d08:	69f9      	ldr	r1, [r7, #28]
 8008d0a:	4401      	add	r1, r0
 8008d0c:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 8008d10:	4313      	orrs	r3, r2
 8008d12:	610b      	str	r3, [r1, #16]
      }
    }

    if (dma == 1U)
 8008d14:	79fb      	ldrb	r3, [r7, #7]
 8008d16:	2b01      	cmp	r3, #1
 8008d18:	d10d      	bne.n	8008d36 <USB_EPStartXfer+0x4a6>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 8008d1a:	68bb      	ldr	r3, [r7, #8]
 8008d1c:	68db      	ldr	r3, [r3, #12]
 8008d1e:	2b00      	cmp	r3, #0
 8008d20:	d009      	beq.n	8008d36 <USB_EPStartXfer+0x4a6>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 8008d22:	68bb      	ldr	r3, [r7, #8]
 8008d24:	68d9      	ldr	r1, [r3, #12]
 8008d26:	69bb      	ldr	r3, [r7, #24]
 8008d28:	015a      	lsls	r2, r3, #5
 8008d2a:	69fb      	ldr	r3, [r7, #28]
 8008d2c:	4413      	add	r3, r2
 8008d2e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008d32:	460a      	mov	r2, r1
 8008d34:	615a      	str	r2, [r3, #20]
      }
    }

    if (ep->type == EP_TYPE_ISOC)
 8008d36:	68bb      	ldr	r3, [r7, #8]
 8008d38:	791b      	ldrb	r3, [r3, #4]
 8008d3a:	2b01      	cmp	r3, #1
 8008d3c:	d128      	bne.n	8008d90 <USB_EPStartXfer+0x500>
    {
      if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8008d3e:	69fb      	ldr	r3, [r7, #28]
 8008d40:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008d44:	689b      	ldr	r3, [r3, #8]
 8008d46:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008d4a:	2b00      	cmp	r3, #0
 8008d4c:	d110      	bne.n	8008d70 <USB_EPStartXfer+0x4e0>
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SODDFRM;
 8008d4e:	69bb      	ldr	r3, [r7, #24]
 8008d50:	015a      	lsls	r2, r3, #5
 8008d52:	69fb      	ldr	r3, [r7, #28]
 8008d54:	4413      	add	r3, r2
 8008d56:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008d5a:	681b      	ldr	r3, [r3, #0]
 8008d5c:	69ba      	ldr	r2, [r7, #24]
 8008d5e:	0151      	lsls	r1, r2, #5
 8008d60:	69fa      	ldr	r2, [r7, #28]
 8008d62:	440a      	add	r2, r1
 8008d64:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8008d68:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8008d6c:	6013      	str	r3, [r2, #0]
 8008d6e:	e00f      	b.n	8008d90 <USB_EPStartXfer+0x500>
      }
      else
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM;
 8008d70:	69bb      	ldr	r3, [r7, #24]
 8008d72:	015a      	lsls	r2, r3, #5
 8008d74:	69fb      	ldr	r3, [r7, #28]
 8008d76:	4413      	add	r3, r2
 8008d78:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008d7c:	681b      	ldr	r3, [r3, #0]
 8008d7e:	69ba      	ldr	r2, [r7, #24]
 8008d80:	0151      	lsls	r1, r2, #5
 8008d82:	69fa      	ldr	r2, [r7, #28]
 8008d84:	440a      	add	r2, r1
 8008d86:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8008d8a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8008d8e:	6013      	str	r3, [r2, #0]
      }
    }
    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 8008d90:	69bb      	ldr	r3, [r7, #24]
 8008d92:	015a      	lsls	r2, r3, #5
 8008d94:	69fb      	ldr	r3, [r7, #28]
 8008d96:	4413      	add	r3, r2
 8008d98:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008d9c:	681b      	ldr	r3, [r3, #0]
 8008d9e:	69ba      	ldr	r2, [r7, #24]
 8008da0:	0151      	lsls	r1, r2, #5
 8008da2:	69fa      	ldr	r2, [r7, #28]
 8008da4:	440a      	add	r2, r1
 8008da6:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8008daa:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 8008dae:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8008db0:	2300      	movs	r3, #0
}
 8008db2:	4618      	mov	r0, r3
 8008db4:	3720      	adds	r7, #32
 8008db6:	46bd      	mov	sp, r7
 8008db8:	bd80      	pop	{r7, pc}
 8008dba:	bf00      	nop
 8008dbc:	1ff80000 	.word	0x1ff80000

08008dc0 <USB_EPStopXfer>:
   * @param  USBx  usb device instance
   * @param  ep pointer to endpoint structure
   * @retval HAL status
   */
HAL_StatusTypeDef USB_EPStopXfer(const USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8008dc0:	b480      	push	{r7}
 8008dc2:	b087      	sub	sp, #28
 8008dc4:	af00      	add	r7, sp, #0
 8008dc6:	6078      	str	r0, [r7, #4]
 8008dc8:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8008dca:	2300      	movs	r3, #0
 8008dcc:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef ret = HAL_OK;
 8008dce:	2300      	movs	r3, #0
 8008dd0:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008dd2:	687b      	ldr	r3, [r7, #4]
 8008dd4:	613b      	str	r3, [r7, #16]

  /* IN endpoint */
  if (ep->is_in == 1U)
 8008dd6:	683b      	ldr	r3, [r7, #0]
 8008dd8:	785b      	ldrb	r3, [r3, #1]
 8008dda:	2b01      	cmp	r3, #1
 8008ddc:	d14a      	bne.n	8008e74 <USB_EPStopXfer+0xb4>
  {
    /* EP enable, IN data in FIFO */
    if (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8008dde:	683b      	ldr	r3, [r7, #0]
 8008de0:	781b      	ldrb	r3, [r3, #0]
 8008de2:	015a      	lsls	r2, r3, #5
 8008de4:	693b      	ldr	r3, [r7, #16]
 8008de6:	4413      	add	r3, r2
 8008de8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008dec:	681b      	ldr	r3, [r3, #0]
 8008dee:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8008df2:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8008df6:	f040 8086 	bne.w	8008f06 <USB_EPStopXfer+0x146>
    {
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_SNAK);
 8008dfa:	683b      	ldr	r3, [r7, #0]
 8008dfc:	781b      	ldrb	r3, [r3, #0]
 8008dfe:	015a      	lsls	r2, r3, #5
 8008e00:	693b      	ldr	r3, [r7, #16]
 8008e02:	4413      	add	r3, r2
 8008e04:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008e08:	681b      	ldr	r3, [r3, #0]
 8008e0a:	683a      	ldr	r2, [r7, #0]
 8008e0c:	7812      	ldrb	r2, [r2, #0]
 8008e0e:	0151      	lsls	r1, r2, #5
 8008e10:	693a      	ldr	r2, [r7, #16]
 8008e12:	440a      	add	r2, r1
 8008e14:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8008e18:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8008e1c:	6013      	str	r3, [r2, #0]
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_EPDIS);
 8008e1e:	683b      	ldr	r3, [r7, #0]
 8008e20:	781b      	ldrb	r3, [r3, #0]
 8008e22:	015a      	lsls	r2, r3, #5
 8008e24:	693b      	ldr	r3, [r7, #16]
 8008e26:	4413      	add	r3, r2
 8008e28:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008e2c:	681b      	ldr	r3, [r3, #0]
 8008e2e:	683a      	ldr	r2, [r7, #0]
 8008e30:	7812      	ldrb	r2, [r2, #0]
 8008e32:	0151      	lsls	r1, r2, #5
 8008e34:	693a      	ldr	r2, [r7, #16]
 8008e36:	440a      	add	r2, r1
 8008e38:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8008e3c:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8008e40:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 8008e42:	68fb      	ldr	r3, [r7, #12]
 8008e44:	3301      	adds	r3, #1
 8008e46:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 8008e48:	68fb      	ldr	r3, [r7, #12]
 8008e4a:	f242 7210 	movw	r2, #10000	@ 0x2710
 8008e4e:	4293      	cmp	r3, r2
 8008e50:	d902      	bls.n	8008e58 <USB_EPStopXfer+0x98>
        {
          ret = HAL_ERROR;
 8008e52:	2301      	movs	r3, #1
 8008e54:	75fb      	strb	r3, [r7, #23]
          break;
 8008e56:	e056      	b.n	8008f06 <USB_EPStopXfer+0x146>
        }
      } while (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) ==  USB_OTG_DIEPCTL_EPENA);
 8008e58:	683b      	ldr	r3, [r7, #0]
 8008e5a:	781b      	ldrb	r3, [r3, #0]
 8008e5c:	015a      	lsls	r2, r3, #5
 8008e5e:	693b      	ldr	r3, [r7, #16]
 8008e60:	4413      	add	r3, r2
 8008e62:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008e66:	681b      	ldr	r3, [r3, #0]
 8008e68:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8008e6c:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8008e70:	d0e7      	beq.n	8008e42 <USB_EPStopXfer+0x82>
 8008e72:	e048      	b.n	8008f06 <USB_EPStopXfer+0x146>
    }
  }
  else /* OUT endpoint */
  {
    if (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8008e74:	683b      	ldr	r3, [r7, #0]
 8008e76:	781b      	ldrb	r3, [r3, #0]
 8008e78:	015a      	lsls	r2, r3, #5
 8008e7a:	693b      	ldr	r3, [r7, #16]
 8008e7c:	4413      	add	r3, r2
 8008e7e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008e82:	681b      	ldr	r3, [r3, #0]
 8008e84:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8008e88:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8008e8c:	d13b      	bne.n	8008f06 <USB_EPStopXfer+0x146>
    {
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_SNAK);
 8008e8e:	683b      	ldr	r3, [r7, #0]
 8008e90:	781b      	ldrb	r3, [r3, #0]
 8008e92:	015a      	lsls	r2, r3, #5
 8008e94:	693b      	ldr	r3, [r7, #16]
 8008e96:	4413      	add	r3, r2
 8008e98:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008e9c:	681b      	ldr	r3, [r3, #0]
 8008e9e:	683a      	ldr	r2, [r7, #0]
 8008ea0:	7812      	ldrb	r2, [r2, #0]
 8008ea2:	0151      	lsls	r1, r2, #5
 8008ea4:	693a      	ldr	r2, [r7, #16]
 8008ea6:	440a      	add	r2, r1
 8008ea8:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8008eac:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8008eb0:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_EPDIS);
 8008eb2:	683b      	ldr	r3, [r7, #0]
 8008eb4:	781b      	ldrb	r3, [r3, #0]
 8008eb6:	015a      	lsls	r2, r3, #5
 8008eb8:	693b      	ldr	r3, [r7, #16]
 8008eba:	4413      	add	r3, r2
 8008ebc:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008ec0:	681b      	ldr	r3, [r3, #0]
 8008ec2:	683a      	ldr	r2, [r7, #0]
 8008ec4:	7812      	ldrb	r2, [r2, #0]
 8008ec6:	0151      	lsls	r1, r2, #5
 8008ec8:	693a      	ldr	r2, [r7, #16]
 8008eca:	440a      	add	r2, r1
 8008ecc:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8008ed0:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8008ed4:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 8008ed6:	68fb      	ldr	r3, [r7, #12]
 8008ed8:	3301      	adds	r3, #1
 8008eda:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 8008edc:	68fb      	ldr	r3, [r7, #12]
 8008ede:	f242 7210 	movw	r2, #10000	@ 0x2710
 8008ee2:	4293      	cmp	r3, r2
 8008ee4:	d902      	bls.n	8008eec <USB_EPStopXfer+0x12c>
        {
          ret = HAL_ERROR;
 8008ee6:	2301      	movs	r3, #1
 8008ee8:	75fb      	strb	r3, [r7, #23]
          break;
 8008eea:	e00c      	b.n	8008f06 <USB_EPStopXfer+0x146>
        }
      } while (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) ==  USB_OTG_DOEPCTL_EPENA);
 8008eec:	683b      	ldr	r3, [r7, #0]
 8008eee:	781b      	ldrb	r3, [r3, #0]
 8008ef0:	015a      	lsls	r2, r3, #5
 8008ef2:	693b      	ldr	r3, [r7, #16]
 8008ef4:	4413      	add	r3, r2
 8008ef6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008efa:	681b      	ldr	r3, [r3, #0]
 8008efc:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8008f00:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8008f04:	d0e7      	beq.n	8008ed6 <USB_EPStopXfer+0x116>
    }
  }

  return ret;
 8008f06:	7dfb      	ldrb	r3, [r7, #23]
}
 8008f08:	4618      	mov	r0, r3
 8008f0a:	371c      	adds	r7, #28
 8008f0c:	46bd      	mov	sp, r7
 8008f0e:	bc80      	pop	{r7}
 8008f10:	4770      	bx	lr

08008f12 <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 8008f12:	b480      	push	{r7}
 8008f14:	b089      	sub	sp, #36	@ 0x24
 8008f16:	af00      	add	r7, sp, #0
 8008f18:	60f8      	str	r0, [r7, #12]
 8008f1a:	60b9      	str	r1, [r7, #8]
 8008f1c:	4611      	mov	r1, r2
 8008f1e:	461a      	mov	r2, r3
 8008f20:	460b      	mov	r3, r1
 8008f22:	71fb      	strb	r3, [r7, #7]
 8008f24:	4613      	mov	r3, r2
 8008f26:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008f28:	68fb      	ldr	r3, [r7, #12]
 8008f2a:	617b      	str	r3, [r7, #20]
  uint8_t *pSrc = src;
 8008f2c:	68bb      	ldr	r3, [r7, #8]
 8008f2e:	61fb      	str	r3, [r7, #28]
  uint32_t count32b;
  uint32_t i;

  if (dma == 0U)
 8008f30:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8008f34:	2b00      	cmp	r3, #0
 8008f36:	d123      	bne.n	8008f80 <USB_WritePacket+0x6e>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 8008f38:	88bb      	ldrh	r3, [r7, #4]
 8008f3a:	3303      	adds	r3, #3
 8008f3c:	089b      	lsrs	r3, r3, #2
 8008f3e:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 8008f40:	2300      	movs	r3, #0
 8008f42:	61bb      	str	r3, [r7, #24]
 8008f44:	e018      	b.n	8008f78 <USB_WritePacket+0x66>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 8008f46:	79fb      	ldrb	r3, [r7, #7]
 8008f48:	031a      	lsls	r2, r3, #12
 8008f4a:	697b      	ldr	r3, [r7, #20]
 8008f4c:	4413      	add	r3, r2
 8008f4e:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8008f52:	461a      	mov	r2, r3
 8008f54:	69fb      	ldr	r3, [r7, #28]
 8008f56:	681b      	ldr	r3, [r3, #0]
 8008f58:	6013      	str	r3, [r2, #0]
      pSrc++;
 8008f5a:	69fb      	ldr	r3, [r7, #28]
 8008f5c:	3301      	adds	r3, #1
 8008f5e:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8008f60:	69fb      	ldr	r3, [r7, #28]
 8008f62:	3301      	adds	r3, #1
 8008f64:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8008f66:	69fb      	ldr	r3, [r7, #28]
 8008f68:	3301      	adds	r3, #1
 8008f6a:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8008f6c:	69fb      	ldr	r3, [r7, #28]
 8008f6e:	3301      	adds	r3, #1
 8008f70:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 8008f72:	69bb      	ldr	r3, [r7, #24]
 8008f74:	3301      	adds	r3, #1
 8008f76:	61bb      	str	r3, [r7, #24]
 8008f78:	69ba      	ldr	r2, [r7, #24]
 8008f7a:	693b      	ldr	r3, [r7, #16]
 8008f7c:	429a      	cmp	r2, r3
 8008f7e:	d3e2      	bcc.n	8008f46 <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 8008f80:	2300      	movs	r3, #0
}
 8008f82:	4618      	mov	r0, r3
 8008f84:	3724      	adds	r7, #36	@ 0x24
 8008f86:	46bd      	mov	sp, r7
 8008f88:	bc80      	pop	{r7}
 8008f8a:	4770      	bx	lr

08008f8c <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 8008f8c:	b480      	push	{r7}
 8008f8e:	b08b      	sub	sp, #44	@ 0x2c
 8008f90:	af00      	add	r7, sp, #0
 8008f92:	60f8      	str	r0, [r7, #12]
 8008f94:	60b9      	str	r1, [r7, #8]
 8008f96:	4613      	mov	r3, r2
 8008f98:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008f9a:	68fb      	ldr	r3, [r7, #12]
 8008f9c:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 8008f9e:	68bb      	ldr	r3, [r7, #8]
 8008fa0:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 8008fa2:	88fb      	ldrh	r3, [r7, #6]
 8008fa4:	089b      	lsrs	r3, r3, #2
 8008fa6:	b29b      	uxth	r3, r3
 8008fa8:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 8008faa:	88fb      	ldrh	r3, [r7, #6]
 8008fac:	f003 0303 	and.w	r3, r3, #3
 8008fb0:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 8008fb2:	2300      	movs	r3, #0
 8008fb4:	623b      	str	r3, [r7, #32]
 8008fb6:	e014      	b.n	8008fe2 <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 8008fb8:	69bb      	ldr	r3, [r7, #24]
 8008fba:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8008fbe:	681a      	ldr	r2, [r3, #0]
 8008fc0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008fc2:	601a      	str	r2, [r3, #0]
    pDest++;
 8008fc4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008fc6:	3301      	adds	r3, #1
 8008fc8:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 8008fca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008fcc:	3301      	adds	r3, #1
 8008fce:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 8008fd0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008fd2:	3301      	adds	r3, #1
 8008fd4:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 8008fd6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008fd8:	3301      	adds	r3, #1
 8008fda:	627b      	str	r3, [r7, #36]	@ 0x24
  for (i = 0U; i < count32b; i++)
 8008fdc:	6a3b      	ldr	r3, [r7, #32]
 8008fde:	3301      	adds	r3, #1
 8008fe0:	623b      	str	r3, [r7, #32]
 8008fe2:	6a3a      	ldr	r2, [r7, #32]
 8008fe4:	697b      	ldr	r3, [r7, #20]
 8008fe6:	429a      	cmp	r2, r3
 8008fe8:	d3e6      	bcc.n	8008fb8 <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 8008fea:	8bfb      	ldrh	r3, [r7, #30]
 8008fec:	2b00      	cmp	r3, #0
 8008fee:	d01e      	beq.n	800902e <USB_ReadPacket+0xa2>
  {
    i = 0U;
 8008ff0:	2300      	movs	r3, #0
 8008ff2:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 8008ff4:	69bb      	ldr	r3, [r7, #24]
 8008ff6:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8008ffa:	461a      	mov	r2, r3
 8008ffc:	f107 0310 	add.w	r3, r7, #16
 8009000:	6812      	ldr	r2, [r2, #0]
 8009002:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 8009004:	693a      	ldr	r2, [r7, #16]
 8009006:	6a3b      	ldr	r3, [r7, #32]
 8009008:	b2db      	uxtb	r3, r3
 800900a:	00db      	lsls	r3, r3, #3
 800900c:	fa22 f303 	lsr.w	r3, r2, r3
 8009010:	b2da      	uxtb	r2, r3
 8009012:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009014:	701a      	strb	r2, [r3, #0]
      i++;
 8009016:	6a3b      	ldr	r3, [r7, #32]
 8009018:	3301      	adds	r3, #1
 800901a:	623b      	str	r3, [r7, #32]
      pDest++;
 800901c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800901e:	3301      	adds	r3, #1
 8009020:	627b      	str	r3, [r7, #36]	@ 0x24
      remaining_bytes--;
 8009022:	8bfb      	ldrh	r3, [r7, #30]
 8009024:	3b01      	subs	r3, #1
 8009026:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 8009028:	8bfb      	ldrh	r3, [r7, #30]
 800902a:	2b00      	cmp	r3, #0
 800902c:	d1ea      	bne.n	8009004 <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 800902e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8009030:	4618      	mov	r0, r3
 8009032:	372c      	adds	r7, #44	@ 0x2c
 8009034:	46bd      	mov	sp, r7
 8009036:	bc80      	pop	{r7}
 8009038:	4770      	bx	lr

0800903a <USB_EPSetStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 800903a:	b480      	push	{r7}
 800903c:	b085      	sub	sp, #20
 800903e:	af00      	add	r7, sp, #0
 8009040:	6078      	str	r0, [r7, #4]
 8009042:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009044:	687b      	ldr	r3, [r7, #4]
 8009046:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8009048:	683b      	ldr	r3, [r7, #0]
 800904a:	781b      	ldrb	r3, [r3, #0]
 800904c:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 800904e:	683b      	ldr	r3, [r7, #0]
 8009050:	785b      	ldrb	r3, [r3, #1]
 8009052:	2b01      	cmp	r3, #1
 8009054:	d12c      	bne.n	80090b0 <USB_EPSetStall+0x76>
  {
    if (((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == 0U) && (epnum != 0U))
 8009056:	68bb      	ldr	r3, [r7, #8]
 8009058:	015a      	lsls	r2, r3, #5
 800905a:	68fb      	ldr	r3, [r7, #12]
 800905c:	4413      	add	r3, r2
 800905e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009062:	681b      	ldr	r3, [r3, #0]
 8009064:	2b00      	cmp	r3, #0
 8009066:	db12      	blt.n	800908e <USB_EPSetStall+0x54>
 8009068:	68bb      	ldr	r3, [r7, #8]
 800906a:	2b00      	cmp	r3, #0
 800906c:	d00f      	beq.n	800908e <USB_EPSetStall+0x54>
    {
      USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_EPDIS);
 800906e:	68bb      	ldr	r3, [r7, #8]
 8009070:	015a      	lsls	r2, r3, #5
 8009072:	68fb      	ldr	r3, [r7, #12]
 8009074:	4413      	add	r3, r2
 8009076:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800907a:	681b      	ldr	r3, [r3, #0]
 800907c:	68ba      	ldr	r2, [r7, #8]
 800907e:	0151      	lsls	r1, r2, #5
 8009080:	68fa      	ldr	r2, [r7, #12]
 8009082:	440a      	add	r2, r1
 8009084:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8009088:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 800908c:	6013      	str	r3, [r2, #0]
    }
    USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_STALL;
 800908e:	68bb      	ldr	r3, [r7, #8]
 8009090:	015a      	lsls	r2, r3, #5
 8009092:	68fb      	ldr	r3, [r7, #12]
 8009094:	4413      	add	r3, r2
 8009096:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800909a:	681b      	ldr	r3, [r3, #0]
 800909c:	68ba      	ldr	r2, [r7, #8]
 800909e:	0151      	lsls	r1, r2, #5
 80090a0:	68fa      	ldr	r2, [r7, #12]
 80090a2:	440a      	add	r2, r1
 80090a4:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80090a8:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80090ac:	6013      	str	r3, [r2, #0]
 80090ae:	e02b      	b.n	8009108 <USB_EPSetStall+0xce>
  }
  else
  {
    if (((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == 0U) && (epnum != 0U))
 80090b0:	68bb      	ldr	r3, [r7, #8]
 80090b2:	015a      	lsls	r2, r3, #5
 80090b4:	68fb      	ldr	r3, [r7, #12]
 80090b6:	4413      	add	r3, r2
 80090b8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80090bc:	681b      	ldr	r3, [r3, #0]
 80090be:	2b00      	cmp	r3, #0
 80090c0:	db12      	blt.n	80090e8 <USB_EPSetStall+0xae>
 80090c2:	68bb      	ldr	r3, [r7, #8]
 80090c4:	2b00      	cmp	r3, #0
 80090c6:	d00f      	beq.n	80090e8 <USB_EPSetStall+0xae>
    {
      USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_EPDIS);
 80090c8:	68bb      	ldr	r3, [r7, #8]
 80090ca:	015a      	lsls	r2, r3, #5
 80090cc:	68fb      	ldr	r3, [r7, #12]
 80090ce:	4413      	add	r3, r2
 80090d0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80090d4:	681b      	ldr	r3, [r3, #0]
 80090d6:	68ba      	ldr	r2, [r7, #8]
 80090d8:	0151      	lsls	r1, r2, #5
 80090da:	68fa      	ldr	r2, [r7, #12]
 80090dc:	440a      	add	r2, r1
 80090de:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80090e2:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 80090e6:	6013      	str	r3, [r2, #0]
    }
    USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_STALL;
 80090e8:	68bb      	ldr	r3, [r7, #8]
 80090ea:	015a      	lsls	r2, r3, #5
 80090ec:	68fb      	ldr	r3, [r7, #12]
 80090ee:	4413      	add	r3, r2
 80090f0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80090f4:	681b      	ldr	r3, [r3, #0]
 80090f6:	68ba      	ldr	r2, [r7, #8]
 80090f8:	0151      	lsls	r1, r2, #5
 80090fa:	68fa      	ldr	r2, [r7, #12]
 80090fc:	440a      	add	r2, r1
 80090fe:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8009102:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8009106:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8009108:	2300      	movs	r3, #0
}
 800910a:	4618      	mov	r0, r3
 800910c:	3714      	adds	r7, #20
 800910e:	46bd      	mov	sp, r7
 8009110:	bc80      	pop	{r7}
 8009112:	4770      	bx	lr

08009114 <USB_EPClearStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 8009114:	b480      	push	{r7}
 8009116:	b085      	sub	sp, #20
 8009118:	af00      	add	r7, sp, #0
 800911a:	6078      	str	r0, [r7, #4]
 800911c:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800911e:	687b      	ldr	r3, [r7, #4]
 8009120:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8009122:	683b      	ldr	r3, [r7, #0]
 8009124:	781b      	ldrb	r3, [r3, #0]
 8009126:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8009128:	683b      	ldr	r3, [r7, #0]
 800912a:	785b      	ldrb	r3, [r3, #1]
 800912c:	2b01      	cmp	r3, #1
 800912e:	d128      	bne.n	8009182 <USB_EPClearStall+0x6e>
  {
    USBx_INEP(epnum)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 8009130:	68bb      	ldr	r3, [r7, #8]
 8009132:	015a      	lsls	r2, r3, #5
 8009134:	68fb      	ldr	r3, [r7, #12]
 8009136:	4413      	add	r3, r2
 8009138:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800913c:	681b      	ldr	r3, [r3, #0]
 800913e:	68ba      	ldr	r2, [r7, #8]
 8009140:	0151      	lsls	r1, r2, #5
 8009142:	68fa      	ldr	r2, [r7, #12]
 8009144:	440a      	add	r2, r1
 8009146:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800914a:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 800914e:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 8009150:	683b      	ldr	r3, [r7, #0]
 8009152:	791b      	ldrb	r3, [r3, #4]
 8009154:	2b03      	cmp	r3, #3
 8009156:	d003      	beq.n	8009160 <USB_EPClearStall+0x4c>
 8009158:	683b      	ldr	r3, [r7, #0]
 800915a:	791b      	ldrb	r3, [r3, #4]
 800915c:	2b02      	cmp	r3, #2
 800915e:	d138      	bne.n	80091d2 <USB_EPClearStall+0xbe>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 8009160:	68bb      	ldr	r3, [r7, #8]
 8009162:	015a      	lsls	r2, r3, #5
 8009164:	68fb      	ldr	r3, [r7, #12]
 8009166:	4413      	add	r3, r2
 8009168:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800916c:	681b      	ldr	r3, [r3, #0]
 800916e:	68ba      	ldr	r2, [r7, #8]
 8009170:	0151      	lsls	r1, r2, #5
 8009172:	68fa      	ldr	r2, [r7, #12]
 8009174:	440a      	add	r2, r1
 8009176:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800917a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800917e:	6013      	str	r3, [r2, #0]
 8009180:	e027      	b.n	80091d2 <USB_EPClearStall+0xbe>
    }
  }
  else
  {
    USBx_OUTEP(epnum)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 8009182:	68bb      	ldr	r3, [r7, #8]
 8009184:	015a      	lsls	r2, r3, #5
 8009186:	68fb      	ldr	r3, [r7, #12]
 8009188:	4413      	add	r3, r2
 800918a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800918e:	681b      	ldr	r3, [r3, #0]
 8009190:	68ba      	ldr	r2, [r7, #8]
 8009192:	0151      	lsls	r1, r2, #5
 8009194:	68fa      	ldr	r2, [r7, #12]
 8009196:	440a      	add	r2, r1
 8009198:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800919c:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 80091a0:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 80091a2:	683b      	ldr	r3, [r7, #0]
 80091a4:	791b      	ldrb	r3, [r3, #4]
 80091a6:	2b03      	cmp	r3, #3
 80091a8:	d003      	beq.n	80091b2 <USB_EPClearStall+0x9e>
 80091aa:	683b      	ldr	r3, [r7, #0]
 80091ac:	791b      	ldrb	r3, [r3, #4]
 80091ae:	2b02      	cmp	r3, #2
 80091b0:	d10f      	bne.n	80091d2 <USB_EPClearStall+0xbe>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 80091b2:	68bb      	ldr	r3, [r7, #8]
 80091b4:	015a      	lsls	r2, r3, #5
 80091b6:	68fb      	ldr	r3, [r7, #12]
 80091b8:	4413      	add	r3, r2
 80091ba:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80091be:	681b      	ldr	r3, [r3, #0]
 80091c0:	68ba      	ldr	r2, [r7, #8]
 80091c2:	0151      	lsls	r1, r2, #5
 80091c4:	68fa      	ldr	r2, [r7, #12]
 80091c6:	440a      	add	r2, r1
 80091c8:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80091cc:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80091d0:	6013      	str	r3, [r2, #0]
    }
  }
  return HAL_OK;
 80091d2:	2300      	movs	r3, #0
}
 80091d4:	4618      	mov	r0, r3
 80091d6:	3714      	adds	r7, #20
 80091d8:	46bd      	mov	sp, r7
 80091da:	bc80      	pop	{r7}
 80091dc:	4770      	bx	lr

080091de <USB_SetDevAddress>:
  * @param  address  new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetDevAddress(const USB_OTG_GlobalTypeDef *USBx, uint8_t address)
{
 80091de:	b480      	push	{r7}
 80091e0:	b085      	sub	sp, #20
 80091e2:	af00      	add	r7, sp, #0
 80091e4:	6078      	str	r0, [r7, #4]
 80091e6:	460b      	mov	r3, r1
 80091e8:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80091ea:	687b      	ldr	r3, [r7, #4]
 80091ec:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG &= ~(USB_OTG_DCFG_DAD);
 80091ee:	68fb      	ldr	r3, [r7, #12]
 80091f0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80091f4:	681b      	ldr	r3, [r3, #0]
 80091f6:	68fa      	ldr	r2, [r7, #12]
 80091f8:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80091fc:	f423 63fe 	bic.w	r3, r3, #2032	@ 0x7f0
 8009200:	6013      	str	r3, [r2, #0]
  USBx_DEVICE->DCFG |= ((uint32_t)address << 4) & USB_OTG_DCFG_DAD;
 8009202:	68fb      	ldr	r3, [r7, #12]
 8009204:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8009208:	681a      	ldr	r2, [r3, #0]
 800920a:	78fb      	ldrb	r3, [r7, #3]
 800920c:	011b      	lsls	r3, r3, #4
 800920e:	f403 63fe 	and.w	r3, r3, #2032	@ 0x7f0
 8009212:	68f9      	ldr	r1, [r7, #12]
 8009214:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8009218:	4313      	orrs	r3, r2
 800921a:	600b      	str	r3, [r1, #0]

  return HAL_OK;
 800921c:	2300      	movs	r3, #0
}
 800921e:	4618      	mov	r0, r3
 8009220:	3714      	adds	r7, #20
 8009222:	46bd      	mov	sp, r7
 8009224:	bc80      	pop	{r7}
 8009226:	4770      	bx	lr

08009228 <USB_DevConnect>:
  * @brief  USB_DevConnect : Connect the USB device by enabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevConnect(const USB_OTG_GlobalTypeDef *USBx)
{
 8009228:	b480      	push	{r7}
 800922a:	b085      	sub	sp, #20
 800922c:	af00      	add	r7, sp, #0
 800922e:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009230:	687b      	ldr	r3, [r7, #4]
 8009232:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8009234:	68fb      	ldr	r3, [r7, #12]
 8009236:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800923a:	681b      	ldr	r3, [r3, #0]
 800923c:	68fa      	ldr	r2, [r7, #12]
 800923e:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 8009242:	f023 0303 	bic.w	r3, r3, #3
 8009246:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_SDIS;
 8009248:	68fb      	ldr	r3, [r7, #12]
 800924a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800924e:	685b      	ldr	r3, [r3, #4]
 8009250:	68fa      	ldr	r2, [r7, #12]
 8009252:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8009256:	f023 0302 	bic.w	r3, r3, #2
 800925a:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800925c:	2300      	movs	r3, #0
}
 800925e:	4618      	mov	r0, r3
 8009260:	3714      	adds	r7, #20
 8009262:	46bd      	mov	sp, r7
 8009264:	bc80      	pop	{r7}
 8009266:	4770      	bx	lr

08009268 <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevDisconnect(const USB_OTG_GlobalTypeDef *USBx)
{
 8009268:	b480      	push	{r7}
 800926a:	b085      	sub	sp, #20
 800926c:	af00      	add	r7, sp, #0
 800926e:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009270:	687b      	ldr	r3, [r7, #4]
 8009272:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8009274:	68fb      	ldr	r3, [r7, #12]
 8009276:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800927a:	681b      	ldr	r3, [r3, #0]
 800927c:	68fa      	ldr	r2, [r7, #12]
 800927e:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 8009282:	f023 0303 	bic.w	r3, r3, #3
 8009286:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8009288:	68fb      	ldr	r3, [r7, #12]
 800928a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800928e:	685b      	ldr	r3, [r3, #4]
 8009290:	68fa      	ldr	r2, [r7, #12]
 8009292:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8009296:	f043 0302 	orr.w	r3, r3, #2
 800929a:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800929c:	2300      	movs	r3, #0
}
 800929e:	4618      	mov	r0, r3
 80092a0:	3714      	adds	r7, #20
 80092a2:	46bd      	mov	sp, r7
 80092a4:	bc80      	pop	{r7}
 80092a6:	4770      	bx	lr

080092a8 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_OTG_GlobalTypeDef const *USBx)
{
 80092a8:	b480      	push	{r7}
 80092aa:	b085      	sub	sp, #20
 80092ac:	af00      	add	r7, sp, #0
 80092ae:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 80092b0:	687b      	ldr	r3, [r7, #4]
 80092b2:	695b      	ldr	r3, [r3, #20]
 80092b4:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 80092b6:	687b      	ldr	r3, [r7, #4]
 80092b8:	699b      	ldr	r3, [r3, #24]
 80092ba:	68fa      	ldr	r2, [r7, #12]
 80092bc:	4013      	ands	r3, r2
 80092be:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 80092c0:	68fb      	ldr	r3, [r7, #12]
}
 80092c2:	4618      	mov	r0, r3
 80092c4:	3714      	adds	r7, #20
 80092c6:	46bd      	mov	sp, r7
 80092c8:	bc80      	pop	{r7}
 80092ca:	4770      	bx	lr

080092cc <USB_ReadDevAllOutEpInterrupt>:
  * @brief  USB_ReadDevAllOutEpInterrupt: return the USB device OUT endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device OUT EP interrupt status
  */
uint32_t USB_ReadDevAllOutEpInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 80092cc:	b480      	push	{r7}
 80092ce:	b085      	sub	sp, #20
 80092d0:	af00      	add	r7, sp, #0
 80092d2:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80092d4:	687b      	ldr	r3, [r7, #4]
 80092d6:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 80092d8:	68fb      	ldr	r3, [r7, #12]
 80092da:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80092de:	699b      	ldr	r3, [r3, #24]
 80092e0:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 80092e2:	68fb      	ldr	r3, [r7, #12]
 80092e4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80092e8:	69db      	ldr	r3, [r3, #28]
 80092ea:	68ba      	ldr	r2, [r7, #8]
 80092ec:	4013      	ands	r3, r2
 80092ee:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xffff0000U) >> 16);
 80092f0:	68bb      	ldr	r3, [r7, #8]
 80092f2:	0c1b      	lsrs	r3, r3, #16
}
 80092f4:	4618      	mov	r0, r3
 80092f6:	3714      	adds	r7, #20
 80092f8:	46bd      	mov	sp, r7
 80092fa:	bc80      	pop	{r7}
 80092fc:	4770      	bx	lr

080092fe <USB_ReadDevAllInEpInterrupt>:
  * @brief  USB_ReadDevAllInEpInterrupt: return the USB device IN endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device IN EP interrupt status
  */
uint32_t USB_ReadDevAllInEpInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 80092fe:	b480      	push	{r7}
 8009300:	b085      	sub	sp, #20
 8009302:	af00      	add	r7, sp, #0
 8009304:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009306:	687b      	ldr	r3, [r7, #4]
 8009308:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 800930a:	68fb      	ldr	r3, [r7, #12]
 800930c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8009310:	699b      	ldr	r3, [r3, #24]
 8009312:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 8009314:	68fb      	ldr	r3, [r7, #12]
 8009316:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800931a:	69db      	ldr	r3, [r3, #28]
 800931c:	68ba      	ldr	r2, [r7, #8]
 800931e:	4013      	ands	r3, r2
 8009320:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xFFFFU));
 8009322:	68bb      	ldr	r3, [r7, #8]
 8009324:	b29b      	uxth	r3, r3
}
 8009326:	4618      	mov	r0, r3
 8009328:	3714      	adds	r7, #20
 800932a:	46bd      	mov	sp, r7
 800932c:	bc80      	pop	{r7}
 800932e:	4770      	bx	lr

08009330 <USB_ReadDevOutEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device OUT EP Interrupt register
  */
uint32_t USB_ReadDevOutEPInterrupt(const USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 8009330:	b480      	push	{r7}
 8009332:	b085      	sub	sp, #20
 8009334:	af00      	add	r7, sp, #0
 8009336:	6078      	str	r0, [r7, #4]
 8009338:	460b      	mov	r3, r1
 800933a:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800933c:	687b      	ldr	r3, [r7, #4]
 800933e:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_OUTEP((uint32_t)epnum)->DOEPINT;
 8009340:	78fb      	ldrb	r3, [r7, #3]
 8009342:	015a      	lsls	r2, r3, #5
 8009344:	68fb      	ldr	r3, [r7, #12]
 8009346:	4413      	add	r3, r2
 8009348:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800934c:	689b      	ldr	r3, [r3, #8]
 800934e:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DOEPMSK;
 8009350:	68fb      	ldr	r3, [r7, #12]
 8009352:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8009356:	695b      	ldr	r3, [r3, #20]
 8009358:	68ba      	ldr	r2, [r7, #8]
 800935a:	4013      	ands	r3, r2
 800935c:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 800935e:	68bb      	ldr	r3, [r7, #8]
}
 8009360:	4618      	mov	r0, r3
 8009362:	3714      	adds	r7, #20
 8009364:	46bd      	mov	sp, r7
 8009366:	bc80      	pop	{r7}
 8009368:	4770      	bx	lr

0800936a <USB_ReadDevInEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device IN EP Interrupt register
  */
uint32_t USB_ReadDevInEPInterrupt(const USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 800936a:	b480      	push	{r7}
 800936c:	b087      	sub	sp, #28
 800936e:	af00      	add	r7, sp, #0
 8009370:	6078      	str	r0, [r7, #4]
 8009372:	460b      	mov	r3, r1
 8009374:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009376:	687b      	ldr	r3, [r7, #4]
 8009378:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg;
  uint32_t msk;
  uint32_t emp;

  msk = USBx_DEVICE->DIEPMSK;
 800937a:	697b      	ldr	r3, [r7, #20]
 800937c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8009380:	691b      	ldr	r3, [r3, #16]
 8009382:	613b      	str	r3, [r7, #16]
  emp = USBx_DEVICE->DIEPEMPMSK;
 8009384:	697b      	ldr	r3, [r7, #20]
 8009386:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800938a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800938c:	60fb      	str	r3, [r7, #12]
  msk |= ((emp >> (epnum & EP_ADDR_MSK)) & 0x1U) << 7;
 800938e:	78fb      	ldrb	r3, [r7, #3]
 8009390:	f003 030f 	and.w	r3, r3, #15
 8009394:	68fa      	ldr	r2, [r7, #12]
 8009396:	fa22 f303 	lsr.w	r3, r2, r3
 800939a:	01db      	lsls	r3, r3, #7
 800939c:	b2db      	uxtb	r3, r3
 800939e:	693a      	ldr	r2, [r7, #16]
 80093a0:	4313      	orrs	r3, r2
 80093a2:	613b      	str	r3, [r7, #16]
  tmpreg = USBx_INEP((uint32_t)epnum)->DIEPINT & msk;
 80093a4:	78fb      	ldrb	r3, [r7, #3]
 80093a6:	015a      	lsls	r2, r3, #5
 80093a8:	697b      	ldr	r3, [r7, #20]
 80093aa:	4413      	add	r3, r2
 80093ac:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80093b0:	689b      	ldr	r3, [r3, #8]
 80093b2:	693a      	ldr	r2, [r7, #16]
 80093b4:	4013      	ands	r3, r2
 80093b6:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 80093b8:	68bb      	ldr	r3, [r7, #8]
}
 80093ba:	4618      	mov	r0, r3
 80093bc:	371c      	adds	r7, #28
 80093be:	46bd      	mov	sp, r7
 80093c0:	bc80      	pop	{r7}
 80093c2:	4770      	bx	lr

080093c4 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(const USB_OTG_GlobalTypeDef *USBx)
{
 80093c4:	b480      	push	{r7}
 80093c6:	b083      	sub	sp, #12
 80093c8:	af00      	add	r7, sp, #0
 80093ca:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 80093cc:	687b      	ldr	r3, [r7, #4]
 80093ce:	695b      	ldr	r3, [r3, #20]
 80093d0:	f003 0301 	and.w	r3, r3, #1
}
 80093d4:	4618      	mov	r0, r3
 80093d6:	370c      	adds	r7, #12
 80093d8:	46bd      	mov	sp, r7
 80093da:	bc80      	pop	{r7}
 80093dc:	4770      	bx	lr

080093de <USB_ActivateSetup>:
  * @brief  Activate EP0 for Setup transactions
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateSetup(const USB_OTG_GlobalTypeDef *USBx)
{
 80093de:	b480      	push	{r7}
 80093e0:	b085      	sub	sp, #20
 80093e2:	af00      	add	r7, sp, #0
 80093e4:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80093e6:	687b      	ldr	r3, [r7, #4]
 80093e8:	60fb      	str	r3, [r7, #12]

  /* Set the MPS of the IN EP0 to 64 bytes */
  USBx_INEP(0U)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
 80093ea:	68fb      	ldr	r3, [r7, #12]
 80093ec:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80093f0:	681b      	ldr	r3, [r3, #0]
 80093f2:	68fa      	ldr	r2, [r7, #12]
 80093f4:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80093f8:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 80093fc:	f023 0307 	bic.w	r3, r3, #7
 8009400:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGINAK;
 8009402:	68fb      	ldr	r3, [r7, #12]
 8009404:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8009408:	685b      	ldr	r3, [r3, #4]
 800940a:	68fa      	ldr	r2, [r7, #12]
 800940c:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8009410:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8009414:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8009416:	2300      	movs	r3, #0
}
 8009418:	4618      	mov	r0, r3
 800941a:	3714      	adds	r7, #20
 800941c:	46bd      	mov	sp, r7
 800941e:	bc80      	pop	{r7}
 8009420:	4770      	bx	lr
	...

08009424 <USB_EP0_OutStart>:
  *           1 : DMA feature used
  * @param  psetup  pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(const USB_OTG_GlobalTypeDef *USBx, uint8_t dma, const uint8_t *psetup)
{
 8009424:	b480      	push	{r7}
 8009426:	b087      	sub	sp, #28
 8009428:	af00      	add	r7, sp, #0
 800942a:	60f8      	str	r0, [r7, #12]
 800942c:	460b      	mov	r3, r1
 800942e:	607a      	str	r2, [r7, #4]
 8009430:	72fb      	strb	r3, [r7, #11]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009432:	68fb      	ldr	r3, [r7, #12]
 8009434:	617b      	str	r3, [r7, #20]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 8009436:	68fb      	ldr	r3, [r7, #12]
 8009438:	333c      	adds	r3, #60	@ 0x3c
 800943a:	3304      	adds	r3, #4
 800943c:	681b      	ldr	r3, [r3, #0]
 800943e:	613b      	str	r3, [r7, #16]

  if (gSNPSiD > USB_OTG_CORE_ID_300A)
 8009440:	693b      	ldr	r3, [r7, #16]
 8009442:	4a25      	ldr	r2, [pc, #148]	@ (80094d8 <USB_EP0_OutStart+0xb4>)
 8009444:	4293      	cmp	r3, r2
 8009446:	d90a      	bls.n	800945e <USB_EP0_OutStart+0x3a>
  {
    if ((USBx_OUTEP(0U)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8009448:	697b      	ldr	r3, [r7, #20]
 800944a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800944e:	681b      	ldr	r3, [r3, #0]
 8009450:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8009454:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8009458:	d101      	bne.n	800945e <USB_EP0_OutStart+0x3a>
    {
      return HAL_OK;
 800945a:	2300      	movs	r3, #0
 800945c:	e037      	b.n	80094ce <USB_EP0_OutStart+0xaa>
    }
  }

  USBx_OUTEP(0U)->DOEPTSIZ = 0U;
 800945e:	697b      	ldr	r3, [r7, #20]
 8009460:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009464:	461a      	mov	r2, r3
 8009466:	2300      	movs	r3, #0
 8009468:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 800946a:	697b      	ldr	r3, [r7, #20]
 800946c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009470:	691b      	ldr	r3, [r3, #16]
 8009472:	697a      	ldr	r2, [r7, #20]
 8009474:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8009478:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800947c:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (3U * 8U);
 800947e:	697b      	ldr	r3, [r7, #20]
 8009480:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009484:	691b      	ldr	r3, [r3, #16]
 8009486:	697a      	ldr	r2, [r7, #20]
 8009488:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800948c:	f043 0318 	orr.w	r3, r3, #24
 8009490:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |=  USB_OTG_DOEPTSIZ_STUPCNT;
 8009492:	697b      	ldr	r3, [r7, #20]
 8009494:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009498:	691b      	ldr	r3, [r3, #16]
 800949a:	697a      	ldr	r2, [r7, #20]
 800949c:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80094a0:	f043 43c0 	orr.w	r3, r3, #1610612736	@ 0x60000000
 80094a4:	6113      	str	r3, [r2, #16]

  if (dma == 1U)
 80094a6:	7afb      	ldrb	r3, [r7, #11]
 80094a8:	2b01      	cmp	r3, #1
 80094aa:	d10f      	bne.n	80094cc <USB_EP0_OutStart+0xa8>
  {
    USBx_OUTEP(0U)->DOEPDMA = (uint32_t)psetup;
 80094ac:	697b      	ldr	r3, [r7, #20]
 80094ae:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80094b2:	461a      	mov	r2, r3
 80094b4:	687b      	ldr	r3, [r7, #4]
 80094b6:	6153      	str	r3, [r2, #20]
    /* EP enable */
    USBx_OUTEP(0U)->DOEPCTL |= USB_OTG_DOEPCTL_EPENA | USB_OTG_DOEPCTL_USBAEP;
 80094b8:	697b      	ldr	r3, [r7, #20]
 80094ba:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80094be:	681b      	ldr	r3, [r3, #0]
 80094c0:	697a      	ldr	r2, [r7, #20]
 80094c2:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80094c6:	f043 2380 	orr.w	r3, r3, #2147516416	@ 0x80008000
 80094ca:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 80094cc:	2300      	movs	r3, #0
}
 80094ce:	4618      	mov	r0, r3
 80094d0:	371c      	adds	r7, #28
 80094d2:	46bd      	mov	sp, r7
 80094d4:	bc80      	pop	{r7}
 80094d6:	4770      	bx	lr
 80094d8:	4f54300a 	.word	0x4f54300a

080094dc <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 80094dc:	b480      	push	{r7}
 80094de:	b085      	sub	sp, #20
 80094e0:	af00      	add	r7, sp, #0
 80094e2:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 80094e4:	2300      	movs	r3, #0
 80094e6:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 80094e8:	68fb      	ldr	r3, [r7, #12]
 80094ea:	3301      	adds	r3, #1
 80094ec:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80094ee:	68fb      	ldr	r3, [r7, #12]
 80094f0:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80094f4:	d901      	bls.n	80094fa <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 80094f6:	2303      	movs	r3, #3
 80094f8:	e01b      	b.n	8009532 <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 80094fa:	687b      	ldr	r3, [r7, #4]
 80094fc:	691b      	ldr	r3, [r3, #16]
 80094fe:	2b00      	cmp	r3, #0
 8009500:	daf2      	bge.n	80094e8 <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 8009502:	2300      	movs	r3, #0
 8009504:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 8009506:	687b      	ldr	r3, [r7, #4]
 8009508:	691b      	ldr	r3, [r3, #16]
 800950a:	f043 0201 	orr.w	r2, r3, #1
 800950e:	687b      	ldr	r3, [r7, #4]
 8009510:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8009512:	68fb      	ldr	r3, [r7, #12]
 8009514:	3301      	adds	r3, #1
 8009516:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8009518:	68fb      	ldr	r3, [r7, #12]
 800951a:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800951e:	d901      	bls.n	8009524 <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 8009520:	2303      	movs	r3, #3
 8009522:	e006      	b.n	8009532 <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 8009524:	687b      	ldr	r3, [r7, #4]
 8009526:	691b      	ldr	r3, [r3, #16]
 8009528:	f003 0301 	and.w	r3, r3, #1
 800952c:	2b01      	cmp	r3, #1
 800952e:	d0f0      	beq.n	8009512 <USB_CoreReset+0x36>

  return HAL_OK;
 8009530:	2300      	movs	r3, #0
}
 8009532:	4618      	mov	r0, r3
 8009534:	3714      	adds	r7, #20
 8009536:	46bd      	mov	sp, r7
 8009538:	bc80      	pop	{r7}
 800953a:	4770      	bx	lr

0800953c <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t  USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800953c:	b580      	push	{r7, lr}
 800953e:	b084      	sub	sp, #16
 8009540:	af00      	add	r7, sp, #0
 8009542:	6078      	str	r0, [r7, #4]
 8009544:	460b      	mov	r3, r1
 8009546:	70fb      	strb	r3, [r7, #3]
  uint8_t ret = 0U;
 8009548:	2300      	movs	r3, #0
 800954a:	73fb      	strb	r3, [r7, #15]
  USBD_CDC_HandleTypeDef   *hcdc;

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800954c:	687b      	ldr	r3, [r7, #4]
 800954e:	7c1b      	ldrb	r3, [r3, #16]
 8009550:	2b00      	cmp	r3, #0
 8009552:	d115      	bne.n	8009580 <USBD_CDC_Init+0x44>
  {
    /* Open EP IN */
    USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 8009554:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8009558:	2202      	movs	r2, #2
 800955a:	2181      	movs	r1, #129	@ 0x81
 800955c:	6878      	ldr	r0, [r7, #4]
 800955e:	f001 ff2c 	bl	800b3ba <USBD_LL_OpenEP>
                   CDC_DATA_HS_IN_PACKET_SIZE);

    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 8009562:	687b      	ldr	r3, [r7, #4]
 8009564:	2201      	movs	r2, #1
 8009566:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Open EP OUT */
    USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 8009568:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800956c:	2202      	movs	r2, #2
 800956e:	2101      	movs	r1, #1
 8009570:	6878      	ldr	r0, [r7, #4]
 8009572:	f001 ff22 	bl	800b3ba <USBD_LL_OpenEP>
                   CDC_DATA_HS_OUT_PACKET_SIZE);

    pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 8009576:	687b      	ldr	r3, [r7, #4]
 8009578:	2201      	movs	r2, #1
 800957a:	f8c3 216c 	str.w	r2, [r3, #364]	@ 0x16c
 800957e:	e012      	b.n	80095a6 <USBD_CDC_Init+0x6a>

  }
  else
  {
    /* Open EP IN */
    USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 8009580:	2340      	movs	r3, #64	@ 0x40
 8009582:	2202      	movs	r2, #2
 8009584:	2181      	movs	r1, #129	@ 0x81
 8009586:	6878      	ldr	r0, [r7, #4]
 8009588:	f001 ff17 	bl	800b3ba <USBD_LL_OpenEP>
                   CDC_DATA_FS_IN_PACKET_SIZE);

    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 800958c:	687b      	ldr	r3, [r7, #4]
 800958e:	2201      	movs	r2, #1
 8009590:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Open EP OUT */
    USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 8009592:	2340      	movs	r3, #64	@ 0x40
 8009594:	2202      	movs	r2, #2
 8009596:	2101      	movs	r1, #1
 8009598:	6878      	ldr	r0, [r7, #4]
 800959a:	f001 ff0e 	bl	800b3ba <USBD_LL_OpenEP>
                   CDC_DATA_FS_OUT_PACKET_SIZE);

    pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 800959e:	687b      	ldr	r3, [r7, #4]
 80095a0:	2201      	movs	r2, #1
 80095a2:	f8c3 216c 	str.w	r2, [r3, #364]	@ 0x16c
  }
  /* Open Command IN EP */
  USBD_LL_OpenEP(pdev, CDC_CMD_EP, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 80095a6:	2308      	movs	r3, #8
 80095a8:	2203      	movs	r2, #3
 80095aa:	2182      	movs	r1, #130	@ 0x82
 80095ac:	6878      	ldr	r0, [r7, #4]
 80095ae:	f001 ff04 	bl	800b3ba <USBD_LL_OpenEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 1U;
 80095b2:	687b      	ldr	r3, [r7, #4]
 80095b4:	2201      	movs	r2, #1
 80095b6:	641a      	str	r2, [r3, #64]	@ 0x40

  pdev->pClassData = USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 80095b8:	f44f 7007 	mov.w	r0, #540	@ 0x21c
 80095bc:	f002 f850 	bl	800b660 <malloc>
 80095c0:	4603      	mov	r3, r0
 80095c2:	461a      	mov	r2, r3
 80095c4:	687b      	ldr	r3, [r7, #4]
 80095c6:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8

  if (pdev->pClassData == NULL)
 80095ca:	687b      	ldr	r3, [r7, #4]
 80095cc:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80095d0:	2b00      	cmp	r3, #0
 80095d2:	d102      	bne.n	80095da <USBD_CDC_Init+0x9e>
  {
    ret = 1U;
 80095d4:	2301      	movs	r3, #1
 80095d6:	73fb      	strb	r3, [r7, #15]
 80095d8:	e026      	b.n	8009628 <USBD_CDC_Init+0xec>
  }
  else
  {
    hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 80095da:	687b      	ldr	r3, [r7, #4]
 80095dc:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80095e0:	60bb      	str	r3, [r7, #8]

    /* Init  physical Interface components */
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Init();
 80095e2:	687b      	ldr	r3, [r7, #4]
 80095e4:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 80095e8:	681b      	ldr	r3, [r3, #0]
 80095ea:	4798      	blx	r3

    /* Init Xfer states */
    hcdc->TxState = 0U;
 80095ec:	68bb      	ldr	r3, [r7, #8]
 80095ee:	2200      	movs	r2, #0
 80095f0:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
    hcdc->RxState = 0U;
 80095f4:	68bb      	ldr	r3, [r7, #8]
 80095f6:	2200      	movs	r2, #0
 80095f8:	f8c3 2218 	str.w	r2, [r3, #536]	@ 0x218

    if (pdev->dev_speed == USBD_SPEED_HIGH)
 80095fc:	687b      	ldr	r3, [r7, #4]
 80095fe:	7c1b      	ldrb	r3, [r3, #16]
 8009600:	2b00      	cmp	r3, #0
 8009602:	d109      	bne.n	8009618 <USBD_CDC_Init+0xdc>
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 8009604:	68bb      	ldr	r3, [r7, #8]
 8009606:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 800960a:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800960e:	2101      	movs	r1, #1
 8009610:	6878      	ldr	r0, [r7, #4]
 8009612:	f001 ffc2 	bl	800b59a <USBD_LL_PrepareReceive>
 8009616:	e007      	b.n	8009628 <USBD_CDC_Init+0xec>
                             CDC_DATA_HS_OUT_PACKET_SIZE);
    }
    else
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 8009618:	68bb      	ldr	r3, [r7, #8]
 800961a:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 800961e:	2340      	movs	r3, #64	@ 0x40
 8009620:	2101      	movs	r1, #1
 8009622:	6878      	ldr	r0, [r7, #4]
 8009624:	f001 ffb9 	bl	800b59a <USBD_LL_PrepareReceive>
                             CDC_DATA_FS_OUT_PACKET_SIZE);
    }
  }
  return ret;
 8009628:	7bfb      	ldrb	r3, [r7, #15]
}
 800962a:	4618      	mov	r0, r3
 800962c:	3710      	adds	r7, #16
 800962e:	46bd      	mov	sp, r7
 8009630:	bd80      	pop	{r7, pc}

08009632 <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t  USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8009632:	b580      	push	{r7, lr}
 8009634:	b084      	sub	sp, #16
 8009636:	af00      	add	r7, sp, #0
 8009638:	6078      	str	r0, [r7, #4]
 800963a:	460b      	mov	r3, r1
 800963c:	70fb      	strb	r3, [r7, #3]
  uint8_t ret = 0U;
 800963e:	2300      	movs	r3, #0
 8009640:	73fb      	strb	r3, [r7, #15]

  /* Close EP IN */
  USBD_LL_CloseEP(pdev, CDC_IN_EP);
 8009642:	2181      	movs	r1, #129	@ 0x81
 8009644:	6878      	ldr	r0, [r7, #4]
 8009646:	f001 fede 	bl	800b406 <USBD_LL_CloseEP>
  pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 0U;
 800964a:	687b      	ldr	r3, [r7, #4]
 800964c:	2200      	movs	r2, #0
 800964e:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Close EP OUT */
  USBD_LL_CloseEP(pdev, CDC_OUT_EP);
 8009650:	2101      	movs	r1, #1
 8009652:	6878      	ldr	r0, [r7, #4]
 8009654:	f001 fed7 	bl	800b406 <USBD_LL_CloseEP>
  pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 0U;
 8009658:	687b      	ldr	r3, [r7, #4]
 800965a:	2200      	movs	r2, #0
 800965c:	f8c3 216c 	str.w	r2, [r3, #364]	@ 0x16c

  /* Close Command IN EP */
  USBD_LL_CloseEP(pdev, CDC_CMD_EP);
 8009660:	2182      	movs	r1, #130	@ 0x82
 8009662:	6878      	ldr	r0, [r7, #4]
 8009664:	f001 fecf 	bl	800b406 <USBD_LL_CloseEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 0U;
 8009668:	687b      	ldr	r3, [r7, #4]
 800966a:	2200      	movs	r2, #0
 800966c:	641a      	str	r2, [r3, #64]	@ 0x40

  /* DeInit  physical Interface components */
  if (pdev->pClassData != NULL)
 800966e:	687b      	ldr	r3, [r7, #4]
 8009670:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8009674:	2b00      	cmp	r3, #0
 8009676:	d00e      	beq.n	8009696 <USBD_CDC_DeInit+0x64>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->DeInit();
 8009678:	687b      	ldr	r3, [r7, #4]
 800967a:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800967e:	685b      	ldr	r3, [r3, #4]
 8009680:	4798      	blx	r3
    USBD_free(pdev->pClassData);
 8009682:	687b      	ldr	r3, [r7, #4]
 8009684:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8009688:	4618      	mov	r0, r3
 800968a:	f001 fff1 	bl	800b670 <free>
    pdev->pClassData = NULL;
 800968e:	687b      	ldr	r3, [r7, #4]
 8009690:	2200      	movs	r2, #0
 8009692:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  }

  return ret;
 8009696:	7bfb      	ldrb	r3, [r7, #15]
}
 8009698:	4618      	mov	r0, r3
 800969a:	3710      	adds	r7, #16
 800969c:	46bd      	mov	sp, r7
 800969e:	bd80      	pop	{r7, pc}

080096a0 <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t  USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                               USBD_SetupReqTypedef *req)
{
 80096a0:	b580      	push	{r7, lr}
 80096a2:	b086      	sub	sp, #24
 80096a4:	af00      	add	r7, sp, #0
 80096a6:	6078      	str	r0, [r7, #4]
 80096a8:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 80096aa:	687b      	ldr	r3, [r7, #4]
 80096ac:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80096b0:	613b      	str	r3, [r7, #16]
  uint8_t ifalt = 0U;
 80096b2:	2300      	movs	r3, #0
 80096b4:	73fb      	strb	r3, [r7, #15]
  uint16_t status_info = 0U;
 80096b6:	2300      	movs	r3, #0
 80096b8:	81bb      	strh	r3, [r7, #12]
  uint8_t ret = USBD_OK;
 80096ba:	2300      	movs	r3, #0
 80096bc:	75fb      	strb	r3, [r7, #23]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 80096be:	683b      	ldr	r3, [r7, #0]
 80096c0:	781b      	ldrb	r3, [r3, #0]
 80096c2:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 80096c6:	2b00      	cmp	r3, #0
 80096c8:	d039      	beq.n	800973e <USBD_CDC_Setup+0x9e>
 80096ca:	2b20      	cmp	r3, #32
 80096cc:	d17f      	bne.n	80097ce <USBD_CDC_Setup+0x12e>
  {
    case USB_REQ_TYPE_CLASS :
      if (req->wLength)
 80096ce:	683b      	ldr	r3, [r7, #0]
 80096d0:	88db      	ldrh	r3, [r3, #6]
 80096d2:	2b00      	cmp	r3, #0
 80096d4:	d029      	beq.n	800972a <USBD_CDC_Setup+0x8a>
      {
        if (req->bmRequest & 0x80U)
 80096d6:	683b      	ldr	r3, [r7, #0]
 80096d8:	781b      	ldrb	r3, [r3, #0]
 80096da:	b25b      	sxtb	r3, r3
 80096dc:	2b00      	cmp	r3, #0
 80096de:	da11      	bge.n	8009704 <USBD_CDC_Setup+0x64>
        {
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 80096e0:	687b      	ldr	r3, [r7, #4]
 80096e2:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 80096e6:	689b      	ldr	r3, [r3, #8]
 80096e8:	683a      	ldr	r2, [r7, #0]
 80096ea:	7850      	ldrb	r0, [r2, #1]
                                                            (uint8_t *)(void *)hcdc->data,
 80096ec:	6939      	ldr	r1, [r7, #16]
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 80096ee:	683a      	ldr	r2, [r7, #0]
 80096f0:	88d2      	ldrh	r2, [r2, #6]
 80096f2:	4798      	blx	r3
                                                            req->wLength);

          USBD_CtlSendData(pdev, (uint8_t *)(void *)hcdc->data, req->wLength);
 80096f4:	6939      	ldr	r1, [r7, #16]
 80096f6:	683b      	ldr	r3, [r7, #0]
 80096f8:	88db      	ldrh	r3, [r3, #6]
 80096fa:	461a      	mov	r2, r3
 80096fc:	6878      	ldr	r0, [r7, #4]
 80096fe:	f001 fa3d 	bl	800ab7c <USBD_CtlSendData>
      else
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
                                                          (uint8_t *)(void *)req, 0U);
      }
      break;
 8009702:	e06b      	b.n	80097dc <USBD_CDC_Setup+0x13c>
          hcdc->CmdOpCode = req->bRequest;
 8009704:	683b      	ldr	r3, [r7, #0]
 8009706:	785a      	ldrb	r2, [r3, #1]
 8009708:	693b      	ldr	r3, [r7, #16]
 800970a:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
          hcdc->CmdLength = (uint8_t)req->wLength;
 800970e:	683b      	ldr	r3, [r7, #0]
 8009710:	88db      	ldrh	r3, [r3, #6]
 8009712:	b2da      	uxtb	r2, r3
 8009714:	693b      	ldr	r3, [r7, #16]
 8009716:	f883 2201 	strb.w	r2, [r3, #513]	@ 0x201
          USBD_CtlPrepareRx(pdev, (uint8_t *)(void *)hcdc->data, req->wLength);
 800971a:	6939      	ldr	r1, [r7, #16]
 800971c:	683b      	ldr	r3, [r7, #0]
 800971e:	88db      	ldrh	r3, [r3, #6]
 8009720:	461a      	mov	r2, r3
 8009722:	6878      	ldr	r0, [r7, #4]
 8009724:	f001 fa58 	bl	800abd8 <USBD_CtlPrepareRx>
      break;
 8009728:	e058      	b.n	80097dc <USBD_CDC_Setup+0x13c>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 800972a:	687b      	ldr	r3, [r7, #4]
 800972c:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8009730:	689b      	ldr	r3, [r3, #8]
 8009732:	683a      	ldr	r2, [r7, #0]
 8009734:	7850      	ldrb	r0, [r2, #1]
 8009736:	2200      	movs	r2, #0
 8009738:	6839      	ldr	r1, [r7, #0]
 800973a:	4798      	blx	r3
      break;
 800973c:	e04e      	b.n	80097dc <USBD_CDC_Setup+0x13c>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800973e:	683b      	ldr	r3, [r7, #0]
 8009740:	785b      	ldrb	r3, [r3, #1]
 8009742:	2b0b      	cmp	r3, #11
 8009744:	d02e      	beq.n	80097a4 <USBD_CDC_Setup+0x104>
 8009746:	2b0b      	cmp	r3, #11
 8009748:	dc38      	bgt.n	80097bc <USBD_CDC_Setup+0x11c>
 800974a:	2b00      	cmp	r3, #0
 800974c:	d002      	beq.n	8009754 <USBD_CDC_Setup+0xb4>
 800974e:	2b0a      	cmp	r3, #10
 8009750:	d014      	beq.n	800977c <USBD_CDC_Setup+0xdc>
 8009752:	e033      	b.n	80097bc <USBD_CDC_Setup+0x11c>
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009754:	687b      	ldr	r3, [r7, #4]
 8009756:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800975a:	2b03      	cmp	r3, #3
 800975c:	d107      	bne.n	800976e <USBD_CDC_Setup+0xce>
          {
            USBD_CtlSendData(pdev, (uint8_t *)(void *)&status_info, 2U);
 800975e:	f107 030c 	add.w	r3, r7, #12
 8009762:	2202      	movs	r2, #2
 8009764:	4619      	mov	r1, r3
 8009766:	6878      	ldr	r0, [r7, #4]
 8009768:	f001 fa08 	bl	800ab7c <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 800976c:	e02e      	b.n	80097cc <USBD_CDC_Setup+0x12c>
            USBD_CtlError(pdev, req);
 800976e:	6839      	ldr	r1, [r7, #0]
 8009770:	6878      	ldr	r0, [r7, #4]
 8009772:	f001 f999 	bl	800aaa8 <USBD_CtlError>
            ret = USBD_FAIL;
 8009776:	2302      	movs	r3, #2
 8009778:	75fb      	strb	r3, [r7, #23]
          break;
 800977a:	e027      	b.n	80097cc <USBD_CDC_Setup+0x12c>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800977c:	687b      	ldr	r3, [r7, #4]
 800977e:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009782:	2b03      	cmp	r3, #3
 8009784:	d107      	bne.n	8009796 <USBD_CDC_Setup+0xf6>
          {
            USBD_CtlSendData(pdev, &ifalt, 1U);
 8009786:	f107 030f 	add.w	r3, r7, #15
 800978a:	2201      	movs	r2, #1
 800978c:	4619      	mov	r1, r3
 800978e:	6878      	ldr	r0, [r7, #4]
 8009790:	f001 f9f4 	bl	800ab7c <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8009794:	e01a      	b.n	80097cc <USBD_CDC_Setup+0x12c>
            USBD_CtlError(pdev, req);
 8009796:	6839      	ldr	r1, [r7, #0]
 8009798:	6878      	ldr	r0, [r7, #4]
 800979a:	f001 f985 	bl	800aaa8 <USBD_CtlError>
            ret = USBD_FAIL;
 800979e:	2302      	movs	r3, #2
 80097a0:	75fb      	strb	r3, [r7, #23]
          break;
 80097a2:	e013      	b.n	80097cc <USBD_CDC_Setup+0x12c>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state != USBD_STATE_CONFIGURED)
 80097a4:	687b      	ldr	r3, [r7, #4]
 80097a6:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80097aa:	2b03      	cmp	r3, #3
 80097ac:	d00d      	beq.n	80097ca <USBD_CDC_Setup+0x12a>
          {
            USBD_CtlError(pdev, req);
 80097ae:	6839      	ldr	r1, [r7, #0]
 80097b0:	6878      	ldr	r0, [r7, #4]
 80097b2:	f001 f979 	bl	800aaa8 <USBD_CtlError>
            ret = USBD_FAIL;
 80097b6:	2302      	movs	r3, #2
 80097b8:	75fb      	strb	r3, [r7, #23]
          }
          break;
 80097ba:	e006      	b.n	80097ca <USBD_CDC_Setup+0x12a>

        default:
          USBD_CtlError(pdev, req);
 80097bc:	6839      	ldr	r1, [r7, #0]
 80097be:	6878      	ldr	r0, [r7, #4]
 80097c0:	f001 f972 	bl	800aaa8 <USBD_CtlError>
          ret = USBD_FAIL;
 80097c4:	2302      	movs	r3, #2
 80097c6:	75fb      	strb	r3, [r7, #23]
          break;
 80097c8:	e000      	b.n	80097cc <USBD_CDC_Setup+0x12c>
          break;
 80097ca:	bf00      	nop
      }
      break;
 80097cc:	e006      	b.n	80097dc <USBD_CDC_Setup+0x13c>

    default:
      USBD_CtlError(pdev, req);
 80097ce:	6839      	ldr	r1, [r7, #0]
 80097d0:	6878      	ldr	r0, [r7, #4]
 80097d2:	f001 f969 	bl	800aaa8 <USBD_CtlError>
      ret = USBD_FAIL;
 80097d6:	2302      	movs	r3, #2
 80097d8:	75fb      	strb	r3, [r7, #23]
      break;
 80097da:	bf00      	nop
  }

  return ret;
 80097dc:	7dfb      	ldrb	r3, [r7, #23]
}
 80097de:	4618      	mov	r0, r3
 80097e0:	3718      	adds	r7, #24
 80097e2:	46bd      	mov	sp, r7
 80097e4:	bd80      	pop	{r7, pc}

080097e6 <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t  USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 80097e6:	b580      	push	{r7, lr}
 80097e8:	b084      	sub	sp, #16
 80097ea:	af00      	add	r7, sp, #0
 80097ec:	6078      	str	r0, [r7, #4]
 80097ee:	460b      	mov	r3, r1
 80097f0:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 80097f2:	687b      	ldr	r3, [r7, #4]
 80097f4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80097f8:	60fb      	str	r3, [r7, #12]
  PCD_HandleTypeDef *hpcd = pdev->pData;
 80097fa:	687b      	ldr	r3, [r7, #4]
 80097fc:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 8009800:	60bb      	str	r3, [r7, #8]

  if (pdev->pClassData != NULL)
 8009802:	687b      	ldr	r3, [r7, #4]
 8009804:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8009808:	2b00      	cmp	r3, #0
 800980a:	d03a      	beq.n	8009882 <USBD_CDC_DataIn+0x9c>
  {
    if ((pdev->ep_in[epnum].total_length > 0U) && ((pdev->ep_in[epnum].total_length % hpcd->IN_ep[epnum].maxpacket) == 0U))
 800980c:	78fa      	ldrb	r2, [r7, #3]
 800980e:	6879      	ldr	r1, [r7, #4]
 8009810:	4613      	mov	r3, r2
 8009812:	009b      	lsls	r3, r3, #2
 8009814:	4413      	add	r3, r2
 8009816:	009b      	lsls	r3, r3, #2
 8009818:	440b      	add	r3, r1
 800981a:	331c      	adds	r3, #28
 800981c:	681b      	ldr	r3, [r3, #0]
 800981e:	2b00      	cmp	r3, #0
 8009820:	d029      	beq.n	8009876 <USBD_CDC_DataIn+0x90>
 8009822:	78fa      	ldrb	r2, [r7, #3]
 8009824:	6879      	ldr	r1, [r7, #4]
 8009826:	4613      	mov	r3, r2
 8009828:	009b      	lsls	r3, r3, #2
 800982a:	4413      	add	r3, r2
 800982c:	009b      	lsls	r3, r3, #2
 800982e:	440b      	add	r3, r1
 8009830:	331c      	adds	r3, #28
 8009832:	681a      	ldr	r2, [r3, #0]
 8009834:	78f9      	ldrb	r1, [r7, #3]
 8009836:	68b8      	ldr	r0, [r7, #8]
 8009838:	460b      	mov	r3, r1
 800983a:	00db      	lsls	r3, r3, #3
 800983c:	440b      	add	r3, r1
 800983e:	009b      	lsls	r3, r3, #2
 8009840:	4403      	add	r3, r0
 8009842:	331c      	adds	r3, #28
 8009844:	681b      	ldr	r3, [r3, #0]
 8009846:	fbb2 f1f3 	udiv	r1, r2, r3
 800984a:	fb01 f303 	mul.w	r3, r1, r3
 800984e:	1ad3      	subs	r3, r2, r3
 8009850:	2b00      	cmp	r3, #0
 8009852:	d110      	bne.n	8009876 <USBD_CDC_DataIn+0x90>
    {
      /* Update the packet total length */
      pdev->ep_in[epnum].total_length = 0U;
 8009854:	78fa      	ldrb	r2, [r7, #3]
 8009856:	6879      	ldr	r1, [r7, #4]
 8009858:	4613      	mov	r3, r2
 800985a:	009b      	lsls	r3, r3, #2
 800985c:	4413      	add	r3, r2
 800985e:	009b      	lsls	r3, r3, #2
 8009860:	440b      	add	r3, r1
 8009862:	331c      	adds	r3, #28
 8009864:	2200      	movs	r2, #0
 8009866:	601a      	str	r2, [r3, #0]

      /* Send ZLP */
      USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 8009868:	78f9      	ldrb	r1, [r7, #3]
 800986a:	2300      	movs	r3, #0
 800986c:	2200      	movs	r2, #0
 800986e:	6878      	ldr	r0, [r7, #4]
 8009870:	f001 fe70 	bl	800b554 <USBD_LL_Transmit>
 8009874:	e003      	b.n	800987e <USBD_CDC_DataIn+0x98>
    }
    else
    {
      hcdc->TxState = 0U;
 8009876:	68fb      	ldr	r3, [r7, #12]
 8009878:	2200      	movs	r2, #0
 800987a:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
    }
    return USBD_OK;
 800987e:	2300      	movs	r3, #0
 8009880:	e000      	b.n	8009884 <USBD_CDC_DataIn+0x9e>
  }
  else
  {
    return USBD_FAIL;
 8009882:	2302      	movs	r3, #2
  }
}
 8009884:	4618      	mov	r0, r3
 8009886:	3710      	adds	r7, #16
 8009888:	46bd      	mov	sp, r7
 800988a:	bd80      	pop	{r7, pc}

0800988c <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t  USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800988c:	b580      	push	{r7, lr}
 800988e:	b084      	sub	sp, #16
 8009890:	af00      	add	r7, sp, #0
 8009892:	6078      	str	r0, [r7, #4]
 8009894:	460b      	mov	r3, r1
 8009896:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 8009898:	687b      	ldr	r3, [r7, #4]
 800989a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800989e:	60fb      	str	r3, [r7, #12]

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 80098a0:	78fb      	ldrb	r3, [r7, #3]
 80098a2:	4619      	mov	r1, r3
 80098a4:	6878      	ldr	r0, [r7, #4]
 80098a6:	f001 fe9b 	bl	800b5e0 <USBD_LL_GetRxDataSize>
 80098aa:	4602      	mov	r2, r0
 80098ac:	68fb      	ldr	r3, [r7, #12]
 80098ae:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */
  if (pdev->pClassData != NULL)
 80098b2:	687b      	ldr	r3, [r7, #4]
 80098b4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80098b8:	2b00      	cmp	r3, #0
 80098ba:	d00d      	beq.n	80098d8 <USBD_CDC_DataOut+0x4c>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 80098bc:	687b      	ldr	r3, [r7, #4]
 80098be:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 80098c2:	68db      	ldr	r3, [r3, #12]
 80098c4:	68fa      	ldr	r2, [r7, #12]
 80098c6:	f8d2 0204 	ldr.w	r0, [r2, #516]	@ 0x204
 80098ca:	68fa      	ldr	r2, [r7, #12]
 80098cc:	f502 7203 	add.w	r2, r2, #524	@ 0x20c
 80098d0:	4611      	mov	r1, r2
 80098d2:	4798      	blx	r3

    return USBD_OK;
 80098d4:	2300      	movs	r3, #0
 80098d6:	e000      	b.n	80098da <USBD_CDC_DataOut+0x4e>
  }
  else
  {
    return USBD_FAIL;
 80098d8:	2302      	movs	r3, #2
  }
}
 80098da:	4618      	mov	r0, r3
 80098dc:	3710      	adds	r7, #16
 80098de:	46bd      	mov	sp, r7
 80098e0:	bd80      	pop	{r7, pc}

080098e2 <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t  USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 80098e2:	b580      	push	{r7, lr}
 80098e4:	b084      	sub	sp, #16
 80098e6:	af00      	add	r7, sp, #0
 80098e8:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 80098ea:	687b      	ldr	r3, [r7, #4]
 80098ec:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80098f0:	60fb      	str	r3, [r7, #12]

  if ((pdev->pUserData != NULL) && (hcdc->CmdOpCode != 0xFFU))
 80098f2:	687b      	ldr	r3, [r7, #4]
 80098f4:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 80098f8:	2b00      	cmp	r3, #0
 80098fa:	d014      	beq.n	8009926 <USBD_CDC_EP0_RxReady+0x44>
 80098fc:	68fb      	ldr	r3, [r7, #12]
 80098fe:	f893 3200 	ldrb.w	r3, [r3, #512]	@ 0x200
 8009902:	2bff      	cmp	r3, #255	@ 0xff
 8009904:	d00f      	beq.n	8009926 <USBD_CDC_EP0_RxReady+0x44>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 8009906:	687b      	ldr	r3, [r7, #4]
 8009908:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800990c:	689b      	ldr	r3, [r3, #8]
 800990e:	68fa      	ldr	r2, [r7, #12]
 8009910:	f892 0200 	ldrb.w	r0, [r2, #512]	@ 0x200
                                                      (uint8_t *)(void *)hcdc->data,
 8009914:	68f9      	ldr	r1, [r7, #12]
                                                      (uint16_t)hcdc->CmdLength);
 8009916:	68fa      	ldr	r2, [r7, #12]
 8009918:	f892 2201 	ldrb.w	r2, [r2, #513]	@ 0x201
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 800991c:	4798      	blx	r3
    hcdc->CmdOpCode = 0xFFU;
 800991e:	68fb      	ldr	r3, [r7, #12]
 8009920:	22ff      	movs	r2, #255	@ 0xff
 8009922:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200

  }
  return USBD_OK;
 8009926:	2300      	movs	r3, #0
}
 8009928:	4618      	mov	r0, r3
 800992a:	3710      	adds	r7, #16
 800992c:	46bd      	mov	sp, r7
 800992e:	bd80      	pop	{r7, pc}

08009930 <USBD_CDC_GetFSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 8009930:	b480      	push	{r7}
 8009932:	b083      	sub	sp, #12
 8009934:	af00      	add	r7, sp, #0
 8009936:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_CDC_CfgFSDesc);
 8009938:	687b      	ldr	r3, [r7, #4]
 800993a:	2243      	movs	r2, #67	@ 0x43
 800993c:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgFSDesc;
 800993e:	4b03      	ldr	r3, [pc, #12]	@ (800994c <USBD_CDC_GetFSCfgDesc+0x1c>)
}
 8009940:	4618      	mov	r0, r3
 8009942:	370c      	adds	r7, #12
 8009944:	46bd      	mov	sp, r7
 8009946:	bc80      	pop	{r7}
 8009948:	4770      	bx	lr
 800994a:	bf00      	nop
 800994c:	200000f4 	.word	0x200000f4

08009950 <USBD_CDC_GetHSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 8009950:	b480      	push	{r7}
 8009952:	b083      	sub	sp, #12
 8009954:	af00      	add	r7, sp, #0
 8009956:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_CDC_CfgHSDesc);
 8009958:	687b      	ldr	r3, [r7, #4]
 800995a:	2243      	movs	r2, #67	@ 0x43
 800995c:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgHSDesc;
 800995e:	4b03      	ldr	r3, [pc, #12]	@ (800996c <USBD_CDC_GetHSCfgDesc+0x1c>)
}
 8009960:	4618      	mov	r0, r3
 8009962:	370c      	adds	r7, #12
 8009964:	46bd      	mov	sp, r7
 8009966:	bc80      	pop	{r7}
 8009968:	4770      	bx	lr
 800996a:	bf00      	nop
 800996c:	200000b0 	.word	0x200000b0

08009970 <USBD_CDC_GetOtherSpeedCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 8009970:	b480      	push	{r7}
 8009972:	b083      	sub	sp, #12
 8009974:	af00      	add	r7, sp, #0
 8009976:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_CDC_OtherSpeedCfgDesc);
 8009978:	687b      	ldr	r3, [r7, #4]
 800997a:	2243      	movs	r2, #67	@ 0x43
 800997c:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_OtherSpeedCfgDesc;
 800997e:	4b03      	ldr	r3, [pc, #12]	@ (800998c <USBD_CDC_GetOtherSpeedCfgDesc+0x1c>)
}
 8009980:	4618      	mov	r0, r3
 8009982:	370c      	adds	r7, #12
 8009984:	46bd      	mov	sp, r7
 8009986:	bc80      	pop	{r7}
 8009988:	4770      	bx	lr
 800998a:	bf00      	nop
 800998c:	20000138 	.word	0x20000138

08009990 <USBD_CDC_GetDeviceQualifierDescriptor>:
*         return Device Qualifier descriptor
* @param  length : pointer data length
* @retval pointer to descriptor buffer
*/
uint8_t  *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 8009990:	b480      	push	{r7}
 8009992:	b083      	sub	sp, #12
 8009994:	af00      	add	r7, sp, #0
 8009996:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_CDC_DeviceQualifierDesc);
 8009998:	687b      	ldr	r3, [r7, #4]
 800999a:	220a      	movs	r2, #10
 800999c:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_DeviceQualifierDesc;
 800999e:	4b03      	ldr	r3, [pc, #12]	@ (80099ac <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 80099a0:	4618      	mov	r0, r3
 80099a2:	370c      	adds	r7, #12
 80099a4:	46bd      	mov	sp, r7
 80099a6:	bc80      	pop	{r7}
 80099a8:	4770      	bx	lr
 80099aa:	bf00      	nop
 80099ac:	2000006c 	.word	0x2000006c

080099b0 <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t  USBD_CDC_RegisterInterface(USBD_HandleTypeDef   *pdev,
                                    USBD_CDC_ItfTypeDef *fops)
{
 80099b0:	b480      	push	{r7}
 80099b2:	b085      	sub	sp, #20
 80099b4:	af00      	add	r7, sp, #0
 80099b6:	6078      	str	r0, [r7, #4]
 80099b8:	6039      	str	r1, [r7, #0]
  uint8_t  ret = USBD_FAIL;
 80099ba:	2302      	movs	r3, #2
 80099bc:	73fb      	strb	r3, [r7, #15]

  if (fops != NULL)
 80099be:	683b      	ldr	r3, [r7, #0]
 80099c0:	2b00      	cmp	r3, #0
 80099c2:	d005      	beq.n	80099d0 <USBD_CDC_RegisterInterface+0x20>
  {
    pdev->pUserData = fops;
 80099c4:	687b      	ldr	r3, [r7, #4]
 80099c6:	683a      	ldr	r2, [r7, #0]
 80099c8:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
    ret = USBD_OK;
 80099cc:	2300      	movs	r3, #0
 80099ce:	73fb      	strb	r3, [r7, #15]
  }

  return ret;
 80099d0:	7bfb      	ldrb	r3, [r7, #15]
}
 80099d2:	4618      	mov	r0, r3
 80099d4:	3714      	adds	r7, #20
 80099d6:	46bd      	mov	sp, r7
 80099d8:	bc80      	pop	{r7}
 80099da:	4770      	bx	lr

080099dc <USBD_CDC_SetTxBuffer>:
  * @retval status
  */
uint8_t  USBD_CDC_SetTxBuffer(USBD_HandleTypeDef   *pdev,
                              uint8_t  *pbuff,
                              uint16_t length)
{
 80099dc:	b480      	push	{r7}
 80099de:	b087      	sub	sp, #28
 80099e0:	af00      	add	r7, sp, #0
 80099e2:	60f8      	str	r0, [r7, #12]
 80099e4:	60b9      	str	r1, [r7, #8]
 80099e6:	4613      	mov	r3, r2
 80099e8:	80fb      	strh	r3, [r7, #6]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 80099ea:	68fb      	ldr	r3, [r7, #12]
 80099ec:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80099f0:	617b      	str	r3, [r7, #20]

  hcdc->TxBuffer = pbuff;
 80099f2:	697b      	ldr	r3, [r7, #20]
 80099f4:	68ba      	ldr	r2, [r7, #8]
 80099f6:	f8c3 2208 	str.w	r2, [r3, #520]	@ 0x208
  hcdc->TxLength = length;
 80099fa:	88fa      	ldrh	r2, [r7, #6]
 80099fc:	697b      	ldr	r3, [r7, #20]
 80099fe:	f8c3 2210 	str.w	r2, [r3, #528]	@ 0x210

  return USBD_OK;
 8009a02:	2300      	movs	r3, #0
}
 8009a04:	4618      	mov	r0, r3
 8009a06:	371c      	adds	r7, #28
 8009a08:	46bd      	mov	sp, r7
 8009a0a:	bc80      	pop	{r7}
 8009a0c:	4770      	bx	lr

08009a0e <USBD_CDC_SetRxBuffer>:
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t  USBD_CDC_SetRxBuffer(USBD_HandleTypeDef   *pdev,
                              uint8_t  *pbuff)
{
 8009a0e:	b480      	push	{r7}
 8009a10:	b085      	sub	sp, #20
 8009a12:	af00      	add	r7, sp, #0
 8009a14:	6078      	str	r0, [r7, #4]
 8009a16:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 8009a18:	687b      	ldr	r3, [r7, #4]
 8009a1a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8009a1e:	60fb      	str	r3, [r7, #12]

  hcdc->RxBuffer = pbuff;
 8009a20:	68fb      	ldr	r3, [r7, #12]
 8009a22:	683a      	ldr	r2, [r7, #0]
 8009a24:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204

  return USBD_OK;
 8009a28:	2300      	movs	r3, #0
}
 8009a2a:	4618      	mov	r0, r3
 8009a2c:	3714      	adds	r7, #20
 8009a2e:	46bd      	mov	sp, r7
 8009a30:	bc80      	pop	{r7}
 8009a32:	4770      	bx	lr

08009a34 <USBD_CDC_TransmitPacket>:
  *         Transmit packet on IN endpoint
  * @param  pdev: device instance
  * @retval status
  */
uint8_t  USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev)
{
 8009a34:	b580      	push	{r7, lr}
 8009a36:	b084      	sub	sp, #16
 8009a38:	af00      	add	r7, sp, #0
 8009a3a:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 8009a3c:	687b      	ldr	r3, [r7, #4]
 8009a3e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8009a42:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData != NULL)
 8009a44:	687b      	ldr	r3, [r7, #4]
 8009a46:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8009a4a:	2b00      	cmp	r3, #0
 8009a4c:	d01c      	beq.n	8009a88 <USBD_CDC_TransmitPacket+0x54>
  {
    if (hcdc->TxState == 0U)
 8009a4e:	68fb      	ldr	r3, [r7, #12]
 8009a50:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 8009a54:	2b00      	cmp	r3, #0
 8009a56:	d115      	bne.n	8009a84 <USBD_CDC_TransmitPacket+0x50>
    {
      /* Tx Transfer in progress */
      hcdc->TxState = 1U;
 8009a58:	68fb      	ldr	r3, [r7, #12]
 8009a5a:	2201      	movs	r2, #1
 8009a5c:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214

      /* Update the packet total length */
      pdev->ep_in[CDC_IN_EP & 0xFU].total_length = hcdc->TxLength;
 8009a60:	68fb      	ldr	r3, [r7, #12]
 8009a62:	f8d3 2210 	ldr.w	r2, [r3, #528]	@ 0x210
 8009a66:	687b      	ldr	r3, [r7, #4]
 8009a68:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Transmit next packet */
      USBD_LL_Transmit(pdev, CDC_IN_EP, hcdc->TxBuffer,
 8009a6a:	68fb      	ldr	r3, [r7, #12]
 8009a6c:	f8d3 2208 	ldr.w	r2, [r3, #520]	@ 0x208
                       (uint16_t)hcdc->TxLength);
 8009a70:	68fb      	ldr	r3, [r7, #12]
 8009a72:	f8d3 3210 	ldr.w	r3, [r3, #528]	@ 0x210
      USBD_LL_Transmit(pdev, CDC_IN_EP, hcdc->TxBuffer,
 8009a76:	b29b      	uxth	r3, r3
 8009a78:	2181      	movs	r1, #129	@ 0x81
 8009a7a:	6878      	ldr	r0, [r7, #4]
 8009a7c:	f001 fd6a 	bl	800b554 <USBD_LL_Transmit>

      return USBD_OK;
 8009a80:	2300      	movs	r3, #0
 8009a82:	e002      	b.n	8009a8a <USBD_CDC_TransmitPacket+0x56>
    }
    else
    {
      return USBD_BUSY;
 8009a84:	2301      	movs	r3, #1
 8009a86:	e000      	b.n	8009a8a <USBD_CDC_TransmitPacket+0x56>
    }
  }
  else
  {
    return USBD_FAIL;
 8009a88:	2302      	movs	r3, #2
  }
}
 8009a8a:	4618      	mov	r0, r3
 8009a8c:	3710      	adds	r7, #16
 8009a8e:	46bd      	mov	sp, r7
 8009a90:	bd80      	pop	{r7, pc}

08009a92 <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t  USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 8009a92:	b580      	push	{r7, lr}
 8009a94:	b084      	sub	sp, #16
 8009a96:	af00      	add	r7, sp, #0
 8009a98:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 8009a9a:	687b      	ldr	r3, [r7, #4]
 8009a9c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8009aa0:	60fb      	str	r3, [r7, #12]

  /* Suspend or Resume USB Out process */
  if (pdev->pClassData != NULL)
 8009aa2:	687b      	ldr	r3, [r7, #4]
 8009aa4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8009aa8:	2b00      	cmp	r3, #0
 8009aaa:	d017      	beq.n	8009adc <USBD_CDC_ReceivePacket+0x4a>
  {
    if (pdev->dev_speed == USBD_SPEED_HIGH)
 8009aac:	687b      	ldr	r3, [r7, #4]
 8009aae:	7c1b      	ldrb	r3, [r3, #16]
 8009ab0:	2b00      	cmp	r3, #0
 8009ab2:	d109      	bne.n	8009ac8 <USBD_CDC_ReceivePacket+0x36>
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev,
 8009ab4:	68fb      	ldr	r3, [r7, #12]
 8009ab6:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8009aba:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8009abe:	2101      	movs	r1, #1
 8009ac0:	6878      	ldr	r0, [r7, #4]
 8009ac2:	f001 fd6a 	bl	800b59a <USBD_LL_PrepareReceive>
 8009ac6:	e007      	b.n	8009ad8 <USBD_CDC_ReceivePacket+0x46>
                             CDC_DATA_HS_OUT_PACKET_SIZE);
    }
    else
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev,
 8009ac8:	68fb      	ldr	r3, [r7, #12]
 8009aca:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8009ace:	2340      	movs	r3, #64	@ 0x40
 8009ad0:	2101      	movs	r1, #1
 8009ad2:	6878      	ldr	r0, [r7, #4]
 8009ad4:	f001 fd61 	bl	800b59a <USBD_LL_PrepareReceive>
                             CDC_OUT_EP,
                             hcdc->RxBuffer,
                             CDC_DATA_FS_OUT_PACKET_SIZE);
    }
    return USBD_OK;
 8009ad8:	2300      	movs	r3, #0
 8009ada:	e000      	b.n	8009ade <USBD_CDC_ReceivePacket+0x4c>
  }
  else
  {
    return USBD_FAIL;
 8009adc:	2302      	movs	r3, #2
  }
}
 8009ade:	4618      	mov	r0, r3
 8009ae0:	3710      	adds	r7, #16
 8009ae2:	46bd      	mov	sp, r7
 8009ae4:	bd80      	pop	{r7, pc}

08009ae6 <USBD_Init>:
* @param  id: Low level core index
* @retval None
*/
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 8009ae6:	b580      	push	{r7, lr}
 8009ae8:	b084      	sub	sp, #16
 8009aea:	af00      	add	r7, sp, #0
 8009aec:	60f8      	str	r0, [r7, #12]
 8009aee:	60b9      	str	r1, [r7, #8]
 8009af0:	4613      	mov	r3, r2
 8009af2:	71fb      	strb	r3, [r7, #7]
  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 8009af4:	68fb      	ldr	r3, [r7, #12]
 8009af6:	2b00      	cmp	r3, #0
 8009af8:	d101      	bne.n	8009afe <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif
    return USBD_FAIL;
 8009afa:	2302      	movs	r3, #2
 8009afc:	e01a      	b.n	8009b34 <USBD_Init+0x4e>
  }

  /* Unlink previous class*/
  if (pdev->pClass != NULL)
 8009afe:	68fb      	ldr	r3, [r7, #12]
 8009b00:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8009b04:	2b00      	cmp	r3, #0
 8009b06:	d003      	beq.n	8009b10 <USBD_Init+0x2a>
  {
    pdev->pClass = NULL;
 8009b08:	68fb      	ldr	r3, [r7, #12]
 8009b0a:	2200      	movs	r2, #0
 8009b0c:	f8c3 22b4 	str.w	r2, [r3, #692]	@ 0x2b4
  }

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 8009b10:	68bb      	ldr	r3, [r7, #8]
 8009b12:	2b00      	cmp	r3, #0
 8009b14:	d003      	beq.n	8009b1e <USBD_Init+0x38>
  {
    pdev->pDesc = pdesc;
 8009b16:	68fb      	ldr	r3, [r7, #12]
 8009b18:	68ba      	ldr	r2, [r7, #8]
 8009b1a:	f8c3 22b0 	str.w	r2, [r3, #688]	@ 0x2b0
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8009b1e:	68fb      	ldr	r3, [r7, #12]
 8009b20:	2201      	movs	r2, #1
 8009b22:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->id = id;
 8009b26:	68fb      	ldr	r3, [r7, #12]
 8009b28:	79fa      	ldrb	r2, [r7, #7]
 8009b2a:	701a      	strb	r2, [r3, #0]
  /* Initialize low level driver */
  USBD_LL_Init(pdev);
 8009b2c:	68f8      	ldr	r0, [r7, #12]
 8009b2e:	f001 fbdf 	bl	800b2f0 <USBD_LL_Init>

  return USBD_OK;
 8009b32:	2300      	movs	r3, #0
}
 8009b34:	4618      	mov	r0, r3
 8009b36:	3710      	adds	r7, #16
 8009b38:	46bd      	mov	sp, r7
 8009b3a:	bd80      	pop	{r7, pc}

08009b3c <USBD_RegisterClass>:
  * @param  pDevice : Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef  USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 8009b3c:	b480      	push	{r7}
 8009b3e:	b085      	sub	sp, #20
 8009b40:	af00      	add	r7, sp, #0
 8009b42:	6078      	str	r0, [r7, #4]
 8009b44:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef status = USBD_OK;
 8009b46:	2300      	movs	r3, #0
 8009b48:	73fb      	strb	r3, [r7, #15]
  if (pclass != NULL)
 8009b4a:	683b      	ldr	r3, [r7, #0]
 8009b4c:	2b00      	cmp	r3, #0
 8009b4e:	d006      	beq.n	8009b5e <USBD_RegisterClass+0x22>
  {
    /* link the class to the USB Device handle */
    pdev->pClass = pclass;
 8009b50:	687b      	ldr	r3, [r7, #4]
 8009b52:	683a      	ldr	r2, [r7, #0]
 8009b54:	f8c3 22b4 	str.w	r2, [r3, #692]	@ 0x2b4
    status = USBD_OK;
 8009b58:	2300      	movs	r3, #0
 8009b5a:	73fb      	strb	r3, [r7, #15]
 8009b5c:	e001      	b.n	8009b62 <USBD_RegisterClass+0x26>
  else
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif
    status = USBD_FAIL;
 8009b5e:	2302      	movs	r3, #2
 8009b60:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 8009b62:	7bfb      	ldrb	r3, [r7, #15]
}
 8009b64:	4618      	mov	r0, r3
 8009b66:	3714      	adds	r7, #20
 8009b68:	46bd      	mov	sp, r7
 8009b6a:	bc80      	pop	{r7}
 8009b6c:	4770      	bx	lr

08009b6e <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef  USBD_Start(USBD_HandleTypeDef *pdev)
{
 8009b6e:	b580      	push	{r7, lr}
 8009b70:	b082      	sub	sp, #8
 8009b72:	af00      	add	r7, sp, #0
 8009b74:	6078      	str	r0, [r7, #4]
  /* Start the low level driver  */
  USBD_LL_Start(pdev);
 8009b76:	6878      	ldr	r0, [r7, #4]
 8009b78:	f001 fc04 	bl	800b384 <USBD_LL_Start>

  return USBD_OK;
 8009b7c:	2300      	movs	r3, #0
}
 8009b7e:	4618      	mov	r0, r3
 8009b80:	3708      	adds	r7, #8
 8009b82:	46bd      	mov	sp, r7
 8009b84:	bd80      	pop	{r7, pc}

08009b86 <USBD_RunTestMode>:
*         Launch test mode process
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef  USBD_RunTestMode(USBD_HandleTypeDef  *pdev)
{
 8009b86:	b480      	push	{r7}
 8009b88:	b083      	sub	sp, #12
 8009b8a:	af00      	add	r7, sp, #0
 8009b8c:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 8009b8e:	2300      	movs	r3, #0
}
 8009b90:	4618      	mov	r0, r3
 8009b92:	370c      	adds	r7, #12
 8009b94:	46bd      	mov	sp, r7
 8009b96:	bc80      	pop	{r7}
 8009b98:	4770      	bx	lr

08009b9a <USBD_SetClassConfig>:
* @param  cfgidx: configuration index
* @retval status
*/

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef  *pdev, uint8_t cfgidx)
{
 8009b9a:	b580      	push	{r7, lr}
 8009b9c:	b084      	sub	sp, #16
 8009b9e:	af00      	add	r7, sp, #0
 8009ba0:	6078      	str	r0, [r7, #4]
 8009ba2:	460b      	mov	r3, r1
 8009ba4:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_FAIL;
 8009ba6:	2302      	movs	r3, #2
 8009ba8:	73fb      	strb	r3, [r7, #15]

  if (pdev->pClass != NULL)
 8009baa:	687b      	ldr	r3, [r7, #4]
 8009bac:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8009bb0:	2b00      	cmp	r3, #0
 8009bb2:	d00c      	beq.n	8009bce <USBD_SetClassConfig+0x34>
  {
    /* Set configuration  and Start the Class*/
    if (pdev->pClass->Init(pdev, cfgidx) == 0U)
 8009bb4:	687b      	ldr	r3, [r7, #4]
 8009bb6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8009bba:	681b      	ldr	r3, [r3, #0]
 8009bbc:	78fa      	ldrb	r2, [r7, #3]
 8009bbe:	4611      	mov	r1, r2
 8009bc0:	6878      	ldr	r0, [r7, #4]
 8009bc2:	4798      	blx	r3
 8009bc4:	4603      	mov	r3, r0
 8009bc6:	2b00      	cmp	r3, #0
 8009bc8:	d101      	bne.n	8009bce <USBD_SetClassConfig+0x34>
    {
      ret = USBD_OK;
 8009bca:	2300      	movs	r3, #0
 8009bcc:	73fb      	strb	r3, [r7, #15]
    }
  }

  return ret;
 8009bce:	7bfb      	ldrb	r3, [r7, #15]
}
 8009bd0:	4618      	mov	r0, r3
 8009bd2:	3710      	adds	r7, #16
 8009bd4:	46bd      	mov	sp, r7
 8009bd6:	bd80      	pop	{r7, pc}

08009bd8 <USBD_ClrClassConfig>:
* @param  pdev: device instance
* @param  cfgidx: configuration index
* @retval status: USBD_StatusTypeDef
*/
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef  *pdev, uint8_t cfgidx)
{
 8009bd8:	b580      	push	{r7, lr}
 8009bda:	b082      	sub	sp, #8
 8009bdc:	af00      	add	r7, sp, #0
 8009bde:	6078      	str	r0, [r7, #4]
 8009be0:	460b      	mov	r3, r1
 8009be2:	70fb      	strb	r3, [r7, #3]
  /* Clear configuration  and De-initialize the Class process*/
  pdev->pClass->DeInit(pdev, cfgidx);
 8009be4:	687b      	ldr	r3, [r7, #4]
 8009be6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8009bea:	685b      	ldr	r3, [r3, #4]
 8009bec:	78fa      	ldrb	r2, [r7, #3]
 8009bee:	4611      	mov	r1, r2
 8009bf0:	6878      	ldr	r0, [r7, #4]
 8009bf2:	4798      	blx	r3

  return USBD_OK;
 8009bf4:	2300      	movs	r3, #0
}
 8009bf6:	4618      	mov	r0, r3
 8009bf8:	3708      	adds	r7, #8
 8009bfa:	46bd      	mov	sp, r7
 8009bfc:	bd80      	pop	{r7, pc}

08009bfe <USBD_LL_SetupStage>:
*         Handle the setup stage
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 8009bfe:	b580      	push	{r7, lr}
 8009c00:	b082      	sub	sp, #8
 8009c02:	af00      	add	r7, sp, #0
 8009c04:	6078      	str	r0, [r7, #4]
 8009c06:	6039      	str	r1, [r7, #0]
  USBD_ParseSetupRequest(&pdev->request, psetup);
 8009c08:	687b      	ldr	r3, [r7, #4]
 8009c0a:	f503 732a 	add.w	r3, r3, #680	@ 0x2a8
 8009c0e:	6839      	ldr	r1, [r7, #0]
 8009c10:	4618      	mov	r0, r3
 8009c12:	f000 ff10 	bl	800aa36 <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 8009c16:	687b      	ldr	r3, [r7, #4]
 8009c18:	2201      	movs	r2, #1
 8009c1a:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 8009c1e:	687b      	ldr	r3, [r7, #4]
 8009c20:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	@ 0x2ae
 8009c24:	461a      	mov	r2, r3
 8009c26:	687b      	ldr	r3, [r7, #4]
 8009c28:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 8009c2c:	687b      	ldr	r3, [r7, #4]
 8009c2e:	f893 32a8 	ldrb.w	r3, [r3, #680]	@ 0x2a8
 8009c32:	f003 031f 	and.w	r3, r3, #31
 8009c36:	2b02      	cmp	r3, #2
 8009c38:	d016      	beq.n	8009c68 <USBD_LL_SetupStage+0x6a>
 8009c3a:	2b02      	cmp	r3, #2
 8009c3c:	d81c      	bhi.n	8009c78 <USBD_LL_SetupStage+0x7a>
 8009c3e:	2b00      	cmp	r3, #0
 8009c40:	d002      	beq.n	8009c48 <USBD_LL_SetupStage+0x4a>
 8009c42:	2b01      	cmp	r3, #1
 8009c44:	d008      	beq.n	8009c58 <USBD_LL_SetupStage+0x5a>
 8009c46:	e017      	b.n	8009c78 <USBD_LL_SetupStage+0x7a>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      USBD_StdDevReq(pdev, &pdev->request);
 8009c48:	687b      	ldr	r3, [r7, #4]
 8009c4a:	f503 732a 	add.w	r3, r3, #680	@ 0x2a8
 8009c4e:	4619      	mov	r1, r3
 8009c50:	6878      	ldr	r0, [r7, #4]
 8009c52:	f000 fa03 	bl	800a05c <USBD_StdDevReq>
      break;
 8009c56:	e01a      	b.n	8009c8e <USBD_LL_SetupStage+0x90>

    case USB_REQ_RECIPIENT_INTERFACE:
      USBD_StdItfReq(pdev, &pdev->request);
 8009c58:	687b      	ldr	r3, [r7, #4]
 8009c5a:	f503 732a 	add.w	r3, r3, #680	@ 0x2a8
 8009c5e:	4619      	mov	r1, r3
 8009c60:	6878      	ldr	r0, [r7, #4]
 8009c62:	f000 fa65 	bl	800a130 <USBD_StdItfReq>
      break;
 8009c66:	e012      	b.n	8009c8e <USBD_LL_SetupStage+0x90>

    case USB_REQ_RECIPIENT_ENDPOINT:
      USBD_StdEPReq(pdev, &pdev->request);
 8009c68:	687b      	ldr	r3, [r7, #4]
 8009c6a:	f503 732a 	add.w	r3, r3, #680	@ 0x2a8
 8009c6e:	4619      	mov	r1, r3
 8009c70:	6878      	ldr	r0, [r7, #4]
 8009c72:	f000 faa5 	bl	800a1c0 <USBD_StdEPReq>
      break;
 8009c76:	e00a      	b.n	8009c8e <USBD_LL_SetupStage+0x90>

    default:
      USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 8009c78:	687b      	ldr	r3, [r7, #4]
 8009c7a:	f893 32a8 	ldrb.w	r3, [r3, #680]	@ 0x2a8
 8009c7e:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 8009c82:	b2db      	uxtb	r3, r3
 8009c84:	4619      	mov	r1, r3
 8009c86:	6878      	ldr	r0, [r7, #4]
 8009c88:	f001 fbdc 	bl	800b444 <USBD_LL_StallEP>
      break;
 8009c8c:	bf00      	nop
  }

  return USBD_OK;
 8009c8e:	2300      	movs	r3, #0
}
 8009c90:	4618      	mov	r0, r3
 8009c92:	3708      	adds	r7, #8
 8009c94:	46bd      	mov	sp, r7
 8009c96:	bd80      	pop	{r7, pc}

08009c98 <USBD_LL_DataOutStage>:
* @param  epnum: endpoint index
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 8009c98:	b580      	push	{r7, lr}
 8009c9a:	b086      	sub	sp, #24
 8009c9c:	af00      	add	r7, sp, #0
 8009c9e:	60f8      	str	r0, [r7, #12]
 8009ca0:	460b      	mov	r3, r1
 8009ca2:	607a      	str	r2, [r7, #4]
 8009ca4:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;

  if (epnum == 0U)
 8009ca6:	7afb      	ldrb	r3, [r7, #11]
 8009ca8:	2b00      	cmp	r3, #0
 8009caa:	d14b      	bne.n	8009d44 <USBD_LL_DataOutStage+0xac>
  {
    pep = &pdev->ep_out[0];
 8009cac:	68fb      	ldr	r3, [r7, #12]
 8009cae:	f503 73aa 	add.w	r3, r3, #340	@ 0x154
 8009cb2:	617b      	str	r3, [r7, #20]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 8009cb4:	68fb      	ldr	r3, [r7, #12]
 8009cb6:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 8009cba:	2b03      	cmp	r3, #3
 8009cbc:	d134      	bne.n	8009d28 <USBD_LL_DataOutStage+0x90>
    {
      if (pep->rem_length > pep->maxpacket)
 8009cbe:	697b      	ldr	r3, [r7, #20]
 8009cc0:	68da      	ldr	r2, [r3, #12]
 8009cc2:	697b      	ldr	r3, [r7, #20]
 8009cc4:	691b      	ldr	r3, [r3, #16]
 8009cc6:	429a      	cmp	r2, r3
 8009cc8:	d919      	bls.n	8009cfe <USBD_LL_DataOutStage+0x66>
      {
        pep->rem_length -= pep->maxpacket;
 8009cca:	697b      	ldr	r3, [r7, #20]
 8009ccc:	68da      	ldr	r2, [r3, #12]
 8009cce:	697b      	ldr	r3, [r7, #20]
 8009cd0:	691b      	ldr	r3, [r3, #16]
 8009cd2:	1ad2      	subs	r2, r2, r3
 8009cd4:	697b      	ldr	r3, [r7, #20]
 8009cd6:	60da      	str	r2, [r3, #12]

        USBD_CtlContinueRx(pdev, pdata,
                           (uint16_t)MIN(pep->rem_length, pep->maxpacket));
 8009cd8:	697b      	ldr	r3, [r7, #20]
 8009cda:	68da      	ldr	r2, [r3, #12]
 8009cdc:	697b      	ldr	r3, [r7, #20]
 8009cde:	691b      	ldr	r3, [r3, #16]
        USBD_CtlContinueRx(pdev, pdata,
 8009ce0:	429a      	cmp	r2, r3
 8009ce2:	d203      	bcs.n	8009cec <USBD_LL_DataOutStage+0x54>
                           (uint16_t)MIN(pep->rem_length, pep->maxpacket));
 8009ce4:	697b      	ldr	r3, [r7, #20]
 8009ce6:	68db      	ldr	r3, [r3, #12]
        USBD_CtlContinueRx(pdev, pdata,
 8009ce8:	b29b      	uxth	r3, r3
 8009cea:	e002      	b.n	8009cf2 <USBD_LL_DataOutStage+0x5a>
                           (uint16_t)MIN(pep->rem_length, pep->maxpacket));
 8009cec:	697b      	ldr	r3, [r7, #20]
 8009cee:	691b      	ldr	r3, [r3, #16]
        USBD_CtlContinueRx(pdev, pdata,
 8009cf0:	b29b      	uxth	r3, r3
 8009cf2:	461a      	mov	r2, r3
 8009cf4:	6879      	ldr	r1, [r7, #4]
 8009cf6:	68f8      	ldr	r0, [r7, #12]
 8009cf8:	f000 ff8c 	bl	800ac14 <USBD_CtlContinueRx>
 8009cfc:	e038      	b.n	8009d70 <USBD_LL_DataOutStage+0xd8>
      }
      else
      {
        if ((pdev->pClass->EP0_RxReady != NULL) &&
 8009cfe:	68fb      	ldr	r3, [r7, #12]
 8009d00:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8009d04:	691b      	ldr	r3, [r3, #16]
 8009d06:	2b00      	cmp	r3, #0
 8009d08:	d00a      	beq.n	8009d20 <USBD_LL_DataOutStage+0x88>
            (pdev->dev_state == USBD_STATE_CONFIGURED))
 8009d0a:	68fb      	ldr	r3, [r7, #12]
 8009d0c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
        if ((pdev->pClass->EP0_RxReady != NULL) &&
 8009d10:	2b03      	cmp	r3, #3
 8009d12:	d105      	bne.n	8009d20 <USBD_LL_DataOutStage+0x88>
        {
          pdev->pClass->EP0_RxReady(pdev);
 8009d14:	68fb      	ldr	r3, [r7, #12]
 8009d16:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8009d1a:	691b      	ldr	r3, [r3, #16]
 8009d1c:	68f8      	ldr	r0, [r7, #12]
 8009d1e:	4798      	blx	r3
        }
        USBD_CtlSendStatus(pdev);
 8009d20:	68f8      	ldr	r0, [r7, #12]
 8009d22:	f000 ff89 	bl	800ac38 <USBD_CtlSendStatus>
 8009d26:	e023      	b.n	8009d70 <USBD_LL_DataOutStage+0xd8>
      }
    }
    else
    {
      if (pdev->ep0_state == USBD_EP0_STATUS_OUT)
 8009d28:	68fb      	ldr	r3, [r7, #12]
 8009d2a:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 8009d2e:	2b05      	cmp	r3, #5
 8009d30:	d11e      	bne.n	8009d70 <USBD_LL_DataOutStage+0xd8>
      {
        /*
         * STATUS PHASE completed, update ep0_state to idle
         */
        pdev->ep0_state = USBD_EP0_IDLE;
 8009d32:	68fb      	ldr	r3, [r7, #12]
 8009d34:	2200      	movs	r2, #0
 8009d36:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
        USBD_LL_StallEP(pdev, 0U);
 8009d3a:	2100      	movs	r1, #0
 8009d3c:	68f8      	ldr	r0, [r7, #12]
 8009d3e:	f001 fb81 	bl	800b444 <USBD_LL_StallEP>
 8009d42:	e015      	b.n	8009d70 <USBD_LL_DataOutStage+0xd8>
      }
    }
  }
  else if ((pdev->pClass->DataOut != NULL) &&
 8009d44:	68fb      	ldr	r3, [r7, #12]
 8009d46:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8009d4a:	699b      	ldr	r3, [r3, #24]
 8009d4c:	2b00      	cmp	r3, #0
 8009d4e:	d00d      	beq.n	8009d6c <USBD_LL_DataOutStage+0xd4>
           (pdev->dev_state == USBD_STATE_CONFIGURED))
 8009d50:	68fb      	ldr	r3, [r7, #12]
 8009d52:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
  else if ((pdev->pClass->DataOut != NULL) &&
 8009d56:	2b03      	cmp	r3, #3
 8009d58:	d108      	bne.n	8009d6c <USBD_LL_DataOutStage+0xd4>
  {
    pdev->pClass->DataOut(pdev, epnum);
 8009d5a:	68fb      	ldr	r3, [r7, #12]
 8009d5c:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8009d60:	699b      	ldr	r3, [r3, #24]
 8009d62:	7afa      	ldrb	r2, [r7, #11]
 8009d64:	4611      	mov	r1, r2
 8009d66:	68f8      	ldr	r0, [r7, #12]
 8009d68:	4798      	blx	r3
 8009d6a:	e001      	b.n	8009d70 <USBD_LL_DataOutStage+0xd8>
  }
  else
  {
    /* should never be in this condition */
    return USBD_FAIL;
 8009d6c:	2302      	movs	r3, #2
 8009d6e:	e000      	b.n	8009d72 <USBD_LL_DataOutStage+0xda>
  }

  return USBD_OK;
 8009d70:	2300      	movs	r3, #0
}
 8009d72:	4618      	mov	r0, r3
 8009d74:	3718      	adds	r7, #24
 8009d76:	46bd      	mov	sp, r7
 8009d78:	bd80      	pop	{r7, pc}

08009d7a <USBD_LL_DataInStage>:
* @param  epnum: endpoint index
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 8009d7a:	b580      	push	{r7, lr}
 8009d7c:	b086      	sub	sp, #24
 8009d7e:	af00      	add	r7, sp, #0
 8009d80:	60f8      	str	r0, [r7, #12]
 8009d82:	460b      	mov	r3, r1
 8009d84:	607a      	str	r2, [r7, #4]
 8009d86:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;

  if (epnum == 0U)
 8009d88:	7afb      	ldrb	r3, [r7, #11]
 8009d8a:	2b00      	cmp	r3, #0
 8009d8c:	d17f      	bne.n	8009e8e <USBD_LL_DataInStage+0x114>
  {
    pep = &pdev->ep_in[0];
 8009d8e:	68fb      	ldr	r3, [r7, #12]
 8009d90:	3314      	adds	r3, #20
 8009d92:	617b      	str	r3, [r7, #20]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 8009d94:	68fb      	ldr	r3, [r7, #12]
 8009d96:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 8009d9a:	2b02      	cmp	r3, #2
 8009d9c:	d15c      	bne.n	8009e58 <USBD_LL_DataInStage+0xde>
    {
      if (pep->rem_length > pep->maxpacket)
 8009d9e:	697b      	ldr	r3, [r7, #20]
 8009da0:	68da      	ldr	r2, [r3, #12]
 8009da2:	697b      	ldr	r3, [r7, #20]
 8009da4:	691b      	ldr	r3, [r3, #16]
 8009da6:	429a      	cmp	r2, r3
 8009da8:	d915      	bls.n	8009dd6 <USBD_LL_DataInStage+0x5c>
      {
        pep->rem_length -= pep->maxpacket;
 8009daa:	697b      	ldr	r3, [r7, #20]
 8009dac:	68da      	ldr	r2, [r3, #12]
 8009dae:	697b      	ldr	r3, [r7, #20]
 8009db0:	691b      	ldr	r3, [r3, #16]
 8009db2:	1ad2      	subs	r2, r2, r3
 8009db4:	697b      	ldr	r3, [r7, #20]
 8009db6:	60da      	str	r2, [r3, #12]

        USBD_CtlContinueSendData(pdev, pdata, (uint16_t)pep->rem_length);
 8009db8:	697b      	ldr	r3, [r7, #20]
 8009dba:	68db      	ldr	r3, [r3, #12]
 8009dbc:	b29b      	uxth	r3, r3
 8009dbe:	461a      	mov	r2, r3
 8009dc0:	6879      	ldr	r1, [r7, #4]
 8009dc2:	68f8      	ldr	r0, [r7, #12]
 8009dc4:	f000 fef6 	bl	800abb4 <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8009dc8:	2300      	movs	r3, #0
 8009dca:	2200      	movs	r2, #0
 8009dcc:	2100      	movs	r1, #0
 8009dce:	68f8      	ldr	r0, [r7, #12]
 8009dd0:	f001 fbe3 	bl	800b59a <USBD_LL_PrepareReceive>
 8009dd4:	e04e      	b.n	8009e74 <USBD_LL_DataInStage+0xfa>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->total_length % pep->maxpacket == 0U) &&
 8009dd6:	697b      	ldr	r3, [r7, #20]
 8009dd8:	689b      	ldr	r3, [r3, #8]
 8009dda:	697a      	ldr	r2, [r7, #20]
 8009ddc:	6912      	ldr	r2, [r2, #16]
 8009dde:	fbb3 f1f2 	udiv	r1, r3, r2
 8009de2:	fb01 f202 	mul.w	r2, r1, r2
 8009de6:	1a9b      	subs	r3, r3, r2
 8009de8:	2b00      	cmp	r3, #0
 8009dea:	d11c      	bne.n	8009e26 <USBD_LL_DataInStage+0xac>
            (pep->total_length >= pep->maxpacket) &&
 8009dec:	697b      	ldr	r3, [r7, #20]
 8009dee:	689a      	ldr	r2, [r3, #8]
 8009df0:	697b      	ldr	r3, [r7, #20]
 8009df2:	691b      	ldr	r3, [r3, #16]
        if ((pep->total_length % pep->maxpacket == 0U) &&
 8009df4:	429a      	cmp	r2, r3
 8009df6:	d316      	bcc.n	8009e26 <USBD_LL_DataInStage+0xac>
            (pep->total_length < pdev->ep0_data_len))
 8009df8:	697b      	ldr	r3, [r7, #20]
 8009dfa:	689a      	ldr	r2, [r3, #8]
 8009dfc:	68fb      	ldr	r3, [r7, #12]
 8009dfe:	f8d3 3298 	ldr.w	r3, [r3, #664]	@ 0x298
            (pep->total_length >= pep->maxpacket) &&
 8009e02:	429a      	cmp	r2, r3
 8009e04:	d20f      	bcs.n	8009e26 <USBD_LL_DataInStage+0xac>
        {
          USBD_CtlContinueSendData(pdev, NULL, 0U);
 8009e06:	2200      	movs	r2, #0
 8009e08:	2100      	movs	r1, #0
 8009e0a:	68f8      	ldr	r0, [r7, #12]
 8009e0c:	f000 fed2 	bl	800abb4 <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 8009e10:	68fb      	ldr	r3, [r7, #12]
 8009e12:	2200      	movs	r2, #0
 8009e14:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

          /* Prepare endpoint for premature end of transfer */
          USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8009e18:	2300      	movs	r3, #0
 8009e1a:	2200      	movs	r2, #0
 8009e1c:	2100      	movs	r1, #0
 8009e1e:	68f8      	ldr	r0, [r7, #12]
 8009e20:	f001 fbbb 	bl	800b59a <USBD_LL_PrepareReceive>
 8009e24:	e026      	b.n	8009e74 <USBD_LL_DataInStage+0xfa>
        }
        else
        {
          if ((pdev->pClass->EP0_TxSent != NULL) &&
 8009e26:	68fb      	ldr	r3, [r7, #12]
 8009e28:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8009e2c:	68db      	ldr	r3, [r3, #12]
 8009e2e:	2b00      	cmp	r3, #0
 8009e30:	d00a      	beq.n	8009e48 <USBD_LL_DataInStage+0xce>
              (pdev->dev_state == USBD_STATE_CONFIGURED))
 8009e32:	68fb      	ldr	r3, [r7, #12]
 8009e34:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
          if ((pdev->pClass->EP0_TxSent != NULL) &&
 8009e38:	2b03      	cmp	r3, #3
 8009e3a:	d105      	bne.n	8009e48 <USBD_LL_DataInStage+0xce>
          {
            pdev->pClass->EP0_TxSent(pdev);
 8009e3c:	68fb      	ldr	r3, [r7, #12]
 8009e3e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8009e42:	68db      	ldr	r3, [r3, #12]
 8009e44:	68f8      	ldr	r0, [r7, #12]
 8009e46:	4798      	blx	r3
          }
          USBD_LL_StallEP(pdev, 0x80U);
 8009e48:	2180      	movs	r1, #128	@ 0x80
 8009e4a:	68f8      	ldr	r0, [r7, #12]
 8009e4c:	f001 fafa 	bl	800b444 <USBD_LL_StallEP>
          USBD_CtlReceiveStatus(pdev);
 8009e50:	68f8      	ldr	r0, [r7, #12]
 8009e52:	f000 ff04 	bl	800ac5e <USBD_CtlReceiveStatus>
 8009e56:	e00d      	b.n	8009e74 <USBD_LL_DataInStage+0xfa>
        }
      }
    }
    else
    {
      if ((pdev->ep0_state == USBD_EP0_STATUS_IN) ||
 8009e58:	68fb      	ldr	r3, [r7, #12]
 8009e5a:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 8009e5e:	2b04      	cmp	r3, #4
 8009e60:	d004      	beq.n	8009e6c <USBD_LL_DataInStage+0xf2>
          (pdev->ep0_state == USBD_EP0_IDLE))
 8009e62:	68fb      	ldr	r3, [r7, #12]
 8009e64:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
      if ((pdev->ep0_state == USBD_EP0_STATUS_IN) ||
 8009e68:	2b00      	cmp	r3, #0
 8009e6a:	d103      	bne.n	8009e74 <USBD_LL_DataInStage+0xfa>
      {
        USBD_LL_StallEP(pdev, 0x80U);
 8009e6c:	2180      	movs	r1, #128	@ 0x80
 8009e6e:	68f8      	ldr	r0, [r7, #12]
 8009e70:	f001 fae8 	bl	800b444 <USBD_LL_StallEP>
      }
    }

    if (pdev->dev_test_mode == 1U)
 8009e74:	68fb      	ldr	r3, [r7, #12]
 8009e76:	f893 32a0 	ldrb.w	r3, [r3, #672]	@ 0x2a0
 8009e7a:	2b01      	cmp	r3, #1
 8009e7c:	d11d      	bne.n	8009eba <USBD_LL_DataInStage+0x140>
    {
      USBD_RunTestMode(pdev);
 8009e7e:	68f8      	ldr	r0, [r7, #12]
 8009e80:	f7ff fe81 	bl	8009b86 <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 8009e84:	68fb      	ldr	r3, [r7, #12]
 8009e86:	2200      	movs	r2, #0
 8009e88:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
 8009e8c:	e015      	b.n	8009eba <USBD_LL_DataInStage+0x140>
    }
  }
  else if ((pdev->pClass->DataIn != NULL) &&
 8009e8e:	68fb      	ldr	r3, [r7, #12]
 8009e90:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8009e94:	695b      	ldr	r3, [r3, #20]
 8009e96:	2b00      	cmp	r3, #0
 8009e98:	d00d      	beq.n	8009eb6 <USBD_LL_DataInStage+0x13c>
           (pdev->dev_state == USBD_STATE_CONFIGURED))
 8009e9a:	68fb      	ldr	r3, [r7, #12]
 8009e9c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
  else if ((pdev->pClass->DataIn != NULL) &&
 8009ea0:	2b03      	cmp	r3, #3
 8009ea2:	d108      	bne.n	8009eb6 <USBD_LL_DataInStage+0x13c>
  {
    pdev->pClass->DataIn(pdev, epnum);
 8009ea4:	68fb      	ldr	r3, [r7, #12]
 8009ea6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8009eaa:	695b      	ldr	r3, [r3, #20]
 8009eac:	7afa      	ldrb	r2, [r7, #11]
 8009eae:	4611      	mov	r1, r2
 8009eb0:	68f8      	ldr	r0, [r7, #12]
 8009eb2:	4798      	blx	r3
 8009eb4:	e001      	b.n	8009eba <USBD_LL_DataInStage+0x140>
  }
  else
  {
    /* should never be in this condition */
    return USBD_FAIL;
 8009eb6:	2302      	movs	r3, #2
 8009eb8:	e000      	b.n	8009ebc <USBD_LL_DataInStage+0x142>
  }

  return USBD_OK;
 8009eba:	2300      	movs	r3, #0
}
 8009ebc:	4618      	mov	r0, r3
 8009ebe:	3718      	adds	r7, #24
 8009ec0:	46bd      	mov	sp, r7
 8009ec2:	bd80      	pop	{r7, pc}

08009ec4 <USBD_LL_Reset>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 8009ec4:	b580      	push	{r7, lr}
 8009ec6:	b082      	sub	sp, #8
 8009ec8:	af00      	add	r7, sp, #0
 8009eca:	6078      	str	r0, [r7, #4]
  /* Open EP0 OUT */
  USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8009ecc:	2340      	movs	r3, #64	@ 0x40
 8009ece:	2200      	movs	r2, #0
 8009ed0:	2100      	movs	r1, #0
 8009ed2:	6878      	ldr	r0, [r7, #4]
 8009ed4:	f001 fa71 	bl	800b3ba <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 8009ed8:	687b      	ldr	r3, [r7, #4]
 8009eda:	2201      	movs	r2, #1
 8009edc:	f8c3 2158 	str.w	r2, [r3, #344]	@ 0x158

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 8009ee0:	687b      	ldr	r3, [r7, #4]
 8009ee2:	2240      	movs	r2, #64	@ 0x40
 8009ee4:	f8c3 2164 	str.w	r2, [r3, #356]	@ 0x164

  /* Open EP0 IN */
  USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8009ee8:	2340      	movs	r3, #64	@ 0x40
 8009eea:	2200      	movs	r2, #0
 8009eec:	2180      	movs	r1, #128	@ 0x80
 8009eee:	6878      	ldr	r0, [r7, #4]
 8009ef0:	f001 fa63 	bl	800b3ba <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 8009ef4:	687b      	ldr	r3, [r7, #4]
 8009ef6:	2201      	movs	r2, #1
 8009ef8:	619a      	str	r2, [r3, #24]

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 8009efa:	687b      	ldr	r3, [r7, #4]
 8009efc:	2240      	movs	r2, #64	@ 0x40
 8009efe:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8009f00:	687b      	ldr	r3, [r7, #4]
 8009f02:	2201      	movs	r2, #1
 8009f04:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 8009f08:	687b      	ldr	r3, [r7, #4]
 8009f0a:	2200      	movs	r2, #0
 8009f0c:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->dev_config = 0U;
 8009f10:	687b      	ldr	r3, [r7, #4]
 8009f12:	2200      	movs	r2, #0
 8009f14:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 8009f16:	687b      	ldr	r3, [r7, #4]
 8009f18:	2200      	movs	r2, #0
 8009f1a:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4

  if (pdev->pClassData)
 8009f1e:	687b      	ldr	r3, [r7, #4]
 8009f20:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8009f24:	2b00      	cmp	r3, #0
 8009f26:	d009      	beq.n	8009f3c <USBD_LL_Reset+0x78>
  {
    pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
 8009f28:	687b      	ldr	r3, [r7, #4]
 8009f2a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8009f2e:	685b      	ldr	r3, [r3, #4]
 8009f30:	687a      	ldr	r2, [r7, #4]
 8009f32:	6852      	ldr	r2, [r2, #4]
 8009f34:	b2d2      	uxtb	r2, r2
 8009f36:	4611      	mov	r1, r2
 8009f38:	6878      	ldr	r0, [r7, #4]
 8009f3a:	4798      	blx	r3
  }

  return USBD_OK;
 8009f3c:	2300      	movs	r3, #0
}
 8009f3e:	4618      	mov	r0, r3
 8009f40:	3708      	adds	r7, #8
 8009f42:	46bd      	mov	sp, r7
 8009f44:	bd80      	pop	{r7, pc}

08009f46 <USBD_LL_SetSpeed>:
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 8009f46:	b480      	push	{r7}
 8009f48:	b083      	sub	sp, #12
 8009f4a:	af00      	add	r7, sp, #0
 8009f4c:	6078      	str	r0, [r7, #4]
 8009f4e:	460b      	mov	r3, r1
 8009f50:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 8009f52:	687b      	ldr	r3, [r7, #4]
 8009f54:	78fa      	ldrb	r2, [r7, #3]
 8009f56:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 8009f58:	2300      	movs	r3, #0
}
 8009f5a:	4618      	mov	r0, r3
 8009f5c:	370c      	adds	r7, #12
 8009f5e:	46bd      	mov	sp, r7
 8009f60:	bc80      	pop	{r7}
 8009f62:	4770      	bx	lr

08009f64 <USBD_LL_Suspend>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 8009f64:	b480      	push	{r7}
 8009f66:	b083      	sub	sp, #12
 8009f68:	af00      	add	r7, sp, #0
 8009f6a:	6078      	str	r0, [r7, #4]
  pdev->dev_old_state =  pdev->dev_state;
 8009f6c:	687b      	ldr	r3, [r7, #4]
 8009f6e:	f893 229c 	ldrb.w	r2, [r3, #668]	@ 0x29c
 8009f72:	687b      	ldr	r3, [r7, #4]
 8009f74:	f883 229d 	strb.w	r2, [r3, #669]	@ 0x29d
  pdev->dev_state  = USBD_STATE_SUSPENDED;
 8009f78:	687b      	ldr	r3, [r7, #4]
 8009f7a:	2204      	movs	r2, #4
 8009f7c:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c

  return USBD_OK;
 8009f80:	2300      	movs	r3, #0
}
 8009f82:	4618      	mov	r0, r3
 8009f84:	370c      	adds	r7, #12
 8009f86:	46bd      	mov	sp, r7
 8009f88:	bc80      	pop	{r7}
 8009f8a:	4770      	bx	lr

08009f8c <USBD_LL_Resume>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 8009f8c:	b480      	push	{r7}
 8009f8e:	b083      	sub	sp, #12
 8009f90:	af00      	add	r7, sp, #0
 8009f92:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 8009f94:	687b      	ldr	r3, [r7, #4]
 8009f96:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009f9a:	2b04      	cmp	r3, #4
 8009f9c:	d105      	bne.n	8009faa <USBD_LL_Resume+0x1e>
  {
    pdev->dev_state = pdev->dev_old_state;
 8009f9e:	687b      	ldr	r3, [r7, #4]
 8009fa0:	f893 229d 	ldrb.w	r2, [r3, #669]	@ 0x29d
 8009fa4:	687b      	ldr	r3, [r7, #4]
 8009fa6:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  }

  return USBD_OK;
 8009faa:	2300      	movs	r3, #0
}
 8009fac:	4618      	mov	r0, r3
 8009fae:	370c      	adds	r7, #12
 8009fb0:	46bd      	mov	sp, r7
 8009fb2:	bc80      	pop	{r7}
 8009fb4:	4770      	bx	lr

08009fb6 <USBD_LL_SOF>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 8009fb6:	b580      	push	{r7, lr}
 8009fb8:	b082      	sub	sp, #8
 8009fba:	af00      	add	r7, sp, #0
 8009fbc:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009fbe:	687b      	ldr	r3, [r7, #4]
 8009fc0:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009fc4:	2b03      	cmp	r3, #3
 8009fc6:	d10b      	bne.n	8009fe0 <USBD_LL_SOF+0x2a>
  {
    if (pdev->pClass->SOF != NULL)
 8009fc8:	687b      	ldr	r3, [r7, #4]
 8009fca:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8009fce:	69db      	ldr	r3, [r3, #28]
 8009fd0:	2b00      	cmp	r3, #0
 8009fd2:	d005      	beq.n	8009fe0 <USBD_LL_SOF+0x2a>
    {
      pdev->pClass->SOF(pdev);
 8009fd4:	687b      	ldr	r3, [r7, #4]
 8009fd6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8009fda:	69db      	ldr	r3, [r3, #28]
 8009fdc:	6878      	ldr	r0, [r7, #4]
 8009fde:	4798      	blx	r3
    }
  }

  return USBD_OK;
 8009fe0:	2300      	movs	r3, #0
}
 8009fe2:	4618      	mov	r0, r3
 8009fe4:	3708      	adds	r7, #8
 8009fe6:	46bd      	mov	sp, r7
 8009fe8:	bd80      	pop	{r7, pc}

08009fea <USBD_LL_IsoINIncomplete>:
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_IsoINIncomplete(USBD_HandleTypeDef *pdev,
                                           uint8_t epnum)
{
 8009fea:	b480      	push	{r7}
 8009fec:	b083      	sub	sp, #12
 8009fee:	af00      	add	r7, sp, #0
 8009ff0:	6078      	str	r0, [r7, #4]
 8009ff2:	460b      	mov	r3, r1
 8009ff4:	70fb      	strb	r3, [r7, #3]
  /* Prevent unused arguments compilation warning */
  UNUSED(pdev);
  UNUSED(epnum);

  return USBD_OK;
 8009ff6:	2300      	movs	r3, #0
}
 8009ff8:	4618      	mov	r0, r3
 8009ffa:	370c      	adds	r7, #12
 8009ffc:	46bd      	mov	sp, r7
 8009ffe:	bc80      	pop	{r7}
 800a000:	4770      	bx	lr

0800a002 <USBD_LL_IsoOUTIncomplete>:
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_IsoOUTIncomplete(USBD_HandleTypeDef *pdev,
                                            uint8_t epnum)
{
 800a002:	b480      	push	{r7}
 800a004:	b083      	sub	sp, #12
 800a006:	af00      	add	r7, sp, #0
 800a008:	6078      	str	r0, [r7, #4]
 800a00a:	460b      	mov	r3, r1
 800a00c:	70fb      	strb	r3, [r7, #3]
  /* Prevent unused arguments compilation warning */
  UNUSED(pdev);
  UNUSED(epnum);

  return USBD_OK;
 800a00e:	2300      	movs	r3, #0
}
 800a010:	4618      	mov	r0, r3
 800a012:	370c      	adds	r7, #12
 800a014:	46bd      	mov	sp, r7
 800a016:	bc80      	pop	{r7}
 800a018:	4770      	bx	lr

0800a01a <USBD_LL_DevConnected>:
*         Handle device connection event
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DevConnected(USBD_HandleTypeDef *pdev)
{
 800a01a:	b480      	push	{r7}
 800a01c:	b083      	sub	sp, #12
 800a01e:	af00      	add	r7, sp, #0
 800a020:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 800a022:	2300      	movs	r3, #0
}
 800a024:	4618      	mov	r0, r3
 800a026:	370c      	adds	r7, #12
 800a028:	46bd      	mov	sp, r7
 800a02a:	bc80      	pop	{r7}
 800a02c:	4770      	bx	lr

0800a02e <USBD_LL_DevDisconnected>:
*         Handle device disconnection event
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DevDisconnected(USBD_HandleTypeDef *pdev)
{
 800a02e:	b580      	push	{r7, lr}
 800a030:	b082      	sub	sp, #8
 800a032:	af00      	add	r7, sp, #0
 800a034:	6078      	str	r0, [r7, #4]
  /* Free Class Resources */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800a036:	687b      	ldr	r3, [r7, #4]
 800a038:	2201      	movs	r2, #1
 800a03a:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
 800a03e:	687b      	ldr	r3, [r7, #4]
 800a040:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800a044:	685b      	ldr	r3, [r3, #4]
 800a046:	687a      	ldr	r2, [r7, #4]
 800a048:	6852      	ldr	r2, [r2, #4]
 800a04a:	b2d2      	uxtb	r2, r2
 800a04c:	4611      	mov	r1, r2
 800a04e:	6878      	ldr	r0, [r7, #4]
 800a050:	4798      	blx	r3

  return USBD_OK;
 800a052:	2300      	movs	r3, #0
}
 800a054:	4618      	mov	r0, r3
 800a056:	3708      	adds	r7, #8
 800a058:	46bd      	mov	sp, r7
 800a05a:	bd80      	pop	{r7, pc}

0800a05c <USBD_StdDevReq>:
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdDevReq(USBD_HandleTypeDef *pdev,
                                   USBD_SetupReqTypedef *req)
{
 800a05c:	b580      	push	{r7, lr}
 800a05e:	b084      	sub	sp, #16
 800a060:	af00      	add	r7, sp, #0
 800a062:	6078      	str	r0, [r7, #4]
 800a064:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800a066:	2300      	movs	r3, #0
 800a068:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800a06a:	683b      	ldr	r3, [r7, #0]
 800a06c:	781b      	ldrb	r3, [r3, #0]
 800a06e:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800a072:	2b40      	cmp	r3, #64	@ 0x40
 800a074:	d005      	beq.n	800a082 <USBD_StdDevReq+0x26>
 800a076:	2b40      	cmp	r3, #64	@ 0x40
 800a078:	d84f      	bhi.n	800a11a <USBD_StdDevReq+0xbe>
 800a07a:	2b00      	cmp	r3, #0
 800a07c:	d009      	beq.n	800a092 <USBD_StdDevReq+0x36>
 800a07e:	2b20      	cmp	r3, #32
 800a080:	d14b      	bne.n	800a11a <USBD_StdDevReq+0xbe>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      pdev->pClass->Setup(pdev, req);
 800a082:	687b      	ldr	r3, [r7, #4]
 800a084:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800a088:	689b      	ldr	r3, [r3, #8]
 800a08a:	6839      	ldr	r1, [r7, #0]
 800a08c:	6878      	ldr	r0, [r7, #4]
 800a08e:	4798      	blx	r3
      break;
 800a090:	e048      	b.n	800a124 <USBD_StdDevReq+0xc8>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800a092:	683b      	ldr	r3, [r7, #0]
 800a094:	785b      	ldrb	r3, [r3, #1]
 800a096:	2b09      	cmp	r3, #9
 800a098:	d839      	bhi.n	800a10e <USBD_StdDevReq+0xb2>
 800a09a:	a201      	add	r2, pc, #4	@ (adr r2, 800a0a0 <USBD_StdDevReq+0x44>)
 800a09c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a0a0:	0800a0f1 	.word	0x0800a0f1
 800a0a4:	0800a105 	.word	0x0800a105
 800a0a8:	0800a10f 	.word	0x0800a10f
 800a0ac:	0800a0fb 	.word	0x0800a0fb
 800a0b0:	0800a10f 	.word	0x0800a10f
 800a0b4:	0800a0d3 	.word	0x0800a0d3
 800a0b8:	0800a0c9 	.word	0x0800a0c9
 800a0bc:	0800a10f 	.word	0x0800a10f
 800a0c0:	0800a0e7 	.word	0x0800a0e7
 800a0c4:	0800a0dd 	.word	0x0800a0dd
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 800a0c8:	6839      	ldr	r1, [r7, #0]
 800a0ca:	6878      	ldr	r0, [r7, #4]
 800a0cc:	f000 f9dc 	bl	800a488 <USBD_GetDescriptor>
          break;
 800a0d0:	e022      	b.n	800a118 <USBD_StdDevReq+0xbc>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 800a0d2:	6839      	ldr	r1, [r7, #0]
 800a0d4:	6878      	ldr	r0, [r7, #4]
 800a0d6:	f000 fb3f 	bl	800a758 <USBD_SetAddress>
          break;
 800a0da:	e01d      	b.n	800a118 <USBD_StdDevReq+0xbc>

        case USB_REQ_SET_CONFIGURATION:
          USBD_SetConfig(pdev, req);
 800a0dc:	6839      	ldr	r1, [r7, #0]
 800a0de:	6878      	ldr	r0, [r7, #4]
 800a0e0:	f000 fb7e 	bl	800a7e0 <USBD_SetConfig>
          break;
 800a0e4:	e018      	b.n	800a118 <USBD_StdDevReq+0xbc>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 800a0e6:	6839      	ldr	r1, [r7, #0]
 800a0e8:	6878      	ldr	r0, [r7, #4]
 800a0ea:	f000 fc07 	bl	800a8fc <USBD_GetConfig>
          break;
 800a0ee:	e013      	b.n	800a118 <USBD_StdDevReq+0xbc>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 800a0f0:	6839      	ldr	r1, [r7, #0]
 800a0f2:	6878      	ldr	r0, [r7, #4]
 800a0f4:	f000 fc37 	bl	800a966 <USBD_GetStatus>
          break;
 800a0f8:	e00e      	b.n	800a118 <USBD_StdDevReq+0xbc>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 800a0fa:	6839      	ldr	r1, [r7, #0]
 800a0fc:	6878      	ldr	r0, [r7, #4]
 800a0fe:	f000 fc65 	bl	800a9cc <USBD_SetFeature>
          break;
 800a102:	e009      	b.n	800a118 <USBD_StdDevReq+0xbc>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 800a104:	6839      	ldr	r1, [r7, #0]
 800a106:	6878      	ldr	r0, [r7, #4]
 800a108:	f000 fc74 	bl	800a9f4 <USBD_ClrFeature>
          break;
 800a10c:	e004      	b.n	800a118 <USBD_StdDevReq+0xbc>

        default:
          USBD_CtlError(pdev, req);
 800a10e:	6839      	ldr	r1, [r7, #0]
 800a110:	6878      	ldr	r0, [r7, #4]
 800a112:	f000 fcc9 	bl	800aaa8 <USBD_CtlError>
          break;
 800a116:	bf00      	nop
      }
      break;
 800a118:	e004      	b.n	800a124 <USBD_StdDevReq+0xc8>

    default:
      USBD_CtlError(pdev, req);
 800a11a:	6839      	ldr	r1, [r7, #0]
 800a11c:	6878      	ldr	r0, [r7, #4]
 800a11e:	f000 fcc3 	bl	800aaa8 <USBD_CtlError>
      break;
 800a122:	bf00      	nop
  }

  return ret;
 800a124:	7bfb      	ldrb	r3, [r7, #15]
}
 800a126:	4618      	mov	r0, r3
 800a128:	3710      	adds	r7, #16
 800a12a:	46bd      	mov	sp, r7
 800a12c:	bd80      	pop	{r7, pc}
 800a12e:	bf00      	nop

0800a130 <USBD_StdItfReq>:
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdItfReq(USBD_HandleTypeDef *pdev,
                                   USBD_SetupReqTypedef  *req)
{
 800a130:	b580      	push	{r7, lr}
 800a132:	b084      	sub	sp, #16
 800a134:	af00      	add	r7, sp, #0
 800a136:	6078      	str	r0, [r7, #4]
 800a138:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800a13a:	2300      	movs	r3, #0
 800a13c:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800a13e:	683b      	ldr	r3, [r7, #0]
 800a140:	781b      	ldrb	r3, [r3, #0]
 800a142:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800a146:	2b40      	cmp	r3, #64	@ 0x40
 800a148:	d005      	beq.n	800a156 <USBD_StdItfReq+0x26>
 800a14a:	2b40      	cmp	r3, #64	@ 0x40
 800a14c:	d82e      	bhi.n	800a1ac <USBD_StdItfReq+0x7c>
 800a14e:	2b00      	cmp	r3, #0
 800a150:	d001      	beq.n	800a156 <USBD_StdItfReq+0x26>
 800a152:	2b20      	cmp	r3, #32
 800a154:	d12a      	bne.n	800a1ac <USBD_StdItfReq+0x7c>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 800a156:	687b      	ldr	r3, [r7, #4]
 800a158:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800a15c:	3b01      	subs	r3, #1
 800a15e:	2b02      	cmp	r3, #2
 800a160:	d81d      	bhi.n	800a19e <USBD_StdItfReq+0x6e>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 800a162:	683b      	ldr	r3, [r7, #0]
 800a164:	889b      	ldrh	r3, [r3, #4]
 800a166:	b2db      	uxtb	r3, r3
 800a168:	2b01      	cmp	r3, #1
 800a16a:	d813      	bhi.n	800a194 <USBD_StdItfReq+0x64>
          {
            ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 800a16c:	687b      	ldr	r3, [r7, #4]
 800a16e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800a172:	689b      	ldr	r3, [r3, #8]
 800a174:	6839      	ldr	r1, [r7, #0]
 800a176:	6878      	ldr	r0, [r7, #4]
 800a178:	4798      	blx	r3
 800a17a:	4603      	mov	r3, r0
 800a17c:	73fb      	strb	r3, [r7, #15]

            if ((req->wLength == 0U) && (ret == USBD_OK))
 800a17e:	683b      	ldr	r3, [r7, #0]
 800a180:	88db      	ldrh	r3, [r3, #6]
 800a182:	2b00      	cmp	r3, #0
 800a184:	d110      	bne.n	800a1a8 <USBD_StdItfReq+0x78>
 800a186:	7bfb      	ldrb	r3, [r7, #15]
 800a188:	2b00      	cmp	r3, #0
 800a18a:	d10d      	bne.n	800a1a8 <USBD_StdItfReq+0x78>
            {
              USBD_CtlSendStatus(pdev);
 800a18c:	6878      	ldr	r0, [r7, #4]
 800a18e:	f000 fd53 	bl	800ac38 <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 800a192:	e009      	b.n	800a1a8 <USBD_StdItfReq+0x78>
            USBD_CtlError(pdev, req);
 800a194:	6839      	ldr	r1, [r7, #0]
 800a196:	6878      	ldr	r0, [r7, #4]
 800a198:	f000 fc86 	bl	800aaa8 <USBD_CtlError>
          break;
 800a19c:	e004      	b.n	800a1a8 <USBD_StdItfReq+0x78>

        default:
          USBD_CtlError(pdev, req);
 800a19e:	6839      	ldr	r1, [r7, #0]
 800a1a0:	6878      	ldr	r0, [r7, #4]
 800a1a2:	f000 fc81 	bl	800aaa8 <USBD_CtlError>
          break;
 800a1a6:	e000      	b.n	800a1aa <USBD_StdItfReq+0x7a>
          break;
 800a1a8:	bf00      	nop
      }
      break;
 800a1aa:	e004      	b.n	800a1b6 <USBD_StdItfReq+0x86>

    default:
      USBD_CtlError(pdev, req);
 800a1ac:	6839      	ldr	r1, [r7, #0]
 800a1ae:	6878      	ldr	r0, [r7, #4]
 800a1b0:	f000 fc7a 	bl	800aaa8 <USBD_CtlError>
      break;
 800a1b4:	bf00      	nop
  }

  return USBD_OK;
 800a1b6:	2300      	movs	r3, #0
}
 800a1b8:	4618      	mov	r0, r3
 800a1ba:	3710      	adds	r7, #16
 800a1bc:	46bd      	mov	sp, r7
 800a1be:	bd80      	pop	{r7, pc}

0800a1c0 <USBD_StdEPReq>:
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdEPReq(USBD_HandleTypeDef *pdev,
                                  USBD_SetupReqTypedef  *req)
{
 800a1c0:	b580      	push	{r7, lr}
 800a1c2:	b084      	sub	sp, #16
 800a1c4:	af00      	add	r7, sp, #0
 800a1c6:	6078      	str	r0, [r7, #4]
 800a1c8:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t   ep_addr;
  USBD_StatusTypeDef ret = USBD_OK;
 800a1ca:	2300      	movs	r3, #0
 800a1cc:	73fb      	strb	r3, [r7, #15]
  ep_addr  = LOBYTE(req->wIndex);
 800a1ce:	683b      	ldr	r3, [r7, #0]
 800a1d0:	889b      	ldrh	r3, [r3, #4]
 800a1d2:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800a1d4:	683b      	ldr	r3, [r7, #0]
 800a1d6:	781b      	ldrb	r3, [r3, #0]
 800a1d8:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800a1dc:	2b40      	cmp	r3, #64	@ 0x40
 800a1de:	d007      	beq.n	800a1f0 <USBD_StdEPReq+0x30>
 800a1e0:	2b40      	cmp	r3, #64	@ 0x40
 800a1e2:	f200 8146 	bhi.w	800a472 <USBD_StdEPReq+0x2b2>
 800a1e6:	2b00      	cmp	r3, #0
 800a1e8:	d00a      	beq.n	800a200 <USBD_StdEPReq+0x40>
 800a1ea:	2b20      	cmp	r3, #32
 800a1ec:	f040 8141 	bne.w	800a472 <USBD_StdEPReq+0x2b2>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      pdev->pClass->Setup(pdev, req);
 800a1f0:	687b      	ldr	r3, [r7, #4]
 800a1f2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800a1f6:	689b      	ldr	r3, [r3, #8]
 800a1f8:	6839      	ldr	r1, [r7, #0]
 800a1fa:	6878      	ldr	r0, [r7, #4]
 800a1fc:	4798      	blx	r3
      break;
 800a1fe:	e13d      	b.n	800a47c <USBD_StdEPReq+0x2bc>

    case USB_REQ_TYPE_STANDARD:
      /* Check if it is a class request */
      if ((req->bmRequest & 0x60U) == 0x20U)
 800a200:	683b      	ldr	r3, [r7, #0]
 800a202:	781b      	ldrb	r3, [r3, #0]
 800a204:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800a208:	2b20      	cmp	r3, #32
 800a20a:	d10a      	bne.n	800a222 <USBD_StdEPReq+0x62>
      {
        ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 800a20c:	687b      	ldr	r3, [r7, #4]
 800a20e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800a212:	689b      	ldr	r3, [r3, #8]
 800a214:	6839      	ldr	r1, [r7, #0]
 800a216:	6878      	ldr	r0, [r7, #4]
 800a218:	4798      	blx	r3
 800a21a:	4603      	mov	r3, r0
 800a21c:	73fb      	strb	r3, [r7, #15]

        return ret;
 800a21e:	7bfb      	ldrb	r3, [r7, #15]
 800a220:	e12d      	b.n	800a47e <USBD_StdEPReq+0x2be>
      }

      switch (req->bRequest)
 800a222:	683b      	ldr	r3, [r7, #0]
 800a224:	785b      	ldrb	r3, [r3, #1]
 800a226:	2b03      	cmp	r3, #3
 800a228:	d007      	beq.n	800a23a <USBD_StdEPReq+0x7a>
 800a22a:	2b03      	cmp	r3, #3
 800a22c:	f300 811b 	bgt.w	800a466 <USBD_StdEPReq+0x2a6>
 800a230:	2b00      	cmp	r3, #0
 800a232:	d072      	beq.n	800a31a <USBD_StdEPReq+0x15a>
 800a234:	2b01      	cmp	r3, #1
 800a236:	d03a      	beq.n	800a2ae <USBD_StdEPReq+0xee>
 800a238:	e115      	b.n	800a466 <USBD_StdEPReq+0x2a6>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 800a23a:	687b      	ldr	r3, [r7, #4]
 800a23c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800a240:	2b02      	cmp	r3, #2
 800a242:	d002      	beq.n	800a24a <USBD_StdEPReq+0x8a>
 800a244:	2b03      	cmp	r3, #3
 800a246:	d015      	beq.n	800a274 <USBD_StdEPReq+0xb4>
 800a248:	e02b      	b.n	800a2a2 <USBD_StdEPReq+0xe2>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800a24a:	7bbb      	ldrb	r3, [r7, #14]
 800a24c:	2b00      	cmp	r3, #0
 800a24e:	d00c      	beq.n	800a26a <USBD_StdEPReq+0xaa>
 800a250:	7bbb      	ldrb	r3, [r7, #14]
 800a252:	2b80      	cmp	r3, #128	@ 0x80
 800a254:	d009      	beq.n	800a26a <USBD_StdEPReq+0xaa>
              {
                USBD_LL_StallEP(pdev, ep_addr);
 800a256:	7bbb      	ldrb	r3, [r7, #14]
 800a258:	4619      	mov	r1, r3
 800a25a:	6878      	ldr	r0, [r7, #4]
 800a25c:	f001 f8f2 	bl	800b444 <USBD_LL_StallEP>
                USBD_LL_StallEP(pdev, 0x80U);
 800a260:	2180      	movs	r1, #128	@ 0x80
 800a262:	6878      	ldr	r0, [r7, #4]
 800a264:	f001 f8ee 	bl	800b444 <USBD_LL_StallEP>
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 800a268:	e020      	b.n	800a2ac <USBD_StdEPReq+0xec>
                USBD_CtlError(pdev, req);
 800a26a:	6839      	ldr	r1, [r7, #0]
 800a26c:	6878      	ldr	r0, [r7, #4]
 800a26e:	f000 fc1b 	bl	800aaa8 <USBD_CtlError>
              break;
 800a272:	e01b      	b.n	800a2ac <USBD_StdEPReq+0xec>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 800a274:	683b      	ldr	r3, [r7, #0]
 800a276:	885b      	ldrh	r3, [r3, #2]
 800a278:	2b00      	cmp	r3, #0
 800a27a:	d10e      	bne.n	800a29a <USBD_StdEPReq+0xda>
              {
                if ((ep_addr != 0x00U) &&
 800a27c:	7bbb      	ldrb	r3, [r7, #14]
 800a27e:	2b00      	cmp	r3, #0
 800a280:	d00b      	beq.n	800a29a <USBD_StdEPReq+0xda>
 800a282:	7bbb      	ldrb	r3, [r7, #14]
 800a284:	2b80      	cmp	r3, #128	@ 0x80
 800a286:	d008      	beq.n	800a29a <USBD_StdEPReq+0xda>
                    (ep_addr != 0x80U) && (req->wLength == 0x00U))
 800a288:	683b      	ldr	r3, [r7, #0]
 800a28a:	88db      	ldrh	r3, [r3, #6]
 800a28c:	2b00      	cmp	r3, #0
 800a28e:	d104      	bne.n	800a29a <USBD_StdEPReq+0xda>
                {
                  USBD_LL_StallEP(pdev, ep_addr);
 800a290:	7bbb      	ldrb	r3, [r7, #14]
 800a292:	4619      	mov	r1, r3
 800a294:	6878      	ldr	r0, [r7, #4]
 800a296:	f001 f8d5 	bl	800b444 <USBD_LL_StallEP>
                }
              }
              USBD_CtlSendStatus(pdev);
 800a29a:	6878      	ldr	r0, [r7, #4]
 800a29c:	f000 fccc 	bl	800ac38 <USBD_CtlSendStatus>

              break;
 800a2a0:	e004      	b.n	800a2ac <USBD_StdEPReq+0xec>

            default:
              USBD_CtlError(pdev, req);
 800a2a2:	6839      	ldr	r1, [r7, #0]
 800a2a4:	6878      	ldr	r0, [r7, #4]
 800a2a6:	f000 fbff 	bl	800aaa8 <USBD_CtlError>
              break;
 800a2aa:	bf00      	nop
          }
          break;
 800a2ac:	e0e0      	b.n	800a470 <USBD_StdEPReq+0x2b0>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 800a2ae:	687b      	ldr	r3, [r7, #4]
 800a2b0:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800a2b4:	2b02      	cmp	r3, #2
 800a2b6:	d002      	beq.n	800a2be <USBD_StdEPReq+0xfe>
 800a2b8:	2b03      	cmp	r3, #3
 800a2ba:	d015      	beq.n	800a2e8 <USBD_StdEPReq+0x128>
 800a2bc:	e026      	b.n	800a30c <USBD_StdEPReq+0x14c>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800a2be:	7bbb      	ldrb	r3, [r7, #14]
 800a2c0:	2b00      	cmp	r3, #0
 800a2c2:	d00c      	beq.n	800a2de <USBD_StdEPReq+0x11e>
 800a2c4:	7bbb      	ldrb	r3, [r7, #14]
 800a2c6:	2b80      	cmp	r3, #128	@ 0x80
 800a2c8:	d009      	beq.n	800a2de <USBD_StdEPReq+0x11e>
              {
                USBD_LL_StallEP(pdev, ep_addr);
 800a2ca:	7bbb      	ldrb	r3, [r7, #14]
 800a2cc:	4619      	mov	r1, r3
 800a2ce:	6878      	ldr	r0, [r7, #4]
 800a2d0:	f001 f8b8 	bl	800b444 <USBD_LL_StallEP>
                USBD_LL_StallEP(pdev, 0x80U);
 800a2d4:	2180      	movs	r1, #128	@ 0x80
 800a2d6:	6878      	ldr	r0, [r7, #4]
 800a2d8:	f001 f8b4 	bl	800b444 <USBD_LL_StallEP>
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 800a2dc:	e01c      	b.n	800a318 <USBD_StdEPReq+0x158>
                USBD_CtlError(pdev, req);
 800a2de:	6839      	ldr	r1, [r7, #0]
 800a2e0:	6878      	ldr	r0, [r7, #4]
 800a2e2:	f000 fbe1 	bl	800aaa8 <USBD_CtlError>
              break;
 800a2e6:	e017      	b.n	800a318 <USBD_StdEPReq+0x158>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 800a2e8:	683b      	ldr	r3, [r7, #0]
 800a2ea:	885b      	ldrh	r3, [r3, #2]
 800a2ec:	2b00      	cmp	r3, #0
 800a2ee:	d112      	bne.n	800a316 <USBD_StdEPReq+0x156>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 800a2f0:	7bbb      	ldrb	r3, [r7, #14]
 800a2f2:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800a2f6:	2b00      	cmp	r3, #0
 800a2f8:	d004      	beq.n	800a304 <USBD_StdEPReq+0x144>
                {
                  USBD_LL_ClearStallEP(pdev, ep_addr);
 800a2fa:	7bbb      	ldrb	r3, [r7, #14]
 800a2fc:	4619      	mov	r1, r3
 800a2fe:	6878      	ldr	r0, [r7, #4]
 800a300:	f001 f8bf 	bl	800b482 <USBD_LL_ClearStallEP>
                }
                USBD_CtlSendStatus(pdev);
 800a304:	6878      	ldr	r0, [r7, #4]
 800a306:	f000 fc97 	bl	800ac38 <USBD_CtlSendStatus>
              }
              break;
 800a30a:	e004      	b.n	800a316 <USBD_StdEPReq+0x156>

            default:
              USBD_CtlError(pdev, req);
 800a30c:	6839      	ldr	r1, [r7, #0]
 800a30e:	6878      	ldr	r0, [r7, #4]
 800a310:	f000 fbca 	bl	800aaa8 <USBD_CtlError>
              break;
 800a314:	e000      	b.n	800a318 <USBD_StdEPReq+0x158>
              break;
 800a316:	bf00      	nop
          }
          break;
 800a318:	e0aa      	b.n	800a470 <USBD_StdEPReq+0x2b0>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 800a31a:	687b      	ldr	r3, [r7, #4]
 800a31c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800a320:	2b02      	cmp	r3, #2
 800a322:	d002      	beq.n	800a32a <USBD_StdEPReq+0x16a>
 800a324:	2b03      	cmp	r3, #3
 800a326:	d032      	beq.n	800a38e <USBD_StdEPReq+0x1ce>
 800a328:	e097      	b.n	800a45a <USBD_StdEPReq+0x29a>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800a32a:	7bbb      	ldrb	r3, [r7, #14]
 800a32c:	2b00      	cmp	r3, #0
 800a32e:	d007      	beq.n	800a340 <USBD_StdEPReq+0x180>
 800a330:	7bbb      	ldrb	r3, [r7, #14]
 800a332:	2b80      	cmp	r3, #128	@ 0x80
 800a334:	d004      	beq.n	800a340 <USBD_StdEPReq+0x180>
              {
                USBD_CtlError(pdev, req);
 800a336:	6839      	ldr	r1, [r7, #0]
 800a338:	6878      	ldr	r0, [r7, #4]
 800a33a:	f000 fbb5 	bl	800aaa8 <USBD_CtlError>
                break;
 800a33e:	e091      	b.n	800a464 <USBD_StdEPReq+0x2a4>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800a340:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800a344:	2b00      	cmp	r3, #0
 800a346:	da0b      	bge.n	800a360 <USBD_StdEPReq+0x1a0>
 800a348:	7bbb      	ldrb	r3, [r7, #14]
 800a34a:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800a34e:	4613      	mov	r3, r2
 800a350:	009b      	lsls	r3, r3, #2
 800a352:	4413      	add	r3, r2
 800a354:	009b      	lsls	r3, r3, #2
 800a356:	3310      	adds	r3, #16
 800a358:	687a      	ldr	r2, [r7, #4]
 800a35a:	4413      	add	r3, r2
 800a35c:	3304      	adds	r3, #4
 800a35e:	e00b      	b.n	800a378 <USBD_StdEPReq+0x1b8>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800a360:	7bbb      	ldrb	r3, [r7, #14]
 800a362:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800a366:	4613      	mov	r3, r2
 800a368:	009b      	lsls	r3, r3, #2
 800a36a:	4413      	add	r3, r2
 800a36c:	009b      	lsls	r3, r3, #2
 800a36e:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800a372:	687a      	ldr	r2, [r7, #4]
 800a374:	4413      	add	r3, r2
 800a376:	3304      	adds	r3, #4
 800a378:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 800a37a:	68bb      	ldr	r3, [r7, #8]
 800a37c:	2200      	movs	r2, #0
 800a37e:	601a      	str	r2, [r3, #0]

              USBD_CtlSendData(pdev, (uint8_t *)(void *)&pep->status, 2U);
 800a380:	68bb      	ldr	r3, [r7, #8]
 800a382:	2202      	movs	r2, #2
 800a384:	4619      	mov	r1, r3
 800a386:	6878      	ldr	r0, [r7, #4]
 800a388:	f000 fbf8 	bl	800ab7c <USBD_CtlSendData>
              break;
 800a38c:	e06a      	b.n	800a464 <USBD_StdEPReq+0x2a4>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 800a38e:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800a392:	2b00      	cmp	r3, #0
 800a394:	da11      	bge.n	800a3ba <USBD_StdEPReq+0x1fa>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 800a396:	7bbb      	ldrb	r3, [r7, #14]
 800a398:	f003 020f 	and.w	r2, r3, #15
 800a39c:	6879      	ldr	r1, [r7, #4]
 800a39e:	4613      	mov	r3, r2
 800a3a0:	009b      	lsls	r3, r3, #2
 800a3a2:	4413      	add	r3, r2
 800a3a4:	009b      	lsls	r3, r3, #2
 800a3a6:	440b      	add	r3, r1
 800a3a8:	3318      	adds	r3, #24
 800a3aa:	681b      	ldr	r3, [r3, #0]
 800a3ac:	2b00      	cmp	r3, #0
 800a3ae:	d117      	bne.n	800a3e0 <USBD_StdEPReq+0x220>
                {
                  USBD_CtlError(pdev, req);
 800a3b0:	6839      	ldr	r1, [r7, #0]
 800a3b2:	6878      	ldr	r0, [r7, #4]
 800a3b4:	f000 fb78 	bl	800aaa8 <USBD_CtlError>
                  break;
 800a3b8:	e054      	b.n	800a464 <USBD_StdEPReq+0x2a4>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 800a3ba:	7bbb      	ldrb	r3, [r7, #14]
 800a3bc:	f003 020f 	and.w	r2, r3, #15
 800a3c0:	6879      	ldr	r1, [r7, #4]
 800a3c2:	4613      	mov	r3, r2
 800a3c4:	009b      	lsls	r3, r3, #2
 800a3c6:	4413      	add	r3, r2
 800a3c8:	009b      	lsls	r3, r3, #2
 800a3ca:	440b      	add	r3, r1
 800a3cc:	f503 73ac 	add.w	r3, r3, #344	@ 0x158
 800a3d0:	681b      	ldr	r3, [r3, #0]
 800a3d2:	2b00      	cmp	r3, #0
 800a3d4:	d104      	bne.n	800a3e0 <USBD_StdEPReq+0x220>
                {
                  USBD_CtlError(pdev, req);
 800a3d6:	6839      	ldr	r1, [r7, #0]
 800a3d8:	6878      	ldr	r0, [r7, #4]
 800a3da:	f000 fb65 	bl	800aaa8 <USBD_CtlError>
                  break;
 800a3de:	e041      	b.n	800a464 <USBD_StdEPReq+0x2a4>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800a3e0:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800a3e4:	2b00      	cmp	r3, #0
 800a3e6:	da0b      	bge.n	800a400 <USBD_StdEPReq+0x240>
 800a3e8:	7bbb      	ldrb	r3, [r7, #14]
 800a3ea:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800a3ee:	4613      	mov	r3, r2
 800a3f0:	009b      	lsls	r3, r3, #2
 800a3f2:	4413      	add	r3, r2
 800a3f4:	009b      	lsls	r3, r3, #2
 800a3f6:	3310      	adds	r3, #16
 800a3f8:	687a      	ldr	r2, [r7, #4]
 800a3fa:	4413      	add	r3, r2
 800a3fc:	3304      	adds	r3, #4
 800a3fe:	e00b      	b.n	800a418 <USBD_StdEPReq+0x258>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800a400:	7bbb      	ldrb	r3, [r7, #14]
 800a402:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800a406:	4613      	mov	r3, r2
 800a408:	009b      	lsls	r3, r3, #2
 800a40a:	4413      	add	r3, r2
 800a40c:	009b      	lsls	r3, r3, #2
 800a40e:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800a412:	687a      	ldr	r2, [r7, #4]
 800a414:	4413      	add	r3, r2
 800a416:	3304      	adds	r3, #4
 800a418:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 800a41a:	7bbb      	ldrb	r3, [r7, #14]
 800a41c:	2b00      	cmp	r3, #0
 800a41e:	d002      	beq.n	800a426 <USBD_StdEPReq+0x266>
 800a420:	7bbb      	ldrb	r3, [r7, #14]
 800a422:	2b80      	cmp	r3, #128	@ 0x80
 800a424:	d103      	bne.n	800a42e <USBD_StdEPReq+0x26e>
              {
                pep->status = 0x0000U;
 800a426:	68bb      	ldr	r3, [r7, #8]
 800a428:	2200      	movs	r2, #0
 800a42a:	601a      	str	r2, [r3, #0]
 800a42c:	e00e      	b.n	800a44c <USBD_StdEPReq+0x28c>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr))
 800a42e:	7bbb      	ldrb	r3, [r7, #14]
 800a430:	4619      	mov	r1, r3
 800a432:	6878      	ldr	r0, [r7, #4]
 800a434:	f001 f844 	bl	800b4c0 <USBD_LL_IsStallEP>
 800a438:	4603      	mov	r3, r0
 800a43a:	2b00      	cmp	r3, #0
 800a43c:	d003      	beq.n	800a446 <USBD_StdEPReq+0x286>
              {
                pep->status = 0x0001U;
 800a43e:	68bb      	ldr	r3, [r7, #8]
 800a440:	2201      	movs	r2, #1
 800a442:	601a      	str	r2, [r3, #0]
 800a444:	e002      	b.n	800a44c <USBD_StdEPReq+0x28c>
              }
              else
              {
                pep->status = 0x0000U;
 800a446:	68bb      	ldr	r3, [r7, #8]
 800a448:	2200      	movs	r2, #0
 800a44a:	601a      	str	r2, [r3, #0]
              }

              USBD_CtlSendData(pdev, (uint8_t *)(void *)&pep->status, 2U);
 800a44c:	68bb      	ldr	r3, [r7, #8]
 800a44e:	2202      	movs	r2, #2
 800a450:	4619      	mov	r1, r3
 800a452:	6878      	ldr	r0, [r7, #4]
 800a454:	f000 fb92 	bl	800ab7c <USBD_CtlSendData>
              break;
 800a458:	e004      	b.n	800a464 <USBD_StdEPReq+0x2a4>

            default:
              USBD_CtlError(pdev, req);
 800a45a:	6839      	ldr	r1, [r7, #0]
 800a45c:	6878      	ldr	r0, [r7, #4]
 800a45e:	f000 fb23 	bl	800aaa8 <USBD_CtlError>
              break;
 800a462:	bf00      	nop
          }
          break;
 800a464:	e004      	b.n	800a470 <USBD_StdEPReq+0x2b0>

        default:
          USBD_CtlError(pdev, req);
 800a466:	6839      	ldr	r1, [r7, #0]
 800a468:	6878      	ldr	r0, [r7, #4]
 800a46a:	f000 fb1d 	bl	800aaa8 <USBD_CtlError>
          break;
 800a46e:	bf00      	nop
      }
      break;
 800a470:	e004      	b.n	800a47c <USBD_StdEPReq+0x2bc>

    default:
      USBD_CtlError(pdev, req);
 800a472:	6839      	ldr	r1, [r7, #0]
 800a474:	6878      	ldr	r0, [r7, #4]
 800a476:	f000 fb17 	bl	800aaa8 <USBD_CtlError>
      break;
 800a47a:	bf00      	nop
  }

  return ret;
 800a47c:	7bfb      	ldrb	r3, [r7, #15]
}
 800a47e:	4618      	mov	r0, r3
 800a480:	3710      	adds	r7, #16
 800a482:	46bd      	mov	sp, r7
 800a484:	bd80      	pop	{r7, pc}
	...

0800a488 <USBD_GetDescriptor>:
* @param  req: usb request
* @retval status
*/
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev,
                               USBD_SetupReqTypedef *req)
{
 800a488:	b580      	push	{r7, lr}
 800a48a:	b084      	sub	sp, #16
 800a48c:	af00      	add	r7, sp, #0
 800a48e:	6078      	str	r0, [r7, #4]
 800a490:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 800a492:	2300      	movs	r3, #0
 800a494:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 800a496:	2300      	movs	r3, #0
 800a498:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 800a49a:	2300      	movs	r3, #0
 800a49c:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 800a49e:	683b      	ldr	r3, [r7, #0]
 800a4a0:	885b      	ldrh	r3, [r3, #2]
 800a4a2:	0a1b      	lsrs	r3, r3, #8
 800a4a4:	b29b      	uxth	r3, r3
 800a4a6:	3b01      	subs	r3, #1
 800a4a8:	2b06      	cmp	r3, #6
 800a4aa:	f200 8128 	bhi.w	800a6fe <USBD_GetDescriptor+0x276>
 800a4ae:	a201      	add	r2, pc, #4	@ (adr r2, 800a4b4 <USBD_GetDescriptor+0x2c>)
 800a4b0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a4b4:	0800a4d1 	.word	0x0800a4d1
 800a4b8:	0800a4e9 	.word	0x0800a4e9
 800a4bc:	0800a529 	.word	0x0800a529
 800a4c0:	0800a6ff 	.word	0x0800a6ff
 800a4c4:	0800a6ff 	.word	0x0800a6ff
 800a4c8:	0800a69f 	.word	0x0800a69f
 800a4cc:	0800a6cb 	.word	0x0800a6cb
        err++;
      }
      break;
#endif
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 800a4d0:	687b      	ldr	r3, [r7, #4]
 800a4d2:	f8d3 32b0 	ldr.w	r3, [r3, #688]	@ 0x2b0
 800a4d6:	681b      	ldr	r3, [r3, #0]
 800a4d8:	687a      	ldr	r2, [r7, #4]
 800a4da:	7c12      	ldrb	r2, [r2, #16]
 800a4dc:	f107 0108 	add.w	r1, r7, #8
 800a4e0:	4610      	mov	r0, r2
 800a4e2:	4798      	blx	r3
 800a4e4:	60f8      	str	r0, [r7, #12]
      break;
 800a4e6:	e112      	b.n	800a70e <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800a4e8:	687b      	ldr	r3, [r7, #4]
 800a4ea:	7c1b      	ldrb	r3, [r3, #16]
 800a4ec:	2b00      	cmp	r3, #0
 800a4ee:	d10d      	bne.n	800a50c <USBD_GetDescriptor+0x84>
      {
        pbuf = pdev->pClass->GetHSConfigDescriptor(&len);
 800a4f0:	687b      	ldr	r3, [r7, #4]
 800a4f2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800a4f6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a4f8:	f107 0208 	add.w	r2, r7, #8
 800a4fc:	4610      	mov	r0, r2
 800a4fe:	4798      	blx	r3
 800a500:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800a502:	68fb      	ldr	r3, [r7, #12]
 800a504:	3301      	adds	r3, #1
 800a506:	2202      	movs	r2, #2
 800a508:	701a      	strb	r2, [r3, #0]
      else
      {
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 800a50a:	e100      	b.n	800a70e <USBD_GetDescriptor+0x286>
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
 800a50c:	687b      	ldr	r3, [r7, #4]
 800a50e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800a512:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a514:	f107 0208 	add.w	r2, r7, #8
 800a518:	4610      	mov	r0, r2
 800a51a:	4798      	blx	r3
 800a51c:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800a51e:	68fb      	ldr	r3, [r7, #12]
 800a520:	3301      	adds	r3, #1
 800a522:	2202      	movs	r2, #2
 800a524:	701a      	strb	r2, [r3, #0]
      break;
 800a526:	e0f2      	b.n	800a70e <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 800a528:	683b      	ldr	r3, [r7, #0]
 800a52a:	885b      	ldrh	r3, [r3, #2]
 800a52c:	b2db      	uxtb	r3, r3
 800a52e:	2b05      	cmp	r3, #5
 800a530:	f200 80ac 	bhi.w	800a68c <USBD_GetDescriptor+0x204>
 800a534:	a201      	add	r2, pc, #4	@ (adr r2, 800a53c <USBD_GetDescriptor+0xb4>)
 800a536:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a53a:	bf00      	nop
 800a53c:	0800a555 	.word	0x0800a555
 800a540:	0800a589 	.word	0x0800a589
 800a544:	0800a5bd 	.word	0x0800a5bd
 800a548:	0800a5f1 	.word	0x0800a5f1
 800a54c:	0800a625 	.word	0x0800a625
 800a550:	0800a659 	.word	0x0800a659
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 800a554:	687b      	ldr	r3, [r7, #4]
 800a556:	f8d3 32b0 	ldr.w	r3, [r3, #688]	@ 0x2b0
 800a55a:	685b      	ldr	r3, [r3, #4]
 800a55c:	2b00      	cmp	r3, #0
 800a55e:	d00b      	beq.n	800a578 <USBD_GetDescriptor+0xf0>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 800a560:	687b      	ldr	r3, [r7, #4]
 800a562:	f8d3 32b0 	ldr.w	r3, [r3, #688]	@ 0x2b0
 800a566:	685b      	ldr	r3, [r3, #4]
 800a568:	687a      	ldr	r2, [r7, #4]
 800a56a:	7c12      	ldrb	r2, [r2, #16]
 800a56c:	f107 0108 	add.w	r1, r7, #8
 800a570:	4610      	mov	r0, r2
 800a572:	4798      	blx	r3
 800a574:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800a576:	e091      	b.n	800a69c <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800a578:	6839      	ldr	r1, [r7, #0]
 800a57a:	6878      	ldr	r0, [r7, #4]
 800a57c:	f000 fa94 	bl	800aaa8 <USBD_CtlError>
            err++;
 800a580:	7afb      	ldrb	r3, [r7, #11]
 800a582:	3301      	adds	r3, #1
 800a584:	72fb      	strb	r3, [r7, #11]
          break;
 800a586:	e089      	b.n	800a69c <USBD_GetDescriptor+0x214>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 800a588:	687b      	ldr	r3, [r7, #4]
 800a58a:	f8d3 32b0 	ldr.w	r3, [r3, #688]	@ 0x2b0
 800a58e:	689b      	ldr	r3, [r3, #8]
 800a590:	2b00      	cmp	r3, #0
 800a592:	d00b      	beq.n	800a5ac <USBD_GetDescriptor+0x124>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 800a594:	687b      	ldr	r3, [r7, #4]
 800a596:	f8d3 32b0 	ldr.w	r3, [r3, #688]	@ 0x2b0
 800a59a:	689b      	ldr	r3, [r3, #8]
 800a59c:	687a      	ldr	r2, [r7, #4]
 800a59e:	7c12      	ldrb	r2, [r2, #16]
 800a5a0:	f107 0108 	add.w	r1, r7, #8
 800a5a4:	4610      	mov	r0, r2
 800a5a6:	4798      	blx	r3
 800a5a8:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800a5aa:	e077      	b.n	800a69c <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800a5ac:	6839      	ldr	r1, [r7, #0]
 800a5ae:	6878      	ldr	r0, [r7, #4]
 800a5b0:	f000 fa7a 	bl	800aaa8 <USBD_CtlError>
            err++;
 800a5b4:	7afb      	ldrb	r3, [r7, #11]
 800a5b6:	3301      	adds	r3, #1
 800a5b8:	72fb      	strb	r3, [r7, #11]
          break;
 800a5ba:	e06f      	b.n	800a69c <USBD_GetDescriptor+0x214>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 800a5bc:	687b      	ldr	r3, [r7, #4]
 800a5be:	f8d3 32b0 	ldr.w	r3, [r3, #688]	@ 0x2b0
 800a5c2:	68db      	ldr	r3, [r3, #12]
 800a5c4:	2b00      	cmp	r3, #0
 800a5c6:	d00b      	beq.n	800a5e0 <USBD_GetDescriptor+0x158>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 800a5c8:	687b      	ldr	r3, [r7, #4]
 800a5ca:	f8d3 32b0 	ldr.w	r3, [r3, #688]	@ 0x2b0
 800a5ce:	68db      	ldr	r3, [r3, #12]
 800a5d0:	687a      	ldr	r2, [r7, #4]
 800a5d2:	7c12      	ldrb	r2, [r2, #16]
 800a5d4:	f107 0108 	add.w	r1, r7, #8
 800a5d8:	4610      	mov	r0, r2
 800a5da:	4798      	blx	r3
 800a5dc:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800a5de:	e05d      	b.n	800a69c <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800a5e0:	6839      	ldr	r1, [r7, #0]
 800a5e2:	6878      	ldr	r0, [r7, #4]
 800a5e4:	f000 fa60 	bl	800aaa8 <USBD_CtlError>
            err++;
 800a5e8:	7afb      	ldrb	r3, [r7, #11]
 800a5ea:	3301      	adds	r3, #1
 800a5ec:	72fb      	strb	r3, [r7, #11]
          break;
 800a5ee:	e055      	b.n	800a69c <USBD_GetDescriptor+0x214>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 800a5f0:	687b      	ldr	r3, [r7, #4]
 800a5f2:	f8d3 32b0 	ldr.w	r3, [r3, #688]	@ 0x2b0
 800a5f6:	691b      	ldr	r3, [r3, #16]
 800a5f8:	2b00      	cmp	r3, #0
 800a5fa:	d00b      	beq.n	800a614 <USBD_GetDescriptor+0x18c>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 800a5fc:	687b      	ldr	r3, [r7, #4]
 800a5fe:	f8d3 32b0 	ldr.w	r3, [r3, #688]	@ 0x2b0
 800a602:	691b      	ldr	r3, [r3, #16]
 800a604:	687a      	ldr	r2, [r7, #4]
 800a606:	7c12      	ldrb	r2, [r2, #16]
 800a608:	f107 0108 	add.w	r1, r7, #8
 800a60c:	4610      	mov	r0, r2
 800a60e:	4798      	blx	r3
 800a610:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800a612:	e043      	b.n	800a69c <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800a614:	6839      	ldr	r1, [r7, #0]
 800a616:	6878      	ldr	r0, [r7, #4]
 800a618:	f000 fa46 	bl	800aaa8 <USBD_CtlError>
            err++;
 800a61c:	7afb      	ldrb	r3, [r7, #11]
 800a61e:	3301      	adds	r3, #1
 800a620:	72fb      	strb	r3, [r7, #11]
          break;
 800a622:	e03b      	b.n	800a69c <USBD_GetDescriptor+0x214>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 800a624:	687b      	ldr	r3, [r7, #4]
 800a626:	f8d3 32b0 	ldr.w	r3, [r3, #688]	@ 0x2b0
 800a62a:	695b      	ldr	r3, [r3, #20]
 800a62c:	2b00      	cmp	r3, #0
 800a62e:	d00b      	beq.n	800a648 <USBD_GetDescriptor+0x1c0>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 800a630:	687b      	ldr	r3, [r7, #4]
 800a632:	f8d3 32b0 	ldr.w	r3, [r3, #688]	@ 0x2b0
 800a636:	695b      	ldr	r3, [r3, #20]
 800a638:	687a      	ldr	r2, [r7, #4]
 800a63a:	7c12      	ldrb	r2, [r2, #16]
 800a63c:	f107 0108 	add.w	r1, r7, #8
 800a640:	4610      	mov	r0, r2
 800a642:	4798      	blx	r3
 800a644:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800a646:	e029      	b.n	800a69c <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800a648:	6839      	ldr	r1, [r7, #0]
 800a64a:	6878      	ldr	r0, [r7, #4]
 800a64c:	f000 fa2c 	bl	800aaa8 <USBD_CtlError>
            err++;
 800a650:	7afb      	ldrb	r3, [r7, #11]
 800a652:	3301      	adds	r3, #1
 800a654:	72fb      	strb	r3, [r7, #11]
          break;
 800a656:	e021      	b.n	800a69c <USBD_GetDescriptor+0x214>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 800a658:	687b      	ldr	r3, [r7, #4]
 800a65a:	f8d3 32b0 	ldr.w	r3, [r3, #688]	@ 0x2b0
 800a65e:	699b      	ldr	r3, [r3, #24]
 800a660:	2b00      	cmp	r3, #0
 800a662:	d00b      	beq.n	800a67c <USBD_GetDescriptor+0x1f4>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 800a664:	687b      	ldr	r3, [r7, #4]
 800a666:	f8d3 32b0 	ldr.w	r3, [r3, #688]	@ 0x2b0
 800a66a:	699b      	ldr	r3, [r3, #24]
 800a66c:	687a      	ldr	r2, [r7, #4]
 800a66e:	7c12      	ldrb	r2, [r2, #16]
 800a670:	f107 0108 	add.w	r1, r7, #8
 800a674:	4610      	mov	r0, r2
 800a676:	4798      	blx	r3
 800a678:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800a67a:	e00f      	b.n	800a69c <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800a67c:	6839      	ldr	r1, [r7, #0]
 800a67e:	6878      	ldr	r0, [r7, #4]
 800a680:	f000 fa12 	bl	800aaa8 <USBD_CtlError>
            err++;
 800a684:	7afb      	ldrb	r3, [r7, #11]
 800a686:	3301      	adds	r3, #1
 800a688:	72fb      	strb	r3, [r7, #11]
          break;
 800a68a:	e007      	b.n	800a69c <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
#else
          USBD_CtlError(pdev, req);
 800a68c:	6839      	ldr	r1, [r7, #0]
 800a68e:	6878      	ldr	r0, [r7, #4]
 800a690:	f000 fa0a 	bl	800aaa8 <USBD_CtlError>
          err++;
 800a694:	7afb      	ldrb	r3, [r7, #11]
 800a696:	3301      	adds	r3, #1
 800a698:	72fb      	strb	r3, [r7, #11]
#endif
      }
      break;
 800a69a:	e038      	b.n	800a70e <USBD_GetDescriptor+0x286>
 800a69c:	e037      	b.n	800a70e <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800a69e:	687b      	ldr	r3, [r7, #4]
 800a6a0:	7c1b      	ldrb	r3, [r3, #16]
 800a6a2:	2b00      	cmp	r3, #0
 800a6a4:	d109      	bne.n	800a6ba <USBD_GetDescriptor+0x232>
      {
        pbuf = pdev->pClass->GetDeviceQualifierDescriptor(&len);
 800a6a6:	687b      	ldr	r3, [r7, #4]
 800a6a8:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800a6ac:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800a6ae:	f107 0208 	add.w	r2, r7, #8
 800a6b2:	4610      	mov	r0, r2
 800a6b4:	4798      	blx	r3
 800a6b6:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800a6b8:	e029      	b.n	800a70e <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 800a6ba:	6839      	ldr	r1, [r7, #0]
 800a6bc:	6878      	ldr	r0, [r7, #4]
 800a6be:	f000 f9f3 	bl	800aaa8 <USBD_CtlError>
        err++;
 800a6c2:	7afb      	ldrb	r3, [r7, #11]
 800a6c4:	3301      	adds	r3, #1
 800a6c6:	72fb      	strb	r3, [r7, #11]
      break;
 800a6c8:	e021      	b.n	800a70e <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800a6ca:	687b      	ldr	r3, [r7, #4]
 800a6cc:	7c1b      	ldrb	r3, [r3, #16]
 800a6ce:	2b00      	cmp	r3, #0
 800a6d0:	d10d      	bne.n	800a6ee <USBD_GetDescriptor+0x266>
      {
        pbuf = pdev->pClass->GetOtherSpeedConfigDescriptor(&len);
 800a6d2:	687b      	ldr	r3, [r7, #4]
 800a6d4:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800a6d8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a6da:	f107 0208 	add.w	r2, r7, #8
 800a6de:	4610      	mov	r0, r2
 800a6e0:	4798      	blx	r3
 800a6e2:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 800a6e4:	68fb      	ldr	r3, [r7, #12]
 800a6e6:	3301      	adds	r3, #1
 800a6e8:	2207      	movs	r2, #7
 800a6ea:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800a6ec:	e00f      	b.n	800a70e <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 800a6ee:	6839      	ldr	r1, [r7, #0]
 800a6f0:	6878      	ldr	r0, [r7, #4]
 800a6f2:	f000 f9d9 	bl	800aaa8 <USBD_CtlError>
        err++;
 800a6f6:	7afb      	ldrb	r3, [r7, #11]
 800a6f8:	3301      	adds	r3, #1
 800a6fa:	72fb      	strb	r3, [r7, #11]
      break;
 800a6fc:	e007      	b.n	800a70e <USBD_GetDescriptor+0x286>

    default:
      USBD_CtlError(pdev, req);
 800a6fe:	6839      	ldr	r1, [r7, #0]
 800a700:	6878      	ldr	r0, [r7, #4]
 800a702:	f000 f9d1 	bl	800aaa8 <USBD_CtlError>
      err++;
 800a706:	7afb      	ldrb	r3, [r7, #11]
 800a708:	3301      	adds	r3, #1
 800a70a:	72fb      	strb	r3, [r7, #11]
      break;
 800a70c:	bf00      	nop
  }

  if (err != 0U)
 800a70e:	7afb      	ldrb	r3, [r7, #11]
 800a710:	2b00      	cmp	r3, #0
 800a712:	d11c      	bne.n	800a74e <USBD_GetDescriptor+0x2c6>
  {
    return;
  }
  else
  {
    if ((len != 0U) && (req->wLength != 0U))
 800a714:	893b      	ldrh	r3, [r7, #8]
 800a716:	2b00      	cmp	r3, #0
 800a718:	d011      	beq.n	800a73e <USBD_GetDescriptor+0x2b6>
 800a71a:	683b      	ldr	r3, [r7, #0]
 800a71c:	88db      	ldrh	r3, [r3, #6]
 800a71e:	2b00      	cmp	r3, #0
 800a720:	d00d      	beq.n	800a73e <USBD_GetDescriptor+0x2b6>
    {
      len = MIN(len, req->wLength);
 800a722:	683b      	ldr	r3, [r7, #0]
 800a724:	88da      	ldrh	r2, [r3, #6]
 800a726:	893b      	ldrh	r3, [r7, #8]
 800a728:	4293      	cmp	r3, r2
 800a72a:	bf28      	it	cs
 800a72c:	4613      	movcs	r3, r2
 800a72e:	b29b      	uxth	r3, r3
 800a730:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 800a732:	893b      	ldrh	r3, [r7, #8]
 800a734:	461a      	mov	r2, r3
 800a736:	68f9      	ldr	r1, [r7, #12]
 800a738:	6878      	ldr	r0, [r7, #4]
 800a73a:	f000 fa1f 	bl	800ab7c <USBD_CtlSendData>
    }

    if (req->wLength == 0U)
 800a73e:	683b      	ldr	r3, [r7, #0]
 800a740:	88db      	ldrh	r3, [r3, #6]
 800a742:	2b00      	cmp	r3, #0
 800a744:	d104      	bne.n	800a750 <USBD_GetDescriptor+0x2c8>
    {
      (void)USBD_CtlSendStatus(pdev);
 800a746:	6878      	ldr	r0, [r7, #4]
 800a748:	f000 fa76 	bl	800ac38 <USBD_CtlSendStatus>
 800a74c:	e000      	b.n	800a750 <USBD_GetDescriptor+0x2c8>
    return;
 800a74e:	bf00      	nop
    }
  }
}
 800a750:	3710      	adds	r7, #16
 800a752:	46bd      	mov	sp, r7
 800a754:	bd80      	pop	{r7, pc}
 800a756:	bf00      	nop

0800a758 <USBD_SetAddress>:
* @param  req: usb request
* @retval status
*/
static void USBD_SetAddress(USBD_HandleTypeDef *pdev,
                            USBD_SetupReqTypedef *req)
{
 800a758:	b580      	push	{r7, lr}
 800a75a:	b084      	sub	sp, #16
 800a75c:	af00      	add	r7, sp, #0
 800a75e:	6078      	str	r0, [r7, #4]
 800a760:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 800a762:	683b      	ldr	r3, [r7, #0]
 800a764:	889b      	ldrh	r3, [r3, #4]
 800a766:	2b00      	cmp	r3, #0
 800a768:	d130      	bne.n	800a7cc <USBD_SetAddress+0x74>
 800a76a:	683b      	ldr	r3, [r7, #0]
 800a76c:	88db      	ldrh	r3, [r3, #6]
 800a76e:	2b00      	cmp	r3, #0
 800a770:	d12c      	bne.n	800a7cc <USBD_SetAddress+0x74>
 800a772:	683b      	ldr	r3, [r7, #0]
 800a774:	885b      	ldrh	r3, [r3, #2]
 800a776:	2b7f      	cmp	r3, #127	@ 0x7f
 800a778:	d828      	bhi.n	800a7cc <USBD_SetAddress+0x74>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 800a77a:	683b      	ldr	r3, [r7, #0]
 800a77c:	885b      	ldrh	r3, [r3, #2]
 800a77e:	b2db      	uxtb	r3, r3
 800a780:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800a784:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800a786:	687b      	ldr	r3, [r7, #4]
 800a788:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800a78c:	2b03      	cmp	r3, #3
 800a78e:	d104      	bne.n	800a79a <USBD_SetAddress+0x42>
    {
      USBD_CtlError(pdev, req);
 800a790:	6839      	ldr	r1, [r7, #0]
 800a792:	6878      	ldr	r0, [r7, #4]
 800a794:	f000 f988 	bl	800aaa8 <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800a798:	e01d      	b.n	800a7d6 <USBD_SetAddress+0x7e>
    }
    else
    {
      pdev->dev_address = dev_addr;
 800a79a:	687b      	ldr	r3, [r7, #4]
 800a79c:	7bfa      	ldrb	r2, [r7, #15]
 800a79e:	f883 229e 	strb.w	r2, [r3, #670]	@ 0x29e
      USBD_LL_SetUSBAddress(pdev, dev_addr);
 800a7a2:	7bfb      	ldrb	r3, [r7, #15]
 800a7a4:	4619      	mov	r1, r3
 800a7a6:	6878      	ldr	r0, [r7, #4]
 800a7a8:	f000 feb5 	bl	800b516 <USBD_LL_SetUSBAddress>
      USBD_CtlSendStatus(pdev);
 800a7ac:	6878      	ldr	r0, [r7, #4]
 800a7ae:	f000 fa43 	bl	800ac38 <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 800a7b2:	7bfb      	ldrb	r3, [r7, #15]
 800a7b4:	2b00      	cmp	r3, #0
 800a7b6:	d004      	beq.n	800a7c2 <USBD_SetAddress+0x6a>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800a7b8:	687b      	ldr	r3, [r7, #4]
 800a7ba:	2202      	movs	r2, #2
 800a7bc:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800a7c0:	e009      	b.n	800a7d6 <USBD_SetAddress+0x7e>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 800a7c2:	687b      	ldr	r3, [r7, #4]
 800a7c4:	2201      	movs	r2, #1
 800a7c6:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800a7ca:	e004      	b.n	800a7d6 <USBD_SetAddress+0x7e>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 800a7cc:	6839      	ldr	r1, [r7, #0]
 800a7ce:	6878      	ldr	r0, [r7, #4]
 800a7d0:	f000 f96a 	bl	800aaa8 <USBD_CtlError>
  }
}
 800a7d4:	bf00      	nop
 800a7d6:	bf00      	nop
 800a7d8:	3710      	adds	r7, #16
 800a7da:	46bd      	mov	sp, r7
 800a7dc:	bd80      	pop	{r7, pc}
	...

0800a7e0 <USBD_SetConfig>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800a7e0:	b580      	push	{r7, lr}
 800a7e2:	b082      	sub	sp, #8
 800a7e4:	af00      	add	r7, sp, #0
 800a7e6:	6078      	str	r0, [r7, #4]
 800a7e8:	6039      	str	r1, [r7, #0]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 800a7ea:	683b      	ldr	r3, [r7, #0]
 800a7ec:	885b      	ldrh	r3, [r3, #2]
 800a7ee:	b2da      	uxtb	r2, r3
 800a7f0:	4b41      	ldr	r3, [pc, #260]	@ (800a8f8 <USBD_SetConfig+0x118>)
 800a7f2:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 800a7f4:	4b40      	ldr	r3, [pc, #256]	@ (800a8f8 <USBD_SetConfig+0x118>)
 800a7f6:	781b      	ldrb	r3, [r3, #0]
 800a7f8:	2b01      	cmp	r3, #1
 800a7fa:	d904      	bls.n	800a806 <USBD_SetConfig+0x26>
  {
    USBD_CtlError(pdev, req);
 800a7fc:	6839      	ldr	r1, [r7, #0]
 800a7fe:	6878      	ldr	r0, [r7, #4]
 800a800:	f000 f952 	bl	800aaa8 <USBD_CtlError>
 800a804:	e075      	b.n	800a8f2 <USBD_SetConfig+0x112>
  }
  else
  {
    switch (pdev->dev_state)
 800a806:	687b      	ldr	r3, [r7, #4]
 800a808:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800a80c:	2b02      	cmp	r3, #2
 800a80e:	d002      	beq.n	800a816 <USBD_SetConfig+0x36>
 800a810:	2b03      	cmp	r3, #3
 800a812:	d023      	beq.n	800a85c <USBD_SetConfig+0x7c>
 800a814:	e062      	b.n	800a8dc <USBD_SetConfig+0xfc>
    {
      case USBD_STATE_ADDRESSED:
        if (cfgidx)
 800a816:	4b38      	ldr	r3, [pc, #224]	@ (800a8f8 <USBD_SetConfig+0x118>)
 800a818:	781b      	ldrb	r3, [r3, #0]
 800a81a:	2b00      	cmp	r3, #0
 800a81c:	d01a      	beq.n	800a854 <USBD_SetConfig+0x74>
        {
          pdev->dev_config = cfgidx;
 800a81e:	4b36      	ldr	r3, [pc, #216]	@ (800a8f8 <USBD_SetConfig+0x118>)
 800a820:	781b      	ldrb	r3, [r3, #0]
 800a822:	461a      	mov	r2, r3
 800a824:	687b      	ldr	r3, [r7, #4]
 800a826:	605a      	str	r2, [r3, #4]
          pdev->dev_state = USBD_STATE_CONFIGURED;
 800a828:	687b      	ldr	r3, [r7, #4]
 800a82a:	2203      	movs	r2, #3
 800a82c:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
          if (USBD_SetClassConfig(pdev, cfgidx) == USBD_FAIL)
 800a830:	4b31      	ldr	r3, [pc, #196]	@ (800a8f8 <USBD_SetConfig+0x118>)
 800a832:	781b      	ldrb	r3, [r3, #0]
 800a834:	4619      	mov	r1, r3
 800a836:	6878      	ldr	r0, [r7, #4]
 800a838:	f7ff f9af 	bl	8009b9a <USBD_SetClassConfig>
 800a83c:	4603      	mov	r3, r0
 800a83e:	2b02      	cmp	r3, #2
 800a840:	d104      	bne.n	800a84c <USBD_SetConfig+0x6c>
          {
            USBD_CtlError(pdev, req);
 800a842:	6839      	ldr	r1, [r7, #0]
 800a844:	6878      	ldr	r0, [r7, #4]
 800a846:	f000 f92f 	bl	800aaa8 <USBD_CtlError>
            return;
 800a84a:	e052      	b.n	800a8f2 <USBD_SetConfig+0x112>
          }
          USBD_CtlSendStatus(pdev);
 800a84c:	6878      	ldr	r0, [r7, #4]
 800a84e:	f000 f9f3 	bl	800ac38 <USBD_CtlSendStatus>
        }
        else
        {
          USBD_CtlSendStatus(pdev);
        }
        break;
 800a852:	e04e      	b.n	800a8f2 <USBD_SetConfig+0x112>
          USBD_CtlSendStatus(pdev);
 800a854:	6878      	ldr	r0, [r7, #4]
 800a856:	f000 f9ef 	bl	800ac38 <USBD_CtlSendStatus>
        break;
 800a85a:	e04a      	b.n	800a8f2 <USBD_SetConfig+0x112>

      case USBD_STATE_CONFIGURED:
        if (cfgidx == 0U)
 800a85c:	4b26      	ldr	r3, [pc, #152]	@ (800a8f8 <USBD_SetConfig+0x118>)
 800a85e:	781b      	ldrb	r3, [r3, #0]
 800a860:	2b00      	cmp	r3, #0
 800a862:	d112      	bne.n	800a88a <USBD_SetConfig+0xaa>
        {
          pdev->dev_state = USBD_STATE_ADDRESSED;
 800a864:	687b      	ldr	r3, [r7, #4]
 800a866:	2202      	movs	r2, #2
 800a868:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
          pdev->dev_config = cfgidx;
 800a86c:	4b22      	ldr	r3, [pc, #136]	@ (800a8f8 <USBD_SetConfig+0x118>)
 800a86e:	781b      	ldrb	r3, [r3, #0]
 800a870:	461a      	mov	r2, r3
 800a872:	687b      	ldr	r3, [r7, #4]
 800a874:	605a      	str	r2, [r3, #4]
          USBD_ClrClassConfig(pdev, cfgidx);
 800a876:	4b20      	ldr	r3, [pc, #128]	@ (800a8f8 <USBD_SetConfig+0x118>)
 800a878:	781b      	ldrb	r3, [r3, #0]
 800a87a:	4619      	mov	r1, r3
 800a87c:	6878      	ldr	r0, [r7, #4]
 800a87e:	f7ff f9ab 	bl	8009bd8 <USBD_ClrClassConfig>
          USBD_CtlSendStatus(pdev);
 800a882:	6878      	ldr	r0, [r7, #4]
 800a884:	f000 f9d8 	bl	800ac38 <USBD_CtlSendStatus>
        }
        else
        {
          USBD_CtlSendStatus(pdev);
        }
        break;
 800a888:	e033      	b.n	800a8f2 <USBD_SetConfig+0x112>
        else if (cfgidx != pdev->dev_config)
 800a88a:	4b1b      	ldr	r3, [pc, #108]	@ (800a8f8 <USBD_SetConfig+0x118>)
 800a88c:	781b      	ldrb	r3, [r3, #0]
 800a88e:	461a      	mov	r2, r3
 800a890:	687b      	ldr	r3, [r7, #4]
 800a892:	685b      	ldr	r3, [r3, #4]
 800a894:	429a      	cmp	r2, r3
 800a896:	d01d      	beq.n	800a8d4 <USBD_SetConfig+0xf4>
          USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800a898:	687b      	ldr	r3, [r7, #4]
 800a89a:	685b      	ldr	r3, [r3, #4]
 800a89c:	b2db      	uxtb	r3, r3
 800a89e:	4619      	mov	r1, r3
 800a8a0:	6878      	ldr	r0, [r7, #4]
 800a8a2:	f7ff f999 	bl	8009bd8 <USBD_ClrClassConfig>
          pdev->dev_config = cfgidx;
 800a8a6:	4b14      	ldr	r3, [pc, #80]	@ (800a8f8 <USBD_SetConfig+0x118>)
 800a8a8:	781b      	ldrb	r3, [r3, #0]
 800a8aa:	461a      	mov	r2, r3
 800a8ac:	687b      	ldr	r3, [r7, #4]
 800a8ae:	605a      	str	r2, [r3, #4]
          if (USBD_SetClassConfig(pdev, cfgidx) == USBD_FAIL)
 800a8b0:	4b11      	ldr	r3, [pc, #68]	@ (800a8f8 <USBD_SetConfig+0x118>)
 800a8b2:	781b      	ldrb	r3, [r3, #0]
 800a8b4:	4619      	mov	r1, r3
 800a8b6:	6878      	ldr	r0, [r7, #4]
 800a8b8:	f7ff f96f 	bl	8009b9a <USBD_SetClassConfig>
 800a8bc:	4603      	mov	r3, r0
 800a8be:	2b02      	cmp	r3, #2
 800a8c0:	d104      	bne.n	800a8cc <USBD_SetConfig+0xec>
            USBD_CtlError(pdev, req);
 800a8c2:	6839      	ldr	r1, [r7, #0]
 800a8c4:	6878      	ldr	r0, [r7, #4]
 800a8c6:	f000 f8ef 	bl	800aaa8 <USBD_CtlError>
            return;
 800a8ca:	e012      	b.n	800a8f2 <USBD_SetConfig+0x112>
          USBD_CtlSendStatus(pdev);
 800a8cc:	6878      	ldr	r0, [r7, #4]
 800a8ce:	f000 f9b3 	bl	800ac38 <USBD_CtlSendStatus>
        break;
 800a8d2:	e00e      	b.n	800a8f2 <USBD_SetConfig+0x112>
          USBD_CtlSendStatus(pdev);
 800a8d4:	6878      	ldr	r0, [r7, #4]
 800a8d6:	f000 f9af 	bl	800ac38 <USBD_CtlSendStatus>
        break;
 800a8da:	e00a      	b.n	800a8f2 <USBD_SetConfig+0x112>

      default:
        USBD_CtlError(pdev, req);
 800a8dc:	6839      	ldr	r1, [r7, #0]
 800a8de:	6878      	ldr	r0, [r7, #4]
 800a8e0:	f000 f8e2 	bl	800aaa8 <USBD_CtlError>
        USBD_ClrClassConfig(pdev, cfgidx);
 800a8e4:	4b04      	ldr	r3, [pc, #16]	@ (800a8f8 <USBD_SetConfig+0x118>)
 800a8e6:	781b      	ldrb	r3, [r3, #0]
 800a8e8:	4619      	mov	r1, r3
 800a8ea:	6878      	ldr	r0, [r7, #4]
 800a8ec:	f7ff f974 	bl	8009bd8 <USBD_ClrClassConfig>
        break;
 800a8f0:	bf00      	nop
    }
  }
}
 800a8f2:	3708      	adds	r7, #8
 800a8f4:	46bd      	mov	sp, r7
 800a8f6:	bd80      	pop	{r7, pc}
 800a8f8:	200004f4 	.word	0x200004f4

0800a8fc <USBD_GetConfig>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800a8fc:	b580      	push	{r7, lr}
 800a8fe:	b082      	sub	sp, #8
 800a900:	af00      	add	r7, sp, #0
 800a902:	6078      	str	r0, [r7, #4]
 800a904:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 800a906:	683b      	ldr	r3, [r7, #0]
 800a908:	88db      	ldrh	r3, [r3, #6]
 800a90a:	2b01      	cmp	r3, #1
 800a90c:	d004      	beq.n	800a918 <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 800a90e:	6839      	ldr	r1, [r7, #0]
 800a910:	6878      	ldr	r0, [r7, #4]
 800a912:	f000 f8c9 	bl	800aaa8 <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 800a916:	e022      	b.n	800a95e <USBD_GetConfig+0x62>
    switch (pdev->dev_state)
 800a918:	687b      	ldr	r3, [r7, #4]
 800a91a:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800a91e:	2b02      	cmp	r3, #2
 800a920:	dc02      	bgt.n	800a928 <USBD_GetConfig+0x2c>
 800a922:	2b00      	cmp	r3, #0
 800a924:	dc03      	bgt.n	800a92e <USBD_GetConfig+0x32>
 800a926:	e015      	b.n	800a954 <USBD_GetConfig+0x58>
 800a928:	2b03      	cmp	r3, #3
 800a92a:	d00b      	beq.n	800a944 <USBD_GetConfig+0x48>
 800a92c:	e012      	b.n	800a954 <USBD_GetConfig+0x58>
        pdev->dev_default_config = 0U;
 800a92e:	687b      	ldr	r3, [r7, #4]
 800a930:	2200      	movs	r2, #0
 800a932:	609a      	str	r2, [r3, #8]
        USBD_CtlSendData(pdev, (uint8_t *)(void *)&pdev->dev_default_config, 1U);
 800a934:	687b      	ldr	r3, [r7, #4]
 800a936:	3308      	adds	r3, #8
 800a938:	2201      	movs	r2, #1
 800a93a:	4619      	mov	r1, r3
 800a93c:	6878      	ldr	r0, [r7, #4]
 800a93e:	f000 f91d 	bl	800ab7c <USBD_CtlSendData>
        break;
 800a942:	e00c      	b.n	800a95e <USBD_GetConfig+0x62>
        USBD_CtlSendData(pdev, (uint8_t *)(void *)&pdev->dev_config, 1U);
 800a944:	687b      	ldr	r3, [r7, #4]
 800a946:	3304      	adds	r3, #4
 800a948:	2201      	movs	r2, #1
 800a94a:	4619      	mov	r1, r3
 800a94c:	6878      	ldr	r0, [r7, #4]
 800a94e:	f000 f915 	bl	800ab7c <USBD_CtlSendData>
        break;
 800a952:	e004      	b.n	800a95e <USBD_GetConfig+0x62>
        USBD_CtlError(pdev, req);
 800a954:	6839      	ldr	r1, [r7, #0]
 800a956:	6878      	ldr	r0, [r7, #4]
 800a958:	f000 f8a6 	bl	800aaa8 <USBD_CtlError>
        break;
 800a95c:	bf00      	nop
}
 800a95e:	bf00      	nop
 800a960:	3708      	adds	r7, #8
 800a962:	46bd      	mov	sp, r7
 800a964:	bd80      	pop	{r7, pc}

0800a966 <USBD_GetStatus>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800a966:	b580      	push	{r7, lr}
 800a968:	b082      	sub	sp, #8
 800a96a:	af00      	add	r7, sp, #0
 800a96c:	6078      	str	r0, [r7, #4]
 800a96e:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800a970:	687b      	ldr	r3, [r7, #4]
 800a972:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800a976:	3b01      	subs	r3, #1
 800a978:	2b02      	cmp	r3, #2
 800a97a:	d81e      	bhi.n	800a9ba <USBD_GetStatus+0x54>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 800a97c:	683b      	ldr	r3, [r7, #0]
 800a97e:	88db      	ldrh	r3, [r3, #6]
 800a980:	2b02      	cmp	r3, #2
 800a982:	d004      	beq.n	800a98e <USBD_GetStatus+0x28>
      {
        USBD_CtlError(pdev, req);
 800a984:	6839      	ldr	r1, [r7, #0]
 800a986:	6878      	ldr	r0, [r7, #4]
 800a988:	f000 f88e 	bl	800aaa8 <USBD_CtlError>
        break;
 800a98c:	e01a      	b.n	800a9c4 <USBD_GetStatus+0x5e>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 800a98e:	687b      	ldr	r3, [r7, #4]
 800a990:	2201      	movs	r2, #1
 800a992:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif

      if (pdev->dev_remote_wakeup)
 800a994:	687b      	ldr	r3, [r7, #4]
 800a996:	f8d3 32a4 	ldr.w	r3, [r3, #676]	@ 0x2a4
 800a99a:	2b00      	cmp	r3, #0
 800a99c:	d005      	beq.n	800a9aa <USBD_GetStatus+0x44>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 800a99e:	687b      	ldr	r3, [r7, #4]
 800a9a0:	68db      	ldr	r3, [r3, #12]
 800a9a2:	f043 0202 	orr.w	r2, r3, #2
 800a9a6:	687b      	ldr	r3, [r7, #4]
 800a9a8:	60da      	str	r2, [r3, #12]
      }

      USBD_CtlSendData(pdev, (uint8_t *)(void *)&pdev->dev_config_status, 2U);
 800a9aa:	687b      	ldr	r3, [r7, #4]
 800a9ac:	330c      	adds	r3, #12
 800a9ae:	2202      	movs	r2, #2
 800a9b0:	4619      	mov	r1, r3
 800a9b2:	6878      	ldr	r0, [r7, #4]
 800a9b4:	f000 f8e2 	bl	800ab7c <USBD_CtlSendData>
      break;
 800a9b8:	e004      	b.n	800a9c4 <USBD_GetStatus+0x5e>

    default:
      USBD_CtlError(pdev, req);
 800a9ba:	6839      	ldr	r1, [r7, #0]
 800a9bc:	6878      	ldr	r0, [r7, #4]
 800a9be:	f000 f873 	bl	800aaa8 <USBD_CtlError>
      break;
 800a9c2:	bf00      	nop
  }
}
 800a9c4:	bf00      	nop
 800a9c6:	3708      	adds	r7, #8
 800a9c8:	46bd      	mov	sp, r7
 800a9ca:	bd80      	pop	{r7, pc}

0800a9cc <USBD_SetFeature>:
* @param  req: usb request
* @retval status
*/
static void USBD_SetFeature(USBD_HandleTypeDef *pdev,
                            USBD_SetupReqTypedef *req)
{
 800a9cc:	b580      	push	{r7, lr}
 800a9ce:	b082      	sub	sp, #8
 800a9d0:	af00      	add	r7, sp, #0
 800a9d2:	6078      	str	r0, [r7, #4]
 800a9d4:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800a9d6:	683b      	ldr	r3, [r7, #0]
 800a9d8:	885b      	ldrh	r3, [r3, #2]
 800a9da:	2b01      	cmp	r3, #1
 800a9dc:	d106      	bne.n	800a9ec <USBD_SetFeature+0x20>
  {
    pdev->dev_remote_wakeup = 1U;
 800a9de:	687b      	ldr	r3, [r7, #4]
 800a9e0:	2201      	movs	r2, #1
 800a9e2:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
    USBD_CtlSendStatus(pdev);
 800a9e6:	6878      	ldr	r0, [r7, #4]
 800a9e8:	f000 f926 	bl	800ac38 <USBD_CtlSendStatus>
  }
}
 800a9ec:	bf00      	nop
 800a9ee:	3708      	adds	r7, #8
 800a9f0:	46bd      	mov	sp, r7
 800a9f2:	bd80      	pop	{r7, pc}

0800a9f4 <USBD_ClrFeature>:
* @param  req: usb request
* @retval status
*/
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev,
                            USBD_SetupReqTypedef *req)
{
 800a9f4:	b580      	push	{r7, lr}
 800a9f6:	b082      	sub	sp, #8
 800a9f8:	af00      	add	r7, sp, #0
 800a9fa:	6078      	str	r0, [r7, #4]
 800a9fc:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800a9fe:	687b      	ldr	r3, [r7, #4]
 800aa00:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800aa04:	3b01      	subs	r3, #1
 800aa06:	2b02      	cmp	r3, #2
 800aa08:	d80b      	bhi.n	800aa22 <USBD_ClrFeature+0x2e>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800aa0a:	683b      	ldr	r3, [r7, #0]
 800aa0c:	885b      	ldrh	r3, [r3, #2]
 800aa0e:	2b01      	cmp	r3, #1
 800aa10:	d10c      	bne.n	800aa2c <USBD_ClrFeature+0x38>
      {
        pdev->dev_remote_wakeup = 0U;
 800aa12:	687b      	ldr	r3, [r7, #4]
 800aa14:	2200      	movs	r2, #0
 800aa16:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
        USBD_CtlSendStatus(pdev);
 800aa1a:	6878      	ldr	r0, [r7, #4]
 800aa1c:	f000 f90c 	bl	800ac38 <USBD_CtlSendStatus>
      }
      break;
 800aa20:	e004      	b.n	800aa2c <USBD_ClrFeature+0x38>

    default:
      USBD_CtlError(pdev, req);
 800aa22:	6839      	ldr	r1, [r7, #0]
 800aa24:	6878      	ldr	r0, [r7, #4]
 800aa26:	f000 f83f 	bl	800aaa8 <USBD_CtlError>
      break;
 800aa2a:	e000      	b.n	800aa2e <USBD_ClrFeature+0x3a>
      break;
 800aa2c:	bf00      	nop
  }
}
 800aa2e:	bf00      	nop
 800aa30:	3708      	adds	r7, #8
 800aa32:	46bd      	mov	sp, r7
 800aa34:	bd80      	pop	{r7, pc}

0800aa36 <USBD_ParseSetupRequest>:
* @param  req: usb request
* @retval None
*/

void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 800aa36:	b480      	push	{r7}
 800aa38:	b083      	sub	sp, #12
 800aa3a:	af00      	add	r7, sp, #0
 800aa3c:	6078      	str	r0, [r7, #4]
 800aa3e:	6039      	str	r1, [r7, #0]
  req->bmRequest = *(uint8_t *)(pdata);
 800aa40:	683b      	ldr	r3, [r7, #0]
 800aa42:	781a      	ldrb	r2, [r3, #0]
 800aa44:	687b      	ldr	r3, [r7, #4]
 800aa46:	701a      	strb	r2, [r3, #0]
  req->bRequest = *(uint8_t *)(pdata + 1U);
 800aa48:	683b      	ldr	r3, [r7, #0]
 800aa4a:	785a      	ldrb	r2, [r3, #1]
 800aa4c:	687b      	ldr	r3, [r7, #4]
 800aa4e:	705a      	strb	r2, [r3, #1]
  req->wValue = SWAPBYTE(pdata + 2U);
 800aa50:	683b      	ldr	r3, [r7, #0]
 800aa52:	3302      	adds	r3, #2
 800aa54:	781b      	ldrb	r3, [r3, #0]
 800aa56:	461a      	mov	r2, r3
 800aa58:	683b      	ldr	r3, [r7, #0]
 800aa5a:	3303      	adds	r3, #3
 800aa5c:	781b      	ldrb	r3, [r3, #0]
 800aa5e:	021b      	lsls	r3, r3, #8
 800aa60:	b29b      	uxth	r3, r3
 800aa62:	4413      	add	r3, r2
 800aa64:	b29a      	uxth	r2, r3
 800aa66:	687b      	ldr	r3, [r7, #4]
 800aa68:	805a      	strh	r2, [r3, #2]
  req->wIndex = SWAPBYTE(pdata + 4U);
 800aa6a:	683b      	ldr	r3, [r7, #0]
 800aa6c:	3304      	adds	r3, #4
 800aa6e:	781b      	ldrb	r3, [r3, #0]
 800aa70:	461a      	mov	r2, r3
 800aa72:	683b      	ldr	r3, [r7, #0]
 800aa74:	3305      	adds	r3, #5
 800aa76:	781b      	ldrb	r3, [r3, #0]
 800aa78:	021b      	lsls	r3, r3, #8
 800aa7a:	b29b      	uxth	r3, r3
 800aa7c:	4413      	add	r3, r2
 800aa7e:	b29a      	uxth	r2, r3
 800aa80:	687b      	ldr	r3, [r7, #4]
 800aa82:	809a      	strh	r2, [r3, #4]
  req->wLength = SWAPBYTE(pdata + 6U);
 800aa84:	683b      	ldr	r3, [r7, #0]
 800aa86:	3306      	adds	r3, #6
 800aa88:	781b      	ldrb	r3, [r3, #0]
 800aa8a:	461a      	mov	r2, r3
 800aa8c:	683b      	ldr	r3, [r7, #0]
 800aa8e:	3307      	adds	r3, #7
 800aa90:	781b      	ldrb	r3, [r3, #0]
 800aa92:	021b      	lsls	r3, r3, #8
 800aa94:	b29b      	uxth	r3, r3
 800aa96:	4413      	add	r3, r2
 800aa98:	b29a      	uxth	r2, r3
 800aa9a:	687b      	ldr	r3, [r7, #4]
 800aa9c:	80da      	strh	r2, [r3, #6]

}
 800aa9e:	bf00      	nop
 800aaa0:	370c      	adds	r7, #12
 800aaa2:	46bd      	mov	sp, r7
 800aaa4:	bc80      	pop	{r7}
 800aaa6:	4770      	bx	lr

0800aaa8 <USBD_CtlError>:
* @retval None
*/

void USBD_CtlError(USBD_HandleTypeDef *pdev,
                   USBD_SetupReqTypedef *req)
{
 800aaa8:	b580      	push	{r7, lr}
 800aaaa:	b082      	sub	sp, #8
 800aaac:	af00      	add	r7, sp, #0
 800aaae:	6078      	str	r0, [r7, #4]
 800aab0:	6039      	str	r1, [r7, #0]
  USBD_LL_StallEP(pdev, 0x80U);
 800aab2:	2180      	movs	r1, #128	@ 0x80
 800aab4:	6878      	ldr	r0, [r7, #4]
 800aab6:	f000 fcc5 	bl	800b444 <USBD_LL_StallEP>
  USBD_LL_StallEP(pdev, 0U);
 800aaba:	2100      	movs	r1, #0
 800aabc:	6878      	ldr	r0, [r7, #4]
 800aabe:	f000 fcc1 	bl	800b444 <USBD_LL_StallEP>
}
 800aac2:	bf00      	nop
 800aac4:	3708      	adds	r7, #8
 800aac6:	46bd      	mov	sp, r7
 800aac8:	bd80      	pop	{r7, pc}

0800aaca <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 800aaca:	b580      	push	{r7, lr}
 800aacc:	b086      	sub	sp, #24
 800aace:	af00      	add	r7, sp, #0
 800aad0:	60f8      	str	r0, [r7, #12]
 800aad2:	60b9      	str	r1, [r7, #8]
 800aad4:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 800aad6:	2300      	movs	r3, #0
 800aad8:	75fb      	strb	r3, [r7, #23]

  if (desc != NULL)
 800aada:	68fb      	ldr	r3, [r7, #12]
 800aadc:	2b00      	cmp	r3, #0
 800aade:	d032      	beq.n	800ab46 <USBD_GetString+0x7c>
  {
    *len = (uint16_t)USBD_GetLen(desc) * 2U + 2U;
 800aae0:	68f8      	ldr	r0, [r7, #12]
 800aae2:	f000 f834 	bl	800ab4e <USBD_GetLen>
 800aae6:	4603      	mov	r3, r0
 800aae8:	3301      	adds	r3, #1
 800aaea:	b29b      	uxth	r3, r3
 800aaec:	005b      	lsls	r3, r3, #1
 800aaee:	b29a      	uxth	r2, r3
 800aaf0:	687b      	ldr	r3, [r7, #4]
 800aaf2:	801a      	strh	r2, [r3, #0]
    unicode[idx++] = *(uint8_t *)(void *)len;
 800aaf4:	7dfb      	ldrb	r3, [r7, #23]
 800aaf6:	1c5a      	adds	r2, r3, #1
 800aaf8:	75fa      	strb	r2, [r7, #23]
 800aafa:	461a      	mov	r2, r3
 800aafc:	68bb      	ldr	r3, [r7, #8]
 800aafe:	4413      	add	r3, r2
 800ab00:	687a      	ldr	r2, [r7, #4]
 800ab02:	7812      	ldrb	r2, [r2, #0]
 800ab04:	701a      	strb	r2, [r3, #0]
    unicode[idx++] = USB_DESC_TYPE_STRING;
 800ab06:	7dfb      	ldrb	r3, [r7, #23]
 800ab08:	1c5a      	adds	r2, r3, #1
 800ab0a:	75fa      	strb	r2, [r7, #23]
 800ab0c:	461a      	mov	r2, r3
 800ab0e:	68bb      	ldr	r3, [r7, #8]
 800ab10:	4413      	add	r3, r2
 800ab12:	2203      	movs	r2, #3
 800ab14:	701a      	strb	r2, [r3, #0]

    while (*desc != '\0')
 800ab16:	e012      	b.n	800ab3e <USBD_GetString+0x74>
    {
      unicode[idx++] = *desc++;
 800ab18:	68fb      	ldr	r3, [r7, #12]
 800ab1a:	1c5a      	adds	r2, r3, #1
 800ab1c:	60fa      	str	r2, [r7, #12]
 800ab1e:	7dfa      	ldrb	r2, [r7, #23]
 800ab20:	1c51      	adds	r1, r2, #1
 800ab22:	75f9      	strb	r1, [r7, #23]
 800ab24:	4611      	mov	r1, r2
 800ab26:	68ba      	ldr	r2, [r7, #8]
 800ab28:	440a      	add	r2, r1
 800ab2a:	781b      	ldrb	r3, [r3, #0]
 800ab2c:	7013      	strb	r3, [r2, #0]
      unicode[idx++] =  0U;
 800ab2e:	7dfb      	ldrb	r3, [r7, #23]
 800ab30:	1c5a      	adds	r2, r3, #1
 800ab32:	75fa      	strb	r2, [r7, #23]
 800ab34:	461a      	mov	r2, r3
 800ab36:	68bb      	ldr	r3, [r7, #8]
 800ab38:	4413      	add	r3, r2
 800ab3a:	2200      	movs	r2, #0
 800ab3c:	701a      	strb	r2, [r3, #0]
    while (*desc != '\0')
 800ab3e:	68fb      	ldr	r3, [r7, #12]
 800ab40:	781b      	ldrb	r3, [r3, #0]
 800ab42:	2b00      	cmp	r3, #0
 800ab44:	d1e8      	bne.n	800ab18 <USBD_GetString+0x4e>
    }
  }
}
 800ab46:	bf00      	nop
 800ab48:	3718      	adds	r7, #24
 800ab4a:	46bd      	mov	sp, r7
 800ab4c:	bd80      	pop	{r7, pc}

0800ab4e <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 800ab4e:	b480      	push	{r7}
 800ab50:	b085      	sub	sp, #20
 800ab52:	af00      	add	r7, sp, #0
 800ab54:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 800ab56:	2300      	movs	r3, #0
 800ab58:	73fb      	strb	r3, [r7, #15]

  while (*buf != '\0')
 800ab5a:	e005      	b.n	800ab68 <USBD_GetLen+0x1a>
  {
    len++;
 800ab5c:	7bfb      	ldrb	r3, [r7, #15]
 800ab5e:	3301      	adds	r3, #1
 800ab60:	73fb      	strb	r3, [r7, #15]
    buf++;
 800ab62:	687b      	ldr	r3, [r7, #4]
 800ab64:	3301      	adds	r3, #1
 800ab66:	607b      	str	r3, [r7, #4]
  while (*buf != '\0')
 800ab68:	687b      	ldr	r3, [r7, #4]
 800ab6a:	781b      	ldrb	r3, [r3, #0]
 800ab6c:	2b00      	cmp	r3, #0
 800ab6e:	d1f5      	bne.n	800ab5c <USBD_GetLen+0xe>
  }

  return len;
 800ab70:	7bfb      	ldrb	r3, [r7, #15]
}
 800ab72:	4618      	mov	r0, r3
 800ab74:	3714      	adds	r7, #20
 800ab76:	46bd      	mov	sp, r7
 800ab78:	bc80      	pop	{r7}
 800ab7a:	4770      	bx	lr

0800ab7c <USBD_CtlSendData>:
* @param  len: length of data to be sent
* @retval status
*/
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint16_t len)
{
 800ab7c:	b580      	push	{r7, lr}
 800ab7e:	b084      	sub	sp, #16
 800ab80:	af00      	add	r7, sp, #0
 800ab82:	60f8      	str	r0, [r7, #12]
 800ab84:	60b9      	str	r1, [r7, #8]
 800ab86:	4613      	mov	r3, r2
 800ab88:	80fb      	strh	r3, [r7, #6]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 800ab8a:	68fb      	ldr	r3, [r7, #12]
 800ab8c:	2202      	movs	r2, #2
 800ab8e:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_in[0].total_length = len;
 800ab92:	88fa      	ldrh	r2, [r7, #6]
 800ab94:	68fb      	ldr	r3, [r7, #12]
 800ab96:	61da      	str	r2, [r3, #28]
  pdev->ep_in[0].rem_length   = len;
 800ab98:	88fa      	ldrh	r2, [r7, #6]
 800ab9a:	68fb      	ldr	r3, [r7, #12]
 800ab9c:	621a      	str	r2, [r3, #32]

  /* Start the transfer */
  USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800ab9e:	88fb      	ldrh	r3, [r7, #6]
 800aba0:	68ba      	ldr	r2, [r7, #8]
 800aba2:	2100      	movs	r1, #0
 800aba4:	68f8      	ldr	r0, [r7, #12]
 800aba6:	f000 fcd5 	bl	800b554 <USBD_LL_Transmit>

  return USBD_OK;
 800abaa:	2300      	movs	r3, #0
}
 800abac:	4618      	mov	r0, r3
 800abae:	3710      	adds	r7, #16
 800abb0:	46bd      	mov	sp, r7
 800abb2:	bd80      	pop	{r7, pc}

0800abb4 <USBD_CtlContinueSendData>:
* @param  len: length of data to be sent
* @retval status
*/
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint16_t len)
{
 800abb4:	b580      	push	{r7, lr}
 800abb6:	b084      	sub	sp, #16
 800abb8:	af00      	add	r7, sp, #0
 800abba:	60f8      	str	r0, [r7, #12]
 800abbc:	60b9      	str	r1, [r7, #8]
 800abbe:	4613      	mov	r3, r2
 800abc0:	80fb      	strh	r3, [r7, #6]
  /* Start the next transfer */
  USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800abc2:	88fb      	ldrh	r3, [r7, #6]
 800abc4:	68ba      	ldr	r2, [r7, #8]
 800abc6:	2100      	movs	r1, #0
 800abc8:	68f8      	ldr	r0, [r7, #12]
 800abca:	f000 fcc3 	bl	800b554 <USBD_LL_Transmit>

  return USBD_OK;
 800abce:	2300      	movs	r3, #0
}
 800abd0:	4618      	mov	r0, r3
 800abd2:	3710      	adds	r7, #16
 800abd4:	46bd      	mov	sp, r7
 800abd6:	bd80      	pop	{r7, pc}

0800abd8 <USBD_CtlPrepareRx>:
* @param  len: length of data to be received
* @retval status
*/
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint16_t len)
{
 800abd8:	b580      	push	{r7, lr}
 800abda:	b084      	sub	sp, #16
 800abdc:	af00      	add	r7, sp, #0
 800abde:	60f8      	str	r0, [r7, #12]
 800abe0:	60b9      	str	r1, [r7, #8]
 800abe2:	4613      	mov	r3, r2
 800abe4:	80fb      	strh	r3, [r7, #6]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 800abe6:	68fb      	ldr	r3, [r7, #12]
 800abe8:	2203      	movs	r2, #3
 800abea:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_out[0].total_length = len;
 800abee:	88fa      	ldrh	r2, [r7, #6]
 800abf0:	68fb      	ldr	r3, [r7, #12]
 800abf2:	f8c3 215c 	str.w	r2, [r3, #348]	@ 0x15c
  pdev->ep_out[0].rem_length   = len;
 800abf6:	88fa      	ldrh	r2, [r7, #6]
 800abf8:	68fb      	ldr	r3, [r7, #12]
 800abfa:	f8c3 2160 	str.w	r2, [r3, #352]	@ 0x160

  /* Start the transfer */
  USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800abfe:	88fb      	ldrh	r3, [r7, #6]
 800ac00:	68ba      	ldr	r2, [r7, #8]
 800ac02:	2100      	movs	r1, #0
 800ac04:	68f8      	ldr	r0, [r7, #12]
 800ac06:	f000 fcc8 	bl	800b59a <USBD_LL_PrepareReceive>

  return USBD_OK;
 800ac0a:	2300      	movs	r3, #0
}
 800ac0c:	4618      	mov	r0, r3
 800ac0e:	3710      	adds	r7, #16
 800ac10:	46bd      	mov	sp, r7
 800ac12:	bd80      	pop	{r7, pc}

0800ac14 <USBD_CtlContinueRx>:
* @param  len: length of data to be received
* @retval status
*/
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint16_t len)
{
 800ac14:	b580      	push	{r7, lr}
 800ac16:	b084      	sub	sp, #16
 800ac18:	af00      	add	r7, sp, #0
 800ac1a:	60f8      	str	r0, [r7, #12]
 800ac1c:	60b9      	str	r1, [r7, #8]
 800ac1e:	4613      	mov	r3, r2
 800ac20:	80fb      	strh	r3, [r7, #6]
  USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800ac22:	88fb      	ldrh	r3, [r7, #6]
 800ac24:	68ba      	ldr	r2, [r7, #8]
 800ac26:	2100      	movs	r1, #0
 800ac28:	68f8      	ldr	r0, [r7, #12]
 800ac2a:	f000 fcb6 	bl	800b59a <USBD_LL_PrepareReceive>

  return USBD_OK;
 800ac2e:	2300      	movs	r3, #0
}
 800ac30:	4618      	mov	r0, r3
 800ac32:	3710      	adds	r7, #16
 800ac34:	46bd      	mov	sp, r7
 800ac36:	bd80      	pop	{r7, pc}

0800ac38 <USBD_CtlSendStatus>:
*         send zero lzngth packet on the ctl pipe
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 800ac38:	b580      	push	{r7, lr}
 800ac3a:	b082      	sub	sp, #8
 800ac3c:	af00      	add	r7, sp, #0
 800ac3e:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 800ac40:	687b      	ldr	r3, [r7, #4]
 800ac42:	2204      	movs	r2, #4
 800ac44:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 800ac48:	2300      	movs	r3, #0
 800ac4a:	2200      	movs	r2, #0
 800ac4c:	2100      	movs	r1, #0
 800ac4e:	6878      	ldr	r0, [r7, #4]
 800ac50:	f000 fc80 	bl	800b554 <USBD_LL_Transmit>

  return USBD_OK;
 800ac54:	2300      	movs	r3, #0
}
 800ac56:	4618      	mov	r0, r3
 800ac58:	3708      	adds	r7, #8
 800ac5a:	46bd      	mov	sp, r7
 800ac5c:	bd80      	pop	{r7, pc}

0800ac5e <USBD_CtlReceiveStatus>:
*         receive zero lzngth packet on the ctl pipe
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 800ac5e:	b580      	push	{r7, lr}
 800ac60:	b082      	sub	sp, #8
 800ac62:	af00      	add	r7, sp, #0
 800ac64:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 800ac66:	687b      	ldr	r3, [r7, #4]
 800ac68:	2205      	movs	r2, #5
 800ac6a:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800ac6e:	2300      	movs	r3, #0
 800ac70:	2200      	movs	r2, #0
 800ac72:	2100      	movs	r1, #0
 800ac74:	6878      	ldr	r0, [r7, #4]
 800ac76:	f000 fc90 	bl	800b59a <USBD_LL_PrepareReceive>

  return USBD_OK;
 800ac7a:	2300      	movs	r3, #0
}
 800ac7c:	4618      	mov	r0, r3
 800ac7e:	3708      	adds	r7, #8
 800ac80:	46bd      	mov	sp, r7
 800ac82:	bd80      	pop	{r7, pc}

0800ac84 <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 800ac84:	b580      	push	{r7, lr}
 800ac86:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 800ac88:	2200      	movs	r2, #0
 800ac8a:	4912      	ldr	r1, [pc, #72]	@ (800acd4 <MX_USB_DEVICE_Init+0x50>)
 800ac8c:	4812      	ldr	r0, [pc, #72]	@ (800acd8 <MX_USB_DEVICE_Init+0x54>)
 800ac8e:	f7fe ff2a 	bl	8009ae6 <USBD_Init>
 800ac92:	4603      	mov	r3, r0
 800ac94:	2b00      	cmp	r3, #0
 800ac96:	d001      	beq.n	800ac9c <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 800ac98:	f7f7 fb38 	bl	800230c <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK)
 800ac9c:	490f      	ldr	r1, [pc, #60]	@ (800acdc <MX_USB_DEVICE_Init+0x58>)
 800ac9e:	480e      	ldr	r0, [pc, #56]	@ (800acd8 <MX_USB_DEVICE_Init+0x54>)
 800aca0:	f7fe ff4c 	bl	8009b3c <USBD_RegisterClass>
 800aca4:	4603      	mov	r3, r0
 800aca6:	2b00      	cmp	r3, #0
 800aca8:	d001      	beq.n	800acae <MX_USB_DEVICE_Init+0x2a>
  {
    Error_Handler();
 800acaa:	f7f7 fb2f 	bl	800230c <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK)
 800acae:	490c      	ldr	r1, [pc, #48]	@ (800ace0 <MX_USB_DEVICE_Init+0x5c>)
 800acb0:	4809      	ldr	r0, [pc, #36]	@ (800acd8 <MX_USB_DEVICE_Init+0x54>)
 800acb2:	f7fe fe7d 	bl	80099b0 <USBD_CDC_RegisterInterface>
 800acb6:	4603      	mov	r3, r0
 800acb8:	2b00      	cmp	r3, #0
 800acba:	d001      	beq.n	800acc0 <MX_USB_DEVICE_Init+0x3c>
  {
    Error_Handler();
 800acbc:	f7f7 fb26 	bl	800230c <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 800acc0:	4805      	ldr	r0, [pc, #20]	@ (800acd8 <MX_USB_DEVICE_Init+0x54>)
 800acc2:	f7fe ff54 	bl	8009b6e <USBD_Start>
 800acc6:	4603      	mov	r3, r0
 800acc8:	2b00      	cmp	r3, #0
 800acca:	d001      	beq.n	800acd0 <MX_USB_DEVICE_Init+0x4c>
  {
    Error_Handler();
 800accc:	f7f7 fb1e 	bl	800230c <Error_Handler>
  }

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 800acd0:	bf00      	nop
 800acd2:	bd80      	pop	{r7, pc}
 800acd4:	2000018c 	.word	0x2000018c
 800acd8:	200004f8 	.word	0x200004f8
 800acdc:	20000078 	.word	0x20000078
 800ace0:	2000017c 	.word	0x2000017c

0800ace4 <CDC_Init_FS>:
/**
  * @brief  Initializes the CDC media low layer over the FS USB IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_FS(void)
{
 800ace4:	b580      	push	{r7, lr}
 800ace6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 3 */
  /* Set Application Buffers */
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 800ace8:	2200      	movs	r2, #0
 800acea:	4905      	ldr	r1, [pc, #20]	@ (800ad00 <CDC_Init_FS+0x1c>)
 800acec:	4805      	ldr	r0, [pc, #20]	@ (800ad04 <CDC_Init_FS+0x20>)
 800acee:	f7fe fe75 	bl	80099dc <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 800acf2:	4905      	ldr	r1, [pc, #20]	@ (800ad08 <CDC_Init_FS+0x24>)
 800acf4:	4803      	ldr	r0, [pc, #12]	@ (800ad04 <CDC_Init_FS+0x20>)
 800acf6:	f7fe fe8a 	bl	8009a0e <USBD_CDC_SetRxBuffer>
  return (USBD_OK);
 800acfa:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 800acfc:	4618      	mov	r0, r3
 800acfe:	bd80      	pop	{r7, pc}
 800ad00:	20000bbc 	.word	0x20000bbc
 800ad04:	200004f8 	.word	0x200004f8
 800ad08:	200007bc 	.word	0x200007bc

0800ad0c <CDC_DeInit_FS>:
/**
  * @brief  DeInitializes the CDC media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit_FS(void)
{
 800ad0c:	b480      	push	{r7}
 800ad0e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
 800ad10:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 800ad12:	4618      	mov	r0, r3
 800ad14:	46bd      	mov	sp, r7
 800ad16:	bc80      	pop	{r7}
 800ad18:	4770      	bx	lr
	...

0800ad1c <CDC_Control_FS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control_FS(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
 800ad1c:	b480      	push	{r7}
 800ad1e:	b083      	sub	sp, #12
 800ad20:	af00      	add	r7, sp, #0
 800ad22:	4603      	mov	r3, r0
 800ad24:	6039      	str	r1, [r7, #0]
 800ad26:	71fb      	strb	r3, [r7, #7]
 800ad28:	4613      	mov	r3, r2
 800ad2a:	80bb      	strh	r3, [r7, #4]
  /* USER CODE BEGIN 5 */
  switch(cmd)
 800ad2c:	79fb      	ldrb	r3, [r7, #7]
 800ad2e:	2b23      	cmp	r3, #35	@ 0x23
 800ad30:	d84a      	bhi.n	800adc8 <CDC_Control_FS+0xac>
 800ad32:	a201      	add	r2, pc, #4	@ (adr r2, 800ad38 <CDC_Control_FS+0x1c>)
 800ad34:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ad38:	0800adc9 	.word	0x0800adc9
 800ad3c:	0800adc9 	.word	0x0800adc9
 800ad40:	0800adc9 	.word	0x0800adc9
 800ad44:	0800adc9 	.word	0x0800adc9
 800ad48:	0800adc9 	.word	0x0800adc9
 800ad4c:	0800adc9 	.word	0x0800adc9
 800ad50:	0800adc9 	.word	0x0800adc9
 800ad54:	0800adc9 	.word	0x0800adc9
 800ad58:	0800adc9 	.word	0x0800adc9
 800ad5c:	0800adc9 	.word	0x0800adc9
 800ad60:	0800adc9 	.word	0x0800adc9
 800ad64:	0800adc9 	.word	0x0800adc9
 800ad68:	0800adc9 	.word	0x0800adc9
 800ad6c:	0800adc9 	.word	0x0800adc9
 800ad70:	0800adc9 	.word	0x0800adc9
 800ad74:	0800adc9 	.word	0x0800adc9
 800ad78:	0800adc9 	.word	0x0800adc9
 800ad7c:	0800adc9 	.word	0x0800adc9
 800ad80:	0800adc9 	.word	0x0800adc9
 800ad84:	0800adc9 	.word	0x0800adc9
 800ad88:	0800adc9 	.word	0x0800adc9
 800ad8c:	0800adc9 	.word	0x0800adc9
 800ad90:	0800adc9 	.word	0x0800adc9
 800ad94:	0800adc9 	.word	0x0800adc9
 800ad98:	0800adc9 	.word	0x0800adc9
 800ad9c:	0800adc9 	.word	0x0800adc9
 800ada0:	0800adc9 	.word	0x0800adc9
 800ada4:	0800adc9 	.word	0x0800adc9
 800ada8:	0800adc9 	.word	0x0800adc9
 800adac:	0800adc9 	.word	0x0800adc9
 800adb0:	0800adc9 	.word	0x0800adc9
 800adb4:	0800adc9 	.word	0x0800adc9
 800adb8:	0800adc9 	.word	0x0800adc9
 800adbc:	0800adc9 	.word	0x0800adc9
 800adc0:	0800adc9 	.word	0x0800adc9
 800adc4:	0800adc9 	.word	0x0800adc9
    case CDC_SEND_BREAK:

    break;

  default:
    break;
 800adc8:	bf00      	nop
  }

  return (USBD_OK);
 800adca:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 800adcc:	4618      	mov	r0, r3
 800adce:	370c      	adds	r7, #12
 800add0:	46bd      	mov	sp, r7
 800add2:	bc80      	pop	{r7}
 800add4:	4770      	bx	lr
 800add6:	bf00      	nop

0800add8 <CDC_Receive_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Receive_FS(uint8_t* Buf, uint32_t *Len)
{
 800add8:	b580      	push	{r7, lr}
 800adda:	b082      	sub	sp, #8
 800addc:	af00      	add	r7, sp, #0
 800adde:	6078      	str	r0, [r7, #4]
 800ade0:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 800ade2:	6879      	ldr	r1, [r7, #4]
 800ade4:	4805      	ldr	r0, [pc, #20]	@ (800adfc <CDC_Receive_FS+0x24>)
 800ade6:	f7fe fe12 	bl	8009a0e <USBD_CDC_SetRxBuffer>
  USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 800adea:	4804      	ldr	r0, [pc, #16]	@ (800adfc <CDC_Receive_FS+0x24>)
 800adec:	f7fe fe51 	bl	8009a92 <USBD_CDC_ReceivePacket>
  return (USBD_OK);
 800adf0:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 800adf2:	4618      	mov	r0, r3
 800adf4:	3708      	adds	r7, #8
 800adf6:	46bd      	mov	sp, r7
 800adf8:	bd80      	pop	{r7, pc}
 800adfa:	bf00      	nop
 800adfc:	200004f8 	.word	0x200004f8

0800ae00 <CDC_Transmit_FS>:
  * @param  Buf: Buffer of data to be sent
  * @param  Len: Number of data to be sent (in bytes)
  * @retval USBD_OK if all operations are OK else USBD_FAIL or USBD_BUSY
  */
uint8_t CDC_Transmit_FS(uint8_t* Buf, uint16_t Len)
{
 800ae00:	b580      	push	{r7, lr}
 800ae02:	b084      	sub	sp, #16
 800ae04:	af00      	add	r7, sp, #0
 800ae06:	6078      	str	r0, [r7, #4]
 800ae08:	460b      	mov	r3, r1
 800ae0a:	807b      	strh	r3, [r7, #2]
  uint8_t result = USBD_OK;
 800ae0c:	2300      	movs	r3, #0
 800ae0e:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN 7 */
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef*)hUsbDeviceFS.pClassData;
 800ae10:	4b0d      	ldr	r3, [pc, #52]	@ (800ae48 <CDC_Transmit_FS+0x48>)
 800ae12:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800ae16:	60bb      	str	r3, [r7, #8]
  if (hcdc->TxState != 0){
 800ae18:	68bb      	ldr	r3, [r7, #8]
 800ae1a:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 800ae1e:	2b00      	cmp	r3, #0
 800ae20:	d001      	beq.n	800ae26 <CDC_Transmit_FS+0x26>
    return USBD_BUSY;
 800ae22:	2301      	movs	r3, #1
 800ae24:	e00b      	b.n	800ae3e <CDC_Transmit_FS+0x3e>
  }
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, Buf, Len);
 800ae26:	887b      	ldrh	r3, [r7, #2]
 800ae28:	461a      	mov	r2, r3
 800ae2a:	6879      	ldr	r1, [r7, #4]
 800ae2c:	4806      	ldr	r0, [pc, #24]	@ (800ae48 <CDC_Transmit_FS+0x48>)
 800ae2e:	f7fe fdd5 	bl	80099dc <USBD_CDC_SetTxBuffer>
  result = USBD_CDC_TransmitPacket(&hUsbDeviceFS);
 800ae32:	4805      	ldr	r0, [pc, #20]	@ (800ae48 <CDC_Transmit_FS+0x48>)
 800ae34:	f7fe fdfe 	bl	8009a34 <USBD_CDC_TransmitPacket>
 800ae38:	4603      	mov	r3, r0
 800ae3a:	73fb      	strb	r3, [r7, #15]
  /* USER CODE END 7 */
  return result;
 800ae3c:	7bfb      	ldrb	r3, [r7, #15]
}
 800ae3e:	4618      	mov	r0, r3
 800ae40:	3710      	adds	r7, #16
 800ae42:	46bd      	mov	sp, r7
 800ae44:	bd80      	pop	{r7, pc}
 800ae46:	bf00      	nop
 800ae48:	200004f8 	.word	0x200004f8

0800ae4c <USBD_FS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800ae4c:	b480      	push	{r7}
 800ae4e:	b083      	sub	sp, #12
 800ae50:	af00      	add	r7, sp, #0
 800ae52:	4603      	mov	r3, r0
 800ae54:	6039      	str	r1, [r7, #0]
 800ae56:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 800ae58:	683b      	ldr	r3, [r7, #0]
 800ae5a:	2212      	movs	r2, #18
 800ae5c:	801a      	strh	r2, [r3, #0]
  return USBD_FS_DeviceDesc;
 800ae5e:	4b03      	ldr	r3, [pc, #12]	@ (800ae6c <USBD_FS_DeviceDescriptor+0x20>)
}
 800ae60:	4618      	mov	r0, r3
 800ae62:	370c      	adds	r7, #12
 800ae64:	46bd      	mov	sp, r7
 800ae66:	bc80      	pop	{r7}
 800ae68:	4770      	bx	lr
 800ae6a:	bf00      	nop
 800ae6c:	200001a8 	.word	0x200001a8

0800ae70 <USBD_FS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800ae70:	b480      	push	{r7}
 800ae72:	b083      	sub	sp, #12
 800ae74:	af00      	add	r7, sp, #0
 800ae76:	4603      	mov	r3, r0
 800ae78:	6039      	str	r1, [r7, #0]
 800ae7a:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 800ae7c:	683b      	ldr	r3, [r7, #0]
 800ae7e:	2204      	movs	r2, #4
 800ae80:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 800ae82:	4b03      	ldr	r3, [pc, #12]	@ (800ae90 <USBD_FS_LangIDStrDescriptor+0x20>)
}
 800ae84:	4618      	mov	r0, r3
 800ae86:	370c      	adds	r7, #12
 800ae88:	46bd      	mov	sp, r7
 800ae8a:	bc80      	pop	{r7}
 800ae8c:	4770      	bx	lr
 800ae8e:	bf00      	nop
 800ae90:	200001bc 	.word	0x200001bc

0800ae94 <USBD_FS_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800ae94:	b580      	push	{r7, lr}
 800ae96:	b082      	sub	sp, #8
 800ae98:	af00      	add	r7, sp, #0
 800ae9a:	4603      	mov	r3, r0
 800ae9c:	6039      	str	r1, [r7, #0]
 800ae9e:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800aea0:	79fb      	ldrb	r3, [r7, #7]
 800aea2:	2b00      	cmp	r3, #0
 800aea4:	d105      	bne.n	800aeb2 <USBD_FS_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800aea6:	683a      	ldr	r2, [r7, #0]
 800aea8:	4907      	ldr	r1, [pc, #28]	@ (800aec8 <USBD_FS_ProductStrDescriptor+0x34>)
 800aeaa:	4808      	ldr	r0, [pc, #32]	@ (800aecc <USBD_FS_ProductStrDescriptor+0x38>)
 800aeac:	f7ff fe0d 	bl	800aaca <USBD_GetString>
 800aeb0:	e004      	b.n	800aebc <USBD_FS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800aeb2:	683a      	ldr	r2, [r7, #0]
 800aeb4:	4904      	ldr	r1, [pc, #16]	@ (800aec8 <USBD_FS_ProductStrDescriptor+0x34>)
 800aeb6:	4805      	ldr	r0, [pc, #20]	@ (800aecc <USBD_FS_ProductStrDescriptor+0x38>)
 800aeb8:	f7ff fe07 	bl	800aaca <USBD_GetString>
  }
  return USBD_StrDesc;
 800aebc:	4b02      	ldr	r3, [pc, #8]	@ (800aec8 <USBD_FS_ProductStrDescriptor+0x34>)
}
 800aebe:	4618      	mov	r0, r3
 800aec0:	3708      	adds	r7, #8
 800aec2:	46bd      	mov	sp, r7
 800aec4:	bd80      	pop	{r7, pc}
 800aec6:	bf00      	nop
 800aec8:	20000fbc 	.word	0x20000fbc
 800aecc:	0800c574 	.word	0x0800c574

0800aed0 <USBD_FS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800aed0:	b580      	push	{r7, lr}
 800aed2:	b082      	sub	sp, #8
 800aed4:	af00      	add	r7, sp, #0
 800aed6:	4603      	mov	r3, r0
 800aed8:	6039      	str	r1, [r7, #0]
 800aeda:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 800aedc:	683a      	ldr	r2, [r7, #0]
 800aede:	4904      	ldr	r1, [pc, #16]	@ (800aef0 <USBD_FS_ManufacturerStrDescriptor+0x20>)
 800aee0:	4804      	ldr	r0, [pc, #16]	@ (800aef4 <USBD_FS_ManufacturerStrDescriptor+0x24>)
 800aee2:	f7ff fdf2 	bl	800aaca <USBD_GetString>
  return USBD_StrDesc;
 800aee6:	4b02      	ldr	r3, [pc, #8]	@ (800aef0 <USBD_FS_ManufacturerStrDescriptor+0x20>)
}
 800aee8:	4618      	mov	r0, r3
 800aeea:	3708      	adds	r7, #8
 800aeec:	46bd      	mov	sp, r7
 800aeee:	bd80      	pop	{r7, pc}
 800aef0:	20000fbc 	.word	0x20000fbc
 800aef4:	0800c58c 	.word	0x0800c58c

0800aef8 <USBD_FS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800aef8:	b580      	push	{r7, lr}
 800aefa:	b082      	sub	sp, #8
 800aefc:	af00      	add	r7, sp, #0
 800aefe:	4603      	mov	r3, r0
 800af00:	6039      	str	r1, [r7, #0]
 800af02:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 800af04:	683b      	ldr	r3, [r7, #0]
 800af06:	221a      	movs	r2, #26
 800af08:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 800af0a:	f000 f843 	bl	800af94 <Get_SerialNum>
  /* USER CODE BEGIN USBD_FS_SerialStrDescriptor */

  /* USER CODE END USBD_FS_SerialStrDescriptor */
  return (uint8_t *) USBD_StringSerial;
 800af0e:	4b02      	ldr	r3, [pc, #8]	@ (800af18 <USBD_FS_SerialStrDescriptor+0x20>)
}
 800af10:	4618      	mov	r0, r3
 800af12:	3708      	adds	r7, #8
 800af14:	46bd      	mov	sp, r7
 800af16:	bd80      	pop	{r7, pc}
 800af18:	200001c0 	.word	0x200001c0

0800af1c <USBD_FS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800af1c:	b580      	push	{r7, lr}
 800af1e:	b082      	sub	sp, #8
 800af20:	af00      	add	r7, sp, #0
 800af22:	4603      	mov	r3, r0
 800af24:	6039      	str	r1, [r7, #0]
 800af26:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 800af28:	79fb      	ldrb	r3, [r7, #7]
 800af2a:	2b00      	cmp	r3, #0
 800af2c:	d105      	bne.n	800af3a <USBD_FS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800af2e:	683a      	ldr	r2, [r7, #0]
 800af30:	4907      	ldr	r1, [pc, #28]	@ (800af50 <USBD_FS_ConfigStrDescriptor+0x34>)
 800af32:	4808      	ldr	r0, [pc, #32]	@ (800af54 <USBD_FS_ConfigStrDescriptor+0x38>)
 800af34:	f7ff fdc9 	bl	800aaca <USBD_GetString>
 800af38:	e004      	b.n	800af44 <USBD_FS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800af3a:	683a      	ldr	r2, [r7, #0]
 800af3c:	4904      	ldr	r1, [pc, #16]	@ (800af50 <USBD_FS_ConfigStrDescriptor+0x34>)
 800af3e:	4805      	ldr	r0, [pc, #20]	@ (800af54 <USBD_FS_ConfigStrDescriptor+0x38>)
 800af40:	f7ff fdc3 	bl	800aaca <USBD_GetString>
  }
  return USBD_StrDesc;
 800af44:	4b02      	ldr	r3, [pc, #8]	@ (800af50 <USBD_FS_ConfigStrDescriptor+0x34>)
}
 800af46:	4618      	mov	r0, r3
 800af48:	3708      	adds	r7, #8
 800af4a:	46bd      	mov	sp, r7
 800af4c:	bd80      	pop	{r7, pc}
 800af4e:	bf00      	nop
 800af50:	20000fbc 	.word	0x20000fbc
 800af54:	0800c5a0 	.word	0x0800c5a0

0800af58 <USBD_FS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800af58:	b580      	push	{r7, lr}
 800af5a:	b082      	sub	sp, #8
 800af5c:	af00      	add	r7, sp, #0
 800af5e:	4603      	mov	r3, r0
 800af60:	6039      	str	r1, [r7, #0]
 800af62:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800af64:	79fb      	ldrb	r3, [r7, #7]
 800af66:	2b00      	cmp	r3, #0
 800af68:	d105      	bne.n	800af76 <USBD_FS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800af6a:	683a      	ldr	r2, [r7, #0]
 800af6c:	4907      	ldr	r1, [pc, #28]	@ (800af8c <USBD_FS_InterfaceStrDescriptor+0x34>)
 800af6e:	4808      	ldr	r0, [pc, #32]	@ (800af90 <USBD_FS_InterfaceStrDescriptor+0x38>)
 800af70:	f7ff fdab 	bl	800aaca <USBD_GetString>
 800af74:	e004      	b.n	800af80 <USBD_FS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800af76:	683a      	ldr	r2, [r7, #0]
 800af78:	4904      	ldr	r1, [pc, #16]	@ (800af8c <USBD_FS_InterfaceStrDescriptor+0x34>)
 800af7a:	4805      	ldr	r0, [pc, #20]	@ (800af90 <USBD_FS_InterfaceStrDescriptor+0x38>)
 800af7c:	f7ff fda5 	bl	800aaca <USBD_GetString>
  }
  return USBD_StrDesc;
 800af80:	4b02      	ldr	r3, [pc, #8]	@ (800af8c <USBD_FS_InterfaceStrDescriptor+0x34>)
}
 800af82:	4618      	mov	r0, r3
 800af84:	3708      	adds	r7, #8
 800af86:	46bd      	mov	sp, r7
 800af88:	bd80      	pop	{r7, pc}
 800af8a:	bf00      	nop
 800af8c:	20000fbc 	.word	0x20000fbc
 800af90:	0800c5ac 	.word	0x0800c5ac

0800af94 <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 800af94:	b580      	push	{r7, lr}
 800af96:	b084      	sub	sp, #16
 800af98:	af00      	add	r7, sp, #0
  uint32_t deviceserial0;
  uint32_t deviceserial1;
  uint32_t deviceserial2;

  deviceserial0 += deviceserial2;
 800af9a:	68fa      	ldr	r2, [r7, #12]
 800af9c:	68bb      	ldr	r3, [r7, #8]
 800af9e:	4413      	add	r3, r2
 800afa0:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 800afa2:	68fb      	ldr	r3, [r7, #12]
 800afa4:	2b00      	cmp	r3, #0
 800afa6:	d009      	beq.n	800afbc <Get_SerialNum+0x28>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 800afa8:	2208      	movs	r2, #8
 800afaa:	4906      	ldr	r1, [pc, #24]	@ (800afc4 <Get_SerialNum+0x30>)
 800afac:	68f8      	ldr	r0, [r7, #12]
 800afae:	f000 f80d 	bl	800afcc <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 800afb2:	2204      	movs	r2, #4
 800afb4:	4904      	ldr	r1, [pc, #16]	@ (800afc8 <Get_SerialNum+0x34>)
 800afb6:	6878      	ldr	r0, [r7, #4]
 800afb8:	f000 f808 	bl	800afcc <IntToUnicode>
  }
}
 800afbc:	bf00      	nop
 800afbe:	3710      	adds	r7, #16
 800afc0:	46bd      	mov	sp, r7
 800afc2:	bd80      	pop	{r7, pc}
 800afc4:	200001c2 	.word	0x200001c2
 800afc8:	200001d2 	.word	0x200001d2

0800afcc <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 800afcc:	b480      	push	{r7}
 800afce:	b087      	sub	sp, #28
 800afd0:	af00      	add	r7, sp, #0
 800afd2:	60f8      	str	r0, [r7, #12]
 800afd4:	60b9      	str	r1, [r7, #8]
 800afd6:	4613      	mov	r3, r2
 800afd8:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 800afda:	2300      	movs	r3, #0
 800afdc:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 800afde:	2300      	movs	r3, #0
 800afe0:	75fb      	strb	r3, [r7, #23]
 800afe2:	e027      	b.n	800b034 <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 800afe4:	68fb      	ldr	r3, [r7, #12]
 800afe6:	0f1b      	lsrs	r3, r3, #28
 800afe8:	2b09      	cmp	r3, #9
 800afea:	d80b      	bhi.n	800b004 <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 800afec:	68fb      	ldr	r3, [r7, #12]
 800afee:	0f1b      	lsrs	r3, r3, #28
 800aff0:	b2da      	uxtb	r2, r3
 800aff2:	7dfb      	ldrb	r3, [r7, #23]
 800aff4:	005b      	lsls	r3, r3, #1
 800aff6:	4619      	mov	r1, r3
 800aff8:	68bb      	ldr	r3, [r7, #8]
 800affa:	440b      	add	r3, r1
 800affc:	3230      	adds	r2, #48	@ 0x30
 800affe:	b2d2      	uxtb	r2, r2
 800b000:	701a      	strb	r2, [r3, #0]
 800b002:	e00a      	b.n	800b01a <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 800b004:	68fb      	ldr	r3, [r7, #12]
 800b006:	0f1b      	lsrs	r3, r3, #28
 800b008:	b2da      	uxtb	r2, r3
 800b00a:	7dfb      	ldrb	r3, [r7, #23]
 800b00c:	005b      	lsls	r3, r3, #1
 800b00e:	4619      	mov	r1, r3
 800b010:	68bb      	ldr	r3, [r7, #8]
 800b012:	440b      	add	r3, r1
 800b014:	3237      	adds	r2, #55	@ 0x37
 800b016:	b2d2      	uxtb	r2, r2
 800b018:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 800b01a:	68fb      	ldr	r3, [r7, #12]
 800b01c:	011b      	lsls	r3, r3, #4
 800b01e:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 800b020:	7dfb      	ldrb	r3, [r7, #23]
 800b022:	005b      	lsls	r3, r3, #1
 800b024:	3301      	adds	r3, #1
 800b026:	68ba      	ldr	r2, [r7, #8]
 800b028:	4413      	add	r3, r2
 800b02a:	2200      	movs	r2, #0
 800b02c:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 800b02e:	7dfb      	ldrb	r3, [r7, #23]
 800b030:	3301      	adds	r3, #1
 800b032:	75fb      	strb	r3, [r7, #23]
 800b034:	7dfa      	ldrb	r2, [r7, #23]
 800b036:	79fb      	ldrb	r3, [r7, #7]
 800b038:	429a      	cmp	r2, r3
 800b03a:	d3d3      	bcc.n	800afe4 <IntToUnicode+0x18>
  }
}
 800b03c:	bf00      	nop
 800b03e:	bf00      	nop
 800b040:	371c      	adds	r7, #28
 800b042:	46bd      	mov	sp, r7
 800b044:	bc80      	pop	{r7}
 800b046:	4770      	bx	lr

0800b048 <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 800b048:	b580      	push	{r7, lr}
 800b04a:	b08a      	sub	sp, #40	@ 0x28
 800b04c:	af00      	add	r7, sp, #0
 800b04e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800b050:	f107 0314 	add.w	r3, r7, #20
 800b054:	2200      	movs	r2, #0
 800b056:	601a      	str	r2, [r3, #0]
 800b058:	605a      	str	r2, [r3, #4]
 800b05a:	609a      	str	r2, [r3, #8]
 800b05c:	60da      	str	r2, [r3, #12]
 800b05e:	611a      	str	r2, [r3, #16]
  if(pcdHandle->Instance==USB_OTG_FS)
 800b060:	687b      	ldr	r3, [r7, #4]
 800b062:	681b      	ldr	r3, [r3, #0]
 800b064:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800b068:	d147      	bne.n	800b0fa <HAL_PCD_MspInit+0xb2>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800b06a:	2300      	movs	r3, #0
 800b06c:	613b      	str	r3, [r7, #16]
 800b06e:	4b25      	ldr	r3, [pc, #148]	@ (800b104 <HAL_PCD_MspInit+0xbc>)
 800b070:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b072:	4a24      	ldr	r2, [pc, #144]	@ (800b104 <HAL_PCD_MspInit+0xbc>)
 800b074:	f043 0301 	orr.w	r3, r3, #1
 800b078:	6313      	str	r3, [r2, #48]	@ 0x30
 800b07a:	4b22      	ldr	r3, [pc, #136]	@ (800b104 <HAL_PCD_MspInit+0xbc>)
 800b07c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b07e:	f003 0301 	and.w	r3, r3, #1
 800b082:	613b      	str	r3, [r7, #16]
 800b084:	693b      	ldr	r3, [r7, #16]
    /**USB_OTG_FS GPIO Configuration
    PA9     ------> USB_OTG_FS_VBUS
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 800b086:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800b08a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800b08c:	2300      	movs	r3, #0
 800b08e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800b090:	2300      	movs	r3, #0
 800b092:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800b094:	f107 0314 	add.w	r3, r7, #20
 800b098:	4619      	mov	r1, r3
 800b09a:	481b      	ldr	r0, [pc, #108]	@ (800b108 <HAL_PCD_MspInit+0xc0>)
 800b09c:	f7f8 fffa 	bl	8004094 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 800b0a0:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 800b0a4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800b0a6:	2302      	movs	r3, #2
 800b0a8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800b0aa:	2300      	movs	r3, #0
 800b0ac:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800b0ae:	2303      	movs	r3, #3
 800b0b0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 800b0b2:	230a      	movs	r3, #10
 800b0b4:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800b0b6:	f107 0314 	add.w	r3, r7, #20
 800b0ba:	4619      	mov	r1, r3
 800b0bc:	4812      	ldr	r0, [pc, #72]	@ (800b108 <HAL_PCD_MspInit+0xc0>)
 800b0be:	f7f8 ffe9 	bl	8004094 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 800b0c2:	4b10      	ldr	r3, [pc, #64]	@ (800b104 <HAL_PCD_MspInit+0xbc>)
 800b0c4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800b0c6:	4a0f      	ldr	r2, [pc, #60]	@ (800b104 <HAL_PCD_MspInit+0xbc>)
 800b0c8:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800b0cc:	6353      	str	r3, [r2, #52]	@ 0x34
 800b0ce:	2300      	movs	r3, #0
 800b0d0:	60fb      	str	r3, [r7, #12]
 800b0d2:	4b0c      	ldr	r3, [pc, #48]	@ (800b104 <HAL_PCD_MspInit+0xbc>)
 800b0d4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800b0d6:	4a0b      	ldr	r2, [pc, #44]	@ (800b104 <HAL_PCD_MspInit+0xbc>)
 800b0d8:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800b0dc:	6453      	str	r3, [r2, #68]	@ 0x44
 800b0de:	4b09      	ldr	r3, [pc, #36]	@ (800b104 <HAL_PCD_MspInit+0xbc>)
 800b0e0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800b0e2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800b0e6:	60fb      	str	r3, [r7, #12]
 800b0e8:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 0, 0);
 800b0ea:	2200      	movs	r2, #0
 800b0ec:	2100      	movs	r1, #0
 800b0ee:	2043      	movs	r0, #67	@ 0x43
 800b0f0:	f7f8 ff99 	bl	8004026 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 800b0f4:	2043      	movs	r0, #67	@ 0x43
 800b0f6:	f7f8 ffb2 	bl	800405e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 800b0fa:	bf00      	nop
 800b0fc:	3728      	adds	r7, #40	@ 0x28
 800b0fe:	46bd      	mov	sp, r7
 800b100:	bd80      	pop	{r7, pc}
 800b102:	bf00      	nop
 800b104:	40023800 	.word	0x40023800
 800b108:	40020000 	.word	0x40020000

0800b10c <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800b10c:	b580      	push	{r7, lr}
 800b10e:	b082      	sub	sp, #8
 800b110:	af00      	add	r7, sp, #0
 800b112:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 800b114:	687b      	ldr	r3, [r7, #4]
 800b116:	f8d3 24d8 	ldr.w	r2, [r3, #1240]	@ 0x4d8
 800b11a:	687b      	ldr	r3, [r7, #4]
 800b11c:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 800b120:	4619      	mov	r1, r3
 800b122:	4610      	mov	r0, r2
 800b124:	f7fe fd6b 	bl	8009bfe <USBD_LL_SetupStage>
}
 800b128:	bf00      	nop
 800b12a:	3708      	adds	r7, #8
 800b12c:	46bd      	mov	sp, r7
 800b12e:	bd80      	pop	{r7, pc}

0800b130 <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800b130:	b580      	push	{r7, lr}
 800b132:	b082      	sub	sp, #8
 800b134:	af00      	add	r7, sp, #0
 800b136:	6078      	str	r0, [r7, #4]
 800b138:	460b      	mov	r3, r1
 800b13a:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 800b13c:	687b      	ldr	r3, [r7, #4]
 800b13e:	f8d3 04d8 	ldr.w	r0, [r3, #1240]	@ 0x4d8
 800b142:	78fa      	ldrb	r2, [r7, #3]
 800b144:	6879      	ldr	r1, [r7, #4]
 800b146:	4613      	mov	r3, r2
 800b148:	00db      	lsls	r3, r3, #3
 800b14a:	4413      	add	r3, r2
 800b14c:	009b      	lsls	r3, r3, #2
 800b14e:	440b      	add	r3, r1
 800b150:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 800b154:	681a      	ldr	r2, [r3, #0]
 800b156:	78fb      	ldrb	r3, [r7, #3]
 800b158:	4619      	mov	r1, r3
 800b15a:	f7fe fd9d 	bl	8009c98 <USBD_LL_DataOutStage>
}
 800b15e:	bf00      	nop
 800b160:	3708      	adds	r7, #8
 800b162:	46bd      	mov	sp, r7
 800b164:	bd80      	pop	{r7, pc}

0800b166 <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800b166:	b580      	push	{r7, lr}
 800b168:	b082      	sub	sp, #8
 800b16a:	af00      	add	r7, sp, #0
 800b16c:	6078      	str	r0, [r7, #4]
 800b16e:	460b      	mov	r3, r1
 800b170:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 800b172:	687b      	ldr	r3, [r7, #4]
 800b174:	f8d3 04d8 	ldr.w	r0, [r3, #1240]	@ 0x4d8
 800b178:	78fa      	ldrb	r2, [r7, #3]
 800b17a:	6879      	ldr	r1, [r7, #4]
 800b17c:	4613      	mov	r3, r2
 800b17e:	00db      	lsls	r3, r3, #3
 800b180:	4413      	add	r3, r2
 800b182:	009b      	lsls	r3, r3, #2
 800b184:	440b      	add	r3, r1
 800b186:	3320      	adds	r3, #32
 800b188:	681a      	ldr	r2, [r3, #0]
 800b18a:	78fb      	ldrb	r3, [r7, #3]
 800b18c:	4619      	mov	r1, r3
 800b18e:	f7fe fdf4 	bl	8009d7a <USBD_LL_DataInStage>
}
 800b192:	bf00      	nop
 800b194:	3708      	adds	r7, #8
 800b196:	46bd      	mov	sp, r7
 800b198:	bd80      	pop	{r7, pc}

0800b19a <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800b19a:	b580      	push	{r7, lr}
 800b19c:	b082      	sub	sp, #8
 800b19e:	af00      	add	r7, sp, #0
 800b1a0:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 800b1a2:	687b      	ldr	r3, [r7, #4]
 800b1a4:	f8d3 34d8 	ldr.w	r3, [r3, #1240]	@ 0x4d8
 800b1a8:	4618      	mov	r0, r3
 800b1aa:	f7fe ff04 	bl	8009fb6 <USBD_LL_SOF>
}
 800b1ae:	bf00      	nop
 800b1b0:	3708      	adds	r7, #8
 800b1b2:	46bd      	mov	sp, r7
 800b1b4:	bd80      	pop	{r7, pc}

0800b1b6 <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800b1b6:	b580      	push	{r7, lr}
 800b1b8:	b084      	sub	sp, #16
 800b1ba:	af00      	add	r7, sp, #0
 800b1bc:	6078      	str	r0, [r7, #4]
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 800b1be:	2301      	movs	r3, #1
 800b1c0:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed == PCD_SPEED_HIGH)
 800b1c2:	687b      	ldr	r3, [r7, #4]
 800b1c4:	79db      	ldrb	r3, [r3, #7]
 800b1c6:	2b00      	cmp	r3, #0
 800b1c8:	d102      	bne.n	800b1d0 <HAL_PCD_ResetCallback+0x1a>
  {
    speed = USBD_SPEED_HIGH;
 800b1ca:	2300      	movs	r3, #0
 800b1cc:	73fb      	strb	r3, [r7, #15]
 800b1ce:	e008      	b.n	800b1e2 <HAL_PCD_ResetCallback+0x2c>
  }
  else if ( hpcd->Init.speed == PCD_SPEED_FULL)
 800b1d0:	687b      	ldr	r3, [r7, #4]
 800b1d2:	79db      	ldrb	r3, [r3, #7]
 800b1d4:	2b02      	cmp	r3, #2
 800b1d6:	d102      	bne.n	800b1de <HAL_PCD_ResetCallback+0x28>
  {
    speed = USBD_SPEED_FULL;
 800b1d8:	2301      	movs	r3, #1
 800b1da:	73fb      	strb	r3, [r7, #15]
 800b1dc:	e001      	b.n	800b1e2 <HAL_PCD_ResetCallback+0x2c>
  }
  else
  {
    Error_Handler();
 800b1de:	f7f7 f895 	bl	800230c <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 800b1e2:	687b      	ldr	r3, [r7, #4]
 800b1e4:	f8d3 34d8 	ldr.w	r3, [r3, #1240]	@ 0x4d8
 800b1e8:	7bfa      	ldrb	r2, [r7, #15]
 800b1ea:	4611      	mov	r1, r2
 800b1ec:	4618      	mov	r0, r3
 800b1ee:	f7fe feaa 	bl	8009f46 <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 800b1f2:	687b      	ldr	r3, [r7, #4]
 800b1f4:	f8d3 34d8 	ldr.w	r3, [r3, #1240]	@ 0x4d8
 800b1f8:	4618      	mov	r0, r3
 800b1fa:	f7fe fe63 	bl	8009ec4 <USBD_LL_Reset>
}
 800b1fe:	bf00      	nop
 800b200:	3710      	adds	r7, #16
 800b202:	46bd      	mov	sp, r7
 800b204:	bd80      	pop	{r7, pc}
	...

0800b208 <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800b208:	b580      	push	{r7, lr}
 800b20a:	b082      	sub	sp, #8
 800b20c:	af00      	add	r7, sp, #0
 800b20e:	6078      	str	r0, [r7, #4]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 800b210:	687b      	ldr	r3, [r7, #4]
 800b212:	f8d3 34d8 	ldr.w	r3, [r3, #1240]	@ 0x4d8
 800b216:	4618      	mov	r0, r3
 800b218:	f7fe fea4 	bl	8009f64 <USBD_LL_Suspend>
  __HAL_PCD_GATE_PHYCLOCK(hpcd);
 800b21c:	687b      	ldr	r3, [r7, #4]
 800b21e:	681b      	ldr	r3, [r3, #0]
 800b220:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800b224:	681b      	ldr	r3, [r3, #0]
 800b226:	687a      	ldr	r2, [r7, #4]
 800b228:	6812      	ldr	r2, [r2, #0]
 800b22a:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 800b22e:	f043 0301 	orr.w	r3, r3, #1
 800b232:	6013      	str	r3, [r2, #0]
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 800b234:	687b      	ldr	r3, [r7, #4]
 800b236:	7adb      	ldrb	r3, [r3, #11]
 800b238:	2b00      	cmp	r3, #0
 800b23a:	d005      	beq.n	800b248 <HAL_PCD_SuspendCallback+0x40>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800b23c:	4b04      	ldr	r3, [pc, #16]	@ (800b250 <HAL_PCD_SuspendCallback+0x48>)
 800b23e:	691b      	ldr	r3, [r3, #16]
 800b240:	4a03      	ldr	r2, [pc, #12]	@ (800b250 <HAL_PCD_SuspendCallback+0x48>)
 800b242:	f043 0306 	orr.w	r3, r3, #6
 800b246:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 800b248:	bf00      	nop
 800b24a:	3708      	adds	r7, #8
 800b24c:	46bd      	mov	sp, r7
 800b24e:	bd80      	pop	{r7, pc}
 800b250:	e000ed00 	.word	0xe000ed00

0800b254 <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800b254:	b580      	push	{r7, lr}
 800b256:	b082      	sub	sp, #8
 800b258:	af00      	add	r7, sp, #0
 800b25a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 800b25c:	687b      	ldr	r3, [r7, #4]
 800b25e:	f8d3 34d8 	ldr.w	r3, [r3, #1240]	@ 0x4d8
 800b262:	4618      	mov	r0, r3
 800b264:	f7fe fe92 	bl	8009f8c <USBD_LL_Resume>
}
 800b268:	bf00      	nop
 800b26a:	3708      	adds	r7, #8
 800b26c:	46bd      	mov	sp, r7
 800b26e:	bd80      	pop	{r7, pc}

0800b270 <HAL_PCD_ISOOUTIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800b270:	b580      	push	{r7, lr}
 800b272:	b082      	sub	sp, #8
 800b274:	af00      	add	r7, sp, #0
 800b276:	6078      	str	r0, [r7, #4]
 800b278:	460b      	mov	r3, r1
 800b27a:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoOUTIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 800b27c:	687b      	ldr	r3, [r7, #4]
 800b27e:	f8d3 34d8 	ldr.w	r3, [r3, #1240]	@ 0x4d8
 800b282:	78fa      	ldrb	r2, [r7, #3]
 800b284:	4611      	mov	r1, r2
 800b286:	4618      	mov	r0, r3
 800b288:	f7fe febb 	bl	800a002 <USBD_LL_IsoOUTIncomplete>
}
 800b28c:	bf00      	nop
 800b28e:	3708      	adds	r7, #8
 800b290:	46bd      	mov	sp, r7
 800b292:	bd80      	pop	{r7, pc}

0800b294 <HAL_PCD_ISOINIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800b294:	b580      	push	{r7, lr}
 800b296:	b082      	sub	sp, #8
 800b298:	af00      	add	r7, sp, #0
 800b29a:	6078      	str	r0, [r7, #4]
 800b29c:	460b      	mov	r3, r1
 800b29e:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoINIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 800b2a0:	687b      	ldr	r3, [r7, #4]
 800b2a2:	f8d3 34d8 	ldr.w	r3, [r3, #1240]	@ 0x4d8
 800b2a6:	78fa      	ldrb	r2, [r7, #3]
 800b2a8:	4611      	mov	r1, r2
 800b2aa:	4618      	mov	r0, r3
 800b2ac:	f7fe fe9d 	bl	8009fea <USBD_LL_IsoINIncomplete>
}
 800b2b0:	bf00      	nop
 800b2b2:	3708      	adds	r7, #8
 800b2b4:	46bd      	mov	sp, r7
 800b2b6:	bd80      	pop	{r7, pc}

0800b2b8 <HAL_PCD_ConnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800b2b8:	b580      	push	{r7, lr}
 800b2ba:	b082      	sub	sp, #8
 800b2bc:	af00      	add	r7, sp, #0
 800b2be:	6078      	str	r0, [r7, #4]
  USBD_LL_DevConnected((USBD_HandleTypeDef*)hpcd->pData);
 800b2c0:	687b      	ldr	r3, [r7, #4]
 800b2c2:	f8d3 34d8 	ldr.w	r3, [r3, #1240]	@ 0x4d8
 800b2c6:	4618      	mov	r0, r3
 800b2c8:	f7fe fea7 	bl	800a01a <USBD_LL_DevConnected>
}
 800b2cc:	bf00      	nop
 800b2ce:	3708      	adds	r7, #8
 800b2d0:	46bd      	mov	sp, r7
 800b2d2:	bd80      	pop	{r7, pc}

0800b2d4 <HAL_PCD_DisconnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800b2d4:	b580      	push	{r7, lr}
 800b2d6:	b082      	sub	sp, #8
 800b2d8:	af00      	add	r7, sp, #0
 800b2da:	6078      	str	r0, [r7, #4]
  USBD_LL_DevDisconnected((USBD_HandleTypeDef*)hpcd->pData);
 800b2dc:	687b      	ldr	r3, [r7, #4]
 800b2de:	f8d3 34d8 	ldr.w	r3, [r3, #1240]	@ 0x4d8
 800b2e2:	4618      	mov	r0, r3
 800b2e4:	f7fe fea3 	bl	800a02e <USBD_LL_DevDisconnected>
}
 800b2e8:	bf00      	nop
 800b2ea:	3708      	adds	r7, #8
 800b2ec:	46bd      	mov	sp, r7
 800b2ee:	bd80      	pop	{r7, pc}

0800b2f0 <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 800b2f0:	b580      	push	{r7, lr}
 800b2f2:	b082      	sub	sp, #8
 800b2f4:	af00      	add	r7, sp, #0
 800b2f6:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  if (pdev->id == DEVICE_FS) {
 800b2f8:	687b      	ldr	r3, [r7, #4]
 800b2fa:	781b      	ldrb	r3, [r3, #0]
 800b2fc:	2b00      	cmp	r3, #0
 800b2fe:	d139      	bne.n	800b374 <USBD_LL_Init+0x84>
  /* Link the driver to the stack. */
  hpcd_USB_OTG_FS.pData = pdev;
 800b300:	4a1f      	ldr	r2, [pc, #124]	@ (800b380 <USBD_LL_Init+0x90>)
 800b302:	687b      	ldr	r3, [r7, #4]
 800b304:	f8c2 34d8 	str.w	r3, [r2, #1240]	@ 0x4d8
  pdev->pData = &hpcd_USB_OTG_FS;
 800b308:	687b      	ldr	r3, [r7, #4]
 800b30a:	4a1d      	ldr	r2, [pc, #116]	@ (800b380 <USBD_LL_Init+0x90>)
 800b30c:	f8c3 22c0 	str.w	r2, [r3, #704]	@ 0x2c0

  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 800b310:	4b1b      	ldr	r3, [pc, #108]	@ (800b380 <USBD_LL_Init+0x90>)
 800b312:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 800b316:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 4;
 800b318:	4b19      	ldr	r3, [pc, #100]	@ (800b380 <USBD_LL_Init+0x90>)
 800b31a:	2204      	movs	r2, #4
 800b31c:	711a      	strb	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 800b31e:	4b18      	ldr	r3, [pc, #96]	@ (800b380 <USBD_LL_Init+0x90>)
 800b320:	2202      	movs	r2, #2
 800b322:	71da      	strb	r2, [r3, #7]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 800b324:	4b16      	ldr	r3, [pc, #88]	@ (800b380 <USBD_LL_Init+0x90>)
 800b326:	2200      	movs	r2, #0
 800b328:	719a      	strb	r2, [r3, #6]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 800b32a:	4b15      	ldr	r3, [pc, #84]	@ (800b380 <USBD_LL_Init+0x90>)
 800b32c:	2202      	movs	r2, #2
 800b32e:	725a      	strb	r2, [r3, #9]
  hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 800b330:	4b13      	ldr	r3, [pc, #76]	@ (800b380 <USBD_LL_Init+0x90>)
 800b332:	2200      	movs	r2, #0
 800b334:	729a      	strb	r2, [r3, #10]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 800b336:	4b12      	ldr	r3, [pc, #72]	@ (800b380 <USBD_LL_Init+0x90>)
 800b338:	2200      	movs	r2, #0
 800b33a:	72da      	strb	r2, [r3, #11]
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = ENABLE;
 800b33c:	4b10      	ldr	r3, [pc, #64]	@ (800b380 <USBD_LL_Init+0x90>)
 800b33e:	2201      	movs	r2, #1
 800b340:	739a      	strb	r2, [r3, #14]
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 800b342:	4b0f      	ldr	r3, [pc, #60]	@ (800b380 <USBD_LL_Init+0x90>)
 800b344:	2200      	movs	r2, #0
 800b346:	73da      	strb	r2, [r3, #15]
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 800b348:	480d      	ldr	r0, [pc, #52]	@ (800b380 <USBD_LL_Init+0x90>)
 800b34a:	f7f9 f872 	bl	8004432 <HAL_PCD_Init>
 800b34e:	4603      	mov	r3, r0
 800b350:	2b00      	cmp	r3, #0
 800b352:	d001      	beq.n	800b358 <USBD_LL_Init+0x68>
  {
    Error_Handler( );
 800b354:	f7f6 ffda 	bl	800230c <Error_Handler>
  HAL_PCD_RegisterDataOutStageCallback(&hpcd_USB_OTG_FS, PCD_DataOutStageCallback);
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_OTG_FS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  HAL_PCDEx_SetRxFiFo(&hpcd_USB_OTG_FS, 0x80);
 800b358:	2180      	movs	r1, #128	@ 0x80
 800b35a:	4809      	ldr	r0, [pc, #36]	@ (800b380 <USBD_LL_Init+0x90>)
 800b35c:	f7fa fa7a 	bl	8005854 <HAL_PCDEx_SetRxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 0, 0x40);
 800b360:	2240      	movs	r2, #64	@ 0x40
 800b362:	2100      	movs	r1, #0
 800b364:	4806      	ldr	r0, [pc, #24]	@ (800b380 <USBD_LL_Init+0x90>)
 800b366:	f7fa fa2f 	bl	80057c8 <HAL_PCDEx_SetTxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 1, 0x80);
 800b36a:	2280      	movs	r2, #128	@ 0x80
 800b36c:	2101      	movs	r1, #1
 800b36e:	4804      	ldr	r0, [pc, #16]	@ (800b380 <USBD_LL_Init+0x90>)
 800b370:	f7fa fa2a 	bl	80057c8 <HAL_PCDEx_SetTxFiFo>
  }
  return USBD_OK;
 800b374:	2300      	movs	r3, #0
}
 800b376:	4618      	mov	r0, r3
 800b378:	3708      	adds	r7, #8
 800b37a:	46bd      	mov	sp, r7
 800b37c:	bd80      	pop	{r7, pc}
 800b37e:	bf00      	nop
 800b380:	200011bc 	.word	0x200011bc

0800b384 <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 800b384:	b580      	push	{r7, lr}
 800b386:	b084      	sub	sp, #16
 800b388:	af00      	add	r7, sp, #0
 800b38a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800b38c:	2300      	movs	r3, #0
 800b38e:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800b390:	2300      	movs	r3, #0
 800b392:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
 800b394:	687b      	ldr	r3, [r7, #4]
 800b396:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 800b39a:	4618      	mov	r0, r3
 800b39c:	f7f9 f958 	bl	8004650 <HAL_PCD_Start>
 800b3a0:	4603      	mov	r3, r0
 800b3a2:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800b3a4:	7bfb      	ldrb	r3, [r7, #15]
 800b3a6:	4618      	mov	r0, r3
 800b3a8:	f000 f92e 	bl	800b608 <USBD_Get_USB_Status>
 800b3ac:	4603      	mov	r3, r0
 800b3ae:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800b3b0:	7bbb      	ldrb	r3, [r7, #14]
}
 800b3b2:	4618      	mov	r0, r3
 800b3b4:	3710      	adds	r7, #16
 800b3b6:	46bd      	mov	sp, r7
 800b3b8:	bd80      	pop	{r7, pc}

0800b3ba <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 800b3ba:	b580      	push	{r7, lr}
 800b3bc:	b084      	sub	sp, #16
 800b3be:	af00      	add	r7, sp, #0
 800b3c0:	6078      	str	r0, [r7, #4]
 800b3c2:	4608      	mov	r0, r1
 800b3c4:	4611      	mov	r1, r2
 800b3c6:	461a      	mov	r2, r3
 800b3c8:	4603      	mov	r3, r0
 800b3ca:	70fb      	strb	r3, [r7, #3]
 800b3cc:	460b      	mov	r3, r1
 800b3ce:	70bb      	strb	r3, [r7, #2]
 800b3d0:	4613      	mov	r3, r2
 800b3d2:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800b3d4:	2300      	movs	r3, #0
 800b3d6:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800b3d8:	2300      	movs	r3, #0
 800b3da:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 800b3dc:	687b      	ldr	r3, [r7, #4]
 800b3de:	f8d3 02c0 	ldr.w	r0, [r3, #704]	@ 0x2c0
 800b3e2:	78bb      	ldrb	r3, [r7, #2]
 800b3e4:	883a      	ldrh	r2, [r7, #0]
 800b3e6:	78f9      	ldrb	r1, [r7, #3]
 800b3e8:	f7f9 fe0b 	bl	8005002 <HAL_PCD_EP_Open>
 800b3ec:	4603      	mov	r3, r0
 800b3ee:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800b3f0:	7bfb      	ldrb	r3, [r7, #15]
 800b3f2:	4618      	mov	r0, r3
 800b3f4:	f000 f908 	bl	800b608 <USBD_Get_USB_Status>
 800b3f8:	4603      	mov	r3, r0
 800b3fa:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800b3fc:	7bbb      	ldrb	r3, [r7, #14]
}
 800b3fe:	4618      	mov	r0, r3
 800b400:	3710      	adds	r7, #16
 800b402:	46bd      	mov	sp, r7
 800b404:	bd80      	pop	{r7, pc}

0800b406 <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800b406:	b580      	push	{r7, lr}
 800b408:	b084      	sub	sp, #16
 800b40a:	af00      	add	r7, sp, #0
 800b40c:	6078      	str	r0, [r7, #4]
 800b40e:	460b      	mov	r3, r1
 800b410:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800b412:	2300      	movs	r3, #0
 800b414:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800b416:	2300      	movs	r3, #0
 800b418:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 800b41a:	687b      	ldr	r3, [r7, #4]
 800b41c:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 800b420:	78fa      	ldrb	r2, [r7, #3]
 800b422:	4611      	mov	r1, r2
 800b424:	4618      	mov	r0, r3
 800b426:	f7f9 fe54 	bl	80050d2 <HAL_PCD_EP_Close>
 800b42a:	4603      	mov	r3, r0
 800b42c:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800b42e:	7bfb      	ldrb	r3, [r7, #15]
 800b430:	4618      	mov	r0, r3
 800b432:	f000 f8e9 	bl	800b608 <USBD_Get_USB_Status>
 800b436:	4603      	mov	r3, r0
 800b438:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800b43a:	7bbb      	ldrb	r3, [r7, #14]
}
 800b43c:	4618      	mov	r0, r3
 800b43e:	3710      	adds	r7, #16
 800b440:	46bd      	mov	sp, r7
 800b442:	bd80      	pop	{r7, pc}

0800b444 <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800b444:	b580      	push	{r7, lr}
 800b446:	b084      	sub	sp, #16
 800b448:	af00      	add	r7, sp, #0
 800b44a:	6078      	str	r0, [r7, #4]
 800b44c:	460b      	mov	r3, r1
 800b44e:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800b450:	2300      	movs	r3, #0
 800b452:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800b454:	2300      	movs	r3, #0
 800b456:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 800b458:	687b      	ldr	r3, [r7, #4]
 800b45a:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 800b45e:	78fa      	ldrb	r2, [r7, #3]
 800b460:	4611      	mov	r1, r2
 800b462:	4618      	mov	r0, r3
 800b464:	f7f9 ff0b 	bl	800527e <HAL_PCD_EP_SetStall>
 800b468:	4603      	mov	r3, r0
 800b46a:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800b46c:	7bfb      	ldrb	r3, [r7, #15]
 800b46e:	4618      	mov	r0, r3
 800b470:	f000 f8ca 	bl	800b608 <USBD_Get_USB_Status>
 800b474:	4603      	mov	r3, r0
 800b476:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800b478:	7bbb      	ldrb	r3, [r7, #14]
}
 800b47a:	4618      	mov	r0, r3
 800b47c:	3710      	adds	r7, #16
 800b47e:	46bd      	mov	sp, r7
 800b480:	bd80      	pop	{r7, pc}

0800b482 <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800b482:	b580      	push	{r7, lr}
 800b484:	b084      	sub	sp, #16
 800b486:	af00      	add	r7, sp, #0
 800b488:	6078      	str	r0, [r7, #4]
 800b48a:	460b      	mov	r3, r1
 800b48c:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800b48e:	2300      	movs	r3, #0
 800b490:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800b492:	2300      	movs	r3, #0
 800b494:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 800b496:	687b      	ldr	r3, [r7, #4]
 800b498:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 800b49c:	78fa      	ldrb	r2, [r7, #3]
 800b49e:	4611      	mov	r1, r2
 800b4a0:	4618      	mov	r0, r3
 800b4a2:	f7f9 ff4f 	bl	8005344 <HAL_PCD_EP_ClrStall>
 800b4a6:	4603      	mov	r3, r0
 800b4a8:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800b4aa:	7bfb      	ldrb	r3, [r7, #15]
 800b4ac:	4618      	mov	r0, r3
 800b4ae:	f000 f8ab 	bl	800b608 <USBD_Get_USB_Status>
 800b4b2:	4603      	mov	r3, r0
 800b4b4:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800b4b6:	7bbb      	ldrb	r3, [r7, #14]
}
 800b4b8:	4618      	mov	r0, r3
 800b4ba:	3710      	adds	r7, #16
 800b4bc:	46bd      	mov	sp, r7
 800b4be:	bd80      	pop	{r7, pc}

0800b4c0 <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800b4c0:	b480      	push	{r7}
 800b4c2:	b085      	sub	sp, #20
 800b4c4:	af00      	add	r7, sp, #0
 800b4c6:	6078      	str	r0, [r7, #4]
 800b4c8:	460b      	mov	r3, r1
 800b4ca:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 800b4cc:	687b      	ldr	r3, [r7, #4]
 800b4ce:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 800b4d2:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 800b4d4:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800b4d8:	2b00      	cmp	r3, #0
 800b4da:	da0b      	bge.n	800b4f4 <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 800b4dc:	78fb      	ldrb	r3, [r7, #3]
 800b4de:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800b4e2:	68f9      	ldr	r1, [r7, #12]
 800b4e4:	4613      	mov	r3, r2
 800b4e6:	00db      	lsls	r3, r3, #3
 800b4e8:	4413      	add	r3, r2
 800b4ea:	009b      	lsls	r3, r3, #2
 800b4ec:	440b      	add	r3, r1
 800b4ee:	3316      	adds	r3, #22
 800b4f0:	781b      	ldrb	r3, [r3, #0]
 800b4f2:	e00b      	b.n	800b50c <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 800b4f4:	78fb      	ldrb	r3, [r7, #3]
 800b4f6:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800b4fa:	68f9      	ldr	r1, [r7, #12]
 800b4fc:	4613      	mov	r3, r2
 800b4fe:	00db      	lsls	r3, r3, #3
 800b500:	4413      	add	r3, r2
 800b502:	009b      	lsls	r3, r3, #2
 800b504:	440b      	add	r3, r1
 800b506:	f203 2356 	addw	r3, r3, #598	@ 0x256
 800b50a:	781b      	ldrb	r3, [r3, #0]
  }
}
 800b50c:	4618      	mov	r0, r3
 800b50e:	3714      	adds	r7, #20
 800b510:	46bd      	mov	sp, r7
 800b512:	bc80      	pop	{r7}
 800b514:	4770      	bx	lr

0800b516 <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 800b516:	b580      	push	{r7, lr}
 800b518:	b084      	sub	sp, #16
 800b51a:	af00      	add	r7, sp, #0
 800b51c:	6078      	str	r0, [r7, #4]
 800b51e:	460b      	mov	r3, r1
 800b520:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800b522:	2300      	movs	r3, #0
 800b524:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800b526:	2300      	movs	r3, #0
 800b528:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 800b52a:	687b      	ldr	r3, [r7, #4]
 800b52c:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 800b530:	78fa      	ldrb	r2, [r7, #3]
 800b532:	4611      	mov	r1, r2
 800b534:	4618      	mov	r0, r3
 800b536:	f7f9 fd40 	bl	8004fba <HAL_PCD_SetAddress>
 800b53a:	4603      	mov	r3, r0
 800b53c:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800b53e:	7bfb      	ldrb	r3, [r7, #15]
 800b540:	4618      	mov	r0, r3
 800b542:	f000 f861 	bl	800b608 <USBD_Get_USB_Status>
 800b546:	4603      	mov	r3, r0
 800b548:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800b54a:	7bbb      	ldrb	r3, [r7, #14]
}
 800b54c:	4618      	mov	r0, r3
 800b54e:	3710      	adds	r7, #16
 800b550:	46bd      	mov	sp, r7
 800b552:	bd80      	pop	{r7, pc}

0800b554 <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint16_t size)
{
 800b554:	b580      	push	{r7, lr}
 800b556:	b086      	sub	sp, #24
 800b558:	af00      	add	r7, sp, #0
 800b55a:	60f8      	str	r0, [r7, #12]
 800b55c:	607a      	str	r2, [r7, #4]
 800b55e:	461a      	mov	r2, r3
 800b560:	460b      	mov	r3, r1
 800b562:	72fb      	strb	r3, [r7, #11]
 800b564:	4613      	mov	r3, r2
 800b566:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800b568:	2300      	movs	r3, #0
 800b56a:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800b56c:	2300      	movs	r3, #0
 800b56e:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 800b570:	68fb      	ldr	r3, [r7, #12]
 800b572:	f8d3 02c0 	ldr.w	r0, [r3, #704]	@ 0x2c0
 800b576:	893b      	ldrh	r3, [r7, #8]
 800b578:	7af9      	ldrb	r1, [r7, #11]
 800b57a:	687a      	ldr	r2, [r7, #4]
 800b57c:	f7f9 fe45 	bl	800520a <HAL_PCD_EP_Transmit>
 800b580:	4603      	mov	r3, r0
 800b582:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800b584:	7dfb      	ldrb	r3, [r7, #23]
 800b586:	4618      	mov	r0, r3
 800b588:	f000 f83e 	bl	800b608 <USBD_Get_USB_Status>
 800b58c:	4603      	mov	r3, r0
 800b58e:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800b590:	7dbb      	ldrb	r3, [r7, #22]
}
 800b592:	4618      	mov	r0, r3
 800b594:	3718      	adds	r7, #24
 800b596:	46bd      	mov	sp, r7
 800b598:	bd80      	pop	{r7, pc}

0800b59a <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint16_t size)
{
 800b59a:	b580      	push	{r7, lr}
 800b59c:	b086      	sub	sp, #24
 800b59e:	af00      	add	r7, sp, #0
 800b5a0:	60f8      	str	r0, [r7, #12]
 800b5a2:	607a      	str	r2, [r7, #4]
 800b5a4:	461a      	mov	r2, r3
 800b5a6:	460b      	mov	r3, r1
 800b5a8:	72fb      	strb	r3, [r7, #11]
 800b5aa:	4613      	mov	r3, r2
 800b5ac:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800b5ae:	2300      	movs	r3, #0
 800b5b0:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800b5b2:	2300      	movs	r3, #0
 800b5b4:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 800b5b6:	68fb      	ldr	r3, [r7, #12]
 800b5b8:	f8d3 02c0 	ldr.w	r0, [r3, #704]	@ 0x2c0
 800b5bc:	893b      	ldrh	r3, [r7, #8]
 800b5be:	7af9      	ldrb	r1, [r7, #11]
 800b5c0:	687a      	ldr	r2, [r7, #4]
 800b5c2:	f7f9 fdd0 	bl	8005166 <HAL_PCD_EP_Receive>
 800b5c6:	4603      	mov	r3, r0
 800b5c8:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800b5ca:	7dfb      	ldrb	r3, [r7, #23]
 800b5cc:	4618      	mov	r0, r3
 800b5ce:	f000 f81b 	bl	800b608 <USBD_Get_USB_Status>
 800b5d2:	4603      	mov	r3, r0
 800b5d4:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800b5d6:	7dbb      	ldrb	r3, [r7, #22]
}
 800b5d8:	4618      	mov	r0, r3
 800b5da:	3718      	adds	r7, #24
 800b5dc:	46bd      	mov	sp, r7
 800b5de:	bd80      	pop	{r7, pc}

0800b5e0 <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Received Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800b5e0:	b580      	push	{r7, lr}
 800b5e2:	b082      	sub	sp, #8
 800b5e4:	af00      	add	r7, sp, #0
 800b5e6:	6078      	str	r0, [r7, #4]
 800b5e8:	460b      	mov	r3, r1
 800b5ea:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 800b5ec:	687b      	ldr	r3, [r7, #4]
 800b5ee:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 800b5f2:	78fa      	ldrb	r2, [r7, #3]
 800b5f4:	4611      	mov	r1, r2
 800b5f6:	4618      	mov	r0, r3
 800b5f8:	f7f9 fdf0 	bl	80051dc <HAL_PCD_EP_GetRxCount>
 800b5fc:	4603      	mov	r3, r0
}
 800b5fe:	4618      	mov	r0, r3
 800b600:	3708      	adds	r7, #8
 800b602:	46bd      	mov	sp, r7
 800b604:	bd80      	pop	{r7, pc}
	...

0800b608 <USBD_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 800b608:	b480      	push	{r7}
 800b60a:	b085      	sub	sp, #20
 800b60c:	af00      	add	r7, sp, #0
 800b60e:	4603      	mov	r3, r0
 800b610:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800b612:	2300      	movs	r3, #0
 800b614:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 800b616:	79fb      	ldrb	r3, [r7, #7]
 800b618:	2b03      	cmp	r3, #3
 800b61a:	d817      	bhi.n	800b64c <USBD_Get_USB_Status+0x44>
 800b61c:	a201      	add	r2, pc, #4	@ (adr r2, 800b624 <USBD_Get_USB_Status+0x1c>)
 800b61e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b622:	bf00      	nop
 800b624:	0800b635 	.word	0x0800b635
 800b628:	0800b63b 	.word	0x0800b63b
 800b62c:	0800b641 	.word	0x0800b641
 800b630:	0800b647 	.word	0x0800b647
  {
    case HAL_OK :
      usb_status = USBD_OK;
 800b634:	2300      	movs	r3, #0
 800b636:	73fb      	strb	r3, [r7, #15]
    break;
 800b638:	e00b      	b.n	800b652 <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 800b63a:	2302      	movs	r3, #2
 800b63c:	73fb      	strb	r3, [r7, #15]
    break;
 800b63e:	e008      	b.n	800b652 <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 800b640:	2301      	movs	r3, #1
 800b642:	73fb      	strb	r3, [r7, #15]
    break;
 800b644:	e005      	b.n	800b652 <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 800b646:	2302      	movs	r3, #2
 800b648:	73fb      	strb	r3, [r7, #15]
    break;
 800b64a:	e002      	b.n	800b652 <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 800b64c:	2302      	movs	r3, #2
 800b64e:	73fb      	strb	r3, [r7, #15]
    break;
 800b650:	bf00      	nop
  }
  return usb_status;
 800b652:	7bfb      	ldrb	r3, [r7, #15]
}
 800b654:	4618      	mov	r0, r3
 800b656:	3714      	adds	r7, #20
 800b658:	46bd      	mov	sp, r7
 800b65a:	bc80      	pop	{r7}
 800b65c:	4770      	bx	lr
 800b65e:	bf00      	nop

0800b660 <malloc>:
 800b660:	4b02      	ldr	r3, [pc, #8]	@ (800b66c <malloc+0xc>)
 800b662:	4601      	mov	r1, r0
 800b664:	6818      	ldr	r0, [r3, #0]
 800b666:	f000 b82d 	b.w	800b6c4 <_malloc_r>
 800b66a:	bf00      	nop
 800b66c:	200001e8 	.word	0x200001e8

0800b670 <free>:
 800b670:	4b02      	ldr	r3, [pc, #8]	@ (800b67c <free+0xc>)
 800b672:	4601      	mov	r1, r0
 800b674:	6818      	ldr	r0, [r3, #0]
 800b676:	f000 ba55 	b.w	800bb24 <_free_r>
 800b67a:	bf00      	nop
 800b67c:	200001e8 	.word	0x200001e8

0800b680 <sbrk_aligned>:
 800b680:	b570      	push	{r4, r5, r6, lr}
 800b682:	4e0f      	ldr	r6, [pc, #60]	@ (800b6c0 <sbrk_aligned+0x40>)
 800b684:	460c      	mov	r4, r1
 800b686:	6831      	ldr	r1, [r6, #0]
 800b688:	4605      	mov	r5, r0
 800b68a:	b911      	cbnz	r1, 800b692 <sbrk_aligned+0x12>
 800b68c:	f000 f9fa 	bl	800ba84 <_sbrk_r>
 800b690:	6030      	str	r0, [r6, #0]
 800b692:	4621      	mov	r1, r4
 800b694:	4628      	mov	r0, r5
 800b696:	f000 f9f5 	bl	800ba84 <_sbrk_r>
 800b69a:	1c43      	adds	r3, r0, #1
 800b69c:	d103      	bne.n	800b6a6 <sbrk_aligned+0x26>
 800b69e:	f04f 34ff 	mov.w	r4, #4294967295
 800b6a2:	4620      	mov	r0, r4
 800b6a4:	bd70      	pop	{r4, r5, r6, pc}
 800b6a6:	1cc4      	adds	r4, r0, #3
 800b6a8:	f024 0403 	bic.w	r4, r4, #3
 800b6ac:	42a0      	cmp	r0, r4
 800b6ae:	d0f8      	beq.n	800b6a2 <sbrk_aligned+0x22>
 800b6b0:	1a21      	subs	r1, r4, r0
 800b6b2:	4628      	mov	r0, r5
 800b6b4:	f000 f9e6 	bl	800ba84 <_sbrk_r>
 800b6b8:	3001      	adds	r0, #1
 800b6ba:	d1f2      	bne.n	800b6a2 <sbrk_aligned+0x22>
 800b6bc:	e7ef      	b.n	800b69e <sbrk_aligned+0x1e>
 800b6be:	bf00      	nop
 800b6c0:	20001698 	.word	0x20001698

0800b6c4 <_malloc_r>:
 800b6c4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800b6c8:	1ccd      	adds	r5, r1, #3
 800b6ca:	f025 0503 	bic.w	r5, r5, #3
 800b6ce:	3508      	adds	r5, #8
 800b6d0:	2d0c      	cmp	r5, #12
 800b6d2:	bf38      	it	cc
 800b6d4:	250c      	movcc	r5, #12
 800b6d6:	2d00      	cmp	r5, #0
 800b6d8:	4606      	mov	r6, r0
 800b6da:	db01      	blt.n	800b6e0 <_malloc_r+0x1c>
 800b6dc:	42a9      	cmp	r1, r5
 800b6de:	d904      	bls.n	800b6ea <_malloc_r+0x26>
 800b6e0:	230c      	movs	r3, #12
 800b6e2:	6033      	str	r3, [r6, #0]
 800b6e4:	2000      	movs	r0, #0
 800b6e6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800b6ea:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800b7c0 <_malloc_r+0xfc>
 800b6ee:	f000 f869 	bl	800b7c4 <__malloc_lock>
 800b6f2:	f8d8 3000 	ldr.w	r3, [r8]
 800b6f6:	461c      	mov	r4, r3
 800b6f8:	bb44      	cbnz	r4, 800b74c <_malloc_r+0x88>
 800b6fa:	4629      	mov	r1, r5
 800b6fc:	4630      	mov	r0, r6
 800b6fe:	f7ff ffbf 	bl	800b680 <sbrk_aligned>
 800b702:	1c43      	adds	r3, r0, #1
 800b704:	4604      	mov	r4, r0
 800b706:	d158      	bne.n	800b7ba <_malloc_r+0xf6>
 800b708:	f8d8 4000 	ldr.w	r4, [r8]
 800b70c:	4627      	mov	r7, r4
 800b70e:	2f00      	cmp	r7, #0
 800b710:	d143      	bne.n	800b79a <_malloc_r+0xd6>
 800b712:	2c00      	cmp	r4, #0
 800b714:	d04b      	beq.n	800b7ae <_malloc_r+0xea>
 800b716:	6823      	ldr	r3, [r4, #0]
 800b718:	4639      	mov	r1, r7
 800b71a:	4630      	mov	r0, r6
 800b71c:	eb04 0903 	add.w	r9, r4, r3
 800b720:	f000 f9b0 	bl	800ba84 <_sbrk_r>
 800b724:	4581      	cmp	r9, r0
 800b726:	d142      	bne.n	800b7ae <_malloc_r+0xea>
 800b728:	6821      	ldr	r1, [r4, #0]
 800b72a:	4630      	mov	r0, r6
 800b72c:	1a6d      	subs	r5, r5, r1
 800b72e:	4629      	mov	r1, r5
 800b730:	f7ff ffa6 	bl	800b680 <sbrk_aligned>
 800b734:	3001      	adds	r0, #1
 800b736:	d03a      	beq.n	800b7ae <_malloc_r+0xea>
 800b738:	6823      	ldr	r3, [r4, #0]
 800b73a:	442b      	add	r3, r5
 800b73c:	6023      	str	r3, [r4, #0]
 800b73e:	f8d8 3000 	ldr.w	r3, [r8]
 800b742:	685a      	ldr	r2, [r3, #4]
 800b744:	bb62      	cbnz	r2, 800b7a0 <_malloc_r+0xdc>
 800b746:	f8c8 7000 	str.w	r7, [r8]
 800b74a:	e00f      	b.n	800b76c <_malloc_r+0xa8>
 800b74c:	6822      	ldr	r2, [r4, #0]
 800b74e:	1b52      	subs	r2, r2, r5
 800b750:	d420      	bmi.n	800b794 <_malloc_r+0xd0>
 800b752:	2a0b      	cmp	r2, #11
 800b754:	d917      	bls.n	800b786 <_malloc_r+0xc2>
 800b756:	1961      	adds	r1, r4, r5
 800b758:	42a3      	cmp	r3, r4
 800b75a:	6025      	str	r5, [r4, #0]
 800b75c:	bf18      	it	ne
 800b75e:	6059      	strne	r1, [r3, #4]
 800b760:	6863      	ldr	r3, [r4, #4]
 800b762:	bf08      	it	eq
 800b764:	f8c8 1000 	streq.w	r1, [r8]
 800b768:	5162      	str	r2, [r4, r5]
 800b76a:	604b      	str	r3, [r1, #4]
 800b76c:	4630      	mov	r0, r6
 800b76e:	f000 f82f 	bl	800b7d0 <__malloc_unlock>
 800b772:	f104 000b 	add.w	r0, r4, #11
 800b776:	1d23      	adds	r3, r4, #4
 800b778:	f020 0007 	bic.w	r0, r0, #7
 800b77c:	1ac2      	subs	r2, r0, r3
 800b77e:	bf1c      	itt	ne
 800b780:	1a1b      	subne	r3, r3, r0
 800b782:	50a3      	strne	r3, [r4, r2]
 800b784:	e7af      	b.n	800b6e6 <_malloc_r+0x22>
 800b786:	6862      	ldr	r2, [r4, #4]
 800b788:	42a3      	cmp	r3, r4
 800b78a:	bf0c      	ite	eq
 800b78c:	f8c8 2000 	streq.w	r2, [r8]
 800b790:	605a      	strne	r2, [r3, #4]
 800b792:	e7eb      	b.n	800b76c <_malloc_r+0xa8>
 800b794:	4623      	mov	r3, r4
 800b796:	6864      	ldr	r4, [r4, #4]
 800b798:	e7ae      	b.n	800b6f8 <_malloc_r+0x34>
 800b79a:	463c      	mov	r4, r7
 800b79c:	687f      	ldr	r7, [r7, #4]
 800b79e:	e7b6      	b.n	800b70e <_malloc_r+0x4a>
 800b7a0:	461a      	mov	r2, r3
 800b7a2:	685b      	ldr	r3, [r3, #4]
 800b7a4:	42a3      	cmp	r3, r4
 800b7a6:	d1fb      	bne.n	800b7a0 <_malloc_r+0xdc>
 800b7a8:	2300      	movs	r3, #0
 800b7aa:	6053      	str	r3, [r2, #4]
 800b7ac:	e7de      	b.n	800b76c <_malloc_r+0xa8>
 800b7ae:	230c      	movs	r3, #12
 800b7b0:	4630      	mov	r0, r6
 800b7b2:	6033      	str	r3, [r6, #0]
 800b7b4:	f000 f80c 	bl	800b7d0 <__malloc_unlock>
 800b7b8:	e794      	b.n	800b6e4 <_malloc_r+0x20>
 800b7ba:	6005      	str	r5, [r0, #0]
 800b7bc:	e7d6      	b.n	800b76c <_malloc_r+0xa8>
 800b7be:	bf00      	nop
 800b7c0:	2000169c 	.word	0x2000169c

0800b7c4 <__malloc_lock>:
 800b7c4:	4801      	ldr	r0, [pc, #4]	@ (800b7cc <__malloc_lock+0x8>)
 800b7c6:	f000 b9aa 	b.w	800bb1e <__retarget_lock_acquire_recursive>
 800b7ca:	bf00      	nop
 800b7cc:	200017e0 	.word	0x200017e0

0800b7d0 <__malloc_unlock>:
 800b7d0:	4801      	ldr	r0, [pc, #4]	@ (800b7d8 <__malloc_unlock+0x8>)
 800b7d2:	f000 b9a5 	b.w	800bb20 <__retarget_lock_release_recursive>
 800b7d6:	bf00      	nop
 800b7d8:	200017e0 	.word	0x200017e0

0800b7dc <std>:
 800b7dc:	2300      	movs	r3, #0
 800b7de:	b510      	push	{r4, lr}
 800b7e0:	4604      	mov	r4, r0
 800b7e2:	e9c0 3300 	strd	r3, r3, [r0]
 800b7e6:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800b7ea:	6083      	str	r3, [r0, #8]
 800b7ec:	8181      	strh	r1, [r0, #12]
 800b7ee:	6643      	str	r3, [r0, #100]	@ 0x64
 800b7f0:	81c2      	strh	r2, [r0, #14]
 800b7f2:	6183      	str	r3, [r0, #24]
 800b7f4:	4619      	mov	r1, r3
 800b7f6:	2208      	movs	r2, #8
 800b7f8:	305c      	adds	r0, #92	@ 0x5c
 800b7fa:	f000 f906 	bl	800ba0a <memset>
 800b7fe:	4b0d      	ldr	r3, [pc, #52]	@ (800b834 <std+0x58>)
 800b800:	6224      	str	r4, [r4, #32]
 800b802:	6263      	str	r3, [r4, #36]	@ 0x24
 800b804:	4b0c      	ldr	r3, [pc, #48]	@ (800b838 <std+0x5c>)
 800b806:	62a3      	str	r3, [r4, #40]	@ 0x28
 800b808:	4b0c      	ldr	r3, [pc, #48]	@ (800b83c <std+0x60>)
 800b80a:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800b80c:	4b0c      	ldr	r3, [pc, #48]	@ (800b840 <std+0x64>)
 800b80e:	6323      	str	r3, [r4, #48]	@ 0x30
 800b810:	4b0c      	ldr	r3, [pc, #48]	@ (800b844 <std+0x68>)
 800b812:	429c      	cmp	r4, r3
 800b814:	d006      	beq.n	800b824 <std+0x48>
 800b816:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800b81a:	4294      	cmp	r4, r2
 800b81c:	d002      	beq.n	800b824 <std+0x48>
 800b81e:	33d0      	adds	r3, #208	@ 0xd0
 800b820:	429c      	cmp	r4, r3
 800b822:	d105      	bne.n	800b830 <std+0x54>
 800b824:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800b828:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800b82c:	f000 b976 	b.w	800bb1c <__retarget_lock_init_recursive>
 800b830:	bd10      	pop	{r4, pc}
 800b832:	bf00      	nop
 800b834:	0800b985 	.word	0x0800b985
 800b838:	0800b9a7 	.word	0x0800b9a7
 800b83c:	0800b9df 	.word	0x0800b9df
 800b840:	0800ba03 	.word	0x0800ba03
 800b844:	200016a0 	.word	0x200016a0

0800b848 <stdio_exit_handler>:
 800b848:	4a02      	ldr	r2, [pc, #8]	@ (800b854 <stdio_exit_handler+0xc>)
 800b84a:	4903      	ldr	r1, [pc, #12]	@ (800b858 <stdio_exit_handler+0x10>)
 800b84c:	4803      	ldr	r0, [pc, #12]	@ (800b85c <stdio_exit_handler+0x14>)
 800b84e:	f000 b869 	b.w	800b924 <_fwalk_sglue>
 800b852:	bf00      	nop
 800b854:	200001dc 	.word	0x200001dc
 800b858:	0800c255 	.word	0x0800c255
 800b85c:	200001ec 	.word	0x200001ec

0800b860 <cleanup_stdio>:
 800b860:	6841      	ldr	r1, [r0, #4]
 800b862:	4b0c      	ldr	r3, [pc, #48]	@ (800b894 <cleanup_stdio+0x34>)
 800b864:	b510      	push	{r4, lr}
 800b866:	4299      	cmp	r1, r3
 800b868:	4604      	mov	r4, r0
 800b86a:	d001      	beq.n	800b870 <cleanup_stdio+0x10>
 800b86c:	f000 fcf2 	bl	800c254 <_fflush_r>
 800b870:	68a1      	ldr	r1, [r4, #8]
 800b872:	4b09      	ldr	r3, [pc, #36]	@ (800b898 <cleanup_stdio+0x38>)
 800b874:	4299      	cmp	r1, r3
 800b876:	d002      	beq.n	800b87e <cleanup_stdio+0x1e>
 800b878:	4620      	mov	r0, r4
 800b87a:	f000 fceb 	bl	800c254 <_fflush_r>
 800b87e:	68e1      	ldr	r1, [r4, #12]
 800b880:	4b06      	ldr	r3, [pc, #24]	@ (800b89c <cleanup_stdio+0x3c>)
 800b882:	4299      	cmp	r1, r3
 800b884:	d004      	beq.n	800b890 <cleanup_stdio+0x30>
 800b886:	4620      	mov	r0, r4
 800b888:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800b88c:	f000 bce2 	b.w	800c254 <_fflush_r>
 800b890:	bd10      	pop	{r4, pc}
 800b892:	bf00      	nop
 800b894:	200016a0 	.word	0x200016a0
 800b898:	20001708 	.word	0x20001708
 800b89c:	20001770 	.word	0x20001770

0800b8a0 <global_stdio_init.part.0>:
 800b8a0:	b510      	push	{r4, lr}
 800b8a2:	4b0b      	ldr	r3, [pc, #44]	@ (800b8d0 <global_stdio_init.part.0+0x30>)
 800b8a4:	4c0b      	ldr	r4, [pc, #44]	@ (800b8d4 <global_stdio_init.part.0+0x34>)
 800b8a6:	4a0c      	ldr	r2, [pc, #48]	@ (800b8d8 <global_stdio_init.part.0+0x38>)
 800b8a8:	4620      	mov	r0, r4
 800b8aa:	601a      	str	r2, [r3, #0]
 800b8ac:	2104      	movs	r1, #4
 800b8ae:	2200      	movs	r2, #0
 800b8b0:	f7ff ff94 	bl	800b7dc <std>
 800b8b4:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800b8b8:	2201      	movs	r2, #1
 800b8ba:	2109      	movs	r1, #9
 800b8bc:	f7ff ff8e 	bl	800b7dc <std>
 800b8c0:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800b8c4:	2202      	movs	r2, #2
 800b8c6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800b8ca:	2112      	movs	r1, #18
 800b8cc:	f7ff bf86 	b.w	800b7dc <std>
 800b8d0:	200017d8 	.word	0x200017d8
 800b8d4:	200016a0 	.word	0x200016a0
 800b8d8:	0800b849 	.word	0x0800b849

0800b8dc <__sfp_lock_acquire>:
 800b8dc:	4801      	ldr	r0, [pc, #4]	@ (800b8e4 <__sfp_lock_acquire+0x8>)
 800b8de:	f000 b91e 	b.w	800bb1e <__retarget_lock_acquire_recursive>
 800b8e2:	bf00      	nop
 800b8e4:	200017e1 	.word	0x200017e1

0800b8e8 <__sfp_lock_release>:
 800b8e8:	4801      	ldr	r0, [pc, #4]	@ (800b8f0 <__sfp_lock_release+0x8>)
 800b8ea:	f000 b919 	b.w	800bb20 <__retarget_lock_release_recursive>
 800b8ee:	bf00      	nop
 800b8f0:	200017e1 	.word	0x200017e1

0800b8f4 <__sinit>:
 800b8f4:	b510      	push	{r4, lr}
 800b8f6:	4604      	mov	r4, r0
 800b8f8:	f7ff fff0 	bl	800b8dc <__sfp_lock_acquire>
 800b8fc:	6a23      	ldr	r3, [r4, #32]
 800b8fe:	b11b      	cbz	r3, 800b908 <__sinit+0x14>
 800b900:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800b904:	f7ff bff0 	b.w	800b8e8 <__sfp_lock_release>
 800b908:	4b04      	ldr	r3, [pc, #16]	@ (800b91c <__sinit+0x28>)
 800b90a:	6223      	str	r3, [r4, #32]
 800b90c:	4b04      	ldr	r3, [pc, #16]	@ (800b920 <__sinit+0x2c>)
 800b90e:	681b      	ldr	r3, [r3, #0]
 800b910:	2b00      	cmp	r3, #0
 800b912:	d1f5      	bne.n	800b900 <__sinit+0xc>
 800b914:	f7ff ffc4 	bl	800b8a0 <global_stdio_init.part.0>
 800b918:	e7f2      	b.n	800b900 <__sinit+0xc>
 800b91a:	bf00      	nop
 800b91c:	0800b861 	.word	0x0800b861
 800b920:	200017d8 	.word	0x200017d8

0800b924 <_fwalk_sglue>:
 800b924:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800b928:	4607      	mov	r7, r0
 800b92a:	4688      	mov	r8, r1
 800b92c:	4614      	mov	r4, r2
 800b92e:	2600      	movs	r6, #0
 800b930:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800b934:	f1b9 0901 	subs.w	r9, r9, #1
 800b938:	d505      	bpl.n	800b946 <_fwalk_sglue+0x22>
 800b93a:	6824      	ldr	r4, [r4, #0]
 800b93c:	2c00      	cmp	r4, #0
 800b93e:	d1f7      	bne.n	800b930 <_fwalk_sglue+0xc>
 800b940:	4630      	mov	r0, r6
 800b942:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800b946:	89ab      	ldrh	r3, [r5, #12]
 800b948:	2b01      	cmp	r3, #1
 800b94a:	d907      	bls.n	800b95c <_fwalk_sglue+0x38>
 800b94c:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800b950:	3301      	adds	r3, #1
 800b952:	d003      	beq.n	800b95c <_fwalk_sglue+0x38>
 800b954:	4629      	mov	r1, r5
 800b956:	4638      	mov	r0, r7
 800b958:	47c0      	blx	r8
 800b95a:	4306      	orrs	r6, r0
 800b95c:	3568      	adds	r5, #104	@ 0x68
 800b95e:	e7e9      	b.n	800b934 <_fwalk_sglue+0x10>

0800b960 <iprintf>:
 800b960:	b40f      	push	{r0, r1, r2, r3}
 800b962:	b507      	push	{r0, r1, r2, lr}
 800b964:	4906      	ldr	r1, [pc, #24]	@ (800b980 <iprintf+0x20>)
 800b966:	ab04      	add	r3, sp, #16
 800b968:	6808      	ldr	r0, [r1, #0]
 800b96a:	f853 2b04 	ldr.w	r2, [r3], #4
 800b96e:	6881      	ldr	r1, [r0, #8]
 800b970:	9301      	str	r3, [sp, #4]
 800b972:	f000 f947 	bl	800bc04 <_vfiprintf_r>
 800b976:	b003      	add	sp, #12
 800b978:	f85d eb04 	ldr.w	lr, [sp], #4
 800b97c:	b004      	add	sp, #16
 800b97e:	4770      	bx	lr
 800b980:	200001e8 	.word	0x200001e8

0800b984 <__sread>:
 800b984:	b510      	push	{r4, lr}
 800b986:	460c      	mov	r4, r1
 800b988:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b98c:	f000 f868 	bl	800ba60 <_read_r>
 800b990:	2800      	cmp	r0, #0
 800b992:	bfab      	itete	ge
 800b994:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800b996:	89a3      	ldrhlt	r3, [r4, #12]
 800b998:	181b      	addge	r3, r3, r0
 800b99a:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800b99e:	bfac      	ite	ge
 800b9a0:	6563      	strge	r3, [r4, #84]	@ 0x54
 800b9a2:	81a3      	strhlt	r3, [r4, #12]
 800b9a4:	bd10      	pop	{r4, pc}

0800b9a6 <__swrite>:
 800b9a6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b9aa:	461f      	mov	r7, r3
 800b9ac:	898b      	ldrh	r3, [r1, #12]
 800b9ae:	4605      	mov	r5, r0
 800b9b0:	05db      	lsls	r3, r3, #23
 800b9b2:	460c      	mov	r4, r1
 800b9b4:	4616      	mov	r6, r2
 800b9b6:	d505      	bpl.n	800b9c4 <__swrite+0x1e>
 800b9b8:	2302      	movs	r3, #2
 800b9ba:	2200      	movs	r2, #0
 800b9bc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b9c0:	f000 f83c 	bl	800ba3c <_lseek_r>
 800b9c4:	89a3      	ldrh	r3, [r4, #12]
 800b9c6:	4632      	mov	r2, r6
 800b9c8:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800b9cc:	81a3      	strh	r3, [r4, #12]
 800b9ce:	4628      	mov	r0, r5
 800b9d0:	463b      	mov	r3, r7
 800b9d2:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800b9d6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800b9da:	f000 b863 	b.w	800baa4 <_write_r>

0800b9de <__sseek>:
 800b9de:	b510      	push	{r4, lr}
 800b9e0:	460c      	mov	r4, r1
 800b9e2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b9e6:	f000 f829 	bl	800ba3c <_lseek_r>
 800b9ea:	1c43      	adds	r3, r0, #1
 800b9ec:	89a3      	ldrh	r3, [r4, #12]
 800b9ee:	bf15      	itete	ne
 800b9f0:	6560      	strne	r0, [r4, #84]	@ 0x54
 800b9f2:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800b9f6:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800b9fa:	81a3      	strheq	r3, [r4, #12]
 800b9fc:	bf18      	it	ne
 800b9fe:	81a3      	strhne	r3, [r4, #12]
 800ba00:	bd10      	pop	{r4, pc}

0800ba02 <__sclose>:
 800ba02:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ba06:	f000 b809 	b.w	800ba1c <_close_r>

0800ba0a <memset>:
 800ba0a:	4603      	mov	r3, r0
 800ba0c:	4402      	add	r2, r0
 800ba0e:	4293      	cmp	r3, r2
 800ba10:	d100      	bne.n	800ba14 <memset+0xa>
 800ba12:	4770      	bx	lr
 800ba14:	f803 1b01 	strb.w	r1, [r3], #1
 800ba18:	e7f9      	b.n	800ba0e <memset+0x4>
	...

0800ba1c <_close_r>:
 800ba1c:	b538      	push	{r3, r4, r5, lr}
 800ba1e:	2300      	movs	r3, #0
 800ba20:	4d05      	ldr	r5, [pc, #20]	@ (800ba38 <_close_r+0x1c>)
 800ba22:	4604      	mov	r4, r0
 800ba24:	4608      	mov	r0, r1
 800ba26:	602b      	str	r3, [r5, #0]
 800ba28:	f7f6 fdcf 	bl	80025ca <_close>
 800ba2c:	1c43      	adds	r3, r0, #1
 800ba2e:	d102      	bne.n	800ba36 <_close_r+0x1a>
 800ba30:	682b      	ldr	r3, [r5, #0]
 800ba32:	b103      	cbz	r3, 800ba36 <_close_r+0x1a>
 800ba34:	6023      	str	r3, [r4, #0]
 800ba36:	bd38      	pop	{r3, r4, r5, pc}
 800ba38:	200017dc 	.word	0x200017dc

0800ba3c <_lseek_r>:
 800ba3c:	b538      	push	{r3, r4, r5, lr}
 800ba3e:	4604      	mov	r4, r0
 800ba40:	4608      	mov	r0, r1
 800ba42:	4611      	mov	r1, r2
 800ba44:	2200      	movs	r2, #0
 800ba46:	4d05      	ldr	r5, [pc, #20]	@ (800ba5c <_lseek_r+0x20>)
 800ba48:	602a      	str	r2, [r5, #0]
 800ba4a:	461a      	mov	r2, r3
 800ba4c:	f7f6 fde1 	bl	8002612 <_lseek>
 800ba50:	1c43      	adds	r3, r0, #1
 800ba52:	d102      	bne.n	800ba5a <_lseek_r+0x1e>
 800ba54:	682b      	ldr	r3, [r5, #0]
 800ba56:	b103      	cbz	r3, 800ba5a <_lseek_r+0x1e>
 800ba58:	6023      	str	r3, [r4, #0]
 800ba5a:	bd38      	pop	{r3, r4, r5, pc}
 800ba5c:	200017dc 	.word	0x200017dc

0800ba60 <_read_r>:
 800ba60:	b538      	push	{r3, r4, r5, lr}
 800ba62:	4604      	mov	r4, r0
 800ba64:	4608      	mov	r0, r1
 800ba66:	4611      	mov	r1, r2
 800ba68:	2200      	movs	r2, #0
 800ba6a:	4d05      	ldr	r5, [pc, #20]	@ (800ba80 <_read_r+0x20>)
 800ba6c:	602a      	str	r2, [r5, #0]
 800ba6e:	461a      	mov	r2, r3
 800ba70:	f7f6 fd72 	bl	8002558 <_read>
 800ba74:	1c43      	adds	r3, r0, #1
 800ba76:	d102      	bne.n	800ba7e <_read_r+0x1e>
 800ba78:	682b      	ldr	r3, [r5, #0]
 800ba7a:	b103      	cbz	r3, 800ba7e <_read_r+0x1e>
 800ba7c:	6023      	str	r3, [r4, #0]
 800ba7e:	bd38      	pop	{r3, r4, r5, pc}
 800ba80:	200017dc 	.word	0x200017dc

0800ba84 <_sbrk_r>:
 800ba84:	b538      	push	{r3, r4, r5, lr}
 800ba86:	2300      	movs	r3, #0
 800ba88:	4d05      	ldr	r5, [pc, #20]	@ (800baa0 <_sbrk_r+0x1c>)
 800ba8a:	4604      	mov	r4, r0
 800ba8c:	4608      	mov	r0, r1
 800ba8e:	602b      	str	r3, [r5, #0]
 800ba90:	f7f6 fdcc 	bl	800262c <_sbrk>
 800ba94:	1c43      	adds	r3, r0, #1
 800ba96:	d102      	bne.n	800ba9e <_sbrk_r+0x1a>
 800ba98:	682b      	ldr	r3, [r5, #0]
 800ba9a:	b103      	cbz	r3, 800ba9e <_sbrk_r+0x1a>
 800ba9c:	6023      	str	r3, [r4, #0]
 800ba9e:	bd38      	pop	{r3, r4, r5, pc}
 800baa0:	200017dc 	.word	0x200017dc

0800baa4 <_write_r>:
 800baa4:	b538      	push	{r3, r4, r5, lr}
 800baa6:	4604      	mov	r4, r0
 800baa8:	4608      	mov	r0, r1
 800baaa:	4611      	mov	r1, r2
 800baac:	2200      	movs	r2, #0
 800baae:	4d05      	ldr	r5, [pc, #20]	@ (800bac4 <_write_r+0x20>)
 800bab0:	602a      	str	r2, [r5, #0]
 800bab2:	461a      	mov	r2, r3
 800bab4:	f7f6 fd6d 	bl	8002592 <_write>
 800bab8:	1c43      	adds	r3, r0, #1
 800baba:	d102      	bne.n	800bac2 <_write_r+0x1e>
 800babc:	682b      	ldr	r3, [r5, #0]
 800babe:	b103      	cbz	r3, 800bac2 <_write_r+0x1e>
 800bac0:	6023      	str	r3, [r4, #0]
 800bac2:	bd38      	pop	{r3, r4, r5, pc}
 800bac4:	200017dc 	.word	0x200017dc

0800bac8 <__errno>:
 800bac8:	4b01      	ldr	r3, [pc, #4]	@ (800bad0 <__errno+0x8>)
 800baca:	6818      	ldr	r0, [r3, #0]
 800bacc:	4770      	bx	lr
 800bace:	bf00      	nop
 800bad0:	200001e8 	.word	0x200001e8

0800bad4 <__libc_init_array>:
 800bad4:	b570      	push	{r4, r5, r6, lr}
 800bad6:	2600      	movs	r6, #0
 800bad8:	4d0c      	ldr	r5, [pc, #48]	@ (800bb0c <__libc_init_array+0x38>)
 800bada:	4c0d      	ldr	r4, [pc, #52]	@ (800bb10 <__libc_init_array+0x3c>)
 800badc:	1b64      	subs	r4, r4, r5
 800bade:	10a4      	asrs	r4, r4, #2
 800bae0:	42a6      	cmp	r6, r4
 800bae2:	d109      	bne.n	800baf8 <__libc_init_array+0x24>
 800bae4:	f000 fd04 	bl	800c4f0 <_init>
 800bae8:	2600      	movs	r6, #0
 800baea:	4d0a      	ldr	r5, [pc, #40]	@ (800bb14 <__libc_init_array+0x40>)
 800baec:	4c0a      	ldr	r4, [pc, #40]	@ (800bb18 <__libc_init_array+0x44>)
 800baee:	1b64      	subs	r4, r4, r5
 800baf0:	10a4      	asrs	r4, r4, #2
 800baf2:	42a6      	cmp	r6, r4
 800baf4:	d105      	bne.n	800bb02 <__libc_init_array+0x2e>
 800baf6:	bd70      	pop	{r4, r5, r6, pc}
 800baf8:	f855 3b04 	ldr.w	r3, [r5], #4
 800bafc:	4798      	blx	r3
 800bafe:	3601      	adds	r6, #1
 800bb00:	e7ee      	b.n	800bae0 <__libc_init_array+0xc>
 800bb02:	f855 3b04 	ldr.w	r3, [r5], #4
 800bb06:	4798      	blx	r3
 800bb08:	3601      	adds	r6, #1
 800bb0a:	e7f2      	b.n	800baf2 <__libc_init_array+0x1e>
 800bb0c:	0800ca08 	.word	0x0800ca08
 800bb10:	0800ca08 	.word	0x0800ca08
 800bb14:	0800ca08 	.word	0x0800ca08
 800bb18:	0800ca0c 	.word	0x0800ca0c

0800bb1c <__retarget_lock_init_recursive>:
 800bb1c:	4770      	bx	lr

0800bb1e <__retarget_lock_acquire_recursive>:
 800bb1e:	4770      	bx	lr

0800bb20 <__retarget_lock_release_recursive>:
 800bb20:	4770      	bx	lr
	...

0800bb24 <_free_r>:
 800bb24:	b538      	push	{r3, r4, r5, lr}
 800bb26:	4605      	mov	r5, r0
 800bb28:	2900      	cmp	r1, #0
 800bb2a:	d040      	beq.n	800bbae <_free_r+0x8a>
 800bb2c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800bb30:	1f0c      	subs	r4, r1, #4
 800bb32:	2b00      	cmp	r3, #0
 800bb34:	bfb8      	it	lt
 800bb36:	18e4      	addlt	r4, r4, r3
 800bb38:	f7ff fe44 	bl	800b7c4 <__malloc_lock>
 800bb3c:	4a1c      	ldr	r2, [pc, #112]	@ (800bbb0 <_free_r+0x8c>)
 800bb3e:	6813      	ldr	r3, [r2, #0]
 800bb40:	b933      	cbnz	r3, 800bb50 <_free_r+0x2c>
 800bb42:	6063      	str	r3, [r4, #4]
 800bb44:	6014      	str	r4, [r2, #0]
 800bb46:	4628      	mov	r0, r5
 800bb48:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800bb4c:	f7ff be40 	b.w	800b7d0 <__malloc_unlock>
 800bb50:	42a3      	cmp	r3, r4
 800bb52:	d908      	bls.n	800bb66 <_free_r+0x42>
 800bb54:	6820      	ldr	r0, [r4, #0]
 800bb56:	1821      	adds	r1, r4, r0
 800bb58:	428b      	cmp	r3, r1
 800bb5a:	bf01      	itttt	eq
 800bb5c:	6819      	ldreq	r1, [r3, #0]
 800bb5e:	685b      	ldreq	r3, [r3, #4]
 800bb60:	1809      	addeq	r1, r1, r0
 800bb62:	6021      	streq	r1, [r4, #0]
 800bb64:	e7ed      	b.n	800bb42 <_free_r+0x1e>
 800bb66:	461a      	mov	r2, r3
 800bb68:	685b      	ldr	r3, [r3, #4]
 800bb6a:	b10b      	cbz	r3, 800bb70 <_free_r+0x4c>
 800bb6c:	42a3      	cmp	r3, r4
 800bb6e:	d9fa      	bls.n	800bb66 <_free_r+0x42>
 800bb70:	6811      	ldr	r1, [r2, #0]
 800bb72:	1850      	adds	r0, r2, r1
 800bb74:	42a0      	cmp	r0, r4
 800bb76:	d10b      	bne.n	800bb90 <_free_r+0x6c>
 800bb78:	6820      	ldr	r0, [r4, #0]
 800bb7a:	4401      	add	r1, r0
 800bb7c:	1850      	adds	r0, r2, r1
 800bb7e:	4283      	cmp	r3, r0
 800bb80:	6011      	str	r1, [r2, #0]
 800bb82:	d1e0      	bne.n	800bb46 <_free_r+0x22>
 800bb84:	6818      	ldr	r0, [r3, #0]
 800bb86:	685b      	ldr	r3, [r3, #4]
 800bb88:	4408      	add	r0, r1
 800bb8a:	6010      	str	r0, [r2, #0]
 800bb8c:	6053      	str	r3, [r2, #4]
 800bb8e:	e7da      	b.n	800bb46 <_free_r+0x22>
 800bb90:	d902      	bls.n	800bb98 <_free_r+0x74>
 800bb92:	230c      	movs	r3, #12
 800bb94:	602b      	str	r3, [r5, #0]
 800bb96:	e7d6      	b.n	800bb46 <_free_r+0x22>
 800bb98:	6820      	ldr	r0, [r4, #0]
 800bb9a:	1821      	adds	r1, r4, r0
 800bb9c:	428b      	cmp	r3, r1
 800bb9e:	bf01      	itttt	eq
 800bba0:	6819      	ldreq	r1, [r3, #0]
 800bba2:	685b      	ldreq	r3, [r3, #4]
 800bba4:	1809      	addeq	r1, r1, r0
 800bba6:	6021      	streq	r1, [r4, #0]
 800bba8:	6063      	str	r3, [r4, #4]
 800bbaa:	6054      	str	r4, [r2, #4]
 800bbac:	e7cb      	b.n	800bb46 <_free_r+0x22>
 800bbae:	bd38      	pop	{r3, r4, r5, pc}
 800bbb0:	2000169c 	.word	0x2000169c

0800bbb4 <__sfputc_r>:
 800bbb4:	6893      	ldr	r3, [r2, #8]
 800bbb6:	b410      	push	{r4}
 800bbb8:	3b01      	subs	r3, #1
 800bbba:	2b00      	cmp	r3, #0
 800bbbc:	6093      	str	r3, [r2, #8]
 800bbbe:	da07      	bge.n	800bbd0 <__sfputc_r+0x1c>
 800bbc0:	6994      	ldr	r4, [r2, #24]
 800bbc2:	42a3      	cmp	r3, r4
 800bbc4:	db01      	blt.n	800bbca <__sfputc_r+0x16>
 800bbc6:	290a      	cmp	r1, #10
 800bbc8:	d102      	bne.n	800bbd0 <__sfputc_r+0x1c>
 800bbca:	bc10      	pop	{r4}
 800bbcc:	f000 bb6a 	b.w	800c2a4 <__swbuf_r>
 800bbd0:	6813      	ldr	r3, [r2, #0]
 800bbd2:	1c58      	adds	r0, r3, #1
 800bbd4:	6010      	str	r0, [r2, #0]
 800bbd6:	7019      	strb	r1, [r3, #0]
 800bbd8:	4608      	mov	r0, r1
 800bbda:	bc10      	pop	{r4}
 800bbdc:	4770      	bx	lr

0800bbde <__sfputs_r>:
 800bbde:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800bbe0:	4606      	mov	r6, r0
 800bbe2:	460f      	mov	r7, r1
 800bbe4:	4614      	mov	r4, r2
 800bbe6:	18d5      	adds	r5, r2, r3
 800bbe8:	42ac      	cmp	r4, r5
 800bbea:	d101      	bne.n	800bbf0 <__sfputs_r+0x12>
 800bbec:	2000      	movs	r0, #0
 800bbee:	e007      	b.n	800bc00 <__sfputs_r+0x22>
 800bbf0:	463a      	mov	r2, r7
 800bbf2:	4630      	mov	r0, r6
 800bbf4:	f814 1b01 	ldrb.w	r1, [r4], #1
 800bbf8:	f7ff ffdc 	bl	800bbb4 <__sfputc_r>
 800bbfc:	1c43      	adds	r3, r0, #1
 800bbfe:	d1f3      	bne.n	800bbe8 <__sfputs_r+0xa>
 800bc00:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800bc04 <_vfiprintf_r>:
 800bc04:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bc08:	460d      	mov	r5, r1
 800bc0a:	4614      	mov	r4, r2
 800bc0c:	4698      	mov	r8, r3
 800bc0e:	4606      	mov	r6, r0
 800bc10:	b09d      	sub	sp, #116	@ 0x74
 800bc12:	b118      	cbz	r0, 800bc1c <_vfiprintf_r+0x18>
 800bc14:	6a03      	ldr	r3, [r0, #32]
 800bc16:	b90b      	cbnz	r3, 800bc1c <_vfiprintf_r+0x18>
 800bc18:	f7ff fe6c 	bl	800b8f4 <__sinit>
 800bc1c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800bc1e:	07d9      	lsls	r1, r3, #31
 800bc20:	d405      	bmi.n	800bc2e <_vfiprintf_r+0x2a>
 800bc22:	89ab      	ldrh	r3, [r5, #12]
 800bc24:	059a      	lsls	r2, r3, #22
 800bc26:	d402      	bmi.n	800bc2e <_vfiprintf_r+0x2a>
 800bc28:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800bc2a:	f7ff ff78 	bl	800bb1e <__retarget_lock_acquire_recursive>
 800bc2e:	89ab      	ldrh	r3, [r5, #12]
 800bc30:	071b      	lsls	r3, r3, #28
 800bc32:	d501      	bpl.n	800bc38 <_vfiprintf_r+0x34>
 800bc34:	692b      	ldr	r3, [r5, #16]
 800bc36:	b99b      	cbnz	r3, 800bc60 <_vfiprintf_r+0x5c>
 800bc38:	4629      	mov	r1, r5
 800bc3a:	4630      	mov	r0, r6
 800bc3c:	f000 fb70 	bl	800c320 <__swsetup_r>
 800bc40:	b170      	cbz	r0, 800bc60 <_vfiprintf_r+0x5c>
 800bc42:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800bc44:	07dc      	lsls	r4, r3, #31
 800bc46:	d504      	bpl.n	800bc52 <_vfiprintf_r+0x4e>
 800bc48:	f04f 30ff 	mov.w	r0, #4294967295
 800bc4c:	b01d      	add	sp, #116	@ 0x74
 800bc4e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bc52:	89ab      	ldrh	r3, [r5, #12]
 800bc54:	0598      	lsls	r0, r3, #22
 800bc56:	d4f7      	bmi.n	800bc48 <_vfiprintf_r+0x44>
 800bc58:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800bc5a:	f7ff ff61 	bl	800bb20 <__retarget_lock_release_recursive>
 800bc5e:	e7f3      	b.n	800bc48 <_vfiprintf_r+0x44>
 800bc60:	2300      	movs	r3, #0
 800bc62:	9309      	str	r3, [sp, #36]	@ 0x24
 800bc64:	2320      	movs	r3, #32
 800bc66:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800bc6a:	2330      	movs	r3, #48	@ 0x30
 800bc6c:	f04f 0901 	mov.w	r9, #1
 800bc70:	f8cd 800c 	str.w	r8, [sp, #12]
 800bc74:	f8df 81a8 	ldr.w	r8, [pc, #424]	@ 800be20 <_vfiprintf_r+0x21c>
 800bc78:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800bc7c:	4623      	mov	r3, r4
 800bc7e:	469a      	mov	sl, r3
 800bc80:	f813 2b01 	ldrb.w	r2, [r3], #1
 800bc84:	b10a      	cbz	r2, 800bc8a <_vfiprintf_r+0x86>
 800bc86:	2a25      	cmp	r2, #37	@ 0x25
 800bc88:	d1f9      	bne.n	800bc7e <_vfiprintf_r+0x7a>
 800bc8a:	ebba 0b04 	subs.w	fp, sl, r4
 800bc8e:	d00b      	beq.n	800bca8 <_vfiprintf_r+0xa4>
 800bc90:	465b      	mov	r3, fp
 800bc92:	4622      	mov	r2, r4
 800bc94:	4629      	mov	r1, r5
 800bc96:	4630      	mov	r0, r6
 800bc98:	f7ff ffa1 	bl	800bbde <__sfputs_r>
 800bc9c:	3001      	adds	r0, #1
 800bc9e:	f000 80a7 	beq.w	800bdf0 <_vfiprintf_r+0x1ec>
 800bca2:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800bca4:	445a      	add	r2, fp
 800bca6:	9209      	str	r2, [sp, #36]	@ 0x24
 800bca8:	f89a 3000 	ldrb.w	r3, [sl]
 800bcac:	2b00      	cmp	r3, #0
 800bcae:	f000 809f 	beq.w	800bdf0 <_vfiprintf_r+0x1ec>
 800bcb2:	2300      	movs	r3, #0
 800bcb4:	f04f 32ff 	mov.w	r2, #4294967295
 800bcb8:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800bcbc:	f10a 0a01 	add.w	sl, sl, #1
 800bcc0:	9304      	str	r3, [sp, #16]
 800bcc2:	9307      	str	r3, [sp, #28]
 800bcc4:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800bcc8:	931a      	str	r3, [sp, #104]	@ 0x68
 800bcca:	4654      	mov	r4, sl
 800bccc:	2205      	movs	r2, #5
 800bcce:	f814 1b01 	ldrb.w	r1, [r4], #1
 800bcd2:	4853      	ldr	r0, [pc, #332]	@ (800be20 <_vfiprintf_r+0x21c>)
 800bcd4:	f000 fb7a 	bl	800c3cc <memchr>
 800bcd8:	9a04      	ldr	r2, [sp, #16]
 800bcda:	b9d8      	cbnz	r0, 800bd14 <_vfiprintf_r+0x110>
 800bcdc:	06d1      	lsls	r1, r2, #27
 800bcde:	bf44      	itt	mi
 800bce0:	2320      	movmi	r3, #32
 800bce2:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800bce6:	0713      	lsls	r3, r2, #28
 800bce8:	bf44      	itt	mi
 800bcea:	232b      	movmi	r3, #43	@ 0x2b
 800bcec:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800bcf0:	f89a 3000 	ldrb.w	r3, [sl]
 800bcf4:	2b2a      	cmp	r3, #42	@ 0x2a
 800bcf6:	d015      	beq.n	800bd24 <_vfiprintf_r+0x120>
 800bcf8:	4654      	mov	r4, sl
 800bcfa:	2000      	movs	r0, #0
 800bcfc:	f04f 0c0a 	mov.w	ip, #10
 800bd00:	9a07      	ldr	r2, [sp, #28]
 800bd02:	4621      	mov	r1, r4
 800bd04:	f811 3b01 	ldrb.w	r3, [r1], #1
 800bd08:	3b30      	subs	r3, #48	@ 0x30
 800bd0a:	2b09      	cmp	r3, #9
 800bd0c:	d94b      	bls.n	800bda6 <_vfiprintf_r+0x1a2>
 800bd0e:	b1b0      	cbz	r0, 800bd3e <_vfiprintf_r+0x13a>
 800bd10:	9207      	str	r2, [sp, #28]
 800bd12:	e014      	b.n	800bd3e <_vfiprintf_r+0x13a>
 800bd14:	eba0 0308 	sub.w	r3, r0, r8
 800bd18:	fa09 f303 	lsl.w	r3, r9, r3
 800bd1c:	4313      	orrs	r3, r2
 800bd1e:	46a2      	mov	sl, r4
 800bd20:	9304      	str	r3, [sp, #16]
 800bd22:	e7d2      	b.n	800bcca <_vfiprintf_r+0xc6>
 800bd24:	9b03      	ldr	r3, [sp, #12]
 800bd26:	1d19      	adds	r1, r3, #4
 800bd28:	681b      	ldr	r3, [r3, #0]
 800bd2a:	9103      	str	r1, [sp, #12]
 800bd2c:	2b00      	cmp	r3, #0
 800bd2e:	bfbb      	ittet	lt
 800bd30:	425b      	neglt	r3, r3
 800bd32:	f042 0202 	orrlt.w	r2, r2, #2
 800bd36:	9307      	strge	r3, [sp, #28]
 800bd38:	9307      	strlt	r3, [sp, #28]
 800bd3a:	bfb8      	it	lt
 800bd3c:	9204      	strlt	r2, [sp, #16]
 800bd3e:	7823      	ldrb	r3, [r4, #0]
 800bd40:	2b2e      	cmp	r3, #46	@ 0x2e
 800bd42:	d10a      	bne.n	800bd5a <_vfiprintf_r+0x156>
 800bd44:	7863      	ldrb	r3, [r4, #1]
 800bd46:	2b2a      	cmp	r3, #42	@ 0x2a
 800bd48:	d132      	bne.n	800bdb0 <_vfiprintf_r+0x1ac>
 800bd4a:	9b03      	ldr	r3, [sp, #12]
 800bd4c:	3402      	adds	r4, #2
 800bd4e:	1d1a      	adds	r2, r3, #4
 800bd50:	681b      	ldr	r3, [r3, #0]
 800bd52:	9203      	str	r2, [sp, #12]
 800bd54:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800bd58:	9305      	str	r3, [sp, #20]
 800bd5a:	f8df a0c8 	ldr.w	sl, [pc, #200]	@ 800be24 <_vfiprintf_r+0x220>
 800bd5e:	2203      	movs	r2, #3
 800bd60:	4650      	mov	r0, sl
 800bd62:	7821      	ldrb	r1, [r4, #0]
 800bd64:	f000 fb32 	bl	800c3cc <memchr>
 800bd68:	b138      	cbz	r0, 800bd7a <_vfiprintf_r+0x176>
 800bd6a:	2240      	movs	r2, #64	@ 0x40
 800bd6c:	9b04      	ldr	r3, [sp, #16]
 800bd6e:	eba0 000a 	sub.w	r0, r0, sl
 800bd72:	4082      	lsls	r2, r0
 800bd74:	4313      	orrs	r3, r2
 800bd76:	3401      	adds	r4, #1
 800bd78:	9304      	str	r3, [sp, #16]
 800bd7a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800bd7e:	2206      	movs	r2, #6
 800bd80:	4829      	ldr	r0, [pc, #164]	@ (800be28 <_vfiprintf_r+0x224>)
 800bd82:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800bd86:	f000 fb21 	bl	800c3cc <memchr>
 800bd8a:	2800      	cmp	r0, #0
 800bd8c:	d03f      	beq.n	800be0e <_vfiprintf_r+0x20a>
 800bd8e:	4b27      	ldr	r3, [pc, #156]	@ (800be2c <_vfiprintf_r+0x228>)
 800bd90:	bb1b      	cbnz	r3, 800bdda <_vfiprintf_r+0x1d6>
 800bd92:	9b03      	ldr	r3, [sp, #12]
 800bd94:	3307      	adds	r3, #7
 800bd96:	f023 0307 	bic.w	r3, r3, #7
 800bd9a:	3308      	adds	r3, #8
 800bd9c:	9303      	str	r3, [sp, #12]
 800bd9e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800bda0:	443b      	add	r3, r7
 800bda2:	9309      	str	r3, [sp, #36]	@ 0x24
 800bda4:	e76a      	b.n	800bc7c <_vfiprintf_r+0x78>
 800bda6:	460c      	mov	r4, r1
 800bda8:	2001      	movs	r0, #1
 800bdaa:	fb0c 3202 	mla	r2, ip, r2, r3
 800bdae:	e7a8      	b.n	800bd02 <_vfiprintf_r+0xfe>
 800bdb0:	2300      	movs	r3, #0
 800bdb2:	f04f 0c0a 	mov.w	ip, #10
 800bdb6:	4619      	mov	r1, r3
 800bdb8:	3401      	adds	r4, #1
 800bdba:	9305      	str	r3, [sp, #20]
 800bdbc:	4620      	mov	r0, r4
 800bdbe:	f810 2b01 	ldrb.w	r2, [r0], #1
 800bdc2:	3a30      	subs	r2, #48	@ 0x30
 800bdc4:	2a09      	cmp	r2, #9
 800bdc6:	d903      	bls.n	800bdd0 <_vfiprintf_r+0x1cc>
 800bdc8:	2b00      	cmp	r3, #0
 800bdca:	d0c6      	beq.n	800bd5a <_vfiprintf_r+0x156>
 800bdcc:	9105      	str	r1, [sp, #20]
 800bdce:	e7c4      	b.n	800bd5a <_vfiprintf_r+0x156>
 800bdd0:	4604      	mov	r4, r0
 800bdd2:	2301      	movs	r3, #1
 800bdd4:	fb0c 2101 	mla	r1, ip, r1, r2
 800bdd8:	e7f0      	b.n	800bdbc <_vfiprintf_r+0x1b8>
 800bdda:	ab03      	add	r3, sp, #12
 800bddc:	9300      	str	r3, [sp, #0]
 800bdde:	462a      	mov	r2, r5
 800bde0:	4630      	mov	r0, r6
 800bde2:	4b13      	ldr	r3, [pc, #76]	@ (800be30 <_vfiprintf_r+0x22c>)
 800bde4:	a904      	add	r1, sp, #16
 800bde6:	f3af 8000 	nop.w
 800bdea:	4607      	mov	r7, r0
 800bdec:	1c78      	adds	r0, r7, #1
 800bdee:	d1d6      	bne.n	800bd9e <_vfiprintf_r+0x19a>
 800bdf0:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800bdf2:	07d9      	lsls	r1, r3, #31
 800bdf4:	d405      	bmi.n	800be02 <_vfiprintf_r+0x1fe>
 800bdf6:	89ab      	ldrh	r3, [r5, #12]
 800bdf8:	059a      	lsls	r2, r3, #22
 800bdfa:	d402      	bmi.n	800be02 <_vfiprintf_r+0x1fe>
 800bdfc:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800bdfe:	f7ff fe8f 	bl	800bb20 <__retarget_lock_release_recursive>
 800be02:	89ab      	ldrh	r3, [r5, #12]
 800be04:	065b      	lsls	r3, r3, #25
 800be06:	f53f af1f 	bmi.w	800bc48 <_vfiprintf_r+0x44>
 800be0a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800be0c:	e71e      	b.n	800bc4c <_vfiprintf_r+0x48>
 800be0e:	ab03      	add	r3, sp, #12
 800be10:	9300      	str	r3, [sp, #0]
 800be12:	462a      	mov	r2, r5
 800be14:	4630      	mov	r0, r6
 800be16:	4b06      	ldr	r3, [pc, #24]	@ (800be30 <_vfiprintf_r+0x22c>)
 800be18:	a904      	add	r1, sp, #16
 800be1a:	f000 f87d 	bl	800bf18 <_printf_i>
 800be1e:	e7e4      	b.n	800bdea <_vfiprintf_r+0x1e6>
 800be20:	0800c9cc 	.word	0x0800c9cc
 800be24:	0800c9d2 	.word	0x0800c9d2
 800be28:	0800c9d6 	.word	0x0800c9d6
 800be2c:	00000000 	.word	0x00000000
 800be30:	0800bbdf 	.word	0x0800bbdf

0800be34 <_printf_common>:
 800be34:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800be38:	4616      	mov	r6, r2
 800be3a:	4698      	mov	r8, r3
 800be3c:	688a      	ldr	r2, [r1, #8]
 800be3e:	690b      	ldr	r3, [r1, #16]
 800be40:	4607      	mov	r7, r0
 800be42:	4293      	cmp	r3, r2
 800be44:	bfb8      	it	lt
 800be46:	4613      	movlt	r3, r2
 800be48:	6033      	str	r3, [r6, #0]
 800be4a:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800be4e:	460c      	mov	r4, r1
 800be50:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800be54:	b10a      	cbz	r2, 800be5a <_printf_common+0x26>
 800be56:	3301      	adds	r3, #1
 800be58:	6033      	str	r3, [r6, #0]
 800be5a:	6823      	ldr	r3, [r4, #0]
 800be5c:	0699      	lsls	r1, r3, #26
 800be5e:	bf42      	ittt	mi
 800be60:	6833      	ldrmi	r3, [r6, #0]
 800be62:	3302      	addmi	r3, #2
 800be64:	6033      	strmi	r3, [r6, #0]
 800be66:	6825      	ldr	r5, [r4, #0]
 800be68:	f015 0506 	ands.w	r5, r5, #6
 800be6c:	d106      	bne.n	800be7c <_printf_common+0x48>
 800be6e:	f104 0a19 	add.w	sl, r4, #25
 800be72:	68e3      	ldr	r3, [r4, #12]
 800be74:	6832      	ldr	r2, [r6, #0]
 800be76:	1a9b      	subs	r3, r3, r2
 800be78:	42ab      	cmp	r3, r5
 800be7a:	dc2b      	bgt.n	800bed4 <_printf_common+0xa0>
 800be7c:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800be80:	6822      	ldr	r2, [r4, #0]
 800be82:	3b00      	subs	r3, #0
 800be84:	bf18      	it	ne
 800be86:	2301      	movne	r3, #1
 800be88:	0692      	lsls	r2, r2, #26
 800be8a:	d430      	bmi.n	800beee <_printf_common+0xba>
 800be8c:	4641      	mov	r1, r8
 800be8e:	4638      	mov	r0, r7
 800be90:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800be94:	47c8      	blx	r9
 800be96:	3001      	adds	r0, #1
 800be98:	d023      	beq.n	800bee2 <_printf_common+0xae>
 800be9a:	6823      	ldr	r3, [r4, #0]
 800be9c:	6922      	ldr	r2, [r4, #16]
 800be9e:	f003 0306 	and.w	r3, r3, #6
 800bea2:	2b04      	cmp	r3, #4
 800bea4:	bf14      	ite	ne
 800bea6:	2500      	movne	r5, #0
 800bea8:	6833      	ldreq	r3, [r6, #0]
 800beaa:	f04f 0600 	mov.w	r6, #0
 800beae:	bf08      	it	eq
 800beb0:	68e5      	ldreq	r5, [r4, #12]
 800beb2:	f104 041a 	add.w	r4, r4, #26
 800beb6:	bf08      	it	eq
 800beb8:	1aed      	subeq	r5, r5, r3
 800beba:	f854 3c12 	ldr.w	r3, [r4, #-18]
 800bebe:	bf08      	it	eq
 800bec0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800bec4:	4293      	cmp	r3, r2
 800bec6:	bfc4      	itt	gt
 800bec8:	1a9b      	subgt	r3, r3, r2
 800beca:	18ed      	addgt	r5, r5, r3
 800becc:	42b5      	cmp	r5, r6
 800bece:	d11a      	bne.n	800bf06 <_printf_common+0xd2>
 800bed0:	2000      	movs	r0, #0
 800bed2:	e008      	b.n	800bee6 <_printf_common+0xb2>
 800bed4:	2301      	movs	r3, #1
 800bed6:	4652      	mov	r2, sl
 800bed8:	4641      	mov	r1, r8
 800beda:	4638      	mov	r0, r7
 800bedc:	47c8      	blx	r9
 800bede:	3001      	adds	r0, #1
 800bee0:	d103      	bne.n	800beea <_printf_common+0xb6>
 800bee2:	f04f 30ff 	mov.w	r0, #4294967295
 800bee6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800beea:	3501      	adds	r5, #1
 800beec:	e7c1      	b.n	800be72 <_printf_common+0x3e>
 800beee:	2030      	movs	r0, #48	@ 0x30
 800bef0:	18e1      	adds	r1, r4, r3
 800bef2:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800bef6:	1c5a      	adds	r2, r3, #1
 800bef8:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800befc:	4422      	add	r2, r4
 800befe:	3302      	adds	r3, #2
 800bf00:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800bf04:	e7c2      	b.n	800be8c <_printf_common+0x58>
 800bf06:	2301      	movs	r3, #1
 800bf08:	4622      	mov	r2, r4
 800bf0a:	4641      	mov	r1, r8
 800bf0c:	4638      	mov	r0, r7
 800bf0e:	47c8      	blx	r9
 800bf10:	3001      	adds	r0, #1
 800bf12:	d0e6      	beq.n	800bee2 <_printf_common+0xae>
 800bf14:	3601      	adds	r6, #1
 800bf16:	e7d9      	b.n	800becc <_printf_common+0x98>

0800bf18 <_printf_i>:
 800bf18:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800bf1c:	7e0f      	ldrb	r7, [r1, #24]
 800bf1e:	4691      	mov	r9, r2
 800bf20:	2f78      	cmp	r7, #120	@ 0x78
 800bf22:	4680      	mov	r8, r0
 800bf24:	460c      	mov	r4, r1
 800bf26:	469a      	mov	sl, r3
 800bf28:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800bf2a:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800bf2e:	d807      	bhi.n	800bf40 <_printf_i+0x28>
 800bf30:	2f62      	cmp	r7, #98	@ 0x62
 800bf32:	d80a      	bhi.n	800bf4a <_printf_i+0x32>
 800bf34:	2f00      	cmp	r7, #0
 800bf36:	f000 80d1 	beq.w	800c0dc <_printf_i+0x1c4>
 800bf3a:	2f58      	cmp	r7, #88	@ 0x58
 800bf3c:	f000 80b8 	beq.w	800c0b0 <_printf_i+0x198>
 800bf40:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800bf44:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800bf48:	e03a      	b.n	800bfc0 <_printf_i+0xa8>
 800bf4a:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800bf4e:	2b15      	cmp	r3, #21
 800bf50:	d8f6      	bhi.n	800bf40 <_printf_i+0x28>
 800bf52:	a101      	add	r1, pc, #4	@ (adr r1, 800bf58 <_printf_i+0x40>)
 800bf54:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800bf58:	0800bfb1 	.word	0x0800bfb1
 800bf5c:	0800bfc5 	.word	0x0800bfc5
 800bf60:	0800bf41 	.word	0x0800bf41
 800bf64:	0800bf41 	.word	0x0800bf41
 800bf68:	0800bf41 	.word	0x0800bf41
 800bf6c:	0800bf41 	.word	0x0800bf41
 800bf70:	0800bfc5 	.word	0x0800bfc5
 800bf74:	0800bf41 	.word	0x0800bf41
 800bf78:	0800bf41 	.word	0x0800bf41
 800bf7c:	0800bf41 	.word	0x0800bf41
 800bf80:	0800bf41 	.word	0x0800bf41
 800bf84:	0800c0c3 	.word	0x0800c0c3
 800bf88:	0800bfef 	.word	0x0800bfef
 800bf8c:	0800c07d 	.word	0x0800c07d
 800bf90:	0800bf41 	.word	0x0800bf41
 800bf94:	0800bf41 	.word	0x0800bf41
 800bf98:	0800c0e5 	.word	0x0800c0e5
 800bf9c:	0800bf41 	.word	0x0800bf41
 800bfa0:	0800bfef 	.word	0x0800bfef
 800bfa4:	0800bf41 	.word	0x0800bf41
 800bfa8:	0800bf41 	.word	0x0800bf41
 800bfac:	0800c085 	.word	0x0800c085
 800bfb0:	6833      	ldr	r3, [r6, #0]
 800bfb2:	1d1a      	adds	r2, r3, #4
 800bfb4:	681b      	ldr	r3, [r3, #0]
 800bfb6:	6032      	str	r2, [r6, #0]
 800bfb8:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800bfbc:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800bfc0:	2301      	movs	r3, #1
 800bfc2:	e09c      	b.n	800c0fe <_printf_i+0x1e6>
 800bfc4:	6833      	ldr	r3, [r6, #0]
 800bfc6:	6820      	ldr	r0, [r4, #0]
 800bfc8:	1d19      	adds	r1, r3, #4
 800bfca:	6031      	str	r1, [r6, #0]
 800bfcc:	0606      	lsls	r6, r0, #24
 800bfce:	d501      	bpl.n	800bfd4 <_printf_i+0xbc>
 800bfd0:	681d      	ldr	r5, [r3, #0]
 800bfd2:	e003      	b.n	800bfdc <_printf_i+0xc4>
 800bfd4:	0645      	lsls	r5, r0, #25
 800bfd6:	d5fb      	bpl.n	800bfd0 <_printf_i+0xb8>
 800bfd8:	f9b3 5000 	ldrsh.w	r5, [r3]
 800bfdc:	2d00      	cmp	r5, #0
 800bfde:	da03      	bge.n	800bfe8 <_printf_i+0xd0>
 800bfe0:	232d      	movs	r3, #45	@ 0x2d
 800bfe2:	426d      	negs	r5, r5
 800bfe4:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800bfe8:	230a      	movs	r3, #10
 800bfea:	4858      	ldr	r0, [pc, #352]	@ (800c14c <_printf_i+0x234>)
 800bfec:	e011      	b.n	800c012 <_printf_i+0xfa>
 800bfee:	6821      	ldr	r1, [r4, #0]
 800bff0:	6833      	ldr	r3, [r6, #0]
 800bff2:	0608      	lsls	r0, r1, #24
 800bff4:	f853 5b04 	ldr.w	r5, [r3], #4
 800bff8:	d402      	bmi.n	800c000 <_printf_i+0xe8>
 800bffa:	0649      	lsls	r1, r1, #25
 800bffc:	bf48      	it	mi
 800bffe:	b2ad      	uxthmi	r5, r5
 800c000:	2f6f      	cmp	r7, #111	@ 0x6f
 800c002:	6033      	str	r3, [r6, #0]
 800c004:	bf14      	ite	ne
 800c006:	230a      	movne	r3, #10
 800c008:	2308      	moveq	r3, #8
 800c00a:	4850      	ldr	r0, [pc, #320]	@ (800c14c <_printf_i+0x234>)
 800c00c:	2100      	movs	r1, #0
 800c00e:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800c012:	6866      	ldr	r6, [r4, #4]
 800c014:	2e00      	cmp	r6, #0
 800c016:	60a6      	str	r6, [r4, #8]
 800c018:	db05      	blt.n	800c026 <_printf_i+0x10e>
 800c01a:	6821      	ldr	r1, [r4, #0]
 800c01c:	432e      	orrs	r6, r5
 800c01e:	f021 0104 	bic.w	r1, r1, #4
 800c022:	6021      	str	r1, [r4, #0]
 800c024:	d04b      	beq.n	800c0be <_printf_i+0x1a6>
 800c026:	4616      	mov	r6, r2
 800c028:	fbb5 f1f3 	udiv	r1, r5, r3
 800c02c:	fb03 5711 	mls	r7, r3, r1, r5
 800c030:	5dc7      	ldrb	r7, [r0, r7]
 800c032:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800c036:	462f      	mov	r7, r5
 800c038:	42bb      	cmp	r3, r7
 800c03a:	460d      	mov	r5, r1
 800c03c:	d9f4      	bls.n	800c028 <_printf_i+0x110>
 800c03e:	2b08      	cmp	r3, #8
 800c040:	d10b      	bne.n	800c05a <_printf_i+0x142>
 800c042:	6823      	ldr	r3, [r4, #0]
 800c044:	07df      	lsls	r7, r3, #31
 800c046:	d508      	bpl.n	800c05a <_printf_i+0x142>
 800c048:	6923      	ldr	r3, [r4, #16]
 800c04a:	6861      	ldr	r1, [r4, #4]
 800c04c:	4299      	cmp	r1, r3
 800c04e:	bfde      	ittt	le
 800c050:	2330      	movle	r3, #48	@ 0x30
 800c052:	f806 3c01 	strble.w	r3, [r6, #-1]
 800c056:	f106 36ff 	addle.w	r6, r6, #4294967295
 800c05a:	1b92      	subs	r2, r2, r6
 800c05c:	6122      	str	r2, [r4, #16]
 800c05e:	464b      	mov	r3, r9
 800c060:	4621      	mov	r1, r4
 800c062:	4640      	mov	r0, r8
 800c064:	f8cd a000 	str.w	sl, [sp]
 800c068:	aa03      	add	r2, sp, #12
 800c06a:	f7ff fee3 	bl	800be34 <_printf_common>
 800c06e:	3001      	adds	r0, #1
 800c070:	d14a      	bne.n	800c108 <_printf_i+0x1f0>
 800c072:	f04f 30ff 	mov.w	r0, #4294967295
 800c076:	b004      	add	sp, #16
 800c078:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c07c:	6823      	ldr	r3, [r4, #0]
 800c07e:	f043 0320 	orr.w	r3, r3, #32
 800c082:	6023      	str	r3, [r4, #0]
 800c084:	2778      	movs	r7, #120	@ 0x78
 800c086:	4832      	ldr	r0, [pc, #200]	@ (800c150 <_printf_i+0x238>)
 800c088:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800c08c:	6823      	ldr	r3, [r4, #0]
 800c08e:	6831      	ldr	r1, [r6, #0]
 800c090:	061f      	lsls	r7, r3, #24
 800c092:	f851 5b04 	ldr.w	r5, [r1], #4
 800c096:	d402      	bmi.n	800c09e <_printf_i+0x186>
 800c098:	065f      	lsls	r7, r3, #25
 800c09a:	bf48      	it	mi
 800c09c:	b2ad      	uxthmi	r5, r5
 800c09e:	6031      	str	r1, [r6, #0]
 800c0a0:	07d9      	lsls	r1, r3, #31
 800c0a2:	bf44      	itt	mi
 800c0a4:	f043 0320 	orrmi.w	r3, r3, #32
 800c0a8:	6023      	strmi	r3, [r4, #0]
 800c0aa:	b11d      	cbz	r5, 800c0b4 <_printf_i+0x19c>
 800c0ac:	2310      	movs	r3, #16
 800c0ae:	e7ad      	b.n	800c00c <_printf_i+0xf4>
 800c0b0:	4826      	ldr	r0, [pc, #152]	@ (800c14c <_printf_i+0x234>)
 800c0b2:	e7e9      	b.n	800c088 <_printf_i+0x170>
 800c0b4:	6823      	ldr	r3, [r4, #0]
 800c0b6:	f023 0320 	bic.w	r3, r3, #32
 800c0ba:	6023      	str	r3, [r4, #0]
 800c0bc:	e7f6      	b.n	800c0ac <_printf_i+0x194>
 800c0be:	4616      	mov	r6, r2
 800c0c0:	e7bd      	b.n	800c03e <_printf_i+0x126>
 800c0c2:	6833      	ldr	r3, [r6, #0]
 800c0c4:	6825      	ldr	r5, [r4, #0]
 800c0c6:	1d18      	adds	r0, r3, #4
 800c0c8:	6961      	ldr	r1, [r4, #20]
 800c0ca:	6030      	str	r0, [r6, #0]
 800c0cc:	062e      	lsls	r6, r5, #24
 800c0ce:	681b      	ldr	r3, [r3, #0]
 800c0d0:	d501      	bpl.n	800c0d6 <_printf_i+0x1be>
 800c0d2:	6019      	str	r1, [r3, #0]
 800c0d4:	e002      	b.n	800c0dc <_printf_i+0x1c4>
 800c0d6:	0668      	lsls	r0, r5, #25
 800c0d8:	d5fb      	bpl.n	800c0d2 <_printf_i+0x1ba>
 800c0da:	8019      	strh	r1, [r3, #0]
 800c0dc:	2300      	movs	r3, #0
 800c0de:	4616      	mov	r6, r2
 800c0e0:	6123      	str	r3, [r4, #16]
 800c0e2:	e7bc      	b.n	800c05e <_printf_i+0x146>
 800c0e4:	6833      	ldr	r3, [r6, #0]
 800c0e6:	2100      	movs	r1, #0
 800c0e8:	1d1a      	adds	r2, r3, #4
 800c0ea:	6032      	str	r2, [r6, #0]
 800c0ec:	681e      	ldr	r6, [r3, #0]
 800c0ee:	6862      	ldr	r2, [r4, #4]
 800c0f0:	4630      	mov	r0, r6
 800c0f2:	f000 f96b 	bl	800c3cc <memchr>
 800c0f6:	b108      	cbz	r0, 800c0fc <_printf_i+0x1e4>
 800c0f8:	1b80      	subs	r0, r0, r6
 800c0fa:	6060      	str	r0, [r4, #4]
 800c0fc:	6863      	ldr	r3, [r4, #4]
 800c0fe:	6123      	str	r3, [r4, #16]
 800c100:	2300      	movs	r3, #0
 800c102:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800c106:	e7aa      	b.n	800c05e <_printf_i+0x146>
 800c108:	4632      	mov	r2, r6
 800c10a:	4649      	mov	r1, r9
 800c10c:	4640      	mov	r0, r8
 800c10e:	6923      	ldr	r3, [r4, #16]
 800c110:	47d0      	blx	sl
 800c112:	3001      	adds	r0, #1
 800c114:	d0ad      	beq.n	800c072 <_printf_i+0x15a>
 800c116:	6823      	ldr	r3, [r4, #0]
 800c118:	079b      	lsls	r3, r3, #30
 800c11a:	d413      	bmi.n	800c144 <_printf_i+0x22c>
 800c11c:	68e0      	ldr	r0, [r4, #12]
 800c11e:	9b03      	ldr	r3, [sp, #12]
 800c120:	4298      	cmp	r0, r3
 800c122:	bfb8      	it	lt
 800c124:	4618      	movlt	r0, r3
 800c126:	e7a6      	b.n	800c076 <_printf_i+0x15e>
 800c128:	2301      	movs	r3, #1
 800c12a:	4632      	mov	r2, r6
 800c12c:	4649      	mov	r1, r9
 800c12e:	4640      	mov	r0, r8
 800c130:	47d0      	blx	sl
 800c132:	3001      	adds	r0, #1
 800c134:	d09d      	beq.n	800c072 <_printf_i+0x15a>
 800c136:	3501      	adds	r5, #1
 800c138:	68e3      	ldr	r3, [r4, #12]
 800c13a:	9903      	ldr	r1, [sp, #12]
 800c13c:	1a5b      	subs	r3, r3, r1
 800c13e:	42ab      	cmp	r3, r5
 800c140:	dcf2      	bgt.n	800c128 <_printf_i+0x210>
 800c142:	e7eb      	b.n	800c11c <_printf_i+0x204>
 800c144:	2500      	movs	r5, #0
 800c146:	f104 0619 	add.w	r6, r4, #25
 800c14a:	e7f5      	b.n	800c138 <_printf_i+0x220>
 800c14c:	0800c9dd 	.word	0x0800c9dd
 800c150:	0800c9ee 	.word	0x0800c9ee

0800c154 <__sflush_r>:
 800c154:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800c158:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c15a:	0716      	lsls	r6, r2, #28
 800c15c:	4605      	mov	r5, r0
 800c15e:	460c      	mov	r4, r1
 800c160:	d454      	bmi.n	800c20c <__sflush_r+0xb8>
 800c162:	684b      	ldr	r3, [r1, #4]
 800c164:	2b00      	cmp	r3, #0
 800c166:	dc02      	bgt.n	800c16e <__sflush_r+0x1a>
 800c168:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800c16a:	2b00      	cmp	r3, #0
 800c16c:	dd48      	ble.n	800c200 <__sflush_r+0xac>
 800c16e:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800c170:	2e00      	cmp	r6, #0
 800c172:	d045      	beq.n	800c200 <__sflush_r+0xac>
 800c174:	2300      	movs	r3, #0
 800c176:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800c17a:	682f      	ldr	r7, [r5, #0]
 800c17c:	6a21      	ldr	r1, [r4, #32]
 800c17e:	602b      	str	r3, [r5, #0]
 800c180:	d030      	beq.n	800c1e4 <__sflush_r+0x90>
 800c182:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800c184:	89a3      	ldrh	r3, [r4, #12]
 800c186:	0759      	lsls	r1, r3, #29
 800c188:	d505      	bpl.n	800c196 <__sflush_r+0x42>
 800c18a:	6863      	ldr	r3, [r4, #4]
 800c18c:	1ad2      	subs	r2, r2, r3
 800c18e:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800c190:	b10b      	cbz	r3, 800c196 <__sflush_r+0x42>
 800c192:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800c194:	1ad2      	subs	r2, r2, r3
 800c196:	2300      	movs	r3, #0
 800c198:	4628      	mov	r0, r5
 800c19a:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800c19c:	6a21      	ldr	r1, [r4, #32]
 800c19e:	47b0      	blx	r6
 800c1a0:	1c43      	adds	r3, r0, #1
 800c1a2:	89a3      	ldrh	r3, [r4, #12]
 800c1a4:	d106      	bne.n	800c1b4 <__sflush_r+0x60>
 800c1a6:	6829      	ldr	r1, [r5, #0]
 800c1a8:	291d      	cmp	r1, #29
 800c1aa:	d82b      	bhi.n	800c204 <__sflush_r+0xb0>
 800c1ac:	4a28      	ldr	r2, [pc, #160]	@ (800c250 <__sflush_r+0xfc>)
 800c1ae:	40ca      	lsrs	r2, r1
 800c1b0:	07d6      	lsls	r6, r2, #31
 800c1b2:	d527      	bpl.n	800c204 <__sflush_r+0xb0>
 800c1b4:	2200      	movs	r2, #0
 800c1b6:	6062      	str	r2, [r4, #4]
 800c1b8:	6922      	ldr	r2, [r4, #16]
 800c1ba:	04d9      	lsls	r1, r3, #19
 800c1bc:	6022      	str	r2, [r4, #0]
 800c1be:	d504      	bpl.n	800c1ca <__sflush_r+0x76>
 800c1c0:	1c42      	adds	r2, r0, #1
 800c1c2:	d101      	bne.n	800c1c8 <__sflush_r+0x74>
 800c1c4:	682b      	ldr	r3, [r5, #0]
 800c1c6:	b903      	cbnz	r3, 800c1ca <__sflush_r+0x76>
 800c1c8:	6560      	str	r0, [r4, #84]	@ 0x54
 800c1ca:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800c1cc:	602f      	str	r7, [r5, #0]
 800c1ce:	b1b9      	cbz	r1, 800c200 <__sflush_r+0xac>
 800c1d0:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800c1d4:	4299      	cmp	r1, r3
 800c1d6:	d002      	beq.n	800c1de <__sflush_r+0x8a>
 800c1d8:	4628      	mov	r0, r5
 800c1da:	f7ff fca3 	bl	800bb24 <_free_r>
 800c1de:	2300      	movs	r3, #0
 800c1e0:	6363      	str	r3, [r4, #52]	@ 0x34
 800c1e2:	e00d      	b.n	800c200 <__sflush_r+0xac>
 800c1e4:	2301      	movs	r3, #1
 800c1e6:	4628      	mov	r0, r5
 800c1e8:	47b0      	blx	r6
 800c1ea:	4602      	mov	r2, r0
 800c1ec:	1c50      	adds	r0, r2, #1
 800c1ee:	d1c9      	bne.n	800c184 <__sflush_r+0x30>
 800c1f0:	682b      	ldr	r3, [r5, #0]
 800c1f2:	2b00      	cmp	r3, #0
 800c1f4:	d0c6      	beq.n	800c184 <__sflush_r+0x30>
 800c1f6:	2b1d      	cmp	r3, #29
 800c1f8:	d001      	beq.n	800c1fe <__sflush_r+0xaa>
 800c1fa:	2b16      	cmp	r3, #22
 800c1fc:	d11d      	bne.n	800c23a <__sflush_r+0xe6>
 800c1fe:	602f      	str	r7, [r5, #0]
 800c200:	2000      	movs	r0, #0
 800c202:	e021      	b.n	800c248 <__sflush_r+0xf4>
 800c204:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800c208:	b21b      	sxth	r3, r3
 800c20a:	e01a      	b.n	800c242 <__sflush_r+0xee>
 800c20c:	690f      	ldr	r7, [r1, #16]
 800c20e:	2f00      	cmp	r7, #0
 800c210:	d0f6      	beq.n	800c200 <__sflush_r+0xac>
 800c212:	0793      	lsls	r3, r2, #30
 800c214:	bf18      	it	ne
 800c216:	2300      	movne	r3, #0
 800c218:	680e      	ldr	r6, [r1, #0]
 800c21a:	bf08      	it	eq
 800c21c:	694b      	ldreq	r3, [r1, #20]
 800c21e:	1bf6      	subs	r6, r6, r7
 800c220:	600f      	str	r7, [r1, #0]
 800c222:	608b      	str	r3, [r1, #8]
 800c224:	2e00      	cmp	r6, #0
 800c226:	ddeb      	ble.n	800c200 <__sflush_r+0xac>
 800c228:	4633      	mov	r3, r6
 800c22a:	463a      	mov	r2, r7
 800c22c:	4628      	mov	r0, r5
 800c22e:	6a21      	ldr	r1, [r4, #32]
 800c230:	f8d4 c028 	ldr.w	ip, [r4, #40]	@ 0x28
 800c234:	47e0      	blx	ip
 800c236:	2800      	cmp	r0, #0
 800c238:	dc07      	bgt.n	800c24a <__sflush_r+0xf6>
 800c23a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c23e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800c242:	f04f 30ff 	mov.w	r0, #4294967295
 800c246:	81a3      	strh	r3, [r4, #12]
 800c248:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800c24a:	4407      	add	r7, r0
 800c24c:	1a36      	subs	r6, r6, r0
 800c24e:	e7e9      	b.n	800c224 <__sflush_r+0xd0>
 800c250:	20400001 	.word	0x20400001

0800c254 <_fflush_r>:
 800c254:	b538      	push	{r3, r4, r5, lr}
 800c256:	690b      	ldr	r3, [r1, #16]
 800c258:	4605      	mov	r5, r0
 800c25a:	460c      	mov	r4, r1
 800c25c:	b913      	cbnz	r3, 800c264 <_fflush_r+0x10>
 800c25e:	2500      	movs	r5, #0
 800c260:	4628      	mov	r0, r5
 800c262:	bd38      	pop	{r3, r4, r5, pc}
 800c264:	b118      	cbz	r0, 800c26e <_fflush_r+0x1a>
 800c266:	6a03      	ldr	r3, [r0, #32]
 800c268:	b90b      	cbnz	r3, 800c26e <_fflush_r+0x1a>
 800c26a:	f7ff fb43 	bl	800b8f4 <__sinit>
 800c26e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c272:	2b00      	cmp	r3, #0
 800c274:	d0f3      	beq.n	800c25e <_fflush_r+0xa>
 800c276:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800c278:	07d0      	lsls	r0, r2, #31
 800c27a:	d404      	bmi.n	800c286 <_fflush_r+0x32>
 800c27c:	0599      	lsls	r1, r3, #22
 800c27e:	d402      	bmi.n	800c286 <_fflush_r+0x32>
 800c280:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800c282:	f7ff fc4c 	bl	800bb1e <__retarget_lock_acquire_recursive>
 800c286:	4628      	mov	r0, r5
 800c288:	4621      	mov	r1, r4
 800c28a:	f7ff ff63 	bl	800c154 <__sflush_r>
 800c28e:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800c290:	4605      	mov	r5, r0
 800c292:	07da      	lsls	r2, r3, #31
 800c294:	d4e4      	bmi.n	800c260 <_fflush_r+0xc>
 800c296:	89a3      	ldrh	r3, [r4, #12]
 800c298:	059b      	lsls	r3, r3, #22
 800c29a:	d4e1      	bmi.n	800c260 <_fflush_r+0xc>
 800c29c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800c29e:	f7ff fc3f 	bl	800bb20 <__retarget_lock_release_recursive>
 800c2a2:	e7dd      	b.n	800c260 <_fflush_r+0xc>

0800c2a4 <__swbuf_r>:
 800c2a4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c2a6:	460e      	mov	r6, r1
 800c2a8:	4614      	mov	r4, r2
 800c2aa:	4605      	mov	r5, r0
 800c2ac:	b118      	cbz	r0, 800c2b6 <__swbuf_r+0x12>
 800c2ae:	6a03      	ldr	r3, [r0, #32]
 800c2b0:	b90b      	cbnz	r3, 800c2b6 <__swbuf_r+0x12>
 800c2b2:	f7ff fb1f 	bl	800b8f4 <__sinit>
 800c2b6:	69a3      	ldr	r3, [r4, #24]
 800c2b8:	60a3      	str	r3, [r4, #8]
 800c2ba:	89a3      	ldrh	r3, [r4, #12]
 800c2bc:	071a      	lsls	r2, r3, #28
 800c2be:	d501      	bpl.n	800c2c4 <__swbuf_r+0x20>
 800c2c0:	6923      	ldr	r3, [r4, #16]
 800c2c2:	b943      	cbnz	r3, 800c2d6 <__swbuf_r+0x32>
 800c2c4:	4621      	mov	r1, r4
 800c2c6:	4628      	mov	r0, r5
 800c2c8:	f000 f82a 	bl	800c320 <__swsetup_r>
 800c2cc:	b118      	cbz	r0, 800c2d6 <__swbuf_r+0x32>
 800c2ce:	f04f 37ff 	mov.w	r7, #4294967295
 800c2d2:	4638      	mov	r0, r7
 800c2d4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800c2d6:	6823      	ldr	r3, [r4, #0]
 800c2d8:	6922      	ldr	r2, [r4, #16]
 800c2da:	b2f6      	uxtb	r6, r6
 800c2dc:	1a98      	subs	r0, r3, r2
 800c2de:	6963      	ldr	r3, [r4, #20]
 800c2e0:	4637      	mov	r7, r6
 800c2e2:	4283      	cmp	r3, r0
 800c2e4:	dc05      	bgt.n	800c2f2 <__swbuf_r+0x4e>
 800c2e6:	4621      	mov	r1, r4
 800c2e8:	4628      	mov	r0, r5
 800c2ea:	f7ff ffb3 	bl	800c254 <_fflush_r>
 800c2ee:	2800      	cmp	r0, #0
 800c2f0:	d1ed      	bne.n	800c2ce <__swbuf_r+0x2a>
 800c2f2:	68a3      	ldr	r3, [r4, #8]
 800c2f4:	3b01      	subs	r3, #1
 800c2f6:	60a3      	str	r3, [r4, #8]
 800c2f8:	6823      	ldr	r3, [r4, #0]
 800c2fa:	1c5a      	adds	r2, r3, #1
 800c2fc:	6022      	str	r2, [r4, #0]
 800c2fe:	701e      	strb	r6, [r3, #0]
 800c300:	6962      	ldr	r2, [r4, #20]
 800c302:	1c43      	adds	r3, r0, #1
 800c304:	429a      	cmp	r2, r3
 800c306:	d004      	beq.n	800c312 <__swbuf_r+0x6e>
 800c308:	89a3      	ldrh	r3, [r4, #12]
 800c30a:	07db      	lsls	r3, r3, #31
 800c30c:	d5e1      	bpl.n	800c2d2 <__swbuf_r+0x2e>
 800c30e:	2e0a      	cmp	r6, #10
 800c310:	d1df      	bne.n	800c2d2 <__swbuf_r+0x2e>
 800c312:	4621      	mov	r1, r4
 800c314:	4628      	mov	r0, r5
 800c316:	f7ff ff9d 	bl	800c254 <_fflush_r>
 800c31a:	2800      	cmp	r0, #0
 800c31c:	d0d9      	beq.n	800c2d2 <__swbuf_r+0x2e>
 800c31e:	e7d6      	b.n	800c2ce <__swbuf_r+0x2a>

0800c320 <__swsetup_r>:
 800c320:	b538      	push	{r3, r4, r5, lr}
 800c322:	4b29      	ldr	r3, [pc, #164]	@ (800c3c8 <__swsetup_r+0xa8>)
 800c324:	4605      	mov	r5, r0
 800c326:	6818      	ldr	r0, [r3, #0]
 800c328:	460c      	mov	r4, r1
 800c32a:	b118      	cbz	r0, 800c334 <__swsetup_r+0x14>
 800c32c:	6a03      	ldr	r3, [r0, #32]
 800c32e:	b90b      	cbnz	r3, 800c334 <__swsetup_r+0x14>
 800c330:	f7ff fae0 	bl	800b8f4 <__sinit>
 800c334:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c338:	0719      	lsls	r1, r3, #28
 800c33a:	d422      	bmi.n	800c382 <__swsetup_r+0x62>
 800c33c:	06da      	lsls	r2, r3, #27
 800c33e:	d407      	bmi.n	800c350 <__swsetup_r+0x30>
 800c340:	2209      	movs	r2, #9
 800c342:	602a      	str	r2, [r5, #0]
 800c344:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800c348:	f04f 30ff 	mov.w	r0, #4294967295
 800c34c:	81a3      	strh	r3, [r4, #12]
 800c34e:	e033      	b.n	800c3b8 <__swsetup_r+0x98>
 800c350:	0758      	lsls	r0, r3, #29
 800c352:	d512      	bpl.n	800c37a <__swsetup_r+0x5a>
 800c354:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800c356:	b141      	cbz	r1, 800c36a <__swsetup_r+0x4a>
 800c358:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800c35c:	4299      	cmp	r1, r3
 800c35e:	d002      	beq.n	800c366 <__swsetup_r+0x46>
 800c360:	4628      	mov	r0, r5
 800c362:	f7ff fbdf 	bl	800bb24 <_free_r>
 800c366:	2300      	movs	r3, #0
 800c368:	6363      	str	r3, [r4, #52]	@ 0x34
 800c36a:	89a3      	ldrh	r3, [r4, #12]
 800c36c:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800c370:	81a3      	strh	r3, [r4, #12]
 800c372:	2300      	movs	r3, #0
 800c374:	6063      	str	r3, [r4, #4]
 800c376:	6923      	ldr	r3, [r4, #16]
 800c378:	6023      	str	r3, [r4, #0]
 800c37a:	89a3      	ldrh	r3, [r4, #12]
 800c37c:	f043 0308 	orr.w	r3, r3, #8
 800c380:	81a3      	strh	r3, [r4, #12]
 800c382:	6923      	ldr	r3, [r4, #16]
 800c384:	b94b      	cbnz	r3, 800c39a <__swsetup_r+0x7a>
 800c386:	89a3      	ldrh	r3, [r4, #12]
 800c388:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800c38c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800c390:	d003      	beq.n	800c39a <__swsetup_r+0x7a>
 800c392:	4621      	mov	r1, r4
 800c394:	4628      	mov	r0, r5
 800c396:	f000 f84c 	bl	800c432 <__smakebuf_r>
 800c39a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c39e:	f013 0201 	ands.w	r2, r3, #1
 800c3a2:	d00a      	beq.n	800c3ba <__swsetup_r+0x9a>
 800c3a4:	2200      	movs	r2, #0
 800c3a6:	60a2      	str	r2, [r4, #8]
 800c3a8:	6962      	ldr	r2, [r4, #20]
 800c3aa:	4252      	negs	r2, r2
 800c3ac:	61a2      	str	r2, [r4, #24]
 800c3ae:	6922      	ldr	r2, [r4, #16]
 800c3b0:	b942      	cbnz	r2, 800c3c4 <__swsetup_r+0xa4>
 800c3b2:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800c3b6:	d1c5      	bne.n	800c344 <__swsetup_r+0x24>
 800c3b8:	bd38      	pop	{r3, r4, r5, pc}
 800c3ba:	0799      	lsls	r1, r3, #30
 800c3bc:	bf58      	it	pl
 800c3be:	6962      	ldrpl	r2, [r4, #20]
 800c3c0:	60a2      	str	r2, [r4, #8]
 800c3c2:	e7f4      	b.n	800c3ae <__swsetup_r+0x8e>
 800c3c4:	2000      	movs	r0, #0
 800c3c6:	e7f7      	b.n	800c3b8 <__swsetup_r+0x98>
 800c3c8:	200001e8 	.word	0x200001e8

0800c3cc <memchr>:
 800c3cc:	4603      	mov	r3, r0
 800c3ce:	b510      	push	{r4, lr}
 800c3d0:	b2c9      	uxtb	r1, r1
 800c3d2:	4402      	add	r2, r0
 800c3d4:	4293      	cmp	r3, r2
 800c3d6:	4618      	mov	r0, r3
 800c3d8:	d101      	bne.n	800c3de <memchr+0x12>
 800c3da:	2000      	movs	r0, #0
 800c3dc:	e003      	b.n	800c3e6 <memchr+0x1a>
 800c3de:	7804      	ldrb	r4, [r0, #0]
 800c3e0:	3301      	adds	r3, #1
 800c3e2:	428c      	cmp	r4, r1
 800c3e4:	d1f6      	bne.n	800c3d4 <memchr+0x8>
 800c3e6:	bd10      	pop	{r4, pc}

0800c3e8 <__swhatbuf_r>:
 800c3e8:	b570      	push	{r4, r5, r6, lr}
 800c3ea:	460c      	mov	r4, r1
 800c3ec:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c3f0:	4615      	mov	r5, r2
 800c3f2:	2900      	cmp	r1, #0
 800c3f4:	461e      	mov	r6, r3
 800c3f6:	b096      	sub	sp, #88	@ 0x58
 800c3f8:	da0c      	bge.n	800c414 <__swhatbuf_r+0x2c>
 800c3fa:	89a3      	ldrh	r3, [r4, #12]
 800c3fc:	2100      	movs	r1, #0
 800c3fe:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800c402:	bf14      	ite	ne
 800c404:	2340      	movne	r3, #64	@ 0x40
 800c406:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800c40a:	2000      	movs	r0, #0
 800c40c:	6031      	str	r1, [r6, #0]
 800c40e:	602b      	str	r3, [r5, #0]
 800c410:	b016      	add	sp, #88	@ 0x58
 800c412:	bd70      	pop	{r4, r5, r6, pc}
 800c414:	466a      	mov	r2, sp
 800c416:	f000 f849 	bl	800c4ac <_fstat_r>
 800c41a:	2800      	cmp	r0, #0
 800c41c:	dbed      	blt.n	800c3fa <__swhatbuf_r+0x12>
 800c41e:	9901      	ldr	r1, [sp, #4]
 800c420:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800c424:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800c428:	4259      	negs	r1, r3
 800c42a:	4159      	adcs	r1, r3
 800c42c:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800c430:	e7eb      	b.n	800c40a <__swhatbuf_r+0x22>

0800c432 <__smakebuf_r>:
 800c432:	898b      	ldrh	r3, [r1, #12]
 800c434:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800c436:	079d      	lsls	r5, r3, #30
 800c438:	4606      	mov	r6, r0
 800c43a:	460c      	mov	r4, r1
 800c43c:	d507      	bpl.n	800c44e <__smakebuf_r+0x1c>
 800c43e:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800c442:	6023      	str	r3, [r4, #0]
 800c444:	6123      	str	r3, [r4, #16]
 800c446:	2301      	movs	r3, #1
 800c448:	6163      	str	r3, [r4, #20]
 800c44a:	b003      	add	sp, #12
 800c44c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800c44e:	466a      	mov	r2, sp
 800c450:	ab01      	add	r3, sp, #4
 800c452:	f7ff ffc9 	bl	800c3e8 <__swhatbuf_r>
 800c456:	9f00      	ldr	r7, [sp, #0]
 800c458:	4605      	mov	r5, r0
 800c45a:	4639      	mov	r1, r7
 800c45c:	4630      	mov	r0, r6
 800c45e:	f7ff f931 	bl	800b6c4 <_malloc_r>
 800c462:	b948      	cbnz	r0, 800c478 <__smakebuf_r+0x46>
 800c464:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c468:	059a      	lsls	r2, r3, #22
 800c46a:	d4ee      	bmi.n	800c44a <__smakebuf_r+0x18>
 800c46c:	f023 0303 	bic.w	r3, r3, #3
 800c470:	f043 0302 	orr.w	r3, r3, #2
 800c474:	81a3      	strh	r3, [r4, #12]
 800c476:	e7e2      	b.n	800c43e <__smakebuf_r+0xc>
 800c478:	89a3      	ldrh	r3, [r4, #12]
 800c47a:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800c47e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800c482:	81a3      	strh	r3, [r4, #12]
 800c484:	9b01      	ldr	r3, [sp, #4]
 800c486:	6020      	str	r0, [r4, #0]
 800c488:	b15b      	cbz	r3, 800c4a2 <__smakebuf_r+0x70>
 800c48a:	4630      	mov	r0, r6
 800c48c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800c490:	f000 f81e 	bl	800c4d0 <_isatty_r>
 800c494:	b128      	cbz	r0, 800c4a2 <__smakebuf_r+0x70>
 800c496:	89a3      	ldrh	r3, [r4, #12]
 800c498:	f023 0303 	bic.w	r3, r3, #3
 800c49c:	f043 0301 	orr.w	r3, r3, #1
 800c4a0:	81a3      	strh	r3, [r4, #12]
 800c4a2:	89a3      	ldrh	r3, [r4, #12]
 800c4a4:	431d      	orrs	r5, r3
 800c4a6:	81a5      	strh	r5, [r4, #12]
 800c4a8:	e7cf      	b.n	800c44a <__smakebuf_r+0x18>
	...

0800c4ac <_fstat_r>:
 800c4ac:	b538      	push	{r3, r4, r5, lr}
 800c4ae:	2300      	movs	r3, #0
 800c4b0:	4d06      	ldr	r5, [pc, #24]	@ (800c4cc <_fstat_r+0x20>)
 800c4b2:	4604      	mov	r4, r0
 800c4b4:	4608      	mov	r0, r1
 800c4b6:	4611      	mov	r1, r2
 800c4b8:	602b      	str	r3, [r5, #0]
 800c4ba:	f7f6 f891 	bl	80025e0 <_fstat>
 800c4be:	1c43      	adds	r3, r0, #1
 800c4c0:	d102      	bne.n	800c4c8 <_fstat_r+0x1c>
 800c4c2:	682b      	ldr	r3, [r5, #0]
 800c4c4:	b103      	cbz	r3, 800c4c8 <_fstat_r+0x1c>
 800c4c6:	6023      	str	r3, [r4, #0]
 800c4c8:	bd38      	pop	{r3, r4, r5, pc}
 800c4ca:	bf00      	nop
 800c4cc:	200017dc 	.word	0x200017dc

0800c4d0 <_isatty_r>:
 800c4d0:	b538      	push	{r3, r4, r5, lr}
 800c4d2:	2300      	movs	r3, #0
 800c4d4:	4d05      	ldr	r5, [pc, #20]	@ (800c4ec <_isatty_r+0x1c>)
 800c4d6:	4604      	mov	r4, r0
 800c4d8:	4608      	mov	r0, r1
 800c4da:	602b      	str	r3, [r5, #0]
 800c4dc:	f7f6 f88f 	bl	80025fe <_isatty>
 800c4e0:	1c43      	adds	r3, r0, #1
 800c4e2:	d102      	bne.n	800c4ea <_isatty_r+0x1a>
 800c4e4:	682b      	ldr	r3, [r5, #0]
 800c4e6:	b103      	cbz	r3, 800c4ea <_isatty_r+0x1a>
 800c4e8:	6023      	str	r3, [r4, #0]
 800c4ea:	bd38      	pop	{r3, r4, r5, pc}
 800c4ec:	200017dc 	.word	0x200017dc

0800c4f0 <_init>:
 800c4f0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c4f2:	bf00      	nop
 800c4f4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c4f6:	bc08      	pop	{r3}
 800c4f8:	469e      	mov	lr, r3
 800c4fa:	4770      	bx	lr

0800c4fc <_fini>:
 800c4fc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c4fe:	bf00      	nop
 800c500:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c502:	bc08      	pop	{r3}
 800c504:	469e      	mov	lr, r3
 800c506:	4770      	bx	lr
