// Verilog netlist produced by program LSE :  version Radiant Software (64-bit) 3.2.1.217.3
// Netlist written on Fri Dec  2 20:45:37 2022
// Source file index table: 
// Object locations will have the form @<file_index>(<first_ line>[<left_column>],<last_line>[<right_column>])
// file 0 "c:/users/noahs/my_designs/smash_buds/my_pll/rtl/my_pll.v"
// file 1 "c:/users/noahs/my_designs/smash_buds/source/impl_1/controller.vhd"
// file 2 "c:/users/noahs/my_designs/smash_buds/source/impl_1/game_logic.vhd"
// file 3 "c:/users/noahs/my_designs/smash_buds/source/impl_1/greensquarerom.vhd"
// file 4 "c:/users/noahs/my_designs/smash_buds/source/impl_1/pattern_gen.vhd"
// file 5 "c:/users/noahs/my_designs/smash_buds/source/impl_1/pllclock_to_60hz.vhd"
// file 6 "c:/users/noahs/my_designs/smash_buds/source/impl_1/top.vhd"
// file 7 "c:/users/noahs/my_designs/smash_buds/source/impl_1/vga.vhd"
// file 8 "c:/lscc/radiant/3.2/ip/pmi/pmi_ice40up.v"
// file 9 "c:/lscc/radiant/3.2/ip/pmi/pmi_ice40up.vhd"
// file 10 "c:/lscc/radiant/3.2/cae_library/simulation/verilog/ice40up/ccu2_b.v"
// file 11 "c:/lscc/radiant/3.2/cae_library/simulation/verilog/ice40up/fd1p3bz.v"
// file 12 "c:/lscc/radiant/3.2/cae_library/simulation/verilog/ice40up/fd1p3dz.v"
// file 13 "c:/lscc/radiant/3.2/cae_library/simulation/verilog/ice40up/fd1p3iz.v"
// file 14 "c:/lscc/radiant/3.2/cae_library/simulation/verilog/ice40up/fd1p3jz.v"
// file 15 "c:/lscc/radiant/3.2/cae_library/simulation/verilog/ice40up/hsosc.v"
// file 16 "c:/lscc/radiant/3.2/cae_library/simulation/verilog/ice40up/hsosc1p8v.v"
// file 17 "c:/lscc/radiant/3.2/cae_library/simulation/verilog/ice40up/ib.v"
// file 18 "c:/lscc/radiant/3.2/cae_library/simulation/verilog/ice40up/ifd1p3az.v"
// file 19 "c:/lscc/radiant/3.2/cae_library/simulation/verilog/ice40up/lsosc.v"
// file 20 "c:/lscc/radiant/3.2/cae_library/simulation/verilog/ice40up/lsosc1p8v.v"
// file 21 "c:/lscc/radiant/3.2/cae_library/simulation/verilog/ice40up/ob.v"
// file 22 "c:/lscc/radiant/3.2/cae_library/simulation/verilog/ice40up/obz_b.v"
// file 23 "c:/lscc/radiant/3.2/cae_library/simulation/verilog/ice40up/ofd1p3az.v"
// file 24 "c:/lscc/radiant/3.2/cae_library/simulation/verilog/ice40up/pdp4k.v"
// file 25 "c:/lscc/radiant/3.2/cae_library/simulation/verilog/ice40up/rgb.v"
// file 26 "c:/lscc/radiant/3.2/cae_library/simulation/verilog/ice40up/rgb1p8v.v"
// file 27 "c:/lscc/radiant/3.2/cae_library/simulation/verilog/ice40up/sp256k.v"
// file 28 "c:/lscc/radiant/3.2/cae_library/simulation/verilog/ice40up/legacy.v"
// file 29 "c:/lscc/radiant/3.2/ip/avant/fifo/rtl/lscc_fifo.v"
// file 30 "c:/lscc/radiant/3.2/ip/avant/fifo_dc/rtl/lscc_fifo_dc.v"
// file 31 "c:/lscc/radiant/3.2/ip/avant/ram_dp/rtl/lscc_ram_dp.v"
// file 32 "c:/lscc/radiant/3.2/ip/avant/ram_dq/rtl/lscc_ram_dq.v"
// file 33 "c:/lscc/radiant/3.2/ip/avant/rom/rtl/lscc_rom.v"
// file 34 "c:/lscc/radiant/3.2/ip/common/adder/rtl/lscc_adder.v"
// file 35 "c:/lscc/radiant/3.2/ip/common/adder_subtractor/rtl/lscc_add_sub.v"
// file 36 "c:/lscc/radiant/3.2/ip/common/complex_mult/rtl/lscc_complex_mult.v"
// file 37 "c:/lscc/radiant/3.2/ip/common/counter/rtl/lscc_cntr.v"
// file 38 "c:/lscc/radiant/3.2/ip/common/mult_accumulate/rtl/lscc_mult_accumulate.v"
// file 39 "c:/lscc/radiant/3.2/ip/common/mult_add_sub/rtl/lscc_mult_add_sub.v"
// file 40 "c:/lscc/radiant/3.2/ip/common/mult_add_sub_sum/rtl/lscc_mult_add_sub_sum.v"
// file 41 "c:/lscc/radiant/3.2/ip/common/multiplier/rtl/lscc_multiplier.v"
// file 42 "c:/lscc/radiant/3.2/ip/common/subtractor/rtl/lscc_subtractor.v"
// file 43 "c:/lscc/radiant/3.2/ip/pmi/pmi_add.v"
// file 44 "c:/lscc/radiant/3.2/ip/pmi/pmi_addsub.v"
// file 45 "c:/lscc/radiant/3.2/ip/pmi/pmi_complex_mult.v"
// file 46 "c:/lscc/radiant/3.2/ip/pmi/pmi_counter.v"
// file 47 "c:/lscc/radiant/3.2/ip/pmi/pmi_dsp.v"
// file 48 "c:/lscc/radiant/3.2/ip/pmi/pmi_fifo.v"
// file 49 "c:/lscc/radiant/3.2/ip/pmi/pmi_fifo_dc.v"
// file 50 "c:/lscc/radiant/3.2/ip/pmi/pmi_mac.v"
// file 51 "c:/lscc/radiant/3.2/ip/pmi/pmi_mult.v"
// file 52 "c:/lscc/radiant/3.2/ip/pmi/pmi_multaddsub.v"
// file 53 "c:/lscc/radiant/3.2/ip/pmi/pmi_multaddsubsum.v"
// file 54 "c:/lscc/radiant/3.2/ip/pmi/pmi_ram_dp.v"
// file 55 "c:/lscc/radiant/3.2/ip/pmi/pmi_ram_dp_be.v"
// file 56 "c:/lscc/radiant/3.2/ip/pmi/pmi_ram_dq.v"
// file 57 "c:/lscc/radiant/3.2/ip/pmi/pmi_ram_dq_be.v"
// file 58 "c:/lscc/radiant/3.2/ip/pmi/pmi_rom.v"
// file 59 "c:/lscc/radiant/3.2/ip/pmi/pmi_sub.v"

//
// Verilog Description of module top
//

module top (input ext12m, output HSYNC, output VSYNC, output [5:0]RGB, 
            output testPLLout, input controller_in, output controller_latch, 
            output controller_clock);
    
    (* is_clock=1, lineinfo="@6(7[4],7[10])" *) wire ext12m_c;
    (* is_clock=1, lineinfo="@6(11[4],11[14])" *) wire testPLLout_c;
    (* is_clock=1, lineinfo="@6(14[4],14[20])" *) wire controller_latch_c;
    (* is_clock=1, SET_AS_NETWORK="controller_clock_c", lineinfo="@6(15[4],15[20])" *) wire controller_clock_c;
    (* is_clock=1, lineinfo="@6(63[9],63[22])" *) wire internal25clk;
    (* is_clock=1, lineinfo="@6(68[9],68[24])" *) wire internal60hzclk;
    
    wire RGB_c_0, controller_in_c;
    (* lineinfo="@6(64[9],64[20])" *) wire [9:0]internalrow;
    (* lineinfo="@6(65[9],65[20])" *) wire [9:0]internalcol;
    (* lineinfo="@6(67[9],67[34])" *) wire [7:0]controller_buttons_signal;
    
    wire GND_net, col_9__N_101, row_9__N_112, HSYNC_N_113, VSYNC_N_116;
    (* lineinfo="@4(29[8],29[9])" *) wire [9:0]x;
    (* lineinfo="@4(30[8],30[9])" *) wire [9:0]y;
    
    wire onsquarex_N_123, onsquarey_N_135, x_9__N_166, n187, n189, 
        n18, n18_adj_221, VCC_net;
    
    VLO i1 (.Z(GND_net));
    (* lineinfo="@6(10[4],10[7])" *) OB \RGB_pad[2]  (.I(RGB_c_0), .O(RGB[2]));
    (* lineinfo="@6(80[18],80[21])" *) vga internalvga ({internalcol}, internal25clk, 
            col_9__N_101, HSYNC_N_113, {internalrow}, VSYNC_N_116, GND_net, 
            n18_adj_221, onsquarex_N_123, x[9], n18, y[9], onsquarey_N_135, 
            RGB_c_0, n187, row_9__N_112);
    (* lineinfo="@6(10[4],10[7])" *) OB \RGB_pad[1]  (.I(RGB_c_0), .O(RGB[1]));
    (* lineinfo="@6(10[4],10[7])" *) OB \RGB_pad[3]  (.I(RGB_c_0), .O(RGB[3]));
    (* lineinfo="@6(10[4],10[7])" *) OB \RGB_pad[4]  (.I(RGB_c_0), .O(RGB[4]));
    (* lineinfo="@6(10[4],10[7])" *) OB \RGB_pad[5]  (.I(RGB_c_0), .O(RGB[5]));
    (* lineinfo="@6(9[4],9[9])" *) OB VSYNC_pad (.I(VSYNC_N_116), .O(VSYNC));
    (* lineinfo="@6(8[4],8[9])" *) OB HSYNC_pad (.I(HSYNC_N_113), .O(HSYNC));
    (* lineinfo="@6(79[10],79[16])" *) my_pll pll (GND_net, ext12m_c, testPLLout_c, 
            internal25clk);
    (* lut_function="(A (B+!(C))+!A (B))" *) LUT4 i53_3_lut (.A(controller_buttons_signal[6]), 
            .B(x_9__N_166), .C(controller_buttons_signal[7]), .Z(n189));
    defparam i53_3_lut.INIT = "0xcece";
    (* lineinfo="@6(81[19],81[30])" *) pattern_gen patternmaker ({internalrow}, 
            {internalcol}, onsquarex_N_123, GND_net, x[9], n18_adj_221, 
            onsquarey_N_135, n18, n189, internal60hzclk, x_9__N_166, 
            controller_buttons_signal[5], controller_buttons_signal[4], 
            y[9]);
    (* lineinfo="@6(10[4],10[7])" *) OB \RGB_pad[0]  (.I(RGB_c_0), .O(RGB[0]));
    (* lineinfo="@6(11[4],11[14])" *) OB testPLLout_pad (.I(testPLLout_c), 
            .O(testPLLout));
    (* lineinfo="@6(14[4],14[20])" *) OB controller_latch_pad (.I(controller_latch_c), 
            .O(controller_latch));
    (* lineinfo="@6(15[4],15[20])" *) OB controller_clock_pad (.I(controller_clock_c), 
            .O(controller_clock));
    (* lineinfo="@6(7[4],7[10])" *) IB ext12m_pad (.I(ext12m), .O(ext12m_c));
    (* lineinfo="@6(13[4],13[17])" *) IB controller_in_pad (.I(controller_in), 
            .O(controller_in_c));
    (* lineinfo="@6(72[18],72[28])" *) controller controller1 (GND_net, controller_in_c, 
            controller_clock_c, controller_buttons_signal[7], controller_latch_c, 
            controller_buttons_signal[6], controller_buttons_signal[5], 
            controller_buttons_signal[4], x_9__N_166);
    (* lut_function="(A+(B))" *) LUT4 i1419_2_lut (.A(col_9__N_101), .B(row_9__N_112), 
            .Z(n187));
    defparam i1419_2_lut.INIT = "0xeeee";
    (* lineinfo="@6(78[19],78[36])" *) pllclock_to_60_hz sixtyHZclock (internal25clk, 
            GND_net, internal60hzclk);
    VHI i1886 (.Z(VCC_net));
    
endmodule

//
// Verilog Description of module vga
//

module vga (output [9:0]internalcol, input internal25clk, output col_9__N_101, 
            output HSYNC_N_113, output [9:0]internalrow, output VSYNC_N_116, 
            input GND_net, input n18, input onsquarex_N_123, input \x[9] , 
            input n18_adj_2, input \y[9] , input onsquarey_N_135, output RGB_c_0, 
            input n187, output row_9__N_112);
    
    (* is_clock=1, lineinfo="@6(63[9],63[22])" *) wire internal25clk;
    wire [9:0]n45;
    
    wire n14, n1462, n10, n807, n2652, n809;
    wire [9:0]n57;
    
    wire n805, n2649, n2631, VCC_net, n813, n2661, n811, n2658, 
        n2655, n2511, n836, n2616, n838, n844, n2628, n717, 
        n9, n11, n6, n1464, n1645, n842, n2625, n840, n2622, 
        n2619, n16, n17;
    
    (* syn_use_carry_chain=1 *) FD1P3XZ col_50__i9 (.D(n45[9]), .SP(VCC_net), 
            .CK(internal25clk), .SR(col_9__N_101), .Q(internalcol[9]));
    defparam col_50__i9.REGSET = "RESET";
    defparam col_50__i9.SRMODE = "CE_OVER_LSR";
    (* lut_function="(!(A (B (C))+!A !(B+(C))))", lineinfo="@7(36[23],36[50])" *) LUT4 i29_3_lut (.A(internalcol[4]), 
            .B(internalcol[5]), .C(internalcol[6]), .Z(n14));
    defparam i29_3_lut.INIT = "0x7e7e";
    (* lut_function="(((C+!(D))+!B)+!A)", lineinfo="@7(36[13],36[60])" *) LUT4 i1414_4_lut (.A(internalcol[9]), 
            .B(internalcol[7]), .C(internalcol[8]), .D(n14), .Z(HSYNC_N_113));
    defparam i1414_4_lut.INIT = "0xf7ff";
    (* lut_function="(!(((C+!(D))+!B)+!A))" *) LUT4 i4_4_lut (.A(internalrow[1]), 
            .B(n1462), .C(internalrow[9]), .D(internalrow[3]), .Z(n10));
    defparam i4_4_lut.INIT = "0x0800";
    (* lut_function="(A+((C)+!B))", lineinfo="@7(39[13],39[61])" *) LUT4 i1416_3_lut (.A(internalrow[4]), 
            .B(n10), .C(internalrow[2]), .Z(VSYNC_N_116));
    defparam i1416_3_lut.INIT = "0xfbfb";
    (* lut_function="(A (B (C (D))))" *) LUT4 i3_4_lut (.A(internalrow[8]), 
            .B(internalrow[7]), .C(internalrow[6]), .D(internalrow[5]), 
            .Z(n1462));
    defparam i3_4_lut.INIT = "0x8000";
    FA2 add_7_add_5_5 (.A0(GND_net), .B0(internalrow[3]), .C0(GND_net), 
        .D0(n807), .CI0(n807), .A1(GND_net), .B1(internalrow[4]), .C1(GND_net), 
        .D1(n2652), .CI1(n2652), .CO0(n2652), .CO1(n809), .S0(n57[3]), 
        .S1(n57[4]));
    defparam add_7_add_5_5.INIT0 = "0xc33c";
    defparam add_7_add_5_5.INIT1 = "0xc33c";
    FA2 add_7_add_5_3 (.A0(GND_net), .B0(internalrow[1]), .C0(GND_net), 
        .D0(n805), .CI0(n805), .A1(GND_net), .B1(internalrow[2]), .C1(GND_net), 
        .D1(n2649), .CI1(n2649), .CO0(n2649), .CO1(n807), .S0(n57[1]), 
        .S1(n57[2]));
    defparam add_7_add_5_3.INIT0 = "0xc33c";
    defparam add_7_add_5_3.INIT1 = "0xc33c";
    FA2 add_7_add_5_1 (.A0(GND_net), .B0(GND_net), .C0(GND_net), .A1(GND_net), 
        .B1(internalrow[0]), .C1(VCC_net), .D1(n2631), .CI1(n2631), 
        .CO0(n2631), .CO1(n805), .S1(n57[0]));
    defparam add_7_add_5_1.INIT0 = "0xc33c";
    defparam add_7_add_5_1.INIT1 = "0xc33c";
    FA2 add_7_add_5_11 (.A0(GND_net), .B0(internalrow[9]), .C0(GND_net), 
        .D0(n813), .CI0(n813), .A1(GND_net), .B1(GND_net), .C1(GND_net), 
        .D1(n2661), .CI1(n2661), .CO0(n2661), .S0(n57[9]));
    defparam add_7_add_5_11.INIT0 = "0xc33c";
    defparam add_7_add_5_11.INIT1 = "0xc33c";
    FA2 add_7_add_5_9 (.A0(GND_net), .B0(internalrow[7]), .C0(GND_net), 
        .D0(n811), .CI0(n811), .A1(GND_net), .B1(internalrow[8]), .C1(GND_net), 
        .D1(n2658), .CI1(n2658), .CO0(n2658), .CO1(n813), .S0(n57[7]), 
        .S1(n57[8]));
    defparam add_7_add_5_9.INIT0 = "0xc33c";
    defparam add_7_add_5_9.INIT1 = "0xc33c";
    FA2 add_7_add_5_7 (.A0(GND_net), .B0(internalrow[5]), .C0(GND_net), 
        .D0(n809), .CI0(n809), .A1(GND_net), .B1(internalrow[6]), .C1(GND_net), 
        .D1(n2655), .CI1(n2655), .CO0(n2655), .CO1(n811), .S0(n57[5]), 
        .S1(n57[6]));
    defparam add_7_add_5_7.INIT0 = "0xc33c";
    defparam add_7_add_5_7.INIT1 = "0xc33c";
    FA2 col_50_add_4_1 (.A0(GND_net), .B0(GND_net), .C0(GND_net), .A1(GND_net), 
        .B1(VCC_net), .C1(internalcol[0]), .D1(n2511), .CI1(n2511), 
        .CO0(n2511), .CO1(n836), .S1(n45[0]));
    defparam col_50_add_4_1.INIT0 = "0xc33c";
    defparam col_50_add_4_1.INIT1 = "0xc33c";
    FA2 col_50_add_4_3 (.A0(GND_net), .B0(GND_net), .C0(internalcol[1]), 
        .D0(n836), .CI0(n836), .A1(GND_net), .B1(GND_net), .C1(internalcol[2]), 
        .D1(n2616), .CI1(n2616), .CO0(n2616), .CO1(n838), .S0(n45[1]), 
        .S1(n45[2]));
    defparam col_50_add_4_3.INIT0 = "0xc33c";
    defparam col_50_add_4_3.INIT1 = "0xc33c";
    FA2 col_50_add_4_11 (.A0(GND_net), .B0(GND_net), .C0(internalcol[9]), 
        .D0(n844), .CI0(n844), .A1(GND_net), .B1(GND_net), .C1(GND_net), 
        .D1(n2628), .CI1(n2628), .CO0(n2628), .S0(n45[9]));
    defparam col_50_add_4_11.INIT0 = "0xc33c";
    defparam col_50_add_4_11.INIT1 = "0xc33c";
    (* lut_function="(A (B)+!A (B (C)))" *) LUT4 i512_3_lut (.A(internalcol[7]), 
            .B(internalcol[9]), .C(internalcol[8]), .Z(n717));
    defparam i512_3_lut.INIT = "0xc8c8";
    (* lut_function="(A (B (C+!(D)))+!A !(((D)+!C)+!B))" *) LUT4 i2_4_lut (.A(n18), 
            .B(onsquarex_N_123), .C(internalcol[9]), .D(\x[9] ), .Z(n9));
    defparam i2_4_lut.INIT = "0x80c8";
    (* syn_use_carry_chain=1 *) FD1P3XZ col_50__i8 (.D(n45[8]), .SP(VCC_net), 
            .CK(internal25clk), .SR(col_9__N_101), .Q(internalcol[8]));
    defparam col_50__i8.REGSET = "RESET";
    defparam col_50__i8.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=91, LSE_LCOL=18, LSE_RCOL=21, LSE_LLINE=80, LSE_RLINE=80, lineinfo="@7(20[2],32[9])" *) FD1P3XZ row__i0 (.D(n57[0]), 
            .SP(n187), .CK(internal25clk), .SR(row_9__N_112), .Q(internalrow[0]));
    defparam row__i0.REGSET = "RESET";
    defparam row__i0.SRMODE = "CE_OVER_LSR";
    (* lut_function="(!((B+(C+!(D)))+!A))" *) LUT4 i4_4_lut_adj_9 (.A(n18_adj_2), 
            .B(internalrow[9]), .C(\y[9] ), .D(onsquarey_N_135), .Z(n11));
    defparam i4_4_lut_adj_9.INIT = "0x0200";
    (* lut_function="(!(((C+(D))+!B)+!A))" *) LUT4 i6_4_lut (.A(n11), .B(n9), 
            .C(n1462), .D(n717), .Z(RGB_c_0));
    defparam i6_4_lut.INIT = "0x0008";
    (* lut_function="((B+(C))+!A)" *) LUT4 i1_3_lut (.A(internalcol[9]), .B(internalcol[6]), 
            .C(internalcol[5]), .Z(n6));
    defparam i1_3_lut.INIT = "0xfdfd";
    (* lut_function="((((D)+!C)+!B)+!A)" *) LUT4 i4_4_lut_adj_10 (.A(internalcol[1]), 
            .B(internalcol[2]), .C(internalcol[3]), .D(n6), .Z(n1464));
    defparam i4_4_lut_adj_10.INIT = "0xff7f";
    (* lut_function="(A (B))" *) LUT4 i1184_2_lut (.A(internalcol[8]), .B(internalcol[0]), 
            .Z(n1645));
    defparam i1184_2_lut.INIT = "0x8888";
    (* lut_function="(!((B+(C+!(D)))+!A))", lineinfo="@7(22[7],22[21])" *) LUT4 i1424_4_lut (.A(n1645), 
            .B(n1464), .C(internalcol[7]), .D(internalcol[4]), .Z(col_9__N_101));
    defparam i1424_4_lut.INIT = "0x0200";
    FA2 col_50_add_4_9 (.A0(GND_net), .B0(GND_net), .C0(internalcol[7]), 
        .D0(n842), .CI0(n842), .A1(GND_net), .B1(GND_net), .C1(internalcol[8]), 
        .D1(n2625), .CI1(n2625), .CO0(n2625), .CO1(n844), .S0(n45[7]), 
        .S1(n45[8]));
    defparam col_50_add_4_9.INIT0 = "0xc33c";
    defparam col_50_add_4_9.INIT1 = "0xc33c";
    (* syn_use_carry_chain=1 *) FD1P3XZ col_50__i7 (.D(n45[7]), .SP(VCC_net), 
            .CK(internal25clk), .SR(col_9__N_101), .Q(internalcol[7]));
    defparam col_50__i7.REGSET = "RESET";
    defparam col_50__i7.SRMODE = "CE_OVER_LSR";
    FA2 col_50_add_4_7 (.A0(GND_net), .B0(GND_net), .C0(internalcol[5]), 
        .D0(n840), .CI0(n840), .A1(GND_net), .B1(GND_net), .C1(internalcol[6]), 
        .D1(n2622), .CI1(n2622), .CO0(n2622), .CO1(n842), .S0(n45[5]), 
        .S1(n45[6]));
    defparam col_50_add_4_7.INIT0 = "0xc33c";
    defparam col_50_add_4_7.INIT1 = "0xc33c";
    (* syn_use_carry_chain=1 *) FD1P3XZ col_50__i6 (.D(n45[6]), .SP(VCC_net), 
            .CK(internal25clk), .SR(col_9__N_101), .Q(internalcol[6]));
    defparam col_50__i6.REGSET = "RESET";
    defparam col_50__i6.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ col_50__i5 (.D(n45[5]), .SP(VCC_net), 
            .CK(internal25clk), .SR(col_9__N_101), .Q(internalcol[5]));
    defparam col_50__i5.REGSET = "RESET";
    defparam col_50__i5.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ col_50__i4 (.D(n45[4]), .SP(VCC_net), 
            .CK(internal25clk), .SR(col_9__N_101), .Q(internalcol[4]));
    defparam col_50__i4.REGSET = "RESET";
    defparam col_50__i4.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ col_50__i3 (.D(n45[3]), .SP(VCC_net), 
            .CK(internal25clk), .SR(col_9__N_101), .Q(internalcol[3]));
    defparam col_50__i3.REGSET = "RESET";
    defparam col_50__i3.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ col_50__i2 (.D(n45[2]), .SP(VCC_net), 
            .CK(internal25clk), .SR(col_9__N_101), .Q(internalcol[2]));
    defparam col_50__i2.REGSET = "RESET";
    defparam col_50__i2.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ col_50__i1 (.D(n45[1]), .SP(VCC_net), 
            .CK(internal25clk), .SR(col_9__N_101), .Q(internalcol[1]));
    defparam col_50__i1.REGSET = "RESET";
    defparam col_50__i1.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=91, LSE_LCOL=18, LSE_RCOL=21, LSE_LLINE=80, LSE_RLINE=80, lineinfo="@7(20[2],32[9])" *) FD1P3XZ row__i9 (.D(n57[9]), 
            .SP(n187), .CK(internal25clk), .SR(row_9__N_112), .Q(internalrow[9]));
    defparam row__i9.REGSET = "RESET";
    defparam row__i9.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=91, LSE_LCOL=18, LSE_RCOL=21, LSE_LLINE=80, LSE_RLINE=80, lineinfo="@7(20[2],32[9])" *) FD1P3XZ row__i8 (.D(n57[8]), 
            .SP(n187), .CK(internal25clk), .SR(row_9__N_112), .Q(internalrow[8]));
    defparam row__i8.REGSET = "RESET";
    defparam row__i8.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=91, LSE_LCOL=18, LSE_RCOL=21, LSE_LLINE=80, LSE_RLINE=80, lineinfo="@7(20[2],32[9])" *) FD1P3XZ row__i7 (.D(n57[7]), 
            .SP(n187), .CK(internal25clk), .SR(row_9__N_112), .Q(internalrow[7]));
    defparam row__i7.REGSET = "RESET";
    defparam row__i7.SRMODE = "CE_OVER_LSR";
    FA2 col_50_add_4_5 (.A0(GND_net), .B0(GND_net), .C0(internalcol[3]), 
        .D0(n838), .CI0(n838), .A1(GND_net), .B1(GND_net), .C1(internalcol[4]), 
        .D1(n2619), .CI1(n2619), .CO0(n2619), .CO1(n840), .S0(n45[3]), 
        .S1(n45[4]));
    defparam col_50_add_4_5.INIT0 = "0xc33c";
    defparam col_50_add_4_5.INIT1 = "0xc33c";
    (* LSE_LINE_FILE_ID=91, LSE_LCOL=18, LSE_RCOL=21, LSE_LLINE=80, LSE_RLINE=80, lineinfo="@7(20[2],32[9])" *) FD1P3XZ row__i6 (.D(n57[6]), 
            .SP(n187), .CK(internal25clk), .SR(row_9__N_112), .Q(internalrow[6]));
    defparam row__i6.REGSET = "RESET";
    defparam row__i6.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=91, LSE_LCOL=18, LSE_RCOL=21, LSE_LLINE=80, LSE_RLINE=80, lineinfo="@7(20[2],32[9])" *) FD1P3XZ row__i5 (.D(n57[5]), 
            .SP(n187), .CK(internal25clk), .SR(row_9__N_112), .Q(internalrow[5]));
    defparam row__i5.REGSET = "RESET";
    defparam row__i5.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=91, LSE_LCOL=18, LSE_RCOL=21, LSE_LLINE=80, LSE_RLINE=80, lineinfo="@7(20[2],32[9])" *) FD1P3XZ row__i4 (.D(n57[4]), 
            .SP(n187), .CK(internal25clk), .SR(row_9__N_112), .Q(internalrow[4]));
    defparam row__i4.REGSET = "RESET";
    defparam row__i4.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=91, LSE_LCOL=18, LSE_RCOL=21, LSE_LLINE=80, LSE_RLINE=80, lineinfo="@7(20[2],32[9])" *) FD1P3XZ row__i3 (.D(n57[3]), 
            .SP(n187), .CK(internal25clk), .SR(row_9__N_112), .Q(internalrow[3]));
    defparam row__i3.REGSET = "RESET";
    defparam row__i3.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=91, LSE_LCOL=18, LSE_RCOL=21, LSE_LLINE=80, LSE_RLINE=80, lineinfo="@7(20[2],32[9])" *) FD1P3XZ row__i2 (.D(n57[2]), 
            .SP(n187), .CK(internal25clk), .SR(row_9__N_112), .Q(internalrow[2]));
    defparam row__i2.REGSET = "RESET";
    defparam row__i2.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=91, LSE_LCOL=18, LSE_RCOL=21, LSE_LLINE=80, LSE_RLINE=80, lineinfo="@7(20[2],32[9])" *) FD1P3XZ row__i1 (.D(n57[1]), 
            .SP(n187), .CK(internal25clk), .SR(row_9__N_112), .Q(internalrow[1]));
    defparam row__i1.REGSET = "RESET";
    defparam row__i1.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A+((C+(D))+!B))", lineinfo="@7(29[7],29[21])" *) LUT4 i6_4_lut_adj_11 (.A(internalrow[7]), 
            .B(internalrow[3]), .C(internalrow[4]), .D(internalrow[6]), 
            .Z(n16));
    defparam i6_4_lut_adj_11.INIT = "0xfffb";
    (* lut_function="(A+(B+!(C (D))))", lineinfo="@7(29[7],29[21])" *) LUT4 i7_4_lut (.A(internalrow[0]), 
            .B(internalrow[8]), .C(internalrow[9]), .D(internalrow[2]), 
            .Z(n17));
    defparam i7_4_lut.INIT = "0xefff";
    (* lut_function="(!(A+(B+(C+(D)))))", lineinfo="@7(29[7],29[21])" *) LUT4 i1428_4_lut (.A(n17), 
            .B(internalrow[5]), .C(n16), .D(internalrow[1]), .Z(row_9__N_112));
    defparam i1428_4_lut.INIT = "0x0001";
    (* syn_use_carry_chain=1 *) FD1P3XZ col_50__i0 (.D(n45[0]), .SP(VCC_net), 
            .CK(internal25clk), .SR(col_9__N_101), .Q(internalcol[0]));
    defparam col_50__i0.REGSET = "RESET";
    defparam col_50__i0.SRMODE = "CE_OVER_LSR";
    VHI i1 (.Z(VCC_net));
    
endmodule

//
// Verilog Description of module my_pll
//

module my_pll (input GND_net, input ext12m_c, output testPLLout_c, output internal25clk);
    
    (* is_clock=1, lineinfo="@6(7[4],7[10])" *) wire ext12m_c;
    (* is_clock=1, lineinfo="@6(11[4],11[14])" *) wire testPLLout_c;
    (* is_clock=1, lineinfo="@6(63[9],63[22])" *) wire internal25clk;
    
    (* lineinfo="@0(35[41],48[26])" *) \my_pll_ipgen_lscc_pll(DIVR="0",DIVF="66",DIVQ="5",FILTER_RANGE="1",PLLOUT_SELECT_PORTA="GENCLK",PLLOUT_SELECT_PORTB="GENCLK",FREQUENCY_PIN_REFERENCECLK="12.000000") lscc_pll_inst (GND_net, 
            ext12m_c, testPLLout_c, internal25clk);
    
endmodule

//
// Verilog Description of module \my_pll_ipgen_lscc_pll(DIVR="0",DIVF="66",DIVQ="5",FILTER_RANGE="1",PLLOUT_SELECT_PORTA="GENCLK",PLLOUT_SELECT_PORTB="GENCLK",FREQUENCY_PIN_REFERENCECLK="12.000000") 
//

module \my_pll_ipgen_lscc_pll(DIVR="0",DIVF="66",DIVQ="5",FILTER_RANGE="1",PLLOUT_SELECT_PORTA="GENCLK",PLLOUT_SELECT_PORTB="GENCLK",FREQUENCY_PIN_REFERENCECLK="12.000000") (input GND_net, 
            input ext12m_c, output testPLLout_c, output internal25clk);
    
    (* is_clock=1, lineinfo="@6(7[4],7[10])" *) wire ext12m_c;
    (* is_clock=1, lineinfo="@6(11[4],11[14])" *) wire testPLLout_c;
    (* is_clock=1, lineinfo="@6(63[9],63[22])" *) wire internal25clk;
    
    wire VCC_net, feedback_w;
    
    (* syn_instantiated=1, LSE_LINE_FILE_ID=89, LSE_LCOL=41, LSE_RCOL=26, LSE_LLINE=35, LSE_RLINE=48, lineinfo="@0(35[41],48[26])" *) PLL_B u_PLL_B (.REFERENCECLK(ext12m_c), 
            .FEEDBACK(feedback_w), .DYNAMICDELAY7(GND_net), .DYNAMICDELAY6(GND_net), 
            .DYNAMICDELAY5(GND_net), .DYNAMICDELAY4(GND_net), .DYNAMICDELAY3(GND_net), 
            .DYNAMICDELAY2(GND_net), .DYNAMICDELAY1(GND_net), .DYNAMICDELAY0(GND_net), 
            .BYPASS(GND_net), .RESET_N(VCC_net), .SCLK(GND_net), .SDI(GND_net), 
            .LATCH(GND_net), .INTFBOUT(feedback_w), .OUTCORE(testPLLout_c), 
            .OUTGLOBAL(internal25clk));
    defparam u_PLL_B.FEEDBACK_PATH = "SIMPLE";
    defparam u_PLL_B.DELAY_ADJUSTMENT_MODE_FEEDBACK = "FIXED";
    defparam u_PLL_B.FDA_FEEDBACK = "0";
    defparam u_PLL_B.DELAY_ADJUSTMENT_MODE_RELATIVE = "FIXED";
    defparam u_PLL_B.FDA_RELATIVE = "0";
    defparam u_PLL_B.SHIFTREG_DIV_MODE = "0";
    defparam u_PLL_B.PLLOUT_SELECT_PORTA = "GENCLK";
    defparam u_PLL_B.PLLOUT_SELECT_PORTB = "GENCLK";
    defparam u_PLL_B.DIVR = "0";
    defparam u_PLL_B.DIVF = "66";
    defparam u_PLL_B.DIVQ = "5";
    defparam u_PLL_B.FILTER_RANGE = "1";
    defparam u_PLL_B.EXTERNAL_DIVIDE_FACTOR = "NONE";
    defparam u_PLL_B.ENABLE_ICEGATE_PORTA = "0";
    defparam u_PLL_B.ENABLE_ICEGATE_PORTB = "0";
    defparam u_PLL_B.TEST_MODE = "0";
    defparam u_PLL_B.FREQUENCY_PIN_REFERENCECLK = "12.000000";
    VHI i1 (.Z(VCC_net));
    
endmodule

//
// Verilog Description of module pattern_gen
//

module pattern_gen (input [9:0]internalrow, input [9:0]internalcol, output onsquarex_N_123, 
            input GND_net, output \x[9] , output n18, output onsquarey_N_135, 
            output n18_adj_1, input n189, input internal60hzclk, input x_9__N_166, 
            input \controller_buttons_signal[5] , input \controller_buttons_signal[4] , 
            output \y[9] );
    
    (* is_clock=1, lineinfo="@6(68[9],68[24])" *) wire internal60hzclk;
    
    wire n4;
    wire [9:0]onsquarex_N_124;
    
    wire n6, n8, n10, n12, n14, n16, n18_c, n4_adj_187, n6_adj_188, 
        n8_adj_189, n10_adj_190, n12_adj_191, n14_adj_192, n16_adj_193;
    (* lineinfo="@4(29[8],29[9])" *) wire [9:0]x;
    
    wire n4_adj_194, n6_adj_195, n8_adj_196, n10_adj_197, n12_adj_198, 
        n14_adj_199, n16_adj_200, n18_adj_201, n855, n2532;
    (* lineinfo="@4(30[8],30[9])" *) wire [9:0]y;
    
    wire n4_adj_203, n6_adj_204, n853, n2529, n851, n2526, n849, 
        n2523, VCC_net, n8_adj_205, n10_adj_206, n12_adj_207, n14_adj_208, 
        n847, n2520, n2517, n16_adj_209;
    
    (* lut_function="(A (B+!(C))+!A !((C)+!B))", lineinfo="@4(39[40],39[51])" *) LUT4 row_9__I_0_i6_3_lut (.A(n4), 
            .B(onsquarex_N_124[2]), .C(internalrow[2]), .Z(n6));
    defparam row_9__I_0_i6_3_lut.INIT = "0x8e8e";
    (* lut_function="(A (B+!(C))+!A !((C)+!B))", lineinfo="@4(39[40],39[51])" *) LUT4 row_9__I_0_i8_3_lut (.A(n6), 
            .B(onsquarex_N_124[3]), .C(internalrow[3]), .Z(n8));
    defparam row_9__I_0_i8_3_lut.INIT = "0x8e8e";
    (* lut_function="(A (B+!(C))+!A !((C)+!B))", lineinfo="@4(39[40],39[51])" *) LUT4 row_9__I_0_i10_3_lut (.A(n8), 
            .B(onsquarex_N_124[4]), .C(internalrow[4]), .Z(n10));
    defparam row_9__I_0_i10_3_lut.INIT = "0x8e8e";
    (* lut_function="(A (B+!(C))+!A !((C)+!B))", lineinfo="@4(39[40],39[51])" *) LUT4 row_9__I_0_i12_3_lut (.A(n10), 
            .B(onsquarex_N_124[5]), .C(internalrow[5]), .Z(n12));
    defparam row_9__I_0_i12_3_lut.INIT = "0x8e8e";
    (* lut_function="(A (B+!(C))+!A !((C)+!B))", lineinfo="@4(39[40],39[51])" *) LUT4 row_9__I_0_i14_3_lut (.A(n12), 
            .B(onsquarex_N_124[6]), .C(internalrow[6]), .Z(n14));
    defparam row_9__I_0_i14_3_lut.INIT = "0x8e8e";
    (* lut_function="(A (B+!(C))+!A !((C)+!B))", lineinfo="@4(39[40],39[51])" *) LUT4 row_9__I_0_i16_3_lut (.A(n14), 
            .B(onsquarex_N_124[7]), .C(internalrow[7]), .Z(n16));
    defparam row_9__I_0_i16_3_lut.INIT = "0x8e8e";
    (* lut_function="(A (B+!(C))+!A !((C)+!B))", lineinfo="@4(39[40],39[51])" *) LUT4 row_9__I_0_i18_3_lut (.A(n16), 
            .B(onsquarex_N_124[8]), .C(internalrow[8]), .Z(n18_c));
    defparam row_9__I_0_i18_3_lut.INIT = "0x8e8e";
    (* lut_function="(A (B+!(C))+!A !((C)+!B))", lineinfo="@4(38[40],38[51])" *) LUT4 col_9__I_0_i6_3_lut (.A(n4_adj_187), 
            .B(onsquarex_N_124[2]), .C(internalcol[2]), .Z(n6_adj_188));
    defparam col_9__I_0_i6_3_lut.INIT = "0x8e8e";
    (* lut_function="(A (B+!(C))+!A !((C)+!B))", lineinfo="@4(38[40],38[51])" *) LUT4 col_9__I_0_i8_3_lut (.A(n6_adj_188), 
            .B(onsquarex_N_124[3]), .C(internalcol[3]), .Z(n8_adj_189));
    defparam col_9__I_0_i8_3_lut.INIT = "0x8e8e";
    (* lut_function="(A (B+!(C))+!A !((C)+!B))", lineinfo="@4(38[40],38[51])" *) LUT4 col_9__I_0_i10_3_lut (.A(n8_adj_189), 
            .B(onsquarex_N_124[4]), .C(internalcol[4]), .Z(n10_adj_190));
    defparam col_9__I_0_i10_3_lut.INIT = "0x8e8e";
    (* lut_function="(A (B+!(C))+!A !((C)+!B))", lineinfo="@4(38[40],38[51])" *) LUT4 col_9__I_0_i12_3_lut (.A(n10_adj_190), 
            .B(onsquarex_N_124[5]), .C(internalcol[5]), .Z(n12_adj_191));
    defparam col_9__I_0_i12_3_lut.INIT = "0x8e8e";
    (* lut_function="(A (B+!(C))+!A !((C)+!B))", lineinfo="@4(38[40],38[51])" *) LUT4 col_9__I_0_i14_3_lut (.A(n12_adj_191), 
            .B(onsquarex_N_124[6]), .C(internalcol[6]), .Z(n14_adj_192));
    defparam col_9__I_0_i14_3_lut.INIT = "0x8e8e";
    (* lut_function="(A (B+!(C))+!A !((C)+!B))", lineinfo="@4(38[40],38[51])" *) LUT4 col_9__I_0_i16_3_lut (.A(n14_adj_192), 
            .B(onsquarex_N_124[7]), .C(internalcol[7]), .Z(n16_adj_193));
    defparam col_9__I_0_i16_3_lut.INIT = "0x8e8e";
    (* lut_function="(A (B+!(C))+!A !(B (C (D))+!B (C+(D))))", lineinfo="@4(38[27],38[35])" *) LUT4 x_9__I_0_i4_4_lut (.A(internalcol[0]), 
            .B(internalcol[1]), .C(x[1]), .D(x[0]), .Z(n4_adj_194));
    defparam x_9__I_0_i4_4_lut.INIT = "0x8ecf";
    (* lut_function="(A (B+!(C))+!A !((C)+!B))", lineinfo="@4(38[27],38[35])" *) LUT4 x_9__I_0_i6_3_lut (.A(n4_adj_194), 
            .B(internalcol[2]), .C(x[2]), .Z(n6_adj_195));
    defparam x_9__I_0_i6_3_lut.INIT = "0x8e8e";
    (* lut_function="(A (B+!(C))+!A !((C)+!B))", lineinfo="@4(38[27],38[35])" *) LUT4 x_9__I_0_i8_3_lut (.A(n6_adj_195), 
            .B(internalcol[3]), .C(x[3]), .Z(n8_adj_196));
    defparam x_9__I_0_i8_3_lut.INIT = "0x8e8e";
    (* lut_function="(A (B+!(C))+!A !((C)+!B))", lineinfo="@4(38[27],38[35])" *) LUT4 x_9__I_0_i10_3_lut (.A(n8_adj_196), 
            .B(internalcol[4]), .C(x[4]), .Z(n10_adj_197));
    defparam x_9__I_0_i10_3_lut.INIT = "0x8e8e";
    (* lut_function="(A (B+!(C))+!A !((C)+!B))", lineinfo="@4(38[27],38[35])" *) LUT4 x_9__I_0_i12_3_lut (.A(n10_adj_197), 
            .B(internalcol[5]), .C(x[5]), .Z(n12_adj_198));
    defparam x_9__I_0_i12_3_lut.INIT = "0x8e8e";
    (* lut_function="(A (B+!(C))+!A !((C)+!B))", lineinfo="@4(38[27],38[35])" *) LUT4 x_9__I_0_i14_3_lut (.A(n12_adj_198), 
            .B(internalcol[6]), .C(x[6]), .Z(n14_adj_199));
    defparam x_9__I_0_i14_3_lut.INIT = "0x8e8e";
    (* lut_function="(A (B+!(C))+!A !((C)+!B))", lineinfo="@4(38[27],38[35])" *) LUT4 x_9__I_0_i16_3_lut (.A(n14_adj_199), 
            .B(internalcol[7]), .C(x[7]), .Z(n16_adj_200));
    defparam x_9__I_0_i16_3_lut.INIT = "0x8e8e";
    (* lut_function="(A (B+!(C))+!A !((C)+!B))", lineinfo="@4(38[40],38[51])" *) LUT4 col_9__I_0_i18_3_lut (.A(n16_adj_193), 
            .B(onsquarex_N_124[8]), .C(internalcol[8]), .Z(n18_adj_201));
    defparam col_9__I_0_i18_3_lut.INIT = "0x8e8e";
    (* lut_function="(A (B+!(C))+!A !((C)+!B))", lineinfo="@4(38[40],38[51])" *) LUT4 col_9__I_0_i20_3_lut (.A(n18_adj_201), 
            .B(onsquarex_N_124[9]), .C(internalcol[9]), .Z(onsquarex_N_123));
    defparam col_9__I_0_i20_3_lut.INIT = "0x8e8e";
    FA2 add_4_add_5_11 (.A0(GND_net), .B0(\x[9] ), .C0(GND_net), .D0(n855), 
        .CI0(n855), .A1(GND_net), .B1(GND_net), .C1(GND_net), .D1(n2532), 
        .CI1(n2532), .CO0(n2532), .S0(onsquarex_N_124[9]));
    defparam add_4_add_5_11.INIT0 = "0xc33c";
    defparam add_4_add_5_11.INIT1 = "0xc33c";
    (* lut_function="(A (B+!(C))+!A !((C)+!B))", lineinfo="@4(38[27],38[35])" *) LUT4 x_9__I_0_i18_3_lut (.A(n16_adj_200), 
            .B(internalcol[8]), .C(x[8]), .Z(n18));
    defparam x_9__I_0_i18_3_lut.INIT = "0x8e8e";
    (* lut_function="(A (B+!(C))+!A !(B (C (D))+!B (C+(D))))", lineinfo="@4(39[27],39[35])" *) LUT4 y_9__I_0_i4_4_lut (.A(internalrow[0]), 
            .B(internalrow[1]), .C(y[1]), .D(y[0]), .Z(n4_adj_203));
    defparam y_9__I_0_i4_4_lut.INIT = "0x8ecf";
    (* lut_function="(A (B+!(C))+!A !((C)+!B))", lineinfo="@4(39[27],39[35])" *) LUT4 y_9__I_0_i6_3_lut (.A(n4_adj_203), 
            .B(internalrow[2]), .C(y[2]), .Z(n6_adj_204));
    defparam y_9__I_0_i6_3_lut.INIT = "0x8e8e";
    FA2 add_4_add_5_9 (.A0(GND_net), .B0(x[7]), .C0(GND_net), .D0(n853), 
        .CI0(n853), .A1(GND_net), .B1(x[8]), .C1(GND_net), .D1(n2529), 
        .CI1(n2529), .CO0(n2529), .CO1(n855), .S0(onsquarex_N_124[7]), 
        .S1(onsquarex_N_124[8]));
    defparam add_4_add_5_9.INIT0 = "0xc33c";
    defparam add_4_add_5_9.INIT1 = "0xc33c";
    FA2 add_4_add_5_7 (.A0(GND_net), .B0(x[5]), .C0(GND_net), .D0(n851), 
        .CI0(n851), .A1(GND_net), .B1(x[6]), .C1(GND_net), .D1(n2526), 
        .CI1(n2526), .CO0(n2526), .CO1(n853), .S0(onsquarex_N_124[5]), 
        .S1(onsquarex_N_124[6]));
    defparam add_4_add_5_7.INIT0 = "0xc33c";
    defparam add_4_add_5_7.INIT1 = "0xc33c";
    FA2 add_4_add_5_5 (.A0(GND_net), .B0(x[3]), .C0(VCC_net), .D0(n849), 
        .CI0(n849), .A1(GND_net), .B1(x[4]), .C1(GND_net), .D1(n2523), 
        .CI1(n2523), .CO0(n2523), .CO1(n851), .S0(onsquarex_N_124[3]), 
        .S1(onsquarex_N_124[4]));
    defparam add_4_add_5_5.INIT0 = "0xc33c";
    defparam add_4_add_5_5.INIT1 = "0xc33c";
    (* lut_function="(A (B+!(C))+!A !((C)+!B))", lineinfo="@4(39[27],39[35])" *) LUT4 y_9__I_0_i8_3_lut (.A(n6_adj_204), 
            .B(internalrow[3]), .C(y[3]), .Z(n8_adj_205));
    defparam y_9__I_0_i8_3_lut.INIT = "0x8e8e";
    (* lut_function="(A (B+!(C))+!A !((C)+!B))", lineinfo="@4(39[27],39[35])" *) LUT4 y_9__I_0_i10_3_lut (.A(n8_adj_205), 
            .B(internalrow[4]), .C(y[4]), .Z(n10_adj_206));
    defparam y_9__I_0_i10_3_lut.INIT = "0x8e8e";
    (* lut_function="(A (B+!(C))+!A !((C)+!B))", lineinfo="@4(39[27],39[35])" *) LUT4 y_9__I_0_i12_3_lut (.A(n10_adj_206), 
            .B(internalrow[5]), .C(y[5]), .Z(n12_adj_207));
    defparam y_9__I_0_i12_3_lut.INIT = "0x8e8e";
    (* lut_function="(A (B+!(C))+!A !((C)+!B))", lineinfo="@4(39[27],39[35])" *) LUT4 y_9__I_0_i14_3_lut (.A(n12_adj_207), 
            .B(internalrow[6]), .C(y[6]), .Z(n14_adj_208));
    defparam y_9__I_0_i14_3_lut.INIT = "0x8e8e";
    FA2 add_4_add_5_3 (.A0(GND_net), .B0(x[1]), .C0(GND_net), .D0(n847), 
        .CI0(n847), .A1(GND_net), .B1(x[2]), .C1(GND_net), .D1(n2520), 
        .CI1(n2520), .CO0(n2520), .CO1(n849), .S0(onsquarex_N_124[1]), 
        .S1(onsquarex_N_124[2]));
    defparam add_4_add_5_3.INIT0 = "0xc33c";
    defparam add_4_add_5_3.INIT1 = "0xc33c";
    FA2 add_4_add_5_1 (.A0(GND_net), .B0(GND_net), .C0(GND_net), .A1(GND_net), 
        .B1(x[0]), .C1(VCC_net), .D1(n2517), .CI1(n2517), .CO0(n2517), 
        .CO1(n847), .S1(onsquarex_N_124[0]));
    defparam add_4_add_5_1.INIT0 = "0xc33c";
    defparam add_4_add_5_1.INIT1 = "0xc33c";
    (* lut_function="(A (B+!(C))+!A !((C)+!B))", lineinfo="@4(39[27],39[35])" *) LUT4 y_9__I_0_i16_3_lut (.A(n14_adj_208), 
            .B(internalrow[7]), .C(y[7]), .Z(n16_adj_209));
    defparam y_9__I_0_i16_3_lut.INIT = "0x8e8e";
    (* lut_function="(A (B+!(C))+!A !((C)+!B))", lineinfo="@4(39[40],39[51])" *) LUT4 row_9__I_0_i20_3_lut (.A(n18_c), 
            .B(onsquarex_N_124[9]), .C(internalrow[9]), .Z(onsquarey_N_135));
    defparam row_9__I_0_i20_3_lut.INIT = "0x8e8e";
    (* lut_function="(A (B+!(C))+!A !((C)+!B))", lineinfo="@4(39[27],39[35])" *) LUT4 y_9__I_0_i18_3_lut (.A(n16_adj_209), 
            .B(internalrow[8]), .C(y[8]), .Z(n18_adj_1));
    defparam y_9__I_0_i18_3_lut.INIT = "0x8e8e";
    (* lut_function="(!(A (B (C (D))+!B (C+(D)))+!A ((C)+!B)))", lineinfo="@4(38[40],38[51])" *) LUT4 col_9__I_0_i4_4_lut (.A(onsquarex_N_124[0]), 
            .B(onsquarex_N_124[1]), .C(internalcol[1]), .D(internalcol[0]), 
            .Z(n4_adj_187));
    defparam col_9__I_0_i4_4_lut.INIT = "0x0c8e";
    (* lut_function="(!(A (B (C (D))+!B (C+(D)))+!A ((C)+!B)))", lineinfo="@4(39[40],39[51])" *) LUT4 row_9__I_0_i4_4_lut (.A(onsquarex_N_124[0]), 
            .B(onsquarex_N_124[1]), .C(internalrow[1]), .D(internalrow[0]), 
            .Z(n4));
    defparam row_9__I_0_i4_4_lut.INIT = "0x0c8e";
    (* lineinfo="@4(32[11],32[21])" *) game_logic game (n189, {\x[9] , x[8:0]}, 
            internal60hzclk, x_9__N_166, \controller_buttons_signal[5] , 
            \controller_buttons_signal[4] , {\y[9] , y[8:0]}, GND_net);
    VHI i1 (.Z(VCC_net));
    
endmodule

//
// Verilog Description of module game_logic
//

module game_logic (input n189, output [9:0]x, input internal60hzclk, input x_9__N_166, 
            input \controller_buttons_signal[5] , input \controller_buttons_signal[4] , 
            output [9:0]y, input GND_net);
    
    (* is_clock=1, lineinfo="@6(68[9],68[24])" *) wire internal60hzclk;
    wire [9:0]n57;
    
    wire n83;
    wire [10:0]n62;
    
    wire n888, n2613, n886, n2610, n794, n2634, VCC_net, n796, 
        n2637, n798, n2508, n802, n2646, n800, n2643, n884, 
        n2607, n2640, n882, n2604, n880, n2601, n2535, n1471;
    
    (* LSE_LINE_FILE_ID=92, LSE_LCOL=11, LSE_RCOL=21, LSE_LLINE=32, LSE_RLINE=32, lineinfo="@2(18[2],38[9])" *) FD1P3XZ y__i0 (.D(n62[1]), 
            .SP(VCC_net), .CK(internal60hzclk), .SR(x_9__N_166), .Q(y[0]));
    defparam y__i0.REGSET = "RESET";
    defparam y__i0.SRMODE = "CE_OVER_LSR";
    (* lut_function="(!((B)+!A))", lineinfo="@2(34[4],36[11])" *) LUT4 i22_2_lut (.A(\controller_buttons_signal[5] ), 
            .B(\controller_buttons_signal[4] ), .Z(n83));
    defparam i22_2_lut.INIT = "0x2222";
    (* LSE_LINE_FILE_ID=92, LSE_LCOL=11, LSE_RCOL=21, LSE_LLINE=32, LSE_RLINE=32, lineinfo="@2(18[2],38[9])" *) FD1P3XZ y__i9 (.D(n62[10]), 
            .SP(VCC_net), .CK(internal60hzclk), .SR(x_9__N_166), .Q(y[9]));
    defparam y__i9.REGSET = "RESET";
    defparam y__i9.SRMODE = "CE_OVER_LSR";
    (* lineinfo="@2(19[3],37[10])" *) FA2 add_581_11 (.A0(GND_net), .B0(y[9]), 
            .C0(n83), .D0(n888), .CI0(n888), .A1(GND_net), .B1(GND_net), 
            .C1(GND_net), .D1(n2613), .CI1(n2613), .CO0(n2613), .S0(n62[10]));
    defparam add_581_11.INIT0 = "0xc33c";
    defparam add_581_11.INIT1 = "0xc33c";
    (* lineinfo="@2(19[3],37[10])" *) FA2 add_581_9 (.A0(GND_net), .B0(y[7]), 
            .C0(n83), .D0(n886), .CI0(n886), .A1(GND_net), .B1(y[8]), 
            .C1(n83), .D1(n2610), .CI1(n2610), .CO0(n2610), .CO1(n888), 
            .S0(n62[8]), .S1(n62[9]));
    defparam add_581_9.INIT0 = "0xc33c";
    defparam add_581_9.INIT1 = "0xc33c";
    FA2 sub_34_add_2_add_5_3 (.A0(GND_net), .B0(x[1]), .C0(VCC_net), .D0(n794), 
        .CI0(n794), .A1(GND_net), .B1(x[2]), .C1(VCC_net), .D1(n2634), 
        .CI1(n2634), .CO0(n2634), .CO1(n796), .S0(n57[1]), .S1(n57[2]));
    defparam sub_34_add_2_add_5_3.INIT0 = "0xc33c";
    defparam sub_34_add_2_add_5_3.INIT1 = "0xc33c";
    FA2 sub_34_add_2_add_5_5 (.A0(GND_net), .B0(x[3]), .C0(VCC_net), .D0(n796), 
        .CI0(n796), .A1(GND_net), .B1(x[4]), .C1(VCC_net), .D1(n2637), 
        .CI1(n2637), .CO0(n2637), .CO1(n798), .S0(n57[3]), .S1(n57[4]));
    defparam sub_34_add_2_add_5_5.INIT0 = "0xc33c";
    defparam sub_34_add_2_add_5_5.INIT1 = "0xc33c";
    FA2 sub_34_add_2_add_5_1 (.A0(GND_net), .B0(GND_net), .C0(GND_net), 
        .A1(GND_net), .B1(x[0]), .C1(VCC_net), .D1(n2508), .CI1(n2508), 
        .CO0(n2508), .CO1(n794), .S1(n57[0]));
    defparam sub_34_add_2_add_5_1.INIT0 = "0xc33c";
    defparam sub_34_add_2_add_5_1.INIT1 = "0xc33c";
    FA2 sub_34_add_2_add_5_11 (.A0(GND_net), .B0(x[9]), .C0(VCC_net), 
        .D0(n802), .CI0(n802), .A1(GND_net), .B1(GND_net), .C1(GND_net), 
        .D1(n2646), .CI1(n2646), .CO0(n2646), .S0(n57[9]));
    defparam sub_34_add_2_add_5_11.INIT0 = "0xc33c";
    defparam sub_34_add_2_add_5_11.INIT1 = "0xc33c";
    FA2 sub_34_add_2_add_5_9 (.A0(GND_net), .B0(x[7]), .C0(VCC_net), .D0(n800), 
        .CI0(n800), .A1(GND_net), .B1(x[8]), .C1(VCC_net), .D1(n2643), 
        .CI1(n2643), .CO0(n2643), .CO1(n802), .S0(n57[7]), .S1(n57[8]));
    defparam sub_34_add_2_add_5_9.INIT0 = "0xc33c";
    defparam sub_34_add_2_add_5_9.INIT1 = "0xc33c";
    (* lineinfo="@2(19[3],37[10])" *) FA2 add_581_7 (.A0(GND_net), .B0(y[5]), 
            .C0(n83), .D0(n884), .CI0(n884), .A1(GND_net), .B1(y[6]), 
            .C1(n83), .D1(n2607), .CI1(n2607), .CO0(n2607), .CO1(n886), 
            .S0(n62[6]), .S1(n62[7]));
    defparam add_581_7.INIT0 = "0xc33c";
    defparam add_581_7.INIT1 = "0xc33c";
    FA2 sub_34_add_2_add_5_7 (.A0(GND_net), .B0(x[5]), .C0(VCC_net), .D0(n798), 
        .CI0(n798), .A1(GND_net), .B1(x[6]), .C1(VCC_net), .D1(n2640), 
        .CI1(n2640), .CO0(n2640), .CO1(n800), .S0(n57[5]), .S1(n57[6]));
    defparam sub_34_add_2_add_5_7.INIT0 = "0xc33c";
    defparam sub_34_add_2_add_5_7.INIT1 = "0xc33c";
    (* lineinfo="@2(19[3],37[10])" *) FA2 add_581_5 (.A0(GND_net), .B0(y[3]), 
            .C0(n83), .D0(n882), .CI0(n882), .A1(GND_net), .B1(y[4]), 
            .C1(n83), .D1(n2604), .CI1(n2604), .CO0(n2604), .CO1(n884), 
            .S0(n62[4]), .S1(n62[5]));
    defparam add_581_5.INIT0 = "0xc33c";
    defparam add_581_5.INIT1 = "0xc33c";
    (* lineinfo="@2(19[3],37[10])" *) FA2 add_581_3 (.A0(GND_net), .B0(y[1]), 
            .C0(n83), .D0(n880), .CI0(n880), .A1(GND_net), .B1(y[2]), 
            .C1(n83), .D1(n2601), .CI1(n2601), .CO0(n2601), .CO1(n882), 
            .S0(n62[2]), .S1(n62[3]));
    defparam add_581_3.INIT0 = "0xc33c";
    defparam add_581_3.INIT1 = "0xc33c";
    (* lineinfo="@2(19[3],37[10])" *) FA2 add_581_1 (.A0(GND_net), .B0(n83), 
            .C0(GND_net), .A1(GND_net), .B1(y[0]), .C1(n1471), .D1(n2535), 
            .CI1(n2535), .CO0(n2535), .CO1(n880), .S1(n62[1]));
    defparam add_581_1.INIT0 = "0xc33c";
    defparam add_581_1.INIT1 = "0xc33c";
    (* LSE_LINE_FILE_ID=92, LSE_LCOL=11, LSE_RCOL=21, LSE_LLINE=32, LSE_RLINE=32, lineinfo="@2(18[2],38[9])" *) FD1P3XZ y__i8 (.D(n62[9]), 
            .SP(VCC_net), .CK(internal60hzclk), .SR(x_9__N_166), .Q(y[8]));
    defparam y__i8.REGSET = "RESET";
    defparam y__i8.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=92, LSE_LCOL=11, LSE_RCOL=21, LSE_LLINE=32, LSE_RLINE=32, lineinfo="@2(18[2],38[9])" *) FD1P3XZ y__i7 (.D(n62[8]), 
            .SP(VCC_net), .CK(internal60hzclk), .SR(x_9__N_166), .Q(y[7]));
    defparam y__i7.REGSET = "RESET";
    defparam y__i7.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=92, LSE_LCOL=11, LSE_RCOL=21, LSE_LLINE=32, LSE_RLINE=32, lineinfo="@2(18[2],38[9])" *) FD1P3XZ y__i6 (.D(n62[7]), 
            .SP(VCC_net), .CK(internal60hzclk), .SR(x_9__N_166), .Q(y[6]));
    defparam y__i6.REGSET = "RESET";
    defparam y__i6.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=92, LSE_LCOL=11, LSE_RCOL=21, LSE_LLINE=32, LSE_RLINE=32, lineinfo="@2(18[2],38[9])" *) FD1P3XZ y__i5 (.D(n62[6]), 
            .SP(VCC_net), .CK(internal60hzclk), .SR(x_9__N_166), .Q(y[5]));
    defparam y__i5.REGSET = "RESET";
    defparam y__i5.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=92, LSE_LCOL=11, LSE_RCOL=21, LSE_LLINE=32, LSE_RLINE=32, lineinfo="@2(18[2],38[9])" *) FD1P3XZ y__i4 (.D(n62[5]), 
            .SP(VCC_net), .CK(internal60hzclk), .SR(x_9__N_166), .Q(y[4]));
    defparam y__i4.REGSET = "RESET";
    defparam y__i4.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=92, LSE_LCOL=11, LSE_RCOL=21, LSE_LLINE=32, LSE_RLINE=32, lineinfo="@2(18[2],38[9])" *) FD1P3XZ y__i3 (.D(n62[4]), 
            .SP(VCC_net), .CK(internal60hzclk), .SR(x_9__N_166), .Q(y[3]));
    defparam y__i3.REGSET = "RESET";
    defparam y__i3.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=92, LSE_LCOL=11, LSE_RCOL=21, LSE_LLINE=32, LSE_RLINE=32, lineinfo="@2(18[2],38[9])" *) FD1P3XZ y__i2 (.D(n62[3]), 
            .SP(VCC_net), .CK(internal60hzclk), .SR(x_9__N_166), .Q(y[2]));
    defparam y__i2.REGSET = "RESET";
    defparam y__i2.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=92, LSE_LCOL=11, LSE_RCOL=21, LSE_LLINE=32, LSE_RLINE=32, lineinfo="@2(18[2],38[9])" *) FD1P3XZ y__i1 (.D(n62[2]), 
            .SP(VCC_net), .CK(internal60hzclk), .SR(x_9__N_166), .Q(y[1]));
    defparam y__i1.REGSET = "RESET";
    defparam y__i1.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=92, LSE_LCOL=11, LSE_RCOL=21, LSE_LLINE=32, LSE_RLINE=32, lineinfo="@2(18[2],38[9])" *) FD1P3XZ x__i9 (.D(n57[9]), 
            .SP(n189), .CK(internal60hzclk), .SR(x_9__N_166), .Q(x[9]));
    defparam x__i9.REGSET = "RESET";
    defparam x__i9.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=92, LSE_LCOL=11, LSE_RCOL=21, LSE_LLINE=32, LSE_RLINE=32, lineinfo="@2(18[2],38[9])" *) FD1P3XZ x__i8 (.D(n57[8]), 
            .SP(n189), .CK(internal60hzclk), .SR(x_9__N_166), .Q(x[8]));
    defparam x__i8.REGSET = "RESET";
    defparam x__i8.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=92, LSE_LCOL=11, LSE_RCOL=21, LSE_LLINE=32, LSE_RLINE=32, lineinfo="@2(18[2],38[9])" *) FD1P3XZ x__i7 (.D(n57[7]), 
            .SP(n189), .CK(internal60hzclk), .SR(x_9__N_166), .Q(x[7]));
    defparam x__i7.REGSET = "RESET";
    defparam x__i7.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=92, LSE_LCOL=11, LSE_RCOL=21, LSE_LLINE=32, LSE_RLINE=32, lineinfo="@2(18[2],38[9])" *) FD1P3XZ x__i6 (.D(n57[6]), 
            .SP(n189), .CK(internal60hzclk), .SR(x_9__N_166), .Q(x[6]));
    defparam x__i6.REGSET = "RESET";
    defparam x__i6.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=92, LSE_LCOL=11, LSE_RCOL=21, LSE_LLINE=32, LSE_RLINE=32, lineinfo="@2(18[2],38[9])" *) FD1P3XZ x__i5 (.D(n57[5]), 
            .SP(n189), .CK(internal60hzclk), .SR(x_9__N_166), .Q(x[5]));
    defparam x__i5.REGSET = "RESET";
    defparam x__i5.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=92, LSE_LCOL=11, LSE_RCOL=21, LSE_LLINE=32, LSE_RLINE=32, lineinfo="@2(18[2],38[9])" *) FD1P3XZ x__i4 (.D(n57[4]), 
            .SP(n189), .CK(internal60hzclk), .SR(x_9__N_166), .Q(x[4]));
    defparam x__i4.REGSET = "RESET";
    defparam x__i4.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=92, LSE_LCOL=11, LSE_RCOL=21, LSE_LLINE=32, LSE_RLINE=32, lineinfo="@2(18[2],38[9])" *) FD1P3XZ x__i3 (.D(n57[3]), 
            .SP(n189), .CK(internal60hzclk), .SR(x_9__N_166), .Q(x[3]));
    defparam x__i3.REGSET = "RESET";
    defparam x__i3.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=92, LSE_LCOL=11, LSE_RCOL=21, LSE_LLINE=32, LSE_RLINE=32, lineinfo="@2(18[2],38[9])" *) FD1P3XZ x__i2 (.D(n57[2]), 
            .SP(n189), .CK(internal60hzclk), .SR(x_9__N_166), .Q(x[2]));
    defparam x__i2.REGSET = "RESET";
    defparam x__i2.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=92, LSE_LCOL=11, LSE_RCOL=21, LSE_LLINE=32, LSE_RLINE=32, lineinfo="@2(18[2],38[9])" *) FD1P3XZ x__i1 (.D(n57[1]), 
            .SP(n189), .CK(internal60hzclk), .SR(x_9__N_166), .Q(x[1]));
    defparam x__i1.REGSET = "RESET";
    defparam x__i1.SRMODE = "CE_OVER_LSR";
    (* lut_function="(!((B)+!A))", lineinfo="@2(19[3],37[10])" *) LUT4 i1_2_lut (.A(\controller_buttons_signal[4] ), 
            .B(\controller_buttons_signal[5] ), .Z(n1471));
    defparam i1_2_lut.INIT = "0x2222";
    (* LSE_LINE_FILE_ID=92, LSE_LCOL=11, LSE_RCOL=21, LSE_LLINE=32, LSE_RLINE=32, lineinfo="@2(18[2],38[9])" *) FD1P3XZ x__i0 (.D(n57[0]), 
            .SP(n189), .CK(internal60hzclk), .SR(x_9__N_166), .Q(x[0]));
    defparam x__i0.REGSET = "RESET";
    defparam x__i0.SRMODE = "CE_OVER_LSR";
    VHI i1 (.Z(VCC_net));
    
endmodule

//
// Verilog Description of module controller
//

module controller (input GND_net, input controller_in_c, output controller_clock_c, 
            output \controller_buttons_signal[7] , output controller_latch_c, 
            output \controller_buttons_signal[6] , output \controller_buttons_signal[5] , 
            output \controller_buttons_signal[4] , output x_9__N_166);
    
    (* is_clock=1, lineinfo="@1(24[8],24[11])" *) wire clk;
    (* is_clock=1, SET_AS_NETWORK="controller_clock_c", lineinfo="@6(15[4],15[20])" *) wire controller_clock_c;
    (* is_clock=1, lineinfo="@6(14[4],14[20])" *) wire controller_latch_c;
    
    wire n1474;
    (* lineinfo="@1(25[8],25[15])" *) wire [20:0]counter;
    
    wire n28, n469, n36, counter_20__N_51, VCC_net;
    wire [20:0]n89;
    
    wire n21, n876, n2571, n874, n2568, n872, n2565, n870, n2562, 
        n868, n2559, n866, n2556, n864, n2553, n862, n2550, 
        n860, n2547, n858, n2544, n20, n2541;
    (* lineinfo="@1(27[8],27[13])" *) wire [7:0]shift;
    wire [7:0]output_7__N_1;
    
    wire n10, n1472, n14, n5, n10_adj_180, n9, GND_net_c;
    
    (* lut_function="(A (B+(C))+!A (B+(C (D))))" *) LUT4 i139_4_lut (.A(n1474), 
            .B(counter[13]), .C(counter[12]), .D(counter[11]), .Z(n28));
    defparam i139_4_lut.INIT = "0xfcec";
    (* lut_function="(A (B (C+(D)))+!A (B (C)))" *) LUT4 i158_4_lut (.A(n28), 
            .B(counter[17]), .C(n469), .D(counter[14]), .Z(n36));
    defparam i158_4_lut.INIT = "0xc8c0";
    (* lut_function="(A (B)+!A (B (C+(D))))" *) LUT4 i156_4_lut (.A(counter[19]), 
            .B(counter[20]), .C(counter[18]), .D(n36), .Z(counter_20__N_51));
    defparam i156_4_lut.INIT = "0xccc8";
    (* syn_use_carry_chain=1 *) FD1P3XZ counter_48__i1 (.D(n89[0]), .SP(VCC_net), 
            .CK(clk), .SR(counter_20__N_51), .Q(n21));
    defparam counter_48__i1.REGSET = "RESET";
    defparam counter_48__i1.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ counter_48__i21 (.D(n89[20]), .SP(VCC_net), 
            .CK(clk), .SR(counter_20__N_51), .Q(counter[20]));
    defparam counter_48__i21.REGSET = "RESET";
    defparam counter_48__i21.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ counter_48__i20 (.D(n89[19]), .SP(VCC_net), 
            .CK(clk), .SR(counter_20__N_51), .Q(counter[19]));
    defparam counter_48__i20.REGSET = "RESET";
    defparam counter_48__i20.SRMODE = "CE_OVER_LSR";
    FA2 counter_48_add_4_21 (.A0(GND_net), .B0(GND_net), .C0(counter[19]), 
        .D0(n876), .CI0(n876), .A1(GND_net), .B1(GND_net), .C1(counter[20]), 
        .D1(n2571), .CI1(n2571), .CO0(n2571), .S0(n89[19]), .S1(n89[20]));
    defparam counter_48_add_4_21.INIT0 = "0xc33c";
    defparam counter_48_add_4_21.INIT1 = "0xc33c";
    FA2 counter_48_add_4_19 (.A0(GND_net), .B0(GND_net), .C0(counter[17]), 
        .D0(n874), .CI0(n874), .A1(GND_net), .B1(GND_net), .C1(counter[18]), 
        .D1(n2568), .CI1(n2568), .CO0(n2568), .CO1(n876), .S0(n89[17]), 
        .S1(n89[18]));
    defparam counter_48_add_4_19.INIT0 = "0xc33c";
    defparam counter_48_add_4_19.INIT1 = "0xc33c";
    FA2 counter_48_add_4_17 (.A0(GND_net), .B0(GND_net), .C0(counter[15]), 
        .D0(n872), .CI0(n872), .A1(GND_net), .B1(GND_net), .C1(counter[16]), 
        .D1(n2565), .CI1(n2565), .CO0(n2565), .CO1(n874), .S0(n89[15]), 
        .S1(n89[16]));
    defparam counter_48_add_4_17.INIT0 = "0xc33c";
    defparam counter_48_add_4_17.INIT1 = "0xc33c";
    FA2 counter_48_add_4_15 (.A0(GND_net), .B0(GND_net), .C0(counter[13]), 
        .D0(n870), .CI0(n870), .A1(GND_net), .B1(GND_net), .C1(counter[14]), 
        .D1(n2562), .CI1(n2562), .CO0(n2562), .CO1(n872), .S0(n89[13]), 
        .S1(n89[14]));
    defparam counter_48_add_4_15.INIT0 = "0xc33c";
    defparam counter_48_add_4_15.INIT1 = "0xc33c";
    FA2 counter_48_add_4_13 (.A0(GND_net), .B0(GND_net), .C0(counter[11]), 
        .D0(n868), .CI0(n868), .A1(GND_net), .B1(GND_net), .C1(counter[12]), 
        .D1(n2559), .CI1(n2559), .CO0(n2559), .CO1(n870), .S0(n89[11]), 
        .S1(n89[12]));
    defparam counter_48_add_4_13.INIT0 = "0xc33c";
    defparam counter_48_add_4_13.INIT1 = "0xc33c";
    FA2 counter_48_add_4_11 (.A0(GND_net), .B0(GND_net), .C0(counter[9]), 
        .D0(n866), .CI0(n866), .A1(GND_net), .B1(GND_net), .C1(counter[10]), 
        .D1(n2556), .CI1(n2556), .CO0(n2556), .CO1(n868), .S0(n89[9]), 
        .S1(n89[10]));
    defparam counter_48_add_4_11.INIT0 = "0xc33c";
    defparam counter_48_add_4_11.INIT1 = "0xc33c";
    FA2 counter_48_add_4_9 (.A0(GND_net), .B0(GND_net), .C0(counter[7]), 
        .D0(n864), .CI0(n864), .A1(GND_net), .B1(GND_net), .C1(counter[8]), 
        .D1(n2553), .CI1(n2553), .CO0(n2553), .CO1(n866), .S0(n89[7]), 
        .S1(n89[8]));
    defparam counter_48_add_4_9.INIT0 = "0xc33c";
    defparam counter_48_add_4_9.INIT1 = "0xc33c";
    FA2 counter_48_add_4_7 (.A0(GND_net), .B0(GND_net), .C0(counter[5]), 
        .D0(n862), .CI0(n862), .A1(GND_net), .B1(GND_net), .C1(counter[6]), 
        .D1(n2550), .CI1(n2550), .CO0(n2550), .CO1(n864), .S0(n89[5]), 
        .S1(n89[6]));
    defparam counter_48_add_4_7.INIT0 = "0xc33c";
    defparam counter_48_add_4_7.INIT1 = "0xc33c";
    FA2 counter_48_add_4_5 (.A0(GND_net), .B0(GND_net), .C0(counter[3]), 
        .D0(n860), .CI0(n860), .A1(GND_net), .B1(GND_net), .C1(counter[4]), 
        .D1(n2547), .CI1(n2547), .CO0(n2547), .CO1(n862), .S0(n89[3]), 
        .S1(n89[4]));
    defparam counter_48_add_4_5.INIT0 = "0xc33c";
    defparam counter_48_add_4_5.INIT1 = "0xc33c";
    FA2 counter_48_add_4_3 (.A0(GND_net), .B0(GND_net), .C0(n20), .D0(n858), 
        .CI0(n858), .A1(GND_net), .B1(GND_net), .C1(counter[2]), .D1(n2544), 
        .CI1(n2544), .CO0(n2544), .CO1(n860), .S0(n89[1]), .S1(n89[2]));
    defparam counter_48_add_4_3.INIT0 = "0xc33c";
    defparam counter_48_add_4_3.INIT1 = "0xc33c";
    FA2 counter_48_add_4_1 (.A0(GND_net), .B0(GND_net), .C0(GND_net), 
        .A1(GND_net), .B1(VCC_net), .C1(n21), .D1(n2541), .CI1(n2541), 
        .CO0(n2541), .CO1(n858), .S1(n89[0]));
    defparam counter_48_add_4_1.INIT0 = "0xc33c";
    defparam counter_48_add_4_1.INIT1 = "0xc33c";
    (* syn_use_carry_chain=1 *) FD1P3XZ counter_48__i19 (.D(n89[18]), .SP(VCC_net), 
            .CK(clk), .SR(counter_20__N_51), .Q(counter[18]));
    defparam counter_48__i19.REGSET = "RESET";
    defparam counter_48__i19.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ counter_48__i18 (.D(n89[17]), .SP(VCC_net), 
            .CK(clk), .SR(counter_20__N_51), .Q(counter[17]));
    defparam counter_48__i18.REGSET = "RESET";
    defparam counter_48__i18.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ counter_48__i17 (.D(n89[16]), .SP(VCC_net), 
            .CK(clk), .SR(counter_20__N_51), .Q(counter[16]));
    defparam counter_48__i17.REGSET = "RESET";
    defparam counter_48__i17.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ counter_48__i16 (.D(n89[15]), .SP(VCC_net), 
            .CK(clk), .SR(counter_20__N_51), .Q(counter[15]));
    defparam counter_48__i16.REGSET = "RESET";
    defparam counter_48__i16.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ counter_48__i15 (.D(n89[14]), .SP(VCC_net), 
            .CK(clk), .SR(counter_20__N_51), .Q(counter[14]));
    defparam counter_48__i15.REGSET = "RESET";
    defparam counter_48__i15.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ counter_48__i14 (.D(n89[13]), .SP(VCC_net), 
            .CK(clk), .SR(counter_20__N_51), .Q(counter[13]));
    defparam counter_48__i14.REGSET = "RESET";
    defparam counter_48__i14.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ counter_48__i13 (.D(n89[12]), .SP(VCC_net), 
            .CK(clk), .SR(counter_20__N_51), .Q(counter[12]));
    defparam counter_48__i13.REGSET = "RESET";
    defparam counter_48__i13.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ counter_48__i12 (.D(n89[11]), .SP(VCC_net), 
            .CK(clk), .SR(counter_20__N_51), .Q(counter[11]));
    defparam counter_48__i12.REGSET = "RESET";
    defparam counter_48__i12.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ counter_48__i11 (.D(n89[10]), .SP(VCC_net), 
            .CK(clk), .SR(counter_20__N_51), .Q(counter[10]));
    defparam counter_48__i11.REGSET = "RESET";
    defparam counter_48__i11.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ counter_48__i10 (.D(n89[9]), .SP(VCC_net), 
            .CK(clk), .SR(counter_20__N_51), .Q(counter[9]));
    defparam counter_48__i10.REGSET = "RESET";
    defparam counter_48__i10.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ counter_48__i9 (.D(n89[8]), .SP(VCC_net), 
            .CK(clk), .SR(counter_20__N_51), .Q(counter[8]));
    defparam counter_48__i9.REGSET = "RESET";
    defparam counter_48__i9.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ counter_48__i8 (.D(n89[7]), .SP(VCC_net), 
            .CK(clk), .SR(counter_20__N_51), .Q(counter[7]));
    defparam counter_48__i8.REGSET = "RESET";
    defparam counter_48__i8.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ counter_48__i7 (.D(n89[6]), .SP(VCC_net), 
            .CK(clk), .SR(counter_20__N_51), .Q(counter[6]));
    defparam counter_48__i7.REGSET = "RESET";
    defparam counter_48__i7.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ counter_48__i6 (.D(n89[5]), .SP(VCC_net), 
            .CK(clk), .SR(counter_20__N_51), .Q(counter[5]));
    defparam counter_48__i6.REGSET = "RESET";
    defparam counter_48__i6.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ counter_48__i5 (.D(n89[4]), .SP(VCC_net), 
            .CK(clk), .SR(counter_20__N_51), .Q(counter[4]));
    defparam counter_48__i5.REGSET = "RESET";
    defparam counter_48__i5.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ counter_48__i4 (.D(n89[3]), .SP(VCC_net), 
            .CK(clk), .SR(counter_20__N_51), .Q(counter[3]));
    defparam counter_48__i4.REGSET = "RESET";
    defparam counter_48__i4.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ counter_48__i3 (.D(n89[2]), .SP(VCC_net), 
            .CK(clk), .SR(counter_20__N_51), .Q(counter[2]));
    defparam counter_48__i3.REGSET = "RESET";
    defparam counter_48__i3.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ counter_48__i2 (.D(n89[1]), .SP(VCC_net), 
            .CK(clk), .SR(counter_20__N_51), .Q(n20));
    defparam counter_48__i2.REGSET = "RESET";
    defparam counter_48__i2.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=91, LSE_LCOL=18, LSE_RCOL=28, LSE_LLINE=72, LSE_RLINE=72, lineinfo="@1(45[1],54[8])" *) IOL_B shift_i0 (.PADDI(controller_in_c), 
            .DO1(GND_net_c), .DO0(GND_net_c), .CE(VCC_net), .IOLTO(GND_net_c), 
            .HOLD(GND_net_c), .INCLK(controller_clock_c), .OUTCLK(GND_net_c), 
            .DI0(shift[0]));
    defparam shift_i0.LATCHIN = "NONE_REG";
    defparam shift_i0.DDROUT = "NO";
    (* LSE_LINE_FILE_ID=91, LSE_LCOL=18, LSE_RCOL=28, LSE_LLINE=72, LSE_RLINE=72, lineinfo="@1(58[1],60[8])" *) FD1P3XZ output_i5 (.D(output_7__N_1[7]), 
            .SP(VCC_net), .CK(controller_latch_c), .SR(GND_net_c), .Q(\controller_buttons_signal[7] ));
    defparam output_i5.REGSET = "RESET";
    defparam output_i5.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=91, LSE_LCOL=18, LSE_RCOL=28, LSE_LLINE=72, LSE_RLINE=72, lineinfo="@1(58[1],60[8])" *) FD1P3XZ output_i4 (.D(output_7__N_1[6]), 
            .SP(VCC_net), .CK(controller_latch_c), .SR(GND_net_c), .Q(\controller_buttons_signal[6] ));
    defparam output_i4.REGSET = "RESET";
    defparam output_i4.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=91, LSE_LCOL=18, LSE_RCOL=28, LSE_LLINE=72, LSE_RLINE=72, lineinfo="@1(58[1],60[8])" *) FD1P3XZ output_i3 (.D(output_7__N_1[5]), 
            .SP(VCC_net), .CK(controller_latch_c), .SR(GND_net_c), .Q(\controller_buttons_signal[5] ));
    defparam output_i3.REGSET = "RESET";
    defparam output_i3.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=91, LSE_LCOL=18, LSE_RCOL=28, LSE_LLINE=72, LSE_RLINE=72, lineinfo="@1(58[1],60[8])" *) FD1P3XZ output_i2 (.D(output_7__N_1[4]), 
            .SP(VCC_net), .CK(controller_latch_c), .SR(GND_net_c), .Q(\controller_buttons_signal[4] ));
    defparam output_i2.REGSET = "RESET";
    defparam output_i2.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=91, LSE_LCOL=18, LSE_RCOL=28, LSE_LLINE=72, LSE_RLINE=72, lineinfo="@1(45[1],54[8])" *) FD1P3XZ shift_i7 (.D(shift[6]), 
            .SP(VCC_net), .CK(controller_clock_c), .SR(GND_net_c), .Q(shift[7]));
    defparam shift_i7.REGSET = "RESET";
    defparam shift_i7.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=91, LSE_LCOL=18, LSE_RCOL=28, LSE_LLINE=72, LSE_RLINE=72, lineinfo="@1(45[1],54[8])" *) FD1P3XZ shift_i6 (.D(shift[5]), 
            .SP(VCC_net), .CK(controller_clock_c), .SR(GND_net_c), .Q(shift[6]));
    defparam shift_i6.REGSET = "RESET";
    defparam shift_i6.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=91, LSE_LCOL=18, LSE_RCOL=28, LSE_LLINE=72, LSE_RLINE=72, lineinfo="@1(45[1],54[8])" *) FD1P3XZ shift_i5 (.D(shift[4]), 
            .SP(VCC_net), .CK(controller_clock_c), .SR(GND_net_c), .Q(shift[5]));
    defparam shift_i5.REGSET = "RESET";
    defparam shift_i5.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=91, LSE_LCOL=18, LSE_RCOL=28, LSE_LLINE=72, LSE_RLINE=72, lineinfo="@1(45[1],54[8])" *) FD1P3XZ shift_i4 (.D(shift[3]), 
            .SP(VCC_net), .CK(controller_clock_c), .SR(GND_net_c), .Q(shift[4]));
    defparam shift_i4.REGSET = "RESET";
    defparam shift_i4.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=91, LSE_LCOL=18, LSE_RCOL=28, LSE_LLINE=72, LSE_RLINE=72, lineinfo="@1(45[1],54[8])" *) FD1P3XZ shift_i3 (.D(shift[2]), 
            .SP(VCC_net), .CK(controller_clock_c), .SR(GND_net_c), .Q(shift[3]));
    defparam shift_i3.REGSET = "RESET";
    defparam shift_i3.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=91, LSE_LCOL=18, LSE_RCOL=28, LSE_LLINE=72, LSE_RLINE=72, lineinfo="@1(45[1],54[8])" *) FD1P3XZ shift_i2 (.D(shift[1]), 
            .SP(VCC_net), .CK(controller_clock_c), .SR(GND_net_c), .Q(shift[2]));
    defparam shift_i2.REGSET = "RESET";
    defparam shift_i2.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=91, LSE_LCOL=18, LSE_RCOL=28, LSE_LLINE=72, LSE_RLINE=72, lineinfo="@1(45[1],54[8])" *) FD1P3XZ shift_i1 (.D(shift[0]), 
            .SP(VCC_net), .CK(controller_clock_c), .SR(GND_net_c), .Q(shift[1]));
    defparam shift_i1.REGSET = "RESET";
    defparam shift_i1.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=91, LSE_LCOL=18, LSE_RCOL=28, LSE_LLINE=72, LSE_RLINE=72, lineinfo="@1(58[1],60[8])" *) FD1P3XZ output_i1 (.D(output_7__N_1[3]), 
            .SP(VCC_net), .CK(controller_latch_c), .SR(GND_net_c), .Q(x_9__N_166));
    defparam output_i1.REGSET = "RESET";
    defparam output_i1.SRMODE = "CE_OVER_LSR";
    (* lut_function="(!(A))", lineinfo="@1(59[15],59[20])" *) LUT4 shift_7__I_0_i4_1_lut (.A(shift[3]), 
            .Z(output_7__N_1[3]));
    defparam shift_7__I_0_i4_1_lut.INIT = "0x5555";
    (* lut_function="(!(A))", lineinfo="@1(59[15],59[20])" *) LUT4 shift_7__I_0_i5_1_lut (.A(shift[4]), 
            .Z(output_7__N_1[4]));
    defparam shift_7__I_0_i5_1_lut.INIT = "0x5555";
    (* lut_function="(!(A))", lineinfo="@1(59[15],59[20])" *) LUT4 shift_7__I_0_i6_1_lut (.A(shift[5]), 
            .Z(output_7__N_1[5]));
    defparam shift_7__I_0_i6_1_lut.INIT = "0x5555";
    (* lut_function="(!(A))", lineinfo="@1(59[15],59[20])" *) LUT4 shift_7__I_0_i7_1_lut (.A(shift[6]), 
            .Z(output_7__N_1[6]));
    defparam shift_7__I_0_i7_1_lut.INIT = "0x5555";
    (* lut_function="(A (B))" *) LUT4 i2_2_lut (.A(counter[11]), .B(counter[16]), 
            .Z(n10));
    defparam i2_2_lut.INIT = "0x8888";
    (* lut_function="(A (B (C (D))))" *) LUT4 i6_4_lut (.A(counter[13]), .B(counter[15]), 
            .C(counter[14]), .D(n1472), .Z(n14));
    defparam i6_4_lut.INIT = "0x8000";
    (* lut_function="(A (B (C (D))))" *) LUT4 i7_4_lut (.A(counter[12]), .B(n14), 
            .C(n10), .D(counter[17]), .Z(controller_latch_c));
    defparam i7_4_lut.INIT = "0x8000";
    (* lut_function="(!(A))", lineinfo="@1(59[15],59[20])" *) LUT4 shift_7__I_0_i8_1_lut (.A(shift[7]), 
            .Z(output_7__N_1[7]));
    defparam shift_7__I_0_i8_1_lut.INIT = "0x5555";
    (* lut_function="(!((B+(C+(D)))+!A))" *) LUT4 i3_4_lut (.A(n5), .B(counter[13]), 
            .C(counter[12]), .D(counter[14]), .Z(controller_clock_c));
    defparam i3_4_lut.INIT = "0x0002";
    (* lut_function="(A+(B))" *) LUT4 i1_2_lut (.A(counter[16]), .B(counter[15]), 
            .Z(n469));
    defparam i1_2_lut.INIT = "0xeeee";
    (* lut_function="(A (B))" *) LUT4 i1_2_lut_adj_8 (.A(counter[10]), .B(counter[9]), 
            .Z(n1472));
    defparam i1_2_lut_adj_8.INIT = "0x8888";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i4_4_lut (.A(counter[4]), .B(counter[3]), 
            .C(counter[2]), .D(counter[6]), .Z(n10_adj_180));
    defparam i4_4_lut.INIT = "0xfffe";
    (* lut_function="(A+(B))" *) LUT4 i3_2_lut (.A(counter[7]), .B(counter[5]), 
            .Z(n9));
    defparam i3_2_lut.INIT = "0xeeee";
    (* lut_function="(A (B (C)+!B (C (D))))" *) LUT4 i2_4_lut (.A(n1472), 
            .B(n9), .C(counter[8]), .D(n10_adj_180), .Z(n1474));
    defparam i2_4_lut.INIT = "0xa080";
    (* lut_function="(!(A+((C+(D))+!B)))" *) LUT4 i1_3_lut_4_lut (.A(counter[17]), 
            .B(counter[8]), .C(counter[16]), .D(counter[15]), .Z(n5));
    defparam i1_3_lut_4_lut.INIT = "0x0004";
    VLO i2 (.Z(GND_net_c));
    (* syn_instantiated=1, LSE_LINE_FILE_ID=91, LSE_LCOL=18, LSE_RCOL=28, LSE_LLINE=72, LSE_RLINE=72, lineinfo="@6(72[18],72[28])" *) HSOSC_CORE the_hsosc (.CLKHFPU(VCC_net), 
            .CLKHFEN(VCC_net), .TRIM9(GND_net_c), .TRIM8(GND_net_c), .TRIM7(GND_net_c), 
            .TRIM6(GND_net_c), .TRIM5(GND_net_c), .TRIM4(GND_net_c), .TRIM3(GND_net_c), 
            .TRIM2(GND_net_c), .TRIM1(GND_net_c), .TRIM0(GND_net_c), .CLKHF(clk));
    defparam the_hsosc.CLKHF_DIV = "0b00";
    defparam the_hsosc.FABRIC_TRIME = "DISABLE";
    VHI i1 (.Z(VCC_net));
    
endmodule

//
// Verilog Description of module pllclock_to_60_hz
//

module pllclock_to_60_hz (input internal25clk, input GND_net, output internal60hzclk);
    
    (* is_clock=1, lineinfo="@6(63[9],63[22])" *) wire internal25clk;
    (* is_clock=1, lineinfo="@6(68[9],68[24])" *) wire internal60hzclk;
    wire [18:0]n81;
    (* lineinfo="@5(13[9],13[20])" *) wire [18:0]clock_count;
    
    wire n822, n2583, n824, n820, n2580, n818, n2577, n816, 
        n2574, n2538, VCC_net, n830, n2595, n832, n828, n2592, 
        n826, n2589, n2586, n2598, n1649, n12, n1655, n1467, 
        n1633, n6, n16, GND_net_c;
    
    (* syn_use_carry_chain=1 *) FD1P3XZ clock_count_49__i18 (.D(n81[18]), 
            .SP(VCC_net), .CK(internal25clk), .SR(GND_net_c), .Q(clock_count[18]));
    defparam clock_count_49__i18.REGSET = "RESET";
    defparam clock_count_49__i18.SRMODE = "CE_OVER_LSR";
    FA2 clock_count_49_add_4_9 (.A0(GND_net), .B0(GND_net), .C0(clock_count[7]), 
        .D0(n822), .CI0(n822), .A1(GND_net), .B1(GND_net), .C1(clock_count[8]), 
        .D1(n2583), .CI1(n2583), .CO0(n2583), .CO1(n824), .S0(n81[7]), 
        .S1(n81[8]));
    defparam clock_count_49_add_4_9.INIT0 = "0xc33c";
    defparam clock_count_49_add_4_9.INIT1 = "0xc33c";
    FA2 clock_count_49_add_4_7 (.A0(GND_net), .B0(GND_net), .C0(clock_count[5]), 
        .D0(n820), .CI0(n820), .A1(GND_net), .B1(GND_net), .C1(clock_count[6]), 
        .D1(n2580), .CI1(n2580), .CO0(n2580), .CO1(n822), .S0(n81[5]), 
        .S1(n81[6]));
    defparam clock_count_49_add_4_7.INIT0 = "0xc33c";
    defparam clock_count_49_add_4_7.INIT1 = "0xc33c";
    FA2 clock_count_49_add_4_5 (.A0(GND_net), .B0(GND_net), .C0(clock_count[3]), 
        .D0(n818), .CI0(n818), .A1(GND_net), .B1(GND_net), .C1(clock_count[4]), 
        .D1(n2577), .CI1(n2577), .CO0(n2577), .CO1(n820), .S0(n81[3]), 
        .S1(n81[4]));
    defparam clock_count_49_add_4_5.INIT0 = "0xc33c";
    defparam clock_count_49_add_4_5.INIT1 = "0xc33c";
    FA2 clock_count_49_add_4_3 (.A0(GND_net), .B0(GND_net), .C0(clock_count[1]), 
        .D0(n816), .CI0(n816), .A1(GND_net), .B1(GND_net), .C1(clock_count[2]), 
        .D1(n2574), .CI1(n2574), .CO0(n2574), .CO1(n818), .S0(n81[1]), 
        .S1(n81[2]));
    defparam clock_count_49_add_4_3.INIT0 = "0xc33c";
    defparam clock_count_49_add_4_3.INIT1 = "0xc33c";
    FA2 clock_count_49_add_4_1 (.A0(GND_net), .B0(GND_net), .C0(GND_net), 
        .A1(GND_net), .B1(VCC_net), .C1(clock_count[0]), .D1(n2538), 
        .CI1(n2538), .CO0(n2538), .CO1(n816), .S1(n81[0]));
    defparam clock_count_49_add_4_1.INIT0 = "0xc33c";
    defparam clock_count_49_add_4_1.INIT1 = "0xc33c";
    FA2 clock_count_49_add_4_17 (.A0(GND_net), .B0(GND_net), .C0(clock_count[15]), 
        .D0(n830), .CI0(n830), .A1(GND_net), .B1(GND_net), .C1(clock_count[16]), 
        .D1(n2595), .CI1(n2595), .CO0(n2595), .CO1(n832), .S0(n81[15]), 
        .S1(n81[16]));
    defparam clock_count_49_add_4_17.INIT0 = "0xc33c";
    defparam clock_count_49_add_4_17.INIT1 = "0xc33c";
    FA2 clock_count_49_add_4_15 (.A0(GND_net), .B0(GND_net), .C0(clock_count[13]), 
        .D0(n828), .CI0(n828), .A1(GND_net), .B1(GND_net), .C1(clock_count[14]), 
        .D1(n2592), .CI1(n2592), .CO0(n2592), .CO1(n830), .S0(n81[13]), 
        .S1(n81[14]));
    defparam clock_count_49_add_4_15.INIT0 = "0xc33c";
    defparam clock_count_49_add_4_15.INIT1 = "0xc33c";
    FA2 clock_count_49_add_4_13 (.A0(GND_net), .B0(GND_net), .C0(clock_count[11]), 
        .D0(n826), .CI0(n826), .A1(GND_net), .B1(GND_net), .C1(clock_count[12]), 
        .D1(n2589), .CI1(n2589), .CO0(n2589), .CO1(n828), .S0(n81[11]), 
        .S1(n81[12]));
    defparam clock_count_49_add_4_13.INIT0 = "0xc33c";
    defparam clock_count_49_add_4_13.INIT1 = "0xc33c";
    FA2 clock_count_49_add_4_11 (.A0(GND_net), .B0(GND_net), .C0(clock_count[9]), 
        .D0(n824), .CI0(n824), .A1(GND_net), .B1(GND_net), .C1(clock_count[10]), 
        .D1(n2586), .CI1(n2586), .CO0(n2586), .CO1(n826), .S0(n81[9]), 
        .S1(n81[10]));
    defparam clock_count_49_add_4_11.INIT0 = "0xc33c";
    defparam clock_count_49_add_4_11.INIT1 = "0xc33c";
    FA2 clock_count_49_add_4_19 (.A0(GND_net), .B0(GND_net), .C0(clock_count[17]), 
        .D0(n832), .CI0(n832), .A1(GND_net), .B1(GND_net), .C1(clock_count[18]), 
        .D1(n2598), .CI1(n2598), .CO0(n2598), .S0(n81[17]), .S1(n81[18]));
    defparam clock_count_49_add_4_19.INIT0 = "0xc33c";
    defparam clock_count_49_add_4_19.INIT1 = "0xc33c";
    (* syn_use_carry_chain=1 *) FD1P3XZ clock_count_49__i17 (.D(n81[17]), 
            .SP(VCC_net), .CK(internal25clk), .SR(GND_net_c), .Q(clock_count[17]));
    defparam clock_count_49__i17.REGSET = "RESET";
    defparam clock_count_49__i17.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ clock_count_49__i16 (.D(n81[16]), 
            .SP(VCC_net), .CK(internal25clk), .SR(GND_net_c), .Q(clock_count[16]));
    defparam clock_count_49__i16.REGSET = "RESET";
    defparam clock_count_49__i16.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ clock_count_49__i15 (.D(n81[15]), 
            .SP(VCC_net), .CK(internal25clk), .SR(GND_net_c), .Q(clock_count[15]));
    defparam clock_count_49__i15.REGSET = "RESET";
    defparam clock_count_49__i15.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ clock_count_49__i14 (.D(n81[14]), 
            .SP(VCC_net), .CK(internal25clk), .SR(GND_net_c), .Q(clock_count[14]));
    defparam clock_count_49__i14.REGSET = "RESET";
    defparam clock_count_49__i14.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ clock_count_49__i13 (.D(n81[13]), 
            .SP(VCC_net), .CK(internal25clk), .SR(GND_net_c), .Q(clock_count[13]));
    defparam clock_count_49__i13.REGSET = "RESET";
    defparam clock_count_49__i13.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ clock_count_49__i12 (.D(n81[12]), 
            .SP(VCC_net), .CK(internal25clk), .SR(GND_net_c), .Q(clock_count[12]));
    defparam clock_count_49__i12.REGSET = "RESET";
    defparam clock_count_49__i12.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ clock_count_49__i11 (.D(n81[11]), 
            .SP(VCC_net), .CK(internal25clk), .SR(GND_net_c), .Q(clock_count[11]));
    defparam clock_count_49__i11.REGSET = "RESET";
    defparam clock_count_49__i11.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ clock_count_49__i10 (.D(n81[10]), 
            .SP(VCC_net), .CK(internal25clk), .SR(GND_net_c), .Q(clock_count[10]));
    defparam clock_count_49__i10.REGSET = "RESET";
    defparam clock_count_49__i10.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ clock_count_49__i9 (.D(n81[9]), .SP(VCC_net), 
            .CK(internal25clk), .SR(GND_net_c), .Q(clock_count[9]));
    defparam clock_count_49__i9.REGSET = "RESET";
    defparam clock_count_49__i9.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ clock_count_49__i8 (.D(n81[8]), .SP(VCC_net), 
            .CK(internal25clk), .SR(GND_net_c), .Q(clock_count[8]));
    defparam clock_count_49__i8.REGSET = "RESET";
    defparam clock_count_49__i8.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ clock_count_49__i7 (.D(n81[7]), .SP(VCC_net), 
            .CK(internal25clk), .SR(GND_net_c), .Q(clock_count[7]));
    defparam clock_count_49__i7.REGSET = "RESET";
    defparam clock_count_49__i7.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ clock_count_49__i6 (.D(n81[6]), .SP(VCC_net), 
            .CK(internal25clk), .SR(GND_net_c), .Q(clock_count[6]));
    defparam clock_count_49__i6.REGSET = "RESET";
    defparam clock_count_49__i6.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ clock_count_49__i5 (.D(n81[5]), .SP(VCC_net), 
            .CK(internal25clk), .SR(GND_net_c), .Q(clock_count[5]));
    defparam clock_count_49__i5.REGSET = "RESET";
    defparam clock_count_49__i5.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ clock_count_49__i4 (.D(n81[4]), .SP(VCC_net), 
            .CK(internal25clk), .SR(GND_net_c), .Q(clock_count[4]));
    defparam clock_count_49__i4.REGSET = "RESET";
    defparam clock_count_49__i4.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ clock_count_49__i3 (.D(n81[3]), .SP(VCC_net), 
            .CK(internal25clk), .SR(GND_net_c), .Q(clock_count[3]));
    defparam clock_count_49__i3.REGSET = "RESET";
    defparam clock_count_49__i3.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ clock_count_49__i2 (.D(n81[2]), .SP(VCC_net), 
            .CK(internal25clk), .SR(GND_net_c), .Q(clock_count[2]));
    defparam clock_count_49__i2.REGSET = "RESET";
    defparam clock_count_49__i2.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ clock_count_49__i1 (.D(n81[1]), .SP(VCC_net), 
            .CK(internal25clk), .SR(GND_net_c), .Q(clock_count[1]));
    defparam clock_count_49__i1.REGSET = "RESET";
    defparam clock_count_49__i1.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B))" *) LUT4 i1188_2_lut (.A(clock_count[7]), .B(clock_count[18]), 
            .Z(n1649));
    defparam i1188_2_lut.INIT = "0x8888";
    (* lut_function="(A+(B+(C+(D))))", lineinfo="@5(25[23],25[43])" *) LUT4 i5_4_lut (.A(clock_count[4]), 
            .B(clock_count[1]), .C(clock_count[0]), .D(clock_count[2]), 
            .Z(n12));
    defparam i5_4_lut.INIT = "0xfffe";
    (* lut_function="(A (B (C (D))))" *) LUT4 i1194_4_lut (.A(clock_count[8]), 
            .B(clock_count[14]), .C(clock_count[9]), .D(n1649), .Z(n1655));
    defparam i1194_4_lut.INIT = "0x8000";
    (* lut_function="((B+(C+(D)))+!A)", lineinfo="@5(25[23],25[43])" *) LUT4 i6_4_lut (.A(n1655), 
            .B(n12), .C(clock_count[13]), .D(clock_count[17]), .Z(n1467));
    defparam i6_4_lut.INIT = "0xfffd";
    (* lut_function="(A (B))" *) LUT4 i1172_2_lut (.A(clock_count[16]), .B(clock_count[5]), 
            .Z(n1633));
    defparam i1172_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@5(25[23],25[43])" *) LUT4 i1_2_lut (.A(clock_count[10]), 
            .B(clock_count[15]), .Z(n6));
    defparam i1_2_lut.INIT = "0x8888";
    (* lut_function="((((D)+!C)+!B)+!A)" *) LUT4 i7_4_lut (.A(n1633), .B(clock_count[12]), 
            .C(clock_count[11]), .D(n1467), .Z(n16));
    defparam i7_4_lut.INIT = "0xff7f";
    (* lut_function="(!((B+!(C (D)))+!A))", lineinfo="@5(25[23],25[43])" *) LUT4 i4_4_lut (.A(clock_count[6]), 
            .B(n16), .C(clock_count[3]), .D(n6), .Z(internal60hzclk));
    defparam i4_4_lut.INIT = "0x2000";
    VLO i2 (.Z(GND_net_c));
    (* syn_use_carry_chain=1 *) FD1P3XZ clock_count_49__i0 (.D(n81[0]), .SP(VCC_net), 
            .CK(internal25clk), .SR(GND_net_c), .Q(clock_count[0]));
    defparam clock_count_49__i0.REGSET = "RESET";
    defparam clock_count_49__i0.SRMODE = "CE_OVER_LSR";
    VHI i1 (.Z(VCC_net));
    
endmodule
