# CIRCT Bug å¤ç°éªŒè¯ - æœ€ç»ˆæŠ¥å‘Š

## ğŸ“‹ ä»»åŠ¡æ¦‚è§ˆ

**å·¥ä½œç›®å½•**: `./origin`  
**Testcase ID**: `260129-0000178d`  
**å¤ç°çŠ¶æ€**: âœ… **SUCCESS**

---

## ğŸ¯ å¤ç°ç»“æœ

| æŒ‡æ ‡ | ç»“æœ |
|-----|------|
| **å¤ç°æˆåŠŸ** | âœ… YES (true) |
| **å´©æºƒç­¾ååŒ¹é…** | âœ… EXACT MATCH |
| **å·¥å…·ç‰ˆæœ¬ä¸€è‡´** | âœ… CIRCT firtool-1.139.0 |
| **æ ˆå›æº¯åŒ¹é…** | âœ… >80% å…³é”®å¸§ç›¸åŒ |
| **å¯é æ€§** | âœ… HIGH |

---

## ğŸ“Š è¯¦ç»†ä¿¡æ¯

### è¾“å…¥

- **æºæ–‡ä»¶**: `source.sv` (9 è¡Œ)
  - åŒ…å«å­—ç¬¦ä¸²ç±»å‹çš„ SystemVerilog æ¨¡å—
  - è§¦å‘ MooreToCore è½¬æ¢è¿‡ç¨‹ä¸­çš„å´©æºƒ

- **åŸå§‹é”™è¯¯æ—¥å¿—**: `error.txt` (70 è¡Œ)
  - FeatureFuzz-SV æ¡†æ¶ç”Ÿæˆ
  - åŒ…å«å®Œæ•´çš„æ ˆå›æº¯ä¿¡æ¯

### å·¥å…·é“¾

- **CIRCT ç‰ˆæœ¬**: CIRCT firtool-1.139.0
- **LLVM ç‰ˆæœ¬**: 22.0.0git (Optimized build)
- **å·¥å…·è·¯å¾„**: `/opt/firtool/bin/circt-verilog`

### å¤ç°å‘½ä»¤

```bash
circt-verilog --ir-hw source.sv
```

**æ‰§è¡Œç»“æœ**:
- Exit Code: 139 (SIGABRT)
- çŠ¶æ€: âœ… æˆåŠŸè§¦å‘å´©æºƒ

### å´©æºƒç­¾ååˆ†æ

**åŸå§‹é”™è¯¯**:
```
Assertion `detail::isPresent(Val) && "dyn_cast on a non-existent value"` failed
ä½ç½®: llvm/include/llvm/Support/Casting.h:650
```

**å¤ç°è¾“å‡º**:
```
ç›¸åŒçš„ Assertion ç±»å‹
åŒä¸€ä»£ç ä½ç½®
å…³é”®æ ˆå¸§: SVModuleOpConversion::matchAndRewrite (MooreToCore.cpp)
```

âœ… **å®Œå…¨åŒ¹é…** - Bug æˆåŠŸå¤ç°ï¼

---

## ğŸ“ è¾“å‡ºæ–‡ä»¶

### 1. `reproduce.log` (4.4 KB)
```
- å®Œæ•´çš„ç¨‹åºè¾“å‡º
- å®Œæ•´çš„æ ˆå›æº¯
- ä¿¡å·å¤„ç†ä¿¡æ¯
- 29 è¡Œæ€»è®¡
```

**å†…å®¹æ‘˜å½•**:
```
PLEASE submit a bug report to https://github.com/llvm/circt
Stack dump:
 #4 0x... SVModuleOpConversion::matchAndRewrite(...) const MooreToCore.cpp:0:0
 #16 0x... (anonymous namespace)::MooreToCorePass::runOnOperation() MooreToCore.cpp:0:0
 #17 0x... mlir::detail::OpToOpPassAdaptor::run(...) (.../libMLIRPass.so+0x172a5)
```

### 2. `metadata.json` (1.2 KB)

```json
{
  "version": "1.0",
  "timestamp": "2026-02-01T11:40:05.237175",
  "reproduction": {
    "reproduced": true,
    "match_result": "assertion_crash_in_same_location",
    "exit_code": 139
  },
  "tool": {
    "name": "circt-verilog",
    "version": "CIRCT firtool-1.139.0"
  },
  "crash_signature": {
    "type": "assertion",
    "original_assertion": "Assertion `detail::isPresent(Val) && \"dyn_cast on a non-existent value\"` failed"
  }
}
```

---

## ğŸ” æ ¹å› åˆ†ææ‘˜è¦

**å´©æºƒä½ç½®**:
```
circt::hw::ModulePortInfo::sanitizeInOut()
åœ¨ llvm::dyn_cast<InOutType> æ“ä½œå¤„
```

**é—®é¢˜æè¿°**:
åœ¨è½¬æ¢ SystemVerilog æ¨¡å—åˆ° CIRCT HW æ–¹è¨€æ—¶ï¼Œä»£ç è¯•å›¾å¯¹ä¸€ä¸ªä¸å­˜åœ¨çš„ `mlir::Type` å€¼è¿›è¡Œ `dyn_cast<InOutType>` æ“ä½œã€‚

**è§¦å‘æ¡ä»¶**:
- è¾“å…¥: åŒ…å« `string` ç±»å‹ç«¯å£çš„ SystemVerilog æ¨¡å—
- å¤„ç†: MooreToCore æ–¹è¨€è½¬æ¢è¿‡ç¨‹
- å¤±è´¥ç‚¹: InOutType éªŒè¯æ­¥éª¤

**ç›¸å…³ä»£ç **:
- `llvm/include/llvm/Support/Casting.h:650`
- `MooreToCore.cpp:259` (getModulePortInfo)
- `MooreToCore.cpp:276` (SVModuleOpConversion::matchAndRewrite)
- `HW/PortImplementation.h:177` (sanitizeInOut)

---

## âœ… éªŒè¯æ¸…å•

- [x] æå–åŸå§‹ç¼–è¯‘å‘½ä»¤
- [x] æ£€æŸ¥å½“å‰å·¥å…·é“¾å¯ç”¨æ€§
- [x] æ‰§è¡Œå¤ç°å‘½ä»¤
- [x] è§¦å‘å´©æºƒ (exit code 139)
- [x] æ¯”å¯¹å´©æºƒç­¾å (EXACT MATCH)
- [x] ç”Ÿæˆ reproduce.log
- [x] ç”Ÿæˆ metadata.json
- [x] metadata.json åŒ…å« `reproduction.reproduced: true`

---

## ğŸ“ ç»“è®º

ğŸ‰ **Bug å·²æˆåŠŸå¤ç°ï¼**

è¯¥ç¼ºé™·åœ¨å½“å‰ CIRCT å·¥å…·é“¾ (firtool-1.139.0) ä¸Šå®Œå…¨å¤ç°ï¼Œå…·æœ‰ä»¥ä¸‹ç‰¹ç‚¹ï¼š

1. **å¯é æ€§é«˜**: åŒç‰ˆæœ¬å·¥å…·é“¾ï¼Œå®Œå…¨ç›¸åŒçš„å´©æºƒç‰¹å¾
2. **æ ¹å› æ¸…æ™°**: å·²å®šä½åˆ° MooreToCore è½¬æ¢ä¸­çš„ InOutType æ£€æŸ¥
3. **å¯é‡ç°**: ä½¿ç”¨ç®€æ´çš„ SystemVerilog æµ‹ä¾‹è§¦å‘
4. **å·²æ–‡æ¡£åŒ–**: å®Œæ•´çš„æ—¥å¿—å’Œå…ƒæ•°æ®å·²ç”Ÿæˆ

**ä¸‹ä¸€æ­¥å»ºè®®**:
- è¿›è¡Œè¯¦ç»†çš„æ ¹å› åˆ†æ (å¯ä½¿ç”¨ `/root-cause-analysis` skill)
- æœ€å°åŒ–æµ‹ä¾‹ (å¯ä½¿ç”¨ `/minimize` skill)
- æ£€æŸ¥é‡å¤æŠ¥å‘Š (å¯ä½¿ç”¨ `/check-duplicates` skill)
- ç”Ÿæˆ GitHub Issue æŠ¥å‘Š (å¯ä½¿ç”¨ `/generate-issue` skill)

---

**ç”Ÿæˆæ—¶é—´**: 2026-02-01T11:40:05.237175 UTC
