EESchema Schematic File Version 4
LIBS:synth-cache
EELAYER 30 0
EELAYER END
$Descr USLetter 11000 8500
encoding utf-8
Sheet 1 12
Title ""
Date ""
Rev ""
Comp ""
Comment1 ""
Comment2 ""
Comment3 ""
Comment4 ""
$EndDescr
$Sheet
S 1000 1000 1200 450 
U 5F2F8A25
F0 "POWER" 59
F1 "power.sch" 59
$EndSheet
$Sheet
S 1000 2200 1200 450 
U 5F7D597A
F0 "MCU" 59
F1 "mcu.sch" 59
$EndSheet
$Sheet
S 6500 2950 1150 1400
U 5F4DCAE5
F0 "DIGITAL_IO" 50
F1 "digital_io.sch" 50
F2 "MIDI_IN_UART" O L 6500 3100 59 
F3 "MIDI_OUT_UART" I L 6500 3250 59 
F4 "100mA_EN" O L 6500 3500 59 
F5 "500mA_EN" O L 6500 3650 59 
F6 "1500mA_EN" O L 6500 3800 59 
F7 "PC_UART_RX" I L 6500 4050 59 
F8 "PC_UART_TX" O L 6500 4200 59 
$EndSheet
Connection ~ 8200 1850
Wire Wire Line
	8200 1400 8600 1400
Wire Wire Line
	8200 1850 8200 1400
Connection ~ 8050 2000
Wire Wire Line
	8050 1550 8600 1550
Wire Wire Line
	8050 2000 8050 1550
Wire Wire Line
	8050 2000 7650 2000
Wire Wire Line
	8050 2450 8050 2000
Wire Wire Line
	8600 2450 8050 2450
Wire Wire Line
	8200 1850 7650 1850
Wire Wire Line
	8200 2300 8200 1850
Wire Wire Line
	8600 2300 8200 2300
$Sheet
S 6500 1500 1150 850 
U 5F8FEF97
F0 "DAC" 50
F1 "dac.sch" 50
F2 "OUT_R" I R 7650 2000 50 
F3 "OUT_L" I R 7650 1850 50 
F4 "LRCLK" I L 6500 1800 59 
F5 "SCLK" I L 6500 1650 59 
F6 "SDATA" I L 6500 1950 59 
F7 "MCLK_EN" I L 6500 2200 59 
$EndSheet
$Sheet
S 8600 2150 1050 450 
U 5F8D3811
F0 "AUDIO_LINE_OUTPUT" 50
F1 "lineout.sch" 50
F2 "IN_R" I L 8600 2450 50 
F3 "IN_L" I L 8600 2300 50 
$EndSheet
$Sheet
S 8600 1250 1050 450 
U 5F89ED84
F0 "HEADPHONE_OUTPUT" 50
F1 "headphone.sch" 50
F2 "IN_L" I L 8600 1400 50 
F3 "IN_R" I L 8600 1550 50 
$EndSheet
$Sheet
S 6500 4950 1150 1000
U 63327376
F0 "LEDS_TOP_LEVEL" 59
F1 "leds_top_level.sch" 59
F2 "SDA" B L 6500 5100 59 
F3 "SCL" I L 6500 5250 59 
F4 "~SDB" I L 6500 5500 59 
F5 "IIRST" I L 6500 5650 59 
F6 "~INTB" O L 6500 5800 59 
$EndSheet
$EndSCHEMATC
