The bug is in the reset condition expression "if (!reset == 0)". This expression is written in a confusing way that does not match the event control in the always block (which is "posedge clk or negedge reset"). Essentially, by writing "if (!reset == 0)" youâ€™re comparing the negated value of reset to 0, which is unnecessary and can be misinterpreted by synthesis and simulation tools.

In an asynchronous activeâ€low reset design, you want the reset branch to execute when reset is low. The proper way to express that is either:

â€ƒâ€ƒif (!reset)â€ƒâ€ƒâ€ƒâ€ƒâ€ƒâ€ƒ// or equivalently if (reset == 1â€™b0)

The current expression "if (!reset == 0)" inadvertently inverts the logic of reset (i.e. it ends up checking if reset is high) and therefore does not match the negedge sensitivity on reset. This mismatch is what causes the tools to report that â€œthe expression condition using operand 'reset' does not match with the corresponding edges used in event control.â€

To fix the problem, simply change the condition to one of the following correct forms:

Option 1 (most common for an activeâ€low reset):
â€ƒâ€ƒif (!reset) begin
â€ƒâ€ƒâ€ƒâ€ƒled <= 1â€™b0;
â€ƒâ€ƒend else begin
â€ƒâ€ƒâ€ƒâ€ƒled <= 1â€™b1;
â€ƒâ€ƒend

Option 2 (by explicitly comparing reset to 0):
â€ƒâ€ƒif (reset == 1â€™b0) begin
â€ƒâ€ƒâ€ƒâ€ƒled <= 1â€™b0;
â€ƒâ€ƒend else begin
â€ƒâ€ƒâ€ƒâ€ƒled <= 1â€™b1;
â€ƒâ€ƒend

This ensures that when the reset signal goes low (triggering the negedge), the if-condition correctly registers the reset and the led signal is set to 0 as intended.

ğŸ” Related Documents:

- source_documents\Quick Start Guide to Verilog.pdf: signal_assignment_1
signal_assignment_2
:
end
Letâ€™s look at a simple model of how an initial block is used to model the reset line in a test bench. In
the following example, the signal â€œReset_TBâ€ is being driven into a DUT. At the beginning of the
simulation, the initial value of Reset_TB is set to a logic zero. The second assignment will take place
after a delay of 15 time units. The second assignment statement sets Reset_TB to a logic one. The...

- source_documents\verilog_fsm.pdf: case with simulation tools (like ModelSim), however. ModelSim will not correct your sensitivity
list bugs, and your simulations will be plagued with odd errors. Furthermore, the synthesis tools
catching your errors is not guarenteed. An easy way to avoid these potential problems is to use
always@( * ) as opposed to always@(Input1 or Input 2 or ...).
4. Lastly, a very subtle point which perhaps has the potential to cause the most frustration is latch...

- source_documents\Quick Start Guide to Verilog.pdf: reset condition. Both the Clock and Reset signals are listed in the sensitivity list. Within the block, an
if-else statement is used to handle both the reset and increment behaviors. Example 9.1 shows the
Verilog model and simulation waveform for this counter. When the counter reaches its maximum value of
â€œ1111,â€ it rolls over to â€œ0000â€ and continues counting because it is declared to only contain 4-bits.
Example 9.1
Binary counter using a single procedural block in Verilog...

- source_documents\verilog_fsm.pdf: Figure 5 The circuit generated by Program 17 (this is an erroneous circuit!)
Pass
Trigger
C
A
1'b0
0
1
Latch
C
Program 18 An always@( * ) block that will not generate latches
1 wire Trigger , Pass;
2 reg A, C;
3
4 always @( * ) begin
5
A = 1â€™b0;
6
C = 1â€™b1;
7
if (Trigger) begin
8
A = Pass;
9
C = Pass;
10
end
11 end
Figure 6 The circuit generated by Program 18 (this is correct!)
Pass
Trigger
C
A
1'b0
0
1
1
0
1'b1
11...

- source_documents\Quick Start Guide to Verilog.pdf: Consider the following forever loop example that will generate a clock signal (CLK), but only when an
enable (EN) is asserted. When EN Â¼ 0, the loop will disable and the simulation will end.
Example:
initial
begin
CLK Â¼ 0;
forever
begin: loop_ex
if (EN Â¼Â¼ 1)
#10 CLK Â¼ ~CLK;
else
disable loop_ex; // The group name to be disabled comes after the keyword
end
end
CONCEPT CHECK
CC5.2
When using an if-else statement to model a combinational logic circuit, is using the else...

- source_documents\Quick Start Guide to Verilog.pdf: are used.
always @ (posedge clock or negedge reset)
begin: STATE_MEMORY
if (!reset)
current_state <Â¼ S_FETCH_0;
else
current_state <Â¼ next_state;
end
168
â€¢
Chapter 11: Computer System Design...
