$comment
	File created using the following command:
		vcd file CPU.msim.vcd -direction
$end
$date
	Sat Dec 18 22:41:40 2021
$end
$version
	ModelSim Version 10.1d
$end
$timescale
	1ps
$end
$scope module ascii_decoder_hex_vlg_vec_tst $end
$var reg 4 ! in [3:0] $end
$var wire 1 " out [7] $end
$var wire 1 # out [6] $end
$var wire 1 $ out [5] $end
$var wire 1 % out [4] $end
$var wire 1 & out [3] $end
$var wire 1 ' out [2] $end
$var wire 1 ( out [1] $end
$var wire 1 ) out [0] $end
$var wire 1 * sampler $end
$scope module i1 $end
$var wire 1 + gnd $end
$var wire 1 , vcc $end
$var wire 1 - unknown $end
$var tri1 1 . devclrn $end
$var tri1 1 / devpor $end
$var tri1 1 0 devoe $end
$var wire 1 1 out[0]~output_o $end
$var wire 1 2 out[1]~output_o $end
$var wire 1 3 out[2]~output_o $end
$var wire 1 4 out[3]~output_o $end
$var wire 1 5 out[4]~output_o $end
$var wire 1 6 out[5]~output_o $end
$var wire 1 7 out[6]~output_o $end
$var wire 1 8 out[7]~output_o $end
$var wire 1 9 in[1]~input_o $end
$var wire 1 : in[3]~input_o $end
$var wire 1 ; in[2]~input_o $end
$var wire 1 < in[0]~input_o $end
$var wire 1 = out~0_combout $end
$var wire 1 > out~1_combout $end
$var wire 1 ? out~2_combout $end
$var wire 1 @ out~3_combout $end
$var wire 1 A out~4_combout $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b1010 !
1)
0(
0'
0&
0%
0$
1#
0"
x*
0+
1,
x-
1.
1/
10
11
02
03
04
05
06
17
08
19
1:
0;
0<
0=
0>
0?
0@
0A
$end
#40000
b1110 !
b1111 !
1<
1;
0*
1=
1?
1>
01
13
12
0)
1'
1(
#80000
b111 !
b101 !
b100 !
0<
09
0:
1*
0>
1A
02
16
15
07
0(
1$
1%
0#
#120000
b0 !
b1000 !
b1010 !
19
0;
1:
0*
0=
0A
0?
11
06
05
03
17
1)
0$
0%
0'
1#
#1000000
