Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto 1354a8c5838f4d72a317d8073ced87d6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot UART_TB_behav xil_defaultlib.UART_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/Dayalan Nair/Desktop/UCT-FPGA-Course-2022/dnair_project/dnair_project.srcs/sources_1/imports/Counter/UART.v" Line 19. Module UART doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Dayalan Nair/Desktop/UCT-FPGA-Course-2022/dnair_project/dnair_project.srcs/sources_1/imports/Counter/UART.v" Line 19. Module UART doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.UART
Compiling module xil_defaultlib.UART_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot UART_TB_behav
