
---------- Begin Simulation Statistics ----------
final_tick                                26757117000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  52105                       # Simulator instruction rate (inst/s)
host_mem_usage                                 850360                       # Number of bytes of host memory used
host_op_rate                                    99129                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   575.76                       # Real time elapsed on the host
host_tick_rate                               46472365                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    30000000                       # Number of instructions simulated
sim_ops                                      57074776                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.026757                       # Number of seconds simulated
sim_ticks                                 26757117000                       # Number of ticks simulated
system.cpu.cc_regfile_reads                  34572519                       # number of cc regfile reads
system.cpu.cc_regfile_writes                 21778116                       # number of cc regfile writes
system.cpu.committedInsts                    30000000                       # Number of Instructions Simulated
system.cpu.committedOps                      57074776                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.783808                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.783808                       # CPI: Total CPI of All Threads
system.cpu.fp_regfile_reads                   2503226                       # number of floating regfile reads
system.cpu.fp_regfile_writes                  2000817                       # number of floating regfile writes
system.cpu.idleCycles                         4850280                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts               638371                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                  7313899                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.411213                       # Inst execution rate
system.cpu.iew.exec_refs                     18310484                       # number of memory reference insts executed
system.cpu.iew.exec_stores                    7447628                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                 3376342                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts              11627722                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts               5849                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts             40253                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts              8045998                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts            81388554                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts              10862856                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts            938488                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts              75519983                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                  18217                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents               1394531                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                 606004                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles               1408386                       # Number of cycles IEW is unblocking
system.cpu.iew.memOrderViolationEvents          13929                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect       509050                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect         129321                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                  79052041                       # num instructions consuming a value
system.cpu.iew.wb_count                      74132297                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.647969                       # average fanout of values written-back
system.cpu.iew.wb_producers                  51223278                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.385282                       # insts written-back per cycle
system.cpu.iew.wb_sent                       75189180                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                108603595                       # number of integer regfile reads
system.cpu.int_regfile_writes                56699008                       # number of integer regfile writes
system.cpu.ipc                               0.560599                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.560599                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass           1854748      2.43%      2.43% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu              55626730     72.75%     75.18% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                48837      0.06%     75.24% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                 11411      0.01%     75.26% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd               46178      0.06%     75.32% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     75.32% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                  96      0.00%     75.32% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     75.32% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     75.32% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     75.32% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     75.32% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     75.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                 6551      0.01%     75.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     75.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                71115      0.09%     75.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                   30      0.00%     75.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                37056      0.05%     75.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc              130585      0.17%     75.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                  84      0.00%     75.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     75.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift               4713      0.01%     75.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     75.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     75.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     75.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd             112      0.00%     75.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     75.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     75.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt             597      0.00%     75.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv              69      0.00%     75.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     75.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult            152      0.00%     75.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     75.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     75.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     75.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     75.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     75.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     75.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     75.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     75.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     75.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     75.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     75.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     75.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     75.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     75.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     75.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     75.65% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              9346073     12.22%     87.87% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             5603941      7.33%     95.20% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead         1718609      2.25%     97.45% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite        1950790      2.55%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               76458477                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                 4496598                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads             8511717                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses      3936205                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes            7300778                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                     1610504                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.021064                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                  741330     46.03%     46.03% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     46.03% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     46.03% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     46.03% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     46.03% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     46.03% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     46.03% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     46.03% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     46.03% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     46.03% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     46.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      3      0.00%     46.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     46.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                   2265      0.14%     46.17% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     46.17% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                    408      0.03%     46.20% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                   200      0.01%     46.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                    14      0.00%     46.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     46.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                   52      0.00%     46.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     46.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     46.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     46.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     46.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     46.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     46.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     46.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     46.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     46.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     46.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     46.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     46.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     46.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     46.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     46.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     46.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     46.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     46.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     46.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     46.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     46.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     46.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     46.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     46.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     46.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     46.21% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                 107711      6.69%     52.90% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                273071     16.96%     69.86% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead            413328     25.66%     95.52% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite            72122      4.48%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses               71717635                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads          194782086                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses     70196092                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes          98414893                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                   81366523                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                  76458477                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded               22031                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined        24313744                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued            102396                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved          13150                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined     21073393                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples      48663955                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.571152                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.246411                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0            27666710     56.85%     56.85% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1             3855660      7.92%     64.78% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2             3591944      7.38%     72.16% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3             3335436      6.85%     79.01% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4             3253240      6.69%     85.70% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5             2436879      5.01%     90.70% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6             2303799      4.73%     95.44% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7             1369824      2.81%     98.25% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8              850463      1.75%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        48663955                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.428750                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.memDep0.conflictingLoads            550101                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores           780930                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads             11627722                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             8045998                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                34974125                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     54                       # number of misc regfile writes
system.cpu.numCycles                         53514235                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.timesIdled                          431935                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload.numSyscalls                   228                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        90449                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        189091                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests         4440                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      1258507                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         1034                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      2520128                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           1034                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                           250                       # Clock period in ticks
system.cpu.branchPred.lookups                 9452883                       # Number of BP lookups
system.cpu.branchPred.condPredicted           7159186                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect            650047                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              3767307                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 3453612                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             91.673230                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                  533424                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect               1199                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups          544166                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits             162210                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses           381956                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted       103648                       # Number of mispredicted indirect branches.
system.cpu.commit.commitSquashedInsts        23028200                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls            8881                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts            524568                       # The number of times a branch was mispredicted
system.cpu.commit.numCommittedDist::samples     45315815                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::mean     1.259489                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::stdev     2.282315                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::0        29442757     64.97%     64.97% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::1         4429762      9.78%     74.75% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::2         2249288      4.96%     79.71% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::3         3294254      7.27%     86.98% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::4         1334023      2.94%     89.92% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::5          707659      1.56%     91.49% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::6          517558      1.14%     92.63% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::7          440171      0.97%     93.60% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::8         2900343      6.40%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::total     45315815                       # Number of insts commited each cycle
system.cpu.commit.instsCommitted             30000000                       # Number of instructions committed
system.cpu.commit.opsCommitted               57074776                       # Number of ops (including micro ops) committed
system.cpu.commit.memRefs                    11951795                       # Number of memory references committed
system.cpu.commit.loads                       7407322                       # Number of loads committed
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.membars                        5668                       # Number of memory barriers committed
system.cpu.commit.branches                    6256848                       # Number of branches committed
system.cpu.commit.vector                            0                       # Number of committed Vector instructions.
system.cpu.commit.floating                     942648                       # Number of committed floating point instructions.
system.cpu.commit.integer                    56281248                       # Number of committed integer instructions.
system.cpu.commit.functionCalls                384261                       # Number of function calls committed.
system.cpu.commit.committedInstType_0::No_OpClass       542628      0.95%      0.95% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntAlu     44264783     77.56%     78.51% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntMult        47135      0.08%     78.59% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntDiv        10742      0.02%     78.61% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatAdd        35556      0.06%     78.67% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     78.67% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCvt           96      0.00%     78.67% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     78.67% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     78.67% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     78.67% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     78.67% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     78.67% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAdd         5216      0.01%     78.68% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     78.68% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAlu        57941      0.10%     78.78% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCmp           24      0.00%     78.78% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCvt        33024      0.06%     78.84% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMisc       123394      0.22%     79.06% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMult           84      0.00%     79.06% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     79.06% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShift         1757      0.00%     79.06% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     79.06% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     79.06% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     79.06% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAdd           76      0.00%     79.06% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     79.06% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     79.06% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCvt          403      0.00%     79.06% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatDiv           31      0.00%     79.06% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     79.06% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMult           91      0.00%     79.06% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     79.06% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     79.06% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     79.06% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     79.06% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     79.06% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     79.06% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     79.06% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     79.06% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     79.06% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     79.06% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     79.06% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     79.06% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     79.06% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     79.06% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     79.06% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     79.06% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemRead      7196387     12.61%     91.67% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemWrite      4107835      7.20%     98.87% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemRead       210935      0.37%     99.23% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemWrite       436638      0.77%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::total     57074776                       # Class of committed instruction
system.cpu.commit.commitEligibleSamples       2900343                       # number cycles where commit BW limit reached
system.cpu.dcache.demand_hits::.cpu.data     13844870                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         13844870                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     14241398                       # number of overall hits
system.cpu.dcache.overall_hits::total        14241398                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       425714                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         425714                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       431809                       # number of overall misses
system.cpu.dcache.overall_misses::total        431809                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  10810699986                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  10810699986                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  10810699986                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  10810699986                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     14270584                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     14270584                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     14673207                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     14673207                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.029832                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.029832                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.029428                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.029428                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 25394.278755                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 25394.278755                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 25035.837572                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 25035.837572                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        60618                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          201                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              2277                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               5                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    26.621871                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    40.200000                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       209058                       # number of writebacks
system.cpu.dcache.writebacks::total            209058                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data       130847                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       130847                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data       130847                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       130847                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       294867                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       294867                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       298977                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       298977                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   7348778486                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   7348778486                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   7450715986                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   7450715986                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.020663                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.020663                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.020376                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.020376                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 24922.349690                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 24922.349690                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 24920.699539                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 24920.699539                       # average overall mshr miss latency
system.cpu.dcache.replacements                 297311                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      9378449                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         9378449                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       346762                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        346762                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   7239562500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   7239562500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      9725211                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      9725211                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.035656                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.035656                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 20877.612022                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 20877.612022                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data       127900                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       127900                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       218862                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       218862                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   3911606500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   3911606500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.022505                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.022505                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 17872.479005                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 17872.479005                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data      4466421                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        4466421                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        78952                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        78952                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   3571137486                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   3571137486                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data      4545373                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      4545373                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.017370                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.017370                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 45231.754560                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 45231.754560                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         2947                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         2947                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        76005                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        76005                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   3437171986                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   3437171986                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.016721                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.016721                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 45222.971989                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 45222.971989                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data       396528                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total        396528                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data         6095                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         6095                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data       402623                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total       402623                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.015138                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.015138                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data         4110                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         4110                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data    101937500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    101937500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.010208                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.010208                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 24802.311436                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 24802.311436                       # average SoftPFReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  26757117000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.358741                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            14541574                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            297823                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             48.826229                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            163000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   511.358741                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.998748                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.998748                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          103                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          243                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          166                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          29644237                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         29644237                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  26757117000                       # Cumulative time (in ticks) in various power states
system.cpu.decode.idleCycles                 23825267                       # Number of cycles decode is idle
system.cpu.decode.blockedCycles              10815479                       # Number of cycles decode is blocked
system.cpu.decode.runCycles                  12727275                       # Number of cycles decode is running
system.cpu.decode.unblockCycles                689930                       # Number of cycles decode is unblocking
system.cpu.decode.squashCycles                 606004                       # Number of cycles decode is squashing
system.cpu.decode.branchResolved              3411188                       # Number of times decode resolved a  branch
system.cpu.decode.branchMispred                130951                       # Number of times decode detected a branch misprediction
system.cpu.decode.decodedInsts               86567000                       # Number of instructions handled by decode
system.cpu.decode.squashedInsts                575735                       # Number of squashed instructions handled by decode
system.cpu.dtb.rdAccesses                    10871089                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                     7449347                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                         59406                       # TLB misses on read requests
system.cpu.dtb.wrMisses                         33630                       # TLB misses on write requests
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  26757117000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  26757117000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  26757117000                       # Cumulative time (in ticks) in various power states
system.cpu.fetch.icacheStallCycles           25299077                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.insts                       47252109                       # Number of instructions fetch has processed
system.cpu.fetch.branches                     9452883                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches            4149246                       # Number of branches that fetch has predicted taken
system.cpu.fetch.cycles                      22593702                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.squashCycles                 1469612                       # Number of cycles fetch has spent squashing
system.cpu.fetch.tlbCycles                        145                       # Number of cycles fetch has spent waiting for tlb
system.cpu.fetch.miscStallCycles                 4257                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.cpu.fetch.pendingTrapStallCycles         31050                       # Number of stall cycles due to pending traps
system.cpu.fetch.pendingQuiesceStallCycles           18                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.icacheWaitRetryStallCycles          900                       # Number of stall cycles due to full MSHR
system.cpu.fetch.cacheLines                   7184168                       # Number of cache lines fetched
system.cpu.fetch.icacheSquashes                363816                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.nisnDist::samples           48663955                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::mean              1.898357                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::stdev             3.145403                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::0                 33877398     69.61%     69.61% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::1                   642389      1.32%     70.94% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::2                  1082742      2.22%     73.16% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::3                   915252      1.88%     75.04% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::4                  1084618      2.23%     77.27% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::5                  1076736      2.21%     79.48% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::6                   956521      1.97%     81.45% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::7                   859720      1.77%     83.21% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::8                  8168579     16.79%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::total             48663955                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.176642                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        0.882982                       # Number of inst fetches per cycle
system.cpu.icache.demand_hits::.cpu.inst      6162987                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          6162987                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      6162987                       # number of overall hits
system.cpu.icache.overall_hits::total         6162987                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst      1021174                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total        1021174                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst      1021174                       # number of overall misses
system.cpu.icache.overall_misses::total       1021174                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst  15740947477                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  15740947477                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst  15740947477                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  15740947477                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      7184161                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      7184161                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      7184161                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      7184161                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.142142                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.142142                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.142142                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.142142                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 15414.559592                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 15414.559592                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 15414.559592                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 15414.559592                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs        13632                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs               567                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    24.042328                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks       961116                       # number of writebacks
system.cpu.icache.writebacks::total            961116                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst        58451                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total        58451                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst        58451                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total        58451                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst       962723                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       962723                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst       962723                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       962723                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst  13994373482                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  13994373482                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst  13994373482                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  13994373482                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.134006                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.134006                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.134006                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.134006                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 14536.240935                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 14536.240935                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 14536.240935                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 14536.240935                       # average overall mshr miss latency
system.cpu.icache.replacements                 961116                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      6162987                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         6162987                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst      1021174                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total       1021174                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst  15740947477                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  15740947477                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      7184161                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      7184161                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.142142                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.142142                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 15414.559592                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 15414.559592                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst        58451                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total        58451                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst       962723                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       962723                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst  13994373482                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  13994373482                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.134006                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.134006                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 14536.240935                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 14536.240935                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  26757117000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           511.003701                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             7125710                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            962723                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs              7.401620                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             79500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   511.003701                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.998054                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.998054                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          509                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          191                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          278                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           40                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.994141                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          15331045                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         15331045                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  26757117000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                     7190437                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                        104770                       # TLB misses on write requests
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  26757117000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  26757117000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  26757117000                       # Cumulative time (in ticks) in various power states
system.cpu.lsq0.forwLoads                      694666                       # Number of loads that had data forwarded from stores
system.cpu.lsq0.squashedLoads                 4220399                       # Number of loads squashed
system.cpu.lsq0.ignoredResponses                 3454                       # Number of memory responses ignored because the instruction is squashed
system.cpu.lsq0.memOrderViolation               13929                       # Number of memory ordering violations
system.cpu.lsq0.squashedStores                3501517                       # Number of stores squashed
system.cpu.lsq0.rescheduledLoads                23935                       # Number of loads that were rescheduled
system.cpu.lsq0.blockedByCache                   1673                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.power_state.pwrStateResidencyTicks::ON  26757117000                       # Cumulative time (in ticks) in various power states
system.cpu.rename.squashCycles                 606004                       # Number of cycles rename is squashing
system.cpu.rename.idleCycles                 24324972                       # Number of cycles rename is idle
system.cpu.rename.blockCycles                 5538316                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           5893                       # count of cycles rename stalledfor serializing inst
system.cpu.rename.runCycles                  12799677                       # Number of cycles rename is running
system.cpu.rename.unblockCycles               5389093                       # Number of cycles rename is unblocking
system.cpu.rename.renamedInsts               84346832                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                 47459                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                 407745                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                  56592                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                4811967                       # Number of times rename has blocked due to SQ full
system.cpu.rename.renamedOperands            90784833                       # Number of destination operands rename has renamed
system.cpu.rename.lookups                   207708650                       # Number of register rename lookups that rename has made
system.cpu.rename.intLookups                124210793                       # Number of integer rename lookups
system.cpu.rename.fpLookups                   2693525                       # Number of floating rename lookups
system.cpu.rename.committedMaps              63900066                       # Number of HB maps that are committed
system.cpu.rename.undoneMaps                 26884724                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializing                     145                       # count of serializing insts renamed
system.cpu.rename.tempSerializing                 113                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                   3248269                       # count of insts added to the skid buffer
system.cpu.rob.reads                        121615286                       # The number of ROB reads
system.cpu.rob.writes                       163569963                       # The number of ROB writes
system.cpu.thread_0.numInsts                 30000000                       # Number of Instructions committed
system.cpu.thread_0.numOps                   57074776                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst               924773                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               235899                       # number of demand (read+write) hits
system.l2.demand_hits::total                  1160672                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst              924773                       # number of overall hits
system.l2.overall_hits::.cpu.data              235899                       # number of overall hits
system.l2.overall_hits::total                 1160672                       # number of overall hits
system.l2.demand_misses::.cpu.inst              36719                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              61924                       # number of demand (read+write) misses
system.l2.demand_misses::total                  98643                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst             36719                       # number of overall misses
system.l2.overall_misses::.cpu.data             61924                       # number of overall misses
system.l2.overall_misses::total                 98643                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst   2748049500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   4478160000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       7226209500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst   2748049500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   4478160000                       # number of overall miss cycles
system.l2.overall_miss_latency::total      7226209500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst           961492                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           297823                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              1259315                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst          961492                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          297823                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             1259315                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.038190                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.207922                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.078331                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.038190                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.207922                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.078331                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 74839.987472                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 72317.033783                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 73256.181381                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 74839.987472                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 72317.033783                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 73256.181381                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               45868                       # number of writebacks
system.l2.writebacks::total                     45868                       # number of writebacks
system.l2.demand_mshr_misses::.cpu.inst         36719                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         61924                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             98643                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst        36719                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        61924                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            98643                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst   2373643000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   3846110250                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   6219753250                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst   2373643000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   3846110250                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   6219753250                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.038190                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.207922                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.078331                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.038190                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.207922                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.078331                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 64643.454342                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 62110.171339                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 63053.163935                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 64643.454342                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 62110.171339                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 63053.163935                       # average overall mshr miss latency
system.l2.replacements                          91218                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       209058                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           209058                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       209058                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       209058                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks       960752                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total           960752                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks       960752                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total       960752                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks          125                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total           125                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_hits::.cpu.data             1155                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                 1155                       # number of UpgradeReq hits
system.l2.UpgradeReq_accesses::.cpu.data         1155                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total             1155                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data             32373                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 32373                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data           42584                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               42584                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data   2966620500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    2966620500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data         74957                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             74957                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.568112                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.568112                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 69665.144186                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 69665.144186                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data        42584                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          42584                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   2531244000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   2531244000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.568112                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.568112                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 59441.198572                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 59441.198572                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst         924773                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             924773                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst        36719                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            36719                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst   2748049500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   2748049500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst       961492                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         961492                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.038190                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.038190                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 74839.987472                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 74839.987472                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst        36719                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        36719                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst   2373643000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   2373643000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.038190                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.038190                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 64643.454342                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 64643.454342                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        203526                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            203526                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data        19340                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           19340                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data   1511539500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   1511539500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       222866                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        222866                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.086779                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.086779                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 78156.127198                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 78156.127198                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data        19340                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        19340                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   1314866250                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   1314866250                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.086779                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.086779                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 67986.879524                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 67986.879524                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  26757117000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  8110.964341                       # Cycle average of tags in use
system.l2.tags.total_refs                     2518327                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     99410                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     25.332733                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     68750                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      99.321921                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst      3732.097256                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      4279.545164                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.012124                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.455578                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.522405                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.990108                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           64                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          147                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         2066                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         5888                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4           27                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  20247026                       # Number of tag accesses
system.l2.tags.data_accesses                 20247026                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  26757117000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples     45868.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples     36719.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     61779.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000895138500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         2732                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         2732                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              245890                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              43172                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       98643                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      45868                       # Number of write requests accepted
system.mem_ctrls.readBursts                     98643                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    45868                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    145                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.09                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.74                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 98643                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                45868                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   84876                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   11363                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    1913                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     330                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      15                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    991                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1036                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   2510                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   2686                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   2744                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   2760                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   2753                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   2758                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   2761                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   2765                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   2769                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   2777                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   2766                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   2779                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   2792                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   2738                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   2732                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   2732                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples         2732                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      36.051977                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     30.032107                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    119.456622                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255          2728     99.85%     99.85% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511            3      0.11%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-6399            1      0.04%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          2732                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         2732                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.781845                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.751803                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.017241                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             1682     61.57%     61.57% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               42      1.54%     63.10% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              942     34.48%     97.58% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               57      2.09%     99.67% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                7      0.26%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                1      0.04%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                1      0.04%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          2732                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                    9280                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                 6313152                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              2935552                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    235.94                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    109.71                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                   26756323000                       # Total gap between requests
system.mem_ctrls.avgGap                     185150.77                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst      2350016                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data      3953856                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks      2934272                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 87827698.327887862921                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 147768386.257757127285                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 109663234.645197391510                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst        36719                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data        61924                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks        45868                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst   1161897250                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data   1803994000                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 632477243500                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     31642.94                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     29132.39                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks  13789073.94                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst      2350016                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data      3963136                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total       6313152                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst      2350016                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total      2350016                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks      2935552                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total      2935552                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst        36719                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data        61924                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total          98643                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks        45868                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total         45868                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst     87827698                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data    148115210                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        235942908                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst     87827698                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total     87827698                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks    109711072                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total       109711072                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks    109711072                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst     87827698                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data    148115210                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       345653981                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                98498                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts               45848                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0         6031                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1         7318                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2         7890                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3         6125                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4         6605                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5         5268                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6         4952                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7         6336                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8         5553                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9         6601                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10         7027                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11         6412                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12         6199                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13         5124                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14         5200                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15         5857                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0         2758                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1         3408                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2         3517                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3         2985                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4         2708                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5         2499                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6         2495                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7         2761                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8         2435                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9         3175                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10         2979                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11         2800                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12         2937                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13         2651                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14         2892                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15         2848                       # Per bank write bursts
system.mem_ctrls.dram.totQLat              1119053750                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat             492490000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat         2965891250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                11361.18                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           30111.18                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits               70671                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits              27762                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            71.75                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           60.55                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples        45910                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   201.210368                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   129.847768                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   238.104932                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127        22152     48.25%     48.25% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255        12831     27.95%     76.20% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383         4157      9.05%     85.25% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511         1925      4.19%     89.45% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639         1203      2.62%     92.07% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767          788      1.72%     93.78% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895          519      1.13%     94.91% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023          367      0.80%     95.71% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151         1968      4.29%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total        45910                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead               6303872                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten            2934272                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              235.596085                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW              109.663235                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    2.70                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                1.84                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.86                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               68.19                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED  26757117000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy       167147400                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy        88837155                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy      360748500                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy     120743820                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 2111903040.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy   8178029400                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy   3387971520                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy   14415380835                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   538.749404                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE   8723440500                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF    893360000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  17140316500                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy       160671420                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy        85391295                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy      342527220                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy     118582740                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 2111903040.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy   8051786940                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy   3494280960                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy   14365143615                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   536.871877                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE   8999922000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF    893360000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  16863835000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  26757117000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              56059                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        45868                       # Transaction distribution
system.membus.trans_dist::CleanEvict            44580                       # Transaction distribution
system.membus.trans_dist::ReadExReq             42584                       # Transaction distribution
system.membus.trans_dist::ReadExResp            42584                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         56059                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port       287734                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l2.mem_side_port::total       287734                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                 287734                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port      9248704                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::total      9248704                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                 9248704                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             98643                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   98643    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               98643                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  26757117000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer2.occupancy            93140750                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.3                       # Layer utilization (%)
system.membus.respLayer1.occupancy          123303750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.5                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp           1185589                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       254926                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean       961116                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          133603                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            1155                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp           1155                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            74957                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           74957                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        962723                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       222866                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port      2885331                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port       895267                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total               3780598                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port    123046912                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     32440384                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total              155487296                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                           92449                       # Total snoops (count)
system.tol2bus.snoopTraffic                   3014336                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          1352919                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.004052                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.063526                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                1347437     99.59%     99.59% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   5482      0.41%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            1352919                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  26757117000                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy         2430238000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              9.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy        1444470227                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             5.4                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         447502119                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.7                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
