Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.11 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.11 secs
 
--> Reading design: MacceleratorSE.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report

=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "MacceleratorSE.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "MacceleratorSE"
Output Format                      : NGC
Target Device                      : XC9500XL CPLDs

---- Source Options
Top Module Name                    : MacceleratorSE
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
Mux Extraction                     : Yes
Resource Sharing                   : YES

---- Target Options
Add IO Buffers                     : YES
MACRO Preserve                     : YES
XOR Preserve                       : YES
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : Yes
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Verilog 2001                       : YES

---- Other Options
Clock Enable                       : YES
wysiwyg                            : NO

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "../RAM.v" in library work
Compiling verilog file "../IOBS.v" in library work
Module <RAM> compiled
Compiling verilog file "../IOBM.v" in library work
Module <IOBS> compiled
Compiling verilog file "../FSB.v" in library work
Module <IOBM> compiled
Compiling verilog file "../CS.v" in library work
Module <FSB> compiled
Compiling verilog file "Maccelerator-SE.v" in library work
Module <CS> compiled
Module <MacceleratorSE> compiled
No errors in compilation
Analysis of file <"MacceleratorSE.prj"> succeeded.
 

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for module <MacceleratorSE> in library <work>.

Analyzing hierarchy for module <CS> in library <work>.

Analyzing hierarchy for module <IOBS> in library <work>.

Analyzing hierarchy for module <RAM> in library <work>.

Analyzing hierarchy for module <IOBM> in library <work>.

Analyzing hierarchy for module <FSB> in library <work>.


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <MacceleratorSE>.
Module <MacceleratorSE> is correct for synthesis.
 
Analyzing module <CS> in library <work>.
Module <CS> is correct for synthesis.
 
Analyzing module <IOBS> in library <work>.
Module <IOBS> is correct for synthesis.
 
Analyzing module <RAM> in library <work>.
Module <RAM> is correct for synthesis.
 
Analyzing module <IOBM> in library <work>.
Module <IOBM> is correct for synthesis.
 
Analyzing module <FSB> in library <work>.
Module <FSB> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <CS>.
    Related source file is "../CS.v".
    Found 1-bit register for signal <nOverlay>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <CS> synthesized.


Synthesizing Unit <IOBS>.
    Related source file is "../IOBS.v".
WARNING:Xst:1305 - Output <Ready> is never assigned. Tied to value 0.
WARNING:Xst:1305 - Output <ALE0> is never assigned. Tied to value 0.
WARNING:Xst:646 - Signal <IOWRReady> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <IORDReady> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found finite state machine <FSM_0> for signal <PS>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 10                                             |
    | Inputs             | 5                                              |
    | Outputs            | 5                                              |
    | Clock              | CLK                       (rising_edge)        |
    | Power Up State     | 00                                             |
    | Encoding           | automatic                                      |
    | Implementation     | automatic                                      |
    -----------------------------------------------------------------------
    Found 1-bit register for signal <IOREQ>.
    Found 1-bit register for signal <IORW0>.
    Found 1-bit register for signal <IOL0>.
    Found 1-bit register for signal <IOU0>.
    Found 1-bit register for signal <ALE1>.
    Found 1-bit register for signal <IOACTr>.
    Found 1-bit register for signal <IOL1>.
    Found 1-bit register for signal <IORW1>.
    Found 1-bit register for signal <IOU1>.
    Found 1-bit register for signal <Load1>.
    Found 1-bit register for signal <Once>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   8 D-type flip-flop(s).
Unit <IOBS> synthesized.


Synthesizing Unit <RAM>.
    Related source file is "../RAM.v".
    Found finite state machine <FSM_1> for signal <RS>.
    -----------------------------------------------------------------------
    | States             | 10                                             |
    | Transitions        | 23                                             |
    | Inputs             | 7                                              |
    | Outputs            | 11                                             |
    | Clock              | CLK                       (rising_edge)        |
    | Power Up State     | 0000                                           |
    | Encoding           | automatic                                      |
    | Implementation     | automatic                                      |
    -----------------------------------------------------------------------
    Found 1-bit register for signal <nCAS>.
    Found 1-bit register for signal <Once>.
    Found 1-bit register for signal <RAMEN>.
    Found 1-bit register for signal <RAMReady>.
    Found 1-bit register for signal <RASEL>.
    Found 1-bit register for signal <RefRAS>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   5 D-type flip-flop(s).
Unit <RAM> synthesized.


Synthesizing Unit <IOBM>.
    Related source file is "../IOBM.v".
WARNING:Xst:647 - Input <nBERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found finite state machine <FSM_2> for signal <IOS>.
    -----------------------------------------------------------------------
    | States             | 8                                              |
    | Transitions        | 13                                             |
    | Inputs             | 4                                              |
    | Outputs            | 8                                              |
    | Clock              | C16M                      (rising_edge)        |
    | Power Up State     | 000                                            |
    | Encoding           | automatic                                      |
    | Implementation     | automatic                                      |
    -----------------------------------------------------------------------
    Found 1-bit register for signal <IOACT>.
    Found 1-bit register for signal <nAS>.
    Found 1-bit register for signal <nLDS>.
    Found 1-bit register for signal <nUDS>.
    Found 1-bit register for signal <nDinLE>.
    Found 1-bit register for signal <nDoutOE>.
    Found 1-bit register for signal <nVMA>.
    Found 1-bit register for signal <ADoutLE>.
    Found 1-bit register for signal <Er>.
    Found 1-bit register for signal <Er2>.
    Found 5-bit up counter for signal <ES>.
    Found 1-bit register for signal <ETACK>.
    Found 1-bit register for signal <IOREQr>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   1 Counter(s).
	inferred  11 D-type flip-flop(s).
Unit <IOBM> synthesized.


Synthesizing Unit <FSB>.
    Related source file is "../FSB.v".
    Found 1-bit register for signal <nVPA>.
    Found 1-bit register for signal <nDTACK>.
    Found 1-bit register for signal <ASrf>.
    Found 1-bit register for signal <FBERR>.
    Found 1-bit register for signal <FBERRArmed>.
    Found 8-bit up counter for signal <RefCnt>.
    Found 1-bit register for signal <RefDone>.
    Summary:
	inferred   1 Counter(s).
	inferred   1 D-type flip-flop(s).
Unit <FSB> synthesized.


Synthesizing Unit <MacceleratorSE>.
    Related source file is "Maccelerator-SE.v".
WARNING:Xst:1306 - Output <nRAMCS> is never assigned.
WARNING:Xst:646 - Signal <nRESr1> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <VidRAMCS> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <SndRAMCS> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:653 - Signal <IOUDS0> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:646 - Signal <IOU0> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:653 - Signal <IOLDS0> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:646 - Signal <IOL0> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 1-bit register for signal <nRESr0>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <MacceleratorSE> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Counters                                             : 2
 5-bit up counter                                      : 1
 8-bit up counter                                      : 1
# Registers                                            : 37
 1-bit register                                        : 37

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_2> for best encoding.
Optimizing FSM <iobm/IOS/FSM> on signal <IOS[1:8]> with one-hot encoding.
-------------------
 State | Encoding
-------------------
 000   | 00000001
 001   | 00000010
 010   | 00000100
 011   | 00001000
 100   | 00010000
 101   | 00100000
 110   | 01000000
 111   | 10000000
-------------------
Analyzing FSM <FSM_1> for best encoding.
Optimizing FSM <ram/RS/FSM> on signal <RS[1:10]> with one-hot encoding.
---------------------
 State | Encoding
---------------------
 0000  | 0000000001
 0101  | 0000000010
 1000  | 0000000100
 1011  | 0000001000
 0110  | 0000010000
 0111  | 0000100000
 1100  | 0001000000
 1101  | 0010000000
 1110  | 0100000000
 1111  | 1000000000
---------------------
Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <iobs/PS/FSM> on signal <PS[1:2]> with johnson encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 11    | 01
 10    | 11
 01    | 10
-------------------
WARNING:Xst:1426 - The value init of the FF/Latch 0 hinder the constant cleaning in the block nUDS.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch 0 hinder the constant cleaning in the block nLDS.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <0> is unconnected in block <RAMReady>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <0> is unconnected in block <ADoutLE>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# FSMs                                                 : 3
# Counters                                             : 2
 5-bit up counter                                      : 1
 8-bit up counter                                      : 1
# Registers                                            : 27
 Flip-Flops                                            : 27

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <MacceleratorSE> ...
  implementation constraint: INIT=r	 : nRESr0

Optimizing unit <CS> ...
  implementation constraint: INIT=r	 : nOverlay

Optimizing unit <IOBS> ...
  implementation constraint: INIT=r	 : IOACTr
  implementation constraint: INIT=r	 : Once
  implementation constraint: INIT=r	 : PS_FSM_FFd1
  implementation constraint: INIT=r	 : PS_FSM_FFd2

Optimizing unit <RAM> ...
  implementation constraint: INIT=r	 : RAMReady
  implementation constraint: INIT=r	 : RASEL
  implementation constraint: INIT=r	 : RAMEN
  implementation constraint: INIT=r	 : RefRAS
  implementation constraint: INIT=r	 : Once
  implementation constraint: INIT=r	 : RS_FSM_FFd1
  implementation constraint: INIT=r	 : RS_FSM_FFd2
  implementation constraint: INIT=r	 : RS_FSM_FFd3
  implementation constraint: INIT=r	 : RS_FSM_FFd4
  implementation constraint: INIT=r	 : RS_FSM_FFd5
  implementation constraint: INIT=r	 : RS_FSM_FFd6
  implementation constraint: INIT=r	 : RS_FSM_FFd7
  implementation constraint: INIT=r	 : RS_FSM_FFd8
  implementation constraint: INIT=r	 : RS_FSM_FFd9
  implementation constraint: INIT=s	 : RS_FSM_FFd10

Optimizing unit <IOBM> ...
  implementation constraint: INIT=s	 : IOS_FSM_FFd8
  implementation constraint: INIT=r	 : ETACK
  implementation constraint: INIT=r	 : ADoutLE
  implementation constraint: INIT=r	 : IOREQr
  implementation constraint: INIT=r	 : IOS_FSM_FFd1
  implementation constraint: INIT=r	 : IOS_FSM_FFd2
  implementation constraint: INIT=r	 : IOS_FSM_FFd3
  implementation constraint: INIT=r	 : IOS_FSM_FFd4
  implementation constraint: INIT=r	 : IOS_FSM_FFd5
  implementation constraint: INIT=r	 : IOS_FSM_FFd6
  implementation constraint: INIT=r	 : IOS_FSM_FFd7

Optimizing unit <FSB> ...
  implementation constraint: INIT=r	 : ASrf
  implementation constraint: INIT=r	 : FBERR
  implementation constraint: INIT=r	 : FBERRArmed
  implementation constraint: INIT=r	 : RefDone
  implementation constraint: INIT=r	 : RefCnt_7
  implementation constraint: INIT=r	 : RefCnt_6
  implementation constraint: INIT=r	 : RefCnt_5
  implementation constraint: INIT=r	 : RefCnt_4
  implementation constraint: INIT=r	 : RefCnt_3
  implementation constraint: INIT=r	 : RefCnt_2
  implementation constraint: INIT=r	 : RefCnt_1
  implementation constraint: INIT=r	 : RefCnt_0
WARNING:Xst:1426 - The value init of the FF/Latch nUDS hinder the constant cleaning in the block iobm.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch nLDS hinder the constant cleaning in the block iobm.
   You should achieve better results by setting this init to 1.
WARNING:Xst:2677 - Node <Load1> of sequential type is unconnected in block <iobs>.
WARNING:Xst:2677 - Node <IOU0> of sequential type is unconnected in block <iobs>.
WARNING:Xst:2677 - Node <IOL0> of sequential type is unconnected in block <iobs>.
WARNING:Xst:2677 - Node <IOU1> of sequential type is unconnected in block <iobs>.
WARNING:Xst:2677 - Node <IOL1> of sequential type is unconnected in block <iobs>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <RAMReady> is unconnected in block <ram>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <ADoutLE> is unconnected in block <iobm>.

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : MacceleratorSE.ngr
Top Level Output File Name         : MacceleratorSE
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : Yes
Target Technology                  : XC9500XL CPLDs
Macro Preserve                     : YES
XOR Preserve                       : YES
Clock Enable                       : YES
wysiwyg                            : NO

Design Statistics
# IOs                              : 68

Cell Usage :
# BELS                             : 462
#      AND2                        : 151
#      AND3                        : 12
#      AND4                        : 10
#      AND5                        : 1
#      AND6                        : 2
#      AND7                        : 1
#      AND8                        : 1
#      GND                         : 4
#      INV                         : 191
#      OR2                         : 62
#      OR3                         : 10
#      OR4                         : 1
#      OR6                         : 1
#      OR7                         : 1
#      VCC                         : 2
#      XOR2                        : 12
# FlipFlops/Latches                : 63
#      FD                          : 52
#      FDCE                        : 11
# IO Buffers                       : 67
#      IBUF                        : 35
#      OBUF                        : 32
=========================================================================


Total REAL time to Xst completion: 4.00 secs
Total CPU time to Xst completion: 4.13 secs
 
--> 

Total memory usage is 4513564 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   26 (   0 filtered)
Number of infos    :    0 (   0 filtered)

