Rectnet: instantiated net with 14 neurons and 27 edges
,,,,,,,,,,,,,..............Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition
    Info: Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
    Info: Your use of Altera Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Altera Program License 
    Info: Subscription Agreement, the Altera Quartus Prime License Agreement,
    Info: the Altera MegaCore Function License Agreement, or other 
    Info: applicable license agreement, including, without limitation, 
    Info: that your use is for the sole purpose of programming logic 
    Info: devices manufactured by Altera and sold by Altera or its 
    Info: authorized distributors.  Please refer to the applicable 
    Info: agreement for further details.
    Info: Processing started: Tue Apr 25 20:32:11 2017
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off top -c top
Warning (20028): Parallel compilation is not licensed and has been disabled
Warning (10229): Verilog HDL Expression warning at top.v(36): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 36
Warning (10229): Verilog HDL Expression warning at top.v(37): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 37
Warning (10229): Verilog HDL Expression warning at top.v(38): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 38
Warning (10229): Verilog HDL Expression warning at top.v(39): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 39
Warning (10229): Verilog HDL Expression warning at top.v(40): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 40
Warning (10229): Verilog HDL Expression warning at top.v(41): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 41
Warning (10229): Verilog HDL Expression warning at top.v(42): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 42
Warning (10229): Verilog HDL Expression warning at top.v(53): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 53
Warning (10229): Verilog HDL Expression warning at top.v(76): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 76
Warning (10229): Verilog HDL Expression warning at top.v(92): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 92
Warning (10229): Verilog HDL Expression warning at top.v(108): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 108
Warning (10229): Verilog HDL Expression warning at top.v(138): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 138
Warning (10229): Verilog HDL Expression warning at top.v(175): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 175
Warning (10229): Verilog HDL Expression warning at top.v(191): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 191
Warning (10229): Verilog HDL Expression warning at top.v(214): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 214
Warning (10229): Verilog HDL Expression warning at top.v(244): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 244
Warning (10229): Verilog HDL Expression warning at top.v(260): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 260
Warning (10229): Verilog HDL Expression warning at top.v(290): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 290
Warning (10229): Verilog HDL Expression warning at top.v(313): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 313
Warning (10229): Verilog HDL Expression warning at top.v(336): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 336
Warning (10229): Verilog HDL Expression warning at top.v(352): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 352
Warning (10259): Verilog HDL error at top.v(434): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 434
Warning (10259): Verilog HDL error at top.v(435): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 435
Warning (10229): Verilog HDL Expression warning at top.v(451): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 451
Warning (10259): Verilog HDL error at top.v(455): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 455
Warning (10259): Verilog HDL error at top.v(456): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 456
Warning (10259): Verilog HDL error at top.v(468): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 468
Warning (10229): Verilog HDL Expression warning at top.v(490): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 490
Warning (10259): Verilog HDL error at top.v(494): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 494
Warning (10259): Verilog HDL error at top.v(495): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 495
Warning (10259): Verilog HDL error at top.v(506): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 506
Warning (10259): Verilog HDL error at top.v(507): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 507
Warning (10229): Verilog HDL Expression warning at top.v(523): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 523
Warning (10259): Verilog HDL error at top.v(527): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 527
Warning (10259): Verilog HDL error at top.v(528): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 528
Warning (10259): Verilog HDL error at top.v(539): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 539
Warning (10229): Verilog HDL Expression warning at top.v(556): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 556
Warning (10259): Verilog HDL error at top.v(560): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 560
Warning (10259): Verilog HDL error at top.v(561): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 561
Warning (10259): Verilog HDL error at top.v(572): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 572
Warning (10259): Verilog HDL error at top.v(573): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 573
Warning (10229): Verilog HDL Expression warning at top.v(601): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 601
Warning (10259): Verilog HDL error at top.v(605): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 605
Warning (10259): Verilog HDL error at top.v(606): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 606
Warning (10259): Verilog HDL error at top.v(617): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 617
Warning (10259): Verilog HDL error at top.v(620): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 620
Warning (10259): Verilog HDL error at top.v(621): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 621
Warning (10229): Verilog HDL Expression warning at top.v(652): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 652
Warning (10259): Verilog HDL error at top.v(656): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 656
Warning (10259): Verilog HDL error at top.v(657): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 657
Warning (10259): Verilog HDL error at top.v(668): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 668
Warning (10229): Verilog HDL Expression warning at top.v(685): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 685
Warning (10259): Verilog HDL error at top.v(689): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 689
Warning (10259): Verilog HDL error at top.v(690): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 690
Warning (10259): Verilog HDL error at top.v(701): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 701
Warning (10229): Verilog HDL Expression warning at top.v(724): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 724
Warning (10259): Verilog HDL error at top.v(728): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 728
Warning (10259): Verilog HDL error at top.v(729): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 729
Warning (10259): Verilog HDL error at top.v(741): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 741
Warning (10229): Verilog HDL Expression warning at top.v(769): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 769
Warning (10259): Verilog HDL error at top.v(773): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 773
Warning (10259): Verilog HDL error at top.v(774): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 774
Warning (10259): Verilog HDL error at top.v(785): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 785
Warning (10259): Verilog HDL error at top.v(786): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 786
Warning (10229): Verilog HDL Expression warning at top.v(802): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 802
Warning (10259): Verilog HDL error at top.v(806): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 806
Warning (10259): Verilog HDL error at top.v(807): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 807
Warning (10259): Verilog HDL error at top.v(819): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 819
Warning (10229): Verilog HDL Expression warning at top.v(847): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 847
Warning (10259): Verilog HDL error at top.v(851): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 851
Warning (10259): Verilog HDL error at top.v(852): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 852
Warning (10259): Verilog HDL error at top.v(864): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 864
Warning (10229): Verilog HDL Expression warning at top.v(886): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 886
Warning (10259): Verilog HDL error at top.v(890): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 890
Warning (10259): Verilog HDL error at top.v(891): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 891
Warning (10259): Verilog HDL error at top.v(902): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 902
Warning (10229): Verilog HDL Expression warning at top.v(925): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 925
Warning (10259): Verilog HDL error at top.v(929): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 929
Warning (10259): Verilog HDL error at top.v(930): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 930
Warning (10259): Verilog HDL error at top.v(941): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 941
Warning (10229): Verilog HDL Expression warning at top.v(958): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 958
Warning (10259): Verilog HDL error at top.v(962): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 962
Warning (10259): Verilog HDL error at top.v(963): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 963
Warning (10229): Verilog HDL Expression warning at top.v(1015): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 1015
Warning (10229): Verilog HDL Expression warning at top.v(1016): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 1016
Warning (10229): Verilog HDL Expression warning at top.v(1017): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 1017
Warning (10229): Verilog HDL Expression warning at top.v(1018): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 1018
Warning (10229): Verilog HDL Expression warning at top.v(1019): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 1019
Warning (10229): Verilog HDL Expression warning at top.v(1020): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 1020
Warning (10229): Verilog HDL Expression warning at top.v(1021): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 1021
Info (12021): Found 1 design units, including 1 entities, in source file top.v
    Info (12023): Found entity 1: top File: /home/cactus/proj/migen-playground/build/top.v Line: 2
Info (12127): Elaborating entity "top" for the top level hierarchy
Warning (10230): Verilog HDL assignment warning at top.v(399): truncated value with size 16 to match size of target (10) File: /home/cactus/proj/migen-playground/build/top.v Line: 399
Warning (10230): Verilog HDL assignment warning at top.v(436): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 436
Warning (10230): Verilog HDL assignment warning at top.v(445): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 445
Warning (10230): Verilog HDL assignment warning at top.v(470): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 470
Warning (10230): Verilog HDL assignment warning at top.v(484): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 484
Warning (10230): Verilog HDL assignment warning at top.v(508): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 508
Warning (10230): Verilog HDL assignment warning at top.v(517): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 517
Warning (10230): Verilog HDL assignment warning at top.v(541): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 541
Warning (10230): Verilog HDL assignment warning at top.v(550): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 550
Warning (10230): Verilog HDL assignment warning at top.v(576): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 576
Warning (10230): Verilog HDL assignment warning at top.v(595): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 595
Warning (10230): Verilog HDL assignment warning at top.v(622): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 622
Warning (10230): Verilog HDL assignment warning at top.v(646): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 646
Warning (10230): Verilog HDL assignment warning at top.v(668): truncated value with size 17 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 668
Warning (10230): Verilog HDL assignment warning at top.v(670): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 670
Warning (10230): Verilog HDL assignment warning at top.v(679): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 679
Warning (10230): Verilog HDL assignment warning at top.v(704): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 704
Warning (10230): Verilog HDL assignment warning at top.v(718): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 718
Warning (10230): Verilog HDL assignment warning at top.v(744): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 744
Warning (10230): Verilog HDL assignment warning at top.v(763): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 763
Warning (10230): Verilog HDL assignment warning at top.v(787): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 787
Warning (10230): Verilog HDL assignment warning at top.v(796): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 796
Warning (10230): Verilog HDL assignment warning at top.v(822): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 822
Warning (10230): Verilog HDL assignment warning at top.v(841): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 841
Warning (10230): Verilog HDL assignment warning at top.v(864): truncated value with size 17 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 864
Warning (10230): Verilog HDL assignment warning at top.v(866): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 866
Warning (10230): Verilog HDL assignment warning at top.v(880): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 880
Warning (10230): Verilog HDL assignment warning at top.v(902): truncated value with size 17 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 902
Warning (10230): Verilog HDL assignment warning at top.v(905): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 905
Warning (10230): Verilog HDL assignment warning at top.v(919): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 919
Warning (10230): Verilog HDL assignment warning at top.v(943): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 943
Warning (10230): Verilog HDL assignment warning at top.v(952): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 952
Warning (10230): Verilog HDL assignment warning at top.v(1037): truncated value with size 5 to match size of target (4) File: /home/cactus/proj/migen-playground/build/top.v Line: 1037
Info (286030): Timing-Driven Synthesis is running
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 56 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "seven_seg[0]" File: /home/cactus/proj/migen-playground/build/top.v Line: 3
    Warning (15610): No output dependent on input pin "seven_seg[1]" File: /home/cactus/proj/migen-playground/build/top.v Line: 3
    Warning (15610): No output dependent on input pin "seven_seg[2]" File: /home/cactus/proj/migen-playground/build/top.v Line: 3
    Warning (15610): No output dependent on input pin "seven_seg[3]" File: /home/cactus/proj/migen-playground/build/top.v Line: 3
    Warning (15610): No output dependent on input pin "seven_seg[4]" File: /home/cactus/proj/migen-playground/build/top.v Line: 3
    Warning (15610): No output dependent on input pin "seven_seg[5]" File: /home/cactus/proj/migen-playground/build/top.v Line: 3
    Warning (15610): No output dependent on input pin "seven_seg[6]" File: /home/cactus/proj/migen-playground/build/top.v Line: 3
    Warning (15610): No output dependent on input pin "seven_seg_1[0]" File: /home/cactus/proj/migen-playground/build/top.v Line: 4
    Warning (15610): No output dependent on input pin "seven_seg_1[1]" File: /home/cactus/proj/migen-playground/build/top.v Line: 4
    Warning (15610): No output dependent on input pin "seven_seg_1[2]" File: /home/cactus/proj/migen-playground/build/top.v Line: 4
    Warning (15610): No output dependent on input pin "seven_seg_1[3]" File: /home/cactus/proj/migen-playground/build/top.v Line: 4
    Warning (15610): No output dependent on input pin "seven_seg_1[4]" File: /home/cactus/proj/migen-playground/build/top.v Line: 4
    Warning (15610): No output dependent on input pin "seven_seg_1[5]" File: /home/cactus/proj/migen-playground/build/top.v Line: 4
    Warning (15610): No output dependent on input pin "seven_seg_1[6]" File: /home/cactus/proj/migen-playground/build/top.v Line: 4
    Warning (15610): No output dependent on input pin "seven_seg_2[0]" File: /home/cactus/proj/migen-playground/build/top.v Line: 5
    Warning (15610): No output dependent on input pin "seven_seg_2[1]" File: /home/cactus/proj/migen-playground/build/top.v Line: 5
    Warning (15610): No output dependent on input pin "seven_seg_2[2]" File: /home/cactus/proj/migen-playground/build/top.v Line: 5
    Warning (15610): No output dependent on input pin "seven_seg_2[3]" File: /home/cactus/proj/migen-playground/build/top.v Line: 5
    Warning (15610): No output dependent on input pin "seven_seg_2[4]" File: /home/cactus/proj/migen-playground/build/top.v Line: 5
    Warning (15610): No output dependent on input pin "seven_seg_2[5]" File: /home/cactus/proj/migen-playground/build/top.v Line: 5
    Warning (15610): No output dependent on input pin "seven_seg_2[6]" File: /home/cactus/proj/migen-playground/build/top.v Line: 5
    Warning (15610): No output dependent on input pin "seven_seg_3[0]" File: /home/cactus/proj/migen-playground/build/top.v Line: 6
    Warning (15610): No output dependent on input pin "seven_seg_3[1]" File: /home/cactus/proj/migen-playground/build/top.v Line: 6
    Warning (15610): No output dependent on input pin "seven_seg_3[2]" File: /home/cactus/proj/migen-playground/build/top.v Line: 6
    Warning (15610): No output dependent on input pin "seven_seg_3[3]" File: /home/cactus/proj/migen-playground/build/top.v Line: 6
    Warning (15610): No output dependent on input pin "seven_seg_3[4]" File: /home/cactus/proj/migen-playground/build/top.v Line: 6
    Warning (15610): No output dependent on input pin "seven_seg_3[5]" File: /home/cactus/proj/migen-playground/build/top.v Line: 6
    Warning (15610): No output dependent on input pin "seven_seg_3[6]" File: /home/cactus/proj/migen-playground/build/top.v Line: 6
    Warning (15610): No output dependent on input pin "seven_seg_4[0]" File: /home/cactus/proj/migen-playground/build/top.v Line: 7
    Warning (15610): No output dependent on input pin "seven_seg_4[1]" File: /home/cactus/proj/migen-playground/build/top.v Line: 7
    Warning (15610): No output dependent on input pin "seven_seg_4[2]" File: /home/cactus/proj/migen-playground/build/top.v Line: 7
    Warning (15610): No output dependent on input pin "seven_seg_4[3]" File: /home/cactus/proj/migen-playground/build/top.v Line: 7
    Warning (15610): No output dependent on input pin "seven_seg_4[4]" File: /home/cactus/proj/migen-playground/build/top.v Line: 7
    Warning (15610): No output dependent on input pin "seven_seg_4[5]" File: /home/cactus/proj/migen-playground/build/top.v Line: 7
    Warning (15610): No output dependent on input pin "seven_seg_4[6]" File: /home/cactus/proj/migen-playground/build/top.v Line: 7
    Warning (15610): No output dependent on input pin "seven_seg_5[0]" File: /home/cactus/proj/migen-playground/build/top.v Line: 8
    Warning (15610): No output dependent on input pin "seven_seg_5[1]" File: /home/cactus/proj/migen-playground/build/top.v Line: 8
    Warning (15610): No output dependent on input pin "seven_seg_5[2]" File: /home/cactus/proj/migen-playground/build/top.v Line: 8
    Warning (15610): No output dependent on input pin "seven_seg_5[3]" File: /home/cactus/proj/migen-playground/build/top.v Line: 8
    Warning (15610): No output dependent on input pin "seven_seg_5[4]" File: /home/cactus/proj/migen-playground/build/top.v Line: 8
    Warning (15610): No output dependent on input pin "seven_seg_5[5]" File: /home/cactus/proj/migen-playground/build/top.v Line: 8
    Warning (15610): No output dependent on input pin "seven_seg_5[6]" File: /home/cactus/proj/migen-playground/build/top.v Line: 8
    Warning (15610): No output dependent on input pin "key" File: /home/cactus/proj/migen-playground/build/top.v Line: 19
    Warning (15610): No output dependent on input pin "key_1" File: /home/cactus/proj/migen-playground/build/top.v Line: 20
    Warning (15610): No output dependent on input pin "key_2" File: /home/cactus/proj/migen-playground/build/top.v Line: 21
    Warning (15610): No output dependent on input pin "key_3" File: /home/cactus/proj/migen-playground/build/top.v Line: 22
    Warning (15610): No output dependent on input pin "sw" File: /home/cactus/proj/migen-playground/build/top.v Line: 23
    Warning (15610): No output dependent on input pin "sw_1" File: /home/cactus/proj/migen-playground/build/top.v Line: 24
    Warning (15610): No output dependent on input pin "sw_2" File: /home/cactus/proj/migen-playground/build/top.v Line: 25
    Warning (15610): No output dependent on input pin "sw_3" File: /home/cactus/proj/migen-playground/build/top.v Line: 26
    Warning (15610): No output dependent on input pin "sw_4" File: /home/cactus/proj/migen-playground/build/top.v Line: 27
    Warning (15610): No output dependent on input pin "sw_5" File: /home/cactus/proj/migen-playground/build/top.v Line: 28
    Warning (15610): No output dependent on input pin "sw_6" File: /home/cactus/proj/migen-playground/build/top.v Line: 29
    Warning (15610): No output dependent on input pin "sw_7" File: /home/cactus/proj/migen-playground/build/top.v Line: 30
    Warning (15610): No output dependent on input pin "sw_8" File: /home/cactus/proj/migen-playground/build/top.v Line: 31
    Warning (15610): No output dependent on input pin "sw_9" File: /home/cactus/proj/migen-playground/build/top.v Line: 32
Info (21057): Implemented 692 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 57 input pins
    Info (21059): Implemented 10 output pins
    Info (21061): Implemented 584 logic cells
    Info (21062): Implemented 41 DSP elements
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 181 warnings
    Info: Peak virtual memory: 1221 megabytes
    Info: Processing ended: Tue Apr 25 20:33:04 2017
    Info: Elapsed time: 00:00:53
    Info: Total CPU time (on all processors): 00:02:02
Info: *******************************************************************
Info: Running Quartus Prime Fitter
    Info: Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition
    Info: Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
    Info: Your use of Altera Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Altera Program License 
    Info: Subscription Agreement, the Altera Quartus Prime License Agreement,
    Info: the Altera MegaCore Function License Agreement, or other 
    Info: applicable license agreement, including, without limitation, 
    Info: that your use is for the sole purpose of programming logic 
    Info: devices manufactured by Altera and sold by Altera or its 
    Info: authorized distributors.  Please refer to the applicable 
    Info: agreement for further details.
    Info: Processing started: Tue Apr 25 20:33:22 2017
Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off top -c top
Info: qfit2_default_script.tcl version: #1
Info: Project  = top
Info: Revision = top
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (119006): Selected device 5CEBA4F23C7 for design "top"
Info (21076): High junction temperature operating condition is not set. Assuming a default value of '85'.
Info (21076): Low junction temperature operating condition is not set. Assuming a default value of '0'.
Info (171003): Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time
Warning (292013): Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature.
Warning (15714): Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details
Info (184020): Starting Fitter periphery placement operations
Info (11191): Automatically promoted 1 clock (1 global)
    Info (11162): clk50~inputCLKENA0 with 248 fanout uses global clock CLKCTRL_G6
Info (184021): Fitter periphery placement operations ending: elapsed time is 00:00:00
Info (176233): Starting register packing
Critical Warning (332012): Synopsys Design Constraints File file not found: 'top.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332144): No user constrained base clocks found in the design
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332130): Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time.
Info (176235): Finished register packing
    Extra Info (176218): Packed 208 registers into blocks of type DSP block
    Extra Info (176220): Created 96 register duplicates
Info (11798): Fitter preparation operations ending: elapsed time is 00:00:23
Info (170189): Fitter placement preparation operations beginning
Info (14951): The Fitter is using Advanced Physical Optimization.
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:16
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:00:16
Info (170193): Fitter routing operations beginning
Info (170195): Router estimated average interconnect usage is 1% of the available device resources
    Info (170196): Router estimated peak interconnect usage is 5% of the available device resources in the region that extends from location X11_Y0 to location X21_Y10
Info (170199): The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time.
    Info (170201): Optimizations that may affect the design's routability were skipped
Info (170194): Fitter routing operations ending: elapsed time is 00:00:16
Info (11888): Total time spent on timing analysis during the Fitter is 2.60 seconds.
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (11801): Fitter post-fit operations ending: elapsed time is 00:00:40
Info: Quartus Prime Fitter was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 1942 megabytes
    Info: Processing ended: Tue Apr 25 20:36:12 2017
    Info: Elapsed time: 00:02:50
    Info: Total CPU time (on all processors): 00:03:48
Info: *******************************************************************
Info: Running Quartus Prime Assembler
    Info: Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition
    Info: Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
    Info: Your use of Altera Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Altera Program License 
    Info: Subscription Agreement, the Altera Quartus Prime License Agreement,
    Info: the Altera MegaCore Function License Agreement, or other 
    Info: applicable license agreement, including, without limitation, 
    Info: that your use is for the sole purpose of programming logic 
    Info: devices manufactured by Altera and sold by Altera or its 
    Info: authorized distributors.  Please refer to the applicable 
    Info: agreement for further details.
    Info: Processing started: Tue Apr 25 20:36:31 2017
Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off top -c top
Info (115030): Assembler is generating device programming files
Info: Quartus Prime Assembler was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 1141 megabytes
    Info: Processing ended: Tue Apr 25 20:36:53 2017
    Info: Elapsed time: 00:00:22
    Info: Total CPU time (on all processors): 00:00:22
Info: *******************************************************************
Info: Running Quartus Prime TimeQuest Timing Analyzer
    Info: Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition
    Info: Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
    Info: Your use of Altera Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Altera Program License 
    Info: Subscription Agreement, the Altera Quartus Prime License Agreement,
    Info: the Altera MegaCore Function License Agreement, or other 
    Info: applicable license agreement, including, without limitation, 
    Info: that your use is for the sole purpose of programming logic 
    Info: devices manufactured by Altera and sold by Altera or its 
    Info: authorized distributors.  Please refer to the applicable 
    Info: agreement for further details.
    Info: Processing started: Tue Apr 25 20:37:11 2017
Info: Command: quartus_sta top -c top
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21076): High junction temperature operating condition is not set. Assuming a default value of '85'.
Info (21076): Low junction temperature operating condition is not set. Assuming a default value of '0'.
Critical Warning (332012): Synopsys Design Constraints File file not found: 'top.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name clk50 clk50
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1100mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -2.069
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.069            -603.009 clk50 
Info (332146): Worst-case hold slack is 0.317
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.317               0.000 clk50 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -2.225
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.225            -676.619 clk50 
Info: Analyzing Slow 1100mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -1.835
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.835            -534.731 clk50 
Info (332146): Worst-case hold slack is 0.301
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.301               0.000 clk50 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -2.225
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.225            -663.779 clk50 
Info: Analyzing Fast 1100mV 85C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -0.800
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.800            -148.554 clk50 
Info (332146): Worst-case hold slack is 0.174
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.174               0.000 clk50 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -1.702
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.702            -502.551 clk50 
Info: Analyzing Fast 1100mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -0.556
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.556             -87.027 clk50 
Info (332146): Worst-case hold slack is 0.156
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.156               0.000 clk50 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -1.702
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.702            -528.542 clk50 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 6 warnings
    Info: Peak virtual memory: 1330 megabytes
    Info: Processing ended: Tue Apr 25 20:37:59 2017
    Info: Elapsed time: 00:00:48
    Info: Total CPU time (on all processors): 00:00:48
Info: *******************************************************************
Info: Running Quartus Prime Convert_programming_file
    Info: Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition
    Info: Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
    Info: Your use of Altera Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Altera Program License 
    Info: Subscription Agreement, the Altera Quartus Prime License Agreement,
    Info: the Altera MegaCore Function License Agreement, or other 
    Info: applicable license agreement, including, without limitation, 
    Info: that your use is for the sole purpose of programming logic 
    Info: devices manufactured by Altera and sold by Altera or its 
    Info: authorized distributors.  Please refer to the applicable 
    Info: agreement for further details.
    Info: Processing started: Tue Apr 25 20:38:16 2017
Info: Command: quartus_cpf -c top.sof top.rbf
Info: Quartus Prime Convert_programming_file was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 397 megabytes
    Info: Processing ended: Tue Apr 25 20:38:19 2017
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:03
wsum: finalize called
wsum: finalize called
wsum: finalize called
wsum: finalize called
wsum: finalize called
wsum: finalize called
wsum: finalize called
wsum: finalize called
wsum: finalize called
wsum: finalize called
wsum: finalize called
wsum: finalize called
wsum: finalize called
wsum: finalize called
!!OK!!
