AARCH64_DBG_REG_BCR,VAR_0
AARCH64_DBG_REG_BVR,VAR_1
AARCH64_DBG_REG_WCR,VAR_2
AARCH64_DBG_REG_WVR,VAR_3
ARM_BREAKPOINT_EXECUTE,VAR_4
WARN_ONCE,FUNC_0
bp_on_reg,VAR_5
core_num_brps,VAR_6
core_num_wrps,VAR_7
counter_arch_bp,FUNC_1
current,VAR_8
debug_exception_level,FUNC_2
disable_debug_monitors,FUNC_3
enable_debug_monitors,FUNC_4
encode_ctrl_reg,FUNC_5
hw_breakpoint_slot_setup,FUNC_6
this_cpu_ptr,FUNC_7
wp_on_reg,VAR_9
write_wb_reg,FUNC_8
hw_breakpoint_control,FUNC_9
bp,VAR_10
ops,VAR_11
info,VAR_12
slots,VAR_13
debug_info,VAR_14
i,VAR_15
max_slots,VAR_16
ctrl_reg,VAR_17
val_reg,VAR_18
reg_enable,VAR_19
dbg_el,VAR_20
ctrl,VAR_21
