Netlist file: simple_comp.net   Architecture file: vpr_4_6_8_8_80_x25_y25.xml
Array size: 25 x 25 logic blocks

#block name	x	y	subblk	block number
#----------	--	--	------	------------
top^FF_NODE~29	7	2	0	#0
n192		10	2	0	#1
n174		10	1	0	#2
top^FF_NODE~10	8	1	0	#3
n234		11	2	0	#4
n216		9	2	0	#5
top^c_in~3	10	0	5	#6
top^b_in~3	10	0	1	#7
top^b_in~1	10	0	0	#8
top^a_in~1	8	0	2	#9
top^c_in~0	10	0	6	#10
top^a_in~0	10	0	7	#11
top^b_in~0	8	0	6	#12
top^c_in~1	10	0	2	#13
top^a_in~3	10	0	4	#14
top^a_in~2	8	0	4	#15
top^b_in~2	10	0	3	#16
top^c_in~2	11	0	4	#17
top^FF_NODE~26	8	2	0	#18
top^FF_NODE~27	7	1	0	#19
n184		12	2	0	#20
top^a_in~6	12	0	5	#21
top^a_in~4	12	0	1	#22
top^b_in~6	12	0	0	#23
top^c_in~6	13	0	7	#24
top^b_in~4	12	0	6	#25
top^c_in~4	11	0	7	#26
top^FF_NODE~25	9	1	0	#27
top^FF_NODE~14	12	1	0	#28
n223_1		11	3	0	#29
top^b_in~5	12	0	3	#30
top^c_in~5	13	0	3	#31
top^a_in~5	12	0	2	#32
top^FF_NODE~24	10	3	0	#33
n230		11	1	0	#34
n235		6	1	0	#35
top^b_in~9	6	0	1	#36
top^b_in~7	11	0	5	#37
top^a_in~9	6	0	7	#38
top^c_in~9	9	0	5	#39
top^a_in~7	12	0	4	#40
top^c_in~7	9	0	2	#41
top^b_in~8	11	0	3	#42
top^c_in~8	11	0	1	#43
top^a_in~8	9	0	0	#44
top^a_in~10	6	0	2	#45
top^b_in~12	6	0	5	#46
top^b_in~10	6	0	4	#47
top^a_in~12	6	0	0	#48
top^c_in~10	6	0	3	#49
top^c_in~12	7	0	2	#50
top^a_in~11	8	0	0	#51
top^b_in~11	8	0	3	#52
top^c_in~11	9	0	7	#53
top^b_in~13	7	0	6	#54
top^a_in~13	7	0	3	#55
top^c_in~13	6	0	6	#56
top^b_in~14	8	0	5	#57
top^c_in~14	7	0	7	#58
top^a_in~14	8	0	1	#59
top^rst		12	0	7	#60
top^a_in~15	5	0	1	#61
top^c_in~15	7	0	4	#62
top^b_in~15	7	0	1	#63
out:top^d_out~12	8	0	7	#64
out:top^d_out~11	13	0	4	#65
out:top^d_out~10	9	0	1	#66
out:top^d_out~9	13	0	5	#67
out:top^d_out~8	11	0	0	#68
out:top^d_out~7	13	0	0	#69
out:top^d_out~6	13	0	1	#70
out:top^d_out~5	13	0	2	#71
out:top^d_out~4	9	0	3	#72
out:top^d_out~3	11	0	6	#73
out:top^d_out~2	11	0	2	#74
out:top^d_out~1	9	0	4	#75
out:top^d_out~0	9	0	6	#76
out:top^d_out~15	7	0	0	#77
out:top^d_out~14	5	0	0	#78
out:top^d_out~13	7	0	5	#79
top^clock	23	26	4	#80
