/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  wire [5:0] _03_;
  wire celloutsig_0_12z;
  wire [13:0] celloutsig_0_15z;
  wire [2:0] celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_1z;
  wire celloutsig_0_2z;
  wire [6:0] celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire [38:0] celloutsig_0_7z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_13z;
  wire celloutsig_1_16z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [16:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [19:0] celloutsig_1_5z;
  wire [5:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire [36:0] celloutsig_1_8z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_4z = celloutsig_1_0z ? celloutsig_1_0z : celloutsig_1_3z[15];
  assign celloutsig_1_10z = celloutsig_1_5z[12] ? celloutsig_1_5z[19] : celloutsig_1_0z;
  assign celloutsig_0_5z = ~(_01_ & _02_);
  assign celloutsig_1_11z = ~(celloutsig_1_0z & celloutsig_1_7z);
  assign celloutsig_0_2z = ~(_00_ & _00_);
  assign celloutsig_1_2z = ~(celloutsig_1_0z | celloutsig_1_0z);
  assign celloutsig_0_12z = ~celloutsig_0_5z;
  assign celloutsig_0_17z = ~celloutsig_0_1z;
  assign celloutsig_1_0z = ~(in_data[149] ^ in_data[155]);
  reg [5:0] _13_;
  always_ff @(negedge clkin_data[0], posedge celloutsig_1_18z)
    if (celloutsig_1_18z) _13_ <= 6'h00;
    else _13_ <= in_data[23:18];
  assign { _03_[5:4], _01_, _00_, _03_[1], _02_ } = _13_;
  assign celloutsig_0_15z = celloutsig_0_7z[18:5] / { 1'h1, in_data[82:72], celloutsig_0_12z, celloutsig_0_1z };
  assign celloutsig_1_8z = { celloutsig_1_6z[5:3], celloutsig_1_6z, celloutsig_1_1z, celloutsig_1_4z, celloutsig_1_6z, celloutsig_1_6z, celloutsig_1_6z, celloutsig_1_6z, celloutsig_1_1z, celloutsig_1_1z } / { 1'h1, in_data[170:158], celloutsig_1_4z, celloutsig_1_7z, celloutsig_1_3z, celloutsig_1_7z, celloutsig_1_4z, celloutsig_1_4z, celloutsig_1_0z };
  assign celloutsig_1_7z = in_data[162:149] === { in_data[133:121], celloutsig_1_1z };
  assign celloutsig_1_13z = celloutsig_1_5z[12:10] <= { celloutsig_1_5z[7], celloutsig_1_7z, celloutsig_1_11z };
  assign celloutsig_1_18z = { in_data[166:164], celloutsig_1_7z, celloutsig_1_10z, celloutsig_1_16z } < { celloutsig_1_6z[5:2], celloutsig_1_4z, celloutsig_1_11z };
  assign celloutsig_0_7z = { in_data[52:40], celloutsig_0_6z, celloutsig_0_2z, celloutsig_0_17z, _03_[5:4], _01_, _00_, _03_[1], _02_, celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_6z, celloutsig_0_17z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_4z[6:2], celloutsig_0_4z[3:2], celloutsig_0_5z } % { 1'h1, in_data[87:57], celloutsig_0_6z, celloutsig_0_6z, celloutsig_0_17z, celloutsig_0_6z, celloutsig_0_17z, celloutsig_0_17z, celloutsig_0_6z };
  assign celloutsig_1_3z = { in_data[143:131], celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_0z } % { 1'h1, in_data[153:141], celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_2z };
  assign celloutsig_1_5z = { in_data[170:152], celloutsig_1_1z } % { 1'h1, celloutsig_1_3z, celloutsig_1_4z, celloutsig_1_2z };
  assign celloutsig_1_6z = { celloutsig_1_3z[7:3], celloutsig_1_0z } * { celloutsig_1_5z[6:4], celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_2z };
  assign celloutsig_1_19z = celloutsig_1_8z[19:12] != { in_data[149:148], celloutsig_1_6z };
  assign celloutsig_1_1z = in_data[142:115] != { in_data[137:111], celloutsig_1_0z };
  assign celloutsig_0_16z = - { celloutsig_0_15z[13], celloutsig_0_1z, celloutsig_0_5z };
  assign celloutsig_0_6z = in_data[20:15] !== { celloutsig_0_4z[5:2], celloutsig_0_4z[3:2] };
  assign celloutsig_0_1z = in_data[32:29] !== in_data[41:38];
  assign celloutsig_1_16z = ~((celloutsig_1_8z[33] & in_data[134]) | (celloutsig_1_13z & in_data[165]));
  assign { celloutsig_0_4z[3:2], celloutsig_0_4z[6:4] } = ~ { celloutsig_0_2z, celloutsig_0_1z, in_data[93:91] };
  assign { _03_[3:2], _03_[0] } = { _01_, _00_, _02_ };
  assign celloutsig_0_4z[1:0] = celloutsig_0_4z[3:2];
  assign { out_data[128], out_data[96], out_data[34:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_16z, celloutsig_0_17z };
endmodule
