Analysis & Synthesis report for AudioPin
Thu Jul 04 21:05:48 2019
Quartus Prime Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |AudioPin|audioProcessor:inst|state
 11. State Machine - |AudioPin|audioProcessor:inst|i2cController:contr|state
 12. State Machine - |AudioPin|audioProcessor:inst|controllerMemory:memoInt|state
 13. State Machine - |AudioPin|audioProcessor:inst|controllerMemory:memoInt|fetchMemory:ftMem|state
 14. Registers Removed During Synthesis
 15. Removed Registers Triggering Further Register Optimizations
 16. General Register Statistics
 17. Multiplexer Restructuring Statistics (Restructuring Performed)
 18. Source assignments for audioProcessor:inst|controllerMemory:memoInt|romMemory:rom|altsyncram:altsyncram_component|altsyncram_cjt3:auto_generated
 19. Parameter Settings for User Entity Instance: audioProcessor:inst
 20. Parameter Settings for User Entity Instance: audioProcessor:inst|codecInterface:codecInt
 21. Parameter Settings for User Entity Instance: audioProcessor:inst|codecInterface:codecInt|clkdiv:pll|altpll:altpll_component
 22. Parameter Settings for User Entity Instance: audioProcessor:inst|controllerMemory:memoInt
 23. Parameter Settings for User Entity Instance: audioProcessor:inst|controllerMemory:memoInt|fetchMemory:ftMem
 24. Parameter Settings for User Entity Instance: audioProcessor:inst|controllerMemory:memoInt|romMemory:rom|altsyncram:altsyncram_component
 25. altpll Parameter Settings by Entity Instance
 26. altsyncram Parameter Settings by Entity Instance
 27. Port Connectivity Checks: "audioProcessor:inst|i2cController:contr"
 28. Port Connectivity Checks: "audioProcessor:inst|codecInterface:codecInt|clkdiv:pll"
 29. Post-Synthesis Netlist Statistics for Top Partition
 30. Elapsed Time Per Partition
 31. Analysis & Synthesis Messages
 32. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Thu Jul 04 21:05:48 2019       ;
; Quartus Prime Version              ; 17.1.0 Build 590 10/25/2017 SJ Lite Edition ;
; Revision Name                      ; AudioPin                                    ;
; Top-level Entity Name              ; AudioPin                                    ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 281                                         ;
;     Total combinational functions  ; 249                                         ;
;     Dedicated logic registers      ; 139                                         ;
; Total registers                    ; 139                                         ;
; Total pins                         ; 73                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 1,048,576                                   ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 1                                           ;
+------------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE115F29C7      ;                    ;
; Top-level entity name                                                      ; AudioPin           ; AudioPin           ;
; Family name                                                                ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                              ; Enable             ; Enable             ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; Power Optimization During Synthesis                                        ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processors 3-4         ;   0.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                               ;
+----------------------------------+-----------------+----------------------------------------+------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                              ; File Name with Absolute Path                                                 ; Library ;
+----------------------------------+-----------------+----------------------------------------+------------------------------------------------------------------------------+---------+
; codecInterface.v                 ; yes             ; User Verilog HDL File                  ; C:/Lab4/AudioPin/codecInterface.v                                            ;         ;
; audioprocessor.v                 ; yes             ; User Verilog HDL File                  ; C:/Lab4/AudioPin/audioprocessor.v                                            ;         ;
; AudioPin.bdf                     ; yes             ; User Block Diagram/Schematic File      ; C:/Lab4/AudioPin/AudioPin.bdf                                                ;         ;
; romMemory.vhd                    ; yes             ; User Wizard-Generated File             ; C:/Lab4/AudioPin/romMemory.vhd                                               ;         ;
; clkdiv.vhd                       ; yes             ; User Wizard-Generated File             ; C:/Lab4/AudioPin/clkdiv.vhd                                                  ;         ;
; i2cController.v                  ; yes             ; User Verilog HDL File                  ; C:/Lab4/AudioPin/i2cController.v                                             ;         ;
; fetchMemory.v                    ; yes             ; User Verilog HDL File                  ; C:/Lab4/AudioPin/fetchMemory.v                                               ;         ;
; controllerMemory.v               ; yes             ; User Verilog HDL File                  ; C:/Lab4/AudioPin/controllerMemory.v                                          ;         ;
; altpll.tdf                       ; yes             ; Megafunction                           ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altpll.tdf            ;         ;
; aglobal171.inc                   ; yes             ; Megafunction                           ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/aglobal171.inc        ;         ;
; stratix_pll.inc                  ; yes             ; Megafunction                           ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/stratix_pll.inc       ;         ;
; stratixii_pll.inc                ; yes             ; Megafunction                           ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/stratixii_pll.inc     ;         ;
; cycloneii_pll.inc                ; yes             ; Megafunction                           ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/cycloneii_pll.inc     ;         ;
; db/clkdiv_altpll.v               ; yes             ; Auto-Generated Megafunction            ; C:/Lab4/AudioPin/db/clkdiv_altpll.v                                          ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                           ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf        ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                           ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/stratix_ram_block.inc ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                           ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_mux.inc           ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                           ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_decode.inc        ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                           ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/a_rdenreg.inc         ;         ;
; altrom.inc                       ; yes             ; Megafunction                           ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altrom.inc            ;         ;
; altram.inc                       ; yes             ; Megafunction                           ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altram.inc            ;         ;
; altdpram.inc                     ; yes             ; Megafunction                           ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altdpram.inc          ;         ;
; db/altsyncram_cjt3.tdf           ; yes             ; Auto-Generated Megafunction            ; C:/Lab4/AudioPin/db/altsyncram_cjt3.tdf                                      ;         ;
; initialization.hex               ; yes             ; Auto-Found Memory Initialization File  ; C:/Lab4/AudioPin/initialization.hex                                          ;         ;
; db/decode_rsa.tdf                ; yes             ; Auto-Generated Megafunction            ; C:/Lab4/AudioPin/db/decode_rsa.tdf                                           ;         ;
; db/mux_qob.tdf                   ; yes             ; Auto-Generated Megafunction            ; C:/Lab4/AudioPin/db/mux_qob.tdf                                              ;         ;
+----------------------------------+-----------------+----------------------------------------+------------------------------------------------------------------------------+---------+


+--------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                  ;
+---------------------------------------------+----------------+
; Resource                                    ; Usage          ;
+---------------------------------------------+----------------+
; Estimated Total logic elements              ; 281            ;
;                                             ;                ;
; Total combinational functions               ; 249            ;
; Logic element usage by number of LUT inputs ;                ;
;     -- 4 input functions                    ; 140            ;
;     -- 3 input functions                    ; 39             ;
;     -- <=2 input functions                  ; 70             ;
;                                             ;                ;
; Logic elements by mode                      ;                ;
;     -- normal mode                          ; 215            ;
;     -- arithmetic mode                      ; 34             ;
;                                             ;                ;
; Total registers                             ; 139            ;
;     -- Dedicated logic registers            ; 139            ;
;     -- I/O registers                        ; 0              ;
;                                             ;                ;
; I/O pins                                    ; 73             ;
; Total memory bits                           ; 1048576        ;
;                                             ;                ;
; Embedded Multiplier 9-bit elements          ; 0              ;
;                                             ;                ;
; Total PLLs                                  ; 1              ;
;     -- PLLs                                 ; 1              ;
;                                             ;                ;
; Maximum fan-out node                        ; CLOCK_50~input ;
; Maximum fan-out                             ; 268            ;
; Total fan-out                               ; 3413           ;
; Average fan-out                             ; 5.15           ;
+---------------------------------------------+----------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                       ;
+-------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+--------------+
; Compilation Hierarchy Node                      ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                        ; Entity Name      ; Library Name ;
+-------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+--------------+
; |AudioPin                                       ; 249 (0)             ; 139 (0)                   ; 1048576     ; 0            ; 0       ; 0         ; 73   ; 0            ; |AudioPin                                                                                                                                                  ; AudioPin         ; work         ;
;    |audioProcessor:inst|                        ; 249 (0)             ; 139 (0)                   ; 1048576     ; 0            ; 0       ; 0         ; 0    ; 0            ; |AudioPin|audioProcessor:inst                                                                                                                              ; audioProcessor   ; work         ;
;       |codecInterface:codecInt|                 ; 45 (45)             ; 42 (42)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AudioPin|audioProcessor:inst|codecInterface:codecInt                                                                                                      ; codecInterface   ; work         ;
;          |clkdiv:pll|                           ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AudioPin|audioProcessor:inst|codecInterface:codecInt|clkdiv:pll                                                                                           ; clkdiv           ; work         ;
;             |altpll:altpll_component|           ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AudioPin|audioProcessor:inst|codecInterface:codecInt|clkdiv:pll|altpll:altpll_component                                                                   ; altpll           ; work         ;
;                |clkdiv_altpll:auto_generated|   ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AudioPin|audioProcessor:inst|codecInterface:codecInt|clkdiv:pll|altpll:altpll_component|clkdiv_altpll:auto_generated                                      ; clkdiv_altpll    ; work         ;
;       |controllerMemory:memoInt|                ; 204 (94)            ; 97 (73)                   ; 1048576     ; 0            ; 0       ; 0         ; 0    ; 0            ; |AudioPin|audioProcessor:inst|controllerMemory:memoInt                                                                                                     ; controllerMemory ; work         ;
;          |fetchMemory:ftMem|                    ; 37 (37)             ; 20 (20)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AudioPin|audioProcessor:inst|controllerMemory:memoInt|fetchMemory:ftMem                                                                                   ; fetchMemory      ; work         ;
;          |romMemory:rom|                        ; 73 (0)              ; 4 (0)                     ; 1048576     ; 0            ; 0       ; 0         ; 0    ; 0            ; |AudioPin|audioProcessor:inst|controllerMemory:memoInt|romMemory:rom                                                                                       ; romMemory        ; work         ;
;             |altsyncram:altsyncram_component|   ; 73 (0)              ; 4 (0)                     ; 1048576     ; 0            ; 0       ; 0         ; 0    ; 0            ; |AudioPin|audioProcessor:inst|controllerMemory:memoInt|romMemory:rom|altsyncram:altsyncram_component                                                       ; altsyncram       ; work         ;
;                |altsyncram_cjt3:auto_generated| ; 73 (0)              ; 4 (4)                     ; 1048576     ; 0            ; 0       ; 0         ; 0    ; 0            ; |AudioPin|audioProcessor:inst|controllerMemory:memoInt|romMemory:rom|altsyncram:altsyncram_component|altsyncram_cjt3:auto_generated                        ; altsyncram_cjt3  ; work         ;
;                   |decode_rsa:rden_decode|      ; 9 (9)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AudioPin|audioProcessor:inst|controllerMemory:memoInt|romMemory:rom|altsyncram:altsyncram_component|altsyncram_cjt3:auto_generated|decode_rsa:rden_decode ; decode_rsa       ; work         ;
;                   |mux_qob:mux2|                ; 64 (64)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AudioPin|audioProcessor:inst|controllerMemory:memoInt|romMemory:rom|altsyncram:altsyncram_component|altsyncram_cjt3:auto_generated|mux_qob:mux2           ; mux_qob          ; work         ;
+-------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                              ;
+--------------------------------------------------------------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+---------+--------------------+
; Name                                                                                                                                 ; Type ; Mode ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size    ; MIF                ;
+--------------------------------------------------------------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+---------+--------------------+
; audioProcessor:inst|controllerMemory:memoInt|romMemory:rom|altsyncram:altsyncram_component|altsyncram_cjt3:auto_generated|ALTSYNCRAM ; AUTO ; ROM  ; 65536        ; 16           ; --           ; --           ; 1048576 ; initialization.hex ;
+--------------------------------------------------------------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+---------+--------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                  ;
+--------+--------------+---------+--------------+--------------+----------------------------------------------------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                      ; IP Include File ;
+--------+--------------+---------+--------------+--------------+----------------------------------------------------------------------+-----------------+
; Altera ; ALTPLL       ; 17.1    ; N/A          ; N/A          ; |AudioPin|audioProcessor:inst|codecInterface:codecInt|clkdiv:pll     ; clkdiv.vhd      ;
; Altera ; ROM: 1-PORT  ; 17.1    ; N/A          ; N/A          ; |AudioPin|audioProcessor:inst|controllerMemory:memoInt|romMemory:rom ; romMemory.vhd   ;
+--------+--------------+---------+--------------+--------------+----------------------------------------------------------------------+-----------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |AudioPin|audioProcessor:inst|state                                                                                                                                                                                                                                                                                                                                                                      ;
+-------------------------------------+---------------------------------+----------------------------+-----------------------+------------------+-------------------------------------+--------------------------------+--------------------------+---------------------+--------------------------+---------------------+-------------------------+--------------------+------------------+-----------------+-------------+
; Name                                ; state.SEND_CONFIG_SAMPL_CONTROL ; state.CONFIG_SAMPL_CONTROL ; state.SEND_CONFIG_DAI ; state.CONFIG_DAI ; state.SEND_CONFIG_ANALOG_AUDIO_PATH ; state.CONFIG_ANALOG_AUDIO_PATH ; state.SEND_CONFIG_RH_OUT ; state.CONFIG_RH_OUT ; state.SEND_CONFIG_LH_OUT ; state.CONFIG_LH_OUT ; state.SEND_CONFIG_RESET ; state.CONFIG_RESET ; state.WAIT_MUSIC ; state.GET_INDEX ; state.BEGIN ;
+-------------------------------------+---------------------------------+----------------------------+-----------------------+------------------+-------------------------------------+--------------------------------+--------------------------+---------------------+--------------------------+---------------------+-------------------------+--------------------+------------------+-----------------+-------------+
; state.BEGIN                         ; 0                               ; 0                          ; 0                     ; 0                ; 0                                   ; 0                              ; 0                        ; 0                   ; 0                        ; 0                   ; 0                       ; 0                  ; 0                ; 0               ; 0           ;
; state.GET_INDEX                     ; 0                               ; 0                          ; 0                     ; 0                ; 0                                   ; 0                              ; 0                        ; 0                   ; 0                        ; 0                   ; 0                       ; 0                  ; 0                ; 1               ; 1           ;
; state.WAIT_MUSIC                    ; 0                               ; 0                          ; 0                     ; 0                ; 0                                   ; 0                              ; 0                        ; 0                   ; 0                        ; 0                   ; 0                       ; 0                  ; 1                ; 0               ; 1           ;
; state.CONFIG_RESET                  ; 0                               ; 0                          ; 0                     ; 0                ; 0                                   ; 0                              ; 0                        ; 0                   ; 0                        ; 0                   ; 0                       ; 1                  ; 0                ; 0               ; 1           ;
; state.SEND_CONFIG_RESET             ; 0                               ; 0                          ; 0                     ; 0                ; 0                                   ; 0                              ; 0                        ; 0                   ; 0                        ; 0                   ; 1                       ; 0                  ; 0                ; 0               ; 1           ;
; state.CONFIG_LH_OUT                 ; 0                               ; 0                          ; 0                     ; 0                ; 0                                   ; 0                              ; 0                        ; 0                   ; 0                        ; 1                   ; 0                       ; 0                  ; 0                ; 0               ; 1           ;
; state.SEND_CONFIG_LH_OUT            ; 0                               ; 0                          ; 0                     ; 0                ; 0                                   ; 0                              ; 0                        ; 0                   ; 1                        ; 0                   ; 0                       ; 0                  ; 0                ; 0               ; 1           ;
; state.CONFIG_RH_OUT                 ; 0                               ; 0                          ; 0                     ; 0                ; 0                                   ; 0                              ; 0                        ; 1                   ; 0                        ; 0                   ; 0                       ; 0                  ; 0                ; 0               ; 1           ;
; state.SEND_CONFIG_RH_OUT            ; 0                               ; 0                          ; 0                     ; 0                ; 0                                   ; 0                              ; 1                        ; 0                   ; 0                        ; 0                   ; 0                       ; 0                  ; 0                ; 0               ; 1           ;
; state.CONFIG_ANALOG_AUDIO_PATH      ; 0                               ; 0                          ; 0                     ; 0                ; 0                                   ; 1                              ; 0                        ; 0                   ; 0                        ; 0                   ; 0                       ; 0                  ; 0                ; 0               ; 1           ;
; state.SEND_CONFIG_ANALOG_AUDIO_PATH ; 0                               ; 0                          ; 0                     ; 0                ; 1                                   ; 0                              ; 0                        ; 0                   ; 0                        ; 0                   ; 0                       ; 0                  ; 0                ; 0               ; 1           ;
; state.CONFIG_DAI                    ; 0                               ; 0                          ; 0                     ; 1                ; 0                                   ; 0                              ; 0                        ; 0                   ; 0                        ; 0                   ; 0                       ; 0                  ; 0                ; 0               ; 1           ;
; state.SEND_CONFIG_DAI               ; 0                               ; 0                          ; 1                     ; 0                ; 0                                   ; 0                              ; 0                        ; 0                   ; 0                        ; 0                   ; 0                       ; 0                  ; 0                ; 0               ; 1           ;
; state.CONFIG_SAMPL_CONTROL          ; 0                               ; 1                          ; 0                     ; 0                ; 0                                   ; 0                              ; 0                        ; 0                   ; 0                        ; 0                   ; 0                       ; 0                  ; 0                ; 0               ; 1           ;
; state.SEND_CONFIG_SAMPL_CONTROL     ; 1                               ; 0                          ; 0                     ; 0                ; 0                                   ; 0                              ; 0                        ; 0                   ; 0                        ; 0                   ; 0                       ; 0                  ; 0                ; 0               ; 1           ;
+-------------------------------------+---------------------------------+----------------------------+-----------------------+------------------+-------------------------------------+--------------------------------+--------------------------+---------------------+--------------------------+---------------------+-------------------------+--------------------+------------------+-----------------+-------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |AudioPin|audioProcessor:inst|i2cController:contr|state                                                                          ;
+--------------+------------+-----------+------------+-------------+------------+-------------+------------+----------+--------------+-------------+
; Name         ; state.IDLE ; state.END ; state.ACK3 ; state.DATA2 ; state.ACK2 ; state.DATA1 ; state.ACK1 ; state.RW ; state.R_ADDR ; state.START ;
+--------------+------------+-----------+------------+-------------+------------+-------------+------------+----------+--------------+-------------+
; state.START  ; 0          ; 0         ; 0          ; 0           ; 0          ; 0           ; 0          ; 0        ; 0            ; 0           ;
; state.R_ADDR ; 0          ; 0         ; 0          ; 0           ; 0          ; 0           ; 0          ; 0        ; 1            ; 1           ;
; state.RW     ; 0          ; 0         ; 0          ; 0           ; 0          ; 0           ; 0          ; 1        ; 0            ; 1           ;
; state.ACK1   ; 0          ; 0         ; 0          ; 0           ; 0          ; 0           ; 1          ; 0        ; 0            ; 1           ;
; state.DATA1  ; 0          ; 0         ; 0          ; 0           ; 0          ; 1           ; 0          ; 0        ; 0            ; 1           ;
; state.ACK2   ; 0          ; 0         ; 0          ; 0           ; 1          ; 0           ; 0          ; 0        ; 0            ; 1           ;
; state.DATA2  ; 0          ; 0         ; 0          ; 1           ; 0          ; 0           ; 0          ; 0        ; 0            ; 1           ;
; state.ACK3   ; 0          ; 0         ; 1          ; 0           ; 0          ; 0           ; 0          ; 0        ; 0            ; 1           ;
; state.END    ; 0          ; 1         ; 0          ; 0           ; 0          ; 0           ; 0          ; 0        ; 0            ; 1           ;
; state.IDLE   ; 1          ; 0         ; 0          ; 0           ; 0          ; 0           ; 0          ; 0        ; 0            ; 1           ;
+--------------+------------+-----------+------------+-------------+------------+-------------+------------+----------+--------------+-------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |AudioPin|audioProcessor:inst|controllerMemory:memoInt|state                                                                                                         ;
+---------------------+---------------------+-----------------+----------------+------------------+-----------------+--------------------+-------------------+-------------+-----------+
; Name                ; state.SET_BEGINNING ; state.WAIT_ADDR ; state.GET_ADDR ; state.WAIT_FINAL ; state.GET_FINAL ; state.WAIT_INITIAL ; state.GET_INITIAL ; state.BEGIN ; state.END ;
+---------------------+---------------------+-----------------+----------------+------------------+-----------------+--------------------+-------------------+-------------+-----------+
; state.BEGIN         ; 0                   ; 0               ; 0              ; 0                ; 0               ; 0                  ; 0                 ; 0           ; 0         ;
; state.GET_INITIAL   ; 0                   ; 0               ; 0              ; 0                ; 0               ; 0                  ; 1                 ; 1           ; 0         ;
; state.WAIT_INITIAL  ; 0                   ; 0               ; 0              ; 0                ; 0               ; 1                  ; 0                 ; 1           ; 0         ;
; state.GET_FINAL     ; 0                   ; 0               ; 0              ; 0                ; 1               ; 0                  ; 0                 ; 1           ; 0         ;
; state.WAIT_FINAL    ; 0                   ; 0               ; 0              ; 1                ; 0               ; 0                  ; 0                 ; 1           ; 0         ;
; state.GET_ADDR      ; 0                   ; 0               ; 1              ; 0                ; 0               ; 0                  ; 0                 ; 1           ; 0         ;
; state.WAIT_ADDR     ; 0                   ; 1               ; 0              ; 0                ; 0               ; 0                  ; 0                 ; 1           ; 0         ;
; state.SET_BEGINNING ; 1                   ; 0               ; 0              ; 0                ; 0               ; 0                  ; 0                 ; 1           ; 0         ;
; state.END           ; 0                   ; 0               ; 0              ; 0                ; 0               ; 0                  ; 0                 ; 1           ; 1         ;
+---------------------+---------------------+-----------------+----------------+------------------+-----------------+--------------------+-------------------+-------------+-----------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------+
; State Machine - |AudioPin|audioProcessor:inst|controllerMemory:memoInt|fetchMemory:ftMem|state ;
+----------------+-----------+------------+----------------+-------------------------------------+
; Name           ; state.END ; state.READ ; state.SET_ADDR ; state.00                            ;
+----------------+-----------+------------+----------------+-------------------------------------+
; state.00       ; 0         ; 0          ; 0              ; 0                                   ;
; state.SET_ADDR ; 0         ; 0          ; 1              ; 1                                   ;
; state.READ     ; 0         ; 1          ; 0              ; 1                                   ;
; state.END      ; 1         ; 0          ; 0              ; 1                                   ;
+----------------+-----------+------------+----------------+-------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                              ;
+------------------------------------------------------------------------+----------------------------------------+
; Register name                                                          ; Reason for Removal                     ;
+------------------------------------------------------------------------+----------------------------------------+
; audioProcessor:inst|state~2                                            ; Lost fanout                            ;
; audioProcessor:inst|state~3                                            ; Lost fanout                            ;
; audioProcessor:inst|state~4                                            ; Lost fanout                            ;
; audioProcessor:inst|state~5                                            ; Lost fanout                            ;
; audioProcessor:inst|state~6                                            ; Lost fanout                            ;
; audioProcessor:inst|i2cController:contr|state~2                        ; Lost fanout                            ;
; audioProcessor:inst|i2cController:contr|state~3                        ; Lost fanout                            ;
; audioProcessor:inst|i2cController:contr|state~4                        ; Lost fanout                            ;
; audioProcessor:inst|i2cController:contr|state~5                        ; Lost fanout                            ;
; audioProcessor:inst|controllerMemory:memoInt|state~2                   ; Lost fanout                            ;
; audioProcessor:inst|controllerMemory:memoInt|state~3                   ; Lost fanout                            ;
; audioProcessor:inst|controllerMemory:memoInt|state~4                   ; Lost fanout                            ;
; audioProcessor:inst|controllerMemory:memoInt|fetchMemory:ftMem|state~2 ; Lost fanout                            ;
; audioProcessor:inst|controllerMemory:memoInt|fetchMemory:ftMem|state~3 ; Lost fanout                            ;
; audioProcessor:inst|state.GET_INDEX                                    ; Stuck at GND due to stuck port data_in ;
; audioProcessor:inst|i2cController:contr|dataIndex[0..4]                ; Lost fanout                            ;
; audioProcessor:inst|state.BEGIN                                        ; Lost fanout                            ;
; audioProcessor:inst|state.WAIT_MUSIC                                   ; Lost fanout                            ;
; audioProcessor:inst|state.CONFIG_RESET                                 ; Lost fanout                            ;
; audioProcessor:inst|state.SEND_CONFIG_RESET                            ; Lost fanout                            ;
; audioProcessor:inst|state.CONFIG_LH_OUT                                ; Lost fanout                            ;
; audioProcessor:inst|state.SEND_CONFIG_LH_OUT                           ; Lost fanout                            ;
; audioProcessor:inst|state.CONFIG_RH_OUT                                ; Lost fanout                            ;
; audioProcessor:inst|state.SEND_CONFIG_RH_OUT                           ; Lost fanout                            ;
; audioProcessor:inst|state.CONFIG_ANALOG_AUDIO_PATH                     ; Lost fanout                            ;
; audioProcessor:inst|state.SEND_CONFIG_ANALOG_AUDIO_PATH                ; Lost fanout                            ;
; audioProcessor:inst|state.CONFIG_DAI                                   ; Lost fanout                            ;
; audioProcessor:inst|state.SEND_CONFIG_DAI                              ; Lost fanout                            ;
; audioProcessor:inst|state.CONFIG_SAMPL_CONTROL                         ; Lost fanout                            ;
; audioProcessor:inst|state.SEND_CONFIG_SAMPL_CONTROL                    ; Lost fanout                            ;
; audioProcessor:inst|i2cController:contr|state.START                    ; Lost fanout                            ;
; audioProcessor:inst|i2cController:contr|state.R_ADDR                   ; Lost fanout                            ;
; audioProcessor:inst|i2cController:contr|state.RW                       ; Lost fanout                            ;
; audioProcessor:inst|i2cController:contr|state.ACK1                     ; Lost fanout                            ;
; audioProcessor:inst|i2cController:contr|state.DATA1                    ; Lost fanout                            ;
; audioProcessor:inst|i2cController:contr|state.ACK2                     ; Lost fanout                            ;
; audioProcessor:inst|i2cController:contr|state.DATA2                    ; Lost fanout                            ;
; audioProcessor:inst|i2cController:contr|state.ACK3                     ; Lost fanout                            ;
; audioProcessor:inst|i2cController:contr|state.END                      ; Lost fanout                            ;
; audioProcessor:inst|i2cController:contr|state.IDLE                     ; Lost fanout                            ;
; audioProcessor:inst|addr_initial[0..4]                                 ; Stuck at GND due to stuck port data_in ;
; audioProcessor:inst|controllerMemory:memoInt|indiceMemory_reg[0..4]    ; Stuck at GND due to stuck port data_in ;
; Total Number of Removed Registers = 54                                 ;                                        ;
+------------------------------------------------------------------------+----------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                 ;
+-------------------------------------------------+---------------------------+-------------------------------------------------------------------------------+
; Register name                                   ; Reason for Removal        ; Registers Removed due to This Register                                        ;
+-------------------------------------------------+---------------------------+-------------------------------------------------------------------------------+
; audioProcessor:inst|state.GET_INDEX             ; Stuck at GND              ; audioProcessor:inst|state.WAIT_MUSIC, audioProcessor:inst|state.CONFIG_RESET, ;
;                                                 ; due to stuck port data_in ; audioProcessor:inst|state.SEND_CONFIG_RESET,                                  ;
;                                                 ;                           ; audioProcessor:inst|state.CONFIG_LH_OUT,                                      ;
;                                                 ;                           ; audioProcessor:inst|state.SEND_CONFIG_LH_OUT,                                 ;
;                                                 ;                           ; audioProcessor:inst|state.CONFIG_RH_OUT,                                      ;
;                                                 ;                           ; audioProcessor:inst|controllerMemory:memoInt|indiceMemory_reg[0],             ;
;                                                 ;                           ; audioProcessor:inst|controllerMemory:memoInt|indiceMemory_reg[1],             ;
;                                                 ;                           ; audioProcessor:inst|controllerMemory:memoInt|indiceMemory_reg[2],             ;
;                                                 ;                           ; audioProcessor:inst|controllerMemory:memoInt|indiceMemory_reg[3],             ;
;                                                 ;                           ; audioProcessor:inst|controllerMemory:memoInt|indiceMemory_reg[4]              ;
; audioProcessor:inst|i2cController:contr|state~2 ; Lost Fanouts              ; audioProcessor:inst|i2cController:contr|dataIndex[4],                         ;
;                                                 ;                           ; audioProcessor:inst|i2cController:contr|dataIndex[3],                         ;
;                                                 ;                           ; audioProcessor:inst|i2cController:contr|dataIndex[2],                         ;
;                                                 ;                           ; audioProcessor:inst|i2cController:contr|dataIndex[1],                         ;
;                                                 ;                           ; audioProcessor:inst|i2cController:contr|dataIndex[0],                         ;
;                                                 ;                           ; audioProcessor:inst|i2cController:contr|state.R_ADDR,                         ;
;                                                 ;                           ; audioProcessor:inst|i2cController:contr|state.RW,                             ;
;                                                 ;                           ; audioProcessor:inst|i2cController:contr|state.DATA1                           ;
; audioProcessor:inst|state~3                     ; Lost Fanouts              ; audioProcessor:inst|state.CONFIG_ANALOG_AUDIO_PATH,                           ;
;                                                 ;                           ; audioProcessor:inst|state.CONFIG_SAMPL_CONTROL,                               ;
;                                                 ;                           ; audioProcessor:inst|state.SEND_CONFIG_SAMPL_CONTROL,                          ;
;                                                 ;                           ; audioProcessor:inst|i2cController:contr|state.END                             ;
; audioProcessor:inst|i2cController:contr|state~3 ; Lost Fanouts              ; audioProcessor:inst|i2cController:contr|state.ACK2,                           ;
;                                                 ;                           ; audioProcessor:inst|i2cController:contr|state.DATA2                           ;
; audioProcessor:inst|state~4                     ; Lost Fanouts              ; audioProcessor:inst|state.CONFIG_DAI                                          ;
; audioProcessor:inst|i2cController:contr|state~4 ; Lost Fanouts              ; audioProcessor:inst|i2cController:contr|state.ACK1                            ;
; audioProcessor:inst|i2cController:contr|state~5 ; Lost Fanouts              ; audioProcessor:inst|i2cController:contr|state.ACK3                            ;
+-------------------------------------------------+---------------------------+-------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 139   ;
; Number of registers using Synchronous Clear  ; 49    ;
; Number of registers using Synchronous Load   ; 5     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 118   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                     ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                           ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------+
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |AudioPin|audioProcessor:inst|controllerMemory:memoInt|indiceMemory_reg[4]           ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |AudioPin|audioProcessor:inst|controllerMemory:memoInt|dataOut[9]                    ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |AudioPin|audioProcessor:inst|codecInterface:codecInt|lrck_counter[2]                ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |AudioPin|audioProcessor:inst|controllerMemory:memoInt|finalPosition[13]             ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |AudioPin|audioProcessor:inst|controllerMemory:memoInt|initialPosition[3]            ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |AudioPin|audioProcessor:inst|addr_initial[0]                                        ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |AudioPin|audioProcessor:inst|i2cController:contr|dataIndex[0]                       ;
; 4:1                ; 31 bits   ; 62 LEs        ; 62 LEs               ; 0 LEs                  ; Yes        ; |AudioPin|audioProcessor:inst|codecInterface:codecInt|dataBuffer[19]                 ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |AudioPin|audioProcessor:inst|controllerMemory:memoInt|fetchMemory:ftMem|dataOut[11] ;
; 5:1                ; 10 bits   ; 30 LEs        ; 20 LEs               ; 10 LEs                 ; Yes        ; |AudioPin|audioProcessor:inst|controllerMemory:memoInt|addr[12]                      ;
; 5:1                ; 5 bits    ; 15 LEs        ; 10 LEs               ; 5 LEs                  ; Yes        ; |AudioPin|audioProcessor:inst|controllerMemory:memoInt|addr[3]                       ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for audioProcessor:inst|controllerMemory:memoInt|romMemory:rom|altsyncram:altsyncram_component|altsyncram_cjt3:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                 ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                  ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------+


+------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: audioProcessor:inst ;
+-------------------------------+-------+--------------------------+
; Parameter Name                ; Value ; Type                     ;
+-------------------------------+-------+--------------------------+
; BEGIN                         ; 00000 ; Unsigned Binary          ;
; GET_INDEX                     ; 00001 ; Unsigned Binary          ;
; WAIT_MUSIC                    ; 00010 ; Unsigned Binary          ;
; CONFIG_RESET                  ; 00011 ; Unsigned Binary          ;
; SEND_CONFIG_RESET             ; 00100 ; Unsigned Binary          ;
; CONFIG_LH_OUT                 ; 00101 ; Unsigned Binary          ;
; SEND_CONFIG_LH_OUT            ; 00110 ; Unsigned Binary          ;
; CONFIG_RH_OUT                 ; 00111 ; Unsigned Binary          ;
; SEND_CONFIG_RH_OUT            ; 01000 ; Unsigned Binary          ;
; CONFIG_ANALOG_AUDIO_PATH      ; 01001 ; Unsigned Binary          ;
; SEND_CONFIG_ANALOG_AUDIO_PATH ; 01010 ; Unsigned Binary          ;
; CONFIG_DAI                    ; 01011 ; Unsigned Binary          ;
; SEND_CONFIG_DAI               ; 01100 ; Unsigned Binary          ;
; CONFIG_SAMPL_CONTROL          ; 01101 ; Unsigned Binary          ;
; SEND_CONFIG_SAMPL_CONTROL     ; 01110 ; Unsigned Binary          ;
; IDLE                          ; 0000  ; Unsigned Binary          ;
+-------------------------------+-------+--------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: audioProcessor:inst|codecInterface:codecInt ;
+-----------------+----------+-------------------------------------------------------------+
; Parameter Name  ; Value    ; Type                                                        ;
+-----------------+----------+-------------------------------------------------------------+
; fs              ; 48000    ; Signed Integer                                              ;
; data_width      ; 16       ; Signed Integer                                              ;
; channels_number ; 2        ; Signed Integer                                              ;
; clk_frequency   ; 50000000 ; Signed Integer                                              ;
+-----------------+----------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: audioProcessor:inst|codecInterface:codecInt|clkdiv:pll|altpll:altpll_component ;
+-------------------------------+--------------------------+------------------------------------------------------------------+
; Parameter Name                ; Value                    ; Type                                                             ;
+-------------------------------+--------------------------+------------------------------------------------------------------+
; OPERATION_MODE                ; NORMAL                   ; Untyped                                                          ;
; PLL_TYPE                      ; AUTO                     ; Untyped                                                          ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=clkdiv ; Untyped                                                          ;
; QUALIFY_CONF_DONE             ; OFF                      ; Untyped                                                          ;
; COMPENSATE_CLOCK              ; CLK0                     ; Untyped                                                          ;
; SCAN_CHAIN                    ; LONG                     ; Untyped                                                          ;
; PRIMARY_CLOCK                 ; INCLK0                   ; Untyped                                                          ;
; INCLK0_INPUT_FREQUENCY        ; 20000                    ; Signed Integer                                                   ;
; INCLK1_INPUT_FREQUENCY        ; 0                        ; Untyped                                                          ;
; GATE_LOCK_SIGNAL              ; NO                       ; Untyped                                                          ;
; GATE_LOCK_COUNTER             ; 0                        ; Untyped                                                          ;
; LOCK_HIGH                     ; 1                        ; Untyped                                                          ;
; LOCK_LOW                      ; 1                        ; Untyped                                                          ;
; VALID_LOCK_MULTIPLIER         ; 1                        ; Untyped                                                          ;
; INVALID_LOCK_MULTIPLIER       ; 5                        ; Untyped                                                          ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                      ; Untyped                                                          ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                      ; Untyped                                                          ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                      ; Untyped                                                          ;
; SKIP_VCO                      ; OFF                      ; Untyped                                                          ;
; SWITCH_OVER_COUNTER           ; 0                        ; Untyped                                                          ;
; SWITCH_OVER_TYPE              ; AUTO                     ; Untyped                                                          ;
; FEEDBACK_SOURCE               ; EXTCLK0                  ; Untyped                                                          ;
; BANDWIDTH                     ; 0                        ; Untyped                                                          ;
; BANDWIDTH_TYPE                ; AUTO                     ; Untyped                                                          ;
; SPREAD_FREQUENCY              ; 0                        ; Untyped                                                          ;
; DOWN_SPREAD                   ; 0                        ; Untyped                                                          ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                      ; Untyped                                                          ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                      ; Untyped                                                          ;
; CLK9_MULTIPLY_BY              ; 0                        ; Untyped                                                          ;
; CLK8_MULTIPLY_BY              ; 0                        ; Untyped                                                          ;
; CLK7_MULTIPLY_BY              ; 0                        ; Untyped                                                          ;
; CLK6_MULTIPLY_BY              ; 0                        ; Untyped                                                          ;
; CLK5_MULTIPLY_BY              ; 1                        ; Untyped                                                          ;
; CLK4_MULTIPLY_BY              ; 1                        ; Untyped                                                          ;
; CLK3_MULTIPLY_BY              ; 1                        ; Untyped                                                          ;
; CLK2_MULTIPLY_BY              ; 1                        ; Untyped                                                          ;
; CLK1_MULTIPLY_BY              ; 1                        ; Untyped                                                          ;
; CLK0_MULTIPLY_BY              ; 1                        ; Signed Integer                                                   ;
; CLK9_DIVIDE_BY                ; 0                        ; Untyped                                                          ;
; CLK8_DIVIDE_BY                ; 0                        ; Untyped                                                          ;
; CLK7_DIVIDE_BY                ; 0                        ; Untyped                                                          ;
; CLK6_DIVIDE_BY                ; 0                        ; Untyped                                                          ;
; CLK5_DIVIDE_BY                ; 1                        ; Untyped                                                          ;
; CLK4_DIVIDE_BY                ; 1                        ; Untyped                                                          ;
; CLK3_DIVIDE_BY                ; 1                        ; Untyped                                                          ;
; CLK2_DIVIDE_BY                ; 1                        ; Untyped                                                          ;
; CLK1_DIVIDE_BY                ; 1                        ; Untyped                                                          ;
; CLK0_DIVIDE_BY                ; 4                        ; Signed Integer                                                   ;
; CLK9_PHASE_SHIFT              ; 0                        ; Untyped                                                          ;
; CLK8_PHASE_SHIFT              ; 0                        ; Untyped                                                          ;
; CLK7_PHASE_SHIFT              ; 0                        ; Untyped                                                          ;
; CLK6_PHASE_SHIFT              ; 0                        ; Untyped                                                          ;
; CLK5_PHASE_SHIFT              ; 0                        ; Untyped                                                          ;
; CLK4_PHASE_SHIFT              ; 0                        ; Untyped                                                          ;
; CLK3_PHASE_SHIFT              ; 0                        ; Untyped                                                          ;
; CLK2_PHASE_SHIFT              ; 0                        ; Untyped                                                          ;
; CLK1_PHASE_SHIFT              ; 0                        ; Untyped                                                          ;
; CLK0_PHASE_SHIFT              ; 0                        ; Untyped                                                          ;
; CLK5_TIME_DELAY               ; 0                        ; Untyped                                                          ;
; CLK4_TIME_DELAY               ; 0                        ; Untyped                                                          ;
; CLK3_TIME_DELAY               ; 0                        ; Untyped                                                          ;
; CLK2_TIME_DELAY               ; 0                        ; Untyped                                                          ;
; CLK1_TIME_DELAY               ; 0                        ; Untyped                                                          ;
; CLK0_TIME_DELAY               ; 0                        ; Untyped                                                          ;
; CLK9_DUTY_CYCLE               ; 50                       ; Untyped                                                          ;
; CLK8_DUTY_CYCLE               ; 50                       ; Untyped                                                          ;
; CLK7_DUTY_CYCLE               ; 50                       ; Untyped                                                          ;
; CLK6_DUTY_CYCLE               ; 50                       ; Untyped                                                          ;
; CLK5_DUTY_CYCLE               ; 50                       ; Untyped                                                          ;
; CLK4_DUTY_CYCLE               ; 50                       ; Untyped                                                          ;
; CLK3_DUTY_CYCLE               ; 50                       ; Untyped                                                          ;
; CLK2_DUTY_CYCLE               ; 50                       ; Untyped                                                          ;
; CLK1_DUTY_CYCLE               ; 50                       ; Untyped                                                          ;
; CLK0_DUTY_CYCLE               ; 50                       ; Signed Integer                                                   ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                                                          ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                                                          ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                                                          ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                                                          ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                                                          ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                                                          ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                                                          ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                                                          ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                                                          ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                                                          ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                                                          ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                                                          ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                                                          ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                                                          ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                                                          ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                                                          ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                                                          ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                                                          ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                                                          ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                                                          ;
; LOCK_WINDOW_UI                ;  0.05                    ; Untyped                                                          ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                   ; Untyped                                                          ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                   ; Untyped                                                          ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                   ; Untyped                                                          ;
; DPA_MULTIPLY_BY               ; 0                        ; Untyped                                                          ;
; DPA_DIVIDE_BY                 ; 1                        ; Untyped                                                          ;
; DPA_DIVIDER                   ; 0                        ; Untyped                                                          ;
; EXTCLK3_MULTIPLY_BY           ; 1                        ; Untyped                                                          ;
; EXTCLK2_MULTIPLY_BY           ; 1                        ; Untyped                                                          ;
; EXTCLK1_MULTIPLY_BY           ; 1                        ; Untyped                                                          ;
; EXTCLK0_MULTIPLY_BY           ; 1                        ; Untyped                                                          ;
; EXTCLK3_DIVIDE_BY             ; 1                        ; Untyped                                                          ;
; EXTCLK2_DIVIDE_BY             ; 1                        ; Untyped                                                          ;
; EXTCLK1_DIVIDE_BY             ; 1                        ; Untyped                                                          ;
; EXTCLK0_DIVIDE_BY             ; 1                        ; Untyped                                                          ;
; EXTCLK3_PHASE_SHIFT           ; 0                        ; Untyped                                                          ;
; EXTCLK2_PHASE_SHIFT           ; 0                        ; Untyped                                                          ;
; EXTCLK1_PHASE_SHIFT           ; 0                        ; Untyped                                                          ;
; EXTCLK0_PHASE_SHIFT           ; 0                        ; Untyped                                                          ;
; EXTCLK3_TIME_DELAY            ; 0                        ; Untyped                                                          ;
; EXTCLK2_TIME_DELAY            ; 0                        ; Untyped                                                          ;
; EXTCLK1_TIME_DELAY            ; 0                        ; Untyped                                                          ;
; EXTCLK0_TIME_DELAY            ; 0                        ; Untyped                                                          ;
; EXTCLK3_DUTY_CYCLE            ; 50                       ; Untyped                                                          ;
; EXTCLK2_DUTY_CYCLE            ; 50                       ; Untyped                                                          ;
; EXTCLK1_DUTY_CYCLE            ; 50                       ; Untyped                                                          ;
; EXTCLK0_DUTY_CYCLE            ; 50                       ; Untyped                                                          ;
; VCO_MULTIPLY_BY               ; 0                        ; Untyped                                                          ;
; VCO_DIVIDE_BY                 ; 0                        ; Untyped                                                          ;
; SCLKOUT0_PHASE_SHIFT          ; 0                        ; Untyped                                                          ;
; SCLKOUT1_PHASE_SHIFT          ; 0                        ; Untyped                                                          ;
; VCO_MIN                       ; 0                        ; Untyped                                                          ;
; VCO_MAX                       ; 0                        ; Untyped                                                          ;
; VCO_CENTER                    ; 0                        ; Untyped                                                          ;
; PFD_MIN                       ; 0                        ; Untyped                                                          ;
; PFD_MAX                       ; 0                        ; Untyped                                                          ;
; M_INITIAL                     ; 0                        ; Untyped                                                          ;
; M                             ; 0                        ; Untyped                                                          ;
; N                             ; 1                        ; Untyped                                                          ;
; M2                            ; 1                        ; Untyped                                                          ;
; N2                            ; 1                        ; Untyped                                                          ;
; SS                            ; 1                        ; Untyped                                                          ;
; C0_HIGH                       ; 0                        ; Untyped                                                          ;
; C1_HIGH                       ; 0                        ; Untyped                                                          ;
; C2_HIGH                       ; 0                        ; Untyped                                                          ;
; C3_HIGH                       ; 0                        ; Untyped                                                          ;
; C4_HIGH                       ; 0                        ; Untyped                                                          ;
; C5_HIGH                       ; 0                        ; Untyped                                                          ;
; C6_HIGH                       ; 0                        ; Untyped                                                          ;
; C7_HIGH                       ; 0                        ; Untyped                                                          ;
; C8_HIGH                       ; 0                        ; Untyped                                                          ;
; C9_HIGH                       ; 0                        ; Untyped                                                          ;
; C0_LOW                        ; 0                        ; Untyped                                                          ;
; C1_LOW                        ; 0                        ; Untyped                                                          ;
; C2_LOW                        ; 0                        ; Untyped                                                          ;
; C3_LOW                        ; 0                        ; Untyped                                                          ;
; C4_LOW                        ; 0                        ; Untyped                                                          ;
; C5_LOW                        ; 0                        ; Untyped                                                          ;
; C6_LOW                        ; 0                        ; Untyped                                                          ;
; C7_LOW                        ; 0                        ; Untyped                                                          ;
; C8_LOW                        ; 0                        ; Untyped                                                          ;
; C9_LOW                        ; 0                        ; Untyped                                                          ;
; C0_INITIAL                    ; 0                        ; Untyped                                                          ;
; C1_INITIAL                    ; 0                        ; Untyped                                                          ;
; C2_INITIAL                    ; 0                        ; Untyped                                                          ;
; C3_INITIAL                    ; 0                        ; Untyped                                                          ;
; C4_INITIAL                    ; 0                        ; Untyped                                                          ;
; C5_INITIAL                    ; 0                        ; Untyped                                                          ;
; C6_INITIAL                    ; 0                        ; Untyped                                                          ;
; C7_INITIAL                    ; 0                        ; Untyped                                                          ;
; C8_INITIAL                    ; 0                        ; Untyped                                                          ;
; C9_INITIAL                    ; 0                        ; Untyped                                                          ;
; C0_MODE                       ; BYPASS                   ; Untyped                                                          ;
; C1_MODE                       ; BYPASS                   ; Untyped                                                          ;
; C2_MODE                       ; BYPASS                   ; Untyped                                                          ;
; C3_MODE                       ; BYPASS                   ; Untyped                                                          ;
; C4_MODE                       ; BYPASS                   ; Untyped                                                          ;
; C5_MODE                       ; BYPASS                   ; Untyped                                                          ;
; C6_MODE                       ; BYPASS                   ; Untyped                                                          ;
; C7_MODE                       ; BYPASS                   ; Untyped                                                          ;
; C8_MODE                       ; BYPASS                   ; Untyped                                                          ;
; C9_MODE                       ; BYPASS                   ; Untyped                                                          ;
; C0_PH                         ; 0                        ; Untyped                                                          ;
; C1_PH                         ; 0                        ; Untyped                                                          ;
; C2_PH                         ; 0                        ; Untyped                                                          ;
; C3_PH                         ; 0                        ; Untyped                                                          ;
; C4_PH                         ; 0                        ; Untyped                                                          ;
; C5_PH                         ; 0                        ; Untyped                                                          ;
; C6_PH                         ; 0                        ; Untyped                                                          ;
; C7_PH                         ; 0                        ; Untyped                                                          ;
; C8_PH                         ; 0                        ; Untyped                                                          ;
; C9_PH                         ; 0                        ; Untyped                                                          ;
; L0_HIGH                       ; 1                        ; Untyped                                                          ;
; L1_HIGH                       ; 1                        ; Untyped                                                          ;
; G0_HIGH                       ; 1                        ; Untyped                                                          ;
; G1_HIGH                       ; 1                        ; Untyped                                                          ;
; G2_HIGH                       ; 1                        ; Untyped                                                          ;
; G3_HIGH                       ; 1                        ; Untyped                                                          ;
; E0_HIGH                       ; 1                        ; Untyped                                                          ;
; E1_HIGH                       ; 1                        ; Untyped                                                          ;
; E2_HIGH                       ; 1                        ; Untyped                                                          ;
; E3_HIGH                       ; 1                        ; Untyped                                                          ;
; L0_LOW                        ; 1                        ; Untyped                                                          ;
; L1_LOW                        ; 1                        ; Untyped                                                          ;
; G0_LOW                        ; 1                        ; Untyped                                                          ;
; G1_LOW                        ; 1                        ; Untyped                                                          ;
; G2_LOW                        ; 1                        ; Untyped                                                          ;
; G3_LOW                        ; 1                        ; Untyped                                                          ;
; E0_LOW                        ; 1                        ; Untyped                                                          ;
; E1_LOW                        ; 1                        ; Untyped                                                          ;
; E2_LOW                        ; 1                        ; Untyped                                                          ;
; E3_LOW                        ; 1                        ; Untyped                                                          ;
; L0_INITIAL                    ; 1                        ; Untyped                                                          ;
; L1_INITIAL                    ; 1                        ; Untyped                                                          ;
; G0_INITIAL                    ; 1                        ; Untyped                                                          ;
; G1_INITIAL                    ; 1                        ; Untyped                                                          ;
; G2_INITIAL                    ; 1                        ; Untyped                                                          ;
; G3_INITIAL                    ; 1                        ; Untyped                                                          ;
; E0_INITIAL                    ; 1                        ; Untyped                                                          ;
; E1_INITIAL                    ; 1                        ; Untyped                                                          ;
; E2_INITIAL                    ; 1                        ; Untyped                                                          ;
; E3_INITIAL                    ; 1                        ; Untyped                                                          ;
; L0_MODE                       ; BYPASS                   ; Untyped                                                          ;
; L1_MODE                       ; BYPASS                   ; Untyped                                                          ;
; G0_MODE                       ; BYPASS                   ; Untyped                                                          ;
; G1_MODE                       ; BYPASS                   ; Untyped                                                          ;
; G2_MODE                       ; BYPASS                   ; Untyped                                                          ;
; G3_MODE                       ; BYPASS                   ; Untyped                                                          ;
; E0_MODE                       ; BYPASS                   ; Untyped                                                          ;
; E1_MODE                       ; BYPASS                   ; Untyped                                                          ;
; E2_MODE                       ; BYPASS                   ; Untyped                                                          ;
; E3_MODE                       ; BYPASS                   ; Untyped                                                          ;
; L0_PH                         ; 0                        ; Untyped                                                          ;
; L1_PH                         ; 0                        ; Untyped                                                          ;
; G0_PH                         ; 0                        ; Untyped                                                          ;
; G1_PH                         ; 0                        ; Untyped                                                          ;
; G2_PH                         ; 0                        ; Untyped                                                          ;
; G3_PH                         ; 0                        ; Untyped                                                          ;
; E0_PH                         ; 0                        ; Untyped                                                          ;
; E1_PH                         ; 0                        ; Untyped                                                          ;
; E2_PH                         ; 0                        ; Untyped                                                          ;
; E3_PH                         ; 0                        ; Untyped                                                          ;
; M_PH                          ; 0                        ; Untyped                                                          ;
; C1_USE_CASC_IN                ; OFF                      ; Untyped                                                          ;
; C2_USE_CASC_IN                ; OFF                      ; Untyped                                                          ;
; C3_USE_CASC_IN                ; OFF                      ; Untyped                                                          ;
; C4_USE_CASC_IN                ; OFF                      ; Untyped                                                          ;
; C5_USE_CASC_IN                ; OFF                      ; Untyped                                                          ;
; C6_USE_CASC_IN                ; OFF                      ; Untyped                                                          ;
; C7_USE_CASC_IN                ; OFF                      ; Untyped                                                          ;
; C8_USE_CASC_IN                ; OFF                      ; Untyped                                                          ;
; C9_USE_CASC_IN                ; OFF                      ; Untyped                                                          ;
; CLK0_COUNTER                  ; G0                       ; Untyped                                                          ;
; CLK1_COUNTER                  ; G0                       ; Untyped                                                          ;
; CLK2_COUNTER                  ; G0                       ; Untyped                                                          ;
; CLK3_COUNTER                  ; G0                       ; Untyped                                                          ;
; CLK4_COUNTER                  ; G0                       ; Untyped                                                          ;
; CLK5_COUNTER                  ; G0                       ; Untyped                                                          ;
; CLK6_COUNTER                  ; E0                       ; Untyped                                                          ;
; CLK7_COUNTER                  ; E1                       ; Untyped                                                          ;
; CLK8_COUNTER                  ; E2                       ; Untyped                                                          ;
; CLK9_COUNTER                  ; E3                       ; Untyped                                                          ;
; L0_TIME_DELAY                 ; 0                        ; Untyped                                                          ;
; L1_TIME_DELAY                 ; 0                        ; Untyped                                                          ;
; G0_TIME_DELAY                 ; 0                        ; Untyped                                                          ;
; G1_TIME_DELAY                 ; 0                        ; Untyped                                                          ;
; G2_TIME_DELAY                 ; 0                        ; Untyped                                                          ;
; G3_TIME_DELAY                 ; 0                        ; Untyped                                                          ;
; E0_TIME_DELAY                 ; 0                        ; Untyped                                                          ;
; E1_TIME_DELAY                 ; 0                        ; Untyped                                                          ;
; E2_TIME_DELAY                 ; 0                        ; Untyped                                                          ;
; E3_TIME_DELAY                 ; 0                        ; Untyped                                                          ;
; M_TIME_DELAY                  ; 0                        ; Untyped                                                          ;
; N_TIME_DELAY                  ; 0                        ; Untyped                                                          ;
; EXTCLK3_COUNTER               ; E3                       ; Untyped                                                          ;
; EXTCLK2_COUNTER               ; E2                       ; Untyped                                                          ;
; EXTCLK1_COUNTER               ; E1                       ; Untyped                                                          ;
; EXTCLK0_COUNTER               ; E0                       ; Untyped                                                          ;
; ENABLE0_COUNTER               ; L0                       ; Untyped                                                          ;
; ENABLE1_COUNTER               ; L0                       ; Untyped                                                          ;
; CHARGE_PUMP_CURRENT           ; 2                        ; Untyped                                                          ;
; LOOP_FILTER_R                 ;  1.000000                ; Untyped                                                          ;
; LOOP_FILTER_C                 ; 5                        ; Untyped                                                          ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                     ; Untyped                                                          ;
; LOOP_FILTER_R_BITS            ; 9999                     ; Untyped                                                          ;
; LOOP_FILTER_C_BITS            ; 9999                     ; Untyped                                                          ;
; VCO_POST_SCALE                ; 0                        ; Untyped                                                          ;
; CLK2_OUTPUT_FREQUENCY         ; 0                        ; Untyped                                                          ;
; CLK1_OUTPUT_FREQUENCY         ; 0                        ; Untyped                                                          ;
; CLK0_OUTPUT_FREQUENCY         ; 0                        ; Untyped                                                          ;
; INTENDED_DEVICE_FAMILY        ; Cyclone IV E             ; Untyped                                                          ;
; PORT_CLKENA0                  ; PORT_UNUSED              ; Untyped                                                          ;
; PORT_CLKENA1                  ; PORT_UNUSED              ; Untyped                                                          ;
; PORT_CLKENA2                  ; PORT_UNUSED              ; Untyped                                                          ;
; PORT_CLKENA3                  ; PORT_UNUSED              ; Untyped                                                          ;
; PORT_CLKENA4                  ; PORT_UNUSED              ; Untyped                                                          ;
; PORT_CLKENA5                  ; PORT_UNUSED              ; Untyped                                                          ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY        ; Untyped                                                          ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY        ; Untyped                                                          ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY        ; Untyped                                                          ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY        ; Untyped                                                          ;
; PORT_EXTCLK0                  ; PORT_UNUSED              ; Untyped                                                          ;
; PORT_EXTCLK1                  ; PORT_UNUSED              ; Untyped                                                          ;
; PORT_EXTCLK2                  ; PORT_UNUSED              ; Untyped                                                          ;
; PORT_EXTCLK3                  ; PORT_UNUSED              ; Untyped                                                          ;
; PORT_CLKBAD0                  ; PORT_UNUSED              ; Untyped                                                          ;
; PORT_CLKBAD1                  ; PORT_UNUSED              ; Untyped                                                          ;
; PORT_CLK0                     ; PORT_USED                ; Untyped                                                          ;
; PORT_CLK1                     ; PORT_UNUSED              ; Untyped                                                          ;
; PORT_CLK2                     ; PORT_UNUSED              ; Untyped                                                          ;
; PORT_CLK3                     ; PORT_UNUSED              ; Untyped                                                          ;
; PORT_CLK4                     ; PORT_UNUSED              ; Untyped                                                          ;
; PORT_CLK5                     ; PORT_UNUSED              ; Untyped                                                          ;
; PORT_CLK6                     ; PORT_UNUSED              ; Untyped                                                          ;
; PORT_CLK7                     ; PORT_UNUSED              ; Untyped                                                          ;
; PORT_CLK8                     ; PORT_UNUSED              ; Untyped                                                          ;
; PORT_CLK9                     ; PORT_UNUSED              ; Untyped                                                          ;
; PORT_SCANDATA                 ; PORT_UNUSED              ; Untyped                                                          ;
; PORT_SCANDATAOUT              ; PORT_UNUSED              ; Untyped                                                          ;
; PORT_SCANDONE                 ; PORT_UNUSED              ; Untyped                                                          ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY        ; Untyped                                                          ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY        ; Untyped                                                          ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED              ; Untyped                                                          ;
; PORT_CLKLOSS                  ; PORT_UNUSED              ; Untyped                                                          ;
; PORT_INCLK1                   ; PORT_UNUSED              ; Untyped                                                          ;
; PORT_INCLK0                   ; PORT_USED                ; Untyped                                                          ;
; PORT_FBIN                     ; PORT_UNUSED              ; Untyped                                                          ;
; PORT_PLLENA                   ; PORT_UNUSED              ; Untyped                                                          ;
; PORT_CLKSWITCH                ; PORT_UNUSED              ; Untyped                                                          ;
; PORT_ARESET                   ; PORT_USED                ; Untyped                                                          ;
; PORT_PFDENA                   ; PORT_UNUSED              ; Untyped                                                          ;
; PORT_SCANCLK                  ; PORT_UNUSED              ; Untyped                                                          ;
; PORT_SCANACLR                 ; PORT_UNUSED              ; Untyped                                                          ;
; PORT_SCANREAD                 ; PORT_UNUSED              ; Untyped                                                          ;
; PORT_SCANWRITE                ; PORT_UNUSED              ; Untyped                                                          ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY        ; Untyped                                                          ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY        ; Untyped                                                          ;
; PORT_LOCKED                   ; PORT_USED                ; Untyped                                                          ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED              ; Untyped                                                          ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY        ; Untyped                                                          ;
; PORT_PHASEDONE                ; PORT_UNUSED              ; Untyped                                                          ;
; PORT_PHASESTEP                ; PORT_UNUSED              ; Untyped                                                          ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED              ; Untyped                                                          ;
; PORT_SCANCLKENA               ; PORT_UNUSED              ; Untyped                                                          ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED              ; Untyped                                                          ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY        ; Untyped                                                          ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY        ; Untyped                                                          ;
; M_TEST_SOURCE                 ; 5                        ; Untyped                                                          ;
; C0_TEST_SOURCE                ; 5                        ; Untyped                                                          ;
; C1_TEST_SOURCE                ; 5                        ; Untyped                                                          ;
; C2_TEST_SOURCE                ; 5                        ; Untyped                                                          ;
; C3_TEST_SOURCE                ; 5                        ; Untyped                                                          ;
; C4_TEST_SOURCE                ; 5                        ; Untyped                                                          ;
; C5_TEST_SOURCE                ; 5                        ; Untyped                                                          ;
; C6_TEST_SOURCE                ; 5                        ; Untyped                                                          ;
; C7_TEST_SOURCE                ; 5                        ; Untyped                                                          ;
; C8_TEST_SOURCE                ; 5                        ; Untyped                                                          ;
; C9_TEST_SOURCE                ; 5                        ; Untyped                                                          ;
; CBXI_PARAMETER                ; clkdiv_altpll            ; Untyped                                                          ;
; VCO_FREQUENCY_CONTROL         ; AUTO                     ; Untyped                                                          ;
; VCO_PHASE_SHIFT_STEP          ; 0                        ; Untyped                                                          ;
; WIDTH_CLOCK                   ; 5                        ; Signed Integer                                                   ;
; WIDTH_PHASECOUNTERSELECT      ; 4                        ; Untyped                                                          ;
; USING_FBMIMICBIDIR_PORT       ; OFF                      ; Untyped                                                          ;
; DEVICE_FAMILY                 ; Cyclone IV E             ; Untyped                                                          ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                   ; Untyped                                                          ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                      ; Untyped                                                          ;
; AUTO_CARRY_CHAINS             ; ON                       ; AUTO_CARRY                                                       ;
; IGNORE_CARRY_BUFFERS          ; OFF                      ; IGNORE_CARRY                                                     ;
; AUTO_CASCADE_CHAINS           ; ON                       ; AUTO_CASCADE                                                     ;
; IGNORE_CASCADE_BUFFERS        ; OFF                      ; IGNORE_CASCADE                                                   ;
+-------------------------------+--------------------------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: audioProcessor:inst|controllerMemory:memoInt ;
+----------------+-------+------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                             ;
+----------------+-------+------------------------------------------------------------------+
; BEGIN          ; 0000  ; Unsigned Binary                                                  ;
; GET_INITIAL    ; 0001  ; Unsigned Binary                                                  ;
; WAIT_INITIAL   ; 0010  ; Unsigned Binary                                                  ;
; GET_FINAL      ; 0011  ; Unsigned Binary                                                  ;
; WAIT_FINAL     ; 0100  ; Unsigned Binary                                                  ;
; GET_ADDR       ; 0101  ; Unsigned Binary                                                  ;
; WAIT_ADDR      ; 0110  ; Unsigned Binary                                                  ;
; SET_BEGINNING  ; 0111  ; Unsigned Binary                                                  ;
; END            ; 1000  ; Unsigned Binary                                                  ;
+----------------+-------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: audioProcessor:inst|controllerMemory:memoInt|fetchMemory:ftMem ;
+----------------+-------+------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------+
; BEGIN          ; 00    ; Unsigned Binary                                                                    ;
; SET_ADDR       ; 01    ; Unsigned Binary                                                                    ;
; READ           ; 10    ; Unsigned Binary                                                                    ;
; END            ; 11    ; Unsigned Binary                                                                    ;
+----------------+-------+------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: audioProcessor:inst|controllerMemory:memoInt|romMemory:rom|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                        ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                     ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                  ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                              ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                     ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                                     ;
; WIDTH_A                            ; 16                   ; Signed Integer                                                              ;
; WIDTHAD_A                          ; 16                   ; Signed Integer                                                              ;
; NUMWORDS_A                         ; 65536                ; Signed Integer                                                              ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                     ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                     ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                     ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                     ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                     ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                     ;
; WIDTH_B                            ; 1                    ; Signed Integer                                                              ;
; WIDTHAD_B                          ; 1                    ; Signed Integer                                                              ;
; NUMWORDS_B                         ; 0                    ; Signed Integer                                                              ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                     ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                     ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                     ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                     ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                     ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                     ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                     ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                     ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                     ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                     ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                     ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                     ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                              ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                                              ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                     ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                                                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                     ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                     ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                     ;
; INIT_FILE                          ; initialization.hex   ; Untyped                                                                     ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                     ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                              ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                     ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                     ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                     ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                     ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                     ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                     ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                     ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                     ;
; WIDTH_ECCSTATUS                    ; 3                    ; Signed Integer                                                              ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                     ;
; CBXI_PARAMETER                     ; altsyncram_cjt3      ; Untyped                                                                     ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                                                                   ;
+-------------------------------+--------------------------------------------------------------------------------+
; Name                          ; Value                                                                          ;
+-------------------------------+--------------------------------------------------------------------------------+
; Number of entity instances    ; 1                                                                              ;
; Entity Instance               ; audioProcessor:inst|codecInterface:codecInt|clkdiv:pll|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                                                         ;
;     -- PLL_TYPE               ; AUTO                                                                           ;
;     -- PRIMARY_CLOCK          ; INCLK0                                                                         ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                                                          ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                                                              ;
;     -- VCO_MULTIPLY_BY        ; 0                                                                              ;
;     -- VCO_DIVIDE_BY          ; 0                                                                              ;
+-------------------------------+--------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                       ;
+-------------------------------------------+--------------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                      ;
+-------------------------------------------+--------------------------------------------------------------------------------------------+
; Number of entity instances                ; 1                                                                                          ;
; Entity Instance                           ; audioProcessor:inst|controllerMemory:memoInt|romMemory:rom|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                                                                        ;
;     -- WIDTH_A                            ; 16                                                                                         ;
;     -- NUMWORDS_A                         ; 65536                                                                                      ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                               ;
;     -- WIDTH_B                            ; 1                                                                                          ;
;     -- NUMWORDS_B                         ; 0                                                                                          ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                     ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                               ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                       ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                  ;
+-------------------------------------------+--------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------+
; Port Connectivity Checks: "audioProcessor:inst|i2cController:contr" ;
+----------------+-------+----------+---------------------------------+
; Port           ; Type  ; Severity ; Details                         ;
+----------------+-------+----------+---------------------------------+
; dataIn[23..21] ; Input ; Info     ; Stuck at GND                    ;
; dataIn[16..7]  ; Input ; Info     ; Stuck at GND                    ;
+----------------+-------+----------+---------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "audioProcessor:inst|codecInterface:codecInt|clkdiv:pll"                                                    ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                                                  ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------+
; locked ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 73                          ;
; cycloneiii_ff         ; 139                         ;
;     ENA               ; 77                          ;
;     ENA SCLR          ; 36                          ;
;     ENA SCLR SLD      ; 5                           ;
;     SCLR              ; 8                           ;
;     plain             ; 13                          ;
; cycloneiii_lcell_comb ; 250                         ;
;     arith             ; 34                          ;
;         2 data inputs ; 34                          ;
;     normal            ; 216                         ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 4                           ;
;         2 data inputs ; 32                          ;
;         3 data inputs ; 39                          ;
;         4 data inputs ; 140                         ;
; cycloneiii_pll        ; 1                           ;
; cycloneiii_ram_block  ; 128                         ;
;                       ;                             ;
; Max LUT depth         ; 4.00                        ;
; Average LUT depth     ; 2.23                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:01     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition
    Info: Processing started: Thu Jul 04 21:05:37 2019
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off AudioPin -c AudioPin
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file codecinterface.v
    Info (12023): Found entity 1: codecInterface File: C:/Lab4/AudioPin/codecInterface.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file audioprocessor.v
    Info (12023): Found entity 1: audioProcessor File: C:/Lab4/AudioPin/audioprocessor.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file audiopin.bdf
    Info (12023): Found entity 1: AudioPin
Info (12021): Found 1 design units, including 1 entities, in source file geradorsqwave.v
    Info (12023): Found entity 1: geradorsqwave File: C:/Lab4/AudioPin/geradorsqwave.v Line: 1
Info (12021): Found 2 design units, including 1 entities, in source file rommemory.vhd
    Info (12022): Found design unit 1: rommemory-SYN File: C:/Lab4/AudioPin/romMemory.vhd Line: 53
    Info (12023): Found entity 1: romMemory File: C:/Lab4/AudioPin/romMemory.vhd Line: 42
Info (12021): Found 2 design units, including 1 entities, in source file clkdiv.vhd
    Info (12022): Found design unit 1: clkdiv-SYN File: C:/Lab4/AudioPin/clkdiv.vhd Line: 53
    Info (12023): Found entity 1: clkdiv File: C:/Lab4/AudioPin/clkdiv.vhd Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file i2ccontroller.v
    Info (12023): Found entity 1: i2cController File: C:/Lab4/AudioPin/i2cController.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file fetchmemory.v
    Info (12023): Found entity 1: fetchMemory File: C:/Lab4/AudioPin/fetchMemory.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file controllermemory.v
    Info (12023): Found entity 1: controllerMemory File: C:/Lab4/AudioPin/controllerMemory.v Line: 1
Info (12127): Elaborating entity "AudioPin" for the top level hierarchy
Info (12128): Elaborating entity "audioProcessor" for hierarchy "audioProcessor:inst"
Warning (10272): Verilog HDL Case Statement warning at audioprocessor.v(172): case item expression covers a value already covered by a previous case item File: C:/Lab4/AudioPin/audioprocessor.v Line: 172
Warning (10272): Verilog HDL Case Statement warning at audioprocessor.v(240): case item expression covers a value already covered by a previous case item File: C:/Lab4/AudioPin/audioprocessor.v Line: 240
Warning (10034): Output port "readdata" at audioprocessor.v(6) has no driver File: C:/Lab4/AudioPin/audioprocessor.v Line: 6
Info (12128): Elaborating entity "codecInterface" for hierarchy "audioProcessor:inst|codecInterface:codecInt" File: C:/Lab4/AudioPin/audioprocessor.v Line: 74
Warning (10036): Verilog HDL or VHDL warning at codecInterface.v(25): object "codec_clk_cycle_12_5" assigned a value but never read File: C:/Lab4/AudioPin/codecInterface.v Line: 25
Warning (10036): Verilog HDL or VHDL warning at codecInterface.v(25): object "bclk_posedge" assigned a value but never read File: C:/Lab4/AudioPin/codecInterface.v Line: 25
Warning (10230): Verilog HDL assignment warning at codecInterface.v(63): truncated value with size 32 to match size of target (2) File: C:/Lab4/AudioPin/codecInterface.v Line: 63
Warning (10230): Verilog HDL assignment warning at codecInterface.v(66): truncated value with size 32 to match size of target (1) File: C:/Lab4/AudioPin/codecInterface.v Line: 66
Warning (10230): Verilog HDL assignment warning at codecInterface.v(68): truncated value with size 32 to match size of target (3) File: C:/Lab4/AudioPin/codecInterface.v Line: 68
Warning (10230): Verilog HDL assignment warning at codecInterface.v(72): truncated value with size 32 to match size of target (5) File: C:/Lab4/AudioPin/codecInterface.v Line: 72
Info (12128): Elaborating entity "clkdiv" for hierarchy "audioProcessor:inst|codecInterface:codecInt|clkdiv:pll" File: C:/Lab4/AudioPin/codecInterface.v Line: 35
Info (12128): Elaborating entity "altpll" for hierarchy "audioProcessor:inst|codecInterface:codecInt|clkdiv:pll|altpll:altpll_component" File: C:/Lab4/AudioPin/clkdiv.vhd Line: 140
Info (12130): Elaborated megafunction instantiation "audioProcessor:inst|codecInterface:codecInt|clkdiv:pll|altpll:altpll_component" File: C:/Lab4/AudioPin/clkdiv.vhd Line: 140
Info (12133): Instantiated megafunction "audioProcessor:inst|codecInterface:codecInt|clkdiv:pll|altpll:altpll_component" with the following parameter: File: C:/Lab4/AudioPin/clkdiv.vhd Line: 140
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "4"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "1"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=clkdiv"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_USED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_USED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "self_reset_on_loss_lock" = "OFF"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/clkdiv_altpll.v
    Info (12023): Found entity 1: clkdiv_altpll File: C:/Lab4/AudioPin/db/clkdiv_altpll.v Line: 30
Info (12128): Elaborating entity "clkdiv_altpll" for hierarchy "audioProcessor:inst|codecInterface:codecInt|clkdiv:pll|altpll:altpll_component|clkdiv_altpll:auto_generated" File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altpll.tdf Line: 897
Info (12128): Elaborating entity "controllerMemory" for hierarchy "audioProcessor:inst|controllerMemory:memoInt" File: C:/Lab4/AudioPin/audioprocessor.v Line: 85
Warning (10230): Verilog HDL assignment warning at controllerMemory.v(154): truncated value with size 32 to match size of target (16) File: C:/Lab4/AudioPin/controllerMemory.v Line: 154
Warning (10230): Verilog HDL assignment warning at controllerMemory.v(157): truncated value with size 32 to match size of target (16) File: C:/Lab4/AudioPin/controllerMemory.v Line: 157
Warning (10270): Verilog HDL Case Statement warning at controllerMemory.v(129): incomplete case statement has no default case item File: C:/Lab4/AudioPin/controllerMemory.v Line: 129
Info (10264): Verilog HDL Case Statement information at controllerMemory.v(129): all case item expressions in this case statement are onehot File: C:/Lab4/AudioPin/controllerMemory.v Line: 129
Info (12128): Elaborating entity "fetchMemory" for hierarchy "audioProcessor:inst|controllerMemory:memoInt|fetchMemory:ftMem" File: C:/Lab4/AudioPin/controllerMemory.v Line: 42
Info (12128): Elaborating entity "romMemory" for hierarchy "audioProcessor:inst|controllerMemory:memoInt|romMemory:rom" File: C:/Lab4/AudioPin/controllerMemory.v Line: 47
Info (12128): Elaborating entity "altsyncram" for hierarchy "audioProcessor:inst|controllerMemory:memoInt|romMemory:rom|altsyncram:altsyncram_component" File: C:/Lab4/AudioPin/romMemory.vhd Line: 60
Info (12130): Elaborated megafunction instantiation "audioProcessor:inst|controllerMemory:memoInt|romMemory:rom|altsyncram:altsyncram_component" File: C:/Lab4/AudioPin/romMemory.vhd Line: 60
Info (12133): Instantiated megafunction "audioProcessor:inst|controllerMemory:memoInt|romMemory:rom|altsyncram:altsyncram_component" with the following parameter: File: C:/Lab4/AudioPin/romMemory.vhd Line: 60
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "initialization.hex"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "65536"
    Info (12134): Parameter "numwords_b" = "0"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "width_b" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "16"
    Info (12134): Parameter "widthad_b" = "1"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_cjt3.tdf
    Info (12023): Found entity 1: altsyncram_cjt3 File: C:/Lab4/AudioPin/db/altsyncram_cjt3.tdf Line: 31
Info (12128): Elaborating entity "altsyncram_cjt3" for hierarchy "audioProcessor:inst|controllerMemory:memoInt|romMemory:rom|altsyncram:altsyncram_component|altsyncram_cjt3:auto_generated" File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_rsa.tdf
    Info (12023): Found entity 1: decode_rsa File: C:/Lab4/AudioPin/db/decode_rsa.tdf Line: 22
Info (12128): Elaborating entity "decode_rsa" for hierarchy "audioProcessor:inst|controllerMemory:memoInt|romMemory:rom|altsyncram:altsyncram_component|altsyncram_cjt3:auto_generated|decode_rsa:rden_decode" File: C:/Lab4/AudioPin/db/altsyncram_cjt3.tdf Line: 41
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_qob.tdf
    Info (12023): Found entity 1: mux_qob File: C:/Lab4/AudioPin/db/mux_qob.tdf Line: 22
Info (12128): Elaborating entity "mux_qob" for hierarchy "audioProcessor:inst|controllerMemory:memoInt|romMemory:rom|altsyncram:altsyncram_component|altsyncram_cjt3:auto_generated|mux_qob:mux2" File: C:/Lab4/AudioPin/db/altsyncram_cjt3.tdf Line: 42
Info (12128): Elaborating entity "i2cController" for hierarchy "audioProcessor:inst|i2cController:contr" File: C:/Lab4/AudioPin/audioprocessor.v Line: 93
Warning (10230): Verilog HDL assignment warning at i2cController.v(98): truncated value with size 32 to match size of target (5) File: C:/Lab4/AudioPin/i2cController.v Line: 98
Warning (10230): Verilog HDL assignment warning at i2cController.v(102): truncated value with size 32 to match size of target (5) File: C:/Lab4/AudioPin/i2cController.v Line: 102
Warning (10230): Verilog HDL assignment warning at i2cController.v(109): truncated value with size 32 to match size of target (5) File: C:/Lab4/AudioPin/i2cController.v Line: 109
Warning (10230): Verilog HDL assignment warning at i2cController.v(116): truncated value with size 32 to match size of target (5) File: C:/Lab4/AudioPin/i2cController.v Line: 116
Warning (12241): 1 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "readdata[31]" is stuck at GND
    Warning (13410): Pin "readdata[30]" is stuck at GND
    Warning (13410): Pin "readdata[29]" is stuck at GND
    Warning (13410): Pin "readdata[28]" is stuck at GND
    Warning (13410): Pin "readdata[27]" is stuck at GND
    Warning (13410): Pin "readdata[26]" is stuck at GND
    Warning (13410): Pin "readdata[25]" is stuck at GND
    Warning (13410): Pin "readdata[24]" is stuck at GND
    Warning (13410): Pin "readdata[23]" is stuck at GND
    Warning (13410): Pin "readdata[22]" is stuck at GND
    Warning (13410): Pin "readdata[21]" is stuck at GND
    Warning (13410): Pin "readdata[20]" is stuck at GND
    Warning (13410): Pin "readdata[19]" is stuck at GND
    Warning (13410): Pin "readdata[18]" is stuck at GND
    Warning (13410): Pin "readdata[17]" is stuck at GND
    Warning (13410): Pin "readdata[16]" is stuck at GND
    Warning (13410): Pin "readdata[15]" is stuck at GND
    Warning (13410): Pin "readdata[14]" is stuck at GND
    Warning (13410): Pin "readdata[13]" is stuck at GND
    Warning (13410): Pin "readdata[12]" is stuck at GND
    Warning (13410): Pin "readdata[11]" is stuck at GND
    Warning (13410): Pin "readdata[10]" is stuck at GND
    Warning (13410): Pin "readdata[9]" is stuck at GND
    Warning (13410): Pin "readdata[8]" is stuck at GND
    Warning (13410): Pin "readdata[7]" is stuck at GND
    Warning (13410): Pin "readdata[6]" is stuck at GND
    Warning (13410): Pin "readdata[5]" is stuck at GND
    Warning (13410): Pin "readdata[4]" is stuck at GND
    Warning (13410): Pin "readdata[3]" is stuck at GND
    Warning (13410): Pin "readdata[2]" is stuck at GND
    Warning (13410): Pin "readdata[1]" is stuck at GND
    Warning (13410): Pin "readdata[0]" is stuck at GND
Info (286030): Timing-Driven Synthesis is running
Info (17049): 43 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file C:/Lab4/AudioPin/output_files/AudioPin.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 2 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "KEY[3]"
    Warning (15610): No output dependent on input pin "SW[16]"
Info (21057): Implemented 504 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 20 input pins
    Info (21059): Implemented 53 output pins
    Info (21061): Implemented 302 logic cells
    Info (21064): Implemented 128 RAM segments
    Info (21065): Implemented 1 PLLs
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 54 warnings
    Info: Peak virtual memory: 4836 megabytes
    Info: Processing ended: Thu Jul 04 21:05:48 2019
    Info: Elapsed time: 00:00:11
    Info: Total CPU time (on all processors): 00:00:21


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Lab4/AudioPin/output_files/AudioPin.map.smsg.


