
# Synthesis
* Timing
* Utilization

  hls

  verilog
  
* Power
