set_property IOSTANDARD LVCMOS33 [get_ports {d[7]}]
set_property IOSTANDARD LVCMOS33 [get_ports {d[6]}]
set_property IOSTANDARD LVCMOS33 [get_ports {d[5]}]
set_property IOSTANDARD LVCMOS33 [get_ports {d[4]}]
set_property IOSTANDARD LVCMOS33 [get_ports {d[3]}]
set_property IOSTANDARD LVCMOS33 [get_ports {d[2]}]
set_property IOSTANDARD LVCMOS33 [get_ports {d[1]}]
set_property IOSTANDARD LVCMOS33 [get_ports {d[0]}]
set_property IOSTANDARD LVCMOS33 [get_ports {q[7]}]
set_property IOSTANDARD LVCMOS33 [get_ports {q[6]}]
set_property IOSTANDARD LVCMOS33 [get_ports {q[5]}]
set_property IOSTANDARD LVCMOS33 [get_ports {q[4]}]
set_property IOSTANDARD LVCMOS33 [get_ports {q[3]}]
set_property IOSTANDARD LVCMOS33 [get_ports {q[2]}]
set_property IOSTANDARD LVCMOS33 [get_ports {q[1]}]
set_property IOSTANDARD LVCMOS33 [get_ports {q[0]}]
set_property IOSTANDARD LVCMOS33 [get_ports {sel[1]}]
set_property IOSTANDARD LVCMOS33 [get_ports {sel[0]}]
set_property IOSTANDARD LVCMOS33 [get_ports lin]
set_property IOSTANDARD LVCMOS33 [get_ports clk]
set_property IOSTANDARD LVCMOS33 [get_ports rin]
set_property PACKAGE_PIN F15 [get_ports clk]
set_property PACKAGE_PIN U9 [get_ports rin]
set_property PACKAGE_PIN V2 [get_ports lin]
set_property PACKAGE_PIN U8 [get_ports {d[0]}]
set_property PACKAGE_PIN R7 [get_ports {d[1]}]
set_property PACKAGE_PIN R6 [get_ports {d[2]}]
set_property PACKAGE_PIN R5 [get_ports {d[3]}]
set_property PACKAGE_PIN V7 [get_ports {d[4]}]
set_property PACKAGE_PIN V6 [get_ports {d[5]}]
set_property PACKAGE_PIN V5 [get_ports {d[6]}]
set_property PACKAGE_PIN P4 [get_ports {sel[1]}]
set_property PACKAGE_PIN P3 [get_ports {sel[0]}]
set_property PACKAGE_PIN V9 [get_ports {q[0]}]
set_property PACKAGE_PIN R8 [get_ports {q[1]}]
set_property PACKAGE_PIN T6 [get_ports {q[2]}]
set_property PACKAGE_PIN T5 [get_ports {q[3]}]
set_property PACKAGE_PIN T4 [get_ports {q[4]}]
set_property PACKAGE_PIN U4 [get_ports {d[7]}]
set_property PACKAGE_PIN U7 [get_ports {q[5]}]
set_property PACKAGE_PIN U6 [get_ports {q[6]}]
set_property PACKAGE_PIN V4 [get_ports {q[7]}]
set_property CLOCK_DEDICATED_ROUTE FALSE[get_nets clk_IBUF]