ARM GAS  C:\Users\T470S\AppData\Local\Temp\ccv6w0VI.s 			page 1


   1              		.cpu cortex-m3
   2              		.eabi_attribute 20, 1
   3              		.eabi_attribute 21, 1
   4              		.eabi_attribute 23, 3
   5              		.eabi_attribute 24, 1
   6              		.eabi_attribute 25, 1
   7              		.eabi_attribute 26, 1
   8              		.eabi_attribute 30, 1
   9              		.eabi_attribute 34, 1
  10              		.eabi_attribute 18, 4
  11              		.file	"MainApp.c"
  12              		.text
  13              	.Ltext0:
  14              		.cfi_sections	.debug_frame
  15              		.section	.text.MX_GPIO_Init,"ax",%progbits
  16              		.align	1
  17              		.arch armv7-m
  18              		.syntax unified
  19              		.thumb
  20              		.thumb_func
  21              		.fpu softvfp
  23              	MX_GPIO_Init:
  24              	.LFB69:
  25              		.file 1 "Core/Src/MainApp.c"
   1:Core/Src/MainApp.c **** /* USER CODE BEGIN Header */
   2:Core/Src/MainApp.c **** /**
   3:Core/Src/MainApp.c ****   ******************************************************************************
   4:Core/Src/MainApp.c ****   * @file           : main.c
   5:Core/Src/MainApp.c ****   * @brief          : Main program body
   6:Core/Src/MainApp.c ****   ******************************************************************************
   7:Core/Src/MainApp.c ****   * @attention
   8:Core/Src/MainApp.c ****   *
   9:Core/Src/MainApp.c ****   * <h2><center>&copy; Copyright (c) 2021 STMicroelectronics.
  10:Core/Src/MainApp.c ****   * All rights reserved.</center></h2>
  11:Core/Src/MainApp.c ****   *
  12:Core/Src/MainApp.c ****   * This software component is licensed by ST under BSD 3-Clause license,
  13:Core/Src/MainApp.c ****   * the "License"; You may not use this file except in compliance with the
  14:Core/Src/MainApp.c ****   * License. You may obtain a copy of the License at:
  15:Core/Src/MainApp.c ****   *                        opensource.org/licenses/BSD-3-Clause
  16:Core/Src/MainApp.c ****   *
  17:Core/Src/MainApp.c ****   ******************************************************************************
  18:Core/Src/MainApp.c ****   */
  19:Core/Src/MainApp.c **** /* USER CODE END Header */
  20:Core/Src/MainApp.c **** /* Includes ------------------------------------------------------------------*/
  21:Core/Src/MainApp.c **** #include "main.h"
  22:Core/Src/MainApp.c **** 
  23:Core/Src/MainApp.c **** /* Private includes ----------------------------------------------------------*/
  24:Core/Src/MainApp.c **** /* USER CODE BEGIN Includes */
  25:Core/Src/MainApp.c **** __attribute__((section(".noinit"))) volatile uint32_t test  ;
  26:Core/Src/MainApp.c **** /* USER CODE END Includes */
  27:Core/Src/MainApp.c **** 
  28:Core/Src/MainApp.c **** /* Private typedef -----------------------------------------------------------*/
  29:Core/Src/MainApp.c **** /* USER CODE BEGIN PTD */
  30:Core/Src/MainApp.c **** 
  31:Core/Src/MainApp.c **** /* USER CODE END PTD */
  32:Core/Src/MainApp.c **** 
  33:Core/Src/MainApp.c **** /* Private define ------------------------------------------------------------*/
ARM GAS  C:\Users\T470S\AppData\Local\Temp\ccv6w0VI.s 			page 2


  34:Core/Src/MainApp.c **** /* USER CODE BEGIN PD */
  35:Core/Src/MainApp.c **** /* USER CODE END PD */
  36:Core/Src/MainApp.c **** 
  37:Core/Src/MainApp.c **** /* Private macro -------------------------------------------------------------*/
  38:Core/Src/MainApp.c **** /* USER CODE BEGIN PM */
  39:Core/Src/MainApp.c **** 
  40:Core/Src/MainApp.c **** /* USER CODE END PM */
  41:Core/Src/MainApp.c **** 
  42:Core/Src/MainApp.c **** /* Private variables ---------------------------------------------------------*/
  43:Core/Src/MainApp.c **** 
  44:Core/Src/MainApp.c **** /* USER CODE BEGIN PV */
  45:Core/Src/MainApp.c **** 
  46:Core/Src/MainApp.c **** /* USER CODE END PV */
  47:Core/Src/MainApp.c **** 
  48:Core/Src/MainApp.c **** /* Private function prototypes -----------------------------------------------*/
  49:Core/Src/MainApp.c **** void SystemClock_Config(void);
  50:Core/Src/MainApp.c **** static void MX_GPIO_Init(void);
  51:Core/Src/MainApp.c **** /* USER CODE BEGIN PFP */
  52:Core/Src/MainApp.c **** void sys_reset(void);
  53:Core/Src/MainApp.c **** /* USER CODE END PFP */
  54:Core/Src/MainApp.c **** 
  55:Core/Src/MainApp.c **** /* Private user code ---------------------------------------------------------*/
  56:Core/Src/MainApp.c **** /* USER CODE BEGIN 0 */
  57:Core/Src/MainApp.c **** void system_reset(void){
  58:Core/Src/MainApp.c **** 
  59:Core/Src/MainApp.c ****   IWDG->KR  =0xCCCC; //STart Watchdog timer
  60:Core/Src/MainApp.c ****   IWDG->KR  =0x5555; //Allow Access to the watchdog's reload Register
  61:Core/Src/MainApp.c ****   IWDG->RLR =0x0000; //Write 0 to the Watchdog to prompt a system reset
  62:Core/Src/MainApp.c ****   IWDG->KR  =0xAAAA; //Reload the Watchdog with the previously loaded value
  63:Core/Src/MainApp.c **** }
  64:Core/Src/MainApp.c **** 
  65:Core/Src/MainApp.c **** void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin){
  66:Core/Src/MainApp.c **** 
  67:Core/Src/MainApp.c ****   if(GPIO_Pin ==GPIO_PIN_12){
  68:Core/Src/MainApp.c **** 
  69:Core/Src/MainApp.c ****     test = 1;
  70:Core/Src/MainApp.c ****     system_reset();
  71:Core/Src/MainApp.c **** 
  72:Core/Src/MainApp.c ****   }
  73:Core/Src/MainApp.c **** }
  74:Core/Src/MainApp.c **** /* USER CODE END 0 */
  75:Core/Src/MainApp.c **** 
  76:Core/Src/MainApp.c **** /**
  77:Core/Src/MainApp.c ****   * @brief  The application entry point.
  78:Core/Src/MainApp.c ****   * @retval int
  79:Core/Src/MainApp.c ****   */
  80:Core/Src/MainApp.c **** int main(void)
  81:Core/Src/MainApp.c **** {
  82:Core/Src/MainApp.c ****   /* USER CODE BEGIN 1 */
  83:Core/Src/MainApp.c **** //test++;
  84:Core/Src/MainApp.c ****   /* USER CODE END 1 */
  85:Core/Src/MainApp.c **** 
  86:Core/Src/MainApp.c ****   /* MCU Configuration--------------------------------------------------------*/
  87:Core/Src/MainApp.c **** 
  88:Core/Src/MainApp.c ****   /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  89:Core/Src/MainApp.c ****   HAL_Init();
  90:Core/Src/MainApp.c **** 
ARM GAS  C:\Users\T470S\AppData\Local\Temp\ccv6w0VI.s 			page 3


  91:Core/Src/MainApp.c ****   /* USER CODE BEGIN Init */
  92:Core/Src/MainApp.c **** 
  93:Core/Src/MainApp.c ****   //int test =125;
  94:Core/Src/MainApp.c ****   /* USER CODE END Init */
  95:Core/Src/MainApp.c **** 
  96:Core/Src/MainApp.c ****   /* Configure the system clock */
  97:Core/Src/MainApp.c ****   SystemClock_Config();
  98:Core/Src/MainApp.c **** 
  99:Core/Src/MainApp.c ****   /* USER CODE BEGIN SysInit */
 100:Core/Src/MainApp.c **** 
 101:Core/Src/MainApp.c ****   /* USER CODE END SysInit */
 102:Core/Src/MainApp.c **** 
 103:Core/Src/MainApp.c ****   /* Initialize all configured peripherals */
 104:Core/Src/MainApp.c ****   MX_GPIO_Init();
 105:Core/Src/MainApp.c ****   /* USER CODE BEGIN 2 */
 106:Core/Src/MainApp.c ****   //HAL_GPIO_WritePin(GPIOA,GPIO_PIN_4,1);
 107:Core/Src/MainApp.c ****   //HAL_Delay(500);
 108:Core/Src/MainApp.c **** /*
 109:Core/Src/MainApp.c ****   if(test =='B'){
 110:Core/Src/MainApp.c ****   HAL_GPIO_WritePin(GPIOA,GPIO_PIN_4,1);
 111:Core/Src/MainApp.c ****   }
 112:Core/Src/MainApp.c **** 
 113:Core/Src/MainApp.c ****   test = 'B';
 114:Core/Src/MainApp.c ****   system_reset();
 115:Core/Src/MainApp.c **** */
 116:Core/Src/MainApp.c **** 
 117:Core/Src/MainApp.c ****   /* USER CODE END 2 */
 118:Core/Src/MainApp.c **** 
 119:Core/Src/MainApp.c ****   /* Infinite loop */
 120:Core/Src/MainApp.c ****   /* USER CODE BEGIN WHILE */
 121:Core/Src/MainApp.c ****   while (1)
 122:Core/Src/MainApp.c ****   {
 123:Core/Src/MainApp.c ****     HAL_GPIO_TogglePin(GPIOA,GPIO_PIN_4);
 124:Core/Src/MainApp.c ****     HAL_Delay(500);
 125:Core/Src/MainApp.c ****     
 126:Core/Src/MainApp.c ****     /* USER CODE BEGIN 3 */
 127:Core/Src/MainApp.c ****   }
 128:Core/Src/MainApp.c ****   /* USER CODE END 3 */
 129:Core/Src/MainApp.c **** }
 130:Core/Src/MainApp.c **** 
 131:Core/Src/MainApp.c **** /**
 132:Core/Src/MainApp.c ****   * @brief System Clock Configuration
 133:Core/Src/MainApp.c ****   * @retval None
 134:Core/Src/MainApp.c ****   */
 135:Core/Src/MainApp.c **** void SystemClock_Config(void)
 136:Core/Src/MainApp.c **** {
 137:Core/Src/MainApp.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 138:Core/Src/MainApp.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 139:Core/Src/MainApp.c **** 
 140:Core/Src/MainApp.c ****   /** Initializes the RCC Oscillators according to the specified parameters
 141:Core/Src/MainApp.c ****   * in the RCC_OscInitTypeDef structure.
 142:Core/Src/MainApp.c ****   */
 143:Core/Src/MainApp.c ****   RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 144:Core/Src/MainApp.c ****   RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 145:Core/Src/MainApp.c ****   RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 146:Core/Src/MainApp.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 147:Core/Src/MainApp.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
ARM GAS  C:\Users\T470S\AppData\Local\Temp\ccv6w0VI.s 			page 4


 148:Core/Src/MainApp.c ****   {
 149:Core/Src/MainApp.c ****     Error_Handler();
 150:Core/Src/MainApp.c ****   }
 151:Core/Src/MainApp.c ****   /** Initializes the CPU, AHB and APB buses clocks
 152:Core/Src/MainApp.c ****   */
 153:Core/Src/MainApp.c ****   RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 154:Core/Src/MainApp.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 155:Core/Src/MainApp.c ****   RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 156:Core/Src/MainApp.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 157:Core/Src/MainApp.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 158:Core/Src/MainApp.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 159:Core/Src/MainApp.c **** 
 160:Core/Src/MainApp.c ****   if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 161:Core/Src/MainApp.c ****   {
 162:Core/Src/MainApp.c ****     Error_Handler();
 163:Core/Src/MainApp.c ****   }
 164:Core/Src/MainApp.c **** }
 165:Core/Src/MainApp.c **** 
 166:Core/Src/MainApp.c **** /**
 167:Core/Src/MainApp.c ****   * @brief GPIO Initialization Function
 168:Core/Src/MainApp.c ****   * @param None
 169:Core/Src/MainApp.c ****   * @retval None
 170:Core/Src/MainApp.c ****   */
 171:Core/Src/MainApp.c **** static void MX_GPIO_Init(void)
 172:Core/Src/MainApp.c **** {
  26              		.loc 1 172 1 view -0
  27              		.cfi_startproc
  28              		@ args = 0, pretend = 0, frame = 24
  29              		@ frame_needed = 0, uses_anonymous_args = 0
  30 0000 30B5     		push	{r4, r5, lr}
  31              	.LCFI0:
  32              		.cfi_def_cfa_offset 12
  33              		.cfi_offset 4, -12
  34              		.cfi_offset 5, -8
  35              		.cfi_offset 14, -4
  36 0002 87B0     		sub	sp, sp, #28
  37              	.LCFI1:
  38              		.cfi_def_cfa_offset 40
 173:Core/Src/MainApp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
  39              		.loc 1 173 3 view .LVU1
  40              		.loc 1 173 20 is_stmt 0 view .LVU2
  41 0004 0024     		movs	r4, #0
  42 0006 0294     		str	r4, [sp, #8]
  43 0008 0394     		str	r4, [sp, #12]
  44 000a 0494     		str	r4, [sp, #16]
  45 000c 0594     		str	r4, [sp, #20]
 174:Core/Src/MainApp.c **** 
 175:Core/Src/MainApp.c ****   /* GPIO Ports Clock Enable */
 176:Core/Src/MainApp.c ****   __HAL_RCC_GPIOA_CLK_ENABLE();
  46              		.loc 1 176 3 is_stmt 1 view .LVU3
  47              	.LBB4:
  48              		.loc 1 176 3 view .LVU4
  49              		.loc 1 176 3 view .LVU5
  50 000e 1C4B     		ldr	r3, .L3
  51 0010 9A69     		ldr	r2, [r3, #24]
  52 0012 42F00402 		orr	r2, r2, #4
  53 0016 9A61     		str	r2, [r3, #24]
ARM GAS  C:\Users\T470S\AppData\Local\Temp\ccv6w0VI.s 			page 5


  54              		.loc 1 176 3 view .LVU6
  55 0018 9A69     		ldr	r2, [r3, #24]
  56 001a 02F00402 		and	r2, r2, #4
  57 001e 0092     		str	r2, [sp]
  58              		.loc 1 176 3 view .LVU7
  59 0020 009A     		ldr	r2, [sp]
  60              	.LBE4:
  61              		.loc 1 176 3 view .LVU8
 177:Core/Src/MainApp.c ****   __HAL_RCC_GPIOB_CLK_ENABLE();
  62              		.loc 1 177 3 view .LVU9
  63              	.LBB5:
  64              		.loc 1 177 3 view .LVU10
  65              		.loc 1 177 3 view .LVU11
  66 0022 9A69     		ldr	r2, [r3, #24]
  67 0024 42F00802 		orr	r2, r2, #8
  68 0028 9A61     		str	r2, [r3, #24]
  69              		.loc 1 177 3 view .LVU12
  70 002a 9B69     		ldr	r3, [r3, #24]
  71 002c 03F00803 		and	r3, r3, #8
  72 0030 0193     		str	r3, [sp, #4]
  73              		.loc 1 177 3 view .LVU13
  74 0032 019B     		ldr	r3, [sp, #4]
  75              	.LBE5:
  76              		.loc 1 177 3 view .LVU14
 178:Core/Src/MainApp.c **** 
 179:Core/Src/MainApp.c ****   /*Configure GPIO pin Output Level */
 180:Core/Src/MainApp.c ****   HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_RESET);
  77              		.loc 1 180 3 view .LVU15
  78 0034 134D     		ldr	r5, .L3+4
  79 0036 2246     		mov	r2, r4
  80 0038 1021     		movs	r1, #16
  81 003a 2846     		mov	r0, r5
  82 003c FFF7FEFF 		bl	HAL_GPIO_WritePin
  83              	.LVL0:
 181:Core/Src/MainApp.c **** 
 182:Core/Src/MainApp.c ****   /*Configure GPIO pin : PA4 */
 183:Core/Src/MainApp.c ****   GPIO_InitStruct.Pin = GPIO_PIN_4;
  84              		.loc 1 183 3 view .LVU16
  85              		.loc 1 183 23 is_stmt 0 view .LVU17
  86 0040 1023     		movs	r3, #16
  87 0042 0293     		str	r3, [sp, #8]
 184:Core/Src/MainApp.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  88              		.loc 1 184 3 is_stmt 1 view .LVU18
  89              		.loc 1 184 24 is_stmt 0 view .LVU19
  90 0044 0123     		movs	r3, #1
  91 0046 0393     		str	r3, [sp, #12]
 185:Core/Src/MainApp.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
  92              		.loc 1 185 3 is_stmt 1 view .LVU20
  93              		.loc 1 185 24 is_stmt 0 view .LVU21
  94 0048 0494     		str	r4, [sp, #16]
 186:Core/Src/MainApp.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  95              		.loc 1 186 3 is_stmt 1 view .LVU22
  96              		.loc 1 186 25 is_stmt 0 view .LVU23
  97 004a 0223     		movs	r3, #2
  98 004c 0593     		str	r3, [sp, #20]
 187:Core/Src/MainApp.c ****   HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
  99              		.loc 1 187 3 is_stmt 1 view .LVU24
ARM GAS  C:\Users\T470S\AppData\Local\Temp\ccv6w0VI.s 			page 6


 100 004e 02A9     		add	r1, sp, #8
 101 0050 2846     		mov	r0, r5
 102 0052 FFF7FEFF 		bl	HAL_GPIO_Init
 103              	.LVL1:
 188:Core/Src/MainApp.c **** 
 189:Core/Src/MainApp.c ****   /*Configure GPIO pin : PB12 */
 190:Core/Src/MainApp.c ****   GPIO_InitStruct.Pin = GPIO_PIN_12;
 104              		.loc 1 190 3 view .LVU25
 105              		.loc 1 190 23 is_stmt 0 view .LVU26
 106 0056 4FF48053 		mov	r3, #4096
 107 005a 0293     		str	r3, [sp, #8]
 191:Core/Src/MainApp.c ****   GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 108              		.loc 1 191 3 is_stmt 1 view .LVU27
 109              		.loc 1 191 24 is_stmt 0 view .LVU28
 110 005c 0A4B     		ldr	r3, .L3+8
 111 005e 0393     		str	r3, [sp, #12]
 192:Core/Src/MainApp.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 112              		.loc 1 192 3 is_stmt 1 view .LVU29
 113              		.loc 1 192 24 is_stmt 0 view .LVU30
 114 0060 0494     		str	r4, [sp, #16]
 193:Core/Src/MainApp.c ****   HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 115              		.loc 1 193 3 is_stmt 1 view .LVU31
 116 0062 02A9     		add	r1, sp, #8
 117 0064 0948     		ldr	r0, .L3+12
 118 0066 FFF7FEFF 		bl	HAL_GPIO_Init
 119              	.LVL2:
 194:Core/Src/MainApp.c **** 
 195:Core/Src/MainApp.c ****   /* EXTI interrupt init*/
 196:Core/Src/MainApp.c ****   HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 120              		.loc 1 196 3 view .LVU32
 121 006a 2246     		mov	r2, r4
 122 006c 2146     		mov	r1, r4
 123 006e 2820     		movs	r0, #40
 124 0070 FFF7FEFF 		bl	HAL_NVIC_SetPriority
 125              	.LVL3:
 197:Core/Src/MainApp.c ****   HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 126              		.loc 1 197 3 view .LVU33
 127 0074 2820     		movs	r0, #40
 128 0076 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 129              	.LVL4:
 198:Core/Src/MainApp.c **** 
 199:Core/Src/MainApp.c **** }
 130              		.loc 1 199 1 is_stmt 0 view .LVU34
 131 007a 07B0     		add	sp, sp, #28
 132              	.LCFI2:
 133              		.cfi_def_cfa_offset 12
 134              		@ sp needed
 135 007c 30BD     		pop	{r4, r5, pc}
 136              	.L4:
 137 007e 00BF     		.align	2
 138              	.L3:
 139 0080 00100240 		.word	1073876992
 140 0084 00080140 		.word	1073809408
 141 0088 00001110 		.word	269549568
 142 008c 000C0140 		.word	1073810432
 143              		.cfi_endproc
 144              	.LFE69:
ARM GAS  C:\Users\T470S\AppData\Local\Temp\ccv6w0VI.s 			page 7


 146              		.section	.text.system_reset,"ax",%progbits
 147              		.align	1
 148              		.global	system_reset
 149              		.syntax unified
 150              		.thumb
 151              		.thumb_func
 152              		.fpu softvfp
 154              	system_reset:
 155              	.LFB65:
  57:Core/Src/MainApp.c **** 
 156              		.loc 1 57 24 is_stmt 1 view -0
 157              		.cfi_startproc
 158              		@ args = 0, pretend = 0, frame = 0
 159              		@ frame_needed = 0, uses_anonymous_args = 0
 160              		@ link register save eliminated.
  59:Core/Src/MainApp.c ****   IWDG->KR  =0x5555; //Allow Access to the watchdog's reload Register
 161              		.loc 1 59 3 view .LVU36
  59:Core/Src/MainApp.c ****   IWDG->KR  =0x5555; //Allow Access to the watchdog's reload Register
 162              		.loc 1 59 13 is_stmt 0 view .LVU37
 163 0000 064B     		ldr	r3, .L6
 164 0002 4CF6CC42 		movw	r2, #52428
 165 0006 1A60     		str	r2, [r3]
  60:Core/Src/MainApp.c ****   IWDG->RLR =0x0000; //Write 0 to the Watchdog to prompt a system reset
 166              		.loc 1 60 3 is_stmt 1 view .LVU38
  60:Core/Src/MainApp.c ****   IWDG->RLR =0x0000; //Write 0 to the Watchdog to prompt a system reset
 167              		.loc 1 60 13 is_stmt 0 view .LVU39
 168 0008 45F25552 		movw	r2, #21845
 169 000c 1A60     		str	r2, [r3]
  61:Core/Src/MainApp.c ****   IWDG->KR  =0xAAAA; //Reload the Watchdog with the previously loaded value
 170              		.loc 1 61 3 is_stmt 1 view .LVU40
  61:Core/Src/MainApp.c ****   IWDG->KR  =0xAAAA; //Reload the Watchdog with the previously loaded value
 171              		.loc 1 61 13 is_stmt 0 view .LVU41
 172 000e 0022     		movs	r2, #0
 173 0010 9A60     		str	r2, [r3, #8]
  62:Core/Src/MainApp.c **** }
 174              		.loc 1 62 3 is_stmt 1 view .LVU42
  62:Core/Src/MainApp.c **** }
 175              		.loc 1 62 13 is_stmt 0 view .LVU43
 176 0012 4AF6AA22 		movw	r2, #43690
 177 0016 1A60     		str	r2, [r3]
  63:Core/Src/MainApp.c **** 
 178              		.loc 1 63 1 view .LVU44
 179 0018 7047     		bx	lr
 180              	.L7:
 181 001a 00BF     		.align	2
 182              	.L6:
 183 001c 00300040 		.word	1073754112
 184              		.cfi_endproc
 185              	.LFE65:
 187              		.section	.text.HAL_GPIO_EXTI_Callback,"ax",%progbits
 188              		.align	1
 189              		.global	HAL_GPIO_EXTI_Callback
 190              		.syntax unified
 191              		.thumb
 192              		.thumb_func
 193              		.fpu softvfp
 195              	HAL_GPIO_EXTI_Callback:
ARM GAS  C:\Users\T470S\AppData\Local\Temp\ccv6w0VI.s 			page 8


 196              	.LVL5:
 197              	.LFB66:
  65:Core/Src/MainApp.c **** 
 198              		.loc 1 65 47 is_stmt 1 view -0
 199              		.cfi_startproc
 200              		@ args = 0, pretend = 0, frame = 0
 201              		@ frame_needed = 0, uses_anonymous_args = 0
  67:Core/Src/MainApp.c **** 
 202              		.loc 1 67 3 view .LVU46
  67:Core/Src/MainApp.c **** 
 203              		.loc 1 67 5 is_stmt 0 view .LVU47
 204 0000 B0F5805F 		cmp	r0, #4096
 205 0004 00D0     		beq	.L14
 206 0006 7047     		bx	lr
 207              	.L14:
  65:Core/Src/MainApp.c **** 
 208              		.loc 1 65 47 view .LVU48
 209 0008 08B5     		push	{r3, lr}
 210              	.LCFI3:
 211              		.cfi_def_cfa_offset 8
 212              		.cfi_offset 3, -8
 213              		.cfi_offset 14, -4
  69:Core/Src/MainApp.c ****     system_reset();
 214              		.loc 1 69 5 is_stmt 1 view .LVU49
  69:Core/Src/MainApp.c ****     system_reset();
 215              		.loc 1 69 10 is_stmt 0 view .LVU50
 216 000a 034B     		ldr	r3, .L15
 217 000c 0122     		movs	r2, #1
 218 000e 1A60     		str	r2, [r3]
  70:Core/Src/MainApp.c **** 
 219              		.loc 1 70 5 is_stmt 1 view .LVU51
 220 0010 FFF7FEFF 		bl	system_reset
 221              	.LVL6:
  73:Core/Src/MainApp.c **** /* USER CODE END 0 */
 222              		.loc 1 73 1 is_stmt 0 view .LVU52
 223 0014 08BD     		pop	{r3, pc}
 224              	.L16:
 225 0016 00BF     		.align	2
 226              	.L15:
 227 0018 00000000 		.word	.LANCHOR0
 228              		.cfi_endproc
 229              	.LFE66:
 231              		.section	.text.Error_Handler,"ax",%progbits
 232              		.align	1
 233              		.global	Error_Handler
 234              		.syntax unified
 235              		.thumb
 236              		.thumb_func
 237              		.fpu softvfp
 239              	Error_Handler:
 240              	.LFB70:
 200:Core/Src/MainApp.c **** 
 201:Core/Src/MainApp.c **** /* USER CODE BEGIN 4 */
 202:Core/Src/MainApp.c **** 
 203:Core/Src/MainApp.c **** /* USER CODE END 4 */
 204:Core/Src/MainApp.c **** 
 205:Core/Src/MainApp.c **** /**
ARM GAS  C:\Users\T470S\AppData\Local\Temp\ccv6w0VI.s 			page 9


 206:Core/Src/MainApp.c ****   * @brief  This function is executed in case of error occurrence.
 207:Core/Src/MainApp.c ****   * @retval None
 208:Core/Src/MainApp.c ****   */
 209:Core/Src/MainApp.c **** void Error_Handler(void)
 210:Core/Src/MainApp.c **** {
 241              		.loc 1 210 1 is_stmt 1 view -0
 242              		.cfi_startproc
 243              		@ Volatile: function does not return.
 244              		@ args = 0, pretend = 0, frame = 0
 245              		@ frame_needed = 0, uses_anonymous_args = 0
 246              		@ link register save eliminated.
 211:Core/Src/MainApp.c ****   /* USER CODE BEGIN Error_Handler_Debug */
 212:Core/Src/MainApp.c ****   /* User can add his own implementation to report the HAL error return state */
 213:Core/Src/MainApp.c ****   __disable_irq();
 247              		.loc 1 213 3 view .LVU54
 248              	.LBB6:
 249              	.LBI6:
 250              		.file 2 "Drivers/CMSIS/Include/cmsis_gcc.h"
   1:Drivers/CMSIS/Include/cmsis_gcc.h **** /**************************************************************************//**
   2:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @file     cmsis_gcc.h
   3:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @brief    CMSIS compiler GCC header file
   4:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @version  V5.0.4
   5:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @date     09. April 2018
   6:Drivers/CMSIS/Include/cmsis_gcc.h ****  ******************************************************************************/
   7:Drivers/CMSIS/Include/cmsis_gcc.h **** /*
   8:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Copyright (c) 2009-2018 Arm Limited. All rights reserved.
   9:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  10:Drivers/CMSIS/Include/cmsis_gcc.h ****  * SPDX-License-Identifier: Apache-2.0
  11:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  12:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:Drivers/CMSIS/Include/cmsis_gcc.h ****  * not use this file except in compliance with the License.
  14:Drivers/CMSIS/Include/cmsis_gcc.h ****  * You may obtain a copy of the License at
  15:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  16:Drivers/CMSIS/Include/cmsis_gcc.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  18:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Unless required by applicable law or agreed to in writing, software
  19:Drivers/CMSIS/Include/cmsis_gcc.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:Drivers/CMSIS/Include/cmsis_gcc.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:Drivers/CMSIS/Include/cmsis_gcc.h ****  * See the License for the specific language governing permissions and
  22:Drivers/CMSIS/Include/cmsis_gcc.h ****  * limitations under the License.
  23:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
  24:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  25:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __CMSIS_GCC_H
  26:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_H
  27:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  28:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ignore some GCC warnings */
  29:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic push
  30:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wsign-conversion"
  31:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wconversion"
  32:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wunused-parameter"
  33:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  34:Drivers/CMSIS/Include/cmsis_gcc.h **** /* Fallback for __has_builtin */
  35:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __has_builtin
  36:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __has_builtin(x) (0)
  37:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  38:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  39:Drivers/CMSIS/Include/cmsis_gcc.h **** /* CMSIS compiler specific defines */
ARM GAS  C:\Users\T470S\AppData\Local\Temp\ccv6w0VI.s 			page 10


  40:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ASM
  41:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ASM                                  __asm
  42:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  43:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __INLINE
  44:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __INLINE                               inline
  45:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  46:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_INLINE
  47:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_INLINE                        static inline
  48:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  49:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_FORCEINLINE                 
  50:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_FORCEINLINE                   __attribute__((always_inline)) static inline
  51:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif                                           
  52:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __NO_RETURN
  53:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __NO_RETURN                            __attribute__((__noreturn__))
  54:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  55:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __USED
  56:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __USED                                 __attribute__((used))
  57:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  58:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __WEAK
  59:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __WEAK                                 __attribute__((weak))
  60:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  61:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED
  62:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED                               __attribute__((packed, aligned(1)))
  63:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  64:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_STRUCT
  65:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_STRUCT                        struct __attribute__((packed, aligned(1)))
  66:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  67:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_UNION
  68:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_UNION                         union __attribute__((packed, aligned(1)))
  69:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  70:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32        /* deprecated */
  71:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  72:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  73:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  74:Drivers/CMSIS/Include/cmsis_gcc.h ****   struct __attribute__((packed)) T_UINT32 { uint32_t v; };
  75:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  76:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32(x)                  (((struct T_UINT32 *)(x))->v)
  77:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  78:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_WRITE
  79:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  80:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  81:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  82:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_WRITE { uint16_t v; };
  83:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  84:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_WRITE(addr, val)    (void)((((struct T_UINT16_WRITE *)(void *)(addr))-
  85:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  86:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_READ
  87:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  88:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  89:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  90:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_READ { uint16_t v; };
  91:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  92:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_READ(addr)          (((const struct T_UINT16_READ *)(const void *)(add
  93:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  94:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_WRITE
  95:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  96:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
ARM GAS  C:\Users\T470S\AppData\Local\Temp\ccv6w0VI.s 			page 11


  97:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  98:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_WRITE { uint32_t v; };
  99:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 100:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_WRITE(addr, val)    (void)((((struct T_UINT32_WRITE *)(void *)(addr))-
 101:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 102:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_READ
 103:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
 104:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
 105:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
 106:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_READ { uint32_t v; };
 107:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 108:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_READ(addr)          (((const struct T_UINT32_READ *)(const void *)(add
 109:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 110:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ALIGNED
 111:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ALIGNED(x)                           __attribute__((aligned(x)))
 112:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 113:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __RESTRICT
 114:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __RESTRICT                             __restrict
 115:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 116:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 117:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 118:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ###########################  Core Function Access  ########################### */
 119:Drivers/CMSIS/Include/cmsis_gcc.h **** /** \ingroup  CMSIS_Core_FunctionInterface
 120:Drivers/CMSIS/Include/cmsis_gcc.h ****     \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions
 121:Drivers/CMSIS/Include/cmsis_gcc.h ****   @{
 122:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 123:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 124:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 125:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Enable IRQ Interrupts
 126:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Enables IRQ interrupts by clearing the I-bit in the CPSR.
 127:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 128:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 129:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __enable_irq(void)
 130:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 131:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsie i" : : : "memory");
 132:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 133:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 134:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 135:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 136:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Disable IRQ Interrupts
 137:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Disables IRQ interrupts by setting the I-bit in the CPSR.
 138:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 139:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 140:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __disable_irq(void)
 251              		.loc 2 140 27 view .LVU55
 252              	.LBB7:
 141:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 142:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsid i" : : : "memory");
 253              		.loc 2 142 3 view .LVU56
 254              		.syntax unified
 255              	@ 142 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 256 0000 72B6     		cpsid i
 257              	@ 0 "" 2
 258              		.thumb
 259              		.syntax unified
 260              	.L18:
 261              	.LBE7:
ARM GAS  C:\Users\T470S\AppData\Local\Temp\ccv6w0VI.s 			page 12


 262              	.LBE6:
 214:Core/Src/MainApp.c ****   while (1)
 263              		.loc 1 214 3 discriminator 1 view .LVU57
 215:Core/Src/MainApp.c ****   {
 216:Core/Src/MainApp.c ****   }
 264              		.loc 1 216 3 discriminator 1 view .LVU58
 214:Core/Src/MainApp.c ****   while (1)
 265              		.loc 1 214 9 discriminator 1 view .LVU59
 266 0002 FEE7     		b	.L18
 267              		.cfi_endproc
 268              	.LFE70:
 270              		.section	.text.SystemClock_Config,"ax",%progbits
 271              		.align	1
 272              		.global	SystemClock_Config
 273              		.syntax unified
 274              		.thumb
 275              		.thumb_func
 276              		.fpu softvfp
 278              	SystemClock_Config:
 279              	.LFB68:
 136:Core/Src/MainApp.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 280              		.loc 1 136 1 view -0
 281              		.cfi_startproc
 282              		@ args = 0, pretend = 0, frame = 64
 283              		@ frame_needed = 0, uses_anonymous_args = 0
 284 0000 00B5     		push	{lr}
 285              	.LCFI4:
 286              		.cfi_def_cfa_offset 4
 287              		.cfi_offset 14, -4
 288 0002 91B0     		sub	sp, sp, #68
 289              	.LCFI5:
 290              		.cfi_def_cfa_offset 72
 137:Core/Src/MainApp.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 291              		.loc 1 137 3 view .LVU61
 137:Core/Src/MainApp.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 292              		.loc 1 137 22 is_stmt 0 view .LVU62
 293 0004 2822     		movs	r2, #40
 294 0006 0021     		movs	r1, #0
 295 0008 06A8     		add	r0, sp, #24
 296 000a FFF7FEFF 		bl	memset
 297              	.LVL7:
 138:Core/Src/MainApp.c **** 
 298              		.loc 1 138 3 is_stmt 1 view .LVU63
 138:Core/Src/MainApp.c **** 
 299              		.loc 1 138 22 is_stmt 0 view .LVU64
 300 000e 0023     		movs	r3, #0
 301 0010 0193     		str	r3, [sp, #4]
 302 0012 0293     		str	r3, [sp, #8]
 303 0014 0393     		str	r3, [sp, #12]
 304 0016 0493     		str	r3, [sp, #16]
 305 0018 0593     		str	r3, [sp, #20]
 143:Core/Src/MainApp.c ****   RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 306              		.loc 1 143 3 is_stmt 1 view .LVU65
 143:Core/Src/MainApp.c ****   RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 307              		.loc 1 143 36 is_stmt 0 view .LVU66
 308 001a 0223     		movs	r3, #2
 309 001c 0693     		str	r3, [sp, #24]
ARM GAS  C:\Users\T470S\AppData\Local\Temp\ccv6w0VI.s 			page 13


 144:Core/Src/MainApp.c ****   RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 310              		.loc 1 144 3 is_stmt 1 view .LVU67
 144:Core/Src/MainApp.c ****   RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 311              		.loc 1 144 30 is_stmt 0 view .LVU68
 312 001e 0123     		movs	r3, #1
 313 0020 0A93     		str	r3, [sp, #40]
 145:Core/Src/MainApp.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 314              		.loc 1 145 3 is_stmt 1 view .LVU69
 145:Core/Src/MainApp.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 315              		.loc 1 145 41 is_stmt 0 view .LVU70
 316 0022 1023     		movs	r3, #16
 317 0024 0B93     		str	r3, [sp, #44]
 146:Core/Src/MainApp.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 318              		.loc 1 146 3 is_stmt 1 view .LVU71
 147:Core/Src/MainApp.c ****   {
 319              		.loc 1 147 3 view .LVU72
 147:Core/Src/MainApp.c ****   {
 320              		.loc 1 147 7 is_stmt 0 view .LVU73
 321 0026 06A8     		add	r0, sp, #24
 322 0028 FFF7FEFF 		bl	HAL_RCC_OscConfig
 323              	.LVL8:
 147:Core/Src/MainApp.c ****   {
 324              		.loc 1 147 6 view .LVU74
 325 002c 68B9     		cbnz	r0, .L23
 153:Core/Src/MainApp.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 326              		.loc 1 153 3 is_stmt 1 view .LVU75
 153:Core/Src/MainApp.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 327              		.loc 1 153 31 is_stmt 0 view .LVU76
 328 002e 0F23     		movs	r3, #15
 329 0030 0193     		str	r3, [sp, #4]
 155:Core/Src/MainApp.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 330              		.loc 1 155 3 is_stmt 1 view .LVU77
 155:Core/Src/MainApp.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 331              		.loc 1 155 34 is_stmt 0 view .LVU78
 332 0032 0021     		movs	r1, #0
 333 0034 0291     		str	r1, [sp, #8]
 156:Core/Src/MainApp.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 334              		.loc 1 156 3 is_stmt 1 view .LVU79
 156:Core/Src/MainApp.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 335              		.loc 1 156 35 is_stmt 0 view .LVU80
 336 0036 0391     		str	r1, [sp, #12]
 157:Core/Src/MainApp.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 337              		.loc 1 157 3 is_stmt 1 view .LVU81
 157:Core/Src/MainApp.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 338              		.loc 1 157 36 is_stmt 0 view .LVU82
 339 0038 0491     		str	r1, [sp, #16]
 158:Core/Src/MainApp.c **** 
 340              		.loc 1 158 3 is_stmt 1 view .LVU83
 158:Core/Src/MainApp.c **** 
 341              		.loc 1 158 36 is_stmt 0 view .LVU84
 342 003a 0591     		str	r1, [sp, #20]
 160:Core/Src/MainApp.c ****   {
 343              		.loc 1 160 3 is_stmt 1 view .LVU85
 160:Core/Src/MainApp.c ****   {
 344              		.loc 1 160 7 is_stmt 0 view .LVU86
 345 003c 01A8     		add	r0, sp, #4
 346 003e FFF7FEFF 		bl	HAL_RCC_ClockConfig
ARM GAS  C:\Users\T470S\AppData\Local\Temp\ccv6w0VI.s 			page 14


 347              	.LVL9:
 160:Core/Src/MainApp.c ****   {
 348              		.loc 1 160 6 view .LVU87
 349 0042 20B9     		cbnz	r0, .L24
 164:Core/Src/MainApp.c **** 
 350              		.loc 1 164 1 view .LVU88
 351 0044 11B0     		add	sp, sp, #68
 352              	.LCFI6:
 353              		.cfi_remember_state
 354              		.cfi_def_cfa_offset 4
 355              		@ sp needed
 356 0046 5DF804FB 		ldr	pc, [sp], #4
 357              	.L23:
 358              	.LCFI7:
 359              		.cfi_restore_state
 149:Core/Src/MainApp.c ****   }
 360              		.loc 1 149 5 is_stmt 1 view .LVU89
 361 004a FFF7FEFF 		bl	Error_Handler
 362              	.LVL10:
 363              	.L24:
 162:Core/Src/MainApp.c ****   }
 364              		.loc 1 162 5 view .LVU90
 365 004e FFF7FEFF 		bl	Error_Handler
 366              	.LVL11:
 367              		.cfi_endproc
 368              	.LFE68:
 370              		.section	.text.main,"ax",%progbits
 371              		.align	1
 372              		.global	main
 373              		.syntax unified
 374              		.thumb
 375              		.thumb_func
 376              		.fpu softvfp
 378              	main:
 379              	.LFB67:
  81:Core/Src/MainApp.c ****   /* USER CODE BEGIN 1 */
 380              		.loc 1 81 1 view -0
 381              		.cfi_startproc
 382              		@ Volatile: function does not return.
 383              		@ args = 0, pretend = 0, frame = 0
 384              		@ frame_needed = 0, uses_anonymous_args = 0
 385 0000 08B5     		push	{r3, lr}
 386              	.LCFI8:
 387              		.cfi_def_cfa_offset 8
 388              		.cfi_offset 3, -8
 389              		.cfi_offset 14, -4
  89:Core/Src/MainApp.c **** 
 390              		.loc 1 89 3 view .LVU92
 391 0002 FFF7FEFF 		bl	HAL_Init
 392              	.LVL12:
  97:Core/Src/MainApp.c **** 
 393              		.loc 1 97 3 view .LVU93
 394 0006 FFF7FEFF 		bl	SystemClock_Config
 395              	.LVL13:
 104:Core/Src/MainApp.c ****   /* USER CODE BEGIN 2 */
 396              		.loc 1 104 3 view .LVU94
 397 000a FFF7FEFF 		bl	MX_GPIO_Init
ARM GAS  C:\Users\T470S\AppData\Local\Temp\ccv6w0VI.s 			page 15


 398              	.LVL14:
 399              	.L26:
 121:Core/Src/MainApp.c ****   {
 400              		.loc 1 121 3 discriminator 1 view .LVU95
 123:Core/Src/MainApp.c ****     HAL_Delay(500);
 401              		.loc 1 123 5 discriminator 1 view .LVU96
 402 000e 1021     		movs	r1, #16
 403 0010 0348     		ldr	r0, .L28
 404 0012 FFF7FEFF 		bl	HAL_GPIO_TogglePin
 405              	.LVL15:
 124:Core/Src/MainApp.c ****     
 406              		.loc 1 124 5 discriminator 1 view .LVU97
 407 0016 4FF4FA70 		mov	r0, #500
 408 001a FFF7FEFF 		bl	HAL_Delay
 409              	.LVL16:
 121:Core/Src/MainApp.c ****   {
 410              		.loc 1 121 9 discriminator 1 view .LVU98
 411 001e F6E7     		b	.L26
 412              	.L29:
 413              		.align	2
 414              	.L28:
 415 0020 00080140 		.word	1073809408
 416              		.cfi_endproc
 417              	.LFE67:
 419              		.global	test
 420              		.section	.noinit,"aw"
 421              		.align	2
 422              		.set	.LANCHOR0,. + 0
 425              	test:
 426 0000 00000000 		.space	4
 427              		.text
 428              	.Letext0:
 429              		.file 3 "c:\\program files (x86)\\gnu arm embedded toolchain\\10 2020-q4-major\\arm-none-eabi\\inc
 430              		.file 4 "c:\\program files (x86)\\gnu arm embedded toolchain\\10 2020-q4-major\\arm-none-eabi\\inc
 431              		.file 5 "Drivers/CMSIS/Device/ST/STM32F1xx/Include/stm32f103xb.h"
 432              		.file 6 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_def.h"
 433              		.file 7 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h"
 434              		.file 8 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc_ex.h"
 435              		.file 9 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_gpio.h"
 436              		.file 10 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_cortex.h"
 437              		.file 11 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal.h"
 438              		.file 12 "<built-in>"
ARM GAS  C:\Users\T470S\AppData\Local\Temp\ccv6w0VI.s 			page 16


DEFINED SYMBOLS
                            *ABS*:00000000 MainApp.c
C:\Users\T470S\AppData\Local\Temp\ccv6w0VI.s:16     .text.MX_GPIO_Init:00000000 $t
C:\Users\T470S\AppData\Local\Temp\ccv6w0VI.s:23     .text.MX_GPIO_Init:00000000 MX_GPIO_Init
C:\Users\T470S\AppData\Local\Temp\ccv6w0VI.s:139    .text.MX_GPIO_Init:00000080 $d
C:\Users\T470S\AppData\Local\Temp\ccv6w0VI.s:147    .text.system_reset:00000000 $t
C:\Users\T470S\AppData\Local\Temp\ccv6w0VI.s:154    .text.system_reset:00000000 system_reset
C:\Users\T470S\AppData\Local\Temp\ccv6w0VI.s:183    .text.system_reset:0000001c $d
C:\Users\T470S\AppData\Local\Temp\ccv6w0VI.s:188    .text.HAL_GPIO_EXTI_Callback:00000000 $t
C:\Users\T470S\AppData\Local\Temp\ccv6w0VI.s:195    .text.HAL_GPIO_EXTI_Callback:00000000 HAL_GPIO_EXTI_Callback
C:\Users\T470S\AppData\Local\Temp\ccv6w0VI.s:227    .text.HAL_GPIO_EXTI_Callback:00000018 $d
C:\Users\T470S\AppData\Local\Temp\ccv6w0VI.s:232    .text.Error_Handler:00000000 $t
C:\Users\T470S\AppData\Local\Temp\ccv6w0VI.s:239    .text.Error_Handler:00000000 Error_Handler
C:\Users\T470S\AppData\Local\Temp\ccv6w0VI.s:271    .text.SystemClock_Config:00000000 $t
C:\Users\T470S\AppData\Local\Temp\ccv6w0VI.s:278    .text.SystemClock_Config:00000000 SystemClock_Config
C:\Users\T470S\AppData\Local\Temp\ccv6w0VI.s:371    .text.main:00000000 $t
C:\Users\T470S\AppData\Local\Temp\ccv6w0VI.s:378    .text.main:00000000 main
C:\Users\T470S\AppData\Local\Temp\ccv6w0VI.s:415    .text.main:00000020 $d
C:\Users\T470S\AppData\Local\Temp\ccv6w0VI.s:425    .noinit:00000000 test
C:\Users\T470S\AppData\Local\Temp\ccv6w0VI.s:421    .noinit:00000000 $d

UNDEFINED SYMBOLS
HAL_GPIO_WritePin
HAL_GPIO_Init
HAL_NVIC_SetPriority
HAL_NVIC_EnableIRQ
memset
HAL_RCC_OscConfig
HAL_RCC_ClockConfig
HAL_Init
HAL_GPIO_TogglePin
HAL_Delay
