Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (lin64) Build 1756540 Mon Jan 23 19:11:19 MST 2017
| Date         : Wed Dec  6 21:06:58 2017
| Host         : ispc2016 running 64-bit Ubuntu 14.04.5 LTS
| Command      : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
| Design       : design_1_wrapper
| Device       : xcku040
---------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |   162 |
| Unused register locations in slices containing registers |   187 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             260 |           73 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |            1739 |          447 |
| Yes          | No                    | No                     |            3839 |          439 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |            1659 |          266 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+-------------------------------------+------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|             Clock Signal            |                                                         Enable Signal                                                        |                                                                           Set/Reset Signal                                                                          | Slice Load Count | Bel Load Count |
+-------------------------------------+------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/core_top_0/inst/AWVALID_i_1_n_0                                                                                   | design_1_i/clk_wiz_0/inst/locked                                                                                                                                    |                1 |              2 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/floating_point_1/U0/i_synth/need_combiner.use_3to1.skid_buffer_combiner/c_tx                                      |                                                                                                                                                                     |                0 |              2 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/floating_point_1/U0/i_synth/need_combiner.use_3to1.skid_buffer_combiner/p_26_in                                   |                                                                                                                                                                     |                0 |              2 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/floating_point_1/U0/i_synth/i_nd_to_rdy/CE                                                                        | design_1_i/floating_point_1/U0/i_synth/sclr_i                                                                                                                       |                1 |              2 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2_i_1_n_0                                               | design_1_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                 |                0 |              2 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/clk_wiz_0/inst/locked                                                                                             |                                                                                                                                                                     |                0 |              3 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/mux_sel                                                           | design_1_i/rst_clk_wiz_0_100M/U0/peripheral_aresetn[0]                                                                                                              |                1 |              3 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                       | design_1_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                 |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                              | design_1_i/rst_clk_wiz_0_100M/U0/EXT_LPF/lpf_int                                                                                                                    |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/en_16x_Baud                                                         |                                                                                                                                                                     |                2 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/floating_point_3/U0/i_synth/i_nd_to_rdy/ce_internal_core                                                          | design_1_i/floating_point_3/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/NORM_SHIFT/MUX_LOOP[0].DEL_SHIFT/i_pipe/opt_has_pipe.first_q[23]_i_1__0_n_0                             |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                              | design_1_i/core_top_0/inst/u_core_reg/FRS1[0]                                                                                                                       |                5 |              5 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                              | design_1_i/core_top_0/inst/u_core_reg/FRS1[8]                                                                                                                       |                3 |              5 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                              | design_1_i/core_top_0/inst/u_core_reg/FRS1[26]                                                                                                                      |                4 |              5 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                              | design_1_i/core_top_0/inst/u_core_reg/FRS1[7]                                                                                                                       |                1 |              5 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                              | design_1_i/core_top_0/inst/u_core_reg/FRS1[9]                                                                                                                       |                0 |              5 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                              | design_1_i/core_top_0/inst/u_core_reg/FRS1[5]                                                                                                                       |                1 |              5 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                              | design_1_i/core_top_0/inst/u_core_reg/FRS1[4]                                                                                                                       |                4 |              5 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                              | design_1_i/core_top_0/inst/u_core_reg/FRS1[6]                                                                                                                       |                3 |              5 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                              | design_1_i/core_top_0/inst/u_core_reg/FRS1[2]                                                                                                                       |                2 |              5 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                              | design_1_i/core_top_0/inst/u_core_reg/FRS1[3]                                                                                                                       |                3 |              5 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                              | design_1_i/core_top_0/inst/u_core_reg/FRS1[11]                                                                                                                      |                3 |              5 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                              | design_1_i/core_top_0/inst/u_core_reg/FRS1[1]                                                                                                                       |                4 |              5 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                              | design_1_i/core_top_0/inst/u_core_reg/FRS1[10]                                                                                                                      |                5 |              5 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                              | design_1_i/core_fpu_0/inst/fpu_stole                                                                                                                                |                4 |              5 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                              | design_1_i/core_top_0/inst/u_core_reg/FRS1[20]                                                                                                                      |                1 |              5 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                              | design_1_i/core_top_0/inst/u_core_reg/FRS1[31]                                                                                                                      |                3 |              5 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                              | design_1_i/core_top_0/inst/u_core_reg/FRS1[30]                                                                                                                      |                2 |              5 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                              | design_1_i/core_top_0/inst/u_core_reg/FRS1[29]                                                                                                                      |                0 |              5 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                              | design_1_i/core_top_0/inst/u_core_reg/FRS1[28]                                                                                                                      |                3 |              5 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                              | design_1_i/core_top_0/inst/u_core_reg/FRS1[27]                                                                                                                      |                1 |              5 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                              | design_1_i/core_top_0/inst/u_core_reg/FRS1[25]                                                                                                                      |                5 |              5 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                              | design_1_i/core_top_0/inst/u_core_reg/FRS1[24]                                                                                                                      |                2 |              5 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                              | design_1_i/core_top_0/inst/u_core_reg/FRS1[23]                                                                                                                      |                2 |              5 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                              | design_1_i/core_top_0/inst/u_core_reg/FRS1[22]                                                                                                                      |                3 |              5 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                              | design_1_i/core_top_0/inst/u_core_reg/FRS1[19]                                                                                                                      |                2 |              5 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                              | design_1_i/core_top_0/inst/u_core_reg/FRS1[21]                                                                                                                      |                1 |              5 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                              | design_1_i/core_top_0/inst/u_core_reg/FRS1[18]                                                                                                                      |                4 |              5 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                              | design_1_i/core_top_0/inst/u_core_reg/FRS1[16]                                                                                                                      |                3 |              5 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                              | design_1_i/core_top_0/inst/u_core_reg/FRS1[15]                                                                                                                      |                4 |              5 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                              | design_1_i/core_top_0/inst/u_core_reg/FRS1[14]                                                                                                                      |                4 |              5 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                              | design_1_i/core_top_0/inst/u_core_reg/FRS1[13]                                                                                                                      |                4 |              5 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                              | design_1_i/core_top_0/inst/u_core_reg/FRS1[17]                                                                                                                      |                4 |              5 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                              | design_1_i/core_top_0/inst/u_core_reg/FRS1[12]                                                                                                                      |                2 |              5 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/floating_point_3/U0/i_synth/i_nd_to_rdy/ce_internal_core                                                          | design_1_i/floating_point_3/U0/i_synth/sclr_i                                                                                                                       |                1 |              6 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/floating_point_4/U0/i_synth/i_nd_to_rdy/ce_internal_core                                                          | design_1_i/floating_point_4/U0/i_synth/sclr_i                                                                                                                       |                1 |              6 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                              | design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                                                |                2 |              6 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                              | design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                                                |                2 |              6 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                              | design_1_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                 |                2 |              6 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                              | design_1_i/core_top_0/inst/u_core_decode/IMM[10]_i_1_n_0                                                                                                            |                1 |              6 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/rst_clk_wiz_0_100M/U0/SEQ/seq_cnt_en                                                                              | design_1_i/rst_clk_wiz_0_100M/U0/SEQ/seq_clr                                                                                                                        |                1 |              6 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                              | design_1_i/floating_point_2/U0/i_synth/DIV_OP.SPD.OP/EXP/STATE_DEC_DELAY/i_pipe/p_26_out__0                                                                         |                1 |              7 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                              | design_1_i/floating_point_4/U0/i_synth/sclr_i                                                                                                                       |                0 |              7 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                              | design_1_i/floating_point_3/U0/i_synth/sclr_i                                                                                                                       |                0 |              7 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                              | design_1_i/floating_point_2/U0/i_synth/sclr_i                                                                                                                       |                0 |              7 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                              | design_1_i/floating_point_6/U0/i_synth/MULT.OP/EXP/STATE_DEC_DELAY/i_pipe/p_26_out__0                                                                               |                1 |              7 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                              | design_1_i/floating_point_5/U0/i_synth/sclr_i                                                                                                                       |                0 |              7 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                              | design_1_i/floating_point_6/U0/i_synth/sclr_i                                                                                                                       |                0 |              7 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/floating_point_0/U0/i_synth/i_nd_to_rdy/opt_has_pipe.first_q_reg[0]_0                                             | design_1_i/floating_point_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/DEC_STATE_PRE_OP_DELAY/i_pipe/RESULT_REG.NORMAL.exp_op_reg[7][0]           |                1 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/floating_point_4/U0/i_synth/i_nd_to_rdy/ce_internal_core                                                          | design_1_i/floating_point_4/U0/i_synth/i_nd_to_rdy/opt_has_pipe.first_q_reg[7]                                                                                      |                1 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/floating_point_4/U0/i_synth/i_nd_to_rdy/ce_internal_core                                                          | design_1_i/floating_point_4/U0/i_synth/FLT_TO_FIX_OP.SPD.OP/ALIGN_SHIFT/MUX_LOOP[1].DEL_SHIFT/i_pipe/opt_has_pipe.first_q[31]_i_1_n_0                               |                1 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/floating_point_5/U0/i_synth/i_nd_to_rdy/ce_internal_core                                                          | design_1_i/floating_point_5/U0/i_synth/SQRT_OP.SPD.OP/i_mant_calc.EXP/STATE_DEC_DELAY/i_pipe/RESULT_REG.NORMAL.exp_op_reg[7][0]                                     |                1 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/floating_point_3/U0/i_synth/i_nd_to_rdy/ce_internal_core                                                          | design_1_i/floating_point_3/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/NORM_SHIFT/MUX_LOOP[0].DEL_SHIFT/i_pipe/opt_has_pipe.first_q[31]_i_1_n_0                                |                0 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/fifo_wr                                            |                                                                                                                                                                     |                1 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i                                                | design_1_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                 |                1 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/fifo_wr                  |                                                                                                                                                                     |                1 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/floating_point_6/U0/i_synth/i_nd_to_rdy/opt_has_pipe.i_pipe[8].pipe_reg[8][0]_0                                   | design_1_i/floating_point_6/U0/i_synth/sclr_i                                                                                                                       |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/floating_point_1/U0/i_synth/i_nd_to_rdy/CE                                                                        |                                                                                                                                                                     |                4 |              9 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/core_top_0/inst/AWADDR[2]_i_1_n_0                                                                                 | design_1_i/clk_wiz_0/inst/locked                                                                                                                                    |                1 |              9 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                              | design_1_i/floating_point_0/U0/i_synth/sclr_i                                                                                                                       |                0 |             10 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                              | design_1_i/floating_point_1/U0/i_synth/sclr_i                                                                                                                       |                1 |             10 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/en_16x_Baud                                                         | design_1_i/rst_clk_wiz_0_100M/U0/peripheral_aresetn[0]                                                                                                              |                0 |             10 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/floating_point_0/U0/i_synth/i_nd_to_rdy/opt_has_pipe.first_q_reg[0]_0                                             | design_1_i/floating_point_0/U0/i_synth/sclr_i                                                                                                                       |                2 |             11 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/floating_point_0/U0/i_synth/i_nd_to_rdy/opt_has_pipe.first_q_reg[0]_0                                             | design_1_i/floating_point_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/NORM_DELAY/i_pipe/opt_has_pipe.first_q[15]_i_1_n_0 |                0 |             15 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/floating_point_4/U0/i_synth/i_nd_to_rdy/ce_internal_core                                                          | design_1_i/floating_point_4/U0/i_synth/FLT_TO_FIX_OP.SPD.OP/ALIGN_SHIFT/MUX_LOOP[0].DEL_SHIFT/i_pipe/opt_has_pipe.first_q[30]_i_1_n_0                               |                3 |             15 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/core_top_0/inst/read_status_reg0                                                                                  | design_1_i/clk_wiz_0/inst/locked                                                                                                                                    |                2 |             15 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/floating_point_2/U0/i_synth/i_nd_to_rdy/E[0]                                                                      | design_1_i/floating_point_2/U0/i_synth/DIV_OP.SPD.OP/EXP/STATE_DEC_DELAY/i_pipe/SR[0]                                                                               |                2 |             22 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/floating_point_5/U0/i_synth/i_nd_to_rdy/ce_internal_core                                                          | design_1_i/floating_point_5/U0/i_synth/SQRT_OP.SPD.OP/i_mant_calc.EXP/STATE_DEC_DELAY/i_pipe/SR[0]                                                                  |                2 |             22 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/floating_point_3/U0/i_synth/i_nd_to_rdy/ce_internal_core                                                          | design_1_i/floating_point_3/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/ZERO_DELAY/i_pipe/SR[0]                                                                             |                1 |             22 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/floating_point_6/U0/i_synth/i_nd_to_rdy/opt_has_pipe.i_pipe[8].pipe_reg[8][0]_0                                   | design_1_i/floating_point_6/U0/i_synth/MULT.OP/EXP/STATE_DEC_DELAY/i_pipe/SR[0]                                                                                     |                0 |             22 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/floating_point_0/U0/i_synth/i_nd_to_rdy/opt_has_pipe.first_q_reg[0]_0                                             | design_1_i/floating_point_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/DEC_STATE_PRE_OP_DELAY/i_pipe/SR[0]                                        |                3 |             22 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/floating_point_6/U0/i_synth/i_nd_to_rdy/opt_has_pipe.i_pipe[8].pipe_reg[8][0]_0                                   | design_1_i/floating_point_6/U0/i_synth/MULT.OP/MULT/QQ_VARIANT.MULT/MANT_MULT/logic_multiplier.m1/ctl[7].nt.ct/m3/f/R                                               |                3 |             26 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/floating_point_6/U0/i_synth/i_nd_to_rdy/opt_has_pipe.i_pipe[8].pipe_reg[8][0]_0                                   | design_1_i/floating_point_6/U0/i_synth/MULT.OP/MULT/QQ_VARIANT.MULT/MANT_MULT/logic_multiplier.m1/ctl[3].nt.ct/m3/f/R                                               |                4 |             26 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                              | design_1_i/rst_clk_wiz_0_100M/U0/peripheral_aresetn[0]                                                                                                              |                6 |             26 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/floating_point_6/U0/i_synth/i_nd_to_rdy/opt_has_pipe.i_pipe[8].pipe_reg[8][0]_0                                   | design_1_i/floating_point_6/U0/i_synth/MULT.OP/MULT/QQ_VARIANT.MULT/MANT_MULT/logic_multiplier.m1/ctl[0].nt.ct/m3/f/R                                               |                5 |             26 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/floating_point_6/U0/i_synth/i_nd_to_rdy/opt_has_pipe.i_pipe[8].pipe_reg[8][0]_0                                   | design_1_i/floating_point_6/U0/i_synth/MULT.OP/MULT/QQ_VARIANT.MULT/MANT_MULT/logic_multiplier.m1/ctl[6].nt.ct/m3/f/R                                               |                3 |             26 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/floating_point_6/U0/i_synth/i_nd_to_rdy/opt_has_pipe.i_pipe[8].pipe_reg[8][0]_0                                   | design_1_i/floating_point_6/U0/i_synth/MULT.OP/MULT/QQ_VARIANT.MULT/MANT_MULT/logic_multiplier.m1/ctl[4].nt.ct/m3/f/R                                               |                4 |             26 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/floating_point_6/U0/i_synth/i_nd_to_rdy/opt_has_pipe.i_pipe[8].pipe_reg[8][0]_0                                   | design_1_i/floating_point_6/U0/i_synth/MULT.OP/MULT/QQ_VARIANT.MULT/MANT_MULT/logic_multiplier.m1/ctl[5].nt.ct/m3/f/R                                               |                5 |             26 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/floating_point_6/U0/i_synth/i_nd_to_rdy/opt_has_pipe.i_pipe[8].pipe_reg[8][0]_0                                   | design_1_i/floating_point_6/U0/i_synth/MULT.OP/MULT/QQ_VARIANT.MULT/MANT_MULT/logic_multiplier.m1/ctl[2].nt.ct/m3/f/R                                               |                5 |             26 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/floating_point_6/U0/i_synth/i_nd_to_rdy/opt_has_pipe.i_pipe[8].pipe_reg[8][0]_0                                   | design_1_i/floating_point_6/U0/i_synth/MULT.OP/MULT/QQ_VARIANT.MULT/MANT_MULT/logic_multiplier.m1/ctl[1].nt.ct/m3/f/R                                               |                4 |             26 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/floating_point_5/U0/i_synth/i_nd_to_rdy/ce_internal_core                                                          | design_1_i/floating_point_5/U0/i_synth/sclr_i                                                                                                                       |                3 |             28 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/floating_point_2/U0/i_synth/i_nd_to_rdy/E[0]                                                                      | design_1_i/floating_point_2/U0/i_synth/sclr_i                                                                                                                       |                2 |             28 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/floating_point_4/U0/i_synth/i_nd_to_rdy/ce_internal_core                                                          | design_1_i/floating_point_4/U0/i_synth/i_nd_to_rdy/SR[0]                                                                                                            |                7 |             31 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                              | design_1_i/core_top_0/inst/u_core_alu/RESULT[31]_i_1_n_0                                                                                                            |                6 |             31 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/floating_point_6/U0/i_synth/need_combiner.use_2to1.skid_buffer_combiner/gen_has_z_tready.reg1_b_tdata[31]_i_1_n_0 |                                                                                                                                                                     |                1 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/floating_point_0/U0/i_synth/need_combiner.use_3to1.skid_buffer_combiner/a_tx                                      |                                                                                                                                                                     |                5 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/floating_point_0/U0/i_synth/need_combiner.use_3to1.skid_buffer_combiner/p_35_in                                   |                                                                                                                                                                     |                0 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/floating_point_0/U0/i_synth/need_combiner.use_3to1.skid_buffer_combiner/p_48_in                                   |                                                                                                                                                                     |                0 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/floating_point_6/U0/i_synth/need_combiner.use_2to1.skid_buffer_combiner/gen_has_z_tready.reg1_a_tdata[31]_i_1_n_0 |                                                                                                                                                                     |                4 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/floating_point_6/U0/i_synth/need_combiner.use_2to1.skid_buffer_combiner/p_30_in                                   |                                                                                                                                                                     |                0 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/floating_point_6/U0/i_synth/need_combiner.use_2to1.skid_buffer_combiner/p_16_in                                   |                                                                                                                                                                     |                0 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/floating_point_0/U0/i_synth/need_combiner.use_3to1.skid_buffer_combiner/b_tx                                      |                                                                                                                                                                     |                4 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/floating_point_3/U0/i_synth/need_combiner.use_2to1.skid_buffer_combiner/reg1_a_wr                                 |                                                                                                                                                                     |                6 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/floating_point_3/U0/i_synth/need_combiner.use_2to1.skid_buffer_combiner/p_30_in                                   |                                                                                                                                                                     |                0 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/floating_point_4/U0/i_synth/need_combiner.use_2to1.skid_buffer_combiner/reg1_a_wr                                 |                                                                                                                                                                     |                2 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/floating_point_4/U0/i_synth/need_combiner.use_2to1.skid_buffer_combiner/p_30_in                                   |                                                                                                                                                                     |                0 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/floating_point_2/U0/i_synth/need_combiner.use_2to1.skid_buffer_combiner/gen_has_z_tready.reg1_b_tdata[31]_i_1_n_0 |                                                                                                                                                                     |                4 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/floating_point_2/U0/i_synth/need_combiner.use_2to1.skid_buffer_combiner/gen_has_z_tready.reg1_a_tdata[31]_i_1_n_0 |                                                                                                                                                                     |                4 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/floating_point_2/U0/i_synth/need_combiner.use_2to1.skid_buffer_combiner/p_30_in                                   |                                                                                                                                                                     |                0 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/floating_point_2/U0/i_synth/need_combiner.use_2to1.skid_buffer_combiner/p_16_in                                   |                                                                                                                                                                     |                0 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/floating_point_5/U0/i_synth/need_combiner.use_2to1.skid_buffer_combiner/p_30_in                                   |                                                                                                                                                                     |                0 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/floating_point_5/U0/i_synth/need_combiner.use_2to1.skid_buffer_combiner/reg1_a_wr                                 |                                                                                                                                                                     |                4 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/core_top_0/inst/u_core_reg/freg20[31]_i_1_n_0                                                                     | design_1_i/clk_wiz_0/inst/locked                                                                                                                                    |                1 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/core_top_0/inst/u_core_reg/freg26[31]_i_1_n_0                                                                     | design_1_i/clk_wiz_0/inst/locked                                                                                                                                    |                5 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/core_top_0/inst/u_core_reg/freg16[31]_i_1_n_0                                                                     | design_1_i/clk_wiz_0/inst/locked                                                                                                                                    |               21 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/floating_point_1/U0/i_synth/need_combiner.use_3to1.skid_buffer_combiner/b_tx                                      |                                                                                                                                                                     |                4 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/core_top_0/inst/u_core_reg/freg17[31]_i_1_n_0                                                                     | design_1_i/clk_wiz_0/inst/locked                                                                                                                                    |               12 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/core_top_0/inst/u_core_reg/freg19[31]_i_1_n_0                                                                     | design_1_i/clk_wiz_0/inst/locked                                                                                                                                    |                8 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/core_top_0/inst/u_core_reg/freg1[31]_i_1_n_0                                                                      | design_1_i/clk_wiz_0/inst/locked                                                                                                                                    |               21 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/core_top_0/inst/u_core_reg/freg24[31]_i_1_n_0                                                                     | design_1_i/clk_wiz_0/inst/locked                                                                                                                                    |               17 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/core_top_0/inst/u_core_reg/freg18[31]_i_1_n_0                                                                     | design_1_i/clk_wiz_0/inst/locked                                                                                                                                    |                2 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/core_top_0/inst/u_core_reg/freg21[31]_i_1_n_0                                                                     | design_1_i/clk_wiz_0/inst/locked                                                                                                                                    |                2 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/core_top_0/inst/u_core_reg/freg23[31]_i_1_n_0                                                                     | design_1_i/clk_wiz_0/inst/locked                                                                                                                                    |                1 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/core_top_0/inst/u_core_reg/freg25[31]_i_1_n_0                                                                     | design_1_i/clk_wiz_0/inst/locked                                                                                                                                    |                8 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/core_top_0/inst/u_core_reg/freg22[31]_i_1_n_0                                                                     | design_1_i/clk_wiz_0/inst/locked                                                                                                                                    |                1 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/core_top_0/inst/u_core_reg/freg14[31]_i_1_n_0                                                                     | design_1_i/clk_wiz_0/inst/locked                                                                                                                                    |                5 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/core_top_0/inst/u_core_reg/freg28[31]_i_1_n_0                                                                     | design_1_i/clk_wiz_0/inst/locked                                                                                                                                    |                0 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/core_top_0/inst/u_core_reg/freg27[31]_i_1_n_0                                                                     | design_1_i/clk_wiz_0/inst/locked                                                                                                                                    |                3 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/core_top_0/inst/u_core_reg/freg29[31]_i_1_n_0                                                                     | design_1_i/clk_wiz_0/inst/locked                                                                                                                                    |                1 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/core_top_0/inst/u_core_reg/freg30[31]_i_1_n_0                                                                     | design_1_i/clk_wiz_0/inst/locked                                                                                                                                    |                0 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/core_top_0/inst/u_core_reg/freg31[31]_i_1_n_0                                                                     | design_1_i/clk_wiz_0/inst/locked                                                                                                                                    |                1 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/core_top_0/inst/u_core_reg/freg3[31]_i_1_n_0                                                                      | design_1_i/clk_wiz_0/inst/locked                                                                                                                                    |                2 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                              | design_1_i/core_fpu_0/inst/comp_b_tdata[31]_i_1_n_0                                                                                                                 |                6 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                              | design_1_i/core_fpu_0/inst/fcvtsw_a_tdata[31]_i_1_n_0                                                                                                               |                7 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                              | design_1_i/core_fpu_0/inst/div_b_tdata[31]_i_1_n_0                                                                                                                  |                4 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                              | design_1_i/core_fpu_0/inst/mul_b_tdata[31]_i_1_n_0                                                                                                                  |                5 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/core_top_0/inst/u_core_reg/freg15[31]_i_1_n_0                                                                     | design_1_i/clk_wiz_0/inst/locked                                                                                                                                    |                4 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/floating_point_1/U0/i_synth/need_combiner.use_3to1.skid_buffer_combiner/p_48_in                                   |                                                                                                                                                                     |                0 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/floating_point_1/U0/i_synth/need_combiner.use_3to1.skid_buffer_combiner/p_35_in                                   |                                                                                                                                                                     |                0 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/floating_point_1/U0/i_synth/need_combiner.use_3to1.skid_buffer_combiner/a_tx                                      |                                                                                                                                                                     |                4 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/core_top_0/inst/wr_pc_we                                                                                          | design_1_i/clk_wiz_0/inst/locked                                                                                                                                    |               11 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/core_top_0/inst/u_core_reg/freg6[31]_i_1_n_0                                                                      | design_1_i/clk_wiz_0/inst/locked                                                                                                                                    |                0 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/core_top_0/inst/u_core_reg/freg4[31]_i_1_n_0                                                                      | design_1_i/clk_wiz_0/inst/locked                                                                                                                                    |                1 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/core_top_0/inst/u_core_reg/freg5[31]_i_1_n_0                                                                      | design_1_i/clk_wiz_0/inst/locked                                                                                                                                    |                0 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/core_top_0/inst/u_core_reg/freg7[31]_i_1_n_0                                                                      | design_1_i/clk_wiz_0/inst/locked                                                                                                                                    |                1 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/core_top_0/inst/u_core_reg/freg8[31]_i_1_n_0                                                                      | design_1_i/clk_wiz_0/inst/locked                                                                                                                                    |                2 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/core_top_0/inst/u_core_reg/freg9[31]_i_1_n_0                                                                      | design_1_i/clk_wiz_0/inst/locked                                                                                                                                    |                0 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/core_top_0/inst/u_core_reg/p_1_in__0                                                                              | design_1_i/clk_wiz_0/inst/locked                                                                                                                                    |                9 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/core_top_0/inst/u_core_reg/freg10[31]_i_1_n_0                                                                     | design_1_i/clk_wiz_0/inst/locked                                                                                                                                    |               22 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/core_top_0/inst/u_core_reg/freg13[31]_i_1_n_0                                                                     | design_1_i/clk_wiz_0/inst/locked                                                                                                                                    |                5 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/core_top_0/inst/u_core_reg/freg12[31]_i_1_n_0                                                                     | design_1_i/clk_wiz_0/inst/locked                                                                                                                                    |                8 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/core_top_0/inst/u_core_reg/freg11[31]_i_1_n_0                                                                     | design_1_i/clk_wiz_0/inst/locked                                                                                                                                    |                8 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/core_top_0/inst/total_cnt[63]_i_1_n_0                                                                             | design_1_i/clk_wiz_0/inst/locked                                                                                                                                    |                8 |             64 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                              | design_1_i/core_fpu_0/inst/addsub_a_tdata[31]_i_1_n_0                                                                                                               |               17 |             64 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/floating_point_4/U0/i_synth/i_nd_to_rdy/ce_internal_core                                                          |                                                                                                                                                                     |               26 |            168 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/floating_point_3/U0/i_synth/i_nd_to_rdy/ce_internal_core                                                          |                                                                                                                                                                     |               23 |            191 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                              |                                                                                                                                                                     |               74 |            261 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/floating_point_0/U0/i_synth/i_nd_to_rdy/opt_has_pipe.first_q_reg[0]_0                                             |                                                                                                                                                                     |               38 |            273 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/floating_point_6/U0/i_synth/i_nd_to_rdy/opt_has_pipe.i_pipe[8].pipe_reg[8][0]_0                                   |                                                                                                                                                                     |               69 |            474 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/floating_point_5/U0/i_synth/i_nd_to_rdy/ce_internal_core                                                          |                                                                                                                                                                     |               89 |            784 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                              | design_1_i/clk_wiz_0/inst/locked                                                                                                                                    |              293 |           1228 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/floating_point_2/U0/i_synth/i_nd_to_rdy/E[0]                                                                      |                                                                                                                                                                     |              174 |           1356 |
+-------------------------------------+------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 2      |                     5 |
| 3      |                     2 |
| 4      |                     4 |
| 5      |                    33 |
| 6      |                     7 |
| 7      |                     7 |
| 8      |                     9 |
| 9      |                     2 |
| 10     |                     3 |
| 11     |                     1 |
| 15     |                     3 |
| 16+    |                    86 |
+--------+-----------------------+


