#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Mon Aug  2 18:40:02 2021
# Process ID: 6872
# Current directory: C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent29440 C:\Users\Alessio\Desktop\localGits\sei-project-temperature\proyectoVHDL\proyectoVHDL.xpr
# Log file: C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/vivado.log
# Journal file: C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:20 ; elapsed = 00:00:09 . Memory (MB): peak = 747.395 ; gain = 137.367
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Tb_nonsynth' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Tb_nonsynth_vlog.prj"
"xvhdl --incr --relax -prj Tb_nonsynth_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.sim/sim_1/behav/xsim'
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto ea04d5cf4d994dd59aae2589337b9c46 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Tb_nonsynth_behav xil_defaultlib.Tb_nonsynth xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [Common 17-344] 'run_program' was cancelled
INFO: [Vivado 12-5357] 'elaborate' step aborted
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 800.902 ; gain = 0.000
INFO: [Common 17-344] 'launch_simulation' was cancelled
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Tb_nonsynth' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Tb_nonsynth_vlog.prj"
"xvhdl --incr --relax -prj Tb_nonsynth_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto ea04d5cf4d994dd59aae2589337b9c46 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Tb_nonsynth_behav xil_defaultlib.Tb_nonsynth xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Tb_nonsynth_behav -key {Behavioral:sim_1:Functional:Tb_nonsynth} -tclbatch {Tb_nonsynth.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source Tb_nonsynth.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Note: %% TESTING I2C MASTER %%
Time: 0 ps  Iteration: 0  Process: /Tb_nonsynth/test_vectors  File: C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sim_1/new/Tb_nonsynth.vhd
Stopped at time : 0 fs : File "C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sim_1/new/Tb_nonsynth.vhd" Line 303
xsim: Time (s): cpu = 00:00:12 ; elapsed = 00:00:05 . Memory (MB): peak = 924.863 ; gain = 37.758
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Tb_nonsynth_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 924.863 ; gain = 43.754
run all
Stopped at time : 112775 ns : File "C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sim_1/new/Tb_nonsynth.vhd" Line 315
add_bp {C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sim_1/new/Tb_nonsynth.vhd} 320
remove_bps -file {C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sim_1/new/Tb_nonsynth.vhd} -line 320
add_bp {C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sim_1/new/Tb_nonsynth.vhd} 328
add_bp {C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sim_1/new/Tb_nonsynth.vhd} 320
remove_bps -file {C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sim_1/new/Tb_nonsynth.vhd} -line 328
run all
Failure: \nTest Failed @112775000 ps - No Acknowledgement Received
Time: 112775 ns  Iteration: 2  Process: /Tb_nonsynth/line__397  File: C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sim_1/new/Tb_nonsynth.vhd
$finish called at time : 112775 ns : File "C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sim_1/new/Tb_nonsynth.vhd" Line 397
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Tb_nonsynth' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Tb_nonsynth_vlog.prj"
"xvhdl --incr --relax -prj Tb_nonsynth_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto ea04d5cf4d994dd59aae2589337b9c46 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Tb_nonsynth_behav xil_defaultlib.Tb_nonsynth xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Tb_nonsynth_behav -key {Behavioral:sim_1:Functional:Tb_nonsynth} -tclbatch {Tb_nonsynth.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source Tb_nonsynth.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Note: %% TESTING I2C MASTER %%
Time: 0 ps  Iteration: 0  Process: /Tb_nonsynth/test_vectors  File: C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sim_1/new/Tb_nonsynth.vhd
Stopped at time : 0 fs : File "C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sim_1/new/Tb_nonsynth.vhd" Line 303
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Tb_nonsynth_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 1023.039 ; gain = 7.918
run all
Stopped at time : 112775 ns : File "C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sim_1/new/Tb_nonsynth.vhd" Line 315
run all
Failure: \nTest Failed @112775000 ps - No Acknowledgement Received
Time: 112775 ns  Iteration: 2  Process: /Tb_nonsynth/line__397  File: C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sim_1/new/Tb_nonsynth.vhd
$finish called at time : 112775 ns : File "C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sim_1/new/Tb_nonsynth.vhd" Line 397
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
Note: %% TESTING I2C MASTER %%
Time: 0 ps  Iteration: 0  Process: /Tb_nonsynth/test_vectors  File: C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sim_1/new/Tb_nonsynth.vhd
Stopped at time : 0 fs : File "C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sim_1/new/Tb_nonsynth.vhd" Line 303
run all
Stopped at time : 112775 ns : File "C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sim_1/new/Tb_nonsynth.vhd" Line 315
step
Stopped at time : 112775 ns : File "C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sim_1/new/Tb_nonsynth.vhd" Line 164
step
Stopped at time : 112775 ns : File "C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sim_1/new/Tb_nonsynth.vhd" Line 165
step
Stopped at time : 112775 ns : File "C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sources_1/new/i2cSlave.v" Line 102
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
Note: %% TESTING I2C MASTER %%
Time: 0 ps  Iteration: 0  Process: /Tb_nonsynth/test_vectors  File: C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sim_1/new/Tb_nonsynth.vhd
Stopped at time : 0 fs : File "C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sim_1/new/Tb_nonsynth.vhd" Line 303
run all
Stopped at time : 112775 ns : File "C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sim_1/new/Tb_nonsynth.vhd" Line 315
step
Stopped at time : 112775 ns : File "C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sim_1/new/Tb_nonsynth.vhd" Line 164
add_bp {C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sim_1/new/Tb_nonsynth.vhd} 310
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
Note: %% TESTING I2C MASTER %%
Time: 0 ps  Iteration: 0  Process: /Tb_nonsynth/test_vectors  File: C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sim_1/new/Tb_nonsynth.vhd
Stopped at time : 0 fs : File "C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sim_1/new/Tb_nonsynth.vhd" Line 303
run all
Stopped at time : 200 ns : File "C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sim_1/new/Tb_nonsynth.vhd" Line 310
step
Stopped at time : 200 ns : File "C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sim_1/new/Tb_nonsynth.vhd" Line 142
add_bp {C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sim_1/new/Tb_nonsynth.vhd} 149
run all
Stopped at time : 112775 ns : File "C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sim_1/new/Tb_nonsynth.vhd" Line 149
step
Stopped at time : 112775 ns : File "C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sim_1/new/Tb_nonsynth.vhd" Line 152
remove_bps -file {C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sim_1/new/Tb_nonsynth.vhd} -line 149
run all
Stopped at time : 112775 ns : File "C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sim_1/new/Tb_nonsynth.vhd" Line 315
step
Stopped at time : 112775 ns : File "C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sim_1/new/Tb_nonsynth.vhd" Line 164
add_bp {C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sim_1/new/Tb_nonsynth.vhd} 172
run all
Failure: \nTest Failed @112775000 ps - No Acknowledgement Received
Time: 112775 ns  Iteration: 2  Process: /Tb_nonsynth/line__397  File: C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sim_1/new/Tb_nonsynth.vhd
$finish called at time : 112775 ns : File "C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sim_1/new/Tb_nonsynth.vhd" Line 397
step
Stopped at time : 112780 ns : File "C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sim_1/new/Tb_nonsynth.vhd" Line 385
step
Stopped at time : 112780 ns : File "C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sim_1/new/Tb_nonsynth.vhd" Line 386
step
Stopped at time : 112780 ns : File "C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sources_1/new/async_rst_ckt.vhd" Line 59
run all
Stopped at time : 227775 ns : File "C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sim_1/new/Tb_nonsynth.vhd" Line 172
step
Stopped at time : 227775 ns : File "C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sim_1/new/Tb_nonsynth.vhd" Line 175
step
Stopped at time : 227775 ns : File "C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sim_1/new/Tb_nonsynth.vhd" Line 172
step
Stopped at time : 227775 ns : File "C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sim_1/new/Tb_nonsynth.vhd" Line 320
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Tb_nonsynth' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Tb_nonsynth_vlog.prj"
"xvhdl --incr --relax -prj Tb_nonsynth_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sim_1/new/Tb_nonsynth.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Tb_nonsynth'
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto ea04d5cf4d994dd59aae2589337b9c46 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Tb_nonsynth_behav xil_defaultlib.Tb_nonsynth xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sources_1/new/serialInterface.v" Line 58. Module serialInterface has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling architecture behavioral of entity xil_defaultlib.async_rst_ckt [async_rst_ckt_default]
Compiling architecture behavioral of entity xil_defaultlib.synchronizer [synchronizer_default]
Compiling architecture behav of entity xil_defaultlib.my_i2c_master [my_i2c_master_default]
Compiling module xil_defaultlib.registerInterface
Compiling module xil_defaultlib.serialInterface
Compiling module xil_defaultlib.i2cSlave
Compiling module xil_defaultlib.i2cSlaveTop
Compiling architecture behav of entity xil_defaultlib.tb_nonsynth
Built simulation snapshot Tb_nonsynth_behav

****** Webtalk v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.sim/sim_1/behav/xsim/xsim.dir/Tb_nonsynth_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Mon Aug  2 19:00:09 2021...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1212.773 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Tb_nonsynth_behav -key {Behavioral:sim_1:Functional:Tb_nonsynth} -tclbatch {Tb_nonsynth.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source Tb_nonsynth.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Note: %% TESTING I2C MASTER %%
Time: 0 ps  Iteration: 0  Process: /Tb_nonsynth/test_vectors  File: C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sim_1/new/Tb_nonsynth.vhd
Stopped at time : 0 fs : File "C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sim_1/new/Tb_nonsynth.vhd" Line 303
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Tb_nonsynth_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:14 . Memory (MB): peak = 1212.773 ; gain = 0.000
run all
Stopped at time : 200 ns : File "C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sim_1/new/Tb_nonsynth.vhd" Line 310
run all
Stopped at time : 112775 ns : File "C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sim_1/new/Tb_nonsynth.vhd" Line 315
run all
Failure: \nTest Failed @112775000 ps - No Acknowledgement Received
Time: 112775 ns  Iteration: 2  Process: /Tb_nonsynth/line__397  File: C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sim_1/new/Tb_nonsynth.vhd
$finish called at time : 112775 ns : File "C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sim_1/new/Tb_nonsynth.vhd" Line 397
run all
Stopped at time : 227775 ns : File "C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sim_1/new/Tb_nonsynth.vhd" Line 172
remove_bps -file {C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sim_1/new/Tb_nonsynth.vhd} -line 172
run all
Stopped at time : 227775 ns : File "C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sim_1/new/Tb_nonsynth.vhd" Line 320
add_bp {C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sim_1/new/Tb_nonsynth.vhd} 328
remove_bps -file {C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sim_1/new/Tb_nonsynth.vhd} -line 328
add_bp {C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sim_1/new/Tb_nonsynth.vhd} 338
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Tb_nonsynth' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Tb_nonsynth_vlog.prj"
"xvhdl --incr --relax -prj Tb_nonsynth_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sim_1/new/Tb_nonsynth.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Tb_nonsynth'
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto ea04d5cf4d994dd59aae2589337b9c46 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Tb_nonsynth_behav xil_defaultlib.Tb_nonsynth xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sources_1/new/serialInterface.v" Line 58. Module serialInterface has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling architecture behavioral of entity xil_defaultlib.async_rst_ckt [async_rst_ckt_default]
Compiling architecture behavioral of entity xil_defaultlib.synchronizer [synchronizer_default]
Compiling architecture behav of entity xil_defaultlib.my_i2c_master [my_i2c_master_default]
Compiling module xil_defaultlib.registerInterface
Compiling module xil_defaultlib.serialInterface
Compiling module xil_defaultlib.i2cSlave
Compiling module xil_defaultlib.i2cSlaveTop
Compiling architecture behav of entity xil_defaultlib.tb_nonsynth
Built simulation snapshot Tb_nonsynth_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Tb_nonsynth_behav -key {Behavioral:sim_1:Functional:Tb_nonsynth} -tclbatch {Tb_nonsynth.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source Tb_nonsynth.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Note: %% TESTING I2C MASTER %%
Time: 0 ps  Iteration: 0  Process: /Tb_nonsynth/test_vectors  File: C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sim_1/new/Tb_nonsynth.vhd
Stopped at time : 0 fs : File "C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sim_1/new/Tb_nonsynth.vhd" Line 303
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Tb_nonsynth_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:10 . Memory (MB): peak = 1213.547 ; gain = 0.000
run all
Stopped at time : 200 ns : File "C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sim_1/new/Tb_nonsynth.vhd" Line 310
run all
Stopped at time : 112775 ns : File "C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sim_1/new/Tb_nonsynth.vhd" Line 315
run all
Failure: \nTest Failed @112775000 ps - No Acknowledgement Received
Time: 112775 ns  Iteration: 2  Process: /Tb_nonsynth/line__397  File: C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sim_1/new/Tb_nonsynth.vhd
$finish called at time : 112775 ns : File "C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sim_1/new/Tb_nonsynth.vhd" Line 397
run all
Stopped at time : 227775 ns : File "C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sim_1/new/Tb_nonsynth.vhd" Line 320
run all
Stopped at time : 687775 ns : File "C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sim_1/new/Tb_nonsynth.vhd" Line 338
add_bp {C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sim_1/new/Tb_nonsynth.vhd} 343
add_bp {C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sim_1/new/Tb_nonsynth.vhd} 359
run all
Stopped at time : 817775 ns : File "C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sim_1/new/Tb_nonsynth.vhd" Line 343
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
Note: %% TESTING I2C MASTER %%
Time: 0 ps  Iteration: 0  Process: /Tb_nonsynth/test_vectors  File: C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sim_1/new/Tb_nonsynth.vhd
Stopped at time : 0 fs : File "C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sim_1/new/Tb_nonsynth.vhd" Line 303
run all
Stopped at time : 200 ns : File "C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sim_1/new/Tb_nonsynth.vhd" Line 310
run all
Stopped at time : 112775 ns : File "C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sim_1/new/Tb_nonsynth.vhd" Line 315
run all
Failure: \nTest Failed @112775000 ps - No Acknowledgement Received
Time: 112775 ns  Iteration: 2  Process: /Tb_nonsynth/line__397  File: C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sim_1/new/Tb_nonsynth.vhd
$finish called at time : 112775 ns : File "C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sim_1/new/Tb_nonsynth.vhd" Line 397
run all
Stopped at time : 227775 ns : File "C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sim_1/new/Tb_nonsynth.vhd" Line 320
remove_bps -file {C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sim_1/new/Tb_nonsynth.vhd} -line 320
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Tb_nonsynth' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Tb_nonsynth_vlog.prj"
"xvhdl --incr --relax -prj Tb_nonsynth_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sim_1/new/Tb_nonsynth.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Tb_nonsynth'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto ea04d5cf4d994dd59aae2589337b9c46 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Tb_nonsynth_behav xil_defaultlib.Tb_nonsynth xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sources_1/new/serialInterface.v" Line 58. Module serialInterface has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling architecture behavioral of entity xil_defaultlib.async_rst_ckt [async_rst_ckt_default]
Compiling architecture behavioral of entity xil_defaultlib.synchronizer [synchronizer_default]
Compiling architecture behav of entity xil_defaultlib.my_i2c_master [my_i2c_master_default]
Compiling module xil_defaultlib.registerInterface
Compiling module xil_defaultlib.serialInterface
Compiling module xil_defaultlib.i2cSlave
Compiling module xil_defaultlib.i2cSlaveTop
Compiling architecture behav of entity xil_defaultlib.tb_nonsynth
Built simulation snapshot Tb_nonsynth_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Tb_nonsynth_behav -key {Behavioral:sim_1:Functional:Tb_nonsynth} -tclbatch {Tb_nonsynth.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source Tb_nonsynth.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Note: %% TESTING I2C MASTER %%
Time: 0 ps  Iteration: 0  Process: /Tb_nonsynth/test_vectors  File: C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sim_1/new/Tb_nonsynth.vhd
Stopped at time : 0 fs : File "C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sim_1/new/Tb_nonsynth.vhd" Line 303
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Tb_nonsynth_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:10 . Memory (MB): peak = 2244.012 ; gain = 0.000
run all
Stopped at time : 200 ns : File "C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sim_1/new/Tb_nonsynth.vhd" Line 310
run all
Stopped at time : 112775 ns : File "C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sim_1/new/Tb_nonsynth.vhd" Line 315
run all
Failure: \nTest Failed @112775000 ps - No Acknowledgement Received
Time: 112775 ns  Iteration: 2  Process: /Tb_nonsynth/line__397  File: C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sim_1/new/Tb_nonsynth.vhd
$finish called at time : 112775 ns : File "C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sim_1/new/Tb_nonsynth.vhd" Line 397
run all
Stopped at time : 227775 ns : File "C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sim_1/new/Tb_nonsynth.vhd" Line 338
run all
Stopped at time : 357775 ns : File "C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sim_1/new/Tb_nonsynth.vhd" Line 343
run all
Failure: \nTest Failed @467775000 ps - Data validation failed
Time: 467775 ns  Iteration: 2  Process: /Tb_nonsynth/line__398  File: C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sim_1/new/Tb_nonsynth.vhd
$finish called at time : 467775 ns : File "C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sim_1/new/Tb_nonsynth.vhd" Line 398
run all
Stopped at time : 687775 ns : File "C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sim_1/new/Tb_nonsynth.vhd" Line 359
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
Note: %% TESTING I2C MASTER %%
Time: 0 ps  Iteration: 0  Process: /Tb_nonsynth/test_vectors  File: C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sim_1/new/Tb_nonsynth.vhd
Stopped at time : 0 fs : File "C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sim_1/new/Tb_nonsynth.vhd" Line 303
run all
Stopped at time : 200 ns : File "C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sim_1/new/Tb_nonsynth.vhd" Line 310
run all
Stopped at time : 112775 ns : File "C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sim_1/new/Tb_nonsynth.vhd" Line 315
run all
Failure: \nTest Failed @112775000 ps - No Acknowledgement Received
Time: 112775 ns  Iteration: 2  Process: /Tb_nonsynth/line__397  File: C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sim_1/new/Tb_nonsynth.vhd
$finish called at time : 112775 ns : File "C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sim_1/new/Tb_nonsynth.vhd" Line 397
run all
Stopped at time : 227775 ns : File "C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sim_1/new/Tb_nonsynth.vhd" Line 338
run all
Stopped at time : 357775 ns : File "C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sim_1/new/Tb_nonsynth.vhd" Line 343
run all
Failure: \nTest Failed @467775000 ps - Data validation failed
Time: 467775 ns  Iteration: 2  Process: /Tb_nonsynth/line__398  File: C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sim_1/new/Tb_nonsynth.vhd
$finish called at time : 467775 ns : File "C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sim_1/new/Tb_nonsynth.vhd" Line 398
run all
Stopped at time : 687775 ns : File "C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sim_1/new/Tb_nonsynth.vhd" Line 359
add_bp {C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sim_1/new/Tb_nonsynth.vhd} 371
run all
Stopped at time : 797775 ns : File "C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sim_1/new/Tb_nonsynth.vhd" Line 371
remove_bps -file {C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sim_1/new/Tb_nonsynth.vhd} -line 343
remove_bps -file {C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sim_1/new/Tb_nonsynth.vhd} -line 338
remove_bps -file {C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sim_1/new/Tb_nonsynth.vhd} -line 359
add_bp {C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sim_1/new/Tb_nonsynth.vhd} 343
add_bp {C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sim_1/new/Tb_nonsynth.vhd} 338
add_bp {C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sim_1/new/Tb_nonsynth.vhd} 359
add_bp {C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sim_1/new/Tb_nonsynth.vhd} 361
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Tb_nonsynth' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Tb_nonsynth_vlog.prj"
"xvhdl --incr --relax -prj Tb_nonsynth_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sim_1/new/Tb_nonsynth.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Tb_nonsynth'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto ea04d5cf4d994dd59aae2589337b9c46 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Tb_nonsynth_behav xil_defaultlib.Tb_nonsynth xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sources_1/new/serialInterface.v" Line 58. Module serialInterface has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling architecture behavioral of entity xil_defaultlib.async_rst_ckt [async_rst_ckt_default]
Compiling architecture behavioral of entity xil_defaultlib.synchronizer [synchronizer_default]
Compiling architecture behav of entity xil_defaultlib.my_i2c_master [my_i2c_master_default]
Compiling module xil_defaultlib.registerInterface
Compiling module xil_defaultlib.serialInterface
Compiling module xil_defaultlib.i2cSlave
Compiling module xil_defaultlib.i2cSlaveTop
Compiling architecture behav of entity xil_defaultlib.tb_nonsynth
Built simulation snapshot Tb_nonsynth_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Tb_nonsynth_behav -key {Behavioral:sim_1:Functional:Tb_nonsynth} -tclbatch {Tb_nonsynth.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
WARNING: [Simulator 45-24] Previous breakpoint at line 371 in file 'C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sim_1/new/Tb_nonsynth.vhd' not restored because it is no longer a breakable line.
WARNING: [Simulator 45-24] Previous breakpoint at line 343 in file 'C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sim_1/new/Tb_nonsynth.vhd' not restored because it is no longer a breakable line.
WARNING: [Simulator 45-24] Previous breakpoint at line 361 in file 'C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sim_1/new/Tb_nonsynth.vhd' not restored because it is no longer a breakable line.
source Tb_nonsynth.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Note: %% TESTING I2C MASTER %%
Time: 0 ps  Iteration: 0  Process: /Tb_nonsynth/test_vectors  File: C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sim_1/new/Tb_nonsynth.vhd
Stopped at time : 0 fs : File "C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sim_1/new/Tb_nonsynth.vhd" Line 303
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Tb_nonsynth_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:10 . Memory (MB): peak = 2244.012 ; gain = 0.000
run all
Stopped at time : 200 ns : File "C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sim_1/new/Tb_nonsynth.vhd" Line 310
run all
Stopped at time : 112775 ns : File "C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sim_1/new/Tb_nonsynth.vhd" Line 315
run all
Failure: \nTest Failed @112775000 ps - No Acknowledgement Received
Time: 112775 ns  Iteration: 2  Process: /Tb_nonsynth/line__398  File: C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sim_1/new/Tb_nonsynth.vhd
$finish called at time : 112775 ns : File "C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sim_1/new/Tb_nonsynth.vhd" Line 398
run all
Stopped at time : 227775 ns : File "C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sim_1/new/Tb_nonsynth.vhd" Line 338
run all
Stopped at time : 357775 ns : File "C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sim_1/new/Tb_nonsynth.vhd" Line 359
add_bp {C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sim_1/new/Tb_nonsynth.vhd} 372
run all
Stopped at time : 467775 ns : File "C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sim_1/new/Tb_nonsynth.vhd" Line 372
add_bp {C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sim_1/new/Tb_nonsynth.vhd} 379
run all
Failure: \nTest Failed @467775000 ps - Data validation failed
Time: 467775 ns  Iteration: 2  Process: /Tb_nonsynth/line__399  File: C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sim_1/new/Tb_nonsynth.vhd
$finish called at time : 467775 ns : File "C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sim_1/new/Tb_nonsynth.vhd" Line 399
run all
Note: Test successfully finished !! ... No errors found ...
Time: 502775 ns  Iteration: 1  Process: /Tb_nonsynth/test_vectors  File: C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sim_1/new/Tb_nonsynth.vhd
run: Time (s): cpu = 00:01:39 ; elapsed = 00:04:06 . Memory (MB): peak = 2260.789 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Tb_nonsynth' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Tb_nonsynth_vlog.prj"
"xvhdl --incr --relax -prj Tb_nonsynth_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto ea04d5cf4d994dd59aae2589337b9c46 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Tb_nonsynth_behav xil_defaultlib.Tb_nonsynth xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
Stopped at time : 0 fs : File "C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sim_1/new/Tb_nonsynth.vhd" Line 379
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 2260.789 ; gain = 0.000
run all
Note: %% TESTING I2C MASTER %%
Time: 0 ps  Iteration: 0  Process: /Tb_nonsynth/test_vectors  File: C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sim_1/new/Tb_nonsynth.vhd
Stopped at time : 0 fs : File "C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sim_1/new/Tb_nonsynth.vhd" Line 303
run all
Stopped at time : 0 fs : File "C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sim_1/new/Tb_nonsynth.vhd" Line 379
run all
Stopped at time : 200 ns : File "C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sim_1/new/Tb_nonsynth.vhd" Line 310
run all
Stopped at time : 200 ns : File "C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sim_1/new/Tb_nonsynth.vhd" Line 379
remove_bps -file {C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sim_1/new/Tb_nonsynth.vhd} -line 379
run all
Stopped at time : 112775 ns : File "C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sim_1/new/Tb_nonsynth.vhd" Line 315
run all
Failure: \nTest Failed @112775000 ps - No Acknowledgement Received
Time: 112775 ns  Iteration: 2  Process: /Tb_nonsynth/line__398  File: C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sim_1/new/Tb_nonsynth.vhd
$finish called at time : 112775 ns : File "C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sim_1/new/Tb_nonsynth.vhd" Line 398
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
Note: %% TESTING I2C MASTER %%
Time: 0 ps  Iteration: 0  Process: /Tb_nonsynth/test_vectors  File: C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sim_1/new/Tb_nonsynth.vhd
Stopped at time : 0 fs : File "C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sim_1/new/Tb_nonsynth.vhd" Line 303
run all
Stopped at time : 200 ns : File "C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sim_1/new/Tb_nonsynth.vhd" Line 310
run all
Stopped at time : 112775 ns : File "C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sim_1/new/Tb_nonsynth.vhd" Line 315
step
Stopped at time : 112775 ns : File "C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sim_1/new/Tb_nonsynth.vhd" Line 164
step
Stopped at time : 112775 ns : File "C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sim_1/new/Tb_nonsynth.vhd" Line 165
add_bp {C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sim_1/new/Tb_nonsynth.vhd} 166
remove_bps -file {C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sim_1/new/Tb_nonsynth.vhd} -line 166
add_bp {C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sim_1/new/Tb_nonsynth.vhd} 166
remove_bps -file {C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sim_1/new/Tb_nonsynth.vhd} -line 166
add_bp {C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sim_1/new/Tb_nonsynth.vhd} 166
run all
Failure: \nTest Failed @112775000 ps - No Acknowledgement Received
Time: 112775 ns  Iteration: 2  Process: /Tb_nonsynth/line__398  File: C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sim_1/new/Tb_nonsynth.vhd
$finish called at time : 112775 ns : File "C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sim_1/new/Tb_nonsynth.vhd" Line 398
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
Note: %% TESTING I2C MASTER %%
Time: 0 ps  Iteration: 0  Process: /Tb_nonsynth/test_vectors  File: C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sim_1/new/Tb_nonsynth.vhd
Stopped at time : 0 fs : File "C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sim_1/new/Tb_nonsynth.vhd" Line 303
run all
Stopped at time : 200 ns : File "C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sim_1/new/Tb_nonsynth.vhd" Line 310
run all
Stopped at time : 112775 ns : File "C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sim_1/new/Tb_nonsynth.vhd" Line 315
step
Stopped at time : 112775 ns : File "C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sim_1/new/Tb_nonsynth.vhd" Line 164
remove_bps -file {C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sim_1/new/Tb_nonsynth.vhd} -line 166
step
Stopped at time : 112775 ns : File "C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sim_1/new/Tb_nonsynth.vhd" Line 165
step
Stopped at time : 112775 ns : File "C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sources_1/new/i2cSlave.v" Line 102
step
Stopped at time : 112775 ns : File "C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sources_1/new/i2cSlave.v" Line 105
step
Stopped at time : 112775 ns : File "C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sources_1/new/i2cSlave.v" Line 101
step
Stopped at time : 112775 ns : File "C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sources_1/new/i2cSlave.v" Line 112
step
Stopped at time : 112775 ns : File "C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sources_1/new/i2cSlave.v" Line 119
step
Stopped at time : 112775 ns : File "C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sources_1/new/i2cSlave.v" Line 120
step
Stopped at time : 112775 ns : File "C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sources_1/new/i2cSlave.v" Line 121
step
Stopped at time : 112775 ns : File "C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sources_1/new/i2cSlave.v" Line 122
step
Stopped at time : 112775 ns : File "C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sources_1/new/i2cSlave.v" Line 125
step
Stopped at time : 112775 ns : File "C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sources_1/new/i2cSlave.v" Line 126
step
Stopped at time : 112775 ns : File "C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sources_1/new/i2cSlave.v" Line 111
step
Stopped at time : 112775 ns : File "C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sources_1/new/i2cSlave.v" Line 140
step
Stopped at time : 112775 ns : File "C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sources_1/new/i2cSlave.v" Line 145
step
Stopped at time : 112775 ns : File "C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sources_1/new/i2cSlave.v" Line 146
step
Stopped at time : 112775 ns : File "C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sources_1/new/i2cSlave.v" Line 139
step
Stopped at time : 112775 ns : File "C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sources_1/new/i2cSlave.v" Line 152
step
Stopped at time : 112775 ns : File "C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sources_1/new/i2cSlave.v" Line 157
step
Stopped at time : 112775 ns : File "C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sources_1/new/i2cSlave.v" Line 160
step
Stopped at time : 112775 ns : File "C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sources_1/new/i2cSlave.v" Line 161
step
Stopped at time : 112775 ns : File "C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sources_1/new/i2cSlave.v" Line 163
step
Stopped at time : 112775 ns : File "C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sources_1/new/i2cSlave.v" Line 164
step
Stopped at time : 112775 ns : File "C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sources_1/new/i2cSlave.v" Line 166
step
Stopped at time : 112775 ns : File "C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sources_1/new/i2cSlave.v" Line 151
step
Stopped at time : 112775 ns : File "C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sources_1/new/registerInterface.v" Line 88
step
Stopped at time : 112775 ns : File "C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sources_1/new/registerInterface.v" Line 97
step
Stopped at time : 112775 ns : File "C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sources_1/new/registerInterface.v" Line 87
step
Stopped at time : 112775 ns : File "C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sources_1/new/registerInterface.v" Line 103
step
Stopped at time : 112775 ns : File "C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sources_1/new/registerInterface.v" Line 102
step
Stopped at time : 112775 ns : File "C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sources_1/new/serialInterface.v" Line 330
step
Stopped at time : 112775 ns : File "C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sources_1/new/serialInterface.v" Line 333
step
Stopped at time : 112775 ns : File "C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sources_1/new/serialInterface.v" Line 328
step
Stopped at time : 112775 ns : File "C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sources_1/new/serialInterface.v" Line 339
step
Stopped at time : 112775 ns : File "C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sources_1/new/serialInterface.v" Line 353
step
Stopped at time : 112775 ns : File "C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sources_1/new/serialInterface.v" Line 354
step
Stopped at time : 112775 ns : File "C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sources_1/new/serialInterface.v" Line 355
step
Stopped at time : 112775 ns : File "C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sources_1/new/serialInterface.v" Line 356
step
Stopped at time : 112775 ns : File "C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sources_1/new/serialInterface.v" Line 357
step
Stopped at time : 112775 ns : File "C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sources_1/new/serialInterface.v" Line 358
step
Stopped at time : 112775 ns : File "C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sources_1/new/serialInterface.v" Line 359
step
Stopped at time : 112775 ns : File "C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sources_1/new/serialInterface.v" Line 360
step
Stopped at time : 112775 ns : File "C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sources_1/new/serialInterface.v" Line 361
step
Stopped at time : 112775 ns : File "C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sources_1/new/serialInterface.v" Line 337
step
Stopped at time : 112775 ns : File "C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sim_1/new/Tb_nonsynth.vhd" Line 398
step
Stopped at time : 112775 ns : File "C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sim_1/new/Tb_nonsynth.vhd" Line 398
step
Stopped at time : 112775 ns : File "C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sim_1/new/Tb_nonsynth.vhd" Line 398
step
Failure: \nTest Failed @112775000 ps - No Acknowledgement Received
Time: 112775 ns  Iteration: 2  Process: /Tb_nonsynth/line__398  File: C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sim_1/new/Tb_nonsynth.vhd
$finish called at time : 112775 ns : File "C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sim_1/new/Tb_nonsynth.vhd" Line 398
step
Stopped at time : 112780 ns : File "C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sim_1/new/Tb_nonsynth.vhd" Line 386
step
Stopped at time : 112780 ns : File "C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sim_1/new/Tb_nonsynth.vhd" Line 387
step
Stopped at time : 112780 ns : File "C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sources_1/new/async_rst_ckt.vhd" Line 59
run all
Stopped at time : 227775 ns : File "C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sim_1/new/Tb_nonsynth.vhd" Line 338
run all
Stopped at time : 357775 ns : File "C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sim_1/new/Tb_nonsynth.vhd" Line 359
run all
Stopped at time : 467775 ns : File "C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sim_1/new/Tb_nonsynth.vhd" Line 372
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
Note: %% TESTING I2C MASTER %%
Time: 0 ps  Iteration: 0  Process: /Tb_nonsynth/test_vectors  File: C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sim_1/new/Tb_nonsynth.vhd
Stopped at time : 0 fs : File "C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sim_1/new/Tb_nonsynth.vhd" Line 303
run all
Stopped at time : 200 ns : File "C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sim_1/new/Tb_nonsynth.vhd" Line 310
run all
Stopped at time : 112775 ns : File "C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sim_1/new/Tb_nonsynth.vhd" Line 315
run all
Failure: \nTest Failed @112775000 ps - No Acknowledgement Received
Time: 112775 ns  Iteration: 2  Process: /Tb_nonsynth/line__398  File: C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sim_1/new/Tb_nonsynth.vhd
$finish called at time : 112775 ns : File "C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sim_1/new/Tb_nonsynth.vhd" Line 398
run all
Stopped at time : 227775 ns : File "C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sim_1/new/Tb_nonsynth.vhd" Line 338
run all
Stopped at time : 357775 ns : File "C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sim_1/new/Tb_nonsynth.vhd" Line 359
run all
Stopped at time : 467775 ns : File "C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sim_1/new/Tb_nonsynth.vhd" Line 372
restart
INFO: [Simtcl 6-17] Simulation restarted
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Tb_nonsynth' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Tb_nonsynth_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sources_1/new/i2cSlave.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module i2cSlave
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sources_1/new/i2cSlaveTop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module i2cSlaveTop
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sources_1/new/registerInterface.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module registerInterface
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sources_1/new/serialInterface.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module serialInterface
"xvhdl --incr --relax -prj Tb_nonsynth_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sim_1/new/Tb_nonsynth.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Tb_nonsynth'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto ea04d5cf4d994dd59aae2589337b9c46 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Tb_nonsynth_behav xil_defaultlib.Tb_nonsynth xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sources_1/new/serialInterface.v" Line 58. Module serialInterface has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling architecture behavioral of entity xil_defaultlib.async_rst_ckt [async_rst_ckt_default]
Compiling architecture behavioral of entity xil_defaultlib.synchronizer [synchronizer_default]
Compiling architecture behav of entity xil_defaultlib.my_i2c_master [my_i2c_master_default]
Compiling module xil_defaultlib.registerInterface
Compiling module xil_defaultlib.serialInterface
Compiling module xil_defaultlib.i2cSlave
Compiling module xil_defaultlib.i2cSlaveTop
Compiling architecture behav of entity xil_defaultlib.tb_nonsynth
Built simulation snapshot Tb_nonsynth_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Tb_nonsynth_behav -key {Behavioral:sim_1:Functional:Tb_nonsynth} -tclbatch {Tb_nonsynth.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
WARNING: [Simulator 45-24] Previous breakpoint at line 372 in file 'C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sim_1/new/Tb_nonsynth.vhd' not restored because it is no longer a breakable line.
source Tb_nonsynth.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Note: %% TESTING I2C MASTER %%
Time: 0 ps  Iteration: 0  Process: /Tb_nonsynth/test_vectors  File: C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sim_1/new/Tb_nonsynth.vhd
Stopped at time : 0 fs : File "C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sim_1/new/Tb_nonsynth.vhd" Line 303
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Tb_nonsynth_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:11 . Memory (MB): peak = 2260.789 ; gain = 0.000
run all
Stopped at time : 200 ns : File "C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sim_1/new/Tb_nonsynth.vhd" Line 310
run all
Stopped at time : 112775 ns : File "C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sim_1/new/Tb_nonsynth.vhd" Line 315
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
Note: %% TESTING I2C MASTER %%
Time: 0 ps  Iteration: 0  Process: /Tb_nonsynth/test_vectors  File: C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sim_1/new/Tb_nonsynth.vhd
Stopped at time : 0 fs : File "C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sim_1/new/Tb_nonsynth.vhd" Line 303
run all
Stopped at time : 200 ns : File "C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sim_1/new/Tb_nonsynth.vhd" Line 310
step
Stopped at time : 200 ns : File "C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sim_1/new/Tb_nonsynth.vhd" Line 142
add_bp {C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sim_1/new/Tb_nonsynth.vhd} 143
remove_bps -file {C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sim_1/new/Tb_nonsynth.vhd} -line 143
add_bp {C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sim_1/new/Tb_nonsynth.vhd} 143
run all
Stopped at time : 200 ns : File "C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sim_1/new/Tb_nonsynth.vhd" Line 143
remove_bps -file {C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sim_1/new/Tb_nonsynth.vhd} -line 143
step
Stopped at time : 200 ns : File "C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sim_1/new/Tb_nonsynth.vhd" Line 144
add_bp {C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sim_1/new/Tb_nonsynth.vhd} 146
run all
Stopped at time : 17775 ns : File "C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sim_1/new/Tb_nonsynth.vhd" Line 146
remove_bps -file {C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sim_1/new/Tb_nonsynth.vhd} -line 146
step
Stopped at time : 17775 ns : File "C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sim_1/new/Tb_nonsynth.vhd" Line 147
add_bp {C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sim_1/new/Tb_nonsynth.vhd} 149
run all
Stopped at time : 112775 ns : File "C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sim_1/new/Tb_nonsynth.vhd" Line 149
step
Stopped at time : 112775 ns : File "C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sim_1/new/Tb_nonsynth.vhd" Line 150
step
Stopped at time : 112775 ns : File "C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sim_1/new/Tb_nonsynth.vhd" Line 149
remove_bps -file {C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sim_1/new/Tb_nonsynth.vhd} -line 149
step
Stopped at time : 112775 ns : File "C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sim_1/new/Tb_nonsynth.vhd" Line 315
step
Stopped at time : 112775 ns : File "C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sim_1/new/Tb_nonsynth.vhd" Line 164
add_bp {C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sim_1/new/Tb_nonsynth.vhd} 172
run all
Stopped at time : 227775 ns : File "C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sim_1/new/Tb_nonsynth.vhd" Line 172
remove_bps -file {C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sim_1/new/Tb_nonsynth.vhd} -line 172
step
Stopped at time : 227775 ns : File "C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sim_1/new/Tb_nonsynth.vhd" Line 173
step
Stopped at time : 227775 ns : File "C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sim_1/new/Tb_nonsynth.vhd" Line 172
step
Stopped at time : 227775 ns : File "C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sim_1/new/Tb_nonsynth.vhd" Line 320
add_bp {C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sim_1/new/Tb_nonsynth.vhd} 320
remove_bps -file {C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sim_1/new/Tb_nonsynth.vhd} -line 320
add_bp {C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sim_1/new/Tb_nonsynth.vhd} 328
add_bp {C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sim_1/new/Tb_nonsynth.vhd} 320
run all
Stopped at time : 687775 ns : File "C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sim_1/new/Tb_nonsynth.vhd" Line 328
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Tb_nonsynth' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Tb_nonsynth_vlog.prj"
"xvhdl --incr --relax -prj Tb_nonsynth_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sim_1/new/Tb_nonsynth.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Tb_nonsynth'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto ea04d5cf4d994dd59aae2589337b9c46 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Tb_nonsynth_behav xil_defaultlib.Tb_nonsynth xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sources_1/new/serialInterface.v" Line 58. Module serialInterface has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling architecture behavioral of entity xil_defaultlib.async_rst_ckt [async_rst_ckt_default]
Compiling architecture behavioral of entity xil_defaultlib.synchronizer [synchronizer_default]
Compiling architecture behav of entity xil_defaultlib.my_i2c_master [my_i2c_master_default]
Compiling module xil_defaultlib.registerInterface
Compiling module xil_defaultlib.serialInterface
Compiling module xil_defaultlib.i2cSlave
Compiling module xil_defaultlib.i2cSlaveTop
Compiling architecture behav of entity xil_defaultlib.tb_nonsynth
Built simulation snapshot Tb_nonsynth_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
Note: %% TESTING I2C MASTER %%
Time: 0 ps  Iteration: 0  Process: /Tb_nonsynth/test_vectors  File: C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sim_1/new/Tb_nonsynth.vhd
Stopped at time : 0 fs : File "C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sim_1/new/Tb_nonsynth.vhd" Line 303
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 2260.789 ; gain = 0.000
run all
Stopped at time : 200 ns : File "C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sim_1/new/Tb_nonsynth.vhd" Line 310
run all
Stopped at time : 112775 ns : File "C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sim_1/new/Tb_nonsynth.vhd" Line 315
run all
Failure: \nTest Failed @112775000 ps - No Acknowledgement Received
Time: 112775 ns  Iteration: 2  Process: /Tb_nonsynth/line__397  File: C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sim_1/new/Tb_nonsynth.vhd
$finish called at time : 112775 ns : File "C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sim_1/new/Tb_nonsynth.vhd" Line 397
run all
Stopped at time : 227775 ns : File "C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sim_1/new/Tb_nonsynth.vhd" Line 320
run all
Stopped at time : 687775 ns : File "C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sim_1/new/Tb_nonsynth.vhd" Line 328
run all
Stopped at time : 932775 ns : File "C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sim_1/new/Tb_nonsynth.vhd" Line 338
run all
Failure: \nTest Failed @1172775000 ps - Data validation failed
Time: 1172775 ns  Iteration: 2  Process: /Tb_nonsynth/line__398  File: C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sim_1/new/Tb_nonsynth.vhd
$finish called at time : 1172775 ns : File "C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sim_1/new/Tb_nonsynth.vhd" Line 398
run all
Stopped at time : 1392775 ns : File "C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sim_1/new/Tb_nonsynth.vhd" Line 359
run all
Note: Test successfully finished !! ... No errors found ...
Time: 1537775 ns  Iteration: 1  Process: /Tb_nonsynth/test_vectors  File: C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sim_1/new/Tb_nonsynth.vhd
run: Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 2260.789 ; gain = 0.000
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.runs/synth_1

launch_runs synth_1 -jobs 8
[Mon Aug  2 19:48:29 2021] Launched synth_1...
Run output will be captured here: C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.runs/synth_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.runs/synth_1

launch_runs synth_1 -jobs 8
[Mon Aug  2 19:54:43 2021] Launched synth_1...
Run output will be captured here: C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.runs/synth_1/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Tb_nonsynth' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Tb_nonsynth_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sources_1/new/i2cSlave.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module i2cSlave
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sources_1/new/i2cSlaveTop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module i2cSlaveTop
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sources_1/new/registerInterface.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module registerInterface
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sources_1/new/serialInterface.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module serialInterface
"xvhdl --incr --relax -prj Tb_nonsynth_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sim_1/new/Tb_nonsynth.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Tb_nonsynth'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto ea04d5cf4d994dd59aae2589337b9c46 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Tb_nonsynth_behav xil_defaultlib.Tb_nonsynth xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sources_1/new/serialInterface.v" Line 58. Module serialInterface has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling architecture behavioral of entity xil_defaultlib.async_rst_ckt [async_rst_ckt_default]
Compiling architecture behavioral of entity xil_defaultlib.synchronizer [synchronizer_default]
Compiling architecture behav of entity xil_defaultlib.my_i2c_master [my_i2c_master_default]
Compiling module xil_defaultlib.registerInterface
Compiling module xil_defaultlib.serialInterface
Compiling module xil_defaultlib.i2cSlave
Compiling module xil_defaultlib.i2cSlaveTop
Compiling architecture behav of entity xil_defaultlib.tb_nonsynth
Built simulation snapshot Tb_nonsynth_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Tb_nonsynth_behav -key {Behavioral:sim_1:Functional:Tb_nonsynth} -tclbatch {Tb_nonsynth.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source Tb_nonsynth.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Note: %% TESTING I2C MASTER %%
Time: 0 ps  Iteration: 0  Process: /Tb_nonsynth/test_vectors  File: C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sim_1/new/Tb_nonsynth.vhd
Stopped at time : 0 fs : File "C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sim_1/new/Tb_nonsynth.vhd" Line 303
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Tb_nonsynth_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:11 . Memory (MB): peak = 2260.789 ; gain = 0.000
run all
Stopped at time : 200 ns : File "C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sim_1/new/Tb_nonsynth.vhd" Line 310
run all
Stopped at time : 112775 ns : File "C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sim_1/new/Tb_nonsynth.vhd" Line 315
run all
Failure: \nTest Failed @112775000 ps - No Acknowledgement Received
Time: 112775 ns  Iteration: 2  Process: /Tb_nonsynth/line__397  File: C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sim_1/new/Tb_nonsynth.vhd
$finish called at time : 112775 ns : File "C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sim_1/new/Tb_nonsynth.vhd" Line 397
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.runs/synth_1

launch_runs synth_1 -jobs 8
[Mon Aug  2 19:57:39 2021] Launched synth_1...
Run output will be captured here: C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.runs/synth_1/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Tb_nonsynth' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Tb_nonsynth_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sources_1/new/i2cSlave.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module i2cSlave
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sources_1/new/i2cSlaveTop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module i2cSlaveTop
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sources_1/new/registerInterface.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module registerInterface
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sources_1/new/serialInterface.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module serialInterface
"xvhdl --incr --relax -prj Tb_nonsynth_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto ea04d5cf4d994dd59aae2589337b9c46 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Tb_nonsynth_behav xil_defaultlib.Tb_nonsynth xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sources_1/new/serialInterface.v" Line 58. Module serialInterface has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling architecture behavioral of entity xil_defaultlib.async_rst_ckt [async_rst_ckt_default]
Compiling architecture behavioral of entity xil_defaultlib.synchronizer [synchronizer_default]
Compiling architecture behav of entity xil_defaultlib.my_i2c_master [my_i2c_master_default]
Compiling module xil_defaultlib.registerInterface
Compiling module xil_defaultlib.serialInterface
Compiling module xil_defaultlib.i2cSlave
Compiling module xil_defaultlib.i2cSlaveTop
Compiling architecture behav of entity xil_defaultlib.tb_nonsynth
Built simulation snapshot Tb_nonsynth_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Tb_nonsynth_behav -key {Behavioral:sim_1:Functional:Tb_nonsynth} -tclbatch {Tb_nonsynth.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source Tb_nonsynth.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Note: %% TESTING I2C MASTER %%
Time: 0 ps  Iteration: 0  Process: /Tb_nonsynth/test_vectors  File: C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sim_1/new/Tb_nonsynth.vhd
Stopped at time : 0 fs : File "C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sim_1/new/Tb_nonsynth.vhd" Line 303
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Tb_nonsynth_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:10 . Memory (MB): peak = 2260.789 ; gain = 0.000
run all
Stopped at time : 200 ns : File "C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sim_1/new/Tb_nonsynth.vhd" Line 310
run all
Stopped at time : 112775 ns : File "C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sim_1/new/Tb_nonsynth.vhd" Line 315
run all
Stopped at time : 227775 ns : File "C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sim_1/new/Tb_nonsynth.vhd" Line 320
run all
Stopped at time : 687775 ns : File "C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sim_1/new/Tb_nonsynth.vhd" Line 328
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.runs/synth_1

launch_runs synth_1 -jobs 8
[Mon Aug  2 20:02:42 2021] Launched synth_1...
Run output will be captured here: C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.runs/synth_1/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Tb_nonsynth' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Tb_nonsynth_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sources_1/new/i2cSlave.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module i2cSlave
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sources_1/new/i2cSlaveTop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module i2cSlaveTop
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sources_1/new/registerInterface.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module registerInterface
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sources_1/new/serialInterface.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module serialInterface
"xvhdl --incr --relax -prj Tb_nonsynth_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sim_1/new/Tb_nonsynth.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Tb_nonsynth'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto ea04d5cf4d994dd59aae2589337b9c46 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Tb_nonsynth_behav xil_defaultlib.Tb_nonsynth xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sources_1/new/serialInterface.v" Line 58. Module serialInterface has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling architecture behavioral of entity xil_defaultlib.async_rst_ckt [async_rst_ckt_default]
Compiling architecture behavioral of entity xil_defaultlib.synchronizer [synchronizer_default]
Compiling architecture behav of entity xil_defaultlib.my_i2c_master [my_i2c_master_default]
Compiling module xil_defaultlib.registerInterface
Compiling module xil_defaultlib.serialInterface
Compiling module xil_defaultlib.i2cSlave
Compiling module xil_defaultlib.i2cSlaveTop
Compiling architecture behav of entity xil_defaultlib.tb_nonsynth
Built simulation snapshot Tb_nonsynth_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Tb_nonsynth_behav -key {Behavioral:sim_1:Functional:Tb_nonsynth} -tclbatch {Tb_nonsynth.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source Tb_nonsynth.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Note: %% TESTING I2C MASTER %%
Time: 0 ps  Iteration: 0  Process: /Tb_nonsynth/test_vectors  File: C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sim_1/new/Tb_nonsynth.vhd
Stopped at time : 0 fs : File "C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sim_1/new/Tb_nonsynth.vhd" Line 303
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Tb_nonsynth_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:11 . Memory (MB): peak = 2260.789 ; gain = 0.000
run all
Stopped at time : 200 ns : File "C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sim_1/new/Tb_nonsynth.vhd" Line 310
run all
Stopped at time : 112775 ns : File "C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sim_1/new/Tb_nonsynth.vhd" Line 315
run all
Failure: \nTest Failed @112775000 ps - No Acknowledgement Received
Time: 112775 ns  Iteration: 2  Process: /Tb_nonsynth/line__397  File: C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sim_1/new/Tb_nonsynth.vhd
$finish called at time : 112775 ns : File "C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sim_1/new/Tb_nonsynth.vhd" Line 397
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Tb_nonsynth' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Tb_nonsynth_vlog.prj"
"xvhdl --incr --relax -prj Tb_nonsynth_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sim_1/new/Tb_nonsynth.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Tb_nonsynth'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto ea04d5cf4d994dd59aae2589337b9c46 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Tb_nonsynth_behav xil_defaultlib.Tb_nonsynth xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sources_1/new/serialInterface.v" Line 58. Module serialInterface has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling architecture behavioral of entity xil_defaultlib.async_rst_ckt [async_rst_ckt_default]
Compiling architecture behavioral of entity xil_defaultlib.synchronizer [synchronizer_default]
Compiling architecture behav of entity xil_defaultlib.my_i2c_master [my_i2c_master_default]
Compiling module xil_defaultlib.registerInterface
Compiling module xil_defaultlib.serialInterface
Compiling module xil_defaultlib.i2cSlave
Compiling module xil_defaultlib.i2cSlaveTop
Compiling architecture behav of entity xil_defaultlib.tb_nonsynth
Built simulation snapshot Tb_nonsynth_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
Note: %% TESTING I2C MASTER %%
Time: 0 ps  Iteration: 0  Process: /Tb_nonsynth/test_vectors  File: C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sim_1/new/Tb_nonsynth.vhd
Stopped at time : 0 fs : File "C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sim_1/new/Tb_nonsynth.vhd" Line 303
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 2260.789 ; gain = 0.000
run all
Stopped at time : 200 ns : File "C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sim_1/new/Tb_nonsynth.vhd" Line 310
run all
Stopped at time : 112775 ns : File "C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sim_1/new/Tb_nonsynth.vhd" Line 315
run all
Stopped at time : 227775 ns : File "C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sim_1/new/Tb_nonsynth.vhd" Line 320
run all
Stopped at time : 687775 ns : File "C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sim_1/new/Tb_nonsynth.vhd" Line 328
run all
Stopped at time : 932775 ns : File "C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sim_1/new/Tb_nonsynth.vhd" Line 338
run all
Failure: \nTest Failed @1172775000 ps - Data validation failed
Time: 1172775 ns  Iteration: 2  Process: /Tb_nonsynth/line__398  File: C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sim_1/new/Tb_nonsynth.vhd
$finish called at time : 1172775 ns : File "C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sim_1/new/Tb_nonsynth.vhd" Line 398
run all
Stopped at time : 1392775 ns : File "C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sim_1/new/Tb_nonsynth.vhd" Line 359
run all
Note: Test successfully finished !! ... No errors found ...
Time: 1537775 ns  Iteration: 1  Process: /Tb_nonsynth/test_vectors  File: C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sim_1/new/Tb_nonsynth.vhd
remove_bps -file {C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sim_1/new/Tb_nonsynth.vhd} -line 359
add_bp {C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sim_1/new/Tb_nonsynth.vhd} 359
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Tb_nonsynth' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Tb_nonsynth_vlog.prj"
"xvhdl --incr --relax -prj Tb_nonsynth_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto ea04d5cf4d994dd59aae2589337b9c46 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Tb_nonsynth_behav xil_defaultlib.Tb_nonsynth xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
Note: %% TESTING I2C MASTER %%
Time: 0 ps  Iteration: 0  Process: /Tb_nonsynth/test_vectors  File: C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sim_1/new/Tb_nonsynth.vhd
Stopped at time : 0 fs : File "C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sim_1/new/Tb_nonsynth.vhd" Line 303
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 2260.789 ; gain = 0.000
run all
Stopped at time : 200 ns : File "C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sim_1/new/Tb_nonsynth.vhd" Line 310
run all
Stopped at time : 112775 ns : File "C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sim_1/new/Tb_nonsynth.vhd" Line 315
run all
Stopped at time : 227775 ns : File "C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sim_1/new/Tb_nonsynth.vhd" Line 320
run all
Stopped at time : 687775 ns : File "C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sim_1/new/Tb_nonsynth.vhd" Line 328
add_bp {C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sim_1/new/Tb_nonsynth.vhd} 333
run all
Stopped at time : 817775 ns : File "C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sim_1/new/Tb_nonsynth.vhd" Line 333
run all
Stopped at time : 932775 ns : File "C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sim_1/new/Tb_nonsynth.vhd" Line 338
run all
Failure: \nTest Failed @1172775000 ps - Data validation failed
Time: 1172775 ns  Iteration: 2  Process: /Tb_nonsynth/line__398  File: C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sim_1/new/Tb_nonsynth.vhd
$finish called at time : 1172775 ns : File "C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sim_1/new/Tb_nonsynth.vhd" Line 398
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Tb_nonsynth' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Tb_nonsynth_vlog.prj"
"xvhdl --incr --relax -prj Tb_nonsynth_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto ea04d5cf4d994dd59aae2589337b9c46 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Tb_nonsynth_behav xil_defaultlib.Tb_nonsynth xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
Note: %% TESTING I2C MASTER %%
Time: 0 ps  Iteration: 0  Process: /Tb_nonsynth/test_vectors  File: C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sim_1/new/Tb_nonsynth.vhd
Stopped at time : 0 fs : File "C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sim_1/new/Tb_nonsynth.vhd" Line 303
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 2260.789 ; gain = 0.000
run all
Stopped at time : 200 ns : File "C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sim_1/new/Tb_nonsynth.vhd" Line 310
run all
Stopped at time : 112775 ns : File "C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sim_1/new/Tb_nonsynth.vhd" Line 315
run all
Stopped at time : 227775 ns : File "C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sim_1/new/Tb_nonsynth.vhd" Line 320
run all
Stopped at time : 687775 ns : File "C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sim_1/new/Tb_nonsynth.vhd" Line 328
run all
Stopped at time : 817775 ns : File "C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sim_1/new/Tb_nonsynth.vhd" Line 333
run all
Stopped at time : 932775 ns : File "C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sim_1/new/Tb_nonsynth.vhd" Line 338
run all
Failure: \nTest Failed @1172775000 ps - Data validation failed
Time: 1172775 ns  Iteration: 2  Process: /Tb_nonsynth/line__398  File: C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sim_1/new/Tb_nonsynth.vhd
$finish called at time : 1172775 ns : File "C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sim_1/new/Tb_nonsynth.vhd" Line 398
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
Note: %% TESTING I2C MASTER %%
Time: 0 ps  Iteration: 0  Process: /Tb_nonsynth/test_vectors  File: C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sim_1/new/Tb_nonsynth.vhd
Stopped at time : 0 fs : File "C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sim_1/new/Tb_nonsynth.vhd" Line 303
run all
Stopped at time : 200 ns : File "C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sim_1/new/Tb_nonsynth.vhd" Line 310
run all
Stopped at time : 112775 ns : File "C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sim_1/new/Tb_nonsynth.vhd" Line 315
run all
Stopped at time : 227775 ns : File "C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sim_1/new/Tb_nonsynth.vhd" Line 320
run all
Stopped at time : 687775 ns : File "C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sim_1/new/Tb_nonsynth.vhd" Line 328
run all
Stopped at time : 817775 ns : File "C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sim_1/new/Tb_nonsynth.vhd" Line 333
run all
Stopped at time : 932775 ns : File "C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sim_1/new/Tb_nonsynth.vhd" Line 338
add_bp {C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sim_1/new/Tb_nonsynth.vhd} 343
run all
Stopped at time : 1062775 ns : File "C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sim_1/new/Tb_nonsynth.vhd" Line 343
step
Stopped at time : 1062775 ns : File "C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sim_1/new/Tb_nonsynth.vhd" Line 345
run all
Failure: \nTest Failed @1172775000 ps - Data validation failed
Time: 1172775 ns  Iteration: 2  Process: /Tb_nonsynth/line__398  File: C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sim_1/new/Tb_nonsynth.vhd
$finish called at time : 1172775 ns : File "C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sim_1/new/Tb_nonsynth.vhd" Line 398
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.runs/synth_1

launch_runs synth_1 -jobs 8
[Mon Aug  2 20:10:07 2021] Launched synth_1...
Run output will be captured here: C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.runs/synth_1/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Tb_nonsynth' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Tb_nonsynth_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sources_1/new/i2cSlave.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module i2cSlave
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sources_1/new/i2cSlaveTop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module i2cSlaveTop
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sources_1/new/registerInterface.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module registerInterface
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sources_1/new/serialInterface.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module serialInterface
"xvhdl --incr --relax -prj Tb_nonsynth_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto ea04d5cf4d994dd59aae2589337b9c46 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Tb_nonsynth_behav xil_defaultlib.Tb_nonsynth xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sources_1/new/serialInterface.v" Line 58. Module serialInterface has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling architecture behavioral of entity xil_defaultlib.async_rst_ckt [async_rst_ckt_default]
Compiling architecture behavioral of entity xil_defaultlib.synchronizer [synchronizer_default]
Compiling architecture behav of entity xil_defaultlib.my_i2c_master [my_i2c_master_default]
Compiling module xil_defaultlib.registerInterface
Compiling module xil_defaultlib.serialInterface
Compiling module xil_defaultlib.i2cSlave
Compiling module xil_defaultlib.i2cSlaveTop
Compiling architecture behav of entity xil_defaultlib.tb_nonsynth
Built simulation snapshot Tb_nonsynth_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Tb_nonsynth_behav -key {Behavioral:sim_1:Functional:Tb_nonsynth} -tclbatch {Tb_nonsynth.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source Tb_nonsynth.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Note: %% TESTING I2C MASTER %%
Time: 0 ps  Iteration: 0  Process: /Tb_nonsynth/test_vectors  File: C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sim_1/new/Tb_nonsynth.vhd
Stopped at time : 0 fs : File "C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sim_1/new/Tb_nonsynth.vhd" Line 303
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Tb_nonsynth_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:10 . Memory (MB): peak = 2260.789 ; gain = 0.000
run all
Stopped at time : 200 ns : File "C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sim_1/new/Tb_nonsynth.vhd" Line 310
run all
Stopped at time : 112775 ns : File "C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sim_1/new/Tb_nonsynth.vhd" Line 315
run all
Stopped at time : 227775 ns : File "C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sim_1/new/Tb_nonsynth.vhd" Line 320
run all
Stopped at time : 687775 ns : File "C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sim_1/new/Tb_nonsynth.vhd" Line 328
run all
Stopped at time : 817775 ns : File "C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sim_1/new/Tb_nonsynth.vhd" Line 333
run all
Stopped at time : 932775 ns : File "C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sim_1/new/Tb_nonsynth.vhd" Line 338
run all
Stopped at time : 1062775 ns : File "C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sim_1/new/Tb_nonsynth.vhd" Line 343
run all
Stopped at time : 1392775 ns : File "C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sim_1/new/Tb_nonsynth.vhd" Line 359
run all
Note: Test successfully finished !! ... No errors found ...
Time: 1537775 ns  Iteration: 1  Process: /Tb_nonsynth/test_vectors  File: C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sim_1/new/Tb_nonsynth.vhd
run: Time (s): cpu = 00:00:08 ; elapsed = 00:00:15 . Memory (MB): peak = 2260.789 ; gain = 0.000
remove_bps -file {C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sim_1/new/Tb_nonsynth.vhd} -line 359
add_bp {C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sim_1/new/Tb_nonsynth.vhd} 359
add_bp {C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sim_1/new/Tb_nonsynth.vhd} 371
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Tb_nonsynth' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Tb_nonsynth_vlog.prj"
"xvhdl --incr --relax -prj Tb_nonsynth_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sim_1/new/Tb_nonsynth.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Tb_nonsynth'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto ea04d5cf4d994dd59aae2589337b9c46 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Tb_nonsynth_behav xil_defaultlib.Tb_nonsynth xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sources_1/new/serialInterface.v" Line 58. Module serialInterface has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling architecture behavioral of entity xil_defaultlib.async_rst_ckt [async_rst_ckt_default]
Compiling architecture behavioral of entity xil_defaultlib.synchronizer [synchronizer_default]
Compiling architecture behav of entity xil_defaultlib.my_i2c_master [my_i2c_master_default]
Compiling module xil_defaultlib.registerInterface
Compiling module xil_defaultlib.serialInterface
Compiling module xil_defaultlib.i2cSlave
Compiling module xil_defaultlib.i2cSlaveTop
Compiling architecture behav of entity xil_defaultlib.tb_nonsynth
Built simulation snapshot Tb_nonsynth_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
WARNING: [Simulator 45-24] Previous breakpoint at line 303 in file 'C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sim_1/new/Tb_nonsynth.vhd' not restored because it is no longer a breakable line.
WARNING: [Simulator 45-24] Previous breakpoint at line 315 in file 'C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sim_1/new/Tb_nonsynth.vhd' not restored because it is no longer a breakable line.
WARNING: [Simulator 45-24] Previous breakpoint at line 310 in file 'C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sim_1/new/Tb_nonsynth.vhd' not restored because it is no longer a breakable line.
WARNING: [Simulator 45-24] Previous breakpoint at line 338 in file 'C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sim_1/new/Tb_nonsynth.vhd' not restored because it is no longer a breakable line.
WARNING: [Simulator 45-24] Previous breakpoint at line 328 in file 'C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sim_1/new/Tb_nonsynth.vhd' not restored because it is no longer a breakable line.
WARNING: [Simulator 45-24] Previous breakpoint at line 320 in file 'C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sim_1/new/Tb_nonsynth.vhd' not restored because it is no longer a breakable line.
WARNING: [Simulator 45-24] Previous breakpoint at line 333 in file 'C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sim_1/new/Tb_nonsynth.vhd' not restored because it is no longer a breakable line.
WARNING: [Simulator 45-24] Previous breakpoint at line 343 in file 'C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sim_1/new/Tb_nonsynth.vhd' not restored because it is no longer a breakable line.
WARNING: [Simulator 45-24] Previous breakpoint at line 359 in file 'C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sim_1/new/Tb_nonsynth.vhd' not restored because it is no longer a breakable line.
WARNING: [Simulator 45-24] Previous breakpoint at line 371 in file 'C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sim_1/new/Tb_nonsynth.vhd' not restored because it is no longer a breakable line.
Note: %% TESTING I2C MASTER %%
Time: 0 ps  Iteration: 0  Process: /Tb_nonsynth/test_vectors  File: C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sim_1/new/Tb_nonsynth.vhd
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 2260.789 ; gain = 0.000
add_bp {C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sim_1/new/Tb_nonsynth.vhd} 304
add_bp {C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sim_1/new/Tb_nonsynth.vhd} 306
add_bp {C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sim_1/new/Tb_nonsynth.vhd} 311
add_bp {C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sim_1/new/Tb_nonsynth.vhd} 316
add_bp {C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sim_1/new/Tb_nonsynth.vhd} 321
add_bp {C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sim_1/new/Tb_nonsynth.vhd} 329
add_bp {C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sim_1/new/Tb_nonsynth.vhd} 334
add_bp {C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sim_1/new/Tb_nonsynth.vhd} 339
add_bp {C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sim_1/new/Tb_nonsynth.vhd} 344
remove_bps -file {C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sim_1/new/Tb_nonsynth.vhd} -line 344
add_bp {C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sim_1/new/Tb_nonsynth.vhd} 360
add_bp {C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sim_1/new/Tb_nonsynth.vhd} 344
add_bp {C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sim_1/new/Tb_nonsynth.vhd} 372
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
Note: %% TESTING I2C MASTER %%
Time: 0 ps  Iteration: 0  Process: /Tb_nonsynth/test_vectors  File: C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sim_1/new/Tb_nonsynth.vhd
Stopped at time : 0 fs : File "C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sim_1/new/Tb_nonsynth.vhd" Line 304
run all
Stopped at time : 100 ns : File "C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sim_1/new/Tb_nonsynth.vhd" Line 306
run all
Stopped at time : 200 ns : File "C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sim_1/new/Tb_nonsynth.vhd" Line 311
run all
Stopped at time : 112775 ns : File "C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sim_1/new/Tb_nonsynth.vhd" Line 316
run all
Stopped at time : 227775 ns : File "C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sim_1/new/Tb_nonsynth.vhd" Line 321
run all
Stopped at time : 687775 ns : File "C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sim_1/new/Tb_nonsynth.vhd" Line 329
run all
Stopped at time : 817775 ns : File "C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sim_1/new/Tb_nonsynth.vhd" Line 334
run all
Stopped at time : 932775 ns : File "C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sim_1/new/Tb_nonsynth.vhd" Line 339
run all
Stopped at time : 1062775 ns : File "C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sim_1/new/Tb_nonsynth.vhd" Line 344
run all
Failure: \nTest Failed @1172775000 ps - Data validation failed
Time: 1172775 ns  Iteration: 2  Process: /Tb_nonsynth/line__399  File: C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sim_1/new/Tb_nonsynth.vhd
$finish called at time : 1172775 ns : File "C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sim_1/new/Tb_nonsynth.vhd" Line 399
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Tb_nonsynth' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Tb_nonsynth_vlog.prj"
"xvhdl --incr --relax -prj Tb_nonsynth_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sim_1/new/Tb_nonsynth.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Tb_nonsynth'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto ea04d5cf4d994dd59aae2589337b9c46 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Tb_nonsynth_behav xil_defaultlib.Tb_nonsynth xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sources_1/new/serialInterface.v" Line 58. Module serialInterface has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling architecture behavioral of entity xil_defaultlib.async_rst_ckt [async_rst_ckt_default]
Compiling architecture behavioral of entity xil_defaultlib.synchronizer [synchronizer_default]
Compiling architecture behav of entity xil_defaultlib.my_i2c_master [my_i2c_master_default]
Compiling module xil_defaultlib.registerInterface
Compiling module xil_defaultlib.serialInterface
Compiling module xil_defaultlib.i2cSlave
Compiling module xil_defaultlib.i2cSlaveTop
Compiling architecture behav of entity xil_defaultlib.tb_nonsynth
Built simulation snapshot Tb_nonsynth_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
Note: %% TESTING I2C MASTER %%
Time: 0 ps  Iteration: 0  Process: /Tb_nonsynth/test_vectors  File: C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sim_1/new/Tb_nonsynth.vhd
Stopped at time : 0 fs : File "C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sim_1/new/Tb_nonsynth.vhd" Line 304
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 2260.789 ; gain = 0.000
run all
Stopped at time : 100 ns : File "C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sim_1/new/Tb_nonsynth.vhd" Line 306
run all
Stopped at time : 200 ns : File "C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sim_1/new/Tb_nonsynth.vhd" Line 311
run all
Stopped at time : 112775 ns : File "C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sim_1/new/Tb_nonsynth.vhd" Line 316
run all
Stopped at time : 227775 ns : File "C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sim_1/new/Tb_nonsynth.vhd" Line 321
run all
Stopped at time : 687775 ns : File "C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sim_1/new/Tb_nonsynth.vhd" Line 329
run all
Stopped at time : 817775 ns : File "C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sim_1/new/Tb_nonsynth.vhd" Line 334
run all
Stopped at time : 932775 ns : File "C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sim_1/new/Tb_nonsynth.vhd" Line 339
run all
Stopped at time : 1062775 ns : File "C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sim_1/new/Tb_nonsynth.vhd" Line 344
run all
Stopped at time : 1392775 ns : File "C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sim_1/new/Tb_nonsynth.vhd" Line 360
run all
Stopped at time : 1502775 ns : File "C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sim_1/new/Tb_nonsynth.vhd" Line 372
add_bp {C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sim_1/new/Tb_nonsynth.vhd} 374
run all
Stopped at time : 1537775 ns : File "C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sim_1/new/Tb_nonsynth.vhd" Line 374
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Tb_nonsynth' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Tb_nonsynth_vlog.prj"
"xvhdl --incr --relax -prj Tb_nonsynth_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sim_1/new/Tb_nonsynth.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Tb_nonsynth'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto ea04d5cf4d994dd59aae2589337b9c46 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Tb_nonsynth_behav xil_defaultlib.Tb_nonsynth xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sources_1/new/serialInterface.v" Line 58. Module serialInterface has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling architecture behavioral of entity xil_defaultlib.async_rst_ckt [async_rst_ckt_default]
Compiling architecture behavioral of entity xil_defaultlib.synchronizer [synchronizer_default]
Compiling architecture behav of entity xil_defaultlib.my_i2c_master [my_i2c_master_default]
Compiling module xil_defaultlib.registerInterface
Compiling module xil_defaultlib.serialInterface
Compiling module xil_defaultlib.i2cSlave
Compiling module xil_defaultlib.i2cSlaveTop
Compiling architecture behav of entity xil_defaultlib.tb_nonsynth
Built simulation snapshot Tb_nonsynth_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
Note: %% TESTING I2C MASTER %%
Time: 0 ps  Iteration: 0  Process: /Tb_nonsynth/test_vectors  File: C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sim_1/new/Tb_nonsynth.vhd
Stopped at time : 0 fs : File "C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sim_1/new/Tb_nonsynth.vhd" Line 304
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 2260.789 ; gain = 0.000
run all
Stopped at time : 100 ns : File "C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sim_1/new/Tb_nonsynth.vhd" Line 306
run all
Stopped at time : 200 ns : File "C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sim_1/new/Tb_nonsynth.vhd" Line 311
run all
Stopped at time : 112775 ns : File "C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sim_1/new/Tb_nonsynth.vhd" Line 316
run all
Stopped at time : 227775 ns : File "C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sim_1/new/Tb_nonsynth.vhd" Line 321
run all
Stopped at time : 687775 ns : File "C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sim_1/new/Tb_nonsynth.vhd" Line 329
run all
Stopped at time : 817775 ns : File "C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sim_1/new/Tb_nonsynth.vhd" Line 334
run all
Stopped at time : 932775 ns : File "C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sim_1/new/Tb_nonsynth.vhd" Line 339
run all
Stopped at time : 1062775 ns : File "C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sim_1/new/Tb_nonsynth.vhd" Line 344
run all
Failure: \nTest Failed @1172775000 ps - Data validation failed
Time: 1172775 ns  Iteration: 2  Process: /Tb_nonsynth/line__399  File: C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sim_1/new/Tb_nonsynth.vhd
$finish called at time : 1172775 ns : File "C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sim_1/new/Tb_nonsynth.vhd" Line 399
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.runs/synth_1

launch_runs synth_1 -jobs 8
[Mon Aug  2 20:21:14 2021] Launched synth_1...
Run output will be captured here: C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.runs/synth_1/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Tb_nonsynth' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Tb_nonsynth_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sources_1/new/i2cSlave.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module i2cSlave
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sources_1/new/i2cSlaveTop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module i2cSlaveTop
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sources_1/new/registerInterface.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module registerInterface
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sources_1/new/serialInterface.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module serialInterface
"xvhdl --incr --relax -prj Tb_nonsynth_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto ea04d5cf4d994dd59aae2589337b9c46 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Tb_nonsynth_behav xil_defaultlib.Tb_nonsynth xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sources_1/new/serialInterface.v" Line 58. Module serialInterface has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling architecture behavioral of entity xil_defaultlib.async_rst_ckt [async_rst_ckt_default]
Compiling architecture behavioral of entity xil_defaultlib.synchronizer [synchronizer_default]
Compiling architecture behav of entity xil_defaultlib.my_i2c_master [my_i2c_master_default]
Compiling module xil_defaultlib.registerInterface
Compiling module xil_defaultlib.serialInterface
Compiling module xil_defaultlib.i2cSlave
Compiling module xil_defaultlib.i2cSlaveTop
Compiling architecture behav of entity xil_defaultlib.tb_nonsynth
Built simulation snapshot Tb_nonsynth_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Tb_nonsynth_behav -key {Behavioral:sim_1:Functional:Tb_nonsynth} -tclbatch {Tb_nonsynth.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source Tb_nonsynth.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Note: %% TESTING I2C MASTER %%
Time: 0 ps  Iteration: 0  Process: /Tb_nonsynth/test_vectors  File: C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sim_1/new/Tb_nonsynth.vhd
Stopped at time : 0 fs : File "C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sim_1/new/Tb_nonsynth.vhd" Line 304
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Tb_nonsynth_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:11 . Memory (MB): peak = 2260.789 ; gain = 0.000
run all
Stopped at time : 100 ns : File "C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sim_1/new/Tb_nonsynth.vhd" Line 306
run all
Stopped at time : 200 ns : File "C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sim_1/new/Tb_nonsynth.vhd" Line 311
run all
Stopped at time : 112775 ns : File "C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sim_1/new/Tb_nonsynth.vhd" Line 316
run all
Stopped at time : 227775 ns : File "C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sim_1/new/Tb_nonsynth.vhd" Line 321
run all
Stopped at time : 687775 ns : File "C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sim_1/new/Tb_nonsynth.vhd" Line 329
run all
Stopped at time : 817775 ns : File "C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sim_1/new/Tb_nonsynth.vhd" Line 334
run all
Stopped at time : 932775 ns : File "C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sim_1/new/Tb_nonsynth.vhd" Line 339
run all
Stopped at time : 1062775 ns : File "C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sim_1/new/Tb_nonsynth.vhd" Line 344
run all
Failure: \nTest Failed @1172775000 ps - Data validation failed
Time: 1172775 ns  Iteration: 2  Process: /Tb_nonsynth/line__399  File: C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sim_1/new/Tb_nonsynth.vhd
$finish called at time : 1172775 ns : File "C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sim_1/new/Tb_nonsynth.vhd" Line 399
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
Note: %% TESTING I2C MASTER %%
Time: 0 ps  Iteration: 0  Process: /Tb_nonsynth/test_vectors  File: C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sim_1/new/Tb_nonsynth.vhd
Stopped at time : 0 fs : File "C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sim_1/new/Tb_nonsynth.vhd" Line 304
run all
Stopped at time : 100 ns : File "C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sim_1/new/Tb_nonsynth.vhd" Line 306
run all
Stopped at time : 200 ns : File "C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sim_1/new/Tb_nonsynth.vhd" Line 311
run all
Stopped at time : 112775 ns : File "C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sim_1/new/Tb_nonsynth.vhd" Line 316
run all
Stopped at time : 227775 ns : File "C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sim_1/new/Tb_nonsynth.vhd" Line 321
run all
Stopped at time : 687775 ns : File "C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sim_1/new/Tb_nonsynth.vhd" Line 329
run all
Stopped at time : 817775 ns : File "C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sim_1/new/Tb_nonsynth.vhd" Line 334
run all
Stopped at time : 932775 ns : File "C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sim_1/new/Tb_nonsynth.vhd" Line 339
run all
Stopped at time : 1062775 ns : File "C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sim_1/new/Tb_nonsynth.vhd" Line 344
step
Stopped at time : 1062775 ns : File "C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sim_1/new/Tb_nonsynth.vhd" Line 346
step
Stopped at time : 1062775 ns : File "C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sim_1/new/Tb_nonsynth.vhd" Line 208
step
Stopped at time : 1062775 ns : File "C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sim_1/new/Tb_nonsynth.vhd" Line 209
step
Stopped at time : 1062775 ns : File "C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sim_1/new/Tb_nonsynth.vhd" Line 210
step
Stopped at time : 1062775 ns : File "C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sources_1/new/i2cSlave.v" Line 102
step
Stopped at time : 1062775 ns : File "C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sources_1/new/i2cSlave.v" Line 105
step
Stopped at time : 1062775 ns : File "C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sources_1/new/i2cSlave.v" Line 101
step
Stopped at time : 1062775 ns : File "C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sources_1/new/i2cSlave.v" Line 112
step
Stopped at time : 1062775 ns : File "C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sources_1/new/i2cSlave.v" Line 119
step
Stopped at time : 1062775 ns : File "C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sources_1/new/i2cSlave.v" Line 120
step
Stopped at time : 1062775 ns : File "C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sources_1/new/i2cSlave.v" Line 121
step
Stopped at time : 1062775 ns : File "C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sources_1/new/i2cSlave.v" Line 122
step
Stopped at time : 1062775 ns : File "C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sources_1/new/i2cSlave.v" Line 125
step
Stopped at time : 1062775 ns : File "C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sources_1/new/i2cSlave.v" Line 127
step
Stopped at time : 1062775 ns : File "C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sources_1/new/i2cSlave.v" Line 128
step
Stopped at time : 1062775 ns : File "C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sources_1/new/i2cSlave.v" Line 111
step
Stopped at time : 1062775 ns : File "C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sources_1/new/i2cSlave.v" Line 140
step
Stopped at time : 1062775 ns : File "C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sources_1/new/i2cSlave.v" Line 145
step
Stopped at time : 1062775 ns : File "C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sources_1/new/i2cSlave.v" Line 146
step
Stopped at time : 1062775 ns : File "C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sources_1/new/i2cSlave.v" Line 139
step
Stopped at time : 1062775 ns : File "C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sources_1/new/i2cSlave.v" Line 152
step
Stopped at time : 1062775 ns : File "C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sources_1/new/i2cSlave.v" Line 157
step
Stopped at time : 1062775 ns : File "C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sources_1/new/i2cSlave.v" Line 160
step
Stopped at time : 1062775 ns : File "C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sources_1/new/i2cSlave.v" Line 161
step
Stopped at time : 1062775 ns : File "C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sources_1/new/i2cSlave.v" Line 163
step
Stopped at time : 1062775 ns : File "C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sources_1/new/i2cSlave.v" Line 164
step
Stopped at time : 1062775 ns : File "C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sources_1/new/i2cSlave.v" Line 166
step
Stopped at time : 1062775 ns : File "C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sources_1/new/i2cSlave.v" Line 151
step
Stopped at time : 1062775 ns : File "C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sources_1/new/registerInterface.v" Line 88
step
Stopped at time : 1062775 ns : File "C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sources_1/new/registerInterface.v" Line 89
step
Stopped at time : 1062775 ns : File "C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sources_1/new/registerInterface.v" Line 87
step
Stopped at time : 1062775 ns : File "C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sources_1/new/registerInterface.v" Line 103
step
Stopped at time : 1062775 ns : File "C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sources_1/new/registerInterface.v" Line 102
step
Stopped at time : 1062775 ns : File "C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sources_1/new/serialInterface.v" Line 330
step
Stopped at time : 1062775 ns : File "C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sources_1/new/serialInterface.v" Line 333
step
Stopped at time : 1062775 ns : File "C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sources_1/new/serialInterface.v" Line 328
step
Stopped at time : 1062775 ns : File "C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sources_1/new/serialInterface.v" Line 339
step
Stopped at time : 1062775 ns : File "C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sources_1/new/serialInterface.v" Line 353
step
Stopped at time : 1062775 ns : File "C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sources_1/new/serialInterface.v" Line 354
step
Stopped at time : 1062775 ns : File "C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sources_1/new/serialInterface.v" Line 355
step
Stopped at time : 1062775 ns : File "C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sources_1/new/serialInterface.v" Line 356
step
Stopped at time : 1062775 ns : File "C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sources_1/new/serialInterface.v" Line 357
step
Stopped at time : 1062775 ns : File "C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sources_1/new/serialInterface.v" Line 358
step
Stopped at time : 1062775 ns : File "C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sources_1/new/serialInterface.v" Line 359
step
Stopped at time : 1062775 ns : File "C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sources_1/new/serialInterface.v" Line 360
step
Stopped at time : 1062775 ns : File "C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sources_1/new/serialInterface.v" Line 361
step
Stopped at time : 1062775 ns : File "C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sources_1/new/serialInterface.v" Line 337
step
Stopped at time : 1062780 ns : File "C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sim_1/new/Tb_nonsynth.vhd" Line 386
step
Stopped at time : 1062780 ns : File "C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sim_1/new/Tb_nonsynth.vhd" Line 387
step
Stopped at time : 1062780 ns : File "C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sources_1/new/async_rst_ckt.vhd" Line 59
step
Stopped at time : 1062780 ns : File "C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sources_1/new/async_rst_ckt.vhd" Line 61
step
Stopped at time : 1062780 ns : File "C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sources_1/new/synchronizer.vhd" Line 56
step
Stopped at time : 1062780 ns : File "C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sources_1/new/synchronizer.vhd" Line 56
step
Stopped at time : 1062780 ns : File "C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sources_1/new/my_i2c_master.vhd" Line 465
step
Stopped at time : 1062780 ns : File "C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sources_1/new/my_i2c_master.vhd" Line 468
step
Stopped at time : 1062785 ns : File "C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sim_1/new/Tb_nonsynth.vhd" Line 388
step
Stopped at time : 1062785 ns : File "C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sim_1/new/Tb_nonsynth.vhd" Line 389
step
Stopped at time : 1062785 ns : File "C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sources_1/new/async_rst_ckt.vhd" Line 59
step
Stopped at time : 1062785 ns : File "C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sources_1/new/async_rst_ckt.vhd" Line 61
step
Stopped at time : 1062785 ns : File "C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sources_1/new/async_rst_ckt.vhd" Line 62
step
Stopped at time : 1062785 ns : File "C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sources_1/new/synchronizer.vhd" Line 56
step
Stopped at time : 1062785 ns : File "C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sources_1/new/synchronizer.vhd" Line 57
step
Stopped at time : 1062785 ns : File "C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sources_1/new/synchronizer.vhd" Line 56
step
Stopped at time : 1062785 ns : File "C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sources_1/new/synchronizer.vhd" Line 57
step
Stopped at time : 1062785 ns : File "C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sources_1/new/my_i2c_master.vhd" Line 465
step
Stopped at time : 1062785 ns : File "C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sources_1/new/my_i2c_master.vhd" Line 468
step
Stopped at time : 1062785 ns : File "C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sources_1/new/my_i2c_master.vhd" Line 469
step
Stopped at time : 1062785 ns : File "C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sources_1/new/my_i2c_master.vhd" Line 470
step
Stopped at time : 1062785 ns : File "C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sources_1/new/my_i2c_master.vhd" Line 474
step
Stopped at time : 1062785 ns : File "C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sources_1/new/i2cSlave.v" Line 102
step
Stopped at time : 1062785 ns : File "C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sources_1/new/i2cSlave.v" Line 105
step
Stopped at time : 1062785 ns : File "C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sources_1/new/i2cSlave.v" Line 101
step
Stopped at time : 1062785 ns : File "C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sources_1/new/i2cSlave.v" Line 112
step
Stopped at time : 1062785 ns : File "C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sources_1/new/i2cSlave.v" Line 119
step
Stopped at time : 1062785 ns : File "C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sources_1/new/i2cSlave.v" Line 120
step
Stopped at time : 1062785 ns : File "C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sources_1/new/i2cSlave.v" Line 121
step
Stopped at time : 1062785 ns : File "C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sources_1/new/i2cSlave.v" Line 122
step
Stopped at time : 1062785 ns : File "C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sources_1/new/i2cSlave.v" Line 125
step
Stopped at time : 1062785 ns : File "C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sources_1/new/i2cSlave.v" Line 127
step
Stopped at time : 1062785 ns : File "C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sources_1/new/i2cSlave.v" Line 128
step
Stopped at time : 1062785 ns : File "C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sources_1/new/i2cSlave.v" Line 111
step
Stopped at time : 1062785 ns : File "C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sources_1/new/i2cSlave.v" Line 140
step
Stopped at time : 1062785 ns : File "C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sources_1/new/i2cSlave.v" Line 145
step
Stopped at time : 1062785 ns : File "C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sources_1/new/i2cSlave.v" Line 146
step
Stopped at time : 1062785 ns : File "C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sources_1/new/i2cSlave.v" Line 139
step
Stopped at time : 1062785 ns : File "C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sources_1/new/i2cSlave.v" Line 152
step
Stopped at time : 1062785 ns : File "C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sources_1/new/i2cSlave.v" Line 157
step
Stopped at time : 1062785 ns : File "C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sources_1/new/i2cSlave.v" Line 160
step
Stopped at time : 1062785 ns : File "C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sources_1/new/i2cSlave.v" Line 161
step
Stopped at time : 1062785 ns : File "C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sources_1/new/i2cSlave.v" Line 163
step
Stopped at time : 1062785 ns : File "C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sources_1/new/i2cSlave.v" Line 164
step
Stopped at time : 1062785 ns : File "C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sources_1/new/i2cSlave.v" Line 166
step
Stopped at time : 1062785 ns : File "C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sources_1/new/i2cSlave.v" Line 151
step
Stopped at time : 1062785 ns : File "C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sources_1/new/registerInterface.v" Line 88
step
Stopped at time : 1062785 ns : File "C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sources_1/new/registerInterface.v" Line 89
step
Stopped at time : 1062785 ns : File "C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sources_1/new/registerInterface.v" Line 87
step
Stopped at time : 1062785 ns : File "C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sources_1/new/registerInterface.v" Line 103
step
Stopped at time : 1062785 ns : File "C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sources_1/new/registerInterface.v" Line 102
step
Stopped at time : 1062785 ns : File "C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sources_1/new/serialInterface.v" Line 330
step
Stopped at time : 1062785 ns : File "C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sources_1/new/serialInterface.v" Line 333
step
Stopped at time : 1062785 ns : File "C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sources_1/new/serialInterface.v" Line 328
step
Stopped at time : 1062785 ns : File "C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sources_1/new/serialInterface.v" Line 339
step
Stopped at time : 1062785 ns : File "C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sources_1/new/serialInterface.v" Line 353
step
Stopped at time : 1062785 ns : File "C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sources_1/new/serialInterface.v" Line 354
step
Stopped at time : 1062785 ns : File "C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sources_1/new/serialInterface.v" Line 355
step
Stopped at time : 1062785 ns : File "C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sources_1/new/serialInterface.v" Line 356
step
Stopped at time : 1062785 ns : File "C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sources_1/new/serialInterface.v" Line 357
step
Stopped at time : 1062785 ns : File "C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sources_1/new/serialInterface.v" Line 358
step
Stopped at time : 1062785 ns : File "C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sources_1/new/serialInterface.v" Line 359
step
Stopped at time : 1062785 ns : File "C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sources_1/new/serialInterface.v" Line 360
step
Stopped at time : 1062785 ns : File "C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sources_1/new/serialInterface.v" Line 361
step
Stopped at time : 1062785 ns : File "C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sources_1/new/serialInterface.v" Line 337
step
Stopped at time : 1062790 ns : File "C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sim_1/new/Tb_nonsynth.vhd" Line 386
step
Stopped at time : 1062790 ns : File "C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sim_1/new/Tb_nonsynth.vhd" Line 387
step
Stopped at time : 1062790 ns : File "C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sources_1/new/async_rst_ckt.vhd" Line 59
step
Stopped at time : 1062790 ns : File "C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sources_1/new/async_rst_ckt.vhd" Line 61
step
Stopped at time : 1062790 ns : File "C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sources_1/new/synchronizer.vhd" Line 56
step
Stopped at time : 1062790 ns : File "C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sources_1/new/synchronizer.vhd" Line 56
step
Stopped at time : 1062790 ns : File "C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sources_1/new/my_i2c_master.vhd" Line 465
step
Stopped at time : 1062790 ns : File "C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sources_1/new/my_i2c_master.vhd" Line 468
step
Stopped at time : 1062795 ns : File "C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sim_1/new/Tb_nonsynth.vhd" Line 388
step
Stopped at time : 1062795 ns : File "C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sim_1/new/Tb_nonsynth.vhd" Line 389
step
Stopped at time : 1062795 ns : File "C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sources_1/new/async_rst_ckt.vhd" Line 59
step
Stopped at time : 1062795 ns : File "C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sources_1/new/async_rst_ckt.vhd" Line 61
step
Stopped at time : 1062795 ns : File "C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sources_1/new/async_rst_ckt.vhd" Line 62
step
Stopped at time : 1062795 ns : File "C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sources_1/new/synchronizer.vhd" Line 56
run all
Failure: \nTest Failed @1172775000 ps - Data validation failed
Time: 1172775 ns  Iteration: 2  Process: /Tb_nonsynth/line__399  File: C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sim_1/new/Tb_nonsynth.vhd
$finish called at time : 1172775 ns : File "C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sim_1/new/Tb_nonsynth.vhd" Line 399
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.runs/synth_1

launch_runs synth_1 -jobs 8
[Mon Aug  2 20:35:54 2021] Launched synth_1...
Run output will be captured here: C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.runs/synth_1/runme.log
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Tb_nonsynth' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Tb_nonsynth_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sources_1/new/i2cSlave.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module i2cSlave
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sources_1/new/i2cSlaveTop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module i2cSlaveTop
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sources_1/new/registerInterface.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module registerInterface
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sources_1/new/serialInterface.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module serialInterface
"xvhdl --incr --relax -prj Tb_nonsynth_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto ea04d5cf4d994dd59aae2589337b9c46 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Tb_nonsynth_behav xil_defaultlib.Tb_nonsynth xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sources_1/new/serialInterface.v" Line 58. Module serialInterface has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling architecture behavioral of entity xil_defaultlib.async_rst_ckt [async_rst_ckt_default]
Compiling architecture behavioral of entity xil_defaultlib.synchronizer [synchronizer_default]
Compiling architecture behav of entity xil_defaultlib.my_i2c_master [my_i2c_master_default]
Compiling module xil_defaultlib.registerInterface
Compiling module xil_defaultlib.serialInterface
Compiling module xil_defaultlib.i2cSlave
Compiling module xil_defaultlib.i2cSlaveTop
Compiling architecture behav of entity xil_defaultlib.tb_nonsynth
Built simulation snapshot Tb_nonsynth_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
Note: %% TESTING I2C MASTER %%
Time: 0 ps  Iteration: 0  Process: /Tb_nonsynth/test_vectors  File: C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sim_1/new/Tb_nonsynth.vhd
Stopped at time : 0 fs : File "C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sim_1/new/Tb_nonsynth.vhd" Line 304
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 2260.789 ; gain = 0.000
run all
Stopped at time : 100 ns : File "C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sim_1/new/Tb_nonsynth.vhd" Line 306
run all
Stopped at time : 200 ns : File "C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sim_1/new/Tb_nonsynth.vhd" Line 311
run all
Stopped at time : 112775 ns : File "C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sim_1/new/Tb_nonsynth.vhd" Line 316
run all
Stopped at time : 227775 ns : File "C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sim_1/new/Tb_nonsynth.vhd" Line 321
run all
Stopped at time : 687775 ns : File "C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sim_1/new/Tb_nonsynth.vhd" Line 329
run all
Stopped at time : 817775 ns : File "C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sim_1/new/Tb_nonsynth.vhd" Line 334
run all
Stopped at time : 932775 ns : File "C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sim_1/new/Tb_nonsynth.vhd" Line 339
run all
Stopped at time : 1062775 ns : File "C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sim_1/new/Tb_nonsynth.vhd" Line 344
run all
Failure: \nTest Failed @1172775000 ps - Data validation failed
Time: 1172775 ns  Iteration: 2  Process: /Tb_nonsynth/line__399  File: C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sim_1/new/Tb_nonsynth.vhd
$finish called at time : 1172775 ns : File "C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sim_1/new/Tb_nonsynth.vhd" Line 399
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Tb_nonsynth' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Tb_nonsynth_vlog.prj"
"xvhdl --incr --relax -prj Tb_nonsynth_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sim_1/new/Tb_nonsynth.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Tb_nonsynth'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto ea04d5cf4d994dd59aae2589337b9c46 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Tb_nonsynth_behav xil_defaultlib.Tb_nonsynth xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sources_1/new/serialInterface.v" Line 58. Module serialInterface has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling architecture behavioral of entity xil_defaultlib.async_rst_ckt [async_rst_ckt_default]
Compiling architecture behavioral of entity xil_defaultlib.synchronizer [synchronizer_default]
Compiling architecture behav of entity xil_defaultlib.my_i2c_master [my_i2c_master_default]
Compiling module xil_defaultlib.registerInterface
Compiling module xil_defaultlib.serialInterface
Compiling module xil_defaultlib.i2cSlave
Compiling module xil_defaultlib.i2cSlaveTop
Compiling architecture behav of entity xil_defaultlib.tb_nonsynth
Built simulation snapshot Tb_nonsynth_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
WARNING: [Simulator 45-24] Previous breakpoint at line 304 in file 'C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sim_1/new/Tb_nonsynth.vhd' not restored because it is no longer a breakable line.
WARNING: [Simulator 45-24] Previous breakpoint at line 311 in file 'C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sim_1/new/Tb_nonsynth.vhd' not restored because it is no longer a breakable line.
WARNING: [Simulator 45-24] Previous breakpoint at line 316 in file 'C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sim_1/new/Tb_nonsynth.vhd' not restored because it is no longer a breakable line.
WARNING: [Simulator 45-24] Previous breakpoint at line 321 in file 'C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sim_1/new/Tb_nonsynth.vhd' not restored because it is no longer a breakable line.
WARNING: [Simulator 45-24] Previous breakpoint at line 329 in file 'C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sim_1/new/Tb_nonsynth.vhd' not restored because it is no longer a breakable line.
WARNING: [Simulator 45-24] Previous breakpoint at line 334 in file 'C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sim_1/new/Tb_nonsynth.vhd' not restored because it is no longer a breakable line.
WARNING: [Simulator 45-24] Previous breakpoint at line 339 in file 'C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sim_1/new/Tb_nonsynth.vhd' not restored because it is no longer a breakable line.
WARNING: [Simulator 45-24] Previous breakpoint at line 360 in file 'C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sim_1/new/Tb_nonsynth.vhd' not restored because it is no longer a breakable line.
WARNING: [Simulator 45-24] Previous breakpoint at line 344 in file 'C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sim_1/new/Tb_nonsynth.vhd' not restored because it is no longer a breakable line.
WARNING: [Simulator 45-24] Previous breakpoint at line 372 in file 'C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sim_1/new/Tb_nonsynth.vhd' not restored because it is no longer a breakable line.
WARNING: [Simulator 45-24] Previous breakpoint at line 374 in file 'C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sim_1/new/Tb_nonsynth.vhd' not restored because it is no longer a breakable line.
Note: %% TESTING I2C MASTER %%
Time: 0 ps  Iteration: 0  Process: /Tb_nonsynth/test_vectors  File: C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sim_1/new/Tb_nonsynth.vhd
Stopped at time : 100 ns : File "C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sim_1/new/Tb_nonsynth.vhd" Line 306
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 2260.789 ; gain = 0.000
run all
Failure: \nTest Failed @1282775000 ps - Data validation failed
Time: 1282775 ns  Iteration: 2  Process: /Tb_nonsynth/line__400  File: C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sim_1/new/Tb_nonsynth.vhd
$finish called at time : 1282775 ns : File "C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sim_1/new/Tb_nonsynth.vhd" Line 400
run all
Note: Test successfully finished !! ... No errors found ...
Time: 1537775 ns  Iteration: 1  Process: /Tb_nonsynth/test_vectors  File: C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sim_1/new/Tb_nonsynth.vhd
run: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 2260.789 ; gain = 0.000
add_bp {C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sim_1/new/Tb_nonsynth.vhd} 305
add_bp {C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sim_1/new/Tb_nonsynth.vhd} 307
remove_bps -file {C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sim_1/new/Tb_nonsynth.vhd} -line 306
add_bp {C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sim_1/new/Tb_nonsynth.vhd} 312
add_bp {C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sim_1/new/Tb_nonsynth.vhd} 317
add_bp {C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sim_1/new/Tb_nonsynth.vhd} 322
add_bp {C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sim_1/new/Tb_nonsynth.vhd} 330
add_bp {C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sim_1/new/Tb_nonsynth.vhd} 335
add_bp {C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sim_1/new/Tb_nonsynth.vhd} 340
add_bp {C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sim_1/new/Tb_nonsynth.vhd} 345
add_bp {C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sim_1/new/Tb_nonsynth.vhd} 361
add_bp {C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sim_1/new/Tb_nonsynth.vhd} 373
add_bp {C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sim_1/new/Tb_nonsynth.vhd} 375
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Tb_nonsynth' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Tb_nonsynth_vlog.prj"
"xvhdl --incr --relax -prj Tb_nonsynth_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto ea04d5cf4d994dd59aae2589337b9c46 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Tb_nonsynth_behav xil_defaultlib.Tb_nonsynth xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
Note: %% TESTING I2C MASTER %%
Time: 0 ps  Iteration: 0  Process: /Tb_nonsynth/test_vectors  File: C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sim_1/new/Tb_nonsynth.vhd
Stopped at time : 0 fs : File "C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sim_1/new/Tb_nonsynth.vhd" Line 305
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 2260.789 ; gain = 0.000
run all
Stopped at time : 100 ns : File "C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sim_1/new/Tb_nonsynth.vhd" Line 307
run all
Stopped at time : 200 ns : File "C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sim_1/new/Tb_nonsynth.vhd" Line 312
run all
Stopped at time : 112775 ns : File "C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sim_1/new/Tb_nonsynth.vhd" Line 317
run all
Stopped at time : 227775 ns : File "C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sim_1/new/Tb_nonsynth.vhd" Line 322
run all
Stopped at time : 687775 ns : File "C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sim_1/new/Tb_nonsynth.vhd" Line 330
run all
Stopped at time : 817775 ns : File "C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sim_1/new/Tb_nonsynth.vhd" Line 335
run all
Stopped at time : 932775 ns : File "C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sim_1/new/Tb_nonsynth.vhd" Line 340
run all
Stopped at time : 1062775 ns : File "C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sim_1/new/Tb_nonsynth.vhd" Line 345
run all
Failure: \nTest Failed @1282775000 ps - Data validation failed
Time: 1282775 ns  Iteration: 2  Process: /Tb_nonsynth/line__400  File: C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sim_1/new/Tb_nonsynth.vhd
$finish called at time : 1282775 ns : File "C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sim_1/new/Tb_nonsynth.vhd" Line 400
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
Note: %% TESTING I2C MASTER %%
Time: 0 ps  Iteration: 0  Process: /Tb_nonsynth/test_vectors  File: C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sim_1/new/Tb_nonsynth.vhd
Stopped at time : 0 fs : File "C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sim_1/new/Tb_nonsynth.vhd" Line 305
run all
Stopped at time : 100 ns : File "C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sim_1/new/Tb_nonsynth.vhd" Line 307
run all
Stopped at time : 200 ns : File "C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sim_1/new/Tb_nonsynth.vhd" Line 312
run all
Stopped at time : 112775 ns : File "C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sim_1/new/Tb_nonsynth.vhd" Line 317
run all
Stopped at time : 227775 ns : File "C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sim_1/new/Tb_nonsynth.vhd" Line 322
run all
Stopped at time : 687775 ns : File "C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sim_1/new/Tb_nonsynth.vhd" Line 330
run all
Stopped at time : 817775 ns : File "C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sim_1/new/Tb_nonsynth.vhd" Line 335
run all
Stopped at time : 932775 ns : File "C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sim_1/new/Tb_nonsynth.vhd" Line 340
run all
Stopped at time : 1062775 ns : File "C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sim_1/new/Tb_nonsynth.vhd" Line 345
run all
Failure: \nTest Failed @1282775000 ps - Data validation failed
Time: 1282775 ns  Iteration: 2  Process: /Tb_nonsynth/line__400  File: C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sim_1/new/Tb_nonsynth.vhd
$finish called at time : 1282775 ns : File "C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sim_1/new/Tb_nonsynth.vhd" Line 400
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Tb_nonsynth' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Tb_nonsynth_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sources_1/new/i2cSlave.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module i2cSlave
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sources_1/new/i2cSlaveTop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module i2cSlaveTop
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sources_1/new/registerInterface.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module registerInterface
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sources_1/new/serialInterface.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module serialInterface
"xvhdl --incr --relax -prj Tb_nonsynth_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sim_1/new/Tb_nonsynth.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Tb_nonsynth'
ERROR: [VRFC 10-275] actual std_logic_vector of formal data_i2c_in must be a variable [C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sim_1/new/Tb_nonsynth.vhd:315]
ERROR: [VRFC 10-3782] unit 'behav' ignored due to previous errors [C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sim_1/new/Tb_nonsynth.vhd:26]
INFO: [VRFC 10-3070] VHDL file 'C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sim_1/new/Tb_nonsynth.vhd' ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.sim/sim_1/behav/xsim/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.sim/sim_1/behav/xsim/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Tb_nonsynth' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Tb_nonsynth_vlog.prj"
"xvhdl --incr --relax -prj Tb_nonsynth_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sim_1/new/Tb_nonsynth.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Tb_nonsynth'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto ea04d5cf4d994dd59aae2589337b9c46 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Tb_nonsynth_behav xil_defaultlib.Tb_nonsynth xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sources_1/new/serialInterface.v" Line 58. Module serialInterface has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling architecture behavioral of entity xil_defaultlib.async_rst_ckt [async_rst_ckt_default]
Compiling architecture behavioral of entity xil_defaultlib.synchronizer [synchronizer_default]
Compiling architecture behav of entity xil_defaultlib.my_i2c_master [my_i2c_master_default]
Compiling module xil_defaultlib.registerInterface
Compiling module xil_defaultlib.serialInterface
Compiling module xil_defaultlib.i2cSlave
Compiling module xil_defaultlib.i2cSlaveTop
Compiling architecture behav of entity xil_defaultlib.tb_nonsynth
Built simulation snapshot Tb_nonsynth_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
WARNING: [Simulator 45-24] Previous breakpoint at line 307 in file 'C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sim_1/new/Tb_nonsynth.vhd' not restored because it is no longer a breakable line.
WARNING: [Simulator 45-24] Previous breakpoint at line 312 in file 'C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sim_1/new/Tb_nonsynth.vhd' not restored because it is no longer a breakable line.
WARNING: [Simulator 45-24] Previous breakpoint at line 317 in file 'C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sim_1/new/Tb_nonsynth.vhd' not restored because it is no longer a breakable line.
WARNING: [Simulator 45-24] Previous breakpoint at line 330 in file 'C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sim_1/new/Tb_nonsynth.vhd' not restored because it is no longer a breakable line.
WARNING: [Simulator 45-24] Previous breakpoint at line 335 in file 'C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sim_1/new/Tb_nonsynth.vhd' not restored because it is no longer a breakable line.
WARNING: [Simulator 45-24] Previous breakpoint at line 340 in file 'C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sim_1/new/Tb_nonsynth.vhd' not restored because it is no longer a breakable line.
Note: %% TESTING I2C MASTER %%
Time: 0 ps  Iteration: 0  Process: /Tb_nonsynth/test_vectors  File: C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sim_1/new/Tb_nonsynth.vhd
Stopped at time : 100 ns : File "C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sim_1/new/Tb_nonsynth.vhd" Line 305
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 2260.789 ; gain = 0.000
run all
Stopped at time : 227775 ns : File "C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sim_1/new/Tb_nonsynth.vhd" Line 322
remove_bps -file {C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sim_1/new/Tb_nonsynth.vhd} -line 322
add_bp {C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sim_1/new/Tb_nonsynth.vhd} 303
add_bp {C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sim_1/new/Tb_nonsynth.vhd} 310
add_bp {C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sim_1/new/Tb_nonsynth.vhd} 315
add_bp {C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sim_1/new/Tb_nonsynth.vhd} 328
add_bp {C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sim_1/new/Tb_nonsynth.vhd} 333
add_bp {C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sim_1/new/Tb_nonsynth.vhd} 338
remove_bps -file {C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sim_1/new/Tb_nonsynth.vhd} -line 345
add_bp {C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sim_1/new/Tb_nonsynth.vhd} 343
remove_bps -file {C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sim_1/new/Tb_nonsynth.vhd} -line 361
add_bp {C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sim_1/new/Tb_nonsynth.vhd} 359
add_bp {C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sim_1/new/Tb_nonsynth.vhd} 371
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Tb_nonsynth' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Tb_nonsynth_vlog.prj"
"xvhdl --incr --relax -prj Tb_nonsynth_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sim_1/new/Tb_nonsynth.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Tb_nonsynth'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto ea04d5cf4d994dd59aae2589337b9c46 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Tb_nonsynth_behav xil_defaultlib.Tb_nonsynth xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sources_1/new/serialInterface.v" Line 58. Module serialInterface has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling architecture behavioral of entity xil_defaultlib.async_rst_ckt [async_rst_ckt_default]
Compiling architecture behavioral of entity xil_defaultlib.synchronizer [synchronizer_default]
Compiling architecture behav of entity xil_defaultlib.my_i2c_master [my_i2c_master_default]
Compiling module xil_defaultlib.registerInterface
Compiling module xil_defaultlib.serialInterface
Compiling module xil_defaultlib.i2cSlave
Compiling module xil_defaultlib.i2cSlaveTop
Compiling architecture behav of entity xil_defaultlib.tb_nonsynth
Built simulation snapshot Tb_nonsynth_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
Note: %% TESTING I2C MASTER %%
Time: 0 ps  Iteration: 0  Process: /Tb_nonsynth/test_vectors  File: C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sim_1/new/Tb_nonsynth.vhd
Stopped at time : 0 fs : File "C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sim_1/new/Tb_nonsynth.vhd" Line 303
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 2260.789 ; gain = 0.000
run all
Stopped at time : 100 ns : File "C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sim_1/new/Tb_nonsynth.vhd" Line 305
run all
Stopped at time : 200 ns : File "C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sim_1/new/Tb_nonsynth.vhd" Line 310
run all
Stopped at time : 112775 ns : File "C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sim_1/new/Tb_nonsynth.vhd" Line 315
run all
Stopped at time : 227775 ns : File "C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sim_1/new/Tb_nonsynth.vhd" Line 328
run all
Stopped at time : 357775 ns : File "C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sim_1/new/Tb_nonsynth.vhd" Line 333
run all
Stopped at time : 472775 ns : File "C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sim_1/new/Tb_nonsynth.vhd" Line 338
run all
Stopped at time : 602775 ns : File "C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sim_1/new/Tb_nonsynth.vhd" Line 343
run all
Stopped at time : 712775 ns : File "C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sim_1/new/Tb_nonsynth.vhd" Line 359
run all
Failure: \nTest Failed @712775000 ps - Data validation failed
Time: 712775 ns  Iteration: 2  Process: /Tb_nonsynth/line__398  File: C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sim_1/new/Tb_nonsynth.vhd
$finish called at time : 712775 ns : File "C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sim_1/new/Tb_nonsynth.vhd" Line 398
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Tb_nonsynth' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Tb_nonsynth_vlog.prj"
"xvhdl --incr --relax -prj Tb_nonsynth_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sim_1/new/Tb_nonsynth.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Tb_nonsynth'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto ea04d5cf4d994dd59aae2589337b9c46 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Tb_nonsynth_behav xil_defaultlib.Tb_nonsynth xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sources_1/new/serialInterface.v" Line 58. Module serialInterface has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling architecture behavioral of entity xil_defaultlib.async_rst_ckt [async_rst_ckt_default]
Compiling architecture behavioral of entity xil_defaultlib.synchronizer [synchronizer_default]
Compiling architecture behav of entity xil_defaultlib.my_i2c_master [my_i2c_master_default]
Compiling module xil_defaultlib.registerInterface
Compiling module xil_defaultlib.serialInterface
Compiling module xil_defaultlib.i2cSlave
Compiling module xil_defaultlib.i2cSlaveTop
Compiling architecture behav of entity xil_defaultlib.tb_nonsynth
Built simulation snapshot Tb_nonsynth_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
Note: %% TESTING I2C MASTER %%
Time: 0 ps  Iteration: 0  Process: /Tb_nonsynth/test_vectors  File: C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sim_1/new/Tb_nonsynth.vhd
Stopped at time : 0 fs : File "C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sim_1/new/Tb_nonsynth.vhd" Line 303
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 2260.789 ; gain = 0.000
run all
Stopped at time : 100 ns : File "C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sim_1/new/Tb_nonsynth.vhd" Line 305
run all
Stopped at time : 200 ns : File "C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sim_1/new/Tb_nonsynth.vhd" Line 310
run all
Stopped at time : 112775 ns : File "C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sim_1/new/Tb_nonsynth.vhd" Line 315
run all
Stopped at time : 227775 ns : File "C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sim_1/new/Tb_nonsynth.vhd" Line 328
run all
Stopped at time : 357775 ns : File "C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sim_1/new/Tb_nonsynth.vhd" Line 333
run all
Stopped at time : 472775 ns : File "C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sim_1/new/Tb_nonsynth.vhd" Line 338
run all
Stopped at time : 602775 ns : File "C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sim_1/new/Tb_nonsynth.vhd" Line 343
run all
Failure: \nTest Failed @712775000 ps - Data validation failed
Time: 712775 ns  Iteration: 2  Process: /Tb_nonsynth/line__398  File: C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sim_1/new/Tb_nonsynth.vhd
$finish called at time : 712775 ns : File "C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sim_1/new/Tb_nonsynth.vhd" Line 398
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Tb_nonsynth' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Tb_nonsynth_vlog.prj"
"xvhdl --incr --relax -prj Tb_nonsynth_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sim_1/new/Tb_nonsynth.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Tb_nonsynth'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto ea04d5cf4d994dd59aae2589337b9c46 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Tb_nonsynth_behav xil_defaultlib.Tb_nonsynth xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sources_1/new/serialInterface.v" Line 58. Module serialInterface has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling architecture behavioral of entity xil_defaultlib.async_rst_ckt [async_rst_ckt_default]
Compiling architecture behavioral of entity xil_defaultlib.synchronizer [synchronizer_default]
Compiling architecture behav of entity xil_defaultlib.my_i2c_master [my_i2c_master_default]
Compiling module xil_defaultlib.registerInterface
Compiling module xil_defaultlib.serialInterface
Compiling module xil_defaultlib.i2cSlave
Compiling module xil_defaultlib.i2cSlaveTop
Compiling architecture behav of entity xil_defaultlib.tb_nonsynth
Built simulation snapshot Tb_nonsynth_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
Note: %% TESTING I2C MASTER %%
Time: 0 ps  Iteration: 0  Process: /Tb_nonsynth/test_vectors  File: C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sim_1/new/Tb_nonsynth.vhd
Stopped at time : 0 fs : File "C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sim_1/new/Tb_nonsynth.vhd" Line 303
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 2260.789 ; gain = 0.000
run all
Stopped at time : 100 ns : File "C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sim_1/new/Tb_nonsynth.vhd" Line 305
run all
Stopped at time : 200 ns : File "C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sim_1/new/Tb_nonsynth.vhd" Line 310
run all
Stopped at time : 112775 ns : File "C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sim_1/new/Tb_nonsynth.vhd" Line 315
run all
Stopped at time : 687775 ns : File "C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sim_1/new/Tb_nonsynth.vhd" Line 328
run all
Stopped at time : 817775 ns : File "C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sim_1/new/Tb_nonsynth.vhd" Line 333
run all
Stopped at time : 932775 ns : File "C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sim_1/new/Tb_nonsynth.vhd" Line 338
run all
Stopped at time : 1062775 ns : File "C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sim_1/new/Tb_nonsynth.vhd" Line 343
run all
Stopped at time : 1392775 ns : File "C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sim_1/new/Tb_nonsynth.vhd" Line 359
run all
Stopped at time : 1502775 ns : File "C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sim_1/new/Tb_nonsynth.vhd" Line 371
run all
Stopped at time : 1537775 ns : File "C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sim_1/new/Tb_nonsynth.vhd" Line 373
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Tb_nonsynth' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Tb_nonsynth_vlog.prj"
"xvhdl --incr --relax -prj Tb_nonsynth_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto ea04d5cf4d994dd59aae2589337b9c46 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Tb_nonsynth_behav xil_defaultlib.Tb_nonsynth xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
Note: %% TESTING I2C MASTER %%
Time: 0 ps  Iteration: 0  Process: /Tb_nonsynth/test_vectors  File: C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sim_1/new/Tb_nonsynth.vhd
Stopped at time : 0 fs : File "C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sim_1/new/Tb_nonsynth.vhd" Line 303
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 2386.766 ; gain = 0.000
run all
Stopped at time : 100 ns : File "C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sim_1/new/Tb_nonsynth.vhd" Line 305
run all
Stopped at time : 200 ns : File "C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sim_1/new/Tb_nonsynth.vhd" Line 310
run all
Stopped at time : 112775 ns : File "C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sim_1/new/Tb_nonsynth.vhd" Line 315
run all
Stopped at time : 687775 ns : File "C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sim_1/new/Tb_nonsynth.vhd" Line 328
run all
Stopped at time : 817775 ns : File "C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sim_1/new/Tb_nonsynth.vhd" Line 333
run all
Stopped at time : 932775 ns : File "C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sim_1/new/Tb_nonsynth.vhd" Line 338
run all
Stopped at time : 1062775 ns : File "C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sim_1/new/Tb_nonsynth.vhd" Line 343
run all
Stopped at time : 1392775 ns : File "C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sim_1/new/Tb_nonsynth.vhd" Line 359
run all
Stopped at time : 1502775 ns : File "C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sim_1/new/Tb_nonsynth.vhd" Line 371
run all
Stopped at time : 1537775 ns : File "C:/Users/Alessio/Desktop/localGits/sei-project-temperature/proyectoVHDL/proyectoVHDL.srcs/sim_1/new/Tb_nonsynth.vhd" Line 373
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/Xilinx/Vivado/2018.3/data/boards/board_files/vivado-boards-master/new/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:sword:part0:1.0 available at C:/Xilinx/Vivado/2018.3/data/boards/board_files/vivado-boards-master/new/board_files/sword/C.0/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/Xilinx/Vivado/2018.3/data/boards/board_files/vivado-boards-master/new/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:sword:part0:1.0 available at C:/Xilinx/Vivado/2018.3/data/boards/board_files/vivado-boards-master/new/board_files/sword/C.0/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/Xilinx/Vivado/2018.3/data/boards/board_files/vivado-boards-master/new/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:sword:part0:1.0 available at C:/Xilinx/Vivado/2018.3/data/boards/board_files/vivado-boards-master/new/board_files/sword/C.0/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/Xilinx/Vivado/2018.3/data/boards/board_files/vivado-boards-master/new/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:sword:part0:1.0 available at C:/Xilinx/Vivado/2018.3/data/boards/board_files/vivado-boards-master/new/board_files/sword/C.0/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/Xilinx/Vivado/2018.3/data/boards/board_files/vivado-boards-master/new/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:sword:part0:1.0 available at C:/Xilinx/Vivado/2018.3/data/boards/board_files/vivado-boards-master/new/board_files/sword/C.0/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/Xilinx/Vivado/2018.3/data/boards/board_files/vivado-boards-master/new/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:sword:part0:1.0 available at C:/Xilinx/Vivado/2018.3/data/boards/board_files/vivado-boards-master/new/board_files/sword/C.0/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/Xilinx/Vivado/2018.3/data/boards/board_files/vivado-boards-master/new/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:sword:part0:1.0 available at C:/Xilinx/Vivado/2018.3/data/boards/board_files/vivado-boards-master/new/board_files/sword/C.0/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/Xilinx/Vivado/2018.3/data/boards/board_files/vivado-boards-master/new/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:sword:part0:1.0 available at C:/Xilinx/Vivado/2018.3/data/boards/board_files/vivado-boards-master/new/board_files/sword/C.0/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/Xilinx/Vivado/2018.3/data/boards/board_files/vivado-boards-master/new/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:sword:part0:1.0 available at C:/Xilinx/Vivado/2018.3/data/boards/board_files/vivado-boards-master/new/board_files/sword/C.0/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/Xilinx/Vivado/2018.3/data/boards/board_files/vivado-boards-master/new/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:sword:part0:1.0 available at C:/Xilinx/Vivado/2018.3/data/boards/board_files/vivado-boards-master/new/board_files/sword/C.0/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/Xilinx/Vivado/2018.3/data/boards/board_files/vivado-boards-master/new/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:sword:part0:1.0 available at C:/Xilinx/Vivado/2018.3/data/boards/board_files/vivado-boards-master/new/board_files/sword/C.0/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/Xilinx/Vivado/2018.3/data/boards/board_files/vivado-boards-master/new/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:sword:part0:1.0 available at C:/Xilinx/Vivado/2018.3/data/boards/board_files/vivado-boards-master/new/board_files/sword/C.0/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/Xilinx/Vivado/2018.3/data/boards/board_files/vivado-boards-master/new/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:sword:part0:1.0 available at C:/Xilinx/Vivado/2018.3/data/boards/board_files/vivado-boards-master/new/board_files/sword/C.0/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/Xilinx/Vivado/2018.3/data/boards/board_files/vivado-boards-master/new/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:sword:part0:1.0 available at C:/Xilinx/Vivado/2018.3/data/boards/board_files/vivado-boards-master/new/board_files/sword/C.0/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_project
create_project UART_VHDL C:/Users/Alessio/Desktop/localGits/sei-project-temperature/UART_VHDL -part xc7a35tcpg236-1
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
create_project: Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 2386.766 ; gain = 0.000
set_property target_language VHDL [current_project]
set_property simulator_language VHDL [current_project]
file mkdir C:/Users/Alessio/Desktop/localGits/sei-project-temperature/UART_VHDL/UART_VHDL.srcs/sources_1/new
close [ open C:/Users/Alessio/Desktop/localGits/sei-project-temperature/UART_VHDL/UART_VHDL.srcs/sources_1/new/UART_RX.vhd w ]
add_files C:/Users/Alessio/Desktop/localGits/sei-project-temperature/UART_VHDL/UART_VHDL.srcs/sources_1/new/UART_RX.vhd
close [ open C:/Users/Alessio/Desktop/localGits/sei-project-temperature/UART_VHDL/UART_VHDL.srcs/sources_1/new/UART_TX.vhd w ]
add_files C:/Users/Alessio/Desktop/localGits/sei-project-temperature/UART_VHDL/UART_VHDL.srcs/sources_1/new/UART_TX.vhd
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files C:/Users/Alessio/Desktop/localGits/sei-project-temperature/UART_VHDL/UART_VHDL.srcs/sources_1/new/UART_TX.vhd] -no_script -reset -force -quiet
remove_files  C:/Users/Alessio/Desktop/localGits/sei-project-temperature/UART_VHDL/UART_VHDL.srcs/sources_1/new/UART_TX.vhd
file delete -force C:/Users/Alessio/Desktop/localGits/sei-project-temperature/UART_VHDL/UART_VHDL.srcs/sources_1/new/UART_TX.vhd
close [ open C:/Users/Alessio/Desktop/localGits/sei-project-temperature/UART_VHDL/UART_VHDL.srcs/sources_1/new/UART_TX.vhd w ]
add_files C:/Users/Alessio/Desktop/localGits/sei-project-temperature/UART_VHDL/UART_VHDL.srcs/sources_1/new/UART_TX.vhd
update_compile_order -fileset sources_1
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/Alessio/Desktop/localGits/sei-project-temperature/UART_VHDL/UART_VHDL.srcs/sources_1/new/UART_TX.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/Alessio/Desktop/localGits/sei-project-temperature/UART_VHDL/UART_VHDL.srcs/sources_1/new/UART_RX.vhd:]
ERROR: [Common 17-180] Spawn failed: No error
file mkdir C:/Users/Alessio/Desktop/localGits/sei-project-temperature/UART_VHDL/UART_VHDL.srcs/sim_1/new
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open C:/Users/Alessio/Desktop/localGits/sei-project-temperature/UART_VHDL/UART_VHDL.srcs/sim_1/new/UART_TB.vhd w ]
add_files -fileset sim_1 C:/Users/Alessio/Desktop/localGits/sei-project-temperature/UART_VHDL/UART_VHDL.srcs/sim_1/new/UART_TB.vhd
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
launch_runs synth_1 -jobs 8
[Mon Aug  2 21:21:49 2021] Launched synth_1...
Run output will be captured here: C:/Users/Alessio/Desktop/localGits/sei-project-temperature/UART_VHDL/UART_VHDL.runs/synth_1/runme.log
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Alessio/Desktop/localGits/sei-project-temperature/UART_VHDL/UART_VHDL.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'uart_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Alessio/Desktop/localGits/sei-project-temperature/UART_VHDL/UART_VHDL.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj uart_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Alessio/Desktop/localGits/sei-project-temperature/UART_VHDL/UART_VHDL.srcs/sources_1/new/UART_RX.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'UART_RX'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Alessio/Desktop/localGits/sei-project-temperature/UART_VHDL/UART_VHDL.srcs/sources_1/new/UART_TX.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'UART_TX'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Alessio/Desktop/localGits/sei-project-temperature/UART_VHDL/UART_VHDL.srcs/sim_1/new/UART_TB.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'uart_tb'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Alessio/Desktop/localGits/sei-project-temperature/UART_VHDL/UART_VHDL.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto c86a14d291754b309ba6b61f664f21d9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot uart_tb_behav xil_defaultlib.uart_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture rtl of entity xil_defaultlib.UART_TX [\UART_TX(g_clks_per_bit=87)\]
Compiling architecture rtl of entity xil_defaultlib.UART_RX [\UART_RX(g_clks_per_bit=87)\]
Compiling architecture behave of entity xil_defaultlib.uart_tb
Built simulation snapshot uart_tb_behav

****** Webtalk v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source C:/Users/Alessio/Desktop/localGits/sei-project-temperature/UART_VHDL/UART_VHDL.sim/sim_1/behav/xsim/xsim.dir/uart_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Mon Aug  2 21:24:22 2021...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 2386.766 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Alessio/Desktop/localGits/sei-project-temperature/UART_VHDL/UART_VHDL.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "uart_tb_behav -key {Behavioral:sim_1:Functional:uart_tb} -tclbatch {uart_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source uart_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'uart_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:11 . Memory (MB): peak = 2386.766 ; gain = 0.000
run all
Note: Test Passed - Correct Byte Received
Time: 174250 ns  Iteration: 0  Process: /uart_tb/line__109  File: C:/Users/Alessio/Desktop/localGits/sei-project-temperature/UART_VHDL/UART_VHDL.srcs/sim_1/new/UART_TB.vhd
Failure: Tests Complete
Time: 174250 ns  Iteration: 0  Process: /uart_tb/line__109  File: C:/Users/Alessio/Desktop/localGits/sei-project-temperature/UART_VHDL/UART_VHDL.srcs/sim_1/new/UART_TB.vhd
$finish called at time : 174250 ns : File "C:/Users/Alessio/Desktop/localGits/sei-project-temperature/UART_VHDL/UART_VHDL.srcs/sim_1/new/UART_TB.vhd" Line 134
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Alessio/Desktop/localGits/sei-project-temperature/UART_VHDL/UART_VHDL.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'uart_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Alessio/Desktop/localGits/sei-project-temperature/UART_VHDL/UART_VHDL.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj uart_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Alessio/Desktop/localGits/sei-project-temperature/UART_VHDL/UART_VHDL.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Alessio/Desktop/localGits/sei-project-temperature/UART_VHDL/UART_VHDL.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto c86a14d291754b309ba6b61f664f21d9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot uart_tb_behav xil_defaultlib.uart_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 2432.332 ; gain = 0.000
add_bp {C:/Users/Alessio/Desktop/localGits/sei-project-temperature/UART_VHDL/UART_VHDL.srcs/sim_1/new/UART_TB.vhd} 123
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Alessio/Desktop/localGits/sei-project-temperature/UART_VHDL/UART_VHDL.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'uart_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Alessio/Desktop/localGits/sei-project-temperature/UART_VHDL/UART_VHDL.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj uart_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Alessio/Desktop/localGits/sei-project-temperature/UART_VHDL/UART_VHDL.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Alessio/Desktop/localGits/sei-project-temperature/UART_VHDL/UART_VHDL.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto c86a14d291754b309ba6b61f664f21d9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot uart_tb_behav xil_defaultlib.uart_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 2432.332 ; gain = 0.000
add_bp {C:/Users/Alessio/Desktop/localGits/sei-project-temperature/UART_VHDL/UART_VHDL.srcs/sim_1/new/UART_TB.vhd} 134
run all
Stopped at time : 87250 ns : File "C:/Users/Alessio/Desktop/localGits/sei-project-temperature/UART_VHDL/UART_VHDL.srcs/sim_1/new/UART_TB.vhd" Line 123
run all
Note: Test Passed - Correct Byte Received
Time: 174250 ns  Iteration: 0  Process: /uart_tb/line__109  File: C:/Users/Alessio/Desktop/localGits/sei-project-temperature/UART_VHDL/UART_VHDL.srcs/sim_1/new/UART_TB.vhd
Stopped at time : 174250 ns : File "C:/Users/Alessio/Desktop/localGits/sei-project-temperature/UART_VHDL/UART_VHDL.srcs/sim_1/new/UART_TB.vhd" Line 134
add_bp {C:/Users/Alessio/Desktop/localGits/sei-project-temperature/UART_VHDL/UART_VHDL.srcs/sim_1/new/UART_TB.vhd} 124
add_bp {C:/Users/Alessio/Desktop/localGits/sei-project-temperature/UART_VHDL/UART_VHDL.srcs/sim_1/new/UART_TB.vhd} 125
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
Stopped at time : 87250 ns : File "C:/Users/Alessio/Desktop/localGits/sei-project-temperature/UART_VHDL/UART_VHDL.srcs/sim_1/new/UART_TB.vhd" Line 123
run all
Stopped at time : 87350 ns : File "C:/Users/Alessio/Desktop/localGits/sei-project-temperature/UART_VHDL/UART_VHDL.srcs/sim_1/new/UART_TB.vhd" Line 124
run all
Stopped at time : 174150 ns : File "C:/Users/Alessio/Desktop/localGits/sei-project-temperature/UART_VHDL/UART_VHDL.srcs/sim_1/new/UART_TB.vhd" Line 125
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Mon Aug  2 21:46:21 2021...
