<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
@import url(../temp/style.css);
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>E:\rockchip-dsmc\adc_dsmc_fpga\impl\gwsynthesis\adc_dsmc_fpga.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>E:\rockchip-dsmc\adc_dsmc_fpga\src\adc_dsmc_fpga.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>---</td>
</tr>
<tr>
<td class="label">Tool Version</td>
<td>V1.9.9 (64-bit)</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW5A-LV25UG324ES</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW5A-25</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>A</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Fri Oct 17 15:46:11 2025
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2023 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 0.85V -40C ES</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 0.95V 100C ES</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>1465</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>1733</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>16</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>3</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>0</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>DSMC_CLKP</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>DSMC_CLKP_ibuf/I </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>DSMC_CLKP</td>
<td>100.000(MHz)</td>
<td style="color: #FF0000;" class = "error">96.357(MHz)</td>
<td>2</td>
<td>TOP</td>
</tr>
</table>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>DSMC_CLKP</td>
<td>Setup</td>
<td>-0.368</td>
<td>3</td>
</tr>
<tr>
<td>DSMC_CLKP</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-0.189</td>
<td>U0/dram_rd_data_dram_rd_data_0_2_s/DO[0]</td>
<td>gen_dsmc_io[2].oddr_dq_inst/q_neg_s0/D</td>
<td>DSMC_CLKP:[R]</td>
<td>DSMC_CLKP:[F]</td>
<td>5.000</td>
<td>0.034</td>
<td>5.146</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>2</td>
<td>-0.138</td>
<td>U0/dram_rd_data_dram_rd_data_0_0_s/DO[0]</td>
<td>gen_dsmc_io[0].oddr_dq_inst/q_neg_s0/D</td>
<td>DSMC_CLKP:[R]</td>
<td>DSMC_CLKP:[F]</td>
<td>5.000</td>
<td>0.043</td>
<td>5.086</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>3</td>
<td>-0.041</td>
<td>U0/dram_rd_data_dram_rd_data_0_3_s/DO[0]</td>
<td>gen_dsmc_io[3].oddr_dq_inst/q_neg_s0/D</td>
<td>DSMC_CLKP:[R]</td>
<td>DSMC_CLKP:[F]</td>
<td>5.000</td>
<td>0.047</td>
<td>4.985</td>
</tr>
<tr>
<td>4</td>
<td>0.115</td>
<td>U0/dram_rd_data_dram_rd_data_0_6_s/DO[0]</td>
<td>gen_dsmc_io[6].oddr_dq_inst/q_neg_s0/D</td>
<td>DSMC_CLKP:[R]</td>
<td>DSMC_CLKP:[F]</td>
<td>5.000</td>
<td>0.066</td>
<td>4.810</td>
</tr>
<tr>
<td>5</td>
<td>0.393</td>
<td>U0/dram_rd_data_dram_rd_data_0_4_s/DO[0]</td>
<td>gen_dsmc_io[4].oddr_dq_inst/q_neg_s0/D</td>
<td>DSMC_CLKP:[R]</td>
<td>DSMC_CLKP:[F]</td>
<td>5.000</td>
<td>-0.002</td>
<td>4.600</td>
</tr>
<tr>
<td>6</td>
<td>0.398</td>
<td>U0/dram_rd_data_dram_rd_data_0_1_s/DO[0]</td>
<td>gen_dsmc_io[1].oddr_dq_inst/q_neg_s0/D</td>
<td>DSMC_CLKP:[R]</td>
<td>DSMC_CLKP:[F]</td>
<td>5.000</td>
<td>0.055</td>
<td>4.539</td>
</tr>
<tr>
<td>7</td>
<td>0.497</td>
<td>U0/dram_rd_data_dram_rd_data_0_5_s/DO[0]</td>
<td>gen_dsmc_io[5].oddr_dq_inst/q_neg_s0/D</td>
<td>DSMC_CLKP:[R]</td>
<td>DSMC_CLKP:[F]</td>
<td>5.000</td>
<td>0.057</td>
<td>4.443</td>
</tr>
<tr>
<td>8</td>
<td>0.511</td>
<td>dram_rd_addr_5_s0/Q</td>
<td>gen_dsmc_io[4].oddr_dq1_inst/q_neg_s0/D</td>
<td>DSMC_CLKP:[R]</td>
<td>DSMC_CLKP:[F]</td>
<td>5.000</td>
<td>0.016</td>
<td>4.464</td>
</tr>
<tr>
<td>9</td>
<td>0.628</td>
<td>U0/dram_rd_data_dram_rd_data_0_7_s/DO[0]</td>
<td>gen_dsmc_io[7].oddr_dq_inst/q_neg_s0/D</td>
<td>DSMC_CLKP:[R]</td>
<td>DSMC_CLKP:[F]</td>
<td>5.000</td>
<td>0.047</td>
<td>4.316</td>
</tr>
<tr>
<td>10</td>
<td>0.671</td>
<td>dram_rd_addr_5_s0/Q</td>
<td>gen_dsmc_io[3].oddr_dq1_inst/q_neg_s0/D</td>
<td>DSMC_CLKP:[R]</td>
<td>DSMC_CLKP:[F]</td>
<td>5.000</td>
<td>0.066</td>
<td>4.255</td>
</tr>
<tr>
<td>11</td>
<td>0.680</td>
<td>dram_rd_addr_5_s0/Q</td>
<td>gen_dsmc_io[6].oddr_dq1_inst/q_neg_s0/D</td>
<td>DSMC_CLKP:[R]</td>
<td>DSMC_CLKP:[F]</td>
<td>5.000</td>
<td>0.056</td>
<td>4.255</td>
</tr>
<tr>
<td>12</td>
<td>0.709</td>
<td>dram_rd_addr_5_s0/Q</td>
<td>gen_dsmc_io[1].oddr_dq1_inst/q_neg_s0/D</td>
<td>DSMC_CLKP:[R]</td>
<td>DSMC_CLKP:[F]</td>
<td>5.000</td>
<td>0.045</td>
<td>4.238</td>
</tr>
<tr>
<td>13</td>
<td>0.713</td>
<td>dram_rd_addr_5_s0/Q</td>
<td>gen_dsmc_io[0].oddr_dq1_inst/q_neg_s0/D</td>
<td>DSMC_CLKP:[R]</td>
<td>DSMC_CLKP:[F]</td>
<td>5.000</td>
<td>0.010</td>
<td>4.269</td>
</tr>
<tr>
<td>14</td>
<td>1.070</td>
<td>U0/dram_rd_data_dram_rd_data_0_18_s/DO[0]</td>
<td>gen_dsmc_io[2].oddr_dq1_inst/q_neg_s0/D</td>
<td>DSMC_CLKP:[R]</td>
<td>DSMC_CLKP:[F]</td>
<td>5.000</td>
<td>0.034</td>
<td>3.887</td>
</tr>
<tr>
<td>15</td>
<td>1.146</td>
<td>dram_rd_addr_5_s0/Q</td>
<td>gen_dsmc_io[5].oddr_dq1_inst/q_neg_s0/D</td>
<td>DSMC_CLKP:[R]</td>
<td>DSMC_CLKP:[F]</td>
<td>5.000</td>
<td>0.045</td>
<td>3.800</td>
</tr>
<tr>
<td>16</td>
<td>2.805</td>
<td>clk_in_cnt_13_s0/Q</td>
<td>dram_wr_data_15_s0/CE</td>
<td>DSMC_CLKP:[R]</td>
<td>DSMC_CLKP:[R]</td>
<td>10.000</td>
<td>0.026</td>
<td>6.858</td>
</tr>
<tr>
<td>17</td>
<td>1.418</td>
<td>dram_rd_addr_5_s0/Q</td>
<td>gen_dsmc_io[7].oddr_dq1_inst/q_neg_s0/D</td>
<td>DSMC_CLKP:[R]</td>
<td>DSMC_CLKP:[F]</td>
<td>5.000</td>
<td>0.041</td>
<td>3.533</td>
</tr>
<tr>
<td>18</td>
<td>2.967</td>
<td>clk_in_cnt_13_s0/Q</td>
<td>dram_wr_data_3_s0/CE</td>
<td>DSMC_CLKP:[R]</td>
<td>DSMC_CLKP:[R]</td>
<td>10.000</td>
<td>0.026</td>
<td>6.695</td>
</tr>
<tr>
<td>19</td>
<td>2.967</td>
<td>clk_in_cnt_13_s0/Q</td>
<td>dram_wr_data_5_s0/CE</td>
<td>DSMC_CLKP:[R]</td>
<td>DSMC_CLKP:[R]</td>
<td>10.000</td>
<td>0.026</td>
<td>6.695</td>
</tr>
<tr>
<td>20</td>
<td>2.967</td>
<td>clk_in_cnt_13_s0/Q</td>
<td>dram_wr_data_9_s0/CE</td>
<td>DSMC_CLKP:[R]</td>
<td>DSMC_CLKP:[R]</td>
<td>10.000</td>
<td>0.026</td>
<td>6.695</td>
</tr>
<tr>
<td>21</td>
<td>2.967</td>
<td>clk_in_cnt_13_s0/Q</td>
<td>dram_wr_data_11_s0/CE</td>
<td>DSMC_CLKP:[R]</td>
<td>DSMC_CLKP:[R]</td>
<td>10.000</td>
<td>0.026</td>
<td>6.695</td>
</tr>
<tr>
<td>22</td>
<td>3.194</td>
<td>clk_in_cnt_13_s0/Q</td>
<td>dram_wr_data_7_s0/CE</td>
<td>DSMC_CLKP:[R]</td>
<td>DSMC_CLKP:[R]</td>
<td>10.000</td>
<td>0.017</td>
<td>6.478</td>
</tr>
<tr>
<td>23</td>
<td>3.194</td>
<td>clk_in_cnt_13_s0/Q</td>
<td>dram_wr_data_13_s0/CE</td>
<td>DSMC_CLKP:[R]</td>
<td>DSMC_CLKP:[R]</td>
<td>10.000</td>
<td>0.017</td>
<td>6.478</td>
</tr>
<tr>
<td>24</td>
<td>3.238</td>
<td>clk_in_cnt_13_s0/Q</td>
<td>dram_wr_data_1_s0/CE</td>
<td>DSMC_CLKP:[R]</td>
<td>DSMC_CLKP:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>6.451</td>
</tr>
<tr>
<td>25</td>
<td>3.434</td>
<td>clk_in_cnt_13_s0/Q</td>
<td>dram_wr_data_16_s0/CE</td>
<td>DSMC_CLKP:[R]</td>
<td>DSMC_CLKP:[R]</td>
<td>10.000</td>
<td>-0.007</td>
<td>6.261</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.221</td>
<td>dram_wr_data_20_s0/Q</td>
<td>U0/dram_rd_data_dram_rd_data_0_20_s/DI[0]</td>
<td>DSMC_CLKP:[R]</td>
<td>DSMC_CLKP:[R]</td>
<td>0.000</td>
<td>0.025</td>
<td>0.445</td>
</tr>
<tr>
<td>2</td>
<td>0.273</td>
<td>dram_wr_data_14_s0/Q</td>
<td>U0/dram_rd_data_dram_rd_data_0_14_s/DI[0]</td>
<td>DSMC_CLKP:[R]</td>
<td>DSMC_CLKP:[R]</td>
<td>0.000</td>
<td>0.025</td>
<td>0.498</td>
</tr>
<tr>
<td>3</td>
<td>0.311</td>
<td>dram_wr_data_13_s0/Q</td>
<td>U0/dram_rd_data_dram_rd_data_0_13_s/DI[0]</td>
<td>DSMC_CLKP:[R]</td>
<td>DSMC_CLKP:[R]</td>
<td>0.000</td>
<td>-0.001</td>
<td>0.561</td>
</tr>
<tr>
<td>4</td>
<td>0.311</td>
<td>dram_wr_data_15_s0/Q</td>
<td>U0/dram_rd_data_dram_rd_data_0_15_s/DI[0]</td>
<td>DSMC_CLKP:[R]</td>
<td>DSMC_CLKP:[R]</td>
<td>0.000</td>
<td>-0.001</td>
<td>0.561</td>
</tr>
<tr>
<td>5</td>
<td>0.332</td>
<td>dram_wr_addr_1_s0/Q</td>
<td>U0/dram_rd_data_dram_rd_data_0_14_s/ADA[1]</td>
<td>DSMC_CLKP:[R]</td>
<td>DSMC_CLKP:[R]</td>
<td>0.000</td>
<td>0.015</td>
<td>0.435</td>
</tr>
<tr>
<td>6</td>
<td>0.374</td>
<td>dram_rd_addr_0_s0/Q</td>
<td>dram_rd_addr_0_s0/D</td>
<td>DSMC_CLKP:[R]</td>
<td>DSMC_CLKP:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.375</td>
</tr>
<tr>
<td>7</td>
<td>0.378</td>
<td>dram_wr_addr_4_s0/Q</td>
<td>dram_wr_addr_4_s0/D</td>
<td>DSMC_CLKP:[R]</td>
<td>DSMC_CLKP:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.379</td>
</tr>
<tr>
<td>8</td>
<td>0.381</td>
<td>dram_rd_addr_1_s0/Q</td>
<td>dram_rd_addr_1_s0/D</td>
<td>DSMC_CLKP:[R]</td>
<td>DSMC_CLKP:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.382</td>
</tr>
<tr>
<td>9</td>
<td>0.398</td>
<td>dram_wr_data_18_s0/Q</td>
<td>U0/dram_rd_data_dram_rd_data_0_18_s/DI[0]</td>
<td>DSMC_CLKP:[R]</td>
<td>DSMC_CLKP:[R]</td>
<td>0.000</td>
<td>0.001</td>
<td>0.646</td>
</tr>
<tr>
<td>10</td>
<td>0.398</td>
<td>dram_wr_data_12_s0/Q</td>
<td>U0/dram_rd_data_dram_rd_data_0_12_s/DI[0]</td>
<td>DSMC_CLKP:[R]</td>
<td>DSMC_CLKP:[R]</td>
<td>0.000</td>
<td>0.030</td>
<td>0.618</td>
</tr>
<tr>
<td>11</td>
<td>0.404</td>
<td>dram_wr_data_11_s0/Q</td>
<td>U0/dram_rd_data_dram_rd_data_0_11_s/DI[0]</td>
<td>DSMC_CLKP:[R]</td>
<td>DSMC_CLKP:[R]</td>
<td>0.000</td>
<td>-0.001</td>
<td>0.654</td>
</tr>
<tr>
<td>12</td>
<td>0.408</td>
<td>dram_rd_addr_12_s0/Q</td>
<td>U0/dram_rd_data_dram_rd_data_0_16_s/ADB[12]</td>
<td>DSMC_CLKP:[R]</td>
<td>DSMC_CLKP:[R]</td>
<td>0.000</td>
<td>0.030</td>
<td>0.496</td>
</tr>
<tr>
<td>13</td>
<td>0.430</td>
<td>dram_rd_addr_4_s0/Q</td>
<td>U0/dram_rd_data_dram_rd_data_0_16_s/ADB[4]</td>
<td>DSMC_CLKP:[R]</td>
<td>DSMC_CLKP:[R]</td>
<td>0.000</td>
<td>0.002</td>
<td>0.546</td>
</tr>
<tr>
<td>14</td>
<td>0.434</td>
<td>dram_wr_addr_11_s0/Q</td>
<td>U0/dram_rd_data_dram_rd_data_0_16_s/ADA[11]</td>
<td>DSMC_CLKP:[R]</td>
<td>DSMC_CLKP:[R]</td>
<td>0.000</td>
<td>0.002</td>
<td>0.550</td>
</tr>
<tr>
<td>15</td>
<td>0.447</td>
<td>dram_rd_addr_6_s0/Q</td>
<td>dram_rd_addr_6_s0/D</td>
<td>DSMC_CLKP:[R]</td>
<td>DSMC_CLKP:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.449</td>
</tr>
<tr>
<td>16</td>
<td>0.449</td>
<td>gen_dsmc_io[7].iddr_dq1_inst/Q0_s0/Q</td>
<td>dram_wr_data_31_s0/D</td>
<td>DSMC_CLKP:[R]</td>
<td>DSMC_CLKP:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.450</td>
</tr>
<tr>
<td>17</td>
<td>0.464</td>
<td>dram_wr_data_10_s0/Q</td>
<td>U0/dram_rd_data_dram_rd_data_0_10_s/DI[0]</td>
<td>DSMC_CLKP:[R]</td>
<td>DSMC_CLKP:[R]</td>
<td>0.000</td>
<td>0.035</td>
<td>0.679</td>
</tr>
<tr>
<td>18</td>
<td>0.472</td>
<td>dram_wr_addr_1_s0/Q</td>
<td>U0/dram_rd_data_dram_rd_data_0_12_s/ADA[1]</td>
<td>DSMC_CLKP:[R]</td>
<td>DSMC_CLKP:[R]</td>
<td>0.000</td>
<td>0.020</td>
<td>0.570</td>
</tr>
<tr>
<td>19</td>
<td>0.484</td>
<td>address_info_12_s0/Q</td>
<td>dram_rd_addr_10_s0/D</td>
<td>DSMC_CLKP:[R]</td>
<td>DSMC_CLKP:[R]</td>
<td>0.000</td>
<td>-0.005</td>
<td>0.490</td>
</tr>
<tr>
<td>20</td>
<td>0.495</td>
<td>gen_dsmc_io[2].iddr_dq1_inst/Q0_s0/Q</td>
<td>dram_wr_data_26_s0/D</td>
<td>DSMC_CLKP:[R]</td>
<td>DSMC_CLKP:[R]</td>
<td>0.000</td>
<td>-0.005</td>
<td>0.501</td>
</tr>
<tr>
<td>21</td>
<td>0.496</td>
<td>dram_rd_addr_2_s0/Q</td>
<td>dram_rd_addr_2_s0/D</td>
<td>DSMC_CLKP:[R]</td>
<td>DSMC_CLKP:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.498</td>
</tr>
<tr>
<td>22</td>
<td>0.496</td>
<td>dram_rd_addr_13_s0/Q</td>
<td>dram_rd_addr_13_s0/D</td>
<td>DSMC_CLKP:[R]</td>
<td>DSMC_CLKP:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.498</td>
</tr>
<tr>
<td>23</td>
<td>0.496</td>
<td>dram_wr_addr_2_s0/Q</td>
<td>dram_wr_addr_2_s0/D</td>
<td>DSMC_CLKP:[R]</td>
<td>DSMC_CLKP:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.498</td>
</tr>
<tr>
<td>24</td>
<td>0.496</td>
<td>dram_wr_addr_5_s0/Q</td>
<td>dram_wr_addr_5_s0/D</td>
<td>DSMC_CLKP:[R]</td>
<td>DSMC_CLKP:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.498</td>
</tr>
<tr>
<td>25</td>
<td>0.499</td>
<td>gen_dsmc_io[0].iddr_dq_inst/Q0_s0/Q</td>
<td>address_info_8_s0/D</td>
<td>DSMC_CLKP:[R]</td>
<td>DSMC_CLKP:[R]</td>
<td>0.000</td>
<td>-0.005</td>
<td>0.505</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>2.796</td>
<td>3.796</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>DSMC_CLKP</td>
<td>U0/dram_rd_data_dram_rd_data_0_5_s</td>
</tr>
<tr>
<td>2</td>
<td>2.796</td>
<td>3.796</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>DSMC_CLKP</td>
<td>U0/dram_rd_data_dram_rd_data_0_6_s</td>
</tr>
<tr>
<td>3</td>
<td>2.796</td>
<td>3.796</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>DSMC_CLKP</td>
<td>U0/dram_rd_data_dram_rd_data_0_7_s</td>
</tr>
<tr>
<td>4</td>
<td>2.796</td>
<td>3.796</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>DSMC_CLKP</td>
<td>U0/dram_rd_data_dram_rd_data_0_8_s</td>
</tr>
<tr>
<td>5</td>
<td>2.801</td>
<td>3.801</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>DSMC_CLKP</td>
<td>U0/dram_rd_data_dram_rd_data_0_16_s</td>
</tr>
<tr>
<td>6</td>
<td>2.801</td>
<td>3.801</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>DSMC_CLKP</td>
<td>U0/dram_rd_data_dram_rd_data_0_24_s</td>
</tr>
<tr>
<td>7</td>
<td>2.801</td>
<td>3.801</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>DSMC_CLKP</td>
<td>U0/dram_rd_data_dram_rd_data_0_29_s</td>
</tr>
<tr>
<td>8</td>
<td>2.801</td>
<td>3.801</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>DSMC_CLKP</td>
<td>U0/dram_rd_data_dram_rd_data_0_31_s</td>
</tr>
<tr>
<td>9</td>
<td>2.801</td>
<td>3.801</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>DSMC_CLKP</td>
<td>U0/dram_rd_data_dram_rd_data_0_30_s</td>
</tr>
<tr>
<td>10</td>
<td>2.801</td>
<td>3.801</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>DSMC_CLKP</td>
<td>U0/dram_rd_data_dram_rd_data_0_21_s</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.189</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.620</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.431</td>
</tr>
<tr>
<td class="label">From</td>
<td>U0/dram_rd_data_dram_rd_data_0_2_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>gen_dsmc_io[2].oddr_dq_inst/q_neg_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>DSMC_CLKP:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DSMC_CLKP:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DSMC_CLKP</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB71[B]</td>
<td>DSMC_CLKP_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>240</td>
<td>IOB71[B]</td>
<td>DSMC_CLKP_ibuf/O</td>
</tr>
<tr>
<td>3.474</td>
<td>2.792</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[11]</td>
<td>U0/dram_rd_data_dram_rd_data_0_2_s/CLKB</td>
</tr>
<tr>
<td>5.734</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[11]</td>
<td style=" font-weight:bold;">U0/dram_rd_data_dram_rd_data_0_2_s/DO[0]</td>
</tr>
<tr>
<td>8.159</td>
<td>2.425</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C64[0][B]</td>
<td>bus_read_data_2_s2/I1</td>
</tr>
<tr>
<td>8.620</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C64[0][B]</td>
<td style=" background: #97FFFF;">bus_read_data_2_s2/F</td>
</tr>
<tr>
<td>8.620</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C64[0][B]</td>
<td style=" font-weight:bold;">gen_dsmc_io[2].oddr_dq_inst/q_neg_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DSMC_CLKP</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOB71[B]</td>
<td>DSMC_CLKP_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>240</td>
<td>IOB71[B]</td>
<td>DSMC_CLKP_ibuf/O</td>
</tr>
<tr>
<td>8.440</td>
<td>2.753</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C64[0][B]</td>
<td>gen_dsmc_io[2].oddr_dq_inst/q_neg_s0/CLK</td>
</tr>
<tr>
<td>8.431</td>
<td>-0.009</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R17C64[0][B]</td>
<td>gen_dsmc_io[2].oddr_dq_inst/q_neg_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.034</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 19.646%; route: 2.792, 80.354%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.461, 8.963%; route: 2.425, 47.122%; tC2Q: 2.260, 43.915%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.688, 19.985%; route: 2.753, 80.015%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.138</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.570</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.431</td>
</tr>
<tr>
<td class="label">From</td>
<td>U0/dram_rd_data_dram_rd_data_0_0_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>gen_dsmc_io[0].oddr_dq_inst/q_neg_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>DSMC_CLKP:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DSMC_CLKP:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DSMC_CLKP</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB71[B]</td>
<td>DSMC_CLKP_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>240</td>
<td>IOB71[B]</td>
<td>DSMC_CLKP_ibuf/O</td>
</tr>
<tr>
<td>3.483</td>
<td>2.801</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[10]</td>
<td>U0/dram_rd_data_dram_rd_data_0_0_s/CLKB</td>
</tr>
<tr>
<td>5.743</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[10]</td>
<td style=" font-weight:bold;">U0/dram_rd_data_dram_rd_data_0_0_s/DO[0]</td>
</tr>
<tr>
<td>8.053</td>
<td>2.310</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C64[0][A]</td>
<td>bus_read_data_0_s2/I1</td>
</tr>
<tr>
<td>8.570</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C64[0][A]</td>
<td style=" background: #97FFFF;">bus_read_data_0_s2/F</td>
</tr>
<tr>
<td>8.570</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C64[0][A]</td>
<td style=" font-weight:bold;">gen_dsmc_io[0].oddr_dq_inst/q_neg_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DSMC_CLKP</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOB71[B]</td>
<td>DSMC_CLKP_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>240</td>
<td>IOB71[B]</td>
<td>DSMC_CLKP_ibuf/O</td>
</tr>
<tr>
<td>8.440</td>
<td>2.753</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C64[0][A]</td>
<td>gen_dsmc_io[0].oddr_dq_inst/q_neg_s0/CLK</td>
</tr>
<tr>
<td>8.431</td>
<td>-0.009</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R17C64[0][A]</td>
<td>gen_dsmc_io[0].oddr_dq_inst/q_neg_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.043</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 19.593%; route: 2.801, 80.407%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.516, 10.150%; route: 2.310, 45.417%; tC2Q: 2.260, 44.434%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.688, 19.985%; route: 2.753, 80.015%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.041</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.450</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.409</td>
</tr>
<tr>
<td class="label">From</td>
<td>U0/dram_rd_data_dram_rd_data_0_3_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>gen_dsmc_io[3].oddr_dq_inst/q_neg_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>DSMC_CLKP:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DSMC_CLKP:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DSMC_CLKP</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB71[B]</td>
<td>DSMC_CLKP_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>240</td>
<td>IOB71[B]</td>
<td>DSMC_CLKP_ibuf/O</td>
</tr>
<tr>
<td>3.465</td>
<td>2.782</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[12]</td>
<td>U0/dram_rd_data_dram_rd_data_0_3_s/CLKB</td>
</tr>
<tr>
<td>5.725</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[12]</td>
<td style=" font-weight:bold;">U0/dram_rd_data_dram_rd_data_0_3_s/DO[0]</td>
</tr>
<tr>
<td>7.988</td>
<td>2.264</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C62[1][A]</td>
<td>bus_read_data_3_s2/I1</td>
</tr>
<tr>
<td>8.450</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C62[1][A]</td>
<td style=" background: #97FFFF;">bus_read_data_3_s2/F</td>
</tr>
<tr>
<td>8.450</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C62[1][A]</td>
<td style=" font-weight:bold;">gen_dsmc_io[3].oddr_dq_inst/q_neg_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DSMC_CLKP</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOB71[B]</td>
<td>DSMC_CLKP_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>240</td>
<td>IOB71[B]</td>
<td>DSMC_CLKP_ibuf/O</td>
</tr>
<tr>
<td>8.417</td>
<td>2.730</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C62[1][A]</td>
<td>gen_dsmc_io[3].oddr_dq_inst/q_neg_s0/CLK</td>
</tr>
<tr>
<td>8.409</td>
<td>-0.009</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C62[1][A]</td>
<td>gen_dsmc_io[3].oddr_dq_inst/q_neg_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.047</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 19.699%; route: 2.782, 80.301%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.461, 9.253%; route: 2.264, 45.411%; tC2Q: 2.260, 45.336%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.688, 20.117%; route: 2.730, 79.883%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.115</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.303</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.418</td>
</tr>
<tr>
<td class="label">From</td>
<td>U0/dram_rd_data_dram_rd_data_0_6_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>gen_dsmc_io[6].oddr_dq_inst/q_neg_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>DSMC_CLKP:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DSMC_CLKP:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DSMC_CLKP</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB71[B]</td>
<td>DSMC_CLKP_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>240</td>
<td>IOB71[B]</td>
<td>DSMC_CLKP_ibuf/O</td>
</tr>
<tr>
<td>3.493</td>
<td>2.810</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[13]</td>
<td>U0/dram_rd_data_dram_rd_data_0_6_s/CLKB</td>
</tr>
<tr>
<td>5.753</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[13]</td>
<td style=" font-weight:bold;">U0/dram_rd_data_dram_rd_data_0_6_s/DO[0]</td>
</tr>
<tr>
<td>8.040</td>
<td>2.288</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C63[1][A]</td>
<td>bus_read_data_6_s2/I1</td>
</tr>
<tr>
<td>8.303</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C63[1][A]</td>
<td style=" background: #97FFFF;">bus_read_data_6_s2/F</td>
</tr>
<tr>
<td>8.303</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C63[1][A]</td>
<td style=" font-weight:bold;">gen_dsmc_io[6].oddr_dq_inst/q_neg_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DSMC_CLKP</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOB71[B]</td>
<td>DSMC_CLKP_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>240</td>
<td>IOB71[B]</td>
<td>DSMC_CLKP_ibuf/O</td>
</tr>
<tr>
<td>8.427</td>
<td>2.739</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C63[1][A]</td>
<td>gen_dsmc_io[6].oddr_dq_inst/q_neg_s0/CLK</td>
</tr>
<tr>
<td>8.418</td>
<td>-0.009</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C63[1][A]</td>
<td>gen_dsmc_io[6].oddr_dq_inst/q_neg_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.066</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 19.540%; route: 2.810, 80.460%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.262, 5.457%; route: 2.288, 47.557%; tC2Q: 2.260, 46.985%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.688, 20.062%; route: 2.739, 79.938%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.393</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.065</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.458</td>
</tr>
<tr>
<td class="label">From</td>
<td>U0/dram_rd_data_dram_rd_data_0_4_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>gen_dsmc_io[4].oddr_dq_inst/q_neg_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>DSMC_CLKP:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DSMC_CLKP:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DSMC_CLKP</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB71[B]</td>
<td>DSMC_CLKP_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>240</td>
<td>IOB71[B]</td>
<td>DSMC_CLKP_ibuf/O</td>
</tr>
<tr>
<td>3.465</td>
<td>2.782</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[12]</td>
<td>U0/dram_rd_data_dram_rd_data_0_4_s/CLKB</td>
</tr>
<tr>
<td>5.725</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[12]</td>
<td style=" font-weight:bold;">U0/dram_rd_data_dram_rd_data_0_4_s/DO[0]</td>
</tr>
<tr>
<td>7.603</td>
<td>1.879</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C63[1][B]</td>
<td>bus_read_data_4_s2/I1</td>
</tr>
<tr>
<td>8.065</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C63[1][B]</td>
<td style=" background: #97FFFF;">bus_read_data_4_s2/F</td>
</tr>
<tr>
<td>8.065</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C63[1][B]</td>
<td style=" font-weight:bold;">gen_dsmc_io[4].oddr_dq_inst/q_neg_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DSMC_CLKP</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOB71[B]</td>
<td>DSMC_CLKP_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>240</td>
<td>IOB71[B]</td>
<td>DSMC_CLKP_ibuf/O</td>
</tr>
<tr>
<td>8.467</td>
<td>2.779</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C63[1][B]</td>
<td>gen_dsmc_io[4].oddr_dq_inst/q_neg_s0/CLK</td>
</tr>
<tr>
<td>8.458</td>
<td>-0.009</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R21C63[1][B]</td>
<td>gen_dsmc_io[4].oddr_dq_inst/q_neg_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.002</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 19.699%; route: 2.782, 80.301%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.461, 10.027%; route: 1.879, 40.842%; tC2Q: 2.260, 49.130%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.688, 19.831%; route: 2.779, 80.169%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.398</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.013</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.411</td>
</tr>
<tr>
<td class="label">From</td>
<td>U0/dram_rd_data_dram_rd_data_0_1_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>gen_dsmc_io[1].oddr_dq_inst/q_neg_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>DSMC_CLKP:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DSMC_CLKP:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DSMC_CLKP</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB71[B]</td>
<td>DSMC_CLKP_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>240</td>
<td>IOB71[B]</td>
<td>DSMC_CLKP_ibuf/O</td>
</tr>
<tr>
<td>3.474</td>
<td>2.792</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[11]</td>
<td>U0/dram_rd_data_dram_rd_data_0_1_s/CLKB</td>
</tr>
<tr>
<td>5.734</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[11]</td>
<td style=" font-weight:bold;">U0/dram_rd_data_dram_rd_data_0_1_s/DO[0]</td>
</tr>
<tr>
<td>7.552</td>
<td>1.818</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C62[1][A]</td>
<td>bus_read_data_1_s2/I1</td>
</tr>
<tr>
<td>8.013</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C62[1][A]</td>
<td style=" background: #97FFFF;">bus_read_data_1_s2/F</td>
</tr>
<tr>
<td>8.013</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C62[1][A]</td>
<td style=" font-weight:bold;">gen_dsmc_io[1].oddr_dq_inst/q_neg_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DSMC_CLKP</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOB71[B]</td>
<td>DSMC_CLKP_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>240</td>
<td>IOB71[B]</td>
<td>DSMC_CLKP_ibuf/O</td>
</tr>
<tr>
<td>8.419</td>
<td>2.732</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C62[1][A]</td>
<td>gen_dsmc_io[1].oddr_dq_inst/q_neg_s0/CLK</td>
</tr>
<tr>
<td>8.411</td>
<td>-0.009</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C62[1][A]</td>
<td>gen_dsmc_io[1].oddr_dq_inst/q_neg_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.055</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 19.646%; route: 2.792, 80.354%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.461, 10.162%; route: 1.818, 40.044%; tC2Q: 2.260, 49.793%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.688, 20.106%; route: 2.732, 79.894%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.497</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.935</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.432</td>
</tr>
<tr>
<td class="label">From</td>
<td>U0/dram_rd_data_dram_rd_data_0_5_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>gen_dsmc_io[5].oddr_dq_inst/q_neg_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>DSMC_CLKP:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DSMC_CLKP:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DSMC_CLKP</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB71[B]</td>
<td>DSMC_CLKP_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>240</td>
<td>IOB71[B]</td>
<td>DSMC_CLKP_ibuf/O</td>
</tr>
<tr>
<td>3.493</td>
<td>2.810</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[13]</td>
<td>U0/dram_rd_data_dram_rd_data_0_5_s/CLKB</td>
</tr>
<tr>
<td>5.753</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[13]</td>
<td style=" font-weight:bold;">U0/dram_rd_data_dram_rd_data_0_5_s/DO[0]</td>
</tr>
<tr>
<td>7.645</td>
<td>1.893</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C64[3][A]</td>
<td>bus_read_data_5_s2/I1</td>
</tr>
<tr>
<td>7.935</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C64[3][A]</td>
<td style=" background: #97FFFF;">bus_read_data_5_s2/F</td>
</tr>
<tr>
<td>7.935</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C64[3][A]</td>
<td style=" font-weight:bold;">gen_dsmc_io[5].oddr_dq_inst/q_neg_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DSMC_CLKP</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOB71[B]</td>
<td>DSMC_CLKP_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>240</td>
<td>IOB71[B]</td>
<td>DSMC_CLKP_ibuf/O</td>
</tr>
<tr>
<td>8.436</td>
<td>2.749</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C64[3][A]</td>
<td>gen_dsmc_io[5].oddr_dq_inst/q_neg_s0/CLK</td>
</tr>
<tr>
<td>8.432</td>
<td>-0.004</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C64[3][A]</td>
<td>gen_dsmc_io[5].oddr_dq_inst/q_neg_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.057</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 19.540%; route: 2.810, 80.460%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.290, 6.528%; route: 1.893, 42.600%; tC2Q: 2.260, 50.872%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.688, 20.007%; route: 2.749, 79.993%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.511</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.947</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.458</td>
</tr>
<tr>
<td class="label">From</td>
<td>dram_rd_addr_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gen_dsmc_io[4].oddr_dq1_inst/q_neg_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>DSMC_CLKP:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DSMC_CLKP:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DSMC_CLKP</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB71[B]</td>
<td>DSMC_CLKP_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>240</td>
<td>IOB71[B]</td>
<td>DSMC_CLKP_ibuf/O</td>
</tr>
<tr>
<td>3.483</td>
<td>2.801</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C60[2][B]</td>
<td>dram_rd_addr_5_s0/CLK</td>
</tr>
<tr>
<td>3.866</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>35</td>
<td>R18C60[2][B]</td>
<td style=" font-weight:bold;">dram_rd_addr_5_s0/Q</td>
</tr>
<tr>
<td>4.033</td>
<td>0.168</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C60[0][A]</td>
<td>n733_s2/I1</td>
</tr>
<tr>
<td>4.559</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R17C60[0][A]</td>
<td style=" background: #97FFFF;">n733_s2/F</td>
</tr>
<tr>
<td>6.219</td>
<td>1.660</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C64[2][B]</td>
<td>bus_read_data_16_s3/I1</td>
</tr>
<tr>
<td>6.482</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R18C64[2][B]</td>
<td style=" background: #97FFFF;">bus_read_data_16_s3/F</td>
</tr>
<tr>
<td>7.421</td>
<td>0.939</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C63[0][B]</td>
<td>bus_read_data_20_s2/I0</td>
</tr>
<tr>
<td>7.947</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C63[0][B]</td>
<td style=" background: #97FFFF;">bus_read_data_20_s2/F</td>
</tr>
<tr>
<td>7.947</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C63[0][B]</td>
<td style=" font-weight:bold;">gen_dsmc_io[4].oddr_dq1_inst/q_neg_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DSMC_CLKP</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOB71[B]</td>
<td>DSMC_CLKP_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>240</td>
<td>IOB71[B]</td>
<td>DSMC_CLKP_ibuf/O</td>
</tr>
<tr>
<td>8.467</td>
<td>2.779</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C63[0][B]</td>
<td>gen_dsmc_io[4].oddr_dq1_inst/q_neg_s0/CLK</td>
</tr>
<tr>
<td>8.458</td>
<td>-0.009</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R21C63[0][B]</td>
<td>gen_dsmc_io[4].oddr_dq1_inst/q_neg_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.016</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 19.594%; route: 2.801, 80.406%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.315, 29.460%; route: 2.766, 61.971%; tC2Q: 0.382, 8.569%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.688, 19.831%; route: 2.779, 80.169%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.628</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.800</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.427</td>
</tr>
<tr>
<td class="label">From</td>
<td>U0/dram_rd_data_dram_rd_data_0_7_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>gen_dsmc_io[7].oddr_dq_inst/q_neg_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>DSMC_CLKP:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DSMC_CLKP:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DSMC_CLKP</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB71[B]</td>
<td>DSMC_CLKP_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>240</td>
<td>IOB71[B]</td>
<td>DSMC_CLKP_ibuf/O</td>
</tr>
<tr>
<td>3.483</td>
<td>2.801</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[14]</td>
<td>U0/dram_rd_data_dram_rd_data_0_7_s/CLKB</td>
</tr>
<tr>
<td>5.743</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[14]</td>
<td style=" font-weight:bold;">U0/dram_rd_data_dram_rd_data_0_7_s/DO[0]</td>
</tr>
<tr>
<td>7.283</td>
<td>1.540</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C64[1][A]</td>
<td>bus_read_data_7_s2/I1</td>
</tr>
<tr>
<td>7.800</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C64[1][A]</td>
<td style=" background: #97FFFF;">bus_read_data_7_s2/F</td>
</tr>
<tr>
<td>7.800</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C64[1][A]</td>
<td style=" font-weight:bold;">gen_dsmc_io[7].oddr_dq_inst/q_neg_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DSMC_CLKP</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOB71[B]</td>
<td>DSMC_CLKP_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>240</td>
<td>IOB71[B]</td>
<td>DSMC_CLKP_ibuf/O</td>
</tr>
<tr>
<td>8.436</td>
<td>2.749</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C64[1][A]</td>
<td>gen_dsmc_io[7].oddr_dq_inst/q_neg_s0/CLK</td>
</tr>
<tr>
<td>8.427</td>
<td>-0.009</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C64[1][A]</td>
<td>gen_dsmc_io[7].oddr_dq_inst/q_neg_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.047</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 19.593%; route: 2.801, 80.407%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.516, 11.961%; route: 1.540, 35.679%; tC2Q: 2.260, 52.360%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.688, 20.007%; route: 2.749, 79.993%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.671</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.738</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.409</td>
</tr>
<tr>
<td class="label">From</td>
<td>dram_rd_addr_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gen_dsmc_io[3].oddr_dq1_inst/q_neg_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>DSMC_CLKP:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DSMC_CLKP:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DSMC_CLKP</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB71[B]</td>
<td>DSMC_CLKP_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>240</td>
<td>IOB71[B]</td>
<td>DSMC_CLKP_ibuf/O</td>
</tr>
<tr>
<td>3.483</td>
<td>2.801</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C60[2][B]</td>
<td>dram_rd_addr_5_s0/CLK</td>
</tr>
<tr>
<td>3.866</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>35</td>
<td>R18C60[2][B]</td>
<td style=" font-weight:bold;">dram_rd_addr_5_s0/Q</td>
</tr>
<tr>
<td>4.033</td>
<td>0.168</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C60[0][A]</td>
<td>n733_s2/I1</td>
</tr>
<tr>
<td>4.559</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R17C60[0][A]</td>
<td style=" background: #97FFFF;">n733_s2/F</td>
</tr>
<tr>
<td>6.219</td>
<td>1.660</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C64[2][B]</td>
<td>bus_read_data_16_s3/I1</td>
</tr>
<tr>
<td>6.454</td>
<td>0.235</td>
<td>tINS</td>
<td>RF</td>
<td>32</td>
<td>R18C64[2][B]</td>
<td style=" background: #97FFFF;">bus_read_data_16_s3/F</td>
</tr>
<tr>
<td>7.212</td>
<td>0.757</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C62[1][B]</td>
<td>bus_read_data_19_s2/I0</td>
</tr>
<tr>
<td>7.738</td>
<td>0.526</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R15C62[1][B]</td>
<td style=" background: #97FFFF;">bus_read_data_19_s2/F</td>
</tr>
<tr>
<td>7.738</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C62[1][B]</td>
<td style=" font-weight:bold;">gen_dsmc_io[3].oddr_dq1_inst/q_neg_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DSMC_CLKP</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOB71[B]</td>
<td>DSMC_CLKP_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>240</td>
<td>IOB71[B]</td>
<td>DSMC_CLKP_ibuf/O</td>
</tr>
<tr>
<td>8.417</td>
<td>2.730</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C62[1][B]</td>
<td>gen_dsmc_io[3].oddr_dq1_inst/q_neg_s0/CLK</td>
</tr>
<tr>
<td>8.409</td>
<td>-0.009</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C62[1][B]</td>
<td>gen_dsmc_io[3].oddr_dq1_inst/q_neg_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.066</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 19.594%; route: 2.801, 80.406%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.288, 30.259%; route: 2.585, 60.752%; tC2Q: 0.382, 8.989%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.688, 20.117%; route: 2.730, 79.883%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.680</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.738</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.418</td>
</tr>
<tr>
<td class="label">From</td>
<td>dram_rd_addr_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gen_dsmc_io[6].oddr_dq1_inst/q_neg_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>DSMC_CLKP:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DSMC_CLKP:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DSMC_CLKP</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB71[B]</td>
<td>DSMC_CLKP_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>240</td>
<td>IOB71[B]</td>
<td>DSMC_CLKP_ibuf/O</td>
</tr>
<tr>
<td>3.483</td>
<td>2.801</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C60[2][B]</td>
<td>dram_rd_addr_5_s0/CLK</td>
</tr>
<tr>
<td>3.866</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>35</td>
<td>R18C60[2][B]</td>
<td style=" font-weight:bold;">dram_rd_addr_5_s0/Q</td>
</tr>
<tr>
<td>4.033</td>
<td>0.168</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C60[0][A]</td>
<td>n733_s2/I1</td>
</tr>
<tr>
<td>4.559</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R17C60[0][A]</td>
<td style=" background: #97FFFF;">n733_s2/F</td>
</tr>
<tr>
<td>6.219</td>
<td>1.660</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C64[2][B]</td>
<td>bus_read_data_16_s3/I1</td>
</tr>
<tr>
<td>6.454</td>
<td>0.235</td>
<td>tINS</td>
<td>RF</td>
<td>32</td>
<td>R18C64[2][B]</td>
<td style=" background: #97FFFF;">bus_read_data_16_s3/F</td>
</tr>
<tr>
<td>7.212</td>
<td>0.757</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C63[1][B]</td>
<td>bus_read_data_22_s2/I0</td>
</tr>
<tr>
<td>7.738</td>
<td>0.526</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R15C63[1][B]</td>
<td style=" background: #97FFFF;">bus_read_data_22_s2/F</td>
</tr>
<tr>
<td>7.738</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C63[1][B]</td>
<td style=" font-weight:bold;">gen_dsmc_io[6].oddr_dq1_inst/q_neg_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DSMC_CLKP</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOB71[B]</td>
<td>DSMC_CLKP_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>240</td>
<td>IOB71[B]</td>
<td>DSMC_CLKP_ibuf/O</td>
</tr>
<tr>
<td>8.427</td>
<td>2.739</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C63[1][B]</td>
<td>gen_dsmc_io[6].oddr_dq1_inst/q_neg_s0/CLK</td>
</tr>
<tr>
<td>8.418</td>
<td>-0.009</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C63[1][B]</td>
<td>gen_dsmc_io[6].oddr_dq1_inst/q_neg_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.056</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 19.594%; route: 2.801, 80.406%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.288, 30.259%; route: 2.585, 60.752%; tC2Q: 0.382, 8.989%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.688, 20.062%; route: 2.739, 79.938%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.721</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.429</td>
</tr>
<tr>
<td class="label">From</td>
<td>dram_rd_addr_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gen_dsmc_io[1].oddr_dq1_inst/q_neg_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>DSMC_CLKP:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DSMC_CLKP:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DSMC_CLKP</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB71[B]</td>
<td>DSMC_CLKP_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>240</td>
<td>IOB71[B]</td>
<td>DSMC_CLKP_ibuf/O</td>
</tr>
<tr>
<td>3.483</td>
<td>2.801</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C60[2][B]</td>
<td>dram_rd_addr_5_s0/CLK</td>
</tr>
<tr>
<td>3.866</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>35</td>
<td>R18C60[2][B]</td>
<td style=" font-weight:bold;">dram_rd_addr_5_s0/Q</td>
</tr>
<tr>
<td>4.033</td>
<td>0.168</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C60[0][A]</td>
<td>n733_s2/I1</td>
</tr>
<tr>
<td>4.559</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R17C60[0][A]</td>
<td style=" background: #97FFFF;">n733_s2/F</td>
</tr>
<tr>
<td>6.219</td>
<td>1.660</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C64[2][B]</td>
<td>bus_read_data_16_s3/I1</td>
</tr>
<tr>
<td>6.454</td>
<td>0.235</td>
<td>tINS</td>
<td>RF</td>
<td>32</td>
<td>R18C64[2][B]</td>
<td style=" background: #97FFFF;">bus_read_data_16_s3/F</td>
</tr>
<tr>
<td>7.194</td>
<td>0.740</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C60[1][A]</td>
<td>bus_read_data_17_s2/I0</td>
</tr>
<tr>
<td>7.721</td>
<td>0.526</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C60[1][A]</td>
<td style=" background: #97FFFF;">bus_read_data_17_s2/F</td>
</tr>
<tr>
<td>7.721</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C60[1][A]</td>
<td style=" font-weight:bold;">gen_dsmc_io[1].oddr_dq1_inst/q_neg_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DSMC_CLKP</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOB71[B]</td>
<td>DSMC_CLKP_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>240</td>
<td>IOB71[B]</td>
<td>DSMC_CLKP_ibuf/O</td>
</tr>
<tr>
<td>8.438</td>
<td>2.751</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C60[1][A]</td>
<td>gen_dsmc_io[1].oddr_dq1_inst/q_neg_s0/CLK</td>
</tr>
<tr>
<td>8.429</td>
<td>-0.009</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C60[1][A]</td>
<td>gen_dsmc_io[1].oddr_dq1_inst/q_neg_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.045</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 19.594%; route: 2.801, 80.406%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.288, 30.383%; route: 2.568, 60.590%; tC2Q: 0.382, 9.027%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.688, 19.996%; route: 2.751, 80.004%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.713</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.752</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.465</td>
</tr>
<tr>
<td class="label">From</td>
<td>dram_rd_addr_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gen_dsmc_io[0].oddr_dq1_inst/q_neg_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>DSMC_CLKP:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DSMC_CLKP:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DSMC_CLKP</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB71[B]</td>
<td>DSMC_CLKP_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>240</td>
<td>IOB71[B]</td>
<td>DSMC_CLKP_ibuf/O</td>
</tr>
<tr>
<td>3.483</td>
<td>2.801</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C60[2][B]</td>
<td>dram_rd_addr_5_s0/CLK</td>
</tr>
<tr>
<td>3.866</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>35</td>
<td>R18C60[2][B]</td>
<td style=" font-weight:bold;">dram_rd_addr_5_s0/Q</td>
</tr>
<tr>
<td>4.033</td>
<td>0.168</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C60[0][A]</td>
<td>n733_s2/I1</td>
</tr>
<tr>
<td>4.559</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R17C60[0][A]</td>
<td style=" background: #97FFFF;">n733_s2/F</td>
</tr>
<tr>
<td>6.219</td>
<td>1.660</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C64[2][B]</td>
<td>bus_read_data_16_s3/I1</td>
</tr>
<tr>
<td>6.482</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R18C64[2][B]</td>
<td style=" background: #97FFFF;">bus_read_data_16_s3/F</td>
</tr>
<tr>
<td>7.226</td>
<td>0.744</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C64[1][A]</td>
<td>bus_read_data_16_s2/I0</td>
</tr>
<tr>
<td>7.752</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C64[1][A]</td>
<td style=" background: #97FFFF;">bus_read_data_16_s2/F</td>
</tr>
<tr>
<td>7.752</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C64[1][A]</td>
<td style=" font-weight:bold;">gen_dsmc_io[0].oddr_dq1_inst/q_neg_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DSMC_CLKP</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOB71[B]</td>
<td>DSMC_CLKP_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>240</td>
<td>IOB71[B]</td>
<td>DSMC_CLKP_ibuf/O</td>
</tr>
<tr>
<td>8.473</td>
<td>2.786</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C64[1][A]</td>
<td>gen_dsmc_io[0].oddr_dq1_inst/q_neg_s0/CLK</td>
</tr>
<tr>
<td>8.465</td>
<td>-0.009</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R22C64[1][A]</td>
<td>gen_dsmc_io[0].oddr_dq1_inst/q_neg_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.010</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 19.594%; route: 2.801, 80.406%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.315, 30.805%; route: 2.571, 60.234%; tC2Q: 0.382, 8.960%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.688, 19.793%; route: 2.786, 80.207%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.070</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.362</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.431</td>
</tr>
<tr>
<td class="label">From</td>
<td>U0/dram_rd_data_dram_rd_data_0_18_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>gen_dsmc_io[2].oddr_dq1_inst/q_neg_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>DSMC_CLKP:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DSMC_CLKP:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DSMC_CLKP</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB71[B]</td>
<td>DSMC_CLKP_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>240</td>
<td>IOB71[B]</td>
<td>DSMC_CLKP_ibuf/O</td>
</tr>
<tr>
<td>3.474</td>
<td>2.792</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[19]</td>
<td>U0/dram_rd_data_dram_rd_data_0_18_s/CLKB</td>
</tr>
<tr>
<td>5.734</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[19]</td>
<td style=" font-weight:bold;">U0/dram_rd_data_dram_rd_data_0_18_s/DO[0]</td>
</tr>
<tr>
<td>6.900</td>
<td>1.166</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C64[2][A]</td>
<td>bus_read_data_18_s2/I1</td>
</tr>
<tr>
<td>7.362</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C64[2][A]</td>
<td style=" background: #97FFFF;">bus_read_data_18_s2/F</td>
</tr>
<tr>
<td>7.362</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C64[2][A]</td>
<td style=" font-weight:bold;">gen_dsmc_io[2].oddr_dq1_inst/q_neg_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DSMC_CLKP</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOB71[B]</td>
<td>DSMC_CLKP_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>240</td>
<td>IOB71[B]</td>
<td>DSMC_CLKP_ibuf/O</td>
</tr>
<tr>
<td>8.440</td>
<td>2.753</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C64[2][A]</td>
<td>gen_dsmc_io[2].oddr_dq1_inst/q_neg_s0/CLK</td>
</tr>
<tr>
<td>8.431</td>
<td>-0.009</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R17C64[2][A]</td>
<td>gen_dsmc_io[2].oddr_dq1_inst/q_neg_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.034</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 19.646%; route: 2.792, 80.354%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.461, 11.865%; route: 1.166, 30.000%; tC2Q: 2.260, 58.135%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.688, 19.985%; route: 2.753, 80.015%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.146</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.283</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.429</td>
</tr>
<tr>
<td class="label">From</td>
<td>dram_rd_addr_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gen_dsmc_io[5].oddr_dq1_inst/q_neg_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>DSMC_CLKP:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DSMC_CLKP:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DSMC_CLKP</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB71[B]</td>
<td>DSMC_CLKP_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>240</td>
<td>IOB71[B]</td>
<td>DSMC_CLKP_ibuf/O</td>
</tr>
<tr>
<td>3.483</td>
<td>2.801</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C60[2][B]</td>
<td>dram_rd_addr_5_s0/CLK</td>
</tr>
<tr>
<td>3.866</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>35</td>
<td>R18C60[2][B]</td>
<td style=" font-weight:bold;">dram_rd_addr_5_s0/Q</td>
</tr>
<tr>
<td>4.033</td>
<td>0.168</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C60[0][A]</td>
<td>n733_s2/I1</td>
</tr>
<tr>
<td>4.559</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R17C60[0][A]</td>
<td style=" background: #97FFFF;">n733_s2/F</td>
</tr>
<tr>
<td>6.219</td>
<td>1.660</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C64[2][B]</td>
<td>bus_read_data_16_s3/I1</td>
</tr>
<tr>
<td>6.454</td>
<td>0.235</td>
<td>tINS</td>
<td>RF</td>
<td>32</td>
<td>R18C64[2][B]</td>
<td style=" background: #97FFFF;">bus_read_data_16_s3/F</td>
</tr>
<tr>
<td>6.757</td>
<td>0.303</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C64[1][B]</td>
<td>bus_read_data_21_s2/I0</td>
</tr>
<tr>
<td>7.283</td>
<td>0.526</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C64[1][B]</td>
<td style=" background: #97FFFF;">bus_read_data_21_s2/F</td>
</tr>
<tr>
<td>7.283</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C64[1][B]</td>
<td style=" font-weight:bold;">gen_dsmc_io[5].oddr_dq1_inst/q_neg_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DSMC_CLKP</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOB71[B]</td>
<td>DSMC_CLKP_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>240</td>
<td>IOB71[B]</td>
<td>DSMC_CLKP_ibuf/O</td>
</tr>
<tr>
<td>8.438</td>
<td>2.751</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C64[1][B]</td>
<td>gen_dsmc_io[5].oddr_dq1_inst/q_neg_s0/CLK</td>
</tr>
<tr>
<td>8.429</td>
<td>-0.009</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C64[1][B]</td>
<td>gen_dsmc_io[5].oddr_dq1_inst/q_neg_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.045</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 19.594%; route: 2.801, 80.406%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.288, 33.882%; route: 2.130, 56.053%; tC2Q: 0.382, 10.066%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.688, 19.996%; route: 2.751, 80.004%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.805</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.354</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.159</td>
</tr>
<tr>
<td class="label">From</td>
<td>clk_in_cnt_13_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dram_wr_data_15_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>DSMC_CLKP:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DSMC_CLKP:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DSMC_CLKP</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB71[B]</td>
<td>DSMC_CLKP_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>240</td>
<td>IOB71[B]</td>
<td>DSMC_CLKP_ibuf/O</td>
</tr>
<tr>
<td>3.496</td>
<td>2.814</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C58[0][A]</td>
<td>clk_in_cnt_13_s0/CLK</td>
</tr>
<tr>
<td>3.879</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R21C58[0][A]</td>
<td style=" font-weight:bold;">clk_in_cnt_13_s0/Q</td>
</tr>
<tr>
<td>4.019</td>
<td>0.140</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C58[2][B]</td>
<td>DSMC_DQS_s5/I1</td>
</tr>
<tr>
<td>4.545</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R21C58[2][B]</td>
<td style=" background: #97FFFF;">DSMC_DQS_s5/F</td>
</tr>
<tr>
<td>5.055</td>
<td>0.510</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C55[1][A]</td>
<td>n278_s2/I2</td>
</tr>
<tr>
<td>5.581</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R21C55[1][A]</td>
<td style=" background: #97FFFF;">n278_s2/F</td>
</tr>
<tr>
<td>6.096</td>
<td>0.515</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C57[2][A]</td>
<td>n435_s0/I2</td>
</tr>
<tr>
<td>6.613</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R20C57[2][A]</td>
<td style=" background: #97FFFF;">n435_s0/F</td>
</tr>
<tr>
<td>6.773</td>
<td>0.160</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C57[0][A]</td>
<td>n1536_s1/I1</td>
</tr>
<tr>
<td>7.234</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R20C57[0][A]</td>
<td style=" background: #97FFFF;">n1536_s1/F</td>
</tr>
<tr>
<td>10.354</td>
<td>3.120</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C59[0][A]</td>
<td style=" font-weight:bold;">dram_wr_data_15_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DSMC_CLKP</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB71[B]</td>
<td>DSMC_CLKP_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>240</td>
<td>IOB71[B]</td>
<td>DSMC_CLKP_ibuf/O</td>
</tr>
<tr>
<td>13.470</td>
<td>2.787</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C59[0][A]</td>
<td>dram_wr_data_15_s0/CLK</td>
</tr>
<tr>
<td>13.159</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C59[0][A]</td>
<td>dram_wr_data_15_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.026</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 19.521%; route: 2.814, 80.479%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.030, 29.603%; route: 4.445, 64.820%; tC2Q: 0.382, 5.578%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 19.669%; route: 2.787, 80.331%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.418</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.016</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.433</td>
</tr>
<tr>
<td class="label">From</td>
<td>dram_rd_addr_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gen_dsmc_io[7].oddr_dq1_inst/q_neg_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>DSMC_CLKP:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DSMC_CLKP:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DSMC_CLKP</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB71[B]</td>
<td>DSMC_CLKP_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>240</td>
<td>IOB71[B]</td>
<td>DSMC_CLKP_ibuf/O</td>
</tr>
<tr>
<td>3.483</td>
<td>2.801</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C60[2][B]</td>
<td>dram_rd_addr_5_s0/CLK</td>
</tr>
<tr>
<td>3.866</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>35</td>
<td>R18C60[2][B]</td>
<td style=" font-weight:bold;">dram_rd_addr_5_s0/Q</td>
</tr>
<tr>
<td>4.033</td>
<td>0.168</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C60[0][A]</td>
<td>n733_s2/I1</td>
</tr>
<tr>
<td>4.559</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R17C60[0][A]</td>
<td style=" background: #97FFFF;">n733_s2/F</td>
</tr>
<tr>
<td>6.219</td>
<td>1.660</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C64[2][B]</td>
<td>bus_read_data_16_s3/I1</td>
</tr>
<tr>
<td>6.482</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R18C64[2][B]</td>
<td style=" background: #97FFFF;">bus_read_data_16_s3/F</td>
</tr>
<tr>
<td>6.489</td>
<td>0.008</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C64[0][A]</td>
<td>bus_read_data_23_s2/I0</td>
</tr>
<tr>
<td>7.016</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C64[0][A]</td>
<td style=" background: #97FFFF;">bus_read_data_23_s2/F</td>
</tr>
<tr>
<td>7.016</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C64[0][A]</td>
<td style=" font-weight:bold;">gen_dsmc_io[7].oddr_dq1_inst/q_neg_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DSMC_CLKP</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOB71[B]</td>
<td>DSMC_CLKP_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>240</td>
<td>IOB71[B]</td>
<td>DSMC_CLKP_ibuf/O</td>
</tr>
<tr>
<td>8.442</td>
<td>2.754</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C64[0][A]</td>
<td>gen_dsmc_io[7].oddr_dq1_inst/q_neg_s0/CLK</td>
</tr>
<tr>
<td>8.433</td>
<td>-0.009</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R18C64[0][A]</td>
<td>gen_dsmc_io[7].oddr_dq1_inst/q_neg_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.041</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 19.594%; route: 2.801, 80.406%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.315, 37.226%; route: 1.835, 51.946%; tC2Q: 0.382, 10.828%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.688, 19.975%; route: 2.754, 80.025%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.967</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.191</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.159</td>
</tr>
<tr>
<td class="label">From</td>
<td>clk_in_cnt_13_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dram_wr_data_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>DSMC_CLKP:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DSMC_CLKP:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DSMC_CLKP</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB71[B]</td>
<td>DSMC_CLKP_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>240</td>
<td>IOB71[B]</td>
<td>DSMC_CLKP_ibuf/O</td>
</tr>
<tr>
<td>3.496</td>
<td>2.814</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C58[0][A]</td>
<td>clk_in_cnt_13_s0/CLK</td>
</tr>
<tr>
<td>3.879</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R21C58[0][A]</td>
<td style=" font-weight:bold;">clk_in_cnt_13_s0/Q</td>
</tr>
<tr>
<td>4.019</td>
<td>0.140</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C58[2][B]</td>
<td>DSMC_DQS_s5/I1</td>
</tr>
<tr>
<td>4.545</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R21C58[2][B]</td>
<td style=" background: #97FFFF;">DSMC_DQS_s5/F</td>
</tr>
<tr>
<td>5.055</td>
<td>0.510</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C55[1][A]</td>
<td>n278_s2/I2</td>
</tr>
<tr>
<td>5.581</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R21C55[1][A]</td>
<td style=" background: #97FFFF;">n278_s2/F</td>
</tr>
<tr>
<td>6.096</td>
<td>0.515</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C57[2][A]</td>
<td>n435_s0/I2</td>
</tr>
<tr>
<td>6.613</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R20C57[2][A]</td>
<td style=" background: #97FFFF;">n435_s0/F</td>
</tr>
<tr>
<td>6.773</td>
<td>0.160</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C57[0][A]</td>
<td>n1536_s1/I1</td>
</tr>
<tr>
<td>7.234</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R20C57[0][A]</td>
<td style=" background: #97FFFF;">n1536_s1/F</td>
</tr>
<tr>
<td>10.191</td>
<td>2.957</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C55[0][A]</td>
<td style=" font-weight:bold;">dram_wr_data_3_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DSMC_CLKP</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB71[B]</td>
<td>DSMC_CLKP_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>240</td>
<td>IOB71[B]</td>
<td>DSMC_CLKP_ibuf/O</td>
</tr>
<tr>
<td>13.470</td>
<td>2.787</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C55[0][A]</td>
<td>dram_wr_data_3_s0/CLK</td>
</tr>
<tr>
<td>13.159</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C55[0][A]</td>
<td>dram_wr_data_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.026</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 19.521%; route: 2.814, 80.479%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.030, 30.321%; route: 4.282, 63.966%; tC2Q: 0.382, 5.713%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 19.669%; route: 2.787, 80.331%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.967</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.191</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.159</td>
</tr>
<tr>
<td class="label">From</td>
<td>clk_in_cnt_13_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dram_wr_data_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>DSMC_CLKP:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DSMC_CLKP:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DSMC_CLKP</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB71[B]</td>
<td>DSMC_CLKP_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>240</td>
<td>IOB71[B]</td>
<td>DSMC_CLKP_ibuf/O</td>
</tr>
<tr>
<td>3.496</td>
<td>2.814</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C58[0][A]</td>
<td>clk_in_cnt_13_s0/CLK</td>
</tr>
<tr>
<td>3.879</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R21C58[0][A]</td>
<td style=" font-weight:bold;">clk_in_cnt_13_s0/Q</td>
</tr>
<tr>
<td>4.019</td>
<td>0.140</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C58[2][B]</td>
<td>DSMC_DQS_s5/I1</td>
</tr>
<tr>
<td>4.545</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R21C58[2][B]</td>
<td style=" background: #97FFFF;">DSMC_DQS_s5/F</td>
</tr>
<tr>
<td>5.055</td>
<td>0.510</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C55[1][A]</td>
<td>n278_s2/I2</td>
</tr>
<tr>
<td>5.581</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R21C55[1][A]</td>
<td style=" background: #97FFFF;">n278_s2/F</td>
</tr>
<tr>
<td>6.096</td>
<td>0.515</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C57[2][A]</td>
<td>n435_s0/I2</td>
</tr>
<tr>
<td>6.613</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R20C57[2][A]</td>
<td style=" background: #97FFFF;">n435_s0/F</td>
</tr>
<tr>
<td>6.773</td>
<td>0.160</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C57[0][A]</td>
<td>n1536_s1/I1</td>
</tr>
<tr>
<td>7.234</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R20C57[0][A]</td>
<td style=" background: #97FFFF;">n1536_s1/F</td>
</tr>
<tr>
<td>10.191</td>
<td>2.957</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C55[0][B]</td>
<td style=" font-weight:bold;">dram_wr_data_5_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DSMC_CLKP</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB71[B]</td>
<td>DSMC_CLKP_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>240</td>
<td>IOB71[B]</td>
<td>DSMC_CLKP_ibuf/O</td>
</tr>
<tr>
<td>13.470</td>
<td>2.787</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C55[0][B]</td>
<td>dram_wr_data_5_s0/CLK</td>
</tr>
<tr>
<td>13.159</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C55[0][B]</td>
<td>dram_wr_data_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.026</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 19.521%; route: 2.814, 80.479%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.030, 30.321%; route: 4.282, 63.966%; tC2Q: 0.382, 5.713%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 19.669%; route: 2.787, 80.331%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.967</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.191</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.159</td>
</tr>
<tr>
<td class="label">From</td>
<td>clk_in_cnt_13_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dram_wr_data_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>DSMC_CLKP:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DSMC_CLKP:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DSMC_CLKP</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB71[B]</td>
<td>DSMC_CLKP_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>240</td>
<td>IOB71[B]</td>
<td>DSMC_CLKP_ibuf/O</td>
</tr>
<tr>
<td>3.496</td>
<td>2.814</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C58[0][A]</td>
<td>clk_in_cnt_13_s0/CLK</td>
</tr>
<tr>
<td>3.879</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R21C58[0][A]</td>
<td style=" font-weight:bold;">clk_in_cnt_13_s0/Q</td>
</tr>
<tr>
<td>4.019</td>
<td>0.140</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C58[2][B]</td>
<td>DSMC_DQS_s5/I1</td>
</tr>
<tr>
<td>4.545</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R21C58[2][B]</td>
<td style=" background: #97FFFF;">DSMC_DQS_s5/F</td>
</tr>
<tr>
<td>5.055</td>
<td>0.510</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C55[1][A]</td>
<td>n278_s2/I2</td>
</tr>
<tr>
<td>5.581</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R21C55[1][A]</td>
<td style=" background: #97FFFF;">n278_s2/F</td>
</tr>
<tr>
<td>6.096</td>
<td>0.515</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C57[2][A]</td>
<td>n435_s0/I2</td>
</tr>
<tr>
<td>6.613</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R20C57[2][A]</td>
<td style=" background: #97FFFF;">n435_s0/F</td>
</tr>
<tr>
<td>6.773</td>
<td>0.160</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C57[0][A]</td>
<td>n1536_s1/I1</td>
</tr>
<tr>
<td>7.234</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R20C57[0][A]</td>
<td style=" background: #97FFFF;">n1536_s1/F</td>
</tr>
<tr>
<td>10.191</td>
<td>2.957</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C55[1][B]</td>
<td style=" font-weight:bold;">dram_wr_data_9_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DSMC_CLKP</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB71[B]</td>
<td>DSMC_CLKP_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>240</td>
<td>IOB71[B]</td>
<td>DSMC_CLKP_ibuf/O</td>
</tr>
<tr>
<td>13.470</td>
<td>2.787</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C55[1][B]</td>
<td>dram_wr_data_9_s0/CLK</td>
</tr>
<tr>
<td>13.159</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C55[1][B]</td>
<td>dram_wr_data_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.026</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 19.521%; route: 2.814, 80.479%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.030, 30.321%; route: 4.282, 63.966%; tC2Q: 0.382, 5.713%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 19.669%; route: 2.787, 80.331%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.967</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.191</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.159</td>
</tr>
<tr>
<td class="label">From</td>
<td>clk_in_cnt_13_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dram_wr_data_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>DSMC_CLKP:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DSMC_CLKP:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DSMC_CLKP</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB71[B]</td>
<td>DSMC_CLKP_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>240</td>
<td>IOB71[B]</td>
<td>DSMC_CLKP_ibuf/O</td>
</tr>
<tr>
<td>3.496</td>
<td>2.814</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C58[0][A]</td>
<td>clk_in_cnt_13_s0/CLK</td>
</tr>
<tr>
<td>3.879</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R21C58[0][A]</td>
<td style=" font-weight:bold;">clk_in_cnt_13_s0/Q</td>
</tr>
<tr>
<td>4.019</td>
<td>0.140</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C58[2][B]</td>
<td>DSMC_DQS_s5/I1</td>
</tr>
<tr>
<td>4.545</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R21C58[2][B]</td>
<td style=" background: #97FFFF;">DSMC_DQS_s5/F</td>
</tr>
<tr>
<td>5.055</td>
<td>0.510</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C55[1][A]</td>
<td>n278_s2/I2</td>
</tr>
<tr>
<td>5.581</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R21C55[1][A]</td>
<td style=" background: #97FFFF;">n278_s2/F</td>
</tr>
<tr>
<td>6.096</td>
<td>0.515</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C57[2][A]</td>
<td>n435_s0/I2</td>
</tr>
<tr>
<td>6.613</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R20C57[2][A]</td>
<td style=" background: #97FFFF;">n435_s0/F</td>
</tr>
<tr>
<td>6.773</td>
<td>0.160</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C57[0][A]</td>
<td>n1536_s1/I1</td>
</tr>
<tr>
<td>7.234</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R20C57[0][A]</td>
<td style=" background: #97FFFF;">n1536_s1/F</td>
</tr>
<tr>
<td>10.191</td>
<td>2.957</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C55[1][A]</td>
<td style=" font-weight:bold;">dram_wr_data_11_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DSMC_CLKP</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB71[B]</td>
<td>DSMC_CLKP_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>240</td>
<td>IOB71[B]</td>
<td>DSMC_CLKP_ibuf/O</td>
</tr>
<tr>
<td>13.470</td>
<td>2.787</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C55[1][A]</td>
<td>dram_wr_data_11_s0/CLK</td>
</tr>
<tr>
<td>13.159</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C55[1][A]</td>
<td>dram_wr_data_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.026</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 19.521%; route: 2.814, 80.479%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.030, 30.321%; route: 4.282, 63.966%; tC2Q: 0.382, 5.713%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 19.669%; route: 2.787, 80.331%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.194</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.974</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.168</td>
</tr>
<tr>
<td class="label">From</td>
<td>clk_in_cnt_13_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dram_wr_data_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>DSMC_CLKP:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DSMC_CLKP:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DSMC_CLKP</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB71[B]</td>
<td>DSMC_CLKP_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>240</td>
<td>IOB71[B]</td>
<td>DSMC_CLKP_ibuf/O</td>
</tr>
<tr>
<td>3.496</td>
<td>2.814</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C58[0][A]</td>
<td>clk_in_cnt_13_s0/CLK</td>
</tr>
<tr>
<td>3.879</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R21C58[0][A]</td>
<td style=" font-weight:bold;">clk_in_cnt_13_s0/Q</td>
</tr>
<tr>
<td>4.019</td>
<td>0.140</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C58[2][B]</td>
<td>DSMC_DQS_s5/I1</td>
</tr>
<tr>
<td>4.545</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R21C58[2][B]</td>
<td style=" background: #97FFFF;">DSMC_DQS_s5/F</td>
</tr>
<tr>
<td>5.055</td>
<td>0.510</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C55[1][A]</td>
<td>n278_s2/I2</td>
</tr>
<tr>
<td>5.581</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R21C55[1][A]</td>
<td style=" background: #97FFFF;">n278_s2/F</td>
</tr>
<tr>
<td>6.096</td>
<td>0.515</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C57[2][A]</td>
<td>n435_s0/I2</td>
</tr>
<tr>
<td>6.613</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R20C57[2][A]</td>
<td style=" background: #97FFFF;">n435_s0/F</td>
</tr>
<tr>
<td>6.773</td>
<td>0.160</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C57[0][A]</td>
<td>n1536_s1/I1</td>
</tr>
<tr>
<td>7.234</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R20C57[0][A]</td>
<td style=" background: #97FFFF;">n1536_s1/F</td>
</tr>
<tr>
<td>9.974</td>
<td>2.740</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C56[0][A]</td>
<td style=" font-weight:bold;">dram_wr_data_7_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DSMC_CLKP</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB71[B]</td>
<td>DSMC_CLKP_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>240</td>
<td>IOB71[B]</td>
<td>DSMC_CLKP_ibuf/O</td>
</tr>
<tr>
<td>13.479</td>
<td>2.797</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C56[0][A]</td>
<td>dram_wr_data_7_s0/CLK</td>
</tr>
<tr>
<td>13.168</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C56[0][A]</td>
<td>dram_wr_data_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.017</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 19.521%; route: 2.814, 80.479%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.030, 31.339%; route: 4.065, 62.756%; tC2Q: 0.382, 5.905%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 19.616%; route: 2.797, 80.384%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.194</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.974</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.168</td>
</tr>
<tr>
<td class="label">From</td>
<td>clk_in_cnt_13_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dram_wr_data_13_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>DSMC_CLKP:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DSMC_CLKP:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DSMC_CLKP</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB71[B]</td>
<td>DSMC_CLKP_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>240</td>
<td>IOB71[B]</td>
<td>DSMC_CLKP_ibuf/O</td>
</tr>
<tr>
<td>3.496</td>
<td>2.814</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C58[0][A]</td>
<td>clk_in_cnt_13_s0/CLK</td>
</tr>
<tr>
<td>3.879</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R21C58[0][A]</td>
<td style=" font-weight:bold;">clk_in_cnt_13_s0/Q</td>
</tr>
<tr>
<td>4.019</td>
<td>0.140</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C58[2][B]</td>
<td>DSMC_DQS_s5/I1</td>
</tr>
<tr>
<td>4.545</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R21C58[2][B]</td>
<td style=" background: #97FFFF;">DSMC_DQS_s5/F</td>
</tr>
<tr>
<td>5.055</td>
<td>0.510</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C55[1][A]</td>
<td>n278_s2/I2</td>
</tr>
<tr>
<td>5.581</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R21C55[1][A]</td>
<td style=" background: #97FFFF;">n278_s2/F</td>
</tr>
<tr>
<td>6.096</td>
<td>0.515</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C57[2][A]</td>
<td>n435_s0/I2</td>
</tr>
<tr>
<td>6.613</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R20C57[2][A]</td>
<td style=" background: #97FFFF;">n435_s0/F</td>
</tr>
<tr>
<td>6.773</td>
<td>0.160</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C57[0][A]</td>
<td>n1536_s1/I1</td>
</tr>
<tr>
<td>7.234</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R20C57[0][A]</td>
<td style=" background: #97FFFF;">n1536_s1/F</td>
</tr>
<tr>
<td>9.974</td>
<td>2.740</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C56[0][B]</td>
<td style=" font-weight:bold;">dram_wr_data_13_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DSMC_CLKP</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB71[B]</td>
<td>DSMC_CLKP_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>240</td>
<td>IOB71[B]</td>
<td>DSMC_CLKP_ibuf/O</td>
</tr>
<tr>
<td>13.479</td>
<td>2.797</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C56[0][B]</td>
<td>dram_wr_data_13_s0/CLK</td>
</tr>
<tr>
<td>13.168</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C56[0][B]</td>
<td>dram_wr_data_13_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.017</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 19.521%; route: 2.814, 80.479%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.030, 31.339%; route: 4.065, 62.756%; tC2Q: 0.382, 5.905%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 19.616%; route: 2.797, 80.384%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.238</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.948</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.185</td>
</tr>
<tr>
<td class="label">From</td>
<td>clk_in_cnt_13_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dram_wr_data_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>DSMC_CLKP:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DSMC_CLKP:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DSMC_CLKP</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB71[B]</td>
<td>DSMC_CLKP_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>240</td>
<td>IOB71[B]</td>
<td>DSMC_CLKP_ibuf/O</td>
</tr>
<tr>
<td>3.496</td>
<td>2.814</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C58[0][A]</td>
<td>clk_in_cnt_13_s0/CLK</td>
</tr>
<tr>
<td>3.879</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R21C58[0][A]</td>
<td style=" font-weight:bold;">clk_in_cnt_13_s0/Q</td>
</tr>
<tr>
<td>4.019</td>
<td>0.140</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C58[2][B]</td>
<td>DSMC_DQS_s5/I1</td>
</tr>
<tr>
<td>4.545</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R21C58[2][B]</td>
<td style=" background: #97FFFF;">DSMC_DQS_s5/F</td>
</tr>
<tr>
<td>5.055</td>
<td>0.510</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C55[1][A]</td>
<td>n278_s2/I2</td>
</tr>
<tr>
<td>5.581</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R21C55[1][A]</td>
<td style=" background: #97FFFF;">n278_s2/F</td>
</tr>
<tr>
<td>6.096</td>
<td>0.515</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C57[2][A]</td>
<td>n435_s0/I2</td>
</tr>
<tr>
<td>6.613</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R20C57[2][A]</td>
<td style=" background: #97FFFF;">n435_s0/F</td>
</tr>
<tr>
<td>6.773</td>
<td>0.160</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C57[0][A]</td>
<td>n1536_s1/I1</td>
</tr>
<tr>
<td>7.234</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R20C57[0][A]</td>
<td style=" background: #97FFFF;">n1536_s1/F</td>
</tr>
<tr>
<td>9.948</td>
<td>2.714</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C62[1][A]</td>
<td style=" font-weight:bold;">dram_wr_data_1_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DSMC_CLKP</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB71[B]</td>
<td>DSMC_CLKP_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>240</td>
<td>IOB71[B]</td>
<td>DSMC_CLKP_ibuf/O</td>
</tr>
<tr>
<td>13.496</td>
<td>2.814</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C62[1][A]</td>
<td>dram_wr_data_1_s0/CLK</td>
</tr>
<tr>
<td>13.185</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R21C62[1][A]</td>
<td>dram_wr_data_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 19.521%; route: 2.814, 80.479%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.030, 31.467%; route: 4.039, 62.604%; tC2Q: 0.382, 5.929%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 19.521%; route: 2.814, 80.479%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.434</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.757</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.192</td>
</tr>
<tr>
<td class="label">From</td>
<td>clk_in_cnt_13_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dram_wr_data_16_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>DSMC_CLKP:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DSMC_CLKP:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DSMC_CLKP</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB71[B]</td>
<td>DSMC_CLKP_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>240</td>
<td>IOB71[B]</td>
<td>DSMC_CLKP_ibuf/O</td>
</tr>
<tr>
<td>3.496</td>
<td>2.814</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C58[0][A]</td>
<td>clk_in_cnt_13_s0/CLK</td>
</tr>
<tr>
<td>3.879</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R21C58[0][A]</td>
<td style=" font-weight:bold;">clk_in_cnt_13_s0/Q</td>
</tr>
<tr>
<td>4.019</td>
<td>0.140</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C58[2][B]</td>
<td>DSMC_DQS_s5/I1</td>
</tr>
<tr>
<td>4.545</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R21C58[2][B]</td>
<td style=" background: #97FFFF;">DSMC_DQS_s5/F</td>
</tr>
<tr>
<td>5.055</td>
<td>0.510</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C55[1][A]</td>
<td>n278_s2/I2</td>
</tr>
<tr>
<td>5.581</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R21C55[1][A]</td>
<td style=" background: #97FFFF;">n278_s2/F</td>
</tr>
<tr>
<td>6.096</td>
<td>0.515</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C57[2][A]</td>
<td>n435_s0/I2</td>
</tr>
<tr>
<td>6.613</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R20C57[2][A]</td>
<td style=" background: #97FFFF;">n435_s0/F</td>
</tr>
<tr>
<td>6.773</td>
<td>0.160</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C57[0][A]</td>
<td>n1536_s1/I1</td>
</tr>
<tr>
<td>7.234</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R20C57[0][A]</td>
<td style=" background: #97FFFF;">n1536_s1/F</td>
</tr>
<tr>
<td>9.757</td>
<td>2.524</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C63[2][A]</td>
<td style=" font-weight:bold;">dram_wr_data_16_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DSMC_CLKP</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB71[B]</td>
<td>DSMC_CLKP_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>240</td>
<td>IOB71[B]</td>
<td>DSMC_CLKP_ibuf/O</td>
</tr>
<tr>
<td>13.503</td>
<td>2.821</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C63[2][A]</td>
<td>dram_wr_data_16_s0/CLK</td>
</tr>
<tr>
<td>13.192</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R22C63[2][A]</td>
<td>dram_wr_data_16_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.007</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 19.521%; route: 2.814, 80.479%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.030, 32.422%; route: 3.849, 61.469%; tC2Q: 0.382, 6.109%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 19.483%; route: 2.821, 80.517%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.221</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.710</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.488</td>
</tr>
<tr>
<td class="label">From</td>
<td>dram_wr_data_20_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>U0/dram_rd_data_dram_rd_data_0_20_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>DSMC_CLKP:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DSMC_CLKP:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DSMC_CLKP</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB71[B]</td>
<td>DSMC_CLKP_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>240</td>
<td>IOB71[B]</td>
<td>DSMC_CLKP_ibuf/O</td>
</tr>
<tr>
<td>2.265</td>
<td>1.589</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C63[0][B]</td>
<td>dram_wr_data_20_s0/CLK</td>
</tr>
<tr>
<td>2.445</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R22C63[0][B]</td>
<td style=" font-weight:bold;">dram_wr_data_20_s0/Q</td>
</tr>
<tr>
<td>2.710</td>
<td>0.265</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[20]</td>
<td style=" font-weight:bold;">U0/dram_rd_data_dram_rd_data_0_20_s/DI[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DSMC_CLKP</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB71[B]</td>
<td>DSMC_CLKP_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>240</td>
<td>IOB71[B]</td>
<td>DSMC_CLKP_ibuf/O</td>
</tr>
<tr>
<td>2.239</td>
<td>1.564</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[20]</td>
<td>U0/dram_rd_data_dram_rd_data_0_20_s/CLKA</td>
</tr>
<tr>
<td>2.488</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[20]</td>
<td>U0/dram_rd_data_dram_rd_data_0_20_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.025</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 29.829%; route: 1.589, 70.171%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.265, 59.551%; tC2Q: 0.180, 40.449%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 30.166%; route: 1.564, 69.834%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.273</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.766</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.493</td>
</tr>
<tr>
<td class="label">From</td>
<td>dram_wr_data_14_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>U0/dram_rd_data_dram_rd_data_0_14_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>DSMC_CLKP:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DSMC_CLKP:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DSMC_CLKP</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB71[B]</td>
<td>DSMC_CLKP_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>240</td>
<td>IOB71[B]</td>
<td>DSMC_CLKP_ibuf/O</td>
</tr>
<tr>
<td>2.269</td>
<td>1.593</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C57[1][B]</td>
<td>dram_wr_data_14_s0/CLK</td>
</tr>
<tr>
<td>2.449</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R20C57[1][B]</td>
<td style=" font-weight:bold;">dram_wr_data_14_s0/Q</td>
</tr>
<tr>
<td>2.766</td>
<td>0.317</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[17]</td>
<td style=" font-weight:bold;">U0/dram_rd_data_dram_rd_data_0_14_s/DI[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DSMC_CLKP</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB71[B]</td>
<td>DSMC_CLKP_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>240</td>
<td>IOB71[B]</td>
<td>DSMC_CLKP_ibuf/O</td>
</tr>
<tr>
<td>2.244</td>
<td>1.569</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[17]</td>
<td>U0/dram_rd_data_dram_rd_data_0_14_s/CLKA</td>
</tr>
<tr>
<td>2.493</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[17]</td>
<td>U0/dram_rd_data_dram_rd_data_0_14_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.025</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 29.772%; route: 1.593, 70.228%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.317, 63.819%; tC2Q: 0.180, 36.181%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 30.099%; route: 1.569, 69.901%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.311</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.805</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.493</td>
</tr>
<tr>
<td class="label">From</td>
<td>dram_wr_data_13_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>U0/dram_rd_data_dram_rd_data_0_13_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>DSMC_CLKP:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DSMC_CLKP:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DSMC_CLKP</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB71[B]</td>
<td>DSMC_CLKP_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>240</td>
<td>IOB71[B]</td>
<td>DSMC_CLKP_ibuf/O</td>
</tr>
<tr>
<td>2.243</td>
<td>1.568</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C56[0][B]</td>
<td>dram_wr_data_13_s0/CLK</td>
</tr>
<tr>
<td>2.423</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R16C56[0][B]</td>
<td style=" font-weight:bold;">dram_wr_data_13_s0/Q</td>
</tr>
<tr>
<td>2.805</td>
<td>0.381</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[17]</td>
<td style=" font-weight:bold;">U0/dram_rd_data_dram_rd_data_0_13_s/DI[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DSMC_CLKP</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB71[B]</td>
<td>DSMC_CLKP_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>240</td>
<td>IOB71[B]</td>
<td>DSMC_CLKP_ibuf/O</td>
</tr>
<tr>
<td>2.244</td>
<td>1.569</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[17]</td>
<td>U0/dram_rd_data_dram_rd_data_0_13_s/CLKA</td>
</tr>
<tr>
<td>2.493</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[17]</td>
<td>U0/dram_rd_data_dram_rd_data_0_13_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.001</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 30.112%; route: 1.568, 69.888%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.381, 67.929%; tC2Q: 0.180, 32.071%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 30.099%; route: 1.569, 69.901%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.311</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.800</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.488</td>
</tr>
<tr>
<td class="label">From</td>
<td>dram_wr_data_15_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>U0/dram_rd_data_dram_rd_data_0_15_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>DSMC_CLKP:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DSMC_CLKP:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DSMC_CLKP</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB71[B]</td>
<td>DSMC_CLKP_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>240</td>
<td>IOB71[B]</td>
<td>DSMC_CLKP_ibuf/O</td>
</tr>
<tr>
<td>2.238</td>
<td>1.563</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C59[0][A]</td>
<td>dram_wr_data_15_s0/CLK</td>
</tr>
<tr>
<td>2.418</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R16C59[0][A]</td>
<td style=" font-weight:bold;">dram_wr_data_15_s0/Q</td>
</tr>
<tr>
<td>2.800</td>
<td>0.381</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[18]</td>
<td style=" font-weight:bold;">U0/dram_rd_data_dram_rd_data_0_15_s/DI[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DSMC_CLKP</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB71[B]</td>
<td>DSMC_CLKP_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>240</td>
<td>IOB71[B]</td>
<td>DSMC_CLKP_ibuf/O</td>
</tr>
<tr>
<td>2.239</td>
<td>1.564</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[18]</td>
<td>U0/dram_rd_data_dram_rd_data_0_15_s/CLKA</td>
</tr>
<tr>
<td>2.488</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[18]</td>
<td>U0/dram_rd_data_dram_rd_data_0_15_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.001</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 30.179%; route: 1.563, 69.821%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.381, 67.929%; tC2Q: 0.180, 32.071%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 30.166%; route: 1.564, 69.834%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.332</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.695</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.362</td>
</tr>
<tr>
<td class="label">From</td>
<td>dram_wr_addr_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>U0/dram_rd_data_dram_rd_data_0_14_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>DSMC_CLKP:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DSMC_CLKP:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DSMC_CLKP</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB71[B]</td>
<td>DSMC_CLKP_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>240</td>
<td>IOB71[B]</td>
<td>DSMC_CLKP_ibuf/O</td>
</tr>
<tr>
<td>2.260</td>
<td>1.584</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C58[3][A]</td>
<td>dram_wr_addr_1_s0/CLK</td>
</tr>
<tr>
<td>2.440</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>36</td>
<td>R22C58[3][A]</td>
<td style=" font-weight:bold;">dram_wr_addr_1_s0/Q</td>
</tr>
<tr>
<td>2.695</td>
<td>0.255</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[17]</td>
<td style=" font-weight:bold;">U0/dram_rd_data_dram_rd_data_0_14_s/ADA[1]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DSMC_CLKP</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB71[B]</td>
<td>DSMC_CLKP_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>240</td>
<td>IOB71[B]</td>
<td>DSMC_CLKP_ibuf/O</td>
</tr>
<tr>
<td>2.244</td>
<td>1.569</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[17]</td>
<td>U0/dram_rd_data_dram_rd_data_0_14_s/CLKA</td>
</tr>
<tr>
<td>2.362</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[17]</td>
<td>U0/dram_rd_data_dram_rd_data_0_14_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.015</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 29.895%; route: 1.584, 70.105%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.255, 58.621%; tC2Q: 0.180, 41.379%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 30.099%; route: 1.569, 69.901%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.374</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.644</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.270</td>
</tr>
<tr>
<td class="label">From</td>
<td>dram_rd_addr_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dram_rd_addr_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>DSMC_CLKP:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DSMC_CLKP:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DSMC_CLKP</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB71[B]</td>
<td>DSMC_CLKP_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>240</td>
<td>IOB71[B]</td>
<td>DSMC_CLKP_ibuf/O</td>
</tr>
<tr>
<td>2.269</td>
<td>1.593</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C59[0][A]</td>
<td>dram_rd_addr_0_s0/CLK</td>
</tr>
<tr>
<td>2.445</td>
<td>0.176</td>
<td>tC2Q</td>
<td>RF</td>
<td>38</td>
<td>R20C59[0][A]</td>
<td style=" font-weight:bold;">dram_rd_addr_0_s0/Q</td>
</tr>
<tr>
<td>2.453</td>
<td>0.008</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C59[0][A]</td>
<td>n741_s1/I0</td>
</tr>
<tr>
<td>2.644</td>
<td>0.191</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C59[0][A]</td>
<td style=" background: #97FFFF;">n741_s1/F</td>
</tr>
<tr>
<td>2.644</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C59[0][A]</td>
<td style=" font-weight:bold;">dram_rd_addr_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DSMC_CLKP</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB71[B]</td>
<td>DSMC_CLKP_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>240</td>
<td>IOB71[B]</td>
<td>DSMC_CLKP_ibuf/O</td>
</tr>
<tr>
<td>2.269</td>
<td>1.593</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C59[0][A]</td>
<td>dram_rd_addr_0_s0/CLK</td>
</tr>
<tr>
<td>2.270</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R20C59[0][A]</td>
<td>dram_rd_addr_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 29.772%; route: 1.593, 70.228%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.191, 51.000%; route: 0.008, 2.000%; tC2Q: 0.176, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 29.772%; route: 1.593, 70.228%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.378</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.643</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.266</td>
</tr>
<tr>
<td class="label">From</td>
<td>dram_wr_addr_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dram_wr_addr_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>DSMC_CLKP:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DSMC_CLKP:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DSMC_CLKP</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB71[B]</td>
<td>DSMC_CLKP_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>240</td>
<td>IOB71[B]</td>
<td>DSMC_CLKP_ibuf/O</td>
</tr>
<tr>
<td>2.265</td>
<td>1.589</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C59[0][A]</td>
<td>dram_wr_addr_4_s0/CLK</td>
</tr>
<tr>
<td>2.441</td>
<td>0.176</td>
<td>tC2Q</td>
<td>RF</td>
<td>36</td>
<td>R22C59[0][A]</td>
<td style=" font-weight:bold;">dram_wr_addr_4_s0/Q</td>
</tr>
<tr>
<td>2.452</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C59[0][A]</td>
<td>n508_s0/I1</td>
</tr>
<tr>
<td>2.643</td>
<td>0.191</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C59[0][A]</td>
<td style=" background: #97FFFF;">n508_s0/F</td>
</tr>
<tr>
<td>2.643</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C59[0][A]</td>
<td style=" font-weight:bold;">dram_wr_addr_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DSMC_CLKP</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB71[B]</td>
<td>DSMC_CLKP_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>240</td>
<td>IOB71[B]</td>
<td>DSMC_CLKP_ibuf/O</td>
</tr>
<tr>
<td>2.265</td>
<td>1.589</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C59[0][A]</td>
<td>dram_wr_addr_4_s0/CLK</td>
</tr>
<tr>
<td>2.266</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R22C59[0][A]</td>
<td>dram_wr_addr_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 29.829%; route: 1.589, 70.171%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.191, 50.495%; route: 0.011, 2.970%; tC2Q: 0.176, 46.535%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 29.829%; route: 1.589, 70.171%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.381</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.656</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.275</td>
</tr>
<tr>
<td class="label">From</td>
<td>dram_rd_addr_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dram_rd_addr_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>DSMC_CLKP:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DSMC_CLKP:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DSMC_CLKP</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB71[B]</td>
<td>DSMC_CLKP_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>240</td>
<td>IOB71[B]</td>
<td>DSMC_CLKP_ibuf/O</td>
</tr>
<tr>
<td>2.274</td>
<td>1.598</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C60[1][A]</td>
<td>dram_rd_addr_1_s0/CLK</td>
</tr>
<tr>
<td>2.450</td>
<td>0.176</td>
<td>tC2Q</td>
<td>RF</td>
<td>37</td>
<td>R20C60[1][A]</td>
<td style=" font-weight:bold;">dram_rd_addr_1_s0/Q</td>
</tr>
<tr>
<td>2.465</td>
<td>0.015</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C60[1][A]</td>
<td>n740_s0/I2</td>
</tr>
<tr>
<td>2.656</td>
<td>0.191</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C60[1][A]</td>
<td style=" background: #97FFFF;">n740_s0/F</td>
</tr>
<tr>
<td>2.656</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C60[1][A]</td>
<td style=" font-weight:bold;">dram_rd_addr_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DSMC_CLKP</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB71[B]</td>
<td>DSMC_CLKP_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>240</td>
<td>IOB71[B]</td>
<td>DSMC_CLKP_ibuf/O</td>
</tr>
<tr>
<td>2.274</td>
<td>1.598</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C60[1][A]</td>
<td>dram_rd_addr_1_s0/CLK</td>
</tr>
<tr>
<td>2.275</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R20C60[1][A]</td>
<td>dram_rd_addr_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 29.706%; route: 1.598, 70.294%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.191, 50.000%; route: 0.015, 3.922%; tC2Q: 0.176, 46.078%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 29.706%; route: 1.598, 70.294%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.398</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.881</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.483</td>
</tr>
<tr>
<td class="label">From</td>
<td>dram_wr_data_18_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>U0/dram_rd_data_dram_rd_data_0_18_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>DSMC_CLKP:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DSMC_CLKP:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DSMC_CLKP</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB71[B]</td>
<td>DSMC_CLKP_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>240</td>
<td>IOB71[B]</td>
<td>DSMC_CLKP_ibuf/O</td>
</tr>
<tr>
<td>2.235</td>
<td>1.559</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C62[2][A]</td>
<td>dram_wr_data_18_s0/CLK</td>
</tr>
<tr>
<td>2.415</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R17C62[2][A]</td>
<td style=" font-weight:bold;">dram_wr_data_18_s0/Q</td>
</tr>
<tr>
<td>2.881</td>
<td>0.466</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[19]</td>
<td style=" font-weight:bold;">U0/dram_rd_data_dram_rd_data_0_18_s/DI[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DSMC_CLKP</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB71[B]</td>
<td>DSMC_CLKP_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>240</td>
<td>IOB71[B]</td>
<td>DSMC_CLKP_ibuf/O</td>
</tr>
<tr>
<td>2.234</td>
<td>1.559</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[19]</td>
<td>U0/dram_rd_data_dram_rd_data_0_18_s/CLKA</td>
</tr>
<tr>
<td>2.483</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[19]</td>
<td>U0/dram_rd_data_dram_rd_data_0_18_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.001</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 30.225%; route: 1.559, 69.775%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.466, 72.147%; tC2Q: 0.180, 27.853%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 30.234%; route: 1.559, 69.766%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.398</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.886</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.488</td>
</tr>
<tr>
<td class="label">From</td>
<td>dram_wr_data_12_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>U0/dram_rd_data_dram_rd_data_0_12_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>DSMC_CLKP:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DSMC_CLKP:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DSMC_CLKP</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB71[B]</td>
<td>DSMC_CLKP_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>240</td>
<td>IOB71[B]</td>
<td>DSMC_CLKP_ibuf/O</td>
</tr>
<tr>
<td>2.269</td>
<td>1.593</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C57[1][A]</td>
<td>dram_wr_data_12_s0/CLK</td>
</tr>
<tr>
<td>2.449</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R20C57[1][A]</td>
<td style=" font-weight:bold;">dram_wr_data_12_s0/Q</td>
</tr>
<tr>
<td>2.886</td>
<td>0.438</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[16]</td>
<td style=" font-weight:bold;">U0/dram_rd_data_dram_rd_data_0_12_s/DI[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DSMC_CLKP</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB71[B]</td>
<td>DSMC_CLKP_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>240</td>
<td>IOB71[B]</td>
<td>DSMC_CLKP_ibuf/O</td>
</tr>
<tr>
<td>2.239</td>
<td>1.564</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[16]</td>
<td>U0/dram_rd_data_dram_rd_data_0_12_s/CLKA</td>
</tr>
<tr>
<td>2.488</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[16]</td>
<td>U0/dram_rd_data_dram_rd_data_0_12_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.030</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 29.772%; route: 1.593, 70.228%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.438, 70.850%; tC2Q: 0.180, 29.150%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 30.166%; route: 1.564, 69.834%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.404</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.892</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.488</td>
</tr>
<tr>
<td class="label">From</td>
<td>dram_wr_data_11_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>U0/dram_rd_data_dram_rd_data_0_11_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>DSMC_CLKP:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DSMC_CLKP:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DSMC_CLKP</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB71[B]</td>
<td>DSMC_CLKP_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>240</td>
<td>IOB71[B]</td>
<td>DSMC_CLKP_ibuf/O</td>
</tr>
<tr>
<td>2.238</td>
<td>1.563</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C55[1][A]</td>
<td>dram_wr_data_11_s0/CLK</td>
</tr>
<tr>
<td>2.418</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R16C55[1][A]</td>
<td style=" font-weight:bold;">dram_wr_data_11_s0/Q</td>
</tr>
<tr>
<td>2.892</td>
<td>0.474</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[16]</td>
<td style=" font-weight:bold;">U0/dram_rd_data_dram_rd_data_0_11_s/DI[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DSMC_CLKP</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB71[B]</td>
<td>DSMC_CLKP_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>240</td>
<td>IOB71[B]</td>
<td>DSMC_CLKP_ibuf/O</td>
</tr>
<tr>
<td>2.239</td>
<td>1.564</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[16]</td>
<td>U0/dram_rd_data_dram_rd_data_0_11_s/CLKA</td>
</tr>
<tr>
<td>2.488</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[16]</td>
<td>U0/dram_rd_data_dram_rd_data_0_11_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.001</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 30.179%; route: 1.563, 69.821%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.474, 72.467%; tC2Q: 0.180, 27.533%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 30.166%; route: 1.564, 69.834%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.408</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.770</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.362</td>
</tr>
<tr>
<td class="label">From</td>
<td>dram_rd_addr_12_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>U0/dram_rd_data_dram_rd_data_0_16_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>DSMC_CLKP:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DSMC_CLKP:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DSMC_CLKP</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB71[B]</td>
<td>DSMC_CLKP_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>240</td>
<td>IOB71[B]</td>
<td>DSMC_CLKP_ibuf/O</td>
</tr>
<tr>
<td>2.274</td>
<td>1.598</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C60[2][B]</td>
<td>dram_rd_addr_12_s0/CLK</td>
</tr>
<tr>
<td>2.454</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>35</td>
<td>R20C60[2][B]</td>
<td style=" font-weight:bold;">dram_rd_addr_12_s0/Q</td>
</tr>
<tr>
<td>2.770</td>
<td>0.316</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[18]</td>
<td style=" font-weight:bold;">U0/dram_rd_data_dram_rd_data_0_16_s/ADB[12]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DSMC_CLKP</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB71[B]</td>
<td>DSMC_CLKP_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>240</td>
<td>IOB71[B]</td>
<td>DSMC_CLKP_ibuf/O</td>
</tr>
<tr>
<td>2.244</td>
<td>1.569</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[18]</td>
<td>U0/dram_rd_data_dram_rd_data_0_16_s/CLKB</td>
</tr>
<tr>
<td>2.362</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[18]</td>
<td>U0/dram_rd_data_dram_rd_data_0_16_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.030</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 29.706%; route: 1.598, 70.294%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.316, 63.728%; tC2Q: 0.180, 36.272%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 30.099%; route: 1.569, 69.901%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.430</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.793</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.362</td>
</tr>
<tr>
<td class="label">From</td>
<td>dram_rd_addr_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>U0/dram_rd_data_dram_rd_data_0_16_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>DSMC_CLKP:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DSMC_CLKP:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DSMC_CLKP</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB71[B]</td>
<td>DSMC_CLKP_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>240</td>
<td>IOB71[B]</td>
<td>DSMC_CLKP_ibuf/O</td>
</tr>
<tr>
<td>2.246</td>
<td>1.571</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C60[3][A]</td>
<td>dram_rd_addr_4_s0/CLK</td>
</tr>
<tr>
<td>2.426</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>36</td>
<td>R18C60[3][A]</td>
<td style=" font-weight:bold;">dram_rd_addr_4_s0/Q</td>
</tr>
<tr>
<td>2.793</td>
<td>0.366</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[18]</td>
<td style=" font-weight:bold;">U0/dram_rd_data_dram_rd_data_0_16_s/ADB[4]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DSMC_CLKP</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB71[B]</td>
<td>DSMC_CLKP_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>240</td>
<td>IOB71[B]</td>
<td>DSMC_CLKP_ibuf/O</td>
</tr>
<tr>
<td>2.244</td>
<td>1.569</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[18]</td>
<td>U0/dram_rd_data_dram_rd_data_0_16_s/CLKB</td>
</tr>
<tr>
<td>2.362</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[18]</td>
<td>U0/dram_rd_data_dram_rd_data_0_16_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.002</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 30.070%; route: 1.571, 69.930%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.366, 67.048%; tC2Q: 0.180, 32.952%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 30.099%; route: 1.569, 69.901%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.434</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.791</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.357</td>
</tr>
<tr>
<td class="label">From</td>
<td>dram_wr_addr_11_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>U0/dram_rd_data_dram_rd_data_0_16_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>DSMC_CLKP:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DSMC_CLKP:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DSMC_CLKP</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB71[B]</td>
<td>DSMC_CLKP_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>240</td>
<td>IOB71[B]</td>
<td>DSMC_CLKP_ibuf/O</td>
</tr>
<tr>
<td>2.241</td>
<td>1.566</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C59[1][B]</td>
<td>dram_wr_addr_11_s0/CLK</td>
</tr>
<tr>
<td>2.421</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>34</td>
<td>R18C59[1][B]</td>
<td style=" font-weight:bold;">dram_wr_addr_11_s0/Q</td>
</tr>
<tr>
<td>2.791</td>
<td>0.370</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[18]</td>
<td style=" font-weight:bold;">U0/dram_rd_data_dram_rd_data_0_16_s/ADA[11]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DSMC_CLKP</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB71[B]</td>
<td>DSMC_CLKP_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>240</td>
<td>IOB71[B]</td>
<td>DSMC_CLKP_ibuf/O</td>
</tr>
<tr>
<td>2.239</td>
<td>1.564</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[18]</td>
<td>U0/dram_rd_data_dram_rd_data_0_16_s/CLKA</td>
</tr>
<tr>
<td>2.357</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[18]</td>
<td>U0/dram_rd_data_dram_rd_data_0_16_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.002</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 30.137%; route: 1.566, 69.863%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.370, 67.273%; tC2Q: 0.180, 32.727%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 30.166%; route: 1.564, 69.834%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.447</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.695</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.248</td>
</tr>
<tr>
<td class="label">From</td>
<td>dram_rd_addr_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dram_rd_addr_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>DSMC_CLKP:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DSMC_CLKP:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DSMC_CLKP</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB71[B]</td>
<td>DSMC_CLKP_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>240</td>
<td>IOB71[B]</td>
<td>DSMC_CLKP_ibuf/O</td>
</tr>
<tr>
<td>2.246</td>
<td>1.571</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C60[2][A]</td>
<td>dram_rd_addr_6_s0/CLK</td>
</tr>
<tr>
<td>2.423</td>
<td>0.176</td>
<td>tC2Q</td>
<td>RF</td>
<td>35</td>
<td>R18C60[2][A]</td>
<td style=" font-weight:bold;">dram_rd_addr_6_s0/Q</td>
</tr>
<tr>
<td>2.438</td>
<td>0.015</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C60[2][A]</td>
<td>n735_s0/I1</td>
</tr>
<tr>
<td>2.695</td>
<td>0.257</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C60[2][A]</td>
<td style=" background: #97FFFF;">n735_s0/F</td>
</tr>
<tr>
<td>2.695</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C60[2][A]</td>
<td style=" font-weight:bold;">dram_rd_addr_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DSMC_CLKP</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB71[B]</td>
<td>DSMC_CLKP_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>240</td>
<td>IOB71[B]</td>
<td>DSMC_CLKP_ibuf/O</td>
</tr>
<tr>
<td>2.246</td>
<td>1.571</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C60[2][A]</td>
<td>dram_rd_addr_6_s0/CLK</td>
</tr>
<tr>
<td>2.248</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R18C60[2][A]</td>
<td>dram_rd_addr_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 30.070%; route: 1.571, 69.930%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.257, 57.382%; route: 0.015, 3.343%; tC2Q: 0.176, 39.276%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 30.070%; route: 1.571, 69.930%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.449</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.724</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.275</td>
</tr>
<tr>
<td class="label">From</td>
<td>gen_dsmc_io[7].iddr_dq1_inst/Q0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dram_wr_data_31_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>DSMC_CLKP:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DSMC_CLKP:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DSMC_CLKP</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB71[B]</td>
<td>DSMC_CLKP_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>240</td>
<td>IOB71[B]</td>
<td>DSMC_CLKP_ibuf/O</td>
</tr>
<tr>
<td>2.274</td>
<td>1.598</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C64[1][B]</td>
<td>gen_dsmc_io[7].iddr_dq1_inst/Q0_s0/CLK</td>
</tr>
<tr>
<td>2.450</td>
<td>0.176</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R20C64[1][B]</td>
<td style=" font-weight:bold;">gen_dsmc_io[7].iddr_dq1_inst/Q0_s0/Q</td>
</tr>
<tr>
<td>2.724</td>
<td>0.274</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C64[2][A]</td>
<td style=" font-weight:bold;">dram_wr_data_31_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DSMC_CLKP</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB71[B]</td>
<td>DSMC_CLKP_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>240</td>
<td>IOB71[B]</td>
<td>DSMC_CLKP_ibuf/O</td>
</tr>
<tr>
<td>2.274</td>
<td>1.598</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C64[2][A]</td>
<td>dram_wr_data_31_s0/CLK</td>
</tr>
<tr>
<td>2.275</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R20C64[2][A]</td>
<td>dram_wr_data_31_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 29.706%; route: 1.598, 70.294%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.274, 60.833%; tC2Q: 0.176, 39.167%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 29.706%; route: 1.598, 70.294%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.464</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.948</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.483</td>
</tr>
<tr>
<td class="label">From</td>
<td>dram_wr_data_10_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>U0/dram_rd_data_dram_rd_data_0_10_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>DSMC_CLKP:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DSMC_CLKP:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DSMC_CLKP</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB71[B]</td>
<td>DSMC_CLKP_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>240</td>
<td>IOB71[B]</td>
<td>DSMC_CLKP_ibuf/O</td>
</tr>
<tr>
<td>2.269</td>
<td>1.593</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C57[0][B]</td>
<td>dram_wr_data_10_s0/CLK</td>
</tr>
<tr>
<td>2.449</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R20C57[0][B]</td>
<td style=" font-weight:bold;">dram_wr_data_10_s0/Q</td>
</tr>
<tr>
<td>2.948</td>
<td>0.499</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[15]</td>
<td style=" font-weight:bold;">U0/dram_rd_data_dram_rd_data_0_10_s/DI[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DSMC_CLKP</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB71[B]</td>
<td>DSMC_CLKP_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>240</td>
<td>IOB71[B]</td>
<td>DSMC_CLKP_ibuf/O</td>
</tr>
<tr>
<td>2.234</td>
<td>1.559</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[15]</td>
<td>U0/dram_rd_data_dram_rd_data_0_10_s/CLKA</td>
</tr>
<tr>
<td>2.483</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[15]</td>
<td>U0/dram_rd_data_dram_rd_data_0_10_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.035</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 29.772%; route: 1.593, 70.228%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.499, 73.481%; tC2Q: 0.180, 26.519%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 30.234%; route: 1.559, 69.766%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.472</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.830</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.357</td>
</tr>
<tr>
<td class="label">From</td>
<td>dram_wr_addr_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>U0/dram_rd_data_dram_rd_data_0_12_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>DSMC_CLKP:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DSMC_CLKP:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DSMC_CLKP</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB71[B]</td>
<td>DSMC_CLKP_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>240</td>
<td>IOB71[B]</td>
<td>DSMC_CLKP_ibuf/O</td>
</tr>
<tr>
<td>2.260</td>
<td>1.584</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C58[3][A]</td>
<td>dram_wr_addr_1_s0/CLK</td>
</tr>
<tr>
<td>2.440</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>36</td>
<td>R22C58[3][A]</td>
<td style=" font-weight:bold;">dram_wr_addr_1_s0/Q</td>
</tr>
<tr>
<td>2.830</td>
<td>0.390</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[16]</td>
<td style=" font-weight:bold;">U0/dram_rd_data_dram_rd_data_0_12_s/ADA[1]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DSMC_CLKP</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB71[B]</td>
<td>DSMC_CLKP_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>240</td>
<td>IOB71[B]</td>
<td>DSMC_CLKP_ibuf/O</td>
</tr>
<tr>
<td>2.239</td>
<td>1.564</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[16]</td>
<td>U0/dram_rd_data_dram_rd_data_0_12_s/CLKA</td>
</tr>
<tr>
<td>2.357</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[16]</td>
<td>U0/dram_rd_data_dram_rd_data_0_12_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.020</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 29.895%; route: 1.584, 70.105%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.390, 68.421%; tC2Q: 0.180, 31.579%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 30.166%; route: 1.564, 69.834%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.484</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.759</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.275</td>
</tr>
<tr>
<td class="label">From</td>
<td>address_info_12_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dram_rd_addr_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>DSMC_CLKP:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DSMC_CLKP:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DSMC_CLKP</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB71[B]</td>
<td>DSMC_CLKP_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>240</td>
<td>IOB71[B]</td>
<td>DSMC_CLKP_ibuf/O</td>
</tr>
<tr>
<td>2.269</td>
<td>1.593</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C61[1][A]</td>
<td>address_info_12_s0/CLK</td>
</tr>
<tr>
<td>2.449</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R20C61[1][A]</td>
<td style=" font-weight:bold;">address_info_12_s0/Q</td>
</tr>
<tr>
<td>2.568</td>
<td>0.119</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C60[0][A]</td>
<td>n731_s0/I1</td>
</tr>
<tr>
<td>2.759</td>
<td>0.191</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R20C60[0][A]</td>
<td style=" background: #97FFFF;">n731_s0/F</td>
</tr>
<tr>
<td>2.759</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C60[0][A]</td>
<td style=" font-weight:bold;">dram_rd_addr_10_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DSMC_CLKP</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB71[B]</td>
<td>DSMC_CLKP_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>240</td>
<td>IOB71[B]</td>
<td>DSMC_CLKP_ibuf/O</td>
</tr>
<tr>
<td>2.274</td>
<td>1.598</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C60[0][A]</td>
<td>dram_rd_addr_10_s0/CLK</td>
</tr>
<tr>
<td>2.275</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R20C60[0][A]</td>
<td>dram_rd_addr_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.005</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 29.772%; route: 1.593, 70.228%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.191, 39.031%; route: 0.119, 24.235%; tC2Q: 0.180, 36.735%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 29.706%; route: 1.598, 70.294%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.495</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.736</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.241</td>
</tr>
<tr>
<td class="label">From</td>
<td>gen_dsmc_io[2].iddr_dq1_inst/Q0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dram_wr_data_26_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>DSMC_CLKP:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DSMC_CLKP:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DSMC_CLKP</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB71[B]</td>
<td>DSMC_CLKP_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>240</td>
<td>IOB71[B]</td>
<td>DSMC_CLKP_ibuf/O</td>
</tr>
<tr>
<td>2.235</td>
<td>1.559</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C62[0][A]</td>
<td>gen_dsmc_io[2].iddr_dq1_inst/Q0_s0/CLK</td>
</tr>
<tr>
<td>2.411</td>
<td>0.176</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R17C62[0][A]</td>
<td style=" font-weight:bold;">gen_dsmc_io[2].iddr_dq1_inst/Q0_s0/Q</td>
</tr>
<tr>
<td>2.736</td>
<td>0.325</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C63[1][A]</td>
<td style=" font-weight:bold;">dram_wr_data_26_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DSMC_CLKP</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB71[B]</td>
<td>DSMC_CLKP_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>240</td>
<td>IOB71[B]</td>
<td>DSMC_CLKP_ibuf/O</td>
</tr>
<tr>
<td>2.240</td>
<td>1.564</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C63[1][A]</td>
<td>dram_wr_data_26_s0/CLK</td>
</tr>
<tr>
<td>2.241</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R17C63[1][A]</td>
<td>dram_wr_data_26_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.005</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 30.225%; route: 1.559, 69.775%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.325, 64.838%; tC2Q: 0.176, 35.162%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 30.158%; route: 1.564, 69.842%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.496</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.771</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.275</td>
</tr>
<tr>
<td class="label">From</td>
<td>dram_rd_addr_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dram_rd_addr_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>DSMC_CLKP:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DSMC_CLKP:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DSMC_CLKP</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB71[B]</td>
<td>DSMC_CLKP_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>240</td>
<td>IOB71[B]</td>
<td>DSMC_CLKP_ibuf/O</td>
</tr>
<tr>
<td>2.274</td>
<td>1.598</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C60[1][B]</td>
<td>dram_rd_addr_2_s0/CLK</td>
</tr>
<tr>
<td>2.450</td>
<td>0.176</td>
<td>tC2Q</td>
<td>RF</td>
<td>36</td>
<td>R20C60[1][B]</td>
<td style=" font-weight:bold;">dram_rd_addr_2_s0/Q</td>
</tr>
<tr>
<td>2.461</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C60[1][B]</td>
<td>n739_s0/I1</td>
</tr>
<tr>
<td>2.771</td>
<td>0.310</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C60[1][B]</td>
<td style=" background: #97FFFF;">n739_s0/F</td>
</tr>
<tr>
<td>2.771</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C60[1][B]</td>
<td style=" font-weight:bold;">dram_rd_addr_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DSMC_CLKP</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB71[B]</td>
<td>DSMC_CLKP_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>240</td>
<td>IOB71[B]</td>
<td>DSMC_CLKP_ibuf/O</td>
</tr>
<tr>
<td>2.274</td>
<td>1.598</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C60[1][B]</td>
<td>dram_rd_addr_2_s0/CLK</td>
</tr>
<tr>
<td>2.275</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R20C60[1][B]</td>
<td>dram_rd_addr_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 29.706%; route: 1.598, 70.294%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.310, 62.312%; route: 0.011, 2.261%; tC2Q: 0.176, 35.427%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 29.706%; route: 1.598, 70.294%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.496</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.744</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.248</td>
</tr>
<tr>
<td class="label">From</td>
<td>dram_rd_addr_13_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dram_rd_addr_13_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>DSMC_CLKP:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DSMC_CLKP:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DSMC_CLKP</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB71[B]</td>
<td>DSMC_CLKP_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>240</td>
<td>IOB71[B]</td>
<td>DSMC_CLKP_ibuf/O</td>
</tr>
<tr>
<td>2.246</td>
<td>1.571</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C60[0][B]</td>
<td>dram_rd_addr_13_s0/CLK</td>
</tr>
<tr>
<td>2.423</td>
<td>0.176</td>
<td>tC2Q</td>
<td>RF</td>
<td>34</td>
<td>R18C60[0][B]</td>
<td style=" font-weight:bold;">dram_rd_addr_13_s0/Q</td>
</tr>
<tr>
<td>2.434</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C60[0][B]</td>
<td>n728_s0/I1</td>
</tr>
<tr>
<td>2.744</td>
<td>0.310</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C60[0][B]</td>
<td style=" background: #97FFFF;">n728_s0/F</td>
</tr>
<tr>
<td>2.744</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C60[0][B]</td>
<td style=" font-weight:bold;">dram_rd_addr_13_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DSMC_CLKP</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB71[B]</td>
<td>DSMC_CLKP_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>240</td>
<td>IOB71[B]</td>
<td>DSMC_CLKP_ibuf/O</td>
</tr>
<tr>
<td>2.246</td>
<td>1.571</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C60[0][B]</td>
<td>dram_rd_addr_13_s0/CLK</td>
</tr>
<tr>
<td>2.248</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R18C60[0][B]</td>
<td>dram_rd_addr_13_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 30.070%; route: 1.571, 69.930%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.310, 62.312%; route: 0.011, 2.261%; tC2Q: 0.176, 35.427%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 30.070%; route: 1.571, 69.930%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.496</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.739</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.243</td>
</tr>
<tr>
<td class="label">From</td>
<td>dram_wr_addr_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dram_wr_addr_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>DSMC_CLKP:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DSMC_CLKP:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DSMC_CLKP</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB71[B]</td>
<td>DSMC_CLKP_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>240</td>
<td>IOB71[B]</td>
<td>DSMC_CLKP_ibuf/O</td>
</tr>
<tr>
<td>2.241</td>
<td>1.566</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C59[0][B]</td>
<td>dram_wr_addr_2_s0/CLK</td>
</tr>
<tr>
<td>2.418</td>
<td>0.176</td>
<td>tC2Q</td>
<td>RF</td>
<td>35</td>
<td>R18C59[0][B]</td>
<td style=" font-weight:bold;">dram_wr_addr_2_s0/Q</td>
</tr>
<tr>
<td>2.429</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C59[0][B]</td>
<td>n510_s0/I1</td>
</tr>
<tr>
<td>2.739</td>
<td>0.310</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C59[0][B]</td>
<td style=" background: #97FFFF;">n510_s0/F</td>
</tr>
<tr>
<td>2.739</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C59[0][B]</td>
<td style=" font-weight:bold;">dram_wr_addr_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DSMC_CLKP</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB71[B]</td>
<td>DSMC_CLKP_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>240</td>
<td>IOB71[B]</td>
<td>DSMC_CLKP_ibuf/O</td>
</tr>
<tr>
<td>2.241</td>
<td>1.566</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C59[0][B]</td>
<td>dram_wr_addr_2_s0/CLK</td>
</tr>
<tr>
<td>2.243</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R18C59[0][B]</td>
<td>dram_wr_addr_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 30.137%; route: 1.566, 69.863%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.310, 62.312%; route: 0.011, 2.261%; tC2Q: 0.176, 35.427%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 30.137%; route: 1.566, 69.863%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.496</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.757</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.261</td>
</tr>
<tr>
<td class="label">From</td>
<td>dram_wr_addr_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dram_wr_addr_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>DSMC_CLKP:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DSMC_CLKP:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DSMC_CLKP</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB71[B]</td>
<td>DSMC_CLKP_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>240</td>
<td>IOB71[B]</td>
<td>DSMC_CLKP_ibuf/O</td>
</tr>
<tr>
<td>2.260</td>
<td>1.584</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C58[0][B]</td>
<td>dram_wr_addr_5_s0/CLK</td>
</tr>
<tr>
<td>2.436</td>
<td>0.176</td>
<td>tC2Q</td>
<td>RF</td>
<td>36</td>
<td>R22C58[0][B]</td>
<td style=" font-weight:bold;">dram_wr_addr_5_s0/Q</td>
</tr>
<tr>
<td>2.447</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C58[0][B]</td>
<td>n507_s0/I1</td>
</tr>
<tr>
<td>2.757</td>
<td>0.310</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C58[0][B]</td>
<td style=" background: #97FFFF;">n507_s0/F</td>
</tr>
<tr>
<td>2.757</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C58[0][B]</td>
<td style=" font-weight:bold;">dram_wr_addr_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DSMC_CLKP</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB71[B]</td>
<td>DSMC_CLKP_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>240</td>
<td>IOB71[B]</td>
<td>DSMC_CLKP_ibuf/O</td>
</tr>
<tr>
<td>2.260</td>
<td>1.584</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C58[0][B]</td>
<td>dram_wr_addr_5_s0/CLK</td>
</tr>
<tr>
<td>2.261</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R22C58[0][B]</td>
<td>dram_wr_addr_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 29.895%; route: 1.584, 70.105%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.310, 62.312%; route: 0.011, 2.261%; tC2Q: 0.176, 35.427%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 29.895%; route: 1.584, 70.105%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.499</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.769</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.270</td>
</tr>
<tr>
<td class="label">From</td>
<td>gen_dsmc_io[0].iddr_dq_inst/Q0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>address_info_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>DSMC_CLKP:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DSMC_CLKP:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DSMC_CLKP</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB71[B]</td>
<td>DSMC_CLKP_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>240</td>
<td>IOB71[B]</td>
<td>DSMC_CLKP_ibuf/O</td>
</tr>
<tr>
<td>2.264</td>
<td>1.588</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C62[1][B]</td>
<td>gen_dsmc_io[0].iddr_dq_inst/Q0_s0/CLK</td>
</tr>
<tr>
<td>2.440</td>
<td>0.176</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R20C62[1][B]</td>
<td style=" font-weight:bold;">gen_dsmc_io[0].iddr_dq_inst/Q0_s0/Q</td>
</tr>
<tr>
<td>2.769</td>
<td>0.329</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C61[0][A]</td>
<td style=" font-weight:bold;">address_info_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DSMC_CLKP</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB71[B]</td>
<td>DSMC_CLKP_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>240</td>
<td>IOB71[B]</td>
<td>DSMC_CLKP_ibuf/O</td>
</tr>
<tr>
<td>2.269</td>
<td>1.593</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C61[0][A]</td>
<td>address_info_8_s0/CLK</td>
</tr>
<tr>
<td>2.270</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R20C61[0][A]</td>
<td>address_info_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.005</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 29.837%; route: 1.588, 70.163%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.329, 65.099%; tC2Q: 0.176, 34.901%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 29.772%; route: 1.593, 70.228%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>No recovery paths to report!</h4>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>No removal paths to report!</h4>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.796</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.796</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>DSMC_CLKP</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>U0/dram_rd_data_dram_rd_data_0_5_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>DSMC_CLKP</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>DSMC_CLKP_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>DSMC_CLKP_ibuf/O</td>
</tr>
<tr>
<td>8.453</td>
<td>2.765</td>
<td>tNET</td>
<td>FF</td>
<td>U0/dram_rd_data_dram_rd_data_0_5_s/CLKB</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>DSMC_CLKP</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>DSMC_CLKP_ibuf/I</td>
</tr>
<tr>
<td>10.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>DSMC_CLKP_ibuf/O</td>
</tr>
<tr>
<td>12.249</td>
<td>1.573</td>
<td>tNET</td>
<td>RR</td>
<td>U0/dram_rd_data_dram_rd_data_0_5_s/CLKB</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.796</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.796</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>DSMC_CLKP</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>U0/dram_rd_data_dram_rd_data_0_6_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>DSMC_CLKP</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>DSMC_CLKP_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>DSMC_CLKP_ibuf/O</td>
</tr>
<tr>
<td>8.453</td>
<td>2.765</td>
<td>tNET</td>
<td>FF</td>
<td>U0/dram_rd_data_dram_rd_data_0_6_s/CLKB</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>DSMC_CLKP</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>DSMC_CLKP_ibuf/I</td>
</tr>
<tr>
<td>10.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>DSMC_CLKP_ibuf/O</td>
</tr>
<tr>
<td>12.249</td>
<td>1.573</td>
<td>tNET</td>
<td>RR</td>
<td>U0/dram_rd_data_dram_rd_data_0_6_s/CLKB</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.796</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.796</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>DSMC_CLKP</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>U0/dram_rd_data_dram_rd_data_0_7_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>DSMC_CLKP</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>DSMC_CLKP_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>DSMC_CLKP_ibuf/O</td>
</tr>
<tr>
<td>8.453</td>
<td>2.765</td>
<td>tNET</td>
<td>FF</td>
<td>U0/dram_rd_data_dram_rd_data_0_7_s/CLKA</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>DSMC_CLKP</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>DSMC_CLKP_ibuf/I</td>
</tr>
<tr>
<td>10.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>DSMC_CLKP_ibuf/O</td>
</tr>
<tr>
<td>12.249</td>
<td>1.573</td>
<td>tNET</td>
<td>RR</td>
<td>U0/dram_rd_data_dram_rd_data_0_7_s/CLKA</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.796</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.796</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>DSMC_CLKP</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>U0/dram_rd_data_dram_rd_data_0_8_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>DSMC_CLKP</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>DSMC_CLKP_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>DSMC_CLKP_ibuf/O</td>
</tr>
<tr>
<td>8.453</td>
<td>2.765</td>
<td>tNET</td>
<td>FF</td>
<td>U0/dram_rd_data_dram_rd_data_0_8_s/CLKA</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>DSMC_CLKP</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>DSMC_CLKP_ibuf/I</td>
</tr>
<tr>
<td>10.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>DSMC_CLKP_ibuf/O</td>
</tr>
<tr>
<td>12.249</td>
<td>1.573</td>
<td>tNET</td>
<td>RR</td>
<td>U0/dram_rd_data_dram_rd_data_0_8_s/CLKA</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.801</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.801</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>DSMC_CLKP</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>U0/dram_rd_data_dram_rd_data_0_16_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>DSMC_CLKP</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>DSMC_CLKP_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>DSMC_CLKP_ibuf/O</td>
</tr>
<tr>
<td>8.443</td>
<td>2.756</td>
<td>tNET</td>
<td>FF</td>
<td>U0/dram_rd_data_dram_rd_data_0_16_s/CLKB</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>DSMC_CLKP</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>DSMC_CLKP_ibuf/I</td>
</tr>
<tr>
<td>10.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>DSMC_CLKP_ibuf/O</td>
</tr>
<tr>
<td>12.244</td>
<td>1.569</td>
<td>tNET</td>
<td>RR</td>
<td>U0/dram_rd_data_dram_rd_data_0_16_s/CLKB</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.801</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.801</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>DSMC_CLKP</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>U0/dram_rd_data_dram_rd_data_0_24_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>DSMC_CLKP</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>DSMC_CLKP_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>DSMC_CLKP_ibuf/O</td>
</tr>
<tr>
<td>8.443</td>
<td>2.756</td>
<td>tNET</td>
<td>FF</td>
<td>U0/dram_rd_data_dram_rd_data_0_24_s/CLKB</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>DSMC_CLKP</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>DSMC_CLKP_ibuf/I</td>
</tr>
<tr>
<td>10.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>DSMC_CLKP_ibuf/O</td>
</tr>
<tr>
<td>12.244</td>
<td>1.569</td>
<td>tNET</td>
<td>RR</td>
<td>U0/dram_rd_data_dram_rd_data_0_24_s/CLKB</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.801</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.801</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>DSMC_CLKP</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>U0/dram_rd_data_dram_rd_data_0_29_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>DSMC_CLKP</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>DSMC_CLKP_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>DSMC_CLKP_ibuf/O</td>
</tr>
<tr>
<td>8.443</td>
<td>2.756</td>
<td>tNET</td>
<td>FF</td>
<td>U0/dram_rd_data_dram_rd_data_0_29_s/CLKA</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>DSMC_CLKP</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>DSMC_CLKP_ibuf/I</td>
</tr>
<tr>
<td>10.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>DSMC_CLKP_ibuf/O</td>
</tr>
<tr>
<td>12.244</td>
<td>1.569</td>
<td>tNET</td>
<td>RR</td>
<td>U0/dram_rd_data_dram_rd_data_0_29_s/CLKA</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.801</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.801</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>DSMC_CLKP</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>U0/dram_rd_data_dram_rd_data_0_31_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>DSMC_CLKP</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>DSMC_CLKP_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>DSMC_CLKP_ibuf/O</td>
</tr>
<tr>
<td>8.443</td>
<td>2.756</td>
<td>tNET</td>
<td>FF</td>
<td>U0/dram_rd_data_dram_rd_data_0_31_s/CLKB</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>DSMC_CLKP</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>DSMC_CLKP_ibuf/I</td>
</tr>
<tr>
<td>10.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>DSMC_CLKP_ibuf/O</td>
</tr>
<tr>
<td>12.244</td>
<td>1.569</td>
<td>tNET</td>
<td>RR</td>
<td>U0/dram_rd_data_dram_rd_data_0_31_s/CLKB</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.801</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.801</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>DSMC_CLKP</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>U0/dram_rd_data_dram_rd_data_0_30_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>DSMC_CLKP</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>DSMC_CLKP_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>DSMC_CLKP_ibuf/O</td>
</tr>
<tr>
<td>8.443</td>
<td>2.756</td>
<td>tNET</td>
<td>FF</td>
<td>U0/dram_rd_data_dram_rd_data_0_30_s/CLKA</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>DSMC_CLKP</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>DSMC_CLKP_ibuf/I</td>
</tr>
<tr>
<td>10.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>DSMC_CLKP_ibuf/O</td>
</tr>
<tr>
<td>12.244</td>
<td>1.569</td>
<td>tNET</td>
<td>RR</td>
<td>U0/dram_rd_data_dram_rd_data_0_30_s/CLKA</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.801</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.801</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>DSMC_CLKP</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>U0/dram_rd_data_dram_rd_data_0_21_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>DSMC_CLKP</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>DSMC_CLKP_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>DSMC_CLKP_ibuf/O</td>
</tr>
<tr>
<td>8.443</td>
<td>2.756</td>
<td>tNET</td>
<td>FF</td>
<td>U0/dram_rd_data_dram_rd_data_0_21_s/CLKA</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>DSMC_CLKP</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>DSMC_CLKP_ibuf/I</td>
</tr>
<tr>
<td>10.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>DSMC_CLKP_ibuf/O</td>
</tr>
<tr>
<td>12.244</td>
<td>1.569</td>
<td>tNET</td>
<td>RR</td>
<td>U0/dram_rd_data_dram_rd_data_0_21_s/CLKA</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>240</td>
<td>DSMC_CLKP_d</td>
<td>-0.189</td>
<td>2.988</td>
</tr>
<tr>
<td>38</td>
<td>dram_rd_addr[0]</td>
<td>0.891</td>
<td>5.128</td>
</tr>
<tr>
<td>37</td>
<td>dram_wr_addr[0]</td>
<td>6.062</td>
<td>3.275</td>
</tr>
<tr>
<td>37</td>
<td>dram_wr_addr[8]</td>
<td>5.286</td>
<td>4.306</td>
</tr>
<tr>
<td>37</td>
<td>dram_rd_addr[1]</td>
<td>1.348</td>
<td>3.968</td>
</tr>
<tr>
<td>37</td>
<td>dram_rd_addr[8]</td>
<td>0.769</td>
<td>4.183</td>
</tr>
<tr>
<td>36</td>
<td>dram_wr_addr[1]</td>
<td>5.374</td>
<td>4.189</td>
</tr>
<tr>
<td>36</td>
<td>dram_rd_addr[4]</td>
<td>0.534</td>
<td>3.345</td>
</tr>
<tr>
<td>36</td>
<td>dram_rd_addr[9]</td>
<td>1.811</td>
<td>3.705</td>
</tr>
<tr>
<td>36</td>
<td>dram_rd_addr[11]</td>
<td>1.188</td>
<td>3.444</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R20C59</td>
<td>54.17%</td>
</tr>
<tr>
<td>R18C60</td>
<td>50.00%</td>
</tr>
<tr>
<td>R20C58</td>
<td>50.00%</td>
</tr>
<tr>
<td>R20C60</td>
<td>48.61%</td>
</tr>
<tr>
<td>R18C59</td>
<td>43.06%</td>
</tr>
<tr>
<td>R28C62</td>
<td>38.89%</td>
</tr>
<tr>
<td>R10C64</td>
<td>34.72%</td>
</tr>
<tr>
<td>R10C60</td>
<td>33.33%</td>
</tr>
<tr>
<td>R10C62</td>
<td>33.33%</td>
</tr>
<tr>
<td>R28C60</td>
<td>33.33%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
</table>
</div><!-- content -->
</body>
</html>
