Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2_AR72614 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
| Date         : Tue Jun  9 09:38:50 2020
| Host         : debianDesktop running 64-bit Debian GNU/Linux bullseye/sid
| Command      : report_timing_summary -max_paths 10 -file top_bd_wrapper_timing_summary_routed.rpt -pb top_bd_wrapper_timing_summary_routed.pb -rpx top_bd_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : top_bd_wrapper
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There is 1 register/latch pin with no clock driven by root clock pin: btnD (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: btnU (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: reset (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 2 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 7 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 17 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.008        0.000                      0                 1688        0.022        0.000                      0                 1644        1.213        0.000                       0                   846  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                          Waveform(ns)         Period(ns)      Frequency(MHz)
-----                          ------------         ----------      --------------
sys_clock                      {0.000 5.000}        10.000          100.000         
  clk_out1_top_bd_clk_wiz_0_0  {0.000 5.208}        10.417          96.000          
  clk_out2_top_bd_clk_wiz_0_0  {0.000 2.193}        4.386           228.000         
  clkfbout_top_bd_clk_wiz_0_0  {0.000 25.000}       50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                              WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                              -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clock                                                                                                                                                                        3.000        0.000                       0                     1  
  clk_out1_top_bd_clk_wiz_0_0        5.970        0.000                      0                  437        0.022        0.000                      0                  437        4.708        0.000                       0                   245  
  clk_out2_top_bd_clk_wiz_0_0        0.008        0.000                      0                 1207        0.092        0.000                      0                 1207        1.213        0.000                       0                   597  
  clkfbout_top_bd_clk_wiz_0_0                                                                                                                                                   47.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                   To Clock                         WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                   --------                         -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out2_top_bd_clk_wiz_0_0  clk_out1_top_bd_clk_wiz_0_0        2.403        0.000                      0                   22                                                                        
clk_out1_top_bd_clk_wiz_0_0  clk_out2_top_bd_clk_wiz_0_0        8.779        0.000                      0                   22                                                                        


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clock
  To Clock:  sys_clock

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clock
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { sys_clock }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  top_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  top_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  top_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  top_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  top_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  top_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_top_bd_clk_wiz_0_0
  To Clock:  clk_out1_top_bd_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        5.970ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.022ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.708ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.970ns  (required time - arrival time)
  Source:                 top_bd_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FIFO_DATA_TX_rd_en_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_top_bd_clk_wiz_0_0  {rise@0.000ns fall@5.208ns period=10.417ns})
  Destination:            top_bd_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/REGCEB
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_top_bd_clk_wiz_0_0  {rise@0.000ns fall@5.208ns period=10.417ns})
  Path Group:             clk_out1_top_bd_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.417ns  (clk_out1_top_bd_clk_wiz_0_0 rise@10.417ns - clk_out1_top_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.901ns  (logic 0.940ns (24.098%)  route 2.961ns (75.902%))
  Logic Levels:           2  (LUT3=1 LUT4=1)
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.511ns = ( 8.906 - 10.417 ) 
    Source Clock Delay      (SCD):    -0.874ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_top_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    top_bd_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  top_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    top_bd_i/clk_wiz_0/inst/clk_in1_top_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  top_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    top_bd_i/clk_wiz_0/inst/clk_out1_top_bd_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  top_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=243, routed)         1.638    -0.874    top_bd_i/AXI4Stream_UART_0/U0/UART_Manager_inst/clk_uart
    SLICE_X3Y44          FDCE                                         r  top_bd_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FIFO_DATA_TX_rd_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y44          FDCE (Prop_fdce_C_Q)         0.456    -0.418 f  top_bd_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FIFO_DATA_TX_rd_en_reg/Q
                         net (fo=9, routed)           1.633     1.216    top_bd_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/rd_en
    SLICE_X2Y38          LUT4 (Prop_lut4_I0_O)        0.153     1.369 f  top_bd_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_fwft.empty_fwft_i_i_1/O
                         net (fo=2, routed)           0.708     2.076    top_bd_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/pwropt
    SLICE_X2Y38          LUT3 (Prop_lut3_I1_O)        0.331     2.407 r  top_bd_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_REGCEB_cooolgate_en_gate_1/O
                         net (fo=1, routed)           0.620     3.027    top_bd_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_REGCEB_cooolgate_en_sig_1
    RAMB18_X0Y16         RAMB18E1                                     r  top_bd_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_top_bd_clk_wiz_0_0 rise edge)
                                                     10.417    10.417 r  
    W5                                                0.000    10.417 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.417    top_bd_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.805 r  top_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.967    top_bd_i/clk_wiz_0/inst/clk_in1_top_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.749 r  top_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     7.330    top_bd_i/clk_wiz_0/inst/clk_out1_top_bd_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.421 r  top_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=243, routed)         1.485     8.906    top_bd_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    RAMB18_X0Y16         RAMB18E1                                     r  top_bd_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
                         clock pessimism              0.564     9.469    
                         clock uncertainty           -0.112     9.358    
    RAMB18_X0Y16         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_REGCEB)
                                                     -0.360     8.998    top_bd_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg
  -------------------------------------------------------------------
                         required time                          8.998    
                         arrival time                          -3.027    
  -------------------------------------------------------------------
                         slack                                  5.970    

Slack (MET) :             6.551ns  (required time - arrival time)
  Source:                 top_bd_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wpr_gray_reg/reg_out_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_bd_clk_wiz_0_0  {rise@0.000ns fall@5.208ns period=10.417ns})
  Destination:            top_bd_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_pf_ic_rc.ram_empty_i_reg/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_top_bd_clk_wiz_0_0  {rise@0.000ns fall@5.208ns period=10.417ns})
  Path Group:             clk_out1_top_bd_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.417ns  (clk_out1_top_bd_clk_wiz_0_0 rise@10.417ns - clk_out1_top_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.748ns  (logic 1.236ns (32.975%)  route 2.512ns (67.025%))
  Logic Levels:           3  (CARRY4=1 LUT6=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.480ns = ( 8.937 - 10.417 ) 
    Source Clock Delay      (SCD):    -0.881ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_top_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    top_bd_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  top_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    top_bd_i/clk_wiz_0/inst/clk_in1_top_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  top_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    top_bd_i/clk_wiz_0/inst/clk_out1_top_bd_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  top_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=243, routed)         1.631    -0.881    top_bd_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wpr_gray_reg/rd_clk
    SLICE_X0Y34          FDRE                                         r  top_bd_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wpr_gray_reg/reg_out_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y34          FDRE (Prop_fdre_C_Q)         0.456    -0.425 r  top_bd_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wpr_gray_reg/reg_out_i_reg[0]/Q
                         net (fo=2, routed)           1.196     0.771    top_bd_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wpr_gray_reg/reg_out_i[0]
    SLICE_X0Y39          LUT6 (Prop_lut6_I0_O)        0.124     0.895 r  top_bd_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wpr_gray_reg/gen_pf_ic_rc.ram_empty_i_i_7/O
                         net (fo=1, routed)           0.000     0.895    top_bd_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wpr_gray_reg/gen_pf_ic_rc.ram_empty_i_i_7_n_0
    SLICE_X0Y39          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.427 r  top_bd_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wpr_gray_reg/gen_pf_ic_rc.ram_empty_i_reg_i_2/CO[3]
                         net (fo=1, routed)           1.317     2.744    top_bd_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wpr_gray_reg/going_empty0
    SLICE_X4Y39          LUT6 (Prop_lut6_I4_O)        0.124     2.868 r  top_bd_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wpr_gray_reg/gen_pf_ic_rc.ram_empty_i_i_1/O
                         net (fo=1, routed)           0.000     2.868    top_bd_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/ram_empty_i0
    SLICE_X4Y39          FDSE                                         r  top_bd_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_pf_ic_rc.ram_empty_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_top_bd_clk_wiz_0_0 rise edge)
                                                     10.417    10.417 r  
    W5                                                0.000    10.417 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.417    top_bd_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.805 r  top_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.967    top_bd_i/clk_wiz_0/inst/clk_in1_top_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.749 r  top_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     7.330    top_bd_i/clk_wiz_0/inst/clk_out1_top_bd_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.421 r  top_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=243, routed)         1.515     8.937    top_bd_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/rd_clk
    SLICE_X4Y39          FDSE                                         r  top_bd_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_pf_ic_rc.ram_empty_i_reg/C
                         clock pessimism              0.564     9.500    
                         clock uncertainty           -0.112     9.388    
    SLICE_X4Y39          FDSE (Setup_fdse_C_D)        0.031     9.419    top_bd_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_pf_ic_rc.ram_empty_i_reg
  -------------------------------------------------------------------
                         required time                          9.419    
                         arrival time                          -2.868    
  -------------------------------------------------------------------
                         slack                                  6.551    

Slack (MET) :             6.863ns  (required time - arrival time)
  Source:                 top_bd_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_bd_clk_wiz_0_0  {rise@0.000ns fall@5.208ns period=10.417ns})
  Destination:            top_bd_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/WEA[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_top_bd_clk_wiz_0_0  {rise@0.000ns fall@5.208ns period=10.417ns})
  Path Group:             clk_out1_top_bd_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.417ns  (clk_out1_top_bd_clk_wiz_0_0 rise@10.417ns - clk_out1_top_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.928ns  (logic 0.642ns (21.929%)  route 2.286ns (78.071%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.506ns = ( 8.911 - 10.417 ) 
    Source Clock Delay      (SCD):    -0.960ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_top_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    top_bd_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  top_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    top_bd_i/clk_wiz_0/inst/clk_in1_top_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  top_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    top_bd_i/clk_wiz_0/inst/clk_out1_top_bd_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  top_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=243, routed)         1.552    -0.960    top_bd_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_clk
    SLICE_X14Y27         FDRE                                         r  top_bd_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y27         FDRE (Prop_fdre_C_Q)         0.518    -0.442 f  top_bd_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/Q
                         net (fo=52, routed)          1.151     0.710    top_bd_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy
    SLICE_X10Y30         LUT4 (Prop_lut4_I2_O)        0.124     0.834 r  top_bd_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_sdpram.xpm_memory_base_inst_i_1/O
                         net (fo=36, routed)          1.134     1.968    top_bd_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/ena
    RAMB18_X0Y14         RAMB18E1                                     r  top_bd_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_top_bd_clk_wiz_0_0 rise edge)
                                                     10.417    10.417 r  
    W5                                                0.000    10.417 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.417    top_bd_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.805 r  top_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.967    top_bd_i/clk_wiz_0/inst/clk_in1_top_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.749 r  top_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     7.330    top_bd_i/clk_wiz_0/inst/clk_out1_top_bd_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.421 r  top_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=243, routed)         1.490     8.911    top_bd_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB18_X0Y14         RAMB18E1                                     r  top_bd_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
                         clock pessimism              0.564     9.475    
                         clock uncertainty           -0.112     9.363    
    RAMB18_X0Y14         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[0])
                                                     -0.532     8.831    top_bd_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg
  -------------------------------------------------------------------
                         required time                          8.831    
                         arrival time                          -1.968    
  -------------------------------------------------------------------
                         slack                                  6.863    

Slack (MET) :             6.986ns  (required time - arrival time)
  Source:                 top_bd_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_bd_clk_wiz_0_0  {rise@0.000ns fall@5.208ns period=10.417ns})
  Destination:            top_bd_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_bd_clk_wiz_0_0  {rise@0.000ns fall@5.208ns period=10.417ns})
  Path Group:             clk_out1_top_bd_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.417ns  (clk_out1_top_bd_clk_wiz_0_0 rise@10.417ns - clk_out1_top_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.117ns  (logic 0.642ns (20.599%)  route 2.475ns (79.401%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.556ns = ( 8.861 - 10.417 ) 
    Source Clock Delay      (SCD):    -0.960ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_top_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    top_bd_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  top_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    top_bd_i/clk_wiz_0/inst/clk_in1_top_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  top_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    top_bd_i/clk_wiz_0/inst/clk_out1_top_bd_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  top_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=243, routed)         1.552    -0.960    top_bd_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_clk
    SLICE_X14Y27         FDRE                                         r  top_bd_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y27         FDRE (Prop_fdre_C_Q)         0.518    -0.442 f  top_bd_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/Q
                         net (fo=52, routed)          1.151     0.710    top_bd_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy
    SLICE_X10Y30         LUT4 (Prop_lut4_I2_O)        0.124     0.834 r  top_bd_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_sdpram.xpm_memory_base_inst_i_1/O
                         net (fo=36, routed)          1.323     2.157    top_bd_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/E[0]
    SLICE_X8Y30          FDRE                                         r  top_bd_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_top_bd_clk_wiz_0_0 rise edge)
                                                     10.417    10.417 r  
    W5                                                0.000    10.417 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.417    top_bd_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.805 r  top_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.967    top_bd_i/clk_wiz_0/inst/clk_in1_top_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.749 r  top_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     7.330    top_bd_i/clk_wiz_0/inst/clk_out1_top_bd_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.421 r  top_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=243, routed)         1.439     8.861    top_bd_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/wr_clk
    SLICE_X8Y30          FDRE                                         r  top_bd_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[0]/C
                         clock pessimism              0.564     9.424    
                         clock uncertainty           -0.112     9.312    
    SLICE_X8Y30          FDRE (Setup_fdre_C_CE)      -0.169     9.143    top_bd_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[0]
  -------------------------------------------------------------------
                         required time                          9.143    
                         arrival time                          -2.157    
  -------------------------------------------------------------------
                         slack                                  6.986    

Slack (MET) :             6.986ns  (required time - arrival time)
  Source:                 top_bd_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_bd_clk_wiz_0_0  {rise@0.000ns fall@5.208ns period=10.417ns})
  Destination:            top_bd_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_bd_clk_wiz_0_0  {rise@0.000ns fall@5.208ns period=10.417ns})
  Path Group:             clk_out1_top_bd_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.417ns  (clk_out1_top_bd_clk_wiz_0_0 rise@10.417ns - clk_out1_top_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.117ns  (logic 0.642ns (20.599%)  route 2.475ns (79.401%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.556ns = ( 8.861 - 10.417 ) 
    Source Clock Delay      (SCD):    -0.960ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_top_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    top_bd_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  top_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    top_bd_i/clk_wiz_0/inst/clk_in1_top_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  top_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    top_bd_i/clk_wiz_0/inst/clk_out1_top_bd_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  top_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=243, routed)         1.552    -0.960    top_bd_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_clk
    SLICE_X14Y27         FDRE                                         r  top_bd_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y27         FDRE (Prop_fdre_C_Q)         0.518    -0.442 f  top_bd_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/Q
                         net (fo=52, routed)          1.151     0.710    top_bd_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy
    SLICE_X10Y30         LUT4 (Prop_lut4_I2_O)        0.124     0.834 r  top_bd_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_sdpram.xpm_memory_base_inst_i_1/O
                         net (fo=36, routed)          1.323     2.157    top_bd_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/E[0]
    SLICE_X8Y30          FDRE                                         r  top_bd_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_top_bd_clk_wiz_0_0 rise edge)
                                                     10.417    10.417 r  
    W5                                                0.000    10.417 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.417    top_bd_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.805 r  top_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.967    top_bd_i/clk_wiz_0/inst/clk_in1_top_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.749 r  top_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     7.330    top_bd_i/clk_wiz_0/inst/clk_out1_top_bd_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.421 r  top_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=243, routed)         1.439     8.861    top_bd_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/wr_clk
    SLICE_X8Y30          FDRE                                         r  top_bd_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[1]/C
                         clock pessimism              0.564     9.424    
                         clock uncertainty           -0.112     9.312    
    SLICE_X8Y30          FDRE (Setup_fdre_C_CE)      -0.169     9.143    top_bd_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[1]
  -------------------------------------------------------------------
                         required time                          9.143    
                         arrival time                          -2.157    
  -------------------------------------------------------------------
                         slack                                  6.986    

Slack (MET) :             6.986ns  (required time - arrival time)
  Source:                 top_bd_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_bd_clk_wiz_0_0  {rise@0.000ns fall@5.208ns period=10.417ns})
  Destination:            top_bd_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_bd_clk_wiz_0_0  {rise@0.000ns fall@5.208ns period=10.417ns})
  Path Group:             clk_out1_top_bd_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.417ns  (clk_out1_top_bd_clk_wiz_0_0 rise@10.417ns - clk_out1_top_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.117ns  (logic 0.642ns (20.599%)  route 2.475ns (79.401%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.556ns = ( 8.861 - 10.417 ) 
    Source Clock Delay      (SCD):    -0.960ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_top_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    top_bd_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  top_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    top_bd_i/clk_wiz_0/inst/clk_in1_top_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  top_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    top_bd_i/clk_wiz_0/inst/clk_out1_top_bd_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  top_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=243, routed)         1.552    -0.960    top_bd_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_clk
    SLICE_X14Y27         FDRE                                         r  top_bd_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y27         FDRE (Prop_fdre_C_Q)         0.518    -0.442 f  top_bd_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/Q
                         net (fo=52, routed)          1.151     0.710    top_bd_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy
    SLICE_X10Y30         LUT4 (Prop_lut4_I2_O)        0.124     0.834 r  top_bd_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_sdpram.xpm_memory_base_inst_i_1/O
                         net (fo=36, routed)          1.323     2.157    top_bd_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/E[0]
    SLICE_X8Y30          FDRE                                         r  top_bd_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_top_bd_clk_wiz_0_0 rise edge)
                                                     10.417    10.417 r  
    W5                                                0.000    10.417 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.417    top_bd_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.805 r  top_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.967    top_bd_i/clk_wiz_0/inst/clk_in1_top_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.749 r  top_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     7.330    top_bd_i/clk_wiz_0/inst/clk_out1_top_bd_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.421 r  top_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=243, routed)         1.439     8.861    top_bd_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/wr_clk
    SLICE_X8Y30          FDRE                                         r  top_bd_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[2]/C
                         clock pessimism              0.564     9.424    
                         clock uncertainty           -0.112     9.312    
    SLICE_X8Y30          FDRE (Setup_fdre_C_CE)      -0.169     9.143    top_bd_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[2]
  -------------------------------------------------------------------
                         required time                          9.143    
                         arrival time                          -2.157    
  -------------------------------------------------------------------
                         slack                                  6.986    

Slack (MET) :             6.986ns  (required time - arrival time)
  Source:                 top_bd_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_bd_clk_wiz_0_0  {rise@0.000ns fall@5.208ns period=10.417ns})
  Destination:            top_bd_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_bd_clk_wiz_0_0  {rise@0.000ns fall@5.208ns period=10.417ns})
  Path Group:             clk_out1_top_bd_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.417ns  (clk_out1_top_bd_clk_wiz_0_0 rise@10.417ns - clk_out1_top_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.117ns  (logic 0.642ns (20.599%)  route 2.475ns (79.401%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.556ns = ( 8.861 - 10.417 ) 
    Source Clock Delay      (SCD):    -0.960ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_top_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    top_bd_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  top_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    top_bd_i/clk_wiz_0/inst/clk_in1_top_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  top_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    top_bd_i/clk_wiz_0/inst/clk_out1_top_bd_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  top_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=243, routed)         1.552    -0.960    top_bd_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_clk
    SLICE_X14Y27         FDRE                                         r  top_bd_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y27         FDRE (Prop_fdre_C_Q)         0.518    -0.442 f  top_bd_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/Q
                         net (fo=52, routed)          1.151     0.710    top_bd_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy
    SLICE_X10Y30         LUT4 (Prop_lut4_I2_O)        0.124     0.834 r  top_bd_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_sdpram.xpm_memory_base_inst_i_1/O
                         net (fo=36, routed)          1.323     2.157    top_bd_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/E[0]
    SLICE_X8Y30          FDRE                                         r  top_bd_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_top_bd_clk_wiz_0_0 rise edge)
                                                     10.417    10.417 r  
    W5                                                0.000    10.417 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.417    top_bd_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.805 r  top_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.967    top_bd_i/clk_wiz_0/inst/clk_in1_top_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.749 r  top_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     7.330    top_bd_i/clk_wiz_0/inst/clk_out1_top_bd_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.421 r  top_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=243, routed)         1.439     8.861    top_bd_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/wr_clk
    SLICE_X8Y30          FDRE                                         r  top_bd_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[3]/C
                         clock pessimism              0.564     9.424    
                         clock uncertainty           -0.112     9.312    
    SLICE_X8Y30          FDRE (Setup_fdre_C_CE)      -0.169     9.143    top_bd_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[3]
  -------------------------------------------------------------------
                         required time                          9.143    
                         arrival time                          -2.157    
  -------------------------------------------------------------------
                         slack                                  6.986    

Slack (MET) :             7.125ns  (required time - arrival time)
  Source:                 top_bd_i/AXI4Stream_UART_0/U0/UART_Manager_inst/Inst_uart/rx_baud_tick_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_bd_clk_wiz_0_0  {rise@0.000ns fall@5.208ns period=10.417ns})
  Destination:            top_bd_i/AXI4Stream_UART_0/U0/UART_Manager_inst/Inst_uart/FSM_onehot_uart_rx_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_bd_clk_wiz_0_0  {rise@0.000ns fall@5.208ns period=10.417ns})
  Path Group:             clk_out1_top_bd_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.417ns  (clk_out1_top_bd_clk_wiz_0_0 rise@10.417ns - clk_out1_top_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.151ns  (logic 0.766ns (24.308%)  route 2.385ns (75.692%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.543ns = ( 8.874 - 10.417 ) 
    Source Clock Delay      (SCD):    -0.954ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_top_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    top_bd_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  top_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    top_bd_i/clk_wiz_0/inst/clk_in1_top_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  top_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    top_bd_i/clk_wiz_0/inst/clk_out1_top_bd_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  top_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=243, routed)         1.558    -0.954    top_bd_i/AXI4Stream_UART_0/U0/UART_Manager_inst/Inst_uart/clk_uart
    SLICE_X10Y51         FDRE                                         r  top_bd_i/AXI4Stream_UART_0/U0/UART_Manager_inst/Inst_uart/rx_baud_tick_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y51         FDRE (Prop_fdre_C_Q)         0.518    -0.436 r  top_bd_i/AXI4Stream_UART_0/U0/UART_Manager_inst/Inst_uart/rx_baud_tick_reg/Q
                         net (fo=13, routed)          1.423     0.987    top_bd_i/AXI4Stream_UART_0/U0/UART_Manager_inst/Inst_uart/rx_baud_tick
    SLICE_X10Y47         LUT3 (Prop_lut3_I1_O)        0.124     1.111 r  top_bd_i/AXI4Stream_UART_0/U0/UART_Manager_inst/Inst_uart/FSM_onehot_uart_rx_state[2]_i_2/O
                         net (fo=1, routed)           0.962     2.073    top_bd_i/AXI4Stream_UART_0/U0/UART_Manager_inst/Inst_uart/FSM_onehot_uart_rx_state[2]_i_2_n_0
    SLICE_X10Y48         LUT6 (Prop_lut6_I0_O)        0.124     2.197 r  top_bd_i/AXI4Stream_UART_0/U0/UART_Manager_inst/Inst_uart/FSM_onehot_uart_rx_state[2]_i_1/O
                         net (fo=1, routed)           0.000     2.197    top_bd_i/AXI4Stream_UART_0/U0/UART_Manager_inst/Inst_uart/FSM_onehot_uart_rx_state[2]_i_1_n_0
    SLICE_X10Y48         FDRE                                         r  top_bd_i/AXI4Stream_UART_0/U0/UART_Manager_inst/Inst_uart/FSM_onehot_uart_rx_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_top_bd_clk_wiz_0_0 rise edge)
                                                     10.417    10.417 r  
    W5                                                0.000    10.417 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.417    top_bd_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.805 r  top_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.967    top_bd_i/clk_wiz_0/inst/clk_in1_top_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.749 r  top_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     7.330    top_bd_i/clk_wiz_0/inst/clk_out1_top_bd_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.421 r  top_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=243, routed)         1.452     8.874    top_bd_i/AXI4Stream_UART_0/U0/UART_Manager_inst/Inst_uart/clk_uart
    SLICE_X10Y48         FDRE                                         r  top_bd_i/AXI4Stream_UART_0/U0/UART_Manager_inst/Inst_uart/FSM_onehot_uart_rx_state_reg[2]/C
                         clock pessimism              0.484     9.357    
                         clock uncertainty           -0.112     9.245    
    SLICE_X10Y48         FDRE (Setup_fdre_C_D)        0.077     9.322    top_bd_i/AXI4Stream_UART_0/U0/UART_Manager_inst/Inst_uart/FSM_onehot_uart_rx_state_reg[2]
  -------------------------------------------------------------------
                         required time                          9.322    
                         arrival time                          -2.197    
  -------------------------------------------------------------------
                         slack                                  7.125    

Slack (MET) :             7.132ns  (required time - arrival time)
  Source:                 top_bd_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_bd_clk_wiz_0_0  {rise@0.000ns fall@5.208ns period=10.417ns})
  Destination:            top_bd_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_bd_clk_wiz_0_0  {rise@0.000ns fall@5.208ns period=10.417ns})
  Path Group:             clk_out1_top_bd_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.417ns  (clk_out1_top_bd_clk_wiz_0_0 rise@10.417ns - clk_out1_top_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.974ns  (logic 0.642ns (21.590%)  route 2.332ns (78.410%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns = ( 8.864 - 10.417 ) 
    Source Clock Delay      (SCD):    -0.960ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_top_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    top_bd_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  top_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    top_bd_i/clk_wiz_0/inst/clk_in1_top_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  top_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    top_bd_i/clk_wiz_0/inst/clk_out1_top_bd_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  top_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=243, routed)         1.552    -0.960    top_bd_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_clk
    SLICE_X14Y27         FDRE                                         r  top_bd_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y27         FDRE (Prop_fdre_C_Q)         0.518    -0.442 f  top_bd_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/Q
                         net (fo=52, routed)          1.151     0.710    top_bd_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy
    SLICE_X10Y30         LUT4 (Prop_lut4_I2_O)        0.124     0.834 r  top_bd_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_sdpram.xpm_memory_base_inst_i_1/O
                         net (fo=36, routed)          1.180     2.014    top_bd_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/E[0]
    SLICE_X8Y32          FDRE                                         r  top_bd_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_top_bd_clk_wiz_0_0 rise edge)
                                                     10.417    10.417 r  
    W5                                                0.000    10.417 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.417    top_bd_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.805 r  top_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.967    top_bd_i/clk_wiz_0/inst/clk_in1_top_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.749 r  top_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     7.330    top_bd_i/clk_wiz_0/inst/clk_out1_top_bd_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.421 r  top_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=243, routed)         1.442     8.864    top_bd_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/wr_clk
    SLICE_X8Y32          FDRE                                         r  top_bd_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[10]/C
                         clock pessimism              0.564     9.427    
                         clock uncertainty           -0.112     9.315    
    SLICE_X8Y32          FDRE (Setup_fdre_C_CE)      -0.169     9.146    top_bd_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[10]
  -------------------------------------------------------------------
                         required time                          9.146    
                         arrival time                          -2.014    
  -------------------------------------------------------------------
                         slack                                  7.132    

Slack (MET) :             7.132ns  (required time - arrival time)
  Source:                 top_bd_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_bd_clk_wiz_0_0  {rise@0.000ns fall@5.208ns period=10.417ns})
  Destination:            top_bd_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_bd_clk_wiz_0_0  {rise@0.000ns fall@5.208ns period=10.417ns})
  Path Group:             clk_out1_top_bd_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.417ns  (clk_out1_top_bd_clk_wiz_0_0 rise@10.417ns - clk_out1_top_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.974ns  (logic 0.642ns (21.590%)  route 2.332ns (78.410%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns = ( 8.864 - 10.417 ) 
    Source Clock Delay      (SCD):    -0.960ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_top_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    top_bd_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  top_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    top_bd_i/clk_wiz_0/inst/clk_in1_top_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  top_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    top_bd_i/clk_wiz_0/inst/clk_out1_top_bd_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  top_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=243, routed)         1.552    -0.960    top_bd_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_clk
    SLICE_X14Y27         FDRE                                         r  top_bd_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y27         FDRE (Prop_fdre_C_Q)         0.518    -0.442 f  top_bd_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/Q
                         net (fo=52, routed)          1.151     0.710    top_bd_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy
    SLICE_X10Y30         LUT4 (Prop_lut4_I2_O)        0.124     0.834 r  top_bd_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_sdpram.xpm_memory_base_inst_i_1/O
                         net (fo=36, routed)          1.180     2.014    top_bd_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/E[0]
    SLICE_X8Y32          FDRE                                         r  top_bd_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_top_bd_clk_wiz_0_0 rise edge)
                                                     10.417    10.417 r  
    W5                                                0.000    10.417 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.417    top_bd_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.805 r  top_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.967    top_bd_i/clk_wiz_0/inst/clk_in1_top_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.749 r  top_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     7.330    top_bd_i/clk_wiz_0/inst/clk_out1_top_bd_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.421 r  top_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=243, routed)         1.442     8.864    top_bd_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/wr_clk
    SLICE_X8Y32          FDRE                                         r  top_bd_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[11]/C
                         clock pessimism              0.564     9.427    
                         clock uncertainty           -0.112     9.315    
    SLICE_X8Y32          FDRE (Setup_fdre_C_CE)      -0.169     9.146    top_bd_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[11]
  -------------------------------------------------------------------
                         required time                          9.146    
                         arrival time                          -2.014    
  -------------------------------------------------------------------
                         slack                                  7.132    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.022ns  (arrival time - required time)
  Source:                 top_bd_i/AXI4Stream_UART_0/U0/UART_Manager_inst/Inst_uart/uart_rx_filter_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_top_bd_clk_wiz_0_0  {rise@0.000ns fall@5.208ns period=10.417ns})
  Destination:            top_bd_i/AXI4Stream_UART_0/U0/UART_Manager_inst/Inst_uart/uart_rx_bit_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_bd_clk_wiz_0_0  {rise@0.000ns fall@5.208ns period=10.417ns})
  Path Group:             clk_out1_top_bd_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_top_bd_clk_wiz_0_0 rise@0.000ns - clk_out1_top_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.247ns (59.745%)  route 0.166ns (40.255%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.853ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_top_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    top_bd_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  top_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    top_bd_i/clk_wiz_0/inst/clk_in1_top_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  top_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    top_bd_i/clk_wiz_0/inst/clk_out1_top_bd_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  top_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=243, routed)         0.565    -0.616    top_bd_i/AXI4Stream_UART_0/U0/UART_Manager_inst/Inst_uart/clk_uart
    SLICE_X10Y50         FDSE                                         r  top_bd_i/AXI4Stream_UART_0/U0/UART_Manager_inst/Inst_uart/uart_rx_filter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y50         FDSE (Prop_fdse_C_Q)         0.148    -0.468 r  top_bd_i/AXI4Stream_UART_0/U0/UART_Manager_inst/Inst_uart/uart_rx_filter_reg[1]/Q
                         net (fo=3, routed)           0.166    -0.302    top_bd_i/AXI4Stream_UART_0/U0/UART_Manager_inst/Inst_uart/uart_rx_filter_reg_n_0_[1]
    SLICE_X10Y49         LUT5 (Prop_lut5_I2_O)        0.099    -0.203 r  top_bd_i/AXI4Stream_UART_0/U0/UART_Manager_inst/Inst_uart/uart_rx_bit_i_1/O
                         net (fo=1, routed)           0.000    -0.203    top_bd_i/AXI4Stream_UART_0/U0/UART_Manager_inst/Inst_uart/uart_rx_bit_i_1_n_0
    SLICE_X10Y49         FDRE                                         r  top_bd_i/AXI4Stream_UART_0/U0/UART_Manager_inst/Inst_uart/uart_rx_bit_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_top_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    top_bd_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  top_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    top_bd_i/clk_wiz_0/inst/clk_in1_top_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  top_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    top_bd_i/clk_wiz_0/inst/clk_out1_top_bd_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  top_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=243, routed)         0.837    -0.853    top_bd_i/AXI4Stream_UART_0/U0/UART_Manager_inst/Inst_uart/clk_uart
    SLICE_X10Y49         FDRE                                         r  top_bd_i/AXI4Stream_UART_0/U0/UART_Manager_inst/Inst_uart/uart_rx_bit_reg/C
                         clock pessimism              0.508    -0.344    
    SLICE_X10Y49         FDRE (Hold_fdre_C_D)         0.120    -0.224    top_bd_i/AXI4Stream_UART_0/U0/UART_Manager_inst/Inst_uart/uart_rx_bit_reg
  -------------------------------------------------------------------
                         required time                          0.224    
                         arrival time                          -0.203    
  -------------------------------------------------------------------
                         slack                                  0.022    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 top_bd_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FIFO_DATA_RX_din_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_top_bd_clk_wiz_0_0  {rise@0.000ns fall@5.208ns period=10.417ns})
  Destination:            top_bd_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIADI[3]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_top_bd_clk_wiz_0_0  {rise@0.000ns fall@5.208ns period=10.417ns})
  Path Group:             clk_out1_top_bd_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_top_bd_clk_wiz_0_0 rise@0.000ns - clk_out1_top_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.141ns (36.409%)  route 0.246ns (63.591%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.813ns
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_top_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    top_bd_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  top_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    top_bd_i/clk_wiz_0/inst/clk_in1_top_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  top_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    top_bd_i/clk_wiz_0/inst/clk_out1_top_bd_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  top_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=243, routed)         0.566    -0.615    top_bd_i/AXI4Stream_UART_0/U0/UART_Manager_inst/clk_uart
    SLICE_X9Y43          FDCE                                         r  top_bd_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FIFO_DATA_RX_din_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y43          FDCE (Prop_fdce_C_Q)         0.141    -0.474 r  top_bd_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FIFO_DATA_RX_din_reg[3]/Q
                         net (fo=1, routed)           0.246    -0.228    top_bd_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[3]
    RAMB18_X0Y14         RAMB18E1                                     r  top_bd_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_top_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    top_bd_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  top_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    top_bd_i/clk_wiz_0/inst/clk_in1_top_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  top_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    top_bd_i/clk_wiz_0/inst/clk_out1_top_bd_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  top_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=243, routed)         0.876    -0.813    top_bd_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB18_X0Y14         RAMB18E1                                     r  top_bd_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
                         clock pessimism              0.254    -0.559    
    RAMB18_X0Y14         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[3])
                                                      0.296    -0.263    top_bd_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg
  -------------------------------------------------------------------
                         required time                          0.263    
                         arrival time                          -0.228    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 top_bd_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FIFO_DATA_RX_din_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_top_bd_clk_wiz_0_0  {rise@0.000ns fall@5.208ns period=10.417ns})
  Destination:            top_bd_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIADI[2]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_top_bd_clk_wiz_0_0  {rise@0.000ns fall@5.208ns period=10.417ns})
  Path Group:             clk_out1_top_bd_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_top_bd_clk_wiz_0_0 rise@0.000ns - clk_out1_top_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.141ns (36.376%)  route 0.247ns (63.624%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.813ns
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_top_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    top_bd_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  top_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    top_bd_i/clk_wiz_0/inst/clk_in1_top_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  top_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    top_bd_i/clk_wiz_0/inst/clk_out1_top_bd_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  top_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=243, routed)         0.566    -0.615    top_bd_i/AXI4Stream_UART_0/U0/UART_Manager_inst/clk_uart
    SLICE_X9Y43          FDCE                                         r  top_bd_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FIFO_DATA_RX_din_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y43          FDCE (Prop_fdce_C_Q)         0.141    -0.474 r  top_bd_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FIFO_DATA_RX_din_reg[2]/Q
                         net (fo=1, routed)           0.247    -0.228    top_bd_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[2]
    RAMB18_X0Y14         RAMB18E1                                     r  top_bd_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_top_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    top_bd_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  top_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    top_bd_i/clk_wiz_0/inst/clk_in1_top_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  top_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    top_bd_i/clk_wiz_0/inst/clk_out1_top_bd_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  top_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=243, routed)         0.876    -0.813    top_bd_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB18_X0Y14         RAMB18E1                                     r  top_bd_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
                         clock pessimism              0.254    -0.559    
    RAMB18_X0Y14         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[2])
                                                      0.296    -0.263    top_bd_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg
  -------------------------------------------------------------------
                         required time                          0.263    
                         arrival time                          -0.228    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 top_bd_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FIFO_DATA_RX_din_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_top_bd_clk_wiz_0_0  {rise@0.000ns fall@5.208ns period=10.417ns})
  Destination:            top_bd_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIADI[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_top_bd_clk_wiz_0_0  {rise@0.000ns fall@5.208ns period=10.417ns})
  Path Group:             clk_out1_top_bd_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_top_bd_clk_wiz_0_0 rise@0.000ns - clk_out1_top_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.414ns  (logic 0.164ns (39.577%)  route 0.250ns (60.423%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.813ns
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_top_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    top_bd_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  top_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    top_bd_i/clk_wiz_0/inst/clk_in1_top_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  top_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    top_bd_i/clk_wiz_0/inst/clk_out1_top_bd_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  top_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=243, routed)         0.566    -0.615    top_bd_i/AXI4Stream_UART_0/U0/UART_Manager_inst/clk_uart
    SLICE_X8Y43          FDCE                                         r  top_bd_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FIFO_DATA_RX_din_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y43          FDCE (Prop_fdce_C_Q)         0.164    -0.451 r  top_bd_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FIFO_DATA_RX_din_reg[7]/Q
                         net (fo=1, routed)           0.250    -0.201    top_bd_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[7]
    RAMB18_X0Y14         RAMB18E1                                     r  top_bd_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIADI[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_top_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    top_bd_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  top_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    top_bd_i/clk_wiz_0/inst/clk_in1_top_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  top_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    top_bd_i/clk_wiz_0/inst/clk_out1_top_bd_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  top_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=243, routed)         0.876    -0.813    top_bd_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB18_X0Y14         RAMB18E1                                     r  top_bd_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
                         clock pessimism              0.254    -0.559    
    RAMB18_X0Y14         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[7])
                                                      0.296    -0.263    top_bd_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg
  -------------------------------------------------------------------
                         required time                          0.263    
                         arrival time                          -0.201    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 top_bd_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FIFO_DATA_RX_din_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_top_bd_clk_wiz_0_0  {rise@0.000ns fall@5.208ns period=10.417ns})
  Destination:            top_bd_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIADI[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_top_bd_clk_wiz_0_0  {rise@0.000ns fall@5.208ns period=10.417ns})
  Path Group:             clk_out1_top_bd_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_top_bd_clk_wiz_0_0 rise@0.000ns - clk_out1_top_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.141ns (33.752%)  route 0.277ns (66.248%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.813ns
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_top_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    top_bd_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  top_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    top_bd_i/clk_wiz_0/inst/clk_in1_top_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  top_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    top_bd_i/clk_wiz_0/inst/clk_out1_top_bd_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  top_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=243, routed)         0.566    -0.615    top_bd_i/AXI4Stream_UART_0/U0/UART_Manager_inst/clk_uart
    SLICE_X9Y43          FDCE                                         r  top_bd_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FIFO_DATA_RX_din_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y43          FDCE (Prop_fdce_C_Q)         0.141    -0.474 r  top_bd_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FIFO_DATA_RX_din_reg[0]/Q
                         net (fo=1, routed)           0.277    -0.198    top_bd_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[0]
    RAMB18_X0Y14         RAMB18E1                                     r  top_bd_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_top_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    top_bd_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  top_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    top_bd_i/clk_wiz_0/inst/clk_in1_top_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  top_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    top_bd_i/clk_wiz_0/inst/clk_out1_top_bd_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  top_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=243, routed)         0.876    -0.813    top_bd_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB18_X0Y14         RAMB18E1                                     r  top_bd_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
                         clock pessimism              0.254    -0.559    
    RAMB18_X0Y14         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[0])
                                                      0.296    -0.263    top_bd_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg
  -------------------------------------------------------------------
                         required time                          0.263    
                         arrival time                          -0.198    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 top_bd_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_bd_clk_wiz_0_0  {rise@0.000ns fall@5.208ns period=10.417ns})
  Destination:            top_bd_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_bd_clk_wiz_0_0  {rise@0.000ns fall@5.208ns period=10.417ns})
  Path Group:             clk_out1_top_bd_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_top_bd_clk_wiz_0_0 rise@0.000ns - clk_out1_top_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_top_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    top_bd_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  top_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    top_bd_i/clk_wiz_0/inst/clk_in1_top_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  top_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    top_bd_i/clk_wiz_0/inst/clk_out1_top_bd_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  top_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=243, routed)         0.559    -0.622    top_bd_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_clk
    SLICE_X13Y31         FDRE                                         r  top_bd_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y31         FDRE (Prop_fdre_C_Q)         0.141    -0.481 r  top_bd_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/Q
                         net (fo=1, routed)           0.056    -0.425    top_bd_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff[0][4]
    SLICE_X13Y31         FDRE                                         r  top_bd_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_top_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    top_bd_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  top_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    top_bd_i/clk_wiz_0/inst/clk_in1_top_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  top_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    top_bd_i/clk_wiz_0/inst/clk_out1_top_bd_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  top_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=243, routed)         0.827    -0.863    top_bd_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_clk
    SLICE_X13Y31         FDRE                                         r  top_bd_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][4]/C
                         clock pessimism              0.240    -0.622    
    SLICE_X13Y31         FDRE (Hold_fdre_C_D)         0.076    -0.546    top_bd_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][4]
  -------------------------------------------------------------------
                         required time                          0.546    
                         arrival time                          -0.425    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 top_bd_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_bd_clk_wiz_0_0  {rise@0.000ns fall@5.208ns period=10.417ns})
  Destination:            top_bd_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_bd_clk_wiz_0_0  {rise@0.000ns fall@5.208ns period=10.417ns})
  Path Group:             clk_out1_top_bd_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_top_bd_clk_wiz_0_0 rise@0.000ns - clk_out1_top_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_top_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    top_bd_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  top_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    top_bd_i/clk_wiz_0/inst/clk_in1_top_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  top_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    top_bd_i/clk_wiz_0/inst/clk_out1_top_bd_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  top_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=243, routed)         0.561    -0.620    top_bd_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_clk
    SLICE_X15Y33         FDRE                                         r  top_bd_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y33         FDRE (Prop_fdre_C_Q)         0.141    -0.479 r  top_bd_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][10]/Q
                         net (fo=1, routed)           0.056    -0.423    top_bd_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff[0][10]
    SLICE_X15Y33         FDRE                                         r  top_bd_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_top_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    top_bd_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  top_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    top_bd_i/clk_wiz_0/inst/clk_in1_top_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  top_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    top_bd_i/clk_wiz_0/inst/clk_out1_top_bd_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  top_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=243, routed)         0.829    -0.861    top_bd_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_clk
    SLICE_X15Y33         FDRE                                         r  top_bd_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][10]/C
                         clock pessimism              0.240    -0.620    
    SLICE_X15Y33         FDRE (Hold_fdre_C_D)         0.075    -0.545    top_bd_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][10]
  -------------------------------------------------------------------
                         required time                          0.545    
                         arrival time                          -0.423    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 top_bd_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_bd_clk_wiz_0_0  {rise@0.000ns fall@5.208ns period=10.417ns})
  Destination:            top_bd_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_bd_clk_wiz_0_0  {rise@0.000ns fall@5.208ns period=10.417ns})
  Path Group:             clk_out1_top_bd_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_top_bd_clk_wiz_0_0 rise@0.000ns - clk_out1_top_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_top_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    top_bd_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  top_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    top_bd_i/clk_wiz_0/inst/clk_in1_top_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  top_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    top_bd_i/clk_wiz_0/inst/clk_out1_top_bd_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  top_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=243, routed)         0.593    -0.588    top_bd_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X3Y38          FDRE                                         r  top_bd_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y38          FDRE (Prop_fdre_C_Q)         0.141    -0.447 r  top_bd_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/Q
                         net (fo=1, routed)           0.056    -0.391    top_bd_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff[0][3]
    SLICE_X3Y38          FDRE                                         r  top_bd_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_top_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    top_bd_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  top_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    top_bd_i/clk_wiz_0/inst/clk_in1_top_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  top_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    top_bd_i/clk_wiz_0/inst/clk_out1_top_bd_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  top_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=243, routed)         0.864    -0.826    top_bd_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X3Y38          FDRE                                         r  top_bd_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/C
                         clock pessimism              0.237    -0.588    
    SLICE_X3Y38          FDRE (Hold_fdre_C_D)         0.075    -0.513    top_bd_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][3]
  -------------------------------------------------------------------
                         required time                          0.513    
                         arrival time                          -0.391    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 top_bd_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_bd_clk_wiz_0_0  {rise@0.000ns fall@5.208ns period=10.417ns})
  Destination:            top_bd_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_bd_clk_wiz_0_0  {rise@0.000ns fall@5.208ns period=10.417ns})
  Path Group:             clk_out1_top_bd_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_top_bd_clk_wiz_0_0 rise@0.000ns - clk_out1_top_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_top_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    top_bd_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  top_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    top_bd_i/clk_wiz_0/inst/clk_in1_top_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  top_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    top_bd_i/clk_wiz_0/inst/clk_out1_top_bd_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  top_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=243, routed)         0.559    -0.622    top_bd_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_clk
    SLICE_X13Y31         FDRE                                         r  top_bd_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y31         FDRE (Prop_fdre_C_Q)         0.141    -0.481 r  top_bd_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/Q
                         net (fo=1, routed)           0.056    -0.425    top_bd_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff[0][0]
    SLICE_X13Y31         FDRE                                         r  top_bd_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_top_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    top_bd_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  top_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    top_bd_i/clk_wiz_0/inst/clk_in1_top_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  top_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    top_bd_i/clk_wiz_0/inst/clk_out1_top_bd_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  top_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=243, routed)         0.827    -0.863    top_bd_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_clk
    SLICE_X13Y31         FDRE                                         r  top_bd_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][0]/C
                         clock pessimism              0.240    -0.622    
    SLICE_X13Y31         FDRE (Hold_fdre_C_D)         0.075    -0.547    top_bd_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][0]
  -------------------------------------------------------------------
                         required time                          0.547    
                         arrival time                          -0.425    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 top_bd_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_bd_clk_wiz_0_0  {rise@0.000ns fall@5.208ns period=10.417ns})
  Destination:            top_bd_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_bd_clk_wiz_0_0  {rise@0.000ns fall@5.208ns period=10.417ns})
  Path Group:             clk_out1_top_bd_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_top_bd_clk_wiz_0_0 rise@0.000ns - clk_out1_top_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_top_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    top_bd_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  top_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    top_bd_i/clk_wiz_0/inst/clk_in1_top_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  top_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    top_bd_i/clk_wiz_0/inst/clk_out1_top_bd_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  top_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=243, routed)         0.559    -0.622    top_bd_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_clk
    SLICE_X11Y31         FDRE                                         r  top_bd_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y31         FDRE (Prop_fdre_C_Q)         0.141    -0.481 r  top_bd_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/Q
                         net (fo=1, routed)           0.056    -0.425    top_bd_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff[0][1]
    SLICE_X11Y31         FDRE                                         r  top_bd_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_top_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    top_bd_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  top_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    top_bd_i/clk_wiz_0/inst/clk_in1_top_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  top_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    top_bd_i/clk_wiz_0/inst/clk_out1_top_bd_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  top_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=243, routed)         0.827    -0.863    top_bd_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_clk
    SLICE_X11Y31         FDRE                                         r  top_bd_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/C
                         clock pessimism              0.240    -0.622    
    SLICE_X11Y31         FDRE (Hold_fdre_C_D)         0.075    -0.547    top_bd_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][1]
  -------------------------------------------------------------------
                         required time                          0.547    
                         arrival time                          -0.425    
  -------------------------------------------------------------------
                         slack                                  0.122    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_top_bd_clk_wiz_0_0
Waveform(ns):       { 0.000 5.208 }
Period(ns):         10.417
Sources:            { top_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.417      7.841      RAMB18_X0Y14     top_bd_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.417      7.841      RAMB18_X0Y16     top_bd_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.417      8.261      BUFGCTRL_X0Y1    top_bd_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.417      9.168      MMCME2_ADV_X1Y0  top_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         10.417      9.417      SLICE_X13Y31     top_bd_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.417      9.417      SLICE_X15Y33     top_bd_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][10]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.417      9.417      SLICE_X11Y31     top_bd_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.417      9.417      SLICE_X11Y31     top_bd_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.417      9.417      SLICE_X13Y31     top_bd_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.417      9.417      SLICE_X13Y31     top_bd_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.417      202.943    MMCME2_ADV_X1Y0  top_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.208       4.708      SLICE_X13Y31     top_bd_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.208       4.708      SLICE_X11Y31     top_bd_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.208       4.708      SLICE_X11Y31     top_bd_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.208       4.708      SLICE_X13Y31     top_bd_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.208       4.708      SLICE_X13Y31     top_bd_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.208       4.708      SLICE_X14Y31     top_bd_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.208       4.708      SLICE_X14Y31     top_bd_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.208       4.708      SLICE_X14Y31     top_bd_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.208       4.708      SLICE_X14Y31     top_bd_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[7]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.208       4.708      SLICE_X12Y31     top_bd_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/wrpp2_inst/count_value_i_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.208       4.708      SLICE_X15Y33     top_bd_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.208       4.708      SLICE_X15Y33     top_bd_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.208       4.708      SLICE_X0Y33      top_bd_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.208       4.708      SLICE_X0Y33      top_bd_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.208       4.708      SLICE_X0Y33      top_bd_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.208       4.708      SLICE_X0Y33      top_bd_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.208       4.708      SLICE_X2Y41      top_bd_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.208       4.708      SLICE_X2Y41      top_bd_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.208       4.708      SLICE_X2Y40      top_bd_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.208       4.708      SLICE_X2Y40      top_bd_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[5]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_top_bd_clk_wiz_0_0
  To Clock:  clk_out2_top_bd_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        0.008ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.092ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.213ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.008ns  (required time - arrival time)
  Source:                 top_bd_i/packetizer_0/U0/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_top_bd_clk_wiz_0_0  {rise@0.000ns fall@2.193ns period=4.386ns})
  Destination:            top_bd_i/depacketizer_0/U0/data_sr_reg[30][1]_srl30/CE
                            (rising edge-triggered cell SRLC32E clocked by clk_out2_top_bd_clk_wiz_0_0  {rise@0.000ns fall@2.193ns period=4.386ns})
  Path Group:             clk_out2_top_bd_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.386ns  (clk_out2_top_bd_clk_wiz_0_0 rise@4.386ns - clk_out2_top_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.658ns  (logic 1.076ns (29.412%)  route 2.582ns (70.588%))
  Logic Levels:           5  (LUT2=1 LUT3=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 2.832 - 4.386 ) 
    Source Clock Delay      (SCD):    -0.889ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.189ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_top_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    top_bd_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  top_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    top_bd_i/clk_wiz_0/inst/clk_in1_top_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  top_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    top_bd_i/clk_wiz_0/inst/clk_out2_top_bd_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  top_bd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=595, routed)         1.623    -0.889    top_bd_i/packetizer_0/U0/aclk
    SLICE_X5Y30          FDCE                                         r  top_bd_i/packetizer_0/U0/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y30          FDCE (Prop_fdce_C_Q)         0.456    -0.433 f  top_bd_i/packetizer_0/U0/FSM_sequential_state_reg[0]/Q
                         net (fo=16, routed)          0.721     0.288    top_bd_i/packetizer_0/U0/state[0]
    SLICE_X7Y33          LUT3 (Prop_lut3_I2_O)        0.124     0.412 r  top_bd_i/packetizer_0/U0/s_axis_tready_INST_0/O
                         net (fo=5, routed)           0.205     0.618    top_bd_i/mute_controller_0/U0/m_axis_tready
    SLICE_X7Y33          LUT2 (Prop_lut2_I0_O)        0.124     0.742 r  top_bd_i/mute_controller_0/U0/s_axis_tready_INST_0/O
                         net (fo=23, routed)          0.439     1.181    top_bd_i/volume_controller_0/U0/saturator/m_axis_tready
    SLICE_X7Y32          LUT3 (Prop_lut3_I1_O)        0.124     1.305 r  top_bd_i/volume_controller_0/U0/saturator/s_axis_tready_INST_0/O
                         net (fo=7, routed)           0.311     1.616    top_bd_i/moving_average_filte_0/U0/moving_average/m_axis_tready
    SLICE_X7Y32          LUT4 (Prop_lut4_I2_O)        0.124     1.740 r  top_bd_i/moving_average_filte_0/U0/moving_average/s_axis_tready_INST_0/O
                         net (fo=4, routed)           0.175     1.914    top_bd_i/depacketizer_0/U0/m_axis_tready
    SLICE_X7Y32          LUT6 (Prop_lut6_I2_O)        0.124     2.038 r  top_bd_i/depacketizer_0/U0/data_sr[31][15]_i_1/O
                         net (fo=32, routed)          0.731     2.770    top_bd_i/depacketizer_0/U0/data_sr_reg[1]0
    SLICE_X10Y31         SRLC32E                                      r  top_bd_i/depacketizer_0/U0/data_sr_reg[30][1]_srl30/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_top_bd_clk_wiz_0_0 rise edge)
                                                      4.386     4.386 r  
    W5                                                0.000     4.386 r  sys_clock (IN)
                         net (fo=0)                   0.000     4.386    top_bd_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     5.774 r  top_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.936    top_bd_i/clk_wiz_0/inst/clk_in1_top_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -0.282 r  top_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     1.299    top_bd_i/clk_wiz_0/inst/clk_out2_top_bd_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.390 r  top_bd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=595, routed)         1.441     2.832    top_bd_i/depacketizer_0/U0/aclk
    SLICE_X10Y31         SRLC32E                                      r  top_bd_i/depacketizer_0/U0/data_sr_reg[30][1]_srl30/CLK
                         clock pessimism              0.564     3.395    
                         clock uncertainty           -0.101     3.294    
    SLICE_X10Y31         SRLC32E (Setup_srlc32e_CLK_CE)
                                                     -0.517     2.777    top_bd_i/depacketizer_0/U0/data_sr_reg[30][1]_srl30
  -------------------------------------------------------------------
                         required time                          2.777    
                         arrival time                          -2.770    
  -------------------------------------------------------------------
                         slack                                  0.008    

Slack (MET) :             0.008ns  (required time - arrival time)
  Source:                 top_bd_i/packetizer_0/U0/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_top_bd_clk_wiz_0_0  {rise@0.000ns fall@2.193ns period=4.386ns})
  Destination:            top_bd_i/depacketizer_0/U0/data_sr_reg[30][2]_srl30/CE
                            (rising edge-triggered cell SRLC32E clocked by clk_out2_top_bd_clk_wiz_0_0  {rise@0.000ns fall@2.193ns period=4.386ns})
  Path Group:             clk_out2_top_bd_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.386ns  (clk_out2_top_bd_clk_wiz_0_0 rise@4.386ns - clk_out2_top_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.658ns  (logic 1.076ns (29.412%)  route 2.582ns (70.588%))
  Logic Levels:           5  (LUT2=1 LUT3=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 2.832 - 4.386 ) 
    Source Clock Delay      (SCD):    -0.889ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.189ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_top_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    top_bd_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  top_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    top_bd_i/clk_wiz_0/inst/clk_in1_top_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  top_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    top_bd_i/clk_wiz_0/inst/clk_out2_top_bd_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  top_bd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=595, routed)         1.623    -0.889    top_bd_i/packetizer_0/U0/aclk
    SLICE_X5Y30          FDCE                                         r  top_bd_i/packetizer_0/U0/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y30          FDCE (Prop_fdce_C_Q)         0.456    -0.433 f  top_bd_i/packetizer_0/U0/FSM_sequential_state_reg[0]/Q
                         net (fo=16, routed)          0.721     0.288    top_bd_i/packetizer_0/U0/state[0]
    SLICE_X7Y33          LUT3 (Prop_lut3_I2_O)        0.124     0.412 r  top_bd_i/packetizer_0/U0/s_axis_tready_INST_0/O
                         net (fo=5, routed)           0.205     0.618    top_bd_i/mute_controller_0/U0/m_axis_tready
    SLICE_X7Y33          LUT2 (Prop_lut2_I0_O)        0.124     0.742 r  top_bd_i/mute_controller_0/U0/s_axis_tready_INST_0/O
                         net (fo=23, routed)          0.439     1.181    top_bd_i/volume_controller_0/U0/saturator/m_axis_tready
    SLICE_X7Y32          LUT3 (Prop_lut3_I1_O)        0.124     1.305 r  top_bd_i/volume_controller_0/U0/saturator/s_axis_tready_INST_0/O
                         net (fo=7, routed)           0.311     1.616    top_bd_i/moving_average_filte_0/U0/moving_average/m_axis_tready
    SLICE_X7Y32          LUT4 (Prop_lut4_I2_O)        0.124     1.740 r  top_bd_i/moving_average_filte_0/U0/moving_average/s_axis_tready_INST_0/O
                         net (fo=4, routed)           0.175     1.914    top_bd_i/depacketizer_0/U0/m_axis_tready
    SLICE_X7Y32          LUT6 (Prop_lut6_I2_O)        0.124     2.038 r  top_bd_i/depacketizer_0/U0/data_sr[31][15]_i_1/O
                         net (fo=32, routed)          0.731     2.770    top_bd_i/depacketizer_0/U0/data_sr_reg[1]0
    SLICE_X10Y31         SRLC32E                                      r  top_bd_i/depacketizer_0/U0/data_sr_reg[30][2]_srl30/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_top_bd_clk_wiz_0_0 rise edge)
                                                      4.386     4.386 r  
    W5                                                0.000     4.386 r  sys_clock (IN)
                         net (fo=0)                   0.000     4.386    top_bd_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     5.774 r  top_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.936    top_bd_i/clk_wiz_0/inst/clk_in1_top_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -0.282 r  top_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     1.299    top_bd_i/clk_wiz_0/inst/clk_out2_top_bd_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.390 r  top_bd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=595, routed)         1.441     2.832    top_bd_i/depacketizer_0/U0/aclk
    SLICE_X10Y31         SRLC32E                                      r  top_bd_i/depacketizer_0/U0/data_sr_reg[30][2]_srl30/CLK
                         clock pessimism              0.564     3.395    
                         clock uncertainty           -0.101     3.294    
    SLICE_X10Y31         SRLC32E (Setup_srlc32e_CLK_CE)
                                                     -0.517     2.777    top_bd_i/depacketizer_0/U0/data_sr_reg[30][2]_srl30
  -------------------------------------------------------------------
                         required time                          2.777    
                         arrival time                          -2.770    
  -------------------------------------------------------------------
                         slack                                  0.008    

Slack (MET) :             0.008ns  (required time - arrival time)
  Source:                 top_bd_i/packetizer_0/U0/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_top_bd_clk_wiz_0_0  {rise@0.000ns fall@2.193ns period=4.386ns})
  Destination:            top_bd_i/depacketizer_0/U0/data_sr_reg[30][4]_srl30/CE
                            (rising edge-triggered cell SRLC32E clocked by clk_out2_top_bd_clk_wiz_0_0  {rise@0.000ns fall@2.193ns period=4.386ns})
  Path Group:             clk_out2_top_bd_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.386ns  (clk_out2_top_bd_clk_wiz_0_0 rise@4.386ns - clk_out2_top_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.658ns  (logic 1.076ns (29.412%)  route 2.582ns (70.588%))
  Logic Levels:           5  (LUT2=1 LUT3=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 2.832 - 4.386 ) 
    Source Clock Delay      (SCD):    -0.889ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.189ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_top_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    top_bd_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  top_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    top_bd_i/clk_wiz_0/inst/clk_in1_top_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  top_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    top_bd_i/clk_wiz_0/inst/clk_out2_top_bd_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  top_bd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=595, routed)         1.623    -0.889    top_bd_i/packetizer_0/U0/aclk
    SLICE_X5Y30          FDCE                                         r  top_bd_i/packetizer_0/U0/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y30          FDCE (Prop_fdce_C_Q)         0.456    -0.433 f  top_bd_i/packetizer_0/U0/FSM_sequential_state_reg[0]/Q
                         net (fo=16, routed)          0.721     0.288    top_bd_i/packetizer_0/U0/state[0]
    SLICE_X7Y33          LUT3 (Prop_lut3_I2_O)        0.124     0.412 r  top_bd_i/packetizer_0/U0/s_axis_tready_INST_0/O
                         net (fo=5, routed)           0.205     0.618    top_bd_i/mute_controller_0/U0/m_axis_tready
    SLICE_X7Y33          LUT2 (Prop_lut2_I0_O)        0.124     0.742 r  top_bd_i/mute_controller_0/U0/s_axis_tready_INST_0/O
                         net (fo=23, routed)          0.439     1.181    top_bd_i/volume_controller_0/U0/saturator/m_axis_tready
    SLICE_X7Y32          LUT3 (Prop_lut3_I1_O)        0.124     1.305 r  top_bd_i/volume_controller_0/U0/saturator/s_axis_tready_INST_0/O
                         net (fo=7, routed)           0.311     1.616    top_bd_i/moving_average_filte_0/U0/moving_average/m_axis_tready
    SLICE_X7Y32          LUT4 (Prop_lut4_I2_O)        0.124     1.740 r  top_bd_i/moving_average_filte_0/U0/moving_average/s_axis_tready_INST_0/O
                         net (fo=4, routed)           0.175     1.914    top_bd_i/depacketizer_0/U0/m_axis_tready
    SLICE_X7Y32          LUT6 (Prop_lut6_I2_O)        0.124     2.038 r  top_bd_i/depacketizer_0/U0/data_sr[31][15]_i_1/O
                         net (fo=32, routed)          0.731     2.770    top_bd_i/depacketizer_0/U0/data_sr_reg[1]0
    SLICE_X10Y31         SRLC32E                                      r  top_bd_i/depacketizer_0/U0/data_sr_reg[30][4]_srl30/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_top_bd_clk_wiz_0_0 rise edge)
                                                      4.386     4.386 r  
    W5                                                0.000     4.386 r  sys_clock (IN)
                         net (fo=0)                   0.000     4.386    top_bd_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     5.774 r  top_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.936    top_bd_i/clk_wiz_0/inst/clk_in1_top_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -0.282 r  top_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     1.299    top_bd_i/clk_wiz_0/inst/clk_out2_top_bd_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.390 r  top_bd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=595, routed)         1.441     2.832    top_bd_i/depacketizer_0/U0/aclk
    SLICE_X10Y31         SRLC32E                                      r  top_bd_i/depacketizer_0/U0/data_sr_reg[30][4]_srl30/CLK
                         clock pessimism              0.564     3.395    
                         clock uncertainty           -0.101     3.294    
    SLICE_X10Y31         SRLC32E (Setup_srlc32e_CLK_CE)
                                                     -0.517     2.777    top_bd_i/depacketizer_0/U0/data_sr_reg[30][4]_srl30
  -------------------------------------------------------------------
                         required time                          2.777    
                         arrival time                          -2.770    
  -------------------------------------------------------------------
                         slack                                  0.008    

Slack (MET) :             0.008ns  (required time - arrival time)
  Source:                 top_bd_i/packetizer_0/U0/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_top_bd_clk_wiz_0_0  {rise@0.000ns fall@2.193ns period=4.386ns})
  Destination:            top_bd_i/depacketizer_0/U0/data_sr_reg[30][7]_srl30/CE
                            (rising edge-triggered cell SRLC32E clocked by clk_out2_top_bd_clk_wiz_0_0  {rise@0.000ns fall@2.193ns period=4.386ns})
  Path Group:             clk_out2_top_bd_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.386ns  (clk_out2_top_bd_clk_wiz_0_0 rise@4.386ns - clk_out2_top_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.658ns  (logic 1.076ns (29.412%)  route 2.582ns (70.588%))
  Logic Levels:           5  (LUT2=1 LUT3=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 2.832 - 4.386 ) 
    Source Clock Delay      (SCD):    -0.889ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.189ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_top_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    top_bd_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  top_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    top_bd_i/clk_wiz_0/inst/clk_in1_top_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  top_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    top_bd_i/clk_wiz_0/inst/clk_out2_top_bd_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  top_bd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=595, routed)         1.623    -0.889    top_bd_i/packetizer_0/U0/aclk
    SLICE_X5Y30          FDCE                                         r  top_bd_i/packetizer_0/U0/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y30          FDCE (Prop_fdce_C_Q)         0.456    -0.433 f  top_bd_i/packetizer_0/U0/FSM_sequential_state_reg[0]/Q
                         net (fo=16, routed)          0.721     0.288    top_bd_i/packetizer_0/U0/state[0]
    SLICE_X7Y33          LUT3 (Prop_lut3_I2_O)        0.124     0.412 r  top_bd_i/packetizer_0/U0/s_axis_tready_INST_0/O
                         net (fo=5, routed)           0.205     0.618    top_bd_i/mute_controller_0/U0/m_axis_tready
    SLICE_X7Y33          LUT2 (Prop_lut2_I0_O)        0.124     0.742 r  top_bd_i/mute_controller_0/U0/s_axis_tready_INST_0/O
                         net (fo=23, routed)          0.439     1.181    top_bd_i/volume_controller_0/U0/saturator/m_axis_tready
    SLICE_X7Y32          LUT3 (Prop_lut3_I1_O)        0.124     1.305 r  top_bd_i/volume_controller_0/U0/saturator/s_axis_tready_INST_0/O
                         net (fo=7, routed)           0.311     1.616    top_bd_i/moving_average_filte_0/U0/moving_average/m_axis_tready
    SLICE_X7Y32          LUT4 (Prop_lut4_I2_O)        0.124     1.740 r  top_bd_i/moving_average_filte_0/U0/moving_average/s_axis_tready_INST_0/O
                         net (fo=4, routed)           0.175     1.914    top_bd_i/depacketizer_0/U0/m_axis_tready
    SLICE_X7Y32          LUT6 (Prop_lut6_I2_O)        0.124     2.038 r  top_bd_i/depacketizer_0/U0/data_sr[31][15]_i_1/O
                         net (fo=32, routed)          0.731     2.770    top_bd_i/depacketizer_0/U0/data_sr_reg[1]0
    SLICE_X10Y31         SRLC32E                                      r  top_bd_i/depacketizer_0/U0/data_sr_reg[30][7]_srl30/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_top_bd_clk_wiz_0_0 rise edge)
                                                      4.386     4.386 r  
    W5                                                0.000     4.386 r  sys_clock (IN)
                         net (fo=0)                   0.000     4.386    top_bd_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     5.774 r  top_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.936    top_bd_i/clk_wiz_0/inst/clk_in1_top_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -0.282 r  top_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     1.299    top_bd_i/clk_wiz_0/inst/clk_out2_top_bd_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.390 r  top_bd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=595, routed)         1.441     2.832    top_bd_i/depacketizer_0/U0/aclk
    SLICE_X10Y31         SRLC32E                                      r  top_bd_i/depacketizer_0/U0/data_sr_reg[30][7]_srl30/CLK
                         clock pessimism              0.564     3.395    
                         clock uncertainty           -0.101     3.294    
    SLICE_X10Y31         SRLC32E (Setup_srlc32e_CLK_CE)
                                                     -0.517     2.777    top_bd_i/depacketizer_0/U0/data_sr_reg[30][7]_srl30
  -------------------------------------------------------------------
                         required time                          2.777    
                         arrival time                          -2.770    
  -------------------------------------------------------------------
                         slack                                  0.008    

Slack (MET) :             0.056ns  (required time - arrival time)
  Source:                 top_bd_i/packetizer_0/U0/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_top_bd_clk_wiz_0_0  {rise@0.000ns fall@2.193ns period=4.386ns})
  Destination:            top_bd_i/depacketizer_0/U0/FSM_sequential_state_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_top_bd_clk_wiz_0_0  {rise@0.000ns fall@2.193ns period=4.386ns})
  Path Group:             clk_out2_top_bd_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.386ns  (clk_out2_top_bd_clk_wiz_0_0 rise@4.386ns - clk_out2_top_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.005ns  (logic 1.200ns (29.966%)  route 2.805ns (70.034%))
  Logic Levels:           6  (LUT2=1 LUT3=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.484ns = ( 2.902 - 4.386 ) 
    Source Clock Delay      (SCD):    -0.889ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.189ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_top_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    top_bd_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  top_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    top_bd_i/clk_wiz_0/inst/clk_in1_top_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  top_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    top_bd_i/clk_wiz_0/inst/clk_out2_top_bd_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  top_bd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=595, routed)         1.623    -0.889    top_bd_i/packetizer_0/U0/aclk
    SLICE_X5Y30          FDCE                                         r  top_bd_i/packetizer_0/U0/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y30          FDCE (Prop_fdce_C_Q)         0.456    -0.433 f  top_bd_i/packetizer_0/U0/FSM_sequential_state_reg[0]/Q
                         net (fo=16, routed)          0.721     0.288    top_bd_i/packetizer_0/U0/state[0]
    SLICE_X7Y33          LUT3 (Prop_lut3_I2_O)        0.124     0.412 r  top_bd_i/packetizer_0/U0/s_axis_tready_INST_0/O
                         net (fo=5, routed)           0.205     0.618    top_bd_i/mute_controller_0/U0/m_axis_tready
    SLICE_X7Y33          LUT2 (Prop_lut2_I0_O)        0.124     0.742 r  top_bd_i/mute_controller_0/U0/s_axis_tready_INST_0/O
                         net (fo=23, routed)          0.439     1.181    top_bd_i/volume_controller_0/U0/saturator/m_axis_tready
    SLICE_X7Y32          LUT3 (Prop_lut3_I1_O)        0.124     1.305 r  top_bd_i/volume_controller_0/U0/saturator/s_axis_tready_INST_0/O
                         net (fo=7, routed)           0.311     1.616    top_bd_i/moving_average_filte_0/U0/moving_average/m_axis_tready
    SLICE_X7Y32          LUT4 (Prop_lut4_I2_O)        0.124     1.740 r  top_bd_i/moving_average_filte_0/U0/moving_average/s_axis_tready_INST_0/O
                         net (fo=4, routed)           0.178     1.917    top_bd_i/depacketizer_0/U0/m_axis_tready
    SLICE_X7Y32          LUT6 (Prop_lut6_I5_O)        0.124     2.041 r  top_bd_i/depacketizer_0/U0/FSM_sequential_state[2]_i_4/O
                         net (fo=1, routed)           0.429     2.471    top_bd_i/depacketizer_0/U0/FSM_sequential_state[2]_i_4_n_0
    SLICE_X5Y34          LUT5 (Prop_lut5_I0_O)        0.124     2.595 r  top_bd_i/depacketizer_0/U0/FSM_sequential_state[2]_i_1/O
                         net (fo=3, routed)           0.521     3.116    top_bd_i/depacketizer_0/U0/FSM_sequential_state[2]_i_1_n_0
    SLICE_X4Y34          FDCE                                         r  top_bd_i/depacketizer_0/U0/FSM_sequential_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_top_bd_clk_wiz_0_0 rise edge)
                                                      4.386     4.386 r  
    W5                                                0.000     4.386 r  sys_clock (IN)
                         net (fo=0)                   0.000     4.386    top_bd_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     5.774 r  top_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.936    top_bd_i/clk_wiz_0/inst/clk_in1_top_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -0.282 r  top_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     1.299    top_bd_i/clk_wiz_0/inst/clk_out2_top_bd_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.390 r  top_bd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=595, routed)         1.511     2.902    top_bd_i/depacketizer_0/U0/aclk
    SLICE_X4Y34          FDCE                                         r  top_bd_i/depacketizer_0/U0/FSM_sequential_state_reg[0]/C
                         clock pessimism              0.577     3.478    
                         clock uncertainty           -0.101     3.377    
    SLICE_X4Y34          FDCE (Setup_fdce_C_CE)      -0.205     3.172    top_bd_i/depacketizer_0/U0/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                          3.172    
                         arrival time                          -3.116    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.056ns  (required time - arrival time)
  Source:                 top_bd_i/packetizer_0/U0/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_top_bd_clk_wiz_0_0  {rise@0.000ns fall@2.193ns period=4.386ns})
  Destination:            top_bd_i/depacketizer_0/U0/FSM_sequential_state_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_top_bd_clk_wiz_0_0  {rise@0.000ns fall@2.193ns period=4.386ns})
  Path Group:             clk_out2_top_bd_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.386ns  (clk_out2_top_bd_clk_wiz_0_0 rise@4.386ns - clk_out2_top_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.005ns  (logic 1.200ns (29.966%)  route 2.805ns (70.034%))
  Logic Levels:           6  (LUT2=1 LUT3=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.484ns = ( 2.902 - 4.386 ) 
    Source Clock Delay      (SCD):    -0.889ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.189ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_top_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    top_bd_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  top_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    top_bd_i/clk_wiz_0/inst/clk_in1_top_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  top_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    top_bd_i/clk_wiz_0/inst/clk_out2_top_bd_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  top_bd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=595, routed)         1.623    -0.889    top_bd_i/packetizer_0/U0/aclk
    SLICE_X5Y30          FDCE                                         r  top_bd_i/packetizer_0/U0/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y30          FDCE (Prop_fdce_C_Q)         0.456    -0.433 f  top_bd_i/packetizer_0/U0/FSM_sequential_state_reg[0]/Q
                         net (fo=16, routed)          0.721     0.288    top_bd_i/packetizer_0/U0/state[0]
    SLICE_X7Y33          LUT3 (Prop_lut3_I2_O)        0.124     0.412 r  top_bd_i/packetizer_0/U0/s_axis_tready_INST_0/O
                         net (fo=5, routed)           0.205     0.618    top_bd_i/mute_controller_0/U0/m_axis_tready
    SLICE_X7Y33          LUT2 (Prop_lut2_I0_O)        0.124     0.742 r  top_bd_i/mute_controller_0/U0/s_axis_tready_INST_0/O
                         net (fo=23, routed)          0.439     1.181    top_bd_i/volume_controller_0/U0/saturator/m_axis_tready
    SLICE_X7Y32          LUT3 (Prop_lut3_I1_O)        0.124     1.305 r  top_bd_i/volume_controller_0/U0/saturator/s_axis_tready_INST_0/O
                         net (fo=7, routed)           0.311     1.616    top_bd_i/moving_average_filte_0/U0/moving_average/m_axis_tready
    SLICE_X7Y32          LUT4 (Prop_lut4_I2_O)        0.124     1.740 r  top_bd_i/moving_average_filte_0/U0/moving_average/s_axis_tready_INST_0/O
                         net (fo=4, routed)           0.178     1.917    top_bd_i/depacketizer_0/U0/m_axis_tready
    SLICE_X7Y32          LUT6 (Prop_lut6_I5_O)        0.124     2.041 r  top_bd_i/depacketizer_0/U0/FSM_sequential_state[2]_i_4/O
                         net (fo=1, routed)           0.429     2.471    top_bd_i/depacketizer_0/U0/FSM_sequential_state[2]_i_4_n_0
    SLICE_X5Y34          LUT5 (Prop_lut5_I0_O)        0.124     2.595 r  top_bd_i/depacketizer_0/U0/FSM_sequential_state[2]_i_1/O
                         net (fo=3, routed)           0.521     3.116    top_bd_i/depacketizer_0/U0/FSM_sequential_state[2]_i_1_n_0
    SLICE_X4Y34          FDCE                                         r  top_bd_i/depacketizer_0/U0/FSM_sequential_state_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_top_bd_clk_wiz_0_0 rise edge)
                                                      4.386     4.386 r  
    W5                                                0.000     4.386 r  sys_clock (IN)
                         net (fo=0)                   0.000     4.386    top_bd_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     5.774 r  top_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.936    top_bd_i/clk_wiz_0/inst/clk_in1_top_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -0.282 r  top_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     1.299    top_bd_i/clk_wiz_0/inst/clk_out2_top_bd_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.390 r  top_bd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=595, routed)         1.511     2.902    top_bd_i/depacketizer_0/U0/aclk
    SLICE_X4Y34          FDCE                                         r  top_bd_i/depacketizer_0/U0/FSM_sequential_state_reg[1]/C
                         clock pessimism              0.577     3.478    
                         clock uncertainty           -0.101     3.377    
    SLICE_X4Y34          FDCE (Setup_fdce_C_CE)      -0.205     3.172    top_bd_i/depacketizer_0/U0/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                          3.172    
                         arrival time                          -3.116    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.056ns  (required time - arrival time)
  Source:                 top_bd_i/packetizer_0/U0/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_top_bd_clk_wiz_0_0  {rise@0.000ns fall@2.193ns period=4.386ns})
  Destination:            top_bd_i/depacketizer_0/U0/FSM_sequential_state_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_top_bd_clk_wiz_0_0  {rise@0.000ns fall@2.193ns period=4.386ns})
  Path Group:             clk_out2_top_bd_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.386ns  (clk_out2_top_bd_clk_wiz_0_0 rise@4.386ns - clk_out2_top_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.005ns  (logic 1.200ns (29.966%)  route 2.805ns (70.034%))
  Logic Levels:           6  (LUT2=1 LUT3=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.484ns = ( 2.902 - 4.386 ) 
    Source Clock Delay      (SCD):    -0.889ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.189ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_top_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    top_bd_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  top_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    top_bd_i/clk_wiz_0/inst/clk_in1_top_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  top_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    top_bd_i/clk_wiz_0/inst/clk_out2_top_bd_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  top_bd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=595, routed)         1.623    -0.889    top_bd_i/packetizer_0/U0/aclk
    SLICE_X5Y30          FDCE                                         r  top_bd_i/packetizer_0/U0/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y30          FDCE (Prop_fdce_C_Q)         0.456    -0.433 f  top_bd_i/packetizer_0/U0/FSM_sequential_state_reg[0]/Q
                         net (fo=16, routed)          0.721     0.288    top_bd_i/packetizer_0/U0/state[0]
    SLICE_X7Y33          LUT3 (Prop_lut3_I2_O)        0.124     0.412 r  top_bd_i/packetizer_0/U0/s_axis_tready_INST_0/O
                         net (fo=5, routed)           0.205     0.618    top_bd_i/mute_controller_0/U0/m_axis_tready
    SLICE_X7Y33          LUT2 (Prop_lut2_I0_O)        0.124     0.742 r  top_bd_i/mute_controller_0/U0/s_axis_tready_INST_0/O
                         net (fo=23, routed)          0.439     1.181    top_bd_i/volume_controller_0/U0/saturator/m_axis_tready
    SLICE_X7Y32          LUT3 (Prop_lut3_I1_O)        0.124     1.305 r  top_bd_i/volume_controller_0/U0/saturator/s_axis_tready_INST_0/O
                         net (fo=7, routed)           0.311     1.616    top_bd_i/moving_average_filte_0/U0/moving_average/m_axis_tready
    SLICE_X7Y32          LUT4 (Prop_lut4_I2_O)        0.124     1.740 r  top_bd_i/moving_average_filte_0/U0/moving_average/s_axis_tready_INST_0/O
                         net (fo=4, routed)           0.178     1.917    top_bd_i/depacketizer_0/U0/m_axis_tready
    SLICE_X7Y32          LUT6 (Prop_lut6_I5_O)        0.124     2.041 r  top_bd_i/depacketizer_0/U0/FSM_sequential_state[2]_i_4/O
                         net (fo=1, routed)           0.429     2.471    top_bd_i/depacketizer_0/U0/FSM_sequential_state[2]_i_4_n_0
    SLICE_X5Y34          LUT5 (Prop_lut5_I0_O)        0.124     2.595 r  top_bd_i/depacketizer_0/U0/FSM_sequential_state[2]_i_1/O
                         net (fo=3, routed)           0.521     3.116    top_bd_i/depacketizer_0/U0/FSM_sequential_state[2]_i_1_n_0
    SLICE_X4Y34          FDCE                                         r  top_bd_i/depacketizer_0/U0/FSM_sequential_state_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_top_bd_clk_wiz_0_0 rise edge)
                                                      4.386     4.386 r  
    W5                                                0.000     4.386 r  sys_clock (IN)
                         net (fo=0)                   0.000     4.386    top_bd_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     5.774 r  top_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.936    top_bd_i/clk_wiz_0/inst/clk_in1_top_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -0.282 r  top_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     1.299    top_bd_i/clk_wiz_0/inst/clk_out2_top_bd_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.390 r  top_bd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=595, routed)         1.511     2.902    top_bd_i/depacketizer_0/U0/aclk
    SLICE_X4Y34          FDCE                                         r  top_bd_i/depacketizer_0/U0/FSM_sequential_state_reg[2]/C
                         clock pessimism              0.577     3.478    
                         clock uncertainty           -0.101     3.377    
    SLICE_X4Y34          FDCE (Setup_fdce_C_CE)      -0.205     3.172    top_bd_i/depacketizer_0/U0/FSM_sequential_state_reg[2]
  -------------------------------------------------------------------
                         required time                          3.172    
                         arrival time                          -3.116    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.253ns  (required time - arrival time)
  Source:                 top_bd_i/packetizer_0/U0/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_top_bd_clk_wiz_0_0  {rise@0.000ns fall@2.193ns period=4.386ns})
  Destination:            top_bd_i/moving_average_filte_0/U0/moving_average/l_shift_register_reg[29][12]_srl30_U0_moving_average_l_shift_register_reg_c_58/CE
                            (rising edge-triggered cell SRLC32E clocked by clk_out2_top_bd_clk_wiz_0_0  {rise@0.000ns fall@2.193ns period=4.386ns})
  Path Group:             clk_out2_top_bd_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.386ns  (clk_out2_top_bd_clk_wiz_0_0 rise@4.386ns - clk_out2_top_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.481ns  (logic 0.952ns (27.346%)  route 2.529ns (72.654%))
  Logic Levels:           4  (LUT2=1 LUT3=2 LUT4=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.486ns = ( 2.900 - 4.386 ) 
    Source Clock Delay      (SCD):    -0.889ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.189ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_top_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    top_bd_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  top_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    top_bd_i/clk_wiz_0/inst/clk_in1_top_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  top_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    top_bd_i/clk_wiz_0/inst/clk_out2_top_bd_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  top_bd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=595, routed)         1.623    -0.889    top_bd_i/packetizer_0/U0/aclk
    SLICE_X5Y30          FDCE                                         r  top_bd_i/packetizer_0/U0/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y30          FDCE (Prop_fdce_C_Q)         0.456    -0.433 f  top_bd_i/packetizer_0/U0/FSM_sequential_state_reg[0]/Q
                         net (fo=16, routed)          0.721     0.288    top_bd_i/packetizer_0/U0/state[0]
    SLICE_X7Y33          LUT3 (Prop_lut3_I2_O)        0.124     0.412 r  top_bd_i/packetizer_0/U0/s_axis_tready_INST_0/O
                         net (fo=5, routed)           0.205     0.618    top_bd_i/mute_controller_0/U0/m_axis_tready
    SLICE_X7Y33          LUT2 (Prop_lut2_I0_O)        0.124     0.742 r  top_bd_i/mute_controller_0/U0/s_axis_tready_INST_0/O
                         net (fo=23, routed)          0.439     1.181    top_bd_i/volume_controller_0/U0/saturator/m_axis_tready
    SLICE_X7Y32          LUT3 (Prop_lut3_I1_O)        0.124     1.305 r  top_bd_i/volume_controller_0/U0/saturator/s_axis_tready_INST_0/O
                         net (fo=7, routed)           0.461     1.765    top_bd_i/moving_average_filte_0/U0/moving_average/m_axis_tready
    SLICE_X4Y32          LUT4 (Prop_lut4_I0_O)        0.124     1.889 r  top_bd_i/moving_average_filte_0/U0/moving_average/l_shift_register_c_i_1/O
                         net (fo=64, routed)          0.704     2.593    top_bd_i/moving_average_filte_0/U0/moving_average/l_shift_register[0]_0
    SLICE_X2Y31          SRLC32E                                      r  top_bd_i/moving_average_filte_0/U0/moving_average/l_shift_register_reg[29][12]_srl30_U0_moving_average_l_shift_register_reg_c_58/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_top_bd_clk_wiz_0_0 rise edge)
                                                      4.386     4.386 r  
    W5                                                0.000     4.386 r  sys_clock (IN)
                         net (fo=0)                   0.000     4.386    top_bd_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     5.774 r  top_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.936    top_bd_i/clk_wiz_0/inst/clk_in1_top_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -0.282 r  top_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     1.299    top_bd_i/clk_wiz_0/inst/clk_out2_top_bd_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.390 r  top_bd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=595, routed)         1.509     2.900    top_bd_i/moving_average_filte_0/U0/moving_average/aclk
    SLICE_X2Y31          SRLC32E                                      r  top_bd_i/moving_average_filte_0/U0/moving_average/l_shift_register_reg[29][12]_srl30_U0_moving_average_l_shift_register_reg_c_58/CLK
                         clock pessimism              0.564     3.463    
                         clock uncertainty           -0.101     3.362    
    SLICE_X2Y31          SRLC32E (Setup_srlc32e_CLK_CE)
                                                     -0.517     2.845    top_bd_i/moving_average_filte_0/U0/moving_average/l_shift_register_reg[29][12]_srl30_U0_moving_average_l_shift_register_reg_c_58
  -------------------------------------------------------------------
                         required time                          2.845    
                         arrival time                          -2.593    
  -------------------------------------------------------------------
                         slack                                  0.253    

Slack (MET) :             0.253ns  (required time - arrival time)
  Source:                 top_bd_i/packetizer_0/U0/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_top_bd_clk_wiz_0_0  {rise@0.000ns fall@2.193ns period=4.386ns})
  Destination:            top_bd_i/moving_average_filte_0/U0/moving_average/l_shift_register_reg[29][13]_srl30_U0_moving_average_l_shift_register_reg_c_58/CE
                            (rising edge-triggered cell SRLC32E clocked by clk_out2_top_bd_clk_wiz_0_0  {rise@0.000ns fall@2.193ns period=4.386ns})
  Path Group:             clk_out2_top_bd_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.386ns  (clk_out2_top_bd_clk_wiz_0_0 rise@4.386ns - clk_out2_top_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.481ns  (logic 0.952ns (27.346%)  route 2.529ns (72.654%))
  Logic Levels:           4  (LUT2=1 LUT3=2 LUT4=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.486ns = ( 2.900 - 4.386 ) 
    Source Clock Delay      (SCD):    -0.889ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.189ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_top_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    top_bd_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  top_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    top_bd_i/clk_wiz_0/inst/clk_in1_top_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  top_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    top_bd_i/clk_wiz_0/inst/clk_out2_top_bd_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  top_bd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=595, routed)         1.623    -0.889    top_bd_i/packetizer_0/U0/aclk
    SLICE_X5Y30          FDCE                                         r  top_bd_i/packetizer_0/U0/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y30          FDCE (Prop_fdce_C_Q)         0.456    -0.433 f  top_bd_i/packetizer_0/U0/FSM_sequential_state_reg[0]/Q
                         net (fo=16, routed)          0.721     0.288    top_bd_i/packetizer_0/U0/state[0]
    SLICE_X7Y33          LUT3 (Prop_lut3_I2_O)        0.124     0.412 r  top_bd_i/packetizer_0/U0/s_axis_tready_INST_0/O
                         net (fo=5, routed)           0.205     0.618    top_bd_i/mute_controller_0/U0/m_axis_tready
    SLICE_X7Y33          LUT2 (Prop_lut2_I0_O)        0.124     0.742 r  top_bd_i/mute_controller_0/U0/s_axis_tready_INST_0/O
                         net (fo=23, routed)          0.439     1.181    top_bd_i/volume_controller_0/U0/saturator/m_axis_tready
    SLICE_X7Y32          LUT3 (Prop_lut3_I1_O)        0.124     1.305 r  top_bd_i/volume_controller_0/U0/saturator/s_axis_tready_INST_0/O
                         net (fo=7, routed)           0.461     1.765    top_bd_i/moving_average_filte_0/U0/moving_average/m_axis_tready
    SLICE_X4Y32          LUT4 (Prop_lut4_I0_O)        0.124     1.889 r  top_bd_i/moving_average_filte_0/U0/moving_average/l_shift_register_c_i_1/O
                         net (fo=64, routed)          0.704     2.593    top_bd_i/moving_average_filte_0/U0/moving_average/l_shift_register[0]_0
    SLICE_X2Y31          SRLC32E                                      r  top_bd_i/moving_average_filte_0/U0/moving_average/l_shift_register_reg[29][13]_srl30_U0_moving_average_l_shift_register_reg_c_58/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_top_bd_clk_wiz_0_0 rise edge)
                                                      4.386     4.386 r  
    W5                                                0.000     4.386 r  sys_clock (IN)
                         net (fo=0)                   0.000     4.386    top_bd_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     5.774 r  top_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.936    top_bd_i/clk_wiz_0/inst/clk_in1_top_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -0.282 r  top_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     1.299    top_bd_i/clk_wiz_0/inst/clk_out2_top_bd_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.390 r  top_bd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=595, routed)         1.509     2.900    top_bd_i/moving_average_filte_0/U0/moving_average/aclk
    SLICE_X2Y31          SRLC32E                                      r  top_bd_i/moving_average_filte_0/U0/moving_average/l_shift_register_reg[29][13]_srl30_U0_moving_average_l_shift_register_reg_c_58/CLK
                         clock pessimism              0.564     3.463    
                         clock uncertainty           -0.101     3.362    
    SLICE_X2Y31          SRLC32E (Setup_srlc32e_CLK_CE)
                                                     -0.517     2.845    top_bd_i/moving_average_filte_0/U0/moving_average/l_shift_register_reg[29][13]_srl30_U0_moving_average_l_shift_register_reg_c_58
  -------------------------------------------------------------------
                         required time                          2.845    
                         arrival time                          -2.593    
  -------------------------------------------------------------------
                         slack                                  0.253    

Slack (MET) :             0.253ns  (required time - arrival time)
  Source:                 top_bd_i/packetizer_0/U0/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_top_bd_clk_wiz_0_0  {rise@0.000ns fall@2.193ns period=4.386ns})
  Destination:            top_bd_i/moving_average_filte_0/U0/moving_average/l_shift_register_reg[29][14]_srl30_U0_moving_average_l_shift_register_reg_c_58/CE
                            (rising edge-triggered cell SRLC32E clocked by clk_out2_top_bd_clk_wiz_0_0  {rise@0.000ns fall@2.193ns period=4.386ns})
  Path Group:             clk_out2_top_bd_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.386ns  (clk_out2_top_bd_clk_wiz_0_0 rise@4.386ns - clk_out2_top_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.481ns  (logic 0.952ns (27.346%)  route 2.529ns (72.654%))
  Logic Levels:           4  (LUT2=1 LUT3=2 LUT4=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.486ns = ( 2.900 - 4.386 ) 
    Source Clock Delay      (SCD):    -0.889ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.189ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_top_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    top_bd_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  top_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    top_bd_i/clk_wiz_0/inst/clk_in1_top_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  top_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    top_bd_i/clk_wiz_0/inst/clk_out2_top_bd_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  top_bd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=595, routed)         1.623    -0.889    top_bd_i/packetizer_0/U0/aclk
    SLICE_X5Y30          FDCE                                         r  top_bd_i/packetizer_0/U0/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y30          FDCE (Prop_fdce_C_Q)         0.456    -0.433 f  top_bd_i/packetizer_0/U0/FSM_sequential_state_reg[0]/Q
                         net (fo=16, routed)          0.721     0.288    top_bd_i/packetizer_0/U0/state[0]
    SLICE_X7Y33          LUT3 (Prop_lut3_I2_O)        0.124     0.412 r  top_bd_i/packetizer_0/U0/s_axis_tready_INST_0/O
                         net (fo=5, routed)           0.205     0.618    top_bd_i/mute_controller_0/U0/m_axis_tready
    SLICE_X7Y33          LUT2 (Prop_lut2_I0_O)        0.124     0.742 r  top_bd_i/mute_controller_0/U0/s_axis_tready_INST_0/O
                         net (fo=23, routed)          0.439     1.181    top_bd_i/volume_controller_0/U0/saturator/m_axis_tready
    SLICE_X7Y32          LUT3 (Prop_lut3_I1_O)        0.124     1.305 r  top_bd_i/volume_controller_0/U0/saturator/s_axis_tready_INST_0/O
                         net (fo=7, routed)           0.461     1.765    top_bd_i/moving_average_filte_0/U0/moving_average/m_axis_tready
    SLICE_X4Y32          LUT4 (Prop_lut4_I0_O)        0.124     1.889 r  top_bd_i/moving_average_filte_0/U0/moving_average/l_shift_register_c_i_1/O
                         net (fo=64, routed)          0.704     2.593    top_bd_i/moving_average_filte_0/U0/moving_average/l_shift_register[0]_0
    SLICE_X2Y31          SRLC32E                                      r  top_bd_i/moving_average_filte_0/U0/moving_average/l_shift_register_reg[29][14]_srl30_U0_moving_average_l_shift_register_reg_c_58/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_top_bd_clk_wiz_0_0 rise edge)
                                                      4.386     4.386 r  
    W5                                                0.000     4.386 r  sys_clock (IN)
                         net (fo=0)                   0.000     4.386    top_bd_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     5.774 r  top_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.936    top_bd_i/clk_wiz_0/inst/clk_in1_top_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -0.282 r  top_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     1.299    top_bd_i/clk_wiz_0/inst/clk_out2_top_bd_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.390 r  top_bd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=595, routed)         1.509     2.900    top_bd_i/moving_average_filte_0/U0/moving_average/aclk
    SLICE_X2Y31          SRLC32E                                      r  top_bd_i/moving_average_filte_0/U0/moving_average/l_shift_register_reg[29][14]_srl30_U0_moving_average_l_shift_register_reg_c_58/CLK
                         clock pessimism              0.564     3.463    
                         clock uncertainty           -0.101     3.362    
    SLICE_X2Y31          SRLC32E (Setup_srlc32e_CLK_CE)
                                                     -0.517     2.845    top_bd_i/moving_average_filte_0/U0/moving_average/l_shift_register_reg[29][14]_srl30_U0_moving_average_l_shift_register_reg_c_58
  -------------------------------------------------------------------
                         required time                          2.845    
                         arrival time                          -2.593    
  -------------------------------------------------------------------
                         slack                                  0.253    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 top_bd_i/packetizer_0/U0/high_byte_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_top_bd_clk_wiz_0_0  {rise@0.000ns fall@2.193ns period=4.386ns})
  Destination:            top_bd_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIADI[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_top_bd_clk_wiz_0_0  {rise@0.000ns fall@2.193ns period=4.386ns})
  Path Group:             clk_out2_top_bd_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_top_bd_clk_wiz_0_0 rise@0.000ns - clk_out2_top_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.470ns  (logic 0.186ns (39.577%)  route 0.284ns (60.423%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.081ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_top_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    top_bd_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  top_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    top_bd_i/clk_wiz_0/inst/clk_in1_top_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  top_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    top_bd_i/clk_wiz_0/inst/clk_out2_top_bd_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  top_bd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=595, routed)         0.563    -0.618    top_bd_i/packetizer_0/U0/aclk
    SLICE_X11Y37         FDRE                                         r  top_bd_i/packetizer_0/U0/high_byte_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y37         FDRE (Prop_fdre_C_Q)         0.141    -0.477 r  top_bd_i/packetizer_0/U0/high_byte_reg[1]/Q
                         net (fo=1, routed)           0.087    -0.390    top_bd_i/packetizer_0/U0/high_byte[1]
    SLICE_X10Y37         LUT5 (Prop_lut5_I3_O)        0.045    -0.345 r  top_bd_i/packetizer_0/U0/m_axis_tdata[1]_INST_0/O
                         net (fo=1, routed)           0.197    -0.148    top_bd_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[1]
    RAMB18_X0Y16         RAMB18E1                                     r  top_bd_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_top_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    top_bd_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  top_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    top_bd_i/clk_wiz_0/inst/clk_in1_top_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  top_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    top_bd_i/clk_wiz_0/inst/clk_out2_top_bd_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  top_bd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=595, routed)         0.878    -0.811    top_bd_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB18_X0Y16         RAMB18E1                                     r  top_bd_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
                         clock pessimism              0.274    -0.537    
    RAMB18_X0Y16         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[1])
                                                      0.296    -0.241    top_bd_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg
  -------------------------------------------------------------------
                         required time                          0.241    
                         arrival time                          -0.148    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 top_bd_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_top_bd_clk_wiz_0_0  {rise@0.000ns fall@2.193ns period=4.386ns})
  Destination:            top_bd_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_top_bd_clk_wiz_0_0  {rise@0.000ns fall@2.193ns period=4.386ns})
  Path Group:             clk_out2_top_bd_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_top_bd_clk_wiz_0_0 rise@0.000ns - clk_out2_top_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_top_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    top_bd_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  top_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    top_bd_i/clk_wiz_0/inst/clk_in1_top_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  top_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    top_bd_i/clk_wiz_0/inst/clk_out2_top_bd_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  top_bd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=595, routed)         0.561    -0.620    top_bd_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X11Y33         FDRE                                         r  top_bd_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y33         FDRE (Prop_fdre_C_Q)         0.141    -0.479 r  top_bd_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/Q
                         net (fo=1, routed)           0.056    -0.423    top_bd_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff[0][4]
    SLICE_X11Y33         FDRE                                         r  top_bd_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_top_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    top_bd_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  top_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    top_bd_i/clk_wiz_0/inst/clk_in1_top_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  top_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    top_bd_i/clk_wiz_0/inst/clk_out2_top_bd_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  top_bd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=595, routed)         0.829    -0.861    top_bd_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X11Y33         FDRE                                         r  top_bd_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][4]/C
                         clock pessimism              0.240    -0.620    
    SLICE_X11Y33         FDRE (Hold_fdre_C_D)         0.076    -0.544    top_bd_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][4]
  -------------------------------------------------------------------
                         required time                          0.544    
                         arrival time                          -0.423    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 top_bd_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_top_bd_clk_wiz_0_0  {rise@0.000ns fall@2.193ns period=4.386ns})
  Destination:            top_bd_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_top_bd_clk_wiz_0_0  {rise@0.000ns fall@2.193ns period=4.386ns})
  Path Group:             clk_out2_top_bd_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_top_bd_clk_wiz_0_0 rise@0.000ns - clk_out2_top_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_top_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    top_bd_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  top_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    top_bd_i/clk_wiz_0/inst/clk_in1_top_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  top_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    top_bd_i/clk_wiz_0/inst/clk_out2_top_bd_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  top_bd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=595, routed)         0.562    -0.619    top_bd_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X13Y34         FDRE                                         r  top_bd_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y34         FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  top_bd_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/Q
                         net (fo=1, routed)           0.056    -0.422    top_bd_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff[0][9]
    SLICE_X13Y34         FDRE                                         r  top_bd_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_top_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    top_bd_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  top_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    top_bd_i/clk_wiz_0/inst/clk_in1_top_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  top_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    top_bd_i/clk_wiz_0/inst/clk_out2_top_bd_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  top_bd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=595, routed)         0.830    -0.860    top_bd_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X13Y34         FDRE                                         r  top_bd_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][9]/C
                         clock pessimism              0.240    -0.619    
    SLICE_X13Y34         FDRE (Hold_fdre_C_D)         0.076    -0.543    top_bd_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][9]
  -------------------------------------------------------------------
                         required time                          0.543    
                         arrival time                          -0.422    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 top_bd_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_top_bd_clk_wiz_0_0  {rise@0.000ns fall@2.193ns period=4.386ns})
  Destination:            top_bd_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_top_bd_clk_wiz_0_0  {rise@0.000ns fall@2.193ns period=4.386ns})
  Path Group:             clk_out2_top_bd_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_top_bd_clk_wiz_0_0 rise@0.000ns - clk_out2_top_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_top_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    top_bd_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  top_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    top_bd_i/clk_wiz_0/inst/clk_in1_top_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  top_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    top_bd_i/clk_wiz_0/inst/clk_out2_top_bd_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  top_bd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=595, routed)         0.559    -0.622    top_bd_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X9Y31          FDRE                                         r  top_bd_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y31          FDRE (Prop_fdre_C_Q)         0.141    -0.481 r  top_bd_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/Q
                         net (fo=1, routed)           0.056    -0.425    top_bd_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff[0][2]
    SLICE_X9Y31          FDRE                                         r  top_bd_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_top_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    top_bd_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  top_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    top_bd_i/clk_wiz_0/inst/clk_in1_top_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  top_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    top_bd_i/clk_wiz_0/inst/clk_out2_top_bd_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  top_bd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=595, routed)         0.827    -0.863    top_bd_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X9Y31          FDRE                                         r  top_bd_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][2]/C
                         clock pessimism              0.240    -0.622    
    SLICE_X9Y31          FDRE (Hold_fdre_C_D)         0.076    -0.546    top_bd_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][2]
  -------------------------------------------------------------------
                         required time                          0.546    
                         arrival time                          -0.425    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 top_bd_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_top_bd_clk_wiz_0_0  {rise@0.000ns fall@2.193ns period=4.386ns})
  Destination:            top_bd_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_top_bd_clk_wiz_0_0  {rise@0.000ns fall@2.193ns period=4.386ns})
  Path Group:             clk_out2_top_bd_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_top_bd_clk_wiz_0_0 rise@0.000ns - clk_out2_top_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_top_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    top_bd_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  top_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    top_bd_i/clk_wiz_0/inst/clk_in1_top_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  top_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    top_bd_i/clk_wiz_0/inst/clk_out2_top_bd_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  top_bd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=595, routed)         0.562    -0.619    top_bd_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X13Y34         FDRE                                         r  top_bd_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y34         FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  top_bd_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/Q
                         net (fo=1, routed)           0.056    -0.422    top_bd_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff[0][5]
    SLICE_X13Y34         FDRE                                         r  top_bd_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_top_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    top_bd_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  top_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    top_bd_i/clk_wiz_0/inst/clk_in1_top_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  top_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    top_bd_i/clk_wiz_0/inst/clk_out2_top_bd_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  top_bd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=595, routed)         0.830    -0.860    top_bd_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X13Y34         FDRE                                         r  top_bd_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][5]/C
                         clock pessimism              0.240    -0.619    
    SLICE_X13Y34         FDRE (Hold_fdre_C_D)         0.075    -0.544    top_bd_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][5]
  -------------------------------------------------------------------
                         required time                          0.544    
                         arrival time                          -0.422    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 top_bd_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_top_bd_clk_wiz_0_0  {rise@0.000ns fall@2.193ns period=4.386ns})
  Destination:            top_bd_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_top_bd_clk_wiz_0_0  {rise@0.000ns fall@2.193ns period=4.386ns})
  Path Group:             clk_out2_top_bd_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_top_bd_clk_wiz_0_0 rise@0.000ns - clk_out2_top_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_top_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    top_bd_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  top_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    top_bd_i/clk_wiz_0/inst/clk_in1_top_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  top_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    top_bd_i/clk_wiz_0/inst/clk_out2_top_bd_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  top_bd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=595, routed)         0.594    -0.587    top_bd_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_clk
    SLICE_X3Y42          FDRE                                         r  top_bd_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y42          FDRE (Prop_fdre_C_Q)         0.141    -0.446 r  top_bd_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][10]/Q
                         net (fo=1, routed)           0.056    -0.390    top_bd_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff[0][10]
    SLICE_X3Y42          FDRE                                         r  top_bd_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_top_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    top_bd_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  top_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    top_bd_i/clk_wiz_0/inst/clk_in1_top_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  top_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    top_bd_i/clk_wiz_0/inst/clk_out2_top_bd_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  top_bd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=595, routed)         0.865    -0.825    top_bd_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_clk
    SLICE_X3Y42          FDRE                                         r  top_bd_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][10]/C
                         clock pessimism              0.237    -0.587    
    SLICE_X3Y42          FDRE (Hold_fdre_C_D)         0.075    -0.512    top_bd_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][10]
  -------------------------------------------------------------------
                         required time                          0.512    
                         arrival time                          -0.390    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 top_bd_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_top_bd_clk_wiz_0_0  {rise@0.000ns fall@2.193ns period=4.386ns})
  Destination:            top_bd_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_top_bd_clk_wiz_0_0  {rise@0.000ns fall@2.193ns period=4.386ns})
  Path Group:             clk_out2_top_bd_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_top_bd_clk_wiz_0_0 rise@0.000ns - clk_out2_top_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_top_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    top_bd_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  top_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    top_bd_i/clk_wiz_0/inst/clk_in1_top_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  top_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    top_bd_i/clk_wiz_0/inst/clk_out2_top_bd_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  top_bd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=595, routed)         0.594    -0.587    top_bd_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_clk
    SLICE_X3Y41          FDRE                                         r  top_bd_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y41          FDRE (Prop_fdre_C_Q)         0.141    -0.446 r  top_bd_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/Q
                         net (fo=1, routed)           0.056    -0.390    top_bd_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff[0][4]
    SLICE_X3Y41          FDRE                                         r  top_bd_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_top_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    top_bd_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  top_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    top_bd_i/clk_wiz_0/inst/clk_in1_top_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  top_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    top_bd_i/clk_wiz_0/inst/clk_out2_top_bd_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  top_bd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=595, routed)         0.865    -0.825    top_bd_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_clk
    SLICE_X3Y41          FDRE                                         r  top_bd_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][4]/C
                         clock pessimism              0.237    -0.587    
    SLICE_X3Y41          FDRE (Hold_fdre_C_D)         0.075    -0.512    top_bd_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][4]
  -------------------------------------------------------------------
                         required time                          0.512    
                         arrival time                          -0.390    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 top_bd_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_top_bd_clk_wiz_0_0  {rise@0.000ns fall@2.193ns period=4.386ns})
  Destination:            top_bd_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_top_bd_clk_wiz_0_0  {rise@0.000ns fall@2.193ns period=4.386ns})
  Path Group:             clk_out2_top_bd_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_top_bd_clk_wiz_0_0 rise@0.000ns - clk_out2_top_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.824ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_top_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    top_bd_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  top_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    top_bd_i/clk_wiz_0/inst/clk_in1_top_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  top_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    top_bd_i/clk_wiz_0/inst/clk_out2_top_bd_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  top_bd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=595, routed)         0.595    -0.586    top_bd_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_clk
    SLICE_X3Y43          FDRE                                         r  top_bd_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y43          FDRE (Prop_fdre_C_Q)         0.141    -0.445 r  top_bd_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/Q
                         net (fo=1, routed)           0.056    -0.389    top_bd_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff[0][5]
    SLICE_X3Y43          FDRE                                         r  top_bd_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_top_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    top_bd_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  top_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    top_bd_i/clk_wiz_0/inst/clk_in1_top_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  top_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    top_bd_i/clk_wiz_0/inst/clk_out2_top_bd_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  top_bd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=595, routed)         0.866    -0.824    top_bd_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_clk
    SLICE_X3Y43          FDRE                                         r  top_bd_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][5]/C
                         clock pessimism              0.237    -0.586    
    SLICE_X3Y43          FDRE (Hold_fdre_C_D)         0.075    -0.511    top_bd_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][5]
  -------------------------------------------------------------------
                         required time                          0.511    
                         arrival time                          -0.389    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 top_bd_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_top_bd_clk_wiz_0_0  {rise@0.000ns fall@2.193ns period=4.386ns})
  Destination:            top_bd_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_top_bd_clk_wiz_0_0  {rise@0.000ns fall@2.193ns period=4.386ns})
  Path Group:             clk_out2_top_bd_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_top_bd_clk_wiz_0_0 rise@0.000ns - clk_out2_top_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_top_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    top_bd_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  top_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    top_bd_i/clk_wiz_0/inst/clk_in1_top_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  top_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    top_bd_i/clk_wiz_0/inst/clk_out2_top_bd_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  top_bd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=595, routed)         0.559    -0.622    top_bd_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X9Y31          FDRE                                         r  top_bd_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y31          FDRE (Prop_fdre_C_Q)         0.141    -0.481 r  top_bd_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/Q
                         net (fo=1, routed)           0.056    -0.425    top_bd_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff[0][0]
    SLICE_X9Y31          FDRE                                         r  top_bd_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_top_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    top_bd_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  top_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    top_bd_i/clk_wiz_0/inst/clk_in1_top_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  top_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    top_bd_i/clk_wiz_0/inst/clk_out2_top_bd_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  top_bd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=595, routed)         0.827    -0.863    top_bd_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X9Y31          FDRE                                         r  top_bd_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][0]/C
                         clock pessimism              0.240    -0.622    
    SLICE_X9Y31          FDRE (Hold_fdre_C_D)         0.075    -0.547    top_bd_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][0]
  -------------------------------------------------------------------
                         required time                          0.547    
                         arrival time                          -0.425    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 top_bd_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/syncstages_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_top_bd_clk_wiz_0_0  {rise@0.000ns fall@2.193ns period=4.386ns})
  Destination:            top_bd_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/syncstages_ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_top_bd_clk_wiz_0_0  {rise@0.000ns fall@2.193ns period=4.386ns})
  Path Group:             clk_out2_top_bd_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_top_bd_clk_wiz_0_0 rise@0.000ns - clk_out2_top_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_top_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    top_bd_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  top_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    top_bd_i/clk_wiz_0/inst/clk_in1_top_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  top_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    top_bd_i/clk_wiz_0/inst/clk_out2_top_bd_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  top_bd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=595, routed)         0.596    -0.585    top_bd_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/dest_clk
    SLICE_X3Y49          FDRE                                         r  top_bd_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/syncstages_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y49          FDRE (Prop_fdre_C_Q)         0.141    -0.444 r  top_bd_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/syncstages_ff_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.388    top_bd_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/syncstages_ff[0]
    SLICE_X3Y49          FDRE                                         r  top_bd_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/syncstages_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_top_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    top_bd_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  top_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    top_bd_i/clk_wiz_0/inst/clk_in1_top_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  top_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    top_bd_i/clk_wiz_0/inst/clk_out2_top_bd_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  top_bd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=595, routed)         0.867    -0.823    top_bd_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/dest_clk
    SLICE_X3Y49          FDRE                                         r  top_bd_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/syncstages_ff_reg[1]/C
                         clock pessimism              0.237    -0.585    
    SLICE_X3Y49          FDRE (Hold_fdre_C_D)         0.075    -0.510    top_bd_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/syncstages_ff_reg[1]
  -------------------------------------------------------------------
                         required time                          0.510    
                         arrival time                          -0.388    
  -------------------------------------------------------------------
                         slack                                  0.122    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_top_bd_clk_wiz_0_0
Waveform(ns):       { 0.000 2.193 }
Period(ns):         4.386
Sources:            { top_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         4.386       1.810      RAMB18_X0Y14     top_bd_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         4.386       1.810      RAMB18_X0Y16     top_bd_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         4.386       2.231      BUFGCTRL_X0Y0    top_bd_i/clk_wiz_0/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         4.386       3.137      MMCME2_ADV_X1Y0  top_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         4.386       3.386      SLICE_X10Y32     top_bd_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         4.386       3.386      SLICE_X10Y32     top_bd_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         4.386       3.386      SLICE_X11Y33     top_bd_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/C
Min Period        n/a     FDRE/C              n/a            1.000         4.386       3.386      SLICE_X13Y34     top_bd_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/C
Min Period        n/a     FDRE/C              n/a            1.000         4.386       3.386      SLICE_X12Y35     top_bd_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/C
Min Period        n/a     FDRE/C              n/a            1.000         4.386       3.386      SLICE_X12Y35     top_bd_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       4.386       208.974    MMCME2_ADV_X1Y0  top_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         2.193       1.213      SLICE_X2Y33      top_bd_i/moving_average_filte_0/U0/moving_average/l_shift_register_reg[29][11]_srl30_U0_moving_average_l_shift_register_reg_c_58/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         2.193       1.213      SLICE_X2Y31      top_bd_i/moving_average_filte_0/U0/moving_average/l_shift_register_reg[29][12]_srl30_U0_moving_average_l_shift_register_reg_c_58/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         2.193       1.213      SLICE_X2Y31      top_bd_i/moving_average_filte_0/U0/moving_average/l_shift_register_reg[29][13]_srl30_U0_moving_average_l_shift_register_reg_c_58/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         2.193       1.213      SLICE_X6Y34      top_bd_i/depacketizer_0/U0/data_sr_reg[30][0]_srl30/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         2.193       1.213      SLICE_X6Y34      top_bd_i/depacketizer_0/U0/data_sr_reg[30][10]_srl30/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         2.193       1.213      SLICE_X6Y34      top_bd_i/depacketizer_0/U0/data_sr_reg[30][11]_srl30/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         2.193       1.213      SLICE_X6Y33      top_bd_i/depacketizer_0/U0/data_sr_reg[30][13]_srl30/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         2.193       1.213      SLICE_X2Y31      top_bd_i/moving_average_filte_0/U0/moving_average/l_shift_register_reg[29][14]_srl30_U0_moving_average_l_shift_register_reg_c_58/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         2.193       1.213      SLICE_X6Y35      top_bd_i/moving_average_filte_0/U0/moving_average/l_shift_register_reg[29][15]_srl30_U0_moving_average_l_shift_register_reg_c_58/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         2.193       1.213      SLICE_X6Y35      top_bd_i/moving_average_filte_0/U0/moving_average/l_shift_register_reg[29][5]_srl30_U0_moving_average_l_shift_register_reg_c_58/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         2.193       1.213      SLICE_X6Y35      top_bd_i/moving_average_filte_0/U0/moving_average/l_shift_register_reg[29][15]_srl30_U0_moving_average_l_shift_register_reg_c_58/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         2.193       1.213      SLICE_X6Y35      top_bd_i/moving_average_filte_0/U0/moving_average/l_shift_register_reg[29][5]_srl30_U0_moving_average_l_shift_register_reg_c_58/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         2.193       1.213      SLICE_X2Y35      top_bd_i/moving_average_filte_0/U0/moving_average/l_shift_register_reg[29][10]_srl30_U0_moving_average_l_shift_register_reg_c_58/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         2.193       1.213      SLICE_X2Y35      top_bd_i/moving_average_filte_0/U0/moving_average/l_shift_register_reg[29][10]_srl30_U0_moving_average_l_shift_register_reg_c_58/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         2.193       1.213      SLICE_X2Y33      top_bd_i/moving_average_filte_0/U0/moving_average/l_shift_register_reg[29][11]_srl30_U0_moving_average_l_shift_register_reg_c_58/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         2.193       1.213      SLICE_X2Y31      top_bd_i/moving_average_filte_0/U0/moving_average/l_shift_register_reg[29][12]_srl30_U0_moving_average_l_shift_register_reg_c_58/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         2.193       1.213      SLICE_X2Y31      top_bd_i/moving_average_filte_0/U0/moving_average/l_shift_register_reg[29][13]_srl30_U0_moving_average_l_shift_register_reg_c_58/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         2.193       1.213      SLICE_X6Y34      top_bd_i/depacketizer_0/U0/data_sr_reg[30][0]_srl30/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         2.193       1.213      SLICE_X6Y34      top_bd_i/depacketizer_0/U0/data_sr_reg[30][10]_srl30/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         2.193       1.213      SLICE_X6Y34      top_bd_i/depacketizer_0/U0/data_sr_reg[30][11]_srl30/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_top_bd_clk_wiz_0_0
  To Clock:  clkfbout_top_bd_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_top_bd_clk_wiz_0_0
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { top_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y2    top_bd_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y0  top_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y0  top_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y0  top_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y0  top_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_top_bd_clk_wiz_0_0
  To Clock:  clk_out1_top_bd_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        2.403ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.403ns  (required time - arrival time)
  Source:                 top_bd_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_top_bd_clk_wiz_0_0  {rise@0.000ns fall@2.193ns period=4.386ns})
  Destination:            top_bd_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_bd_clk_wiz_0_0  {rise@0.000ns fall@5.208ns period=10.417ns})
  Path Group:             clk_out1_top_bd_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.386ns  (MaxDelay Path 4.386ns)
  Data Path Delay:        1.878ns  (logic 0.456ns (24.276%)  route 1.422ns (75.724%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.386ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y37                                       0.000     0.000 r  top_bd_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X9Y37          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  top_bd_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           1.422     1.878    top_bd_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[0]
    SLICE_X0Y33          FDRE                                         r  top_bd_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.386     4.386    
    SLICE_X0Y33          FDRE (Setup_fdre_C_D)       -0.105     4.281    top_bd_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                          4.281    
                         arrival time                          -1.878    
  -------------------------------------------------------------------
                         slack                                  2.403    

Slack (MET) :             2.789ns  (required time - arrival time)
  Source:                 top_bd_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_top_bd_clk_wiz_0_0  {rise@0.000ns fall@2.193ns period=4.386ns})
  Destination:            top_bd_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_bd_clk_wiz_0_0  {rise@0.000ns fall@5.208ns period=10.417ns})
  Path Group:             clk_out1_top_bd_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.386ns  (MaxDelay Path 4.386ns)
  Data Path Delay:        1.329ns  (logic 0.419ns (31.520%)  route 0.910ns (68.480%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.386ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y37                                       0.000     0.000 r  top_bd_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X9Y37          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  top_bd_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.910     1.329    top_bd_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[1]
    SLICE_X0Y33          FDRE                                         r  top_bd_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.386     4.386    
    SLICE_X0Y33          FDRE (Setup_fdre_C_D)       -0.268     4.118    top_bd_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          4.118    
                         arrival time                          -1.329    
  -------------------------------------------------------------------
                         slack                                  2.789    

Slack (MET) :             2.858ns  (required time - arrival time)
  Source:                 top_bd_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_top_bd_clk_wiz_0_0  {rise@0.000ns fall@2.193ns period=4.386ns})
  Destination:            top_bd_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_bd_clk_wiz_0_0  {rise@0.000ns fall@5.208ns period=10.417ns})
  Path Group:             clk_out1_top_bd_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.386ns  (MaxDelay Path 4.386ns)
  Data Path Delay:        1.256ns  (logic 0.478ns (38.059%)  route 0.778ns (61.941%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.386ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y38                                       0.000     0.000 r  top_bd_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X6Y38          FDRE (Prop_fdre_C_Q)         0.478     0.478 r  top_bd_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.778     1.256    top_bd_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[5]
    SLICE_X0Y38          FDRE                                         r  top_bd_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.386     4.386    
    SLICE_X0Y38          FDRE (Setup_fdre_C_D)       -0.272     4.114    top_bd_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                          4.114    
                         arrival time                          -1.256    
  -------------------------------------------------------------------
                         slack                                  2.858    

Slack (MET) :             2.883ns  (required time - arrival time)
  Source:                 top_bd_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_top_bd_clk_wiz_0_0  {rise@0.000ns fall@2.193ns period=4.386ns})
  Destination:            top_bd_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_bd_clk_wiz_0_0  {rise@0.000ns fall@5.208ns period=10.417ns})
  Path Group:             clk_out1_top_bd_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.386ns  (MaxDelay Path 4.386ns)
  Data Path Delay:        1.238ns  (logic 0.478ns (38.598%)  route 0.760ns (61.402%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.386ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y38                                       0.000     0.000 r  top_bd_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
    SLICE_X6Y38          FDRE (Prop_fdre_C_Q)         0.478     0.478 r  top_bd_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.760     1.238    top_bd_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[7]
    SLICE_X0Y38          FDRE                                         r  top_bd_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.386     4.386    
    SLICE_X0Y38          FDRE (Setup_fdre_C_D)       -0.265     4.121    top_bd_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                          4.121    
                         arrival time                          -1.238    
  -------------------------------------------------------------------
                         slack                                  2.883    

Slack (MET) :             3.032ns  (required time - arrival time)
  Source:                 top_bd_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_top_bd_clk_wiz_0_0  {rise@0.000ns fall@2.193ns period=4.386ns})
  Destination:            top_bd_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_bd_clk_wiz_0_0  {rise@0.000ns fall@5.208ns period=10.417ns})
  Path Group:             clk_out1_top_bd_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.386ns  (MaxDelay Path 4.386ns)
  Data Path Delay:        1.089ns  (logic 0.419ns (38.458%)  route 0.670ns (61.542%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.386ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y33                                      0.000     0.000 r  top_bd_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X11Y33         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  top_bd_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.670     1.089    top_bd_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[3]
    SLICE_X13Y31         FDRE                                         r  top_bd_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.386     4.386    
    SLICE_X13Y31         FDRE (Setup_fdre_C_D)       -0.265     4.121    top_bd_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          4.121    
                         arrival time                          -1.089    
  -------------------------------------------------------------------
                         slack                                  3.032    

Slack (MET) :             3.103ns  (required time - arrival time)
  Source:                 top_bd_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_top_bd_clk_wiz_0_0  {rise@0.000ns fall@2.193ns period=4.386ns})
  Destination:            top_bd_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_bd_clk_wiz_0_0  {rise@0.000ns fall@5.208ns period=10.417ns})
  Path Group:             clk_out1_top_bd_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.386ns  (MaxDelay Path 4.386ns)
  Data Path Delay:        1.015ns  (logic 0.419ns (41.279%)  route 0.596ns (58.721%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.386ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y33                                      0.000     0.000 r  top_bd_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X13Y33         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  top_bd_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.596     1.015    top_bd_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[5]
    SLICE_X15Y33         FDRE                                         r  top_bd_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.386     4.386    
    SLICE_X15Y33         FDRE (Setup_fdre_C_D)       -0.268     4.118    top_bd_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                          4.118    
                         arrival time                          -1.015    
  -------------------------------------------------------------------
                         slack                                  3.103    

Slack (MET) :             3.131ns  (required time - arrival time)
  Source:                 top_bd_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_top_bd_clk_wiz_0_0  {rise@0.000ns fall@2.193ns period=4.386ns})
  Destination:            top_bd_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_bd_clk_wiz_0_0  {rise@0.000ns fall@5.208ns period=10.417ns})
  Path Group:             clk_out1_top_bd_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.386ns  (MaxDelay Path 4.386ns)
  Data Path Delay:        1.208ns  (logic 0.456ns (37.745%)  route 0.752ns (62.255%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.386ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y27                                       0.000     0.000 r  top_bd_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[10]/C
    SLICE_X4Y27          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  top_bd_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[10]/Q
                         net (fo=1, routed)           0.752     1.208    top_bd_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[10]
    SLICE_X2Y27          FDRE                                         r  top_bd_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][10]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.386     4.386    
    SLICE_X2Y27          FDRE (Setup_fdre_C_D)       -0.047     4.339    top_bd_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][10]
  -------------------------------------------------------------------
                         required time                          4.339    
                         arrival time                          -1.208    
  -------------------------------------------------------------------
                         slack                                  3.131    

Slack (MET) :             3.171ns  (required time - arrival time)
  Source:                 top_bd_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_top_bd_clk_wiz_0_0  {rise@0.000ns fall@2.193ns period=4.386ns})
  Destination:            top_bd_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_bd_clk_wiz_0_0  {rise@0.000ns fall@5.208ns period=10.417ns})
  Path Group:             clk_out1_top_bd_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.386ns  (MaxDelay Path 4.386ns)
  Data Path Delay:        0.949ns  (logic 0.478ns (50.379%)  route 0.471ns (49.621%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.386ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y38                                       0.000     0.000 r  top_bd_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X6Y38          FDRE (Prop_fdre_C_Q)         0.478     0.478 r  top_bd_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.471     0.949    top_bd_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[3]
    SLICE_X3Y38          FDRE                                         r  top_bd_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.386     4.386    
    SLICE_X3Y38          FDRE (Setup_fdre_C_D)       -0.266     4.120    top_bd_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          4.120    
                         arrival time                          -0.949    
  -------------------------------------------------------------------
                         slack                                  3.171    

Slack (MET) :             3.190ns  (required time - arrival time)
  Source:                 top_bd_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_top_bd_clk_wiz_0_0  {rise@0.000ns fall@2.193ns period=4.386ns})
  Destination:            top_bd_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_bd_clk_wiz_0_0  {rise@0.000ns fall@5.208ns period=10.417ns})
  Path Group:             clk_out1_top_bd_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.386ns  (MaxDelay Path 4.386ns)
  Data Path Delay:        0.929ns  (logic 0.478ns (51.432%)  route 0.451ns (48.568%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.386ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y38                                       0.000     0.000 r  top_bd_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[9]/C
    SLICE_X6Y38          FDRE (Prop_fdre_C_Q)         0.478     0.478 r  top_bd_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[9]/Q
                         net (fo=1, routed)           0.451     0.929    top_bd_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[9]
    SLICE_X4Y38          FDRE                                         r  top_bd_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.386     4.386    
    SLICE_X4Y38          FDRE (Setup_fdre_C_D)       -0.267     4.119    top_bd_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]
  -------------------------------------------------------------------
                         required time                          4.119    
                         arrival time                          -0.929    
  -------------------------------------------------------------------
                         slack                                  3.190    

Slack (MET) :             3.195ns  (required time - arrival time)
  Source:                 top_bd_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_top_bd_clk_wiz_0_0  {rise@0.000ns fall@2.193ns period=4.386ns})
  Destination:            top_bd_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_bd_clk_wiz_0_0  {rise@0.000ns fall@5.208ns period=10.417ns})
  Path Group:             clk_out1_top_bd_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.386ns  (MaxDelay Path 4.386ns)
  Data Path Delay:        1.096ns  (logic 0.518ns (47.271%)  route 0.578ns (52.729%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.386ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y38                                       0.000     0.000 r  top_bd_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X6Y38          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  top_bd_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.578     1.096    top_bd_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[2]
    SLICE_X0Y37          FDRE                                         r  top_bd_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.386     4.386    
    SLICE_X0Y37          FDRE (Setup_fdre_C_D)       -0.095     4.291    top_bd_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                          4.291    
                         arrival time                          -1.096    
  -------------------------------------------------------------------
                         slack                                  3.195    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_top_bd_clk_wiz_0_0
  To Clock:  clk_out2_top_bd_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        8.779ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.779ns  (required time - arrival time)
  Source:                 top_bd_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_bd_clk_wiz_0_0  {rise@0.000ns fall@5.208ns period=10.417ns})
  Destination:            top_bd_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_top_bd_clk_wiz_0_0  {rise@0.000ns fall@2.193ns period=4.386ns})
  Path Group:             clk_out2_top_bd_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.417ns  (MaxDelay Path 10.417ns)
  Data Path Delay:        1.408ns  (logic 0.419ns (29.754%)  route 0.989ns (70.246%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.417ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y30                                       0.000     0.000 r  top_bd_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X9Y30          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  top_bd_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.989     1.408    top_bd_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[3]
    SLICE_X10Y30         FDRE                                         r  top_bd_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.417    10.417    
    SLICE_X10Y30         FDRE (Setup_fdre_C_D)       -0.230    10.187    top_bd_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                         10.187    
                         arrival time                          -1.408    
  -------------------------------------------------------------------
                         slack                                  8.779    

Slack (MET) :             9.050ns  (required time - arrival time)
  Source:                 top_bd_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_bd_clk_wiz_0_0  {rise@0.000ns fall@5.208ns period=10.417ns})
  Destination:            top_bd_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_top_bd_clk_wiz_0_0  {rise@0.000ns fall@2.193ns period=4.386ns})
  Path Group:             clk_out2_top_bd_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.417ns  (MaxDelay Path 10.417ns)
  Data Path Delay:        1.102ns  (logic 0.478ns (43.370%)  route 0.624ns (56.630%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.417ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y34                                      0.000     0.000 r  top_bd_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[9]/C
    SLICE_X12Y34         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  top_bd_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[9]/Q
                         net (fo=1, routed)           0.624     1.102    top_bd_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[9]
    SLICE_X13Y34         FDRE                                         r  top_bd_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.417    10.417    
    SLICE_X13Y34         FDRE (Setup_fdre_C_D)       -0.265    10.152    top_bd_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]
  -------------------------------------------------------------------
                         required time                         10.152    
                         arrival time                          -1.102    
  -------------------------------------------------------------------
                         slack                                  9.050    

Slack (MET) :             9.060ns  (required time - arrival time)
  Source:                 top_bd_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_bd_clk_wiz_0_0  {rise@0.000ns fall@5.208ns period=10.417ns})
  Destination:            top_bd_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_top_bd_clk_wiz_0_0  {rise@0.000ns fall@2.193ns period=4.386ns})
  Path Group:             clk_out2_top_bd_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.417ns  (MaxDelay Path 10.417ns)
  Data Path Delay:        1.091ns  (logic 0.478ns (43.811%)  route 0.613ns (56.189%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.417ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y34                                      0.000     0.000 r  top_bd_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X12Y34         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  top_bd_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.613     1.091    top_bd_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[5]
    SLICE_X13Y34         FDRE                                         r  top_bd_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.417    10.417    
    SLICE_X13Y34         FDRE (Setup_fdre_C_D)       -0.266    10.151    top_bd_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                         10.151    
                         arrival time                          -1.091    
  -------------------------------------------------------------------
                         slack                                  9.060    

Slack (MET) :             9.109ns  (required time - arrival time)
  Source:                 top_bd_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_bd_clk_wiz_0_0  {rise@0.000ns fall@5.208ns period=10.417ns})
  Destination:            top_bd_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_top_bd_clk_wiz_0_0  {rise@0.000ns fall@2.193ns period=4.386ns})
  Path Group:             clk_out2_top_bd_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.417ns  (MaxDelay Path 10.417ns)
  Data Path Delay:        1.040ns  (logic 0.419ns (40.290%)  route 0.621ns (59.710%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.417ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y40                                       0.000     0.000 r  top_bd_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
    SLICE_X3Y40          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  top_bd_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.621     1.040    top_bd_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[7]
    SLICE_X3Y42          FDRE                                         r  top_bd_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.417    10.417    
    SLICE_X3Y42          FDRE (Setup_fdre_C_D)       -0.268    10.149    top_bd_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                         10.149    
                         arrival time                          -1.040    
  -------------------------------------------------------------------
                         slack                                  9.109    

Slack (MET) :             9.119ns  (required time - arrival time)
  Source:                 top_bd_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_bd_clk_wiz_0_0  {rise@0.000ns fall@5.208ns period=10.417ns})
  Destination:            top_bd_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_top_bd_clk_wiz_0_0  {rise@0.000ns fall@2.193ns period=4.386ns})
  Path Group:             clk_out2_top_bd_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.417ns  (MaxDelay Path 10.417ns)
  Data Path Delay:        1.084ns  (logic 0.478ns (44.100%)  route 0.606ns (55.900%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.417ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y42                                       0.000     0.000 r  top_bd_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[9]/C
    SLICE_X2Y42          FDRE (Prop_fdre_C_Q)         0.478     0.478 r  top_bd_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[9]/Q
                         net (fo=1, routed)           0.606     1.084    top_bd_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[9]
    SLICE_X2Y43          FDRE                                         r  top_bd_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.417    10.417    
    SLICE_X2Y43          FDRE (Setup_fdre_C_D)       -0.214    10.203    top_bd_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]
  -------------------------------------------------------------------
                         required time                         10.203    
                         arrival time                          -1.084    
  -------------------------------------------------------------------
                         slack                                  9.119    

Slack (MET) :             9.135ns  (required time - arrival time)
  Source:                 top_bd_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_bd_clk_wiz_0_0  {rise@0.000ns fall@5.208ns period=10.417ns})
  Destination:            top_bd_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_top_bd_clk_wiz_0_0  {rise@0.000ns fall@2.193ns period=4.386ns})
  Path Group:             clk_out2_top_bd_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.417ns  (MaxDelay Path 10.417ns)
  Data Path Delay:        1.014ns  (logic 0.419ns (41.319%)  route 0.595ns (58.681%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.417ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y30                                       0.000     0.000 r  top_bd_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X9Y30          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  top_bd_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.595     1.014    top_bd_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[1]
    SLICE_X9Y31          FDRE                                         r  top_bd_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.417    10.417    
    SLICE_X9Y31          FDRE (Setup_fdre_C_D)       -0.268    10.149    top_bd_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                         10.149    
                         arrival time                          -1.014    
  -------------------------------------------------------------------
                         slack                                  9.135    

Slack (MET) :             9.136ns  (required time - arrival time)
  Source:                 top_bd_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_bd_clk_wiz_0_0  {rise@0.000ns fall@5.208ns period=10.417ns})
  Destination:            top_bd_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_top_bd_clk_wiz_0_0  {rise@0.000ns fall@2.193ns period=4.386ns})
  Path Group:             clk_out2_top_bd_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.417ns  (MaxDelay Path 10.417ns)
  Data Path Delay:        1.186ns  (logic 0.456ns (38.435%)  route 0.730ns (61.565%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.417ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y30                                       0.000     0.000 r  top_bd_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X9Y30          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  top_bd_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.730     1.186    top_bd_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[0]
    SLICE_X9Y31          FDRE                                         r  top_bd_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.417    10.417    
    SLICE_X9Y31          FDRE (Setup_fdre_C_D)       -0.095    10.322    top_bd_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                         10.322    
                         arrival time                          -1.186    
  -------------------------------------------------------------------
                         slack                                  9.136    

Slack (MET) :             9.147ns  (required time - arrival time)
  Source:                 top_bd_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_bd_clk_wiz_0_0  {rise@0.000ns fall@5.208ns period=10.417ns})
  Destination:            top_bd_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_top_bd_clk_wiz_0_0  {rise@0.000ns fall@2.193ns period=4.386ns})
  Path Group:             clk_out2_top_bd_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.417ns  (MaxDelay Path 10.417ns)
  Data Path Delay:        1.002ns  (logic 0.419ns (41.835%)  route 0.583ns (58.165%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.417ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y40                                       0.000     0.000 r  top_bd_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X3Y40          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  top_bd_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.583     1.002    top_bd_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[5]
    SLICE_X3Y43          FDRE                                         r  top_bd_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.417    10.417    
    SLICE_X3Y43          FDRE (Setup_fdre_C_D)       -0.268    10.149    top_bd_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                         10.149    
                         arrival time                          -1.002    
  -------------------------------------------------------------------
                         slack                                  9.147    

Slack (MET) :             9.222ns  (required time - arrival time)
  Source:                 top_bd_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_bd_clk_wiz_0_0  {rise@0.000ns fall@5.208ns period=10.417ns})
  Destination:            top_bd_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_top_bd_clk_wiz_0_0  {rise@0.000ns fall@2.193ns period=4.386ns})
  Path Group:             clk_out2_top_bd_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.417ns  (MaxDelay Path 10.417ns)
  Data Path Delay:        0.973ns  (logic 0.478ns (49.102%)  route 0.495ns (50.898%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.417ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y34                                      0.000     0.000 r  top_bd_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
    SLICE_X12Y34         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  top_bd_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.495     0.973    top_bd_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[7]
    SLICE_X12Y35         FDRE                                         r  top_bd_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.417    10.417    
    SLICE_X12Y35         FDRE (Setup_fdre_C_D)       -0.222    10.195    top_bd_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                         10.195    
                         arrival time                          -0.973    
  -------------------------------------------------------------------
                         slack                                  9.222    

Slack (MET) :             9.235ns  (required time - arrival time)
  Source:                 top_bd_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_bd_clk_wiz_0_0  {rise@0.000ns fall@5.208ns period=10.417ns})
  Destination:            top_bd_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_top_bd_clk_wiz_0_0  {rise@0.000ns fall@2.193ns period=4.386ns})
  Path Group:             clk_out2_top_bd_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.417ns  (MaxDelay Path 10.417ns)
  Data Path Delay:        1.087ns  (logic 0.518ns (47.646%)  route 0.569ns (52.354%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.417ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y42                                       0.000     0.000 r  top_bd_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[10]/C
    SLICE_X2Y42          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  top_bd_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[10]/Q
                         net (fo=1, routed)           0.569     1.087    top_bd_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[10]
    SLICE_X3Y42          FDRE                                         r  top_bd_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][10]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.417    10.417    
    SLICE_X3Y42          FDRE (Setup_fdre_C_D)       -0.095    10.322    top_bd_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][10]
  -------------------------------------------------------------------
                         required time                         10.322    
                         arrival time                          -1.087    
  -------------------------------------------------------------------
                         slack                                  9.235    





