
*** Running vivado
    with args -log mem_controller.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source mem_controller.tcl


****** Vivado v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source mem_controller.tcl -notrace
create_project: Time (s): cpu = 00:00:02 ; elapsed = 00:00:16 . Memory (MB): peak = 1534.332 ; gain = 2.023 ; free physical = 895 ; free virtual = 5086
Command: synth_design -top mem_controller -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 82396 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1888.277 ; gain = 151.609 ; free physical = 477 ; free virtual = 4688
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'mem_controller' [/ad/eng/users/w/k/wkrska/Documents/EC551/EC551_Project/frame_buffer/frame_buffer.srcs/sources_1/new/mem_controller.v:23]
INFO: [Synth 8-6157] synthesizing module 'partial_buffer' [/ad/eng/users/w/k/wkrska/Documents/EC551/EC551_Project/frame_buffer/frame_buffer.runs/synth_1/.Xil/Vivado-82235-eng-grid2/realtime/partial_buffer_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'partial_buffer' (1#1) [/ad/eng/users/w/k/wkrska/Documents/EC551/EC551_Project/frame_buffer/frame_buffer.runs/synth_1/.Xil/Vivado-82235-eng-grid2/realtime/partial_buffer_stub.v:6]
WARNING: [Synth 8-689] width (19) of port connection 'addra' does not match port width (13) of module 'partial_buffer' [/ad/eng/users/w/k/wkrska/Documents/EC551/EC551_Project/frame_buffer/frame_buffer.srcs/sources_1/new/mem_controller.v:63]
INFO: [Synth 8-6157] synthesizing module 'full_buffer' [/ad/eng/users/w/k/wkrska/Documents/EC551/EC551_Project/frame_buffer/frame_buffer.runs/synth_1/.Xil/Vivado-82235-eng-grid2/realtime/full_buffer_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'full_buffer' (2#1) [/ad/eng/users/w/k/wkrska/Documents/EC551/EC551_Project/frame_buffer/frame_buffer.runs/synth_1/.Xil/Vivado-82235-eng-grid2/realtime/full_buffer_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'mem_controller' (3#1) [/ad/eng/users/w/k/wkrska/Documents/EC551/EC551_Project/frame_buffer/frame_buffer.srcs/sources_1/new/mem_controller.v:23]
WARNING: [Synth 8-3331] design mem_controller has unconnected port waddr_alu[18]
WARNING: [Synth 8-3331] design mem_controller has unconnected port waddr_alu[17]
WARNING: [Synth 8-3331] design mem_controller has unconnected port waddr_alu[16]
WARNING: [Synth 8-3331] design mem_controller has unconnected port waddr_alu[15]
WARNING: [Synth 8-3331] design mem_controller has unconnected port waddr_alu[14]
WARNING: [Synth 8-3331] design mem_controller has unconnected port waddr_alu[13]
WARNING: [Synth 8-3331] design mem_controller has unconnected port waddr_alu[12]
WARNING: [Synth 8-3331] design mem_controller has unconnected port waddr_alu[11]
WARNING: [Synth 8-3331] design mem_controller has unconnected port waddr_alu[10]
WARNING: [Synth 8-3331] design mem_controller has unconnected port waddr_alu[9]
WARNING: [Synth 8-3331] design mem_controller has unconnected port waddr_alu[8]
WARNING: [Synth 8-3331] design mem_controller has unconnected port waddr_alu[7]
WARNING: [Synth 8-3331] design mem_controller has unconnected port waddr_alu[6]
WARNING: [Synth 8-3331] design mem_controller has unconnected port waddr_alu[5]
WARNING: [Synth 8-3331] design mem_controller has unconnected port waddr_alu[4]
WARNING: [Synth 8-3331] design mem_controller has unconnected port waddr_alu[3]
WARNING: [Synth 8-3331] design mem_controller has unconnected port waddr_alu[2]
WARNING: [Synth 8-3331] design mem_controller has unconnected port waddr_alu[1]
WARNING: [Synth 8-3331] design mem_controller has unconnected port waddr_alu[0]
WARNING: [Synth 8-3331] design mem_controller has unconnected port wdata_alu[11]
WARNING: [Synth 8-3331] design mem_controller has unconnected port wdata_alu[10]
WARNING: [Synth 8-3331] design mem_controller has unconnected port wdata_alu[9]
WARNING: [Synth 8-3331] design mem_controller has unconnected port wdata_alu[8]
WARNING: [Synth 8-3331] design mem_controller has unconnected port wdata_alu[7]
WARNING: [Synth 8-3331] design mem_controller has unconnected port wdata_alu[6]
WARNING: [Synth 8-3331] design mem_controller has unconnected port wdata_alu[5]
WARNING: [Synth 8-3331] design mem_controller has unconnected port wdata_alu[4]
WARNING: [Synth 8-3331] design mem_controller has unconnected port wdata_alu[3]
WARNING: [Synth 8-3331] design mem_controller has unconnected port wdata_alu[2]
WARNING: [Synth 8-3331] design mem_controller has unconnected port wdata_alu[1]
WARNING: [Synth 8-3331] design mem_controller has unconnected port wdata_alu[0]
WARNING: [Synth 8-3331] design mem_controller has unconnected port wen_alu
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 1945.008 ; gain = 208.340 ; free physical = 502 ; free virtual = 4713
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 1947.969 ; gain = 211.301 ; free physical = 500 ; free virtual = 4712
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 1947.969 ; gain = 211.301 ; free physical = 500 ; free virtual = 4712
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/ad/eng/users/w/k/wkrska/Documents/EC551/EC551_Project/frame_buffer/frame_buffer.srcs/sources_1/ip/full_buffer/full_buffer/full_buffer_in_context.xdc] for cell 'fbuff'
Finished Parsing XDC File [/ad/eng/users/w/k/wkrska/Documents/EC551/EC551_Project/frame_buffer/frame_buffer.srcs/sources_1/ip/full_buffer/full_buffer/full_buffer_in_context.xdc] for cell 'fbuff'
Parsing XDC File [/ad/eng/users/w/k/wkrska/Documents/EC551/EC551_Project/frame_buffer/frame_buffer.srcs/sources_1/ip/partial_buffer_1/partial_buffer/partial_buffer_in_context.xdc] for cell 'pbuff'
Finished Parsing XDC File [/ad/eng/users/w/k/wkrska/Documents/EC551/EC551_Project/frame_buffer/frame_buffer.srcs/sources_1/ip/partial_buffer_1/partial_buffer/partial_buffer_in_context.xdc] for cell 'pbuff'
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2061.738 ; gain = 0.000 ; free physical = 414 ; free virtual = 4625
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2061.738 ; gain = 0.000 ; free physical = 414 ; free virtual = 4625
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:08 ; elapsed = 00:00:17 . Memory (MB): peak = 2061.738 ; gain = 325.070 ; free physical = 478 ; free virtual = 4689
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:08 ; elapsed = 00:00:17 . Memory (MB): peak = 2061.738 ; gain = 325.070 ; free physical = 478 ; free virtual = 4689
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for fbuff. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for pbuff. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:08 ; elapsed = 00:00:17 . Memory (MB): peak = 2061.738 ; gain = 325.070 ; free physical = 478 ; free virtual = 4690
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'st_c_reg' in module 'mem_controller'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE0 |                             0001 |                               00
                 iSTATE1 |                             0010 |                               01
                 iSTATE2 |                             0100 |                               10
                  iSTATE |                             1000 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'st_c_reg' using encoding 'one-hot' in module 'mem_controller'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:18 . Memory (MB): peak = 2061.742 ; gain = 325.074 ; free physical = 470 ; free virtual = 4682
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     19 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input     10 Bit        Muxes := 1     
	   4 Input      9 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module mem_controller 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     19 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input     10 Bit        Muxes := 1     
	   4 Input      9 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3331] design mem_controller has unconnected port waddr_alu[18]
WARNING: [Synth 8-3331] design mem_controller has unconnected port waddr_alu[17]
WARNING: [Synth 8-3331] design mem_controller has unconnected port waddr_alu[16]
WARNING: [Synth 8-3331] design mem_controller has unconnected port waddr_alu[15]
WARNING: [Synth 8-3331] design mem_controller has unconnected port waddr_alu[14]
WARNING: [Synth 8-3331] design mem_controller has unconnected port waddr_alu[13]
WARNING: [Synth 8-3331] design mem_controller has unconnected port waddr_alu[12]
WARNING: [Synth 8-3331] design mem_controller has unconnected port waddr_alu[11]
WARNING: [Synth 8-3331] design mem_controller has unconnected port waddr_alu[10]
WARNING: [Synth 8-3331] design mem_controller has unconnected port waddr_alu[9]
WARNING: [Synth 8-3331] design mem_controller has unconnected port waddr_alu[8]
WARNING: [Synth 8-3331] design mem_controller has unconnected port waddr_alu[7]
WARNING: [Synth 8-3331] design mem_controller has unconnected port waddr_alu[6]
WARNING: [Synth 8-3331] design mem_controller has unconnected port waddr_alu[5]
WARNING: [Synth 8-3331] design mem_controller has unconnected port waddr_alu[4]
WARNING: [Synth 8-3331] design mem_controller has unconnected port waddr_alu[3]
WARNING: [Synth 8-3331] design mem_controller has unconnected port waddr_alu[2]
WARNING: [Synth 8-3331] design mem_controller has unconnected port waddr_alu[1]
WARNING: [Synth 8-3331] design mem_controller has unconnected port waddr_alu[0]
WARNING: [Synth 8-3331] design mem_controller has unconnected port wdata_alu[11]
WARNING: [Synth 8-3331] design mem_controller has unconnected port wdata_alu[10]
WARNING: [Synth 8-3331] design mem_controller has unconnected port wdata_alu[9]
WARNING: [Synth 8-3331] design mem_controller has unconnected port wdata_alu[8]
WARNING: [Synth 8-3331] design mem_controller has unconnected port wdata_alu[7]
WARNING: [Synth 8-3331] design mem_controller has unconnected port wdata_alu[6]
WARNING: [Synth 8-3331] design mem_controller has unconnected port wdata_alu[5]
WARNING: [Synth 8-3331] design mem_controller has unconnected port wdata_alu[4]
WARNING: [Synth 8-3331] design mem_controller has unconnected port wdata_alu[3]
WARNING: [Synth 8-3331] design mem_controller has unconnected port wdata_alu[2]
WARNING: [Synth 8-3331] design mem_controller has unconnected port wdata_alu[1]
WARNING: [Synth 8-3331] design mem_controller has unconnected port wdata_alu[0]
WARNING: [Synth 8-3331] design mem_controller has unconnected port wen_alu
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:19 . Memory (MB): peak = 2061.742 ; gain = 325.074 ; free physical = 457 ; free virtual = 4672
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:23 . Memory (MB): peak = 2061.742 ; gain = 325.074 ; free physical = 338 ; free virtual = 4553
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:23 . Memory (MB): peak = 2061.742 ; gain = 325.074 ; free physical = 338 ; free virtual = 4553
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:14 ; elapsed = 00:00:24 . Memory (MB): peak = 2061.742 ; gain = 325.074 ; free physical = 337 ; free virtual = 4552
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:15 ; elapsed = 00:00:25 . Memory (MB): peak = 2064.699 ; gain = 328.031 ; free physical = 337 ; free virtual = 4552
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:15 ; elapsed = 00:00:25 . Memory (MB): peak = 2064.699 ; gain = 328.031 ; free physical = 337 ; free virtual = 4552
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:15 ; elapsed = 00:00:25 . Memory (MB): peak = 2064.699 ; gain = 328.031 ; free physical = 337 ; free virtual = 4552
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:15 ; elapsed = 00:00:25 . Memory (MB): peak = 2064.699 ; gain = 328.031 ; free physical = 337 ; free virtual = 4552
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:15 ; elapsed = 00:00:25 . Memory (MB): peak = 2064.699 ; gain = 328.031 ; free physical = 337 ; free virtual = 4552
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:15 ; elapsed = 00:00:25 . Memory (MB): peak = 2064.699 ; gain = 328.031 ; free physical = 337 ; free virtual = 4552
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+---------------+----------+
|      |BlackBox name  |Instances |
+------+---------------+----------+
|1     |partial_buffer |         1|
|2     |full_buffer    |         1|
+------+---------------+----------+

Report Cell Usage: 
+------+---------------+------+
|      |Cell           |Count |
+------+---------------+------+
|1     |full_buffer    |     1|
|2     |partial_buffer |     1|
|3     |BUFG           |     1|
|4     |CARRY4         |     4|
|5     |LUT1           |     1|
|6     |LUT2           |     9|
|7     |LUT3           |    10|
|8     |LUT4           |    10|
|9     |LUT5           |    10|
|10    |LUT6           |     9|
|11    |FDRE           |    39|
|12    |FDSE           |     1|
|13    |IBUF           |    45|
|14    |OBUF           |    24|
+------+---------------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |   199|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:15 ; elapsed = 00:00:25 . Memory (MB): peak = 2064.699 ; gain = 328.031 ; free physical = 337 ; free virtual = 4552
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 32 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:14 ; elapsed = 00:00:23 . Memory (MB): peak = 2064.699 ; gain = 214.262 ; free physical = 391 ; free virtual = 4606
Synthesis Optimization Complete : Time (s): cpu = 00:00:15 ; elapsed = 00:00:25 . Memory (MB): peak = 2064.703 ; gain = 328.031 ; free physical = 405 ; free virtual = 4620
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 4 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2076.605 ; gain = 0.000 ; free physical = 337 ; free virtual = 4553
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
19 Infos, 65 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:35 . Memory (MB): peak = 2076.605 ; gain = 542.273 ; free physical = 436 ; free virtual = 4653
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2076.605 ; gain = 0.000 ; free physical = 436 ; free virtual = 4653
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/ad/eng/users/w/k/wkrska/Documents/EC551/EC551_Project/frame_buffer/frame_buffer.runs/synth_1/mem_controller.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file mem_controller_utilization_synth.rpt -pb mem_controller_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Nov  1 01:35:20 2022...
