INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/coope/Documents/MSU-ECE-DSD/lab3/project_2/project_2.gen/sources_1/ip/ip_addsub/sim/ip_addsub.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ip_addsub'
