{"sha": "676d626b0c7d19c7a27c10634ecd916352ec581c", "node_id": "MDY6Q29tbWl0MTM2NTMxMDA6Njc2ZDYyNmIwYzdkMTljN2EyN2MxMDYzNGVjZDkxNjM1MmVjNTgxYw==", "commit": {"author": {"name": "Carl Love", "email": "cel@us.ibm.com", "date": "2018-01-29T16:59:06Z"}, "committer": {"name": "Carl Love", "email": "carll@gcc.gnu.org", "date": "2018-01-29T16:59:06Z"}, "message": "extend.tex: Fix typo in second arg in __builtin_bcdadd_{lt|eq|gt|ov}...\n\ngcc/ChangeLog:\n\n2018-01-22 Carl Love <cel@us.ibm.com>\n\n\t* doc/extend.tex: Fix typo in second arg in\n\t__builtin_bcdadd_{lt|eq|gt|ov}, and __builtin_bcdsub_{lt|eq|gt|ov}.\n\nFrom-SVN: r257156", "tree": {"sha": "114290b9fe107277e6f330d00361b7324de834dd", "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/trees/114290b9fe107277e6f330d00361b7324de834dd"}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/commits/676d626b0c7d19c7a27c10634ecd916352ec581c", "comment_count": 0, "verification": {"verified": false, "reason": "unsigned", "signature": null, "payload": null}}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/676d626b0c7d19c7a27c10634ecd916352ec581c", "html_url": "https://github.com/Rust-GCC/gccrs/commit/676d626b0c7d19c7a27c10634ecd916352ec581c", "comments_url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/676d626b0c7d19c7a27c10634ecd916352ec581c/comments", "author": {"login": "carlelove", "id": 86435705, "node_id": "MDQ6VXNlcjg2NDM1NzA1", "avatar_url": "https://avatars.githubusercontent.com/u/86435705?v=4", "gravatar_id": "", "url": "https://api.github.com/users/carlelove", "html_url": "https://github.com/carlelove", "followers_url": "https://api.github.com/users/carlelove/followers", "following_url": "https://api.github.com/users/carlelove/following{/other_user}", "gists_url": "https://api.github.com/users/carlelove/gists{/gist_id}", "starred_url": "https://api.github.com/users/carlelove/starred{/owner}{/repo}", "subscriptions_url": "https://api.github.com/users/carlelove/subscriptions", "organizations_url": "https://api.github.com/users/carlelove/orgs", "repos_url": "https://api.github.com/users/carlelove/repos", "events_url": "https://api.github.com/users/carlelove/events{/privacy}", "received_events_url": "https://api.github.com/users/carlelove/received_events", "type": "User", "site_admin": false}, "committer": null, "parents": [{"sha": "82be290b3b9450897c1f328f07ffa71839f4582c", "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/82be290b3b9450897c1f328f07ffa71839f4582c", "html_url": "https://github.com/Rust-GCC/gccrs/commit/82be290b3b9450897c1f328f07ffa71839f4582c"}], "stats": {"total": 25, "additions": 15, "deletions": 10}, "files": [{"sha": "a838edc448aae02522628ef4eac89cf304856606", "filename": "gcc/ChangeLog", "status": "modified", "additions": 5, "deletions": 0, "changes": 5, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/676d626b0c7d19c7a27c10634ecd916352ec581c/gcc%2FChangeLog", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/676d626b0c7d19c7a27c10634ecd916352ec581c/gcc%2FChangeLog", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2FChangeLog?ref=676d626b0c7d19c7a27c10634ecd916352ec581c", "patch": "@@ -1,3 +1,8 @@\n+2018-01-22 Carl Love <cel@us.ibm.com>\n+\n+\t* doc/extend.tex: Fix typo in second arg in\n+\t__builtin_bcdadd_{lt|eq|gt|ov} and __builtin_bcdsub_{lt|eq|gt|ov}.\n+\n 2018-01-29  Richard Biener  <rguenther@suse.de>\n \n \tPR tree-optimization/84086"}, {"sha": "5f4e8bbc1856f5f1269724e2caf69d67d34549bc", "filename": "gcc/doc/extend.texi", "status": "modified", "additions": 10, "deletions": 10, "changes": 20, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/676d626b0c7d19c7a27c10634ecd916352ec581c/gcc%2Fdoc%2Fextend.texi", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/676d626b0c7d19c7a27c10634ecd916352ec581c/gcc%2Fdoc%2Fextend.texi", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fdoc%2Fextend.texi?ref=676d626b0c7d19c7a27c10634ecd916352ec581c", "patch": "@@ -18970,16 +18970,16 @@ vector __uint128_t vec_vsubcuq (vector __uint128_t, vector __uint128_t);\n __int128_t vec_vsubuqm (__int128_t, __int128_t);\n __uint128_t vec_vsubuqm (__uint128_t, __uint128_t);\n \n-vector __int128_t __builtin_bcdadd (vector __int128_t, vector__int128_t);\n-int __builtin_bcdadd_lt (vector __int128_t, vector__int128_t);\n-int __builtin_bcdadd_eq (vector __int128_t, vector__int128_t);\n-int __builtin_bcdadd_gt (vector __int128_t, vector__int128_t);\n-int __builtin_bcdadd_ov (vector __int128_t, vector__int128_t);\n-vector __int128_t bcdsub (vector __int128_t, vector__int128_t);\n-int __builtin_bcdsub_lt (vector __int128_t, vector__int128_t);\n-int __builtin_bcdsub_eq (vector __int128_t, vector__int128_t);\n-int __builtin_bcdsub_gt (vector __int128_t, vector__int128_t);\n-int __builtin_bcdsub_ov (vector __int128_t, vector__int128_t);\n+vector __int128_t __builtin_bcdadd (vector __int128_t, vector __int128_t);\n+int __builtin_bcdadd_lt (vector __int128_t, vector __int128_t);\n+int __builtin_bcdadd_eq (vector __int128_t, vector __int128_t);\n+int __builtin_bcdadd_gt (vector __int128_t, vector __int128_t);\n+int __builtin_bcdadd_ov (vector __int128_t, vector __int128_t);\n+vector __int128_t bcdsub (vector __int128_t, vector __int128_t);\n+int __builtin_bcdsub_lt (vector __int128_t, vector __int128_t);\n+int __builtin_bcdsub_eq (vector __int128_t, vector __int128_t);\n+int __builtin_bcdsub_gt (vector __int128_t, vector __int128_t);\n+int __builtin_bcdsub_ov (vector __int128_t, vector __int128_t);\n @end smallexample\n \n If the ISA 3.0 instruction set additions (@option{-mcpu=power9})"}]}