#-----------------------------------------------------------
# Vivado v2015.1 (64-bit)
# SW Build 1215546 on Mon Apr 27 19:22:08 MDT 2015
# IP Build 1209967 on Tue Apr 21 11:39:20 MDT 2015
# Start of session at: Sun Sep 20 22:52:33 2015
# Process ID: 7072
# Log file: E:/Ubuntu_source_code_data/ECE_527_MP/mp2/test_oled_ip/test_oled_ip.runs/impl_1/test_led_ip.vdi
# Journal file: E:/Ubuntu_source_code_data/ECE_527_MP/mp2/test_oled_ip/test_oled_ip.runs/impl_1\vivado.jou
#-----------------------------------------------------------
source test_led_ip.tcl -notrace
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Netlist 29-17] Analyzing 29 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2015.1
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [E:/Ubuntu_source_code_data/ECE_527_MP/mp2/test_oled_ip/test_oled_ip.srcs/constrs_1/new/test_oled_ip_const.xdc]
Finished Parsing XDC File [E:/Ubuntu_source_code_data/ECE_527_MP/mp2/test_oled_ip/test_oled_ip.srcs/constrs_1/new/test_oled_ip_const.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

link_design: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 480.270 ; gain = 281.777
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.315 . Memory (MB): peak = 484.848 ; gain = 1.719
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 1 inverter(s) to 9 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 13a4b303f

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.136 . Memory (MB): peak = 964.352 ; gain = 0.000

Phase 2 Constant Propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-10] Eliminated 705 cells.
Phase 2 Constant Propagation | Checksum: 1c4e06a47

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.487 . Memory (MB): peak = 964.352 ; gain = 0.000

Phase 3 Sweep
INFO: [Opt 31-12] Eliminated 931 unconnected nets.
INFO: [Opt 31-11] Eliminated 697 unconnected cells.
Phase 3 Sweep | Checksum: 1305a8ec4

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.823 . Memory (MB): peak = 964.352 ; gain = 0.000

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 964.352 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 1305a8ec4

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.832 . Memory (MB): peak = 964.352 ; gain = 0.000
Implement Debug Cores | Checksum: 20720ba37
Logic Optimization | Checksum: 20720ba37

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 3.13 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 1 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 2
Ending PowerOpt Patch Enables Task | Checksum: 1305a8ec4

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 965.313 ; gain = 0.000
Ending Power Optimization Task | Checksum: 1305a8ec4

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.645 . Memory (MB): peak = 965.313 ; gain = 0.961
INFO: [Common 17-83] Releasing license: Implementation
24 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 965.313 ; gain = 485.043
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.066 . Memory (MB): peak = 965.313 ; gain = 0.000
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file E:/Ubuntu_source_code_data/ECE_527_MP/mp2/test_oled_ip/test_oled_ip.runs/impl_1/test_led_ip_drc_opted.rpt.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Runtime Estimator
Phase 1 Placer Runtime Estimator | Checksum: 12d9ce685

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.034 . Memory (MB): peak = 965.313 ; gain = 0.000

Phase 2 Placer Initialization
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 965.313 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 965.313 ; gain = 0.000

Phase 2.1 IO Placement/ Clock Placement/ Build Placer Device

Phase 2.1.1 Pre-Place Cells
Phase 2.1.1 Pre-Place Cells | Checksum: caf7f840

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.063 . Memory (MB): peak = 965.313 ; gain = 0.000
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 2.1.2 IO & Clk Clean Up
Phase 2.1.2 IO & Clk Clean Up | Checksum: caf7f840

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.736 . Memory (MB): peak = 991.254 ; gain = 25.941

Phase 2.1.3 Implementation Feasibility check On IDelay
Phase 2.1.3 Implementation Feasibility check On IDelay | Checksum: caf7f840

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.746 . Memory (MB): peak = 991.254 ; gain = 25.941

Phase 2.1.4 Commit IO Placement
Phase 2.1.4 Commit IO Placement | Checksum: 16e642de

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.746 . Memory (MB): peak = 991.254 ; gain = 25.941
Phase 2.1 IO Placement/ Clock Placement/ Build Placer Device | Checksum: bf93fb3d

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.746 . Memory (MB): peak = 991.254 ; gain = 25.941

Phase 2.2 Build Placer Netlist Model

Phase 2.2.1 Place Init Design

Phase 2.2.1.1 Init Lut Pin Assignment
Phase 2.2.1.1 Init Lut Pin Assignment | Checksum: 1922cdb4c

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.856 . Memory (MB): peak = 991.254 ; gain = 25.941
Phase 2.2.1 Place Init Design | Checksum: e4c8c6f2

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 991.254 ; gain = 25.941
Phase 2.2 Build Placer Netlist Model | Checksum: e4c8c6f2

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 991.254 ; gain = 25.941

Phase 2.3 Constrain Clocks/Macros

Phase 2.3.1 Constrain Global/Regional Clocks
Phase 2.3.1 Constrain Global/Regional Clocks | Checksum: e4c8c6f2

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 991.254 ; gain = 25.941
Phase 2.3 Constrain Clocks/Macros | Checksum: e4c8c6f2

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 991.254 ; gain = 25.941
Phase 2 Placer Initialization | Checksum: e4c8c6f2

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 991.254 ; gain = 25.941

Phase 3 Global Placement
Phase 3 Global Placement | Checksum: 1a3b88d8e

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 991.254 ; gain = 25.941

Phase 4 Detail Placement

Phase 4.1 Commit Multi Column Macros
Phase 4.1 Commit Multi Column Macros | Checksum: 1a3b88d8e

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 991.254 ; gain = 25.941

Phase 4.2 Commit Most Macros & LUTRAMs
Phase 4.2 Commit Most Macros & LUTRAMs | Checksum: 28ccc5555

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 991.254 ; gain = 25.941

Phase 4.3 Area Swap Optimization
Phase 4.3 Area Swap Optimization | Checksum: 1cc934ef3

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 991.254 ; gain = 25.941

Phase 4.4 updateClock Trees: DP
Phase 4.4 updateClock Trees: DP | Checksum: 1cc934ef3

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 991.254 ; gain = 25.941

Phase 4.5 Timing Path Optimizer
Phase 4.5 Timing Path Optimizer | Checksum: 22901232d

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 991.254 ; gain = 25.941

Phase 4.6 Small Shape Detail Placement

Phase 4.6.1 Commit Small Macros & Core Logic

Phase 4.6.1.1 setBudgets
Phase 4.6.1.1 setBudgets | Checksum: 276aea49a

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 991.254 ; gain = 25.941

Phase 4.6.1.2 Commit Slice Clusters
Phase 4.6.1.2 Commit Slice Clusters | Checksum: 216b89a44

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 991.254 ; gain = 25.941
Phase 4.6.1 Commit Small Macros & Core Logic | Checksum: 216b89a44

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 991.254 ; gain = 25.941

Phase 4.6.2 Clock Restriction Legalization for Leaf Columns
Phase 4.6.2 Clock Restriction Legalization for Leaf Columns | Checksum: 216b89a44

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 991.254 ; gain = 25.941

Phase 4.6.3 Clock Restriction Legalization for Non-Clock Pins
Phase 4.6.3 Clock Restriction Legalization for Non-Clock Pins | Checksum: 216b89a44

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 991.254 ; gain = 25.941
Phase 4.6 Small Shape Detail Placement | Checksum: 216b89a44

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 991.254 ; gain = 25.941

Phase 4.7 Re-assign LUT pins
Phase 4.7 Re-assign LUT pins | Checksum: 216b89a44

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 991.254 ; gain = 25.941
Phase 4 Detail Placement | Checksum: 216b89a44

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 991.254 ; gain = 25.941

Phase 5 Post Placement Optimization and Clean-Up

Phase 5.1 PCOPT Shape updates
Phase 5.1 PCOPT Shape updates | Checksum: 19b87d5cd

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 991.254 ; gain = 25.941

Phase 5.2 Post Commit Optimization

Phase 5.2.1 updateClock Trees: PCOPT
Phase 5.2.1 updateClock Trees: PCOPT | Checksum: 19b87d5cd

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 991.254 ; gain = 25.941

Phase 5.2.2 Post Placement Optimization

Phase 5.2.2.1 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=1.067. For the most accurate timing information please run report_timing.
Phase 5.2.2.1 Post Placement Timing Optimization | Checksum: 196e6512c

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 991.254 ; gain = 25.941
Phase 5.2.2 Post Placement Optimization | Checksum: 196e6512c

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 991.254 ; gain = 25.941
Phase 5.2 Post Commit Optimization | Checksum: 196e6512c

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 991.254 ; gain = 25.941

Phase 5.3 Sweep Clock Roots: Post-Placement
Phase 5.3 Sweep Clock Roots: Post-Placement | Checksum: 196e6512c

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 991.254 ; gain = 25.941

Phase 5.4 Post Placement Cleanup
Phase 5.4 Post Placement Cleanup | Checksum: 196e6512c

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 991.254 ; gain = 25.941

Phase 5.5 Placer Reporting

Phase 5.5.1 Restore STA
Phase 5.5.1 Restore STA | Checksum: 196e6512c

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 991.254 ; gain = 25.941
Phase 5.5 Placer Reporting | Checksum: 196e6512c

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 991.254 ; gain = 25.941

Phase 5.6 Final Placement Cleanup
Phase 5.6 Final Placement Cleanup | Checksum: 1a6159446

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 991.254 ; gain = 25.941
Phase 5 Post Placement Optimization and Clean-Up | Checksum: 1a6159446

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 991.254 ; gain = 25.941
Ending Placer Task | Checksum: bff99719

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 991.254 ; gain = 25.941
INFO: [Common 17-83] Releasing license: Implementation
37 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 991.254 ; gain = 25.941
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.328 . Memory (MB): peak = 991.254 ; gain = 0.000
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.059 . Memory (MB): peak = 991.254 ; gain = 0.000
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.072 . Memory (MB): peak = 991.254 ; gain = 0.000
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 991.254 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: e53bac17

Time (s): cpu = 00:00:31 ; elapsed = 00:00:28 . Memory (MB): peak = 1080.652 ; gain = 89.398

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: e53bac17

Time (s): cpu = 00:00:31 ; elapsed = 00:00:28 . Memory (MB): peak = 1082.348 ; gain = 91.094

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: e53bac17

Time (s): cpu = 00:00:31 ; elapsed = 00:00:28 . Memory (MB): peak = 1090.652 ; gain = 99.398
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 2107f7519

Time (s): cpu = 00:00:32 ; elapsed = 00:00:28 . Memory (MB): peak = 1103.137 ; gain = 111.883
INFO: [Route 35-57] Estimated Timing Summary | WNS=1.170  | TNS=0.000  | WHS=-0.141 | THS=-6.722 |

Phase 2 Router Initialization | Checksum: 1e87a9444

Time (s): cpu = 00:00:33 ; elapsed = 00:00:28 . Memory (MB): peak = 1103.137 ; gain = 111.883

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1545b5f35

Time (s): cpu = 00:00:33 ; elapsed = 00:00:29 . Memory (MB): peak = 1103.137 ; gain = 111.883

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 540
 Number of Nodes with overlaps = 69
 Number of Nodes with overlaps = 13
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 0

Phase 4.1.1 Update Timing
Phase 4.1.1 Update Timing | Checksum: 192b721da

Time (s): cpu = 00:00:37 ; elapsed = 00:00:31 . Memory (MB): peak = 1103.137 ; gain = 111.883
INFO: [Route 35-57] Estimated Timing Summary | WNS=1.814  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1392dd6fb

Time (s): cpu = 00:00:37 ; elapsed = 00:00:31 . Memory (MB): peak = 1103.137 ; gain = 111.883
Phase 4 Rip-up And Reroute | Checksum: 1392dd6fb

Time (s): cpu = 00:00:37 ; elapsed = 00:00:31 . Memory (MB): peak = 1103.137 ; gain = 111.883

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 15a4ce341

Time (s): cpu = 00:00:37 ; elapsed = 00:00:31 . Memory (MB): peak = 1103.137 ; gain = 111.883
INFO: [Route 35-57] Estimated Timing Summary | WNS=1.930  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: 15a4ce341

Time (s): cpu = 00:00:37 ; elapsed = 00:00:31 . Memory (MB): peak = 1103.137 ; gain = 111.883

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 15a4ce341

Time (s): cpu = 00:00:37 ; elapsed = 00:00:31 . Memory (MB): peak = 1103.137 ; gain = 111.883
Phase 5 Delay and Skew Optimization | Checksum: 15a4ce341

Time (s): cpu = 00:00:37 ; elapsed = 00:00:31 . Memory (MB): peak = 1103.137 ; gain = 111.883

Phase 6 Post Hold Fix

Phase 6.1 Update Timing
Phase 6.1 Update Timing | Checksum: 16cf0abc6

Time (s): cpu = 00:00:37 ; elapsed = 00:00:31 . Memory (MB): peak = 1103.137 ; gain = 111.883
INFO: [Route 35-57] Estimated Timing Summary | WNS=1.930  | TNS=0.000  | WHS=0.107  | THS=0.000  |

Phase 6 Post Hold Fix | Checksum: 16cf0abc6

Time (s): cpu = 00:00:37 ; elapsed = 00:00:31 . Memory (MB): peak = 1103.137 ; gain = 111.883

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.56182 %
  Global Horizontal Routing Utilization  = 0.744675 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 126601959

Time (s): cpu = 00:00:37 ; elapsed = 00:00:31 . Memory (MB): peak = 1103.137 ; gain = 111.883

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 126601959

Time (s): cpu = 00:00:37 ; elapsed = 00:00:31 . Memory (MB): peak = 1103.137 ; gain = 111.883

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 108b6eeb6

Time (s): cpu = 00:00:37 ; elapsed = 00:00:31 . Memory (MB): peak = 1103.137 ; gain = 111.883

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=1.930  | TNS=0.000  | WHS=0.107  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 108b6eeb6

Time (s): cpu = 00:00:37 ; elapsed = 00:00:31 . Memory (MB): peak = 1103.137 ; gain = 111.883
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:37 ; elapsed = 00:00:31 . Memory (MB): peak = 1103.137 ; gain = 111.883

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
50 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:38 ; elapsed = 00:00:32 . Memory (MB): peak = 1103.137 ; gain = 111.883
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.378 . Memory (MB): peak = 1103.137 ; gain = 0.000
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file E:/Ubuntu_source_code_data/ECE_527_MP/mp2/test_oled_ip/test_oled_ip.runs/impl_1/test_led_ip_drc_routed.rpt.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command write_bitstream
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC 23-20] Rule violation (ZPS7-1) PS7 block required - The PS7 cell must be used in this Zynq design in order to enable correct default configuration.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./test_led_ip.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-118] WebTalk data collection is enabled (User setting is ON. Install Setting is ON.).
INFO: [Common 17-186] 'E:/Ubuntu_source_code_data/ECE_527_MP/mp2/test_oled_ip/test_oled_ip.runs/impl_1/usage_statistics_webtalk.xml' has been successfully sent to Xilinx on Sun Sep 20 22:54:10 2015. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2015.1/doc/webtalk_introduction.html.
INFO: [Common 17-83] Releasing license: Implementation
write_bitstream: Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 1437.922 ; gain = 325.645
INFO: [Common 17-206] Exiting Vivado at Sun Sep 20 22:54:10 2015...
