
---------- Begin Simulation Statistics ----------
final_tick                                77492158500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_mem_usage                               67409208                       # Number of bytes of host memory used
host_seconds                                   844.02                       # Real time elapsed on the host
host_tick_rate                               91813401                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_seconds                                  0.077492                       # Number of seconds simulated
sim_ticks                                 77492158500                       # Number of ticks simulated
system.cpu.cc_regfile_reads                  58069590                       # number of cc regfile reads
system.cpu.cc_regfile_writes                134631421                       # number of cc regfile writes
system.cpu.committedInsts::0                 99989770                       # Number of Instructions Simulated
system.cpu.committedInsts::1                100000001                       # Number of Instructions Simulated
system.cpu.committedInsts::total            199989771                       # Number of Instructions Simulated
system.cpu.committedOps::0                  165837253                       # Number of Ops (including micro ops) Simulated
system.cpu.committedOps::1                  165855450                       # Number of Ops (including micro ops) Simulated
system.cpu.committedOps::total              331692703                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi::0                            1.550002                       # CPI: Cycles Per Instruction
system.cpu.cpi::1                            1.549843                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.774961                       # CPI: Total CPI of All Threads
system.cpu.fp_regfile_reads                  84741650                       # number of floating regfile reads
system.cpu.fp_regfile_writes                 48210506                       # number of floating regfile writes
system.cpu.idleCycles                          126542                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                89742                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches::0               4854757                       # Number of branches executed
system.cpu.iew.exec_branches::1               4854678                       # Number of branches executed
system.cpu.iew.exec_branches::total           9709435                       # Number of branches executed
system.cpu.iew.exec_nop::0                          0                       # number of nop insts executed
system.cpu.iew.exec_nop::1                          0                       # number of nop insts executed
system.cpu.iew.exec_nop::total                      0                       # number of nop insts executed
system.cpu.iew.exec_rate                     2.150997                       # Inst execution rate
system.cpu.iew.exec_refs::0                  39293305                       # number of memory reference insts executed
system.cpu.iew.exec_refs::1                  39298476                       # number of memory reference insts executed
system.cpu.iew.exec_refs::total              78591781                       # number of memory reference insts executed
system.cpu.iew.exec_stores::0                 8312484                       # Number of stores executed
system.cpu.iew.exec_stores::1                 8313430                       # Number of stores executed
system.cpu.iew.exec_stores::total            16625914                       # Number of stores executed
system.cpu.iew.exec_swp::0                          0                       # number of swp insts executed
system.cpu.iew.exec_swp::1                          0                       # number of swp insts executed
system.cpu.iew.exec_swp::total                      0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                28718160                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts              62020190                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                533                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts                 0                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts             16723732                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts           334526061                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts::0           30980821                       # Number of load instructions executed
system.cpu.iew.iewExecLoadInsts::1           30985046                       # Number of load instructions executed
system.cpu.iew.iewExecLoadInsts::total       61965867                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             73422                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts             333370736                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                 463975                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents               1482019                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                  92178                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles               2295209                       # Number of cycles IEW is unblocking
system.cpu.iew.memOrderViolationEvents            354                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect        34757                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect          54985                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers::0              238818927                       # num instructions consuming a value
system.cpu.iew.wb_consumers::1              239019812                       # num instructions consuming a value
system.cpu.iew.wb_consumers::total          477838739                       # num instructions consuming a value
system.cpu.iew.wb_count::0                  166453365                       # cumulative count of insts written-back
system.cpu.iew.wb_count::1                  166470228                       # cumulative count of insts written-back
system.cpu.iew.wb_count::total              332923593                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout::0                  0.558205                       # average fanout of values written-back
system.cpu.iew.wb_fanout::1                  0.558478                       # average fanout of values written-back
system.cpu.iew.wb_fanout::total              0.558342                       # average fanout of values written-back
system.cpu.iew.wb_producers::0              133310008                       # num instructions producing a value
system.cpu.iew.wb_producers::1              133487326                       # num instructions producing a value
system.cpu.iew.wb_producers::total          266797334                       # num instructions producing a value
system.cpu.iew.wb_rate::0                    1.074001                       # insts written-back per cycle
system.cpu.iew.wb_rate::1                    1.074110                       # insts written-back per cycle
system.cpu.iew.wb_rate::total                2.148111                       # insts written-back per cycle
system.cpu.iew.wb_sent::0                   166482838                       # cumulative count of insts sent to commit
system.cpu.iew.wb_sent::1                   166500213                       # cumulative count of insts sent to commit
system.cpu.iew.wb_sent::total               332983051                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                560246396                       # number of integer regfile reads
system.cpu.int_regfile_writes               269412208                       # number of integer regfile writes
system.cpu.ipc::0                            0.645161                       # IPC: Instructions Per Cycle
system.cpu.ipc::1                            0.645227                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.290387                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass           1059663      0.63%      0.63% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu             102202922     61.20%     61.83% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult              6340877      3.80%     65.63% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                 97765      0.06%     65.69% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd             1447667      0.87%     66.56% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     66.56% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                  32      0.00%     66.56% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     66.56% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     66.56% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     66.56% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     66.56% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     66.56% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                 2773      0.00%     66.56% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     66.56% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu              2860640      1.71%     68.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                   54      0.00%     68.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                 6951      0.00%     68.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc             2868104      1.72%     69.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     69.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     69.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                956      0.00%     69.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     69.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     69.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     69.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd         4781701      2.86%     72.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     72.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     72.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt         2386377      1.43%     74.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv              17      0.00%     74.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     74.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult        3347368      2.00%     76.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     76.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     76.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     76.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     76.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     76.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     76.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     76.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     76.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     76.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     76.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     76.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     76.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     76.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     76.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     76.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     76.29% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead             25054800     15.00%     91.29% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             7613285      4.56%     95.85% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead         6149523      3.68%     99.53% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite         781089      0.47%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total              167002564                       # Type of FU issued
system.cpu.iq.FU_type_1::No_OpClass           1060095      0.63%      0.63% # Type of FU issued
system.cpu.iq.FU_type_1::IntAlu             102213446     61.20%     61.83% # Type of FU issued
system.cpu.iq.FU_type_1::IntMult              6342793      3.80%     65.63% # Type of FU issued
system.cpu.iq.FU_type_1::IntDiv                 97756      0.06%     65.69% # Type of FU issued
system.cpu.iq.FU_type_1::FloatAdd             1447682      0.87%     66.56% # Type of FU issued
system.cpu.iq.FU_type_1::FloatCmp                   0      0.00%     66.56% # Type of FU issued
system.cpu.iq.FU_type_1::FloatCvt                  32      0.00%     66.56% # Type of FU issued
system.cpu.iq.FU_type_1::FloatMult                  0      0.00%     66.56% # Type of FU issued
system.cpu.iq.FU_type_1::FloatMultAcc               0      0.00%     66.56% # Type of FU issued
system.cpu.iq.FU_type_1::FloatDiv                   0      0.00%     66.56% # Type of FU issued
system.cpu.iq.FU_type_1::FloatMisc                  0      0.00%     66.56% # Type of FU issued
system.cpu.iq.FU_type_1::FloatSqrt                  0      0.00%     66.56% # Type of FU issued
system.cpu.iq.FU_type_1::SimdAdd                 2795      0.00%     66.56% # Type of FU issued
system.cpu.iq.FU_type_1::SimdAddAcc                 0      0.00%     66.56% # Type of FU issued
system.cpu.iq.FU_type_1::SimdAlu              2860745      1.71%     68.27% # Type of FU issued
system.cpu.iq.FU_type_1::SimdCmp                   54      0.00%     68.27% # Type of FU issued
system.cpu.iq.FU_type_1::SimdCvt                 7006      0.00%     68.27% # Type of FU issued
system.cpu.iq.FU_type_1::SimdMisc             2868149      1.72%     69.99% # Type of FU issued
system.cpu.iq.FU_type_1::SimdMult                   0      0.00%     69.99% # Type of FU issued
system.cpu.iq.FU_type_1::SimdMultAcc                0      0.00%     69.99% # Type of FU issued
system.cpu.iq.FU_type_1::SimdShift                972      0.00%     69.99% # Type of FU issued
system.cpu.iq.FU_type_1::SimdShiftAcc               0      0.00%     69.99% # Type of FU issued
system.cpu.iq.FU_type_1::SimdDiv                    0      0.00%     69.99% # Type of FU issued
system.cpu.iq.FU_type_1::SimdSqrt                   0      0.00%     69.99% # Type of FU issued
system.cpu.iq.FU_type_1::SimdFloatAdd         4781715      2.86%     72.86% # Type of FU issued
system.cpu.iq.FU_type_1::SimdFloatAlu               0      0.00%     72.86% # Type of FU issued
system.cpu.iq.FU_type_1::SimdFloatCmp               0      0.00%     72.86% # Type of FU issued
system.cpu.iq.FU_type_1::SimdFloatCvt         2386381      1.43%     74.28% # Type of FU issued
system.cpu.iq.FU_type_1::SimdFloatDiv              17      0.00%     74.28% # Type of FU issued
system.cpu.iq.FU_type_1::SimdFloatMisc              0      0.00%     74.28% # Type of FU issued
system.cpu.iq.FU_type_1::SimdFloatMult        3347379      2.00%     76.29% # Type of FU issued
system.cpu.iq.FU_type_1::SimdFloatMultAcc            0      0.00%     76.29% # Type of FU issued
system.cpu.iq.FU_type_1::SimdFloatSqrt              0      0.00%     76.29% # Type of FU issued
system.cpu.iq.FU_type_1::SimdReduceAdd              0      0.00%     76.29% # Type of FU issued
system.cpu.iq.FU_type_1::SimdReduceAlu              0      0.00%     76.29% # Type of FU issued
system.cpu.iq.FU_type_1::SimdReduceCmp              0      0.00%     76.29% # Type of FU issued
system.cpu.iq.FU_type_1::SimdFloatReduceAdd            0      0.00%     76.29% # Type of FU issued
system.cpu.iq.FU_type_1::SimdFloatReduceCmp            0      0.00%     76.29% # Type of FU issued
system.cpu.iq.FU_type_1::SimdAes                    0      0.00%     76.29% # Type of FU issued
system.cpu.iq.FU_type_1::SimdAesMix                 0      0.00%     76.29% # Type of FU issued
system.cpu.iq.FU_type_1::SimdSha1Hash               0      0.00%     76.29% # Type of FU issued
system.cpu.iq.FU_type_1::SimdSha1Hash2              0      0.00%     76.29% # Type of FU issued
system.cpu.iq.FU_type_1::SimdSha256Hash             0      0.00%     76.29% # Type of FU issued
system.cpu.iq.FU_type_1::SimdSha256Hash2            0      0.00%     76.29% # Type of FU issued
system.cpu.iq.FU_type_1::SimdShaSigma2              0      0.00%     76.29% # Type of FU issued
system.cpu.iq.FU_type_1::SimdShaSigma3              0      0.00%     76.29% # Type of FU issued
system.cpu.iq.FU_type_1::SimdPredAlu                0      0.00%     76.29% # Type of FU issued
system.cpu.iq.FU_type_1::MemRead             25058342     15.00%     91.29% # Type of FU issued
system.cpu.iq.FU_type_1::MemWrite             7614398      4.56%     95.85% # Type of FU issued
system.cpu.iq.FU_type_1::FloatMemRead         6150182      3.68%     99.53% # Type of FU issued
system.cpu.iq.FU_type_1::FloatMemWrite         780983      0.47%    100.00% # Type of FU issued
system.cpu.iq.FU_type_1::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_1::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_1::total              167020922                       # Type of FU issued
system.cpu.iq.FU_type::total                334023486      0.00%      0.00% # Type of FU issued
system.cpu.iq.fp_alu_accesses               127368347                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads           180465463                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses     52473320                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes           52856553                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt::0                 97113202                       # FU busy when requested
system.cpu.iq.fu_busy_cnt::1                 97205424                       # FU busy when requested
system.cpu.iq.fu_busy_cnt::total            194318626                       # FU busy when requested
system.cpu.iq.fu_busy_rate::0                0.290738                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_busy_rate::1                0.291014                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_busy_rate::total            0.581751                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                89067895     45.84%     45.84% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                 312872      0.16%     46.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                  897881      0.46%     46.46% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd               9468331      4.87%     51.33% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     51.33% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                    30      0.00%     51.33% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     51.33% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     51.33% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     51.33% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     51.33% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     51.33% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                   4583      0.00%     51.33% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     51.33% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                4738134      2.44%     53.77% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                     75      0.00%     53.77% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                   8958      0.00%     53.78% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc               1932276      0.99%     54.77% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     54.77% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     54.77% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                 1639      0.00%     54.77% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     54.77% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     54.77% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     54.77% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd           9515527      4.90%     59.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     59.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     59.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt           4772398      2.46%     62.13% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                45      0.00%     62.13% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     62.13% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult          5730621      2.95%     65.07% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     65.07% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     65.07% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     65.07% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     65.07% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     65.07% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     65.07% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     65.07% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     65.07% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     65.07% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     65.07% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     65.07% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     65.07% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     65.07% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     65.07% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     65.07% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     65.07% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead               52443740     26.99%     92.06% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite              15423621      7.94%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses              592413247                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads         1030418508                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses    280450273                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes         284503100                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                  334524571                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                 334023486                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                1490                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined         2833238                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued            101364                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved            926                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined      4729831                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples     154857776                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         2.156969                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.668460                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0            30382054     19.62%     19.62% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1            28262622     18.25%     37.87% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2            35314427     22.80%     60.67% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3            30786276     19.88%     80.55% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4            16116019     10.41%     90.96% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5             8015139      5.18%     96.14% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6             4090933      2.64%     98.78% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7             1434635      0.93%     99.71% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8              455671      0.29%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total       154857776                       # Number of insts issued each cycle
system.cpu.iq.rate                           2.155208                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.memDep0.conflictingLoads            637520                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores              729                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads             31007954                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             8361208                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep1.conflictingLoads            678282                       # Number of conflicting loads.
system.cpu.memDep1.conflictingStores              731                       # Number of conflicting stores.
system.cpu.memDep1.insertedLoads             31012236                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep1.insertedStores             8362524                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads               106109812                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     36                       # number of misc regfile writes
system.cpu.numCycles                        154984318                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.timesIdled                            2344                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload0.numSyscalls                  121                       # Number of system calls
system.cpu.workload1.numSyscalls                  121                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       564013                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       1193987                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests           33                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       946941                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         1711                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1894555                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           1711                       # Total number of snoops made to the snoop filter.
sim_insts                                   199989771                       # Number of instructions simulated
sim_ops                                     331692703                       # Number of ops (including micro ops) simulated
host_inst_rate                                 236949                       # Simulator instruction rate (inst/s)
host_op_rate                                   392992                       # Simulator op (including micro ops) rate (op/s)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups                 9909247                       # Number of BP lookups
system.cpu.branchPred.condPredicted           6662414                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             96041                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              4492868                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 4461650                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.305165                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                 1078918                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                 15                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups         1060186                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits            1047866                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses            12320                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted         2109                       # Number of mispredicted indirect branches.
system.cpu.branchPred.power_state.pwrStateResidencyTicks::UNDEFINED  77492158500                       # Cumulative time (in ticks) in various power states
system.cpu.commit.commitSquashedInsts         2594386                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls             564                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts             85819                       # The number of times a branch was mispredicted
system.cpu.commit.numCommittedDist::samples    154846575                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::mean     2.142073                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::stdev     2.822218                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::0        71201994     45.98%     45.98% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::1        20893253     13.49%     59.48% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::2        14834491      9.58%     69.06% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::3        12671055      8.18%     77.24% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::4         3451079      2.23%     79.47% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::5         4838740      3.12%     82.59% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::6         3069033      1.98%     84.57% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::7         4390351      2.84%     87.41% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::8        19496579     12.59%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::total    154846575                       # Number of insts commited each cycle
system.cpu.commit.instsCommitted::0          99989770                       # Number of instructions committed
system.cpu.commit.instsCommitted::1         100000001                       # Number of instructions committed
system.cpu.commit.instsCommitted::total     199989771                       # Number of instructions committed
system.cpu.commit.opsCommitted::0           165837253                       # Number of ops (including micro ops) committed
system.cpu.commit.opsCommitted::1           165855450                       # Number of ops (including micro ops) committed
system.cpu.commit.opsCommitted::total       331692703                       # Number of ops (including micro ops) committed
system.cpu.commit.memRefs::0                 38919553                       # Number of memory references committed
system.cpu.commit.memRefs::1                 38924502                       # Number of memory references committed
system.cpu.commit.memRefs::total             77844055                       # Number of memory references committed
system.cpu.commit.loads::0                   30655791                       # Number of loads committed
system.cpu.commit.loads::1                   30659615                       # Number of loads committed
system.cpu.commit.loads::total               61315406                       # Number of loads committed
system.cpu.commit.amos::0                           0                       # Number of atomic instructions committed
system.cpu.commit.amos::1                           0                       # Number of atomic instructions committed
system.cpu.commit.amos::total                       0                       # Number of atomic instructions committed
system.cpu.commit.membars::0                      176                       # Number of memory barriers committed
system.cpu.commit.membars::1                      176                       # Number of memory barriers committed
system.cpu.commit.membars::total                  352                       # Number of memory barriers committed
system.cpu.commit.branches::0                 4825080                       # Number of branches committed
system.cpu.commit.branches::1                 4825261                       # Number of branches committed
system.cpu.commit.branches::total             9650341                       # Number of branches committed
system.cpu.commit.vector::0                         0                       # Number of committed Vector instructions.
system.cpu.commit.vector::1                         0                       # Number of committed Vector instructions.
system.cpu.commit.vector::total                     0                       # Number of committed Vector instructions.
system.cpu.commit.floating::0                26163603                       # Number of committed floating point instructions.
system.cpu.commit.floating::1                26163688                       # Number of committed floating point instructions.
system.cpu.commit.floating::total            52327291                       # Number of committed floating point instructions.
system.cpu.commit.integer::0                148050132                       # Number of committed integer instructions.
system.cpu.commit.integer::1                148068260                       # Number of committed integer instructions.
system.cpu.commit.integer::total            296118392                       # Number of committed integer instructions.
system.cpu.commit.functionCalls::0             531446                       # Number of function calls committed.
system.cpu.commit.functionCalls::1             531465                       # Number of function calls committed.
system.cpu.commit.functionCalls::total        1062911                       # Number of function calls committed.
system.cpu.commit.committedInstType_0::No_OpClass      1046469      0.63%      0.63% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntAlu    101751659     61.36%     61.99% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntMult      6339636      3.82%     65.81% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntDiv        97654      0.06%     65.87% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatAdd      1445119      0.87%     66.74% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     66.74% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCvt           32      0.00%     66.74% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     66.74% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     66.74% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     66.74% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     66.74% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     66.74% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAdd         2080      0.00%     66.74% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     66.74% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAlu      2855176      1.72%     68.46% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCmp           54      0.00%     68.46% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCvt         4942      0.00%     68.47% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMisc      2865167      1.73%     70.19% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     70.19% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     70.19% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShift          750      0.00%     70.19% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     70.19% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     70.19% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     70.19% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAdd      4779355      2.88%     73.08% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     73.08% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     73.08% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCvt      2384945      1.44%     74.51% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatDiv           15      0.00%     74.51% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     74.51% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMult      3344647      2.02%     76.53% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     76.53% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     76.53% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     76.53% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     76.53% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     76.53% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     76.53% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     76.53% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     76.53% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     76.53% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     76.53% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     76.53% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     76.53% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     76.53% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     76.53% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     76.53% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     76.53% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemRead     24764812     14.93%     91.46% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemWrite      7575520      4.57%     96.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemRead      5890979      3.55%     99.58% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemWrite       688242      0.42%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::total    165837253                       # Class of committed instruction
system.cpu.commit.committedInstType_1::No_OpClass      1046493      0.63%      0.63% # Class of committed instruction
system.cpu.commit.committedInstType_1::IntAlu    101762947     61.36%     61.99% # Class of committed instruction
system.cpu.commit.committedInstType_1::IntMult      6341527      3.82%     65.81% # Class of committed instruction
system.cpu.commit.committedInstType_1::IntDiv        97654      0.06%     65.87% # Class of committed instruction
system.cpu.commit.committedInstType_1::FloatAdd      1445129      0.87%     66.74% # Class of committed instruction
system.cpu.commit.committedInstType_1::FloatCmp            0      0.00%     66.74% # Class of committed instruction
system.cpu.commit.committedInstType_1::FloatCvt           32      0.00%     66.74% # Class of committed instruction
system.cpu.commit.committedInstType_1::FloatMult            0      0.00%     66.74% # Class of committed instruction
system.cpu.commit.committedInstType_1::FloatMultAcc            0      0.00%     66.74% # Class of committed instruction
system.cpu.commit.committedInstType_1::FloatDiv            0      0.00%     66.74% # Class of committed instruction
system.cpu.commit.committedInstType_1::FloatMisc            0      0.00%     66.74% # Class of committed instruction
system.cpu.commit.committedInstType_1::FloatSqrt            0      0.00%     66.74% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdAdd         2080      0.00%     66.74% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdAddAcc            0      0.00%     66.74% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdAlu      2855176      1.72%     68.46% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdCmp           54      0.00%     68.46% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdCvt         4942      0.00%     68.47% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdMisc      2865172      1.73%     70.19% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdMult            0      0.00%     70.19% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdMultAcc            0      0.00%     70.19% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdShift          750      0.00%     70.19% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdShiftAcc            0      0.00%     70.19% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdDiv            0      0.00%     70.19% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdSqrt            0      0.00%     70.19% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdFloatAdd      4779370      2.88%     73.08% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdFloatAlu            0      0.00%     73.08% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdFloatCmp            0      0.00%     73.08% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdFloatCvt      2384950      1.44%     74.51% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdFloatDiv           15      0.00%     74.51% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdFloatMisc            0      0.00%     74.51% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdFloatMult      3344657      2.02%     76.53% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdFloatMultAcc            0      0.00%     76.53% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdFloatSqrt            0      0.00%     76.53% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdReduceAdd            0      0.00%     76.53% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdReduceAlu            0      0.00%     76.53% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdReduceCmp            0      0.00%     76.53% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdFloatReduceAdd            0      0.00%     76.53% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdFloatReduceCmp            0      0.00%     76.53% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdAes            0      0.00%     76.53% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdAesMix            0      0.00%     76.53% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdSha1Hash            0      0.00%     76.53% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdSha1Hash2            0      0.00%     76.53% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdSha256Hash            0      0.00%     76.53% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdSha256Hash2            0      0.00%     76.53% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdShaSigma2            0      0.00%     76.53% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdShaSigma3            0      0.00%     76.53% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdPredAlu            0      0.00%     76.53% # Class of committed instruction
system.cpu.commit.committedInstType_1::MemRead     24768606     14.93%     91.46% # Class of committed instruction
system.cpu.commit.committedInstType_1::MemWrite      7576635      4.57%     96.03% # Class of committed instruction
system.cpu.commit.committedInstType_1::FloatMemRead      5891009      3.55%     99.59% # Class of committed instruction
system.cpu.commit.committedInstType_1::FloatMemWrite       688252      0.41%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_1::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_1::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_1::total    165855450                       # Class of committed instruction
system.cpu.commit.committedInstType::total    331692703      0.00%      0.00% # Class of committed instruction
system.cpu.commit.commitEligibleSamples      19496579                       # number cycles where commit BW limit reached
system.cpu.dcache.demand_hits::.cpu.data     72732070                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         72732070                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     72732070                       # number of overall hits
system.cpu.dcache.overall_hits::total        72732070                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      1807416                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        1807416                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      1807416                       # number of overall misses
system.cpu.dcache.overall_misses::total       1807416                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data 103444987678                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 103444987678                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data 103444987678                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 103444987678                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     74539486                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     74539486                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     74539486                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     74539486                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.024248                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.024248                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.024248                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.024248                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 57233.635023                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 57233.635023                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 57233.635023                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 57233.635023                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            6                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets      3198897                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 3                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets           41447                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs            2                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    77.180423                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       937683                       # number of writebacks
system.cpu.dcache.writebacks::total            937683                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data       869570                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       869570                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data       869570                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       869570                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       937846                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       937846                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       937846                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       937846                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  49372951678                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  49372951678                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  49372951678                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  49372951678                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.012582                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.012582                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.012582                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.012582                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 52645.052256                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 52645.052256                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 52645.052256                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 52645.052256                       # average overall mshr miss latency
system.cpu.dcache.replacements                  13136                       # number of replacements
system.cpu.dcache.expired                      924547                       # dead blocks evicted
system.cpu.dcache.ReadReq_hits::.cpu.data     56543469                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        56543469                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data      1467284                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       1467284                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  78804510000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  78804510000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     58010753                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     58010753                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.025293                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.025293                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 53707.741651                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 53707.741651                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data       869538                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       869538                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       597746                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       597746                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  25073658500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  25073658500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.010304                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.010304                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 41947.011774                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 41947.011774                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     16188601                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       16188601                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       340132                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       340132                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  24640477678                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  24640477678                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     16528733                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     16528733                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.020578                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.020578                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 72443.867904                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 72443.867904                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data           32                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           32                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       340100                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       340100                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  24299293178                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  24299293178                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.020576                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.020576                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 71447.495378                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 71447.495378                       # average WriteReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  77492158500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           136.101629                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            73669916                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            937846                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             78.552253                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            192500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   136.101629                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.265823                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.265823                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          163                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           77                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           59                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           11                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           16                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.318359                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         597253734                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        597253734                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  77492158500                       # Cumulative time (in ticks) in various power states
system.cpu.decode.idleCycles                 29624526                       # Number of cycles decode is idle
system.cpu.decode.blockedCycles             192199154                       # Number of cycles decode is blocked
system.cpu.decode.runCycles                  37576566                       # Number of cycles decode is running
system.cpu.decode.unblockCycles              50223128                       # Number of cycles decode is unblocking
system.cpu.decode.squashCycles                  92178                       # Number of cycles decode is squashing
system.cpu.decode.branchResolved              4435675                       # Number of times decode resolved a  branch
system.cpu.decode.branchMispred                 10762                       # Number of times decode detected a branch misprediction
system.cpu.decode.decodedInsts              335263775                       # Number of instructions handled by decode
system.cpu.decode.squashedInsts                454416                       # Number of squashed instructions handled by decode
system.cpu.dtb.rdAccesses                    61677574                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                    16641061                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                        423903                       # TLB misses on read requests
system.cpu.dtb.wrMisses                        156478                       # TLB misses on write requests
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  77492158500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.expired                 0                       # dead blocks evicted
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  77492158500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  77492158500                       # Cumulative time (in ticks) in various power states
system.cpu.fetch.icacheStallCycles              89058                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.insts                      203226607                       # Number of instructions fetch has processed
system.cpu.fetch.branches                     9909247                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches            6588434                       # Number of branches that fetch has predicted taken
system.cpu.fetch.cycles                     154456677                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.squashCycles                  102774                       # Number of cycles fetch has spent squashing
system.cpu.fetch.tlbCycles                       1971                       # Number of cycles fetch has spent waiting for tlb
system.cpu.fetch.miscStallCycles                   39                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.cpu.fetch.cacheLines                  57383474                       # Number of cache lines fetched
system.cpu.fetch.icacheSquashes                  4949                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.tlbSquashes                     1072                       # Number of outstanding ITLB misses that were squashed
system.cpu.fetch.SMTDist::samples           154857776                       # Number of Cycles each Thread Fetched
system.cpu.fetch.SMTDist::mean               0.496997                       # Number of Cycles each Thread Fetched
system.cpu.fetch.SMTDist::stdev              0.503979                       # Number of Cycles each Thread Fetched
system.cpu.fetch.SMTDist::underflows                0      0.00%      0.00% # Number of Cycles each Thread Fetched
system.cpu.fetch.SMTDist::-1                   310031      0.20%      0.20% # Number of Cycles each Thread Fetched
system.cpu.fetch.SMTDist::0                  77273877     49.90%     50.10% # Number of Cycles each Thread Fetched
system.cpu.fetch.SMTDist::1                  77273868     49.90%    100.00% # Number of Cycles each Thread Fetched
system.cpu.fetch.SMTDist::2                         0      0.00%    100.00% # Number of Cycles each Thread Fetched
system.cpu.fetch.SMTDist::overflows                 0      0.00%    100.00% # Number of Cycles each Thread Fetched
system.cpu.fetch.SMTDist::min_value                -1                       # Number of Cycles each Thread Fetched
system.cpu.fetch.SMTDist::max_value                 1                       # Number of Cycles each Thread Fetched
system.cpu.fetch.SMTDist::total             154857776                       # Number of Cycles each Thread Fetched
system.cpu.fetch.nisnDist::samples          154857776                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::mean              2.181414                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::stdev             2.686545                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::0                 80532798     52.00%     52.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::1                  6778965      4.38%     56.38% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::2                  8522781      5.50%     61.89% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::3                  9128339      5.89%     67.78% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::4                  9317776      6.02%     73.80% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::5                 15350212      9.91%     83.71% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::6                 11387278      7.35%     91.06% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::7                  6463459      4.17%     95.24% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::8                  7376168      4.76%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::total            154857776                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.063937                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.311272                       # Number of inst fetches per cycle
system.cpu.icache.demand_hits::.cpu.inst     57371999                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         57371999                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     57371999                       # number of overall hits
system.cpu.icache.overall_hits::total        57371999                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        11472                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          11472                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        11472                       # number of overall misses
system.cpu.icache.overall_misses::total         11472                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    537772500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    537772500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    537772500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    537772500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     57383471                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     57383471                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     57383471                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     57383471                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000200                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000200                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000200                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000200                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 46876.961297                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 46876.961297                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 46876.961297                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 46876.961297                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets          179                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               7                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets    25.571429                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         9253                       # number of writebacks
system.cpu.icache.writebacks::total              9253                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst         1707                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total         1707                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst         1707                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total         1707                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst         9765                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         9765                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         9765                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         9765                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    460333000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    460333000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    460333000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    460333000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000170                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000170                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000170                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000170                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 47141.116231                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 47141.116231                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 47141.116231                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 47141.116231                       # average overall mshr miss latency
system.cpu.icache.replacements                   9253                       # number of replacements
system.cpu.icache.expired                           0                       # dead blocks evicted
system.cpu.icache.ReadReq_hits::.cpu.inst     57371999                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        57371999                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        11472                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         11472                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    537772500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    537772500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     57383471                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     57383471                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000200                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000200                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 46876.961297                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 46876.961297                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst         1707                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total         1707                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         9765                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         9765                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    460333000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    460333000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000170                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000170                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 47141.116231                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 47141.116231                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  77492158500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           511.917380                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            57381764                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              9765                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           5876.268715                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             91500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   511.917380                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.999839                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999839                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           80                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          432                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         459077533                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        459077533                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  77492158500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts0.clk_domain.clock          8000                       # Clock period in ticks
system.cpu.interrupts1.clk_domain.clock          8000                       # Clock period in ticks
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                    57384966                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                          2806                       # TLB misses on write requests
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  77492158500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.expired                 0                       # dead blocks evicted
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  77492158500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  77492158500                       # Cumulative time (in ticks) in various power states
system.cpu.lsq0.forwLoads                     1808343                       # Number of loads that had data forwarded from stores
system.cpu.lsq0.squashedLoads                  352151                       # Number of loads squashed
system.cpu.lsq0.ignoredResponses                   90                       # Number of memory responses ignored because the instruction is squashed
system.cpu.lsq0.memOrderViolation                 171                       # Number of memory ordering violations
system.cpu.lsq0.squashedStores                  97445                       # Number of stores squashed
system.cpu.lsq0.rescheduledLoads                14175                       # Number of loads that were rescheduled
system.cpu.lsq0.blockedByCache                  20622                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.lsq1.forwLoads                     1808852                       # Number of loads that had data forwarded from stores
system.cpu.lsq1.squashedLoads                  352609                       # Number of loads squashed
system.cpu.lsq1.ignoredResponses                   69                       # Number of memory responses ignored because the instruction is squashed
system.cpu.lsq1.memOrderViolation                 183                       # Number of memory ordering violations
system.cpu.lsq1.squashedStores                  97637                       # Number of stores squashed
system.cpu.lsq1.rescheduledLoads                14067                       # Number of loads that were rescheduled
system.cpu.lsq1.blockedByCache                  20414                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.power_state.pwrStateResidencyTicks::ON  77492158500                       # Cumulative time (in ticks) in various power states
system.cpu.rename.squashCycles                  92178                       # Number of cycles rename is squashing
system.cpu.rename.idleCycles                 58337896                       # Number of cycles rename is idle
system.cpu.rename.blockCycles                91946700                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           3283                       # count of cycles rename stalledfor serializing inst
system.cpu.rename.runCycles                  59238650                       # Number of cycles rename is running
system.cpu.rename.unblockCycles             100096845                       # Number of cycles rename is unblocking
system.cpu.rename.renamedInsts              334735699                       # Number of instructions processed by rename
system.cpu.rename.squashedInsts                216000                       # Number of squashed instructions processed by rename
system.cpu.rename.ROBFullEvents::0            2032666                       # Number of times rename has blocked due to ROB full
system.cpu.rename.ROBFullEvents::1            2455760                       # Number of times rename has blocked due to ROB full
system.cpu.rename.ROBFullEvents::total        4488426                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents::0            16770732                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IQFullEvents::1            16619849                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IQFullEvents::total        33390581                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents::0               10328                       # Number of times rename has blocked due to LQ full
system.cpu.rename.LQFullEvents::1               11997                       # Number of times rename has blocked due to LQ full
system.cpu.rename.LQFullEvents::total           22325                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents::0            17828357                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SQFullEvents::1            17721996                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SQFullEvents::total        35550353                       # Number of times rename has blocked due to SQ full
system.cpu.rename.fullRegistersEvents::0      9625390                       # Number of times there has been no free registers
system.cpu.rename.fullRegistersEvents::1      9618315                       # Number of times there has been no free registers
system.cpu.rename.fullRegistersEvents::total     19243705                       # Number of times there has been no free registers
system.cpu.rename.renamedOperands           454341888                       # Number of destination operands rename has renamed
system.cpu.rename.lookups                   811169895                       # Number of register rename lookups that rename has made
system.cpu.rename.intLookups                561939278                       # Number of integer rename lookups
system.cpu.rename.fpLookups                  84690886                       # Number of floating rename lookups
system.cpu.rename.committedMaps             450753751                       # Number of HB maps that are committed
system.cpu.rename.undoneMaps                  3587913                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializing                      83                       # count of serializing insts renamed
system.cpu.rename.tempSerializing                  49                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                 127698854                       # count of insts added to the skid buffer
system.cpu.rob.reads                        804414157                       # The number of ROB reads
system.cpu.rob.writes                       668946805                       # The number of ROB writes
system.cpu.thread21978.numInsts             100000001                       # Number of Instructions committed
system.cpu.thread21978.numOps               165855450                       # Number of Ops committed
system.cpu.thread21978.numMemRefs                   0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                 3848                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               333111                       # number of demand (read+write) hits
system.l2.demand_hits::total                   336959                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                3848                       # number of overall hits
system.l2.overall_hits::.cpu.data              333111                       # number of overall hits
system.l2.overall_hits::total                  336959                       # number of overall hits
system.l2.demand_misses::.cpu.inst               5917                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             604735                       # number of demand (read+write) misses
system.l2.demand_misses::total                 610652                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              5917                       # number of overall misses
system.l2.overall_misses::.cpu.data            604735                       # number of overall misses
system.l2.overall_misses::total                610652                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst    423932500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  45208515995                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      45632448495                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst    423932500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  45208515995                       # number of overall miss cycles
system.l2.overall_miss_latency::total     45632448495                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst             9765                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           937846                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               947611                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst            9765                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          937846                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              947611                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.605940                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.644813                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.644412                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.605940                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.644813                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.644412                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 71646.526956                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 74757.564876                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 74727.420028                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 71646.526956                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 74757.564876                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 74727.420028                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                303                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                        10                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      30.300000                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                       129                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks              300513                       # number of writebacks
system.l2.writebacks::total                    300513                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data             143                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                 143                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data            143                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                143                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst          5917                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        604592                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            610509                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         5917                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       604592                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher        19465                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           629974                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst    388430500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  41573055495                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  41961485995                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst    388430500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  41573055495                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher   1454212542                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  43415698537                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.605940                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.644660                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.644261                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.605940                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.644660                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.664802                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 65646.526956                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 68762.166048                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 68731.969545                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 65646.526956                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 68762.166048                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 74709.095402                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 68916.651381                       # average overall mshr miss latency
system.l2.replacements                         565724                       # number of replacements
system.l2.expired                                   0                       # dead blocks evicted
system.l2.WritebackDirty_hits::.writebacks       452350                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           452350                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       452350                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       452350                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks       494553                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total           494553                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks       494553                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total       494553                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher        19465                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total          19465                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher   1454212542                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total   1454212542                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 74709.095402                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 74709.095402                       # average HardPFReq mshr miss latency
system.l2.ReadExReq_hits::.cpu.data             22320                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 22320                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data          317781                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              317781                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data  23588447500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   23588447500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        340101                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            340101                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.934372                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.934372                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 74228.627577                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 74228.627577                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu.data           96                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total               96                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu.data       317685                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         317685                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data  21677709500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  21677709500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.934090                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.934090                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 68236.490549                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 68236.490549                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst           3848                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total               3848                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst         5917                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             5917                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst    423932500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    423932500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst         9765                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           9765                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.605940                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.605940                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 71646.526956                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 71646.526956                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         5917                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         5917                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst    388430500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    388430500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.605940                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.605940                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 65646.526956                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 65646.526956                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        310791                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            310791                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data       286954                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          286954                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data  21620068495                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  21620068495                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       597745                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        597745                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.480061                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.480061                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 75343.325045                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 75343.325045                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data           47                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total           47                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data       286907                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       286907                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data  19895345995                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  19895345995                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.479982                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.479982                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 69344.233480                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 69344.233480                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  77492158500                       # Cumulative time (in ticks) in various power states
system.l2.prefetcher.pfIssued                   22250                       # number of hwpf issued
system.l2.prefetcher.pfIdentified               22250                       # number of prefetch candidates identified
system.l2.prefetcher.pfBufferHit                    0                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                  8878                       # number of prefetches that crossed the page
system.l2.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED  77492158500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 57729.889169                       # Cycle average of tags in use
system.l2.tags.total_refs                     1913836                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    631260                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      3.031771                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     85000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      94.159495                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst      1261.402169                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     54849.049402                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher  1525.278103                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.001437                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.019247                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.836930                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.023274                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.880888                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022          2412                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024         63124                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::3         1351                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::4         1061                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           41                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          289                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         2971                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        32871                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        26952                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.036804                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.963196                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  30943484                       # Number of tag accesses
system.l2.tags.data_accesses                 30943484                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  77492158500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls0.avgPriority_.writebacks::samples    150302.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.cpu.inst::samples      2972.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.cpu.data::samples    302387.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.l2.prefetcher::samples      9674.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.priorityMinLatency     0.000000017492                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls0.priorityMaxLatency     0.005166913652                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls0.numReadWriteTurnArounds         8724                       # Number of turnarounds from READ to WRITE
system.mem_ctrls0.numWriteReadTurnArounds         8724                       # Number of turnarounds from WRITE to READ
system.mem_ctrls0.numStayReadState             783624                       # Number of times bus staying in READ state
system.mem_ctrls0.numStayWriteState            141612                       # Number of times bus staying in WRITE state
system.mem_ctrls0.readReqs                     315082                       # Number of read requests accepted
system.mem_ctrls0.writeReqs                    150302                       # Number of write requests accepted
system.mem_ctrls0.readBursts                   315082                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls0.writeBursts                  150302                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls0.servicedByWrQ                    49                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls0.mergedWrBursts                    0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls0.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls0.avgRdQLen                      1.37                       # Average read queue length when enqueuing
system.mem_ctrls0.avgWrQLen                     50.60                       # Average write queue length when enqueuing
system.mem_ctrls0.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls0.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls0.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::6               315082                       # Read request sizes (log2)
system.mem_ctrls0.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::6              150302                       # Write request sizes (log2)
system.mem_ctrls0.rdQLenPdf::0                 216836                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::1                  71774                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::2                  17215                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::3                   6231                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::4                   1779                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::5                    780                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::6                    276                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::7                     95                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::8                     37                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::9                      7                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::10                     3                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::32                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::33                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::34                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::35                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::36                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::37                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::38                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::39                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::40                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::41                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::42                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::43                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::44                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::45                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::46                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::47                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::48                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::49                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::50                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::51                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::52                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::53                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::54                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::55                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::56                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::57                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::58                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::59                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::60                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::61                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::62                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::63                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::15                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::16                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::17                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::18                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::19                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::20                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::21                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::22                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::23                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::24                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::25                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::26                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::27                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::28                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::29                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::30                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::31                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::32                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::33                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::34                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::35                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::36                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::37                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::38                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::39                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::40                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::41                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::42                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::43                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::44                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::45                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::46                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::47                  4397                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::48                  4614                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::49                  7722                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::50                  8646                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::51                  8859                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::52                  8862                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::53                  8909                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::54                  8917                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::55                  8939                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::56                  9005                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::57                  9085                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::58                  9299                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::59                  9234                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::60                  8813                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::61                  8746                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::62                  8730                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::63                  8728                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::64                  8727                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::65                    19                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::66                     4                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::67                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::68                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::69                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::70                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::71                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::72                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::73                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::74                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::75                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::76                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::77                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::78                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::79                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::80                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::81                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::82                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::83                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::84                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::85                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::86                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::87                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::88                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::89                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::90                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::91                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::92                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::93                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::94                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::95                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::96                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::97                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::98                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::99                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::100                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::101                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::102                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::103                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::104                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::105                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::106                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::107                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::108                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::109                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::110                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::111                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::112                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::113                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::114                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::115                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::116                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::117                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::118                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::119                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::120                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::121                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::122                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::123                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::124                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::125                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::126                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::127                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.rdPerTurnAround::samples         8724                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::mean     36.106259                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::gmean    31.719491                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::stdev   204.816887                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::0-511         8717     99.92%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::512-1023            5      0.06%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::1024-1535            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::18944-19455            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::total         8724                       # Reads before turning the bus around for writes
system.mem_ctrls0.wrPerTurnAround::samples         8724                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::mean     17.221343                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::gmean    17.176519                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::stdev     1.255577                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::16            4081     46.78%     46.78% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::17             159      1.82%     48.60% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::18            3344     38.33%     86.93% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::19             850      9.74%     96.68% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::20             214      2.45%     99.13% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::21              59      0.68%     99.81% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::22              14      0.16%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::23               1      0.01%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::24               2      0.02%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::total         8724                       # Writes before turning the bus around for reads
system.mem_ctrls0.bytesReadWrQ                   3136                       # Total number of bytes read from write queue
system.mem_ctrls0.bytesReadSys               20165248                       # Total read bytes from the system interface side
system.mem_ctrls0.bytesWrittenSys             9619328                       # Total written bytes from the system interface side
system.mem_ctrls0.avgRdBWSys                   260.22                       # Average system read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBWSys                   124.13                       # Average system write bandwidth in MiByte/s
system.mem_ctrls0.totGap                  77491963000                       # Total gap between requests
system.mem_ctrls0.avgGap                    166511.88                       # Average gap between requests
system.mem_ctrls0.requestorReadBytes::.cpu.inst       190208                       # Per-requestor bytes read from memory
system.mem_ctrls0.requestorReadBytes::.cpu.data     19352768                       # Per-requestor bytes read from memory
system.mem_ctrls0.requestorReadBytes::.l2.prefetcher       619136                       # Per-requestor bytes read from memory
system.mem_ctrls0.requestorWriteBytes::.writebacks      9615296                       # Per-requestor bytes write to memory
system.mem_ctrls0.requestorReadRate::.cpu.inst 2454545.126653040294                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.requestorReadRate::.cpu.data 249738404.176727116108                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.requestorReadRate::.l2.prefetcher 7989660.011857843958                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.requestorWriteRate::.writebacks 124080890.068380266428                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls0.requestorReadAccesses::.cpu.inst         2972                       # Per-requestor read serviced memory accesses
system.mem_ctrls0.requestorReadAccesses::.cpu.data       302436                       # Per-requestor read serviced memory accesses
system.mem_ctrls0.requestorReadAccesses::.l2.prefetcher         9674                       # Per-requestor read serviced memory accesses
system.mem_ctrls0.requestorWriteAccesses::.writebacks       150302                       # Per-requestor write serviced memory accesses
system.mem_ctrls0.requestorReadTotalLat::.cpu.inst     83805952                       # Per-requestor read total memory access latency
system.mem_ctrls0.requestorReadTotalLat::.cpu.data   9073965708                       # Per-requestor read total memory access latency
system.mem_ctrls0.requestorReadTotalLat::.l2.prefetcher    346977811                       # Per-requestor read total memory access latency
system.mem_ctrls0.requestorWriteTotalLat::.writebacks 3850366627871                       # Per-requestor write total memory access latency
system.mem_ctrls0.requestorReadAvgLat::.cpu.inst     28198.50                       # Per-requestor read average memory access latency
system.mem_ctrls0.requestorReadAvgLat::.cpu.data     30002.93                       # Per-requestor read average memory access latency
system.mem_ctrls0.requestorReadAvgLat::.l2.prefetcher     35867.05                       # Per-requestor read average memory access latency
system.mem_ctrls0.requestorWriteAvgLat::.writebacks  25617534.22                       # Per-requestor write average memory access latency
system.mem_ctrls0.dram.bytes_read::.cpu.inst       190208                       # Number of bytes read from this memory
system.mem_ctrls0.dram.bytes_read::.cpu.data     19355904                       # Number of bytes read from this memory
system.mem_ctrls0.dram.bytes_read::.l2.prefetcher       619136                       # Number of bytes read from this memory
system.mem_ctrls0.dram.bytes_read::total     20165248                       # Number of bytes read from this memory
system.mem_ctrls0.dram.bytes_inst_read::.cpu.inst       190208                       # Number of instructions bytes read from this memory
system.mem_ctrls0.dram.bytes_inst_read::total       190208                       # Number of instructions bytes read from this memory
system.mem_ctrls0.dram.bytes_written::.writebacks      9619328                       # Number of bytes written to this memory
system.mem_ctrls0.dram.bytes_written::total      9619328                       # Number of bytes written to this memory
system.mem_ctrls0.dram.num_reads::.cpu.inst         2972                       # Number of read requests responded to by this memory
system.mem_ctrls0.dram.num_reads::.cpu.data       302436                       # Number of read requests responded to by this memory
system.mem_ctrls0.dram.num_reads::.l2.prefetcher         9674                       # Number of read requests responded to by this memory
system.mem_ctrls0.dram.num_reads::total        315082                       # Number of read requests responded to by this memory
system.mem_ctrls0.dram.num_writes::.writebacks       150302                       # Number of write requests responded to by this memory
system.mem_ctrls0.dram.num_writes::total       150302                       # Number of write requests responded to by this memory
system.mem_ctrls0.dram.bw_read::.cpu.inst      2454545                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.dram.bw_read::.cpu.data    249778873                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.dram.bw_read::.l2.prefetcher      7989660                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.dram.bw_read::total       260223078                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.dram.bw_inst_read::.cpu.inst      2454545                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.dram.bw_inst_read::total      2454545                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.dram.bw_write::.writebacks    124132921                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.dram.bw_write::total      124132921                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.dram.bw_total::.writebacks    124132921                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.dram.bw_total::.cpu.inst      2454545                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.dram.bw_total::.cpu.data    249778873                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.dram.bw_total::.l2.prefetcher      7989660                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.dram.bw_total::total      384355999                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.dram.readBursts              315033                       # Number of DRAM read bursts
system.mem_ctrls0.dram.writeBursts             150239                       # Number of DRAM write bursts
system.mem_ctrls0.dram.perBankRdBursts::0         9848                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::1         9761                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::2         9755                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::3         9741                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::4         9465                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::5         9478                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::6         9708                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::7         9973                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::8         9757                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::9         9864                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::10         9973                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::11        10284                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::12        10343                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::13        10133                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::14         9954                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::15         9839                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::16        10010                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::17         9842                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::18         9912                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::19         9850                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::20         9842                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::21         9693                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::22         9776                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::23        10077                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::24         9889                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::25         9762                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::26         9696                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::27         9863                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::28         9788                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::29         9720                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::30         9686                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::31         9751                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::0         4841                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::1         4804                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::2         4695                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::3         4851                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::4         4491                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::5         4550                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::6         4755                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::7         4738                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::8         4669                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::9         4788                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::10         4723                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::11         4670                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::12         4575                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::13         4521                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::14         4467                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::15         4443                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::16         4567                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::17         4564                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::18         4499                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::19         4672                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::20         4737                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::21         4657                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::22         4707                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::23         5131                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::24         4812                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::25         4734                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::26         4688                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::27         4893                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::28         4717                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::29         4656                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::30         4839                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::31         4785                       # Per bank write bursts
system.mem_ctrls0.dram.totQLat             3994192235                       # Total ticks spent queuing
system.mem_ctrls0.dram.totBusLat           1049689956                       # Total ticks spent in databus transfers
system.mem_ctrls0.dram.totMemAccLat        9504749471                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls0.dram.avgQLat               12678.65                       # Average queueing delay per DRAM burst
system.mem_ctrls0.dram.avgBusLat              3332.00                       # Average bus latency per DRAM burst
system.mem_ctrls0.dram.avgMemAccLat          30170.65                       # Average memory access latency per DRAM burst
system.mem_ctrls0.dram.readRowHits             246977                       # Number of row buffer hits during reads
system.mem_ctrls0.dram.writeRowHits             75832                       # Number of row buffer hits during writes
system.mem_ctrls0.dram.readRowHitRate           78.40                       # Row buffer hit rate for reads
system.mem_ctrls0.dram.writeRowHitRate          50.47                       # Row buffer hit rate for writes
system.mem_ctrls0.dram.bytesPerActivate::samples       142454                       # Bytes accessed per row activation
system.mem_ctrls0.dram.bytesPerActivate::mean   209.025005                       # Bytes accessed per row activation
system.mem_ctrls0.dram.bytesPerActivate::gmean   146.012303                       # Bytes accessed per row activation
system.mem_ctrls0.dram.bytesPerActivate::stdev   204.371454                       # Bytes accessed per row activation
system.mem_ctrls0.dram.bytesPerActivate::0-127        54496     38.26%     38.26% # Bytes accessed per row activation
system.mem_ctrls0.dram.bytesPerActivate::128-255        45029     31.61%     69.86% # Bytes accessed per row activation
system.mem_ctrls0.dram.bytesPerActivate::256-383        17324     12.16%     82.03% # Bytes accessed per row activation
system.mem_ctrls0.dram.bytesPerActivate::384-511        10953      7.69%     89.71% # Bytes accessed per row activation
system.mem_ctrls0.dram.bytesPerActivate::512-639         6188      4.34%     94.06% # Bytes accessed per row activation
system.mem_ctrls0.dram.bytesPerActivate::640-767         2632      1.85%     95.91% # Bytes accessed per row activation
system.mem_ctrls0.dram.bytesPerActivate::768-895         2494      1.75%     97.66% # Bytes accessed per row activation
system.mem_ctrls0.dram.bytesPerActivate::896-1023          958      0.67%     98.33% # Bytes accessed per row activation
system.mem_ctrls0.dram.bytesPerActivate::1024-1151         2380      1.67%    100.00% # Bytes accessed per row activation
system.mem_ctrls0.dram.bytesPerActivate::total       142454                       # Bytes accessed per row activation
system.mem_ctrls0.dram.bytesRead             20162112                       # Total number of bytes read from DRAM
system.mem_ctrls0.dram.bytesWritten           9615296                       # Total number of bytes written to DRAM
system.mem_ctrls0.dram.avgRdBW             260.182609                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls0.dram.avgWrBW             124.080890                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls0.dram.peakBW                19207.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls0.dram.busUtil                   2.00                       # Data bus utilization in percentage
system.mem_ctrls0.dram.busUtilRead               1.35                       # Data bus utilization in percentage for reads
system.mem_ctrls0.dram.busUtilWrite              0.65                       # Data bus utilization in percentage for writes
system.mem_ctrls0.dram.pageHitRate              69.38                       # Row buffer hit rate, read and write combined
system.mem_ctrls0.dram.power_state.pwrStateResidencyTicks::UNDEFINED  77492158500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls0.dram.rank0.actEnergy   221612279.615999                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.dram.rank0.preEnergy   294614099.203201                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.dram.rank0.readEnergy  664076471.116749                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.dram.rank0.writeEnergy 280312390.175999                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.dram.rank0.refreshEnergy 13787278145.891806                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.dram.rank0.actBackEnergy 47469332948.687363                       # Energy for active background per rank (pJ)
system.mem_ctrls0.dram.rank0.preBackEnergy 14113269681.101276                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.dram.rank0.totalEnergy 76830496015.795105                       # Total energy per rank (pJ)
system.mem_ctrls0.dram.rank0.averagePower   991.461556                       # Core power per rank (mW)
system.mem_ctrls0.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.dram.rank0.pwrStateTime::IDLE  21348179321                       # Time in different power states
system.mem_ctrls0.dram.rank0.pwrStateTime::REF   3483200000                       # Time in different power states
system.mem_ctrls0.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.dram.rank0.pwrStateTime::ACT  52660779179                       # Time in different power states
system.mem_ctrls0.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls0.dram.rank1.actEnergy   222694486.559999                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.dram.rank1.preEnergy   296048733.120000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.dram.rank1.readEnergy  661052129.337554                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.dram.rank1.writeEnergy 284360290.367999                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.dram.rank1.refreshEnergy 13787278145.891806                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.dram.rank1.actBackEnergy 46890639998.495850                       # Energy for active background per rank (pJ)
system.mem_ctrls0.dram.rank1.preBackEnergy 14557915111.757521                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.dram.rank1.totalEnergy 76699988895.532776                       # Total energy per rank (pJ)
system.mem_ctrls0.dram.rank1.averagePower   989.777422                       # Core power per rank (mW)
system.mem_ctrls0.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.dram.rank1.pwrStateTime::IDLE  22029295715                       # Time in different power states
system.mem_ctrls0.dram.rank1.pwrStateTime::REF   3483200000                       # Time in different power states
system.mem_ctrls0.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.dram.rank1.pwrStateTime::ACT  51979662785                       # Time in different power states
system.mem_ctrls0.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls0.power_state.pwrStateResidencyTicks::UNDEFINED  77492158500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls1.avgPriority_.writebacks::samples    150211.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.cpu.inst::samples      2945.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.cpu.data::samples    302102.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.l2.prefetcher::samples      9791.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.priorityMinLatency     0.000000017492                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls1.priorityMaxLatency     0.005252878812                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls1.numReadWriteTurnArounds         8698                       # Number of turnarounds from READ to WRITE
system.mem_ctrls1.numWriteReadTurnArounds         8698                       # Number of turnarounds from WRITE to READ
system.mem_ctrls1.numStayReadState             783478                       # Number of times bus staying in READ state
system.mem_ctrls1.numStayWriteState            141589                       # Number of times bus staying in WRITE state
system.mem_ctrls1.readReqs                     314892                       # Number of read requests accepted
system.mem_ctrls1.writeReqs                    150211                       # Number of write requests accepted
system.mem_ctrls1.readBursts                   314892                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls1.writeBursts                  150211                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls1.servicedByWrQ                    54                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls1.mergedWrBursts                    0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls1.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls1.avgRdQLen                      1.37                       # Average read queue length when enqueuing
system.mem_ctrls1.avgWrQLen                     50.69                       # Average write queue length when enqueuing
system.mem_ctrls1.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls1.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls1.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::6               314892                       # Read request sizes (log2)
system.mem_ctrls1.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::6              150211                       # Write request sizes (log2)
system.mem_ctrls1.rdQLenPdf::0                 214482                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::1                  73247                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::2                  17513                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::3                   6360                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::4                   2006                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::5                    812                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::6                    266                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::7                     98                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::8                     37                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::9                     14                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::10                     3                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::32                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::33                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::34                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::35                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::36                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::37                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::38                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::39                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::40                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::41                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::42                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::43                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::44                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::45                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::46                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::47                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::48                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::49                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::50                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::51                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::52                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::53                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::54                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::55                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::56                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::57                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::58                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::59                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::60                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::61                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::62                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::63                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::15                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::16                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::17                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::18                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::19                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::20                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::21                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::22                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::23                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::24                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::25                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::26                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::27                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::28                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::29                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::30                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::31                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::32                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::33                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::34                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::35                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::36                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::37                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::38                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::39                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::40                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::41                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::42                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::43                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::44                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::45                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::46                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::47                  4457                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::48                  4681                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::49                  7700                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::50                  8637                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::51                  8830                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::52                  8856                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::53                  8860                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::54                  8909                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::55                  8950                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::56                  9002                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::57                  9104                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::58                  9282                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::59                  9271                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::60                  8784                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::61                  8711                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::62                  8709                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::63                  8705                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::64                  8701                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::65                    13                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::66                     2                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::67                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::68                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::69                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::70                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::71                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::72                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::73                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::74                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::75                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::76                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::77                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::78                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::79                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::80                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::81                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::82                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::83                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::84                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::85                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::86                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::87                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::88                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::89                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::90                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::91                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::92                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::93                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::94                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::95                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::96                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::97                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::98                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::99                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::100                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::101                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::102                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::103                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::104                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::105                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::106                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::107                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::108                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::109                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::110                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::111                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::112                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::113                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::114                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::115                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::116                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::117                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::118                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::119                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::120                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::121                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::122                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::123                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::124                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::125                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::126                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::127                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.rdPerTurnAround::samples         8698                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::mean     36.190159                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::gmean    31.799090                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::stdev   204.599747                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::0-511         8691     99.92%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::512-1023            6      0.07%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::18944-19455            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::total         8698                       # Reads before turning the bus around for writes
system.mem_ctrls1.wrPerTurnAround::samples         8698                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::mean     17.262819                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::gmean    17.215760                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::stdev     1.290201                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::16            3986     45.83%     45.83% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::17             159      1.83%     47.65% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::18            3320     38.17%     85.82% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::19             883     10.15%     95.98% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::20             255      2.93%     98.91% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::21              70      0.80%     99.71% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::22              15      0.17%     99.89% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::23               7      0.08%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::24               2      0.02%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::27               1      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::total         8698                       # Writes before turning the bus around for reads
system.mem_ctrls1.bytesReadWrQ                   3456                       # Total number of bytes read from write queue
system.mem_ctrls1.bytesReadSys               20153088                       # Total read bytes from the system interface side
system.mem_ctrls1.bytesWrittenSys             9613504                       # Total written bytes from the system interface side
system.mem_ctrls1.avgRdBWSys                   260.07                       # Average system read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBWSys                   124.06                       # Average system write bandwidth in MiByte/s
system.mem_ctrls1.totGap                  77491368500                       # Total gap between requests
system.mem_ctrls1.avgGap                    166611.20                       # Average gap between requests
system.mem_ctrls1.requestorReadBytes::.cpu.inst       188480                       # Per-requestor bytes read from memory
system.mem_ctrls1.requestorReadBytes::.cpu.data     19334528                       # Per-requestor bytes read from memory
system.mem_ctrls1.requestorReadBytes::.l2.prefetcher       626624                       # Per-requestor bytes read from memory
system.mem_ctrls1.requestorWriteBytes::.writebacks      9609728                       # Per-requestor bytes write to memory
system.mem_ctrls1.requestorReadRate::.cpu.inst 2432246.096229207236                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.requestorReadRate::.cpu.data 249503025.522253304720                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.requestorReadRate::.l2.prefetcher 8086289.143694454804                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.requestorWriteRate::.writebacks 124009037.637014582753                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls1.requestorReadAccesses::.cpu.inst         2945                       # Per-requestor read serviced memory accesses
system.mem_ctrls1.requestorReadAccesses::.cpu.data       302156                       # Per-requestor read serviced memory accesses
system.mem_ctrls1.requestorReadAccesses::.l2.prefetcher         9791                       # Per-requestor read serviced memory accesses
system.mem_ctrls1.requestorWriteAccesses::.writebacks       150211                       # Per-requestor write serviced memory accesses
system.mem_ctrls1.requestorReadTotalLat::.cpu.inst     82290893                       # Per-requestor read total memory access latency
system.mem_ctrls1.requestorReadTotalLat::.cpu.data   9632689387                       # Per-requestor read total memory access latency
system.mem_ctrls1.requestorReadTotalLat::.l2.prefetcher    352118015                       # Per-requestor read total memory access latency
system.mem_ctrls1.requestorWriteTotalLat::.writebacks 3854940934464                       # Per-requestor write total memory access latency
system.mem_ctrls1.requestorReadAvgLat::.cpu.inst     27942.58                       # Per-requestor read average memory access latency
system.mem_ctrls1.requestorReadAvgLat::.cpu.data     31879.85                       # Per-requestor read average memory access latency
system.mem_ctrls1.requestorReadAvgLat::.l2.prefetcher     35963.44                       # Per-requestor read average memory access latency
system.mem_ctrls1.requestorWriteAvgLat::.writebacks  25663506.23                       # Per-requestor write average memory access latency
system.mem_ctrls1.dram.bytes_read::.cpu.inst       188480                       # Number of bytes read from this memory
system.mem_ctrls1.dram.bytes_read::.cpu.data     19337984                       # Number of bytes read from this memory
system.mem_ctrls1.dram.bytes_read::.l2.prefetcher       626624                       # Number of bytes read from this memory
system.mem_ctrls1.dram.bytes_read::total     20153088                       # Number of bytes read from this memory
system.mem_ctrls1.dram.bytes_inst_read::.cpu.inst       188480                       # Number of instructions bytes read from this memory
system.mem_ctrls1.dram.bytes_inst_read::total       188480                       # Number of instructions bytes read from this memory
system.mem_ctrls1.dram.bytes_written::.writebacks      9613504                       # Number of bytes written to this memory
system.mem_ctrls1.dram.bytes_written::total      9613504                       # Number of bytes written to this memory
system.mem_ctrls1.dram.num_reads::.cpu.inst         2945                       # Number of read requests responded to by this memory
system.mem_ctrls1.dram.num_reads::.cpu.data       302156                       # Number of read requests responded to by this memory
system.mem_ctrls1.dram.num_reads::.l2.prefetcher         9791                       # Number of read requests responded to by this memory
system.mem_ctrls1.dram.num_reads::total        314892                       # Number of read requests responded to by this memory
system.mem_ctrls1.dram.num_writes::.writebacks       150211                       # Number of write requests responded to by this memory
system.mem_ctrls1.dram.num_writes::total       150211                       # Number of write requests responded to by this memory
system.mem_ctrls1.dram.bw_read::.cpu.inst      2432246                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.dram.bw_read::.cpu.data    249547624                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.dram.bw_read::.l2.prefetcher      8086289                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.dram.bw_read::total       260066159                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.dram.bw_inst_read::.cpu.inst      2432246                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.dram.bw_inst_read::total      2432246                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.dram.bw_write::.writebacks    124057765                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.dram.bw_write::total      124057765                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.dram.bw_total::.writebacks    124057765                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.dram.bw_total::.cpu.inst      2432246                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.dram.bw_total::.cpu.data    249547624                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.dram.bw_total::.l2.prefetcher      8086289                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.dram.bw_total::total      384123924                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.dram.readBursts              314838                       # Number of DRAM read bursts
system.mem_ctrls1.dram.writeBursts             150152                       # Number of DRAM write bursts
system.mem_ctrls1.dram.perBankRdBursts::0         9780                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::1         9727                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::2         9748                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::3         9751                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::4         9449                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::5         9485                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::6         9762                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::7         9915                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::8         9843                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::9         9911                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::10         9990                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::11        10275                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::12        10318                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::13        10154                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::14         9972                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::15         9942                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::16         9976                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::17         9819                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::18         9919                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::19         9786                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::20         9874                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::21         9689                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::22         9756                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::23        10015                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::24         9885                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::25         9707                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::26         9624                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::27         9744                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::28         9868                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::29         9747                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::30         9702                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::31         9705                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::0         4843                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::1         4805                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::2         4662                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::3         4836                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::4         4485                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::5         4549                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::6         4736                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::7         4723                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::8         4681                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::9         4781                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::10         4703                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::11         4635                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::12         4572                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::13         4541                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::14         4466                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::15         4484                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::16         4560                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::17         4569                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::18         4525                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::19         4683                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::20         4717                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::21         4610                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::22         4719                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::23         5113                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::24         4812                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::25         4701                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::26         4677                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::27         4898                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::28         4719                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::29         4697                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::30         4838                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::31         4812                       # Per bank write bursts
system.mem_ctrls1.dram.totQLat             4559951999                       # Total ticks spent queuing
system.mem_ctrls1.dram.totBusLat           1049040216                       # Total ticks spent in databus transfers
system.mem_ctrls1.dram.totMemAccLat       10067098295                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls1.dram.avgQLat               14483.49                       # Average queueing delay per DRAM burst
system.mem_ctrls1.dram.avgBusLat              3332.00                       # Average bus latency per DRAM burst
system.mem_ctrls1.dram.avgMemAccLat          31975.49                       # Average memory access latency per DRAM burst
system.mem_ctrls1.dram.readRowHits             247387                       # Number of row buffer hits during reads
system.mem_ctrls1.dram.writeRowHits             75908                       # Number of row buffer hits during writes
system.mem_ctrls1.dram.readRowHitRate           78.58                       # Row buffer hit rate for reads
system.mem_ctrls1.dram.writeRowHitRate          50.55                       # Row buffer hit rate for writes
system.mem_ctrls1.dram.bytesPerActivate::samples       141687                       # Bytes accessed per row activation
system.mem_ctrls1.dram.bytesPerActivate::mean   210.030504                       # Bytes accessed per row activation
system.mem_ctrls1.dram.bytesPerActivate::gmean   146.390730                       # Bytes accessed per row activation
system.mem_ctrls1.dram.bytesPerActivate::stdev   205.753322                       # Bytes accessed per row activation
system.mem_ctrls1.dram.bytesPerActivate::0-127        54265     38.30%     38.30% # Bytes accessed per row activation
system.mem_ctrls1.dram.bytesPerActivate::128-255        44441     31.37%     69.66% # Bytes accessed per row activation
system.mem_ctrls1.dram.bytesPerActivate::256-383        17395     12.28%     81.94% # Bytes accessed per row activation
system.mem_ctrls1.dram.bytesPerActivate::384-511        10720      7.57%     89.51% # Bytes accessed per row activation
system.mem_ctrls1.dram.bytesPerActivate::512-639         6246      4.41%     93.92% # Bytes accessed per row activation
system.mem_ctrls1.dram.bytesPerActivate::640-767         2700      1.91%     95.82% # Bytes accessed per row activation
system.mem_ctrls1.dram.bytesPerActivate::768-895         2552      1.80%     97.62% # Bytes accessed per row activation
system.mem_ctrls1.dram.bytesPerActivate::896-1023          907      0.64%     98.26% # Bytes accessed per row activation
system.mem_ctrls1.dram.bytesPerActivate::1024-1151         2461      1.74%    100.00% # Bytes accessed per row activation
system.mem_ctrls1.dram.bytesPerActivate::total       141687                       # Bytes accessed per row activation
system.mem_ctrls1.dram.bytesRead             20149632                       # Total number of bytes read from DRAM
system.mem_ctrls1.dram.bytesWritten           9609728                       # Total number of bytes written to DRAM
system.mem_ctrls1.dram.avgRdBW             260.021561                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls1.dram.avgWrBW             124.009038                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls1.dram.peakBW                19207.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls1.dram.busUtil                   2.00                       # Data bus utilization in percentage
system.mem_ctrls1.dram.busUtilRead               1.35                       # Data bus utilization in percentage for reads
system.mem_ctrls1.dram.busUtilWrite              0.65                       # Data bus utilization in percentage for writes
system.mem_ctrls1.dram.pageHitRate              69.53                       # Row buffer hit rate, read and write combined
system.mem_ctrls1.dram.power_state.pwrStateResidencyTicks::UNDEFINED  77492158500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls1.dram.rank0.actEnergy   219875134.752001                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.dram.rank0.preEnergy   292308733.718401                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.dram.rank0.readEnergy  664690593.369549                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.dram.rank0.writeEnergy 280015468.991999                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.dram.rank0.refreshEnergy 13787278145.891806                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.dram.rank0.actBackEnergy 47850891384.239609                       # Energy for active background per rank (pJ)
system.mem_ctrls1.dram.rank0.preBackEnergy 13820094837.965111                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.dram.rank0.totalEnergy 76915154298.931183                       # Total energy per rank (pJ)
system.mem_ctrls1.dram.rank0.averagePower   992.554031                       # Core power per rank (mW)
system.mem_ctrls1.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.dram.rank0.pwrStateTime::IDLE  20899603164                       # Time in different power states
system.mem_ctrls1.dram.rank0.pwrStateTime::REF   3483200000                       # Time in different power states
system.mem_ctrls1.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.dram.rank0.pwrStateTime::ACT  53109355336                       # Time in different power states
system.mem_ctrls1.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.dram.rank1.actEnergy   222036429.888000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.dram.rank1.preEnergy   295173855.211202                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.dram.rank1.readEnergy  659617775.308755                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.dram.rank1.writeEnergy 284330222.399999                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.dram.rank1.refreshEnergy 13787278145.891806                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.dram.rank1.actBackEnergy 47123036502.695984                       # Energy for active background per rank (pJ)
system.mem_ctrls1.dram.rank1.preBackEnergy 14379350566.157387                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.dram.rank1.totalEnergy 76750823497.555176                       # Total energy per rank (pJ)
system.mem_ctrls1.dram.rank1.averagePower   990.433419                       # Core power per rank (mW)
system.mem_ctrls1.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.dram.rank1.pwrStateTime::IDLE  21757500782                       # Time in different power states
system.mem_ctrls1.dram.rank1.pwrStateTime::REF   3483200000                       # Time in different power states
system.mem_ctrls1.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.dram.rank1.pwrStateTime::ACT  52251457718                       # Time in different power states
system.mem_ctrls1.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.power_state.pwrStateResidencyTicks::UNDEFINED  77492158500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             312289                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       300513                       # Transaction distribution
system.membus.trans_dist::CleanEvict           263500                       # Transaction distribution
system.membus.trans_dist::ReadExReq            317685                       # Transaction distribution
system.membus.trans_dist::ReadExResp           317685                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        312289                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls0.port       912270                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls1.port       911691                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l2.mem_side_port::total      1823961                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                1823961                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls0.port     29784576                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls1.port     29766592                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::total     59551168                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                59551168                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            629974                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  629974    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              629974                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  77492158500                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer4.occupancy          1266902256                       # Layer occupancy (ticks)
system.membus.reqLayer4.utilization               1.6                       # Layer utilization (%)
system.membus.reqLayer5.occupancy          1269474651                       # Layer occupancy (ticks)
system.membus.reqLayer5.utilization               1.6                       # Layer utilization (%)
system.membus.respLayer1.occupancy         3363279559                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              4.3                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp            607510                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       752863                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean       494586                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          265211                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq            31803                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           340101                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          340101                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          9765                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       597745                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        28783                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      2813375                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total               2842158                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port      1217152                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port    120033856                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total              121251008                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                          597527                       # Total snoops (count)
system.tol2bus.snoopTraffic                  19232832                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          1545141                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.001129                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.033577                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                1543397     99.89%     99.89% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   1744      0.11%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            1545141                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  77492158500                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy         1894217492                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.4                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          14680434                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1406778980                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.8                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
