Analysis & Synthesis report for demonstrate
Sat Apr 17 22:52:46 2021
Quartus II 64-Bit Version 13.1.0 Build 162 10/23/2013 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Partition Status Summary
  7. Partition for Top-Level Resource Utilization by Entity
  8. State Machine - |demonstrate|max1452_top:max1452|my_uart_tx:my_uart_tx|state
  9. State Machine - |demonstrate|my_uart_tx:i_my_uart_tx|state
 10. State Machine - |demonstrate|switch_ctrl:i_switch_ctrl|CS
 11. Registers Removed During Synthesis
 12. Removed Registers Triggering Further Register Optimizations
 13. Multiplexer Restructuring Statistics (Restructuring Performed)
 14. Parameter Settings for User Entity Instance: switch_ctrl:i_switch_ctrl
 15. Parameter Settings for User Entity Instance: speed_select:i_speed_select
 16. Parameter Settings for User Entity Instance: max1452_top:max1452
 17. Parameter Settings for User Entity Instance: max1452_top:max1452|speed_select:speed_select
 18. Partition Dependent Files
 19. Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0
 20. Port Connectivity Checks: "switch_ctrl:i_switch_ctrl"
 21. Port Connectivity Checks: "LTC231512:lt1"
 22. SignalTap II Logic Analyzer Settings
 23. Elapsed Time Per Partition
 24. Analysis & Synthesis Messages
 25. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Sat Apr 17 22:52:46 2021       ;
; Quartus II 64-Bit Version          ; 13.1.0 Build 162 10/23/2013 SJ Full Version ;
; Revision Name                      ; demonstrate                                 ;
; Top-level Entity Name              ; demonstrate                                 ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; N/A until Partition Merge                   ;
;     Total combinational functions  ; N/A until Partition Merge                   ;
;     Dedicated logic registers      ; N/A until Partition Merge                   ;
; Total registers                    ; N/A until Partition Merge                   ;
; Total pins                         ; N/A until Partition Merge                   ;
; Total virtual pins                 ; N/A until Partition Merge                   ;
; Total memory bits                  ; N/A until Partition Merge                   ;
; Embedded Multiplier 9-bit elements ; N/A until Partition Merge                   ;
; Total PLLs                         ; N/A until Partition Merge                   ;
+------------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE10E22C8       ;                    ;
; Top-level entity name                                                      ; demonstrate        ; demonstrate        ;
; Family name                                                                ; Cyclone IV E       ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.40        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;  40.0%      ;
;     Processors 3-8         ;   0.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                               ;
+----------------------------------+-----------------+------------------------------+----------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                           ; Library ;
+----------------------------------+-----------------+------------------------------+----------------------------------------------------------------------------------------+---------+
; speed_select.v                   ; yes             ; User Verilog HDL File        ; D:/altera/project/513PROJECT/demonstrate_V009_debounce_keyreset/speed_select.v         ;         ;
; my_uart_tx.v                     ; yes             ; User Verilog HDL File        ; D:/altera/project/513PROJECT/demonstrate_V009_debounce_keyreset/my_uart_tx.v           ;         ;
; switch.v                         ; yes             ; User Verilog HDL File        ; D:/altera/project/513PROJECT/demonstrate_V009_debounce_keyreset/switch.v               ;         ;
; demonstrate.v                    ; yes             ; User Verilog HDL File        ; D:/altera/project/513PROJECT/demonstrate_V009_debounce_keyreset/demonstrate.v          ;         ;
; LTC231512.v                      ; yes             ; User Verilog HDL File        ; D:/altera/project/513PROJECT/demonstrate_V009_debounce_keyreset/LTC231512.v            ;         ;
; switch_ctrl.v                    ; yes             ; User Verilog HDL File        ; D:/altera/project/513PROJECT/demonstrate_V009_debounce_keyreset/switch_ctrl.v          ;         ;
; max1452_top.v                    ; yes             ; User Verilog HDL File        ; D:/altera/project/513PROJECT/demonstrate_V009_debounce_keyreset/max1452_top.v          ;         ;
; sld_signaltap.vhd                ; yes             ; Megafunction                 ; d:/altera/13.1/quartus/libraries/megafunctions/sld_signaltap.vhd                       ;         ;
; sld_signaltap_impl.vhd           ; yes             ; Encrypted Megafunction       ; d:/altera/13.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd                  ;         ;
; sld_ela_control.vhd              ; yes             ; Encrypted Megafunction       ; d:/altera/13.1/quartus/libraries/megafunctions/sld_ela_control.vhd                     ;         ;
; lpm_shiftreg.tdf                 ; yes             ; Megafunction                 ; d:/altera/13.1/quartus/libraries/megafunctions/lpm_shiftreg.tdf                        ;         ;
; lpm_constant.inc                 ; yes             ; Megafunction                 ; d:/altera/13.1/quartus/libraries/megafunctions/lpm_constant.inc                        ;         ;
; dffeea.inc                       ; yes             ; Megafunction                 ; d:/altera/13.1/quartus/libraries/megafunctions/dffeea.inc                              ;         ;
; aglobal131.inc                   ; yes             ; Megafunction                 ; d:/altera/13.1/quartus/libraries/megafunctions/aglobal131.inc                          ;         ;
; sld_mbpmg.vhd                    ; yes             ; Encrypted Megafunction       ; d:/altera/13.1/quartus/libraries/megafunctions/sld_mbpmg.vhd                           ;         ;
; sld_ela_trigger_flow_mgr.vhd     ; yes             ; Encrypted Megafunction       ; d:/altera/13.1/quartus/libraries/megafunctions/sld_ela_trigger_flow_mgr.vhd            ;         ;
; sld_buffer_manager.vhd           ; yes             ; Encrypted Megafunction       ; d:/altera/13.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd                  ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                 ; d:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf                          ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                 ; d:/altera/13.1/quartus/libraries/megafunctions/stratix_ram_block.inc                   ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                 ; d:/altera/13.1/quartus/libraries/megafunctions/lpm_mux.inc                             ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                 ; d:/altera/13.1/quartus/libraries/megafunctions/lpm_decode.inc                          ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                 ; d:/altera/13.1/quartus/libraries/megafunctions/a_rdenreg.inc                           ;         ;
; altrom.inc                       ; yes             ; Megafunction                 ; d:/altera/13.1/quartus/libraries/megafunctions/altrom.inc                              ;         ;
; altram.inc                       ; yes             ; Megafunction                 ; d:/altera/13.1/quartus/libraries/megafunctions/altram.inc                              ;         ;
; altdpram.inc                     ; yes             ; Megafunction                 ; d:/altera/13.1/quartus/libraries/megafunctions/altdpram.inc                            ;         ;
; db/altsyncram_cu14.tdf           ; yes             ; Auto-Generated Megafunction  ; D:/altera/project/513PROJECT/demonstrate_V009_debounce_keyreset/db/altsyncram_cu14.tdf ;         ;
; altdpram.tdf                     ; yes             ; Megafunction                 ; d:/altera/13.1/quartus/libraries/megafunctions/altdpram.tdf                            ;         ;
; memmodes.inc                     ; yes             ; Megafunction                 ; d:/altera/13.1/quartus/libraries/others/maxplus2/memmodes.inc                          ;         ;
; a_hdffe.inc                      ; yes             ; Megafunction                 ; d:/altera/13.1/quartus/libraries/megafunctions/a_hdffe.inc                             ;         ;
; alt_le_rden_reg.inc              ; yes             ; Megafunction                 ; d:/altera/13.1/quartus/libraries/megafunctions/alt_le_rden_reg.inc                     ;         ;
; altsyncram.inc                   ; yes             ; Megafunction                 ; d:/altera/13.1/quartus/libraries/megafunctions/altsyncram.inc                          ;         ;
; lpm_mux.tdf                      ; yes             ; Megafunction                 ; d:/altera/13.1/quartus/libraries/megafunctions/lpm_mux.tdf                             ;         ;
; muxlut.inc                       ; yes             ; Megafunction                 ; d:/altera/13.1/quartus/libraries/megafunctions/muxlut.inc                              ;         ;
; bypassff.inc                     ; yes             ; Megafunction                 ; d:/altera/13.1/quartus/libraries/megafunctions/bypassff.inc                            ;         ;
; altshift.inc                     ; yes             ; Megafunction                 ; d:/altera/13.1/quartus/libraries/megafunctions/altshift.inc                            ;         ;
; db/mux_ssc.tdf                   ; yes             ; Auto-Generated Megafunction  ; D:/altera/project/513PROJECT/demonstrate_V009_debounce_keyreset/db/mux_ssc.tdf         ;         ;
; lpm_decode.tdf                   ; yes             ; Megafunction                 ; d:/altera/13.1/quartus/libraries/megafunctions/lpm_decode.tdf                          ;         ;
; declut.inc                       ; yes             ; Megafunction                 ; d:/altera/13.1/quartus/libraries/megafunctions/declut.inc                              ;         ;
; lpm_compare.inc                  ; yes             ; Megafunction                 ; d:/altera/13.1/quartus/libraries/megafunctions/lpm_compare.inc                         ;         ;
; db/decode_dvf.tdf                ; yes             ; Auto-Generated Megafunction  ; D:/altera/project/513PROJECT/demonstrate_V009_debounce_keyreset/db/decode_dvf.tdf      ;         ;
; lpm_counter.tdf                  ; yes             ; Megafunction                 ; d:/altera/13.1/quartus/libraries/megafunctions/lpm_counter.tdf                         ;         ;
; lpm_add_sub.inc                  ; yes             ; Megafunction                 ; d:/altera/13.1/quartus/libraries/megafunctions/lpm_add_sub.inc                         ;         ;
; cmpconst.inc                     ; yes             ; Megafunction                 ; d:/altera/13.1/quartus/libraries/megafunctions/cmpconst.inc                            ;         ;
; lpm_counter.inc                  ; yes             ; Megafunction                 ; d:/altera/13.1/quartus/libraries/megafunctions/lpm_counter.inc                         ;         ;
; alt_counter_stratix.inc          ; yes             ; Megafunction                 ; d:/altera/13.1/quartus/libraries/megafunctions/alt_counter_stratix.inc                 ;         ;
; db/cntr_fgi.tdf                  ; yes             ; Auto-Generated Megafunction  ; D:/altera/project/513PROJECT/demonstrate_V009_debounce_keyreset/db/cntr_fgi.tdf        ;         ;
; db/cmpr_rgc.tdf                  ; yes             ; Auto-Generated Megafunction  ; D:/altera/project/513PROJECT/demonstrate_V009_debounce_keyreset/db/cmpr_rgc.tdf        ;         ;
; db/cntr_i6j.tdf                  ; yes             ; Auto-Generated Megafunction  ; D:/altera/project/513PROJECT/demonstrate_V009_debounce_keyreset/db/cntr_i6j.tdf        ;         ;
; db/cntr_egi.tdf                  ; yes             ; Auto-Generated Megafunction  ; D:/altera/project/513PROJECT/demonstrate_V009_debounce_keyreset/db/cntr_egi.tdf        ;         ;
; db/cmpr_qgc.tdf                  ; yes             ; Auto-Generated Megafunction  ; D:/altera/project/513PROJECT/demonstrate_V009_debounce_keyreset/db/cmpr_qgc.tdf        ;         ;
; db/cntr_23j.tdf                  ; yes             ; Auto-Generated Megafunction  ; D:/altera/project/513PROJECT/demonstrate_V009_debounce_keyreset/db/cntr_23j.tdf        ;         ;
; db/cmpr_ngc.tdf                  ; yes             ; Auto-Generated Megafunction  ; D:/altera/project/513PROJECT/demonstrate_V009_debounce_keyreset/db/cmpr_ngc.tdf        ;         ;
; sld_rom_sr.vhd                   ; yes             ; Encrypted Megafunction       ; d:/altera/13.1/quartus/libraries/megafunctions/sld_rom_sr.vhd                          ;         ;
; sld_hub.vhd                      ; yes             ; Encrypted Megafunction       ; d:/altera/13.1/quartus/libraries/megafunctions/sld_hub.vhd                             ;         ;
; sld_jtag_hub.vhd                 ; yes             ; Encrypted Megafunction       ; d:/altera/13.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd                        ;         ;
+----------------------------------+-----------------+------------------------------+----------------------------------------------------------------------------------------+---------+


+------------------------------------------------------------------------+
; Partition Status Summary                                               ;
+--------------------------------+-------------+-------------------------+
; Partition Name                 ; Synthesized ; Reason                  ;
+--------------------------------+-------------+-------------------------+
; Top                            ; yes         ; Dependent files changed ;
; sld_hub:auto_hub               ; yes         ; Parameters changed      ;
; sld_signaltap:auto_signaltap_0 ; no          ; No relevant changes     ;
+--------------------------------+-------------+-------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Partition for Top-Level Resource Utilization by Entity                                                                                                                                                                    ;
+-----------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------+--------------+
; Compilation Hierarchy Node        ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                        ; Library Name ;
+-----------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------+--------------+
; |demonstrate                      ; 187 (2)           ; 134 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |demonstrate                                               ; work         ;
;    |LTC231512:lt1|                ; 13 (13)           ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |demonstrate|LTC231512:lt1                                 ; work         ;
;    |max1452_top:max1452|          ; 113 (25)          ; 82 (14)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |demonstrate|max1452_top:max1452                           ; work         ;
;       |my_uart_tx:my_uart_tx|     ; 66 (66)           ; 53 (53)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |demonstrate|max1452_top:max1452|my_uart_tx:my_uart_tx     ; work         ;
;       |speed_select:speed_select| ; 22 (22)           ; 15 (15)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |demonstrate|max1452_top:max1452|speed_select:speed_select ; work         ;
;    |my_uart_tx:i_my_uart_tx|      ; 59 (59)           ; 44 (44)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |demonstrate|my_uart_tx:i_my_uart_tx                       ; work         ;
+-----------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------+
; State Machine - |demonstrate|max1452_top:max1452|my_uart_tx:my_uart_tx|state      ;
+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
; Name      ; state.101 ; state.100 ; state.011 ; state.010 ; state.001 ; state.000 ;
+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
; state.000 ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ;
; state.001 ; 0         ; 0         ; 0         ; 0         ; 1         ; 1         ;
; state.010 ; 0         ; 0         ; 0         ; 1         ; 0         ; 1         ;
; state.011 ; 0         ; 0         ; 1         ; 0         ; 0         ; 1         ;
; state.100 ; 0         ; 1         ; 0         ; 0         ; 0         ; 1         ;
; state.101 ; 1         ; 0         ; 0         ; 0         ; 0         ; 1         ;
+-----------+-----------+-----------+-----------+-----------+-----------+-----------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------+
; State Machine - |demonstrate|my_uart_tx:i_my_uart_tx|state                        ;
+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
; Name      ; state.101 ; state.100 ; state.011 ; state.010 ; state.001 ; state.000 ;
+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
; state.000 ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ;
; state.001 ; 0         ; 0         ; 0         ; 0         ; 1         ; 1         ;
; state.010 ; 0         ; 0         ; 0         ; 1         ; 0         ; 1         ;
; state.011 ; 0         ; 0         ; 1         ; 0         ; 0         ; 1         ;
; state.100 ; 0         ; 1         ; 0         ; 0         ; 0         ; 1         ;
; state.101 ; 1         ; 0         ; 0         ; 0         ; 0         ; 1         ;
+-----------+-----------+-----------+-----------+-----------+-----------+-----------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |demonstrate|switch_ctrl:i_switch_ctrl|CS                                                                                                                                                    ;
+---------------+-------------+-----------+-----------+---------------+--------------+--------------+-------------+--------------+--------------+-------------+------------+------------+------------+---------+
; Name          ; CS.s_judge2 ; CS.s_wr0a ; CS.s_wr0d ; CS.s_nextaddr ; CS.s_endflag ; CS.s_nextcyc ; CS.s_judge1 ; CS.s_judge1w ; CS.s_cyclepp ; CS.s_addrpp ; CS.s_getAD ; CS.s_delay ; CS.s_start ; CS.IDLE ;
+---------------+-------------+-----------+-----------+---------------+--------------+--------------+-------------+--------------+--------------+-------------+------------+------------+------------+---------+
; CS.IDLE       ; 0           ; 0         ; 0         ; 0             ; 0            ; 0            ; 0           ; 0            ; 0            ; 0           ; 0          ; 0          ; 0          ; 0       ;
; CS.s_start    ; 0           ; 0         ; 0         ; 0             ; 0            ; 0            ; 0           ; 0            ; 0            ; 0           ; 0          ; 0          ; 1          ; 1       ;
; CS.s_delay    ; 0           ; 0         ; 0         ; 0             ; 0            ; 0            ; 0           ; 0            ; 0            ; 0           ; 0          ; 1          ; 0          ; 1       ;
; CS.s_getAD    ; 0           ; 0         ; 0         ; 0             ; 0            ; 0            ; 0           ; 0            ; 0            ; 0           ; 1          ; 0          ; 0          ; 1       ;
; CS.s_addrpp   ; 0           ; 0         ; 0         ; 0             ; 0            ; 0            ; 0           ; 0            ; 0            ; 1           ; 0          ; 0          ; 0          ; 1       ;
; CS.s_cyclepp  ; 0           ; 0         ; 0         ; 0             ; 0            ; 0            ; 0           ; 0            ; 1            ; 0           ; 0          ; 0          ; 0          ; 1       ;
; CS.s_judge1w  ; 0           ; 0         ; 0         ; 0             ; 0            ; 0            ; 0           ; 1            ; 0            ; 0           ; 0          ; 0          ; 0          ; 1       ;
; CS.s_judge1   ; 0           ; 0         ; 0         ; 0             ; 0            ; 0            ; 1           ; 0            ; 0            ; 0           ; 0          ; 0          ; 0          ; 1       ;
; CS.s_nextcyc  ; 0           ; 0         ; 0         ; 0             ; 0            ; 1            ; 0           ; 0            ; 0            ; 0           ; 0          ; 0          ; 0          ; 1       ;
; CS.s_endflag  ; 0           ; 0         ; 0         ; 0             ; 1            ; 0            ; 0           ; 0            ; 0            ; 0           ; 0          ; 0          ; 0          ; 1       ;
; CS.s_nextaddr ; 0           ; 0         ; 0         ; 1             ; 0            ; 0            ; 0           ; 0            ; 0            ; 0           ; 0          ; 0          ; 0          ; 1       ;
; CS.s_wr0d     ; 0           ; 0         ; 1         ; 0             ; 0            ; 0            ; 0           ; 0            ; 0            ; 0           ; 0          ; 0          ; 0          ; 1       ;
; CS.s_wr0a     ; 0           ; 1         ; 0         ; 0             ; 0            ; 0            ; 0           ; 0            ; 0            ; 0           ; 0          ; 0          ; 0          ; 1       ;
; CS.s_judge2   ; 1           ; 0         ; 0         ; 0             ; 0            ; 0            ; 0           ; 0            ; 0            ; 0           ; 0          ; 0          ; 0          ; 1       ;
+---------------+-------------+-----------+-----------+---------------+--------------+--------------+-------------+--------------+--------------+-------------+------------+------------+------------+---------+


+-------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                      ;
+---------------------------------------------------+---------------------------------------------------------------------+
; Register name                                     ; Reason for Removal                                                  ;
+---------------------------------------------------+---------------------------------------------------------------------+
; my_uart_tx:i_my_uart_tx|tx_data[0..7]             ; Stuck at GND due to stuck port data_in                              ;
; switch:i_switch|F3_8ADD[0..2]                     ; Stuck at GND due to stuck port data_in                              ;
; switch:i_switch|F2_8ADD[0]                        ; Stuck at VCC due to stuck port data_in                              ;
; switch:i_switch|F2_8ADD[1,2]                      ; Stuck at GND due to stuck port data_in                              ;
; switch:i_switch|F1_8ADD[0]                        ; Stuck at GND due to stuck port data_in                              ;
; switch:i_switch|F1_8ADD[1]                        ; Stuck at VCC due to stuck port data_in                              ;
; switch:i_switch|F1_8ADD[2]                        ; Stuck at GND due to stuck port data_in                              ;
; speed_select:i_speed_select|clk_bps_r             ; Merged with max1452_top:max1452|speed_select:speed_select|clk_bps_r ;
; speed_select:i_speed_select|cnt[12]               ; Merged with max1452_top:max1452|speed_select:speed_select|cnt[12]   ;
; speed_select:i_speed_select|cnt[10]               ; Merged with max1452_top:max1452|speed_select:speed_select|cnt[10]   ;
; speed_select:i_speed_select|cnt[6]                ; Merged with max1452_top:max1452|speed_select:speed_select|cnt[6]    ;
; speed_select:i_speed_select|cnt[4]                ; Merged with max1452_top:max1452|speed_select:speed_select|cnt[4]    ;
; speed_select:i_speed_select|cnt[3]                ; Merged with max1452_top:max1452|speed_select:speed_select|cnt[3]    ;
; speed_select:i_speed_select|cnt[13]               ; Merged with max1452_top:max1452|speed_select:speed_select|cnt[13]   ;
; speed_select:i_speed_select|cnt[11]               ; Merged with max1452_top:max1452|speed_select:speed_select|cnt[11]   ;
; speed_select:i_speed_select|cnt[9]                ; Merged with max1452_top:max1452|speed_select:speed_select|cnt[9]    ;
; speed_select:i_speed_select|cnt[8]                ; Merged with max1452_top:max1452|speed_select:speed_select|cnt[8]    ;
; speed_select:i_speed_select|cnt[7]                ; Merged with max1452_top:max1452|speed_select:speed_select|cnt[7]    ;
; speed_select:i_speed_select|cnt[5]                ; Merged with max1452_top:max1452|speed_select:speed_select|cnt[5]    ;
; speed_select:i_speed_select|cnt[2]                ; Merged with max1452_top:max1452|speed_select:speed_select|cnt[2]    ;
; speed_select:i_speed_select|cnt[1]                ; Merged with max1452_top:max1452|speed_select:speed_select|cnt[1]    ;
; speed_select:i_speed_select|cnt[0]                ; Merged with max1452_top:max1452|speed_select:speed_select|cnt[0]    ;
; max1452_top:max1452|my_uart_tx:my_uart_tx|state~4 ; Lost fanout                                                         ;
; max1452_top:max1452|my_uart_tx:my_uart_tx|state~5 ; Lost fanout                                                         ;
; max1452_top:max1452|my_uart_tx:my_uart_tx|state~6 ; Lost fanout                                                         ;
; my_uart_tx:i_my_uart_tx|state~4                   ; Lost fanout                                                         ;
; my_uart_tx:i_my_uart_tx|state~5                   ; Lost fanout                                                         ;
; my_uart_tx:i_my_uart_tx|state~6                   ; Lost fanout                                                         ;
; switch_ctrl:i_switch_ctrl|CS~4                    ; Lost fanout                                                         ;
; switch_ctrl:i_switch_ctrl|CS~5                    ; Lost fanout                                                         ;
; switch_ctrl:i_switch_ctrl|CS~6                    ; Lost fanout                                                         ;
; switch_ctrl:i_switch_ctrl|CS~7                    ; Lost fanout                                                         ;
; switch_ctrl:i_switch_ctrl|CS.s_judge1w            ; Stuck at GND due to stuck port data_in                              ;
; switch_ctrl:i_switch_ctrl|CS.s_nextcyc            ; Stuck at GND due to stuck port data_in                              ;
; switch_ctrl:i_switch_ctrl|CS.s_endflag            ; Stuck at GND due to stuck port data_in                              ;
; switch_ctrl:i_switch_ctrl|CS.s_wr0d               ; Stuck at GND due to stuck port data_in                              ;
; switch_ctrl:i_switch_ctrl|CS.s_wr0a               ; Stuck at GND due to stuck port data_in                              ;
; switch_ctrl:i_switch_ctrl|CS.s_judge2             ; Stuck at GND due to stuck port data_in                              ;
; switch_ctrl:i_switch_ctrl|CS.IDLE                 ; Lost fanout                                                         ;
; switch_ctrl:i_switch_ctrl|CS.s_start              ; Lost fanout                                                         ;
; switch_ctrl:i_switch_ctrl|CS.s_delay              ; Lost fanout                                                         ;
; switch_ctrl:i_switch_ctrl|CS.s_getAD              ; Lost fanout                                                         ;
; switch_ctrl:i_switch_ctrl|CS.s_addrpp             ; Lost fanout                                                         ;
; switch_ctrl:i_switch_ctrl|CS.s_cyclepp            ; Lost fanout                                                         ;
; switch_ctrl:i_switch_ctrl|CS.s_judge1             ; Lost fanout                                                         ;
; switch_ctrl:i_switch_ctrl|CS.s_nextaddr           ; Lost fanout                                                         ;
; Total Number of Removed Registers = 56            ;                                                                     ;
+---------------------------------------------------+---------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                       ;
+----------------------------------------+---------------------------+------------------------------------------------------------------------------+
; Register name                          ; Reason for Removal        ; Registers Removed due to This Register                                       ;
+----------------------------------------+---------------------------+------------------------------------------------------------------------------+
; switch_ctrl:i_switch_ctrl|CS.s_nextcyc ; Stuck at GND              ; switch_ctrl:i_switch_ctrl|CS.s_wr0d, switch_ctrl:i_switch_ctrl|CS.s_wr0a,    ;
;                                        ; due to stuck port data_in ; switch_ctrl:i_switch_ctrl|CS.s_judge2, switch_ctrl:i_switch_ctrl|CS.s_start, ;
;                                        ;                           ; switch_ctrl:i_switch_ctrl|CS.s_nextaddr                                      ;
; switch_ctrl:i_switch_ctrl|CS~4         ; Lost Fanouts              ; switch_ctrl:i_switch_ctrl|CS.s_delay, switch_ctrl:i_switch_ctrl|CS.s_addrpp, ;
;                                        ;                           ; switch_ctrl:i_switch_ctrl|CS.s_cyclepp                                       ;
; switch_ctrl:i_switch_ctrl|CS~5         ; Lost Fanouts              ; switch_ctrl:i_switch_ctrl|CS.s_judge1                                        ;
; switch_ctrl:i_switch_ctrl|CS~6         ; Lost Fanouts              ; switch_ctrl:i_switch_ctrl|CS.s_getAD                                         ;
+----------------------------------------+---------------------------+------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                              ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                    ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------+
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |demonstrate|max1452_top:max1452|my_uart_tx:my_uart_tx|num[3] ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |demonstrate|my_uart_tx:i_my_uart_tx|num[3]                   ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------+


+------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: switch_ctrl:i_switch_ctrl ;
+----------------+----------------------------------+--------------------+
; Parameter Name ; Value                            ; Type               ;
+----------------+----------------------------------+--------------------+
; delay_time     ; 00000000010011000100101101000000 ; Unsigned Binary    ;
; cycle_times    ; 00000001                         ; Unsigned Binary    ;
; addressnum     ; 11111                            ; Unsigned Binary    ;
; IDLE           ; 0000                             ; Unsigned Binary    ;
; s_start        ; 0001                             ; Unsigned Binary    ;
; s_delay        ; 0010                             ; Unsigned Binary    ;
; s_getAD        ; 0011                             ; Unsigned Binary    ;
; s_addrpp       ; 0100                             ; Unsigned Binary    ;
; s_cyclepp      ; 0101                             ; Unsigned Binary    ;
; s_judge1w      ; 0110                             ; Unsigned Binary    ;
; s_judge1       ; 0111                             ; Unsigned Binary    ;
; s_nextcyc      ; 1000                             ; Unsigned Binary    ;
; s_endflag      ; 1001                             ; Unsigned Binary    ;
; s_nextaddr     ; 1010                             ; Unsigned Binary    ;
; s_wr0d         ; 1011                             ; Unsigned Binary    ;
; s_wr0a         ; 1100                             ; Unsigned Binary    ;
; s_judge2       ; 1101                             ; Unsigned Binary    ;
+----------------+----------------------------------+--------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: speed_select:i_speed_select ;
+----------------+-------+-------------------------------------------------+
; Parameter Name ; Value ; Type                                            ;
+----------------+-------+-------------------------------------------------+
; bps9600        ; 10416 ; Signed Integer                                  ;
; bps9600_2      ; 5208  ; Signed Integer                                  ;
+----------------+-------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: max1452_top:max1452 ;
+----------------+-------+-----------------------------------------+
; Parameter Name ; Value ; Type                                    ;
+----------------+-------+-----------------------------------------+
; casenum        ; 11001 ; Unsigned Binary                         ;
+----------------+-------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: max1452_top:max1452|speed_select:speed_select ;
+----------------+-------+-------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                              ;
+----------------+-------+-------------------------------------------------------------------+
; bps9600        ; 10416 ; Signed Integer                                                    ;
; bps9600_2      ; 5208  ; Signed Integer                                                    ;
+----------------+-------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Partition Dependent Files                                                       ;
+----------------+-------------------+---------+----------------------------------+
; File           ; Location          ; Library ; Checksum                         ;
+----------------+-------------------+---------+----------------------------------+
; demonstrate.v  ; Project Directory ; work    ; e9ccf868320c261f8c1a65819ce945d6 ;
; LTC231512.v    ; Project Directory ; work    ; 8fb5da34e4d06d8ea59c30a7ee29d709 ;
; max1452_top.v  ; Project Directory ; work    ; c1e2ec0629e97c91d2f24d9b532f8685 ;
; my_uart_tx.v   ; Project Directory ; work    ; e925eac45dc897ad327692f0f0a781ee ;
; speed_select.v ; Project Directory ; work    ; 0cbeb8ecd6ddaceec62078fc1c760005 ;
; switch.v       ; Project Directory ; work    ; 22284443a2fbc80a689d15030238526d ;
; switch_ctrl.v  ; Project Directory ; work    ; 6b41ae0f869ab2837f9c8b1422beac09 ;
+----------------+-------------------+---------+----------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0                                                                                  ;
+-------------------------------------------------+-----------------------------------------------------------------------------------------------+----------------+
; Parameter Name                                  ; Value                                                                                         ; Type           ;
+-------------------------------------------------+-----------------------------------------------------------------------------------------------+----------------+
; lpm_type                                        ; sld_signaltap                                                                                 ; String         ;
; sld_node_info                                   ; 805334528                                                                                     ; Untyped        ;
; SLD_IP_VERSION                                  ; 6                                                                                             ; Signed Integer ;
; SLD_IP_MINOR_VERSION                            ; 0                                                                                             ; Signed Integer ;
; SLD_COMMON_IP_VERSION                           ; 0                                                                                             ; Signed Integer ;
; sld_data_bits                                   ; 24                                                                                            ; Untyped        ;
; sld_trigger_bits                                ; 24                                                                                            ; Untyped        ;
; SLD_NODE_CRC_BITS                               ; 32                                                                                            ; Signed Integer ;
; sld_node_crc_hiword                             ; 15478                                                                                         ; Untyped        ;
; sld_node_crc_loword                             ; 22808                                                                                         ; Untyped        ;
; SLD_INCREMENTAL_ROUTING                         ; 0                                                                                             ; Signed Integer ;
; sld_sample_depth                                ; 128                                                                                           ; Untyped        ;
; sld_segment_size                                ; 128                                                                                           ; Untyped        ;
; sld_ram_block_type                              ; AUTO                                                                                          ; Untyped        ;
; sld_state_bits                                  ; 11                                                                                            ; Untyped        ;
; sld_buffer_full_stop                            ; 1                                                                                             ; Untyped        ;
; SLD_MEM_ADDRESS_BITS                            ; 7                                                                                             ; Signed Integer ;
; SLD_DATA_BIT_CNTR_BITS                          ; 4                                                                                             ; Signed Integer ;
; sld_trigger_level                               ; 1                                                                                             ; Untyped        ;
; sld_trigger_in_enabled                          ; 0                                                                                             ; Untyped        ;
; SLD_HPS_TRIGGER_IN_ENABLED                      ; 0                                                                                             ; Signed Integer ;
; SLD_HPS_TRIGGER_OUT_ENABLED                     ; 0                                                                                             ; Signed Integer ;
; SLD_HPS_EVENT_ENABLED                           ; 0                                                                                             ; Signed Integer ;
; SLD_HPS_EVENT_ID                                ; 0                                                                                             ; Signed Integer ;
; sld_advanced_trigger_entity                     ; basic,1,                                                                                      ; Untyped        ;
; sld_trigger_level_pipeline                      ; 1                                                                                             ; Untyped        ;
; sld_enable_advanced_trigger                     ; 0                                                                                             ; Untyped        ;
; SLD_ADVANCED_TRIGGER_1                          ; NONE                                                                                          ; String         ;
; SLD_ADVANCED_TRIGGER_2                          ; NONE                                                                                          ; String         ;
; SLD_ADVANCED_TRIGGER_3                          ; NONE                                                                                          ; String         ;
; SLD_ADVANCED_TRIGGER_4                          ; NONE                                                                                          ; String         ;
; SLD_ADVANCED_TRIGGER_5                          ; NONE                                                                                          ; String         ;
; SLD_ADVANCED_TRIGGER_6                          ; NONE                                                                                          ; String         ;
; SLD_ADVANCED_TRIGGER_7                          ; NONE                                                                                          ; String         ;
; SLD_ADVANCED_TRIGGER_8                          ; NONE                                                                                          ; String         ;
; SLD_ADVANCED_TRIGGER_9                          ; NONE                                                                                          ; String         ;
; SLD_ADVANCED_TRIGGER_10                         ; NONE                                                                                          ; String         ;
; sld_inversion_mask_length                       ; 93                                                                                            ; Untyped        ;
; sld_inversion_mask                              ; 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 ; Untyped        ;
; sld_power_up_trigger                            ; 0                                                                                             ; Untyped        ;
; SLD_STATE_FLOW_MGR_ENTITY                       ; state_flow_mgr_entity.vhd                                                                     ; String         ;
; sld_state_flow_use_generated                    ; 0                                                                                             ; Untyped        ;
; sld_current_resource_width                      ; 1                                                                                             ; Untyped        ;
; sld_attribute_mem_mode                          ; OFF                                                                                           ; Untyped        ;
; SLD_STORAGE_QUALIFIER_BITS                      ; 1                                                                                             ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_GAP_RECORD                ; 0                                                                                             ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_MODE                      ; OFF                                                                                           ; String         ;
; SLD_STORAGE_QUALIFIER_ENABLE_ADVANCED_CONDITION ; 0                                                                                             ; Signed Integer ;
; sld_storage_qualifier_inversion_mask_length     ; 0                                                                                             ; Untyped        ;
; SLD_STORAGE_QUALIFIER_ADVANCED_CONDITION_ENTITY ; basic                                                                                         ; String         ;
; SLD_STORAGE_QUALIFIER_PIPELINE                  ; 0                                                                                             ; Signed Integer ;
+-------------------------------------------------+-----------------------------------------------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "switch_ctrl:i_switch_ctrl"                                                                                                                                            ;
+------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                                                               ;
+------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; addr ; Output ; Warning  ; Output or bidir port (5 bits) is smaller than the port expression (6 bits) it drives.  The 1 most-significant bit(s) in the port expression will be connected to GND. ;
; full ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                   ;
+------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "LTC231512:lt1"                                                                                 ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                             ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+
; data_out[11..8] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SignalTap II Logic Analyzer Settings                                                                                                                                                                                                                                    ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; Instance Index ; Instance Name    ; Trigger Input Width ; Data Input Width ; Sample Depth ; Segments ; Storage Qualifier Type ; Trigger Flow Control ; Trigger Conditions ; Advanced Trigger Conditions ; Trigger In Used ; Trigger Out Used ; Power-Up Trigger Enabled ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; 0              ; auto_signaltap_0 ; 24                  ; 24               ; 128          ; 1        ; continuous             ; sequential           ; 1                  ; 0                           ; no              ; no               ; no                       ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+


+---------------------------------+
; Elapsed Time Per Partition      ;
+------------------+--------------+
; Partition Name   ; Elapsed Time ;
+------------------+--------------+
; sld_hub:auto_hub ; 00:00:02     ;
; Top              ; 00:00:02     ;
+------------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.1.0 Build 162 10/23/2013 SJ Full Version
    Info: Processing started: Sat Apr 17 22:52:40 2021
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off demonstrate -c demonstrate
Info (11104): Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead.
Info (12021): Found 1 design units, including 1 entities, in source file speed_select.v
    Info (12023): Found entity 1: speed_select
Info (12021): Found 1 design units, including 1 entities, in source file my_uart_tx.v
    Info (12023): Found entity 1: my_uart_tx
Warning (10229): Verilog HDL Expression warning at switch.v(80): truncated literal to match 2 bits
Warning (10229): Verilog HDL Expression warning at switch.v(81): truncated literal to match 2 bits
Warning (10229): Verilog HDL Expression warning at switch.v(82): truncated literal to match 2 bits
Warning (10229): Verilog HDL Expression warning at switch.v(83): truncated literal to match 2 bits
Warning (10229): Verilog HDL Expression warning at switch.v(84): truncated literal to match 2 bits
Info (12021): Found 1 design units, including 1 entities, in source file switch.v
    Info (12023): Found entity 1: switch
Warning (10275): Verilog HDL Module Instantiation warning at demonstrate.v(109): ignored dangling comma in List of Port Connections
Info (12021): Found 1 design units, including 1 entities, in source file demonstrate.v
    Info (12023): Found entity 1: demonstrate
Info (12021): Found 1 design units, including 1 entities, in source file ltc231512.v
    Info (12023): Found entity 1: LTC231512
Info (12021): Found 1 design units, including 1 entities, in source file demonstrate_tb.v
    Info (12023): Found entity 1: demonstrate_tb
Info (12021): Found 1 design units, including 1 entities, in source file switch_ctrl.v
    Info (12023): Found entity 1: switch_ctrl
Info (12021): Found 1 design units, including 1 entities, in source file ad_fifo.v
    Info (12023): Found entity 1: AD_FIFO
Info (12021): Found 1 design units, including 1 entities, in source file debounce.v
    Info (12023): Found entity 1: Debounce
Info (12021): Found 1 design units, including 1 entities, in source file max1452_top.v
    Info (12023): Found entity 1: max1452_top
Info (12127): Elaborating entity "demonstrate" for the top level hierarchy
Info (12128): Elaborating entity "LTC231512" for hierarchy "LTC231512:lt1"
Info (12128): Elaborating entity "switch" for hierarchy "switch:i_switch"
Info (12128): Elaborating entity "switch_ctrl" for hierarchy "switch_ctrl:i_switch_ctrl"
Warning (10036): Verilog HDL or VHDL warning at switch_ctrl.v(25): object "cyc_times" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at switch_ctrl.v(26): object "delay_cnt" assigned a value but never read
Warning (10034): Output port "q" at switch_ctrl.v(14) has no driver
Warning (10034): Output port "empty" at switch_ctrl.v(11) has no driver
Warning (10034): Output port "full" at switch_ctrl.v(12) has no driver
Info (12128): Elaborating entity "speed_select" for hierarchy "speed_select:i_speed_select"
Warning (10230): Verilog HDL assignment warning at speed_select.v(25): truncated value with size 32 to match size of target (14)
Critical Warning (10237): Verilog HDL warning at speed_select.v(25): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead
Warning (10230): Verilog HDL assignment warning at speed_select.v(26): truncated value with size 32 to match size of target (14)
Critical Warning (10237): Verilog HDL warning at speed_select.v(26): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead
Info (12128): Elaborating entity "my_uart_tx" for hierarchy "my_uart_tx:i_my_uart_tx"
Info (12128): Elaborating entity "max1452_top" for hierarchy "max1452_top:max1452"
Warning (10036): Verilog HDL or VHDL warning at max1452_top.v(23): object "unlock_cnt" assigned a value but never read
Warning (10230): Verilog HDL assignment warning at max1452_top.v(53): truncated value with size 32 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at max1452_top.v(55): truncated value with size 32 to match size of target (5)
Critical Warning (10237): Verilog HDL warning at max1452_top.v(83): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "addr[5]" is missing source, defaulting to GND
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "addr[5]" is missing source, defaulting to GND
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_cu14.tdf
    Info (12023): Found entity 1: altsyncram_cu14
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_ssc.tdf
    Info (12023): Found entity 1: mux_ssc
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_dvf.tdf
    Info (12023): Found entity 1: decode_dvf
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_fgi.tdf
    Info (12023): Found entity 1: cntr_fgi
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_rgc.tdf
    Info (12023): Found entity 1: cmpr_rgc
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_i6j.tdf
    Info (12023): Found entity 1: cntr_i6j
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_egi.tdf
    Info (12023): Found entity 1: cntr_egi
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_qgc.tdf
    Info (12023): Found entity 1: cmpr_qgc
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_23j.tdf
    Info (12023): Found entity 1: cntr_23j
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_ngc.tdf
    Info (12023): Found entity 1: cmpr_ngc
Info (12033): Analysis and Synthesis generated SignalTap II or debug node instance "auto_signaltap_0"
Info (12206): 2 design partitions require synthesis
    Info (12211): Partition "Top" requires synthesis because there were changes to its dependent source files
    Info (12217): Partition "sld_hub:auto_hub" requires synthesis because there were changes made to the parameters on the partition's root instance
Info (12207): 1 design partition does not require synthesis
    Info (12229): Partition "sld_signaltap:auto_signaltap_0" does not require synthesis because there were no relevant design changes
Warning (12241): 1 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (281037): Using 4 processors to synthesize 2 partitions in parallel
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.1.0 Build 162 10/23/2013 SJ Full Version
    Info: Processing started: Sat Apr 17 22:52:43 2021
Info: Command: quartus_map --parallel=1 --helper=0 --helper_type=user_partition --partition=Top demonstrate -c demonstrate
Info (276014): Found 1 instances of uninferred RAM logic
    Info (276004): RAM logic "max1452_top:max1452|Ram0" is uninferred due to inappropriate RAM size
Info (281020): Starting Logic Optimization and Technology Mapping for Top Partition
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "F1_8ADD_A" is stuck at GND
    Warning (13410): Pin "F1_8ADD_B" is stuck at VCC
    Warning (13410): Pin "F1_8ADD_C" is stuck at GND
    Warning (13410): Pin "F2_8ADD_A" is stuck at VCC
    Warning (13410): Pin "F2_8ADD_B" is stuck at GND
    Warning (13410): Pin "F2_8ADD_C" is stuck at GND
    Warning (13410): Pin "F3_8ADD_A" is stuck at GND
    Warning (13410): Pin "F3_8ADD_B" is stuck at GND
    Warning (13410): Pin "F3_8ADD_C" is stuck at GND
    Warning (13410): Pin "unlock" is stuck at VCC
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (17049): 18 registers lost all their fanouts during netlist optimizations.
Info (21057): Implemented 218 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 4 input pins
    Info (21059): Implemented 14 output pins
    Info (21061): Implemented 200 logic cells
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 11 warnings
    Info: Peak virtual memory: 540 megabytes
    Info: Processing ended: Sat Apr 17 22:52:45 2021
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:03
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.1.0 Build 162 10/23/2013 SJ Full Version
    Info: Processing started: Sat Apr 17 22:52:43 2021
Info: Command: quartus_map --parallel=1 --helper=2 --helper_type=user_partition --partition=sld_hub:auto_hub demonstrate -c demonstrate
Info (281019): Starting Logic Optimization and Technology Mapping for Partition sld_hub:auto_hub
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "sld_hub:auto_hub|receive[0][0]" is stuck at GND
Info (286031): Timing-Driven Synthesis is running on partition "sld_hub:auto_hub"
Info (21057): Implemented 210 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 21 input pins
    Info (21059): Implemented 39 output pins
    Info (21061): Implemented 150 logic cells
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 2 warnings
    Info: Peak virtual memory: 540 megabytes
    Info: Processing ended: Sat Apr 17 22:52:45 2021
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:03
Info (281038): Finished parallel synthesis of all partitions
Info (144001): Generated suppressed messages file D:/altera/project/513PROJECT/demonstrate_V009_debounce_keyreset/output_files/demonstrate.map.smsg
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 37 warnings
    Info: Peak virtual memory: 619 megabytes
    Info: Processing ended: Sat Apr 17 22:52:46 2021
    Info: Elapsed time: 00:00:06
    Info: Total CPU time (on all processors): 00:00:07


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in D:/altera/project/513PROJECT/demonstrate_V009_debounce_keyreset/output_files/demonstrate.map.smsg.


