// Seed: 1676248377
module module_0 (
    output uwire id_0,
    output wor   id_1,
    input  uwire module_0
);
  parameter id_4 = -1;
endmodule
module module_1 #(
    parameter id_0  = 32'd1,
    parameter id_13 = 32'd11,
    parameter id_14 = 32'd74,
    parameter id_2  = 32'd78
) (
    input tri0 _id_0,
    output tri id_1
    , id_23,
    output tri0 _id_2,
    input tri0 id_3,
    input tri0 id_4,
    input tri0 id_5,
    output uwire id_6,
    input supply0 id_7,
    output wor id_8,
    input uwire id_9
    , id_24,
    output tri0 id_10,
    input wor id_11,
    input supply0 id_12,
    input tri _id_13,
    input wor _id_14,
    output tri id_15,
    input uwire id_16,
    output tri id_17,
    output supply1 id_18,
    output tri id_19,
    input wand id_20,
    input wand id_21
);
  wire id_25;
  module_0 modCall_1 (
      id_1,
      id_18,
      id_7
  );
  logic [id_13 : id_2] id_26;
  ;
  and primCall (
      id_17, id_23, id_21, id_4, id_12, id_3, id_9, id_25, id_5, id_24, id_11, id_20, id_16
  );
  wire [id_0 : id_14] id_27;
  logic id_28;
endmodule
