# FPGA Video Decoder
Design and implementation of a video decoder on an Altera Cyclone V FPGA board. 

### Design and Processing Elements <br />
- 3 Cores<br />
- 4 Mailboxes<br />
- 1 Read and write DMA<br />
- 1 2D IDCT HW accelerator <br />
- 1 Periodic timer<br />

### Methods and Tasks
- Lossless decoding
- Parallelizing the cores
- HW accelerators
- System level HW/SW co-design
- FPGA resource utilization
- Memory utilization
- Inverse discrete cosine transform (IDCT)
- Scheduling and synchronization 
- Cache coherency <br /><br />

## License
MIT Â© [Atakan Efe Kanman](https://atakanefekanman.com)
