
AutoMotive.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         0000163e  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         00000076  00800060  0000163e  000016d2  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          00000021  008000d6  008000d6  00001748  2**0
                  ALLOC
  3 .comment      00000030  00000000  00000000  00001748  2**0
                  CONTENTS, READONLY
  4 .note.gnu.avr.deviceinfo 0000003c  00000000  00000000  00001778  2**2
                  CONTENTS, READONLY
  5 .debug_aranges 00000250  00000000  00000000  000017b4  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_info   00003231  00000000  00000000  00001a04  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 00000db3  00000000  00000000  00004c35  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   00001b5e  00000000  00000000  000059e8  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_frame  0000053c  00000000  00000000  00007548  2**2
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    0000080b  00000000  00000000  00007a84  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    00001d1b  00000000  00000000  0000828f  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 000001d0  00000000  00000000  00009faa  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	0c 94 2a 00 	jmp	0x54	; 0x54 <__ctors_end>
       4:	0c 94 a6 04 	jmp	0x94c	; 0x94c <__vector_1>
       8:	0c 94 ca 04 	jmp	0x994	; 0x994 <__vector_2>
       c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      10:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      14:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      18:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      1c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      20:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      24:	0c 94 b6 09 	jmp	0x136c	; 0x136c <__vector_9>
      28:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      2c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      30:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      34:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      38:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      3c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      40:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      44:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      48:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      4c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      50:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>

00000054 <__ctors_end>:
      54:	11 24       	eor	r1, r1
      56:	1f be       	out	0x3f, r1	; 63
      58:	cf e5       	ldi	r28, 0x5F	; 95
      5a:	d8 e0       	ldi	r29, 0x08	; 8
      5c:	de bf       	out	0x3e, r29	; 62
      5e:	cd bf       	out	0x3d, r28	; 61

00000060 <__do_copy_data>:
      60:	10 e0       	ldi	r17, 0x00	; 0
      62:	a0 e6       	ldi	r26, 0x60	; 96
      64:	b0 e0       	ldi	r27, 0x00	; 0
      66:	ee e3       	ldi	r30, 0x3E	; 62
      68:	f6 e1       	ldi	r31, 0x16	; 22
      6a:	02 c0       	rjmp	.+4      	; 0x70 <__do_copy_data+0x10>
      6c:	05 90       	lpm	r0, Z+
      6e:	0d 92       	st	X+, r0
      70:	a6 3d       	cpi	r26, 0xD6	; 214
      72:	b1 07       	cpc	r27, r17
      74:	d9 f7       	brne	.-10     	; 0x6c <__do_copy_data+0xc>

00000076 <__do_clear_bss>:
      76:	20 e0       	ldi	r18, 0x00	; 0
      78:	a6 ed       	ldi	r26, 0xD6	; 214
      7a:	b0 e0       	ldi	r27, 0x00	; 0
      7c:	01 c0       	rjmp	.+2      	; 0x80 <.do_clear_bss_start>

0000007e <.do_clear_bss_loop>:
      7e:	1d 92       	st	X+, r1

00000080 <.do_clear_bss_start>:
      80:	a7 3f       	cpi	r26, 0xF7	; 247
      82:	b2 07       	cpc	r27, r18
      84:	e1 f7       	brne	.-8      	; 0x7e <.do_clear_bss_loop>
      86:	0e 94 5e 03 	call	0x6bc	; 0x6bc <main>
      8a:	0c 94 1d 0b 	jmp	0x163a	; 0x163a <_exit>

0000008e <__bad_interrupt>:
      8e:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

00000092 <DIO_SetPortDir>:
		case DIO_PORTD:
		value = get_bit(PIND,Pin);
		break;
	}
	return value;
}
      92:	66 23       	and	r22, r22
      94:	19 f0       	breq	.+6      	; 0x9c <DIO_SetPortDir+0xa>
      96:	6f 3f       	cpi	r22, 0xFF	; 255
      98:	89 f0       	breq	.+34     	; 0xbc <DIO_SetPortDir+0x2a>
      9a:	08 95       	ret
      9c:	81 30       	cpi	r24, 0x01	; 1
      9e:	41 f0       	breq	.+16     	; 0xb0 <DIO_SetPortDir+0x1e>
      a0:	28 f0       	brcs	.+10     	; 0xac <DIO_SetPortDir+0x1a>
      a2:	82 30       	cpi	r24, 0x02	; 2
      a4:	39 f0       	breq	.+14     	; 0xb4 <DIO_SetPortDir+0x22>
      a6:	83 30       	cpi	r24, 0x03	; 3
      a8:	39 f0       	breq	.+14     	; 0xb8 <DIO_SetPortDir+0x26>
      aa:	08 95       	ret
      ac:	1a ba       	out	0x1a, r1	; 26
      ae:	08 95       	ret
      b0:	17 ba       	out	0x17, r1	; 23
      b2:	08 95       	ret
      b4:	14 ba       	out	0x14, r1	; 20
      b6:	08 95       	ret
      b8:	11 ba       	out	0x11, r1	; 17
      ba:	08 95       	ret
      bc:	81 30       	cpi	r24, 0x01	; 1
      be:	49 f0       	breq	.+18     	; 0xd2 <DIO_SetPortDir+0x40>
      c0:	28 f0       	brcs	.+10     	; 0xcc <DIO_SetPortDir+0x3a>
      c2:	82 30       	cpi	r24, 0x02	; 2
      c4:	49 f0       	breq	.+18     	; 0xd8 <DIO_SetPortDir+0x46>
      c6:	83 30       	cpi	r24, 0x03	; 3
      c8:	51 f0       	breq	.+20     	; 0xde <DIO_SetPortDir+0x4c>
      ca:	08 95       	ret
      cc:	8f ef       	ldi	r24, 0xFF	; 255
      ce:	8a bb       	out	0x1a, r24	; 26
      d0:	08 95       	ret
      d2:	8f ef       	ldi	r24, 0xFF	; 255
      d4:	87 bb       	out	0x17, r24	; 23
      d6:	08 95       	ret
      d8:	8f ef       	ldi	r24, 0xFF	; 255
      da:	84 bb       	out	0x14, r24	; 20
      dc:	08 95       	ret
      de:	8f ef       	ldi	r24, 0xFF	; 255
      e0:	81 bb       	out	0x11, r24	; 17
      e2:	08 95       	ret

000000e4 <DIO_SetPinDir>:
      e4:	44 23       	and	r20, r20
      e6:	b9 f1       	breq	.+110    	; 0x156 <DIO_SetPinDir+0x72>
      e8:	41 30       	cpi	r20, 0x01	; 1
      ea:	09 f0       	breq	.+2      	; 0xee <DIO_SetPinDir+0xa>
      ec:	6b c0       	rjmp	.+214    	; 0x1c4 <DIO_SetPinDir+0xe0>
      ee:	81 30       	cpi	r24, 0x01	; 1
      f0:	89 f0       	breq	.+34     	; 0x114 <DIO_SetPinDir+0x30>
      f2:	28 f0       	brcs	.+10     	; 0xfe <DIO_SetPinDir+0x1a>
      f4:	82 30       	cpi	r24, 0x02	; 2
      f6:	c9 f0       	breq	.+50     	; 0x12a <DIO_SetPinDir+0x46>
      f8:	83 30       	cpi	r24, 0x03	; 3
      fa:	11 f1       	breq	.+68     	; 0x140 <DIO_SetPinDir+0x5c>
      fc:	08 95       	ret
      fe:	2a b3       	in	r18, 0x1a	; 26
     100:	81 e0       	ldi	r24, 0x01	; 1
     102:	90 e0       	ldi	r25, 0x00	; 0
     104:	02 c0       	rjmp	.+4      	; 0x10a <DIO_SetPinDir+0x26>
     106:	88 0f       	add	r24, r24
     108:	99 1f       	adc	r25, r25
     10a:	6a 95       	dec	r22
     10c:	e2 f7       	brpl	.-8      	; 0x106 <DIO_SetPinDir+0x22>
     10e:	82 2b       	or	r24, r18
     110:	8a bb       	out	0x1a, r24	; 26
     112:	08 95       	ret
     114:	27 b3       	in	r18, 0x17	; 23
     116:	81 e0       	ldi	r24, 0x01	; 1
     118:	90 e0       	ldi	r25, 0x00	; 0
     11a:	02 c0       	rjmp	.+4      	; 0x120 <DIO_SetPinDir+0x3c>
     11c:	88 0f       	add	r24, r24
     11e:	99 1f       	adc	r25, r25
     120:	6a 95       	dec	r22
     122:	e2 f7       	brpl	.-8      	; 0x11c <DIO_SetPinDir+0x38>
     124:	82 2b       	or	r24, r18
     126:	87 bb       	out	0x17, r24	; 23
     128:	08 95       	ret
     12a:	24 b3       	in	r18, 0x14	; 20
     12c:	81 e0       	ldi	r24, 0x01	; 1
     12e:	90 e0       	ldi	r25, 0x00	; 0
     130:	02 c0       	rjmp	.+4      	; 0x136 <DIO_SetPinDir+0x52>
     132:	88 0f       	add	r24, r24
     134:	99 1f       	adc	r25, r25
     136:	6a 95       	dec	r22
     138:	e2 f7       	brpl	.-8      	; 0x132 <DIO_SetPinDir+0x4e>
     13a:	82 2b       	or	r24, r18
     13c:	84 bb       	out	0x14, r24	; 20
     13e:	08 95       	ret
     140:	21 b3       	in	r18, 0x11	; 17
     142:	81 e0       	ldi	r24, 0x01	; 1
     144:	90 e0       	ldi	r25, 0x00	; 0
     146:	02 c0       	rjmp	.+4      	; 0x14c <DIO_SetPinDir+0x68>
     148:	88 0f       	add	r24, r24
     14a:	99 1f       	adc	r25, r25
     14c:	6a 95       	dec	r22
     14e:	e2 f7       	brpl	.-8      	; 0x148 <DIO_SetPinDir+0x64>
     150:	82 2b       	or	r24, r18
     152:	81 bb       	out	0x11, r24	; 17
     154:	08 95       	ret
     156:	81 30       	cpi	r24, 0x01	; 1
     158:	91 f0       	breq	.+36     	; 0x17e <DIO_SetPinDir+0x9a>
     15a:	28 f0       	brcs	.+10     	; 0x166 <DIO_SetPinDir+0x82>
     15c:	82 30       	cpi	r24, 0x02	; 2
     15e:	d9 f0       	breq	.+54     	; 0x196 <DIO_SetPinDir+0xb2>
     160:	83 30       	cpi	r24, 0x03	; 3
     162:	29 f1       	breq	.+74     	; 0x1ae <DIO_SetPinDir+0xca>
     164:	08 95       	ret
     166:	2a b3       	in	r18, 0x1a	; 26
     168:	81 e0       	ldi	r24, 0x01	; 1
     16a:	90 e0       	ldi	r25, 0x00	; 0
     16c:	02 c0       	rjmp	.+4      	; 0x172 <DIO_SetPinDir+0x8e>
     16e:	88 0f       	add	r24, r24
     170:	99 1f       	adc	r25, r25
     172:	6a 95       	dec	r22
     174:	e2 f7       	brpl	.-8      	; 0x16e <DIO_SetPinDir+0x8a>
     176:	80 95       	com	r24
     178:	82 23       	and	r24, r18
     17a:	8a bb       	out	0x1a, r24	; 26
     17c:	08 95       	ret
     17e:	27 b3       	in	r18, 0x17	; 23
     180:	81 e0       	ldi	r24, 0x01	; 1
     182:	90 e0       	ldi	r25, 0x00	; 0
     184:	02 c0       	rjmp	.+4      	; 0x18a <DIO_SetPinDir+0xa6>
     186:	88 0f       	add	r24, r24
     188:	99 1f       	adc	r25, r25
     18a:	6a 95       	dec	r22
     18c:	e2 f7       	brpl	.-8      	; 0x186 <DIO_SetPinDir+0xa2>
     18e:	80 95       	com	r24
     190:	82 23       	and	r24, r18
     192:	87 bb       	out	0x17, r24	; 23
     194:	08 95       	ret
     196:	24 b3       	in	r18, 0x14	; 20
     198:	81 e0       	ldi	r24, 0x01	; 1
     19a:	90 e0       	ldi	r25, 0x00	; 0
     19c:	02 c0       	rjmp	.+4      	; 0x1a2 <DIO_SetPinDir+0xbe>
     19e:	88 0f       	add	r24, r24
     1a0:	99 1f       	adc	r25, r25
     1a2:	6a 95       	dec	r22
     1a4:	e2 f7       	brpl	.-8      	; 0x19e <DIO_SetPinDir+0xba>
     1a6:	80 95       	com	r24
     1a8:	82 23       	and	r24, r18
     1aa:	84 bb       	out	0x14, r24	; 20
     1ac:	08 95       	ret
     1ae:	21 b3       	in	r18, 0x11	; 17
     1b0:	81 e0       	ldi	r24, 0x01	; 1
     1b2:	90 e0       	ldi	r25, 0x00	; 0
     1b4:	02 c0       	rjmp	.+4      	; 0x1ba <DIO_SetPinDir+0xd6>
     1b6:	88 0f       	add	r24, r24
     1b8:	99 1f       	adc	r25, r25
     1ba:	6a 95       	dec	r22
     1bc:	e2 f7       	brpl	.-8      	; 0x1b6 <DIO_SetPinDir+0xd2>
     1be:	80 95       	com	r24
     1c0:	82 23       	and	r24, r18
     1c2:	81 bb       	out	0x11, r24	; 17
     1c4:	08 95       	ret

000001c6 <DIO_SetPortVal>:
     1c6:	81 30       	cpi	r24, 0x01	; 1
     1c8:	41 f0       	breq	.+16     	; 0x1da <DIO_SetPortVal+0x14>
     1ca:	28 f0       	brcs	.+10     	; 0x1d6 <DIO_SetPortVal+0x10>
     1cc:	82 30       	cpi	r24, 0x02	; 2
     1ce:	39 f0       	breq	.+14     	; 0x1de <DIO_SetPortVal+0x18>
     1d0:	83 30       	cpi	r24, 0x03	; 3
     1d2:	39 f0       	breq	.+14     	; 0x1e2 <DIO_SetPortVal+0x1c>
     1d4:	08 95       	ret
     1d6:	6b bb       	out	0x1b, r22	; 27
     1d8:	08 95       	ret
     1da:	68 bb       	out	0x18, r22	; 24
     1dc:	08 95       	ret
     1de:	65 bb       	out	0x15, r22	; 21
     1e0:	08 95       	ret
     1e2:	62 bb       	out	0x12, r22	; 18
     1e4:	08 95       	ret

000001e6 <DIO_SetPinVal>:
     1e6:	44 23       	and	r20, r20
     1e8:	b9 f1       	breq	.+110    	; 0x258 <DIO_SetPinVal+0x72>
     1ea:	41 30       	cpi	r20, 0x01	; 1
     1ec:	09 f0       	breq	.+2      	; 0x1f0 <DIO_SetPinVal+0xa>
     1ee:	6b c0       	rjmp	.+214    	; 0x2c6 <DIO_SetPinVal+0xe0>
     1f0:	81 30       	cpi	r24, 0x01	; 1
     1f2:	89 f0       	breq	.+34     	; 0x216 <DIO_SetPinVal+0x30>
     1f4:	28 f0       	brcs	.+10     	; 0x200 <DIO_SetPinVal+0x1a>
     1f6:	82 30       	cpi	r24, 0x02	; 2
     1f8:	c9 f0       	breq	.+50     	; 0x22c <DIO_SetPinVal+0x46>
     1fa:	83 30       	cpi	r24, 0x03	; 3
     1fc:	11 f1       	breq	.+68     	; 0x242 <DIO_SetPinVal+0x5c>
     1fe:	08 95       	ret
     200:	2b b3       	in	r18, 0x1b	; 27
     202:	81 e0       	ldi	r24, 0x01	; 1
     204:	90 e0       	ldi	r25, 0x00	; 0
     206:	02 c0       	rjmp	.+4      	; 0x20c <DIO_SetPinVal+0x26>
     208:	88 0f       	add	r24, r24
     20a:	99 1f       	adc	r25, r25
     20c:	6a 95       	dec	r22
     20e:	e2 f7       	brpl	.-8      	; 0x208 <DIO_SetPinVal+0x22>
     210:	82 2b       	or	r24, r18
     212:	8b bb       	out	0x1b, r24	; 27
     214:	08 95       	ret
     216:	28 b3       	in	r18, 0x18	; 24
     218:	81 e0       	ldi	r24, 0x01	; 1
     21a:	90 e0       	ldi	r25, 0x00	; 0
     21c:	02 c0       	rjmp	.+4      	; 0x222 <DIO_SetPinVal+0x3c>
     21e:	88 0f       	add	r24, r24
     220:	99 1f       	adc	r25, r25
     222:	6a 95       	dec	r22
     224:	e2 f7       	brpl	.-8      	; 0x21e <DIO_SetPinVal+0x38>
     226:	82 2b       	or	r24, r18
     228:	88 bb       	out	0x18, r24	; 24
     22a:	08 95       	ret
     22c:	25 b3       	in	r18, 0x15	; 21
     22e:	81 e0       	ldi	r24, 0x01	; 1
     230:	90 e0       	ldi	r25, 0x00	; 0
     232:	02 c0       	rjmp	.+4      	; 0x238 <DIO_SetPinVal+0x52>
     234:	88 0f       	add	r24, r24
     236:	99 1f       	adc	r25, r25
     238:	6a 95       	dec	r22
     23a:	e2 f7       	brpl	.-8      	; 0x234 <DIO_SetPinVal+0x4e>
     23c:	82 2b       	or	r24, r18
     23e:	85 bb       	out	0x15, r24	; 21
     240:	08 95       	ret
     242:	22 b3       	in	r18, 0x12	; 18
     244:	81 e0       	ldi	r24, 0x01	; 1
     246:	90 e0       	ldi	r25, 0x00	; 0
     248:	02 c0       	rjmp	.+4      	; 0x24e <DIO_SetPinVal+0x68>
     24a:	88 0f       	add	r24, r24
     24c:	99 1f       	adc	r25, r25
     24e:	6a 95       	dec	r22
     250:	e2 f7       	brpl	.-8      	; 0x24a <DIO_SetPinVal+0x64>
     252:	82 2b       	or	r24, r18
     254:	82 bb       	out	0x12, r24	; 18
     256:	08 95       	ret
     258:	81 30       	cpi	r24, 0x01	; 1
     25a:	91 f0       	breq	.+36     	; 0x280 <DIO_SetPinVal+0x9a>
     25c:	28 f0       	brcs	.+10     	; 0x268 <DIO_SetPinVal+0x82>
     25e:	82 30       	cpi	r24, 0x02	; 2
     260:	d9 f0       	breq	.+54     	; 0x298 <DIO_SetPinVal+0xb2>
     262:	83 30       	cpi	r24, 0x03	; 3
     264:	29 f1       	breq	.+74     	; 0x2b0 <DIO_SetPinVal+0xca>
     266:	08 95       	ret
     268:	2b b3       	in	r18, 0x1b	; 27
     26a:	81 e0       	ldi	r24, 0x01	; 1
     26c:	90 e0       	ldi	r25, 0x00	; 0
     26e:	02 c0       	rjmp	.+4      	; 0x274 <DIO_SetPinVal+0x8e>
     270:	88 0f       	add	r24, r24
     272:	99 1f       	adc	r25, r25
     274:	6a 95       	dec	r22
     276:	e2 f7       	brpl	.-8      	; 0x270 <DIO_SetPinVal+0x8a>
     278:	80 95       	com	r24
     27a:	82 23       	and	r24, r18
     27c:	8b bb       	out	0x1b, r24	; 27
     27e:	08 95       	ret
     280:	28 b3       	in	r18, 0x18	; 24
     282:	81 e0       	ldi	r24, 0x01	; 1
     284:	90 e0       	ldi	r25, 0x00	; 0
     286:	02 c0       	rjmp	.+4      	; 0x28c <DIO_SetPinVal+0xa6>
     288:	88 0f       	add	r24, r24
     28a:	99 1f       	adc	r25, r25
     28c:	6a 95       	dec	r22
     28e:	e2 f7       	brpl	.-8      	; 0x288 <DIO_SetPinVal+0xa2>
     290:	80 95       	com	r24
     292:	82 23       	and	r24, r18
     294:	88 bb       	out	0x18, r24	; 24
     296:	08 95       	ret
     298:	25 b3       	in	r18, 0x15	; 21
     29a:	81 e0       	ldi	r24, 0x01	; 1
     29c:	90 e0       	ldi	r25, 0x00	; 0
     29e:	02 c0       	rjmp	.+4      	; 0x2a4 <DIO_SetPinVal+0xbe>
     2a0:	88 0f       	add	r24, r24
     2a2:	99 1f       	adc	r25, r25
     2a4:	6a 95       	dec	r22
     2a6:	e2 f7       	brpl	.-8      	; 0x2a0 <DIO_SetPinVal+0xba>
     2a8:	80 95       	com	r24
     2aa:	82 23       	and	r24, r18
     2ac:	85 bb       	out	0x15, r24	; 21
     2ae:	08 95       	ret
     2b0:	22 b3       	in	r18, 0x12	; 18
     2b2:	81 e0       	ldi	r24, 0x01	; 1
     2b4:	90 e0       	ldi	r25, 0x00	; 0
     2b6:	02 c0       	rjmp	.+4      	; 0x2bc <DIO_SetPinVal+0xd6>
     2b8:	88 0f       	add	r24, r24
     2ba:	99 1f       	adc	r25, r25
     2bc:	6a 95       	dec	r22
     2be:	e2 f7       	brpl	.-8      	; 0x2b8 <DIO_SetPinVal+0xd2>
     2c0:	80 95       	com	r24
     2c2:	82 23       	and	r24, r18
     2c4:	82 bb       	out	0x12, r24	; 18
     2c6:	08 95       	ret

000002c8 <DIO_SetPullUp>:

void DIO_SetPullUp(Uint8 Port,Uint8 Pin)
{
	switch(Port)
     2c8:	81 30       	cpi	r24, 0x01	; 1
     2ca:	b1 f0       	breq	.+44     	; 0x2f8 <DIO_SetPullUp+0x30>
     2cc:	28 f0       	brcs	.+10     	; 0x2d8 <DIO_SetPullUp+0x10>
     2ce:	82 30       	cpi	r24, 0x02	; 2
     2d0:	19 f1       	breq	.+70     	; 0x318 <DIO_SetPullUp+0x50>
     2d2:	83 30       	cpi	r24, 0x03	; 3
     2d4:	89 f1       	breq	.+98     	; 0x338 <DIO_SetPullUp+0x70>
     2d6:	08 95       	ret
	{
		case DIO_PORTA:
		clr_bit(DDRA,Pin);
     2d8:	2a b3       	in	r18, 0x1a	; 26
     2da:	81 e0       	ldi	r24, 0x01	; 1
     2dc:	90 e0       	ldi	r25, 0x00	; 0
     2de:	02 c0       	rjmp	.+4      	; 0x2e4 <DIO_SetPullUp+0x1c>
     2e0:	88 0f       	add	r24, r24
     2e2:	99 1f       	adc	r25, r25
     2e4:	6a 95       	dec	r22
     2e6:	e2 f7       	brpl	.-8      	; 0x2e0 <DIO_SetPullUp+0x18>
     2e8:	98 2f       	mov	r25, r24
     2ea:	90 95       	com	r25
     2ec:	92 23       	and	r25, r18
     2ee:	9a bb       	out	0x1a, r25	; 26
		set_bit(PORTA,Pin);
     2f0:	9b b3       	in	r25, 0x1b	; 27
     2f2:	89 2b       	or	r24, r25
     2f4:	8b bb       	out	0x1b, r24	; 27
		break;
     2f6:	08 95       	ret
		case DIO_PORTB:
		clr_bit(DDRB,Pin);
     2f8:	27 b3       	in	r18, 0x17	; 23
     2fa:	81 e0       	ldi	r24, 0x01	; 1
     2fc:	90 e0       	ldi	r25, 0x00	; 0
     2fe:	02 c0       	rjmp	.+4      	; 0x304 <DIO_SetPullUp+0x3c>
     300:	88 0f       	add	r24, r24
     302:	99 1f       	adc	r25, r25
     304:	6a 95       	dec	r22
     306:	e2 f7       	brpl	.-8      	; 0x300 <DIO_SetPullUp+0x38>
     308:	98 2f       	mov	r25, r24
     30a:	90 95       	com	r25
     30c:	92 23       	and	r25, r18
     30e:	97 bb       	out	0x17, r25	; 23
		set_bit(PORTB,Pin);
     310:	98 b3       	in	r25, 0x18	; 24
     312:	89 2b       	or	r24, r25
     314:	88 bb       	out	0x18, r24	; 24
		break;
     316:	08 95       	ret
		case DIO_PORTC:
		clr_bit(DDRC,Pin);
     318:	24 b3       	in	r18, 0x14	; 20
     31a:	81 e0       	ldi	r24, 0x01	; 1
     31c:	90 e0       	ldi	r25, 0x00	; 0
     31e:	02 c0       	rjmp	.+4      	; 0x324 <DIO_SetPullUp+0x5c>
     320:	88 0f       	add	r24, r24
     322:	99 1f       	adc	r25, r25
     324:	6a 95       	dec	r22
     326:	e2 f7       	brpl	.-8      	; 0x320 <DIO_SetPullUp+0x58>
     328:	98 2f       	mov	r25, r24
     32a:	90 95       	com	r25
     32c:	92 23       	and	r25, r18
     32e:	94 bb       	out	0x14, r25	; 20
		set_bit(PORTC,Pin);
     330:	95 b3       	in	r25, 0x15	; 21
     332:	89 2b       	or	r24, r25
     334:	85 bb       	out	0x15, r24	; 21
		break;
     336:	08 95       	ret
		case DIO_PORTD:
		clr_bit(DDRD,Pin);
     338:	21 b3       	in	r18, 0x11	; 17
     33a:	81 e0       	ldi	r24, 0x01	; 1
     33c:	90 e0       	ldi	r25, 0x00	; 0
     33e:	02 c0       	rjmp	.+4      	; 0x344 <DIO_SetPullUp+0x7c>
     340:	88 0f       	add	r24, r24
     342:	99 1f       	adc	r25, r25
     344:	6a 95       	dec	r22
     346:	e2 f7       	brpl	.-8      	; 0x340 <DIO_SetPullUp+0x78>
     348:	98 2f       	mov	r25, r24
     34a:	90 95       	com	r25
     34c:	92 23       	and	r25, r18
     34e:	91 bb       	out	0x11, r25	; 17
		set_bit(PORTD,Pin);
     350:	92 b3       	in	r25, 0x12	; 18
     352:	89 2b       	or	r24, r25
     354:	82 bb       	out	0x12, r24	; 18
     356:	08 95       	ret

00000358 <IRInit>:
 *  Author: eng_s
 */
#include "IR.h"
void IRInit(void)
{
	DIO_SetPinDir(IR_PORT,FRONT_IR_PIN,DIO_PIN_DIR_INPUT);
     358:	40 e0       	ldi	r20, 0x00	; 0
     35a:	62 e0       	ldi	r22, 0x02	; 2
     35c:	83 e0       	ldi	r24, 0x03	; 3
     35e:	0e 94 72 00 	call	0xe4	; 0xe4 <DIO_SetPinDir>
	DIO_SetPinDir(IR_PORT,BACK_IR_PIN,DIO_PIN_DIR_INPUT);
     362:	40 e0       	ldi	r20, 0x00	; 0
     364:	63 e0       	ldi	r22, 0x03	; 3
     366:	83 e0       	ldi	r24, 0x03	; 3
     368:	0e 94 72 00 	call	0xe4	; 0xe4 <DIO_SetPinDir>
	GICR  = 1<<INT0_EN  | 1<<INT1_EN;		/* Enable INT0 & INT1*/
     36c:	80 ec       	ldi	r24, 0xC0	; 192
     36e:	8b bf       	out	0x3b, r24	; 59
	MCUCR = 1<<INT0_RISINGEDGE_EN0 | 1<<INT0_RISINGEDGE_EN1 | 1<<INT1_RISINGEDGE_EN0 | 1<<INT1_RISINGEDGE_EN1;  // Trigger INT0 & INT1 on rising edge */
     370:	8f e0       	ldi	r24, 0x0F	; 15
     372:	85 bf       	out	0x35, r24	; 53
     374:	08 95       	ret

00000376 <LCDEN>:
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     376:	cf 93       	push	r28
     378:	df 93       	push	r29
     37a:	ec 01       	movw	r28, r24
     37c:	41 e0       	ldi	r20, 0x01	; 1
     37e:	6c 81       	ldd	r22, Y+4	; 0x04
     380:	89 81       	ldd	r24, Y+1	; 0x01
     382:	0e 94 f3 00 	call	0x1e6	; 0x1e6 <DIO_SetPinVal>
     386:	8f e8       	ldi	r24, 0x8F	; 143
     388:	91 e0       	ldi	r25, 0x01	; 1
     38a:	01 97       	sbiw	r24, 0x01	; 1
     38c:	f1 f7       	brne	.-4      	; 0x38a <LCDEN+0x14>
     38e:	00 c0       	rjmp	.+0      	; 0x390 <LCDEN+0x1a>
     390:	00 00       	nop
     392:	40 e0       	ldi	r20, 0x00	; 0
     394:	6c 81       	ldd	r22, Y+4	; 0x04
     396:	89 81       	ldd	r24, Y+1	; 0x01
     398:	0e 94 f3 00 	call	0x1e6	; 0x1e6 <DIO_SetPinVal>
     39c:	8f e8       	ldi	r24, 0x8F	; 143
     39e:	91 e0       	ldi	r25, 0x01	; 1
     3a0:	01 97       	sbiw	r24, 0x01	; 1
     3a2:	f1 f7       	brne	.-4      	; 0x3a0 <LCDEN+0x2a>
     3a4:	00 c0       	rjmp	.+0      	; 0x3a6 <LCDEN+0x30>
     3a6:	00 00       	nop
     3a8:	df 91       	pop	r29
     3aa:	cf 91       	pop	r28
     3ac:	08 95       	ret

000003ae <PortWrite>:
     3ae:	1f 93       	push	r17
     3b0:	cf 93       	push	r28
     3b2:	df 93       	push	r29
     3b4:	ec 01       	movw	r28, r24
     3b6:	16 2f       	mov	r17, r22
     3b8:	88 81       	ld	r24, Y
     3ba:	81 11       	cpse	r24, r1
     3bc:	35 c0       	rjmp	.+106    	; 0x428 <__EEPROM_REGION_LENGTH__+0x28>
     3be:	60 ff       	sbrs	r22, 0
     3c0:	06 c0       	rjmp	.+12     	; 0x3ce <PortWrite+0x20>
     3c2:	41 e0       	ldi	r20, 0x01	; 1
     3c4:	6e 81       	ldd	r22, Y+6	; 0x06
     3c6:	8d 81       	ldd	r24, Y+5	; 0x05
     3c8:	0e 94 f3 00 	call	0x1e6	; 0x1e6 <DIO_SetPinVal>
     3cc:	05 c0       	rjmp	.+10     	; 0x3d8 <PortWrite+0x2a>
     3ce:	40 e0       	ldi	r20, 0x00	; 0
     3d0:	6e 81       	ldd	r22, Y+6	; 0x06
     3d2:	8d 81       	ldd	r24, Y+5	; 0x05
     3d4:	0e 94 f3 00 	call	0x1e6	; 0x1e6 <DIO_SetPinVal>
     3d8:	11 ff       	sbrs	r17, 1
     3da:	06 c0       	rjmp	.+12     	; 0x3e8 <PortWrite+0x3a>
     3dc:	41 e0       	ldi	r20, 0x01	; 1
     3de:	6f 81       	ldd	r22, Y+7	; 0x07
     3e0:	8d 81       	ldd	r24, Y+5	; 0x05
     3e2:	0e 94 f3 00 	call	0x1e6	; 0x1e6 <DIO_SetPinVal>
     3e6:	05 c0       	rjmp	.+10     	; 0x3f2 <PortWrite+0x44>
     3e8:	40 e0       	ldi	r20, 0x00	; 0
     3ea:	6f 81       	ldd	r22, Y+7	; 0x07
     3ec:	8d 81       	ldd	r24, Y+5	; 0x05
     3ee:	0e 94 f3 00 	call	0x1e6	; 0x1e6 <DIO_SetPinVal>
     3f2:	12 ff       	sbrs	r17, 2
     3f4:	06 c0       	rjmp	.+12     	; 0x402 <__EEPROM_REGION_LENGTH__+0x2>
     3f6:	41 e0       	ldi	r20, 0x01	; 1
     3f8:	68 85       	ldd	r22, Y+8	; 0x08
     3fa:	8d 81       	ldd	r24, Y+5	; 0x05
     3fc:	0e 94 f3 00 	call	0x1e6	; 0x1e6 <DIO_SetPinVal>
     400:	05 c0       	rjmp	.+10     	; 0x40c <__EEPROM_REGION_LENGTH__+0xc>
     402:	40 e0       	ldi	r20, 0x00	; 0
     404:	68 85       	ldd	r22, Y+8	; 0x08
     406:	8d 81       	ldd	r24, Y+5	; 0x05
     408:	0e 94 f3 00 	call	0x1e6	; 0x1e6 <DIO_SetPinVal>
     40c:	13 ff       	sbrs	r17, 3
     40e:	06 c0       	rjmp	.+12     	; 0x41c <__EEPROM_REGION_LENGTH__+0x1c>
     410:	41 e0       	ldi	r20, 0x01	; 1
     412:	69 85       	ldd	r22, Y+9	; 0x09
     414:	8d 81       	ldd	r24, Y+5	; 0x05
     416:	0e 94 f3 00 	call	0x1e6	; 0x1e6 <DIO_SetPinVal>
     41a:	09 c0       	rjmp	.+18     	; 0x42e <__EEPROM_REGION_LENGTH__+0x2e>
     41c:	40 e0       	ldi	r20, 0x00	; 0
     41e:	69 85       	ldd	r22, Y+9	; 0x09
     420:	8d 81       	ldd	r24, Y+5	; 0x05
     422:	0e 94 f3 00 	call	0x1e6	; 0x1e6 <DIO_SetPinVal>
     426:	03 c0       	rjmp	.+6      	; 0x42e <__EEPROM_REGION_LENGTH__+0x2e>
     428:	8d 81       	ldd	r24, Y+5	; 0x05
     42a:	0e 94 e3 00 	call	0x1c6	; 0x1c6 <DIO_SetPortVal>
     42e:	df 91       	pop	r29
     430:	cf 91       	pop	r28
     432:	1f 91       	pop	r17
     434:	08 95       	ret

00000436 <cmd>:
     436:	1f 93       	push	r17
     438:	cf 93       	push	r28
     43a:	df 93       	push	r29
     43c:	ec 01       	movw	r28, r24
     43e:	16 2f       	mov	r17, r22
     440:	40 e0       	ldi	r20, 0x00	; 0
     442:	6a 81       	ldd	r22, Y+2	; 0x02
     444:	89 81       	ldd	r24, Y+1	; 0x01
     446:	0e 94 f3 00 	call	0x1e6	; 0x1e6 <DIO_SetPinVal>
     44a:	88 81       	ld	r24, Y
     44c:	81 11       	cpse	r24, r1
     44e:	12 c0       	rjmp	.+36     	; 0x474 <cmd+0x3e>
     450:	61 2f       	mov	r22, r17
     452:	62 95       	swap	r22
     454:	6f 70       	andi	r22, 0x0F	; 15
     456:	ce 01       	movw	r24, r28
     458:	0e 94 d7 01 	call	0x3ae	; 0x3ae <PortWrite>
     45c:	ce 01       	movw	r24, r28
     45e:	0e 94 bb 01 	call	0x376	; 0x376 <LCDEN>
     462:	61 2f       	mov	r22, r17
     464:	6f 70       	andi	r22, 0x0F	; 15
     466:	ce 01       	movw	r24, r28
     468:	0e 94 d7 01 	call	0x3ae	; 0x3ae <PortWrite>
     46c:	ce 01       	movw	r24, r28
     46e:	0e 94 bb 01 	call	0x376	; 0x376 <LCDEN>
     472:	07 c0       	rjmp	.+14     	; 0x482 <cmd+0x4c>
     474:	61 2f       	mov	r22, r17
     476:	ce 01       	movw	r24, r28
     478:	0e 94 d7 01 	call	0x3ae	; 0x3ae <PortWrite>
     47c:	ce 01       	movw	r24, r28
     47e:	0e 94 bb 01 	call	0x376	; 0x376 <LCDEN>
     482:	df 91       	pop	r29
     484:	cf 91       	pop	r28
     486:	1f 91       	pop	r17
     488:	08 95       	ret

0000048a <LCDInit>:
     48a:	cf 93       	push	r28
     48c:	df 93       	push	r29
     48e:	ec 01       	movw	r28, r24
     490:	41 e0       	ldi	r20, 0x01	; 1
     492:	6a 81       	ldd	r22, Y+2	; 0x02
     494:	89 81       	ldd	r24, Y+1	; 0x01
     496:	0e 94 72 00 	call	0xe4	; 0xe4 <DIO_SetPinDir>
     49a:	41 e0       	ldi	r20, 0x01	; 1
     49c:	6b 81       	ldd	r22, Y+3	; 0x03
     49e:	89 81       	ldd	r24, Y+1	; 0x01
     4a0:	0e 94 72 00 	call	0xe4	; 0xe4 <DIO_SetPinDir>
     4a4:	41 e0       	ldi	r20, 0x01	; 1
     4a6:	6c 81       	ldd	r22, Y+4	; 0x04
     4a8:	89 81       	ldd	r24, Y+1	; 0x01
     4aa:	0e 94 72 00 	call	0xe4	; 0xe4 <DIO_SetPinDir>
     4ae:	40 e0       	ldi	r20, 0x00	; 0
     4b0:	6b 81       	ldd	r22, Y+3	; 0x03
     4b2:	89 81       	ldd	r24, Y+1	; 0x01
     4b4:	0e 94 f3 00 	call	0x1e6	; 0x1e6 <DIO_SetPinVal>
     4b8:	88 81       	ld	r24, Y
     4ba:	81 11       	cpse	r24, r1
     4bc:	3c c0       	rjmp	.+120    	; 0x536 <LCDInit+0xac>
     4be:	41 e0       	ldi	r20, 0x01	; 1
     4c0:	6e 81       	ldd	r22, Y+6	; 0x06
     4c2:	8d 81       	ldd	r24, Y+5	; 0x05
     4c4:	0e 94 72 00 	call	0xe4	; 0xe4 <DIO_SetPinDir>
     4c8:	41 e0       	ldi	r20, 0x01	; 1
     4ca:	6f 81       	ldd	r22, Y+7	; 0x07
     4cc:	8d 81       	ldd	r24, Y+5	; 0x05
     4ce:	0e 94 72 00 	call	0xe4	; 0xe4 <DIO_SetPinDir>
     4d2:	41 e0       	ldi	r20, 0x01	; 1
     4d4:	68 85       	ldd	r22, Y+8	; 0x08
     4d6:	8d 81       	ldd	r24, Y+5	; 0x05
     4d8:	0e 94 72 00 	call	0xe4	; 0xe4 <DIO_SetPinDir>
     4dc:	41 e0       	ldi	r20, 0x01	; 1
     4de:	69 85       	ldd	r22, Y+9	; 0x09
     4e0:	8d 81       	ldd	r24, Y+5	; 0x05
     4e2:	0e 94 72 00 	call	0xe4	; 0xe4 <DIO_SetPinDir>
     4e6:	2f ef       	ldi	r18, 0xFF	; 255
     4e8:	89 ef       	ldi	r24, 0xF9	; 249
     4ea:	90 e0       	ldi	r25, 0x00	; 0
     4ec:	21 50       	subi	r18, 0x01	; 1
     4ee:	80 40       	sbci	r24, 0x00	; 0
     4f0:	90 40       	sbci	r25, 0x00	; 0
     4f2:	e1 f7       	brne	.-8      	; 0x4ec <LCDInit+0x62>
     4f4:	00 c0       	rjmp	.+0      	; 0x4f6 <LCDInit+0x6c>
     4f6:	00 00       	nop
     4f8:	63 e3       	ldi	r22, 0x33	; 51
     4fa:	ce 01       	movw	r24, r28
     4fc:	0e 94 1b 02 	call	0x436	; 0x436 <cmd>
     500:	8f e9       	ldi	r24, 0x9F	; 159
     502:	9f e0       	ldi	r25, 0x0F	; 15
     504:	01 97       	sbiw	r24, 0x01	; 1
     506:	f1 f7       	brne	.-4      	; 0x504 <LCDInit+0x7a>
     508:	00 c0       	rjmp	.+0      	; 0x50a <LCDInit+0x80>
     50a:	00 00       	nop
     50c:	62 e3       	ldi	r22, 0x32	; 50
     50e:	ce 01       	movw	r24, r28
     510:	0e 94 1b 02 	call	0x436	; 0x436 <cmd>
     514:	8f e9       	ldi	r24, 0x9F	; 159
     516:	9f e0       	ldi	r25, 0x0F	; 15
     518:	01 97       	sbiw	r24, 0x01	; 1
     51a:	f1 f7       	brne	.-4      	; 0x518 <LCDInit+0x8e>
     51c:	00 c0       	rjmp	.+0      	; 0x51e <LCDInit+0x94>
     51e:	00 00       	nop
     520:	68 e2       	ldi	r22, 0x28	; 40
     522:	ce 01       	movw	r24, r28
     524:	0e 94 1b 02 	call	0x436	; 0x436 <cmd>
     528:	8f e9       	ldi	r24, 0x9F	; 159
     52a:	9f e0       	ldi	r25, 0x0F	; 15
     52c:	01 97       	sbiw	r24, 0x01	; 1
     52e:	f1 f7       	brne	.-4      	; 0x52c <LCDInit+0xa2>
     530:	00 c0       	rjmp	.+0      	; 0x532 <LCDInit+0xa8>
     532:	00 00       	nop
     534:	17 c0       	rjmp	.+46     	; 0x564 <LCDInit+0xda>
     536:	6f ef       	ldi	r22, 0xFF	; 255
     538:	8d 81       	ldd	r24, Y+5	; 0x05
     53a:	0e 94 49 00 	call	0x92	; 0x92 <DIO_SetPortDir>
     53e:	9f ef       	ldi	r25, 0xFF	; 255
     540:	29 ef       	ldi	r18, 0xF9	; 249
     542:	80 e0       	ldi	r24, 0x00	; 0
     544:	91 50       	subi	r25, 0x01	; 1
     546:	20 40       	sbci	r18, 0x00	; 0
     548:	80 40       	sbci	r24, 0x00	; 0
     54a:	e1 f7       	brne	.-8      	; 0x544 <LCDInit+0xba>
     54c:	00 c0       	rjmp	.+0      	; 0x54e <LCDInit+0xc4>
     54e:	00 00       	nop
     550:	68 e3       	ldi	r22, 0x38	; 56
     552:	ce 01       	movw	r24, r28
     554:	0e 94 1b 02 	call	0x436	; 0x436 <cmd>
     558:	8f e9       	ldi	r24, 0x9F	; 159
     55a:	9f e0       	ldi	r25, 0x0F	; 15
     55c:	01 97       	sbiw	r24, 0x01	; 1
     55e:	f1 f7       	brne	.-4      	; 0x55c <LCDInit+0xd2>
     560:	00 c0       	rjmp	.+0      	; 0x562 <LCDInit+0xd8>
     562:	00 00       	nop
     564:	63 e0       	ldi	r22, 0x03	; 3
     566:	ce 01       	movw	r24, r28
     568:	0e 94 1b 02 	call	0x436	; 0x436 <cmd>
     56c:	8f e1       	ldi	r24, 0x1F	; 31
     56e:	9e e4       	ldi	r25, 0x4E	; 78
     570:	01 97       	sbiw	r24, 0x01	; 1
     572:	f1 f7       	brne	.-4      	; 0x570 <LCDInit+0xe6>
     574:	00 c0       	rjmp	.+0      	; 0x576 <LCDInit+0xec>
     576:	00 00       	nop
     578:	63 e0       	ldi	r22, 0x03	; 3
     57a:	ce 01       	movw	r24, r28
     57c:	0e 94 1b 02 	call	0x436	; 0x436 <cmd>
     580:	8f ed       	ldi	r24, 0xDF	; 223
     582:	9b ea       	ldi	r25, 0xAB	; 171
     584:	01 97       	sbiw	r24, 0x01	; 1
     586:	f1 f7       	brne	.-4      	; 0x584 <LCDInit+0xfa>
     588:	00 c0       	rjmp	.+0      	; 0x58a <LCDInit+0x100>
     58a:	00 00       	nop
     58c:	63 e0       	ldi	r22, 0x03	; 3
     58e:	ce 01       	movw	r24, r28
     590:	0e 94 1b 02 	call	0x436	; 0x436 <cmd>
     594:	66 e0       	ldi	r22, 0x06	; 6
     596:	ce 01       	movw	r24, r28
     598:	0e 94 1b 02 	call	0x436	; 0x436 <cmd>
     59c:	8f e9       	ldi	r24, 0x9F	; 159
     59e:	9f e0       	ldi	r25, 0x0F	; 15
     5a0:	01 97       	sbiw	r24, 0x01	; 1
     5a2:	f1 f7       	brne	.-4      	; 0x5a0 <LCDInit+0x116>
     5a4:	00 c0       	rjmp	.+0      	; 0x5a6 <LCDInit+0x11c>
     5a6:	00 00       	nop
     5a8:	6c e0       	ldi	r22, 0x0C	; 12
     5aa:	ce 01       	movw	r24, r28
     5ac:	0e 94 1b 02 	call	0x436	; 0x436 <cmd>
     5b0:	8f e9       	ldi	r24, 0x9F	; 159
     5b2:	9f e0       	ldi	r25, 0x0F	; 15
     5b4:	01 97       	sbiw	r24, 0x01	; 1
     5b6:	f1 f7       	brne	.-4      	; 0x5b4 <LCDInit+0x12a>
     5b8:	00 c0       	rjmp	.+0      	; 0x5ba <LCDInit+0x130>
     5ba:	00 00       	nop
     5bc:	60 e8       	ldi	r22, 0x80	; 128
     5be:	ce 01       	movw	r24, r28
     5c0:	0e 94 1b 02 	call	0x436	; 0x436 <cmd>
     5c4:	8f e9       	ldi	r24, 0x9F	; 159
     5c6:	9f e0       	ldi	r25, 0x0F	; 15
     5c8:	01 97       	sbiw	r24, 0x01	; 1
     5ca:	f1 f7       	brne	.-4      	; 0x5c8 <LCDInit+0x13e>
     5cc:	00 c0       	rjmp	.+0      	; 0x5ce <LCDInit+0x144>
     5ce:	00 00       	nop
     5d0:	df 91       	pop	r29
     5d2:	cf 91       	pop	r28
     5d4:	08 95       	ret

000005d6 <writeData>:
     5d6:	1f 93       	push	r17
     5d8:	cf 93       	push	r28
     5da:	df 93       	push	r29
     5dc:	ec 01       	movw	r28, r24
     5de:	16 2f       	mov	r17, r22
     5e0:	41 e0       	ldi	r20, 0x01	; 1
     5e2:	6a 81       	ldd	r22, Y+2	; 0x02
     5e4:	89 81       	ldd	r24, Y+1	; 0x01
     5e6:	0e 94 f3 00 	call	0x1e6	; 0x1e6 <DIO_SetPinVal>
     5ea:	88 81       	ld	r24, Y
     5ec:	81 11       	cpse	r24, r1
     5ee:	12 c0       	rjmp	.+36     	; 0x614 <writeData+0x3e>
     5f0:	61 2f       	mov	r22, r17
     5f2:	62 95       	swap	r22
     5f4:	6f 70       	andi	r22, 0x0F	; 15
     5f6:	ce 01       	movw	r24, r28
     5f8:	0e 94 d7 01 	call	0x3ae	; 0x3ae <PortWrite>
     5fc:	ce 01       	movw	r24, r28
     5fe:	0e 94 bb 01 	call	0x376	; 0x376 <LCDEN>
     602:	61 2f       	mov	r22, r17
     604:	6f 70       	andi	r22, 0x0F	; 15
     606:	ce 01       	movw	r24, r28
     608:	0e 94 d7 01 	call	0x3ae	; 0x3ae <PortWrite>
     60c:	ce 01       	movw	r24, r28
     60e:	0e 94 bb 01 	call	0x376	; 0x376 <LCDEN>
     612:	07 c0       	rjmp	.+14     	; 0x622 <writeData+0x4c>
     614:	61 2f       	mov	r22, r17
     616:	ce 01       	movw	r24, r28
     618:	0e 94 d7 01 	call	0x3ae	; 0x3ae <PortWrite>
     61c:	ce 01       	movw	r24, r28
     61e:	0e 94 bb 01 	call	0x376	; 0x376 <LCDEN>
     622:	df 91       	pop	r29
     624:	cf 91       	pop	r28
     626:	1f 91       	pop	r17
     628:	08 95       	ret

0000062a <LcdSetCursor>:
     62a:	20 e4       	ldi	r18, 0x40	; 64
     62c:	62 9f       	mul	r22, r18
     62e:	40 0d       	add	r20, r0
     630:	11 24       	eor	r1, r1
     632:	64 2f       	mov	r22, r20
     634:	60 68       	ori	r22, 0x80	; 128
     636:	0e 94 1b 02 	call	0x436	; 0x436 <cmd>
     63a:	08 95       	ret

0000063c <Clear>:
     63c:	61 e0       	ldi	r22, 0x01	; 1
     63e:	0e 94 1b 02 	call	0x436	; 0x436 <cmd>
     642:	08 95       	ret

00000644 <writeString>:
	{
		cmd(lcd,0x10);
		_delay_ms(1);
	}
}
void writeString(LCD *lcd,char *LINE){
     644:	ef 92       	push	r14
     646:	ff 92       	push	r15
     648:	0f 93       	push	r16
     64a:	1f 93       	push	r17
     64c:	cf 93       	push	r28
     64e:	df 93       	push	r29
     650:	7c 01       	movw	r14, r24
     652:	8b 01       	movw	r16, r22
	int i;
	for (i = 0 ; LINE[i] != '\0' ; i++)
     654:	c0 e0       	ldi	r28, 0x00	; 0
     656:	d0 e0       	ldi	r29, 0x00	; 0
     658:	04 c0       	rjmp	.+8      	; 0x662 <writeString+0x1e>
	{
		writeData(lcd,LINE[i]);
     65a:	c7 01       	movw	r24, r14
     65c:	0e 94 eb 02 	call	0x5d6	; 0x5d6 <writeData>
		_delay_ms(1);
	}
}
void writeString(LCD *lcd,char *LINE){
	int i;
	for (i = 0 ; LINE[i] != '\0' ; i++)
     660:	21 96       	adiw	r28, 0x01	; 1
     662:	f8 01       	movw	r30, r16
     664:	ec 0f       	add	r30, r28
     666:	fd 1f       	adc	r31, r29
     668:	60 81       	ld	r22, Z
     66a:	61 11       	cpse	r22, r1
     66c:	f6 cf       	rjmp	.-20     	; 0x65a <writeString+0x16>
	{
		writeData(lcd,LINE[i]);
	}
}
     66e:	df 91       	pop	r29
     670:	cf 91       	pop	r28
     672:	1f 91       	pop	r17
     674:	0f 91       	pop	r16
     676:	ff 90       	pop	r15
     678:	ef 90       	pop	r14
     67a:	08 95       	ret

0000067c <SystemInit>:


void SystemInit(void)
{
	
	Lcd1.mode = LCD_4BIT_MODE;
     67c:	e7 ed       	ldi	r30, 0xD7	; 215
     67e:	f0 e0       	ldi	r31, 0x00	; 0
     680:	10 82       	st	Z, r1
	Lcd1.controlPort = DIO_PORTB;
     682:	81 e0       	ldi	r24, 0x01	; 1
     684:	81 83       	std	Z+1, r24	; 0x01
	Lcd1.RSPin = DIO_PIN_1;
     686:	82 83       	std	Z+2, r24	; 0x02
	Lcd1.RWPin = DIO_PIN_2;
     688:	82 e0       	ldi	r24, 0x02	; 2
     68a:	83 83       	std	Z+3, r24	; 0x03
	Lcd1.ENPin = DIO_PIN_3;
     68c:	83 e0       	ldi	r24, 0x03	; 3
     68e:	84 83       	std	Z+4, r24	; 0x04
	Lcd1.dataPort = DIO_PORTA;
     690:	15 82       	std	Z+5, r1	; 0x05
	Lcd1.D4Pin = DIO_PIN_4;
     692:	84 e0       	ldi	r24, 0x04	; 4
     694:	86 83       	std	Z+6, r24	; 0x06
	Lcd1.D5Pin = DIO_PIN_5;
     696:	85 e0       	ldi	r24, 0x05	; 5
     698:	87 83       	std	Z+7, r24	; 0x07
	Lcd1.D6Pin = DIO_PIN_6;
     69a:	86 e0       	ldi	r24, 0x06	; 6
     69c:	80 87       	std	Z+8, r24	; 0x08
	Lcd1.D7Pin = DIO_PIN_7;
     69e:	87 e0       	ldi	r24, 0x07	; 7
     6a0:	81 87       	std	Z+9, r24	; 0x09
	LCDInit(&Lcd1);
     6a2:	cf 01       	movw	r24, r30
     6a4:	0e 94 45 02 	call	0x48a	; 0x48a <LCDInit>
	UltraSonic_init();
     6a8:	0e 94 2d 09 	call	0x125a	; 0x125a <UltraSonic_init>
	ServoInit();
     6ac:	0e 94 9e 05 	call	0xb3c	; 0xb3c <ServoInit>
	IRInit();
     6b0:	0e 94 ac 01 	call	0x358	; 0x358 <IRInit>
	Motor_init();
     6b4:	0e 94 ee 04 	call	0x9dc	; 0x9dc <Motor_init>
	sei();
     6b8:	78 94       	sei
     6ba:	08 95       	ret

000006bc <main>:
}

int main(void)
{
    /* Replace with your application code */
	SystemInit();
     6bc:	0e 94 3e 03 	call	0x67c	; 0x67c <SystemInit>
	int speed = 70 , count = 0;
     6c0:	e1 2c       	mov	r14, r1
     6c2:	f1 2c       	mov	r15, r1
     6c4:	06 e4       	ldi	r16, 0x46	; 70
     6c6:	10 e0       	ldi	r17, 0x00	; 0
    while (1) 
    {
		if(UltraSonic_Distance()>20)
     6c8:	0e 94 7b 09 	call	0x12f6	; 0x12f6 <UltraSonic_Distance>
     6cc:	20 e0       	ldi	r18, 0x00	; 0
     6ce:	30 e0       	ldi	r19, 0x00	; 0
     6d0:	40 ea       	ldi	r20, 0xA0	; 160
     6d2:	51 e4       	ldi	r21, 0x41	; 65
     6d4:	0e 94 f0 0a 	call	0x15e0	; 0x15e0 <__gesf2>
     6d8:	18 16       	cp	r1, r24
     6da:	fc f4       	brge	.+62     	; 0x71a <main+0x5e>
		{
 			LcdSetCursor(&Lcd1,0,0);
     6dc:	40 e0       	ldi	r20, 0x00	; 0
     6de:	60 e0       	ldi	r22, 0x00	; 0
     6e0:	87 ed       	ldi	r24, 0xD7	; 215
     6e2:	90 e0       	ldi	r25, 0x00	; 0
     6e4:	0e 94 15 03 	call	0x62a	; 0x62a <LcdSetCursor>
			writeString(&Lcd1,"Distance > 20 cm");
     6e8:	60 e6       	ldi	r22, 0x60	; 96
     6ea:	70 e0       	ldi	r23, 0x00	; 0
     6ec:	87 ed       	ldi	r24, 0xD7	; 215
     6ee:	90 e0       	ldi	r25, 0x00	; 0
     6f0:	0e 94 22 03 	call	0x644	; 0x644 <writeString>
			LcdSetCursor(&Lcd1,1,0);
     6f4:	40 e0       	ldi	r20, 0x00	; 0
     6f6:	61 e0       	ldi	r22, 0x01	; 1
     6f8:	87 ed       	ldi	r24, 0xD7	; 215
     6fa:	90 e0       	ldi	r25, 0x00	; 0
     6fc:	0e 94 15 03 	call	0x62a	; 0x62a <LcdSetCursor>
			writeString(&Lcd1,"move foreword");
     700:	61 e7       	ldi	r22, 0x71	; 113
     702:	70 e0       	ldi	r23, 0x00	; 0
     704:	87 ed       	ldi	r24, 0xD7	; 215
     706:	90 e0       	ldi	r25, 0x00	; 0
     708:	0e 94 22 03 	call	0x644	; 0x644 <writeString>
			Motor_Speet(100);
     70c:	84 e6       	ldi	r24, 0x64	; 100
     70e:	90 e0       	ldi	r25, 0x00	; 0
     710:	0e 94 1f 05 	call	0xa3e	; 0xa3e <Motor_Speet>
			Motor_foroword();
     714:	0e 94 35 05 	call	0xa6a	; 0xa6a <Motor_foroword>
     718:	d7 cf       	rjmp	.-82     	; 0x6c8 <main+0xc>
		} 
		else if(UltraSonic_Distance()>5 && UltraSonic_Distance()<=20)
     71a:	0e 94 7b 09 	call	0x12f6	; 0x12f6 <UltraSonic_Distance>
     71e:	20 e0       	ldi	r18, 0x00	; 0
     720:	30 e0       	ldi	r19, 0x00	; 0
     722:	40 ea       	ldi	r20, 0xA0	; 160
     724:	50 e4       	ldi	r21, 0x40	; 64
     726:	0e 94 f0 0a 	call	0x15e0	; 0x15e0 <__gesf2>
     72a:	18 16       	cp	r1, r24
     72c:	0c f0       	brlt	.+2      	; 0x730 <main+0x74>
     72e:	81 c0       	rjmp	.+258    	; 0x832 <__DATA_REGION_LENGTH__+0x32>
     730:	0e 94 7b 09 	call	0x12f6	; 0x12f6 <UltraSonic_Distance>
     734:	20 e0       	ldi	r18, 0x00	; 0
     736:	30 e0       	ldi	r19, 0x00	; 0
     738:	40 ea       	ldi	r20, 0xA0	; 160
     73a:	51 e4       	ldi	r21, 0x41	; 65
     73c:	0e 94 c7 09 	call	0x138e	; 0x138e <__cmpsf2>
     740:	18 16       	cp	r1, r24
     742:	0c f4       	brge	.+2      	; 0x746 <main+0x8a>
     744:	76 c0       	rjmp	.+236    	; 0x832 <__DATA_REGION_LENGTH__+0x32>
		{
			LcdSetCursor(&Lcd1,0,0);
     746:	40 e0       	ldi	r20, 0x00	; 0
     748:	60 e0       	ldi	r22, 0x00	; 0
     74a:	87 ed       	ldi	r24, 0xD7	; 215
     74c:	90 e0       	ldi	r25, 0x00	; 0
     74e:	0e 94 15 03 	call	0x62a	; 0x62a <LcdSetCursor>
			writeString(&Lcd1,"Distance < 20 cm");
     752:	6f e7       	ldi	r22, 0x7F	; 127
     754:	70 e0       	ldi	r23, 0x00	; 0
     756:	87 ed       	ldi	r24, 0xD7	; 215
     758:	90 e0       	ldi	r25, 0x00	; 0
     75a:	0e 94 22 03 	call	0x644	; 0x644 <writeString>
			LcdSetCursor(&Lcd1,1,0);
     75e:	40 e0       	ldi	r20, 0x00	; 0
     760:	61 e0       	ldi	r22, 0x01	; 1
     762:	87 ed       	ldi	r24, 0xD7	; 215
     764:	90 e0       	ldi	r25, 0x00	; 0
     766:	0e 94 15 03 	call	0x62a	; 0x62a <LcdSetCursor>
			writeString(&Lcd1,"scanning for output");
     76a:	60 e9       	ldi	r22, 0x90	; 144
     76c:	70 e0       	ldi	r23, 0x00	; 0
     76e:	87 ed       	ldi	r24, 0xD7	; 215
     770:	90 e0       	ldi	r25, 0x00	; 0
     772:	0e 94 22 03 	call	0x644	; 0x644 <writeString>
			Motor_Stop();
     776:	0e 94 89 05 	call	0xb12	; 0xb12 <Motor_Stop>
			ServoGoToAngle(-90);
     77a:	86 ea       	ldi	r24, 0xA6	; 166
     77c:	0e 94 a9 05 	call	0xb52	; 0xb52 <ServoGoToAngle>
			if (UltraSonic_Distance()>20)
     780:	0e 94 7b 09 	call	0x12f6	; 0x12f6 <UltraSonic_Distance>
     784:	20 e0       	ldi	r18, 0x00	; 0
     786:	30 e0       	ldi	r19, 0x00	; 0
     788:	40 ea       	ldi	r20, 0xA0	; 160
     78a:	51 e4       	ldi	r21, 0x41	; 65
     78c:	0e 94 f0 0a 	call	0x15e0	; 0x15e0 <__gesf2>
     790:	18 16       	cp	r1, r24
     792:	8c f4       	brge	.+34     	; 0x7b6 <main+0xfa>
			{
				Motor_Left();
     794:	0e 94 5f 05 	call	0xabe	; 0xabe <Motor_Left>
     798:	2f ef       	ldi	r18, 0xFF	; 255
     79a:	89 e6       	ldi	r24, 0x69	; 105
     79c:	98 e1       	ldi	r25, 0x18	; 24
     79e:	21 50       	subi	r18, 0x01	; 1
     7a0:	80 40       	sbci	r24, 0x00	; 0
     7a2:	90 40       	sbci	r25, 0x00	; 0
     7a4:	e1 f7       	brne	.-8      	; 0x79e <main+0xe2>
     7a6:	00 c0       	rjmp	.+0      	; 0x7a8 <main+0xec>
     7a8:	00 00       	nop
				_delay_ms(500);
				speed = 100;
				ServoGoToAngle(0);
     7aa:	80 e0       	ldi	r24, 0x00	; 0
     7ac:	0e 94 a9 05 	call	0xb52	; 0xb52 <ServoGoToAngle>
			ServoGoToAngle(-90);
			if (UltraSonic_Distance()>20)
			{
				Motor_Left();
				_delay_ms(500);
				speed = 100;
     7b0:	04 e6       	ldi	r16, 0x64	; 100
     7b2:	10 e0       	ldi	r17, 0x00	; 0
     7b4:	21 c0       	rjmp	.+66     	; 0x7f8 <main+0x13c>
				ServoGoToAngle(0);
			} 
			else
			{
				ServoGoToAngle(90);
     7b6:	8a e5       	ldi	r24, 0x5A	; 90
     7b8:	0e 94 a9 05 	call	0xb52	; 0xb52 <ServoGoToAngle>
				if (UltraSonic_Distance()>20)
     7bc:	0e 94 7b 09 	call	0x12f6	; 0x12f6 <UltraSonic_Distance>
     7c0:	20 e0       	ldi	r18, 0x00	; 0
     7c2:	30 e0       	ldi	r19, 0x00	; 0
     7c4:	40 ea       	ldi	r20, 0xA0	; 160
     7c6:	51 e4       	ldi	r21, 0x41	; 65
     7c8:	0e 94 f0 0a 	call	0x15e0	; 0x15e0 <__gesf2>
     7cc:	18 16       	cp	r1, r24
     7ce:	8c f4       	brge	.+34     	; 0x7f2 <main+0x136>
				{
					Motor_Right();
     7d0:	0e 94 74 05 	call	0xae8	; 0xae8 <Motor_Right>
     7d4:	2f ef       	ldi	r18, 0xFF	; 255
     7d6:	89 e6       	ldi	r24, 0x69	; 105
     7d8:	98 e1       	ldi	r25, 0x18	; 24
     7da:	21 50       	subi	r18, 0x01	; 1
     7dc:	80 40       	sbci	r24, 0x00	; 0
     7de:	90 40       	sbci	r25, 0x00	; 0
     7e0:	e1 f7       	brne	.-8      	; 0x7da <main+0x11e>
     7e2:	00 c0       	rjmp	.+0      	; 0x7e4 <main+0x128>
     7e4:	00 00       	nop
					_delay_ms(500);
					speed = 100;
					ServoGoToAngle(0);
     7e6:	80 e0       	ldi	r24, 0x00	; 0
     7e8:	0e 94 a9 05 	call	0xb52	; 0xb52 <ServoGoToAngle>
				ServoGoToAngle(90);
				if (UltraSonic_Distance()>20)
				{
					Motor_Right();
					_delay_ms(500);
					speed = 100;
     7ec:	04 e6       	ldi	r16, 0x64	; 100
     7ee:	10 e0       	ldi	r17, 0x00	; 0
     7f0:	03 c0       	rjmp	.+6      	; 0x7f8 <main+0x13c>
					ServoGoToAngle(0);
				}
				else
				{
					ServoGoToAngle(0);
     7f2:	80 e0       	ldi	r24, 0x00	; 0
     7f4:	0e 94 a9 05 	call	0xb52	; 0xb52 <ServoGoToAngle>
				}
			}
			if (speed > 30 && count == 50)
     7f8:	0f 31       	cpi	r16, 0x1F	; 31
     7fa:	11 05       	cpc	r17, r1
     7fc:	44 f0       	brlt	.+16     	; 0x80e <__DATA_REGION_LENGTH__+0xe>
     7fe:	22 e3       	ldi	r18, 0x32	; 50
     800:	e2 16       	cp	r14, r18
     802:	f1 04       	cpc	r15, r1
     804:	21 f4       	brne	.+8      	; 0x80e <__DATA_REGION_LENGTH__+0xe>
			{
				speed --;
     806:	01 50       	subi	r16, 0x01	; 1
     808:	11 09       	sbc	r17, r1
				count = 0;
     80a:	e1 2c       	mov	r14, r1
     80c:	f1 2c       	mov	r15, r1
			}
			count ++;
     80e:	8f ef       	ldi	r24, 0xFF	; 255
     810:	e8 1a       	sub	r14, r24
     812:	f8 0a       	sbc	r15, r24
			Motor_Speet(speed);
     814:	c8 01       	movw	r24, r16
     816:	0e 94 1f 05 	call	0xa3e	; 0xa3e <Motor_Speet>
			Motor_foroword();
     81a:	0e 94 35 05 	call	0xa6a	; 0xa6a <Motor_foroword>
     81e:	9f ef       	ldi	r25, 0xFF	; 255
     820:	21 ee       	ldi	r18, 0xE1	; 225
     822:	84 e0       	ldi	r24, 0x04	; 4
     824:	91 50       	subi	r25, 0x01	; 1
     826:	20 40       	sbci	r18, 0x00	; 0
     828:	80 40       	sbci	r24, 0x00	; 0
     82a:	e1 f7       	brne	.-8      	; 0x824 <__DATA_REGION_LENGTH__+0x24>
     82c:	00 c0       	rjmp	.+0      	; 0x82e <__DATA_REGION_LENGTH__+0x2e>
     82e:	00 00       	nop
     830:	4b cf       	rjmp	.-362    	; 0x6c8 <main+0xc>
			_delay_ms(100);
		}else{
			LcdSetCursor(&Lcd1,0,0);
     832:	40 e0       	ldi	r20, 0x00	; 0
     834:	60 e0       	ldi	r22, 0x00	; 0
     836:	87 ed       	ldi	r24, 0xD7	; 215
     838:	90 e0       	ldi	r25, 0x00	; 0
     83a:	0e 94 15 03 	call	0x62a	; 0x62a <LcdSetCursor>
			writeString(&Lcd1,"Distance < 5 cm");
     83e:	64 ea       	ldi	r22, 0xA4	; 164
     840:	70 e0       	ldi	r23, 0x00	; 0
     842:	87 ed       	ldi	r24, 0xD7	; 215
     844:	90 e0       	ldi	r25, 0x00	; 0
     846:	0e 94 22 03 	call	0x644	; 0x644 <writeString>
			LcdSetCursor(&Lcd1,1,0);
     84a:	40 e0       	ldi	r20, 0x00	; 0
     84c:	61 e0       	ldi	r22, 0x01	; 1
     84e:	87 ed       	ldi	r24, 0xD7	; 215
     850:	90 e0       	ldi	r25, 0x00	; 0
     852:	0e 94 15 03 	call	0x62a	; 0x62a <LcdSetCursor>
			writeString(&Lcd1,"there is no output");
     856:	64 eb       	ldi	r22, 0xB4	; 180
     858:	70 e0       	ldi	r23, 0x00	; 0
     85a:	87 ed       	ldi	r24, 0xD7	; 215
     85c:	90 e0       	ldi	r25, 0x00	; 0
     85e:	0e 94 22 03 	call	0x644	; 0x644 <writeString>
     862:	9f ef       	ldi	r25, 0xFF	; 255
     864:	21 ee       	ldi	r18, 0xE1	; 225
     866:	84 e0       	ldi	r24, 0x04	; 4
     868:	91 50       	subi	r25, 0x01	; 1
     86a:	20 40       	sbci	r18, 0x00	; 0
     86c:	80 40       	sbci	r24, 0x00	; 0
     86e:	e1 f7       	brne	.-8      	; 0x868 <__stack+0x9>
     870:	00 c0       	rjmp	.+0      	; 0x872 <__stack+0x13>
     872:	00 00       	nop
			_delay_ms(100);
			Clear(&Lcd1);
     874:	87 ed       	ldi	r24, 0xD7	; 215
     876:	90 e0       	ldi	r25, 0x00	; 0
     878:	0e 94 1e 03 	call	0x63c	; 0x63c <Clear>
			writeString(&Lcd1,"move backward");
     87c:	67 ec       	ldi	r22, 0xC7	; 199
     87e:	70 e0       	ldi	r23, 0x00	; 0
     880:	87 ed       	ldi	r24, 0xD7	; 215
     882:	90 e0       	ldi	r25, 0x00	; 0
     884:	0e 94 22 03 	call	0x644	; 0x644 <writeString>
			Uint8 ThereIsOut = 0;
     888:	c0 e0       	ldi	r28, 0x00	; 0
			speed = 50;
     88a:	02 e3       	ldi	r16, 0x32	; 50
     88c:	10 e0       	ldi	r17, 0x00	; 0
			while(!ThereIsOut)
     88e:	58 c0       	rjmp	.+176    	; 0x940 <__stack+0xe1>
			{
				Motor_Speet(speed);
     890:	c8 01       	movw	r24, r16
     892:	0e 94 1f 05 	call	0xa3e	; 0xa3e <Motor_Speet>
				Motor_backword();
     896:	0e 94 4a 05 	call	0xa94	; 0xa94 <Motor_backword>
				ServoGoToAngle(-90);
     89a:	86 ea       	ldi	r24, 0xA6	; 166
     89c:	0e 94 a9 05 	call	0xb52	; 0xb52 <ServoGoToAngle>
				if (UltraSonic_Distance()>20)
     8a0:	0e 94 7b 09 	call	0x12f6	; 0x12f6 <UltraSonic_Distance>
     8a4:	20 e0       	ldi	r18, 0x00	; 0
     8a6:	30 e0       	ldi	r19, 0x00	; 0
     8a8:	40 ea       	ldi	r20, 0xA0	; 160
     8aa:	51 e4       	ldi	r21, 0x41	; 65
     8ac:	0e 94 f0 0a 	call	0x15e0	; 0x15e0 <__gesf2>
     8b0:	18 16       	cp	r1, r24
     8b2:	dc f4       	brge	.+54     	; 0x8ea <__stack+0x8b>
				{
					Motor_Left();
     8b4:	0e 94 5f 05 	call	0xabe	; 0xabe <Motor_Left>
     8b8:	9f ef       	ldi	r25, 0xFF	; 255
     8ba:	29 e6       	ldi	r18, 0x69	; 105
     8bc:	88 e1       	ldi	r24, 0x18	; 24
     8be:	91 50       	subi	r25, 0x01	; 1
     8c0:	20 40       	sbci	r18, 0x00	; 0
     8c2:	80 40       	sbci	r24, 0x00	; 0
     8c4:	e1 f7       	brne	.-8      	; 0x8be <__stack+0x5f>
     8c6:	00 c0       	rjmp	.+0      	; 0x8c8 <__stack+0x69>
     8c8:	00 00       	nop
					_delay_ms(500);
					speed = 100;
					ThereIsOut = 1;
					ServoGoToAngle(0);
     8ca:	80 e0       	ldi	r24, 0x00	; 0
     8cc:	0e 94 a9 05 	call	0xb52	; 0xb52 <ServoGoToAngle>
     8d0:	9f ef       	ldi	r25, 0xFF	; 255
     8d2:	21 ee       	ldi	r18, 0xE1	; 225
     8d4:	84 e0       	ldi	r24, 0x04	; 4
     8d6:	91 50       	subi	r25, 0x01	; 1
     8d8:	20 40       	sbci	r18, 0x00	; 0
     8da:	80 40       	sbci	r24, 0x00	; 0
     8dc:	e1 f7       	brne	.-8      	; 0x8d6 <__stack+0x77>
     8de:	00 c0       	rjmp	.+0      	; 0x8e0 <__stack+0x81>
     8e0:	00 00       	nop
				if (UltraSonic_Distance()>20)
				{
					Motor_Left();
					_delay_ms(500);
					speed = 100;
					ThereIsOut = 1;
     8e2:	c1 e0       	ldi	r28, 0x01	; 1
				ServoGoToAngle(-90);
				if (UltraSonic_Distance()>20)
				{
					Motor_Left();
					_delay_ms(500);
					speed = 100;
     8e4:	04 e6       	ldi	r16, 0x64	; 100
     8e6:	10 e0       	ldi	r17, 0x00	; 0
     8e8:	2b c0       	rjmp	.+86     	; 0x940 <__stack+0xe1>
					ServoGoToAngle(0);
					_delay_ms(100);
				}
				else
				{
					ServoGoToAngle(90);
     8ea:	8a e5       	ldi	r24, 0x5A	; 90
     8ec:	0e 94 a9 05 	call	0xb52	; 0xb52 <ServoGoToAngle>
					if (UltraSonic_Distance()>20)
     8f0:	0e 94 7b 09 	call	0x12f6	; 0x12f6 <UltraSonic_Distance>
     8f4:	20 e0       	ldi	r18, 0x00	; 0
     8f6:	30 e0       	ldi	r19, 0x00	; 0
     8f8:	40 ea       	ldi	r20, 0xA0	; 160
     8fa:	51 e4       	ldi	r21, 0x41	; 65
     8fc:	0e 94 f0 0a 	call	0x15e0	; 0x15e0 <__gesf2>
     900:	18 16       	cp	r1, r24
     902:	94 f4       	brge	.+36     	; 0x928 <__stack+0xc9>
					{
						Motor_Right();
     904:	0e 94 74 05 	call	0xae8	; 0xae8 <Motor_Right>
     908:	9f ef       	ldi	r25, 0xFF	; 255
     90a:	29 e6       	ldi	r18, 0x69	; 105
     90c:	88 e1       	ldi	r24, 0x18	; 24
     90e:	91 50       	subi	r25, 0x01	; 1
     910:	20 40       	sbci	r18, 0x00	; 0
     912:	80 40       	sbci	r24, 0x00	; 0
     914:	e1 f7       	brne	.-8      	; 0x90e <__stack+0xaf>
     916:	00 c0       	rjmp	.+0      	; 0x918 <__stack+0xb9>
     918:	00 00       	nop
						_delay_ms(500);
						speed = 100;
						ThereIsOut = 1;
						ServoGoToAngle(0);
     91a:	80 e0       	ldi	r24, 0x00	; 0
     91c:	0e 94 a9 05 	call	0xb52	; 0xb52 <ServoGoToAngle>
					if (UltraSonic_Distance()>20)
					{
						Motor_Right();
						_delay_ms(500);
						speed = 100;
						ThereIsOut = 1;
     920:	c1 e0       	ldi	r28, 0x01	; 1
					ServoGoToAngle(90);
					if (UltraSonic_Distance()>20)
					{
						Motor_Right();
						_delay_ms(500);
						speed = 100;
     922:	04 e6       	ldi	r16, 0x64	; 100
     924:	10 e0       	ldi	r17, 0x00	; 0
     926:	0c c0       	rjmp	.+24     	; 0x940 <__stack+0xe1>
						ThereIsOut = 1;
						ServoGoToAngle(0);
					}
					else
					{
						ServoGoToAngle(0);
     928:	80 e0       	ldi	r24, 0x00	; 0
     92a:	0e 94 a9 05 	call	0xb52	; 0xb52 <ServoGoToAngle>
     92e:	9f ef       	ldi	r25, 0xFF	; 255
     930:	21 ee       	ldi	r18, 0xE1	; 225
     932:	84 e0       	ldi	r24, 0x04	; 4
     934:	91 50       	subi	r25, 0x01	; 1
     936:	20 40       	sbci	r18, 0x00	; 0
     938:	80 40       	sbci	r24, 0x00	; 0
     93a:	e1 f7       	brne	.-8      	; 0x934 <__stack+0xd5>
     93c:	00 c0       	rjmp	.+0      	; 0x93e <__stack+0xdf>
     93e:	00 00       	nop
			_delay_ms(100);
			Clear(&Lcd1);
			writeString(&Lcd1,"move backward");
			Uint8 ThereIsOut = 0;
			speed = 50;
			while(!ThereIsOut)
     940:	cc 23       	and	r28, r28
     942:	09 f4       	brne	.+2      	; 0x946 <__stack+0xe7>
     944:	a5 cf       	rjmp	.-182    	; 0x890 <__stack+0x31>
						ServoGoToAngle(0);
						_delay_ms(100);
					}
				}
			}
			Motor_foroword();
     946:	0e 94 35 05 	call	0xa6a	; 0xa6a <Motor_foroword>
     94a:	be ce       	rjmp	.-644    	; 0x6c8 <main+0xc>

0000094c <__vector_1>:
		}
    }
}

ISR(INT0_vect)
{
     94c:	1f 92       	push	r1
     94e:	0f 92       	push	r0
     950:	0f b6       	in	r0, 0x3f	; 63
     952:	0f 92       	push	r0
     954:	11 24       	eor	r1, r1
     956:	2f 93       	push	r18
     958:	3f 93       	push	r19
     95a:	4f 93       	push	r20
     95c:	5f 93       	push	r21
     95e:	6f 93       	push	r22
     960:	7f 93       	push	r23
     962:	8f 93       	push	r24
     964:	9f 93       	push	r25
     966:	af 93       	push	r26
     968:	bf 93       	push	r27
     96a:	ef 93       	push	r30
     96c:	ff 93       	push	r31
	Motor_Stop();
     96e:	0e 94 89 05 	call	0xb12	; 0xb12 <Motor_Stop>
}
     972:	ff 91       	pop	r31
     974:	ef 91       	pop	r30
     976:	bf 91       	pop	r27
     978:	af 91       	pop	r26
     97a:	9f 91       	pop	r25
     97c:	8f 91       	pop	r24
     97e:	7f 91       	pop	r23
     980:	6f 91       	pop	r22
     982:	5f 91       	pop	r21
     984:	4f 91       	pop	r20
     986:	3f 91       	pop	r19
     988:	2f 91       	pop	r18
     98a:	0f 90       	pop	r0
     98c:	0f be       	out	0x3f, r0	; 63
     98e:	0f 90       	pop	r0
     990:	1f 90       	pop	r1
     992:	18 95       	reti

00000994 <__vector_2>:
ISR(INT1_vect)
{
     994:	1f 92       	push	r1
     996:	0f 92       	push	r0
     998:	0f b6       	in	r0, 0x3f	; 63
     99a:	0f 92       	push	r0
     99c:	11 24       	eor	r1, r1
     99e:	2f 93       	push	r18
     9a0:	3f 93       	push	r19
     9a2:	4f 93       	push	r20
     9a4:	5f 93       	push	r21
     9a6:	6f 93       	push	r22
     9a8:	7f 93       	push	r23
     9aa:	8f 93       	push	r24
     9ac:	9f 93       	push	r25
     9ae:	af 93       	push	r26
     9b0:	bf 93       	push	r27
     9b2:	ef 93       	push	r30
     9b4:	ff 93       	push	r31
	Motor_Stop();
     9b6:	0e 94 89 05 	call	0xb12	; 0xb12 <Motor_Stop>
     9ba:	ff 91       	pop	r31
     9bc:	ef 91       	pop	r30
     9be:	bf 91       	pop	r27
     9c0:	af 91       	pop	r26
     9c2:	9f 91       	pop	r25
     9c4:	8f 91       	pop	r24
     9c6:	7f 91       	pop	r23
     9c8:	6f 91       	pop	r22
     9ca:	5f 91       	pop	r21
     9cc:	4f 91       	pop	r20
     9ce:	3f 91       	pop	r19
     9d0:	2f 91       	pop	r18
     9d2:	0f 90       	pop	r0
     9d4:	0f be       	out	0x3f, r0	; 63
     9d6:	0f 90       	pop	r0
     9d8:	1f 90       	pop	r1
     9da:	18 95       	reti

000009dc <Motor_init>:
TimerControl MotorPWMTimer;


void Motor_init(void)
{
	MotorPWMTimer.TimerSelect		= TIMER2;
     9dc:	e1 ee       	ldi	r30, 0xE1	; 225
     9de:	f0 e0       	ldi	r31, 0x00	; 0
     9e0:	82 e0       	ldi	r24, 0x02	; 2
     9e2:	80 83       	st	Z, r24
	MotorPWMTimer.TimerMode			= TIMER_FAST_PWM_MODE;
     9e4:	93 e0       	ldi	r25, 0x03	; 3
     9e6:	91 83       	std	Z+1, r25	; 0x01
	MotorPWMTimer.TimerPrescaler	= TimerPrescaler_128;
     9e8:	20 e8       	ldi	r18, 0x80	; 128
     9ea:	30 e0       	ldi	r19, 0x00	; 0
     9ec:	33 83       	std	Z+3, r19	; 0x03
     9ee:	22 83       	std	Z+2, r18	; 0x02
	MotorPWMTimer.TimerCompMode		= TIMER_COMPARETOR_CLR;
     9f0:	81 87       	std	Z+9, r24	; 0x09
	DIO_SetPinDir(MOTOR_PORT,MOTOR1_PIN0,DIO_PIN_DIR_OUTPUT);
     9f2:	41 e0       	ldi	r20, 0x01	; 1
     9f4:	63 e0       	ldi	r22, 0x03	; 3
     9f6:	0e 94 72 00 	call	0xe4	; 0xe4 <DIO_SetPinDir>
	DIO_SetPinDir(MOTOR_PORT,MOTOR1_PIN1,DIO_PIN_DIR_OUTPUT);
     9fa:	41 e0       	ldi	r20, 0x01	; 1
     9fc:	64 e0       	ldi	r22, 0x04	; 4
     9fe:	82 e0       	ldi	r24, 0x02	; 2
     a00:	0e 94 72 00 	call	0xe4	; 0xe4 <DIO_SetPinDir>
	DIO_SetPinDir(MOTOR_PORT,MOTOR2_PIN0,DIO_PIN_DIR_OUTPUT);
     a04:	41 e0       	ldi	r20, 0x01	; 1
     a06:	65 e0       	ldi	r22, 0x05	; 5
     a08:	82 e0       	ldi	r24, 0x02	; 2
     a0a:	0e 94 72 00 	call	0xe4	; 0xe4 <DIO_SetPinDir>
	DIO_SetPinDir(MOTOR_PORT,MOTOR2_PIN1,DIO_PIN_DIR_OUTPUT);
     a0e:	41 e0       	ldi	r20, 0x01	; 1
     a10:	66 e0       	ldi	r22, 0x06	; 6
     a12:	82 e0       	ldi	r24, 0x02	; 2
     a14:	0e 94 72 00 	call	0xe4	; 0xe4 <DIO_SetPinDir>
	DIO_SetPinDir(MOTOREN_PORT,MOTOR1_ENPIN,DIO_PIN_DIR_OUTPUT);
     a18:	41 e0       	ldi	r20, 0x01	; 1
     a1a:	67 e0       	ldi	r22, 0x07	; 7
     a1c:	83 e0       	ldi	r24, 0x03	; 3
     a1e:	0e 94 72 00 	call	0xe4	; 0xe4 <DIO_SetPinDir>
	DIO_SetPinDir(MOTOREN_PORT,MOTOR2_ENPIN,DIO_PIN_DIR_OUTPUT);
     a22:	41 e0       	ldi	r20, 0x01	; 1
     a24:	67 e0       	ldi	r22, 0x07	; 7
     a26:	83 e0       	ldi	r24, 0x03	; 3
     a28:	0e 94 72 00 	call	0xe4	; 0xe4 <DIO_SetPinDir>
	Timer_Init(&MotorPWMTimer);
     a2c:	81 ee       	ldi	r24, 0xE1	; 225
     a2e:	90 e0       	ldi	r25, 0x00	; 0
     a30:	0e 94 fd 05 	call	0xbfa	; 0xbfa <Timer_Init>
	Timer_Start(&MotorPWMTimer);
     a34:	81 ee       	ldi	r24, 0xE1	; 225
     a36:	90 e0       	ldi	r25, 0x00	; 0
     a38:	0e 94 f5 07 	call	0xfea	; 0xfea <Timer_Start>
     a3c:	08 95       	ret

00000a3e <Motor_Speet>:
	
}
void Motor_Speet(int speed)
{
	if (speed > 10 && speed < 100)
     a3e:	9c 01       	movw	r18, r24
     a40:	2b 50       	subi	r18, 0x0B	; 11
     a42:	31 09       	sbc	r19, r1
     a44:	29 35       	cpi	r18, 0x59	; 89
     a46:	31 05       	cpc	r19, r1
     a48:	68 f4       	brcc	.+26     	; 0xa64 <Motor_Speet+0x26>
	{
		OCR2 = ((255 * speed)/100);
     a4a:	4f ef       	ldi	r20, 0xFF	; 255
     a4c:	48 9f       	mul	r20, r24
     a4e:	90 01       	movw	r18, r0
     a50:	49 9f       	mul	r20, r25
     a52:	30 0d       	add	r19, r0
     a54:	11 24       	eor	r1, r1
     a56:	c9 01       	movw	r24, r18
     a58:	64 e6       	ldi	r22, 0x64	; 100
     a5a:	70 e0       	ldi	r23, 0x00	; 0
     a5c:	0e 94 09 0b 	call	0x1612	; 0x1612 <__divmodhi4>
     a60:	63 bd       	out	0x23, r22	; 35
     a62:	08 95       	ret
	} 
	else
	{
		OCR2 = 255;
     a64:	8f ef       	ldi	r24, 0xFF	; 255
     a66:	83 bd       	out	0x23, r24	; 35
     a68:	08 95       	ret

00000a6a <Motor_foroword>:
	}
}
void Motor_foroword(void)
{
	DIO_SetPinVal(MOTOR_PORT,MOTOR1_PIN0,DIO_PIN_HIGH);
     a6a:	41 e0       	ldi	r20, 0x01	; 1
     a6c:	63 e0       	ldi	r22, 0x03	; 3
     a6e:	82 e0       	ldi	r24, 0x02	; 2
     a70:	0e 94 f3 00 	call	0x1e6	; 0x1e6 <DIO_SetPinVal>
	DIO_SetPinVal(MOTOR_PORT,MOTOR1_PIN1,DIO_PIN_LOW);
     a74:	40 e0       	ldi	r20, 0x00	; 0
     a76:	64 e0       	ldi	r22, 0x04	; 4
     a78:	82 e0       	ldi	r24, 0x02	; 2
     a7a:	0e 94 f3 00 	call	0x1e6	; 0x1e6 <DIO_SetPinVal>
	DIO_SetPinVal(MOTOR_PORT,MOTOR2_PIN0,DIO_PIN_HIGH);
     a7e:	41 e0       	ldi	r20, 0x01	; 1
     a80:	65 e0       	ldi	r22, 0x05	; 5
     a82:	82 e0       	ldi	r24, 0x02	; 2
     a84:	0e 94 f3 00 	call	0x1e6	; 0x1e6 <DIO_SetPinVal>
	DIO_SetPinVal(MOTOR_PORT,MOTOR2_PIN1,DIO_PIN_LOW);
     a88:	40 e0       	ldi	r20, 0x00	; 0
     a8a:	66 e0       	ldi	r22, 0x06	; 6
     a8c:	82 e0       	ldi	r24, 0x02	; 2
     a8e:	0e 94 f3 00 	call	0x1e6	; 0x1e6 <DIO_SetPinVal>
     a92:	08 95       	ret

00000a94 <Motor_backword>:
}
void Motor_backword(void)
{
	DIO_SetPinVal(MOTOR_PORT,MOTOR1_PIN1,DIO_PIN_HIGH);
     a94:	41 e0       	ldi	r20, 0x01	; 1
     a96:	64 e0       	ldi	r22, 0x04	; 4
     a98:	82 e0       	ldi	r24, 0x02	; 2
     a9a:	0e 94 f3 00 	call	0x1e6	; 0x1e6 <DIO_SetPinVal>
	DIO_SetPinVal(MOTOR_PORT,MOTOR1_PIN0,DIO_PIN_LOW);
     a9e:	40 e0       	ldi	r20, 0x00	; 0
     aa0:	63 e0       	ldi	r22, 0x03	; 3
     aa2:	82 e0       	ldi	r24, 0x02	; 2
     aa4:	0e 94 f3 00 	call	0x1e6	; 0x1e6 <DIO_SetPinVal>
	DIO_SetPinVal(MOTOR_PORT,MOTOR2_PIN1,DIO_PIN_HIGH);
     aa8:	41 e0       	ldi	r20, 0x01	; 1
     aaa:	66 e0       	ldi	r22, 0x06	; 6
     aac:	82 e0       	ldi	r24, 0x02	; 2
     aae:	0e 94 f3 00 	call	0x1e6	; 0x1e6 <DIO_SetPinVal>
	DIO_SetPinVal(MOTOR_PORT,MOTOR2_PIN0,DIO_PIN_LOW);
     ab2:	40 e0       	ldi	r20, 0x00	; 0
     ab4:	65 e0       	ldi	r22, 0x05	; 5
     ab6:	82 e0       	ldi	r24, 0x02	; 2
     ab8:	0e 94 f3 00 	call	0x1e6	; 0x1e6 <DIO_SetPinVal>
     abc:	08 95       	ret

00000abe <Motor_Left>:
}
void Motor_Left(void)
{
	DIO_SetPinVal(MOTOR_PORT,MOTOR1_PIN0,DIO_PIN_HIGH);
     abe:	41 e0       	ldi	r20, 0x01	; 1
     ac0:	63 e0       	ldi	r22, 0x03	; 3
     ac2:	82 e0       	ldi	r24, 0x02	; 2
     ac4:	0e 94 f3 00 	call	0x1e6	; 0x1e6 <DIO_SetPinVal>
	DIO_SetPinVal(MOTOR_PORT,MOTOR1_PIN1,DIO_PIN_LOW);
     ac8:	40 e0       	ldi	r20, 0x00	; 0
     aca:	64 e0       	ldi	r22, 0x04	; 4
     acc:	82 e0       	ldi	r24, 0x02	; 2
     ace:	0e 94 f3 00 	call	0x1e6	; 0x1e6 <DIO_SetPinVal>
	DIO_SetPinVal(MOTOR_PORT,MOTOR2_PIN1,DIO_PIN_HIGH);
     ad2:	41 e0       	ldi	r20, 0x01	; 1
     ad4:	66 e0       	ldi	r22, 0x06	; 6
     ad6:	82 e0       	ldi	r24, 0x02	; 2
     ad8:	0e 94 f3 00 	call	0x1e6	; 0x1e6 <DIO_SetPinVal>
	DIO_SetPinVal(MOTOR_PORT,MOTOR2_PIN0,DIO_PIN_LOW);
     adc:	40 e0       	ldi	r20, 0x00	; 0
     ade:	65 e0       	ldi	r22, 0x05	; 5
     ae0:	82 e0       	ldi	r24, 0x02	; 2
     ae2:	0e 94 f3 00 	call	0x1e6	; 0x1e6 <DIO_SetPinVal>
     ae6:	08 95       	ret

00000ae8 <Motor_Right>:
}
void Motor_Right(void)
{
	DIO_SetPinVal(MOTOR_PORT,MOTOR1_PIN1,DIO_PIN_HIGH);
     ae8:	41 e0       	ldi	r20, 0x01	; 1
     aea:	64 e0       	ldi	r22, 0x04	; 4
     aec:	82 e0       	ldi	r24, 0x02	; 2
     aee:	0e 94 f3 00 	call	0x1e6	; 0x1e6 <DIO_SetPinVal>
	DIO_SetPinVal(MOTOR_PORT,MOTOR1_PIN0,DIO_PIN_LOW);
     af2:	40 e0       	ldi	r20, 0x00	; 0
     af4:	63 e0       	ldi	r22, 0x03	; 3
     af6:	82 e0       	ldi	r24, 0x02	; 2
     af8:	0e 94 f3 00 	call	0x1e6	; 0x1e6 <DIO_SetPinVal>
	DIO_SetPinVal(MOTOR_PORT,MOTOR2_PIN0,DIO_PIN_HIGH);
     afc:	41 e0       	ldi	r20, 0x01	; 1
     afe:	65 e0       	ldi	r22, 0x05	; 5
     b00:	82 e0       	ldi	r24, 0x02	; 2
     b02:	0e 94 f3 00 	call	0x1e6	; 0x1e6 <DIO_SetPinVal>
	DIO_SetPinVal(MOTOR_PORT,MOTOR2_PIN1,DIO_PIN_LOW);
     b06:	40 e0       	ldi	r20, 0x00	; 0
     b08:	66 e0       	ldi	r22, 0x06	; 6
     b0a:	82 e0       	ldi	r24, 0x02	; 2
     b0c:	0e 94 f3 00 	call	0x1e6	; 0x1e6 <DIO_SetPinVal>
     b10:	08 95       	ret

00000b12 <Motor_Stop>:
}
void Motor_Stop(void)
{
	DIO_SetPinVal(MOTOR_PORT,MOTOR1_PIN1,DIO_PIN_LOW);
     b12:	40 e0       	ldi	r20, 0x00	; 0
     b14:	64 e0       	ldi	r22, 0x04	; 4
     b16:	82 e0       	ldi	r24, 0x02	; 2
     b18:	0e 94 f3 00 	call	0x1e6	; 0x1e6 <DIO_SetPinVal>
	DIO_SetPinVal(MOTOR_PORT,MOTOR1_PIN0,DIO_PIN_LOW);
     b1c:	40 e0       	ldi	r20, 0x00	; 0
     b1e:	63 e0       	ldi	r22, 0x03	; 3
     b20:	82 e0       	ldi	r24, 0x02	; 2
     b22:	0e 94 f3 00 	call	0x1e6	; 0x1e6 <DIO_SetPinVal>
	DIO_SetPinVal(MOTOR_PORT,MOTOR2_PIN0,DIO_PIN_LOW);
     b26:	40 e0       	ldi	r20, 0x00	; 0
     b28:	65 e0       	ldi	r22, 0x05	; 5
     b2a:	82 e0       	ldi	r24, 0x02	; 2
     b2c:	0e 94 f3 00 	call	0x1e6	; 0x1e6 <DIO_SetPinVal>
	DIO_SetPinVal(MOTOR_PORT,MOTOR2_PIN1,DIO_PIN_LOW);
     b30:	40 e0       	ldi	r20, 0x00	; 0
     b32:	66 e0       	ldi	r22, 0x06	; 6
     b34:	82 e0       	ldi	r24, 0x02	; 2
     b36:	0e 94 f3 00 	call	0x1e6	; 0x1e6 <DIO_SetPinVal>
     b3a:	08 95       	ret

00000b3c <ServoInit>:
 */ 
#include "Servo.h"

void ServoInit(void)
{
  DIO_SetPinDir(SERVO_PORT,SERVO_PIN,DIO_PIN_DIR_OUTPUT);         
     b3c:	41 e0       	ldi	r20, 0x01	; 1
     b3e:	60 e0       	ldi	r22, 0x00	; 0
     b40:	82 e0       	ldi	r24, 0x02	; 2
     b42:	0e 94 72 00 	call	0xe4	; 0xe4 <DIO_SetPinDir>
  DIO_SetPinVal(SERVO_PORT,SERVO_PIN,DIO_PIN_LOW);         
     b46:	40 e0       	ldi	r20, 0x00	; 0
     b48:	60 e0       	ldi	r22, 0x00	; 0
     b4a:	82 e0       	ldi	r24, 0x02	; 2
     b4c:	0e 94 f3 00 	call	0x1e6	; 0x1e6 <DIO_SetPinVal>
     b50:	08 95       	ret

00000b52 <ServoGoToAngle>:
}
void ServoGoToAngle(Sint8 Angle)
{
	if (Angle == 90)
     b52:	8a 35       	cpi	r24, 0x5A	; 90
     b54:	d1 f4       	brne	.+52     	; 0xb8a <ServoGoToAngle+0x38>
	{
		DIO_SetPinVal(SERVO_PORT,SERVO_PIN,DIO_PIN_HIGH);         //Rotation to 0 degree
     b56:	41 e0       	ldi	r20, 0x01	; 1
     b58:	60 e0       	ldi	r22, 0x00	; 0
     b5a:	82 e0       	ldi	r24, 0x02	; 2
     b5c:	0e 94 f3 00 	call	0x1e6	; 0x1e6 <DIO_SetPinVal>
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     b60:	8f e9       	ldi	r24, 0x9F	; 159
     b62:	9f e0       	ldi	r25, 0x0F	; 15
     b64:	01 97       	sbiw	r24, 0x01	; 1
     b66:	f1 f7       	brne	.-4      	; 0xb64 <ServoGoToAngle+0x12>
     b68:	00 c0       	rjmp	.+0      	; 0xb6a <ServoGoToAngle+0x18>
     b6a:	00 00       	nop
		_delay_us(1000);      //Rotation to 0 degree
		DIO_SetPinVal(SERVO_PORT,SERVO_PIN,DIO_PIN_LOW);         //Rotation to 0 degree
     b6c:	40 e0       	ldi	r20, 0x00	; 0
     b6e:	60 e0       	ldi	r22, 0x00	; 0
     b70:	82 e0       	ldi	r24, 0x02	; 2
     b72:	0e 94 f3 00 	call	0x1e6	; 0x1e6 <DIO_SetPinVal>
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     b76:	9f ef       	ldi	r25, 0xFF	; 255
     b78:	29 e6       	ldi	r18, 0x69	; 105
     b7a:	88 e1       	ldi	r24, 0x18	; 24
     b7c:	91 50       	subi	r25, 0x01	; 1
     b7e:	20 40       	sbci	r18, 0x00	; 0
     b80:	80 40       	sbci	r24, 0x00	; 0
     b82:	e1 f7       	brne	.-8      	; 0xb7c <ServoGoToAngle+0x2a>
     b84:	00 c0       	rjmp	.+0      	; 0xb86 <ServoGoToAngle+0x34>
     b86:	00 00       	nop
     b88:	08 95       	ret
		_delay_ms(500);
	} 
	else if (Angle == 0)
     b8a:	81 11       	cpse	r24, r1
     b8c:	1a c0       	rjmp	.+52     	; 0xbc2 <ServoGoToAngle+0x70>
	{
		DIO_SetPinVal(SERVO_PORT,SERVO_PIN,DIO_PIN_HIGH);         //Rotation to 0 degree
     b8e:	41 e0       	ldi	r20, 0x01	; 1
     b90:	60 e0       	ldi	r22, 0x00	; 0
     b92:	82 e0       	ldi	r24, 0x02	; 2
     b94:	0e 94 f3 00 	call	0x1e6	; 0x1e6 <DIO_SetPinVal>
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     b98:	8f e6       	ldi	r24, 0x6F	; 111
     b9a:	97 e1       	ldi	r25, 0x17	; 23
     b9c:	01 97       	sbiw	r24, 0x01	; 1
     b9e:	f1 f7       	brne	.-4      	; 0xb9c <ServoGoToAngle+0x4a>
     ba0:	00 c0       	rjmp	.+0      	; 0xba2 <ServoGoToAngle+0x50>
     ba2:	00 00       	nop
		_delay_us(1500);      //Rotation to 0 degree
		DIO_SetPinVal(SERVO_PORT,SERVO_PIN,DIO_PIN_LOW);         //Rotation to 0 degree
     ba4:	40 e0       	ldi	r20, 0x00	; 0
     ba6:	60 e0       	ldi	r22, 0x00	; 0
     ba8:	82 e0       	ldi	r24, 0x02	; 2
     baa:	0e 94 f3 00 	call	0x1e6	; 0x1e6 <DIO_SetPinVal>
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     bae:	9f ef       	ldi	r25, 0xFF	; 255
     bb0:	29 e6       	ldi	r18, 0x69	; 105
     bb2:	88 e1       	ldi	r24, 0x18	; 24
     bb4:	91 50       	subi	r25, 0x01	; 1
     bb6:	20 40       	sbci	r18, 0x00	; 0
     bb8:	80 40       	sbci	r24, 0x00	; 0
     bba:	e1 f7       	brne	.-8      	; 0xbb4 <ServoGoToAngle+0x62>
     bbc:	00 c0       	rjmp	.+0      	; 0xbbe <ServoGoToAngle+0x6c>
     bbe:	00 00       	nop
     bc0:	08 95       	ret
		_delay_ms(500);
	}
	else if (Angle == -90)
     bc2:	86 3a       	cpi	r24, 0xA6	; 166
     bc4:	c9 f4       	brne	.+50     	; 0xbf8 <ServoGoToAngle+0xa6>
	{
		DIO_SetPinVal(SERVO_PORT,SERVO_PIN,DIO_PIN_HIGH);         //Rotation to 0 degree
     bc6:	41 e0       	ldi	r20, 0x01	; 1
     bc8:	60 e0       	ldi	r22, 0x00	; 0
     bca:	82 e0       	ldi	r24, 0x02	; 2
     bcc:	0e 94 f3 00 	call	0x1e6	; 0x1e6 <DIO_SetPinVal>
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     bd0:	8f e3       	ldi	r24, 0x3F	; 63
     bd2:	9f e1       	ldi	r25, 0x1F	; 31
     bd4:	01 97       	sbiw	r24, 0x01	; 1
     bd6:	f1 f7       	brne	.-4      	; 0xbd4 <ServoGoToAngle+0x82>
     bd8:	00 c0       	rjmp	.+0      	; 0xbda <ServoGoToAngle+0x88>
     bda:	00 00       	nop
		_delay_us(2000);      //Rotation to 0 degree
		DIO_SetPinVal(SERVO_PORT,SERVO_PIN,DIO_PIN_LOW);         //Rotation to 0 degree
     bdc:	40 e0       	ldi	r20, 0x00	; 0
     bde:	60 e0       	ldi	r22, 0x00	; 0
     be0:	82 e0       	ldi	r24, 0x02	; 2
     be2:	0e 94 f3 00 	call	0x1e6	; 0x1e6 <DIO_SetPinVal>
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     be6:	9f ef       	ldi	r25, 0xFF	; 255
     be8:	29 e6       	ldi	r18, 0x69	; 105
     bea:	88 e1       	ldi	r24, 0x18	; 24
     bec:	91 50       	subi	r25, 0x01	; 1
     bee:	20 40       	sbci	r18, 0x00	; 0
     bf0:	80 40       	sbci	r24, 0x00	; 0
     bf2:	e1 f7       	brne	.-8      	; 0xbec <ServoGoToAngle+0x9a>
     bf4:	00 c0       	rjmp	.+0      	; 0xbf6 <ServoGoToAngle+0xa4>
     bf6:	00 00       	nop
     bf8:	08 95       	ret

00000bfa <Timer_Init>:
	 Init_Value = 256 - (Total_Ticks % 256);
	
	TCCR0 = Init_Value;
	
	N_OVFlows++;
}
     bfa:	fc 01       	movw	r30, r24
     bfc:	9f b7       	in	r25, 0x3f	; 63
     bfe:	90 68       	ori	r25, 0x80	; 128
     c00:	9f bf       	out	0x3f, r25	; 63
     c02:	80 81       	ld	r24, Z
     c04:	81 11       	cpse	r24, r1
     c06:	98 c0       	rjmp	.+304    	; 0xd38 <Timer_Init+0x13e>
     c08:	81 81       	ldd	r24, Z+1	; 0x01
     c0a:	81 11       	cpse	r24, r1
     c0c:	0a c0       	rjmp	.+20     	; 0xc22 <Timer_Init+0x28>
     c0e:	89 b7       	in	r24, 0x39	; 57
     c10:	81 60       	ori	r24, 0x01	; 1
     c12:	89 bf       	out	0x39, r24	; 57
     c14:	83 b7       	in	r24, 0x33	; 51
     c16:	87 7f       	andi	r24, 0xF7	; 247
     c18:	83 bf       	out	0x33, r24	; 51
     c1a:	83 b7       	in	r24, 0x33	; 51
     c1c:	8f 7b       	andi	r24, 0xBF	; 191
     c1e:	83 bf       	out	0x33, r24	; 51
     c20:	08 95       	ret
     c22:	81 30       	cpi	r24, 0x01	; 1
     c24:	61 f5       	brne	.+88     	; 0xc7e <Timer_Init+0x84>
     c26:	83 b7       	in	r24, 0x33	; 51
     c28:	88 60       	ori	r24, 0x08	; 8
     c2a:	83 bf       	out	0x33, r24	; 51
     c2c:	83 b7       	in	r24, 0x33	; 51
     c2e:	8f 7b       	andi	r24, 0xBF	; 191
     c30:	83 bf       	out	0x33, r24	; 51
     c32:	80 85       	ldd	r24, Z+8	; 0x08
     c34:	81 11       	cpse	r24, r1
     c36:	07 c0       	rjmp	.+14     	; 0xc46 <Timer_Init+0x4c>
     c38:	83 b7       	in	r24, 0x33	; 51
     c3a:	8f 7e       	andi	r24, 0xEF	; 239
     c3c:	83 bf       	out	0x33, r24	; 51
     c3e:	83 b7       	in	r24, 0x33	; 51
     c40:	8f 7d       	andi	r24, 0xDF	; 223
     c42:	83 bf       	out	0x33, r24	; 51
     c44:	08 95       	ret
     c46:	81 30       	cpi	r24, 0x01	; 1
     c48:	39 f4       	brne	.+14     	; 0xc58 <Timer_Init+0x5e>
     c4a:	83 b7       	in	r24, 0x33	; 51
     c4c:	80 61       	ori	r24, 0x10	; 16
     c4e:	83 bf       	out	0x33, r24	; 51
     c50:	83 b7       	in	r24, 0x33	; 51
     c52:	8f 7d       	andi	r24, 0xDF	; 223
     c54:	83 bf       	out	0x33, r24	; 51
     c56:	08 95       	ret
     c58:	82 30       	cpi	r24, 0x02	; 2
     c5a:	39 f4       	brne	.+14     	; 0xc6a <Timer_Init+0x70>
     c5c:	83 b7       	in	r24, 0x33	; 51
     c5e:	80 62       	ori	r24, 0x20	; 32
     c60:	83 bf       	out	0x33, r24	; 51
     c62:	83 b7       	in	r24, 0x33	; 51
     c64:	8f 7e       	andi	r24, 0xEF	; 239
     c66:	83 bf       	out	0x33, r24	; 51
     c68:	08 95       	ret
     c6a:	83 30       	cpi	r24, 0x03	; 3
     c6c:	09 f0       	breq	.+2      	; 0xc70 <Timer_Init+0x76>
     c6e:	bc c1       	rjmp	.+888    	; 0xfe8 <Timer_Init+0x3ee>
     c70:	83 b7       	in	r24, 0x33	; 51
     c72:	80 61       	ori	r24, 0x10	; 16
     c74:	83 bf       	out	0x33, r24	; 51
     c76:	83 b7       	in	r24, 0x33	; 51
     c78:	80 62       	ori	r24, 0x20	; 32
     c7a:	83 bf       	out	0x33, r24	; 51
     c7c:	08 95       	ret
     c7e:	82 30       	cpi	r24, 0x02	; 2
     c80:	61 f5       	brne	.+88     	; 0xcda <Timer_Init+0xe0>
     c82:	83 b7       	in	r24, 0x33	; 51
     c84:	80 64       	ori	r24, 0x40	; 64
     c86:	83 bf       	out	0x33, r24	; 51
     c88:	83 b7       	in	r24, 0x33	; 51
     c8a:	87 7f       	andi	r24, 0xF7	; 247
     c8c:	83 bf       	out	0x33, r24	; 51
     c8e:	81 85       	ldd	r24, Z+9	; 0x09
     c90:	81 11       	cpse	r24, r1
     c92:	07 c0       	rjmp	.+14     	; 0xca2 <Timer_Init+0xa8>
     c94:	83 b7       	in	r24, 0x33	; 51
     c96:	8f 7e       	andi	r24, 0xEF	; 239
     c98:	83 bf       	out	0x33, r24	; 51
     c9a:	83 b7       	in	r24, 0x33	; 51
     c9c:	8f 7d       	andi	r24, 0xDF	; 223
     c9e:	83 bf       	out	0x33, r24	; 51
     ca0:	08 95       	ret
     ca2:	81 30       	cpi	r24, 0x01	; 1
     ca4:	39 f4       	brne	.+14     	; 0xcb4 <Timer_Init+0xba>
     ca6:	83 b7       	in	r24, 0x33	; 51
     ca8:	80 61       	ori	r24, 0x10	; 16
     caa:	83 bf       	out	0x33, r24	; 51
     cac:	83 b7       	in	r24, 0x33	; 51
     cae:	8f 7d       	andi	r24, 0xDF	; 223
     cb0:	83 bf       	out	0x33, r24	; 51
     cb2:	08 95       	ret
     cb4:	82 30       	cpi	r24, 0x02	; 2
     cb6:	39 f4       	brne	.+14     	; 0xcc6 <Timer_Init+0xcc>
     cb8:	83 b7       	in	r24, 0x33	; 51
     cba:	80 62       	ori	r24, 0x20	; 32
     cbc:	83 bf       	out	0x33, r24	; 51
     cbe:	83 b7       	in	r24, 0x33	; 51
     cc0:	8f 7e       	andi	r24, 0xEF	; 239
     cc2:	83 bf       	out	0x33, r24	; 51
     cc4:	08 95       	ret
     cc6:	83 30       	cpi	r24, 0x03	; 3
     cc8:	09 f0       	breq	.+2      	; 0xccc <Timer_Init+0xd2>
     cca:	8e c1       	rjmp	.+796    	; 0xfe8 <Timer_Init+0x3ee>
     ccc:	83 b7       	in	r24, 0x33	; 51
     cce:	80 61       	ori	r24, 0x10	; 16
     cd0:	83 bf       	out	0x33, r24	; 51
     cd2:	83 b7       	in	r24, 0x33	; 51
     cd4:	80 62       	ori	r24, 0x20	; 32
     cd6:	83 bf       	out	0x33, r24	; 51
     cd8:	08 95       	ret
     cda:	83 30       	cpi	r24, 0x03	; 3
     cdc:	09 f0       	breq	.+2      	; 0xce0 <Timer_Init+0xe6>
     cde:	84 c1       	rjmp	.+776    	; 0xfe8 <Timer_Init+0x3ee>
     ce0:	83 b7       	in	r24, 0x33	; 51
     ce2:	88 60       	ori	r24, 0x08	; 8
     ce4:	83 bf       	out	0x33, r24	; 51
     ce6:	83 b7       	in	r24, 0x33	; 51
     ce8:	80 64       	ori	r24, 0x40	; 64
     cea:	83 bf       	out	0x33, r24	; 51
     cec:	81 85       	ldd	r24, Z+9	; 0x09
     cee:	81 11       	cpse	r24, r1
     cf0:	07 c0       	rjmp	.+14     	; 0xd00 <Timer_Init+0x106>
     cf2:	83 b7       	in	r24, 0x33	; 51
     cf4:	8f 7e       	andi	r24, 0xEF	; 239
     cf6:	83 bf       	out	0x33, r24	; 51
     cf8:	83 b7       	in	r24, 0x33	; 51
     cfa:	8f 7d       	andi	r24, 0xDF	; 223
     cfc:	83 bf       	out	0x33, r24	; 51
     cfe:	08 95       	ret
     d00:	81 30       	cpi	r24, 0x01	; 1
     d02:	39 f4       	brne	.+14     	; 0xd12 <Timer_Init+0x118>
     d04:	83 b7       	in	r24, 0x33	; 51
     d06:	80 61       	ori	r24, 0x10	; 16
     d08:	83 bf       	out	0x33, r24	; 51
     d0a:	83 b7       	in	r24, 0x33	; 51
     d0c:	8f 7d       	andi	r24, 0xDF	; 223
     d0e:	83 bf       	out	0x33, r24	; 51
     d10:	08 95       	ret
     d12:	82 30       	cpi	r24, 0x02	; 2
     d14:	39 f4       	brne	.+14     	; 0xd24 <Timer_Init+0x12a>
     d16:	83 b7       	in	r24, 0x33	; 51
     d18:	80 62       	ori	r24, 0x20	; 32
     d1a:	83 bf       	out	0x33, r24	; 51
     d1c:	83 b7       	in	r24, 0x33	; 51
     d1e:	8f 7e       	andi	r24, 0xEF	; 239
     d20:	83 bf       	out	0x33, r24	; 51
     d22:	08 95       	ret
     d24:	83 30       	cpi	r24, 0x03	; 3
     d26:	09 f0       	breq	.+2      	; 0xd2a <Timer_Init+0x130>
     d28:	5f c1       	rjmp	.+702    	; 0xfe8 <Timer_Init+0x3ee>
     d2a:	83 b7       	in	r24, 0x33	; 51
     d2c:	80 61       	ori	r24, 0x10	; 16
     d2e:	83 bf       	out	0x33, r24	; 51
     d30:	83 b7       	in	r24, 0x33	; 51
     d32:	80 62       	ori	r24, 0x20	; 32
     d34:	83 bf       	out	0x33, r24	; 51
     d36:	08 95       	ret
     d38:	81 30       	cpi	r24, 0x01	; 1
     d3a:	09 f0       	breq	.+2      	; 0xd3e <Timer_Init+0x144>
     d3c:	c1 c0       	rjmp	.+386    	; 0xec0 <Timer_Init+0x2c6>
     d3e:	81 81       	ldd	r24, Z+1	; 0x01
     d40:	81 11       	cpse	r24, r1
     d42:	02 c0       	rjmp	.+4      	; 0xd48 <Timer_Init+0x14e>
     d44:	1f bc       	out	0x2f, r1	; 47
     d46:	08 95       	ret
     d48:	81 30       	cpi	r24, 0x01	; 1
     d4a:	21 f4       	brne	.+8      	; 0xd54 <Timer_Init+0x15a>
     d4c:	89 b7       	in	r24, 0x39	; 57
     d4e:	80 62       	ori	r24, 0x20	; 32
     d50:	89 bf       	out	0x39, r24	; 57
     d52:	08 95       	ret
     d54:	82 30       	cpi	r24, 0x02	; 2
     d56:	09 f0       	breq	.+2      	; 0xd5a <Timer_Init+0x160>
     d58:	55 c0       	rjmp	.+170    	; 0xe04 <Timer_Init+0x20a>
     d5a:	8f b5       	in	r24, 0x2f	; 47
     d5c:	81 60       	ori	r24, 0x01	; 1
     d5e:	8f bd       	out	0x2f, r24	; 47
     d60:	80 85       	ldd	r24, Z+8	; 0x08
     d62:	81 11       	cpse	r24, r1
     d64:	26 c0       	rjmp	.+76     	; 0xdb2 <Timer_Init+0x1b8>
     d66:	81 85       	ldd	r24, Z+9	; 0x09
     d68:	81 11       	cpse	r24, r1
     d6a:	07 c0       	rjmp	.+14     	; 0xd7a <Timer_Init+0x180>
     d6c:	8f b5       	in	r24, 0x2f	; 47
     d6e:	8f 7e       	andi	r24, 0xEF	; 239
     d70:	8f bd       	out	0x2f, r24	; 47
     d72:	8f b5       	in	r24, 0x2f	; 47
     d74:	8f 7d       	andi	r24, 0xDF	; 223
     d76:	8f bd       	out	0x2f, r24	; 47
     d78:	08 95       	ret
     d7a:	81 30       	cpi	r24, 0x01	; 1
     d7c:	39 f4       	brne	.+14     	; 0xd8c <Timer_Init+0x192>
     d7e:	8f b5       	in	r24, 0x2f	; 47
     d80:	80 61       	ori	r24, 0x10	; 16
     d82:	8f bd       	out	0x2f, r24	; 47
     d84:	8f b5       	in	r24, 0x2f	; 47
     d86:	8f 7d       	andi	r24, 0xDF	; 223
     d88:	8f bd       	out	0x2f, r24	; 47
     d8a:	08 95       	ret
     d8c:	82 30       	cpi	r24, 0x02	; 2
     d8e:	39 f4       	brne	.+14     	; 0xd9e <Timer_Init+0x1a4>
     d90:	8f b5       	in	r24, 0x2f	; 47
     d92:	80 62       	ori	r24, 0x20	; 32
     d94:	8f bd       	out	0x2f, r24	; 47
     d96:	8f b5       	in	r24, 0x2f	; 47
     d98:	8f 7e       	andi	r24, 0xEF	; 239
     d9a:	8f bd       	out	0x2f, r24	; 47
     d9c:	08 95       	ret
     d9e:	83 30       	cpi	r24, 0x03	; 3
     da0:	09 f0       	breq	.+2      	; 0xda4 <Timer_Init+0x1aa>
     da2:	22 c1       	rjmp	.+580    	; 0xfe8 <Timer_Init+0x3ee>
     da4:	8f b5       	in	r24, 0x2f	; 47
     da6:	80 61       	ori	r24, 0x10	; 16
     da8:	8f bd       	out	0x2f, r24	; 47
     daa:	8f b5       	in	r24, 0x2f	; 47
     dac:	80 62       	ori	r24, 0x20	; 32
     dae:	8f bd       	out	0x2f, r24	; 47
     db0:	08 95       	ret
     db2:	81 30       	cpi	r24, 0x01	; 1
     db4:	09 f0       	breq	.+2      	; 0xdb8 <Timer_Init+0x1be>
     db6:	18 c1       	rjmp	.+560    	; 0xfe8 <Timer_Init+0x3ee>
     db8:	81 85       	ldd	r24, Z+9	; 0x09
     dba:	81 11       	cpse	r24, r1
     dbc:	07 c0       	rjmp	.+14     	; 0xdcc <Timer_Init+0x1d2>
     dbe:	8f b5       	in	r24, 0x2f	; 47
     dc0:	8f 7b       	andi	r24, 0xBF	; 191
     dc2:	8f bd       	out	0x2f, r24	; 47
     dc4:	8f b5       	in	r24, 0x2f	; 47
     dc6:	8f 77       	andi	r24, 0x7F	; 127
     dc8:	8f bd       	out	0x2f, r24	; 47
     dca:	08 95       	ret
     dcc:	81 30       	cpi	r24, 0x01	; 1
     dce:	39 f4       	brne	.+14     	; 0xdde <Timer_Init+0x1e4>
     dd0:	8f b5       	in	r24, 0x2f	; 47
     dd2:	80 64       	ori	r24, 0x40	; 64
     dd4:	8f bd       	out	0x2f, r24	; 47
     dd6:	8f b5       	in	r24, 0x2f	; 47
     dd8:	8f 77       	andi	r24, 0x7F	; 127
     dda:	8f bd       	out	0x2f, r24	; 47
     ddc:	08 95       	ret
     dde:	82 30       	cpi	r24, 0x02	; 2
     de0:	39 f4       	brne	.+14     	; 0xdf0 <Timer_Init+0x1f6>
     de2:	8f b5       	in	r24, 0x2f	; 47
     de4:	80 68       	ori	r24, 0x80	; 128
     de6:	8f bd       	out	0x2f, r24	; 47
     de8:	8f b5       	in	r24, 0x2f	; 47
     dea:	8f 7b       	andi	r24, 0xBF	; 191
     dec:	8f bd       	out	0x2f, r24	; 47
     dee:	08 95       	ret
     df0:	83 30       	cpi	r24, 0x03	; 3
     df2:	09 f0       	breq	.+2      	; 0xdf6 <Timer_Init+0x1fc>
     df4:	f9 c0       	rjmp	.+498    	; 0xfe8 <Timer_Init+0x3ee>
     df6:	8f b5       	in	r24, 0x2f	; 47
     df8:	80 64       	ori	r24, 0x40	; 64
     dfa:	8f bd       	out	0x2f, r24	; 47
     dfc:	8f b5       	in	r24, 0x2f	; 47
     dfe:	80 68       	ori	r24, 0x80	; 128
     e00:	8f bd       	out	0x2f, r24	; 47
     e02:	08 95       	ret
     e04:	83 30       	cpi	r24, 0x03	; 3
     e06:	09 f0       	breq	.+2      	; 0xe0a <Timer_Init+0x210>
     e08:	ef c0       	rjmp	.+478    	; 0xfe8 <Timer_Init+0x3ee>
     e0a:	8f b5       	in	r24, 0x2f	; 47
     e0c:	81 60       	ori	r24, 0x01	; 1
     e0e:	8f bd       	out	0x2f, r24	; 47
     e10:	8f b5       	in	r24, 0x2f	; 47
     e12:	8d 7f       	andi	r24, 0xFD	; 253
     e14:	8f bd       	out	0x2f, r24	; 47
     e16:	8e b5       	in	r24, 0x2e	; 46
     e18:	88 60       	ori	r24, 0x08	; 8
     e1a:	8e bd       	out	0x2e, r24	; 46
     e1c:	80 85       	ldd	r24, Z+8	; 0x08
     e1e:	81 11       	cpse	r24, r1
     e20:	26 c0       	rjmp	.+76     	; 0xe6e <Timer_Init+0x274>
     e22:	81 85       	ldd	r24, Z+9	; 0x09
     e24:	81 11       	cpse	r24, r1
     e26:	07 c0       	rjmp	.+14     	; 0xe36 <Timer_Init+0x23c>
     e28:	8f b5       	in	r24, 0x2f	; 47
     e2a:	8f 7e       	andi	r24, 0xEF	; 239
     e2c:	8f bd       	out	0x2f, r24	; 47
     e2e:	8f b5       	in	r24, 0x2f	; 47
     e30:	8f 7d       	andi	r24, 0xDF	; 223
     e32:	8f bd       	out	0x2f, r24	; 47
     e34:	08 95       	ret
     e36:	81 30       	cpi	r24, 0x01	; 1
     e38:	39 f4       	brne	.+14     	; 0xe48 <Timer_Init+0x24e>
     e3a:	8f b5       	in	r24, 0x2f	; 47
     e3c:	80 61       	ori	r24, 0x10	; 16
     e3e:	8f bd       	out	0x2f, r24	; 47
     e40:	8f b5       	in	r24, 0x2f	; 47
     e42:	8f 7d       	andi	r24, 0xDF	; 223
     e44:	8f bd       	out	0x2f, r24	; 47
     e46:	08 95       	ret
     e48:	82 30       	cpi	r24, 0x02	; 2
     e4a:	39 f4       	brne	.+14     	; 0xe5a <Timer_Init+0x260>
     e4c:	8f b5       	in	r24, 0x2f	; 47
     e4e:	80 62       	ori	r24, 0x20	; 32
     e50:	8f bd       	out	0x2f, r24	; 47
     e52:	8f b5       	in	r24, 0x2f	; 47
     e54:	8f 7e       	andi	r24, 0xEF	; 239
     e56:	8f bd       	out	0x2f, r24	; 47
     e58:	08 95       	ret
     e5a:	83 30       	cpi	r24, 0x03	; 3
     e5c:	09 f0       	breq	.+2      	; 0xe60 <Timer_Init+0x266>
     e5e:	c4 c0       	rjmp	.+392    	; 0xfe8 <Timer_Init+0x3ee>
     e60:	8f b5       	in	r24, 0x2f	; 47
     e62:	80 61       	ori	r24, 0x10	; 16
     e64:	8f bd       	out	0x2f, r24	; 47
     e66:	8f b5       	in	r24, 0x2f	; 47
     e68:	80 62       	ori	r24, 0x20	; 32
     e6a:	8f bd       	out	0x2f, r24	; 47
     e6c:	08 95       	ret
     e6e:	81 30       	cpi	r24, 0x01	; 1
     e70:	09 f0       	breq	.+2      	; 0xe74 <Timer_Init+0x27a>
     e72:	ba c0       	rjmp	.+372    	; 0xfe8 <Timer_Init+0x3ee>
     e74:	81 85       	ldd	r24, Z+9	; 0x09
     e76:	81 11       	cpse	r24, r1
     e78:	07 c0       	rjmp	.+14     	; 0xe88 <Timer_Init+0x28e>
     e7a:	8f b5       	in	r24, 0x2f	; 47
     e7c:	8f 7b       	andi	r24, 0xBF	; 191
     e7e:	8f bd       	out	0x2f, r24	; 47
     e80:	8f b5       	in	r24, 0x2f	; 47
     e82:	8f 77       	andi	r24, 0x7F	; 127
     e84:	8f bd       	out	0x2f, r24	; 47
     e86:	08 95       	ret
     e88:	81 30       	cpi	r24, 0x01	; 1
     e8a:	39 f4       	brne	.+14     	; 0xe9a <Timer_Init+0x2a0>
     e8c:	8f b5       	in	r24, 0x2f	; 47
     e8e:	80 64       	ori	r24, 0x40	; 64
     e90:	8f bd       	out	0x2f, r24	; 47
     e92:	8f b5       	in	r24, 0x2f	; 47
     e94:	8f 77       	andi	r24, 0x7F	; 127
     e96:	8f bd       	out	0x2f, r24	; 47
     e98:	08 95       	ret
     e9a:	82 30       	cpi	r24, 0x02	; 2
     e9c:	39 f4       	brne	.+14     	; 0xeac <Timer_Init+0x2b2>
     e9e:	8f b5       	in	r24, 0x2f	; 47
     ea0:	80 68       	ori	r24, 0x80	; 128
     ea2:	8f bd       	out	0x2f, r24	; 47
     ea4:	8f b5       	in	r24, 0x2f	; 47
     ea6:	8f 7b       	andi	r24, 0xBF	; 191
     ea8:	8f bd       	out	0x2f, r24	; 47
     eaa:	08 95       	ret
     eac:	83 30       	cpi	r24, 0x03	; 3
     eae:	09 f0       	breq	.+2      	; 0xeb2 <Timer_Init+0x2b8>
     eb0:	9b c0       	rjmp	.+310    	; 0xfe8 <Timer_Init+0x3ee>
     eb2:	8f b5       	in	r24, 0x2f	; 47
     eb4:	80 64       	ori	r24, 0x40	; 64
     eb6:	8f bd       	out	0x2f, r24	; 47
     eb8:	8f b5       	in	r24, 0x2f	; 47
     eba:	80 68       	ori	r24, 0x80	; 128
     ebc:	8f bd       	out	0x2f, r24	; 47
     ebe:	08 95       	ret
     ec0:	82 30       	cpi	r24, 0x02	; 2
     ec2:	09 f0       	breq	.+2      	; 0xec6 <Timer_Init+0x2cc>
     ec4:	91 c0       	rjmp	.+290    	; 0xfe8 <Timer_Init+0x3ee>
     ec6:	81 81       	ldd	r24, Z+1	; 0x01
     ec8:	81 11       	cpse	r24, r1
     eca:	07 c0       	rjmp	.+14     	; 0xeda <Timer_Init+0x2e0>
     ecc:	85 b5       	in	r24, 0x25	; 37
     ece:	87 7f       	andi	r24, 0xF7	; 247
     ed0:	85 bd       	out	0x25, r24	; 37
     ed2:	85 b5       	in	r24, 0x25	; 37
     ed4:	8f 7b       	andi	r24, 0xBF	; 191
     ed6:	85 bd       	out	0x25, r24	; 37
     ed8:	08 95       	ret
     eda:	81 30       	cpi	r24, 0x01	; 1
     edc:	61 f5       	brne	.+88     	; 0xf36 <Timer_Init+0x33c>
     ede:	85 b5       	in	r24, 0x25	; 37
     ee0:	88 60       	ori	r24, 0x08	; 8
     ee2:	85 bd       	out	0x25, r24	; 37
     ee4:	85 b5       	in	r24, 0x25	; 37
     ee6:	8f 7b       	andi	r24, 0xBF	; 191
     ee8:	85 bd       	out	0x25, r24	; 37
     eea:	80 85       	ldd	r24, Z+8	; 0x08
     eec:	81 11       	cpse	r24, r1
     eee:	07 c0       	rjmp	.+14     	; 0xefe <Timer_Init+0x304>
     ef0:	85 b5       	in	r24, 0x25	; 37
     ef2:	8f 7e       	andi	r24, 0xEF	; 239
     ef4:	85 bd       	out	0x25, r24	; 37
     ef6:	85 b5       	in	r24, 0x25	; 37
     ef8:	8f 7d       	andi	r24, 0xDF	; 223
     efa:	85 bd       	out	0x25, r24	; 37
     efc:	08 95       	ret
     efe:	81 30       	cpi	r24, 0x01	; 1
     f00:	39 f4       	brne	.+14     	; 0xf10 <Timer_Init+0x316>
     f02:	85 b5       	in	r24, 0x25	; 37
     f04:	80 61       	ori	r24, 0x10	; 16
     f06:	85 bd       	out	0x25, r24	; 37
     f08:	85 b5       	in	r24, 0x25	; 37
     f0a:	8f 7d       	andi	r24, 0xDF	; 223
     f0c:	85 bd       	out	0x25, r24	; 37
     f0e:	08 95       	ret
     f10:	82 30       	cpi	r24, 0x02	; 2
     f12:	39 f4       	brne	.+14     	; 0xf22 <Timer_Init+0x328>
     f14:	85 b5       	in	r24, 0x25	; 37
     f16:	80 62       	ori	r24, 0x20	; 32
     f18:	85 bd       	out	0x25, r24	; 37
     f1a:	85 b5       	in	r24, 0x25	; 37
     f1c:	8f 7e       	andi	r24, 0xEF	; 239
     f1e:	85 bd       	out	0x25, r24	; 37
     f20:	08 95       	ret
     f22:	83 30       	cpi	r24, 0x03	; 3
     f24:	09 f0       	breq	.+2      	; 0xf28 <Timer_Init+0x32e>
     f26:	60 c0       	rjmp	.+192    	; 0xfe8 <Timer_Init+0x3ee>
     f28:	85 b5       	in	r24, 0x25	; 37
     f2a:	80 61       	ori	r24, 0x10	; 16
     f2c:	85 bd       	out	0x25, r24	; 37
     f2e:	85 b5       	in	r24, 0x25	; 37
     f30:	80 62       	ori	r24, 0x20	; 32
     f32:	85 bd       	out	0x25, r24	; 37
     f34:	08 95       	ret
     f36:	82 30       	cpi	r24, 0x02	; 2
     f38:	59 f5       	brne	.+86     	; 0xf90 <Timer_Init+0x396>
     f3a:	85 b5       	in	r24, 0x25	; 37
     f3c:	80 64       	ori	r24, 0x40	; 64
     f3e:	85 bd       	out	0x25, r24	; 37
     f40:	85 b5       	in	r24, 0x25	; 37
     f42:	87 7f       	andi	r24, 0xF7	; 247
     f44:	85 bd       	out	0x25, r24	; 37
     f46:	81 85       	ldd	r24, Z+9	; 0x09
     f48:	81 11       	cpse	r24, r1
     f4a:	07 c0       	rjmp	.+14     	; 0xf5a <Timer_Init+0x360>
     f4c:	85 b5       	in	r24, 0x25	; 37
     f4e:	8f 7e       	andi	r24, 0xEF	; 239
     f50:	85 bd       	out	0x25, r24	; 37
     f52:	85 b5       	in	r24, 0x25	; 37
     f54:	8f 7d       	andi	r24, 0xDF	; 223
     f56:	85 bd       	out	0x25, r24	; 37
     f58:	08 95       	ret
     f5a:	81 30       	cpi	r24, 0x01	; 1
     f5c:	39 f4       	brne	.+14     	; 0xf6c <Timer_Init+0x372>
     f5e:	85 b5       	in	r24, 0x25	; 37
     f60:	80 61       	ori	r24, 0x10	; 16
     f62:	85 bd       	out	0x25, r24	; 37
     f64:	85 b5       	in	r24, 0x25	; 37
     f66:	8f 7d       	andi	r24, 0xDF	; 223
     f68:	85 bd       	out	0x25, r24	; 37
     f6a:	08 95       	ret
     f6c:	82 30       	cpi	r24, 0x02	; 2
     f6e:	39 f4       	brne	.+14     	; 0xf7e <Timer_Init+0x384>
     f70:	85 b5       	in	r24, 0x25	; 37
     f72:	80 62       	ori	r24, 0x20	; 32
     f74:	85 bd       	out	0x25, r24	; 37
     f76:	85 b5       	in	r24, 0x25	; 37
     f78:	8f 7e       	andi	r24, 0xEF	; 239
     f7a:	85 bd       	out	0x25, r24	; 37
     f7c:	08 95       	ret
     f7e:	83 30       	cpi	r24, 0x03	; 3
     f80:	99 f5       	brne	.+102    	; 0xfe8 <Timer_Init+0x3ee>
     f82:	85 b5       	in	r24, 0x25	; 37
     f84:	80 61       	ori	r24, 0x10	; 16
     f86:	85 bd       	out	0x25, r24	; 37
     f88:	85 b5       	in	r24, 0x25	; 37
     f8a:	80 62       	ori	r24, 0x20	; 32
     f8c:	85 bd       	out	0x25, r24	; 37
     f8e:	08 95       	ret
     f90:	83 30       	cpi	r24, 0x03	; 3
     f92:	51 f5       	brne	.+84     	; 0xfe8 <Timer_Init+0x3ee>
     f94:	85 b5       	in	r24, 0x25	; 37
     f96:	88 60       	ori	r24, 0x08	; 8
     f98:	85 bd       	out	0x25, r24	; 37
     f9a:	85 b5       	in	r24, 0x25	; 37
     f9c:	80 64       	ori	r24, 0x40	; 64
     f9e:	85 bd       	out	0x25, r24	; 37
     fa0:	81 85       	ldd	r24, Z+9	; 0x09
     fa2:	81 11       	cpse	r24, r1
     fa4:	07 c0       	rjmp	.+14     	; 0xfb4 <Timer_Init+0x3ba>
     fa6:	85 b5       	in	r24, 0x25	; 37
     fa8:	8f 7e       	andi	r24, 0xEF	; 239
     faa:	85 bd       	out	0x25, r24	; 37
     fac:	85 b5       	in	r24, 0x25	; 37
     fae:	8f 7d       	andi	r24, 0xDF	; 223
     fb0:	85 bd       	out	0x25, r24	; 37
     fb2:	08 95       	ret
     fb4:	81 30       	cpi	r24, 0x01	; 1
     fb6:	39 f4       	brne	.+14     	; 0xfc6 <Timer_Init+0x3cc>
     fb8:	85 b5       	in	r24, 0x25	; 37
     fba:	80 61       	ori	r24, 0x10	; 16
     fbc:	85 bd       	out	0x25, r24	; 37
     fbe:	85 b5       	in	r24, 0x25	; 37
     fc0:	8f 7d       	andi	r24, 0xDF	; 223
     fc2:	85 bd       	out	0x25, r24	; 37
     fc4:	08 95       	ret
     fc6:	82 30       	cpi	r24, 0x02	; 2
     fc8:	39 f4       	brne	.+14     	; 0xfd8 <Timer_Init+0x3de>
     fca:	85 b5       	in	r24, 0x25	; 37
     fcc:	80 62       	ori	r24, 0x20	; 32
     fce:	85 bd       	out	0x25, r24	; 37
     fd0:	85 b5       	in	r24, 0x25	; 37
     fd2:	8f 7e       	andi	r24, 0xEF	; 239
     fd4:	85 bd       	out	0x25, r24	; 37
     fd6:	08 95       	ret
     fd8:	83 30       	cpi	r24, 0x03	; 3
     fda:	31 f4       	brne	.+12     	; 0xfe8 <Timer_Init+0x3ee>
     fdc:	85 b5       	in	r24, 0x25	; 37
     fde:	80 61       	ori	r24, 0x10	; 16
     fe0:	85 bd       	out	0x25, r24	; 37
     fe2:	85 b5       	in	r24, 0x25	; 37
     fe4:	80 62       	ori	r24, 0x20	; 32
     fe6:	85 bd       	out	0x25, r24	; 37
     fe8:	08 95       	ret

00000fea <Timer_Start>:
     fea:	fc 01       	movw	r30, r24
     fec:	90 81       	ld	r25, Z
     fee:	91 11       	cpse	r25, r1
     ff0:	45 c0       	rjmp	.+138    	; 0x107c <Timer_Start+0x92>
     ff2:	82 81       	ldd	r24, Z+2	; 0x02
     ff4:	93 81       	ldd	r25, Z+3	; 0x03
     ff6:	81 30       	cpi	r24, 0x01	; 1
     ff8:	91 05       	cpc	r25, r1
     ffa:	51 f4       	brne	.+20     	; 0x1010 <Timer_Start+0x26>
     ffc:	83 b7       	in	r24, 0x33	; 51
     ffe:	81 60       	ori	r24, 0x01	; 1
    1000:	83 bf       	out	0x33, r24	; 51
    1002:	83 b7       	in	r24, 0x33	; 51
    1004:	8d 7f       	andi	r24, 0xFD	; 253
    1006:	83 bf       	out	0x33, r24	; 51
    1008:	83 b7       	in	r24, 0x33	; 51
    100a:	8b 7f       	andi	r24, 0xFB	; 251
    100c:	83 bf       	out	0x33, r24	; 51
    100e:	08 95       	ret
    1010:	88 30       	cpi	r24, 0x08	; 8
    1012:	91 05       	cpc	r25, r1
    1014:	51 f4       	brne	.+20     	; 0x102a <Timer_Start+0x40>
    1016:	83 b7       	in	r24, 0x33	; 51
    1018:	8e 7f       	andi	r24, 0xFE	; 254
    101a:	83 bf       	out	0x33, r24	; 51
    101c:	83 b7       	in	r24, 0x33	; 51
    101e:	82 60       	ori	r24, 0x02	; 2
    1020:	83 bf       	out	0x33, r24	; 51
    1022:	83 b7       	in	r24, 0x33	; 51
    1024:	8b 7f       	andi	r24, 0xFB	; 251
    1026:	83 bf       	out	0x33, r24	; 51
    1028:	08 95       	ret
    102a:	80 34       	cpi	r24, 0x40	; 64
    102c:	91 05       	cpc	r25, r1
    102e:	51 f4       	brne	.+20     	; 0x1044 <Timer_Start+0x5a>
    1030:	83 b7       	in	r24, 0x33	; 51
    1032:	81 60       	ori	r24, 0x01	; 1
    1034:	83 bf       	out	0x33, r24	; 51
    1036:	83 b7       	in	r24, 0x33	; 51
    1038:	82 60       	ori	r24, 0x02	; 2
    103a:	83 bf       	out	0x33, r24	; 51
    103c:	83 b7       	in	r24, 0x33	; 51
    103e:	8b 7f       	andi	r24, 0xFB	; 251
    1040:	83 bf       	out	0x33, r24	; 51
    1042:	08 95       	ret
    1044:	81 15       	cp	r24, r1
    1046:	21 e0       	ldi	r18, 0x01	; 1
    1048:	92 07       	cpc	r25, r18
    104a:	51 f4       	brne	.+20     	; 0x1060 <Timer_Start+0x76>
    104c:	83 b7       	in	r24, 0x33	; 51
    104e:	8e 7f       	andi	r24, 0xFE	; 254
    1050:	83 bf       	out	0x33, r24	; 51
    1052:	83 b7       	in	r24, 0x33	; 51
    1054:	8d 7f       	andi	r24, 0xFD	; 253
    1056:	83 bf       	out	0x33, r24	; 51
    1058:	83 b7       	in	r24, 0x33	; 51
    105a:	84 60       	ori	r24, 0x04	; 4
    105c:	83 bf       	out	0x33, r24	; 51
    105e:	08 95       	ret
    1060:	81 15       	cp	r24, r1
    1062:	94 40       	sbci	r25, 0x04	; 4
    1064:	09 f0       	breq	.+2      	; 0x1068 <Timer_Start+0x7e>
    1066:	b2 c0       	rjmp	.+356    	; 0x11cc <Timer_Start+0x1e2>
    1068:	83 b7       	in	r24, 0x33	; 51
    106a:	81 60       	ori	r24, 0x01	; 1
    106c:	83 bf       	out	0x33, r24	; 51
    106e:	83 b7       	in	r24, 0x33	; 51
    1070:	8d 7f       	andi	r24, 0xFD	; 253
    1072:	83 bf       	out	0x33, r24	; 51
    1074:	83 b7       	in	r24, 0x33	; 51
    1076:	84 60       	ori	r24, 0x04	; 4
    1078:	83 bf       	out	0x33, r24	; 51
    107a:	08 95       	ret
    107c:	91 30       	cpi	r25, 0x01	; 1
    107e:	09 f0       	breq	.+2      	; 0x1082 <Timer_Start+0x98>
    1080:	45 c0       	rjmp	.+138    	; 0x110c <Timer_Start+0x122>
    1082:	82 81       	ldd	r24, Z+2	; 0x02
    1084:	93 81       	ldd	r25, Z+3	; 0x03
    1086:	81 30       	cpi	r24, 0x01	; 1
    1088:	91 05       	cpc	r25, r1
    108a:	51 f4       	brne	.+20     	; 0x10a0 <Timer_Start+0xb6>
    108c:	8e b5       	in	r24, 0x2e	; 46
    108e:	81 60       	ori	r24, 0x01	; 1
    1090:	8e bd       	out	0x2e, r24	; 46
    1092:	8e b5       	in	r24, 0x2e	; 46
    1094:	8d 7f       	andi	r24, 0xFD	; 253
    1096:	8e bd       	out	0x2e, r24	; 46
    1098:	8e b5       	in	r24, 0x2e	; 46
    109a:	8b 7f       	andi	r24, 0xFB	; 251
    109c:	8e bd       	out	0x2e, r24	; 46
    109e:	08 95       	ret
    10a0:	88 30       	cpi	r24, 0x08	; 8
    10a2:	91 05       	cpc	r25, r1
    10a4:	51 f4       	brne	.+20     	; 0x10ba <Timer_Start+0xd0>
    10a6:	8e b5       	in	r24, 0x2e	; 46
    10a8:	8e 7f       	andi	r24, 0xFE	; 254
    10aa:	8e bd       	out	0x2e, r24	; 46
    10ac:	8e b5       	in	r24, 0x2e	; 46
    10ae:	82 60       	ori	r24, 0x02	; 2
    10b0:	8e bd       	out	0x2e, r24	; 46
    10b2:	8e b5       	in	r24, 0x2e	; 46
    10b4:	8b 7f       	andi	r24, 0xFB	; 251
    10b6:	8e bd       	out	0x2e, r24	; 46
    10b8:	08 95       	ret
    10ba:	80 34       	cpi	r24, 0x40	; 64
    10bc:	91 05       	cpc	r25, r1
    10be:	51 f4       	brne	.+20     	; 0x10d4 <Timer_Start+0xea>
    10c0:	8e b5       	in	r24, 0x2e	; 46
    10c2:	81 60       	ori	r24, 0x01	; 1
    10c4:	8e bd       	out	0x2e, r24	; 46
    10c6:	8e b5       	in	r24, 0x2e	; 46
    10c8:	82 60       	ori	r24, 0x02	; 2
    10ca:	8e bd       	out	0x2e, r24	; 46
    10cc:	8e b5       	in	r24, 0x2e	; 46
    10ce:	8b 7f       	andi	r24, 0xFB	; 251
    10d0:	8e bd       	out	0x2e, r24	; 46
    10d2:	08 95       	ret
    10d4:	81 15       	cp	r24, r1
    10d6:	21 e0       	ldi	r18, 0x01	; 1
    10d8:	92 07       	cpc	r25, r18
    10da:	51 f4       	brne	.+20     	; 0x10f0 <Timer_Start+0x106>
    10dc:	8e b5       	in	r24, 0x2e	; 46
    10de:	8e 7f       	andi	r24, 0xFE	; 254
    10e0:	8e bd       	out	0x2e, r24	; 46
    10e2:	8e b5       	in	r24, 0x2e	; 46
    10e4:	8d 7f       	andi	r24, 0xFD	; 253
    10e6:	8e bd       	out	0x2e, r24	; 46
    10e8:	8e b5       	in	r24, 0x2e	; 46
    10ea:	84 60       	ori	r24, 0x04	; 4
    10ec:	8e bd       	out	0x2e, r24	; 46
    10ee:	08 95       	ret
    10f0:	81 15       	cp	r24, r1
    10f2:	94 40       	sbci	r25, 0x04	; 4
    10f4:	09 f0       	breq	.+2      	; 0x10f8 <Timer_Start+0x10e>
    10f6:	6a c0       	rjmp	.+212    	; 0x11cc <Timer_Start+0x1e2>
    10f8:	8e b5       	in	r24, 0x2e	; 46
    10fa:	81 60       	ori	r24, 0x01	; 1
    10fc:	8e bd       	out	0x2e, r24	; 46
    10fe:	8e b5       	in	r24, 0x2e	; 46
    1100:	8d 7f       	andi	r24, 0xFD	; 253
    1102:	8e bd       	out	0x2e, r24	; 46
    1104:	8e b5       	in	r24, 0x2e	; 46
    1106:	84 60       	ori	r24, 0x04	; 4
    1108:	8e bd       	out	0x2e, r24	; 46
    110a:	08 95       	ret
    110c:	92 30       	cpi	r25, 0x02	; 2
    110e:	09 f0       	breq	.+2      	; 0x1112 <Timer_Start+0x128>
    1110:	5d c0       	rjmp	.+186    	; 0x11cc <Timer_Start+0x1e2>
    1112:	82 81       	ldd	r24, Z+2	; 0x02
    1114:	93 81       	ldd	r25, Z+3	; 0x03
    1116:	81 30       	cpi	r24, 0x01	; 1
    1118:	91 05       	cpc	r25, r1
    111a:	51 f4       	brne	.+20     	; 0x1130 <Timer_Start+0x146>
    111c:	85 b5       	in	r24, 0x25	; 37
    111e:	81 60       	ori	r24, 0x01	; 1
    1120:	85 bd       	out	0x25, r24	; 37
    1122:	85 b5       	in	r24, 0x25	; 37
    1124:	8d 7f       	andi	r24, 0xFD	; 253
    1126:	85 bd       	out	0x25, r24	; 37
    1128:	85 b5       	in	r24, 0x25	; 37
    112a:	8b 7f       	andi	r24, 0xFB	; 251
    112c:	85 bd       	out	0x25, r24	; 37
    112e:	08 95       	ret
    1130:	88 30       	cpi	r24, 0x08	; 8
    1132:	91 05       	cpc	r25, r1
    1134:	51 f4       	brne	.+20     	; 0x114a <Timer_Start+0x160>
    1136:	85 b5       	in	r24, 0x25	; 37
    1138:	8e 7f       	andi	r24, 0xFE	; 254
    113a:	85 bd       	out	0x25, r24	; 37
    113c:	85 b5       	in	r24, 0x25	; 37
    113e:	82 60       	ori	r24, 0x02	; 2
    1140:	85 bd       	out	0x25, r24	; 37
    1142:	85 b5       	in	r24, 0x25	; 37
    1144:	8b 7f       	andi	r24, 0xFB	; 251
    1146:	85 bd       	out	0x25, r24	; 37
    1148:	08 95       	ret
    114a:	80 32       	cpi	r24, 0x20	; 32
    114c:	91 05       	cpc	r25, r1
    114e:	51 f4       	brne	.+20     	; 0x1164 <Timer_Start+0x17a>
    1150:	85 b5       	in	r24, 0x25	; 37
    1152:	81 60       	ori	r24, 0x01	; 1
    1154:	85 bd       	out	0x25, r24	; 37
    1156:	85 b5       	in	r24, 0x25	; 37
    1158:	82 60       	ori	r24, 0x02	; 2
    115a:	85 bd       	out	0x25, r24	; 37
    115c:	85 b5       	in	r24, 0x25	; 37
    115e:	8b 7f       	andi	r24, 0xFB	; 251
    1160:	85 bd       	out	0x25, r24	; 37
    1162:	08 95       	ret
    1164:	80 34       	cpi	r24, 0x40	; 64
    1166:	91 05       	cpc	r25, r1
    1168:	51 f4       	brne	.+20     	; 0x117e <Timer_Start+0x194>
    116a:	85 b5       	in	r24, 0x25	; 37
    116c:	8e 7f       	andi	r24, 0xFE	; 254
    116e:	85 bd       	out	0x25, r24	; 37
    1170:	85 b5       	in	r24, 0x25	; 37
    1172:	8d 7f       	andi	r24, 0xFD	; 253
    1174:	85 bd       	out	0x25, r24	; 37
    1176:	85 b5       	in	r24, 0x25	; 37
    1178:	84 60       	ori	r24, 0x04	; 4
    117a:	85 bd       	out	0x25, r24	; 37
    117c:	08 95       	ret
    117e:	80 38       	cpi	r24, 0x80	; 128
    1180:	91 05       	cpc	r25, r1
    1182:	51 f4       	brne	.+20     	; 0x1198 <Timer_Start+0x1ae>
    1184:	85 b5       	in	r24, 0x25	; 37
    1186:	81 60       	ori	r24, 0x01	; 1
    1188:	85 bd       	out	0x25, r24	; 37
    118a:	85 b5       	in	r24, 0x25	; 37
    118c:	8d 7f       	andi	r24, 0xFD	; 253
    118e:	85 bd       	out	0x25, r24	; 37
    1190:	85 b5       	in	r24, 0x25	; 37
    1192:	84 60       	ori	r24, 0x04	; 4
    1194:	85 bd       	out	0x25, r24	; 37
    1196:	08 95       	ret
    1198:	81 15       	cp	r24, r1
    119a:	21 e0       	ldi	r18, 0x01	; 1
    119c:	92 07       	cpc	r25, r18
    119e:	51 f4       	brne	.+20     	; 0x11b4 <Timer_Start+0x1ca>
    11a0:	85 b5       	in	r24, 0x25	; 37
    11a2:	8e 7f       	andi	r24, 0xFE	; 254
    11a4:	85 bd       	out	0x25, r24	; 37
    11a6:	85 b5       	in	r24, 0x25	; 37
    11a8:	82 60       	ori	r24, 0x02	; 2
    11aa:	85 bd       	out	0x25, r24	; 37
    11ac:	85 b5       	in	r24, 0x25	; 37
    11ae:	84 60       	ori	r24, 0x04	; 4
    11b0:	85 bd       	out	0x25, r24	; 37
    11b2:	08 95       	ret
    11b4:	81 15       	cp	r24, r1
    11b6:	94 40       	sbci	r25, 0x04	; 4
    11b8:	49 f4       	brne	.+18     	; 0x11cc <Timer_Start+0x1e2>
    11ba:	85 b5       	in	r24, 0x25	; 37
    11bc:	81 60       	ori	r24, 0x01	; 1
    11be:	85 bd       	out	0x25, r24	; 37
    11c0:	85 b5       	in	r24, 0x25	; 37
    11c2:	82 60       	ori	r24, 0x02	; 2
    11c4:	85 bd       	out	0x25, r24	; 37
    11c6:	85 b5       	in	r24, 0x25	; 37
    11c8:	84 60       	ori	r24, 0x04	; 4
    11ca:	85 bd       	out	0x25, r24	; 37
    11cc:	08 95       	ret

000011ce <Timer_SetINTERUPPT>:
void Timer_SetINTERUPPT(TimerControl* TimerC,Uint32 InterruptSelect)
{
	if (TimerC -> TimerSelect == TIMER1)
    11ce:	fc 01       	movw	r30, r24
    11d0:	80 81       	ld	r24, Z
    11d2:	81 30       	cpi	r24, 0x01	; 1
    11d4:	19 f5       	brne	.+70     	; 0x121c <Timer_SetINTERUPPT+0x4e>
	{
		if (InterruptSelect == TIMER1_Input_Capture_Interrupt_En)
    11d6:	41 30       	cpi	r20, 0x01	; 1
    11d8:	51 05       	cpc	r21, r1
    11da:	61 05       	cpc	r22, r1
    11dc:	71 05       	cpc	r23, r1
    11de:	21 f4       	brne	.+8      	; 0x11e8 <Timer_SetINTERUPPT+0x1a>
		{
			set_bit(TIMSK,5);
    11e0:	89 b7       	in	r24, 0x39	; 57
    11e2:	80 62       	ori	r24, 0x20	; 32
    11e4:	89 bf       	out	0x39, r24	; 57
    11e6:	08 95       	ret
		} 
		else if (InterruptSelect == TIMER1_Output_CompareA_Match_Interrupt_En)
    11e8:	42 30       	cpi	r20, 0x02	; 2
    11ea:	51 05       	cpc	r21, r1
    11ec:	61 05       	cpc	r22, r1
    11ee:	71 05       	cpc	r23, r1
    11f0:	21 f4       	brne	.+8      	; 0x11fa <Timer_SetINTERUPPT+0x2c>
		{
			set_bit(TIMSK,4);
    11f2:	89 b7       	in	r24, 0x39	; 57
    11f4:	80 61       	ori	r24, 0x10	; 16
    11f6:	89 bf       	out	0x39, r24	; 57
    11f8:	08 95       	ret
		}
		else if (InterruptSelect == TIMER1_Output_CompareB_Match_Interrupt_En)
    11fa:	43 30       	cpi	r20, 0x03	; 3
    11fc:	51 05       	cpc	r21, r1
    11fe:	61 05       	cpc	r22, r1
    1200:	71 05       	cpc	r23, r1
    1202:	21 f4       	brne	.+8      	; 0x120c <Timer_SetINTERUPPT+0x3e>
		{
			set_bit(TIMSK,3);
    1204:	89 b7       	in	r24, 0x39	; 57
    1206:	88 60       	ori	r24, 0x08	; 8
    1208:	89 bf       	out	0x39, r24	; 57
    120a:	08 95       	ret
		}
		else if (InterruptSelect == TIMER1_Overflow_Interrupt_Enable)
    120c:	44 30       	cpi	r20, 0x04	; 4
    120e:	51 05       	cpc	r21, r1
    1210:	61 05       	cpc	r22, r1
    1212:	71 05       	cpc	r23, r1
    1214:	19 f4       	brne	.+6      	; 0x121c <Timer_SetINTERUPPT+0x4e>
		{
			set_bit(TIMSK,2);
    1216:	89 b7       	in	r24, 0x39	; 57
    1218:	84 60       	ori	r24, 0x04	; 4
    121a:	89 bf       	out	0x39, r24	; 57
    121c:	08 95       	ret

0000121e <Timer_SetRisingFallingEdge>:
	} 

}
void Timer_SetRisingFallingEdge(TimerControl* TimerC,Uint8 Rising_Falling)
{
	if (TimerC -> TimerSelect == TIMER1)
    121e:	fc 01       	movw	r30, r24
    1220:	80 81       	ld	r24, Z
    1222:	81 30       	cpi	r24, 0x01	; 1
    1224:	49 f4       	brne	.+18     	; 0x1238 <Timer_SetRisingFallingEdge+0x1a>
	{
		if (Rising_Falling)
    1226:	66 23       	and	r22, r22
    1228:	21 f0       	breq	.+8      	; 0x1232 <Timer_SetRisingFallingEdge+0x14>
		{
			set_bit(TCCR1B,6);
    122a:	8e b5       	in	r24, 0x2e	; 46
    122c:	80 64       	ori	r24, 0x40	; 64
    122e:	8e bd       	out	0x2e, r24	; 46
    1230:	08 95       	ret
		}else
			clr_bit(TCCR1B,6);
    1232:	8e b5       	in	r24, 0x2e	; 46
    1234:	8f 7b       	andi	r24, 0xBF	; 191
    1236:	8e bd       	out	0x2e, r24	; 46
    1238:	08 95       	ret

0000123a <Timer_ClearFlage>:

}

void Timer_ClearFlage(TimerControl* TimerC,Uint8 Flag)
{
	if (TimerC -> TimerSelect == TIMER1)
    123a:	fc 01       	movw	r30, r24
    123c:	80 81       	ld	r24, Z
    123e:	81 30       	cpi	r24, 0x01	; 1
    1240:	59 f4       	brne	.+22     	; 0x1258 <Timer_ClearFlage+0x1e>
	{
		if (Flag == TIMER_ICP_FALG)
    1242:	61 30       	cpi	r22, 0x01	; 1
    1244:	21 f4       	brne	.+8      	; 0x124e <Timer_ClearFlage+0x14>
		{
			set_bit(TIFR ,5);
    1246:	88 b7       	in	r24, 0x38	; 56
    1248:	80 62       	ori	r24, 0x20	; 32
    124a:	88 bf       	out	0x38, r24	; 56
    124c:	08 95       	ret
		}
		else if (Flag == TIMER_OVERFLOW_FALG)
    124e:	62 30       	cpi	r22, 0x02	; 2
    1250:	19 f4       	brne	.+6      	; 0x1258 <Timer_ClearFlage+0x1e>
		{
			set_bit(TIFR ,2);
    1252:	88 b7       	in	r24, 0x38	; 56
    1254:	84 60       	ori	r24, 0x04	; 4
    1256:	88 bf       	out	0x38, r24	; 56
    1258:	08 95       	ret

0000125a <UltraSonic_init>:

Uint8 TimerOverflow = 0;
TimerControl UltraSonicTimer;

void UltraSonic_init(void){
	UltraSonicTimer.TimerSelect = TIMER1;
    125a:	ec ee       	ldi	r30, 0xEC	; 236
    125c:	f0 e0       	ldi	r31, 0x00	; 0
    125e:	81 e0       	ldi	r24, 0x01	; 1
    1260:	80 83       	st	Z, r24
	UltraSonicTimer.TimerMode = TIMER_NORMAL_MODE;
    1262:	11 82       	std	Z+1, r1	; 0x01
	UltraSonicTimer.TimerPrescaler = TimerPrescaler_0;
    1264:	81 e0       	ldi	r24, 0x01	; 1
    1266:	90 e0       	ldi	r25, 0x00	; 0
    1268:	93 83       	std	Z+3, r25	; 0x03
    126a:	82 83       	std	Z+2, r24	; 0x02
	Timer_Init(&UltraSonicTimer);
    126c:	cf 01       	movw	r24, r30
    126e:	0e 94 fd 05 	call	0xbfa	; 0xbfa <Timer_Init>
	Timer_Start(&UltraSonicTimer);
    1272:	8c ee       	ldi	r24, 0xEC	; 236
    1274:	90 e0       	ldi	r25, 0x00	; 0
    1276:	0e 94 f5 07 	call	0xfea	; 0xfea <Timer_Start>
	Timer_SetINTERUPPT(&UltraSonicTimer,TIMER1_Overflow_Interrupt_Enable);
    127a:	44 e0       	ldi	r20, 0x04	; 4
    127c:	50 e0       	ldi	r21, 0x00	; 0
    127e:	60 e0       	ldi	r22, 0x00	; 0
    1280:	70 e0       	ldi	r23, 0x00	; 0
    1282:	8c ee       	ldi	r24, 0xEC	; 236
    1284:	90 e0       	ldi	r25, 0x00	; 0
    1286:	0e 94 e7 08 	call	0x11ce	; 0x11ce <Timer_SetINTERUPPT>
	Timer_SetINTERUPPT(&UltraSonicTimer,TIMER1_Input_Capture_Interrupt_En);
    128a:	41 e0       	ldi	r20, 0x01	; 1
    128c:	50 e0       	ldi	r21, 0x00	; 0
    128e:	60 e0       	ldi	r22, 0x00	; 0
    1290:	70 e0       	ldi	r23, 0x00	; 0
    1292:	8c ee       	ldi	r24, 0xEC	; 236
    1294:	90 e0       	ldi	r25, 0x00	; 0
    1296:	0e 94 e7 08 	call	0x11ce	; 0x11ce <Timer_SetINTERUPPT>
	DIO_SetPinDir(TRIGER_PORT,TRIGER,DIO_PIN_DIR_OUTPUT);
    129a:	41 e0       	ldi	r20, 0x01	; 1
    129c:	60 e0       	ldi	r22, 0x00	; 0
    129e:	80 e0       	ldi	r24, 0x00	; 0
    12a0:	0e 94 72 00 	call	0xe4	; 0xe4 <DIO_SetPinDir>
// 	//DIO_SetPinDir(ECHO_PULLUP,ECHO,DIO_PIN_DIR_OUTPUT);
	DIO_SetPullUp(ECHO_PULLUP,ECHO);
    12a4:	66 e0       	ldi	r22, 0x06	; 6
    12a6:	83 e0       	ldi	r24, 0x03	; 3
    12a8:	0e 94 64 01 	call	0x2c8	; 0x2c8 <DIO_SetPullUp>
    12ac:	08 95       	ret

000012ae <UltraSonic_SetCaptureEdge>:
	Timer_ClearFlage(&UltraSonicTimer,TIMER_OVERFLOW_FALG);
}

void UltraSonic_SetCaptureEdge(Uint8 Rising_Falling){
	
	Timer_SetRisingFallingEdge(&UltraSonicTimer,Rising_Falling);
    12ae:	68 2f       	mov	r22, r24
    12b0:	8c ee       	ldi	r24, 0xEC	; 236
    12b2:	90 e0       	ldi	r25, 0x00	; 0
    12b4:	0e 94 0f 09 	call	0x121e	; 0x121e <Timer_SetRisingFallingEdge>
    12b8:	08 95       	ret

000012ba <UltraSonic_triger>:
	DIO_SetPullUp(ECHO_PULLUP,ECHO);
}


void UltraSonic_triger(void){
	DIO_SetPinVal(TRIGER_PORT,TRIGER,DIO_PIN_HIGH);
    12ba:	41 e0       	ldi	r20, 0x01	; 1
    12bc:	60 e0       	ldi	r22, 0x00	; 0
    12be:	80 e0       	ldi	r24, 0x00	; 0
    12c0:	0e 94 f3 00 	call	0x1e6	; 0x1e6 <DIO_SetPinVal>
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
    12c4:	85 e3       	ldi	r24, 0x35	; 53
    12c6:	8a 95       	dec	r24
    12c8:	f1 f7       	brne	.-4      	; 0x12c6 <UltraSonic_triger+0xc>
    12ca:	00 00       	nop
	_delay_us(10);
	DIO_SetPinVal(TRIGER_PORT,TRIGER,DIO_PIN_LOW);
    12cc:	40 e0       	ldi	r20, 0x00	; 0
    12ce:	60 e0       	ldi	r22, 0x00	; 0
    12d0:	80 e0       	ldi	r24, 0x00	; 0
    12d2:	0e 94 f3 00 	call	0x1e6	; 0x1e6 <DIO_SetPinVal>
	TCNT1 = 0;	/* Clear Timer counter */
    12d6:	1d bc       	out	0x2d, r1	; 45
    12d8:	1c bc       	out	0x2c, r1	; 44
	UltraSonic_SetCaptureEdge(TIMER_RISING_CAPTURE);
    12da:	81 e0       	ldi	r24, 0x01	; 1
    12dc:	0e 94 57 09 	call	0x12ae	; 0x12ae <UltraSonic_SetCaptureEdge>
	Timer_ClearFlage(&UltraSonicTimer,TIMER_ICP_FALG);
    12e0:	61 e0       	ldi	r22, 0x01	; 1
    12e2:	8c ee       	ldi	r24, 0xEC	; 236
    12e4:	90 e0       	ldi	r25, 0x00	; 0
    12e6:	0e 94 1d 09 	call	0x123a	; 0x123a <Timer_ClearFlage>
	Timer_ClearFlage(&UltraSonicTimer,TIMER_OVERFLOW_FALG);
    12ea:	62 e0       	ldi	r22, 0x02	; 2
    12ec:	8c ee       	ldi	r24, 0xEC	; 236
    12ee:	90 e0       	ldi	r25, 0x00	; 0
    12f0:	0e 94 1d 09 	call	0x123a	; 0x123a <Timer_ClearFlage>
    12f4:	08 95       	ret

000012f6 <UltraSonic_Distance>:

Float64 UltraSonic_Distance(void)
{
	long count;
	double distance;
	UltraSonic_triger();
    12f6:	0e 94 5d 09 	call	0x12ba	; 0x12ba <UltraSonic_triger>
	for (int x = 0;x<= 10000;x++)
    12fa:	80 e0       	ldi	r24, 0x00	; 0
    12fc:	90 e0       	ldi	r25, 0x00	; 0
    12fe:	29 c0       	rjmp	.+82     	; 0x1352 <UltraSonic_Distance+0x5c>
	{
		if (!((TIFR & (1 << 5)) == 0))
    1300:	08 b6       	in	r0, 0x38	; 56
    1302:	05 fe       	sbrs	r0, 5
    1304:	25 c0       	rjmp	.+74     	; 0x1350 <UltraSonic_Distance+0x5a>
		{
			TCNT1 = 0;	/* Clear Timer counter */
    1306:	1d bc       	out	0x2d, r1	; 45
    1308:	1c bc       	out	0x2c, r1	; 44
			UltraSonic_SetCaptureEdge(TIMER_FALLING_CAPTURE);
    130a:	80 e0       	ldi	r24, 0x00	; 0
    130c:	0e 94 57 09 	call	0x12ae	; 0x12ae <UltraSonic_SetCaptureEdge>
			Timer_ClearFlage(&UltraSonicTimer,TIMER_ICP_FALG);
    1310:	61 e0       	ldi	r22, 0x01	; 1
    1312:	8c ee       	ldi	r24, 0xEC	; 236
    1314:	90 e0       	ldi	r25, 0x00	; 0
    1316:	0e 94 1d 09 	call	0x123a	; 0x123a <Timer_ClearFlage>
			Timer_ClearFlage(&UltraSonicTimer,TIMER_OVERFLOW_FALG);
    131a:	62 e0       	ldi	r22, 0x02	; 2
    131c:	8c ee       	ldi	r24, 0xEC	; 236
    131e:	90 e0       	ldi	r25, 0x00	; 0
    1320:	0e 94 1d 09 	call	0x123a	; 0x123a <Timer_ClearFlage>
			TimerOverflow = 0;/* Clear Timer overflow count */
    1324:	10 92 d6 00 	sts	0x00D6, r1	; 0x8000d6 <__data_end>
			while(((TIFR & (1 << 5)) == 0));
    1328:	08 b6       	in	r0, 0x38	; 56
    132a:	05 fe       	sbrs	r0, 5
    132c:	fd cf       	rjmp	.-6      	; 0x1328 <UltraSonic_Distance+0x32>
			count = ICR1 + (65535 * TimerOverflow);	/* Take count */
    132e:	66 b5       	in	r22, 0x26	; 38
    1330:	77 b5       	in	r23, 0x27	; 39
    1332:	80 e0       	ldi	r24, 0x00	; 0
    1334:	90 e0       	ldi	r25, 0x00	; 0
			/* 16MHz Timer freq, sound speed =343 m/s */
			distance = (double)count / 933;
    1336:	0e 94 40 0a 	call	0x1480	; 0x1480 <__floatsisf>
    133a:	20 e0       	ldi	r18, 0x00	; 0
    133c:	30 e4       	ldi	r19, 0x40	; 64
    133e:	49 e6       	ldi	r20, 0x69	; 105
    1340:	54 e4       	ldi	r21, 0x44	; 68
    1342:	0e 94 cc 09 	call	0x1398	; 0x1398 <__divsf3>
			return distance;
    1346:	56 2f       	mov	r21, r22
    1348:	47 2f       	mov	r20, r23
    134a:	38 2f       	mov	r19, r24
    134c:	29 2f       	mov	r18, r25
    134e:	09 c0       	rjmp	.+18     	; 0x1362 <UltraSonic_Distance+0x6c>
Float64 UltraSonic_Distance(void)
{
	long count;
	double distance;
	UltraSonic_triger();
	for (int x = 0;x<= 10000;x++)
    1350:	01 96       	adiw	r24, 0x01	; 1
    1352:	81 31       	cpi	r24, 0x11	; 17
    1354:	27 e2       	ldi	r18, 0x27	; 39
    1356:	92 07       	cpc	r25, r18
    1358:	9c f2       	brlt	.-90     	; 0x1300 <UltraSonic_Distance+0xa>
			return distance;
		}
	}
	
	
	return 30;
    135a:	50 e0       	ldi	r21, 0x00	; 0
    135c:	40 e0       	ldi	r20, 0x00	; 0
    135e:	30 ef       	ldi	r19, 0xF0	; 240
    1360:	21 e4       	ldi	r18, 0x41	; 65
}
    1362:	65 2f       	mov	r22, r21
    1364:	74 2f       	mov	r23, r20
    1366:	83 2f       	mov	r24, r19
    1368:	92 2f       	mov	r25, r18
    136a:	08 95       	ret

0000136c <__vector_9>:

ISR(TIMER1_OVF_vect)
{
    136c:	1f 92       	push	r1
    136e:	0f 92       	push	r0
    1370:	0f b6       	in	r0, 0x3f	; 63
    1372:	0f 92       	push	r0
    1374:	11 24       	eor	r1, r1
    1376:	8f 93       	push	r24
	TimerOverflow++;	/* Increment Timer Overflow count */
    1378:	80 91 d6 00 	lds	r24, 0x00D6	; 0x8000d6 <__data_end>
    137c:	8f 5f       	subi	r24, 0xFF	; 255
    137e:	80 93 d6 00 	sts	0x00D6, r24	; 0x8000d6 <__data_end>
	
}
    1382:	8f 91       	pop	r24
    1384:	0f 90       	pop	r0
    1386:	0f be       	out	0x3f, r0	; 63
    1388:	0f 90       	pop	r0
    138a:	1f 90       	pop	r1
    138c:	18 95       	reti

0000138e <__cmpsf2>:
    138e:	0e 94 7b 0a 	call	0x14f6	; 0x14f6 <__fp_cmp>
    1392:	08 f4       	brcc	.+2      	; 0x1396 <__cmpsf2+0x8>
    1394:	81 e0       	ldi	r24, 0x01	; 1
    1396:	08 95       	ret

00001398 <__divsf3>:
    1398:	0e 94 e0 09 	call	0x13c0	; 0x13c0 <__divsf3x>
    139c:	0c 94 b6 0a 	jmp	0x156c	; 0x156c <__fp_round>
    13a0:	0e 94 af 0a 	call	0x155e	; 0x155e <__fp_pscB>
    13a4:	58 f0       	brcs	.+22     	; 0x13bc <__divsf3+0x24>
    13a6:	0e 94 a8 0a 	call	0x1550	; 0x1550 <__fp_pscA>
    13aa:	40 f0       	brcs	.+16     	; 0x13bc <__divsf3+0x24>
    13ac:	29 f4       	brne	.+10     	; 0x13b8 <__divsf3+0x20>
    13ae:	5f 3f       	cpi	r21, 0xFF	; 255
    13b0:	29 f0       	breq	.+10     	; 0x13bc <__divsf3+0x24>
    13b2:	0c 94 9f 0a 	jmp	0x153e	; 0x153e <__fp_inf>
    13b6:	51 11       	cpse	r21, r1
    13b8:	0c 94 ea 0a 	jmp	0x15d4	; 0x15d4 <__fp_szero>
    13bc:	0c 94 a5 0a 	jmp	0x154a	; 0x154a <__fp_nan>

000013c0 <__divsf3x>:
    13c0:	0e 94 c7 0a 	call	0x158e	; 0x158e <__fp_split3>
    13c4:	68 f3       	brcs	.-38     	; 0x13a0 <__divsf3+0x8>

000013c6 <__divsf3_pse>:
    13c6:	99 23       	and	r25, r25
    13c8:	b1 f3       	breq	.-20     	; 0x13b6 <__divsf3+0x1e>
    13ca:	55 23       	and	r21, r21
    13cc:	91 f3       	breq	.-28     	; 0x13b2 <__divsf3+0x1a>
    13ce:	95 1b       	sub	r25, r21
    13d0:	55 0b       	sbc	r21, r21
    13d2:	bb 27       	eor	r27, r27
    13d4:	aa 27       	eor	r26, r26
    13d6:	62 17       	cp	r22, r18
    13d8:	73 07       	cpc	r23, r19
    13da:	84 07       	cpc	r24, r20
    13dc:	38 f0       	brcs	.+14     	; 0x13ec <__divsf3_pse+0x26>
    13de:	9f 5f       	subi	r25, 0xFF	; 255
    13e0:	5f 4f       	sbci	r21, 0xFF	; 255
    13e2:	22 0f       	add	r18, r18
    13e4:	33 1f       	adc	r19, r19
    13e6:	44 1f       	adc	r20, r20
    13e8:	aa 1f       	adc	r26, r26
    13ea:	a9 f3       	breq	.-22     	; 0x13d6 <__divsf3_pse+0x10>
    13ec:	35 d0       	rcall	.+106    	; 0x1458 <__divsf3_pse+0x92>
    13ee:	0e 2e       	mov	r0, r30
    13f0:	3a f0       	brmi	.+14     	; 0x1400 <__divsf3_pse+0x3a>
    13f2:	e0 e8       	ldi	r30, 0x80	; 128
    13f4:	32 d0       	rcall	.+100    	; 0x145a <__divsf3_pse+0x94>
    13f6:	91 50       	subi	r25, 0x01	; 1
    13f8:	50 40       	sbci	r21, 0x00	; 0
    13fa:	e6 95       	lsr	r30
    13fc:	00 1c       	adc	r0, r0
    13fe:	ca f7       	brpl	.-14     	; 0x13f2 <__divsf3_pse+0x2c>
    1400:	2b d0       	rcall	.+86     	; 0x1458 <__divsf3_pse+0x92>
    1402:	fe 2f       	mov	r31, r30
    1404:	29 d0       	rcall	.+82     	; 0x1458 <__divsf3_pse+0x92>
    1406:	66 0f       	add	r22, r22
    1408:	77 1f       	adc	r23, r23
    140a:	88 1f       	adc	r24, r24
    140c:	bb 1f       	adc	r27, r27
    140e:	26 17       	cp	r18, r22
    1410:	37 07       	cpc	r19, r23
    1412:	48 07       	cpc	r20, r24
    1414:	ab 07       	cpc	r26, r27
    1416:	b0 e8       	ldi	r27, 0x80	; 128
    1418:	09 f0       	breq	.+2      	; 0x141c <__divsf3_pse+0x56>
    141a:	bb 0b       	sbc	r27, r27
    141c:	80 2d       	mov	r24, r0
    141e:	bf 01       	movw	r22, r30
    1420:	ff 27       	eor	r31, r31
    1422:	93 58       	subi	r25, 0x83	; 131
    1424:	5f 4f       	sbci	r21, 0xFF	; 255
    1426:	3a f0       	brmi	.+14     	; 0x1436 <__divsf3_pse+0x70>
    1428:	9e 3f       	cpi	r25, 0xFE	; 254
    142a:	51 05       	cpc	r21, r1
    142c:	78 f0       	brcs	.+30     	; 0x144c <__divsf3_pse+0x86>
    142e:	0c 94 9f 0a 	jmp	0x153e	; 0x153e <__fp_inf>
    1432:	0c 94 ea 0a 	jmp	0x15d4	; 0x15d4 <__fp_szero>
    1436:	5f 3f       	cpi	r21, 0xFF	; 255
    1438:	e4 f3       	brlt	.-8      	; 0x1432 <__divsf3_pse+0x6c>
    143a:	98 3e       	cpi	r25, 0xE8	; 232
    143c:	d4 f3       	brlt	.-12     	; 0x1432 <__divsf3_pse+0x6c>
    143e:	86 95       	lsr	r24
    1440:	77 95       	ror	r23
    1442:	67 95       	ror	r22
    1444:	b7 95       	ror	r27
    1446:	f7 95       	ror	r31
    1448:	9f 5f       	subi	r25, 0xFF	; 255
    144a:	c9 f7       	brne	.-14     	; 0x143e <__divsf3_pse+0x78>
    144c:	88 0f       	add	r24, r24
    144e:	91 1d       	adc	r25, r1
    1450:	96 95       	lsr	r25
    1452:	87 95       	ror	r24
    1454:	97 f9       	bld	r25, 7
    1456:	08 95       	ret
    1458:	e1 e0       	ldi	r30, 0x01	; 1
    145a:	66 0f       	add	r22, r22
    145c:	77 1f       	adc	r23, r23
    145e:	88 1f       	adc	r24, r24
    1460:	bb 1f       	adc	r27, r27
    1462:	62 17       	cp	r22, r18
    1464:	73 07       	cpc	r23, r19
    1466:	84 07       	cpc	r24, r20
    1468:	ba 07       	cpc	r27, r26
    146a:	20 f0       	brcs	.+8      	; 0x1474 <__divsf3_pse+0xae>
    146c:	62 1b       	sub	r22, r18
    146e:	73 0b       	sbc	r23, r19
    1470:	84 0b       	sbc	r24, r20
    1472:	ba 0b       	sbc	r27, r26
    1474:	ee 1f       	adc	r30, r30
    1476:	88 f7       	brcc	.-30     	; 0x145a <__divsf3_pse+0x94>
    1478:	e0 95       	com	r30
    147a:	08 95       	ret

0000147c <__floatunsisf>:
    147c:	e8 94       	clt
    147e:	09 c0       	rjmp	.+18     	; 0x1492 <__floatsisf+0x12>

00001480 <__floatsisf>:
    1480:	97 fb       	bst	r25, 7
    1482:	3e f4       	brtc	.+14     	; 0x1492 <__floatsisf+0x12>
    1484:	90 95       	com	r25
    1486:	80 95       	com	r24
    1488:	70 95       	com	r23
    148a:	61 95       	neg	r22
    148c:	7f 4f       	sbci	r23, 0xFF	; 255
    148e:	8f 4f       	sbci	r24, 0xFF	; 255
    1490:	9f 4f       	sbci	r25, 0xFF	; 255
    1492:	99 23       	and	r25, r25
    1494:	a9 f0       	breq	.+42     	; 0x14c0 <__floatsisf+0x40>
    1496:	f9 2f       	mov	r31, r25
    1498:	96 e9       	ldi	r25, 0x96	; 150
    149a:	bb 27       	eor	r27, r27
    149c:	93 95       	inc	r25
    149e:	f6 95       	lsr	r31
    14a0:	87 95       	ror	r24
    14a2:	77 95       	ror	r23
    14a4:	67 95       	ror	r22
    14a6:	b7 95       	ror	r27
    14a8:	f1 11       	cpse	r31, r1
    14aa:	f8 cf       	rjmp	.-16     	; 0x149c <__floatsisf+0x1c>
    14ac:	fa f4       	brpl	.+62     	; 0x14ec <__floatsisf+0x6c>
    14ae:	bb 0f       	add	r27, r27
    14b0:	11 f4       	brne	.+4      	; 0x14b6 <__floatsisf+0x36>
    14b2:	60 ff       	sbrs	r22, 0
    14b4:	1b c0       	rjmp	.+54     	; 0x14ec <__floatsisf+0x6c>
    14b6:	6f 5f       	subi	r22, 0xFF	; 255
    14b8:	7f 4f       	sbci	r23, 0xFF	; 255
    14ba:	8f 4f       	sbci	r24, 0xFF	; 255
    14bc:	9f 4f       	sbci	r25, 0xFF	; 255
    14be:	16 c0       	rjmp	.+44     	; 0x14ec <__floatsisf+0x6c>
    14c0:	88 23       	and	r24, r24
    14c2:	11 f0       	breq	.+4      	; 0x14c8 <__floatsisf+0x48>
    14c4:	96 e9       	ldi	r25, 0x96	; 150
    14c6:	11 c0       	rjmp	.+34     	; 0x14ea <__floatsisf+0x6a>
    14c8:	77 23       	and	r23, r23
    14ca:	21 f0       	breq	.+8      	; 0x14d4 <__floatsisf+0x54>
    14cc:	9e e8       	ldi	r25, 0x8E	; 142
    14ce:	87 2f       	mov	r24, r23
    14d0:	76 2f       	mov	r23, r22
    14d2:	05 c0       	rjmp	.+10     	; 0x14de <__floatsisf+0x5e>
    14d4:	66 23       	and	r22, r22
    14d6:	71 f0       	breq	.+28     	; 0x14f4 <__floatsisf+0x74>
    14d8:	96 e8       	ldi	r25, 0x86	; 134
    14da:	86 2f       	mov	r24, r22
    14dc:	70 e0       	ldi	r23, 0x00	; 0
    14de:	60 e0       	ldi	r22, 0x00	; 0
    14e0:	2a f0       	brmi	.+10     	; 0x14ec <__floatsisf+0x6c>
    14e2:	9a 95       	dec	r25
    14e4:	66 0f       	add	r22, r22
    14e6:	77 1f       	adc	r23, r23
    14e8:	88 1f       	adc	r24, r24
    14ea:	da f7       	brpl	.-10     	; 0x14e2 <__floatsisf+0x62>
    14ec:	88 0f       	add	r24, r24
    14ee:	96 95       	lsr	r25
    14f0:	87 95       	ror	r24
    14f2:	97 f9       	bld	r25, 7
    14f4:	08 95       	ret

000014f6 <__fp_cmp>:
    14f6:	99 0f       	add	r25, r25
    14f8:	00 08       	sbc	r0, r0
    14fa:	55 0f       	add	r21, r21
    14fc:	aa 0b       	sbc	r26, r26
    14fe:	e0 e8       	ldi	r30, 0x80	; 128
    1500:	fe ef       	ldi	r31, 0xFE	; 254
    1502:	16 16       	cp	r1, r22
    1504:	17 06       	cpc	r1, r23
    1506:	e8 07       	cpc	r30, r24
    1508:	f9 07       	cpc	r31, r25
    150a:	c0 f0       	brcs	.+48     	; 0x153c <__fp_cmp+0x46>
    150c:	12 16       	cp	r1, r18
    150e:	13 06       	cpc	r1, r19
    1510:	e4 07       	cpc	r30, r20
    1512:	f5 07       	cpc	r31, r21
    1514:	98 f0       	brcs	.+38     	; 0x153c <__fp_cmp+0x46>
    1516:	62 1b       	sub	r22, r18
    1518:	73 0b       	sbc	r23, r19
    151a:	84 0b       	sbc	r24, r20
    151c:	95 0b       	sbc	r25, r21
    151e:	39 f4       	brne	.+14     	; 0x152e <__fp_cmp+0x38>
    1520:	0a 26       	eor	r0, r26
    1522:	61 f0       	breq	.+24     	; 0x153c <__fp_cmp+0x46>
    1524:	23 2b       	or	r18, r19
    1526:	24 2b       	or	r18, r20
    1528:	25 2b       	or	r18, r21
    152a:	21 f4       	brne	.+8      	; 0x1534 <__fp_cmp+0x3e>
    152c:	08 95       	ret
    152e:	0a 26       	eor	r0, r26
    1530:	09 f4       	brne	.+2      	; 0x1534 <__fp_cmp+0x3e>
    1532:	a1 40       	sbci	r26, 0x01	; 1
    1534:	a6 95       	lsr	r26
    1536:	8f ef       	ldi	r24, 0xFF	; 255
    1538:	81 1d       	adc	r24, r1
    153a:	81 1d       	adc	r24, r1
    153c:	08 95       	ret

0000153e <__fp_inf>:
    153e:	97 f9       	bld	r25, 7
    1540:	9f 67       	ori	r25, 0x7F	; 127
    1542:	80 e8       	ldi	r24, 0x80	; 128
    1544:	70 e0       	ldi	r23, 0x00	; 0
    1546:	60 e0       	ldi	r22, 0x00	; 0
    1548:	08 95       	ret

0000154a <__fp_nan>:
    154a:	9f ef       	ldi	r25, 0xFF	; 255
    154c:	80 ec       	ldi	r24, 0xC0	; 192
    154e:	08 95       	ret

00001550 <__fp_pscA>:
    1550:	00 24       	eor	r0, r0
    1552:	0a 94       	dec	r0
    1554:	16 16       	cp	r1, r22
    1556:	17 06       	cpc	r1, r23
    1558:	18 06       	cpc	r1, r24
    155a:	09 06       	cpc	r0, r25
    155c:	08 95       	ret

0000155e <__fp_pscB>:
    155e:	00 24       	eor	r0, r0
    1560:	0a 94       	dec	r0
    1562:	12 16       	cp	r1, r18
    1564:	13 06       	cpc	r1, r19
    1566:	14 06       	cpc	r1, r20
    1568:	05 06       	cpc	r0, r21
    156a:	08 95       	ret

0000156c <__fp_round>:
    156c:	09 2e       	mov	r0, r25
    156e:	03 94       	inc	r0
    1570:	00 0c       	add	r0, r0
    1572:	11 f4       	brne	.+4      	; 0x1578 <__fp_round+0xc>
    1574:	88 23       	and	r24, r24
    1576:	52 f0       	brmi	.+20     	; 0x158c <__fp_round+0x20>
    1578:	bb 0f       	add	r27, r27
    157a:	40 f4       	brcc	.+16     	; 0x158c <__fp_round+0x20>
    157c:	bf 2b       	or	r27, r31
    157e:	11 f4       	brne	.+4      	; 0x1584 <__fp_round+0x18>
    1580:	60 ff       	sbrs	r22, 0
    1582:	04 c0       	rjmp	.+8      	; 0x158c <__fp_round+0x20>
    1584:	6f 5f       	subi	r22, 0xFF	; 255
    1586:	7f 4f       	sbci	r23, 0xFF	; 255
    1588:	8f 4f       	sbci	r24, 0xFF	; 255
    158a:	9f 4f       	sbci	r25, 0xFF	; 255
    158c:	08 95       	ret

0000158e <__fp_split3>:
    158e:	57 fd       	sbrc	r21, 7
    1590:	90 58       	subi	r25, 0x80	; 128
    1592:	44 0f       	add	r20, r20
    1594:	55 1f       	adc	r21, r21
    1596:	59 f0       	breq	.+22     	; 0x15ae <__fp_splitA+0x10>
    1598:	5f 3f       	cpi	r21, 0xFF	; 255
    159a:	71 f0       	breq	.+28     	; 0x15b8 <__fp_splitA+0x1a>
    159c:	47 95       	ror	r20

0000159e <__fp_splitA>:
    159e:	88 0f       	add	r24, r24
    15a0:	97 fb       	bst	r25, 7
    15a2:	99 1f       	adc	r25, r25
    15a4:	61 f0       	breq	.+24     	; 0x15be <__fp_splitA+0x20>
    15a6:	9f 3f       	cpi	r25, 0xFF	; 255
    15a8:	79 f0       	breq	.+30     	; 0x15c8 <__fp_splitA+0x2a>
    15aa:	87 95       	ror	r24
    15ac:	08 95       	ret
    15ae:	12 16       	cp	r1, r18
    15b0:	13 06       	cpc	r1, r19
    15b2:	14 06       	cpc	r1, r20
    15b4:	55 1f       	adc	r21, r21
    15b6:	f2 cf       	rjmp	.-28     	; 0x159c <__fp_split3+0xe>
    15b8:	46 95       	lsr	r20
    15ba:	f1 df       	rcall	.-30     	; 0x159e <__fp_splitA>
    15bc:	08 c0       	rjmp	.+16     	; 0x15ce <__fp_splitA+0x30>
    15be:	16 16       	cp	r1, r22
    15c0:	17 06       	cpc	r1, r23
    15c2:	18 06       	cpc	r1, r24
    15c4:	99 1f       	adc	r25, r25
    15c6:	f1 cf       	rjmp	.-30     	; 0x15aa <__fp_splitA+0xc>
    15c8:	86 95       	lsr	r24
    15ca:	71 05       	cpc	r23, r1
    15cc:	61 05       	cpc	r22, r1
    15ce:	08 94       	sec
    15d0:	08 95       	ret

000015d2 <__fp_zero>:
    15d2:	e8 94       	clt

000015d4 <__fp_szero>:
    15d4:	bb 27       	eor	r27, r27
    15d6:	66 27       	eor	r22, r22
    15d8:	77 27       	eor	r23, r23
    15da:	cb 01       	movw	r24, r22
    15dc:	97 f9       	bld	r25, 7
    15de:	08 95       	ret

000015e0 <__gesf2>:
    15e0:	0e 94 7b 0a 	call	0x14f6	; 0x14f6 <__fp_cmp>
    15e4:	08 f4       	brcc	.+2      	; 0x15e8 <__gesf2+0x8>
    15e6:	8f ef       	ldi	r24, 0xFF	; 255
    15e8:	08 95       	ret

000015ea <__udivmodhi4>:
    15ea:	aa 1b       	sub	r26, r26
    15ec:	bb 1b       	sub	r27, r27
    15ee:	51 e1       	ldi	r21, 0x11	; 17
    15f0:	07 c0       	rjmp	.+14     	; 0x1600 <__udivmodhi4_ep>

000015f2 <__udivmodhi4_loop>:
    15f2:	aa 1f       	adc	r26, r26
    15f4:	bb 1f       	adc	r27, r27
    15f6:	a6 17       	cp	r26, r22
    15f8:	b7 07       	cpc	r27, r23
    15fa:	10 f0       	brcs	.+4      	; 0x1600 <__udivmodhi4_ep>
    15fc:	a6 1b       	sub	r26, r22
    15fe:	b7 0b       	sbc	r27, r23

00001600 <__udivmodhi4_ep>:
    1600:	88 1f       	adc	r24, r24
    1602:	99 1f       	adc	r25, r25
    1604:	5a 95       	dec	r21
    1606:	a9 f7       	brne	.-22     	; 0x15f2 <__udivmodhi4_loop>
    1608:	80 95       	com	r24
    160a:	90 95       	com	r25
    160c:	bc 01       	movw	r22, r24
    160e:	cd 01       	movw	r24, r26
    1610:	08 95       	ret

00001612 <__divmodhi4>:
    1612:	97 fb       	bst	r25, 7
    1614:	07 2e       	mov	r0, r23
    1616:	16 f4       	brtc	.+4      	; 0x161c <__divmodhi4+0xa>
    1618:	00 94       	com	r0
    161a:	07 d0       	rcall	.+14     	; 0x162a <__divmodhi4_neg1>
    161c:	77 fd       	sbrc	r23, 7
    161e:	09 d0       	rcall	.+18     	; 0x1632 <__divmodhi4_neg2>
    1620:	0e 94 f5 0a 	call	0x15ea	; 0x15ea <__udivmodhi4>
    1624:	07 fc       	sbrc	r0, 7
    1626:	05 d0       	rcall	.+10     	; 0x1632 <__divmodhi4_neg2>
    1628:	3e f4       	brtc	.+14     	; 0x1638 <__divmodhi4_exit>

0000162a <__divmodhi4_neg1>:
    162a:	90 95       	com	r25
    162c:	81 95       	neg	r24
    162e:	9f 4f       	sbci	r25, 0xFF	; 255
    1630:	08 95       	ret

00001632 <__divmodhi4_neg2>:
    1632:	70 95       	com	r23
    1634:	61 95       	neg	r22
    1636:	7f 4f       	sbci	r23, 0xFF	; 255

00001638 <__divmodhi4_exit>:
    1638:	08 95       	ret

0000163a <_exit>:
    163a:	f8 94       	cli

0000163c <__stop_program>:
    163c:	ff cf       	rjmp	.-2      	; 0x163c <__stop_program>
