5 18 1fd81 7 3 ffffffff *
8 /Users/trevorw/projects/covered/diags/verilog 2 -t (main) 2 -vcd (mbit_sel1.vcd) 2 -o (mbit_sel1.cdd) 2 -v (mbit_sel1.v) 2 -D (DUMP)
3 0 $root "$root" 0 NA 0 0 1 
3 0 main "main" 0 mbit_sel1.v 1 37 1 
2 1 8 8 8 f000f 1 0 1008 0 0 32 48 1 0
2 2 8 8 8 d000d 6 0 1008 0 0 32 48 2 0
2 3 8 8 8 b0010 6 24 100c 1 2 2 18 0 3 0 0 0 0 z
2 4 8 8 8 70007 0 1 1410 0 0 2 1 a
2 5 8 8 8 70010 5 35 e 3 4
2 6 9 9 9 f000f 1 0 1008 0 0 32 48 2 0
2 7 9 9 9 d000d 6 0 1008 0 0 32 48 3 0
2 8 9 9 9 b0010 6 24 100c 6 7 2 18 0 3 0 0 0 0 z
2 9 9 9 9 70007 0 1 1410 0 0 2 1 b
2 10 9 9 9 70010 5 35 e 8 9
2 11 10 10 10 f000f 1 0 1008 0 0 32 48 3 0
2 12 10 10 10 d000d 6 0 1008 0 0 32 48 4 0
2 13 10 10 10 b0010 6 24 100c 11 12 2 18 0 3 0 0 0 0 z
2 14 10 10 10 70007 0 1 1410 0 0 2 1 c
2 15 10 10 10 70010 6 35 e 13 14
2 16 11 11 11 f000f 1 0 1008 0 0 32 48 1 0
2 17 11 11 11 d000d 6 0 1008 0 0 32 48 3 0
2 18 11 11 11 b0010 6 24 100c 16 17 3 18 0 7 0 0 0 0 z
2 19 11 11 11 70007 0 1 1410 0 0 3 1 d
2 20 11 11 11 70010 6 35 e 18 19
2 21 12 12 12 f000f 1 0 1008 0 0 32 48 2 0
2 22 12 12 12 d000d 6 0 1008 0 0 32 48 4 0
2 23 12 12 12 b0010 6 24 100c 21 22 3 18 0 7 0 0 0 0 z
2 24 12 12 12 70007 0 1 1410 0 0 3 1 e
2 25 12 12 12 70010 6 35 e 23 24
2 26 13 13 13 f000f 1 0 1008 0 0 32 48 1 0
2 27 13 13 13 d000d 6 0 1008 0 0 32 48 4 0
2 28 13 13 13 b0010 6 24 100c 26 27 4 18 0 f 0 0 0 0 z
2 29 13 13 13 70007 0 1 1410 0 0 4 1 f
2 30 13 13 13 70010 7 35 e 28 29
2 31 14 14 14 f000f 1 0 1008 0 0 32 48 5 0
2 32 14 14 14 d000d 6 0 1008 0 0 32 48 6 0
2 33 14 14 14 b0010 6 24 1000 31 32 2 18 0 3 0 0 0 0 z
2 34 14 14 14 70007 0 1 1410 0 0 2 1 g
2 35 14 14 14 70010 2 35 2 33 34
2 36 15 15 15 f000f 1 0 1008 0 0 32 48 4 0
2 37 15 15 15 d000d 6 0 1008 0 0 32 48 5 0
2 38 15 15 15 b0010 6 24 1000 36 37 2 18 0 3 0 0 0 0 z
2 39 15 15 15 70007 0 1 1410 0 0 2 1 h
2 40 15 15 15 70010 5 35 2 38 39
2 41 16 16 16 f000f 1 0 1004 0 0 32 48 0 0
2 42 16 16 16 d000d 6 0 1008 0 0 32 48 1 0
2 43 16 16 16 b0010 6 24 1000 41 42 2 18 0 3 0 0 0 0 z
2 44 16 16 16 70007 0 1 1410 0 0 2 1 i
2 45 16 16 16 70010 5 35 2 43 44
2 46 17 17 17 110011 1 0 1008 0 0 32 48 2 0
2 47 17 17 17 100011 1 4d 1008 46 0 32 50 0 ffffffff 1 fffffffe 0 0
2 48 17 17 17 e000e 1 0 1008 0 0 32 48 1 0
2 49 17 17 17 d000e 6 4d 1008 48 0 32 50 0 ffffffff 0 ffffffff 0 0
2 50 17 17 17 b0012 6 24 1000 47 49 2 18 0 3 0 0 0 0 z
2 51 17 17 17 70007 0 1 1410 0 0 2 1 j
2 52 17 17 17 70012 2 35 2 50 51
1 z 1 3 70011 1 0 4 1 4 17 0 f 0 d d 0
1 a 2 4 60011 1 0 1 0 2 17 3 3 0 1 1 0
1 b 3 4 60014 1 0 1 0 2 17 3 3 0 2 2 0
1 c 4 4 60017 1 0 1 0 2 17 3 3 0 3 3 0
1 g 5 4 6001a 1 0 1 0 2 17 3 3 0 0 0 0
1 h 6 4 6001d 1 0 1 0 2 17 3 3 0 1 1 0
1 i 7 4 60020 1 0 1 0 2 17 3 3 0 2 2 0
1 j 8 4 60023 1 0 1 0 2 17 3 3 0 0 0 0
1 d 9 5 60011 1 0 2 0 3 17 7 7 0 5 5 0
1 e 10 5 60014 1 0 2 0 3 17 7 7 0 6 6 0
1 f 11 6 60011 1 0 3 0 4 17 f f 0 d d 0
4 5 f 5 5 5
4 10 f 10 10 10
4 15 f 15 15 15
4 20 f 20 20 20
4 25 f 25 25 25
4 30 f 30 30 30
4 35 f 35 35 35
4 40 f 40 40 40
4 45 f 45 45 45
4 52 f 52 52 52
3 1 main.u$0 "main.u$0" 0 mbit_sel1.v 19 35 1 
