==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2013.3
Copyright (C) 2013 Xilinx Inc. All rights reserved.

==============================================================

@I [SYN-201] Setting up clock 'default' with a period of 10ns.
@I [HLS-10] Setting target device to 'xc7z045ffg900-1'
@I [HLS-10] Analyzing design file 'bmm_top/bmm_top.cpp' ... 
@I [HLS-10] Validating synthesis directives ...
@I [HLS-10] Checking synthesizability ...
@W [SYNCHK-23] bmm_top/bmm_top.cpp:50: variable-indexed range selection may cause suboptimal QoR.
@I [SYNCHK-10] 0 error(s), 1 warning(s).
@I [HLS-10] Starting code transformations ...
@I [XFORM-501] Unrolling loop 'Loop-1.2.2' (bmm_top/bmm_top.cpp:114) in function 'bmm_top' partially (and skipping exit check) with a factor of 2.
@I [XFORM-101] Partitioning array 'arow' (bmm_top/bmm_top.cpp:30) in dimension 1 completely.
@I [XFORM-101] Partitioning array 'brow' (bmm_top/bmm_top.cpp:30) in dimension 1 completely.
@I [XFORM-101] Partitioning array 'crow' (bmm_top/bmm_top.cpp:30) in dimension 1 completely.
@I [HLS-111] Elapsed time: 4.14 seconds; current memory usage: 72.1 MB.
@I [HLS-10] Starting hardware synthesis ...
@I [HLS-10] Synthesizing 'bmm_top' ...
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Scheduling module 'bmm_top' 
@I [HLS-10] ----------------------------------------------------------------
@I [SCHED-11] Starting scheduling ...
@I [SCHED-61] Pipelining loop 'Loop 1.2.2'.
@I [SCHED-61] Pipelining result: Target II: 1, Final II: 1, Depth: 9.
@I [SCHED-11] Finished scheduling.
@I [HLS-111] Elapsed time: 14.82 seconds; current memory usage: 77.7 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Exploring micro-architecture for module 'bmm_top' 
@I [HLS-10] ----------------------------------------------------------------
@I [BIND-100] Starting micro-architecture generation ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding ...
@I [BIND-100] Finished micro-architecture generation.
@I [HLS-111] Elapsed time: 0.36 seconds; current memory usage: 85.9 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'bmm_top' 
@I [HLS-10] ----------------------------------------------------------------
@I [RTGEN-500] Setting interface mode on port 'bmm_top/b1' to 'ap_bus'.
@I [RTGEN-500] Setting interface mode on port 'bmm_top/b2' to 'ap_bus'.
@I [RTGEN-500] Setting interface mode on port 'bmm_top/b3' to 'ap_bus'.
@I [RTGEN-500] Setting interface mode on port 'bmm_top/blockSize' to 'ap_hs'.
@I [RTGEN-500] Setting interface mode on function 'bmm_top' to 'ap_ctrl_hs'.
@W [RTGEN-101] Setting dangling out port 'bmm_top/b1_dataout' to 0.
@W [RTGEN-101] Setting dangling out port 'bmm_top/b2_dataout' to 0.
@I [RTGEN-100] Generating core module 'bmm_top_mul_32s_30s_32_6': 2 instance(s).
@I [RTGEN-100] Generating core module 'bmm_top_mul_32s_32s_32_6': 2 instance(s).
@I [RTGEN-100] Finished creating RTL model for 'bmm_top'.
@I [HLS-111] Elapsed time: 1.23 seconds; current memory usage: 91.2 MB.
@I [RTMG-282] Generating pipelined core: 'bmm_top_mul_32s_30s_32_6_MulnS_0'
@I [RTMG-282] Generating pipelined core: 'bmm_top_mul_32s_32s_32_6_MulnS_1'
@I [HLS-10] Finished generating all RTL models.
@I [WSYSC-301] Generating RTL SystemC for 'bmm_top'.
@I [WVHDL-304] Generating RTL VHDL for 'bmm_top'.
@I [WVLOG-307] Generating RTL Verilog for 'bmm_top'.
@I [IMPL-8] Exporting RTL as an IP in IP-XACT.
@I [HLS-112] Total elapsed time: 54.663 seconds; peak memory usage: 91.2 MB.
@I [LIC-101] Checked in feature [HLS]
