Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Mon Mar 22 10:23:24 2021
| Host         : sebastian-ZBook running 64-bit Linux Mint 20
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 32 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.436        0.000                      0                   58        0.224        0.000                      0                   58        3.500        0.000                       0                    47  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
sys_clk_pin  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.436        0.000                      0                   58        0.224        0.000                      0                   58        3.500        0.000                       0                    47  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.436ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.224ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.436ns  (required time - arrival time)
  Source:                 row_addr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ocr_green_sync_reg[47]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.250ns  (logic 0.744ns (33.071%)  route 1.506ns (66.929%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.967ns = ( 12.967 - 8.000 ) 
    Source Clock Delay      (SCD):    5.420ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_8ns (IN)
                         net (fo=0)                   0.000     0.000    clk_8ns
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_8ns_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_8ns_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_8ns_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.752     5.420    clk_8ns_IBUF_BUFG
    SLICE_X41Y35         FDRE                                         r  row_addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y35         FDRE (Prop_fdre_C_Q)         0.419     5.839 r  row_addr_reg[2]/Q
                         net (fo=16, routed)          1.029     6.868    row_addr_reg_n_0_[2]
    SLICE_X42Y38         LUT3 (Prop_lut3_I2_O)        0.325     7.193 r  ocr_green_sync[47]_i_1/O
                         net (fo=1, routed)           0.477     7.670    ocr_green[47]
    SLICE_X42Y37         FDRE                                         r  ocr_green_sync_reg[47]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk_8ns (IN)
                         net (fo=0)                   0.000     8.000    clk_8ns
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_8ns_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_8ns_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_8ns_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.575    12.967    clk_8ns_IBUF_BUFG
    SLICE_X42Y37         FDRE                                         r  ocr_green_sync_reg[47]/C
                         clock pessimism              0.429    13.396    
                         clock uncertainty           -0.035    13.361    
    SLICE_X42Y37         FDRE (Setup_fdre_C_D)       -0.255    13.106    ocr_green_sync_reg[47]
  -------------------------------------------------------------------
                         required time                         13.106    
                         arrival time                          -7.670    
  -------------------------------------------------------------------
                         slack                                  5.436    

Slack (MET) :             5.688ns  (required time - arrival time)
  Source:                 timer1/counter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            timer1/counter_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.315ns  (logic 1.353ns (58.444%)  route 0.962ns (41.556%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.969ns = ( 12.969 - 8.000 ) 
    Source Clock Delay      (SCD):    5.422ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_8ns (IN)
                         net (fo=0)                   0.000     0.000    clk_8ns
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_8ns_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_8ns_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_8ns_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.754     5.422    timer1/clk_8ns_IBUF_BUFG
    SLICE_X41Y38         FDRE                                         r  timer1/counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y38         FDRE (Prop_fdre_C_Q)         0.456     5.878 r  timer1/counter_reg[9]/Q
                         net (fo=43, routed)          0.962     6.840    timer1/counter[4]
    SLICE_X41Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.514 r  timer1/counter_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.514    timer1/counter_reg[8]_i_1__0_n_0
    SLICE_X41Y39         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.737 r  timer1/counter_reg[12]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     7.737    timer1/counter_reg[12]_i_1__0_n_7
    SLICE_X41Y39         FDRE                                         r  timer1/counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk_8ns (IN)
                         net (fo=0)                   0.000     8.000    clk_8ns
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_8ns_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_8ns_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_8ns_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.577    12.969    timer1/clk_8ns_IBUF_BUFG
    SLICE_X41Y39         FDRE                                         r  timer1/counter_reg[12]/C
                         clock pessimism              0.429    13.398    
                         clock uncertainty           -0.035    13.363    
    SLICE_X41Y39         FDRE (Setup_fdre_C_D)        0.062    13.425    timer1/counter_reg[12]
  -------------------------------------------------------------------
                         required time                         13.425    
                         arrival time                          -7.737    
  -------------------------------------------------------------------
                         slack                                  5.688    

Slack (MET) :             5.832ns  (required time - arrival time)
  Source:                 counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            counter_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.175ns  (logic 1.695ns (77.914%)  route 0.480ns (22.086%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.965ns = ( 12.965 - 8.000 ) 
    Source Clock Delay      (SCD):    5.413ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_8ns (IN)
                         net (fo=0)                   0.000     0.000    clk_8ns
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_8ns_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_8ns_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_8ns_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.745     5.413    clk_8ns_IBUF_BUFG
    SLICE_X43Y30         FDRE                                         r  counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y30         FDRE (Prop_fdre_C_Q)         0.456     5.869 r  counter_reg[1]/Q
                         net (fo=1, routed)           0.480     6.350    counter_reg_n_0_[1]
    SLICE_X43Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.024 r  counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.024    counter_reg[0]_i_1_n_0
    SLICE_X43Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.138 r  counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.138    counter_reg[4]_i_1_n_0
    SLICE_X43Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.252 r  counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.252    counter_reg[8]_i_1_n_0
    SLICE_X43Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.366 r  counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.366    counter_reg[12]_i_1_n_0
    SLICE_X43Y34         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.589 r  counter_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.589    counter_reg[16]_i_1_n_7
    SLICE_X43Y34         FDRE                                         r  counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk_8ns (IN)
                         net (fo=0)                   0.000     8.000    clk_8ns
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_8ns_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_8ns_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_8ns_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.573    12.965    clk_8ns_IBUF_BUFG
    SLICE_X43Y34         FDRE                                         r  counter_reg[16]/C
                         clock pessimism              0.429    13.394    
                         clock uncertainty           -0.035    13.359    
    SLICE_X43Y34         FDRE (Setup_fdre_C_D)        0.062    13.421    counter_reg[16]
  -------------------------------------------------------------------
                         required time                         13.421    
                         arrival time                          -7.589    
  -------------------------------------------------------------------
                         slack                                  5.832    

Slack (MET) :             5.834ns  (required time - arrival time)
  Source:                 counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            counter_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.172ns  (logic 1.692ns (77.883%)  route 0.480ns (22.117%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.964ns = ( 12.964 - 8.000 ) 
    Source Clock Delay      (SCD):    5.413ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_8ns (IN)
                         net (fo=0)                   0.000     0.000    clk_8ns
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_8ns_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_8ns_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_8ns_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.745     5.413    clk_8ns_IBUF_BUFG
    SLICE_X43Y30         FDRE                                         r  counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y30         FDRE (Prop_fdre_C_Q)         0.456     5.869 r  counter_reg[1]/Q
                         net (fo=1, routed)           0.480     6.350    counter_reg_n_0_[1]
    SLICE_X43Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.024 r  counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.024    counter_reg[0]_i_1_n_0
    SLICE_X43Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.138 r  counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.138    counter_reg[4]_i_1_n_0
    SLICE_X43Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.252 r  counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.252    counter_reg[8]_i_1_n_0
    SLICE_X43Y33         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.586 r  counter_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.586    counter_reg[12]_i_1_n_6
    SLICE_X43Y33         FDRE                                         r  counter_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk_8ns (IN)
                         net (fo=0)                   0.000     8.000    clk_8ns
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_8ns_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_8ns_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_8ns_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.572    12.964    clk_8ns_IBUF_BUFG
    SLICE_X43Y33         FDRE                                         r  counter_reg[13]/C
                         clock pessimism              0.429    13.393    
                         clock uncertainty           -0.035    13.358    
    SLICE_X43Y33         FDRE (Setup_fdre_C_D)        0.062    13.420    counter_reg[13]
  -------------------------------------------------------------------
                         required time                         13.420    
                         arrival time                          -7.586    
  -------------------------------------------------------------------
                         slack                                  5.834    

Slack (MET) :             5.845ns  (required time - arrival time)
  Source:                 timer1/counter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            timer1/counter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.182ns  (logic 1.220ns (55.911%)  route 0.962ns (44.089%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.968ns = ( 12.968 - 8.000 ) 
    Source Clock Delay      (SCD):    5.422ns
    Clock Pessimism Removal (CPR):    0.454ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_8ns (IN)
                         net (fo=0)                   0.000     0.000    clk_8ns
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_8ns_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_8ns_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_8ns_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.754     5.422    timer1/clk_8ns_IBUF_BUFG
    SLICE_X41Y38         FDRE                                         r  timer1/counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y38         FDRE (Prop_fdre_C_Q)         0.456     5.878 r  timer1/counter_reg[9]/Q
                         net (fo=43, routed)          0.962     6.840    timer1/counter[4]
    SLICE_X41Y38         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.764     7.604 r  timer1/counter_reg[8]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     7.604    timer1/counter_reg[8]_i_1__0_n_4
    SLICE_X41Y38         FDRE                                         r  timer1/counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk_8ns (IN)
                         net (fo=0)                   0.000     8.000    clk_8ns
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_8ns_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_8ns_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_8ns_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.576    12.968    timer1/clk_8ns_IBUF_BUFG
    SLICE_X41Y38         FDRE                                         r  timer1/counter_reg[11]/C
                         clock pessimism              0.454    13.422    
                         clock uncertainty           -0.035    13.387    
    SLICE_X41Y38         FDRE (Setup_fdre_C_D)        0.062    13.449    timer1/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         13.449    
                         arrival time                          -7.604    
  -------------------------------------------------------------------
                         slack                                  5.845    

Slack (MET) :             5.855ns  (required time - arrival time)
  Source:                 counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            counter_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.151ns  (logic 1.671ns (77.667%)  route 0.480ns (22.333%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.964ns = ( 12.964 - 8.000 ) 
    Source Clock Delay      (SCD):    5.413ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_8ns (IN)
                         net (fo=0)                   0.000     0.000    clk_8ns
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_8ns_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_8ns_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_8ns_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.745     5.413    clk_8ns_IBUF_BUFG
    SLICE_X43Y30         FDRE                                         r  counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y30         FDRE (Prop_fdre_C_Q)         0.456     5.869 r  counter_reg[1]/Q
                         net (fo=1, routed)           0.480     6.350    counter_reg_n_0_[1]
    SLICE_X43Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.024 r  counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.024    counter_reg[0]_i_1_n_0
    SLICE_X43Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.138 r  counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.138    counter_reg[4]_i_1_n_0
    SLICE_X43Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.252 r  counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.252    counter_reg[8]_i_1_n_0
    SLICE_X43Y33         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.565 r  counter_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.565    counter_reg[12]_i_1_n_4
    SLICE_X43Y33         FDRE                                         r  counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk_8ns (IN)
                         net (fo=0)                   0.000     8.000    clk_8ns
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_8ns_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_8ns_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_8ns_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.572    12.964    clk_8ns_IBUF_BUFG
    SLICE_X43Y33         FDRE                                         r  counter_reg[15]/C
                         clock pessimism              0.429    13.393    
                         clock uncertainty           -0.035    13.358    
    SLICE_X43Y33         FDRE (Setup_fdre_C_D)        0.062    13.420    counter_reg[15]
  -------------------------------------------------------------------
                         required time                         13.420    
                         arrival time                          -7.565    
  -------------------------------------------------------------------
                         slack                                  5.855    

Slack (MET) :             5.874ns  (required time - arrival time)
  Source:                 timer1/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            timer1/counter_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.128ns  (logic 1.312ns (61.649%)  route 0.816ns (38.351%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.968ns = ( 12.968 - 8.000 ) 
    Source Clock Delay      (SCD):    5.421ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_8ns (IN)
                         net (fo=0)                   0.000     0.000    clk_8ns
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_8ns_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_8ns_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_8ns_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.753     5.421    timer1/clk_8ns_IBUF_BUFG
    SLICE_X41Y37         FDRE                                         r  timer1/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y37         FDRE (Prop_fdre_C_Q)         0.456     5.877 r  timer1/counter_reg[6]/Q
                         net (fo=43, routed)          0.816     6.693    timer1/counter[1]
    SLICE_X41Y37         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.522     7.215 r  timer1/counter_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.215    timer1/counter_reg[4]_i_1__0_n_0
    SLICE_X41Y38         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.549 r  timer1/counter_reg[8]_i_1__0/O[1]
                         net (fo=1, routed)           0.000     7.549    timer1/counter_reg[8]_i_1__0_n_6
    SLICE_X41Y38         FDRE                                         r  timer1/counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk_8ns (IN)
                         net (fo=0)                   0.000     8.000    clk_8ns
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_8ns_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_8ns_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_8ns_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.576    12.968    timer1/clk_8ns_IBUF_BUFG
    SLICE_X41Y38         FDRE                                         r  timer1/counter_reg[9]/C
                         clock pessimism              0.429    13.397    
                         clock uncertainty           -0.035    13.362    
    SLICE_X41Y38         FDRE (Setup_fdre_C_D)        0.062    13.424    timer1/counter_reg[9]
  -------------------------------------------------------------------
                         required time                         13.424    
                         arrival time                          -7.549    
  -------------------------------------------------------------------
                         slack                                  5.874    

Slack (MET) :             5.905ns  (required time - arrival time)
  Source:                 timer1/counter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            timer1/counter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.122ns  (logic 1.160ns (54.664%)  route 0.962ns (45.336%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.968ns = ( 12.968 - 8.000 ) 
    Source Clock Delay      (SCD):    5.422ns
    Clock Pessimism Removal (CPR):    0.454ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_8ns (IN)
                         net (fo=0)                   0.000     0.000    clk_8ns
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_8ns_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_8ns_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_8ns_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.754     5.422    timer1/clk_8ns_IBUF_BUFG
    SLICE_X41Y38         FDRE                                         r  timer1/counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y38         FDRE (Prop_fdre_C_Q)         0.456     5.878 r  timer1/counter_reg[9]/Q
                         net (fo=43, routed)          0.962     6.840    timer1/counter[4]
    SLICE_X41Y38         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.704     7.544 r  timer1/counter_reg[8]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     7.544    timer1/counter_reg[8]_i_1__0_n_5
    SLICE_X41Y38         FDRE                                         r  timer1/counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk_8ns (IN)
                         net (fo=0)                   0.000     8.000    clk_8ns
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_8ns_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_8ns_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_8ns_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.576    12.968    timer1/clk_8ns_IBUF_BUFG
    SLICE_X41Y38         FDRE                                         r  timer1/counter_reg[10]/C
                         clock pessimism              0.454    13.422    
                         clock uncertainty           -0.035    13.387    
    SLICE_X41Y38         FDRE (Setup_fdre_C_D)        0.062    13.449    timer1/counter_reg[10]
  -------------------------------------------------------------------
                         required time                         13.449    
                         arrival time                          -7.544    
  -------------------------------------------------------------------
                         slack                                  5.905    

Slack (MET) :             5.929ns  (required time - arrival time)
  Source:                 counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            counter_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.077ns  (logic 1.597ns (76.872%)  route 0.480ns (23.128%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.964ns = ( 12.964 - 8.000 ) 
    Source Clock Delay      (SCD):    5.413ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_8ns (IN)
                         net (fo=0)                   0.000     0.000    clk_8ns
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_8ns_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_8ns_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_8ns_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.745     5.413    clk_8ns_IBUF_BUFG
    SLICE_X43Y30         FDRE                                         r  counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y30         FDRE (Prop_fdre_C_Q)         0.456     5.869 r  counter_reg[1]/Q
                         net (fo=1, routed)           0.480     6.350    counter_reg_n_0_[1]
    SLICE_X43Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.024 r  counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.024    counter_reg[0]_i_1_n_0
    SLICE_X43Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.138 r  counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.138    counter_reg[4]_i_1_n_0
    SLICE_X43Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.252 r  counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.252    counter_reg[8]_i_1_n_0
    SLICE_X43Y33         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.491 r  counter_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.491    counter_reg[12]_i_1_n_5
    SLICE_X43Y33         FDRE                                         r  counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk_8ns (IN)
                         net (fo=0)                   0.000     8.000    clk_8ns
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_8ns_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_8ns_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_8ns_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.572    12.964    clk_8ns_IBUF_BUFG
    SLICE_X43Y33         FDRE                                         r  counter_reg[14]/C
                         clock pessimism              0.429    13.393    
                         clock uncertainty           -0.035    13.358    
    SLICE_X43Y33         FDRE (Setup_fdre_C_D)        0.062    13.420    counter_reg[14]
  -------------------------------------------------------------------
                         required time                         13.420    
                         arrival time                          -7.491    
  -------------------------------------------------------------------
                         slack                                  5.929    

Slack (MET) :             5.945ns  (required time - arrival time)
  Source:                 counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            counter_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.061ns  (logic 1.581ns (76.692%)  route 0.480ns (23.308%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.964ns = ( 12.964 - 8.000 ) 
    Source Clock Delay      (SCD):    5.413ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_8ns (IN)
                         net (fo=0)                   0.000     0.000    clk_8ns
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_8ns_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_8ns_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_8ns_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.745     5.413    clk_8ns_IBUF_BUFG
    SLICE_X43Y30         FDRE                                         r  counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y30         FDRE (Prop_fdre_C_Q)         0.456     5.869 r  counter_reg[1]/Q
                         net (fo=1, routed)           0.480     6.350    counter_reg_n_0_[1]
    SLICE_X43Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.024 r  counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.024    counter_reg[0]_i_1_n_0
    SLICE_X43Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.138 r  counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.138    counter_reg[4]_i_1_n_0
    SLICE_X43Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.252 r  counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.252    counter_reg[8]_i_1_n_0
    SLICE_X43Y33         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.475 r  counter_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.475    counter_reg[12]_i_1_n_7
    SLICE_X43Y33         FDRE                                         r  counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk_8ns (IN)
                         net (fo=0)                   0.000     8.000    clk_8ns
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_8ns_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_8ns_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_8ns_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.572    12.964    clk_8ns_IBUF_BUFG
    SLICE_X43Y33         FDRE                                         r  counter_reg[12]/C
                         clock pessimism              0.429    13.393    
                         clock uncertainty           -0.035    13.358    
    SLICE_X43Y33         FDRE (Setup_fdre_C_D)        0.062    13.420    counter_reg[12]
  -------------------------------------------------------------------
                         required time                         13.420    
                         arrival time                          -7.475    
  -------------------------------------------------------------------
                         slack                                  5.945    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            state_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.141ns (45.482%)  route 0.169ns (54.518%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_8ns (IN)
                         net (fo=0)                   0.000     0.000    clk_8ns
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_8ns_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_8ns_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_8ns_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.590     1.502    clk_8ns_IBUF_BUFG
    SLICE_X43Y34         FDRE                                         r  counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y34         FDRE (Prop_fdre_C_Q)         0.141     1.643 r  counter_reg[16]/Q
                         net (fo=5, routed)           0.169     1.812    clk_scaled
    SLICE_X40Y35         FDRE                                         r  state_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_8ns (IN)
                         net (fo=0)                   0.000     0.000    clk_8ns
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_8ns_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_8ns_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_8ns_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.858     2.017    clk_8ns_IBUF_BUFG
    SLICE_X40Y35         FDRE                                         r  state_reg/C
                         clock pessimism             -0.500     1.517    
    SLICE_X40Y35         FDRE (Hold_fdre_C_D)         0.071     1.588    state_reg
  -------------------------------------------------------------------
                         required time                         -1.588    
                         arrival time                           1.812    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            counter_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_8ns (IN)
                         net (fo=0)                   0.000     0.000    clk_8ns
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_8ns_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_8ns_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_8ns_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.589     1.501    clk_8ns_IBUF_BUFG
    SLICE_X43Y33         FDRE                                         r  counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y33         FDRE (Prop_fdre_C_Q)         0.141     1.642 r  counter_reg[15]/Q
                         net (fo=1, routed)           0.108     1.750    counter_reg_n_0_[15]
    SLICE_X43Y33         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.858 r  counter_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.858    counter_reg[12]_i_1_n_4
    SLICE_X43Y33         FDRE                                         r  counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_8ns (IN)
                         net (fo=0)                   0.000     0.000    clk_8ns
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_8ns_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_8ns_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_8ns_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.856     2.015    clk_8ns_IBUF_BUFG
    SLICE_X43Y33         FDRE                                         r  counter_reg[15]/C
                         clock pessimism             -0.514     1.501    
    SLICE_X43Y33         FDRE (Hold_fdre_C_D)         0.105     1.606    counter_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.606    
                         arrival time                           1.858    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    1.499ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_8ns (IN)
                         net (fo=0)                   0.000     0.000    clk_8ns
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_8ns_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_8ns_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_8ns_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.587     1.499    clk_8ns_IBUF_BUFG
    SLICE_X43Y31         FDRE                                         r  counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y31         FDRE (Prop_fdre_C_Q)         0.141     1.640 r  counter_reg[7]/Q
                         net (fo=1, routed)           0.108     1.748    counter_reg_n_0_[7]
    SLICE_X43Y31         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.856 r  counter_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.856    counter_reg[4]_i_1_n_4
    SLICE_X43Y31         FDRE                                         r  counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_8ns (IN)
                         net (fo=0)                   0.000     0.000    clk_8ns
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_8ns_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_8ns_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_8ns_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.854     2.013    clk_8ns_IBUF_BUFG
    SLICE_X43Y31         FDRE                                         r  counter_reg[7]/C
                         clock pessimism             -0.514     1.499    
    SLICE_X43Y31         FDRE (Hold_fdre_C_D)         0.105     1.604    counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.604    
                         arrival time                           1.856    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            counter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.014ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_8ns (IN)
                         net (fo=0)                   0.000     0.000    clk_8ns
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_8ns_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_8ns_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_8ns_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.588     1.500    clk_8ns_IBUF_BUFG
    SLICE_X43Y32         FDRE                                         r  counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y32         FDRE (Prop_fdre_C_Q)         0.141     1.641 r  counter_reg[11]/Q
                         net (fo=1, routed)           0.108     1.749    counter_reg_n_0_[11]
    SLICE_X43Y32         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.857 r  counter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.857    counter_reg[8]_i_1_n_4
    SLICE_X43Y32         FDRE                                         r  counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_8ns (IN)
                         net (fo=0)                   0.000     0.000    clk_8ns
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_8ns_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_8ns_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_8ns_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.855     2.014    clk_8ns_IBUF_BUFG
    SLICE_X43Y32         FDRE                                         r  counter_reg[11]/C
                         clock pessimism             -0.514     1.500    
    SLICE_X43Y32         FDRE (Hold_fdre_C_D)         0.105     1.605    counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           1.857    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_8ns (IN)
                         net (fo=0)                   0.000     0.000    clk_8ns
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_8ns_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_8ns_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_8ns_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.586     1.498    clk_8ns_IBUF_BUFG
    SLICE_X43Y30         FDRE                                         r  counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y30         FDRE (Prop_fdre_C_Q)         0.141     1.639 r  counter_reg[3]/Q
                         net (fo=1, routed)           0.108     1.747    counter_reg_n_0_[3]
    SLICE_X43Y30         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.855 r  counter_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.855    counter_reg[0]_i_1_n_4
    SLICE_X43Y30         FDRE                                         r  counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_8ns (IN)
                         net (fo=0)                   0.000     0.000    clk_8ns
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_8ns_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_8ns_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_8ns_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.853     2.012    clk_8ns_IBUF_BUFG
    SLICE_X43Y30         FDRE                                         r  counter_reg[3]/C
                         clock pessimism             -0.514     1.498    
    SLICE_X43Y30         FDRE (Hold_fdre_C_D)         0.105     1.603    counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.603    
                         arrival time                           1.855    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 timer1/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            timer1/counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_8ns (IN)
                         net (fo=0)                   0.000     0.000    clk_8ns
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_8ns_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_8ns_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_8ns_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.590     1.502    timer1/clk_8ns_IBUF_BUFG
    SLICE_X41Y36         FDRE                                         r  timer1/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y36         FDRE (Prop_fdre_C_Q)         0.141     1.643 r  timer1/counter_reg[3]/Q
                         net (fo=1, routed)           0.108     1.751    timer1/counter_reg_n_0_[3]
    SLICE_X41Y36         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.859 r  timer1/counter_reg[0]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.859    timer1/counter_reg[0]_i_1__0_n_4
    SLICE_X41Y36         FDRE                                         r  timer1/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_8ns (IN)
                         net (fo=0)                   0.000     0.000    clk_8ns
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_8ns_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_8ns_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_8ns_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.858     2.017    timer1/clk_8ns_IBUF_BUFG
    SLICE_X41Y36         FDRE                                         r  timer1/counter_reg[3]/C
                         clock pessimism             -0.515     1.502    
    SLICE_X41Y36         FDRE (Hold_fdre_C_D)         0.105     1.607    timer1/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.607    
                         arrival time                           1.859    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    1.499ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_8ns (IN)
                         net (fo=0)                   0.000     0.000    clk_8ns
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_8ns_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_8ns_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_8ns_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.587     1.499    clk_8ns_IBUF_BUFG
    SLICE_X43Y31         FDRE                                         r  counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y31         FDRE (Prop_fdre_C_Q)         0.141     1.640 r  counter_reg[4]/Q
                         net (fo=1, routed)           0.105     1.745    counter_reg_n_0_[4]
    SLICE_X43Y31         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.860 r  counter_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.860    counter_reg[4]_i_1_n_7
    SLICE_X43Y31         FDRE                                         r  counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_8ns (IN)
                         net (fo=0)                   0.000     0.000    clk_8ns
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_8ns_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_8ns_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_8ns_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.854     2.013    clk_8ns_IBUF_BUFG
    SLICE_X43Y31         FDRE                                         r  counter_reg[4]/C
                         clock pessimism             -0.514     1.499    
    SLICE_X43Y31         FDRE (Hold_fdre_C_D)         0.105     1.604    counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.604    
                         arrival time                           1.860    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 timer1/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            timer1/counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_8ns (IN)
                         net (fo=0)                   0.000     0.000    clk_8ns
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_8ns_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_8ns_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_8ns_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.591     1.503    timer1/clk_8ns_IBUF_BUFG
    SLICE_X41Y37         FDRE                                         r  timer1/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y37         FDRE (Prop_fdre_C_Q)         0.141     1.644 r  timer1/counter_reg[4]/Q
                         net (fo=1, routed)           0.105     1.749    timer1/counter_reg_n_0_[4]
    SLICE_X41Y37         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.864 r  timer1/counter_reg[4]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     1.864    timer1/counter_reg[4]_i_1__0_n_7
    SLICE_X41Y37         FDRE                                         r  timer1/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_8ns (IN)
                         net (fo=0)                   0.000     0.000    clk_8ns
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_8ns_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_8ns_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_8ns_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.859     2.018    timer1/clk_8ns_IBUF_BUFG
    SLICE_X41Y37         FDRE                                         r  timer1/counter_reg[4]/C
                         clock pessimism             -0.515     1.503    
    SLICE_X41Y37         FDRE (Hold_fdre_C_D)         0.105     1.608    timer1/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.608    
                         arrival time                           1.864    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            counter_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_8ns (IN)
                         net (fo=0)                   0.000     0.000    clk_8ns
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_8ns_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_8ns_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_8ns_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.589     1.501    clk_8ns_IBUF_BUFG
    SLICE_X43Y33         FDRE                                         r  counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y33         FDRE (Prop_fdre_C_Q)         0.141     1.642 r  counter_reg[12]/Q
                         net (fo=1, routed)           0.105     1.747    counter_reg_n_0_[12]
    SLICE_X43Y33         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.862 r  counter_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.862    counter_reg[12]_i_1_n_7
    SLICE_X43Y33         FDRE                                         r  counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_8ns (IN)
                         net (fo=0)                   0.000     0.000    clk_8ns
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_8ns_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_8ns_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_8ns_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.856     2.015    clk_8ns_IBUF_BUFG
    SLICE_X43Y33         FDRE                                         r  counter_reg[12]/C
                         clock pessimism             -0.514     1.501    
    SLICE_X43Y33         FDRE (Hold_fdre_C_D)         0.105     1.606    counter_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.606    
                         arrival time                           1.862    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            counter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.014ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_8ns (IN)
                         net (fo=0)                   0.000     0.000    clk_8ns
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_8ns_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_8ns_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_8ns_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.588     1.500    clk_8ns_IBUF_BUFG
    SLICE_X43Y32         FDRE                                         r  counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y32         FDRE (Prop_fdre_C_Q)         0.141     1.641 r  counter_reg[8]/Q
                         net (fo=1, routed)           0.105     1.746    counter_reg_n_0_[8]
    SLICE_X43Y32         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.861 r  counter_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.861    counter_reg[8]_i_1_n_7
    SLICE_X43Y32         FDRE                                         r  counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_8ns (IN)
                         net (fo=0)                   0.000     0.000    clk_8ns
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_8ns_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_8ns_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_8ns_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.855     2.014    clk_8ns_IBUF_BUFG
    SLICE_X43Y32         FDRE                                         r  counter_reg[8]/C
                         clock pessimism             -0.514     1.500    
    SLICE_X43Y32         FDRE (Hold_fdre_C_D)         0.105     1.605    counter_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           1.861    
  -------------------------------------------------------------------
                         slack                                  0.256    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk_8ns }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         8.000       5.845      BUFGCTRL_X0Y16  clk_8ns_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X43Y30    counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X43Y32    counter_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X43Y32    counter_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X43Y33    counter_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X43Y33    counter_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X43Y33    counter_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X43Y33    counter_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X43Y34    counter_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X43Y30    counter_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X43Y30    counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X43Y32    counter_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X43Y32    counter_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X43Y33    counter_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X43Y33    counter_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X43Y33    counter_reg[14]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X43Y33    counter_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X43Y30    counter_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X43Y30    counter_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X43Y30    counter_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X43Y30    counter_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X43Y34    counter_reg[16]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X43Y30    counter_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X43Y30    counter_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X43Y30    counter_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X43Y31    counter_reg[4]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X43Y31    counter_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X43Y31    counter_reg[5]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X43Y31    counter_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X43Y31    counter_reg[6]/C



