#! /usr/bin/vvp
:ivl_version "10.3 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 11;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x5614c7864480 .scope module, "alu_tb" "alu_tb" 2 3;
 .timescale -9 -11;
v0x5614c78a06c0_0 .var/i "errores", 31 0;
v0x5614c78a07c0_0 .var "t_A", 3 0;
v0x5614c78a0880_0 .var "t_B", 3 0;
v0x5614c78a0920_0 .var "t_Op", 1 0;
v0x5614c78a09e0_0 .net "t_R", 3 0, L_0x5614c78b5160;  1 drivers
v0x5614c78a0af0_0 .var "t_arit", 0 0;
v0x5614c78a0b90_0 .net "t_c", 0 0, L_0x5614c78b7100;  1 drivers
v0x5614c78a0c30_0 .net "t_s", 0 0, L_0x5614c78b7010;  1 drivers
v0x5614c78a0d00_0 .net "t_z", 0 0, L_0x5614c78b7d20;  1 drivers
S_0x5614c785f620 .scope task, "check" "check" 2 48, 2 48 0, S_0x5614c7864480;
 .timescale -9 -11;
v0x5614c7854ab0_0 .var "flag_carry", 0 0;
v0x5614c788fae0_0 .var "flag_sign", 0 0;
v0x5614c788fba0_0 .var "flag_zero", 0 0;
v0x5614c788fc40_0 .var "result", 4 0;
TD_alu_tb.check ;
    %load/vec4 v0x5614c78a0af0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %load/vec4 v0x5614c78a0920_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %vpi_call 2 60 "$display", "ERROR. Valor no esperado para t_Op: %b", v0x5614c78a0920_0 {0 0 0};
    %jmp T_0.7;
T_0.2 ;
    %load/vec4 v0x5614c78a07c0_0;
    %pad/u 5;
    %load/vec4 v0x5614c78a0880_0;
    %pad/u 5;
    %add;
    %store/vec4 v0x5614c788fc40_0, 0, 5;
    %jmp T_0.7;
T_0.3 ;
    %load/vec4 v0x5614c78a07c0_0;
    %pad/u 5;
    %load/vec4 v0x5614c78a0880_0;
    %pad/u 5;
    %pushi/vec4 15, 0, 5;
    %xor;
    %addi 1, 0, 5;
    %add;
    %store/vec4 v0x5614c788fc40_0, 0, 5;
    %jmp T_0.7;
T_0.4 ;
    %load/vec4 v0x5614c78a07c0_0;
    %pad/u 5;
    %pushi/vec4 15, 0, 5;
    %xor;
    %addi 1, 0, 5;
    %store/vec4 v0x5614c788fc40_0, 0, 5;
    %jmp T_0.7;
T_0.5 ;
    %load/vec4 v0x5614c78a0880_0;
    %pad/u 5;
    %pushi/vec4 15, 0, 5;
    %xor;
    %addi 1, 0, 5;
    %store/vec4 v0x5614c788fc40_0, 0, 5;
    %jmp T_0.7;
T_0.7 ;
    %pop/vec4 1;
    %load/vec4 v0x5614c788fc40_0;
    %parti/s 1, 4, 4;
    %store/vec4 v0x5614c7854ab0_0, 0, 1;
    %load/vec4 v0x5614c788fc40_0;
    %parti/s 1, 3, 3;
    %store/vec4 v0x5614c788fae0_0, 0, 1;
    %load/vec4 v0x5614c788fae0_0;
    %load/vec4 v0x5614c78a0c30_0;
    %cmp/ne;
    %flag_mov 8, 6;
    %load/vec4 v0x5614c7854ab0_0;
    %load/vec4 v0x5614c78a0b90_0;
    %cmp/ne;
    %flag_or 6, 8;
    %jmp/0xz  T_0.8, 6;
    %load/vec4 v0x5614c78a06c0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5614c78a06c0_0, 0, 32;
    %vpi_call 2 67 "$display", "ERROR con operaci\363n arit=%b, OP=%b A=%b B=%b", v0x5614c78a0af0_0, v0x5614c78a0920_0, v0x5614c78a07c0_0, v0x5614c78a0880_0 {0 0 0};
    %load/vec4 v0x5614c788fae0_0;
    %load/vec4 v0x5614c78a0c30_0;
    %cmp/ne;
    %jmp/0xz  T_0.10, 6;
    %vpi_call 2 69 "$display", "ERROR. Flag de signo esperado %b, obtenido %b", v0x5614c788fae0_0, v0x5614c78a0c30_0 {0 0 0};
T_0.10 ;
    %load/vec4 v0x5614c7854ab0_0;
    %load/vec4 v0x5614c78a0b90_0;
    %cmp/ne;
    %jmp/0xz  T_0.12, 6;
    %vpi_call 2 71 "$display", "\011Flag de acarreo esperado %b, obtenido %b", v0x5614c7854ab0_0, v0x5614c78a0b90_0 {0 0 0};
T_0.12 ;
T_0.8 ;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x5614c78a0920_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_0.14, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_0.15, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_0.16, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_0.17, 6;
    %vpi_call 2 81 "$display", "ERROR. Valor no esperado para t_Op: %b", v0x5614c78a0920_0 {0 0 0};
    %jmp T_0.19;
T_0.14 ;
    %load/vec4 v0x5614c78a07c0_0;
    %load/vec4 v0x5614c78a0880_0;
    %and;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5614c788fc40_0, 4, 4;
    %jmp T_0.19;
T_0.15 ;
    %load/vec4 v0x5614c78a07c0_0;
    %load/vec4 v0x5614c78a0880_0;
    %or;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5614c788fc40_0, 4, 4;
    %jmp T_0.19;
T_0.16 ;
    %load/vec4 v0x5614c78a07c0_0;
    %load/vec4 v0x5614c78a0880_0;
    %xor;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5614c788fc40_0, 4, 4;
    %jmp T_0.19;
T_0.17 ;
    %load/vec4 v0x5614c78a07c0_0;
    %inv;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5614c788fc40_0, 4, 4;
    %jmp T_0.19;
T_0.19 ;
    %pop/vec4 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x5614c7854ab0_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x5614c788fae0_0, 0, 1;
T_0.1 ;
    %load/vec4 v0x5614c788fc40_0;
    %parti/s 4, 0, 2;
    %nor/r;
    %store/vec4 v0x5614c788fba0_0, 0, 1;
    %load/vec4 v0x5614c788fc40_0;
    %parti/s 4, 0, 2;
    %load/vec4 v0x5614c78a09e0_0;
    %cmp/ne;
    %flag_mov 8, 6;
    %load/vec4 v0x5614c788fba0_0;
    %load/vec4 v0x5614c78a0d00_0;
    %cmp/ne;
    %flag_or 6, 8;
    %jmp/0xz  T_0.20, 6;
    %load/vec4 v0x5614c78a06c0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5614c78a06c0_0, 0, 32;
    %vpi_call 2 90 "$display", "ERROR con operaci\363n arit=%b, OP=%b A=%b B=%b", v0x5614c78a0af0_0, v0x5614c78a0920_0, v0x5614c78a07c0_0, v0x5614c78a0880_0 {0 0 0};
    %load/vec4 v0x5614c788fc40_0;
    %parti/s 4, 0, 2;
    %load/vec4 v0x5614c78a09e0_0;
    %cmp/ne;
    %jmp/0xz  T_0.22, 6;
    %vpi_call 2 92 "$display", "\011Resultado esperado %b, obtenido %b", &PV<v0x5614c788fc40_0, 0, 4>, v0x5614c78a09e0_0 {0 0 0};
T_0.22 ;
    %load/vec4 v0x5614c788fba0_0;
    %load/vec4 v0x5614c78a0d00_0;
    %cmp/ne;
    %jmp/0xz  T_0.24, 6;
    %vpi_call 2 94 "$display", "\011Flag de cero esperado %b, obtenido %b", v0x5614c788fba0_0, v0x5614c78a0d00_0 {0 0 0};
T_0.24 ;
T_0.20 ;
    %end;
S_0x5614c788fd20 .scope module, "mat" "alu" 2 12, 3 1 0, S_0x5614c7864480;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 4 "R"
    .port_info 1 /OUTPUT 1 "zero"
    .port_info 2 /OUTPUT 1 "carry"
    .port_info 3 /OUTPUT 1 "sign"
    .port_info 4 /INPUT 4 "A"
    .port_info 5 /INPUT 4 "B"
    .port_info 6 /INPUT 2 "ALUOp"
    .port_info 7 /INPUT 1 "arit"
L_0x5614c78b4b80 .functor NOT 4, L_0x5614c78a0dd0, C4<0000>, C4<0000>, C4<0000>;
L_0x5614c78b5550 .functor NOT 4, L_0x5614c78b5660, C4<0000>, C4<0000>, C4<0000>;
L_0x5614c78b5780 .functor OR 4, L_0x5614c78b4b80, L_0x5614c78b5550, C4<0000>, C4<0000>;
L_0x5614c78b5930 .functor NOT 4, L_0x5614c78a0dd0, C4<0000>, C4<0000>, C4<0000>;
L_0x5614c78b5d40 .functor NOT 4, L_0x5614c78b5ab0, C4<0000>, C4<0000>, C4<0000>;
L_0x5614c78b5e00 .functor NOT 4, L_0x5614c78b1390, C4<0000>, C4<0000>, C4<0000>;
L_0x5614c78b5eb0 .functor AND 4, L_0x5614c78b5d40, L_0x5614c78b5e00, C4<1111>, C4<1111>;
L_0x5614c78b5fc0 .functor OR 4, L_0x5614c78b5930, L_0x5614c78b5eb0, C4<0000>, C4<0000>;
L_0x5614c78b6420 .functor NOT 4, L_0x5614c78b1390, C4<0000>, C4<0000>, C4<0000>;
L_0x5614c78b6490 .functor AND 4, L_0x5614c78b6120, L_0x5614c78b6420, C4<1111>, C4<1111>;
L_0x5614c78b6600 .functor OR 4, L_0x5614c78b5fc0, L_0x5614c78b6490, C4<0000>, C4<0000>;
L_0x5614c78b6940 .functor AND 4, L_0x5614c78b6850, L_0x5614c78b1390, C4<1111>, C4<1111>;
L_0x5614c78b6c10 .functor AND 4, L_0x5614c78b6a70, L_0x5614c78a0dd0, C4<1111>, C4<1111>;
L_0x5614c78b6cd0 .functor OR 4, L_0x5614c78b6940, L_0x5614c78b6c10, C4<0000>, C4<0000>;
L_0x5614c78b6a00 .functor OR 4, L_0x5614c78b1390, L_0x5614c78a0dd0, C4<0000>, C4<0000>;
L_0x5614c78b7360 .functor NOT 1, L_0x5614c78b72c0, C4<0>, C4<0>, C4<0>;
L_0x5614c78b75e0 .functor NOT 1, L_0x5614c78b7460, C4<0>, C4<0>, C4<0>;
L_0x5614c78b76a0 .functor AND 1, L_0x5614c78b7360, L_0x5614c78b75e0, C4<1>, C4<1>;
L_0x5614c78b78f0 .functor NOT 1, L_0x5614c78b7850, C4<0>, C4<0>, C4<0>;
L_0x5614c78b79b0 .functor AND 1, L_0x5614c78b76a0, L_0x5614c78b78f0, C4<1>, C4<1>;
L_0x5614c78b7c60 .functor NOT 1, L_0x5614c78b77b0, C4<0>, C4<0>, C4<0>;
L_0x5614c78b7d20 .functor AND 1, L_0x5614c78b79b0, L_0x5614c78b7c60, C4<1>, C4<1>;
v0x5614c789d7d0_0 .net "A", 3 0, v0x5614c78a07c0_0;  1 drivers
v0x5614c789d900_0 .net "ALUOp", 1 0, v0x5614c78a0920_0;  1 drivers
v0x5614c789d9c0_0 .net "B", 3 0, v0x5614c78a0880_0;  1 drivers
v0x5614c789da60_0 .net "OP1", 3 0, L_0x5614c78a0dd0;  1 drivers
v0x5614c789db30_0 .net "OP1_A", 0 0, L_0x5614c78b5840;  1 drivers
v0x5614c789dc20_0 .net "OP2", 3 0, L_0x5614c78b1390;  1 drivers
v0x5614c789dcf0_0 .net "OP2_B", 0 0, L_0x5614c78b66c0;  1 drivers
v0x5614c789ddc0_0 .net "R", 3 0, L_0x5614c78b5160;  alias, 1 drivers
v0x5614c789de60_0 .net *"_s105", 0 0, L_0x5614c78b72c0;  1 drivers
v0x5614c789dfb0_0 .net *"_s106", 0 0, L_0x5614c78b7360;  1 drivers
v0x5614c789e090_0 .net *"_s109", 0 0, L_0x5614c78b7460;  1 drivers
v0x5614c789e170_0 .net *"_s110", 0 0, L_0x5614c78b75e0;  1 drivers
v0x5614c789e250_0 .net *"_s112", 0 0, L_0x5614c78b76a0;  1 drivers
v0x5614c789e330_0 .net *"_s115", 0 0, L_0x5614c78b7850;  1 drivers
v0x5614c789e410_0 .net *"_s116", 0 0, L_0x5614c78b78f0;  1 drivers
v0x5614c789e4f0_0 .net *"_s118", 0 0, L_0x5614c78b79b0;  1 drivers
v0x5614c789e5d0_0 .net *"_s121", 0 0, L_0x5614c78b77b0;  1 drivers
v0x5614c789e6b0_0 .net *"_s122", 0 0, L_0x5614c78b7c60;  1 drivers
v0x5614c789e790_0 .net *"_s42", 3 0, L_0x5614c78b4b80;  1 drivers
v0x5614c789e870_0 .net *"_s44", 3 0, L_0x5614c78b5660;  1 drivers
L_0x7fa91ca66450 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x5614c789e950_0 .net *"_s47", 2 0, L_0x7fa91ca66450;  1 drivers
v0x5614c789ea30_0 .net *"_s48", 3 0, L_0x5614c78b5550;  1 drivers
v0x5614c789eb10_0 .net *"_s50", 3 0, L_0x5614c78b5780;  1 drivers
v0x5614c789ebf0_0 .net *"_s54", 3 0, L_0x5614c78b5930;  1 drivers
v0x5614c789ecd0_0 .net *"_s56", 3 0, L_0x5614c78b5ab0;  1 drivers
L_0x7fa91ca66498 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x5614c789edb0_0 .net *"_s59", 2 0, L_0x7fa91ca66498;  1 drivers
v0x5614c789ee90_0 .net *"_s60", 3 0, L_0x5614c78b5d40;  1 drivers
v0x5614c789ef70_0 .net *"_s62", 3 0, L_0x5614c78b5e00;  1 drivers
v0x5614c789f050_0 .net *"_s64", 3 0, L_0x5614c78b5eb0;  1 drivers
v0x5614c789f130_0 .net *"_s66", 3 0, L_0x5614c78b5fc0;  1 drivers
v0x5614c789f210_0 .net *"_s68", 3 0, L_0x5614c78b6120;  1 drivers
L_0x7fa91ca664e0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x5614c789f2f0_0 .net *"_s71", 2 0, L_0x7fa91ca664e0;  1 drivers
v0x5614c789f3d0_0 .net *"_s72", 3 0, L_0x5614c78b6420;  1 drivers
v0x5614c789f6c0_0 .net *"_s74", 3 0, L_0x5614c78b6490;  1 drivers
v0x5614c789f7a0_0 .net *"_s76", 3 0, L_0x5614c78b6600;  1 drivers
v0x5614c789f880_0 .net *"_s80", 3 0, L_0x5614c78b6850;  1 drivers
L_0x7fa91ca66528 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x5614c789f960_0 .net *"_s83", 2 0, L_0x7fa91ca66528;  1 drivers
v0x5614c789fa40_0 .net *"_s84", 3 0, L_0x5614c78b6940;  1 drivers
v0x5614c789fb20_0 .net *"_s86", 3 0, L_0x5614c78b6a70;  1 drivers
L_0x7fa91ca66570 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x5614c789fc00_0 .net *"_s89", 2 0, L_0x7fa91ca66570;  1 drivers
v0x5614c789fce0_0 .net *"_s90", 3 0, L_0x5614c78b6c10;  1 drivers
v0x5614c789fdc0_0 .net *"_s92", 3 0, L_0x5614c78b6cd0;  1 drivers
v0x5614c789fea0_0 .net *"_s96", 3 0, L_0x5614c78b6a00;  1 drivers
v0x5614c789ff80_0 .net "arit", 0 0, v0x5614c78a0af0_0;  1 drivers
v0x5614c78a0020_0 .net "carry", 0 0, L_0x5614c78b7100;  alias, 1 drivers
v0x5614c78a00e0_0 .net "cin", 0 0, L_0x5614c78b6eb0;  1 drivers
v0x5614c78a0180_0 .net "cout", 3 0, L_0x5614c78b5200;  1 drivers
v0x5614c78a0260_0 .net "cpl", 0 0, L_0x5614c78b67b0;  1 drivers
v0x5614c78a0300_0 .net "sign", 0 0, L_0x5614c78b7010;  alias, 1 drivers
v0x5614c78a03a0_0 .net "wire_C1", 3 0, L_0x5614c78a0ec0;  1 drivers
v0x5614c78a04b0_0 .net "zero", 0 0, L_0x5614c78b7d20;  alias, 1 drivers
L_0x5614c78b22f0 .part L_0x5614c78a0dd0, 0, 1;
L_0x5614c78b24a0 .part L_0x5614c78b1390, 0, 1;
L_0x5614c78b31e0 .part L_0x5614c78a0dd0, 1, 1;
L_0x5614c78b3390 .part L_0x5614c78b1390, 1, 1;
L_0x5614c78b34c0 .part L_0x5614c78b5200, 0, 1;
L_0x5614c78b4170 .part L_0x5614c78a0dd0, 2, 1;
L_0x5614c78b4360 .part L_0x5614c78b1390, 2, 1;
L_0x5614c78b4400 .part L_0x5614c78b5200, 1, 1;
L_0x5614c78b5160 .concat8 [ 1 1 1 1], L_0x5614c78b20e0, L_0x5614c78b2fd0, L_0x5614c78b3f60, L_0x5614c78b4f50;
L_0x5614c78b5200 .concat8 [ 1 1 1 1], L_0x5614c78b18b0, L_0x5614c78b2760, L_0x5614c78b37d0, L_0x5614c78b4720;
L_0x5614c78b5300 .part L_0x5614c78a0dd0, 3, 1;
L_0x5614c78b54b0 .part L_0x5614c78b1390, 3, 1;
L_0x5614c78b55c0 .part L_0x5614c78b5200, 2, 1;
L_0x5614c78b5660 .concat [ 1 3 0 0], v0x5614c78a0af0_0, L_0x7fa91ca66450;
L_0x5614c78b5840 .part L_0x5614c78b5780, 0, 1;
L_0x5614c78b5ab0 .concat [ 1 3 0 0], v0x5614c78a0af0_0, L_0x7fa91ca66498;
L_0x5614c78b6120 .concat [ 1 3 0 0], v0x5614c78a0af0_0, L_0x7fa91ca664e0;
L_0x5614c78b66c0 .part L_0x5614c78b6600, 0, 1;
L_0x5614c78b6850 .concat [ 1 3 0 0], v0x5614c78a0af0_0, L_0x7fa91ca66528;
L_0x5614c78b6a70 .concat [ 1 3 0 0], v0x5614c78a0af0_0, L_0x7fa91ca66570;
L_0x5614c78b67b0 .part L_0x5614c78b6cd0, 0, 1;
L_0x5614c78b6eb0 .part L_0x5614c78b6a00, 0, 1;
L_0x5614c78b7010 .part L_0x5614c78b5160, 3, 1;
L_0x5614c78b7100 .part L_0x5614c78b5200, 3, 1;
L_0x5614c78b72c0 .part L_0x5614c78b5160, 0, 1;
L_0x5614c78b7460 .part L_0x5614c78b5160, 1, 1;
L_0x5614c78b7850 .part L_0x5614c78b5160, 2, 1;
L_0x5614c78b77b0 .part L_0x5614c78b5160, 3, 1;
S_0x5614c7890030 .scope module, "C1_ALU" "compl1" 3 8, 4 1 0, S_0x5614c788fd20;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 4 "Sal"
    .port_info 1 /INPUT 4 "Ent"
    .port_info 2 /INPUT 1 "cpl"
L_0x5614c78b1290 .functor NOT 4, L_0x5614c78a0ec0, C4<0000>, C4<0000>, C4<0000>;
v0x5614c7890270_0 .net "Ent", 3 0, L_0x5614c78a0ec0;  alias, 1 drivers
v0x5614c7890370_0 .net "Sal", 3 0, L_0x5614c78b1390;  alias, 1 drivers
v0x5614c7890450_0 .net *"_s0", 31 0, L_0x5614c78a0fb0;  1 drivers
L_0x7fa91ca66060 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5614c7890510_0 .net *"_s3", 30 0, L_0x7fa91ca66060;  1 drivers
L_0x7fa91ca660a8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x5614c78905f0_0 .net/2u *"_s4", 31 0, L_0x7fa91ca660a8;  1 drivers
v0x5614c7890720_0 .net *"_s6", 0 0, L_0x5614c78b1120;  1 drivers
v0x5614c78907e0_0 .net *"_s8", 3 0, L_0x5614c78b1290;  1 drivers
v0x5614c78908c0_0 .net "cpl", 0 0, L_0x5614c78b67b0;  alias, 1 drivers
L_0x5614c78a0fb0 .concat [ 1 31 0 0], L_0x5614c78b67b0, L_0x7fa91ca66060;
L_0x5614c78b1120 .cmp/eq 32, L_0x5614c78a0fb0, L_0x7fa91ca660a8;
L_0x5614c78b1390 .functor MUXZ 4, L_0x5614c78a0ec0, L_0x5614c78b1290, L_0x5614c78b1120, C4<>;
S_0x5614c7890a00 .scope module, "cal0" "cal" 3 10, 5 1 0, S_0x5614c788fd20;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "arit"
    .port_info 5 /INPUT 1 "c_in"
    .port_info 6 /INPUT 2 "s"
v0x5614c7893160_0 .net "a", 0 0, L_0x5614c78b22f0;  1 drivers
v0x5614c7893270_0 .net "arit", 0 0, v0x5614c78a0af0_0;  alias, 1 drivers
v0x5614c7893330_0 .net "b", 0 0, L_0x5614c78b24a0;  1 drivers
v0x5614c7893420_0 .net "c_in", 0 0, L_0x5614c78b6eb0;  alias, 1 drivers
v0x5614c78934c0_0 .net "c_out", 0 0, L_0x5614c78b18b0;  1 drivers
v0x5614c78935b0_0 .net "out", 0 0, L_0x5614c78b20e0;  1 drivers
v0x5614c7893680_0 .net "s", 1 0, v0x5614c78a0920_0;  alias, 1 drivers
v0x5614c7893770_0 .net "sum_out_cl", 0 0, v0x5614c78914a0_0;  1 drivers
v0x5614c7893810_0 .net "sum_out_fa", 0 0, L_0x5614c78b19a0;  1 drivers
S_0x5614c7890c80 .scope module, "celda_logica" "cl" 5 3, 6 1 0, S_0x5614c7890a00;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "a"
    .port_info 2 /INPUT 1 "b"
    .port_info 3 /INPUT 2 "s"
L_0x5614c78b14d0 .functor AND 1, L_0x5614c78b22f0, L_0x5614c78b24a0, C4<1>, C4<1>;
L_0x5614c78b1590 .functor OR 1, L_0x5614c78b22f0, L_0x5614c78b24a0, C4<0>, C4<0>;
L_0x5614c78b1790 .functor XOR 1, L_0x5614c78b22f0, L_0x5614c78b24a0, C4<0>, C4<0>;
L_0x5614c78b1820 .functor NOT 1, L_0x5614c78b22f0, C4<0>, C4<0>, C4<0>;
v0x5614c7891750_0 .net "a", 0 0, L_0x5614c78b22f0;  alias, 1 drivers
v0x5614c7891830_0 .net "aux_and", 0 0, L_0x5614c78b14d0;  1 drivers
v0x5614c78918f0_0 .net "aux_not", 0 0, L_0x5614c78b1820;  1 drivers
v0x5614c7891990_0 .net "aux_or", 0 0, L_0x5614c78b1590;  1 drivers
v0x5614c7891a60_0 .net "aux_xor", 0 0, L_0x5614c78b1790;  1 drivers
v0x5614c7891b50_0 .net "b", 0 0, L_0x5614c78b24a0;  alias, 1 drivers
v0x5614c7891bf0_0 .net "out", 0 0, v0x5614c78914a0_0;  alias, 1 drivers
v0x5614c7891cc0_0 .net "s", 1 0, v0x5614c78a0920_0;  alias, 1 drivers
S_0x5614c7890ec0 .scope module, "mux1" "mux4_1" 6 10, 7 1 0, S_0x5614c7890c80;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "a"
    .port_info 2 /INPUT 1 "b"
    .port_info 3 /INPUT 1 "c"
    .port_info 4 /INPUT 1 "d"
    .port_info 5 /INPUT 2 "s"
v0x5614c78911a0_0 .net "a", 0 0, L_0x5614c78b14d0;  alias, 1 drivers
v0x5614c7891280_0 .net "b", 0 0, L_0x5614c78b1590;  alias, 1 drivers
v0x5614c7891340_0 .net "c", 0 0, L_0x5614c78b1790;  alias, 1 drivers
v0x5614c78913e0_0 .net "d", 0 0, L_0x5614c78b1820;  alias, 1 drivers
v0x5614c78914a0_0 .var "out", 0 0;
v0x5614c78915b0_0 .net "s", 1 0, v0x5614c78a0920_0;  alias, 1 drivers
E_0x5614c7837710/0 .event edge, v0x5614c78915b0_0, v0x5614c78913e0_0, v0x5614c7891340_0, v0x5614c7891280_0;
E_0x5614c7837710/1 .event edge, v0x5614c78911a0_0;
E_0x5614c7837710 .event/or E_0x5614c7837710/0, E_0x5614c7837710/1;
S_0x5614c7891dc0 .scope module, "full_adder" "fa" 5 4, 8 1 0, S_0x5614c7890a00;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 1 "cout"
    .port_info 1 /OUTPUT 1 "sum"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "cin"
L_0x7fa91ca66138 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5614c7892010_0 .net *"_s10", 0 0, L_0x7fa91ca66138;  1 drivers
v0x5614c78920d0_0 .net *"_s11", 1 0, L_0x5614c78b1cc0;  1 drivers
v0x5614c78921b0_0 .net *"_s13", 1 0, L_0x5614c78b1e70;  1 drivers
L_0x7fa91ca66180 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5614c78922a0_0 .net *"_s16", 0 0, L_0x7fa91ca66180;  1 drivers
v0x5614c7892380_0 .net *"_s17", 1 0, L_0x5614c78b1fa0;  1 drivers
v0x5614c78924b0_0 .net *"_s3", 1 0, L_0x5614c78b1a90;  1 drivers
L_0x7fa91ca660f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5614c7892590_0 .net *"_s6", 0 0, L_0x7fa91ca660f0;  1 drivers
v0x5614c7892670_0 .net *"_s7", 1 0, L_0x5614c78b1b80;  1 drivers
v0x5614c7892750_0 .net "a", 0 0, L_0x5614c78b22f0;  alias, 1 drivers
v0x5614c78927f0_0 .net "b", 0 0, L_0x5614c78b24a0;  alias, 1 drivers
v0x5614c78928c0_0 .net "cin", 0 0, L_0x5614c78b6eb0;  alias, 1 drivers
v0x5614c7892960_0 .net "cout", 0 0, L_0x5614c78b18b0;  alias, 1 drivers
v0x5614c7892a00_0 .net "sum", 0 0, L_0x5614c78b19a0;  alias, 1 drivers
L_0x5614c78b18b0 .part L_0x5614c78b1fa0, 1, 1;
L_0x5614c78b19a0 .part L_0x5614c78b1fa0, 0, 1;
L_0x5614c78b1a90 .concat [ 1 1 0 0], L_0x5614c78b22f0, L_0x7fa91ca660f0;
L_0x5614c78b1b80 .concat [ 1 1 0 0], L_0x5614c78b24a0, L_0x7fa91ca66138;
L_0x5614c78b1cc0 .arith/sum 2, L_0x5614c78b1a90, L_0x5614c78b1b80;
L_0x5614c78b1e70 .concat [ 1 1 0 0], L_0x5614c78b6eb0, L_0x7fa91ca66180;
L_0x5614c78b1fa0 .arith/sum 2, L_0x5614c78b1cc0, L_0x5614c78b1e70;
S_0x5614c7892b90 .scope module, "mux2" "mux2_1" 5 5, 9 1 0, S_0x5614c7890a00;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "a"
    .port_info 2 /INPUT 1 "b"
    .port_info 3 /INPUT 1 "s"
v0x5614c7892db0_0 .net "a", 0 0, L_0x5614c78b19a0;  alias, 1 drivers
v0x5614c7892e80_0 .net "b", 0 0, v0x5614c78914a0_0;  alias, 1 drivers
v0x5614c7892f70_0 .net "out", 0 0, L_0x5614c78b20e0;  alias, 1 drivers
v0x5614c7893010_0 .net "s", 0 0, v0x5614c78a0af0_0;  alias, 1 drivers
L_0x5614c78b20e0 .functor MUXZ 1, L_0x5614c78b19a0, v0x5614c78914a0_0, v0x5614c78a0af0_0, C4<>;
S_0x5614c78938f0 .scope module, "cal1" "cal" 3 11, 5 1 0, S_0x5614c788fd20;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "arit"
    .port_info 5 /INPUT 1 "c_in"
    .port_info 6 /INPUT 2 "s"
v0x5614c78961c0_0 .net "a", 0 0, L_0x5614c78b31e0;  1 drivers
v0x5614c78962d0_0 .net "arit", 0 0, v0x5614c78a0af0_0;  alias, 1 drivers
v0x5614c7896390_0 .net "b", 0 0, L_0x5614c78b3390;  1 drivers
v0x5614c7896480_0 .net "c_in", 0 0, L_0x5614c78b34c0;  1 drivers
v0x5614c7896520_0 .net "c_out", 0 0, L_0x5614c78b2760;  1 drivers
v0x5614c7896610_0 .net "out", 0 0, L_0x5614c78b2fd0;  1 drivers
v0x5614c78966b0_0 .net "s", 1 0, v0x5614c78a0920_0;  alias, 1 drivers
v0x5614c7896750_0 .net "sum_out_cl", 0 0, v0x5614c78943c0_0;  1 drivers
v0x5614c78967f0_0 .net "sum_out_fa", 0 0, L_0x5614c78b2850;  1 drivers
S_0x5614c7893b70 .scope module, "celda_logica" "cl" 5 3, 6 1 0, S_0x5614c78938f0;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "a"
    .port_info 2 /INPUT 1 "b"
    .port_info 3 /INPUT 2 "s"
L_0x5614c78b1d60 .functor AND 1, L_0x5614c78b31e0, L_0x5614c78b3390, C4<1>, C4<1>;
L_0x5614c78b2540 .functor OR 1, L_0x5614c78b31e0, L_0x5614c78b3390, C4<0>, C4<0>;
L_0x5614c78b2640 .functor XOR 1, L_0x5614c78b31e0, L_0x5614c78b3390, C4<0>, C4<0>;
L_0x5614c78b26d0 .functor NOT 1, L_0x5614c78b31e0, C4<0>, C4<0>, C4<0>;
v0x5614c7894690_0 .net "a", 0 0, L_0x5614c78b31e0;  alias, 1 drivers
v0x5614c7894770_0 .net "aux_and", 0 0, L_0x5614c78b1d60;  1 drivers
v0x5614c7894830_0 .net "aux_not", 0 0, L_0x5614c78b26d0;  1 drivers
v0x5614c7894930_0 .net "aux_or", 0 0, L_0x5614c78b2540;  1 drivers
v0x5614c7894a00_0 .net "aux_xor", 0 0, L_0x5614c78b2640;  1 drivers
v0x5614c7894af0_0 .net "b", 0 0, L_0x5614c78b3390;  alias, 1 drivers
v0x5614c7894b90_0 .net "out", 0 0, v0x5614c78943c0_0;  alias, 1 drivers
v0x5614c7894c60_0 .net "s", 1 0, v0x5614c78a0920_0;  alias, 1 drivers
S_0x5614c7893db0 .scope module, "mux1" "mux4_1" 6 10, 7 1 0, S_0x5614c7893b70;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "a"
    .port_info 2 /INPUT 1 "b"
    .port_info 3 /INPUT 1 "c"
    .port_info 4 /INPUT 1 "d"
    .port_info 5 /INPUT 2 "s"
v0x5614c7894090_0 .net "a", 0 0, L_0x5614c78b1d60;  alias, 1 drivers
v0x5614c7894170_0 .net "b", 0 0, L_0x5614c78b2540;  alias, 1 drivers
v0x5614c7894230_0 .net "c", 0 0, L_0x5614c78b2640;  alias, 1 drivers
v0x5614c7894300_0 .net "d", 0 0, L_0x5614c78b26d0;  alias, 1 drivers
v0x5614c78943c0_0 .var "out", 0 0;
v0x5614c78944d0_0 .net "s", 1 0, v0x5614c78a0920_0;  alias, 1 drivers
E_0x5614c7875530/0 .event edge, v0x5614c78915b0_0, v0x5614c7894300_0, v0x5614c7894230_0, v0x5614c7894170_0;
E_0x5614c7875530/1 .event edge, v0x5614c7894090_0;
E_0x5614c7875530 .event/or E_0x5614c7875530/0, E_0x5614c7875530/1;
S_0x5614c7894dc0 .scope module, "full_adder" "fa" 5 4, 8 1 0, S_0x5614c78938f0;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 1 "cout"
    .port_info 1 /OUTPUT 1 "sum"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "cin"
L_0x7fa91ca66210 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5614c7894fc0_0 .net *"_s10", 0 0, L_0x7fa91ca66210;  1 drivers
v0x5614c78950a0_0 .net *"_s11", 1 0, L_0x5614c78b2b20;  1 drivers
v0x5614c7895180_0 .net *"_s13", 1 0, L_0x5614c78b2cd0;  1 drivers
L_0x7fa91ca66258 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5614c7895270_0 .net *"_s16", 0 0, L_0x7fa91ca66258;  1 drivers
v0x5614c7895350_0 .net *"_s17", 1 0, L_0x5614c78b2ee0;  1 drivers
v0x5614c7895480_0 .net *"_s3", 1 0, L_0x5614c78b2940;  1 drivers
L_0x7fa91ca661c8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5614c7895560_0 .net *"_s6", 0 0, L_0x7fa91ca661c8;  1 drivers
v0x5614c7895640_0 .net *"_s7", 1 0, L_0x5614c78b2a30;  1 drivers
v0x5614c7895720_0 .net "a", 0 0, L_0x5614c78b31e0;  alias, 1 drivers
v0x5614c7895850_0 .net "b", 0 0, L_0x5614c78b3390;  alias, 1 drivers
v0x5614c7895920_0 .net "cin", 0 0, L_0x5614c78b34c0;  alias, 1 drivers
v0x5614c78959c0_0 .net "cout", 0 0, L_0x5614c78b2760;  alias, 1 drivers
v0x5614c7895a60_0 .net "sum", 0 0, L_0x5614c78b2850;  alias, 1 drivers
L_0x5614c78b2760 .part L_0x5614c78b2ee0, 1, 1;
L_0x5614c78b2850 .part L_0x5614c78b2ee0, 0, 1;
L_0x5614c78b2940 .concat [ 1 1 0 0], L_0x5614c78b31e0, L_0x7fa91ca661c8;
L_0x5614c78b2a30 .concat [ 1 1 0 0], L_0x5614c78b3390, L_0x7fa91ca66210;
L_0x5614c78b2b20 .arith/sum 2, L_0x5614c78b2940, L_0x5614c78b2a30;
L_0x5614c78b2cd0 .concat [ 1 1 0 0], L_0x5614c78b34c0, L_0x7fa91ca66258;
L_0x5614c78b2ee0 .arith/sum 2, L_0x5614c78b2b20, L_0x5614c78b2cd0;
S_0x5614c7895bf0 .scope module, "mux2" "mux2_1" 5 5, 9 1 0, S_0x5614c78938f0;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "a"
    .port_info 2 /INPUT 1 "b"
    .port_info 3 /INPUT 1 "s"
v0x5614c7895e10_0 .net "a", 0 0, L_0x5614c78b2850;  alias, 1 drivers
v0x5614c7895ee0_0 .net "b", 0 0, v0x5614c78943c0_0;  alias, 1 drivers
v0x5614c7895fd0_0 .net "out", 0 0, L_0x5614c78b2fd0;  alias, 1 drivers
v0x5614c7896070_0 .net "s", 0 0, v0x5614c78a0af0_0;  alias, 1 drivers
L_0x5614c78b2fd0 .functor MUXZ 1, L_0x5614c78b2850, v0x5614c78943c0_0, v0x5614c78a0af0_0, C4<>;
S_0x5614c7896980 .scope module, "cal2" "cal" 3 12, 5 1 0, S_0x5614c788fd20;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "arit"
    .port_info 5 /INPUT 1 "c_in"
    .port_info 6 /INPUT 2 "s"
v0x5614c7899320_0 .net "a", 0 0, L_0x5614c78b4170;  1 drivers
v0x5614c78993e0_0 .net "arit", 0 0, v0x5614c78a0af0_0;  alias, 1 drivers
v0x5614c78994a0_0 .net "b", 0 0, L_0x5614c78b4360;  1 drivers
v0x5614c7899590_0 .net "c_in", 0 0, L_0x5614c78b4400;  1 drivers
v0x5614c7899630_0 .net "c_out", 0 0, L_0x5614c78b37d0;  1 drivers
v0x5614c7899720_0 .net "out", 0 0, L_0x5614c78b3f60;  1 drivers
v0x5614c78997c0_0 .net "s", 1 0, v0x5614c78a0920_0;  alias, 1 drivers
v0x5614c7899860_0 .net "sum_out_cl", 0 0, v0x5614c78974f0_0;  1 drivers
v0x5614c7899900_0 .net "sum_out_fa", 0 0, L_0x5614c78b3870;  1 drivers
S_0x5614c7896c00 .scope module, "celda_logica" "cl" 5 3, 6 1 0, S_0x5614c7896980;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "a"
    .port_info 2 /INPUT 1 "b"
    .port_info 3 /INPUT 2 "s"
L_0x5614c78b2bc0 .functor AND 1, L_0x5614c78b4170, L_0x5614c78b4360, C4<1>, C4<1>;
L_0x5614c78b3560 .functor OR 1, L_0x5614c78b4170, L_0x5614c78b4360, C4<0>, C4<0>;
L_0x5614c78b36f0 .functor XOR 1, L_0x5614c78b4170, L_0x5614c78b4360, C4<0>, C4<0>;
L_0x5614c78b3760 .functor NOT 1, L_0x5614c78b4170, C4<0>, C4<0>, C4<0>;
v0x5614c78977c0_0 .net "a", 0 0, L_0x5614c78b4170;  alias, 1 drivers
v0x5614c78978a0_0 .net "aux_and", 0 0, L_0x5614c78b2bc0;  1 drivers
v0x5614c7897960_0 .net "aux_not", 0 0, L_0x5614c78b3760;  1 drivers
v0x5614c7897a60_0 .net "aux_or", 0 0, L_0x5614c78b3560;  1 drivers
v0x5614c7897b30_0 .net "aux_xor", 0 0, L_0x5614c78b36f0;  1 drivers
v0x5614c7897c20_0 .net "b", 0 0, L_0x5614c78b4360;  alias, 1 drivers
v0x5614c7897cc0_0 .net "out", 0 0, v0x5614c78974f0_0;  alias, 1 drivers
v0x5614c7897d90_0 .net "s", 1 0, v0x5614c78a0920_0;  alias, 1 drivers
S_0x5614c7896e60 .scope module, "mux1" "mux4_1" 6 10, 7 1 0, S_0x5614c7896c00;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "a"
    .port_info 2 /INPUT 1 "b"
    .port_info 3 /INPUT 1 "c"
    .port_info 4 /INPUT 1 "d"
    .port_info 5 /INPUT 2 "s"
v0x5614c78971c0_0 .net "a", 0 0, L_0x5614c78b2bc0;  alias, 1 drivers
v0x5614c78972a0_0 .net "b", 0 0, L_0x5614c78b3560;  alias, 1 drivers
v0x5614c7897360_0 .net "c", 0 0, L_0x5614c78b36f0;  alias, 1 drivers
v0x5614c7897430_0 .net "d", 0 0, L_0x5614c78b3760;  alias, 1 drivers
v0x5614c78974f0_0 .var "out", 0 0;
v0x5614c7897600_0 .net "s", 1 0, v0x5614c78a0920_0;  alias, 1 drivers
E_0x5614c7897130/0 .event edge, v0x5614c78915b0_0, v0x5614c7897430_0, v0x5614c7897360_0, v0x5614c78972a0_0;
E_0x5614c7897130/1 .event edge, v0x5614c78971c0_0;
E_0x5614c7897130 .event/or E_0x5614c7897130/0, E_0x5614c7897130/1;
S_0x5614c7897e60 .scope module, "full_adder" "fa" 5 4, 8 1 0, S_0x5614c7896980;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 1 "cout"
    .port_info 1 /OUTPUT 1 "sum"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "cin"
L_0x7fa91ca662e8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5614c78980b0_0 .net *"_s10", 0 0, L_0x7fa91ca662e8;  1 drivers
v0x5614c7898190_0 .net *"_s11", 1 0, L_0x5614c78b3af0;  1 drivers
v0x5614c7898270_0 .net *"_s13", 1 0, L_0x5614c78b3ca0;  1 drivers
L_0x7fa91ca66330 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5614c7898360_0 .net *"_s16", 0 0, L_0x7fa91ca66330;  1 drivers
v0x5614c7898440_0 .net *"_s17", 1 0, L_0x5614c78b3e20;  1 drivers
v0x5614c7898570_0 .net *"_s3", 1 0, L_0x5614c78b3910;  1 drivers
L_0x7fa91ca662a0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5614c7898650_0 .net *"_s6", 0 0, L_0x7fa91ca662a0;  1 drivers
v0x5614c7898730_0 .net *"_s7", 1 0, L_0x5614c78b3a00;  1 drivers
v0x5614c7898810_0 .net "a", 0 0, L_0x5614c78b4170;  alias, 1 drivers
v0x5614c7898940_0 .net "b", 0 0, L_0x5614c78b4360;  alias, 1 drivers
v0x5614c7898a10_0 .net "cin", 0 0, L_0x5614c78b4400;  alias, 1 drivers
v0x5614c7898ab0_0 .net "cout", 0 0, L_0x5614c78b37d0;  alias, 1 drivers
v0x5614c7898b50_0 .net "sum", 0 0, L_0x5614c78b3870;  alias, 1 drivers
L_0x5614c78b37d0 .part L_0x5614c78b3e20, 1, 1;
L_0x5614c78b3870 .part L_0x5614c78b3e20, 0, 1;
L_0x5614c78b3910 .concat [ 1 1 0 0], L_0x5614c78b4170, L_0x7fa91ca662a0;
L_0x5614c78b3a00 .concat [ 1 1 0 0], L_0x5614c78b4360, L_0x7fa91ca662e8;
L_0x5614c78b3af0 .arith/sum 2, L_0x5614c78b3910, L_0x5614c78b3a00;
L_0x5614c78b3ca0 .concat [ 1 1 0 0], L_0x5614c78b4400, L_0x7fa91ca66330;
L_0x5614c78b3e20 .arith/sum 2, L_0x5614c78b3af0, L_0x5614c78b3ca0;
S_0x5614c7898ce0 .scope module, "mux2" "mux2_1" 5 5, 9 1 0, S_0x5614c7896980;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "a"
    .port_info 2 /INPUT 1 "b"
    .port_info 3 /INPUT 1 "s"
v0x5614c7898f00_0 .net "a", 0 0, L_0x5614c78b3870;  alias, 1 drivers
v0x5614c7898fd0_0 .net "b", 0 0, v0x5614c78974f0_0;  alias, 1 drivers
v0x5614c78990c0_0 .net "out", 0 0, L_0x5614c78b3f60;  alias, 1 drivers
v0x5614c7899160_0 .net "s", 0 0, v0x5614c78a0af0_0;  alias, 1 drivers
L_0x5614c78b3f60 .functor MUXZ 1, L_0x5614c78b3870, v0x5614c78974f0_0, v0x5614c78a0af0_0, C4<>;
S_0x5614c7899a00 .scope module, "cal3" "cal" 3 13, 5 1 0, S_0x5614c788fd20;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "arit"
    .port_info 5 /INPUT 1 "c_in"
    .port_info 6 /INPUT 2 "s"
v0x5614c789c330_0 .net "a", 0 0, L_0x5614c78b5300;  1 drivers
v0x5614c789c440_0 .net "arit", 0 0, v0x5614c78a0af0_0;  alias, 1 drivers
v0x5614c789c500_0 .net "b", 0 0, L_0x5614c78b54b0;  1 drivers
v0x5614c789c5f0_0 .net "c_in", 0 0, L_0x5614c78b55c0;  1 drivers
v0x5614c789c690_0 .net "c_out", 0 0, L_0x5614c78b4720;  1 drivers
v0x5614c789c780_0 .net "out", 0 0, L_0x5614c78b4f50;  1 drivers
v0x5614c789c820_0 .net "s", 1 0, v0x5614c78a0920_0;  alias, 1 drivers
v0x5614c789c8c0_0 .net "sum_out_cl", 0 0, v0x5614c789a590_0;  1 drivers
v0x5614c789c960_0 .net "sum_out_fa", 0 0, L_0x5614c78b4810;  1 drivers
S_0x5614c7899cd0 .scope module, "celda_logica" "cl" 5 3, 6 1 0, S_0x5614c7899a00;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "a"
    .port_info 2 /INPUT 1 "b"
    .port_info 3 /INPUT 2 "s"
L_0x5614c78b3b90 .functor AND 1, L_0x5614c78b5300, L_0x5614c78b54b0, C4<1>, C4<1>;
L_0x5614c78b44f0 .functor OR 1, L_0x5614c78b5300, L_0x5614c78b54b0, C4<0>, C4<0>;
L_0x5614c78b4640 .functor XOR 1, L_0x5614c78b5300, L_0x5614c78b54b0, C4<0>, C4<0>;
L_0x5614c78b46b0 .functor NOT 1, L_0x5614c78b5300, C4<0>, C4<0>, C4<0>;
v0x5614c789a860_0 .net "a", 0 0, L_0x5614c78b5300;  alias, 1 drivers
v0x5614c789a940_0 .net "aux_and", 0 0, L_0x5614c78b3b90;  1 drivers
v0x5614c789aa00_0 .net "aux_not", 0 0, L_0x5614c78b46b0;  1 drivers
v0x5614c789ab00_0 .net "aux_or", 0 0, L_0x5614c78b44f0;  1 drivers
v0x5614c789abd0_0 .net "aux_xor", 0 0, L_0x5614c78b4640;  1 drivers
v0x5614c789acc0_0 .net "b", 0 0, L_0x5614c78b54b0;  alias, 1 drivers
v0x5614c789ad60_0 .net "out", 0 0, v0x5614c789a590_0;  alias, 1 drivers
v0x5614c789ae30_0 .net "s", 1 0, v0x5614c78a0920_0;  alias, 1 drivers
S_0x5614c7899f30 .scope module, "mux1" "mux4_1" 6 10, 7 1 0, S_0x5614c7899cd0;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "a"
    .port_info 2 /INPUT 1 "b"
    .port_info 3 /INPUT 1 "c"
    .port_info 4 /INPUT 1 "d"
    .port_info 5 /INPUT 2 "s"
v0x5614c789a290_0 .net "a", 0 0, L_0x5614c78b3b90;  alias, 1 drivers
v0x5614c789a370_0 .net "b", 0 0, L_0x5614c78b44f0;  alias, 1 drivers
v0x5614c789a430_0 .net "c", 0 0, L_0x5614c78b4640;  alias, 1 drivers
v0x5614c789a4d0_0 .net "d", 0 0, L_0x5614c78b46b0;  alias, 1 drivers
v0x5614c789a590_0 .var "out", 0 0;
v0x5614c789a6a0_0 .net "s", 1 0, v0x5614c78a0920_0;  alias, 1 drivers
E_0x5614c789a200/0 .event edge, v0x5614c78915b0_0, v0x5614c789a4d0_0, v0x5614c789a430_0, v0x5614c789a370_0;
E_0x5614c789a200/1 .event edge, v0x5614c789a290_0;
E_0x5614c789a200 .event/or E_0x5614c789a200/0, E_0x5614c789a200/1;
S_0x5614c789af00 .scope module, "full_adder" "fa" 5 4, 8 1 0, S_0x5614c7899a00;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 1 "cout"
    .port_info 1 /OUTPUT 1 "sum"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "cin"
L_0x7fa91ca663c0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5614c789b150_0 .net *"_s10", 0 0, L_0x7fa91ca663c0;  1 drivers
v0x5614c789b230_0 .net *"_s11", 1 0, L_0x5614c78b4ae0;  1 drivers
v0x5614c789b310_0 .net *"_s13", 1 0, L_0x5614c78b4c90;  1 drivers
L_0x7fa91ca66408 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5614c789b400_0 .net *"_s16", 0 0, L_0x7fa91ca66408;  1 drivers
v0x5614c789b4e0_0 .net *"_s17", 1 0, L_0x5614c78b4e10;  1 drivers
v0x5614c789b610_0 .net *"_s3", 1 0, L_0x5614c78b4900;  1 drivers
L_0x7fa91ca66378 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5614c789b6f0_0 .net *"_s6", 0 0, L_0x7fa91ca66378;  1 drivers
v0x5614c789b7d0_0 .net *"_s7", 1 0, L_0x5614c78b49f0;  1 drivers
v0x5614c789b8b0_0 .net "a", 0 0, L_0x5614c78b5300;  alias, 1 drivers
v0x5614c789b9e0_0 .net "b", 0 0, L_0x5614c78b54b0;  alias, 1 drivers
v0x5614c789bab0_0 .net "cin", 0 0, L_0x5614c78b55c0;  alias, 1 drivers
v0x5614c789bb50_0 .net "cout", 0 0, L_0x5614c78b4720;  alias, 1 drivers
v0x5614c789bbf0_0 .net "sum", 0 0, L_0x5614c78b4810;  alias, 1 drivers
L_0x5614c78b4720 .part L_0x5614c78b4e10, 1, 1;
L_0x5614c78b4810 .part L_0x5614c78b4e10, 0, 1;
L_0x5614c78b4900 .concat [ 1 1 0 0], L_0x5614c78b5300, L_0x7fa91ca66378;
L_0x5614c78b49f0 .concat [ 1 1 0 0], L_0x5614c78b54b0, L_0x7fa91ca663c0;
L_0x5614c78b4ae0 .arith/sum 2, L_0x5614c78b4900, L_0x5614c78b49f0;
L_0x5614c78b4c90 .concat [ 1 1 0 0], L_0x5614c78b55c0, L_0x7fa91ca66408;
L_0x5614c78b4e10 .arith/sum 2, L_0x5614c78b4ae0, L_0x5614c78b4c90;
S_0x5614c789bd80 .scope module, "mux2" "mux2_1" 5 5, 9 1 0, S_0x5614c7899a00;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "a"
    .port_info 2 /INPUT 1 "b"
    .port_info 3 /INPUT 1 "s"
v0x5614c789bfa0_0 .net "a", 0 0, L_0x5614c78b4810;  alias, 1 drivers
v0x5614c789c070_0 .net "b", 0 0, v0x5614c789a590_0;  alias, 1 drivers
v0x5614c789c160_0 .net "out", 0 0, L_0x5614c78b4f50;  alias, 1 drivers
v0x5614c789c200_0 .net "s", 0 0, v0x5614c78a0af0_0;  alias, 1 drivers
L_0x5614c78b4f50 .functor MUXZ 1, L_0x5614c78b4810, v0x5614c789a590_0, v0x5614c78a0af0_0, C4<>;
S_0x5614c789caf0 .scope module, "mux_ALU01" "mux2_4" 3 6, 10 1 0, S_0x5614c788fd20;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 4 "out"
    .port_info 1 /INPUT 4 "a"
    .port_info 2 /INPUT 4 "b"
    .port_info 3 /INPUT 1 "s"
L_0x7fa91ca66018 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x5614c789cd30_0 .net "a", 3 0, L_0x7fa91ca66018;  1 drivers
v0x5614c789ce30_0 .net "b", 3 0, v0x5614c78a07c0_0;  alias, 1 drivers
v0x5614c789cf10_0 .net "out", 3 0, L_0x5614c78a0dd0;  alias, 1 drivers
v0x5614c789d000_0 .net "s", 0 0, L_0x5614c78b5840;  alias, 1 drivers
L_0x5614c78a0dd0 .functor MUXZ 4, L_0x7fa91ca66018, v0x5614c78a07c0_0, L_0x5614c78b5840, C4<>;
S_0x5614c789d170 .scope module, "mux_ALU02" "mux2_4" 3 7, 10 1 0, S_0x5614c788fd20;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 4 "out"
    .port_info 1 /INPUT 4 "a"
    .port_info 2 /INPUT 4 "b"
    .port_info 3 /INPUT 1 "s"
v0x5614c789d3b0_0 .net "a", 3 0, v0x5614c78a07c0_0;  alias, 1 drivers
v0x5614c789d4c0_0 .net "b", 3 0, v0x5614c78a0880_0;  alias, 1 drivers
v0x5614c789d580_0 .net "out", 3 0, L_0x5614c78a0ec0;  alias, 1 drivers
v0x5614c789d680_0 .net "s", 0 0, L_0x5614c78b66c0;  alias, 1 drivers
L_0x5614c78a0ec0 .functor MUXZ 4, v0x5614c78a07c0_0, v0x5614c78a0880_0, L_0x5614c78b66c0, C4<>;
    .scope S_0x5614c7890ec0;
T_1 ;
    %wait E_0x5614c7837710;
    %load/vec4 v0x5614c78915b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x5614c78914a0_0, 0, 1;
    %jmp T_1.5;
T_1.0 ;
    %load/vec4 v0x5614c78911a0_0;
    %store/vec4 v0x5614c78914a0_0, 0, 1;
    %jmp T_1.5;
T_1.1 ;
    %load/vec4 v0x5614c7891280_0;
    %store/vec4 v0x5614c78914a0_0, 0, 1;
    %jmp T_1.5;
T_1.2 ;
    %load/vec4 v0x5614c7891340_0;
    %store/vec4 v0x5614c78914a0_0, 0, 1;
    %jmp T_1.5;
T_1.3 ;
    %load/vec4 v0x5614c78913e0_0;
    %store/vec4 v0x5614c78914a0_0, 0, 1;
    %jmp T_1.5;
T_1.5 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x5614c7893db0;
T_2 ;
    %wait E_0x5614c7875530;
    %load/vec4 v0x5614c78944d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x5614c78943c0_0, 0, 1;
    %jmp T_2.5;
T_2.0 ;
    %load/vec4 v0x5614c7894090_0;
    %store/vec4 v0x5614c78943c0_0, 0, 1;
    %jmp T_2.5;
T_2.1 ;
    %load/vec4 v0x5614c7894170_0;
    %store/vec4 v0x5614c78943c0_0, 0, 1;
    %jmp T_2.5;
T_2.2 ;
    %load/vec4 v0x5614c7894230_0;
    %store/vec4 v0x5614c78943c0_0, 0, 1;
    %jmp T_2.5;
T_2.3 ;
    %load/vec4 v0x5614c7894300_0;
    %store/vec4 v0x5614c78943c0_0, 0, 1;
    %jmp T_2.5;
T_2.5 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x5614c7896e60;
T_3 ;
    %wait E_0x5614c7897130;
    %load/vec4 v0x5614c7897600_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x5614c78974f0_0, 0, 1;
    %jmp T_3.5;
T_3.0 ;
    %load/vec4 v0x5614c78971c0_0;
    %store/vec4 v0x5614c78974f0_0, 0, 1;
    %jmp T_3.5;
T_3.1 ;
    %load/vec4 v0x5614c78972a0_0;
    %store/vec4 v0x5614c78974f0_0, 0, 1;
    %jmp T_3.5;
T_3.2 ;
    %load/vec4 v0x5614c7897360_0;
    %store/vec4 v0x5614c78974f0_0, 0, 1;
    %jmp T_3.5;
T_3.3 ;
    %load/vec4 v0x5614c7897430_0;
    %store/vec4 v0x5614c78974f0_0, 0, 1;
    %jmp T_3.5;
T_3.5 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x5614c7899f30;
T_4 ;
    %wait E_0x5614c789a200;
    %load/vec4 v0x5614c789a6a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x5614c789a590_0, 0, 1;
    %jmp T_4.5;
T_4.0 ;
    %load/vec4 v0x5614c789a290_0;
    %store/vec4 v0x5614c789a590_0, 0, 1;
    %jmp T_4.5;
T_4.1 ;
    %load/vec4 v0x5614c789a370_0;
    %store/vec4 v0x5614c789a590_0, 0, 1;
    %jmp T_4.5;
T_4.2 ;
    %load/vec4 v0x5614c789a430_0;
    %store/vec4 v0x5614c789a590_0, 0, 1;
    %jmp T_4.5;
T_4.3 ;
    %load/vec4 v0x5614c789a4d0_0;
    %store/vec4 v0x5614c789a590_0, 0, 1;
    %jmp T_4.5;
T_4.5 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x5614c7864480;
T_5 ;
    %vpi_call 2 16 "$dumpfile", "alu.vcd" {0 0 0};
    %vpi_call 2 17 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5614c78a06c0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5614c78a0af0_0, 0, 1;
    %pushi/vec4 2, 0, 32;
T_5.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.1, 5;
    %jmp/1 T_5.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5614c78a0920_0, 0, 2;
    %pushi/vec4 4, 0, 32;
T_5.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.3, 5;
    %jmp/1 T_5.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5614c78a07c0_0, 0, 4;
    %pushi/vec4 16, 0, 32;
T_5.4 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.5, 5;
    %jmp/1 T_5.5, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5614c78a0880_0, 0, 4;
    %pushi/vec4 16, 0, 32;
T_5.6 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.7, 5;
    %jmp/1 T_5.7, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %delay 200, 0;
    %fork TD_alu_tb.check, S_0x5614c785f620;
    %join;
    %load/vec4 v0x5614c78a0880_0;
    %addi 1, 0, 4;
    %store/vec4 v0x5614c78a0880_0, 0, 4;
    %jmp T_5.6;
T_5.7 ;
    %pop/vec4 1;
    %load/vec4 v0x5614c78a07c0_0;
    %addi 1, 0, 4;
    %store/vec4 v0x5614c78a07c0_0, 0, 4;
    %jmp T_5.4;
T_5.5 ;
    %pop/vec4 1;
    %load/vec4 v0x5614c78a0920_0;
    %addi 1, 0, 2;
    %store/vec4 v0x5614c78a0920_0, 0, 2;
    %jmp T_5.2;
T_5.3 ;
    %pop/vec4 1;
    %load/vec4 v0x5614c78a0af0_0;
    %pad/u 2;
    %addi 1, 0, 2;
    %pad/u 1;
    %store/vec4 v0x5614c78a0af0_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %pop/vec4 1;
    %vpi_call 2 42 "$display", "Encontradas %d operaciones erroneas", v0x5614c78a06c0_0 {0 0 0};
    %vpi_call 2 44 "$finish" {0 0 0};
    %end;
    .thread T_5;
# The file index is used to find the file name in the following table.
:file_names 11;
    "N/A";
    "<interactive>";
    "alu_tb.v";
    "alu.v";
    "compl1.v";
    "cal.v";
    "cl.v";
    "mux4_1.v";
    "fa_v.v";
    "mux2_1.v";
    "mux2_4.v";
