Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2.1 (win64) Build 2288692 Thu Jul 26 18:24:02 MDT 2018
| Date         : Tue Mar  3 01:37:57 2020
| Host         : caplab10 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file nexys4fpga_v2_timing_summary_routed.rpt -pb nexys4fpga_v2_timing_summary_routed.pb -rpx nexys4fpga_v2_timing_summary_routed.rpx
| Design       : nexys4fpga_v2
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 22 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 35 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 1327 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.067        0.000                      0                 2556        0.032        0.000                      0                 2556        1.318        0.000                       0                  1333  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)         Period(ns)      Frequency(MHz)
-----                   ------------         ----------      --------------
clk                     {0.000 5.000}        10.000          100.000         
  clk_275_clk_wiz_0     {0.000 1.818}        3.636           275.000         
  clkfbout_clk_wiz_0    {0.000 5.000}        10.000          100.000         
sys_clk_pin             {0.000 5.000}        10.000          100.000         
  clk_275_clk_wiz_0_1   {0.000 1.818}        3.636           275.000         
  clkfbout_clk_wiz_0_1  {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                       3.000        0.000                       0                     1  
  clk_275_clk_wiz_0           0.067        0.000                      0                 2556        0.095        0.000                      0                 2556        1.318        0.000                       0                  1329  
  clkfbout_clk_wiz_0                                                                                                                                                      7.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                               3.000        0.000                       0                     1  
  clk_275_clk_wiz_0_1         0.068        0.000                      0                 2556        0.095        0.000                      0                 2556        1.318        0.000                       0                  1329  
  clkfbout_clk_wiz_0_1                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock           To Clock                 WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------           --------                 -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_275_clk_wiz_0_1  clk_275_clk_wiz_0          0.067        0.000                      0                 2556        0.032        0.000                      0                 2556  
clk_275_clk_wiz_0    clk_275_clk_wiz_0_1        0.067        0.000                      0                 2556        0.032        0.000                      0                 2556  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  generated_clock/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  generated_clock/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  generated_clock/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  generated_clock/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  generated_clock/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  generated_clock/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_275_clk_wiz_0
  To Clock:  clk_275_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        0.067ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.095ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.318ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.067ns  (required time - arrival time)
  Source:                 SSB/clk_cnt_reg[29]_bret/C
                            (rising edge-triggered cell FDRE clocked by clk_275_clk_wiz_0  {rise@0.000ns fall@1.818ns period=3.636ns})
  Destination:            SSB/clk_cnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_275_clk_wiz_0  {rise@0.000ns fall@1.818ns period=3.636ns})
  Path Group:             clk_275_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.636ns  (clk_275_clk_wiz_0 rise@3.636ns - clk_275_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.433ns  (logic 0.952ns (27.731%)  route 2.481ns (72.269%))
  Logic Levels:           4  (LUT4=1 LUT5=3)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.415ns = ( 2.221 - 3.636 ) 
    Source Clock Delay      (SCD):    -0.830ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.103ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_275_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_275_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout6_buf/O
                         net (fo=1328, routed)        1.710    -0.830    SSB/JA_OBUF[1]
    SLICE_X3Y100         FDRE                                         r  SSB/clk_cnt_reg[29]_bret/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y100         FDRE (Prop_fdre_C_Q)         0.456    -0.374 r  SSB/clk_cnt_reg[29]_bret/Q
                         net (fo=1, routed)           0.789     0.415    SSB/clk_cnt_reg[29]_bret_n_0
    SLICE_X1Y100         LUT5 (Prop_lut5_I0_O)        0.124     0.539 r  SSB/clk_cnt[31]_bret__3_i_4/O
                         net (fo=2, routed)           0.634     1.173    SSB/clk_cnt[29]
    SLICE_X3Y99          LUT4 (Prop_lut4_I0_O)        0.124     1.297 r  SSB/clk_cnt[31]_bret__0_i_3/O
                         net (fo=2, routed)           0.308     1.604    SSB/clk_cnt[31]_bret__0_i_3_n_0
    SLICE_X3Y98          LUT5 (Prop_lut5_I4_O)        0.124     1.728 r  SSB/clk_cnt[31]_bret__0_i_1/O
                         net (fo=33, routed)          0.751     2.479    SSB/clk_cnt[31]_bret__0_i_1_n_0
    SLICE_X0Y95          LUT5 (Prop_lut5_I1_O)        0.124     2.603 r  SSB/clk_cnt[4]_i_1/O
                         net (fo=1, routed)           0.000     2.603    SSB/clk_cnt[4]
    SLICE_X0Y95          FDRE                                         r  SSB/clk_cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_275_clk_wiz_0 rise edge)
                                                      3.636     3.636 r  
    E3                                                0.000     3.636 r  clk (IN)
                         net (fo=0)                   0.000     3.636    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     5.048 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.209    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -7.324    -1.114 r  generated_clock/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.639     0.525    generated_clock/inst/clk_275_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     0.616 r  generated_clock/inst/clkout6_buf/O
                         net (fo=1328, routed)        1.605     2.221    SSB/JA_OBUF[1]
    SLICE_X0Y95          FDRE                                         r  SSB/clk_cnt_reg[4]/C
                         clock pessimism              0.480     2.702    
                         clock uncertainty           -0.062     2.639    
    SLICE_X0Y95          FDRE (Setup_fdre_C_D)        0.031     2.670    SSB/clk_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                          2.670    
                         arrival time                          -2.603    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.081ns  (required time - arrival time)
  Source:                 SSB/clk_cnt_reg[29]_bret/C
                            (rising edge-triggered cell FDRE clocked by clk_275_clk_wiz_0  {rise@0.000ns fall@1.818ns period=3.636ns})
  Destination:            SSB/clk_cnt_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_275_clk_wiz_0  {rise@0.000ns fall@1.818ns period=3.636ns})
  Path Group:             clk_275_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.636ns  (clk_275_clk_wiz_0 rise@3.636ns - clk_275_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.421ns  (logic 0.952ns (27.830%)  route 2.469ns (72.170%))
  Logic Levels:           4  (LUT4=1 LUT5=3)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.415ns = ( 2.221 - 3.636 ) 
    Source Clock Delay      (SCD):    -0.830ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.103ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_275_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_275_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout6_buf/O
                         net (fo=1328, routed)        1.710    -0.830    SSB/JA_OBUF[1]
    SLICE_X3Y100         FDRE                                         r  SSB/clk_cnt_reg[29]_bret/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y100         FDRE (Prop_fdre_C_Q)         0.456    -0.374 r  SSB/clk_cnt_reg[29]_bret/Q
                         net (fo=1, routed)           0.789     0.415    SSB/clk_cnt_reg[29]_bret_n_0
    SLICE_X1Y100         LUT5 (Prop_lut5_I0_O)        0.124     0.539 r  SSB/clk_cnt[31]_bret__3_i_4/O
                         net (fo=2, routed)           0.634     1.173    SSB/clk_cnt[29]
    SLICE_X3Y99          LUT4 (Prop_lut4_I0_O)        0.124     1.297 r  SSB/clk_cnt[31]_bret__0_i_3/O
                         net (fo=2, routed)           0.308     1.604    SSB/clk_cnt[31]_bret__0_i_3_n_0
    SLICE_X3Y98          LUT5 (Prop_lut5_I4_O)        0.124     1.728 r  SSB/clk_cnt[31]_bret__0_i_1/O
                         net (fo=33, routed)          0.738     2.467    SSB/clk_cnt[31]_bret__0_i_1_n_0
    SLICE_X3Y95          LUT5 (Prop_lut5_I1_O)        0.124     2.591 r  SSB/clk_cnt[5]_i_1/O
                         net (fo=1, routed)           0.000     2.591    SSB/clk_cnt[5]
    SLICE_X3Y95          FDRE                                         r  SSB/clk_cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_275_clk_wiz_0 rise edge)
                                                      3.636     3.636 r  
    E3                                                0.000     3.636 r  clk (IN)
                         net (fo=0)                   0.000     3.636    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     5.048 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.209    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -7.324    -1.114 r  generated_clock/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.639     0.525    generated_clock/inst/clk_275_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     0.616 r  generated_clock/inst/clkout6_buf/O
                         net (fo=1328, routed)        1.605     2.221    SSB/JA_OBUF[1]
    SLICE_X3Y95          FDRE                                         r  SSB/clk_cnt_reg[5]/C
                         clock pessimism              0.480     2.702    
                         clock uncertainty           -0.062     2.639    
    SLICE_X3Y95          FDRE (Setup_fdre_C_D)        0.032     2.671    SSB/clk_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                          2.671    
                         arrival time                          -2.591    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.085ns  (required time - arrival time)
  Source:                 SSB/clk_cnt_reg[29]_bret/C
                            (rising edge-triggered cell FDRE clocked by clk_275_clk_wiz_0  {rise@0.000ns fall@1.818ns period=3.636ns})
  Destination:            SSB/clk_cnt_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_275_clk_wiz_0  {rise@0.000ns fall@1.818ns period=3.636ns})
  Path Group:             clk_275_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.636ns  (clk_275_clk_wiz_0 rise@3.636ns - clk_275_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.416ns  (logic 0.952ns (27.871%)  route 2.464ns (72.129%))
  Logic Levels:           4  (LUT4=1 LUT5=3)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.415ns = ( 2.221 - 3.636 ) 
    Source Clock Delay      (SCD):    -0.830ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.103ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_275_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_275_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout6_buf/O
                         net (fo=1328, routed)        1.710    -0.830    SSB/JA_OBUF[1]
    SLICE_X3Y100         FDRE                                         r  SSB/clk_cnt_reg[29]_bret/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y100         FDRE (Prop_fdre_C_Q)         0.456    -0.374 r  SSB/clk_cnt_reg[29]_bret/Q
                         net (fo=1, routed)           0.789     0.415    SSB/clk_cnt_reg[29]_bret_n_0
    SLICE_X1Y100         LUT5 (Prop_lut5_I0_O)        0.124     0.539 r  SSB/clk_cnt[31]_bret__3_i_4/O
                         net (fo=2, routed)           0.634     1.173    SSB/clk_cnt[29]
    SLICE_X3Y99          LUT4 (Prop_lut4_I0_O)        0.124     1.297 r  SSB/clk_cnt[31]_bret__0_i_3/O
                         net (fo=2, routed)           0.308     1.604    SSB/clk_cnt[31]_bret__0_i_3_n_0
    SLICE_X3Y98          LUT5 (Prop_lut5_I4_O)        0.124     1.728 r  SSB/clk_cnt[31]_bret__0_i_1/O
                         net (fo=33, routed)          0.733     2.462    SSB/clk_cnt[31]_bret__0_i_1_n_0
    SLICE_X3Y95          LUT5 (Prop_lut5_I1_O)        0.124     2.586 r  SSB/clk_cnt[6]_i_1/O
                         net (fo=1, routed)           0.000     2.586    SSB/clk_cnt[6]
    SLICE_X3Y95          FDRE                                         r  SSB/clk_cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_275_clk_wiz_0 rise edge)
                                                      3.636     3.636 r  
    E3                                                0.000     3.636 r  clk (IN)
                         net (fo=0)                   0.000     3.636    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     5.048 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.209    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -7.324    -1.114 r  generated_clock/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.639     0.525    generated_clock/inst/clk_275_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     0.616 r  generated_clock/inst/clkout6_buf/O
                         net (fo=1328, routed)        1.605     2.221    SSB/JA_OBUF[1]
    SLICE_X3Y95          FDRE                                         r  SSB/clk_cnt_reg[6]/C
                         clock pessimism              0.480     2.702    
                         clock uncertainty           -0.062     2.639    
    SLICE_X3Y95          FDRE (Setup_fdre_C_D)        0.031     2.670    SSB/clk_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                          2.670    
                         arrival time                          -2.586    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.109ns  (required time - arrival time)
  Source:                 SSB/clk_cnt_reg[29]_bret/C
                            (rising edge-triggered cell FDRE clocked by clk_275_clk_wiz_0  {rise@0.000ns fall@1.818ns period=3.636ns})
  Destination:            SSB/clk_cnt_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_275_clk_wiz_0  {rise@0.000ns fall@1.818ns period=3.636ns})
  Path Group:             clk_275_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.636ns  (clk_275_clk_wiz_0 rise@3.636ns - clk_275_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.392ns  (logic 0.952ns (28.065%)  route 2.440ns (71.935%))
  Logic Levels:           4  (LUT4=1 LUT5=3)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.414ns = ( 2.222 - 3.636 ) 
    Source Clock Delay      (SCD):    -0.830ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.103ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_275_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_275_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout6_buf/O
                         net (fo=1328, routed)        1.710    -0.830    SSB/JA_OBUF[1]
    SLICE_X3Y100         FDRE                                         r  SSB/clk_cnt_reg[29]_bret/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y100         FDRE (Prop_fdre_C_Q)         0.456    -0.374 r  SSB/clk_cnt_reg[29]_bret/Q
                         net (fo=1, routed)           0.789     0.415    SSB/clk_cnt_reg[29]_bret_n_0
    SLICE_X1Y100         LUT5 (Prop_lut5_I0_O)        0.124     0.539 r  SSB/clk_cnt[31]_bret__3_i_4/O
                         net (fo=2, routed)           0.634     1.173    SSB/clk_cnt[29]
    SLICE_X3Y99          LUT4 (Prop_lut4_I0_O)        0.124     1.297 r  SSB/clk_cnt[31]_bret__0_i_3/O
                         net (fo=2, routed)           0.308     1.604    SSB/clk_cnt[31]_bret__0_i_3_n_0
    SLICE_X3Y98          LUT5 (Prop_lut5_I4_O)        0.124     1.728 r  SSB/clk_cnt[31]_bret__0_i_1/O
                         net (fo=33, routed)          0.710     2.438    SSB/clk_cnt[31]_bret__0_i_1_n_0
    SLICE_X0Y98          LUT5 (Prop_lut5_I1_O)        0.124     2.562 r  SSB/clk_cnt[25]_i_1/O
                         net (fo=1, routed)           0.000     2.562    SSB/clk_cnt[25]
    SLICE_X0Y98          FDRE                                         r  SSB/clk_cnt_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_275_clk_wiz_0 rise edge)
                                                      3.636     3.636 r  
    E3                                                0.000     3.636 r  clk (IN)
                         net (fo=0)                   0.000     3.636    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     5.048 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.209    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -7.324    -1.114 r  generated_clock/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.639     0.525    generated_clock/inst/clk_275_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     0.616 r  generated_clock/inst/clkout6_buf/O
                         net (fo=1328, routed)        1.606     2.222    SSB/JA_OBUF[1]
    SLICE_X0Y98          FDRE                                         r  SSB/clk_cnt_reg[25]/C
                         clock pessimism              0.480     2.703    
                         clock uncertainty           -0.062     2.640    
    SLICE_X0Y98          FDRE (Setup_fdre_C_D)        0.031     2.671    SSB/clk_cnt_reg[25]
  -------------------------------------------------------------------
                         required time                          2.671    
                         arrival time                          -2.562    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.115ns  (required time - arrival time)
  Source:                 SSB/clk_cnt_reg[29]_bret/C
                            (rising edge-triggered cell FDRE clocked by clk_275_clk_wiz_0  {rise@0.000ns fall@1.818ns period=3.636ns})
  Destination:            SSB/clk_cnt_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_275_clk_wiz_0  {rise@0.000ns fall@1.818ns period=3.636ns})
  Path Group:             clk_275_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.636ns  (clk_275_clk_wiz_0 rise@3.636ns - clk_275_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.387ns  (logic 0.952ns (28.106%)  route 2.435ns (71.894%))
  Logic Levels:           4  (LUT4=1 LUT5=3)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.414ns = ( 2.222 - 3.636 ) 
    Source Clock Delay      (SCD):    -0.830ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.103ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_275_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_275_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout6_buf/O
                         net (fo=1328, routed)        1.710    -0.830    SSB/JA_OBUF[1]
    SLICE_X3Y100         FDRE                                         r  SSB/clk_cnt_reg[29]_bret/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y100         FDRE (Prop_fdre_C_Q)         0.456    -0.374 r  SSB/clk_cnt_reg[29]_bret/Q
                         net (fo=1, routed)           0.789     0.415    SSB/clk_cnt_reg[29]_bret_n_0
    SLICE_X1Y100         LUT5 (Prop_lut5_I0_O)        0.124     0.539 r  SSB/clk_cnt[31]_bret__3_i_4/O
                         net (fo=2, routed)           0.634     1.173    SSB/clk_cnt[29]
    SLICE_X3Y99          LUT4 (Prop_lut4_I0_O)        0.124     1.297 r  SSB/clk_cnt[31]_bret__0_i_3/O
                         net (fo=2, routed)           0.308     1.604    SSB/clk_cnt[31]_bret__0_i_3_n_0
    SLICE_X3Y98          LUT5 (Prop_lut5_I4_O)        0.124     1.728 r  SSB/clk_cnt[31]_bret__0_i_1/O
                         net (fo=33, routed)          0.705     2.433    SSB/clk_cnt[31]_bret__0_i_1_n_0
    SLICE_X3Y99          LUT5 (Prop_lut5_I1_O)        0.124     2.557 r  SSB/clk_cnt[24]_i_1/O
                         net (fo=1, routed)           0.000     2.557    SSB/clk_cnt[24]
    SLICE_X3Y99          FDRE                                         r  SSB/clk_cnt_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_275_clk_wiz_0 rise edge)
                                                      3.636     3.636 r  
    E3                                                0.000     3.636 r  clk (IN)
                         net (fo=0)                   0.000     3.636    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     5.048 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.209    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -7.324    -1.114 r  generated_clock/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.639     0.525    generated_clock/inst/clk_275_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     0.616 r  generated_clock/inst/clkout6_buf/O
                         net (fo=1328, routed)        1.606     2.222    SSB/JA_OBUF[1]
    SLICE_X3Y99          FDRE                                         r  SSB/clk_cnt_reg[24]/C
                         clock pessimism              0.480     2.703    
                         clock uncertainty           -0.062     2.640    
    SLICE_X3Y99          FDRE (Setup_fdre_C_D)        0.032     2.672    SSB/clk_cnt_reg[24]
  -------------------------------------------------------------------
                         required time                          2.672    
                         arrival time                          -2.557    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.117ns  (required time - arrival time)
  Source:                 SSB/clk_cnt_reg[29]_bret/C
                            (rising edge-triggered cell FDRE clocked by clk_275_clk_wiz_0  {rise@0.000ns fall@1.818ns period=3.636ns})
  Destination:            SSB/clk_cnt_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_275_clk_wiz_0  {rise@0.000ns fall@1.818ns period=3.636ns})
  Path Group:             clk_275_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.636ns  (clk_275_clk_wiz_0 rise@3.636ns - clk_275_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.384ns  (logic 0.952ns (28.131%)  route 2.432ns (71.869%))
  Logic Levels:           4  (LUT4=1 LUT5=3)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.415ns = ( 2.221 - 3.636 ) 
    Source Clock Delay      (SCD):    -0.830ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.103ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_275_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_275_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout6_buf/O
                         net (fo=1328, routed)        1.710    -0.830    SSB/JA_OBUF[1]
    SLICE_X3Y100         FDRE                                         r  SSB/clk_cnt_reg[29]_bret/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y100         FDRE (Prop_fdre_C_Q)         0.456    -0.374 r  SSB/clk_cnt_reg[29]_bret/Q
                         net (fo=1, routed)           0.789     0.415    SSB/clk_cnt_reg[29]_bret_n_0
    SLICE_X1Y100         LUT5 (Prop_lut5_I0_O)        0.124     0.539 r  SSB/clk_cnt[31]_bret__3_i_4/O
                         net (fo=2, routed)           0.634     1.173    SSB/clk_cnt[29]
    SLICE_X3Y99          LUT4 (Prop_lut4_I0_O)        0.124     1.297 r  SSB/clk_cnt[31]_bret__0_i_3/O
                         net (fo=2, routed)           0.308     1.604    SSB/clk_cnt[31]_bret__0_i_3_n_0
    SLICE_X3Y98          LUT5 (Prop_lut5_I4_O)        0.124     1.728 r  SSB/clk_cnt[31]_bret__0_i_1/O
                         net (fo=33, routed)          0.702     2.430    SSB/clk_cnt[31]_bret__0_i_1_n_0
    SLICE_X0Y96          LUT5 (Prop_lut5_I1_O)        0.124     2.554 r  SSB/clk_cnt[20]_i_1/O
                         net (fo=1, routed)           0.000     2.554    SSB/clk_cnt[20]
    SLICE_X0Y96          FDRE                                         r  SSB/clk_cnt_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_275_clk_wiz_0 rise edge)
                                                      3.636     3.636 r  
    E3                                                0.000     3.636 r  clk (IN)
                         net (fo=0)                   0.000     3.636    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     5.048 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.209    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -7.324    -1.114 r  generated_clock/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.639     0.525    generated_clock/inst/clk_275_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     0.616 r  generated_clock/inst/clkout6_buf/O
                         net (fo=1328, routed)        1.605     2.221    SSB/JA_OBUF[1]
    SLICE_X0Y96          FDRE                                         r  SSB/clk_cnt_reg[20]/C
                         clock pessimism              0.480     2.702    
                         clock uncertainty           -0.062     2.639    
    SLICE_X0Y96          FDRE (Setup_fdre_C_D)        0.032     2.671    SSB/clk_cnt_reg[20]
  -------------------------------------------------------------------
                         required time                          2.671    
                         arrival time                          -2.554    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.139ns  (required time - arrival time)
  Source:                 SSB/clk_cnt_reg[29]_bret/C
                            (rising edge-triggered cell FDRE clocked by clk_275_clk_wiz_0  {rise@0.000ns fall@1.818ns period=3.636ns})
  Destination:            SSB/clk_cnt_reg[31]_bret__0/D
                            (rising edge-triggered cell FDRE clocked by clk_275_clk_wiz_0  {rise@0.000ns fall@1.818ns period=3.636ns})
  Path Group:             clk_275_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.636ns  (clk_275_clk_wiz_0 rise@3.636ns - clk_275_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.348ns  (logic 0.828ns (24.731%)  route 2.520ns (75.269%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.431ns = ( 2.205 - 3.636 ) 
    Source Clock Delay      (SCD):    -0.830ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.103ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_275_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_275_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout6_buf/O
                         net (fo=1328, routed)        1.710    -0.830    SSB/JA_OBUF[1]
    SLICE_X3Y100         FDRE                                         r  SSB/clk_cnt_reg[29]_bret/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y100         FDRE (Prop_fdre_C_Q)         0.456    -0.374 r  SSB/clk_cnt_reg[29]_bret/Q
                         net (fo=1, routed)           0.789     0.415    SSB/clk_cnt_reg[29]_bret_n_0
    SLICE_X1Y100         LUT5 (Prop_lut5_I0_O)        0.124     0.539 r  SSB/clk_cnt[31]_bret__3_i_4/O
                         net (fo=2, routed)           0.634     1.173    SSB/clk_cnt[29]
    SLICE_X3Y99          LUT4 (Prop_lut4_I0_O)        0.124     1.297 r  SSB/clk_cnt[31]_bret__0_i_3/O
                         net (fo=2, routed)           0.308     1.604    SSB/clk_cnt[31]_bret__0_i_3_n_0
    SLICE_X3Y98          LUT5 (Prop_lut5_I4_O)        0.124     1.728 r  SSB/clk_cnt[31]_bret__0_i_1/O
                         net (fo=33, routed)          0.790     2.518    SSB/clk_cnt[31]_bret__0_i_1_n_0
    SLICE_X0Y100         FDRE                                         r  SSB/clk_cnt_reg[31]_bret__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_275_clk_wiz_0 rise edge)
                                                      3.636     3.636 r  
    E3                                                0.000     3.636 r  clk (IN)
                         net (fo=0)                   0.000     3.636    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     5.048 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.209    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -7.324    -1.114 r  generated_clock/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.639     0.525    generated_clock/inst/clk_275_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     0.616 r  generated_clock/inst/clkout6_buf/O
                         net (fo=1328, routed)        1.590     2.205    SSB/JA_OBUF[1]
    SLICE_X0Y100         FDRE                                         r  SSB/clk_cnt_reg[31]_bret__0/C
                         clock pessimism              0.576     2.781    
                         clock uncertainty           -0.062     2.719    
    SLICE_X0Y100         FDRE (Setup_fdre_C_D)       -0.062     2.657    SSB/clk_cnt_reg[31]_bret__0
  -------------------------------------------------------------------
                         required time                          2.657    
                         arrival time                          -2.518    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.155ns  (required time - arrival time)
  Source:                 SSB/clk_cnt_reg[29]_bret/C
                            (rising edge-triggered cell FDRE clocked by clk_275_clk_wiz_0  {rise@0.000ns fall@1.818ns period=3.636ns})
  Destination:            SSB/clk_cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_275_clk_wiz_0  {rise@0.000ns fall@1.818ns period=3.636ns})
  Path Group:             clk_275_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.636ns  (clk_275_clk_wiz_0 rise@3.636ns - clk_275_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.346ns  (logic 0.952ns (28.456%)  route 2.394ns (71.544%))
  Logic Levels:           4  (LUT4=1 LUT5=3)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.415ns = ( 2.221 - 3.636 ) 
    Source Clock Delay      (SCD):    -0.830ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.103ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_275_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_275_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout6_buf/O
                         net (fo=1328, routed)        1.710    -0.830    SSB/JA_OBUF[1]
    SLICE_X3Y100         FDRE                                         r  SSB/clk_cnt_reg[29]_bret/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y100         FDRE (Prop_fdre_C_Q)         0.456    -0.374 r  SSB/clk_cnt_reg[29]_bret/Q
                         net (fo=1, routed)           0.789     0.415    SSB/clk_cnt_reg[29]_bret_n_0
    SLICE_X1Y100         LUT5 (Prop_lut5_I0_O)        0.124     0.539 r  SSB/clk_cnt[31]_bret__3_i_4/O
                         net (fo=2, routed)           0.634     1.173    SSB/clk_cnt[29]
    SLICE_X3Y99          LUT4 (Prop_lut4_I0_O)        0.124     1.297 r  SSB/clk_cnt[31]_bret__0_i_3/O
                         net (fo=2, routed)           0.308     1.604    SSB/clk_cnt[31]_bret__0_i_3_n_0
    SLICE_X3Y98          LUT5 (Prop_lut5_I4_O)        0.124     1.728 r  SSB/clk_cnt[31]_bret__0_i_1/O
                         net (fo=33, routed)          0.663     2.391    SSB/clk_cnt[31]_bret__0_i_1_n_0
    SLICE_X3Y96          LUT5 (Prop_lut5_I1_O)        0.124     2.515 r  SSB/clk_cnt[2]_i_1/O
                         net (fo=1, routed)           0.000     2.515    SSB/clk_cnt[2]
    SLICE_X3Y96          FDRE                                         r  SSB/clk_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_275_clk_wiz_0 rise edge)
                                                      3.636     3.636 r  
    E3                                                0.000     3.636 r  clk (IN)
                         net (fo=0)                   0.000     3.636    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     5.048 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.209    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -7.324    -1.114 r  generated_clock/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.639     0.525    generated_clock/inst/clk_275_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     0.616 r  generated_clock/inst/clkout6_buf/O
                         net (fo=1328, routed)        1.605     2.221    SSB/JA_OBUF[1]
    SLICE_X3Y96          FDRE                                         r  SSB/clk_cnt_reg[2]/C
                         clock pessimism              0.480     2.702    
                         clock uncertainty           -0.062     2.639    
    SLICE_X3Y96          FDRE (Setup_fdre_C_D)        0.031     2.670    SSB/clk_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          2.670    
                         arrival time                          -2.515    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.194ns  (required time - arrival time)
  Source:                 SSB/clk_cnt_reg[29]_bret/C
                            (rising edge-triggered cell FDRE clocked by clk_275_clk_wiz_0  {rise@0.000ns fall@1.818ns period=3.636ns})
  Destination:            SSB/clk_cnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_275_clk_wiz_0  {rise@0.000ns fall@1.818ns period=3.636ns})
  Path Group:             clk_275_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.636ns  (clk_275_clk_wiz_0 rise@3.636ns - clk_275_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.306ns  (logic 0.952ns (28.794%)  route 2.354ns (71.206%))
  Logic Levels:           4  (LUT4=1 LUT5=3)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns = ( 2.220 - 3.636 ) 
    Source Clock Delay      (SCD):    -0.830ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.103ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_275_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_275_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout6_buf/O
                         net (fo=1328, routed)        1.710    -0.830    SSB/JA_OBUF[1]
    SLICE_X3Y100         FDRE                                         r  SSB/clk_cnt_reg[29]_bret/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y100         FDRE (Prop_fdre_C_Q)         0.456    -0.374 r  SSB/clk_cnt_reg[29]_bret/Q
                         net (fo=1, routed)           0.789     0.415    SSB/clk_cnt_reg[29]_bret_n_0
    SLICE_X1Y100         LUT5 (Prop_lut5_I0_O)        0.124     0.539 r  SSB/clk_cnt[31]_bret__3_i_4/O
                         net (fo=2, routed)           0.634     1.173    SSB/clk_cnt[29]
    SLICE_X3Y99          LUT4 (Prop_lut4_I0_O)        0.124     1.297 r  SSB/clk_cnt[31]_bret__0_i_3/O
                         net (fo=2, routed)           0.308     1.604    SSB/clk_cnt[31]_bret__0_i_3_n_0
    SLICE_X3Y98          LUT5 (Prop_lut5_I4_O)        0.124     1.728 r  SSB/clk_cnt[31]_bret__0_i_1/O
                         net (fo=33, routed)          0.624     2.352    SSB/clk_cnt[31]_bret__0_i_1_n_0
    SLICE_X4Y97          LUT5 (Prop_lut5_I1_O)        0.124     2.476 r  SSB/clk_cnt[3]_i_1/O
                         net (fo=1, routed)           0.000     2.476    SSB/clk_cnt[3]
    SLICE_X4Y97          FDRE                                         r  SSB/clk_cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_275_clk_wiz_0 rise edge)
                                                      3.636     3.636 r  
    E3                                                0.000     3.636 r  clk (IN)
                         net (fo=0)                   0.000     3.636    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     5.048 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.209    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -7.324    -1.114 r  generated_clock/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.639     0.525    generated_clock/inst/clk_275_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     0.616 r  generated_clock/inst/clkout6_buf/O
                         net (fo=1328, routed)        1.604     2.220    SSB/JA_OBUF[1]
    SLICE_X4Y97          FDRE                                         r  SSB/clk_cnt_reg[3]/C
                         clock pessimism              0.480     2.701    
                         clock uncertainty           -0.062     2.638    
    SLICE_X4Y97          FDRE (Setup_fdre_C_D)        0.032     2.670    SSB/clk_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          2.670    
                         arrival time                          -2.476    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.199ns  (required time - arrival time)
  Source:                 position_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_275_clk_wiz_0  {rise@0.000ns fall@1.818ns period=3.636ns})
  Destination:            inputs_reg[6][2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_275_clk_wiz_0  {rise@0.000ns fall@1.818ns period=3.636ns})
  Path Group:             clk_275_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.636ns  (clk_275_clk_wiz_0 rise@3.636ns - clk_275_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.046ns  (logic 0.580ns (19.044%)  route 2.466ns (80.956%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 2.128 - 3.636 ) 
    Source Clock Delay      (SCD):    -0.825ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.103ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_275_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_275_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout6_buf/O
                         net (fo=1328, routed)        1.715    -0.825    JA_OBUF[4]
    SLICE_X7Y82          FDRE                                         r  position_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y82          FDRE (Prop_fdre_C_Q)         0.456    -0.369 r  position_reg[1]/Q
                         net (fo=81, routed)          1.505     1.136    position[1]
    SLICE_X13Y84         LUT4 (Prop_lut4_I2_O)        0.124     1.260 r  inputs[6][15]_i_1/O
                         net (fo=16, routed)          0.961     2.221    inputs[6][15]_i_1_n_0
    SLICE_X11Y73         FDRE                                         r  inputs_reg[6][2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_275_clk_wiz_0 rise edge)
                                                      3.636     3.636 r  
    E3                                                0.000     3.636 r  clk (IN)
                         net (fo=0)                   0.000     3.636    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     5.048 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.209    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -7.324    -1.114 r  generated_clock/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.639     0.525    generated_clock/inst/clk_275_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     0.616 r  generated_clock/inst/clkout6_buf/O
                         net (fo=1328, routed)        1.512     2.128    JA_OBUF[4]
    SLICE_X11Y73         FDRE                                         r  inputs_reg[6][2]/C
                         clock pessimism              0.559     2.688    
                         clock uncertainty           -0.062     2.625    
    SLICE_X11Y73         FDRE (Setup_fdre_C_CE)      -0.205     2.420    inputs_reg[6][2]
  -------------------------------------------------------------------
                         required time                          2.420    
                         arrival time                          -2.221    
  -------------------------------------------------------------------
                         slack                                  0.199    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 SSB/clk_cnt_reg[28]_bret__2/C
                            (rising edge-triggered cell FDRE clocked by clk_275_clk_wiz_0  {rise@0.000ns fall@1.818ns period=3.636ns})
  Destination:            SSB/clk_cnt_reg[29]_bret__3/D
                            (rising edge-triggered cell FDRE clocked by clk_275_clk_wiz_0  {rise@0.000ns fall@1.818ns period=3.636ns})
  Path Group:             clk_275_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_275_clk_wiz_0 rise@0.000ns - clk_275_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.467ns  (logic 0.355ns (76.067%)  route 0.112ns (23.933%))
  Logic Levels:           3  (CARRY4=2 LUT5=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_275_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_275_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout6_buf/O
                         net (fo=1328, routed)        0.605    -0.559    SSB/JA_OBUF[1]
    SLICE_X0Y99          FDRE                                         r  SSB/clk_cnt_reg[28]_bret__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y99          FDRE (Prop_fdre_C_Q)         0.141    -0.418 r  SSB/clk_cnt_reg[28]_bret__2/Q
                         net (fo=1, routed)           0.111    -0.307    SSB/clk_cnt_reg[28]_bret__2_n_0
    SLICE_X1Y99          LUT5 (Prop_lut5_I3_O)        0.045    -0.262 r  SSB/clk_cnt[28]_bret__3_i_2/O
                         net (fo=2, routed)           0.000    -0.262    SSB/clk_cnt[28]
    SLICE_X1Y99          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115    -0.147 r  SSB/clk_cnt_reg[28]_bret__3_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.147    SSB/clk_cnt_reg[28]_bret__3_i_1_n_0
    SLICE_X1Y100         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054    -0.093 r  SSB/clk_cnt_reg[31]_bret__3_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.093    SSB/clk_cnt_reg[31]_bret__3_i_1_n_7
    SLICE_X1Y100         FDRE                                         r  SSB/clk_cnt_reg[29]_bret__3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_275_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_275_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout6_buf/O
                         net (fo=1328, routed)        0.872    -0.801    SSB/JA_OBUF[1]
    SLICE_X1Y100         FDRE                                         r  SSB/clk_cnt_reg[29]_bret__3/C
                         clock pessimism              0.509    -0.292    
    SLICE_X1Y100         FDRE (Hold_fdre_C_D)         0.105    -0.187    SSB/clk_cnt_reg[29]_bret__3
  -------------------------------------------------------------------
                         required time                          0.187    
                         arrival time                          -0.093    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 SSB/clk_cnt_reg[28]_bret__2/C
                            (rising edge-triggered cell FDRE clocked by clk_275_clk_wiz_0  {rise@0.000ns fall@1.818ns period=3.636ns})
  Destination:            SSB/clk_cnt_reg[31]_bret__3/D
                            (rising edge-triggered cell FDRE clocked by clk_275_clk_wiz_0  {rise@0.000ns fall@1.818ns period=3.636ns})
  Path Group:             clk_275_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_275_clk_wiz_0 rise@0.000ns - clk_275_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.478ns  (logic 0.366ns (76.618%)  route 0.112ns (23.382%))
  Logic Levels:           3  (CARRY4=2 LUT5=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_275_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_275_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout6_buf/O
                         net (fo=1328, routed)        0.605    -0.559    SSB/JA_OBUF[1]
    SLICE_X0Y99          FDRE                                         r  SSB/clk_cnt_reg[28]_bret__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y99          FDRE (Prop_fdre_C_Q)         0.141    -0.418 r  SSB/clk_cnt_reg[28]_bret__2/Q
                         net (fo=1, routed)           0.111    -0.307    SSB/clk_cnt_reg[28]_bret__2_n_0
    SLICE_X1Y99          LUT5 (Prop_lut5_I3_O)        0.045    -0.262 r  SSB/clk_cnt[28]_bret__3_i_2/O
                         net (fo=2, routed)           0.000    -0.262    SSB/clk_cnt[28]
    SLICE_X1Y99          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115    -0.147 r  SSB/clk_cnt_reg[28]_bret__3_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.147    SSB/clk_cnt_reg[28]_bret__3_i_1_n_0
    SLICE_X1Y100         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065    -0.082 r  SSB/clk_cnt_reg[31]_bret__3_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.082    SSB/clk_cnt_reg[31]_bret__3_i_1_n_5
    SLICE_X1Y100         FDRE                                         r  SSB/clk_cnt_reg[31]_bret__3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_275_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_275_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout6_buf/O
                         net (fo=1328, routed)        0.872    -0.801    SSB/JA_OBUF[1]
    SLICE_X1Y100         FDRE                                         r  SSB/clk_cnt_reg[31]_bret__3/C
                         clock pessimism              0.509    -0.292    
    SLICE_X1Y100         FDRE (Hold_fdre_C_D)         0.105    -0.187    SSB/clk_cnt_reg[31]_bret__3
  -------------------------------------------------------------------
                         required time                          0.187    
                         arrival time                          -0.082    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 position_tmp_reg[8][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_275_clk_wiz_0  {rise@0.000ns fall@1.818ns period=3.636ns})
  Destination:            position_tmp_transpose_reg[3][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_275_clk_wiz_0  {rise@0.000ns fall@1.818ns period=3.636ns})
  Path Group:             clk_275_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_275_clk_wiz_0 rise@0.000ns - clk_275_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_275_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_275_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout6_buf/O
                         net (fo=1328, routed)        0.574    -0.590    JA_OBUF[4]
    SLICE_X9Y92          FDRE                                         r  position_tmp_reg[8][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y92          FDRE (Prop_fdre_C_Q)         0.141    -0.449 r  position_tmp_reg[8][3]/Q
                         net (fo=1, routed)           0.056    -0.393    position_tmp_reg[8][3]
    SLICE_X9Y92          FDRE                                         r  position_tmp_transpose_reg[3][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_275_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_275_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout6_buf/O
                         net (fo=1328, routed)        0.845    -0.828    JA_OBUF[4]
    SLICE_X9Y92          FDRE                                         r  position_tmp_transpose_reg[3][8]/C
                         clock pessimism              0.238    -0.590    
    SLICE_X9Y92          FDRE (Hold_fdre_C_D)         0.078    -0.512    position_tmp_transpose_reg[3][8]
  -------------------------------------------------------------------
                         required time                          0.512    
                         arrival time                          -0.393    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 position_tmp_reg[10][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_275_clk_wiz_0  {rise@0.000ns fall@1.818ns period=3.636ns})
  Destination:            position_tmp_transpose_reg[3][10]/D
                            (rising edge-triggered cell FDRE clocked by clk_275_clk_wiz_0  {rise@0.000ns fall@1.818ns period=3.636ns})
  Path Group:             clk_275_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_275_clk_wiz_0 rise@0.000ns - clk_275_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_275_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_275_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout6_buf/O
                         net (fo=1328, routed)        0.574    -0.590    JA_OBUF[4]
    SLICE_X9Y92          FDRE                                         r  position_tmp_reg[10][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y92          FDRE (Prop_fdre_C_Q)         0.141    -0.449 r  position_tmp_reg[10][3]/Q
                         net (fo=1, routed)           0.056    -0.393    position_tmp_reg[10][3]
    SLICE_X9Y92          FDRE                                         r  position_tmp_transpose_reg[3][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_275_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_275_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout6_buf/O
                         net (fo=1328, routed)        0.845    -0.828    JA_OBUF[4]
    SLICE_X9Y92          FDRE                                         r  position_tmp_transpose_reg[3][10]/C
                         clock pessimism              0.238    -0.590    
    SLICE_X9Y92          FDRE (Hold_fdre_C_D)         0.076    -0.514    position_tmp_transpose_reg[3][10]
  -------------------------------------------------------------------
                         required time                          0.514    
                         arrival time                          -0.393    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 SSB/clk_cnt_reg[30]_bret__0/C
                            (rising edge-triggered cell FDRE clocked by clk_275_clk_wiz_0  {rise@0.000ns fall@1.818ns period=3.636ns})
  Destination:            SSB/clk_cnt_reg[30]_bret__3/D
                            (rising edge-triggered cell FDRE clocked by clk_275_clk_wiz_0  {rise@0.000ns fall@1.818ns period=3.636ns})
  Path Group:             clk_275_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_275_clk_wiz_0 rise@0.000ns - clk_275_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.494ns  (logic 0.251ns (50.837%)  route 0.243ns (49.163%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_275_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_275_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout6_buf/O
                         net (fo=1328, routed)        0.605    -0.559    SSB/JA_OBUF[1]
    SLICE_X3Y98          FDRE                                         r  SSB/clk_cnt_reg[30]_bret__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y98          FDRE (Prop_fdre_C_Q)         0.141    -0.418 r  SSB/clk_cnt_reg[30]_bret__0/Q
                         net (fo=1, routed)           0.243    -0.176    SSB/clk_cnt_reg[30]_bret__0_n_0
    SLICE_X1Y100         LUT5 (Prop_lut5_I1_O)        0.045    -0.131 r  SSB/clk_cnt[31]_bret__3_i_3/O
                         net (fo=2, routed)           0.000    -0.131    SSB/clk_cnt[30]
    SLICE_X1Y100         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065    -0.066 r  SSB/clk_cnt_reg[31]_bret__3_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.066    SSB/clk_cnt_reg[31]_bret__3_i_1_n_6
    SLICE_X1Y100         FDRE                                         r  SSB/clk_cnt_reg[30]_bret__3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_275_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_275_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout6_buf/O
                         net (fo=1328, routed)        0.872    -0.801    SSB/JA_OBUF[1]
    SLICE_X1Y100         FDRE                                         r  SSB/clk_cnt_reg[30]_bret__3/C
                         clock pessimism              0.509    -0.292    
    SLICE_X1Y100         FDRE (Hold_fdre_C_D)         0.105    -0.187    SSB/clk_cnt_reg[30]_bret__3
  -------------------------------------------------------------------
                         required time                          0.187    
                         arrival time                          -0.066    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 DB/shift_swtch0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_275_clk_wiz_0  {rise@0.000ns fall@1.818ns period=3.636ns})
  Destination:            DB/swtch_db_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_275_clk_wiz_0  {rise@0.000ns fall@1.818ns period=3.636ns})
  Path Group:             clk_275_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_275_clk_wiz_0 rise@0.000ns - clk_275_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.186ns (64.769%)  route 0.101ns (35.231%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_275_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_275_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout6_buf/O
                         net (fo=1328, routed)        0.599    -0.565    DB/clk_275
    SLICE_X1Y101         FDRE                                         r  DB/shift_swtch0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y101         FDRE (Prop_fdre_C_Q)         0.141    -0.424 r  DB/shift_swtch0_reg[3]/Q
                         net (fo=1, routed)           0.101    -0.323    DB/shift_swtch0[3]
    SLICE_X2Y101         LUT5 (Prop_lut5_I0_O)        0.045    -0.278 r  DB/swtch_db[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.278    DB/swtch_db[0]_i_1_n_0
    SLICE_X2Y101         FDRE                                         r  DB/swtch_db_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_275_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_275_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout6_buf/O
                         net (fo=1328, routed)        0.872    -0.801    DB/clk_275
    SLICE_X2Y101         FDRE                                         r  DB/swtch_db_reg[0]/C
                         clock pessimism              0.252    -0.549    
    SLICE_X2Y101         FDRE (Hold_fdre_C_D)         0.120    -0.429    DB/swtch_db_reg[0]
  -------------------------------------------------------------------
                         required time                          0.429    
                         arrival time                          -0.278    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 DB/shift_pb1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_275_clk_wiz_0  {rise@0.000ns fall@1.818ns period=3.636ns})
  Destination:            DB/pbtn_db_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_275_clk_wiz_0  {rise@0.000ns fall@1.818ns period=3.636ns})
  Path Group:             clk_275_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_275_clk_wiz_0 rise@0.000ns - clk_275_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.186ns (64.769%)  route 0.101ns (35.231%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_275_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_275_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout6_buf/O
                         net (fo=1328, routed)        0.604    -0.560    DB/clk_275
    SLICE_X1Y93          FDRE                                         r  DB/shift_pb1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y93          FDRE (Prop_fdre_C_Q)         0.141    -0.419 r  DB/shift_pb1_reg[3]/Q
                         net (fo=1, routed)           0.101    -0.318    DB/shift_pb1[3]
    SLICE_X2Y93          LUT5 (Prop_lut5_I0_O)        0.045    -0.273 r  DB/pbtn_db[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.273    DB/pbtn_db[1]_i_1_n_0
    SLICE_X2Y93          FDRE                                         r  DB/pbtn_db_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_275_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_275_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout6_buf/O
                         net (fo=1328, routed)        0.877    -0.796    DB/clk_275
    SLICE_X2Y93          FDRE                                         r  DB/pbtn_db_reg[1]/C
                         clock pessimism              0.252    -0.544    
    SLICE_X2Y93          FDRE (Hold_fdre_C_D)         0.120    -0.424    DB/pbtn_db_reg[1]
  -------------------------------------------------------------------
                         required time                          0.424    
                         arrival time                          -0.273    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 CTL/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_275_clk_wiz_0  {rise@0.000ns fall@1.818ns period=3.636ns})
  Destination:            CTL/state_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_275_clk_wiz_0  {rise@0.000ns fall@1.818ns period=3.636ns})
  Path Group:             clk_275_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_275_clk_wiz_0 rise@0.000ns - clk_275_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.186ns (64.755%)  route 0.101ns (35.245%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_275_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_275_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout6_buf/O
                         net (fo=1328, routed)        0.575    -0.589    CTL/JA_OBUF[0]
    SLICE_X9Y94          FDRE                                         r  CTL/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y94          FDRE (Prop_fdre_C_Q)         0.141    -0.448 r  CTL/state_reg[1]/Q
                         net (fo=3, routed)           0.101    -0.347    CTL/sel[1]
    SLICE_X8Y94          LUT5 (Prop_lut5_I3_O)        0.045    -0.302 r  CTL/control_unit_LUT5_8/O
                         net (fo=1, routed)           0.000    -0.302    CTL/p_1_in[3]
    SLICE_X8Y94          FDRE                                         r  CTL/state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_275_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_275_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout6_buf/O
                         net (fo=1328, routed)        0.846    -0.827    CTL/JA_OBUF[0]
    SLICE_X8Y94          FDRE                                         r  CTL/state_reg[3]/C
                         clock pessimism              0.251    -0.576    
    SLICE_X8Y94          FDRE (Hold_fdre_C_D)         0.121    -0.455    CTL/state_reg[3]
  -------------------------------------------------------------------
                         required time                          0.455    
                         arrival time                          -0.302    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 DB/shift_swtch11_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_275_clk_wiz_0  {rise@0.000ns fall@1.818ns period=3.636ns})
  Destination:            DB/swtch_db_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_275_clk_wiz_0  {rise@0.000ns fall@1.818ns period=3.636ns})
  Path Group:             clk_275_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_275_clk_wiz_0 rise@0.000ns - clk_275_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.209ns (80.663%)  route 0.050ns (19.337%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_275_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_275_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout6_buf/O
                         net (fo=1328, routed)        0.591    -0.573    DB/clk_275
    SLICE_X2Y74          FDRE                                         r  DB/shift_swtch11_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y74          FDRE (Prop_fdre_C_Q)         0.164    -0.409 r  DB/shift_swtch11_reg[3]/Q
                         net (fo=1, routed)           0.050    -0.359    DB/shift_swtch11[3]
    SLICE_X3Y74          LUT5 (Prop_lut5_I0_O)        0.045    -0.314 r  DB/swtch_db[11]_i_1/O
                         net (fo=1, routed)           0.000    -0.314    DB/swtch_db[11]_i_1_n_0
    SLICE_X3Y74          FDRE                                         r  DB/swtch_db_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_275_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_275_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout6_buf/O
                         net (fo=1328, routed)        0.861    -0.812    DB/clk_275
    SLICE_X3Y74          FDRE                                         r  DB/swtch_db_reg[11]/C
                         clock pessimism              0.252    -0.560    
    SLICE_X3Y74          FDRE (Hold_fdre_C_D)         0.092    -0.468    DB/swtch_db_reg[11]
  -------------------------------------------------------------------
                         required time                          0.468    
                         arrival time                          -0.314    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 position_tmp_reg[3][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_275_clk_wiz_0  {rise@0.000ns fall@1.818ns period=3.636ns})
  Destination:            position_tmp_transpose_reg[1][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_275_clk_wiz_0  {rise@0.000ns fall@1.818ns period=3.636ns})
  Path Group:             clk_275_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_275_clk_wiz_0 rise@0.000ns - clk_275_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_275_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_275_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout6_buf/O
                         net (fo=1328, routed)        0.575    -0.589    JA_OBUF[4]
    SLICE_X10Y93         FDRE                                         r  position_tmp_reg[3][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y93         FDRE (Prop_fdre_C_Q)         0.164    -0.425 r  position_tmp_reg[3][1]/Q
                         net (fo=1, routed)           0.056    -0.369    position_tmp_reg[3][1]
    SLICE_X10Y93         FDRE                                         r  position_tmp_transpose_reg[1][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_275_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_275_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout6_buf/O
                         net (fo=1328, routed)        0.846    -0.827    JA_OBUF[4]
    SLICE_X10Y93         FDRE                                         r  position_tmp_transpose_reg[1][3]/C
                         clock pessimism              0.238    -0.589    
    SLICE_X10Y93         FDRE (Hold_fdre_C_D)         0.064    -0.525    position_tmp_transpose_reg[1][3]
  -------------------------------------------------------------------
                         required time                          0.525    
                         arrival time                          -0.369    
  -------------------------------------------------------------------
                         slack                                  0.156    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_275_clk_wiz_0
Waveform(ns):       { 0.000 1.818 }
Period(ns):         3.636
Sources:            { generated_clock/inst/mmcm_adv_inst/CLKOUT5 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         3.636       1.481      BUFGCTRL_X0Y16   generated_clock/inst/clkout6_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT5  n/a            1.249         3.636       2.387      MMCME2_ADV_X1Y2  generated_clock/inst/mmcm_adv_inst/CLKOUT5
Min Period        n/a     FDRE/C              n/a            1.000         3.636       2.636      SLICE_X1Y80      DB/is_top_cnt_reached_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         3.636       2.636      SLICE_X11Y92     DB/pbtn_db_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         3.636       2.636      SLICE_X2Y93      DB/pbtn_db_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         3.636       2.636      SLICE_X1Y92      DB/pbtn_db_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         3.636       2.636      SLICE_X1Y92      DB/pbtn_db_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         3.636       2.636      SLICE_X1Y92      DB/pbtn_db_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         3.636       2.636      SLICE_X11Y92     DB/pbtn_db_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         3.636       2.636      SLICE_X1Y94      DB/shift_pb0_reg[0]/C
Max Period        n/a     MMCME2_ADV/CLKOUT5  n/a            213.360       3.636       209.724    MMCME2_ADV_X1Y2  generated_clock/inst/mmcm_adv_inst/CLKOUT5
Low Pulse Width   Fast    FDRE/C              n/a            0.500         1.818       1.318      SLICE_X1Y80      DB/is_top_cnt_reached_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         1.818       1.318      SLICE_X2Y93      DB/pbtn_db_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         1.818       1.318      SLICE_X1Y92      DB/pbtn_db_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         1.818       1.318      SLICE_X1Y92      DB/pbtn_db_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         1.818       1.318      SLICE_X1Y92      DB/pbtn_db_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         1.818       1.318      SLICE_X1Y94      DB/shift_pb0_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         1.818       1.318      SLICE_X7Y82      OUTMUX/bcd_converter_in_delay_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         1.818       1.318      SLICE_X5Y78      OUTMUX/bcd_converter_in_delay_reg[6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         1.818       1.318      SLICE_X7Y82      OUTMUX/bcd_converter_in_delay_reg[7]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         1.818       1.318      SLICE_X2Y91      OUTMUX/operands_dly_reg[11][0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         1.818       1.318      SLICE_X1Y80      DB/is_top_cnt_reached_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         1.818       1.318      SLICE_X11Y92     DB/pbtn_db_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         1.818       1.318      SLICE_X11Y92     DB/pbtn_db_reg[5]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         1.818       1.318      SLICE_X10Y90     OUTMUX/BINBCD/bin_reg_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         1.818       1.318      SLICE_X10Y90     OUTMUX/BINBCD/bin_reg_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         1.818       1.318      SLICE_X10Y90     OUTMUX/BINBCD/bin_reg_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         1.818       1.318      SLICE_X10Y90     OUTMUX/BINBCD/bin_reg_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         1.818       1.318      SLICE_X11Y88     OUTMUX/bcd_converter_in_delay_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         1.818       1.318      SLICE_X9Y86      OUTMUX/bcd_converter_in_delay_reg[8]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         1.818       1.318      SLICE_X11Y88     OUTMUX/bcd_converter_in_delay_reg[9]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { generated_clock/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17   generated_clock/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  generated_clock/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  generated_clock/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  generated_clock/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  generated_clock/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  generated_clock/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  generated_clock/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  generated_clock/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  generated_clock/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  generated_clock/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  generated_clock/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_275_clk_wiz_0_1
  To Clock:  clk_275_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        0.068ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.095ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.318ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.068ns  (required time - arrival time)
  Source:                 SSB/clk_cnt_reg[29]_bret/C
                            (rising edge-triggered cell FDRE clocked by clk_275_clk_wiz_0_1  {rise@0.000ns fall@1.818ns period=3.636ns})
  Destination:            SSB/clk_cnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_275_clk_wiz_0_1  {rise@0.000ns fall@1.818ns period=3.636ns})
  Path Group:             clk_275_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.636ns  (clk_275_clk_wiz_0_1 rise@3.636ns - clk_275_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.433ns  (logic 0.952ns (27.731%)  route 2.481ns (72.269%))
  Logic Levels:           4  (LUT4=1 LUT5=3)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.415ns = ( 2.221 - 3.636 ) 
    Source Clock Delay      (SCD):    -0.830ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_275_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_275_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout6_buf/O
                         net (fo=1328, routed)        1.710    -0.830    SSB/JA_OBUF[1]
    SLICE_X3Y100         FDRE                                         r  SSB/clk_cnt_reg[29]_bret/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y100         FDRE (Prop_fdre_C_Q)         0.456    -0.374 r  SSB/clk_cnt_reg[29]_bret/Q
                         net (fo=1, routed)           0.789     0.415    SSB/clk_cnt_reg[29]_bret_n_0
    SLICE_X1Y100         LUT5 (Prop_lut5_I0_O)        0.124     0.539 r  SSB/clk_cnt[31]_bret__3_i_4/O
                         net (fo=2, routed)           0.634     1.173    SSB/clk_cnt[29]
    SLICE_X3Y99          LUT4 (Prop_lut4_I0_O)        0.124     1.297 r  SSB/clk_cnt[31]_bret__0_i_3/O
                         net (fo=2, routed)           0.308     1.604    SSB/clk_cnt[31]_bret__0_i_3_n_0
    SLICE_X3Y98          LUT5 (Prop_lut5_I4_O)        0.124     1.728 r  SSB/clk_cnt[31]_bret__0_i_1/O
                         net (fo=33, routed)          0.751     2.479    SSB/clk_cnt[31]_bret__0_i_1_n_0
    SLICE_X0Y95          LUT5 (Prop_lut5_I1_O)        0.124     2.603 r  SSB/clk_cnt[4]_i_1/O
                         net (fo=1, routed)           0.000     2.603    SSB/clk_cnt[4]
    SLICE_X0Y95          FDRE                                         r  SSB/clk_cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_275_clk_wiz_0_1 rise edge)
                                                      3.636     3.636 r  
    E3                                                0.000     3.636 r  clk (IN)
                         net (fo=0)                   0.000     3.636    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     5.048 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.209    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -7.324    -1.114 r  generated_clock/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.639     0.525    generated_clock/inst/clk_275_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     0.616 r  generated_clock/inst/clkout6_buf/O
                         net (fo=1328, routed)        1.605     2.221    SSB/JA_OBUF[1]
    SLICE_X0Y95          FDRE                                         r  SSB/clk_cnt_reg[4]/C
                         clock pessimism              0.480     2.702    
                         clock uncertainty           -0.062     2.640    
    SLICE_X0Y95          FDRE (Setup_fdre_C_D)        0.031     2.671    SSB/clk_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                          2.671    
                         arrival time                          -2.603    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.081ns  (required time - arrival time)
  Source:                 SSB/clk_cnt_reg[29]_bret/C
                            (rising edge-triggered cell FDRE clocked by clk_275_clk_wiz_0_1  {rise@0.000ns fall@1.818ns period=3.636ns})
  Destination:            SSB/clk_cnt_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_275_clk_wiz_0_1  {rise@0.000ns fall@1.818ns period=3.636ns})
  Path Group:             clk_275_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.636ns  (clk_275_clk_wiz_0_1 rise@3.636ns - clk_275_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.421ns  (logic 0.952ns (27.830%)  route 2.469ns (72.170%))
  Logic Levels:           4  (LUT4=1 LUT5=3)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.415ns = ( 2.221 - 3.636 ) 
    Source Clock Delay      (SCD):    -0.830ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_275_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_275_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout6_buf/O
                         net (fo=1328, routed)        1.710    -0.830    SSB/JA_OBUF[1]
    SLICE_X3Y100         FDRE                                         r  SSB/clk_cnt_reg[29]_bret/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y100         FDRE (Prop_fdre_C_Q)         0.456    -0.374 r  SSB/clk_cnt_reg[29]_bret/Q
                         net (fo=1, routed)           0.789     0.415    SSB/clk_cnt_reg[29]_bret_n_0
    SLICE_X1Y100         LUT5 (Prop_lut5_I0_O)        0.124     0.539 r  SSB/clk_cnt[31]_bret__3_i_4/O
                         net (fo=2, routed)           0.634     1.173    SSB/clk_cnt[29]
    SLICE_X3Y99          LUT4 (Prop_lut4_I0_O)        0.124     1.297 r  SSB/clk_cnt[31]_bret__0_i_3/O
                         net (fo=2, routed)           0.308     1.604    SSB/clk_cnt[31]_bret__0_i_3_n_0
    SLICE_X3Y98          LUT5 (Prop_lut5_I4_O)        0.124     1.728 r  SSB/clk_cnt[31]_bret__0_i_1/O
                         net (fo=33, routed)          0.738     2.467    SSB/clk_cnt[31]_bret__0_i_1_n_0
    SLICE_X3Y95          LUT5 (Prop_lut5_I1_O)        0.124     2.591 r  SSB/clk_cnt[5]_i_1/O
                         net (fo=1, routed)           0.000     2.591    SSB/clk_cnt[5]
    SLICE_X3Y95          FDRE                                         r  SSB/clk_cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_275_clk_wiz_0_1 rise edge)
                                                      3.636     3.636 r  
    E3                                                0.000     3.636 r  clk (IN)
                         net (fo=0)                   0.000     3.636    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     5.048 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.209    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -7.324    -1.114 r  generated_clock/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.639     0.525    generated_clock/inst/clk_275_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     0.616 r  generated_clock/inst/clkout6_buf/O
                         net (fo=1328, routed)        1.605     2.221    SSB/JA_OBUF[1]
    SLICE_X3Y95          FDRE                                         r  SSB/clk_cnt_reg[5]/C
                         clock pessimism              0.480     2.702    
                         clock uncertainty           -0.062     2.640    
    SLICE_X3Y95          FDRE (Setup_fdre_C_D)        0.032     2.672    SSB/clk_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                          2.672    
                         arrival time                          -2.591    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.085ns  (required time - arrival time)
  Source:                 SSB/clk_cnt_reg[29]_bret/C
                            (rising edge-triggered cell FDRE clocked by clk_275_clk_wiz_0_1  {rise@0.000ns fall@1.818ns period=3.636ns})
  Destination:            SSB/clk_cnt_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_275_clk_wiz_0_1  {rise@0.000ns fall@1.818ns period=3.636ns})
  Path Group:             clk_275_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.636ns  (clk_275_clk_wiz_0_1 rise@3.636ns - clk_275_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.416ns  (logic 0.952ns (27.871%)  route 2.464ns (72.129%))
  Logic Levels:           4  (LUT4=1 LUT5=3)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.415ns = ( 2.221 - 3.636 ) 
    Source Clock Delay      (SCD):    -0.830ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_275_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_275_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout6_buf/O
                         net (fo=1328, routed)        1.710    -0.830    SSB/JA_OBUF[1]
    SLICE_X3Y100         FDRE                                         r  SSB/clk_cnt_reg[29]_bret/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y100         FDRE (Prop_fdre_C_Q)         0.456    -0.374 r  SSB/clk_cnt_reg[29]_bret/Q
                         net (fo=1, routed)           0.789     0.415    SSB/clk_cnt_reg[29]_bret_n_0
    SLICE_X1Y100         LUT5 (Prop_lut5_I0_O)        0.124     0.539 r  SSB/clk_cnt[31]_bret__3_i_4/O
                         net (fo=2, routed)           0.634     1.173    SSB/clk_cnt[29]
    SLICE_X3Y99          LUT4 (Prop_lut4_I0_O)        0.124     1.297 r  SSB/clk_cnt[31]_bret__0_i_3/O
                         net (fo=2, routed)           0.308     1.604    SSB/clk_cnt[31]_bret__0_i_3_n_0
    SLICE_X3Y98          LUT5 (Prop_lut5_I4_O)        0.124     1.728 r  SSB/clk_cnt[31]_bret__0_i_1/O
                         net (fo=33, routed)          0.733     2.462    SSB/clk_cnt[31]_bret__0_i_1_n_0
    SLICE_X3Y95          LUT5 (Prop_lut5_I1_O)        0.124     2.586 r  SSB/clk_cnt[6]_i_1/O
                         net (fo=1, routed)           0.000     2.586    SSB/clk_cnt[6]
    SLICE_X3Y95          FDRE                                         r  SSB/clk_cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_275_clk_wiz_0_1 rise edge)
                                                      3.636     3.636 r  
    E3                                                0.000     3.636 r  clk (IN)
                         net (fo=0)                   0.000     3.636    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     5.048 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.209    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -7.324    -1.114 r  generated_clock/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.639     0.525    generated_clock/inst/clk_275_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     0.616 r  generated_clock/inst/clkout6_buf/O
                         net (fo=1328, routed)        1.605     2.221    SSB/JA_OBUF[1]
    SLICE_X3Y95          FDRE                                         r  SSB/clk_cnt_reg[6]/C
                         clock pessimism              0.480     2.702    
                         clock uncertainty           -0.062     2.640    
    SLICE_X3Y95          FDRE (Setup_fdre_C_D)        0.031     2.671    SSB/clk_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                          2.671    
                         arrival time                          -2.586    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.110ns  (required time - arrival time)
  Source:                 SSB/clk_cnt_reg[29]_bret/C
                            (rising edge-triggered cell FDRE clocked by clk_275_clk_wiz_0_1  {rise@0.000ns fall@1.818ns period=3.636ns})
  Destination:            SSB/clk_cnt_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_275_clk_wiz_0_1  {rise@0.000ns fall@1.818ns period=3.636ns})
  Path Group:             clk_275_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.636ns  (clk_275_clk_wiz_0_1 rise@3.636ns - clk_275_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.392ns  (logic 0.952ns (28.065%)  route 2.440ns (71.935%))
  Logic Levels:           4  (LUT4=1 LUT5=3)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.414ns = ( 2.222 - 3.636 ) 
    Source Clock Delay      (SCD):    -0.830ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_275_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_275_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout6_buf/O
                         net (fo=1328, routed)        1.710    -0.830    SSB/JA_OBUF[1]
    SLICE_X3Y100         FDRE                                         r  SSB/clk_cnt_reg[29]_bret/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y100         FDRE (Prop_fdre_C_Q)         0.456    -0.374 r  SSB/clk_cnt_reg[29]_bret/Q
                         net (fo=1, routed)           0.789     0.415    SSB/clk_cnt_reg[29]_bret_n_0
    SLICE_X1Y100         LUT5 (Prop_lut5_I0_O)        0.124     0.539 r  SSB/clk_cnt[31]_bret__3_i_4/O
                         net (fo=2, routed)           0.634     1.173    SSB/clk_cnt[29]
    SLICE_X3Y99          LUT4 (Prop_lut4_I0_O)        0.124     1.297 r  SSB/clk_cnt[31]_bret__0_i_3/O
                         net (fo=2, routed)           0.308     1.604    SSB/clk_cnt[31]_bret__0_i_3_n_0
    SLICE_X3Y98          LUT5 (Prop_lut5_I4_O)        0.124     1.728 r  SSB/clk_cnt[31]_bret__0_i_1/O
                         net (fo=33, routed)          0.710     2.438    SSB/clk_cnt[31]_bret__0_i_1_n_0
    SLICE_X0Y98          LUT5 (Prop_lut5_I1_O)        0.124     2.562 r  SSB/clk_cnt[25]_i_1/O
                         net (fo=1, routed)           0.000     2.562    SSB/clk_cnt[25]
    SLICE_X0Y98          FDRE                                         r  SSB/clk_cnt_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_275_clk_wiz_0_1 rise edge)
                                                      3.636     3.636 r  
    E3                                                0.000     3.636 r  clk (IN)
                         net (fo=0)                   0.000     3.636    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     5.048 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.209    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -7.324    -1.114 r  generated_clock/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.639     0.525    generated_clock/inst/clk_275_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     0.616 r  generated_clock/inst/clkout6_buf/O
                         net (fo=1328, routed)        1.606     2.222    SSB/JA_OBUF[1]
    SLICE_X0Y98          FDRE                                         r  SSB/clk_cnt_reg[25]/C
                         clock pessimism              0.480     2.703    
                         clock uncertainty           -0.062     2.641    
    SLICE_X0Y98          FDRE (Setup_fdre_C_D)        0.031     2.672    SSB/clk_cnt_reg[25]
  -------------------------------------------------------------------
                         required time                          2.672    
                         arrival time                          -2.562    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.116ns  (required time - arrival time)
  Source:                 SSB/clk_cnt_reg[29]_bret/C
                            (rising edge-triggered cell FDRE clocked by clk_275_clk_wiz_0_1  {rise@0.000ns fall@1.818ns period=3.636ns})
  Destination:            SSB/clk_cnt_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_275_clk_wiz_0_1  {rise@0.000ns fall@1.818ns period=3.636ns})
  Path Group:             clk_275_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.636ns  (clk_275_clk_wiz_0_1 rise@3.636ns - clk_275_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.387ns  (logic 0.952ns (28.106%)  route 2.435ns (71.894%))
  Logic Levels:           4  (LUT4=1 LUT5=3)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.414ns = ( 2.222 - 3.636 ) 
    Source Clock Delay      (SCD):    -0.830ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_275_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_275_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout6_buf/O
                         net (fo=1328, routed)        1.710    -0.830    SSB/JA_OBUF[1]
    SLICE_X3Y100         FDRE                                         r  SSB/clk_cnt_reg[29]_bret/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y100         FDRE (Prop_fdre_C_Q)         0.456    -0.374 r  SSB/clk_cnt_reg[29]_bret/Q
                         net (fo=1, routed)           0.789     0.415    SSB/clk_cnt_reg[29]_bret_n_0
    SLICE_X1Y100         LUT5 (Prop_lut5_I0_O)        0.124     0.539 r  SSB/clk_cnt[31]_bret__3_i_4/O
                         net (fo=2, routed)           0.634     1.173    SSB/clk_cnt[29]
    SLICE_X3Y99          LUT4 (Prop_lut4_I0_O)        0.124     1.297 r  SSB/clk_cnt[31]_bret__0_i_3/O
                         net (fo=2, routed)           0.308     1.604    SSB/clk_cnt[31]_bret__0_i_3_n_0
    SLICE_X3Y98          LUT5 (Prop_lut5_I4_O)        0.124     1.728 r  SSB/clk_cnt[31]_bret__0_i_1/O
                         net (fo=33, routed)          0.705     2.433    SSB/clk_cnt[31]_bret__0_i_1_n_0
    SLICE_X3Y99          LUT5 (Prop_lut5_I1_O)        0.124     2.557 r  SSB/clk_cnt[24]_i_1/O
                         net (fo=1, routed)           0.000     2.557    SSB/clk_cnt[24]
    SLICE_X3Y99          FDRE                                         r  SSB/clk_cnt_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_275_clk_wiz_0_1 rise edge)
                                                      3.636     3.636 r  
    E3                                                0.000     3.636 r  clk (IN)
                         net (fo=0)                   0.000     3.636    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     5.048 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.209    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -7.324    -1.114 r  generated_clock/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.639     0.525    generated_clock/inst/clk_275_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     0.616 r  generated_clock/inst/clkout6_buf/O
                         net (fo=1328, routed)        1.606     2.222    SSB/JA_OBUF[1]
    SLICE_X3Y99          FDRE                                         r  SSB/clk_cnt_reg[24]/C
                         clock pessimism              0.480     2.703    
                         clock uncertainty           -0.062     2.641    
    SLICE_X3Y99          FDRE (Setup_fdre_C_D)        0.032     2.673    SSB/clk_cnt_reg[24]
  -------------------------------------------------------------------
                         required time                          2.673    
                         arrival time                          -2.557    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.118ns  (required time - arrival time)
  Source:                 SSB/clk_cnt_reg[29]_bret/C
                            (rising edge-triggered cell FDRE clocked by clk_275_clk_wiz_0_1  {rise@0.000ns fall@1.818ns period=3.636ns})
  Destination:            SSB/clk_cnt_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_275_clk_wiz_0_1  {rise@0.000ns fall@1.818ns period=3.636ns})
  Path Group:             clk_275_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.636ns  (clk_275_clk_wiz_0_1 rise@3.636ns - clk_275_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.384ns  (logic 0.952ns (28.131%)  route 2.432ns (71.869%))
  Logic Levels:           4  (LUT4=1 LUT5=3)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.415ns = ( 2.221 - 3.636 ) 
    Source Clock Delay      (SCD):    -0.830ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_275_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_275_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout6_buf/O
                         net (fo=1328, routed)        1.710    -0.830    SSB/JA_OBUF[1]
    SLICE_X3Y100         FDRE                                         r  SSB/clk_cnt_reg[29]_bret/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y100         FDRE (Prop_fdre_C_Q)         0.456    -0.374 r  SSB/clk_cnt_reg[29]_bret/Q
                         net (fo=1, routed)           0.789     0.415    SSB/clk_cnt_reg[29]_bret_n_0
    SLICE_X1Y100         LUT5 (Prop_lut5_I0_O)        0.124     0.539 r  SSB/clk_cnt[31]_bret__3_i_4/O
                         net (fo=2, routed)           0.634     1.173    SSB/clk_cnt[29]
    SLICE_X3Y99          LUT4 (Prop_lut4_I0_O)        0.124     1.297 r  SSB/clk_cnt[31]_bret__0_i_3/O
                         net (fo=2, routed)           0.308     1.604    SSB/clk_cnt[31]_bret__0_i_3_n_0
    SLICE_X3Y98          LUT5 (Prop_lut5_I4_O)        0.124     1.728 r  SSB/clk_cnt[31]_bret__0_i_1/O
                         net (fo=33, routed)          0.702     2.430    SSB/clk_cnt[31]_bret__0_i_1_n_0
    SLICE_X0Y96          LUT5 (Prop_lut5_I1_O)        0.124     2.554 r  SSB/clk_cnt[20]_i_1/O
                         net (fo=1, routed)           0.000     2.554    SSB/clk_cnt[20]
    SLICE_X0Y96          FDRE                                         r  SSB/clk_cnt_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_275_clk_wiz_0_1 rise edge)
                                                      3.636     3.636 r  
    E3                                                0.000     3.636 r  clk (IN)
                         net (fo=0)                   0.000     3.636    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     5.048 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.209    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -7.324    -1.114 r  generated_clock/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.639     0.525    generated_clock/inst/clk_275_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     0.616 r  generated_clock/inst/clkout6_buf/O
                         net (fo=1328, routed)        1.605     2.221    SSB/JA_OBUF[1]
    SLICE_X0Y96          FDRE                                         r  SSB/clk_cnt_reg[20]/C
                         clock pessimism              0.480     2.702    
                         clock uncertainty           -0.062     2.640    
    SLICE_X0Y96          FDRE (Setup_fdre_C_D)        0.032     2.672    SSB/clk_cnt_reg[20]
  -------------------------------------------------------------------
                         required time                          2.672    
                         arrival time                          -2.554    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.140ns  (required time - arrival time)
  Source:                 SSB/clk_cnt_reg[29]_bret/C
                            (rising edge-triggered cell FDRE clocked by clk_275_clk_wiz_0_1  {rise@0.000ns fall@1.818ns period=3.636ns})
  Destination:            SSB/clk_cnt_reg[31]_bret__0/D
                            (rising edge-triggered cell FDRE clocked by clk_275_clk_wiz_0_1  {rise@0.000ns fall@1.818ns period=3.636ns})
  Path Group:             clk_275_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.636ns  (clk_275_clk_wiz_0_1 rise@3.636ns - clk_275_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.348ns  (logic 0.828ns (24.731%)  route 2.520ns (75.269%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.431ns = ( 2.205 - 3.636 ) 
    Source Clock Delay      (SCD):    -0.830ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_275_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_275_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout6_buf/O
                         net (fo=1328, routed)        1.710    -0.830    SSB/JA_OBUF[1]
    SLICE_X3Y100         FDRE                                         r  SSB/clk_cnt_reg[29]_bret/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y100         FDRE (Prop_fdre_C_Q)         0.456    -0.374 r  SSB/clk_cnt_reg[29]_bret/Q
                         net (fo=1, routed)           0.789     0.415    SSB/clk_cnt_reg[29]_bret_n_0
    SLICE_X1Y100         LUT5 (Prop_lut5_I0_O)        0.124     0.539 r  SSB/clk_cnt[31]_bret__3_i_4/O
                         net (fo=2, routed)           0.634     1.173    SSB/clk_cnt[29]
    SLICE_X3Y99          LUT4 (Prop_lut4_I0_O)        0.124     1.297 r  SSB/clk_cnt[31]_bret__0_i_3/O
                         net (fo=2, routed)           0.308     1.604    SSB/clk_cnt[31]_bret__0_i_3_n_0
    SLICE_X3Y98          LUT5 (Prop_lut5_I4_O)        0.124     1.728 r  SSB/clk_cnt[31]_bret__0_i_1/O
                         net (fo=33, routed)          0.790     2.518    SSB/clk_cnt[31]_bret__0_i_1_n_0
    SLICE_X0Y100         FDRE                                         r  SSB/clk_cnt_reg[31]_bret__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_275_clk_wiz_0_1 rise edge)
                                                      3.636     3.636 r  
    E3                                                0.000     3.636 r  clk (IN)
                         net (fo=0)                   0.000     3.636    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     5.048 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.209    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -7.324    -1.114 r  generated_clock/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.639     0.525    generated_clock/inst/clk_275_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     0.616 r  generated_clock/inst/clkout6_buf/O
                         net (fo=1328, routed)        1.590     2.205    SSB/JA_OBUF[1]
    SLICE_X0Y100         FDRE                                         r  SSB/clk_cnt_reg[31]_bret__0/C
                         clock pessimism              0.576     2.781    
                         clock uncertainty           -0.062     2.720    
    SLICE_X0Y100         FDRE (Setup_fdre_C_D)       -0.062     2.658    SSB/clk_cnt_reg[31]_bret__0
  -------------------------------------------------------------------
                         required time                          2.658    
                         arrival time                          -2.518    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.156ns  (required time - arrival time)
  Source:                 SSB/clk_cnt_reg[29]_bret/C
                            (rising edge-triggered cell FDRE clocked by clk_275_clk_wiz_0_1  {rise@0.000ns fall@1.818ns period=3.636ns})
  Destination:            SSB/clk_cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_275_clk_wiz_0_1  {rise@0.000ns fall@1.818ns period=3.636ns})
  Path Group:             clk_275_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.636ns  (clk_275_clk_wiz_0_1 rise@3.636ns - clk_275_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.346ns  (logic 0.952ns (28.456%)  route 2.394ns (71.544%))
  Logic Levels:           4  (LUT4=1 LUT5=3)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.415ns = ( 2.221 - 3.636 ) 
    Source Clock Delay      (SCD):    -0.830ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_275_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_275_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout6_buf/O
                         net (fo=1328, routed)        1.710    -0.830    SSB/JA_OBUF[1]
    SLICE_X3Y100         FDRE                                         r  SSB/clk_cnt_reg[29]_bret/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y100         FDRE (Prop_fdre_C_Q)         0.456    -0.374 r  SSB/clk_cnt_reg[29]_bret/Q
                         net (fo=1, routed)           0.789     0.415    SSB/clk_cnt_reg[29]_bret_n_0
    SLICE_X1Y100         LUT5 (Prop_lut5_I0_O)        0.124     0.539 r  SSB/clk_cnt[31]_bret__3_i_4/O
                         net (fo=2, routed)           0.634     1.173    SSB/clk_cnt[29]
    SLICE_X3Y99          LUT4 (Prop_lut4_I0_O)        0.124     1.297 r  SSB/clk_cnt[31]_bret__0_i_3/O
                         net (fo=2, routed)           0.308     1.604    SSB/clk_cnt[31]_bret__0_i_3_n_0
    SLICE_X3Y98          LUT5 (Prop_lut5_I4_O)        0.124     1.728 r  SSB/clk_cnt[31]_bret__0_i_1/O
                         net (fo=33, routed)          0.663     2.391    SSB/clk_cnt[31]_bret__0_i_1_n_0
    SLICE_X3Y96          LUT5 (Prop_lut5_I1_O)        0.124     2.515 r  SSB/clk_cnt[2]_i_1/O
                         net (fo=1, routed)           0.000     2.515    SSB/clk_cnt[2]
    SLICE_X3Y96          FDRE                                         r  SSB/clk_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_275_clk_wiz_0_1 rise edge)
                                                      3.636     3.636 r  
    E3                                                0.000     3.636 r  clk (IN)
                         net (fo=0)                   0.000     3.636    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     5.048 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.209    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -7.324    -1.114 r  generated_clock/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.639     0.525    generated_clock/inst/clk_275_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     0.616 r  generated_clock/inst/clkout6_buf/O
                         net (fo=1328, routed)        1.605     2.221    SSB/JA_OBUF[1]
    SLICE_X3Y96          FDRE                                         r  SSB/clk_cnt_reg[2]/C
                         clock pessimism              0.480     2.702    
                         clock uncertainty           -0.062     2.640    
    SLICE_X3Y96          FDRE (Setup_fdre_C_D)        0.031     2.671    SSB/clk_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          2.671    
                         arrival time                          -2.515    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.195ns  (required time - arrival time)
  Source:                 SSB/clk_cnt_reg[29]_bret/C
                            (rising edge-triggered cell FDRE clocked by clk_275_clk_wiz_0_1  {rise@0.000ns fall@1.818ns period=3.636ns})
  Destination:            SSB/clk_cnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_275_clk_wiz_0_1  {rise@0.000ns fall@1.818ns period=3.636ns})
  Path Group:             clk_275_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.636ns  (clk_275_clk_wiz_0_1 rise@3.636ns - clk_275_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.306ns  (logic 0.952ns (28.794%)  route 2.354ns (71.206%))
  Logic Levels:           4  (LUT4=1 LUT5=3)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns = ( 2.220 - 3.636 ) 
    Source Clock Delay      (SCD):    -0.830ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_275_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_275_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout6_buf/O
                         net (fo=1328, routed)        1.710    -0.830    SSB/JA_OBUF[1]
    SLICE_X3Y100         FDRE                                         r  SSB/clk_cnt_reg[29]_bret/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y100         FDRE (Prop_fdre_C_Q)         0.456    -0.374 r  SSB/clk_cnt_reg[29]_bret/Q
                         net (fo=1, routed)           0.789     0.415    SSB/clk_cnt_reg[29]_bret_n_0
    SLICE_X1Y100         LUT5 (Prop_lut5_I0_O)        0.124     0.539 r  SSB/clk_cnt[31]_bret__3_i_4/O
                         net (fo=2, routed)           0.634     1.173    SSB/clk_cnt[29]
    SLICE_X3Y99          LUT4 (Prop_lut4_I0_O)        0.124     1.297 r  SSB/clk_cnt[31]_bret__0_i_3/O
                         net (fo=2, routed)           0.308     1.604    SSB/clk_cnt[31]_bret__0_i_3_n_0
    SLICE_X3Y98          LUT5 (Prop_lut5_I4_O)        0.124     1.728 r  SSB/clk_cnt[31]_bret__0_i_1/O
                         net (fo=33, routed)          0.624     2.352    SSB/clk_cnt[31]_bret__0_i_1_n_0
    SLICE_X4Y97          LUT5 (Prop_lut5_I1_O)        0.124     2.476 r  SSB/clk_cnt[3]_i_1/O
                         net (fo=1, routed)           0.000     2.476    SSB/clk_cnt[3]
    SLICE_X4Y97          FDRE                                         r  SSB/clk_cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_275_clk_wiz_0_1 rise edge)
                                                      3.636     3.636 r  
    E3                                                0.000     3.636 r  clk (IN)
                         net (fo=0)                   0.000     3.636    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     5.048 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.209    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -7.324    -1.114 r  generated_clock/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.639     0.525    generated_clock/inst/clk_275_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     0.616 r  generated_clock/inst/clkout6_buf/O
                         net (fo=1328, routed)        1.604     2.220    SSB/JA_OBUF[1]
    SLICE_X4Y97          FDRE                                         r  SSB/clk_cnt_reg[3]/C
                         clock pessimism              0.480     2.701    
                         clock uncertainty           -0.062     2.639    
    SLICE_X4Y97          FDRE (Setup_fdre_C_D)        0.032     2.671    SSB/clk_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          2.671    
                         arrival time                          -2.476    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.200ns  (required time - arrival time)
  Source:                 position_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_275_clk_wiz_0_1  {rise@0.000ns fall@1.818ns period=3.636ns})
  Destination:            inputs_reg[6][2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_275_clk_wiz_0_1  {rise@0.000ns fall@1.818ns period=3.636ns})
  Path Group:             clk_275_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.636ns  (clk_275_clk_wiz_0_1 rise@3.636ns - clk_275_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.046ns  (logic 0.580ns (19.044%)  route 2.466ns (80.956%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 2.128 - 3.636 ) 
    Source Clock Delay      (SCD):    -0.825ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_275_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_275_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout6_buf/O
                         net (fo=1328, routed)        1.715    -0.825    JA_OBUF[4]
    SLICE_X7Y82          FDRE                                         r  position_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y82          FDRE (Prop_fdre_C_Q)         0.456    -0.369 r  position_reg[1]/Q
                         net (fo=81, routed)          1.505     1.136    position[1]
    SLICE_X13Y84         LUT4 (Prop_lut4_I2_O)        0.124     1.260 r  inputs[6][15]_i_1/O
                         net (fo=16, routed)          0.961     2.221    inputs[6][15]_i_1_n_0
    SLICE_X11Y73         FDRE                                         r  inputs_reg[6][2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_275_clk_wiz_0_1 rise edge)
                                                      3.636     3.636 r  
    E3                                                0.000     3.636 r  clk (IN)
                         net (fo=0)                   0.000     3.636    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     5.048 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.209    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -7.324    -1.114 r  generated_clock/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.639     0.525    generated_clock/inst/clk_275_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     0.616 r  generated_clock/inst/clkout6_buf/O
                         net (fo=1328, routed)        1.512     2.128    JA_OBUF[4]
    SLICE_X11Y73         FDRE                                         r  inputs_reg[6][2]/C
                         clock pessimism              0.559     2.688    
                         clock uncertainty           -0.062     2.626    
    SLICE_X11Y73         FDRE (Setup_fdre_C_CE)      -0.205     2.421    inputs_reg[6][2]
  -------------------------------------------------------------------
                         required time                          2.421    
                         arrival time                          -2.221    
  -------------------------------------------------------------------
                         slack                                  0.200    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 SSB/clk_cnt_reg[28]_bret__2/C
                            (rising edge-triggered cell FDRE clocked by clk_275_clk_wiz_0_1  {rise@0.000ns fall@1.818ns period=3.636ns})
  Destination:            SSB/clk_cnt_reg[29]_bret__3/D
                            (rising edge-triggered cell FDRE clocked by clk_275_clk_wiz_0_1  {rise@0.000ns fall@1.818ns period=3.636ns})
  Path Group:             clk_275_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_275_clk_wiz_0_1 rise@0.000ns - clk_275_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.467ns  (logic 0.355ns (76.067%)  route 0.112ns (23.933%))
  Logic Levels:           3  (CARRY4=2 LUT5=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_275_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_275_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout6_buf/O
                         net (fo=1328, routed)        0.605    -0.559    SSB/JA_OBUF[1]
    SLICE_X0Y99          FDRE                                         r  SSB/clk_cnt_reg[28]_bret__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y99          FDRE (Prop_fdre_C_Q)         0.141    -0.418 r  SSB/clk_cnt_reg[28]_bret__2/Q
                         net (fo=1, routed)           0.111    -0.307    SSB/clk_cnt_reg[28]_bret__2_n_0
    SLICE_X1Y99          LUT5 (Prop_lut5_I3_O)        0.045    -0.262 r  SSB/clk_cnt[28]_bret__3_i_2/O
                         net (fo=2, routed)           0.000    -0.262    SSB/clk_cnt[28]
    SLICE_X1Y99          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115    -0.147 r  SSB/clk_cnt_reg[28]_bret__3_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.147    SSB/clk_cnt_reg[28]_bret__3_i_1_n_0
    SLICE_X1Y100         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054    -0.093 r  SSB/clk_cnt_reg[31]_bret__3_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.093    SSB/clk_cnt_reg[31]_bret__3_i_1_n_7
    SLICE_X1Y100         FDRE                                         r  SSB/clk_cnt_reg[29]_bret__3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_275_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_275_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout6_buf/O
                         net (fo=1328, routed)        0.872    -0.801    SSB/JA_OBUF[1]
    SLICE_X1Y100         FDRE                                         r  SSB/clk_cnt_reg[29]_bret__3/C
                         clock pessimism              0.509    -0.292    
    SLICE_X1Y100         FDRE (Hold_fdre_C_D)         0.105    -0.187    SSB/clk_cnt_reg[29]_bret__3
  -------------------------------------------------------------------
                         required time                          0.187    
                         arrival time                          -0.093    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 SSB/clk_cnt_reg[28]_bret__2/C
                            (rising edge-triggered cell FDRE clocked by clk_275_clk_wiz_0_1  {rise@0.000ns fall@1.818ns period=3.636ns})
  Destination:            SSB/clk_cnt_reg[31]_bret__3/D
                            (rising edge-triggered cell FDRE clocked by clk_275_clk_wiz_0_1  {rise@0.000ns fall@1.818ns period=3.636ns})
  Path Group:             clk_275_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_275_clk_wiz_0_1 rise@0.000ns - clk_275_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.478ns  (logic 0.366ns (76.618%)  route 0.112ns (23.382%))
  Logic Levels:           3  (CARRY4=2 LUT5=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_275_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_275_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout6_buf/O
                         net (fo=1328, routed)        0.605    -0.559    SSB/JA_OBUF[1]
    SLICE_X0Y99          FDRE                                         r  SSB/clk_cnt_reg[28]_bret__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y99          FDRE (Prop_fdre_C_Q)         0.141    -0.418 r  SSB/clk_cnt_reg[28]_bret__2/Q
                         net (fo=1, routed)           0.111    -0.307    SSB/clk_cnt_reg[28]_bret__2_n_0
    SLICE_X1Y99          LUT5 (Prop_lut5_I3_O)        0.045    -0.262 r  SSB/clk_cnt[28]_bret__3_i_2/O
                         net (fo=2, routed)           0.000    -0.262    SSB/clk_cnt[28]
    SLICE_X1Y99          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115    -0.147 r  SSB/clk_cnt_reg[28]_bret__3_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.147    SSB/clk_cnt_reg[28]_bret__3_i_1_n_0
    SLICE_X1Y100         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065    -0.082 r  SSB/clk_cnt_reg[31]_bret__3_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.082    SSB/clk_cnt_reg[31]_bret__3_i_1_n_5
    SLICE_X1Y100         FDRE                                         r  SSB/clk_cnt_reg[31]_bret__3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_275_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_275_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout6_buf/O
                         net (fo=1328, routed)        0.872    -0.801    SSB/JA_OBUF[1]
    SLICE_X1Y100         FDRE                                         r  SSB/clk_cnt_reg[31]_bret__3/C
                         clock pessimism              0.509    -0.292    
    SLICE_X1Y100         FDRE (Hold_fdre_C_D)         0.105    -0.187    SSB/clk_cnt_reg[31]_bret__3
  -------------------------------------------------------------------
                         required time                          0.187    
                         arrival time                          -0.082    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 position_tmp_reg[8][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_275_clk_wiz_0_1  {rise@0.000ns fall@1.818ns period=3.636ns})
  Destination:            position_tmp_transpose_reg[3][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_275_clk_wiz_0_1  {rise@0.000ns fall@1.818ns period=3.636ns})
  Path Group:             clk_275_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_275_clk_wiz_0_1 rise@0.000ns - clk_275_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_275_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_275_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout6_buf/O
                         net (fo=1328, routed)        0.574    -0.590    JA_OBUF[4]
    SLICE_X9Y92          FDRE                                         r  position_tmp_reg[8][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y92          FDRE (Prop_fdre_C_Q)         0.141    -0.449 r  position_tmp_reg[8][3]/Q
                         net (fo=1, routed)           0.056    -0.393    position_tmp_reg[8][3]
    SLICE_X9Y92          FDRE                                         r  position_tmp_transpose_reg[3][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_275_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_275_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout6_buf/O
                         net (fo=1328, routed)        0.845    -0.828    JA_OBUF[4]
    SLICE_X9Y92          FDRE                                         r  position_tmp_transpose_reg[3][8]/C
                         clock pessimism              0.238    -0.590    
    SLICE_X9Y92          FDRE (Hold_fdre_C_D)         0.078    -0.512    position_tmp_transpose_reg[3][8]
  -------------------------------------------------------------------
                         required time                          0.512    
                         arrival time                          -0.393    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 position_tmp_reg[10][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_275_clk_wiz_0_1  {rise@0.000ns fall@1.818ns period=3.636ns})
  Destination:            position_tmp_transpose_reg[3][10]/D
                            (rising edge-triggered cell FDRE clocked by clk_275_clk_wiz_0_1  {rise@0.000ns fall@1.818ns period=3.636ns})
  Path Group:             clk_275_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_275_clk_wiz_0_1 rise@0.000ns - clk_275_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_275_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_275_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout6_buf/O
                         net (fo=1328, routed)        0.574    -0.590    JA_OBUF[4]
    SLICE_X9Y92          FDRE                                         r  position_tmp_reg[10][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y92          FDRE (Prop_fdre_C_Q)         0.141    -0.449 r  position_tmp_reg[10][3]/Q
                         net (fo=1, routed)           0.056    -0.393    position_tmp_reg[10][3]
    SLICE_X9Y92          FDRE                                         r  position_tmp_transpose_reg[3][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_275_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_275_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout6_buf/O
                         net (fo=1328, routed)        0.845    -0.828    JA_OBUF[4]
    SLICE_X9Y92          FDRE                                         r  position_tmp_transpose_reg[3][10]/C
                         clock pessimism              0.238    -0.590    
    SLICE_X9Y92          FDRE (Hold_fdre_C_D)         0.076    -0.514    position_tmp_transpose_reg[3][10]
  -------------------------------------------------------------------
                         required time                          0.514    
                         arrival time                          -0.393    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 SSB/clk_cnt_reg[30]_bret__0/C
                            (rising edge-triggered cell FDRE clocked by clk_275_clk_wiz_0_1  {rise@0.000ns fall@1.818ns period=3.636ns})
  Destination:            SSB/clk_cnt_reg[30]_bret__3/D
                            (rising edge-triggered cell FDRE clocked by clk_275_clk_wiz_0_1  {rise@0.000ns fall@1.818ns period=3.636ns})
  Path Group:             clk_275_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_275_clk_wiz_0_1 rise@0.000ns - clk_275_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.494ns  (logic 0.251ns (50.837%)  route 0.243ns (49.163%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_275_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_275_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout6_buf/O
                         net (fo=1328, routed)        0.605    -0.559    SSB/JA_OBUF[1]
    SLICE_X3Y98          FDRE                                         r  SSB/clk_cnt_reg[30]_bret__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y98          FDRE (Prop_fdre_C_Q)         0.141    -0.418 r  SSB/clk_cnt_reg[30]_bret__0/Q
                         net (fo=1, routed)           0.243    -0.176    SSB/clk_cnt_reg[30]_bret__0_n_0
    SLICE_X1Y100         LUT5 (Prop_lut5_I1_O)        0.045    -0.131 r  SSB/clk_cnt[31]_bret__3_i_3/O
                         net (fo=2, routed)           0.000    -0.131    SSB/clk_cnt[30]
    SLICE_X1Y100         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065    -0.066 r  SSB/clk_cnt_reg[31]_bret__3_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.066    SSB/clk_cnt_reg[31]_bret__3_i_1_n_6
    SLICE_X1Y100         FDRE                                         r  SSB/clk_cnt_reg[30]_bret__3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_275_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_275_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout6_buf/O
                         net (fo=1328, routed)        0.872    -0.801    SSB/JA_OBUF[1]
    SLICE_X1Y100         FDRE                                         r  SSB/clk_cnt_reg[30]_bret__3/C
                         clock pessimism              0.509    -0.292    
    SLICE_X1Y100         FDRE (Hold_fdre_C_D)         0.105    -0.187    SSB/clk_cnt_reg[30]_bret__3
  -------------------------------------------------------------------
                         required time                          0.187    
                         arrival time                          -0.066    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 DB/shift_swtch0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_275_clk_wiz_0_1  {rise@0.000ns fall@1.818ns period=3.636ns})
  Destination:            DB/swtch_db_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_275_clk_wiz_0_1  {rise@0.000ns fall@1.818ns period=3.636ns})
  Path Group:             clk_275_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_275_clk_wiz_0_1 rise@0.000ns - clk_275_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.186ns (64.769%)  route 0.101ns (35.231%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_275_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_275_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout6_buf/O
                         net (fo=1328, routed)        0.599    -0.565    DB/clk_275
    SLICE_X1Y101         FDRE                                         r  DB/shift_swtch0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y101         FDRE (Prop_fdre_C_Q)         0.141    -0.424 r  DB/shift_swtch0_reg[3]/Q
                         net (fo=1, routed)           0.101    -0.323    DB/shift_swtch0[3]
    SLICE_X2Y101         LUT5 (Prop_lut5_I0_O)        0.045    -0.278 r  DB/swtch_db[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.278    DB/swtch_db[0]_i_1_n_0
    SLICE_X2Y101         FDRE                                         r  DB/swtch_db_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_275_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_275_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout6_buf/O
                         net (fo=1328, routed)        0.872    -0.801    DB/clk_275
    SLICE_X2Y101         FDRE                                         r  DB/swtch_db_reg[0]/C
                         clock pessimism              0.252    -0.549    
    SLICE_X2Y101         FDRE (Hold_fdre_C_D)         0.120    -0.429    DB/swtch_db_reg[0]
  -------------------------------------------------------------------
                         required time                          0.429    
                         arrival time                          -0.278    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 DB/shift_pb1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_275_clk_wiz_0_1  {rise@0.000ns fall@1.818ns period=3.636ns})
  Destination:            DB/pbtn_db_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_275_clk_wiz_0_1  {rise@0.000ns fall@1.818ns period=3.636ns})
  Path Group:             clk_275_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_275_clk_wiz_0_1 rise@0.000ns - clk_275_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.186ns (64.769%)  route 0.101ns (35.231%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_275_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_275_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout6_buf/O
                         net (fo=1328, routed)        0.604    -0.560    DB/clk_275
    SLICE_X1Y93          FDRE                                         r  DB/shift_pb1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y93          FDRE (Prop_fdre_C_Q)         0.141    -0.419 r  DB/shift_pb1_reg[3]/Q
                         net (fo=1, routed)           0.101    -0.318    DB/shift_pb1[3]
    SLICE_X2Y93          LUT5 (Prop_lut5_I0_O)        0.045    -0.273 r  DB/pbtn_db[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.273    DB/pbtn_db[1]_i_1_n_0
    SLICE_X2Y93          FDRE                                         r  DB/pbtn_db_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_275_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_275_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout6_buf/O
                         net (fo=1328, routed)        0.877    -0.796    DB/clk_275
    SLICE_X2Y93          FDRE                                         r  DB/pbtn_db_reg[1]/C
                         clock pessimism              0.252    -0.544    
    SLICE_X2Y93          FDRE (Hold_fdre_C_D)         0.120    -0.424    DB/pbtn_db_reg[1]
  -------------------------------------------------------------------
                         required time                          0.424    
                         arrival time                          -0.273    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 CTL/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_275_clk_wiz_0_1  {rise@0.000ns fall@1.818ns period=3.636ns})
  Destination:            CTL/state_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_275_clk_wiz_0_1  {rise@0.000ns fall@1.818ns period=3.636ns})
  Path Group:             clk_275_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_275_clk_wiz_0_1 rise@0.000ns - clk_275_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.186ns (64.755%)  route 0.101ns (35.245%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_275_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_275_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout6_buf/O
                         net (fo=1328, routed)        0.575    -0.589    CTL/JA_OBUF[0]
    SLICE_X9Y94          FDRE                                         r  CTL/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y94          FDRE (Prop_fdre_C_Q)         0.141    -0.448 r  CTL/state_reg[1]/Q
                         net (fo=3, routed)           0.101    -0.347    CTL/sel[1]
    SLICE_X8Y94          LUT5 (Prop_lut5_I3_O)        0.045    -0.302 r  CTL/control_unit_LUT5_8/O
                         net (fo=1, routed)           0.000    -0.302    CTL/p_1_in[3]
    SLICE_X8Y94          FDRE                                         r  CTL/state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_275_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_275_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout6_buf/O
                         net (fo=1328, routed)        0.846    -0.827    CTL/JA_OBUF[0]
    SLICE_X8Y94          FDRE                                         r  CTL/state_reg[3]/C
                         clock pessimism              0.251    -0.576    
    SLICE_X8Y94          FDRE (Hold_fdre_C_D)         0.121    -0.455    CTL/state_reg[3]
  -------------------------------------------------------------------
                         required time                          0.455    
                         arrival time                          -0.302    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 DB/shift_swtch11_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_275_clk_wiz_0_1  {rise@0.000ns fall@1.818ns period=3.636ns})
  Destination:            DB/swtch_db_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_275_clk_wiz_0_1  {rise@0.000ns fall@1.818ns period=3.636ns})
  Path Group:             clk_275_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_275_clk_wiz_0_1 rise@0.000ns - clk_275_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.209ns (80.663%)  route 0.050ns (19.337%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_275_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_275_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout6_buf/O
                         net (fo=1328, routed)        0.591    -0.573    DB/clk_275
    SLICE_X2Y74          FDRE                                         r  DB/shift_swtch11_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y74          FDRE (Prop_fdre_C_Q)         0.164    -0.409 r  DB/shift_swtch11_reg[3]/Q
                         net (fo=1, routed)           0.050    -0.359    DB/shift_swtch11[3]
    SLICE_X3Y74          LUT5 (Prop_lut5_I0_O)        0.045    -0.314 r  DB/swtch_db[11]_i_1/O
                         net (fo=1, routed)           0.000    -0.314    DB/swtch_db[11]_i_1_n_0
    SLICE_X3Y74          FDRE                                         r  DB/swtch_db_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_275_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_275_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout6_buf/O
                         net (fo=1328, routed)        0.861    -0.812    DB/clk_275
    SLICE_X3Y74          FDRE                                         r  DB/swtch_db_reg[11]/C
                         clock pessimism              0.252    -0.560    
    SLICE_X3Y74          FDRE (Hold_fdre_C_D)         0.092    -0.468    DB/swtch_db_reg[11]
  -------------------------------------------------------------------
                         required time                          0.468    
                         arrival time                          -0.314    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 position_tmp_reg[3][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_275_clk_wiz_0_1  {rise@0.000ns fall@1.818ns period=3.636ns})
  Destination:            position_tmp_transpose_reg[1][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_275_clk_wiz_0_1  {rise@0.000ns fall@1.818ns period=3.636ns})
  Path Group:             clk_275_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_275_clk_wiz_0_1 rise@0.000ns - clk_275_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_275_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_275_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout6_buf/O
                         net (fo=1328, routed)        0.575    -0.589    JA_OBUF[4]
    SLICE_X10Y93         FDRE                                         r  position_tmp_reg[3][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y93         FDRE (Prop_fdre_C_Q)         0.164    -0.425 r  position_tmp_reg[3][1]/Q
                         net (fo=1, routed)           0.056    -0.369    position_tmp_reg[3][1]
    SLICE_X10Y93         FDRE                                         r  position_tmp_transpose_reg[1][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_275_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_275_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout6_buf/O
                         net (fo=1328, routed)        0.846    -0.827    JA_OBUF[4]
    SLICE_X10Y93         FDRE                                         r  position_tmp_transpose_reg[1][3]/C
                         clock pessimism              0.238    -0.589    
    SLICE_X10Y93         FDRE (Hold_fdre_C_D)         0.064    -0.525    position_tmp_transpose_reg[1][3]
  -------------------------------------------------------------------
                         required time                          0.525    
                         arrival time                          -0.369    
  -------------------------------------------------------------------
                         slack                                  0.156    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_275_clk_wiz_0_1
Waveform(ns):       { 0.000 1.818 }
Period(ns):         3.636
Sources:            { generated_clock/inst/mmcm_adv_inst/CLKOUT5 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         3.636       1.481      BUFGCTRL_X0Y16   generated_clock/inst/clkout6_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT5  n/a            1.249         3.636       2.387      MMCME2_ADV_X1Y2  generated_clock/inst/mmcm_adv_inst/CLKOUT5
Min Period        n/a     FDRE/C              n/a            1.000         3.636       2.636      SLICE_X1Y80      DB/is_top_cnt_reached_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         3.636       2.636      SLICE_X11Y92     DB/pbtn_db_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         3.636       2.636      SLICE_X2Y93      DB/pbtn_db_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         3.636       2.636      SLICE_X1Y92      DB/pbtn_db_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         3.636       2.636      SLICE_X1Y92      DB/pbtn_db_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         3.636       2.636      SLICE_X1Y92      DB/pbtn_db_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         3.636       2.636      SLICE_X11Y92     DB/pbtn_db_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         3.636       2.636      SLICE_X1Y94      DB/shift_pb0_reg[0]/C
Max Period        n/a     MMCME2_ADV/CLKOUT5  n/a            213.360       3.636       209.724    MMCME2_ADV_X1Y2  generated_clock/inst/mmcm_adv_inst/CLKOUT5
Low Pulse Width   Fast    FDRE/C              n/a            0.500         1.818       1.318      SLICE_X1Y80      DB/is_top_cnt_reached_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         1.818       1.318      SLICE_X2Y93      DB/pbtn_db_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         1.818       1.318      SLICE_X1Y92      DB/pbtn_db_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         1.818       1.318      SLICE_X1Y92      DB/pbtn_db_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         1.818       1.318      SLICE_X1Y92      DB/pbtn_db_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         1.818       1.318      SLICE_X1Y94      DB/shift_pb0_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         1.818       1.318      SLICE_X7Y82      OUTMUX/bcd_converter_in_delay_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         1.818       1.318      SLICE_X5Y78      OUTMUX/bcd_converter_in_delay_reg[6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         1.818       1.318      SLICE_X7Y82      OUTMUX/bcd_converter_in_delay_reg[7]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         1.818       1.318      SLICE_X2Y91      OUTMUX/operands_dly_reg[11][0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         1.818       1.318      SLICE_X1Y80      DB/is_top_cnt_reached_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         1.818       1.318      SLICE_X11Y92     DB/pbtn_db_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         1.818       1.318      SLICE_X11Y92     DB/pbtn_db_reg[5]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         1.818       1.318      SLICE_X10Y90     OUTMUX/BINBCD/bin_reg_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         1.818       1.318      SLICE_X10Y90     OUTMUX/BINBCD/bin_reg_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         1.818       1.318      SLICE_X10Y90     OUTMUX/BINBCD/bin_reg_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         1.818       1.318      SLICE_X10Y90     OUTMUX/BINBCD/bin_reg_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         1.818       1.318      SLICE_X11Y88     OUTMUX/bcd_converter_in_delay_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         1.818       1.318      SLICE_X9Y86      OUTMUX/bcd_converter_in_delay_reg[8]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         1.818       1.318      SLICE_X11Y88     OUTMUX/bcd_converter_in_delay_reg[9]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { generated_clock/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17   generated_clock/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  generated_clock/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  generated_clock/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  generated_clock/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  generated_clock/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_275_clk_wiz_0_1
  To Clock:  clk_275_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        0.067ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.032ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.067ns  (required time - arrival time)
  Source:                 SSB/clk_cnt_reg[29]_bret/C
                            (rising edge-triggered cell FDRE clocked by clk_275_clk_wiz_0_1  {rise@0.000ns fall@1.818ns period=3.636ns})
  Destination:            SSB/clk_cnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_275_clk_wiz_0  {rise@0.000ns fall@1.818ns period=3.636ns})
  Path Group:             clk_275_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.636ns  (clk_275_clk_wiz_0 rise@3.636ns - clk_275_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.433ns  (logic 0.952ns (27.731%)  route 2.481ns (72.269%))
  Logic Levels:           4  (LUT4=1 LUT5=3)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.415ns = ( 2.221 - 3.636 ) 
    Source Clock Delay      (SCD):    -0.830ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.103ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_275_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_275_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout6_buf/O
                         net (fo=1328, routed)        1.710    -0.830    SSB/JA_OBUF[1]
    SLICE_X3Y100         FDRE                                         r  SSB/clk_cnt_reg[29]_bret/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y100         FDRE (Prop_fdre_C_Q)         0.456    -0.374 r  SSB/clk_cnt_reg[29]_bret/Q
                         net (fo=1, routed)           0.789     0.415    SSB/clk_cnt_reg[29]_bret_n_0
    SLICE_X1Y100         LUT5 (Prop_lut5_I0_O)        0.124     0.539 r  SSB/clk_cnt[31]_bret__3_i_4/O
                         net (fo=2, routed)           0.634     1.173    SSB/clk_cnt[29]
    SLICE_X3Y99          LUT4 (Prop_lut4_I0_O)        0.124     1.297 r  SSB/clk_cnt[31]_bret__0_i_3/O
                         net (fo=2, routed)           0.308     1.604    SSB/clk_cnt[31]_bret__0_i_3_n_0
    SLICE_X3Y98          LUT5 (Prop_lut5_I4_O)        0.124     1.728 r  SSB/clk_cnt[31]_bret__0_i_1/O
                         net (fo=33, routed)          0.751     2.479    SSB/clk_cnt[31]_bret__0_i_1_n_0
    SLICE_X0Y95          LUT5 (Prop_lut5_I1_O)        0.124     2.603 r  SSB/clk_cnt[4]_i_1/O
                         net (fo=1, routed)           0.000     2.603    SSB/clk_cnt[4]
    SLICE_X0Y95          FDRE                                         r  SSB/clk_cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_275_clk_wiz_0 rise edge)
                                                      3.636     3.636 r  
    E3                                                0.000     3.636 r  clk (IN)
                         net (fo=0)                   0.000     3.636    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     5.048 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.209    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -7.324    -1.114 r  generated_clock/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.639     0.525    generated_clock/inst/clk_275_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     0.616 r  generated_clock/inst/clkout6_buf/O
                         net (fo=1328, routed)        1.605     2.221    SSB/JA_OBUF[1]
    SLICE_X0Y95          FDRE                                         r  SSB/clk_cnt_reg[4]/C
                         clock pessimism              0.480     2.702    
                         clock uncertainty           -0.062     2.639    
    SLICE_X0Y95          FDRE (Setup_fdre_C_D)        0.031     2.670    SSB/clk_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                          2.670    
                         arrival time                          -2.603    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.081ns  (required time - arrival time)
  Source:                 SSB/clk_cnt_reg[29]_bret/C
                            (rising edge-triggered cell FDRE clocked by clk_275_clk_wiz_0_1  {rise@0.000ns fall@1.818ns period=3.636ns})
  Destination:            SSB/clk_cnt_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_275_clk_wiz_0  {rise@0.000ns fall@1.818ns period=3.636ns})
  Path Group:             clk_275_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.636ns  (clk_275_clk_wiz_0 rise@3.636ns - clk_275_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.421ns  (logic 0.952ns (27.830%)  route 2.469ns (72.170%))
  Logic Levels:           4  (LUT4=1 LUT5=3)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.415ns = ( 2.221 - 3.636 ) 
    Source Clock Delay      (SCD):    -0.830ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.103ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_275_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_275_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout6_buf/O
                         net (fo=1328, routed)        1.710    -0.830    SSB/JA_OBUF[1]
    SLICE_X3Y100         FDRE                                         r  SSB/clk_cnt_reg[29]_bret/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y100         FDRE (Prop_fdre_C_Q)         0.456    -0.374 r  SSB/clk_cnt_reg[29]_bret/Q
                         net (fo=1, routed)           0.789     0.415    SSB/clk_cnt_reg[29]_bret_n_0
    SLICE_X1Y100         LUT5 (Prop_lut5_I0_O)        0.124     0.539 r  SSB/clk_cnt[31]_bret__3_i_4/O
                         net (fo=2, routed)           0.634     1.173    SSB/clk_cnt[29]
    SLICE_X3Y99          LUT4 (Prop_lut4_I0_O)        0.124     1.297 r  SSB/clk_cnt[31]_bret__0_i_3/O
                         net (fo=2, routed)           0.308     1.604    SSB/clk_cnt[31]_bret__0_i_3_n_0
    SLICE_X3Y98          LUT5 (Prop_lut5_I4_O)        0.124     1.728 r  SSB/clk_cnt[31]_bret__0_i_1/O
                         net (fo=33, routed)          0.738     2.467    SSB/clk_cnt[31]_bret__0_i_1_n_0
    SLICE_X3Y95          LUT5 (Prop_lut5_I1_O)        0.124     2.591 r  SSB/clk_cnt[5]_i_1/O
                         net (fo=1, routed)           0.000     2.591    SSB/clk_cnt[5]
    SLICE_X3Y95          FDRE                                         r  SSB/clk_cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_275_clk_wiz_0 rise edge)
                                                      3.636     3.636 r  
    E3                                                0.000     3.636 r  clk (IN)
                         net (fo=0)                   0.000     3.636    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     5.048 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.209    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -7.324    -1.114 r  generated_clock/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.639     0.525    generated_clock/inst/clk_275_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     0.616 r  generated_clock/inst/clkout6_buf/O
                         net (fo=1328, routed)        1.605     2.221    SSB/JA_OBUF[1]
    SLICE_X3Y95          FDRE                                         r  SSB/clk_cnt_reg[5]/C
                         clock pessimism              0.480     2.702    
                         clock uncertainty           -0.062     2.639    
    SLICE_X3Y95          FDRE (Setup_fdre_C_D)        0.032     2.671    SSB/clk_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                          2.671    
                         arrival time                          -2.591    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.085ns  (required time - arrival time)
  Source:                 SSB/clk_cnt_reg[29]_bret/C
                            (rising edge-triggered cell FDRE clocked by clk_275_clk_wiz_0_1  {rise@0.000ns fall@1.818ns period=3.636ns})
  Destination:            SSB/clk_cnt_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_275_clk_wiz_0  {rise@0.000ns fall@1.818ns period=3.636ns})
  Path Group:             clk_275_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.636ns  (clk_275_clk_wiz_0 rise@3.636ns - clk_275_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.416ns  (logic 0.952ns (27.871%)  route 2.464ns (72.129%))
  Logic Levels:           4  (LUT4=1 LUT5=3)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.415ns = ( 2.221 - 3.636 ) 
    Source Clock Delay      (SCD):    -0.830ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.103ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_275_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_275_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout6_buf/O
                         net (fo=1328, routed)        1.710    -0.830    SSB/JA_OBUF[1]
    SLICE_X3Y100         FDRE                                         r  SSB/clk_cnt_reg[29]_bret/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y100         FDRE (Prop_fdre_C_Q)         0.456    -0.374 r  SSB/clk_cnt_reg[29]_bret/Q
                         net (fo=1, routed)           0.789     0.415    SSB/clk_cnt_reg[29]_bret_n_0
    SLICE_X1Y100         LUT5 (Prop_lut5_I0_O)        0.124     0.539 r  SSB/clk_cnt[31]_bret__3_i_4/O
                         net (fo=2, routed)           0.634     1.173    SSB/clk_cnt[29]
    SLICE_X3Y99          LUT4 (Prop_lut4_I0_O)        0.124     1.297 r  SSB/clk_cnt[31]_bret__0_i_3/O
                         net (fo=2, routed)           0.308     1.604    SSB/clk_cnt[31]_bret__0_i_3_n_0
    SLICE_X3Y98          LUT5 (Prop_lut5_I4_O)        0.124     1.728 r  SSB/clk_cnt[31]_bret__0_i_1/O
                         net (fo=33, routed)          0.733     2.462    SSB/clk_cnt[31]_bret__0_i_1_n_0
    SLICE_X3Y95          LUT5 (Prop_lut5_I1_O)        0.124     2.586 r  SSB/clk_cnt[6]_i_1/O
                         net (fo=1, routed)           0.000     2.586    SSB/clk_cnt[6]
    SLICE_X3Y95          FDRE                                         r  SSB/clk_cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_275_clk_wiz_0 rise edge)
                                                      3.636     3.636 r  
    E3                                                0.000     3.636 r  clk (IN)
                         net (fo=0)                   0.000     3.636    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     5.048 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.209    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -7.324    -1.114 r  generated_clock/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.639     0.525    generated_clock/inst/clk_275_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     0.616 r  generated_clock/inst/clkout6_buf/O
                         net (fo=1328, routed)        1.605     2.221    SSB/JA_OBUF[1]
    SLICE_X3Y95          FDRE                                         r  SSB/clk_cnt_reg[6]/C
                         clock pessimism              0.480     2.702    
                         clock uncertainty           -0.062     2.639    
    SLICE_X3Y95          FDRE (Setup_fdre_C_D)        0.031     2.670    SSB/clk_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                          2.670    
                         arrival time                          -2.586    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.109ns  (required time - arrival time)
  Source:                 SSB/clk_cnt_reg[29]_bret/C
                            (rising edge-triggered cell FDRE clocked by clk_275_clk_wiz_0_1  {rise@0.000ns fall@1.818ns period=3.636ns})
  Destination:            SSB/clk_cnt_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_275_clk_wiz_0  {rise@0.000ns fall@1.818ns period=3.636ns})
  Path Group:             clk_275_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.636ns  (clk_275_clk_wiz_0 rise@3.636ns - clk_275_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.392ns  (logic 0.952ns (28.065%)  route 2.440ns (71.935%))
  Logic Levels:           4  (LUT4=1 LUT5=3)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.414ns = ( 2.222 - 3.636 ) 
    Source Clock Delay      (SCD):    -0.830ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.103ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_275_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_275_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout6_buf/O
                         net (fo=1328, routed)        1.710    -0.830    SSB/JA_OBUF[1]
    SLICE_X3Y100         FDRE                                         r  SSB/clk_cnt_reg[29]_bret/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y100         FDRE (Prop_fdre_C_Q)         0.456    -0.374 r  SSB/clk_cnt_reg[29]_bret/Q
                         net (fo=1, routed)           0.789     0.415    SSB/clk_cnt_reg[29]_bret_n_0
    SLICE_X1Y100         LUT5 (Prop_lut5_I0_O)        0.124     0.539 r  SSB/clk_cnt[31]_bret__3_i_4/O
                         net (fo=2, routed)           0.634     1.173    SSB/clk_cnt[29]
    SLICE_X3Y99          LUT4 (Prop_lut4_I0_O)        0.124     1.297 r  SSB/clk_cnt[31]_bret__0_i_3/O
                         net (fo=2, routed)           0.308     1.604    SSB/clk_cnt[31]_bret__0_i_3_n_0
    SLICE_X3Y98          LUT5 (Prop_lut5_I4_O)        0.124     1.728 r  SSB/clk_cnt[31]_bret__0_i_1/O
                         net (fo=33, routed)          0.710     2.438    SSB/clk_cnt[31]_bret__0_i_1_n_0
    SLICE_X0Y98          LUT5 (Prop_lut5_I1_O)        0.124     2.562 r  SSB/clk_cnt[25]_i_1/O
                         net (fo=1, routed)           0.000     2.562    SSB/clk_cnt[25]
    SLICE_X0Y98          FDRE                                         r  SSB/clk_cnt_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_275_clk_wiz_0 rise edge)
                                                      3.636     3.636 r  
    E3                                                0.000     3.636 r  clk (IN)
                         net (fo=0)                   0.000     3.636    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     5.048 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.209    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -7.324    -1.114 r  generated_clock/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.639     0.525    generated_clock/inst/clk_275_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     0.616 r  generated_clock/inst/clkout6_buf/O
                         net (fo=1328, routed)        1.606     2.222    SSB/JA_OBUF[1]
    SLICE_X0Y98          FDRE                                         r  SSB/clk_cnt_reg[25]/C
                         clock pessimism              0.480     2.703    
                         clock uncertainty           -0.062     2.640    
    SLICE_X0Y98          FDRE (Setup_fdre_C_D)        0.031     2.671    SSB/clk_cnt_reg[25]
  -------------------------------------------------------------------
                         required time                          2.671    
                         arrival time                          -2.562    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.115ns  (required time - arrival time)
  Source:                 SSB/clk_cnt_reg[29]_bret/C
                            (rising edge-triggered cell FDRE clocked by clk_275_clk_wiz_0_1  {rise@0.000ns fall@1.818ns period=3.636ns})
  Destination:            SSB/clk_cnt_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_275_clk_wiz_0  {rise@0.000ns fall@1.818ns period=3.636ns})
  Path Group:             clk_275_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.636ns  (clk_275_clk_wiz_0 rise@3.636ns - clk_275_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.387ns  (logic 0.952ns (28.106%)  route 2.435ns (71.894%))
  Logic Levels:           4  (LUT4=1 LUT5=3)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.414ns = ( 2.222 - 3.636 ) 
    Source Clock Delay      (SCD):    -0.830ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.103ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_275_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_275_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout6_buf/O
                         net (fo=1328, routed)        1.710    -0.830    SSB/JA_OBUF[1]
    SLICE_X3Y100         FDRE                                         r  SSB/clk_cnt_reg[29]_bret/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y100         FDRE (Prop_fdre_C_Q)         0.456    -0.374 r  SSB/clk_cnt_reg[29]_bret/Q
                         net (fo=1, routed)           0.789     0.415    SSB/clk_cnt_reg[29]_bret_n_0
    SLICE_X1Y100         LUT5 (Prop_lut5_I0_O)        0.124     0.539 r  SSB/clk_cnt[31]_bret__3_i_4/O
                         net (fo=2, routed)           0.634     1.173    SSB/clk_cnt[29]
    SLICE_X3Y99          LUT4 (Prop_lut4_I0_O)        0.124     1.297 r  SSB/clk_cnt[31]_bret__0_i_3/O
                         net (fo=2, routed)           0.308     1.604    SSB/clk_cnt[31]_bret__0_i_3_n_0
    SLICE_X3Y98          LUT5 (Prop_lut5_I4_O)        0.124     1.728 r  SSB/clk_cnt[31]_bret__0_i_1/O
                         net (fo=33, routed)          0.705     2.433    SSB/clk_cnt[31]_bret__0_i_1_n_0
    SLICE_X3Y99          LUT5 (Prop_lut5_I1_O)        0.124     2.557 r  SSB/clk_cnt[24]_i_1/O
                         net (fo=1, routed)           0.000     2.557    SSB/clk_cnt[24]
    SLICE_X3Y99          FDRE                                         r  SSB/clk_cnt_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_275_clk_wiz_0 rise edge)
                                                      3.636     3.636 r  
    E3                                                0.000     3.636 r  clk (IN)
                         net (fo=0)                   0.000     3.636    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     5.048 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.209    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -7.324    -1.114 r  generated_clock/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.639     0.525    generated_clock/inst/clk_275_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     0.616 r  generated_clock/inst/clkout6_buf/O
                         net (fo=1328, routed)        1.606     2.222    SSB/JA_OBUF[1]
    SLICE_X3Y99          FDRE                                         r  SSB/clk_cnt_reg[24]/C
                         clock pessimism              0.480     2.703    
                         clock uncertainty           -0.062     2.640    
    SLICE_X3Y99          FDRE (Setup_fdre_C_D)        0.032     2.672    SSB/clk_cnt_reg[24]
  -------------------------------------------------------------------
                         required time                          2.672    
                         arrival time                          -2.557    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.117ns  (required time - arrival time)
  Source:                 SSB/clk_cnt_reg[29]_bret/C
                            (rising edge-triggered cell FDRE clocked by clk_275_clk_wiz_0_1  {rise@0.000ns fall@1.818ns period=3.636ns})
  Destination:            SSB/clk_cnt_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_275_clk_wiz_0  {rise@0.000ns fall@1.818ns period=3.636ns})
  Path Group:             clk_275_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.636ns  (clk_275_clk_wiz_0 rise@3.636ns - clk_275_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.384ns  (logic 0.952ns (28.131%)  route 2.432ns (71.869%))
  Logic Levels:           4  (LUT4=1 LUT5=3)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.415ns = ( 2.221 - 3.636 ) 
    Source Clock Delay      (SCD):    -0.830ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.103ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_275_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_275_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout6_buf/O
                         net (fo=1328, routed)        1.710    -0.830    SSB/JA_OBUF[1]
    SLICE_X3Y100         FDRE                                         r  SSB/clk_cnt_reg[29]_bret/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y100         FDRE (Prop_fdre_C_Q)         0.456    -0.374 r  SSB/clk_cnt_reg[29]_bret/Q
                         net (fo=1, routed)           0.789     0.415    SSB/clk_cnt_reg[29]_bret_n_0
    SLICE_X1Y100         LUT5 (Prop_lut5_I0_O)        0.124     0.539 r  SSB/clk_cnt[31]_bret__3_i_4/O
                         net (fo=2, routed)           0.634     1.173    SSB/clk_cnt[29]
    SLICE_X3Y99          LUT4 (Prop_lut4_I0_O)        0.124     1.297 r  SSB/clk_cnt[31]_bret__0_i_3/O
                         net (fo=2, routed)           0.308     1.604    SSB/clk_cnt[31]_bret__0_i_3_n_0
    SLICE_X3Y98          LUT5 (Prop_lut5_I4_O)        0.124     1.728 r  SSB/clk_cnt[31]_bret__0_i_1/O
                         net (fo=33, routed)          0.702     2.430    SSB/clk_cnt[31]_bret__0_i_1_n_0
    SLICE_X0Y96          LUT5 (Prop_lut5_I1_O)        0.124     2.554 r  SSB/clk_cnt[20]_i_1/O
                         net (fo=1, routed)           0.000     2.554    SSB/clk_cnt[20]
    SLICE_X0Y96          FDRE                                         r  SSB/clk_cnt_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_275_clk_wiz_0 rise edge)
                                                      3.636     3.636 r  
    E3                                                0.000     3.636 r  clk (IN)
                         net (fo=0)                   0.000     3.636    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     5.048 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.209    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -7.324    -1.114 r  generated_clock/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.639     0.525    generated_clock/inst/clk_275_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     0.616 r  generated_clock/inst/clkout6_buf/O
                         net (fo=1328, routed)        1.605     2.221    SSB/JA_OBUF[1]
    SLICE_X0Y96          FDRE                                         r  SSB/clk_cnt_reg[20]/C
                         clock pessimism              0.480     2.702    
                         clock uncertainty           -0.062     2.639    
    SLICE_X0Y96          FDRE (Setup_fdre_C_D)        0.032     2.671    SSB/clk_cnt_reg[20]
  -------------------------------------------------------------------
                         required time                          2.671    
                         arrival time                          -2.554    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.139ns  (required time - arrival time)
  Source:                 SSB/clk_cnt_reg[29]_bret/C
                            (rising edge-triggered cell FDRE clocked by clk_275_clk_wiz_0_1  {rise@0.000ns fall@1.818ns period=3.636ns})
  Destination:            SSB/clk_cnt_reg[31]_bret__0/D
                            (rising edge-triggered cell FDRE clocked by clk_275_clk_wiz_0  {rise@0.000ns fall@1.818ns period=3.636ns})
  Path Group:             clk_275_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.636ns  (clk_275_clk_wiz_0 rise@3.636ns - clk_275_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.348ns  (logic 0.828ns (24.731%)  route 2.520ns (75.269%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.431ns = ( 2.205 - 3.636 ) 
    Source Clock Delay      (SCD):    -0.830ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.103ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_275_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_275_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout6_buf/O
                         net (fo=1328, routed)        1.710    -0.830    SSB/JA_OBUF[1]
    SLICE_X3Y100         FDRE                                         r  SSB/clk_cnt_reg[29]_bret/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y100         FDRE (Prop_fdre_C_Q)         0.456    -0.374 r  SSB/clk_cnt_reg[29]_bret/Q
                         net (fo=1, routed)           0.789     0.415    SSB/clk_cnt_reg[29]_bret_n_0
    SLICE_X1Y100         LUT5 (Prop_lut5_I0_O)        0.124     0.539 r  SSB/clk_cnt[31]_bret__3_i_4/O
                         net (fo=2, routed)           0.634     1.173    SSB/clk_cnt[29]
    SLICE_X3Y99          LUT4 (Prop_lut4_I0_O)        0.124     1.297 r  SSB/clk_cnt[31]_bret__0_i_3/O
                         net (fo=2, routed)           0.308     1.604    SSB/clk_cnt[31]_bret__0_i_3_n_0
    SLICE_X3Y98          LUT5 (Prop_lut5_I4_O)        0.124     1.728 r  SSB/clk_cnt[31]_bret__0_i_1/O
                         net (fo=33, routed)          0.790     2.518    SSB/clk_cnt[31]_bret__0_i_1_n_0
    SLICE_X0Y100         FDRE                                         r  SSB/clk_cnt_reg[31]_bret__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_275_clk_wiz_0 rise edge)
                                                      3.636     3.636 r  
    E3                                                0.000     3.636 r  clk (IN)
                         net (fo=0)                   0.000     3.636    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     5.048 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.209    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -7.324    -1.114 r  generated_clock/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.639     0.525    generated_clock/inst/clk_275_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     0.616 r  generated_clock/inst/clkout6_buf/O
                         net (fo=1328, routed)        1.590     2.205    SSB/JA_OBUF[1]
    SLICE_X0Y100         FDRE                                         r  SSB/clk_cnt_reg[31]_bret__0/C
                         clock pessimism              0.576     2.781    
                         clock uncertainty           -0.062     2.719    
    SLICE_X0Y100         FDRE (Setup_fdre_C_D)       -0.062     2.657    SSB/clk_cnt_reg[31]_bret__0
  -------------------------------------------------------------------
                         required time                          2.657    
                         arrival time                          -2.518    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.155ns  (required time - arrival time)
  Source:                 SSB/clk_cnt_reg[29]_bret/C
                            (rising edge-triggered cell FDRE clocked by clk_275_clk_wiz_0_1  {rise@0.000ns fall@1.818ns period=3.636ns})
  Destination:            SSB/clk_cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_275_clk_wiz_0  {rise@0.000ns fall@1.818ns period=3.636ns})
  Path Group:             clk_275_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.636ns  (clk_275_clk_wiz_0 rise@3.636ns - clk_275_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.346ns  (logic 0.952ns (28.456%)  route 2.394ns (71.544%))
  Logic Levels:           4  (LUT4=1 LUT5=3)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.415ns = ( 2.221 - 3.636 ) 
    Source Clock Delay      (SCD):    -0.830ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.103ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_275_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_275_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout6_buf/O
                         net (fo=1328, routed)        1.710    -0.830    SSB/JA_OBUF[1]
    SLICE_X3Y100         FDRE                                         r  SSB/clk_cnt_reg[29]_bret/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y100         FDRE (Prop_fdre_C_Q)         0.456    -0.374 r  SSB/clk_cnt_reg[29]_bret/Q
                         net (fo=1, routed)           0.789     0.415    SSB/clk_cnt_reg[29]_bret_n_0
    SLICE_X1Y100         LUT5 (Prop_lut5_I0_O)        0.124     0.539 r  SSB/clk_cnt[31]_bret__3_i_4/O
                         net (fo=2, routed)           0.634     1.173    SSB/clk_cnt[29]
    SLICE_X3Y99          LUT4 (Prop_lut4_I0_O)        0.124     1.297 r  SSB/clk_cnt[31]_bret__0_i_3/O
                         net (fo=2, routed)           0.308     1.604    SSB/clk_cnt[31]_bret__0_i_3_n_0
    SLICE_X3Y98          LUT5 (Prop_lut5_I4_O)        0.124     1.728 r  SSB/clk_cnt[31]_bret__0_i_1/O
                         net (fo=33, routed)          0.663     2.391    SSB/clk_cnt[31]_bret__0_i_1_n_0
    SLICE_X3Y96          LUT5 (Prop_lut5_I1_O)        0.124     2.515 r  SSB/clk_cnt[2]_i_1/O
                         net (fo=1, routed)           0.000     2.515    SSB/clk_cnt[2]
    SLICE_X3Y96          FDRE                                         r  SSB/clk_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_275_clk_wiz_0 rise edge)
                                                      3.636     3.636 r  
    E3                                                0.000     3.636 r  clk (IN)
                         net (fo=0)                   0.000     3.636    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     5.048 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.209    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -7.324    -1.114 r  generated_clock/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.639     0.525    generated_clock/inst/clk_275_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     0.616 r  generated_clock/inst/clkout6_buf/O
                         net (fo=1328, routed)        1.605     2.221    SSB/JA_OBUF[1]
    SLICE_X3Y96          FDRE                                         r  SSB/clk_cnt_reg[2]/C
                         clock pessimism              0.480     2.702    
                         clock uncertainty           -0.062     2.639    
    SLICE_X3Y96          FDRE (Setup_fdre_C_D)        0.031     2.670    SSB/clk_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          2.670    
                         arrival time                          -2.515    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.194ns  (required time - arrival time)
  Source:                 SSB/clk_cnt_reg[29]_bret/C
                            (rising edge-triggered cell FDRE clocked by clk_275_clk_wiz_0_1  {rise@0.000ns fall@1.818ns period=3.636ns})
  Destination:            SSB/clk_cnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_275_clk_wiz_0  {rise@0.000ns fall@1.818ns period=3.636ns})
  Path Group:             clk_275_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.636ns  (clk_275_clk_wiz_0 rise@3.636ns - clk_275_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.306ns  (logic 0.952ns (28.794%)  route 2.354ns (71.206%))
  Logic Levels:           4  (LUT4=1 LUT5=3)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns = ( 2.220 - 3.636 ) 
    Source Clock Delay      (SCD):    -0.830ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.103ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_275_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_275_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout6_buf/O
                         net (fo=1328, routed)        1.710    -0.830    SSB/JA_OBUF[1]
    SLICE_X3Y100         FDRE                                         r  SSB/clk_cnt_reg[29]_bret/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y100         FDRE (Prop_fdre_C_Q)         0.456    -0.374 r  SSB/clk_cnt_reg[29]_bret/Q
                         net (fo=1, routed)           0.789     0.415    SSB/clk_cnt_reg[29]_bret_n_0
    SLICE_X1Y100         LUT5 (Prop_lut5_I0_O)        0.124     0.539 r  SSB/clk_cnt[31]_bret__3_i_4/O
                         net (fo=2, routed)           0.634     1.173    SSB/clk_cnt[29]
    SLICE_X3Y99          LUT4 (Prop_lut4_I0_O)        0.124     1.297 r  SSB/clk_cnt[31]_bret__0_i_3/O
                         net (fo=2, routed)           0.308     1.604    SSB/clk_cnt[31]_bret__0_i_3_n_0
    SLICE_X3Y98          LUT5 (Prop_lut5_I4_O)        0.124     1.728 r  SSB/clk_cnt[31]_bret__0_i_1/O
                         net (fo=33, routed)          0.624     2.352    SSB/clk_cnt[31]_bret__0_i_1_n_0
    SLICE_X4Y97          LUT5 (Prop_lut5_I1_O)        0.124     2.476 r  SSB/clk_cnt[3]_i_1/O
                         net (fo=1, routed)           0.000     2.476    SSB/clk_cnt[3]
    SLICE_X4Y97          FDRE                                         r  SSB/clk_cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_275_clk_wiz_0 rise edge)
                                                      3.636     3.636 r  
    E3                                                0.000     3.636 r  clk (IN)
                         net (fo=0)                   0.000     3.636    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     5.048 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.209    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -7.324    -1.114 r  generated_clock/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.639     0.525    generated_clock/inst/clk_275_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     0.616 r  generated_clock/inst/clkout6_buf/O
                         net (fo=1328, routed)        1.604     2.220    SSB/JA_OBUF[1]
    SLICE_X4Y97          FDRE                                         r  SSB/clk_cnt_reg[3]/C
                         clock pessimism              0.480     2.701    
                         clock uncertainty           -0.062     2.638    
    SLICE_X4Y97          FDRE (Setup_fdre_C_D)        0.032     2.670    SSB/clk_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          2.670    
                         arrival time                          -2.476    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.199ns  (required time - arrival time)
  Source:                 position_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_275_clk_wiz_0_1  {rise@0.000ns fall@1.818ns period=3.636ns})
  Destination:            inputs_reg[6][2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_275_clk_wiz_0  {rise@0.000ns fall@1.818ns period=3.636ns})
  Path Group:             clk_275_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.636ns  (clk_275_clk_wiz_0 rise@3.636ns - clk_275_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.046ns  (logic 0.580ns (19.044%)  route 2.466ns (80.956%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 2.128 - 3.636 ) 
    Source Clock Delay      (SCD):    -0.825ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.103ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_275_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_275_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout6_buf/O
                         net (fo=1328, routed)        1.715    -0.825    JA_OBUF[4]
    SLICE_X7Y82          FDRE                                         r  position_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y82          FDRE (Prop_fdre_C_Q)         0.456    -0.369 r  position_reg[1]/Q
                         net (fo=81, routed)          1.505     1.136    position[1]
    SLICE_X13Y84         LUT4 (Prop_lut4_I2_O)        0.124     1.260 r  inputs[6][15]_i_1/O
                         net (fo=16, routed)          0.961     2.221    inputs[6][15]_i_1_n_0
    SLICE_X11Y73         FDRE                                         r  inputs_reg[6][2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_275_clk_wiz_0 rise edge)
                                                      3.636     3.636 r  
    E3                                                0.000     3.636 r  clk (IN)
                         net (fo=0)                   0.000     3.636    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     5.048 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.209    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -7.324    -1.114 r  generated_clock/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.639     0.525    generated_clock/inst/clk_275_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     0.616 r  generated_clock/inst/clkout6_buf/O
                         net (fo=1328, routed)        1.512     2.128    JA_OBUF[4]
    SLICE_X11Y73         FDRE                                         r  inputs_reg[6][2]/C
                         clock pessimism              0.559     2.688    
                         clock uncertainty           -0.062     2.625    
    SLICE_X11Y73         FDRE (Setup_fdre_C_CE)      -0.205     2.420    inputs_reg[6][2]
  -------------------------------------------------------------------
                         required time                          2.420    
                         arrival time                          -2.221    
  -------------------------------------------------------------------
                         slack                                  0.199    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 SSB/clk_cnt_reg[28]_bret__2/C
                            (rising edge-triggered cell FDRE clocked by clk_275_clk_wiz_0_1  {rise@0.000ns fall@1.818ns period=3.636ns})
  Destination:            SSB/clk_cnt_reg[29]_bret__3/D
                            (rising edge-triggered cell FDRE clocked by clk_275_clk_wiz_0  {rise@0.000ns fall@1.818ns period=3.636ns})
  Path Group:             clk_275_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_275_clk_wiz_0 rise@0.000ns - clk_275_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.467ns  (logic 0.355ns (76.067%)  route 0.112ns (23.933%))
  Logic Levels:           3  (CARRY4=2 LUT5=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.103ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_275_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_275_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout6_buf/O
                         net (fo=1328, routed)        0.605    -0.559    SSB/JA_OBUF[1]
    SLICE_X0Y99          FDRE                                         r  SSB/clk_cnt_reg[28]_bret__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y99          FDRE (Prop_fdre_C_Q)         0.141    -0.418 r  SSB/clk_cnt_reg[28]_bret__2/Q
                         net (fo=1, routed)           0.111    -0.307    SSB/clk_cnt_reg[28]_bret__2_n_0
    SLICE_X1Y99          LUT5 (Prop_lut5_I3_O)        0.045    -0.262 r  SSB/clk_cnt[28]_bret__3_i_2/O
                         net (fo=2, routed)           0.000    -0.262    SSB/clk_cnt[28]
    SLICE_X1Y99          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115    -0.147 r  SSB/clk_cnt_reg[28]_bret__3_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.147    SSB/clk_cnt_reg[28]_bret__3_i_1_n_0
    SLICE_X1Y100         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054    -0.093 r  SSB/clk_cnt_reg[31]_bret__3_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.093    SSB/clk_cnt_reg[31]_bret__3_i_1_n_7
    SLICE_X1Y100         FDRE                                         r  SSB/clk_cnt_reg[29]_bret__3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_275_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_275_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout6_buf/O
                         net (fo=1328, routed)        0.872    -0.801    SSB/JA_OBUF[1]
    SLICE_X1Y100         FDRE                                         r  SSB/clk_cnt_reg[29]_bret__3/C
                         clock pessimism              0.509    -0.292    
                         clock uncertainty            0.062    -0.230    
    SLICE_X1Y100         FDRE (Hold_fdre_C_D)         0.105    -0.125    SSB/clk_cnt_reg[29]_bret__3
  -------------------------------------------------------------------
                         required time                          0.125    
                         arrival time                          -0.093    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 SSB/clk_cnt_reg[28]_bret__2/C
                            (rising edge-triggered cell FDRE clocked by clk_275_clk_wiz_0_1  {rise@0.000ns fall@1.818ns period=3.636ns})
  Destination:            SSB/clk_cnt_reg[31]_bret__3/D
                            (rising edge-triggered cell FDRE clocked by clk_275_clk_wiz_0  {rise@0.000ns fall@1.818ns period=3.636ns})
  Path Group:             clk_275_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_275_clk_wiz_0 rise@0.000ns - clk_275_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.478ns  (logic 0.366ns (76.618%)  route 0.112ns (23.382%))
  Logic Levels:           3  (CARRY4=2 LUT5=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.103ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_275_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_275_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout6_buf/O
                         net (fo=1328, routed)        0.605    -0.559    SSB/JA_OBUF[1]
    SLICE_X0Y99          FDRE                                         r  SSB/clk_cnt_reg[28]_bret__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y99          FDRE (Prop_fdre_C_Q)         0.141    -0.418 r  SSB/clk_cnt_reg[28]_bret__2/Q
                         net (fo=1, routed)           0.111    -0.307    SSB/clk_cnt_reg[28]_bret__2_n_0
    SLICE_X1Y99          LUT5 (Prop_lut5_I3_O)        0.045    -0.262 r  SSB/clk_cnt[28]_bret__3_i_2/O
                         net (fo=2, routed)           0.000    -0.262    SSB/clk_cnt[28]
    SLICE_X1Y99          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115    -0.147 r  SSB/clk_cnt_reg[28]_bret__3_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.147    SSB/clk_cnt_reg[28]_bret__3_i_1_n_0
    SLICE_X1Y100         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065    -0.082 r  SSB/clk_cnt_reg[31]_bret__3_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.082    SSB/clk_cnt_reg[31]_bret__3_i_1_n_5
    SLICE_X1Y100         FDRE                                         r  SSB/clk_cnt_reg[31]_bret__3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_275_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_275_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout6_buf/O
                         net (fo=1328, routed)        0.872    -0.801    SSB/JA_OBUF[1]
    SLICE_X1Y100         FDRE                                         r  SSB/clk_cnt_reg[31]_bret__3/C
                         clock pessimism              0.509    -0.292    
                         clock uncertainty            0.062    -0.230    
    SLICE_X1Y100         FDRE (Hold_fdre_C_D)         0.105    -0.125    SSB/clk_cnt_reg[31]_bret__3
  -------------------------------------------------------------------
                         required time                          0.125    
                         arrival time                          -0.082    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 position_tmp_reg[8][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_275_clk_wiz_0_1  {rise@0.000ns fall@1.818ns period=3.636ns})
  Destination:            position_tmp_transpose_reg[3][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_275_clk_wiz_0  {rise@0.000ns fall@1.818ns period=3.636ns})
  Path Group:             clk_275_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_275_clk_wiz_0 rise@0.000ns - clk_275_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.103ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_275_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_275_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout6_buf/O
                         net (fo=1328, routed)        0.574    -0.590    JA_OBUF[4]
    SLICE_X9Y92          FDRE                                         r  position_tmp_reg[8][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y92          FDRE (Prop_fdre_C_Q)         0.141    -0.449 r  position_tmp_reg[8][3]/Q
                         net (fo=1, routed)           0.056    -0.393    position_tmp_reg[8][3]
    SLICE_X9Y92          FDRE                                         r  position_tmp_transpose_reg[3][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_275_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_275_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout6_buf/O
                         net (fo=1328, routed)        0.845    -0.828    JA_OBUF[4]
    SLICE_X9Y92          FDRE                                         r  position_tmp_transpose_reg[3][8]/C
                         clock pessimism              0.238    -0.590    
                         clock uncertainty            0.062    -0.528    
    SLICE_X9Y92          FDRE (Hold_fdre_C_D)         0.078    -0.450    position_tmp_transpose_reg[3][8]
  -------------------------------------------------------------------
                         required time                          0.450    
                         arrival time                          -0.393    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 position_tmp_reg[10][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_275_clk_wiz_0_1  {rise@0.000ns fall@1.818ns period=3.636ns})
  Destination:            position_tmp_transpose_reg[3][10]/D
                            (rising edge-triggered cell FDRE clocked by clk_275_clk_wiz_0  {rise@0.000ns fall@1.818ns period=3.636ns})
  Path Group:             clk_275_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_275_clk_wiz_0 rise@0.000ns - clk_275_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.103ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_275_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_275_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout6_buf/O
                         net (fo=1328, routed)        0.574    -0.590    JA_OBUF[4]
    SLICE_X9Y92          FDRE                                         r  position_tmp_reg[10][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y92          FDRE (Prop_fdre_C_Q)         0.141    -0.449 r  position_tmp_reg[10][3]/Q
                         net (fo=1, routed)           0.056    -0.393    position_tmp_reg[10][3]
    SLICE_X9Y92          FDRE                                         r  position_tmp_transpose_reg[3][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_275_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_275_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout6_buf/O
                         net (fo=1328, routed)        0.845    -0.828    JA_OBUF[4]
    SLICE_X9Y92          FDRE                                         r  position_tmp_transpose_reg[3][10]/C
                         clock pessimism              0.238    -0.590    
                         clock uncertainty            0.062    -0.528    
    SLICE_X9Y92          FDRE (Hold_fdre_C_D)         0.076    -0.452    position_tmp_transpose_reg[3][10]
  -------------------------------------------------------------------
                         required time                          0.452    
                         arrival time                          -0.393    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 SSB/clk_cnt_reg[30]_bret__0/C
                            (rising edge-triggered cell FDRE clocked by clk_275_clk_wiz_0_1  {rise@0.000ns fall@1.818ns period=3.636ns})
  Destination:            SSB/clk_cnt_reg[30]_bret__3/D
                            (rising edge-triggered cell FDRE clocked by clk_275_clk_wiz_0  {rise@0.000ns fall@1.818ns period=3.636ns})
  Path Group:             clk_275_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_275_clk_wiz_0 rise@0.000ns - clk_275_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.494ns  (logic 0.251ns (50.837%)  route 0.243ns (49.163%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.103ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_275_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_275_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout6_buf/O
                         net (fo=1328, routed)        0.605    -0.559    SSB/JA_OBUF[1]
    SLICE_X3Y98          FDRE                                         r  SSB/clk_cnt_reg[30]_bret__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y98          FDRE (Prop_fdre_C_Q)         0.141    -0.418 r  SSB/clk_cnt_reg[30]_bret__0/Q
                         net (fo=1, routed)           0.243    -0.176    SSB/clk_cnt_reg[30]_bret__0_n_0
    SLICE_X1Y100         LUT5 (Prop_lut5_I1_O)        0.045    -0.131 r  SSB/clk_cnt[31]_bret__3_i_3/O
                         net (fo=2, routed)           0.000    -0.131    SSB/clk_cnt[30]
    SLICE_X1Y100         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065    -0.066 r  SSB/clk_cnt_reg[31]_bret__3_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.066    SSB/clk_cnt_reg[31]_bret__3_i_1_n_6
    SLICE_X1Y100         FDRE                                         r  SSB/clk_cnt_reg[30]_bret__3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_275_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_275_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout6_buf/O
                         net (fo=1328, routed)        0.872    -0.801    SSB/JA_OBUF[1]
    SLICE_X1Y100         FDRE                                         r  SSB/clk_cnt_reg[30]_bret__3/C
                         clock pessimism              0.509    -0.292    
                         clock uncertainty            0.062    -0.230    
    SLICE_X1Y100         FDRE (Hold_fdre_C_D)         0.105    -0.125    SSB/clk_cnt_reg[30]_bret__3
  -------------------------------------------------------------------
                         required time                          0.125    
                         arrival time                          -0.066    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 DB/shift_swtch0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_275_clk_wiz_0_1  {rise@0.000ns fall@1.818ns period=3.636ns})
  Destination:            DB/swtch_db_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_275_clk_wiz_0  {rise@0.000ns fall@1.818ns period=3.636ns})
  Path Group:             clk_275_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_275_clk_wiz_0 rise@0.000ns - clk_275_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.186ns (64.769%)  route 0.101ns (35.231%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.103ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_275_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_275_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout6_buf/O
                         net (fo=1328, routed)        0.599    -0.565    DB/clk_275
    SLICE_X1Y101         FDRE                                         r  DB/shift_swtch0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y101         FDRE (Prop_fdre_C_Q)         0.141    -0.424 r  DB/shift_swtch0_reg[3]/Q
                         net (fo=1, routed)           0.101    -0.323    DB/shift_swtch0[3]
    SLICE_X2Y101         LUT5 (Prop_lut5_I0_O)        0.045    -0.278 r  DB/swtch_db[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.278    DB/swtch_db[0]_i_1_n_0
    SLICE_X2Y101         FDRE                                         r  DB/swtch_db_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_275_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_275_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout6_buf/O
                         net (fo=1328, routed)        0.872    -0.801    DB/clk_275
    SLICE_X2Y101         FDRE                                         r  DB/swtch_db_reg[0]/C
                         clock pessimism              0.252    -0.549    
                         clock uncertainty            0.062    -0.487    
    SLICE_X2Y101         FDRE (Hold_fdre_C_D)         0.120    -0.367    DB/swtch_db_reg[0]
  -------------------------------------------------------------------
                         required time                          0.367    
                         arrival time                          -0.278    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 DB/shift_pb1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_275_clk_wiz_0_1  {rise@0.000ns fall@1.818ns period=3.636ns})
  Destination:            DB/pbtn_db_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_275_clk_wiz_0  {rise@0.000ns fall@1.818ns period=3.636ns})
  Path Group:             clk_275_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_275_clk_wiz_0 rise@0.000ns - clk_275_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.186ns (64.769%)  route 0.101ns (35.231%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.103ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_275_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_275_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout6_buf/O
                         net (fo=1328, routed)        0.604    -0.560    DB/clk_275
    SLICE_X1Y93          FDRE                                         r  DB/shift_pb1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y93          FDRE (Prop_fdre_C_Q)         0.141    -0.419 r  DB/shift_pb1_reg[3]/Q
                         net (fo=1, routed)           0.101    -0.318    DB/shift_pb1[3]
    SLICE_X2Y93          LUT5 (Prop_lut5_I0_O)        0.045    -0.273 r  DB/pbtn_db[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.273    DB/pbtn_db[1]_i_1_n_0
    SLICE_X2Y93          FDRE                                         r  DB/pbtn_db_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_275_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_275_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout6_buf/O
                         net (fo=1328, routed)        0.877    -0.796    DB/clk_275
    SLICE_X2Y93          FDRE                                         r  DB/pbtn_db_reg[1]/C
                         clock pessimism              0.252    -0.544    
                         clock uncertainty            0.062    -0.482    
    SLICE_X2Y93          FDRE (Hold_fdre_C_D)         0.120    -0.362    DB/pbtn_db_reg[1]
  -------------------------------------------------------------------
                         required time                          0.362    
                         arrival time                          -0.273    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 CTL/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_275_clk_wiz_0_1  {rise@0.000ns fall@1.818ns period=3.636ns})
  Destination:            CTL/state_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_275_clk_wiz_0  {rise@0.000ns fall@1.818ns period=3.636ns})
  Path Group:             clk_275_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_275_clk_wiz_0 rise@0.000ns - clk_275_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.186ns (64.755%)  route 0.101ns (35.245%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.103ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_275_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_275_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout6_buf/O
                         net (fo=1328, routed)        0.575    -0.589    CTL/JA_OBUF[0]
    SLICE_X9Y94          FDRE                                         r  CTL/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y94          FDRE (Prop_fdre_C_Q)         0.141    -0.448 r  CTL/state_reg[1]/Q
                         net (fo=3, routed)           0.101    -0.347    CTL/sel[1]
    SLICE_X8Y94          LUT5 (Prop_lut5_I3_O)        0.045    -0.302 r  CTL/control_unit_LUT5_8/O
                         net (fo=1, routed)           0.000    -0.302    CTL/p_1_in[3]
    SLICE_X8Y94          FDRE                                         r  CTL/state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_275_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_275_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout6_buf/O
                         net (fo=1328, routed)        0.846    -0.827    CTL/JA_OBUF[0]
    SLICE_X8Y94          FDRE                                         r  CTL/state_reg[3]/C
                         clock pessimism              0.251    -0.576    
                         clock uncertainty            0.062    -0.514    
    SLICE_X8Y94          FDRE (Hold_fdre_C_D)         0.121    -0.393    CTL/state_reg[3]
  -------------------------------------------------------------------
                         required time                          0.393    
                         arrival time                          -0.302    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 DB/shift_swtch11_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_275_clk_wiz_0_1  {rise@0.000ns fall@1.818ns period=3.636ns})
  Destination:            DB/swtch_db_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_275_clk_wiz_0  {rise@0.000ns fall@1.818ns period=3.636ns})
  Path Group:             clk_275_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_275_clk_wiz_0 rise@0.000ns - clk_275_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.209ns (80.663%)  route 0.050ns (19.337%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.103ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_275_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_275_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout6_buf/O
                         net (fo=1328, routed)        0.591    -0.573    DB/clk_275
    SLICE_X2Y74          FDRE                                         r  DB/shift_swtch11_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y74          FDRE (Prop_fdre_C_Q)         0.164    -0.409 r  DB/shift_swtch11_reg[3]/Q
                         net (fo=1, routed)           0.050    -0.359    DB/shift_swtch11[3]
    SLICE_X3Y74          LUT5 (Prop_lut5_I0_O)        0.045    -0.314 r  DB/swtch_db[11]_i_1/O
                         net (fo=1, routed)           0.000    -0.314    DB/swtch_db[11]_i_1_n_0
    SLICE_X3Y74          FDRE                                         r  DB/swtch_db_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_275_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_275_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout6_buf/O
                         net (fo=1328, routed)        0.861    -0.812    DB/clk_275
    SLICE_X3Y74          FDRE                                         r  DB/swtch_db_reg[11]/C
                         clock pessimism              0.252    -0.560    
                         clock uncertainty            0.062    -0.498    
    SLICE_X3Y74          FDRE (Hold_fdre_C_D)         0.092    -0.406    DB/swtch_db_reg[11]
  -------------------------------------------------------------------
                         required time                          0.406    
                         arrival time                          -0.314    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 position_tmp_reg[3][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_275_clk_wiz_0_1  {rise@0.000ns fall@1.818ns period=3.636ns})
  Destination:            position_tmp_transpose_reg[1][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_275_clk_wiz_0  {rise@0.000ns fall@1.818ns period=3.636ns})
  Path Group:             clk_275_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_275_clk_wiz_0 rise@0.000ns - clk_275_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.103ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_275_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_275_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout6_buf/O
                         net (fo=1328, routed)        0.575    -0.589    JA_OBUF[4]
    SLICE_X10Y93         FDRE                                         r  position_tmp_reg[3][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y93         FDRE (Prop_fdre_C_Q)         0.164    -0.425 r  position_tmp_reg[3][1]/Q
                         net (fo=1, routed)           0.056    -0.369    position_tmp_reg[3][1]
    SLICE_X10Y93         FDRE                                         r  position_tmp_transpose_reg[1][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_275_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_275_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout6_buf/O
                         net (fo=1328, routed)        0.846    -0.827    JA_OBUF[4]
    SLICE_X10Y93         FDRE                                         r  position_tmp_transpose_reg[1][3]/C
                         clock pessimism              0.238    -0.589    
                         clock uncertainty            0.062    -0.527    
    SLICE_X10Y93         FDRE (Hold_fdre_C_D)         0.064    -0.463    position_tmp_transpose_reg[1][3]
  -------------------------------------------------------------------
                         required time                          0.463    
                         arrival time                          -0.369    
  -------------------------------------------------------------------
                         slack                                  0.094    





---------------------------------------------------------------------------------------------------
From Clock:  clk_275_clk_wiz_0
  To Clock:  clk_275_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        0.067ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.032ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.067ns  (required time - arrival time)
  Source:                 SSB/clk_cnt_reg[29]_bret/C
                            (rising edge-triggered cell FDRE clocked by clk_275_clk_wiz_0  {rise@0.000ns fall@1.818ns period=3.636ns})
  Destination:            SSB/clk_cnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_275_clk_wiz_0_1  {rise@0.000ns fall@1.818ns period=3.636ns})
  Path Group:             clk_275_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.636ns  (clk_275_clk_wiz_0_1 rise@3.636ns - clk_275_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.433ns  (logic 0.952ns (27.731%)  route 2.481ns (72.269%))
  Logic Levels:           4  (LUT4=1 LUT5=3)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.415ns = ( 2.221 - 3.636 ) 
    Source Clock Delay      (SCD):    -0.830ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.103ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_275_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_275_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout6_buf/O
                         net (fo=1328, routed)        1.710    -0.830    SSB/JA_OBUF[1]
    SLICE_X3Y100         FDRE                                         r  SSB/clk_cnt_reg[29]_bret/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y100         FDRE (Prop_fdre_C_Q)         0.456    -0.374 r  SSB/clk_cnt_reg[29]_bret/Q
                         net (fo=1, routed)           0.789     0.415    SSB/clk_cnt_reg[29]_bret_n_0
    SLICE_X1Y100         LUT5 (Prop_lut5_I0_O)        0.124     0.539 r  SSB/clk_cnt[31]_bret__3_i_4/O
                         net (fo=2, routed)           0.634     1.173    SSB/clk_cnt[29]
    SLICE_X3Y99          LUT4 (Prop_lut4_I0_O)        0.124     1.297 r  SSB/clk_cnt[31]_bret__0_i_3/O
                         net (fo=2, routed)           0.308     1.604    SSB/clk_cnt[31]_bret__0_i_3_n_0
    SLICE_X3Y98          LUT5 (Prop_lut5_I4_O)        0.124     1.728 r  SSB/clk_cnt[31]_bret__0_i_1/O
                         net (fo=33, routed)          0.751     2.479    SSB/clk_cnt[31]_bret__0_i_1_n_0
    SLICE_X0Y95          LUT5 (Prop_lut5_I1_O)        0.124     2.603 r  SSB/clk_cnt[4]_i_1/O
                         net (fo=1, routed)           0.000     2.603    SSB/clk_cnt[4]
    SLICE_X0Y95          FDRE                                         r  SSB/clk_cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_275_clk_wiz_0_1 rise edge)
                                                      3.636     3.636 r  
    E3                                                0.000     3.636 r  clk (IN)
                         net (fo=0)                   0.000     3.636    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     5.048 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.209    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -7.324    -1.114 r  generated_clock/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.639     0.525    generated_clock/inst/clk_275_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     0.616 r  generated_clock/inst/clkout6_buf/O
                         net (fo=1328, routed)        1.605     2.221    SSB/JA_OBUF[1]
    SLICE_X0Y95          FDRE                                         r  SSB/clk_cnt_reg[4]/C
                         clock pessimism              0.480     2.702    
                         clock uncertainty           -0.062     2.639    
    SLICE_X0Y95          FDRE (Setup_fdre_C_D)        0.031     2.670    SSB/clk_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                          2.670    
                         arrival time                          -2.603    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.081ns  (required time - arrival time)
  Source:                 SSB/clk_cnt_reg[29]_bret/C
                            (rising edge-triggered cell FDRE clocked by clk_275_clk_wiz_0  {rise@0.000ns fall@1.818ns period=3.636ns})
  Destination:            SSB/clk_cnt_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_275_clk_wiz_0_1  {rise@0.000ns fall@1.818ns period=3.636ns})
  Path Group:             clk_275_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.636ns  (clk_275_clk_wiz_0_1 rise@3.636ns - clk_275_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.421ns  (logic 0.952ns (27.830%)  route 2.469ns (72.170%))
  Logic Levels:           4  (LUT4=1 LUT5=3)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.415ns = ( 2.221 - 3.636 ) 
    Source Clock Delay      (SCD):    -0.830ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.103ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_275_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_275_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout6_buf/O
                         net (fo=1328, routed)        1.710    -0.830    SSB/JA_OBUF[1]
    SLICE_X3Y100         FDRE                                         r  SSB/clk_cnt_reg[29]_bret/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y100         FDRE (Prop_fdre_C_Q)         0.456    -0.374 r  SSB/clk_cnt_reg[29]_bret/Q
                         net (fo=1, routed)           0.789     0.415    SSB/clk_cnt_reg[29]_bret_n_0
    SLICE_X1Y100         LUT5 (Prop_lut5_I0_O)        0.124     0.539 r  SSB/clk_cnt[31]_bret__3_i_4/O
                         net (fo=2, routed)           0.634     1.173    SSB/clk_cnt[29]
    SLICE_X3Y99          LUT4 (Prop_lut4_I0_O)        0.124     1.297 r  SSB/clk_cnt[31]_bret__0_i_3/O
                         net (fo=2, routed)           0.308     1.604    SSB/clk_cnt[31]_bret__0_i_3_n_0
    SLICE_X3Y98          LUT5 (Prop_lut5_I4_O)        0.124     1.728 r  SSB/clk_cnt[31]_bret__0_i_1/O
                         net (fo=33, routed)          0.738     2.467    SSB/clk_cnt[31]_bret__0_i_1_n_0
    SLICE_X3Y95          LUT5 (Prop_lut5_I1_O)        0.124     2.591 r  SSB/clk_cnt[5]_i_1/O
                         net (fo=1, routed)           0.000     2.591    SSB/clk_cnt[5]
    SLICE_X3Y95          FDRE                                         r  SSB/clk_cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_275_clk_wiz_0_1 rise edge)
                                                      3.636     3.636 r  
    E3                                                0.000     3.636 r  clk (IN)
                         net (fo=0)                   0.000     3.636    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     5.048 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.209    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -7.324    -1.114 r  generated_clock/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.639     0.525    generated_clock/inst/clk_275_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     0.616 r  generated_clock/inst/clkout6_buf/O
                         net (fo=1328, routed)        1.605     2.221    SSB/JA_OBUF[1]
    SLICE_X3Y95          FDRE                                         r  SSB/clk_cnt_reg[5]/C
                         clock pessimism              0.480     2.702    
                         clock uncertainty           -0.062     2.639    
    SLICE_X3Y95          FDRE (Setup_fdre_C_D)        0.032     2.671    SSB/clk_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                          2.671    
                         arrival time                          -2.591    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.085ns  (required time - arrival time)
  Source:                 SSB/clk_cnt_reg[29]_bret/C
                            (rising edge-triggered cell FDRE clocked by clk_275_clk_wiz_0  {rise@0.000ns fall@1.818ns period=3.636ns})
  Destination:            SSB/clk_cnt_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_275_clk_wiz_0_1  {rise@0.000ns fall@1.818ns period=3.636ns})
  Path Group:             clk_275_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.636ns  (clk_275_clk_wiz_0_1 rise@3.636ns - clk_275_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.416ns  (logic 0.952ns (27.871%)  route 2.464ns (72.129%))
  Logic Levels:           4  (LUT4=1 LUT5=3)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.415ns = ( 2.221 - 3.636 ) 
    Source Clock Delay      (SCD):    -0.830ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.103ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_275_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_275_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout6_buf/O
                         net (fo=1328, routed)        1.710    -0.830    SSB/JA_OBUF[1]
    SLICE_X3Y100         FDRE                                         r  SSB/clk_cnt_reg[29]_bret/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y100         FDRE (Prop_fdre_C_Q)         0.456    -0.374 r  SSB/clk_cnt_reg[29]_bret/Q
                         net (fo=1, routed)           0.789     0.415    SSB/clk_cnt_reg[29]_bret_n_0
    SLICE_X1Y100         LUT5 (Prop_lut5_I0_O)        0.124     0.539 r  SSB/clk_cnt[31]_bret__3_i_4/O
                         net (fo=2, routed)           0.634     1.173    SSB/clk_cnt[29]
    SLICE_X3Y99          LUT4 (Prop_lut4_I0_O)        0.124     1.297 r  SSB/clk_cnt[31]_bret__0_i_3/O
                         net (fo=2, routed)           0.308     1.604    SSB/clk_cnt[31]_bret__0_i_3_n_0
    SLICE_X3Y98          LUT5 (Prop_lut5_I4_O)        0.124     1.728 r  SSB/clk_cnt[31]_bret__0_i_1/O
                         net (fo=33, routed)          0.733     2.462    SSB/clk_cnt[31]_bret__0_i_1_n_0
    SLICE_X3Y95          LUT5 (Prop_lut5_I1_O)        0.124     2.586 r  SSB/clk_cnt[6]_i_1/O
                         net (fo=1, routed)           0.000     2.586    SSB/clk_cnt[6]
    SLICE_X3Y95          FDRE                                         r  SSB/clk_cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_275_clk_wiz_0_1 rise edge)
                                                      3.636     3.636 r  
    E3                                                0.000     3.636 r  clk (IN)
                         net (fo=0)                   0.000     3.636    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     5.048 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.209    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -7.324    -1.114 r  generated_clock/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.639     0.525    generated_clock/inst/clk_275_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     0.616 r  generated_clock/inst/clkout6_buf/O
                         net (fo=1328, routed)        1.605     2.221    SSB/JA_OBUF[1]
    SLICE_X3Y95          FDRE                                         r  SSB/clk_cnt_reg[6]/C
                         clock pessimism              0.480     2.702    
                         clock uncertainty           -0.062     2.639    
    SLICE_X3Y95          FDRE (Setup_fdre_C_D)        0.031     2.670    SSB/clk_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                          2.670    
                         arrival time                          -2.586    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.109ns  (required time - arrival time)
  Source:                 SSB/clk_cnt_reg[29]_bret/C
                            (rising edge-triggered cell FDRE clocked by clk_275_clk_wiz_0  {rise@0.000ns fall@1.818ns period=3.636ns})
  Destination:            SSB/clk_cnt_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_275_clk_wiz_0_1  {rise@0.000ns fall@1.818ns period=3.636ns})
  Path Group:             clk_275_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.636ns  (clk_275_clk_wiz_0_1 rise@3.636ns - clk_275_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.392ns  (logic 0.952ns (28.065%)  route 2.440ns (71.935%))
  Logic Levels:           4  (LUT4=1 LUT5=3)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.414ns = ( 2.222 - 3.636 ) 
    Source Clock Delay      (SCD):    -0.830ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.103ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_275_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_275_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout6_buf/O
                         net (fo=1328, routed)        1.710    -0.830    SSB/JA_OBUF[1]
    SLICE_X3Y100         FDRE                                         r  SSB/clk_cnt_reg[29]_bret/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y100         FDRE (Prop_fdre_C_Q)         0.456    -0.374 r  SSB/clk_cnt_reg[29]_bret/Q
                         net (fo=1, routed)           0.789     0.415    SSB/clk_cnt_reg[29]_bret_n_0
    SLICE_X1Y100         LUT5 (Prop_lut5_I0_O)        0.124     0.539 r  SSB/clk_cnt[31]_bret__3_i_4/O
                         net (fo=2, routed)           0.634     1.173    SSB/clk_cnt[29]
    SLICE_X3Y99          LUT4 (Prop_lut4_I0_O)        0.124     1.297 r  SSB/clk_cnt[31]_bret__0_i_3/O
                         net (fo=2, routed)           0.308     1.604    SSB/clk_cnt[31]_bret__0_i_3_n_0
    SLICE_X3Y98          LUT5 (Prop_lut5_I4_O)        0.124     1.728 r  SSB/clk_cnt[31]_bret__0_i_1/O
                         net (fo=33, routed)          0.710     2.438    SSB/clk_cnt[31]_bret__0_i_1_n_0
    SLICE_X0Y98          LUT5 (Prop_lut5_I1_O)        0.124     2.562 r  SSB/clk_cnt[25]_i_1/O
                         net (fo=1, routed)           0.000     2.562    SSB/clk_cnt[25]
    SLICE_X0Y98          FDRE                                         r  SSB/clk_cnt_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_275_clk_wiz_0_1 rise edge)
                                                      3.636     3.636 r  
    E3                                                0.000     3.636 r  clk (IN)
                         net (fo=0)                   0.000     3.636    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     5.048 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.209    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -7.324    -1.114 r  generated_clock/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.639     0.525    generated_clock/inst/clk_275_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     0.616 r  generated_clock/inst/clkout6_buf/O
                         net (fo=1328, routed)        1.606     2.222    SSB/JA_OBUF[1]
    SLICE_X0Y98          FDRE                                         r  SSB/clk_cnt_reg[25]/C
                         clock pessimism              0.480     2.703    
                         clock uncertainty           -0.062     2.640    
    SLICE_X0Y98          FDRE (Setup_fdre_C_D)        0.031     2.671    SSB/clk_cnt_reg[25]
  -------------------------------------------------------------------
                         required time                          2.671    
                         arrival time                          -2.562    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.115ns  (required time - arrival time)
  Source:                 SSB/clk_cnt_reg[29]_bret/C
                            (rising edge-triggered cell FDRE clocked by clk_275_clk_wiz_0  {rise@0.000ns fall@1.818ns period=3.636ns})
  Destination:            SSB/clk_cnt_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_275_clk_wiz_0_1  {rise@0.000ns fall@1.818ns period=3.636ns})
  Path Group:             clk_275_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.636ns  (clk_275_clk_wiz_0_1 rise@3.636ns - clk_275_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.387ns  (logic 0.952ns (28.106%)  route 2.435ns (71.894%))
  Logic Levels:           4  (LUT4=1 LUT5=3)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.414ns = ( 2.222 - 3.636 ) 
    Source Clock Delay      (SCD):    -0.830ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.103ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_275_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_275_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout6_buf/O
                         net (fo=1328, routed)        1.710    -0.830    SSB/JA_OBUF[1]
    SLICE_X3Y100         FDRE                                         r  SSB/clk_cnt_reg[29]_bret/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y100         FDRE (Prop_fdre_C_Q)         0.456    -0.374 r  SSB/clk_cnt_reg[29]_bret/Q
                         net (fo=1, routed)           0.789     0.415    SSB/clk_cnt_reg[29]_bret_n_0
    SLICE_X1Y100         LUT5 (Prop_lut5_I0_O)        0.124     0.539 r  SSB/clk_cnt[31]_bret__3_i_4/O
                         net (fo=2, routed)           0.634     1.173    SSB/clk_cnt[29]
    SLICE_X3Y99          LUT4 (Prop_lut4_I0_O)        0.124     1.297 r  SSB/clk_cnt[31]_bret__0_i_3/O
                         net (fo=2, routed)           0.308     1.604    SSB/clk_cnt[31]_bret__0_i_3_n_0
    SLICE_X3Y98          LUT5 (Prop_lut5_I4_O)        0.124     1.728 r  SSB/clk_cnt[31]_bret__0_i_1/O
                         net (fo=33, routed)          0.705     2.433    SSB/clk_cnt[31]_bret__0_i_1_n_0
    SLICE_X3Y99          LUT5 (Prop_lut5_I1_O)        0.124     2.557 r  SSB/clk_cnt[24]_i_1/O
                         net (fo=1, routed)           0.000     2.557    SSB/clk_cnt[24]
    SLICE_X3Y99          FDRE                                         r  SSB/clk_cnt_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_275_clk_wiz_0_1 rise edge)
                                                      3.636     3.636 r  
    E3                                                0.000     3.636 r  clk (IN)
                         net (fo=0)                   0.000     3.636    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     5.048 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.209    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -7.324    -1.114 r  generated_clock/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.639     0.525    generated_clock/inst/clk_275_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     0.616 r  generated_clock/inst/clkout6_buf/O
                         net (fo=1328, routed)        1.606     2.222    SSB/JA_OBUF[1]
    SLICE_X3Y99          FDRE                                         r  SSB/clk_cnt_reg[24]/C
                         clock pessimism              0.480     2.703    
                         clock uncertainty           -0.062     2.640    
    SLICE_X3Y99          FDRE (Setup_fdre_C_D)        0.032     2.672    SSB/clk_cnt_reg[24]
  -------------------------------------------------------------------
                         required time                          2.672    
                         arrival time                          -2.557    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.117ns  (required time - arrival time)
  Source:                 SSB/clk_cnt_reg[29]_bret/C
                            (rising edge-triggered cell FDRE clocked by clk_275_clk_wiz_0  {rise@0.000ns fall@1.818ns period=3.636ns})
  Destination:            SSB/clk_cnt_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_275_clk_wiz_0_1  {rise@0.000ns fall@1.818ns period=3.636ns})
  Path Group:             clk_275_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.636ns  (clk_275_clk_wiz_0_1 rise@3.636ns - clk_275_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.384ns  (logic 0.952ns (28.131%)  route 2.432ns (71.869%))
  Logic Levels:           4  (LUT4=1 LUT5=3)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.415ns = ( 2.221 - 3.636 ) 
    Source Clock Delay      (SCD):    -0.830ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.103ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_275_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_275_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout6_buf/O
                         net (fo=1328, routed)        1.710    -0.830    SSB/JA_OBUF[1]
    SLICE_X3Y100         FDRE                                         r  SSB/clk_cnt_reg[29]_bret/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y100         FDRE (Prop_fdre_C_Q)         0.456    -0.374 r  SSB/clk_cnt_reg[29]_bret/Q
                         net (fo=1, routed)           0.789     0.415    SSB/clk_cnt_reg[29]_bret_n_0
    SLICE_X1Y100         LUT5 (Prop_lut5_I0_O)        0.124     0.539 r  SSB/clk_cnt[31]_bret__3_i_4/O
                         net (fo=2, routed)           0.634     1.173    SSB/clk_cnt[29]
    SLICE_X3Y99          LUT4 (Prop_lut4_I0_O)        0.124     1.297 r  SSB/clk_cnt[31]_bret__0_i_3/O
                         net (fo=2, routed)           0.308     1.604    SSB/clk_cnt[31]_bret__0_i_3_n_0
    SLICE_X3Y98          LUT5 (Prop_lut5_I4_O)        0.124     1.728 r  SSB/clk_cnt[31]_bret__0_i_1/O
                         net (fo=33, routed)          0.702     2.430    SSB/clk_cnt[31]_bret__0_i_1_n_0
    SLICE_X0Y96          LUT5 (Prop_lut5_I1_O)        0.124     2.554 r  SSB/clk_cnt[20]_i_1/O
                         net (fo=1, routed)           0.000     2.554    SSB/clk_cnt[20]
    SLICE_X0Y96          FDRE                                         r  SSB/clk_cnt_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_275_clk_wiz_0_1 rise edge)
                                                      3.636     3.636 r  
    E3                                                0.000     3.636 r  clk (IN)
                         net (fo=0)                   0.000     3.636    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     5.048 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.209    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -7.324    -1.114 r  generated_clock/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.639     0.525    generated_clock/inst/clk_275_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     0.616 r  generated_clock/inst/clkout6_buf/O
                         net (fo=1328, routed)        1.605     2.221    SSB/JA_OBUF[1]
    SLICE_X0Y96          FDRE                                         r  SSB/clk_cnt_reg[20]/C
                         clock pessimism              0.480     2.702    
                         clock uncertainty           -0.062     2.639    
    SLICE_X0Y96          FDRE (Setup_fdre_C_D)        0.032     2.671    SSB/clk_cnt_reg[20]
  -------------------------------------------------------------------
                         required time                          2.671    
                         arrival time                          -2.554    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.139ns  (required time - arrival time)
  Source:                 SSB/clk_cnt_reg[29]_bret/C
                            (rising edge-triggered cell FDRE clocked by clk_275_clk_wiz_0  {rise@0.000ns fall@1.818ns period=3.636ns})
  Destination:            SSB/clk_cnt_reg[31]_bret__0/D
                            (rising edge-triggered cell FDRE clocked by clk_275_clk_wiz_0_1  {rise@0.000ns fall@1.818ns period=3.636ns})
  Path Group:             clk_275_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.636ns  (clk_275_clk_wiz_0_1 rise@3.636ns - clk_275_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.348ns  (logic 0.828ns (24.731%)  route 2.520ns (75.269%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.431ns = ( 2.205 - 3.636 ) 
    Source Clock Delay      (SCD):    -0.830ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.103ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_275_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_275_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout6_buf/O
                         net (fo=1328, routed)        1.710    -0.830    SSB/JA_OBUF[1]
    SLICE_X3Y100         FDRE                                         r  SSB/clk_cnt_reg[29]_bret/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y100         FDRE (Prop_fdre_C_Q)         0.456    -0.374 r  SSB/clk_cnt_reg[29]_bret/Q
                         net (fo=1, routed)           0.789     0.415    SSB/clk_cnt_reg[29]_bret_n_0
    SLICE_X1Y100         LUT5 (Prop_lut5_I0_O)        0.124     0.539 r  SSB/clk_cnt[31]_bret__3_i_4/O
                         net (fo=2, routed)           0.634     1.173    SSB/clk_cnt[29]
    SLICE_X3Y99          LUT4 (Prop_lut4_I0_O)        0.124     1.297 r  SSB/clk_cnt[31]_bret__0_i_3/O
                         net (fo=2, routed)           0.308     1.604    SSB/clk_cnt[31]_bret__0_i_3_n_0
    SLICE_X3Y98          LUT5 (Prop_lut5_I4_O)        0.124     1.728 r  SSB/clk_cnt[31]_bret__0_i_1/O
                         net (fo=33, routed)          0.790     2.518    SSB/clk_cnt[31]_bret__0_i_1_n_0
    SLICE_X0Y100         FDRE                                         r  SSB/clk_cnt_reg[31]_bret__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_275_clk_wiz_0_1 rise edge)
                                                      3.636     3.636 r  
    E3                                                0.000     3.636 r  clk (IN)
                         net (fo=0)                   0.000     3.636    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     5.048 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.209    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -7.324    -1.114 r  generated_clock/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.639     0.525    generated_clock/inst/clk_275_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     0.616 r  generated_clock/inst/clkout6_buf/O
                         net (fo=1328, routed)        1.590     2.205    SSB/JA_OBUF[1]
    SLICE_X0Y100         FDRE                                         r  SSB/clk_cnt_reg[31]_bret__0/C
                         clock pessimism              0.576     2.781    
                         clock uncertainty           -0.062     2.719    
    SLICE_X0Y100         FDRE (Setup_fdre_C_D)       -0.062     2.657    SSB/clk_cnt_reg[31]_bret__0
  -------------------------------------------------------------------
                         required time                          2.657    
                         arrival time                          -2.518    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.155ns  (required time - arrival time)
  Source:                 SSB/clk_cnt_reg[29]_bret/C
                            (rising edge-triggered cell FDRE clocked by clk_275_clk_wiz_0  {rise@0.000ns fall@1.818ns period=3.636ns})
  Destination:            SSB/clk_cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_275_clk_wiz_0_1  {rise@0.000ns fall@1.818ns period=3.636ns})
  Path Group:             clk_275_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.636ns  (clk_275_clk_wiz_0_1 rise@3.636ns - clk_275_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.346ns  (logic 0.952ns (28.456%)  route 2.394ns (71.544%))
  Logic Levels:           4  (LUT4=1 LUT5=3)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.415ns = ( 2.221 - 3.636 ) 
    Source Clock Delay      (SCD):    -0.830ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.103ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_275_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_275_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout6_buf/O
                         net (fo=1328, routed)        1.710    -0.830    SSB/JA_OBUF[1]
    SLICE_X3Y100         FDRE                                         r  SSB/clk_cnt_reg[29]_bret/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y100         FDRE (Prop_fdre_C_Q)         0.456    -0.374 r  SSB/clk_cnt_reg[29]_bret/Q
                         net (fo=1, routed)           0.789     0.415    SSB/clk_cnt_reg[29]_bret_n_0
    SLICE_X1Y100         LUT5 (Prop_lut5_I0_O)        0.124     0.539 r  SSB/clk_cnt[31]_bret__3_i_4/O
                         net (fo=2, routed)           0.634     1.173    SSB/clk_cnt[29]
    SLICE_X3Y99          LUT4 (Prop_lut4_I0_O)        0.124     1.297 r  SSB/clk_cnt[31]_bret__0_i_3/O
                         net (fo=2, routed)           0.308     1.604    SSB/clk_cnt[31]_bret__0_i_3_n_0
    SLICE_X3Y98          LUT5 (Prop_lut5_I4_O)        0.124     1.728 r  SSB/clk_cnt[31]_bret__0_i_1/O
                         net (fo=33, routed)          0.663     2.391    SSB/clk_cnt[31]_bret__0_i_1_n_0
    SLICE_X3Y96          LUT5 (Prop_lut5_I1_O)        0.124     2.515 r  SSB/clk_cnt[2]_i_1/O
                         net (fo=1, routed)           0.000     2.515    SSB/clk_cnt[2]
    SLICE_X3Y96          FDRE                                         r  SSB/clk_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_275_clk_wiz_0_1 rise edge)
                                                      3.636     3.636 r  
    E3                                                0.000     3.636 r  clk (IN)
                         net (fo=0)                   0.000     3.636    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     5.048 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.209    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -7.324    -1.114 r  generated_clock/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.639     0.525    generated_clock/inst/clk_275_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     0.616 r  generated_clock/inst/clkout6_buf/O
                         net (fo=1328, routed)        1.605     2.221    SSB/JA_OBUF[1]
    SLICE_X3Y96          FDRE                                         r  SSB/clk_cnt_reg[2]/C
                         clock pessimism              0.480     2.702    
                         clock uncertainty           -0.062     2.639    
    SLICE_X3Y96          FDRE (Setup_fdre_C_D)        0.031     2.670    SSB/clk_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          2.670    
                         arrival time                          -2.515    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.194ns  (required time - arrival time)
  Source:                 SSB/clk_cnt_reg[29]_bret/C
                            (rising edge-triggered cell FDRE clocked by clk_275_clk_wiz_0  {rise@0.000ns fall@1.818ns period=3.636ns})
  Destination:            SSB/clk_cnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_275_clk_wiz_0_1  {rise@0.000ns fall@1.818ns period=3.636ns})
  Path Group:             clk_275_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.636ns  (clk_275_clk_wiz_0_1 rise@3.636ns - clk_275_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.306ns  (logic 0.952ns (28.794%)  route 2.354ns (71.206%))
  Logic Levels:           4  (LUT4=1 LUT5=3)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns = ( 2.220 - 3.636 ) 
    Source Clock Delay      (SCD):    -0.830ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.103ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_275_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_275_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout6_buf/O
                         net (fo=1328, routed)        1.710    -0.830    SSB/JA_OBUF[1]
    SLICE_X3Y100         FDRE                                         r  SSB/clk_cnt_reg[29]_bret/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y100         FDRE (Prop_fdre_C_Q)         0.456    -0.374 r  SSB/clk_cnt_reg[29]_bret/Q
                         net (fo=1, routed)           0.789     0.415    SSB/clk_cnt_reg[29]_bret_n_0
    SLICE_X1Y100         LUT5 (Prop_lut5_I0_O)        0.124     0.539 r  SSB/clk_cnt[31]_bret__3_i_4/O
                         net (fo=2, routed)           0.634     1.173    SSB/clk_cnt[29]
    SLICE_X3Y99          LUT4 (Prop_lut4_I0_O)        0.124     1.297 r  SSB/clk_cnt[31]_bret__0_i_3/O
                         net (fo=2, routed)           0.308     1.604    SSB/clk_cnt[31]_bret__0_i_3_n_0
    SLICE_X3Y98          LUT5 (Prop_lut5_I4_O)        0.124     1.728 r  SSB/clk_cnt[31]_bret__0_i_1/O
                         net (fo=33, routed)          0.624     2.352    SSB/clk_cnt[31]_bret__0_i_1_n_0
    SLICE_X4Y97          LUT5 (Prop_lut5_I1_O)        0.124     2.476 r  SSB/clk_cnt[3]_i_1/O
                         net (fo=1, routed)           0.000     2.476    SSB/clk_cnt[3]
    SLICE_X4Y97          FDRE                                         r  SSB/clk_cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_275_clk_wiz_0_1 rise edge)
                                                      3.636     3.636 r  
    E3                                                0.000     3.636 r  clk (IN)
                         net (fo=0)                   0.000     3.636    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     5.048 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.209    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -7.324    -1.114 r  generated_clock/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.639     0.525    generated_clock/inst/clk_275_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     0.616 r  generated_clock/inst/clkout6_buf/O
                         net (fo=1328, routed)        1.604     2.220    SSB/JA_OBUF[1]
    SLICE_X4Y97          FDRE                                         r  SSB/clk_cnt_reg[3]/C
                         clock pessimism              0.480     2.701    
                         clock uncertainty           -0.062     2.638    
    SLICE_X4Y97          FDRE (Setup_fdre_C_D)        0.032     2.670    SSB/clk_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          2.670    
                         arrival time                          -2.476    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.199ns  (required time - arrival time)
  Source:                 position_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_275_clk_wiz_0  {rise@0.000ns fall@1.818ns period=3.636ns})
  Destination:            inputs_reg[6][2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_275_clk_wiz_0_1  {rise@0.000ns fall@1.818ns period=3.636ns})
  Path Group:             clk_275_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.636ns  (clk_275_clk_wiz_0_1 rise@3.636ns - clk_275_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.046ns  (logic 0.580ns (19.044%)  route 2.466ns (80.956%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 2.128 - 3.636 ) 
    Source Clock Delay      (SCD):    -0.825ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.103ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_275_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_275_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout6_buf/O
                         net (fo=1328, routed)        1.715    -0.825    JA_OBUF[4]
    SLICE_X7Y82          FDRE                                         r  position_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y82          FDRE (Prop_fdre_C_Q)         0.456    -0.369 r  position_reg[1]/Q
                         net (fo=81, routed)          1.505     1.136    position[1]
    SLICE_X13Y84         LUT4 (Prop_lut4_I2_O)        0.124     1.260 r  inputs[6][15]_i_1/O
                         net (fo=16, routed)          0.961     2.221    inputs[6][15]_i_1_n_0
    SLICE_X11Y73         FDRE                                         r  inputs_reg[6][2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_275_clk_wiz_0_1 rise edge)
                                                      3.636     3.636 r  
    E3                                                0.000     3.636 r  clk (IN)
                         net (fo=0)                   0.000     3.636    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     5.048 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.209    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -7.324    -1.114 r  generated_clock/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.639     0.525    generated_clock/inst/clk_275_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     0.616 r  generated_clock/inst/clkout6_buf/O
                         net (fo=1328, routed)        1.512     2.128    JA_OBUF[4]
    SLICE_X11Y73         FDRE                                         r  inputs_reg[6][2]/C
                         clock pessimism              0.559     2.688    
                         clock uncertainty           -0.062     2.625    
    SLICE_X11Y73         FDRE (Setup_fdre_C_CE)      -0.205     2.420    inputs_reg[6][2]
  -------------------------------------------------------------------
                         required time                          2.420    
                         arrival time                          -2.221    
  -------------------------------------------------------------------
                         slack                                  0.199    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 SSB/clk_cnt_reg[28]_bret__2/C
                            (rising edge-triggered cell FDRE clocked by clk_275_clk_wiz_0  {rise@0.000ns fall@1.818ns period=3.636ns})
  Destination:            SSB/clk_cnt_reg[29]_bret__3/D
                            (rising edge-triggered cell FDRE clocked by clk_275_clk_wiz_0_1  {rise@0.000ns fall@1.818ns period=3.636ns})
  Path Group:             clk_275_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_275_clk_wiz_0_1 rise@0.000ns - clk_275_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.467ns  (logic 0.355ns (76.067%)  route 0.112ns (23.933%))
  Logic Levels:           3  (CARRY4=2 LUT5=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.103ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_275_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_275_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout6_buf/O
                         net (fo=1328, routed)        0.605    -0.559    SSB/JA_OBUF[1]
    SLICE_X0Y99          FDRE                                         r  SSB/clk_cnt_reg[28]_bret__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y99          FDRE (Prop_fdre_C_Q)         0.141    -0.418 r  SSB/clk_cnt_reg[28]_bret__2/Q
                         net (fo=1, routed)           0.111    -0.307    SSB/clk_cnt_reg[28]_bret__2_n_0
    SLICE_X1Y99          LUT5 (Prop_lut5_I3_O)        0.045    -0.262 r  SSB/clk_cnt[28]_bret__3_i_2/O
                         net (fo=2, routed)           0.000    -0.262    SSB/clk_cnt[28]
    SLICE_X1Y99          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115    -0.147 r  SSB/clk_cnt_reg[28]_bret__3_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.147    SSB/clk_cnt_reg[28]_bret__3_i_1_n_0
    SLICE_X1Y100         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054    -0.093 r  SSB/clk_cnt_reg[31]_bret__3_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.093    SSB/clk_cnt_reg[31]_bret__3_i_1_n_7
    SLICE_X1Y100         FDRE                                         r  SSB/clk_cnt_reg[29]_bret__3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_275_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_275_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout6_buf/O
                         net (fo=1328, routed)        0.872    -0.801    SSB/JA_OBUF[1]
    SLICE_X1Y100         FDRE                                         r  SSB/clk_cnt_reg[29]_bret__3/C
                         clock pessimism              0.509    -0.292    
                         clock uncertainty            0.062    -0.230    
    SLICE_X1Y100         FDRE (Hold_fdre_C_D)         0.105    -0.125    SSB/clk_cnt_reg[29]_bret__3
  -------------------------------------------------------------------
                         required time                          0.125    
                         arrival time                          -0.093    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 SSB/clk_cnt_reg[28]_bret__2/C
                            (rising edge-triggered cell FDRE clocked by clk_275_clk_wiz_0  {rise@0.000ns fall@1.818ns period=3.636ns})
  Destination:            SSB/clk_cnt_reg[31]_bret__3/D
                            (rising edge-triggered cell FDRE clocked by clk_275_clk_wiz_0_1  {rise@0.000ns fall@1.818ns period=3.636ns})
  Path Group:             clk_275_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_275_clk_wiz_0_1 rise@0.000ns - clk_275_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.478ns  (logic 0.366ns (76.618%)  route 0.112ns (23.382%))
  Logic Levels:           3  (CARRY4=2 LUT5=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.103ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_275_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_275_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout6_buf/O
                         net (fo=1328, routed)        0.605    -0.559    SSB/JA_OBUF[1]
    SLICE_X0Y99          FDRE                                         r  SSB/clk_cnt_reg[28]_bret__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y99          FDRE (Prop_fdre_C_Q)         0.141    -0.418 r  SSB/clk_cnt_reg[28]_bret__2/Q
                         net (fo=1, routed)           0.111    -0.307    SSB/clk_cnt_reg[28]_bret__2_n_0
    SLICE_X1Y99          LUT5 (Prop_lut5_I3_O)        0.045    -0.262 r  SSB/clk_cnt[28]_bret__3_i_2/O
                         net (fo=2, routed)           0.000    -0.262    SSB/clk_cnt[28]
    SLICE_X1Y99          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115    -0.147 r  SSB/clk_cnt_reg[28]_bret__3_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.147    SSB/clk_cnt_reg[28]_bret__3_i_1_n_0
    SLICE_X1Y100         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065    -0.082 r  SSB/clk_cnt_reg[31]_bret__3_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.082    SSB/clk_cnt_reg[31]_bret__3_i_1_n_5
    SLICE_X1Y100         FDRE                                         r  SSB/clk_cnt_reg[31]_bret__3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_275_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_275_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout6_buf/O
                         net (fo=1328, routed)        0.872    -0.801    SSB/JA_OBUF[1]
    SLICE_X1Y100         FDRE                                         r  SSB/clk_cnt_reg[31]_bret__3/C
                         clock pessimism              0.509    -0.292    
                         clock uncertainty            0.062    -0.230    
    SLICE_X1Y100         FDRE (Hold_fdre_C_D)         0.105    -0.125    SSB/clk_cnt_reg[31]_bret__3
  -------------------------------------------------------------------
                         required time                          0.125    
                         arrival time                          -0.082    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 position_tmp_reg[8][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_275_clk_wiz_0  {rise@0.000ns fall@1.818ns period=3.636ns})
  Destination:            position_tmp_transpose_reg[3][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_275_clk_wiz_0_1  {rise@0.000ns fall@1.818ns period=3.636ns})
  Path Group:             clk_275_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_275_clk_wiz_0_1 rise@0.000ns - clk_275_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.103ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_275_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_275_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout6_buf/O
                         net (fo=1328, routed)        0.574    -0.590    JA_OBUF[4]
    SLICE_X9Y92          FDRE                                         r  position_tmp_reg[8][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y92          FDRE (Prop_fdre_C_Q)         0.141    -0.449 r  position_tmp_reg[8][3]/Q
                         net (fo=1, routed)           0.056    -0.393    position_tmp_reg[8][3]
    SLICE_X9Y92          FDRE                                         r  position_tmp_transpose_reg[3][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_275_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_275_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout6_buf/O
                         net (fo=1328, routed)        0.845    -0.828    JA_OBUF[4]
    SLICE_X9Y92          FDRE                                         r  position_tmp_transpose_reg[3][8]/C
                         clock pessimism              0.238    -0.590    
                         clock uncertainty            0.062    -0.528    
    SLICE_X9Y92          FDRE (Hold_fdre_C_D)         0.078    -0.450    position_tmp_transpose_reg[3][8]
  -------------------------------------------------------------------
                         required time                          0.450    
                         arrival time                          -0.393    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 position_tmp_reg[10][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_275_clk_wiz_0  {rise@0.000ns fall@1.818ns period=3.636ns})
  Destination:            position_tmp_transpose_reg[3][10]/D
                            (rising edge-triggered cell FDRE clocked by clk_275_clk_wiz_0_1  {rise@0.000ns fall@1.818ns period=3.636ns})
  Path Group:             clk_275_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_275_clk_wiz_0_1 rise@0.000ns - clk_275_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.103ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_275_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_275_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout6_buf/O
                         net (fo=1328, routed)        0.574    -0.590    JA_OBUF[4]
    SLICE_X9Y92          FDRE                                         r  position_tmp_reg[10][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y92          FDRE (Prop_fdre_C_Q)         0.141    -0.449 r  position_tmp_reg[10][3]/Q
                         net (fo=1, routed)           0.056    -0.393    position_tmp_reg[10][3]
    SLICE_X9Y92          FDRE                                         r  position_tmp_transpose_reg[3][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_275_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_275_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout6_buf/O
                         net (fo=1328, routed)        0.845    -0.828    JA_OBUF[4]
    SLICE_X9Y92          FDRE                                         r  position_tmp_transpose_reg[3][10]/C
                         clock pessimism              0.238    -0.590    
                         clock uncertainty            0.062    -0.528    
    SLICE_X9Y92          FDRE (Hold_fdre_C_D)         0.076    -0.452    position_tmp_transpose_reg[3][10]
  -------------------------------------------------------------------
                         required time                          0.452    
                         arrival time                          -0.393    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 SSB/clk_cnt_reg[30]_bret__0/C
                            (rising edge-triggered cell FDRE clocked by clk_275_clk_wiz_0  {rise@0.000ns fall@1.818ns period=3.636ns})
  Destination:            SSB/clk_cnt_reg[30]_bret__3/D
                            (rising edge-triggered cell FDRE clocked by clk_275_clk_wiz_0_1  {rise@0.000ns fall@1.818ns period=3.636ns})
  Path Group:             clk_275_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_275_clk_wiz_0_1 rise@0.000ns - clk_275_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.494ns  (logic 0.251ns (50.837%)  route 0.243ns (49.163%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.103ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_275_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_275_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout6_buf/O
                         net (fo=1328, routed)        0.605    -0.559    SSB/JA_OBUF[1]
    SLICE_X3Y98          FDRE                                         r  SSB/clk_cnt_reg[30]_bret__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y98          FDRE (Prop_fdre_C_Q)         0.141    -0.418 r  SSB/clk_cnt_reg[30]_bret__0/Q
                         net (fo=1, routed)           0.243    -0.176    SSB/clk_cnt_reg[30]_bret__0_n_0
    SLICE_X1Y100         LUT5 (Prop_lut5_I1_O)        0.045    -0.131 r  SSB/clk_cnt[31]_bret__3_i_3/O
                         net (fo=2, routed)           0.000    -0.131    SSB/clk_cnt[30]
    SLICE_X1Y100         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065    -0.066 r  SSB/clk_cnt_reg[31]_bret__3_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.066    SSB/clk_cnt_reg[31]_bret__3_i_1_n_6
    SLICE_X1Y100         FDRE                                         r  SSB/clk_cnt_reg[30]_bret__3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_275_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_275_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout6_buf/O
                         net (fo=1328, routed)        0.872    -0.801    SSB/JA_OBUF[1]
    SLICE_X1Y100         FDRE                                         r  SSB/clk_cnt_reg[30]_bret__3/C
                         clock pessimism              0.509    -0.292    
                         clock uncertainty            0.062    -0.230    
    SLICE_X1Y100         FDRE (Hold_fdre_C_D)         0.105    -0.125    SSB/clk_cnt_reg[30]_bret__3
  -------------------------------------------------------------------
                         required time                          0.125    
                         arrival time                          -0.066    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 DB/shift_swtch0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_275_clk_wiz_0  {rise@0.000ns fall@1.818ns period=3.636ns})
  Destination:            DB/swtch_db_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_275_clk_wiz_0_1  {rise@0.000ns fall@1.818ns period=3.636ns})
  Path Group:             clk_275_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_275_clk_wiz_0_1 rise@0.000ns - clk_275_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.186ns (64.769%)  route 0.101ns (35.231%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.103ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_275_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_275_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout6_buf/O
                         net (fo=1328, routed)        0.599    -0.565    DB/clk_275
    SLICE_X1Y101         FDRE                                         r  DB/shift_swtch0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y101         FDRE (Prop_fdre_C_Q)         0.141    -0.424 r  DB/shift_swtch0_reg[3]/Q
                         net (fo=1, routed)           0.101    -0.323    DB/shift_swtch0[3]
    SLICE_X2Y101         LUT5 (Prop_lut5_I0_O)        0.045    -0.278 r  DB/swtch_db[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.278    DB/swtch_db[0]_i_1_n_0
    SLICE_X2Y101         FDRE                                         r  DB/swtch_db_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_275_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_275_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout6_buf/O
                         net (fo=1328, routed)        0.872    -0.801    DB/clk_275
    SLICE_X2Y101         FDRE                                         r  DB/swtch_db_reg[0]/C
                         clock pessimism              0.252    -0.549    
                         clock uncertainty            0.062    -0.487    
    SLICE_X2Y101         FDRE (Hold_fdre_C_D)         0.120    -0.367    DB/swtch_db_reg[0]
  -------------------------------------------------------------------
                         required time                          0.367    
                         arrival time                          -0.278    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 DB/shift_pb1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_275_clk_wiz_0  {rise@0.000ns fall@1.818ns period=3.636ns})
  Destination:            DB/pbtn_db_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_275_clk_wiz_0_1  {rise@0.000ns fall@1.818ns period=3.636ns})
  Path Group:             clk_275_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_275_clk_wiz_0_1 rise@0.000ns - clk_275_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.186ns (64.769%)  route 0.101ns (35.231%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.103ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_275_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_275_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout6_buf/O
                         net (fo=1328, routed)        0.604    -0.560    DB/clk_275
    SLICE_X1Y93          FDRE                                         r  DB/shift_pb1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y93          FDRE (Prop_fdre_C_Q)         0.141    -0.419 r  DB/shift_pb1_reg[3]/Q
                         net (fo=1, routed)           0.101    -0.318    DB/shift_pb1[3]
    SLICE_X2Y93          LUT5 (Prop_lut5_I0_O)        0.045    -0.273 r  DB/pbtn_db[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.273    DB/pbtn_db[1]_i_1_n_0
    SLICE_X2Y93          FDRE                                         r  DB/pbtn_db_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_275_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_275_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout6_buf/O
                         net (fo=1328, routed)        0.877    -0.796    DB/clk_275
    SLICE_X2Y93          FDRE                                         r  DB/pbtn_db_reg[1]/C
                         clock pessimism              0.252    -0.544    
                         clock uncertainty            0.062    -0.482    
    SLICE_X2Y93          FDRE (Hold_fdre_C_D)         0.120    -0.362    DB/pbtn_db_reg[1]
  -------------------------------------------------------------------
                         required time                          0.362    
                         arrival time                          -0.273    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 CTL/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_275_clk_wiz_0  {rise@0.000ns fall@1.818ns period=3.636ns})
  Destination:            CTL/state_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_275_clk_wiz_0_1  {rise@0.000ns fall@1.818ns period=3.636ns})
  Path Group:             clk_275_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_275_clk_wiz_0_1 rise@0.000ns - clk_275_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.186ns (64.755%)  route 0.101ns (35.245%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.103ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_275_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_275_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout6_buf/O
                         net (fo=1328, routed)        0.575    -0.589    CTL/JA_OBUF[0]
    SLICE_X9Y94          FDRE                                         r  CTL/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y94          FDRE (Prop_fdre_C_Q)         0.141    -0.448 r  CTL/state_reg[1]/Q
                         net (fo=3, routed)           0.101    -0.347    CTL/sel[1]
    SLICE_X8Y94          LUT5 (Prop_lut5_I3_O)        0.045    -0.302 r  CTL/control_unit_LUT5_8/O
                         net (fo=1, routed)           0.000    -0.302    CTL/p_1_in[3]
    SLICE_X8Y94          FDRE                                         r  CTL/state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_275_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_275_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout6_buf/O
                         net (fo=1328, routed)        0.846    -0.827    CTL/JA_OBUF[0]
    SLICE_X8Y94          FDRE                                         r  CTL/state_reg[3]/C
                         clock pessimism              0.251    -0.576    
                         clock uncertainty            0.062    -0.514    
    SLICE_X8Y94          FDRE (Hold_fdre_C_D)         0.121    -0.393    CTL/state_reg[3]
  -------------------------------------------------------------------
                         required time                          0.393    
                         arrival time                          -0.302    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 DB/shift_swtch11_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_275_clk_wiz_0  {rise@0.000ns fall@1.818ns period=3.636ns})
  Destination:            DB/swtch_db_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_275_clk_wiz_0_1  {rise@0.000ns fall@1.818ns period=3.636ns})
  Path Group:             clk_275_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_275_clk_wiz_0_1 rise@0.000ns - clk_275_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.209ns (80.663%)  route 0.050ns (19.337%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.103ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_275_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_275_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout6_buf/O
                         net (fo=1328, routed)        0.591    -0.573    DB/clk_275
    SLICE_X2Y74          FDRE                                         r  DB/shift_swtch11_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y74          FDRE (Prop_fdre_C_Q)         0.164    -0.409 r  DB/shift_swtch11_reg[3]/Q
                         net (fo=1, routed)           0.050    -0.359    DB/shift_swtch11[3]
    SLICE_X3Y74          LUT5 (Prop_lut5_I0_O)        0.045    -0.314 r  DB/swtch_db[11]_i_1/O
                         net (fo=1, routed)           0.000    -0.314    DB/swtch_db[11]_i_1_n_0
    SLICE_X3Y74          FDRE                                         r  DB/swtch_db_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_275_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_275_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout6_buf/O
                         net (fo=1328, routed)        0.861    -0.812    DB/clk_275
    SLICE_X3Y74          FDRE                                         r  DB/swtch_db_reg[11]/C
                         clock pessimism              0.252    -0.560    
                         clock uncertainty            0.062    -0.498    
    SLICE_X3Y74          FDRE (Hold_fdre_C_D)         0.092    -0.406    DB/swtch_db_reg[11]
  -------------------------------------------------------------------
                         required time                          0.406    
                         arrival time                          -0.314    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 position_tmp_reg[3][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_275_clk_wiz_0  {rise@0.000ns fall@1.818ns period=3.636ns})
  Destination:            position_tmp_transpose_reg[1][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_275_clk_wiz_0_1  {rise@0.000ns fall@1.818ns period=3.636ns})
  Path Group:             clk_275_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_275_clk_wiz_0_1 rise@0.000ns - clk_275_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.103ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_275_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_275_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout6_buf/O
                         net (fo=1328, routed)        0.575    -0.589    JA_OBUF[4]
    SLICE_X10Y93         FDRE                                         r  position_tmp_reg[3][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y93         FDRE (Prop_fdre_C_Q)         0.164    -0.425 r  position_tmp_reg[3][1]/Q
                         net (fo=1, routed)           0.056    -0.369    position_tmp_reg[3][1]
    SLICE_X10Y93         FDRE                                         r  position_tmp_transpose_reg[1][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_275_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_275_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout6_buf/O
                         net (fo=1328, routed)        0.846    -0.827    JA_OBUF[4]
    SLICE_X10Y93         FDRE                                         r  position_tmp_transpose_reg[1][3]/C
                         clock pessimism              0.238    -0.589    
                         clock uncertainty            0.062    -0.527    
    SLICE_X10Y93         FDRE (Hold_fdre_C_D)         0.064    -0.463    position_tmp_transpose_reg[1][3]
  -------------------------------------------------------------------
                         required time                          0.463    
                         arrival time                          -0.369    
  -------------------------------------------------------------------
                         slack                                  0.094    





