<root><simulation><result_generated_time />2023-05-16 18:12:10<layer><layer_spec />{'B': 1, 'K': 24, 'C': 512, 'OY': 13, 'OX': 13, 'IY': 39, 'IX': 39, 'FY': 3, 'FX': 3, 'SY': 3, 'SX': 3, 'SFY': 1, 'SFX': 1, 'G': 1}<im2col_enable />False<total_MAC_operation />18690048<total_data_size_element />{'W': 110592, 'I': 778752, 'O': 4056}<total_data_reuse />{'W': 169, 'I': 24.0, 'O': 4608}</layer><search_engine><mem_hierarchy_search><mode />fixed<mem_scheme_index />1/1</mem_hierarchy_search><spatial_mapping_search><mode />heuristic search v2<spatial_utilization_threshold />0.0<unrolling_scheme_index />20/22</spatial_mapping_search><temporal_mapping_search><mode />loma search<valid_temporal_mapping_found />2520</temporal_mapping_search></search_engine><hw_spec><PE_array><precision_bit />{'W': 8, 'I': 8, 'O_partial': 8, 'O_final': 8}<MAC_array_size />{'Col': 32, 'Row': 32}</PE_array><memory_hierarchy><mem_name_in_the_hierarchy><W />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<I />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<O />['spad_32byte', 'buffer_2Mbyte', 'sram_big']</mem_name_in_the_hierarchy><mem_size_bit />{'W': [512, 33554432, 34359738368], 'I': [512, 33554432, 34359738368], 'O': [512, 33554432, 34359738368]}<mem_bw_bit_per_cycle_or_mem_wordlength />{'W': [[64, 64], [512, 512], [2048, 2048]], 'I': [[64, 64], [512, 512], [2048, 2048]], 'O': [[64, 64], [512, 512], [2048, 2048]]}<mem_access_energy_per_word />{'W': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'I': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'O': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]]}<mem_type />{'W': ['dp_sb', 'dp_db', 'dp_sb'], 'I': ['dp_sb', 'dp_db', 'dp_sb'], 'O': ['dp_sb', 'dp_db', 'dp_sb']}<mem_share />{0: [('W', 'sram_big'), ('I', 'sram_big'), ('O', 'sram_big')], 1: [('W', 'buffer_2Mbyte'), ('I', 'buffer_2Mbyte'), ('O', 'buffer_2Mbyte')]}<mem_area_single_module />{'W': [0.000693826, 27.0113, 93.2871], 'I': [0.000693826, 27.0113, 93.2871], 'O': [0.000693826, 27.0113, 93.2871]}<mem_unroll />{'W': [1024, 1, 1], 'I': [128, 1, 1], 'O': [8, 1, 1]}</memory_hierarchy></hw_spec><results><basic_info><spatial_unrolling><W />[[], [[('C', 4), ('K', 8)], [('C', 32)]], [], []]<I />[[[('K', 8)], []], [[('C', 4)], [('C', 32)]], [], []]<O />[[[('C', 4)], [('C', 32)]], [[('K', 8)], []], [], []]<greedy_mapping />False</spatial_unrolling><temporal_mapping><W />[[('OY', 13), ('K', 3), ('OX', 13)], [('FY', 3), ('FX', 3), ('C', 2), ('C', 2)], []]<I />[[('OY', 13), ('K', 3)], [('OX', 13), ('FY', 3), ('FX', 3), ('C', 2), ('C', 2)], []]<O />[[], [('OY', 13), ('K', 3), ('OX', 13), ('FY', 3), ('FX', 3), ('C', 2), ('C', 2)], []]<fully_PE_level_output_stationary />False</temporal_mapping><data_reuse />{'W': [1.0, 169, 1, 1], 'I': [8.0, 3.0, 1.0, 1.0], 'O': [128.0, 1, 36, 1]}<I_pr_diagonally_broadcast_or_fifo_effect />'I': [False, False, False, False]<used_mem_size_bit />{'W': [24, 884736, 884736], 'I': [104, 6230016, 6230016], 'O': [8, 32448, 32448], 'O_partial': [8, 32448, 0], 'O_final': [0, 0, 32448]}<actual_mem_utilization_individual />{'W': [0.05, 0.03, 0.0], 'I': [0.2, 0.19, 0.0], 'O': [0.02, 0.0, 0.0]}<actual_mem_utilization_shared />{'W': [0.05, 0.21, 0.0], 'I': [0.2, 0.21, 0.0], 'O': [0.02, 0.21, 0.0]}<effective_mem_size_bit />{'W': [24, 294912, 884736], 'I': [104, 3115008, 6230016], 'O': [8, 32448, 32448], 'O_partial': [8, 32448, 0], 'O_final': [0, 0, 32448]}<total_unit_count />{'W': [1024, 1024, 1, 1], 'I': [1024, 128, 1, 1], 'O': [1024, 8, 1, 1]}<unique_unit_count />{'W': [1024, 1024, 1, 1], 'I': [128, 128, 1, 1], 'O': [8, 8, 1, 1]}<duplicate_unit_count />{'W': [1.0, 1.0, 1.0, 1.0], 'I': [8.0, 1.0, 1.0, 1.0], 'O': [128.0, 1.0, 1.0, 1.0]}<mem_access_count_elem><W />[[1437696, 110592], [110592, 110592], [110592, 0]]<I />[[2336256, 778752], [778752, 778752], [778752, 0]]<O />[[(141960, 146016), (146016, 141960)], [(141960, 146016), (4056, 0)], [(0, 4056), (0, 0)]]<O_partial />[[(141960, 146016), (146016, 141960)], [(141960, 146016), (0, 0)], [(0, 0), (0, 0)]]<O_final />[[(0, 0), (0, 0)], [(0, 0), (4056, 0)], [(0, 4056), (0, 0)]]</mem_access_count_elem><mem_access_count_word><W />[[179712, 13824], [1728, 1728], [432, 0]]<I />[[292032, 97344], [12168, 12168], [3042, 0]]<O />[[(17745, 18252), (18252, 17745)], [(2218, 2282), (63, 0)], [(0, 16), (0, 0)]]<O_partial />[([17745, 18252], [18252, 17745]), ([2218, 2282], [0, 0]), ([0, 0], [0, 0])]<O_final />[([0, 0], [0, 0]), ([0, 0], [63, 0]), ([0, 16], [0, 0])]</mem_access_count_word><mac_count><active />18690048<idle />0</mac_count></basic_info><energy><total_energy />40864523.3<mem_energy_breakdown><W />[65.4, 342.5, 575.4]<I />[133.6, 2411.5, 4051.5]<O />[25.2, 452.2, 21.1]</mem_energy_breakdown><MAC_energy><active_MAC />40856444.9<idle_MAC />0.0<total />40856444.9</MAC_energy></energy><performance><mac_array_utilization><utilization_with_data_loading />0.5673<utilization_without_data_loading />1.0<utilization_spatial />1.0<utilization_temporal_with_data_loading />0.5673<mac_utilize_temporal_without_data_loading />1.0</mac_array_utilization><latency><latency_cycle_with_data_loading />32174<latency_cycle_without_data_loading />18252<ideal_computing_cycle />18252<data_loading><load_cycle_total />13922<load_cycle_individual />{'W': [48, 1728, 0], 'I': [26, 12168, 0]}<load_cycle_combined />{'W': 1728, 'I': 12168}</data_loading><mem_stalling><mem_stall_cycle_total />0<mem_stall_cycle_individual />{'W': [[-18251], [-17745, -16065], [-18252, -18252]], 'I': [[-18251], [-17279, -6071], [-18252, -18252]], 'O': [[-18252], [-18252, -18252], [-18189, -18236]]}<mem_stall_cycle_shared />{'W': [[-18251], [-17745, 0], [0, 0]], 'I': [[-18251], [-17279, 0], [0, 0]], 'O': [[-18252], [-18252, -18252], [-18189, -18236]]}<latency_deep_analysis><data_size_each_level_unrolled />{'W': [24, 884736, 884736], 'I': [104, 6230016, 6230016], 'O': [8, 32448, 32448], 'O_partial': [8, 32448, 0], 'O_final': [0, 0, 32448]}<data_size_each_level_total />{'W': [24576, 884736, 884736], 'I': [13312, 6230016, 6230016], 'O': [64, 32448, 32448]}<loop_cycles_each_level />{'W': [507, 18252, 18252], 'I': [39, 18252, 18252], 'O': [1, 18252, 18252]}<top_ir_loop_size />{'W': [13, 1, 1], 'I': [3, 1, 1], 'O': [1, 36, 1]}<req_aver_mem_bw />{'W': [[8.0, 0.0], [48.5, 48.5], [48.5, 48.5]], 'I': [[8.0, 2.7], [341.3, 341.3], [341.3, 341.3]], 'O': [[8.0, 8.0], [64.0, 1.8], [1.8, 1.8]]}<req_inst_mem_bw />{'W': [[8.0, 0.6], [630.2, 48.5], [48.5, 48.5]], 'I': [[8.0, 8.0], [1024.0, 341.3], [341.3, 341.3]], 'O': [[8.0, 8.0], [64.0, 64.0], [64.0, 1.8]]}<req_mem_bw_bit_per_cycle_individual />{'W': [[8.0, 0.0], [48.5, 48.5], [48.5, 0]], 'I': [[8.0, 2.7], [341.3, 341.3], [341.3, 0]], 'O': [[8.0, 8.0], [64.0, 1.8], [1.8, 0]]}<req_mem_bw_bit_per_cycle_shared />{'W': [[8.0, 0.0], [455.6, 453.8], [389.8, 1.8]], 'I': [[8.0, 2.7], [455.6, 453.8], [389.8, 1.8]], 'O': [[8.0, 8.0], [455.6, 453.8], [389.8, 1.8]]}<output_distinguish />[('psum', 'psum'), ('psum', 'fsum'), ('fsum', 'fsum')]<mem_bw_requirement_meet />{'W': [[True, True], [True, True], [True, True]], 'I': [[True, True], [True, True], [True, True]], 'O': [[True, True], [True, True], [True, True]]}<trans_time_ideal />{'W': [[1, 1, 18252], [507, 507, 36], [18252, 18252, 1]], 'I': [[1, 1, 18252], [39, 39, 468], [18252, 18252, 1]], 'O': [[1, 1, 18252], [1, 1, 18252], [18252, 18252, 1]]}<trans_time_real />{'W': [[0, 1, 18252], [[0, 507, 36], [48, 507, 36]], [[1728, 18252, 1], [432, 18252, 1]]], 'I': [[0, 1, 18252], [[2, 39, 468], [26, 39, 468]], [[12168, 18252, 1], [3042, 18252, 1]]], 'O': [[0, 1, 18252], [[0, 1, 18252], [0, 1, 18252]], [[63, 18252, 1], [16, 18252, 1]]]}<single_stall_cycle />{'W': [[-1], [-507, -459], [-16524, -17820]], 'I': [[-1], [-37, -13], [-6084, -15210]], 'O': [[-1], [-1, -1], [-18189, -18236]]}<single_stall_count />{'W': [18251, 35, 0], 'I': [18251, 467, 0], 'O': [18252, 18252, 1]}<mem_compute_overlap_cc_for_shared_mem />{0: {'W': [0, 0], 'I': [0, 0], 'O': [63, 0]}, 1: {'W': [1680, 0], 'I': [12142, 0], 'O': [0, 63]}}<mem_compute_overlap_stall_for_shared_mem_LH />{0: [[-18252, -18252], [-18189, -18252]], 1: [[-4430, -18252], [-18252, -18189]]}</latency_deep_analysis></mem_stalling></latency></performance><area><total_area />121.1<mem_area />121.1<mem_area_percentage />100.0 %</area></results><elapsed_time_second />0</simulation></root>