Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2014.3 (lin64) Build 1034051 Fri Oct  3 16:32:59 MDT 2014
| Date         : Wed Apr  8 18:07:10 2015
| Host         : paasei running 64-bit Scientific Linux release 6.5 (Carbon)
| Command      : report_timing -delay_type min -max_paths 10 -sort_by group -input_pins -file postplace_timing_min.rpt
| Design       : LU32PEEng
| Device       : xcku035-ffva1156
| Speed File   : -3  PREVIEW 1.10 09-18-2014
-----------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -0.064ns  (arrival time - required time)
  Source:                 compBlock/leftWriteData1Reg0_reg[865]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@21.000ns period=42.000ns})
  Destination:            compBlock/leftWriteData1Reg1_reg[865]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@21.000ns period=42.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.147ns  (logic 0.052ns (35.311%)  route 0.095ns (64.689%))
  Logic Levels:           0  
  Clock Path Skew:        0.156ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.327ns
    Source Clock Delay      (SCD):    1.951ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Net Delay (Source):      1.353ns (routing 0.478ns, distribution 0.875ns)
  Clock Net Delay (Destination): 1.571ns (routing 0.540ns, distribution 1.031ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG12                                                              r  clk_IBUF_inst/INBUF_INST/PAD
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.353     0.353 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.029     0.382    clk_IBUF_inst/OUT
    AG12                                                              r  clk_IBUF_inst/IBUFCTRL_INST/I
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.015     0.397 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.174     0.571    clk_IBUF
    BUFGCE_X1Y0                                                       r  clk_IBUF_BUFG_inst/I
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.027     0.598 r  clk_IBUF_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=21202, estimated)    1.353     1.951    compBlock/clk_IBUF_BUFG
    SLICE_X90Y60                                                      r  compBlock/leftWriteData1Reg0_reg[865]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y60         FDRE (Prop_FDRE_C_Q)         0.052     2.003 r  compBlock/leftWriteData1Reg0_reg[865]/Q
                         net (fo=1, estimated)        0.095     2.098    compBlock/leftWriteData1Reg0[865]
    SLICE_X90Y58         FDRE                                         r  compBlock/leftWriteData1Reg1_reg[865]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG12                                                              r  clk_IBUF_inst/INBUF_INST/PAD
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.477     0.477 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.035     0.512    clk_IBUF_inst/OUT
    AG12                                                              r  clk_IBUF_inst/IBUFCTRL_INST/I
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.024     0.536 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.190     0.725    clk_IBUF
    BUFGCE_X1Y0                                                       r  clk_IBUF_BUFG_inst/I
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.031     0.756 r  clk_IBUF_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=21202, estimated)    1.571     2.327    compBlock/clk_IBUF_BUFG
    SLICE_X90Y58                                                      r  compBlock/leftWriteData1Reg1_reg[865]/C
                         clock pessimism             -0.220     2.107    
    SLICE_X90Y58         FDRE (Hold_FDRE_C_D)         0.055     2.162    compBlock/leftWriteData1Reg1_reg[865]
  -------------------------------------------------------------------
                         required time                         -2.162    
                         arrival time                           2.098    
  -------------------------------------------------------------------
                         slack                                 -0.064    

Slack (VIOLATED) :        -0.057ns  (arrival time - required time)
  Source:                 compBlock/conBlock/writeByteEnDelay5_reg[117]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@21.000ns period=42.000ns})
  Destination:            compBlock/conBlock/writeByteEnDelay4_reg[117]/D
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@21.000ns period=42.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.170ns  (logic 0.081ns (47.667%)  route 0.089ns (52.332%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.171ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.348ns
    Source Clock Delay      (SCD):    1.957ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Net Delay (Source):      1.359ns (routing 0.478ns, distribution 0.881ns)
  Clock Net Delay (Destination): 1.592ns (routing 0.540ns, distribution 1.052ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG12                                                              r  clk_IBUF_inst/INBUF_INST/PAD
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.353     0.353 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.029     0.382    clk_IBUF_inst/OUT
    AG12                                                              r  clk_IBUF_inst/IBUFCTRL_INST/I
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.015     0.397 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.174     0.571    clk_IBUF
    BUFGCE_X1Y0                                                       r  clk_IBUF_BUFG_inst/I
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.027     0.598 r  clk_IBUF_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=21202, estimated)    1.359     1.957    compBlock/conBlock/clk_IBUF_BUFG
    SLICE_X91Y118                                                     r  compBlock/conBlock/writeByteEnDelay5_reg[117]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y118        FDRE (Prop_FDRE_C_Q)         0.051     2.008 r  compBlock/conBlock/writeByteEnDelay5_reg[117]/Q
                         net (fo=1, estimated)        0.073     2.081    compBlock/conBlock/writeByteEnDelay5[117]
    SLICE_X91Y120                                                     r  compBlock/conBlock/writeByteEnDelay4[117]_i_1/I2
    SLICE_X91Y120        LUT3 (Prop_LUT3_I2_O)        0.030     2.111 r  compBlock/conBlock/writeByteEnDelay4[117]_i_1/O
                         net (fo=1, routed)           0.016     2.127    compBlock/conBlock/p_0_in1_in__0[117]
    SLICE_X91Y120        FDSE                                         r  compBlock/conBlock/writeByteEnDelay4_reg[117]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG12                                                              r  clk_IBUF_inst/INBUF_INST/PAD
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.477     0.477 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.035     0.512    clk_IBUF_inst/OUT
    AG12                                                              r  clk_IBUF_inst/IBUFCTRL_INST/I
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.024     0.536 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.190     0.725    clk_IBUF
    BUFGCE_X1Y0                                                       r  clk_IBUF_BUFG_inst/I
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.031     0.756 r  clk_IBUF_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=21202, estimated)    1.592     2.348    compBlock/conBlock/clk_IBUF_BUFG
    SLICE_X91Y120                                                     r  compBlock/conBlock/writeByteEnDelay4_reg[117]/C
                         clock pessimism             -0.220     2.128    
    SLICE_X91Y120        FDSE (Hold_FDSE_C_D)         0.056     2.184    compBlock/conBlock/writeByteEnDelay4_reg[117]
  -------------------------------------------------------------------
                         required time                         -2.184    
                         arrival time                           2.127    
  -------------------------------------------------------------------
                         slack                                 -0.057    

Slack (VIOLATED) :        -0.053ns  (arrival time - required time)
  Source:                 compBlock/leftWriteByteEn1Reg0_reg[115]/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@21.000ns period=42.000ns})
  Destination:            compBlock/leftWriteByteEn1Reg1_reg[115]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@21.000ns period=42.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.158ns  (logic 0.052ns (32.891%)  route 0.106ns (67.109%))
  Logic Levels:           0  
  Clock Path Skew:        0.155ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.325ns
    Source Clock Delay      (SCD):    1.950ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Net Delay (Source):      1.352ns (routing 0.478ns, distribution 0.874ns)
  Clock Net Delay (Destination): 1.569ns (routing 0.540ns, distribution 1.029ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG12                                                              r  clk_IBUF_inst/INBUF_INST/PAD
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.353     0.353 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.029     0.382    clk_IBUF_inst/OUT
    AG12                                                              r  clk_IBUF_inst/IBUFCTRL_INST/I
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.015     0.397 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.174     0.571    clk_IBUF
    BUFGCE_X1Y0                                                       r  clk_IBUF_BUFG_inst/I
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.027     0.598 r  clk_IBUF_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=21202, estimated)    1.352     1.950    compBlock/clk_IBUF_BUFG
    SLICE_X89Y60                                                      r  compBlock/leftWriteByteEn1Reg0_reg[115]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y60         FDSE (Prop_FDSE_C_Q)         0.052     2.002 r  compBlock/leftWriteByteEn1Reg0_reg[115]/Q
                         net (fo=1, estimated)        0.106     2.108    compBlock/n_0_leftWriteByteEn1Reg0_reg[115]
    SLICE_X89Y58         FDRE                                         r  compBlock/leftWriteByteEn1Reg1_reg[115]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG12                                                              r  clk_IBUF_inst/INBUF_INST/PAD
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.477     0.477 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.035     0.512    clk_IBUF_inst/OUT
    AG12                                                              r  clk_IBUF_inst/IBUFCTRL_INST/I
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.024     0.536 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.190     0.725    clk_IBUF
    BUFGCE_X1Y0                                                       r  clk_IBUF_BUFG_inst/I
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.031     0.756 r  clk_IBUF_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=21202, estimated)    1.569     2.325    compBlock/clk_IBUF_BUFG
    SLICE_X89Y58                                                      r  compBlock/leftWriteByteEn1Reg1_reg[115]/C
                         clock pessimism             -0.220     2.105    
    SLICE_X89Y58         FDRE (Hold_FDRE_C_D)         0.056     2.161    compBlock/leftWriteByteEn1Reg1_reg[115]
  -------------------------------------------------------------------
                         required time                         -2.161    
                         arrival time                           2.108    
  -------------------------------------------------------------------
                         slack                                 -0.053    

Slack (VIOLATED) :        -0.033ns  (arrival time - required time)
  Source:                 compBlock/leftWriteData1Reg0_reg[886]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@21.000ns period=42.000ns})
  Destination:            compBlock/leftWriteData1Reg1_reg[886]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@21.000ns period=42.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.181ns  (logic 0.052ns (28.780%)  route 0.129ns (71.220%))
  Logic Levels:           0  
  Clock Path Skew:        0.158ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.334ns
    Source Clock Delay      (SCD):    1.956ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Net Delay (Source):      1.358ns (routing 0.478ns, distribution 0.880ns)
  Clock Net Delay (Destination): 1.578ns (routing 0.540ns, distribution 1.038ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG12                                                              r  clk_IBUF_inst/INBUF_INST/PAD
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.353     0.353 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.029     0.382    clk_IBUF_inst/OUT
    AG12                                                              r  clk_IBUF_inst/IBUFCTRL_INST/I
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.015     0.397 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.174     0.571    clk_IBUF
    BUFGCE_X1Y0                                                       r  clk_IBUF_BUFG_inst/I
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.027     0.598 r  clk_IBUF_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=21202, estimated)    1.358     1.956    compBlock/clk_IBUF_BUFG
    SLICE_X91Y60                                                      r  compBlock/leftWriteData1Reg0_reg[886]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y60         FDRE (Prop_FDRE_C_Q)         0.052     2.008 r  compBlock/leftWriteData1Reg0_reg[886]/Q
                         net (fo=1, estimated)        0.129     2.137    compBlock/leftWriteData1Reg0[886]
    SLICE_X92Y58         FDRE                                         r  compBlock/leftWriteData1Reg1_reg[886]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG12                                                              r  clk_IBUF_inst/INBUF_INST/PAD
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.477     0.477 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.035     0.512    clk_IBUF_inst/OUT
    AG12                                                              r  clk_IBUF_inst/IBUFCTRL_INST/I
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.024     0.536 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.190     0.725    clk_IBUF
    BUFGCE_X1Y0                                                       r  clk_IBUF_BUFG_inst/I
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.031     0.756 r  clk_IBUF_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=21202, estimated)    1.578     2.334    compBlock/clk_IBUF_BUFG
    SLICE_X92Y58                                                      r  compBlock/leftWriteData1Reg1_reg[886]/C
                         clock pessimism             -0.220     2.114    
    SLICE_X92Y58         FDRE (Hold_FDRE_C_D)         0.056     2.170    compBlock/leftWriteData1Reg1_reg[886]
  -------------------------------------------------------------------
                         required time                         -2.170    
                         arrival time                           2.137    
  -------------------------------------------------------------------
                         slack                                 -0.033    

Slack (VIOLATED) :        -0.027ns  (arrival time - required time)
  Source:                 compBlock/curWriteData1Reg0_reg[892]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@21.000ns period=42.000ns})
  Destination:            compBlock/curWriteData1Reg1_reg[892]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@21.000ns period=42.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.142ns  (logic 0.051ns (36.018%)  route 0.091ns (63.982%))
  Logic Levels:           0  
  Clock Path Skew:        0.114ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.306ns
    Source Clock Delay      (SCD):    1.972ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Net Delay (Source):      1.374ns (routing 0.478ns, distribution 0.896ns)
  Clock Net Delay (Destination): 1.550ns (routing 0.540ns, distribution 1.010ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG12                                                              r  clk_IBUF_inst/INBUF_INST/PAD
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.353     0.353 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.029     0.382    clk_IBUF_inst/OUT
    AG12                                                              r  clk_IBUF_inst/IBUFCTRL_INST/I
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.015     0.397 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.174     0.571    clk_IBUF
    BUFGCE_X1Y0                                                       r  clk_IBUF_BUFG_inst/I
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.027     0.598 r  clk_IBUF_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=21202, estimated)    1.374     1.972    compBlock/clk_IBUF_BUFG
    SLICE_X90Y59                                                      r  compBlock/curWriteData1Reg0_reg[892]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y59         FDRE (Prop_FDRE_C_Q)         0.051     2.023 r  compBlock/curWriteData1Reg0_reg[892]/Q
                         net (fo=1, estimated)        0.091     2.114    compBlock/n_0_curWriteData1Reg0_reg[892]
    SLICE_X90Y60         FDRE                                         r  compBlock/curWriteData1Reg1_reg[892]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG12                                                              r  clk_IBUF_inst/INBUF_INST/PAD
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.477     0.477 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.035     0.512    clk_IBUF_inst/OUT
    AG12                                                              r  clk_IBUF_inst/IBUFCTRL_INST/I
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.024     0.536 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.190     0.725    clk_IBUF
    BUFGCE_X1Y0                                                       r  clk_IBUF_BUFG_inst/I
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.031     0.756 r  clk_IBUF_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=21202, estimated)    1.550     2.306    compBlock/clk_IBUF_BUFG
    SLICE_X90Y60                                                      r  compBlock/curWriteData1Reg1_reg[892]/C
                         clock pessimism             -0.220     2.086    
    SLICE_X90Y60         FDRE (Hold_FDRE_C_D)         0.055     2.141    compBlock/curWriteData1Reg1_reg[892]
  -------------------------------------------------------------------
                         required time                         -2.141    
                         arrival time                           2.114    
  -------------------------------------------------------------------
                         slack                                 -0.027    

Slack (VIOLATED) :        -0.015ns  (arrival time - required time)
  Source:                 compBlock/leftWriteByteEn0Reg0_reg[59]/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@21.000ns period=42.000ns})
  Destination:            compBlock/leftWriteByteEn0Reg1_reg[59]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@21.000ns period=42.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.188ns  (logic 0.051ns (27.089%)  route 0.137ns (72.911%))
  Logic Levels:           0  
  Clock Path Skew:        0.147ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.214ns
    Source Clock Delay      (SCD):    1.847ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Net Delay (Source):      1.249ns (routing 0.478ns, distribution 0.771ns)
  Clock Net Delay (Destination): 1.458ns (routing 0.540ns, distribution 0.918ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG12                                                              r  clk_IBUF_inst/INBUF_INST/PAD
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.353     0.353 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.029     0.382    clk_IBUF_inst/OUT
    AG12                                                              r  clk_IBUF_inst/IBUFCTRL_INST/I
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.015     0.397 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.174     0.571    clk_IBUF
    BUFGCE_X1Y0                                                       r  clk_IBUF_BUFG_inst/I
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.027     0.598 r  clk_IBUF_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=21202, estimated)    1.249     1.847    compBlock/clk_IBUF_BUFG
    SLICE_X63Y60                                                      r  compBlock/leftWriteByteEn0Reg0_reg[59]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y60         FDSE (Prop_FDSE_C_Q)         0.051     1.898 r  compBlock/leftWriteByteEn0Reg0_reg[59]/Q
                         net (fo=1, estimated)        0.137     2.035    compBlock/n_0_leftWriteByteEn0Reg0_reg[59]
    SLICE_X62Y59         FDRE                                         r  compBlock/leftWriteByteEn0Reg1_reg[59]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG12                                                              r  clk_IBUF_inst/INBUF_INST/PAD
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.477     0.477 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.035     0.512    clk_IBUF_inst/OUT
    AG12                                                              r  clk_IBUF_inst/IBUFCTRL_INST/I
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.024     0.536 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.190     0.725    clk_IBUF
    BUFGCE_X1Y0                                                       r  clk_IBUF_BUFG_inst/I
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.031     0.756 r  clk_IBUF_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=21202, estimated)    1.458     2.214    compBlock/clk_IBUF_BUFG
    SLICE_X62Y59                                                      r  compBlock/leftWriteByteEn0Reg1_reg[59]/C
                         clock pessimism             -0.220     1.994    
    SLICE_X62Y59         FDRE (Hold_FDRE_C_D)         0.056     2.050    compBlock/leftWriteByteEn0Reg1_reg[59]
  -------------------------------------------------------------------
                         required time                         -2.050    
                         arrival time                           2.035    
  -------------------------------------------------------------------
                         slack                                 -0.015    

Slack (VIOLATED) :        -0.015ns  (arrival time - required time)
  Source:                 DTU/mem_addr5_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@21.000ns period=42.000ns})
  Destination:            DTU/mem_addr2_reg[11]_srl3___DTU_mem_addr2_reg_r/D
                            (rising edge-triggered cell SRL16E clocked by clk  {rise@0.000ns fall@21.000ns period=42.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.141ns  (logic 0.052ns (36.811%)  route 0.089ns (63.189%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.175ns
    Source Clock Delay      (SCD):    1.829ns
    Clock Pessimism Removal (CPR):    0.310ns
  Clock Net Delay (Source):      1.231ns (routing 0.478ns, distribution 0.753ns)
  Clock Net Delay (Destination): 1.419ns (routing 0.540ns, distribution 0.879ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG12                                                              r  clk_IBUF_inst/INBUF_INST/PAD
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.353     0.353 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.029     0.382    clk_IBUF_inst/OUT
    AG12                                                              r  clk_IBUF_inst/IBUFCTRL_INST/I
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.015     0.397 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.174     0.571    clk_IBUF
    BUFGCE_X1Y0                                                       r  clk_IBUF_BUFG_inst/I
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.027     0.598 r  clk_IBUF_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=21202, estimated)    1.231     1.829    DTU/clk_IBUF_BUFG
    SLICE_X52Y19                                                      r  DTU/mem_addr5_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y19         FDRE (Prop_FDRE_C_Q)         0.052     1.881 r  DTU/mem_addr5_reg[11]/Q
                         net (fo=2, estimated)        0.089     1.970    DTU/mem_addr5_reg[11]
    SLICE_X52Y17         SRL16E                                       r  DTU/mem_addr2_reg[11]_srl3___DTU_mem_addr2_reg_r/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG12                                                              r  clk_IBUF_inst/INBUF_INST/PAD
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.477     0.477 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.035     0.512    clk_IBUF_inst/OUT
    AG12                                                              r  clk_IBUF_inst/IBUFCTRL_INST/I
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.024     0.536 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.190     0.725    clk_IBUF
    BUFGCE_X1Y0                                                       r  clk_IBUF_BUFG_inst/I
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.031     0.756 r  clk_IBUF_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=21202, estimated)    1.419     2.175    DTU/clk_IBUF_BUFG
    SLICE_X52Y17                                                      r  DTU/mem_addr2_reg[11]_srl3___DTU_mem_addr2_reg_r/CLK
                         clock pessimism             -0.310     1.865    
    SLICE_X52Y17         SRL16E (Hold_SRL16E_CLK_D)
                                                      0.120     1.985    DTU/mem_addr2_reg[11]_srl3___DTU_mem_addr2_reg_r
  -------------------------------------------------------------------
                         required time                         -1.985    
                         arrival time                           1.970    
  -------------------------------------------------------------------
                         slack                                 -0.015    

Slack (VIOLATED) :        -0.012ns  (arrival time - required time)
  Source:                 DTU/mem_addr5_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@21.000ns period=42.000ns})
  Destination:            DTU/mem_addr2_reg[10]_srl3___DTU_mem_addr2_reg_r/D
                            (rising edge-triggered cell SRL16E clocked by clk  {rise@0.000ns fall@21.000ns period=42.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.144ns  (logic 0.051ns (35.475%)  route 0.093ns (64.525%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.175ns
    Source Clock Delay      (SCD):    1.829ns
    Clock Pessimism Removal (CPR):    0.310ns
  Clock Net Delay (Source):      1.231ns (routing 0.478ns, distribution 0.753ns)
  Clock Net Delay (Destination): 1.419ns (routing 0.540ns, distribution 0.879ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG12                                                              r  clk_IBUF_inst/INBUF_INST/PAD
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.353     0.353 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.029     0.382    clk_IBUF_inst/OUT
    AG12                                                              r  clk_IBUF_inst/IBUFCTRL_INST/I
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.015     0.397 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.174     0.571    clk_IBUF
    BUFGCE_X1Y0                                                       r  clk_IBUF_BUFG_inst/I
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.027     0.598 r  clk_IBUF_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=21202, estimated)    1.231     1.829    DTU/clk_IBUF_BUFG
    SLICE_X52Y19                                                      r  DTU/mem_addr5_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y19         FDRE (Prop_FDRE_C_Q)         0.051     1.880 r  DTU/mem_addr5_reg[10]/Q
                         net (fo=2, estimated)        0.093     1.973    DTU/mem_addr5_reg[10]
    SLICE_X52Y17         SRL16E                                       r  DTU/mem_addr2_reg[10]_srl3___DTU_mem_addr2_reg_r/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG12                                                              r  clk_IBUF_inst/INBUF_INST/PAD
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.477     0.477 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.035     0.512    clk_IBUF_inst/OUT
    AG12                                                              r  clk_IBUF_inst/IBUFCTRL_INST/I
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.024     0.536 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.190     0.725    clk_IBUF
    BUFGCE_X1Y0                                                       r  clk_IBUF_BUFG_inst/I
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.031     0.756 r  clk_IBUF_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=21202, estimated)    1.419     2.175    DTU/clk_IBUF_BUFG
    SLICE_X52Y17                                                      r  DTU/mem_addr2_reg[10]_srl3___DTU_mem_addr2_reg_r/CLK
                         clock pessimism             -0.310     1.865    
    SLICE_X52Y17         SRL16E (Hold_SRL16E_CLK_D)
                                                      0.120     1.985    DTU/mem_addr2_reg[10]_srl3___DTU_mem_addr2_reg_r
  -------------------------------------------------------------------
                         required time                         -1.985    
                         arrival time                           1.973    
  -------------------------------------------------------------------
                         slack                                 -0.012    

Slack (VIOLATED) :        -0.006ns  (arrival time - required time)
  Source:                 compBlock/leftWriteData0Reg0_reg[891]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@21.000ns period=42.000ns})
  Destination:            compBlock/leftWriteData0Reg1_reg[891]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@21.000ns period=42.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.052ns (25.017%)  route 0.156ns (74.983%))
  Logic Levels:           0  
  Clock Path Skew:        0.158ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.328ns
    Source Clock Delay      (SCD):    1.950ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Net Delay (Source):      1.352ns (routing 0.478ns, distribution 0.874ns)
  Clock Net Delay (Destination): 1.572ns (routing 0.540ns, distribution 1.032ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG12                                                              r  clk_IBUF_inst/INBUF_INST/PAD
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.353     0.353 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.029     0.382    clk_IBUF_inst/OUT
    AG12                                                              r  clk_IBUF_inst/IBUFCTRL_INST/I
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.015     0.397 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.174     0.571    clk_IBUF
    BUFGCE_X1Y0                                                       r  clk_IBUF_BUFG_inst/I
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.027     0.598 r  clk_IBUF_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=21202, estimated)    1.352     1.950    compBlock/clk_IBUF_BUFG
    SLICE_X89Y61                                                      r  compBlock/leftWriteData0Reg0_reg[891]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y61         FDRE (Prop_FDRE_C_Q)         0.052     2.002 r  compBlock/leftWriteData0Reg0_reg[891]/Q
                         net (fo=1, estimated)        0.156     2.158    compBlock/leftWriteData0Reg0[891]
    SLICE_X89Y54         FDRE                                         r  compBlock/leftWriteData0Reg1_reg[891]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG12                                                              r  clk_IBUF_inst/INBUF_INST/PAD
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.477     0.477 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.035     0.512    clk_IBUF_inst/OUT
    AG12                                                              r  clk_IBUF_inst/IBUFCTRL_INST/I
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.024     0.536 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.190     0.725    clk_IBUF
    BUFGCE_X1Y0                                                       r  clk_IBUF_BUFG_inst/I
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.031     0.756 r  clk_IBUF_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=21202, estimated)    1.572     2.328    compBlock/clk_IBUF_BUFG
    SLICE_X89Y54                                                      r  compBlock/leftWriteData0Reg1_reg[891]/C
                         clock pessimism             -0.220     2.108    
    SLICE_X89Y54         FDRE (Hold_FDRE_C_D)         0.056     2.164    compBlock/leftWriteData0Reg1_reg[891]
  -------------------------------------------------------------------
                         required time                         -2.164    
                         arrival time                           2.158    
  -------------------------------------------------------------------
                         slack                                 -0.006    

Slack (VIOLATED) :        -0.006ns  (arrival time - required time)
  Source:                 compBlock/leftWriteData0Reg0_reg[880]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@21.000ns period=42.000ns})
  Destination:            compBlock/leftWriteData0Reg1_reg[880]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@21.000ns period=42.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.052ns (24.868%)  route 0.157ns (75.132%))
  Logic Levels:           0  
  Clock Path Skew:        0.159ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.328ns
    Source Clock Delay      (SCD):    1.949ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Net Delay (Source):      1.351ns (routing 0.478ns, distribution 0.873ns)
  Clock Net Delay (Destination): 1.572ns (routing 0.540ns, distribution 1.032ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG12                                                              r  clk_IBUF_inst/INBUF_INST/PAD
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.353     0.353 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.029     0.382    clk_IBUF_inst/OUT
    AG12                                                              r  clk_IBUF_inst/IBUFCTRL_INST/I
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.015     0.397 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.174     0.571    clk_IBUF
    BUFGCE_X1Y0                                                       r  clk_IBUF_BUFG_inst/I
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.027     0.598 r  clk_IBUF_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=21202, estimated)    1.351     1.949    compBlock/clk_IBUF_BUFG
    SLICE_X89Y61                                                      r  compBlock/leftWriteData0Reg0_reg[880]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y61         FDRE (Prop_FDRE_C_Q)         0.052     2.001 r  compBlock/leftWriteData0Reg0_reg[880]/Q
                         net (fo=1, estimated)        0.157     2.158    compBlock/leftWriteData0Reg0[880]
    SLICE_X89Y54         FDRE                                         r  compBlock/leftWriteData0Reg1_reg[880]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG12                                                              r  clk_IBUF_inst/INBUF_INST/PAD
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.477     0.477 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.035     0.512    clk_IBUF_inst/OUT
    AG12                                                              r  clk_IBUF_inst/IBUFCTRL_INST/I
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.024     0.536 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.190     0.725    clk_IBUF
    BUFGCE_X1Y0                                                       r  clk_IBUF_BUFG_inst/I
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.031     0.756 r  clk_IBUF_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=21202, estimated)    1.572     2.328    compBlock/clk_IBUF_BUFG
    SLICE_X89Y54                                                      r  compBlock/leftWriteData0Reg1_reg[880]/C
                         clock pessimism             -0.220     2.108    
    SLICE_X89Y54         FDRE (Hold_FDRE_C_D)         0.056     2.164    compBlock/leftWriteData0Reg1_reg[880]
  -------------------------------------------------------------------
                         required time                         -2.164    
                         arrival time                           2.158    
  -------------------------------------------------------------------
                         slack                                 -0.006    




