--------------------------------------------------------------------------------
Release 14.6 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.6/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 3 -n
3 -fastpaths -xml class_cpu.twx class_cpu.ncd -o class_cpu.twr class_cpu.pcf
-ucf nexys3.ucf

Design file:              class_cpu.ncd
Physical constraint file: class_cpu.pcf
Device,package,speed:     xc6slx16,csg324,C,-3 (PRODUCTION 1.23 2013-06-08)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 253 paths analyzed, 70 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   2.709ns.
--------------------------------------------------------------------------------

Paths for end point cpu_clock (SLICE_X19Y44.CE), 21 paths
--------------------------------------------------------------------------------
Slack (setup path):     7.291ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clock_divider.counter_4 (FF)
  Destination:          cpu_clock (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.670ns (Levels of Logic = 2)
  Clock Path Skew:      -0.004ns (0.152 - 0.156)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clock_divider.counter_4 to cpu_clock
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y42.AQ      Tcko                  0.447   clock_divider.counter<7>
                                                       clock_divider.counter_4
    SLICE_X19Y44.D1      net (fanout=2)        0.789   clock_divider.counter<4>
    SLICE_X19Y44.D       Tilo                  0.259   cpu_clock
                                                       GND_6_o_clock_divider.counter[20]_equal_181_o<20>1
    SLICE_X19Y44.A3      net (fanout=1)        0.291   GND_6_o_clock_divider.counter[20]_equal_181_o<20>
    SLICE_X19Y44.A       Tilo                  0.259   cpu_clock
                                                       GND_6_o_clock_divider.counter[20]_equal_181_o<20>4
    SLICE_X19Y44.CE      net (fanout=1)        0.285   GND_6_o_clock_divider.counter[20]_equal_181_o
    SLICE_X19Y44.CLK     Tceck                 0.340   cpu_clock
                                                       cpu_clock
    -------------------------------------------------  ---------------------------
    Total                                      2.670ns (1.305ns logic, 1.365ns route)
                                                       (48.9% logic, 51.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.337ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clock_divider.counter_16 (FF)
  Destination:          cpu_clock (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.617ns (Levels of Logic = 2)
  Clock Path Skew:      -0.011ns (0.152 - 0.163)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clock_divider.counter_16 to cpu_clock
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y45.AQ      Tcko                  0.447   clock_divider.counter<19>
                                                       clock_divider.counter_16
    SLICE_X19Y44.B1      net (fanout=2)        0.587   clock_divider.counter<16>
    SLICE_X19Y44.B       Tilo                  0.259   cpu_clock
                                                       GND_6_o_clock_divider.counter[20]_equal_181_o<20>3
    SLICE_X19Y44.A4      net (fanout=1)        0.440   GND_6_o_clock_divider.counter[20]_equal_181_o<20>2
    SLICE_X19Y44.A       Tilo                  0.259   cpu_clock
                                                       GND_6_o_clock_divider.counter[20]_equal_181_o<20>4
    SLICE_X19Y44.CE      net (fanout=1)        0.285   GND_6_o_clock_divider.counter[20]_equal_181_o
    SLICE_X19Y44.CLK     Tceck                 0.340   cpu_clock
                                                       cpu_clock
    -------------------------------------------------  ---------------------------
    Total                                      2.617ns (1.305ns logic, 1.312ns route)
                                                       (49.9% logic, 50.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.341ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clock_divider.counter_10 (FF)
  Destination:          cpu_clock (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.617ns (Levels of Logic = 2)
  Clock Path Skew:      -0.007ns (0.152 - 0.159)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clock_divider.counter_10 to cpu_clock
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y43.CQ      Tcko                  0.447   clock_divider.counter<11>
                                                       clock_divider.counter_10
    SLICE_X21Y44.A2      net (fanout=2)        0.654   clock_divider.counter<10>
    SLICE_X21Y44.A       Tilo                  0.259   GND_6_o_clock_divider.counter[20]_equal_181_o<20>1
                                                       GND_6_o_clock_divider.counter[20]_equal_181_o<20>2
    SLICE_X19Y44.A5      net (fanout=1)        0.373   GND_6_o_clock_divider.counter[20]_equal_181_o<20>1
    SLICE_X19Y44.A       Tilo                  0.259   cpu_clock
                                                       GND_6_o_clock_divider.counter[20]_equal_181_o<20>4
    SLICE_X19Y44.CE      net (fanout=1)        0.285   GND_6_o_clock_divider.counter[20]_equal_181_o
    SLICE_X19Y44.CLK     Tceck                 0.340   cpu_clock
                                                       cpu_clock
    -------------------------------------------------  ---------------------------
    Total                                      2.617ns (1.305ns logic, 1.312ns route)
                                                       (49.9% logic, 50.1% route)

--------------------------------------------------------------------------------

Paths for end point clock_divider.counter_19 (SLICE_X18Y45.CIN), 16 paths
--------------------------------------------------------------------------------
Slack (setup path):     7.972ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clock_divider.counter_12 (FF)
  Destination:          clock_divider.counter_19 (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.986ns (Levels of Logic = 2)
  Clock Path Skew:      -0.007ns (0.154 - 0.161)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clock_divider.counter_12 to clock_divider.counter_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y44.AQ      Tcko                  0.447   clock_divider.counter<15>
                                                       clock_divider.counter_12
    SLICE_X18Y44.A3      net (fanout=2)        0.843   clock_divider.counter<12>
    SLICE_X18Y44.COUT    Topcya                0.379   clock_divider.counter<15>
                                                       clock_divider.counter<12>_rt
                                                       Mcount_clock_divider.counter_cy<15>
    SLICE_X18Y45.CIN     net (fanout=1)        0.003   Mcount_clock_divider.counter_cy<15>
    SLICE_X18Y45.CLK     Tcinck                0.314   clock_divider.counter<19>
                                                       Mcount_clock_divider.counter_cy<19>
                                                       clock_divider.counter_19
    -------------------------------------------------  ---------------------------
    Total                                      1.986ns (1.140ns logic, 0.846ns route)
                                                       (57.4% logic, 42.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     8.187ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clock_divider.counter_0 (FF)
  Destination:          clock_divider.counter_19 (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.779ns (Levels of Logic = 5)
  Clock Path Skew:      0.001ns (0.154 - 0.153)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clock_divider.counter_0 to clock_divider.counter_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y41.AQ      Tcko                  0.447   clock_divider.counter<3>
                                                       clock_divider.counter_0
    SLICE_X18Y41.A5      net (fanout=2)        0.399   clock_divider.counter<0>
    SLICE_X18Y41.COUT    Topcya                0.379   clock_divider.counter<3>
                                                       Mcount_clock_divider.counter_lut<0>_INV_0
                                                       Mcount_clock_divider.counter_cy<3>
    SLICE_X18Y42.CIN     net (fanout=1)        0.003   Mcount_clock_divider.counter_cy<3>
    SLICE_X18Y42.COUT    Tbyp                  0.076   clock_divider.counter<7>
                                                       Mcount_clock_divider.counter_cy<7>
    SLICE_X18Y43.CIN     net (fanout=1)        0.003   Mcount_clock_divider.counter_cy<7>
    SLICE_X18Y43.COUT    Tbyp                  0.076   clock_divider.counter<11>
                                                       Mcount_clock_divider.counter_cy<11>
    SLICE_X18Y44.CIN     net (fanout=1)        0.003   Mcount_clock_divider.counter_cy<11>
    SLICE_X18Y44.COUT    Tbyp                  0.076   clock_divider.counter<15>
                                                       Mcount_clock_divider.counter_cy<15>
    SLICE_X18Y45.CIN     net (fanout=1)        0.003   Mcount_clock_divider.counter_cy<15>
    SLICE_X18Y45.CLK     Tcinck                0.314   clock_divider.counter<19>
                                                       Mcount_clock_divider.counter_cy<19>
                                                       clock_divider.counter_19
    -------------------------------------------------  ---------------------------
    Total                                      1.779ns (1.368ns logic, 0.411ns route)
                                                       (76.9% logic, 23.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     8.267ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clock_divider.counter_4 (FF)
  Destination:          clock_divider.counter_19 (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.696ns (Levels of Logic = 4)
  Clock Path Skew:      -0.002ns (0.154 - 0.156)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clock_divider.counter_4 to clock_divider.counter_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y42.AQ      Tcko                  0.447   clock_divider.counter<7>
                                                       clock_divider.counter_4
    SLICE_X18Y42.A5      net (fanout=2)        0.395   clock_divider.counter<4>
    SLICE_X18Y42.COUT    Topcya                0.379   clock_divider.counter<7>
                                                       clock_divider.counter<4>_rt
                                                       Mcount_clock_divider.counter_cy<7>
    SLICE_X18Y43.CIN     net (fanout=1)        0.003   Mcount_clock_divider.counter_cy<7>
    SLICE_X18Y43.COUT    Tbyp                  0.076   clock_divider.counter<11>
                                                       Mcount_clock_divider.counter_cy<11>
    SLICE_X18Y44.CIN     net (fanout=1)        0.003   Mcount_clock_divider.counter_cy<11>
    SLICE_X18Y44.COUT    Tbyp                  0.076   clock_divider.counter<15>
                                                       Mcount_clock_divider.counter_cy<15>
    SLICE_X18Y45.CIN     net (fanout=1)        0.003   Mcount_clock_divider.counter_cy<15>
    SLICE_X18Y45.CLK     Tcinck                0.314   clock_divider.counter<19>
                                                       Mcount_clock_divider.counter_cy<19>
                                                       clock_divider.counter_19
    -------------------------------------------------  ---------------------------
    Total                                      1.696ns (1.292ns logic, 0.404ns route)
                                                       (76.2% logic, 23.8% route)

--------------------------------------------------------------------------------

Paths for end point clock_divider.counter_17 (SLICE_X18Y45.CIN), 16 paths
--------------------------------------------------------------------------------
Slack (setup path):     7.982ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clock_divider.counter_12 (FF)
  Destination:          clock_divider.counter_17 (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.976ns (Levels of Logic = 2)
  Clock Path Skew:      -0.007ns (0.154 - 0.161)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clock_divider.counter_12 to clock_divider.counter_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y44.AQ      Tcko                  0.447   clock_divider.counter<15>
                                                       clock_divider.counter_12
    SLICE_X18Y44.A3      net (fanout=2)        0.843   clock_divider.counter<12>
    SLICE_X18Y44.COUT    Topcya                0.379   clock_divider.counter<15>
                                                       clock_divider.counter<12>_rt
                                                       Mcount_clock_divider.counter_cy<15>
    SLICE_X18Y45.CIN     net (fanout=1)        0.003   Mcount_clock_divider.counter_cy<15>
    SLICE_X18Y45.CLK     Tcinck                0.304   clock_divider.counter<19>
                                                       Mcount_clock_divider.counter_cy<19>
                                                       clock_divider.counter_17
    -------------------------------------------------  ---------------------------
    Total                                      1.976ns (1.130ns logic, 0.846ns route)
                                                       (57.2% logic, 42.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     8.197ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clock_divider.counter_0 (FF)
  Destination:          clock_divider.counter_17 (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.769ns (Levels of Logic = 5)
  Clock Path Skew:      0.001ns (0.154 - 0.153)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clock_divider.counter_0 to clock_divider.counter_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y41.AQ      Tcko                  0.447   clock_divider.counter<3>
                                                       clock_divider.counter_0
    SLICE_X18Y41.A5      net (fanout=2)        0.399   clock_divider.counter<0>
    SLICE_X18Y41.COUT    Topcya                0.379   clock_divider.counter<3>
                                                       Mcount_clock_divider.counter_lut<0>_INV_0
                                                       Mcount_clock_divider.counter_cy<3>
    SLICE_X18Y42.CIN     net (fanout=1)        0.003   Mcount_clock_divider.counter_cy<3>
    SLICE_X18Y42.COUT    Tbyp                  0.076   clock_divider.counter<7>
                                                       Mcount_clock_divider.counter_cy<7>
    SLICE_X18Y43.CIN     net (fanout=1)        0.003   Mcount_clock_divider.counter_cy<7>
    SLICE_X18Y43.COUT    Tbyp                  0.076   clock_divider.counter<11>
                                                       Mcount_clock_divider.counter_cy<11>
    SLICE_X18Y44.CIN     net (fanout=1)        0.003   Mcount_clock_divider.counter_cy<11>
    SLICE_X18Y44.COUT    Tbyp                  0.076   clock_divider.counter<15>
                                                       Mcount_clock_divider.counter_cy<15>
    SLICE_X18Y45.CIN     net (fanout=1)        0.003   Mcount_clock_divider.counter_cy<15>
    SLICE_X18Y45.CLK     Tcinck                0.304   clock_divider.counter<19>
                                                       Mcount_clock_divider.counter_cy<19>
                                                       clock_divider.counter_17
    -------------------------------------------------  ---------------------------
    Total                                      1.769ns (1.358ns logic, 0.411ns route)
                                                       (76.8% logic, 23.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     8.277ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clock_divider.counter_4 (FF)
  Destination:          clock_divider.counter_17 (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.686ns (Levels of Logic = 4)
  Clock Path Skew:      -0.002ns (0.154 - 0.156)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clock_divider.counter_4 to clock_divider.counter_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y42.AQ      Tcko                  0.447   clock_divider.counter<7>
                                                       clock_divider.counter_4
    SLICE_X18Y42.A5      net (fanout=2)        0.395   clock_divider.counter<4>
    SLICE_X18Y42.COUT    Topcya                0.379   clock_divider.counter<7>
                                                       clock_divider.counter<4>_rt
                                                       Mcount_clock_divider.counter_cy<7>
    SLICE_X18Y43.CIN     net (fanout=1)        0.003   Mcount_clock_divider.counter_cy<7>
    SLICE_X18Y43.COUT    Tbyp                  0.076   clock_divider.counter<11>
                                                       Mcount_clock_divider.counter_cy<11>
    SLICE_X18Y44.CIN     net (fanout=1)        0.003   Mcount_clock_divider.counter_cy<11>
    SLICE_X18Y44.COUT    Tbyp                  0.076   clock_divider.counter<15>
                                                       Mcount_clock_divider.counter_cy<15>
    SLICE_X18Y45.CIN     net (fanout=1)        0.003   Mcount_clock_divider.counter_cy<15>
    SLICE_X18Y45.CLK     Tcinck                0.304   clock_divider.counter<19>
                                                       Mcount_clock_divider.counter_cy<19>
                                                       clock_divider.counter_17
    -------------------------------------------------  ---------------------------
    Total                                      1.686ns (1.282ns logic, 0.404ns route)
                                                       (76.0% logic, 24.0% route)

--------------------------------------------------------------------------------

Hold Paths: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point cpu_clock (SLICE_X19Y44.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.473ns (requirement - (clock path skew + uncertainty - data path))
  Source:               cpu_clock (FF)
  Destination:          cpu_clock (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.473ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: cpu_clock to cpu_clock
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y44.CQ      Tcko                  0.198   cpu_clock
                                                       cpu_clock
    SLICE_X19Y44.C5      net (fanout=2)        0.060   cpu_clock
    SLICE_X19Y44.CLK     Tah         (-Th)    -0.215   cpu_clock
                                                       cpu_clock_INV_39_o1_INV_0
                                                       cpu_clock
    -------------------------------------------------  ---------------------------
    Total                                      0.473ns (0.413ns logic, 0.060ns route)
                                                       (87.3% logic, 12.7% route)

--------------------------------------------------------------------------------

Paths for end point clock_divider.counter_20 (SLICE_X18Y46.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.503ns (requirement - (clock path skew + uncertainty - data path))
  Source:               clock_divider.counter_20 (FF)
  Destination:          clock_divider.counter_20 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.503ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: clock_divider.counter_20 to clock_divider.counter_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y46.AQ      Tcko                  0.234   clock_divider.counter<20>
                                                       clock_divider.counter_20
    SLICE_X18Y46.A6      net (fanout=2)        0.026   clock_divider.counter<20>
    SLICE_X18Y46.CLK     Tah         (-Th)    -0.243   clock_divider.counter<20>
                                                       clock_divider.counter<20>_rt
                                                       Mcount_clock_divider.counter_xor<20>
                                                       clock_divider.counter_20
    -------------------------------------------------  ---------------------------
    Total                                      0.503ns (0.477ns logic, 0.026ns route)
                                                       (94.8% logic, 5.2% route)

--------------------------------------------------------------------------------

Paths for end point clock_divider.counter_13 (SLICE_X18Y44.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.534ns (requirement - (clock path skew + uncertainty - data path))
  Source:               clock_divider.counter_13 (FF)
  Destination:          clock_divider.counter_13 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.534ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: clock_divider.counter_13 to clock_divider.counter_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y44.BQ      Tcko                  0.234   clock_divider.counter<15>
                                                       clock_divider.counter_13
    SLICE_X18Y44.B5      net (fanout=2)        0.063   clock_divider.counter<13>
    SLICE_X18Y44.CLK     Tah         (-Th)    -0.237   clock_divider.counter<15>
                                                       clock_divider.counter<13>_rt
                                                       Mcount_clock_divider.counter_cy<15>
                                                       clock_divider.counter_13
    -------------------------------------------------  ---------------------------
    Total                                      0.534ns (0.471ns logic, 0.063ns route)
                                                       (88.2% logic, 11.8% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 8.270ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 9.594ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.203ns (Trpw)
  Physical resource: clock_divider.counter<3>/SR
  Logical resource: clock_divider.counter_0/SR
  Location pin: SLICE_X18Y41.SR
  Clock network: rst_IBUF
--------------------------------------------------------------------------------
Slack: 9.594ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.203ns (Trpw)
  Physical resource: clock_divider.counter<3>/SR
  Logical resource: clock_divider.counter_1/SR
  Location pin: SLICE_X18Y41.SR
  Clock network: rst_IBUF
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    2.709|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 253 paths, 0 nets, and 60 connections

Design statistics:
   Minimum period:   2.709ns{1}   (Maximum frequency: 369.140MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue Nov  5 21:27:58 2013 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 401 MB



