Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Wed Feb 13 16:40:17 2019
| Host         : PCPHESEBE02 running 64-bit Service Pack 1  (build 7601)
| Command      : report_design_analysis -timing -setup -max_paths 10 -extend -show_all -logic_level_distribution -logic_level_dist_paths 1000 -complexity -congestion -name design_analysis_1 -file design_analysis.txt
| Design       : wrapper
| Device       : xcvu9p
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Design Analysis

Table of Contents
-----------------
1. Setup Path Characteristics 1-10
2. Logic Level Distribution
3. Complexity Characteristics (Cells)
4. Placed Maximum Level Congestion Reporting
5. Initial Estimated Router Congestion Reporting
6. Routed Maximum Level Congestion Reporting
7. SLR Net Crossing Reporting
8. Placed Tile Based Congestion Metric (Vertical)
9. Placed Tile Based Congestion Metric (Horizontal)

1. Setup Path Characteristics 1-10
----------------------------------

Setup Characteristics for Path #1
+---------------------------+---------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
|      Characteristics      |   WorstPath to Src  |                                                                                                                          Path #1                                                                                                                          | WorstPath from Dst |
+---------------------------+---------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
| Requirement               |               6.250 |                                                                                                                                                                                                                                                     6.250 |              6.250 |
| Path Delay                |               0.607 |                                                                                                                                                                                                                                                    20.065 |              0.560 |
| Logic Delay               | 0.096(16%)          | 5.780(29%)                                                                                                                                                                                                                                                | 0.097(18%)         |
| Net Delay                 | 0.511(84%)          | 14.285(71%)                                                                                                                                                                                                                                               | 0.463(82%)         |
| Clock Skew                |              -0.103 |                                                                                                                                                                                                                                                     0.099 |             -0.338 |
| Slack                     |               5.531 |                                                                                                                                                                                                                                                   -13.724 |              5.344 |
| Timing Exception          |                     |                                                                                                                                                                                                                                                           |                    |
| Bounding Box Size         | 0% x 0%             | 11% x 4%                                                                                                                                                                                                                                                  | 1% x 0%            |
| Clock Region Distance     | (0, 0)              | (0, 1)                                                                                                                                                                                                                                                    | (0, 0)             |
| Cumulative Fanout         |                   1 |                                                                                                                                                                                                                                                       354 |                  1 |
| Fixed Loc                 |                   0 |                                                                                                                                                                                                                                                         0 |                  0 |
| Fixed Route               |                   0 |                                                                                                                                                                                                                                                         0 |                  0 |
| Hold Fix Detour           |                   0 |                                                                                                                                                                                                                                                         0 |                  0 |
| Combined LUT Pairs        |                   0 |                                                                                                                                                                                                                                                         0 |                  0 |
| Clock Relationship        | Safely Timed        | Safely Timed                                                                                                                                                                                                                                              | Safely Timed       |
| Logic Levels              |                   0 |                                                                                                                                                                                                                                                        48 |                  0 |
| Routes                    |                   1 |                                                                                                                                                                                                                                                        48 |                  1 |
| Logical Path              | FDRE FDRE           | FDRE LUT4 LUT5 LUT4 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT6 LUT4 LUT4 LUT6 LUT4 LUT5 LUT5 LUT6 LUT6 LUT5 LUT4 LUT6 LUT6 LUT5 LUT5 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT3 LUT6 LUT5 LUT5 LUT6 LUT6 LUT4 LUT5 LUT5 LUT5 LUT4 LUT6 LUT3 LUT6 LUT4 LUT4 LUT5 LUT6 FDRE | FDRE FDRE          |
| Start Point Clock         | clk                 | clk                                                                                                                                                                                                                                                       | clk                |
| End Point Clock           | clk                 | clk                                                                                                                                                                                                                                                       | clk                |
| DSP Block                 | None                | None                                                                                                                                                                                                                                                      | None               |
| BRAM                      | None                | None                                                                                                                                                                                                                                                      | None               |
| IO Crossings              |                   0 |                                                                                                                                                                                                                                                         0 |                  0 |
| SLR Crossings             |                   0 |                                                                                                                                                                                                                                                         0 |                  0 |
| PBlocks                   |                   0 |                                                                                                                                                                                                                                                         0 |                  0 |
| High Fanout               |                   1 |                                                                                                                                                                                                                                                        35 |                  1 |
| Dont Touch                |                   0 |                                                                                                                                                                                                                                                         0 |                  0 |
| Mark Debug                |                   0 |                                                                                                                                                                                                                                                         0 |                  0 |
| Start Point Pin Primitive | FDRE/C              | FDRE/C                                                                                                                                                                                                                                                    | FDRE/C             |
| End Point Pin Primitive   | FDRE/D              | FDRE/D                                                                                                                                                                                                                                                    | FDRE/D             |
| Start Point Pin           | sr_p.sr_15[36]/C    | muon_cand_2.pt[0]/C                                                                                                                                                                                                                                       | sr_p.sr_1[248]/C   |
| End Point Pin             | muon_cand_2.pt[0]/D | sr_p.sr_1[248]/D                                                                                                                                                                                                                                          | sr_p.sr_2[248]/D   |
+---------------------------+---------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #2
+---------------------------+---------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
|      Characteristics      |   WorstPath to Src  |                                                                                                                        Path #2                                                                                                                       | WorstPath from Dst |
+---------------------------+---------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
| Requirement               |               6.250 |                                                                                                                                                                                                                                                6.250 |              6.250 |
| Path Delay                |               0.607 |                                                                                                                                                                                                                                               19.990 |              0.388 |
| Logic Delay               | 0.096(16%)          | 5.984(30%)                                                                                                                                                                                                                                           | 0.093(24%)         |
| Net Delay                 | 0.511(84%)          | 14.006(70%)                                                                                                                                                                                                                                          | 0.295(76%)         |
| Clock Skew                |              -0.103 |                                                                                                                                                                                                                                                0.027 |             -0.255 |
| Slack                     |               5.531 |                                                                                                                                                                                                                                              -13.721 |              5.598 |
| Timing Exception          |                     |                                                                                                                                                                                                                                                      |                    |
| Bounding Box Size         | 0% x 0%             | 11% x 4%                                                                                                                                                                                                                                             | 0% x 0%            |
| Clock Region Distance     | (0, 0)              | (0, 1)                                                                                                                                                                                                                                               | (0, 0)             |
| Cumulative Fanout         |                   1 |                                                                                                                                                                                                                                                  353 |                  1 |
| Fixed Loc                 |                   0 |                                                                                                                                                                                                                                                    0 |                  0 |
| Fixed Route               |                   0 |                                                                                                                                                                                                                                                    0 |                  0 |
| Hold Fix Detour           |                   0 |                                                                                                                                                                                                                                                    0 |                  0 |
| Combined LUT Pairs        |                   0 |                                                                                                                                                                                                                                                    0 |                  0 |
| Clock Relationship        | Safely Timed        | Safely Timed                                                                                                                                                                                                                                         | Safely Timed       |
| Logic Levels              |                   0 |                                                                                                                                                                                                                                                   47 |                  0 |
| Routes                    |                   1 |                                                                                                                                                                                                                                                   47 |                  1 |
| Logical Path              | FDRE FDRE           | FDRE LUT4 LUT5 LUT4 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT6 LUT4 LUT4 LUT6 LUT4 LUT5 LUT5 LUT6 LUT6 LUT5 LUT4 LUT6 LUT6 LUT5 LUT5 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT3 LUT6 LUT5 LUT5 LUT6 LUT6 LUT4 LUT5 LUT5 LUT5 LUT4 LUT6 LUT6 LUT6 LUT4 LUT5 LUT6 FDRE | FDRE FDRE          |
| Start Point Clock         | clk                 | clk                                                                                                                                                                                                                                                  | clk                |
| End Point Clock           | clk                 | clk                                                                                                                                                                                                                                                  | clk                |
| DSP Block                 | None                | None                                                                                                                                                                                                                                                 | None               |
| BRAM                      | None                | None                                                                                                                                                                                                                                                 | None               |
| IO Crossings              |                   0 |                                                                                                                                                                                                                                                    0 |                  0 |
| SLR Crossings             |                   0 |                                                                                                                                                                                                                                                    0 |                  0 |
| PBlocks                   |                   0 |                                                                                                                                                                                                                                                    0 |                  0 |
| High Fanout               |                   1 |                                                                                                                                                                                                                                                   35 |                  1 |
| Dont Touch                |                   0 |                                                                                                                                                                                                                                                    0 |                  0 |
| Mark Debug                |                   0 |                                                                                                                                                                                                                                                    0 |                  0 |
| Start Point Pin Primitive | FDRE/C              | FDRE/C                                                                                                                                                                                                                                               | FDRE/C             |
| End Point Pin Primitive   | FDRE/D              | FDRE/D                                                                                                                                                                                                                                               | FDRE/D             |
| Start Point Pin           | sr_p.sr_15[36]/C    | muon_cand_2.pt[0]/C                                                                                                                                                                                                                                  | sr_p.sr_1[246]/C   |
| End Point Pin             | muon_cand_2.pt[0]/D | sr_p.sr_1[246]/D                                                                                                                                                                                                                                     | sr_p.sr_2[246]/D   |
+---------------------------+---------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #3
+---------------------------+---------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
|      Characteristics      |   WorstPath to Src  |                                                                                                                          Path #3                                                                                                                          | WorstPath from Dst |
+---------------------------+---------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
| Requirement               |               6.250 |                                                                                                                                                                                                                                                     6.250 |              6.250 |
| Path Delay                |               0.607 |                                                                                                                                                                                                                                                    20.071 |              0.565 |
| Logic Delay               | 0.096(16%)          | 6.051(31%)                                                                                                                                                                                                                                                | 0.093(17%)         |
| Net Delay                 | 0.511(84%)          | 14.020(69%)                                                                                                                                                                                                                                               | 0.472(83%)         |
| Clock Skew                |              -0.103 |                                                                                                                                                                                                                                                     0.113 |             -0.382 |
| Slack                     |               5.531 |                                                                                                                                                                                                                                                   -13.716 |              5.295 |
| Timing Exception          |                     |                                                                                                                                                                                                                                                           |                    |
| Bounding Box Size         | 0% x 0%             | 11% x 4%                                                                                                                                                                                                                                                  | 1% x 0%            |
| Clock Region Distance     | (0, 0)              | (0, 1)                                                                                                                                                                                                                                                    | (0, 0)             |
| Cumulative Fanout         |                   1 |                                                                                                                                                                                                                                                       354 |                  1 |
| Fixed Loc                 |                   0 |                                                                                                                                                                                                                                                         0 |                  0 |
| Fixed Route               |                   0 |                                                                                                                                                                                                                                                         0 |                  0 |
| Hold Fix Detour           |                   0 |                                                                                                                                                                                                                                                         0 |                  0 |
| Combined LUT Pairs        |                   0 |                                                                                                                                                                                                                                                         0 |                  0 |
| Clock Relationship        | Safely Timed        | Safely Timed                                                                                                                                                                                                                                              | Safely Timed       |
| Logic Levels              |                   0 |                                                                                                                                                                                                                                                        48 |                  0 |
| Routes                    |                   1 |                                                                                                                                                                                                                                                        48 |                  1 |
| Logical Path              | FDRE FDRE           | FDRE LUT4 LUT5 LUT4 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT6 LUT4 LUT4 LUT6 LUT4 LUT5 LUT5 LUT6 LUT6 LUT5 LUT4 LUT6 LUT6 LUT5 LUT5 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT3 LUT6 LUT5 LUT5 LUT6 LUT6 LUT4 LUT5 LUT5 LUT5 LUT4 LUT6 LUT6 LUT6 LUT4 LUT6 LUT6 LUT6 FDRE | FDRE FDRE          |
| Start Point Clock         | clk                 | clk                                                                                                                                                                                                                                                       | clk                |
| End Point Clock           | clk                 | clk                                                                                                                                                                                                                                                       | clk                |
| DSP Block                 | None                | None                                                                                                                                                                                                                                                      | None               |
| BRAM                      | None                | None                                                                                                                                                                                                                                                      | None               |
| IO Crossings              |                   0 |                                                                                                                                                                                                                                                         0 |                  0 |
| SLR Crossings             |                   0 |                                                                                                                                                                                                                                                         0 |                  0 |
| PBlocks                   |                   0 |                                                                                                                                                                                                                                                         0 |                  0 |
| High Fanout               |                   1 |                                                                                                                                                                                                                                                        35 |                  1 |
| Dont Touch                |                   0 |                                                                                                                                                                                                                                                         0 |                  0 |
| Mark Debug                |                   0 |                                                                                                                                                                                                                                                         0 |                  0 |
| Start Point Pin Primitive | FDRE/C              | FDRE/C                                                                                                                                                                                                                                                    | FDRE/C             |
| End Point Pin Primitive   | FDRE/D              | FDRE/D                                                                                                                                                                                                                                                    | FDRE/D             |
| Start Point Pin           | sr_p.sr_15[36]/C    | muon_cand_2.pt[0]/C                                                                                                                                                                                                                                       | sr_p.sr_1[245]/C   |
| End Point Pin             | muon_cand_2.pt[0]/D | sr_p.sr_1[245]/D                                                                                                                                                                                                                                          | sr_p.sr_2[245]/D   |
+---------------------------+---------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #4
+---------------------------+---------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
|      Characteristics      |   WorstPath to Src  |                                                                                                                             Path #4                                                                                                                            | WorstPath from Dst |
+---------------------------+---------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
| Requirement               |               6.250 |                                                                                                                                                                                                                                                          6.250 |              6.250 |
| Path Delay                |               0.607 |                                                                                                                                                                                                                                                         20.071 |              1.581 |
| Logic Delay               | 0.096(16%)          | 5.720(29%)                                                                                                                                                                                                                                                     | 0.095(7%)          |
| Net Delay                 | 0.511(84%)          | 14.351(71%)                                                                                                                                                                                                                                                    | 1.486(93%)         |
| Clock Skew                |              -0.103 |                                                                                                                                                                                                                                                          0.115 |             -0.376 |
| Slack                     |               5.531 |                                                                                                                                                                                                                                                        -13.714 |              4.285 |
| Timing Exception          |                     |                                                                                                                                                                                                                                                                |                    |
| Bounding Box Size         | 0% x 0%             | 12% x 4%                                                                                                                                                                                                                                                       | 2% x 0%            |
| Clock Region Distance     | (0, 0)              | (0, 1)                                                                                                                                                                                                                                                         | (0, 0)             |
| Cumulative Fanout         |                   1 |                                                                                                                                                                                                                                                            354 |                  1 |
| Fixed Loc                 |                   0 |                                                                                                                                                                                                                                                              0 |                  0 |
| Fixed Route               |                   0 |                                                                                                                                                                                                                                                              0 |                  0 |
| Hold Fix Detour           |                   0 |                                                                                                                                                                                                                                                              0 |                  0 |
| Combined LUT Pairs        |                   0 |                                                                                                                                                                                                                                                              0 |                  0 |
| Clock Relationship        | Safely Timed        | Safely Timed                                                                                                                                                                                                                                                   | Safely Timed       |
| Logic Levels              |                   0 |                                                                                                                                                                                                                                                             49 |                  0 |
| Routes                    |                   1 |                                                                                                                                                                                                                                                             49 |                  1 |
| Logical Path              | FDRE FDRE           | FDRE LUT4 LUT5 LUT4 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT6 LUT4 LUT4 LUT6 LUT4 LUT5 LUT5 LUT6 LUT6 LUT5 LUT4 LUT6 LUT6 LUT5 LUT5 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT3 LUT6 LUT5 LUT5 LUT6 LUT6 LUT4 LUT5 LUT6 LUT5 LUT5 LUT6 LUT4 LUT4 LUT6 LUT6 LUT6 LUT6 LUT4 FDRE | FDRE FDRE          |
| Start Point Clock         | clk                 | clk                                                                                                                                                                                                                                                            | clk                |
| End Point Clock           | clk                 | clk                                                                                                                                                                                                                                                            | clk                |
| DSP Block                 | None                | None                                                                                                                                                                                                                                                           | None               |
| BRAM                      | None                | None                                                                                                                                                                                                                                                           | None               |
| IO Crossings              |                   0 |                                                                                                                                                                                                                                                              0 |                  3 |
| SLR Crossings             |                   0 |                                                                                                                                                                                                                                                              0 |                  0 |
| PBlocks                   |                   0 |                                                                                                                                                                                                                                                              0 |                  0 |
| High Fanout               |                   1 |                                                                                                                                                                                                                                                             35 |                  1 |
| Dont Touch                |                   0 |                                                                                                                                                                                                                                                              0 |                  0 |
| Mark Debug                |                   0 |                                                                                                                                                                                                                                                              0 |                  0 |
| Start Point Pin Primitive | FDRE/C              | FDRE/C                                                                                                                                                                                                                                                         | FDRE/C             |
| End Point Pin Primitive   | FDRE/D              | FDRE/D                                                                                                                                                                                                                                                         | FDRE/D             |
| Start Point Pin           | sr_p.sr_15[36]/C    | muon_cand_2.pt[0]/C                                                                                                                                                                                                                                            | sr_p.sr_1[254]/C   |
| End Point Pin             | muon_cand_2.pt[0]/D | sr_p.sr_1[254]/D                                                                                                                                                                                                                                               | sr_p.sr_2[254]/D   |
+---------------------------+---------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #5
+---------------------------+---------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
|      Characteristics      |   WorstPath to Src  |                                                                                                                          Path #5                                                                                                                          | WorstPath from Dst |
+---------------------------+---------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
| Requirement               |               6.250 |                                                                                                                                                                                                                                                     6.250 |              6.250 |
| Path Delay                |               0.607 |                                                                                                                                                                                                                                                    20.069 |              0.516 |
| Logic Delay               | 0.096(16%)          | 5.894(30%)                                                                                                                                                                                                                                                | 0.095(19%)         |
| Net Delay                 | 0.511(84%)          | 14.175(70%)                                                                                                                                                                                                                                               | 0.421(81%)         |
| Clock Skew                |              -0.103 |                                                                                                                                                                                                                                                     0.116 |             -0.361 |
| Slack                     |               5.531 |                                                                                                                                                                                                                                                   -13.711 |              5.365 |
| Timing Exception          |                     |                                                                                                                                                                                                                                                           |                    |
| Bounding Box Size         | 0% x 0%             | 11% x 4%                                                                                                                                                                                                                                                  | 0% x 0%            |
| Clock Region Distance     | (0, 0)              | (0, 1)                                                                                                                                                                                                                                                    | (0, 0)             |
| Cumulative Fanout         |                   1 |                                                                                                                                                                                                                                                       354 |                  1 |
| Fixed Loc                 |                   0 |                                                                                                                                                                                                                                                         0 |                  0 |
| Fixed Route               |                   0 |                                                                                                                                                                                                                                                         0 |                  0 |
| Hold Fix Detour           |                   0 |                                                                                                                                                                                                                                                         0 |                  0 |
| Combined LUT Pairs        |                   0 |                                                                                                                                                                                                                                                         0 |                  0 |
| Clock Relationship        | Safely Timed        | Safely Timed                                                                                                                                                                                                                                              | Safely Timed       |
| Logic Levels              |                   0 |                                                                                                                                                                                                                                                        48 |                  0 |
| Routes                    |                   1 |                                                                                                                                                                                                                                                        48 |                  1 |
| Logical Path              | FDRE FDRE           | FDRE LUT4 LUT5 LUT4 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT6 LUT4 LUT4 LUT6 LUT4 LUT5 LUT5 LUT6 LUT6 LUT5 LUT4 LUT6 LUT6 LUT5 LUT5 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT3 LUT6 LUT5 LUT5 LUT6 LUT6 LUT4 LUT5 LUT5 LUT5 LUT4 LUT6 LUT3 LUT6 LUT4 LUT5 LUT5 LUT5 FDRE | FDRE FDRE          |
| Start Point Clock         | clk                 | clk                                                                                                                                                                                                                                                       | clk                |
| End Point Clock           | clk                 | clk                                                                                                                                                                                                                                                       | clk                |
| DSP Block                 | None                | None                                                                                                                                                                                                                                                      | None               |
| BRAM                      | None                | None                                                                                                                                                                                                                                                      | None               |
| IO Crossings              |                   0 |                                                                                                                                                                                                                                                         0 |                  0 |
| SLR Crossings             |                   0 |                                                                                                                                                                                                                                                         0 |                  0 |
| PBlocks                   |                   0 |                                                                                                                                                                                                                                                         0 |                  0 |
| High Fanout               |                   1 |                                                                                                                                                                                                                                                        35 |                  1 |
| Dont Touch                |                   0 |                                                                                                                                                                                                                                                         0 |                  0 |
| Mark Debug                |                   0 |                                                                                                                                                                                                                                                         0 |                  0 |
| Start Point Pin Primitive | FDRE/C              | FDRE/C                                                                                                                                                                                                                                                    | FDRE/C             |
| End Point Pin Primitive   | FDRE/D              | FDRE/D                                                                                                                                                                                                                                                    | FDRE/D             |
| Start Point Pin           | sr_p.sr_15[36]/C    | muon_cand_2.pt[0]/C                                                                                                                                                                                                                                       | sr_p.sr_1[252]/C   |
| End Point Pin             | muon_cand_2.pt[0]/D | sr_p.sr_1[252]/D                                                                                                                                                                                                                                          | sr_p.sr_2[252]/D   |
+---------------------------+---------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #6
+---------------------------+---------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
|      Characteristics      |   WorstPath to Src  |                                                                                                                          Path #6                                                                                                                          | WorstPath from Dst |
+---------------------------+---------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
| Requirement               |               6.250 |                                                                                                                                                                                                                                                     6.250 |              6.250 |
| Path Delay                |               0.607 |                                                                                                                                                                                                                                                    19.971 |              1.329 |
| Logic Delay               | 0.096(16%)          | 5.868(30%)                                                                                                                                                                                                                                                | 0.093(7%)          |
| Net Delay                 | 0.511(84%)          | 14.103(70%)                                                                                                                                                                                                                                               | 1.236(93%)         |
| Clock Skew                |              -0.103 |                                                                                                                                                                                                                                                     0.019 |             -0.244 |
| Slack                     |               5.531 |                                                                                                                                                                                                                                                   -13.710 |              4.668 |
| Timing Exception          |                     |                                                                                                                                                                                                                                                           |                    |
| Bounding Box Size         | 0% x 0%             | 11% x 4%                                                                                                                                                                                                                                                  | 0% x 0%            |
| Clock Region Distance     | (0, 0)              | (0, 1)                                                                                                                                                                                                                                                    | (0, 0)             |
| Cumulative Fanout         |                   1 |                                                                                                                                                                                                                                                       354 |                  1 |
| Fixed Loc                 |                   0 |                                                                                                                                                                                                                                                         0 |                  0 |
| Fixed Route               |                   0 |                                                                                                                                                                                                                                                         0 |                  0 |
| Hold Fix Detour           |                   0 |                                                                                                                                                                                                                                                         0 |                  0 |
| Combined LUT Pairs        |                   0 |                                                                                                                                                                                                                                                         0 |                  0 |
| Clock Relationship        | Safely Timed        | Safely Timed                                                                                                                                                                                                                                              | Safely Timed       |
| Logic Levels              |                   0 |                                                                                                                                                                                                                                                        48 |                  0 |
| Routes                    |                   1 |                                                                                                                                                                                                                                                        48 |                  1 |
| Logical Path              | FDRE FDRE           | FDRE LUT4 LUT5 LUT4 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT6 LUT4 LUT4 LUT6 LUT4 LUT5 LUT5 LUT6 LUT6 LUT5 LUT4 LUT6 LUT6 LUT5 LUT5 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT3 LUT6 LUT5 LUT5 LUT6 LUT6 LUT4 LUT5 LUT5 LUT5 LUT4 LUT6 LUT6 LUT6 LUT4 LUT5 LUT5 LUT6 FDRE | FDRE FDRE          |
| Start Point Clock         | clk                 | clk                                                                                                                                                                                                                                                       | clk                |
| End Point Clock           | clk                 | clk                                                                                                                                                                                                                                                       | clk                |
| DSP Block                 | None                | None                                                                                                                                                                                                                                                      | None               |
| BRAM                      | None                | None                                                                                                                                                                                                                                                      | None               |
| IO Crossings              |                   0 |                                                                                                                                                                                                                                                         0 |                  3 |
| SLR Crossings             |                   0 |                                                                                                                                                                                                                                                         0 |                  0 |
| PBlocks                   |                   0 |                                                                                                                                                                                                                                                         0 |                  0 |
| High Fanout               |                   1 |                                                                                                                                                                                                                                                        35 |                  1 |
| Dont Touch                |                   0 |                                                                                                                                                                                                                                                         0 |                  0 |
| Mark Debug                |                   0 |                                                                                                                                                                                                                                                         0 |                  0 |
| Start Point Pin Primitive | FDRE/C              | FDRE/C                                                                                                                                                                                                                                                    | FDRE/C             |
| End Point Pin Primitive   | FDRE/D              | FDRE/D                                                                                                                                                                                                                                                    | FDRE/D             |
| Start Point Pin           | sr_p.sr_15[36]/C    | muon_cand_2.pt[0]/C                                                                                                                                                                                                                                       | sr_p.sr_1[249]/C   |
| End Point Pin             | muon_cand_2.pt[0]/D | sr_p.sr_1[249]/D                                                                                                                                                                                                                                          | sr_p.sr_2[249]/D   |
+---------------------------+---------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #7
+---------------------------+---------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
|      Characteristics      |   WorstPath to Src  |                                                                                                                          Path #7                                                                                                                          | WorstPath from Dst |
+---------------------------+---------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
| Requirement               |               6.250 |                                                                                                                                                                                                                                                     6.250 |              6.250 |
| Path Delay                |               0.607 |                                                                                                                                                                                                                                                    20.063 |              0.414 |
| Logic Delay               | 0.096(16%)          | 5.866(30%)                                                                                                                                                                                                                                                | 0.096(24%)         |
| Net Delay                 | 0.511(84%)          | 14.197(70%)                                                                                                                                                                                                                                               | 0.318(76%)         |
| Clock Skew                |              -0.103 |                                                                                                                                                                                                                                                     0.112 |             -0.373 |
| Slack                     |               5.531 |                                                                                                                                                                                                                                                   -13.709 |              5.455 |
| Timing Exception          |                     |                                                                                                                                                                                                                                                           |                    |
| Bounding Box Size         | 0% x 0%             | 11% x 4%                                                                                                                                                                                                                                                  | 0% x 0%            |
| Clock Region Distance     | (0, 0)              | (0, 1)                                                                                                                                                                                                                                                    | (0, 0)             |
| Cumulative Fanout         |                   1 |                                                                                                                                                                                                                                                       354 |                  1 |
| Fixed Loc                 |                   0 |                                                                                                                                                                                                                                                         0 |                  0 |
| Fixed Route               |                   0 |                                                                                                                                                                                                                                                         0 |                  0 |
| Hold Fix Detour           |                   0 |                                                                                                                                                                                                                                                         0 |                  0 |
| Combined LUT Pairs        |                   0 |                                                                                                                                                                                                                                                         0 |                  0 |
| Clock Relationship        | Safely Timed        | Safely Timed                                                                                                                                                                                                                                              | Safely Timed       |
| Logic Levels              |                   0 |                                                                                                                                                                                                                                                        48 |                  0 |
| Routes                    |                   1 |                                                                                                                                                                                                                                                        48 |                  1 |
| Logical Path              | FDRE FDRE           | FDRE LUT4 LUT5 LUT4 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT6 LUT4 LUT4 LUT6 LUT4 LUT5 LUT5 LUT6 LUT6 LUT5 LUT4 LUT6 LUT6 LUT5 LUT5 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT3 LUT6 LUT5 LUT5 LUT6 LUT6 LUT4 LUT5 LUT5 LUT5 LUT4 LUT6 LUT3 LUT6 LUT4 LUT6 LUT5 LUT6 FDRE | FDRE FDRE          |
| Start Point Clock         | clk                 | clk                                                                                                                                                                                                                                                       | clk                |
| End Point Clock           | clk                 | clk                                                                                                                                                                                                                                                       | clk                |
| DSP Block                 | None                | None                                                                                                                                                                                                                                                      | None               |
| BRAM                      | None                | None                                                                                                                                                                                                                                                      | None               |
| IO Crossings              |                   0 |                                                                                                                                                                                                                                                         0 |                  0 |
| SLR Crossings             |                   0 |                                                                                                                                                                                                                                                         0 |                  0 |
| PBlocks                   |                   0 |                                                                                                                                                                                                                                                         0 |                  0 |
| High Fanout               |                   1 |                                                                                                                                                                                                                                                        35 |                  1 |
| Dont Touch                |                   0 |                                                                                                                                                                                                                                                         0 |                  0 |
| Mark Debug                |                   0 |                                                                                                                                                                                                                                                         0 |                  0 |
| Start Point Pin Primitive | FDRE/C              | FDRE/C                                                                                                                                                                                                                                                    | FDRE/C             |
| End Point Pin Primitive   | FDRE/D              | FDRE/D                                                                                                                                                                                                                                                    | FDRE/D             |
| Start Point Pin           | sr_p.sr_15[36]/C    | muon_cand_2.pt[0]/C                                                                                                                                                                                                                                       | sr_p.sr_1[244]/C   |
| End Point Pin             | muon_cand_2.pt[0]/D | sr_p.sr_1[244]/D                                                                                                                                                                                                                                          | sr_p.sr_2[244]/D   |
+---------------------------+---------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #8
+---------------------------+---------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
|      Characteristics      |   WorstPath to Src  |                                                                                                                             Path #8                                                                                                                            | WorstPath from Dst |
+---------------------------+---------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
| Requirement               |               6.250 |                                                                                                                                                                                                                                                          6.250 |              6.250 |
| Path Delay                |               0.607 |                                                                                                                                                                                                                                                         20.065 |              1.329 |
| Logic Delay               | 0.096(16%)          | 6.003(30%)                                                                                                                                                                                                                                                     | 0.096(8%)          |
| Net Delay                 | 0.511(84%)          | 14.062(70%)                                                                                                                                                                                                                                                    | 1.233(92%)         |
| Clock Skew                |              -0.103 |                                                                                                                                                                                                                                                          0.117 |             -0.350 |
| Slack                     |               5.531 |                                                                                                                                                                                                                                                        -13.706 |              4.563 |
| Timing Exception          |                     |                                                                                                                                                                                                                                                                |                    |
| Bounding Box Size         | 0% x 0%             | 11% x 4%                                                                                                                                                                                                                                                       | 0% x 0%            |
| Clock Region Distance     | (0, 0)              | (0, 1)                                                                                                                                                                                                                                                         | (0, 0)             |
| Cumulative Fanout         |                   1 |                                                                                                                                                                                                                                                            344 |                  1 |
| Fixed Loc                 |                   0 |                                                                                                                                                                                                                                                              0 |                  0 |
| Fixed Route               |                   0 |                                                                                                                                                                                                                                                              0 |                  0 |
| Hold Fix Detour           |                   0 |                                                                                                                                                                                                                                                              0 |                  0 |
| Combined LUT Pairs        |                   0 |                                                                                                                                                                                                                                                              0 |                  0 |
| Clock Relationship        | Safely Timed        | Safely Timed                                                                                                                                                                                                                                                   | Safely Timed       |
| Logic Levels              |                   0 |                                                                                                                                                                                                                                                             49 |                  0 |
| Routes                    |                   1 |                                                                                                                                                                                                                                                             49 |                  1 |
| Logical Path              | FDRE FDRE           | FDRE LUT4 LUT5 LUT4 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT6 LUT4 LUT4 LUT6 LUT4 LUT5 LUT5 LUT6 LUT6 LUT5 LUT4 LUT6 LUT6 LUT5 LUT5 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT3 LUT6 LUT5 LUT5 LUT6 LUT6 LUT4 LUT5 LUT5 LUT5 LUT4 LUT6 LUT6 LUT6 LUT4 LUT5 LUT5 LUT5 LUT6 FDRE | FDRE FDRE          |
| Start Point Clock         | clk                 | clk                                                                                                                                                                                                                                                            | clk                |
| End Point Clock           | clk                 | clk                                                                                                                                                                                                                                                            | clk                |
| DSP Block                 | None                | None                                                                                                                                                                                                                                                           | None               |
| BRAM                      | None                | None                                                                                                                                                                                                                                                           | None               |
| IO Crossings              |                   0 |                                                                                                                                                                                                                                                              0 |                  3 |
| SLR Crossings             |                   0 |                                                                                                                                                                                                                                                              0 |                  0 |
| PBlocks                   |                   0 |                                                                                                                                                                                                                                                              0 |                  0 |
| High Fanout               |                   1 |                                                                                                                                                                                                                                                             35 |                  1 |
| Dont Touch                |                   0 |                                                                                                                                                                                                                                                              0 |                  0 |
| Mark Debug                |                   0 |                                                                                                                                                                                                                                                              0 |                  0 |
| Start Point Pin Primitive | FDRE/C              | FDRE/C                                                                                                                                                                                                                                                         | FDRE/C             |
| End Point Pin Primitive   | FDRE/D              | FDRE/D                                                                                                                                                                                                                                                         | FDRE/D             |
| Start Point Pin           | sr_p.sr_15[36]/C    | muon_cand_2.pt[0]/C                                                                                                                                                                                                                                            | sr_p.sr_1[255]/C   |
| End Point Pin             | muon_cand_2.pt[0]/D | sr_p.sr_1[255]/D                                                                                                                                                                                                                                               | sr_p.sr_2[255]/D   |
+---------------------------+---------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #9
+---------------------------+---------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
|      Characteristics      |   WorstPath to Src  |                                                                                                                          Path #9                                                                                                                          | WorstPath from Dst |
+---------------------------+---------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
| Requirement               |               6.250 |                                                                                                                                                                                                                                                     6.250 |              6.250 |
| Path Delay                |               0.607 |                                                                                                                                                                                                                                                    19.961 |              0.621 |
| Logic Delay               | 0.096(16%)          | 5.871(30%)                                                                                                                                                                                                                                                | 0.096(16%)         |
| Net Delay                 | 0.511(84%)          | 14.090(70%)                                                                                                                                                                                                                                               | 0.525(84%)         |
| Clock Skew                |              -0.103 |                                                                                                                                                                                                                                                     0.022 |             -0.209 |
| Slack                     |               5.531 |                                                                                                                                                                                                                                                   -13.697 |              5.411 |
| Timing Exception          |                     |                                                                                                                                                                                                                                                           |                    |
| Bounding Box Size         | 0% x 0%             | 11% x 4%                                                                                                                                                                                                                                                  | 1% x 0%            |
| Clock Region Distance     | (0, 0)              | (0, 1)                                                                                                                                                                                                                                                    | (0, 0)             |
| Cumulative Fanout         |                   1 |                                                                                                                                                                                                                                                       354 |                  1 |
| Fixed Loc                 |                   0 |                                                                                                                                                                                                                                                         0 |                  0 |
| Fixed Route               |                   0 |                                                                                                                                                                                                                                                         0 |                  0 |
| Hold Fix Detour           |                   0 |                                                                                                                                                                                                                                                         0 |                  0 |
| Combined LUT Pairs        |                   0 |                                                                                                                                                                                                                                                         0 |                  0 |
| Clock Relationship        | Safely Timed        | Safely Timed                                                                                                                                                                                                                                              | Safely Timed       |
| Logic Levels              |                   0 |                                                                                                                                                                                                                                                        48 |                  0 |
| Routes                    |                   1 |                                                                                                                                                                                                                                                        48 |                  1 |
| Logical Path              | FDRE FDRE           | FDRE LUT4 LUT5 LUT4 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT6 LUT4 LUT4 LUT6 LUT4 LUT5 LUT5 LUT6 LUT6 LUT5 LUT4 LUT6 LUT6 LUT5 LUT5 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT3 LUT6 LUT5 LUT5 LUT6 LUT6 LUT4 LUT5 LUT5 LUT5 LUT4 LUT6 LUT3 LUT6 LUT4 LUT6 LUT4 LUT6 FDRE | FDRE FDRE          |
| Start Point Clock         | clk                 | clk                                                                                                                                                                                                                                                       | clk                |
| End Point Clock           | clk                 | clk                                                                                                                                                                                                                                                       | clk                |
| DSP Block                 | None                | None                                                                                                                                                                                                                                                      | None               |
| BRAM                      | None                | None                                                                                                                                                                                                                                                      | None               |
| IO Crossings              |                   0 |                                                                                                                                                                                                                                                         0 |                  0 |
| SLR Crossings             |                   0 |                                                                                                                                                                                                                                                         0 |                  0 |
| PBlocks                   |                   0 |                                                                                                                                                                                                                                                         0 |                  0 |
| High Fanout               |                   1 |                                                                                                                                                                                                                                                        35 |                  1 |
| Dont Touch                |                   0 |                                                                                                                                                                                                                                                         0 |                  0 |
| Mark Debug                |                   0 |                                                                                                                                                                                                                                                         0 |                  0 |
| Start Point Pin Primitive | FDRE/C              | FDRE/C                                                                                                                                                                                                                                                    | FDRE/C             |
| End Point Pin Primitive   | FDRE/D              | FDRE/D                                                                                                                                                                                                                                                    | FDRE/D             |
| Start Point Pin           | sr_p.sr_15[36]/C    | muon_cand_2.pt[0]/C                                                                                                                                                                                                                                       | sr_p.sr_1[253]/C   |
| End Point Pin             | muon_cand_2.pt[0]/D | sr_p.sr_1[253]/D                                                                                                                                                                                                                                          | sr_p.sr_2[253]/D   |
+---------------------------+---------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #10
+---------------------------+---------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
|      Characteristics      |   WorstPath to Src  |                                                                                                                          Path #10                                                                                                                         | WorstPath from Dst |
+---------------------------+---------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
| Requirement               |               6.250 |                                                                                                                                                                                                                                                     6.250 |              6.250 |
| Path Delay                |               0.607 |                                                                                                                                                                                                                                                    19.954 |              0.555 |
| Logic Delay               | 0.096(16%)          | 5.780(29%)                                                                                                                                                                                                                                                | 0.096(18%)         |
| Net Delay                 | 0.511(84%)          | 14.174(71%)                                                                                                                                                                                                                                               | 0.459(82%)         |
| Clock Skew                |              -0.103 |                                                                                                                                                                                                                                                     0.022 |             -0.243 |
| Slack                     |               5.531 |                                                                                                                                                                                                                                                   -13.690 |              5.443 |
| Timing Exception          |                     |                                                                                                                                                                                                                                                           |                    |
| Bounding Box Size         | 0% x 0%             | 11% x 4%                                                                                                                                                                                                                                                  | 0% x 0%            |
| Clock Region Distance     | (0, 0)              | (0, 1)                                                                                                                                                                                                                                                    | (0, 0)             |
| Cumulative Fanout         |                   1 |                                                                                                                                                                                                                                                       354 |                  1 |
| Fixed Loc                 |                   0 |                                                                                                                                                                                                                                                         0 |                  0 |
| Fixed Route               |                   0 |                                                                                                                                                                                                                                                         0 |                  0 |
| Hold Fix Detour           |                   0 |                                                                                                                                                                                                                                                         0 |                  0 |
| Combined LUT Pairs        |                   0 |                                                                                                                                                                                                                                                         0 |                  0 |
| Clock Relationship        | Safely Timed        | Safely Timed                                                                                                                                                                                                                                              | Safely Timed       |
| Logic Levels              |                   0 |                                                                                                                                                                                                                                                        48 |                  0 |
| Routes                    |                   1 |                                                                                                                                                                                                                                                        48 |                  1 |
| Logical Path              | FDRE FDRE           | FDRE LUT4 LUT5 LUT4 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT6 LUT4 LUT4 LUT6 LUT4 LUT5 LUT5 LUT6 LUT6 LUT5 LUT4 LUT6 LUT6 LUT5 LUT5 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT3 LUT6 LUT5 LUT5 LUT6 LUT6 LUT4 LUT5 LUT5 LUT5 LUT4 LUT6 LUT3 LUT6 LUT4 LUT6 LUT5 LUT6 FDRE | FDRE FDRE          |
| Start Point Clock         | clk                 | clk                                                                                                                                                                                                                                                       | clk                |
| End Point Clock           | clk                 | clk                                                                                                                                                                                                                                                       | clk                |
| DSP Block                 | None                | None                                                                                                                                                                                                                                                      | None               |
| BRAM                      | None                | None                                                                                                                                                                                                                                                      | None               |
| IO Crossings              |                   0 |                                                                                                                                                                                                                                                         0 |                  0 |
| SLR Crossings             |                   0 |                                                                                                                                                                                                                                                         0 |                  0 |
| PBlocks                   |                   0 |                                                                                                                                                                                                                                                         0 |                  0 |
| High Fanout               |                   1 |                                                                                                                                                                                                                                                        35 |                  1 |
| Dont Touch                |                   0 |                                                                                                                                                                                                                                                         0 |                  0 |
| Mark Debug                |                   0 |                                                                                                                                                                                                                                                         0 |                  0 |
| Start Point Pin Primitive | FDRE/C              | FDRE/C                                                                                                                                                                                                                                                    | FDRE/C             |
| End Point Pin Primitive   | FDRE/D              | FDRE/D                                                                                                                                                                                                                                                    | FDRE/D             |
| Start Point Pin           | sr_p.sr_15[36]/C    | muon_cand_2.pt[0]/C                                                                                                                                                                                                                                       | sr_p.sr_1[247]/C   |
| End Point Pin             | muon_cand_2.pt[0]/D | sr_p.sr_1[247]/D                                                                                                                                                                                                                                          | sr_p.sr_2[247]/D   |
+---------------------------+---------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


2. Logic Level Distribution
---------------------------

+-----------------+-------------+-----+---+---+---+---+---+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+
| End Point Clock | Requirement |  0  | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 | 14 | 15 | 16 | 17 | 18 | 19 | 20 | 21 | 22 | 23 | 24 | 25 | 26 | 27 | 28 | 29 | 30 | 31 | 33 | 34 | 36 | 37 | 38 | 39 | 40 | 41 | 42 | 43 | 44 | 45 | 46 | 47 | 48 | 49 |
+-----------------+-------------+-----+---+---+---+---+---+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+
| clk             | 6.250ns     | 744 | 2 | 9 | 5 | 6 | 4 |  6 | 12 |  4 | 14 |  1 |  2 | 10 |  3 |  2 |  6 | 10 |  1 |  5 | 10 |  1 |  1 | 14 |  1 |  3 | 12 |  4 | 12 | 15 |  5 |  3 |  4 |  4 | 13 |  1 | 15 |  2 |  2 | 13 |  3 |  3 |  9 |  4 |
+-----------------+-------------+-----+---+---+---+---+---+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+
* Columns represents the logic levels per end point clock
** Distribution is for top worst 1000 paths


3. Complexity Characteristics (Cells)
-------------------------------------

+------------------+--------------------------------------------------------+------+----------------+-----------------+---------+-----------+-----------+------------+-------------+-------------+------------+-----+------+------+------+
|     Instance     |                         Module                         | Rent | Average Fanout | Total Instances |   LUT1  |    LUT2   |    LUT3   |    LUT4    |     LUT5    |     LUT6    | Memory LUT | DSP | RAMB | MUXF | URAM |
+------------------+--------------------------------------------------------+------+----------------+-----------------+---------+-----------+-----------+------------+-------------+-------------+------------+-----+------+------+------+
| (top)            |                                                wrapper | 0.50 |           2.89 |           15145 | 0(0.0%) | 147(2.2%) | 258(3.9%) | 840(12.7%) | 1405(21.3%) | 3958(59.9%) |          0 |   0 |    0 |    0 |    0 |
|  muon_sorter_1   | muon_sorter_I016_O016_D000_IORET-freq160retfan16_rev_1 | 0.83 |           4.57 |            6522 | 0(0.0%) | 146(2.2%) | 258(4.0%) | 755(11.6%) | 1405(21.5%) | 3958(60.7%) |          0 |   0 |    0 |    0 |    0 |
|  shift_reg_tap_i |                                    shift_reg_tap_256_4 | 0.00 |           1.00 |            3840 | 0(0.0%) |   0(0.0%) |   0(0.0%) |    0(0.0%) |     0(0.0%) |     0(0.0%) |          0 |   0 |    0 |    0 |    0 |
|  shift_reg_tap_o |                                  shift_reg_tap_256_4_0 | 0.00 |           1.00 |            3840 | 0(0.0%) |   0(0.0%) |   0(0.0%) |    0(0.0%) |     0(0.0%) |     0(0.0%) |          0 |   0 |    0 |    0 |    0 |
+------------------+--------------------------------------------------------+------+----------------+-----------------+---------+-----------+-----------+------------+-------------+-------------+------------+-----+------+------+------+
* Complexity Ranges 
** 0.0 - 0.3 -> Very Low, 0.3 - 0.5 -> low, 0.5 - 0.65 -> normal,  0.65 - 0.85 -> high, 0.85 - 1.0 -> very high
*** -* -> Not computable as cell size is very small


4. Placed Maximum Level Congestion Reporting
--------------------------------------------

+-----------+------------------+------------+-------------------------------+---------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
| Direction | Congestion Level | Congestion |       Congestion Window       |   Cell Names  | Combined LUTs | Avg LUT Input | LUT as logic | Lut Memory | Flop | MUXF | RAMB | URAM | DSP | CARRY | SRL |
+-----------+------------------+------------+-------------------------------+---------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
| North     |                3 |       111% | (CLEM_X60Y350,CLEM_X64Y357)   | wrapper(100%) |            0% |       5.39063 | 99%          | 0%         |   0% |   0% | NA   | NA   | NA  |    0% |  0% |
| East      |                2 |       121% | (CLEL_R_X62Y377,CLEM_X64Y380) | wrapper(100%) |            0% |       5.40625 | 99%          | 0%         |   0% |   0% | NA   | NA   | NA  |    0% |  0% |
| South     |                2 |       117% | (CLEM_X65Y369,CLEL_R_X66Y372) | wrapper(100%) |            0% |       5.17969 | 97%          | 0%         |   0% |   0% | NA   | NA   | NA  |    0% |  0% |
| West      |                2 |       114% | (CLEL_R_X62Y348,CLEM_X64Y351) | wrapper(100%) |            0% |       5.46875 | 100%         | 0%         |   0% |   0% | NA   | NA   | NA  |    0% |  0% |
+-----------+------------------+------------+-------------------------------+---------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+


5. Initial Estimated Router Congestion Reporting
------------------------------------------------

+-----------+--------+------------------+------------------+-------------------------------+---------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
| Direction |  Type  | Congestion Level | Percentage Tiles |       Congestion Window       |   Cell Names  | Combined LUTs | Avg LUT Input | LUT as logic | Lut Memory | Flop | MUXF | RAMB | URAM | DSP | CARRY | SRL |
+-----------+--------+------------------+------------------+-------------------------------+---------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
| North     | Global |                3 |           0.050% | (CLEM_X64Y372,CLEM_X67Y379)   | wrapper(100%) |            0% |       5.32292 | 99%          | 0%         |   0% |   0% | NA   | NA   | 0%  |    0% |  0% |
| South     | Global |                4 |           0.168% | (CLEM_X56Y371,CLEM_X71Y378)   | wrapper(100%) |            0% |       4.48568 | 85%          | 0%         |   4% |   0% | 0%   | 0%   | 0%  |    0% |  0% |
| East      | Global |                4 |           0.131% | (CLEM_X58Y370,CLEM_X69Y381)   | wrapper(100%) |            0% |       5.19444 | 97%          | 0%         |   1% |   0% | 0%   | 0%   | 0%  |    0% |  0% |
| West      | Global |                3 |           0.112% | (NULL_X354Y355,CLEM_X69Y363)  | wrapper(100%) |            0% |       4.37153 | 81%          | 0%         |   5% |   0% | 0%   | 0%   | 0%  |    0% |  0% |
| North     | Long   |                0 |           0.002% | (CLEM_X67Y379,CLEM_X67Y379)   | wrapper(100%) |            0% |          5.25 | 100%         | 0%         |   0% |   0% | NA   | NA   | NA  |    0% |  0% |
| South     | Long   |                1 |           0.016% | (CLEM_X69Y374,CLEM_X71Y377)   | wrapper(100%) |            0% |       3.78906 | 78%          | 0%         |  21% |   0% | NA   | NA   | 0%  |    0% |  0% |
| East      | Long   |                2 |           0.006% | (CLEM_X64Y384,CLEM_X65Y389)   | wrapper(100%) |            0% |           2.5 | 42%          | 0%         |  22% |   0% | NA   | NA   | 0%  |    0% |  0% |
| West      | Long   |                1 |           0.001% | (CLEL_R_X68Y344,CLEM_X69Y344) | wrapper(100%) |            0% |         4.625 | 100%         | 0%         |  21% |   0% | NA   | NA   | NA  |    0% |  0% |
| North     | Short  |                4 |           0.139% | (CLEM_X59Y368,CLEM_X66Y383)   | wrapper(100%) |            0% |       4.83949 | 90%          | 0%         |   1% |   0% | NA   | 0%   | 0%  |    0% |  0% |
| South     | Short  |                5 |           0.341% | (CLEM_X56Y342,CLEM_X71Y389)   | wrapper(100%) |            0% |        3.7453 | 69%          | 0%         |   9% |   0% | 0%   | 0%   | 0%  |    0% |  0% |
| East      | Short  |                5 |           0.280% | (CLEM_X54Y360,CLEM_X69Y391)   | wrapper(100%) |            0% |       2.94271 | 54%          | 0%         |   6% |   0% | 0%   | 0%   | 0%  |    0% |  0% |
| West      | Short  |                4 |           0.273% | (NULL_X354Y354,CLEM_X73Y380)  | wrapper(100%) |            0% |        3.5907 | 66%          | 0%         |   8% |   0% | 0%   | 0%   | 0%  |    0% |  0% |
+-----------+--------+------------------+------------------+-------------------------------+---------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+


6. Routed Maximum Level Congestion Reporting
--------------------------------------------

+-----------+------------------+------------+-------------------+------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
| Direction | Congestion Level | Congestion | Congestion Window | Cell Names | Combined LUTs | Avg LUT Input | LUT as logic | Lut Memory | Flop | MUXF | RAMB | URAM | DSP | CARRY | SRL |
+-----------+------------------+------------+-------------------+------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
* No router congested regions found.


7. SLR Net Crossing Reporting
-----------------------------

+------------+-----------------------------+-------------+-------------+-------------+
| Cell Names | Number of Nets crossing SLR | 0 - 1 Cuts  | 0 - 2 Cuts  | 1 - 2 Cuts  |
+------------+-----------------------------+-------------+-------------+-------------+
* Information not available. There are no nets crossing SLRs.


8. Placed Tile Based Congestion Metric (Vertical)
-------------------------------------------------

+----------------+-----------------+--------------+----------------------+---------------+---------------------+
|    Tile Name   | RPM Grid Column | RPM Grid Row | Congestion in Window |   Cell Names  | Placer Max Overlap? |
+----------------+-----------------+--------------+----------------------+---------------+---------------------+
| CLEL_R_X63Y376 | 379             | 542          | 48%                  | wrapper(100%) | Y                   |
| CLEL_R_X63Y378 | 379             | 540          | 48%                  | wrapper(100%) | Y                   |
| CLEL_R_X63Y377 | 379             | 541          | 47%                  | wrapper(100%) | Y                   |
| CLEL_R_X63Y379 | 379             | 539          | 47%                  | wrapper(100%) | Y                   |
| CLEM_X64Y348   | 380             | 571          | 47%                  | wrapper(100%) | Y                   |
| CLEL_R_X70Y381 | 408             | 537          | 46%                  | wrapper(100%) | Y                   |
| CLEM_X70Y377   | 406             | 541          | 46%                  | wrapper(100%) | Y                   |
| CLEL_R_X63Y350 | 379             | 569          | 45%                  | wrapper(100%) | Y                   |
| CLEL_R_X63Y351 | 379             | 568          | 45%                  | wrapper(100%) | Y                   |
| CLEL_R_X63Y348 | 379             | 571          | 45%                  | wrapper(100%) | Y                   |
+----------------+-----------------+--------------+----------------------+---------------+---------------------+


9. Placed Tile Based Congestion Metric (Horizontal)
---------------------------------------------------

+----------------+-----------------+--------------+----------------------+---------------+---------------------+
|    Tile Name   | RPM Grid Column | RPM Grid Row | Congestion in Window |   Cell Names  | Placer Max Overlap? |
+----------------+-----------------+--------------+----------------------+---------------+---------------------+
| CLEM_X61Y379   | 368             | 539          | 33%                  | wrapper(100%) | Y                   |
| CLEM_X63Y379   | 377             | 539          | 32%                  | wrapper(100%) | Y                   |
| CLEL_R_X60Y363 | 365             | 555          | 32%                  | wrapper(100%) | Y                   |
| CLEL_R_X62Y379 | 374             | 539          | 32%                  | wrapper(100%) | Y                   |
| CLEM_X59Y363   | 359             | 555          | 31%                  | wrapper(100%) | Y                   |
| CLEL_R_X62Y380 | 374             | 538          | 31%                  | wrapper(100%) | Y                   |
| CLEL_R_X60Y361 | 365             | 557          | 31%                  | wrapper(100%) | Y                   |
| CLEM_X60Y363   | 363             | 555          | 31%                  | wrapper(100%) | Y                   |
| CLEL_R_X60Y379 | 365             | 539          | 31%                  | wrapper(100%) | Y                   |
| CLEM_X59Y361   | 359             | 557          | 31%                  | wrapper(100%) | Y                   |
+----------------+-----------------+--------------+----------------------+---------------+---------------------+


