============================================================
  Generated by:           Genus(TM) Synthesis Solution 17.22-s017_1
  Generated on:           Feb 27 2023  07:52:21 pm
  Module:                 booth_radix4_multiplier
  Operating conditions:   PVT_1P1V_0C (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================


Path 1: MET (128 ps) Late External Delay Assertion at pin PP10[47]
          Group: I2O
     Startpoint: (R) B[21]
          Clock: (R) VCLK
       Endpoint: (F) PP10[47]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+    1300            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1300            0     
                                              
      Output Delay:-     133                  
     Required Time:=    1167                  
      Launch Clock:-       0                  
       Input Delay:-     533                  
         Data Path:-     505                  
             Slack:=     128                  

Exceptions/Constraints:
  input_delay              533             counter.sdc_line_11_42_1   
  output_delay             133             counter.sdc_line_14_1871_1 

#------------------------------------------------------------------------------------------------------------------
#               Timing Point                Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                                (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------------
  B[21]                                     -       -     R     (arrival)      7  3.1     0     0     533    (-,-) 
  g13462/Y                                  -       A->Y  F     INVX1          2  0.7     5     6     540    (-,-) 
  g13145__5795/Y                            -       B0->Y R     AOI211XL      25  7.7   257   157     697    (-,-) 
  g13141/Y                                  -       A->Y  F     INVX1          2  0.6    55    86     782    (-,-) 
  g13457/Y                                  -       A->Y  R     INVXL          8  2.4    37    36     819    (-,-) 
  g13429__2703/Y                            -       A1->Y R     AO22XL         3  1.3    18    45     864    (-,-) 
  minus_40_46_I11_Y_minus_39_46_I11_g1325/Y -       B->Y  F     NOR3BX1        3  1.0    15    16     880    (-,-) 
  minus_40_46_I11_Y_minus_39_46_I11_g1322/Y -       B->Y  R     NAND2X1        3  1.1    14    13     894    (-,-) 
  minus_40_46_I11_Y_minus_39_46_I11_g1319/Y -       AN->Y R     NAND2BX1       5  1.9    18    24     917    (-,-) 
  minus_40_46_I11_Y_minus_39_46_I11_g1312/Y -       B->Y  F     NOR2X1         3  1.0    12    14     931    (-,-) 
  minus_40_46_I11_Y_minus_39_46_I11_g1303/Y -       B->Y  R     NAND2XL        2  0.8    16    13     944    (-,-) 
  minus_40_46_I11_Y_minus_39_46_I11_g1297/Y -       B->Y  F     NOR2X1         3  0.8    12    12     956    (-,-) 
  minus_40_46_I11_Y_minus_39_46_I11_g1280/Y -       B->Y  R     NAND2XL        3  1.1    18    15     971    (-,-) 
  minus_40_46_I11_Y_minus_39_46_I11_g1267/Y -       B->Y  F     NOR2XL         2  0.7    14    14     986    (-,-) 
  g32930/Y                                  -       B->Y  R     XOR2XL         1  0.5     9    27    1012    (-,-) 
  g29996__3772/Y                            -       C0->Y F     OAI221X1       1  0.0    30    26    1038    (-,-) 
  PP10[47]                                  -       -     F     (port)         -    -     -     0    1038    (-,-) 
#------------------------------------------------------------------------------------------------------------------



Path 2: MET (138 ps) Late External Delay Assertion at pin PP10[43]
          Group: I2O
     Startpoint: (R) B[21]
          Clock: (R) VCLK
       Endpoint: (F) PP10[43]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+    1300            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1300            0     
                                              
      Output Delay:-     133                  
     Required Time:=    1167                  
      Launch Clock:-       0                  
       Input Delay:-     533                  
         Data Path:-     495                  
             Slack:=     138                  

Exceptions/Constraints:
  input_delay              533             counter.sdc_line_11_42_1   
  output_delay             133             counter.sdc_line_14_1875_1 

#------------------------------------------------------------------------------------------------------------------
#               Timing Point                Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                                (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------------
  B[21]                                     -       -     R     (arrival)      7  3.1     0     0     533    (-,-) 
  g13462/Y                                  -       A->Y  F     INVX1          2  0.7     5     6     540    (-,-) 
  g13145__5795/Y                            -       B0->Y R     AOI211XL      25  7.7   257   157     697    (-,-) 
  g13141/Y                                  -       A->Y  F     INVX1          2  0.6    55    86     782    (-,-) 
  g13457/Y                                  -       A->Y  R     INVXL          8  2.4    37    36     819    (-,-) 
  g13429__2703/Y                            -       A1->Y R     AO22XL         3  1.3    18    45     864    (-,-) 
  minus_40_46_I11_Y_minus_39_46_I11_g1325/Y -       B->Y  F     NOR3BX1        3  1.0    15    16     880    (-,-) 
  minus_40_46_I11_Y_minus_39_46_I11_g1322/Y -       B->Y  R     NAND2X1        3  1.1    14    13     894    (-,-) 
  minus_40_46_I11_Y_minus_39_46_I11_g1319/Y -       AN->Y R     NAND2BX1       5  1.9    18    24     917    (-,-) 
  minus_40_46_I11_Y_minus_39_46_I11_g1312/Y -       B->Y  F     NOR2X1         3  1.0    12    14     931    (-,-) 
  minus_40_46_I11_Y_minus_39_46_I11_g1307/Y -       B->Y  R     NAND2X1        3  1.1    13    12     943    (-,-) 
  minus_40_46_I11_Y_minus_39_46_I11_g1288/Y -       B->Y  F     NOR2XL         2  0.4    11    11     954    (-,-) 
  minus_40_46_I11_Y_minus_39_46_I11_g1287/Y -       A->Y  R     INVXL          2  0.6    10    11     964    (-,-) 
  minus_40_46_I11_Y_minus_39_46_I11_g1271/Y -       B->Y  F     NOR2XL         2  0.7    14    11     976    (-,-) 
  g32932/Y                                  -       B->Y  R     XOR2XL         1  0.5     9    27    1002    (-,-) 
  g30003__2900/Y                            -       C0->Y F     OAI221X1       1  0.0    30    26    1028    (-,-) 
  PP10[43]                                  -       -     F     (port)         -    -     -     0    1028    (-,-) 
#------------------------------------------------------------------------------------------------------------------



Path 3: MET (140 ps) Late External Delay Assertion at pin PP10[51]
          Group: I2O
     Startpoint: (R) B[21]
          Clock: (R) VCLK
       Endpoint: (F) PP10[51]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+    1300            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1300            0     
                                              
      Output Delay:-     133                  
     Required Time:=    1167                  
      Launch Clock:-       0                  
       Input Delay:-     533                  
         Data Path:-     494                  
             Slack:=     140                  

Exceptions/Constraints:
  input_delay              533             counter.sdc_line_11_42_1   
  output_delay             133             counter.sdc_line_14_1867_1 

#------------------------------------------------------------------------------------------------------------------
#               Timing Point                Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                                (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------------
  B[21]                                     -       -     R     (arrival)      7  3.1     0     0     533    (-,-) 
  g13462/Y                                  -       A->Y  F     INVX1          2  0.7     5     6     540    (-,-) 
  g13145__5795/Y                            -       B0->Y R     AOI211XL      25  7.7   257   157     697    (-,-) 
  g13141/Y                                  -       A->Y  F     INVX1          2  0.6    55    86     782    (-,-) 
  g13457/Y                                  -       A->Y  R     INVXL          8  2.4    37    36     819    (-,-) 
  g13429__2703/Y                            -       A1->Y R     AO22XL         3  1.3    18    45     864    (-,-) 
  minus_40_46_I11_Y_minus_39_46_I11_g1325/Y -       B->Y  F     NOR3BX1        3  1.0    15    16     880    (-,-) 
  minus_40_46_I11_Y_minus_39_46_I11_g1322/Y -       B->Y  R     NAND2X1        3  1.1    14    13     894    (-,-) 
  minus_40_46_I11_Y_minus_39_46_I11_g1319/Y -       AN->Y R     NAND2BX1       5  1.9    18    24     917    (-,-) 
  minus_40_46_I11_Y_minus_39_46_I11_g1318/Y -       A->Y  F     INVXL          1  0.4     8    12     929    (-,-) 
  minus_40_46_I11_Y_minus_39_46_I11_g1316/Y -       D->Y  R     NAND4BX1       4  1.6    22    14     943    (-,-) 
  minus_40_46_I11_Y_minus_39_46_I11_g1304/Y -       AN->Y R     NAND2BX1       2  0.8    11    21     964    (-,-) 
  minus_40_46_I11_Y_minus_39_46_I11_g1296/Y -       B->Y  F     NOR2X1         2  0.7    12    10     974    (-,-) 
  g32836/Y                                  -       B->Y  R     XOR2XL         1  0.5     9    27    1001    (-,-) 
  g29990__1840/Y                            -       C0->Y F     OAI221X1       1  0.0    29    26    1027    (-,-) 
  PP10[51]                                  -       -     F     (port)         -    -     -     0    1027    (-,-) 
#------------------------------------------------------------------------------------------------------------------



Path 4: MET (140 ps) Late External Delay Assertion at pin PP10[39]
          Group: I2O
     Startpoint: (R) B[21]
          Clock: (R) VCLK
       Endpoint: (F) PP10[39]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+    1300            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1300            0     
                                              
      Output Delay:-     133                  
     Required Time:=    1167                  
      Launch Clock:-       0                  
       Input Delay:-     533                  
         Data Path:-     493                  
             Slack:=     140                  

Exceptions/Constraints:
  input_delay              533             counter.sdc_line_11_42_1   
  output_delay             133             counter.sdc_line_14_1879_1 

#------------------------------------------------------------------------------------------------------------------
#               Timing Point                Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                                (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------------
  B[21]                                     -       -     R     (arrival)      7  3.1     0     0     533    (-,-) 
  g13462/Y                                  -       A->Y  F     INVX1          2  0.7     5     6     540    (-,-) 
  g13145__5795/Y                            -       B0->Y R     AOI211XL      25  7.7   257   157     697    (-,-) 
  g13141/Y                                  -       A->Y  F     INVX1          2  0.6    55    86     782    (-,-) 
  g13457/Y                                  -       A->Y  R     INVXL          8  2.4    37    36     819    (-,-) 
  g13429__2703/Y                            -       A1->Y R     AO22XL         3  1.3    18    45     864    (-,-) 
  minus_40_46_I11_Y_minus_39_46_I11_g1325/Y -       B->Y  F     NOR3BX1        3  1.0    15    16     880    (-,-) 
  minus_40_46_I11_Y_minus_39_46_I11_g1322/Y -       B->Y  R     NAND2X1        3  1.1    14    13     894    (-,-) 
  minus_40_46_I11_Y_minus_39_46_I11_g1319/Y -       AN->Y R     NAND2BX1       5  1.9    18    24     917    (-,-) 
  minus_40_46_I11_Y_minus_39_46_I11_g1313/Y -       AN->Y R     NAND2BX1       2  0.8    11    20     937    (-,-) 
  minus_40_46_I11_Y_minus_39_46_I11_g1308/Y -       B->Y  F     NOR2X1         3  1.0    14    11     949    (-,-) 
  minus_40_46_I11_Y_minus_39_46_I11_g1289/Y -       B->Y  R     NAND2X1        3  1.1    13    13     961    (-,-) 
  minus_40_46_I11_Y_minus_39_46_I11_g1272/Y -       B->Y  F     NOR2XL         2  0.7    14    12     974    (-,-) 
  g32839/Y                                  -       B->Y  R     XOR2XL         1  0.5     9    27    1001    (-,-) 
  g30007__8757/Y                            -       C0->Y F     OAI221X1       1  0.0    31    26    1026    (-,-) 
  PP10[39]                                  -       -     F     (port)         -    -     -     0    1026    (-,-) 
#------------------------------------------------------------------------------------------------------------------



Path 5: MET (140 ps) Late External Delay Assertion at pin PP10[46]
          Group: I2O
     Startpoint: (R) B[21]
          Clock: (R) VCLK
       Endpoint: (F) PP10[46]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+    1300            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1300            0     
                                              
      Output Delay:-     133                  
     Required Time:=    1167                  
      Launch Clock:-       0                  
       Input Delay:-     533                  
         Data Path:-     493                  
             Slack:=     140                  

Exceptions/Constraints:
  input_delay              533             counter.sdc_line_11_42_1   
  output_delay             133             counter.sdc_line_14_1872_1 

#------------------------------------------------------------------------------------------------------------------
#               Timing Point                Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                                (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------------
  B[21]                                     -       -     R     (arrival)      7  3.1     0     0     533    (-,-) 
  g13462/Y                                  -       A->Y  F     INVX1          2  0.7     5     6     540    (-,-) 
  g13145__5795/Y                            -       B0->Y R     AOI211XL      25  7.7   257   157     697    (-,-) 
  g13141/Y                                  -       A->Y  F     INVX1          2  0.6    55    86     782    (-,-) 
  g13457/Y                                  -       A->Y  R     INVXL          8  2.4    37    36     819    (-,-) 
  g13429__2703/Y                            -       A1->Y R     AO22XL         3  1.3    18    45     864    (-,-) 
  minus_40_46_I11_Y_minus_39_46_I11_g1325/Y -       B->Y  F     NOR3BX1        3  1.0    15    16     880    (-,-) 
  minus_40_46_I11_Y_minus_39_46_I11_g1322/Y -       B->Y  R     NAND2X1        3  1.1    14    13     894    (-,-) 
  minus_40_46_I11_Y_minus_39_46_I11_g1319/Y -       AN->Y R     NAND2BX1       5  1.9    18    24     917    (-,-) 
  minus_40_46_I11_Y_minus_39_46_I11_g1312/Y -       B->Y  F     NOR2X1         3  1.0    12    14     931    (-,-) 
  minus_40_46_I11_Y_minus_39_46_I11_g1303/Y -       B->Y  R     NAND2XL        2  0.8    16    13     944    (-,-) 
  minus_40_46_I11_Y_minus_39_46_I11_g1297/Y -       B->Y  F     NOR2X1         3  0.8    12    12     956    (-,-) 
  minus_40_46_I11_Y_minus_39_46_I11_g1280/Y -       B->Y  R     NAND2XL        3  1.1    18    15     971    (-,-) 
  g32931/Y                                  -       A1->Y R     AO21XL         1  0.5     9    29    1000    (-,-) 
  g29997__1474/Y                            -       C0->Y F     OAI221X1       1  0.0    30    26    1026    (-,-) 
  PP10[46]                                  -       -     F     (port)         -    -     -     0    1026    (-,-) 
#------------------------------------------------------------------------------------------------------------------



Path 6: MET (149 ps) Late External Delay Assertion at pin PP10[42]
          Group: I2O
     Startpoint: (R) B[21]
          Clock: (R) VCLK
       Endpoint: (F) PP10[42]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+    1300            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1300            0     
                                              
      Output Delay:-     133                  
     Required Time:=    1167                  
      Launch Clock:-       0                  
       Input Delay:-     533                  
         Data Path:-     484                  
             Slack:=     149                  

Exceptions/Constraints:
  input_delay              533             counter.sdc_line_11_42_1   
  output_delay             133             counter.sdc_line_14_1876_1 

#------------------------------------------------------------------------------------------------------------------
#               Timing Point                Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                                (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------------
  B[21]                                     -       -     R     (arrival)      7  3.1     0     0     533    (-,-) 
  g13462/Y                                  -       A->Y  F     INVX1          2  0.7     5     6     540    (-,-) 
  g13145__5795/Y                            -       B0->Y R     AOI211XL      25  7.7   257   157     697    (-,-) 
  g13141/Y                                  -       A->Y  F     INVX1          2  0.6    55    86     782    (-,-) 
  g13457/Y                                  -       A->Y  R     INVXL          8  2.4    37    36     819    (-,-) 
  g13429__2703/Y                            -       A1->Y R     AO22XL         3  1.3    18    45     864    (-,-) 
  minus_40_46_I11_Y_minus_39_46_I11_g1325/Y -       B->Y  F     NOR3BX1        3  1.0    15    16     880    (-,-) 
  minus_40_46_I11_Y_minus_39_46_I11_g1322/Y -       B->Y  R     NAND2X1        3  1.1    14    13     894    (-,-) 
  minus_40_46_I11_Y_minus_39_46_I11_g1319/Y -       AN->Y R     NAND2BX1       5  1.9    18    24     917    (-,-) 
  minus_40_46_I11_Y_minus_39_46_I11_g1312/Y -       B->Y  F     NOR2X1         3  1.0    12    14     931    (-,-) 
  minus_40_46_I11_Y_minus_39_46_I11_g1307/Y -       B->Y  R     NAND2X1        3  1.1    13    12     943    (-,-) 
  minus_40_46_I11_Y_minus_39_46_I11_g1288/Y -       B->Y  F     NOR2XL         2  0.4    11    11     954    (-,-) 
  minus_40_46_I11_Y_minus_39_46_I11_g1287/Y -       A->Y  R     INVXL          2  0.6    10    11     964    (-,-) 
  g32933/Y                                  -       A1->Y R     AO21XL         1  0.5     9    27     992    (-,-) 
  g30004__2391/Y                            -       C0->Y F     OAI221X1       1  0.0    30    26    1018    (-,-) 
  PP10[42]                                  -       -     F     (port)         -    -     -     0    1018    (-,-) 
#------------------------------------------------------------------------------------------------------------------



Path 7: MET (149 ps) Late External Delay Assertion at pin PP10[50]
          Group: I2O
     Startpoint: (R) B[21]
          Clock: (R) VCLK
       Endpoint: (F) PP10[50]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+    1300            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1300            0     
                                              
      Output Delay:-     133                  
     Required Time:=    1167                  
      Launch Clock:-       0                  
       Input Delay:-     533                  
         Data Path:-     484                  
             Slack:=     149                  

Exceptions/Constraints:
  input_delay              533             counter.sdc_line_11_42_1   
  output_delay             133             counter.sdc_line_14_1868_1 

#------------------------------------------------------------------------------------------------------------------
#               Timing Point                Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                                (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------------
  B[21]                                     -       -     R     (arrival)      7  3.1     0     0     533    (-,-) 
  g13462/Y                                  -       A->Y  F     INVX1          2  0.7     5     6     540    (-,-) 
  g13145__5795/Y                            -       B0->Y R     AOI211XL      25  7.7   257   157     697    (-,-) 
  g13141/Y                                  -       A->Y  F     INVX1          2  0.6    55    86     782    (-,-) 
  g13457/Y                                  -       A->Y  R     INVXL          8  2.4    37    36     819    (-,-) 
  g13429__2703/Y                            -       A1->Y R     AO22XL         3  1.3    18    45     864    (-,-) 
  minus_40_46_I11_Y_minus_39_46_I11_g1325/Y -       B->Y  F     NOR3BX1        3  1.0    15    16     880    (-,-) 
  minus_40_46_I11_Y_minus_39_46_I11_g1322/Y -       B->Y  R     NAND2X1        3  1.1    14    13     894    (-,-) 
  minus_40_46_I11_Y_minus_39_46_I11_g1319/Y -       AN->Y R     NAND2BX1       5  1.9    18    24     917    (-,-) 
  minus_40_46_I11_Y_minus_39_46_I11_g1318/Y -       A->Y  F     INVXL          1  0.4     8    12     929    (-,-) 
  minus_40_46_I11_Y_minus_39_46_I11_g1316/Y -       D->Y  R     NAND4BX1       4  1.6    22    14     943    (-,-) 
  minus_40_46_I11_Y_minus_39_46_I11_g1304/Y -       AN->Y R     NAND2BX1       2  0.8    11    21     964    (-,-) 
  g32837/Y                                  -       A1->Y R     AO21XL         1  0.5     9    28     992    (-,-) 
  g29991__5019/Y                            -       C0->Y F     OAI221X1       1  0.0    29    26    1018    (-,-) 
  PP10[50]                                  -       -     F     (port)         -    -     -     0    1018    (-,-) 
#------------------------------------------------------------------------------------------------------------------



Path 8: MET (151 ps) Late External Delay Assertion at pin PP10[38]
          Group: I2O
     Startpoint: (R) B[21]
          Clock: (R) VCLK
       Endpoint: (F) PP10[38]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+    1300            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1300            0     
                                              
      Output Delay:-     133                  
     Required Time:=    1167                  
      Launch Clock:-       0                  
       Input Delay:-     533                  
         Data Path:-     482                  
             Slack:=     151                  

Exceptions/Constraints:
  input_delay              533             counter.sdc_line_11_42_1   
  output_delay             133             counter.sdc_line_14_1880_1 

#------------------------------------------------------------------------------------------------------------------
#               Timing Point                Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                                (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------------
  B[21]                                     -       -     R     (arrival)      7  3.1     0     0     533    (-,-) 
  g13462/Y                                  -       A->Y  F     INVX1          2  0.7     5     6     540    (-,-) 
  g13145__5795/Y                            -       B0->Y R     AOI211XL      25  7.7   257   157     697    (-,-) 
  g13141/Y                                  -       A->Y  F     INVX1          2  0.6    55    86     782    (-,-) 
  g13457/Y                                  -       A->Y  R     INVXL          8  2.4    37    36     819    (-,-) 
  g13429__2703/Y                            -       A1->Y R     AO22XL         3  1.3    18    45     864    (-,-) 
  minus_40_46_I11_Y_minus_39_46_I11_g1325/Y -       B->Y  F     NOR3BX1        3  1.0    15    16     880    (-,-) 
  minus_40_46_I11_Y_minus_39_46_I11_g1322/Y -       B->Y  R     NAND2X1        3  1.1    14    13     894    (-,-) 
  minus_40_46_I11_Y_minus_39_46_I11_g1319/Y -       AN->Y R     NAND2BX1       5  1.9    18    24     917    (-,-) 
  minus_40_46_I11_Y_minus_39_46_I11_g1313/Y -       AN->Y R     NAND2BX1       2  0.8    11    20     937    (-,-) 
  minus_40_46_I11_Y_minus_39_46_I11_g1308/Y -       B->Y  F     NOR2X1         3  1.0    14    11     949    (-,-) 
  minus_40_46_I11_Y_minus_39_46_I11_g1289/Y -       B->Y  R     NAND2X1        3  1.1    13    13     961    (-,-) 
  g32841/Y                                  -       A1->Y R     AO21XL         1  0.5     9    28     989    (-,-) 
  g30010__5703/Y                            -       C0->Y F     OAI221X1       1  0.0    30    26    1015    (-,-) 
  PP10[38]                                  -       -     F     (port)         -    -     -     0    1015    (-,-) 
#------------------------------------------------------------------------------------------------------------------



Path 9: MET (157 ps) Late External Delay Assertion at pin PP10[49]
          Group: I2O
     Startpoint: (R) B[21]
          Clock: (R) VCLK
       Endpoint: (F) PP10[49]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+    1300            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1300            0     
                                              
      Output Delay:-     133                  
     Required Time:=    1167                  
      Launch Clock:-       0                  
       Input Delay:-     533                  
         Data Path:-     476                  
             Slack:=     157                  

Exceptions/Constraints:
  input_delay              533             counter.sdc_line_11_42_1   
  output_delay             133             counter.sdc_line_14_1869_1 

#------------------------------------------------------------------------------------------------------------------
#               Timing Point                Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                                (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------------
  B[21]                                     -       -     R     (arrival)      7  3.1     0     0     533    (-,-) 
  g13462/Y                                  -       A->Y  F     INVX1          2  0.7     5     6     540    (-,-) 
  g13145__5795/Y                            -       B0->Y R     AOI211XL      25  7.7   257   157     697    (-,-) 
  g13141/Y                                  -       A->Y  F     INVX1          2  0.6    55    86     782    (-,-) 
  g13457/Y                                  -       A->Y  R     INVXL          8  2.4    37    36     819    (-,-) 
  g13429__2703/Y                            -       A1->Y R     AO22XL         3  1.3    18    45     864    (-,-) 
  minus_40_46_I11_Y_minus_39_46_I11_g1325/Y -       B->Y  F     NOR3BX1        3  1.0    15    16     880    (-,-) 
  minus_40_46_I11_Y_minus_39_46_I11_g1322/Y -       B->Y  R     NAND2X1        3  1.1    14    13     894    (-,-) 
  minus_40_46_I11_Y_minus_39_46_I11_g1319/Y -       AN->Y R     NAND2BX1       5  1.9    18    24     917    (-,-) 
  minus_40_46_I11_Y_minus_39_46_I11_g1318/Y -       A->Y  F     INVXL          1  0.4     8    12     929    (-,-) 
  minus_40_46_I11_Y_minus_39_46_I11_g1316/Y -       D->Y  R     NAND4BX1       4  1.6    22    14     943    (-,-) 
  minus_40_46_I11_Y_minus_39_46_I11_g1302/Y -       B->Y  F     NOR2X1         2  0.7    11    14     957    (-,-) 
  g32727/Y                                  -       B->Y  R     XOR2XL         1  0.5     9    27     984    (-,-) 
  g29994__8780/Y                            -       C0->Y F     OAI221X1       1  0.0    30    26    1010    (-,-) 
  PP10[49]                                  -       -     F     (port)         -    -     -     0    1010    (-,-) 
#------------------------------------------------------------------------------------------------------------------



Path 10: MET (159 ps) Late External Delay Assertion at pin PP10[35]
          Group: I2O
     Startpoint: (R) B[21]
          Clock: (R) VCLK
       Endpoint: (F) PP10[35]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+    1300            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1300            0     
                                              
      Output Delay:-     133                  
     Required Time:=    1167                  
      Launch Clock:-       0                  
       Input Delay:-     533                  
         Data Path:-     475                  
             Slack:=     159                  

Exceptions/Constraints:
  input_delay              533             counter.sdc_line_11_42_1   
  output_delay             133             counter.sdc_line_14_1883_1 

#------------------------------------------------------------------------------------------------------------------
#               Timing Point                Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                                (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------------
  B[21]                                     -       -     R     (arrival)      7  3.1     0     0     533    (-,-) 
  g13462/Y                                  -       A->Y  F     INVX1          2  0.7     5     6     540    (-,-) 
  g13145__5795/Y                            -       B0->Y R     AOI211XL      25  7.7   257   157     697    (-,-) 
  g13141/Y                                  -       A->Y  F     INVX1          2  0.6    55    86     782    (-,-) 
  g13457/Y                                  -       A->Y  R     INVXL          8  2.4    37    36     819    (-,-) 
  g13429__2703/Y                            -       A1->Y R     AO22XL         3  1.3    18    45     864    (-,-) 
  minus_40_46_I11_Y_minus_39_46_I11_g1325/Y -       B->Y  F     NOR3BX1        3  1.0    15    16     880    (-,-) 
  minus_40_46_I11_Y_minus_39_46_I11_g1322/Y -       B->Y  R     NAND2X1        3  1.1    14    13     894    (-,-) 
  minus_40_46_I11_Y_minus_39_46_I11_g1319/Y -       AN->Y R     NAND2BX1       5  1.9    18    24     917    (-,-) 
  minus_40_46_I11_Y_minus_39_46_I11_g1314/Y -       B->Y  F     NOR2X1         3  1.0    14    14     931    (-,-) 
  minus_40_46_I11_Y_minus_39_46_I11_g1291/Y -       B->Y  R     NAND2X1        3  1.3    14    13     944    (-,-) 
  minus_40_46_I11_Y_minus_39_46_I11_g1274/Y -       B->Y  F     NOR2X1         2  0.7    12    11     956    (-,-) 
  g32735/Y                                  -       B->Y  R     XOR2XL         1  0.5     9    27     982    (-,-) 
  g30014__6083/Y                            -       C0->Y F     OAI221X1       1  0.0    30    26    1008    (-,-) 
  PP10[35]                                  -       -     F     (port)         -    -     -     0    1008    (-,-) 
#------------------------------------------------------------------------------------------------------------------



Path 11: MET (162 ps) Late External Delay Assertion at pin PP10[52]
          Group: I2O
     Startpoint: (R) B[19]
          Clock: (R) VCLK
       Endpoint: (F) PP10[52]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+    1300            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1300            0     
                                              
      Output Delay:-     133                  
     Required Time:=    1167                  
      Launch Clock:-       0                  
       Input Delay:-     533                  
         Data Path:-     472                  
             Slack:=     162                  

Exceptions/Constraints:
  input_delay              533             counter.sdc_line_11_44_1   
  output_delay             133             counter.sdc_line_14_1866_1 

#------------------------------------------------------------------------------------------------------------------
#               Timing Point                Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                                (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------------
  B[19]                                     -       -     R     (arrival)      9  3.7     0     0     533    (-,-) 
  g13145__5795/Y                            -       A0->Y F     AOI211XL      25  7.6   162    99     633    (-,-) 
  g13141/Y                                  -       A->Y  R     INVX1          2  0.8    37    55     687    (-,-) 
  g13457/Y                                  -       A->Y  F     INVXL          8  2.4    32    30     717    (-,-) 
  g13429__2703/Y                            -       A1->Y F     AO22XL         3  1.1    15    42     760    (-,-) 
  minus_40_46_I11_Y_minus_39_46_I11_g1325/Y -       B->Y  R     NOR3BX1        3  1.3    38    33     793    (-,-) 
  minus_40_46_I11_Y_minus_39_46_I11_g1322/Y -       B->Y  F     NAND2X1        3  1.0    23    26     819    (-,-) 
  minus_40_46_I11_Y_minus_39_46_I11_g1319/Y -       AN->Y F     NAND2BX1       5  1.6    30    33     851    (-,-) 
  minus_40_46_I11_Y_minus_39_46_I11_g1318/Y -       A->Y  R     INVXL          1  0.5    12    16     868    (-,-) 
  minus_40_46_I11_Y_minus_39_46_I11_g1316/Y -       D->Y  F     NAND4BX1       4  1.4    58    38     906    (-,-) 
  minus_40_46_I11_Y_minus_39_46_I11_g1310/Y -       D->Y  R     NOR4BX1        1  0.8    46    42     948    (-,-) 
  minus_40_46_I11_Y_minus_39_46_I11_g1285/S -       B->S  F     ADDHX1         1  0.3     6    40     988    (-,-) 
  g32189/Y                                  -       AN->Y F     NAND2BXL       1  0.0     8    17    1005    (-,-) 
  PP10[52]                                  -       -     F     (port)         -    -     -     0    1005    (-,-) 
#------------------------------------------------------------------------------------------------------------------



Path 12: MET (164 ps) Late External Delay Assertion at pin PP10[45]
          Group: I2O
     Startpoint: (R) B[21]
          Clock: (R) VCLK
       Endpoint: (F) PP10[45]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+    1300            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1300            0     
                                              
      Output Delay:-     133                  
     Required Time:=    1167                  
      Launch Clock:-       0                  
       Input Delay:-     533                  
         Data Path:-     470                  
             Slack:=     164                  

Exceptions/Constraints:
  input_delay              533             counter.sdc_line_11_42_1   
  output_delay             133             counter.sdc_line_14_1873_1 

#------------------------------------------------------------------------------------------------------------------
#               Timing Point                Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                                (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------------
  B[21]                                     -       -     R     (arrival)      7  3.1     0     0     533    (-,-) 
  g13462/Y                                  -       A->Y  F     INVX1          2  0.7     5     6     540    (-,-) 
  g13145__5795/Y                            -       B0->Y R     AOI211XL      25  7.7   257   157     697    (-,-) 
  g13141/Y                                  -       A->Y  F     INVX1          2  0.6    55    86     782    (-,-) 
  g13457/Y                                  -       A->Y  R     INVXL          8  2.4    37    36     819    (-,-) 
  g13429__2703/Y                            -       A1->Y R     AO22XL         3  1.3    18    45     864    (-,-) 
  minus_40_46_I11_Y_minus_39_46_I11_g1325/Y -       B->Y  F     NOR3BX1        3  1.0    15    16     880    (-,-) 
  minus_40_46_I11_Y_minus_39_46_I11_g1322/Y -       B->Y  R     NAND2X1        3  1.1    14    13     894    (-,-) 
  minus_40_46_I11_Y_minus_39_46_I11_g1319/Y -       AN->Y R     NAND2BX1       5  1.9    18    24     917    (-,-) 
  minus_40_46_I11_Y_minus_39_46_I11_g1312/Y -       B->Y  F     NOR2X1         3  1.0    12    14     931    (-,-) 
  minus_40_46_I11_Y_minus_39_46_I11_g1303/Y -       B->Y  R     NAND2XL        2  0.8    16    13     944    (-,-) 
  minus_40_46_I11_Y_minus_39_46_I11_g1297/Y -       B->Y  F     NOR2X1         3  0.8    12    12     956    (-,-) 
  g32838/Y                                  -       A1->Y R     OAI21X1        1  0.5    18    18     974    (-,-) 
  g29998__4547/Y                            -       C0->Y F     OAI221X1       1  0.0    30    29    1003    (-,-) 
  PP10[45]                                  -       -     F     (port)         -    -     -     0    1003    (-,-) 
#------------------------------------------------------------------------------------------------------------------



Path 13: MET (168 ps) Late External Delay Assertion at pin PP10[48]
          Group: I2O
     Startpoint: (R) B[21]
          Clock: (R) VCLK
       Endpoint: (F) PP10[48]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+    1300            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1300            0     
                                              
      Output Delay:-     133                  
     Required Time:=    1167                  
      Launch Clock:-       0                  
       Input Delay:-     533                  
         Data Path:-     466                  
             Slack:=     168                  

Exceptions/Constraints:
  input_delay              533             counter.sdc_line_11_42_1   
  output_delay             133             counter.sdc_line_14_1870_1 

#------------------------------------------------------------------------------------------------------------------
#               Timing Point                Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                                (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------------
  B[21]                                     -       -     R     (arrival)      7  3.1     0     0     533    (-,-) 
  g13462/Y                                  -       A->Y  F     INVX1          2  0.7     5     6     540    (-,-) 
  g13145__5795/Y                            -       B0->Y R     AOI211XL      25  7.7   257   157     697    (-,-) 
  g13141/Y                                  -       A->Y  F     INVX1          2  0.6    55    86     782    (-,-) 
  g13457/Y                                  -       A->Y  R     INVXL          8  2.4    37    36     819    (-,-) 
  g13429__2703/Y                            -       A1->Y R     AO22XL         3  1.3    18    45     864    (-,-) 
  minus_40_46_I11_Y_minus_39_46_I11_g1325/Y -       B->Y  F     NOR3BX1        3  1.0    15    16     880    (-,-) 
  minus_40_46_I11_Y_minus_39_46_I11_g1322/Y -       B->Y  R     NAND2X1        3  1.1    14    13     894    (-,-) 
  minus_40_46_I11_Y_minus_39_46_I11_g1319/Y -       AN->Y R     NAND2BX1       5  1.9    18    24     917    (-,-) 
  minus_40_46_I11_Y_minus_39_46_I11_g1318/Y -       A->Y  F     INVXL          1  0.4     8    12     929    (-,-) 
  minus_40_46_I11_Y_minus_39_46_I11_g1316/Y -       D->Y  R     NAND4BX1       4  1.6    22    14     943    (-,-) 
  g32728/Y                                  -       A1->Y R     AO21XL         1  0.5     9    30     973    (-,-) 
  g29995__4296/Y                            -       C0->Y F     OAI221X1       1  0.0    30    26     999    (-,-) 
  PP10[48]                                  -       -     F     (port)         -    -     -     0     999    (-,-) 
#------------------------------------------------------------------------------------------------------------------



Path 14: MET (168 ps) Late External Delay Assertion at pin PP10[44]
          Group: I2O
     Startpoint: (R) B[21]
          Clock: (R) VCLK
       Endpoint: (F) PP10[44]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+    1300            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1300            0     
                                              
      Output Delay:-     133                  
     Required Time:=    1167                  
      Launch Clock:-       0                  
       Input Delay:-     533                  
         Data Path:-     465                  
             Slack:=     168                  

Exceptions/Constraints:
  input_delay              533             counter.sdc_line_11_42_1   
  output_delay             133             counter.sdc_line_14_1874_1 

#------------------------------------------------------------------------------------------------------------------
#               Timing Point                Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                                (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------------
  B[21]                                     -       -     R     (arrival)      7  3.1     0     0     533    (-,-) 
  g13462/Y                                  -       A->Y  F     INVX1          2  0.7     5     6     540    (-,-) 
  g13145__5795/Y                            -       B0->Y R     AOI211XL      25  7.7   257   157     697    (-,-) 
  g13141/Y                                  -       A->Y  F     INVX1          2  0.6    55    86     782    (-,-) 
  g13457/Y                                  -       A->Y  R     INVXL          8  2.4    37    36     819    (-,-) 
  g13429__2703/Y                            -       A1->Y R     AO22XL         3  1.3    18    45     864    (-,-) 
  minus_40_46_I11_Y_minus_39_46_I11_g1325/Y -       B->Y  F     NOR3BX1        3  1.0    15    16     880    (-,-) 
  minus_40_46_I11_Y_minus_39_46_I11_g1322/Y -       B->Y  R     NAND2X1        3  1.1    14    13     894    (-,-) 
  minus_40_46_I11_Y_minus_39_46_I11_g1319/Y -       AN->Y R     NAND2BX1       5  1.9    18    24     917    (-,-) 
  minus_40_46_I11_Y_minus_39_46_I11_g1312/Y -       B->Y  F     NOR2X1         3  1.0    12    14     931    (-,-) 
  minus_40_46_I11_Y_minus_39_46_I11_g1303/Y -       B->Y  R     NAND2XL        2  0.8    16    13     944    (-,-) 
  g32731/Y                                  -       A1->Y R     AO21XL         1  0.5     9    28     972    (-,-) 
  g30002__6877/Y                            -       C0->Y F     OAI221X1       1  0.0    30    26     998    (-,-) 
  PP10[44]                                  -       -     F     (port)         -    -     -     0     998    (-,-) 
#------------------------------------------------------------------------------------------------------------------



Path 15: MET (168 ps) Late External Delay Assertion at pin PP10[34]
          Group: I2O
     Startpoint: (R) B[21]
          Clock: (R) VCLK
       Endpoint: (F) PP10[34]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+    1300            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1300            0     
                                              
      Output Delay:-     133                  
     Required Time:=    1167                  
      Launch Clock:-       0                  
       Input Delay:-     533                  
         Data Path:-     465                  
             Slack:=     168                  

Exceptions/Constraints:
  input_delay              533             counter.sdc_line_11_42_1   
  output_delay             133             counter.sdc_line_14_1884_1 

#------------------------------------------------------------------------------------------------------------------
#               Timing Point                Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                                (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------------
  B[21]                                     -       -     R     (arrival)      7  3.1     0     0     533    (-,-) 
  g13462/Y                                  -       A->Y  F     INVX1          2  0.7     5     6     540    (-,-) 
  g13145__5795/Y                            -       B0->Y R     AOI211XL      25  7.7   257   157     697    (-,-) 
  g13141/Y                                  -       A->Y  F     INVX1          2  0.6    55    86     782    (-,-) 
  g13457/Y                                  -       A->Y  R     INVXL          8  2.4    37    36     819    (-,-) 
  g13429__2703/Y                            -       A1->Y R     AO22XL         3  1.3    18    45     864    (-,-) 
  minus_40_46_I11_Y_minus_39_46_I11_g1325/Y -       B->Y  F     NOR3BX1        3  1.0    15    16     880    (-,-) 
  minus_40_46_I11_Y_minus_39_46_I11_g1322/Y -       B->Y  R     NAND2X1        3  1.1    14    13     894    (-,-) 
  minus_40_46_I11_Y_minus_39_46_I11_g1319/Y -       AN->Y R     NAND2BX1       5  1.9    18    24     917    (-,-) 
  minus_40_46_I11_Y_minus_39_46_I11_g1314/Y -       B->Y  F     NOR2X1         3  1.0    14    14     931    (-,-) 
  minus_40_46_I11_Y_minus_39_46_I11_g1291/Y -       B->Y  R     NAND2X1        3  1.3    14    13     944    (-,-) 
  g32736/Y                                  -       A1->Y R     AO21XL         1  0.5     9    28     972    (-,-) 
  g30015__2703/Y                            -       C0->Y F     OAI221X1       1  0.0    30    26     998    (-,-) 
  PP10[34]                                  -       -     F     (port)         -    -     -     0     998    (-,-) 
#------------------------------------------------------------------------------------------------------------------



Path 16: MET (170 ps) Late External Delay Assertion at pin PP10[41]
          Group: I2O
     Startpoint: (R) B[21]
          Clock: (R) VCLK
       Endpoint: (F) PP10[41]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+    1300            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1300            0     
                                              
      Output Delay:-     133                  
     Required Time:=    1167                  
      Launch Clock:-       0                  
       Input Delay:-     533                  
         Data Path:-     464                  
             Slack:=     170                  

Exceptions/Constraints:
  input_delay              533             counter.sdc_line_11_42_1   
  output_delay             133             counter.sdc_line_14_1877_1 

#------------------------------------------------------------------------------------------------------------------
#               Timing Point                Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                                (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------------
  B[21]                                     -       -     R     (arrival)      7  3.1     0     0     533    (-,-) 
  g13462/Y                                  -       A->Y  F     INVX1          2  0.7     5     6     540    (-,-) 
  g13145__5795/Y                            -       B0->Y R     AOI211XL      25  7.7   257   157     697    (-,-) 
  g13141/Y                                  -       A->Y  F     INVX1          2  0.6    55    86     782    (-,-) 
  g13457/Y                                  -       A->Y  R     INVXL          8  2.4    37    36     819    (-,-) 
  g13429__2703/Y                            -       A1->Y R     AO22XL         3  1.3    18    45     864    (-,-) 
  minus_40_46_I11_Y_minus_39_46_I11_g1325/Y -       B->Y  F     NOR3BX1        3  1.0    15    16     880    (-,-) 
  minus_40_46_I11_Y_minus_39_46_I11_g1322/Y -       B->Y  R     NAND2X1        3  1.1    14    13     894    (-,-) 
  minus_40_46_I11_Y_minus_39_46_I11_g1319/Y -       AN->Y R     NAND2BX1       5  1.9    18    24     917    (-,-) 
  minus_40_46_I11_Y_minus_39_46_I11_g1312/Y -       B->Y  F     NOR2X1         3  1.0    12    14     931    (-,-) 
  minus_40_46_I11_Y_minus_39_46_I11_g1307/Y -       B->Y  R     NAND2X1        3  1.1    13    12     943    (-,-) 
  g32732/Y                                  -       A1->Y R     AO21XL         1  0.5     9    28     971    (-,-) 
  g30005__7675/Y                            -       C0->Y F     OAI221X1       1  0.0    31    26     997    (-,-) 
  PP10[41]                                  -       -     F     (port)         -    -     -     0     997    (-,-) 
#------------------------------------------------------------------------------------------------------------------



Path 17: MET (171 ps) Late External Delay Assertion at pin PP10[37]
          Group: I2O
     Startpoint: (R) B[21]
          Clock: (R) VCLK
       Endpoint: (F) PP10[37]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+    1300            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1300            0     
                                              
      Output Delay:-     133                  
     Required Time:=    1167                  
      Launch Clock:-       0                  
       Input Delay:-     533                  
         Data Path:-     463                  
             Slack:=     171                  

Exceptions/Constraints:
  input_delay              533             counter.sdc_line_11_42_1   
  output_delay             133             counter.sdc_line_14_1881_1 

#------------------------------------------------------------------------------------------------------------------
#               Timing Point                Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                                (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------------
  B[21]                                     -       -     R     (arrival)      7  3.1     0     0     533    (-,-) 
  g13462/Y                                  -       A->Y  F     INVX1          2  0.7     5     6     540    (-,-) 
  g13145__5795/Y                            -       B0->Y R     AOI211XL      25  7.7   257   157     697    (-,-) 
  g13141/Y                                  -       A->Y  F     INVX1          2  0.6    55    86     782    (-,-) 
  g13457/Y                                  -       A->Y  R     INVXL          8  2.4    37    36     819    (-,-) 
  g13429__2703/Y                            -       A1->Y R     AO22XL         3  1.3    18    45     864    (-,-) 
  minus_40_46_I11_Y_minus_39_46_I11_g1325/Y -       B->Y  F     NOR3BX1        3  1.0    15    16     880    (-,-) 
  minus_40_46_I11_Y_minus_39_46_I11_g1322/Y -       B->Y  R     NAND2X1        3  1.1    14    13     894    (-,-) 
  minus_40_46_I11_Y_minus_39_46_I11_g1319/Y -       AN->Y R     NAND2BX1       5  1.9    18    24     917    (-,-) 
  minus_40_46_I11_Y_minus_39_46_I11_g1313/Y -       AN->Y R     NAND2BX1       2  0.8    11    20     937    (-,-) 
  minus_40_46_I11_Y_minus_39_46_I11_g1308/Y -       B->Y  F     NOR2X1         3  1.0    14    11     949    (-,-) 
  g32734/Y                                  -       A1->Y R     OAI21X1        1  0.5    19    18     967    (-,-) 
  g30011__7114/Y                            -       C0->Y F     OAI221X1       1  0.0    30    29     996    (-,-) 
  PP10[37]                                  -       -     F     (port)         -    -     -     0     996    (-,-) 
#------------------------------------------------------------------------------------------------------------------



Path 18: MET (175 ps) Late External Delay Assertion at pin PP10[53]
          Group: I2O
     Startpoint: (R) B[19]
          Clock: (R) VCLK
       Endpoint: (F) PP10[53]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+    1300            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1300            0     
                                              
      Output Delay:-     133                  
     Required Time:=    1167                  
      Launch Clock:-       0                  
       Input Delay:-     533                  
         Data Path:-     458                  
             Slack:=     175                  

Exceptions/Constraints:
  input_delay              533             counter.sdc_line_11_44_1   
  output_delay             133             counter.sdc_line_14_1865_1 

#-------------------------------------------------------------------------------------------------------------------
#               Timing Point                 Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------------
  B[19]                                      -       -     R     (arrival)      9  3.7     0     0     533    (-,-) 
  g13145__5795/Y                             -       A0->Y F     AOI211XL      25  7.6   162    99     633    (-,-) 
  g13141/Y                                   -       A->Y  R     INVX1          2  0.8    37    55     687    (-,-) 
  g13457/Y                                   -       A->Y  F     INVXL          8  2.4    32    30     717    (-,-) 
  g13429__2703/Y                             -       A1->Y F     AO22XL         3  1.1    15    42     760    (-,-) 
  minus_40_46_I11_Y_minus_39_46_I11_g1325/Y  -       B->Y  R     NOR3BX1        3  1.3    38    33     793    (-,-) 
  minus_40_46_I11_Y_minus_39_46_I11_g1322/Y  -       B->Y  F     NAND2X1        3  1.0    23    26     819    (-,-) 
  minus_40_46_I11_Y_minus_39_46_I11_g1319/Y  -       AN->Y F     NAND2BX1       5  1.6    30    33     851    (-,-) 
  minus_40_46_I11_Y_minus_39_46_I11_g1318/Y  -       A->Y  R     INVXL          1  0.5    12    16     868    (-,-) 
  minus_40_46_I11_Y_minus_39_46_I11_g1316/Y  -       D->Y  F     NAND4BX1       4  1.4    58    38     906    (-,-) 
  minus_40_46_I11_Y_minus_39_46_I11_g1310/Y  -       D->Y  R     NOR4BX1        1  0.8    46    42     948    (-,-) 
  minus_40_46_I11_Y_minus_39_46_I11_g1285/CO -       B->CO R     ADDHX1         1  0.5     7    32     980    (-,-) 
  g32974/Y                                   -       A1->Y F     OAI21X1       11  0.0    13    12     992    (-,-) 
  PP10[53]                                   -       -     F     (port)         -    -     -     0     992    (-,-) 
#-------------------------------------------------------------------------------------------------------------------



Path 19: MET (175 ps) Late External Delay Assertion at pin PP10[54]
          Group: I2O
     Startpoint: (R) B[19]
          Clock: (R) VCLK
       Endpoint: (F) PP10[54]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+    1300            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1300            0     
                                              
      Output Delay:-     133                  
     Required Time:=    1167                  
      Launch Clock:-       0                  
       Input Delay:-     533                  
         Data Path:-     458                  
             Slack:=     175                  

Exceptions/Constraints:
  input_delay              533             counter.sdc_line_11_44_1   
  output_delay             133             counter.sdc_line_14_1864_1 

#-------------------------------------------------------------------------------------------------------------------
#               Timing Point                 Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------------
  B[19]                                      -       -     R     (arrival)      9  3.7     0     0     533    (-,-) 
  g13145__5795/Y                             -       A0->Y F     AOI211XL      25  7.6   162    99     633    (-,-) 
  g13141/Y                                   -       A->Y  R     INVX1          2  0.8    37    55     687    (-,-) 
  g13457/Y                                   -       A->Y  F     INVXL          8  2.4    32    30     717    (-,-) 
  g13429__2703/Y                             -       A1->Y F     AO22XL         3  1.1    15    42     760    (-,-) 
  minus_40_46_I11_Y_minus_39_46_I11_g1325/Y  -       B->Y  R     NOR3BX1        3  1.3    38    33     793    (-,-) 
  minus_40_46_I11_Y_minus_39_46_I11_g1322/Y  -       B->Y  F     NAND2X1        3  1.0    23    26     819    (-,-) 
  minus_40_46_I11_Y_minus_39_46_I11_g1319/Y  -       AN->Y F     NAND2BX1       5  1.6    30    33     851    (-,-) 
  minus_40_46_I11_Y_minus_39_46_I11_g1318/Y  -       A->Y  R     INVXL          1  0.5    12    16     868    (-,-) 
  minus_40_46_I11_Y_minus_39_46_I11_g1316/Y  -       D->Y  F     NAND4BX1       4  1.4    58    38     906    (-,-) 
  minus_40_46_I11_Y_minus_39_46_I11_g1310/Y  -       D->Y  R     NOR4BX1        1  0.8    46    42     948    (-,-) 
  minus_40_46_I11_Y_minus_39_46_I11_g1285/CO -       B->CO R     ADDHX1         1  0.5     7    32     980    (-,-) 
  g32974/Y                                   -       A1->Y F     OAI21X1       11  0.0    13    12     992    (-,-) 
  PP10[54]                                   -       -     F     (port)         -    -     -     0     992    (-,-) 
#-------------------------------------------------------------------------------------------------------------------



Path 20: MET (175 ps) Late External Delay Assertion at pin PP10[55]
          Group: I2O
     Startpoint: (R) B[19]
          Clock: (R) VCLK
       Endpoint: (F) PP10[55]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+    1300            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1300            0     
                                              
      Output Delay:-     133                  
     Required Time:=    1167                  
      Launch Clock:-       0                  
       Input Delay:-     533                  
         Data Path:-     458                  
             Slack:=     175                  

Exceptions/Constraints:
  input_delay              533             counter.sdc_line_11_44_1   
  output_delay             133             counter.sdc_line_14_1863_1 

#-------------------------------------------------------------------------------------------------------------------
#               Timing Point                 Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------------
  B[19]                                      -       -     R     (arrival)      9  3.7     0     0     533    (-,-) 
  g13145__5795/Y                             -       A0->Y F     AOI211XL      25  7.6   162    99     633    (-,-) 
  g13141/Y                                   -       A->Y  R     INVX1          2  0.8    37    55     687    (-,-) 
  g13457/Y                                   -       A->Y  F     INVXL          8  2.4    32    30     717    (-,-) 
  g13429__2703/Y                             -       A1->Y F     AO22XL         3  1.1    15    42     760    (-,-) 
  minus_40_46_I11_Y_minus_39_46_I11_g1325/Y  -       B->Y  R     NOR3BX1        3  1.3    38    33     793    (-,-) 
  minus_40_46_I11_Y_minus_39_46_I11_g1322/Y  -       B->Y  F     NAND2X1        3  1.0    23    26     819    (-,-) 
  minus_40_46_I11_Y_minus_39_46_I11_g1319/Y  -       AN->Y F     NAND2BX1       5  1.6    30    33     851    (-,-) 
  minus_40_46_I11_Y_minus_39_46_I11_g1318/Y  -       A->Y  R     INVXL          1  0.5    12    16     868    (-,-) 
  minus_40_46_I11_Y_minus_39_46_I11_g1316/Y  -       D->Y  F     NAND4BX1       4  1.4    58    38     906    (-,-) 
  minus_40_46_I11_Y_minus_39_46_I11_g1310/Y  -       D->Y  R     NOR4BX1        1  0.8    46    42     948    (-,-) 
  minus_40_46_I11_Y_minus_39_46_I11_g1285/CO -       B->CO R     ADDHX1         1  0.5     7    32     980    (-,-) 
  g32974/Y                                   -       A1->Y F     OAI21X1       11  0.0    13    12     992    (-,-) 
  PP10[55]                                   -       -     F     (port)         -    -     -     0     992    (-,-) 
#-------------------------------------------------------------------------------------------------------------------



Path 21: MET (175 ps) Late External Delay Assertion at pin PP10[56]
          Group: I2O
     Startpoint: (R) B[19]
          Clock: (R) VCLK
       Endpoint: (F) PP10[56]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+    1300            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1300            0     
                                              
      Output Delay:-     133                  
     Required Time:=    1167                  
      Launch Clock:-       0                  
       Input Delay:-     533                  
         Data Path:-     458                  
             Slack:=     175                  

Exceptions/Constraints:
  input_delay              533             counter.sdc_line_11_44_1   
  output_delay             133             counter.sdc_line_14_1862_1 

#-------------------------------------------------------------------------------------------------------------------
#               Timing Point                 Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------------
  B[19]                                      -       -     R     (arrival)      9  3.7     0     0     533    (-,-) 
  g13145__5795/Y                             -       A0->Y F     AOI211XL      25  7.6   162    99     633    (-,-) 
  g13141/Y                                   -       A->Y  R     INVX1          2  0.8    37    55     687    (-,-) 
  g13457/Y                                   -       A->Y  F     INVXL          8  2.4    32    30     717    (-,-) 
  g13429__2703/Y                             -       A1->Y F     AO22XL         3  1.1    15    42     760    (-,-) 
  minus_40_46_I11_Y_minus_39_46_I11_g1325/Y  -       B->Y  R     NOR3BX1        3  1.3    38    33     793    (-,-) 
  minus_40_46_I11_Y_minus_39_46_I11_g1322/Y  -       B->Y  F     NAND2X1        3  1.0    23    26     819    (-,-) 
  minus_40_46_I11_Y_minus_39_46_I11_g1319/Y  -       AN->Y F     NAND2BX1       5  1.6    30    33     851    (-,-) 
  minus_40_46_I11_Y_minus_39_46_I11_g1318/Y  -       A->Y  R     INVXL          1  0.5    12    16     868    (-,-) 
  minus_40_46_I11_Y_minus_39_46_I11_g1316/Y  -       D->Y  F     NAND4BX1       4  1.4    58    38     906    (-,-) 
  minus_40_46_I11_Y_minus_39_46_I11_g1310/Y  -       D->Y  R     NOR4BX1        1  0.8    46    42     948    (-,-) 
  minus_40_46_I11_Y_minus_39_46_I11_g1285/CO -       B->CO R     ADDHX1         1  0.5     7    32     980    (-,-) 
  g32974/Y                                   -       A1->Y F     OAI21X1       11  0.0    13    12     992    (-,-) 
  PP10[56]                                   -       -     F     (port)         -    -     -     0     992    (-,-) 
#-------------------------------------------------------------------------------------------------------------------



Path 22: MET (175 ps) Late External Delay Assertion at pin PP10[57]
          Group: I2O
     Startpoint: (R) B[19]
          Clock: (R) VCLK
       Endpoint: (F) PP10[57]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+    1300            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1300            0     
                                              
      Output Delay:-     133                  
     Required Time:=    1167                  
      Launch Clock:-       0                  
       Input Delay:-     533                  
         Data Path:-     458                  
             Slack:=     175                  

Exceptions/Constraints:
  input_delay              533             counter.sdc_line_11_44_1   
  output_delay             133             counter.sdc_line_14_1861_1 

#-------------------------------------------------------------------------------------------------------------------
#               Timing Point                 Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------------
  B[19]                                      -       -     R     (arrival)      9  3.7     0     0     533    (-,-) 
  g13145__5795/Y                             -       A0->Y F     AOI211XL      25  7.6   162    99     633    (-,-) 
  g13141/Y                                   -       A->Y  R     INVX1          2  0.8    37    55     687    (-,-) 
  g13457/Y                                   -       A->Y  F     INVXL          8  2.4    32    30     717    (-,-) 
  g13429__2703/Y                             -       A1->Y F     AO22XL         3  1.1    15    42     760    (-,-) 
  minus_40_46_I11_Y_minus_39_46_I11_g1325/Y  -       B->Y  R     NOR3BX1        3  1.3    38    33     793    (-,-) 
  minus_40_46_I11_Y_minus_39_46_I11_g1322/Y  -       B->Y  F     NAND2X1        3  1.0    23    26     819    (-,-) 
  minus_40_46_I11_Y_minus_39_46_I11_g1319/Y  -       AN->Y F     NAND2BX1       5  1.6    30    33     851    (-,-) 
  minus_40_46_I11_Y_minus_39_46_I11_g1318/Y  -       A->Y  R     INVXL          1  0.5    12    16     868    (-,-) 
  minus_40_46_I11_Y_minus_39_46_I11_g1316/Y  -       D->Y  F     NAND4BX1       4  1.4    58    38     906    (-,-) 
  minus_40_46_I11_Y_minus_39_46_I11_g1310/Y  -       D->Y  R     NOR4BX1        1  0.8    46    42     948    (-,-) 
  minus_40_46_I11_Y_minus_39_46_I11_g1285/CO -       B->CO R     ADDHX1         1  0.5     7    32     980    (-,-) 
  g32974/Y                                   -       A1->Y F     OAI21X1       11  0.0    13    12     992    (-,-) 
  PP10[57]                                   -       -     F     (port)         -    -     -     0     992    (-,-) 
#-------------------------------------------------------------------------------------------------------------------



Path 23: MET (175 ps) Late External Delay Assertion at pin PP10[58]
          Group: I2O
     Startpoint: (R) B[19]
          Clock: (R) VCLK
       Endpoint: (F) PP10[58]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+    1300            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1300            0     
                                              
      Output Delay:-     133                  
     Required Time:=    1167                  
      Launch Clock:-       0                  
       Input Delay:-     533                  
         Data Path:-     458                  
             Slack:=     175                  

Exceptions/Constraints:
  input_delay              533             counter.sdc_line_11_44_1   
  output_delay             133             counter.sdc_line_14_1860_1 

#-------------------------------------------------------------------------------------------------------------------
#               Timing Point                 Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------------
  B[19]                                      -       -     R     (arrival)      9  3.7     0     0     533    (-,-) 
  g13145__5795/Y                             -       A0->Y F     AOI211XL      25  7.6   162    99     633    (-,-) 
  g13141/Y                                   -       A->Y  R     INVX1          2  0.8    37    55     687    (-,-) 
  g13457/Y                                   -       A->Y  F     INVXL          8  2.4    32    30     717    (-,-) 
  g13429__2703/Y                             -       A1->Y F     AO22XL         3  1.1    15    42     760    (-,-) 
  minus_40_46_I11_Y_minus_39_46_I11_g1325/Y  -       B->Y  R     NOR3BX1        3  1.3    38    33     793    (-,-) 
  minus_40_46_I11_Y_minus_39_46_I11_g1322/Y  -       B->Y  F     NAND2X1        3  1.0    23    26     819    (-,-) 
  minus_40_46_I11_Y_minus_39_46_I11_g1319/Y  -       AN->Y F     NAND2BX1       5  1.6    30    33     851    (-,-) 
  minus_40_46_I11_Y_minus_39_46_I11_g1318/Y  -       A->Y  R     INVXL          1  0.5    12    16     868    (-,-) 
  minus_40_46_I11_Y_minus_39_46_I11_g1316/Y  -       D->Y  F     NAND4BX1       4  1.4    58    38     906    (-,-) 
  minus_40_46_I11_Y_minus_39_46_I11_g1310/Y  -       D->Y  R     NOR4BX1        1  0.8    46    42     948    (-,-) 
  minus_40_46_I11_Y_minus_39_46_I11_g1285/CO -       B->CO R     ADDHX1         1  0.5     7    32     980    (-,-) 
  g32974/Y                                   -       A1->Y F     OAI21X1       11  0.0    13    12     992    (-,-) 
  PP10[58]                                   -       -     F     (port)         -    -     -     0     992    (-,-) 
#-------------------------------------------------------------------------------------------------------------------



Path 24: MET (175 ps) Late External Delay Assertion at pin PP10[59]
          Group: I2O
     Startpoint: (R) B[19]
          Clock: (R) VCLK
       Endpoint: (F) PP10[59]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+    1300            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1300            0     
                                              
      Output Delay:-     133                  
     Required Time:=    1167                  
      Launch Clock:-       0                  
       Input Delay:-     533                  
         Data Path:-     458                  
             Slack:=     175                  

Exceptions/Constraints:
  input_delay              533             counter.sdc_line_11_44_1   
  output_delay             133             counter.sdc_line_14_1859_1 

#-------------------------------------------------------------------------------------------------------------------
#               Timing Point                 Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------------
  B[19]                                      -       -     R     (arrival)      9  3.7     0     0     533    (-,-) 
  g13145__5795/Y                             -       A0->Y F     AOI211XL      25  7.6   162    99     633    (-,-) 
  g13141/Y                                   -       A->Y  R     INVX1          2  0.8    37    55     687    (-,-) 
  g13457/Y                                   -       A->Y  F     INVXL          8  2.4    32    30     717    (-,-) 
  g13429__2703/Y                             -       A1->Y F     AO22XL         3  1.1    15    42     760    (-,-) 
  minus_40_46_I11_Y_minus_39_46_I11_g1325/Y  -       B->Y  R     NOR3BX1        3  1.3    38    33     793    (-,-) 
  minus_40_46_I11_Y_minus_39_46_I11_g1322/Y  -       B->Y  F     NAND2X1        3  1.0    23    26     819    (-,-) 
  minus_40_46_I11_Y_minus_39_46_I11_g1319/Y  -       AN->Y F     NAND2BX1       5  1.6    30    33     851    (-,-) 
  minus_40_46_I11_Y_minus_39_46_I11_g1318/Y  -       A->Y  R     INVXL          1  0.5    12    16     868    (-,-) 
  minus_40_46_I11_Y_minus_39_46_I11_g1316/Y  -       D->Y  F     NAND4BX1       4  1.4    58    38     906    (-,-) 
  minus_40_46_I11_Y_minus_39_46_I11_g1310/Y  -       D->Y  R     NOR4BX1        1  0.8    46    42     948    (-,-) 
  minus_40_46_I11_Y_minus_39_46_I11_g1285/CO -       B->CO R     ADDHX1         1  0.5     7    32     980    (-,-) 
  g32974/Y                                   -       A1->Y F     OAI21X1       11  0.0    13    12     992    (-,-) 
  PP10[59]                                   -       -     F     (port)         -    -     -     0     992    (-,-) 
#-------------------------------------------------------------------------------------------------------------------



Path 25: MET (175 ps) Late External Delay Assertion at pin PP10[60]
          Group: I2O
     Startpoint: (R) B[19]
          Clock: (R) VCLK
       Endpoint: (F) PP10[60]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+    1300            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1300            0     
                                              
      Output Delay:-     133                  
     Required Time:=    1167                  
      Launch Clock:-       0                  
       Input Delay:-     533                  
         Data Path:-     458                  
             Slack:=     175                  

Exceptions/Constraints:
  input_delay              533             counter.sdc_line_11_44_1   
  output_delay             133             counter.sdc_line_14_1858_1 

#-------------------------------------------------------------------------------------------------------------------
#               Timing Point                 Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------------
  B[19]                                      -       -     R     (arrival)      9  3.7     0     0     533    (-,-) 
  g13145__5795/Y                             -       A0->Y F     AOI211XL      25  7.6   162    99     633    (-,-) 
  g13141/Y                                   -       A->Y  R     INVX1          2  0.8    37    55     687    (-,-) 
  g13457/Y                                   -       A->Y  F     INVXL          8  2.4    32    30     717    (-,-) 
  g13429__2703/Y                             -       A1->Y F     AO22XL         3  1.1    15    42     760    (-,-) 
  minus_40_46_I11_Y_minus_39_46_I11_g1325/Y  -       B->Y  R     NOR3BX1        3  1.3    38    33     793    (-,-) 
  minus_40_46_I11_Y_minus_39_46_I11_g1322/Y  -       B->Y  F     NAND2X1        3  1.0    23    26     819    (-,-) 
  minus_40_46_I11_Y_minus_39_46_I11_g1319/Y  -       AN->Y F     NAND2BX1       5  1.6    30    33     851    (-,-) 
  minus_40_46_I11_Y_minus_39_46_I11_g1318/Y  -       A->Y  R     INVXL          1  0.5    12    16     868    (-,-) 
  minus_40_46_I11_Y_minus_39_46_I11_g1316/Y  -       D->Y  F     NAND4BX1       4  1.4    58    38     906    (-,-) 
  minus_40_46_I11_Y_minus_39_46_I11_g1310/Y  -       D->Y  R     NOR4BX1        1  0.8    46    42     948    (-,-) 
  minus_40_46_I11_Y_minus_39_46_I11_g1285/CO -       B->CO R     ADDHX1         1  0.5     7    32     980    (-,-) 
  g32974/Y                                   -       A1->Y F     OAI21X1       11  0.0    13    12     992    (-,-) 
  PP10[60]                                   -       -     F     (port)         -    -     -     0     992    (-,-) 
#-------------------------------------------------------------------------------------------------------------------



Path 26: MET (175 ps) Late External Delay Assertion at pin PP10[61]
          Group: I2O
     Startpoint: (R) B[19]
          Clock: (R) VCLK
       Endpoint: (F) PP10[61]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+    1300            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1300            0     
                                              
      Output Delay:-     133                  
     Required Time:=    1167                  
      Launch Clock:-       0                  
       Input Delay:-     533                  
         Data Path:-     458                  
             Slack:=     175                  

Exceptions/Constraints:
  input_delay              533             counter.sdc_line_11_44_1   
  output_delay             133             counter.sdc_line_14_1857_1 

#-------------------------------------------------------------------------------------------------------------------
#               Timing Point                 Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------------
  B[19]                                      -       -     R     (arrival)      9  3.7     0     0     533    (-,-) 
  g13145__5795/Y                             -       A0->Y F     AOI211XL      25  7.6   162    99     633    (-,-) 
  g13141/Y                                   -       A->Y  R     INVX1          2  0.8    37    55     687    (-,-) 
  g13457/Y                                   -       A->Y  F     INVXL          8  2.4    32    30     717    (-,-) 
  g13429__2703/Y                             -       A1->Y F     AO22XL         3  1.1    15    42     760    (-,-) 
  minus_40_46_I11_Y_minus_39_46_I11_g1325/Y  -       B->Y  R     NOR3BX1        3  1.3    38    33     793    (-,-) 
  minus_40_46_I11_Y_minus_39_46_I11_g1322/Y  -       B->Y  F     NAND2X1        3  1.0    23    26     819    (-,-) 
  minus_40_46_I11_Y_minus_39_46_I11_g1319/Y  -       AN->Y F     NAND2BX1       5  1.6    30    33     851    (-,-) 
  minus_40_46_I11_Y_minus_39_46_I11_g1318/Y  -       A->Y  R     INVXL          1  0.5    12    16     868    (-,-) 
  minus_40_46_I11_Y_minus_39_46_I11_g1316/Y  -       D->Y  F     NAND4BX1       4  1.4    58    38     906    (-,-) 
  minus_40_46_I11_Y_minus_39_46_I11_g1310/Y  -       D->Y  R     NOR4BX1        1  0.8    46    42     948    (-,-) 
  minus_40_46_I11_Y_minus_39_46_I11_g1285/CO -       B->CO R     ADDHX1         1  0.5     7    32     980    (-,-) 
  g32974/Y                                   -       A1->Y F     OAI21X1       11  0.0    13    12     992    (-,-) 
  PP10[61]                                   -       -     F     (port)         -    -     -     0     992    (-,-) 
#-------------------------------------------------------------------------------------------------------------------



Path 27: MET (175 ps) Late External Delay Assertion at pin PP10[62]
          Group: I2O
     Startpoint: (R) B[19]
          Clock: (R) VCLK
       Endpoint: (F) PP10[62]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+    1300            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1300            0     
                                              
      Output Delay:-     133                  
     Required Time:=    1167                  
      Launch Clock:-       0                  
       Input Delay:-     533                  
         Data Path:-     458                  
             Slack:=     175                  

Exceptions/Constraints:
  input_delay              533             counter.sdc_line_11_44_1   
  output_delay             133             counter.sdc_line_14_1856_1 

#-------------------------------------------------------------------------------------------------------------------
#               Timing Point                 Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------------
  B[19]                                      -       -     R     (arrival)      9  3.7     0     0     533    (-,-) 
  g13145__5795/Y                             -       A0->Y F     AOI211XL      25  7.6   162    99     633    (-,-) 
  g13141/Y                                   -       A->Y  R     INVX1          2  0.8    37    55     687    (-,-) 
  g13457/Y                                   -       A->Y  F     INVXL          8  2.4    32    30     717    (-,-) 
  g13429__2703/Y                             -       A1->Y F     AO22XL         3  1.1    15    42     760    (-,-) 
  minus_40_46_I11_Y_minus_39_46_I11_g1325/Y  -       B->Y  R     NOR3BX1        3  1.3    38    33     793    (-,-) 
  minus_40_46_I11_Y_minus_39_46_I11_g1322/Y  -       B->Y  F     NAND2X1        3  1.0    23    26     819    (-,-) 
  minus_40_46_I11_Y_minus_39_46_I11_g1319/Y  -       AN->Y F     NAND2BX1       5  1.6    30    33     851    (-,-) 
  minus_40_46_I11_Y_minus_39_46_I11_g1318/Y  -       A->Y  R     INVXL          1  0.5    12    16     868    (-,-) 
  minus_40_46_I11_Y_minus_39_46_I11_g1316/Y  -       D->Y  F     NAND4BX1       4  1.4    58    38     906    (-,-) 
  minus_40_46_I11_Y_minus_39_46_I11_g1310/Y  -       D->Y  R     NOR4BX1        1  0.8    46    42     948    (-,-) 
  minus_40_46_I11_Y_minus_39_46_I11_g1285/CO -       B->CO R     ADDHX1         1  0.5     7    32     980    (-,-) 
  g32974/Y                                   -       A1->Y F     OAI21X1       11  0.0    13    12     992    (-,-) 
  PP10[62]                                   -       -     F     (port)         -    -     -     0     992    (-,-) 
#-------------------------------------------------------------------------------------------------------------------



Path 28: MET (175 ps) Late External Delay Assertion at pin PP10[63]
          Group: I2O
     Startpoint: (R) B[19]
          Clock: (R) VCLK
       Endpoint: (F) PP10[63]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+    1300            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1300            0     
                                              
      Output Delay:-     133                  
     Required Time:=    1167                  
      Launch Clock:-       0                  
       Input Delay:-     533                  
         Data Path:-     458                  
             Slack:=     175                  

Exceptions/Constraints:
  input_delay              533             counter.sdc_line_11_44_1   
  output_delay             133             counter.sdc_line_14_1855_1 

#-------------------------------------------------------------------------------------------------------------------
#               Timing Point                 Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------------
  B[19]                                      -       -     R     (arrival)      9  3.7     0     0     533    (-,-) 
  g13145__5795/Y                             -       A0->Y F     AOI211XL      25  7.6   162    99     633    (-,-) 
  g13141/Y                                   -       A->Y  R     INVX1          2  0.8    37    55     687    (-,-) 
  g13457/Y                                   -       A->Y  F     INVXL          8  2.4    32    30     717    (-,-) 
  g13429__2703/Y                             -       A1->Y F     AO22XL         3  1.1    15    42     760    (-,-) 
  minus_40_46_I11_Y_minus_39_46_I11_g1325/Y  -       B->Y  R     NOR3BX1        3  1.3    38    33     793    (-,-) 
  minus_40_46_I11_Y_minus_39_46_I11_g1322/Y  -       B->Y  F     NAND2X1        3  1.0    23    26     819    (-,-) 
  minus_40_46_I11_Y_minus_39_46_I11_g1319/Y  -       AN->Y F     NAND2BX1       5  1.6    30    33     851    (-,-) 
  minus_40_46_I11_Y_minus_39_46_I11_g1318/Y  -       A->Y  R     INVXL          1  0.5    12    16     868    (-,-) 
  minus_40_46_I11_Y_minus_39_46_I11_g1316/Y  -       D->Y  F     NAND4BX1       4  1.4    58    38     906    (-,-) 
  minus_40_46_I11_Y_minus_39_46_I11_g1310/Y  -       D->Y  R     NOR4BX1        1  0.8    46    42     948    (-,-) 
  minus_40_46_I11_Y_minus_39_46_I11_g1285/CO -       B->CO R     ADDHX1         1  0.5     7    32     980    (-,-) 
  g32974/Y                                   -       A1->Y F     OAI21X1       11  0.0    13    12     992    (-,-) 
  PP10[63]                                   -       -     F     (port)         -    -     -     0     992    (-,-) 
#-------------------------------------------------------------------------------------------------------------------



Path 29: MET (176 ps) Late External Delay Assertion at pin PP10[36]
          Group: I2O
     Startpoint: (R) B[21]
          Clock: (R) VCLK
       Endpoint: (F) PP10[36]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+    1300            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1300            0     
                                              
      Output Delay:-     133                  
     Required Time:=    1167                  
      Launch Clock:-       0                  
       Input Delay:-     533                  
         Data Path:-     458                  
             Slack:=     176                  

Exceptions/Constraints:
  input_delay              533             counter.sdc_line_11_42_1   
  output_delay             133             counter.sdc_line_14_1882_1 

#------------------------------------------------------------------------------------------------------------------
#               Timing Point                Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                                (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------------
  B[21]                                     -       -     R     (arrival)      7  3.1     0     0     533    (-,-) 
  g13462/Y                                  -       A->Y  F     INVX1          2  0.7     5     6     540    (-,-) 
  g13145__5795/Y                            -       B0->Y R     AOI211XL      25  7.7   257   157     697    (-,-) 
  g13141/Y                                  -       A->Y  F     INVX1          2  0.6    55    86     782    (-,-) 
  g13457/Y                                  -       A->Y  R     INVXL          8  2.4    37    36     819    (-,-) 
  g13429__2703/Y                            -       A1->Y R     AO22XL         3  1.3    18    45     864    (-,-) 
  minus_40_46_I11_Y_minus_39_46_I11_g1325/Y -       B->Y  F     NOR3BX1        3  1.0    15    16     880    (-,-) 
  minus_40_46_I11_Y_minus_39_46_I11_g1322/Y -       B->Y  R     NAND2X1        3  1.1    14    13     894    (-,-) 
  minus_40_46_I11_Y_minus_39_46_I11_g1319/Y -       AN->Y R     NAND2BX1       5  1.9    18    24     917    (-,-) 
  minus_40_46_I11_Y_minus_39_46_I11_g1313/Y -       AN->Y R     NAND2BX1       2  0.8    11    20     937    (-,-) 
  g32650/Y                                  -       A1->Y R     AO21XL         1  0.5     9    28     965    (-,-) 
  g30013__2250/Y                            -       C0->Y F     OAI221X1       1  0.0    30    26     991    (-,-) 
  PP10[36]                                  -       -     F     (port)         -    -     -     0     991    (-,-) 
#------------------------------------------------------------------------------------------------------------------



Path 30: MET (178 ps) Late External Delay Assertion at pin PP7[43]
          Group: I2O
     Startpoint: (F) B[13]
          Clock: (R) VCLK
       Endpoint: (F) PP7[43]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+    1300            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1300            0     
                                              
      Output Delay:-     133                  
     Required Time:=    1167                  
      Launch Clock:-       0                  
       Input Delay:-     533                  
         Data Path:-     456                  
             Slack:=     178                  

Exceptions/Constraints:
  input_delay              533             counter.sdc_line_11_50_1   
  output_delay             133             counter.sdc_line_14_1683_1 

#----------------------------------------------------------------------------------------------------------------
#              Timing Point               Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                              (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------
  B[13]                                   -       -     F     (arrival)      8  2.7     0     0     533    (-,-) 
  g13307__5703/Y                          -       A->Y  R     XNOR2X1        1  0.5     7    40     574    (-,-) 
  g13138__1786/Y                          -       B->Y  F     NOR2BX1       28  8.3    60    36     610    (-,-) 
  g13275__8757/Y                          -       A1->Y F     AO22XL         3  1.1    15    47     657    (-,-) 
  minus_40_46_I8_Y_minus_39_46_I8_g1335/Y -       A->Y  R     NOR4X1         1  0.5    35    40     697    (-,-) 
  minus_40_46_I8_Y_minus_39_46_I8_g1326/Y -       B->Y  F     NAND2X1        3  1.0    22    25     722    (-,-) 
  minus_40_46_I8_Y_minus_39_46_I8_g1323/Y -       AN->Y F     NAND2BX1       3  1.0    23    28     750    (-,-) 
  minus_40_46_I8_Y_minus_39_46_I8_g1321/Y -       AN->Y F     NAND2BX1       3  1.0    23    28     779    (-,-) 
  minus_40_46_I8_Y_minus_39_46_I8_g1315/Y -       AN->Y F     NAND2BX1       3  1.0    23    28     808    (-,-) 
  minus_40_46_I8_Y_minus_39_46_I8_g1311/Y -       AN->Y F     NAND2BX1       3  1.0    23    28     836    (-,-) 
  minus_40_46_I8_Y_minus_39_46_I8_g1305/Y -       AN->Y F     NAND2BX1       3  1.0    23    28     864    (-,-) 
  minus_40_46_I8_Y_minus_39_46_I8_g1299/Y -       B->Y  R     NOR2X1         3  1.1    22    21     886    (-,-) 
  minus_40_46_I8_Y_minus_39_46_I8_g1283/Y -       B->Y  F     NAND2XL        3  0.9    26    24     910    (-,-) 
  minus_40_46_I8_Y_minus_39_46_I8_g1270/Y -       B->Y  R     NOR2XL         2  0.9    28    25     935    (-,-) 
  g32955/Y                                -       B->Y  R     XOR2XL         1  0.5     9    28     963    (-,-) 
  g30239__2703/Y                          -       C0->Y F     OAI221X1       1  0.0    30    26     989    (-,-) 
  PP7[43]                                 -       -     F     (port)         -    -     -     0     989    (-,-) 
#----------------------------------------------------------------------------------------------------------------



Path 31: MET (181 ps) Late External Delay Assertion at pin PP0[31]
          Group: I2O
     Startpoint: (F) A[1]
          Clock: (R) VCLK
       Endpoint: (F) PP0[31]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+    1300            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1300            0     
                                              
      Output Delay:-     133                  
     Required Time:=    1167                  
      Launch Clock:-       0                  
       Input Delay:-     533                  
         Data Path:-     452                  
             Slack:=     181                  

Exceptions/Constraints:
  input_delay              533             counter.sdc_line_11_30_1   
  output_delay             133             counter.sdc_line_14_1247_1 

#----------------------------------------------------------------------------------------------
#     Timing Point      Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  A[1]                  -       -     F     (arrival)      7  2.1     0     0     533    (-,-) 
  g12543/Y              -       A->Y  F     BUFX2         25  8.0    32    34     568    (-,-) 
  g31201/Y              -       A->Y  R     INVX1         17  8.3    62    44     611    (-,-) 
  g12537/Y              -       A->Y  F     INVX1          6  1.9    25    30     641    (-,-) 
  minus_40_46_I1_g879/Y -       B->Y  R     NOR2X1         2  0.8    19    20     661    (-,-) 
  minus_40_46_I1_g878/Y -       A->Y  F     INVX1          3  1.2    12    14     675    (-,-) 
  minus_40_46_I1_g870/Y -       C->Y  R     NOR3X1         3  1.3    38    27     702    (-,-) 
  minus_40_46_I1_g867/Y -       B->Y  F     NAND2X1        3  1.0    23    26     728    (-,-) 
  minus_40_46_I1_g864/Y -       AN->Y F     NAND2BX1       3  1.0    23    28     757    (-,-) 
  minus_40_46_I1_g860/Y -       AN->Y F     NAND2BX1       4  1.3    26    30     787    (-,-) 
  minus_40_46_I1_g857/Y -       AN->Y F     NAND3BXL       4  1.4    56    49     836    (-,-) 
  minus_40_46_I1_g846/Y -       AN->Y F     NAND2BX1       3  1.0    24    33     869    (-,-) 
  minus_40_46_I1_g841/Y -       AN->Y F     NAND2BX1       2  0.7    17    27     896    (-,-) 
  minus_40_46_I1_g834/Y -       B->Y  R     NOR2X1         2  0.9    19    18     914    (-,-) 
  minus_40_46_I1_g819/Y -       B->Y  F     XNOR2X1        1  0.4     7    32     945    (-,-) 
  g30508/Y              -       B1->Y R     AOI221X1       1  0.3    30    26     972    (-,-) 
  g30476/Y              -       A->Y  F     INVXL          1  0.0     6    14     985    (-,-) 
  PP0[31]               -       -     F     (port)         -    -     -     0     985    (-,-) 
#----------------------------------------------------------------------------------------------



Path 32: MET (182 ps) Late External Delay Assertion at pin PP2[31]
          Group: I2O
     Startpoint: (F) A[0]
          Clock: (R) VCLK
       Endpoint: (F) PP2[31]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+    1300            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1300            0     
                                              
      Output Delay:-     133                  
     Required Time:=    1167                  
      Launch Clock:-       0                  
       Input Delay:-     533                  
         Data Path:-     452                  
             Slack:=     182                  

Exceptions/Constraints:
  input_delay              533             counter.sdc_line_11_31_1   
  output_delay             133             counter.sdc_line_14_1375_1 

#----------------------------------------------------------------------------------------------------------------
#              Timing Point               Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                              (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------
  A[0]                                    -       -     F     (arrival)     28  9.0     0     0     533    (-,-) 
  g12645/Y                                -       A->Y  R     INVXL         27 10.3   118    68     601    (-,-) 
  g12643/Y                                -       A->Y  F     INVX1          9  2.8    42    51     652    (-,-) 
  g13549__5795/Y                          -       B0->Y F     AO22XL         2  0.7    11    40     692    (-,-) 
  minus_40_46_I3_Y_minus_39_46_I3_g1339/Y -       B->Y  R     NOR2X1         4  1.5    26    20     713    (-,-) 
  minus_40_46_I3_Y_minus_39_46_I3_g1329/Y -       AN->Y R     NOR3BX1        3  1.5    42    46     759    (-,-) 
  minus_40_46_I3_Y_minus_39_46_I3_g1326/Y -       B->Y  F     NAND2X1        3  1.0    24    27     786    (-,-) 
  minus_40_46_I3_Y_minus_39_46_I3_g1323/Y -       AN->Y F     NAND2BX1       5  1.6    30    33     819    (-,-) 
  minus_40_46_I3_Y_minus_39_46_I3_g1316/Y -       B->Y  R     NOR2X1         3  1.1    24    24     842    (-,-) 
  minus_40_46_I3_Y_minus_39_46_I3_g1307/Y -       B->Y  F     NAND2XL        2  0.7    22    22     864    (-,-) 
  minus_40_46_I3_Y_minus_39_46_I3_g1301/Y -       B->Y  R     NOR2X1         3  1.3    25    23     887    (-,-) 
  minus_40_46_I3_Y_minus_39_46_I3_g1284/Y -       B->Y  F     NAND2X1        3  0.9    20    21     908    (-,-) 
  minus_40_46_I3_Y_minus_39_46_I3_g1271/Y -       B->Y  R     NOR2XL         2  0.9    27    24     932    (-,-) 
  g32954/Y                                -       B->Y  R     XOR2XL         1  0.5     9    28     959    (-,-) 
  g30411/Y                                -       C0->Y F     OAI221X1       1  0.0    30    26     985    (-,-) 
  PP2[31]                                 -       -     F     (port)         -    -     -     0     985    (-,-) 
#----------------------------------------------------------------------------------------------------------------



Path 33: MET (183 ps) Late External Delay Assertion at pin PP1[34]
          Group: I2O
     Startpoint: (F) B[1]
          Clock: (R) VCLK
       Endpoint: (F) PP1[34]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+    1300            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1300            0     
                                              
      Output Delay:-     133                  
     Required Time:=    1167                  
      Launch Clock:-       0                  
       Input Delay:-     533                  
         Data Path:-     450                  
             Slack:=     183                  

Exceptions/Constraints:
  input_delay              533             counter.sdc_line_11_62_1   
  output_delay             133             counter.sdc_line_14_1308_1 

#----------------------------------------------------------------------------------------------------------------
#              Timing Point               Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                              (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------
  B[1]                                    -       -     F     (arrival)      7  2.4     0     0     533    (-,-) 
  g13502__9682/Y                          -       A->Y  R     XNOR2X1        1  0.5     7    40     574    (-,-) 
  g13498__1474/Y                          -       B->Y  F     NOR2BX1       30  8.9    64    38     612    (-,-) 
  g13497/Y                                -       A->Y  R     INVXL          2  1.0    23    31     643    (-,-) 
  g13496/Y                                -       A->Y  F     INVX1          3  0.9    11    14     657    (-,-) 
  g13488__5795/Y                          -       A1->Y F     AO22XL         2  0.8    12    37     694    (-,-) 
  minus_40_46_I2_Y_minus_39_46_I2_g1327/Y -       B->Y  R     NOR4X1         1  0.5    35    37     730    (-,-) 
  minus_40_46_I2_Y_minus_39_46_I2_g1319/Y -       B->Y  F     NAND2BX1       3  1.0    23    25     756    (-,-) 
  minus_40_46_I2_Y_minus_39_46_I2_g1317/Y -       AN->Y F     NAND2BX1       4  1.3    26    30     786    (-,-) 
  minus_40_46_I2_Y_minus_39_46_I2_g1314/Y -       AN->Y F     NAND3BXL       4  1.3    53    47     833    (-,-) 
  minus_40_46_I2_Y_minus_39_46_I2_g1306/Y -       AN->Y F     NAND4BX1       2  0.5    39    51     884    (-,-) 
  minus_40_46_I2_Y_minus_39_46_I2_g1297/Y -       B->Y  F     OR2XL          4  1.4    18    33     917    (-,-) 
  minus_40_46_I2_Y_minus_39_46_I2_g1279/Y -       B->Y  R     NOR2X1         2  0.9    19    18     936    (-,-) 
  minus_40_46_I2_Y_minus_39_46_I2_g1264/Y -       B->Y  F     XNOR2X1        1  0.3     6    31     967    (-,-) 
  g32193/Y                                -       AN->Y F     NAND2BXL       1  0.0     8    17     984    (-,-) 
  PP1[34]                                 -       -     F     (port)         -    -     -     0     984    (-,-) 
#----------------------------------------------------------------------------------------------------------------



Path 34: MET (183 ps) Late External Delay Assertion at pin PP10[27]
          Group: I2O
     Startpoint: (R) B[21]
          Clock: (R) VCLK
       Endpoint: (F) PP10[27]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+    1300            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1300            0     
                                              
      Output Delay:-     133                  
     Required Time:=    1167                  
      Launch Clock:-       0                  
       Input Delay:-     533                  
         Data Path:-     450                  
             Slack:=     183                  

Exceptions/Constraints:
  input_delay              533             counter.sdc_line_11_42_1   
  output_delay             133             counter.sdc_line_14_1891_1 

#------------------------------------------------------------------------------------------------------------------
#               Timing Point                Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                                (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------------
  B[21]                                     -       -     R     (arrival)      7  3.1     0     0     533    (-,-) 
  g13462/Y                                  -       A->Y  F     INVX1          2  0.7     5     6     540    (-,-) 
  g13145__5795/Y                            -       B0->Y R     AOI211XL      25  7.7   257   157     697    (-,-) 
  g13141/Y                                  -       A->Y  F     INVX1          2  0.6    55    86     782    (-,-) 
  g13457/Y                                  -       A->Y  R     INVXL          8  2.4    37    36     819    (-,-) 
  g13429__2703/Y                            -       A1->Y R     AO22XL         3  1.3    18    45     864    (-,-) 
  minus_40_46_I11_Y_minus_39_46_I11_g1325/Y -       B->Y  F     NOR3BX1        3  1.0    15    16     880    (-,-) 
  minus_40_46_I11_Y_minus_39_46_I11_g1321/Y -       B->Y  R     NAND2XL        3  1.1    18    16     896    (-,-) 
  minus_40_46_I11_Y_minus_39_46_I11_g1306/Y -       B->Y  R     OR2XL          3  1.3    18    22     918    (-,-) 
  minus_40_46_I11_Y_minus_39_46_I11_g1286/Y -       B->Y  F     NOR2X1         2  0.7    12    12     931    (-,-) 
  g32596/Y                                  -       B->Y  R     XOR2XL         1  0.5     9    27     958    (-,-) 
  g30028__2683/Y                            -       C0->Y F     OAI221X1       1  0.0    29    26     983    (-,-) 
  PP10[27]                                  -       -     F     (port)         -    -     -     0     983    (-,-) 
#------------------------------------------------------------------------------------------------------------------



Path 35: MET (183 ps) Late External Delay Assertion at pin PP10[31]
          Group: I2O
     Startpoint: (R) B[21]
          Clock: (R) VCLK
       Endpoint: (F) PP10[31]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+    1300            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1300            0     
                                              
      Output Delay:-     133                  
     Required Time:=    1167                  
      Launch Clock:-       0                  
       Input Delay:-     533                  
         Data Path:-     450                  
             Slack:=     183                  

Exceptions/Constraints:
  input_delay              533             counter.sdc_line_11_42_1   
  output_delay             133             counter.sdc_line_14_1887_1 

#------------------------------------------------------------------------------------------------------------------
#               Timing Point                Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                                (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------------
  B[21]                                     -       -     R     (arrival)      7  3.1     0     0     533    (-,-) 
  g13462/Y                                  -       A->Y  F     INVX1          2  0.7     5     6     540    (-,-) 
  g13145__5795/Y                            -       B0->Y R     AOI211XL      25  7.7   257   157     697    (-,-) 
  g13141/Y                                  -       A->Y  F     INVX1          2  0.6    55    86     782    (-,-) 
  g13457/Y                                  -       A->Y  R     INVXL          8  2.4    37    36     819    (-,-) 
  g13429__2703/Y                            -       A1->Y R     AO22XL         3  1.3    18    45     864    (-,-) 
  minus_40_46_I11_Y_minus_39_46_I11_g1325/Y -       B->Y  F     NOR3BX1        3  1.0    15    16     880    (-,-) 
  minus_40_46_I11_Y_minus_39_46_I11_g1322/Y -       B->Y  R     NAND2X1        3  1.1    14    13     894    (-,-) 
  minus_40_46_I11_Y_minus_39_46_I11_g1317/Y -       B->Y  F     NOR2X1         3  1.0    14    12     906    (-,-) 
  minus_40_46_I11_Y_minus_39_46_I11_g1295/Y -       B->Y  R     NAND2X1        3  1.1    13    13     918    (-,-) 
  minus_40_46_I11_Y_minus_39_46_I11_g1278/Y -       B->Y  F     NOR2XL         2  0.7    14    12     931    (-,-) 
  g32652/Y                                  -       B->Y  R     XOR2XL         1  0.5     9    27     958    (-,-) 
  g30020__1857/Y                            -       C0->Y F     OAI221X1       1  0.0    29    26     983    (-,-) 
  PP10[31]                                  -       -     F     (port)         -    -     -     0     983    (-,-) 
#------------------------------------------------------------------------------------------------------------------



Path 36: MET (186 ps) Late External Delay Assertion at pin PP7[42]
          Group: I2O
     Startpoint: (F) B[13]
          Clock: (R) VCLK
       Endpoint: (F) PP7[42]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+    1300            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1300            0     
                                              
      Output Delay:-     133                  
     Required Time:=    1167                  
      Launch Clock:-       0                  
       Input Delay:-     533                  
         Data Path:-     448                  
             Slack:=     186                  

Exceptions/Constraints:
  input_delay              533             counter.sdc_line_11_50_1   
  output_delay             133             counter.sdc_line_14_1684_1 

#----------------------------------------------------------------------------------------------------------------
#              Timing Point               Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                              (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------
  B[13]                                   -       -     F     (arrival)      8  2.7     0     0     533    (-,-) 
  g13307__5703/Y                          -       A->Y  R     XNOR2X1        1  0.5     7    40     574    (-,-) 
  g13138__1786/Y                          -       B->Y  F     NOR2BX1       28  8.3    60    36     610    (-,-) 
  g13275__8757/Y                          -       A1->Y F     AO22XL         3  1.1    15    47     657    (-,-) 
  minus_40_46_I8_Y_minus_39_46_I8_g1335/Y -       A->Y  R     NOR4X1         1  0.5    35    40     697    (-,-) 
  minus_40_46_I8_Y_minus_39_46_I8_g1326/Y -       B->Y  F     NAND2X1        3  1.0    22    25     722    (-,-) 
  minus_40_46_I8_Y_minus_39_46_I8_g1323/Y -       AN->Y F     NAND2BX1       3  1.0    23    28     750    (-,-) 
  minus_40_46_I8_Y_minus_39_46_I8_g1321/Y -       AN->Y F     NAND2BX1       3  1.0    23    28     779    (-,-) 
  minus_40_46_I8_Y_minus_39_46_I8_g1315/Y -       AN->Y F     NAND2BX1       3  1.0    23    28     808    (-,-) 
  minus_40_46_I8_Y_minus_39_46_I8_g1311/Y -       AN->Y F     NAND2BX1       3  1.0    23    28     836    (-,-) 
  minus_40_46_I8_Y_minus_39_46_I8_g1305/Y -       AN->Y F     NAND2BX1       3  1.0    23    28     864    (-,-) 
  minus_40_46_I8_Y_minus_39_46_I8_g1299/Y -       B->Y  R     NOR2X1         3  1.1    22    21     886    (-,-) 
  minus_40_46_I8_Y_minus_39_46_I8_g1283/Y -       B->Y  F     NAND2XL        3  0.9    26    24     910    (-,-) 
  minus_40_46_I8_Y_minus_39_46_I8_g1270/Y -       B->Y  R     NOR2XL         2  0.9    28    25     935    (-,-) 
  g32956/Y                                -       B0->Y R     AO21XL         1  0.5     9    20     955    (-,-) 
  g30241__7344/Y                          -       C0->Y F     OAI221X1       1  0.0    30    26     981    (-,-) 
  PP7[42]                                 -       -     F     (port)         -    -     -     0     981    (-,-) 
#----------------------------------------------------------------------------------------------------------------



Path 37: MET (186 ps) Late External Delay Assertion at pin PP1[33]
          Group: I2O
     Startpoint: (F) B[1]
          Clock: (R) VCLK
       Endpoint: (F) PP1[33]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+    1300            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1300            0     
                                              
      Output Delay:-     133                  
     Required Time:=    1167                  
      Launch Clock:-       0                  
       Input Delay:-     533                  
         Data Path:-     447                  
             Slack:=     186                  

Exceptions/Constraints:
  input_delay              533             counter.sdc_line_11_62_1   
  output_delay             133             counter.sdc_line_14_1309_1 

#----------------------------------------------------------------------------------------------------------------
#              Timing Point               Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                              (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------
  B[1]                                    -       -     F     (arrival)      7  2.4     0     0     533    (-,-) 
  g13502__9682/Y                          -       A->Y  R     XNOR2X1        1  0.5     7    40     574    (-,-) 
  g13498__1474/Y                          -       B->Y  F     NOR2BX1       30  8.9    64    38     612    (-,-) 
  g13497/Y                                -       A->Y  R     INVXL          2  1.0    23    31     643    (-,-) 
  g13496/Y                                -       A->Y  F     INVX1          3  0.9    11    14     657    (-,-) 
  g13488__5795/Y                          -       A1->Y F     AO22XL         2  0.8    12    37     694    (-,-) 
  minus_40_46_I2_Y_minus_39_46_I2_g1327/Y -       B->Y  R     NOR4X1         1  0.5    35    37     730    (-,-) 
  minus_40_46_I2_Y_minus_39_46_I2_g1319/Y -       B->Y  F     NAND2BX1       3  1.0    23    25     756    (-,-) 
  minus_40_46_I2_Y_minus_39_46_I2_g1317/Y -       AN->Y F     NAND2BX1       4  1.3    26    30     786    (-,-) 
  minus_40_46_I2_Y_minus_39_46_I2_g1314/Y -       AN->Y F     NAND3BXL       4  1.3    53    47     833    (-,-) 
  minus_40_46_I2_Y_minus_39_46_I2_g1306/Y -       AN->Y F     NAND4BX1       2  0.5    39    51     884    (-,-) 
  minus_40_46_I2_Y_minus_39_46_I2_g1297/Y -       B->Y  F     OR2XL          4  1.4    18    33     917    (-,-) 
  minus_40_46_I2_Y_minus_39_46_I2_g1279/Y -       B->Y  R     NOR2X1         2  0.9    19    18     936    (-,-) 
  g32854/Y                                -       B0->Y R     AO21XL         1  0.5     9    19     954    (-,-) 
  g30081__1474/Y                          -       C0->Y F     OAI221X1       1  0.0    29    26     980    (-,-) 
  PP1[33]                                 -       -     F     (port)         -    -     -     0     980    (-,-) 
#----------------------------------------------------------------------------------------------------------------



Path 38: MET (188 ps) Late External Delay Assertion at pin PP9[50]
          Group: I2O
     Startpoint: (F) B[17]
          Clock: (R) VCLK
       Endpoint: (F) PP9[50]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+    1300            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1300            0     
                                              
      Output Delay:-     133                  
     Required Time:=    1167                  
      Launch Clock:-       0                  
       Input Delay:-     533                  
         Data Path:-     446                  
             Slack:=     188                  

Exceptions/Constraints:
  input_delay              533             counter.sdc_line_11_46_1   
  output_delay             133             counter.sdc_line_14_1804_1 

#------------------------------------------------------------------------------------------------------------------
#               Timing Point                Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                                (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------------
  B[17]                                     -       -     F     (arrival)      7  2.6     0     0     533    (-,-) 
  g13165__1309/Y                            -       A->Y  R     XNOR2X1        1  0.5     7    40     574    (-,-) 
  g13132__9682/Y                            -       B->Y  F     NOR2BX1        9  2.6    22    16     590    (-,-) 
  g13131/Y                                  -       A->Y  R     INVXL          2  0.8    14    16     605    (-,-) 
  g13130/Y                                  -       A->Y  F     INVXL         24  7.2    79    50     655    (-,-) 
  g13088__2703/Y                            -       A1->Y F     AO22XL         2  0.7    11    48     703    (-,-) 
  minus_40_46_I10_Y_minus_39_46_I10_g1333/Y -       D->Y  R     NOR4X1         1  0.5    35    22     726    (-,-) 
  minus_40_46_I10_Y_minus_39_46_I10_g1325/Y -       B->Y  F     NAND2BX1       3  1.0    23    25     751    (-,-) 
  minus_40_46_I10_Y_minus_39_46_I10_g1323/Y -       AN->Y F     NAND2BX1       4  1.3    26    30     782    (-,-) 
  minus_40_46_I10_Y_minus_39_46_I10_g1320/Y -       AN->Y F     NAND3BXL       4  1.3    53    47     829    (-,-) 
  minus_40_46_I10_Y_minus_39_46_I10_g1312/Y -       AN->Y F     NAND4BX1       2  0.5    39    51     880    (-,-) 
  minus_40_46_I10_Y_minus_39_46_I10_g1303/Y -       B->Y  F     OR2XL          4  1.4    18    33     912    (-,-) 
  minus_40_46_I10_Y_minus_39_46_I10_g1285/Y -       B->Y  R     NOR2X1         2  0.9    19    18     931    (-,-) 
  minus_40_46_I10_Y_minus_39_46_I10_g1270/Y -       B->Y  F     XNOR2X1        1  0.3     6    31     962    (-,-) 
  g32216/Y                                  -       AN->Y F     NAND2BXL       1  0.0     8    17     979    (-,-) 
  PP9[50]                                   -       -     F     (port)         -    -     -     0     979    (-,-) 
#------------------------------------------------------------------------------------------------------------------



Path 39: MET (189 ps) Late External Delay Assertion at pin PP10[33]
          Group: I2O
     Startpoint: (R) B[21]
          Clock: (R) VCLK
       Endpoint: (F) PP10[33]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+    1300            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1300            0     
                                              
      Output Delay:-     133                  
     Required Time:=    1167                  
      Launch Clock:-       0                  
       Input Delay:-     533                  
         Data Path:-     445                  
             Slack:=     189                  

Exceptions/Constraints:
  input_delay              533             counter.sdc_line_11_42_1   
  output_delay             133             counter.sdc_line_14_1885_1 

#------------------------------------------------------------------------------------------------------------------
#               Timing Point                Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                                (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------------
  B[21]                                     -       -     R     (arrival)      7  3.1     0     0     533    (-,-) 
  g13462/Y                                  -       A->Y  F     INVX1          2  0.7     5     6     540    (-,-) 
  g13145__5795/Y                            -       B0->Y R     AOI211XL      25  7.7   257   157     697    (-,-) 
  g13141/Y                                  -       A->Y  F     INVX1          2  0.6    55    86     782    (-,-) 
  g13457/Y                                  -       A->Y  R     INVXL          8  2.4    37    36     819    (-,-) 
  g13429__2703/Y                            -       A1->Y R     AO22XL         3  1.3    18    45     864    (-,-) 
  minus_40_46_I11_Y_minus_39_46_I11_g1325/Y -       B->Y  F     NOR3BX1        3  1.0    15    16     880    (-,-) 
  minus_40_46_I11_Y_minus_39_46_I11_g1322/Y -       B->Y  R     NAND2X1        3  1.1    14    13     894    (-,-) 
  minus_40_46_I11_Y_minus_39_46_I11_g1319/Y -       AN->Y R     NAND2BX1       5  1.9    18    24     917    (-,-) 
  minus_40_46_I11_Y_minus_39_46_I11_g1314/Y -       B->Y  F     NOR2X1         3  1.0    14    14     931    (-,-) 
  g32651/Y                                  -       A1->Y R     OAI21X1        1  0.5    19    18     949    (-,-) 
  g30018__1840/Y                            -       C0->Y F     OAI221X1       1  0.0    29    29     978    (-,-) 
  PP10[33]                                  -       -     F     (port)         -    -     -     0     978    (-,-) 
#------------------------------------------------------------------------------------------------------------------



Path 40: MET (189 ps) Late External Delay Assertion at pin PP10[40]
          Group: I2O
     Startpoint: (R) B[21]
          Clock: (R) VCLK
       Endpoint: (F) PP10[40]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+    1300            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1300            0     
                                              
      Output Delay:-     133                  
     Required Time:=    1167                  
      Launch Clock:-       0                  
       Input Delay:-     533                  
         Data Path:-     444                  
             Slack:=     189                  

Exceptions/Constraints:
  input_delay              533             counter.sdc_line_11_42_1   
  output_delay             133             counter.sdc_line_14_1878_1 

#------------------------------------------------------------------------------------------------------------------
#               Timing Point                Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                                (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------------
  B[21]                                     -       -     R     (arrival)      7  3.1     0     0     533    (-,-) 
  g13462/Y                                  -       A->Y  F     INVX1          2  0.7     5     6     540    (-,-) 
  g13145__5795/Y                            -       B0->Y R     AOI211XL      25  7.7   257   157     697    (-,-) 
  g13141/Y                                  -       A->Y  F     INVX1          2  0.6    55    86     782    (-,-) 
  g13457/Y                                  -       A->Y  R     INVXL          8  2.4    37    36     819    (-,-) 
  g13429__2703/Y                            -       A1->Y R     AO22XL         3  1.3    18    45     864    (-,-) 
  minus_40_46_I11_Y_minus_39_46_I11_g1325/Y -       B->Y  F     NOR3BX1        3  1.0    15    16     880    (-,-) 
  minus_40_46_I11_Y_minus_39_46_I11_g1322/Y -       B->Y  R     NAND2X1        3  1.1    14    13     894    (-,-) 
  minus_40_46_I11_Y_minus_39_46_I11_g1319/Y -       AN->Y R     NAND2BX1       5  1.9    18    24     917    (-,-) 
  minus_40_46_I11_Y_minus_39_46_I11_g1312/Y -       B->Y  F     NOR2X1         3  1.0    12    14     931    (-,-) 
  g32649/Y                                  -       A1->Y R     OAI21X1        1  0.5    18    18     949    (-,-) 
  g30006__7118/Y                            -       C0->Y F     OAI221X1       1  0.0    31    29     978    (-,-) 
  PP10[40]                                  -       -     F     (port)         -    -     -     0     978    (-,-) 
#------------------------------------------------------------------------------------------------------------------



Path 41: MET (189 ps) Late External Delay Assertion at pin PP2[30]
          Group: I2O
     Startpoint: (F) A[0]
          Clock: (R) VCLK
       Endpoint: (F) PP2[30]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+    1300            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1300            0     
                                              
      Output Delay:-     133                  
     Required Time:=    1167                  
      Launch Clock:-       0                  
       Input Delay:-     533                  
         Data Path:-     444                  
             Slack:=     189                  

Exceptions/Constraints:
  input_delay              533             counter.sdc_line_11_31_1   
  output_delay             133             counter.sdc_line_14_1376_1 

#----------------------------------------------------------------------------------------------------------------
#              Timing Point               Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                              (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------
  A[0]                                    -       -     F     (arrival)     28  9.0     0     0     533    (-,-) 
  g12645/Y                                -       A->Y  R     INVXL         27 10.3   118    68     601    (-,-) 
  g12643/Y                                -       A->Y  F     INVX1          9  2.8    42    51     652    (-,-) 
  g13549__5795/Y                          -       B0->Y F     AO22XL         2  0.7    11    40     692    (-,-) 
  minus_40_46_I3_Y_minus_39_46_I3_g1339/Y -       B->Y  R     NOR2X1         4  1.5    26    20     713    (-,-) 
  minus_40_46_I3_Y_minus_39_46_I3_g1329/Y -       AN->Y R     NOR3BX1        3  1.5    42    46     759    (-,-) 
  minus_40_46_I3_Y_minus_39_46_I3_g1326/Y -       B->Y  F     NAND2X1        3  1.0    24    27     786    (-,-) 
  minus_40_46_I3_Y_minus_39_46_I3_g1323/Y -       AN->Y F     NAND2BX1       5  1.6    30    33     819    (-,-) 
  minus_40_46_I3_Y_minus_39_46_I3_g1316/Y -       B->Y  R     NOR2X1         3  1.1    24    24     842    (-,-) 
  minus_40_46_I3_Y_minus_39_46_I3_g1307/Y -       B->Y  F     NAND2XL        2  0.7    22    22     864    (-,-) 
  minus_40_46_I3_Y_minus_39_46_I3_g1301/Y -       B->Y  R     NOR2X1         3  1.3    25    23     887    (-,-) 
  minus_40_46_I3_Y_minus_39_46_I3_g1284/Y -       B->Y  F     NAND2X1        3  0.9    20    21     908    (-,-) 
  minus_40_46_I3_Y_minus_39_46_I3_g1271/Y -       B->Y  R     NOR2XL         2  0.9    27    24     932    (-,-) 
  g32927/Y                                -       B0->Y R     AO21XL         1  0.5     9    20     952    (-,-) 
  g29968__3772/Y                          -       C0->Y F     OAI221X1       1  0.0    30    26     978    (-,-) 
  PP2[30]                                 -       -     F     (port)         -    -     -     0     978    (-,-) 
#----------------------------------------------------------------------------------------------------------------



Path 42: MET (191 ps) Late External Delay Assertion at pin PP9[49]
          Group: I2O
     Startpoint: (F) B[17]
          Clock: (R) VCLK
       Endpoint: (F) PP9[49]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+    1300            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1300            0     
                                              
      Output Delay:-     133                  
     Required Time:=    1167                  
      Launch Clock:-       0                  
       Input Delay:-     533                  
         Data Path:-     443                  
             Slack:=     191                  

Exceptions/Constraints:
  input_delay              533             counter.sdc_line_11_46_1   
  output_delay             133             counter.sdc_line_14_1805_1 

#------------------------------------------------------------------------------------------------------------------
#               Timing Point                Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                                (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------------
  B[17]                                     -       -     F     (arrival)      7  2.6     0     0     533    (-,-) 
  g13165__1309/Y                            -       A->Y  R     XNOR2X1        1  0.5     7    40     574    (-,-) 
  g13132__9682/Y                            -       B->Y  F     NOR2BX1        9  2.6    22    16     590    (-,-) 
  g13131/Y                                  -       A->Y  R     INVXL          2  0.8    14    16     605    (-,-) 
  g13130/Y                                  -       A->Y  F     INVXL         24  7.2    79    50     655    (-,-) 
  g13088__2703/Y                            -       A1->Y F     AO22XL         2  0.7    11    48     703    (-,-) 
  minus_40_46_I10_Y_minus_39_46_I10_g1333/Y -       D->Y  R     NOR4X1         1  0.5    35    22     726    (-,-) 
  minus_40_46_I10_Y_minus_39_46_I10_g1325/Y -       B->Y  F     NAND2BX1       3  1.0    23    25     751    (-,-) 
  minus_40_46_I10_Y_minus_39_46_I10_g1323/Y -       AN->Y F     NAND2BX1       4  1.3    26    30     782    (-,-) 
  minus_40_46_I10_Y_minus_39_46_I10_g1320/Y -       AN->Y F     NAND3BXL       4  1.3    53    47     829    (-,-) 
  minus_40_46_I10_Y_minus_39_46_I10_g1312/Y -       AN->Y F     NAND4BX1       2  0.5    39    51     880    (-,-) 
  minus_40_46_I10_Y_minus_39_46_I10_g1303/Y -       B->Y  F     OR2XL          4  1.4    18    33     912    (-,-) 
  minus_40_46_I10_Y_minus_39_46_I10_g1285/Y -       B->Y  R     NOR2X1         2  0.9    19    18     931    (-,-) 
  g32917/Y                                  -       B0->Y R     AO21XL         1  0.5     9    19     950    (-,-) 
  g30383__5019/Y                            -       C0->Y F     OAI221X1       1  0.0    29    26     976    (-,-) 
  PP9[49]                                   -       -     F     (port)         -    -     -     0     976    (-,-) 
#------------------------------------------------------------------------------------------------------------------



Path 43: MET (191 ps) Late External Delay Assertion at pin PP0[27]
          Group: I2O
     Startpoint: (F) A[1]
          Clock: (R) VCLK
       Endpoint: (F) PP0[27]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+    1300            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1300            0     
                                              
      Output Delay:-     133                  
     Required Time:=    1167                  
      Launch Clock:-       0                  
       Input Delay:-     533                  
         Data Path:-     442                  
             Slack:=     191                  

Exceptions/Constraints:
  input_delay              533             counter.sdc_line_11_30_1   
  output_delay             133             counter.sdc_line_14_1251_1 

#----------------------------------------------------------------------------------------------
#     Timing Point      Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  A[1]                  -       -     F     (arrival)      7  2.1     0     0     533    (-,-) 
  g12543/Y              -       A->Y  F     BUFX2         25  8.0    32    34     568    (-,-) 
  g31201/Y              -       A->Y  R     INVX1         17  8.3    62    44     611    (-,-) 
  g12537/Y              -       A->Y  F     INVX1          6  1.9    25    30     641    (-,-) 
  minus_40_46_I1_g879/Y -       B->Y  R     NOR2X1         2  0.8    19    20     661    (-,-) 
  minus_40_46_I1_g878/Y -       A->Y  F     INVX1          3  1.2    12    14     675    (-,-) 
  minus_40_46_I1_g870/Y -       C->Y  R     NOR3X1         3  1.3    38    27     702    (-,-) 
  minus_40_46_I1_g867/Y -       B->Y  F     NAND2X1        3  1.0    23    26     728    (-,-) 
  minus_40_46_I1_g864/Y -       AN->Y F     NAND2BX1       3  1.0    23    28     757    (-,-) 
  minus_40_46_I1_g860/Y -       AN->Y F     NAND2BX1       4  1.3    26    30     787    (-,-) 
  minus_40_46_I1_g857/Y -       AN->Y F     NAND3BXL       4  1.4    56    49     836    (-,-) 
  minus_40_46_I1_g847/Y -       B->Y  R     NOR2X1         3  1.1    27    32     868    (-,-) 
  minus_40_46_I1_g829/Y -       B->Y  F     NAND2X1        3  1.0    24    22     890    (-,-) 
  minus_40_46_I1_g816/Y -       B->Y  R     NOR2X1         2  0.9    20    20     911    (-,-) 
  minus_40_46_I1_g809/Y -       B->Y  F     XNOR2X1        1  0.4     7    32     943    (-,-) 
  g30510/Y              -       B1->Y R     AOI22X1        1  0.5    26    16     959    (-,-) 
  g30488/Y              -       B0->Y F     OAI2BB1X1      1  0.0     9    17     976    (-,-) 
  PP0[27]               -       -     F     (port)         -    -     -     0     976    (-,-) 
#----------------------------------------------------------------------------------------------



Path 44: MET (191 ps) Late External Delay Assertion at pin PP2[35]
          Group: I2O
     Startpoint: (F) A[0]
          Clock: (R) VCLK
       Endpoint: (F) PP2[35]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+    1300            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1300            0     
                                              
      Output Delay:-     133                  
     Required Time:=    1167                  
      Launch Clock:-       0                  
       Input Delay:-     533                  
         Data Path:-     442                  
             Slack:=     191                  

Exceptions/Constraints:
  input_delay              533             counter.sdc_line_11_31_1   
  output_delay             133             counter.sdc_line_14_1371_1 

#----------------------------------------------------------------------------------------------------------------
#              Timing Point               Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                              (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------
  A[0]                                    -       -     F     (arrival)     28  9.0     0     0     533    (-,-) 
  g12645/Y                                -       A->Y  R     INVXL         27 10.3   118    68     601    (-,-) 
  g12643/Y                                -       A->Y  F     INVX1          9  2.8    42    51     652    (-,-) 
  g13549__5795/Y                          -       B0->Y F     AO22XL         2  0.7    11    40     692    (-,-) 
  minus_40_46_I3_Y_minus_39_46_I3_g1339/Y -       B->Y  R     NOR2X1         4  1.5    26    20     713    (-,-) 
  minus_40_46_I3_Y_minus_39_46_I3_g1329/Y -       AN->Y R     NOR3BX1        3  1.5    42    46     759    (-,-) 
  minus_40_46_I3_Y_minus_39_46_I3_g1326/Y -       B->Y  F     NAND2X1        3  1.0    24    27     786    (-,-) 
  minus_40_46_I3_Y_minus_39_46_I3_g1323/Y -       AN->Y F     NAND2BX1       5  1.6    30    33     819    (-,-) 
  minus_40_46_I3_Y_minus_39_46_I3_g1322/Y -       A->Y  R     INVXL          1  0.5    12    16     835    (-,-) 
  minus_40_46_I3_Y_minus_39_46_I3_g1320/Y -       D->Y  F     NAND4BX1       4  1.4    58    38     874    (-,-) 
  minus_40_46_I3_Y_minus_39_46_I3_g1308/Y -       AN->Y F     NAND2BX1       2  0.7    18    31     905    (-,-) 
  minus_40_46_I3_Y_minus_39_46_I3_g1300/Y -       B->Y  R     NOR2X1         2  0.9    19    18     923    (-,-) 
  g32915/Y                                -       B->Y  R     XOR2XL         1  0.5     9    26     949    (-,-) 
  g30380__5795/Y                          -       C0->Y F     OAI221X1       1  0.0    29    26     975    (-,-) 
  PP2[35]                                 -       -     F     (port)         -    -     -     0     975    (-,-) 
#----------------------------------------------------------------------------------------------------------------



Path 45: MET (192 ps) Late External Delay Assertion at pin PP2[27]
          Group: I2O
     Startpoint: (F) A[0]
          Clock: (R) VCLK
       Endpoint: (F) PP2[27]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+    1300            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1300            0     
                                              
      Output Delay:-     133                  
     Required Time:=    1167                  
      Launch Clock:-       0                  
       Input Delay:-     533                  
         Data Path:-     442                  
             Slack:=     192                  

Exceptions/Constraints:
  input_delay              533             counter.sdc_line_11_31_1   
  output_delay             133             counter.sdc_line_14_1379_1 

#----------------------------------------------------------------------------------------------------------------
#              Timing Point               Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                              (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------
  A[0]                                    -       -     F     (arrival)     28  9.0     0     0     533    (-,-) 
  g12645/Y                                -       A->Y  R     INVXL         27 10.3   118    68     601    (-,-) 
  g12643/Y                                -       A->Y  F     INVX1          9  2.8    42    51     652    (-,-) 
  g13549__5795/Y                          -       B0->Y F     AO22XL         2  0.7    11    40     692    (-,-) 
  minus_40_46_I3_Y_minus_39_46_I3_g1339/Y -       B->Y  R     NOR2X1         4  1.5    26    20     713    (-,-) 
  minus_40_46_I3_Y_minus_39_46_I3_g1329/Y -       AN->Y R     NOR3BX1        3  1.5    42    46     759    (-,-) 
  minus_40_46_I3_Y_minus_39_46_I3_g1326/Y -       B->Y  F     NAND2X1        3  1.0    24    27     786    (-,-) 
  minus_40_46_I3_Y_minus_39_46_I3_g1323/Y -       AN->Y F     NAND2BX1       5  1.6    30    33     819    (-,-) 
  minus_40_46_I3_Y_minus_39_46_I3_g1316/Y -       B->Y  R     NOR2X1         3  1.1    24    24     842    (-,-) 
  minus_40_46_I3_Y_minus_39_46_I3_g1311/Y -       B->Y  F     NAND2XL        3  0.9    26    24     866    (-,-) 
  minus_40_46_I3_Y_minus_39_46_I3_g1292/Y -       B->Y  R     NOR2XL         2  0.6    21    22     888    (-,-) 
  minus_40_46_I3_Y_minus_39_46_I3_g1291/Y -       A->Y  F     INVXL          2  0.5    10    13     902    (-,-) 
  minus_40_46_I3_Y_minus_39_46_I3_g1275/Y -       B->Y  R     NOR2XL         2  0.9    26    20     922    (-,-) 
  g32928/Y                                -       B->Y  R     XOR2XL         1  0.5     9    28     949    (-,-) 
  g29987__2703/Y                          -       C0->Y F     OAI221X1       1  0.0    30    26     975    (-,-) 
  PP2[27]                                 -       -     F     (port)         -    -     -     0     975    (-,-) 
#----------------------------------------------------------------------------------------------------------------



Path 46: MET (192 ps) Late External Delay Assertion at pin PP1[31]
          Group: I2O
     Startpoint: (R) B[3]
          Clock: (R) VCLK
       Endpoint: (F) PP1[31]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+    1300            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1300            0     
                                              
      Output Delay:-     133                  
     Required Time:=    1167                  
      Launch Clock:-       0                  
       Input Delay:-     533                  
         Data Path:-     442                  
             Slack:=     192                  

Exceptions/Constraints:
  input_delay              533             counter.sdc_line_11_60_1   
  output_delay             133             counter.sdc_line_14_1311_1 

#----------------------------------------------------------------------------------------------------------------
#              Timing Point               Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                              (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------
  B[3]                                    -       -     R     (arrival)      9  3.7     0     0     533    (-,-) 
  g13501__4547/Y                          -       AN->Y R     NOR3BX1       30  9.0   180   122     656    (-,-) 
  g13500/Y                                -       A->Y  F     INVXL          1  0.2    33    66     722    (-,-) 
  g13499/Y                                -       A->Y  R     INVXL          3  0.9    17    20     741    (-,-) 
  g13469__1474/Y                          -       B1->Y R     AO22XL         2  0.8    13    30     772    (-,-) 
  minus_40_46_I2_Y_minus_39_46_I2_g1333/Y -       A->Y  F     NOR2X1         4  1.5    16    16     788    (-,-) 
  minus_40_46_I2_Y_minus_39_46_I2_g1323/Y -       A->Y  R     NAND2X1        3  1.1    14    15     802    (-,-) 
  minus_40_46_I2_Y_minus_39_46_I2_g1319/Y -       AN->Y R     NAND2BX1       3  1.1    13    21     823    (-,-) 
  minus_40_46_I2_Y_minus_39_46_I2_g1317/Y -       AN->Y R     NAND2BX1       4  1.4    15    22     844    (-,-) 
  minus_40_46_I2_Y_minus_39_46_I2_g1314/Y -       AN->Y R     NAND3BXL       4  1.4    24    25     870    (-,-) 
  minus_40_46_I2_Y_minus_39_46_I2_g1303/Y -       AN->Y R     NAND2BX1       3  1.1    13    22     892    (-,-) 
  minus_40_46_I2_Y_minus_39_46_I2_g1299/Y -       AN->Y R     NAND2BX1       2  0.6    10    19     911    (-,-) 
  minus_40_46_I2_Y_minus_39_46_I2_g1290/Y -       B->Y  F     NOR2XL         2  0.7    13    11     922    (-,-) 
  g32834/Y                                -       B->Y  R     XOR2XL         1  0.5     9    27     949    (-,-) 
  g29967__4296/Y                          -       C0->Y F     OAI221X1       1  0.0    30    26     975    (-,-) 
  PP1[31]                                 -       -     F     (port)         -    -     -     0     975    (-,-) 
#----------------------------------------------------------------------------------------------------------------



Path 47: MET (193 ps) Late External Delay Assertion at pin PP8[43]
          Group: I2O
     Startpoint: (R) B[15]
          Clock: (R) VCLK
       Endpoint: (F) PP8[43]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+    1300            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1300            0     
                                              
      Output Delay:-     133                  
     Required Time:=    1167                  
      Launch Clock:-       0                  
       Input Delay:-     533                  
         Data Path:-     441                  
             Slack:=     193                  

Exceptions/Constraints:
  input_delay              533             counter.sdc_line_11_48_1   
  output_delay             133             counter.sdc_line_14_1747_1 

#----------------------------------------------------------------------------------------------------------------
#              Timing Point               Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                              (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------
  B[15]                                   -       -     R     (arrival)      9  3.7     0     0     533    (-,-) 
  g13698__7344/Y                          -       A0->Y F     AOI211XL       6  1.9    52    37     571    (-,-) 
  g13697/Y                                -       A->Y  R     INVX1          2  1.0    17    23     594    (-,-) 
  g13146/Y                                -       A->Y  F     INVX1         27  8.1    57    38     632    (-,-) 
  g13681__2683/Y                          -       A1->Y F     AO22XL         2  0.7    11    45     676    (-,-) 
  minus_40_46_I9_Y_minus_39_46_I9_g1320/Y -       C->Y  R     NOR3BX1        3  1.5    42    28     705    (-,-) 
  minus_40_46_I9_Y_minus_39_46_I9_g1317/Y -       B->Y  F     NAND2X1        3  1.0    24    27     732    (-,-) 
  minus_40_46_I9_Y_minus_39_46_I9_g1314/Y -       AN->Y F     NAND2BX1       3  1.0    23    29     761    (-,-) 
  minus_40_46_I9_Y_minus_39_46_I9_g1310/Y -       AN->Y F     NAND2BX1       4  1.3    26    30     791    (-,-) 
  minus_40_46_I9_Y_minus_39_46_I9_g1307/Y -       AN->Y F     NAND3BXL       4  1.3    53    47     838    (-,-) 
  minus_40_46_I9_Y_minus_39_46_I9_g1298/Y -       B->Y  R     NOR2X1         3  1.1    27    31     869    (-,-) 
  minus_40_46_I9_Y_minus_39_46_I9_g1278/Y -       B->Y  F     NAND2XL        3  0.9    26    25     894    (-,-) 
  minus_40_46_I9_Y_minus_39_46_I9_g1264/Y -       B->Y  R     NOR2XL         2  0.9    28    26     920    (-,-) 
  g32950/Y                                -       B->Y  R     XOR2XL         1  0.5     9    28     948    (-,-) 
  g30340__2391/Y                          -       C0->Y F     OAI221X1       1  0.0    30    26     974    (-,-) 
  PP8[43]                                 -       -     F     (port)         -    -     -     0     974    (-,-) 
#----------------------------------------------------------------------------------------------------------------



Path 48: MET (194 ps) Late External Delay Assertion at pin PP10[26]
          Group: I2O
     Startpoint: (R) B[21]
          Clock: (R) VCLK
       Endpoint: (F) PP10[26]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+    1300            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1300            0     
                                              
      Output Delay:-     133                  
     Required Time:=    1167                  
      Launch Clock:-       0                  
       Input Delay:-     533                  
         Data Path:-     440                  
             Slack:=     194                  

Exceptions/Constraints:
  input_delay              533             counter.sdc_line_11_42_1   
  output_delay             133             counter.sdc_line_14_1892_1 

#------------------------------------------------------------------------------------------------------------------
#               Timing Point                Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                                (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------------
  B[21]                                     -       -     R     (arrival)      7  3.1     0     0     533    (-,-) 
  g13462/Y                                  -       A->Y  F     INVX1          2  0.7     5     6     540    (-,-) 
  g13145__5795/Y                            -       B0->Y R     AOI211XL      25  7.7   257   157     697    (-,-) 
  g13141/Y                                  -       A->Y  F     INVX1          2  0.6    55    86     782    (-,-) 
  g13457/Y                                  -       A->Y  R     INVXL          8  2.4    37    36     819    (-,-) 
  g13429__2703/Y                            -       A1->Y R     AO22XL         3  1.3    18    45     864    (-,-) 
  minus_40_46_I11_Y_minus_39_46_I11_g1325/Y -       B->Y  F     NOR3BX1        3  1.0    15    16     880    (-,-) 
  minus_40_46_I11_Y_minus_39_46_I11_g1321/Y -       B->Y  R     NAND2XL        3  1.1    18    16     896    (-,-) 
  minus_40_46_I11_Y_minus_39_46_I11_g1306/Y -       B->Y  R     OR2XL          3  1.3    18    22     918    (-,-) 
  g32597/Y                                  -       A1->Y R     AO21XL         1  0.5     9    29     947    (-,-) 
  g30029__1309/Y                            -       C0->Y F     OAI221X1       1  0.0    29    26     973    (-,-) 
  PP10[26]                                  -       -     F     (port)         -    -     -     0     973    (-,-) 
#------------------------------------------------------------------------------------------------------------------



Path 49: MET (194 ps) Late External Delay Assertion at pin PP9[47]
          Group: I2O
     Startpoint: (R) B[19]
          Clock: (R) VCLK
       Endpoint: (F) PP9[47]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+    1300            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1300            0     
                                              
      Output Delay:-     133                  
     Required Time:=    1167                  
      Launch Clock:-       0                  
       Input Delay:-     533                  
         Data Path:-     440                  
             Slack:=     194                  

Exceptions/Constraints:
  input_delay              533             counter.sdc_line_11_44_1   
  output_delay             133             counter.sdc_line_14_1807_1 

#------------------------------------------------------------------------------------------------------------------
#               Timing Point                Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                                (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------------
  B[19]                                     -       -     R     (arrival)      9  3.7     0     0     533    (-,-) 
  g13164__2683/Y                            -       AN->Y R     NOR3BX1       30  9.0   180   122     656    (-,-) 
  g13163/Y                                  -       A->Y  F     INVXL          1  0.2    33    66     722    (-,-) 
  g13161/Y                                  -       A->Y  R     INVXL          3  0.9    17    20     741    (-,-) 
  g13072__9682/Y                            -       B1->Y R     AO22XL         2  0.8    13    30     772    (-,-) 
  minus_40_46_I10_Y_minus_39_46_I10_g1339/Y -       A->Y  F     NOR2X1         4  1.3    14    15     787    (-,-) 
  minus_40_46_I10_Y_minus_39_46_I10_g1329/Y -       A->Y  R     NAND2X1        3  1.1    14    14     801    (-,-) 
  minus_40_46_I10_Y_minus_39_46_I10_g1325/Y -       AN->Y R     NAND2BX1       3  1.1    13    21     822    (-,-) 
  minus_40_46_I10_Y_minus_39_46_I10_g1323/Y -       AN->Y R     NAND2BX1       4  1.4    15    22     843    (-,-) 
  minus_40_46_I10_Y_minus_39_46_I10_g1320/Y -       AN->Y R     NAND3BXL       4  1.4    24    25     869    (-,-) 
  minus_40_46_I10_Y_minus_39_46_I10_g1309/Y -       AN->Y R     NAND2BX1       3  1.1    13    22     891    (-,-) 
  minus_40_46_I10_Y_minus_39_46_I10_g1305/Y -       AN->Y R     NAND2BX1       2  0.8    11    20     910    (-,-) 
  minus_40_46_I10_Y_minus_39_46_I10_g1296/Y -       B->Y  F     NOR2X1         2  0.7    11    10     921    (-,-) 
  g32920/Y                                  -       B->Y  R     XOR2XL         1  0.5     9    27     947    (-,-) 
  g30386__8780/Y                            -       C0->Y F     OAI221X1       1  0.0    30    26     973    (-,-) 
  PP9[47]                                   -       -     F     (port)         -    -     -     0     973    (-,-) 
#------------------------------------------------------------------------------------------------------------------



Path 50: MET (194 ps) Late External Delay Assertion at pin PP2[36]
          Group: I2O
     Startpoint: (F) A[0]
          Clock: (R) VCLK
       Endpoint: (F) PP2[36]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+    1300            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1300            0     
                                              
      Output Delay:-     133                  
     Required Time:=    1167                  
      Launch Clock:-       0                  
       Input Delay:-     533                  
         Data Path:-     439                  
             Slack:=     194                  

Exceptions/Constraints:
  input_delay              533             counter.sdc_line_11_31_1   
  output_delay             133             counter.sdc_line_14_1370_1 

#----------------------------------------------------------------------------------------------------------------
#              Timing Point               Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                              (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------
  A[0]                                    -       -     F     (arrival)     28  9.0     0     0     533    (-,-) 
  g12645/Y                                -       A->Y  R     INVXL         27 10.3   118    68     601    (-,-) 
  g12643/Y                                -       A->Y  F     INVX1          9  2.8    42    51     652    (-,-) 
  g13549__5795/Y                          -       B0->Y F     AO22XL         2  0.7    11    40     692    (-,-) 
  minus_40_46_I3_Y_minus_39_46_I3_g1339/Y -       B->Y  R     NOR2X1         4  1.5    26    20     713    (-,-) 
  minus_40_46_I3_Y_minus_39_46_I3_g1329/Y -       AN->Y R     NOR3BX1        3  1.5    42    46     759    (-,-) 
  minus_40_46_I3_Y_minus_39_46_I3_g1326/Y -       B->Y  F     NAND2X1        3  1.0    24    27     786    (-,-) 
  minus_40_46_I3_Y_minus_39_46_I3_g1323/Y -       AN->Y F     NAND2BX1       5  1.6    30    33     819    (-,-) 
  minus_40_46_I3_Y_minus_39_46_I3_g1322/Y -       A->Y  R     INVXL          1  0.5    12    16     835    (-,-) 
  minus_40_46_I3_Y_minus_39_46_I3_g1320/Y -       D->Y  F     NAND4BX1       4  1.4    58    38     874    (-,-) 
  minus_40_46_I3_Y_minus_39_46_I3_g1314/Y -       D->Y  R     NOR4BX1        1  0.8    46    42     915    (-,-) 
  minus_40_46_I3_Y_minus_39_46_I3_g1289/S -       B->S  F     ADDHX1         1  0.3     6    40     956    (-,-) 
  g32217/Y                                -       AN->Y F     NAND2BXL       1  0.0     8    17     972    (-,-) 
  PP2[36]                                 -       -     F     (port)         -    -     -     0     972    (-,-) 
#----------------------------------------------------------------------------------------------------------------

