--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/home/user/.local/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise
-v 3 -s 10 -n 3 -fastpaths -xml test1.twx test1.ncd -o test1.twr test1.pcf -ucf
test1.ucf

Design file:              test1.ncd
Physical constraint file: test1.pcf
Device,package,speed:     xc4vsx35,ff668,-10 (PRODUCTION 1.71 2013-10-13, STEPPING level 1)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: NET "i_clock_IBUF1" PERIOD = 10 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 557315 paths analyzed, 39749 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   9.940ns.
--------------------------------------------------------------------------------

Paths for end point inst_divfp/blk00000a14 (SLICE_X52Y153.CE), 40 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.060ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tfm_inst/CalculateVirCompensated_mux_1 (FF)
  Destination:          inst_divfp/blk00000a14 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.940ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         i_clock_IBUF rising at 0.000ns
  Destination Clock:    i_clock_IBUF rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: tfm_inst/CalculateVirCompensated_mux_1 to inst_divfp/blk00000a14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y83.YQ      Tcko                  0.340   tfm_inst/CalculateVirCompensated_mux_1
                                                       tfm_inst/CalculateVirCompensated_mux_1
    SLICE_X42Y77.G3      net (fanout=4)        1.278   tfm_inst/CalculateVirCompensated_mux_1
    SLICE_X42Y77.Y       Tilo                  0.195   tfm_inst/CalculateTo_mux_1
                                                       tfm_inst/divfpa<0>1111
    SLICE_X42Y77.F2      net (fanout=66)       0.796   tfm_inst/N515
    SLICE_X42Y77.X       Tilo                  0.195   tfm_inst/CalculateTo_mux_1
                                                       tfm_inst/divfpond80_SW0
    SLICE_X38Y88.G4      net (fanout=1)        1.026   N2267
    SLICE_X38Y88.Y       Tilo                  0.195   tfm_inst/divfpce98
                                                       tfm_inst/divfpond80
    SLICE_X38Y88.F4      net (fanout=1)        0.159   tfm_inst/divfpond80/O
    SLICE_X38Y88.X       Tilo                  0.195   tfm_inst/divfpce98
                                                       tfm_inst/divfpond98
    SLICE_X34Y94.G4      net (fanout=1)        0.555   tfm_inst/divfpce98
    SLICE_X34Y94.Y       Tilo                  0.195   tfm_inst/inst_CalculatePixOsCPSP/out_nibble2<16>
                                                       tfm_inst/divfpond131_SW0
    SLICE_X34Y94.F4      net (fanout=1)        0.159   tfm_inst/divfpond131_SW0/O
    SLICE_X34Y94.X       Tilo                  0.195   tfm_inst/inst_CalculatePixOsCPSP/out_nibble2<16>
                                                       tfm_inst/divfpond131
    SLICE_X52Y153.CE     net (fanout=812)      3.903   divfpce
    SLICE_X52Y153.CLK    Tceck                 0.554   inst_divfp/sig00000064
                                                       inst_divfp/blk00000a14
    -------------------------------------------------  ---------------------------
    Total                                      9.940ns (2.064ns logic, 7.876ns route)
                                                       (20.8% logic, 79.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.169ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tfm_inst/ExtractAlphaParameters_mux_1 (FF)
  Destination:          inst_divfp/blk00000a14 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.831ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         i_clock_IBUF rising at 0.000ns
  Destination Clock:    i_clock_IBUF rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: tfm_inst/ExtractAlphaParameters_mux_1 to inst_divfp/blk00000a14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y91.XQ      Tcko                  0.360   tfm_inst/ExtractAlphaParameters_mux_1
                                                       tfm_inst/ExtractAlphaParameters_mux_1
    SLICE_X42Y77.G4      net (fanout=4)        1.149   tfm_inst/ExtractAlphaParameters_mux_1
    SLICE_X42Y77.Y       Tilo                  0.195   tfm_inst/CalculateTo_mux_1
                                                       tfm_inst/divfpa<0>1111
    SLICE_X42Y77.F2      net (fanout=66)       0.796   tfm_inst/N515
    SLICE_X42Y77.X       Tilo                  0.195   tfm_inst/CalculateTo_mux_1
                                                       tfm_inst/divfpond80_SW0
    SLICE_X38Y88.G4      net (fanout=1)        1.026   N2267
    SLICE_X38Y88.Y       Tilo                  0.195   tfm_inst/divfpce98
                                                       tfm_inst/divfpond80
    SLICE_X38Y88.F4      net (fanout=1)        0.159   tfm_inst/divfpond80/O
    SLICE_X38Y88.X       Tilo                  0.195   tfm_inst/divfpce98
                                                       tfm_inst/divfpond98
    SLICE_X34Y94.G4      net (fanout=1)        0.555   tfm_inst/divfpce98
    SLICE_X34Y94.Y       Tilo                  0.195   tfm_inst/inst_CalculatePixOsCPSP/out_nibble2<16>
                                                       tfm_inst/divfpond131_SW0
    SLICE_X34Y94.F4      net (fanout=1)        0.159   tfm_inst/divfpond131_SW0/O
    SLICE_X34Y94.X       Tilo                  0.195   tfm_inst/inst_CalculatePixOsCPSP/out_nibble2<16>
                                                       tfm_inst/divfpond131
    SLICE_X52Y153.CE     net (fanout=812)      3.903   divfpce
    SLICE_X52Y153.CLK    Tceck                 0.554   inst_divfp/sig00000064
                                                       inst_divfp/blk00000a14
    -------------------------------------------------  ---------------------------
    Total                                      9.831ns (2.084ns logic, 7.747ns route)
                                                       (21.2% logic, 78.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.284ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tfm_inst/ExtractAlphaParameters_mux_1 (FF)
  Destination:          inst_divfp/blk00000a14 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.716ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         i_clock_IBUF rising at 0.000ns
  Destination Clock:    i_clock_IBUF rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: tfm_inst/ExtractAlphaParameters_mux_1 to inst_divfp/blk00000a14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y91.XQ      Tcko                  0.360   tfm_inst/ExtractAlphaParameters_mux_1
                                                       tfm_inst/ExtractAlphaParameters_mux_1
    SLICE_X46Y77.F4      net (fanout=4)        1.264   tfm_inst/ExtractAlphaParameters_mux_1
    SLICE_X46Y77.X       Tilo                  0.195   tfm_inst/inst_CalculateTo/addfpb_internal<16>
                                                       tfm_inst/mulfpa<0>132
    SLICE_X42Y77.F4      net (fanout=41)       0.566   tfm_inst/N532
    SLICE_X42Y77.X       Tilo                  0.195   tfm_inst/CalculateTo_mux_1
                                                       tfm_inst/divfpond80_SW0
    SLICE_X38Y88.G4      net (fanout=1)        1.026   N2267
    SLICE_X38Y88.Y       Tilo                  0.195   tfm_inst/divfpce98
                                                       tfm_inst/divfpond80
    SLICE_X38Y88.F4      net (fanout=1)        0.159   tfm_inst/divfpond80/O
    SLICE_X38Y88.X       Tilo                  0.195   tfm_inst/divfpce98
                                                       tfm_inst/divfpond98
    SLICE_X34Y94.G4      net (fanout=1)        0.555   tfm_inst/divfpce98
    SLICE_X34Y94.Y       Tilo                  0.195   tfm_inst/inst_CalculatePixOsCPSP/out_nibble2<16>
                                                       tfm_inst/divfpond131_SW0
    SLICE_X34Y94.F4      net (fanout=1)        0.159   tfm_inst/divfpond131_SW0/O
    SLICE_X34Y94.X       Tilo                  0.195   tfm_inst/inst_CalculatePixOsCPSP/out_nibble2<16>
                                                       tfm_inst/divfpond131
    SLICE_X52Y153.CE     net (fanout=812)      3.903   divfpce
    SLICE_X52Y153.CLK    Tceck                 0.554   inst_divfp/sig00000064
                                                       inst_divfp/blk00000a14
    -------------------------------------------------  ---------------------------
    Total                                      9.716ns (2.084ns logic, 7.632ns route)
                                                       (21.4% logic, 78.6% route)

--------------------------------------------------------------------------------

Paths for end point inst_divfp/blk00000a52 (SLICE_X53Y140.CE), 40 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.069ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tfm_inst/CalculateVirCompensated_mux_1 (FF)
  Destination:          inst_divfp/blk00000a52 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.931ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         i_clock_IBUF rising at 0.000ns
  Destination Clock:    i_clock_IBUF rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: tfm_inst/CalculateVirCompensated_mux_1 to inst_divfp/blk00000a52
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y83.YQ      Tcko                  0.340   tfm_inst/CalculateVirCompensated_mux_1
                                                       tfm_inst/CalculateVirCompensated_mux_1
    SLICE_X42Y77.G3      net (fanout=4)        1.278   tfm_inst/CalculateVirCompensated_mux_1
    SLICE_X42Y77.Y       Tilo                  0.195   tfm_inst/CalculateTo_mux_1
                                                       tfm_inst/divfpa<0>1111
    SLICE_X42Y77.F2      net (fanout=66)       0.796   tfm_inst/N515
    SLICE_X42Y77.X       Tilo                  0.195   tfm_inst/CalculateTo_mux_1
                                                       tfm_inst/divfpond80_SW0
    SLICE_X38Y88.G4      net (fanout=1)        1.026   N2267
    SLICE_X38Y88.Y       Tilo                  0.195   tfm_inst/divfpce98
                                                       tfm_inst/divfpond80
    SLICE_X38Y88.F4      net (fanout=1)        0.159   tfm_inst/divfpond80/O
    SLICE_X38Y88.X       Tilo                  0.195   tfm_inst/divfpce98
                                                       tfm_inst/divfpond98
    SLICE_X34Y94.G4      net (fanout=1)        0.555   tfm_inst/divfpce98
    SLICE_X34Y94.Y       Tilo                  0.195   tfm_inst/inst_CalculatePixOsCPSP/out_nibble2<16>
                                                       tfm_inst/divfpond131_SW0
    SLICE_X34Y94.F4      net (fanout=1)        0.159   tfm_inst/divfpond131_SW0/O
    SLICE_X34Y94.X       Tilo                  0.195   tfm_inst/inst_CalculatePixOsCPSP/out_nibble2<16>
                                                       tfm_inst/divfpond131
    SLICE_X53Y140.CE     net (fanout=812)      3.895   divfpce
    SLICE_X53Y140.CLK    Tceck                 0.553   inst_divfp/sig0000000e
                                                       inst_divfp/blk00000a52
    -------------------------------------------------  ---------------------------
    Total                                      9.931ns (2.063ns logic, 7.868ns route)
                                                       (20.8% logic, 79.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.178ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tfm_inst/ExtractAlphaParameters_mux_1 (FF)
  Destination:          inst_divfp/blk00000a52 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.822ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         i_clock_IBUF rising at 0.000ns
  Destination Clock:    i_clock_IBUF rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: tfm_inst/ExtractAlphaParameters_mux_1 to inst_divfp/blk00000a52
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y91.XQ      Tcko                  0.360   tfm_inst/ExtractAlphaParameters_mux_1
                                                       tfm_inst/ExtractAlphaParameters_mux_1
    SLICE_X42Y77.G4      net (fanout=4)        1.149   tfm_inst/ExtractAlphaParameters_mux_1
    SLICE_X42Y77.Y       Tilo                  0.195   tfm_inst/CalculateTo_mux_1
                                                       tfm_inst/divfpa<0>1111
    SLICE_X42Y77.F2      net (fanout=66)       0.796   tfm_inst/N515
    SLICE_X42Y77.X       Tilo                  0.195   tfm_inst/CalculateTo_mux_1
                                                       tfm_inst/divfpond80_SW0
    SLICE_X38Y88.G4      net (fanout=1)        1.026   N2267
    SLICE_X38Y88.Y       Tilo                  0.195   tfm_inst/divfpce98
                                                       tfm_inst/divfpond80
    SLICE_X38Y88.F4      net (fanout=1)        0.159   tfm_inst/divfpond80/O
    SLICE_X38Y88.X       Tilo                  0.195   tfm_inst/divfpce98
                                                       tfm_inst/divfpond98
    SLICE_X34Y94.G4      net (fanout=1)        0.555   tfm_inst/divfpce98
    SLICE_X34Y94.Y       Tilo                  0.195   tfm_inst/inst_CalculatePixOsCPSP/out_nibble2<16>
                                                       tfm_inst/divfpond131_SW0
    SLICE_X34Y94.F4      net (fanout=1)        0.159   tfm_inst/divfpond131_SW0/O
    SLICE_X34Y94.X       Tilo                  0.195   tfm_inst/inst_CalculatePixOsCPSP/out_nibble2<16>
                                                       tfm_inst/divfpond131
    SLICE_X53Y140.CE     net (fanout=812)      3.895   divfpce
    SLICE_X53Y140.CLK    Tceck                 0.553   inst_divfp/sig0000000e
                                                       inst_divfp/blk00000a52
    -------------------------------------------------  ---------------------------
    Total                                      9.822ns (2.083ns logic, 7.739ns route)
                                                       (21.2% logic, 78.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.293ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tfm_inst/ExtractAlphaParameters_mux_1 (FF)
  Destination:          inst_divfp/blk00000a52 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.707ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         i_clock_IBUF rising at 0.000ns
  Destination Clock:    i_clock_IBUF rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: tfm_inst/ExtractAlphaParameters_mux_1 to inst_divfp/blk00000a52
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y91.XQ      Tcko                  0.360   tfm_inst/ExtractAlphaParameters_mux_1
                                                       tfm_inst/ExtractAlphaParameters_mux_1
    SLICE_X46Y77.F4      net (fanout=4)        1.264   tfm_inst/ExtractAlphaParameters_mux_1
    SLICE_X46Y77.X       Tilo                  0.195   tfm_inst/inst_CalculateTo/addfpb_internal<16>
                                                       tfm_inst/mulfpa<0>132
    SLICE_X42Y77.F4      net (fanout=41)       0.566   tfm_inst/N532
    SLICE_X42Y77.X       Tilo                  0.195   tfm_inst/CalculateTo_mux_1
                                                       tfm_inst/divfpond80_SW0
    SLICE_X38Y88.G4      net (fanout=1)        1.026   N2267
    SLICE_X38Y88.Y       Tilo                  0.195   tfm_inst/divfpce98
                                                       tfm_inst/divfpond80
    SLICE_X38Y88.F4      net (fanout=1)        0.159   tfm_inst/divfpond80/O
    SLICE_X38Y88.X       Tilo                  0.195   tfm_inst/divfpce98
                                                       tfm_inst/divfpond98
    SLICE_X34Y94.G4      net (fanout=1)        0.555   tfm_inst/divfpce98
    SLICE_X34Y94.Y       Tilo                  0.195   tfm_inst/inst_CalculatePixOsCPSP/out_nibble2<16>
                                                       tfm_inst/divfpond131_SW0
    SLICE_X34Y94.F4      net (fanout=1)        0.159   tfm_inst/divfpond131_SW0/O
    SLICE_X34Y94.X       Tilo                  0.195   tfm_inst/inst_CalculatePixOsCPSP/out_nibble2<16>
                                                       tfm_inst/divfpond131
    SLICE_X53Y140.CE     net (fanout=812)      3.895   divfpce
    SLICE_X53Y140.CLK    Tceck                 0.553   inst_divfp/sig0000000e
                                                       inst_divfp/blk00000a52
    -------------------------------------------------  ---------------------------
    Total                                      9.707ns (2.083ns logic, 7.624ns route)
                                                       (21.5% logic, 78.5% route)

--------------------------------------------------------------------------------

Paths for end point inst_divfp/blk00000a53 (SLICE_X53Y141.CE), 40 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.069ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tfm_inst/CalculateVirCompensated_mux_1 (FF)
  Destination:          inst_divfp/blk00000a53 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.931ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         i_clock_IBUF rising at 0.000ns
  Destination Clock:    i_clock_IBUF rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: tfm_inst/CalculateVirCompensated_mux_1 to inst_divfp/blk00000a53
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y83.YQ      Tcko                  0.340   tfm_inst/CalculateVirCompensated_mux_1
                                                       tfm_inst/CalculateVirCompensated_mux_1
    SLICE_X42Y77.G3      net (fanout=4)        1.278   tfm_inst/CalculateVirCompensated_mux_1
    SLICE_X42Y77.Y       Tilo                  0.195   tfm_inst/CalculateTo_mux_1
                                                       tfm_inst/divfpa<0>1111
    SLICE_X42Y77.F2      net (fanout=66)       0.796   tfm_inst/N515
    SLICE_X42Y77.X       Tilo                  0.195   tfm_inst/CalculateTo_mux_1
                                                       tfm_inst/divfpond80_SW0
    SLICE_X38Y88.G4      net (fanout=1)        1.026   N2267
    SLICE_X38Y88.Y       Tilo                  0.195   tfm_inst/divfpce98
                                                       tfm_inst/divfpond80
    SLICE_X38Y88.F4      net (fanout=1)        0.159   tfm_inst/divfpond80/O
    SLICE_X38Y88.X       Tilo                  0.195   tfm_inst/divfpce98
                                                       tfm_inst/divfpond98
    SLICE_X34Y94.G4      net (fanout=1)        0.555   tfm_inst/divfpce98
    SLICE_X34Y94.Y       Tilo                  0.195   tfm_inst/inst_CalculatePixOsCPSP/out_nibble2<16>
                                                       tfm_inst/divfpond131_SW0
    SLICE_X34Y94.F4      net (fanout=1)        0.159   tfm_inst/divfpond131_SW0/O
    SLICE_X34Y94.X       Tilo                  0.195   tfm_inst/inst_CalculatePixOsCPSP/out_nibble2<16>
                                                       tfm_inst/divfpond131
    SLICE_X53Y141.CE     net (fanout=812)      3.895   divfpce
    SLICE_X53Y141.CLK    Tceck                 0.553   inst_divfp/sig0000000d
                                                       inst_divfp/blk00000a53
    -------------------------------------------------  ---------------------------
    Total                                      9.931ns (2.063ns logic, 7.868ns route)
                                                       (20.8% logic, 79.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.178ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tfm_inst/ExtractAlphaParameters_mux_1 (FF)
  Destination:          inst_divfp/blk00000a53 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.822ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         i_clock_IBUF rising at 0.000ns
  Destination Clock:    i_clock_IBUF rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: tfm_inst/ExtractAlphaParameters_mux_1 to inst_divfp/blk00000a53
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y91.XQ      Tcko                  0.360   tfm_inst/ExtractAlphaParameters_mux_1
                                                       tfm_inst/ExtractAlphaParameters_mux_1
    SLICE_X42Y77.G4      net (fanout=4)        1.149   tfm_inst/ExtractAlphaParameters_mux_1
    SLICE_X42Y77.Y       Tilo                  0.195   tfm_inst/CalculateTo_mux_1
                                                       tfm_inst/divfpa<0>1111
    SLICE_X42Y77.F2      net (fanout=66)       0.796   tfm_inst/N515
    SLICE_X42Y77.X       Tilo                  0.195   tfm_inst/CalculateTo_mux_1
                                                       tfm_inst/divfpond80_SW0
    SLICE_X38Y88.G4      net (fanout=1)        1.026   N2267
    SLICE_X38Y88.Y       Tilo                  0.195   tfm_inst/divfpce98
                                                       tfm_inst/divfpond80
    SLICE_X38Y88.F4      net (fanout=1)        0.159   tfm_inst/divfpond80/O
    SLICE_X38Y88.X       Tilo                  0.195   tfm_inst/divfpce98
                                                       tfm_inst/divfpond98
    SLICE_X34Y94.G4      net (fanout=1)        0.555   tfm_inst/divfpce98
    SLICE_X34Y94.Y       Tilo                  0.195   tfm_inst/inst_CalculatePixOsCPSP/out_nibble2<16>
                                                       tfm_inst/divfpond131_SW0
    SLICE_X34Y94.F4      net (fanout=1)        0.159   tfm_inst/divfpond131_SW0/O
    SLICE_X34Y94.X       Tilo                  0.195   tfm_inst/inst_CalculatePixOsCPSP/out_nibble2<16>
                                                       tfm_inst/divfpond131
    SLICE_X53Y141.CE     net (fanout=812)      3.895   divfpce
    SLICE_X53Y141.CLK    Tceck                 0.553   inst_divfp/sig0000000d
                                                       inst_divfp/blk00000a53
    -------------------------------------------------  ---------------------------
    Total                                      9.822ns (2.083ns logic, 7.739ns route)
                                                       (21.2% logic, 78.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.293ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tfm_inst/ExtractAlphaParameters_mux_1 (FF)
  Destination:          inst_divfp/blk00000a53 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.707ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         i_clock_IBUF rising at 0.000ns
  Destination Clock:    i_clock_IBUF rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: tfm_inst/ExtractAlphaParameters_mux_1 to inst_divfp/blk00000a53
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y91.XQ      Tcko                  0.360   tfm_inst/ExtractAlphaParameters_mux_1
                                                       tfm_inst/ExtractAlphaParameters_mux_1
    SLICE_X46Y77.F4      net (fanout=4)        1.264   tfm_inst/ExtractAlphaParameters_mux_1
    SLICE_X46Y77.X       Tilo                  0.195   tfm_inst/inst_CalculateTo/addfpb_internal<16>
                                                       tfm_inst/mulfpa<0>132
    SLICE_X42Y77.F4      net (fanout=41)       0.566   tfm_inst/N532
    SLICE_X42Y77.X       Tilo                  0.195   tfm_inst/CalculateTo_mux_1
                                                       tfm_inst/divfpond80_SW0
    SLICE_X38Y88.G4      net (fanout=1)        1.026   N2267
    SLICE_X38Y88.Y       Tilo                  0.195   tfm_inst/divfpce98
                                                       tfm_inst/divfpond80
    SLICE_X38Y88.F4      net (fanout=1)        0.159   tfm_inst/divfpond80/O
    SLICE_X38Y88.X       Tilo                  0.195   tfm_inst/divfpce98
                                                       tfm_inst/divfpond98
    SLICE_X34Y94.G4      net (fanout=1)        0.555   tfm_inst/divfpce98
    SLICE_X34Y94.Y       Tilo                  0.195   tfm_inst/inst_CalculatePixOsCPSP/out_nibble2<16>
                                                       tfm_inst/divfpond131_SW0
    SLICE_X34Y94.F4      net (fanout=1)        0.159   tfm_inst/divfpond131_SW0/O
    SLICE_X34Y94.X       Tilo                  0.195   tfm_inst/inst_CalculatePixOsCPSP/out_nibble2<16>
                                                       tfm_inst/divfpond131
    SLICE_X53Y141.CE     net (fanout=812)      3.895   divfpce
    SLICE_X53Y141.CLK    Tceck                 0.553   inst_divfp/sig0000000d
                                                       inst_divfp/blk00000a53
    -------------------------------------------------  ---------------------------
    Total                                      9.707ns (2.083ns logic, 7.624ns route)
                                                       (21.5% logic, 78.5% route)

--------------------------------------------------------------------------------

Hold Paths: NET "i_clock_IBUF1" PERIOD = 10 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point dualmem_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v4_noinit.ram/SDP.SINGLE_PRIM.SDP (RAMB16_X3Y20.DIA1), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.409ns (requirement - (clock path skew + uncertainty - data path))
  Source:               dualmem_dina_1 (FF)
  Destination:          dualmem_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v4_noinit.ram/SDP.SINGLE_PRIM.SDP (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.320ns (Levels of Logic = 0)
  Clock Path Skew:      -0.089ns (0.821 - 0.910)
  Source Clock:         i_clock_IBUF rising at 10.000ns
  Destination Clock:    i_clock_IBUF rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: dualmem_dina_1 to dualmem_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v4_noinit.ram/SDP.SINGLE_PRIM.SDP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y160.YQ     Tcko                  0.313   dualmem_dina<0>
                                                       dualmem_dina_1
    RAMB16_X3Y20.DIA1    net (fanout=1)        0.329   dualmem_dina<1>
    RAMB16_X3Y20.CLKA    Trckd_DIA   (-Th)     0.322   dualmem_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v4_noinit.ram/SDP.SINGLE_PRIM.SDP
                                                       dualmem_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v4_noinit.ram/SDP.SINGLE_PRIM.SDP
    -------------------------------------------------  ---------------------------
    Total                                      0.320ns (-0.009ns logic, 0.329ns route)
                                                       (-2.8% logic, 102.8% route)

--------------------------------------------------------------------------------

Paths for end point dualmem_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v4_noinit.ram/SDP.SINGLE_PRIM.SDP (RAMB16_X3Y20.DIA2), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.409ns (requirement - (clock path skew + uncertainty - data path))
  Source:               dualmem_dina_2 (FF)
  Destination:          dualmem_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v4_noinit.ram/SDP.SINGLE_PRIM.SDP (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.320ns (Levels of Logic = 0)
  Clock Path Skew:      -0.089ns (0.821 - 0.910)
  Source Clock:         i_clock_IBUF rising at 10.000ns
  Destination Clock:    i_clock_IBUF rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: dualmem_dina_2 to dualmem_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v4_noinit.ram/SDP.SINGLE_PRIM.SDP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y161.XQ     Tcko                  0.313   dualmem_dina<2>
                                                       dualmem_dina_2
    RAMB16_X3Y20.DIA2    net (fanout=1)        0.329   dualmem_dina<2>
    RAMB16_X3Y20.CLKA    Trckd_DIA   (-Th)     0.322   dualmem_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v4_noinit.ram/SDP.SINGLE_PRIM.SDP
                                                       dualmem_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v4_noinit.ram/SDP.SINGLE_PRIM.SDP
    -------------------------------------------------  ---------------------------
    Total                                      0.320ns (-0.009ns logic, 0.329ns route)
                                                       (-2.8% logic, 102.8% route)

--------------------------------------------------------------------------------

Paths for end point dualmem_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v4_noinit.ram/SDP.SINGLE_PRIM.SDP (RAMB16_X3Y20.ADDRA6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.413ns (requirement - (clock path skew + uncertainty - data path))
  Source:               dualmem_addra_2 (FF)
  Destination:          dualmem_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v4_noinit.ram/SDP.SINGLE_PRIM.SDP (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.326ns (Levels of Logic = 0)
  Clock Path Skew:      -0.087ns (0.821 - 0.908)
  Source Clock:         i_clock_IBUF rising at 10.000ns
  Destination Clock:    i_clock_IBUF rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: dualmem_addra_2 to dualmem_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v4_noinit.ram/SDP.SINGLE_PRIM.SDP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y163.YQ     Tcko                  0.313   dualmem_addra<0>
                                                       dualmem_addra_2
    RAMB16_X3Y20.ADDRA6  net (fanout=2)        0.335   dualmem_addra<2>
    RAMB16_X3Y20.CLKA    Trckc_ADDRA (-Th)     0.322   dualmem_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v4_noinit.ram/SDP.SINGLE_PRIM.SDP
                                                       dualmem_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v4_noinit.ram/SDP.SINGLE_PRIM.SDP
    -------------------------------------------------  ---------------------------
    Total                                      0.326ns (-0.009ns logic, 0.335ns route)
                                                       (-2.8% logic, 102.8% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "i_clock_IBUF1" PERIOD = 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 7.500ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.500ns (400.000MHz) (Trper_CLKA)
  Physical resource: dualmem_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v4_noinit.ram/SDP.SINGLE_PRIM.SDP/CLKA
  Logical resource: dualmem_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v4_noinit.ram/SDP.SINGLE_PRIM.SDP/CLKA
  Location pin: RAMB16_X3Y21.CLKA
  Clock network: i_clock_IBUF
--------------------------------------------------------------------------------
Slack: 7.500ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.500ns (400.000MHz) (Trper_CLKA)
  Physical resource: dualmem_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v4_noinit.ram/SDP.SINGLE_PRIM.SDP/CLKA
  Logical resource: dualmem_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v4_noinit.ram/SDP.SINGLE_PRIM.SDP/CLKA
  Location pin: RAMB16_X3Y20.CLKA
  Clock network: i_clock_IBUF
--------------------------------------------------------------------------------
Slack: 7.500ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.500ns (400.000MHz) (Trper_CLKA)
  Physical resource: tfm_inst/inst_CalculateVirCompensated/inst_mem_vir_compensated/RAMB16_S36_inst1/CLKA
  Logical resource: tfm_inst/inst_CalculateVirCompensated/inst_mem_vir_compensated/RAMB16_S36_inst1/CLKA
  Location pin: RAMB16_X4Y9.CLKA
  Clock network: i_clock_IBUF
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock i_clock
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
i_clock        |    9.940|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 557315 paths, 0 nets, and 68711 connections

Design statistics:
   Minimum period:   9.940ns{1}   (Maximum frequency: 100.604MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Sun Oct 13 00:46:02 2024 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 726 MB



