--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 5 -n
3 -fastpaths -xml Microprocessor.twx Microprocessor.ncd -o Microprocessor.twr
Microprocessor.pcf -ucf Microprocessor.ucf

Design file:              Microprocessor.ncd
Physical constraint file: Microprocessor.pcf
Device,package,speed:     xc3s50an,tqg144,-5 (PRODUCTION 1.42 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock frequency_2
--------------+------------+------------+------------------+--------+
              |Max Setup to|Max Hold to |                  | Clock  |
Source        | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
--------------+------------+------------+------------------+--------+
instruction<0>|    4.944(R)|    2.150(R)|clock_OBUF        |   0.000|
instruction<1>|   -1.162(R)|    2.776(R)|clock_OBUF        |   0.000|
instruction<2>|    5.147(R)|    2.564(R)|clock_OBUF        |   0.000|
instruction<3>|    4.616(R)|    2.759(R)|clock_OBUF        |   0.000|
instruction<4>|    5.666(R)|    0.502(R)|clock_OBUF        |   0.000|
instruction<5>|    5.343(R)|    0.687(R)|clock_OBUF        |   0.000|
instruction<6>|    4.126(R)|    3.098(R)|clock_OBUF        |   0.000|
instruction<7>|    4.230(R)|    2.908(R)|clock_OBUF        |   0.000|
reset         |   -1.057(R)|    2.741(R)|clock_OBUF        |   0.000|
--------------+------------+------------+------------------+--------+

Setup/Hold to clock frequency_4
--------------+------------+------------+------------------+--------+
              |Max Setup to|Max Hold to |                  | Clock  |
Source        | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
--------------+------------+------------+------------------+--------+
instruction<0>|    4.949(R)|    2.180(R)|clock_OBUF        |   0.000|
instruction<1>|   -1.157(R)|    2.806(R)|clock_OBUF        |   0.000|
instruction<2>|    5.152(R)|    2.594(R)|clock_OBUF        |   0.000|
instruction<3>|    4.621(R)|    2.789(R)|clock_OBUF        |   0.000|
instruction<4>|    5.671(R)|    0.532(R)|clock_OBUF        |   0.000|
instruction<5>|    5.348(R)|    0.717(R)|clock_OBUF        |   0.000|
instruction<6>|    4.131(R)|    3.128(R)|clock_OBUF        |   0.000|
instruction<7>|    4.235(R)|    2.938(R)|clock_OBUF        |   0.000|
reset         |   -1.052(R)|    2.771(R)|clock_OBUF        |   0.000|
--------------+------------+------------+------------------+--------+

Clock frequency_2 to Pad
----------------------+------------+------------------+--------+
                      | clk (edge) |                  | Clock  |
Destination           |   to PAD   |Internal Clock(s) | Phase  |
----------------------+------------+------------------+--------+
instruction_address<0>|   10.469(R)|clock_OBUF        |   0.000|
instruction_address<1>|   10.278(R)|clock_OBUF        |   0.000|
instruction_address<2>|   10.443(R)|clock_OBUF        |   0.000|
instruction_address<3>|   10.302(R)|clock_OBUF        |   0.000|
instruction_address<4>|   10.353(R)|clock_OBUF        |   0.000|
instruction_address<5>|   10.326(R)|clock_OBUF        |   0.000|
instruction_address<6>|   10.409(R)|clock_OBUF        |   0.000|
instruction_address<7>|   10.462(R)|clock_OBUF        |   0.000|
pc_high<0>            |   11.581(R)|clock_OBUF        |   0.000|
pc_high<1>            |   11.506(R)|clock_OBUF        |   0.000|
pc_high<2>            |   11.571(R)|clock_OBUF        |   0.000|
pc_high<3>            |   11.814(R)|clock_OBUF        |   0.000|
pc_high<4>            |   11.798(R)|clock_OBUF        |   0.000|
pc_high<5>            |   11.941(R)|clock_OBUF        |   0.000|
pc_high<6>            |   11.825(R)|clock_OBUF        |   0.000|
pc_low<0>             |   11.945(R)|clock_OBUF        |   0.000|
pc_low<1>             |   12.013(R)|clock_OBUF        |   0.000|
pc_low<2>             |   11.419(R)|clock_OBUF        |   0.000|
pc_low<3>             |   11.573(R)|clock_OBUF        |   0.000|
pc_low<4>             |   10.921(R)|clock_OBUF        |   0.000|
pc_low<5>             |   11.236(R)|clock_OBUF        |   0.000|
pc_low<6>             |   11.705(R)|clock_OBUF        |   0.000|
reg_num<0>            |   12.394(R)|clock_OBUF        |   0.000|
reg_num<2>            |   12.115(R)|clock_OBUF        |   0.000|
reg_num<3>            |   12.185(R)|clock_OBUF        |   0.000|
reg_num<4>            |   10.993(R)|clock_OBUF        |   0.000|
reg_num<5>            |   12.112(R)|clock_OBUF        |   0.000|
reg_num<6>            |   10.732(R)|clock_OBUF        |   0.000|
rwd_0<0>              |   13.729(R)|clock_OBUF        |   0.000|
rwd_0<1>              |   13.815(R)|clock_OBUF        |   0.000|
rwd_0<2>              |   14.101(R)|clock_OBUF        |   0.000|
rwd_0<3>              |   13.863(R)|clock_OBUF        |   0.000|
rwd_0<4>              |   14.137(R)|clock_OBUF        |   0.000|
rwd_0<5>              |   14.107(R)|clock_OBUF        |   0.000|
rwd_0<6>              |   14.056(R)|clock_OBUF        |   0.000|
rwd_1<0>              |   12.711(R)|clock_OBUF        |   0.000|
rwd_1<1>              |   13.136(R)|clock_OBUF        |   0.000|
rwd_1<2>              |   12.946(R)|clock_OBUF        |   0.000|
rwd_1<3>              |   13.348(R)|clock_OBUF        |   0.000|
rwd_1<4>              |   12.800(R)|clock_OBUF        |   0.000|
rwd_1<5>              |   12.978(R)|clock_OBUF        |   0.000|
rwd_1<6>              |   13.194(R)|clock_OBUF        |   0.000|
----------------------+------------+------------------+--------+

Clock frequency_4 to Pad
----------------------+------------+------------------+--------+
                      | clk (edge) |                  | Clock  |
Destination           |   to PAD   |Internal Clock(s) | Phase  |
----------------------+------------+------------------+--------+
instruction_address<0>|   10.499(R)|clock_OBUF        |   0.000|
instruction_address<1>|   10.308(R)|clock_OBUF        |   0.000|
instruction_address<2>|   10.473(R)|clock_OBUF        |   0.000|
instruction_address<3>|   10.332(R)|clock_OBUF        |   0.000|
instruction_address<4>|   10.383(R)|clock_OBUF        |   0.000|
instruction_address<5>|   10.356(R)|clock_OBUF        |   0.000|
instruction_address<6>|   10.439(R)|clock_OBUF        |   0.000|
instruction_address<7>|   10.492(R)|clock_OBUF        |   0.000|
pc_high<0>            |   11.611(R)|clock_OBUF        |   0.000|
pc_high<1>            |   11.536(R)|clock_OBUF        |   0.000|
pc_high<2>            |   11.601(R)|clock_OBUF        |   0.000|
pc_high<3>            |   11.844(R)|clock_OBUF        |   0.000|
pc_high<4>            |   11.828(R)|clock_OBUF        |   0.000|
pc_high<5>            |   11.971(R)|clock_OBUF        |   0.000|
pc_high<6>            |   11.855(R)|clock_OBUF        |   0.000|
pc_low<0>             |   11.975(R)|clock_OBUF        |   0.000|
pc_low<1>             |   12.043(R)|clock_OBUF        |   0.000|
pc_low<2>             |   11.449(R)|clock_OBUF        |   0.000|
pc_low<3>             |   11.603(R)|clock_OBUF        |   0.000|
pc_low<4>             |   10.951(R)|clock_OBUF        |   0.000|
pc_low<5>             |   11.266(R)|clock_OBUF        |   0.000|
pc_low<6>             |   11.735(R)|clock_OBUF        |   0.000|
reg_num<0>            |   12.424(R)|clock_OBUF        |   0.000|
reg_num<2>            |   12.145(R)|clock_OBUF        |   0.000|
reg_num<3>            |   12.215(R)|clock_OBUF        |   0.000|
reg_num<4>            |   11.023(R)|clock_OBUF        |   0.000|
reg_num<5>            |   12.142(R)|clock_OBUF        |   0.000|
reg_num<6>            |   10.762(R)|clock_OBUF        |   0.000|
rwd_0<0>              |   13.759(R)|clock_OBUF        |   0.000|
rwd_0<1>              |   13.845(R)|clock_OBUF        |   0.000|
rwd_0<2>              |   14.131(R)|clock_OBUF        |   0.000|
rwd_0<3>              |   13.893(R)|clock_OBUF        |   0.000|
rwd_0<4>              |   14.167(R)|clock_OBUF        |   0.000|
rwd_0<5>              |   14.137(R)|clock_OBUF        |   0.000|
rwd_0<6>              |   14.086(R)|clock_OBUF        |   0.000|
rwd_1<0>              |   12.741(R)|clock_OBUF        |   0.000|
rwd_1<1>              |   13.166(R)|clock_OBUF        |   0.000|
rwd_1<2>              |   12.976(R)|clock_OBUF        |   0.000|
rwd_1<3>              |   13.378(R)|clock_OBUF        |   0.000|
rwd_1<4>              |   12.830(R)|clock_OBUF        |   0.000|
rwd_1<5>              |   13.008(R)|clock_OBUF        |   0.000|
rwd_1<6>              |   13.224(R)|clock_OBUF        |   0.000|
----------------------+------------+------------------+--------+

Clock oscillator to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
clock       |    8.925(R)|oscillator_BUFGP  |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock frequency_2
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
frequency_2    |    7.589|         |         |         |
frequency_4    |    7.589|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock frequency_4
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
frequency_2    |    7.589|         |         |         |
frequency_4    |    7.589|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock oscillator
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
oscillator     |    4.541|         |         |         |
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
frequency_2    |clock          |    7.637|
frequency_4    |clock          |    7.667|
instruction<6> |mem_read       |    7.520|
instruction<6> |mem_write      |    7.477|
instruction<6> |op<0>          |    6.719|
instruction<7> |mem_read       |    7.627|
instruction<7> |mem_write      |    7.581|
instruction<7> |op<1>          |    6.324|
instruction<7> |reg_write      |    6.573|
---------------+---------------+---------+


Analysis completed Fri Jun 12 21:29:12 2020 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 354 MB



