Analysis & Synthesis Status : Successful - Wed Jul 09 16:33:05 2014
Quartus II 32-bit Version : 13.1.0 Build 162 10/23/2013 SJ Full Version
Revision Name : clock_divider
Top-level Entity Name : clock_divider
Family : Cyclone V
Logic utilization (in ALMs) : N/A
Total registers : 26
Total pins : 3
Total virtual pins : 0
Total block memory bits : 0
Total DSP Blocks : 0
Total HSSI RX PCSs : 0
Total HSSI PMA RX Deserializers : 0
Total HSSI TX PCSs : 0
Total HSSI TX Channels : 0
Total PLLs : 0
Total DLLs : 0
