0.6
2019.1
May 24 2019
15:06:07
C:/Users/sinow/Documents/VLSI/Verilog_Dot_Box/Verilog_Dot_Box.sim/sim_1/behav/xsim/glbl.v,1558713910,verilog,,,,glbl,,,,,,,,
C:/Users/sinow/Documents/VLSI/Verilog_Dot_Box/Verilog_Dot_Box.srcs/sources_1/new/dotbox.v,1600720217,systemVerilog,,C:/Users/sinow/Documents/VLSI/Verilog_Dot_Box/project1_tb.sv,,Adder_32b;Mult_16b;dotbox;mux;saturate;saturate_16,,,,,,,,
C:/Users/sinow/Documents/VLSI/Verilog_Dot_Box/project1_tb.sv,1600720853,systemVerilog,,,,project1_tb,,,,,,,,
