============================================================
  Generated by:           Genus(TM) Synthesis Solution 17.10-p007_1
  Generated on:           Nov 20 2019  11:31:53 am
  Module:                 FME_INTER_4
  Technology libraries:   CORE65LPSVT 
                          CLOCK65LPSVT 
                          physical_cells 
  Operating conditions:   _nominal_ 
  Interconnect mode:      global
  Area mode:              physical library
============================================================

           Pin                    Type         Fanout  Load Slew Delay Arrival   
                                                       (fF) (ps)  (ps)   (ps)    
---------------------------------------------------------------------------------
(clock clock_name)           launch                                          0 R 
U_crtl
  estado_atual_reg[1]/CP                                       0             0 R 
  estado_atual_reg[1]/Q      HS65_LS_DFPRQX9        5  17.3   78  +146     146 R 
  g200/A                                                            +0     146   
  g200/Z                     HS65_LS_AND2X18       16 132.8  224  +195     341 R 
U_crtl/inp_source 
drc_bufs2343/A                                                      +0     341   
drc_bufs2343/Z               HS65_LS_IVX9           4  16.2   88  +130     471 F 
drc_bufs2340/A                                                      +0     471   
drc_bufs2340/Z               HS65_LS_IVX9          15  64.5  232  +176     647 R 
g2330/A                                                             +0     647   
g2330/Z                      HS65_LS_BFX62         20  91.5   54  +145     793 R 
drc_bufs2391/A                                                      +0     793   
drc_bufs2391/Z               HS65_LS_CNIVX7         7  35.3  145  +121     913 F 
drc_bufs2390/A                                                      +0     913   
drc_bufs2390/Z               HS65_LS_IVX9          11  58.6  223  +197    1111 R 
g2150/S0                                                            +0    1111   
g2150/Z                      HS65_LS_MUX21X9        6  25.2  101  +212    1322 R 
U_inter/linha[0][1] 
  addinc_PUs[16].U_F8_U_3_U_S0_add_18_16/A[1] 
    g257/B                                                          +0    1322   
    g257/Z                   HS65_LSS_XNOR2X6       1   6.1   73  +112    1434 R 
    g255/B                                                          +0    1434   
    g255/Z                   HS65_LSS_XNOR2X6       1   4.1   63   +96    1530 R 
  addinc_PUs[16].U_F8_U_3_U_S0_add_18_16/Z[4] 
  csa_tree_PUs_16__U_F8_U_S22_add_18_16_groupi/in_1[4] 
    g169/B0                                                         +0    1530   
    g169/S0                  HS65_LS_HA1X4          1   6.4   52  +164    1694 F 
    g254/B0                                                         +0    1694   
    g254/CO                  HS65_LS_FA1X4          1   6.6   64  +162    1856 F 
    g253/A0                                                         +0    1856   
    g253/CO                  HS65_LS_FA1X4          1   6.6   64  +167    2023 F 
    g252/A0                                                         +0    2023   
    g252/S0                  HS65_LS_FA1X4          1   5.4   57  +227    2250 R 
  csa_tree_PUs_16__U_F8_U_S22_add_18_16_groupi/out_0[6] 
  csa_tree_PUs_16__U_F8_U_s23_add_18_10_groupi/in_0[6] 
    g1118/CI                                                        +0    2251   
    g1118/S0                 HS65_LS_FA1X4          1   6.6   65  +228    2479 R 
    g1104/A0                                                        +0    2479   
    g1104/S0                 HS65_LS_FA1X4          1   6.4   61  +209    2688 F 
    g286/B0                                                         +0    2689   
    g286/CO                  HS65_LS_FA1X4          1   6.6   64  +167    2855 F 
    g285/A0                                                         +0    2855   
    g285/CO                  HS65_LS_FA1X4          1   6.6   64  +167    3022 F 
    g284/A0                                                         +0    3023   
    g284/CO                  HS65_LS_FA1X4          1   6.6   64  +167    3190 F 
    g283/A0                                                         +0    3190   
    g283/CO                  HS65_LS_FA1X4          1   6.6   64  +167    3357 F 
    g282/A0                                                         +0    3357   
    g282/CO                  HS65_LS_FA1X4          1   6.6   64  +167    3524 F 
    g281/A0                                                         +0    3524   
    g281/CO                  HS65_LS_FA1X4          1   6.6   64  +167    3691 F 
    g280/A0                                                         +0    3691   
    g280/CO                  HS65_LS_FA1X4          1   6.6   64  +167    3858 F 
    g279/A0                                                         +0    3859   
    g279/CO                  HS65_LS_FA1X4          1   6.6   64  +167    4026 F 
    g278/A0                                                         +0    4026   
    g278/CO                  HS65_LS_FA1X4          1   7.0   66  +169    4195 F 
    g277/A                                                          +0    4195   
    g277/Z                   HS65_LS_XOR3X9         1   3.9   35  +162    4357 F 
  csa_tree_PUs_16__U_F8_U_s23_add_18_10_groupi/out_0[15] 
U_inter/out_interpolation[50][9] 
clipping[50].U_clip_gte_592_34/A[9] 
  g114/D                                                            +0    4357   
  g114/Z                     HS65_LS_AO311X9        8  24.1   84  +172    4529 F 
clipping[50].U_clip_gte_592_34/Z 
g1284/A                                                             +0    4529   
g1284/Z                      HS65_LS_OR2X9          1   3.8   26   +99    4628 F 
reg_out_clip_reg[50][7]/D    HS65_LS_DFPRQX4                        +0    4628   
reg_out_clip_reg[50][7]/CP   setup                             0  +107    4735 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clock_name)           capture                                      5880 R 
                             adjustments                          -100    5780   
---------------------------------------------------------------------------------
Exception    : 'path_adjusts/folga' path adjust    -100ps
Timing slack :    1045ps 
Start-point  : U_crtl/estado_atual_reg[1]/CP
End-point    : reg_out_clip_reg[50][7]/D
