[
    {
        "id": "conv2d_bias0",
        "capability": "conv2d_bias",
        "executions": 1,
        "input_dimensions": [
            [
                "n",
                "ic",
                "h",
                "w"
            ],
            [
                "oc",
                "ic",
                "kh",
                "kw"
            ],
            [
                "oc"
            ]
        ],
        "output_dimensions": [
            "n",
            "oc",
            "oh",
            "ow"
        ],
        "loop_order": [
            "n",
            "oc",
            "ic",
            "kh",
            "kw",
            "h",
            "w"
        ],
        "dim_values": {
            "n": 1,
            "ic": 1,
            "h": 32,
            "w": 32,
            "oc": 6,
            "kh": 5,
            "kw": 5,
            "oh": 28,
            "ow": 28
        },
        "tiling": {
            "n": [
                1,
                1,
                1
            ],
            "ic": [
                1,
                1,
                1
            ],
            "h": [
                2,
                8,
                2
            ],
            "w": [
                2,
                8,
                2
            ],
            "oc": [
                2,
                1,
                3
            ],
            "kh": [
                1,
                5,
                1
            ],
            "kw": [
                1,
                5,
                1
            ]
        },
        "input_dtypes": [
            "fxp32",
            "fxp32",
            "fxp32"
        ],
        "output_dtypes": [
            "fxp32"
        ],
        "input_locations": [
            "DRAM",
            "DRAM",
            "DRAM"
        ],
        "output_locations": [
            "DRAM"
        ],
        "op_params": {
            "stride": 1,
            "pad": 0
        }
    },
    {
        "id": "tanh0",
        "capability": "tanh",
        "executions": 147,
        "input_dimensions": [
            [
                "n"
            ]
        ],
        "output_dimensions": [
            "n"
        ],
        "loop_order": [
            "n"
        ],
        "dim_values": {
            "n": 4704
        },
        "tiling": {
            "n": [
                672,
                7
            ]
        },
        "input_dtypes": [
            "fxp32"
        ],
        "output_dtypes": [
            "fxp32"
        ],
        "input_locations": [
            "DRAM"
        ],
        "output_locations": [
            "DRAM"
        ],
        "op_params": {}
    },
    {
        "id": "avg_pool0",
        "capability": "avg_pool",
        "executions": 1,
        "input_dimensions": [
            [
                "n",
                "c",
                "ih",
                "iw"
            ]
        ],
        "output_dimensions": [
            "n",
            "c",
            "oh",
            "ow"
        ],
        "loop_order": [
            "n",
            "c",
            "ih",
            "iw"
        ],
        "dim_values": {
            "n": 1,
            "c": 6,
            "ih": 28,
            "iw": 28,
            "oh": 14,
            "ow": 14
        },
        "tiling": {
            "n": [
                1,
                1
            ],
            "c": [
                3,
                2
            ],
            "ih": [
                1,
                28
            ],
            "iw": [
                1,
                28
            ]
        },
        "input_dtypes": [
            "fxp32"
        ],
        "output_dtypes": [
            "fxp32"
        ],
        "input_locations": [
            "DRAM"
        ],
        "output_locations": [
            "DRAM"
        ],
        "op_params": {
            "stride": [
                2,
                2
            ],
            "kh": 2,
            "kw": 2,
            "pad": [
                0,
                0
            ]
        }
    },
    {
        "id": "conv2d_bias0",
        "capability": "conv2d_bias",
        "executions": 1,
        "input_dimensions": [
            [
                "n",
                "ic",
                "h",
                "w"
            ],
            [
                "oc",
                "ic",
                "kh",
                "kw"
            ],
            [
                "oc"
            ]
        ],
        "output_dimensions": [
            "n",
            "oc",
            "oh",
            "ow"
        ],
        "loop_order": [
            "n",
            "oc",
            "ic",
            "kh",
            "kw",
            "h",
            "w"
        ],
        "dim_values": {
            "n": 1,
            "ic": 6,
            "h": 14,
            "w": 14,
            "oc": 16,
            "kh": 5,
            "kw": 5,
            "oh": 10,
            "ow": 10
        },
        "tiling": {
            "n": [
                1,
                1,
                1
            ],
            "ic": [
                2,
                1,
                3
            ],
            "h": [
                2,
                1,
                7
            ],
            "w": [
                2,
                1,
                7
            ],
            "oc": [
                2,
                2,
                4
            ],
            "kh": [
                1,
                5,
                1
            ],
            "kw": [
                1,
                5,
                1
            ]
        },
        "input_dtypes": [
            "fxp32",
            "fxp32",
            "fxp32"
        ],
        "output_dtypes": [
            "fxp32"
        ],
        "input_locations": [
            "DRAM",
            "DRAM",
            "DRAM"
        ],
        "output_locations": [
            "DRAM"
        ],
        "op_params": {
            "stride": 1,
            "pad": 0
        }
    },
    {
        "id": "tanh0",
        "capability": "tanh",
        "executions": 50,
        "input_dimensions": [
            [
                "n"
            ]
        ],
        "output_dimensions": [
            "n"
        ],
        "loop_order": [
            "n"
        ],
        "dim_values": {
            "n": 1600
        },
        "tiling": {
            "n": [
                800,
                2
            ]
        },
        "input_dtypes": [
            "fxp32"
        ],
        "output_dtypes": [
            "fxp32"
        ],
        "input_locations": [
            "DRAM"
        ],
        "output_locations": [
            "DRAM"
        ],
        "op_params": {}
    },
    {
        "id": "avg_pool0",
        "capability": "avg_pool",
        "executions": 1,
        "input_dimensions": [
            [
                "n",
                "c",
                "ih",
                "iw"
            ]
        ],
        "output_dimensions": [
            "n",
            "c",
            "oh",
            "ow"
        ],
        "loop_order": [
            "n",
            "c",
            "ih",
            "iw"
        ],
        "dim_values": {
            "n": 1,
            "c": 16,
            "ih": 10,
            "iw": 10,
            "oh": 5,
            "ow": 5
        },
        "tiling": {
            "n": [
                1,
                1
            ],
            "c": [
                4,
                4
            ],
            "ih": [
                2,
                5
            ],
            "iw": [
                1,
                10
            ]
        },
        "input_dtypes": [
            "fxp32"
        ],
        "output_dtypes": [
            "fxp32"
        ],
        "input_locations": [
            "DRAM"
        ],
        "output_locations": [
            "DRAM"
        ],
        "op_params": {
            "stride": [
                2,
                2
            ],
            "kh": 2,
            "kw": 2,
            "pad": [
                0,
                0
            ]
        }
    },
    {
        "id": "conv2d_bias0",
        "capability": "conv2d_bias",
        "executions": 1,
        "input_dimensions": [
            [
                "n",
                "ic",
                "h",
                "w"
            ],
            [
                "oc",
                "ic",
                "kh",
                "kw"
            ],
            [
                "oc"
            ]
        ],
        "output_dimensions": [
            "n",
            "oc",
            "oh",
            "ow"
        ],
        "loop_order": [
            "n",
            "oc",
            "ic",
            "kh",
            "kw",
            "h",
            "w"
        ],
        "dim_values": {
            "n": 1,
            "ic": 16,
            "h": 5,
            "w": 5,
            "oc": 120,
            "kh": 5,
            "kw": 5,
            "oh": 1,
            "ow": 1
        },
        "tiling": {
            "n": [
                1,
                1,
                1
            ],
            "ic": [
                2,
                2,
                4
            ],
            "h": [
                1,
                5,
                1
            ],
            "w": [
                1,
                5,
                1
            ],
            "oc": [
                5,
                2,
                12
            ],
            "kh": [
                1,
                1,
                5
            ],
            "kw": [
                1,
                1,
                5
            ]
        },
        "input_dtypes": [
            "fxp32",
            "fxp32",
            "fxp32"
        ],
        "output_dtypes": [
            "fxp32"
        ],
        "input_locations": [
            "DRAM",
            "DRAM",
            "DRAM"
        ],
        "output_locations": [
            "DRAM"
        ],
        "op_params": {
            "stride": 1,
            "pad": 0
        }
    },
    {
        "id": "tanh0",
        "capability": "tanh",
        "executions": 4,
        "input_dimensions": [
            [
                "n"
            ]
        ],
        "output_dimensions": [
            "n"
        ],
        "loop_order": [
            "n"
        ],
        "dim_values": {
            "n": 120
        },
        "tiling": {
            "n": [
                10,
                12
            ]
        },
        "input_dtypes": [
            "fxp32"
        ],
        "output_dtypes": [
            "fxp32"
        ],
        "input_locations": [
            "DRAM"
        ],
        "output_locations": [
            "DRAM"
        ],
        "op_params": {}
    },
    {
        "id": "gemm0",
        "capability": "gemm",
        "executions": 1,
        "input_dimensions": [
            [
                "M",
                "N"
            ],
            [
                "N",
                "P"
            ],
            [
                "N"
            ]
        ],
        "output_dimensions": [
            "M",
            "P"
        ],
        "loop_order": [
            "M",
            "N",
            "P"
        ],
        "dim_values": {
            "M": 1,
            "N": 120,
            "P": 120
        },
        "tiling": {
            "M": [
                1,
                1,
                1
            ],
            "N": [
                5,
                2,
                12
            ],
            "P": [
                1,
                1,
                120
            ]
        },
        "input_dtypes": [
            "fxp32",
            "fxp32",
            "fxp32"
        ],
        "output_dtypes": [
            "fxp32"
        ],
        "input_locations": [
            "DRAM",
            "DRAM",
            "DRAM"
        ],
        "output_locations": [
            "DRAM"
        ],
        "op_params": {}
    },
    {
        "id": "tanh0",
        "capability": "tanh",
        "executions": 3,
        "input_dimensions": [
            [
                "n"
            ]
        ],
        "output_dimensions": [
            "n"
        ],
        "loop_order": [
            "n"
        ],
        "dim_values": {
            "n": 84
        },
        "tiling": {
            "n": [
                42,
                2
            ]
        },
        "input_dtypes": [
            "fxp32"
        ],
        "output_dtypes": [
            "fxp32"
        ],
        "input_locations": [
            "DRAM"
        ],
        "output_locations": [
            "DRAM"
        ],
        "op_params": {}
    },
    {
        "id": "gemm0",
        "capability": "gemm",
        "executions": 1,
        "input_dimensions": [
            [
                "M",
                "N"
            ],
            [
                "N",
                "P"
            ],
            [
                "N"
            ]
        ],
        "output_dimensions": [
            "M",
            "P"
        ],
        "loop_order": [
            "M",
            "N",
            "P"
        ],
        "dim_values": {
            "M": 1,
            "N": 84,
            "P": 84
        },
        "tiling": {
            "M": [
                1,
                1,
                1
            ],
            "N": [
                4,
                3,
                7
            ],
            "P": [
                1,
                1,
                84
            ]
        },
        "input_dtypes": [
            "fxp32",
            "fxp32",
            "fxp32"
        ],
        "output_dtypes": [
            "fxp32"
        ],
        "input_locations": [
            "DRAM",
            "DRAM",
            "DRAM"
        ],
        "output_locations": [
            "DRAM"
        ],
        "op_params": {}
    },
    {
        "id": "softmax0",
        "capability": "softmax",
        "executions": 1,
        "input_dimensions": [
            [
                "n",
                "c"
            ]
        ],
        "output_dimensions": [
            "n",
            "c"
        ],
        "loop_order": [
            "n",
            "c"
        ],
        "dim_values": {
            "n": 1,
            "c": 10
        },
        "tiling": {
            "n": [
                1,
                1
            ],
            "c": [
                2,
                5
            ]
        },
        "input_dtypes": [
            "fxp32"
        ],
        "output_dtypes": [
            "fxp32"
        ],
        "input_locations": [
            "DRAM"
        ],
        "output_locations": [
            "DRAM"
        ],
        "op_params": {}
    }
]