/*
 * Copyright (C) 2014 F4OS Authors
 *
 * Permission is hereby granted, free of charge, to any person obtaining a copy of
 * this software and associated documentation files (the "Software"), to deal in
 * the Software without restriction, including without limitation the rights to
 * use, copy, modify, merge, publish, distribute, sublicense, and/or sell copies
 * of the Software, and to permit persons to whom the Software is furnished to do
 * so, subject to the following conditions:
 *
 * The above copyright notice and this permission notice shall be included in all
 * copies or substantial portions of the Software.
 *
 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
 * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL THE
 * AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
 * LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM,
 * OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE
 * SOFTWARE.
 */

#ifndef ARCH_ARMV7A_CHIP_AM335X_MEMORY_MAP_H_INCLUDED
#define ARCH_ARMV7A_CHIP_AM335X_MEMORY_MAP_H_INCLUDED

#include <stdint.h>

/* L3 Memory Map */
#define AM335X_L3_MEM_BASE      ((uint32_t) 0x00000000)

#define AM335X_GPMC_BASE        (AM335X_L3_MEM_BASE)
#define AM335X_BOOT_ROM_BASE    (AM335X_L3_MEM_BASE + 0x40000000)
#define AM335X_SRAM_BASE        (AM335X_L3_MEM_BASE + 0x402F0400)
#define AM335X_L3_OCMC0_BASE    (AM335X_L3_MEM_BASE + 0x40300000)
#define AM335X_L3F_CFG_BASE     (AM335X_L3_MEM_BASE + 0x44000000)
#define AM335X_L3S_CFG_BASE     (AM335X_L3_MEM_BASE + 0x44800000)
#define AM335X_L4_WKUP_BASE     (AM335X_L3_MEM_BASE + 0x44C00000)
#define AM335X_MCASP0_DATA_BASE (AM335X_L3_MEM_BASE + 0x46000000)
#define AM335X_MCASP1_DATA_BASE (AM335X_L3_MEM_BASE + 0x46400000)
#define AM335X_USBSS_BASE       (AM335X_L3_MEM_BASE + 0x47400000)
#define AM335X_USB0_BASE        (AM335X_L3_MEM_BASE + 0x47401000)
#define AM335X_USB0_PHY_BASE    (AM335X_L3_MEM_BASE + 0x47401300)
#define AM335X_USB0_CORE_BASE   (AM335X_L3_MEM_BASE + 0x47401400)
#define AM335X_USB1_BASE        (AM335X_L3_MEM_BASE + 0x47401800)
#define AM335X_USB1_PHY_BASE    (AM335X_L3_MEM_BASE + 0x47401B00)
#define AM335X_USB1_CORE_BASE   (AM335X_L3_MEM_BASE + 0x47401C00)
#define AM335X_USB_DMA_CTL_BASE (AM335X_L3_MEM_BASE + 0x47402000)
#define AM335X_USB_DMA_SCH_BASE (AM335X_L3_MEM_BASE + 0x47403000)
#define AM335X_MMCHS2_BASE      (AM335X_L3_MEM_BASE + 0x47810000)
#define AM335X_L4_PER_BASE      (AM335X_L3_MEM_BASE + 0x48000000)
#define AM335X_TPCC_BASE        (AM335X_L3_MEM_BASE + 0x49000000)
#define AM335X_TPTC0_BASE       (AM335X_L3_MEM_BASE + 0x49800000)
#define AM335X_TPTC1_BASE       (AM335X_L3_MEM_BASE + 0x49900000)
#define AM335X_TPTC2_BASE       (AM335X_L3_MEM_BASE + 0x49A00000)
#define AM335X_L4_FAST_BASE     (AM335X_L3_MEM_BASE + 0x4A000000)
#define AM335X_DEBUGSS_BASE     (AM335X_L3_MEM_BASE + 0x4B000000)
#define AM335X_EMIF0_BASE       (AM335X_L3_MEM_BASE + 0x4C000000)
#define AM335X_GPMC_CTL_BASE    (AM335X_L3_MEM_BASE + 0x50000000)
#define AM335X_ADC_TSC_DMA_BASE (AM335X_L3_MEM_BASE + 0x54C00000)
#define AM335X_SGX530_BASE      (AM335X_L3_MEM_BASE + 0x56000000)
#define AM335X_EMIF0_SDRAM_BASE (AM335X_L3_MEM_BASE + 0x80000000)

/* L4_WKUP Peripheral Memory Map */
#define AM335X_L4_WKUP_CFG_BASE (AM335X_L4_WKUP_BASE)
#define AM335X_CM_PER_BASE      (AM335X_L4_WKUP_BASE + 0x200000)
#define AM335X_CM_WKUP_BASE     (AM335X_L4_WKUP_BASE + 0x200400)
#define AM335X_CM_DPLL_BASE     (AM335X_L4_WKUP_BASE + 0x200500)
#define AM335X_CM_MPU_BASE      (AM335X_L4_WKUP_BASE + 0x200600)
#define AM335X_CM_DEVICE_BASE   (AM335X_L4_WKUP_BASE + 0x200700)
#define AM335X_CM_RTC_BASE      (AM335X_L4_WKUP_BASE + 0x200800)
#define AM335X_CM_GFX_BASE      (AM335X_L4_WKUP_BASE + 0x200900)
#define AM335X_CM_CEFUSE_BASE   (AM335X_L4_WKUP_BASE + 0x200A00)
#define AM335X_PRM_IRQ_BASE     (AM335X_L4_WKUP_BASE + 0x200B00)
#define AM335X_PRM_PER_BASE     (AM335X_L4_WKUP_BASE + 0x200C00)
#define AM335X_PRM_WKUP_BASE    (AM335X_L4_WKUP_BASE + 0x200D00)
#define AM335X_PRM_MPU_BASE     (AM335X_L4_WKUP_BASE + 0x200E00)
#define AM335X_PRM_DEVICE_BASE  (AM335X_L4_WKUP_BASE + 0x200F00)
#define AM335X_PRM_RTC_BASE     (AM335X_L4_WKUP_BASE + 0x201000)
#define AM335X_PRM_GFX_BASE     (AM335X_L4_WKUP_BASE + 0x201100)
#define AM335X_PRM_CEFUSE_BASE  (AM335X_L4_WKUP_BASE + 0x201200)
#define AM335X_DTIMER0_BASE     (AM335X_L4_WKUP_BASE + 0x205000)
#define AM335X_GPIO0_BASE       (AM335X_L4_WKUP_BASE + 0x207000)
#define AM335X_UART0_BASE       (AM335X_L4_WKUP_BASE + 0x209000)
#define AM335X_I2C0_BASE        (AM335X_L4_WKUP_BASE + 0x20B000)
#define AM335X_ASC_TSC_BASE     (AM335X_L4_WKUP_BASE + 0x20D000)
#define AM335X_CTL_MODULE_BASE  (AM335X_L4_WKUP_BASE + 0x210000)
#define AM335X_DDR_PHY_BASE     (AM335X_L4_WKUP_BASE + 0x212000)
#define AM335X_DTIMER1_1MS_BASE (AM335X_L4_WKUP_BASE + 0x231000)
#define AM335X_WDT1_BASE        (AM335X_L4_WKUP_BASE + 0x235000)
#define AM335X_SMT_RFLX0_BASE   (AM335X_L4_WKUP_BASE + 0x237000)
#define AM335X_SMT_RFLX1_BASE   (AM335X_L4_WKUP_BASE + 0x239000)
#define AM335X_RTCSS_BASE       (AM335X_L4_WKUP_BASE + 0x23E000)
#define AM335X_DEBUGSS_HW1_BASE (AM335X_L4_WKUP_BASE + 0x240000)

/* L4_PER Peripheral Memory Map */
#define AM335X_UART1_BASE       (AM335X_L4_PER_BASE + 0x022000)
#define AM335X_UART2_BASE       (AM335X_L4_PER_BASE + 0x024000)
#define AM335X_I2C1_BASE        (AM335X_L4_PER_BASE + 0x02A000)
#define AM335X_MCSPI0_BASE      (AM335X_L4_PER_BASE + 0x030000)
#define AM335X_MCASP0_CFG_BASE  (AM335X_L4_PER_BASE + 0x038000)
#define AM335X_MCASP1_CFG_BASE  (AM335X_L4_PER_BASE + 0x03C000)
#define AM335X_DTIMER2_BASE     (AM335X_L4_PER_BASE + 0x040000)
#define AM335X_DTIMER3_BASE     (AM335X_L4_PER_BASE + 0x042000)
#define AM335X_DTIMER4_BASE     (AM335X_L4_PER_BASE + 0x044000)
#define AM335X_DTIMER5_BASE     (AM335X_L4_PER_BASE + 0x046000)
#define AM335X_DTIMER6_BASE     (AM335X_L4_PER_BASE + 0x048000)
#define AM335X_GPIO1_BASE       (AM335X_L4_PER_BASE + 0x04C000)
#define AM335X_MMCHS0_BASE      (AM335X_L4_PER_BASE + 0x060000)
#define AM335X_ELM_BASE         (AM335X_L4_PER_BASE + 0x080000)
#define AM335X_MAILBOX0_BASE    (AM335X_L4_PER_BASE + 0x0C8000)
#define AM335X_SPINLOCK_BASE    (AM335X_L4_PER_BASE + 0x0CA000)
#define AM335X_OCP_WTCPT_BASE   (AM335X_L4_PER_BASE + 0x18C000)
#define AM335X_I2C2_BASE        (AM335X_L4_PER_BASE + 0x19C000)
#define AM335X_MCSPI1_BASE      (AM335X_L4_PER_BASE + 0x1A0000)
#define AM335X_UART3_BASE       (AM335X_L4_PER_BASE + 0x1A6000)
#define AM335X_UART4_BASE       (AM335X_L4_PER_BASE + 0x1A8000)
#define AM335X_UART5_BASE       (AM335X_L4_PER_BASE + 0x1AA000)
#define AM335X_GPIO2_BASE       (AM335X_L4_PER_BASE + 0x1AC000)
#define AM335X_GPIO3_BASE       (AM335X_L4_PER_BASE + 0x1AE000)
#define AM335X_DCAN0_BASE       (AM335X_L4_PER_BASE + 0x1CC000)
#define AM335X_DCAN1_BASE       (AM335X_L4_PER_BASE + 0x1D0000)
#define AM335X_MMC1_BASE        (AM335X_L4_PER_BASE + 0x1D8000)
#define AM335X_INTC_BASE        (AM335X_L4_PER_BASE + 0x200000)
#define AM335X_MPUSS_CFG_BASE   (AM335X_L4_PER_BASE + 0x240000)
#define AM335X_PWMSS0_BASE      (AM335X_L4_PER_BASE + 0x300000)
#define AM335X_ECAP0_BASE       (AM335X_L4_PER_BASE + 0x300100)
#define AM335X_EQEP0_BASE       (AM335X_L4_PER_BASE + 0x300180)
#define AM335X_EPWM0_BASE       (AM335X_L4_PER_BASE + 0x300200)
#define AM335X_PWMSS1_BASE      (AM335X_L4_PER_BASE + 0x302000)
#define AM335X_ECAP1_BASE       (AM335X_L4_PER_BASE + 0x302100)
#define AM335X_EQEP1_BASE       (AM335X_L4_PER_BASE + 0x302180)
#define AM335X_EPWM1_BASE       (AM335X_L4_PER_BASE + 0x302200)
#define AM335X_PWMSS2_BASE      (AM335X_L4_PER_BASE + 0x304000)
#define AM335X_ECAP2_BASE       (AM335X_L4_PER_BASE + 0x304100)
#define AM335X_EQEP2_BASE       (AM335X_L4_PER_BASE + 0x304180)
#define AM335X_EPWM2_BASE       (AM335X_L4_PER_BASE + 0x304200)
#define AM335X_LCD_CTL_BASE     (AM335X_L4_PER_BASE + 0x30E000)

/* L4 Fast Peripheral Memory Map */
#define AM335X_L4_FAST_CFG_BASE (AM335X_L4_FAST_BASE)
#define AM335X_CPSW_SS_BASE     (AM335X_L4_FAST_BASE + 0x100000)
#define AM335X_CPSW_PORT_BASE   (AM335X_L4_FAST_BASE + 0x100100)
#define AM335X_CPSW_CPDMA_BASE  (AM335X_L4_FAST_BASE + 0x100800)
#define AM335X_CPSW_STATS_BASE  (AM335X_L4_FAST_BASE + 0x100900)
#define AM335X_CPSW_STSRAM_BASE (AM335X_L4_FAST_BASE + 0x100A00)
#define AM335X_CPSW_CPTS_BASE   (AM335X_L4_FAST_BASE + 0x100C00)
#define AM335X_CPSW_ALE_BASE    (AM335X_L4_FAST_BASE + 0x100D00)
#define AM335X_CPSW_SL1_BASE    (AM335X_L4_FAST_BASE + 0x100D80)
#define AM335X_CPSW_SL2_BASE    (AM335X_L4_FAST_BASE + 0x100DC0)
#define AM335X_MDIO_BASE        (AM335X_L4_FAST_BASE + 0x101000)
#define AM335X_CPSW_WR_BASE     (AM335X_L4_FAST_BASE + 0x101200)
#define AM335X_CPPI_RAM_BASE    (AM335X_L4_FAST_BASE + 0x102000)
#define AM335X_PRU_ICSS_BASE    (AM335X_L4_FAST_BASE + 0x300000)

#endif
