{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1766470475644 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1766470475644 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 23 14:14:35 2025 " "Processing started: Tue Dec 23 14:14:35 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1766470475644 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1766470475644 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ov5640_hdmi_1280x720 -c ov5640_hdmi_1280x720 " "Command: quartus_map --read_settings_files=on --write_settings_files=off ov5640_hdmi_1280x720 -c ov5640_hdmi_1280x720" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1766470475644 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 24 " "Parallel compilation is enabled and will use 16 of the 24 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1766470476638 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../rtl/sobel/sobel_ctrl.v " "Can't analyze file -- file ../rtl/sobel/sobel_ctrl.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1766470476683 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/github_repositories/fpga/fpga_sobel/rtl/sobel/sobel.v 1 1 " "Found 1 design units, including 1 entities, in source file /github_repositories/fpga/fpga_sobel/rtl/sobel/sobel.v" { { "Info" "ISGN_ENTITY_NAME" "1 sobel " "Found entity 1: sobel" {  } { { "../rtl/sobel/sobel.v" "" { Text "G:/GitHub_Repositories/FPGA/FPGA_Sobel/rtl/sobel/sobel.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1766470476686 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1766470476686 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/github_repositories/fpga/fpga_sobel/rtl/sobel/sobel_top.v 1 1 " "Found 1 design units, including 1 entities, in source file /github_repositories/fpga/fpga_sobel/rtl/sobel/sobel_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 sobel_top " "Found entity 1: sobel_top" {  } { { "../rtl/sobel/sobel_top.v" "" { Text "G:/GitHub_Repositories/FPGA/FPGA_Sobel/rtl/sobel/sobel_top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1766470476687 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1766470476687 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/github_repositories/fpga/fpga_sobel/rtl/sobel/gray.v 1 1 " "Found 1 design units, including 1 entities, in source file /github_repositories/fpga/fpga_sobel/rtl/sobel/gray.v" { { "Info" "ISGN_ENTITY_NAME" "1 gray " "Found entity 1: gray" {  } { { "../rtl/sobel/gray.v" "" { Text "G:/GitHub_Repositories/FPGA/FPGA_Sobel/rtl/sobel/gray.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1766470476688 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1766470476688 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/github_repositories/fpga/fpga_sobel/rtl/key/key_filter.v 1 1 " "Found 1 design units, including 1 entities, in source file /github_repositories/fpga/fpga_sobel/rtl/key/key_filter.v" { { "Info" "ISGN_ENTITY_NAME" "1 key_filter " "Found entity 1: key_filter" {  } { { "../rtl/key/key_filter.v" "" { Text "G:/GitHub_Repositories/FPGA/FPGA_Sobel/rtl/key/key_filter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1766470476689 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1766470476689 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/github_repositories/fpga/fpga_sobel/rtl/vga_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file /github_repositories/fpga/fpga_sobel/rtl/vga_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_ctrl " "Found entity 1: vga_ctrl" {  } { { "../rtl/vga_ctrl.v" "" { Text "G:/GitHub_Repositories/FPGA/FPGA_Sobel/rtl/vga_ctrl.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1766470476690 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1766470476690 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/github_repositories/fpga/fpga_sobel/rtl/ov5640_hdmi_1280x720.v 1 1 " "Found 1 design units, including 1 entities, in source file /github_repositories/fpga/fpga_sobel/rtl/ov5640_hdmi_1280x720.v" { { "Info" "ISGN_ENTITY_NAME" "1 ov5640_hdmi_1280x720 " "Found entity 1: ov5640_hdmi_1280x720" {  } { { "../rtl/ov5640_hdmi_1280x720.v" "" { Text "G:/GitHub_Repositories/FPGA/FPGA_Sobel/rtl/ov5640_hdmi_1280x720.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1766470476691 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1766470476691 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "wr_data WR_DATA sdram_write.v(27) " "Verilog HDL Declaration information at sdram_write.v(27): object \"wr_data\" differs only in case from object \"WR_DATA\" in the same scope" {  } { { "../rtl/sdram/sdram_write.v" "" { Text "G:/GitHub_Repositories/FPGA/FPGA_Sobel/rtl/sdram/sdram_write.v" 27 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1766470476693 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "wr_end WR_END sdram_write.v(31) " "Verilog HDL Declaration information at sdram_write.v(31): object \"wr_end\" differs only in case from object \"WR_END\" in the same scope" {  } { { "../rtl/sdram/sdram_write.v" "" { Text "G:/GitHub_Repositories/FPGA/FPGA_Sobel/rtl/sdram/sdram_write.v" 31 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1766470476693 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/github_repositories/fpga/fpga_sobel/rtl/sdram/sdram_write.v 1 1 " "Found 1 design units, including 1 entities, in source file /github_repositories/fpga/fpga_sobel/rtl/sdram/sdram_write.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_write " "Found entity 1: sdram_write" {  } { { "../rtl/sdram/sdram_write.v" "" { Text "G:/GitHub_Repositories/FPGA/FPGA_Sobel/rtl/sdram/sdram_write.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1766470476693 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1766470476693 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/github_repositories/fpga/fpga_sobel/rtl/sdram/sdram_top.v 1 1 " "Found 1 design units, including 1 entities, in source file /github_repositories/fpga/fpga_sobel/rtl/sdram/sdram_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_top " "Found entity 1: sdram_top" {  } { { "../rtl/sdram/sdram_top.v" "" { Text "G:/GitHub_Repositories/FPGA/FPGA_Sobel/rtl/sdram/sdram_top.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1766470476694 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1766470476694 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "rd_data RD_DATA sdram_read.v(27) " "Verilog HDL Declaration information at sdram_read.v(27): object \"rd_data\" differs only in case from object \"RD_DATA\" in the same scope" {  } { { "../rtl/sdram/sdram_read.v" "" { Text "G:/GitHub_Repositories/FPGA/FPGA_Sobel/rtl/sdram/sdram_read.v" 27 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1766470476696 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "rd_end RD_END sdram_read.v(31) " "Verilog HDL Declaration information at sdram_read.v(31): object \"rd_end\" differs only in case from object \"RD_END\" in the same scope" {  } { { "../rtl/sdram/sdram_read.v" "" { Text "G:/GitHub_Repositories/FPGA/FPGA_Sobel/rtl/sdram/sdram_read.v" 31 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1766470476696 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/github_repositories/fpga/fpga_sobel/rtl/sdram/sdram_read.v 1 1 " "Found 1 design units, including 1 entities, in source file /github_repositories/fpga/fpga_sobel/rtl/sdram/sdram_read.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_read " "Found entity 1: sdram_read" {  } { { "../rtl/sdram/sdram_read.v" "" { Text "G:/GitHub_Repositories/FPGA/FPGA_Sobel/rtl/sdram/sdram_read.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1766470476696 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1766470476696 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "init_end INIT_END sdram_init.v(30) " "Verilog HDL Declaration information at sdram_init.v(30): object \"init_end\" differs only in case from object \"INIT_END\" in the same scope" {  } { { "../rtl/sdram/sdram_init.v" "" { Text "G:/GitHub_Repositories/FPGA/FPGA_Sobel/rtl/sdram/sdram_init.v" 30 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1766470476697 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/github_repositories/fpga/fpga_sobel/rtl/sdram/sdram_init.v 1 1 " "Found 1 design units, including 1 entities, in source file /github_repositories/fpga/fpga_sobel/rtl/sdram/sdram_init.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_init " "Found entity 1: sdram_init" {  } { { "../rtl/sdram/sdram_init.v" "" { Text "G:/GitHub_Repositories/FPGA/FPGA_Sobel/rtl/sdram/sdram_init.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1766470476698 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1766470476698 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/github_repositories/fpga/fpga_sobel/rtl/sdram/sdram_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file /github_repositories/fpga/fpga_sobel/rtl/sdram/sdram_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_ctrl " "Found entity 1: sdram_ctrl" {  } { { "../rtl/sdram/sdram_ctrl.v" "" { Text "G:/GitHub_Repositories/FPGA/FPGA_Sobel/rtl/sdram/sdram_ctrl.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1766470476699 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1766470476699 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "sdram_arbit.v(176) " "Verilog HDL warning at sdram_arbit.v(176): extended using \"x\" or \"z\"" {  } { { "../rtl/sdram/sdram_arbit.v" "" { Text "G:/GitHub_Repositories/FPGA/FPGA_Sobel/rtl/sdram/sdram_arbit.v" 176 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1766470476699 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/github_repositories/fpga/fpga_sobel/rtl/sdram/sdram_arbit.v 1 1 " "Found 1 design units, including 1 entities, in source file /github_repositories/fpga/fpga_sobel/rtl/sdram/sdram_arbit.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_arbit " "Found entity 1: sdram_arbit" {  } { { "../rtl/sdram/sdram_arbit.v" "" { Text "G:/GitHub_Repositories/FPGA/FPGA_Sobel/rtl/sdram/sdram_arbit.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1766470476699 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1766470476699 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "aref_end AREF_END sdram_a_ref.v(32) " "Verilog HDL Declaration information at sdram_a_ref.v(32): object \"aref_end\" differs only in case from object \"AREF_END\" in the same scope" {  } { { "../rtl/sdram/sdram_a_ref.v" "" { Text "G:/GitHub_Repositories/FPGA/FPGA_Sobel/rtl/sdram/sdram_a_ref.v" 32 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1766470476700 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/github_repositories/fpga/fpga_sobel/rtl/sdram/sdram_a_ref.v 1 1 " "Found 1 design units, including 1 entities, in source file /github_repositories/fpga/fpga_sobel/rtl/sdram/sdram_a_ref.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_a_ref " "Found entity 1: sdram_a_ref" {  } { { "../rtl/sdram/sdram_a_ref.v" "" { Text "G:/GitHub_Repositories/FPGA/FPGA_Sobel/rtl/sdram/sdram_a_ref.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1766470476701 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1766470476701 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/github_repositories/fpga/fpga_sobel/rtl/sdram/fifo_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file /github_repositories/fpga/fpga_sobel/rtl/sdram/fifo_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 fifo_ctrl " "Found entity 1: fifo_ctrl" {  } { { "../rtl/sdram/fifo_ctrl.v" "" { Text "G:/GitHub_Repositories/FPGA/FPGA_Sobel/rtl/sdram/fifo_ctrl.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1766470476702 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1766470476702 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/github_repositories/fpga/fpga_sobel/rtl/ov5640/ov5640_top.v 1 1 " "Found 1 design units, including 1 entities, in source file /github_repositories/fpga/fpga_sobel/rtl/ov5640/ov5640_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 ov5640_top " "Found entity 1: ov5640_top" {  } { { "../rtl/ov5640/ov5640_top.v" "" { Text "G:/GitHub_Repositories/FPGA/FPGA_Sobel/rtl/ov5640/ov5640_top.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1766470476703 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1766470476703 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/github_repositories/fpga/fpga_sobel/rtl/ov5640/ov5640_data.v 1 1 " "Found 1 design units, including 1 entities, in source file /github_repositories/fpga/fpga_sobel/rtl/ov5640/ov5640_data.v" { { "Info" "ISGN_ENTITY_NAME" "1 ov5640_data " "Found entity 1: ov5640_data" {  } { { "../rtl/ov5640/ov5640_data.v" "" { Text "G:/GitHub_Repositories/FPGA/FPGA_Sobel/rtl/ov5640/ov5640_data.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1766470476705 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1766470476705 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "REG_NUM reg_num ov5640_cfg.v(36) " "Verilog HDL Declaration information at ov5640_cfg.v(36): object \"REG_NUM\" differs only in case from object \"reg_num\" in the same scope" {  } { { "../rtl/ov5640/ov5640_cfg.v" "" { Text "G:/GitHub_Repositories/FPGA/FPGA_Sobel/rtl/ov5640/ov5640_cfg.v" 36 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1766470476706 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/github_repositories/fpga/fpga_sobel/rtl/ov5640/ov5640_cfg.v 1 1 " "Found 1 design units, including 1 entities, in source file /github_repositories/fpga/fpga_sobel/rtl/ov5640/ov5640_cfg.v" { { "Info" "ISGN_ENTITY_NAME" "1 ov5640_cfg " "Found entity 1: ov5640_cfg" {  } { { "../rtl/ov5640/ov5640_cfg.v" "" { Text "G:/GitHub_Repositories/FPGA/FPGA_Sobel/rtl/ov5640/ov5640_cfg.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1766470476706 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1766470476706 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "wr_data WR_DATA i2c_ctrl.v(34) " "Verilog HDL Declaration information at i2c_ctrl.v(34): object \"wr_data\" differs only in case from object \"WR_DATA\" in the same scope" {  } { { "../rtl/ov5640/i2c_ctrl.v" "" { Text "G:/GitHub_Repositories/FPGA/FPGA_Sobel/rtl/ov5640/i2c_ctrl.v" 34 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1766470476708 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "rd_data RD_DATA i2c_ctrl.v(38) " "Verilog HDL Declaration information at i2c_ctrl.v(38): object \"rd_data\" differs only in case from object \"RD_DATA\" in the same scope" {  } { { "../rtl/ov5640/i2c_ctrl.v" "" { Text "G:/GitHub_Repositories/FPGA/FPGA_Sobel/rtl/ov5640/i2c_ctrl.v" 38 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1766470476708 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/github_repositories/fpga/fpga_sobel/rtl/ov5640/i2c_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file /github_repositories/fpga/fpga_sobel/rtl/ov5640/i2c_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 i2c_ctrl " "Found entity 1: i2c_ctrl" {  } { { "../rtl/ov5640/i2c_ctrl.v" "" { Text "G:/GitHub_Repositories/FPGA/FPGA_Sobel/rtl/ov5640/i2c_ctrl.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1766470476708 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1766470476708 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/github_repositories/fpga/fpga_sobel/rtl/hdmi/par_to_ser.v 1 1 " "Found 1 design units, including 1 entities, in source file /github_repositories/fpga/fpga_sobel/rtl/hdmi/par_to_ser.v" { { "Info" "ISGN_ENTITY_NAME" "1 par_to_ser " "Found entity 1: par_to_ser" {  } { { "../rtl/hdmi/par_to_ser.v" "" { Text "G:/GitHub_Repositories/FPGA/FPGA_Sobel/rtl/hdmi/par_to_ser.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1766470476709 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1766470476709 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/github_repositories/fpga/fpga_sobel/rtl/hdmi/hdmi_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file /github_repositories/fpga/fpga_sobel/rtl/hdmi/hdmi_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 hdmi_ctrl " "Found entity 1: hdmi_ctrl" {  } { { "../rtl/hdmi/hdmi_ctrl.v" "" { Text "G:/GitHub_Repositories/FPGA/FPGA_Sobel/rtl/hdmi/hdmi_ctrl.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1766470476711 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1766470476711 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/github_repositories/fpga/fpga_sobel/rtl/hdmi/encode.v 1 1 " "Found 1 design units, including 1 entities, in source file /github_repositories/fpga/fpga_sobel/rtl/hdmi/encode.v" { { "Info" "ISGN_ENTITY_NAME" "1 encode " "Found entity 1: encode" {  } { { "../rtl/hdmi/encode.v" "" { Text "G:/GitHub_Repositories/FPGA/FPGA_Sobel/rtl/hdmi/encode.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1766470476713 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1766470476713 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip_core/fifo_data/fifo_data.v 1 1 " "Found 1 design units, including 1 entities, in source file ip_core/fifo_data/fifo_data.v" { { "Info" "ISGN_ENTITY_NAME" "1 fifo_data " "Found entity 1: fifo_data" {  } { { "ip_core/fifo_data/fifo_data.v" "" { Text "G:/GitHub_Repositories/FPGA/FPGA_Sobel/project/ip_core/fifo_data/fifo_data.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1766470476714 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1766470476714 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip_core/ddio_out/ddio_out.v 1 1 " "Found 1 design units, including 1 entities, in source file ip_core/ddio_out/ddio_out.v" { { "Info" "ISGN_ENTITY_NAME" "1 ddio_out " "Found entity 1: ddio_out" {  } { { "ip_core/ddio_out/ddio_out.v" "" { Text "G:/GitHub_Repositories/FPGA/FPGA_Sobel/project/ip_core/ddio_out/ddio_out.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1766470476716 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1766470476716 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip_core/clk_gen/clk_gen.v 1 1 " "Found 1 design units, including 1 entities, in source file ip_core/clk_gen/clk_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 clk_gen " "Found entity 1: clk_gen" {  } { { "ip_core/clk_gen/clk_gen.v" "" { Text "G:/GitHub_Repositories/FPGA/FPGA_Sobel/project/ip_core/clk_gen/clk_gen.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1766470476717 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1766470476717 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip_core/clk_hdmi/clk_hdmi.v 1 1 " "Found 1 design units, including 1 entities, in source file ip_core/clk_hdmi/clk_hdmi.v" { { "Info" "ISGN_ENTITY_NAME" "1 clk_hdmi " "Found entity 1: clk_hdmi" {  } { { "ip_core/clk_hdmi/clk_hdmi.v" "" { Text "G:/GitHub_Repositories/FPGA/FPGA_Sobel/project/ip_core/clk_hdmi/clk_hdmi.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1766470476719 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1766470476719 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip_core/fifo_sobel/fifo_sobel.v 1 1 " "Found 1 design units, including 1 entities, in source file ip_core/fifo_sobel/fifo_sobel.v" { { "Info" "ISGN_ENTITY_NAME" "1 fifo_sobel " "Found entity 1: fifo_sobel" {  } { { "ip_core/fifo_sobel/fifo_sobel.v" "" { Text "G:/GitHub_Repositories/FPGA/FPGA_Sobel/project/ip_core/fifo_sobel/fifo_sobel.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1766470476720 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1766470476720 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "i2c_ctrl i2c_ctrl.v(47) " "Verilog HDL Parameter Declaration warning at i2c_ctrl.v(47): Parameter Declaration in module \"i2c_ctrl\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../rtl/ov5640/i2c_ctrl.v" "" { Text "G:/GitHub_Repositories/FPGA/FPGA_Sobel/rtl/ov5640/i2c_ctrl.v" 47 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Quartus II" 0 -1 1766470476721 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "i2c_ctrl i2c_ctrl.v(49) " "Verilog HDL Parameter Declaration warning at i2c_ctrl.v(49): Parameter Declaration in module \"i2c_ctrl\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../rtl/ov5640/i2c_ctrl.v" "" { Text "G:/GitHub_Repositories/FPGA/FPGA_Sobel/rtl/ov5640/i2c_ctrl.v" 49 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Quartus II" 0 -1 1766470476721 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "i2c_ctrl i2c_ctrl.v(66) " "Verilog HDL Parameter Declaration warning at i2c_ctrl.v(66): Parameter Declaration in module \"i2c_ctrl\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../rtl/ov5640/i2c_ctrl.v" "" { Text "G:/GitHub_Repositories/FPGA/FPGA_Sobel/rtl/ov5640/i2c_ctrl.v" 66 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Quartus II" 0 -1 1766470476722 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ov5640_hdmi_1280x720 " "Elaborating entity \"ov5640_hdmi_1280x720\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1766470476775 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_gen clk_gen:clk_gen_inst " "Elaborating entity \"clk_gen\" for hierarchy \"clk_gen:clk_gen_inst\"" {  } { { "../rtl/ov5640_hdmi_1280x720.v" "clk_gen_inst" { Text "G:/GitHub_Repositories/FPGA/FPGA_Sobel/rtl/ov5640_hdmi_1280x720.v" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766470476786 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll clk_gen:clk_gen_inst\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"clk_gen:clk_gen_inst\|altpll:altpll_component\"" {  } { { "ip_core/clk_gen/clk_gen.v" "altpll_component" { Text "G:/GitHub_Repositories/FPGA/FPGA_Sobel/project/ip_core/clk_gen/clk_gen.v" 111 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766470480445 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "clk_gen:clk_gen_inst\|altpll:altpll_component " "Elaborated megafunction instantiation \"clk_gen:clk_gen_inst\|altpll:altpll_component\"" {  } { { "ip_core/clk_gen/clk_gen.v" "" { Text "G:/GitHub_Repositories/FPGA/FPGA_Sobel/project/ip_core/clk_gen/clk_gen.v" 111 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1766470480447 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "clk_gen:clk_gen_inst\|altpll:altpll_component " "Instantiated megafunction \"clk_gen:clk_gen_inst\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766470480448 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 2 " "Parameter \"clk0_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766470480448 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766470480448 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 5 " "Parameter \"clk0_multiply_by\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766470480448 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766470480448 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 2 " "Parameter \"clk1_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766470480448 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766470480448 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 5 " "Parameter \"clk1_multiply_by\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766470480448 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift -2000 " "Parameter \"clk1_phase_shift\" = \"-2000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766470480448 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_divide_by 2 " "Parameter \"clk2_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766470480448 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_duty_cycle 50 " "Parameter \"clk2_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766470480448 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_multiply_by 1 " "Parameter \"clk2_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766470480448 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_phase_shift 0 " "Parameter \"clk2_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766470480448 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766470480448 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766470480448 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766470480448 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=clk_gen " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=clk_gen\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766470480448 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766470480448 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766470480448 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766470480448 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766470480448 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766470480448 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766470480448 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766470480448 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766470480448 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766470480448 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766470480448 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766470480448 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766470480448 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766470480448 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766470480448 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766470480448 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766470480448 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766470480448 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766470480448 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766470480448 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766470480448 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766470480448 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766470480448 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766470480448 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766470480448 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766470480448 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766470480448 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766470480448 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766470480448 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766470480448 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766470480448 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_USED " "Parameter \"port_clk2\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766470480448 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766470480448 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766470480448 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766470480448 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766470480448 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766470480448 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766470480448 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766470480448 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766470480448 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766470480448 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766470480448 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766470480448 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766470480448 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766470480448 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766470480448 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766470480448 ""}  } { { "ip_core/clk_gen/clk_gen.v" "" { Text "G:/GitHub_Repositories/FPGA/FPGA_Sobel/project/ip_core/clk_gen/clk_gen.v" 111 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1766470480448 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/clk_gen_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/clk_gen_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 clk_gen_altpll " "Found entity 1: clk_gen_altpll" {  } { { "db/clk_gen_altpll.v" "" { Text "G:/GitHub_Repositories/FPGA/FPGA_Sobel/project/db/clk_gen_altpll.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1766470480483 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1766470480483 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_gen_altpll clk_gen:clk_gen_inst\|altpll:altpll_component\|clk_gen_altpll:auto_generated " "Elaborating entity \"clk_gen_altpll\" for hierarchy \"clk_gen:clk_gen_inst\|altpll:altpll_component\|clk_gen_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "e:/quartusii_13.0/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766470480484 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_hdmi clk_hdmi:clk_hdmi_inst " "Elaborating entity \"clk_hdmi\" for hierarchy \"clk_hdmi:clk_hdmi_inst\"" {  } { { "../rtl/ov5640_hdmi_1280x720.v" "clk_hdmi_inst" { Text "G:/GitHub_Repositories/FPGA/FPGA_Sobel/rtl/ov5640_hdmi_1280x720.v" 111 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766470480488 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll clk_hdmi:clk_hdmi_inst\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"clk_hdmi:clk_hdmi_inst\|altpll:altpll_component\"" {  } { { "ip_core/clk_hdmi/clk_hdmi.v" "altpll_component" { Text "G:/GitHub_Repositories/FPGA/FPGA_Sobel/project/ip_core/clk_hdmi/clk_hdmi.v" 107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766470480493 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "clk_hdmi:clk_hdmi_inst\|altpll:altpll_component " "Elaborated megafunction instantiation \"clk_hdmi:clk_hdmi_inst\|altpll:altpll_component\"" {  } { { "ip_core/clk_hdmi/clk_hdmi.v" "" { Text "G:/GitHub_Repositories/FPGA/FPGA_Sobel/project/ip_core/clk_hdmi/clk_hdmi.v" 107 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1766470480496 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "clk_hdmi:clk_hdmi_inst\|altpll:altpll_component " "Instantiated megafunction \"clk_hdmi:clk_hdmi_inst\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766470480496 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 200 " "Parameter \"clk0_divide_by\" = \"200\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766470480496 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766470480496 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 297 " "Parameter \"clk0_multiply_by\" = \"297\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766470480496 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766470480496 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 40 " "Parameter \"clk1_divide_by\" = \"40\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766470480496 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766470480496 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 297 " "Parameter \"clk1_multiply_by\" = \"297\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766470480496 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766470480496 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766470480496 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766470480496 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766470480496 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=clk_hdmi " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=clk_hdmi\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766470480496 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766470480496 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766470480496 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766470480496 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766470480496 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766470480496 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766470480496 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766470480496 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766470480496 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766470480496 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766470480496 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766470480496 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766470480496 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766470480496 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766470480496 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766470480496 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766470480496 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766470480496 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766470480496 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766470480496 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766470480496 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766470480496 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766470480496 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766470480496 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766470480496 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766470480496 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766470480496 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766470480496 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766470480496 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766470480496 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766470480496 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766470480496 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766470480496 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766470480496 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766470480496 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766470480496 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766470480496 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766470480496 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766470480496 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766470480496 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766470480496 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766470480496 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766470480496 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766470480496 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766470480496 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766470480496 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766470480496 ""}  } { { "ip_core/clk_hdmi/clk_hdmi.v" "" { Text "G:/GitHub_Repositories/FPGA/FPGA_Sobel/project/ip_core/clk_hdmi/clk_hdmi.v" 107 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1766470480496 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/clk_hdmi_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/clk_hdmi_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 clk_hdmi_altpll " "Found entity 1: clk_hdmi_altpll" {  } { { "db/clk_hdmi_altpll.v" "" { Text "G:/GitHub_Repositories/FPGA/FPGA_Sobel/project/db/clk_hdmi_altpll.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1766470480526 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1766470480526 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_hdmi_altpll clk_hdmi:clk_hdmi_inst\|altpll:altpll_component\|clk_hdmi_altpll:auto_generated " "Elaborating entity \"clk_hdmi_altpll\" for hierarchy \"clk_hdmi:clk_hdmi_inst\|altpll:altpll_component\|clk_hdmi_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "e:/quartusii_13.0/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766470480528 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ov5640_top ov5640_top:ov5640_top_inst " "Elaborating entity \"ov5640_top\" for hierarchy \"ov5640_top:ov5640_top_inst\"" {  } { { "../rtl/ov5640_hdmi_1280x720.v" "ov5640_top_inst" { Text "G:/GitHub_Repositories/FPGA/FPGA_Sobel/rtl/ov5640_hdmi_1280x720.v" 131 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766470480529 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2c_ctrl ov5640_top:ov5640_top_inst\|i2c_ctrl:i2c_ctrl_inst " "Elaborating entity \"i2c_ctrl\" for hierarchy \"ov5640_top:ov5640_top_inst\|i2c_ctrl:i2c_ctrl_inst\"" {  } { { "../rtl/ov5640/ov5640_top.v" "i2c_ctrl_inst" { Text "G:/GitHub_Repositories/FPGA/FPGA_Sobel/rtl/ov5640/ov5640_top.v" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766470480535 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "i2c_ctrl.v(232) " "Verilog HDL Case Statement information at i2c_ctrl.v(232): all case item expressions in this case statement are onehot" {  } { { "../rtl/ov5640/i2c_ctrl.v" "" { Text "G:/GitHub_Repositories/FPGA/FPGA_Sobel/rtl/ov5640/i2c_ctrl.v" 232 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1766470480536 "|ov5640_hdmi_1280x720|ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ack i2c_ctrl.v(232) " "Verilog HDL Always Construct warning at i2c_ctrl.v(232): inferring latch(es) for variable \"ack\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/ov5640/i2c_ctrl.v" "" { Text "G:/GitHub_Repositories/FPGA/FPGA_Sobel/rtl/ov5640/i2c_ctrl.v" 232 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1766470480536 "|ov5640_hdmi_1280x720|ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "i2c_ctrl.v(293) " "Verilog HDL or VHDL warning at the i2c_ctrl.v(293): index expression is not wide enough to address all of the elements in the array" {  } { { "../rtl/ov5640/i2c_ctrl.v" "" { Text "G:/GitHub_Repositories/FPGA/FPGA_Sobel/rtl/ov5640/i2c_ctrl.v" 293 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Quartus II" 0 -1 1766470480537 "|ov5640_hdmi_1280x720|ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "i2c_sda_reg i2c_ctrl.v(270) " "Verilog HDL Always Construct warning at i2c_ctrl.v(270): inferring latch(es) for variable \"i2c_sda_reg\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/ov5640/i2c_ctrl.v" "" { Text "G:/GitHub_Repositories/FPGA/FPGA_Sobel/rtl/ov5640/i2c_ctrl.v" 270 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1766470480537 "|ov5640_hdmi_1280x720|ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "rd_data_reg i2c_ctrl.v(270) " "Verilog HDL Always Construct warning at i2c_ctrl.v(270): inferring latch(es) for variable \"rd_data_reg\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/ov5640/i2c_ctrl.v" "" { Text "G:/GitHub_Repositories/FPGA/FPGA_Sobel/rtl/ov5640/i2c_ctrl.v" 270 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1766470480537 "|ov5640_hdmi_1280x720|ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_data_reg\[0\] i2c_ctrl.v(270) " "Inferred latch for \"rd_data_reg\[0\]\" at i2c_ctrl.v(270)" {  } { { "../rtl/ov5640/i2c_ctrl.v" "" { Text "G:/GitHub_Repositories/FPGA/FPGA_Sobel/rtl/ov5640/i2c_ctrl.v" 270 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1766470480538 "|ov5640_hdmi_1280x720|ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_data_reg\[1\] i2c_ctrl.v(270) " "Inferred latch for \"rd_data_reg\[1\]\" at i2c_ctrl.v(270)" {  } { { "../rtl/ov5640/i2c_ctrl.v" "" { Text "G:/GitHub_Repositories/FPGA/FPGA_Sobel/rtl/ov5640/i2c_ctrl.v" 270 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1766470480538 "|ov5640_hdmi_1280x720|ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_data_reg\[2\] i2c_ctrl.v(270) " "Inferred latch for \"rd_data_reg\[2\]\" at i2c_ctrl.v(270)" {  } { { "../rtl/ov5640/i2c_ctrl.v" "" { Text "G:/GitHub_Repositories/FPGA/FPGA_Sobel/rtl/ov5640/i2c_ctrl.v" 270 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1766470480538 "|ov5640_hdmi_1280x720|ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_data_reg\[3\] i2c_ctrl.v(270) " "Inferred latch for \"rd_data_reg\[3\]\" at i2c_ctrl.v(270)" {  } { { "../rtl/ov5640/i2c_ctrl.v" "" { Text "G:/GitHub_Repositories/FPGA/FPGA_Sobel/rtl/ov5640/i2c_ctrl.v" 270 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1766470480538 "|ov5640_hdmi_1280x720|ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_data_reg\[4\] i2c_ctrl.v(270) " "Inferred latch for \"rd_data_reg\[4\]\" at i2c_ctrl.v(270)" {  } { { "../rtl/ov5640/i2c_ctrl.v" "" { Text "G:/GitHub_Repositories/FPGA/FPGA_Sobel/rtl/ov5640/i2c_ctrl.v" 270 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1766470480538 "|ov5640_hdmi_1280x720|ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_data_reg\[5\] i2c_ctrl.v(270) " "Inferred latch for \"rd_data_reg\[5\]\" at i2c_ctrl.v(270)" {  } { { "../rtl/ov5640/i2c_ctrl.v" "" { Text "G:/GitHub_Repositories/FPGA/FPGA_Sobel/rtl/ov5640/i2c_ctrl.v" 270 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1766470480538 "|ov5640_hdmi_1280x720|ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_data_reg\[6\] i2c_ctrl.v(270) " "Inferred latch for \"rd_data_reg\[6\]\" at i2c_ctrl.v(270)" {  } { { "../rtl/ov5640/i2c_ctrl.v" "" { Text "G:/GitHub_Repositories/FPGA/FPGA_Sobel/rtl/ov5640/i2c_ctrl.v" 270 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1766470480538 "|ov5640_hdmi_1280x720|ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_data_reg\[7\] i2c_ctrl.v(270) " "Inferred latch for \"rd_data_reg\[7\]\" at i2c_ctrl.v(270)" {  } { { "../rtl/ov5640/i2c_ctrl.v" "" { Text "G:/GitHub_Repositories/FPGA/FPGA_Sobel/rtl/ov5640/i2c_ctrl.v" 270 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1766470480538 "|ov5640_hdmi_1280x720|ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i2c_sda_reg i2c_ctrl.v(270) " "Inferred latch for \"i2c_sda_reg\" at i2c_ctrl.v(270)" {  } { { "../rtl/ov5640/i2c_ctrl.v" "" { Text "G:/GitHub_Repositories/FPGA/FPGA_Sobel/rtl/ov5640/i2c_ctrl.v" 270 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1766470480538 "|ov5640_hdmi_1280x720|ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ack i2c_ctrl.v(232) " "Inferred latch for \"ack\" at i2c_ctrl.v(232)" {  } { { "../rtl/ov5640/i2c_ctrl.v" "" { Text "G:/GitHub_Repositories/FPGA/FPGA_Sobel/rtl/ov5640/i2c_ctrl.v" 232 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1766470480538 "|ov5640_hdmi_1280x720|ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ov5640_cfg ov5640_top:ov5640_top_inst\|ov5640_cfg:ov5640_cfg_inst " "Elaborating entity \"ov5640_cfg\" for hierarchy \"ov5640_top:ov5640_top_inst\|ov5640_cfg:ov5640_cfg_inst\"" {  } { { "../rtl/ov5640/ov5640_top.v" "ov5640_cfg_inst" { Text "G:/GitHub_Repositories/FPGA/FPGA_Sobel/rtl/ov5640/ov5640_top.v" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766470480546 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "15 10 ov5640_cfg.v(54) " "Verilog HDL assignment warning at ov5640_cfg.v(54): truncated value with size 15 to match size of target (10)" {  } { { "../rtl/ov5640/ov5640_cfg.v" "" { Text "G:/GitHub_Repositories/FPGA/FPGA_Sobel/rtl/ov5640/ov5640_cfg.v" 54 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1766470480549 "|ov5640_hdmi_1280x720|ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ov5640_data ov5640_top:ov5640_top_inst\|ov5640_data:ov5640_data_inst " "Elaborating entity \"ov5640_data\" for hierarchy \"ov5640_top:ov5640_top_inst\|ov5640_data:ov5640_data_inst\"" {  } { { "../rtl/ov5640/ov5640_top.v" "ov5640_data_inst" { Text "G:/GitHub_Repositories/FPGA/FPGA_Sobel/rtl/ov5640/ov5640_top.v" 106 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766470480582 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdram_top sdram_top:sdram_top_inst " "Elaborating entity \"sdram_top\" for hierarchy \"sdram_top:sdram_top_inst\"" {  } { { "../rtl/ov5640_hdmi_1280x720.v" "sdram_top_inst" { Text "G:/GitHub_Repositories/FPGA/FPGA_Sobel/rtl/ov5640_hdmi_1280x720.v" 171 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766470480588 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo_ctrl sdram_top:sdram_top_inst\|fifo_ctrl:fifo_ctrl_inst " "Elaborating entity \"fifo_ctrl\" for hierarchy \"sdram_top:sdram_top_inst\|fifo_ctrl:fifo_ctrl_inst\"" {  } { { "../rtl/sdram/sdram_top.v" "fifo_ctrl_inst" { Text "G:/GitHub_Repositories/FPGA/FPGA_Sobel/rtl/sdram/sdram_top.v" 121 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766470480593 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo_data sdram_top:sdram_top_inst\|fifo_ctrl:fifo_ctrl_inst\|fifo_data:wr_fifo_data " "Elaborating entity \"fifo_data\" for hierarchy \"sdram_top:sdram_top_inst\|fifo_ctrl:fifo_ctrl_inst\|fifo_data:wr_fifo_data\"" {  } { { "../rtl/sdram/fifo_ctrl.v" "wr_fifo_data" { Text "G:/GitHub_Repositories/FPGA/FPGA_Sobel/rtl/sdram/fifo_ctrl.v" 222 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766470480605 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo sdram_top:sdram_top_inst\|fifo_ctrl:fifo_ctrl_inst\|fifo_data:wr_fifo_data\|dcfifo:dcfifo_component " "Elaborating entity \"dcfifo\" for hierarchy \"sdram_top:sdram_top_inst\|fifo_ctrl:fifo_ctrl_inst\|fifo_data:wr_fifo_data\|dcfifo:dcfifo_component\"" {  } { { "ip_core/fifo_data/fifo_data.v" "dcfifo_component" { Text "G:/GitHub_Repositories/FPGA/FPGA_Sobel/project/ip_core/fifo_data/fifo_data.v" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766470482421 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sdram_top:sdram_top_inst\|fifo_ctrl:fifo_ctrl_inst\|fifo_data:wr_fifo_data\|dcfifo:dcfifo_component " "Elaborated megafunction instantiation \"sdram_top:sdram_top_inst\|fifo_ctrl:fifo_ctrl_inst\|fifo_data:wr_fifo_data\|dcfifo:dcfifo_component\"" {  } { { "ip_core/fifo_data/fifo_data.v" "" { Text "G:/GitHub_Repositories/FPGA/FPGA_Sobel/project/ip_core/fifo_data/fifo_data.v" 87 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1766470482422 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sdram_top:sdram_top_inst\|fifo_ctrl:fifo_ctrl_inst\|fifo_data:wr_fifo_data\|dcfifo:dcfifo_component " "Instantiated megafunction \"sdram_top:sdram_top_inst\|fifo_ctrl:fifo_ctrl_inst\|fifo_data:wr_fifo_data\|dcfifo:dcfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766470482422 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 1024 " "Parameter \"lpm_numwords\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766470482422 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766470482422 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766470482422 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 16 " "Parameter \"lpm_width\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766470482422 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 10 " "Parameter \"lpm_widthu\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766470482422 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766470482422 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 3 " "Parameter \"rdsync_delaypipe\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766470482422 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_aclr_synch OFF " "Parameter \"read_aclr_synch\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766470482422 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766470482422 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766470482422 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "write_aclr_synch OFF " "Parameter \"write_aclr_synch\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766470482422 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 3 " "Parameter \"wrsync_delaypipe\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766470482422 ""}  } { { "ip_core/fifo_data/fifo_data.v" "" { Text "G:/GitHub_Repositories/FPGA/FPGA_Sobel/project/ip_core/fifo_data/fifo_data.v" 87 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1766470482422 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_3fk1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_3fk1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_3fk1 " "Found entity 1: dcfifo_3fk1" {  } { { "db/dcfifo_3fk1.tdf" "" { Text "G:/GitHub_Repositories/FPGA/FPGA_Sobel/project/db/dcfifo_3fk1.tdf" 44 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1766470482451 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1766470482451 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_3fk1 sdram_top:sdram_top_inst\|fifo_ctrl:fifo_ctrl_inst\|fifo_data:wr_fifo_data\|dcfifo:dcfifo_component\|dcfifo_3fk1:auto_generated " "Elaborating entity \"dcfifo_3fk1\" for hierarchy \"sdram_top:sdram_top_inst\|fifo_ctrl:fifo_ctrl_inst\|fifo_data:wr_fifo_data\|dcfifo:dcfifo_component\|dcfifo_3fk1:auto_generated\"" {  } { { "dcfifo.tdf" "auto_generated" { Text "e:/quartusii_13.0/quartus/libraries/megafunctions/dcfifo.tdf" 188 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766470482453 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_gray2bin_7ib.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_gray2bin_7ib.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_gray2bin_7ib " "Found entity 1: a_gray2bin_7ib" {  } { { "db/a_gray2bin_7ib.tdf" "" { Text "G:/GitHub_Repositories/FPGA/FPGA_Sobel/project/db/a_gray2bin_7ib.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1766470482460 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1766470482460 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_gray2bin_7ib sdram_top:sdram_top_inst\|fifo_ctrl:fifo_ctrl_inst\|fifo_data:wr_fifo_data\|dcfifo:dcfifo_component\|dcfifo_3fk1:auto_generated\|a_gray2bin_7ib:rdptr_g_gray2bin " "Elaborating entity \"a_gray2bin_7ib\" for hierarchy \"sdram_top:sdram_top_inst\|fifo_ctrl:fifo_ctrl_inst\|fifo_data:wr_fifo_data\|dcfifo:dcfifo_component\|dcfifo_3fk1:auto_generated\|a_gray2bin_7ib:rdptr_g_gray2bin\"" {  } { { "db/dcfifo_3fk1.tdf" "rdptr_g_gray2bin" { Text "G:/GitHub_Repositories/FPGA/FPGA_Sobel/project/db/dcfifo_3fk1.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766470482462 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_677.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_677.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_677 " "Found entity 1: a_graycounter_677" {  } { { "db/a_graycounter_677.tdf" "" { Text "G:/GitHub_Repositories/FPGA/FPGA_Sobel/project/db/a_graycounter_677.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1766470482494 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1766470482494 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_677 sdram_top:sdram_top_inst\|fifo_ctrl:fifo_ctrl_inst\|fifo_data:wr_fifo_data\|dcfifo:dcfifo_component\|dcfifo_3fk1:auto_generated\|a_graycounter_677:rdptr_g1p " "Elaborating entity \"a_graycounter_677\" for hierarchy \"sdram_top:sdram_top_inst\|fifo_ctrl:fifo_ctrl_inst\|fifo_data:wr_fifo_data\|dcfifo:dcfifo_component\|dcfifo_3fk1:auto_generated\|a_graycounter_677:rdptr_g1p\"" {  } { { "db/dcfifo_3fk1.tdf" "rdptr_g1p" { Text "G:/GitHub_Repositories/FPGA/FPGA_Sobel/project/db/dcfifo_3fk1.tdf" 61 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766470482496 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_2lc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_2lc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_2lc " "Found entity 1: a_graycounter_2lc" {  } { { "db/a_graycounter_2lc.tdf" "" { Text "G:/GitHub_Repositories/FPGA/FPGA_Sobel/project/db/a_graycounter_2lc.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1766470482524 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1766470482524 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_2lc sdram_top:sdram_top_inst\|fifo_ctrl:fifo_ctrl_inst\|fifo_data:wr_fifo_data\|dcfifo:dcfifo_component\|dcfifo_3fk1:auto_generated\|a_graycounter_2lc:wrptr_g1p " "Elaborating entity \"a_graycounter_2lc\" for hierarchy \"sdram_top:sdram_top_inst\|fifo_ctrl:fifo_ctrl_inst\|fifo_data:wr_fifo_data\|dcfifo:dcfifo_component\|dcfifo_3fk1:auto_generated\|a_graycounter_2lc:wrptr_g1p\"" {  } { { "db/dcfifo_3fk1.tdf" "wrptr_g1p" { Text "G:/GitHub_Repositories/FPGA/FPGA_Sobel/project/db/dcfifo_3fk1.tdf" 62 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766470482525 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_em31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_em31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_em31 " "Found entity 1: altsyncram_em31" {  } { { "db/altsyncram_em31.tdf" "" { Text "G:/GitHub_Repositories/FPGA/FPGA_Sobel/project/db/altsyncram_em31.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1766470482558 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1766470482558 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_em31 sdram_top:sdram_top_inst\|fifo_ctrl:fifo_ctrl_inst\|fifo_data:wr_fifo_data\|dcfifo:dcfifo_component\|dcfifo_3fk1:auto_generated\|altsyncram_em31:fifo_ram " "Elaborating entity \"altsyncram_em31\" for hierarchy \"sdram_top:sdram_top_inst\|fifo_ctrl:fifo_ctrl_inst\|fifo_data:wr_fifo_data\|dcfifo:dcfifo_component\|dcfifo_3fk1:auto_generated\|altsyncram_em31:fifo_ram\"" {  } { { "db/dcfifo_3fk1.tdf" "fifo_ram" { Text "G:/GitHub_Repositories/FPGA/FPGA_Sobel/project/db/dcfifo_3fk1.tdf" 63 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766470482559 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_pe9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_pe9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_pe9 " "Found entity 1: dffpipe_pe9" {  } { { "db/dffpipe_pe9.tdf" "" { Text "G:/GitHub_Repositories/FPGA/FPGA_Sobel/project/db/dffpipe_pe9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1766470482566 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1766470482566 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_pe9 sdram_top:sdram_top_inst\|fifo_ctrl:fifo_ctrl_inst\|fifo_data:wr_fifo_data\|dcfifo:dcfifo_component\|dcfifo_3fk1:auto_generated\|dffpipe_pe9:rs_brp " "Elaborating entity \"dffpipe_pe9\" for hierarchy \"sdram_top:sdram_top_inst\|fifo_ctrl:fifo_ctrl_inst\|fifo_data:wr_fifo_data\|dcfifo:dcfifo_component\|dcfifo_3fk1:auto_generated\|dffpipe_pe9:rs_brp\"" {  } { { "db/dcfifo_3fk1.tdf" "rs_brp" { Text "G:/GitHub_Repositories/FPGA/FPGA_Sobel/project/db/dcfifo_3fk1.tdf" 80 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766470482567 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_vd8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_vd8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_vd8 " "Found entity 1: alt_synch_pipe_vd8" {  } { { "db/alt_synch_pipe_vd8.tdf" "" { Text "G:/GitHub_Repositories/FPGA/FPGA_Sobel/project/db/alt_synch_pipe_vd8.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1766470482576 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1766470482576 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_vd8 sdram_top:sdram_top_inst\|fifo_ctrl:fifo_ctrl_inst\|fifo_data:wr_fifo_data\|dcfifo:dcfifo_component\|dcfifo_3fk1:auto_generated\|alt_synch_pipe_vd8:rs_dgwp " "Elaborating entity \"alt_synch_pipe_vd8\" for hierarchy \"sdram_top:sdram_top_inst\|fifo_ctrl:fifo_ctrl_inst\|fifo_data:wr_fifo_data\|dcfifo:dcfifo_component\|dcfifo_3fk1:auto_generated\|alt_synch_pipe_vd8:rs_dgwp\"" {  } { { "db/dcfifo_3fk1.tdf" "rs_dgwp" { Text "G:/GitHub_Repositories/FPGA/FPGA_Sobel/project/db/dcfifo_3fk1.tdf" 82 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766470482577 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_qe9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_qe9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_qe9 " "Found entity 1: dffpipe_qe9" {  } { { "db/dffpipe_qe9.tdf" "" { Text "G:/GitHub_Repositories/FPGA/FPGA_Sobel/project/db/dffpipe_qe9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1766470482583 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1766470482583 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_qe9 sdram_top:sdram_top_inst\|fifo_ctrl:fifo_ctrl_inst\|fifo_data:wr_fifo_data\|dcfifo:dcfifo_component\|dcfifo_3fk1:auto_generated\|alt_synch_pipe_vd8:rs_dgwp\|dffpipe_qe9:dffpipe13 " "Elaborating entity \"dffpipe_qe9\" for hierarchy \"sdram_top:sdram_top_inst\|fifo_ctrl:fifo_ctrl_inst\|fifo_data:wr_fifo_data\|dcfifo:dcfifo_component\|dcfifo_3fk1:auto_generated\|alt_synch_pipe_vd8:rs_dgwp\|dffpipe_qe9:dffpipe13\"" {  } { { "db/alt_synch_pipe_vd8.tdf" "dffpipe13" { Text "G:/GitHub_Repositories/FPGA/FPGA_Sobel/project/db/alt_synch_pipe_vd8.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766470482584 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_0e8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_0e8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_0e8 " "Found entity 1: alt_synch_pipe_0e8" {  } { { "db/alt_synch_pipe_0e8.tdf" "" { Text "G:/GitHub_Repositories/FPGA/FPGA_Sobel/project/db/alt_synch_pipe_0e8.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1766470482594 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1766470482594 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_0e8 sdram_top:sdram_top_inst\|fifo_ctrl:fifo_ctrl_inst\|fifo_data:wr_fifo_data\|dcfifo:dcfifo_component\|dcfifo_3fk1:auto_generated\|alt_synch_pipe_0e8:ws_dgrp " "Elaborating entity \"alt_synch_pipe_0e8\" for hierarchy \"sdram_top:sdram_top_inst\|fifo_ctrl:fifo_ctrl_inst\|fifo_data:wr_fifo_data\|dcfifo:dcfifo_component\|dcfifo_3fk1:auto_generated\|alt_synch_pipe_0e8:ws_dgrp\"" {  } { { "db/dcfifo_3fk1.tdf" "ws_dgrp" { Text "G:/GitHub_Repositories/FPGA/FPGA_Sobel/project/db/dcfifo_3fk1.tdf" 85 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766470482595 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_re9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_re9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_re9 " "Found entity 1: dffpipe_re9" {  } { { "db/dffpipe_re9.tdf" "" { Text "G:/GitHub_Repositories/FPGA/FPGA_Sobel/project/db/dffpipe_re9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1766470482602 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1766470482602 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_re9 sdram_top:sdram_top_inst\|fifo_ctrl:fifo_ctrl_inst\|fifo_data:wr_fifo_data\|dcfifo:dcfifo_component\|dcfifo_3fk1:auto_generated\|alt_synch_pipe_0e8:ws_dgrp\|dffpipe_re9:dffpipe15 " "Elaborating entity \"dffpipe_re9\" for hierarchy \"sdram_top:sdram_top_inst\|fifo_ctrl:fifo_ctrl_inst\|fifo_data:wr_fifo_data\|dcfifo:dcfifo_component\|dcfifo_3fk1:auto_generated\|alt_synch_pipe_0e8:ws_dgrp\|dffpipe_re9:dffpipe15\"" {  } { { "db/alt_synch_pipe_0e8.tdf" "dffpipe15" { Text "G:/GitHub_Repositories/FPGA/FPGA_Sobel/project/db/alt_synch_pipe_0e8.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766470482603 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_c66.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_c66.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_c66 " "Found entity 1: cmpr_c66" {  } { { "db/cmpr_c66.tdf" "" { Text "G:/GitHub_Repositories/FPGA/FPGA_Sobel/project/db/cmpr_c66.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1766470482631 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1766470482631 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_c66 sdram_top:sdram_top_inst\|fifo_ctrl:fifo_ctrl_inst\|fifo_data:wr_fifo_data\|dcfifo:dcfifo_component\|dcfifo_3fk1:auto_generated\|cmpr_c66:rdempty_eq_comp1_lsb " "Elaborating entity \"cmpr_c66\" for hierarchy \"sdram_top:sdram_top_inst\|fifo_ctrl:fifo_ctrl_inst\|fifo_data:wr_fifo_data\|dcfifo:dcfifo_component\|dcfifo_3fk1:auto_generated\|cmpr_c66:rdempty_eq_comp1_lsb\"" {  } { { "db/dcfifo_3fk1.tdf" "rdempty_eq_comp1_lsb" { Text "G:/GitHub_Repositories/FPGA/FPGA_Sobel/project/db/dcfifo_3fk1.tdf" 92 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766470482633 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_b66.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_b66.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_b66 " "Found entity 1: cmpr_b66" {  } { { "db/cmpr_b66.tdf" "" { Text "G:/GitHub_Repositories/FPGA/FPGA_Sobel/project/db/cmpr_b66.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1766470482660 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1766470482660 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_b66 sdram_top:sdram_top_inst\|fifo_ctrl:fifo_ctrl_inst\|fifo_data:wr_fifo_data\|dcfifo:dcfifo_component\|dcfifo_3fk1:auto_generated\|cmpr_b66:rdempty_eq_comp1_msb " "Elaborating entity \"cmpr_b66\" for hierarchy \"sdram_top:sdram_top_inst\|fifo_ctrl:fifo_ctrl_inst\|fifo_data:wr_fifo_data\|dcfifo:dcfifo_component\|dcfifo_3fk1:auto_generated\|cmpr_b66:rdempty_eq_comp1_msb\"" {  } { { "db/dcfifo_3fk1.tdf" "rdempty_eq_comp1_msb" { Text "G:/GitHub_Repositories/FPGA/FPGA_Sobel/project/db/dcfifo_3fk1.tdf" 93 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766470482661 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_j28.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_j28.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_j28 " "Found entity 1: mux_j28" {  } { { "db/mux_j28.tdf" "" { Text "G:/GitHub_Repositories/FPGA/FPGA_Sobel/project/db/mux_j28.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1766470482697 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1766470482697 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_j28 sdram_top:sdram_top_inst\|fifo_ctrl:fifo_ctrl_inst\|fifo_data:wr_fifo_data\|dcfifo:dcfifo_component\|dcfifo_3fk1:auto_generated\|mux_j28:rdemp_eq_comp_lsb_mux " "Elaborating entity \"mux_j28\" for hierarchy \"sdram_top:sdram_top_inst\|fifo_ctrl:fifo_ctrl_inst\|fifo_data:wr_fifo_data\|dcfifo:dcfifo_component\|dcfifo_3fk1:auto_generated\|mux_j28:rdemp_eq_comp_lsb_mux\"" {  } { { "db/dcfifo_3fk1.tdf" "rdemp_eq_comp_lsb_mux" { Text "G:/GitHub_Repositories/FPGA/FPGA_Sobel/project/db/dcfifo_3fk1.tdf" 100 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766470482700 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdram_ctrl sdram_top:sdram_top_inst\|sdram_ctrl:sdram_ctrl_inst " "Elaborating entity \"sdram_ctrl\" for hierarchy \"sdram_top:sdram_top_inst\|sdram_ctrl:sdram_ctrl_inst\"" {  } { { "../rtl/sdram/sdram_top.v" "sdram_ctrl_inst" { Text "G:/GitHub_Repositories/FPGA/FPGA_Sobel/rtl/sdram/sdram_top.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766470482767 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdram_init sdram_top:sdram_top_inst\|sdram_ctrl:sdram_ctrl_inst\|sdram_init:sdram_init_inst " "Elaborating entity \"sdram_init\" for hierarchy \"sdram_top:sdram_top_inst\|sdram_ctrl:sdram_ctrl_inst\|sdram_init:sdram_init_inst\"" {  } { { "../rtl/sdram/sdram_ctrl.v" "sdram_init_inst" { Text "G:/GitHub_Repositories/FPGA/FPGA_Sobel/rtl/sdram/sdram_ctrl.v" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766470482773 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "sdram_init.v(159) " "Verilog HDL Case Statement information at sdram_init.v(159): all case item expressions in this case statement are onehot" {  } { { "../rtl/sdram/sdram_init.v" "" { Text "G:/GitHub_Repositories/FPGA/FPGA_Sobel/rtl/sdram/sdram_init.v" 159 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1766470482774 "|ov5640_hdmi_1280x720|sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdram_arbit sdram_top:sdram_top_inst\|sdram_ctrl:sdram_ctrl_inst\|sdram_arbit:sdram_arbit_inst " "Elaborating entity \"sdram_arbit\" for hierarchy \"sdram_top:sdram_top_inst\|sdram_ctrl:sdram_ctrl_inst\|sdram_arbit:sdram_arbit_inst\"" {  } { { "../rtl/sdram/sdram_ctrl.v" "sdram_arbit_inst" { Text "G:/GitHub_Repositories/FPGA/FPGA_Sobel/rtl/sdram/sdram_ctrl.v" 136 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766470482780 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "sdram_arbit.v(145) " "Verilog HDL Case Statement information at sdram_arbit.v(145): all case item expressions in this case statement are onehot" {  } { { "../rtl/sdram/sdram_arbit.v" "" { Text "G:/GitHub_Repositories/FPGA/FPGA_Sobel/rtl/sdram/sdram_arbit.v" 145 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1766470482780 "|ov5640_hdmi_1280x720|sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdram_a_ref sdram_top:sdram_top_inst\|sdram_ctrl:sdram_ctrl_inst\|sdram_a_ref:sdram_a_ref_inst " "Elaborating entity \"sdram_a_ref\" for hierarchy \"sdram_top:sdram_top_inst\|sdram_ctrl:sdram_ctrl_inst\|sdram_a_ref:sdram_a_ref_inst\"" {  } { { "../rtl/sdram/sdram_ctrl.v" "sdram_a_ref_inst" { Text "G:/GitHub_Repositories/FPGA/FPGA_Sobel/rtl/sdram/sdram_ctrl.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766470482786 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "sdram_a_ref.v(155) " "Verilog HDL Case Statement information at sdram_a_ref.v(155): all case item expressions in this case statement are onehot" {  } { { "../rtl/sdram/sdram_a_ref.v" "" { Text "G:/GitHub_Repositories/FPGA/FPGA_Sobel/rtl/sdram/sdram_a_ref.v" 155 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1766470482787 "|ov5640_hdmi_1280x720|sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdram_write sdram_top:sdram_top_inst\|sdram_ctrl:sdram_ctrl_inst\|sdram_write:sdram_write_inst " "Elaborating entity \"sdram_write\" for hierarchy \"sdram_top:sdram_top_inst\|sdram_ctrl:sdram_ctrl_inst\|sdram_write:sdram_write_inst\"" {  } { { "../rtl/sdram/sdram_ctrl.v" "sdram_write_inst" { Text "G:/GitHub_Repositories/FPGA/FPGA_Sobel/rtl/sdram/sdram_ctrl.v" 172 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766470482792 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "sdram_write.v(141) " "Verilog HDL Case Statement information at sdram_write.v(141): all case item expressions in this case statement are onehot" {  } { { "../rtl/sdram/sdram_write.v" "" { Text "G:/GitHub_Repositories/FPGA/FPGA_Sobel/rtl/sdram/sdram_write.v" 141 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1766470482793 "|ov5640_hdmi_1280x720|sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdram_read sdram_top:sdram_top_inst\|sdram_ctrl:sdram_ctrl_inst\|sdram_read:sdram_read_inst " "Elaborating entity \"sdram_read\" for hierarchy \"sdram_top:sdram_top_inst\|sdram_ctrl:sdram_ctrl_inst\|sdram_read:sdram_read_inst\"" {  } { { "../rtl/sdram/sdram_ctrl.v" "sdram_read_inst" { Text "G:/GitHub_Repositories/FPGA/FPGA_Sobel/rtl/sdram/sdram_ctrl.v" 192 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766470482800 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "sdram_read.v(151) " "Verilog HDL Case Statement information at sdram_read.v(151): all case item expressions in this case statement are onehot" {  } { { "../rtl/sdram/sdram_read.v" "" { Text "G:/GitHub_Repositories/FPGA/FPGA_Sobel/rtl/sdram/sdram_read.v" 151 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1766470482801 "|ov5640_hdmi_1280x720|sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "sdram_read.v(172) " "Verilog HDL Case Statement information at sdram_read.v(172): all case item expressions in this case statement are onehot" {  } { { "../rtl/sdram/sdram_read.v" "" { Text "G:/GitHub_Repositories/FPGA/FPGA_Sobel/rtl/sdram/sdram_read.v" 172 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1766470482801 "|ov5640_hdmi_1280x720|sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sobel_top sobel_top:sobel_top_inst " "Elaborating entity \"sobel_top\" for hierarchy \"sobel_top:sobel_top_inst\"" {  } { { "../rtl/ov5640_hdmi_1280x720.v" "sobel_top_inst" { Text "G:/GitHub_Repositories/FPGA/FPGA_Sobel/rtl/ov5640_hdmi_1280x720.v" 201 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766470482808 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gray sobel_top:sobel_top_inst\|gray:gray_inst " "Elaborating entity \"gray\" for hierarchy \"sobel_top:sobel_top_inst\|gray:gray_inst\"" {  } { { "../rtl/sobel/sobel_top.v" "gray_inst" { Text "G:/GitHub_Repositories/FPGA/FPGA_Sobel/rtl/sobel/sobel_top.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766470482812 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 gray.v(19) " "Verilog HDL assignment warning at gray.v(19): truncated value with size 32 to match size of target (8)" {  } { { "../rtl/sobel/gray.v" "" { Text "G:/GitHub_Repositories/FPGA/FPGA_Sobel/rtl/sobel/gray.v" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1766470482812 "|ov5640_hdmi_1280x720|sobel_top:sobel_top_inst|gray:gray_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sobel sobel_top:sobel_top_inst\|sobel:sobel_inst " "Elaborating entity \"sobel\" for hierarchy \"sobel_top:sobel_top_inst\|sobel:sobel_inst\"" {  } { { "../rtl/sobel/sobel_top.v" "sobel_inst" { Text "G:/GitHub_Repositories/FPGA/FPGA_Sobel/rtl/sobel/sobel_top.v" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766470482817 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 11 sobel.v(199) " "Verilog HDL assignment warning at sobel.v(199): truncated value with size 12 to match size of target (11)" {  } { { "../rtl/sobel/sobel.v" "" { Text "G:/GitHub_Repositories/FPGA/FPGA_Sobel/rtl/sobel/sobel.v" 199 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1766470482819 "|ov5640_hdmi_1280x720|sobel_top:sobel_top_inst|sobel:sobel_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo_sobel sobel_top:sobel_top_inst\|sobel:sobel_inst\|fifo_sobel:fifo_sobel_inst1 " "Elaborating entity \"fifo_sobel\" for hierarchy \"sobel_top:sobel_top_inst\|sobel:sobel_inst\|fifo_sobel:fifo_sobel_inst1\"" {  } { { "../rtl/sobel/sobel.v" "fifo_sobel_inst1" { Text "G:/GitHub_Repositories/FPGA/FPGA_Sobel/rtl/sobel/sobel.v" 248 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766470482833 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo sobel_top:sobel_top_inst\|sobel:sobel_inst\|fifo_sobel:fifo_sobel_inst1\|scfifo:scfifo_component " "Elaborating entity \"scfifo\" for hierarchy \"sobel_top:sobel_top_inst\|sobel:sobel_inst\|fifo_sobel:fifo_sobel_inst1\|scfifo:scfifo_component\"" {  } { { "ip_core/fifo_sobel/fifo_sobel.v" "scfifo_component" { Text "G:/GitHub_Repositories/FPGA/FPGA_Sobel/project/ip_core/fifo_sobel/fifo_sobel.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766470482857 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sobel_top:sobel_top_inst\|sobel:sobel_inst\|fifo_sobel:fifo_sobel_inst1\|scfifo:scfifo_component " "Elaborated megafunction instantiation \"sobel_top:sobel_top_inst\|sobel:sobel_inst\|fifo_sobel:fifo_sobel_inst1\|scfifo:scfifo_component\"" {  } { { "ip_core/fifo_sobel/fifo_sobel.v" "" { Text "G:/GitHub_Repositories/FPGA/FPGA_Sobel/project/ip_core/fifo_sobel/fifo_sobel.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1766470482857 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sobel_top:sobel_top_inst\|sobel:sobel_inst\|fifo_sobel:fifo_sobel_inst1\|scfifo:scfifo_component " "Instantiated megafunction \"sobel_top:sobel_top_inst\|sobel:sobel_inst\|fifo_sobel:fifo_sobel_inst1\|scfifo:scfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register OFF " "Parameter \"add_ram_output_register\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766470482857 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766470482857 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 4096 " "Parameter \"lpm_numwords\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766470482857 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766470482857 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766470482857 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766470482857 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 12 " "Parameter \"lpm_widthu\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766470482857 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766470482857 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766470482857 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766470482857 ""}  } { { "ip_core/fifo_sobel/fifo_sobel.v" "" { Text "G:/GitHub_Repositories/FPGA/FPGA_Sobel/project/ip_core/fifo_sobel/fifo_sobel.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1766470482857 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_g741.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_g741.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_g741 " "Found entity 1: scfifo_g741" {  } { { "db/scfifo_g741.tdf" "" { Text "G:/GitHub_Repositories/FPGA/FPGA_Sobel/project/db/scfifo_g741.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1766470482887 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1766470482887 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_g741 sobel_top:sobel_top_inst\|sobel:sobel_inst\|fifo_sobel:fifo_sobel_inst1\|scfifo:scfifo_component\|scfifo_g741:auto_generated " "Elaborating entity \"scfifo_g741\" for hierarchy \"sobel_top:sobel_top_inst\|sobel:sobel_inst\|fifo_sobel:fifo_sobel_inst1\|scfifo:scfifo_component\|scfifo_g741:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "e:/quartusii_13.0/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766470482888 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_nd41.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_nd41.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_nd41 " "Found entity 1: a_dpfifo_nd41" {  } { { "db/a_dpfifo_nd41.tdf" "" { Text "G:/GitHub_Repositories/FPGA/FPGA_Sobel/project/db/a_dpfifo_nd41.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1766470482896 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1766470482896 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_nd41 sobel_top:sobel_top_inst\|sobel:sobel_inst\|fifo_sobel:fifo_sobel_inst1\|scfifo:scfifo_component\|scfifo_g741:auto_generated\|a_dpfifo_nd41:dpfifo " "Elaborating entity \"a_dpfifo_nd41\" for hierarchy \"sobel_top:sobel_top_inst\|sobel:sobel_inst\|fifo_sobel:fifo_sobel_inst1\|scfifo:scfifo_component\|scfifo_g741:auto_generated\|a_dpfifo_nd41:dpfifo\"" {  } { { "db/scfifo_g741.tdf" "dpfifo" { Text "G:/GitHub_Repositories/FPGA/FPGA_Sobel/project/db/scfifo_g741.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766470482897 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_1bf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_1bf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_1bf " "Found entity 1: a_fefifo_1bf" {  } { { "db/a_fefifo_1bf.tdf" "" { Text "G:/GitHub_Repositories/FPGA/FPGA_Sobel/project/db/a_fefifo_1bf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1766470482905 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1766470482905 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_1bf sobel_top:sobel_top_inst\|sobel:sobel_inst\|fifo_sobel:fifo_sobel_inst1\|scfifo:scfifo_component\|scfifo_g741:auto_generated\|a_dpfifo_nd41:dpfifo\|a_fefifo_1bf:fifo_state " "Elaborating entity \"a_fefifo_1bf\" for hierarchy \"sobel_top:sobel_top_inst\|sobel:sobel_inst\|fifo_sobel:fifo_sobel_inst1\|scfifo:scfifo_component\|scfifo_g741:auto_generated\|a_dpfifo_nd41:dpfifo\|a_fefifo_1bf:fifo_state\"" {  } { { "db/a_dpfifo_nd41.tdf" "fifo_state" { Text "G:/GitHub_Repositories/FPGA/FPGA_Sobel/project/db/a_dpfifo_nd41.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766470482907 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_qp7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_qp7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_qp7 " "Found entity 1: cntr_qp7" {  } { { "db/cntr_qp7.tdf" "" { Text "G:/GitHub_Repositories/FPGA/FPGA_Sobel/project/db/cntr_qp7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1766470482934 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1766470482934 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_qp7 sobel_top:sobel_top_inst\|sobel:sobel_inst\|fifo_sobel:fifo_sobel_inst1\|scfifo:scfifo_component\|scfifo_g741:auto_generated\|a_dpfifo_nd41:dpfifo\|a_fefifo_1bf:fifo_state\|cntr_qp7:count_usedw " "Elaborating entity \"cntr_qp7\" for hierarchy \"sobel_top:sobel_top_inst\|sobel:sobel_inst\|fifo_sobel:fifo_sobel_inst1\|scfifo:scfifo_component\|scfifo_g741:auto_generated\|a_dpfifo_nd41:dpfifo\|a_fefifo_1bf:fifo_state\|cntr_qp7:count_usedw\"" {  } { { "db/a_fefifo_1bf.tdf" "count_usedw" { Text "G:/GitHub_Repositories/FPGA/FPGA_Sobel/project/db/a_fefifo_1bf.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766470482935 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dpram_f811.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dpram_f811.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dpram_f811 " "Found entity 1: dpram_f811" {  } { { "db/dpram_f811.tdf" "" { Text "G:/GitHub_Repositories/FPGA/FPGA_Sobel/project/db/dpram_f811.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1766470482964 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1766470482964 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dpram_f811 sobel_top:sobel_top_inst\|sobel:sobel_inst\|fifo_sobel:fifo_sobel_inst1\|scfifo:scfifo_component\|scfifo_g741:auto_generated\|a_dpfifo_nd41:dpfifo\|dpram_f811:FIFOram " "Elaborating entity \"dpram_f811\" for hierarchy \"sobel_top:sobel_top_inst\|sobel:sobel_inst\|fifo_sobel:fifo_sobel_inst1\|scfifo:scfifo_component\|scfifo_g741:auto_generated\|a_dpfifo_nd41:dpfifo\|dpram_f811:FIFOram\"" {  } { { "db/a_dpfifo_nd41.tdf" "FIFOram" { Text "G:/GitHub_Repositories/FPGA/FPGA_Sobel/project/db/a_dpfifo_nd41.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766470482965 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_g3k1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_g3k1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_g3k1 " "Found entity 1: altsyncram_g3k1" {  } { { "db/altsyncram_g3k1.tdf" "" { Text "G:/GitHub_Repositories/FPGA/FPGA_Sobel/project/db/altsyncram_g3k1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1766470482995 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1766470482995 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_g3k1 sobel_top:sobel_top_inst\|sobel:sobel_inst\|fifo_sobel:fifo_sobel_inst1\|scfifo:scfifo_component\|scfifo_g741:auto_generated\|a_dpfifo_nd41:dpfifo\|dpram_f811:FIFOram\|altsyncram_g3k1:altsyncram1 " "Elaborating entity \"altsyncram_g3k1\" for hierarchy \"sobel_top:sobel_top_inst\|sobel:sobel_inst\|fifo_sobel:fifo_sobel_inst1\|scfifo:scfifo_component\|scfifo_g741:auto_generated\|a_dpfifo_nd41:dpfifo\|dpram_f811:FIFOram\|altsyncram_g3k1:altsyncram1\"" {  } { { "db/dpram_f811.tdf" "altsyncram1" { Text "G:/GitHub_Repositories/FPGA/FPGA_Sobel/project/db/dpram_f811.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766470482996 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_epb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_epb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_epb " "Found entity 1: cntr_epb" {  } { { "db/cntr_epb.tdf" "" { Text "G:/GitHub_Repositories/FPGA/FPGA_Sobel/project/db/cntr_epb.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1766470483024 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1766470483024 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_epb sobel_top:sobel_top_inst\|sobel:sobel_inst\|fifo_sobel:fifo_sobel_inst1\|scfifo:scfifo_component\|scfifo_g741:auto_generated\|a_dpfifo_nd41:dpfifo\|cntr_epb:rd_ptr_count " "Elaborating entity \"cntr_epb\" for hierarchy \"sobel_top:sobel_top_inst\|sobel:sobel_inst\|fifo_sobel:fifo_sobel_inst1\|scfifo:scfifo_component\|scfifo_g741:auto_generated\|a_dpfifo_nd41:dpfifo\|cntr_epb:rd_ptr_count\"" {  } { { "db/a_dpfifo_nd41.tdf" "rd_ptr_count" { Text "G:/GitHub_Repositories/FPGA/FPGA_Sobel/project/db/a_dpfifo_nd41.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766470483025 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "key_filter key_filter:key_filter_inst " "Elaborating entity \"key_filter\" for hierarchy \"key_filter:key_filter_inst\"" {  } { { "../rtl/ov5640_hdmi_1280x720.v" "key_filter_inst" { Text "G:/GitHub_Repositories/FPGA/FPGA_Sobel/rtl/ov5640_hdmi_1280x720.v" 210 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766470483059 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_ctrl vga_ctrl:vga_ctrl_inst " "Elaborating entity \"vga_ctrl\" for hierarchy \"vga_ctrl:vga_ctrl_inst\"" {  } { { "../rtl/ov5640_hdmi_1280x720.v" "vga_ctrl_inst" { Text "G:/GitHub_Repositories/FPGA/FPGA_Sobel/rtl/ov5640_hdmi_1280x720.v" 229 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766470483066 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hdmi_ctrl hdmi_ctrl:hdmi_ctrl_inst " "Elaborating entity \"hdmi_ctrl\" for hierarchy \"hdmi_ctrl:hdmi_ctrl_inst\"" {  } { { "../rtl/ov5640_hdmi_1280x720.v" "hdmi_ctrl_inst" { Text "G:/GitHub_Repositories/FPGA/FPGA_Sobel/rtl/ov5640_hdmi_1280x720.v" 251 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766470483072 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "encode hdmi_ctrl:hdmi_ctrl_inst\|encode:encode_inst0 " "Elaborating entity \"encode\" for hierarchy \"hdmi_ctrl:hdmi_ctrl_inst\|encode:encode_inst0\"" {  } { { "../rtl/hdmi/hdmi_ctrl.v" "encode_inst0" { Text "G:/GitHub_Repositories/FPGA/FPGA_Sobel/rtl/hdmi/hdmi_ctrl.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766470483076 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "par_to_ser hdmi_ctrl:hdmi_ctrl_inst\|par_to_ser:par_to_ser_inst0 " "Elaborating entity \"par_to_ser\" for hierarchy \"hdmi_ctrl:hdmi_ctrl_inst\|par_to_ser:par_to_ser_inst0\"" {  } { { "../rtl/hdmi/hdmi_ctrl.v" "par_to_ser_inst0" { Text "G:/GitHub_Repositories/FPGA/FPGA_Sobel/rtl/hdmi/hdmi_ctrl.v" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766470483085 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddio_out hdmi_ctrl:hdmi_ctrl_inst\|par_to_ser:par_to_ser_inst0\|ddio_out:ddio_out_inst0 " "Elaborating entity \"ddio_out\" for hierarchy \"hdmi_ctrl:hdmi_ctrl_inst\|par_to_ser:par_to_ser_inst0\|ddio_out:ddio_out_inst0\"" {  } { { "../rtl/hdmi/par_to_ser.v" "ddio_out_inst0" { Text "G:/GitHub_Repositories/FPGA/FPGA_Sobel/rtl/hdmi/par_to_ser.v" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766470483092 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altddio_out hdmi_ctrl:hdmi_ctrl_inst\|par_to_ser:par_to_ser_inst0\|ddio_out:ddio_out_inst0\|altddio_out:ALTDDIO_OUT_component " "Elaborating entity \"altddio_out\" for hierarchy \"hdmi_ctrl:hdmi_ctrl_inst\|par_to_ser:par_to_ser_inst0\|ddio_out:ddio_out_inst0\|altddio_out:ALTDDIO_OUT_component\"" {  } { { "ip_core/ddio_out/ddio_out.v" "ALTDDIO_OUT_component" { Text "G:/GitHub_Repositories/FPGA/FPGA_Sobel/project/ip_core/ddio_out/ddio_out.v" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766470484639 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "hdmi_ctrl:hdmi_ctrl_inst\|par_to_ser:par_to_ser_inst0\|ddio_out:ddio_out_inst0\|altddio_out:ALTDDIO_OUT_component " "Elaborated megafunction instantiation \"hdmi_ctrl:hdmi_ctrl_inst\|par_to_ser:par_to_ser_inst0\|ddio_out:ddio_out_inst0\|altddio_out:ALTDDIO_OUT_component\"" {  } { { "ip_core/ddio_out/ddio_out.v" "" { Text "G:/GitHub_Repositories/FPGA/FPGA_Sobel/project/ip_core/ddio_out/ddio_out.v" 64 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1766470484639 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "hdmi_ctrl:hdmi_ctrl_inst\|par_to_ser:par_to_ser_inst0\|ddio_out:ddio_out_inst0\|altddio_out:ALTDDIO_OUT_component " "Instantiated megafunction \"hdmi_ctrl:hdmi_ctrl_inst\|par_to_ser:par_to_ser_inst0\|ddio_out:ddio_out_inst0\|altddio_out:ALTDDIO_OUT_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "extend_oe_disable OFF " "Parameter \"extend_oe_disable\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766470484640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766470484640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "invert_output OFF " "Parameter \"invert_output\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766470484640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766470484640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altddio_out " "Parameter \"lpm_type\" = \"altddio_out\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766470484640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "oe_reg UNREGISTERED " "Parameter \"oe_reg\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766470484640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_high OFF " "Parameter \"power_up_high\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766470484640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 1 " "Parameter \"width\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766470484640 ""}  } { { "ip_core/ddio_out/ddio_out.v" "" { Text "G:/GitHub_Repositories/FPGA/FPGA_Sobel/project/ip_core/ddio_out/ddio_out.v" 64 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1766470484640 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ddio_out_p9j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/ddio_out_p9j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 ddio_out_p9j " "Found entity 1: ddio_out_p9j" {  } { { "db/ddio_out_p9j.tdf" "" { Text "G:/GitHub_Repositories/FPGA/FPGA_Sobel/project/db/ddio_out_p9j.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1766470484668 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1766470484668 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddio_out_p9j hdmi_ctrl:hdmi_ctrl_inst\|par_to_ser:par_to_ser_inst0\|ddio_out:ddio_out_inst0\|altddio_out:ALTDDIO_OUT_component\|ddio_out_p9j:auto_generated " "Elaborating entity \"ddio_out_p9j\" for hierarchy \"hdmi_ctrl:hdmi_ctrl_inst\|par_to_ser:par_to_ser_inst0\|ddio_out:ddio_out_inst0\|altddio_out:ALTDDIO_OUT_component\|ddio_out_p9j:auto_generated\"" {  } { { "altddio_out.tdf" "auto_generated" { Text "e:/quartusii_13.0/quartus/libraries/megafunctions/altddio_out.tdf" 100 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766470484669 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ov5640_top:ov5640_top_inst\|i2c_ctrl:i2c_ctrl_inst\|i2c_sda_reg " "LATCH primitive \"ov5640_top:ov5640_top_inst\|i2c_ctrl:i2c_ctrl_inst\|i2c_sda_reg\" is permanently enabled" {  } { { "../rtl/ov5640/i2c_ctrl.v" "" { Text "G:/GitHub_Repositories/FPGA/FPGA_Sobel/rtl/ov5640/i2c_ctrl.v" 79 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1766470485412 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ov5640_top:ov5640_top_inst\|i2c_ctrl:i2c_ctrl_inst\|i2c_sda_reg " "LATCH primitive \"ov5640_top:ov5640_top_inst\|i2c_ctrl:i2c_ctrl_inst\|i2c_sda_reg\" is permanently enabled" {  } { { "../rtl/ov5640/i2c_ctrl.v" "" { Text "G:/GitHub_Repositories/FPGA/FPGA_Sobel/rtl/ov5640/i2c_ctrl.v" 79 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1766470485446 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "3 " "Inferred 3 megafunctions from design logic" { { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "sobel_top:sobel_top_inst\|sobel:sobel_inst\|Add13 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"sobel_top:sobel_top_inst\|sobel:sobel_inst\|Add13\"" {  } { { "../rtl/sobel/sobel.v" "Add13" { Text "G:/GitHub_Repositories/FPGA/FPGA_Sobel/rtl/sobel/sobel.v" 199 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1766470485580 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "sobel_top:sobel_top_inst\|gray:gray_inst\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"sobel_top:sobel_top_inst\|gray:gray_inst\|Mult1\"" {  } { { "../rtl/sobel/gray.v" "Mult1" { Text "G:/GitHub_Repositories/FPGA/FPGA_Sobel/rtl/sobel/gray.v" 19 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1766470485580 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "sobel_top:sobel_top_inst\|gray:gray_inst\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"sobel_top:sobel_top_inst\|gray:gray_inst\|Mult0\"" {  } { { "../rtl/sobel/gray.v" "Mult0" { Text "G:/GitHub_Repositories/FPGA/FPGA_Sobel/rtl/sobel/gray.v" 19 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1766470485580 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1766470485580 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sobel_top:sobel_top_inst\|sobel:sobel_inst\|lpm_add_sub:Add13 " "Elaborated megafunction instantiation \"sobel_top:sobel_top_inst\|sobel:sobel_inst\|lpm_add_sub:Add13\"" {  } { { "../rtl/sobel/sobel.v" "" { Text "G:/GitHub_Repositories/FPGA/FPGA_Sobel/rtl/sobel/sobel.v" 199 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1766470485606 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sobel_top:sobel_top_inst\|sobel:sobel_inst\|lpm_add_sub:Add13 " "Instantiated megafunction \"sobel_top:sobel_top_inst\|sobel:sobel_inst\|lpm_add_sub:Add13\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 11 " "Parameter \"LPM_WIDTH\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766470485606 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION DEFAULT " "Parameter \"LPM_DIRECTION\" = \"DEFAULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766470485606 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766470485606 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ONE_INPUT_IS_CONSTANT NO " "Parameter \"ONE_INPUT_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766470485606 ""}  } { { "../rtl/sobel/sobel.v" "" { Text "G:/GitHub_Repositories/FPGA/FPGA_Sobel/rtl/sobel/sobel.v" 199 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1766470485606 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_mvi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_mvi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_mvi " "Found entity 1: add_sub_mvi" {  } { { "db/add_sub_mvi.tdf" "" { Text "G:/GitHub_Repositories/FPGA/FPGA_Sobel/project/db/add_sub_mvi.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1766470485635 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1766470485635 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sobel_top:sobel_top_inst\|gray:gray_inst\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"sobel_top:sobel_top_inst\|gray:gray_inst\|lpm_mult:Mult1\"" {  } { { "../rtl/sobel/gray.v" "" { Text "G:/GitHub_Repositories/FPGA/FPGA_Sobel/rtl/sobel/gray.v" 19 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1766470486866 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sobel_top:sobel_top_inst\|gray:gray_inst\|lpm_mult:Mult1 " "Instantiated megafunction \"sobel_top:sobel_top_inst\|gray:gray_inst\|lpm_mult:Mult1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 6 " "Parameter \"LPM_WIDTHA\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766470486866 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 8 " "Parameter \"LPM_WIDTHB\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766470486866 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 14 " "Parameter \"LPM_WIDTHP\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766470486866 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 14 " "Parameter \"LPM_WIDTHR\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766470486866 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766470486866 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766470486866 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766470486866 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766470486866 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766470486866 ""}  } { { "../rtl/sobel/gray.v" "" { Text "G:/GitHub_Repositories/FPGA/FPGA_Sobel/rtl/sobel/gray.v" 19 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1766470486866 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "sobel_top:sobel_top_inst\|gray:gray_inst\|lpm_mult:Mult1\|multcore:mult_core sobel_top:sobel_top_inst\|gray:gray_inst\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"sobel_top:sobel_top_inst\|gray:gray_inst\|lpm_mult:Mult1\|multcore:mult_core\", which is child of megafunction instantiation \"sobel_top:sobel_top_inst\|gray:gray_inst\|lpm_mult:Mult1\"" {  } { { "lpm_mult.tdf" "" { Text "e:/quartusii_13.0/quartus/libraries/megafunctions/lpm_mult.tdf" 307 5 0 } } { "../rtl/sobel/gray.v" "" { Text "G:/GitHub_Repositories/FPGA/FPGA_Sobel/rtl/sobel/gray.v" 19 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766470486883 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "sobel_top:sobel_top_inst\|gray:gray_inst\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder sobel_top:sobel_top_inst\|gray:gray_inst\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"sobel_top:sobel_top_inst\|gray:gray_inst\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"sobel_top:sobel_top_inst\|gray:gray_inst\|lpm_mult:Mult1\"" {  } { { "multcore.tdf" "" { Text "e:/quartusii_13.0/quartus/libraries/megafunctions/multcore.tdf" 228 7 0 } } { "../rtl/sobel/gray.v" "" { Text "G:/GitHub_Repositories/FPGA/FPGA_Sobel/rtl/sobel/gray.v" 19 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766470486894 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "sobel_top:sobel_top_inst\|gray:gray_inst\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] sobel_top:sobel_top_inst\|gray:gray_inst\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"sobel_top:sobel_top_inst\|gray:gray_inst\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"sobel_top:sobel_top_inst\|gray:gray_inst\|lpm_mult:Mult1\"" {  } { { "mpar_add.tdf" "" { Text "e:/quartusii_13.0/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "../rtl/sobel/gray.v" "" { Text "G:/GitHub_Repositories/FPGA/FPGA_Sobel/rtl/sobel/gray.v" 19 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766470486898 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_lgh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_lgh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_lgh " "Found entity 1: add_sub_lgh" {  } { { "db/add_sub_lgh.tdf" "" { Text "G:/GitHub_Repositories/FPGA/FPGA_Sobel/project/db/add_sub_lgh.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1766470486928 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1766470486928 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "sobel_top:sobel_top_inst\|gray:gray_inst\|lpm_mult:Mult1\|altshift:external_latency_ffs sobel_top:sobel_top_inst\|gray:gray_inst\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"sobel_top:sobel_top_inst\|gray:gray_inst\|lpm_mult:Mult1\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"sobel_top:sobel_top_inst\|gray:gray_inst\|lpm_mult:Mult1\"" {  } { { "lpm_mult.tdf" "" { Text "e:/quartusii_13.0/quartus/libraries/megafunctions/lpm_mult.tdf" 350 4 0 } } { "../rtl/sobel/gray.v" "" { Text "G:/GitHub_Repositories/FPGA/FPGA_Sobel/rtl/sobel/gray.v" 19 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766470486952 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sobel_top:sobel_top_inst\|gray:gray_inst\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"sobel_top:sobel_top_inst\|gray:gray_inst\|lpm_mult:Mult0\"" {  } { { "../rtl/sobel/gray.v" "" { Text "G:/GitHub_Repositories/FPGA/FPGA_Sobel/rtl/sobel/gray.v" 19 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1766470486960 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sobel_top:sobel_top_inst\|gray:gray_inst\|lpm_mult:Mult0 " "Instantiated megafunction \"sobel_top:sobel_top_inst\|gray:gray_inst\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 5 " "Parameter \"LPM_WIDTHA\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766470486960 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 7 " "Parameter \"LPM_WIDTHB\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766470486960 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 12 " "Parameter \"LPM_WIDTHP\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766470486960 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 12 " "Parameter \"LPM_WIDTHR\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766470486960 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766470486960 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766470486960 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766470486960 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766470486960 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766470486960 ""}  } { { "../rtl/sobel/gray.v" "" { Text "G:/GitHub_Repositories/FPGA/FPGA_Sobel/rtl/sobel/gray.v" 19 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1766470486960 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "sobel_top:sobel_top_inst\|gray:gray_inst\|lpm_mult:Mult0\|multcore:mult_core sobel_top:sobel_top_inst\|gray:gray_inst\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"sobel_top:sobel_top_inst\|gray:gray_inst\|lpm_mult:Mult0\|multcore:mult_core\", which is child of megafunction instantiation \"sobel_top:sobel_top_inst\|gray:gray_inst\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "e:/quartusii_13.0/quartus/libraries/megafunctions/lpm_mult.tdf" 307 5 0 } } { "../rtl/sobel/gray.v" "" { Text "G:/GitHub_Repositories/FPGA/FPGA_Sobel/rtl/sobel/gray.v" 19 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766470486962 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "sobel_top:sobel_top_inst\|gray:gray_inst\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder sobel_top:sobel_top_inst\|gray:gray_inst\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"sobel_top:sobel_top_inst\|gray:gray_inst\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"sobel_top:sobel_top_inst\|gray:gray_inst\|lpm_mult:Mult0\"" {  } { { "multcore.tdf" "" { Text "e:/quartusii_13.0/quartus/libraries/megafunctions/multcore.tdf" 228 7 0 } } { "../rtl/sobel/gray.v" "" { Text "G:/GitHub_Repositories/FPGA/FPGA_Sobel/rtl/sobel/gray.v" 19 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766470486964 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "sobel_top:sobel_top_inst\|gray:gray_inst\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] sobel_top:sobel_top_inst\|gray:gray_inst\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"sobel_top:sobel_top_inst\|gray:gray_inst\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"sobel_top:sobel_top_inst\|gray:gray_inst\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "e:/quartusii_13.0/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "../rtl/sobel/gray.v" "" { Text "G:/GitHub_Repositories/FPGA/FPGA_Sobel/rtl/sobel/gray.v" 19 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766470486966 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_kgh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_kgh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_kgh " "Found entity 1: add_sub_kgh" {  } { { "db/add_sub_kgh.tdf" "" { Text "G:/GitHub_Repositories/FPGA/FPGA_Sobel/project/db/add_sub_kgh.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1766470486992 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1766470486992 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "sobel_top:sobel_top_inst\|gray:gray_inst\|lpm_mult:Mult0\|altshift:external_latency_ffs sobel_top:sobel_top_inst\|gray:gray_inst\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"sobel_top:sobel_top_inst\|gray:gray_inst\|lpm_mult:Mult0\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"sobel_top:sobel_top_inst\|gray:gray_inst\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "e:/quartusii_13.0/quartus/libraries/megafunctions/lpm_mult.tdf" 350 4 0 } } { "../rtl/sobel/gray.v" "" { Text "G:/GitHub_Repositories/FPGA/FPGA_Sobel/rtl/sobel/gray.v" 19 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766470486995 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1766470487265 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../rtl/sdram/sdram_write.v" "" { Text "G:/GitHub_Repositories/FPGA/FPGA_Sobel/rtl/sdram/sdram_write.v" 161 -1 0 } } { "../rtl/sdram/sdram_a_ref.v" "" { Text "G:/GitHub_Repositories/FPGA/FPGA_Sobel/rtl/sdram/sdram_a_ref.v" 175 -1 0 } } { "../rtl/sdram/sdram_init.v" "" { Text "G:/GitHub_Repositories/FPGA/FPGA_Sobel/rtl/sdram/sdram_init.v" 181 -1 0 } } { "../rtl/sdram/sdram_read.v" "" { Text "G:/GitHub_Repositories/FPGA/FPGA_Sobel/rtl/sdram/sdram_read.v" 172 -1 0 } } { "../rtl/ov5640/i2c_ctrl.v" "" { Text "G:/GitHub_Repositories/FPGA/FPGA_Sobel/rtl/ov5640/i2c_ctrl.v" 36 -1 0 } } { "db/dcfifo_3fk1.tdf" "" { Text "G:/GitHub_Repositories/FPGA/FPGA_Sobel/project/db/dcfifo_3fk1.tdf" 65 2 0 } } { "db/dcfifo_3fk1.tdf" "" { Text "G:/GitHub_Repositories/FPGA/FPGA_Sobel/project/db/dcfifo_3fk1.tdf" 69 2 0 } } { "db/a_graycounter_677.tdf" "" { Text "G:/GitHub_Repositories/FPGA/FPGA_Sobel/project/db/a_graycounter_677.tdf" 32 2 0 } } { "db/a_graycounter_2lc.tdf" "" { Text "G:/GitHub_Repositories/FPGA/FPGA_Sobel/project/db/a_graycounter_2lc.tdf" 32 2 0 } } { "db/a_graycounter_677.tdf" "" { Text "G:/GitHub_Repositories/FPGA/FPGA_Sobel/project/db/a_graycounter_677.tdf" 46 2 0 } } { "db/a_graycounter_2lc.tdf" "" { Text "G:/GitHub_Repositories/FPGA/FPGA_Sobel/project/db/a_graycounter_2lc.tdf" 46 2 0 } } { "../rtl/vga_ctrl.v" "" { Text "G:/GitHub_Repositories/FPGA/FPGA_Sobel/rtl/vga_ctrl.v" 71 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1766470487309 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1766470487309 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "ov5640_rst_n VCC " "Pin \"ov5640_rst_n\" is stuck at VCC" {  } { { "../rtl/ov5640_hdmi_1280x720.v" "" { Text "G:/GitHub_Repositories/FPGA/FPGA_Sobel/rtl/ov5640_hdmi_1280x720.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1766470487769 "|ov5640_hdmi_1280x720|ov5640_rst_n"} { "Warning" "WMLS_MLS_STUCK_PIN" "ov5640_pwdn GND " "Pin \"ov5640_pwdn\" is stuck at GND" {  } { { "../rtl/ov5640_hdmi_1280x720.v" "" { Text "G:/GitHub_Repositories/FPGA/FPGA_Sobel/rtl/ov5640_hdmi_1280x720.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1766470487769 "|ov5640_hdmi_1280x720|ov5640_pwdn"} { "Warning" "WMLS_MLS_STUCK_PIN" "sdram_cke VCC " "Pin \"sdram_cke\" is stuck at VCC" {  } { { "../rtl/ov5640_hdmi_1280x720.v" "" { Text "G:/GitHub_Repositories/FPGA/FPGA_Sobel/rtl/ov5640_hdmi_1280x720.v" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1766470487769 "|ov5640_hdmi_1280x720|sdram_cke"} { "Warning" "WMLS_MLS_STUCK_PIN" "sdram_cs_n GND " "Pin \"sdram_cs_n\" is stuck at GND" {  } { { "../rtl/ov5640_hdmi_1280x720.v" "" { Text "G:/GitHub_Repositories/FPGA/FPGA_Sobel/rtl/ov5640_hdmi_1280x720.v" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1766470487769 "|ov5640_hdmi_1280x720|sdram_cs_n"} { "Warning" "WMLS_MLS_STUCK_PIN" "sdram_dqm\[0\] GND " "Pin \"sdram_dqm\[0\]\" is stuck at GND" {  } { { "../rtl/ov5640_hdmi_1280x720.v" "" { Text "G:/GitHub_Repositories/FPGA/FPGA_Sobel/rtl/ov5640_hdmi_1280x720.v" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1766470487769 "|ov5640_hdmi_1280x720|sdram_dqm[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sdram_dqm\[1\] GND " "Pin \"sdram_dqm\[1\]\" is stuck at GND" {  } { { "../rtl/ov5640_hdmi_1280x720.v" "" { Text "G:/GitHub_Repositories/FPGA/FPGA_Sobel/rtl/ov5640_hdmi_1280x720.v" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1766470487769 "|ov5640_hdmi_1280x720|sdram_dqm[1]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1766470487769 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1766470487912 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "21 " "21 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1766470489839 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "G:/GitHub_Repositories/FPGA/FPGA_Sobel/project/output_files/ov5640_hdmi_1280x720.map.smsg " "Generated suppressed messages file G:/GitHub_Repositories/FPGA/FPGA_Sobel/project/output_files/ov5640_hdmi_1280x720.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1766470490042 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "2 0 2 0 0 " "Adding 2 node(s), including 0 DDIO, 2 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1766470491957 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1766470491957 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2448 " "Implemented 2448 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "14 " "Implemented 14 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1766470495412 ""} { "Info" "ICUT_CUT_TM_OPINS" "34 " "Implemented 34 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1766470495412 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "17 " "Implemented 17 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1766470495412 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2325 " "Implemented 2325 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1766470495412 ""} { "Info" "ICUT_CUT_TM_RAMS" "48 " "Implemented 48 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1766470495412 ""} { "Info" "ICUT_CUT_TM_PLLS" "2 " "Implemented 2 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Quartus II" 0 -1 1766470495412 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1766470495412 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 21 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 21 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4679 " "Peak virtual memory: 4679 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1766470495433 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 23 14:14:55 2025 " "Processing ended: Tue Dec 23 14:14:55 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1766470495433 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:20 " "Elapsed time: 00:00:20" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1766470495433 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1766470495433 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1766470495433 ""}
