module gate4(X, Y, Z, M);

input X, Y, Z;
output M;
wire T1, T2, Ybar, Zbar;

not (Ybar, Y), (Zbar, Z) ;
and (T1, Ybar, Z), (T2, Y, Z), (T3, X, Z);
or (M, T1, T2, T3);

end
endmodule