[Inputs]
WE
CLK
=DATA[15:0]=
=ADDRrd[7:0]=
=ADDRwr[7:0]=
[Outputs]
=Q[15:0]=
[BiDir]
[ATTRIBUTES]
VeriModel ram_xlx

