--------------------------------------------------------------------------------
-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--------------------------------------------------------------------------------
--   ____  ____ 
--  /   /\/   / 
-- /___/  \  /    Vendor: Xilinx 
-- \   \   \/     Version : 14.7
--  \   \         Application : sch2hdl
--  /   /         Filename : DLX_ioSimul.vhf
-- /___/   /\     Timestamp : 06/24/2020 17:38:54
-- \   \  /  \ 
--  \___\/\___\ 
--
--Command: sch2hdl -intstyle ise -family spartan6 -flat -suppress -vhdl E:/adlx/C2/SOURCE_S25/DLX_ioSimul.vhf -w E:/adlx/C2/SOURCE_S25/DLX_ioSimul.sch
--Design Name: DLX_ioSimul
--Device: spartan6
--Purpose:
--    This vhdl netlist is translated from an ECS schematic. It can be 
--    synthesized and simulated, but it should not be modified. 
--
----- CELL M2_1_HXILINX_DLX_ioSimul -----
  
library IEEE;
use IEEE.STD_LOGIC_1164.all;

entity M2_1_HXILINX_DLX_ioSimul is
  
port(
    O   : out std_logic;

    D0  : in std_logic;
    D1  : in std_logic;
    S0  : in std_logic
  );
end M2_1_HXILINX_DLX_ioSimul;

architecture M2_1_HXILINX_DLX_ioSimul_V of M2_1_HXILINX_DLX_ioSimul is
begin
  process (D0, D1, S0)
  begin
    case S0 is
    when '0' => O <= D0;
    when '1' => O <= D1;
    when others => NULL;
    end case;
    end process; 
end M2_1_HXILINX_DLX_ioSimul_V;
----- CELL ADSU16_HXILINX_DLX_ioSimul -----
  
library IEEE;
use IEEE.STD_LOGIC_1164.all;
use ieee.std_logic_arith.all;
use ieee.std_logic_unsigned.all;

entity ADSU16_HXILINX_DLX_ioSimul is
port(
    CO   : out std_logic;
    OFL  : out std_logic;
    S    : out std_logic_vector(15 downto 0);

    A    : in std_logic_vector(15 downto 0);
    ADD  : in std_logic;
    B    : in std_logic_vector(15 downto 0);
    CI   : in std_logic
  );
end ADSU16_HXILINX_DLX_ioSimul;

architecture ADSU16_HXILINX_DLX_ioSimul_V of ADSU16_HXILINX_DLX_ioSimul is

begin
  adsu_p : process (A, ADD, B, CI)
    variable adsu_tmp : std_logic_vector(16 downto 0);
  begin
    if(ADD = '1') then
     adsu_tmp := conv_std_logic_vector((conv_integer(A) + conv_integer(B) + conv_integer(CI)),17);
    else
     adsu_tmp := conv_std_logic_vector((conv_integer(A) - conv_integer(not CI) - conv_integer(B)),17);
  end if;
      
  S   <= adsu_tmp(15 downto 0);
   
  if (ADD='1') then
    CO <= adsu_tmp(16);
    OFL <=  ( A(15) and B(15) and (not adsu_tmp(15)) ) or ( (not A(15)) and (not B(15)) and adsu_tmp(15) );  
  else
    CO <= not adsu_tmp(16);
    OFL <=  ( A(15) and (not B(15)) and (not adsu_tmp(15)) ) or ( (not A(15)) and B(15) and adsu_tmp(15) );  
  end if;
 
  end process;
  
end ADSU16_HXILINX_DLX_ioSimul_V;

library ieee;
use ieee.std_logic_1164.ALL;
use ieee.numeric_std.ALL;
library UNISIM;
use UNISIM.Vcomponents.ALL;

entity CSA32_MUSER_DLX_ioSimul is
   port ( A       : in    std_logic_vector (31 downto 0); 
          B       : in    std_logic_vector (31 downto 0); 
          SUB     : in    std_logic; 
          ALU_OUT : out   std_logic_vector (31 downto 0); 
          NEG     : out   std_logic);
end CSA32_MUSER_DLX_ioSimul;

architecture BEHAVIORAL of CSA32_MUSER_DLX_ioSimul is
   attribute HU_SET     : string ;
   attribute BOX_TYPE   : string ;
   signal Ck      : std_logic;
   signal Cn      : std_logic;
   signal Cn0     : std_logic;
   signal Cn1     : std_logic;
   signal N_SUB   : std_logic;
   signal XLXN_13 : std_logic;
   signal XLXN_17 : std_logic;
   signal XLXN_23 : std_logic;
   signal XLXN_24 : std_logic_vector (15 downto 0);
   signal XLXN_26 : std_logic;
   signal XLXN_29 : std_logic;
   signal XLXN_54 : std_logic_vector (15 downto 0);
   component ADSU16_HXILINX_DLX_ioSimul
      port ( A   : in    std_logic_vector (15 downto 0); 
             ADD : in    std_logic; 
             B   : in    std_logic_vector (15 downto 0); 
             CI  : in    std_logic; 
             CO  : out   std_logic; 
             OFL : out   std_logic; 
             S   : out   std_logic_vector (15 downto 0));
   end component;
   
   component GND
      port ( G : out   std_logic);
   end component;
   attribute BOX_TYPE of GND : component is "BLACK_BOX";
   
   component VCC
      port ( P : out   std_logic);
   end component;
   attribute BOX_TYPE of VCC : component is "BLACK_BOX";
   
   component INV
      port ( I : in    std_logic; 
             O : out   std_logic);
   end component;
   attribute BOX_TYPE of INV : component is "BLACK_BOX";
   
   component MUX16bit
      port ( sel : in    std_logic; 
             A   : in    std_logic_vector (15 downto 0); 
             B   : in    std_logic_vector (15 downto 0); 
             O   : out   std_logic_vector (15 downto 0));
   end component;
   
   component XOR4
      port ( I0 : in    std_logic; 
             I1 : in    std_logic; 
             I2 : in    std_logic; 
             I3 : in    std_logic; 
             O  : out   std_logic);
   end component;
   attribute BOX_TYPE of XOR4 : component is "BLACK_BOX";
   
   component M2_1_HXILINX_DLX_ioSimul
      port ( D0 : in    std_logic; 
             D1 : in    std_logic; 
             S0 : in    std_logic; 
             O  : out   std_logic);
   end component;
   
   attribute HU_SET of XLXI_1 : label is "XLXI_1_0";
   attribute HU_SET of XLXI_2 : label is "XLXI_2_1";
   attribute HU_SET of XLXI_3 : label is "XLXI_3_2";
   attribute HU_SET of XLXI_15 : label is "XLXI_15_3";
begin
   XLXI_1 : ADSU16_HXILINX_DLX_ioSimul
      port map (A(15 downto 0)=>A(31 downto 16),
                ADD=>N_SUB,
                B(15 downto 0)=>B(31 downto 16),
                CI=>XLXN_13,
                CO=>Cn1,
                OFL=>XLXN_23,
                S(15 downto 0)=>XLXN_24(15 downto 0));
   
   XLXI_2 : ADSU16_HXILINX_DLX_ioSimul
      port map (A(15 downto 0)=>A(31 downto 16),
                ADD=>N_SUB,
                B(15 downto 0)=>B(31 downto 16),
                CI=>XLXN_17,
                CO=>Cn0,
                OFL=>XLXN_26,
                S(15 downto 0)=>XLXN_54(15 downto 0));
   
   XLXI_3 : ADSU16_HXILINX_DLX_ioSimul
      port map (A(15 downto 0)=>A(15 downto 0),
                ADD=>N_SUB,
                B(15 downto 0)=>B(15 downto 0),
                CI=>SUB,
                CO=>Ck,
                OFL=>XLXN_29,
                S(15 downto 0)=>ALU_OUT(15 downto 0));
   
   XLXI_8 : GND
      port map (G=>XLXN_17);
   
   XLXI_9 : VCC
      port map (P=>XLXN_13);
   
   XLXI_10 : INV
      port map (I=>SUB,
                O=>N_SUB);
   
   XLXI_11 : MUX16bit
      port map (A(15 downto 0)=>XLXN_54(15 downto 0),
                B(15 downto 0)=>XLXN_24(15 downto 0),
                sel=>Ck,
                O(15 downto 0)=>ALU_OUT(31 downto 16));
   
   XLXI_14 : XOR4
      port map (I0=>Cn,
                I1=>SUB,
                I2=>B(31),
                I3=>A(31),
                O=>NEG);
   
   XLXI_15 : M2_1_HXILINX_DLX_ioSimul
      port map (D0=>Cn0,
                D1=>Cn1,
                S0=>Ck,
                O=>Cn);
   
end BEHAVIORAL;



library ieee;
use ieee.std_logic_1164.ALL;
use ieee.numeric_std.ALL;
library UNISIM;
use UNISIM.Vcomponents.ALL;

entity Comparator32_MUSER_DLX_ioSimul is
   port ( F        : in    std_logic_vector (2 downto 0); 
          neg      : in    std_logic; 
          S        : in    std_logic_vector (31 downto 0); 
          COMP_OUT : out   std_logic);
end Comparator32_MUSER_DLX_ioSimul;

architecture BEHAVIORAL of Comparator32_MUSER_DLX_ioSimul is
   attribute BOX_TYPE   : string ;
   signal XLXN_12  : std_logic;
   signal XLXN_15  : std_logic;
   signal XLXN_23  : std_logic;
   signal XLXN_24  : std_logic;
   signal XLXN_44  : std_logic;
   signal XLXN_45  : std_logic;
   signal XLXN_48  : std_logic;
   signal XLXN_49  : std_logic;
   component AEQZ
      port ( Din   : in    std_logic_vector (31 downto 0); 
             A_eqz : out   std_logic);
   end component;
   
   component INV
      port ( I : in    std_logic; 
             O : out   std_logic);
   end component;
   attribute BOX_TYPE of INV : component is "BLACK_BOX";
   
   component AND2
      port ( I0 : in    std_logic; 
             I1 : in    std_logic; 
             O  : out   std_logic);
   end component;
   attribute BOX_TYPE of AND2 : component is "BLACK_BOX";
   
   component OR2
      port ( I0 : in    std_logic; 
             I1 : in    std_logic; 
             O  : out   std_logic);
   end component;
   attribute BOX_TYPE of OR2 : component is "BLACK_BOX";
   
begin
   XLXI_1 : AEQZ
      port map (Din(31 downto 0)=>S(31 downto 0),
                A_eqz=>XLXN_12);
   
   XLXI_3 : INV
      port map (I=>neg,
                O=>XLXN_23);
   
   XLXI_4 : AND2
      port map (I0=>XLXN_12,
                I1=>F(1),
                O=>XLXN_15);
   
   XLXI_5 : AND2
      port map (I0=>neg,
                I1=>F(2),
                O=>XLXN_45);
   
   XLXI_6 : AND2
      port map (I0=>XLXN_23,
                I1=>F(0),
                O=>XLXN_24);
   
   XLXI_7 : AND2
      port map (I0=>XLXN_44,
                I1=>XLXN_24,
                O=>XLXN_49);
   
   XLXI_8 : OR2
      port map (I0=>XLXN_45,
                I1=>XLXN_15,
                O=>XLXN_48);
   
   XLXI_9 : OR2
      port map (I0=>XLXN_49,
                I1=>XLXN_48,
                O=>COMP_OUT);
   
   XLXI_14 : INV
      port map (I=>XLXN_12,
                O=>XLXN_44);
   
end BEHAVIORAL;



library ieee;
use ieee.std_logic_1164.ALL;
use ieee.numeric_std.ALL;
library UNISIM;
use UNISIM.Vcomponents.ALL;

entity ALU_Envi_MUSER_DLX_ioSimul is
   port ( A      : in    std_logic_vector (31 downto 0); 
          add    : in    std_logic; 
          ALUF   : in    std_logic_vector (2 downto 0); 
          B      : in    std_logic_vector (31 downto 0); 
          test   : in    std_logic; 
          ALUOUT : out   std_logic_vector (31 downto 0));
end ALU_Envi_MUSER_DLX_ioSimul;

architecture BEHAVIORAL of ALU_Envi_MUSER_DLX_ioSimul is
   attribute BOX_TYPE   : string ;
   signal F       : std_logic_vector (2 downto 0);
   signal neg     : std_logic;
   signal S       : std_logic_vector (31 downto 0);
   signal sub     : std_logic;
   signal XLXN_10 : std_logic_vector (31 downto 0);
   signal XLXN_11 : std_logic_vector (31 downto 0);
   signal XLXN_18 : std_logic_vector (2 downto 0);
   signal XLXN_34 : std_logic_vector (31 downto 0);
   signal XLXN_36 : std_logic_vector (31 downto 0);
   signal XLXN_40 : std_logic_vector (31 downto 0);
   signal XLXN_46 : std_logic;
   signal XLXN_47 : std_logic;
   signal XLXN_69 : std_logic_vector (31 downto 0);
   signal XLXN_70 : std_logic_vector (31 downto 0);
   component OR32
      port ( A : in    std_logic_vector (31 downto 0); 
             B : in    std_logic_vector (31 downto 0); 
             O : out   std_logic_vector (31 downto 0));
   end component;
   
   component XOR32
      port ( A : in    std_logic_vector (31 downto 0); 
             B : in    std_logic_vector (31 downto 0); 
             O : out   std_logic_vector (31 downto 0));
   end component;
   
   component MUX32bit
      port ( sel : in    std_logic; 
             A   : in    std_logic_vector (31 downto 0); 
             B   : in    std_logic_vector (31 downto 0); 
             O   : out   std_logic_vector (31 downto 0));
   end component;
   
   component MUX3BIT
      port ( sel : in    std_logic; 
             A0  : in    std_logic_vector (2 downto 0); 
             A1  : in    std_logic_vector (2 downto 0); 
             O   : out   std_logic_vector (2 downto 0));
   end component;
   
   component Const_011
      port ( constOut : out   std_logic_vector (2 downto 0));
   end component;
   
   component AND32
      port ( A : in    std_logic_vector (31 downto 0); 
             B : in    std_logic_vector (31 downto 0); 
             O : out   std_logic_vector (31 downto 0));
   end component;
   
   component Comparator32_MUSER_DLX_ioSimul
      port ( S        : in    std_logic_vector (31 downto 0); 
             F        : in    std_logic_vector (2 downto 0); 
             neg      : in    std_logic; 
             COMP_OUT : out   std_logic);
   end component;
   
   component INV
      port ( I : in    std_logic; 
             O : out   std_logic);
   end component;
   attribute BOX_TYPE of INV : component is "BLACK_BOX";
   
   component OR2
      port ( I0 : in    std_logic; 
             I1 : in    std_logic; 
             O  : out   std_logic);
   end component;
   attribute BOX_TYPE of OR2 : component is "BLACK_BOX";
   
   component compout1to32
      port ( compsing  : in    std_logic; 
             compmulti : out   std_logic_vector (31 downto 0));
   end component;
   
   component CSA32_MUSER_DLX_ioSimul
      port ( A       : in    std_logic_vector (31 downto 0); 
             SUB     : in    std_logic; 
             B       : in    std_logic_vector (31 downto 0); 
             ALU_OUT : out   std_logic_vector (31 downto 0); 
             NEG     : out   std_logic);
   end component;
   
begin
   XLXI_1 : OR32
      port map (A(31 downto 0)=>A(31 downto 0),
                B(31 downto 0)=>B(31 downto 0),
                O(31 downto 0)=>XLXN_10(31 downto 0));
   
   XLXI_2 : XOR32
      port map (A(31 downto 0)=>A(31 downto 0),
                B(31 downto 0)=>B(31 downto 0),
                O(31 downto 0)=>XLXN_11(31 downto 0));
   
   XLXI_3 : MUX32bit
      port map (A(31 downto 0)=>XLXN_11(31 downto 0),
                B(31 downto 0)=>XLXN_10(31 downto 0),
                sel=>F(0),
                O(31 downto 0)=>XLXN_36(31 downto 0));
   
   XLXI_5 : MUX3BIT
      port map (A0(2 downto 0)=>ALUF(2 downto 0),
                A1(2 downto 0)=>XLXN_18(2 downto 0),
                sel=>add,
                O(2 downto 0)=>F(2 downto 0));
   
   XLXI_7 : Const_011
      port map (constOut(2 downto 0)=>XLXN_18(2 downto 0));
   
   XLXI_13 : AND32
      port map (A(31 downto 0)=>A(31 downto 0),
                B(31 downto 0)=>B(31 downto 0),
                O(31 downto 0)=>XLXN_34(31 downto 0));
   
   XLXI_14 : MUX32bit
      port map (A(31 downto 0)=>XLXN_36(31 downto 0),
                B(31 downto 0)=>XLXN_34(31 downto 0),
                sel=>F(1),
                O(31 downto 0)=>XLXN_40(31 downto 0));
   
   XLXI_15 : MUX32bit
      port map (A(31 downto 0)=>S(31 downto 0),
                B(31 downto 0)=>XLXN_40(31 downto 0),
                sel=>F(2),
                O(31 downto 0)=>XLXN_69(31 downto 0));
   
   XLXI_16 : Comparator32_MUSER_DLX_ioSimul
      port map (F(2 downto 0)=>F(2 downto 0),
                neg=>neg,
                S(31 downto 0)=>S(31 downto 0),
                COMP_OUT=>XLXN_46);
   
   XLXI_17 : INV
      port map (I=>F(0),
                O=>XLXN_47);
   
   XLXI_18 : OR2
      port map (I0=>test,
                I1=>XLXN_47,
                O=>sub);
   
   XLXI_22 : compout1to32
      port map (compsing=>XLXN_46,
                compmulti(31 downto 0)=>XLXN_70(31 downto 0));
   
   XLXI_23 : MUX32bit
      port map (A(31 downto 0)=>XLXN_69(31 downto 0),
                B(31 downto 0)=>XLXN_70(31 downto 0),
                sel=>test,
                O(31 downto 0)=>ALUOUT(31 downto 0));
   
   XLXI_24 : CSA32_MUSER_DLX_ioSimul
      port map (A(31 downto 0)=>A(31 downto 0),
                B(31 downto 0)=>B(31 downto 0),
                SUB=>sub,
                ALU_OUT(31 downto 0)=>S(31 downto 0),
                NEG=>neg);
   
end BEHAVIORAL;



library ieee;
use ieee.std_logic_1164.ALL;
use ieee.numeric_std.ALL;
library UNISIM;
use UNISIM.Vcomponents.ALL;

entity GPR_Env_MUSER_DLX_ioSimul is
   port ( Aadr     : in    std_logic_vector (4 downto 0); 
          Badr     : in    std_logic_vector (4 downto 0); 
          C        : in    std_logic_vector (31 downto 0); 
          Cadr     : in    std_logic_vector (4 downto 0); 
          clk      : in    std_logic; 
          Dadr     : in    std_logic_vector (4 downto 0); 
          GPR_WE   : in    std_logic; 
          A        : out   std_logic_vector (31 downto 0); 
          AEQZ_out : out   std_logic; 
          B        : out   std_logic_vector (31 downto 0); 
          D        : out   std_logic_vector (31 downto 0));
end GPR_Env_MUSER_DLX_ioSimul;

architecture BEHAVIORAL of GPR_Env_MUSER_DLX_ioSimul is
   attribute BOX_TYPE   : string ;
   signal AramAdr    : std_logic_vector (4 downto 0);
   signal BramAdr    : std_logic_vector (4 downto 0);
   signal DramAdr    : std_logic_vector (4 downto 0);
   signal GPR_WE_dis : std_logic;
   signal XLXN_16    : std_logic;
   signal A_DUMMY    : std_logic_vector (31 downto 0);
   component RAM32X32S
      port ( CLK : in    std_logic; 
             WE  : in    std_logic; 
             D   : in    std_logic_vector (31 downto 0); 
             ADD : in    std_logic_vector (4 downto 0); 
             DO  : out   std_logic_vector (31 downto 0));
   end component;
   
   component MUX5BIT
      port ( sel : in    std_logic; 
             A0  : in    std_logic_vector (4 downto 0); 
             A1  : in    std_logic_vector (4 downto 0); 
             O   : out   std_logic_vector (4 downto 0));
   end component;
   
   component OR5
      port ( I0 : in    std_logic; 
             I1 : in    std_logic; 
             I2 : in    std_logic; 
             I3 : in    std_logic; 
             I4 : in    std_logic; 
             O  : out   std_logic);
   end component;
   attribute BOX_TYPE of OR5 : component is "BLACK_BOX";
   
   component AND2
      port ( I0 : in    std_logic; 
             I1 : in    std_logic; 
             O  : out   std_logic);
   end component;
   attribute BOX_TYPE of AND2 : component is "BLACK_BOX";
   
   component AEQZ
      port ( Din   : in    std_logic_vector (31 downto 0); 
             A_eqz : out   std_logic);
   end component;
   
begin
   A(31 downto 0) <= A_DUMMY(31 downto 0);
   XLXI_1 : RAM32X32S
      port map (ADD(4 downto 0)=>AramAdr(4 downto 0),
                CLK=>clk,
                D(31 downto 0)=>C(31 downto 0),
                WE=>GPR_WE_dis,
                DO(31 downto 0)=>A_DUMMY(31 downto 0));
   
   XLXI_2 : RAM32X32S
      port map (ADD(4 downto 0)=>BramAdr(4 downto 0),
                CLK=>clk,
                D(31 downto 0)=>C(31 downto 0),
                WE=>GPR_WE_dis,
                DO(31 downto 0)=>B(31 downto 0));
   
   XLXI_3 : RAM32X32S
      port map (ADD(4 downto 0)=>DramAdr(4 downto 0),
                CLK=>clk,
                D(31 downto 0)=>C(31 downto 0),
                WE=>GPR_WE_dis,
                DO(31 downto 0)=>D(31 downto 0));
   
   XLXI_4 : MUX5BIT
      port map (A0(4 downto 0)=>Aadr(4 downto 0),
                A1(4 downto 0)=>Cadr(4 downto 0),
                sel=>GPR_WE,
                O(4 downto 0)=>AramAdr(4 downto 0));
   
   XLXI_7 : OR5
      port map (I0=>Cadr(4),
                I1=>Cadr(3),
                I2=>Cadr(2),
                I3=>Cadr(1),
                I4=>Cadr(0),
                O=>XLXN_16);
   
   XLXI_8 : AND2
      port map (I0=>XLXN_16,
                I1=>GPR_WE,
                O=>GPR_WE_dis);
   
   XLXI_9 : MUX5BIT
      port map (A0(4 downto 0)=>Badr(4 downto 0),
                A1(4 downto 0)=>Cadr(4 downto 0),
                sel=>GPR_WE,
                O(4 downto 0)=>BramAdr(4 downto 0));
   
   XLXI_10 : MUX5BIT
      port map (A0(4 downto 0)=>Dadr(4 downto 0),
                A1(4 downto 0)=>Cadr(4 downto 0),
                sel=>GPR_WE,
                O(4 downto 0)=>DramAdr(4 downto 0));
   
   XLXI_13 : AEQZ
      port map (Din(31 downto 0)=>A_DUMMY(31 downto 0),
                A_eqz=>AEQZ_out);
   
end BEHAVIORAL;



library ieee;
use ieee.std_logic_1164.ALL;
use ieee.numeric_std.ALL;
library UNISIM;
use UNISIM.Vcomponents.ALL;

entity DLXDataPath_MUSER_DLX_ioSimul is
   port ( Ace     : in    std_logic; 
          add     : in    std_logic; 
          Asel    : in    std_logic; 
          Bce     : in    std_logic; 
          Cce     : in    std_logic; 
          clk     : in    std_logic; 
          Dadr    : in    std_logic_vector (4 downto 0); 
          DI      : in    std_logic_vector (31 downto 0); 
          DINTsel : in    std_logic; 
          GPR_WE  : in    std_logic; 
          IRce    : in    std_logic; 
          Itype   : in    std_logic; 
          jlink   : in    std_logic; 
          MARce   : in    std_logic; 
          MDRce   : in    std_logic; 
          MDRsel  : in    std_logic; 
          PCce    : in    std_logic; 
          reset   : in    std_logic; 
          right   : in    std_logic; 
          shift   : in    std_logic; 
          S1sel   : in    std_logic_vector (1 downto 0); 
          S2sel   : in    std_logic_vector (1 downto 0); 
          test    : in    std_logic; 
          AEQZ    : out   std_logic; 
          D       : out   std_logic_vector (31 downto 0); 
          DO      : out   std_logic_vector (31 downto 0); 
          Inst    : out   std_logic_vector (31 downto 0); 
          MAO     : out   std_logic_vector (31 downto 0));
end DLXDataPath_MUSER_DLX_ioSimul;

architecture BEHAVIORAL of DLXDataPath_MUSER_DLX_ioSimul is
   signal Aadr       : std_logic_vector (4 downto 0);
   signal ALUF       : std_logic_vector (2 downto 0);
   signal AO         : std_logic_vector (31 downto 0);
   signal Areg       : std_logic_vector (31 downto 0);
   signal Badr       : std_logic_vector (4 downto 0);
   signal Breg       : std_logic_vector (31 downto 0);
   signal Cadr       : std_logic_vector (4 downto 0);
   signal Creg       : std_logic_vector (31 downto 0);
   signal DINTO      : std_logic_vector (31 downto 0);
   signal MARreg     : std_logic_vector (31 downto 0);
   signal PCreg      : std_logic_vector (31 downto 0);
   signal sextimm    : std_logic_vector (31 downto 0);
   signal XLXN_51    : std_logic_vector (31 downto 0);
   signal XLXN_52    : std_logic_vector (31 downto 0);
   signal XLXN_53    : std_logic_vector (31 downto 0);
   signal XLXN_63    : std_logic_vector (31 downto 0);
   signal XLXN_64    : std_logic_vector (31 downto 0);
   signal XLXN_93    : std_logic_vector (31 downto 0);
   signal XLXN_98    : std_logic_vector (31 downto 0);
   signal XLXN_99    : std_logic_vector (31 downto 0);
   signal XLXN_100   : std_logic_vector (31 downto 0);
   signal DO_DUMMY   : std_logic_vector (31 downto 0);
   signal Inst_DUMMY : std_logic_vector (31 downto 0);
   component REG32CE
      port ( CLK  : in    std_logic; 
             CE   : in    std_logic; 
             DIN  : in    std_logic_vector (31 downto 0); 
             DOUT : out   std_logic_vector (31 downto 0));
   end component;
   
   component REG32RST
      port ( CLK  : in    std_logic; 
             CE   : in    std_logic; 
             RST  : in    std_logic; 
             DIN  : in    std_logic_vector (31 downto 0); 
             DOUT : out   std_logic_vector (31 downto 0));
   end component;
   
   component MUX32bit
      port ( sel : in    std_logic; 
             A   : in    std_logic_vector (31 downto 0); 
             B   : in    std_logic_vector (31 downto 0); 
             O   : out   std_logic_vector (31 downto 0));
   end component;
   
   component GPR_Env_MUSER_DLX_ioSimul
      port ( clk      : in    std_logic; 
             Aadr     : in    std_logic_vector (4 downto 0); 
             Badr     : in    std_logic_vector (4 downto 0); 
             Cadr     : in    std_logic_vector (4 downto 0); 
             Dadr     : in    std_logic_vector (4 downto 0); 
             C        : in    std_logic_vector (31 downto 0); 
             GPR_WE   : in    std_logic; 
             AEQZ_out : out   std_logic; 
             A        : out   std_logic_vector (31 downto 0); 
             B        : out   std_logic_vector (31 downto 0); 
             D        : out   std_logic_vector (31 downto 0));
   end component;
   
   component DLX_IRenvi
      port ( clk      : in    std_logic; 
             IRce     : in    std_logic; 
             D_in     : in    std_logic_vector (31 downto 0); 
             IR_OUT   : out   std_logic_vector (31 downto 0); 
             sext_imm : out   std_logic_vector (31 downto 0));
   end component;
   
   component DLX_MMU
      port ( AO  : in    std_logic_vector (31 downto 0); 
             MAO : out   std_logic_vector (31 downto 0));
   end component;
   
   component InsParser
      port ( Itype : in    std_logic; 
             Jlink : in    std_logic; 
             inst  : in    std_logic_vector (31 downto 0); 
             Aadr  : out   std_logic_vector (4 downto 0); 
             Badr  : out   std_logic_vector (4 downto 0); 
             Cadr  : out   std_logic_vector (4 downto 0); 
             ALUF  : out   std_logic_vector (2 downto 0));
   end component;
   
   component MUX4_32bit
      port ( A0  : in    std_logic_vector (31 downto 0); 
             A1  : in    std_logic_vector (31 downto 0); 
             A2  : in    std_logic_vector (31 downto 0); 
             A3  : in    std_logic_vector (31 downto 0); 
             sel : in    std_logic_vector (1 downto 0); 
             O   : out   std_logic_vector (31 downto 0));
   end component;
   
   component ALU_Envi_MUSER_DLX_ioSimul
      port ( A      : in    std_logic_vector (31 downto 0); 
             B      : in    std_logic_vector (31 downto 0); 
             ALUF   : in    std_logic_vector (2 downto 0); 
             add    : in    std_logic; 
             test   : in    std_logic; 
             ALUOUT : out   std_logic_vector (31 downto 0));
   end component;
   
   component SHIFTEnvi
      port ( shift : in    std_logic; 
             right : in    std_logic; 
             di    : in    std_logic_vector (31 downto 0); 
             do    : out   std_logic_vector (31 downto 0));
   end component;
   
   component DLXS2Consts
      port ( S22 : out   std_logic_vector (31 downto 0); 
             S23 : out   std_logic_vector (31 downto 0));
   end component;
   
begin
   DO(31 downto 0) <= DO_DUMMY(31 downto 0);
   Inst(31 downto 0) <= Inst_DUMMY(31 downto 0);
   XLXI_1 : REG32CE
      port map (CE=>MARce,
                CLK=>clk,
                DIN(31 downto 0)=>DINTO(31 downto 0),
                DOUT(31 downto 0)=>MARreg(31 downto 0));
   
   XLXI_2 : REG32CE
      port map (CE=>Cce,
                CLK=>clk,
                DIN(31 downto 0)=>DINTO(31 downto 0),
                DOUT(31 downto 0)=>Creg(31 downto 0));
   
   XLXI_3 : REG32CE
      port map (CE=>Bce,
                CLK=>clk,
                DIN(31 downto 0)=>XLXN_51(31 downto 0),
                DOUT(31 downto 0)=>Breg(31 downto 0));
   
   XLXI_4 : REG32CE
      port map (CE=>Ace,
                CLK=>clk,
                DIN(31 downto 0)=>XLXN_52(31 downto 0),
                DOUT(31 downto 0)=>Areg(31 downto 0));
   
   XLXI_5 : REG32CE
      port map (CE=>MDRce,
                CLK=>clk,
                DIN(31 downto 0)=>XLXN_53(31 downto 0),
                DOUT(31 downto 0)=>DO_DUMMY(31 downto 0));
   
   XLXI_6 : REG32RST
      port map (CE=>PCce,
                CLK=>clk,
                DIN(31 downto 0)=>DINTO(31 downto 0),
                RST=>reset,
                DOUT(31 downto 0)=>PCreg(31 downto 0));
   
   XLXI_7 : MUX32bit
      port map (A(31 downto 0)=>DINTO(31 downto 0),
                B(31 downto 0)=>DI(31 downto 0),
                sel=>MDRsel,
                O(31 downto 0)=>XLXN_53(31 downto 0));
   
   XLXI_8 : GPR_Env_MUSER_DLX_ioSimul
      port map (Aadr(4 downto 0)=>Aadr(4 downto 0),
                Badr(4 downto 0)=>Badr(4 downto 0),
                C(31 downto 0)=>Creg(31 downto 0),
                Cadr(4 downto 0)=>Cadr(4 downto 0),
                clk=>clk,
                Dadr(4 downto 0)=>Dadr(4 downto 0),
                GPR_WE=>GPR_WE,
                A(31 downto 0)=>XLXN_52(31 downto 0),
                AEQZ_out=>AEQZ,
                B(31 downto 0)=>XLXN_51(31 downto 0),
                D(31 downto 0)=>D(31 downto 0));
   
   XLXI_10 : DLX_IRenvi
      port map (clk=>clk,
                D_in(31 downto 0)=>DI(31 downto 0),
                IRce=>IRce,
                IR_OUT(31 downto 0)=>Inst_DUMMY(31 downto 0),
                sext_imm(31 downto 0)=>sextimm(31 downto 0));
   
   XLXI_11 : DLX_MMU
      port map (AO(31 downto 0)=>AO(31 downto 0),
                MAO(31 downto 0)=>MAO(31 downto 0));
   
   XLXI_12 : InsParser
      port map (inst(31 downto 0)=>Inst_DUMMY(31 downto 0),
                Itype=>Itype,
                Jlink=>jlink,
                Aadr(4 downto 0)=>Aadr(4 downto 0),
                ALUF(2 downto 0)=>ALUF(2 downto 0),
                Badr(4 downto 0)=>Badr(4 downto 0),
                Cadr(4 downto 0)=>Cadr(4 downto 0));
   
   XLXI_13 : MUX4_32bit
      port map (A0(31 downto 0)=>PCreg(31 downto 0),
                A1(31 downto 0)=>Areg(31 downto 0),
                A2(31 downto 0)=>Breg(31 downto 0),
                A3(31 downto 0)=>DO_DUMMY(31 downto 0),
                sel(1 downto 0)=>S1sel(1 downto 0),
                O(31 downto 0)=>XLXN_98(31 downto 0));
   
   XLXI_14 : MUX4_32bit
      port map (A0(31 downto 0)=>Breg(31 downto 0),
                A1(31 downto 0)=>sextimm(31 downto 0),
                A2(31 downto 0)=>XLXN_63(31 downto 0),
                A3(31 downto 0)=>XLXN_64(31 downto 0),
                sel(1 downto 0)=>S2sel(1 downto 0),
                O(31 downto 0)=>XLXN_93(31 downto 0));
   
   XLXI_15 : ALU_Envi_MUSER_DLX_ioSimul
      port map (A(31 downto 0)=>XLXN_98(31 downto 0),
                add=>add,
                ALUF(2 downto 0)=>ALUF(2 downto 0),
                B(31 downto 0)=>XLXN_93(31 downto 0),
                test=>test,
                ALUOUT(31 downto 0)=>XLXN_99(31 downto 0));
   
   XLXI_16 : SHIFTEnvi
      port map (di(31 downto 0)=>XLXN_98(31 downto 0),
                right=>right,
                shift=>shift,
                do(31 downto 0)=>XLXN_100(31 downto 0));
   
   XLXI_17 : MUX32bit
      port map (A(31 downto 0)=>XLXN_99(31 downto 0),
                B(31 downto 0)=>XLXN_100(31 downto 0),
                sel=>DINTsel,
                O(31 downto 0)=>DINTO(31 downto 0));
   
   XLXI_18 : MUX32bit
      port map (A(31 downto 0)=>PCreg(31 downto 0),
                B(31 downto 0)=>MARreg(31 downto 0),
                sel=>Asel,
                O(31 downto 0)=>AO(31 downto 0));
   
   XLXI_53 : DLXS2Consts
      port map (S22(31 downto 0)=>XLXN_63(31 downto 0),
                S23(31 downto 0)=>XLXN_64(31 downto 0));
   
end BEHAVIORAL;



library ieee;
use ieee.std_logic_1164.ALL;
use ieee.numeric_std.ALL;
library UNISIM;
use UNISIM.Vcomponents.ALL;

entity DLXControlTop_MUSER_DLX_ioSimul is
   port ( ack_n    : in    std_logic; 
          aeqz     : in    std_logic; 
          clk      : in    std_logic; 
          func     : in    std_logic_vector (5 downto 0); 
          opcode   : in    std_logic_vector (5 downto 0); 
          reset    : in    std_logic; 
          step_en  : in    std_logic; 
          Ace      : out   std_logic; 
          add      : out   std_logic; 
          Asel     : out   std_logic; 
          AS_N     : out   std_logic; 
          Bce      : out   std_logic; 
          busy     : out   std_logic; 
          Cce      : out   std_logic; 
          DINTsel  : out   std_logic; 
          DLXState : out   std_logic_vector (4 downto 0); 
          GPR_WE   : out   std_logic; 
          in_halt  : out   std_logic; 
          in_init  : out   std_logic; 
          IRce     : out   std_logic; 
          Itype    : out   std_logic; 
          jlink    : out   std_logic; 
          MACState : out   std_logic_vector (1 downto 0); 
          MARce    : out   std_logic; 
          MDRce    : out   std_logic; 
          MDRsel   : out   std_logic; 
          mr       : out   std_logic; 
          mw       : out   std_logic; 
          PCce     : out   std_logic; 
          right    : out   std_logic; 
          shift    : out   std_logic; 
          stop_n   : out   std_logic; 
          S1sel    : out   std_logic_vector (1 downto 0); 
          S2sel    : out   std_logic_vector (1 downto 0); 
          test     : out   std_logic; 
          WR_N     : out   std_logic);
end DLXControlTop_MUSER_DLX_ioSimul;

architecture BEHAVIORAL of DLXControlTop_MUSER_DLX_ioSimul is
   signal busy_DUMMY : std_logic;
   signal mr_DUMMY   : std_logic;
   signal mw_DUMMY   : std_logic;
   component DLXCntrlState
      port ( clk     : in    std_logic; 
             step_en : in    std_logic; 
             busy    : in    std_logic; 
             reset   : in    std_logic; 
             aeqz    : in    std_logic; 
             opcode  : in    std_logic_vector (5 downto 0); 
             func    : in    std_logic_vector (5 downto 0); 
             mw      : out   std_logic; 
             mr      : out   std_logic; 
             add     : out   std_logic; 
             test    : out   std_logic; 
             Itype   : out   std_logic; 
             jlink   : out   std_logic; 
             shift   : out   std_logic; 
             right   : out   std_logic; 
             Asel    : out   std_logic; 
             MDRsel  : out   std_logic; 
             DINTsel : out   std_logic; 
             IRce    : out   std_logic; 
             Ace     : out   std_logic; 
             Bce     : out   std_logic; 
             Cce     : out   std_logic; 
             PCce    : out   std_logic; 
             MARce   : out   std_logic; 
             MDRce   : out   std_logic; 
             GPR_WE  : out   std_logic; 
             in_init : out   std_logic; 
             in_halt : out   std_logic; 
             S2sel   : out   std_logic_vector (1 downto 0); 
             S1sel   : out   std_logic_vector (1 downto 0); 
             state_o : out   std_logic_vector (4 downto 0));
   end component;
   
   component MA_StateMac
      port ( clk     : in    std_logic; 
             reset   : in    std_logic; 
             mw      : in    std_logic; 
             mr      : in    std_logic; 
             ack_n   : in    std_logic; 
             AS_N    : out   std_logic; 
             WR_N    : out   std_logic; 
             stop_n  : out   std_logic; 
             busy    : out   std_logic; 
             state_o : out   std_logic_vector (1 downto 0));
   end component;
   
begin
   busy <= busy_DUMMY;
   mr <= mr_DUMMY;
   mw <= mw_DUMMY;
   XLXI_1 : DLXCntrlState
      port map (aeqz=>aeqz,
                busy=>busy_DUMMY,
                clk=>clk,
                func(5 downto 0)=>func(5 downto 0),
                opcode(5 downto 0)=>opcode(5 downto 0),
                reset=>reset,
                step_en=>step_en,
                Ace=>Ace,
                add=>add,
                Asel=>Asel,
                Bce=>Bce,
                Cce=>Cce,
                DINTsel=>DINTsel,
                GPR_WE=>GPR_WE,
                in_halt=>in_halt,
                in_init=>in_init,
                IRce=>IRce,
                Itype=>Itype,
                jlink=>jlink,
                MARce=>MARce,
                MDRce=>MDRce,
                MDRsel=>MDRsel,
                mr=>mr_DUMMY,
                mw=>mw_DUMMY,
                PCce=>PCce,
                right=>right,
                shift=>shift,
                state_o(4 downto 0)=>DLXState(4 downto 0),
                S1sel(1 downto 0)=>S1sel(1 downto 0),
                S2sel(1 downto 0)=>S2sel(1 downto 0),
                test=>test);
   
   XLXI_2 : MA_StateMac
      port map (ack_n=>ack_n,
                clk=>clk,
                mr=>mr_DUMMY,
                mw=>mw_DUMMY,
                reset=>reset,
                AS_N=>AS_N,
                busy=>busy_DUMMY,
                state_o(1 downto 0)=>MACState(1 downto 0),
                stop_n=>stop_n,
                WR_N=>WR_N);
   
end BEHAVIORAL;



library ieee;
use ieee.std_logic_1164.ALL;
use ieee.numeric_std.ALL;
library UNISIM;
use UNISIM.Vcomponents.ALL;

entity DLX_Top_MUSER_DLX_ioSimul is
   port ( ack_n   : in    std_logic; 
          clk     : in    std_logic; 
          Dadr    : in    std_logic_vector (4 downto 0); 
          DI      : in    std_logic_vector (31 downto 0); 
          reset   : in    std_logic; 
          step_en : in    std_logic; 
          Ace     : out   std_logic; 
          add     : out   std_logic; 
          aeqz    : out   std_logic; 
          Asel    : out   std_logic; 
          AS_N    : out   std_logic; 
          Bce     : out   std_logic; 
          busy    : out   std_logic; 
          Cce     : out   std_logic; 
          D       : out   std_logic_vector (31 downto 0); 
          DINTsel : out   std_logic; 
          DLXs    : out   std_logic_vector (4 downto 0); 
          DO      : out   std_logic_vector (31 downto 0); 
          GPR_WE  : out   std_logic; 
          in_halt : out   std_logic; 
          in_init : out   std_logic; 
          IRce    : out   std_logic; 
          Itype   : out   std_logic; 
          jlink   : out   std_logic; 
          MACs    : out   std_logic_vector (1 downto 0); 
          MAO     : out   std_logic_vector (31 downto 0); 
          MARce   : out   std_logic; 
          MDRce   : out   std_logic; 
          MDRsel  : out   std_logic; 
          mr      : out   std_logic; 
          mw      : out   std_logic; 
          PCce    : out   std_logic; 
          right   : out   std_logic; 
          shift   : out   std_logic; 
          stop_n  : out   std_logic; 
          S1sel   : out   std_logic_vector (1 downto 0); 
          S2sel   : out   std_logic_vector (1 downto 0); 
          test    : out   std_logic; 
          WR_N    : out   std_logic);
end DLX_Top_MUSER_DLX_ioSimul;

architecture BEHAVIORAL of DLX_Top_MUSER_DLX_ioSimul is
   signal inst          : std_logic_vector (31 downto 0);
   signal MARce_DUMMY   : std_logic;
   signal Bce_DUMMY     : std_logic;
   signal right_DUMMY   : std_logic;
   signal add_DUMMY     : std_logic;
   signal S1sel_DUMMY   : std_logic_vector (1 downto 0);
   signal MDRsel_DUMMY  : std_logic;
   signal aeqz_DUMMY    : std_logic;
   signal DINTsel_DUMMY : std_logic;
   signal Ace_DUMMY     : std_logic;
   signal S2sel_DUMMY   : std_logic_vector (1 downto 0);
   signal MDRce_DUMMY   : std_logic;
   signal shift_DUMMY   : std_logic;
   signal test_DUMMY    : std_logic;
   signal GPR_WE_DUMMY  : std_logic;
   signal PCce_DUMMY    : std_logic;
   signal jlink_DUMMY   : std_logic;
   signal Cce_DUMMY     : std_logic;
   signal Asel_DUMMY    : std_logic;
   signal Itype_DUMMY   : std_logic;
   signal IRce_DUMMY    : std_logic;
   component DLXControlTop_MUSER_DLX_ioSimul
      port ( clk      : in    std_logic; 
             reset    : in    std_logic; 
             step_en  : in    std_logic; 
             ack_n    : in    std_logic; 
             aeqz     : in    std_logic; 
             opcode   : in    std_logic_vector (5 downto 0); 
             func     : in    std_logic_vector (5 downto 0); 
             mw       : out   std_logic; 
             WR_N     : out   std_logic; 
             MACState : out   std_logic_vector (1 downto 0); 
             busy     : out   std_logic; 
             mr       : out   std_logic; 
             add      : out   std_logic; 
             test     : out   std_logic; 
             Itype    : out   std_logic; 
             jlink    : out   std_logic; 
             right    : out   std_logic; 
             Asel     : out   std_logic; 
             MDRsel   : out   std_logic; 
             DINTsel  : out   std_logic; 
             IRce     : out   std_logic; 
             Ace      : out   std_logic; 
             Bce      : out   std_logic; 
             Cce      : out   std_logic; 
             PCce     : out   std_logic; 
             MARce    : out   std_logic; 
             MDRce    : out   std_logic; 
             GPR_WE   : out   std_logic; 
             in_init  : out   std_logic; 
             in_halt  : out   std_logic; 
             DLXState : out   std_logic_vector (4 downto 0); 
             AS_N     : out   std_logic; 
             stop_n   : out   std_logic; 
             shift    : out   std_logic; 
             S2sel    : out   std_logic_vector (1 downto 0); 
             S1sel    : out   std_logic_vector (1 downto 0));
   end component;
   
   component DLXDataPath_MUSER_DLX_ioSimul
      port ( clk     : in    std_logic; 
             PCce    : in    std_logic; 
             MARce   : in    std_logic; 
             MDRce   : in    std_logic; 
             GPR_WE  : in    std_logic; 
             S1sel   : in    std_logic_vector (1 downto 0); 
             S2sel   : in    std_logic_vector (1 downto 0); 
             add     : in    std_logic; 
             test    : in    std_logic; 
             Itype   : in    std_logic; 
             jlink   : in    std_logic; 
             shift   : in    std_logic; 
             right   : in    std_logic; 
             Asel    : in    std_logic; 
             MDRsel  : in    std_logic; 
             DINTsel : in    std_logic; 
             IRce    : in    std_logic; 
             Ace     : in    std_logic; 
             Bce     : in    std_logic; 
             Cce     : in    std_logic; 
             reset   : in    std_logic; 
             Dadr    : in    std_logic_vector (4 downto 0); 
             DI      : in    std_logic_vector (31 downto 0); 
             DO      : out   std_logic_vector (31 downto 0); 
             D       : out   std_logic_vector (31 downto 0); 
             AEQZ    : out   std_logic; 
             MAO     : out   std_logic_vector (31 downto 0); 
             Inst    : out   std_logic_vector (31 downto 0));
   end component;
   
begin
   Ace <= Ace_DUMMY;
   add <= add_DUMMY;
   aeqz <= aeqz_DUMMY;
   Asel <= Asel_DUMMY;
   Bce <= Bce_DUMMY;
   Cce <= Cce_DUMMY;
   DINTsel <= DINTsel_DUMMY;
   GPR_WE <= GPR_WE_DUMMY;
   IRce <= IRce_DUMMY;
   Itype <= Itype_DUMMY;
   jlink <= jlink_DUMMY;
   MARce <= MARce_DUMMY;
   MDRce <= MDRce_DUMMY;
   MDRsel <= MDRsel_DUMMY;
   PCce <= PCce_DUMMY;
   right <= right_DUMMY;
   shift <= shift_DUMMY;
   S1sel(1 downto 0) <= S1sel_DUMMY(1 downto 0);
   S2sel(1 downto 0) <= S2sel_DUMMY(1 downto 0);
   test <= test_DUMMY;
   XLXI_2 : DLXControlTop_MUSER_DLX_ioSimul
      port map (ack_n=>ack_n,
                aeqz=>aeqz_DUMMY,
                clk=>clk,
                func(5 downto 0)=>inst(5 downto 0),
                opcode(5 downto 0)=>inst(31 downto 26),
                reset=>reset,
                step_en=>step_en,
                Ace=>Ace_DUMMY,
                add=>add_DUMMY,
                Asel=>Asel_DUMMY,
                AS_N=>AS_N,
                Bce=>Bce_DUMMY,
                busy=>busy,
                Cce=>Cce_DUMMY,
                DINTsel=>DINTsel_DUMMY,
                DLXState(4 downto 0)=>DLXs(4 downto 0),
                GPR_WE=>GPR_WE_DUMMY,
                in_halt=>in_halt,
                in_init=>in_init,
                IRce=>IRce_DUMMY,
                Itype=>Itype_DUMMY,
                jlink=>jlink_DUMMY,
                MACState(1 downto 0)=>MACs(1 downto 0),
                MARce=>MARce_DUMMY,
                MDRce=>MDRce_DUMMY,
                MDRsel=>MDRsel_DUMMY,
                mr=>mr,
                mw=>mw,
                PCce=>PCce_DUMMY,
                right=>right_DUMMY,
                shift=>shift_DUMMY,
                stop_n=>stop_n,
                S1sel(1 downto 0)=>S1sel_DUMMY(1 downto 0),
                S2sel(1 downto 0)=>S2sel_DUMMY(1 downto 0),
                test=>test_DUMMY,
                WR_N=>WR_N);
   
   XLXI_3 : DLXDataPath_MUSER_DLX_ioSimul
      port map (Ace=>Ace_DUMMY,
                add=>add_DUMMY,
                Asel=>Asel_DUMMY,
                Bce=>Bce_DUMMY,
                Cce=>Cce_DUMMY,
                clk=>clk,
                Dadr(4 downto 0)=>Dadr(4 downto 0),
                DI(31 downto 0)=>DI(31 downto 0),
                DINTsel=>DINTsel_DUMMY,
                GPR_WE=>GPR_WE_DUMMY,
                IRce=>IRce_DUMMY,
                Itype=>Itype_DUMMY,
                jlink=>jlink_DUMMY,
                MARce=>MARce_DUMMY,
                MDRce=>MDRce_DUMMY,
                MDRsel=>MDRsel_DUMMY,
                PCce=>PCce_DUMMY,
                reset=>reset,
                right=>right_DUMMY,
                shift=>shift_DUMMY,
                S1sel(1 downto 0)=>S1sel_DUMMY(1 downto 0),
                S2sel(1 downto 0)=>S2sel_DUMMY(1 downto 0),
                test=>test_DUMMY,
                AEQZ=>aeqz_DUMMY,
                D(31 downto 0)=>D(31 downto 0),
                DO(31 downto 0)=>DO(31 downto 0),
                Inst(31 downto 0)=>inst(31 downto 0),
                MAO(31 downto 0)=>MAO(31 downto 0));
   
end BEHAVIORAL;



library ieee;
use ieee.std_logic_1164.ALL;
use ieee.numeric_std.ALL;
library UNISIM;
use UNISIM.Vcomponents.ALL;

entity DLX_ioSimul is
   port ( CLK_in     : in    std_logic; 
          PC_step_en : in    std_logic; 
          RST        : in    std_logic);
end DLX_ioSimul;

architecture BEHAVIORAL of DLX_ioSimul is
   signal Ace        : std_logic;
   signal ACK_N      : std_logic;
   signal add        : std_logic;
   signal aeqz       : std_logic;
   signal Asel       : std_logic;
   signal AS_N       : std_logic;
   signal Bce        : std_logic;
   signal busy       : std_logic;
   signal Cce        : std_logic;
   signal clk        : std_logic;
   signal D          : std_logic_vector (31 downto 0);
   signal DIn        : std_logic_vector (31 downto 0);
   signal DINTsel    : std_logic;
   signal DLXs       : std_logic_vector (4 downto 0);
   signal GPR_WE     : std_logic;
   signal in_halt    : std_logic;
   signal in_init    : std_logic;
   signal IRce       : std_logic;
   signal Itype      : std_logic;
   signal jlink      : std_logic;
   signal MACs       : std_logic_vector (1 downto 0);
   signal MAO        : std_logic_vector (31 downto 0);
   signal MARce      : std_logic;
   signal MDO        : std_logic_vector (31 downto 0);
   signal MDRce      : std_logic;
   signal MDRsel     : std_logic;
   signal mr         : std_logic;
   signal mw         : std_logic;
   signal PCce       : std_logic;
   signal RESET      : std_logic;
   signal right      : std_logic;
   signal shift      : std_logic;
   signal step_en    : std_logic;
   signal stop_n     : std_logic;
   signal S1sel      : std_logic_vector (1 downto 0);
   signal S2sel      : std_logic_vector (1 downto 0);
   signal test       : std_logic;
   signal WR_N       : std_logic;
   signal XLXN_48    : std_logic_vector (4 downto 0);
   component DLX_Top_MUSER_DLX_ioSimul
      port ( reset   : in    std_logic; 
             clk     : in    std_logic; 
             step_en : in    std_logic; 
             ack_n   : in    std_logic; 
             Dadr    : in    std_logic_vector (4 downto 0); 
             DI      : in    std_logic_vector (31 downto 0); 
             aeqz    : out   std_logic; 
             mw      : out   std_logic; 
             WR_N    : out   std_logic; 
             busy    : out   std_logic; 
             mr      : out   std_logic; 
             Asel    : out   std_logic; 
             MDRsel  : out   std_logic; 
             jlink   : out   std_logic; 
             DINTsel : out   std_logic; 
             Ace     : out   std_logic; 
             Cce     : out   std_logic; 
             PCce    : out   std_logic; 
             MARce   : out   std_logic; 
             Bce     : out   std_logic; 
             MDRce   : out   std_logic; 
             GPR_WE  : out   std_logic; 
             in_init : out   std_logic; 
             DLXs    : out   std_logic_vector (4 downto 0); 
             AS_N    : out   std_logic; 
             stop_n  : out   std_logic; 
             in_halt : out   std_logic; 
             shift   : out   std_logic; 
             S1sel   : out   std_logic_vector (1 downto 0); 
             MAO     : out   std_logic_vector (31 downto 0); 
             D       : out   std_logic_vector (31 downto 0); 
             DO      : out   std_logic_vector (31 downto 0); 
             S2sel   : out   std_logic_vector (1 downto 0); 
             MACs    : out   std_logic_vector (1 downto 0); 
             add     : out   std_logic; 
             test    : out   std_logic; 
             Itype   : out   std_logic; 
             right   : out   std_logic; 
             IRce    : out   std_logic);
   end component;
   
   component IO_SIMUL
      port ( clk_in     : in    std_logic; 
             RST        : in    std_logic; 
             PC_step_en : in    std_logic; 
             WR_OUT_N   : in    std_logic; 
             AS_N       : in    std_logic; 
             MDO        : in    std_logic_vector (31 downto 0); 
             MAO        : in    std_logic_vector (31 downto 0); 
             step_en    : out   std_logic; 
             RESET      : out   std_logic; 
             ACK_N      : out   std_logic; 
             CLK        : out   std_logic; 
             DO         : out   std_logic_vector (31 downto 0));
   end component;
   
begin
   XLXI_1 : DLX_Top_MUSER_DLX_ioSimul
      port map (ack_n=>ACK_N,
                clk=>clk,
                Dadr(4 downto 0)=>XLXN_48(4 downto 0),
                DI(31 downto 0)=>DIn(31 downto 0),
                reset=>RESET,
                step_en=>step_en,
                Ace=>Ace,
                add=>add,
                aeqz=>aeqz,
                Asel=>Asel,
                AS_N=>AS_N,
                Bce=>Bce,
                busy=>busy,
                Cce=>Cce,
                D(31 downto 0)=>D(31 downto 0),
                DINTsel=>DINTsel,
                DLXs(4 downto 0)=>DLXs(4 downto 0),
                DO(31 downto 0)=>MDO(31 downto 0),
                GPR_WE=>GPR_WE,
                in_halt=>in_halt,
                in_init=>in_init,
                IRce=>IRce,
                Itype=>Itype,
                jlink=>jlink,
                MACs(1 downto 0)=>MACs(1 downto 0),
                MAO(31 downto 0)=>MAO(31 downto 0),
                MARce=>MARce,
                MDRce=>MDRce,
                MDRsel=>MDRsel,
                mr=>mr,
                mw=>mw,
                PCce=>PCce,
                right=>right,
                shift=>shift,
                stop_n=>stop_n,
                S1sel(1 downto 0)=>S1sel(1 downto 0),
                S2sel(1 downto 0)=>S2sel(1 downto 0),
                test=>test,
                WR_N=>WR_N);
   
   XLXI_2 : IO_SIMUL
      port map (AS_N=>AS_N,
                clk_in=>CLK_in,
                MAO(31 downto 0)=>MAO(31 downto 0),
                MDO(31 downto 0)=>MDO(31 downto 0),
                PC_step_en=>PC_step_en,
                RST=>RST,
                WR_OUT_N=>WR_N,
                ACK_N=>ACK_N,
                CLK=>clk,
                DO(31 downto 0)=>DIn(31 downto 0),
                RESET=>RESET,
                step_en=>step_en);
   
end BEHAVIORAL;


