Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,32
design__inferred_latch__count,0
design__instance__count,2893
design__instance__area,35743.7
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_fast_1p32V_m40C,0
design__max_fanout_violation__count__corner:nom_fast_1p32V_m40C,1
design__max_cap_violation__count__corner:nom_fast_1p32V_m40C,0
power__internal__total,0.001899902825243771
power__switching__total,0.0013926338870078325
power__leakage__total,0.000001838978619161935
power__total,0.0032943757250905037
clock__skew__worst_hold__corner:nom_fast_1p32V_m40C,-0.25930305858680375
clock__skew__worst_setup__corner:nom_fast_1p32V_m40C,0.2601464117757363
timing__hold__ws__corner:nom_fast_1p32V_m40C,0.0921326374603248
timing__setup__ws__corner:nom_fast_1p32V_m40C,13.655177819430879
timing__hold__tns__corner:nom_fast_1p32V_m40C,0.0
timing__setup__tns__corner:nom_fast_1p32V_m40C,0.0
timing__hold__wns__corner:nom_fast_1p32V_m40C,0
timing__setup__wns__corner:nom_fast_1p32V_m40C,0.0
timing__hold_vio__count__corner:nom_fast_1p32V_m40C,0
timing__hold_r2r__ws__corner:nom_fast_1p32V_m40C,0.092133
timing__hold_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_r2r__ws__corner:nom_fast_1p32V_m40C,16.636566
timing__setup_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
design__max_slew_violation__count__corner:nom_slow_1p08V_125C,0
design__max_fanout_violation__count__corner:nom_slow_1p08V_125C,1
design__max_cap_violation__count__corner:nom_slow_1p08V_125C,0
clock__skew__worst_hold__corner:nom_slow_1p08V_125C,-0.2704716249746453
clock__skew__worst_setup__corner:nom_slow_1p08V_125C,0.27025762948059656
timing__hold__ws__corner:nom_slow_1p08V_125C,0.5766920437752069
timing__setup__ws__corner:nom_slow_1p08V_125C,10.715026502689682
timing__hold__tns__corner:nom_slow_1p08V_125C,0.0
timing__setup__tns__corner:nom_slow_1p08V_125C,0.0
timing__hold__wns__corner:nom_slow_1p08V_125C,0
timing__setup__wns__corner:nom_slow_1p08V_125C,0.0
timing__hold_vio__count__corner:nom_slow_1p08V_125C,0
timing__hold_r2r__ws__corner:nom_slow_1p08V_125C,0.576692
timing__hold_r2r_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_r2r__ws__corner:nom_slow_1p08V_125C,12.210794
timing__setup_r2r_vio__count__corner:nom_slow_1p08V_125C,0
design__max_slew_violation__count__corner:nom_typ_1p20V_25C,0
design__max_fanout_violation__count__corner:nom_typ_1p20V_25C,1
design__max_cap_violation__count__corner:nom_typ_1p20V_25C,0
clock__skew__worst_hold__corner:nom_typ_1p20V_25C,-0.26349825844860314
clock__skew__worst_setup__corner:nom_typ_1p20V_25C,0.2632763803708567
timing__hold__ws__corner:nom_typ_1p20V_25C,0.2687536380621767
timing__setup__ws__corner:nom_typ_1p20V_25C,12.554232675441055
timing__hold__tns__corner:nom_typ_1p20V_25C,0.0
timing__setup__tns__corner:nom_typ_1p20V_25C,0.0
timing__hold__wns__corner:nom_typ_1p20V_25C,0
timing__setup__wns__corner:nom_typ_1p20V_25C,0.0
timing__hold_vio__count__corner:nom_typ_1p20V_25C,0
timing__hold_r2r__ws__corner:nom_typ_1p20V_25C,0.268754
timing__hold_r2r_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_r2r__ws__corner:nom_typ_1p20V_25C,15.003157
timing__setup_r2r_vio__count__corner:nom_typ_1p20V_25C,0
design__max_slew_violation__count,0
design__max_fanout_violation__count,1
design__max_cap_violation__count,0
clock__skew__worst_hold,-0.25930305858680375
clock__skew__worst_setup,0.2601464117757363
timing__hold__ws,0.0921326374603248
timing__setup__ws,10.715026502689682
timing__hold__tns,0.0
timing__setup__tns,0.0
timing__hold__wns,0
timing__setup__wns,0.0
timing__hold_vio__count,0
timing__hold_r2r__ws,0.092133
timing__hold_r2r_vio__count,0
timing__setup_vio__count,0
timing__setup_r2r__ws,12.210794
timing__setup_r2r_vio__count,0
design__die__bbox,0.0 0.0 202.08 313.74
design__core__bbox,2.88 3.78 199.2 309.96
design__io,45
design__die__area,63400.6
design__core__area,60109.3
design__instance__count__stdcell,2893
design__instance__area__stdcell,35743.7
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__count__padcells,0
design__instance__area__padcells,0
design__instance__count__cover,0
design__instance__area__cover,0
design__instance__utilization,0.594645
design__instance__utilization__stdcell,0.594645
design__rows,81
design__rows:CoreSite,81
design__sites,33129
design__sites:CoreSite,33129
design__instance__count__class:buffer,3
design__instance__area__class:buffer,21.7728
design__instance__count__class:inverter,76
design__instance__area__class:inverter,437.27
design__instance__count__class:sequential_cell,145
design__instance__area__class:sequential_cell,6840.29
design__instance__count__class:multi_input_combinational_cell,2134
design__instance__area__class:multi_input_combinational_cell,21614.9
flow__warnings__count,1
flow__errors__count,0
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count,0
design__instance__count__class:timing_repair_buffer,465
design__instance__area__class:timing_repair_buffer,6270.57
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,76664.3
design__violations,0
design__instance__count__class:clock_buffer,49
design__instance__area__class:clock_buffer,444.528
design__instance__count__class:clock_inverter,15
design__instance__area__class:clock_inverter,81.648
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,215
antenna__violating__nets,1
antenna__violating__pins,1
route__antenna_violation__count,1
antenna_diodes_count,6
design__instance__count__class:antenna_cell,6
design__instance__area__class:antenna_cell,32.6592
route__net,3036
route__net__special,2
route__drc_errors__iter:0,2755
route__wirelength__iter:0,88587
route__drc_errors__iter:1,1425
route__wirelength__iter:1,87323
route__drc_errors__iter:2,1416
route__wirelength__iter:2,87345
route__drc_errors__iter:3,277
route__wirelength__iter:3,86823
route__drc_errors__iter:4,43
route__wirelength__iter:4,86816
route__drc_errors__iter:5,16
route__wirelength__iter:5,86766
route__drc_errors__iter:6,13
route__wirelength__iter:6,86792
route__drc_errors__iter:7,3
route__wirelength__iter:7,86803
route__drc_errors__iter:8,0
route__wirelength__iter:8,86800
route__drc_errors,0
route__wirelength,86800
route__vias,21303
route__vias__singlecut,21303
route__vias__multicut,0
design__disconnected_pin__count,17
design__critical_disconnected_pin__count,0
route__wirelength__max,463.71
timing__unannotated_net__count__corner:nom_fast_1p32V_m40C,125
timing__unannotated_net_filtered__count__corner:nom_fast_1p32V_m40C,0
timing__unannotated_net__count__corner:nom_slow_1p08V_125C,125
timing__unannotated_net_filtered__count__corner:nom_slow_1p08V_125C,0
timing__unannotated_net__count__corner:nom_typ_1p20V_25C,125
timing__unannotated_net_filtered__count__corner:nom_typ_1p20V_25C,0
timing__unannotated_net__count,125
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_typ_1p20V_25C,1.19995
design_powergrid__drop__average__net:VPWR__corner:nom_typ_1p20V_25C,1.19998
design_powergrid__drop__worst__net:VPWR__corner:nom_typ_1p20V_25C,0.0000483785
design_powergrid__voltage__worst__net:VGND__corner:nom_typ_1p20V_25C,0.0000505414
design_powergrid__drop__average__net:VGND__corner:nom_typ_1p20V_25C,0.000018049
design_powergrid__drop__worst__net:VGND__corner:nom_typ_1p20V_25C,0.0000505414
design_powergrid__voltage__worst,0.0000505414
design_powergrid__voltage__worst__net:VPWR,1.19995
design_powergrid__drop__worst,0.0000505414
design_powergrid__drop__worst__net:VPWR,0.0000483785
design_powergrid__voltage__worst__net:VGND,0.0000505414
design_powergrid__drop__worst__net:VGND,0.0000505414
ir__voltage__worst,1.1999999999999999555910790149937383830547332763671875
ir__drop__avg,0.00001970000000000000112024105269892260139386053197085857391357421875
ir__drop__worst,0.000048399999999999997386292138745744750849553383886814117431640625
magic__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
