<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.0 Transitional//EN">
<html><head>
<meta http-equiv="Content-Type" content="text/html;charset=iso-8859-1"/>
<meta name="keywords" content="LLVM,Low Level Virtual Machine,C++,doxygen,API,documentation"/>
<meta name="description" content="C++ source code API documentation for LLVM."/>
<title>LLVM: llvm::ARMBaseInstrInfo Class Reference</title>
<link href="doxygen.css" rel="stylesheet" type="text/css"/>
</head><body>
<p class="title">LLVM API Documentation</p>
<!-- Generated by Doxygen 1.8.6 -->
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="namespacellvm.html">llvm</a></li><li class="navelem"><a class="el" href="classllvm_1_1ARMBaseInstrInfo.html">ARMBaseInstrInfo</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#pub-methods">Public Member Functions</a> &#124;
<a href="#pro-methods">Protected Member Functions</a> &#124;
<a href="classllvm_1_1ARMBaseInstrInfo-members.html">List of all members</a>  </div>
  <div class="headertitle">
<div class="title">llvm::ARMBaseInstrInfo Class Reference<span class="mlabels"><span class="mlabel">abstract</span></span></div>  </div>
</div><!--header-->
<div class="contents">

<p><code>#include &lt;<a class="el" href="ARMBaseInstrInfo_8h_source.html">ARMBaseInstrInfo.h</a>&gt;</code></p>
<div class="dynheader">
Inheritance diagram for llvm::ARMBaseInstrInfo:</div>
<div class="dyncontent">
<div class="center"><img src="classllvm_1_1ARMBaseInstrInfo__inherit__graph.png" border="0" usemap="#llvm_1_1ARMBaseInstrInfo_inherit__map" alt="Inheritance graph"/></div>
<map name="llvm_1_1ARMBaseInstrInfo_inherit__map" id="llvm_1_1ARMBaseInstrInfo_inherit__map">
<area shape="rect" id="node3" href="classllvm_1_1ARMInstrInfo.html" title="llvm::ARMInstrInfo" alt="" coords="5,155,140,181"/><area shape="rect" id="node4" href="classllvm_1_1Thumb1InstrInfo.html" title="llvm::Thumb1InstrInfo" alt="" coords="164,155,323,181"/><area shape="rect" id="node5" href="classllvm_1_1Thumb2InstrInfo.html" title="llvm::Thumb2InstrInfo" alt="" coords="347,155,505,181"/><area shape="rect" id="node2" href="classARMGenInstrInfo.html" title="ARMGenInstrInfo" alt="" coords="180,5,307,32"/></map>
<center><span class="legend">[<a href="graph_legend.html">legend</a>]</span></center></div>
<div class="dynheader">
Collaboration diagram for llvm::ARMBaseInstrInfo:</div>
<div class="dyncontent">
<div class="center"><img src="classllvm_1_1ARMBaseInstrInfo__coll__graph.png" border="0" usemap="#llvm_1_1ARMBaseInstrInfo_coll__map" alt="Collaboration graph"/></div>
<map name="llvm_1_1ARMBaseInstrInfo_coll__map" id="llvm_1_1ARMBaseInstrInfo_coll__map">
<area shape="rect" id="node2" href="classARMGenInstrInfo.html" title="ARMGenInstrInfo" alt="" coords="25,5,152,32"/></map>
<center><span class="legend">[<a href="graph_legend.html">legend</a>]</span></center></div>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-methods"></a>
Public Member Functions</h2></td></tr>
<tr class="memitem:ac714982de3cf34a16018a1f48346b46d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ARMBaseInstrInfo.html#ac714982de3cf34a16018a1f48346b46d">hasNOP</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr class="separator:ac714982de3cf34a16018a1f48346b46d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4600f410854a2540949d8bfb93c9c348"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ARMBaseInstrInfo.html#a4600f410854a2540949d8bfb93c9c348">getUnindexedOpcode</a> (<a class="el" href="classunsigned.html">unsigned</a> Opc) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> =0</td></tr>
<tr class="separator:a4600f410854a2540949d8bfb93c9c348"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6c9cb53f19ec074b0096eb9c6824b71a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ARMBaseInstrInfo.html#a6c9cb53f19ec074b0096eb9c6824b71a">convertToThreeAddress</a> (<a class="el" href="classllvm_1_1MachineFunction.html#a340712de3e78fec11c338735cab17df7">MachineFunction::iterator</a> &amp;MFI, <a class="el" href="classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">MachineBasicBlock::iterator</a> &amp;MBBI, <a class="el" href="classllvm_1_1LiveVariables.html">LiveVariables</a> *LV) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="separator:a6c9cb53f19ec074b0096eb9c6824b71a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aead1976618a69142c927e6abe9b307f5"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1ARMBaseRegisterInfo.html">ARMBaseRegisterInfo</a> &amp;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ARMBaseInstrInfo.html#aead1976618a69142c927e6abe9b307f5">getRegisterInfo</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> =0</td></tr>
<tr class="separator:aead1976618a69142c927e6abe9b307f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acd1aa5ca74e191974caa73958cb572b1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1ARMSubtarget.html">ARMSubtarget</a> &amp;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ARMBaseInstrInfo.html#acd1aa5ca74e191974caa73958cb572b1">getSubtarget</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr class="separator:acd1aa5ca74e191974caa73958cb572b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1b4105078d9414276e67bb58a5f27306"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ScheduleHazardRecognizer.html">ScheduleHazardRecognizer</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ARMBaseInstrInfo.html#a1b4105078d9414276e67bb58a5f27306">CreateTargetHazardRecognizer</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetSubtargetInfo.html">TargetSubtargetInfo</a> *STI, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1ScheduleDAG.html">ScheduleDAG</a> *DAG) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="separator:a1b4105078d9414276e67bb58a5f27306"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a624af1a09f6ec191f88dfd2b26c3e54a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ScheduleHazardRecognizer.html">ScheduleHazardRecognizer</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ARMBaseInstrInfo.html#a624af1a09f6ec191f88dfd2b26c3e54a">CreateTargetPostRAHazardRecognizer</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1InstrItineraryData.html">InstrItineraryData</a> *II, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1ScheduleDAG.html">ScheduleDAG</a> *DAG) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="separator:a624af1a09f6ec191f88dfd2b26c3e54a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af2e3416303aee9121067cb36d1d8c433"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ARMBaseInstrInfo.html#af2e3416303aee9121067cb36d1d8c433">AnalyzeBranch</a> (<a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB, <a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *&amp;TBB, <a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *&amp;FBB, <a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &gt; &amp;Cond, <a class="el" href="classbool.html">bool</a> AllowModify=<a class="el" href="SimplifyInstructions_8cpp.html#a6dd713bd88673625bb181528a61bdc85">false</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="separator:af2e3416303aee9121067cb36d1d8c433"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0cc46ffbe5e60ea334fd72296477dcba"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ARMBaseInstrInfo.html#a0cc46ffbe5e60ea334fd72296477dcba">RemoveBranch</a> (<a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="separator:a0cc46ffbe5e60ea334fd72296477dcba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a10149aa31ee28e5a5356310873a49d47"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ARMBaseInstrInfo.html#a10149aa31ee28e5a5356310873a49d47">InsertBranch</a> (<a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB, <a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *TBB, <a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *FBB, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &gt; &amp;Cond, <a class="el" href="classllvm_1_1DebugLoc.html">DebugLoc</a> <a class="el" href="GlobalMerge_8cpp.html#a7f7b8906dab43d37c78e10eafe4c424f">DL</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="separator:a10149aa31ee28e5a5356310873a49d47"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abd7e8d18177ffd8f8afbd706953a3fe1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ARMBaseInstrInfo.html#abd7e8d18177ffd8f8afbd706953a3fe1">ReverseBranchCondition</a> (<a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &gt; &amp;Cond) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="separator:abd7e8d18177ffd8f8afbd706953a3fe1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad64fd684f0e6a01c20cec640616b7166"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ARMBaseInstrInfo.html#ad64fd684f0e6a01c20cec640616b7166">isPredicated</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *MI) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="separator:ad64fd684f0e6a01c20cec640616b7166"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5430efffaad594b2b38ce69dfebfc167"><td class="memItemLeft" align="right" valign="top"><a class="el" href="namespacellvm_1_1ARMCC.html#ac8391dd6b8083baa870dee5142ff22b6">ARMCC::CondCodes</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ARMBaseInstrInfo.html#a5430efffaad594b2b38ce69dfebfc167">getPredicate</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *MI) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr class="separator:a5430efffaad594b2b38ce69dfebfc167"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a89aaa9ca455be66b67c9e8528a0be63c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ARMBaseInstrInfo.html#a89aaa9ca455be66b67c9e8528a0be63c">PredicateInstruction</a> (<a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *MI, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &gt; &amp;Pred) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="separator:a89aaa9ca455be66b67c9e8528a0be63c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a79c12374d41729aa2be9c58f1d9d46ef"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ARMBaseInstrInfo.html#a79c12374d41729aa2be9c58f1d9d46ef">SubsumesPredicate</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &gt; &amp;Pred1, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &gt; &amp;Pred2) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="separator:a79c12374d41729aa2be9c58f1d9d46ef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a48ed98d15b6e512105d9ba5c45da44d9"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ARMBaseInstrInfo.html#a48ed98d15b6e512105d9ba5c45da44d9">DefinesPredicate</a> (<a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *MI, std::vector&lt; <a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &gt; &amp;Pred) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="separator:a48ed98d15b6e512105d9ba5c45da44d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aacc076ea772e5bb6821e195e8015536e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ARMBaseInstrInfo.html#aacc076ea772e5bb6821e195e8015536e">isPredicable</a> (<a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *MI) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="separator:aacc076ea772e5bb6821e195e8015536e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa68427c1132a2d221976f7fb33892dbb"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ARMBaseInstrInfo.html#aa68427c1132a2d221976f7fb33892dbb">GetInstSizeInBytes</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *MI) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr class="separator:aa68427c1132a2d221976f7fb33892dbb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a059eb1d4fdd880343caac3aa0091b034"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ARMBaseInstrInfo.html#a059eb1d4fdd880343caac3aa0091b034">isLoadFromStackSlot</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *MI, int &amp;FrameIndex) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="separator:a059eb1d4fdd880343caac3aa0091b034"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a789aab5f4a69ba7f91c095e0fc0cfb38"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ARMBaseInstrInfo.html#a789aab5f4a69ba7f91c095e0fc0cfb38">isStoreToStackSlot</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *MI, int &amp;FrameIndex) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="separator:a789aab5f4a69ba7f91c095e0fc0cfb38"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adb44a6499056f1219dc4ffdd131ffa9b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ARMBaseInstrInfo.html#adb44a6499056f1219dc4ffdd131ffa9b">isLoadFromStackSlotPostFE</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *MI, int &amp;FrameIndex) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="separator:adb44a6499056f1219dc4ffdd131ffa9b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a465eb3608c083bea1f6c11cd95c3d650"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ARMBaseInstrInfo.html#a465eb3608c083bea1f6c11cd95c3d650">isStoreToStackSlotPostFE</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *MI, int &amp;FrameIndex) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="separator:a465eb3608c083bea1f6c11cd95c3d650"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a75b2de1747dc3b031c09ad4c906f4c2e"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ARMBaseInstrInfo.html#a75b2de1747dc3b031c09ad4c906f4c2e">copyToCPSR</a> (<a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB, <a class="el" href="classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">MachineBasicBlock::iterator</a> <a class="el" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>, <a class="el" href="classunsigned.html">unsigned</a> SrcReg, <a class="el" href="classbool.html">bool</a> KillSrc, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1ARMSubtarget.html">ARMSubtarget</a> &amp;Subtarget) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr class="separator:a75b2de1747dc3b031c09ad4c906f4c2e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a63e1c24a2bdfa5089ed3497bad9d5163"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ARMBaseInstrInfo.html#a63e1c24a2bdfa5089ed3497bad9d5163">copyFromCPSR</a> (<a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB, <a class="el" href="classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">MachineBasicBlock::iterator</a> <a class="el" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>, <a class="el" href="classunsigned.html">unsigned</a> DestReg, <a class="el" href="classbool.html">bool</a> KillSrc, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1ARMSubtarget.html">ARMSubtarget</a> &amp;Subtarget) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr class="separator:a63e1c24a2bdfa5089ed3497bad9d5163"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab2681ba6a76ea4aa6ad5b500fa2177b5"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ARMBaseInstrInfo.html#ab2681ba6a76ea4aa6ad5b500fa2177b5">copyPhysReg</a> (<a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB, <a class="el" href="classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">MachineBasicBlock::iterator</a> <a class="el" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>, <a class="el" href="classllvm_1_1DebugLoc.html">DebugLoc</a> <a class="el" href="GlobalMerge_8cpp.html#a7f7b8906dab43d37c78e10eafe4c424f">DL</a>, <a class="el" href="classunsigned.html">unsigned</a> DestReg, <a class="el" href="classunsigned.html">unsigned</a> SrcReg, <a class="el" href="classbool.html">bool</a> KillSrc) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="separator:ab2681ba6a76ea4aa6ad5b500fa2177b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0ad9487a0d4aa007a5d851ca141f8ac1"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ARMBaseInstrInfo.html#a0ad9487a0d4aa007a5d851ca141f8ac1">storeRegToStackSlot</a> (<a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB, <a class="el" href="classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">MachineBasicBlock::iterator</a> MBBI, <a class="el" href="classunsigned.html">unsigned</a> SrcReg, <a class="el" href="classbool.html">bool</a> isKill, int FrameIndex, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *TRI) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="separator:a0ad9487a0d4aa007a5d851ca141f8ac1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3b22fcc0d7dad53d3f9458e12b85dd09"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ARMBaseInstrInfo.html#a3b22fcc0d7dad53d3f9458e12b85dd09">loadRegFromStackSlot</a> (<a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB, <a class="el" href="classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">MachineBasicBlock::iterator</a> MBBI, <a class="el" href="classunsigned.html">unsigned</a> DestReg, int FrameIndex, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *TRI) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="separator:a3b22fcc0d7dad53d3f9458e12b85dd09"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aef5384ac2fdcd6c15872a42916f53d8f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ARMBaseInstrInfo.html#aef5384ac2fdcd6c15872a42916f53d8f">expandPostRAPseudo</a> (<a class="el" href="classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">MachineBasicBlock::iterator</a> MI) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="separator:aef5384ac2fdcd6c15872a42916f53d8f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab04b0811927ecd7ebcb64a5e422a9bd9"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ARMBaseInstrInfo.html#ab04b0811927ecd7ebcb64a5e422a9bd9">reMaterialize</a> (<a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB, <a class="el" href="classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">MachineBasicBlock::iterator</a> MI, <a class="el" href="classunsigned.html">unsigned</a> DestReg, <a class="el" href="classunsigned.html">unsigned</a> SubIdx, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *Orig, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> &amp;TRI) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="separator:ab04b0811927ecd7ebcb64a5e422a9bd9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7bb279a7640ab67d249cce540508ba96"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ARMBaseInstrInfo.html#a7bb279a7640ab67d249cce540508ba96">duplicate</a> (<a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *Orig, <a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="separator:a7bb279a7640ab67d249cce540508ba96"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeae42d459b9adbb6c5fad5e771ab2d54"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ARMBaseInstrInfo.html#aeae42d459b9adbb6c5fad5e771ab2d54">commuteInstruction</a> (<a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *, <a class="el" href="classbool.html">bool</a>=<a class="el" href="SimplifyInstructions_8cpp.html#a6dd713bd88673625bb181528a61bdc85">false</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="memdesc:aeae42d459b9adbb6c5fad5e771ab2d54"><td class="mdescLeft">&#160;</td><td class="mdescRight">commuteInstruction - Handle commutable instructions.  <a href="#aeae42d459b9adbb6c5fad5e771ab2d54">More...</a><br/></td></tr>
<tr class="separator:aeae42d459b9adbb6c5fad5e771ab2d54"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab6c13295692da4a356c2e62ba6910b2a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> &amp;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ARMBaseInstrInfo.html#ab6c13295692da4a356c2e62ba6910b2a">AddDReg</a> (<a class="el" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> &amp;MIB, <a class="el" href="classunsigned.html">unsigned</a> Reg, <a class="el" href="classunsigned.html">unsigned</a> SubIdx, <a class="el" href="classunsigned.html">unsigned</a> State, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *TRI) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr class="separator:ab6c13295692da4a356c2e62ba6910b2a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:add440176c845d21bb8d3076886e1e271"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ARMBaseInstrInfo.html#add440176c845d21bb8d3076886e1e271">produceSameValue</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *MI0, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *MI1, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> *MRI) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="separator:add440176c845d21bb8d3076886e1e271"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab1ec5f3b915078525275298dc021f58c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ARMBaseInstrInfo.html#ab1ec5f3b915078525275298dc021f58c">areLoadsFromSameBasePtr</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *Load1, <a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *Load2, int64_t &amp;Offset1, int64_t &amp;Offset2) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="separator:ab1ec5f3b915078525275298dc021f58c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac624f59926b6618a1da5645cae8bc2c5"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ARMBaseInstrInfo.html#ac624f59926b6618a1da5645cae8bc2c5">shouldScheduleLoadsNear</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *Load1, <a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *Load2, int64_t Offset1, int64_t Offset2, <a class="el" href="classunsigned.html">unsigned</a> NumLoads) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="separator:ac624f59926b6618a1da5645cae8bc2c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acc69b7cac1d8d1e447369b130a03dd38"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ARMBaseInstrInfo.html#acc69b7cac1d8d1e447369b130a03dd38">isSchedulingBoundary</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *MI, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *MBB, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="separator:acc69b7cac1d8d1e447369b130a03dd38"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a85fa77e7f5ca5615d87ab2dcdd8b1712"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ARMBaseInstrInfo.html#a85fa77e7f5ca5615d87ab2dcdd8b1712">isProfitableToIfCvt</a> (<a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB, <a class="el" href="classunsigned.html">unsigned</a> NumCycles, <a class="el" href="classunsigned.html">unsigned</a> ExtraPredCycles, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1BranchProbability.html">BranchProbability</a> &amp;Probability) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="separator:a85fa77e7f5ca5615d87ab2dcdd8b1712"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a408215fd63b407254f5f1dba804c7c03"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ARMBaseInstrInfo.html#a408215fd63b407254f5f1dba804c7c03">isProfitableToIfCvt</a> (<a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;TMBB, <a class="el" href="classunsigned.html">unsigned</a> NumT, <a class="el" href="classunsigned.html">unsigned</a> ExtraT, <a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;FMBB, <a class="el" href="classunsigned.html">unsigned</a> NumF, <a class="el" href="classunsigned.html">unsigned</a> ExtraF, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1BranchProbability.html">BranchProbability</a> &amp;Probability) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="separator:a408215fd63b407254f5f1dba804c7c03"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a479404f5d7a6419a6cbe246be1d8f365"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ARMBaseInstrInfo.html#a479404f5d7a6419a6cbe246be1d8f365">isProfitableToDupForIfCvt</a> (<a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB, <a class="el" href="classunsigned.html">unsigned</a> NumCycles, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1BranchProbability.html">BranchProbability</a> &amp;Probability) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="separator:a479404f5d7a6419a6cbe246be1d8f365"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad537aedc883659240d215cd8613f7f9e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ARMBaseInstrInfo.html#ad537aedc883659240d215cd8613f7f9e">isProfitableToUnpredicate</a> (<a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;TMBB, <a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;FMBB) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="separator:ad537aedc883659240d215cd8613f7f9e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a477ad163db4a011db7cbcacb86b755e3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ARMBaseInstrInfo.html#a477ad163db4a011db7cbcacb86b755e3">analyzeCompare</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *MI, <a class="el" href="classunsigned.html">unsigned</a> &amp;SrcReg, <a class="el" href="classunsigned.html">unsigned</a> &amp;SrcReg2, int &amp;CmpMask, int &amp;CmpValue) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="separator:a477ad163db4a011db7cbcacb86b755e3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a221968f374a517eca301e40de662a2f1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ARMBaseInstrInfo.html#a221968f374a517eca301e40de662a2f1">optimizeCompareInstr</a> (<a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *CmpInstr, <a class="el" href="classunsigned.html">unsigned</a> SrcReg, <a class="el" href="classunsigned.html">unsigned</a> SrcReg2, int CmpMask, int CmpValue, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> *MRI) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="separator:a221968f374a517eca301e40de662a2f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1dd313bbb0e69f3cdbe4ae2b1fc92ae9"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ARMBaseInstrInfo.html#a1dd313bbb0e69f3cdbe4ae2b1fc92ae9">analyzeSelect</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *MI, <a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &gt; &amp;Cond, <a class="el" href="classunsigned.html">unsigned</a> &amp;TrueOp, <a class="el" href="classunsigned.html">unsigned</a> &amp;FalseOp, <a class="el" href="classbool.html">bool</a> &amp;Optimizable) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="separator:a1dd313bbb0e69f3cdbe4ae2b1fc92ae9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aef7ee9f1cb2f1b925236c33f388c25b7"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ARMBaseInstrInfo.html#aef7ee9f1cb2f1b925236c33f388c25b7">optimizeSelect</a> (<a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *MI, <a class="el" href="classllvm_1_1SmallPtrSetImpl.html">SmallPtrSetImpl</a>&lt; <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> * &gt; &amp;SeenMIs, <a class="el" href="classbool.html">bool</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="separator:aef7ee9f1cb2f1b925236c33f388c25b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac58db7c193d7cf54add39e5b2ec565c2"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ARMBaseInstrInfo.html#ac58db7c193d7cf54add39e5b2ec565c2">FoldImmediate</a> (<a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *UseMI, <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *DefMI, <a class="el" href="classunsigned.html">unsigned</a> Reg, <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> *MRI) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="separator:ac58db7c193d7cf54add39e5b2ec565c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a74587483e565b511189918aee6ad2898"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ARMBaseInstrInfo.html#a74587483e565b511189918aee6ad2898">getNumMicroOps</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1InstrItineraryData.html">InstrItineraryData</a> *ItinData, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *MI) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="separator:a74587483e565b511189918aee6ad2898"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af67c587dfb750d610e3c2a738465a044"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ARMBaseInstrInfo.html#af67c587dfb750d610e3c2a738465a044">getOperandLatency</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1InstrItineraryData.html">InstrItineraryData</a> *ItinData, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *DefMI, <a class="el" href="classunsigned.html">unsigned</a> DefIdx, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *UseMI, <a class="el" href="classunsigned.html">unsigned</a> UseIdx) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="separator:af67c587dfb750d610e3c2a738465a044"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2c3cc6e10ea067022e67d75342eb5e6c"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ARMBaseInstrInfo.html#a2c3cc6e10ea067022e67d75342eb5e6c">getOperandLatency</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1InstrItineraryData.html">InstrItineraryData</a> *ItinData, <a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *DefNode, <a class="el" href="classunsigned.html">unsigned</a> DefIdx, <a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *UseNode, <a class="el" href="classunsigned.html">unsigned</a> UseIdx) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="separator:a2c3cc6e10ea067022e67d75342eb5e6c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a651cfc36c20d1f897316461d8ac3deba"><td class="memItemLeft" align="right" valign="top">std::pair&lt; uint16_t, uint16_t &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ARMBaseInstrInfo.html#a651cfc36c20d1f897316461d8ac3deba">getExecutionDomain</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *MI) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="memdesc:a651cfc36c20d1f897316461d8ac3deba"><td class="mdescLeft">&#160;</td><td class="mdescRight">VFP/NEON execution domains.  <a href="#a651cfc36c20d1f897316461d8ac3deba">More...</a><br/></td></tr>
<tr class="separator:a651cfc36c20d1f897316461d8ac3deba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3a23e816f6eb55463cfc24995a5d1d32"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ARMBaseInstrInfo.html#a3a23e816f6eb55463cfc24995a5d1d32">setExecutionDomain</a> (<a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *MI, <a class="el" href="classunsigned.html">unsigned</a> Domain) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="separator:a3a23e816f6eb55463cfc24995a5d1d32"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5842f59012f73743b34c2301cef34dd0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ARMBaseInstrInfo.html#a5842f59012f73743b34c2301cef34dd0">getPartialRegUpdateClearance</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *, <a class="el" href="classunsigned.html">unsigned</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="separator:a5842f59012f73743b34c2301cef34dd0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a570ebd0d0e1bce44cfb7dc8a4037097c"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ARMBaseInstrInfo.html#a570ebd0d0e1bce44cfb7dc8a4037097c">breakPartialRegDependency</a> (<a class="el" href="classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">MachineBasicBlock::iterator</a>, <a class="el" href="classunsigned.html">unsigned</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *TRI) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="separator:a570ebd0d0e1bce44cfb7dc8a4037097c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3a817fefcff152330fc8a08abf4d13f6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ARMBaseInstrInfo.html#a3a817fefcff152330fc8a08abf4d13f6">getNumLDMAddresses</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *MI) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr class="memdesc:a3a817fefcff152330fc8a08abf4d13f6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the number of addresses by LDM or VLDM or zero for unknown.  <a href="#a3a817fefcff152330fc8a08abf4d13f6">More...</a><br/></td></tr>
<tr class="separator:a3a817fefcff152330fc8a08abf4d13f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a077805003085f226c324aa660f324b77"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ARMBaseInstrInfo.html#a077805003085f226c324aa660f324b77">isFpMLxInstruction</a> (<a class="el" href="classunsigned.html">unsigned</a> Opcode) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr class="separator:a077805003085f226c324aa660f324b77"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac7fe4651af293002937fbfcb61ddd28e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ARMBaseInstrInfo.html#ac7fe4651af293002937fbfcb61ddd28e">isFpMLxInstruction</a> (<a class="el" href="classunsigned.html">unsigned</a> Opcode, <a class="el" href="classunsigned.html">unsigned</a> &amp;MulOpc, <a class="el" href="classunsigned.html">unsigned</a> &amp;AddSubOpc, <a class="el" href="classbool.html">bool</a> &amp;NegAcc, <a class="el" href="classbool.html">bool</a> &amp;HasLane) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr class="separator:ac7fe4651af293002937fbfcb61ddd28e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0b5a16398cb19bdffa7cd4b7af7a2a1b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ARMBaseInstrInfo.html#a0b5a16398cb19bdffa7cd4b7af7a2a1b">canCauseFpMLxStall</a> (<a class="el" href="classunsigned.html">unsigned</a> Opcode) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr class="separator:a0b5a16398cb19bdffa7cd4b7af7a2a1b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aae231619c97165f218132704f3ba84cf"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ARMBaseInstrInfo.html#aae231619c97165f218132704f3ba84cf">isSwiftFastImmShift</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *MI) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr class="separator:aae231619c97165f218132704f3ba84cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pro-methods"></a>
Protected Member Functions</h2></td></tr>
<tr class="memitem:a7e82ffc3423eb67eef1e1a43f0b75ce7"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ARMBaseInstrInfo.html#a7e82ffc3423eb67eef1e1a43f0b75ce7">ARMBaseInstrInfo</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1ARMSubtarget.html">ARMSubtarget</a> &amp;STI)</td></tr>
<tr class="separator:a7e82ffc3423eb67eef1e1a43f0b75ce7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a122bc7b83639398ca019a8b8ca135d17"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ARMBaseInstrInfo.html#a122bc7b83639398ca019a8b8ca135d17">expandLoadStackGuardBase</a> (<a class="el" href="classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">MachineBasicBlock::iterator</a> MI, <a class="el" href="classunsigned.html">unsigned</a> LoadImmOpc, <a class="el" href="classunsigned.html">unsigned</a> LoadOpc, <a class="el" href="namespacellvm_1_1Reloc.html#af59f6dc86e80aaf56f1afd155eebf568">Reloc::Model</a> RM) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr class="separator:a122bc7b83639398ca019a8b8ca135d17"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aba7f60edec8e7b982c598aa278f9420c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ARMBaseInstrInfo.html#aba7f60edec8e7b982c598aa278f9420c">getRegSequenceLikeInputs</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;MI, <a class="el" href="classunsigned.html">unsigned</a> DefIdx, <a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; RegSubRegPairAndIdx &gt; &amp;InputRegs) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="separator:aba7f60edec8e7b982c598aa278f9420c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afc76a889f289a0e841775d80aa0338ba"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ARMBaseInstrInfo.html#afc76a889f289a0e841775d80aa0338ba">getExtractSubregLikeInputs</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;MI, <a class="el" href="classunsigned.html">unsigned</a> DefIdx, RegSubRegPairAndIdx &amp;InputReg) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="separator:afc76a889f289a0e841775d80aa0338ba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abc8556ad731efc2f7a407169624d812e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ARMBaseInstrInfo.html#abc8556ad731efc2f7a407169624d812e">getInsertSubregLikeInputs</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;MI, <a class="el" href="classunsigned.html">unsigned</a> DefIdx, RegSubRegPair &amp;BaseReg, RegSubRegPairAndIdx &amp;InsertedReg) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="separator:abc8556ad731efc2f7a407169624d812e"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock">
<p>Definition at line <a class="el" href="ARMBaseInstrInfo_8h_source.html#l00031">31</a> of file <a class="el" href="ARMBaseInstrInfo_8h_source.html">ARMBaseInstrInfo.h</a>.</p>
</div><h2 class="groupheader">Constructor &amp; Destructor Documentation</h2>
<a class="anchor" id="a7e82ffc3423eb67eef1e1a43f0b75ce7"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">ARMBaseInstrInfo::ARMBaseInstrInfo </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1ARMSubtarget.html">ARMSubtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>STI</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">explicit</span><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l00093">93</a> of file <a class="el" href="ARMBaseInstrInfo_8cpp_source.html">ARMBaseInstrInfo.cpp</a>.</p>

<p>References <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l00070">ARM_MLxTable</a>, <a class="el" href="STLExtras_8h_source.html#l00310">llvm::array_lengthof()</a>, <a class="el" href="GlobalMerge_8cpp.html#a65c1240c404c646dd0e63fdcbf620730">assert()</a>, <a class="el" href="SmallSet_8h_source.html#l00069">llvm::SmallSet&lt; T, N, C &gt;::insert()</a>, <a class="el" href="DenseMap_8h_source.html#l00163">llvm::DenseMapBase&lt; DerivedT, KeyT, ValueT, KeyInfoT, BucketT &gt;::insert()</a>, and <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l00063">ARM_MLxEntry::MLxOpc</a>.</p>

</div>
</div>
<h2 class="groupheader">Member Function Documentation</h2>
<a class="anchor" id="ab6c13295692da4a356c2e62ba6910b2a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> &amp; ARMBaseInstrInfo::AddDReg </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> &amp;&#160;</td>
          <td class="paramname"><em>MIB</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Reg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>SubIdx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>State</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *&#160;</td>
          <td class="paramname"><em>TRI</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l00868">868</a> of file <a class="el" href="ARMBaseInstrInfo_8cpp_source.html">ARMBaseInstrInfo.cpp</a>.</p>

<p>References <a class="el" href="MachineInstrBuilder_8h_source.html#l00068">llvm::MachineInstrBuilder::addReg()</a>, <a class="el" href="MCRegisterInfo_8cpp_source.html#l00026">llvm::MCRegisterInfo::getSubReg()</a>, and <a class="el" href="TargetRegisterInfo_8h_source.html#l00284">llvm::TargetRegisterInfo::isPhysicalRegister()</a>.</p>

<p>Referenced by <a class="el" href="Thumb2InstrInfo_8cpp_source.html#l00169">llvm::Thumb2InstrInfo::loadRegFromStackSlot()</a>, <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l01071">loadRegFromStackSlot()</a>, <a class="el" href="Thumb2InstrInfo_8cpp_source.html#l00126">llvm::Thumb2InstrInfo::storeRegToStackSlot()</a>, and <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l00880">storeRegToStackSlot()</a>.</p>

</div>
</div>
<a class="anchor" id="af2e3416303aee9121067cb36d1d8c433"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> ARMBaseInstrInfo::AnalyzeBranch </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;&#160;</td>
          <td class="paramname"><em>MBB</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *&amp;&#160;</td>
          <td class="paramname"><em>TBB</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *&amp;&#160;</td>
          <td class="paramname"><em>FBB</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &gt; &amp;&#160;</td>
          <td class="paramname"><em>Cond</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a>&#160;</td>
          <td class="paramname"><em>AllowModify</em> = <code><a class="el" href="SimplifyInstructions_8cpp.html#a6dd713bd88673625bb181528a61bdc85">false</a></code>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l00276">276</a> of file <a class="el" href="ARMBaseInstrInfo_8cpp_source.html">ARMBaseInstrInfo.cpp</a>.</p>

<p>References <a class="el" href="GlobalMerge_8cpp.html#a65c1240c404c646dd0e63fdcbf620730">assert()</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00241">llvm::MachineBasicBlock::begin()</a>, <a class="el" href="SmallVector_8h_source.html#l00410">llvm::SmallVectorImpl&lt; T &gt;::clear()</a>, <a class="el" href="SmallVector_8h_source.html#l00056">llvm::SmallVectorBase::empty()</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00243">llvm::MachineBasicBlock::end()</a>, <a class="el" href="MachineInstr_8cpp_source.html#l00915">llvm::MachineInstr::eraseFromParent()</a>, <a class="el" href="MD5_8cpp_source.html#l00054">I</a>, <a class="el" href="AArch64InstrInfo_8h_source.html#l00240">llvm::isCondBranchOpcode()</a>, <a class="el" href="AArch64InstrInfo_8h_source.html#l00257">llvm::isIndirectBranchOpcode()</a>, <a class="el" href="ARMBaseInstrInfo_8h_source.html#l00416">llvm::isJumpTableBranchOpcode()</a>, <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l00441">isPredicated()</a>, <a class="el" href="AArch64InstrInfo_8h_source.html#l00238">llvm::isUncondBranchOpcode()</a>, and <a class="el" href="SmallVector_8h_source.html#l00221">llvm::SmallVectorTemplateBase&lt; T, isPodLike&lt; T &gt;::value &gt;::push_back()</a>.</p>

</div>
</div>
<a class="anchor" id="a477ad163db4a011db7cbcacb86b755e3"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> ARMBaseInstrInfo::analyzeCompare </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a> &amp;&#160;</td>
          <td class="paramname"><em>SrcReg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a> &amp;&#160;</td>
          <td class="paramname"><em>SrcReg2</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int &amp;&#160;</td>
          <td class="paramname"><em>CmpMask</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int &amp;&#160;</td>
          <td class="paramname"><em>CmpValue</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>analyzeCompare - For a comparison instruction, return the source registers in SrcReg and SrcReg2 if having two register operands, and the value it compares against in CmpValue. Return true if the comparison instruction can be analyzed. </p>

<p>Definition at line <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l02245">2245</a> of file <a class="el" href="ARMBaseInstrInfo_8cpp_source.html">ARMBaseInstrInfo.cpp</a>.</p>

<p>References <a class="el" href="MachineOperand_8h_source.html#l00407">llvm::MachineOperand::getImm()</a>, <a class="el" href="MachineInstr_8h_source.html#l00280">llvm::MachineInstr::getOpcode()</a>, <a class="el" href="MachineInstr_8h_source.html#l00286">llvm::MachineInstr::getOperand()</a>, and <a class="el" href="MachineOperand_8h_source.html#l00264">llvm::MachineOperand::getReg()</a>.</p>

</div>
</div>
<a class="anchor" id="a1dd313bbb0e69f3cdbe4ae2b1fc92ae9"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> ARMBaseInstrInfo::analyzeSelect </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &gt; &amp;&#160;</td>
          <td class="paramname"><em>Cond</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a> &amp;&#160;</td>
          <td class="paramname"><em>TrueOp</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a> &amp;&#160;</td>
          <td class="paramname"><em>FalseOp</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a> &amp;&#160;</td>
          <td class="paramname"><em>Optimizable</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l01818">1818</a> of file <a class="el" href="ARMBaseInstrInfo_8cpp_source.html">ARMBaseInstrInfo.cpp</a>.</p>

<p>References <a class="el" href="GlobalMerge_8cpp.html#a65c1240c404c646dd0e63fdcbf620730">assert()</a>, <a class="el" href="MachineInstr_8h_source.html#l00280">llvm::MachineInstr::getOpcode()</a>, <a class="el" href="MachineInstr_8h_source.html#l00286">llvm::MachineInstr::getOperand()</a>, and <a class="el" href="SmallVector_8h_source.html#l00221">llvm::SmallVectorTemplateBase&lt; T, isPodLike&lt; T &gt;::value &gt;::push_back()</a>.</p>

</div>
</div>
<a class="anchor" id="ab1ec5f3b915078525275298dc021f58c"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> ARMBaseInstrInfo::areLoadsFromSameBasePtr </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>Load1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>Load2</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int64_t &amp;&#160;</td>
          <td class="paramname"><em>Offset1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int64_t &amp;&#160;</td>
          <td class="paramname"><em>Offset2</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>areLoadsFromSameBasePtr - This is used by the pre-regalloc scheduler to determine if two loads are loading from the same base address. It should only return true if the base pointers are the same and the only differences between the two addresses is the offset. It also returns the offsets by reference.</p>
<p>areLoadsFromSameBasePtr - This is used by the pre-regalloc scheduler to determine if two loads are loading from the same base address. It should only return true if the base pointers are the same and the only differences between the two addresses is the offset. It also returns the offsets by reference.</p>
<p>FIXME: remove this in favor of the <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> interface once pre-RA-sched is permanently disabled. </p>

<p>Definition at line <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l01526">1526</a> of file <a class="el" href="ARMBaseInstrInfo_8cpp_source.html">ARMBaseInstrInfo.cpp</a>.</p>

<p>References <a class="el" href="SelectionDAGNodes_8h_source.html#l00437">llvm::SDNode::getMachineOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00608">llvm::SDNode::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00432">llvm::SDNode::isMachineOpcode()</a>, and <a class="el" href="ARMSubtarget_8h_source.html#l00392">llvm::ARMSubtarget::isThumb1Only()</a>.</p>

</div>
</div>
<a class="anchor" id="a570ebd0d0e1bce44cfb7dc8a4037097c"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void ARMBaseInstrInfo::breakPartialRegDependency </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">MachineBasicBlock::iterator</a>&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>OpNum</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *&#160;</td>
          <td class="paramname"><em>TRI</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l04478">4478</a> of file <a class="el" href="ARMBaseInstrInfo_8cpp_source.html">ARMBaseInstrInfo.cpp</a>.</p>

<p>References <a class="el" href="ARMBaseInstrInfo_8h_source.html#l00385">llvm::AddDefaultPred()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00087">llvm::MachineInstrBuilder::addImm()</a>, <a class="el" href="MachineInstr_8cpp_source.html#l01767">llvm::MachineInstr::addRegisterKilled()</a>, <a class="el" href="GlobalMerge_8cpp.html#a65c1240c404c646dd0e63fdcbf620730">assert()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00234">llvm::BuildMI()</a>, <a class="el" href="Value_8cpp_source.html#l00285">contains()</a>, <a class="el" href="MachineOperand_8h_source.html#l00264">llvm::MachineOperand::getReg()</a>, <a class="el" href="TargetRegisterInfo_8h_source.html#l00284">llvm::TargetRegisterInfo::isPhysicalRegister()</a>, <a class="el" href="MCRegisterInfo_8h_source.html#l00513">llvm::MCRegisterInfo::isSuperRegister()</a>, and <a class="el" href="AArch64BaseInfo_8h_source.html#l00197">llvm::AArch64CC::MI</a>.</p>

</div>
</div>
<a class="anchor" id="a0b5a16398cb19bdffa7cd4b7af7a2a1b"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> llvm::ARMBaseInstrInfo::canCauseFpMLxStall </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Opcode</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>canCauseFpMLxStall - Return true if an instruction of the specified opcode will cause stalls when scheduled after (within 4-cycle window) a fp MLA / MLS instruction. </p>

<p>Definition at line <a class="el" href="ARMBaseInstrInfo_8h_source.html#l00375">375</a> of file <a class="el" href="ARMBaseInstrInfo_8h_source.html">ARMBaseInstrInfo.h</a>.</p>

<p>References <a class="el" href="SmallSet_8h_source.html#l00053">llvm::SmallSet&lt; T, N, C &gt;::count()</a>.</p>

<p>Referenced by <a class="el" href="ARMHazardRecognizer_8cpp_source.html#l00035">llvm::ARMHazardRecognizer::getHazardType()</a>.</p>

</div>
</div>
<a class="anchor" id="aeae42d459b9adbb6c5fad5e771ab2d54"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> * ARMBaseInstrInfo::commuteInstruction </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a>&#160;</td>
          <td class="paramname"><em>NewMI</em> = <code><a class="el" href="SimplifyInstructions_8cpp.html#a6dd713bd88673625bb181528a61bdc85">false</a></code>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>commuteInstruction - Handle commutable instructions. </p>

<p>Definition at line <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l01757">1757</a> of file <a class="el" href="ARMBaseInstrInfo_8cpp_source.html">ARMBaseInstrInfo.cpp</a>.</p>

<p>References <a class="el" href="ARMBaseInfo_8h_source.html#l00044">llvm::ARMCC::AL</a>, <a class="el" href="TargetInstrInfo_8cpp_source.html#l00122">llvm::TargetInstrInfo::commuteInstruction()</a>, <a class="el" href="MachineInstr_8cpp_source.html#l01220">llvm::MachineInstr::findFirstPredOperandIdx()</a>, <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l01732">llvm::getInstrPredicate()</a>, <a class="el" href="MachineInstr_8h_source.html#l00280">llvm::MachineInstr::getOpcode()</a>, <a class="el" href="MachineInstr_8h_source.html#l00286">llvm::MachineInstr::getOperand()</a>, <a class="el" href="ARMBaseInfo_8h_source.html#l00047">llvm::ARMCC::getOppositeCondition()</a>, and <a class="el" href="AArch64BaseInfo_8h_source.html#l00197">llvm::AArch64CC::MI</a>.</p>

</div>
</div>
<a class="anchor" id="a6c9cb53f19ec074b0096eb9c6824b71a"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> * ARMBaseInstrInfo::convertToThreeAddress </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineFunction.html#a340712de3e78fec11c338735cab17df7">MachineFunction::iterator</a> &amp;&#160;</td>
          <td class="paramname"><em>MFI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">MachineBasicBlock::iterator</a> &amp;&#160;</td>
          <td class="paramname"><em>MBBI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1LiveVariables.html">LiveVariables</a> *&#160;</td>
          <td class="paramname"><em>LV</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l00126">126</a> of file <a class="el" href="ARMBaseInstrInfo_8cpp_source.html">ARMBaseInstrInfo.cpp</a>.</p>

<p>References <a class="el" href="MachineInstrBuilder_8h_source.html#l00087">llvm::MachineInstrBuilder::addImm()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00068">llvm::MachineInstrBuilder::addReg()</a>, <a class="el" href="ARMBaseInfo_8h_source.html#l00238">llvm::ARMII::AddrMode2</a>, <a class="el" href="ARMBaseInfo_8h_source.html#l00239">llvm::ARMII::AddrMode3</a>, <a class="el" href="ARMBaseInfo_8h_source.html#l00325">llvm::ARMII::AddrModeMask</a>, <a class="el" href="LiveVariables_8h_source.html#l00238">llvm::LiveVariables::addVirtualRegisterDead()</a>, <a class="el" href="LiveVariables_8h_source.html#l00202">llvm::LiveVariables::addVirtualRegisterKilled()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00234">llvm::BuildMI()</a>, <a class="el" href="ARMBaseInstrInfo_8cpp.html#ac0d783c80fd0f6ac590557c9d09bf5b4">EnableARM3Addr</a>, <a class="el" href="ARMAddressingModes_8h_source.html#l00413">llvm::ARM_AM::getAM2Offset()</a>, <a class="el" href="ARMAddressingModes_8h_source.html#l00416">llvm::ARM_AM::getAM2Op()</a>, <a class="el" href="ARMAddressingModes_8h_source.html#l00419">llvm::ARM_AM::getAM2ShiftOpc()</a>, <a class="el" href="ARMAddressingModes_8h_source.html#l00447">llvm::ARM_AM::getAM3Offset()</a>, <a class="el" href="ARMAddressingModes_8h_source.html#l00450">llvm::ARM_AM::getAM3Op()</a>, <a class="el" href="MachineInstr_8h_source.html#l00245">llvm::MachineInstr::getDebugLoc()</a>, <a class="el" href="MachineInstr_8h_source.html#l00276">llvm::MachineInstr::getDesc()</a>, <a class="el" href="MachineOperand_8h_source.html#l00407">llvm::MachineOperand::getImm()</a>, <a class="el" href="MCInstrDesc_8h_source.html#l00194">llvm::MCInstrDesc::getNumOperands()</a>, <a class="el" href="MachineInstr_8h_source.html#l00284">llvm::MachineInstr::getNumOperands()</a>, <a class="el" href="MachineInstr_8h_source.html#l00280">llvm::MachineInstr::getOpcode()</a>, <a class="el" href="MachineInstr_8h_source.html#l00286">llvm::MachineInstr::getOperand()</a>, <a class="el" href="MachineInstr_8h_source.html#l00120">llvm::MachineInstr::getParent()</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00137">llvm::MachineBasicBlock::getParent()</a>, <a class="el" href="MachineOperand_8h_source.html#l00264">llvm::MachineOperand::getReg()</a>, <a class="el" href="ARMAddressingModes_8h_source.html#l00171">llvm::ARM_AM::getSOImmVal()</a>, <a class="el" href="ARMAddressingModes_8h_source.html#l00112">llvm::ARM_AM::getSORegOpc()</a>, <a class="el" href="classllvm_1_1ARMBaseInstrInfo.html#a4600f410854a2540949d8bfb93c9c348">getUnindexedOpcode()</a>, <a class="el" href="LiveVariables_8cpp_source.html#l00084">llvm::LiveVariables::getVarInfo()</a>, <a class="el" href="ARMBaseInfo_8h_source.html#l00331">llvm::ARMII::IndexModeMask</a>, <a class="el" href="ARMBaseInfo_8h_source.html#l00230">llvm::ARMII::IndexModePost</a>, <a class="el" href="ARMBaseInfo_8h_source.html#l00229">llvm::ARMII::IndexModePre</a>, <a class="el" href="ARMBaseInfo_8h_source.html#l00330">llvm::ARMII::IndexModeShift</a>, <a class="el" href="MachineOperand_8h_source.html#l00289">llvm::MachineOperand::isDead()</a>, <a class="el" href="MachineOperand_8h_source.html#l00279">llvm::MachineOperand::isDef()</a>, <a class="el" href="MachineOperand_8h_source.html#l00294">llvm::MachineOperand::isKill()</a>, <a class="el" href="MachineOperand_8h_source.html#l00227">llvm::MachineOperand::isReg()</a>, <a class="el" href="MachineOperand_8h_source.html#l00274">llvm::MachineOperand::isUse()</a>, <a class="el" href="TargetRegisterInfo_8h_source.html#l00291">llvm::TargetRegisterInfo::isVirtualRegister()</a>, <a class="el" href="LiveVariables_8h_source.html#l00089">llvm::LiveVariables::VarInfo::Kills</a>, <a class="el" href="ErrorHandling_8h_source.html#l00098">llvm_unreachable</a>, <a class="el" href="MachineInstr_8h_source.html#l00587">llvm::MachineInstr::mayStore()</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00197">llvm::AArch64CC::MI</a>, <a class="el" href="MachineInstr_8h_source.html#l00840">llvm::MachineInstr::readsRegister()</a>, <a class="el" href="LiveVariables_8h_source.html#l00094">llvm::LiveVariables::VarInfo::removeKill()</a>, <a class="el" href="MachineOperand_8h_source.html#l00378">llvm::MachineOperand::setIsDead()</a>, <a class="el" href="ARMAddressingModes_8h_source.html#l00037">llvm::ARM_AM::sub</a>, <a class="el" href="MCInstrDesc_8h_source.html#l00149">llvm::MCInstrDesc::TSFlags</a>, and <a class="el" href="AMDGPUInstrInfo_8cpp_source.html#l00353">VI</a>.</p>

</div>
</div>
<a class="anchor" id="a63e1c24a2bdfa5089ed3497bad9d5163"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void ARMBaseInstrInfo::copyFromCPSR </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;&#160;</td>
          <td class="paramname"><em>MBB</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">MachineBasicBlock::iterator</a>&#160;</td>
          <td class="paramname"><em>I</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>DestReg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a>&#160;</td>
          <td class="paramname"><em>KillSrc</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1ARMSubtarget.html">ARMSubtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l00693">693</a> of file <a class="el" href="ARMBaseInstrInfo_8cpp_source.html">ARMBaseInstrInfo.cpp</a>.</p>

<p>References <a class="el" href="ARMBaseInstrInfo_8h_source.html#l00385">llvm::AddDefaultPred()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00087">llvm::MachineInstrBuilder::addImm()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00068">llvm::MachineInstrBuilder::addReg()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00234">llvm::BuildMI()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00401">llvm::getKillRegState()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00032">llvm::RegState::Implicit</a>, <a class="el" href="ARMSubtarget_8h_source.html#l00395">llvm::ARMSubtarget::isMClass()</a>, and <a class="el" href="ARMSubtarget_8h_source.html#l00391">llvm::ARMSubtarget::isThumb()</a>.</p>

<p>Referenced by <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l00736">copyPhysReg()</a>.</p>

</div>
</div>
<a class="anchor" id="ab2681ba6a76ea4aa6ad5b500fa2177b5"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void ARMBaseInstrInfo::copyPhysReg </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;&#160;</td>
          <td class="paramname"><em>MBB</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">MachineBasicBlock::iterator</a>&#160;</td>
          <td class="paramname"><em>I</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1DebugLoc.html">DebugLoc</a>&#160;</td>
          <td class="paramname"><em>DL</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>DestReg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>SrcReg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a>&#160;</td>
          <td class="paramname"><em>KillSrc</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l00736">736</a> of file <a class="el" href="ARMBaseInstrInfo_8cpp_source.html">ARMBaseInstrInfo.cpp</a>.</p>

<p>References <a class="el" href="ARMBaseInstrInfo_8h_source.html#l00390">llvm::AddDefaultCC()</a>, <a class="el" href="ARMBaseInstrInfo_8h_source.html#l00385">llvm::AddDefaultPred()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00068">llvm::MachineInstrBuilder::addReg()</a>, <a class="el" href="MachineInstr_8cpp_source.html#l01892">llvm::MachineInstr::addRegisterDefined()</a>, <a class="el" href="MachineInstr_8cpp_source.html#l01767">llvm::MachineInstr::addRegisterKilled()</a>, <a class="el" href="GlobalMerge_8cpp.html#a65c1240c404c646dd0e63fdcbf620730">assert()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00234">llvm::BuildMI()</a>, <a class="el" href="Value_8cpp_source.html#l00285">contains()</a>, <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l00693">copyFromCPSR()</a>, <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l00714">copyToCPSR()</a>, <a class="el" href="SmallSet_8h_source.html#l00053">llvm::SmallSet&lt; T, N, C &gt;::count()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00401">llvm::getKillRegState()</a>, <a class="el" href="classllvm_1_1ARMBaseInstrInfo.html#aead1976618a69142c927e6abe9b307f5">getRegisterInfo()</a>, <a class="el" href="MCRegisterInfo_8cpp_source.html#l00026">llvm::MCRegisterInfo::getSubReg()</a>, <a class="el" href="SmallSet_8h_source.html#l00069">llvm::SmallSet&lt; T, N, C &gt;::insert()</a>, <a class="el" href="ARMSubtarget_8h_source.html#l00326">llvm::ARMSubtarget::isFPOnlySP()</a>, <a class="el" href="ARMSubtarget_8h_source.html#l00393">llvm::ARMSubtarget::isThumb2()</a>, and <a class="el" href="TargetRegisterInfo_8h_source.html#l00398">llvm::TargetRegisterInfo::regsOverlap()</a>.</p>

<p>Referenced by <a class="el" href="Thumb2InstrInfo_8cpp_source.html#l00113">llvm::Thumb2InstrInfo::copyPhysReg()</a>.</p>

</div>
</div>
<a class="anchor" id="a75b2de1747dc3b031c09ad4c906f4c2e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void ARMBaseInstrInfo::copyToCPSR </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;&#160;</td>
          <td class="paramname"><em>MBB</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">MachineBasicBlock::iterator</a>&#160;</td>
          <td class="paramname"><em>I</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>SrcReg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a>&#160;</td>
          <td class="paramname"><em>KillSrc</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1ARMSubtarget.html">ARMSubtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l00714">714</a> of file <a class="el" href="ARMBaseInstrInfo_8cpp_source.html">ARMBaseInstrInfo.cpp</a>.</p>

<p>References <a class="el" href="ARMBaseInstrInfo_8h_source.html#l00385">llvm::AddDefaultPred()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00087">llvm::MachineInstrBuilder::addImm()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00068">llvm::MachineInstrBuilder::addReg()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00234">llvm::BuildMI()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00031">llvm::RegState::Define</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00401">llvm::getKillRegState()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00032">llvm::RegState::Implicit</a>, <a class="el" href="ARMSubtarget_8h_source.html#l00395">llvm::ARMSubtarget::isMClass()</a>, and <a class="el" href="ARMSubtarget_8h_source.html#l00391">llvm::ARMSubtarget::isThumb()</a>.</p>

<p>Referenced by <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l00736">copyPhysReg()</a>.</p>

</div>
</div>
<a class="anchor" id="a1b4105078d9414276e67bb58a5f27306"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ScheduleHazardRecognizer.html">ScheduleHazardRecognizer</a> * ARMBaseInstrInfo::CreateTargetHazardRecognizer </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetSubtargetInfo.html">TargetSubtargetInfo</a> *&#160;</td>
          <td class="paramname"><em>STI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1ScheduleDAG.html">ScheduleDAG</a> *&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l00107">107</a> of file <a class="el" href="ARMBaseInstrInfo_8cpp_source.html">ARMBaseInstrInfo.cpp</a>.</p>

<p>References <a class="el" href="TargetInstrInfo_8cpp_source.html#l00701">llvm::TargetInstrInfo::CreateTargetHazardRecognizer()</a>.</p>

</div>
</div>
<a class="anchor" id="a624af1a09f6ec191f88dfd2b26c3e54a"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ScheduleHazardRecognizer.html">ScheduleHazardRecognizer</a> * ARMBaseInstrInfo::CreateTargetPostRAHazardRecognizer </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1InstrItineraryData.html">InstrItineraryData</a> *&#160;</td>
          <td class="paramname"><em>II</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1ScheduleDAG.html">ScheduleDAG</a> *&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l00118">118</a> of file <a class="el" href="ARMBaseInstrInfo_8cpp_source.html">ARMBaseInstrInfo.cpp</a>.</p>

<p>References <a class="el" href="TargetInstrInfo_8cpp_source.html#l00717">llvm::TargetInstrInfo::CreateTargetPostRAHazardRecognizer()</a>, <a class="el" href="ARMSubtarget_8h_source.html#l00304">llvm::ARMSubtarget::hasVFP2()</a>, and <a class="el" href="ARMSubtarget_8h_source.html#l00393">llvm::ARMSubtarget::isThumb2()</a>.</p>

</div>
</div>
<a class="anchor" id="a48ed98d15b6e512105d9ba5c45da44d9"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> ARMBaseInstrInfo::DefinesPredicate </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">std::vector&lt; <a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &gt; &amp;&#160;</td>
          <td class="paramname"><em>Pred</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l00506">506</a> of file <a class="el" href="ARMBaseInstrInfo_8cpp_source.html">ARMBaseInstrInfo.cpp</a>.</p>

<p>References <a class="el" href="MachineOperand_8h_source.html#l00471">llvm::MachineOperand::clobbersPhysReg()</a>, <a class="el" href="MachineInstr_8h_source.html#l00284">llvm::MachineInstr::getNumOperands()</a>, <a class="el" href="MachineInstr_8h_source.html#l00286">llvm::MachineInstr::getOperand()</a>, <a class="el" href="MachineOperand_8h_source.html#l00264">llvm::MachineOperand::getReg()</a>, <a class="el" href="MachineOperand_8h_source.html#l00279">llvm::MachineOperand::isDef()</a>, <a class="el" href="MachineOperand_8h_source.html#l00227">llvm::MachineOperand::isReg()</a>, and <a class="el" href="MachineOperand_8h_source.html#l00251">llvm::MachineOperand::isRegMask()</a>.</p>

</div>
</div>
<a class="anchor" id="a7bb279a7640ab67d249cce540508ba96"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> * ARMBaseInstrInfo::duplicate </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td>
          <td class="paramname"><em>Orig</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;&#160;</td>
          <td class="paramname"><em>MF</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l01416">1416</a> of file <a class="el" href="ARMBaseInstrInfo_8cpp_source.html">ARMBaseInstrInfo.cpp</a>.</p>

<p>References <a class="el" href="TargetInstrInfo_8cpp_source.html#l00335">llvm::TargetInstrInfo::duplicate()</a>, <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l01344">duplicateCPV()</a>, <a class="el" href="MachineOperand_8h_source.html#l00427">llvm::MachineOperand::getIndex()</a>, <a class="el" href="MachineInstr_8h_source.html#l00280">llvm::MachineInstr::getOpcode()</a>, <a class="el" href="MachineInstr_8h_source.html#l00286">llvm::MachineInstr::getOperand()</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00197">llvm::AArch64CC::MI</a>, <a class="el" href="MachineOperand_8h_source.html#l00504">llvm::MachineOperand::setImm()</a>, and <a class="el" href="MachineOperand_8h_source.html#l00521">llvm::MachineOperand::setIndex()</a>.</p>

</div>
</div>
<a class="anchor" id="a122bc7b83639398ca019a8b8ca135d17"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void ARMBaseInstrInfo::expandLoadStackGuardBase </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">MachineBasicBlock::iterator</a>&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>LoadImmOpc</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>LoadOpc</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="namespacellvm_1_1Reloc.html#af59f6dc86e80aaf56f1afd155eebf568">Reloc::Model</a>&#160;</td>
          <td class="paramname"><em>RM</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l04054">4054</a> of file <a class="el" href="ARMBaseInstrInfo_8cpp_source.html">ARMBaseInstrInfo.cpp</a>.</p>

<p>References <a class="el" href="ARMBaseInstrInfo_8h_source.html#l00385">llvm::AddDefaultPred()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00133">llvm::MachineInstrBuilder::addGlobalAddress()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00234">llvm::BuildMI()</a>, <a class="el" href="GlobalMerge_8cpp_source.html#l00147">DL</a>, <a class="el" href="MachineInstr_8cpp_source.html#l00442">llvm::MachinePointerInfo::getGOT()</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00137">llvm::MachineBasicBlock::getParent()</a>, <a class="el" href="ARMSubtarget_8cpp_source.html#l00324">llvm::ARMSubtarget::GVIsIndirectSymbol()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00033">llvm::RegState::Kill</a>, <a class="el" href="ARMBaseInfo_8h_source.html#l00310">llvm::ARMII::MO_NONLAZY</a>, <a class="el" href="MachineMemOperand_8h_source.html#l00110">llvm::MachineMemOperand::MOInvariant</a>, and <a class="el" href="MachineMemOperand_8h_source.html#l00102">llvm::MachineMemOperand::MOLoad</a>.</p>

</div>
</div>
<a class="anchor" id="aef5384ac2fdcd6c15872a42916f53d8f"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> ARMBaseInstrInfo::expandPostRAPseudo </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">MachineBasicBlock::iterator</a>&#160;</td>
          <td class="paramname"><em>MI</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l01262">1262</a> of file <a class="el" href="ARMBaseInstrInfo_8cpp_source.html">ARMBaseInstrInfo.cpp</a>.</p>

<p>References <a class="el" href="ARMBaseInstrInfo_8h_source.html#l00385">llvm::AddDefaultPred()</a>, <a class="el" href="GlobalMerge_8cpp.html#a65c1240c404c646dd0e63fdcbf620730">assert()</a>, <a class="el" href="Value_8cpp_source.html#l00285">contains()</a>, <a class="el" href="Debug_8cpp_source.html#l00113">llvm::dbgs()</a>, <a class="el" href="Debug_8h_source.html#l00093">DEBUG</a>, <a class="el" href="MachineInstr_8cpp_source.html#l01191">llvm::MachineInstr::findRegisterDefOperandIdx()</a>, <a class="el" href="TargetRegisterInfo_8h_source.html#l00466">llvm::TargetRegisterInfo::getMatchingSuperReg()</a>, <a class="el" href="classllvm_1_1ARMBaseInstrInfo.html#aead1976618a69142c927e6abe9b307f5">getRegisterInfo()</a>, <a class="el" href="TargetMachine_8cpp_source.html#l00074">llvm::TargetMachine::getRelocationModel()</a>, <a class="el" href="ARMBaseInstrInfo_8h_source.html#l00102">getSubtarget()</a>, <a class="el" href="MachineFunction_8h_source.html#l00172">llvm::MachineFunction::getTarget()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00032">llvm::RegState::Implicit</a>, <a class="el" href="ARMSubtarget_8h_source.html#l00295">llvm::ARMSubtarget::isCortexA15()</a>, <a class="el" href="ARMSubtarget_8h_source.html#l00326">llvm::ARMSubtarget::isFPOnlySP()</a>, <a class="el" href="TargetOpcodes_8h_source.html#l00113">llvm::TargetOpcode::LOAD_STACK_GUARD</a>, <a class="el" href="Triple_8h_source.html#l00166">llvm::Triple::MachO</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00197">llvm::AArch64CC::MI</a>, <a class="el" href="NVPTX_8h_source.html#l00148">llvm::NVPTX::PTXCvtMode::RM</a>, and <a class="el" href="ARMBaseInstrInfo_8cpp.html#a66bb217193a5d63a232f9708683397a2">WidenVMOVS</a>.</p>

</div>
</div>
<a class="anchor" id="ac58db7c193d7cf54add39e5b2ec565c2"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> ARMBaseInstrInfo::FoldImmediate </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td>
          <td class="paramname"><em>UseMI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td>
          <td class="paramname"><em>DefMI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Reg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> *&#160;</td>
          <td class="paramname"><em>MRI</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>FoldImmediate - 'Reg' is known to be defined by a move immediate instruction, try to fold the immediate into the use instruction. </p>

<p>Definition at line <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l02606">2606</a> of file <a class="el" href="ARMBaseInstrInfo_8cpp_source.html">ARMBaseInstrInfo.cpp</a>.</p>

<p>References <a class="el" href="ARMBaseInstrInfo_8h_source.html#l00390">llvm::AddDefaultCC()</a>, <a class="el" href="ARMBaseInstrInfo_8h_source.html#l00385">llvm::AddDefaultPred()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00087">llvm::MachineInstrBuilder::addImm()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00068">llvm::MachineInstrBuilder::addReg()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00234">llvm::BuildMI()</a>, <a class="el" href="MachineInstr_8cpp_source.html#l00126">llvm::MachineOperand::ChangeToImmediate()</a>, <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00092">llvm::MachineRegisterInfo::createVirtualRegister()</a>, <a class="el" href="MachineInstr_8cpp_source.html#l00915">llvm::MachineInstr::eraseFromParent()</a>, <a class="el" href="MachineInstr_8h_source.html#l00245">llvm::MachineInstr::getDebugLoc()</a>, <a class="el" href="MachineInstr_8h_source.html#l00276">llvm::MachineInstr::getDesc()</a>, <a class="el" href="MachineOperand_8h_source.html#l00407">llvm::MachineOperand::getImm()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00401">llvm::getKillRegState()</a>, <a class="el" href="MCInstrDesc_8h_source.html#l00194">llvm::MCInstrDesc::getNumOperands()</a>, <a class="el" href="MachineInstr_8h_source.html#l00280">llvm::MachineInstr::getOpcode()</a>, <a class="el" href="MachineInstr_8h_source.html#l00286">llvm::MachineInstr::getOperand()</a>, <a class="el" href="MachineInstr_8h_source.html#l00120">llvm::MachineInstr::getParent()</a>, <a class="el" href="MachineOperand_8h_source.html#l00264">llvm::MachineOperand::getReg()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00569">llvm::MachineRegisterInfo::getRegClass()</a>, <a class="el" href="ARMAddressingModes_8h_source.html#l00201">llvm::ARM_AM::getSOImmTwoPartFirst()</a>, <a class="el" href="ARMAddressingModes_8h_source.html#l00207">llvm::ARM_AM::getSOImmTwoPartSecond()</a>, <a class="el" href="ARMAddressingModes_8h_source.html#l00362">llvm::ARM_AM::getT2SOImmTwoPartFirst()</a>, <a class="el" href="ARMAddressingModes_8h_source.html#l00379">llvm::ARM_AM::getT2SOImmTwoPartSecond()</a>, <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00323">llvm::MachineRegisterInfo::hasOneNonDBGUse()</a>, <a class="el" href="MCInstrDesc_8h_source.html#l00219">llvm::MCInstrDesc::hasOptionalDef()</a>, <a class="el" href="MachineOperand_8h_source.html#l00289">llvm::MachineOperand::isDead()</a>, <a class="el" href="MachineOperand_8h_source.html#l00229">llvm::MachineOperand::isImm()</a>, <a class="el" href="MachineOperand_8h_source.html#l00294">llvm::MachineOperand::isKill()</a>, <a class="el" href="ARMAddressingModes_8h_source.html#l00188">llvm::ARM_AM::isSOImmTwoPartVal()</a>, <a class="el" href="ARMAddressingModes_8h_source.html#l00335">llvm::ARM_AM::isT2SOImmTwoPartVal()</a>, <a class="el" href="MachineInstr_8h_source.html#l01137">llvm::MachineInstr::setDesc()</a>, <a class="el" href="MachineOperand_8h_source.html#l00372">llvm::MachineOperand::setIsKill()</a>, and <a class="el" href="MachineInstr_8cpp_source.html#l00049">llvm::MachineOperand::setReg()</a>.</p>

</div>
</div>
<a class="anchor" id="a651cfc36c20d1f897316461d8ac3deba"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">std::pair&lt; uint16_t, uint16_t &gt; ARMBaseInstrInfo::getExecutionDomain </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td>
          <td class="paramname"><em>MI</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>VFP/NEON execution domains. </p>

<p>Definition at line <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l04120">4120</a> of file <a class="el" href="ARMBaseInstrInfo_8cpp_source.html">ARMBaseInstrInfo.cpp</a>.</p>

<p>References <a class="el" href="ARMBaseInfo_8h_source.html#l00424">llvm::ARMII::DomainMask</a>, <a class="el" href="ARMBaseInfo_8h_source.html#l00427">llvm::ARMII::DomainNEON</a>, <a class="el" href="ARMBaseInfo_8h_source.html#l00428">llvm::ARMII::DomainNEONA8</a>, <a class="el" href="ARMBaseInfo_8h_source.html#l00426">llvm::ARMII::DomainVFP</a>, <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l04112">ExeGeneric</a>, <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l04114">ExeNEON</a>, <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l04113">ExeVFP</a>, <a class="el" href="MachineInstr_8h_source.html#l00276">llvm::MachineInstr::getDesc()</a>, <a class="el" href="MachineInstr_8h_source.html#l00280">llvm::MachineInstr::getOpcode()</a>, <a class="el" href="ARMSubtarget_8h_source.html#l00293">llvm::ARMSubtarget::isCortexA8()</a>, <a class="el" href="ARMSubtarget_8h_source.html#l00294">llvm::ARMSubtarget::isCortexA9()</a>, <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l00441">isPredicated()</a>, and <a class="el" href="MCInstrDesc_8h_source.html#l00149">llvm::MCInstrDesc::TSFlags</a>.</p>

</div>
</div>
<a class="anchor" id="afc76a889f289a0e841775d80aa0338ba"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> ARMBaseInstrInfo::getExtractSubregLikeInputs </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>DefIdx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">RegSubRegPairAndIdx &amp;&#160;</td>
          <td class="paramname"><em>InputReg</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>Build the equivalent inputs of a EXTRACT_SUBREG for the given <code>MI</code> and <code>DefIdx</code>. <code></code>[out] InputReg of the equivalent EXTRACT_SUBREG. E.g., EXTRACT_SUBREG vreg1:sub1, sub0, sub1 would produce:</p>
<ul>
<li>vreg1:sub1, sub0</li>
</ul>
<dl class="section return"><dt>Returns</dt><dd>true if it is possible to build such an input sequence with the pair <code>MI</code>, <code>DefIdx</code>. False otherwise.</dd></dl>
<dl class="section pre"><dt>Precondition</dt><dd>MI.isExtractSubregLike(). </dd></dl>

<p>Definition at line <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l04555">4555</a> of file <a class="el" href="ARMBaseInstrInfo_8cpp_source.html">ARMBaseInstrInfo.cpp</a>.</p>

<p>References <a class="el" href="GlobalMerge_8cpp.html#a65c1240c404c646dd0e63fdcbf620730">assert()</a>, <a class="el" href="MachineInstr_8h_source.html#l00276">llvm::MachineInstr::getDesc()</a>, <a class="el" href="MCInstrDesc_8h_source.html#l00202">llvm::MCInstrDesc::getNumDefs()</a>, <a class="el" href="MachineInstr_8h_source.html#l00280">llvm::MachineInstr::getOpcode()</a>, <a class="el" href="MachineInstr_8h_source.html#l00286">llvm::MachineInstr::getOperand()</a>, <a class="el" href="MachineOperand_8h_source.html#l00264">llvm::MachineOperand::getReg()</a>, <a class="el" href="MachineOperand_8h_source.html#l00269">llvm::MachineOperand::getSubReg()</a>, <a class="el" href="MachineInstr_8h_source.html#l00548">llvm::MachineInstr::isExtractSubregLike()</a>, <a class="el" href="ErrorHandling_8h_source.html#l00098">llvm_unreachable</a>, <a class="el" href="classllvm_1_1MachineOperand.html#a39d692ae880944b8211b1f260130c111">llvm::MachineOperand::Reg</a>, and <a class="el" href="ARMISelLowering_8h_source.html#l00082">llvm::ARMISD::VMOVRRD</a>.</p>

</div>
</div>
<a class="anchor" id="abc8556ad731efc2f7a407169624d812e"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> ARMBaseInstrInfo::getInsertSubregLikeInputs </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>DefIdx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">RegSubRegPair &amp;&#160;</td>
          <td class="paramname"><em>BaseReg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">RegSubRegPairAndIdx &amp;&#160;</td>
          <td class="paramname"><em>InsertedReg</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>Build the equivalent inputs of a INSERT_SUBREG for the given <code>MI</code> and <code>DefIdx</code>. <code></code>[out] BaseReg and <code></code>[out] InsertedReg contain the equivalent inputs of INSERT_SUBREG. E.g., INSERT_SUBREG vreg0:sub0, vreg1:sub1, sub3 would produce:</p>
<ul>
<li>BaseReg: vreg0:sub0</li>
<li>InsertedReg: vreg1:sub1, sub3</li>
</ul>
<dl class="section return"><dt>Returns</dt><dd>true if it is possible to build such an input sequence with the pair <code>MI</code>, <code>DefIdx</code>. False otherwise.</dd></dl>
<dl class="section pre"><dt>Precondition</dt><dd>MI.isInsertSubregLike(). </dd></dl>

<p>Definition at line <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l04576">4576</a> of file <a class="el" href="ARMBaseInstrInfo_8cpp_source.html">ARMBaseInstrInfo.cpp</a>.</p>

<p>References <a class="el" href="GlobalMerge_8cpp.html#a65c1240c404c646dd0e63fdcbf620730">assert()</a>, <a class="el" href="MachineInstr_8h_source.html#l00276">llvm::MachineInstr::getDesc()</a>, <a class="el" href="MachineOperand_8h_source.html#l00407">llvm::MachineOperand::getImm()</a>, <a class="el" href="MCInstrDesc_8h_source.html#l00202">llvm::MCInstrDesc::getNumDefs()</a>, <a class="el" href="MachineInstr_8h_source.html#l00280">llvm::MachineInstr::getOpcode()</a>, <a class="el" href="MachineInstr_8h_source.html#l00286">llvm::MachineInstr::getOperand()</a>, <a class="el" href="MachineOperand_8h_source.html#l00264">llvm::MachineOperand::getReg()</a>, <a class="el" href="MachineOperand_8h_source.html#l00269">llvm::MachineOperand::getSubReg()</a>, <a class="el" href="MachineInstr_8h_source.html#l00562">llvm::MachineInstr::isInsertSubregLike()</a>, <a class="el" href="ErrorHandling_8h_source.html#l00098">llvm_unreachable</a>, and <a class="el" href="classllvm_1_1MachineOperand.html#a39d692ae880944b8211b1f260130c111">llvm::MachineOperand::Reg</a>.</p>

</div>
</div>
<a class="anchor" id="aa68427c1132a2d221976f7fb33892dbb"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classunsigned.html">unsigned</a> ARMBaseInstrInfo::GetInstSizeInBytes </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td>
          <td class="paramname"><em>MI</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>GetInstSize - Returns the size of the specified <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a>.</p>
<p>GetInstSize - Return the size of the specified <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a>. </p>

<p>Definition at line <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l00599">599</a> of file <a class="el" href="ARMBaseInstrInfo_8cpp_source.html">ARMBaseInstrInfo.cpp</a>.</p>

<p>References <a class="el" href="GlobalMerge_8cpp.html#a65c1240c404c646dd0e63fdcbf620730">assert()</a>, <a class="el" href="TargetOpcodes_8h_source.html#l00091">llvm::TargetOpcode::BUNDLE</a>, <a class="el" href="MachineInstr_8h_source.html#l00276">llvm::MachineInstr::getDesc()</a>, <a class="el" href="MachineOperand_8h_source.html#l00407">llvm::MachineOperand::getImm()</a>, <a class="el" href="MachineOperand_8h_source.html#l00427">llvm::MachineOperand::getIndex()</a>, <a class="el" href="MachineFunction_8h_source.html#l00195">llvm::MachineFunction::getJumpTableInfo()</a>, <a class="el" href="MachineJumpTableInfo_8h_source.html#l00099">llvm::MachineJumpTableInfo::getJumpTables()</a>, <a class="el" href="Target_2TargetMachine_8h_source.html#l00127">llvm::TargetMachine::getMCAsmInfo()</a>, <a class="el" href="MCInstrDesc_8h_source.html#l00194">llvm::MCInstrDesc::getNumOperands()</a>, <a class="el" href="MachineInstr_8h_source.html#l00280">llvm::MachineInstr::getOpcode()</a>, <a class="el" href="MachineInstr_8h_source.html#l00286">llvm::MachineInstr::getOperand()</a>, <a class="el" href="MachineInstr_8h_source.html#l00120">llvm::MachineInstr::getParent()</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00137">llvm::MachineBasicBlock::getParent()</a>, <a class="el" href="MCInstrDesc_8h_source.html#l00627">llvm::MCInstrDesc::getSize()</a>, <a class="el" href="MachineOperand_8h_source.html#l00462">llvm::MachineOperand::getSymbolName()</a>, <a class="el" href="MachineFunction_8h_source.html#l00172">llvm::MachineFunction::getTarget()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00555">llvm::ISD::INLINEASM</a>, and <a class="el" href="MachineInstr_8h_source.html#l00469">llvm::MachineInstr::isPredicable()</a>.</p>

<p>Referenced by <a class="el" href="ARMFrameLowering_8cpp_source.html#l01398">GetFunctionSizeInBytes()</a>.</p>

</div>
</div>
<a class="anchor" id="a3a817fefcff152330fc8a08abf4d13f6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classunsigned.html">unsigned</a> ARMBaseInstrInfo::getNumLDMAddresses </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td>
          <td class="paramname"><em>MI</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Get the number of addresses by LDM or VLDM or zero for unknown. </p>

<p>Definition at line <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l02967">2967</a> of file <a class="el" href="ARMBaseInstrInfo_8cpp_source.html">ARMBaseInstrInfo.cpp</a>.</p>

<p>References <a class="el" href="MD5_8cpp_source.html#l00054">I</a>, <a class="el" href="MachineInstr_8h_source.html#l00349">llvm::MachineInstr::memoperands_begin()</a>, and <a class="el" href="MachineInstr_8h_source.html#l00350">llvm::MachineInstr::memoperands_end()</a>.</p>

</div>
</div>
<a class="anchor" id="a74587483e565b511189918aee6ad2898"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classunsigned.html">unsigned</a> ARMBaseInstrInfo::getNumMicroOps </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1InstrItineraryData.html">InstrItineraryData</a> *&#160;</td>
          <td class="paramname"><em>ItinData</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td>
          <td class="paramname"><em>MI</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l02977">2977</a> of file <a class="el" href="ARMBaseInstrInfo_8cpp_source.html">ARMBaseInstrInfo.cpp</a>.</p>

<p>References <a class="el" href="TGLexer_8h_source.html#l00046">llvm::tgtok::Class</a>, <a class="el" href="MachineInstr_8h_source.html#l00276">llvm::MachineInstr::getDesc()</a>, <a class="el" href="MCInstrItineraries_8h_source.html#l00231">llvm::InstrItineraryData::getNumMicroOps()</a>, <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l02722">getNumMicroOpsSwiftLdSt()</a>, <a class="el" href="MCInstrDesc_8h_source.html#l00194">llvm::MCInstrDesc::getNumOperands()</a>, <a class="el" href="MachineInstr_8h_source.html#l00284">llvm::MachineInstr::getNumOperands()</a>, <a class="el" href="MachineInstr_8h_source.html#l00280">llvm::MachineInstr::getOpcode()</a>, <a class="el" href="MCInstrDesc_8h_source.html#l00621">llvm::MCInstrDesc::getSchedClass()</a>, <a class="el" href="MachineInstr_8h_source.html#l00362">llvm::MachineInstr::hasOneMemOperand()</a>, <a class="el" href="ARMSubtarget_8h_source.html#l00292">llvm::ARMSubtarget::isCortexA7()</a>, <a class="el" href="ARMSubtarget_8h_source.html#l00293">llvm::ARMSubtarget::isCortexA8()</a>, <a class="el" href="MCInstrItineraries_8h_source.html#l00129">llvm::InstrItineraryData::isEmpty()</a>, <a class="el" href="ARMSubtarget_8h_source.html#l00298">llvm::ARMSubtarget::isLikeA9()</a>, <a class="el" href="ARMSubtarget_8h_source.html#l00296">llvm::ARMSubtarget::isSwift()</a>, <a class="el" href="ErrorHandling_8h_source.html#l00098">llvm_unreachable</a>, <a class="el" href="MCInstrDesc_8h_source.html#l00412">llvm::MCInstrDesc::mayLoad()</a>, <a class="el" href="MCInstrDesc_8h_source.html#l00421">llvm::MCInstrDesc::mayStore()</a>, and <a class="el" href="MachineInstr_8h_source.html#l00349">llvm::MachineInstr::memoperands_begin()</a>.</p>

</div>
</div>
<a class="anchor" id="af67c587dfb750d610e3c2a738465a044"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">int ARMBaseInstrInfo::getOperandLatency </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1InstrItineraryData.html">InstrItineraryData</a> *&#160;</td>
          <td class="paramname"><em>ItinData</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td>
          <td class="paramname"><em>DefMI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>DefIdx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td>
          <td class="paramname"><em>UseMI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>UseIdx</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l03613">3613</a> of file <a class="el" href="ARMBaseInstrInfo_8cpp_source.html">ARMBaseInstrInfo.cpp</a>.</p>

<p>References <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l03432">adjustDefLatency()</a>, <a class="el" href="ARMISelLowering_8h_source.html#l00060">llvm::ARMISD::FMSTAT</a>, <a class="el" href="Attributes_8h_source.html#l00216">llvm::AttributeSet::FunctionIndex</a>, <a class="el" href="Function_8h_source.html#l00176">llvm::Function::getAttributes()</a>, <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l03377">getBundledDefMI()</a>, <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l03400">getBundledUseMI()</a>, <a class="el" href="MachineInstr_8h_source.html#l00276">llvm::MachineInstr::getDesc()</a>, <a class="el" href="MachineFunction_8h_source.html#l00160">llvm::MachineFunction::getFunction()</a>, <a class="el" href="MachineInstr_8h_source.html#l00280">llvm::MachineInstr::getOpcode()</a>, <a class="el" href="MachineInstr_8h_source.html#l00286">llvm::MachineInstr::getOperand()</a>, <a class="el" href="MachineInstr_8h_source.html#l00120">llvm::MachineInstr::getParent()</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00137">llvm::MachineBasicBlock::getParent()</a>, <a class="el" href="MachineOperand_8h_source.html#l00264">llvm::MachineOperand::getReg()</a>, <a class="el" href="classllvm_1_1ARMBaseInstrInfo.html#aead1976618a69142c927e6abe9b307f5">getRegisterInfo()</a>, <a class="el" href="MachineInstr_8h_source.html#l00362">llvm::MachineInstr::hasOneMemOperand()</a>, <a class="el" href="MachineInstr_8h_source.html#l00439">llvm::MachineInstr::isBranch()</a>, <a class="el" href="MachineInstr_8h_source.html#l00779">llvm::MachineInstr::isBundle()</a>, <a class="el" href="MachineInstr_8h_source.html#l00794">llvm::MachineInstr::isCopyLike()</a>, <a class="el" href="MCInstrItineraries_8h_source.html#l00129">llvm::InstrItineraryData::isEmpty()</a>, <a class="el" href="MachineOperand_8h_source.html#l00284">llvm::MachineOperand::isImplicit()</a>, <a class="el" href="MachineInstr_8h_source.html#l00763">llvm::MachineInstr::isImplicitDef()</a>, <a class="el" href="MachineInstr_8h_source.html#l00770">llvm::MachineInstr::isInsertSubreg()</a>, <a class="el" href="ARMSubtarget_8h_source.html#l00298">llvm::ARMSubtarget::isLikeA9()</a>, <a class="el" href="MachineInstr_8h_source.html#l00776">llvm::MachineInstr::isRegSequence()</a>, <a class="el" href="ARMSubtarget_8h_source.html#l00393">llvm::ARMSubtarget::isThumb2()</a>, <a class="el" href="MachineInstr_8h_source.html#l00349">llvm::MachineInstr::memoperands_begin()</a>, and <a class="el" href="Attributes_8h_source.html#l00095">llvm::Attribute::OptimizeForSize</a>.</p>

<p>Referenced by <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l03704">getOperandLatency()</a>.</p>

</div>
</div>
<a class="anchor" id="a2c3cc6e10ea067022e67d75342eb5e6c"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">int ARMBaseInstrInfo::getOperandLatency </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1InstrItineraryData.html">InstrItineraryData</a> *&#160;</td>
          <td class="paramname"><em>ItinData</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>DefNode</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>DefIdx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>UseNode</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>UseIdx</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l03704">3704</a> of file <a class="el" href="ARMBaseInstrInfo_8cpp_source.html">ARMBaseInstrInfo.cpp</a>.</p>

<p>References <a class="el" href="Casting_8h_source.html#l00285">llvm::dyn_cast()</a>, <a class="el" href="ARMAddressingModes_8h_source.html#l00413">llvm::ARM_AM::getAM2Offset()</a>, <a class="el" href="ARMAddressingModes_8h_source.html#l00419">llvm::ARM_AM::getAM2ShiftOpc()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00437">llvm::SDNode::getMachineOpcode()</a>, <a class="el" href="MCInstrDesc_8h_source.html#l00185">llvm::MCInstrDesc::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00608">llvm::SDNode::getOperand()</a>, <a class="el" href="MCInstrItineraries_8h_source.html#l00170">llvm::InstrItineraryData::getOperandCycle()</a>, <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l03613">getOperandLatency()</a>, <a class="el" href="MCInstrDesc_8h_source.html#l00621">llvm::MCInstrDesc::getSchedClass()</a>, <a class="el" href="ARMSubtarget_8h_source.html#l00292">llvm::ARMSubtarget::isCortexA7()</a>, <a class="el" href="ARMSubtarget_8h_source.html#l00293">llvm::ARMSubtarget::isCortexA8()</a>, <a class="el" href="MCInstrItineraries_8h_source.html#l00129">llvm::InstrItineraryData::isEmpty()</a>, <a class="el" href="ARMSubtarget_8h_source.html#l00298">llvm::ARMSubtarget::isLikeA9()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00432">llvm::SDNode::isMachineOpcode()</a>, <a class="el" href="ARMSubtarget_8h_source.html#l00296">llvm::ARMSubtarget::isSwift()</a>, <a class="el" href="ARMAddressingModes_8h_source.html#l00030">llvm::ARM_AM::lsl</a>, <a class="el" href="ARMAddressingModes_8h_source.html#l00031">llvm::ARM_AM::lsr</a>, <a class="el" href="MCInstrDesc_8h_source.html#l00412">llvm::MCInstrDesc::mayLoad()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l02037">llvm::MachineSDNode::memoperands_begin()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l02039">llvm::MachineSDNode::memoperands_empty()</a>, and <a class="el" href="MCInstrDesc_8h_source.html#l00143">llvm::MCInstrDesc::Opcode</a>.</p>

</div>
</div>
<a class="anchor" id="a5842f59012f73743b34c2301cef34dd0"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classunsigned.html">unsigned</a> ARMBaseInstrInfo::getPartialRegUpdateClearance </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>OpNum</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *&#160;</td>
          <td class="paramname"><em>TRI</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l04416">4416</a> of file <a class="el" href="ARMBaseInstrInfo_8cpp_source.html">ARMBaseInstrInfo.cpp</a>.</p>

<p>References <a class="el" href="GlobalMerge_8cpp.html#a65c1240c404c646dd0e63fdcbf620730">assert()</a>, <a class="el" href="Value_8cpp_source.html#l00285">contains()</a>, <a class="el" href="MachineInstr_8h_source.html#l00871">llvm::MachineInstr::definesRegister()</a>, <a class="el" href="MachineInstr_8cpp_source.html#l01138">llvm::MachineInstr::findRegisterUseOperandIdx()</a>, <a class="el" href="TargetRegisterInfo_8h_source.html#l00466">llvm::TargetRegisterInfo::getMatchingSuperReg()</a>, <a class="el" href="MachineInstr_8h_source.html#l00280">llvm::MachineInstr::getOpcode()</a>, <a class="el" href="MachineInstr_8h_source.html#l00286">llvm::MachineInstr::getOperand()</a>, <a class="el" href="MachineOperand_8h_source.html#l00264">llvm::MachineOperand::getReg()</a>, <a class="el" href="MachineOperand_8h_source.html#l00269">llvm::MachineOperand::getSubReg()</a>, <a class="el" href="ARMSubtarget_8h_source.html#l00295">llvm::ARMSubtarget::isCortexA15()</a>, <a class="el" href="ARMSubtarget_8h_source.html#l00296">llvm::ARMSubtarget::isSwift()</a>, <a class="el" href="TargetRegisterInfo_8h_source.html#l00291">llvm::TargetRegisterInfo::isVirtualRegister()</a>, <a class="el" href="MachineOperand_8h_source.html#l00331">llvm::MachineOperand::readsReg()</a>, <a class="el" href="MachineInstr_8h_source.html#l00848">llvm::MachineInstr::readsVirtualRegister()</a>, and <a class="el" href="ARMBaseInstrInfo_8cpp.html#a19ef99d0c38ffb09797db37080cad260">SwiftPartialUpdateClearance</a>.</p>

</div>
</div>
<a class="anchor" id="a5430efffaad594b2b38ce69dfebfc167"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="namespacellvm_1_1ARMCC.html#ac8391dd6b8083baa870dee5142ff22b6">ARMCC::CondCodes</a> llvm::ARMBaseInstrInfo::getPredicate </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td>
          <td class="paramname"><em>MI</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="ARMBaseInstrInfo_8h_source.html#l00129">129</a> of file <a class="el" href="ARMBaseInstrInfo_8h_source.html">ARMBaseInstrInfo.h</a>.</p>

<p>References <a class="el" href="ARMBaseInfo_8h_source.html#l00044">llvm::ARMCC::AL</a>, <a class="el" href="MachineInstr_8cpp_source.html#l01220">llvm::MachineInstr::findFirstPredOperandIdx()</a>, <a class="el" href="MachineOperand_8h_source.html#l00407">llvm::MachineOperand::getImm()</a>, and <a class="el" href="MachineInstr_8h_source.html#l00286">llvm::MachineInstr::getOperand()</a>.</p>

</div>
</div>
<a class="anchor" id="aead1976618a69142c927e6abe9b307f5"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1ARMBaseRegisterInfo.html">ARMBaseRegisterInfo</a>&amp; llvm::ARMBaseInstrInfo::getRegisterInfo </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">pure virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Implemented in <a class="el" href="classllvm_1_1Thumb2InstrInfo.html#a6cc266eeca442817905bf6b2decb9710">llvm::Thumb2InstrInfo</a>, <a class="el" href="classllvm_1_1ARMInstrInfo.html#ab57afa00f4e80b550f241a85f6c7edec">llvm::ARMInstrInfo</a>, and <a class="el" href="classllvm_1_1Thumb1InstrInfo.html#a1284559c61072d263bd23b591d053525">llvm::Thumb1InstrInfo</a>.</p>

<p>Referenced by <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l00736">copyPhysReg()</a>, <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l01262">expandPostRAPseudo()</a>, <a class="el" href="ARMHazardRecognizer_8cpp_source.html#l00035">llvm::ARMHazardRecognizer::getHazardType()</a>, <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l03613">getOperandLatency()</a>, <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l01071">loadRegFromStackSlot()</a>, <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l02359">optimizeCompareInstr()</a>, <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l04210">setExecutionDomain()</a>, and <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l00880">storeRegToStackSlot()</a>.</p>

</div>
</div>
<a class="anchor" id="aba7f60edec8e7b982c598aa278f9420c"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> ARMBaseInstrInfo::getRegSequenceLikeInputs </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>DefIdx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; RegSubRegPairAndIdx &gt; &amp;&#160;</td>
          <td class="paramname"><em>InputRegs</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>Build the equivalent inputs of a REG_SEQUENCE for the given <code>MI</code> and <code>DefIdx</code>. <code></code>[out] InputRegs of the equivalent REG_SEQUENCE. Each element of the list is modeled as &lt;Reg:SubReg, SubIdx&gt;. E.g., REG_SEQUENCE vreg1:sub1, sub0, vreg2, sub1 would produce two elements:</p>
<ul>
<li>vreg1:sub1, sub0</li>
<li>vreg2&lt;:0&gt;, sub1</li>
</ul>
<dl class="section return"><dt>Returns</dt><dd>true if it is possible to build such an input sequence with the pair <code>MI</code>, <code>DefIdx</code>. False otherwise.</dd></dl>
<dl class="section pre"><dt>Precondition</dt><dd>MI.isRegSequenceLike(). </dd></dl>

<p>Definition at line <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l04530">4530</a> of file <a class="el" href="ARMBaseInstrInfo_8cpp_source.html">ARMBaseInstrInfo.cpp</a>.</p>

<p>References <a class="el" href="GlobalMerge_8cpp.html#a65c1240c404c646dd0e63fdcbf620730">assert()</a>, <a class="el" href="MachineInstr_8h_source.html#l00276">llvm::MachineInstr::getDesc()</a>, <a class="el" href="MCInstrDesc_8h_source.html#l00202">llvm::MCInstrDesc::getNumDefs()</a>, <a class="el" href="MachineInstr_8h_source.html#l00280">llvm::MachineInstr::getOpcode()</a>, <a class="el" href="MachineInstr_8h_source.html#l00286">llvm::MachineInstr::getOperand()</a>, <a class="el" href="MachineOperand_8h_source.html#l00264">llvm::MachineOperand::getReg()</a>, <a class="el" href="MachineOperand_8h_source.html#l00269">llvm::MachineOperand::getSubReg()</a>, <a class="el" href="MachineInstr_8h_source.html#l00533">llvm::MachineInstr::isRegSequenceLike()</a>, <a class="el" href="ErrorHandling_8h_source.html#l00098">llvm_unreachable</a>, <a class="el" href="SmallVector_8h_source.html#l00221">llvm::SmallVectorTemplateBase&lt; T, isPodLike&lt; T &gt;::value &gt;::push_back()</a>, and <a class="el" href="ARMISelLowering_8h_source.html#l00083">llvm::ARMISD::VMOVDRR</a>.</p>

</div>
</div>
<a class="anchor" id="acd1aa5ca74e191974caa73958cb572b1"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1ARMSubtarget.html">ARMSubtarget</a>&amp; llvm::ARMBaseInstrInfo::getSubtarget </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="ARMBaseInstrInfo_8h_source.html#l00102">102</a> of file <a class="el" href="ARMBaseInstrInfo_8h_source.html">ARMBaseInstrInfo.h</a>.</p>

<p>Referenced by <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l01262">expandPostRAPseudo()</a>, <a class="el" href="ARMHazardRecognizer_8cpp_source.html#l00035">llvm::ARMHazardRecognizer::getHazardType()</a>, and <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l00560">isPredicable()</a>.</p>

</div>
</div>
<a class="anchor" id="a4600f410854a2540949d8bfb93c9c348"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual <a class="el" href="classunsigned.html">unsigned</a> llvm::ARMBaseInstrInfo::getUnindexedOpcode </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Opc</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">pure virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Implemented in <a class="el" href="classllvm_1_1Thumb2InstrInfo.html#a3a7781860533882f9664b7b44e241a7d">llvm::Thumb2InstrInfo</a>, <a class="el" href="classllvm_1_1ARMInstrInfo.html#aa19a827b32320fe4086bf2ec9801f835">llvm::ARMInstrInfo</a>, and <a class="el" href="classllvm_1_1Thumb1InstrInfo.html#aa2040e85554cd2338608849d197e5693">llvm::Thumb1InstrInfo</a>.</p>

<p>Referenced by <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l00126">convertToThreeAddress()</a>.</p>

</div>
</div>
<a class="anchor" id="ac714982de3cf34a16018a1f48346b46d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> ARMBaseInstrInfo::hasNOP </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l04512">4512</a> of file <a class="el" href="ARMBaseInstrInfo_8cpp_source.html">ARMBaseInstrInfo.cpp</a>.</p>

<p>Referenced by <a class="el" href="ARMInstrInfo_8cpp_source.html#l00037">llvm::ARMInstrInfo::getNoopForMachoTarget()</a>.</p>

</div>
</div>
<a class="anchor" id="a10149aa31ee28e5a5356310873a49d47"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classunsigned.html">unsigned</a> ARMBaseInstrInfo::InsertBranch </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;&#160;</td>
          <td class="paramname"><em>MBB</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *&#160;</td>
          <td class="paramname"><em>TBB</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *&#160;</td>
          <td class="paramname"><em>FBB</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &gt; &amp;&#160;</td>
          <td class="paramname"><em>Cond</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1DebugLoc.html">DebugLoc</a>&#160;</td>
          <td class="paramname"><em>DL</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l00396">396</a> of file <a class="el" href="ARMBaseInstrInfo_8cpp_source.html">ARMBaseInstrInfo.cpp</a>.</p>

<p>References <a class="el" href="MachineInstrBuilder_8h_source.html#l00087">llvm::MachineInstrBuilder::addImm()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00102">llvm::MachineInstrBuilder::addMBB()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00068">llvm::MachineInstrBuilder::addReg()</a>, <a class="el" href="ARMBaseInfo_8h_source.html#l00044">llvm::ARMCC::AL</a>, <a class="el" href="GlobalMerge_8cpp.html#a65c1240c404c646dd0e63fdcbf620730">assert()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00234">llvm::BuildMI()</a>, <a class="el" href="SmallVector_8h_source.html#l00056">llvm::SmallVectorBase::empty()</a>, <a class="el" href="MachineFunction_8h_source.html#l00249">llvm::MachineFunction::getInfo()</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00137">llvm::MachineBasicBlock::getParent()</a>, <a class="el" href="MipsDisassembler_8cpp_source.html#l00460">getReg()</a>, <a class="el" href="ARMAsmPrinter_8cpp_source.html#l00419">isThumb()</a>, <a class="el" href="ARMMachineFunctionInfo_8h_source.html#l00147">llvm::ARMFunctionInfo::isThumb2Function()</a>, <a class="el" href="ARMMachineFunctionInfo_8h_source.html#l00145">llvm::ARMFunctionInfo::isThumbFunction()</a>, and <a class="el" href="SmallVector_8h_source.html#l00126">llvm::SmallVectorTemplateCommon&lt; T &gt;::size()</a>.</p>

</div>
</div>
<a class="anchor" id="a077805003085f226c324aa660f324b77"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> llvm::ARMBaseInstrInfo::isFpMLxInstruction </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Opcode</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>isFpMLxInstruction - Return true if the specified opcode is a fp MLA / MLS instruction. </p>

<p>Definition at line <a class="el" href="ARMBaseInstrInfo_8h_source.html#l00361">361</a> of file <a class="el" href="ARMBaseInstrInfo_8h_source.html">ARMBaseInstrInfo.h</a>.</p>

<p>References <a class="el" href="DenseMap_8h_source.html#l00113">llvm::DenseMapBase&lt; DerivedT, KeyT, ValueT, KeyInfoT, BucketT &gt;::count()</a>.</p>

<p>Referenced by <a class="el" href="ARMHazardRecognizer_8cpp_source.html#l00035">llvm::ARMHazardRecognizer::getHazardType()</a>.</p>

</div>
</div>
<a class="anchor" id="ac7fe4651af293002937fbfcb61ddd28e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> ARMBaseInstrInfo::isFpMLxInstruction </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Opcode</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a> &amp;&#160;</td>
          <td class="paramname"><em>MulOpc</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a> &amp;&#160;</td>
          <td class="paramname"><em>AddSubOpc</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a> &amp;&#160;</td>
          <td class="paramname"><em>NegAcc</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a> &amp;&#160;</td>
          <td class="paramname"><em>HasLane</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>isFpMLxInstruction - This version also returns the multiply opcode and the addition / subtraction opcode to expand to. Return true for 'HasLane' for the MLX instructions with an extra lane operand. </p>

<p>Definition at line <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l04085">4085</a> of file <a class="el" href="ARMBaseInstrInfo_8cpp_source.html">ARMBaseInstrInfo.cpp</a>.</p>

<p>References <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l00065">ARM_MLxEntry::AddSubOpc</a>, <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l00070">ARM_MLxTable</a>, <a class="el" href="DenseMap_8h_source.html#l00067">llvm::DenseMapBase&lt; DerivedT, KeyT, ValueT, KeyInfoT, BucketT &gt;::end()</a>, <a class="el" href="DenseMap_8h_source.html#l00118">llvm::DenseMapBase&lt; DerivedT, KeyT, ValueT, KeyInfoT, BucketT &gt;::find()</a>, <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l00067">ARM_MLxEntry::HasLane</a>, <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l00064">ARM_MLxEntry::MulOpc</a>, and <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l00066">ARM_MLxEntry::NegAcc</a>.</p>

</div>
</div>
<a class="anchor" id="a059eb1d4fdd880343caac3aa0091b034"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classunsigned.html">unsigned</a> ARMBaseInstrInfo::isLoadFromStackSlot </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int &amp;&#160;</td>
          <td class="paramname"><em>FrameIndex</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l01207">1207</a> of file <a class="el" href="ARMBaseInstrInfo_8cpp_source.html">ARMBaseInstrInfo.cpp</a>.</p>

<p>References <a class="el" href="MachineOperand_8h_source.html#l00407">llvm::MachineOperand::getImm()</a>, <a class="el" href="MachineOperand_8h_source.html#l00427">llvm::MachineOperand::getIndex()</a>, <a class="el" href="MachineInstr_8h_source.html#l00280">llvm::MachineInstr::getOpcode()</a>, <a class="el" href="MachineInstr_8h_source.html#l00286">llvm::MachineInstr::getOperand()</a>, <a class="el" href="MachineOperand_8h_source.html#l00264">llvm::MachineOperand::getReg()</a>, <a class="el" href="MachineOperand_8h_source.html#l00269">llvm::MachineOperand::getSubReg()</a>, <a class="el" href="MachineOperand_8h_source.html#l00237">llvm::MachineOperand::isFI()</a>, <a class="el" href="MachineOperand_8h_source.html#l00229">llvm::MachineOperand::isImm()</a>, and <a class="el" href="MachineOperand_8h_source.html#l00227">llvm::MachineOperand::isReg()</a>.</p>

</div>
</div>
<a class="anchor" id="adb44a6499056f1219dc4ffdd131ffa9b"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classunsigned.html">unsigned</a> ARMBaseInstrInfo::isLoadFromStackSlotPostFE </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int &amp;&#160;</td>
          <td class="paramname"><em>FrameIndex</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l01255">1255</a> of file <a class="el" href="ARMBaseInstrInfo_8cpp_source.html">ARMBaseInstrInfo.cpp</a>.</p>

<p>References <a class="el" href="NVPTXISelLowering_8h_source.html#l00057">llvm::NVPTXISD::Dummy</a>, and <a class="el" href="MachineInstr_8h_source.html#l00573">llvm::MachineInstr::mayLoad()</a>.</p>

</div>
</div>
<a class="anchor" id="aacc076ea772e5bb6821e195e8015536e"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> ARMBaseInstrInfo::isPredicable </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td>
          <td class="paramname"><em>MI</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>isPredicable - Return true if the specified instruction can be predicated. By default, this returns true for every instruction with a PredicateOperand. </p>

<p>Definition at line <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l00560">560</a> of file <a class="el" href="ARMBaseInstrInfo_8cpp_source.html">ARMBaseInstrInfo.cpp</a>.</p>

<p>References <a class="el" href="ARMBaseInfo_8h_source.html#l00424">llvm::ARMII::DomainMask</a>, <a class="el" href="ARMBaseInfo_8h_source.html#l00427">llvm::ARMII::DomainNEON</a>, <a class="el" href="MachineInstr_8h_source.html#l00276">llvm::MachineInstr::getDesc()</a>, <a class="el" href="MachineFunction_8h_source.html#l00249">llvm::MachineFunction::getInfo()</a>, <a class="el" href="MachineInstr_8h_source.html#l00120">llvm::MachineInstr::getParent()</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00137">llvm::MachineBasicBlock::getParent()</a>, <a class="el" href="ARMBaseInstrInfo_8h_source.html#l00102">getSubtarget()</a>, <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l00528">isEligibleForITBlock()</a>, <a class="el" href="MachineInstr_8h_source.html#l00469">llvm::MachineInstr::isPredicable()</a>, <a class="el" href="ARMMachineFunctionInfo_8h_source.html#l00147">llvm::ARMFunctionInfo::isThumb2Function()</a>, <a class="el" href="ARMFeatures_8h_source.html#l00025">llvm::isV8EligibleForIT()</a>, <a class="el" href="ARMSubtarget_8h_source.html#l00411">llvm::ARMSubtarget::restrictIT()</a>, and <a class="el" href="MCInstrDesc_8h_source.html#l00149">llvm::MCInstrDesc::TSFlags</a>.</p>

</div>
</div>
<a class="anchor" id="ad64fd684f0e6a01c20cec640616b7166"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> ARMBaseInstrInfo::isPredicated </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td>
          <td class="paramname"><em>MI</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l00441">441</a> of file <a class="el" href="ARMBaseInstrInfo_8cpp_source.html">ARMBaseInstrInfo.cpp</a>.</p>

<p>References <a class="el" href="ARMBaseInfo_8h_source.html#l00044">llvm::ARMCC::AL</a>, <a class="el" href="MachineInstr_8cpp_source.html#l01220">llvm::MachineInstr::findFirstPredOperandIdx()</a>, <a class="el" href="MachineOperand_8h_source.html#l00407">llvm::MachineOperand::getImm()</a>, <a class="el" href="MachineInstr_8h_source.html#l00286">llvm::MachineInstr::getOperand()</a>, <a class="el" href="MachineInstr_8h_source.html#l00120">llvm::MachineInstr::getParent()</a>, <a class="el" href="MD5_8cpp_source.html#l00054">I</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00234">llvm::MachineBasicBlock::instr_end()</a>, <a class="el" href="MachineInstr_8h_source.html#l00779">llvm::MachineInstr::isBundle()</a>, and <a class="el" href="AArch64BaseInfo_8h_source.html#l00197">llvm::AArch64CC::MI</a>.</p>

<p>Referenced by <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l00276">AnalyzeBranch()</a>, <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l04120">getExecutionDomain()</a>, <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l02359">optimizeCompareInstr()</a>, and <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l04210">setExecutionDomain()</a>.</p>

</div>
</div>
<a class="anchor" id="a479404f5d7a6419a6cbe246be1d8f365"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> llvm::ARMBaseInstrInfo::isProfitableToDupForIfCvt </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;&#160;</td>
          <td class="paramname"><em>MBB</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>NumCycles</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1BranchProbability.html">BranchProbability</a> &amp;&#160;</td>
          <td class="paramname"><em>Probability</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="ARMBaseInstrInfo_8h_source.html#l00235">235</a> of file <a class="el" href="ARMBaseInstrInfo_8h_source.html">ARMBaseInstrInfo.h</a>.</p>

</div>
</div>
<a class="anchor" id="a85fa77e7f5ca5615d87ab2dcdd8b1712"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> ARMBaseInstrInfo::isProfitableToIfCvt </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;&#160;</td>
          <td class="paramname"><em>MBB</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>NumCycles</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>ExtraPredCycles</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1BranchProbability.html">BranchProbability</a> &amp;&#160;</td>
          <td class="paramname"><em>Probability</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l01681">1681</a> of file <a class="el" href="ARMBaseInstrInfo_8cpp_source.html">ARMBaseInstrInfo.cpp</a>.</p>

<p>References <a class="el" href="BranchProbability_8h_source.html#l00042">llvm::BranchProbability::getDenominator()</a>, <a class="el" href="ARMSubtarget_8cpp_source.html#l00371">llvm::ARMSubtarget::getMispredictionPenalty()</a>, and <a class="el" href="BranchProbability_8h_source.html#l00041">llvm::BranchProbability::getNumerator()</a>.</p>

</div>
</div>
<a class="anchor" id="a408215fd63b407254f5f1dba804c7c03"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> ARMBaseInstrInfo::isProfitableToIfCvt </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;&#160;</td>
          <td class="paramname"><em>TMBB</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>NumT</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>ExtraT</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;&#160;</td>
          <td class="paramname"><em>FMBB</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>NumF</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>ExtraF</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1BranchProbability.html">BranchProbability</a> &amp;&#160;</td>
          <td class="paramname"><em>Probability</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l01697">1697</a> of file <a class="el" href="ARMBaseInstrInfo_8cpp_source.html">ARMBaseInstrInfo.cpp</a>.</p>

<p>References <a class="el" href="BranchProbability_8h_source.html#l00042">llvm::BranchProbability::getDenominator()</a>, <a class="el" href="ARMSubtarget_8cpp_source.html#l00371">llvm::ARMSubtarget::getMispredictionPenalty()</a>, and <a class="el" href="BranchProbability_8h_source.html#l00041">llvm::BranchProbability::getNumerator()</a>.</p>

</div>
</div>
<a class="anchor" id="ad537aedc883659240d215cd8613f7f9e"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> ARMBaseInstrInfo::isProfitableToUnpredicate </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;&#160;</td>
          <td class="paramname"><em>TMBB</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;&#160;</td>
          <td class="paramname"><em>FMBB</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l01721">1721</a> of file <a class="el" href="ARMBaseInstrInfo_8cpp_source.html">ARMBaseInstrInfo.cpp</a>.</p>

<p>References <a class="el" href="ARMSubtarget_8h_source.html#l00296">llvm::ARMSubtarget::isSwift()</a>.</p>

</div>
</div>
<a class="anchor" id="acc69b7cac1d8d1e447369b130a03dd38"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> ARMBaseInstrInfo::isSchedulingBoundary </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *&#160;</td>
          <td class="paramname"><em>MBB</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;&#160;</td>
          <td class="paramname"><em>MF</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l01637">1637</a> of file <a class="el" href="ARMBaseInstrInfo_8cpp_source.html">ARMBaseInstrInfo.cpp</a>.</p>

<p>References <a class="el" href="MachineInstr_8h_source.html#l00871">llvm::MachineInstr::definesRegister()</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00243">llvm::MachineBasicBlock::end()</a>, <a class="el" href="MachineInstr_8h_source.html#l00414">llvm::MachineInstr::isCall()</a>, <a class="el" href="MachineInstr_8h_source.html#l00752">llvm::MachineInstr::isDebugValue()</a>, <a class="el" href="MachineInstr_8h_source.html#l00750">llvm::MachineInstr::isPosition()</a>, <a class="el" href="MachineInstr_8h_source.html#l00431">llvm::MachineInstr::isTerminator()</a>, and <a class="el" href="AArch64BaseInfo_8h_source.html#l00197">llvm::AArch64CC::MI</a>.</p>

</div>
</div>
<a class="anchor" id="a789aab5f4a69ba7f91c095e0fc0cfb38"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classunsigned.html">unsigned</a> ARMBaseInstrInfo::isStoreToStackSlot </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int &amp;&#160;</td>
          <td class="paramname"><em>FrameIndex</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l01016">1016</a> of file <a class="el" href="ARMBaseInstrInfo_8cpp_source.html">ARMBaseInstrInfo.cpp</a>.</p>

<p>References <a class="el" href="MachineOperand_8h_source.html#l00407">llvm::MachineOperand::getImm()</a>, <a class="el" href="MachineOperand_8h_source.html#l00427">llvm::MachineOperand::getIndex()</a>, <a class="el" href="MachineInstr_8h_source.html#l00280">llvm::MachineInstr::getOpcode()</a>, <a class="el" href="MachineInstr_8h_source.html#l00286">llvm::MachineInstr::getOperand()</a>, <a class="el" href="MachineOperand_8h_source.html#l00264">llvm::MachineOperand::getReg()</a>, <a class="el" href="MachineOperand_8h_source.html#l00269">llvm::MachineOperand::getSubReg()</a>, <a class="el" href="MachineOperand_8h_source.html#l00237">llvm::MachineOperand::isFI()</a>, <a class="el" href="MachineOperand_8h_source.html#l00229">llvm::MachineOperand::isImm()</a>, and <a class="el" href="MachineOperand_8h_source.html#l00227">llvm::MachineOperand::isReg()</a>.</p>

</div>
</div>
<a class="anchor" id="a465eb3608c083bea1f6c11cd95c3d650"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classunsigned.html">unsigned</a> ARMBaseInstrInfo::isStoreToStackSlotPostFE </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int &amp;&#160;</td>
          <td class="paramname"><em>FrameIndex</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l01064">1064</a> of file <a class="el" href="ARMBaseInstrInfo_8cpp_source.html">ARMBaseInstrInfo.cpp</a>.</p>

<p>References <a class="el" href="NVPTXISelLowering_8h_source.html#l00057">llvm::NVPTXISD::Dummy</a>, and <a class="el" href="MachineInstr_8h_source.html#l00587">llvm::MachineInstr::mayStore()</a>.</p>

</div>
</div>
<a class="anchor" id="aae231619c97165f218132704f3ba84cf"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> ARMBaseInstrInfo::isSwiftFastImmShift </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td>
          <td class="paramname"><em>MI</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Returns true if the instruction has a shift by immediate that can be executed in one cycle less. </p>

<p>Definition at line <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l04516">4516</a> of file <a class="el" href="ARMBaseInstrInfo_8cpp_source.html">ARMBaseInstrInfo.cpp</a>.</p>

<p>References <a class="el" href="MachineOperand_8h_source.html#l00407">llvm::MachineOperand::getImm()</a>, <a class="el" href="MachineInstr_8h_source.html#l00284">llvm::MachineInstr::getNumOperands()</a>, <a class="el" href="MachineInstr_8h_source.html#l00286">llvm::MachineInstr::getOperand()</a>, <a class="el" href="ARMAddressingModes_8h_source.html#l00115">llvm::ARM_AM::getSORegOffset()</a>, <a class="el" href="ARMAddressingModes_8h_source.html#l00118">llvm::ARM_AM::getSORegShOp()</a>, <a class="el" href="ARMAddressingModes_8h_source.html#l00030">llvm::ARM_AM::lsl</a>, and <a class="el" href="ARMAddressingModes_8h_source.html#l00031">llvm::ARM_AM::lsr</a>.</p>

</div>
</div>
<a class="anchor" id="a3b22fcc0d7dad53d3f9458e12b85dd09"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void ARMBaseInstrInfo::loadRegFromStackSlot </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;&#160;</td>
          <td class="paramname"><em>MBB</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">MachineBasicBlock::iterator</a>&#160;</td>
          <td class="paramname"><em>MBBI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>DestReg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>FrameIndex</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *&#160;</td>
          <td class="paramname"><em>RC</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *&#160;</td>
          <td class="paramname"><em>TRI</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l01071">1071</a> of file <a class="el" href="ARMBaseInstrInfo_8cpp_source.html">ARMBaseInstrInfo.cpp</a>.</p>

<p>References <a class="el" href="ARMBaseInstrInfo_8h_source.html#l00385">llvm::AddDefaultPred()</a>, <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l00868">AddDReg()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00108">llvm::MachineInstrBuilder::addFrameIndex()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00087">llvm::MachineInstrBuilder::addImm()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00158">llvm::MachineInstrBuilder::addMemOperand()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00068">llvm::MachineInstrBuilder::addReg()</a>, <a class="el" href="AArch64ISelLowering_8cpp.html#a36d3f1f9ae335b43c09bf8805c25e192">Align()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00234">llvm::BuildMI()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00039">llvm::RegState::DefineNoRead</a>, <a class="el" href="GlobalMerge_8cpp_source.html#l00147">DL</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00243">llvm::MachineBasicBlock::end()</a>, <a class="el" href="MachineInstr_8cpp_source.html#l00434">llvm::MachinePointerInfo::getFixedStack()</a>, <a class="el" href="MachineFunction_8h_source.html#l00188">llvm::MachineFunction::getFrameInfo()</a>, <a class="el" href="MachineFunction_8cpp_source.html#l00233">llvm::MachineFunction::getMachineMemOperand()</a>, <a class="el" href="MachineFrameInfo_8h_source.html#l00402">llvm::MachineFrameInfo::getObjectAlignment()</a>, <a class="el" href="MachineFrameInfo_8h_source.html#l00388">llvm::MachineFrameInfo::getObjectSize()</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00137">llvm::MachineBasicBlock::getParent()</a>, <a class="el" href="classllvm_1_1ARMBaseInstrInfo.html#aead1976618a69142c927e6abe9b307f5">getRegisterInfo()</a>, <a class="el" href="TargetRegisterInfo_8h_source.html#l00084">llvm::TargetRegisterClass::getSize()</a>, <a class="el" href="ARMSubtarget_8h_source.html#l00284">llvm::ARMSubtarget::hasV5TEOps()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00040">llvm::RegState::ImplicitDefine</a>, <a class="el" href="TargetRegisterInfo_8h_source.html#l00284">llvm::TargetRegisterInfo::isPhysicalRegister()</a>, <a class="el" href="ErrorHandling_8h_source.html#l00098">llvm_unreachable</a>, and <a class="el" href="MachineMemOperand_8h_source.html#l00102">llvm::MachineMemOperand::MOLoad</a>.</p>

<p>Referenced by <a class="el" href="Thumb2InstrInfo_8cpp_source.html#l00169">llvm::Thumb2InstrInfo::loadRegFromStackSlot()</a>.</p>

</div>
</div>
<a class="anchor" id="a221968f374a517eca301e40de662a2f1"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> ARMBaseInstrInfo::optimizeCompareInstr </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td>
          <td class="paramname"><em>CmpInstr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>SrcReg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>SrcReg2</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>CmpMask</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>CmpValue</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> *&#160;</td>
          <td class="paramname"><em>MRI</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>optimizeCompareInstr - Convert the instruction to set the zero flag so that we can remove a "comparison with zero"; Remove a redundant CMP instruction if the flags can be updated in the same way by an earlier instruction such as SUB.</p>
<p>optimizeCompareInstr - Convert the instruction supplying the argument to the comparison into one that sets the zero bit in the flags register; Remove a redundant Compare instruction if an earlier instruction can set the flags in the same way as Compare. E.g. SUBrr(r1,r2) and CMPrr(r1,r2). We also handle the case where two operands are swapped: SUBrr(r1,r2) and CMPrr(r2,r1), by updating the condition code of instructions which use the flags. </p>

<p>Definition at line <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l02359">2359</a> of file <a class="el" href="ARMBaseInstrInfo_8cpp_source.html">ARMBaseInstrInfo.cpp</a>.</p>

<p>References <a class="el" href="ARMBaseInfo_8h_source.html#l00044">llvm::ARMCC::AL</a>, <a class="el" href="GlobalMerge_8cpp.html#a65c1240c404c646dd0e63fdcbf620730">assert()</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00241">llvm::MachineBasicBlock::begin()</a>, <a class="el" href="MachineOperand_8h_source.html#l00471">llvm::MachineOperand::clobbersPhysReg()</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00243">llvm::MachineBasicBlock::end()</a>, <a class="el" href="ARMBaseInfo_8h_source.html#l00030">llvm::ARMCC::EQ</a>, <a class="el" href="MachineInstr_8cpp_source.html#l00915">llvm::MachineInstr::eraseFromParent()</a>, <a class="el" href="ARMBaseInfo_8h_source.html#l00040">llvm::ARMCC::GE</a>, <a class="el" href="MachineOperand_8h_source.html#l00407">llvm::MachineOperand::getImm()</a>, <a class="el" href="MachineInstr_8h_source.html#l00284">llvm::MachineInstr::getNumOperands()</a>, <a class="el" href="MachineInstr_8h_source.html#l00280">llvm::MachineInstr::getOpcode()</a>, <a class="el" href="MachineInstr_8h_source.html#l00286">llvm::MachineInstr::getOperand()</a>, <a class="el" href="MachineInstr_8h_source.html#l00120">llvm::MachineInstr::getParent()</a>, <a class="el" href="MachineOperand_8h_source.html#l00264">llvm::MachineOperand::getReg()</a>, <a class="el" href="classllvm_1_1ARMBaseInstrInfo.html#aead1976618a69142c927e6abe9b307f5">getRegisterInfo()</a>, <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l02307">getSwappedCondition()</a>, <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00315">llvm::MachineRegisterInfo::getUniqueVRegDef()</a>, <a class="el" href="ARMBaseInfo_8h_source.html#l00042">llvm::ARMCC::GT</a>, <a class="el" href="ARMBaseInfo_8h_source.html#l00038">llvm::ARMCC::HI</a>, <a class="el" href="ARMBaseInfo_8h_source.html#l00032">llvm::ARMCC::HS</a>, <a class="el" href="MD5_8cpp_source.html#l00054">I</a>, <a class="el" href="MachineOperand_8h_source.html#l00279">llvm::MachineOperand::isDef()</a>, <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l00441">isPredicated()</a>, <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l02328">isRedundantFlagInstr()</a>, <a class="el" href="MachineOperand_8h_source.html#l00227">llvm::MachineOperand::isReg()</a>, <a class="el" href="MachineOperand_8h_source.html#l00251">llvm::MachineOperand::isRegMask()</a>, <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l02279">isSuitableForMask()</a>, <a class="el" href="ARMBaseInfo_8h_source.html#l00043">llvm::ARMCC::LE</a>, <a class="el" href="ARMBaseInfo_8h_source.html#l00033">llvm::ARMCC::LO</a>, <a class="el" href="ARMBaseInfo_8h_source.html#l00039">llvm::ARMCC::LS</a>, <a class="el" href="ARMBaseInfo_8h_source.html#l00041">llvm::ARMCC::LT</a>, <a class="el" href="ARMBaseInfo_8h_source.html#l00034">llvm::ARMCC::MI</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00197">llvm::AArch64CC::MI</a>, <a class="el" href="MachineInstr_8h_source.html#l00879">llvm::MachineInstr::modifiesRegister()</a>, <a class="el" href="ARMBaseInfo_8h_source.html#l00031">llvm::ARMCC::NE</a>, <a class="el" href="ARMBaseInfo_8h_source.html#l00035">llvm::ARMCC::PL</a>, <a class="el" href="SmallVector_8h_source.html#l00221">llvm::SmallVectorTemplateBase&lt; T, isPodLike&lt; T &gt;::value &gt;::push_back()</a>, <a class="el" href="MachineInstr_8h_source.html#l00840">llvm::MachineInstr::readsRegister()</a>, <a class="el" href="MachineInstr_8cpp_source.html#l00091">llvm::MachineOperand::setIsDef()</a>, <a class="el" href="MachineInstr_8cpp_source.html#l00049">llvm::MachineOperand::setReg()</a>, <a class="el" href="AMDGPUInstrInfo_8cpp_source.html#l00352">SI</a>, <a class="el" href="SmallVector_8h_source.html#l00126">llvm::SmallVectorTemplateCommon&lt; T &gt;::size()</a>, <a class="el" href="namespacellvm.html#ab2b5ea0044174b25bc0a6811625868caae80155eceb940c89e2de63ad05868db2">llvm::Sub</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00286">llvm::MachineBasicBlock::succ_begin()</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00288">llvm::MachineBasicBlock::succ_end()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00411">llvm::MachineRegisterInfo::use_instr_begin()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00414">llvm::MachineRegisterInfo::use_instr_end()</a>, <a class="el" href="ARMBaseInfo_8h_source.html#l00037">llvm::ARMCC::VC</a>, and <a class="el" href="ARMBaseInfo_8h_source.html#l00036">llvm::ARMCC::VS</a>.</p>

</div>
</div>
<a class="anchor" id="aef7ee9f1cb2f1b925236c33f388c25b7"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> * ARMBaseInstrInfo::optimizeSelect </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SmallPtrSetImpl.html">SmallPtrSetImpl</a>&lt; <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> * &gt; &amp;&#160;</td>
          <td class="paramname"><em>SeenMIs</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a>&#160;</td>
          <td class="paramname"><em>PreferFalse</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l01840">1840</a> of file <a class="el" href="ARMBaseInstrInfo_8cpp_source.html">ARMBaseInstrInfo.cpp</a>.</p>

<p>References <a class="el" href="ARMBaseInstrInfo_8h_source.html#l00390">llvm::AddDefaultCC()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00087">llvm::MachineInstrBuilder::addImm()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00170">llvm::MachineInstrBuilder::addOperand()</a>, <a class="el" href="GlobalMerge_8cpp.html#a65c1240c404c646dd0e63fdcbf620730">assert()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00234">llvm::BuildMI()</a>, <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l01781">canFoldIntoMOVCC()</a>, <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00047">llvm::MachineRegisterInfo::constrainRegClass()</a>, <a class="el" href="SmallPtrSet_8h_source.html#l00271">llvm::SmallPtrSetImpl&lt; PtrType &gt;::erase()</a>, <a class="el" href="MachineInstr_8cpp_source.html#l00915">llvm::MachineInstr::eraseFromParent()</a>, <a class="el" href="MachineInstr_8h_source.html#l00245">llvm::MachineInstr::getDebugLoc()</a>, <a class="el" href="MachineInstr_8h_source.html#l00276">llvm::MachineInstr::getDesc()</a>, <a class="el" href="MachineOperand_8h_source.html#l00407">llvm::MachineOperand::getImm()</a>, <a class="el" href="MachineInstr_8h_source.html#l00284">llvm::MachineInstr::getNumOperands()</a>, <a class="el" href="MachineInstr_8h_source.html#l00280">llvm::MachineInstr::getOpcode()</a>, <a class="el" href="MachineInstr_8h_source.html#l00286">llvm::MachineInstr::getOperand()</a>, <a class="el" href="ARMBaseInfo_8h_source.html#l00047">llvm::ARMCC::getOppositeCondition()</a>, <a class="el" href="MachineInstr_8h_source.html#l00120">llvm::MachineInstr::getParent()</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00137">llvm::MachineBasicBlock::getParent()</a>, <a class="el" href="MachineOperand_8h_source.html#l00264">llvm::MachineOperand::getReg()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00569">llvm::MachineRegisterInfo::getRegClass()</a>, <a class="el" href="MachineFunction_8h_source.html#l00181">llvm::MachineFunction::getRegInfo()</a>, <a class="el" href="MachineInstr_8h_source.html#l00399">llvm::MachineInstr::hasOptionalDef()</a>, <a class="el" href="SmallPtrSet_8h_source.html#l00264">llvm::SmallPtrSetImpl&lt; PtrType &gt;::insert()</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00197">llvm::AArch64CC::MI</a>, <a class="el" href="MachineOperand_8h_source.html#l00367">llvm::MachineOperand::setImplicit()</a>, and <a class="el" href="MachineInstr_8cpp_source.html#l01250">llvm::MachineInstr::tieOperands()</a>.</p>

</div>
</div>
<a class="anchor" id="a89aaa9ca455be66b67c9e8528a0be63c"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> ARMBaseInstrInfo::PredicateInstruction </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &gt; &amp;&#160;</td>
          <td class="paramname"><em>Pred</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l00458">458</a> of file <a class="el" href="ARMBaseInstrInfo_8cpp_source.html">ARMBaseInstrInfo.cpp</a>.</p>

<p>References <a class="el" href="MachineInstr_8cpp_source.html#l01220">llvm::MachineInstr::findFirstPredOperandIdx()</a>, <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l01744">llvm::getMatchingCondBranchOpcode()</a>, <a class="el" href="MachineInstr_8h_source.html#l00280">llvm::MachineInstr::getOpcode()</a>, <a class="el" href="MachineInstr_8h_source.html#l00286">llvm::MachineInstr::getOperand()</a>, <a class="el" href="MachineInstr_8h_source.html#l00120">llvm::MachineInstr::getParent()</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00137">llvm::MachineBasicBlock::getParent()</a>, <a class="el" href="MipsDisassembler_8cpp_source.html#l00460">getReg()</a>, <a class="el" href="AArch64InstrInfo_8h_source.html#l00238">llvm::isUncondBranchOpcode()</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00197">llvm::AArch64CC::MI</a>, <a class="el" href="MachineInstr_8h_source.html#l01137">llvm::MachineInstr::setDesc()</a>, <a class="el" href="MachineOperand_8h_source.html#l00504">llvm::MachineOperand::setImm()</a>, and <a class="el" href="MachineInstr_8cpp_source.html#l00049">llvm::MachineOperand::setReg()</a>.</p>

</div>
</div>
<a class="anchor" id="add440176c845d21bb8d3076886e1e271"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> ARMBaseInstrInfo::produceSameValue </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td>
          <td class="paramname"><em>MI0</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td>
          <td class="paramname"><em>MI1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> *&#160;</td>
          <td class="paramname"><em>MRI</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l01431">1431</a> of file <a class="el" href="ARMBaseInstrInfo_8cpp_source.html">ARMBaseInstrInfo.cpp</a>.</p>

<p>References <a class="el" href="MachineConstantPool_8h_source.html#l00080">llvm::MachineConstantPoolEntry::ConstVal</a>, <a class="el" href="MachineFunction_8h_source.html#l00206">llvm::MachineFunction::getConstantPool()</a>, <a class="el" href="MachineConstantPool_8h_source.html#l00164">llvm::MachineConstantPool::getConstants()</a>, <a class="el" href="MachineOperand_8h_source.html#l00433">llvm::MachineOperand::getGlobal()</a>, <a class="el" href="MachineOperand_8h_source.html#l00427">llvm::MachineOperand::getIndex()</a>, <a class="el" href="MachineInstr_8h_source.html#l00284">llvm::MachineInstr::getNumOperands()</a>, <a class="el" href="MachineOperand_8h_source.html#l00455">llvm::MachineOperand::getOffset()</a>, <a class="el" href="MachineInstr_8h_source.html#l00280">llvm::MachineInstr::getOpcode()</a>, <a class="el" href="MachineInstr_8h_source.html#l00286">llvm::MachineInstr::getOperand()</a>, <a class="el" href="MachineInstr_8h_source.html#l00120">llvm::MachineInstr::getParent()</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00137">llvm::MachineBasicBlock::getParent()</a>, <a class="el" href="MachineOperand_8h_source.html#l00264">llvm::MachineOperand::getReg()</a>, <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00304">llvm::MachineRegisterInfo::getVRegDef()</a>, <a class="el" href="ARMConstantPoolValue_8cpp_source.html#l00075">llvm::ARMConstantPoolValue::hasSameValue()</a>, <a class="el" href="MachineInstr_8h_source.html#l00698">llvm::MachineInstr::IgnoreVRegDefs</a>, <a class="el" href="MachineInstr_8cpp_source.html#l00188">llvm::MachineOperand::isIdenticalTo()</a>, <a class="el" href="MachineInstr_8cpp_source.html#l00842">llvm::MachineInstr::isIdenticalTo()</a>, <a class="el" href="MachineConstantPool_8h_source.html#l00101">llvm::MachineConstantPoolEntry::isMachineConstantPoolEntry()</a>, <a class="el" href="TargetRegisterInfo_8h_source.html#l00291">llvm::TargetRegisterInfo::isVirtualRegister()</a>, <a class="el" href="MachineConstantPool_8h_source.html#l00081">llvm::MachineConstantPoolEntry::MachineCPVal</a>, and <a class="el" href="classllvm_1_1MachineConstantPoolEntry.html#aa6d807fca0a151d8efb0f10eacb733f0">llvm::MachineConstantPoolEntry::Val</a>.</p>

</div>
</div>
<a class="anchor" id="ab04b0811927ecd7ebcb64a5e422a9bd9"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void ARMBaseInstrInfo::reMaterialize </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;&#160;</td>
          <td class="paramname"><em>MBB</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">MachineBasicBlock::iterator</a>&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>DestReg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>SubIdx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td>
          <td class="paramname"><em>Orig</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>TRI</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l01388">1388</a> of file <a class="el" href="ARMBaseInstrInfo_8cpp_source.html">ARMBaseInstrInfo.cpp</a>.</p>

<p>References <a class="el" href="MachineInstrBuilder_8h_source.html#l00113">llvm::MachineInstrBuilder::addConstantPoolIndex()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00087">llvm::MachineInstrBuilder::addImm()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00234">llvm::BuildMI()</a>, <a class="el" href="MachineFunction_8cpp_source.html#l00193">llvm::MachineFunction::CloneMachineInstr()</a>, <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l01344">duplicateCPV()</a>, <a class="el" href="MachineInstr_8h_source.html#l00245">llvm::MachineInstr::getDebugLoc()</a>, <a class="el" href="MachineOperand_8h_source.html#l00427">llvm::MachineOperand::getIndex()</a>, <a class="el" href="MachineInstr_8h_source.html#l00280">llvm::MachineInstr::getOpcode()</a>, <a class="el" href="MachineInstr_8h_source.html#l00286">llvm::MachineInstr::getOperand()</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00137">llvm::MachineBasicBlock::getParent()</a>, <a class="el" href="MachineOperand_8h_source.html#l00264">llvm::MachineOperand::getReg()</a>, <a class="el" href="classllvm_1_1MachineBasicBlock.html#a8d02c1e6ef20f42c10d6f4e7234efd61">llvm::MachineBasicBlock::insert()</a>, <a class="el" href="MachineInstr_8h_source.html#l00349">llvm::MachineInstr::memoperands_begin()</a>, <a class="el" href="MachineInstr_8h_source.html#l00350">llvm::MachineInstr::memoperands_end()</a>, <a class="el" href="MachineInstr_8h_source.html#l01159">llvm::MachineInstr::setMemRefs()</a>, and <a class="el" href="MachineInstr_8cpp_source.html#l01340">llvm::MachineInstr::substituteRegister()</a>.</p>

</div>
</div>
<a class="anchor" id="a0cc46ffbe5e60ea334fd72296477dcba"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classunsigned.html">unsigned</a> ARMBaseInstrInfo::RemoveBranch </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;&#160;</td>
          <td class="paramname"><em>MBB</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l00367">367</a> of file <a class="el" href="ARMBaseInstrInfo_8cpp_source.html">ARMBaseInstrInfo.cpp</a>.</p>

<p>References <a class="el" href="MachineBasicBlock_8h_source.html#l00241">llvm::MachineBasicBlock::begin()</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00243">llvm::MachineBasicBlock::end()</a>, <a class="el" href="MD5_8cpp_source.html#l00054">I</a>, <a class="el" href="AArch64InstrInfo_8h_source.html#l00240">llvm::isCondBranchOpcode()</a>, and <a class="el" href="AArch64InstrInfo_8h_source.html#l00238">llvm::isUncondBranchOpcode()</a>.</p>

</div>
</div>
<a class="anchor" id="abd7e8d18177ffd8f8afbd706953a3fe1"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> ARMBaseInstrInfo::ReverseBranchCondition </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &gt; &amp;&#160;</td>
          <td class="paramname"><em>Cond</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l00435">435</a> of file <a class="el" href="ARMBaseInstrInfo_8cpp_source.html">ARMBaseInstrInfo.cpp</a>.</p>

<p>References <a class="el" href="ARMBaseInfo_8h_source.html#l00047">llvm::ARMCC::getOppositeCondition()</a>.</p>

</div>
</div>
<a class="anchor" id="a3a23e816f6eb55463cfc24995a5d1d32"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void ARMBaseInstrInfo::setExecutionDomain </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Domain</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l04210">4210</a> of file <a class="el" href="ARMBaseInstrInfo_8cpp_source.html">ARMBaseInstrInfo.cpp</a>.</p>

<p>References <a class="el" href="ARMBaseInstrInfo_8h_source.html#l00385">llvm::AddDefaultPred()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00087">llvm::MachineInstrBuilder::addImm()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00068">llvm::MachineInstrBuilder::addReg()</a>, <a class="el" href="GlobalMerge_8cpp.html#a65c1240c404c646dd0e63fdcbf620730">assert()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00234">llvm::BuildMI()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00031">llvm::RegState::Define</a>, <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l04114">ExeNEON</a>, <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l04151">getCorrespondingDRegAndLane()</a>, <a class="el" href="MachineInstr_8h_source.html#l00245">llvm::MachineInstr::getDebugLoc()</a>, <a class="el" href="MachineInstr_8h_source.html#l00276">llvm::MachineInstr::getDesc()</a>, <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l04181">getImplicitSPRUseForDPRUse()</a>, <a class="el" href="MCInstrDesc_8h_source.html#l00194">llvm::MCInstrDesc::getNumOperands()</a>, <a class="el" href="MachineInstr_8h_source.html#l00280">llvm::MachineInstr::getOpcode()</a>, <a class="el" href="MachineInstr_8h_source.html#l00286">llvm::MachineInstr::getOperand()</a>, <a class="el" href="MachineInstr_8h_source.html#l00120">llvm::MachineInstr::getParent()</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00137">llvm::MachineBasicBlock::getParent()</a>, <a class="el" href="MachineOperand_8h_source.html#l00264">llvm::MachineOperand::getReg()</a>, <a class="el" href="classllvm_1_1ARMBaseInstrInfo.html#aead1976618a69142c927e6abe9b307f5">getRegisterInfo()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00407">llvm::getUndefRegState()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00032">llvm::RegState::Implicit</a>, <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l00441">isPredicated()</a>, <a class="el" href="ErrorHandling_8h_source.html#l00098">llvm_unreachable</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00197">llvm::AArch64CC::MI</a>, <a class="el" href="MachineInstr_8h_source.html#l00840">llvm::MachineInstr::readsRegister()</a>, <a class="el" href="MachineInstr_8cpp_source.html#l00786">llvm::MachineInstr::RemoveOperand()</a>, <a class="el" href="MachineInstr_8h_source.html#l01137">llvm::MachineInstr::setDesc()</a>, and <a class="el" href="MachineInstrBuilder_8h_source.html#l00035">llvm::RegState::Undef</a>.</p>

</div>
</div>
<a class="anchor" id="ac624f59926b6618a1da5645cae8bc2c5"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> ARMBaseInstrInfo::shouldScheduleLoadsNear </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>Load1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>Load2</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int64_t&#160;</td>
          <td class="paramname"><em>Offset1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int64_t&#160;</td>
          <td class="paramname"><em>Offset2</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>NumLoads</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>shouldScheduleLoadsNear - This is a used by the pre-regalloc scheduler to determine (in conjunction with areLoadsFromSameBasePtr) if two loads should be scheduled togther. On some targets if two loads are loading from addresses in the same cache line, it's better if they are scheduled together. This function takes two integers that represent the load offsets from the common base address. It returns true if it decides it's desirable to schedule the two loads together. "NumLoads" is the number of loads that have already been scheduled after Load1.</p>
<p>shouldScheduleLoadsNear - This is a used by the pre-regalloc scheduler to determine (in conjunction with areLoadsFromSameBasePtr) if two loads should be scheduled togther. On some targets if two loads are loading from addresses in the same cache line, it's better if they are scheduled together. This function takes two integers that represent the load offsets from the common base address. It returns true if it decides it's desirable to schedule the two loads together. "NumLoads" is the number of loads that have already been scheduled after Load1.</p>
<p>FIXME: remove this in favor of the <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> interface once pre-RA-sched is permanently disabled. </p>

<p>Definition at line <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l01607">1607</a> of file <a class="el" href="ARMBaseInstrInfo_8cpp_source.html">ARMBaseInstrInfo.cpp</a>.</p>

<p>References <a class="el" href="GlobalMerge_8cpp.html#a65c1240c404c646dd0e63fdcbf620730">assert()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00437">llvm::SDNode::getMachineOpcode()</a>, and <a class="el" href="ARMSubtarget_8h_source.html#l00392">llvm::ARMSubtarget::isThumb1Only()</a>.</p>

</div>
</div>
<a class="anchor" id="a0ad9487a0d4aa007a5d851ca141f8ac1"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void ARMBaseInstrInfo::storeRegToStackSlot </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;&#160;</td>
          <td class="paramname"><em>MBB</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">MachineBasicBlock::iterator</a>&#160;</td>
          <td class="paramname"><em>MBBI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>SrcReg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a>&#160;</td>
          <td class="paramname"><em>isKill</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>FrameIndex</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *&#160;</td>
          <td class="paramname"><em>RC</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *&#160;</td>
          <td class="paramname"><em>TRI</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l00880">880</a> of file <a class="el" href="ARMBaseInstrInfo_8cpp_source.html">ARMBaseInstrInfo.cpp</a>.</p>

<p>References <a class="el" href="ARMBaseInstrInfo_8h_source.html#l00385">llvm::AddDefaultPred()</a>, <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l00868">AddDReg()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00108">llvm::MachineInstrBuilder::addFrameIndex()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00087">llvm::MachineInstrBuilder::addImm()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00158">llvm::MachineInstrBuilder::addMemOperand()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00068">llvm::MachineInstrBuilder::addReg()</a>, <a class="el" href="AArch64ISelLowering_8cpp.html#a36d3f1f9ae335b43c09bf8805c25e192">Align()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00234">llvm::BuildMI()</a>, <a class="el" href="GlobalMerge_8cpp_source.html#l00147">DL</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00243">llvm::MachineBasicBlock::end()</a>, <a class="el" href="MachineInstr_8cpp_source.html#l00434">llvm::MachinePointerInfo::getFixedStack()</a>, <a class="el" href="MachineFunction_8h_source.html#l00188">llvm::MachineFunction::getFrameInfo()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00401">llvm::getKillRegState()</a>, <a class="el" href="MachineFunction_8cpp_source.html#l00233">llvm::MachineFunction::getMachineMemOperand()</a>, <a class="el" href="MachineFrameInfo_8h_source.html#l00402">llvm::MachineFrameInfo::getObjectAlignment()</a>, <a class="el" href="MachineFrameInfo_8h_source.html#l00388">llvm::MachineFrameInfo::getObjectSize()</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00137">llvm::MachineBasicBlock::getParent()</a>, <a class="el" href="classllvm_1_1ARMBaseInstrInfo.html#aead1976618a69142c927e6abe9b307f5">getRegisterInfo()</a>, <a class="el" href="TargetRegisterInfo_8h_source.html#l00084">llvm::TargetRegisterClass::getSize()</a>, <a class="el" href="ARMSubtarget_8h_source.html#l00284">llvm::ARMSubtarget::hasV5TEOps()</a>, <a class="el" href="ErrorHandling_8h_source.html#l00098">llvm_unreachable</a>, and <a class="el" href="MachineMemOperand_8h_source.html#l00104">llvm::MachineMemOperand::MOStore</a>.</p>

<p>Referenced by <a class="el" href="Thumb2InstrInfo_8cpp_source.html#l00126">llvm::Thumb2InstrInfo::storeRegToStackSlot()</a>.</p>

</div>
</div>
<a class="anchor" id="a79c12374d41729aa2be9c58f1d9d46ef"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> ARMBaseInstrInfo::SubsumesPredicate </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &gt; &amp;&#160;</td>
          <td class="paramname"><em>Pred1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &gt; &amp;&#160;</td>
          <td class="paramname"><em>Pred2</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l00480">480</a> of file <a class="el" href="ARMBaseInstrInfo_8cpp_source.html">ARMBaseInstrInfo.cpp</a>.</p>

<p>References <a class="el" href="ARMBaseInfo_8h_source.html#l00044">llvm::ARMCC::AL</a>, <a class="el" href="ARMBaseInfo_8h_source.html#l00030">llvm::ARMCC::EQ</a>, <a class="el" href="ARMBaseInfo_8h_source.html#l00040">llvm::ARMCC::GE</a>, <a class="el" href="ARMBaseInfo_8h_source.html#l00042">llvm::ARMCC::GT</a>, <a class="el" href="ARMBaseInfo_8h_source.html#l00038">llvm::ARMCC::HI</a>, <a class="el" href="ARMBaseInfo_8h_source.html#l00032">llvm::ARMCC::HS</a>, <a class="el" href="ARMBaseInfo_8h_source.html#l00043">llvm::ARMCC::LE</a>, <a class="el" href="ARMBaseInfo_8h_source.html#l00033">llvm::ARMCC::LO</a>, <a class="el" href="ARMBaseInfo_8h_source.html#l00039">llvm::ARMCC::LS</a>, <a class="el" href="ARMBaseInfo_8h_source.html#l00041">llvm::ARMCC::LT</a>, and <a class="el" href="SmallVector_8h_source.html#l00126">llvm::SmallVectorTemplateCommon&lt; T &gt;::size()</a>.</p>

</div>
</div>
<hr/>The documentation for this class was generated from the following files:<ul>
<li><a class="el" href="ARMBaseInstrInfo_8h_source.html">ARMBaseInstrInfo.h</a></li>
<li><a class="el" href="ARMBaseInstrInfo_8cpp_source.html">ARMBaseInstrInfo.cpp</a></li>
</ul>
</div><!-- contents -->
<hr>
<p class="footer">
Generated on Tue Dec 8 2015 01:09:47 for <a href="http://llvm.org/">LLVM</a> by
<a href="http://www.doxygen.org"><img src="doxygen.png" alt="Doxygen"
align="middle" border="0"/>1.8.6</a><br>
Copyright &copy; 2003-2014 University of Illinois at Urbana-Champaign.
All Rights Reserved.</p>
<hr>
<!--#include virtual="/attrib.incl" -->
</body>
</html>
