

================================================================
== Vitis HLS Report for 'kalman_filter_top_Pipeline_VITIS_LOOP_36_6_VITIS_LOOP_37_7'
================================================================
* Date:           Mon May 20 14:16:00 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        kalman_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.196 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       18|       18|  0.180 us|  0.180 us|   18|   18|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |             Loop Name             |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_36_6_VITIS_LOOP_37_7  |       16|       16|         2|          1|          1|    16|       yes|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    114|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        0|    -|      12|      3|    -|
|Multiplexer      |        -|    -|       -|     72|    -|
|Register         |        -|    -|      18|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|      30|    189|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    +-------+--------------------------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    | Memory|                                  Module                                  | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-------+--------------------------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |Q_U    |kalman_filter_top_Pipeline_VITIS_LOOP_36_6_VITIS_LOOP_37_7_Q_ROM_AUTO_1R  |        0|  12|   3|    0|    16|   12|     1|          192|
    +-------+--------------------------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total  |                                                                          |        0|  12|   3|    0|    16|   12|     1|          192|
    +-------+--------------------------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+----+---+----+------------+------------+
    |      Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+----+---+----+------------+------------+
    |P_prior_V_d0             |         +|   0|  0|  39|          32|          32|
    |add_ln36_1_fu_108_p2     |         +|   0|  0|  13|           5|           1|
    |add_ln36_fu_120_p2       |         +|   0|  0|  11|           3|           1|
    |add_ln37_fu_176_p2       |         +|   0|  0|  11|           3|           1|
    |add_ln813_1_fu_164_p2    |         +|   0|  0|  13|           4|           4|
    |icmp_ln36_fu_102_p2      |      icmp|   0|  0|  10|           5|           6|
    |icmp_ln37_fu_126_p2      |      icmp|   0|  0|   9|           3|           4|
    |select_ln36_1_fu_140_p3  |    select|   0|  0|   3|           1|           3|
    |select_ln36_fu_132_p3    |    select|   0|  0|   3|           1|           1|
    |ap_enable_pp0            |       xor|   0|  0|   2|           1|           2|
    +-------------------------+----------+----+---+----+------------+------------+
    |Total                    |          |   0|  0| 114|          58|          55|
    +-------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------+----+-----------+-----+-----------+
    |                  Name                  | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                             |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                 |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_2_load               |   9|          2|    3|          6|
    |ap_sig_allocacmp_indvar_flatten16_load  |   9|          2|    5|         10|
    |ap_sig_allocacmp_j_load                 |   9|          2|    3|          6|
    |i_2_fu_46                               |   9|          2|    3|          6|
    |indvar_flatten16_fu_50                  |   9|          2|    5|         10|
    |j_fu_42                                 |   9|          2|    3|          6|
    +----------------------------------------+----+-----------+-----+-----------+
    |Total                                   |  72|         16|   24|         48|
    +----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------+---+----+-----+-----------+
    |           Name           | FF| LUT| Bits| Const Bits|
    +--------------------------+---+----+-----+-----------+
    |P_prior_V_addr_1_reg_241  |  4|   0|    4|          0|
    |ap_CS_fsm                 |  1|   0|    1|          0|
    |ap_done_reg               |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1   |  1|   0|    1|          0|
    |i_2_fu_46                 |  3|   0|    3|          0|
    |indvar_flatten16_fu_50    |  5|   0|    5|          0|
    |j_fu_42                   |  3|   0|    3|          0|
    +--------------------------+---+----+-----+-----------+
    |Total                     | 18|   0|   18|          0|
    +--------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+------------------------------------------------------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  |                        Source Object                       |    C Type    |
+--------------------+-----+-----+------------+------------------------------------------------------------+--------------+
|ap_clk              |   in|    1|  ap_ctrl_hs|  kalman_filter_top_Pipeline_VITIS_LOOP_36_6_VITIS_LOOP_37_7|  return value|
|ap_rst              |   in|    1|  ap_ctrl_hs|  kalman_filter_top_Pipeline_VITIS_LOOP_36_6_VITIS_LOOP_37_7|  return value|
|ap_start            |   in|    1|  ap_ctrl_hs|  kalman_filter_top_Pipeline_VITIS_LOOP_36_6_VITIS_LOOP_37_7|  return value|
|ap_done             |  out|    1|  ap_ctrl_hs|  kalman_filter_top_Pipeline_VITIS_LOOP_36_6_VITIS_LOOP_37_7|  return value|
|ap_idle             |  out|    1|  ap_ctrl_hs|  kalman_filter_top_Pipeline_VITIS_LOOP_36_6_VITIS_LOOP_37_7|  return value|
|ap_ready            |  out|    1|  ap_ctrl_hs|  kalman_filter_top_Pipeline_VITIS_LOOP_36_6_VITIS_LOOP_37_7|  return value|
|P_prior_V_address0  |  out|    4|   ap_memory|                                                   P_prior_V|         array|
|P_prior_V_ce0       |  out|    1|   ap_memory|                                                   P_prior_V|         array|
|P_prior_V_we0       |  out|    1|   ap_memory|                                                   P_prior_V|         array|
|P_prior_V_d0        |  out|   32|   ap_memory|                                                   P_prior_V|         array|
|P_prior_V_address1  |  out|    4|   ap_memory|                                                   P_prior_V|         array|
|P_prior_V_ce1       |  out|    1|   ap_memory|                                                   P_prior_V|         array|
|P_prior_V_q1        |   in|   32|   ap_memory|                                                   P_prior_V|         array|
+--------------------+-----+-----+------------+------------------------------------------------------------+--------------+

