{"vcs1":{"timestamp_begin":1747222300.143700293, "rt":7.89, "ut":8.06, "st":0.54}}
{"vcselab":{"timestamp_begin":1747222308.105148254, "rt":0.38, "ut":0.26, "st":0.12}}
{"link":{"timestamp_begin":1747222308.551400790, "rt":0.43, "ut":0.18, "st":0.23}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1747222299.551982300}
{"VCS_COMP_START_TIME": 1747222299.551982300}
{"VCS_COMP_END_TIME": 1747222309.128147922}
{"VCS_USER_OPTIONS": "-full64 -ntb_opts uvm -sverilog -debug_all -kdb -timescale=1ns/1ns -f filelist.f -f rtl_filelist.f -o simv"}
{"vcs1": {"peak_mem": 483044}}
{"vcselab": {"peak_mem": 183884}}
