<?xml version="1.0" encoding="UTF-8" standalone="no"?>
<!DOCTYPE svg PUBLIC "-//W3C//DTD SVG 1.1//EN"
 "http://www.w3.org/Graphics/SVG/1.1/DTD/svg11.dtd">
<!-- Generated by graphviz version 2.43.0 (0)
 -->
<!-- Title: G Pages: 1 -->
<svg width="2138pt" height="1316pt"
 viewBox="0.00 0.00 2138.00 1316.00" xmlns="http://www.w3.org/2000/svg" xmlns:xlink="http://www.w3.org/1999/xlink">
<g id="graph0" class="graph" transform="scale(1 1) rotate(0) translate(4 1312)">
<title>G</title>
<polygon fill="white" stroke="transparent" points="-4,4 -4,-1312 2134,-1312 2134,4 -4,4"/>
<g id="clust1" class="cluster">
<title>cluster_root</title>
<g id="a_clust1"><a xlink:title="eventq_index=0&#10;full_system=false&#10;sim_quantum=0&#10;time_sync_enable=false&#10;time_sync_period=100000000000&#10;time_sync_spin_threshold=100000000">
<path fill="#bab6ae" stroke="#000000" d="M20,-8C20,-8 2110,-8 2110,-8 2116,-8 2122,-14 2122,-20 2122,-20 2122,-1288 2122,-1288 2122,-1294 2116,-1300 2110,-1300 2110,-1300 20,-1300 20,-1300 14,-1300 8,-1294 8,-1288 8,-1288 8,-20 8,-20 8,-14 14,-8 20,-8"/>
<text text-anchor="middle" x="1065" y="-1284.8" font-family="Arial" font-size="14.00" fill="#000000">root </text>
<text text-anchor="middle" x="1065" y="-1269.8" font-family="Arial" font-size="14.00" fill="#000000">: Root</text>
</a>
</g>
</g>
<g id="clust2" class="cluster">
<title>cluster_board</title>
<g id="a_clust2"><a xlink:title="auto_unlink_shared_backstore=false&#10;cache_line_size=64&#10;eventq_index=0&#10;exit_on_work_items=true&#10;init_param=0&#10;m5ops_base=0&#10;mem_mode=timing&#10;mem_ranges=0:4294967296&#10;memories=board.memory.mem_ctrl.dram&#10;mmap_using_noreserve=false&#10;multi_thread=false&#10;&#10;um_work_ids=16&#10;&#13;eadfile=&#10;&#13;edirect_paths=&#10;shadow_rom_ranges=&#10;shared_backstore=&#10;symbolfile=&#10;thermal_components=&#10;thermal_model=Null&#10;work_begin_ckpt_count=0&#10;work_begin_cpu_id_exit=&#45;1&#10;work_begin_exit_count=0&#10;work_cpus_ckpt_count=0&#10;work_end_ckpt_count=0&#10;work_end_exit_count=0&#10;work_item_id=&#45;1&#10;workload=board.workload">
<path fill="#e4e7eb" stroke="#000000" d="M28,-16C28,-16 2102,-16 2102,-16 2108,-16 2114,-22 2114,-28 2114,-28 2114,-1242 2114,-1242 2114,-1248 2108,-1254 2102,-1254 2102,-1254 28,-1254 28,-1254 22,-1254 16,-1248 16,-1242 16,-1242 16,-28 16,-28 16,-22 22,-16 28,-16"/>
<text text-anchor="middle" x="1065" y="-1238.8" font-family="Arial" font-size="14.00" fill="#000000">board </text>
<text text-anchor="middle" x="1065" y="-1223.8" font-family="Arial" font-size="14.00" fill="#000000">: SimpleBoard</text>
</a>
</g>
</g>
<g id="clust6" class="cluster">
<title>cluster_board_processor</title>
<g id="a_clust6"><a xlink:title="eventq_index=0&#10;thermal_domain=Null">
<path fill="#bab6ae" stroke="#000000" d="M284,-848C284,-848 2094,-848 2094,-848 2100,-848 2106,-854 2106,-860 2106,-860 2106,-1196 2106,-1196 2106,-1202 2100,-1208 2094,-1208 2094,-1208 284,-1208 284,-1208 278,-1208 272,-1202 272,-1196 272,-1196 272,-860 272,-860 272,-854 278,-848 284,-848"/>
<text text-anchor="middle" x="1189" y="-1192.8" font-family="Arial" font-size="14.00" fill="#000000">processor </text>
<text text-anchor="middle" x="1189" y="-1177.8" font-family="Arial" font-size="14.00" fill="#000000">: SimpleProcessor</text>
</a>
</g>
</g>
<g id="clust7" class="cluster">
<title>cluster_board_processor_cores0</title>
<g id="a_clust7"><a xlink:title="eventq_index=0&#10;thermal_domain=Null">
<path fill="#9f9c95" stroke="#000000" d="M292,-856C292,-856 1173,-856 1173,-856 1179,-856 1185,-862 1185,-868 1185,-868 1185,-1150 1185,-1150 1185,-1156 1179,-1162 1173,-1162 1173,-1162 292,-1162 292,-1162 286,-1162 280,-1156 280,-1150 280,-1150 280,-868 280,-868 280,-862 286,-856 292,-856"/>
<text text-anchor="middle" x="732.5" y="-1146.8" font-family="Arial" font-size="14.00" fill="#000000">cores0 </text>
<text text-anchor="middle" x="732.5" y="-1131.8" font-family="Arial" font-size="14.00" fill="#000000">: SimpleCore</text>
</a>
</g>
</g>
<g id="clust8" class="cluster">
<title>cluster_board_processor_cores0_core</title>
<g id="a_clust8"><a xlink:title="branchPred=board.processor.cores0.core.branchPred&#10;checker=Null&#10;clk_domain=board.clk_domain&#10;cpu_id=0&#10;decodeCycleInput=true&#10;decodeInputBufferSize=3&#10;decodeInputWidth=2&#10;decodeToExecuteForwardDelay=1&#10;decoder=board.processor.cores0.core.decoder&#10;do_checkpoint_insts=true&#10;do_statistics_insts=true&#10;enableIdling=true&#10;eventq_index=0&#10;executeAllowEarlyMemoryIssue=true&#10;executeBranchDelay=1&#10;executeCommitLimit=2&#10;executeCycleInput=true&#10;executeFuncUnits=board.processor.cores0.core.executeFuncUnits&#10;executeInputBufferSize=7&#10;executeInputWidth=2&#10;executeIssueLimit=2&#10;executeLSQMaxStoreBufferStoresPerCycle=2&#10;executeLSQRequestsQueueSize=1&#10;executeLSQStoreBufferSize=5&#10;executeLSQTransfersQueueSize=2&#10;executeMaxAccessesInMemory=2&#10;executeMemoryCommitLimit=1&#10;executeMemoryIssueLimit=1&#10;executeMemoryWidth=0&#10;executeSetTraceTimeOnCommit=true&#10;executeSetTraceTimeOnIssue=false&#10;fetch1FetchLimit=1&#10;fetch1LineSnapWidth=0&#10;fetch1LineWidth=0&#10;fetch1ToFetch2BackwardDelay=1&#10;fetch1ToFetch2ForwardDelay=1&#10;fetch2CycleInput=true&#10;fetch2InputBufferSize=2&#10;fetch2ToDecodeForwardDelay=1&#10;function_trace=false&#10;function_trace_start=0&#10;interrupts=board.processor.cores0.core.interrupts&#10;isa=board.processor.cores0.core.isa&#10;max_insts_all_threads=0&#10;max_insts_any_thread=0&#10;mmu=board.processor.cores0.core.mmu&#10;&#10;umThreads=1&#10;power_gating_on_idle=false&#10;power_model=&#10;power_state=board.processor.cores0.core.power_state&#10;progress_interval=0&#10;pwr_gating_latency=300&#10;simpoint_start_insts=&#10;socket_id=0&#10;switched_out=false&#10;syscallRetryLatency=10000&#10;system=board&#10;threadPolicy=RoundRobin&#10;tracer=board.processor.cores0.core.tracer&#10;workload=board.processor.cores0.core.workload">
<path fill="#bbc6d9" stroke="#000000" d="M300,-864C300,-864 1165,-864 1165,-864 1171,-864 1177,-870 1177,-876 1177,-876 1177,-1104 1177,-1104 1177,-1110 1171,-1116 1165,-1116 1165,-1116 300,-1116 300,-1116 294,-1116 288,-1110 288,-1104 288,-1104 288,-876 288,-876 288,-870 294,-864 300,-864"/>
<text text-anchor="middle" x="732.5" y="-1100.8" font-family="Arial" font-size="14.00" fill="#000000">core </text>
<text text-anchor="middle" x="732.5" y="-1085.8" font-family="Arial" font-size="14.00" fill="#000000">: X86MinorCPU</text>
</a>
</g>
</g>
<g id="clust9" class="cluster">
<title>cluster_board_processor_cores0_core_mmu</title>
<g id="a_clust9"><a xlink:title="dtb=board.processor.cores0.core.mmu.dtb&#10;eventq_index=0&#10;itb=board.processor.cores0.core.mmu.itb">
<path fill="#bab6ae" stroke="#000000" d="M823,-872C823,-872 1157,-872 1157,-872 1163,-872 1169,-878 1169,-884 1169,-884 1169,-1058 1169,-1058 1169,-1064 1163,-1070 1157,-1070 1157,-1070 823,-1070 823,-1070 817,-1070 811,-1064 811,-1058 811,-1058 811,-884 811,-884 811,-878 817,-872 823,-872"/>
<text text-anchor="middle" x="990" y="-1054.8" font-family="Arial" font-size="14.00" fill="#000000">mmu </text>
<text text-anchor="middle" x="990" y="-1039.8" font-family="Arial" font-size="14.00" fill="#000000">: X86MMU</text>
</a>
</g>
</g>
<g id="clust10" class="cluster">
<title>cluster_board_processor_cores0_core_mmu_itb</title>
<g id="a_clust10"><a xlink:title="entry_type=instruction&#10;eventq_index=0&#10;&#10;ext_level=Null&#10;size=64&#10;system=board&#10;walker=board.processor.cores0.core.mmu.itb.walker">
<path fill="#9f9c95" stroke="#000000" d="M831,-880C831,-880 974,-880 974,-880 980,-880 986,-886 986,-892 986,-892 986,-1012 986,-1012 986,-1018 980,-1024 974,-1024 974,-1024 831,-1024 831,-1024 825,-1024 819,-1018 819,-1012 819,-1012 819,-892 819,-892 819,-886 825,-880 831,-880"/>
<text text-anchor="middle" x="902.5" y="-1008.8" font-family="Arial" font-size="14.00" fill="#000000">itb </text>
<text text-anchor="middle" x="902.5" y="-993.8" font-family="Arial" font-size="14.00" fill="#000000">: X86TLB</text>
</a>
</g>
</g>
<g id="clust11" class="cluster">
<title>cluster_board_processor_cores0_core_mmu_itb_walker</title>
<g id="a_clust11"><a xlink:title="clk_domain=board.clk_domain&#10;eventq_index=0&#10;&#10;um_squash_per_cycle=4&#10;power_model=&#10;power_state=board.processor.cores0.core.mmu.itb.walker.power_state&#10;system=board">
<path fill="#84827c" stroke="#000000" d="M839,-888C839,-888 966,-888 966,-888 972,-888 978,-894 978,-900 978,-900 978,-966 978,-966 978,-972 972,-978 966,-978 966,-978 839,-978 839,-978 833,-978 827,-972 827,-966 827,-966 827,-900 827,-900 827,-894 833,-888 839,-888"/>
<text text-anchor="middle" x="902.5" y="-962.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="902.5" y="-947.8" font-family="Arial" font-size="14.00" fill="#000000">: X86PagetableWalker</text>
</a>
</g>
</g>
<g id="clust13" class="cluster">
<title>cluster_board_processor_cores0_core_mmu_dtb</title>
<g id="a_clust13"><a xlink:title="entry_type=data&#10;eventq_index=0&#10;&#10;ext_level=Null&#10;size=64&#10;system=board&#10;walker=board.processor.cores0.core.mmu.dtb.walker">
<path fill="#9f9c95" stroke="#000000" d="M1006,-880C1006,-880 1149,-880 1149,-880 1155,-880 1161,-886 1161,-892 1161,-892 1161,-1012 1161,-1012 1161,-1018 1155,-1024 1149,-1024 1149,-1024 1006,-1024 1006,-1024 1000,-1024 994,-1018 994,-1012 994,-1012 994,-892 994,-892 994,-886 1000,-880 1006,-880"/>
<text text-anchor="middle" x="1077.5" y="-1008.8" font-family="Arial" font-size="14.00" fill="#000000">dtb </text>
<text text-anchor="middle" x="1077.5" y="-993.8" font-family="Arial" font-size="14.00" fill="#000000">: X86TLB</text>
</a>
</g>
</g>
<g id="clust14" class="cluster">
<title>cluster_board_processor_cores0_core_mmu_dtb_walker</title>
<g id="a_clust14"><a xlink:title="clk_domain=board.clk_domain&#10;eventq_index=0&#10;&#10;um_squash_per_cycle=4&#10;power_model=&#10;power_state=board.processor.cores0.core.mmu.dtb.walker.power_state&#10;system=board">
<path fill="#84827c" stroke="#000000" d="M1014,-888C1014,-888 1141,-888 1141,-888 1147,-888 1153,-894 1153,-900 1153,-900 1153,-966 1153,-966 1153,-972 1147,-978 1141,-978 1141,-978 1014,-978 1014,-978 1008,-978 1002,-972 1002,-966 1002,-966 1002,-900 1002,-900 1002,-894 1008,-888 1014,-888"/>
<text text-anchor="middle" x="1077.5" y="-962.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="1077.5" y="-947.8" font-family="Arial" font-size="14.00" fill="#000000">: X86PagetableWalker</text>
</a>
</g>
</g>
<g id="clust131" class="cluster">
<title>cluster_board_processor_cores0_core_interrupts</title>
<g id="a_clust131"><a xlink:title="clk_domain=board.processor.cores0.core.interrupts.clk_domain&#10;eventq_index=0&#10;int_latency=1000&#10;pio_latency=100000&#10;system=board">
<path fill="#bab6ae" stroke="#000000" d="M308,-888C308,-888 585,-888 585,-888 591,-888 597,-894 597,-900 597,-900 597,-966 597,-966 597,-972 591,-978 585,-978 585,-978 308,-978 308,-978 302,-978 296,-972 296,-966 296,-966 296,-900 296,-900 296,-894 302,-888 308,-888"/>
<text text-anchor="middle" x="446.5" y="-962.8" font-family="Arial" font-size="14.00" fill="#000000">interrupts </text>
<text text-anchor="middle" x="446.5" y="-947.8" font-family="Arial" font-size="14.00" fill="#000000">: X86LocalApic</text>
</a>
</g>
</g>
<g id="clust133" class="cluster">
<title>cluster_board_processor_cores1</title>
<g id="a_clust133"><a xlink:title="eventq_index=0&#10;thermal_domain=Null">
<path fill="#9f9c95" stroke="#000000" d="M1205,-856C1205,-856 2086,-856 2086,-856 2092,-856 2098,-862 2098,-868 2098,-868 2098,-1150 2098,-1150 2098,-1156 2092,-1162 2086,-1162 2086,-1162 1205,-1162 1205,-1162 1199,-1162 1193,-1156 1193,-1150 1193,-1150 1193,-868 1193,-868 1193,-862 1199,-856 1205,-856"/>
<text text-anchor="middle" x="1645.5" y="-1146.8" font-family="Arial" font-size="14.00" fill="#000000">cores1 </text>
<text text-anchor="middle" x="1645.5" y="-1131.8" font-family="Arial" font-size="14.00" fill="#000000">: SimpleCore</text>
</a>
</g>
</g>
<g id="clust134" class="cluster">
<title>cluster_board_processor_cores1_core</title>
<g id="a_clust134"><a xlink:title="branchPred=board.processor.cores1.core.branchPred&#10;checker=Null&#10;clk_domain=board.clk_domain&#10;cpu_id=1&#10;decodeCycleInput=true&#10;decodeInputBufferSize=3&#10;decodeInputWidth=2&#10;decodeToExecuteForwardDelay=1&#10;decoder=board.processor.cores1.core.decoder&#10;do_checkpoint_insts=true&#10;do_statistics_insts=true&#10;enableIdling=true&#10;eventq_index=0&#10;executeAllowEarlyMemoryIssue=true&#10;executeBranchDelay=1&#10;executeCommitLimit=2&#10;executeCycleInput=true&#10;executeFuncUnits=board.processor.cores1.core.executeFuncUnits&#10;executeInputBufferSize=7&#10;executeInputWidth=2&#10;executeIssueLimit=2&#10;executeLSQMaxStoreBufferStoresPerCycle=2&#10;executeLSQRequestsQueueSize=1&#10;executeLSQStoreBufferSize=5&#10;executeLSQTransfersQueueSize=2&#10;executeMaxAccessesInMemory=2&#10;executeMemoryCommitLimit=1&#10;executeMemoryIssueLimit=1&#10;executeMemoryWidth=0&#10;executeSetTraceTimeOnCommit=true&#10;executeSetTraceTimeOnIssue=false&#10;fetch1FetchLimit=1&#10;fetch1LineSnapWidth=0&#10;fetch1LineWidth=0&#10;fetch1ToFetch2BackwardDelay=1&#10;fetch1ToFetch2ForwardDelay=1&#10;fetch2CycleInput=true&#10;fetch2InputBufferSize=2&#10;fetch2ToDecodeForwardDelay=1&#10;function_trace=false&#10;function_trace_start=0&#10;interrupts=board.processor.cores1.core.interrupts&#10;isa=board.processor.cores1.core.isa&#10;max_insts_all_threads=0&#10;max_insts_any_thread=0&#10;mmu=board.processor.cores1.core.mmu&#10;&#10;umThreads=1&#10;power_gating_on_idle=false&#10;power_model=&#10;power_state=board.processor.cores1.core.power_state&#10;progress_interval=0&#10;pwr_gating_latency=300&#10;simpoint_start_insts=&#10;socket_id=0&#10;switched_out=false&#10;syscallRetryLatency=10000&#10;system=board&#10;threadPolicy=RoundRobin&#10;tracer=board.processor.cores1.core.tracer&#10;workload=board.processor.cores0.core.workload">
<path fill="#bbc6d9" stroke="#000000" d="M1213,-864C1213,-864 2078,-864 2078,-864 2084,-864 2090,-870 2090,-876 2090,-876 2090,-1104 2090,-1104 2090,-1110 2084,-1116 2078,-1116 2078,-1116 1213,-1116 1213,-1116 1207,-1116 1201,-1110 1201,-1104 1201,-1104 1201,-876 1201,-876 1201,-870 1207,-864 1213,-864"/>
<text text-anchor="middle" x="1645.5" y="-1100.8" font-family="Arial" font-size="14.00" fill="#000000">core </text>
<text text-anchor="middle" x="1645.5" y="-1085.8" font-family="Arial" font-size="14.00" fill="#000000">: X86MinorCPU</text>
</a>
</g>
</g>
<g id="clust135" class="cluster">
<title>cluster_board_processor_cores1_core_mmu</title>
<g id="a_clust135"><a xlink:title="dtb=board.processor.cores1.core.mmu.dtb&#10;eventq_index=0&#10;itb=board.processor.cores1.core.mmu.itb">
<path fill="#bab6ae" stroke="#000000" d="M1736,-872C1736,-872 2070,-872 2070,-872 2076,-872 2082,-878 2082,-884 2082,-884 2082,-1058 2082,-1058 2082,-1064 2076,-1070 2070,-1070 2070,-1070 1736,-1070 1736,-1070 1730,-1070 1724,-1064 1724,-1058 1724,-1058 1724,-884 1724,-884 1724,-878 1730,-872 1736,-872"/>
<text text-anchor="middle" x="1903" y="-1054.8" font-family="Arial" font-size="14.00" fill="#000000">mmu </text>
<text text-anchor="middle" x="1903" y="-1039.8" font-family="Arial" font-size="14.00" fill="#000000">: X86MMU</text>
</a>
</g>
</g>
<g id="clust136" class="cluster">
<title>cluster_board_processor_cores1_core_mmu_itb</title>
<g id="a_clust136"><a xlink:title="entry_type=instruction&#10;eventq_index=0&#10;&#10;ext_level=Null&#10;size=64&#10;system=board&#10;walker=board.processor.cores1.core.mmu.itb.walker">
<path fill="#9f9c95" stroke="#000000" d="M1744,-880C1744,-880 1887,-880 1887,-880 1893,-880 1899,-886 1899,-892 1899,-892 1899,-1012 1899,-1012 1899,-1018 1893,-1024 1887,-1024 1887,-1024 1744,-1024 1744,-1024 1738,-1024 1732,-1018 1732,-1012 1732,-1012 1732,-892 1732,-892 1732,-886 1738,-880 1744,-880"/>
<text text-anchor="middle" x="1815.5" y="-1008.8" font-family="Arial" font-size="14.00" fill="#000000">itb </text>
<text text-anchor="middle" x="1815.5" y="-993.8" font-family="Arial" font-size="14.00" fill="#000000">: X86TLB</text>
</a>
</g>
</g>
<g id="clust137" class="cluster">
<title>cluster_board_processor_cores1_core_mmu_itb_walker</title>
<g id="a_clust137"><a xlink:title="clk_domain=board.clk_domain&#10;eventq_index=0&#10;&#10;um_squash_per_cycle=4&#10;power_model=&#10;power_state=board.processor.cores1.core.mmu.itb.walker.power_state&#10;system=board">
<path fill="#84827c" stroke="#000000" d="M1752,-888C1752,-888 1879,-888 1879,-888 1885,-888 1891,-894 1891,-900 1891,-900 1891,-966 1891,-966 1891,-972 1885,-978 1879,-978 1879,-978 1752,-978 1752,-978 1746,-978 1740,-972 1740,-966 1740,-966 1740,-900 1740,-900 1740,-894 1746,-888 1752,-888"/>
<text text-anchor="middle" x="1815.5" y="-962.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="1815.5" y="-947.8" font-family="Arial" font-size="14.00" fill="#000000">: X86PagetableWalker</text>
</a>
</g>
</g>
<g id="clust139" class="cluster">
<title>cluster_board_processor_cores1_core_mmu_dtb</title>
<g id="a_clust139"><a xlink:title="entry_type=data&#10;eventq_index=0&#10;&#10;ext_level=Null&#10;size=64&#10;system=board&#10;walker=board.processor.cores1.core.mmu.dtb.walker">
<path fill="#9f9c95" stroke="#000000" d="M1919,-880C1919,-880 2062,-880 2062,-880 2068,-880 2074,-886 2074,-892 2074,-892 2074,-1012 2074,-1012 2074,-1018 2068,-1024 2062,-1024 2062,-1024 1919,-1024 1919,-1024 1913,-1024 1907,-1018 1907,-1012 1907,-1012 1907,-892 1907,-892 1907,-886 1913,-880 1919,-880"/>
<text text-anchor="middle" x="1990.5" y="-1008.8" font-family="Arial" font-size="14.00" fill="#000000">dtb </text>
<text text-anchor="middle" x="1990.5" y="-993.8" font-family="Arial" font-size="14.00" fill="#000000">: X86TLB</text>
</a>
</g>
</g>
<g id="clust140" class="cluster">
<title>cluster_board_processor_cores1_core_mmu_dtb_walker</title>
<g id="a_clust140"><a xlink:title="clk_domain=board.clk_domain&#10;eventq_index=0&#10;&#10;um_squash_per_cycle=4&#10;power_model=&#10;power_state=board.processor.cores1.core.mmu.dtb.walker.power_state&#10;system=board">
<path fill="#84827c" stroke="#000000" d="M1927,-888C1927,-888 2054,-888 2054,-888 2060,-888 2066,-894 2066,-900 2066,-900 2066,-966 2066,-966 2066,-972 2060,-978 2054,-978 2054,-978 1927,-978 1927,-978 1921,-978 1915,-972 1915,-966 1915,-966 1915,-900 1915,-900 1915,-894 1921,-888 1927,-888"/>
<text text-anchor="middle" x="1990.5" y="-962.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="1990.5" y="-947.8" font-family="Arial" font-size="14.00" fill="#000000">: X86PagetableWalker</text>
</a>
</g>
</g>
<g id="clust256" class="cluster">
<title>cluster_board_processor_cores1_core_interrupts</title>
<g id="a_clust256"><a xlink:title="clk_domain=board.processor.cores1.core.interrupts.clk_domain&#10;eventq_index=0&#10;int_latency=1000&#10;pio_latency=100000&#10;system=board">
<path fill="#bab6ae" stroke="#000000" d="M1221,-888C1221,-888 1498,-888 1498,-888 1504,-888 1510,-894 1510,-900 1510,-900 1510,-966 1510,-966 1510,-972 1504,-978 1498,-978 1498,-978 1221,-978 1221,-978 1215,-978 1209,-972 1209,-966 1209,-966 1209,-900 1209,-900 1209,-894 1215,-888 1221,-888"/>
<text text-anchor="middle" x="1359.5" y="-962.8" font-family="Arial" font-size="14.00" fill="#000000">interrupts </text>
<text text-anchor="middle" x="1359.5" y="-947.8" font-family="Arial" font-size="14.00" fill="#000000">: X86LocalApic</text>
</a>
</g>
</g>
<g id="clust258" class="cluster">
<title>cluster_board_memory</title>
<g id="a_clust258"><a xlink:title="eventq_index=0&#10;thermal_domain=Null">
<path fill="#bab6ae" stroke="#000000" d="M136,-880C136,-880 252,-880 252,-880 258,-880 264,-886 264,-892 264,-892 264,-1012 264,-1012 264,-1018 258,-1024 252,-1024 252,-1024 136,-1024 136,-1024 130,-1024 124,-1018 124,-1012 124,-1012 124,-892 124,-892 124,-886 130,-880 136,-880"/>
<text text-anchor="middle" x="194" y="-1008.8" font-family="Arial" font-size="14.00" fill="#000000">memory </text>
<text text-anchor="middle" x="194" y="-993.8" font-family="Arial" font-size="14.00" fill="#000000">: ChanneledMemory</text>
</a>
</g>
</g>
<g id="clust259" class="cluster">
<title>cluster_board_memory_mem_ctrl</title>
<g id="a_clust259"><a xlink:title="clk_domain=board.clk_domain&#10;command_window=10000&#10;disable_sanity_check=false&#10;dram=board.memory.mem_ctrl.dram&#10;eventq_index=0&#10;mem_sched_policy=frfcfs&#10;min_reads_per_switch=16&#10;min_writes_per_switch=16&#10;power_model=&#10;power_state=board.memory.mem_ctrl.power_state&#10;qos_policy=Null&#10;qos_priorities=1&#10;qos_priority_escalation=false&#10;qos_q_policy=fifo&#10;qos_requestors= &#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#10;qos_syncro_scheduler=false&#10;qos_turnaround_policy=Null&#10;static_backend_latency=10000&#10;static_frontend_latency=10000&#10;system=board&#10;write_high_thresh_perc=85&#10;write_low_thresh_perc=50">
<path fill="#9f9c95" stroke="#000000" d="M191,-888C191,-888 244,-888 244,-888 250,-888 256,-894 256,-900 256,-900 256,-966 256,-966 256,-972 250,-978 244,-978 244,-978 191,-978 191,-978 185,-978 179,-972 179,-966 179,-966 179,-900 179,-900 179,-894 185,-888 191,-888"/>
<text text-anchor="middle" x="217.5" y="-962.8" font-family="Arial" font-size="14.00" fill="#000000">mem_ctrl </text>
<text text-anchor="middle" x="217.5" y="-947.8" font-family="Arial" font-size="14.00" fill="#000000">: MemCtrl</text>
</a>
</g>
</g>
<g id="clust263" class="cluster">
<title>cluster_board_cache_hierarchy</title>
<g id="a_clust263"><a xlink:title="eventq_index=0&#10;thermal_domain=Null">
<path fill="#bab6ae" stroke="#000000" d="M36,-24C36,-24 1604,-24 1604,-24 1610,-24 1616,-30 1616,-36 1616,-36 1616,-828 1616,-828 1616,-834 1610,-840 1604,-840 1604,-840 36,-840 36,-840 30,-840 24,-834 24,-828 24,-828 24,-36 24,-36 24,-30 30,-24 36,-24"/>
<text text-anchor="middle" x="820" y="-824.8" font-family="Arial" font-size="14.00" fill="#000000">cache_hierarchy </text>
<text text-anchor="middle" x="820" y="-809.8" font-family="Arial" font-size="14.00" fill="#000000">: PrivateL1PrivateL2SharedL3CacheHierarchy</text>
</a>
</g>
</g>
<g id="clust264" class="cluster">
<title>cluster_board_cache_hierarchy_membus</title>
<g id="a_clust264"><a xlink:title="clk_domain=board.clk_domain&#10;eventq_index=0&#10;forward_latency=4&#10;frontend_latency=3&#10;header_latency=1&#10;max_outstanding_snoops=512&#10;max_routing_table_size=512&#10;point_of_coherency=true&#10;point_of_unification=true&#10;power_model=&#10;power_state=board.cache_hierarchy.membus.power_state&#10;&#13;esponse_latency=2&#10;snoop_filter=board.cache_hierarchy.membus.snoop_filter&#10;snoop_response_latency=4&#10;system=board&#10;use_default_range=false&#10;width=64">
<path fill="#6f798c" stroke="#000000" d="M279,-566C279,-566 591,-566 591,-566 597,-566 603,-572 603,-578 603,-578 603,-782 603,-782 603,-788 597,-794 591,-794 591,-794 279,-794 279,-794 273,-794 267,-788 267,-782 267,-782 267,-578 267,-578 267,-572 273,-566 279,-566"/>
<text text-anchor="middle" x="435" y="-778.8" font-family="Arial" font-size="14.00" fill="#000000">membus </text>
<text text-anchor="middle" x="435" y="-763.8" font-family="Arial" font-size="14.00" fill="#000000">: SystemXBar</text>
</a>
</g>
</g>
<g id="clust267" class="cluster">
<title>cluster_board_cache_hierarchy_membus_badaddr_responder</title>
<g id="a_clust267"><a xlink:title="clk_domain=board.clk_domain&#10;eventq_index=0&#10;fake_mem=false&#10;pio_addr=0&#10;pio_latency=100000&#10;pio_size=8&#10;power_model=&#10;power_state=board.cache_hierarchy.membus.badaddr_responder.power_state&#10;&#13;et_bad_addr=true&#10;&#13;et_data16=65535&#10;&#13;et_data32=4294967295&#10;&#13;et_data64=18446744073709551615&#10;&#13;et_data8=255&#10;system=board&#10;update_data=false&#10;warn_access=">
<path fill="#c7a793" stroke="#000000" d="M287,-574C287,-574 401,-574 401,-574 407,-574 413,-580 413,-586 413,-586 413,-652 413,-652 413,-658 407,-664 401,-664 401,-664 287,-664 287,-664 281,-664 275,-658 275,-652 275,-652 275,-586 275,-586 275,-580 281,-574 287,-574"/>
<text text-anchor="middle" x="344" y="-648.8" font-family="Arial" font-size="14.00" fill="#000000">badaddr_responder </text>
<text text-anchor="middle" x="344" y="-633.8" font-family="Arial" font-size="14.00" fill="#000000">: BadAddr</text>
</a>
</g>
</g>
<g id="clust269" class="cluster">
<title>cluster_board_cache_hierarchy_l3_bus</title>
<g id="a_clust269"><a xlink:title="clk_domain=board.clk_domain&#10;eventq_index=0&#10;forward_latency=0&#10;frontend_latency=1&#10;header_latency=1&#10;max_outstanding_snoops=512&#10;max_routing_table_size=512&#10;point_of_coherency=false&#10;point_of_unification=true&#10;power_model=&#10;power_state=board.cache_hierarchy.l3_bus.power_state&#10;&#13;esponse_latency=1&#10;snoop_filter=board.cache_hierarchy.l3_bus.snoop_filter&#10;snoop_response_latency=1&#10;system=board&#10;use_default_range=false&#10;width=32">
<path fill="#6f798c" stroke="#000000" d="M696,-444C696,-444 932,-444 932,-444 938,-444 944,-450 944,-456 944,-456 944,-522 944,-522 944,-528 938,-534 932,-534 932,-534 696,-534 696,-534 690,-534 684,-528 684,-522 684,-522 684,-456 684,-456 684,-450 690,-444 696,-444"/>
<text text-anchor="middle" x="814" y="-518.8" font-family="Arial" font-size="14.00" fill="#000000">l3_bus </text>
<text text-anchor="middle" x="814" y="-503.8" font-family="Arial" font-size="14.00" fill="#000000">: L2XBar</text>
</a>
</g>
</g>
<g id="clust272" class="cluster">
<title>cluster_board_cache_hierarchy_clusters0</title>
<g id="a_clust272"><a xlink:title="eventq_index=0&#10;thermal_domain=Null">
<path fill="#9f9c95" stroke="#000000" d="M44,-32C44,-32 804,-32 804,-32 810,-32 816,-38 816,-44 816,-44 816,-424 816,-424 816,-430 810,-436 804,-436 804,-436 44,-436 44,-436 38,-436 32,-430 32,-424 32,-424 32,-44 32,-44 32,-38 38,-32 44,-32"/>
<text text-anchor="middle" x="424" y="-420.8" font-family="Arial" font-size="14.00" fill="#000000">clusters0 </text>
<text text-anchor="middle" x="424" y="-405.8" font-family="Arial" font-size="14.00" fill="#000000">: SubSystem</text>
</a>
</g>
</g>
<g id="clust273" class="cluster">
<title>cluster_board_cache_hierarchy_clusters0_l1i_cache</title>
<g id="a_clust273"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=8&#10;clk_domain=board.clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=1&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=16&#10;partitioning_manager=Null&#10;power_model=&#10;power_state=board.cache_hierarchy.clusters0.l1i_cache.power_state&#10;prefetcher=board.cache_hierarchy.clusters0.l1i_cache.prefetcher&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=board.cache_hierarchy.clusters0.l1i_cache.replacement_policy&#10;&#13;esponse_latency=1&#10;sequential_access=false&#10;size=32768&#10;system=board&#10;tag_latency=1&#10;tags=board.cache_hierarchy.clusters0.l1i_cache.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=true">
<path fill="#84827c" stroke="#000000" d="M52,-40C52,-40 214,-40 214,-40 220,-40 226,-46 226,-52 226,-52 226,-118 226,-118 226,-124 220,-130 214,-130 214,-130 52,-130 52,-130 46,-130 40,-124 40,-118 40,-118 40,-52 40,-52 40,-46 46,-40 52,-40"/>
<text text-anchor="middle" x="133" y="-114.8" font-family="Arial" font-size="14.00" fill="#000000">l1i_cache </text>
<text text-anchor="middle" x="133" y="-99.8" font-family="Arial" font-size="14.00" fill="#000000">: L1ICache</text>
</a>
</g>
</g>
<g id="clust283" class="cluster">
<title>cluster_board_cache_hierarchy_clusters0_l1d_cache</title>
<g id="a_clust283"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=8&#10;clk_domain=board.clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=1&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=16&#10;partitioning_manager=Null&#10;power_model=&#10;power_state=board.cache_hierarchy.clusters0.l1d_cache.power_state&#10;prefetcher=board.cache_hierarchy.clusters0.l1d_cache.prefetcher&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=board.cache_hierarchy.clusters0.l1d_cache.replacement_policy&#10;&#13;esponse_latency=1&#10;sequential_access=false&#10;size=32768&#10;system=board&#10;tag_latency=1&#10;tags=board.cache_hierarchy.clusters0.l1d_cache.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=true">
<path fill="#84827c" stroke="#000000" d="M246,-40C246,-40 408,-40 408,-40 414,-40 420,-46 420,-52 420,-52 420,-118 420,-118 420,-124 414,-130 408,-130 408,-130 246,-130 246,-130 240,-130 234,-124 234,-118 234,-118 234,-52 234,-52 234,-46 240,-40 246,-40"/>
<text text-anchor="middle" x="327" y="-114.8" font-family="Arial" font-size="14.00" fill="#000000">l1d_cache </text>
<text text-anchor="middle" x="327" y="-99.8" font-family="Arial" font-size="14.00" fill="#000000">: L1ICache</text>
</a>
</g>
</g>
<g id="clust293" class="cluster">
<title>cluster_board_cache_hierarchy_clusters0_l2_cache</title>
<g id="a_clust293"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=8&#10;clk_domain=board.clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=10&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=20&#10;partitioning_manager=Null&#10;power_model=&#10;power_state=board.cache_hierarchy.clusters0.l2_cache.power_state&#10;prefetcher=board.cache_hierarchy.clusters0.l2_cache.prefetcher&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=board.cache_hierarchy.clusters0.l2_cache.replacement_policy&#10;&#13;esponse_latency=1&#10;sequential_access=false&#10;size=262144&#10;system=board&#10;tag_latency=10&#10;tags=board.cache_hierarchy.clusters0.l2_cache.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#84827c" stroke="#000000" d="M424,-300C424,-300 586,-300 586,-300 592,-300 598,-306 598,-312 598,-312 598,-378 598,-378 598,-384 592,-390 586,-390 586,-390 424,-390 424,-390 418,-390 412,-384 412,-378 412,-378 412,-312 412,-312 412,-306 418,-300 424,-300"/>
<text text-anchor="middle" x="505" y="-374.8" font-family="Arial" font-size="14.00" fill="#000000">l2_cache </text>
<text text-anchor="middle" x="505" y="-359.8" font-family="Arial" font-size="14.00" fill="#000000">: L2Cache</text>
</a>
</g>
</g>
<g id="clust303" class="cluster">
<title>cluster_board_cache_hierarchy_clusters0_l2_bus</title>
<g id="a_clust303"><a xlink:title="clk_domain=board.clk_domain&#10;eventq_index=0&#10;forward_latency=0&#10;frontend_latency=1&#10;header_latency=1&#10;max_outstanding_snoops=512&#10;max_routing_table_size=512&#10;point_of_coherency=false&#10;point_of_unification=true&#10;power_model=&#10;power_state=board.cache_hierarchy.clusters0.l2_bus.power_state&#10;&#13;esponse_latency=1&#10;snoop_filter=board.cache_hierarchy.clusters0.l2_bus.snoop_filter&#10;snoop_response_latency=1&#10;system=board&#10;use_default_range=false&#10;width=32">
<path fill="#6f798c" stroke="#000000" d="M290,-170C290,-170 526,-170 526,-170 532,-170 538,-176 538,-182 538,-182 538,-248 538,-248 538,-254 532,-260 526,-260 526,-260 290,-260 290,-260 284,-260 278,-254 278,-248 278,-248 278,-182 278,-182 278,-176 284,-170 290,-170"/>
<text text-anchor="middle" x="408" y="-244.8" font-family="Arial" font-size="14.00" fill="#000000">l2_bus </text>
<text text-anchor="middle" x="408" y="-229.8" font-family="Arial" font-size="14.00" fill="#000000">: L2XBar</text>
</a>
</g>
</g>
<g id="clust306" class="cluster">
<title>cluster_board_cache_hierarchy_clusters0_iptw_cache</title>
<g id="a_clust306"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=4&#10;clk_domain=board.clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=1&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=20&#10;partitioning_manager=Null&#10;power_model=&#10;power_state=board.cache_hierarchy.clusters0.iptw_cache.power_state&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=board.cache_hierarchy.clusters0.iptw_cache.replacement_policy&#10;&#13;esponse_latency=1&#10;sequential_access=false&#10;size=8192&#10;system=board&#10;tag_latency=1&#10;tags=board.cache_hierarchy.clusters0.iptw_cache.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#84827c" stroke="#000000" d="M440,-40C440,-40 602,-40 602,-40 608,-40 614,-46 614,-52 614,-52 614,-118 614,-118 614,-124 608,-130 602,-130 602,-130 440,-130 440,-130 434,-130 428,-124 428,-118 428,-118 428,-52 428,-52 428,-46 434,-40 440,-40"/>
<text text-anchor="middle" x="521" y="-114.8" font-family="Arial" font-size="14.00" fill="#000000">iptw_cache </text>
<text text-anchor="middle" x="521" y="-99.8" font-family="Arial" font-size="14.00" fill="#000000">: MMUCache</text>
</a>
</g>
</g>
<g id="clust312" class="cluster">
<title>cluster_board_cache_hierarchy_clusters0_dptw_cache</title>
<g id="a_clust312"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=4&#10;clk_domain=board.clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=1&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=20&#10;partitioning_manager=Null&#10;power_model=&#10;power_state=board.cache_hierarchy.clusters0.dptw_cache.power_state&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=board.cache_hierarchy.clusters0.dptw_cache.replacement_policy&#10;&#13;esponse_latency=1&#10;sequential_access=false&#10;size=8192&#10;system=board&#10;tag_latency=1&#10;tags=board.cache_hierarchy.clusters0.dptw_cache.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#84827c" stroke="#000000" d="M634,-40C634,-40 796,-40 796,-40 802,-40 808,-46 808,-52 808,-52 808,-118 808,-118 808,-124 802,-130 796,-130 796,-130 634,-130 634,-130 628,-130 622,-124 622,-118 622,-118 622,-52 622,-52 622,-46 628,-40 634,-40"/>
<text text-anchor="middle" x="715" y="-114.8" font-family="Arial" font-size="14.00" fill="#000000">dptw_cache </text>
<text text-anchor="middle" x="715" y="-99.8" font-family="Arial" font-size="14.00" fill="#000000">: MMUCache</text>
</a>
</g>
</g>
<g id="clust318" class="cluster">
<title>cluster_board_cache_hierarchy_clusters1</title>
<g id="a_clust318"><a xlink:title="eventq_index=0&#10;thermal_domain=Null">
<path fill="#9f9c95" stroke="#000000" d="M836,-32C836,-32 1596,-32 1596,-32 1602,-32 1608,-38 1608,-44 1608,-44 1608,-424 1608,-424 1608,-430 1602,-436 1596,-436 1596,-436 836,-436 836,-436 830,-436 824,-430 824,-424 824,-424 824,-44 824,-44 824,-38 830,-32 836,-32"/>
<text text-anchor="middle" x="1216" y="-420.8" font-family="Arial" font-size="14.00" fill="#000000">clusters1 </text>
<text text-anchor="middle" x="1216" y="-405.8" font-family="Arial" font-size="14.00" fill="#000000">: SubSystem</text>
</a>
</g>
</g>
<g id="clust319" class="cluster">
<title>cluster_board_cache_hierarchy_clusters1_l1i_cache</title>
<g id="a_clust319"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=8&#10;clk_domain=board.clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=1&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=16&#10;partitioning_manager=Null&#10;power_model=&#10;power_state=board.cache_hierarchy.clusters1.l1i_cache.power_state&#10;prefetcher=board.cache_hierarchy.clusters1.l1i_cache.prefetcher&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=board.cache_hierarchy.clusters1.l1i_cache.replacement_policy&#10;&#13;esponse_latency=1&#10;sequential_access=false&#10;size=32768&#10;system=board&#10;tag_latency=1&#10;tags=board.cache_hierarchy.clusters1.l1i_cache.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=true">
<path fill="#84827c" stroke="#000000" d="M844,-40C844,-40 1006,-40 1006,-40 1012,-40 1018,-46 1018,-52 1018,-52 1018,-118 1018,-118 1018,-124 1012,-130 1006,-130 1006,-130 844,-130 844,-130 838,-130 832,-124 832,-118 832,-118 832,-52 832,-52 832,-46 838,-40 844,-40"/>
<text text-anchor="middle" x="925" y="-114.8" font-family="Arial" font-size="14.00" fill="#000000">l1i_cache </text>
<text text-anchor="middle" x="925" y="-99.8" font-family="Arial" font-size="14.00" fill="#000000">: L1ICache</text>
</a>
</g>
</g>
<g id="clust329" class="cluster">
<title>cluster_board_cache_hierarchy_clusters1_l1d_cache</title>
<g id="a_clust329"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=8&#10;clk_domain=board.clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=1&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=16&#10;partitioning_manager=Null&#10;power_model=&#10;power_state=board.cache_hierarchy.clusters1.l1d_cache.power_state&#10;prefetcher=board.cache_hierarchy.clusters1.l1d_cache.prefetcher&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=board.cache_hierarchy.clusters1.l1d_cache.replacement_policy&#10;&#13;esponse_latency=1&#10;sequential_access=false&#10;size=32768&#10;system=board&#10;tag_latency=1&#10;tags=board.cache_hierarchy.clusters1.l1d_cache.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=true">
<path fill="#84827c" stroke="#000000" d="M1038,-40C1038,-40 1200,-40 1200,-40 1206,-40 1212,-46 1212,-52 1212,-52 1212,-118 1212,-118 1212,-124 1206,-130 1200,-130 1200,-130 1038,-130 1038,-130 1032,-130 1026,-124 1026,-118 1026,-118 1026,-52 1026,-52 1026,-46 1032,-40 1038,-40"/>
<text text-anchor="middle" x="1119" y="-114.8" font-family="Arial" font-size="14.00" fill="#000000">l1d_cache </text>
<text text-anchor="middle" x="1119" y="-99.8" font-family="Arial" font-size="14.00" fill="#000000">: L1ICache</text>
</a>
</g>
</g>
<g id="clust339" class="cluster">
<title>cluster_board_cache_hierarchy_clusters1_l2_cache</title>
<g id="a_clust339"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=8&#10;clk_domain=board.clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=10&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=20&#10;partitioning_manager=Null&#10;power_model=&#10;power_state=board.cache_hierarchy.clusters1.l2_cache.power_state&#10;prefetcher=board.cache_hierarchy.clusters1.l2_cache.prefetcher&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=board.cache_hierarchy.clusters1.l2_cache.replacement_policy&#10;&#13;esponse_latency=1&#10;sequential_access=false&#10;size=262144&#10;system=board&#10;tag_latency=10&#10;tags=board.cache_hierarchy.clusters1.l2_cache.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#84827c" stroke="#000000" d="M846,-300C846,-300 1008,-300 1008,-300 1014,-300 1020,-306 1020,-312 1020,-312 1020,-378 1020,-378 1020,-384 1014,-390 1008,-390 1008,-390 846,-390 846,-390 840,-390 834,-384 834,-378 834,-378 834,-312 834,-312 834,-306 840,-300 846,-300"/>
<text text-anchor="middle" x="927" y="-374.8" font-family="Arial" font-size="14.00" fill="#000000">l2_cache </text>
<text text-anchor="middle" x="927" y="-359.8" font-family="Arial" font-size="14.00" fill="#000000">: L2Cache</text>
</a>
</g>
</g>
<g id="clust349" class="cluster">
<title>cluster_board_cache_hierarchy_clusters1_l2_bus</title>
<g id="a_clust349"><a xlink:title="clk_domain=board.clk_domain&#10;eventq_index=0&#10;forward_latency=0&#10;frontend_latency=1&#10;header_latency=1&#10;max_outstanding_snoops=512&#10;max_routing_table_size=512&#10;point_of_coherency=false&#10;point_of_unification=true&#10;power_model=&#10;power_state=board.cache_hierarchy.clusters1.l2_bus.power_state&#10;&#13;esponse_latency=1&#10;snoop_filter=board.cache_hierarchy.clusters1.l2_bus.snoop_filter&#10;snoop_response_latency=1&#10;system=board&#10;use_default_range=false&#10;width=32">
<path fill="#6f798c" stroke="#000000" d="M921,-170C921,-170 1157,-170 1157,-170 1163,-170 1169,-176 1169,-182 1169,-182 1169,-248 1169,-248 1169,-254 1163,-260 1157,-260 1157,-260 921,-260 921,-260 915,-260 909,-254 909,-248 909,-248 909,-182 909,-182 909,-176 915,-170 921,-170"/>
<text text-anchor="middle" x="1039" y="-244.8" font-family="Arial" font-size="14.00" fill="#000000">l2_bus </text>
<text text-anchor="middle" x="1039" y="-229.8" font-family="Arial" font-size="14.00" fill="#000000">: L2XBar</text>
</a>
</g>
</g>
<g id="clust352" class="cluster">
<title>cluster_board_cache_hierarchy_clusters1_iptw_cache</title>
<g id="a_clust352"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=4&#10;clk_domain=board.clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=1&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=20&#10;partitioning_manager=Null&#10;power_model=&#10;power_state=board.cache_hierarchy.clusters1.iptw_cache.power_state&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=board.cache_hierarchy.clusters1.iptw_cache.replacement_policy&#10;&#13;esponse_latency=1&#10;sequential_access=false&#10;size=8192&#10;system=board&#10;tag_latency=1&#10;tags=board.cache_hierarchy.clusters1.iptw_cache.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#84827c" stroke="#000000" d="M1232,-40C1232,-40 1394,-40 1394,-40 1400,-40 1406,-46 1406,-52 1406,-52 1406,-118 1406,-118 1406,-124 1400,-130 1394,-130 1394,-130 1232,-130 1232,-130 1226,-130 1220,-124 1220,-118 1220,-118 1220,-52 1220,-52 1220,-46 1226,-40 1232,-40"/>
<text text-anchor="middle" x="1313" y="-114.8" font-family="Arial" font-size="14.00" fill="#000000">iptw_cache </text>
<text text-anchor="middle" x="1313" y="-99.8" font-family="Arial" font-size="14.00" fill="#000000">: MMUCache</text>
</a>
</g>
</g>
<g id="clust358" class="cluster">
<title>cluster_board_cache_hierarchy_clusters1_dptw_cache</title>
<g id="a_clust358"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=4&#10;clk_domain=board.clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=1&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=20&#10;partitioning_manager=Null&#10;power_model=&#10;power_state=board.cache_hierarchy.clusters1.dptw_cache.power_state&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=board.cache_hierarchy.clusters1.dptw_cache.replacement_policy&#10;&#13;esponse_latency=1&#10;sequential_access=false&#10;size=8192&#10;system=board&#10;tag_latency=1&#10;tags=board.cache_hierarchy.clusters1.dptw_cache.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#84827c" stroke="#000000" d="M1426,-40C1426,-40 1588,-40 1588,-40 1594,-40 1600,-46 1600,-52 1600,-52 1600,-118 1600,-118 1600,-124 1594,-130 1588,-130 1588,-130 1426,-130 1426,-130 1420,-130 1414,-124 1414,-118 1414,-118 1414,-52 1414,-52 1414,-46 1420,-40 1426,-40"/>
<text text-anchor="middle" x="1507" y="-114.8" font-family="Arial" font-size="14.00" fill="#000000">dptw_cache </text>
<text text-anchor="middle" x="1507" y="-99.8" font-family="Arial" font-size="14.00" fill="#000000">: MMUCache</text>
</a>
</g>
</g>
<g id="clust364" class="cluster">
<title>cluster_board_cache_hierarchy_l3_cache</title>
<g id="a_clust364"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=16&#10;clk_domain=board.clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=20&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=20&#10;partitioning_manager=Null&#10;power_model=&#10;power_state=board.cache_hierarchy.l3_cache.power_state&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=board.cache_hierarchy.l3_cache.replacement_policy&#10;&#13;esponse_latency=1&#10;sequential_access=false&#10;size=2097152&#10;system=board&#10;tag_latency=20&#10;tags=board.cache_hierarchy.l3_cache.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#9f9c95" stroke="#000000" d="M623,-574C623,-574 785,-574 785,-574 791,-574 797,-580 797,-586 797,-586 797,-652 797,-652 797,-658 791,-664 785,-664 785,-664 623,-664 623,-664 617,-664 611,-658 611,-652 611,-652 611,-586 611,-586 611,-580 617,-574 623,-574"/>
<text text-anchor="middle" x="704" y="-648.8" font-family="Arial" font-size="14.00" fill="#000000">l3_cache </text>
<text text-anchor="middle" x="704" y="-633.8" font-family="Arial" font-size="14.00" fill="#000000">: L3Cache</text>
</a>
</g>
</g>
<!-- board_system_port -->
<g id="node1" class="node">
<title>board_system_port</title>
<path fill="#b6b8bc" stroke="#000000" d="M103.5,-932C103.5,-932 36.5,-932 36.5,-932 30.5,-932 24.5,-926 24.5,-920 24.5,-920 24.5,-908 24.5,-908 24.5,-902 30.5,-896 36.5,-896 36.5,-896 103.5,-896 103.5,-896 109.5,-896 115.5,-902 115.5,-908 115.5,-908 115.5,-920 115.5,-920 115.5,-926 109.5,-932 103.5,-932"/>
<text text-anchor="middle" x="70" y="-910.3" font-family="Arial" font-size="14.00" fill="#000000">system_port</text>
</g>
<!-- board_cache_hierarchy_membus_cpu_side_ports -->
<g id="node17" class="node">
<title>board_cache_hierarchy_membus_cpu_side_ports</title>
<path fill="#586070" stroke="#000000" d="M583,-748C583,-748 499,-748 499,-748 493,-748 487,-742 487,-736 487,-736 487,-724 487,-724 487,-718 493,-712 499,-712 499,-712 583,-712 583,-712 589,-712 595,-718 595,-724 595,-724 595,-736 595,-736 595,-742 589,-748 583,-748"/>
<text text-anchor="middle" x="541" y="-726.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side_ports</text>
</g>
<!-- board_system_port&#45;&gt;board_cache_hierarchy_membus_cpu_side_ports -->
<g id="edge1" class="edge">
<title>board_system_port&#45;&gt;board_cache_hierarchy_membus_cpu_side_ports</title>
<path fill="none" stroke="black" d="M90.11,-895.98C110.15,-880.18 142.54,-857.7 175,-848 207.27,-838.36 449.05,-857.22 478,-840 508.02,-822.15 525.11,-784.11 533.71,-758.05"/>
<polygon fill="black" stroke="black" points="537.09,-758.97 536.7,-748.38 530.41,-756.9 537.09,-758.97"/>
</g>
<!-- board_processor_cores0_core_icache_port -->
<g id="node2" class="node">
<title>board_processor_cores0_core_icache_port</title>
<path fill="#959ead" stroke="#000000" d="M681,-932C681,-932 619,-932 619,-932 613,-932 607,-926 607,-920 607,-920 607,-908 607,-908 607,-902 613,-896 619,-896 619,-896 681,-896 681,-896 687,-896 693,-902 693,-908 693,-908 693,-920 693,-920 693,-926 687,-932 681,-932"/>
<text text-anchor="middle" x="650" y="-910.3" font-family="Arial" font-size="14.00" fill="#000000">icache_port</text>
</g>
<!-- board_cache_hierarchy_clusters0_l1i_cache_cpu_side -->
<g id="node23" class="node">
<title>board_cache_hierarchy_clusters0_l1i_cache_cpu_side</title>
<path fill="#6a6863" stroke="#000000" d="M205.5,-84C205.5,-84 158.5,-84 158.5,-84 152.5,-84 146.5,-78 146.5,-72 146.5,-72 146.5,-60 146.5,-60 146.5,-54 152.5,-48 158.5,-48 158.5,-48 205.5,-48 205.5,-48 211.5,-48 217.5,-54 217.5,-60 217.5,-60 217.5,-72 217.5,-72 217.5,-78 211.5,-84 205.5,-84"/>
<text text-anchor="middle" x="182" y="-62.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- board_processor_cores0_core_icache_port&#45;&gt;board_cache_hierarchy_clusters0_l1i_cache_cpu_side -->
<g id="edge2" class="edge">
<title>board_processor_cores0_core_icache_port&#45;&gt;board_cache_hierarchy_clusters0_l1i_cache_cpu_side</title>
<path fill="none" stroke="black" d="M659.76,-895.79C669.03,-880.97 684.31,-860.12 703,-848 1056.05,-619.04 1617,-1021.79 1617,-601 1617,-601 1617,-601 1617,-325 1617,-115.99 1378.29,-209.3 1173,-170 1070,-150.28 322.97,-178.53 230,-130 214.65,-121.99 202.78,-106.61 194.69,-93.06"/>
<polygon fill="black" stroke="black" points="197.62,-91.11 189.7,-84.08 191.5,-94.52 197.62,-91.11"/>
</g>
<!-- board_processor_cores0_core_dcache_port -->
<g id="node3" class="node">
<title>board_processor_cores0_core_dcache_port</title>
<path fill="#959ead" stroke="#000000" d="M790.5,-932C790.5,-932 723.5,-932 723.5,-932 717.5,-932 711.5,-926 711.5,-920 711.5,-920 711.5,-908 711.5,-908 711.5,-902 717.5,-896 723.5,-896 723.5,-896 790.5,-896 790.5,-896 796.5,-896 802.5,-902 802.5,-908 802.5,-908 802.5,-920 802.5,-920 802.5,-926 796.5,-932 790.5,-932"/>
<text text-anchor="middle" x="757" y="-910.3" font-family="Arial" font-size="14.00" fill="#000000">dcache_port</text>
</g>
<!-- board_cache_hierarchy_clusters0_l1d_cache_cpu_side -->
<g id="node25" class="node">
<title>board_cache_hierarchy_clusters0_l1d_cache_cpu_side</title>
<path fill="#6a6863" stroke="#000000" d="M399.5,-84C399.5,-84 352.5,-84 352.5,-84 346.5,-84 340.5,-78 340.5,-72 340.5,-72 340.5,-60 340.5,-60 340.5,-54 346.5,-48 352.5,-48 352.5,-48 399.5,-48 399.5,-48 405.5,-48 411.5,-54 411.5,-60 411.5,-60 411.5,-72 411.5,-72 411.5,-78 405.5,-84 399.5,-84"/>
<text text-anchor="middle" x="376" y="-62.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- board_processor_cores0_core_dcache_port&#45;&gt;board_cache_hierarchy_clusters0_l1d_cache_cpu_side -->
<g id="edge3" class="edge">
<title>board_processor_cores0_core_dcache_port&#45;&gt;board_cache_hierarchy_clusters0_l1d_cache_cpu_side</title>
<path fill="none" stroke="black" d="M768.52,-895.7C780.14,-879.94 799.68,-857.69 823,-848 843.5,-839.48 1605.9,-855.28 1622,-840 1641.3,-821.69 1637,-627.61 1637,-601 1637,-601 1637,-601 1637,-325 1637,-290.39 1647.23,-193.69 1622,-170 1524.9,-78.84 542.35,-191.09 424,-130 408.61,-122.06 396.75,-106.68 388.66,-93.11"/>
<polygon fill="black" stroke="black" points="391.59,-91.16 383.68,-84.12 385.47,-94.56 391.59,-91.16"/>
</g>
<!-- board_processor_cores0_core_mmu_itb_walker_port -->
<g id="node4" class="node">
<title>board_processor_cores0_core_mmu_itb_walker_port</title>
<path fill="#6a6863" stroke="#000000" d="M958,-932C958,-932 928,-932 928,-932 922,-932 916,-926 916,-920 916,-920 916,-908 916,-908 916,-902 922,-896 928,-896 928,-896 958,-896 958,-896 964,-896 970,-902 970,-908 970,-908 970,-920 970,-920 970,-926 964,-932 958,-932"/>
<text text-anchor="middle" x="943" y="-910.3" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- board_cache_hierarchy_clusters0_iptw_cache_cpu_side -->
<g id="node31" class="node">
<title>board_cache_hierarchy_clusters0_iptw_cache_cpu_side</title>
<path fill="#6a6863" stroke="#000000" d="M593.5,-84C593.5,-84 546.5,-84 546.5,-84 540.5,-84 534.5,-78 534.5,-72 534.5,-72 534.5,-60 534.5,-60 534.5,-54 540.5,-48 546.5,-48 546.5,-48 593.5,-48 593.5,-48 599.5,-48 605.5,-54 605.5,-60 605.5,-60 605.5,-72 605.5,-72 605.5,-78 599.5,-84 593.5,-84"/>
<text text-anchor="middle" x="570" y="-62.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- board_processor_cores0_core_mmu_itb_walker_port&#45;&gt;board_cache_hierarchy_clusters0_iptw_cache_cpu_side -->
<g id="edge4" class="edge">
<title>board_processor_cores0_core_mmu_itb_walker_port&#45;&gt;board_cache_hierarchy_clusters0_iptw_cache_cpu_side</title>
<path fill="none" stroke="black" d="M951.9,-895.8C961.08,-880.1 977.01,-857.9 998,-848 1014.18,-840.37 1629.04,-852.33 1642,-840 1661.28,-821.66 1657,-627.61 1657,-601 1657,-601 1657,-601 1657,-325 1657,-290.39 1667.16,-193.76 1642,-170 1559.21,-91.83 719.03,-182.52 618,-130 602.64,-122.01 590.77,-106.64 582.68,-93.08"/>
<polygon fill="black" stroke="black" points="585.61,-91.13 577.69,-84.09 579.49,-94.53 585.61,-91.13"/>
</g>
<!-- board_processor_cores0_core_mmu_dtb_walker_port -->
<g id="node5" class="node">
<title>board_processor_cores0_core_mmu_dtb_walker_port</title>
<path fill="#6a6863" stroke="#000000" d="M1133,-932C1133,-932 1103,-932 1103,-932 1097,-932 1091,-926 1091,-920 1091,-920 1091,-908 1091,-908 1091,-902 1097,-896 1103,-896 1103,-896 1133,-896 1133,-896 1139,-896 1145,-902 1145,-908 1145,-908 1145,-920 1145,-920 1145,-926 1139,-932 1133,-932"/>
<text text-anchor="middle" x="1118" y="-910.3" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- board_cache_hierarchy_clusters0_dptw_cache_cpu_side -->
<g id="node33" class="node">
<title>board_cache_hierarchy_clusters0_dptw_cache_cpu_side</title>
<path fill="#6a6863" stroke="#000000" d="M787.5,-84C787.5,-84 740.5,-84 740.5,-84 734.5,-84 728.5,-78 728.5,-72 728.5,-72 728.5,-60 728.5,-60 728.5,-54 734.5,-48 740.5,-48 740.5,-48 787.5,-48 787.5,-48 793.5,-48 799.5,-54 799.5,-60 799.5,-60 799.5,-72 799.5,-72 799.5,-78 793.5,-84 787.5,-84"/>
<text text-anchor="middle" x="764" y="-62.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- board_processor_cores0_core_mmu_dtb_walker_port&#45;&gt;board_cache_hierarchy_clusters0_dptw_cache_cpu_side -->
<g id="edge5" class="edge">
<title>board_processor_cores0_core_mmu_dtb_walker_port&#45;&gt;board_cache_hierarchy_clusters0_dptw_cache_cpu_side</title>
<path fill="none" stroke="black" d="M1134.1,-895.96C1150.28,-880.14 1176.81,-857.64 1205,-848 1217.01,-843.89 1652.82,-848.77 1662,-840 1700.47,-803.23 1677,-654.22 1677,-601 1677,-601 1677,-601 1677,-325 1677,-255.79 1712.11,-217.74 1662,-170 1594.83,-106.01 912.98,-167.21 828,-130 809.67,-121.97 793.63,-106.16 782.19,-92.38"/>
<polygon fill="black" stroke="black" points="784.64,-89.83 775.69,-84.15 779.15,-94.17 784.64,-89.83"/>
</g>
<!-- board_processor_cores0_core_interrupts_int_requestor -->
<g id="node6" class="node">
<title>board_processor_cores0_core_interrupts_int_requestor</title>
<path fill="#94918b" stroke="#000000" d="M576.5,-932C576.5,-932 505.5,-932 505.5,-932 499.5,-932 493.5,-926 493.5,-920 493.5,-920 493.5,-908 493.5,-908 493.5,-902 499.5,-896 505.5,-896 505.5,-896 576.5,-896 576.5,-896 582.5,-896 588.5,-902 588.5,-908 588.5,-908 588.5,-920 588.5,-920 588.5,-926 582.5,-932 576.5,-932"/>
<text text-anchor="middle" x="541" y="-910.3" font-family="Arial" font-size="14.00" fill="#000000">int_requestor</text>
</g>
<!-- board_processor_cores0_core_interrupts_int_requestor&#45;&gt;board_cache_hierarchy_membus_cpu_side_ports -->
<g id="edge6" class="edge">
<title>board_processor_cores0_core_interrupts_int_requestor&#45;&gt;board_cache_hierarchy_membus_cpu_side_ports</title>
<path fill="none" stroke="black" d="M541,-895.88C541,-864.31 541,-796.67 541,-758.57"/>
<polygon fill="black" stroke="black" points="544.5,-758.21 541,-748.21 537.5,-758.21 544.5,-758.21"/>
</g>
<!-- board_processor_cores0_core_interrupts_int_responder -->
<g id="node7" class="node">
<title>board_processor_cores0_core_interrupts_int_responder</title>
<path fill="#94918b" stroke="#000000" d="M463.5,-932C463.5,-932 388.5,-932 388.5,-932 382.5,-932 376.5,-926 376.5,-920 376.5,-920 376.5,-908 376.5,-908 376.5,-902 382.5,-896 388.5,-896 388.5,-896 463.5,-896 463.5,-896 469.5,-896 475.5,-902 475.5,-908 475.5,-908 475.5,-920 475.5,-920 475.5,-926 469.5,-932 463.5,-932"/>
<text text-anchor="middle" x="426" y="-910.3" font-family="Arial" font-size="14.00" fill="#000000">int_responder</text>
</g>
<!-- board_cache_hierarchy_membus_mem_side_ports -->
<g id="node18" class="node">
<title>board_cache_hierarchy_membus_mem_side_ports</title>
<path fill="#586070" stroke="#000000" d="M457,-748C457,-748 363,-748 363,-748 357,-748 351,-742 351,-736 351,-736 351,-724 351,-724 351,-718 357,-712 363,-712 363,-712 457,-712 457,-712 463,-712 469,-718 469,-724 469,-724 469,-736 469,-736 469,-742 463,-748 457,-748"/>
<text text-anchor="middle" x="410" y="-726.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side_ports</text>
</g>
<!-- board_processor_cores0_core_interrupts_int_responder&#45;&gt;board_cache_hierarchy_membus_mem_side_ports -->
<g id="edge7" class="edge">
<title>board_processor_cores0_core_interrupts_int_responder&#45;&gt;board_cache_hierarchy_membus_mem_side_ports</title>
<path fill="none" stroke="black" d="M423.59,-885.54C420.24,-847.49 414.29,-779.85 411.51,-748.21"/>
<polygon fill="black" stroke="black" points="420.13,-886.22 424.49,-895.88 427.11,-885.61 420.13,-886.22"/>
</g>
<!-- board_processor_cores0_core_interrupts_pio -->
<g id="node8" class="node">
<title>board_processor_cores0_core_interrupts_pio</title>
<path fill="#94918b" stroke="#000000" d="M346,-932C346,-932 316,-932 316,-932 310,-932 304,-926 304,-920 304,-920 304,-908 304,-908 304,-902 310,-896 316,-896 316,-896 346,-896 346,-896 352,-896 358,-902 358,-908 358,-908 358,-920 358,-920 358,-926 352,-932 346,-932"/>
<text text-anchor="middle" x="331" y="-910.3" font-family="Arial" font-size="14.00" fill="#000000">pio</text>
</g>
<!-- board_processor_cores0_core_interrupts_pio&#45;&gt;board_cache_hierarchy_membus_mem_side_ports -->
<g id="edge8" class="edge">
<title>board_processor_cores0_core_interrupts_pio&#45;&gt;board_cache_hierarchy_membus_mem_side_ports</title>
<path fill="none" stroke="black" d="M342.5,-886.51C358.93,-848.65 388.68,-780.12 402.53,-748.21"/>
<polygon fill="black" stroke="black" points="339.2,-885.31 338.43,-895.88 345.62,-888.1 339.2,-885.31"/>
</g>
<!-- board_processor_cores1_core_icache_port -->
<g id="node9" class="node">
<title>board_processor_cores1_core_icache_port</title>
<path fill="#959ead" stroke="#000000" d="M1594,-932C1594,-932 1532,-932 1532,-932 1526,-932 1520,-926 1520,-920 1520,-920 1520,-908 1520,-908 1520,-902 1526,-896 1532,-896 1532,-896 1594,-896 1594,-896 1600,-896 1606,-902 1606,-908 1606,-908 1606,-920 1606,-920 1606,-926 1600,-932 1594,-932"/>
<text text-anchor="middle" x="1563" y="-910.3" font-family="Arial" font-size="14.00" fill="#000000">icache_port</text>
</g>
<!-- board_cache_hierarchy_clusters1_l1i_cache_cpu_side -->
<g id="node35" class="node">
<title>board_cache_hierarchy_clusters1_l1i_cache_cpu_side</title>
<path fill="#6a6863" stroke="#000000" d="M997.5,-84C997.5,-84 950.5,-84 950.5,-84 944.5,-84 938.5,-78 938.5,-72 938.5,-72 938.5,-60 938.5,-60 938.5,-54 944.5,-48 950.5,-48 950.5,-48 997.5,-48 997.5,-48 1003.5,-48 1009.5,-54 1009.5,-60 1009.5,-60 1009.5,-72 1009.5,-72 1009.5,-78 1003.5,-84 997.5,-84"/>
<text text-anchor="middle" x="974" y="-62.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- board_processor_cores1_core_icache_port&#45;&gt;board_cache_hierarchy_clusters1_l1i_cache_cpu_side -->
<g id="edge9" class="edge">
<title>board_processor_cores1_core_icache_port&#45;&gt;board_cache_hierarchy_clusters1_l1i_cache_cpu_side</title>
<path fill="none" stroke="black" d="M1572.03,-895.75C1581.01,-880.48 1596.28,-858.97 1616,-848 1628.14,-841.25 1668.42,-850.06 1678,-840 1714.74,-801.41 1697,-654.28 1697,-601 1697,-601 1697,-601 1697,-325 1697,-290.35 1705.09,-193.9 1680,-170 1626.97,-119.48 1086.62,-164.49 1022,-130 1006.82,-121.9 995.01,-106.67 986.91,-93.21"/>
<polygon fill="black" stroke="black" points="989.84,-91.29 981.89,-84.29 983.74,-94.72 989.84,-91.29"/>
</g>
<!-- board_processor_cores1_core_dcache_port -->
<g id="node10" class="node">
<title>board_processor_cores1_core_dcache_port</title>
<path fill="#959ead" stroke="#000000" d="M1703.5,-932C1703.5,-932 1636.5,-932 1636.5,-932 1630.5,-932 1624.5,-926 1624.5,-920 1624.5,-920 1624.5,-908 1624.5,-908 1624.5,-902 1630.5,-896 1636.5,-896 1636.5,-896 1703.5,-896 1703.5,-896 1709.5,-896 1715.5,-902 1715.5,-908 1715.5,-908 1715.5,-920 1715.5,-920 1715.5,-926 1709.5,-932 1703.5,-932"/>
<text text-anchor="middle" x="1670" y="-910.3" font-family="Arial" font-size="14.00" fill="#000000">dcache_port</text>
</g>
<!-- board_cache_hierarchy_clusters1_l1d_cache_cpu_side -->
<g id="node37" class="node">
<title>board_cache_hierarchy_clusters1_l1d_cache_cpu_side</title>
<path fill="#6a6863" stroke="#000000" d="M1191.5,-84C1191.5,-84 1144.5,-84 1144.5,-84 1138.5,-84 1132.5,-78 1132.5,-72 1132.5,-72 1132.5,-60 1132.5,-60 1132.5,-54 1138.5,-48 1144.5,-48 1144.5,-48 1191.5,-48 1191.5,-48 1197.5,-48 1203.5,-54 1203.5,-60 1203.5,-60 1203.5,-72 1203.5,-72 1203.5,-78 1197.5,-84 1191.5,-84"/>
<text text-anchor="middle" x="1168" y="-62.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- board_processor_cores1_core_dcache_port&#45;&gt;board_cache_hierarchy_clusters1_l1d_cache_cpu_side -->
<g id="edge10" class="edge">
<title>board_processor_cores1_core_dcache_port&#45;&gt;board_cache_hierarchy_clusters1_l1d_cache_cpu_side</title>
<path fill="none" stroke="black" d="M1679.55,-895.9C1687.1,-881.48 1697.14,-860.04 1702,-840 1727.08,-736.57 1717,-707.43 1717,-601 1717,-601 1717,-601 1717,-325 1717,-290.39 1726.64,-194.29 1702,-170 1624.83,-93.93 1311.05,-182.04 1216,-130 1200.91,-121.74 1189.1,-106.5 1180.98,-93.08"/>
<polygon fill="black" stroke="black" points="1183.91,-91.17 1175.94,-84.19 1177.82,-94.62 1183.91,-91.17"/>
</g>
<!-- board_processor_cores1_core_mmu_itb_walker_port -->
<g id="node11" class="node">
<title>board_processor_cores1_core_mmu_itb_walker_port</title>
<path fill="#6a6863" stroke="#000000" d="M1790,-932C1790,-932 1760,-932 1760,-932 1754,-932 1748,-926 1748,-920 1748,-920 1748,-908 1748,-908 1748,-902 1754,-896 1760,-896 1760,-896 1790,-896 1790,-896 1796,-896 1802,-902 1802,-908 1802,-908 1802,-920 1802,-920 1802,-926 1796,-932 1790,-932"/>
<text text-anchor="middle" x="1775" y="-910.3" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- board_cache_hierarchy_clusters1_iptw_cache_cpu_side -->
<g id="node43" class="node">
<title>board_cache_hierarchy_clusters1_iptw_cache_cpu_side</title>
<path fill="#6a6863" stroke="#000000" d="M1385.5,-84C1385.5,-84 1338.5,-84 1338.5,-84 1332.5,-84 1326.5,-78 1326.5,-72 1326.5,-72 1326.5,-60 1326.5,-60 1326.5,-54 1332.5,-48 1338.5,-48 1338.5,-48 1385.5,-48 1385.5,-48 1391.5,-48 1397.5,-54 1397.5,-60 1397.5,-60 1397.5,-72 1397.5,-72 1397.5,-78 1391.5,-84 1385.5,-84"/>
<text text-anchor="middle" x="1362" y="-62.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- board_processor_cores1_core_mmu_itb_walker_port&#45;&gt;board_cache_hierarchy_clusters1_iptw_cache_cpu_side -->
<g id="edge11" class="edge">
<title>board_processor_cores1_core_mmu_itb_walker_port&#45;&gt;board_cache_hierarchy_clusters1_iptw_cache_cpu_side</title>
<path fill="none" stroke="black" d="M1773.21,-895.77C1768.48,-848.65 1756,-713.6 1756,-601 1756,-601 1756,-601 1756,-325 1756,-254.47 1774.03,-217.62 1722,-170 1618.87,-75.61 1531.07,-199.9 1410,-130 1395.2,-121.45 1383.45,-106.35 1375.29,-93.08"/>
<polygon fill="black" stroke="black" points="1378.24,-91.19 1370.21,-84.28 1372.18,-94.69 1378.24,-91.19"/>
</g>
<!-- board_processor_cores1_core_mmu_dtb_walker_port -->
<g id="node12" class="node">
<title>board_processor_cores1_core_mmu_dtb_walker_port</title>
<path fill="#6a6863" stroke="#000000" d="M1965,-932C1965,-932 1935,-932 1935,-932 1929,-932 1923,-926 1923,-920 1923,-920 1923,-908 1923,-908 1923,-902 1929,-896 1935,-896 1935,-896 1965,-896 1965,-896 1971,-896 1977,-902 1977,-908 1977,-908 1977,-920 1977,-920 1977,-926 1971,-932 1965,-932"/>
<text text-anchor="middle" x="1950" y="-910.3" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- board_cache_hierarchy_clusters1_dptw_cache_cpu_side -->
<g id="node45" class="node">
<title>board_cache_hierarchy_clusters1_dptw_cache_cpu_side</title>
<path fill="#6a6863" stroke="#000000" d="M1579.5,-84C1579.5,-84 1532.5,-84 1532.5,-84 1526.5,-84 1520.5,-78 1520.5,-72 1520.5,-72 1520.5,-60 1520.5,-60 1520.5,-54 1526.5,-48 1532.5,-48 1532.5,-48 1579.5,-48 1579.5,-48 1585.5,-48 1591.5,-54 1591.5,-60 1591.5,-60 1591.5,-72 1591.5,-72 1591.5,-78 1585.5,-84 1579.5,-84"/>
<text text-anchor="middle" x="1556" y="-62.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- board_processor_cores1_core_mmu_dtb_walker_port&#45;&gt;board_cache_hierarchy_clusters1_dptw_cache_cpu_side -->
<g id="edge12" class="edge">
<title>board_processor_cores1_core_mmu_dtb_walker_port&#45;&gt;board_cache_hierarchy_clusters1_dptw_cache_cpu_side</title>
<path fill="none" stroke="black" d="M1941.66,-895.88C1919.88,-849.55 1863,-717.4 1863,-601 1863,-601 1863,-601 1863,-325 1863,-189.89 1686.58,-111.36 1601.21,-81.27"/>
<polygon fill="black" stroke="black" points="1602.11,-77.88 1591.52,-77.92 1599.83,-84.5 1602.11,-77.88"/>
</g>
<!-- board_processor_cores1_core_interrupts_int_requestor -->
<g id="node13" class="node">
<title>board_processor_cores1_core_interrupts_int_requestor</title>
<path fill="#94918b" stroke="#000000" d="M1489.5,-932C1489.5,-932 1418.5,-932 1418.5,-932 1412.5,-932 1406.5,-926 1406.5,-920 1406.5,-920 1406.5,-908 1406.5,-908 1406.5,-902 1412.5,-896 1418.5,-896 1418.5,-896 1489.5,-896 1489.5,-896 1495.5,-896 1501.5,-902 1501.5,-908 1501.5,-908 1501.5,-920 1501.5,-920 1501.5,-926 1495.5,-932 1489.5,-932"/>
<text text-anchor="middle" x="1454" y="-910.3" font-family="Arial" font-size="14.00" fill="#000000">int_requestor</text>
</g>
<!-- board_processor_cores1_core_interrupts_int_requestor&#45;&gt;board_cache_hierarchy_membus_cpu_side_ports -->
<g id="edge13" class="edge">
<title>board_processor_cores1_core_interrupts_int_requestor&#45;&gt;board_cache_hierarchy_membus_cpu_side_ports</title>
<path fill="none" stroke="black" d="M1444.2,-895.78C1434.54,-880.53 1418.29,-859.02 1398,-848 1260.7,-773.41 780.3,-742.77 605.35,-733.92"/>
<polygon fill="black" stroke="black" points="605.43,-730.42 595.26,-733.42 605.08,-737.41 605.43,-730.42"/>
</g>
<!-- board_processor_cores1_core_interrupts_int_responder -->
<g id="node14" class="node">
<title>board_processor_cores1_core_interrupts_int_responder</title>
<path fill="#94918b" stroke="#000000" d="M1376.5,-932C1376.5,-932 1301.5,-932 1301.5,-932 1295.5,-932 1289.5,-926 1289.5,-920 1289.5,-920 1289.5,-908 1289.5,-908 1289.5,-902 1295.5,-896 1301.5,-896 1301.5,-896 1376.5,-896 1376.5,-896 1382.5,-896 1388.5,-902 1388.5,-908 1388.5,-908 1388.5,-920 1388.5,-920 1388.5,-926 1382.5,-932 1376.5,-932"/>
<text text-anchor="middle" x="1339" y="-910.3" font-family="Arial" font-size="14.00" fill="#000000">int_responder</text>
</g>
<!-- board_processor_cores1_core_interrupts_int_responder&#45;&gt;board_cache_hierarchy_membus_mem_side_ports -->
<g id="edge14" class="edge">
<title>board_processor_cores1_core_interrupts_int_responder&#45;&gt;board_cache_hierarchy_membus_mem_side_ports</title>
<path fill="none" stroke="black" d="M1323.33,-887.16C1313.01,-872.75 1298.08,-856.11 1280,-848 1239.35,-829.76 516.85,-861.81 478,-840 442.6,-820.13 423.17,-773.42 414.89,-748.08"/>
<polygon fill="black" stroke="black" points="1320.64,-889.43 1329.15,-895.75 1326.44,-885.51 1320.64,-889.43"/>
</g>
<!-- board_processor_cores1_core_interrupts_pio -->
<g id="node15" class="node">
<title>board_processor_cores1_core_interrupts_pio</title>
<path fill="#94918b" stroke="#000000" d="M1259,-932C1259,-932 1229,-932 1229,-932 1223,-932 1217,-926 1217,-920 1217,-920 1217,-908 1217,-908 1217,-902 1223,-896 1229,-896 1229,-896 1259,-896 1259,-896 1265,-896 1271,-902 1271,-908 1271,-908 1271,-920 1271,-920 1271,-926 1265,-932 1259,-932"/>
<text text-anchor="middle" x="1244" y="-910.3" font-family="Arial" font-size="14.00" fill="#000000">pio</text>
</g>
<!-- board_processor_cores1_core_interrupts_pio&#45;&gt;board_cache_hierarchy_membus_mem_side_ports -->
<g id="edge15" class="edge">
<title>board_processor_cores1_core_interrupts_pio&#45;&gt;board_cache_hierarchy_membus_mem_side_ports</title>
<path fill="none" stroke="black" d="M1220.5,-888.9C1204.25,-874 1181.25,-856.22 1157,-848 1121.27,-835.89 510.88,-858.5 478,-840 442.62,-820.1 423.18,-773.4 414.89,-748.07"/>
<polygon fill="black" stroke="black" points="1218.25,-891.58 1227.92,-895.92 1223.06,-886.5 1218.25,-891.58"/>
</g>
<!-- board_memory_mem_ctrl_port -->
<g id="node16" class="node">
<title>board_memory_mem_ctrl_port</title>
<path fill="#7f7c77" stroke="#000000" d="M236,-932C236,-932 206,-932 206,-932 200,-932 194,-926 194,-920 194,-920 194,-908 194,-908 194,-902 200,-896 206,-896 206,-896 236,-896 236,-896 242,-896 248,-902 248,-908 248,-908 248,-920 248,-920 248,-926 242,-932 236,-932"/>
<text text-anchor="middle" x="221" y="-910.3" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- board_memory_mem_ctrl_port&#45;&gt;board_cache_hierarchy_membus_mem_side_ports -->
<g id="edge16" class="edge">
<title>board_memory_mem_ctrl_port&#45;&gt;board_cache_hierarchy_membus_mem_side_ports</title>
<path fill="none" stroke="black" d="M241.22,-888.38C254.22,-874.26 272.32,-857.51 292,-848 312.26,-838.21 323.25,-852.44 342,-840 375.45,-817.8 395.48,-772.93 404.42,-748.25"/>
<polygon fill="black" stroke="black" points="238.57,-886.09 234.54,-895.89 243.8,-890.74 238.57,-886.09"/>
</g>
<!-- board_cache_hierarchy_l3_cache_mem_side -->
<g id="node48" class="node">
<title>board_cache_hierarchy_l3_cache_mem_side</title>
<path fill="#7f7c77" stroke="#000000" d="M687,-618C687,-618 631,-618 631,-618 625,-618 619,-612 619,-606 619,-606 619,-594 619,-594 619,-588 625,-582 631,-582 631,-582 687,-582 687,-582 693,-582 699,-588 699,-594 699,-594 699,-606 699,-606 699,-612 693,-618 687,-618"/>
<text text-anchor="middle" x="659" y="-596.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- board_cache_hierarchy_membus_cpu_side_ports&#45;&gt;board_cache_hierarchy_l3_cache_mem_side -->
<g id="edge17" class="edge">
<title>board_cache_hierarchy_membus_cpu_side_ports&#45;&gt;board_cache_hierarchy_l3_cache_mem_side</title>
<path fill="none" stroke="black" d="M563.7,-704.37C586.95,-679.16 622.49,-640.6 642.96,-618.4"/>
<polygon fill="black" stroke="black" points="561.12,-702.01 556.91,-711.74 566.27,-706.76 561.12,-702.01"/>
</g>
<!-- board_cache_hierarchy_membus_default -->
<g id="node19" class="node">
<title>board_cache_hierarchy_membus_default</title>
<path fill="#586070" stroke="#000000" d="M320.5,-748C320.5,-748 287.5,-748 287.5,-748 281.5,-748 275.5,-742 275.5,-736 275.5,-736 275.5,-724 275.5,-724 275.5,-718 281.5,-712 287.5,-712 287.5,-712 320.5,-712 320.5,-712 326.5,-712 332.5,-718 332.5,-724 332.5,-724 332.5,-736 332.5,-736 332.5,-742 326.5,-748 320.5,-748"/>
<text text-anchor="middle" x="304" y="-726.3" font-family="Arial" font-size="14.00" fill="#000000">default</text>
</g>
<!-- board_cache_hierarchy_membus_badaddr_responder_pio -->
<g id="node20" class="node">
<title>board_cache_hierarchy_membus_badaddr_responder_pio</title>
<path fill="#9f8575" stroke="#000000" d="M325,-618C325,-618 295,-618 295,-618 289,-618 283,-612 283,-606 283,-606 283,-594 283,-594 283,-588 289,-582 295,-582 295,-582 325,-582 325,-582 331,-582 337,-588 337,-594 337,-594 337,-606 337,-606 337,-612 331,-618 325,-618"/>
<text text-anchor="middle" x="310" y="-596.3" font-family="Arial" font-size="14.00" fill="#000000">pio</text>
</g>
<!-- board_cache_hierarchy_membus_default&#45;&gt;board_cache_hierarchy_membus_badaddr_responder_pio -->
<g id="edge18" class="edge">
<title>board_cache_hierarchy_membus_default&#45;&gt;board_cache_hierarchy_membus_badaddr_responder_pio</title>
<path fill="none" stroke="black" d="M304.81,-711.74C305.81,-690.36 307.53,-653.69 308.71,-628.44"/>
<polygon fill="black" stroke="black" points="312.21,-628.55 309.18,-618.4 305.22,-628.22 312.21,-628.55"/>
</g>
<!-- board_cache_hierarchy_l3_bus_cpu_side_ports -->
<g id="node21" class="node">
<title>board_cache_hierarchy_l3_bus_cpu_side_ports</title>
<path fill="#586070" stroke="#000000" d="M924,-488C924,-488 840,-488 840,-488 834,-488 828,-482 828,-476 828,-476 828,-464 828,-464 828,-458 834,-452 840,-452 840,-452 924,-452 924,-452 930,-452 936,-458 936,-464 936,-464 936,-476 936,-476 936,-482 930,-488 924,-488"/>
<text text-anchor="middle" x="882" y="-466.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side_ports</text>
</g>
<!-- board_cache_hierarchy_clusters0_l2_cache_mem_side -->
<g id="node28" class="node">
<title>board_cache_hierarchy_clusters0_l2_cache_mem_side</title>
<path fill="#6a6863" stroke="#000000" d="M488,-344C488,-344 432,-344 432,-344 426,-344 420,-338 420,-332 420,-332 420,-320 420,-320 420,-314 426,-308 432,-308 432,-308 488,-308 488,-308 494,-308 500,-314 500,-320 500,-320 500,-332 500,-332 500,-338 494,-344 488,-344"/>
<text text-anchor="middle" x="460" y="-322.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- board_cache_hierarchy_l3_bus_cpu_side_ports&#45;&gt;board_cache_hierarchy_clusters0_l2_cache_mem_side -->
<g id="edge19" class="edge">
<title>board_cache_hierarchy_l3_bus_cpu_side_ports&#45;&gt;board_cache_hierarchy_clusters0_l2_cache_mem_side</title>
<path fill="none" stroke="black" d="M835.6,-448.49C830.09,-446.69 824.48,-445.12 819,-444 802.18,-440.56 524.33,-445.46 510,-436 478.55,-415.24 466.58,-369.35 462.26,-344.24"/>
<polygon fill="black" stroke="black" points="834.76,-451.91 845.36,-451.96 837.11,-445.31 834.76,-451.91"/>
</g>
<!-- board_cache_hierarchy_clusters1_l2_cache_mem_side -->
<g id="node40" class="node">
<title>board_cache_hierarchy_clusters1_l2_cache_mem_side</title>
<path fill="#6a6863" stroke="#000000" d="M910,-344C910,-344 854,-344 854,-344 848,-344 842,-338 842,-332 842,-332 842,-320 842,-320 842,-314 848,-308 854,-308 854,-308 910,-308 910,-308 916,-308 922,-314 922,-320 922,-320 922,-332 922,-332 922,-338 916,-344 910,-344"/>
<text text-anchor="middle" x="882" y="-322.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- board_cache_hierarchy_l3_bus_cpu_side_ports&#45;&gt;board_cache_hierarchy_clusters1_l2_cache_mem_side -->
<g id="edge20" class="edge">
<title>board_cache_hierarchy_l3_bus_cpu_side_ports&#45;&gt;board_cache_hierarchy_clusters1_l2_cache_mem_side</title>
<path fill="none" stroke="black" d="M882,-441.68C882,-412.89 882,-368.42 882,-344.19"/>
<polygon fill="black" stroke="black" points="878.5,-441.87 882,-451.87 885.5,-441.87 878.5,-441.87"/>
</g>
<!-- board_cache_hierarchy_l3_bus_mem_side_ports -->
<g id="node22" class="node">
<title>board_cache_hierarchy_l3_bus_mem_side_ports</title>
<path fill="#586070" stroke="#000000" d="M798,-488C798,-488 704,-488 704,-488 698,-488 692,-482 692,-476 692,-476 692,-464 692,-464 692,-458 698,-452 704,-452 704,-452 798,-452 798,-452 804,-452 810,-458 810,-464 810,-464 810,-476 810,-476 810,-482 804,-488 798,-488"/>
<text text-anchor="middle" x="751" y="-466.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side_ports</text>
</g>
<!-- board_cache_hierarchy_clusters0_l1i_cache_mem_side -->
<g id="node24" class="node">
<title>board_cache_hierarchy_clusters0_l1i_cache_mem_side</title>
<path fill="#6a6863" stroke="#000000" d="M116,-84C116,-84 60,-84 60,-84 54,-84 48,-78 48,-72 48,-72 48,-60 48,-60 48,-54 54,-48 60,-48 60,-48 116,-48 116,-48 122,-48 128,-54 128,-60 128,-60 128,-72 128,-72 128,-78 122,-84 116,-84"/>
<text text-anchor="middle" x="88" y="-62.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- board_cache_hierarchy_clusters0_l1d_cache_mem_side -->
<g id="node26" class="node">
<title>board_cache_hierarchy_clusters0_l1d_cache_mem_side</title>
<path fill="#6a6863" stroke="#000000" d="M310,-84C310,-84 254,-84 254,-84 248,-84 242,-78 242,-72 242,-72 242,-60 242,-60 242,-54 248,-48 254,-48 254,-48 310,-48 310,-48 316,-48 322,-54 322,-60 322,-60 322,-72 322,-72 322,-78 316,-84 310,-84"/>
<text text-anchor="middle" x="282" y="-62.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- board_cache_hierarchy_clusters0_l2_cache_cpu_side -->
<g id="node27" class="node">
<title>board_cache_hierarchy_clusters0_l2_cache_cpu_side</title>
<path fill="#6a6863" stroke="#000000" d="M577.5,-344C577.5,-344 530.5,-344 530.5,-344 524.5,-344 518.5,-338 518.5,-332 518.5,-332 518.5,-320 518.5,-320 518.5,-314 524.5,-308 530.5,-308 530.5,-308 577.5,-308 577.5,-308 583.5,-308 589.5,-314 589.5,-320 589.5,-320 589.5,-332 589.5,-332 589.5,-338 583.5,-344 577.5,-344"/>
<text text-anchor="middle" x="554" y="-322.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- board_cache_hierarchy_clusters0_l2_bus_mem_side_ports -->
<g id="node30" class="node">
<title>board_cache_hierarchy_clusters0_l2_bus_mem_side_ports</title>
<path fill="#586070" stroke="#000000" d="M392,-214C392,-214 298,-214 298,-214 292,-214 286,-208 286,-202 286,-202 286,-190 286,-190 286,-184 292,-178 298,-178 298,-178 392,-178 392,-178 398,-178 404,-184 404,-190 404,-190 404,-202 404,-202 404,-208 398,-214 392,-214"/>
<text text-anchor="middle" x="345" y="-192.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side_ports</text>
</g>
<!-- board_cache_hierarchy_clusters0_l2_cache_cpu_side&#45;&gt;board_cache_hierarchy_clusters0_l2_bus_mem_side_ports -->
<g id="edge21" class="edge">
<title>board_cache_hierarchy_clusters0_l2_cache_cpu_side&#45;&gt;board_cache_hierarchy_clusters0_l2_bus_mem_side_ports</title>
<path fill="none" stroke="black" d="M515.16,-303.07C513.09,-302.01 511.03,-300.98 509,-300 467.4,-279.86 451.89,-284.98 413,-260 392.83,-247.04 373.1,-227.82 360.13,-214.03"/>
<polygon fill="black" stroke="black" points="513.75,-306.28 524.23,-307.85 517.02,-300.09 513.75,-306.28"/>
</g>
<!-- board_cache_hierarchy_clusters0_l2_bus_cpu_side_ports -->
<g id="node29" class="node">
<title>board_cache_hierarchy_clusters0_l2_bus_cpu_side_ports</title>
<path fill="#586070" stroke="#000000" d="M518,-214C518,-214 434,-214 434,-214 428,-214 422,-208 422,-202 422,-202 422,-190 422,-190 422,-184 428,-178 434,-178 434,-178 518,-178 518,-178 524,-178 530,-184 530,-190 530,-190 530,-202 530,-202 530,-208 524,-214 518,-214"/>
<text text-anchor="middle" x="476" y="-192.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side_ports</text>
</g>
<!-- board_cache_hierarchy_clusters0_l2_bus_cpu_side_ports&#45;&gt;board_cache_hierarchy_clusters0_l1i_cache_mem_side -->
<g id="edge23" class="edge">
<title>board_cache_hierarchy_clusters0_l2_bus_cpu_side_ports&#45;&gt;board_cache_hierarchy_clusters0_l1i_cache_mem_side</title>
<path fill="none" stroke="black" d="M427.39,-174.42C422.58,-172.77 417.72,-171.26 413,-170 293.68,-138.12 245.05,-191.6 138,-130 119.48,-119.34 105.24,-98.92 96.78,-84.21"/>
<polygon fill="black" stroke="black" points="426.56,-177.84 437.16,-177.95 428.94,-171.26 426.56,-177.84"/>
</g>
<!-- board_cache_hierarchy_clusters0_l2_bus_cpu_side_ports&#45;&gt;board_cache_hierarchy_clusters0_l1d_cache_mem_side -->
<g id="edge22" class="edge">
<title>board_cache_hierarchy_clusters0_l2_bus_cpu_side_ports&#45;&gt;board_cache_hierarchy_clusters0_l1d_cache_mem_side</title>
<path fill="none" stroke="black" d="M426.05,-173.83C387.74,-157.37 340.08,-136.29 332,-130 315.59,-117.21 301.34,-97.97 292.3,-84.12"/>
<polygon fill="black" stroke="black" points="424.99,-177.18 435.56,-177.91 427.74,-170.75 424.99,-177.18"/>
</g>
<!-- board_cache_hierarchy_clusters0_iptw_cache_mem_side -->
<g id="node32" class="node">
<title>board_cache_hierarchy_clusters0_iptw_cache_mem_side</title>
<path fill="#6a6863" stroke="#000000" d="M504,-84C504,-84 448,-84 448,-84 442,-84 436,-78 436,-72 436,-72 436,-60 436,-60 436,-54 442,-48 448,-48 448,-48 504,-48 504,-48 510,-48 516,-54 516,-60 516,-60 516,-72 516,-72 516,-78 510,-84 504,-84"/>
<text text-anchor="middle" x="476" y="-62.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- board_cache_hierarchy_clusters0_l2_bus_cpu_side_ports&#45;&gt;board_cache_hierarchy_clusters0_iptw_cache_mem_side -->
<g id="edge24" class="edge">
<title>board_cache_hierarchy_clusters0_l2_bus_cpu_side_ports&#45;&gt;board_cache_hierarchy_clusters0_iptw_cache_mem_side</title>
<path fill="none" stroke="black" d="M476,-167.72C476,-142.52 476,-105.84 476,-84.4"/>
<polygon fill="black" stroke="black" points="472.5,-167.74 476,-177.74 479.5,-167.74 472.5,-167.74"/>
</g>
<!-- board_cache_hierarchy_clusters0_dptw_cache_mem_side -->
<g id="node34" class="node">
<title>board_cache_hierarchy_clusters0_dptw_cache_mem_side</title>
<path fill="#6a6863" stroke="#000000" d="M698,-84C698,-84 642,-84 642,-84 636,-84 630,-78 630,-72 630,-72 630,-60 630,-60 630,-54 636,-48 642,-48 642,-48 698,-48 698,-48 704,-48 710,-54 710,-60 710,-60 710,-72 710,-72 710,-78 704,-84 698,-84"/>
<text text-anchor="middle" x="670" y="-62.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- board_cache_hierarchy_clusters0_l2_bus_cpu_side_ports&#45;&gt;board_cache_hierarchy_clusters0_dptw_cache_mem_side -->
<g id="edge25" class="edge">
<title>board_cache_hierarchy_clusters0_l2_bus_cpu_side_ports&#45;&gt;board_cache_hierarchy_clusters0_dptw_cache_mem_side</title>
<path fill="none" stroke="black" d="M536.92,-174.19C563.37,-163.43 593.78,-148.61 618,-130 634.76,-117.13 649.62,-97.9 659.12,-84.07"/>
<polygon fill="black" stroke="black" points="535.38,-171.03 527.37,-177.97 537.95,-177.54 535.38,-171.03"/>
</g>
<!-- board_cache_hierarchy_clusters1_l1i_cache_mem_side -->
<g id="node36" class="node">
<title>board_cache_hierarchy_clusters1_l1i_cache_mem_side</title>
<path fill="#6a6863" stroke="#000000" d="M908,-84C908,-84 852,-84 852,-84 846,-84 840,-78 840,-72 840,-72 840,-60 840,-60 840,-54 846,-48 852,-48 852,-48 908,-48 908,-48 914,-48 920,-54 920,-60 920,-60 920,-72 920,-72 920,-78 914,-84 908,-84"/>
<text text-anchor="middle" x="880" y="-62.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- board_cache_hierarchy_clusters1_l1d_cache_mem_side -->
<g id="node38" class="node">
<title>board_cache_hierarchy_clusters1_l1d_cache_mem_side</title>
<path fill="#6a6863" stroke="#000000" d="M1102,-84C1102,-84 1046,-84 1046,-84 1040,-84 1034,-78 1034,-72 1034,-72 1034,-60 1034,-60 1034,-54 1040,-48 1046,-48 1046,-48 1102,-48 1102,-48 1108,-48 1114,-54 1114,-60 1114,-60 1114,-72 1114,-72 1114,-78 1108,-84 1102,-84"/>
<text text-anchor="middle" x="1074" y="-62.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- board_cache_hierarchy_clusters1_l2_cache_cpu_side -->
<g id="node39" class="node">
<title>board_cache_hierarchy_clusters1_l2_cache_cpu_side</title>
<path fill="#6a6863" stroke="#000000" d="M999.5,-344C999.5,-344 952.5,-344 952.5,-344 946.5,-344 940.5,-338 940.5,-332 940.5,-332 940.5,-320 940.5,-320 940.5,-314 946.5,-308 952.5,-308 952.5,-308 999.5,-308 999.5,-308 1005.5,-308 1011.5,-314 1011.5,-320 1011.5,-320 1011.5,-332 1011.5,-332 1011.5,-338 1005.5,-344 999.5,-344"/>
<text text-anchor="middle" x="976" y="-322.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- board_cache_hierarchy_clusters1_l2_bus_mem_side_ports -->
<g id="node42" class="node">
<title>board_cache_hierarchy_clusters1_l2_bus_mem_side_ports</title>
<path fill="#586070" stroke="#000000" d="M1023,-214C1023,-214 929,-214 929,-214 923,-214 917,-208 917,-202 917,-202 917,-190 917,-190 917,-184 923,-178 929,-178 929,-178 1023,-178 1023,-178 1029,-178 1035,-184 1035,-190 1035,-190 1035,-202 1035,-202 1035,-208 1029,-214 1023,-214"/>
<text text-anchor="middle" x="976" y="-192.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side_ports</text>
</g>
<!-- board_cache_hierarchy_clusters1_l2_cache_cpu_side&#45;&gt;board_cache_hierarchy_clusters1_l2_bus_mem_side_ports -->
<g id="edge26" class="edge">
<title>board_cache_hierarchy_clusters1_l2_cache_cpu_side&#45;&gt;board_cache_hierarchy_clusters1_l2_bus_mem_side_ports</title>
<path fill="none" stroke="black" d="M976,-297.72C976,-272.52 976,-235.84 976,-214.4"/>
<polygon fill="black" stroke="black" points="972.5,-297.74 976,-307.74 979.5,-297.74 972.5,-297.74"/>
</g>
<!-- board_cache_hierarchy_clusters1_l2_bus_cpu_side_ports -->
<g id="node41" class="node">
<title>board_cache_hierarchy_clusters1_l2_bus_cpu_side_ports</title>
<path fill="#586070" stroke="#000000" d="M1149,-214C1149,-214 1065,-214 1065,-214 1059,-214 1053,-208 1053,-202 1053,-202 1053,-190 1053,-190 1053,-184 1059,-178 1065,-178 1065,-178 1149,-178 1149,-178 1155,-178 1161,-184 1161,-190 1161,-190 1161,-202 1161,-202 1161,-208 1155,-214 1149,-214"/>
<text text-anchor="middle" x="1107" y="-192.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side_ports</text>
</g>
<!-- board_cache_hierarchy_clusters1_l2_bus_cpu_side_ports&#45;&gt;board_cache_hierarchy_clusters1_l1i_cache_mem_side -->
<g id="edge28" class="edge">
<title>board_cache_hierarchy_clusters1_l2_bus_cpu_side_ports&#45;&gt;board_cache_hierarchy_clusters1_l1i_cache_mem_side</title>
<path fill="none" stroke="black" d="M1055.27,-174.28C1051.47,-172.81 1047.68,-171.37 1044,-170 993.7,-151.2 973.74,-161.14 930,-130 912.94,-117.85 898.7,-98.31 889.84,-84.21"/>
<polygon fill="black" stroke="black" points="1054.14,-177.6 1064.73,-177.96 1056.68,-171.07 1054.14,-177.6"/>
</g>
<!-- board_cache_hierarchy_clusters1_l2_bus_cpu_side_ports&#45;&gt;board_cache_hierarchy_clusters1_l1d_cache_mem_side -->
<g id="edge27" class="edge">
<title>board_cache_hierarchy_clusters1_l2_bus_cpu_side_ports&#45;&gt;board_cache_hierarchy_clusters1_l1d_cache_mem_side</title>
<path fill="none" stroke="black" d="M1099.97,-167.72C1093.47,-142.52 1084.01,-105.84 1078.49,-84.4"/>
<polygon fill="black" stroke="black" points="1096.66,-168.93 1102.55,-177.74 1103.44,-167.18 1096.66,-168.93"/>
</g>
<!-- board_cache_hierarchy_clusters1_iptw_cache_mem_side -->
<g id="node44" class="node">
<title>board_cache_hierarchy_clusters1_iptw_cache_mem_side</title>
<path fill="#6a6863" stroke="#000000" d="M1296,-84C1296,-84 1240,-84 1240,-84 1234,-84 1228,-78 1228,-72 1228,-72 1228,-60 1228,-60 1228,-54 1234,-48 1240,-48 1240,-48 1296,-48 1296,-48 1302,-48 1308,-54 1308,-60 1308,-60 1308,-72 1308,-72 1308,-78 1302,-84 1296,-84"/>
<text text-anchor="middle" x="1268" y="-62.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- board_cache_hierarchy_clusters1_l2_bus_cpu_side_ports&#45;&gt;board_cache_hierarchy_clusters1_iptw_cache_mem_side -->
<g id="edge29" class="edge">
<title>board_cache_hierarchy_clusters1_l2_bus_cpu_side_ports&#45;&gt;board_cache_hierarchy_clusters1_iptw_cache_mem_side</title>
<path fill="none" stroke="black" d="M1151.35,-173.09C1172.1,-161.74 1196.48,-146.75 1216,-130 1231.82,-116.42 1246.62,-97.67 1256.35,-84.15"/>
<polygon fill="black" stroke="black" points="1149.57,-170.08 1142.41,-177.88 1152.87,-176.25 1149.57,-170.08"/>
</g>
<!-- board_cache_hierarchy_clusters1_dptw_cache_mem_side -->
<g id="node46" class="node">
<title>board_cache_hierarchy_clusters1_dptw_cache_mem_side</title>
<path fill="#6a6863" stroke="#000000" d="M1490,-84C1490,-84 1434,-84 1434,-84 1428,-84 1422,-78 1422,-72 1422,-72 1422,-60 1422,-60 1422,-54 1428,-48 1434,-48 1434,-48 1490,-48 1490,-48 1496,-48 1502,-54 1502,-60 1502,-60 1502,-72 1502,-72 1502,-78 1496,-84 1490,-84"/>
<text text-anchor="middle" x="1462" y="-62.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- board_cache_hierarchy_clusters1_l2_bus_cpu_side_ports&#45;&gt;board_cache_hierarchy_clusters1_dptw_cache_mem_side -->
<g id="edge30" class="edge">
<title>board_cache_hierarchy_clusters1_l2_bus_cpu_side_ports&#45;&gt;board_cache_hierarchy_clusters1_dptw_cache_mem_side</title>
<path fill="none" stroke="black" d="M1171.33,-193.33C1235.94,-188.99 1336.24,-174.82 1410,-130 1428.42,-118.81 1443.3,-98.69 1452.35,-84.2"/>
<polygon fill="black" stroke="black" points="1171.04,-189.84 1161.28,-193.94 1171.47,-196.82 1171.04,-189.84"/>
</g>
<!-- board_cache_hierarchy_l3_cache_cpu_side -->
<g id="node47" class="node">
<title>board_cache_hierarchy_l3_cache_cpu_side</title>
<path fill="#7f7c77" stroke="#000000" d="M776.5,-618C776.5,-618 729.5,-618 729.5,-618 723.5,-618 717.5,-612 717.5,-606 717.5,-606 717.5,-594 717.5,-594 717.5,-588 723.5,-582 729.5,-582 729.5,-582 776.5,-582 776.5,-582 782.5,-582 788.5,-588 788.5,-594 788.5,-594 788.5,-606 788.5,-606 788.5,-612 782.5,-618 776.5,-618"/>
<text text-anchor="middle" x="753" y="-596.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- board_cache_hierarchy_l3_cache_cpu_side&#45;&gt;board_cache_hierarchy_l3_bus_mem_side_ports -->
<g id="edge31" class="edge">
<title>board_cache_hierarchy_l3_cache_cpu_side&#45;&gt;board_cache_hierarchy_l3_bus_mem_side_ports</title>
<path fill="none" stroke="black" d="M752.57,-571.72C752.18,-546.52 751.61,-509.84 751.27,-488.4"/>
<polygon fill="black" stroke="black" points="749.07,-571.79 752.73,-581.74 756.07,-571.68 749.07,-571.79"/>
</g>
</g>
</svg>
