verilog xil_defaultlib --include "../../../../DFX_Controller.gen/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../DFX_Controller.gen/sources_1/bd/design_1/ipshared/30ef" \
"../../../bd/design_1/ip/design_1_lmb_bram_2/sim/design_1_lmb_bram_2.v" \
"../../../bd/design_1/ip/design_1_xbar_1/sim/design_1_xbar_1.v" \
"../../../bd/design_1/ip/design_1_microblaze_0_xlconcat_2/sim/design_1_microblaze_0_xlconcat_2.v" \
"../../../bd/design_1/ip/design_1_clk_wiz_1_2/design_1_clk_wiz_1_2_clk_wiz.v" \
"../../../bd/design_1/ip/design_1_clk_wiz_1_2/design_1_clk_wiz_1_2.v" \
"../../../bd/design_1/sim/design_1.v" \

verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
