# This script segment is generated automatically by AutoPilot

# clear list
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_begin
    cg_default_interface_gen_bundle_begin
    AESL_LIB_XILADAPTER::native_axis_begin
}

# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1274 \
    name edge_attr_aggr_0_0_0_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_attr_aggr_0_0_0_V \
    op interface \
    ports { edge_attr_aggr_0_0_0_V_address0 { O 6 vector } edge_attr_aggr_0_0_0_V_ce0 { O 1 bit } edge_attr_aggr_0_0_0_V_q0 { I 14 vector } edge_attr_aggr_0_0_0_V_address1 { O 6 vector } edge_attr_aggr_0_0_0_V_ce1 { O 1 bit } edge_attr_aggr_0_0_0_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_aggr_0_0_0_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1275 \
    name edge_attr_aggr_0_1_0_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_attr_aggr_0_1_0_V \
    op interface \
    ports { edge_attr_aggr_0_1_0_V_address0 { O 6 vector } edge_attr_aggr_0_1_0_V_ce0 { O 1 bit } edge_attr_aggr_0_1_0_V_q0 { I 14 vector } edge_attr_aggr_0_1_0_V_address1 { O 6 vector } edge_attr_aggr_0_1_0_V_ce1 { O 1 bit } edge_attr_aggr_0_1_0_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_aggr_0_1_0_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1276 \
    name edge_attr_aggr_0_2_0_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_attr_aggr_0_2_0_V \
    op interface \
    ports { edge_attr_aggr_0_2_0_V_address0 { O 6 vector } edge_attr_aggr_0_2_0_V_ce0 { O 1 bit } edge_attr_aggr_0_2_0_V_q0 { I 14 vector } edge_attr_aggr_0_2_0_V_address1 { O 6 vector } edge_attr_aggr_0_2_0_V_ce1 { O 1 bit } edge_attr_aggr_0_2_0_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_aggr_0_2_0_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1277 \
    name edge_attr_aggr_0_3_0_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_attr_aggr_0_3_0_V \
    op interface \
    ports { edge_attr_aggr_0_3_0_V_address0 { O 6 vector } edge_attr_aggr_0_3_0_V_ce0 { O 1 bit } edge_attr_aggr_0_3_0_V_q0 { I 14 vector } edge_attr_aggr_0_3_0_V_address1 { O 6 vector } edge_attr_aggr_0_3_0_V_ce1 { O 1 bit } edge_attr_aggr_0_3_0_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_aggr_0_3_0_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1278 \
    name edge_attr_aggr_1_0_0_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_attr_aggr_1_0_0_V \
    op interface \
    ports { edge_attr_aggr_1_0_0_V_address0 { O 6 vector } edge_attr_aggr_1_0_0_V_ce0 { O 1 bit } edge_attr_aggr_1_0_0_V_q0 { I 14 vector } edge_attr_aggr_1_0_0_V_address1 { O 6 vector } edge_attr_aggr_1_0_0_V_ce1 { O 1 bit } edge_attr_aggr_1_0_0_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_aggr_1_0_0_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1279 \
    name edge_attr_aggr_1_1_0_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_attr_aggr_1_1_0_V \
    op interface \
    ports { edge_attr_aggr_1_1_0_V_address0 { O 6 vector } edge_attr_aggr_1_1_0_V_ce0 { O 1 bit } edge_attr_aggr_1_1_0_V_q0 { I 14 vector } edge_attr_aggr_1_1_0_V_address1 { O 6 vector } edge_attr_aggr_1_1_0_V_ce1 { O 1 bit } edge_attr_aggr_1_1_0_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_aggr_1_1_0_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1280 \
    name edge_attr_aggr_1_2_0_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_attr_aggr_1_2_0_V \
    op interface \
    ports { edge_attr_aggr_1_2_0_V_address0 { O 6 vector } edge_attr_aggr_1_2_0_V_ce0 { O 1 bit } edge_attr_aggr_1_2_0_V_q0 { I 14 vector } edge_attr_aggr_1_2_0_V_address1 { O 6 vector } edge_attr_aggr_1_2_0_V_ce1 { O 1 bit } edge_attr_aggr_1_2_0_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_aggr_1_2_0_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1281 \
    name edge_attr_aggr_1_3_0_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_attr_aggr_1_3_0_V \
    op interface \
    ports { edge_attr_aggr_1_3_0_V_address0 { O 6 vector } edge_attr_aggr_1_3_0_V_ce0 { O 1 bit } edge_attr_aggr_1_3_0_V_q0 { I 14 vector } edge_attr_aggr_1_3_0_V_address1 { O 6 vector } edge_attr_aggr_1_3_0_V_ce1 { O 1 bit } edge_attr_aggr_1_3_0_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_aggr_1_3_0_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1282 \
    name edge_attr_aggr_2_0_0_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_attr_aggr_2_0_0_V \
    op interface \
    ports { edge_attr_aggr_2_0_0_V_address0 { O 6 vector } edge_attr_aggr_2_0_0_V_ce0 { O 1 bit } edge_attr_aggr_2_0_0_V_q0 { I 14 vector } edge_attr_aggr_2_0_0_V_address1 { O 6 vector } edge_attr_aggr_2_0_0_V_ce1 { O 1 bit } edge_attr_aggr_2_0_0_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_aggr_2_0_0_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1283 \
    name edge_attr_aggr_2_1_0_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_attr_aggr_2_1_0_V \
    op interface \
    ports { edge_attr_aggr_2_1_0_V_address0 { O 6 vector } edge_attr_aggr_2_1_0_V_ce0 { O 1 bit } edge_attr_aggr_2_1_0_V_q0 { I 14 vector } edge_attr_aggr_2_1_0_V_address1 { O 6 vector } edge_attr_aggr_2_1_0_V_ce1 { O 1 bit } edge_attr_aggr_2_1_0_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_aggr_2_1_0_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1284 \
    name edge_attr_aggr_2_2_0_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_attr_aggr_2_2_0_V \
    op interface \
    ports { edge_attr_aggr_2_2_0_V_address0 { O 6 vector } edge_attr_aggr_2_2_0_V_ce0 { O 1 bit } edge_attr_aggr_2_2_0_V_q0 { I 14 vector } edge_attr_aggr_2_2_0_V_address1 { O 6 vector } edge_attr_aggr_2_2_0_V_ce1 { O 1 bit } edge_attr_aggr_2_2_0_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_aggr_2_2_0_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1285 \
    name edge_attr_aggr_2_3_0_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_attr_aggr_2_3_0_V \
    op interface \
    ports { edge_attr_aggr_2_3_0_V_address0 { O 6 vector } edge_attr_aggr_2_3_0_V_ce0 { O 1 bit } edge_attr_aggr_2_3_0_V_q0 { I 14 vector } edge_attr_aggr_2_3_0_V_address1 { O 6 vector } edge_attr_aggr_2_3_0_V_ce1 { O 1 bit } edge_attr_aggr_2_3_0_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_aggr_2_3_0_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1286 \
    name edge_attr_aggr_3_0_0_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_attr_aggr_3_0_0_V \
    op interface \
    ports { edge_attr_aggr_3_0_0_V_address0 { O 6 vector } edge_attr_aggr_3_0_0_V_ce0 { O 1 bit } edge_attr_aggr_3_0_0_V_q0 { I 14 vector } edge_attr_aggr_3_0_0_V_address1 { O 6 vector } edge_attr_aggr_3_0_0_V_ce1 { O 1 bit } edge_attr_aggr_3_0_0_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_aggr_3_0_0_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1287 \
    name edge_attr_aggr_3_1_0_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_attr_aggr_3_1_0_V \
    op interface \
    ports { edge_attr_aggr_3_1_0_V_address0 { O 6 vector } edge_attr_aggr_3_1_0_V_ce0 { O 1 bit } edge_attr_aggr_3_1_0_V_q0 { I 14 vector } edge_attr_aggr_3_1_0_V_address1 { O 6 vector } edge_attr_aggr_3_1_0_V_ce1 { O 1 bit } edge_attr_aggr_3_1_0_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_aggr_3_1_0_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1288 \
    name edge_attr_aggr_3_2_0_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_attr_aggr_3_2_0_V \
    op interface \
    ports { edge_attr_aggr_3_2_0_V_address0 { O 6 vector } edge_attr_aggr_3_2_0_V_ce0 { O 1 bit } edge_attr_aggr_3_2_0_V_q0 { I 14 vector } edge_attr_aggr_3_2_0_V_address1 { O 6 vector } edge_attr_aggr_3_2_0_V_ce1 { O 1 bit } edge_attr_aggr_3_2_0_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_aggr_3_2_0_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1289 \
    name edge_attr_aggr_3_3_0_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_attr_aggr_3_3_0_V \
    op interface \
    ports { edge_attr_aggr_3_3_0_V_address0 { O 6 vector } edge_attr_aggr_3_3_0_V_ce0 { O 1 bit } edge_attr_aggr_3_3_0_V_q0 { I 14 vector } edge_attr_aggr_3_3_0_V_address1 { O 6 vector } edge_attr_aggr_3_3_0_V_ce1 { O 1 bit } edge_attr_aggr_3_3_0_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_aggr_3_3_0_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1290 \
    name edge_attr_aggr_4_0_0_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_attr_aggr_4_0_0_V \
    op interface \
    ports { edge_attr_aggr_4_0_0_V_address0 { O 6 vector } edge_attr_aggr_4_0_0_V_ce0 { O 1 bit } edge_attr_aggr_4_0_0_V_q0 { I 14 vector } edge_attr_aggr_4_0_0_V_address1 { O 6 vector } edge_attr_aggr_4_0_0_V_ce1 { O 1 bit } edge_attr_aggr_4_0_0_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_aggr_4_0_0_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1291 \
    name edge_attr_aggr_4_1_0_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_attr_aggr_4_1_0_V \
    op interface \
    ports { edge_attr_aggr_4_1_0_V_address0 { O 6 vector } edge_attr_aggr_4_1_0_V_ce0 { O 1 bit } edge_attr_aggr_4_1_0_V_q0 { I 14 vector } edge_attr_aggr_4_1_0_V_address1 { O 6 vector } edge_attr_aggr_4_1_0_V_ce1 { O 1 bit } edge_attr_aggr_4_1_0_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_aggr_4_1_0_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1292 \
    name edge_attr_aggr_4_2_0_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_attr_aggr_4_2_0_V \
    op interface \
    ports { edge_attr_aggr_4_2_0_V_address0 { O 6 vector } edge_attr_aggr_4_2_0_V_ce0 { O 1 bit } edge_attr_aggr_4_2_0_V_q0 { I 14 vector } edge_attr_aggr_4_2_0_V_address1 { O 6 vector } edge_attr_aggr_4_2_0_V_ce1 { O 1 bit } edge_attr_aggr_4_2_0_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_aggr_4_2_0_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1293 \
    name edge_attr_aggr_4_3_0_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_attr_aggr_4_3_0_V \
    op interface \
    ports { edge_attr_aggr_4_3_0_V_address0 { O 6 vector } edge_attr_aggr_4_3_0_V_ce0 { O 1 bit } edge_attr_aggr_4_3_0_V_q0 { I 14 vector } edge_attr_aggr_4_3_0_V_address1 { O 6 vector } edge_attr_aggr_4_3_0_V_ce1 { O 1 bit } edge_attr_aggr_4_3_0_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_aggr_4_3_0_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1294 \
    name edge_attr_aggr_5_0_0_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_attr_aggr_5_0_0_V \
    op interface \
    ports { edge_attr_aggr_5_0_0_V_address0 { O 6 vector } edge_attr_aggr_5_0_0_V_ce0 { O 1 bit } edge_attr_aggr_5_0_0_V_q0 { I 14 vector } edge_attr_aggr_5_0_0_V_address1 { O 6 vector } edge_attr_aggr_5_0_0_V_ce1 { O 1 bit } edge_attr_aggr_5_0_0_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_aggr_5_0_0_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1295 \
    name edge_attr_aggr_5_1_0_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_attr_aggr_5_1_0_V \
    op interface \
    ports { edge_attr_aggr_5_1_0_V_address0 { O 6 vector } edge_attr_aggr_5_1_0_V_ce0 { O 1 bit } edge_attr_aggr_5_1_0_V_q0 { I 14 vector } edge_attr_aggr_5_1_0_V_address1 { O 6 vector } edge_attr_aggr_5_1_0_V_ce1 { O 1 bit } edge_attr_aggr_5_1_0_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_aggr_5_1_0_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1296 \
    name edge_attr_aggr_5_2_0_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_attr_aggr_5_2_0_V \
    op interface \
    ports { edge_attr_aggr_5_2_0_V_address0 { O 6 vector } edge_attr_aggr_5_2_0_V_ce0 { O 1 bit } edge_attr_aggr_5_2_0_V_q0 { I 14 vector } edge_attr_aggr_5_2_0_V_address1 { O 6 vector } edge_attr_aggr_5_2_0_V_ce1 { O 1 bit } edge_attr_aggr_5_2_0_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_aggr_5_2_0_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1297 \
    name edge_attr_aggr_5_3_0_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_attr_aggr_5_3_0_V \
    op interface \
    ports { edge_attr_aggr_5_3_0_V_address0 { O 6 vector } edge_attr_aggr_5_3_0_V_ce0 { O 1 bit } edge_attr_aggr_5_3_0_V_q0 { I 14 vector } edge_attr_aggr_5_3_0_V_address1 { O 6 vector } edge_attr_aggr_5_3_0_V_ce1 { O 1 bit } edge_attr_aggr_5_3_0_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_aggr_5_3_0_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1298 \
    name edge_attr_aggr_6_0_0_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_attr_aggr_6_0_0_V \
    op interface \
    ports { edge_attr_aggr_6_0_0_V_address0 { O 6 vector } edge_attr_aggr_6_0_0_V_ce0 { O 1 bit } edge_attr_aggr_6_0_0_V_q0 { I 14 vector } edge_attr_aggr_6_0_0_V_address1 { O 6 vector } edge_attr_aggr_6_0_0_V_ce1 { O 1 bit } edge_attr_aggr_6_0_0_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_aggr_6_0_0_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1299 \
    name edge_attr_aggr_6_1_0_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_attr_aggr_6_1_0_V \
    op interface \
    ports { edge_attr_aggr_6_1_0_V_address0 { O 6 vector } edge_attr_aggr_6_1_0_V_ce0 { O 1 bit } edge_attr_aggr_6_1_0_V_q0 { I 14 vector } edge_attr_aggr_6_1_0_V_address1 { O 6 vector } edge_attr_aggr_6_1_0_V_ce1 { O 1 bit } edge_attr_aggr_6_1_0_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_aggr_6_1_0_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1300 \
    name edge_attr_aggr_6_2_0_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_attr_aggr_6_2_0_V \
    op interface \
    ports { edge_attr_aggr_6_2_0_V_address0 { O 6 vector } edge_attr_aggr_6_2_0_V_ce0 { O 1 bit } edge_attr_aggr_6_2_0_V_q0 { I 14 vector } edge_attr_aggr_6_2_0_V_address1 { O 6 vector } edge_attr_aggr_6_2_0_V_ce1 { O 1 bit } edge_attr_aggr_6_2_0_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_aggr_6_2_0_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1301 \
    name edge_attr_aggr_6_3_0_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_attr_aggr_6_3_0_V \
    op interface \
    ports { edge_attr_aggr_6_3_0_V_address0 { O 6 vector } edge_attr_aggr_6_3_0_V_ce0 { O 1 bit } edge_attr_aggr_6_3_0_V_q0 { I 14 vector } edge_attr_aggr_6_3_0_V_address1 { O 6 vector } edge_attr_aggr_6_3_0_V_ce1 { O 1 bit } edge_attr_aggr_6_3_0_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_aggr_6_3_0_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1302 \
    name edge_attr_aggr_7_0_0_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_attr_aggr_7_0_0_V \
    op interface \
    ports { edge_attr_aggr_7_0_0_V_address0 { O 6 vector } edge_attr_aggr_7_0_0_V_ce0 { O 1 bit } edge_attr_aggr_7_0_0_V_q0 { I 14 vector } edge_attr_aggr_7_0_0_V_address1 { O 6 vector } edge_attr_aggr_7_0_0_V_ce1 { O 1 bit } edge_attr_aggr_7_0_0_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_aggr_7_0_0_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1303 \
    name edge_attr_aggr_7_1_0_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_attr_aggr_7_1_0_V \
    op interface \
    ports { edge_attr_aggr_7_1_0_V_address0 { O 6 vector } edge_attr_aggr_7_1_0_V_ce0 { O 1 bit } edge_attr_aggr_7_1_0_V_q0 { I 14 vector } edge_attr_aggr_7_1_0_V_address1 { O 6 vector } edge_attr_aggr_7_1_0_V_ce1 { O 1 bit } edge_attr_aggr_7_1_0_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_aggr_7_1_0_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1304 \
    name edge_attr_aggr_7_2_0_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_attr_aggr_7_2_0_V \
    op interface \
    ports { edge_attr_aggr_7_2_0_V_address0 { O 6 vector } edge_attr_aggr_7_2_0_V_ce0 { O 1 bit } edge_attr_aggr_7_2_0_V_q0 { I 14 vector } edge_attr_aggr_7_2_0_V_address1 { O 6 vector } edge_attr_aggr_7_2_0_V_ce1 { O 1 bit } edge_attr_aggr_7_2_0_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_aggr_7_2_0_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1305 \
    name edge_attr_aggr_7_3_0_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_attr_aggr_7_3_0_V \
    op interface \
    ports { edge_attr_aggr_7_3_0_V_address0 { O 6 vector } edge_attr_aggr_7_3_0_V_ce0 { O 1 bit } edge_attr_aggr_7_3_0_V_q0 { I 14 vector } edge_attr_aggr_7_3_0_V_address1 { O 6 vector } edge_attr_aggr_7_3_0_V_ce1 { O 1 bit } edge_attr_aggr_7_3_0_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_aggr_7_3_0_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1306 \
    name edge_attr_aggr_8_0_0_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_attr_aggr_8_0_0_V \
    op interface \
    ports { edge_attr_aggr_8_0_0_V_address0 { O 6 vector } edge_attr_aggr_8_0_0_V_ce0 { O 1 bit } edge_attr_aggr_8_0_0_V_q0 { I 14 vector } edge_attr_aggr_8_0_0_V_address1 { O 6 vector } edge_attr_aggr_8_0_0_V_ce1 { O 1 bit } edge_attr_aggr_8_0_0_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_aggr_8_0_0_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1307 \
    name edge_attr_aggr_8_1_0_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_attr_aggr_8_1_0_V \
    op interface \
    ports { edge_attr_aggr_8_1_0_V_address0 { O 6 vector } edge_attr_aggr_8_1_0_V_ce0 { O 1 bit } edge_attr_aggr_8_1_0_V_q0 { I 14 vector } edge_attr_aggr_8_1_0_V_address1 { O 6 vector } edge_attr_aggr_8_1_0_V_ce1 { O 1 bit } edge_attr_aggr_8_1_0_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_aggr_8_1_0_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1308 \
    name edge_attr_aggr_8_2_0_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_attr_aggr_8_2_0_V \
    op interface \
    ports { edge_attr_aggr_8_2_0_V_address0 { O 6 vector } edge_attr_aggr_8_2_0_V_ce0 { O 1 bit } edge_attr_aggr_8_2_0_V_q0 { I 14 vector } edge_attr_aggr_8_2_0_V_address1 { O 6 vector } edge_attr_aggr_8_2_0_V_ce1 { O 1 bit } edge_attr_aggr_8_2_0_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_aggr_8_2_0_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1309 \
    name edge_attr_aggr_8_3_0_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_attr_aggr_8_3_0_V \
    op interface \
    ports { edge_attr_aggr_8_3_0_V_address0 { O 6 vector } edge_attr_aggr_8_3_0_V_ce0 { O 1 bit } edge_attr_aggr_8_3_0_V_q0 { I 14 vector } edge_attr_aggr_8_3_0_V_address1 { O 6 vector } edge_attr_aggr_8_3_0_V_ce1 { O 1 bit } edge_attr_aggr_8_3_0_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_aggr_8_3_0_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1310 \
    name edge_attr_aggr_9_0_0_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_attr_aggr_9_0_0_V \
    op interface \
    ports { edge_attr_aggr_9_0_0_V_address0 { O 6 vector } edge_attr_aggr_9_0_0_V_ce0 { O 1 bit } edge_attr_aggr_9_0_0_V_q0 { I 14 vector } edge_attr_aggr_9_0_0_V_address1 { O 6 vector } edge_attr_aggr_9_0_0_V_ce1 { O 1 bit } edge_attr_aggr_9_0_0_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_aggr_9_0_0_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1311 \
    name edge_attr_aggr_9_1_0_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_attr_aggr_9_1_0_V \
    op interface \
    ports { edge_attr_aggr_9_1_0_V_address0 { O 6 vector } edge_attr_aggr_9_1_0_V_ce0 { O 1 bit } edge_attr_aggr_9_1_0_V_q0 { I 14 vector } edge_attr_aggr_9_1_0_V_address1 { O 6 vector } edge_attr_aggr_9_1_0_V_ce1 { O 1 bit } edge_attr_aggr_9_1_0_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_aggr_9_1_0_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1312 \
    name edge_attr_aggr_9_2_0_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_attr_aggr_9_2_0_V \
    op interface \
    ports { edge_attr_aggr_9_2_0_V_address0 { O 6 vector } edge_attr_aggr_9_2_0_V_ce0 { O 1 bit } edge_attr_aggr_9_2_0_V_q0 { I 14 vector } edge_attr_aggr_9_2_0_V_address1 { O 6 vector } edge_attr_aggr_9_2_0_V_ce1 { O 1 bit } edge_attr_aggr_9_2_0_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_aggr_9_2_0_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1313 \
    name edge_attr_aggr_9_3_0_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_attr_aggr_9_3_0_V \
    op interface \
    ports { edge_attr_aggr_9_3_0_V_address0 { O 6 vector } edge_attr_aggr_9_3_0_V_ce0 { O 1 bit } edge_attr_aggr_9_3_0_V_q0 { I 14 vector } edge_attr_aggr_9_3_0_V_address1 { O 6 vector } edge_attr_aggr_9_3_0_V_ce1 { O 1 bit } edge_attr_aggr_9_3_0_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_aggr_9_3_0_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1314 \
    name edge_attr_aggr_10_0_0_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_attr_aggr_10_0_0_V \
    op interface \
    ports { edge_attr_aggr_10_0_0_V_address0 { O 6 vector } edge_attr_aggr_10_0_0_V_ce0 { O 1 bit } edge_attr_aggr_10_0_0_V_q0 { I 14 vector } edge_attr_aggr_10_0_0_V_address1 { O 6 vector } edge_attr_aggr_10_0_0_V_ce1 { O 1 bit } edge_attr_aggr_10_0_0_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_aggr_10_0_0_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1315 \
    name edge_attr_aggr_10_1_0_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_attr_aggr_10_1_0_V \
    op interface \
    ports { edge_attr_aggr_10_1_0_V_address0 { O 6 vector } edge_attr_aggr_10_1_0_V_ce0 { O 1 bit } edge_attr_aggr_10_1_0_V_q0 { I 14 vector } edge_attr_aggr_10_1_0_V_address1 { O 6 vector } edge_attr_aggr_10_1_0_V_ce1 { O 1 bit } edge_attr_aggr_10_1_0_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_aggr_10_1_0_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1316 \
    name edge_attr_aggr_10_2_0_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_attr_aggr_10_2_0_V \
    op interface \
    ports { edge_attr_aggr_10_2_0_V_address0 { O 6 vector } edge_attr_aggr_10_2_0_V_ce0 { O 1 bit } edge_attr_aggr_10_2_0_V_q0 { I 14 vector } edge_attr_aggr_10_2_0_V_address1 { O 6 vector } edge_attr_aggr_10_2_0_V_ce1 { O 1 bit } edge_attr_aggr_10_2_0_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_aggr_10_2_0_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1317 \
    name edge_attr_aggr_10_3_0_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_attr_aggr_10_3_0_V \
    op interface \
    ports { edge_attr_aggr_10_3_0_V_address0 { O 6 vector } edge_attr_aggr_10_3_0_V_ce0 { O 1 bit } edge_attr_aggr_10_3_0_V_q0 { I 14 vector } edge_attr_aggr_10_3_0_V_address1 { O 6 vector } edge_attr_aggr_10_3_0_V_ce1 { O 1 bit } edge_attr_aggr_10_3_0_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_aggr_10_3_0_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1318 \
    name edge_attr_aggr_11_0_0_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_attr_aggr_11_0_0_V \
    op interface \
    ports { edge_attr_aggr_11_0_0_V_address0 { O 6 vector } edge_attr_aggr_11_0_0_V_ce0 { O 1 bit } edge_attr_aggr_11_0_0_V_q0 { I 14 vector } edge_attr_aggr_11_0_0_V_address1 { O 6 vector } edge_attr_aggr_11_0_0_V_ce1 { O 1 bit } edge_attr_aggr_11_0_0_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_aggr_11_0_0_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1319 \
    name edge_attr_aggr_11_1_0_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_attr_aggr_11_1_0_V \
    op interface \
    ports { edge_attr_aggr_11_1_0_V_address0 { O 6 vector } edge_attr_aggr_11_1_0_V_ce0 { O 1 bit } edge_attr_aggr_11_1_0_V_q0 { I 14 vector } edge_attr_aggr_11_1_0_V_address1 { O 6 vector } edge_attr_aggr_11_1_0_V_ce1 { O 1 bit } edge_attr_aggr_11_1_0_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_aggr_11_1_0_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1320 \
    name edge_attr_aggr_11_2_0_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_attr_aggr_11_2_0_V \
    op interface \
    ports { edge_attr_aggr_11_2_0_V_address0 { O 6 vector } edge_attr_aggr_11_2_0_V_ce0 { O 1 bit } edge_attr_aggr_11_2_0_V_q0 { I 14 vector } edge_attr_aggr_11_2_0_V_address1 { O 6 vector } edge_attr_aggr_11_2_0_V_ce1 { O 1 bit } edge_attr_aggr_11_2_0_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_aggr_11_2_0_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1321 \
    name edge_attr_aggr_11_3_0_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_attr_aggr_11_3_0_V \
    op interface \
    ports { edge_attr_aggr_11_3_0_V_address0 { O 6 vector } edge_attr_aggr_11_3_0_V_ce0 { O 1 bit } edge_attr_aggr_11_3_0_V_q0 { I 14 vector } edge_attr_aggr_11_3_0_V_address1 { O 6 vector } edge_attr_aggr_11_3_0_V_ce1 { O 1 bit } edge_attr_aggr_11_3_0_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_aggr_11_3_0_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1322 \
    name edge_attr_aggr_12_0_0_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_attr_aggr_12_0_0_V \
    op interface \
    ports { edge_attr_aggr_12_0_0_V_address0 { O 6 vector } edge_attr_aggr_12_0_0_V_ce0 { O 1 bit } edge_attr_aggr_12_0_0_V_q0 { I 14 vector } edge_attr_aggr_12_0_0_V_address1 { O 6 vector } edge_attr_aggr_12_0_0_V_ce1 { O 1 bit } edge_attr_aggr_12_0_0_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_aggr_12_0_0_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1323 \
    name edge_attr_aggr_12_1_0_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_attr_aggr_12_1_0_V \
    op interface \
    ports { edge_attr_aggr_12_1_0_V_address0 { O 6 vector } edge_attr_aggr_12_1_0_V_ce0 { O 1 bit } edge_attr_aggr_12_1_0_V_q0 { I 14 vector } edge_attr_aggr_12_1_0_V_address1 { O 6 vector } edge_attr_aggr_12_1_0_V_ce1 { O 1 bit } edge_attr_aggr_12_1_0_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_aggr_12_1_0_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1324 \
    name edge_attr_aggr_12_2_0_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_attr_aggr_12_2_0_V \
    op interface \
    ports { edge_attr_aggr_12_2_0_V_address0 { O 6 vector } edge_attr_aggr_12_2_0_V_ce0 { O 1 bit } edge_attr_aggr_12_2_0_V_q0 { I 14 vector } edge_attr_aggr_12_2_0_V_address1 { O 6 vector } edge_attr_aggr_12_2_0_V_ce1 { O 1 bit } edge_attr_aggr_12_2_0_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_aggr_12_2_0_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1325 \
    name edge_attr_aggr_12_3_0_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_attr_aggr_12_3_0_V \
    op interface \
    ports { edge_attr_aggr_12_3_0_V_address0 { O 6 vector } edge_attr_aggr_12_3_0_V_ce0 { O 1 bit } edge_attr_aggr_12_3_0_V_q0 { I 14 vector } edge_attr_aggr_12_3_0_V_address1 { O 6 vector } edge_attr_aggr_12_3_0_V_ce1 { O 1 bit } edge_attr_aggr_12_3_0_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_aggr_12_3_0_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1326 \
    name layer9_out_1_0_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename layer9_out_1_0_V \
    op interface \
    ports { layer9_out_1_0_V_address0 { O 6 vector } layer9_out_1_0_V_ce0 { O 1 bit } layer9_out_1_0_V_we0 { O 1 bit } layer9_out_1_0_V_d0 { O 14 vector } layer9_out_1_0_V_address1 { O 6 vector } layer9_out_1_0_V_ce1 { O 1 bit } layer9_out_1_0_V_we1 { O 1 bit } layer9_out_1_0_V_d1 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'layer9_out_1_0_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1327 \
    name layer9_out_2_0_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename layer9_out_2_0_V \
    op interface \
    ports { layer9_out_2_0_V_address0 { O 6 vector } layer9_out_2_0_V_ce0 { O 1 bit } layer9_out_2_0_V_we0 { O 1 bit } layer9_out_2_0_V_d0 { O 14 vector } layer9_out_2_0_V_address1 { O 6 vector } layer9_out_2_0_V_ce1 { O 1 bit } layer9_out_2_0_V_we1 { O 1 bit } layer9_out_2_0_V_d1 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'layer9_out_2_0_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1328 \
    name layer9_out_3_0_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename layer9_out_3_0_V \
    op interface \
    ports { layer9_out_3_0_V_address0 { O 6 vector } layer9_out_3_0_V_ce0 { O 1 bit } layer9_out_3_0_V_we0 { O 1 bit } layer9_out_3_0_V_d0 { O 14 vector } layer9_out_3_0_V_address1 { O 6 vector } layer9_out_3_0_V_ce1 { O 1 bit } layer9_out_3_0_V_we1 { O 1 bit } layer9_out_3_0_V_d1 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'layer9_out_3_0_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1329 \
    name layer9_out_4_0_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename layer9_out_4_0_V \
    op interface \
    ports { layer9_out_4_0_V_address0 { O 6 vector } layer9_out_4_0_V_ce0 { O 1 bit } layer9_out_4_0_V_we0 { O 1 bit } layer9_out_4_0_V_d0 { O 14 vector } layer9_out_4_0_V_address1 { O 6 vector } layer9_out_4_0_V_ce1 { O 1 bit } layer9_out_4_0_V_we1 { O 1 bit } layer9_out_4_0_V_d1 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'layer9_out_4_0_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1330 \
    name layer9_out_5_0_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename layer9_out_5_0_V \
    op interface \
    ports { layer9_out_5_0_V_address0 { O 6 vector } layer9_out_5_0_V_ce0 { O 1 bit } layer9_out_5_0_V_we0 { O 1 bit } layer9_out_5_0_V_d0 { O 14 vector } layer9_out_5_0_V_address1 { O 6 vector } layer9_out_5_0_V_ce1 { O 1 bit } layer9_out_5_0_V_we1 { O 1 bit } layer9_out_5_0_V_d1 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'layer9_out_5_0_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1331 \
    name layer9_out_6_0_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename layer9_out_6_0_V \
    op interface \
    ports { layer9_out_6_0_V_address0 { O 6 vector } layer9_out_6_0_V_ce0 { O 1 bit } layer9_out_6_0_V_we0 { O 1 bit } layer9_out_6_0_V_d0 { O 14 vector } layer9_out_6_0_V_address1 { O 6 vector } layer9_out_6_0_V_ce1 { O 1 bit } layer9_out_6_0_V_we1 { O 1 bit } layer9_out_6_0_V_d1 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'layer9_out_6_0_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1332 \
    name layer9_out_7_0_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename layer9_out_7_0_V \
    op interface \
    ports { layer9_out_7_0_V_address0 { O 6 vector } layer9_out_7_0_V_ce0 { O 1 bit } layer9_out_7_0_V_we0 { O 1 bit } layer9_out_7_0_V_d0 { O 14 vector } layer9_out_7_0_V_address1 { O 6 vector } layer9_out_7_0_V_ce1 { O 1 bit } layer9_out_7_0_V_we1 { O 1 bit } layer9_out_7_0_V_d1 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'layer9_out_7_0_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1333 \
    name layer9_out_8_0_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename layer9_out_8_0_V \
    op interface \
    ports { layer9_out_8_0_V_address0 { O 6 vector } layer9_out_8_0_V_ce0 { O 1 bit } layer9_out_8_0_V_we0 { O 1 bit } layer9_out_8_0_V_d0 { O 14 vector } layer9_out_8_0_V_address1 { O 6 vector } layer9_out_8_0_V_ce1 { O 1 bit } layer9_out_8_0_V_we1 { O 1 bit } layer9_out_8_0_V_d1 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'layer9_out_8_0_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1334 \
    name layer9_out_9_0_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename layer9_out_9_0_V \
    op interface \
    ports { layer9_out_9_0_V_address0 { O 6 vector } layer9_out_9_0_V_ce0 { O 1 bit } layer9_out_9_0_V_we0 { O 1 bit } layer9_out_9_0_V_d0 { O 14 vector } layer9_out_9_0_V_address1 { O 6 vector } layer9_out_9_0_V_ce1 { O 1 bit } layer9_out_9_0_V_we1 { O 1 bit } layer9_out_9_0_V_d1 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'layer9_out_9_0_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1335 \
    name layer9_out_10_0_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename layer9_out_10_0_V \
    op interface \
    ports { layer9_out_10_0_V_address0 { O 6 vector } layer9_out_10_0_V_ce0 { O 1 bit } layer9_out_10_0_V_we0 { O 1 bit } layer9_out_10_0_V_d0 { O 14 vector } layer9_out_10_0_V_address1 { O 6 vector } layer9_out_10_0_V_ce1 { O 1 bit } layer9_out_10_0_V_we1 { O 1 bit } layer9_out_10_0_V_d1 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'layer9_out_10_0_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1336 \
    name edge_attr_aggr_0_0_1_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_attr_aggr_0_0_1_V \
    op interface \
    ports { edge_attr_aggr_0_0_1_V_address0 { O 6 vector } edge_attr_aggr_0_0_1_V_ce0 { O 1 bit } edge_attr_aggr_0_0_1_V_q0 { I 14 vector } edge_attr_aggr_0_0_1_V_address1 { O 6 vector } edge_attr_aggr_0_0_1_V_ce1 { O 1 bit } edge_attr_aggr_0_0_1_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_aggr_0_0_1_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1337 \
    name edge_attr_aggr_0_1_1_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_attr_aggr_0_1_1_V \
    op interface \
    ports { edge_attr_aggr_0_1_1_V_address0 { O 6 vector } edge_attr_aggr_0_1_1_V_ce0 { O 1 bit } edge_attr_aggr_0_1_1_V_q0 { I 14 vector } edge_attr_aggr_0_1_1_V_address1 { O 6 vector } edge_attr_aggr_0_1_1_V_ce1 { O 1 bit } edge_attr_aggr_0_1_1_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_aggr_0_1_1_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1338 \
    name edge_attr_aggr_0_2_1_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_attr_aggr_0_2_1_V \
    op interface \
    ports { edge_attr_aggr_0_2_1_V_address0 { O 6 vector } edge_attr_aggr_0_2_1_V_ce0 { O 1 bit } edge_attr_aggr_0_2_1_V_q0 { I 14 vector } edge_attr_aggr_0_2_1_V_address1 { O 6 vector } edge_attr_aggr_0_2_1_V_ce1 { O 1 bit } edge_attr_aggr_0_2_1_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_aggr_0_2_1_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1339 \
    name edge_attr_aggr_0_3_1_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_attr_aggr_0_3_1_V \
    op interface \
    ports { edge_attr_aggr_0_3_1_V_address0 { O 6 vector } edge_attr_aggr_0_3_1_V_ce0 { O 1 bit } edge_attr_aggr_0_3_1_V_q0 { I 14 vector } edge_attr_aggr_0_3_1_V_address1 { O 6 vector } edge_attr_aggr_0_3_1_V_ce1 { O 1 bit } edge_attr_aggr_0_3_1_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_aggr_0_3_1_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1340 \
    name edge_attr_aggr_1_0_1_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_attr_aggr_1_0_1_V \
    op interface \
    ports { edge_attr_aggr_1_0_1_V_address0 { O 6 vector } edge_attr_aggr_1_0_1_V_ce0 { O 1 bit } edge_attr_aggr_1_0_1_V_q0 { I 14 vector } edge_attr_aggr_1_0_1_V_address1 { O 6 vector } edge_attr_aggr_1_0_1_V_ce1 { O 1 bit } edge_attr_aggr_1_0_1_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_aggr_1_0_1_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1341 \
    name edge_attr_aggr_1_1_1_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_attr_aggr_1_1_1_V \
    op interface \
    ports { edge_attr_aggr_1_1_1_V_address0 { O 6 vector } edge_attr_aggr_1_1_1_V_ce0 { O 1 bit } edge_attr_aggr_1_1_1_V_q0 { I 14 vector } edge_attr_aggr_1_1_1_V_address1 { O 6 vector } edge_attr_aggr_1_1_1_V_ce1 { O 1 bit } edge_attr_aggr_1_1_1_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_aggr_1_1_1_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1342 \
    name edge_attr_aggr_1_2_1_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_attr_aggr_1_2_1_V \
    op interface \
    ports { edge_attr_aggr_1_2_1_V_address0 { O 6 vector } edge_attr_aggr_1_2_1_V_ce0 { O 1 bit } edge_attr_aggr_1_2_1_V_q0 { I 14 vector } edge_attr_aggr_1_2_1_V_address1 { O 6 vector } edge_attr_aggr_1_2_1_V_ce1 { O 1 bit } edge_attr_aggr_1_2_1_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_aggr_1_2_1_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1343 \
    name edge_attr_aggr_1_3_1_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_attr_aggr_1_3_1_V \
    op interface \
    ports { edge_attr_aggr_1_3_1_V_address0 { O 6 vector } edge_attr_aggr_1_3_1_V_ce0 { O 1 bit } edge_attr_aggr_1_3_1_V_q0 { I 14 vector } edge_attr_aggr_1_3_1_V_address1 { O 6 vector } edge_attr_aggr_1_3_1_V_ce1 { O 1 bit } edge_attr_aggr_1_3_1_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_aggr_1_3_1_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1344 \
    name edge_attr_aggr_2_0_1_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_attr_aggr_2_0_1_V \
    op interface \
    ports { edge_attr_aggr_2_0_1_V_address0 { O 6 vector } edge_attr_aggr_2_0_1_V_ce0 { O 1 bit } edge_attr_aggr_2_0_1_V_q0 { I 14 vector } edge_attr_aggr_2_0_1_V_address1 { O 6 vector } edge_attr_aggr_2_0_1_V_ce1 { O 1 bit } edge_attr_aggr_2_0_1_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_aggr_2_0_1_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1345 \
    name edge_attr_aggr_2_1_1_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_attr_aggr_2_1_1_V \
    op interface \
    ports { edge_attr_aggr_2_1_1_V_address0 { O 6 vector } edge_attr_aggr_2_1_1_V_ce0 { O 1 bit } edge_attr_aggr_2_1_1_V_q0 { I 14 vector } edge_attr_aggr_2_1_1_V_address1 { O 6 vector } edge_attr_aggr_2_1_1_V_ce1 { O 1 bit } edge_attr_aggr_2_1_1_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_aggr_2_1_1_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1346 \
    name edge_attr_aggr_2_2_1_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_attr_aggr_2_2_1_V \
    op interface \
    ports { edge_attr_aggr_2_2_1_V_address0 { O 6 vector } edge_attr_aggr_2_2_1_V_ce0 { O 1 bit } edge_attr_aggr_2_2_1_V_q0 { I 14 vector } edge_attr_aggr_2_2_1_V_address1 { O 6 vector } edge_attr_aggr_2_2_1_V_ce1 { O 1 bit } edge_attr_aggr_2_2_1_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_aggr_2_2_1_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1347 \
    name edge_attr_aggr_2_3_1_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_attr_aggr_2_3_1_V \
    op interface \
    ports { edge_attr_aggr_2_3_1_V_address0 { O 6 vector } edge_attr_aggr_2_3_1_V_ce0 { O 1 bit } edge_attr_aggr_2_3_1_V_q0 { I 14 vector } edge_attr_aggr_2_3_1_V_address1 { O 6 vector } edge_attr_aggr_2_3_1_V_ce1 { O 1 bit } edge_attr_aggr_2_3_1_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_aggr_2_3_1_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1348 \
    name edge_attr_aggr_3_0_1_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_attr_aggr_3_0_1_V \
    op interface \
    ports { edge_attr_aggr_3_0_1_V_address0 { O 6 vector } edge_attr_aggr_3_0_1_V_ce0 { O 1 bit } edge_attr_aggr_3_0_1_V_q0 { I 14 vector } edge_attr_aggr_3_0_1_V_address1 { O 6 vector } edge_attr_aggr_3_0_1_V_ce1 { O 1 bit } edge_attr_aggr_3_0_1_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_aggr_3_0_1_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1349 \
    name edge_attr_aggr_3_1_1_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_attr_aggr_3_1_1_V \
    op interface \
    ports { edge_attr_aggr_3_1_1_V_address0 { O 6 vector } edge_attr_aggr_3_1_1_V_ce0 { O 1 bit } edge_attr_aggr_3_1_1_V_q0 { I 14 vector } edge_attr_aggr_3_1_1_V_address1 { O 6 vector } edge_attr_aggr_3_1_1_V_ce1 { O 1 bit } edge_attr_aggr_3_1_1_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_aggr_3_1_1_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1350 \
    name edge_attr_aggr_3_2_1_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_attr_aggr_3_2_1_V \
    op interface \
    ports { edge_attr_aggr_3_2_1_V_address0 { O 6 vector } edge_attr_aggr_3_2_1_V_ce0 { O 1 bit } edge_attr_aggr_3_2_1_V_q0 { I 14 vector } edge_attr_aggr_3_2_1_V_address1 { O 6 vector } edge_attr_aggr_3_2_1_V_ce1 { O 1 bit } edge_attr_aggr_3_2_1_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_aggr_3_2_1_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1351 \
    name edge_attr_aggr_3_3_1_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_attr_aggr_3_3_1_V \
    op interface \
    ports { edge_attr_aggr_3_3_1_V_address0 { O 6 vector } edge_attr_aggr_3_3_1_V_ce0 { O 1 bit } edge_attr_aggr_3_3_1_V_q0 { I 14 vector } edge_attr_aggr_3_3_1_V_address1 { O 6 vector } edge_attr_aggr_3_3_1_V_ce1 { O 1 bit } edge_attr_aggr_3_3_1_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_aggr_3_3_1_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1352 \
    name edge_attr_aggr_4_0_1_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_attr_aggr_4_0_1_V \
    op interface \
    ports { edge_attr_aggr_4_0_1_V_address0 { O 6 vector } edge_attr_aggr_4_0_1_V_ce0 { O 1 bit } edge_attr_aggr_4_0_1_V_q0 { I 14 vector } edge_attr_aggr_4_0_1_V_address1 { O 6 vector } edge_attr_aggr_4_0_1_V_ce1 { O 1 bit } edge_attr_aggr_4_0_1_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_aggr_4_0_1_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1353 \
    name edge_attr_aggr_4_1_1_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_attr_aggr_4_1_1_V \
    op interface \
    ports { edge_attr_aggr_4_1_1_V_address0 { O 6 vector } edge_attr_aggr_4_1_1_V_ce0 { O 1 bit } edge_attr_aggr_4_1_1_V_q0 { I 14 vector } edge_attr_aggr_4_1_1_V_address1 { O 6 vector } edge_attr_aggr_4_1_1_V_ce1 { O 1 bit } edge_attr_aggr_4_1_1_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_aggr_4_1_1_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1354 \
    name edge_attr_aggr_4_2_1_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_attr_aggr_4_2_1_V \
    op interface \
    ports { edge_attr_aggr_4_2_1_V_address0 { O 6 vector } edge_attr_aggr_4_2_1_V_ce0 { O 1 bit } edge_attr_aggr_4_2_1_V_q0 { I 14 vector } edge_attr_aggr_4_2_1_V_address1 { O 6 vector } edge_attr_aggr_4_2_1_V_ce1 { O 1 bit } edge_attr_aggr_4_2_1_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_aggr_4_2_1_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1355 \
    name edge_attr_aggr_4_3_1_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_attr_aggr_4_3_1_V \
    op interface \
    ports { edge_attr_aggr_4_3_1_V_address0 { O 6 vector } edge_attr_aggr_4_3_1_V_ce0 { O 1 bit } edge_attr_aggr_4_3_1_V_q0 { I 14 vector } edge_attr_aggr_4_3_1_V_address1 { O 6 vector } edge_attr_aggr_4_3_1_V_ce1 { O 1 bit } edge_attr_aggr_4_3_1_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_aggr_4_3_1_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1356 \
    name edge_attr_aggr_5_0_1_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_attr_aggr_5_0_1_V \
    op interface \
    ports { edge_attr_aggr_5_0_1_V_address0 { O 6 vector } edge_attr_aggr_5_0_1_V_ce0 { O 1 bit } edge_attr_aggr_5_0_1_V_q0 { I 14 vector } edge_attr_aggr_5_0_1_V_address1 { O 6 vector } edge_attr_aggr_5_0_1_V_ce1 { O 1 bit } edge_attr_aggr_5_0_1_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_aggr_5_0_1_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1357 \
    name edge_attr_aggr_5_1_1_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_attr_aggr_5_1_1_V \
    op interface \
    ports { edge_attr_aggr_5_1_1_V_address0 { O 6 vector } edge_attr_aggr_5_1_1_V_ce0 { O 1 bit } edge_attr_aggr_5_1_1_V_q0 { I 14 vector } edge_attr_aggr_5_1_1_V_address1 { O 6 vector } edge_attr_aggr_5_1_1_V_ce1 { O 1 bit } edge_attr_aggr_5_1_1_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_aggr_5_1_1_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1358 \
    name edge_attr_aggr_5_2_1_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_attr_aggr_5_2_1_V \
    op interface \
    ports { edge_attr_aggr_5_2_1_V_address0 { O 6 vector } edge_attr_aggr_5_2_1_V_ce0 { O 1 bit } edge_attr_aggr_5_2_1_V_q0 { I 14 vector } edge_attr_aggr_5_2_1_V_address1 { O 6 vector } edge_attr_aggr_5_2_1_V_ce1 { O 1 bit } edge_attr_aggr_5_2_1_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_aggr_5_2_1_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1359 \
    name edge_attr_aggr_5_3_1_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_attr_aggr_5_3_1_V \
    op interface \
    ports { edge_attr_aggr_5_3_1_V_address0 { O 6 vector } edge_attr_aggr_5_3_1_V_ce0 { O 1 bit } edge_attr_aggr_5_3_1_V_q0 { I 14 vector } edge_attr_aggr_5_3_1_V_address1 { O 6 vector } edge_attr_aggr_5_3_1_V_ce1 { O 1 bit } edge_attr_aggr_5_3_1_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_aggr_5_3_1_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1360 \
    name edge_attr_aggr_6_0_1_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_attr_aggr_6_0_1_V \
    op interface \
    ports { edge_attr_aggr_6_0_1_V_address0 { O 6 vector } edge_attr_aggr_6_0_1_V_ce0 { O 1 bit } edge_attr_aggr_6_0_1_V_q0 { I 14 vector } edge_attr_aggr_6_0_1_V_address1 { O 6 vector } edge_attr_aggr_6_0_1_V_ce1 { O 1 bit } edge_attr_aggr_6_0_1_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_aggr_6_0_1_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1361 \
    name edge_attr_aggr_6_1_1_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_attr_aggr_6_1_1_V \
    op interface \
    ports { edge_attr_aggr_6_1_1_V_address0 { O 6 vector } edge_attr_aggr_6_1_1_V_ce0 { O 1 bit } edge_attr_aggr_6_1_1_V_q0 { I 14 vector } edge_attr_aggr_6_1_1_V_address1 { O 6 vector } edge_attr_aggr_6_1_1_V_ce1 { O 1 bit } edge_attr_aggr_6_1_1_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_aggr_6_1_1_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1362 \
    name edge_attr_aggr_6_2_1_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_attr_aggr_6_2_1_V \
    op interface \
    ports { edge_attr_aggr_6_2_1_V_address0 { O 6 vector } edge_attr_aggr_6_2_1_V_ce0 { O 1 bit } edge_attr_aggr_6_2_1_V_q0 { I 14 vector } edge_attr_aggr_6_2_1_V_address1 { O 6 vector } edge_attr_aggr_6_2_1_V_ce1 { O 1 bit } edge_attr_aggr_6_2_1_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_aggr_6_2_1_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1363 \
    name edge_attr_aggr_6_3_1_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_attr_aggr_6_3_1_V \
    op interface \
    ports { edge_attr_aggr_6_3_1_V_address0 { O 6 vector } edge_attr_aggr_6_3_1_V_ce0 { O 1 bit } edge_attr_aggr_6_3_1_V_q0 { I 14 vector } edge_attr_aggr_6_3_1_V_address1 { O 6 vector } edge_attr_aggr_6_3_1_V_ce1 { O 1 bit } edge_attr_aggr_6_3_1_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_aggr_6_3_1_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1364 \
    name edge_attr_aggr_7_0_1_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_attr_aggr_7_0_1_V \
    op interface \
    ports { edge_attr_aggr_7_0_1_V_address0 { O 6 vector } edge_attr_aggr_7_0_1_V_ce0 { O 1 bit } edge_attr_aggr_7_0_1_V_q0 { I 14 vector } edge_attr_aggr_7_0_1_V_address1 { O 6 vector } edge_attr_aggr_7_0_1_V_ce1 { O 1 bit } edge_attr_aggr_7_0_1_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_aggr_7_0_1_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1365 \
    name edge_attr_aggr_7_1_1_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_attr_aggr_7_1_1_V \
    op interface \
    ports { edge_attr_aggr_7_1_1_V_address0 { O 6 vector } edge_attr_aggr_7_1_1_V_ce0 { O 1 bit } edge_attr_aggr_7_1_1_V_q0 { I 14 vector } edge_attr_aggr_7_1_1_V_address1 { O 6 vector } edge_attr_aggr_7_1_1_V_ce1 { O 1 bit } edge_attr_aggr_7_1_1_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_aggr_7_1_1_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1366 \
    name edge_attr_aggr_7_2_1_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_attr_aggr_7_2_1_V \
    op interface \
    ports { edge_attr_aggr_7_2_1_V_address0 { O 6 vector } edge_attr_aggr_7_2_1_V_ce0 { O 1 bit } edge_attr_aggr_7_2_1_V_q0 { I 14 vector } edge_attr_aggr_7_2_1_V_address1 { O 6 vector } edge_attr_aggr_7_2_1_V_ce1 { O 1 bit } edge_attr_aggr_7_2_1_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_aggr_7_2_1_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1367 \
    name edge_attr_aggr_7_3_1_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_attr_aggr_7_3_1_V \
    op interface \
    ports { edge_attr_aggr_7_3_1_V_address0 { O 6 vector } edge_attr_aggr_7_3_1_V_ce0 { O 1 bit } edge_attr_aggr_7_3_1_V_q0 { I 14 vector } edge_attr_aggr_7_3_1_V_address1 { O 6 vector } edge_attr_aggr_7_3_1_V_ce1 { O 1 bit } edge_attr_aggr_7_3_1_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_aggr_7_3_1_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1368 \
    name edge_attr_aggr_8_0_1_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_attr_aggr_8_0_1_V \
    op interface \
    ports { edge_attr_aggr_8_0_1_V_address0 { O 6 vector } edge_attr_aggr_8_0_1_V_ce0 { O 1 bit } edge_attr_aggr_8_0_1_V_q0 { I 14 vector } edge_attr_aggr_8_0_1_V_address1 { O 6 vector } edge_attr_aggr_8_0_1_V_ce1 { O 1 bit } edge_attr_aggr_8_0_1_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_aggr_8_0_1_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1369 \
    name edge_attr_aggr_8_1_1_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_attr_aggr_8_1_1_V \
    op interface \
    ports { edge_attr_aggr_8_1_1_V_address0 { O 6 vector } edge_attr_aggr_8_1_1_V_ce0 { O 1 bit } edge_attr_aggr_8_1_1_V_q0 { I 14 vector } edge_attr_aggr_8_1_1_V_address1 { O 6 vector } edge_attr_aggr_8_1_1_V_ce1 { O 1 bit } edge_attr_aggr_8_1_1_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_aggr_8_1_1_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1370 \
    name edge_attr_aggr_8_2_1_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_attr_aggr_8_2_1_V \
    op interface \
    ports { edge_attr_aggr_8_2_1_V_address0 { O 6 vector } edge_attr_aggr_8_2_1_V_ce0 { O 1 bit } edge_attr_aggr_8_2_1_V_q0 { I 14 vector } edge_attr_aggr_8_2_1_V_address1 { O 6 vector } edge_attr_aggr_8_2_1_V_ce1 { O 1 bit } edge_attr_aggr_8_2_1_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_aggr_8_2_1_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1371 \
    name edge_attr_aggr_8_3_1_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_attr_aggr_8_3_1_V \
    op interface \
    ports { edge_attr_aggr_8_3_1_V_address0 { O 6 vector } edge_attr_aggr_8_3_1_V_ce0 { O 1 bit } edge_attr_aggr_8_3_1_V_q0 { I 14 vector } edge_attr_aggr_8_3_1_V_address1 { O 6 vector } edge_attr_aggr_8_3_1_V_ce1 { O 1 bit } edge_attr_aggr_8_3_1_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_aggr_8_3_1_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1372 \
    name edge_attr_aggr_9_0_1_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_attr_aggr_9_0_1_V \
    op interface \
    ports { edge_attr_aggr_9_0_1_V_address0 { O 6 vector } edge_attr_aggr_9_0_1_V_ce0 { O 1 bit } edge_attr_aggr_9_0_1_V_q0 { I 14 vector } edge_attr_aggr_9_0_1_V_address1 { O 6 vector } edge_attr_aggr_9_0_1_V_ce1 { O 1 bit } edge_attr_aggr_9_0_1_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_aggr_9_0_1_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1373 \
    name edge_attr_aggr_9_1_1_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_attr_aggr_9_1_1_V \
    op interface \
    ports { edge_attr_aggr_9_1_1_V_address0 { O 6 vector } edge_attr_aggr_9_1_1_V_ce0 { O 1 bit } edge_attr_aggr_9_1_1_V_q0 { I 14 vector } edge_attr_aggr_9_1_1_V_address1 { O 6 vector } edge_attr_aggr_9_1_1_V_ce1 { O 1 bit } edge_attr_aggr_9_1_1_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_aggr_9_1_1_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1374 \
    name edge_attr_aggr_9_2_1_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_attr_aggr_9_2_1_V \
    op interface \
    ports { edge_attr_aggr_9_2_1_V_address0 { O 6 vector } edge_attr_aggr_9_2_1_V_ce0 { O 1 bit } edge_attr_aggr_9_2_1_V_q0 { I 14 vector } edge_attr_aggr_9_2_1_V_address1 { O 6 vector } edge_attr_aggr_9_2_1_V_ce1 { O 1 bit } edge_attr_aggr_9_2_1_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_aggr_9_2_1_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1375 \
    name edge_attr_aggr_9_3_1_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_attr_aggr_9_3_1_V \
    op interface \
    ports { edge_attr_aggr_9_3_1_V_address0 { O 6 vector } edge_attr_aggr_9_3_1_V_ce0 { O 1 bit } edge_attr_aggr_9_3_1_V_q0 { I 14 vector } edge_attr_aggr_9_3_1_V_address1 { O 6 vector } edge_attr_aggr_9_3_1_V_ce1 { O 1 bit } edge_attr_aggr_9_3_1_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_aggr_9_3_1_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1376 \
    name edge_attr_aggr_10_0_1_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_attr_aggr_10_0_1_V \
    op interface \
    ports { edge_attr_aggr_10_0_1_V_address0 { O 6 vector } edge_attr_aggr_10_0_1_V_ce0 { O 1 bit } edge_attr_aggr_10_0_1_V_q0 { I 14 vector } edge_attr_aggr_10_0_1_V_address1 { O 6 vector } edge_attr_aggr_10_0_1_V_ce1 { O 1 bit } edge_attr_aggr_10_0_1_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_aggr_10_0_1_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1377 \
    name edge_attr_aggr_10_1_1_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_attr_aggr_10_1_1_V \
    op interface \
    ports { edge_attr_aggr_10_1_1_V_address0 { O 6 vector } edge_attr_aggr_10_1_1_V_ce0 { O 1 bit } edge_attr_aggr_10_1_1_V_q0 { I 14 vector } edge_attr_aggr_10_1_1_V_address1 { O 6 vector } edge_attr_aggr_10_1_1_V_ce1 { O 1 bit } edge_attr_aggr_10_1_1_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_aggr_10_1_1_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1378 \
    name edge_attr_aggr_10_2_1_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_attr_aggr_10_2_1_V \
    op interface \
    ports { edge_attr_aggr_10_2_1_V_address0 { O 6 vector } edge_attr_aggr_10_2_1_V_ce0 { O 1 bit } edge_attr_aggr_10_2_1_V_q0 { I 14 vector } edge_attr_aggr_10_2_1_V_address1 { O 6 vector } edge_attr_aggr_10_2_1_V_ce1 { O 1 bit } edge_attr_aggr_10_2_1_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_aggr_10_2_1_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1379 \
    name edge_attr_aggr_10_3_1_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_attr_aggr_10_3_1_V \
    op interface \
    ports { edge_attr_aggr_10_3_1_V_address0 { O 6 vector } edge_attr_aggr_10_3_1_V_ce0 { O 1 bit } edge_attr_aggr_10_3_1_V_q0 { I 14 vector } edge_attr_aggr_10_3_1_V_address1 { O 6 vector } edge_attr_aggr_10_3_1_V_ce1 { O 1 bit } edge_attr_aggr_10_3_1_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_aggr_10_3_1_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1380 \
    name edge_attr_aggr_11_0_1_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_attr_aggr_11_0_1_V \
    op interface \
    ports { edge_attr_aggr_11_0_1_V_address0 { O 6 vector } edge_attr_aggr_11_0_1_V_ce0 { O 1 bit } edge_attr_aggr_11_0_1_V_q0 { I 14 vector } edge_attr_aggr_11_0_1_V_address1 { O 6 vector } edge_attr_aggr_11_0_1_V_ce1 { O 1 bit } edge_attr_aggr_11_0_1_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_aggr_11_0_1_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1381 \
    name edge_attr_aggr_11_1_1_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_attr_aggr_11_1_1_V \
    op interface \
    ports { edge_attr_aggr_11_1_1_V_address0 { O 6 vector } edge_attr_aggr_11_1_1_V_ce0 { O 1 bit } edge_attr_aggr_11_1_1_V_q0 { I 14 vector } edge_attr_aggr_11_1_1_V_address1 { O 6 vector } edge_attr_aggr_11_1_1_V_ce1 { O 1 bit } edge_attr_aggr_11_1_1_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_aggr_11_1_1_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1382 \
    name edge_attr_aggr_11_2_1_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_attr_aggr_11_2_1_V \
    op interface \
    ports { edge_attr_aggr_11_2_1_V_address0 { O 6 vector } edge_attr_aggr_11_2_1_V_ce0 { O 1 bit } edge_attr_aggr_11_2_1_V_q0 { I 14 vector } edge_attr_aggr_11_2_1_V_address1 { O 6 vector } edge_attr_aggr_11_2_1_V_ce1 { O 1 bit } edge_attr_aggr_11_2_1_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_aggr_11_2_1_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1383 \
    name edge_attr_aggr_11_3_1_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_attr_aggr_11_3_1_V \
    op interface \
    ports { edge_attr_aggr_11_3_1_V_address0 { O 6 vector } edge_attr_aggr_11_3_1_V_ce0 { O 1 bit } edge_attr_aggr_11_3_1_V_q0 { I 14 vector } edge_attr_aggr_11_3_1_V_address1 { O 6 vector } edge_attr_aggr_11_3_1_V_ce1 { O 1 bit } edge_attr_aggr_11_3_1_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_aggr_11_3_1_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1384 \
    name edge_attr_aggr_12_0_1_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_attr_aggr_12_0_1_V \
    op interface \
    ports { edge_attr_aggr_12_0_1_V_address0 { O 6 vector } edge_attr_aggr_12_0_1_V_ce0 { O 1 bit } edge_attr_aggr_12_0_1_V_q0 { I 14 vector } edge_attr_aggr_12_0_1_V_address1 { O 6 vector } edge_attr_aggr_12_0_1_V_ce1 { O 1 bit } edge_attr_aggr_12_0_1_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_aggr_12_0_1_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1385 \
    name edge_attr_aggr_12_1_1_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_attr_aggr_12_1_1_V \
    op interface \
    ports { edge_attr_aggr_12_1_1_V_address0 { O 6 vector } edge_attr_aggr_12_1_1_V_ce0 { O 1 bit } edge_attr_aggr_12_1_1_V_q0 { I 14 vector } edge_attr_aggr_12_1_1_V_address1 { O 6 vector } edge_attr_aggr_12_1_1_V_ce1 { O 1 bit } edge_attr_aggr_12_1_1_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_aggr_12_1_1_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1386 \
    name edge_attr_aggr_12_2_1_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_attr_aggr_12_2_1_V \
    op interface \
    ports { edge_attr_aggr_12_2_1_V_address0 { O 6 vector } edge_attr_aggr_12_2_1_V_ce0 { O 1 bit } edge_attr_aggr_12_2_1_V_q0 { I 14 vector } edge_attr_aggr_12_2_1_V_address1 { O 6 vector } edge_attr_aggr_12_2_1_V_ce1 { O 1 bit } edge_attr_aggr_12_2_1_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_aggr_12_2_1_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1387 \
    name edge_attr_aggr_12_3_1_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_attr_aggr_12_3_1_V \
    op interface \
    ports { edge_attr_aggr_12_3_1_V_address0 { O 6 vector } edge_attr_aggr_12_3_1_V_ce0 { O 1 bit } edge_attr_aggr_12_3_1_V_q0 { I 14 vector } edge_attr_aggr_12_3_1_V_address1 { O 6 vector } edge_attr_aggr_12_3_1_V_ce1 { O 1 bit } edge_attr_aggr_12_3_1_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_aggr_12_3_1_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1388 \
    name layer9_out_1_1_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename layer9_out_1_1_V \
    op interface \
    ports { layer9_out_1_1_V_address0 { O 6 vector } layer9_out_1_1_V_ce0 { O 1 bit } layer9_out_1_1_V_we0 { O 1 bit } layer9_out_1_1_V_d0 { O 14 vector } layer9_out_1_1_V_address1 { O 6 vector } layer9_out_1_1_V_ce1 { O 1 bit } layer9_out_1_1_V_we1 { O 1 bit } layer9_out_1_1_V_d1 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'layer9_out_1_1_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1389 \
    name layer9_out_2_1_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename layer9_out_2_1_V \
    op interface \
    ports { layer9_out_2_1_V_address0 { O 6 vector } layer9_out_2_1_V_ce0 { O 1 bit } layer9_out_2_1_V_we0 { O 1 bit } layer9_out_2_1_V_d0 { O 14 vector } layer9_out_2_1_V_address1 { O 6 vector } layer9_out_2_1_V_ce1 { O 1 bit } layer9_out_2_1_V_we1 { O 1 bit } layer9_out_2_1_V_d1 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'layer9_out_2_1_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1390 \
    name layer9_out_3_1_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename layer9_out_3_1_V \
    op interface \
    ports { layer9_out_3_1_V_address0 { O 6 vector } layer9_out_3_1_V_ce0 { O 1 bit } layer9_out_3_1_V_we0 { O 1 bit } layer9_out_3_1_V_d0 { O 14 vector } layer9_out_3_1_V_address1 { O 6 vector } layer9_out_3_1_V_ce1 { O 1 bit } layer9_out_3_1_V_we1 { O 1 bit } layer9_out_3_1_V_d1 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'layer9_out_3_1_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1391 \
    name layer9_out_4_1_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename layer9_out_4_1_V \
    op interface \
    ports { layer9_out_4_1_V_address0 { O 6 vector } layer9_out_4_1_V_ce0 { O 1 bit } layer9_out_4_1_V_we0 { O 1 bit } layer9_out_4_1_V_d0 { O 14 vector } layer9_out_4_1_V_address1 { O 6 vector } layer9_out_4_1_V_ce1 { O 1 bit } layer9_out_4_1_V_we1 { O 1 bit } layer9_out_4_1_V_d1 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'layer9_out_4_1_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1392 \
    name layer9_out_5_1_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename layer9_out_5_1_V \
    op interface \
    ports { layer9_out_5_1_V_address0 { O 6 vector } layer9_out_5_1_V_ce0 { O 1 bit } layer9_out_5_1_V_we0 { O 1 bit } layer9_out_5_1_V_d0 { O 14 vector } layer9_out_5_1_V_address1 { O 6 vector } layer9_out_5_1_V_ce1 { O 1 bit } layer9_out_5_1_V_we1 { O 1 bit } layer9_out_5_1_V_d1 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'layer9_out_5_1_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1393 \
    name layer9_out_6_1_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename layer9_out_6_1_V \
    op interface \
    ports { layer9_out_6_1_V_address0 { O 6 vector } layer9_out_6_1_V_ce0 { O 1 bit } layer9_out_6_1_V_we0 { O 1 bit } layer9_out_6_1_V_d0 { O 14 vector } layer9_out_6_1_V_address1 { O 6 vector } layer9_out_6_1_V_ce1 { O 1 bit } layer9_out_6_1_V_we1 { O 1 bit } layer9_out_6_1_V_d1 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'layer9_out_6_1_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1394 \
    name layer9_out_7_1_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename layer9_out_7_1_V \
    op interface \
    ports { layer9_out_7_1_V_address0 { O 6 vector } layer9_out_7_1_V_ce0 { O 1 bit } layer9_out_7_1_V_we0 { O 1 bit } layer9_out_7_1_V_d0 { O 14 vector } layer9_out_7_1_V_address1 { O 6 vector } layer9_out_7_1_V_ce1 { O 1 bit } layer9_out_7_1_V_we1 { O 1 bit } layer9_out_7_1_V_d1 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'layer9_out_7_1_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1395 \
    name layer9_out_8_1_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename layer9_out_8_1_V \
    op interface \
    ports { layer9_out_8_1_V_address0 { O 6 vector } layer9_out_8_1_V_ce0 { O 1 bit } layer9_out_8_1_V_we0 { O 1 bit } layer9_out_8_1_V_d0 { O 14 vector } layer9_out_8_1_V_address1 { O 6 vector } layer9_out_8_1_V_ce1 { O 1 bit } layer9_out_8_1_V_we1 { O 1 bit } layer9_out_8_1_V_d1 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'layer9_out_8_1_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1396 \
    name layer9_out_9_1_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename layer9_out_9_1_V \
    op interface \
    ports { layer9_out_9_1_V_address0 { O 6 vector } layer9_out_9_1_V_ce0 { O 1 bit } layer9_out_9_1_V_we0 { O 1 bit } layer9_out_9_1_V_d0 { O 14 vector } layer9_out_9_1_V_address1 { O 6 vector } layer9_out_9_1_V_ce1 { O 1 bit } layer9_out_9_1_V_we1 { O 1 bit } layer9_out_9_1_V_d1 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'layer9_out_9_1_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1397 \
    name layer9_out_10_1_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename layer9_out_10_1_V \
    op interface \
    ports { layer9_out_10_1_V_address0 { O 6 vector } layer9_out_10_1_V_ce0 { O 1 bit } layer9_out_10_1_V_we0 { O 1 bit } layer9_out_10_1_V_d0 { O 14 vector } layer9_out_10_1_V_address1 { O 6 vector } layer9_out_10_1_V_ce1 { O 1 bit } layer9_out_10_1_V_we1 { O 1 bit } layer9_out_10_1_V_d1 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'layer9_out_10_1_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1398 \
    name edge_attr_aggr_0_0_2_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_attr_aggr_0_0_2_V \
    op interface \
    ports { edge_attr_aggr_0_0_2_V_address0 { O 6 vector } edge_attr_aggr_0_0_2_V_ce0 { O 1 bit } edge_attr_aggr_0_0_2_V_q0 { I 14 vector } edge_attr_aggr_0_0_2_V_address1 { O 6 vector } edge_attr_aggr_0_0_2_V_ce1 { O 1 bit } edge_attr_aggr_0_0_2_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_aggr_0_0_2_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1399 \
    name edge_attr_aggr_0_1_2_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_attr_aggr_0_1_2_V \
    op interface \
    ports { edge_attr_aggr_0_1_2_V_address0 { O 6 vector } edge_attr_aggr_0_1_2_V_ce0 { O 1 bit } edge_attr_aggr_0_1_2_V_q0 { I 14 vector } edge_attr_aggr_0_1_2_V_address1 { O 6 vector } edge_attr_aggr_0_1_2_V_ce1 { O 1 bit } edge_attr_aggr_0_1_2_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_aggr_0_1_2_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1400 \
    name edge_attr_aggr_0_2_2_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_attr_aggr_0_2_2_V \
    op interface \
    ports { edge_attr_aggr_0_2_2_V_address0 { O 6 vector } edge_attr_aggr_0_2_2_V_ce0 { O 1 bit } edge_attr_aggr_0_2_2_V_q0 { I 14 vector } edge_attr_aggr_0_2_2_V_address1 { O 6 vector } edge_attr_aggr_0_2_2_V_ce1 { O 1 bit } edge_attr_aggr_0_2_2_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_aggr_0_2_2_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1401 \
    name edge_attr_aggr_0_3_2_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_attr_aggr_0_3_2_V \
    op interface \
    ports { edge_attr_aggr_0_3_2_V_address0 { O 6 vector } edge_attr_aggr_0_3_2_V_ce0 { O 1 bit } edge_attr_aggr_0_3_2_V_q0 { I 14 vector } edge_attr_aggr_0_3_2_V_address1 { O 6 vector } edge_attr_aggr_0_3_2_V_ce1 { O 1 bit } edge_attr_aggr_0_3_2_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_aggr_0_3_2_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1402 \
    name edge_attr_aggr_1_0_2_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_attr_aggr_1_0_2_V \
    op interface \
    ports { edge_attr_aggr_1_0_2_V_address0 { O 6 vector } edge_attr_aggr_1_0_2_V_ce0 { O 1 bit } edge_attr_aggr_1_0_2_V_q0 { I 14 vector } edge_attr_aggr_1_0_2_V_address1 { O 6 vector } edge_attr_aggr_1_0_2_V_ce1 { O 1 bit } edge_attr_aggr_1_0_2_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_aggr_1_0_2_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1403 \
    name edge_attr_aggr_1_1_2_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_attr_aggr_1_1_2_V \
    op interface \
    ports { edge_attr_aggr_1_1_2_V_address0 { O 6 vector } edge_attr_aggr_1_1_2_V_ce0 { O 1 bit } edge_attr_aggr_1_1_2_V_q0 { I 14 vector } edge_attr_aggr_1_1_2_V_address1 { O 6 vector } edge_attr_aggr_1_1_2_V_ce1 { O 1 bit } edge_attr_aggr_1_1_2_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_aggr_1_1_2_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1404 \
    name edge_attr_aggr_1_2_2_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_attr_aggr_1_2_2_V \
    op interface \
    ports { edge_attr_aggr_1_2_2_V_address0 { O 6 vector } edge_attr_aggr_1_2_2_V_ce0 { O 1 bit } edge_attr_aggr_1_2_2_V_q0 { I 14 vector } edge_attr_aggr_1_2_2_V_address1 { O 6 vector } edge_attr_aggr_1_2_2_V_ce1 { O 1 bit } edge_attr_aggr_1_2_2_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_aggr_1_2_2_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1405 \
    name edge_attr_aggr_1_3_2_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_attr_aggr_1_3_2_V \
    op interface \
    ports { edge_attr_aggr_1_3_2_V_address0 { O 6 vector } edge_attr_aggr_1_3_2_V_ce0 { O 1 bit } edge_attr_aggr_1_3_2_V_q0 { I 14 vector } edge_attr_aggr_1_3_2_V_address1 { O 6 vector } edge_attr_aggr_1_3_2_V_ce1 { O 1 bit } edge_attr_aggr_1_3_2_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_aggr_1_3_2_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1406 \
    name edge_attr_aggr_2_0_2_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_attr_aggr_2_0_2_V \
    op interface \
    ports { edge_attr_aggr_2_0_2_V_address0 { O 6 vector } edge_attr_aggr_2_0_2_V_ce0 { O 1 bit } edge_attr_aggr_2_0_2_V_q0 { I 14 vector } edge_attr_aggr_2_0_2_V_address1 { O 6 vector } edge_attr_aggr_2_0_2_V_ce1 { O 1 bit } edge_attr_aggr_2_0_2_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_aggr_2_0_2_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1407 \
    name edge_attr_aggr_2_1_2_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_attr_aggr_2_1_2_V \
    op interface \
    ports { edge_attr_aggr_2_1_2_V_address0 { O 6 vector } edge_attr_aggr_2_1_2_V_ce0 { O 1 bit } edge_attr_aggr_2_1_2_V_q0 { I 14 vector } edge_attr_aggr_2_1_2_V_address1 { O 6 vector } edge_attr_aggr_2_1_2_V_ce1 { O 1 bit } edge_attr_aggr_2_1_2_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_aggr_2_1_2_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1408 \
    name edge_attr_aggr_2_2_2_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_attr_aggr_2_2_2_V \
    op interface \
    ports { edge_attr_aggr_2_2_2_V_address0 { O 6 vector } edge_attr_aggr_2_2_2_V_ce0 { O 1 bit } edge_attr_aggr_2_2_2_V_q0 { I 14 vector } edge_attr_aggr_2_2_2_V_address1 { O 6 vector } edge_attr_aggr_2_2_2_V_ce1 { O 1 bit } edge_attr_aggr_2_2_2_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_aggr_2_2_2_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1409 \
    name edge_attr_aggr_2_3_2_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_attr_aggr_2_3_2_V \
    op interface \
    ports { edge_attr_aggr_2_3_2_V_address0 { O 6 vector } edge_attr_aggr_2_3_2_V_ce0 { O 1 bit } edge_attr_aggr_2_3_2_V_q0 { I 14 vector } edge_attr_aggr_2_3_2_V_address1 { O 6 vector } edge_attr_aggr_2_3_2_V_ce1 { O 1 bit } edge_attr_aggr_2_3_2_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_aggr_2_3_2_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1410 \
    name edge_attr_aggr_3_0_2_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_attr_aggr_3_0_2_V \
    op interface \
    ports { edge_attr_aggr_3_0_2_V_address0 { O 6 vector } edge_attr_aggr_3_0_2_V_ce0 { O 1 bit } edge_attr_aggr_3_0_2_V_q0 { I 14 vector } edge_attr_aggr_3_0_2_V_address1 { O 6 vector } edge_attr_aggr_3_0_2_V_ce1 { O 1 bit } edge_attr_aggr_3_0_2_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_aggr_3_0_2_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1411 \
    name edge_attr_aggr_3_1_2_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_attr_aggr_3_1_2_V \
    op interface \
    ports { edge_attr_aggr_3_1_2_V_address0 { O 6 vector } edge_attr_aggr_3_1_2_V_ce0 { O 1 bit } edge_attr_aggr_3_1_2_V_q0 { I 14 vector } edge_attr_aggr_3_1_2_V_address1 { O 6 vector } edge_attr_aggr_3_1_2_V_ce1 { O 1 bit } edge_attr_aggr_3_1_2_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_aggr_3_1_2_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1412 \
    name edge_attr_aggr_3_2_2_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_attr_aggr_3_2_2_V \
    op interface \
    ports { edge_attr_aggr_3_2_2_V_address0 { O 6 vector } edge_attr_aggr_3_2_2_V_ce0 { O 1 bit } edge_attr_aggr_3_2_2_V_q0 { I 14 vector } edge_attr_aggr_3_2_2_V_address1 { O 6 vector } edge_attr_aggr_3_2_2_V_ce1 { O 1 bit } edge_attr_aggr_3_2_2_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_aggr_3_2_2_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1413 \
    name edge_attr_aggr_3_3_2_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_attr_aggr_3_3_2_V \
    op interface \
    ports { edge_attr_aggr_3_3_2_V_address0 { O 6 vector } edge_attr_aggr_3_3_2_V_ce0 { O 1 bit } edge_attr_aggr_3_3_2_V_q0 { I 14 vector } edge_attr_aggr_3_3_2_V_address1 { O 6 vector } edge_attr_aggr_3_3_2_V_ce1 { O 1 bit } edge_attr_aggr_3_3_2_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_aggr_3_3_2_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1414 \
    name edge_attr_aggr_4_0_2_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_attr_aggr_4_0_2_V \
    op interface \
    ports { edge_attr_aggr_4_0_2_V_address0 { O 6 vector } edge_attr_aggr_4_0_2_V_ce0 { O 1 bit } edge_attr_aggr_4_0_2_V_q0 { I 14 vector } edge_attr_aggr_4_0_2_V_address1 { O 6 vector } edge_attr_aggr_4_0_2_V_ce1 { O 1 bit } edge_attr_aggr_4_0_2_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_aggr_4_0_2_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1415 \
    name edge_attr_aggr_4_1_2_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_attr_aggr_4_1_2_V \
    op interface \
    ports { edge_attr_aggr_4_1_2_V_address0 { O 6 vector } edge_attr_aggr_4_1_2_V_ce0 { O 1 bit } edge_attr_aggr_4_1_2_V_q0 { I 14 vector } edge_attr_aggr_4_1_2_V_address1 { O 6 vector } edge_attr_aggr_4_1_2_V_ce1 { O 1 bit } edge_attr_aggr_4_1_2_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_aggr_4_1_2_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1416 \
    name edge_attr_aggr_4_2_2_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_attr_aggr_4_2_2_V \
    op interface \
    ports { edge_attr_aggr_4_2_2_V_address0 { O 6 vector } edge_attr_aggr_4_2_2_V_ce0 { O 1 bit } edge_attr_aggr_4_2_2_V_q0 { I 14 vector } edge_attr_aggr_4_2_2_V_address1 { O 6 vector } edge_attr_aggr_4_2_2_V_ce1 { O 1 bit } edge_attr_aggr_4_2_2_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_aggr_4_2_2_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1417 \
    name edge_attr_aggr_4_3_2_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_attr_aggr_4_3_2_V \
    op interface \
    ports { edge_attr_aggr_4_3_2_V_address0 { O 6 vector } edge_attr_aggr_4_3_2_V_ce0 { O 1 bit } edge_attr_aggr_4_3_2_V_q0 { I 14 vector } edge_attr_aggr_4_3_2_V_address1 { O 6 vector } edge_attr_aggr_4_3_2_V_ce1 { O 1 bit } edge_attr_aggr_4_3_2_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_aggr_4_3_2_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1418 \
    name edge_attr_aggr_5_0_2_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_attr_aggr_5_0_2_V \
    op interface \
    ports { edge_attr_aggr_5_0_2_V_address0 { O 6 vector } edge_attr_aggr_5_0_2_V_ce0 { O 1 bit } edge_attr_aggr_5_0_2_V_q0 { I 14 vector } edge_attr_aggr_5_0_2_V_address1 { O 6 vector } edge_attr_aggr_5_0_2_V_ce1 { O 1 bit } edge_attr_aggr_5_0_2_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_aggr_5_0_2_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1419 \
    name edge_attr_aggr_5_1_2_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_attr_aggr_5_1_2_V \
    op interface \
    ports { edge_attr_aggr_5_1_2_V_address0 { O 6 vector } edge_attr_aggr_5_1_2_V_ce0 { O 1 bit } edge_attr_aggr_5_1_2_V_q0 { I 14 vector } edge_attr_aggr_5_1_2_V_address1 { O 6 vector } edge_attr_aggr_5_1_2_V_ce1 { O 1 bit } edge_attr_aggr_5_1_2_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_aggr_5_1_2_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1420 \
    name edge_attr_aggr_5_2_2_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_attr_aggr_5_2_2_V \
    op interface \
    ports { edge_attr_aggr_5_2_2_V_address0 { O 6 vector } edge_attr_aggr_5_2_2_V_ce0 { O 1 bit } edge_attr_aggr_5_2_2_V_q0 { I 14 vector } edge_attr_aggr_5_2_2_V_address1 { O 6 vector } edge_attr_aggr_5_2_2_V_ce1 { O 1 bit } edge_attr_aggr_5_2_2_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_aggr_5_2_2_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1421 \
    name edge_attr_aggr_5_3_2_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_attr_aggr_5_3_2_V \
    op interface \
    ports { edge_attr_aggr_5_3_2_V_address0 { O 6 vector } edge_attr_aggr_5_3_2_V_ce0 { O 1 bit } edge_attr_aggr_5_3_2_V_q0 { I 14 vector } edge_attr_aggr_5_3_2_V_address1 { O 6 vector } edge_attr_aggr_5_3_2_V_ce1 { O 1 bit } edge_attr_aggr_5_3_2_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_aggr_5_3_2_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1422 \
    name edge_attr_aggr_6_0_2_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_attr_aggr_6_0_2_V \
    op interface \
    ports { edge_attr_aggr_6_0_2_V_address0 { O 6 vector } edge_attr_aggr_6_0_2_V_ce0 { O 1 bit } edge_attr_aggr_6_0_2_V_q0 { I 14 vector } edge_attr_aggr_6_0_2_V_address1 { O 6 vector } edge_attr_aggr_6_0_2_V_ce1 { O 1 bit } edge_attr_aggr_6_0_2_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_aggr_6_0_2_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1423 \
    name edge_attr_aggr_6_1_2_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_attr_aggr_6_1_2_V \
    op interface \
    ports { edge_attr_aggr_6_1_2_V_address0 { O 6 vector } edge_attr_aggr_6_1_2_V_ce0 { O 1 bit } edge_attr_aggr_6_1_2_V_q0 { I 14 vector } edge_attr_aggr_6_1_2_V_address1 { O 6 vector } edge_attr_aggr_6_1_2_V_ce1 { O 1 bit } edge_attr_aggr_6_1_2_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_aggr_6_1_2_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1424 \
    name edge_attr_aggr_6_2_2_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_attr_aggr_6_2_2_V \
    op interface \
    ports { edge_attr_aggr_6_2_2_V_address0 { O 6 vector } edge_attr_aggr_6_2_2_V_ce0 { O 1 bit } edge_attr_aggr_6_2_2_V_q0 { I 14 vector } edge_attr_aggr_6_2_2_V_address1 { O 6 vector } edge_attr_aggr_6_2_2_V_ce1 { O 1 bit } edge_attr_aggr_6_2_2_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_aggr_6_2_2_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1425 \
    name edge_attr_aggr_6_3_2_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_attr_aggr_6_3_2_V \
    op interface \
    ports { edge_attr_aggr_6_3_2_V_address0 { O 6 vector } edge_attr_aggr_6_3_2_V_ce0 { O 1 bit } edge_attr_aggr_6_3_2_V_q0 { I 14 vector } edge_attr_aggr_6_3_2_V_address1 { O 6 vector } edge_attr_aggr_6_3_2_V_ce1 { O 1 bit } edge_attr_aggr_6_3_2_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_aggr_6_3_2_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1426 \
    name edge_attr_aggr_7_0_2_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_attr_aggr_7_0_2_V \
    op interface \
    ports { edge_attr_aggr_7_0_2_V_address0 { O 6 vector } edge_attr_aggr_7_0_2_V_ce0 { O 1 bit } edge_attr_aggr_7_0_2_V_q0 { I 14 vector } edge_attr_aggr_7_0_2_V_address1 { O 6 vector } edge_attr_aggr_7_0_2_V_ce1 { O 1 bit } edge_attr_aggr_7_0_2_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_aggr_7_0_2_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1427 \
    name edge_attr_aggr_7_1_2_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_attr_aggr_7_1_2_V \
    op interface \
    ports { edge_attr_aggr_7_1_2_V_address0 { O 6 vector } edge_attr_aggr_7_1_2_V_ce0 { O 1 bit } edge_attr_aggr_7_1_2_V_q0 { I 14 vector } edge_attr_aggr_7_1_2_V_address1 { O 6 vector } edge_attr_aggr_7_1_2_V_ce1 { O 1 bit } edge_attr_aggr_7_1_2_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_aggr_7_1_2_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1428 \
    name edge_attr_aggr_7_2_2_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_attr_aggr_7_2_2_V \
    op interface \
    ports { edge_attr_aggr_7_2_2_V_address0 { O 6 vector } edge_attr_aggr_7_2_2_V_ce0 { O 1 bit } edge_attr_aggr_7_2_2_V_q0 { I 14 vector } edge_attr_aggr_7_2_2_V_address1 { O 6 vector } edge_attr_aggr_7_2_2_V_ce1 { O 1 bit } edge_attr_aggr_7_2_2_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_aggr_7_2_2_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1429 \
    name edge_attr_aggr_7_3_2_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_attr_aggr_7_3_2_V \
    op interface \
    ports { edge_attr_aggr_7_3_2_V_address0 { O 6 vector } edge_attr_aggr_7_3_2_V_ce0 { O 1 bit } edge_attr_aggr_7_3_2_V_q0 { I 14 vector } edge_attr_aggr_7_3_2_V_address1 { O 6 vector } edge_attr_aggr_7_3_2_V_ce1 { O 1 bit } edge_attr_aggr_7_3_2_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_aggr_7_3_2_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1430 \
    name edge_attr_aggr_8_0_2_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_attr_aggr_8_0_2_V \
    op interface \
    ports { edge_attr_aggr_8_0_2_V_address0 { O 6 vector } edge_attr_aggr_8_0_2_V_ce0 { O 1 bit } edge_attr_aggr_8_0_2_V_q0 { I 14 vector } edge_attr_aggr_8_0_2_V_address1 { O 6 vector } edge_attr_aggr_8_0_2_V_ce1 { O 1 bit } edge_attr_aggr_8_0_2_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_aggr_8_0_2_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1431 \
    name edge_attr_aggr_8_1_2_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_attr_aggr_8_1_2_V \
    op interface \
    ports { edge_attr_aggr_8_1_2_V_address0 { O 6 vector } edge_attr_aggr_8_1_2_V_ce0 { O 1 bit } edge_attr_aggr_8_1_2_V_q0 { I 14 vector } edge_attr_aggr_8_1_2_V_address1 { O 6 vector } edge_attr_aggr_8_1_2_V_ce1 { O 1 bit } edge_attr_aggr_8_1_2_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_aggr_8_1_2_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1432 \
    name edge_attr_aggr_8_2_2_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_attr_aggr_8_2_2_V \
    op interface \
    ports { edge_attr_aggr_8_2_2_V_address0 { O 6 vector } edge_attr_aggr_8_2_2_V_ce0 { O 1 bit } edge_attr_aggr_8_2_2_V_q0 { I 14 vector } edge_attr_aggr_8_2_2_V_address1 { O 6 vector } edge_attr_aggr_8_2_2_V_ce1 { O 1 bit } edge_attr_aggr_8_2_2_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_aggr_8_2_2_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1433 \
    name edge_attr_aggr_8_3_2_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_attr_aggr_8_3_2_V \
    op interface \
    ports { edge_attr_aggr_8_3_2_V_address0 { O 6 vector } edge_attr_aggr_8_3_2_V_ce0 { O 1 bit } edge_attr_aggr_8_3_2_V_q0 { I 14 vector } edge_attr_aggr_8_3_2_V_address1 { O 6 vector } edge_attr_aggr_8_3_2_V_ce1 { O 1 bit } edge_attr_aggr_8_3_2_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_aggr_8_3_2_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1434 \
    name edge_attr_aggr_9_0_2_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_attr_aggr_9_0_2_V \
    op interface \
    ports { edge_attr_aggr_9_0_2_V_address0 { O 6 vector } edge_attr_aggr_9_0_2_V_ce0 { O 1 bit } edge_attr_aggr_9_0_2_V_q0 { I 14 vector } edge_attr_aggr_9_0_2_V_address1 { O 6 vector } edge_attr_aggr_9_0_2_V_ce1 { O 1 bit } edge_attr_aggr_9_0_2_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_aggr_9_0_2_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1435 \
    name edge_attr_aggr_9_1_2_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_attr_aggr_9_1_2_V \
    op interface \
    ports { edge_attr_aggr_9_1_2_V_address0 { O 6 vector } edge_attr_aggr_9_1_2_V_ce0 { O 1 bit } edge_attr_aggr_9_1_2_V_q0 { I 14 vector } edge_attr_aggr_9_1_2_V_address1 { O 6 vector } edge_attr_aggr_9_1_2_V_ce1 { O 1 bit } edge_attr_aggr_9_1_2_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_aggr_9_1_2_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1436 \
    name edge_attr_aggr_9_2_2_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_attr_aggr_9_2_2_V \
    op interface \
    ports { edge_attr_aggr_9_2_2_V_address0 { O 6 vector } edge_attr_aggr_9_2_2_V_ce0 { O 1 bit } edge_attr_aggr_9_2_2_V_q0 { I 14 vector } edge_attr_aggr_9_2_2_V_address1 { O 6 vector } edge_attr_aggr_9_2_2_V_ce1 { O 1 bit } edge_attr_aggr_9_2_2_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_aggr_9_2_2_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1437 \
    name edge_attr_aggr_9_3_2_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_attr_aggr_9_3_2_V \
    op interface \
    ports { edge_attr_aggr_9_3_2_V_address0 { O 6 vector } edge_attr_aggr_9_3_2_V_ce0 { O 1 bit } edge_attr_aggr_9_3_2_V_q0 { I 14 vector } edge_attr_aggr_9_3_2_V_address1 { O 6 vector } edge_attr_aggr_9_3_2_V_ce1 { O 1 bit } edge_attr_aggr_9_3_2_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_aggr_9_3_2_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1438 \
    name edge_attr_aggr_10_0_2_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_attr_aggr_10_0_2_V \
    op interface \
    ports { edge_attr_aggr_10_0_2_V_address0 { O 6 vector } edge_attr_aggr_10_0_2_V_ce0 { O 1 bit } edge_attr_aggr_10_0_2_V_q0 { I 14 vector } edge_attr_aggr_10_0_2_V_address1 { O 6 vector } edge_attr_aggr_10_0_2_V_ce1 { O 1 bit } edge_attr_aggr_10_0_2_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_aggr_10_0_2_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1439 \
    name edge_attr_aggr_10_1_2_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_attr_aggr_10_1_2_V \
    op interface \
    ports { edge_attr_aggr_10_1_2_V_address0 { O 6 vector } edge_attr_aggr_10_1_2_V_ce0 { O 1 bit } edge_attr_aggr_10_1_2_V_q0 { I 14 vector } edge_attr_aggr_10_1_2_V_address1 { O 6 vector } edge_attr_aggr_10_1_2_V_ce1 { O 1 bit } edge_attr_aggr_10_1_2_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_aggr_10_1_2_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1440 \
    name edge_attr_aggr_10_2_2_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_attr_aggr_10_2_2_V \
    op interface \
    ports { edge_attr_aggr_10_2_2_V_address0 { O 6 vector } edge_attr_aggr_10_2_2_V_ce0 { O 1 bit } edge_attr_aggr_10_2_2_V_q0 { I 14 vector } edge_attr_aggr_10_2_2_V_address1 { O 6 vector } edge_attr_aggr_10_2_2_V_ce1 { O 1 bit } edge_attr_aggr_10_2_2_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_aggr_10_2_2_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1441 \
    name edge_attr_aggr_10_3_2_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_attr_aggr_10_3_2_V \
    op interface \
    ports { edge_attr_aggr_10_3_2_V_address0 { O 6 vector } edge_attr_aggr_10_3_2_V_ce0 { O 1 bit } edge_attr_aggr_10_3_2_V_q0 { I 14 vector } edge_attr_aggr_10_3_2_V_address1 { O 6 vector } edge_attr_aggr_10_3_2_V_ce1 { O 1 bit } edge_attr_aggr_10_3_2_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_aggr_10_3_2_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1442 \
    name edge_attr_aggr_11_0_2_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_attr_aggr_11_0_2_V \
    op interface \
    ports { edge_attr_aggr_11_0_2_V_address0 { O 6 vector } edge_attr_aggr_11_0_2_V_ce0 { O 1 bit } edge_attr_aggr_11_0_2_V_q0 { I 14 vector } edge_attr_aggr_11_0_2_V_address1 { O 6 vector } edge_attr_aggr_11_0_2_V_ce1 { O 1 bit } edge_attr_aggr_11_0_2_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_aggr_11_0_2_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1443 \
    name edge_attr_aggr_11_1_2_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_attr_aggr_11_1_2_V \
    op interface \
    ports { edge_attr_aggr_11_1_2_V_address0 { O 6 vector } edge_attr_aggr_11_1_2_V_ce0 { O 1 bit } edge_attr_aggr_11_1_2_V_q0 { I 14 vector } edge_attr_aggr_11_1_2_V_address1 { O 6 vector } edge_attr_aggr_11_1_2_V_ce1 { O 1 bit } edge_attr_aggr_11_1_2_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_aggr_11_1_2_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1444 \
    name edge_attr_aggr_11_2_2_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_attr_aggr_11_2_2_V \
    op interface \
    ports { edge_attr_aggr_11_2_2_V_address0 { O 6 vector } edge_attr_aggr_11_2_2_V_ce0 { O 1 bit } edge_attr_aggr_11_2_2_V_q0 { I 14 vector } edge_attr_aggr_11_2_2_V_address1 { O 6 vector } edge_attr_aggr_11_2_2_V_ce1 { O 1 bit } edge_attr_aggr_11_2_2_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_aggr_11_2_2_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1445 \
    name edge_attr_aggr_11_3_2_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_attr_aggr_11_3_2_V \
    op interface \
    ports { edge_attr_aggr_11_3_2_V_address0 { O 6 vector } edge_attr_aggr_11_3_2_V_ce0 { O 1 bit } edge_attr_aggr_11_3_2_V_q0 { I 14 vector } edge_attr_aggr_11_3_2_V_address1 { O 6 vector } edge_attr_aggr_11_3_2_V_ce1 { O 1 bit } edge_attr_aggr_11_3_2_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_aggr_11_3_2_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1446 \
    name edge_attr_aggr_12_0_2_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_attr_aggr_12_0_2_V \
    op interface \
    ports { edge_attr_aggr_12_0_2_V_address0 { O 6 vector } edge_attr_aggr_12_0_2_V_ce0 { O 1 bit } edge_attr_aggr_12_0_2_V_q0 { I 14 vector } edge_attr_aggr_12_0_2_V_address1 { O 6 vector } edge_attr_aggr_12_0_2_V_ce1 { O 1 bit } edge_attr_aggr_12_0_2_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_aggr_12_0_2_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1447 \
    name edge_attr_aggr_12_1_2_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_attr_aggr_12_1_2_V \
    op interface \
    ports { edge_attr_aggr_12_1_2_V_address0 { O 6 vector } edge_attr_aggr_12_1_2_V_ce0 { O 1 bit } edge_attr_aggr_12_1_2_V_q0 { I 14 vector } edge_attr_aggr_12_1_2_V_address1 { O 6 vector } edge_attr_aggr_12_1_2_V_ce1 { O 1 bit } edge_attr_aggr_12_1_2_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_aggr_12_1_2_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1448 \
    name edge_attr_aggr_12_2_2_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_attr_aggr_12_2_2_V \
    op interface \
    ports { edge_attr_aggr_12_2_2_V_address0 { O 6 vector } edge_attr_aggr_12_2_2_V_ce0 { O 1 bit } edge_attr_aggr_12_2_2_V_q0 { I 14 vector } edge_attr_aggr_12_2_2_V_address1 { O 6 vector } edge_attr_aggr_12_2_2_V_ce1 { O 1 bit } edge_attr_aggr_12_2_2_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_aggr_12_2_2_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1449 \
    name edge_attr_aggr_12_3_2_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_attr_aggr_12_3_2_V \
    op interface \
    ports { edge_attr_aggr_12_3_2_V_address0 { O 6 vector } edge_attr_aggr_12_3_2_V_ce0 { O 1 bit } edge_attr_aggr_12_3_2_V_q0 { I 14 vector } edge_attr_aggr_12_3_2_V_address1 { O 6 vector } edge_attr_aggr_12_3_2_V_ce1 { O 1 bit } edge_attr_aggr_12_3_2_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_aggr_12_3_2_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1450 \
    name layer9_out_1_2_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename layer9_out_1_2_V \
    op interface \
    ports { layer9_out_1_2_V_address0 { O 6 vector } layer9_out_1_2_V_ce0 { O 1 bit } layer9_out_1_2_V_we0 { O 1 bit } layer9_out_1_2_V_d0 { O 14 vector } layer9_out_1_2_V_address1 { O 6 vector } layer9_out_1_2_V_ce1 { O 1 bit } layer9_out_1_2_V_we1 { O 1 bit } layer9_out_1_2_V_d1 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'layer9_out_1_2_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1451 \
    name layer9_out_2_2_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename layer9_out_2_2_V \
    op interface \
    ports { layer9_out_2_2_V_address0 { O 6 vector } layer9_out_2_2_V_ce0 { O 1 bit } layer9_out_2_2_V_we0 { O 1 bit } layer9_out_2_2_V_d0 { O 14 vector } layer9_out_2_2_V_address1 { O 6 vector } layer9_out_2_2_V_ce1 { O 1 bit } layer9_out_2_2_V_we1 { O 1 bit } layer9_out_2_2_V_d1 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'layer9_out_2_2_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1452 \
    name layer9_out_3_2_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename layer9_out_3_2_V \
    op interface \
    ports { layer9_out_3_2_V_address0 { O 6 vector } layer9_out_3_2_V_ce0 { O 1 bit } layer9_out_3_2_V_we0 { O 1 bit } layer9_out_3_2_V_d0 { O 14 vector } layer9_out_3_2_V_address1 { O 6 vector } layer9_out_3_2_V_ce1 { O 1 bit } layer9_out_3_2_V_we1 { O 1 bit } layer9_out_3_2_V_d1 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'layer9_out_3_2_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1453 \
    name layer9_out_4_2_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename layer9_out_4_2_V \
    op interface \
    ports { layer9_out_4_2_V_address0 { O 6 vector } layer9_out_4_2_V_ce0 { O 1 bit } layer9_out_4_2_V_we0 { O 1 bit } layer9_out_4_2_V_d0 { O 14 vector } layer9_out_4_2_V_address1 { O 6 vector } layer9_out_4_2_V_ce1 { O 1 bit } layer9_out_4_2_V_we1 { O 1 bit } layer9_out_4_2_V_d1 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'layer9_out_4_2_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1454 \
    name layer9_out_5_2_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename layer9_out_5_2_V \
    op interface \
    ports { layer9_out_5_2_V_address0 { O 6 vector } layer9_out_5_2_V_ce0 { O 1 bit } layer9_out_5_2_V_we0 { O 1 bit } layer9_out_5_2_V_d0 { O 14 vector } layer9_out_5_2_V_address1 { O 6 vector } layer9_out_5_2_V_ce1 { O 1 bit } layer9_out_5_2_V_we1 { O 1 bit } layer9_out_5_2_V_d1 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'layer9_out_5_2_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1455 \
    name layer9_out_6_2_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename layer9_out_6_2_V \
    op interface \
    ports { layer9_out_6_2_V_address0 { O 6 vector } layer9_out_6_2_V_ce0 { O 1 bit } layer9_out_6_2_V_we0 { O 1 bit } layer9_out_6_2_V_d0 { O 14 vector } layer9_out_6_2_V_address1 { O 6 vector } layer9_out_6_2_V_ce1 { O 1 bit } layer9_out_6_2_V_we1 { O 1 bit } layer9_out_6_2_V_d1 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'layer9_out_6_2_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1456 \
    name layer9_out_7_2_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename layer9_out_7_2_V \
    op interface \
    ports { layer9_out_7_2_V_address0 { O 6 vector } layer9_out_7_2_V_ce0 { O 1 bit } layer9_out_7_2_V_we0 { O 1 bit } layer9_out_7_2_V_d0 { O 14 vector } layer9_out_7_2_V_address1 { O 6 vector } layer9_out_7_2_V_ce1 { O 1 bit } layer9_out_7_2_V_we1 { O 1 bit } layer9_out_7_2_V_d1 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'layer9_out_7_2_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1457 \
    name layer9_out_8_2_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename layer9_out_8_2_V \
    op interface \
    ports { layer9_out_8_2_V_address0 { O 6 vector } layer9_out_8_2_V_ce0 { O 1 bit } layer9_out_8_2_V_we0 { O 1 bit } layer9_out_8_2_V_d0 { O 14 vector } layer9_out_8_2_V_address1 { O 6 vector } layer9_out_8_2_V_ce1 { O 1 bit } layer9_out_8_2_V_we1 { O 1 bit } layer9_out_8_2_V_d1 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'layer9_out_8_2_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1458 \
    name layer9_out_9_2_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename layer9_out_9_2_V \
    op interface \
    ports { layer9_out_9_2_V_address0 { O 6 vector } layer9_out_9_2_V_ce0 { O 1 bit } layer9_out_9_2_V_we0 { O 1 bit } layer9_out_9_2_V_d0 { O 14 vector } layer9_out_9_2_V_address1 { O 6 vector } layer9_out_9_2_V_ce1 { O 1 bit } layer9_out_9_2_V_we1 { O 1 bit } layer9_out_9_2_V_d1 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'layer9_out_9_2_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1459 \
    name layer9_out_10_2_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename layer9_out_10_2_V \
    op interface \
    ports { layer9_out_10_2_V_address0 { O 6 vector } layer9_out_10_2_V_ce0 { O 1 bit } layer9_out_10_2_V_we0 { O 1 bit } layer9_out_10_2_V_d0 { O 14 vector } layer9_out_10_2_V_address1 { O 6 vector } layer9_out_10_2_V_ce1 { O 1 bit } layer9_out_10_2_V_we1 { O 1 bit } layer9_out_10_2_V_d1 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'layer9_out_10_2_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1460 \
    name edge_attr_aggr_0_0_3_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_attr_aggr_0_0_3_V \
    op interface \
    ports { edge_attr_aggr_0_0_3_V_address0 { O 6 vector } edge_attr_aggr_0_0_3_V_ce0 { O 1 bit } edge_attr_aggr_0_0_3_V_q0 { I 14 vector } edge_attr_aggr_0_0_3_V_address1 { O 6 vector } edge_attr_aggr_0_0_3_V_ce1 { O 1 bit } edge_attr_aggr_0_0_3_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_aggr_0_0_3_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1461 \
    name edge_attr_aggr_0_1_3_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_attr_aggr_0_1_3_V \
    op interface \
    ports { edge_attr_aggr_0_1_3_V_address0 { O 6 vector } edge_attr_aggr_0_1_3_V_ce0 { O 1 bit } edge_attr_aggr_0_1_3_V_q0 { I 14 vector } edge_attr_aggr_0_1_3_V_address1 { O 6 vector } edge_attr_aggr_0_1_3_V_ce1 { O 1 bit } edge_attr_aggr_0_1_3_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_aggr_0_1_3_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1462 \
    name edge_attr_aggr_0_2_3_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_attr_aggr_0_2_3_V \
    op interface \
    ports { edge_attr_aggr_0_2_3_V_address0 { O 6 vector } edge_attr_aggr_0_2_3_V_ce0 { O 1 bit } edge_attr_aggr_0_2_3_V_q0 { I 14 vector } edge_attr_aggr_0_2_3_V_address1 { O 6 vector } edge_attr_aggr_0_2_3_V_ce1 { O 1 bit } edge_attr_aggr_0_2_3_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_aggr_0_2_3_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1463 \
    name edge_attr_aggr_0_3_3_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_attr_aggr_0_3_3_V \
    op interface \
    ports { edge_attr_aggr_0_3_3_V_address0 { O 6 vector } edge_attr_aggr_0_3_3_V_ce0 { O 1 bit } edge_attr_aggr_0_3_3_V_q0 { I 14 vector } edge_attr_aggr_0_3_3_V_address1 { O 6 vector } edge_attr_aggr_0_3_3_V_ce1 { O 1 bit } edge_attr_aggr_0_3_3_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_aggr_0_3_3_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1464 \
    name edge_attr_aggr_1_0_3_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_attr_aggr_1_0_3_V \
    op interface \
    ports { edge_attr_aggr_1_0_3_V_address0 { O 6 vector } edge_attr_aggr_1_0_3_V_ce0 { O 1 bit } edge_attr_aggr_1_0_3_V_q0 { I 14 vector } edge_attr_aggr_1_0_3_V_address1 { O 6 vector } edge_attr_aggr_1_0_3_V_ce1 { O 1 bit } edge_attr_aggr_1_0_3_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_aggr_1_0_3_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1465 \
    name edge_attr_aggr_1_1_3_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_attr_aggr_1_1_3_V \
    op interface \
    ports { edge_attr_aggr_1_1_3_V_address0 { O 6 vector } edge_attr_aggr_1_1_3_V_ce0 { O 1 bit } edge_attr_aggr_1_1_3_V_q0 { I 14 vector } edge_attr_aggr_1_1_3_V_address1 { O 6 vector } edge_attr_aggr_1_1_3_V_ce1 { O 1 bit } edge_attr_aggr_1_1_3_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_aggr_1_1_3_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1466 \
    name edge_attr_aggr_1_2_3_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_attr_aggr_1_2_3_V \
    op interface \
    ports { edge_attr_aggr_1_2_3_V_address0 { O 6 vector } edge_attr_aggr_1_2_3_V_ce0 { O 1 bit } edge_attr_aggr_1_2_3_V_q0 { I 14 vector } edge_attr_aggr_1_2_3_V_address1 { O 6 vector } edge_attr_aggr_1_2_3_V_ce1 { O 1 bit } edge_attr_aggr_1_2_3_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_aggr_1_2_3_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1467 \
    name edge_attr_aggr_1_3_3_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_attr_aggr_1_3_3_V \
    op interface \
    ports { edge_attr_aggr_1_3_3_V_address0 { O 6 vector } edge_attr_aggr_1_3_3_V_ce0 { O 1 bit } edge_attr_aggr_1_3_3_V_q0 { I 14 vector } edge_attr_aggr_1_3_3_V_address1 { O 6 vector } edge_attr_aggr_1_3_3_V_ce1 { O 1 bit } edge_attr_aggr_1_3_3_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_aggr_1_3_3_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1468 \
    name edge_attr_aggr_2_0_3_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_attr_aggr_2_0_3_V \
    op interface \
    ports { edge_attr_aggr_2_0_3_V_address0 { O 6 vector } edge_attr_aggr_2_0_3_V_ce0 { O 1 bit } edge_attr_aggr_2_0_3_V_q0 { I 14 vector } edge_attr_aggr_2_0_3_V_address1 { O 6 vector } edge_attr_aggr_2_0_3_V_ce1 { O 1 bit } edge_attr_aggr_2_0_3_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_aggr_2_0_3_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1469 \
    name edge_attr_aggr_2_1_3_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_attr_aggr_2_1_3_V \
    op interface \
    ports { edge_attr_aggr_2_1_3_V_address0 { O 6 vector } edge_attr_aggr_2_1_3_V_ce0 { O 1 bit } edge_attr_aggr_2_1_3_V_q0 { I 14 vector } edge_attr_aggr_2_1_3_V_address1 { O 6 vector } edge_attr_aggr_2_1_3_V_ce1 { O 1 bit } edge_attr_aggr_2_1_3_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_aggr_2_1_3_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1470 \
    name edge_attr_aggr_2_2_3_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_attr_aggr_2_2_3_V \
    op interface \
    ports { edge_attr_aggr_2_2_3_V_address0 { O 6 vector } edge_attr_aggr_2_2_3_V_ce0 { O 1 bit } edge_attr_aggr_2_2_3_V_q0 { I 14 vector } edge_attr_aggr_2_2_3_V_address1 { O 6 vector } edge_attr_aggr_2_2_3_V_ce1 { O 1 bit } edge_attr_aggr_2_2_3_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_aggr_2_2_3_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1471 \
    name edge_attr_aggr_2_3_3_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_attr_aggr_2_3_3_V \
    op interface \
    ports { edge_attr_aggr_2_3_3_V_address0 { O 6 vector } edge_attr_aggr_2_3_3_V_ce0 { O 1 bit } edge_attr_aggr_2_3_3_V_q0 { I 14 vector } edge_attr_aggr_2_3_3_V_address1 { O 6 vector } edge_attr_aggr_2_3_3_V_ce1 { O 1 bit } edge_attr_aggr_2_3_3_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_aggr_2_3_3_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1472 \
    name edge_attr_aggr_3_0_3_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_attr_aggr_3_0_3_V \
    op interface \
    ports { edge_attr_aggr_3_0_3_V_address0 { O 6 vector } edge_attr_aggr_3_0_3_V_ce0 { O 1 bit } edge_attr_aggr_3_0_3_V_q0 { I 14 vector } edge_attr_aggr_3_0_3_V_address1 { O 6 vector } edge_attr_aggr_3_0_3_V_ce1 { O 1 bit } edge_attr_aggr_3_0_3_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_aggr_3_0_3_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1473 \
    name edge_attr_aggr_3_1_3_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_attr_aggr_3_1_3_V \
    op interface \
    ports { edge_attr_aggr_3_1_3_V_address0 { O 6 vector } edge_attr_aggr_3_1_3_V_ce0 { O 1 bit } edge_attr_aggr_3_1_3_V_q0 { I 14 vector } edge_attr_aggr_3_1_3_V_address1 { O 6 vector } edge_attr_aggr_3_1_3_V_ce1 { O 1 bit } edge_attr_aggr_3_1_3_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_aggr_3_1_3_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1474 \
    name edge_attr_aggr_3_2_3_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_attr_aggr_3_2_3_V \
    op interface \
    ports { edge_attr_aggr_3_2_3_V_address0 { O 6 vector } edge_attr_aggr_3_2_3_V_ce0 { O 1 bit } edge_attr_aggr_3_2_3_V_q0 { I 14 vector } edge_attr_aggr_3_2_3_V_address1 { O 6 vector } edge_attr_aggr_3_2_3_V_ce1 { O 1 bit } edge_attr_aggr_3_2_3_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_aggr_3_2_3_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1475 \
    name edge_attr_aggr_3_3_3_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_attr_aggr_3_3_3_V \
    op interface \
    ports { edge_attr_aggr_3_3_3_V_address0 { O 6 vector } edge_attr_aggr_3_3_3_V_ce0 { O 1 bit } edge_attr_aggr_3_3_3_V_q0 { I 14 vector } edge_attr_aggr_3_3_3_V_address1 { O 6 vector } edge_attr_aggr_3_3_3_V_ce1 { O 1 bit } edge_attr_aggr_3_3_3_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_aggr_3_3_3_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1476 \
    name edge_attr_aggr_4_0_3_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_attr_aggr_4_0_3_V \
    op interface \
    ports { edge_attr_aggr_4_0_3_V_address0 { O 6 vector } edge_attr_aggr_4_0_3_V_ce0 { O 1 bit } edge_attr_aggr_4_0_3_V_q0 { I 14 vector } edge_attr_aggr_4_0_3_V_address1 { O 6 vector } edge_attr_aggr_4_0_3_V_ce1 { O 1 bit } edge_attr_aggr_4_0_3_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_aggr_4_0_3_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1477 \
    name edge_attr_aggr_4_1_3_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_attr_aggr_4_1_3_V \
    op interface \
    ports { edge_attr_aggr_4_1_3_V_address0 { O 6 vector } edge_attr_aggr_4_1_3_V_ce0 { O 1 bit } edge_attr_aggr_4_1_3_V_q0 { I 14 vector } edge_attr_aggr_4_1_3_V_address1 { O 6 vector } edge_attr_aggr_4_1_3_V_ce1 { O 1 bit } edge_attr_aggr_4_1_3_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_aggr_4_1_3_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1478 \
    name edge_attr_aggr_4_2_3_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_attr_aggr_4_2_3_V \
    op interface \
    ports { edge_attr_aggr_4_2_3_V_address0 { O 6 vector } edge_attr_aggr_4_2_3_V_ce0 { O 1 bit } edge_attr_aggr_4_2_3_V_q0 { I 14 vector } edge_attr_aggr_4_2_3_V_address1 { O 6 vector } edge_attr_aggr_4_2_3_V_ce1 { O 1 bit } edge_attr_aggr_4_2_3_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_aggr_4_2_3_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1479 \
    name edge_attr_aggr_4_3_3_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_attr_aggr_4_3_3_V \
    op interface \
    ports { edge_attr_aggr_4_3_3_V_address0 { O 6 vector } edge_attr_aggr_4_3_3_V_ce0 { O 1 bit } edge_attr_aggr_4_3_3_V_q0 { I 14 vector } edge_attr_aggr_4_3_3_V_address1 { O 6 vector } edge_attr_aggr_4_3_3_V_ce1 { O 1 bit } edge_attr_aggr_4_3_3_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_aggr_4_3_3_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1480 \
    name edge_attr_aggr_5_0_3_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_attr_aggr_5_0_3_V \
    op interface \
    ports { edge_attr_aggr_5_0_3_V_address0 { O 6 vector } edge_attr_aggr_5_0_3_V_ce0 { O 1 bit } edge_attr_aggr_5_0_3_V_q0 { I 14 vector } edge_attr_aggr_5_0_3_V_address1 { O 6 vector } edge_attr_aggr_5_0_3_V_ce1 { O 1 bit } edge_attr_aggr_5_0_3_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_aggr_5_0_3_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1481 \
    name edge_attr_aggr_5_1_3_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_attr_aggr_5_1_3_V \
    op interface \
    ports { edge_attr_aggr_5_1_3_V_address0 { O 6 vector } edge_attr_aggr_5_1_3_V_ce0 { O 1 bit } edge_attr_aggr_5_1_3_V_q0 { I 14 vector } edge_attr_aggr_5_1_3_V_address1 { O 6 vector } edge_attr_aggr_5_1_3_V_ce1 { O 1 bit } edge_attr_aggr_5_1_3_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_aggr_5_1_3_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1482 \
    name edge_attr_aggr_5_2_3_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_attr_aggr_5_2_3_V \
    op interface \
    ports { edge_attr_aggr_5_2_3_V_address0 { O 6 vector } edge_attr_aggr_5_2_3_V_ce0 { O 1 bit } edge_attr_aggr_5_2_3_V_q0 { I 14 vector } edge_attr_aggr_5_2_3_V_address1 { O 6 vector } edge_attr_aggr_5_2_3_V_ce1 { O 1 bit } edge_attr_aggr_5_2_3_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_aggr_5_2_3_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1483 \
    name edge_attr_aggr_5_3_3_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_attr_aggr_5_3_3_V \
    op interface \
    ports { edge_attr_aggr_5_3_3_V_address0 { O 6 vector } edge_attr_aggr_5_3_3_V_ce0 { O 1 bit } edge_attr_aggr_5_3_3_V_q0 { I 14 vector } edge_attr_aggr_5_3_3_V_address1 { O 6 vector } edge_attr_aggr_5_3_3_V_ce1 { O 1 bit } edge_attr_aggr_5_3_3_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_aggr_5_3_3_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1484 \
    name edge_attr_aggr_6_0_3_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_attr_aggr_6_0_3_V \
    op interface \
    ports { edge_attr_aggr_6_0_3_V_address0 { O 6 vector } edge_attr_aggr_6_0_3_V_ce0 { O 1 bit } edge_attr_aggr_6_0_3_V_q0 { I 14 vector } edge_attr_aggr_6_0_3_V_address1 { O 6 vector } edge_attr_aggr_6_0_3_V_ce1 { O 1 bit } edge_attr_aggr_6_0_3_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_aggr_6_0_3_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1485 \
    name edge_attr_aggr_6_1_3_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_attr_aggr_6_1_3_V \
    op interface \
    ports { edge_attr_aggr_6_1_3_V_address0 { O 6 vector } edge_attr_aggr_6_1_3_V_ce0 { O 1 bit } edge_attr_aggr_6_1_3_V_q0 { I 14 vector } edge_attr_aggr_6_1_3_V_address1 { O 6 vector } edge_attr_aggr_6_1_3_V_ce1 { O 1 bit } edge_attr_aggr_6_1_3_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_aggr_6_1_3_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1486 \
    name edge_attr_aggr_6_2_3_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_attr_aggr_6_2_3_V \
    op interface \
    ports { edge_attr_aggr_6_2_3_V_address0 { O 6 vector } edge_attr_aggr_6_2_3_V_ce0 { O 1 bit } edge_attr_aggr_6_2_3_V_q0 { I 14 vector } edge_attr_aggr_6_2_3_V_address1 { O 6 vector } edge_attr_aggr_6_2_3_V_ce1 { O 1 bit } edge_attr_aggr_6_2_3_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_aggr_6_2_3_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1487 \
    name edge_attr_aggr_6_3_3_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_attr_aggr_6_3_3_V \
    op interface \
    ports { edge_attr_aggr_6_3_3_V_address0 { O 6 vector } edge_attr_aggr_6_3_3_V_ce0 { O 1 bit } edge_attr_aggr_6_3_3_V_q0 { I 14 vector } edge_attr_aggr_6_3_3_V_address1 { O 6 vector } edge_attr_aggr_6_3_3_V_ce1 { O 1 bit } edge_attr_aggr_6_3_3_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_aggr_6_3_3_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1488 \
    name edge_attr_aggr_7_0_3_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_attr_aggr_7_0_3_V \
    op interface \
    ports { edge_attr_aggr_7_0_3_V_address0 { O 6 vector } edge_attr_aggr_7_0_3_V_ce0 { O 1 bit } edge_attr_aggr_7_0_3_V_q0 { I 14 vector } edge_attr_aggr_7_0_3_V_address1 { O 6 vector } edge_attr_aggr_7_0_3_V_ce1 { O 1 bit } edge_attr_aggr_7_0_3_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_aggr_7_0_3_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1489 \
    name edge_attr_aggr_7_1_3_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_attr_aggr_7_1_3_V \
    op interface \
    ports { edge_attr_aggr_7_1_3_V_address0 { O 6 vector } edge_attr_aggr_7_1_3_V_ce0 { O 1 bit } edge_attr_aggr_7_1_3_V_q0 { I 14 vector } edge_attr_aggr_7_1_3_V_address1 { O 6 vector } edge_attr_aggr_7_1_3_V_ce1 { O 1 bit } edge_attr_aggr_7_1_3_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_aggr_7_1_3_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1490 \
    name edge_attr_aggr_7_2_3_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_attr_aggr_7_2_3_V \
    op interface \
    ports { edge_attr_aggr_7_2_3_V_address0 { O 6 vector } edge_attr_aggr_7_2_3_V_ce0 { O 1 bit } edge_attr_aggr_7_2_3_V_q0 { I 14 vector } edge_attr_aggr_7_2_3_V_address1 { O 6 vector } edge_attr_aggr_7_2_3_V_ce1 { O 1 bit } edge_attr_aggr_7_2_3_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_aggr_7_2_3_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1491 \
    name edge_attr_aggr_7_3_3_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_attr_aggr_7_3_3_V \
    op interface \
    ports { edge_attr_aggr_7_3_3_V_address0 { O 6 vector } edge_attr_aggr_7_3_3_V_ce0 { O 1 bit } edge_attr_aggr_7_3_3_V_q0 { I 14 vector } edge_attr_aggr_7_3_3_V_address1 { O 6 vector } edge_attr_aggr_7_3_3_V_ce1 { O 1 bit } edge_attr_aggr_7_3_3_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_aggr_7_3_3_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1492 \
    name edge_attr_aggr_8_0_3_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_attr_aggr_8_0_3_V \
    op interface \
    ports { edge_attr_aggr_8_0_3_V_address0 { O 6 vector } edge_attr_aggr_8_0_3_V_ce0 { O 1 bit } edge_attr_aggr_8_0_3_V_q0 { I 14 vector } edge_attr_aggr_8_0_3_V_address1 { O 6 vector } edge_attr_aggr_8_0_3_V_ce1 { O 1 bit } edge_attr_aggr_8_0_3_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_aggr_8_0_3_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1493 \
    name edge_attr_aggr_8_1_3_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_attr_aggr_8_1_3_V \
    op interface \
    ports { edge_attr_aggr_8_1_3_V_address0 { O 6 vector } edge_attr_aggr_8_1_3_V_ce0 { O 1 bit } edge_attr_aggr_8_1_3_V_q0 { I 14 vector } edge_attr_aggr_8_1_3_V_address1 { O 6 vector } edge_attr_aggr_8_1_3_V_ce1 { O 1 bit } edge_attr_aggr_8_1_3_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_aggr_8_1_3_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1494 \
    name edge_attr_aggr_8_2_3_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_attr_aggr_8_2_3_V \
    op interface \
    ports { edge_attr_aggr_8_2_3_V_address0 { O 6 vector } edge_attr_aggr_8_2_3_V_ce0 { O 1 bit } edge_attr_aggr_8_2_3_V_q0 { I 14 vector } edge_attr_aggr_8_2_3_V_address1 { O 6 vector } edge_attr_aggr_8_2_3_V_ce1 { O 1 bit } edge_attr_aggr_8_2_3_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_aggr_8_2_3_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1495 \
    name edge_attr_aggr_8_3_3_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_attr_aggr_8_3_3_V \
    op interface \
    ports { edge_attr_aggr_8_3_3_V_address0 { O 6 vector } edge_attr_aggr_8_3_3_V_ce0 { O 1 bit } edge_attr_aggr_8_3_3_V_q0 { I 14 vector } edge_attr_aggr_8_3_3_V_address1 { O 6 vector } edge_attr_aggr_8_3_3_V_ce1 { O 1 bit } edge_attr_aggr_8_3_3_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_aggr_8_3_3_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1496 \
    name edge_attr_aggr_9_0_3_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_attr_aggr_9_0_3_V \
    op interface \
    ports { edge_attr_aggr_9_0_3_V_address0 { O 6 vector } edge_attr_aggr_9_0_3_V_ce0 { O 1 bit } edge_attr_aggr_9_0_3_V_q0 { I 14 vector } edge_attr_aggr_9_0_3_V_address1 { O 6 vector } edge_attr_aggr_9_0_3_V_ce1 { O 1 bit } edge_attr_aggr_9_0_3_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_aggr_9_0_3_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1497 \
    name edge_attr_aggr_9_1_3_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_attr_aggr_9_1_3_V \
    op interface \
    ports { edge_attr_aggr_9_1_3_V_address0 { O 6 vector } edge_attr_aggr_9_1_3_V_ce0 { O 1 bit } edge_attr_aggr_9_1_3_V_q0 { I 14 vector } edge_attr_aggr_9_1_3_V_address1 { O 6 vector } edge_attr_aggr_9_1_3_V_ce1 { O 1 bit } edge_attr_aggr_9_1_3_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_aggr_9_1_3_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1498 \
    name edge_attr_aggr_9_2_3_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_attr_aggr_9_2_3_V \
    op interface \
    ports { edge_attr_aggr_9_2_3_V_address0 { O 6 vector } edge_attr_aggr_9_2_3_V_ce0 { O 1 bit } edge_attr_aggr_9_2_3_V_q0 { I 14 vector } edge_attr_aggr_9_2_3_V_address1 { O 6 vector } edge_attr_aggr_9_2_3_V_ce1 { O 1 bit } edge_attr_aggr_9_2_3_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_aggr_9_2_3_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1499 \
    name edge_attr_aggr_9_3_3_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_attr_aggr_9_3_3_V \
    op interface \
    ports { edge_attr_aggr_9_3_3_V_address0 { O 6 vector } edge_attr_aggr_9_3_3_V_ce0 { O 1 bit } edge_attr_aggr_9_3_3_V_q0 { I 14 vector } edge_attr_aggr_9_3_3_V_address1 { O 6 vector } edge_attr_aggr_9_3_3_V_ce1 { O 1 bit } edge_attr_aggr_9_3_3_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_aggr_9_3_3_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1500 \
    name edge_attr_aggr_10_0_3_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_attr_aggr_10_0_3_V \
    op interface \
    ports { edge_attr_aggr_10_0_3_V_address0 { O 6 vector } edge_attr_aggr_10_0_3_V_ce0 { O 1 bit } edge_attr_aggr_10_0_3_V_q0 { I 14 vector } edge_attr_aggr_10_0_3_V_address1 { O 6 vector } edge_attr_aggr_10_0_3_V_ce1 { O 1 bit } edge_attr_aggr_10_0_3_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_aggr_10_0_3_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1501 \
    name edge_attr_aggr_10_1_3_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_attr_aggr_10_1_3_V \
    op interface \
    ports { edge_attr_aggr_10_1_3_V_address0 { O 6 vector } edge_attr_aggr_10_1_3_V_ce0 { O 1 bit } edge_attr_aggr_10_1_3_V_q0 { I 14 vector } edge_attr_aggr_10_1_3_V_address1 { O 6 vector } edge_attr_aggr_10_1_3_V_ce1 { O 1 bit } edge_attr_aggr_10_1_3_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_aggr_10_1_3_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1502 \
    name edge_attr_aggr_10_2_3_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_attr_aggr_10_2_3_V \
    op interface \
    ports { edge_attr_aggr_10_2_3_V_address0 { O 6 vector } edge_attr_aggr_10_2_3_V_ce0 { O 1 bit } edge_attr_aggr_10_2_3_V_q0 { I 14 vector } edge_attr_aggr_10_2_3_V_address1 { O 6 vector } edge_attr_aggr_10_2_3_V_ce1 { O 1 bit } edge_attr_aggr_10_2_3_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_aggr_10_2_3_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1503 \
    name edge_attr_aggr_10_3_3_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_attr_aggr_10_3_3_V \
    op interface \
    ports { edge_attr_aggr_10_3_3_V_address0 { O 6 vector } edge_attr_aggr_10_3_3_V_ce0 { O 1 bit } edge_attr_aggr_10_3_3_V_q0 { I 14 vector } edge_attr_aggr_10_3_3_V_address1 { O 6 vector } edge_attr_aggr_10_3_3_V_ce1 { O 1 bit } edge_attr_aggr_10_3_3_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_aggr_10_3_3_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1504 \
    name edge_attr_aggr_11_0_3_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_attr_aggr_11_0_3_V \
    op interface \
    ports { edge_attr_aggr_11_0_3_V_address0 { O 6 vector } edge_attr_aggr_11_0_3_V_ce0 { O 1 bit } edge_attr_aggr_11_0_3_V_q0 { I 14 vector } edge_attr_aggr_11_0_3_V_address1 { O 6 vector } edge_attr_aggr_11_0_3_V_ce1 { O 1 bit } edge_attr_aggr_11_0_3_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_aggr_11_0_3_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1505 \
    name edge_attr_aggr_11_1_3_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_attr_aggr_11_1_3_V \
    op interface \
    ports { edge_attr_aggr_11_1_3_V_address0 { O 6 vector } edge_attr_aggr_11_1_3_V_ce0 { O 1 bit } edge_attr_aggr_11_1_3_V_q0 { I 14 vector } edge_attr_aggr_11_1_3_V_address1 { O 6 vector } edge_attr_aggr_11_1_3_V_ce1 { O 1 bit } edge_attr_aggr_11_1_3_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_aggr_11_1_3_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1506 \
    name edge_attr_aggr_11_2_3_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_attr_aggr_11_2_3_V \
    op interface \
    ports { edge_attr_aggr_11_2_3_V_address0 { O 6 vector } edge_attr_aggr_11_2_3_V_ce0 { O 1 bit } edge_attr_aggr_11_2_3_V_q0 { I 14 vector } edge_attr_aggr_11_2_3_V_address1 { O 6 vector } edge_attr_aggr_11_2_3_V_ce1 { O 1 bit } edge_attr_aggr_11_2_3_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_aggr_11_2_3_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1507 \
    name edge_attr_aggr_11_3_3_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_attr_aggr_11_3_3_V \
    op interface \
    ports { edge_attr_aggr_11_3_3_V_address0 { O 6 vector } edge_attr_aggr_11_3_3_V_ce0 { O 1 bit } edge_attr_aggr_11_3_3_V_q0 { I 14 vector } edge_attr_aggr_11_3_3_V_address1 { O 6 vector } edge_attr_aggr_11_3_3_V_ce1 { O 1 bit } edge_attr_aggr_11_3_3_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_aggr_11_3_3_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1508 \
    name edge_attr_aggr_12_0_3_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_attr_aggr_12_0_3_V \
    op interface \
    ports { edge_attr_aggr_12_0_3_V_address0 { O 6 vector } edge_attr_aggr_12_0_3_V_ce0 { O 1 bit } edge_attr_aggr_12_0_3_V_q0 { I 14 vector } edge_attr_aggr_12_0_3_V_address1 { O 6 vector } edge_attr_aggr_12_0_3_V_ce1 { O 1 bit } edge_attr_aggr_12_0_3_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_aggr_12_0_3_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1509 \
    name edge_attr_aggr_12_1_3_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_attr_aggr_12_1_3_V \
    op interface \
    ports { edge_attr_aggr_12_1_3_V_address0 { O 6 vector } edge_attr_aggr_12_1_3_V_ce0 { O 1 bit } edge_attr_aggr_12_1_3_V_q0 { I 14 vector } edge_attr_aggr_12_1_3_V_address1 { O 6 vector } edge_attr_aggr_12_1_3_V_ce1 { O 1 bit } edge_attr_aggr_12_1_3_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_aggr_12_1_3_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1510 \
    name edge_attr_aggr_12_2_3_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_attr_aggr_12_2_3_V \
    op interface \
    ports { edge_attr_aggr_12_2_3_V_address0 { O 6 vector } edge_attr_aggr_12_2_3_V_ce0 { O 1 bit } edge_attr_aggr_12_2_3_V_q0 { I 14 vector } edge_attr_aggr_12_2_3_V_address1 { O 6 vector } edge_attr_aggr_12_2_3_V_ce1 { O 1 bit } edge_attr_aggr_12_2_3_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_aggr_12_2_3_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1511 \
    name edge_attr_aggr_12_3_3_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_attr_aggr_12_3_3_V \
    op interface \
    ports { edge_attr_aggr_12_3_3_V_address0 { O 6 vector } edge_attr_aggr_12_3_3_V_ce0 { O 1 bit } edge_attr_aggr_12_3_3_V_q0 { I 14 vector } edge_attr_aggr_12_3_3_V_address1 { O 6 vector } edge_attr_aggr_12_3_3_V_ce1 { O 1 bit } edge_attr_aggr_12_3_3_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_aggr_12_3_3_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1512 \
    name layer9_out_1_3_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename layer9_out_1_3_V \
    op interface \
    ports { layer9_out_1_3_V_address0 { O 6 vector } layer9_out_1_3_V_ce0 { O 1 bit } layer9_out_1_3_V_we0 { O 1 bit } layer9_out_1_3_V_d0 { O 14 vector } layer9_out_1_3_V_address1 { O 6 vector } layer9_out_1_3_V_ce1 { O 1 bit } layer9_out_1_3_V_we1 { O 1 bit } layer9_out_1_3_V_d1 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'layer9_out_1_3_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1513 \
    name layer9_out_2_3_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename layer9_out_2_3_V \
    op interface \
    ports { layer9_out_2_3_V_address0 { O 6 vector } layer9_out_2_3_V_ce0 { O 1 bit } layer9_out_2_3_V_we0 { O 1 bit } layer9_out_2_3_V_d0 { O 14 vector } layer9_out_2_3_V_address1 { O 6 vector } layer9_out_2_3_V_ce1 { O 1 bit } layer9_out_2_3_V_we1 { O 1 bit } layer9_out_2_3_V_d1 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'layer9_out_2_3_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1514 \
    name layer9_out_3_3_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename layer9_out_3_3_V \
    op interface \
    ports { layer9_out_3_3_V_address0 { O 6 vector } layer9_out_3_3_V_ce0 { O 1 bit } layer9_out_3_3_V_we0 { O 1 bit } layer9_out_3_3_V_d0 { O 14 vector } layer9_out_3_3_V_address1 { O 6 vector } layer9_out_3_3_V_ce1 { O 1 bit } layer9_out_3_3_V_we1 { O 1 bit } layer9_out_3_3_V_d1 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'layer9_out_3_3_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1515 \
    name layer9_out_4_3_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename layer9_out_4_3_V \
    op interface \
    ports { layer9_out_4_3_V_address0 { O 6 vector } layer9_out_4_3_V_ce0 { O 1 bit } layer9_out_4_3_V_we0 { O 1 bit } layer9_out_4_3_V_d0 { O 14 vector } layer9_out_4_3_V_address1 { O 6 vector } layer9_out_4_3_V_ce1 { O 1 bit } layer9_out_4_3_V_we1 { O 1 bit } layer9_out_4_3_V_d1 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'layer9_out_4_3_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1516 \
    name layer9_out_5_3_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename layer9_out_5_3_V \
    op interface \
    ports { layer9_out_5_3_V_address0 { O 6 vector } layer9_out_5_3_V_ce0 { O 1 bit } layer9_out_5_3_V_we0 { O 1 bit } layer9_out_5_3_V_d0 { O 14 vector } layer9_out_5_3_V_address1 { O 6 vector } layer9_out_5_3_V_ce1 { O 1 bit } layer9_out_5_3_V_we1 { O 1 bit } layer9_out_5_3_V_d1 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'layer9_out_5_3_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1517 \
    name layer9_out_6_3_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename layer9_out_6_3_V \
    op interface \
    ports { layer9_out_6_3_V_address0 { O 6 vector } layer9_out_6_3_V_ce0 { O 1 bit } layer9_out_6_3_V_we0 { O 1 bit } layer9_out_6_3_V_d0 { O 14 vector } layer9_out_6_3_V_address1 { O 6 vector } layer9_out_6_3_V_ce1 { O 1 bit } layer9_out_6_3_V_we1 { O 1 bit } layer9_out_6_3_V_d1 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'layer9_out_6_3_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1518 \
    name layer9_out_7_3_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename layer9_out_7_3_V \
    op interface \
    ports { layer9_out_7_3_V_address0 { O 6 vector } layer9_out_7_3_V_ce0 { O 1 bit } layer9_out_7_3_V_we0 { O 1 bit } layer9_out_7_3_V_d0 { O 14 vector } layer9_out_7_3_V_address1 { O 6 vector } layer9_out_7_3_V_ce1 { O 1 bit } layer9_out_7_3_V_we1 { O 1 bit } layer9_out_7_3_V_d1 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'layer9_out_7_3_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1519 \
    name layer9_out_8_3_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename layer9_out_8_3_V \
    op interface \
    ports { layer9_out_8_3_V_address0 { O 6 vector } layer9_out_8_3_V_ce0 { O 1 bit } layer9_out_8_3_V_we0 { O 1 bit } layer9_out_8_3_V_d0 { O 14 vector } layer9_out_8_3_V_address1 { O 6 vector } layer9_out_8_3_V_ce1 { O 1 bit } layer9_out_8_3_V_we1 { O 1 bit } layer9_out_8_3_V_d1 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'layer9_out_8_3_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1520 \
    name layer9_out_9_3_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename layer9_out_9_3_V \
    op interface \
    ports { layer9_out_9_3_V_address0 { O 6 vector } layer9_out_9_3_V_ce0 { O 1 bit } layer9_out_9_3_V_we0 { O 1 bit } layer9_out_9_3_V_d0 { O 14 vector } layer9_out_9_3_V_address1 { O 6 vector } layer9_out_9_3_V_ce1 { O 1 bit } layer9_out_9_3_V_we1 { O 1 bit } layer9_out_9_3_V_d1 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'layer9_out_9_3_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1521 \
    name layer9_out_10_3_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename layer9_out_10_3_V \
    op interface \
    ports { layer9_out_10_3_V_address0 { O 6 vector } layer9_out_10_3_V_ce0 { O 1 bit } layer9_out_10_3_V_we0 { O 1 bit } layer9_out_10_3_V_d0 { O 14 vector } layer9_out_10_3_V_address1 { O 6 vector } layer9_out_10_3_V_ce1 { O 1 bit } layer9_out_10_3_V_we1 { O 1 bit } layer9_out_10_3_V_d1 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'layer9_out_10_3_V'"
}
}


# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id -1 \
    name ap_ctrl \
    type ap_ctrl \
    reset_level 1 \
    sync_rst true \
    corename ap_ctrl \
    op interface \
    ports { ap_start { I 1 bit } ap_ready { O 1 bit } ap_done { O 1 bit } ap_idle { O 1 bit } ap_continue { I 1 bit } } \
} "
}


# Adapter definition:
set PortName ap_clk
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_clock] == "cg_default_interface_gen_clock"} {
eval "cg_default_interface_gen_clock { \
    id -2 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_clk \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-113\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}


# Adapter definition:
set PortName ap_rst
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_reset] == "cg_default_interface_gen_reset"} {
eval "cg_default_interface_gen_reset { \
    id -3 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_rst \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-114\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}



# merge
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_end
    cg_default_interface_gen_bundle_end
    AESL_LIB_XILADAPTER::native_axis_end
}


