// Seed: 919373347
module module_0 (
    input tri id_0,
    output tri1 id_1,
    output wor id_2,
    input wand id_3,
    input supply1 id_4,
    input wand id_5,
    output wire id_6
);
  assign id_2 = (id_4 == 1);
  assign module_1.type_15 = 0;
endmodule
module module_1 (
    output supply0 id_0,
    output wire id_1,
    input tri1 id_2,
    input wand module_1
    , id_10,
    input supply1 id_4,
    input tri1 id_5,
    output wor id_6,
    input tri0 id_7,
    output tri1 id_8
);
  wire id_11;
  xor primCall (id_6, id_10, id_11, id_2, id_7, id_5, id_4);
  assign id_10 = 1;
  module_0 modCall_1 (
      id_5,
      id_0,
      id_1,
      id_4,
      id_4,
      id_5,
      id_6
  );
  assign id_1 = id_4;
endmodule
