<snippet>
  <tabTrigger>spro</tabTrigger>
  <scope>source.vhdl</scope>
  <content><![CDATA[
${1:identifier} : process(${2:clk}, ${3:reset})
begin
  if rising_edge(${2:clk})then
  	if ${3:reset} = '1' then
  		${4:output} <= ${5:};
		else
  		${4:output} <= $0;
  	end if;
  end if;
end process ${1:identifier};
]]></content>
  <description>synchronous process</description>
</snippet>
