Info (10281): Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object "BYTE_TO_WORD_SHIFT" differs only in case from object "byte_to_word_shift" in the same scope File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/altera_merlin_burst_adapter_new.sv Line: 139
Info (10281): Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object "addr_incr" differs only in case from object "ADDR_INCR" in the same scope File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/altera_wrap_burst_converter.sv Line: 279
Info (10281): Verilog HDL Declaration information at nios_cpu_mm_interconnect_0_router_006.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0_router_006.sv Line: 48
Info (10281): Verilog HDL Declaration information at nios_cpu_mm_interconnect_0_router_006.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0_router_006.sv Line: 49
Info (10281): Verilog HDL Declaration information at nios_cpu_mm_interconnect_0_router_005.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0_router_005.sv Line: 48
Info (10281): Verilog HDL Declaration information at nios_cpu_mm_interconnect_0_router_005.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0_router_005.sv Line: 49
Info (10281): Verilog HDL Declaration information at nios_cpu_mm_interconnect_0_router_002.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0_router_002.sv Line: 48
Info (10281): Verilog HDL Declaration information at nios_cpu_mm_interconnect_0_router_002.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0_router_002.sv Line: 49
Info (10281): Verilog HDL Declaration information at nios_cpu_mm_interconnect_0_router_001.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0_router_001.sv Line: 48
Info (10281): Verilog HDL Declaration information at nios_cpu_mm_interconnect_0_router_001.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0_router_001.sv Line: 49
Info (10281): Verilog HDL Declaration information at nios_cpu_mm_interconnect_0_router.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0_router.sv Line: 48
Info (10281): Verilog HDL Declaration information at nios_cpu_mm_interconnect_0_router.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0_router.sv Line: 49
Warning (10268): Verilog HDL information at ad_adl5904_rst.v(64): always construct contains both blocking and non-blocking assignments File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/ad_adl5904_rst.v Line: 64
Warning (10268): Verilog HDL information at ad_mem_asym.v(104): always construct contains both blocking and non-blocking assignments File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/ad_mem_asym.v Line: 104
Warning (10268): Verilog HDL information at ad_mem_asym.v(133): always construct contains both blocking and non-blocking assignments File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/ad_mem_asym.v Line: 133
Info (10281): Verilog HDL Declaration information at util_pulse_gen.v(39): object "PULSE_WIDTH" differs only in case from object "pulse_width" in the same scope File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/util_pulse_gen.v Line: 39
Info (10281): Verilog HDL Declaration information at util_pulse_gen.v(40): object "PULSE_PERIOD" differs only in case from object "pulse_period" in the same scope File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/util_pulse_gen.v Line: 40
