{
	"design__instance__displacement__total": 0,
	"design__instance__displacement__mean": 0,
	"design__instance__displacement__max": 0,
	"route__wirelength__estimated": 28634.1,
	"design__violations": 0,
	"design__violations": 0,
	"design__io": 78,
	"design__die__area": 412500,
	"design__core__area": 391196,
	"design__instance__count": 1997,
	"design__instance__area": 252939,
	"design__instance__count__stdcell": 1995,
	"design__instance__area__stdcell": 5908.17,
	"design__instance__count__macros": 2,
	"design__instance__area__macros": 247031,
	"design__instance__utilization": 0.646578,
	"design__instance__utilization__stdcell": 0.0409818,
	"design__instance__count__class:macro": 2,
	"design__instance__count__class:fill_cell": 962,
	"design__instance__count__class:tap_cell": 1530,
	"design__instance__count__class:timing_repair_buffer": 113,
	"design__instance__count__class:inverter": 39,
	"design__instance__count__class:sequential_cell": 59,
	"design__instance__count__class:multi_input_combinational_cell": 254,
	"design__io": 78,
	"design__die__area": 412500,
	"design__core__area": 391196,
	"design__instance__count": 1997,
	"design__instance__area": 252939,
	"design__instance__count__stdcell": 1995,
	"design__instance__area__stdcell": 5908.17,
	"design__instance__count__macros": 2,
	"design__instance__area__macros": 247031,
	"design__instance__utilization": 0.646578,
	"design__instance__utilization__stdcell": 0.0409818,
	"flow__warnings__count": 1,
	"flow__errors__count": 0
}