// Seed: 1711430619
module module_0 (
    output tri id_0,
    output supply1 id_1,
    output supply1 id_2,
    output tri id_3,
    input uwire id_4,
    input wire id_5,
    output wor id_6
);
endmodule
module module_1 #(
    parameter id_13 = 32'd53
) (
    input supply1 id_0#(.id_9(1))
    , id_10,
    input tri id_1,
    input supply0 id_2,
    output logic id_3,
    output tri0 id_4,
    output tri1 id_5,
    output tri1 id_6,
    input supply1 id_7
);
  for (id_11 = 1; id_10[-1'b0]; id_3 = 1) begin : LABEL_0
    wire id_12;
    wire [-1 'b0 : -1] _id_13;
    id_14 :
    assert property (@(posedge id_10[id_13.sum] or posedge (id_13)) 1)
    else;
    wire id_15;
  end
  module_0 modCall_1 (
      id_6,
      id_6,
      id_6,
      id_6,
      id_7,
      id_1,
      id_5
  );
  assign modCall_1.id_1 = 0;
  assign id_5 = id_9[1];
  final begin : LABEL_1
    wait (1);
  end
endmodule
