/*
 * Instance header file for ATSAMR21G18A
 *
 * Copyright (c) 2024 Microchip Technology Inc. and its subsidiaries.
 *
 * Licensed under the Apache License, Version 2.0 (the "License");
 * you may not use this file except in compliance with the License.
 * You may obtain a copy of the License at
 *
 *   http://www.apache.org/licenses/LICENSE-2.0
 *
 * Unless required by applicable law or agreed to in writing, software
 * distributed under the License is distributed on an "AS IS" BASIS,
 * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
 * See the License for the specific language governing permissions and
 * limitations under the License.
 *
 */

/* file generated from device description file (ATDF) version 2020-11-26T16:56:39Z */
#ifndef _SAMR21_TCC1_INSTANCE_
#define _SAMR21_TCC1_INSTANCE_


/* ========== Instance Parameter definitions for TCC1 peripheral ========== */
#define TCC1_CC_NUM                              (2)        /* Number of Compare/Capture units */
#define TCC1_DITHERING                           (1)        /* Dithering feature implemented */
#define TCC1_DMAC_ID_OVF                         (18)       /* DMA overflow/underflow/retrigger trigger */
#define TCC1_DTI                                 (0)        /* Dead-Time-Insertion feature implemented */
#define TCC1_EXT                                 (24)       /* Coding of implemented extended features */
#define TCC1_GCLK_ID                             (26)       /* Index of Generic Clock */
#define TCC1_INSTANCE_ID                         (73)       
#define TCC1_OTMX                                (0)        /* Output Matrix feature implemented */
#define TCC1_OW_NUM                              (4)        /* Number of Output Waveforms */
#define TCC1_PG                                  (1)        /* Pattern Generation feature implemented */
#define TCC1_SIZE                                (24)       
#define TCC1_SWAP                                (0)        /* DTI outputs swap feature implemented */
#define TCC1_TYPE                                (0)        /* TCC type 0 : NA, 1 : Master, 2 : Slave */

#endif /* _SAMR21_TCC1_INSTANCE_ */
