{"metadata":{"fragments":[{"text":"init","kind":"identifier"},{"text":"()","kind":"text"}],"role":"symbol","externalID":"s:16VHDLModelCheckerAAVABycfc","modules":[{"name":"VHDLModelChecker"}],"title":"init()","symbolKind":"init","roleHeading":"Initializer"},"kind":"symbol","schemaVersion":{"patch":0,"minor":3,"major":0},"hierarchy":{"paths":[["doc:\/\/VHDLModelChecker\/documentation\/VHDLModelChecker","doc:\/\/VHDLModelChecker\/documentation\/VHDLModelChecker\/VHDLModelChecker"]]},"abstract":[{"text":"Creates a new model checker.","type":"text"}],"sections":[],"identifier":{"interfaceLanguage":"swift","url":"doc:\/\/VHDLModelChecker\/documentation\/VHDLModelChecker\/VHDLModelChecker\/init()"},"primaryContentSections":[{"kind":"declarations","declarations":[{"languages":["swift"],"platforms":["Linux"],"tokens":[{"text":"init","kind":"keyword"},{"text":"()","kind":"text"}]}]}],"variants":[{"paths":["\/documentation\/vhdlmodelchecker\/vhdlmodelchecker\/init()"],"traits":[{"interfaceLanguage":"swift"}]}],"references":{"doc://VHDLModelChecker/documentation/VHDLModelChecker/VHDLModelChecker/init()":{"title":"init()","kind":"symbol","role":"symbol","type":"topic","abstract":[{"type":"text","text":"Creates a new model checker."}],"identifier":"doc:\/\/VHDLModelChecker\/documentation\/VHDLModelChecker\/VHDLModelChecker\/init()","fragments":[{"text":"init","kind":"identifier"},{"text":"()","kind":"text"}],"url":"\/documentation\/vhdlmodelchecker\/vhdlmodelchecker\/init()"},"doc://VHDLModelChecker/documentation/VHDLModelChecker":{"url":"\/documentation\/vhdlmodelchecker","type":"topic","identifier":"doc:\/\/VHDLModelChecker\/documentation\/VHDLModelChecker","kind":"symbol","abstract":[],"role":"collection","title":"VHDLModelChecker"},"doc://VHDLModelChecker/documentation/VHDLModelChecker/VHDLModelChecker":{"kind":"symbol","url":"\/documentation\/vhdlmodelchecker\/vhdlmodelchecker","type":"topic","fragments":[{"kind":"keyword","text":"struct"},{"kind":"text","text":" "},{"kind":"identifier","text":"VHDLModelChecker"}],"navigatorTitle":[{"kind":"identifier","text":"VHDLModelChecker"}],"identifier":"doc:\/\/VHDLModelChecker\/documentation\/VHDLModelChecker\/VHDLModelChecker","title":"VHDLModelChecker","role":"symbol","abstract":[{"type":"text","text":"A model checker for verifying VHDL LLFSMs."}]}}}