xrun(64): 25.09-s002: (c) Copyright 1995-2025 Cadence Design Systems, Inc.
TOOL:	xrun(64)	25.09-s002: Started on Feb 21, 2026 at 03:02:35 PST
xrun
	-64bit
	-sv
	-timescale 1ns/1ps
	-f scripts/xcelium/files.f
		axi_lite/interface.sv
		axi_lite/address_decoder.sv
		axi_lite/rr_arbiter.sv
		axi_lite/bridge_1x1.sv
		axi_lite/bridge_1xM.sv
		axi_lite/bridge_Nx1.sv
		tb/axi_lite_mem_slave.sv
		tb/tb_bridge_1xM.sv
		tb/tb_bridge_Nx1.sv
	-top tb_bridge_1xM
	-input scripts/xcelium/run_1xM.tcl
	Elaborating the design hierarchy:
		Caching library 'worklib' ....... Done
	Top level design units:
		worklib.tb_bridge_1xM:sv (module)
	Building instance overlay tables: .................... Done
	Generating native compiled code:
		worklib.axi_lite_mem_slave:sv <0x3c9b52a5>
			streams:  16, words: 10549
		worklib.addr_decoder:sv <0x396f6b2f>
			streams:   1, words:   623
		worklib.tb_bridge_1xM:sv <0x6aa481cb>
			streams:  12, words: 24570
		worklib.bridge_1xM:sv <0x640f5186>
			streams:  39, words: 13667
	Building instance specific data structures.
	Loading native compiled code:     .................... Done
	Design hierarchy summary:
		                 Instances  Unique
		Modules:                 8       4
		Interfaces:              5       1
		Registers:             159      60
		Scalar wires:           65       -
		Vectored wires:         37       -
		Always blocks:          16       6
		Initial blocks:          2       2
		Cont. assignments:      80      28
		Pseudo assignments:      7       -
		Process Clocks:         13       2
		Simulation timescale:  1ps
	Writing initial simulation snapshot: worklib.tb_bridge_1xM:sv
Loading snapshot worklib.tb_bridge_1xM:sv .................... Done
xcelium> source /share/instsww/cadence/XCELIUM2509/tools/xcelium/files/xmsimrc
xcelium> run 5us
[TB] === bridge_1xM Test ===
Ran until 5 US + 0
xcelium> exit
TOOL:	xrun(64)	25.09-s002: Exiting on Feb 21, 2026 at 03:02:36 PST  (total: 00:00:01)
