# fpga_core_top_comparison
Python script that compares user submitted fpga_core.v and fpga_top.v from OpenFPGA generated verilog.

Instructions: 

1. Download the script. 
2. Run:

```python3 script.py```

  1. There is an optional flag, ```verbose```, which makes the script print all module names in provided file. Run with verbose mode on:

```python3 script.py verbose```

4. Enter the file path (including the ```.v```) for fpga_top and fpga_core
