
*** Running vivado
    with args -log ddr3_decay_test_top.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source ddr3_decay_test_top.tcl -notrace


****** Vivado v2024.2 (64-bit)
  **** SW Build 5239630 on Fri Nov 08 22:34:34 MST 2024
  **** IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
  **** SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
  **** Start of session at: Thu May 29 09:39:22 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source ddr3_decay_test_top.tcl -notrace
Command: link_design -top ddr3_decay_test_top -part xc7a100tcsg324-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
Netlist sorting complete. Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.07 . Memory (MB): peak = 1528.910 ; gain = 0.000 ; free physical = 2899 ; free virtual = 8055
INFO: [Netlist 29-17] Analyzing 522 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2024.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/heigke/Dokument/TAIF_ADVANIA/DRAM_research/DRAM_WRITE_READ_SERIAL/ULTRA_EMBEDD_MOD/ULTRA_EMBEDD_MOD.gen/sources_1/ip/ila_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'u_ila/inst'
Finished Parsing XDC File [/home/heigke/Dokument/TAIF_ADVANIA/DRAM_research/DRAM_WRITE_READ_SERIAL/ULTRA_EMBEDD_MOD/ULTRA_EMBEDD_MOD.gen/sources_1/ip/ila_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'u_ila/inst'
Parsing XDC File [/home/heigke/Dokument/TAIF_ADVANIA/DRAM_research/DRAM_WRITE_READ_SERIAL/ULTRA_EMBEDD_MOD/ULTRA_EMBEDD_MOD.gen/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc] for cell 'u_ila/inst'
Finished Parsing XDC File [/home/heigke/Dokument/TAIF_ADVANIA/DRAM_research/DRAM_WRITE_READ_SERIAL/ULTRA_EMBEDD_MOD/ULTRA_EMBEDD_MOD.gen/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc] for cell 'u_ila/inst'
Parsing XDC File [/home/heigke/Dokument/TAIF_ADVANIA/DRAM_research/DRAM_WRITE_READ_SERIAL/ULTRA_EMBEDD_MOD/ULTRA_EMBEDD_MOD.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'u_clk_wiz/inst'
Finished Parsing XDC File [/home/heigke/Dokument/TAIF_ADVANIA/DRAM_research/DRAM_WRITE_READ_SERIAL/ULTRA_EMBEDD_MOD/ULTRA_EMBEDD_MOD.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'u_clk_wiz/inst'
Parsing XDC File [/home/heigke/Dokument/TAIF_ADVANIA/DRAM_research/DRAM_WRITE_READ_SERIAL/ULTRA_EMBEDD_MOD/ULTRA_EMBEDD_MOD.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'u_clk_wiz/inst'
Finished Parsing XDC File [/home/heigke/Dokument/TAIF_ADVANIA/DRAM_research/DRAM_WRITE_READ_SERIAL/ULTRA_EMBEDD_MOD/ULTRA_EMBEDD_MOD.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'u_clk_wiz/inst'
Parsing XDC File [/home/heigke/Dokument/TAIF_ADVANIA/DRAM_research/DRAM_WRITE_READ_SERIAL/ULTRA_EMBEDD_MOD/ULTRA_EMBEDD_MOD.srcs/constrs_1/imports/ULTRA_EMBEDD_MOD/constraints_top.xdc]
CRITICAL WARNING: [Common 17-161] Invalid option value '#' specified for 'objects'. [/home/heigke/Dokument/TAIF_ADVANIA/DRAM_research/DRAM_WRITE_READ_SERIAL/ULTRA_EMBEDD_MOD/ULTRA_EMBEDD_MOD.srcs/constrs_1/imports/ULTRA_EMBEDD_MOD/constraints_top.xdc:9]
CRITICAL WARNING: [Common 17-161] Invalid option value '#' specified for 'objects'. [/home/heigke/Dokument/TAIF_ADVANIA/DRAM_research/DRAM_WRITE_READ_SERIAL/ULTRA_EMBEDD_MOD/ULTRA_EMBEDD_MOD.srcs/constrs_1/imports/ULTRA_EMBEDD_MOD/constraints_top.xdc:11]
CRITICAL WARNING: [Common 17-161] Invalid option value '#' specified for 'objects'. [/home/heigke/Dokument/TAIF_ADVANIA/DRAM_research/DRAM_WRITE_READ_SERIAL/ULTRA_EMBEDD_MOD/ULTRA_EMBEDD_MOD.srcs/constrs_1/imports/ULTRA_EMBEDD_MOD/constraints_top.xdc:12]
CRITICAL WARNING: [Vivado 12-4470] I/O Standard 'DIFF_SSTL135_T_DCI' is not supported on 'xc7a100tcsg324-1' part. [/home/heigke/Dokument/TAIF_ADVANIA/DRAM_research/DRAM_WRITE_READ_SERIAL/ULTRA_EMBEDD_MOD/ULTRA_EMBEDD_MOD.srcs/constrs_1/imports/ULTRA_EMBEDD_MOD/constraints_top.xdc:86]
CRITICAL WARNING: [Vivado 12-4470] I/O Standard 'DIFF_SSTL135_T_DCI' is not supported on 'xc7a100tcsg324-1' part. [/home/heigke/Dokument/TAIF_ADVANIA/DRAM_research/DRAM_WRITE_READ_SERIAL/ULTRA_EMBEDD_MOD/ULTRA_EMBEDD_MOD.srcs/constrs_1/imports/ULTRA_EMBEDD_MOD/constraints_top.xdc:87]
CRITICAL WARNING: [Vivado 12-4470] I/O Standard 'DIFF_SSTL135_T_DCI' is not supported on 'xc7a100tcsg324-1' part. [/home/heigke/Dokument/TAIF_ADVANIA/DRAM_research/DRAM_WRITE_READ_SERIAL/ULTRA_EMBEDD_MOD/ULTRA_EMBEDD_MOD.srcs/constrs_1/imports/ULTRA_EMBEDD_MOD/constraints_top.xdc:88]
CRITICAL WARNING: [Vivado 12-4470] I/O Standard 'DIFF_SSTL135_T_DCI' is not supported on 'xc7a100tcsg324-1' part. [/home/heigke/Dokument/TAIF_ADVANIA/DRAM_research/DRAM_WRITE_READ_SERIAL/ULTRA_EMBEDD_MOD/ULTRA_EMBEDD_MOD.srcs/constrs_1/imports/ULTRA_EMBEDD_MOD/constraints_top.xdc:89]
CRITICAL WARNING: [Vivado 12-4470] I/O Standard 'SSTL135_T_DCI' is not supported on 'xc7a100tcsg324-1' part. [/home/heigke/Dokument/TAIF_ADVANIA/DRAM_research/DRAM_WRITE_READ_SERIAL/ULTRA_EMBEDD_MOD/ULTRA_EMBEDD_MOD.srcs/constrs_1/imports/ULTRA_EMBEDD_MOD/constraints_top.xdc:95]
CRITICAL WARNING: [Vivado 12-4470] I/O Standard 'SSTL135_T_DCI' is not supported on 'xc7a100tcsg324-1' part. [/home/heigke/Dokument/TAIF_ADVANIA/DRAM_research/DRAM_WRITE_READ_SERIAL/ULTRA_EMBEDD_MOD/ULTRA_EMBEDD_MOD.srcs/constrs_1/imports/ULTRA_EMBEDD_MOD/constraints_top.xdc:96]
CRITICAL WARNING: [Vivado 12-4470] I/O Standard 'SSTL135_T_DCI' is not supported on 'xc7a100tcsg324-1' part. [/home/heigke/Dokument/TAIF_ADVANIA/DRAM_research/DRAM_WRITE_READ_SERIAL/ULTRA_EMBEDD_MOD/ULTRA_EMBEDD_MOD.srcs/constrs_1/imports/ULTRA_EMBEDD_MOD/constraints_top.xdc:97]
CRITICAL WARNING: [Vivado 12-4470] I/O Standard 'SSTL135_T_DCI' is not supported on 'xc7a100tcsg324-1' part. [/home/heigke/Dokument/TAIF_ADVANIA/DRAM_research/DRAM_WRITE_READ_SERIAL/ULTRA_EMBEDD_MOD/ULTRA_EMBEDD_MOD.srcs/constrs_1/imports/ULTRA_EMBEDD_MOD/constraints_top.xdc:98]
CRITICAL WARNING: [Vivado 12-4470] I/O Standard 'SSTL135_T_DCI' is not supported on 'xc7a100tcsg324-1' part. [/home/heigke/Dokument/TAIF_ADVANIA/DRAM_research/DRAM_WRITE_READ_SERIAL/ULTRA_EMBEDD_MOD/ULTRA_EMBEDD_MOD.srcs/constrs_1/imports/ULTRA_EMBEDD_MOD/constraints_top.xdc:99]
CRITICAL WARNING: [Vivado 12-4470] I/O Standard 'SSTL135_T_DCI' is not supported on 'xc7a100tcsg324-1' part. [/home/heigke/Dokument/TAIF_ADVANIA/DRAM_research/DRAM_WRITE_READ_SERIAL/ULTRA_EMBEDD_MOD/ULTRA_EMBEDD_MOD.srcs/constrs_1/imports/ULTRA_EMBEDD_MOD/constraints_top.xdc:100]
CRITICAL WARNING: [Vivado 12-4470] I/O Standard 'SSTL135_T_DCI' is not supported on 'xc7a100tcsg324-1' part. [/home/heigke/Dokument/TAIF_ADVANIA/DRAM_research/DRAM_WRITE_READ_SERIAL/ULTRA_EMBEDD_MOD/ULTRA_EMBEDD_MOD.srcs/constrs_1/imports/ULTRA_EMBEDD_MOD/constraints_top.xdc:101]
CRITICAL WARNING: [Vivado 12-4470] I/O Standard 'SSTL135_T_DCI' is not supported on 'xc7a100tcsg324-1' part. [/home/heigke/Dokument/TAIF_ADVANIA/DRAM_research/DRAM_WRITE_READ_SERIAL/ULTRA_EMBEDD_MOD/ULTRA_EMBEDD_MOD.srcs/constrs_1/imports/ULTRA_EMBEDD_MOD/constraints_top.xdc:102]
CRITICAL WARNING: [Vivado 12-4470] I/O Standard 'SSTL135_T_DCI' is not supported on 'xc7a100tcsg324-1' part. [/home/heigke/Dokument/TAIF_ADVANIA/DRAM_research/DRAM_WRITE_READ_SERIAL/ULTRA_EMBEDD_MOD/ULTRA_EMBEDD_MOD.srcs/constrs_1/imports/ULTRA_EMBEDD_MOD/constraints_top.xdc:103]
CRITICAL WARNING: [Vivado 12-4470] I/O Standard 'SSTL135_T_DCI' is not supported on 'xc7a100tcsg324-1' part. [/home/heigke/Dokument/TAIF_ADVANIA/DRAM_research/DRAM_WRITE_READ_SERIAL/ULTRA_EMBEDD_MOD/ULTRA_EMBEDD_MOD.srcs/constrs_1/imports/ULTRA_EMBEDD_MOD/constraints_top.xdc:104]
CRITICAL WARNING: [Vivado 12-4470] I/O Standard 'SSTL135_T_DCI' is not supported on 'xc7a100tcsg324-1' part. [/home/heigke/Dokument/TAIF_ADVANIA/DRAM_research/DRAM_WRITE_READ_SERIAL/ULTRA_EMBEDD_MOD/ULTRA_EMBEDD_MOD.srcs/constrs_1/imports/ULTRA_EMBEDD_MOD/constraints_top.xdc:105]
CRITICAL WARNING: [Vivado 12-4470] I/O Standard 'SSTL135_T_DCI' is not supported on 'xc7a100tcsg324-1' part. [/home/heigke/Dokument/TAIF_ADVANIA/DRAM_research/DRAM_WRITE_READ_SERIAL/ULTRA_EMBEDD_MOD/ULTRA_EMBEDD_MOD.srcs/constrs_1/imports/ULTRA_EMBEDD_MOD/constraints_top.xdc:106]
CRITICAL WARNING: [Vivado 12-4470] I/O Standard 'SSTL135_T_DCI' is not supported on 'xc7a100tcsg324-1' part. [/home/heigke/Dokument/TAIF_ADVANIA/DRAM_research/DRAM_WRITE_READ_SERIAL/ULTRA_EMBEDD_MOD/ULTRA_EMBEDD_MOD.srcs/constrs_1/imports/ULTRA_EMBEDD_MOD/constraints_top.xdc:107]
CRITICAL WARNING: [Vivado 12-4470] I/O Standard 'SSTL135_T_DCI' is not supported on 'xc7a100tcsg324-1' part. [/home/heigke/Dokument/TAIF_ADVANIA/DRAM_research/DRAM_WRITE_READ_SERIAL/ULTRA_EMBEDD_MOD/ULTRA_EMBEDD_MOD.srcs/constrs_1/imports/ULTRA_EMBEDD_MOD/constraints_top.xdc:108]
CRITICAL WARNING: [Vivado 12-4470] I/O Standard 'SSTL135_T_DCI' is not supported on 'xc7a100tcsg324-1' part. [/home/heigke/Dokument/TAIF_ADVANIA/DRAM_research/DRAM_WRITE_READ_SERIAL/ULTRA_EMBEDD_MOD/ULTRA_EMBEDD_MOD.srcs/constrs_1/imports/ULTRA_EMBEDD_MOD/constraints_top.xdc:109]
CRITICAL WARNING: [Vivado 12-4470] I/O Standard 'SSTL135_T_DCI' is not supported on 'xc7a100tcsg324-1' part. [/home/heigke/Dokument/TAIF_ADVANIA/DRAM_research/DRAM_WRITE_READ_SERIAL/ULTRA_EMBEDD_MOD/ULTRA_EMBEDD_MOD.srcs/constrs_1/imports/ULTRA_EMBEDD_MOD/constraints_top.xdc:110]
CRITICAL WARNING: [Vivado 12-1449] IO Bank number '32' is not a valid IO Bank. [/home/heigke/Dokument/TAIF_ADVANIA/DRAM_research/DRAM_WRITE_READ_SERIAL/ULTRA_EMBEDD_MOD/ULTRA_EMBEDD_MOD.srcs/constrs_1/imports/ULTRA_EMBEDD_MOD/constraints_top.xdc:115]
Finished Parsing XDC File [/home/heigke/Dokument/TAIF_ADVANIA/DRAM_research/DRAM_WRITE_READ_SERIAL/ULTRA_EMBEDD_MOD/ULTRA_EMBEDD_MOD.srcs/constrs_1/imports/ULTRA_EMBEDD_MOD/constraints_top.xdc]
Parsing XDC File [/home/heigke/Dokument/TAIF_ADVANIA/DRAM_research/DRAM_WRITE_READ_SERIAL/ULTRA_EMBEDD_MOD/ULTRA_EMBEDD_MOD.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_late.xdc] for cell 'u_clk_wiz/inst'
Finished Parsing XDC File [/home/heigke/Dokument/TAIF_ADVANIA/DRAM_research/DRAM_WRITE_READ_SERIAL/ULTRA_EMBEDD_MOD/ULTRA_EMBEDD_MOD.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_late.xdc] for cell 'u_clk_wiz/inst'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-1687] 2 scoped IP constraints or related sub-commands were skipped due to synthesis logic optimizations usually triggered by constant connectivity or unconnected output pins. To review the skipped constraints and messages, run the command 'set_param netlist.IPMsgFiltering false' before opening the design.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1783.156 ; gain = 0.000 ; free physical = 2800 ; free virtual = 7961
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 227 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRL16E, SRLC32E): 208 instances
  IOBUF => IOBUF (IBUF, OBUFT): 16 instances
  IOBUFDS => IOBUFDS (IBUFDS, INV, OBUFTDS(x2)): 2 instances
  OBUFDS => OBUFDS_DUAL_BUF (INV, OBUFDS(x2)): 1 instance 

8 Infos, 0 Warnings, 24 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1783.156 ; gain = 344.652 ; free physical = 2800 ; free virtual = 7961
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:04 ; elapsed = 00:00:00.94 . Memory (MB): peak = 1902.570 ; gain = 119.414 ; free physical = 2763 ; free virtual = 7915

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-2] Deriving generated clocks
Ending Cache Timing Information Task | Checksum: 1ff0eb209

Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2325.523 ; gain = 422.953 ; free physical = 2223 ; free virtual = 7382

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup

Phase 1.1.1 Generate And Synthesize Debug Cores
INFO: [Chipscope 16-329] Generating Script for core instance : dbg_hub 
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:xsdbm:3.0 for cell dbg_hub_CV.
INFO: [Chipscope 16-469] Using cached IP synthesis design for IP xilinx.com:ip:xsdbm:3.0, cache-ID = 4e1f155e41d6a517.
Done building netlist checker database: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2705.648 ; gain = 0.000 ; free physical = 1912 ; free virtual = 7132
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2705.648 ; gain = 0.000 ; free physical = 1918 ; free virtual = 7136
Phase 1.1.1 Generate And Synthesize Debug Cores | Checksum: 18cd314f8

Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 2705.648 ; gain = 33.320 ; free physical = 1918 ; free virtual = 7136
Phase 1.1 Core Generation And Design Setup | Checksum: 18cd314f8

Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 2705.648 ; gain = 33.320 ; free physical = 1918 ; free virtual = 7136

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: 18cd314f8

Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 2705.648 ; gain = 33.320 ; free physical = 1918 ; free virtual = 7136
Phase 1 Initialization | Checksum: 18cd314f8

Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 2705.648 ; gain = 33.320 ; free physical = 1918 ; free virtual = 7136

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: 18cd314f8

Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 2705.648 ; gain = 33.320 ; free physical = 1919 ; free virtual = 7137

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: 18cd314f8

Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 2705.648 ; gain = 33.320 ; free physical = 1919 ; free virtual = 7136
Phase 2 Timer Update And Timing Data Collection | Checksum: 18cd314f8

Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 2705.648 ; gain = 33.320 ; free physical = 1919 ; free virtual = 7136

Phase 3 Retarget
INFO: [Opt 31-1851] Number of loadless carry chains removed were: 0
INFO: [Opt 31-1834] Total Chains To Be Transformed Were: 0 AND Number of Transformed insts Created are: 0
INFO: [Opt 31-138] Pushed 1 inverter(s) to 1 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: 2df338ac9

Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 2705.648 ; gain = 33.320 ; free physical = 1921 ; free virtual = 7139
Retarget | Checksum: 2df338ac9
INFO: [Opt 31-389] Phase Retarget created 6 cells and removed 15 cells
INFO: [Opt 31-1021] In phase Retarget, 78 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 4 Constant propagation | Checksum: 2b3e6a900

Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 2705.648 ; gain = 33.320 ; free physical = 1921 ; free virtual = 7139
Constant propagation | Checksum: 2b3e6a900
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 16 cells
INFO: [Opt 31-1021] In phase Constant propagation, 96 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 5 Sweep
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2705.648 ; gain = 0.000 ; free physical = 1920 ; free virtual = 7138
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2705.648 ; gain = 0.000 ; free physical = 1919 ; free virtual = 7136
Phase 5 Sweep | Checksum: 23b341da5

Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 2705.648 ; gain = 33.320 ; free physical = 1919 ; free virtual = 7137
Sweep | Checksum: 23b341da5
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 38 cells
INFO: [Opt 31-1021] In phase Sweep, 1129 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 6 BUFG optimization
Phase 6 BUFG optimization | Checksum: 23b341da5

Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 2737.664 ; gain = 65.336 ; free physical = 1918 ; free virtual = 7136
BUFG optimization | Checksum: 23b341da5
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: 23b341da5

Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 2737.664 ; gain = 65.336 ; free physical = 1918 ; free virtual = 7135
Shift Register Optimization | Checksum: 23b341da5
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: 23b341da5

Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 2737.664 ; gain = 65.336 ; free physical = 1918 ; free virtual = 7135
Post Processing Netlist | Checksum: 23b341da5
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 70 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: 1af558467

Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 2737.664 ; gain = 65.336 ; free physical = 1917 ; free virtual = 7136

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2737.664 ; gain = 0.000 ; free physical = 1917 ; free virtual = 7136
Phase 9.2 Verifying Netlist Connectivity | Checksum: 1af558467

Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 2737.664 ; gain = 65.336 ; free physical = 1917 ; free virtual = 7136
Phase 9 Finalization | Checksum: 1af558467

Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 2737.664 ; gain = 65.336 ; free physical = 1917 ; free virtual = 7136
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               6  |              15  |                                             78  |
|  Constant propagation         |               0  |              16  |                                             96  |
|  Sweep                        |               0  |              38  |                                           1129  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                             70  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 1af558467

Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 2737.664 ; gain = 65.336 ; free physical = 1917 ; free virtual = 7136

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 118 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 118 newly gated: 0 Total Ports: 236
Ending PowerOpt Patch Enables Task | Checksum: 22bc6fc08

Time (s): cpu = 00:00:00.6 ; elapsed = 00:00:00.6 . Memory (MB): peak = 3112.445 ; gain = 0.000 ; free physical = 1429 ; free virtual = 6689
Ending Power Optimization Task | Checksum: 22bc6fc08

Time (s): cpu = 00:00:16 ; elapsed = 00:00:15 . Memory (MB): peak = 3112.445 ; gain = 374.781 ; free physical = 1428 ; free virtual = 6688

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 22bc6fc08

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3112.445 ; gain = 0.000 ; free physical = 1428 ; free virtual = 6688

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3112.445 ; gain = 0.000 ; free physical = 1428 ; free virtual = 6688
Ending Netlist Obfuscation Task | Checksum: 1d57af690

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3112.445 ; gain = 0.000 ; free physical = 1428 ; free virtual = 6688
INFO: [Common 17-83] Releasing license: Implementation
46 Infos, 0 Warnings, 24 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:50 ; elapsed = 00:00:46 . Memory (MB): peak = 3112.445 ; gain = 1329.289 ; free physical = 1428 ; free virtual = 6688
INFO: [Vivado 12-24828] Executing command : report_drc -file ddr3_decay_test_top_drc_opted.rpt -pb ddr3_decay_test_top_drc_opted.pb -rpx ddr3_decay_test_top_drc_opted.rpx
Command: report_drc -file ddr3_decay_test_top_drc_opted.rpt -pb ddr3_decay_test_top_drc_opted.pb -rpx ddr3_decay_test_top_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/heigke/Dokument/TAIF_ADVANIA/DRAM_research/DRAM_WRITE_READ_SERIAL/ULTRA_EMBEDD_MOD/ULTRA_EMBEDD_MOD.runs/impl_1/ddr3_decay_test_top_drc_opted.rpt.
report_drc completed successfully
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
Wrote PlaceDB: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3112.445 ; gain = 0.000 ; free physical = 1426 ; free virtual = 6692
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3112.445 ; gain = 0.000 ; free physical = 1426 ; free virtual = 6692
Writing XDEF routing.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3112.445 ; gain = 0.000 ; free physical = 1418 ; free virtual = 6684
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3112.445 ; gain = 0.000 ; free physical = 1410 ; free virtual = 6677
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3112.445 ; gain = 0.000 ; free physical = 1410 ; free virtual = 6677
Wrote Device Cache: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3112.445 ; gain = 0.000 ; free physical = 1409 ; free virtual = 6677
Write Physdb Complete: Time (s): cpu = 00:00:00.22 ; elapsed = 00:00:00.06 . Memory (MB): peak = 3112.445 ; gain = 0.000 ; free physical = 1409 ; free virtual = 6677
INFO: [Common 17-1381] The checkpoint '/home/heigke/Dokument/TAIF_ADVANIA/DRAM_research/DRAM_WRITE_READ_SERIAL/ULTRA_EMBEDD_MOD/ULTRA_EMBEDD_MOD.runs/impl_1/ddr3_decay_test_top_opt.dcp' has been generated.
INFO: [Chipscope 16-240] Debug cores have already been implemented
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3112.445 ; gain = 0.000 ; free physical = 1404 ; free virtual = 6685
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 13e7a0aeb

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3112.445 ; gain = 0.000 ; free physical = 1404 ; free virtual = 6685
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3112.445 ; gain = 0.000 ; free physical = 1404 ; free virtual = 6685

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 15f509081

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 3112.445 ; gain = 0.000 ; free physical = 1448 ; free virtual = 6712

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1bb3918a8

Time (s): cpu = 00:00:08 ; elapsed = 00:00:04 . Memory (MB): peak = 3112.445 ; gain = 0.000 ; free physical = 1444 ; free virtual = 6712

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1bb3918a8

Time (s): cpu = 00:00:08 ; elapsed = 00:00:04 . Memory (MB): peak = 3112.445 ; gain = 0.000 ; free physical = 1444 ; free virtual = 6712
Phase 1 Placer Initialization | Checksum: 1bb3918a8

Time (s): cpu = 00:00:08 ; elapsed = 00:00:04 . Memory (MB): peak = 3112.445 ; gain = 0.000 ; free physical = 1444 ; free virtual = 6712

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 165d8fdc8

Time (s): cpu = 00:00:10 ; elapsed = 00:00:04 . Memory (MB): peak = 3112.445 ; gain = 0.000 ; free physical = 1445 ; free virtual = 6710

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 17a05080d

Time (s): cpu = 00:00:11 ; elapsed = 00:00:04 . Memory (MB): peak = 3112.445 ; gain = 0.000 ; free physical = 1433 ; free virtual = 6690

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 216d69bb9

Time (s): cpu = 00:00:11 ; elapsed = 00:00:04 . Memory (MB): peak = 3112.445 ; gain = 0.000 ; free physical = 1433 ; free virtual = 6690

Phase 2.4 Global Place Phase1
Phase 2.4 Global Place Phase1 | Checksum: 2b9ce38c9

Time (s): cpu = 00:00:40 ; elapsed = 00:00:13 . Memory (MB): peak = 3112.445 ; gain = 0.000 ; free physical = 1304 ; free virtual = 6578

Phase 2.5 Global Place Phase2

Phase 2.5.1 UpdateTiming Before Physical Synthesis
Phase 2.5.1 UpdateTiming Before Physical Synthesis | Checksum: 24debd2c5

Time (s): cpu = 00:00:42 ; elapsed = 00:00:13 . Memory (MB): peak = 3112.445 ; gain = 0.000 ; free physical = 1311 ; free virtual = 6585

Phase 2.5.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 41 LUTNM shape to break, 221 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 27, two critical 14, total 41, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 137 nets or LUTs. Breaked 41 LUTs, combined 96 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-698] Replication is not feasible on the instance u_ila/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[5] as the input net u_ila/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/icap_addr[5] to the instance has DONT_TOUCH
INFO: [Physopt 32-698] Replication is not feasible on the instance u_ila/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[10] as the input net u_ila/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/icap_addr[10] to the instance has DONT_TOUCH
INFO: [Physopt 32-698] Replication is not feasible on the instance u_ila/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[2] as the input net u_ila/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/icap_addr[2] to the instance has DONT_TOUCH
INFO: [Physopt 32-698] Replication is not feasible on the instance u_ila/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[8] as the input net u_ila/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/icap_addr[8] to the instance has DONT_TOUCH
INFO: [Physopt 32-698] Replication is not feasible on the instance u_ila/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[9] as the input net u_ila/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/icap_addr[9] to the instance has DONT_TOUCH
INFO: [Physopt 32-698] Replication is not feasible on the instance u_ila/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[0] as the input net u_ila/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/icap_addr[0] to the instance has DONT_TOUCH
INFO: [Physopt 32-698] Replication is not feasible on the instance u_ila/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[3] as the input net u_ila/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/icap_addr[3] to the instance has DONT_TOUCH
INFO: [Physopt 32-698] Replication is not feasible on the instance u_ila/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[1] as the input net u_ila/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/icap_addr[1] to the instance has DONT_TOUCH
INFO: [Physopt 32-698] Replication is not feasible on the instance u_ila/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[6] as the input net u_ila/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/icap_addr[6] to the instance has DONT_TOUCH
INFO: [Physopt 32-698] Replication is not feasible on the instance u_ila/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[11] as the input net u_ila/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/icap_addr[11] to the instance has DONT_TOUCH
INFO: [Physopt 32-698] Replication is not feasible on the instance u_ila/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[4] as the input net u_ila/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/icap_addr[4] to the instance has DONT_TOUCH
INFO: [Physopt 32-698] Replication is not feasible on the instance u_ila/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[7] as the input net u_ila/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/icap_addr[7] to the instance has DONT_TOUCH
INFO: [Physopt 32-76] Pass 1. Identified 12 candidate nets for fanout optimization.
INFO: [Physopt 32-81] Processed net u_ila/inst/ila_core_inst/xsdb_memory_read_inst/CURR_READ_ADDR_O[7]. Replicated 2 times.
INFO: [Physopt 32-81] Processed net u_ila/inst/ila_core_inst/xsdb_memory_read_inst/CURR_READ_ADDR_O[11]. Replicated 2 times.
INFO: [Physopt 32-81] Processed net u_ila/inst/ila_core_inst/xsdb_memory_read_inst/CURR_READ_ADDR_O[3]. Replicated 2 times.
INFO: [Physopt 32-81] Processed net u_ila/inst/ila_core_inst/xsdb_memory_read_inst/CURR_READ_ADDR_O[10]. Replicated 2 times.
INFO: [Physopt 32-81] Processed net u_ila/inst/ila_core_inst/xsdb_memory_read_inst/CURR_READ_ADDR_O[8]. Replicated 2 times.
INFO: [Physopt 32-81] Processed net u_ila/inst/ila_core_inst/xsdb_memory_read_inst/CURR_READ_ADDR_O[9]. Replicated 2 times.
INFO: [Physopt 32-232] Optimized 6 nets. Created 12 new instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 6 nets or cells. Created 12 new cells, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3112.445 ; gain = 0.000 ; free physical = 1361 ; free virtual = 6642
INFO: [Physopt 32-698] Replication is not feasible on the instance u_ila/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/CAP_WR_EN_O_reg as the input net u_ila/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/icap_wr_en to the instance has DONT_TOUCH
INFO: [Physopt 32-698] Replication is not feasible on the instance u_ila/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[12] as the input net u_ila/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/icap_addr[12] to the instance has DONT_TOUCH
INFO: [Physopt 32-698] Replication is not feasible on the instance u_ila/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[13] as the input net u_ila/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/icap_addr[13] to the instance has DONT_TOUCH
INFO: [Physopt 32-46] Identified 4 candidate nets for critical-cell optimization.
INFO: [Physopt 32-81] Processed net u_ila/inst/ila_core_inst/xsdb_memory_read_inst/CURR_READ_ADDR_O[13]. Replicated 1 times.
INFO: [Physopt 32-232] Optimized 1 net. Created 1 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 1 net or cell. Created 1 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3112.445 ; gain = 0.000 ; free physical = 1361 ; free virtual = 6642
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1402] Pass 1: Identified 1 candidate cell for Shift Register optimization.
INFO: [Physopt 32-775] End 1 Pass. Optimized 1 net or cell. Created 1 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3112.445 ; gain = 0.000 ; free physical = 1361 ; free virtual = 6642
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3112.445 ; gain = 0.000 ; free physical = 1361 ; free virtual = 6642

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |           41  |             96  |                   137  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Fanout                                           |           12  |              0  |                     6  |          12  |           1  |  00:00:03  |
|  Critical Cell                                    |            1  |              0  |                     1  |           3  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            1  |              0  |                     1  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |           55  |             96  |                   145  |          15  |          11  |  00:00:03  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.5.2 Physical Synthesis In Placer | Checksum: 23d2bac0a

Time (s): cpu = 00:00:48 ; elapsed = 00:00:17 . Memory (MB): peak = 3112.445 ; gain = 0.000 ; free physical = 1361 ; free virtual = 6641
Phase 2.5 Global Place Phase2 | Checksum: 2b95824c7

Time (s): cpu = 00:00:50 ; elapsed = 00:00:18 . Memory (MB): peak = 3112.445 ; gain = 0.000 ; free physical = 1346 ; free virtual = 6638
Phase 2 Global Placement | Checksum: 2b95824c7

Time (s): cpu = 00:00:50 ; elapsed = 00:00:18 . Memory (MB): peak = 3112.445 ; gain = 0.000 ; free physical = 1346 ; free virtual = 6638

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 2884ce9b0

Time (s): cpu = 00:00:52 ; elapsed = 00:00:19 . Memory (MB): peak = 3112.445 ; gain = 0.000 ; free physical = 1355 ; free virtual = 6648

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 239ed270a

Time (s): cpu = 00:00:56 ; elapsed = 00:00:20 . Memory (MB): peak = 3112.445 ; gain = 0.000 ; free physical = 1312 ; free virtual = 6636

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 2441a99e0

Time (s): cpu = 00:00:56 ; elapsed = 00:00:20 . Memory (MB): peak = 3112.445 ; gain = 0.000 ; free physical = 1311 ; free virtual = 6635

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1e086d832

Time (s): cpu = 00:00:56 ; elapsed = 00:00:20 . Memory (MB): peak = 3112.445 ; gain = 0.000 ; free physical = 1313 ; free virtual = 6637

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 264cc2727

Time (s): cpu = 00:01:04 ; elapsed = 00:00:24 . Memory (MB): peak = 3112.445 ; gain = 0.000 ; free physical = 1250 ; free virtual = 6563

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 3204abb76

Time (s): cpu = 00:01:07 ; elapsed = 00:00:26 . Memory (MB): peak = 3112.445 ; gain = 0.000 ; free physical = 1232 ; free virtual = 6534

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 2eaebaa28

Time (s): cpu = 00:01:07 ; elapsed = 00:00:27 . Memory (MB): peak = 3112.445 ; gain = 0.000 ; free physical = 1223 ; free virtual = 6526

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 2abf0c27d

Time (s): cpu = 00:01:08 ; elapsed = 00:00:27 . Memory (MB): peak = 3112.445 ; gain = 0.000 ; free physical = 1223 ; free virtual = 6526

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: 2507e7c9a

Time (s): cpu = 00:01:19 ; elapsed = 00:00:33 . Memory (MB): peak = 3112.445 ; gain = 0.000 ; free physical = 1272 ; free virtual = 6575
Phase 3 Detail Placement | Checksum: 2507e7c9a

Time (s): cpu = 00:01:19 ; elapsed = 00:00:33 . Memory (MB): peak = 3112.445 ; gain = 0.000 ; free physical = 1272 ; free virtual = 6575

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 228a0b449

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.187 | TNS=-117.891 |
Phase 1 Physical Synthesis Initialization | Checksum: 1d6f15327

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.41 . Memory (MB): peak = 3112.445 ; gain = 0.000 ; free physical = 1292 ; free virtual = 6595
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 2beb6a33b

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.47 . Memory (MB): peak = 3112.445 ; gain = 0.000 ; free physical = 1292 ; free virtual = 6595
Phase 4.1.1.1 BUFG Insertion | Checksum: 228a0b449

Time (s): cpu = 00:01:27 ; elapsed = 00:00:36 . Memory (MB): peak = 3112.445 ; gain = 0.000 ; free physical = 1292 ; free virtual = 6595

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=-1.097. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 292b16ff2

Time (s): cpu = 00:02:03 ; elapsed = 00:01:09 . Memory (MB): peak = 3112.445 ; gain = 0.000 ; free physical = 1136 ; free virtual = 6446

Time (s): cpu = 00:02:03 ; elapsed = 00:01:09 . Memory (MB): peak = 3112.445 ; gain = 0.000 ; free physical = 1136 ; free virtual = 6446
Phase 4.1 Post Commit Optimization | Checksum: 292b16ff2

Time (s): cpu = 00:02:03 ; elapsed = 00:01:09 . Memory (MB): peak = 3112.445 ; gain = 0.000 ; free physical = 1136 ; free virtual = 6446

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 292b16ff2

Time (s): cpu = 00:02:03 ; elapsed = 00:01:09 . Memory (MB): peak = 3112.445 ; gain = 0.000 ; free physical = 1136 ; free virtual = 6446

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                2x2|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 292b16ff2

Time (s): cpu = 00:02:03 ; elapsed = 00:01:09 . Memory (MB): peak = 3112.445 ; gain = 0.000 ; free physical = 1136 ; free virtual = 6446
Phase 4.3 Placer Reporting | Checksum: 292b16ff2

Time (s): cpu = 00:02:03 ; elapsed = 00:01:09 . Memory (MB): peak = 3112.445 ; gain = 0.000 ; free physical = 1135 ; free virtual = 6445

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3112.445 ; gain = 0.000 ; free physical = 1135 ; free virtual = 6445

Time (s): cpu = 00:02:03 ; elapsed = 00:01:09 . Memory (MB): peak = 3112.445 ; gain = 0.000 ; free physical = 1135 ; free virtual = 6445
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 2240f74d5

Time (s): cpu = 00:02:03 ; elapsed = 00:01:09 . Memory (MB): peak = 3112.445 ; gain = 0.000 ; free physical = 1135 ; free virtual = 6445
Ending Placer Task | Checksum: 15c4d8e48

Time (s): cpu = 00:02:04 ; elapsed = 00:01:09 . Memory (MB): peak = 3112.445 ; gain = 0.000 ; free physical = 1135 ; free virtual = 6445
117 Infos, 0 Warnings, 24 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:02:12 ; elapsed = 00:01:11 . Memory (MB): peak = 3112.445 ; gain = 0.000 ; free physical = 1135 ; free virtual = 6445
INFO: [Vivado 12-24838] Running report commands "report_control_sets, report_io, report_utilization" in parallel.
Running report generation with 3 threads.
INFO: [Vivado 12-24828] Executing command : report_control_sets -verbose -file ddr3_decay_test_top_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.35 ; elapsed = 00:00:00.19 . Memory (MB): peak = 3112.445 ; gain = 0.000 ; free physical = 1121 ; free virtual = 6431
INFO: [Vivado 12-24828] Executing command : report_io -file ddr3_decay_test_top_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.42 ; elapsed = 00:00:00.27 . Memory (MB): peak = 3112.445 ; gain = 0.000 ; free physical = 1122 ; free virtual = 6432
INFO: [Vivado 12-24828] Executing command : report_utilization -file ddr3_decay_test_top_utilization_placed.rpt -pb ddr3_decay_test_top_utilization_placed.pb
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3112.445 ; gain = 0.000 ; free physical = 1138 ; free virtual = 6450
Wrote PlaceDB: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.56 . Memory (MB): peak = 3112.445 ; gain = 0.000 ; free physical = 1129 ; free virtual = 6443
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3112.445 ; gain = 0.000 ; free physical = 1129 ; free virtual = 6443
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3112.445 ; gain = 0.000 ; free physical = 1129 ; free virtual = 6443
Wrote Netlist Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3112.445 ; gain = 0.000 ; free physical = 1129 ; free virtual = 6444
Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3112.445 ; gain = 0.000 ; free physical = 1129 ; free virtual = 6444
Write Physdb Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.6 . Memory (MB): peak = 3112.445 ; gain = 0.000 ; free physical = 1129 ; free virtual = 6444
INFO: [Common 17-1381] The checkpoint '/home/heigke/Dokument/TAIF_ADVANIA/DRAM_research/DRAM_WRITE_READ_SERIAL/ULTRA_EMBEDD_MOD/ULTRA_EMBEDD_MOD.runs/impl_1/ddr3_decay_test_top_placed.dcp' has been generated.
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 3112.445 ; gain = 0.000 ; free physical = 1112 ; free virtual = 6419
INFO: [Vivado_Tcl 4-1435] PhysOpt_Tcl_Interface Runtime Before Starting Physical Synthesis Task | CPU: 4.10s |  WALL: 1.29s
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3112.445 ; gain = 0.000 ; free physical = 1112 ; free virtual = 6419

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.097 | TNS=-65.257 |
Phase 1 Physical Synthesis Initialization | Checksum: 20e719b3d

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 3112.445 ; gain = 0.000 ; free physical = 1120 ; free virtual = 6425
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.097 | TNS=-65.257 |

Phase 2 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 2 DSP Register Optimization | Checksum: 20e719b3d

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 3112.445 ; gain = 0.000 ; free physical = 1120 ; free virtual = 6422

Phase 3 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.097 | TNS=-65.257 |
INFO: [Physopt 32-702] Processed net ila_timer[9]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_clk_wiz/inst/clk_phy_sys_clk_wiz_0. Optimizations did not improve timing on the net.
WARNING: [Physopt 32-722] Net with MARK_DEBUG TRUE property was optimized: ila_state[5]
Resolution: To prevent optimization apply the following XDC constraint before phys_opt_design: set_property DONT_TOUCH TRUE [get_nets ila_state[5]]
INFO: [Physopt 32-710] Processed net u_uart_tx/timer_q_reg[27][9]. Critical path length was reduced through logic transformation on cell u_uart_tx/timer_q[9]_i_1_comp.
INFO: [Physopt 32-735] Processed net u_uart_tx/timer_q[27]_i_3_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.077 | TNS=-65.197 |
INFO: [Physopt 32-663] Processed net uart_msg_idx_q[0].  Re-placed instance uart_msg_idx_q_reg[0]
INFO: [Physopt 32-735] Processed net uart_msg_idx_q[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.077 | TNS=-64.833 |
INFO: [Physopt 32-663] Processed net uart_msg_idx_q[1].  Re-placed instance uart_msg_idx_q_reg[1]
INFO: [Physopt 32-735] Processed net uart_msg_idx_q[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.077 | TNS=-64.412 |
INFO: [Physopt 32-663] Processed net uart_msg_idx_q[2].  Re-placed instance uart_msg_idx_q_reg[2]
INFO: [Physopt 32-735] Processed net uart_msg_idx_q[2]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.077 | TNS=-65.316 |
INFO: [Physopt 32-663] Processed net uart_msg_idx_q[4].  Re-placed instance uart_msg_idx_q_reg[4]
INFO: [Physopt 32-735] Processed net uart_msg_idx_q[4]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.042 | TNS=-65.685 |
INFO: [Physopt 32-702] Processed net uart_msg_idx_q[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net u_uart_tx/E[0]. Critical path length was reduced through logic transformation on cell u_uart_tx/uart_msg_idx_q[5]_i_1_comp.
INFO: [Physopt 32-735] Processed net u_uart_tx/uart_msg_idx_q[5]_i_5_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.024 | TNS=-65.025 |
INFO: [Physopt 32-702] Processed net ila_timer[12]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net u_uart_tx/timer_q_reg[27][12]. Critical path length was reduced through logic transformation on cell u_uart_tx/timer_q[12]_i_1_comp.
INFO: [Physopt 32-735] Processed net u_uart_tx/timer_q[27]_i_4_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.010 | TNS=-64.986 |
INFO: [Physopt 32-702] Processed net timer_q__0[25]. Optimizations did not improve timing on the net.
WARNING: [Physopt 32-722] Net with MARK_DEBUG TRUE property was optimized: ila_state[5]
Resolution: To prevent optimization apply the following XDC constraint before phys_opt_design: set_property DONT_TOUCH TRUE [get_nets ila_state[5]]
INFO: [Physopt 32-710] Processed net u_uart_tx/timer_q_reg[27][25]. Critical path length was reduced through logic transformation on cell u_uart_tx/timer_q[25]_i_1_comp.
INFO: [Physopt 32-735] Processed net u_uart_tx/timer_q[27]_i_3_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.010 | TNS=-64.991 |
INFO: [Physopt 32-702] Processed net uart_msg_type_q_reg_n_0_[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net u_uart_tx/FSM_onehot_current_state_q_reg[31]. Critical path length was reduced through logic transformation on cell u_uart_tx/uart_msg_type_q[0]_i_1_comp.
INFO: [Physopt 32-735] Processed net u_uart_tx/uart_msg_type_q[2]_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.005 | TNS=-64.982 |
INFO: [Physopt 32-702] Processed net uart_msg_type_q_reg_n_0_[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 12 pins.
INFO: [Physopt 32-735] Processed net u_uart_tx/uart_msg_type_q[2]_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.003 | TNS=-64.828 |
INFO: [Physopt 32-702] Processed net timer_q__0[26]. Optimizations did not improve timing on the net.
WARNING: [Physopt 32-722] Net with MARK_DEBUG TRUE property was optimized: ila_state[5]
Resolution: To prevent optimization apply the following XDC constraint before phys_opt_design: set_property DONT_TOUCH TRUE [get_nets ila_state[5]]
INFO: [Physopt 32-710] Processed net u_uart_tx/timer_q_reg[27][26]. Critical path length was reduced through logic transformation on cell u_uart_tx/timer_q[26]_i_1_comp.
INFO: [Physopt 32-735] Processed net u_uart_tx/timer_q[27]_i_3_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.000 | TNS=-64.850 |
INFO: [Physopt 32-702] Processed net ila_timer[6]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_uart_tx/timer_q[27]_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_uart_tx/uart_msg_idx_q[5]_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 15 pins.
INFO: [Physopt 32-735] Processed net u_uart_tx/uart_msg_idx_q[5]_i_7_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.982 | TNS=-64.200 |
INFO: [Physopt 32-712] Optimization is not feasible on net ila_timer[17] due to MARK_DEBUG attribute.
INFO: [Physopt 32-712] Optimization is not feasible on net ila_timer[17] due to MARK_DEBUG attribute.
INFO: [Physopt 32-712] Optimization is not feasible on net ila_timer[17] due to MARK_DEBUG attribute.
INFO: [Physopt 32-712] Optimization is not feasible on net ila_timer[17] due to MARK_DEBUG attribute.
INFO: [Physopt 32-712] Optimization is not feasible on net ila_timer[17] due to MARK_DEBUG attribute.
INFO: [Physopt 32-712] Optimization is not feasible on net ila_timer[17] due to MARK_DEBUG attribute.
INFO: [Physopt 32-712] Optimization is not feasible on net ila_timer[17] due to MARK_DEBUG attribute.
INFO: [Physopt 32-712] Optimization is not feasible on net ila_timer[17] due to MARK_DEBUG attribute.
INFO: [Physopt 32-702] Processed net ila_timer[17]. Optimizations did not improve timing on the net.
WARNING: [Physopt 32-722] Net with MARK_DEBUG TRUE property was optimized: ila_state[5]
Resolution: To prevent optimization apply the following XDC constraint before phys_opt_design: set_property DONT_TOUCH TRUE [get_nets ila_state[5]]
INFO: [Physopt 32-710] Processed net u_uart_tx/timer_q_reg[27][17]. Critical path length was reduced through logic transformation on cell u_uart_tx/timer_q[17]_i_1_comp.
INFO: [Physopt 32-735] Processed net u_uart_tx/timer_q[27]_i_3_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.979 | TNS=-64.127 |
INFO: [Physopt 32-702] Processed net timer_q__0[24]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_uart_tx/timer_q[27]_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 14 pins.
INFO: [Physopt 32-735] Processed net u_uart_tx/D[9]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.974 | TNS=-63.839 |
INFO: [Physopt 32-702] Processed net u_uart_tx/uart_msg_idx_q[5]_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 21 pins.
INFO: [Physopt 32-735] Processed net u_uart_tx/uart_msg_idx_q[5]_i_15_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.961 | TNS=-63.637 |
INFO: [Physopt 32-702] Processed net ila_timer[7]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 14 pins.
INFO: [Physopt 32-735] Processed net u_uart_tx/D[9]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.954 | TNS=-63.409 |
INFO: [Physopt 32-702] Processed net u_uart_tx/uart_msg_idx_q[5]_i_15_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net u_uart_tx/FSM_onehot_current_state_q[20]_i_2_n_0.  Re-placed instance u_uart_tx/FSM_onehot_current_state_q[20]_i_2
INFO: [Physopt 32-735] Processed net u_uart_tx/FSM_onehot_current_state_q[20]_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.953 | TNS=-63.360 |
INFO: [Physopt 32-702] Processed net ila_timer[11]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net u_uart_tx/state__0[1].  Re-placed instance u_uart_tx/FSM_sequential_state_reg[1]
INFO: [Physopt 32-735] Processed net u_uart_tx/state__0[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.952 | TNS=-63.317 |
INFO: [Physopt 32-702] Processed net u_uart_tx/D[9]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net u_uart_tx/FSM_onehot_current_state_q[9]_i_7_n_0.  Re-placed instance u_uart_tx/FSM_onehot_current_state_q[9]_i_7
INFO: [Physopt 32-735] Processed net u_uart_tx/FSM_onehot_current_state_q[9]_i_7_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.947 | TNS=-63.217 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 20 pins.
INFO: [Physopt 32-735] Processed net u_uart_tx/FSM_onehot_current_state_q[9]_i_7_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.947 | TNS=-61.227 |
INFO: [Physopt 32-710] Processed net u_uart_tx/uart_msg_idx_q[5]_i_15_n_0. Critical path length was reduced through logic transformation on cell u_uart_tx/uart_msg_idx_q[5]_i_15_comp.
INFO: [Physopt 32-735] Processed net u_uart_tx/FSM_onehot_current_state_q[20]_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.945 | TNS=-61.086 |
INFO: [Physopt 32-702] Processed net u_uart_tx/uart_msg_idx_q[5]_i_5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net u_uart_tx/uart_msg_idx_q[5]_i_5_n_0. Critical path length was reduced through logic transformation on cell u_uart_tx/uart_msg_idx_q[5]_i_5_comp_1.
INFO: [Physopt 32-735] Processed net u_uart_tx/init_done_q_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.937 | TNS=-60.928 |
INFO: [Physopt 32-663] Processed net u_uart_tx/uart_msg_idx_q[5]_i_10_n_0.  Re-placed instance u_uart_tx/uart_msg_idx_q[5]_i_10
INFO: [Physopt 32-735] Processed net u_uart_tx/uart_msg_idx_q[5]_i_10_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.936 | TNS=-60.527 |
INFO: [Physopt 32-663] Processed net u_uart_tx/FSM_onehot_current_state_q[15]_i_2_n_0.  Re-placed instance u_uart_tx/FSM_onehot_current_state_q[15]_i_2
INFO: [Physopt 32-735] Processed net u_uart_tx/FSM_onehot_current_state_q[15]_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.930 | TNS=-59.871 |
INFO: [Physopt 32-710] Processed net u_uart_tx/FSM_onehot_current_state_q_reg[31]. Critical path length was reduced through logic transformation on cell u_uart_tx/uart_msg_type_q[0]_i_1_comp_1.
INFO: [Physopt 32-735] Processed net u_uart_tx/uart_msg_type_q[2]_i_2_n_0_repN. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.918 | TNS=-59.553 |
INFO: [Physopt 32-702] Processed net u_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[108].ram.r/prim_noinit.ram/ramloop[108].ram.ram_doutb[8]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net u_ila/inst/ila_core_inst/xsdb_memory_read_inst/READ_ADDR_EN_O. Replicated 1 times.
INFO: [Physopt 32-735] Processed net u_ila/inst/ila_core_inst/xsdb_memory_read_inst/READ_ADDR_EN_O. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.915 | TNS=-50.161 |
INFO: [Physopt 32-702] Processed net u_uart_tx/timer_q[27]_i_5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_uart_tx/timer_q[27]_i_9_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net u_uart_tx/timer_q[27]_i_9_n_0. Critical path length was reduced through logic transformation on cell u_uart_tx/timer_q[27]_i_9_comp.
INFO: [Physopt 32-735] Processed net u_uart_tx/init_done_q_i_10_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.914 | TNS=-50.071 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-735] Processed net u_uart_tx/uart_msg_idx_q[5]_i_9_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.912 | TNS=-49.806 |
INFO: [Physopt 32-702] Processed net u_uart_tx/timer_q[27]_i_4_n_0_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-134] Processed net u_uart_tx/timer_q[27]_i_6_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-702] Processed net u_uart_tx/timer_q[27]_i_6_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net u_uart_tx/timer_q[27]_i_6_n_0. Critical path length was reduced through logic transformation on cell u_uart_tx/timer_q[27]_i_6_comp.
INFO: [Physopt 32-735] Processed net u_uart_tx/timer_q[27]_i_14_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.910 | TNS=-49.792 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 22 pins.
INFO: [Physopt 32-735] Processed net u_uart_tx/init_done_q_i_8_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.899 | TNS=-49.726 |
INFO: [Physopt 32-663] Processed net u_uart_tx/timer_q[27]_i_14_n_0.  Re-placed instance u_uart_tx/timer_q[27]_i_14_comp
INFO: [Physopt 32-735] Processed net u_uart_tx/timer_q[27]_i_14_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.894 | TNS=-49.564 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 23 pins.
INFO: [Physopt 32-735] Processed net u_uart_tx/uart_msg_idx_q[5]_i_10_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.885 | TNS=-49.089 |
INFO: [Physopt 32-702] Processed net u_uart_tx/timer_q[27]_i_8_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net u_uart_tx/timer_q[27]_i_8_n_0. Critical path length was reduced through logic transformation on cell u_uart_tx/timer_q[27]_i_8_comp.
INFO: [Physopt 32-735] Processed net u_uart_tx/FSM_onehot_current_state_q[10]_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.877 | TNS=-48.775 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 23 pins.
INFO: [Physopt 32-735] Processed net u_uart_tx/uart_msg_idx_q[5]_i_8_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.872 | TNS=-48.697 |
INFO: [Physopt 32-702] Processed net u_uart_tx/uart_msg_idx_q[5]_i_7_n_0. Optimizations did not improve timing on the net.
WARNING: [Physopt 32-722] Net with MARK_DEBUG TRUE property was optimized: dfi_address_s[4]
Resolution: To prevent optimization apply the following XDC constraint before phys_opt_design: set_property DONT_TOUCH TRUE [get_nets dfi_address_s[4]]
WARNING: [Physopt 32-722] Net with MARK_DEBUG TRUE property was optimized: ila_timer[1]
Resolution: To prevent optimization apply the following XDC constraint before phys_opt_design: set_property DONT_TOUCH TRUE [get_nets ila_timer[1]]
WARNING: [Physopt 32-722] Net with MARK_DEBUG TRUE property was optimized: ila_timer[2]
Resolution: To prevent optimization apply the following XDC constraint before phys_opt_design: set_property DONT_TOUCH TRUE [get_nets ila_timer[2]]
WARNING: [Physopt 32-722] Net with MARK_DEBUG TRUE property was optimized: ila_timer[3]
Resolution: To prevent optimization apply the following XDC constraint before phys_opt_design: set_property DONT_TOUCH TRUE [get_nets ila_timer[3]]
WARNING: [Physopt 32-722] Net with MARK_DEBUG TRUE property was optimized: ila_timer[4]
Resolution: To prevent optimization apply the following XDC constraint before phys_opt_design: set_property DONT_TOUCH TRUE [get_nets ila_timer[4]]
INFO: [Physopt 32-710] Processed net u_uart_tx/uart_msg_idx_q[5]_i_7_n_0. Critical path length was reduced through logic transformation on cell u_uart_tx/uart_msg_idx_q[5]_i_7_comp.
INFO: [Physopt 32-735] Processed net u_uart_tx/FSM_onehot_current_state_q[19]_i_4_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.856 | TNS=-47.991 |
INFO: [Physopt 32-663] Processed net u_uart_tx/state__0[0].  Re-placed instance u_uart_tx/FSM_sequential_state_reg[0]
INFO: [Physopt 32-735] Processed net u_uart_tx/state__0[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.851 | TNS=-47.646 |
INFO: [Physopt 32-702] Processed net ila_data_match. Optimizations did not improve timing on the net.
WARNING: [Physopt 32-722] Net with MARK_DEBUG TRUE property was optimized: ila_data_match
Resolution: To prevent optimization apply the following XDC constraint before phys_opt_design: set_property DONT_TOUCH TRUE [get_nets ila_data_match]
INFO: [Physopt 32-710] Processed net u_uart_tx/FSM_onehot_current_state_q_reg[4]. Critical path length was reduced through logic transformation on cell u_uart_tx/data_match_q_i_1_comp.
INFO: [Physopt 32-735] Processed net u_uart_tx/data_match_q_i_3_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.850 | TNS=-47.425 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 18 pins.
INFO: [Physopt 32-735] Processed net u_uart_tx/timer_q[27]_i_14_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.846 | TNS=-47.237 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 18 pins.
INFO: [Physopt 32-735] Processed net u_uart_tx/uart_msg_idx_q[5]_i_16_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.836 | TNS=-46.556 |
INFO: [Physopt 32-81] Processed net u_uart_tx/FSM_onehot_current_state_q[31]_i_8_n_0. Replicated 1 times.
INFO: [Physopt 32-735] Processed net u_uart_tx/FSM_onehot_current_state_q[31]_i_8_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.828 | TNS=-46.484 |
INFO: [Physopt 32-702] Processed net u_uart_tx/FSM_onehot_current_state_q[31]_i_8_n_0. Optimizations did not improve timing on the net.
WARNING: [Physopt 32-722] Net with MARK_DEBUG TRUE property was optimized: ila_timer[17]
Resolution: To prevent optimization apply the following XDC constraint before phys_opt_design: set_property DONT_TOUCH TRUE [get_nets ila_timer[17]]
INFO: [Physopt 32-710] Processed net u_uart_tx/FSM_onehot_current_state_q[31]_i_8_n_0. Critical path length was reduced through logic transformation on cell u_uart_tx/FSM_onehot_current_state_q[31]_i_8_comp.
INFO: [Physopt 32-735] Processed net u_uart_tx/FSM_onehot_current_state_q[24]_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.818 | TNS=-46.433 |
INFO: [Physopt 32-702] Processed net u_uart_tx/uart_msg_idx_q[5]_i_12_n_0. Optimizations did not improve timing on the net.
WARNING: [Physopt 32-722] Net with MARK_DEBUG TRUE property was optimized: ila_timer[1]
Resolution: To prevent optimization apply the following XDC constraint before phys_opt_design: set_property DONT_TOUCH TRUE [get_nets ila_timer[1]]
WARNING: [Physopt 32-722] Net with MARK_DEBUG TRUE property was optimized: ila_timer[2]
Resolution: To prevent optimization apply the following XDC constraint before phys_opt_design: set_property DONT_TOUCH TRUE [get_nets ila_timer[2]]
WARNING: [Physopt 32-722] Net with MARK_DEBUG TRUE property was optimized: ila_timer[3]
Resolution: To prevent optimization apply the following XDC constraint before phys_opt_design: set_property DONT_TOUCH TRUE [get_nets ila_timer[3]]
WARNING: [Physopt 32-722] Net with MARK_DEBUG TRUE property was optimized: ila_timer[4]
Resolution: To prevent optimization apply the following XDC constraint before phys_opt_design: set_property DONT_TOUCH TRUE [get_nets ila_timer[4]]
INFO: [Physopt 32-710] Processed net u_uart_tx/uart_msg_idx_q[5]_i_12_n_0. Critical path length was reduced through logic transformation on cell u_uart_tx/uart_msg_idx_q[5]_i_12_comp.
INFO: [Physopt 32-735] Processed net u_uart_tx/FSM_onehot_current_state_q[8]_i_3_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.813 | TNS=-46.221 |
INFO: [Physopt 32-702] Processed net u_uart_tx/timer_q[27]_i_7_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_uart_tx/FSM_onehot_current_state_q[32]_i_5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_uart_tx/FSM_onehot_current_state_q[32]_i_10_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-134] Processed net u_uart_tx/FSM_onehot_current_state_q[32]_i_12_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-81] Processed net u_uart_tx/FSM_onehot_current_state_q[32]_i_12_n_0. Replicated 2 times.
INFO: [Physopt 32-735] Processed net u_uart_tx/FSM_onehot_current_state_q[32]_i_12_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.807 | TNS=-46.096 |
INFO: [Physopt 32-134] Processed net u_uart_tx/FSM_onehot_current_state_q[32]_i_12_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-702] Processed net u_uart_tx/FSM_onehot_current_state_q[32]_i_12_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_uart_tx/E[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_uart_tx/tx_data_reg_reg_n_0_[5]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net u_uart_tx/tx_data_reg[5]_i_1_n_0. Critical path length was reduced through logic transformation on cell u_uart_tx/tx_data_reg[5]_i_1_comp.
INFO: [Physopt 32-735] Processed net u_uart_tx/tx_data_reg[5]_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.807 | TNS=-45.847 |
INFO: [Physopt 32-702] Processed net u_uart_tx/tx_data_reg_reg_n_0_[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net u_uart_tx/tx_data_reg[1]_i_4_n_0.  Re-placed instance u_uart_tx/tx_data_reg[1]_i_4
INFO: [Physopt 32-735] Processed net u_uart_tx/tx_data_reg[1]_i_4_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.807 | TNS=-45.817 |
INFO: [Physopt 32-663] Processed net u_uart_tx/tx_data_reg[1]_i_5_n_0.  Re-placed instance u_uart_tx/tx_data_reg[1]_i_5
INFO: [Physopt 32-735] Processed net u_uart_tx/tx_data_reg[1]_i_5_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.807 | TNS=-45.794 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 6 pins.
INFO: [Physopt 32-735] Processed net u_uart_tx/tx_data_reg[1]_i_5_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.807 | TNS=-45.765 |
INFO: [Physopt 32-702] Processed net u_uart_tx/tx_data_reg_reg_n_0_[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net u_uart_tx/tx_data_reg[0]_i_5_n_0.  Re-placed instance u_uart_tx/tx_data_reg[0]_i_5
INFO: [Physopt 32-735] Processed net u_uart_tx/tx_data_reg[0]_i_5_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.807 | TNS=-45.581 |
INFO: [Physopt 32-663] Processed net u_uart_tx/tx_data_reg[1]_i_4_n_0.  Re-placed instance u_uart_tx/tx_data_reg[1]_i_4
INFO: [Physopt 32-735] Processed net u_uart_tx/tx_data_reg[1]_i_4_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.807 | TNS=-45.518 |
INFO: [Physopt 32-702] Processed net u_uart_tx/tx_data_reg[1]_i_5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net u_uart_tx/tx_data_reg[1]_i_13_n_0.  Re-placed instance u_uart_tx/tx_data_reg[1]_i_13
INFO: [Physopt 32-735] Processed net u_uart_tx/tx_data_reg[1]_i_13_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.807 | TNS=-45.428 |
INFO: [Physopt 32-702] Processed net u_uart_tx/tx_data_reg_reg_n_0_[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net u_uart_tx/tx_data_reg[2]_i_1_n_0. Critical path length was reduced through logic transformation on cell u_uart_tx/tx_data_reg[2]_i_1_comp.
INFO: [Physopt 32-735] Processed net u_uart_tx/tx_data_reg[2]_i_7_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.807 | TNS=-45.085 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 17 pins.
INFO: [Physopt 32-735] Processed net u_uart_tx/tx_data_reg[6]_i_4_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.807 | TNS=-44.805 |
INFO: [Physopt 32-702] Processed net u_uart_tx/tx_data_reg[1]_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net u_uart_tx/tx_data_reg[1]_i_4_n_0. Critical path length was reduced through logic transformation on cell u_uart_tx/tx_data_reg[1]_i_4_comp.
INFO: [Physopt 32-735] Processed net u_uart_tx/tx_data_reg[1]_i_9_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.807 | TNS=-44.705 |
INFO: [Physopt 32-710] Processed net u_uart_tx/tx_data_reg[0]_i_1_n_0. Critical path length was reduced through logic transformation on cell u_uart_tx/tx_data_reg[0]_i_1_comp.
INFO: [Physopt 32-735] Processed net u_uart_tx/tx_data_reg[0]_i_5_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.807 | TNS=-44.441 |
INFO: [Physopt 32-702] Processed net u_uart_tx/tx_data_reg_reg_n_0_[4]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net u_uart_tx/tx_data_reg[4]_i_1_n_0. Critical path length was reduced through logic transformation on cell u_uart_tx/tx_data_reg[4]_i_1_comp.
INFO: [Physopt 32-735] Processed net u_uart_tx/tx_data_reg[4]_i_4_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.807 | TNS=-44.229 |
INFO: [Physopt 32-702] Processed net u_uart_tx/tx_data_reg[6]_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net u_uart_tx/tx_data_reg[6]_i_11_n_0.  Re-placed instance u_uart_tx/tx_data_reg[6]_i_11
INFO: [Physopt 32-735] Processed net u_uart_tx/tx_data_reg[6]_i_11_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.807 | TNS=-44.059 |
INFO: [Physopt 32-702] Processed net u_uart_tx/tx_data_reg[1]_i_14_n_0. Optimizations did not improve timing on the net.
WARNING: [Physopt 32-722] Net with MARK_DEBUG TRUE property was optimized: ila_captured_data[2]
Resolution: To prevent optimization apply the following XDC constraint before phys_opt_design: set_property DONT_TOUCH TRUE [get_nets ila_captured_data[2]]
WARNING: [Physopt 32-722] Net with MARK_DEBUG TRUE property was optimized: ila_captured_data[9]
Resolution: To prevent optimization apply the following XDC constraint before phys_opt_design: set_property DONT_TOUCH TRUE [get_nets ila_captured_data[9]]
WARNING: [Physopt 32-722] Net with MARK_DEBUG TRUE property was optimized: ila_captured_data[10]
Resolution: To prevent optimization apply the following XDC constraint before phys_opt_design: set_property DONT_TOUCH TRUE [get_nets ila_captured_data[10]]
INFO: [Physopt 32-710] Processed net u_uart_tx/tx_data_reg[1]_i_14_n_0. Critical path length was reduced through logic transformation on cell u_uart_tx/tx_data_reg[1]_i_14_comp.
INFO: [Physopt 32-735] Processed net u_uart_tx/tx_data_reg[1]_i_33_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.807 | TNS=-43.991 |
INFO: [Physopt 32-702] Processed net u_uart_tx/tx_data_reg_reg_n_0_[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net u_uart_tx/tx_data_reg[3]_i_1_n_0. Critical path length was reduced through logic transformation on cell u_uart_tx/tx_data_reg[3]_i_1_comp.
INFO: [Physopt 32-735] Processed net u_uart_tx/tx_data_reg[3]_i_4_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.807 | TNS=-43.894 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 13 pins.
INFO: [Physopt 32-735] Processed net u_uart_tx/tx_data_reg[1]_i_13_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.807 | TNS=-43.850 |
INFO: [Physopt 32-702] Processed net u_uart_tx/tx_data_reg[1]_i_10_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_uart_tx/tx_data_reg[1]_i_24_n_0. Optimizations did not improve timing on the net.
WARNING: [Physopt 32-722] Net with MARK_DEBUG TRUE property was optimized: ila_captured_data[36]
Resolution: To prevent optimization apply the following XDC constraint before phys_opt_design: set_property DONT_TOUCH TRUE [get_nets ila_captured_data[36]]
WARNING: [Physopt 32-722] Net with MARK_DEBUG TRUE property was optimized: ila_captured_data[37]
Resolution: To prevent optimization apply the following XDC constraint before phys_opt_design: set_property DONT_TOUCH TRUE [get_nets ila_captured_data[37]]
WARNING: [Physopt 32-722] Net with MARK_DEBUG TRUE property was optimized: ila_captured_data[38]
Resolution: To prevent optimization apply the following XDC constraint before phys_opt_design: set_property DONT_TOUCH TRUE [get_nets ila_captured_data[38]]
WARNING: [Physopt 32-722] Net with MARK_DEBUG TRUE property was optimized: ila_captured_data[39]
Resolution: To prevent optimization apply the following XDC constraint before phys_opt_design: set_property DONT_TOUCH TRUE [get_nets ila_captured_data[39]]
WARNING: [Physopt 32-722] Net with MARK_DEBUG TRUE property was optimized: ila_captured_data[40]
Resolution: To prevent optimization apply the following XDC constraint before phys_opt_design: set_property DONT_TOUCH TRUE [get_nets ila_captured_data[40]]
WARNING: [Physopt 32-722] Net with MARK_DEBUG TRUE property was optimized: ila_captured_data[41]
Resolution: To prevent optimization apply the following XDC constraint before phys_opt_design: set_property DONT_TOUCH TRUE [get_nets ila_captured_data[41]]
WARNING: [Physopt 32-722] Net with MARK_DEBUG TRUE property was optimized: ila_captured_data[43]
Resolution: To prevent optimization apply the following XDC constraint before phys_opt_design: set_property DONT_TOUCH TRUE [get_nets ila_captured_data[43]]
INFO: [Physopt 32-710] Processed net u_uart_tx/tx_data_reg[1]_i_24_n_0. Critical path length was reduced through logic transformation on cell u_uart_tx/tx_data_reg[1]_i_24_comp.
INFO: [Physopt 32-735] Processed net u_uart_tx/tx_data_reg[1]_i_40_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.807 | TNS=-43.805 |
INFO: [Physopt 32-702] Processed net u_uart_tx/tx_data_reg[3]_i_6_n_0. Optimizations did not improve timing on the net.
WARNING: [Physopt 32-722] Net with MARK_DEBUG TRUE property was optimized: ila_captured_data[101]
Resolution: To prevent optimization apply the following XDC constraint before phys_opt_design: set_property DONT_TOUCH TRUE [get_nets ila_captured_data[101]]
WARNING: [Physopt 32-722] Net with MARK_DEBUG TRUE property was optimized: ila_captured_data[102]
Resolution: To prevent optimization apply the following XDC constraint before phys_opt_design: set_property DONT_TOUCH TRUE [get_nets ila_captured_data[102]]
WARNING: [Physopt 32-722] Net with MARK_DEBUG TRUE property was optimized: ila_captured_data[103]
Resolution: To prevent optimization apply the following XDC constraint before phys_opt_design: set_property DONT_TOUCH TRUE [get_nets ila_captured_data[103]]
WARNING: [Physopt 32-722] Net with MARK_DEBUG TRUE property was optimized: ila_captured_data[127]
Resolution: To prevent optimization apply the following XDC constraint before phys_opt_design: set_property DONT_TOUCH TRUE [get_nets ila_captured_data[127]]
INFO: [Physopt 32-710] Processed net u_uart_tx/tx_data_reg[3]_i_6_n_0. Critical path length was reduced through logic transformation on cell u_uart_tx/tx_data_reg[3]_i_6_comp.
INFO: [Physopt 32-735] Processed net u_uart_tx/tx_data_reg[3]_i_15_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.807 | TNS=-43.755 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 13 pins.
INFO: [Physopt 32-735] Processed net u_uart_tx/tx_data_reg[1]_i_13_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.807 | TNS=-43.725 |
INFO: [Physopt 32-702] Processed net u_uart_tx/tx_data_reg[6]_i_8_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_uart_tx/tx_data_reg_reg[6]_i_13_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 20 pins.
INFO: [Physopt 32-735] Processed net u_uart_tx/tx_data_reg[6]_i_22_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.807 | TNS=-43.722 |
INFO: [Physopt 32-702] Processed net u_uart_tx/tx_data_reg[6]_i_9_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net u_uart_tx/tx_data_reg[6]_i_9_n_0. Critical path length was reduced through logic transformation on cell u_uart_tx/tx_data_reg[6]_i_9_comp.
INFO: [Physopt 32-735] Processed net u_uart_tx/tx_data_reg[6]_i_16_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.807 | TNS=-43.696 |
INFO: [Physopt 32-663] Processed net u_uart_tx/tx_data_reg[3]_i_4_n_0.  Re-placed instance u_uart_tx/tx_data_reg[3]_i_4_comp_1
INFO: [Physopt 32-735] Processed net u_uart_tx/tx_data_reg[3]_i_4_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.807 | TNS=-43.674 |
INFO: [Physopt 32-702] Processed net uart_msg_idx_q[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_clk_wiz/inst/clk_phy_sys_clk_wiz_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_uart_tx/uart_msg_idx_q[5]_i_5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_uart_tx/timer_q[27]_i_5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_uart_tx/timer_q[27]_i_7_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_uart_tx/FSM_onehot_current_state_q[32]_i_5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_uart_tx/FSM_onehot_current_state_q[32]_i_10_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_uart_tx/FSM_onehot_current_state_q[32]_i_12_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_uart_tx/E[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ila_timer[9]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.807 | TNS=-43.674 |
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3112.445 ; gain = 0.000 ; free physical = 1166 ; free virtual = 6468
Phase 3 Critical Path Optimization | Checksum: 20e719b3d

Time (s): cpu = 00:01:34 ; elapsed = 00:00:20 . Memory (MB): peak = 3112.445 ; gain = 0.000 ; free physical = 1166 ; free virtual = 6468

Phase 4 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.807 | TNS=-43.674 |
INFO: [Physopt 32-702] Processed net uart_msg_idx_q[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_clk_wiz/inst/clk_phy_sys_clk_wiz_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_uart_tx/uart_msg_idx_q[5]_i_5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_uart_tx/timer_q[27]_i_5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_uart_tx/timer_q[27]_i_7_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_uart_tx/FSM_onehot_current_state_q[32]_i_5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_uart_tx/FSM_onehot_current_state_q[32]_i_10_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-134] Processed net u_uart_tx/FSM_onehot_current_state_q[32]_i_12_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-702] Processed net u_uart_tx/FSM_onehot_current_state_q[32]_i_12_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_uart_tx/E[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ila_timer[9]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net uart_msg_idx_q[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_clk_wiz/inst/clk_phy_sys_clk_wiz_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_uart_tx/uart_msg_idx_q[5]_i_5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_uart_tx/timer_q[27]_i_5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_uart_tx/timer_q[27]_i_7_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_uart_tx/FSM_onehot_current_state_q[32]_i_5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_uart_tx/FSM_onehot_current_state_q[32]_i_10_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_uart_tx/FSM_onehot_current_state_q[32]_i_12_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_uart_tx/E[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ila_timer[9]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.807 | TNS=-43.674 |
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3112.445 ; gain = 0.000 ; free physical = 1182 ; free virtual = 6485
Phase 4 Critical Path Optimization | Checksum: 20e719b3d

Time (s): cpu = 00:01:48 ; elapsed = 00:00:24 . Memory (MB): peak = 3112.445 ; gain = 0.000 ; free physical = 1182 ; free virtual = 6485
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3112.445 ; gain = 0.000 ; free physical = 1182 ; free virtual = 6485
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=-0.807 | TNS=-43.674 |

Summary of Physical Synthesis Optimizations
============================================


-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization   |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  DSP Register   |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Path  |          0.290  |         21.583  |            4  |              0  |                    65  |           0  |           2  |  00:00:22  |
|  Total          |          0.290  |         21.583  |            4  |              0  |                    65  |           0  |           3  |  00:00:22  |
-------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3112.445 ; gain = 0.000 ; free physical = 1182 ; free virtual = 6485
Ending Physical Synthesis Task | Checksum: 2dacd4e0e

Time (s): cpu = 00:01:48 ; elapsed = 00:00:24 . Memory (MB): peak = 3112.445 ; gain = 0.000 ; free physical = 1182 ; free virtual = 6485
INFO: [Common 17-83] Releasing license: Implementation
424 Infos, 29 Warnings, 24 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:01:52 ; elapsed = 00:00:25 . Memory (MB): peak = 3112.445 ; gain = 0.000 ; free physical = 1182 ; free virtual = 6485
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3112.445 ; gain = 0.000 ; free physical = 1182 ; free virtual = 6486
Wrote PlaceDB: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.57 . Memory (MB): peak = 3112.445 ; gain = 0.000 ; free physical = 1180 ; free virtual = 6493
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3112.445 ; gain = 0.000 ; free physical = 1180 ; free virtual = 6493
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3112.445 ; gain = 0.000 ; free physical = 1180 ; free virtual = 6493
Wrote Netlist Cache: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3112.445 ; gain = 0.000 ; free physical = 1176 ; free virtual = 6490
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3112.445 ; gain = 0.000 ; free physical = 1176 ; free virtual = 6490
Write Physdb Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.61 . Memory (MB): peak = 3112.445 ; gain = 0.000 ; free physical = 1176 ; free virtual = 6490
INFO: [Common 17-1381] The checkpoint '/home/heigke/Dokument/TAIF_ADVANIA/DRAM_research/DRAM_WRITE_READ_SERIAL/ULTRA_EMBEDD_MOD/ULTRA_EMBEDD_MOD.runs/impl_1/ddr3_decay_test_top_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: a27d35ae ConstDB: 0 ShapeSum: f2b2599d RouteDB: b1d25f96
Post Restoration Checksum: NetGraph: 448b637c | NumContArr: e78afab | Constraints: c2a8fa9d | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 1d8560861

Time (s): cpu = 00:00:39 ; elapsed = 00:00:31 . Memory (MB): peak = 3112.445 ; gain = 0.000 ; free physical = 1147 ; free virtual = 6483

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 1d8560861

Time (s): cpu = 00:00:39 ; elapsed = 00:00:31 . Memory (MB): peak = 3112.445 ; gain = 0.000 ; free physical = 1151 ; free virtual = 6488

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 1d8560861

Time (s): cpu = 00:00:39 ; elapsed = 00:00:31 . Memory (MB): peak = 3112.445 ; gain = 0.000 ; free physical = 1151 ; free virtual = 6487
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 1b3d12889

Time (s): cpu = 00:00:47 ; elapsed = 00:00:35 . Memory (MB): peak = 3112.445 ; gain = 0.000 ; free physical = 1105 ; free virtual = 6434
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.738 | TNS=-35.502| WHS=-0.197 | THS=-129.846|


Phase 2.4 Update Timing for Bus Skew

Phase 2.4.1 Update Timing
Phase 2.4.1 Update Timing | Checksum: 1fcf49a7e

Time (s): cpu = 00:00:52 ; elapsed = 00:00:37 . Memory (MB): peak = 3112.445 ; gain = 0.000 ; free physical = 1018 ; free virtual = 6374
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.738 | TNS=-44.484| WHS=-0.056 | THS=-0.244 |

Phase 2.4 Update Timing for Bus Skew | Checksum: 2376050aa

Time (s): cpu = 00:00:52 ; elapsed = 00:00:37 . Memory (MB): peak = 3112.445 ; gain = 0.000 ; free physical = 1014 ; free virtual = 6370

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.00182791 %
  Global Horizontal Routing Utilization  = 0.000852515 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 6968
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 6968
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 164502e7c

Time (s): cpu = 00:00:53 ; elapsed = 00:00:38 . Memory (MB): peak = 3112.445 ; gain = 0.000 ; free physical = 979 ; free virtual = 6335

Phase 3 Global Routing
Phase 3 Global Routing | Checksum: 164502e7c

Time (s): cpu = 00:00:53 ; elapsed = 00:00:38 . Memory (MB): peak = 3112.445 ; gain = 0.000 ; free physical = 979 ; free virtual = 6336

Phase 4 Initial Routing

Phase 4.1 Initial Net Routing Pass
Phase 4.1 Initial Net Routing Pass | Checksum: 2c3b0d1a4

Time (s): cpu = 00:02:04 ; elapsed = 00:01:01 . Memory (MB): peak = 3497.418 ; gain = 384.973 ; free physical = 273 ; free virtual = 5786
Phase 4 Initial Routing | Checksum: 2c3b0d1a4

Time (s): cpu = 00:02:04 ; elapsed = 00:01:01 . Memory (MB): peak = 3497.418 ; gain = 384.973 ; free physical = 273 ; free virtual = 5787

Phase 5 Rip-up And Reroute

Phase 5.1 Global Iteration 0
 Number of Nodes with overlaps = 1387
 Number of Nodes with overlaps = 614
 Number of Nodes with overlaps = 221
 Number of Nodes with overlaps = 70
 Number of Nodes with overlaps = 27
 Number of Nodes with overlaps = 9
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.597 | TNS=-149.941| WHS=N/A    | THS=N/A    |

Phase 5.1 Global Iteration 0 | Checksum: 1be523904

Time (s): cpu = 00:02:51 ; elapsed = 00:01:29 . Memory (MB): peak = 3497.418 ; gain = 384.973 ; free physical = 461 ; free virtual = 5831

Phase 5.2 Global Iteration 1
 Number of Nodes with overlaps = 210
 Number of Nodes with overlaps = 85
 Number of Nodes with overlaps = 37
 Number of Nodes with overlaps = 13
 Number of Nodes with overlaps = 13
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.618 | TNS=-151.257| WHS=N/A    | THS=N/A    |

Phase 5.2 Global Iteration 1 | Checksum: 251510f92

Time (s): cpu = 00:03:00 ; elapsed = 00:01:36 . Memory (MB): peak = 3497.418 ; gain = 384.973 ; free physical = 439 ; free virtual = 5861
Phase 5 Rip-up And Reroute | Checksum: 251510f92

Time (s): cpu = 00:03:00 ; elapsed = 00:01:36 . Memory (MB): peak = 3497.418 ; gain = 384.973 ; free physical = 439 ; free virtual = 5861

Phase 6 Delay and Skew Optimization

Phase 6.1 Delay CleanUp

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1fee77865

Time (s): cpu = 00:03:02 ; elapsed = 00:01:36 . Memory (MB): peak = 3497.418 ; gain = 384.973 ; free physical = 438 ; free virtual = 5861
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.517 | TNS=-135.191| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 6.1 Delay CleanUp | Checksum: 2645523c2

Time (s): cpu = 00:03:36 ; elapsed = 00:01:47 . Memory (MB): peak = 3497.418 ; gain = 384.973 ; free physical = 544 ; free virtual = 5915

Phase 6.2 Clock Skew Optimization
Phase 6.2 Clock Skew Optimization | Checksum: 2645523c2

Time (s): cpu = 00:03:36 ; elapsed = 00:01:47 . Memory (MB): peak = 3497.418 ; gain = 384.973 ; free physical = 545 ; free virtual = 5916
Phase 6 Delay and Skew Optimization | Checksum: 2645523c2

Time (s): cpu = 00:03:36 ; elapsed = 00:01:47 . Memory (MB): peak = 3497.418 ; gain = 384.973 ; free physical = 545 ; free virtual = 5916

Phase 7 Post Hold Fix

Phase 7.1 Hold Fix Iter
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.517 | TNS=-114.814| WHS=-0.037 | THS=-0.093 |

Phase 7.1 Hold Fix Iter | Checksum: 1a9ca6cb6

Time (s): cpu = 00:03:38 ; elapsed = 00:01:47 . Memory (MB): peak = 3497.418 ; gain = 384.973 ; free physical = 547 ; free virtual = 5912

Phase 7.2 Non Free Resource Hold Fix Iter
Phase 7.2 Non Free Resource Hold Fix Iter | Checksum: 19aa0cc89

Time (s): cpu = 00:03:38 ; elapsed = 00:01:47 . Memory (MB): peak = 3497.418 ; gain = 384.973 ; free physical = 547 ; free virtual = 5912
Phase 7 Post Hold Fix | Checksum: 19aa0cc89

Time (s): cpu = 00:03:38 ; elapsed = 00:01:47 . Memory (MB): peak = 3497.418 ; gain = 384.973 ; free physical = 547 ; free virtual = 5912

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 4.96718 %
  Global Horizontal Routing Utilization  = 3.40217 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


--GLOBAL Congestion:
Utilization threshold used for congestion level computation: 0.85
Congestion Report
North Dir 1x1 Area, Max Cong = 83.7838%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 70.2703%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 70.5882%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 75%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 8 Route finalize | Checksum: 19aa0cc89

Time (s): cpu = 00:03:39 ; elapsed = 00:01:47 . Memory (MB): peak = 3497.418 ; gain = 384.973 ; free physical = 547 ; free virtual = 5913

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 19aa0cc89

Time (s): cpu = 00:03:39 ; elapsed = 00:01:47 . Memory (MB): peak = 3497.418 ; gain = 384.973 ; free physical = 547 ; free virtual = 5913

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 1dfb7f3c6

Time (s): cpu = 00:03:40 ; elapsed = 00:01:48 . Memory (MB): peak = 3497.418 ; gain = 384.973 ; free physical = 592 ; free virtual = 5958

Phase 11 Post Process Routing
Phase 11 Post Process Routing | Checksum: 1dfb7f3c6

Time (s): cpu = 00:03:40 ; elapsed = 00:01:48 . Memory (MB): peak = 3497.418 ; gain = 384.973 ; free physical = 604 ; free virtual = 5970

Phase 12 Post Router Timing

Phase 12.1 Update Timing
Phase 12.1 Update Timing | Checksum: 1dfb7f3c6

Time (s): cpu = 00:03:42 ; elapsed = 00:01:48 . Memory (MB): peak = 3497.418 ; gain = 384.973 ; free physical = 610 ; free virtual = 5977
INFO: [Route 35-57] Estimated Timing Summary | WNS=-1.517 | TNS=-115.200| WHS=0.052  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 12 Post Router Timing | Checksum: 1dfb7f3c6

Time (s): cpu = 00:03:42 ; elapsed = 00:01:48 . Memory (MB): peak = 3497.418 ; gain = 384.973 ; free physical = 610 ; free virtual = 5977
Total Elapsed time in route_design: 108.28 secs

Phase 13 Post-Route Event Processing
Phase 13 Post-Route Event Processing | Checksum: 1961dccc7

Time (s): cpu = 00:03:42 ; elapsed = 00:01:48 . Memory (MB): peak = 3497.418 ; gain = 384.973 ; free physical = 610 ; free virtual = 5977
INFO: [Route 35-16] Router Completed Successfully
Ending Routing Task | Checksum: 1961dccc7

Time (s): cpu = 00:03:42 ; elapsed = 00:01:48 . Memory (MB): peak = 3497.418 ; gain = 384.973 ; free physical = 610 ; free virtual = 5977

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
440 Infos, 30 Warnings, 24 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:03:45 ; elapsed = 00:01:49 . Memory (MB): peak = 3497.418 ; gain = 384.973 ; free physical = 609 ; free virtual = 5975
INFO: [Vivado 12-24828] Executing command : report_drc -file ddr3_decay_test_top_drc_routed.rpt -pb ddr3_decay_test_top_drc_routed.pb -rpx ddr3_decay_test_top_drc_routed.rpx
Command: report_drc -file ddr3_decay_test_top_drc_routed.rpt -pb ddr3_decay_test_top_drc_routed.pb -rpx ddr3_decay_test_top_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/heigke/Dokument/TAIF_ADVANIA/DRAM_research/DRAM_WRITE_READ_SERIAL/ULTRA_EMBEDD_MOD/ULTRA_EMBEDD_MOD.runs/impl_1/ddr3_decay_test_top_drc_routed.rpt.
report_drc completed successfully
INFO: [Vivado 12-24828] Executing command : report_methodology -file ddr3_decay_test_top_methodology_drc_routed.rpt -pb ddr3_decay_test_top_methodology_drc_routed.pb -rpx ddr3_decay_test_top_methodology_drc_routed.rpx
Command: report_methodology -file ddr3_decay_test_top_methodology_drc_routed.rpt -pb ddr3_decay_test_top_methodology_drc_routed.pb -rpx ddr3_decay_test_top_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /home/heigke/Dokument/TAIF_ADVANIA/DRAM_research/DRAM_WRITE_READ_SERIAL/ULTRA_EMBEDD_MOD/ULTRA_EMBEDD_MOD.runs/impl_1/ddr3_decay_test_top_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:23 ; elapsed = 00:00:05 . Memory (MB): peak = 3497.418 ; gain = 0.000 ; free physical = 604 ; free virtual = 5967
INFO: [Vivado 12-24828] Executing command : report_timing_summary -max_paths 10 -report_unconstrained -file ddr3_decay_test_top_timing_summary_routed.rpt -pb ddr3_decay_test_top_timing_summary_routed.pb -rpx ddr3_decay_test_top_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
INFO: [Vivado 12-24838] Running report commands "report_bus_skew, report_incremental_reuse, report_route_status" in parallel.
Running report generation with 3 threads.
INFO: [Vivado 12-24828] Executing command : report_incremental_reuse -file ddr3_decay_test_top_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [Vivado 12-24828] Executing command : report_route_status -file ddr3_decay_test_top_route_status.rpt -pb ddr3_decay_test_top_route_status.pb
INFO: [Vivado 12-24828] Executing command : report_bus_skew -warn_on_violation -file ddr3_decay_test_top_bus_skew_routed.rpt -pb ddr3_decay_test_top_bus_skew_routed.pb -rpx ddr3_decay_test_top_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Vivado 12-24828] Executing command : report_power -file ddr3_decay_test_top_power_routed.rpt -pb ddr3_decay_test_top_power_summary_routed.pb -rpx ddr3_decay_test_top_power_routed.rpx
Command: report_power -file ddr3_decay_test_top_power_routed.rpt -pb ddr3_decay_test_top_power_summary_routed.pb -rpx ddr3_decay_test_top_power_routed.rpx
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
460 Infos, 31 Warnings, 25 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [Vivado 12-24828] Executing command : report_clock_utilization -file ddr3_decay_test_top_clock_utilization_routed.rpt
generate_parallel_reports: Time (s): cpu = 00:00:50 ; elapsed = 00:00:14 . Memory (MB): peak = 3553.445 ; gain = 56.027 ; free physical = 531 ; free virtual = 5901
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3553.445 ; gain = 0.000 ; free physical = 530 ; free virtual = 5900
Wrote PlaceDB: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.62 . Memory (MB): peak = 3553.445 ; gain = 0.000 ; free physical = 520 ; free virtual = 5899
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3553.445 ; gain = 0.000 ; free physical = 520 ; free virtual = 5899
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.23 ; elapsed = 00:00:00.11 . Memory (MB): peak = 3553.445 ; gain = 0.000 ; free physical = 519 ; free virtual = 5900
Wrote Netlist Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3553.445 ; gain = 0.000 ; free physical = 519 ; free virtual = 5902
Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3553.445 ; gain = 0.000 ; free physical = 519 ; free virtual = 5902
Write Physdb Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.74 . Memory (MB): peak = 3553.445 ; gain = 0.000 ; free physical = 519 ; free virtual = 5902
INFO: [Common 17-1381] The checkpoint '/home/heigke/Dokument/TAIF_ADVANIA/DRAM_research/DRAM_WRITE_READ_SERIAL/ULTRA_EMBEDD_MOD/ULTRA_EMBEDD_MOD.runs/impl_1/ddr3_decay_test_top_routed.dcp' has been generated.
Command: write_bitstream -force ddr3_decay_test_top.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Bitstream compression saved 14572448 bits.
Writing bitstream ./ddr3_decay_test_top.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-1876] WebTalk data collection is mandatory when using a ULT device. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
472 Infos, 31 Warnings, 25 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:01:23 ; elapsed = 00:00:26 . Memory (MB): peak = 3553.445 ; gain = 0.000 ; free physical = 555 ; free virtual = 5888
INFO: [Common 17-206] Exiting Vivado at Thu May 29 09:44:37 2025...
