void T_1 F_1 ( void )\r\n{\r\nV_1 = F_2 () / 1000000 ;\r\nV_2 = ( V_1 * 0x10000ull ) / 1000ull ;\r\nV_3 = F_2 () / V_4 ;\r\nif ( F_3 () == V_5 ) {\r\nunion V_6 V_7 ;\r\nV_7 . V_8 = F_4 ( V_9 ) ;\r\nV_10 = V_7 . V_11 . V_12 ;\r\nV_13 = V_7 . V_11 . V_14 ;\r\nV_15 = ( 0x8000000000000000ull / V_13 ) * 2 ;\r\n} else if ( F_3 () == V_16 ) {\r\nunion V_17 V_7 ;\r\nV_7 . V_8 = F_4 ( V_18 ) ;\r\nV_10 = V_7 . V_11 . V_12 ;\r\nV_13 = V_7 . V_11 . V_14 ;\r\nV_15 = ( 0x8000000000000000ull / V_13 ) * 2 ;\r\n}\r\n}\r\nvoid F_5 ( void )\r\n{\r\nunsigned long V_19 ;\r\nunsigned V_20 = 2 ;\r\nasm("" : "+r" (loops));\r\nF_6 ( V_19 ) ;\r\nwhile ( V_20 -- ) {\r\nV_8 V_21 = F_4 ( V_22 ) ;\r\nif ( V_10 != 0 ) {\r\nV_21 *= V_10 ;\r\nif ( V_15 != 0 ) {\r\nasm("dmultu\t%[cnt],%[f]\n\t"\r\n"mfhi\t%[cnt]"\r\n: [cnt] "+r" (ipd_clk_count)\r\n: [f] "r" (f)\r\n: "hi", "lo");\r\n}\r\n}\r\nF_7 ( V_21 ) ;\r\n}\r\nF_8 ( V_19 ) ;\r\n}\r\nstatic T_2 F_9 ( struct V_23 * V_24 )\r\n{\r\nreturn F_10 () ;\r\n}\r\nunsigned long long T_3 F_11 ( void )\r\n{\r\nV_8 V_25 , V_26 , V_27 ;\r\nunsigned long long V_28 ;\r\nV_8 V_29 = V_30 . V_29 ;\r\nV_8 V_31 = V_30 . V_31 ;\r\nV_8 V_32 = F_10 () ;\r\nasm (\r\n"dmultu\t%[cnt],%[mult]\n\t"\r\n"nor\t%[t1],$0,%[shift]\n\t"\r\n"mfhi\t%[t2]\n\t"\r\n"mflo\t%[t3]\n\t"\r\n"dsll\t%[t2],%[t2],1\n\t"\r\n"dsrlv\t%[rv],%[t3],%[shift]\n\t"\r\n"dsllv\t%[t1],%[t2],%[t1]\n\t"\r\n"or\t%[rv],%[t1],%[rv]\n\t"\r\n: [rv] "=&r" (rv), [t1] "=&r" (t1), [t2] "=&r" (t2), [t3] "=&r" (t3)\r\n: [cnt] "r" (cnt), [mult] "r" (mult), [shift] "r" (shift)\r\n: "hi", "lo");\r\nreturn V_28 ;\r\n}\r\nvoid T_1 F_12 ( void )\r\n{\r\nV_30 . V_33 = 300 ;\r\nF_13 ( & V_30 , F_2 () ) ;\r\n}\r\nvoid F_14 ( unsigned long V_34 )\r\n{\r\nV_8 V_35 , V_36 , V_37 ;\r\nV_35 = F_10 () ;\r\nV_37 = V_34 * V_1 ;\r\nV_36 = V_35 + V_37 ;\r\nwhile ( V_36 > V_35 )\r\nV_35 = F_10 () ;\r\n}\r\nvoid F_15 ( unsigned long V_38 )\r\n{\r\nV_8 V_35 , V_36 , V_37 ;\r\nV_35 = F_10 () ;\r\nV_37 = ( ( V_38 * V_2 ) >> 16 ) ;\r\nV_36 = V_35 + V_37 ;\r\nwhile ( V_36 > V_35 )\r\nV_35 = F_10 () ;\r\n}\r\nvoid F_16 ( unsigned long V_20 )\r\n{\r\nV_8 V_35 , V_36 ;\r\nV_35 = F_10 () ;\r\nV_36 = V_35 + V_20 ;\r\nwhile ( V_36 > V_35 )\r\nV_35 = F_10 () ;\r\n}\r\nvoid F_17 ( unsigned long V_39 )\r\n{\r\nV_8 V_35 , V_36 ;\r\nV_35 = F_10 () ;\r\nif ( V_10 != 0 ) {\r\nV_36 = V_39 * V_10 ;\r\nif ( V_15 != 0 ) {\r\nasm("dmultu\t%[cnt],%[f]\n\t"\r\n"mfhi\t%[cnt]"\r\n: [cnt] "+r" (end)\r\n: [f] "r" (f)\r\n: "hi", "lo");\r\n}\r\nV_36 = V_35 + V_36 ;\r\n} else {\r\nV_36 = V_35 + V_39 ;\r\n}\r\nwhile ( V_36 > V_35 )\r\nV_35 = F_10 () ;\r\n}
