

================================================================
== Vivado HLS Report for 'calc_eta_hw'
================================================================
* Date:           Thu Aug 23 18:07:10 2018

* Version:        2016.4 (Build 1756540 on Mon Jan 23 19:31:01 MST 2017)
* Project:        hls_calc_eta_hw
* Solution:       solution1
* Product family: virtex7
* Target device:  xc7vx690tffg1927-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   4.11|      3.49|        0.51|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |   27|   27|    1|    1| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        +--------------------+---------+-----+-----+-----+-----+----------+
        |                    |         |  Latency  |  Interval | Pipeline |
        |      Instance      |  Module | min | max | min | max |   Type   |
        +--------------------+---------+-----+-----+-----+-----+----------+
        |grp_arcsinh_fu_142  |arcsinh  |    6|    6|    1|    1| function |
        +--------------------+---------+-----+-----+-----+-----+----------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|DSP              |        -|      -|       -|       -|
|Expression       |        -|      -|       0|     910|
|FIFO             |        -|      -|       -|       -|
|Instance         |        6|     23|    1830|    1512|
|Memory           |        -|      -|       -|       -|
|Multiplexer      |        -|      -|       -|      98|
|Register         |        -|      -|     590|       1|
+-----------------+---------+-------+--------+--------+
|Total            |        6|     23|    2420|    2521|
+-----------------+---------+-------+--------+--------+
|Available        |     2940|   3600|  866400|  433200|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |    ~0   |   ~0  |   ~0   |   ~0   |
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+-------+-----+-----+
    |         Instance        |        Module        | BRAM_18K| DSP48E|  FF | LUT |
    +-------------------------+----------------------+---------+-------+-----+-----+
    |grp_arcsinh_fu_142       |arcsinh               |        6|      1|   94|  114|
    |calc_eta_hw_dmul_dEe_U4  |calc_eta_hw_dmul_dEe  |        0|     11|  456|  238|
    |calc_eta_hw_dmul_dEe_U5  |calc_eta_hw_dmul_dEe  |        0|     11|  456|  238|
    |calc_eta_hw_sitodeOg_U6  |calc_eta_hw_sitodeOg  |        0|      0|  412|  461|
    |calc_eta_hw_sitodfYi_U7  |calc_eta_hw_sitodfYi  |        0|      0|  412|  461|
    +-------------------------+----------------------+---------+-------+-----+-----+
    |Total                    |                      |        6|     23| 1830| 1512|
    +-------------------------+----------------------+---------+-------+-----+-----+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------+----------+-------+---+-----+------------+------------+
    |        Variable Name        | Operation| DSP48E| FF| LUT | Bitwidth P0| Bitwidth P1|
    +-----------------------------+----------+-------+---+-----+------------+------------+
    |ret_V_fu_546_p2              |     +    |      0|  0|   14|           1|          14|
    |tmp_10_fu_410_p2             |     +    |      0|  0|   12|          12|           5|
    |tmp_14_fu_266_p2             |     +    |      0|  0|   12|          12|           5|
    |F2_1_fu_254_p2               |     -    |      0|  0|   12|          11|          12|
    |F2_fu_398_p2                 |     -    |      0|  0|   12|          11|          12|
    |inhwEta_V_1_fu_494_p2        |     -    |      0|  0|   13|           1|          13|
    |man_V_1_fu_378_p2            |     -    |      0|  0|   54|           1|          54|
    |man_V_4_fu_234_p2            |     -    |      0|  0|   54|           1|          54|
    |tmp_11_fu_416_p2             |     -    |      0|  0|   12|           4|          12|
    |tmp_15_fu_272_p2             |     -    |      0|  0|   12|           4|          12|
    |ap_condition_306             |    and   |      0|  0|    1|           1|           1|
    |ap_condition_320             |    and   |      0|  0|    1|           1|           1|
    |ap_condition_330             |    and   |      0|  0|    1|           1|           1|
    |ap_condition_340             |    and   |      0|  0|    1|           1|           1|
    |ap_condition_367             |    and   |      0|  0|    1|           1|           1|
    |ap_condition_393             |    and   |      0|  0|    1|           1|           1|
    |ap_condition_398             |    and   |      0|  0|    1|           1|           1|
    |ap_condition_403             |    and   |      0|  0|    1|           1|           1|
    |ap_condition_406             |    and   |      0|  0|    1|           1|           1|
    |ap_condition_411             |    and   |      0|  0|    1|           1|           1|
    |ap_condition_431             |    and   |      0|  0|    1|           1|           1|
    |tmp_26_fu_479_p2             |   ashr   |      0|  0|  178|          54|          54|
    |tmp_29_fu_321_p2             |   ashr   |      0|  0|  178|          54|          54|
    |tmp_12_fu_430_p2             |   icmp   |      0|  0|    5|          12|           4|
    |tmp_13_fu_260_p2             |   icmp   |      0|  0|    5|          12|           4|
    |tmp_16_fu_286_p2             |   icmp   |      0|  0|    5|          12|           4|
    |tmp_19_fu_463_p2             |   icmp   |      0|  0|    5|          12|           6|
    |tmp_1_fu_392_p2              |   icmp   |      0|  0|   22|          63|           1|
    |tmp_21_fu_452_p2             |   icmp   |      0|  0|    5|          12|           4|
    |tmp_22_fu_312_p2             |   icmp   |      0|  0|    5|          12|           6|
    |tmp_24_fu_301_p2             |   icmp   |      0|  0|    5|          12|           4|
    |tmp_32_fu_540_p2             |   icmp   |      0|  0|    4|          10|           1|
    |tmp_8_fu_404_p2              |   icmp   |      0|  0|    5|          12|           4|
    |tmp_9_fu_248_p2              |   icmp   |      0|  0|   22|          63|           1|
    |man_V_2_fu_384_p3            |  select  |      0|  0|   54|           1|          54|
    |man_V_5_fu_240_p3            |  select  |      0|  0|   54|           1|          54|
    |p_2_fu_468_p3                |  select  |      0|  0|    2|           1|           2|
    |p_3_fu_436_p3                |  select  |      0|  0|    2|           1|           2|
    |p_Val2_4_call_ret_fu_500_p3  |  select  |      0|  0|   13|           1|          13|
    |p_s_fu_551_p3                |  select  |      0|  0|   14|           1|          14|
    |sh_amt_1_fu_278_p3           |  select  |      0|  0|   12|           1|          12|
    |sh_amt_fu_422_p3             |  select  |      0|  0|   12|           1|          12|
    |tmp_27_fu_457_p2             |    shl   |      0|  0|   31|          14|          14|
    |tmp_30_fu_306_p2             |    shl   |      0|  0|   31|          14|          14|
    |r_V_fu_179_p2                |    xor   |      0|  0|   23|          14|          15|
    +-----------------------------+----------+-------+---+-----+------------+------------+
    |Total                        |          |      0|  0|  910|         459|         557|
    +-----------------------------+----------+-------+---+-----+------------+------------+

    * Multiplexer: 
    +-----------------------------------------------------+----+-----------+-----+-----------+
    |                         Name                        | LUT| Input Size| Bits| Total Bits|
    +-----------------------------------------------------+----+-----------+-----+-----------+
    |absSinhEta_V_phi_fu_101_p24                          |  14|          2|   14|         28|
    |ap_phi_precharge_reg_pp0_iter17_absSinhEta_V_reg_97  |  14|          2|   14|         28|
    |ap_phi_precharge_reg_pp0_iter18_absSinhEta_V_reg_97  |  14|          2|   14|         28|
    |ap_phi_precharge_reg_pp0_iter19_absSinhEta_V_reg_97  |  28|          9|   14|        126|
    |ap_phi_precharge_reg_pp0_iter27_p_1_reg_132          |  14|          2|   14|         28|
    |p_1_phi_fu_135_p4                                    |  14|          2|   14|         28|
    +-----------------------------------------------------+----+-----------+-----+-----------+
    |Total                                                |  98|         19|   84|        266|
    +-----------------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------------------+----+----+-----+-----------+
    |                         Name                        | FF | LUT| Bits| Const Bits|
    +-----------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10                             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11                             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter12                             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter13                             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter14                             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter15                             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter16                             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter17                             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter18                             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter19                             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter20                             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter21                             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter22                             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter23                             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter24                             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter25                             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter26                             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter27                             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3                              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4                              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5                              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6                              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7                              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8                              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9                              |   1|   0|    1|          0|
    |ap_phi_precharge_reg_pp0_iter17_absSinhEta_V_reg_97  |  14|   0|   14|          0|
    |ap_phi_precharge_reg_pp0_iter18_absSinhEta_V_reg_97  |  14|   0|   14|          0|
    |ap_phi_precharge_reg_pp0_iter19_absSinhEta_V_reg_97  |  14|   0|   14|          0|
    |ap_phi_precharge_reg_pp0_iter27_p_1_reg_132          |  14|   0|   14|          0|
    |ap_pipeline_reg_pp0_iter17_isneg_1_reg_594           |   1|   0|    1|          0|
    |ap_pipeline_reg_pp0_iter17_tmp_13_reg_610            |   1|   0|    1|          0|
    |ap_pipeline_reg_pp0_iter17_tmp_16_reg_622            |   1|   0|    1|          0|
    |ap_pipeline_reg_pp0_iter17_tmp_9_reg_606             |   1|   0|    1|          0|
    |ap_pipeline_reg_pp0_iter18_tmp_12_reg_682            |   1|   0|    1|          0|
    |ap_pipeline_reg_pp0_iter18_tmp_1_reg_666             |   1|   0|    1|          0|
    |ap_pipeline_reg_pp0_iter18_tmp_8_reg_670             |   1|   0|    1|          0|
    |ap_reg_grp_arcsinh_fu_142_ap_start                   |   1|   0|    1|          0|
    |inhwEta_V_reg_718                                    |  12|   0|   12|          0|
    |isneg_1_reg_594                                      |   1|   0|    1|          0|
    |isneg_reg_654                                        |   1|   0|    1|          0|
    |man_V_2_reg_659                                      |  54|   0|   54|          0|
    |man_V_5_reg_599                                      |  54|   0|   54|          0|
    |r_V_reg_569                                          |  14|   0|   14|          0|
    |ret_V_cast_reg_723                                   |  14|   0|   14|          0|
    |sh_amt_1_reg_614                                     |  12|   0|   12|          0|
    |sh_amt_reg_674                                       |  12|   0|   12|          0|
    |tmp_12_reg_682                                       |   1|   0|    1|          0|
    |tmp_13_reg_610                                       |   1|   0|    1|          0|
    |tmp_16_reg_622                                       |   1|   0|    1|          0|
    |tmp_19_reg_699                                       |   1|   0|    1|          0|
    |tmp_1_reg_666                                        |   1|   0|    1|          0|
    |tmp_22_reg_640                                       |   1|   0|    1|          0|
    |tmp_24_reg_631                                       |   1|   0|    1|          0|
    |tmp_2_reg_579                                        |  64|   0|   64|          0|
    |tmp_30_reg_635                                       |  14|   0|   14|          0|
    |tmp_34_reg_649                                       |  14|   0|   14|          0|
    |tmp_38_reg_708                                       |  14|   0|   14|          0|
    |tmp_39_reg_644                                       |  14|   0|   14|          0|
    |tmp_3_reg_584                                        |  64|   0|   64|          0|
    |tmp_41_reg_730                                       |   1|   0|    1|          0|
    |tmp_42_reg_734                                       |   1|   0|    1|          0|
    |tmp_8_reg_670                                        |   1|   0|    1|          0|
    |tmp_9_reg_606                                        |   1|   0|    1|          0|
    |tmp_reg_559                                          |   1|   0|    1|          0|
    |v_assign_1_reg_589                                   |  64|   0|   64|          0|
    |v_assign_reg_626                                     |  64|   0|   64|          0|
    |tmp_reg_559                                          |   0|   1|    1|          0|
    +-----------------------------------------------------+----+----+-----+-----------+
    |Total                                                | 590|   1|  591|          0|
    +-----------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------+-----+-----+------------+--------------+--------------+
|    RTL Ports    | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------------+-----+-----+------------+--------------+--------------+
|ap_clk           |  in |    1| ap_ctrl_hs |  calc_eta_hw | return value |
|ap_rst           |  in |    1| ap_ctrl_hs |  calc_eta_hw | return value |
|ap_start         |  in |    1| ap_ctrl_hs |  calc_eta_hw | return value |
|ap_done          | out |    1| ap_ctrl_hs |  calc_eta_hw | return value |
|ap_idle          | out |    1| ap_ctrl_hs |  calc_eta_hw | return value |
|ap_ready         | out |    1| ap_ctrl_hs |  calc_eta_hw | return value |
|hwSinhEta_V      |  in |   14|   ap_none  |  hwSinhEta_V |    scalar    |
|outEta_V         | out |   14|   ap_vld   |   outEta_V   |    pointer   |
|outEta_V_ap_vld  | out |    1|   ap_vld   |   outEta_V   |    pointer   |
+-----------------+-----+-----+------------+--------------+--------------+

