Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,0
design__inferred_latch__count,0
design__instance__count,525
design__instance__area,3797.7
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_tt_025C_3v30,0
design__max_fanout_violation__count__corner:nom_tt_025C_3v30,0
design__max_cap_violation__count__corner:nom_tt_025C_3v30,0
power__internal__total,0.00005329634586814791
power__switching__total,0.000038349586247932166
power__leakage__total,3.956416705364063E-8
power__total,0.000091685498773586
clock__skew__worst_hold__corner:nom_tt_025C_3v30,-0.25
clock__skew__worst_setup__corner:nom_tt_025C_3v30,0.25
timing__hold__ws__corner:nom_tt_025C_3v30,0.9362302309519308
timing__setup__ws__corner:nom_tt_025C_3v30,6.600314259738238
timing__hold__tns__corner:nom_tt_025C_3v30,0.0
timing__setup__tns__corner:nom_tt_025C_3v30,0.0
timing__hold__wns__corner:nom_tt_025C_3v30,0
timing__setup__wns__corner:nom_tt_025C_3v30,0.0
timing__hold_vio__count__corner:nom_tt_025C_3v30,0
timing__hold_r2r__ws__corner:nom_tt_025C_3v30,0.936230
timing__hold_r2r_vio__count__corner:nom_tt_025C_3v30,0
timing__setup_vio__count__corner:nom_tt_025C_3v30,0
timing__setup_r2r__ws__corner:nom_tt_025C_3v30,17.958286
timing__setup_r2r_vio__count__corner:nom_tt_025C_3v30,0
design__max_slew_violation__count__corner:nom_ss_125C_3v00,0
design__max_fanout_violation__count__corner:nom_ss_125C_3v00,0
design__max_cap_violation__count__corner:nom_ss_125C_3v00,0
clock__skew__worst_hold__corner:nom_ss_125C_3v00,-0.25
clock__skew__worst_setup__corner:nom_ss_125C_3v00,0.25
timing__hold__ws__corner:nom_ss_125C_3v00,2.1230342529347914
timing__setup__ws__corner:nom_ss_125C_3v00,1.3295853683259358
timing__hold__tns__corner:nom_ss_125C_3v00,0.0
timing__setup__tns__corner:nom_ss_125C_3v00,0.0
timing__hold__wns__corner:nom_ss_125C_3v00,0
timing__setup__wns__corner:nom_ss_125C_3v00,0.0
timing__hold_vio__count__corner:nom_ss_125C_3v00,0
timing__hold_r2r__ws__corner:nom_ss_125C_3v00,2.123034
timing__hold_r2r_vio__count__corner:nom_ss_125C_3v00,0
timing__setup_vio__count__corner:nom_ss_125C_3v00,0
timing__setup_r2r__ws__corner:nom_ss_125C_3v00,16.057743
timing__setup_r2r_vio__count__corner:nom_ss_125C_3v00,0
design__max_slew_violation__count__corner:nom_ff_n40C_3v60,0
design__max_fanout_violation__count__corner:nom_ff_n40C_3v60,0
design__max_cap_violation__count__corner:nom_ff_n40C_3v60,0
clock__skew__worst_hold__corner:nom_ff_n40C_3v60,-0.25
clock__skew__worst_setup__corner:nom_ff_n40C_3v60,0.25
timing__hold__ws__corner:nom_ff_n40C_3v60,0.43139804061173737
timing__setup__ws__corner:nom_ff_n40C_3v60,8.835673776054021
timing__hold__tns__corner:nom_ff_n40C_3v60,0.0
timing__setup__tns__corner:nom_ff_n40C_3v60,0.0
timing__hold__wns__corner:nom_ff_n40C_3v60,0
timing__setup__wns__corner:nom_ff_n40C_3v60,0.0
timing__hold_vio__count__corner:nom_ff_n40C_3v60,0
timing__hold_r2r__ws__corner:nom_ff_n40C_3v60,0.431398
timing__hold_r2r_vio__count__corner:nom_ff_n40C_3v60,0
timing__setup_vio__count__corner:nom_ff_n40C_3v60,0
timing__setup_r2r__ws__corner:nom_ff_n40C_3v60,18.755054
timing__setup_r2r_vio__count__corner:nom_ff_n40C_3v60,0
design__max_slew_violation__count,0
design__max_fanout_violation__count,0
design__max_cap_violation__count,0
clock__skew__worst_hold,-0.25
clock__skew__worst_setup,0.25
timing__hold__ws,0.43139804061173737
timing__setup__ws,1.326375491426358
timing__hold__tns,0.0
timing__setup__tns,0.0
timing__hold__wns,0
timing__setup__wns,0.0
timing__hold_vio__count,0
timing__hold_r2r__ws,0.431398
timing__hold_r2r_vio__count,0
timing__setup_vio__count,0
timing__setup_r2r__ws,16.057743
timing__setup_r2r_vio__count,0
design__die__bbox,0.0 0.0 346.64 160.72
design__core__bbox,3.36 3.92 343.28 156.8
design__io,45
design__die__area,55712
design__core__area,51967
design__instance__count__stdcell,525
design__instance__area__stdcell,3797.7
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__utilization,0.073079
design__instance__utilization__stdcell,0.073079
design__instance__count__class:tie_cell,17
design__instance__count__class:buffer,7
design__instance__count__class:inverter,8
design__instance__count__class:sequential_cell,4
design__instance__count__class:multi_input_combinational_cell,57
flow__warnings__count,1
flow__errors__count,0
design__instance__count__class:endcap_cell,78
design__instance__count__class:tap_cell,348
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count,0
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,2172.83
design__violations,0
design__instance__count__class:timing_repair_buffer,6
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,0
antenna__violating__nets,0
antenna__violating__pins,0
route__antenna_violation__count,0
antenna_diodes_count,0
route__net,118
route__net__special,2
route__drc_errors__iter:1,2
route__wirelength__iter:1,2150
route__drc_errors__iter:2,0
route__wirelength__iter:2,2158
route__drc_errors,0
route__wirelength,2158
route__vias,472
route__vias__singlecut,472
route__vias__multicut,0
design__disconnected_pin__count,13
design__critical_disconnected_pin__count,0
route__wirelength__max,161.48
design__instance__count__class:fill_cell,853
timing__unannotated_net__count__corner:nom_tt_025C_3v30,89
timing__unannotated_net_filtered__count__corner:nom_tt_025C_3v30,1
timing__unannotated_net__count__corner:nom_ss_125C_3v00,89
timing__unannotated_net_filtered__count__corner:nom_ss_125C_3v00,1
timing__unannotated_net__count__corner:nom_ff_n40C_3v60,89
timing__unannotated_net_filtered__count__corner:nom_ff_n40C_3v60,1
design__max_slew_violation__count__corner:min_tt_025C_3v30,0
design__max_fanout_violation__count__corner:min_tt_025C_3v30,0
design__max_cap_violation__count__corner:min_tt_025C_3v30,0
clock__skew__worst_hold__corner:min_tt_025C_3v30,-0.25
clock__skew__worst_setup__corner:min_tt_025C_3v30,0.25
timing__hold__ws__corner:min_tt_025C_3v30,0.9362302309519308
timing__setup__ws__corner:min_tt_025C_3v30,6.601782418707525
timing__hold__tns__corner:min_tt_025C_3v30,0.0
timing__setup__tns__corner:min_tt_025C_3v30,0.0
timing__hold__wns__corner:min_tt_025C_3v30,0
timing__setup__wns__corner:min_tt_025C_3v30,0.0
timing__hold_vio__count__corner:min_tt_025C_3v30,0
timing__hold_r2r__ws__corner:min_tt_025C_3v30,0.936230
timing__hold_r2r_vio__count__corner:min_tt_025C_3v30,0
timing__setup_vio__count__corner:min_tt_025C_3v30,0
timing__setup_r2r__ws__corner:min_tt_025C_3v30,17.958286
timing__setup_r2r_vio__count__corner:min_tt_025C_3v30,0
timing__unannotated_net__count__corner:min_tt_025C_3v30,89
timing__unannotated_net_filtered__count__corner:min_tt_025C_3v30,1
design__max_slew_violation__count__corner:min_ss_125C_3v00,0
design__max_fanout_violation__count__corner:min_ss_125C_3v00,0
design__max_cap_violation__count__corner:min_ss_125C_3v00,0
clock__skew__worst_hold__corner:min_ss_125C_3v00,-0.25
clock__skew__worst_setup__corner:min_ss_125C_3v00,0.25
timing__hold__ws__corner:min_ss_125C_3v00,2.1230342529347914
timing__setup__ws__corner:min_ss_125C_3v00,1.3322037183812636
timing__hold__tns__corner:min_ss_125C_3v00,0.0
timing__setup__tns__corner:min_ss_125C_3v00,0.0
timing__hold__wns__corner:min_ss_125C_3v00,0
timing__setup__wns__corner:min_ss_125C_3v00,0.0
timing__hold_vio__count__corner:min_ss_125C_3v00,0
timing__hold_r2r__ws__corner:min_ss_125C_3v00,2.123034
timing__hold_r2r_vio__count__corner:min_ss_125C_3v00,0
timing__setup_vio__count__corner:min_ss_125C_3v00,0
timing__setup_r2r__ws__corner:min_ss_125C_3v00,16.057743
timing__setup_r2r_vio__count__corner:min_ss_125C_3v00,0
timing__unannotated_net__count__corner:min_ss_125C_3v00,89
timing__unannotated_net_filtered__count__corner:min_ss_125C_3v00,1
design__max_slew_violation__count__corner:min_ff_n40C_3v60,0
design__max_fanout_violation__count__corner:min_ff_n40C_3v60,0
design__max_cap_violation__count__corner:min_ff_n40C_3v60,0
clock__skew__worst_hold__corner:min_ff_n40C_3v60,-0.25
clock__skew__worst_setup__corner:min_ff_n40C_3v60,0.25
timing__hold__ws__corner:min_ff_n40C_3v60,0.43139804061173737
timing__setup__ws__corner:min_ff_n40C_3v60,8.836533532788605
timing__hold__tns__corner:min_ff_n40C_3v60,0.0
timing__setup__tns__corner:min_ff_n40C_3v60,0.0
timing__hold__wns__corner:min_ff_n40C_3v60,0
timing__setup__wns__corner:min_ff_n40C_3v60,0.0
timing__hold_vio__count__corner:min_ff_n40C_3v60,0
timing__hold_r2r__ws__corner:min_ff_n40C_3v60,0.431398
timing__hold_r2r_vio__count__corner:min_ff_n40C_3v60,0
timing__setup_vio__count__corner:min_ff_n40C_3v60,0
timing__setup_r2r__ws__corner:min_ff_n40C_3v60,18.755054
timing__setup_r2r_vio__count__corner:min_ff_n40C_3v60,0
timing__unannotated_net__count__corner:min_ff_n40C_3v60,89
timing__unannotated_net_filtered__count__corner:min_ff_n40C_3v60,1
design__max_slew_violation__count__corner:max_tt_025C_3v30,0
design__max_fanout_violation__count__corner:max_tt_025C_3v30,0
design__max_cap_violation__count__corner:max_tt_025C_3v30,0
clock__skew__worst_hold__corner:max_tt_025C_3v30,-0.25
clock__skew__worst_setup__corner:max_tt_025C_3v30,0.25
timing__hold__ws__corner:max_tt_025C_3v30,0.9381198305932843
timing__setup__ws__corner:max_tt_025C_3v30,6.598515698387478
timing__hold__tns__corner:max_tt_025C_3v30,0.0
timing__setup__tns__corner:max_tt_025C_3v30,0.0
timing__hold__wns__corner:max_tt_025C_3v30,0
timing__setup__wns__corner:max_tt_025C_3v30,0.0
timing__hold_vio__count__corner:max_tt_025C_3v30,0
timing__hold_r2r__ws__corner:max_tt_025C_3v30,0.938120
timing__hold_r2r_vio__count__corner:max_tt_025C_3v30,0
timing__setup_vio__count__corner:max_tt_025C_3v30,0
timing__setup_r2r__ws__corner:max_tt_025C_3v30,17.959471
timing__setup_r2r_vio__count__corner:max_tt_025C_3v30,0
timing__unannotated_net__count__corner:max_tt_025C_3v30,89
timing__unannotated_net_filtered__count__corner:max_tt_025C_3v30,1
design__max_slew_violation__count__corner:max_ss_125C_3v00,0
design__max_fanout_violation__count__corner:max_ss_125C_3v00,0
design__max_cap_violation__count__corner:max_ss_125C_3v00,0
clock__skew__worst_hold__corner:max_ss_125C_3v00,-0.25
clock__skew__worst_setup__corner:max_ss_125C_3v00,0.25
timing__hold__ws__corner:max_ss_125C_3v00,2.126081371134356
timing__setup__ws__corner:max_ss_125C_3v00,1.326375491426358
timing__hold__tns__corner:max_ss_125C_3v00,0.0
timing__setup__tns__corner:max_ss_125C_3v00,0.0
timing__hold__wns__corner:max_ss_125C_3v00,0
timing__setup__wns__corner:max_ss_125C_3v00,0.0
timing__hold_vio__count__corner:max_ss_125C_3v00,0
timing__hold_r2r__ws__corner:max_ss_125C_3v00,2.126081
timing__hold_r2r_vio__count__corner:max_ss_125C_3v00,0
timing__setup_vio__count__corner:max_ss_125C_3v00,0
timing__setup_r2r__ws__corner:max_ss_125C_3v00,16.059984
timing__setup_r2r_vio__count__corner:max_ss_125C_3v00,0
timing__unannotated_net__count__corner:max_ss_125C_3v00,89
timing__unannotated_net_filtered__count__corner:max_ss_125C_3v00,1
design__max_slew_violation__count__corner:max_ff_n40C_3v60,0
design__max_fanout_violation__count__corner:max_ff_n40C_3v60,0
design__max_cap_violation__count__corner:max_ff_n40C_3v60,0
clock__skew__worst_hold__corner:max_ff_n40C_3v60,-0.25
clock__skew__worst_setup__corner:max_ff_n40C_3v60,0.25
timing__hold__ws__corner:max_ff_n40C_3v60,0.4336527926162173
timing__setup__ws__corner:max_ff_n40C_3v60,8.834620396418465
timing__hold__tns__corner:max_ff_n40C_3v60,0.0
timing__setup__tns__corner:max_ff_n40C_3v60,0.0
timing__hold__wns__corner:max_ff_n40C_3v60,0
timing__setup__wns__corner:max_ff_n40C_3v60,0.0
timing__hold_vio__count__corner:max_ff_n40C_3v60,0
timing__hold_r2r__ws__corner:max_ff_n40C_3v60,0.433653
timing__hold_r2r_vio__count__corner:max_ff_n40C_3v60,0
timing__setup_vio__count__corner:max_ff_n40C_3v60,0
timing__setup_r2r__ws__corner:max_ff_n40C_3v60,18.756130
timing__setup_r2r_vio__count__corner:max_ff_n40C_3v60,0
timing__unannotated_net__count__corner:max_ff_n40C_3v60,89
timing__unannotated_net_filtered__count__corner:max_ff_n40C_3v60,1
timing__unannotated_net__count,89
timing__unannotated_net_filtered__count,1
design_powergrid__voltage__worst__net:VPWR__corner:nom_tt_025C_3v30,3.29998
design_powergrid__drop__average__net:VPWR__corner:nom_tt_025C_3v30,3.3
design_powergrid__drop__worst__net:VPWR__corner:nom_tt_025C_3v30,0.0000156827
design_powergrid__voltage__worst__net:VGND__corner:nom_tt_025C_3v30,0.0000102962
design_powergrid__drop__average__net:VGND__corner:nom_tt_025C_3v30,5.58227E-7
design_powergrid__drop__worst__net:VGND__corner:nom_tt_025C_3v30,0.0000102962
design_powergrid__voltage__worst,0.0000102962
design_powergrid__voltage__worst__net:VPWR,3.29998
design_powergrid__drop__worst,0.0000156827
design_powergrid__drop__worst__net:VPWR,0.0000156827
design_powergrid__voltage__worst__net:VGND,0.0000102962
design_powergrid__drop__worst__net:VGND,0.0000102962
ir__voltage__worst,3.29999999999999982236431605997495353221893310546875
ir__drop__avg,5.540000000000000109293542098487517222338283318094909191131591796875E-7
ir__drop__worst,0.00001569999999999999876014976363247654944643727503716945648193359375
magic__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
