{"hierarchy":{"top_level":4,"1":{"insts":{"N2":2,"N3":2,"N1":2,"N4":2,"N6":2,"P0":3,"P1":3,"N5":2}},"4":{"insts":{"C2":5,"C0":5,"C1":5,"C3":5,"I0":6,"C4":5}},"6":{"insts":{"+8":7,"+18":7,"+21":7,"+16":7,"+17":7,"+19":7,"+13":7,"+20":7,"+4":2,"+5":2,"+7":3,"+15":7,"+23":7,"+24":7,"+9":7,"+1":2,"+10":7,"+27":7,"+22":7,"+2":2,"+3":2,"+0":2,"+11":7,"+14":7,"+26":7,"+6":3,"+25":7,"+12":7}}},"modelMap":{"sram_cell_8t_ckt_layout_extracted":[6],"tsmc18dP":[3],"tsmc18dN":[2],"sram_cell_8t_ckt_layout":[1],"capacitor":[7,5]},"cellviews":[["sram_6t","sram_cell_8t_ckt_layout","schematic"],["NCSU_Analog_Parts","nmos4","spectre"],["NCSU_Analog_Parts","pmos4","spectre"],["sram_6t","sram_cell_8t_ckt_layout_simulation","schematic"],["NCSU_Analog_Parts","cap","spectre"],["sram_6t","sram_cell_8t_ckt_layout","extracted"],["NCSU_Analog_Parts","pcapacitor","spectre"]]}
