{
 "cells": [
  {
   "cell_type": "markdown",
   "id": "floral-courtesy",
   "metadata": {},
   "source": [
    "To get the ONNX file, run: 'python setup.py test --addopts \"-k test_brevitas_quartznet\"'"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 23,
   "id": "secret-labor",
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Stopping http://0.0.0.0:8081\n",
      "Serving 'models/end2end_quartznet_export_dev.onnx' at http://0.0.0.0:8081\n"
     ]
    },
    {
     "data": {
      "text/html": [
       "\n",
       "        <iframe\n",
       "            width=\"100%\"\n",
       "            height=\"400\"\n",
       "            src=\"http://0.0.0.0:8081/\"\n",
       "            frameborder=\"0\"\n",
       "            allowfullscreen\n",
       "        ></iframe>\n",
       "        "
      ],
      "text/plain": [
       "<IPython.lib.display.IFrame at 0x7f6778021f60>"
      ]
     },
     "execution_count": 23,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "import numpy as np\n",
    "from finn.util.visualization import showInNetron\n",
    "from finn.core.modelwrapper import ModelWrapper\n",
    "\n",
    "#file_name = '/tmp/quartznet.onnx'\n",
    "#file_name = \"/tmp/finn_dev_mirza/end2end_quartznet_export.onnx\"\n",
    "#file_name = 'models/end2end_quartznet_export.onnx'\n",
    "file_name = \"models/end2end_quartznet_export_dev.onnx\"\n",
    "showInNetron(file_name)"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "developed-bench",
   "metadata": {},
   "source": [
    "# Tidy-up & change 3D to 4D"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 24,
   "id": "legislative-turtle",
   "metadata": {},
   "outputs": [],
   "source": [
    "from finn.transformation.change_3d_tensors_to_4d import Change3DTo4DTensors\n",
    "from finn.transformation.general import GiveUniqueNodeNames, GiveRandomTensorNames, GiveReadableTensorNames, GiveUniqueParameterTensors\n",
    "\n",
    "#model = ModelWrapper(\"/tmp/quartznet.onnx\")\n",
    "#model = ModelWrapper(\"/tmp/finn_dev_mirza/end2end_quartznet_export.onnx\")\n",
    "#model = ModelWrapper(\"models/end2end_quartznet_export.onnx\")\n",
    "model = ModelWrapper(\"models/end2end_quartznet_export_dev.onnx\")\n",
    "\n",
    "model = model.transform(GiveUniqueNodeNames())\n",
    "model = model.transform(GiveRandomTensorNames())\n",
    "model = model.transform(GiveReadableTensorNames())\n",
    "model = model.transform(GiveUniqueParameterTensors())\n",
    "\n",
    "# Convert to supported format\n",
    "model = model.transform(Change3DTo4DTensors())\n",
    "\n",
    "model.save(\"/tmp/quartznet_4d.onnx\")"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 25,
   "id": "armed-cattle",
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Stopping http://0.0.0.0:8081\n",
      "Serving '/tmp/quartznet_4d.onnx' at http://0.0.0.0:8081\n"
     ]
    },
    {
     "data": {
      "text/html": [
       "\n",
       "        <iframe\n",
       "            width=\"100%\"\n",
       "            height=\"400\"\n",
       "            src=\"http://0.0.0.0:8081/\"\n",
       "            frameborder=\"0\"\n",
       "            allowfullscreen\n",
       "        ></iframe>\n",
       "        "
      ],
      "text/plain": [
       "<IPython.lib.display.IFrame at 0x7f6776cedda0>"
      ]
     },
     "execution_count": 25,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "from finn.util.visualization import showInNetron\n",
    "\n",
    "showInNetron(\"/tmp/quartznet_4d.onnx\")"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "simplified-postcard",
   "metadata": {},
   "source": [
    "# Remove LogSoftmax -> ArgMax and insert TopK"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 4,
   "id": "natural-surgery",
   "metadata": {},
   "outputs": [],
   "source": [
    "### Replace (LogSoftMax)->ArgMax by TopK\n",
    "from finn.util.basic import get_by_name\n",
    "from finn.transformation.insert_topk import InsertTopK\n",
    "\n",
    "model = ModelWrapper(\"/tmp/quartznet_4d.onnx\")\n",
    "\n",
    "graph_out = model.graph.output[0]\n",
    "graph_out_name = graph_out.name\n",
    "orig_onnx_dtype = graph_out.type.tensor_type.elem_type\n",
    "\n",
    "last_node = model.find_producer(graph_out_name)\n",
    "# Remove Argmax and LogSoftmax\n",
    "if last_node.op_type==\"ArgMax\":\n",
    "    argmax_in = last_node.input[0]\n",
    "    axis = get_by_name(last_node.attribute, \"axis\", \"name\").i\n",
    "    keepdims = get_by_name(last_node.attribute, \"keepdims\", \"name\").i\n",
    "    second_to_last_node = model.find_producer(argmax_in)\n",
    "    if second_to_last_node.op_type==\"LogSoftmax\":\n",
    "        logsoftmax_in = second_to_last_node.input[0]\n",
    "        model.graph.node.remove(second_to_last_node)\n",
    "    model.graph.node.remove(last_node)\n",
    "    \n",
    "# Change output node\n",
    "logsoftmax_in_vi = model.get_tensor_valueinfo(logsoftmax_in)\n",
    "model.graph.output.insert(0, logsoftmax_in_vi)\n",
    "model.graph.output.pop(1)\n",
    "model.graph.value_info.remove(logsoftmax_in_vi)\n",
    "   \n",
    "model = model.transform(InsertTopK(k=1, axis=axis))\n",
    "  \n",
    "## Set output (ONNX) dtype to original output dtype\n",
    "model.graph.output[0].type.tensor_type.elem_type = orig_onnx_dtype\n",
    "\n",
    "## Rename output tensor to original output tensor name\n",
    "model.rename_tensor(model.graph.output[0].name, graph_out_name)\n",
    "    \n",
    "model.save(\"/tmp/quartznet_4d_topk.onnx\")"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "assigned-louis",
   "metadata": {},
   "outputs": [],
   "source": [
    "from finn.util.visualization import showInNetron\n",
    "\n",
    "showInNetron(\"/tmp/quartznet_4d_topk.onnx\")"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "connected-clone",
   "metadata": {},
   "source": [
    "# Streamline"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 44,
   "id": "painted-orlando",
   "metadata": {},
   "outputs": [],
   "source": [
    "### STREAMLINING\n",
    "from finn.util.visualization import showInNetron\n",
    "from finn.core.modelwrapper import ModelWrapper\n",
    "\n",
    "from finn.transformation.streamline import *\n",
    "from finn.transformation.streamline.reorder import MoveMulPastDWConv, MoveLinearPastEltwiseAdd, MoveMulPastFork\n",
    "from finn.transformation.streamline.absorb import AbsorbConsecutiveTransposes # No effect (only on consecutive transpose nodes)\n",
    "from finn.transformation.streamline.absorb import AbsorbTransposeIntoMultiThreshold\n",
    "from finn.transformation.streamline.absorb import AbsorbSignBiasIntoMultiThreshold\n",
    "from finn.transformation.streamline.round_thresholds import RoundAndClipThresholds\n",
    "from finn.transformation.batchnorm_to_affine import BatchNormToAffine\n",
    "\n",
    "from finn.transformation.batchnorm_to_affine import BatchNormToAffine\n",
    "from finn.transformation.streamline.reorder import (\n",
    "    MoveAddPastMul,\n",
    "    MoveAddPastConv,\n",
    "    MoveMulPastFork,\n",
    "    MoveScalarMulPastConv,\n",
    "    MoveMulPastDWConv,\n",
    "    MoveLinearPastEltwiseAdd\n",
    ")\n",
    "from finn.transformation.streamline.collapse_repeated import(\n",
    "    CollapseRepeatedAdd,\n",
    "    CollapseRepeatedMul\n",
    ")\n",
    "from finn.transformation.streamline.absorb import(\n",
    "    AbsorbAddIntoMultiThreshold,\n",
    "    AbsorbMulIntoMultiThreshold,\n",
    "    FactorOutMulSignMagnitude,\n",
    "    Absorb1BitMulIntoConv\n",
    ")\n",
    "from finn.transformation.streamline.round_thresholds import RoundAndClipThresholds\n",
    "from finn.transformation.infer_datatypes import InferDataTypes\n",
    "\n",
    "from finn.util.basic import get_by_name\n",
    "from finn.core.datatype import DataType\n",
    "\n",
    "#model = ModelWrapper(\"/tmp/quartznet_4d_topk.onnx\")\n",
    "model = ModelWrapper(\"/tmp/quartznet_4d.onnx\")\n",
    "\n",
    "# Absorb sign bias into multithreshold\n",
    "model = model.transform(AbsorbSignBiasIntoMultiThreshold())\n",
    "\n",
    "# Collapse BatchNorm to Add and Mul\n",
    "model = model.transform(BatchNormToAffine())\n",
    "\n",
    "# Group additions\n",
    "#model = model.transform(MoveAddPastMul())\n",
    "#model = model.transform(MoveAddPastConv())\n",
    "#model = model.transform(MoveAddPastMul())\n",
    "\n",
    "# Group multiplications\n",
    "#### Move mul past fork\n",
    "model = model.transform(MoveMulPastFork())\n",
    "model = model.transform(MoveScalarMulPastConv())\n",
    "model = model.transform(MoveMulPastDWConv())\n",
    "\n",
    "# Move Mul/Add past join node\n",
    "model = model.transform(MoveLinearPastEltwiseAdd())\n",
    "\n",
    "# Collapes additions & multiplications\n",
    "model = model.transform(CollapseRepeatedAdd())\n",
    "model = model.transform(CollapseRepeatedMul())\n",
    "\n",
    "# Absorb Add/Mul into multithreshold\n",
    "model = model.transform(AbsorbAddIntoMultiThreshold())\n",
    "model = model.transform(FactorOutMulSignMagnitude())\n",
    "model = model.transform(Absorb1BitMulIntoConv())\n",
    "model = model.transform(AbsorbMulIntoMultiThreshold())\n",
    "\n",
    "## Ensure thresholds are integers\n",
    "### Add quantization annotation to ensure RoundAndClipThresholds works\n",
    "#for n in model.graph.node:\n",
    "#    if n.op_type==\"MultiThreshold\":\n",
    "#        odtype = get_by_name(n.attribute, \"out_dtype\", name_field=\"name\").s.decode(\"utf-8\")\n",
    "#        dtype = getattr(DataType, odtype) \n",
    "#        #model.set_tensor_datatype(n.input[0], dtype)\n",
    "#        model.set_tensor_datatype(n.input[0], DataType.INT32)\n",
    "##from finn.transformation.infer_datatypes import InferDataTypes\n",
    "##model = model.transform(InferDataTypes())\n",
    "#model = model.transform(RoundAndClipThresholds())\n",
    "\n",
    "# Ensure thresholds are integers\n",
    "## Add quantization annotation to ensure RoundAndClipThresholds works\n",
    "global_input_name = model.graph.input[0].name\n",
    "model.set_tensor_datatype(global_input_name, DataType.INT8)\n",
    "\n",
    "from finn.transformation.infer_datatypes import InferDataTypes\n",
    "model = model.transform(InferDataTypes())\n",
    "        \n",
    "model = model.transform(RoundAndClipThresholds())\n",
    "\n",
    "model.save(\"/tmp/quartznet_streamlined.onnx\")\n"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 45,
   "id": "built-match",
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Stopping http://0.0.0.0:8081\n",
      "Serving '/tmp/quartznet_streamlined.onnx' at http://0.0.0.0:8081\n"
     ]
    },
    {
     "data": {
      "text/html": [
       "\n",
       "        <iframe\n",
       "            width=\"100%\"\n",
       "            height=\"400\"\n",
       "            src=\"http://0.0.0.0:8081/\"\n",
       "            frameborder=\"0\"\n",
       "            allowfullscreen\n",
       "        ></iframe>\n",
       "        "
      ],
      "text/plain": [
       "<IPython.lib.display.IFrame at 0x7f6776d06080>"
      ]
     },
     "execution_count": 45,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "from finn.util.visualization import showInNetron\n",
    "showInNetron(\"/tmp/quartznet_streamlined.onnx\")"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 47,
   "id": "legislative-white",
   "metadata": {},
   "outputs": [],
   "source": [
    "#### Some thresholds still have floating point quantization. Modify InferDatatypes transform...\n",
    "\n",
    "model = ModelWrapper(\"/tmp/quartznet_streamlined.onnx\")\n",
    "\n",
    "for n in model.graph.node:\n",
    "    if n.op_type==\"MultiThreshold\":\n",
    "        thresholds = n.input[1]\n",
    "        qa = model.get_tensor_datatype(thresholds)\n",
    "        if qa==DataType.FLOAT32:\n",
    "            print(n.name)"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "inappropriate-norwegian",
   "metadata": {},
   "source": [
    "# Remove floating point scalar multiplication at output\n"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 51,
   "id": "martial-shuttle",
   "metadata": {},
   "outputs": [],
   "source": [
    "from finn.core.modelwrapper import ModelWrapper\n",
    "model = ModelWrapper(\"/tmp/quartznet_streamlined.onnx\")\n",
    "\n",
    "mul_nodes = [x for x in model.graph.node if (x.op_type==\"Mul\")]\n",
    "\n",
    "# Remove floating point scalar muls before argmax\n",
    "for n in mul_nodes:\n",
    "    input_mul = n.input[0]\n",
    "    node_after_mul = model.find_consumer(n.output[0])\n",
    "    node_after_mul.input[0] = input_mul\n",
    "    model.graph.node.remove(n)\n",
    "\n",
    "model.save(\"/tmp/test_quartznet_4d_mulremoved.onnx\")\n",
    "    "
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 52,
   "id": "seasonal-doctor",
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Stopping http://0.0.0.0:8081\n",
      "Serving '/tmp/test_quartznet_4d_mulremoved.onnx' at http://0.0.0.0:8081\n"
     ]
    },
    {
     "data": {
      "text/html": [
       "\n",
       "        <iframe\n",
       "            width=\"100%\"\n",
       "            height=\"400\"\n",
       "            src=\"http://0.0.0.0:8081/\"\n",
       "            frameborder=\"0\"\n",
       "            allowfullscreen\n",
       "        ></iframe>\n",
       "        "
      ],
      "text/plain": [
       "<IPython.lib.display.IFrame at 0x7f67766b62b0>"
      ]
     },
     "execution_count": 52,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "from finn.util.visualization import showInNetron\n",
    "showInNetron(\"/tmp/test_quartznet_4d_mulremoved.onnx\")"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "missing-polyester",
   "metadata": {},
   "source": [
    "# Partitioning"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 54,
   "id": "together-acquisition",
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Stopping http://0.0.0.0:8081\n",
      "Serving '/tmp/quartznet_streamlined_partitioned.onnx' at http://0.0.0.0:8081\n"
     ]
    },
    {
     "data": {
      "text/html": [
       "\n",
       "        <iframe\n",
       "            width=\"100%\"\n",
       "            height=\"400\"\n",
       "            src=\"http://0.0.0.0:8081/\"\n",
       "            frameborder=\"0\"\n",
       "            allowfullscreen\n",
       "        ></iframe>\n",
       "        "
      ],
      "text/plain": [
       "<IPython.lib.display.IFrame at 0x7f67766c2940>"
      ]
     },
     "execution_count": 54,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "## PARTITIONING\n",
    "from finn.util.visualization import showInNetron\n",
    "from finn.core.modelwrapper import ModelWrapper\n",
    "\n",
    "from finn.transformation.create_generic_partitions import PartitionFromDict\n",
    "\n",
    "model = ModelWrapper(\"/tmp/test_quartznet_4d_mulremoved.onnx\")\n",
    "\n",
    "#partitionings = {0: range(0, 3), \n",
    "#                1: range(3, 27),\n",
    "#                2: range(27, 51),\n",
    "#                3: range(51, 75),\n",
    "#                4: range(75, 99),\n",
    "#                5: range(99, 123),\n",
    "#                6: range(123, 147),\n",
    "#                7: range(147, 171),\n",
    "#                8: range(171, 195),\n",
    "#                9: range(195, 219),\n",
    "#                10: range(219, 243),\n",
    "#                11: range(243, 267),\n",
    "#                12: range(267, 291),\n",
    "#                13: range(291, 315),\n",
    "#                14: range(315, 339),\n",
    "#                15: range(339, 363),\n",
    "#                16: range(363, 376)}\n",
    "partitionings = {0: range(0, 3), \n",
    "                1: range(3, 75),\n",
    "                2: range(75, 147),\n",
    "                3: range(147, 219),\n",
    "                4: range(219, 291),\n",
    "                5: range(291, 363),\n",
    "                #6: range(363, 374), # If TopK\n",
    "                6: range(363, 375) # If LogSoftMax + ArgMax\n",
    "                }\n",
    "\n",
    "\n",
    "model = model.transform(PartitionFromDict(partitionings))\n",
    "\n",
    "model.save(\"/tmp/quartznet_streamlined_partitioned.onnx\")\n",
    "showInNetron(\"/tmp/quartznet_streamlined_partitioned.onnx\")"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "bound-closure",
   "metadata": {},
   "source": [
    "# Lowering and absoring transpose into multithreshold"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 1,
   "id": "jewish-clear",
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "/tmp/finn_dev_mirza/partitioning_3ff53d_c/partition_0.onnx\n",
      "/tmp/finn_dev_mirza/partitioning_3ff53d_c/partition_1.onnx\n",
      "/tmp/finn_dev_mirza/partitioning_3ff53d_c/partition_2.onnx\n",
      "/tmp/finn_dev_mirza/partitioning_3ff53d_c/partition_3.onnx\n",
      "/tmp/finn_dev_mirza/partitioning_3ff53d_c/partition_4.onnx\n",
      "/tmp/finn_dev_mirza/partitioning_3ff53d_c/partition_5.onnx\n",
      "/tmp/finn_dev_mirza/partitioning_3ff53d_c/partition_6.onnx\n",
      "Serving '/tmp/quartznet_streamlined_lowered.onnx' at http://0.0.0.0:8081\n"
     ]
    },
    {
     "data": {
      "text/html": [
       "\n",
       "        <iframe\n",
       "            width=\"100%\"\n",
       "            height=\"400\"\n",
       "            src=\"http://0.0.0.0:8081/\"\n",
       "            frameborder=\"0\"\n",
       "            allowfullscreen\n",
       "        ></iframe>\n",
       "        "
      ],
      "text/plain": [
       "<IPython.lib.display.IFrame at 0x7f0fe9c8dcc0>"
      ]
     },
     "execution_count": 1,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "## LOWERING and ABSORB_TRANSPOSE_INTO_MULTITHRESHOLD\n",
    "from finn.util.visualization import showInNetron\n",
    "from finn.core.modelwrapper import ModelWrapper\n",
    "from finn.transformation.lower_convs_to_matmul import LowerConvsToMatMul\n",
    "from finn.transformation.streamline.absorb import AbsorbTransposeIntoMultiThreshold\n",
    "from finn.transformation.streamline.reorder import MoveTransposePastMultiThreshold, MoveTransposePastJoinAdd, MoveTransposeBeforeFork\n",
    "from finn.util.basic import get_by_name\n",
    "\n",
    "\n",
    "model = ModelWrapper(\"/tmp/quartznet_streamlined_partitioned.onnx\")\n",
    "\n",
    "for n in model.graph.node:\n",
    "    path_to_partition = get_by_name(n.attribute, \"model\", \"name\").s.decode('utf-8')\n",
    "    print(path_to_partition)\n",
    "    model_partition = ModelWrapper(path_to_partition)\n",
    "    \n",
    "    # Lower\n",
    "    model_partition = model_partition.transform(LowerConvsToMatMul())\n",
    "    # Absorb transpose nodes\n",
    "    model_partition = model_partition.transform(AbsorbTransposeIntoMultiThreshold())\n",
    "    # Reorder remaining transpose nodes\n",
    "    model_partition = model_partition.transform(MoveTransposePastMultiThreshold())\n",
    "    model_partition = model_partition.transform(MoveTransposePastJoinAdd())\n",
    "    model_partition = model_partition.transform(MoveTransposeBeforeFork())\n",
    "    \n",
    "    model_partition.save(path_to_partition)\n",
    "    \n",
    "\n",
    "model.save(\"/tmp/quartznet_streamlined_lowered.onnx\")\n",
    "showInNetron(\"/tmp/quartznet_streamlined_lowered.onnx\")"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 2,
   "id": "adult-divide",
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Stopping http://0.0.0.0:8081\n",
      "Serving '/tmp/quartznet_streamlined_lowered.onnx' at http://0.0.0.0:8081\n",
      "Stopping http://0.0.0.0:8081\n",
      "Serving '/tmp/finn_dev_mirza/partitioning_3ff53d_c/partition_0.onnx' at http://0.0.0.0:8081\n"
     ]
    },
    {
     "data": {
      "text/html": [
       "\n",
       "        <iframe\n",
       "            width=\"100%\"\n",
       "            height=\"400\"\n",
       "            src=\"http://0.0.0.0:8081/\"\n",
       "            frameborder=\"0\"\n",
       "            allowfullscreen\n",
       "        ></iframe>\n",
       "        "
      ],
      "text/plain": [
       "<IPython.lib.display.IFrame at 0x7f1044ac9518>"
      ]
     },
     "execution_count": 2,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "model = ModelWrapper(\"/tmp/quartznet_streamlined_lowered.onnx\")\n",
    "showInNetron(\"/tmp/quartznet_streamlined_lowered.onnx\")\n",
    "\n",
    "p = model.graph.node[0]\n",
    "path = get_by_name(p.attribute, \"model\", \"name\").s.decode(\"utf-8\")\n",
    "\n",
    "showInNetron(path)\n"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 3,
   "id": "likely-minister",
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Stopping http://0.0.0.0:8081\n",
      "Serving '/tmp/quartznet_streamlined_lowered.onnx' at http://0.0.0.0:8081\n",
      "Stopping http://0.0.0.0:8081\n",
      "Serving '/tmp/finn_dev_mirza/partitioning_3ff53d_c/partition_1.onnx' at http://0.0.0.0:8081\n"
     ]
    },
    {
     "data": {
      "text/html": [
       "\n",
       "        <iframe\n",
       "            width=\"100%\"\n",
       "            height=\"400\"\n",
       "            src=\"http://0.0.0.0:8081/\"\n",
       "            frameborder=\"0\"\n",
       "            allowfullscreen\n",
       "        ></iframe>\n",
       "        "
      ],
      "text/plain": [
       "<IPython.lib.display.IFrame at 0x7f1044ac1470>"
      ]
     },
     "execution_count": 3,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "model = ModelWrapper(\"/tmp/quartznet_streamlined_lowered.onnx\")\n",
    "showInNetron(\"/tmp/quartznet_streamlined_lowered.onnx\")\n",
    "\n",
    "p = model.graph.node[1]\n",
    "path = get_by_name(p.attribute, \"model\", \"name\").s.decode(\"utf-8\")\n",
    "\n",
    "showInNetron(path)\n"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "convertible-adams",
   "metadata": {},
   "source": [
    "# Unfolding and absorbing transpose into multithreshold (again)"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "tested-avenue",
   "metadata": {},
   "source": [
    "## 1) Partition graph according to the 5 residual blocks"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 2,
   "id": "described-municipality",
   "metadata": {},
   "outputs": [],
   "source": [
    "## UNFOLD and ABSORB TRANSPOSE again\n",
    "from finn.util.visualization import showInNetron\n",
    "from finn.core.modelwrapper import ModelWrapper\n",
    "from finn.transformation.extend_partition import ExtendPartition\n",
    "from finn.transformation.streamline.absorb import AbsorbTransposeIntoMultiThreshold\n",
    "from finn.transformation.infer_datatypes import InferDataTypes\n",
    "from finn.transformation.create_generic_partitions import PartitionFromDict\n",
    "\n",
    "model = ModelWrapper(\"/tmp/quartznet_streamlined_lowered.onnx\")\n",
    "\n",
    "#new_partitionings = [{0: range(0, 5), 1: range(5, 92)},\n",
    "#                    {2: range(2, 89)},\n",
    "#                    {3: range(3, 90)},\n",
    "#                    {4: range(4, 91)},\n",
    "#                    {5: range(5, 92)},\n",
    "#                    {6: range(6, 21)} \n",
    "#                    ]\n",
    "\n",
    "new_partitionings = [{1: range(4, 92)},\n",
    "                    {2: range(5, 92)},\n",
    "                    {3: range(6, 93)},\n",
    "                    {4: range(7, 94)},\n",
    "                    {5: range(8, 95)}\n",
    "                    ]\n",
    "\n",
    "nodes = [n for n in model.graph.node]\n",
    "for ind, n in enumerate(nodes):\n",
    "    if ind == 0:\n",
    "        node_ind_to_unfold = [ind, ind+1] # unfold current and next node\n",
    "    else:\n",
    "        node_ind_to_unfold = [ind+5] # ind+1 is the Transpose node (+4 for initial nodes)\n",
    "    \n",
    "    model = model.transform(ExtendPartition(node_ind_to_unfold))\n",
    "    model = model.transform(AbsorbTransposeIntoMultiThreshold())\n",
    "    \n",
    "    if ind==0:\n",
    "        model = model.transform(PartitionFromDict(new_partitionings[0], \"/tmp/finn_dev_mirza/partitioning_final\"))\n",
    "    if ind==1:\n",
    "        model = model.transform(PartitionFromDict(new_partitionings[1], \"/tmp/finn_dev_mirza/partitioning_final\"))\n",
    "    if ind==2:\n",
    "        model = model.transform(PartitionFromDict(new_partitionings[2], \"/tmp/finn_dev_mirza/partitioning_final\"))\n",
    "    if ind==3:\n",
    "        model = model.transform(PartitionFromDict(new_partitionings[3], \"/tmp/finn_dev_mirza/partitioning_final\"))\n",
    "    if ind==4:\n",
    "        model = model.transform(PartitionFromDict(new_partitionings[4], \"/tmp/finn_dev_mirza/partitioning_final\"))\n",
    "    if ind==5:\n",
    "        break\n",
    "    #    model = model.transform(PartitionFromDict(new_partitionings[5]), \"/tmp/finn_dev_mirza/partitioning_35sdx5v_\")\n",
    "    \n",
    "model.save(\"/tmp/quartznet_absorbed_transpose.onnx\")\n"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "flexible-alias",
   "metadata": {},
   "source": [
    "## 2) Partition graph according to 15 residual blocks"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 4,
   "id": "decreased-nothing",
   "metadata": {},
   "outputs": [],
   "source": [
    "## UNFOLD and ABSORB TRANSPOSE again\n",
    "from finn.util.visualization import showInNetron\n",
    "from finn.core.modelwrapper import ModelWrapper\n",
    "from finn.transformation.extend_partition import ExtendPartition\n",
    "from finn.transformation.streamline.absorb import AbsorbTransposeIntoMultiThreshold\n",
    "from finn.transformation.infer_datatypes import InferDataTypes\n",
    "from finn.transformation.create_generic_partitions import PartitionFromDict\n",
    "\n",
    "model = ModelWrapper(\"/tmp/quartznet_streamlined_lowered.onnx\")\n",
    "\n",
    "new_partitionings = [{0: range(0,4), 1: range(4, 34), 2: range(34, 63), 3: range(63, 92)},\n",
    "                     {4: range(4, 33), 5: range(33, 62), 6: range(62, 91)},\n",
    "                     {7: range(7, 36), 8: range(36, 65), 9: range(65, 94)},\n",
    "                     {10: range(10, 39), 11: range(39, 68), 12: range(68, 97)},\n",
    "                     {13: range(13, 42), 14: range(42, 71), 15: range(71, 100)},\n",
    "                     {16: range(16, 25)}\n",
    "                    ]\n",
    "\n",
    "nodes = [n for n in model.graph.node]\n",
    "for ind, n in enumerate(nodes):\n",
    "    if ind == 0:\n",
    "        node_ind_to_unfold = [ind, ind+1] # unfold current and next node\n",
    "    else:\n",
    "        node_ind_to_unfold = [3*ind+2] # (+1 for initial nodes, +3 partitions, +1 for Transpose node)\n",
    "    \n",
    "    model = model.transform(ExtendPartition(node_ind_to_unfold))\n",
    "    model = model.transform(AbsorbTransposeIntoMultiThreshold())\n",
    "    \n",
    "    if ind==0:\n",
    "        model = model.transform(PartitionFromDict(new_partitionings[0], \"/tmp/finn_dev_mirza/partitioning_final\"))\n",
    "    if ind==1:\n",
    "        model = model.transform(PartitionFromDict(new_partitionings[1], \"/tmp/finn_dev_mirza/partitioning_final\"))\n",
    "    if ind==2:\n",
    "        model = model.transform(PartitionFromDict(new_partitionings[2], \"/tmp/finn_dev_mirza/partitioning_final\"))\n",
    "    if ind==3:\n",
    "        model = model.transform(PartitionFromDict(new_partitionings[3], \"/tmp/finn_dev_mirza/partitioning_final\"))\n",
    "    if ind==4:\n",
    "        model = model.transform(PartitionFromDict(new_partitionings[4], \"/tmp/finn_dev_mirza/partitioning_final\"))\n",
    "    if ind==5:\n",
    "        model = model.transform(PartitionFromDict(new_partitionings[5], \"/tmp/finn_dev_mirza/partitioning_final\"))\n",
    "        break\n",
    "    \n",
    "model.save(\"/tmp/quartznet_absorbed_transpose.onnx\")\n"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 5,
   "id": "verified-purple",
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Stopping http://0.0.0.0:8081\n",
      "Serving '/tmp/quartznet_absorbed_transpose.onnx' at http://0.0.0.0:8081\n"
     ]
    },
    {
     "data": {
      "text/html": [
       "\n",
       "        <iframe\n",
       "            width=\"100%\"\n",
       "            height=\"400\"\n",
       "            src=\"http://0.0.0.0:8081/\"\n",
       "            frameborder=\"0\"\n",
       "            allowfullscreen\n",
       "        ></iframe>\n",
       "        "
      ],
      "text/plain": [
       "<IPython.lib.display.IFrame at 0x7f1044aeb400>"
      ]
     },
     "execution_count": 5,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "from finn.util.visualization import showInNetron\n",
    "showInNetron(\"/tmp/quartznet_absorbed_transpose.onnx\")"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "regional-venice",
   "metadata": {},
   "source": [
    "# Convert to fpgadataflow nodes\n",
    "\n",
    "### Access each partition, apply hls conversion transformations..."
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 10,
   "id": "attempted-honolulu",
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "/tmp/finn_dev_mirza/partitioning_final/partition_0.onnx\n"
     ]
    },
    {
     "name": "stderr",
     "output_type": "stream",
     "text": [
      "/workspace/finn/src/finn/custom_op/fpgadataflow/vector_vector_activate_batch.py:286: UserWarning: Setting 0-valued first threshold to 1 to avoid vivado_hls bug\n",
      "  \"Setting 0-valued first threshold to 1 to avoid vivado_hls bug\"\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "/tmp/finn_dev_mirza/partitioning_final/partition_1.onnx\n"
     ]
    },
    {
     "name": "stderr",
     "output_type": "stream",
     "text": [
      "/workspace/finn/src/finn/custom_op/fpgadataflow/streamingfclayer_batch.py:577: UserWarning: Clipping some thresholds in \n",
      "  warnings.warn(\"Clipping some thresholds in %s\" % self.onnx_node.name)\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "/tmp/finn_dev_mirza/partitioning_final/partition_2.onnx\n",
      "/tmp/finn_dev_mirza/partitioning_final/partition_3.onnx\n",
      "/tmp/finn_dev_mirza/partitioning_final/partition_4.onnx\n",
      "/tmp/finn_dev_mirza/partitioning_final/partition_5.onnx\n",
      "/tmp/finn_dev_mirza/partitioning_final/partition_6.onnx\n",
      "/tmp/finn_dev_mirza/partitioning_final/partition_7.onnx\n",
      "/tmp/finn_dev_mirza/partitioning_final/partition_8.onnx\n",
      "/tmp/finn_dev_mirza/partitioning_final/partition_9.onnx\n",
      "/tmp/finn_dev_mirza/partitioning_final/partition_10.onnx\n",
      "/tmp/finn_dev_mirza/partitioning_final/partition_11.onnx\n",
      "/tmp/finn_dev_mirza/partitioning_final/partition_12.onnx\n",
      "/tmp/finn_dev_mirza/partitioning_final/partition_13.onnx\n",
      "/tmp/finn_dev_mirza/partitioning_final/partition_14.onnx\n",
      "/tmp/finn_dev_mirza/partitioning_final/partition_15.onnx\n",
      "/tmp/finn_dev_mirza/partitioning_final/partition_16.onnx\n"
     ]
    }
   ],
   "source": [
    "from finn.util.basic import get_by_name\n",
    "from finn.core.modelwrapper import ModelWrapper\n",
    "import finn.transformation.fpgadataflow.convert_to_hls_layers as to_hls\n",
    "\n",
    "mem_mode = \"decoupled\"\n",
    "\n",
    "model = ModelWrapper(\"/tmp/quartznet_absorbed_transpose.onnx\")\n",
    "\n",
    "for n in model.graph.node:\n",
    "    if n.op_type==\"GenericPartition\":\n",
    "        path_to_partition = get_by_name(n.attribute, \"model\", \"name\").s.decode('utf-8')\n",
    "        print(path_to_partition)\n",
    "        model_partition = ModelWrapper(path_to_partition)\n",
    "\n",
    "        model_partition = model_partition.transform(to_hls.InferConvInpGen(), make_deepcopy=False)\n",
    "        model_partition = model_partition.transform(to_hls.InferVVAU(), make_deepcopy=False)\n",
    "        model_partition = model_partition.transform(to_hls.InferQuantizedStreamingFCLayer(mem_mode), make_deepcopy=False)\n",
    "\n",
    "        model_partition = model_partition.transform(to_hls.InferThresholdingLayer(), make_deepcopy=False)\n",
    "\n",
    "        model_partition = model_partition.transform(to_hls.InferAddStreamsLayer(), make_deepcopy=False)\n",
    "        \n",
    "        model_partition = model_partition.transform(to_hls.InferDuplicateStreamsLayer(), make_deepcopy=False)\n",
    "\n",
    "        model_partition.save(path_to_partition)\n",
    "    \n",
    "\n",
    "model.save(\"/tmp/quartznet_hls_converted.onnx\")\n"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "nervous-aaron",
   "metadata": {},
   "source": [
    "# Folding"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 11,
   "id": "brief-straight",
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "/tmp/finn_dev_mirza/partitioning_final/partition_0.onnx\n",
      "/tmp/finn_dev_mirza/partitioning_final/partition_1.onnx\n",
      "/tmp/finn_dev_mirza/partitioning_final/partition_2.onnx\n",
      "/tmp/finn_dev_mirza/partitioning_final/partition_3.onnx\n",
      "/tmp/finn_dev_mirza/partitioning_final/partition_4.onnx\n",
      "/tmp/finn_dev_mirza/partitioning_final/partition_5.onnx\n",
      "/tmp/finn_dev_mirza/partitioning_final/partition_6.onnx\n",
      "/tmp/finn_dev_mirza/partitioning_final/partition_7.onnx\n",
      "/tmp/finn_dev_mirza/partitioning_final/partition_8.onnx\n",
      "/tmp/finn_dev_mirza/partitioning_final/partition_9.onnx\n",
      "/tmp/finn_dev_mirza/partitioning_final/partition_10.onnx\n",
      "/tmp/finn_dev_mirza/partitioning_final/partition_11.onnx\n",
      "/tmp/finn_dev_mirza/partitioning_final/partition_12.onnx\n",
      "/tmp/finn_dev_mirza/partitioning_final/partition_13.onnx\n",
      "/tmp/finn_dev_mirza/partitioning_final/partition_14.onnx\n",
      "/tmp/finn_dev_mirza/partitioning_final/partition_15.onnx\n",
      "/tmp/finn_dev_mirza/partitioning_final/partition_16.onnx\n"
     ]
    }
   ],
   "source": [
    "from finn.core.modelwrapper import ModelWrapper\n",
    "from finn.util.basic import get_by_name\n",
    "from finn.custom_op.registry import getCustomOp\n",
    "\n",
    "model = ModelWrapper(\"/tmp/quartznet_hls_converted.onnx\")\n",
    "\n",
    "for n_par in model.graph.node:\n",
    "    if n_par.op_type==\"GenericPartition\":\n",
    "        path_to_partition = get_by_name(n_par.attribute, \"model\", \"name\").s.decode('utf-8')\n",
    "        print(path_to_partition)\n",
    "        model_partition = ModelWrapper(path_to_partition)\n",
    "\n",
    "        for n in model_partition.graph.node:\n",
    "            if n.op_type==\"StreamingFCLayer_Batch\":\n",
    "                # Initial:\n",
    "                # SIMD=1\n",
    "                # PE=1\n",
    "                inst = getCustomOp(n)\n",
    "                mh = get_by_name(n.attribute, \"MH\", \"name\").i \n",
    "                mw = get_by_name(n.attribute, \"MW\", \"name\").i \n",
    "                if mh==29: # Check if we are at final node (TODO: make generic...)\n",
    "                    assert(mw%4==0)\n",
    "                    mh = 1\n",
    "                else:\n",
    "                    assert(mh%4==0 and mw%4==0)\n",
    "                    mh = int(mh/4)\n",
    "                mw = int(mw/4)\n",
    "                if n.name == \"pt_1_StreamingFCLayer_Batch_0\":\n",
    "                    inst.set_nodeattr(\"PE\", mw) # mh % PE ==0\n",
    "                    inst.set_nodeattr(\"SIMD\", mw) # mw % SIMD ==0\n",
    "                else:\n",
    "                    inst.set_nodeattr(\"PE\", mh) # mh % PE ==0\n",
    "                    inst.set_nodeattr(\"SIMD\", mw) # mw % SIMD ==0\n",
    "            if n.op_type==\"Vector_Vector_Activate_Batch\":\n",
    "                # Initial: PE = IFM_CH\n",
    "                inst = getCustomOp(n)\n",
    "                ifc = get_by_name(n.attribute, \"Channels\", \"name\").i\n",
    "                assert(ifc%4==0)\n",
    "                ifc = int(ifc/4)\n",
    "                inst.set_nodeattr(\"PE\", ifc) # CH % PE == 0\n",
    "            if n.op_type==\"Thresholding_Batch\":\n",
    "                # Initial: PE = 1\n",
    "                inst = getCustomOp(n)\n",
    "                ifc = get_by_name(n.attribute, \"NumChannels\", \"name\").i \n",
    "                assert(ifc%4==0)\n",
    "                ifc = int(ifc/4)\n",
    "                inst.set_nodeattr(\"PE\", ifc) # CH % PE == 0\n",
    "            if n.op_type==\"AddStreams_Batch\":\n",
    "                # Initial: PE = 1\n",
    "                inst = getCustomOp(n)\n",
    "                ifc = get_by_name(n.attribute, \"NumChannels\", \"name\").i \n",
    "                assert(ifc%4==0)\n",
    "                ifc = int(ifc/4)\n",
    "                inst.set_nodeattr(\"PE\", ifc) # CH % PE == 0\n",
    "            if n.op_type==\"DuplicateStreams_Batch\":\n",
    "                # Initial: PE = 1\n",
    "                inst = getCustomOp(n)\n",
    "                ifc = get_by_name(n.attribute, \"NumChannels\", \"name\").i\n",
    "                assert(ifc%4==0)\n",
    "                ifc = int(ifc/4)\n",
    "                inst.set_nodeattr(\"PE\", ifc) # CH % PE == 0\n",
    "            if n.op_type==\"FMPadding_Batch\":\n",
    "                # SIMD = IFM_CH\n",
    "                inst = getCustomOp(n)\n",
    "                ifc = get_by_name(n.attribute, \"NumChannels\", \"name\").i\n",
    "                assert(ifc%4==0)\n",
    "                ifc = int(ifc/4)\n",
    "                inst.set_nodeattr(\"SIMD\", ifc) # CH % PE == 0\n",
    "            if n.op_type==\"ConvolutionInputGenerator1D\":\n",
    "                # SIMD = IFM_CH\n",
    "                inst = getCustomOp(n)\n",
    "                ifc = get_by_name(n.attribute, \"IFMChannels\", \"name\").i\n",
    "                assert(ifc%4==0)\n",
    "                ifc = int(ifc/4)\n",
    "                inst.set_nodeattr(\"SIMD\", ifc) # CH % PE == 0 \n",
    "\n",
    "        model_partition.save(path_to_partition)\n",
    "\n",
    "model.save(\"/tmp/quartznet_hls_converted.onnx\")\n",
    "        "
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 15,
   "id": "gothic-exclusion",
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Stopping http://0.0.0.0:8081\n",
      "Serving '/tmp/finn_dev_mirza/partitioning_final/partition_16.onnx' at http://0.0.0.0:8081\n"
     ]
    },
    {
     "data": {
      "text/html": [
       "\n",
       "        <iframe\n",
       "            width=\"100%\"\n",
       "            height=\"400\"\n",
       "            src=\"http://0.0.0.0:8081/\"\n",
       "            frameborder=\"0\"\n",
       "            allowfullscreen\n",
       "        ></iframe>\n",
       "        "
      ],
      "text/plain": [
       "<IPython.lib.display.IFrame at 0x7f079816dc50>"
      ]
     },
     "execution_count": 15,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "from finn.util.visualization import showInNetron\n",
    "showInNetron(\"/tmp/finn_dev_mirza/partitioning_final/partition_16.onnx\")"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "amazing-peripheral",
   "metadata": {},
   "source": [
    "## Save to notebook"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 51,
   "id": "weekly-figure",
   "metadata": {},
   "outputs": [],
   "source": [
    "from finn.util.basic import get_by_name\n",
    "\n",
    "model = ModelWrapper(\"/tmp/quartznet_hls_converted.onnx\")\n",
    "\n",
    "i=0\n",
    "for n in model.graph.node:\n",
    "    if n.op_type==\"GenericPartition\":\n",
    "        p_model_path = get_by_name(n.attribute, \"model\", \"name\").s.decode('utf-8')\n",
    "        p_model = ModelWrapper(p_model_path)\n",
    "\n",
    "        new_path = \"models/end2end_quartznet_hls_layers_partition_\"+str(i)+\".onnx\"\n",
    "        p_model.save(new_path)\n",
    "        \n",
    "        inst = getCustomOp(n)\n",
    "        inst.set_nodeattr(\"model\", new_path)\n",
    "        \n",
    "        i+=1\n",
    "        \n",
    "model.save(\"models/end2end_quartznet_hls_layers.onnx\")\n"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "geographic-catch",
   "metadata": {},
   "source": [
    "# Comparison of graph before and after HLS conversion"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "southern-exposure",
   "metadata": {},
   "source": [
    "## CppSim"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 58,
   "id": "sonic-chester",
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "models/end2end_quartznet_hls_layers_partition_0.onnx\n"
     ]
    },
    {
     "name": "stderr",
     "output_type": "stream",
     "text": [
      "/workspace/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:56: UserWarning: Using pre-existing code for FMPadding_Batch_0\n",
      "  warnings.warn(\"Using pre-existing code for %s\" % node.name)\n",
      "/workspace/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:56: UserWarning: Using pre-existing code for ConvolutionInputGenerator1D_0\n",
      "  warnings.warn(\"Using pre-existing code for %s\" % node.name)\n",
      "/workspace/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:56: UserWarning: Using pre-existing code for Vector_Vector_Activate_Batch_0\n",
      "  warnings.warn(\"Using pre-existing code for %s\" % node.name)\n",
      "/workspace/finn/src/finn/transformation/fpgadataflow/hlssynth_ip.py:70: UserWarning: Using pre-existing IP for Vector_Vector_Activate_Batch_0\n",
      "  warnings.warn(\"Using pre-existing IP for %s\" % node.name)\n",
      "/workspace/finn/src/finn/transformation/fpgadataflow/hlssynth_ip.py:70: UserWarning: Using pre-existing IP for ConvolutionInputGenerator1D_0\n",
      "  warnings.warn(\"Using pre-existing IP for %s\" % node.name)\n",
      "/workspace/finn/src/finn/transformation/fpgadataflow/hlssynth_ip.py:70: UserWarning: Using pre-existing IP for FMPadding_Batch_0\n",
      "  warnings.warn(\"Using pre-existing IP for %s\" % node.name)\n",
      "%Warning-STMTDLY: /tmp/finn_dev_mirza/code_gen_ipgen_Vector_Vector_Activate_Batch_0_x92u1zox/project_Vector_Vector_Activate_Batch_0/sol1/impl/verilog//Vector_Vector_Activate_Batch_0_Vector_Vector_Activa_1.v:1084: Unsupported: Ignoring delay on this delayed statement.\n",
      "%Warning-STMTDLY: Use \"/* verilator lint_off STMTDLY */\" and lint_on around source to disable this message.\n",
      "%Warning-STMTDLY: /tmp/finn_dev_mirza/code_gen_ipgen_Vector_Vector_Activate_Batch_0_x92u1zox/project_Vector_Vector_Activate_Batch_0/sol1/impl/verilog//Vector_Vector_Activate_Batch_0_Vector_Vector_Activa_1.v:1085: Unsupported: Ignoring delay on this delayed statement.\n",
      "%Warning-STMTDLY: /tmp/finn_dev_mirza/code_gen_ipgen_Vector_Vector_Activate_Batch_0_x92u1zox/project_Vector_Vector_Activate_Batch_0/sol1/impl/verilog//Vector_Vector_Activate_Batch_0_Vector_Vector_Activa_1.v:1086: Unsupported: Ignoring delay on this delayed statement.\n",
      "%Warning-STMTDLY: /tmp/finn_dev_mirza/code_gen_ipgen_Vector_Vector_Activate_Batch_0_x92u1zox/project_Vector_Vector_Activate_Batch_0/sol1/impl/verilog//Vector_Vector_Activate_Batch_0_Vector_Vector_Activa_1.v:1087: Unsupported: Ignoring delay on this delayed statement.\n",
      "%Warning-STMTDLY: /tmp/finn_dev_mirza/code_gen_ipgen_Vector_Vector_Activate_Batch_0_x92u1zox/project_Vector_Vector_Activate_Batch_0/sol1/impl/verilog//Vector_Vector_Activate_Batch_0_Vector_Vector_Activa_1.v:1088: Unsupported: Ignoring delay on this delayed statement.\n",
      "%Warning-STMTDLY: /tmp/finn_dev_mirza/code_gen_ipgen_Vector_Vector_Activate_Batch_0_x92u1zox/project_Vector_Vector_Activate_Batch_0/sol1/impl/verilog//Vector_Vector_Activate_Batch_0_Vector_Vector_Activate_Batch_0.v:113: Unsupported: Ignoring delay on this delayed statement.\n",
      "%Warning-STMTDLY: /tmp/finn_dev_mirza/code_gen_ipgen_Vector_Vector_Activate_Batch_0_x92u1zox/project_Vector_Vector_Activate_Batch_0/sol1/impl/verilog//Vector_Vector_Activate_Batch_0_Vector_Vector_Activate_Batch_0.v:114: Unsupported: Ignoring delay on this delayed statement.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_Vector_Vector_Activate_Batch_0_x92u1zox/project_Vector_Vector_Activate_Batch_0/sol1/impl/verilog//Vector_Vector_Activate_Batch_0_Vector_Vector_Activa_1.v:1770: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_Vector_Vector_Activate_Batch_0_x92u1zox/project_Vector_Vector_Activate_Batch_0/sol1/impl/verilog//Vector_Vector_Activate_Batch_0_Vector_Vector_Activa_1.v:2663: Operator ASSIGNW expects 21 bits on the Assign RHS, but Assign RHS's VARREF 'mul_ln1352_10_fu_1159_p2' generates 16 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_Vector_Vector_Activate_Batch_0_x92u1zox/project_Vector_Vector_Activate_Batch_0/sol1/impl/verilog//Vector_Vector_Activate_Batch_0_Vector_Vector_Activa_1.v:2665: Operator ASSIGNW expects 21 bits on the Assign RHS, but Assign RHS's VARREF 'mul_ln1352_11_fu_1182_p2' generates 16 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_Vector_Vector_Activate_Batch_0_x92u1zox/project_Vector_Vector_Activate_Batch_0/sol1/impl/verilog//Vector_Vector_Activate_Batch_0_Vector_Vector_Activa_1.v:2667: Operator ASSIGNW expects 21 bits on the Assign RHS, but Assign RHS's VARREF 'mul_ln1352_12_fu_1205_p2' generates 16 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_Vector_Vector_Activate_Batch_0_x92u1zox/project_Vector_Vector_Activate_Batch_0/sol1/impl/verilog//Vector_Vector_Activate_Batch_0_Vector_Vector_Activa_1.v:2669: Operator ASSIGNW expects 21 bits on the Assign RHS, but Assign RHS's VARREF 'mul_ln1352_13_fu_1228_p2' generates 16 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_Vector_Vector_Activate_Batch_0_x92u1zox/project_Vector_Vector_Activate_Batch_0/sol1/impl/verilog//Vector_Vector_Activate_Batch_0_Vector_Vector_Activa_1.v:2671: Operator ASSIGNW expects 21 bits on the Assign RHS, but Assign RHS's VARREF 'mul_ln1352_14_fu_1251_p2' generates 16 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_Vector_Vector_Activate_Batch_0_x92u1zox/project_Vector_Vector_Activate_Batch_0/sol1/impl/verilog//Vector_Vector_Activate_Batch_0_Vector_Vector_Activa_1.v:2673: Operator ASSIGNW expects 21 bits on the Assign RHS, but Assign RHS's VARREF 'mul_ln1352_15_fu_1274_p2' generates 16 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_Vector_Vector_Activate_Batch_0_x92u1zox/project_Vector_Vector_Activate_Batch_0/sol1/impl/verilog//Vector_Vector_Activate_Batch_0_Vector_Vector_Activa_1.v:2675: Operator ASSIGNW expects 21 bits on the Assign RHS, but Assign RHS's VARREF 'mul_ln1352_1_fu_952_p2' generates 16 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_Vector_Vector_Activate_Batch_0_x92u1zox/project_Vector_Vector_Activate_Batch_0/sol1/impl/verilog//Vector_Vector_Activate_Batch_0_Vector_Vector_Activa_1.v:2677: Operator ASSIGNW expects 21 bits on the Assign RHS, but Assign RHS's VARREF 'mul_ln1352_2_fu_975_p2' generates 16 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_Vector_Vector_Activate_Batch_0_x92u1zox/project_Vector_Vector_Activate_Batch_0/sol1/impl/verilog//Vector_Vector_Activate_Batch_0_Vector_Vector_Activa_1.v:2679: Operator ASSIGNW expects 21 bits on the Assign RHS, but Assign RHS's VARREF 'mul_ln1352_3_fu_998_p2' generates 16 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_Vector_Vector_Activate_Batch_0_x92u1zox/project_Vector_Vector_Activate_Batch_0/sol1/impl/verilog//Vector_Vector_Activate_Batch_0_Vector_Vector_Activa_1.v:2681: Operator ASSIGNW expects 21 bits on the Assign RHS, but Assign RHS's VARREF 'mul_ln1352_4_fu_1021_p2' generates 16 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_Vector_Vector_Activate_Batch_0_x92u1zox/project_Vector_Vector_Activate_Batch_0/sol1/impl/verilog//Vector_Vector_Activate_Batch_0_Vector_Vector_Activa_1.v:2683: Operator ASSIGNW expects 21 bits on the Assign RHS, but Assign RHS's VARREF 'mul_ln1352_5_fu_1044_p2' generates 16 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_Vector_Vector_Activate_Batch_0_x92u1zox/project_Vector_Vector_Activate_Batch_0/sol1/impl/verilog//Vector_Vector_Activate_Batch_0_Vector_Vector_Activa_1.v:2685: Operator ASSIGNW expects 21 bits on the Assign RHS, but Assign RHS's VARREF 'mul_ln1352_6_fu_1067_p2' generates 16 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_Vector_Vector_Activate_Batch_0_x92u1zox/project_Vector_Vector_Activate_Batch_0/sol1/impl/verilog//Vector_Vector_Activate_Batch_0_Vector_Vector_Activa_1.v:2687: Operator ASSIGNW expects 21 bits on the Assign RHS, but Assign RHS's VARREF 'mul_ln1352_7_fu_1090_p2' generates 16 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_Vector_Vector_Activate_Batch_0_x92u1zox/project_Vector_Vector_Activate_Batch_0/sol1/impl/verilog//Vector_Vector_Activate_Batch_0_Vector_Vector_Activa_1.v:2689: Operator ASSIGNW expects 21 bits on the Assign RHS, but Assign RHS's VARREF 'mul_ln1352_8_fu_1113_p2' generates 16 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_Vector_Vector_Activate_Batch_0_x92u1zox/project_Vector_Vector_Activate_Batch_0/sol1/impl/verilog//Vector_Vector_Activate_Batch_0_Vector_Vector_Activa_1.v:2691: Operator ASSIGNW expects 21 bits on the Assign RHS, but Assign RHS's VARREF 'mul_ln1352_9_fu_1136_p2' generates 16 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_Vector_Vector_Activate_Batch_0_x92u1zox/project_Vector_Vector_Activate_Batch_0/sol1/impl/verilog//Vector_Vector_Activate_Batch_0_Vector_Vector_Activa_1.v:2693: Operator ASSIGNW expects 21 bits on the Assign RHS, but Assign RHS's VARREF 'mul_ln1352_fu_929_p2' generates 16 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_Vector_Vector_Activate_Batch_0_x92u1zox/project_Vector_Vector_Activate_Batch_0/sol1/impl/verilog//Vector_Vector_Activate_Batch_0_Vector_Vector_Activa_1.v:2735: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln137_fu_531_p1' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_Vector_Vector_Activate_Batch_0_x92u1zox/project_Vector_Vector_Activate_Batch_0/sol1/impl/verilog//Vector_Vector_Activate_Batch_0_Vector_Vector_Activa_1.v:2737: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln137_reg_5782' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_Vector_Vector_Activate_Batch_0_x92u1zox/project_Vector_Vector_Activate_Batch_0/sol1/impl/verilog//Vector_Vector_Activate_Batch_0_Vector_Vector_Activa_1.v:2739: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln137_reg_5782' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_Vector_Vector_Activate_Batch_0_x92u1zox/project_Vector_Vector_Activate_Batch_0/sol1/impl/verilog//Vector_Vector_Activate_Batch_0_Vector_Vector_Activa_1.v:2741: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln137_reg_5782' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_Vector_Vector_Activate_Batch_0_x92u1zox/project_Vector_Vector_Activate_Batch_0/sol1/impl/verilog//Vector_Vector_Activate_Batch_0_Vector_Vector_Activa_1.v:2743: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln137_reg_5782' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_Vector_Vector_Activate_Batch_0_x92u1zox/project_Vector_Vector_Activate_Batch_0/sol1/impl/verilog//Vector_Vector_Activate_Batch_0_Vector_Vector_Activa_1.v:2745: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln137_reg_5782' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_Vector_Vector_Activate_Batch_0_x92u1zox/project_Vector_Vector_Activate_Batch_0/sol1/impl/verilog//Vector_Vector_Activate_Batch_0_Vector_Vector_Activa_1.v:2747: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln137_reg_5782' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_Vector_Vector_Activate_Batch_0_x92u1zox/project_Vector_Vector_Activate_Batch_0/sol1/impl/verilog//Vector_Vector_Activate_Batch_0_Vector_Vector_Activa_1.v:2749: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln137_reg_5782' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_Vector_Vector_Activate_Batch_0_x92u1zox/project_Vector_Vector_Activate_Batch_0/sol1/impl/verilog//Vector_Vector_Activate_Batch_0_Vector_Vector_Activa_1.v:2751: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln137_reg_5782' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_Vector_Vector_Activate_Batch_0_x92u1zox/project_Vector_Vector_Activate_Batch_0/sol1/impl/verilog//Vector_Vector_Activate_Batch_0_Vector_Vector_Activa_1.v:2753: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln137_reg_5782' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_Vector_Vector_Activate_Batch_0_x92u1zox/project_Vector_Vector_Activate_Batch_0/sol1/impl/verilog//Vector_Vector_Activate_Batch_0_Vector_Vector_Activa_1.v:2755: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln137_reg_5782' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_Vector_Vector_Activate_Batch_0_x92u1zox/project_Vector_Vector_Activate_Batch_0/sol1/impl/verilog//Vector_Vector_Activate_Batch_0_Vector_Vector_Activa_1.v:2757: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln137_reg_5782' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_Vector_Vector_Activate_Batch_0_x92u1zox/project_Vector_Vector_Activate_Batch_0/sol1/impl/verilog//Vector_Vector_Activate_Batch_0_Vector_Vector_Activa_1.v:2759: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln137_reg_5782' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_Vector_Vector_Activate_Batch_0_x92u1zox/project_Vector_Vector_Activate_Batch_0/sol1/impl/verilog//Vector_Vector_Activate_Batch_0_Vector_Vector_Activa_1.v:2761: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln137_reg_5782' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_Vector_Vector_Activate_Batch_0_x92u1zox/project_Vector_Vector_Activate_Batch_0/sol1/impl/verilog//Vector_Vector_Activate_Batch_0_Vector_Vector_Activa_1.v:2763: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln137_reg_5782' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_Vector_Vector_Activate_Batch_0_x92u1zox/project_Vector_Vector_Activate_Batch_0/sol1/impl/verilog//Vector_Vector_Activate_Batch_0_Vector_Vector_Activa_1.v:2765: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln137_reg_5782' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_Vector_Vector_Activate_Batch_0_x92u1zox/project_Vector_Vector_Activate_Batch_0/sol1/impl/verilog//Vector_Vector_Activate_Batch_0_Vector_Vector_Activa_1.v:2833: Operator ASSIGNW expects 64 bits on the Assign RHS, but Assign RHS's VARREF 'tile_assign_fu_248' generates 32 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_Vector_Vector_Activate_Batch_0_x92u1zox/project_Vector_Vector_Activate_Batch_0/sol1/impl/verilog//Vector_Vector_Activate_Batch_0_Vector_Vector_Activa_1.v:2835: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_fu_1389_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_Vector_Vector_Activate_Batch_0_x92u1zox/project_Vector_Vector_Activate_Batch_0/sol1/impl/verilog//Vector_Vector_Activate_Batch_0_Vector_Vector_Activa_1.v:2837: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_120_fu_2996_p2' generates 5 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_Vector_Vector_Activate_Batch_0_x92u1zox/project_Vector_Vector_Activate_Batch_0/sol1/impl/verilog//Vector_Vector_Activate_Batch_0_Vector_Vector_Activa_1.v:2839: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_121_fu_3006_p2' generates 6 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_Vector_Vector_Activate_Batch_0_x92u1zox/project_Vector_Vector_Activate_Batch_0/sol1/impl/verilog//Vector_Vector_Activate_Batch_0_Vector_Vector_Activa_1.v:2841: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_123_fu_3022_p5' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_Vector_Vector_Activate_Batch_0_x92u1zox/project_Vector_Vector_Activate_Batch_0/sol1/impl/verilog//Vector_Vector_Activate_Batch_0_Vector_Vector_Activa_1.v:2843: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_125_fu_3046_p2' generates 5 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_Vector_Vector_Activate_Batch_0_x92u1zox/project_Vector_Vector_Activate_Batch_0/sol1/impl/verilog//Vector_Vector_Activate_Batch_0_Vector_Vector_Activa_1.v:2845: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_127_fu_3064_p2' generates 6 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_Vector_Vector_Activate_Batch_0_x92u1zox/project_Vector_Vector_Activate_Batch_0/sol1/impl/verilog//Vector_Vector_Activate_Batch_0_Vector_Vector_Activa_1.v:2847: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_129_fu_3082_p2' generates 7 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_Vector_Vector_Activate_Batch_0_x92u1zox/project_Vector_Vector_Activate_Batch_0/sol1/impl/verilog//Vector_Vector_Activate_Batch_0_Vector_Vector_Activa_1.v:2849: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_131_fu_3103_p3' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_Vector_Vector_Activate_Batch_0_x92u1zox/project_Vector_Vector_Activate_Batch_0/sol1/impl/verilog//Vector_Vector_Activate_Batch_0_Vector_Vector_Activa_1.v:2851: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'shl_ln700_6_fu_3120_p3' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_Vector_Vector_Activate_Batch_0_x92u1zox/project_Vector_Vector_Activate_Batch_0/sol1/impl/verilog//Vector_Vector_Activate_Batch_0_Vector_Vector_Activa_1.v:2853: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_132_fu_3132_p2' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_Vector_Vector_Activate_Batch_0_x92u1zox/project_Vector_Vector_Activate_Batch_0/sol1/impl/verilog//Vector_Vector_Activate_Batch_0_Vector_Vector_Activa_1.v:2855: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_133_fu_3142_p3' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_Vector_Vector_Activate_Batch_0_x92u1zox/project_Vector_Vector_Activate_Batch_0/sol1/impl/verilog//Vector_Vector_Activate_Batch_0_Vector_Vector_Activa_1.v:2857: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_26_fu_1773_p2' generates 5 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_Vector_Vector_Activate_Batch_0_x92u1zox/project_Vector_Vector_Activate_Batch_0/sol1/impl/verilog//Vector_Vector_Activate_Batch_0_Vector_Vector_Activa_1.v:2859: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_134_fu_3154_p2' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_Vector_Vector_Activate_Batch_0_x92u1zox/project_Vector_Vector_Activate_Batch_0/sol1/impl/verilog//Vector_Vector_Activate_Batch_0_Vector_Vector_Activa_1.v:2861: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_135_fu_3164_p3' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_Vector_Vector_Activate_Batch_0_x92u1zox/project_Vector_Vector_Activate_Batch_0/sol1/impl/verilog//Vector_Vector_Activate_Batch_0_Vector_Vector_Activa_1.v:2863: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_136_fu_3176_p2' generates 5 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_Vector_Vector_Activate_Batch_0_x92u1zox/project_Vector_Vector_Activate_Batch_0/sol1/impl/verilog//Vector_Vector_Activate_Batch_0_Vector_Vector_Activa_1.v:2865: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_137_fu_3186_p3' generates 5 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_Vector_Vector_Activate_Batch_0_x92u1zox/project_Vector_Vector_Activate_Batch_0/sol1/impl/verilog//Vector_Vector_Activate_Batch_0_Vector_Vector_Activa_1.v:2867: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_138_fu_3198_p2' generates 6 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_Vector_Vector_Activate_Batch_0_x92u1zox/project_Vector_Vector_Activate_Batch_0/sol1/impl/verilog//Vector_Vector_Activate_Batch_0_Vector_Vector_Activa_1.v:2869: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_139_fu_3208_p3' generates 6 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_Vector_Vector_Activate_Batch_0_x92u1zox/project_Vector_Vector_Activate_Batch_0/sol1/impl/verilog//Vector_Vector_Activate_Batch_0_Vector_Vector_Activa_1.v:2871: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_140_fu_3220_p2' generates 7 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_Vector_Vector_Activate_Batch_0_x92u1zox/project_Vector_Vector_Activate_Batch_0/sol1/impl/verilog//Vector_Vector_Activate_Batch_0_Vector_Vector_Activa_1.v:2873: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_141_fu_3230_p5' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_Vector_Vector_Activate_Batch_0_x92u1zox/project_Vector_Vector_Activate_Batch_0/sol1/impl/verilog//Vector_Vector_Activate_Batch_0_Vector_Vector_Activa_1.v:2875: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_142_fu_3246_p2' generates 5 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_Vector_Vector_Activate_Batch_0_x92u1zox/project_Vector_Vector_Activate_Batch_0/sol1/impl/verilog//Vector_Vector_Activate_Batch_0_Vector_Vector_Activa_1.v:2877: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_143_fu_3256_p2' generates 6 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_Vector_Vector_Activate_Batch_0_x92u1zox/project_Vector_Vector_Activate_Batch_0/sol1/impl/verilog//Vector_Vector_Activate_Batch_0_Vector_Vector_Activa_1.v:2879: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_8_fu_1783_p3' generates 5 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_Vector_Vector_Activate_Batch_0_x92u1zox/project_Vector_Vector_Activate_Batch_0/sol1/impl/verilog//Vector_Vector_Activate_Batch_0_Vector_Vector_Activa_1.v:2881: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_145_fu_3272_p5' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_Vector_Vector_Activate_Batch_0_x92u1zox/project_Vector_Vector_Activate_Batch_0/sol1/impl/verilog//Vector_Vector_Activate_Batch_0_Vector_Vector_Activa_1.v:2883: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_147_fu_3296_p2' generates 5 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_Vector_Vector_Activate_Batch_0_x92u1zox/project_Vector_Vector_Activate_Batch_0/sol1/impl/verilog//Vector_Vector_Activate_Batch_0_Vector_Vector_Activa_1.v:2885: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_149_fu_3314_p2' generates 6 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_Vector_Vector_Activate_Batch_0_x92u1zox/project_Vector_Vector_Activate_Batch_0/sol1/impl/verilog//Vector_Vector_Activate_Batch_0_Vector_Vector_Activa_1.v:2887: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_151_fu_3332_p2' generates 7 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_Vector_Vector_Activate_Batch_0_x92u1zox/project_Vector_Vector_Activate_Batch_0/sol1/impl/verilog//Vector_Vector_Activate_Batch_0_Vector_Vector_Activa_1.v:2889: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_153_fu_3353_p3' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_Vector_Vector_Activate_Batch_0_x92u1zox/project_Vector_Vector_Activate_Batch_0/sol1/impl/verilog//Vector_Vector_Activate_Batch_0_Vector_Vector_Activa_1.v:2891: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'shl_ln700_7_fu_3370_p3' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_Vector_Vector_Activate_Batch_0_x92u1zox/project_Vector_Vector_Activate_Batch_0/sol1/impl/verilog//Vector_Vector_Activate_Batch_0_Vector_Vector_Activa_1.v:2893: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_154_fu_3382_p2' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_Vector_Vector_Activate_Batch_0_x92u1zox/project_Vector_Vector_Activate_Batch_0/sol1/impl/verilog//Vector_Vector_Activate_Batch_0_Vector_Vector_Activa_1.v:2895: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_155_fu_3392_p3' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_Vector_Vector_Activate_Batch_0_x92u1zox/project_Vector_Vector_Activate_Batch_0/sol1/impl/verilog//Vector_Vector_Activate_Batch_0_Vector_Vector_Activa_1.v:2897: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_156_fu_3404_p2' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_Vector_Vector_Activate_Batch_0_x92u1zox/project_Vector_Vector_Activate_Batch_0/sol1/impl/verilog//Vector_Vector_Activate_Batch_0_Vector_Vector_Activa_1.v:2899: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_157_fu_3414_p3' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_Vector_Vector_Activate_Batch_0_x92u1zox/project_Vector_Vector_Activate_Batch_0/sol1/impl/verilog//Vector_Vector_Activate_Batch_0_Vector_Vector_Activa_1.v:2901: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_27_fu_1794_p2' generates 6 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_Vector_Vector_Activate_Batch_0_x92u1zox/project_Vector_Vector_Activate_Batch_0/sol1/impl/verilog//Vector_Vector_Activate_Batch_0_Vector_Vector_Activa_1.v:2903: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_158_fu_3426_p2' generates 5 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_Vector_Vector_Activate_Batch_0_x92u1zox/project_Vector_Vector_Activate_Batch_0/sol1/impl/verilog//Vector_Vector_Activate_Batch_0_Vector_Vector_Activa_1.v:2905: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_159_fu_3436_p3' generates 5 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_Vector_Vector_Activate_Batch_0_x92u1zox/project_Vector_Vector_Activate_Batch_0/sol1/impl/verilog//Vector_Vector_Activate_Batch_0_Vector_Vector_Activa_1.v:2907: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_160_fu_3448_p2' generates 6 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_Vector_Vector_Activate_Batch_0_x92u1zox/project_Vector_Vector_Activate_Batch_0/sol1/impl/verilog//Vector_Vector_Activate_Batch_0_Vector_Vector_Activa_1.v:2909: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_161_fu_3458_p3' generates 6 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_Vector_Vector_Activate_Batch_0_x92u1zox/project_Vector_Vector_Activate_Batch_0/sol1/impl/verilog//Vector_Vector_Activate_Batch_0_Vector_Vector_Activa_1.v:2911: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_162_fu_3470_p2' generates 7 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_Vector_Vector_Activate_Batch_0_x92u1zox/project_Vector_Vector_Activate_Batch_0/sol1/impl/verilog//Vector_Vector_Activate_Batch_0_Vector_Vector_Activa_1.v:2913: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_163_fu_3480_p5' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_Vector_Vector_Activate_Batch_0_x92u1zox/project_Vector_Vector_Activate_Batch_0/sol1/impl/verilog//Vector_Vector_Activate_Batch_0_Vector_Vector_Activa_1.v:2915: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_164_fu_3496_p2' generates 5 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_Vector_Vector_Activate_Batch_0_x92u1zox/project_Vector_Vector_Activate_Batch_0/sol1/impl/verilog//Vector_Vector_Activate_Batch_0_Vector_Vector_Activa_1.v:2917: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_165_fu_3506_p2' generates 6 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_Vector_Vector_Activate_Batch_0_x92u1zox/project_Vector_Vector_Activate_Batch_0/sol1/impl/verilog//Vector_Vector_Activate_Batch_0_Vector_Vector_Activa_1.v:2919: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_167_fu_3522_p5' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_Vector_Vector_Activate_Batch_0_x92u1zox/project_Vector_Vector_Activate_Batch_0/sol1/impl/verilog//Vector_Vector_Activate_Batch_0_Vector_Vector_Activa_1.v:2921: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_169_fu_3546_p2' generates 5 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_Vector_Vector_Activate_Batch_0_x92u1zox/project_Vector_Vector_Activate_Batch_0/sol1/impl/verilog//Vector_Vector_Activate_Batch_0_Vector_Vector_Activa_1.v:2923: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_9_fu_1804_p3' generates 6 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_Vector_Vector_Activate_Batch_0_x92u1zox/project_Vector_Vector_Activate_Batch_0/sol1/impl/verilog//Vector_Vector_Activate_Batch_0_Vector_Vector_Activa_1.v:2925: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_171_fu_3564_p2' generates 6 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_Vector_Vector_Activate_Batch_0_x92u1zox/project_Vector_Vector_Activate_Batch_0/sol1/impl/verilog//Vector_Vector_Activate_Batch_0_Vector_Vector_Activa_1.v:2927: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_173_fu_3582_p2' generates 7 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_Vector_Vector_Activate_Batch_0_x92u1zox/project_Vector_Vector_Activate_Batch_0/sol1/impl/verilog//Vector_Vector_Activate_Batch_0_Vector_Vector_Activa_1.v:2929: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_175_fu_3603_p3' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_Vector_Vector_Activate_Batch_0_x92u1zox/project_Vector_Vector_Activate_Batch_0/sol1/impl/verilog//Vector_Vector_Activate_Batch_0_Vector_Vector_Activa_1.v:2931: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'shl_ln700_8_fu_3620_p3' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_Vector_Vector_Activate_Batch_0_x92u1zox/project_Vector_Vector_Activate_Batch_0/sol1/impl/verilog//Vector_Vector_Activate_Batch_0_Vector_Vector_Activa_1.v:2933: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_176_fu_3632_p2' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_Vector_Vector_Activate_Batch_0_x92u1zox/project_Vector_Vector_Activate_Batch_0/sol1/impl/verilog//Vector_Vector_Activate_Batch_0_Vector_Vector_Activa_1.v:2935: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_177_fu_3642_p3' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_Vector_Vector_Activate_Batch_0_x92u1zox/project_Vector_Vector_Activate_Batch_0/sol1/impl/verilog//Vector_Vector_Activate_Batch_0_Vector_Vector_Activa_1.v:2937: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_178_fu_3654_p2' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_Vector_Vector_Activate_Batch_0_x92u1zox/project_Vector_Vector_Activate_Batch_0/sol1/impl/verilog//Vector_Vector_Activate_Batch_0_Vector_Vector_Activa_1.v:2939: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_179_fu_3664_p3' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_Vector_Vector_Activate_Batch_0_x92u1zox/project_Vector_Vector_Activate_Batch_0/sol1/impl/verilog//Vector_Vector_Activate_Batch_0_Vector_Vector_Activa_1.v:2941: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_180_fu_3676_p2' generates 5 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_Vector_Vector_Activate_Batch_0_x92u1zox/project_Vector_Vector_Activate_Batch_0/sol1/impl/verilog//Vector_Vector_Activate_Batch_0_Vector_Vector_Activa_1.v:2943: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_181_fu_3686_p3' generates 5 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_Vector_Vector_Activate_Batch_0_x92u1zox/project_Vector_Vector_Activate_Batch_0/sol1/impl/verilog//Vector_Vector_Activate_Batch_0_Vector_Vector_Activa_1.v:2945: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_28_fu_1815_p2' generates 7 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_Vector_Vector_Activate_Batch_0_x92u1zox/project_Vector_Vector_Activate_Batch_0/sol1/impl/verilog//Vector_Vector_Activate_Batch_0_Vector_Vector_Activa_1.v:2947: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_182_fu_3698_p2' generates 6 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_Vector_Vector_Activate_Batch_0_x92u1zox/project_Vector_Vector_Activate_Batch_0/sol1/impl/verilog//Vector_Vector_Activate_Batch_0_Vector_Vector_Activa_1.v:2949: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_183_fu_3708_p3' generates 6 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_Vector_Vector_Activate_Batch_0_x92u1zox/project_Vector_Vector_Activate_Batch_0/sol1/impl/verilog//Vector_Vector_Activate_Batch_0_Vector_Vector_Activa_1.v:2951: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_184_fu_3720_p2' generates 7 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_Vector_Vector_Activate_Batch_0_x92u1zox/project_Vector_Vector_Activate_Batch_0/sol1/impl/verilog//Vector_Vector_Activate_Batch_0_Vector_Vector_Activa_1.v:2953: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_185_fu_3730_p5' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_Vector_Vector_Activate_Batch_0_x92u1zox/project_Vector_Vector_Activate_Batch_0/sol1/impl/verilog//Vector_Vector_Activate_Batch_0_Vector_Vector_Activa_1.v:2955: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_186_fu_3746_p2' generates 5 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_Vector_Vector_Activate_Batch_0_x92u1zox/project_Vector_Vector_Activate_Batch_0/sol1/impl/verilog//Vector_Vector_Activate_Batch_0_Vector_Vector_Activa_1.v:2957: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_187_fu_3756_p2' generates 6 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_Vector_Vector_Activate_Batch_0_x92u1zox/project_Vector_Vector_Activate_Batch_0/sol1/impl/verilog//Vector_Vector_Activate_Batch_0_Vector_Vector_Activa_1.v:2959: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_189_fu_3772_p5' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_Vector_Vector_Activate_Batch_0_x92u1zox/project_Vector_Vector_Activate_Batch_0/sol1/impl/verilog//Vector_Vector_Activate_Batch_0_Vector_Vector_Activa_1.v:2961: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_191_fu_3796_p2' generates 5 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_Vector_Vector_Activate_Batch_0_x92u1zox/project_Vector_Vector_Activate_Batch_0/sol1/impl/verilog//Vector_Vector_Activate_Batch_0_Vector_Vector_Activa_1.v:2963: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_193_fu_3814_p2' generates 6 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_Vector_Vector_Activate_Batch_0_x92u1zox/project_Vector_Vector_Activate_Batch_0/sol1/impl/verilog//Vector_Vector_Activate_Batch_0_Vector_Vector_Activa_1.v:2965: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_195_fu_3832_p2' generates 7 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_Vector_Vector_Activate_Batch_0_x92u1zox/project_Vector_Vector_Activate_Batch_0/sol1/impl/verilog//Vector_Vector_Activate_Batch_0_Vector_Vector_Activa_1.v:2967: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_10_fu_1825_p3' generates 7 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_Vector_Vector_Activate_Batch_0_x92u1zox/project_Vector_Vector_Activate_Batch_0/sol1/impl/verilog//Vector_Vector_Activate_Batch_0_Vector_Vector_Activa_1.v:2969: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_197_fu_3853_p3' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_Vector_Vector_Activate_Batch_0_x92u1zox/project_Vector_Vector_Activate_Batch_0/sol1/impl/verilog//Vector_Vector_Activate_Batch_0_Vector_Vector_Activa_1.v:2971: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'shl_ln700_9_fu_3870_p3' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_Vector_Vector_Activate_Batch_0_x92u1zox/project_Vector_Vector_Activate_Batch_0/sol1/impl/verilog//Vector_Vector_Activate_Batch_0_Vector_Vector_Activa_1.v:2973: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_198_fu_3882_p2' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_Vector_Vector_Activate_Batch_0_x92u1zox/project_Vector_Vector_Activate_Batch_0/sol1/impl/verilog//Vector_Vector_Activate_Batch_0_Vector_Vector_Activa_1.v:2975: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_199_fu_3892_p3' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_Vector_Vector_Activate_Batch_0_x92u1zox/project_Vector_Vector_Activate_Batch_0/sol1/impl/verilog//Vector_Vector_Activate_Batch_0_Vector_Vector_Activa_1.v:2977: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_200_fu_3904_p2' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_Vector_Vector_Activate_Batch_0_x92u1zox/project_Vector_Vector_Activate_Batch_0/sol1/impl/verilog//Vector_Vector_Activate_Batch_0_Vector_Vector_Activa_1.v:2979: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_201_fu_3914_p3' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_Vector_Vector_Activate_Batch_0_x92u1zox/project_Vector_Vector_Activate_Batch_0/sol1/impl/verilog//Vector_Vector_Activate_Batch_0_Vector_Vector_Activa_1.v:2981: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_202_fu_3926_p2' generates 5 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_Vector_Vector_Activate_Batch_0_x92u1zox/project_Vector_Vector_Activate_Batch_0/sol1/impl/verilog//Vector_Vector_Activate_Batch_0_Vector_Vector_Activa_1.v:2983: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_203_fu_3936_p3' generates 5 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_Vector_Vector_Activate_Batch_0_x92u1zox/project_Vector_Vector_Activate_Batch_0/sol1/impl/verilog//Vector_Vector_Activate_Batch_0_Vector_Vector_Activa_1.v:2985: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_204_fu_3948_p2' generates 6 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_Vector_Vector_Activate_Batch_0_x92u1zox/project_Vector_Vector_Activate_Batch_0/sol1/impl/verilog//Vector_Vector_Activate_Batch_0_Vector_Vector_Activa_1.v:2987: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_205_fu_3958_p3' generates 6 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_Vector_Vector_Activate_Batch_0_x92u1zox/project_Vector_Vector_Activate_Batch_0/sol1/impl/verilog//Vector_Vector_Activate_Batch_0_Vector_Vector_Activa_1.v:2989: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_s_fu_1853_p3' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_Vector_Vector_Activate_Batch_0_x92u1zox/project_Vector_Vector_Activate_Batch_0/sol1/impl/verilog//Vector_Vector_Activate_Batch_0_Vector_Vector_Activa_1.v:2991: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_206_fu_3970_p2' generates 7 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_Vector_Vector_Activate_Batch_0_x92u1zox/project_Vector_Vector_Activate_Batch_0/sol1/impl/verilog//Vector_Vector_Activate_Batch_0_Vector_Vector_Activa_1.v:2993: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_207_fu_3980_p5' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_Vector_Vector_Activate_Batch_0_x92u1zox/project_Vector_Vector_Activate_Batch_0/sol1/impl/verilog//Vector_Vector_Activate_Batch_0_Vector_Vector_Activa_1.v:2995: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_208_fu_3996_p2' generates 5 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_Vector_Vector_Activate_Batch_0_x92u1zox/project_Vector_Vector_Activate_Batch_0/sol1/impl/verilog//Vector_Vector_Activate_Batch_0_Vector_Vector_Activa_1.v:2997: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_209_fu_4006_p2' generates 6 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_Vector_Vector_Activate_Batch_0_x92u1zox/project_Vector_Vector_Activate_Batch_0/sol1/impl/verilog//Vector_Vector_Activate_Batch_0_Vector_Vector_Activa_1.v:2999: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_211_fu_4022_p5' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_Vector_Vector_Activate_Batch_0_x92u1zox/project_Vector_Vector_Activate_Batch_0/sol1/impl/verilog//Vector_Vector_Activate_Batch_0_Vector_Vector_Activa_1.v:3001: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_213_fu_4046_p2' generates 5 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_Vector_Vector_Activate_Batch_0_x92u1zox/project_Vector_Vector_Activate_Batch_0/sol1/impl/verilog//Vector_Vector_Activate_Batch_0_Vector_Vector_Activa_1.v:3003: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_215_fu_4064_p2' generates 6 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_Vector_Vector_Activate_Batch_0_x92u1zox/project_Vector_Vector_Activate_Batch_0/sol1/impl/verilog//Vector_Vector_Activate_Batch_0_Vector_Vector_Activa_1.v:3005: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_217_fu_4082_p2' generates 7 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_Vector_Vector_Activate_Batch_0_x92u1zox/project_Vector_Vector_Activate_Batch_0/sol1/impl/verilog//Vector_Vector_Activate_Batch_0_Vector_Vector_Activa_1.v:3007: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_219_fu_4103_p3' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_Vector_Vector_Activate_Batch_0_x92u1zox/project_Vector_Vector_Activate_Batch_0/sol1/impl/verilog//Vector_Vector_Activate_Batch_0_Vector_Vector_Activa_1.v:3009: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'shl_ln700_10_fu_4120_p3' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_Vector_Vector_Activate_Batch_0_x92u1zox/project_Vector_Vector_Activate_Batch_0/sol1/impl/verilog//Vector_Vector_Activate_Batch_0_Vector_Vector_Activa_1.v:3011: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'shl_ln700_1_fu_1870_p3' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_Vector_Vector_Activate_Batch_0_x92u1zox/project_Vector_Vector_Activate_Batch_0/sol1/impl/verilog//Vector_Vector_Activate_Batch_0_Vector_Vector_Activa_1.v:3013: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_220_fu_4132_p2' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_Vector_Vector_Activate_Batch_0_x92u1zox/project_Vector_Vector_Activate_Batch_0/sol1/impl/verilog//Vector_Vector_Activate_Batch_0_Vector_Vector_Activa_1.v:3015: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_221_fu_4142_p3' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_Vector_Vector_Activate_Batch_0_x92u1zox/project_Vector_Vector_Activate_Batch_0/sol1/impl/verilog//Vector_Vector_Activate_Batch_0_Vector_Vector_Activa_1.v:3017: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_222_fu_4154_p2' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_Vector_Vector_Activate_Batch_0_x92u1zox/project_Vector_Vector_Activate_Batch_0/sol1/impl/verilog//Vector_Vector_Activate_Batch_0_Vector_Vector_Activa_1.v:3019: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_223_fu_4164_p3' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_Vector_Vector_Activate_Batch_0_x92u1zox/project_Vector_Vector_Activate_Batch_0/sol1/impl/verilog//Vector_Vector_Activate_Batch_0_Vector_Vector_Activa_1.v:3021: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_224_fu_4176_p2' generates 5 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_Vector_Vector_Activate_Batch_0_x92u1zox/project_Vector_Vector_Activate_Batch_0/sol1/impl/verilog//Vector_Vector_Activate_Batch_0_Vector_Vector_Activa_1.v:3023: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_225_fu_4186_p3' generates 5 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_Vector_Vector_Activate_Batch_0_x92u1zox/project_Vector_Vector_Activate_Batch_0/sol1/impl/verilog//Vector_Vector_Activate_Batch_0_Vector_Vector_Activa_1.v:3025: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_226_fu_4198_p2' generates 6 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_Vector_Vector_Activate_Batch_0_x92u1zox/project_Vector_Vector_Activate_Batch_0/sol1/impl/verilog//Vector_Vector_Activate_Batch_0_Vector_Vector_Activa_1.v:3027: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_227_fu_4208_p3' generates 6 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_Vector_Vector_Activate_Batch_0_x92u1zox/project_Vector_Vector_Activate_Batch_0/sol1/impl/verilog//Vector_Vector_Activate_Batch_0_Vector_Vector_Activa_1.v:3029: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_228_fu_4220_p2' generates 7 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_Vector_Vector_Activate_Batch_0_x92u1zox/project_Vector_Vector_Activate_Batch_0/sol1/impl/verilog//Vector_Vector_Activate_Batch_0_Vector_Vector_Activa_1.v:3031: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_229_fu_4230_p5' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_Vector_Vector_Activate_Batch_0_x92u1zox/project_Vector_Vector_Activate_Batch_0/sol1/impl/verilog//Vector_Vector_Activate_Batch_0_Vector_Vector_Activa_1.v:3033: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_31_fu_1882_p2' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_Vector_Vector_Activate_Batch_0_x92u1zox/project_Vector_Vector_Activate_Batch_0/sol1/impl/verilog//Vector_Vector_Activate_Batch_0_Vector_Vector_Activa_1.v:3035: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_230_fu_4246_p2' generates 5 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_Vector_Vector_Activate_Batch_0_x92u1zox/project_Vector_Vector_Activate_Batch_0/sol1/impl/verilog//Vector_Vector_Activate_Batch_0_Vector_Vector_Activa_1.v:3037: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_231_fu_4256_p2' generates 6 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_Vector_Vector_Activate_Batch_0_x92u1zox/project_Vector_Vector_Activate_Batch_0/sol1/impl/verilog//Vector_Vector_Activate_Batch_0_Vector_Vector_Activa_1.v:3039: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_233_fu_4272_p5' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_Vector_Vector_Activate_Batch_0_x92u1zox/project_Vector_Vector_Activate_Batch_0/sol1/impl/verilog//Vector_Vector_Activate_Batch_0_Vector_Vector_Activa_1.v:3041: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_235_fu_4296_p2' generates 5 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_Vector_Vector_Activate_Batch_0_x92u1zox/project_Vector_Vector_Activate_Batch_0/sol1/impl/verilog//Vector_Vector_Activate_Batch_0_Vector_Vector_Activa_1.v:3043: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_237_fu_4314_p2' generates 6 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_Vector_Vector_Activate_Batch_0_x92u1zox/project_Vector_Vector_Activate_Batch_0/sol1/impl/verilog//Vector_Vector_Activate_Batch_0_Vector_Vector_Activa_1.v:3045: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_239_fu_4332_p2' generates 7 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_Vector_Vector_Activate_Batch_0_x92u1zox/project_Vector_Vector_Activate_Batch_0/sol1/impl/verilog//Vector_Vector_Activate_Batch_0_Vector_Vector_Activa_1.v:3047: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_241_fu_4353_p3' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_Vector_Vector_Activate_Batch_0_x92u1zox/project_Vector_Vector_Activate_Batch_0/sol1/impl/verilog//Vector_Vector_Activate_Batch_0_Vector_Vector_Activa_1.v:3049: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'shl_ln700_11_fu_4370_p3' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_Vector_Vector_Activate_Batch_0_x92u1zox/project_Vector_Vector_Activate_Batch_0/sol1/impl/verilog//Vector_Vector_Activate_Batch_0_Vector_Vector_Activa_1.v:3051: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_242_fu_4382_p2' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_Vector_Vector_Activate_Batch_0_x92u1zox/project_Vector_Vector_Activate_Batch_0/sol1/impl/verilog//Vector_Vector_Activate_Batch_0_Vector_Vector_Activa_1.v:3053: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_243_fu_4392_p3' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_Vector_Vector_Activate_Batch_0_x92u1zox/project_Vector_Vector_Activate_Batch_0/sol1/impl/verilog//Vector_Vector_Activate_Batch_0_Vector_Vector_Activa_1.v:3055: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_11_fu_1892_p3' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_Vector_Vector_Activate_Batch_0_x92u1zox/project_Vector_Vector_Activate_Batch_0/sol1/impl/verilog//Vector_Vector_Activate_Batch_0_Vector_Vector_Activa_1.v:3057: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_15_fu_1673_p2' generates 5 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_Vector_Vector_Activate_Batch_0_x92u1zox/project_Vector_Vector_Activate_Batch_0/sol1/impl/verilog//Vector_Vector_Activate_Batch_0_Vector_Vector_Activa_1.v:3059: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_244_fu_4404_p2' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_Vector_Vector_Activate_Batch_0_x92u1zox/project_Vector_Vector_Activate_Batch_0/sol1/impl/verilog//Vector_Vector_Activate_Batch_0_Vector_Vector_Activa_1.v:3061: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_245_fu_4414_p3' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_Vector_Vector_Activate_Batch_0_x92u1zox/project_Vector_Vector_Activate_Batch_0/sol1/impl/verilog//Vector_Vector_Activate_Batch_0_Vector_Vector_Activa_1.v:3063: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_246_fu_4426_p2' generates 5 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_Vector_Vector_Activate_Batch_0_x92u1zox/project_Vector_Vector_Activate_Batch_0/sol1/impl/verilog//Vector_Vector_Activate_Batch_0_Vector_Vector_Activa_1.v:3065: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_247_fu_4436_p3' generates 5 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_Vector_Vector_Activate_Batch_0_x92u1zox/project_Vector_Vector_Activate_Batch_0/sol1/impl/verilog//Vector_Vector_Activate_Batch_0_Vector_Vector_Activa_1.v:3067: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_248_fu_4448_p2' generates 6 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_Vector_Vector_Activate_Batch_0_x92u1zox/project_Vector_Vector_Activate_Batch_0/sol1/impl/verilog//Vector_Vector_Activate_Batch_0_Vector_Vector_Activa_1.v:3069: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_249_fu_4458_p3' generates 6 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_Vector_Vector_Activate_Batch_0_x92u1zox/project_Vector_Vector_Activate_Batch_0/sol1/impl/verilog//Vector_Vector_Activate_Batch_0_Vector_Vector_Activa_1.v:3071: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_250_fu_4470_p2' generates 7 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_Vector_Vector_Activate_Batch_0_x92u1zox/project_Vector_Vector_Activate_Batch_0/sol1/impl/verilog//Vector_Vector_Activate_Batch_0_Vector_Vector_Activa_1.v:3073: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_251_fu_4480_p5' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_Vector_Vector_Activate_Batch_0_x92u1zox/project_Vector_Vector_Activate_Batch_0/sol1/impl/verilog//Vector_Vector_Activate_Batch_0_Vector_Vector_Activa_1.v:3075: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_252_fu_4496_p2' generates 5 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_Vector_Vector_Activate_Batch_0_x92u1zox/project_Vector_Vector_Activate_Batch_0/sol1/impl/verilog//Vector_Vector_Activate_Batch_0_Vector_Vector_Activa_1.v:3077: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_253_fu_4506_p2' generates 6 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_Vector_Vector_Activate_Batch_0_x92u1zox/project_Vector_Vector_Activate_Batch_0/sol1/impl/verilog//Vector_Vector_Activate_Batch_0_Vector_Vector_Activa_1.v:3079: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_32_fu_1904_p2' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_Vector_Vector_Activate_Batch_0_x92u1zox/project_Vector_Vector_Activate_Batch_0/sol1/impl/verilog//Vector_Vector_Activate_Batch_0_Vector_Vector_Activa_1.v:3081: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_255_fu_4522_p5' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_Vector_Vector_Activate_Batch_0_x92u1zox/project_Vector_Vector_Activate_Batch_0/sol1/impl/verilog//Vector_Vector_Activate_Batch_0_Vector_Vector_Activa_1.v:3083: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_257_fu_4546_p2' generates 5 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_Vector_Vector_Activate_Batch_0_x92u1zox/project_Vector_Vector_Activate_Batch_0/sol1/impl/verilog//Vector_Vector_Activate_Batch_0_Vector_Vector_Activa_1.v:3085: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_259_fu_4564_p2' generates 6 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_Vector_Vector_Activate_Batch_0_x92u1zox/project_Vector_Vector_Activate_Batch_0/sol1/impl/verilog//Vector_Vector_Activate_Batch_0_Vector_Vector_Activa_1.v:3087: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_261_fu_4582_p2' generates 7 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_Vector_Vector_Activate_Batch_0_x92u1zox/project_Vector_Vector_Activate_Batch_0/sol1/impl/verilog//Vector_Vector_Activate_Batch_0_Vector_Vector_Activa_1.v:3089: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_263_fu_4603_p3' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_Vector_Vector_Activate_Batch_0_x92u1zox/project_Vector_Vector_Activate_Batch_0/sol1/impl/verilog//Vector_Vector_Activate_Batch_0_Vector_Vector_Activa_1.v:3091: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'shl_ln700_12_fu_4620_p3' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_Vector_Vector_Activate_Batch_0_x92u1zox/project_Vector_Vector_Activate_Batch_0/sol1/impl/verilog//Vector_Vector_Activate_Batch_0_Vector_Vector_Activa_1.v:3093: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_264_fu_4632_p2' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_Vector_Vector_Activate_Batch_0_x92u1zox/project_Vector_Vector_Activate_Batch_0/sol1/impl/verilog//Vector_Vector_Activate_Batch_0_Vector_Vector_Activa_1.v:3095: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_265_fu_4642_p3' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_Vector_Vector_Activate_Batch_0_x92u1zox/project_Vector_Vector_Activate_Batch_0/sol1/impl/verilog//Vector_Vector_Activate_Batch_0_Vector_Vector_Activa_1.v:3097: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_266_fu_4654_p2' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_Vector_Vector_Activate_Batch_0_x92u1zox/project_Vector_Vector_Activate_Batch_0/sol1/impl/verilog//Vector_Vector_Activate_Batch_0_Vector_Vector_Activa_1.v:3099: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_267_fu_4664_p3' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_Vector_Vector_Activate_Batch_0_x92u1zox/project_Vector_Vector_Activate_Batch_0/sol1/impl/verilog//Vector_Vector_Activate_Batch_0_Vector_Vector_Activa_1.v:3101: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_12_fu_1914_p3' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_Vector_Vector_Activate_Batch_0_x92u1zox/project_Vector_Vector_Activate_Batch_0/sol1/impl/verilog//Vector_Vector_Activate_Batch_0_Vector_Vector_Activa_1.v:3103: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_268_fu_4676_p2' generates 5 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_Vector_Vector_Activate_Batch_0_x92u1zox/project_Vector_Vector_Activate_Batch_0/sol1/impl/verilog//Vector_Vector_Activate_Batch_0_Vector_Vector_Activa_1.v:3105: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_269_fu_4686_p3' generates 5 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_Vector_Vector_Activate_Batch_0_x92u1zox/project_Vector_Vector_Activate_Batch_0/sol1/impl/verilog//Vector_Vector_Activate_Batch_0_Vector_Vector_Activa_1.v:3107: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_270_fu_4698_p2' generates 6 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_Vector_Vector_Activate_Batch_0_x92u1zox/project_Vector_Vector_Activate_Batch_0/sol1/impl/verilog//Vector_Vector_Activate_Batch_0_Vector_Vector_Activa_1.v:3109: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_271_fu_4708_p3' generates 6 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_Vector_Vector_Activate_Batch_0_x92u1zox/project_Vector_Vector_Activate_Batch_0/sol1/impl/verilog//Vector_Vector_Activate_Batch_0_Vector_Vector_Activa_1.v:3111: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_272_fu_4720_p2' generates 7 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_Vector_Vector_Activate_Batch_0_x92u1zox/project_Vector_Vector_Activate_Batch_0/sol1/impl/verilog//Vector_Vector_Activate_Batch_0_Vector_Vector_Activa_1.v:3113: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_273_fu_4730_p5' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_Vector_Vector_Activate_Batch_0_x92u1zox/project_Vector_Vector_Activate_Batch_0/sol1/impl/verilog//Vector_Vector_Activate_Batch_0_Vector_Vector_Activa_1.v:3115: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_274_fu_4746_p2' generates 5 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_Vector_Vector_Activate_Batch_0_x92u1zox/project_Vector_Vector_Activate_Batch_0/sol1/impl/verilog//Vector_Vector_Activate_Batch_0_Vector_Vector_Activa_1.v:3117: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_275_fu_4756_p2' generates 6 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_Vector_Vector_Activate_Batch_0_x92u1zox/project_Vector_Vector_Activate_Batch_0/sol1/impl/verilog//Vector_Vector_Activate_Batch_0_Vector_Vector_Activa_1.v:3119: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_277_fu_4772_p5' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_Vector_Vector_Activate_Batch_0_x92u1zox/project_Vector_Vector_Activate_Batch_0/sol1/impl/verilog//Vector_Vector_Activate_Batch_0_Vector_Vector_Activa_1.v:3121: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_279_fu_4796_p2' generates 5 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_Vector_Vector_Activate_Batch_0_x92u1zox/project_Vector_Vector_Activate_Batch_0/sol1/impl/verilog//Vector_Vector_Activate_Batch_0_Vector_Vector_Activa_1.v:3123: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_33_fu_1926_p2' generates 5 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_Vector_Vector_Activate_Batch_0_x92u1zox/project_Vector_Vector_Activate_Batch_0/sol1/impl/verilog//Vector_Vector_Activate_Batch_0_Vector_Vector_Activa_1.v:3125: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_281_fu_4814_p2' generates 6 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_Vector_Vector_Activate_Batch_0_x92u1zox/project_Vector_Vector_Activate_Batch_0/sol1/impl/verilog//Vector_Vector_Activate_Batch_0_Vector_Vector_Activa_1.v:3127: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_283_fu_4832_p2' generates 7 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_Vector_Vector_Activate_Batch_0_x92u1zox/project_Vector_Vector_Activate_Batch_0/sol1/impl/verilog//Vector_Vector_Activate_Batch_0_Vector_Vector_Activa_1.v:3129: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_285_fu_4853_p3' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_Vector_Vector_Activate_Batch_0_x92u1zox/project_Vector_Vector_Activate_Batch_0/sol1/impl/verilog//Vector_Vector_Activate_Batch_0_Vector_Vector_Activa_1.v:3131: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'shl_ln700_13_fu_4870_p3' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_Vector_Vector_Activate_Batch_0_x92u1zox/project_Vector_Vector_Activate_Batch_0/sol1/impl/verilog//Vector_Vector_Activate_Batch_0_Vector_Vector_Activa_1.v:3133: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_286_fu_4882_p2' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_Vector_Vector_Activate_Batch_0_x92u1zox/project_Vector_Vector_Activate_Batch_0/sol1/impl/verilog//Vector_Vector_Activate_Batch_0_Vector_Vector_Activa_1.v:3135: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_287_fu_4892_p3' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_Vector_Vector_Activate_Batch_0_x92u1zox/project_Vector_Vector_Activate_Batch_0/sol1/impl/verilog//Vector_Vector_Activate_Batch_0_Vector_Vector_Activa_1.v:3137: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_288_fu_4904_p2' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_Vector_Vector_Activate_Batch_0_x92u1zox/project_Vector_Vector_Activate_Batch_0/sol1/impl/verilog//Vector_Vector_Activate_Batch_0_Vector_Vector_Activa_1.v:3139: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_289_fu_4914_p3' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_Vector_Vector_Activate_Batch_0_x92u1zox/project_Vector_Vector_Activate_Batch_0/sol1/impl/verilog//Vector_Vector_Activate_Batch_0_Vector_Vector_Activa_1.v:3141: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_290_fu_4926_p2' generates 5 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_Vector_Vector_Activate_Batch_0_x92u1zox/project_Vector_Vector_Activate_Batch_0/sol1/impl/verilog//Vector_Vector_Activate_Batch_0_Vector_Vector_Activa_1.v:3143: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_291_fu_4936_p3' generates 5 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_Vector_Vector_Activate_Batch_0_x92u1zox/project_Vector_Vector_Activate_Batch_0/sol1/impl/verilog//Vector_Vector_Activate_Batch_0_Vector_Vector_Activa_1.v:3145: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_13_fu_1936_p3' generates 5 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_Vector_Vector_Activate_Batch_0_x92u1zox/project_Vector_Vector_Activate_Batch_0/sol1/impl/verilog//Vector_Vector_Activate_Batch_0_Vector_Vector_Activa_1.v:3147: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_292_fu_4948_p2' generates 6 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_Vector_Vector_Activate_Batch_0_x92u1zox/project_Vector_Vector_Activate_Batch_0/sol1/impl/verilog//Vector_Vector_Activate_Batch_0_Vector_Vector_Activa_1.v:3149: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_293_fu_4958_p3' generates 6 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_Vector_Vector_Activate_Batch_0_x92u1zox/project_Vector_Vector_Activate_Batch_0/sol1/impl/verilog//Vector_Vector_Activate_Batch_0_Vector_Vector_Activa_1.v:3151: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_294_fu_4970_p2' generates 7 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_Vector_Vector_Activate_Batch_0_x92u1zox/project_Vector_Vector_Activate_Batch_0/sol1/impl/verilog//Vector_Vector_Activate_Batch_0_Vector_Vector_Activa_1.v:3153: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_295_fu_4980_p5' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_Vector_Vector_Activate_Batch_0_x92u1zox/project_Vector_Vector_Activate_Batch_0/sol1/impl/verilog//Vector_Vector_Activate_Batch_0_Vector_Vector_Activa_1.v:3155: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_296_fu_4996_p2' generates 5 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_Vector_Vector_Activate_Batch_0_x92u1zox/project_Vector_Vector_Activate_Batch_0/sol1/impl/verilog//Vector_Vector_Activate_Batch_0_Vector_Vector_Activa_1.v:3157: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_297_fu_5006_p2' generates 6 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_Vector_Vector_Activate_Batch_0_x92u1zox/project_Vector_Vector_Activate_Batch_0/sol1/impl/verilog//Vector_Vector_Activate_Batch_0_Vector_Vector_Activa_1.v:3159: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_299_fu_5022_p5' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_Vector_Vector_Activate_Batch_0_x92u1zox/project_Vector_Vector_Activate_Batch_0/sol1/impl/verilog//Vector_Vector_Activate_Batch_0_Vector_Vector_Activa_1.v:3161: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_301_fu_5046_p2' generates 5 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_Vector_Vector_Activate_Batch_0_x92u1zox/project_Vector_Vector_Activate_Batch_0/sol1/impl/verilog//Vector_Vector_Activate_Batch_0_Vector_Vector_Activa_1.v:3163: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_303_fu_5064_p2' generates 6 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_Vector_Vector_Activate_Batch_0_x92u1zox/project_Vector_Vector_Activate_Batch_0/sol1/impl/verilog//Vector_Vector_Activate_Batch_0_Vector_Vector_Activa_1.v:3165: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_305_fu_5082_p2' generates 7 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_Vector_Vector_Activate_Batch_0_x92u1zox/project_Vector_Vector_Activate_Batch_0/sol1/impl/verilog//Vector_Vector_Activate_Batch_0_Vector_Vector_Activa_1.v:3167: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_34_fu_1948_p2' generates 6 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_Vector_Vector_Activate_Batch_0_x92u1zox/project_Vector_Vector_Activate_Batch_0/sol1/impl/verilog//Vector_Vector_Activate_Batch_0_Vector_Vector_Activa_1.v:3169: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_307_fu_5103_p3' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_Vector_Vector_Activate_Batch_0_x92u1zox/project_Vector_Vector_Activate_Batch_0/sol1/impl/verilog//Vector_Vector_Activate_Batch_0_Vector_Vector_Activa_1.v:3171: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'shl_ln700_14_fu_5120_p3' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_Vector_Vector_Activate_Batch_0_x92u1zox/project_Vector_Vector_Activate_Batch_0/sol1/impl/verilog//Vector_Vector_Activate_Batch_0_Vector_Vector_Activa_1.v:3173: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_308_fu_5132_p2' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_Vector_Vector_Activate_Batch_0_x92u1zox/project_Vector_Vector_Activate_Batch_0/sol1/impl/verilog//Vector_Vector_Activate_Batch_0_Vector_Vector_Activa_1.v:3175: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_309_fu_5142_p3' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_Vector_Vector_Activate_Batch_0_x92u1zox/project_Vector_Vector_Activate_Batch_0/sol1/impl/verilog//Vector_Vector_Activate_Batch_0_Vector_Vector_Activa_1.v:3177: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_310_fu_5154_p2' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_Vector_Vector_Activate_Batch_0_x92u1zox/project_Vector_Vector_Activate_Batch_0/sol1/impl/verilog//Vector_Vector_Activate_Batch_0_Vector_Vector_Activa_1.v:3179: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_311_fu_5164_p3' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_Vector_Vector_Activate_Batch_0_x92u1zox/project_Vector_Vector_Activate_Batch_0/sol1/impl/verilog//Vector_Vector_Activate_Batch_0_Vector_Vector_Activa_1.v:3181: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_312_fu_5176_p2' generates 5 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_Vector_Vector_Activate_Batch_0_x92u1zox/project_Vector_Vector_Activate_Batch_0/sol1/impl/verilog//Vector_Vector_Activate_Batch_0_Vector_Vector_Activa_1.v:3183: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_313_fu_5186_p3' generates 5 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_Vector_Vector_Activate_Batch_0_x92u1zox/project_Vector_Vector_Activate_Batch_0/sol1/impl/verilog//Vector_Vector_Activate_Batch_0_Vector_Vector_Activa_1.v:3185: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_314_fu_5198_p2' generates 6 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_Vector_Vector_Activate_Batch_0_x92u1zox/project_Vector_Vector_Activate_Batch_0/sol1/impl/verilog//Vector_Vector_Activate_Batch_0_Vector_Vector_Activa_1.v:3187: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_315_fu_5208_p3' generates 6 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_Vector_Vector_Activate_Batch_0_x92u1zox/project_Vector_Vector_Activate_Batch_0/sol1/impl/verilog//Vector_Vector_Activate_Batch_0_Vector_Vector_Activa_1.v:3189: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_14_fu_1958_p3' generates 6 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_Vector_Vector_Activate_Batch_0_x92u1zox/project_Vector_Vector_Activate_Batch_0/sol1/impl/verilog//Vector_Vector_Activate_Batch_0_Vector_Vector_Activa_1.v:3191: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_316_fu_5220_p2' generates 7 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_Vector_Vector_Activate_Batch_0_x92u1zox/project_Vector_Vector_Activate_Batch_0/sol1/impl/verilog//Vector_Vector_Activate_Batch_0_Vector_Vector_Activa_1.v:3193: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_317_fu_5230_p5' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_Vector_Vector_Activate_Batch_0_x92u1zox/project_Vector_Vector_Activate_Batch_0/sol1/impl/verilog//Vector_Vector_Activate_Batch_0_Vector_Vector_Activa_1.v:3195: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_318_fu_5246_p2' generates 5 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_Vector_Vector_Activate_Batch_0_x92u1zox/project_Vector_Vector_Activate_Batch_0/sol1/impl/verilog//Vector_Vector_Activate_Batch_0_Vector_Vector_Activa_1.v:3197: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_319_fu_5256_p2' generates 6 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_Vector_Vector_Activate_Batch_0_x92u1zox/project_Vector_Vector_Activate_Batch_0/sol1/impl/verilog//Vector_Vector_Activate_Batch_0_Vector_Vector_Activa_1.v:3199: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_321_fu_5272_p5' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_Vector_Vector_Activate_Batch_0_x92u1zox/project_Vector_Vector_Activate_Batch_0/sol1/impl/verilog//Vector_Vector_Activate_Batch_0_Vector_Vector_Activa_1.v:3201: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_323_fu_5296_p2' generates 5 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_Vector_Vector_Activate_Batch_0_x92u1zox/project_Vector_Vector_Activate_Batch_0/sol1/impl/verilog//Vector_Vector_Activate_Batch_0_Vector_Vector_Activa_1.v:3203: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_325_fu_5314_p2' generates 6 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_Vector_Vector_Activate_Batch_0_x92u1zox/project_Vector_Vector_Activate_Batch_0/sol1/impl/verilog//Vector_Vector_Activate_Batch_0_Vector_Vector_Activa_1.v:3205: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_327_fu_5332_p2' generates 7 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_Vector_Vector_Activate_Batch_0_x92u1zox/project_Vector_Vector_Activate_Batch_0/sol1/impl/verilog//Vector_Vector_Activate_Batch_0_Vector_Vector_Activa_1.v:3207: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_329_fu_5353_p3' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_Vector_Vector_Activate_Batch_0_x92u1zox/project_Vector_Vector_Activate_Batch_0/sol1/impl/verilog//Vector_Vector_Activate_Batch_0_Vector_Vector_Activa_1.v:3209: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'shl_ln700_15_fu_5370_p3' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_Vector_Vector_Activate_Batch_0_x92u1zox/project_Vector_Vector_Activate_Batch_0/sol1/impl/verilog//Vector_Vector_Activate_Batch_0_Vector_Vector_Activa_1.v:3211: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_35_fu_1970_p2' generates 7 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_Vector_Vector_Activate_Batch_0_x92u1zox/project_Vector_Vector_Activate_Batch_0/sol1/impl/verilog//Vector_Vector_Activate_Batch_0_Vector_Vector_Activa_1.v:3213: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_330_fu_5382_p2' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_Vector_Vector_Activate_Batch_0_x92u1zox/project_Vector_Vector_Activate_Batch_0/sol1/impl/verilog//Vector_Vector_Activate_Batch_0_Vector_Vector_Activa_1.v:3215: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_331_fu_5392_p3' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_Vector_Vector_Activate_Batch_0_x92u1zox/project_Vector_Vector_Activate_Batch_0/sol1/impl/verilog//Vector_Vector_Activate_Batch_0_Vector_Vector_Activa_1.v:3217: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_332_fu_5404_p2' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_Vector_Vector_Activate_Batch_0_x92u1zox/project_Vector_Vector_Activate_Batch_0/sol1/impl/verilog//Vector_Vector_Activate_Batch_0_Vector_Vector_Activa_1.v:3219: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_333_fu_5414_p3' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_Vector_Vector_Activate_Batch_0_x92u1zox/project_Vector_Vector_Activate_Batch_0/sol1/impl/verilog//Vector_Vector_Activate_Batch_0_Vector_Vector_Activa_1.v:3221: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_334_fu_5426_p2' generates 5 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_Vector_Vector_Activate_Batch_0_x92u1zox/project_Vector_Vector_Activate_Batch_0/sol1/impl/verilog//Vector_Vector_Activate_Batch_0_Vector_Vector_Activa_1.v:3223: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_335_fu_5436_p3' generates 5 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_Vector_Vector_Activate_Batch_0_x92u1zox/project_Vector_Vector_Activate_Batch_0/sol1/impl/verilog//Vector_Vector_Activate_Batch_0_Vector_Vector_Activa_1.v:3225: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_336_fu_5448_p2' generates 6 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_Vector_Vector_Activate_Batch_0_x92u1zox/project_Vector_Vector_Activate_Batch_0/sol1/impl/verilog//Vector_Vector_Activate_Batch_0_Vector_Vector_Activa_1.v:3227: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_337_fu_5458_p3' generates 6 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_Vector_Vector_Activate_Batch_0_x92u1zox/project_Vector_Vector_Activate_Batch_0/sol1/impl/verilog//Vector_Vector_Activate_Batch_0_Vector_Vector_Activa_1.v:3229: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_338_fu_5470_p2' generates 7 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_Vector_Vector_Activate_Batch_0_x92u1zox/project_Vector_Vector_Activate_Batch_0/sol1/impl/verilog//Vector_Vector_Activate_Batch_0_Vector_Vector_Activa_1.v:3231: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_339_fu_5480_p5' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_Vector_Vector_Activate_Batch_0_x92u1zox/project_Vector_Vector_Activate_Batch_0/sol1/impl/verilog//Vector_Vector_Activate_Batch_0_Vector_Vector_Activa_1.v:3233: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_16_fu_1980_p5' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_Vector_Vector_Activate_Batch_0_x92u1zox/project_Vector_Vector_Activate_Batch_0/sol1/impl/verilog//Vector_Vector_Activate_Batch_0_Vector_Vector_Activa_1.v:3235: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_340_fu_5496_p2' generates 5 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_Vector_Vector_Activate_Batch_0_x92u1zox/project_Vector_Vector_Activate_Batch_0/sol1/impl/verilog//Vector_Vector_Activate_Batch_0_Vector_Vector_Activa_1.v:3237: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_341_fu_5506_p2' generates 6 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_Vector_Vector_Activate_Batch_0_x92u1zox/project_Vector_Vector_Activate_Batch_0/sol1/impl/verilog//Vector_Vector_Activate_Batch_0_Vector_Vector_Activa_1.v:3239: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_343_fu_5522_p5' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_Vector_Vector_Activate_Batch_0_x92u1zox/project_Vector_Vector_Activate_Batch_0/sol1/impl/verilog//Vector_Vector_Activate_Batch_0_Vector_Vector_Activa_1.v:3241: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_345_fu_5546_p2' generates 5 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_Vector_Vector_Activate_Batch_0_x92u1zox/project_Vector_Vector_Activate_Batch_0/sol1/impl/verilog//Vector_Vector_Activate_Batch_0_Vector_Vector_Activa_1.v:3243: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_347_fu_5564_p2' generates 6 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_Vector_Vector_Activate_Batch_0_x92u1zox/project_Vector_Vector_Activate_Batch_0/sol1/impl/verilog//Vector_Vector_Activate_Batch_0_Vector_Vector_Activa_1.v:3245: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_349_fu_5582_p2' generates 7 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_Vector_Vector_Activate_Batch_0_x92u1zox/project_Vector_Vector_Activate_Batch_0/sol1/impl/verilog//Vector_Vector_Activate_Batch_0_Vector_Vector_Activa_1.v:3247: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_36_fu_1996_p2' generates 5 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_Vector_Vector_Activate_Batch_0_x92u1zox/project_Vector_Vector_Activate_Batch_0/sol1/impl/verilog//Vector_Vector_Activate_Batch_0_Vector_Vector_Activa_1.v:3249: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_37_fu_2006_p2' generates 6 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_Vector_Vector_Activate_Batch_0_x92u1zox/project_Vector_Vector_Activate_Batch_0/sol1/impl/verilog//Vector_Vector_Activate_Batch_0_Vector_Vector_Activa_1.v:3251: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_21_fu_1690_p2' generates 6 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_Vector_Vector_Activate_Batch_0_x92u1zox/project_Vector_Vector_Activate_Batch_0/sol1/impl/verilog//Vector_Vector_Activate_Batch_0_Vector_Vector_Activa_1.v:3253: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_17_fu_2022_p5' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_Vector_Vector_Activate_Batch_0_x92u1zox/project_Vector_Vector_Activate_Batch_0/sol1/impl/verilog//Vector_Vector_Activate_Batch_0_Vector_Vector_Activa_1.v:3255: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_39_fu_2046_p2' generates 5 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_Vector_Vector_Activate_Batch_0_x92u1zox/project_Vector_Vector_Activate_Batch_0/sol1/impl/verilog//Vector_Vector_Activate_Batch_0_Vector_Vector_Activa_1.v:3257: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_40_fu_2064_p2' generates 6 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_Vector_Vector_Activate_Batch_0_x92u1zox/project_Vector_Vector_Activate_Batch_0/sol1/impl/verilog//Vector_Vector_Activate_Batch_0_Vector_Vector_Activa_1.v:3259: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_41_fu_2082_p2' generates 7 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_Vector_Vector_Activate_Batch_0_x92u1zox/project_Vector_Vector_Activate_Batch_0/sol1/impl/verilog//Vector_Vector_Activate_Batch_0_Vector_Vector_Activa_1.v:3261: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_43_fu_2103_p3' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_Vector_Vector_Activate_Batch_0_x92u1zox/project_Vector_Vector_Activate_Batch_0/sol1/impl/verilog//Vector_Vector_Activate_Batch_0_Vector_Vector_Activa_1.v:3263: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'shl_ln700_2_fu_2120_p3' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_Vector_Vector_Activate_Batch_0_x92u1zox/project_Vector_Vector_Activate_Batch_0/sol1/impl/verilog//Vector_Vector_Activate_Batch_0_Vector_Vector_Activa_1.v:3265: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_44_fu_2132_p2' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_Vector_Vector_Activate_Batch_0_x92u1zox/project_Vector_Vector_Activate_Batch_0/sol1/impl/verilog//Vector_Vector_Activate_Batch_0_Vector_Vector_Activa_1.v:3267: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_45_fu_2142_p3' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_Vector_Vector_Activate_Batch_0_x92u1zox/project_Vector_Vector_Activate_Batch_0/sol1/impl/verilog//Vector_Vector_Activate_Batch_0_Vector_Vector_Activa_1.v:3269: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_46_fu_2154_p2' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_Vector_Vector_Activate_Batch_0_x92u1zox/project_Vector_Vector_Activate_Batch_0/sol1/impl/verilog//Vector_Vector_Activate_Batch_0_Vector_Vector_Activa_1.v:3271: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_47_fu_2164_p3' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_Vector_Vector_Activate_Batch_0_x92u1zox/project_Vector_Vector_Activate_Batch_0/sol1/impl/verilog//Vector_Vector_Activate_Batch_0_Vector_Vector_Activa_1.v:3273: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_22_fu_1707_p2' generates 7 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_Vector_Vector_Activate_Batch_0_x92u1zox/project_Vector_Vector_Activate_Batch_0/sol1/impl/verilog//Vector_Vector_Activate_Batch_0_Vector_Vector_Activa_1.v:3275: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_48_fu_2176_p2' generates 5 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_Vector_Vector_Activate_Batch_0_x92u1zox/project_Vector_Vector_Activate_Batch_0/sol1/impl/verilog//Vector_Vector_Activate_Batch_0_Vector_Vector_Activa_1.v:3277: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_49_fu_2186_p3' generates 5 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_Vector_Vector_Activate_Batch_0_x92u1zox/project_Vector_Vector_Activate_Batch_0/sol1/impl/verilog//Vector_Vector_Activate_Batch_0_Vector_Vector_Activa_1.v:3279: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_50_fu_2198_p2' generates 6 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_Vector_Vector_Activate_Batch_0_x92u1zox/project_Vector_Vector_Activate_Batch_0/sol1/impl/verilog//Vector_Vector_Activate_Batch_0_Vector_Vector_Activa_1.v:3281: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_51_fu_2208_p3' generates 6 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_Vector_Vector_Activate_Batch_0_x92u1zox/project_Vector_Vector_Activate_Batch_0/sol1/impl/verilog//Vector_Vector_Activate_Batch_0_Vector_Vector_Activa_1.v:3283: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_52_fu_2220_p2' generates 7 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_Vector_Vector_Activate_Batch_0_x92u1zox/project_Vector_Vector_Activate_Batch_0/sol1/impl/verilog//Vector_Vector_Activate_Batch_0_Vector_Vector_Activa_1.v:3285: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_53_fu_2230_p5' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_Vector_Vector_Activate_Batch_0_x92u1zox/project_Vector_Vector_Activate_Batch_0/sol1/impl/verilog//Vector_Vector_Activate_Batch_0_Vector_Vector_Activa_1.v:3287: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_54_fu_2246_p2' generates 5 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_Vector_Vector_Activate_Batch_0_x92u1zox/project_Vector_Vector_Activate_Batch_0/sol1/impl/verilog//Vector_Vector_Activate_Batch_0_Vector_Vector_Activa_1.v:3289: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_55_fu_2256_p2' generates 6 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_Vector_Vector_Activate_Batch_0_x92u1zox/project_Vector_Vector_Activate_Batch_0/sol1/impl/verilog//Vector_Vector_Activate_Batch_0_Vector_Vector_Activa_1.v:3291: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_57_fu_2272_p5' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_Vector_Vector_Activate_Batch_0_x92u1zox/project_Vector_Vector_Activate_Batch_0/sol1/impl/verilog//Vector_Vector_Activate_Batch_0_Vector_Vector_Activa_1.v:3293: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_59_fu_2296_p2' generates 5 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_Vector_Vector_Activate_Batch_0_x92u1zox/project_Vector_Vector_Activate_Batch_0/sol1/impl/verilog//Vector_Vector_Activate_Batch_0_Vector_Vector_Activa_1.v:3295: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_23_reg_6001' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_Vector_Vector_Activate_Batch_0_x92u1zox/project_Vector_Vector_Activate_Batch_0/sol1/impl/verilog//Vector_Vector_Activate_Batch_0_Vector_Vector_Activa_1.v:3297: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_61_fu_2314_p2' generates 6 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_Vector_Vector_Activate_Batch_0_x92u1zox/project_Vector_Vector_Activate_Batch_0/sol1/impl/verilog//Vector_Vector_Activate_Batch_0_Vector_Vector_Activa_1.v:3299: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_63_fu_2332_p2' generates 7 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_Vector_Vector_Activate_Batch_0_x92u1zox/project_Vector_Vector_Activate_Batch_0/sol1/impl/verilog//Vector_Vector_Activate_Batch_0_Vector_Vector_Activa_1.v:3301: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_65_fu_2353_p3' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_Vector_Vector_Activate_Batch_0_x92u1zox/project_Vector_Vector_Activate_Batch_0/sol1/impl/verilog//Vector_Vector_Activate_Batch_0_Vector_Vector_Activa_1.v:3303: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'shl_ln700_3_fu_2370_p3' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_Vector_Vector_Activate_Batch_0_x92u1zox/project_Vector_Vector_Activate_Batch_0/sol1/impl/verilog//Vector_Vector_Activate_Batch_0_Vector_Vector_Activa_1.v:3305: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_66_fu_2382_p2' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_Vector_Vector_Activate_Batch_0_x92u1zox/project_Vector_Vector_Activate_Batch_0/sol1/impl/verilog//Vector_Vector_Activate_Batch_0_Vector_Vector_Activa_1.v:3307: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_67_fu_2392_p3' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_Vector_Vector_Activate_Batch_0_x92u1zox/project_Vector_Vector_Activate_Batch_0/sol1/impl/verilog//Vector_Vector_Activate_Batch_0_Vector_Vector_Activa_1.v:3309: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_68_fu_2404_p2' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_Vector_Vector_Activate_Batch_0_x92u1zox/project_Vector_Vector_Activate_Batch_0/sol1/impl/verilog//Vector_Vector_Activate_Batch_0_Vector_Vector_Activa_1.v:3311: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_69_fu_2414_p3' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_Vector_Vector_Activate_Batch_0_x92u1zox/project_Vector_Vector_Activate_Batch_0/sol1/impl/verilog//Vector_Vector_Activate_Batch_0_Vector_Vector_Activa_1.v:3313: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_70_fu_2426_p2' generates 5 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_Vector_Vector_Activate_Batch_0_x92u1zox/project_Vector_Vector_Activate_Batch_0/sol1/impl/verilog//Vector_Vector_Activate_Batch_0_Vector_Vector_Activa_1.v:3315: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_71_fu_2436_p3' generates 5 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_Vector_Vector_Activate_Batch_0_x92u1zox/project_Vector_Vector_Activate_Batch_0/sol1/impl/verilog//Vector_Vector_Activate_Batch_0_Vector_Vector_Activa_1.v:3317: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'shl_ln700_s_fu_1720_p3' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_Vector_Vector_Activate_Batch_0_x92u1zox/project_Vector_Vector_Activate_Batch_0/sol1/impl/verilog//Vector_Vector_Activate_Batch_0_Vector_Vector_Activa_1.v:3319: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_72_fu_2448_p2' generates 6 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_Vector_Vector_Activate_Batch_0_x92u1zox/project_Vector_Vector_Activate_Batch_0/sol1/impl/verilog//Vector_Vector_Activate_Batch_0_Vector_Vector_Activa_1.v:3321: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_73_fu_2458_p3' generates 6 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_Vector_Vector_Activate_Batch_0_x92u1zox/project_Vector_Vector_Activate_Batch_0/sol1/impl/verilog//Vector_Vector_Activate_Batch_0_Vector_Vector_Activa_1.v:3323: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_74_fu_2470_p2' generates 7 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_Vector_Vector_Activate_Batch_0_x92u1zox/project_Vector_Vector_Activate_Batch_0/sol1/impl/verilog//Vector_Vector_Activate_Batch_0_Vector_Vector_Activa_1.v:3325: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_75_fu_2480_p5' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_Vector_Vector_Activate_Batch_0_x92u1zox/project_Vector_Vector_Activate_Batch_0/sol1/impl/verilog//Vector_Vector_Activate_Batch_0_Vector_Vector_Activa_1.v:3327: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_76_fu_2496_p2' generates 5 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_Vector_Vector_Activate_Batch_0_x92u1zox/project_Vector_Vector_Activate_Batch_0/sol1/impl/verilog//Vector_Vector_Activate_Batch_0_Vector_Vector_Activa_1.v:3329: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_77_fu_2506_p2' generates 6 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_Vector_Vector_Activate_Batch_0_x92u1zox/project_Vector_Vector_Activate_Batch_0/sol1/impl/verilog//Vector_Vector_Activate_Batch_0_Vector_Vector_Activa_1.v:3331: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_79_fu_2522_p5' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_Vector_Vector_Activate_Batch_0_x92u1zox/project_Vector_Vector_Activate_Batch_0/sol1/impl/verilog//Vector_Vector_Activate_Batch_0_Vector_Vector_Activa_1.v:3333: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_81_fu_2546_p2' generates 5 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_Vector_Vector_Activate_Batch_0_x92u1zox/project_Vector_Vector_Activate_Batch_0/sol1/impl/verilog//Vector_Vector_Activate_Batch_0_Vector_Vector_Activa_1.v:3335: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_83_fu_2564_p2' generates 6 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_Vector_Vector_Activate_Batch_0_x92u1zox/project_Vector_Vector_Activate_Batch_0/sol1/impl/verilog//Vector_Vector_Activate_Batch_0_Vector_Vector_Activa_1.v:3337: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_85_fu_2582_p2' generates 7 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_Vector_Vector_Activate_Batch_0_x92u1zox/project_Vector_Vector_Activate_Batch_0/sol1/impl/verilog//Vector_Vector_Activate_Batch_0_Vector_Vector_Activa_1.v:3339: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_24_fu_1731_p2' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_Vector_Vector_Activate_Batch_0_x92u1zox/project_Vector_Vector_Activate_Batch_0/sol1/impl/verilog//Vector_Vector_Activate_Batch_0_Vector_Vector_Activa_1.v:3341: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_87_fu_2603_p3' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_Vector_Vector_Activate_Batch_0_x92u1zox/project_Vector_Vector_Activate_Batch_0/sol1/impl/verilog//Vector_Vector_Activate_Batch_0_Vector_Vector_Activa_1.v:3343: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'shl_ln700_4_fu_2620_p3' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_Vector_Vector_Activate_Batch_0_x92u1zox/project_Vector_Vector_Activate_Batch_0/sol1/impl/verilog//Vector_Vector_Activate_Batch_0_Vector_Vector_Activa_1.v:3345: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_88_fu_2632_p2' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_Vector_Vector_Activate_Batch_0_x92u1zox/project_Vector_Vector_Activate_Batch_0/sol1/impl/verilog//Vector_Vector_Activate_Batch_0_Vector_Vector_Activa_1.v:3347: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_89_fu_2642_p3' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_Vector_Vector_Activate_Batch_0_x92u1zox/project_Vector_Vector_Activate_Batch_0/sol1/impl/verilog//Vector_Vector_Activate_Batch_0_Vector_Vector_Activa_1.v:3349: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_90_fu_2654_p2' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_Vector_Vector_Activate_Batch_0_x92u1zox/project_Vector_Vector_Activate_Batch_0/sol1/impl/verilog//Vector_Vector_Activate_Batch_0_Vector_Vector_Activa_1.v:3351: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_91_fu_2664_p3' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_Vector_Vector_Activate_Batch_0_x92u1zox/project_Vector_Vector_Activate_Batch_0/sol1/impl/verilog//Vector_Vector_Activate_Batch_0_Vector_Vector_Activa_1.v:3353: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_92_fu_2676_p2' generates 5 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_Vector_Vector_Activate_Batch_0_x92u1zox/project_Vector_Vector_Activate_Batch_0/sol1/impl/verilog//Vector_Vector_Activate_Batch_0_Vector_Vector_Activa_1.v:3355: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_93_fu_2686_p3' generates 5 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_Vector_Vector_Activate_Batch_0_x92u1zox/project_Vector_Vector_Activate_Batch_0/sol1/impl/verilog//Vector_Vector_Activate_Batch_0_Vector_Vector_Activa_1.v:3357: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_94_fu_2698_p2' generates 6 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_Vector_Vector_Activate_Batch_0_x92u1zox/project_Vector_Vector_Activate_Batch_0/sol1/impl/verilog//Vector_Vector_Activate_Batch_0_Vector_Vector_Activa_1.v:3359: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_95_fu_2708_p3' generates 6 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_Vector_Vector_Activate_Batch_0_x92u1zox/project_Vector_Vector_Activate_Batch_0/sol1/impl/verilog//Vector_Vector_Activate_Batch_0_Vector_Vector_Activa_1.v:3361: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_5_fu_1741_p3' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_Vector_Vector_Activate_Batch_0_x92u1zox/project_Vector_Vector_Activate_Batch_0/sol1/impl/verilog//Vector_Vector_Activate_Batch_0_Vector_Vector_Activa_1.v:3363: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_96_fu_2720_p2' generates 7 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_Vector_Vector_Activate_Batch_0_x92u1zox/project_Vector_Vector_Activate_Batch_0/sol1/impl/verilog//Vector_Vector_Activate_Batch_0_Vector_Vector_Activa_1.v:3365: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_97_fu_2730_p5' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_Vector_Vector_Activate_Batch_0_x92u1zox/project_Vector_Vector_Activate_Batch_0/sol1/impl/verilog//Vector_Vector_Activate_Batch_0_Vector_Vector_Activa_1.v:3367: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_98_fu_2746_p2' generates 5 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_Vector_Vector_Activate_Batch_0_x92u1zox/project_Vector_Vector_Activate_Batch_0/sol1/impl/verilog//Vector_Vector_Activate_Batch_0_Vector_Vector_Activa_1.v:3369: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_99_fu_2756_p2' generates 6 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_Vector_Vector_Activate_Batch_0_x92u1zox/project_Vector_Vector_Activate_Batch_0/sol1/impl/verilog//Vector_Vector_Activate_Batch_0_Vector_Vector_Activa_1.v:3371: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_101_fu_2772_p5' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_Vector_Vector_Activate_Batch_0_x92u1zox/project_Vector_Vector_Activate_Batch_0/sol1/impl/verilog//Vector_Vector_Activate_Batch_0_Vector_Vector_Activa_1.v:3373: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_103_fu_2796_p2' generates 5 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_Vector_Vector_Activate_Batch_0_x92u1zox/project_Vector_Vector_Activate_Batch_0/sol1/impl/verilog//Vector_Vector_Activate_Batch_0_Vector_Vector_Activa_1.v:3375: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_105_fu_2814_p2' generates 6 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_Vector_Vector_Activate_Batch_0_x92u1zox/project_Vector_Vector_Activate_Batch_0/sol1/impl/verilog//Vector_Vector_Activate_Batch_0_Vector_Vector_Activa_1.v:3377: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_107_fu_2832_p2' generates 7 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_Vector_Vector_Activate_Batch_0_x92u1zox/project_Vector_Vector_Activate_Batch_0/sol1/impl/verilog//Vector_Vector_Activate_Batch_0_Vector_Vector_Activa_1.v:3379: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_109_fu_2853_p3' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_Vector_Vector_Activate_Batch_0_x92u1zox/project_Vector_Vector_Activate_Batch_0/sol1/impl/verilog//Vector_Vector_Activate_Batch_0_Vector_Vector_Activa_1.v:3381: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'shl_ln700_5_fu_2870_p3' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_Vector_Vector_Activate_Batch_0_x92u1zox/project_Vector_Vector_Activate_Batch_0/sol1/impl/verilog//Vector_Vector_Activate_Batch_0_Vector_Vector_Activa_1.v:3383: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_25_fu_1752_p2' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_Vector_Vector_Activate_Batch_0_x92u1zox/project_Vector_Vector_Activate_Batch_0/sol1/impl/verilog//Vector_Vector_Activate_Batch_0_Vector_Vector_Activa_1.v:3385: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_110_fu_2882_p2' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_Vector_Vector_Activate_Batch_0_x92u1zox/project_Vector_Vector_Activate_Batch_0/sol1/impl/verilog//Vector_Vector_Activate_Batch_0_Vector_Vector_Activa_1.v:3387: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_111_fu_2892_p3' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_Vector_Vector_Activate_Batch_0_x92u1zox/project_Vector_Vector_Activate_Batch_0/sol1/impl/verilog//Vector_Vector_Activate_Batch_0_Vector_Vector_Activa_1.v:3389: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_112_fu_2904_p2' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_Vector_Vector_Activate_Batch_0_x92u1zox/project_Vector_Vector_Activate_Batch_0/sol1/impl/verilog//Vector_Vector_Activate_Batch_0_Vector_Vector_Activa_1.v:3391: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_113_fu_2914_p3' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_Vector_Vector_Activate_Batch_0_x92u1zox/project_Vector_Vector_Activate_Batch_0/sol1/impl/verilog//Vector_Vector_Activate_Batch_0_Vector_Vector_Activa_1.v:3393: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_114_fu_2926_p2' generates 5 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_Vector_Vector_Activate_Batch_0_x92u1zox/project_Vector_Vector_Activate_Batch_0/sol1/impl/verilog//Vector_Vector_Activate_Batch_0_Vector_Vector_Activa_1.v:3395: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_115_fu_2936_p3' generates 5 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_Vector_Vector_Activate_Batch_0_x92u1zox/project_Vector_Vector_Activate_Batch_0/sol1/impl/verilog//Vector_Vector_Activate_Batch_0_Vector_Vector_Activa_1.v:3397: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_116_fu_2948_p2' generates 6 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_Vector_Vector_Activate_Batch_0_x92u1zox/project_Vector_Vector_Activate_Batch_0/sol1/impl/verilog//Vector_Vector_Activate_Batch_0_Vector_Vector_Activa_1.v:3399: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_117_fu_2958_p3' generates 6 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_Vector_Vector_Activate_Batch_0_x92u1zox/project_Vector_Vector_Activate_Batch_0/sol1/impl/verilog//Vector_Vector_Activate_Batch_0_Vector_Vector_Activa_1.v:3401: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_118_fu_2970_p2' generates 7 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_Vector_Vector_Activate_Batch_0_x92u1zox/project_Vector_Vector_Activate_Batch_0/sol1/impl/verilog//Vector_Vector_Activate_Batch_0_Vector_Vector_Activa_1.v:3403: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_119_fu_2980_p5' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_Vector_Vector_Activate_Batch_0_x92u1zox/project_Vector_Vector_Activate_Batch_0/sol1/impl/verilog//Vector_Vector_Activate_Batch_0_Vector_Vector_Activa_1.v:3405: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_6_fu_1762_p3' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_Vector_Vector_Activate_Batch_0_x92u1zox/project_Vector_Vector_Activate_Batch_0/sol1/impl/verilog//Vector_Vector_Activate_Batch_0_Vector_Vector_Activa_1.v:3407: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_7_fu_1655_p4' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_Vector_Vector_Activate_Batch_0_x92u1zox/project_Vector_Vector_Activate_Batch_0/sol1/impl/verilog//Vector_Vector_Activate_Batch_0_Vector_Vector_Activa_1.v:3409: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_2_fu_1447_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_Vector_Vector_Activate_Batch_0_x92u1zox/project_Vector_Vector_Activate_Batch_0/sol1/impl/verilog//Vector_Vector_Activate_Batch_0_Vector_Vector_Activa_1.v:3411: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1_fu_1418_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_Vector_Vector_Activate_Batch_0_x92u1zox/project_Vector_Vector_Activate_Batch_0/sol1/impl/verilog//Vector_Vector_Activate_Batch_0_Vector_Vector_Activate_Batch_0.v:459: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n"
     ]
    },
    {
     "name": "stderr",
     "output_type": "stream",
     "text": [
      "Process ForkPoolWorker-5:\n",
      "Traceback (most recent call last):\n",
      "  File \"/opt/conda/lib/python3.6/multiprocessing/process.py\", line 258, in _bootstrap\n",
      "    self.run()\n",
      "  File \"/opt/conda/lib/python3.6/multiprocessing/process.py\", line 93, in run\n",
      "    self._target(*self._args, **self._kwargs)\n",
      "  File \"/opt/conda/lib/python3.6/multiprocessing/pool.py\", line 119, in worker\n",
      "    result = (True, func(*args, **kwds))\n",
      "  File \"/opt/conda/lib/python3.6/multiprocessing/pool.py\", line 44, in mapstar\n",
      "    return list(map(*args))\n",
      "  File \"/workspace/finn/src/finn/transformation/fpgadataflow/prepare_rtlsim.py\", line 69, in applyNodeLocal\n",
      "    inst.prepare_rtlsim()\n"
     ]
    },
    {
     "ename": "KeyboardInterrupt",
     "evalue": "",
     "output_type": "error",
     "traceback": [
      "\u001b[0;31m---------------------------------------------------------------------------\u001b[0m",
      "\u001b[0;31mKeyboardInterrupt\u001b[0m                         Traceback (most recent call last)",
      "\u001b[0;32m<ipython-input-58-f7e968f1f9af>\u001b[0m in \u001b[0;36m<module>\u001b[0;34m\u001b[0m\n\u001b[1;32m     29\u001b[0m             \u001b[0mmodel_partition\u001b[0m \u001b[0;34m=\u001b[0m \u001b[0mmodel_partition\u001b[0m\u001b[0;34m.\u001b[0m\u001b[0mtransform\u001b[0m\u001b[0;34m(\u001b[0m\u001b[0mPrepareIP\u001b[0m\u001b[0;34m(\u001b[0m\u001b[0;34m\"xcu250-figd2104-2L-e\"\u001b[0m\u001b[0;34m,\u001b[0m \u001b[0;36m5\u001b[0m\u001b[0;34m)\u001b[0m\u001b[0;34m)\u001b[0m\u001b[0;34m\u001b[0m\u001b[0;34m\u001b[0m\u001b[0m\n\u001b[1;32m     30\u001b[0m             \u001b[0mmodel_partition\u001b[0m \u001b[0;34m=\u001b[0m \u001b[0mmodel_partition\u001b[0m\u001b[0;34m.\u001b[0m\u001b[0mtransform\u001b[0m\u001b[0;34m(\u001b[0m\u001b[0mHLSSynthIP\u001b[0m\u001b[0;34m(\u001b[0m\u001b[0;34m)\u001b[0m\u001b[0;34m)\u001b[0m\u001b[0;34m\u001b[0m\u001b[0;34m\u001b[0m\u001b[0m\n\u001b[0;32m---> 31\u001b[0;31m             \u001b[0mmodel_partition\u001b[0m \u001b[0;34m=\u001b[0m \u001b[0mmodel_partition\u001b[0m\u001b[0;34m.\u001b[0m\u001b[0mtransform\u001b[0m\u001b[0;34m(\u001b[0m\u001b[0mPrepareRTLSim\u001b[0m\u001b[0;34m(\u001b[0m\u001b[0;34m)\u001b[0m\u001b[0;34m)\u001b[0m\u001b[0;34m\u001b[0m\u001b[0;34m\u001b[0m\u001b[0m\n\u001b[0m\u001b[1;32m     32\u001b[0m \u001b[0;34m\u001b[0m\u001b[0m\n\u001b[1;32m     33\u001b[0m         \u001b[0mmodel_partition\u001b[0m\u001b[0;34m.\u001b[0m\u001b[0msave\u001b[0m\u001b[0;34m(\u001b[0m\u001b[0mpath_to_partition\u001b[0m\u001b[0;34m)\u001b[0m\u001b[0;34m\u001b[0m\u001b[0;34m\u001b[0m\u001b[0m\n",
      "\u001b[0;32m/workspace/finn-base/src/finn/core/modelwrapper.py\u001b[0m in \u001b[0;36mtransform\u001b[0;34m(self, transformation, make_deepcopy, cleanup, fix_float64)\u001b[0m\n\u001b[1;32m    138\u001b[0m         \u001b[0;32mwhile\u001b[0m \u001b[0mmodel_was_changed\u001b[0m\u001b[0;34m:\u001b[0m\u001b[0;34m\u001b[0m\u001b[0;34m\u001b[0m\u001b[0m\n\u001b[1;32m    139\u001b[0m             (transformed_model, model_was_changed) = transformation.apply(\n\u001b[0;32m--> 140\u001b[0;31m                 \u001b[0mtransformed_model\u001b[0m\u001b[0;34m\u001b[0m\u001b[0;34m\u001b[0m\u001b[0m\n\u001b[0m\u001b[1;32m    141\u001b[0m             )\n\u001b[1;32m    142\u001b[0m         \u001b[0;32mif\u001b[0m \u001b[0mcleanup\u001b[0m\u001b[0;34m:\u001b[0m\u001b[0;34m\u001b[0m\u001b[0;34m\u001b[0m\u001b[0m\n",
      "\u001b[0;32m/workspace/finn/src/finn/transformation/fpgadataflow/prepare_rtlsim.py\u001b[0m in \u001b[0;36mapply\u001b[0;34m(self, model)\u001b[0m\n\u001b[1;32m     59\u001b[0m     \u001b[0;32mdef\u001b[0m \u001b[0mapply\u001b[0m\u001b[0;34m(\u001b[0m\u001b[0mself\u001b[0m\u001b[0;34m,\u001b[0m \u001b[0mmodel\u001b[0m\u001b[0;34m)\u001b[0m\u001b[0;34m:\u001b[0m\u001b[0;34m\u001b[0m\u001b[0;34m\u001b[0m\u001b[0m\n\u001b[1;32m     60\u001b[0m         \u001b[0mmodel\u001b[0m \u001b[0;34m=\u001b[0m \u001b[0mmodel\u001b[0m\u001b[0;34m.\u001b[0m\u001b[0mtransform\u001b[0m\u001b[0;34m(\u001b[0m\u001b[0mReplaceVerilogRelPaths\u001b[0m\u001b[0;34m(\u001b[0m\u001b[0;34m)\u001b[0m\u001b[0;34m)\u001b[0m\u001b[0;34m\u001b[0m\u001b[0;34m\u001b[0m\u001b[0m\n\u001b[0;32m---> 61\u001b[0;31m         \u001b[0;32mreturn\u001b[0m \u001b[0msuper\u001b[0m\u001b[0;34m(\u001b[0m\u001b[0;34m)\u001b[0m\u001b[0;34m.\u001b[0m\u001b[0mapply\u001b[0m\u001b[0;34m(\u001b[0m\u001b[0mmodel\u001b[0m\u001b[0;34m)\u001b[0m\u001b[0;34m\u001b[0m\u001b[0;34m\u001b[0m\u001b[0m\n\u001b[0m\u001b[1;32m     62\u001b[0m \u001b[0;34m\u001b[0m\u001b[0m\n\u001b[1;32m     63\u001b[0m     \u001b[0;32mdef\u001b[0m \u001b[0mapplyNodeLocal\u001b[0m\u001b[0;34m(\u001b[0m\u001b[0mself\u001b[0m\u001b[0;34m,\u001b[0m \u001b[0mnode\u001b[0m\u001b[0;34m)\u001b[0m\u001b[0;34m:\u001b[0m\u001b[0;34m\u001b[0m\u001b[0;34m\u001b[0m\u001b[0m\n",
      "\u001b[0;32m/workspace/finn-base/src/finn/transformation/base.py\u001b[0m in \u001b[0;36mapply\u001b[0;34m(self, model)\u001b[0m\n\u001b[1;32m    103\u001b[0m         \u001b[0;31m# Execute transformation in parallel\u001b[0m\u001b[0;34m\u001b[0m\u001b[0;34m\u001b[0m\u001b[0;34m\u001b[0m\u001b[0m\n\u001b[1;32m    104\u001b[0m         \u001b[0;32mwith\u001b[0m \u001b[0mmp\u001b[0m\u001b[0;34m.\u001b[0m\u001b[0mPool\u001b[0m\u001b[0;34m(\u001b[0m\u001b[0mself\u001b[0m\u001b[0;34m.\u001b[0m\u001b[0m_num_workers\u001b[0m\u001b[0;34m)\u001b[0m \u001b[0;32mas\u001b[0m \u001b[0mp\u001b[0m\u001b[0;34m:\u001b[0m\u001b[0;34m\u001b[0m\u001b[0;34m\u001b[0m\u001b[0m\n\u001b[0;32m--> 105\u001b[0;31m             \u001b[0mnew_nodes_and_bool\u001b[0m \u001b[0;34m=\u001b[0m \u001b[0mp\u001b[0m\u001b[0;34m.\u001b[0m\u001b[0mmap\u001b[0m\u001b[0;34m(\u001b[0m\u001b[0mself\u001b[0m\u001b[0;34m.\u001b[0m\u001b[0mapplyNodeLocal\u001b[0m\u001b[0;34m,\u001b[0m \u001b[0mold_nodes\u001b[0m\u001b[0;34m,\u001b[0m \u001b[0mchunksize\u001b[0m\u001b[0;34m=\u001b[0m\u001b[0;36m1\u001b[0m\u001b[0;34m)\u001b[0m\u001b[0;34m\u001b[0m\u001b[0;34m\u001b[0m\u001b[0m\n\u001b[0m\u001b[1;32m    106\u001b[0m \u001b[0;34m\u001b[0m\u001b[0m\n\u001b[1;32m    107\u001b[0m         \u001b[0;31m# extract nodes and check if the transformation needs to run again\u001b[0m\u001b[0;34m\u001b[0m\u001b[0;34m\u001b[0m\u001b[0;34m\u001b[0m\u001b[0m\n",
      "\u001b[0;32m/opt/conda/lib/python3.6/multiprocessing/pool.py\u001b[0m in \u001b[0;36mmap\u001b[0;34m(self, func, iterable, chunksize)\u001b[0m\n\u001b[1;32m    264\u001b[0m         \u001b[0;32min\u001b[0m \u001b[0ma\u001b[0m \u001b[0mlist\u001b[0m \u001b[0mthat\u001b[0m \u001b[0;32mis\u001b[0m \u001b[0mreturned\u001b[0m\u001b[0;34m.\u001b[0m\u001b[0;34m\u001b[0m\u001b[0;34m\u001b[0m\u001b[0m\n\u001b[1;32m    265\u001b[0m         '''\n\u001b[0;32m--> 266\u001b[0;31m         \u001b[0;32mreturn\u001b[0m \u001b[0mself\u001b[0m\u001b[0;34m.\u001b[0m\u001b[0m_map_async\u001b[0m\u001b[0;34m(\u001b[0m\u001b[0mfunc\u001b[0m\u001b[0;34m,\u001b[0m \u001b[0miterable\u001b[0m\u001b[0;34m,\u001b[0m \u001b[0mmapstar\u001b[0m\u001b[0;34m,\u001b[0m \u001b[0mchunksize\u001b[0m\u001b[0;34m)\u001b[0m\u001b[0;34m.\u001b[0m\u001b[0mget\u001b[0m\u001b[0;34m(\u001b[0m\u001b[0;34m)\u001b[0m\u001b[0;34m\u001b[0m\u001b[0;34m\u001b[0m\u001b[0m\n\u001b[0m\u001b[1;32m    267\u001b[0m \u001b[0;34m\u001b[0m\u001b[0m\n\u001b[1;32m    268\u001b[0m     \u001b[0;32mdef\u001b[0m \u001b[0mstarmap\u001b[0m\u001b[0;34m(\u001b[0m\u001b[0mself\u001b[0m\u001b[0;34m,\u001b[0m \u001b[0mfunc\u001b[0m\u001b[0;34m,\u001b[0m \u001b[0miterable\u001b[0m\u001b[0;34m,\u001b[0m \u001b[0mchunksize\u001b[0m\u001b[0;34m=\u001b[0m\u001b[0;32mNone\u001b[0m\u001b[0;34m)\u001b[0m\u001b[0;34m:\u001b[0m\u001b[0;34m\u001b[0m\u001b[0;34m\u001b[0m\u001b[0m\n",
      "\u001b[0;32m/opt/conda/lib/python3.6/multiprocessing/pool.py\u001b[0m in \u001b[0;36mget\u001b[0;34m(self, timeout)\u001b[0m\n\u001b[1;32m    636\u001b[0m \u001b[0;34m\u001b[0m\u001b[0m\n\u001b[1;32m    637\u001b[0m     \u001b[0;32mdef\u001b[0m \u001b[0mget\u001b[0m\u001b[0;34m(\u001b[0m\u001b[0mself\u001b[0m\u001b[0;34m,\u001b[0m \u001b[0mtimeout\u001b[0m\u001b[0;34m=\u001b[0m\u001b[0;32mNone\u001b[0m\u001b[0;34m)\u001b[0m\u001b[0;34m:\u001b[0m\u001b[0;34m\u001b[0m\u001b[0;34m\u001b[0m\u001b[0m\n\u001b[0;32m--> 638\u001b[0;31m         \u001b[0mself\u001b[0m\u001b[0;34m.\u001b[0m\u001b[0mwait\u001b[0m\u001b[0;34m(\u001b[0m\u001b[0mtimeout\u001b[0m\u001b[0;34m)\u001b[0m\u001b[0;34m\u001b[0m\u001b[0;34m\u001b[0m\u001b[0m\n\u001b[0m\u001b[1;32m    639\u001b[0m         \u001b[0;32mif\u001b[0m \u001b[0;32mnot\u001b[0m \u001b[0mself\u001b[0m\u001b[0;34m.\u001b[0m\u001b[0mready\u001b[0m\u001b[0;34m(\u001b[0m\u001b[0;34m)\u001b[0m\u001b[0;34m:\u001b[0m\u001b[0;34m\u001b[0m\u001b[0;34m\u001b[0m\u001b[0m\n\u001b[1;32m    640\u001b[0m             \u001b[0;32mraise\u001b[0m \u001b[0mTimeoutError\u001b[0m\u001b[0;34m\u001b[0m\u001b[0;34m\u001b[0m\u001b[0m\n",
      "\u001b[0;32m/opt/conda/lib/python3.6/multiprocessing/pool.py\u001b[0m in \u001b[0;36mwait\u001b[0;34m(self, timeout)\u001b[0m\n\u001b[1;32m    633\u001b[0m \u001b[0;34m\u001b[0m\u001b[0m\n\u001b[1;32m    634\u001b[0m     \u001b[0;32mdef\u001b[0m \u001b[0mwait\u001b[0m\u001b[0;34m(\u001b[0m\u001b[0mself\u001b[0m\u001b[0;34m,\u001b[0m \u001b[0mtimeout\u001b[0m\u001b[0;34m=\u001b[0m\u001b[0;32mNone\u001b[0m\u001b[0;34m)\u001b[0m\u001b[0;34m:\u001b[0m\u001b[0;34m\u001b[0m\u001b[0;34m\u001b[0m\u001b[0m\n\u001b[0;32m--> 635\u001b[0;31m         \u001b[0mself\u001b[0m\u001b[0;34m.\u001b[0m\u001b[0m_event\u001b[0m\u001b[0;34m.\u001b[0m\u001b[0mwait\u001b[0m\u001b[0;34m(\u001b[0m\u001b[0mtimeout\u001b[0m\u001b[0;34m)\u001b[0m\u001b[0;34m\u001b[0m\u001b[0;34m\u001b[0m\u001b[0m\n\u001b[0m\u001b[1;32m    636\u001b[0m \u001b[0;34m\u001b[0m\u001b[0m\n\u001b[1;32m    637\u001b[0m     \u001b[0;32mdef\u001b[0m \u001b[0mget\u001b[0m\u001b[0;34m(\u001b[0m\u001b[0mself\u001b[0m\u001b[0;34m,\u001b[0m \u001b[0mtimeout\u001b[0m\u001b[0;34m=\u001b[0m\u001b[0;32mNone\u001b[0m\u001b[0;34m)\u001b[0m\u001b[0;34m:\u001b[0m\u001b[0;34m\u001b[0m\u001b[0;34m\u001b[0m\u001b[0m\n",
      "\u001b[0;32m/opt/conda/lib/python3.6/threading.py\u001b[0m in \u001b[0;36mwait\u001b[0;34m(self, timeout)\u001b[0m\n\u001b[1;32m    549\u001b[0m             \u001b[0msignaled\u001b[0m \u001b[0;34m=\u001b[0m \u001b[0mself\u001b[0m\u001b[0;34m.\u001b[0m\u001b[0m_flag\u001b[0m\u001b[0;34m\u001b[0m\u001b[0;34m\u001b[0m\u001b[0m\n\u001b[1;32m    550\u001b[0m             \u001b[0;32mif\u001b[0m \u001b[0;32mnot\u001b[0m \u001b[0msignaled\u001b[0m\u001b[0;34m:\u001b[0m\u001b[0;34m\u001b[0m\u001b[0;34m\u001b[0m\u001b[0m\n\u001b[0;32m--> 551\u001b[0;31m                 \u001b[0msignaled\u001b[0m \u001b[0;34m=\u001b[0m \u001b[0mself\u001b[0m\u001b[0;34m.\u001b[0m\u001b[0m_cond\u001b[0m\u001b[0;34m.\u001b[0m\u001b[0mwait\u001b[0m\u001b[0;34m(\u001b[0m\u001b[0mtimeout\u001b[0m\u001b[0;34m)\u001b[0m\u001b[0;34m\u001b[0m\u001b[0;34m\u001b[0m\u001b[0m\n\u001b[0m\u001b[1;32m    552\u001b[0m             \u001b[0;32mreturn\u001b[0m \u001b[0msignaled\u001b[0m\u001b[0;34m\u001b[0m\u001b[0;34m\u001b[0m\u001b[0m\n\u001b[1;32m    553\u001b[0m \u001b[0;34m\u001b[0m\u001b[0m\n",
      "\u001b[0;32m/opt/conda/lib/python3.6/threading.py\u001b[0m in \u001b[0;36mwait\u001b[0;34m(self, timeout)\u001b[0m\n\u001b[1;32m    293\u001b[0m         \u001b[0;32mtry\u001b[0m\u001b[0;34m:\u001b[0m    \u001b[0;31m# restore state no matter what (e.g., KeyboardInterrupt)\u001b[0m\u001b[0;34m\u001b[0m\u001b[0;34m\u001b[0m\u001b[0m\n\u001b[1;32m    294\u001b[0m             \u001b[0;32mif\u001b[0m \u001b[0mtimeout\u001b[0m \u001b[0;32mis\u001b[0m \u001b[0;32mNone\u001b[0m\u001b[0;34m:\u001b[0m\u001b[0;34m\u001b[0m\u001b[0;34m\u001b[0m\u001b[0m\n\u001b[0;32m--> 295\u001b[0;31m                 \u001b[0mwaiter\u001b[0m\u001b[0;34m.\u001b[0m\u001b[0macquire\u001b[0m\u001b[0;34m(\u001b[0m\u001b[0;34m)\u001b[0m\u001b[0;34m\u001b[0m\u001b[0;34m\u001b[0m\u001b[0m\n\u001b[0m\u001b[1;32m    296\u001b[0m                 \u001b[0mgotit\u001b[0m \u001b[0;34m=\u001b[0m \u001b[0;32mTrue\u001b[0m\u001b[0;34m\u001b[0m\u001b[0;34m\u001b[0m\u001b[0m\n\u001b[1;32m    297\u001b[0m             \u001b[0;32melse\u001b[0m\u001b[0;34m:\u001b[0m\u001b[0;34m\u001b[0m\u001b[0;34m\u001b[0m\u001b[0m\n",
      "\u001b[0;31mKeyboardInterrupt\u001b[0m: "
     ]
    }
   ],
   "source": [
    "import time\n",
    "\n",
    "from finn.core.modelwrapper import ModelWrapper\n",
    "from finn.transformation.fpgadataflow.prepare_cppsim import PrepareCppSim\n",
    "from finn.transformation.fpgadataflow.compile_cppsim import CompileCppSim\n",
    "from finn.transformation.fpgadataflow.set_exec_mode import SetExecMode\n",
    "\n",
    "#model = ModelWrapper(\"models/end2end_quartznet_hls_layers.onnx\")\n",
    "model = ModelWrapper(\"/tmp/quartznet_hls_converted.onnx\")\n",
    "\n",
    "\n",
    "for n in model.graph.node:\n",
    "    if n.op_type==\"GenericPartition\":\n",
    "        path_to_partition = get_by_name(n.attribute, \"model\", \"name\").s.decode('utf-8')\n",
    "        print(path_to_partition)\n",
    "        model_partition = ModelWrapper(path_to_partition)\n",
    "\n",
    "        model_partition = model_partition.transform(PrepareCppSim())\n",
    "        model_partition = model_partition.transform(CompileCppSim())\n",
    "        model_partition = model_partition.transform(SetExecMode(\"cppsim\"))\n",
    "\n",
    "        model_partition.save(path_to_partition)\n",
    "    \n",
    "\n",
    "model.save(\"/tmp/quartznet_hls_converted_cppsim.onnx\")"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "ordinary-worship",
   "metadata": {},
   "source": [
    "## RLTsim\n"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 18,
   "id": "pretty-elevation",
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "/tmp/finn_dev_mirza/partitioning_final/partition_0.onnx\n"
     ]
    },
    {
     "name": "stderr",
     "output_type": "stream",
     "text": [
      "Process ForkPoolWorker-17:\n",
      "Process ForkPoolWorker-16:\n",
      "Process ForkPoolWorker-20:\n",
      "Process ForkPoolWorker-18:\n",
      "Process ForkPoolWorker-21:\n",
      "Process ForkPoolWorker-19:\n",
      "Process ForkPoolWorker-15:\n",
      "Traceback (most recent call last):\n",
      "Traceback (most recent call last):\n",
      "Traceback (most recent call last):\n",
      "Traceback (most recent call last):\n",
      "Traceback (most recent call last):\n",
      "  File \"/opt/conda/lib/python3.6/multiprocessing/process.py\", line 258, in _bootstrap\n",
      "    self.run()\n",
      "  File \"/opt/conda/lib/python3.6/multiprocessing/process.py\", line 258, in _bootstrap\n",
      "    self.run()\n",
      "  File \"/opt/conda/lib/python3.6/multiprocessing/process.py\", line 258, in _bootstrap\n",
      "    self.run()\n",
      "  File \"/opt/conda/lib/python3.6/multiprocessing/process.py\", line 93, in run\n",
      "    self._target(*self._args, **self._kwargs)\n",
      "  File \"/opt/conda/lib/python3.6/multiprocessing/process.py\", line 258, in _bootstrap\n",
      "    self.run()\n",
      "  File \"/opt/conda/lib/python3.6/multiprocessing/process.py\", line 258, in _bootstrap\n",
      "    self.run()\n",
      "  File \"/opt/conda/lib/python3.6/multiprocessing/process.py\", line 93, in run\n",
      "    self._target(*self._args, **self._kwargs)\n",
      "  File \"/opt/conda/lib/python3.6/multiprocessing/pool.py\", line 108, in worker\n",
      "    task = get()\n",
      "  File \"/opt/conda/lib/python3.6/multiprocessing/process.py\", line 93, in run\n",
      "    self._target(*self._args, **self._kwargs)\n",
      "  File \"/opt/conda/lib/python3.6/multiprocessing/process.py\", line 93, in run\n",
      "    self._target(*self._args, **self._kwargs)\n",
      "  File \"/opt/conda/lib/python3.6/multiprocessing/queues.py\", line 334, in get\n",
      "    with self._rlock:\n",
      "  File \"/opt/conda/lib/python3.6/multiprocessing/pool.py\", line 108, in worker\n",
      "    task = get()\n",
      "  File \"/opt/conda/lib/python3.6/multiprocessing/pool.py\", line 108, in worker\n",
      "    task = get()\n",
      "  File \"/opt/conda/lib/python3.6/multiprocessing/synchronize.py\", line 95, in __enter__\n",
      "    return self._semlock.__enter__()\n",
      "  File \"/opt/conda/lib/python3.6/multiprocessing/pool.py\", line 108, in worker\n",
      "    task = get()\n",
      "  File \"/opt/conda/lib/python3.6/multiprocessing/process.py\", line 93, in run\n",
      "    self._target(*self._args, **self._kwargs)\n",
      "  File \"/opt/conda/lib/python3.6/multiprocessing/queues.py\", line 334, in get\n",
      "    with self._rlock:\n",
      "  File \"/opt/conda/lib/python3.6/multiprocessing/queues.py\", line 334, in get\n",
      "    with self._rlock:\n",
      "  File \"/opt/conda/lib/python3.6/multiprocessing/queues.py\", line 334, in get\n",
      "    with self._rlock:\n",
      "  File \"/opt/conda/lib/python3.6/multiprocessing/synchronize.py\", line 95, in __enter__\n",
      "    return self._semlock.__enter__()\n",
      "  File \"/opt/conda/lib/python3.6/multiprocessing/queues.py\", line 334, in get\n",
      "    with self._rlock:\n",
      "  File \"/opt/conda/lib/python3.6/multiprocessing/pool.py\", line 108, in worker\n",
      "    task = get()\n",
      "KeyboardInterrupt\n",
      "KeyboardInterrupt\n",
      "Traceback (most recent call last):\n"
     ]
    },
    {
     "ename": "KeyboardInterrupt",
     "evalue": "",
     "output_type": "error",
     "traceback": [
      "\u001b[0;31m---------------------------------------------------------------------------\u001b[0m",
      "\u001b[0;31mKeyboardInterrupt\u001b[0m                         Traceback (most recent call last)",
      "\u001b[0;32m<ipython-input-18-968a19d607df>\u001b[0m in \u001b[0;36m<module>\u001b[0;34m\u001b[0m\n\u001b[1;32m     30\u001b[0m \u001b[0;34m\u001b[0m\u001b[0m\n\u001b[1;32m     31\u001b[0m         \u001b[0mmodel_partition\u001b[0m \u001b[0;34m=\u001b[0m \u001b[0mmodel_partition\u001b[0m\u001b[0;34m.\u001b[0m\u001b[0mtransform\u001b[0m\u001b[0;34m(\u001b[0m\u001b[0mPrepareIP\u001b[0m\u001b[0;34m(\u001b[0m\u001b[0mtest_fpga_part\u001b[0m\u001b[0;34m,\u001b[0m \u001b[0mtarget_clk_ns\u001b[0m\u001b[0;34m)\u001b[0m\u001b[0;34m)\u001b[0m\u001b[0;34m\u001b[0m\u001b[0;34m\u001b[0m\u001b[0m\n\u001b[0;32m---> 32\u001b[0;31m         \u001b[0mmodel_partition\u001b[0m \u001b[0;34m=\u001b[0m \u001b[0mmodel_partition\u001b[0m\u001b[0;34m.\u001b[0m\u001b[0mtransform\u001b[0m\u001b[0;34m(\u001b[0m\u001b[0mHLSSynthIP\u001b[0m\u001b[0;34m(\u001b[0m\u001b[0;34m)\u001b[0m\u001b[0;34m)\u001b[0m\u001b[0;34m\u001b[0m\u001b[0;34m\u001b[0m\u001b[0m\n\u001b[0m\u001b[1;32m     33\u001b[0m         \u001b[0mmodel_partition\u001b[0m \u001b[0;34m=\u001b[0m \u001b[0mmodel_partition\u001b[0m\u001b[0;34m.\u001b[0m\u001b[0mtransform\u001b[0m\u001b[0;34m(\u001b[0m\u001b[0mReplaceVerilogRelPaths\u001b[0m\u001b[0;34m(\u001b[0m\u001b[0;34m)\u001b[0m\u001b[0;34m)\u001b[0m\u001b[0;34m\u001b[0m\u001b[0;34m\u001b[0m\u001b[0m\n\u001b[1;32m     34\u001b[0m         \u001b[0mmodel_partition\u001b[0m \u001b[0;34m=\u001b[0m \u001b[0mmodel_partition\u001b[0m\u001b[0;34m.\u001b[0m\u001b[0mtransform\u001b[0m\u001b[0;34m(\u001b[0m\u001b[0mAnnotateResources\u001b[0m\u001b[0;34m(\u001b[0m\u001b[0;34m\"hls\"\u001b[0m\u001b[0;34m)\u001b[0m\u001b[0;34m)\u001b[0m\u001b[0;34m\u001b[0m\u001b[0;34m\u001b[0m\u001b[0m\n",
      "\u001b[0;32m/workspace/finn-base/src/finn/core/modelwrapper.py\u001b[0m in \u001b[0;36mtransform\u001b[0;34m(self, transformation, make_deepcopy, cleanup, fix_float64)\u001b[0m\n\u001b[1;32m    138\u001b[0m         \u001b[0;32mwhile\u001b[0m \u001b[0mmodel_was_changed\u001b[0m\u001b[0;34m:\u001b[0m\u001b[0;34m\u001b[0m\u001b[0;34m\u001b[0m\u001b[0m\n\u001b[1;32m    139\u001b[0m             (transformed_model, model_was_changed) = transformation.apply(\n\u001b[0;32m--> 140\u001b[0;31m                 \u001b[0mtransformed_model\u001b[0m\u001b[0;34m\u001b[0m\u001b[0;34m\u001b[0m\u001b[0m\n\u001b[0m\u001b[1;32m    141\u001b[0m             )\n\u001b[1;32m    142\u001b[0m         \u001b[0;32mif\u001b[0m \u001b[0mcleanup\u001b[0m\u001b[0;34m:\u001b[0m\u001b[0;34m\u001b[0m\u001b[0;34m\u001b[0m\u001b[0m\n",
      "\u001b[0;32m/workspace/finn-base/src/finn/transformation/base.py\u001b[0m in \u001b[0;36mapply\u001b[0;34m(self, model)\u001b[0m\n\u001b[1;32m    103\u001b[0m         \u001b[0;31m# Execute transformation in parallel\u001b[0m\u001b[0;34m\u001b[0m\u001b[0;34m\u001b[0m\u001b[0;34m\u001b[0m\u001b[0m\n\u001b[1;32m    104\u001b[0m         \u001b[0;32mwith\u001b[0m \u001b[0mmp\u001b[0m\u001b[0;34m.\u001b[0m\u001b[0mPool\u001b[0m\u001b[0;34m(\u001b[0m\u001b[0mself\u001b[0m\u001b[0;34m.\u001b[0m\u001b[0m_num_workers\u001b[0m\u001b[0;34m)\u001b[0m \u001b[0;32mas\u001b[0m \u001b[0mp\u001b[0m\u001b[0;34m:\u001b[0m\u001b[0;34m\u001b[0m\u001b[0;34m\u001b[0m\u001b[0m\n\u001b[0;32m--> 105\u001b[0;31m             \u001b[0mnew_nodes_and_bool\u001b[0m \u001b[0;34m=\u001b[0m \u001b[0mp\u001b[0m\u001b[0;34m.\u001b[0m\u001b[0mmap\u001b[0m\u001b[0;34m(\u001b[0m\u001b[0mself\u001b[0m\u001b[0;34m.\u001b[0m\u001b[0mapplyNodeLocal\u001b[0m\u001b[0;34m,\u001b[0m \u001b[0mold_nodes\u001b[0m\u001b[0;34m,\u001b[0m \u001b[0mchunksize\u001b[0m\u001b[0;34m=\u001b[0m\u001b[0;36m1\u001b[0m\u001b[0;34m)\u001b[0m\u001b[0;34m\u001b[0m\u001b[0;34m\u001b[0m\u001b[0m\n\u001b[0m\u001b[1;32m    106\u001b[0m \u001b[0;34m\u001b[0m\u001b[0m\n\u001b[1;32m    107\u001b[0m         \u001b[0;31m# extract nodes and check if the transformation needs to run again\u001b[0m\u001b[0;34m\u001b[0m\u001b[0;34m\u001b[0m\u001b[0;34m\u001b[0m\u001b[0m\n",
      "\u001b[0;32m/opt/conda/lib/python3.6/multiprocessing/pool.py\u001b[0m in \u001b[0;36mmap\u001b[0;34m(self, func, iterable, chunksize)\u001b[0m\n\u001b[1;32m    264\u001b[0m         \u001b[0;32min\u001b[0m \u001b[0ma\u001b[0m \u001b[0mlist\u001b[0m \u001b[0mthat\u001b[0m \u001b[0;32mis\u001b[0m \u001b[0mreturned\u001b[0m\u001b[0;34m.\u001b[0m\u001b[0;34m\u001b[0m\u001b[0;34m\u001b[0m\u001b[0m\n\u001b[1;32m    265\u001b[0m         '''\n\u001b[0;32m--> 266\u001b[0;31m         \u001b[0;32mreturn\u001b[0m \u001b[0mself\u001b[0m\u001b[0;34m.\u001b[0m\u001b[0m_map_async\u001b[0m\u001b[0;34m(\u001b[0m\u001b[0mfunc\u001b[0m\u001b[0;34m,\u001b[0m \u001b[0miterable\u001b[0m\u001b[0;34m,\u001b[0m \u001b[0mmapstar\u001b[0m\u001b[0;34m,\u001b[0m \u001b[0mchunksize\u001b[0m\u001b[0;34m)\u001b[0m\u001b[0;34m.\u001b[0m\u001b[0mget\u001b[0m\u001b[0;34m(\u001b[0m\u001b[0;34m)\u001b[0m\u001b[0;34m\u001b[0m\u001b[0;34m\u001b[0m\u001b[0m\n\u001b[0m\u001b[1;32m    267\u001b[0m \u001b[0;34m\u001b[0m\u001b[0m\n\u001b[1;32m    268\u001b[0m     \u001b[0;32mdef\u001b[0m \u001b[0mstarmap\u001b[0m\u001b[0;34m(\u001b[0m\u001b[0mself\u001b[0m\u001b[0;34m,\u001b[0m \u001b[0mfunc\u001b[0m\u001b[0;34m,\u001b[0m \u001b[0miterable\u001b[0m\u001b[0;34m,\u001b[0m \u001b[0mchunksize\u001b[0m\u001b[0;34m=\u001b[0m\u001b[0;32mNone\u001b[0m\u001b[0;34m)\u001b[0m\u001b[0;34m:\u001b[0m\u001b[0;34m\u001b[0m\u001b[0;34m\u001b[0m\u001b[0m\n",
      "\u001b[0;32m/opt/conda/lib/python3.6/multiprocessing/pool.py\u001b[0m in \u001b[0;36mget\u001b[0;34m(self, timeout)\u001b[0m\n\u001b[1;32m    636\u001b[0m \u001b[0;34m\u001b[0m\u001b[0m\n\u001b[1;32m    637\u001b[0m     \u001b[0;32mdef\u001b[0m \u001b[0mget\u001b[0m\u001b[0;34m(\u001b[0m\u001b[0mself\u001b[0m\u001b[0;34m,\u001b[0m \u001b[0mtimeout\u001b[0m\u001b[0;34m=\u001b[0m\u001b[0;32mNone\u001b[0m\u001b[0;34m)\u001b[0m\u001b[0;34m:\u001b[0m\u001b[0;34m\u001b[0m\u001b[0;34m\u001b[0m\u001b[0m\n\u001b[0;32m--> 638\u001b[0;31m         \u001b[0mself\u001b[0m\u001b[0;34m.\u001b[0m\u001b[0mwait\u001b[0m\u001b[0;34m(\u001b[0m\u001b[0mtimeout\u001b[0m\u001b[0;34m)\u001b[0m\u001b[0;34m\u001b[0m\u001b[0;34m\u001b[0m\u001b[0m\n\u001b[0m\u001b[1;32m    639\u001b[0m         \u001b[0;32mif\u001b[0m \u001b[0;32mnot\u001b[0m \u001b[0mself\u001b[0m\u001b[0;34m.\u001b[0m\u001b[0mready\u001b[0m\u001b[0;34m(\u001b[0m\u001b[0;34m)\u001b[0m\u001b[0;34m:\u001b[0m\u001b[0;34m\u001b[0m\u001b[0;34m\u001b[0m\u001b[0m\n\u001b[1;32m    640\u001b[0m             \u001b[0;32mraise\u001b[0m \u001b[0mTimeoutError\u001b[0m\u001b[0;34m\u001b[0m\u001b[0;34m\u001b[0m\u001b[0m\n",
      "\u001b[0;32m/opt/conda/lib/python3.6/multiprocessing/pool.py\u001b[0m in \u001b[0;36mwait\u001b[0;34m(self, timeout)\u001b[0m\n\u001b[1;32m    633\u001b[0m \u001b[0;34m\u001b[0m\u001b[0m\n\u001b[1;32m    634\u001b[0m     \u001b[0;32mdef\u001b[0m \u001b[0mwait\u001b[0m\u001b[0;34m(\u001b[0m\u001b[0mself\u001b[0m\u001b[0;34m,\u001b[0m \u001b[0mtimeout\u001b[0m\u001b[0;34m=\u001b[0m\u001b[0;32mNone\u001b[0m\u001b[0;34m)\u001b[0m\u001b[0;34m:\u001b[0m\u001b[0;34m\u001b[0m\u001b[0;34m\u001b[0m\u001b[0m\n\u001b[0;32m--> 635\u001b[0;31m         \u001b[0mself\u001b[0m\u001b[0;34m.\u001b[0m\u001b[0m_event\u001b[0m\u001b[0;34m.\u001b[0m\u001b[0mwait\u001b[0m\u001b[0;34m(\u001b[0m\u001b[0mtimeout\u001b[0m\u001b[0;34m)\u001b[0m\u001b[0;34m\u001b[0m\u001b[0;34m\u001b[0m\u001b[0m\n\u001b[0m\u001b[1;32m    636\u001b[0m \u001b[0;34m\u001b[0m\u001b[0m\n\u001b[1;32m    637\u001b[0m     \u001b[0;32mdef\u001b[0m \u001b[0mget\u001b[0m\u001b[0;34m(\u001b[0m\u001b[0mself\u001b[0m\u001b[0;34m,\u001b[0m \u001b[0mtimeout\u001b[0m\u001b[0;34m=\u001b[0m\u001b[0;32mNone\u001b[0m\u001b[0;34m)\u001b[0m\u001b[0;34m:\u001b[0m\u001b[0;34m\u001b[0m\u001b[0;34m\u001b[0m\u001b[0m\n",
      "\u001b[0;32m/opt/conda/lib/python3.6/threading.py\u001b[0m in \u001b[0;36mwait\u001b[0;34m(self, timeout)\u001b[0m\n\u001b[1;32m    549\u001b[0m             \u001b[0msignaled\u001b[0m \u001b[0;34m=\u001b[0m \u001b[0mself\u001b[0m\u001b[0;34m.\u001b[0m\u001b[0m_flag\u001b[0m\u001b[0;34m\u001b[0m\u001b[0;34m\u001b[0m\u001b[0m\n\u001b[1;32m    550\u001b[0m             \u001b[0;32mif\u001b[0m \u001b[0;32mnot\u001b[0m \u001b[0msignaled\u001b[0m\u001b[0;34m:\u001b[0m\u001b[0;34m\u001b[0m\u001b[0;34m\u001b[0m\u001b[0m\n\u001b[0;32m--> 551\u001b[0;31m                 \u001b[0msignaled\u001b[0m \u001b[0;34m=\u001b[0m \u001b[0mself\u001b[0m\u001b[0;34m.\u001b[0m\u001b[0m_cond\u001b[0m\u001b[0;34m.\u001b[0m\u001b[0mwait\u001b[0m\u001b[0;34m(\u001b[0m\u001b[0mtimeout\u001b[0m\u001b[0;34m)\u001b[0m\u001b[0;34m\u001b[0m\u001b[0;34m\u001b[0m\u001b[0m\n\u001b[0m\u001b[1;32m    552\u001b[0m             \u001b[0;32mreturn\u001b[0m \u001b[0msignaled\u001b[0m\u001b[0;34m\u001b[0m\u001b[0;34m\u001b[0m\u001b[0m\n\u001b[1;32m    553\u001b[0m \u001b[0;34m\u001b[0m\u001b[0m\n",
      "\u001b[0;32m/opt/conda/lib/python3.6/threading.py\u001b[0m in \u001b[0;36mwait\u001b[0;34m(self, timeout)\u001b[0m\n\u001b[1;32m    293\u001b[0m         \u001b[0;32mtry\u001b[0m\u001b[0;34m:\u001b[0m    \u001b[0;31m# restore state no matter what (e.g., KeyboardInterrupt)\u001b[0m\u001b[0;34m\u001b[0m\u001b[0;34m\u001b[0m\u001b[0m\n\u001b[1;32m    294\u001b[0m             \u001b[0;32mif\u001b[0m \u001b[0mtimeout\u001b[0m \u001b[0;32mis\u001b[0m \u001b[0;32mNone\u001b[0m\u001b[0;34m:\u001b[0m\u001b[0;34m\u001b[0m\u001b[0;34m\u001b[0m\u001b[0m\n\u001b[0;32m--> 295\u001b[0;31m                 \u001b[0mwaiter\u001b[0m\u001b[0;34m.\u001b[0m\u001b[0macquire\u001b[0m\u001b[0;34m(\u001b[0m\u001b[0;34m)\u001b[0m\u001b[0;34m\u001b[0m\u001b[0;34m\u001b[0m\u001b[0m\n\u001b[0m\u001b[1;32m    296\u001b[0m                 \u001b[0mgotit\u001b[0m \u001b[0;34m=\u001b[0m \u001b[0;32mTrue\u001b[0m\u001b[0;34m\u001b[0m\u001b[0;34m\u001b[0m\u001b[0m\n\u001b[1;32m    297\u001b[0m             \u001b[0;32melse\u001b[0m\u001b[0;34m:\u001b[0m\u001b[0;34m\u001b[0m\u001b[0;34m\u001b[0m\u001b[0m\n",
      "\u001b[0;31mKeyboardInterrupt\u001b[0m: "
     ]
    }
   ],
   "source": [
    "import time\n",
    "from finn.util.basic import alveo_part_map, alveo_default_platform\n",
    "from finn.transformation.fpgadataflow.prepare_ip import PrepareIP\n",
    "from finn.transformation.fpgadataflow.hlssynth_ip import HLSSynthIP\n",
    "from finn.transformation.fpgadataflow.replace_verilog_relpaths import (\n",
    "    ReplaceVerilogRelPaths,\n",
    ")\n",
    "from finn.transformation.fpgadataflow.annotate_resources import AnnotateResources\n",
    "\n",
    "t1 = time.perf_counter()\n",
    "\n",
    "test_board = \"U280\"\n",
    "test_platform = alveo_default_platform[test_board]\n",
    "test_fpga_part = alveo_part_map[test_board]\n",
    "target_clk_ns = 10\n",
    "\n",
    "model = ModelWrapper(\"/tmp/quartznet_hls_converted.onnx\")\n",
    "\n",
    "for n in model.graph.node:\n",
    "    if n.op_type==\"GenericPartition\":\n",
    "        path_to_partition = get_by_name(n.attribute, \"model\", \"name\").s.decode('utf-8')\n",
    "        print(path_to_partition)\n",
    "        \n",
    "        model_partition = ModelWrapper(path_to_partition)\n",
    "        \n",
    "        model_partition = model_partition.transform(GiveUniqueNodeNames())\n",
    "        model_partition = model_partition.transform(GiveRandomTensorNames())\n",
    "        model_partition = model_partition.transform(GiveReadableTensorNames())\n",
    "        model_partition = model_partition.transform(GiveUniqueParameterTensors())\n",
    "        \n",
    "        model_partition = model_partition.transform(PrepareIP(test_fpga_part, target_clk_ns))\n",
    "        model_partition = model_partition.transform(HLSSynthIP())\n",
    "        model_partition = model_partition.transform(ReplaceVerilogRelPaths())\n",
    "        model_partition = model_partition.transform(AnnotateResources(\"hls\"))\n",
    "        model_partition.save(path_to_partition)\n",
    "\n",
    "model.save(\"/tmp/quartznet_ipgen.onnx\")\n",
    "\n",
    "t2 = time.perf_counter() - t1\n",
    "print(\"Elapsed time: {}\".format(t2))"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "educational-preserve",
   "metadata": {},
   "outputs": [],
   "source": []
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "disciplinary-supplier",
   "metadata": {},
   "outputs": [],
   "source": []
  },
  {
   "cell_type": "code",
   "execution_count": 24,
   "id": "appointed-mills",
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Stopping http://0.0.0.0:8081\n",
      "Serving '/tmp/test_partition1_cppsim.onnx' at http://0.0.0.0:8081\n"
     ]
    },
    {
     "data": {
      "text/html": [
       "\n",
       "        <iframe\n",
       "            width=\"100%\"\n",
       "            height=\"400\"\n",
       "            src=\"http://0.0.0.0:8081/\"\n",
       "            frameborder=\"0\"\n",
       "            allowfullscreen\n",
       "        ></iframe>\n",
       "        "
      ],
      "text/plain": [
       "<IPython.lib.display.IFrame at 0x7fa6ff2016d8>"
      ]
     },
     "execution_count": 24,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "# Took ~5 hours\n",
    "model_hls.save(\"/tmp/test_partition1_cppsim.onnx\")\n",
    "\n",
    "showInNetron(\"/tmp/test_partition1_cppsim.onnx\")"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 26,
   "id": "earned-freeware",
   "metadata": {},
   "outputs": [
    {
     "name": "stderr",
     "output_type": "stream",
     "text": [
      "/workspace/finn-base/src/finn/util/basic.py:380: UserWarning: The values of tensor MultiThreshold_1_param0 can't be represented with the set FINN datatype (DataType.INT32), they will be rounded to match the FINN datatype.\n",
      "  \"FINN datatype.\".format(tensor, dtype)\n",
      "/workspace/finn-base/src/finn/util/basic.py:380: UserWarning: The values of tensor MultiThreshold_4_param0 can't be represented with the set FINN datatype (DataType.INT32), they will be rounded to match the FINN datatype.\n",
      "  \"FINN datatype.\".format(tensor, dtype)\n",
      "/workspace/finn-base/src/finn/util/basic.py:380: UserWarning: The values of tensor MultiThreshold_6_param0 can't be represented with the set FINN datatype (DataType.INT32), they will be rounded to match the FINN datatype.\n",
      "  \"FINN datatype.\".format(tensor, dtype)\n",
      "/workspace/finn-base/src/finn/util/basic.py:380: UserWarning: The values of tensor MultiThreshold_8_param0 can't be represented with the set FINN datatype (DataType.INT32), they will be rounded to match the FINN datatype.\n",
      "  \"FINN datatype.\".format(tensor, dtype)\n",
      "/workspace/finn-base/src/finn/util/basic.py:380: UserWarning: The values of tensor MultiThreshold_10_param0 can't be represented with the set FINN datatype (DataType.INT32), they will be rounded to match the FINN datatype.\n",
      "  \"FINN datatype.\".format(tensor, dtype)\n",
      "/workspace/finn-base/src/finn/util/basic.py:380: UserWarning: The values of tensor 7aMMn2 can't be represented with the set FINN datatype (DataType.INT32), they will be rounded to match the FINN datatype.\n",
      "  \"FINN datatype.\".format(tensor, dtype)\n",
      "/workspace/finn-base/src/finn/util/basic.py:380: UserWarning: The values of tensor MultiThreshold_24_param0 can't be represented with the set FINN datatype (DataType.INT32), they will be rounded to match the FINN datatype.\n",
      "  \"FINN datatype.\".format(tensor, dtype)\n",
      "/workspace/finn-base/src/finn/util/basic.py:380: UserWarning: The values of tensor MultiThreshold_16_param0 can't be represented with the set FINN datatype (DataType.INT32), they will be rounded to match the FINN datatype.\n",
      "  \"FINN datatype.\".format(tensor, dtype)\n",
      "/workspace/finn-base/src/finn/util/basic.py:380: UserWarning: The values of tensor MultiThreshold_18_param0 can't be represented with the set FINN datatype (DataType.INT32), they will be rounded to match the FINN datatype.\n",
      "  \"FINN datatype.\".format(tensor, dtype)\n",
      "/workspace/finn-base/src/finn/util/basic.py:380: UserWarning: The values of tensor MultiThreshold_20_param0 can't be represented with the set FINN datatype (DataType.INT32), they will be rounded to match the FINN datatype.\n",
      "  \"FINN datatype.\".format(tensor, dtype)\n",
      "/workspace/finn-base/src/finn/util/basic.py:380: UserWarning: The values of tensor MultiThreshold_22_param0 can't be represented with the set FINN datatype (DataType.INT32), they will be rounded to match the FINN datatype.\n",
      "  \"FINN datatype.\".format(tensor, dtype)\n",
      "/workspace/finn-base/src/finn/util/basic.py:380: UserWarning: The values of tensor 6jYNz5 can't be represented with the set FINN datatype (DataType.INT32), they will be rounded to match the FINN datatype.\n",
      "  \"FINN datatype.\".format(tensor, dtype)\n",
      "/workspace/finn-base/src/finn/util/basic.py:380: UserWarning: The values of tensor MultiThreshold_36_param0 can't be represented with the set FINN datatype (DataType.INT32), they will be rounded to match the FINN datatype.\n",
      "  \"FINN datatype.\".format(tensor, dtype)\n",
      "/workspace/finn-base/src/finn/util/basic.py:380: UserWarning: The values of tensor MultiThreshold_28_param0 can't be represented with the set FINN datatype (DataType.INT32), they will be rounded to match the FINN datatype.\n",
      "  \"FINN datatype.\".format(tensor, dtype)\n",
      "/workspace/finn-base/src/finn/util/basic.py:380: UserWarning: The values of tensor MultiThreshold_30_param0 can't be represented with the set FINN datatype (DataType.INT32), they will be rounded to match the FINN datatype.\n",
      "  \"FINN datatype.\".format(tensor, dtype)\n",
      "/workspace/finn-base/src/finn/util/basic.py:380: UserWarning: The values of tensor MultiThreshold_32_param0 can't be represented with the set FINN datatype (DataType.INT32), they will be rounded to match the FINN datatype.\n",
      "  \"FINN datatype.\".format(tensor, dtype)\n",
      "/workspace/finn-base/src/finn/util/basic.py:380: UserWarning: The values of tensor MultiThreshold_34_param0 can't be represented with the set FINN datatype (DataType.INT32), they will be rounded to match the FINN datatype.\n",
      "  \"FINN datatype.\".format(tensor, dtype)\n",
      "/workspace/finn-base/src/finn/util/basic.py:380: UserWarning: The values of tensor C3KsWO can't be represented with the set FINN datatype (DataType.INT32), they will be rounded to match the FINN datatype.\n",
      "  \"FINN datatype.\".format(tensor, dtype)\n"
     ]
    },
    {
     "data": {
      "text/plain": [
       "True"
      ]
     },
     "execution_count": 26,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "from finn.core.datatype import DataType\n",
    "from finn.util.basic import gen_finn_dt_tensor\n",
    "import finn.core.onnx_exec as oxe\n",
    "\n",
    "model_onnx = ModelWrapper(\"/tmp/finn_dev_mirza/partitioning_final/partition_1.onnx\")\n",
    "model_hls = ModelWrapper(\"/tmp/test_partition1_cppsim.onnx\")\n",
    "\n",
    "inp_dtype = DataType.INT8\n",
    "inp_shape = model_onnx.get_tensor_shape(model_onnx.graph.input[0].name)\n",
    "x = gen_finn_dt_tensor(DataType.INT8, inp_shape)\n",
    "inp_dict = {model_onnx.graph.input[0].name: x}\n",
    "\n",
    "assert(model_onnx.graph.input[0].name==model_hls.graph.input[0].name)\n",
    "assert(model_onnx.get_tensor_shape(model_onnx.graph.input[0].name)==model_hls.get_tensor_shape(model_hls.graph.input[0].name))\n",
    "\n",
    "oxe.compare_execution(model_onnx, model_hls, inp_dict)\n",
    "\n",
    "\n"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "official-property",
   "metadata": {},
   "source": [
    "# Compare 2 models\n",
    "\n",
    "1. Original QuartzNet\n",
    "2. Any other\n"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "ceramic-wilson",
   "metadata": {},
   "source": [
    "## Random input data"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 17,
   "id": "approved-hepatitis",
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Elapsed time: 341.2414430460194\n"
     ]
    }
   ],
   "source": [
    "import numpy as np\n",
    "from finn.core.modelwrapper import ModelWrapper\n",
    "from finn.util.basic import gen_finn_dt_tensor\n",
    "import finn.core.onnx_exec as oxe\n",
    "\n",
    "import time\n",
    "t1 = time.perf_counter()\n",
    "\n",
    "################################################################################################\n",
    "####\n",
    "#### MODEL 1\n",
    "####\n",
    "#model_1 = ModelWrapper(\"models/end2end_quartznet_export.onnx\") # original quartznet model\n",
    "#model_1 = ModelWrapper(\"/tmp/quartznet.onnx\")\n",
    "#model_1 = ModelWrapper(\"/tmp/finn_dev_mirza/end2end_quartznet_export.onnx\")\n",
    "model_1 = ModelWrapper(\"/workspace/finn/end2end_quartznet_export_dev.onnx\")\n",
    "\n",
    "#### MODEL 1\n",
    "# Create input data\n",
    "input0_tensor_name = model_1.graph.input[0].name\n",
    "\n",
    "input_shape = model_1.get_tensor_shape(input0_tensor_name)\n",
    "\n",
    "## Random float\n",
    "#input_dtype = model_1.get_tensor_datatype(input0_tensor_name)\n",
    "#input_val = gen_finn_dt_tensor(input_dtype, input_shape)\n",
    "## Random INT8\n",
    "input_val = np.random.randint(low=-128, high=127, size=input_shape).astype(np.float32)\n",
    "\n",
    "input_dict = {}\n",
    "input_dict[input0_tensor_name] = input_val\n",
    "output0_tensor_name = model_1.graph.output[0].name\n",
    "\n",
    "expected_m1_dict = oxe.execute_onnx(model_1, input_dict, return_full_exec_context = False)\n",
    "expected_m1 = expected_m1_dict[output0_tensor_name]\n",
    "################################################################################################\n",
    "\n",
    "\n",
    "t2 = time.perf_counter() - t1\n",
    "print(\"Elapsed time: {}\".format(t2))"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "annual-prince",
   "metadata": {},
   "source": [
    "## Golden input data"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 1,
   "id": "spread-surname",
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Elapsed time: 359.29716781596653\n"
     ]
    }
   ],
   "source": [
    "import numpy as np\n",
    "from finn.core.modelwrapper import ModelWrapper\n",
    "from finn.util.basic import gen_finn_dt_tensor\n",
    "import finn.core.onnx_exec as oxe\n",
    "\n",
    "import time\n",
    "t1 = time.perf_counter()\n",
    "\n",
    "################################################################################################\n",
    "####\n",
    "#### MODEL 1\n",
    "####\n",
    "#model_1 = ModelWrapper(\"models/end2end_quartznet_export.onnx\") # original quartznet model (BASED on incorrect Brevitas branch)\n",
    "#model_1 = ModelWrapper(\"/tmp/quartznet.onnx\")\n",
    "#model_1 = ModelWrapper(\"/tmp/finn_dev_mirza/end2end_quartznet_export.onnx\")\n",
    "model_1 = ModelWrapper(\"/workspace/finn/end2end_quartznet_export_dev.onnx\")\n",
    "\n",
    "#### MODEL 1\n",
    "# Create input data\n",
    "input0_tensor_name = model_1.graph.input[0].name\n",
    "\n",
    "## Change input...\n",
    "input_val = np.load(\"brevitas_reference/end2end_quartznet_input.npy\")\n",
    "input_val = input_val[:,:,0:256]\n",
    "\n",
    "input_dict = {}\n",
    "input_dict[input0_tensor_name] = input_val\n",
    "output0_tensor_name = model_1.graph.output[0].name\n",
    "\n",
    "expected_m1_dict = oxe.execute_onnx(model_1, input_dict, return_full_exec_context = False)\n",
    "expected_m1 = expected_m1_dict[output0_tensor_name]\n",
    "################################################################################################\n",
    "\n",
    "\n",
    "t2 = time.perf_counter() - t1\n",
    "print(\"Elapsed time: {}\".format(t2))"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 2,
   "id": "approximate-hunger",
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "28\t28\n",
      "28\t28\n",
      "28\t28\n",
      "28\t28\n",
      "28\t28\n",
      "28\t28\n",
      "28\t28\n",
      "28\t28\n",
      "28\t28\n",
      "28\t28\n",
      "28\t28\n",
      "28\t28\n",
      "28\t28\n",
      "28\t28\n",
      "28\t28\n",
      "28\t28\n",
      "28\t28\n",
      "28\t28\n",
      "28\t28\n",
      "28\t28\n",
      "28\t28\n",
      "28\t28\n",
      "28\t28\n",
      "28\t28\n",
      "22\t22\n",
      "28\t28\n",
      "28\t28\n",
      "1\t1\n",
      "28\t28\n",
      "28\t28\n",
      "14\t14\n",
      "28\t28\n",
      "28\t28\n",
      "9\t9\n",
      "28\t28\n",
      "28\t28\n",
      "20\t20\n",
      "28\t28\n",
      "28\t28\n",
      "25\t25\n",
      "28\t28\n",
      "28\t28\n",
      "28\t28\n",
      "0\t0\n",
      "0\t0\n",
      "28\t28\n",
      "1\t1\n",
      "14\t14\n",
      "4\t4\n",
      "28\t4\n",
      "0\t0\n",
      "0\t0\n",
      "28\t28\n",
      "22\t22\n",
      "28\t28\n",
      "28\t28\n",
      "5\t5\n",
      "28\t28\n",
      "28\t28\n",
      "28\t28\n",
      "28\t28\n",
      "24\t24\n",
      "28\t28\n",
      "28\t28\n",
      "28\t28\n",
      "28\t28\n",
      "1\t1\n",
      "28\t28\n",
      "28\t28\n",
      "28\t28\n",
      "20\t20\n",
      "9\t9\n",
      "9\t9\n",
      "28\t28\n",
      "15\t15\n",
      "14\t14\n",
      "28\t28\n",
      "28\t28\n",
      "0\t0\n",
      "0\t0\n",
      "0\t0\n",
      "28\t28\n",
      "28\t28\n",
      "15\t15\n",
      "6\t6\n",
      "28\t28\n",
      "28\t28\n",
      "0\t28\n",
      "0\t0\n",
      "28\t28\n",
      "28\t28\n",
      "19\t19\n",
      "19\t19\n",
      "28\t28\n",
      "16\t16\n",
      "28\t28\n",
      "28\t28\n",
      "28\t28\n",
      "28\t28\n",
      "1\t1\n",
      "28\t28\n",
      "28\t28\n",
      "14\t4\n",
      "28\t28\n",
      "28\t28\n",
      "28\t28\n",
      "28\t28\n",
      "28\t28\n",
      "28\t28\n",
      "28\t28\n",
      "28\t28\n",
      "28\t28\n",
      "28\t28\n",
      "28\t28\n",
      "28\t28\n",
      "28\t28\n",
      "28\t28\n",
      "28\t28\n",
      "28\t28\n",
      "28\t28\n",
      "28\t28\n",
      "28\t28\n",
      "28\t28\n",
      "28\t28\n",
      "28\t28\n",
      "28\t28\n",
      "28\t28\n",
      "28\t28\n"
     ]
    }
   ],
   "source": [
    "onnx_out = expected_m1\n",
    "golden_out = np.load(\"brevitas_reference/end2end_quartznet_predictions.npy\")\n",
    "\n",
    "onnx_out_length = np.shape(onnx_out)[1]\n",
    "golden_out = golden_out[:,0:onnx_out_length]\n",
    "\n",
    "onnx_out = onnx_out.flatten()\n",
    "golden_out = golden_out.flatten()\n",
    "\n",
    "for idx, x in enumerate(golden_out):\n",
    "    print(\"{}\\t{}\".format(x, onnx_out[idx]))\n",
    "\n",
    "#assert(golden_out==onnx_out).all()"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 18,
   "id": "prescription-globe",
   "metadata": {},
   "outputs": [
    {
     "name": "stderr",
     "output_type": "stream",
     "text": [
      "/workspace/finn-base/src/finn/util/basic.py:380: UserWarning: The values of tensor MultiThreshold_0_out0 can't be represented with the set FINN datatype (DataType.INT8), they will be rounded to match the FINN datatype.\n",
      "  \"FINN datatype.\".format(tensor, dtype)\n",
      "/workspace/finn-base/src/finn/util/basic.py:380: UserWarning: The values of tensor MultiThreshold_2_out0 can't be represented with the set FINN datatype (DataType.INT4), they will be rounded to match the FINN datatype.\n",
      "  \"FINN datatype.\".format(tensor, dtype)\n",
      "/workspace/finn-base/src/finn/util/basic.py:380: UserWarning: The values of tensor MultiThreshold_3_out0 can't be represented with the set FINN datatype (DataType.INT4), they will be rounded to match the FINN datatype.\n",
      "  \"FINN datatype.\".format(tensor, dtype)\n",
      "/workspace/finn-base/src/finn/util/basic.py:380: UserWarning: The values of tensor MultiThreshold_4_param0 can't be represented with the set FINN datatype (DataType.INT32), they will be rounded to match the FINN datatype.\n",
      "  \"FINN datatype.\".format(tensor, dtype)\n",
      "/workspace/finn-base/src/finn/util/basic.py:380: UserWarning: The values of tensor MultiThreshold_5_param0 can't be represented with the set FINN datatype (DataType.INT32), they will be rounded to match the FINN datatype.\n",
      "  \"FINN datatype.\".format(tensor, dtype)\n",
      "/workspace/finn-base/src/finn/util/basic.py:380: UserWarning: The values of tensor MultiThreshold_5_out0 can't be represented with the set FINN datatype (DataType.INT4), they will be rounded to match the FINN datatype.\n",
      "  \"FINN datatype.\".format(tensor, dtype)\n",
      "/workspace/finn-base/src/finn/util/basic.py:380: UserWarning: The values of tensor MultiThreshold_6_param0 can't be represented with the set FINN datatype (DataType.INT32), they will be rounded to match the FINN datatype.\n",
      "  \"FINN datatype.\".format(tensor, dtype)\n",
      "/workspace/finn-base/src/finn/util/basic.py:380: UserWarning: The values of tensor MultiThreshold_7_param0 can't be represented with the set FINN datatype (DataType.INT32), they will be rounded to match the FINN datatype.\n",
      "  \"FINN datatype.\".format(tensor, dtype)\n",
      "/workspace/finn-base/src/finn/util/basic.py:380: UserWarning: The values of tensor MultiThreshold_7_out0 can't be represented with the set FINN datatype (DataType.INT4), they will be rounded to match the FINN datatype.\n",
      "  \"FINN datatype.\".format(tensor, dtype)\n",
      "/workspace/finn-base/src/finn/util/basic.py:380: UserWarning: The values of tensor MultiThreshold_8_param0 can't be represented with the set FINN datatype (DataType.INT32), they will be rounded to match the FINN datatype.\n",
      "  \"FINN datatype.\".format(tensor, dtype)\n",
      "/workspace/finn-base/src/finn/util/basic.py:380: UserWarning: The values of tensor MultiThreshold_9_param0 can't be represented with the set FINN datatype (DataType.INT32), they will be rounded to match the FINN datatype.\n",
      "  \"FINN datatype.\".format(tensor, dtype)\n",
      "/workspace/finn-base/src/finn/util/basic.py:380: UserWarning: The values of tensor MultiThreshold_9_out0 can't be represented with the set FINN datatype (DataType.INT4), they will be rounded to match the FINN datatype.\n",
      "  \"FINN datatype.\".format(tensor, dtype)\n",
      "/workspace/finn-base/src/finn/util/basic.py:380: UserWarning: The values of tensor MultiThreshold_10_param0 can't be represented with the set FINN datatype (DataType.INT32), they will be rounded to match the FINN datatype.\n",
      "  \"FINN datatype.\".format(tensor, dtype)\n",
      "/workspace/finn-base/src/finn/util/basic.py:380: UserWarning: The values of tensor MultiThreshold_11_param0 can't be represented with the set FINN datatype (DataType.INT32), they will be rounded to match the FINN datatype.\n",
      "  \"FINN datatype.\".format(tensor, dtype)\n",
      "/workspace/finn-base/src/finn/util/basic.py:380: UserWarning: The values of tensor MultiThreshold_11_out0 can't be represented with the set FINN datatype (DataType.INT4), they will be rounded to match the FINN datatype.\n",
      "  \"FINN datatype.\".format(tensor, dtype)\n",
      "/workspace/finn-base/src/finn/util/basic.py:380: UserWarning: The values of tensor MultiThreshold_12_out0 can't be represented with the set FINN datatype (DataType.INT4), they will be rounded to match the FINN datatype.\n",
      "  \"FINN datatype.\".format(tensor, dtype)\n",
      "/workspace/finn-base/src/finn/util/basic.py:380: UserWarning: The values of tensor MultiThreshold_14_out0 can't be represented with the set FINN datatype (DataType.INT4), they will be rounded to match the FINN datatype.\n",
      "  \"FINN datatype.\".format(tensor, dtype)\n",
      "/workspace/finn-base/src/finn/util/basic.py:380: UserWarning: The values of tensor MultiThreshold_15_out0 can't be represented with the set FINN datatype (DataType.INT4), they will be rounded to match the FINN datatype.\n",
      "  \"FINN datatype.\".format(tensor, dtype)\n",
      "/workspace/finn-base/src/finn/util/basic.py:380: UserWarning: The values of tensor MultiThreshold_16_param0 can't be represented with the set FINN datatype (DataType.INT32), they will be rounded to match the FINN datatype.\n",
      "  \"FINN datatype.\".format(tensor, dtype)\n",
      "/workspace/finn-base/src/finn/util/basic.py:380: UserWarning: The values of tensor MultiThreshold_17_param0 can't be represented with the set FINN datatype (DataType.INT32), they will be rounded to match the FINN datatype.\n",
      "  \"FINN datatype.\".format(tensor, dtype)\n",
      "/workspace/finn-base/src/finn/util/basic.py:380: UserWarning: The values of tensor MultiThreshold_17_out0 can't be represented with the set FINN datatype (DataType.INT4), they will be rounded to match the FINN datatype.\n",
      "  \"FINN datatype.\".format(tensor, dtype)\n",
      "/workspace/finn-base/src/finn/util/basic.py:380: UserWarning: The values of tensor MultiThreshold_18_param0 can't be represented with the set FINN datatype (DataType.INT32), they will be rounded to match the FINN datatype.\n",
      "  \"FINN datatype.\".format(tensor, dtype)\n",
      "/workspace/finn-base/src/finn/util/basic.py:380: UserWarning: The values of tensor MultiThreshold_19_param0 can't be represented with the set FINN datatype (DataType.INT32), they will be rounded to match the FINN datatype.\n",
      "  \"FINN datatype.\".format(tensor, dtype)\n",
      "/workspace/finn-base/src/finn/util/basic.py:380: UserWarning: The values of tensor MultiThreshold_19_out0 can't be represented with the set FINN datatype (DataType.INT4), they will be rounded to match the FINN datatype.\n",
      "  \"FINN datatype.\".format(tensor, dtype)\n",
      "/workspace/finn-base/src/finn/util/basic.py:380: UserWarning: The values of tensor MultiThreshold_20_param0 can't be represented with the set FINN datatype (DataType.INT32), they will be rounded to match the FINN datatype.\n",
      "  \"FINN datatype.\".format(tensor, dtype)\n",
      "/workspace/finn-base/src/finn/util/basic.py:380: UserWarning: The values of tensor MultiThreshold_21_param0 can't be represented with the set FINN datatype (DataType.INT32), they will be rounded to match the FINN datatype.\n",
      "  \"FINN datatype.\".format(tensor, dtype)\n",
      "/workspace/finn-base/src/finn/util/basic.py:380: UserWarning: The values of tensor MultiThreshold_21_out0 can't be represented with the set FINN datatype (DataType.INT4), they will be rounded to match the FINN datatype.\n",
      "  \"FINN datatype.\".format(tensor, dtype)\n",
      "/workspace/finn-base/src/finn/util/basic.py:380: UserWarning: The values of tensor MultiThreshold_22_param0 can't be represented with the set FINN datatype (DataType.INT32), they will be rounded to match the FINN datatype.\n",
      "  \"FINN datatype.\".format(tensor, dtype)\n",
      "/workspace/finn-base/src/finn/util/basic.py:380: UserWarning: The values of tensor MultiThreshold_23_param0 can't be represented with the set FINN datatype (DataType.INT32), they will be rounded to match the FINN datatype.\n",
      "  \"FINN datatype.\".format(tensor, dtype)\n",
      "/workspace/finn-base/src/finn/util/basic.py:380: UserWarning: The values of tensor MultiThreshold_23_out0 can't be represented with the set FINN datatype (DataType.INT4), they will be rounded to match the FINN datatype.\n",
      "  \"FINN datatype.\".format(tensor, dtype)\n",
      "/workspace/finn-base/src/finn/util/basic.py:380: UserWarning: The values of tensor MultiThreshold_24_out0 can't be represented with the set FINN datatype (DataType.INT4), they will be rounded to match the FINN datatype.\n",
      "  \"FINN datatype.\".format(tensor, dtype)\n",
      "/workspace/finn-base/src/finn/util/basic.py:380: UserWarning: The values of tensor MultiThreshold_26_out0 can't be represented with the set FINN datatype (DataType.INT4), they will be rounded to match the FINN datatype.\n",
      "  \"FINN datatype.\".format(tensor, dtype)\n"
     ]
    },
    {
     "name": "stderr",
     "output_type": "stream",
     "text": [
      "/workspace/finn-base/src/finn/util/basic.py:380: UserWarning: The values of tensor MultiThreshold_27_out0 can't be represented with the set FINN datatype (DataType.INT4), they will be rounded to match the FINN datatype.\n",
      "  \"FINN datatype.\".format(tensor, dtype)\n",
      "/workspace/finn-base/src/finn/util/basic.py:380: UserWarning: The values of tensor MultiThreshold_29_out0 can't be represented with the set FINN datatype (DataType.INT4), they will be rounded to match the FINN datatype.\n",
      "  \"FINN datatype.\".format(tensor, dtype)\n",
      "/workspace/finn-base/src/finn/util/basic.py:380: UserWarning: The values of tensor MultiThreshold_30_param0 can't be represented with the set FINN datatype (DataType.INT32), they will be rounded to match the FINN datatype.\n",
      "  \"FINN datatype.\".format(tensor, dtype)\n",
      "/workspace/finn-base/src/finn/util/basic.py:380: UserWarning: The values of tensor MultiThreshold_31_param0 can't be represented with the set FINN datatype (DataType.INT32), they will be rounded to match the FINN datatype.\n",
      "  \"FINN datatype.\".format(tensor, dtype)\n",
      "/workspace/finn-base/src/finn/util/basic.py:380: UserWarning: The values of tensor MultiThreshold_31_out0 can't be represented with the set FINN datatype (DataType.INT4), they will be rounded to match the FINN datatype.\n",
      "  \"FINN datatype.\".format(tensor, dtype)\n",
      "/workspace/finn-base/src/finn/util/basic.py:380: UserWarning: The values of tensor MultiThreshold_32_param0 can't be represented with the set FINN datatype (DataType.INT32), they will be rounded to match the FINN datatype.\n",
      "  \"FINN datatype.\".format(tensor, dtype)\n",
      "/workspace/finn-base/src/finn/util/basic.py:380: UserWarning: The values of tensor MultiThreshold_33_param0 can't be represented with the set FINN datatype (DataType.INT32), they will be rounded to match the FINN datatype.\n",
      "  \"FINN datatype.\".format(tensor, dtype)\n",
      "/workspace/finn-base/src/finn/util/basic.py:380: UserWarning: The values of tensor MultiThreshold_33_out0 can't be represented with the set FINN datatype (DataType.INT4), they will be rounded to match the FINN datatype.\n",
      "  \"FINN datatype.\".format(tensor, dtype)\n",
      "/workspace/finn-base/src/finn/util/basic.py:380: UserWarning: The values of tensor MultiThreshold_34_param0 can't be represented with the set FINN datatype (DataType.INT32), they will be rounded to match the FINN datatype.\n",
      "  \"FINN datatype.\".format(tensor, dtype)\n",
      "/workspace/finn-base/src/finn/util/basic.py:380: UserWarning: The values of tensor MultiThreshold_35_param0 can't be represented with the set FINN datatype (DataType.INT32), they will be rounded to match the FINN datatype.\n",
      "  \"FINN datatype.\".format(tensor, dtype)\n",
      "/workspace/finn-base/src/finn/util/basic.py:380: UserWarning: The values of tensor MultiThreshold_35_out0 can't be represented with the set FINN datatype (DataType.INT4), they will be rounded to match the FINN datatype.\n",
      "  \"FINN datatype.\".format(tensor, dtype)\n",
      "/workspace/finn-base/src/finn/util/basic.py:380: UserWarning: The values of tensor MultiThreshold_36_out0 can't be represented with the set FINN datatype (DataType.INT4), they will be rounded to match the FINN datatype.\n",
      "  \"FINN datatype.\".format(tensor, dtype)\n",
      "/workspace/finn-base/src/finn/util/basic.py:380: UserWarning: The values of tensor MultiThreshold_38_out0 can't be represented with the set FINN datatype (DataType.INT4), they will be rounded to match the FINN datatype.\n",
      "  \"FINN datatype.\".format(tensor, dtype)\n",
      "/workspace/finn-base/src/finn/util/basic.py:380: UserWarning: The values of tensor MultiThreshold_39_out0 can't be represented with the set FINN datatype (DataType.INT4), they will be rounded to match the FINN datatype.\n",
      "  \"FINN datatype.\".format(tensor, dtype)\n",
      "/workspace/finn-base/src/finn/util/basic.py:380: UserWarning: The values of tensor MultiThreshold_40_param0 can't be represented with the set FINN datatype (DataType.INT32), they will be rounded to match the FINN datatype.\n",
      "  \"FINN datatype.\".format(tensor, dtype)\n",
      "/workspace/finn-base/src/finn/util/basic.py:380: UserWarning: The values of tensor MultiThreshold_41_param0 can't be represented with the set FINN datatype (DataType.INT32), they will be rounded to match the FINN datatype.\n",
      "  \"FINN datatype.\".format(tensor, dtype)\n",
      "/workspace/finn-base/src/finn/util/basic.py:380: UserWarning: The values of tensor MultiThreshold_41_out0 can't be represented with the set FINN datatype (DataType.INT4), they will be rounded to match the FINN datatype.\n",
      "  \"FINN datatype.\".format(tensor, dtype)\n",
      "/workspace/finn-base/src/finn/util/basic.py:380: UserWarning: The values of tensor MultiThreshold_42_param0 can't be represented with the set FINN datatype (DataType.INT32), they will be rounded to match the FINN datatype.\n",
      "  \"FINN datatype.\".format(tensor, dtype)\n",
      "/workspace/finn-base/src/finn/util/basic.py:380: UserWarning: The values of tensor MultiThreshold_43_param0 can't be represented with the set FINN datatype (DataType.INT32), they will be rounded to match the FINN datatype.\n",
      "  \"FINN datatype.\".format(tensor, dtype)\n",
      "/workspace/finn-base/src/finn/util/basic.py:380: UserWarning: The values of tensor MultiThreshold_43_out0 can't be represented with the set FINN datatype (DataType.INT4), they will be rounded to match the FINN datatype.\n",
      "  \"FINN datatype.\".format(tensor, dtype)\n",
      "/workspace/finn-base/src/finn/util/basic.py:380: UserWarning: The values of tensor MultiThreshold_44_param0 can't be represented with the set FINN datatype (DataType.INT32), they will be rounded to match the FINN datatype.\n",
      "  \"FINN datatype.\".format(tensor, dtype)\n",
      "/workspace/finn-base/src/finn/util/basic.py:380: UserWarning: The values of tensor MultiThreshold_45_param0 can't be represented with the set FINN datatype (DataType.INT32), they will be rounded to match the FINN datatype.\n",
      "  \"FINN datatype.\".format(tensor, dtype)\n",
      "/workspace/finn-base/src/finn/util/basic.py:380: UserWarning: The values of tensor MultiThreshold_45_out0 can't be represented with the set FINN datatype (DataType.INT4), they will be rounded to match the FINN datatype.\n",
      "  \"FINN datatype.\".format(tensor, dtype)\n",
      "/workspace/finn-base/src/finn/util/basic.py:380: UserWarning: The values of tensor MultiThreshold_46_param0 can't be represented with the set FINN datatype (DataType.INT32), they will be rounded to match the FINN datatype.\n",
      "  \"FINN datatype.\".format(tensor, dtype)\n",
      "/workspace/finn-base/src/finn/util/basic.py:380: UserWarning: The values of tensor MultiThreshold_47_param0 can't be represented with the set FINN datatype (DataType.INT32), they will be rounded to match the FINN datatype.\n",
      "  \"FINN datatype.\".format(tensor, dtype)\n",
      "/workspace/finn-base/src/finn/util/basic.py:380: UserWarning: The values of tensor MultiThreshold_47_out0 can't be represented with the set FINN datatype (DataType.INT4), they will be rounded to match the FINN datatype.\n",
      "  \"FINN datatype.\".format(tensor, dtype)\n",
      "/workspace/finn-base/src/finn/util/basic.py:380: UserWarning: The values of tensor MultiThreshold_48_out0 can't be represented with the set FINN datatype (DataType.INT4), they will be rounded to match the FINN datatype.\n",
      "  \"FINN datatype.\".format(tensor, dtype)\n",
      "/workspace/finn-base/src/finn/util/basic.py:380: UserWarning: The values of tensor MultiThreshold_50_out0 can't be represented with the set FINN datatype (DataType.INT4), they will be rounded to match the FINN datatype.\n",
      "  \"FINN datatype.\".format(tensor, dtype)\n",
      "/workspace/finn-base/src/finn/util/basic.py:380: UserWarning: The values of tensor MultiThreshold_60_param0 can't be represented with the set FINN datatype (DataType.INT32), they will be rounded to match the FINN datatype.\n",
      "  \"FINN datatype.\".format(tensor, dtype)\n",
      "/workspace/finn-base/src/finn/util/basic.py:380: UserWarning: The values of tensor MultiThreshold_51_out0 can't be represented with the set FINN datatype (DataType.INT4), they will be rounded to match the FINN datatype.\n",
      "  \"FINN datatype.\".format(tensor, dtype)\n",
      "/workspace/finn-base/src/finn/util/basic.py:380: UserWarning: The values of tensor MultiThreshold_52_param0 can't be represented with the set FINN datatype (DataType.INT32), they will be rounded to match the FINN datatype.\n",
      "  \"FINN datatype.\".format(tensor, dtype)\n",
      "/workspace/finn-base/src/finn/util/basic.py:380: UserWarning: The values of tensor MultiThreshold_53_param0 can't be represented with the set FINN datatype (DataType.INT32), they will be rounded to match the FINN datatype.\n",
      "  \"FINN datatype.\".format(tensor, dtype)\n",
      "/workspace/finn-base/src/finn/util/basic.py:380: UserWarning: The values of tensor MultiThreshold_53_out0 can't be represented with the set FINN datatype (DataType.INT4), they will be rounded to match the FINN datatype.\n",
      "  \"FINN datatype.\".format(tensor, dtype)\n"
     ]
    },
    {
     "name": "stderr",
     "output_type": "stream",
     "text": [
      "/workspace/finn-base/src/finn/util/basic.py:380: UserWarning: The values of tensor MultiThreshold_54_param0 can't be represented with the set FINN datatype (DataType.INT32), they will be rounded to match the FINN datatype.\n",
      "  \"FINN datatype.\".format(tensor, dtype)\n",
      "/workspace/finn-base/src/finn/util/basic.py:380: UserWarning: The values of tensor MultiThreshold_55_param0 can't be represented with the set FINN datatype (DataType.INT32), they will be rounded to match the FINN datatype.\n",
      "  \"FINN datatype.\".format(tensor, dtype)\n",
      "/workspace/finn-base/src/finn/util/basic.py:380: UserWarning: The values of tensor MultiThreshold_55_out0 can't be represented with the set FINN datatype (DataType.INT4), they will be rounded to match the FINN datatype.\n",
      "  \"FINN datatype.\".format(tensor, dtype)\n",
      "/workspace/finn-base/src/finn/util/basic.py:380: UserWarning: The values of tensor MultiThreshold_56_param0 can't be represented with the set FINN datatype (DataType.INT32), they will be rounded to match the FINN datatype.\n",
      "  \"FINN datatype.\".format(tensor, dtype)\n",
      "/workspace/finn-base/src/finn/util/basic.py:380: UserWarning: The values of tensor MultiThreshold_57_param0 can't be represented with the set FINN datatype (DataType.INT32), they will be rounded to match the FINN datatype.\n",
      "  \"FINN datatype.\".format(tensor, dtype)\n",
      "/workspace/finn-base/src/finn/util/basic.py:380: UserWarning: The values of tensor MultiThreshold_57_out0 can't be represented with the set FINN datatype (DataType.INT4), they will be rounded to match the FINN datatype.\n",
      "  \"FINN datatype.\".format(tensor, dtype)\n",
      "/workspace/finn-base/src/finn/util/basic.py:380: UserWarning: The values of tensor MultiThreshold_58_param0 can't be represented with the set FINN datatype (DataType.INT32), they will be rounded to match the FINN datatype.\n",
      "  \"FINN datatype.\".format(tensor, dtype)\n",
      "/workspace/finn-base/src/finn/util/basic.py:380: UserWarning: The values of tensor MultiThreshold_59_param0 can't be represented with the set FINN datatype (DataType.INT32), they will be rounded to match the FINN datatype.\n",
      "  \"FINN datatype.\".format(tensor, dtype)\n",
      "/workspace/finn-base/src/finn/util/basic.py:380: UserWarning: The values of tensor MultiThreshold_59_out0 can't be represented with the set FINN datatype (DataType.INT4), they will be rounded to match the FINN datatype.\n",
      "  \"FINN datatype.\".format(tensor, dtype)\n",
      "/workspace/finn-base/src/finn/util/basic.py:380: UserWarning: The values of tensor MultiThreshold_60_out0 can't be represented with the set FINN datatype (DataType.INT4), they will be rounded to match the FINN datatype.\n",
      "  \"FINN datatype.\".format(tensor, dtype)\n",
      "/workspace/finn-base/src/finn/util/basic.py:380: UserWarning: The values of tensor MultiThreshold_62_out0 can't be represented with the set FINN datatype (DataType.INT4), they will be rounded to match the FINN datatype.\n",
      "  \"FINN datatype.\".format(tensor, dtype)\n",
      "/workspace/finn-base/src/finn/util/basic.py:380: UserWarning: The values of tensor MultiThreshold_63_out0 can't be represented with the set FINN datatype (DataType.INT4), they will be rounded to match the FINN datatype.\n",
      "  \"FINN datatype.\".format(tensor, dtype)\n",
      "/workspace/finn-base/src/finn/util/basic.py:380: UserWarning: The values of tensor MultiThreshold_65_out0 can't be represented with the set FINN datatype (DataType.INT4), they will be rounded to match the FINN datatype.\n",
      "  \"FINN datatype.\".format(tensor, dtype)\n",
      "/workspace/finn-base/src/finn/util/basic.py:380: UserWarning: The values of tensor MultiThreshold_67_out0 can't be represented with the set FINN datatype (DataType.INT4), they will be rounded to match the FINN datatype.\n",
      "  \"FINN datatype.\".format(tensor, dtype)\n",
      "/workspace/finn-base/src/finn/util/basic.py:380: UserWarning: The values of tensor MultiThreshold_68_param0 can't be represented with the set FINN datatype (DataType.INT32), they will be rounded to match the FINN datatype.\n",
      "  \"FINN datatype.\".format(tensor, dtype)\n",
      "/workspace/finn-base/src/finn/util/basic.py:380: UserWarning: The values of tensor MultiThreshold_69_param0 can't be represented with the set FINN datatype (DataType.INT32), they will be rounded to match the FINN datatype.\n",
      "  \"FINN datatype.\".format(tensor, dtype)\n",
      "/workspace/finn-base/src/finn/util/basic.py:380: UserWarning: The values of tensor MultiThreshold_69_out0 can't be represented with the set FINN datatype (DataType.INT4), they will be rounded to match the FINN datatype.\n",
      "  \"FINN datatype.\".format(tensor, dtype)\n",
      "/workspace/finn-base/src/finn/util/basic.py:380: UserWarning: The values of tensor MultiThreshold_70_param0 can't be represented with the set FINN datatype (DataType.INT32), they will be rounded to match the FINN datatype.\n",
      "  \"FINN datatype.\".format(tensor, dtype)\n",
      "/workspace/finn-base/src/finn/util/basic.py:380: UserWarning: The values of tensor MultiThreshold_71_param0 can't be represented with the set FINN datatype (DataType.INT32), they will be rounded to match the FINN datatype.\n",
      "  \"FINN datatype.\".format(tensor, dtype)\n",
      "/workspace/finn-base/src/finn/util/basic.py:380: UserWarning: The values of tensor MultiThreshold_71_out0 can't be represented with the set FINN datatype (DataType.INT4), they will be rounded to match the FINN datatype.\n",
      "  \"FINN datatype.\".format(tensor, dtype)\n",
      "/workspace/finn-base/src/finn/util/basic.py:380: UserWarning: The values of tensor MultiThreshold_72_out0 can't be represented with the set FINN datatype (DataType.INT4), they will be rounded to match the FINN datatype.\n",
      "  \"FINN datatype.\".format(tensor, dtype)\n",
      "/workspace/finn-base/src/finn/util/basic.py:380: UserWarning: The values of tensor MultiThreshold_74_out0 can't be represented with the set FINN datatype (DataType.INT4), they will be rounded to match the FINN datatype.\n",
      "  \"FINN datatype.\".format(tensor, dtype)\n",
      "/workspace/finn-base/src/finn/util/basic.py:380: UserWarning: The values of tensor MultiThreshold_84_param0 can't be represented with the set FINN datatype (DataType.INT32), they will be rounded to match the FINN datatype.\n",
      "  \"FINN datatype.\".format(tensor, dtype)\n",
      "/workspace/finn-base/src/finn/util/basic.py:380: UserWarning: The values of tensor MultiThreshold_75_out0 can't be represented with the set FINN datatype (DataType.INT4), they will be rounded to match the FINN datatype.\n",
      "  \"FINN datatype.\".format(tensor, dtype)\n",
      "/workspace/finn-base/src/finn/util/basic.py:380: UserWarning: The values of tensor MultiThreshold_76_param0 can't be represented with the set FINN datatype (DataType.INT32), they will be rounded to match the FINN datatype.\n",
      "  \"FINN datatype.\".format(tensor, dtype)\n",
      "/workspace/finn-base/src/finn/util/basic.py:380: UserWarning: The values of tensor MultiThreshold_77_param0 can't be represented with the set FINN datatype (DataType.INT32), they will be rounded to match the FINN datatype.\n",
      "  \"FINN datatype.\".format(tensor, dtype)\n",
      "/workspace/finn-base/src/finn/util/basic.py:380: UserWarning: The values of tensor MultiThreshold_77_out0 can't be represented with the set FINN datatype (DataType.INT4), they will be rounded to match the FINN datatype.\n",
      "  \"FINN datatype.\".format(tensor, dtype)\n",
      "/workspace/finn-base/src/finn/util/basic.py:380: UserWarning: The values of tensor MultiThreshold_78_param0 can't be represented with the set FINN datatype (DataType.INT32), they will be rounded to match the FINN datatype.\n",
      "  \"FINN datatype.\".format(tensor, dtype)\n",
      "/workspace/finn-base/src/finn/util/basic.py:380: UserWarning: The values of tensor MultiThreshold_79_param0 can't be represented with the set FINN datatype (DataType.INT32), they will be rounded to match the FINN datatype.\n",
      "  \"FINN datatype.\".format(tensor, dtype)\n",
      "/workspace/finn-base/src/finn/util/basic.py:380: UserWarning: The values of tensor MultiThreshold_79_out0 can't be represented with the set FINN datatype (DataType.INT4), they will be rounded to match the FINN datatype.\n",
      "  \"FINN datatype.\".format(tensor, dtype)\n",
      "/workspace/finn-base/src/finn/util/basic.py:380: UserWarning: The values of tensor MultiThreshold_80_param0 can't be represented with the set FINN datatype (DataType.INT32), they will be rounded to match the FINN datatype.\n",
      "  \"FINN datatype.\".format(tensor, dtype)\n",
      "/workspace/finn-base/src/finn/util/basic.py:380: UserWarning: The values of tensor MultiThreshold_81_param0 can't be represented with the set FINN datatype (DataType.INT32), they will be rounded to match the FINN datatype.\n",
      "  \"FINN datatype.\".format(tensor, dtype)\n",
      "/workspace/finn-base/src/finn/util/basic.py:380: UserWarning: The values of tensor MultiThreshold_81_out0 can't be represented with the set FINN datatype (DataType.INT4), they will be rounded to match the FINN datatype.\n",
      "  \"FINN datatype.\".format(tensor, dtype)\n"
     ]
    },
    {
     "name": "stderr",
     "output_type": "stream",
     "text": [
      "/workspace/finn-base/src/finn/util/basic.py:380: UserWarning: The values of tensor MultiThreshold_82_param0 can't be represented with the set FINN datatype (DataType.INT32), they will be rounded to match the FINN datatype.\n",
      "  \"FINN datatype.\".format(tensor, dtype)\n",
      "/workspace/finn-base/src/finn/util/basic.py:380: UserWarning: The values of tensor MultiThreshold_83_param0 can't be represented with the set FINN datatype (DataType.INT32), they will be rounded to match the FINN datatype.\n",
      "  \"FINN datatype.\".format(tensor, dtype)\n",
      "/workspace/finn-base/src/finn/util/basic.py:380: UserWarning: The values of tensor MultiThreshold_83_out0 can't be represented with the set FINN datatype (DataType.INT4), they will be rounded to match the FINN datatype.\n",
      "  \"FINN datatype.\".format(tensor, dtype)\n",
      "/workspace/finn-base/src/finn/util/basic.py:380: UserWarning: The values of tensor epoCP6 can't be represented with the set FINN datatype (DataType.INT32), they will be rounded to match the FINN datatype.\n",
      "  \"FINN datatype.\".format(tensor, dtype)\n",
      "/workspace/finn-base/src/finn/util/basic.py:380: UserWarning: The values of tensor MultiThreshold_84_out0 can't be represented with the set FINN datatype (DataType.INT4), they will be rounded to match the FINN datatype.\n",
      "  \"FINN datatype.\".format(tensor, dtype)\n",
      "/workspace/finn-base/src/finn/util/basic.py:380: UserWarning: The values of tensor MultiThreshold_86_param0 can't be represented with the set FINN datatype (DataType.INT32), they will be rounded to match the FINN datatype.\n",
      "  \"FINN datatype.\".format(tensor, dtype)\n",
      "/workspace/finn-base/src/finn/util/basic.py:380: UserWarning: The values of tensor MultiThreshold_86_out0 can't be represented with the set FINN datatype (DataType.INT4), they will be rounded to match the FINN datatype.\n",
      "  \"FINN datatype.\".format(tensor, dtype)\n",
      "/workspace/finn-base/src/finn/util/basic.py:380: UserWarning: The values of tensor MultiThreshold_96_param0 can't be represented with the set FINN datatype (DataType.INT32), they will be rounded to match the FINN datatype.\n",
      "  \"FINN datatype.\".format(tensor, dtype)\n",
      "/workspace/finn-base/src/finn/util/basic.py:380: UserWarning: The values of tensor MultiThreshold_87_out0 can't be represented with the set FINN datatype (DataType.INT4), they will be rounded to match the FINN datatype.\n",
      "  \"FINN datatype.\".format(tensor, dtype)\n",
      "/workspace/finn-base/src/finn/util/basic.py:380: UserWarning: The values of tensor MultiThreshold_88_param0 can't be represented with the set FINN datatype (DataType.INT32), they will be rounded to match the FINN datatype.\n",
      "  \"FINN datatype.\".format(tensor, dtype)\n",
      "/workspace/finn-base/src/finn/util/basic.py:380: UserWarning: The values of tensor MultiThreshold_89_param0 can't be represented with the set FINN datatype (DataType.INT32), they will be rounded to match the FINN datatype.\n",
      "  \"FINN datatype.\".format(tensor, dtype)\n",
      "/workspace/finn-base/src/finn/util/basic.py:380: UserWarning: The values of tensor MultiThreshold_89_out0 can't be represented with the set FINN datatype (DataType.INT4), they will be rounded to match the FINN datatype.\n",
      "  \"FINN datatype.\".format(tensor, dtype)\n",
      "/workspace/finn-base/src/finn/util/basic.py:380: UserWarning: The values of tensor MultiThreshold_90_param0 can't be represented with the set FINN datatype (DataType.INT32), they will be rounded to match the FINN datatype.\n",
      "  \"FINN datatype.\".format(tensor, dtype)\n",
      "/workspace/finn-base/src/finn/util/basic.py:380: UserWarning: The values of tensor MultiThreshold_91_param0 can't be represented with the set FINN datatype (DataType.INT32), they will be rounded to match the FINN datatype.\n",
      "  \"FINN datatype.\".format(tensor, dtype)\n",
      "/workspace/finn-base/src/finn/util/basic.py:380: UserWarning: The values of tensor MultiThreshold_91_out0 can't be represented with the set FINN datatype (DataType.INT4), they will be rounded to match the FINN datatype.\n",
      "  \"FINN datatype.\".format(tensor, dtype)\n",
      "/workspace/finn-base/src/finn/util/basic.py:380: UserWarning: The values of tensor MultiThreshold_92_param0 can't be represented with the set FINN datatype (DataType.INT32), they will be rounded to match the FINN datatype.\n",
      "  \"FINN datatype.\".format(tensor, dtype)\n",
      "/workspace/finn-base/src/finn/util/basic.py:380: UserWarning: The values of tensor MultiThreshold_93_param0 can't be represented with the set FINN datatype (DataType.INT32), they will be rounded to match the FINN datatype.\n",
      "  \"FINN datatype.\".format(tensor, dtype)\n",
      "/workspace/finn-base/src/finn/util/basic.py:380: UserWarning: The values of tensor MultiThreshold_93_out0 can't be represented with the set FINN datatype (DataType.INT4), they will be rounded to match the FINN datatype.\n",
      "  \"FINN datatype.\".format(tensor, dtype)\n",
      "/workspace/finn-base/src/finn/util/basic.py:380: UserWarning: The values of tensor MultiThreshold_94_param0 can't be represented with the set FINN datatype (DataType.INT32), they will be rounded to match the FINN datatype.\n",
      "  \"FINN datatype.\".format(tensor, dtype)\n",
      "/workspace/finn-base/src/finn/util/basic.py:380: UserWarning: The values of tensor MultiThreshold_95_param0 can't be represented with the set FINN datatype (DataType.INT32), they will be rounded to match the FINN datatype.\n",
      "  \"FINN datatype.\".format(tensor, dtype)\n",
      "/workspace/finn-base/src/finn/util/basic.py:380: UserWarning: The values of tensor MultiThreshold_95_out0 can't be represented with the set FINN datatype (DataType.INT4), they will be rounded to match the FINN datatype.\n",
      "  \"FINN datatype.\".format(tensor, dtype)\n",
      "/workspace/finn-base/src/finn/util/basic.py:380: UserWarning: The values of tensor MultiThreshold_96_out0 can't be represented with the set FINN datatype (DataType.INT4), they will be rounded to match the FINN datatype.\n",
      "  \"FINN datatype.\".format(tensor, dtype)\n",
      "/workspace/finn-base/src/finn/util/basic.py:380: UserWarning: The values of tensor MultiThreshold_98_out0 can't be represented with the set FINN datatype (DataType.INT4), they will be rounded to match the FINN datatype.\n",
      "  \"FINN datatype.\".format(tensor, dtype)\n",
      "/workspace/finn-base/src/finn/util/basic.py:380: UserWarning: The values of tensor MultiThreshold_99_out0 can't be represented with the set FINN datatype (DataType.INT4), they will be rounded to match the FINN datatype.\n",
      "  \"FINN datatype.\".format(tensor, dtype)\n",
      "/workspace/finn-base/src/finn/util/basic.py:380: UserWarning: The values of tensor MultiThreshold_100_param0 can't be represented with the set FINN datatype (DataType.INT32), they will be rounded to match the FINN datatype.\n",
      "  \"FINN datatype.\".format(tensor, dtype)\n",
      "/workspace/finn-base/src/finn/util/basic.py:380: UserWarning: The values of tensor MultiThreshold_101_param0 can't be represented with the set FINN datatype (DataType.INT32), they will be rounded to match the FINN datatype.\n",
      "  \"FINN datatype.\".format(tensor, dtype)\n",
      "/workspace/finn-base/src/finn/util/basic.py:380: UserWarning: The values of tensor MultiThreshold_101_out0 can't be represented with the set FINN datatype (DataType.INT4), they will be rounded to match the FINN datatype.\n",
      "  \"FINN datatype.\".format(tensor, dtype)\n",
      "/workspace/finn-base/src/finn/util/basic.py:380: UserWarning: The values of tensor MultiThreshold_102_param0 can't be represented with the set FINN datatype (DataType.INT32), they will be rounded to match the FINN datatype.\n",
      "  \"FINN datatype.\".format(tensor, dtype)\n",
      "/workspace/finn-base/src/finn/util/basic.py:380: UserWarning: The values of tensor MultiThreshold_103_param0 can't be represented with the set FINN datatype (DataType.INT32), they will be rounded to match the FINN datatype.\n",
      "  \"FINN datatype.\".format(tensor, dtype)\n",
      "/workspace/finn-base/src/finn/util/basic.py:380: UserWarning: The values of tensor MultiThreshold_103_out0 can't be represented with the set FINN datatype (DataType.INT4), they will be rounded to match the FINN datatype.\n",
      "  \"FINN datatype.\".format(tensor, dtype)\n",
      "/workspace/finn-base/src/finn/util/basic.py:380: UserWarning: The values of tensor MultiThreshold_104_param0 can't be represented with the set FINN datatype (DataType.INT32), they will be rounded to match the FINN datatype.\n",
      "  \"FINN datatype.\".format(tensor, dtype)\n",
      "/workspace/finn-base/src/finn/util/basic.py:380: UserWarning: The values of tensor MultiThreshold_105_param0 can't be represented with the set FINN datatype (DataType.INT32), they will be rounded to match the FINN datatype.\n",
      "  \"FINN datatype.\".format(tensor, dtype)\n",
      "/workspace/finn-base/src/finn/util/basic.py:380: UserWarning: The values of tensor MultiThreshold_105_out0 can't be represented with the set FINN datatype (DataType.INT4), they will be rounded to match the FINN datatype.\n",
      "  \"FINN datatype.\".format(tensor, dtype)\n"
     ]
    },
    {
     "name": "stderr",
     "output_type": "stream",
     "text": [
      "/workspace/finn-base/src/finn/util/basic.py:380: UserWarning: The values of tensor MultiThreshold_106_param0 can't be represented with the set FINN datatype (DataType.INT32), they will be rounded to match the FINN datatype.\n",
      "  \"FINN datatype.\".format(tensor, dtype)\n",
      "/workspace/finn-base/src/finn/util/basic.py:380: UserWarning: The values of tensor MultiThreshold_107_param0 can't be represented with the set FINN datatype (DataType.INT32), they will be rounded to match the FINN datatype.\n",
      "  \"FINN datatype.\".format(tensor, dtype)\n",
      "/workspace/finn-base/src/finn/util/basic.py:380: UserWarning: The values of tensor MultiThreshold_107_out0 can't be represented with the set FINN datatype (DataType.INT4), they will be rounded to match the FINN datatype.\n",
      "  \"FINN datatype.\".format(tensor, dtype)\n",
      "/workspace/finn-base/src/finn/util/basic.py:380: UserWarning: The values of tensor UnZbQt can't be represented with the set FINN datatype (DataType.INT32), they will be rounded to match the FINN datatype.\n",
      "  \"FINN datatype.\".format(tensor, dtype)\n",
      "/workspace/finn-base/src/finn/util/basic.py:380: UserWarning: The values of tensor MultiThreshold_108_out0 can't be represented with the set FINN datatype (DataType.INT4), they will be rounded to match the FINN datatype.\n",
      "  \"FINN datatype.\".format(tensor, dtype)\n",
      "/workspace/finn-base/src/finn/util/basic.py:380: UserWarning: The values of tensor MultiThreshold_110_out0 can't be represented with the set FINN datatype (DataType.INT4), they will be rounded to match the FINN datatype.\n",
      "  \"FINN datatype.\".format(tensor, dtype)\n",
      "/workspace/finn-base/src/finn/util/basic.py:380: UserWarning: The values of tensor MultiThreshold_111_out0 can't be represented with the set FINN datatype (DataType.INT4), they will be rounded to match the FINN datatype.\n",
      "  \"FINN datatype.\".format(tensor, dtype)\n",
      "/workspace/finn-base/src/finn/util/basic.py:380: UserWarning: The values of tensor MultiThreshold_112_param0 can't be represented with the set FINN datatype (DataType.INT32), they will be rounded to match the FINN datatype.\n",
      "  \"FINN datatype.\".format(tensor, dtype)\n",
      "/workspace/finn-base/src/finn/util/basic.py:380: UserWarning: The values of tensor MultiThreshold_113_param0 can't be represented with the set FINN datatype (DataType.INT32), they will be rounded to match the FINN datatype.\n",
      "  \"FINN datatype.\".format(tensor, dtype)\n",
      "/workspace/finn-base/src/finn/util/basic.py:380: UserWarning: The values of tensor MultiThreshold_113_out0 can't be represented with the set FINN datatype (DataType.INT4), they will be rounded to match the FINN datatype.\n",
      "  \"FINN datatype.\".format(tensor, dtype)\n",
      "/workspace/finn-base/src/finn/util/basic.py:380: UserWarning: The values of tensor MultiThreshold_114_param0 can't be represented with the set FINN datatype (DataType.INT32), they will be rounded to match the FINN datatype.\n",
      "  \"FINN datatype.\".format(tensor, dtype)\n",
      "/workspace/finn-base/src/finn/util/basic.py:380: UserWarning: The values of tensor MultiThreshold_115_param0 can't be represented with the set FINN datatype (DataType.INT32), they will be rounded to match the FINN datatype.\n",
      "  \"FINN datatype.\".format(tensor, dtype)\n",
      "/workspace/finn-base/src/finn/util/basic.py:380: UserWarning: The values of tensor MultiThreshold_115_out0 can't be represented with the set FINN datatype (DataType.INT4), they will be rounded to match the FINN datatype.\n",
      "  \"FINN datatype.\".format(tensor, dtype)\n",
      "/workspace/finn-base/src/finn/util/basic.py:380: UserWarning: The values of tensor MultiThreshold_116_param0 can't be represented with the set FINN datatype (DataType.INT32), they will be rounded to match the FINN datatype.\n",
      "  \"FINN datatype.\".format(tensor, dtype)\n",
      "/workspace/finn-base/src/finn/util/basic.py:380: UserWarning: The values of tensor MultiThreshold_117_param0 can't be represented with the set FINN datatype (DataType.INT32), they will be rounded to match the FINN datatype.\n",
      "  \"FINN datatype.\".format(tensor, dtype)\n",
      "/workspace/finn-base/src/finn/util/basic.py:380: UserWarning: The values of tensor MultiThreshold_117_out0 can't be represented with the set FINN datatype (DataType.INT4), they will be rounded to match the FINN datatype.\n",
      "  \"FINN datatype.\".format(tensor, dtype)\n",
      "/workspace/finn-base/src/finn/util/basic.py:380: UserWarning: The values of tensor MultiThreshold_118_param0 can't be represented with the set FINN datatype (DataType.INT32), they will be rounded to match the FINN datatype.\n",
      "  \"FINN datatype.\".format(tensor, dtype)\n",
      "/workspace/finn-base/src/finn/util/basic.py:380: UserWarning: The values of tensor MultiThreshold_119_param0 can't be represented with the set FINN datatype (DataType.INT32), they will be rounded to match the FINN datatype.\n",
      "  \"FINN datatype.\".format(tensor, dtype)\n",
      "/workspace/finn-base/src/finn/util/basic.py:380: UserWarning: The values of tensor MultiThreshold_119_out0 can't be represented with the set FINN datatype (DataType.INT4), they will be rounded to match the FINN datatype.\n",
      "  \"FINN datatype.\".format(tensor, dtype)\n",
      "/workspace/finn-base/src/finn/util/basic.py:380: UserWarning: The values of tensor MultiThreshold_120_out0 can't be represented with the set FINN datatype (DataType.INT4), they will be rounded to match the FINN datatype.\n",
      "  \"FINN datatype.\".format(tensor, dtype)\n",
      "/workspace/finn-base/src/finn/util/basic.py:380: UserWarning: The values of tensor MultiThreshold_122_out0 can't be represented with the set FINN datatype (DataType.INT4), they will be rounded to match the FINN datatype.\n",
      "  \"FINN datatype.\".format(tensor, dtype)\n",
      "/workspace/finn-base/src/finn/util/basic.py:380: UserWarning: The values of tensor MultiThreshold_123_out0 can't be represented with the set FINN datatype (DataType.INT4), they will be rounded to match the FINN datatype.\n",
      "  \"FINN datatype.\".format(tensor, dtype)\n",
      "/workspace/finn-base/src/finn/util/basic.py:380: UserWarning: The values of tensor MultiThreshold_124_param0 can't be represented with the set FINN datatype (DataType.INT32), they will be rounded to match the FINN datatype.\n",
      "  \"FINN datatype.\".format(tensor, dtype)\n",
      "/workspace/finn-base/src/finn/util/basic.py:380: UserWarning: The values of tensor MultiThreshold_125_param0 can't be represented with the set FINN datatype (DataType.INT32), they will be rounded to match the FINN datatype.\n",
      "  \"FINN datatype.\".format(tensor, dtype)\n",
      "/workspace/finn-base/src/finn/util/basic.py:380: UserWarning: The values of tensor MultiThreshold_125_out0 can't be represented with the set FINN datatype (DataType.INT4), they will be rounded to match the FINN datatype.\n",
      "  \"FINN datatype.\".format(tensor, dtype)\n",
      "/workspace/finn-base/src/finn/util/basic.py:380: UserWarning: The values of tensor MultiThreshold_127_out0 can't be represented with the set FINN datatype (DataType.INT4), they will be rounded to match the FINN datatype.\n",
      "  \"FINN datatype.\".format(tensor, dtype)\n",
      "/workspace/finn-base/src/finn/util/basic.py:380: UserWarning: The values of tensor MultiThreshold_128_param0 can't be represented with the set FINN datatype (DataType.INT32), they will be rounded to match the FINN datatype.\n",
      "  \"FINN datatype.\".format(tensor, dtype)\n",
      "/workspace/finn-base/src/finn/util/basic.py:380: UserWarning: The values of tensor MultiThreshold_129_param0 can't be represented with the set FINN datatype (DataType.INT32), they will be rounded to match the FINN datatype.\n",
      "  \"FINN datatype.\".format(tensor, dtype)\n",
      "/workspace/finn-base/src/finn/util/basic.py:380: UserWarning: The values of tensor MultiThreshold_129_out0 can't be represented with the set FINN datatype (DataType.INT4), they will be rounded to match the FINN datatype.\n",
      "  \"FINN datatype.\".format(tensor, dtype)\n",
      "/workspace/finn-base/src/finn/util/basic.py:380: UserWarning: The values of tensor MultiThreshold_131_out0 can't be represented with the set FINN datatype (DataType.INT4), they will be rounded to match the FINN datatype.\n",
      "  \"FINN datatype.\".format(tensor, dtype)\n",
      "/workspace/finn-base/src/finn/util/basic.py:380: UserWarning: The values of tensor MultiThreshold_132_out0 can't be represented with the set FINN datatype (DataType.INT4), they will be rounded to match the FINN datatype.\n",
      "  \"FINN datatype.\".format(tensor, dtype)\n",
      "/workspace/finn-base/src/finn/util/basic.py:380: UserWarning: The values of tensor MultiThreshold_134_out0 can't be represented with the set FINN datatype (DataType.INT4), they will be rounded to match the FINN datatype.\n",
      "  \"FINN datatype.\".format(tensor, dtype)\n"
     ]
    },
    {
     "name": "stderr",
     "output_type": "stream",
     "text": [
      "/workspace/finn-base/src/finn/util/basic.py:380: UserWarning: The values of tensor MultiThreshold_135_out0 can't be represented with the set FINN datatype (DataType.INT4), they will be rounded to match the FINN datatype.\n",
      "  \"FINN datatype.\".format(tensor, dtype)\n",
      "/workspace/finn-base/src/finn/util/basic.py:380: UserWarning: The values of tensor MultiThreshold_136_param0 can't be represented with the set FINN datatype (DataType.INT32), they will be rounded to match the FINN datatype.\n",
      "  \"FINN datatype.\".format(tensor, dtype)\n",
      "/workspace/finn-base/src/finn/util/basic.py:380: UserWarning: The values of tensor MultiThreshold_137_param0 can't be represented with the set FINN datatype (DataType.INT32), they will be rounded to match the FINN datatype.\n",
      "  \"FINN datatype.\".format(tensor, dtype)\n",
      "/workspace/finn-base/src/finn/util/basic.py:380: UserWarning: The values of tensor MultiThreshold_137_out0 can't be represented with the set FINN datatype (DataType.INT4), they will be rounded to match the FINN datatype.\n",
      "  \"FINN datatype.\".format(tensor, dtype)\n",
      "/workspace/finn-base/src/finn/util/basic.py:380: UserWarning: The values of tensor MultiThreshold_138_param0 can't be represented with the set FINN datatype (DataType.INT32), they will be rounded to match the FINN datatype.\n",
      "  \"FINN datatype.\".format(tensor, dtype)\n",
      "/workspace/finn-base/src/finn/util/basic.py:380: UserWarning: The values of tensor MultiThreshold_139_param0 can't be represented with the set FINN datatype (DataType.INT32), they will be rounded to match the FINN datatype.\n",
      "  \"FINN datatype.\".format(tensor, dtype)\n",
      "/workspace/finn-base/src/finn/util/basic.py:380: UserWarning: The values of tensor MultiThreshold_139_out0 can't be represented with the set FINN datatype (DataType.INT4), they will be rounded to match the FINN datatype.\n",
      "  \"FINN datatype.\".format(tensor, dtype)\n",
      "/workspace/finn-base/src/finn/util/basic.py:380: UserWarning: The values of tensor MultiThreshold_140_param0 can't be represented with the set FINN datatype (DataType.INT32), they will be rounded to match the FINN datatype.\n",
      "  \"FINN datatype.\".format(tensor, dtype)\n",
      "/workspace/finn-base/src/finn/util/basic.py:380: UserWarning: The values of tensor MultiThreshold_141_param0 can't be represented with the set FINN datatype (DataType.INT32), they will be rounded to match the FINN datatype.\n",
      "  \"FINN datatype.\".format(tensor, dtype)\n",
      "/workspace/finn-base/src/finn/util/basic.py:380: UserWarning: The values of tensor MultiThreshold_141_out0 can't be represented with the set FINN datatype (DataType.INT4), they will be rounded to match the FINN datatype.\n",
      "  \"FINN datatype.\".format(tensor, dtype)\n",
      "/workspace/finn-base/src/finn/util/basic.py:380: UserWarning: The values of tensor MultiThreshold_142_param0 can't be represented with the set FINN datatype (DataType.INT32), they will be rounded to match the FINN datatype.\n",
      "  \"FINN datatype.\".format(tensor, dtype)\n",
      "/workspace/finn-base/src/finn/util/basic.py:380: UserWarning: The values of tensor MultiThreshold_143_param0 can't be represented with the set FINN datatype (DataType.INT32), they will be rounded to match the FINN datatype.\n",
      "  \"FINN datatype.\".format(tensor, dtype)\n",
      "/workspace/finn-base/src/finn/util/basic.py:380: UserWarning: The values of tensor MultiThreshold_143_out0 can't be represented with the set FINN datatype (DataType.INT4), they will be rounded to match the FINN datatype.\n",
      "  \"FINN datatype.\".format(tensor, dtype)\n",
      "/workspace/finn-base/src/finn/util/basic.py:380: UserWarning: The values of tensor MultiThreshold_144_out0 can't be represented with the set FINN datatype (DataType.INT4), they will be rounded to match the FINN datatype.\n",
      "  \"FINN datatype.\".format(tensor, dtype)\n",
      "/workspace/finn-base/src/finn/util/basic.py:380: UserWarning: The values of tensor MultiThreshold_146_out0 can't be represented with the set FINN datatype (DataType.INT4), they will be rounded to match the FINN datatype.\n",
      "  \"FINN datatype.\".format(tensor, dtype)\n",
      "/workspace/finn-base/src/finn/util/basic.py:380: UserWarning: The values of tensor MultiThreshold_147_out0 can't be represented with the set FINN datatype (DataType.INT4), they will be rounded to match the FINN datatype.\n",
      "  \"FINN datatype.\".format(tensor, dtype)\n",
      "/workspace/finn-base/src/finn/util/basic.py:380: UserWarning: The values of tensor MultiThreshold_149_out0 can't be represented with the set FINN datatype (DataType.INT4), they will be rounded to match the FINN datatype.\n",
      "  \"FINN datatype.\".format(tensor, dtype)\n",
      "/workspace/finn-base/src/finn/util/basic.py:380: UserWarning: The values of tensor MultiThreshold_150_param0 can't be represented with the set FINN datatype (DataType.INT32), they will be rounded to match the FINN datatype.\n",
      "  \"FINN datatype.\".format(tensor, dtype)\n",
      "/workspace/finn-base/src/finn/util/basic.py:380: UserWarning: The values of tensor MultiThreshold_151_param0 can't be represented with the set FINN datatype (DataType.INT32), they will be rounded to match the FINN datatype.\n",
      "  \"FINN datatype.\".format(tensor, dtype)\n",
      "/workspace/finn-base/src/finn/util/basic.py:380: UserWarning: The values of tensor MultiThreshold_151_out0 can't be represented with the set FINN datatype (DataType.INT4), they will be rounded to match the FINN datatype.\n",
      "  \"FINN datatype.\".format(tensor, dtype)\n",
      "/workspace/finn-base/src/finn/util/basic.py:380: UserWarning: The values of tensor MultiThreshold_152_param0 can't be represented with the set FINN datatype (DataType.INT32), they will be rounded to match the FINN datatype.\n",
      "  \"FINN datatype.\".format(tensor, dtype)\n",
      "/workspace/finn-base/src/finn/util/basic.py:380: UserWarning: The values of tensor MultiThreshold_153_param0 can't be represented with the set FINN datatype (DataType.INT32), they will be rounded to match the FINN datatype.\n",
      "  \"FINN datatype.\".format(tensor, dtype)\n",
      "/workspace/finn-base/src/finn/util/basic.py:380: UserWarning: The values of tensor MultiThreshold_153_out0 can't be represented with the set FINN datatype (DataType.INT4), they will be rounded to match the FINN datatype.\n",
      "  \"FINN datatype.\".format(tensor, dtype)\n",
      "/workspace/finn-base/src/finn/util/basic.py:380: UserWarning: The values of tensor MultiThreshold_154_param0 can't be represented with the set FINN datatype (DataType.INT32), they will be rounded to match the FINN datatype.\n",
      "  \"FINN datatype.\".format(tensor, dtype)\n",
      "/workspace/finn-base/src/finn/util/basic.py:380: UserWarning: The values of tensor MultiThreshold_155_param0 can't be represented with the set FINN datatype (DataType.INT32), they will be rounded to match the FINN datatype.\n",
      "  \"FINN datatype.\".format(tensor, dtype)\n",
      "/workspace/finn-base/src/finn/util/basic.py:380: UserWarning: The values of tensor MultiThreshold_155_out0 can't be represented with the set FINN datatype (DataType.INT4), they will be rounded to match the FINN datatype.\n",
      "  \"FINN datatype.\".format(tensor, dtype)\n",
      "/workspace/finn-base/src/finn/util/basic.py:380: UserWarning: The values of tensor MultiThreshold_156_out0 can't be represented with the set FINN datatype (DataType.INT4), they will be rounded to match the FINN datatype.\n",
      "  \"FINN datatype.\".format(tensor, dtype)\n",
      "/workspace/finn-base/src/finn/util/basic.py:380: UserWarning: The values of tensor MultiThreshold_158_out0 can't be represented with the set FINN datatype (DataType.INT4), they will be rounded to match the FINN datatype.\n",
      "  \"FINN datatype.\".format(tensor, dtype)\n",
      "/workspace/finn-base/src/finn/util/basic.py:380: UserWarning: The values of tensor MultiThreshold_168_param0 can't be represented with the set FINN datatype (DataType.INT32), they will be rounded to match the FINN datatype.\n",
      "  \"FINN datatype.\".format(tensor, dtype)\n",
      "/workspace/finn-base/src/finn/util/basic.py:380: UserWarning: The values of tensor MultiThreshold_159_out0 can't be represented with the set FINN datatype (DataType.INT4), they will be rounded to match the FINN datatype.\n",
      "  \"FINN datatype.\".format(tensor, dtype)\n",
      "/workspace/finn-base/src/finn/util/basic.py:380: UserWarning: The values of tensor MultiThreshold_160_param0 can't be represented with the set FINN datatype (DataType.INT32), they will be rounded to match the FINN datatype.\n",
      "  \"FINN datatype.\".format(tensor, dtype)\n",
      "/workspace/finn-base/src/finn/util/basic.py:380: UserWarning: The values of tensor MultiThreshold_161_param0 can't be represented with the set FINN datatype (DataType.INT32), they will be rounded to match the FINN datatype.\n",
      "  \"FINN datatype.\".format(tensor, dtype)\n",
      "/workspace/finn-base/src/finn/util/basic.py:380: UserWarning: The values of tensor MultiThreshold_161_out0 can't be represented with the set FINN datatype (DataType.INT4), they will be rounded to match the FINN datatype.\n",
      "  \"FINN datatype.\".format(tensor, dtype)\n"
     ]
    },
    {
     "name": "stderr",
     "output_type": "stream",
     "text": [
      "/workspace/finn-base/src/finn/util/basic.py:380: UserWarning: The values of tensor MultiThreshold_162_param0 can't be represented with the set FINN datatype (DataType.INT32), they will be rounded to match the FINN datatype.\n",
      "  \"FINN datatype.\".format(tensor, dtype)\n",
      "/workspace/finn-base/src/finn/util/basic.py:380: UserWarning: The values of tensor MultiThreshold_163_param0 can't be represented with the set FINN datatype (DataType.INT32), they will be rounded to match the FINN datatype.\n",
      "  \"FINN datatype.\".format(tensor, dtype)\n",
      "/workspace/finn-base/src/finn/util/basic.py:380: UserWarning: The values of tensor MultiThreshold_163_out0 can't be represented with the set FINN datatype (DataType.INT4), they will be rounded to match the FINN datatype.\n",
      "  \"FINN datatype.\".format(tensor, dtype)\n",
      "/workspace/finn-base/src/finn/util/basic.py:380: UserWarning: The values of tensor MultiThreshold_164_param0 can't be represented with the set FINN datatype (DataType.INT32), they will be rounded to match the FINN datatype.\n",
      "  \"FINN datatype.\".format(tensor, dtype)\n",
      "/workspace/finn-base/src/finn/util/basic.py:380: UserWarning: The values of tensor MultiThreshold_165_param0 can't be represented with the set FINN datatype (DataType.INT32), they will be rounded to match the FINN datatype.\n",
      "  \"FINN datatype.\".format(tensor, dtype)\n",
      "/workspace/finn-base/src/finn/util/basic.py:380: UserWarning: The values of tensor MultiThreshold_165_out0 can't be represented with the set FINN datatype (DataType.INT4), they will be rounded to match the FINN datatype.\n",
      "  \"FINN datatype.\".format(tensor, dtype)\n",
      "/workspace/finn-base/src/finn/util/basic.py:380: UserWarning: The values of tensor MultiThreshold_166_param0 can't be represented with the set FINN datatype (DataType.INT32), they will be rounded to match the FINN datatype.\n",
      "  \"FINN datatype.\".format(tensor, dtype)\n",
      "/workspace/finn-base/src/finn/util/basic.py:380: UserWarning: The values of tensor MultiThreshold_167_param0 can't be represented with the set FINN datatype (DataType.INT32), they will be rounded to match the FINN datatype.\n",
      "  \"FINN datatype.\".format(tensor, dtype)\n",
      "/workspace/finn-base/src/finn/util/basic.py:380: UserWarning: The values of tensor MultiThreshold_167_out0 can't be represented with the set FINN datatype (DataType.INT4), they will be rounded to match the FINN datatype.\n",
      "  \"FINN datatype.\".format(tensor, dtype)\n",
      "/workspace/finn-base/src/finn/util/basic.py:380: UserWarning: The values of tensor lMKeOS can't be represented with the set FINN datatype (DataType.INT32), they will be rounded to match the FINN datatype.\n",
      "  \"FINN datatype.\".format(tensor, dtype)\n",
      "/workspace/finn-base/src/finn/util/basic.py:380: UserWarning: The values of tensor MultiThreshold_168_out0 can't be represented with the set FINN datatype (DataType.INT4), they will be rounded to match the FINN datatype.\n",
      "  \"FINN datatype.\".format(tensor, dtype)\n",
      "/workspace/finn-base/src/finn/util/basic.py:380: UserWarning: The values of tensor MultiThreshold_170_param0 can't be represented with the set FINN datatype (DataType.INT32), they will be rounded to match the FINN datatype.\n",
      "  \"FINN datatype.\".format(tensor, dtype)\n",
      "/workspace/finn-base/src/finn/util/basic.py:380: UserWarning: The values of tensor MultiThreshold_170_out0 can't be represented with the set FINN datatype (DataType.INT4), they will be rounded to match the FINN datatype.\n",
      "  \"FINN datatype.\".format(tensor, dtype)\n",
      "/workspace/finn-base/src/finn/util/basic.py:380: UserWarning: The values of tensor MultiThreshold_180_param0 can't be represented with the set FINN datatype (DataType.INT32), they will be rounded to match the FINN datatype.\n",
      "  \"FINN datatype.\".format(tensor, dtype)\n",
      "/workspace/finn-base/src/finn/util/basic.py:380: UserWarning: The values of tensor MultiThreshold_171_out0 can't be represented with the set FINN datatype (DataType.INT4), they will be rounded to match the FINN datatype.\n",
      "  \"FINN datatype.\".format(tensor, dtype)\n",
      "/workspace/finn-base/src/finn/util/basic.py:380: UserWarning: The values of tensor MultiThreshold_172_param0 can't be represented with the set FINN datatype (DataType.INT32), they will be rounded to match the FINN datatype.\n",
      "  \"FINN datatype.\".format(tensor, dtype)\n",
      "/workspace/finn-base/src/finn/util/basic.py:380: UserWarning: The values of tensor MultiThreshold_173_param0 can't be represented with the set FINN datatype (DataType.INT32), they will be rounded to match the FINN datatype.\n",
      "  \"FINN datatype.\".format(tensor, dtype)\n",
      "/workspace/finn-base/src/finn/util/basic.py:380: UserWarning: The values of tensor MultiThreshold_173_out0 can't be represented with the set FINN datatype (DataType.INT4), they will be rounded to match the FINN datatype.\n",
      "  \"FINN datatype.\".format(tensor, dtype)\n",
      "/workspace/finn-base/src/finn/util/basic.py:380: UserWarning: The values of tensor MultiThreshold_174_param0 can't be represented with the set FINN datatype (DataType.INT32), they will be rounded to match the FINN datatype.\n",
      "  \"FINN datatype.\".format(tensor, dtype)\n",
      "/workspace/finn-base/src/finn/util/basic.py:380: UserWarning: The values of tensor MultiThreshold_175_param0 can't be represented with the set FINN datatype (DataType.INT32), they will be rounded to match the FINN datatype.\n",
      "  \"FINN datatype.\".format(tensor, dtype)\n",
      "/workspace/finn-base/src/finn/util/basic.py:380: UserWarning: The values of tensor MultiThreshold_175_out0 can't be represented with the set FINN datatype (DataType.INT4), they will be rounded to match the FINN datatype.\n",
      "  \"FINN datatype.\".format(tensor, dtype)\n",
      "/workspace/finn-base/src/finn/util/basic.py:380: UserWarning: The values of tensor MultiThreshold_176_param0 can't be represented with the set FINN datatype (DataType.INT32), they will be rounded to match the FINN datatype.\n",
      "  \"FINN datatype.\".format(tensor, dtype)\n",
      "/workspace/finn-base/src/finn/util/basic.py:380: UserWarning: The values of tensor MultiThreshold_177_param0 can't be represented with the set FINN datatype (DataType.INT32), they will be rounded to match the FINN datatype.\n",
      "  \"FINN datatype.\".format(tensor, dtype)\n",
      "/workspace/finn-base/src/finn/util/basic.py:380: UserWarning: The values of tensor MultiThreshold_177_out0 can't be represented with the set FINN datatype (DataType.INT4), they will be rounded to match the FINN datatype.\n",
      "  \"FINN datatype.\".format(tensor, dtype)\n",
      "/workspace/finn-base/src/finn/util/basic.py:380: UserWarning: The values of tensor MultiThreshold_178_param0 can't be represented with the set FINN datatype (DataType.INT32), they will be rounded to match the FINN datatype.\n",
      "  \"FINN datatype.\".format(tensor, dtype)\n",
      "/workspace/finn-base/src/finn/util/basic.py:380: UserWarning: The values of tensor MultiThreshold_179_param0 can't be represented with the set FINN datatype (DataType.INT32), they will be rounded to match the FINN datatype.\n",
      "  \"FINN datatype.\".format(tensor, dtype)\n",
      "/workspace/finn-base/src/finn/util/basic.py:380: UserWarning: The values of tensor MultiThreshold_179_out0 can't be represented with the set FINN datatype (DataType.INT4), they will be rounded to match the FINN datatype.\n",
      "  \"FINN datatype.\".format(tensor, dtype)\n",
      "/workspace/finn-base/src/finn/util/basic.py:380: UserWarning: The values of tensor Vrm9DI can't be represented with the set FINN datatype (DataType.INT32), they will be rounded to match the FINN datatype.\n",
      "  \"FINN datatype.\".format(tensor, dtype)\n",
      "/workspace/finn-base/src/finn/util/basic.py:380: UserWarning: The values of tensor MultiThreshold_180_out0 can't be represented with the set FINN datatype (DataType.INT4), they will be rounded to match the FINN datatype.\n",
      "  \"FINN datatype.\".format(tensor, dtype)\n",
      "/workspace/finn-base/src/finn/util/basic.py:380: UserWarning: The values of tensor MultiThreshold_182_param0 can't be represented with the set FINN datatype (DataType.INT32), they will be rounded to match the FINN datatype.\n",
      "  \"FINN datatype.\".format(tensor, dtype)\n",
      "/workspace/finn-base/src/finn/util/basic.py:380: UserWarning: The values of tensor MultiThreshold_182_out0 can't be represented with the set FINN datatype (DataType.INT4), they will be rounded to match the FINN datatype.\n",
      "  \"FINN datatype.\".format(tensor, dtype)\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Elapsed time: 781.0633141910075\n"
     ]
    }
   ],
   "source": [
    "import time\n",
    "t1 = time.perf_counter()\n",
    "\n",
    "################################################################################################\n",
    "####\n",
    "#### MODEL 2\n",
    "####\n",
    "model_2 = ModelWrapper(\"/tmp/quartznet_streamlined.onnx\") # CORRECT (new inferred datatypes)\n",
    "#model_2 = ModelWrapper(\"/tmp/quartznet_streamlined_partitioned.onnx\") #CORRECT\n",
    "#model_2 = ModelWrapper(\"/tmp/quartznet_streamlined_lowered.onnx\") #CORRECT\n",
    "#model_2 = ModelWrapper(\"/tmp/quartznet_temp_test.onnx\") #CORRECT?\n",
    "#model_2 = ModelWrapper(\"/tmp/quartznet_4d_topk.onnx\") # CORRECT (new)\n",
    "\n",
    "#model_2 = ModelWrapper(\"/tmp/test_quartznet_mulremoved.onnx\") # CORRECT (new)\n",
    "\n",
    "#### MODEL 2\n",
    "m1_input_val = input_val\n",
    "\n",
    "input0_tensor_name = model_2.graph.input[0].name\n",
    "#input_shape = model_2.get_tensor_shape(input0_tensor_name)\n",
    "#input_dtype = model_2.get_tensor_datatype(input0_tensor_name)\n",
    "input_dict = {}\n",
    "m2_input_val = np.reshape(m1_input_val, np.shape(m1_input_val)+(1,))\n",
    "input_dict[input0_tensor_name] = m2_input_val\n",
    "output0_tensor_name = model_2.graph.output[0].name\n",
    "\n",
    "expected_m2_dict = oxe.execute_onnx(model_2, input_dict, return_full_exec_context = False)\n",
    "expected_m2 = expected_m2_dict[output0_tensor_name]\n",
    "\n",
    "expected_m2 = np.reshape(expected_m2, np.shape(expected_m1))\n",
    "m2_input_val = np.reshape(m2_input_val, np.shape(m1_input_val))\n",
    "\n",
    "\n",
    "assert(m1_input_val==m2_input_val).all()\n",
    "assert(expected_m1==expected_m2).all()\n",
    "################################################################################################\n",
    "\n",
    "\n",
    "t2 = time.perf_counter() - t1\n",
    "print(\"Elapsed time: {}\".format(t2))"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "explicit-flexibility",
   "metadata": {},
   "outputs": [],
   "source": [
    "for idx,el in enumerate(expected_m1):\n",
    "    print(\"{}\\t{}\".format(expected_m1, expected_m2))"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "israeli-vessel",
   "metadata": {},
   "outputs": [],
   "source": []
  }
 ],
 "metadata": {
  "kernelspec": {
   "display_name": "Python 3",
   "language": "python",
   "name": "python3"
  },
  "language_info": {
   "codemirror_mode": {
    "name": "ipython",
    "version": 3
   },
   "file_extension": ".py",
   "mimetype": "text/x-python",
   "name": "python",
   "nbconvert_exporter": "python",
   "pygments_lexer": "ipython3",
   "version": "3.6.8"
  }
 },
 "nbformat": 4,
 "nbformat_minor": 5
}
