# Linear-Carry-Select-Adder-in-VHDL-plus-Physical-Layout
The project is going to be a 32 bit linear carry select adder. After the main shape, I'm going to implement the code in and fpga, and in the end create the physical layout (transistor layout using Virtuoso)
