****************************************
Report : timing
	-path_type full
	-delay_type max
	-max_paths 1
	-sort_by slack
Design : top
Version: T-2022.03-SP5
Date   : Sun Feb 23 21:06:32 2025
****************************************


  Startpoint: B[7] (input port clocked by clk)
  Endpoint: O[15] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock clk (rise edge)                   0.000      0.000
  clock network delay (ideal)             0.000      0.000
  input external delay                    0.000      0.000 r
  B[7] (in)                               0.000      0.000 r
  U47/ZN (NAND2_X2)                       0.013      0.013 f
  U36/ZN (AOI21_X2)                       0.016      0.029 r
  U42/ZN (NAND2_X2)                       0.017      0.046 f
  U38/ZN (NAND2_X2)                       0.015      0.061 r
  U17/ZN (NAND2_X1)                       0.016      0.077 f
  U79/ZN (NAND2_X2)                       0.011      0.088 r
  U99/ZN (XNOR2_X1)                       0.020      0.108 r
  O[15] (out)                             0.000      0.108 r
  data arrival time                                  0.108

  clock clk (rise edge)                   0.000      0.000
  clock network delay (ideal)             0.000      0.000
  clock reconvergence pessimism           0.000      0.000
  output external delay                   0.000      0.000
  data required time                                 0.000
  ---------------------------------------------------------------
  data required time                                 0.000
  data arrival time                                 -0.108
  ---------------------------------------------------------------
  slack (VIOLATED)                                  -0.108


1
