{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1681237912100 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1681237912102 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 11 20:31:51 2023 " "Processing started: Tue Apr 11 20:31:51 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1681237912102 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1681237912102 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off NetworkAnalyser -c NetworkAnalyser " "Command: quartus_map --read_settings_files=on --write_settings_files=off NetworkAnalyser -c NetworkAnalyser" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1681237912102 ""}
{ "Critical Warning" "WIDU_REMOVED_QIC_ASSIGNMENTS_DUE_TO_NO_QIC_LICENSE" "" "Current license file does not support incremental compilation. The Quartus II software removes all the user-specified design partitions in the design automatically." {  } {  } 1 138067 "Current license file does not support incremental compilation. The Quartus II software removes all the user-specified design partitions in the design automatically." 0 0 "Quartus II" 0 -1 1681237912268 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1681237912465 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spi.vhd 2 1 " "Found 2 design units, including 1 entities, in source file spi.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 spi-rtl " "Found design unit 1: spi-rtl" {  } { { "spi.vhd" "" { Text "/ice/code.lab/IceNET.NetworkAnalyser/Quartus/spi.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1681237912884 ""} { "Info" "ISGN_ENTITY_NAME" "1 spi " "Found entity 1: spi" {  } { { "spi.vhd" "" { Text "/ice/code.lab/IceNET.NetworkAnalyser/Quartus/spi.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1681237912884 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1681237912884 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NetworkAnalyser.vhd 2 1 " "Found 2 design units, including 1 entities, in source file NetworkAnalyser.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 NetworkAnalyser-rtl " "Found design unit 1: NetworkAnalyser-rtl" {  } { { "NetworkAnalyser.vhd" "" { Text "/ice/code.lab/IceNET.NetworkAnalyser/Quartus/NetworkAnalyser.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1681237912886 ""} { "Info" "ISGN_ENTITY_NAME" "1 NetworkAnalyser " "Found entity 1: NetworkAnalyser" {  } { { "NetworkAnalyser.vhd" "" { Text "/ice/code.lab/IceNET.NetworkAnalyser/Quartus/NetworkAnalyser.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1681237912886 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1681237912886 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "NetworkAnalyser " "Elaborating entity \"NetworkAnalyser\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1681237913125 ""}
{ "Error" "EVRFX_VDB_REG_MATCHES_NO_TEMPLATE" "clock_register\[0\] NetworkAnalyser.vhd(98) " "HDL error at NetworkAnalyser.vhd(98): can't infer register for \"clock_register\[0\]\" because its behavior does not match any supported register model" {  } { { "NetworkAnalyser.vhd" "" { Text "/ice/code.lab/IceNET.NetworkAnalyser/Quartus/NetworkAnalyser.vhd" 98 0 0 } }  } 0 10821 "HDL error at %2!s!: can't infer register for \"%1!s!\" because its behavior does not match any supported register model" 0 0 "Quartus II" 0 -1 1681237913128 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "clock_register\[0\] NetworkAnalyser.vhd(95) " "Inferred latch for \"clock_register\[0\]\" at NetworkAnalyser.vhd(95)" {  } { { "NetworkAnalyser.vhd" "" { Text "/ice/code.lab/IceNET.NetworkAnalyser/Quartus/NetworkAnalyser.vhd" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1681237913128 "|NetworkAnalyser"}
{ "Error" "EVRFX_VDB_REG_MATCHES_NO_TEMPLATE" "clock_register\[1\] NetworkAnalyser.vhd(98) " "HDL error at NetworkAnalyser.vhd(98): can't infer register for \"clock_register\[1\]\" because its behavior does not match any supported register model" {  } { { "NetworkAnalyser.vhd" "" { Text "/ice/code.lab/IceNET.NetworkAnalyser/Quartus/NetworkAnalyser.vhd" 98 0 0 } }  } 0 10821 "HDL error at %2!s!: can't infer register for \"%1!s!\" because its behavior does not match any supported register model" 0 0 "Quartus II" 0 -1 1681237913128 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "clock_register\[1\] NetworkAnalyser.vhd(95) " "Inferred latch for \"clock_register\[1\]\" at NetworkAnalyser.vhd(95)" {  } { { "NetworkAnalyser.vhd" "" { Text "/ice/code.lab/IceNET.NetworkAnalyser/Quartus/NetworkAnalyser.vhd" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1681237913128 "|NetworkAnalyser"}
{ "Error" "EVRFX_VDB_2015_UNCONVERTED" "NetworkAnalyser.vhd(98) " "HDL error at NetworkAnalyser.vhd(98): couldn't implement registers for assignments on this clock edge" {  } { { "NetworkAnalyser.vhd" "" { Text "/ice/code.lab/IceNET.NetworkAnalyser/Quartus/NetworkAnalyser.vhd" 98 0 0 } }  } 0 10822 "HDL error at %1!s!: couldn't implement registers for assignments on this clock edge" 0 0 "Quartus II" 0 -1 1681237913128 ""}
{ "Error" "EVRFX_VDB_2015_UNCONVERTED" "NetworkAnalyser.vhd(99) " "HDL error at NetworkAnalyser.vhd(99): couldn't implement registers for assignments on this clock edge" {  } { { "NetworkAnalyser.vhd" "" { Text "/ice/code.lab/IceNET.NetworkAnalyser/Quartus/NetworkAnalyser.vhd" 99 0 0 } }  } 0 10822 "HDL error at %1!s!: couldn't implement registers for assignments on this clock edge" 0 0 "Quartus II" 0 -1 1681237913128 ""}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Quartus II" 0 -1 1681237913129 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 5 s 1  Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 5 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "616 " "Peak virtual memory: 616 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1681237913304 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Apr 11 20:31:53 2023 " "Processing ended: Tue Apr 11 20:31:53 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1681237913304 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1681237913304 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1681237913304 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1681237913304 ""}
