platform=xilinx_u280_xdma_201920_3
debug=1
save-temps=1
# profile_kernel=data:all:all:all # only for vitis 2020.1
## The original example uses DDR memory. We can use HBM since U280 supports that.
[connectivity]
nk=gin_hls:1
sp=gin_hls_1.nod_src:HBM[0]
sp=gin_hls_1.edge_src:HBM[0]
sp=gin_hls_1.ft_in_agg_mat:HBM[1:3]
sp=gin_hls_1.ft_in_tar_mat:HBM[1:3]
sp=gin_hls_1.w_mlp0_mat:PLRAM[0]
sp=gin_hls_1.w_mlp1_mat:PLRAM[0]
sp=gin_hls_1.rst_mat:HBM[4:6]

[profile]
data=all:all:all
stall=all:all

[hls]
pre_tcl=../config/hls_config.tcl

[advanced]
# param=compiler.userPreSysLinkOverlayTcl=../config/preSysLink.tcl
param=compiler.userPreSysLinkOverlayTcl=../config/preSysLink_v2.tcl
