	TSTO #7
	BOV stack_overflow_error
	TSTO #7
; start main program
; Main program
; Beginning of main instructions:
	LOAD #0, R2	; loading 0 into memory
	STORE R2, 1(GB)	; Initializing the variable i and loading it into memory
	LOAD #0, R2	; loading 0 into memory
	STORE R2, 2(GB)	; Initializing the variable valide and loading it into memory
	LOAD #1, R2	; loading true into memory
	STORE R2, 3(GB)	; Initializing the variable b1 and loading it into memory
	LOAD #0, R2	; loading false into memory
	STORE R2, 4(GB)	; Initializing the variable b2 and loading it into memory
	LOAD #2, R2	; loading 2 into memory
	STORE R2, 5(GB)	; Initializing the variable x and loading it into memory
	LOAD 5(GB), R2	; loading x into memory
	STORE R2, 6(GB)	; Initializing the variable y and loading it into memory
	LOAD #3, R2	; loading 3 into memory
	STORE R2, 7(GB)	; Initializing the variable z and loading it into memory
while_begin1:
	LOAD 1(GB), R2	; loading i into memory
	LOAD #4, R3	; loading 4 into memory
	CMP R3, R2	; Comparing registers for Lower operation 
	SLT R2	; Placing Lower result into the register  
	CMP #1, R2
	BNE while_end1
	LOAD 1(GB), R2	; loading i into memory
	LOAD #1, R3	; loading 1 into memory
	ADD R3, R2
	STORE R2, 1(GB)	;  Assiging a value to i
	LOAD 1(GB), R2	; loading i into memory
	LOAD R2, R1
	WINT
	WNL
	BRA while_begin1
while_end1:
	LOAD 1(GB), R2	; loading i into memory
	LOAD #4, R3	; loading 4 into memory
	CMP R3, R2	; Comparing registers for Equals operation 
	SEQ R2	; Placing Equals result into the register  
	CMP #1, R2	; Comparing expr output in the ifthenelse
	BNE else1
	LOAD 2(GB), R2	; loading valide into memory
	LOAD #1, R3	; loading 1 into memory
	ADD R3, R2
	STORE R2, 2(GB)	;  Assiging a value to valide
	BRA end_ifthenelse_1
else1:
end_ifthenelse_1:
while_begin2:
	LOAD 5(GB), R2	; loading x into memory
	LOAD 6(GB), R3	; loading y into memory
	ADD 7(GB), R3
	CMP R3, R2	; Comparing registers for Lower operation 
	SLT R2	; Placing Lower result into the register  
	CMP #0, R2	; [AND]Comparing in the left branch 
	BEQ End_And_False_Id_2	; [AND] checking if the first element is false
	LOAD 3(GB), R3	; loading b1 into memory
	CMP #1, R3	; [Or]Comparing in the left branch 
	BEQ End_Or_Id_3	; [Or] checking if the first element is false
	LOAD 4(GB), R4	; loading b2 into memory
	CMP #0, R4	; [Or]Comparing in the right branch 
	BEQ End_Or_Id_3	; [OR] checking if the second element is true 
	LOAD #0, R4	; Or is true , We place the value 1 in the return Register
End_Or_Id_3:
	CMP #0, R3	; [AND]Comparing in the right branch 
	BNE AND_Success_id2	; [AND] checking if the first element is true
End_And_False_Id_2:
	LOAD #0, R2	; And is false, We place the value 0 in the return Register
AND_Success_id2:
	CMP #1, R2	; [Or]Comparing in the left branch 
	BEQ End_Or_Id_1	; [Or] checking if the first element is false
	LOAD 4(GB), R3	; loading b2 into memory
	CMP #0, R3	; [Or]Comparing in the right branch 
	BEQ End_Or_Id_1	; [OR] checking if the second element is true 
	LOAD #0, R3	; Or is true , We place the value 1 in the return Register
End_Or_Id_1:
	CMP #1, R2
	BNE while_end2
	LOAD 5(GB), R2	; loading x into memory
	LOAD #1, R3	; loading 1 into memory
	ADD R3, R2
	STORE R2, 5(GB)	;  Assiging a value to x
	BRA while_begin2
while_end2:
	LOAD 5(GB), R2	; loading x into memory
	LOAD #5, R3	; loading 5 into memory
	CMP R3, R2	; Comparing registers for Equals operation 
	SEQ R2	; Placing Equals result into the register  
	CMP #1, R2	; Comparing expr output in the ifthenelse
	BNE else2
	LOAD 2(GB), R2	; loading valide into memory
	LOAD #10, R3	; loading 10 into memory
	ADD R3, R2
	STORE R2, 2(GB)	;  Assiging a value to valide
	BRA end_ifthenelse_2
else2:
end_ifthenelse_2:
	WSTR "while[ "
	LOAD 2(GB), R2	; loading valide into memory
	LOAD R2, R1
	WINT
	WSTR "/11 ]"
	WNL
	HALT
stack_overflow_error:
	WSTR "Error: stack_overflow_error"
	WNL
	ERROR
; end main program
