# ğŸ“Š Fab&EDS Data Analysis Project

## #1. Work Purpose

Analyze the relationship between **EDS data** and **FAB data**, and suggest a direction for **yield improvement** and **process optimization**.

---

## #2. Methods

- Import **EDS** and **FAB** data stored on the company server  
- Conduct **trend analysis** for each EDS item  
- Analyze **inter-item correlations**  
- Apply basic **machine learning models** using `Scikit-learn`

---

## #3. ğŸ“ Code Structure
```
fab_report_project/
â”œâ”€â”€ main.py
â”œâ”€â”€ config.py
â”œâ”€â”€ preprocess.py
â”œâ”€â”€ export_excel.py
â”œâ”€â”€ analyze.py
â”œâ”€â”€ data/
â”‚ â””â”€â”€ raw/ (server data in reality)
â”‚ â”œâ”€â”€ fake_eds_dataset.csv
â”‚ â””â”€â”€ fake_fab_dataset.csv
â””â”€â”€ PythonSave/
```

---

## #4. Main Results  
ğŸ“ **Saved as:**  
- Excel (`.xlsx`) for tables (Summay and achievement rate)
[LOT3_W01_W02_W03_20250617.xlsx](https://github.com/user-attachments/files/20774410/LOT3_W01_W02_W03_20250617.xlsx)

- HTML (`.html`) for interactive graphs (see below for preview)

### âœ… Key Outcomes

i) **Trend analysis** of major EDS items:  
   - Bitline Resistance (**1.RBL**)  
   - Bitline Capacitance (**2.CBL**)

ii) **3.Correlation analysis** between **RBL** and **CBL**

iii) **4.Exploratory analysis** of **RBL (EDS)** and **BL(Bit-line)-related FAB data**

iv) **Conclusion & Recommendation**:
   - Strong correlation observed between **RBL** and **CBL** in EDS data
   - However, the **RÂ² between RBL (EDS)** and **GBL CD (FAB data)** is low  
   â†’ This indicates that **RBL cannot be fully explained by FAB data alone**  
   â†’ Further analysis using **vertical structural review (e.g., TEM)** is recommended
![4images](https://github.com/user-attachments/assets/7f9bb5a9-7bfe-4219-9c85-2ed89746d798)

---

## #5. Version Info

| Package      | Version |
|--------------|---------|
| Python       | 3.12.7  |
| pandas       | 2.2.2   |
| numpy        | 1.26.4  |
| scikit-learn | 1.5.1   |
| openpyxl     | 3.1.5   |
| plotly       | 5.24.1  |

