#-----------------------------------------------------------
# Vivado v2022.1 (64-bit)
# SW Build 3526262 on Mon Apr 18 15:48:16 MDT 2022
# IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
# Start of session at: Thu Dec 29 10:58:57 2022
# Process ID: 9928
# Current directory: C:/Users/UPM/Downloads/SED_22-23-main/SED_22-23-main/Trabajo_VHDL_1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent10028 C:\Users\UPM\Downloads\SED_22-23-main\SED_22-23-main\Trabajo_VHDL_1\Trabajo_VHDL_1.xpr
# Log file: C:/Users/UPM/Downloads/SED_22-23-main/SED_22-23-main/Trabajo_VHDL_1/vivado.log
# Journal file: C:/Users/UPM/Downloads/SED_22-23-main/SED_22-23-main/Trabajo_VHDL_1\vivado.jou
# Running On: upm00162, OS: Windows, CPU Frequency: 2394 MHz, CPU Physical cores: 6, Host memory: 6404 MB
#-----------------------------------------------------------
start_gui
open_project C:/Users/UPM/Downloads/SED_22-23-main/SED_22-23-main/Trabajo_VHDL_1/Trabajo_VHDL_1.xpr
update_compile_order -fileset sources_1
file mkdir C:/Users/UPM/Downloads/SED_22-23-main/SED_22-23-main/Trabajo_VHDL_1/Trabajo_VHDL_1.srcs/sim_1/new
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open C:/Users/UPM/Downloads/SED_22-23-main/SED_22-23-main/Trabajo_VHDL_1/Trabajo_VHDL_1.srcs/sim_1/new/tb_Display_Control.vhd w ]
add_files -fileset sim_1 C:/Users/UPM/Downloads/SED_22-23-main/SED_22-23-main/Trabajo_VHDL_1/Trabajo_VHDL_1.srcs/sim_1/new/tb_Display_Control.vhd
update_compile_order -fileset sim_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open C:/Users/UPM/Downloads/SED_22-23-main/SED_22-23-main/Trabajo_VHDL_1/Trabajo_VHDL_1.srcs/sim_1/new/tb_FSM.vhd w ]
add_files -fileset sim_1 C:/Users/UPM/Downloads/SED_22-23-main/SED_22-23-main/Trabajo_VHDL_1/Trabajo_VHDL_1.srcs/sim_1/new/tb_FSM.vhd
update_compile_order -fileset sim_1
synth_design -rtl -rtl_skip_mlo -name rtl_1
launch_simulation
