# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../../../adder/full_adder.v" \
"../../../../../../adder/half_adder.v" \
"../../../../../../../tutorial/RTL/ripple_adder.v" \
"../../../../../../../tutorial/Sim/tb/tb_adder2.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
