<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.15"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>RTEMS: cpukit/score/cpu/powerpc/include/rtems/powerpc/registers.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="rtemslogo.png"/></td>
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">RTEMS
   &#160;<span id="projectnumber">5.1</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.15 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_cd198e36225ba3f41de97552050ac017.html">cpukit</a></li><li class="navelem"><a class="el" href="dir_de9e040fbb31a9f85c4a8e8e0a0eeca8.html">score</a></li><li class="navelem"><a class="el" href="dir_19f76e80a70030fb9c388ff4e4a84222.html">cpu</a></li><li class="navelem"><a class="el" href="dir_66302d14b44a516fbe4328f08915702e.html">powerpc</a></li><li class="navelem"><a class="el" href="dir_c5ee66fb2707763c293c05e4f64c0733.html">include</a></li><li class="navelem"><a class="el" href="dir_571e3b08bb42bb357ce4aab434ae120c.html">rtems</a></li><li class="navelem"><a class="el" href="dir_02abed52ad08ef90e8f51f3ee2b5b81d.html">powerpc</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">registers.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="powerpc_2include_2rtems_2powerpc_2registers_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;</div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment"> * COPYRIGHT (C) 1999  Eric Valette (valette@crf.canon.fr)</span></div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment"> *                     Canon Centre Recherche France.</span></div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="comment"> *  Added MPC8260 Andy Dachs &lt;a.dachs@sstl.co.uk&gt;</span></div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="comment"> *  Surrey Satellite Technology Limited</span></div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="comment"> *  The license and distribution terms for this file may be</span></div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="comment"> *  found in the file LICENSE in this distribution or at</span></div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="comment"> *  http://www.rtems.org/license/LICENSE.</span></div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;</div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="preprocessor">#ifndef _RTEMS_POWERPC_REGISTERS_H</span></div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="preprocessor">#define _RTEMS_POWERPC_REGISTERS_H</span></div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;</div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="comment">/* Bit encodings for Machine State Register (MSR) */</span></div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="preprocessor">#define MSR_CM      (1&lt;&lt;31)     </span><span class="comment">/* Computation mode */</span><span class="preprocessor"></span></div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="preprocessor">#define MSR_GS      (1&lt;&lt;28)     </span><span class="comment">/* Guest state */</span><span class="preprocessor"></span></div><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="preprocessor">#define MSR_UCLE    (1&lt;&lt;26)     </span><span class="comment">/* User-mode cache lock enable (e500) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="preprocessor">#define MSR_VE      (1&lt;&lt;25)     </span><span class="comment">/* Alti-Vec enable (7400+) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="preprocessor">#define MSR_SPE     (1&lt;&lt;25)     </span><span class="comment">/* SPE enable (e500) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="preprocessor">#define MSR_AP          (1&lt;&lt;25)         </span><span class="comment">/* Auxiliary processor available */</span><span class="preprocessor"></span></div><div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="preprocessor">#define MSR_APE         (1&lt;&lt;19)         </span><span class="comment">/* APU exception enable */</span><span class="preprocessor"></span></div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="preprocessor">#define MSR_POW     (1&lt;&lt;18)     </span><span class="comment">/* Enable Power Management */</span><span class="preprocessor"></span></div><div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;<span class="preprocessor">#define MSR_WE      (1&lt;&lt;18)     </span><span class="comment">/* Wait state enable (e500, 4xx) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;<span class="preprocessor">#define MSR_TGPR    (1&lt;&lt;17)     </span><span class="comment">/* TLB Update registers in use */</span><span class="preprocessor"></span></div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="preprocessor">#define MSR_CE      (1&lt;&lt;17)     </span><span class="comment">/* BookE critical interrupt */</span><span class="preprocessor"></span></div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;<span class="preprocessor">#define MSR_ILE     (1&lt;&lt;16)     </span><span class="comment">/* Interrupt Little-Endian enable */</span><span class="preprocessor"></span></div><div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;<span class="preprocessor">#define MSR_EE      (1&lt;&lt;15)     </span><span class="comment">/* External Interrupt enable */</span><span class="preprocessor"></span></div><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;<span class="preprocessor">#define MSR_PR      (1&lt;&lt;14)     </span><span class="comment">/* Supervisor/User privilege */</span><span class="preprocessor"></span></div><div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;<span class="preprocessor">#define MSR_FP      (1&lt;&lt;13)     </span><span class="comment">/* Floating Point enable */</span><span class="preprocessor"></span></div><div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;<span class="preprocessor">#define MSR_ME      (1&lt;&lt;12)     </span><span class="comment">/* Machine Check enable */</span><span class="preprocessor"></span></div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;<span class="preprocessor">#define MSR_FE0     (1&lt;&lt;11)     </span><span class="comment">/* Floating Exception mode 0 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;<span class="preprocessor">#define MSR_SE      (1&lt;&lt;10)     </span><span class="comment">/* Single Step */</span><span class="preprocessor"></span></div><div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;<span class="preprocessor">#define MSR_UBLE    (1&lt;&lt;10)     </span><span class="comment">/* User-mode BTB lock enable (e500) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;<span class="preprocessor">#define MSR_DWE         (1&lt;&lt;10)         </span><span class="comment">/* Debug wait enable (4xx) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;<span class="preprocessor">#define MSR_BE      (1&lt;&lt;9)      </span><span class="comment">/* Branch Trace */</span><span class="preprocessor"></span></div><div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;<span class="preprocessor">#define MSR_DE      (1&lt;&lt;9)      </span><span class="comment">/* BookE debug exception */</span><span class="preprocessor"></span></div><div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;<span class="preprocessor">#define MSR_FE1     (1&lt;&lt;8)      </span><span class="comment">/* Floating Exception mode 1 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;<span class="preprocessor">#define MSR_E300_CE (1&lt;&lt;7)      </span><span class="comment">/* e300 critical interrupt */</span><span class="preprocessor"></span></div><div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;<span class="preprocessor">#define MSR_IP      (1&lt;&lt;6)      </span><span class="comment">/* Exception prefix 0x000/0xFFF */</span><span class="preprocessor"></span></div><div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;<span class="preprocessor">#define MSR_IR      (1&lt;&lt;5)      </span><span class="comment">/* Instruction MMU enable */</span><span class="preprocessor"></span></div><div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;<span class="preprocessor">#define MSR_DR      (1&lt;&lt;4)      </span><span class="comment">/* Data MMU enable */</span><span class="preprocessor"></span></div><div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;<span class="preprocessor">#define MSR_IS      (1&lt;&lt;5)      </span><span class="comment">/* Instruction address space */</span><span class="preprocessor"></span></div><div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;<span class="preprocessor">#define MSR_DS      (1&lt;&lt;4)      </span><span class="comment">/* Data address space */</span><span class="preprocessor"></span></div><div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;<span class="preprocessor">#define MSR_PMM     (1&lt;&lt;2)      </span><span class="comment">/* Performance monitor mark */</span><span class="preprocessor"></span></div><div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;<span class="preprocessor">#define MSR_RI      (1&lt;&lt;1)      </span><span class="comment">/* Recoverable Exception */</span><span class="preprocessor"></span></div><div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;<span class="preprocessor">#define MSR_LE      (1&lt;&lt;0)      </span><span class="comment">/* Little-Endian enable */</span><span class="preprocessor"></span></div><div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;</div><div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;<span class="comment">/* Bit encodings for Hardware Implementation Register (HID0)</span></div><div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;<span class="comment">   on PowerPC 603, 604, etc. processors (not 601). */</span></div><div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;</div><div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;<span class="comment">/* WARNING: HID0/HID1 are *truely* implementation dependent!</span></div><div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;<span class="comment"> *          you *cannot* rely on the same bits to be present,</span></div><div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;<span class="comment"> *          at the same place or even in the same register</span></div><div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;<span class="comment"> *          on different CPU familys.</span></div><div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;<span class="comment"> *          E.g., EMCP isHID0_DOZE is HID0_HI_BAT_EN on the</span></div><div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;<span class="comment"> *          on the 7450s. IFFT is XBSEN on 7450 and so on...</span></div><div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;<span class="preprocessor">#define HID0_EMCP   (1&lt;&lt;31)     </span><span class="comment">/* Enable Machine Check pin */</span><span class="preprocessor"></span></div><div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;<span class="preprocessor">#define HID0_EBA    (1&lt;&lt;29)     </span><span class="comment">/* Enable Bus Address Parity */</span><span class="preprocessor"></span></div><div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;<span class="preprocessor">#define HID0_EBD    (1&lt;&lt;28)     </span><span class="comment">/* Enable Bus Data Parity */</span><span class="preprocessor"></span></div><div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;<span class="preprocessor">#define HID0_SBCLK  (1&lt;&lt;27)</span></div><div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;<span class="preprocessor">#define HID0_TBEN       (1&lt;&lt;26)         </span><span class="comment">/* 7455:this bit must be set</span></div><div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;<span class="comment">                     * and TBEN signal must be asserted</span></div><div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;<span class="comment">                     * to enable the time base and</span></div><div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;<span class="comment">                     * decrementer.</span></div><div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;<span class="comment">                     */</span><span class="preprocessor"></span></div><div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;<span class="preprocessor">#define HID0_EICE   (1&lt;&lt;26)</span></div><div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;<span class="preprocessor">#define HID0_ECLK   (1&lt;&lt;25)</span></div><div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;<span class="preprocessor">#define HID0_PAR    (1&lt;&lt;24)</span></div><div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;<span class="preprocessor">#define HID0_DOZE   (1&lt;&lt;23)</span></div><div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;<span class="comment">/* this HI_BAT_EN only on 7445, 7447, 7448, 7455 &amp; 7457 !!          */</span></div><div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;<span class="preprocessor">#define HID0_7455_HIGH_BAT_EN (1&lt;&lt;23)</span></div><div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;</div><div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;<span class="preprocessor">#define HID0_NAP    (1&lt;&lt;22)</span></div><div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;<span class="preprocessor">#define HID0_SLEEP  (1&lt;&lt;21)</span></div><div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;<span class="preprocessor">#define HID0_DPM    (1&lt;&lt;20)</span></div><div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;<span class="preprocessor">#define HID0_ICE    (1&lt;&lt;15)     </span><span class="comment">/* Instruction Cache Enable */</span><span class="preprocessor"></span></div><div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;<span class="preprocessor">#define HID0_DCE    (1&lt;&lt;14)     </span><span class="comment">/* Data Cache Enable */</span><span class="preprocessor"></span></div><div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;<span class="preprocessor">#define HID0_ILOCK  (1&lt;&lt;13)     </span><span class="comment">/* Instruction Cache Lock */</span><span class="preprocessor"></span></div><div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;<span class="preprocessor">#define HID0_DLOCK  (1&lt;&lt;12)     </span><span class="comment">/* Data Cache Lock */</span><span class="preprocessor"></span></div><div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;<span class="preprocessor">#define HID0_ICFI   (1&lt;&lt;11)     </span><span class="comment">/* Instruction Cache Flash Invalidate */</span><span class="preprocessor"></span></div><div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;<span class="preprocessor">#define HID0_DCI    (1&lt;&lt;10)     </span><span class="comment">/* Data Cache Invalidate */</span><span class="preprocessor"></span></div><div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;<span class="comment">/* this bit is XSBSEN (xtended block size enable) on 7447, 7448, 7455 and 7457 only */</span></div><div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;<span class="preprocessor">#define HID0_7455_XBSEN       (1&lt;&lt;8)</span></div><div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;<span class="preprocessor">#define HID0_SIED   (1&lt;&lt;7)      </span><span class="comment">/* Serial Instruction Execution [Disable] */</span><span class="preprocessor"></span></div><div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;<span class="preprocessor">#define HID0_BTIC   (1&lt;&lt;5)          </span><span class="comment">/* Branch Target Instruction Cache [Enable] */</span><span class="preprocessor"></span></div><div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;<span class="comment">/* S.K. Feng 10/03, added for MPC7455 */</span></div><div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;<span class="preprocessor">#define HID0_LRSTK  (1&lt;&lt;4)          </span><span class="comment">/* Link register stack enable (7455) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;<span class="preprocessor">#define HID0_FOLD   (1&lt;&lt;3)          </span><span class="comment">/* Branch folding enable (7455) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;</div><div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;<span class="preprocessor">#define HID0_BHTE   (1&lt;&lt;2)      </span><span class="comment">/* Branch History Table Enable */</span><span class="preprocessor"></span></div><div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;<span class="preprocessor">#define HID0_BTCD   (1&lt;&lt;1)      </span><span class="comment">/* Branch target cache disable */</span><span class="preprocessor"></span></div><div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;</div><div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;<span class="comment">/* fpscr settings */</span></div><div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;<span class="preprocessor">#define FPSCR_FX        (1&lt;&lt;31)</span></div><div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;<span class="preprocessor">#define FPSCR_FEX       (1&lt;&lt;30)</span></div><div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;</div><div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;<span class="preprocessor">#define _MACH_prep     1</span></div><div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;<span class="preprocessor">#define _MACH_Pmac     2 </span><span class="comment">/* pmac or pmac clone (non-chrp) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;<span class="preprocessor">#define _MACH_chrp     4 </span><span class="comment">/* chrp machine */</span><span class="preprocessor"></span></div><div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;<span class="preprocessor">#define _MACH_mbx      8 </span><span class="comment">/* Motorola MBX board */</span><span class="preprocessor"></span></div><div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;<span class="preprocessor">#define _MACH_apus    16 </span><span class="comment">/* amiga with phase5 powerup */</span><span class="preprocessor"></span></div><div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;<span class="preprocessor">#define _MACH_fads    32 </span><span class="comment">/* Motorola FADS board */</span><span class="preprocessor"></span></div><div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;</div><div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;<span class="comment">/* see residual.h for these */</span></div><div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;<span class="preprocessor">#define _PREP_Motorola 0x01  </span><span class="comment">/* motorola prep */</span><span class="preprocessor"></span></div><div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;<span class="preprocessor">#define _PREP_Firm     0x02  </span><span class="comment">/* firmworks prep */</span><span class="preprocessor"></span></div><div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;<span class="preprocessor">#define _PREP_IBM      0x00  </span><span class="comment">/* ibm prep */</span><span class="preprocessor"></span></div><div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;<span class="preprocessor">#define _PREP_Bull     0x03  </span><span class="comment">/* bull prep */</span><span class="preprocessor"></span></div><div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;</div><div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;<span class="comment">/* these are arbitrary */</span></div><div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;<span class="preprocessor">#define _CHRP_Motorola 0x04  </span><span class="comment">/* motorola chrp, the cobra */</span><span class="preprocessor"></span></div><div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;<span class="preprocessor">#define _CHRP_IBM     0x05   </span><span class="comment">/* IBM chrp, the longtrail and longtrail 2 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;</div><div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;<span class="preprocessor">#define _GLOBAL(n)\</span></div><div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;<span class="preprocessor">    .globl n;\</span></div><div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;<span class="preprocessor">n:</span></div><div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;</div><div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;<span class="preprocessor">#define TBRU    269 </span><span class="comment">/* Time base Upper/Lower (Reading) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;<span class="preprocessor">#define TBRL    268</span></div><div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;<span class="preprocessor">#define TBWU    285 </span><span class="comment">/* Time base Upper/Lower (Writing) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;<span class="preprocessor">#define TBWL    284</span></div><div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;<span class="preprocessor">#define PPC_XER 1</span></div><div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;<span class="preprocessor">#define PPC_LR  8</span></div><div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;<span class="preprocessor">#define PPC_CTR 9</span></div><div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;<span class="preprocessor">#define HID0    1008    </span><span class="comment">/* Hardware Implementation 0 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;<span class="preprocessor">#define HID1    1009    </span><span class="comment">/* Hardware Implementation 1 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;<span class="preprocessor">#define HID2    1011    </span><span class="comment">/* Hardware Implementation 2 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;<span class="preprocessor">#define DABR    1013    </span><span class="comment">/* Data Access Breakpoint  */</span><span class="preprocessor"></span></div><div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;<span class="preprocessor">#define PPC_PVR 287 </span><span class="comment">/* Processor Version */</span><span class="preprocessor"></span></div><div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;<span class="preprocessor">#define IBAT0U  528 </span><span class="comment">/* Instruction BAT #0 Upper/Lower */</span><span class="preprocessor"></span></div><div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;<span class="preprocessor">#define IBAT0L  529</span></div><div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;<span class="preprocessor">#define IBAT1U  530 </span><span class="comment">/* Instruction BAT #1 Upper/Lower */</span><span class="preprocessor"></span></div><div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;<span class="preprocessor">#define IBAT1L  531</span></div><div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;<span class="preprocessor">#define IBAT2U  532 </span><span class="comment">/* Instruction BAT #2 Upper/Lower */</span><span class="preprocessor"></span></div><div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;<span class="preprocessor">#define IBAT2L  533</span></div><div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;<span class="preprocessor">#define IBAT3U  534 </span><span class="comment">/* Instruction BAT #3 Upper/Lower */</span><span class="preprocessor"></span></div><div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;<span class="preprocessor">#define IBAT3L  535</span></div><div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;</div><div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;<span class="comment">/* Only present on 7445, 7447, 7448, 7455 and 7457 (if HID0[HIGH_BAT_EN]) */</span></div><div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;<span class="preprocessor">#define IBAT4U  560 </span><span class="comment">/* Instruction BAT #4 Upper/Lower */</span><span class="preprocessor"></span></div><div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;<span class="preprocessor">#define IBAT4L  561</span></div><div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;<span class="preprocessor">#define IBAT5U  562 </span><span class="comment">/* Instruction BAT #5 Upper/Lower */</span><span class="preprocessor"></span></div><div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;<span class="preprocessor">#define IBAT5L  563</span></div><div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;<span class="preprocessor">#define IBAT6U  564 </span><span class="comment">/* Instruction BAT #6 Upper/Lower */</span><span class="preprocessor"></span></div><div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;<span class="preprocessor">#define IBAT6L  565</span></div><div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;<span class="preprocessor">#define IBAT7U  566 </span><span class="comment">/* Instruction BAT #7 Upper/Lower */</span><span class="preprocessor"></span></div><div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;<span class="preprocessor">#define IBAT7L  567</span></div><div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;</div><div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;<span class="preprocessor">#define DBAT0U  536 </span><span class="comment">/* Data BAT #0 Upper/Lower */</span><span class="preprocessor"></span></div><div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;<span class="preprocessor">#define DBAT0L  537</span></div><div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;<span class="preprocessor">#define DBAT1U  538 </span><span class="comment">/* Data BAT #1 Upper/Lower */</span><span class="preprocessor"></span></div><div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;<span class="preprocessor">#define DBAT1L  539</span></div><div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;<span class="preprocessor">#define DBAT2U  540 </span><span class="comment">/* Data BAT #2 Upper/Lower */</span><span class="preprocessor"></span></div><div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;<span class="preprocessor">#define DBAT2L  541</span></div><div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;<span class="preprocessor">#define DBAT3U  542 </span><span class="comment">/* Data BAT #3 Upper/Lower */</span><span class="preprocessor"></span></div><div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;<span class="preprocessor">#define DBAT3L  543</span></div><div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;</div><div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;<span class="comment">/* Only present on 7445, 7447, 7448, 7455 and 7457 (if HID0[HIGH_BAT_EN]) */</span></div><div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;<span class="preprocessor">#define DBAT4U  568 </span><span class="comment">/* Instruction BAT #4 Upper/Lower */</span><span class="preprocessor"></span></div><div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;<span class="preprocessor">#define DBAT4L  569</span></div><div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;<span class="preprocessor">#define DBAT5U  570 </span><span class="comment">/* Instruction BAT #5 Upper/Lower */</span><span class="preprocessor"></span></div><div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;<span class="preprocessor">#define DBAT5L  571</span></div><div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;<span class="preprocessor">#define DBAT6U  572 </span><span class="comment">/* Instruction BAT #6 Upper/Lower */</span><span class="preprocessor"></span></div><div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;<span class="preprocessor">#define DBAT6L  573</span></div><div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;<span class="preprocessor">#define DBAT7U  574 </span><span class="comment">/* Instruction BAT #7 Upper/Lower */</span><span class="preprocessor"></span></div><div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;<span class="preprocessor">#define DBAT7L  575</span></div><div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;</div><div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;<span class="preprocessor">#define DMISS   976 </span><span class="comment">/* TLB Lookup/Refresh registers */</span><span class="preprocessor"></span></div><div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;<span class="preprocessor">#define DCMP    977</span></div><div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;<span class="preprocessor">#define HASH1   978</span></div><div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;<span class="preprocessor">#define HASH2   979</span></div><div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;<span class="preprocessor">#define IMISS   980</span></div><div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;<span class="preprocessor">#define ICMP    981</span></div><div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;<span class="preprocessor">#define PPC_RPA 982</span></div><div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;<span class="preprocessor">#define SDR1    25  </span><span class="comment">/* MMU hash base register */</span><span class="preprocessor"></span></div><div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;<span class="preprocessor">#define PPC_DAR 19  </span><span class="comment">/* Data Address Register */</span><span class="preprocessor"></span></div><div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;<span class="preprocessor">#define DEAR_BOOKE 61</span></div><div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;<span class="preprocessor">#define DEAR_405 981</span></div><div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;<span class="preprocessor">#define SPR0    272 </span><span class="comment">/* Supervisor Private Registers */</span><span class="preprocessor"></span></div><div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;<span class="preprocessor">#define SPRG0   272</span></div><div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;<span class="preprocessor">#define SPR1    273</span></div><div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;<span class="preprocessor">#define SPRG1   273</span></div><div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;<span class="preprocessor">#define SPR2    274</span></div><div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;<span class="preprocessor">#define SPRG2   274</span></div><div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;<span class="preprocessor">#define SPR3    275</span></div><div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;<span class="preprocessor">#define SPRG3   275</span></div><div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;<span class="preprocessor">#define SPRG4   276</span></div><div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;<span class="preprocessor">#define SPRG5   277</span></div><div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;<span class="preprocessor">#define SPRG6   278</span></div><div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;<span class="preprocessor">#define SPRG7   279</span></div><div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;<span class="preprocessor">#define USPRG0  256</span></div><div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;<span class="preprocessor">#define DSISR   18</span></div><div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;<span class="preprocessor">#define SRR0    26  </span><span class="comment">/* Saved Registers (exception) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;<span class="preprocessor">#define SRR1    27</span></div><div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;<span class="preprocessor">#define IABR    1010    </span><span class="comment">/* Instruction Address Breakpoint */</span><span class="preprocessor"></span></div><div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;<span class="preprocessor">#define PPC_DEC 22  </span><span class="comment">/* Decrementer */</span><span class="preprocessor"></span></div><div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;<span class="preprocessor">#define PPC_EAR 282 </span><span class="comment">/* External Address Register */</span><span class="preprocessor"></span></div><div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;</div><div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;<span class="preprocessor">#define MSSCR0   1014   </span><span class="comment">/* Memory Subsystem Control Register */</span><span class="preprocessor"></span></div><div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;</div><div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;<span class="preprocessor">#define L2CR    1017    </span><span class="comment">/* PPC 750 and 74xx L2 control register */</span><span class="preprocessor"></span></div><div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;</div><div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;<span class="preprocessor">#define L2CR_L2E   (1&lt;&lt;31)  </span><span class="comment">/* enable */</span><span class="preprocessor"></span></div><div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;<span class="preprocessor">#define L2CR_L2I   (1&lt;&lt;21)  </span><span class="comment">/* global invalidate */</span><span class="preprocessor"></span></div><div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;</div><div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;<span class="comment">/* watch out L2IO and L2DO are different between 745x and 7400/7410 */</span></div><div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;<span class="comment">/* Oddly, the following L2CR bit defintions in 745x</span></div><div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;<span class="comment"> * is different from that of 7400 and 7410.</span></div><div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;<span class="comment"> * Though not used in 7400 and 7410, it is appeded with _745x just</span></div><div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;<span class="comment"> * to be clarified.</span></div><div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;<span class="preprocessor">#define L2CR_L2IO_745x  0x100000  </span><span class="comment">/* (1&lt;&lt;20) L2 Instruction-Only  */</span><span class="preprocessor"></span></div><div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;<span class="preprocessor">#define L2CR_L2DO_745x  0x10000   </span><span class="comment">/* (1&lt;&lt;16) L2 Data-Only */</span><span class="preprocessor"></span></div><div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;<span class="preprocessor">#define L2CR_LOCK_745x  (L2CR_L2IO_745x|L2CR_L2DO_745x)</span></div><div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160;<span class="preprocessor">#define L2CR_L3OH0      0x00080000 </span><span class="comment">/* 12:L3 output hold 0 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160;</div><div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;<span class="preprocessor">#define L3CR    1018    </span><span class="comment">/* PPC 7450/7455 L3 control register */</span><span class="preprocessor"></span></div><div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;<span class="preprocessor">#define L3CR_L3IO_745x  0x400000  </span><span class="comment">/* (1&lt;&lt;22) L3 Instruction-Only */</span><span class="preprocessor"></span></div><div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;<span class="preprocessor">#define L3CR_L3DO_745x  0x40      </span><span class="comment">/* (1&lt;&lt;6) L3 Data-Only */</span><span class="preprocessor"></span></div><div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;</div><div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;<span class="preprocessor">#define L3CR_LOCK_745x  (L3CR_L3IO_745x|L3CR_L3DO_745x)</span></div><div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;</div><div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;<span class="preprocessor">#define   L3CR_RESERVED       0x0438003a </span><span class="comment">/* Reserved bits in L3CR */</span><span class="preprocessor"></span></div><div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160;<span class="preprocessor">#define   L3CR_L3E        0x80000000 </span><span class="comment">/* 0: L3 enable */</span><span class="preprocessor"></span></div><div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;<span class="preprocessor">#define   L3CR_L3PE       0x40000000 </span><span class="comment">/* 1: L3 data parity checking enable */</span><span class="preprocessor"></span></div><div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160;<span class="preprocessor">#define   L3CR_L3APE          0x20000000 </span><span class="comment">/* 2: L3 address parity checking enable */</span><span class="preprocessor"></span></div><div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;<span class="preprocessor">#define   L3CR_L3SIZ          0x10000000 </span><span class="comment">/* 3: L3 size (0=1MB, 1=2MB) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160;<span class="preprocessor">#define    L3SIZ_1M       0x00000000</span></div><div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160;<span class="preprocessor">#define    L3SIZ_2M       0x10000000</span></div><div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160;<span class="preprocessor">#define   L3CR_L3CLKEN        0x08000000 </span><span class="comment">/* 4: Enables the L3_CLK[0:1] signals */</span><span class="preprocessor"></span></div><div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160;<span class="preprocessor">#define   L3CR_L3CLK          0x03800000 </span><span class="comment">/* 6-8: L3 clock ratio */</span><span class="preprocessor"></span></div><div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;<span class="preprocessor">#define    L3CLK_60       0x00000000 </span><span class="comment">/* core clock / 6   */</span><span class="preprocessor"></span></div><div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160;<span class="preprocessor">#define    L3CLK_20       0x01000000 </span><span class="comment">/*            / 2   */</span><span class="preprocessor"></span></div><div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160;<span class="preprocessor">#define    L3CLK_25       0x01800000 </span><span class="comment">/*            / 2.5 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00249"></a><span class="lineno">  249</span>&#160;<span class="preprocessor">#define    L3CLK_30       0x02000000 </span><span class="comment">/*            / 3   */</span><span class="preprocessor"></span></div><div class="line"><a name="l00250"></a><span class="lineno">  250</span>&#160;<span class="preprocessor">#define    L3CLK_35       0x02800000 </span><span class="comment">/*            / 3.5 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00251"></a><span class="lineno">  251</span>&#160;<span class="preprocessor">#define    L3CLK_40       0x03000000 </span><span class="comment">/*            / 4   */</span><span class="preprocessor"></span></div><div class="line"><a name="l00252"></a><span class="lineno">  252</span>&#160;<span class="preprocessor">#define    L3CLK_50       0x03800000 </span><span class="comment">/*            / 5   */</span><span class="preprocessor"></span></div><div class="line"><a name="l00253"></a><span class="lineno">  253</span>&#160;<span class="preprocessor">#define   L3CR_L3IO       0x00400000 </span><span class="comment">/* 9: L3 instruction-only mode */</span><span class="preprocessor"></span></div><div class="line"><a name="l00254"></a><span class="lineno">  254</span>&#160;<span class="preprocessor">#define   L3CR_L3SPO          0x00040000 </span><span class="comment">/* 13: L3 sample point override */</span><span class="preprocessor"></span></div><div class="line"><a name="l00255"></a><span class="lineno">  255</span>&#160;<span class="preprocessor">#define   L3CR_L3CKSP         0x00030000 </span><span class="comment">/* 14-15: L3 clock sample point */</span><span class="preprocessor"></span></div><div class="line"><a name="l00256"></a><span class="lineno">  256</span>&#160;<span class="preprocessor">#define    L3CKSP_2       0x00000000 </span><span class="comment">/* 2 clocks */</span><span class="preprocessor"></span></div><div class="line"><a name="l00257"></a><span class="lineno">  257</span>&#160;<span class="preprocessor">#define    L3CKSP_3       0x00010000 </span><span class="comment">/* 3 clocks */</span><span class="preprocessor"></span></div><div class="line"><a name="l00258"></a><span class="lineno">  258</span>&#160;<span class="preprocessor">#define    L3CKSP_4       0x00020000 </span><span class="comment">/* 4 clocks */</span><span class="preprocessor"></span></div><div class="line"><a name="l00259"></a><span class="lineno">  259</span>&#160;<span class="preprocessor">#define    L3CKSP_5       0x00030000 </span><span class="comment">/* 5 clocks */</span><span class="preprocessor"></span></div><div class="line"><a name="l00260"></a><span class="lineno">  260</span>&#160;<span class="preprocessor">#define   L3CR_L3PSP          0x0000e000 </span><span class="comment">/* 16-18: L3 P-clock sample point */</span><span class="preprocessor"></span></div><div class="line"><a name="l00261"></a><span class="lineno">  261</span>&#160;<span class="preprocessor">#define    L3PSP_0        0x00000000 </span><span class="comment">/* 0 clocks */</span><span class="preprocessor"></span></div><div class="line"><a name="l00262"></a><span class="lineno">  262</span>&#160;<span class="preprocessor">#define    L3PSP_1        0x00002000 </span><span class="comment">/* 1 clocks */</span><span class="preprocessor"></span></div><div class="line"><a name="l00263"></a><span class="lineno">  263</span>&#160;<span class="preprocessor">#define    L3PSP_2        0x00004000 </span><span class="comment">/* 2 clocks */</span><span class="preprocessor"></span></div><div class="line"><a name="l00264"></a><span class="lineno">  264</span>&#160;<span class="preprocessor">#define    L3PSP_3        0x00006000 </span><span class="comment">/* 3 clocks */</span><span class="preprocessor"></span></div><div class="line"><a name="l00265"></a><span class="lineno">  265</span>&#160;<span class="preprocessor">#define    L3PSP_4        0x00008000 </span><span class="comment">/* 4 clocks */</span><span class="preprocessor"></span></div><div class="line"><a name="l00266"></a><span class="lineno">  266</span>&#160;<span class="preprocessor">#define    L3PSP_5        0x0000a000 </span><span class="comment">/* 5 clocks */</span><span class="preprocessor"></span></div><div class="line"><a name="l00267"></a><span class="lineno">  267</span>&#160;<span class="preprocessor">#define   L3CR_L3REP          0x00001000 </span><span class="comment">/* 19: L3 replacement algorithm (0=default, 1=alternate) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00268"></a><span class="lineno">  268</span>&#160;<span class="preprocessor">#define   L3CR_L3HWF          0x00000800 </span><span class="comment">/* 20: L3 hardware flush */</span><span class="preprocessor"></span></div><div class="line"><a name="l00269"></a><span class="lineno">  269</span>&#160;<span class="preprocessor">#define   L3CR_L3I        0x00000400 </span><span class="comment">/* 21: L3 global invaregisters.h.orig</span></div><div class="line"><a name="l00270"></a><span class="lineno">  270</span>&#160;<span class="comment">lidate */</span><span class="preprocessor"></span></div><div class="line"><a name="l00271"></a><span class="lineno">  271</span>&#160;<span class="preprocessor">#define   L3CR_L3RT       0x00000300 </span><span class="comment">/* 22-23: L3 SRAM type */</span><span class="preprocessor"></span></div><div class="line"><a name="l00272"></a><span class="lineno">  272</span>&#160;<span class="preprocessor">#define    L3RT_MSUG2_DDR     0x00000000 </span><span class="comment">/* MSUG2 DDR SRAM */</span><span class="preprocessor"></span></div><div class="line"><a name="l00273"></a><span class="lineno">  273</span>&#160;<span class="preprocessor">#define    L3RT_PIPELINE_LATE     0x00000100 </span><span class="comment">/* Pipelined (register-register) synchronous late-write SRAM */</span><span class="preprocessor"></span></div><div class="line"><a name="l00274"></a><span class="lineno">  274</span>&#160;<span class="preprocessor">#define    L3RT_PB2_SRAM      0x00000300 </span><span class="comment">/* PB2 SRAM */</span><span class="preprocessor"></span></div><div class="line"><a name="l00275"></a><span class="lineno">  275</span>&#160;<span class="preprocessor">#define   L3CR_L3NIRCA        0x00000080 </span><span class="comment">/* 24: L3 non-integer ratios clock adjustment for the SRAM */</span><span class="preprocessor"></span></div><div class="line"><a name="l00276"></a><span class="lineno">  276</span>&#160;<span class="preprocessor">#define   L3CR_L3DO       0x00000040 </span><span class="comment">/* 25: L3 data-only mode */</span><span class="preprocessor"></span></div><div class="line"><a name="l00277"></a><span class="lineno">  277</span>&#160;<span class="preprocessor">#define   L3CR_PMEN       0x00000004 </span><span class="comment">/* 29: Private memory enable */</span><span class="preprocessor"></span></div><div class="line"><a name="l00278"></a><span class="lineno">  278</span>&#160;<span class="preprocessor">#define   L3CR_PMSIZ          0x00000004 </span><span class="comment">/* 31: Private memory size (0=1MB, 1=2MB) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00279"></a><span class="lineno">  279</span>&#160;</div><div class="line"><a name="l00280"></a><span class="lineno">  280</span>&#160;<span class="preprocessor">#define THRM1   1020</span></div><div class="line"><a name="l00281"></a><span class="lineno">  281</span>&#160;<span class="preprocessor">#define THRM2   1021</span></div><div class="line"><a name="l00282"></a><span class="lineno">  282</span>&#160;<span class="preprocessor">#define THRM3   1022</span></div><div class="line"><a name="l00283"></a><span class="lineno">  283</span>&#160;<span class="preprocessor">#define THRM1_TIN (1&lt;&lt;(31-0))</span></div><div class="line"><a name="l00284"></a><span class="lineno">  284</span>&#160;<span class="preprocessor">#define THRM1_TIV (1&lt;&lt;(31-1))</span></div><div class="line"><a name="l00285"></a><span class="lineno">  285</span>&#160;<span class="preprocessor">#define THRM1_THRES (0x7f&lt;&lt;(31-8))</span></div><div class="line"><a name="l00286"></a><span class="lineno">  286</span>&#160;<span class="preprocessor">#define THRM1_TID (1&lt;&lt;(31-29))</span></div><div class="line"><a name="l00287"></a><span class="lineno">  287</span>&#160;<span class="preprocessor">#define THRM1_TIE (1&lt;&lt;(31-30))</span></div><div class="line"><a name="l00288"></a><span class="lineno">  288</span>&#160;<span class="preprocessor">#define THRM1_V   (1&lt;&lt;(31-31))</span></div><div class="line"><a name="l00289"></a><span class="lineno">  289</span>&#160;<span class="preprocessor">#define THRM3_SITV (0x1fff &lt;&lt; (31-30))</span></div><div class="line"><a name="l00290"></a><span class="lineno">  290</span>&#160;<span class="preprocessor">#define THRM3_E   (1&lt;&lt;(31-31))</span></div><div class="line"><a name="l00291"></a><span class="lineno">  291</span>&#160;</div><div class="line"><a name="l00292"></a><span class="lineno">  292</span>&#160;<span class="comment">/* Segment Registers */</span></div><div class="line"><a name="l00293"></a><span class="lineno">  293</span>&#160;<span class="preprocessor">#define PPC_SR0 0</span></div><div class="line"><a name="l00294"></a><span class="lineno">  294</span>&#160;<span class="preprocessor">#define PPC_SR1 1</span></div><div class="line"><a name="l00295"></a><span class="lineno">  295</span>&#160;<span class="preprocessor">#define PPC_SR2 2</span></div><div class="line"><a name="l00296"></a><span class="lineno">  296</span>&#160;<span class="preprocessor">#define PPC_SR3 3</span></div><div class="line"><a name="l00297"></a><span class="lineno">  297</span>&#160;<span class="preprocessor">#define PPC_SR4 4</span></div><div class="line"><a name="l00298"></a><span class="lineno">  298</span>&#160;<span class="preprocessor">#define PPC_SR5 5</span></div><div class="line"><a name="l00299"></a><span class="lineno">  299</span>&#160;<span class="preprocessor">#define PPC_SR6 6</span></div><div class="line"><a name="l00300"></a><span class="lineno">  300</span>&#160;<span class="preprocessor">#define PPC_SR7 7</span></div><div class="line"><a name="l00301"></a><span class="lineno">  301</span>&#160;<span class="preprocessor">#define PPC_SR8 8</span></div><div class="line"><a name="l00302"></a><span class="lineno">  302</span>&#160;<span class="preprocessor">#define PPC_SR9 9</span></div><div class="line"><a name="l00303"></a><span class="lineno">  303</span>&#160;<span class="preprocessor">#define PPC_SR10    10</span></div><div class="line"><a name="l00304"></a><span class="lineno">  304</span>&#160;<span class="preprocessor">#define PPC_SR11    11</span></div><div class="line"><a name="l00305"></a><span class="lineno">  305</span>&#160;<span class="preprocessor">#define PPC_SR12    12</span></div><div class="line"><a name="l00306"></a><span class="lineno">  306</span>&#160;<span class="preprocessor">#define PPC_SR13    13</span></div><div class="line"><a name="l00307"></a><span class="lineno">  307</span>&#160;<span class="preprocessor">#define PPC_SR14    14</span></div><div class="line"><a name="l00308"></a><span class="lineno">  308</span>&#160;<span class="preprocessor">#define PPC_SR15    15</span></div><div class="line"><a name="l00309"></a><span class="lineno">  309</span>&#160;</div><div class="line"><a name="l00310"></a><span class="lineno">  310</span>&#160;<span class="preprocessor">#define BOOKE_DECAR 54</span></div><div class="line"><a name="l00311"></a><span class="lineno">  311</span>&#160;</div><div class="line"><a name="l00312"></a><span class="lineno">  312</span>&#160;<span class="preprocessor">#define PPC405_MCSR     0x23C</span></div><div class="line"><a name="l00313"></a><span class="lineno">  313</span>&#160;<span class="preprocessor">#define PPC405_ESR      0x3D4</span></div><div class="line"><a name="l00314"></a><span class="lineno">  314</span>&#160;<span class="preprocessor">#define PPC405_DEAR     0x3D5</span></div><div class="line"><a name="l00315"></a><span class="lineno">  315</span>&#160;<span class="preprocessor">#define BOOKE_DEAR      61</span></div><div class="line"><a name="l00316"></a><span class="lineno">  316</span>&#160;</div><div class="line"><a name="l00317"></a><span class="lineno">  317</span>&#160;<span class="preprocessor">#define PPC405_TSR  0x3D8</span></div><div class="line"><a name="l00318"></a><span class="lineno">  318</span>&#160;<span class="preprocessor">#define BOOKE_TSR   336</span></div><div class="line"><a name="l00319"></a><span class="lineno">  319</span>&#160;<span class="preprocessor">#define BOOKE_TSR_ENW       (1&lt;&lt;31)</span></div><div class="line"><a name="l00320"></a><span class="lineno">  320</span>&#160;<span class="preprocessor">#define BOOKE_TSR_WIS       (1&lt;&lt;30)</span></div><div class="line"><a name="l00321"></a><span class="lineno">  321</span>&#160;<span class="preprocessor">#define BOOKE_TSR_DIS       (1&lt;&lt;27)</span></div><div class="line"><a name="l00322"></a><span class="lineno">  322</span>&#160;<span class="preprocessor">#define BOOKE_TSR_FIS       (1&lt;&lt;26)</span></div><div class="line"><a name="l00323"></a><span class="lineno">  323</span>&#160;</div><div class="line"><a name="l00324"></a><span class="lineno">  324</span>&#160;<span class="preprocessor">#define PPC405_TCR  0x3DA</span></div><div class="line"><a name="l00325"></a><span class="lineno">  325</span>&#160;<span class="preprocessor">#define BOOKE_TCR   340</span></div><div class="line"><a name="l00326"></a><span class="lineno">  326</span>&#160;<span class="preprocessor">#define BOOKE_TCR_WP(x)     (((x)&amp;3)&lt;&lt;30)</span></div><div class="line"><a name="l00327"></a><span class="lineno">  327</span>&#160;<span class="preprocessor">#define BOOKE_TCR_WP_MASK   (3&lt;&lt;30)</span></div><div class="line"><a name="l00328"></a><span class="lineno">  328</span>&#160;<span class="preprocessor">#define BOOKE_TCR_WRC(x)    (((x)&amp;3)&lt;&lt;28)</span></div><div class="line"><a name="l00329"></a><span class="lineno">  329</span>&#160;<span class="preprocessor">#define BOOKE_TCR_WRC_MASK  (3&lt;&lt;28)</span></div><div class="line"><a name="l00330"></a><span class="lineno">  330</span>&#160;<span class="preprocessor">#define BOOKE_TCR_WIE       (1&lt;&lt;27)</span></div><div class="line"><a name="l00331"></a><span class="lineno">  331</span>&#160;<span class="preprocessor">#define BOOKE_TCR_DIE       (1&lt;&lt;26)</span></div><div class="line"><a name="l00332"></a><span class="lineno">  332</span>&#160;<span class="preprocessor">#define BOOKE_TCR_FP(x)     (((x)&amp;3)&lt;&lt;24)</span></div><div class="line"><a name="l00333"></a><span class="lineno">  333</span>&#160;<span class="preprocessor">#define BOOKE_TCR_FIE       (1&lt;&lt;23)</span></div><div class="line"><a name="l00334"></a><span class="lineno">  334</span>&#160;<span class="preprocessor">#define BOOKE_TCR_ARE       (1&lt;&lt;22)</span></div><div class="line"><a name="l00335"></a><span class="lineno">  335</span>&#160;<span class="preprocessor">#define BOOKE_TCR_WPEXT(x)  (((x)&amp;0xf)&lt;&lt;17)</span></div><div class="line"><a name="l00336"></a><span class="lineno">  336</span>&#160;<span class="preprocessor">#define BOOKE_TCR_WPEXT_MASK    (0xf&lt;&lt;17)</span></div><div class="line"><a name="l00337"></a><span class="lineno">  337</span>&#160;<span class="preprocessor">#define BOOKE_TCR_FPEXT(x)  (((x)&amp;0xf)&lt;&lt;13)</span></div><div class="line"><a name="l00338"></a><span class="lineno">  338</span>&#160;<span class="preprocessor">#define BOOKE_TCR_FPEXT_MASK    (0xf&lt;&lt;13)</span></div><div class="line"><a name="l00339"></a><span class="lineno">  339</span>&#160;</div><div class="line"><a name="l00340"></a><span class="lineno">  340</span>&#160;<span class="preprocessor">#define BOOKE_PID       48   </span><span class="comment">/* Process ID                                */</span><span class="preprocessor"></span></div><div class="line"><a name="l00341"></a><span class="lineno">  341</span>&#160;<span class="preprocessor">#define BOOKE_CSRR0     58   </span><span class="comment">/* Critical Save/Restore Register 0          */</span><span class="preprocessor"></span></div><div class="line"><a name="l00342"></a><span class="lineno">  342</span>&#160;<span class="preprocessor">#define BOOKE_CSRR1     59   </span><span class="comment">/* Critical Save/Restore Register 1          */</span><span class="preprocessor"></span></div><div class="line"><a name="l00343"></a><span class="lineno">  343</span>&#160;<span class="preprocessor">#define BOOKE_ESR       62   </span><span class="comment">/* Exception Syndrome Register               */</span><span class="preprocessor"></span></div><div class="line"><a name="l00344"></a><span class="lineno">  344</span>&#160;<span class="preprocessor">#define BOOKE_IVPR      63   </span><span class="comment">/* Interrupt Vector Prefix Register          */</span><span class="preprocessor"></span></div><div class="line"><a name="l00345"></a><span class="lineno">  345</span>&#160;<span class="preprocessor">#define BOOKE_SPRG4_W  260   </span><span class="comment">/* Special Purpose Register General 4 (WO)   */</span><span class="preprocessor"></span></div><div class="line"><a name="l00346"></a><span class="lineno">  346</span>&#160;<span class="preprocessor">#define BOOKE_SPRG5_W  261   </span><span class="comment">/* Special Purpose Register General 5 (WO)   */</span><span class="preprocessor"></span></div><div class="line"><a name="l00347"></a><span class="lineno">  347</span>&#160;<span class="preprocessor">#define BOOKE_SPRG6_W  262   </span><span class="comment">/* Special Purpose Register General 6 (WO)   */</span><span class="preprocessor"></span></div><div class="line"><a name="l00348"></a><span class="lineno">  348</span>&#160;<span class="preprocessor">#define BOOKE_SPRG7_W  263   </span><span class="comment">/* Special Purpose Register General 7 (WO)   */</span><span class="preprocessor"></span></div><div class="line"><a name="l00349"></a><span class="lineno">  349</span>&#160;<span class="preprocessor">#define BOOKE_PIR      286   </span><span class="comment">/* Processor ID Register                     */</span><span class="preprocessor"></span></div><div class="line"><a name="l00350"></a><span class="lineno">  350</span>&#160;<span class="preprocessor">#define BOOKE_DBSR     304   </span><span class="comment">/* Debug Status Register                     */</span><span class="preprocessor"></span></div><div class="line"><a name="l00351"></a><span class="lineno">  351</span>&#160;</div><div class="line"><a name="l00352"></a><span class="lineno">  352</span>&#160;<span class="preprocessor">#define BOOKE_EPCR     307   </span><span class="comment">/* Embedded Processor Control Register       */</span><span class="preprocessor"></span></div><div class="line"><a name="l00353"></a><span class="lineno">  353</span>&#160;<span class="preprocessor">#define BOOKE_EPCR_EXTGS  (1 &lt;&lt; 31)</span></div><div class="line"><a name="l00354"></a><span class="lineno">  354</span>&#160;<span class="preprocessor">#define BOOKE_EPCR_DTLBGS (1 &lt;&lt; 30)</span></div><div class="line"><a name="l00355"></a><span class="lineno">  355</span>&#160;<span class="preprocessor">#define BOOKE_EPCR_ITLBGS (1 &lt;&lt; 29)</span></div><div class="line"><a name="l00356"></a><span class="lineno">  356</span>&#160;<span class="preprocessor">#define BOOKE_EPCR_DSIGS  (1 &lt;&lt; 28)</span></div><div class="line"><a name="l00357"></a><span class="lineno">  357</span>&#160;<span class="preprocessor">#define BOOKE_EPCR_ISIGS  (1 &lt;&lt; 27)</span></div><div class="line"><a name="l00358"></a><span class="lineno">  358</span>&#160;<span class="preprocessor">#define BOOKE_EPCR_DUVD   (1 &lt;&lt; 26)</span></div><div class="line"><a name="l00359"></a><span class="lineno">  359</span>&#160;<span class="preprocessor">#define BOOKE_EPCR_ICM    (1 &lt;&lt; 25)</span></div><div class="line"><a name="l00360"></a><span class="lineno">  360</span>&#160;<span class="preprocessor">#define BOOKE_EPCR_GICM   (1 &lt;&lt; 24)</span></div><div class="line"><a name="l00361"></a><span class="lineno">  361</span>&#160;<span class="preprocessor">#define BOOKE_EPCR_DGTMI  (1 &lt;&lt; 23)</span></div><div class="line"><a name="l00362"></a><span class="lineno">  362</span>&#160;<span class="preprocessor">#define BOOKE_EPCR_DMIUH  (1 &lt;&lt; 22)</span></div><div class="line"><a name="l00363"></a><span class="lineno">  363</span>&#160;<span class="preprocessor">#define BOOKE_EPCR_PMGS   (1 &lt;&lt; 21)</span></div><div class="line"><a name="l00364"></a><span class="lineno">  364</span>&#160;</div><div class="line"><a name="l00365"></a><span class="lineno">  365</span>&#160;<span class="preprocessor">#define BOOKE_DBCR0    308   </span><span class="comment">/* Debug Control Register 0                  */</span><span class="preprocessor"></span></div><div class="line"><a name="l00366"></a><span class="lineno">  366</span>&#160;<span class="preprocessor">#define BOOKE_DBCR1    309   </span><span class="comment">/* Debug Control Register 1                  */</span><span class="preprocessor"></span></div><div class="line"><a name="l00367"></a><span class="lineno">  367</span>&#160;<span class="preprocessor">#define BOOKE_DBCR2    310   </span><span class="comment">/* Debug Control Register 2                  */</span><span class="preprocessor"></span></div><div class="line"><a name="l00368"></a><span class="lineno">  368</span>&#160;<span class="preprocessor">#define BOOKE_IAC1     312   </span><span class="comment">/* Instruction Address Compare 1             */</span><span class="preprocessor"></span></div><div class="line"><a name="l00369"></a><span class="lineno">  369</span>&#160;<span class="preprocessor">#define BOOKE_IAC2     313   </span><span class="comment">/* Instruction Address Compare 2             */</span><span class="preprocessor"></span></div><div class="line"><a name="l00370"></a><span class="lineno">  370</span>&#160;<span class="preprocessor">#define BOOKE_IAC3     314   </span><span class="comment">/* Instruction Address Compare 3             */</span><span class="preprocessor"></span></div><div class="line"><a name="l00371"></a><span class="lineno">  371</span>&#160;<span class="preprocessor">#define BOOKE_IAC4     315   </span><span class="comment">/* Instruction Address Compare 4             */</span><span class="preprocessor"></span></div><div class="line"><a name="l00372"></a><span class="lineno">  372</span>&#160;<span class="preprocessor">#define BOOKE_DAC1     316   </span><span class="comment">/* Data Address Compare 1                    */</span><span class="preprocessor"></span></div><div class="line"><a name="l00373"></a><span class="lineno">  373</span>&#160;<span class="preprocessor">#define BOOKE_DAC2     317   </span><span class="comment">/* Data Address Compare 2                    */</span><span class="preprocessor"></span></div><div class="line"><a name="l00374"></a><span class="lineno">  374</span>&#160;<span class="preprocessor">#define BOOKE_DVC1     318   </span><span class="comment">/* Data Value Compare 1                      */</span><span class="preprocessor"></span></div><div class="line"><a name="l00375"></a><span class="lineno">  375</span>&#160;<span class="preprocessor">#define BOOKE_DVC2     319   </span><span class="comment">/* Data Value Compare 2                      */</span><span class="preprocessor"></span></div><div class="line"><a name="l00376"></a><span class="lineno">  376</span>&#160;<span class="preprocessor">#define BOOKE_GSRR0    378   </span><span class="comment">/* Guest Save/Restore Register 0             */</span><span class="preprocessor"></span></div><div class="line"><a name="l00377"></a><span class="lineno">  377</span>&#160;<span class="preprocessor">#define BOOKE_GSRR1    379   </span><span class="comment">/* Guest Save/Restore Register 1             */</span><span class="preprocessor"></span></div><div class="line"><a name="l00378"></a><span class="lineno">  378</span>&#160;<span class="preprocessor">#define BOOKE_GEPR     380   </span><span class="comment">/* Guest External Proxy Register             */</span><span class="preprocessor"></span></div><div class="line"><a name="l00379"></a><span class="lineno">  379</span>&#160;<span class="preprocessor">#define BOOKE_GDEAR    381   </span><span class="comment">/* Guest Data Exception Address Register     */</span><span class="preprocessor"></span></div><div class="line"><a name="l00380"></a><span class="lineno">  380</span>&#160;<span class="preprocessor">#define BOOKE_GPIR     382   </span><span class="comment">/* Guest Processor ID Register               */</span><span class="preprocessor"></span></div><div class="line"><a name="l00381"></a><span class="lineno">  381</span>&#160;<span class="preprocessor">#define BOOKE_GESR     383   </span><span class="comment">/* Guest Exception Syndrome Register         */</span><span class="preprocessor"></span></div><div class="line"><a name="l00382"></a><span class="lineno">  382</span>&#160;<span class="preprocessor">#define BOOKE_IVOR0    400   </span><span class="comment">/* Interrupt Vector Offset Register 0        */</span><span class="preprocessor"></span></div><div class="line"><a name="l00383"></a><span class="lineno">  383</span>&#160;<span class="preprocessor">#define BOOKE_IVOR1    401   </span><span class="comment">/* Interrupt Vector Offset Register 1        */</span><span class="preprocessor"></span></div><div class="line"><a name="l00384"></a><span class="lineno">  384</span>&#160;<span class="preprocessor">#define BOOKE_IVOR2    402   </span><span class="comment">/* Interrupt Vector Offset Register 2        */</span><span class="preprocessor"></span></div><div class="line"><a name="l00385"></a><span class="lineno">  385</span>&#160;<span class="preprocessor">#define BOOKE_IVOR3    403   </span><span class="comment">/* Interrupt Vector Offset Register 3        */</span><span class="preprocessor"></span></div><div class="line"><a name="l00386"></a><span class="lineno">  386</span>&#160;<span class="preprocessor">#define BOOKE_IVOR4    404   </span><span class="comment">/* Interrupt Vector Offset Register 4        */</span><span class="preprocessor"></span></div><div class="line"><a name="l00387"></a><span class="lineno">  387</span>&#160;<span class="preprocessor">#define BOOKE_IVOR5    405   </span><span class="comment">/* Interrupt Vector Offset Register 5        */</span><span class="preprocessor"></span></div><div class="line"><a name="l00388"></a><span class="lineno">  388</span>&#160;<span class="preprocessor">#define BOOKE_IVOR6    406   </span><span class="comment">/* Interrupt Vector Offset Register 6        */</span><span class="preprocessor"></span></div><div class="line"><a name="l00389"></a><span class="lineno">  389</span>&#160;<span class="preprocessor">#define BOOKE_IVOR7    407   </span><span class="comment">/* Interrupt Vector Offset Register 7        */</span><span class="preprocessor"></span></div><div class="line"><a name="l00390"></a><span class="lineno">  390</span>&#160;<span class="preprocessor">#define BOOKE_IVOR8    408   </span><span class="comment">/* Interrupt Vector Offset Register 8        */</span><span class="preprocessor"></span></div><div class="line"><a name="l00391"></a><span class="lineno">  391</span>&#160;<span class="preprocessor">#define BOOKE_IVOR9    409   </span><span class="comment">/* Interrupt Vector Offset Register 9        */</span><span class="preprocessor"></span></div><div class="line"><a name="l00392"></a><span class="lineno">  392</span>&#160;<span class="preprocessor">#define BOOKE_IVOR10   410   </span><span class="comment">/* Interrupt Vector Offset Register 10       */</span><span class="preprocessor"></span></div><div class="line"><a name="l00393"></a><span class="lineno">  393</span>&#160;<span class="preprocessor">#define BOOKE_IVOR11   411   </span><span class="comment">/* Interrupt Vector Offset Register 11       */</span><span class="preprocessor"></span></div><div class="line"><a name="l00394"></a><span class="lineno">  394</span>&#160;<span class="preprocessor">#define BOOKE_IVOR12   412   </span><span class="comment">/* Interrupt Vector Offset Register 12       */</span><span class="preprocessor"></span></div><div class="line"><a name="l00395"></a><span class="lineno">  395</span>&#160;<span class="preprocessor">#define BOOKE_IVOR13   413   </span><span class="comment">/* Interrupt Vector Offset Register 13       */</span><span class="preprocessor"></span></div><div class="line"><a name="l00396"></a><span class="lineno">  396</span>&#160;<span class="preprocessor">#define BOOKE_IVOR14   414   </span><span class="comment">/* Interrupt Vector Offset Register 14       */</span><span class="preprocessor"></span></div><div class="line"><a name="l00397"></a><span class="lineno">  397</span>&#160;<span class="preprocessor">#define BOOKE_IVOR15   415   </span><span class="comment">/* Interrupt Vector Offset Register 15       */</span><span class="preprocessor"></span></div><div class="line"><a name="l00398"></a><span class="lineno">  398</span>&#160;<span class="preprocessor">#define BOOKE_IVOR42   436   </span><span class="comment">/* Interrupt Vector Offset Register 42       */</span><span class="preprocessor"></span></div><div class="line"><a name="l00399"></a><span class="lineno">  399</span>&#160;<span class="preprocessor">#define BOOKE_IVOR32   528   </span><span class="comment">/* Interrupt Vector Offset Register 32       */</span><span class="preprocessor"></span></div><div class="line"><a name="l00400"></a><span class="lineno">  400</span>&#160;<span class="preprocessor">#define BOOKE_IVOR33   529   </span><span class="comment">/* Interrupt Vector Offset Register 33       */</span><span class="preprocessor"></span></div><div class="line"><a name="l00401"></a><span class="lineno">  401</span>&#160;<span class="preprocessor">#define BOOKE_IVOR34   530   </span><span class="comment">/* Interrupt Vector Offset Register 34       */</span><span class="preprocessor"></span></div><div class="line"><a name="l00402"></a><span class="lineno">  402</span>&#160;<span class="preprocessor">#define BOOKE_IVOR35   531   </span><span class="comment">/* Interrupt Vector Offset Register 35       */</span><span class="preprocessor"></span></div><div class="line"><a name="l00403"></a><span class="lineno">  403</span>&#160;<span class="preprocessor">#define BOOKE_IVOR36   532   </span><span class="comment">/* Interrupt Vector Offset Register 36       */</span><span class="preprocessor"></span></div><div class="line"><a name="l00404"></a><span class="lineno">  404</span>&#160;<span class="preprocessor">#define BOOKE_IVOR37   533   </span><span class="comment">/* Interrupt Vector Offset Register 37       */</span><span class="preprocessor"></span></div><div class="line"><a name="l00405"></a><span class="lineno">  405</span>&#160;<span class="preprocessor">#define BOOKE_IVOR38   432   </span><span class="comment">/* Interrupt Vector Offset Register 38       */</span><span class="preprocessor"></span></div><div class="line"><a name="l00406"></a><span class="lineno">  406</span>&#160;<span class="preprocessor">#define BOOKE_IVOR39   433   </span><span class="comment">/* Interrupt Vector Offset Register 39       */</span><span class="preprocessor"></span></div><div class="line"><a name="l00407"></a><span class="lineno">  407</span>&#160;<span class="preprocessor">#define BOOKE_IVOR40   434   </span><span class="comment">/* Interrupt Vector Offset Register 40       */</span><span class="preprocessor"></span></div><div class="line"><a name="l00408"></a><span class="lineno">  408</span>&#160;<span class="preprocessor">#define BOOKE_IVOR41   435   </span><span class="comment">/* Interrupt Vector Offset Register 41       */</span><span class="preprocessor"></span></div><div class="line"><a name="l00409"></a><span class="lineno">  409</span>&#160;<span class="preprocessor">#define BOOKE_GIVOR2   440   </span><span class="comment">/* Guest Interrupt Vector Offset Register 2  */</span><span class="preprocessor"></span></div><div class="line"><a name="l00410"></a><span class="lineno">  410</span>&#160;<span class="preprocessor">#define BOOKE_GIVOR3   441   </span><span class="comment">/* Guest Interrupt Vector Offset Register 3  */</span><span class="preprocessor"></span></div><div class="line"><a name="l00411"></a><span class="lineno">  411</span>&#160;<span class="preprocessor">#define BOOKE_GIVOR4   442   </span><span class="comment">/* Guest Interrupt Vector Offset Register 4  */</span><span class="preprocessor"></span></div><div class="line"><a name="l00412"></a><span class="lineno">  412</span>&#160;<span class="preprocessor">#define BOOKE_GIVOR8   443   </span><span class="comment">/* Guest Interrupt Vector Offset Register 8  */</span><span class="preprocessor"></span></div><div class="line"><a name="l00413"></a><span class="lineno">  413</span>&#160;<span class="preprocessor">#define BOOKE_GIVOR13  444   </span><span class="comment">/* Guest Interrupt Vector Offset Register 13 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00414"></a><span class="lineno">  414</span>&#160;<span class="preprocessor">#define BOOKE_GIVOR14  445   </span><span class="comment">/* Guest Interrupt Vector Offset Register 14 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00415"></a><span class="lineno">  415</span>&#160;<span class="preprocessor">#define BOOKE_GIVPR    446   </span><span class="comment">/* Guest Interrupt Vector Prefix Register    */</span><span class="preprocessor"></span></div><div class="line"><a name="l00416"></a><span class="lineno">  416</span>&#160;<span class="preprocessor">#define BOOKE_MCSRR0   570   </span><span class="comment">/* Machine Check Save/Restore Register 0     */</span><span class="preprocessor"></span></div><div class="line"><a name="l00417"></a><span class="lineno">  417</span>&#160;<span class="preprocessor">#define BOOKE_MCSRR1   571   </span><span class="comment">/* Machine Check Save/Restore Register 1     */</span><span class="preprocessor"></span></div><div class="line"><a name="l00418"></a><span class="lineno">  418</span>&#160;<span class="preprocessor">#define BOOKE_MCSR     572   </span><span class="comment">/* Machine Check Status Register             */</span><span class="preprocessor"></span></div><div class="line"><a name="l00419"></a><span class="lineno">  419</span>&#160;<span class="preprocessor">#define BOOKE_DSRR0    574   </span><span class="comment">/* Debug Save/Restore Register 0             */</span><span class="preprocessor"></span></div><div class="line"><a name="l00420"></a><span class="lineno">  420</span>&#160;<span class="preprocessor">#define BOOKE_DSRR1    575   </span><span class="comment">/* Debug Save/Restore Register 1             */</span><span class="preprocessor"></span></div><div class="line"><a name="l00421"></a><span class="lineno">  421</span>&#160;</div><div class="line"><a name="l00422"></a><span class="lineno">  422</span>&#160;<span class="preprocessor">#define PPC440_INV0    880   </span><span class="comment">/* Instruction Cache Normal Victim 0         */</span><span class="preprocessor"></span></div><div class="line"><a name="l00423"></a><span class="lineno">  423</span>&#160;<span class="preprocessor">#define PPC440_INV1    881   </span><span class="comment">/* Instruction Cache Normal Victim 1         */</span><span class="preprocessor"></span></div><div class="line"><a name="l00424"></a><span class="lineno">  424</span>&#160;<span class="preprocessor">#define PPC440_INV2    882   </span><span class="comment">/* Instruction Cache Normal Victim 2         */</span><span class="preprocessor"></span></div><div class="line"><a name="l00425"></a><span class="lineno">  425</span>&#160;<span class="preprocessor">#define PPC440_INV3    883   </span><span class="comment">/* Instruction Cache Normal Victim 3         */</span><span class="preprocessor"></span></div><div class="line"><a name="l00426"></a><span class="lineno">  426</span>&#160;<span class="preprocessor">#define PPC440_ITV0    884   </span><span class="comment">/* Instruction Cache Transient Victim 0      */</span><span class="preprocessor"></span></div><div class="line"><a name="l00427"></a><span class="lineno">  427</span>&#160;<span class="preprocessor">#define PPC440_ITV1    885   </span><span class="comment">/* Instruction Cache Transient Victim 1      */</span><span class="preprocessor"></span></div><div class="line"><a name="l00428"></a><span class="lineno">  428</span>&#160;<span class="preprocessor">#define PPC440_ITV2    886   </span><span class="comment">/* Instruction Cache Transient Victim 2      */</span><span class="preprocessor"></span></div><div class="line"><a name="l00429"></a><span class="lineno">  429</span>&#160;<span class="preprocessor">#define PPC440_ITV3    887   </span><span class="comment">/* Instruction Cache Transient Victim 3      */</span><span class="preprocessor"></span></div><div class="line"><a name="l00430"></a><span class="lineno">  430</span>&#160;<span class="preprocessor">#define PPC440_CCR1    888   </span><span class="comment">/* Core Configuration Register 1             */</span><span class="preprocessor"></span></div><div class="line"><a name="l00431"></a><span class="lineno">  431</span>&#160;<span class="preprocessor">#define PPC440_DNV0    912   </span><span class="comment">/* Data Cache Normal Victim 0                */</span><span class="preprocessor"></span></div><div class="line"><a name="l00432"></a><span class="lineno">  432</span>&#160;<span class="preprocessor">#define PPC440_DNV1    913   </span><span class="comment">/* Data Cache Normal Victim 1                */</span><span class="preprocessor"></span></div><div class="line"><a name="l00433"></a><span class="lineno">  433</span>&#160;<span class="preprocessor">#define PPC440_DNV2    914   </span><span class="comment">/* Data Cache Normal Victim 2                */</span><span class="preprocessor"></span></div><div class="line"><a name="l00434"></a><span class="lineno">  434</span>&#160;<span class="preprocessor">#define PPC440_DNV3    915   </span><span class="comment">/* Data Cache Normal Victim 3                */</span><span class="preprocessor"></span></div><div class="line"><a name="l00435"></a><span class="lineno">  435</span>&#160;<span class="preprocessor">#define PPC440_DTV0    916   </span><span class="comment">/* Data Cache Transient Victim 0             */</span><span class="preprocessor"></span></div><div class="line"><a name="l00436"></a><span class="lineno">  436</span>&#160;<span class="preprocessor">#define PPC440_DTV1    917   </span><span class="comment">/* Data Cache Transient Victim 1             */</span><span class="preprocessor"></span></div><div class="line"><a name="l00437"></a><span class="lineno">  437</span>&#160;<span class="preprocessor">#define PPC440_DTV2    918   </span><span class="comment">/* Data Cache Transient Victim 2             */</span><span class="preprocessor"></span></div><div class="line"><a name="l00438"></a><span class="lineno">  438</span>&#160;<span class="preprocessor">#define PPC440_DTV3    919   </span><span class="comment">/* Data Cache Transient Victim 3             */</span><span class="preprocessor"></span></div><div class="line"><a name="l00439"></a><span class="lineno">  439</span>&#160;<span class="preprocessor">#define PPC440_DVLIM   920   </span><span class="comment">/* Data Cache Victim Limit                   */</span><span class="preprocessor"></span></div><div class="line"><a name="l00440"></a><span class="lineno">  440</span>&#160;<span class="preprocessor">#define PPC440_IVLIM   921   </span><span class="comment">/* Instruction Cache Victim Limit            */</span><span class="preprocessor"></span></div><div class="line"><a name="l00441"></a><span class="lineno">  441</span>&#160;<span class="preprocessor">#define PPC440_RSTCFG  923   </span><span class="comment">/* Reset Configuration                       */</span><span class="preprocessor"></span></div><div class="line"><a name="l00442"></a><span class="lineno">  442</span>&#160;<span class="preprocessor">#define PPC440_DCDBTRL 924   </span><span class="comment">/* Data Cache Debug Tag Register Low         */</span><span class="preprocessor"></span></div><div class="line"><a name="l00443"></a><span class="lineno">  443</span>&#160;<span class="preprocessor">#define PPC440_DCDBTRH 925   </span><span class="comment">/* Data Cache Debug Tag Register High        */</span><span class="preprocessor"></span></div><div class="line"><a name="l00444"></a><span class="lineno">  444</span>&#160;<span class="preprocessor">#define PPC440_ICDBTRL 926   </span><span class="comment">/* Instruction Cache Debug Tag Register Low  */</span><span class="preprocessor"></span></div><div class="line"><a name="l00445"></a><span class="lineno">  445</span>&#160;<span class="preprocessor">#define PPC440_ICDBTRH 927   </span><span class="comment">/* Instruction Cache Debug Tag Register High */</span><span class="preprocessor"></span></div><div class="line"><a name="l00446"></a><span class="lineno">  446</span>&#160;<span class="preprocessor">#define PPC440_MMUCR   946   </span><span class="comment">/* Memory Management Unit Control Register   */</span><span class="preprocessor"></span></div><div class="line"><a name="l00447"></a><span class="lineno">  447</span>&#160;<span class="preprocessor">#define PPC440_CCR0    947   </span><span class="comment">/* Core Configuration Register 0             */</span><span class="preprocessor"></span></div><div class="line"><a name="l00448"></a><span class="lineno">  448</span>&#160;<span class="preprocessor">#define PPC440_ICDBDR  979   </span><span class="comment">/* Instruction Cache Debug Data Register     */</span><span class="preprocessor"></span></div><div class="line"><a name="l00449"></a><span class="lineno">  449</span>&#160;<span class="preprocessor">#define PPC440_DBDR   1011   </span><span class="comment">/* Debug Data Register                       */</span><span class="preprocessor"></span></div><div class="line"><a name="l00450"></a><span class="lineno">  450</span>&#160;</div><div class="line"><a name="l00451"></a><span class="lineno">  451</span>&#160;<span class="preprocessor">#define PPC440_TLB0_EPN(n)       ( (((1&lt;&lt;22)-1)&amp;(n)) &lt;&lt; (31-21))  </span><span class="comment">/* Etended Page Number    */</span><span class="preprocessor"></span></div><div class="line"><a name="l00452"></a><span class="lineno">  452</span>&#160;<span class="preprocessor">#define PPC440_TLB0_EPN_GET(n)   (             ((n)  &gt;&gt; (31-21)) &amp; ((1&lt;&lt;22)-1))</span></div><div class="line"><a name="l00453"></a><span class="lineno">  453</span>&#160;<span class="preprocessor">#define PPC440_TLB0_V            (               1   &lt;&lt; (31-22))  </span><span class="comment">/* Entry valid            */</span><span class="preprocessor"></span></div><div class="line"><a name="l00454"></a><span class="lineno">  454</span>&#160;<span class="preprocessor">#define PPC440_TLB0_TS           (               1   &lt;&lt; (31-23))  </span><span class="comment">/* Translation space      */</span><span class="preprocessor"></span></div><div class="line"><a name="l00455"></a><span class="lineno">  455</span>&#160;<span class="preprocessor">#define PPC440_TLB0_TSIZE(n)     (       (0xf &amp; (n)) &lt;&lt; (31-27))  </span><span class="comment">/* Page size              */</span><span class="preprocessor"></span></div><div class="line"><a name="l00456"></a><span class="lineno">  456</span>&#160;<span class="preprocessor">#define PPC440_TLB0_TSIZE_GET(n) (           ((n)  &gt;&gt; (31-27)) &amp; 0xf)</span></div><div class="line"><a name="l00457"></a><span class="lineno">  457</span>&#160;<span class="preprocessor">#define PPC440_TLB0_TPAR(n)      (       (0xf &amp; (n)) &lt;&lt; (31-31))  </span><span class="comment">/* Tag Parity             */</span><span class="preprocessor"></span></div><div class="line"><a name="l00458"></a><span class="lineno">  458</span>&#160;<span class="preprocessor">#define PPC440_TLB0_TPAR_GET(n)  (            ((n)  &gt;&gt; (31-31)) &amp; 0xf)</span></div><div class="line"><a name="l00459"></a><span class="lineno">  459</span>&#160;</div><div class="line"><a name="l00460"></a><span class="lineno">  460</span>&#160;<span class="preprocessor">#define PPC440_PID_TID(n)        (      (0xff &amp; (n)) &lt;&lt; (31-31))  </span><span class="comment">/* Translation ID         */</span><span class="preprocessor"></span></div><div class="line"><a name="l00461"></a><span class="lineno">  461</span>&#160;<span class="preprocessor">#define PPC440_PID_TID_GET(n)    (             ((n)  &gt;&gt; (31-31)) &amp; 0xff)</span></div><div class="line"><a name="l00462"></a><span class="lineno">  462</span>&#160;</div><div class="line"><a name="l00463"></a><span class="lineno">  463</span>&#160;<span class="preprocessor">#define PPC440_TLB1_RPN(n)       ( (((1&lt;&lt;22)-1)&amp;(n)) &lt;&lt; (31-21))  </span><span class="comment">/* Real Page Number       */</span><span class="preprocessor"></span></div><div class="line"><a name="l00464"></a><span class="lineno">  464</span>&#160;<span class="preprocessor">#define PPC440_TLB1_RPN_GET(n)   (             ((n)  &gt;&gt; (31-21)) &amp; ((1&lt;&lt;22)-1))</span></div><div class="line"><a name="l00465"></a><span class="lineno">  465</span>&#160;<span class="preprocessor">#define PPC440_TLB1_PAR1(n)      (       (0x3 &amp; (n)) &lt;&lt; (31-23))  </span><span class="comment">/* Parity for TLB word 1  */</span><span class="preprocessor"></span></div><div class="line"><a name="l00466"></a><span class="lineno">  466</span>&#160;<span class="preprocessor">#define PPC440_TLB1_PAR1_GET(n)  (            ((n)  &gt;&gt; (31-23)) &amp; 0x3)</span></div><div class="line"><a name="l00467"></a><span class="lineno">  467</span>&#160;<span class="preprocessor">#define PPC440_TLB1_ERPN(n)      (       (0xf &amp; (n)) &lt;&lt; (31-31))  </span><span class="comment">/* Extended Real Page No. */</span><span class="preprocessor"></span></div><div class="line"><a name="l00468"></a><span class="lineno">  468</span>&#160;<span class="preprocessor">#define PPC440_TLB1_ERPN_GET(n)  (            ((n)  &gt;&gt; (31-31)) &amp; 0xf)</span></div><div class="line"><a name="l00469"></a><span class="lineno">  469</span>&#160;</div><div class="line"><a name="l00470"></a><span class="lineno">  470</span>&#160;<span class="preprocessor">#define PPC440_TLB2_PAR2(n)      (       (0x3 &amp; (n)) &lt;&lt; (31- 1))  </span><span class="comment">/* Parity for TLB word 2  */</span><span class="preprocessor"></span></div><div class="line"><a name="l00471"></a><span class="lineno">  471</span>&#160;<span class="preprocessor">#define PPC440_TLB2_PAR2_GET(n)  (            ((n)  &gt;&gt; (31- 1)) &amp; 0x3)</span></div><div class="line"><a name="l00472"></a><span class="lineno">  472</span>&#160;<span class="preprocessor">#define PPC440_TLB2_U0           (               1   &lt;&lt; (31-16))  </span><span class="comment">/* User attr. 0           */</span><span class="preprocessor"></span></div><div class="line"><a name="l00473"></a><span class="lineno">  473</span>&#160;<span class="preprocessor">#define PPC440_TLB2_U1           (               1   &lt;&lt; (31-17))  </span><span class="comment">/* User attr. 1           */</span><span class="preprocessor"></span></div><div class="line"><a name="l00474"></a><span class="lineno">  474</span>&#160;<span class="preprocessor">#define PPC440_TLB2_U2           (               1   &lt;&lt; (31-18))  </span><span class="comment">/* User attr. 2           */</span><span class="preprocessor"></span></div><div class="line"><a name="l00475"></a><span class="lineno">  475</span>&#160;<span class="preprocessor">#define PPC440_TLB2_U3           (               1   &lt;&lt; (31-19))  </span><span class="comment">/* User attr. 3           */</span><span class="preprocessor"></span></div><div class="line"><a name="l00476"></a><span class="lineno">  476</span>&#160;<span class="preprocessor">#define PPC440_TLB2_W            (               1   &lt;&lt; (31-20))  </span><span class="comment">/* Write-through          */</span><span class="preprocessor"></span></div><div class="line"><a name="l00477"></a><span class="lineno">  477</span>&#160;<span class="preprocessor">#define PPC440_TLB2_I            (               1   &lt;&lt; (31-21))  </span><span class="comment">/* Cache-inhibited        */</span><span class="preprocessor"></span></div><div class="line"><a name="l00478"></a><span class="lineno">  478</span>&#160;<span class="preprocessor">#define PPC440_TLB2_M            (               1   &lt;&lt; (31-22))  </span><span class="comment">/* Memory-coherence req.  */</span><span class="preprocessor"></span></div><div class="line"><a name="l00479"></a><span class="lineno">  479</span>&#160;<span class="preprocessor">#define PPC440_TLB2_G            (               1   &lt;&lt; (31-23))  </span><span class="comment">/* Guarded                */</span><span class="preprocessor"></span></div><div class="line"><a name="l00480"></a><span class="lineno">  480</span>&#160;<span class="preprocessor">#define PPC440_TLB2_E            (               1   &lt;&lt; (31-24))  </span><span class="comment">/* Little-endian          */</span><span class="preprocessor"></span></div><div class="line"><a name="l00481"></a><span class="lineno">  481</span>&#160;<span class="preprocessor">#define PPC440_TLB2_UX           (               1   &lt;&lt; (31-26))  </span><span class="comment">/* User  exec.            */</span><span class="preprocessor"></span></div><div class="line"><a name="l00482"></a><span class="lineno">  482</span>&#160;<span class="preprocessor">#define PPC440_TLB2_UW           (               1   &lt;&lt; (31-27))  </span><span class="comment">/* User  write            */</span><span class="preprocessor"></span></div><div class="line"><a name="l00483"></a><span class="lineno">  483</span>&#160;<span class="preprocessor">#define PPC440_TLB2_UR           (               1   &lt;&lt; (31-28))  </span><span class="comment">/* User  read             */</span><span class="preprocessor"></span></div><div class="line"><a name="l00484"></a><span class="lineno">  484</span>&#160;<span class="preprocessor">#define PPC440_TLB2_SX           (               1   &lt;&lt; (31-29))  </span><span class="comment">/* Super exec.            */</span><span class="preprocessor"></span></div><div class="line"><a name="l00485"></a><span class="lineno">  485</span>&#160;<span class="preprocessor">#define PPC440_TLB2_SW           (               1   &lt;&lt; (31-30))  </span><span class="comment">/* Super write            */</span><span class="preprocessor"></span></div><div class="line"><a name="l00486"></a><span class="lineno">  486</span>&#160;<span class="preprocessor">#define PPC440_TLB2_SR           (               1   &lt;&lt; (31-31))  </span><span class="comment">/* Super read             */</span><span class="preprocessor"></span></div><div class="line"><a name="l00487"></a><span class="lineno">  487</span>&#160;</div><div class="line"><a name="l00488"></a><span class="lineno">  488</span>&#160;<span class="preprocessor">#define PPC440_TLB2_ATTR(x)      ( ((x) &amp; 0x1ff) &lt;&lt; 7 )</span></div><div class="line"><a name="l00489"></a><span class="lineno">  489</span>&#160;<span class="preprocessor">#define PPC440_TLB2_ATTR_GET(x)  ( ((x) &gt;&gt; 7) &amp; 0x1ff )</span></div><div class="line"><a name="l00490"></a><span class="lineno">  490</span>&#160;</div><div class="line"><a name="l00491"></a><span class="lineno">  491</span>&#160;<span class="preprocessor">#define PPC440_TLB2_PERM(n)      ( (n) &amp; 0x3f )</span></div><div class="line"><a name="l00492"></a><span class="lineno">  492</span>&#160;<span class="preprocessor">#define PPC440_TLB2_PERM_GET(n)  ( (n) &amp; 0x3f )</span></div><div class="line"><a name="l00493"></a><span class="lineno">  493</span>&#160;</div><div class="line"><a name="l00494"></a><span class="lineno">  494</span>&#160;<span class="comment">/* Freescale Book E Implementation Standards (EIS): Branch Operations */</span></div><div class="line"><a name="l00495"></a><span class="lineno">  495</span>&#160;</div><div class="line"><a name="l00496"></a><span class="lineno">  496</span>&#160;<span class="preprocessor">#define FSL_EIS_BUCSR 1013</span></div><div class="line"><a name="l00497"></a><span class="lineno">  497</span>&#160;<span class="preprocessor">#define FSL_EIS_BUCSR_STAC_EN (1 &lt;&lt; (63 - 39))</span></div><div class="line"><a name="l00498"></a><span class="lineno">  498</span>&#160;<span class="preprocessor">#define FSL_EIS_BUCSR_LS_EN (1 &lt;&lt; (63 - 41))</span></div><div class="line"><a name="l00499"></a><span class="lineno">  499</span>&#160;<span class="preprocessor">#define FSL_EIS_BUCSR_BBFI (1 &lt;&lt; (63 - 54))</span></div><div class="line"><a name="l00500"></a><span class="lineno">  500</span>&#160;<span class="preprocessor">#define FSL_EIS_BUCSR_BALLOC_ALL (0x0 &lt;&lt; (63 - 59))</span></div><div class="line"><a name="l00501"></a><span class="lineno">  501</span>&#160;<span class="preprocessor">#define FSL_EIS_BUCSR_BALLOC_FORWARD (0x1 &lt;&lt; (63 - 59))</span></div><div class="line"><a name="l00502"></a><span class="lineno">  502</span>&#160;<span class="preprocessor">#define FSL_EIS_BUCSR_BALLOC_BACKWARD (0x2 &lt;&lt; (63 - 59))</span></div><div class="line"><a name="l00503"></a><span class="lineno">  503</span>&#160;<span class="preprocessor">#define FSL_EIS_BUCSR_BALLOC_NONE (0x3 &lt;&lt; (63 - 59))</span></div><div class="line"><a name="l00504"></a><span class="lineno">  504</span>&#160;<span class="preprocessor">#define FSL_EIS_BUCSR_BPRED_TAKEN (0x0 &lt;&lt; (63 - 61))</span></div><div class="line"><a name="l00505"></a><span class="lineno">  505</span>&#160;<span class="preprocessor">#define FSL_EIS_BUCSR_BPRED_TAKEN_ONLY_FORWARD (0x1 &lt;&lt; (63 - 62))</span></div><div class="line"><a name="l00506"></a><span class="lineno">  506</span>&#160;<span class="preprocessor">#define FSL_EIS_BUCSR_BPRED_TAKEN_ONLY_BACKWARD (0x2 &lt;&lt; (63 - 62))</span></div><div class="line"><a name="l00507"></a><span class="lineno">  507</span>&#160;<span class="preprocessor">#define FSL_EIS_BUCSR_BPRED_NOT_TAKEN (0x3 &lt;&lt; (63 - 62))</span></div><div class="line"><a name="l00508"></a><span class="lineno">  508</span>&#160;<span class="preprocessor">#define FSL_EIS_BUCSR_BPEN (1 &lt;&lt; (63 - 63))</span></div><div class="line"><a name="l00509"></a><span class="lineno">  509</span>&#160;</div><div class="line"><a name="l00510"></a><span class="lineno">  510</span>&#160;<span class="comment">/* Freescale Book E Implementation Standards (EIS): Hardware Implementation-Dependent Registers */</span></div><div class="line"><a name="l00511"></a><span class="lineno">  511</span>&#160;</div><div class="line"><a name="l00512"></a><span class="lineno">  512</span>&#160;<span class="preprocessor">#define FSL_EIS_SVR 1023</span></div><div class="line"><a name="l00513"></a><span class="lineno">  513</span>&#160;</div><div class="line"><a name="l00514"></a><span class="lineno">  514</span>&#160;<span class="comment">/* Freescale Book E Implementation Standards (EIS): Thread Management and Control Registers */</span></div><div class="line"><a name="l00515"></a><span class="lineno">  515</span>&#160;</div><div class="line"><a name="l00516"></a><span class="lineno">  516</span>&#160;<span class="preprocessor">#define FSL_EIS_TENSR 437</span></div><div class="line"><a name="l00517"></a><span class="lineno">  517</span>&#160;<span class="preprocessor">#define FSL_EIS_TENS 438</span></div><div class="line"><a name="l00518"></a><span class="lineno">  518</span>&#160;<span class="preprocessor">#define FSL_EIS_TENC 439</span></div><div class="line"><a name="l00519"></a><span class="lineno">  519</span>&#160;<span class="preprocessor">#define FSL_EIS_PPR32 898</span></div><div class="line"><a name="l00520"></a><span class="lineno">  520</span>&#160;</div><div class="line"><a name="l00521"></a><span class="lineno">  521</span>&#160;<span class="comment">/* Freescale Book E Implementation Standards (EIS): MMU Control and Status */</span></div><div class="line"><a name="l00522"></a><span class="lineno">  522</span>&#160;</div><div class="line"><a name="l00523"></a><span class="lineno">  523</span>&#160;<span class="preprocessor">#define FSL_EIS_MAS0 624</span></div><div class="line"><a name="l00524"></a><span class="lineno">  524</span>&#160;<span class="preprocessor">#define FSL_EIS_MAS0_TLBSEL (1 &lt;&lt; (63 - 35))</span></div><div class="line"><a name="l00525"></a><span class="lineno">  525</span>&#160;<span class="preprocessor">#define FSL_EIS_MAS0_ESEL(n) ((0xf &amp; (n)) &lt;&lt; (63 - 47))</span></div><div class="line"><a name="l00526"></a><span class="lineno">  526</span>&#160;<span class="preprocessor">#define FSL_EIS_MAS0_ESEL_GET(m) (((m) &gt;&gt; (63 - 47)) &amp; 0xf)</span></div><div class="line"><a name="l00527"></a><span class="lineno">  527</span>&#160;<span class="preprocessor">#define FSL_EIS_MAS0_NV (1 &lt;&lt; (63 - 63))</span></div><div class="line"><a name="l00528"></a><span class="lineno">  528</span>&#160;</div><div class="line"><a name="l00529"></a><span class="lineno">  529</span>&#160;<span class="preprocessor">#define FSL_EIS_MAS1 625</span></div><div class="line"><a name="l00530"></a><span class="lineno">  530</span>&#160;<span class="preprocessor">#define FSL_EIS_MAS1_V (1 &lt;&lt; (63 - 32))</span></div><div class="line"><a name="l00531"></a><span class="lineno">  531</span>&#160;<span class="preprocessor">#define FSL_EIS_MAS1_IPROT (1 &lt;&lt; (63 - 33))</span></div><div class="line"><a name="l00532"></a><span class="lineno">  532</span>&#160;<span class="preprocessor">#define FSL_EIS_MAS1_TID(n) ((0xff &amp; (n)) &lt;&lt; (63 - 47))</span></div><div class="line"><a name="l00533"></a><span class="lineno">  533</span>&#160;<span class="preprocessor">#define FSL_EIS_MAS1_TID_GET(n) (((n) &gt;&gt; (63 - 47)) &amp; 0xfff)</span></div><div class="line"><a name="l00534"></a><span class="lineno">  534</span>&#160;<span class="preprocessor">#define FSL_EIS_MAS1_TS (1 &lt;&lt; (63 - 51))</span></div><div class="line"><a name="l00535"></a><span class="lineno">  535</span>&#160;<span class="preprocessor">#define FSL_EIS_MAS1_TSIZE(n) ((0xf &amp; (n)) &lt;&lt; (63 - 55))</span></div><div class="line"><a name="l00536"></a><span class="lineno">  536</span>&#160;<span class="preprocessor">#define FSL_EIS_MAS1_TSIZE_GET(n) (((n)&gt;&gt;(63 - 55)) &amp; 0xf)</span></div><div class="line"><a name="l00537"></a><span class="lineno">  537</span>&#160;</div><div class="line"><a name="l00538"></a><span class="lineno">  538</span>&#160;<span class="preprocessor">#define FSL_EIS_MAS2 626</span></div><div class="line"><a name="l00539"></a><span class="lineno">  539</span>&#160;<span class="preprocessor">#define FSL_EIS_MAS2_EPN(n) ((((1 &lt;&lt; 21) - 1)&amp;(n)) &lt;&lt; (63-51))</span></div><div class="line"><a name="l00540"></a><span class="lineno">  540</span>&#160;<span class="preprocessor">#define FSL_EIS_MAS2_EPN_GET(n) (((n) &gt;&gt; (63 - 51)) &amp; 0xfffff)</span></div><div class="line"><a name="l00541"></a><span class="lineno">  541</span>&#160;<span class="preprocessor">#define FSL_EIS_MAS2_EA(n) FSL_EIS_MAS2_EPN((n) &gt;&gt; 12)</span></div><div class="line"><a name="l00542"></a><span class="lineno">  542</span>&#160;<span class="preprocessor">#define FSL_EIS_MAS2_EA_GET(n) (FSL_EIS_MAS2_EPN_GET(n) &lt;&lt; 12)</span></div><div class="line"><a name="l00543"></a><span class="lineno">  543</span>&#160;<span class="preprocessor">#define FSL_EIS_MAS2_X0 (1 &lt;&lt; (63 - 57))</span></div><div class="line"><a name="l00544"></a><span class="lineno">  544</span>&#160;<span class="preprocessor">#define FSL_EIS_MAS2_X1 (1 &lt;&lt; (63 - 58))</span></div><div class="line"><a name="l00545"></a><span class="lineno">  545</span>&#160;<span class="preprocessor">#define FSL_EIS_MAS2_W (1 &lt;&lt; (63 - 59))</span></div><div class="line"><a name="l00546"></a><span class="lineno">  546</span>&#160;<span class="preprocessor">#define FSL_EIS_MAS2_I (1 &lt;&lt; (63 - 60))</span></div><div class="line"><a name="l00547"></a><span class="lineno">  547</span>&#160;<span class="preprocessor">#define FSL_EIS_MAS2_M (1 &lt;&lt; (63 - 61))</span></div><div class="line"><a name="l00548"></a><span class="lineno">  548</span>&#160;<span class="preprocessor">#define FSL_EIS_MAS2_G (1 &lt;&lt; (63 - 62))</span></div><div class="line"><a name="l00549"></a><span class="lineno">  549</span>&#160;<span class="preprocessor">#define FSL_EIS_MAS2_E (1 &lt;&lt; (63 - 63))</span></div><div class="line"><a name="l00550"></a><span class="lineno">  550</span>&#160;<span class="preprocessor">#define FSL_EIS_MAS2_ATTR(x) ((x) &amp; 0x7f)</span></div><div class="line"><a name="l00551"></a><span class="lineno">  551</span>&#160;<span class="preprocessor">#define FSL_EIS_MAS2_ATTR_GET(x) ((x) &amp; 0x7f)</span></div><div class="line"><a name="l00552"></a><span class="lineno">  552</span>&#160;</div><div class="line"><a name="l00553"></a><span class="lineno">  553</span>&#160;<span class="preprocessor">#define FSL_EIS_MAS3 627</span></div><div class="line"><a name="l00554"></a><span class="lineno">  554</span>&#160;<span class="preprocessor">#define FSL_EIS_MAS3_RPN(n) ((((1 &lt;&lt; 21) - 1) &amp; (n)) &lt;&lt; (63-51))</span></div><div class="line"><a name="l00555"></a><span class="lineno">  555</span>&#160;<span class="preprocessor">#define FSL_EIS_MAS3_RPN_GET(n) (((n)&gt;&gt;(63 - 51)) &amp; 0xfffff)</span></div><div class="line"><a name="l00556"></a><span class="lineno">  556</span>&#160;<span class="preprocessor">#define FSL_EIS_MAS3_RA(n) FSL_EIS_MAS3_RPN((n) &gt;&gt; 12)</span></div><div class="line"><a name="l00557"></a><span class="lineno">  557</span>&#160;<span class="preprocessor">#define FSL_EIS_MAS3_RA_GET(n) (FSL_EIS_MAS3_RPN_GET(n) &lt;&lt; 12)</span></div><div class="line"><a name="l00558"></a><span class="lineno">  558</span>&#160;<span class="preprocessor">#define FSL_EIS_MAS3_U0 (1 &lt;&lt; (63 - 54))</span></div><div class="line"><a name="l00559"></a><span class="lineno">  559</span>&#160;<span class="preprocessor">#define FSL_EIS_MAS3_U1 (1 &lt;&lt; (63 - 55))</span></div><div class="line"><a name="l00560"></a><span class="lineno">  560</span>&#160;<span class="preprocessor">#define FSL_EIS_MAS3_U2 (1 &lt;&lt; (63 - 56))</span></div><div class="line"><a name="l00561"></a><span class="lineno">  561</span>&#160;<span class="preprocessor">#define FSL_EIS_MAS3_U3 (1 &lt;&lt; (63 - 57))</span></div><div class="line"><a name="l00562"></a><span class="lineno">  562</span>&#160;<span class="preprocessor">#define FSL_EIS_MAS3_UX (1 &lt;&lt; (63 - 58))</span></div><div class="line"><a name="l00563"></a><span class="lineno">  563</span>&#160;<span class="preprocessor">#define FSL_EIS_MAS3_SX (1 &lt;&lt; (63 - 59))</span></div><div class="line"><a name="l00564"></a><span class="lineno">  564</span>&#160;<span class="preprocessor">#define FSL_EIS_MAS3_UW (1 &lt;&lt; (63 - 60))</span></div><div class="line"><a name="l00565"></a><span class="lineno">  565</span>&#160;<span class="preprocessor">#define FSL_EIS_MAS3_SW (1 &lt;&lt; (63 - 61))</span></div><div class="line"><a name="l00566"></a><span class="lineno">  566</span>&#160;<span class="preprocessor">#define FSL_EIS_MAS3_UR (1 &lt;&lt; (63 - 62))</span></div><div class="line"><a name="l00567"></a><span class="lineno">  567</span>&#160;<span class="preprocessor">#define FSL_EIS_MAS3_SR (1 &lt;&lt; (63 - 63))</span></div><div class="line"><a name="l00568"></a><span class="lineno">  568</span>&#160;<span class="preprocessor">#define FSL_EIS_MAS3_PERM(n) ((n) &amp; 0x3ff)</span></div><div class="line"><a name="l00569"></a><span class="lineno">  569</span>&#160;<span class="preprocessor">#define FSL_EIS_MAS3_PERM_GET(n) ((n) &amp; 0x3ff)</span></div><div class="line"><a name="l00570"></a><span class="lineno">  570</span>&#160;</div><div class="line"><a name="l00571"></a><span class="lineno">  571</span>&#160;<span class="preprocessor">#define FSL_EIS_MAS4 628</span></div><div class="line"><a name="l00572"></a><span class="lineno">  572</span>&#160;<span class="preprocessor">#define FSL_EIS_MAS4_TLBSELD (1 &lt;&lt; (63 - 35))</span></div><div class="line"><a name="l00573"></a><span class="lineno">  573</span>&#160;<span class="preprocessor">#define FSL_EIS_MAS4_TIDSELD(n) ((0x3 &amp; (n)) &lt;&lt; (63 - 47))</span></div><div class="line"><a name="l00574"></a><span class="lineno">  574</span>&#160;<span class="preprocessor">#define FSL_EIS_MAS4_TSIZED(n) ((0xf &amp; (n)) &lt;&lt; (63 - 55))</span></div><div class="line"><a name="l00575"></a><span class="lineno">  575</span>&#160;<span class="preprocessor">#define FSL_EIS_MAS4_X0D FSL_EIS_MAS2_X0</span></div><div class="line"><a name="l00576"></a><span class="lineno">  576</span>&#160;<span class="preprocessor">#define FSL_EIS_MAS4_X1D FSL_EIS_MAS2_X1</span></div><div class="line"><a name="l00577"></a><span class="lineno">  577</span>&#160;<span class="preprocessor">#define FSL_EIS_MAS4_WD FSL_EIS_MAS2_W</span></div><div class="line"><a name="l00578"></a><span class="lineno">  578</span>&#160;<span class="preprocessor">#define FSL_EIS_MAS4_ID FSL_EIS_MAS2_I</span></div><div class="line"><a name="l00579"></a><span class="lineno">  579</span>&#160;<span class="preprocessor">#define FSL_EIS_MAS4_MD FSL_EIS_MAS2_M</span></div><div class="line"><a name="l00580"></a><span class="lineno">  580</span>&#160;<span class="preprocessor">#define FSL_EIS_MAS4_GD FSL_EIS_MAS2_G</span></div><div class="line"><a name="l00581"></a><span class="lineno">  581</span>&#160;<span class="preprocessor">#define FSL_EIS_MAS4_ED FSL_EIS_MAS2_E</span></div><div class="line"><a name="l00582"></a><span class="lineno">  582</span>&#160;</div><div class="line"><a name="l00583"></a><span class="lineno">  583</span>&#160;<span class="preprocessor">#define FSL_EIS_MAS5 629</span></div><div class="line"><a name="l00584"></a><span class="lineno">  584</span>&#160;</div><div class="line"><a name="l00585"></a><span class="lineno">  585</span>&#160;<span class="preprocessor">#define FSL_EIS_MAS6 630</span></div><div class="line"><a name="l00586"></a><span class="lineno">  586</span>&#160;<span class="preprocessor">#define FSL_EIS_MAS6_SPID0(n) ((0xff &amp; (n)) &lt;&lt; (63 - 55))</span></div><div class="line"><a name="l00587"></a><span class="lineno">  587</span>&#160;<span class="preprocessor">#define FSL_EIS_MAS6_SAS (1 &lt;&lt; (63 - 63))</span></div><div class="line"><a name="l00588"></a><span class="lineno">  588</span>&#160;</div><div class="line"><a name="l00589"></a><span class="lineno">  589</span>&#160;<span class="preprocessor">#define FSL_EIS_MAS7 944</span></div><div class="line"><a name="l00590"></a><span class="lineno">  590</span>&#160;</div><div class="line"><a name="l00591"></a><span class="lineno">  591</span>&#160;<span class="preprocessor">#define FSL_EIS_MAS8 341</span></div><div class="line"><a name="l00592"></a><span class="lineno">  592</span>&#160;</div><div class="line"><a name="l00593"></a><span class="lineno">  593</span>&#160;<span class="preprocessor">#define FSL_EIS_MMUCFG 1015</span></div><div class="line"><a name="l00594"></a><span class="lineno">  594</span>&#160;<span class="preprocessor">#define FSL_EIS_MMUCSR0 1012</span></div><div class="line"><a name="l00595"></a><span class="lineno">  595</span>&#160;<span class="preprocessor">#define FSL_EIS_PID0 48</span></div><div class="line"><a name="l00596"></a><span class="lineno">  596</span>&#160;<span class="preprocessor">#define FSL_EIS_PID1 633</span></div><div class="line"><a name="l00597"></a><span class="lineno">  597</span>&#160;<span class="preprocessor">#define FSL_EIS_PID2 634</span></div><div class="line"><a name="l00598"></a><span class="lineno">  598</span>&#160;<span class="preprocessor">#define FSL_EIS_TLB0CFG 688</span></div><div class="line"><a name="l00599"></a><span class="lineno">  599</span>&#160;<span class="preprocessor">#define FSL_EIS_TLB1CFG 689</span></div><div class="line"><a name="l00600"></a><span class="lineno">  600</span>&#160;</div><div class="line"><a name="l00601"></a><span class="lineno">  601</span>&#160;<span class="comment">/* Freescale Book E Implementation Standards (EIS): L1 Cache */</span></div><div class="line"><a name="l00602"></a><span class="lineno">  602</span>&#160;</div><div class="line"><a name="l00603"></a><span class="lineno">  603</span>&#160;<span class="preprocessor">#define FSL_EIS_L1CFG0 515</span></div><div class="line"><a name="l00604"></a><span class="lineno">  604</span>&#160;<span class="preprocessor">#define FSL_EIS_L1CFG1 516</span></div><div class="line"><a name="l00605"></a><span class="lineno">  605</span>&#160;<span class="preprocessor">#define FSL_EIS_L1CSR0 1010</span></div><div class="line"><a name="l00606"></a><span class="lineno">  606</span>&#160;<span class="preprocessor">#define FSL_EIS_L1CSR0_CFI (1 &lt;&lt; (63 - 62))</span></div><div class="line"><a name="l00607"></a><span class="lineno">  607</span>&#160;<span class="preprocessor">#define FSL_EIS_L1CSR1 1011</span></div><div class="line"><a name="l00608"></a><span class="lineno">  608</span>&#160;<span class="preprocessor">#define FSL_EIS_L1CSR1_ICFI (1 &lt;&lt; (63 - 62))</span></div><div class="line"><a name="l00609"></a><span class="lineno">  609</span>&#160;</div><div class="line"><a name="l00610"></a><span class="lineno">  610</span>&#160;<span class="comment">/* Freescale Book E Implementation Standards (EIS): L2 Cache */</span></div><div class="line"><a name="l00611"></a><span class="lineno">  611</span>&#160;</div><div class="line"><a name="l00612"></a><span class="lineno">  612</span>&#160;<span class="preprocessor">#define FSL_EIS_L2CFG0 519</span></div><div class="line"><a name="l00613"></a><span class="lineno">  613</span>&#160;<span class="preprocessor">#define FSL_EIS_L2CSR0 1017</span></div><div class="line"><a name="l00614"></a><span class="lineno">  614</span>&#160;<span class="preprocessor">#define FSL_EIS_L2CSR0_L2FI (1 &lt;&lt; (63 - 42))</span></div><div class="line"><a name="l00615"></a><span class="lineno">  615</span>&#160;<span class="preprocessor">#define FSL_EIS_L2CSR0_L2FL (1 &lt;&lt; (63 - 52))</span></div><div class="line"><a name="l00616"></a><span class="lineno">  616</span>&#160;<span class="preprocessor">#define FSL_EIS_L2CSR1 1018</span></div><div class="line"><a name="l00617"></a><span class="lineno">  617</span>&#160;</div><div class="line"><a name="l00618"></a><span class="lineno">  618</span>&#160;<span class="comment">/* Freescale Book E Implementation Standards (EIS): Timer */</span></div><div class="line"><a name="l00619"></a><span class="lineno">  619</span>&#160;</div><div class="line"><a name="l00620"></a><span class="lineno">  620</span>&#160;<span class="preprocessor">#define FSL_EIS_ATBL 526</span></div><div class="line"><a name="l00621"></a><span class="lineno">  621</span>&#160;<span class="preprocessor">#define FSL_EIS_ATBU 527</span></div><div class="line"><a name="l00622"></a><span class="lineno">  622</span>&#160;</div><div class="line"><a name="l00623"></a><span class="lineno">  623</span>&#160;<span class="comment">/* Freescale Book E Implementation Standards (EIS): Interrupt */</span></div><div class="line"><a name="l00624"></a><span class="lineno">  624</span>&#160;</div><div class="line"><a name="l00625"></a><span class="lineno">  625</span>&#160;<span class="preprocessor">#define FSL_EIS_MCAR 573</span></div><div class="line"><a name="l00626"></a><span class="lineno">  626</span>&#160;<span class="preprocessor">#define FSL_EIS_DSRR0 574</span></div><div class="line"><a name="l00627"></a><span class="lineno">  627</span>&#160;<span class="preprocessor">#define FSL_EIS_DSRR1 575</span></div><div class="line"><a name="l00628"></a><span class="lineno">  628</span>&#160;<span class="preprocessor">#define FSL_EIS_EPR 702</span></div><div class="line"><a name="l00629"></a><span class="lineno">  629</span>&#160;</div><div class="line"><a name="l00630"></a><span class="lineno">  630</span>&#160;<span class="comment">/* Freescale Book E Implementation Standards (EIS): Signal Processing Engine (SPE) */</span></div><div class="line"><a name="l00631"></a><span class="lineno">  631</span>&#160;</div><div class="line"><a name="l00632"></a><span class="lineno">  632</span>&#160;<span class="preprocessor">#define FSL_EIS_SPEFSCR 512</span></div><div class="line"><a name="l00633"></a><span class="lineno">  633</span>&#160;</div><div class="line"><a name="l00634"></a><span class="lineno">  634</span>&#160;<span class="comment">/* Freescale Book E Implementation Standards (EIS): Software-Use SPRs */</span></div><div class="line"><a name="l00635"></a><span class="lineno">  635</span>&#160;</div><div class="line"><a name="l00636"></a><span class="lineno">  636</span>&#160;<span class="preprocessor">#define FSL_EIS_SPRG8 604</span></div><div class="line"><a name="l00637"></a><span class="lineno">  637</span>&#160;<span class="preprocessor">#define FSL_EIS_SPRG9 605</span></div><div class="line"><a name="l00638"></a><span class="lineno">  638</span>&#160;</div><div class="line"><a name="l00639"></a><span class="lineno">  639</span>&#160;<span class="comment">/* Freescale Book E Implementation Standards (EIS): Debug */</span></div><div class="line"><a name="l00640"></a><span class="lineno">  640</span>&#160;</div><div class="line"><a name="l00641"></a><span class="lineno">  641</span>&#160;<span class="preprocessor">#define FSL_EIS_DBCR3 561</span></div><div class="line"><a name="l00642"></a><span class="lineno">  642</span>&#160;<span class="preprocessor">#define FSL_EIS_DBCR4 563</span></div><div class="line"><a name="l00643"></a><span class="lineno">  643</span>&#160;<span class="preprocessor">#define FSL_EIS_DBCR5 564</span></div><div class="line"><a name="l00644"></a><span class="lineno">  644</span>&#160;<span class="preprocessor">#define FSL_EIS_DBCR6 603</span></div><div class="line"><a name="l00645"></a><span class="lineno">  645</span>&#160;<span class="preprocessor">#define FSL_EIS_DBCNT 562</span></div><div class="line"><a name="l00646"></a><span class="lineno">  646</span>&#160;</div><div class="line"><a name="l00653"></a><span class="lineno"><a class="line" href="powerpc_2include_2rtems_2powerpc_2registers_8h.html#ab78e0f3f7a2c680bf33bfb1b9226a9a5">  653</a></span>&#160;<span class="preprocessor">#define PPC_INTERRUPT_DISABLE_MASK_DEFAULT MSR_EE</span></div><div class="line"><a name="l00654"></a><span class="lineno">  654</span>&#160;</div><div class="line"><a name="l00655"></a><span class="lineno">  655</span>&#160;<span class="preprocessor">#ifndef ASM</span></div><div class="line"><a name="l00656"></a><span class="lineno">  656</span>&#160;</div><div class="line"><a name="l00657"></a><span class="lineno">  657</span>&#160;<span class="preprocessor">#include &lt;stdint.h&gt;</span></div><div class="line"><a name="l00658"></a><span class="lineno">  658</span>&#160;</div><div class="line"><a name="l00659"></a><span class="lineno">  659</span>&#160;<span class="preprocessor">#ifdef __cplusplus</span></div><div class="line"><a name="l00660"></a><span class="lineno">  660</span>&#160;<span class="keyword">extern</span> <span class="stringliteral">&quot;C&quot;</span> {</div><div class="line"><a name="l00661"></a><span class="lineno">  661</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* __cplusplus */</span><span class="preprocessor"></span></div><div class="line"><a name="l00662"></a><span class="lineno">  662</span>&#160;</div><div class="line"><a name="l00663"></a><span class="lineno">  663</span>&#160;<span class="preprocessor">#define _CPU_MSR_GET( _msr_value ) \</span></div><div class="line"><a name="l00664"></a><span class="lineno">  664</span>&#160;<span class="preprocessor">  do { \</span></div><div class="line"><a name="l00665"></a><span class="lineno">  665</span>&#160;<span class="preprocessor">    _msr_value = 0; \</span></div><div class="line"><a name="l00666"></a><span class="lineno">  666</span>&#160;<span class="preprocessor">    __asm__ volatile (&quot;mfmsr %0&quot; : &quot;=&amp;r&quot; ((_msr_value)) : &quot;0&quot; ((_msr_value))); \</span></div><div class="line"><a name="l00667"></a><span class="lineno">  667</span>&#160;<span class="preprocessor">  } while (0)</span></div><div class="line"><a name="l00668"></a><span class="lineno">  668</span>&#160;</div><div class="line"><a name="l00669"></a><span class="lineno">  669</span>&#160;<span class="preprocessor">#define _CPU_MSR_SET( _msr_value ) \</span></div><div class="line"><a name="l00670"></a><span class="lineno">  670</span>&#160;<span class="preprocessor">{ __asm__ volatile (&quot;mtmsr %0&quot; : &quot;=&amp;r&quot; ((_msr_value)) : &quot;0&quot; ((_msr_value))); }</span></div><div class="line"><a name="l00671"></a><span class="lineno">  671</span>&#160;</div><div class="line"><a name="l00677"></a><span class="lineno">  677</span>&#160;<span class="preprocessor">#if !defined(PPC_DISABLE_INLINE_ISR_DISABLE_ENABLE)</span></div><div class="line"><a name="l00678"></a><span class="lineno">  678</span>&#160;<span class="keyword">extern</span> <span class="keywordtype">char</span> <a class="code" href="powerpc_2include_2rtems_2powerpc_2registers_8h.html#a941a46e1c1638a2e48e4f18e3170a53f">_PPC_INTERRUPT_DISABLE_MASK</a>[];</div><div class="line"><a name="l00679"></a><span class="lineno">  679</span>&#160;</div><div class="line"><a name="l00680"></a><span class="lineno">  680</span>&#160;<span class="keyword">static</span> <span class="keyword">inline</span> uint32_t ppc_interrupt_get_disable_mask( <span class="keywordtype">void</span> )</div><div class="line"><a name="l00681"></a><span class="lineno">  681</span>&#160;{</div><div class="line"><a name="l00682"></a><span class="lineno">  682</span>&#160;  <span class="keywordflow">return</span> (uint32_t) (uintptr_t) <a class="code" href="powerpc_2include_2rtems_2powerpc_2registers_8h.html#a941a46e1c1638a2e48e4f18e3170a53f">_PPC_INTERRUPT_DISABLE_MASK</a>;</div><div class="line"><a name="l00683"></a><span class="lineno">  683</span>&#160;}</div><div class="line"><a name="l00684"></a><span class="lineno">  684</span>&#160;</div><div class="line"><a name="l00685"></a><span class="lineno">  685</span>&#160;<span class="keyword">static</span> <span class="keyword">inline</span> uint32_t ppc_interrupt_disable( <span class="keywordtype">void</span> )</div><div class="line"><a name="l00686"></a><span class="lineno">  686</span>&#160;{</div><div class="line"><a name="l00687"></a><span class="lineno">  687</span>&#160;  uint32_t level;</div><div class="line"><a name="l00688"></a><span class="lineno">  688</span>&#160;</div><div class="line"><a name="l00689"></a><span class="lineno">  689</span>&#160;<span class="preprocessor">#if defined(__PPC_CPU_E6500__)</span></div><div class="line"><a name="l00690"></a><span class="lineno">  690</span>&#160;  <a class="code" href="group__RTEMSScoreCPUSPARC.html#ga82257d4fc068f4b21b029dd69d276839">__asm__</a> <span class="keyword">volatile</span> (</div><div class="line"><a name="l00691"></a><span class="lineno">  691</span>&#160;    <span class="stringliteral">&quot;mfmsr %0;&quot;</span></div><div class="line"><a name="l00692"></a><span class="lineno">  692</span>&#160;    <span class="stringliteral">&quot;wrteei 0&quot;</span></div><div class="line"><a name="l00693"></a><span class="lineno">  693</span>&#160;    : <span class="stringliteral">&quot;=r&quot;</span> (level)</div><div class="line"><a name="l00694"></a><span class="lineno">  694</span>&#160;  );</div><div class="line"><a name="l00695"></a><span class="lineno">  695</span>&#160;<span class="preprocessor">#else</span></div><div class="line"><a name="l00696"></a><span class="lineno">  696</span>&#160;  uint32_t mask;</div><div class="line"><a name="l00697"></a><span class="lineno">  697</span>&#160;</div><div class="line"><a name="l00698"></a><span class="lineno">  698</span>&#160;  <a class="code" href="group__RTEMSScoreCPUSPARC.html#ga82257d4fc068f4b21b029dd69d276839">__asm__</a> <span class="keyword">volatile</span> (</div><div class="line"><a name="l00699"></a><span class="lineno">  699</span>&#160;    <span class="stringliteral">&quot;mfmsr %0;&quot;</span></div><div class="line"><a name="l00700"></a><span class="lineno">  700</span>&#160;    <span class="stringliteral">&quot;lis %1, _PPC_INTERRUPT_DISABLE_MASK@h;&quot;</span></div><div class="line"><a name="l00701"></a><span class="lineno">  701</span>&#160;    <span class="stringliteral">&quot;ori %1, %1, _PPC_INTERRUPT_DISABLE_MASK@l;&quot;</span></div><div class="line"><a name="l00702"></a><span class="lineno">  702</span>&#160;    <span class="stringliteral">&quot;andc %1, %0, %1;&quot;</span></div><div class="line"><a name="l00703"></a><span class="lineno">  703</span>&#160;    <span class="stringliteral">&quot;mtmsr %1&quot;</span></div><div class="line"><a name="l00704"></a><span class="lineno">  704</span>&#160;    : <span class="stringliteral">&quot;=r&quot;</span> (level), <span class="stringliteral">&quot;=r&quot;</span> (mask)</div><div class="line"><a name="l00705"></a><span class="lineno">  705</span>&#160;  );</div><div class="line"><a name="l00706"></a><span class="lineno">  706</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00707"></a><span class="lineno">  707</span>&#160;</div><div class="line"><a name="l00708"></a><span class="lineno">  708</span>&#160;  <span class="keywordflow">return</span> level;</div><div class="line"><a name="l00709"></a><span class="lineno">  709</span>&#160;}</div><div class="line"><a name="l00710"></a><span class="lineno">  710</span>&#160;</div><div class="line"><a name="l00711"></a><span class="lineno">  711</span>&#160;<span class="keyword">static</span> <span class="keyword">inline</span> <span class="keywordtype">void</span> ppc_interrupt_enable( uint32_t level )</div><div class="line"><a name="l00712"></a><span class="lineno">  712</span>&#160;{</div><div class="line"><a name="l00713"></a><span class="lineno">  713</span>&#160;<span class="preprocessor">#if defined(__PPC_CPU_E6500__)</span></div><div class="line"><a name="l00714"></a><span class="lineno">  714</span>&#160;  <a class="code" href="group__RTEMSScoreCPUSPARC.html#ga82257d4fc068f4b21b029dd69d276839">__asm__</a> <span class="keyword">volatile</span> (</div><div class="line"><a name="l00715"></a><span class="lineno">  715</span>&#160;    <span class="stringliteral">&quot;wrtee %0&quot;</span></div><div class="line"><a name="l00716"></a><span class="lineno">  716</span>&#160;    :</div><div class="line"><a name="l00717"></a><span class="lineno">  717</span>&#160;    : <span class="stringliteral">&quot;r&quot;</span> (level)</div><div class="line"><a name="l00718"></a><span class="lineno">  718</span>&#160;  );</div><div class="line"><a name="l00719"></a><span class="lineno">  719</span>&#160;<span class="preprocessor">#else</span></div><div class="line"><a name="l00720"></a><span class="lineno">  720</span>&#160;  <a class="code" href="group__RTEMSScoreCPUSPARC.html#ga82257d4fc068f4b21b029dd69d276839">__asm__</a> <span class="keyword">volatile</span> (</div><div class="line"><a name="l00721"></a><span class="lineno">  721</span>&#160;    <span class="stringliteral">&quot;mtmsr %0&quot;</span></div><div class="line"><a name="l00722"></a><span class="lineno">  722</span>&#160;    :</div><div class="line"><a name="l00723"></a><span class="lineno">  723</span>&#160;    : <span class="stringliteral">&quot;r&quot;</span> (level)</div><div class="line"><a name="l00724"></a><span class="lineno">  724</span>&#160;  );</div><div class="line"><a name="l00725"></a><span class="lineno">  725</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00726"></a><span class="lineno">  726</span>&#160;}</div><div class="line"><a name="l00727"></a><span class="lineno">  727</span>&#160;</div><div class="line"><a name="l00728"></a><span class="lineno">  728</span>&#160;<span class="keyword">static</span> <span class="keyword">inline</span> <span class="keywordtype">void</span> ppc_interrupt_flash( uint32_t level )</div><div class="line"><a name="l00729"></a><span class="lineno">  729</span>&#160;{</div><div class="line"><a name="l00730"></a><span class="lineno">  730</span>&#160;  uint32_t current_level;</div><div class="line"><a name="l00731"></a><span class="lineno">  731</span>&#160;</div><div class="line"><a name="l00732"></a><span class="lineno">  732</span>&#160;  <a class="code" href="group__RTEMSScoreCPUSPARC.html#ga82257d4fc068f4b21b029dd69d276839">__asm__</a> <span class="keyword">volatile</span> (</div><div class="line"><a name="l00733"></a><span class="lineno">  733</span>&#160;    <span class="stringliteral">&quot;mfmsr %0;&quot;</span></div><div class="line"><a name="l00734"></a><span class="lineno">  734</span>&#160;    <span class="stringliteral">&quot;mtmsr %1;&quot;</span></div><div class="line"><a name="l00735"></a><span class="lineno">  735</span>&#160;    <span class="stringliteral">&quot;mtmsr %0&quot;</span></div><div class="line"><a name="l00736"></a><span class="lineno">  736</span>&#160;    : <span class="stringliteral">&quot;=&amp;r&quot;</span> (current_level)</div><div class="line"><a name="l00737"></a><span class="lineno">  737</span>&#160;    : <span class="stringliteral">&quot;r&quot;</span> (level)</div><div class="line"><a name="l00738"></a><span class="lineno">  738</span>&#160;  );</div><div class="line"><a name="l00739"></a><span class="lineno">  739</span>&#160;}</div><div class="line"><a name="l00740"></a><span class="lineno">  740</span>&#160;<span class="preprocessor">#else</span></div><div class="line"><a name="l00741"></a><span class="lineno">  741</span>&#160;uint32_t ppc_interrupt_get_disable_mask( <span class="keywordtype">void</span> );</div><div class="line"><a name="l00742"></a><span class="lineno">  742</span>&#160;uint32_t ppc_interrupt_disable( <span class="keywordtype">void</span> );</div><div class="line"><a name="l00743"></a><span class="lineno">  743</span>&#160;<span class="keywordtype">void</span> ppc_interrupt_enable( uint32_t level );</div><div class="line"><a name="l00744"></a><span class="lineno">  744</span>&#160;<span class="keywordtype">void</span> ppc_interrupt_flash( uint32_t level );</div><div class="line"><a name="l00745"></a><span class="lineno">  745</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* PPC_DISABLE_INLINE_ISR_DISABLE_ENABLE */</span><span class="preprocessor"></span></div><div class="line"><a name="l00746"></a><span class="lineno">  746</span>&#160;</div><div class="line"><a name="l00747"></a><span class="lineno">  747</span>&#160;<span class="preprocessor">#define _CPU_ISR_Disable( _isr_cookie ) \</span></div><div class="line"><a name="l00748"></a><span class="lineno">  748</span>&#160;<span class="preprocessor">  do { \</span></div><div class="line"><a name="l00749"></a><span class="lineno">  749</span>&#160;<span class="preprocessor">    _isr_cookie = ppc_interrupt_disable(); \</span></div><div class="line"><a name="l00750"></a><span class="lineno">  750</span>&#160;<span class="preprocessor">  } while (0)</span></div><div class="line"><a name="l00751"></a><span class="lineno">  751</span>&#160;</div><div class="line"><a name="l00752"></a><span class="lineno">  752</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00753"></a><span class="lineno">  753</span>&#160;<span class="comment"> *  Enable interrupts to the previous level (returned by _CPU_ISR_Disable).</span></div><div class="line"><a name="l00754"></a><span class="lineno">  754</span>&#160;<span class="comment"> *  This indicates the end of an RTEMS critical section.  The parameter</span></div><div class="line"><a name="l00755"></a><span class="lineno">  755</span>&#160;<span class="comment"> *  _isr_cookie is not modified.</span></div><div class="line"><a name="l00756"></a><span class="lineno">  756</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00757"></a><span class="lineno">  757</span>&#160;</div><div class="line"><a name="l00758"></a><span class="lineno">  758</span>&#160;<span class="preprocessor">#define _CPU_ISR_Enable( _isr_cookie )  \</span></div><div class="line"><a name="l00759"></a><span class="lineno">  759</span>&#160;<span class="preprocessor">  ppc_interrupt_enable(_isr_cookie)</span></div><div class="line"><a name="l00760"></a><span class="lineno">  760</span>&#160;</div><div class="line"><a name="l00761"></a><span class="lineno">  761</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00762"></a><span class="lineno">  762</span>&#160;<span class="comment"> *  This temporarily restores the interrupt to _isr_cookie before immediately</span></div><div class="line"><a name="l00763"></a><span class="lineno">  763</span>&#160;<span class="comment"> *  disabling them again.  This is used to divide long RTEMS critical</span></div><div class="line"><a name="l00764"></a><span class="lineno">  764</span>&#160;<span class="comment"> *  sections into two or more parts.  The parameter _isr_cookie is not</span></div><div class="line"><a name="l00765"></a><span class="lineno">  765</span>&#160;<span class="comment"> *  modified.</span></div><div class="line"><a name="l00766"></a><span class="lineno">  766</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00767"></a><span class="lineno">  767</span>&#160;<span class="comment"> *  NOTE:  The version being used is not very optimized but it does</span></div><div class="line"><a name="l00768"></a><span class="lineno">  768</span>&#160;<span class="comment"> *         not trip a problem in gcc where the disable mask does not</span></div><div class="line"><a name="l00769"></a><span class="lineno">  769</span>&#160;<span class="comment"> *         get loaded.  Check this for future (post 10/97 gcc versions.</span></div><div class="line"><a name="l00770"></a><span class="lineno">  770</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00771"></a><span class="lineno">  771</span>&#160;</div><div class="line"><a name="l00772"></a><span class="lineno">  772</span>&#160;<span class="preprocessor">#define _CPU_ISR_Flash( _isr_cookie ) \</span></div><div class="line"><a name="l00773"></a><span class="lineno">  773</span>&#160;<span class="preprocessor">  ppc_interrupt_flash(_isr_cookie)</span></div><div class="line"><a name="l00774"></a><span class="lineno">  774</span>&#160;</div><div class="line"><a name="l00775"></a><span class="lineno">  775</span>&#160;<span class="comment">/* end of ISR handler macros */</span></div><div class="line"><a name="l00776"></a><span class="lineno">  776</span>&#160;</div><div class="line"><a name="l00777"></a><span class="lineno">  777</span>&#160;<span class="preprocessor">#ifdef __cplusplus</span></div><div class="line"><a name="l00778"></a><span class="lineno">  778</span>&#160;}</div><div class="line"><a name="l00779"></a><span class="lineno">  779</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* __cplusplus */</span><span class="preprocessor"></span></div><div class="line"><a name="l00780"></a><span class="lineno">  780</span>&#160;</div><div class="line"><a name="l00781"></a><span class="lineno">  781</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* ASM */</span><span class="preprocessor"></span></div><div class="line"><a name="l00782"></a><span class="lineno">  782</span>&#160;</div><div class="line"><a name="l00783"></a><span class="lineno">  783</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* _RTEMS_POWERPC_REGISTERS_H */</span><span class="preprocessor"></span></div><div class="ttc" id="group__RTEMSScoreCPUSPARC_html_ga82257d4fc068f4b21b029dd69d276839"><div class="ttname"><a href="group__RTEMSScoreCPUSPARC.html#ga82257d4fc068f4b21b029dd69d276839">__asm__</a></div><div class="ttdeci">register struct Per_CPU_Control *_SPARC_Per_CPU_current __asm__(&quot;g6&quot;)</div><div class="ttdoc">The pointer to the current per-CPU control is available via register g6.</div></div>
<div class="ttc" id="powerpc_2include_2rtems_2powerpc_2registers_8h_html_a941a46e1c1638a2e48e4f18e3170a53f"><div class="ttname"><a href="powerpc_2include_2rtems_2powerpc_2registers_8h.html#a941a46e1c1638a2e48e4f18e3170a53f">_PPC_INTERRUPT_DISABLE_MASK</a></div><div class="ttdeci">char _PPC_INTERRUPT_DISABLE_MASK[]</div><div class="ttdoc">A global symbol used to disable interrupts in the MSR.</div></div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.15
</small></address>
</body>
</html>
