<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<title>Octeon Software Development Kit: doc-cn78xx-compatibility.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="doxygen.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<!-- Generated by Doxygen 1.6.1 -->
<div class="navigation" id="top">
  <div class="tabs">
    <ul>
      <li><a href="main.html"><span>Main&nbsp;Page</span></a></li>
      <li><a href="pages.html"><span>Related&nbsp;Pages</span></a></li>
      <li><a href="annotated.html"><span>Data&nbsp;Structures</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
    </ul>
  </div>
  <div class="tabs">
    <ul>
      <li><a href="files.html"><span>File&nbsp;List</span></a></li>
      <li><a href="globals.html"><span>Globals</span></a></li>
    </ul>
  </div>
<h1>doc-cn78xx-compatibility.h</h1><a href="doc-cn78xx-compatibility_8h.html">Go to the documentation of this file.</a><div class="fragment"><pre class="fragment"><a name="l00001"></a>00001 <span class="comment">/***********************license start************************************</span>
<a name="l00002"></a>00002 <span class="comment"> * OCTEON SDK</span>
<a name="l00003"></a>00003 <span class="comment"> *</span>
<a name="l00004"></a>00004 <span class="comment"> * Copyright (c) 2014-2015 Cavium Inc.. All rights reserved.</span>
<a name="l00005"></a>00005 <span class="comment"> *</span>
<a name="l00006"></a>00006 <span class="comment"> * This file, which is part of the OCTEON SDK from Cavium Inc.,</span>
<a name="l00007"></a>00007 <span class="comment"> * contains proprietary and confidential information of Cavium Inc. and</span>
<a name="l00008"></a>00008 <span class="comment"> * its suppliers.</span>
<a name="l00009"></a>00009 <span class="comment"> * Contact Cavium Inc. at info@cavium.com for more information.</span>
<a name="l00010"></a>00010 <span class="comment"> **********************license end**************************************/</span><span class="comment"></span>
<a name="l00011"></a>00011 <span class="comment">/**</span>
<a name="l00012"></a>00012 <span class="comment"> * @file</span>
<a name="l00013"></a>00013 <span class="comment"> *</span>
<a name="l00014"></a>00014 <span class="comment"> * CN78XX backwards compatibility documentation.</span>
<a name="l00015"></a>00015 <span class="comment"> * @ref cvmx_backward</span>
<a name="l00016"></a>00016 <span class="comment"> */</span>
<a name="l00017"></a>00017 <span class="comment"></span>
<a name="l00018"></a>00018 <span class="comment">/**</span>
<a name="l00019"></a>00019 <span class="comment"></span>
<a name="l00020"></a>00020 <span class="comment">@page cvmx_backward CN7XXX backward compatibility support</span>
<a name="l00021"></a>00021 <span class="comment"></span>
<a name="l00022"></a>00022 <span class="comment">Here CN7XXX means, CN78XX, CN73XX, CNF75XX that use OCTEON III packet IO blocks.</span>
<a name="l00023"></a>00023 <span class="comment"></span>
<a name="l00024"></a>00024 <span class="comment"> - @ref cvmx_compat_limitations</span>
<a name="l00025"></a>00025 <span class="comment"> - @ref cvmx_feat_unsupp</span>
<a name="l00026"></a>00026 <span class="comment"> - @ref cvmx_pko_bc</span>
<a name="l00027"></a>00027 <span class="comment"> - @ref cvmx_sso_bc</span>
<a name="l00028"></a>00028 <span class="comment"> - @ref cvmx_fpa_bc</span>
<a name="l00029"></a>00029 <span class="comment"> - @ref cvmx_wqe_bc</span>
<a name="l00030"></a>00030 <span class="comment"> - @ref cvmx_fau_bc</span>
<a name="l00031"></a>00031 <span class="comment"></span>
<a name="l00032"></a>00032 <span class="comment">@section cvmx_compat_limitations Compatibility mode limitations</span>
<a name="l00033"></a>00033 <span class="comment"></span>
<a name="l00034"></a>00034 <span class="comment">cvmx_cmd_queue_length()  should not be called directly for PKO queues.</span>
<a name="l00035"></a>00035 <span class="comment">use cvmx_pko_queue_pend_count() instead for PKO queues</span>
<a name="l00036"></a>00036 <span class="comment"></span>
<a name="l00037"></a>00037 <span class="comment">Legacy SE applications are confined to using resources located on the </span>
<a name="l00038"></a>00038 <span class="comment">same node as the executing core.</span>
<a name="l00039"></a>00039 <span class="comment"></span>
<a name="l00040"></a>00040 <span class="comment">@section cvmx_feat_unsupp Features not supported</span>
<a name="l00041"></a>00041 <span class="comment">Backpressure is not supported in legacy mode.</span>
<a name="l00042"></a>00042 <span class="comment"></span>
<a name="l00043"></a>00043 <span class="comment">@section cvmx_pko_bc PKO Backward Compatibility</span>
<a name="l00044"></a>00044 <span class="comment">The CN7XXX does not make any use of PKO internal ports, and therefore all</span>
<a name="l00045"></a>00045 <span class="comment">functions that refer to &quot;pko_port&quot; are made to use &quot;IPD port&quot; to take its </span>
<a name="l00046"></a>00046 <span class="comment">place. Also note that cvmx_pko_ipd2pko() and related functions that relate </span>
<a name="l00047"></a>00047 <span class="comment">to &quot;PKO internal ports&quot; are now obsolete, and maintained solely for </span>
<a name="l00048"></a>00048 <span class="comment">backward-compatibility, therefore should not be used in new applications.</span>
<a name="l00049"></a>00049 <span class="comment"></span>
<a name="l00050"></a>00050 <span class="comment">pko_get_base_queue(), pko_get_num_queues() return the Descriptor Queue range</span>
<a name="l00051"></a>00051 <span class="comment">assigned to the IPD port passed as argument. Note that with the current helper</span>
<a name="l00052"></a>00052 <span class="comment">configuration, these queues are in order of actual priority, highest to lowest.</span>
<a name="l00053"></a>00053 <span class="comment"></span>
<a name="l00054"></a>00054 <span class="comment">Legacy PKO packet transmission functions support the use of legacy PKO command</span>
<a name="l00055"></a>00055 <span class="comment">and buffer pointer structure on the CN78XX and new Octeon III models.</span>
<a name="l00056"></a>00056 <span class="comment">The legacy buffer pointer &quot;pool&quot; field is supported, in that it is</span>
<a name="l00057"></a>00057 <span class="comment">each buffer can be released to a different aura if required.</span>
<a name="l00058"></a>00058 <span class="comment">The legacy structures are translated to CN7XXX native data structures</span>
<a name="l00059"></a>00059 <span class="comment">which incurrs some overhead, therefore for performance-sensitive applications,</span>
<a name="l00060"></a>00060 <span class="comment">the new native Octeon3 API is strongly recommended.</span>
<a name="l00061"></a>00061 <span class="comment"></span>
<a name="l00062"></a>00062 <span class="comment">There are a few limitations on legacy PKO transmission function:</span>
<a name="l00063"></a>00063 <span class="comment">The PTP bit in the 3rd command word is not supported, it can not</span>
<a name="l00064"></a>00064 <span class="comment">be readily distinguished from an extension of a physical address.</span>
<a name="l00065"></a>00065 <span class="comment">The software-emulated FAU is supported via the legacy PKO transmit</span>
<a name="l00066"></a>00066 <span class="comment">function, but it does not support 16-bit counters, as these are</span>
<a name="l00067"></a>00067 <span class="comment">not supported by PKO3 hardware.</span>
<a name="l00068"></a>00068 <span class="comment"></span>
<a name="l00069"></a>00069 <span class="comment">cvmx_pko_get_port_status() retreives the CN7XXX PKO counters for total</span>
<a name="l00070"></a>00070 <span class="comment">octets and packets transmitted on a given Descriptor Queue, but it does</span>
<a name="l00071"></a>00071 <span class="comment">not retreive other counters (such as dropped packets).</span>
<a name="l00072"></a>00072 <span class="comment">A more complete set of statistics counter is implemented by the BGX</span>
<a name="l00073"></a>00073 <span class="comment">module, although these counters are per interface port.</span>
<a name="l00074"></a>00074 <span class="comment"></span>
<a name="l00075"></a>00075 <span class="comment">The DQ range per IPD port is contigous, so as not to sacrifice performance.</span>
<a name="l00076"></a>00076 <span class="comment">This means that all DQs (both Static and WRR priority) must be allocated</span>
<a name="l00077"></a>00077 <span class="comment">all at once. PKO port-to-queue translation is a per-node BSS array, for node-local</span>
<a name="l00078"></a>00078 <span class="comment">searches to be the fastest. </span>
<a name="l00079"></a>00079 <span class="comment"></span>
<a name="l00080"></a>00080 <span class="comment">@section cvmx_sso_bc SSO considerations</span>
<a name="l00081"></a>00081 <span class="comment">The major change to the SSO is the change in the nature of group ids. </span>
<a name="l00082"></a>00082 <span class="comment">Previous chips had 8 priorities with 16 groups each. The CN78XX has 256 </span>
<a name="l00083"></a>00083 <span class="comment">groups (or 64 groups on CN73xx/CNF75xx), with configurable priority levels,</span>
<a name="l00084"></a>00084 <span class="comment">allowing greater flexibility. To avoid confusion, function arguments that</span>
<a name="l00085"></a>00085 <span class="comment">refer to the new extended group numbering scheme are named &quot;xgrp&quot;, whereas</span>
<a name="l00086"></a>00086 <span class="comment">argument named &quot;group&quot; or &quot;grp&quot; are treated in a backward-compatible fashion,</span>
<a name="l00087"></a>00087 <span class="comment">according to the following convention: the 3 lowest bits are designated to</span>
<a name="l00088"></a>00088 <span class="comment">represent the &apos;qos&quot; value, and by default all 256 groups will be configured</span>
<a name="l00089"></a>00089 <span class="comment">to mimic the functionality found in older models, and organized in set of 8 </span>
<a name="l00090"></a>00090 <span class="comment">&quot;xgrp&quot;s, where e.g. each set always assigned a processor core together.</span>
<a name="l00091"></a>00091 <span class="comment"></span>
<a name="l00092"></a>00092 <span class="comment">@section cvmx_fpa_bc FPA considerations</span>
<a name="l00093"></a>00093 <span class="comment">The first 8 auras are reserved to represent the 8 legacy buffer pools,</span>
<a name="l00094"></a>00094 <span class="comment">so that the legacy pool number is translated into a node-local aura number</span>
<a name="l00095"></a>00095 <span class="comment">one-to-one. Also the FPA is only supported in Natural Alignment mode when using</span>
<a name="l00096"></a>00096 <span class="comment">the legacy api.</span>
<a name="l00097"></a>00097 <span class="comment"></span>
<a name="l00098"></a>00098 <span class="comment">For details about a CN7XXX-specific API additions that enable the use</span>
<a name="l00099"></a>00099 <span class="comment">of new features introduced, please see &apos;CN7XXX native api reference&apos; section</span>
<a name="l00100"></a>00100 <span class="comment">in the Octeon Software Development Kit document and &apos;cvmx-fpa3.h&quot; file under</span>
<a name="l00101"></a>00101 <span class="comment">executive directory.</span>
<a name="l00102"></a>00102 <span class="comment"></span>
<a name="l00103"></a>00103 <span class="comment">@section cvmx_wqe_bc WQE considerations</span>
<a name="l00104"></a>00104 <span class="comment">The most critical hardware-controlled data structure that has dramatically </span>
<a name="l00105"></a>00105 <span class="comment">changed in the CN7XXX is the Work Queue Entry, specifically in the way it </span>
<a name="l00106"></a>00106 <span class="comment">is filled in by the PKI and delivered to the application from the cvmx_get_work() </span>
<a name="l00107"></a>00107 <span class="comment">function. Because of these changes, it is no longer recommended to inspect </span>
<a name="l00108"></a>00108 <span class="comment">packets by simply dereferencing the WQE pointer, but instead application </span>
<a name="l00109"></a>00109 <span class="comment">developers are advised to take advantage of the new accessor functions now </span>
<a name="l00110"></a>00110 <span class="comment">provided in executive/cvmx-wqe.h. </span>
<a name="l00111"></a>00111 <span class="comment">This is the most important category of changes for an application to implement </span>
<a name="l00112"></a>00112 <span class="comment">if it intends to support CN78XX and future devices. It is permissible for </span>
<a name="l00113"></a>00113 <span class="comment">applications that prefer to handle the SoC model dependencies by themselves </span>
<a name="l00114"></a>00114 <span class="comment">to access the model-specific members of the WQE data structure, but </span>
<a name="l00115"></a>00115 <span class="comment">applications must themselves ensure the correct member fields are accessed </span>
<a name="l00116"></a>00116 <span class="comment">as appropriate for the target hardware. Most WQE accessor functions are simple </span>
<a name="l00117"></a>00117 <span class="comment">and self-explanatory, as they are named for the field they intend to access, </span>
<a name="l00118"></a>00118 <span class="comment">but certain critical accessor routines handle functionality which is </span>
<a name="l00119"></a>00119 <span class="comment">considerably more complex on the CN7XXX and will be documented here.</span>
<a name="l00120"></a>00120 <span class="comment"></span>
<a name="l00121"></a>00121 <span class="comment">cvmx_buf_ptr_t cvmx_wqe_get_packet_ptr(cvmx_wqe_t *work)</span>
<a name="l00122"></a>00122 <span class="comment"></span>
<a name="l00123"></a>00123 <span class="comment">This function is critical for understanding the backwards-compatible packet </span>
<a name="l00124"></a>00124 <span class="comment">I/O API. This function will return a buffer link pointer compatible with legacy </span>
<a name="l00125"></a>00125 <span class="comment">models, even when running on the CN7XXX.</span>
<a name="l00126"></a>00126 <span class="comment"></span>
<a name="l00127"></a>00127 <span class="comment">When running on the CN7XXX this function will convert the buffer link pointer </span>
<a name="l00128"></a>00128 <span class="comment">contained in the work queue entry to the legacy format, compatible with older </span>
<a name="l00129"></a>00129 <span class="comment">models such that the application may process the packet data without any changes. </span>
<a name="l00130"></a>00130 <span class="comment">The buffer link pointer also needs to be converted to the legacy format so it </span>
<a name="l00131"></a>00131 <span class="comment">can be ultimately passed as an argument to the cvmx_pko_send_finish() function </span>
<a name="l00132"></a>00132 <span class="comment">for transmit. A reserved bit within the WQE is set as a flag indicating this </span>
<a name="l00133"></a>00133 <span class="comment">conversion has been performed, and to ensure multiple calls will not attempt </span>
<a name="l00134"></a>00134 <span class="comment">to reconvert the WQE. The conversion of the buffer link pointer imposes several </span>
<a name="l00135"></a>00135 <span class="comment">limitations on the backward-compatible use of the CN7XXX, and these limitations </span>
<a name="l00136"></a>00136 <span class="comment">have implications for other subsystems as well.</span>
<a name="l00137"></a>00137 <span class="comment"></span>
<a name="l00138"></a>00138 <span class="comment">1. The legacy buffer link pointer has a 3-bit &quot;pool&quot; field, and for this reason </span>
<a name="l00139"></a>00139 <span class="comment">a backward-compatible application can only use auras numbered 0-7 (inclusive) </span>
<a name="l00140"></a>00140 <span class="comment">for any buffers containing packets.</span>
<a name="l00141"></a>00141 <span class="comment"></span>
<a name="l00142"></a>00142 <span class="comment">2. The physical address field of the buffer link pointer is 40-bits wide,</span>
<a name="l00143"></a>00143 <span class="comment">which implies that all buffers used to contain packets</span>
<a name="l00144"></a>00144 <span class="comment">can not store the information of the node where the buffer memory is residing.</span>
<a name="l00145"></a>00145 <span class="comment">The backward-compatible PKO API will however recieve the node information</span>
<a name="l00146"></a>00146 <span class="comment">based on the node number on which the application is running, so that</span>
<a name="l00147"></a>00147 <span class="comment">as long as each SE application is confined to using buffers residing</span>
<a name="l00148"></a>00148 <span class="comment">in the same node that it runs on, the buffers should get transmitted.</span>
<a name="l00149"></a>00149 <span class="comment">Beware however when accessing packet data, because translating the</span>
<a name="l00150"></a>00150 <span class="comment">partial physical address to an XKPHYS virtual address for a buffer</span>
<a name="l00151"></a>00151 <span class="comment">that stored on non-zero node memory will result in an incorrect translation.</span>
<a name="l00152"></a>00152 <span class="comment">For this reason, it is recommended that applications that are taking</span>
<a name="l00153"></a>00153 <span class="comment">advantage of the backward-compatibility API be deployed only on node 0.</span>
<a name="l00154"></a>00154 <span class="comment"></span>
<a name="l00155"></a>00155 <span class="comment">When this function is invoked on CN68XX and earlier models,</span>
<a name="l00156"></a>00156 <span class="comment">while it returns the buffer link pointer in IPD format, it also performs the</span>
<a name="l00157"></a>00157 <span class="comment">necessary handling of packets that are contained within the WQE itself,</span>
<a name="l00158"></a>00158 <span class="comment">including the handling of &quot;dynamic short&quot; packets, as well as the &quot;NO_WPTR&quot; mode</span>
<a name="l00159"></a>00159 <span class="comment">option supported by the CN68XX. Using this accessor on legacy devices eliminatesi</span>
<a name="l00160"></a>00160 <span class="comment">the need to detect and handle the above-mentioned cases within application code,</span>
<a name="l00161"></a>00161 <span class="comment">and makes the application code simpler and easier to maintain.</span>
<a name="l00162"></a>00162 <span class="comment"></span>
<a name="l00163"></a>00163 <span class="comment">int cvmx_wqe_get_bufs(cvmx_wqe_t *work)</span>
<a name="l00164"></a>00164 <span class="comment"></span>
<a name="l00165"></a>00165 <span class="comment">This function is intended to extract the number of buffers attached to the work </span>
<a name="l00166"></a>00166 <span class="comment">queue entry. It will, however, also call cvmx_wqe_bufptr() if the work queue </span>
<a name="l00167"></a>00167 <span class="comment">entry needs to be processed for backwards-compatibility when running on CN7XXX, </span>
<a name="l00168"></a>00168 <span class="comment">or for processing packets contained within the WQE. For that reason it will </span>
<a name="l00169"></a>00169 <span class="comment">return at least 1 as the buffer count, and prepares the buffer link pointer </span>
<a name="l00170"></a>00170 <span class="comment">to the correct address of the packet data even if contained within the WQE.</span>
<a name="l00171"></a>00171 <span class="comment"></span>
<a name="l00172"></a>00172 <span class="comment">void cvmx_wqe_free(cvmx_wqe_t *work)</span>
<a name="l00173"></a>00173 <span class="comment"></span>
<a name="l00174"></a>00174 <span class="comment">This function is not an accessor per se, but a helper that will correctly </span>
<a name="l00175"></a>00175 <span class="comment">release the memory (if any) that is occupied by the work queue entry to </span>
<a name="l00176"></a>00176 <span class="comment">the same aura(or pool) it was allocated from. If packet data is contained </span>
<a name="l00177"></a>00177 <span class="comment">within the WQE however, this call will not free any memory, but will instead </span>
<a name="l00178"></a>00178 <span class="comment">rely on the PKO to release the buffer upon completion of processing. It is </span>
<a name="l00179"></a>00179 <span class="comment">advised to use this function instead of calling cvmx_fpa_free() directly as </span>
<a name="l00180"></a>00180 <span class="comment">it does not require the application to detect if the first packet buffer is </span>
<a name="l00181"></a>00181 <span class="comment">inside or outside the WQE, and does not need to have separate knowledge of </span>
<a name="l00182"></a>00182 <span class="comment">which aura/pool the WQE should be released to (ie which aura/pool the PKI </span>
<a name="l00183"></a>00183 <span class="comment">allocated it from originally). Note that on the CN78XX the WQE and packet </span>
<a name="l00184"></a>00184 <span class="comment">buffers may be allocated from any of the 1024 (or 64 on CN73xx/CNF75XX)</span>
<a name="l00185"></a>00185 <span class="comment">available auras, therefore for legacy applications the additional logic</span>
<a name="l00186"></a>00186 <span class="comment">required is non-trivial.</span>
<a name="l00187"></a>00187 <span class="comment"></span>
<a name="l00188"></a>00188 <span class="comment">Setting WQEs for two-buffer mode</span>
<a name="l00189"></a>00189 <span class="comment">Function  void cvmx_helper_pki_set_wqe_mode(int node, uint64_t ipd_port, bool pkt_outside_wqe)</span>
<a name="l00190"></a>00190 <span class="comment">sets up wqe mode. To make wqe use a separate buffer from packet data, you will need to </span>
<a name="l00191"></a>00191 <span class="comment">set mode to 1.</span>
<a name="l00192"></a>00192 <span class="comment">Warning: number of packet buffers needs to be doubled since wqe buffer also comes from </span>
<a name="l00193"></a>00193 <span class="comment">packet data now. It will consume double the memory.</span>
<a name="l00194"></a>00194 <span class="comment"></span>
<a name="l00195"></a>00195 <span class="comment">@section cvmx_fau_bc FAU considerations</span>
<a name="l00196"></a>00196 <span class="comment"></span>
<a name="l00197"></a>00197 <span class="comment">There is no hardware FAU block in the CN7XXX. For legacy applications the </span>
<a name="l00198"></a>00198 <span class="comment">api is emulated using atomic writes by both the CPU and PKO block. However, </span>
<a name="l00199"></a>00199 <span class="comment">the async fau functions are no longer async, and iobdma operations are handled </span>
<a name="l00200"></a>00200 <span class="comment">as direct atomic operations.</span>
<a name="l00201"></a>00201 <span class="comment"></span>
<a name="l00202"></a>00202 <span class="comment">*/</span>
</pre></div></div>
<hr size="1"/><address style="text-align: right;"><small>Generated on 27 Oct 2017 for Octeon Software Development Kit by&nbsp;
<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.6.1 </small></address>
</body>
</html>
