# MIPS Single Cycle Architecture Project
This project implements a single-cycle MIPS processor architecture in Verilog.
![MIPS_SingleCycle](https://github.com/user-attachments/assets/5b49f9c2-47eb-4c2a-9e82-3917471a73c0)
