<?xml version = "1.0" ?>
<?xml:stylesheet type="text/xsl" href="SystemBOM.xsl"?>
<!DOCTYPE GRID [
  <!ELEMENT GRID (BANDS, COLUMNS, ROWS*)>
  <!ATTLIST GRID ExportVersion CDATA #REQUIRED>
  <!ELEMENT BANDS (BAND*)>
  <!ELEMENT BAND EMPTY>
  <!ATTLIST BAND Index CDATA #REQUIRED>
  <!ATTLIST BAND Caption CDATA #IMPLIED>
  <!ELEMENT COLUMNS (COLUMN*)>
  <!ELEMENT COLUMN EMPTY>
  <!ATTLIST COLUMN Name CDATA #REQUIRED>
  <!ATTLIST COLUMN Caption CDATA #IMPLIED>
  <!ATTLIST COLUMN Index CDATA #REQUIRED>
  <!ATTLIST COLUMN BandIndex CDATA #REQUIRED>
  <!ATTLIST COLUMN RowIndex CDATA #REQUIRED>
  <!ATTLIST COLUMN ColIndex CDATA #REQUIRED>
  <!ATTLIST COLUMN Width CDATA #IMPLIED>
  <!ELEMENT GROUP (GROUP*, ROW*)>
  <!ATTLIST GROUP GroupText CDATA #IMPLIED>
  <!ELEMENT ROWS (ROW*)>
  <!ELEMENT ROW EMPTY>
  <!ATTLIST ROW Address1 CDATA #IMPLIED>
  <!ATTLIST ROW Address2 CDATA #IMPLIED>
  <!ATTLIST ROW Address3 CDATA #IMPLIED>
  <!ATTLIST ROW Address4 CDATA #IMPLIED>
  <!ATTLIST ROW ApprovedBy CDATA #IMPLIED>
  <!ATTLIST ROW Author CDATA #IMPLIED>
  <!ATTLIST ROW CheckedBy CDATA #IMPLIED>
  <!ATTLIST ROW Code_IPC CDATA #IMPLIED>
  <!ATTLIST ROW Code_JEDEC CDATA #IMPLIED>
  <!ATTLIST ROW Comment CDATA #IMPLIED>
  <!ATTLIST ROW CompanyName CDATA #IMPLIED>
  <!ATTLIST ROW Component_Kind CDATA #IMPLIED>
  <!ATTLIST ROW ComponentKind CDATA #IMPLIED>
  <!ATTLIST ROW ComponentLink1Description CDATA #IMPLIED>
  <!ATTLIST ROW ComponentLink1URL CDATA #IMPLIED>
  <!ATTLIST ROW ComponentLink2Description CDATA #IMPLIED>
  <!ATTLIST ROW ComponentLink2URL CDATA #IMPLIED>
  <!ATTLIST ROW ComponentLink3Description CDATA #IMPLIED>
  <!ATTLIST ROW ComponentLink3URL CDATA #IMPLIED>
  <!ATTLIST ROW ComponentLink4Description CDATA #IMPLIED>
  <!ATTLIST ROW ComponentLink4URL CDATA #IMPLIED>
  <!ATTLIST ROW CurrentDate CDATA #IMPLIED>
  <!ATTLIST ROW CurrentTime CDATA #IMPLIED>
  <!ATTLIST ROW DatasheetVersion CDATA #IMPLIED>
  <!ATTLIST ROW Date CDATA #IMPLIED>
  <!ATTLIST ROW Description CDATA #IMPLIED>
  <!ATTLIST ROW Designator CDATA #IMPLIED>
  <!ATTLIST ROW Designator_X_Mil_ CDATA #IMPLIED>
  <!ATTLIST ROW Designator_X_mm_ CDATA #IMPLIED>
  <!ATTLIST ROW Designator_Y_Mil_ CDATA #IMPLIED>
  <!ATTLIST ROW Designator_Y_mm_ CDATA #IMPLIED>
  <!ATTLIST ROW DesignItemId CDATA #IMPLIED>
  <!ATTLIST ROW Document CDATA #IMPLIED>
  <!ATTLIST ROW DocumentFullPathAndName CDATA #IMPLIED>
  <!ATTLIST ROW DocumentName CDATA #IMPLIED>
  <!ATTLIST ROW DocumentNumber CDATA #IMPLIED>
  <!ATTLIST ROW DrawnBy CDATA #IMPLIED>
  <!ATTLIST ROW Engineer CDATA #IMPLIED>
  <!ATTLIST ROW Footprint CDATA #IMPLIED>
  <!ATTLIST ROW Height_Mil_ CDATA #IMPLIED>
  <!ATTLIST ROW Height_mm_ CDATA #IMPLIED>
  <!ATTLIST ROW ImagePath CDATA #IMPLIED>
  <!ATTLIST ROW Index CDATA #IMPLIED>
  <!ATTLIST ROW ItemGUID CDATA #IMPLIED>
  <!ATTLIST ROW LatestRevisionDate CDATA #IMPLIED>
  <!ATTLIST ROW LatestRevisionNote CDATA #IMPLIED>
  <!ATTLIST ROW Library_Name CDATA #IMPLIED>
  <!ATTLIST ROW Library_Reference CDATA #IMPLIED>
  <!ATTLIST ROW LibRef CDATA #IMPLIED>
  <!ATTLIST ROW LogicalDesignator CDATA #IMPLIED>
  <!ATTLIST ROW Manufacturer_1 CDATA #IMPLIED>
  <!ATTLIST ROW Manufacturer_Part_Number_1 CDATA #IMPLIED>
  <!ATTLIST ROW Model_Footprint CDATA #IMPLIED>
  <!ATTLIST ROW Model_Signal_Integrity CDATA #IMPLIED>
  <!ATTLIST ROW Model_Simulation CDATA #IMPLIED>
  <!ATTLIST ROW Models CDATA #IMPLIED>
  <!ATTLIST ROW ModifiedDate CDATA #IMPLIED>
  <!ATTLIST ROW OrderingInformation CDATA #IMPLIED>
  <!ATTLIST ROW Organization CDATA #IMPLIED>
  <!ATTLIST ROW PackageDescription CDATA #IMPLIED>
  <!ATTLIST ROW PackageReference CDATA #IMPLIED>
  <!ATTLIST ROW PackageVersion CDATA #IMPLIED>
  <!ATTLIST ROW PartType CDATA #IMPLIED>
  <!ATTLIST ROW PCB3D CDATA #IMPLIED>
  <!ATTLIST ROW PhysicalPath CDATA #IMPLIED>
  <!ATTLIST ROW Pins CDATA #IMPLIED>
  <!ATTLIST ROW Project CDATA #IMPLIED>
  <!ATTLIST ROW ProjectName CDATA #IMPLIED>
  <!ATTLIST ROW Published CDATA #IMPLIED>
  <!ATTLIST ROW Publisher CDATA #IMPLIED>
  <!ATTLIST ROW Quantity CDATA #IMPLIED>
  <!ATTLIST ROW R CDATA #IMPLIED>
  <!ATTLIST ROW Revision CDATA #IMPLIED>
  <!ATTLIST ROW RevisionGUID CDATA #IMPLIED>
  <!ATTLIST ROW Rule CDATA #IMPLIED>
  <!ATTLIST ROW SheetNumber CDATA #IMPLIED>
  <!ATTLIST ROW SheetTotal CDATA #IMPLIED>
  <!ATTLIST ROW Signal_Integrity CDATA #IMPLIED>
  <!ATTLIST ROW Simulation CDATA #IMPLIED>
  <!ATTLIST ROW SourceLibraryName CDATA #IMPLIED>
  <!ATTLIST ROW Sub_Parts CDATA #IMPLIED>
  <!ATTLIST ROW Supplier_1 CDATA #IMPLIED>
  <!ATTLIST ROW Supplier_Currency_1 CDATA #IMPLIED>
  <!ATTLIST ROW Supplier_Order_Qty_1 CDATA #IMPLIED>
  <!ATTLIST ROW Supplier_Part_Number_1 CDATA #IMPLIED>
  <!ATTLIST ROW Supplier_Stock_1 CDATA #IMPLIED>
  <!ATTLIST ROW Supplier_Subtotal_1 CDATA #IMPLIED>
  <!ATTLIST ROW Supplier_Unit_Price_1 CDATA #IMPLIED>
  <!ATTLIST ROW Time CDATA #IMPLIED>
  <!ATTLIST ROW Title CDATA #IMPLIED>
  <!ATTLIST ROW UniqueIdName CDATA #IMPLIED>
  <!ATTLIST ROW UniqueIdPath CDATA #IMPLIED>
  <!ATTLIST ROW Value CDATA #IMPLIED>
  <!ATTLIST ROW Variant CDATA #IMPLIED>
  <!ATTLIST ROW VaultGUID CDATA #IMPLIED>
]>
<GRID ExportVersion="1.0">
  <BANDS>
    <BAND Index="0" Caption=""></BAND>
  </BANDS>
  <COLUMNS>
    <COLUMN Name="Address1" Caption="Address1" Index="0" BandIndex="0" RowIndex="0" ColIndex="0" Width="100"></COLUMN>
    <COLUMN Name="Address2" Caption="Address2" Index="1" BandIndex="0" RowIndex="0" ColIndex="1" Width="100"></COLUMN>
    <COLUMN Name="Address3" Caption="Address3" Index="2" BandIndex="0" RowIndex="0" ColIndex="2" Width="100"></COLUMN>
    <COLUMN Name="Address4" Caption="Address4" Index="3" BandIndex="0" RowIndex="0" ColIndex="3" Width="100"></COLUMN>
    <COLUMN Name="ApprovedBy" Caption="ApprovedBy" Index="4" BandIndex="0" RowIndex="0" ColIndex="4" Width="100"></COLUMN>
    <COLUMN Name="Author" Caption="Author" Index="5" BandIndex="0" RowIndex="0" ColIndex="5" Width="100"></COLUMN>
    <COLUMN Name="CheckedBy" Caption="CheckedBy" Index="6" BandIndex="0" RowIndex="0" ColIndex="6" Width="100"></COLUMN>
    <COLUMN Name="Code_IPC" Caption="Code_IPC" Index="7" BandIndex="0" RowIndex="0" ColIndex="7" Width="100"></COLUMN>
    <COLUMN Name="Code_JEDEC" Caption="Code_JEDEC" Index="8" BandIndex="0" RowIndex="0" ColIndex="8" Width="100"></COLUMN>
    <COLUMN Name="Comment" Caption="Comment" Index="9" BandIndex="0" RowIndex="0" ColIndex="9" Width="100"></COLUMN>
    <COLUMN Name="CompanyName" Caption="CompanyName" Index="10" BandIndex="0" RowIndex="0" ColIndex="10" Width="100"></COLUMN>
    <COLUMN Name="Component_Kind" Caption="Component Kind" Index="11" BandIndex="0" RowIndex="0" ColIndex="11" Width="100"></COLUMN>
    <COLUMN Name="ComponentKind" Caption="ComponentKind" Index="12" BandIndex="0" RowIndex="0" ColIndex="12" Width="100"></COLUMN>
    <COLUMN Name="ComponentLink1Description" Caption="ComponentLink1Description" Index="13" BandIndex="0" RowIndex="0" ColIndex="13" Width="100"></COLUMN>
    <COLUMN Name="ComponentLink1URL" Caption="ComponentLink1URL" Index="14" BandIndex="0" RowIndex="0" ColIndex="14" Width="100"></COLUMN>
    <COLUMN Name="ComponentLink2Description" Caption="ComponentLink2Description" Index="15" BandIndex="0" RowIndex="0" ColIndex="15" Width="100"></COLUMN>
    <COLUMN Name="ComponentLink2URL" Caption="ComponentLink2URL" Index="16" BandIndex="0" RowIndex="0" ColIndex="16" Width="100"></COLUMN>
    <COLUMN Name="ComponentLink3Description" Caption="ComponentLink3Description" Index="17" BandIndex="0" RowIndex="0" ColIndex="17" Width="100"></COLUMN>
    <COLUMN Name="ComponentLink3URL" Caption="ComponentLink3URL" Index="18" BandIndex="0" RowIndex="0" ColIndex="18" Width="100"></COLUMN>
    <COLUMN Name="ComponentLink4Description" Caption="ComponentLink4Description" Index="19" BandIndex="0" RowIndex="0" ColIndex="19" Width="100"></COLUMN>
    <COLUMN Name="ComponentLink4URL" Caption="ComponentLink4URL" Index="20" BandIndex="0" RowIndex="0" ColIndex="20" Width="100"></COLUMN>
    <COLUMN Name="CurrentDate" Caption="CurrentDate" Index="21" BandIndex="0" RowIndex="0" ColIndex="21" Width="100"></COLUMN>
    <COLUMN Name="CurrentTime" Caption="CurrentTime" Index="22" BandIndex="0" RowIndex="0" ColIndex="22" Width="100"></COLUMN>
    <COLUMN Name="DatasheetVersion" Caption="DatasheetVersion" Index="23" BandIndex="0" RowIndex="0" ColIndex="23" Width="100"></COLUMN>
    <COLUMN Name="Date" Caption="Date" Index="24" BandIndex="0" RowIndex="0" ColIndex="24" Width="100"></COLUMN>
    <COLUMN Name="Description" Caption="Description" Index="25" BandIndex="0" RowIndex="0" ColIndex="25" Width="100"></COLUMN>
    <COLUMN Name="Designator" Caption="Designator" Index="26" BandIndex="0" RowIndex="0" ColIndex="26" Width="100"></COLUMN>
    <COLUMN Name="Designator_X_Mil_" Caption="Designator-X&#40;Mil&#41;" Index="27" BandIndex="0" RowIndex="0" ColIndex="27" Width="100"></COLUMN>
    <COLUMN Name="Designator_X_mm_" Caption="Designator-X&#40;mm&#41;" Index="28" BandIndex="0" RowIndex="0" ColIndex="28" Width="100"></COLUMN>
    <COLUMN Name="Designator_Y_Mil_" Caption="Designator-Y&#40;Mil&#41;" Index="29" BandIndex="0" RowIndex="0" ColIndex="29" Width="100"></COLUMN>
    <COLUMN Name="Designator_Y_mm_" Caption="Designator-Y&#40;mm&#41;" Index="30" BandIndex="0" RowIndex="0" ColIndex="30" Width="100"></COLUMN>
    <COLUMN Name="DesignItemId" Caption="DesignItemId" Index="31" BandIndex="0" RowIndex="0" ColIndex="31" Width="100"></COLUMN>
    <COLUMN Name="Document" Caption="Document" Index="32" BandIndex="0" RowIndex="0" ColIndex="32" Width="100"></COLUMN>
    <COLUMN Name="DocumentFullPathAndName" Caption="DocumentFullPathAndName" Index="33" BandIndex="0" RowIndex="0" ColIndex="33" Width="100"></COLUMN>
    <COLUMN Name="DocumentName" Caption="DocumentName" Index="34" BandIndex="0" RowIndex="0" ColIndex="34" Width="100"></COLUMN>
    <COLUMN Name="DocumentNumber" Caption="DocumentNumber" Index="35" BandIndex="0" RowIndex="0" ColIndex="35" Width="100"></COLUMN>
    <COLUMN Name="DrawnBy" Caption="DrawnBy" Index="36" BandIndex="0" RowIndex="0" ColIndex="36" Width="100"></COLUMN>
    <COLUMN Name="Engineer" Caption="Engineer" Index="37" BandIndex="0" RowIndex="0" ColIndex="37" Width="100"></COLUMN>
    <COLUMN Name="Footprint" Caption="Footprint" Index="38" BandIndex="0" RowIndex="0" ColIndex="38" Width="100"></COLUMN>
    <COLUMN Name="Height_Mil_" Caption="Height&#40;Mil&#41;" Index="39" BandIndex="0" RowIndex="0" ColIndex="39" Width="100"></COLUMN>
    <COLUMN Name="Height_mm_" Caption="Height&#40;mm&#41;" Index="40" BandIndex="0" RowIndex="0" ColIndex="40" Width="100"></COLUMN>
    <COLUMN Name="ImagePath" Caption="ImagePath" Index="41" BandIndex="0" RowIndex="0" ColIndex="41" Width="100"></COLUMN>
    <COLUMN Name="Index" Caption="Index" Index="42" BandIndex="0" RowIndex="0" ColIndex="42" Width="100"></COLUMN>
    <COLUMN Name="ItemGUID" Caption="ItemGUID" Index="43" BandIndex="0" RowIndex="0" ColIndex="43" Width="100"></COLUMN>
    <COLUMN Name="LatestRevisionDate" Caption="LatestRevisionDate" Index="44" BandIndex="0" RowIndex="0" ColIndex="44" Width="100"></COLUMN>
    <COLUMN Name="LatestRevisionNote" Caption="LatestRevisionNote" Index="45" BandIndex="0" RowIndex="0" ColIndex="45" Width="100"></COLUMN>
    <COLUMN Name="Library_Name" Caption="Library Name" Index="46" BandIndex="0" RowIndex="0" ColIndex="46" Width="100"></COLUMN>
    <COLUMN Name="Library_Reference" Caption="Library Reference" Index="47" BandIndex="0" RowIndex="0" ColIndex="47" Width="100"></COLUMN>
    <COLUMN Name="LibRef" Caption="LibRef" Index="48" BandIndex="0" RowIndex="0" ColIndex="48" Width="100"></COLUMN>
    <COLUMN Name="LogicalDesignator" Caption="LogicalDesignator" Index="49" BandIndex="0" RowIndex="0" ColIndex="49" Width="100"></COLUMN>
    <COLUMN Name="Manufacturer_1" Caption="Manufacturer 1" Index="50" BandIndex="0" RowIndex="0" ColIndex="50" Width="100"></COLUMN>
    <COLUMN Name="Manufacturer_Part_Number_1" Caption="Manufacturer Part Number 1" Index="51" BandIndex="0" RowIndex="0" ColIndex="51" Width="100"></COLUMN>
    <COLUMN Name="Model_Footprint" Caption="Model:Footprint" Index="52" BandIndex="0" RowIndex="0" ColIndex="52" Width="100"></COLUMN>
    <COLUMN Name="Model_Signal_Integrity" Caption="Model:Signal Integrity" Index="53" BandIndex="0" RowIndex="0" ColIndex="53" Width="100"></COLUMN>
    <COLUMN Name="Model_Simulation" Caption="Model:Simulation" Index="54" BandIndex="0" RowIndex="0" ColIndex="54" Width="100"></COLUMN>
    <COLUMN Name="Models" Caption="Models" Index="55" BandIndex="0" RowIndex="0" ColIndex="55" Width="100"></COLUMN>
    <COLUMN Name="ModifiedDate" Caption="ModifiedDate" Index="56" BandIndex="0" RowIndex="0" ColIndex="56" Width="100"></COLUMN>
    <COLUMN Name="OrderingInformation" Caption="OrderingInformation" Index="57" BandIndex="0" RowIndex="0" ColIndex="57" Width="100"></COLUMN>
    <COLUMN Name="Organization" Caption="Organization" Index="58" BandIndex="0" RowIndex="0" ColIndex="58" Width="100"></COLUMN>
    <COLUMN Name="PackageDescription" Caption="PackageDescription" Index="59" BandIndex="0" RowIndex="0" ColIndex="59" Width="100"></COLUMN>
    <COLUMN Name="PackageReference" Caption="PackageReference" Index="60" BandIndex="0" RowIndex="0" ColIndex="60" Width="100"></COLUMN>
    <COLUMN Name="PackageVersion" Caption="PackageVersion" Index="61" BandIndex="0" RowIndex="0" ColIndex="61" Width="100"></COLUMN>
    <COLUMN Name="PartType" Caption="PartType" Index="62" BandIndex="0" RowIndex="0" ColIndex="62" Width="100"></COLUMN>
    <COLUMN Name="PCB3D" Caption="PCB3D" Index="63" BandIndex="0" RowIndex="0" ColIndex="63" Width="100"></COLUMN>
    <COLUMN Name="PhysicalPath" Caption="PhysicalPath" Index="64" BandIndex="0" RowIndex="0" ColIndex="64" Width="100"></COLUMN>
    <COLUMN Name="Pins" Caption="Pins" Index="65" BandIndex="0" RowIndex="0" ColIndex="65" Width="100"></COLUMN>
    <COLUMN Name="Project" Caption="Project" Index="66" BandIndex="0" RowIndex="0" ColIndex="66" Width="100"></COLUMN>
    <COLUMN Name="ProjectName" Caption="ProjectName" Index="67" BandIndex="0" RowIndex="0" ColIndex="67" Width="100"></COLUMN>
    <COLUMN Name="Published" Caption="Published" Index="68" BandIndex="0" RowIndex="0" ColIndex="68" Width="100"></COLUMN>
    <COLUMN Name="Publisher" Caption="Publisher" Index="69" BandIndex="0" RowIndex="0" ColIndex="69" Width="100"></COLUMN>
    <COLUMN Name="Quantity" Caption="Quantity" Index="70" BandIndex="0" RowIndex="0" ColIndex="70" Width="100"></COLUMN>
    <COLUMN Name="R" Caption="R" Index="71" BandIndex="0" RowIndex="0" ColIndex="71" Width="100"></COLUMN>
    <COLUMN Name="Revision" Caption="Revision" Index="72" BandIndex="0" RowIndex="0" ColIndex="72" Width="100"></COLUMN>
    <COLUMN Name="RevisionGUID" Caption="RevisionGUID" Index="73" BandIndex="0" RowIndex="0" ColIndex="73" Width="100"></COLUMN>
    <COLUMN Name="Rule" Caption="Rule" Index="74" BandIndex="0" RowIndex="0" ColIndex="74" Width="100"></COLUMN>
    <COLUMN Name="SheetNumber" Caption="SheetNumber" Index="75" BandIndex="0" RowIndex="0" ColIndex="75" Width="100"></COLUMN>
    <COLUMN Name="SheetTotal" Caption="SheetTotal" Index="76" BandIndex="0" RowIndex="0" ColIndex="76" Width="100"></COLUMN>
    <COLUMN Name="Signal_Integrity" Caption="Signal Integrity" Index="77" BandIndex="0" RowIndex="0" ColIndex="77" Width="100"></COLUMN>
    <COLUMN Name="Simulation" Caption="Simulation" Index="78" BandIndex="0" RowIndex="0" ColIndex="78" Width="100"></COLUMN>
    <COLUMN Name="SourceLibraryName" Caption="SourceLibraryName" Index="79" BandIndex="0" RowIndex="0" ColIndex="79" Width="100"></COLUMN>
    <COLUMN Name="Sub_Parts" Caption="Sub-Parts" Index="80" BandIndex="0" RowIndex="0" ColIndex="80" Width="100"></COLUMN>
    <COLUMN Name="Supplier_1" Caption="Supplier 1" Index="81" BandIndex="0" RowIndex="0" ColIndex="81" Width="100"></COLUMN>
    <COLUMN Name="Supplier_Currency_1" Caption="Supplier Currency 1" Index="82" BandIndex="0" RowIndex="0" ColIndex="82" Width="100"></COLUMN>
    <COLUMN Name="Supplier_Order_Qty_1" Caption="Supplier Order Qty 1" Index="83" BandIndex="0" RowIndex="0" ColIndex="83" Width="100"></COLUMN>
    <COLUMN Name="Supplier_Part_Number_1" Caption="Supplier Part Number 1" Index="84" BandIndex="0" RowIndex="0" ColIndex="84" Width="100"></COLUMN>
    <COLUMN Name="Supplier_Stock_1" Caption="Supplier Stock 1" Index="85" BandIndex="0" RowIndex="0" ColIndex="85" Width="100"></COLUMN>
    <COLUMN Name="Supplier_Subtotal_1" Caption="Supplier Subtotal 1" Index="86" BandIndex="0" RowIndex="0" ColIndex="86" Width="100"></COLUMN>
    <COLUMN Name="Supplier_Unit_Price_1" Caption="Supplier Unit Price 1" Index="87" BandIndex="0" RowIndex="0" ColIndex="87" Width="100"></COLUMN>
    <COLUMN Name="Time" Caption="Time" Index="88" BandIndex="0" RowIndex="0" ColIndex="88" Width="100"></COLUMN>
    <COLUMN Name="Title" Caption="Title" Index="89" BandIndex="0" RowIndex="0" ColIndex="89" Width="100"></COLUMN>
    <COLUMN Name="UniqueIdName" Caption="UniqueIdName" Index="90" BandIndex="0" RowIndex="0" ColIndex="90" Width="100"></COLUMN>
    <COLUMN Name="UniqueIdPath" Caption="UniqueIdPath" Index="91" BandIndex="0" RowIndex="0" ColIndex="91" Width="100"></COLUMN>
    <COLUMN Name="Value" Caption="Value" Index="92" BandIndex="0" RowIndex="0" ColIndex="92" Width="100"></COLUMN>
    <COLUMN Name="Variant" Caption="Variant" Index="93" BandIndex="0" RowIndex="0" ColIndex="93" Width="100"></COLUMN>
    <COLUMN Name="VaultGUID" Caption="VaultGUID" Index="94" BandIndex="0" RowIndex="0" ColIndex="94" Width="100"></COLUMN>
  </COLUMNS>
  <ROWS>
    <ROW Address1="" Address2="" Address3="" Address4="" ApprovedBy="" Author="" CheckedBy="" Code_IPC="" Code_JEDEC="" Comment="Header 3" CompanyName="" Component_Kind="Standard" ComponentKind="0" ComponentLink1Description="" ComponentLink1URL="" ComponentLink2Description="" ComponentLink2URL="" ComponentLink3Description="" ComponentLink3URL="" ComponentLink4Description="" ComponentLink4URL="" CurrentDate="2/4/2015" CurrentTime="12:04:33 PM" DatasheetVersion="" Date="" Description="Header, 3-Pin" Designator="P1" Designator_X_Mil_="1200" Designator_X_mm_="30.48" Designator_Y_Mil_="4000" Designator_Y_mm_="101.6" DesignItemId="Header 3" Document="E:&#92;MyResearchs&#92;MyResearchProjects&#92;AkbariCPAP&#92;Design&#92;&#63;&#63;&#63;&#63;&#63;&#63;&#92;CPAP_GPGA_AltiumPRJ&#92;BaseCircuit.SchDoc" DocumentFullPathAndName="E:&#92;MyResearchs&#92;MyResearchProjects&#92;AkbariCPAP&#92;Design&#92;&#63;&#63;&#63;&#63;&#63;&#63;&#92;CPAP_GPGA_AltiumPRJ&#92;BaseCircuit.SchDoc" DocumentName="BaseCircuit.SchDoc" DocumentNumber="" DrawnBy="" Engineer="" Footprint="HDR1X3" Height_Mil_="0" Height_mm_="0" ImagePath="" Index="1" ItemGUID="" LatestRevisionDate="17-Jul-2002" LatestRevisionNote="Re-released for DXP Platform." Library_Name="Miscellaneous Connectors.IntLib" Library_Reference="Header 3" LibRef="Header 3" LogicalDesignator="P1" Manufacturer_1="" Manufacturer_Part_Number_1="" Model_Footprint="Connector; Header; 3 Position" Model_Signal_Integrity="" Model_Simulation="" Models="2" ModifiedDate="2/4/2015" OrderingInformation="" Organization="" PackageDescription="" PackageReference="" PackageVersion="" PartType="Header 3" PCB3D="" PhysicalPath="BaseCircuit" Pins="3" Project="E:&#92;MyResearchs&#92;MyResearchProjects&#92;AkbariCPAP&#92;Design&#92;&#63;&#63;&#63;&#63;&#63;&#63;&#92;CPAP_GPGA_AltiumPRJ&#92;CPAP_FPGA.PrjPCB" ProjectName="CPAP_FPGA.PrjPCB" Published="" Publisher="Altium Limited" Quantity="1" R="" Revision="" RevisionGUID="" Rule="" SheetNumber="" SheetTotal="" Signal_Integrity="Connector" Simulation="" SourceLibraryName="Miscellaneous Connectors.IntLib" Sub_Parts="1" Supplier_1="" Supplier_Currency_1="" Supplier_Order_Qty_1="" Supplier_Part_Number_1="" Supplier_Stock_1="" Supplier_Subtotal_1="" Supplier_Unit_Price_1="" Time="" Title="" UniqueIdName="OBYEBILC" UniqueIdPath="" Value="" Variant="" VaultGUID=""></ROW>
    <ROW Address1="" Address2="" Address3="" Address4="" ApprovedBy="" Author="" CheckedBy="" Code_IPC="SOP65P780-16" Code_JEDEC="MO-150-AC" Comment="Res Pack4" CompanyName="" Component_Kind="Standard" ComponentKind="0" ComponentLink1Description="" ComponentLink1URL="" ComponentLink2Description="" ComponentLink2URL="" ComponentLink3Description="" ComponentLink3URL="" ComponentLink4Description="" ComponentLink4URL="" CurrentDate="2/4/2015" CurrentTime="12:04:33 PM" DatasheetVersion="" Date="" Description="Isolated Resistor Network" Designator="R&#63;" Designator_X_Mil_="1590" Designator_X_mm_="40.386" Designator_Y_Mil_="5910" Designator_Y_mm_="150.114" DesignItemId="Res Pack4" Document="E:&#92;MyResearchs&#92;MyResearchProjects&#92;AkbariCPAP&#92;Design&#92;&#63;&#63;&#63;&#63;&#63;&#63;&#92;CPAP_GPGA_AltiumPRJ&#92;Banks.SchDoc" DocumentFullPathAndName="E:&#92;MyResearchs&#92;MyResearchProjects&#92;AkbariCPAP&#92;Design&#92;&#63;&#63;&#63;&#63;&#63;&#63;&#92;CPAP_GPGA_AltiumPRJ&#92;Banks.SchDoc" DocumentName="Banks.SchDoc" DocumentNumber="" DrawnBy="" Engineer="" Footprint="SSOP16_N" Height_Mil_="0" Height_mm_="0" ImagePath="" Index="2" ItemGUID="" LatestRevisionDate="29-May-2009" LatestRevisionNote="IPC-7351 Footprint Added." Library_Name="Miscellaneous Devices.IntLib" Library_Reference="Res Pack4" LibRef="Res Pack4" LogicalDesignator="R&#63;" Manufacturer_1="" Manufacturer_Part_Number_1="" Model_Footprint="SOP, 16-Leads, Body 6.2x5.3mm, Pitch 0.65mm, IPC Medium Density" Model_Signal_Integrity="" Model_Simulation="Spice Subcircuit" Models="4" ModifiedDate="2/4/2015" OrderingInformation="" Organization="" PackageDescription="16-Pin Plastic Small Outline Package 0.65 mm Pitch" PackageReference="SSOP16" PackageVersion="Oct-2003" PartType="Res Pack4" PCB3D="" PhysicalPath="Banks" Pins="16" Project="E:&#92;MyResearchs&#92;MyResearchProjects&#92;AkbariCPAP&#92;Design&#92;&#63;&#63;&#63;&#63;&#63;&#63;&#92;CPAP_GPGA_AltiumPRJ&#92;CPAP_FPGA.PrjPCB" ProjectName="CPAP_FPGA.PrjPCB" Published="24-Mar-1999" Publisher="Altium Limited" Quantity="1" R="" Revision="" RevisionGUID="" Rule="" SheetNumber="" SheetTotal="3" Signal_Integrity="" Simulation="respack_8" SourceLibraryName="Miscellaneous Devices.IntLib" Sub_Parts="1" Supplier_1="" Supplier_Currency_1="" Supplier_Order_Qty_1="" Supplier_Part_Number_1="" Supplier_Stock_1="" Supplier_Subtotal_1="" Supplier_Unit_Price_1="" Time="" Title="" UniqueIdName="WGCSPINQ" UniqueIdPath="" Value="1K" Variant="" VaultGUID=""></ROW>
    <ROW Address1="" Address2="" Address3="" Address4="" ApprovedBy="" Author="" CheckedBy="" Code_IPC="" Code_JEDEC="" Comment="ResPack4" CompanyName="" Component_Kind="Standard" ComponentKind="0" ComponentLink1Description="" ComponentLink1URL="" ComponentLink2Description="" ComponentLink2URL="" ComponentLink3Description="" ComponentLink3URL="" ComponentLink4Description="" ComponentLink4URL="" CurrentDate="2/4/2015" CurrentTime="12:04:33 PM" DatasheetVersion="" Date="" Description="" Designator="RP1" Designator_X_Mil_="4490" Designator_X_mm_="114.046" Designator_Y_Mil_="3100" Designator_Y_mm_="78.74" DesignItemId="ResPack4" Document="E:&#92;MyResearchs&#92;MyResearchProjects&#92;AkbariCPAP&#92;Design&#92;&#63;&#63;&#63;&#63;&#63;&#63;&#92;CPAP_GPGA_AltiumPRJ&#92;BaseCircuit.SchDoc" DocumentFullPathAndName="E:&#92;MyResearchs&#92;MyResearchProjects&#92;AkbariCPAP&#92;Design&#92;&#63;&#63;&#63;&#63;&#63;&#63;&#92;CPAP_GPGA_AltiumPRJ&#92;BaseCircuit.SchDoc" DocumentName="BaseCircuit.SchDoc" DocumentNumber="" DrawnBy="" Engineer="" Footprint="SSOP8_L" Height_Mil_="0" Height_mm_="0" ImagePath="" Index="3" ItemGUID="" LatestRevisionDate="" LatestRevisionNote="" Library_Name="YavandLIB.IntLib" Library_Reference="ResPack4" LibRef="ResPack4" LogicalDesignator="RP1" Manufacturer_1="" Manufacturer_Part_Number_1="" Model_Footprint="" Model_Signal_Integrity="" Model_Simulation="" Models="1" ModifiedDate="2/4/2015" OrderingInformation="" Organization="" PackageDescription="" PackageReference="" PackageVersion="" PartType="ResPack4" PCB3D="" PhysicalPath="BaseCircuit" Pins="8" Project="E:&#92;MyResearchs&#92;MyResearchProjects&#92;AkbariCPAP&#92;Design&#92;&#63;&#63;&#63;&#63;&#63;&#63;&#92;CPAP_GPGA_AltiumPRJ&#92;CPAP_FPGA.PrjPCB" ProjectName="CPAP_FPGA.PrjPCB" Published="" Publisher="" Quantity="1" R="" Revision="" RevisionGUID="" Rule="" SheetNumber="" SheetTotal="" Signal_Integrity="" Simulation="" SourceLibraryName="YavandLIB.IntLib" Sub_Parts="1" Supplier_1="" Supplier_Currency_1="" Supplier_Order_Qty_1="" Supplier_Part_Number_1="" Supplier_Stock_1="" Supplier_Subtotal_1="" Supplier_Unit_Price_1="" Time="" Title="" UniqueIdName="KNCNACVO" UniqueIdPath="" Value="" Variant="" VaultGUID=""></ROW>
    <ROW Address1="" Address2="" Address3="" Address4="" ApprovedBy="" Author="" CheckedBy="" Code_IPC="" Code_JEDEC="" Comment="ResPack8" CompanyName="" Component_Kind="Standard" ComponentKind="0" ComponentLink1Description="" ComponentLink1URL="" ComponentLink2Description="" ComponentLink2URL="" ComponentLink3Description="" ComponentLink3URL="" ComponentLink4Description="" ComponentLink4URL="" CurrentDate="2/4/2015" CurrentTime="12:04:33 PM" DatasheetVersion="" Date="" Description="" Designator="RP2" Designator_X_Mil_="790" Designator_X_mm_="20.066" Designator_Y_Mil_="4600" Designator_Y_mm_="116.84" DesignItemId="ResPack8" Document="E:&#92;MyResearchs&#92;MyResearchProjects&#92;AkbariCPAP&#92;Design&#92;&#63;&#63;&#63;&#63;&#63;&#63;&#92;CPAP_GPGA_AltiumPRJ&#92;Banks.SchDoc" DocumentFullPathAndName="E:&#92;MyResearchs&#92;MyResearchProjects&#92;AkbariCPAP&#92;Design&#92;&#63;&#63;&#63;&#63;&#63;&#63;&#92;CPAP_GPGA_AltiumPRJ&#92;Banks.SchDoc" DocumentName="Banks.SchDoc" DocumentNumber="" DrawnBy="" Engineer="" Footprint="SSOP16_L" Height_Mil_="0" Height_mm_="0" ImagePath="" Index="4" ItemGUID="" LatestRevisionDate="" LatestRevisionNote="" Library_Name="YavandLIB.IntLib" Library_Reference="ResPack8" LibRef="ResPack8" LogicalDesignator="RP2" Manufacturer_1="" Manufacturer_Part_Number_1="" Model_Footprint="" Model_Signal_Integrity="" Model_Simulation="" Models="1" ModifiedDate="2/4/2015" OrderingInformation="" Organization="" PackageDescription="" PackageReference="" PackageVersion="" PartType="ResPack8" PCB3D="" PhysicalPath="Banks" Pins="16" Project="E:&#92;MyResearchs&#92;MyResearchProjects&#92;AkbariCPAP&#92;Design&#92;&#63;&#63;&#63;&#63;&#63;&#63;&#92;CPAP_GPGA_AltiumPRJ&#92;CPAP_FPGA.PrjPCB" ProjectName="CPAP_FPGA.PrjPCB" Published="" Publisher="" Quantity="1" R="10K" Revision="" RevisionGUID="" Rule="" SheetNumber="" SheetTotal="3" Signal_Integrity="" Simulation="" SourceLibraryName="YavandLIB.IntLib" Sub_Parts="1" Supplier_1="" Supplier_Currency_1="" Supplier_Order_Qty_1="" Supplier_Part_Number_1="" Supplier_Stock_1="" Supplier_Subtotal_1="" Supplier_Unit_Price_1="" Time="" Title="" UniqueIdName="AMBPSPNL" UniqueIdPath="" Value="" Variant="" VaultGUID=""></ROW>
    <ROW Address1="" Address2="" Address3="" Address4="" ApprovedBy="" Author="" CheckedBy="" Code_IPC="" Code_JEDEC="" Comment="SW-DIP4" CompanyName="" Component_Kind="Standard" ComponentKind="0" ComponentLink1Description="" ComponentLink1URL="" ComponentLink2Description="" ComponentLink2URL="" ComponentLink3Description="" ComponentLink3URL="" ComponentLink4Description="" ComponentLink4URL="" CurrentDate="2/4/2015" CurrentTime="12:04:33 PM" DatasheetVersion="" Date="" Description="DIP Switch" Designator="S1" Designator_X_Mil_="3590" Designator_X_mm_="91.186" Designator_Y_Mil_="4310" Designator_Y_mm_="109.474" DesignItemId="SW-DIP4" Document="E:&#92;MyResearchs&#92;MyResearchProjects&#92;AkbariCPAP&#92;Design&#92;&#63;&#63;&#63;&#63;&#63;&#63;&#92;CPAP_GPGA_AltiumPRJ&#92;BaseCircuit.SchDoc" DocumentFullPathAndName="E:&#92;MyResearchs&#92;MyResearchProjects&#92;AkbariCPAP&#92;Design&#92;&#63;&#63;&#63;&#63;&#63;&#63;&#92;CPAP_GPGA_AltiumPRJ&#92;BaseCircuit.SchDoc" DocumentName="BaseCircuit.SchDoc" DocumentNumber="" DrawnBy="" Engineer="" Footprint="DIP-8" Height_Mil_="0" Height_mm_="0" ImagePath="" Index="5" ItemGUID="" LatestRevisionDate="17-Jul-2002" LatestRevisionNote="Re-released for DXP Platform." Library_Name="Miscellaneous Devices.IntLib" Library_Reference="SW-DIP4" LibRef="SW-DIP4" LogicalDesignator="S1" Manufacturer_1="" Manufacturer_Part_Number_1="" Model_Footprint="DIP; 8 Leads; Row Spacing 7.62 mm; Pitch 2.54 mm" Model_Signal_Integrity="" Model_Simulation="Spice Subcircuit" Models="2" ModifiedDate="2/4/2015" OrderingInformation="" Organization="" PackageDescription="" PackageReference="DIP-8" PackageVersion="" PartType="SW-DIP4" PCB3D="" PhysicalPath="BaseCircuit" Pins="8" Project="E:&#92;MyResearchs&#92;MyResearchProjects&#92;AkbariCPAP&#92;Design&#92;&#63;&#63;&#63;&#63;&#63;&#63;&#92;CPAP_GPGA_AltiumPRJ&#92;CPAP_FPGA.PrjPCB" ProjectName="CPAP_FPGA.PrjPCB" Published="24-Mar-1999" Publisher="Altium Limited" Quantity="1" R="" Revision="" RevisionGUID="" Rule="" SheetNumber="" SheetTotal="" Signal_Integrity="" Simulation="dpsw4" SourceLibraryName="Miscellaneous Devices.IntLib" Sub_Parts="1" Supplier_1="" Supplier_Currency_1="" Supplier_Order_Qty_1="" Supplier_Part_Number_1="" Supplier_Stock_1="" Supplier_Subtotal_1="" Supplier_Unit_Price_1="" Time="" Title="" UniqueIdName="FSWJIDPC" UniqueIdPath="" Value="" Variant="" VaultGUID=""></ROW>
    <ROW Address1="" Address2="" Address3="" Address4="" ApprovedBy="" Author="" CheckedBy="" Code_IPC="" Code_JEDEC="MS-029-FA-1" Comment="XC3S400-4PQ208C" CompanyName="" Component_Kind="Standard" ComponentKind="0" ComponentLink1Description="Spartan-3 Datasheet" ComponentLink1URL="http://www.xilinx.com/support/documentation/data_sheets/ds099.pdf" ComponentLink2Description="PQ208 Package Drawing" ComponentLink2URL="http://www.xilinx.com/support/documentation/package_specs/pq208.pdf" ComponentLink3Description="Spartan-3 Documents" ComponentLink3URL="http://www.xilinx.com/support/documentation/spartan-3.htm" ComponentLink4Description="Xilinx.com Home" ComponentLink4URL="http://www.xilinx.com" CurrentDate="2/4/2015" CurrentTime="12:04:33 PM" DatasheetVersion="ver2.5, Dec-2009" Date="" Description="Spartan-3 1.2V FPGA, 141 User I/Os, 208-Pin PQFP, Standard Performance, Commercial Grade" Designator="U1" Designator_X_Mil_="300" Designator_X_mm_="7.62" Designator_Y_Mil_="2500" Designator_Y_mm_="63.5" DesignItemId="XC3S400-4PQ208C" Document="E:&#92;MyResearchs&#92;MyResearchProjects&#92;AkbariCPAP&#92;Design&#92;&#63;&#63;&#63;&#63;&#63;&#63;&#92;CPAP_GPGA_AltiumPRJ&#92;Banks.SchDoc" DocumentFullPathAndName="E:&#92;MyResearchs&#92;MyResearchProjects&#92;AkbariCPAP&#92;Design&#92;&#63;&#63;&#63;&#63;&#63;&#63;&#92;CPAP_GPGA_AltiumPRJ&#92;Banks.SchDoc" DocumentName="Banks.SchDoc" DocumentNumber="" DrawnBy="" Engineer="" Footprint="PQ208_N" Height_Mil_="0" Height_mm_="0" ImagePath="" Index="6" ItemGUID="" LatestRevisionDate="01-Mar-2010" LatestRevisionNote="Updated to datasheet version 2.5 Dec-2009." Library_Name="Xilinx Spartan-3.IntLib" Library_Reference="XC3S400-4PQ208C" LibRef="XC3S400-4PQ208C" LogicalDesignator="U1" Manufacturer_1="Loading..." Manufacturer_Part_Number_1="Loading..." Model_Footprint="Shrink QFP, 208-Leads, Body 28x28mm, Pitch 0.5mm, IPC Medium Density" Model_Signal_Integrity="Spartan-3" Model_Simulation="" Models="44" ModifiedDate="2/4/2015" OrderingInformation="Additional code may have to be appended for different mask revision devices." Organization="" PackageDescription="208-Pin Plastic Quad Flat Pack &#40;PQ208&#41;" PackageReference="PQ208" PackageVersion="ver1.2, Jun-2004" PartType="XC3S400-4PQ208C" PCB3D="" PhysicalPath="Banks" Pins="208" Project="E:&#92;MyResearchs&#92;MyResearchProjects&#92;AkbariCPAP&#92;Design&#92;&#63;&#63;&#63;&#63;&#63;&#63;&#92;CPAP_GPGA_AltiumPRJ&#92;CPAP_FPGA.PrjPCB" ProjectName="CPAP_FPGA.PrjPCB" Published="17-Sep-2003" Publisher="Altium Limited" Quantity="1" R="" Revision="" RevisionGUID="" Rule="" SheetNumber="" SheetTotal="3" Signal_Integrity="XC3S400_PQ208" Simulation="" SourceLibraryName="Xilinx Spartan-3.IntLib" Sub_Parts="11" Supplier_1="Digi-Key" Supplier_Currency_1="Loading..." Supplier_Order_Qty_1="" Supplier_Part_Number_1="XC3S400-4PQ208C-ND" Supplier_Stock_1="" Supplier_Subtotal_1="" Supplier_Unit_Price_1="" Time="" Title="" UniqueIdName="DHCBWWLY" UniqueIdPath="" Value="" Variant="" VaultGUID=""></ROW>
    <ROW Address1="" Address2="" Address3="" Address4="" ApprovedBy="" Author="" CheckedBy="" Code_IPC="" Code_JEDEC="MO-153-AC" Comment="XCF04SVO20C" CompanyName="" Component_Kind="Standard" ComponentKind="0" ComponentLink1Description="Platform Flash Datasheet" ComponentLink1URL="http://www.xilinx.com/support/documentation/data_sheets/ds123.pdf" ComponentLink2Description="VO20 Package Drawing" ComponentLink2URL="http://www.xilinx.com/support/documentation/package_specs/vo20.pdf" ComponentLink3Description="Configuration PROM Documents" ComponentLink3URL="http://www.xilinx.com/support/documentation/configuration_proms.htm" ComponentLink4Description="Xilinx.com Home" ComponentLink4URL="http://www.xilinx.com" CurrentDate="2/4/2015" CurrentTime="12:04:33 PM" DatasheetVersion="ver2.17, Oct-2009" Date="" Description="XCF00S Series, Platform Flash In-System Programmable Configuration 3.3V PROM, 20-Pin TSOP, 4-Megabit, Commercial Grade" Designator="U2" Designator_X_Mil_="2200" Designator_X_mm_="55.88" Designator_Y_Mil_="2800" Designator_Y_mm_="71.12" DesignItemId="XCF04SVO20C" Document="E:&#92;MyResearchs&#92;MyResearchProjects&#92;AkbariCPAP&#92;Design&#92;&#63;&#63;&#63;&#63;&#63;&#63;&#92;CPAP_GPGA_AltiumPRJ&#92;BaseCircuit.SchDoc" DocumentFullPathAndName="E:&#92;MyResearchs&#92;MyResearchProjects&#92;AkbariCPAP&#92;Design&#92;&#63;&#63;&#63;&#63;&#63;&#63;&#92;CPAP_GPGA_AltiumPRJ&#92;BaseCircuit.SchDoc" DocumentName="BaseCircuit.SchDoc" DocumentNumber="" DrawnBy="" Engineer="" Footprint="VO20_N" Height_Mil_="0" Height_mm_="0" ImagePath="" Index="7" ItemGUID="" LatestRevisionDate="16-Nov-2009" LatestRevisionNote="Updated to datasheet version 2.17, Oct-2009." Library_Name="Xilinx XCF.IntLib" Library_Reference="XCF04SVO20C" LibRef="XCF04SVO20C" LogicalDesignator="U2" Manufacturer_1="Loading..." Manufacturer_Part_Number_1="Loading..." Model_Footprint="TSOP, 20-Leads, Body 6.5x4.4mm, Pitch 0.65mm, IPC Medium Density" Model_Signal_Integrity="" Model_Simulation="" Models="3" ModifiedDate="2/4/2015" OrderingInformation="" Organization="" PackageDescription="20-Pin Thin Shrink Small Outline Package &#40;VO20&#41;" PackageReference="VO20" PackageVersion="ver1.3, Dec-2008" PartType="XCF04SVO20C" PCB3D="" PhysicalPath="BaseCircuit" Pins="20" Project="E:&#92;MyResearchs&#92;MyResearchProjects&#92;AkbariCPAP&#92;Design&#92;&#63;&#63;&#63;&#63;&#63;&#63;&#92;CPAP_GPGA_AltiumPRJ&#92;CPAP_FPGA.PrjPCB" ProjectName="CPAP_FPGA.PrjPCB" Published="17-Sep-2003" Publisher="Altium Limited" Quantity="1" R="" Revision="" RevisionGUID="" Rule="" SheetNumber="" SheetTotal="" Signal_Integrity="" Simulation="" SourceLibraryName="Xilinx XCF.IntLib" Sub_Parts="1" Supplier_1="Digi-Key" Supplier_Currency_1="Loading..." Supplier_Order_Qty_1="" Supplier_Part_Number_1="XCF04SVO20C-ND" Supplier_Stock_1="" Supplier_Subtotal_1="" Supplier_Unit_Price_1="" Time="" Title="" UniqueIdName="HGQQHPAH" UniqueIdPath="" Value="" Variant="" VaultGUID=""></ROW>
    <ROW Address1="" Address2="" Address3="" Address4="" ApprovedBy="" Author="" CheckedBy="" Code_IPC="" Code_JEDEC="" Comment="PDIUSBD12" CompanyName="" Component_Kind="Standard" ComponentKind="0" ComponentLink1Description="" ComponentLink1URL="" ComponentLink2Description="" ComponentLink2URL="" ComponentLink3Description="" ComponentLink3URL="" ComponentLink4Description="" ComponentLink4URL="" CurrentDate="2/4/2015" CurrentTime="12:04:33 PM" DatasheetVersion="" Date="" Description="" Designator="U3" Designator_X_Mil_="4800" Designator_X_mm_="121.92" Designator_Y_Mil_="6400" Designator_Y_mm_="162.56" DesignItemId="PDIUSBD12" Document="E:&#92;MyResearchs&#92;MyResearchProjects&#92;AkbariCPAP&#92;Design&#92;&#63;&#63;&#63;&#63;&#63;&#63;&#92;CPAP_GPGA_AltiumPRJ&#92;Banks.SchDoc" DocumentFullPathAndName="E:&#92;MyResearchs&#92;MyResearchProjects&#92;AkbariCPAP&#92;Design&#92;&#63;&#63;&#63;&#63;&#63;&#63;&#92;CPAP_GPGA_AltiumPRJ&#92;Banks.SchDoc" DocumentName="Banks.SchDoc" DocumentNumber="" DrawnBy="" Engineer="" Footprint="TSSOP28" Height_Mil_="0" Height_mm_="0" ImagePath="" Index="8" ItemGUID="" LatestRevisionDate="" LatestRevisionNote="" Library_Name="YavandLIB.IntLib" Library_Reference="PDIUSBD12" LibRef="PDIUSBD12" LogicalDesignator="U3" Manufacturer_1="" Manufacturer_Part_Number_1="" Model_Footprint="" Model_Signal_Integrity="" Model_Simulation="" Models="1" ModifiedDate="2/4/2015" OrderingInformation="" Organization="" PackageDescription="" PackageReference="" PackageVersion="" PartType="PDIUSBD12" PCB3D="" PhysicalPath="Banks" Pins="28" Project="E:&#92;MyResearchs&#92;MyResearchProjects&#92;AkbariCPAP&#92;Design&#92;&#63;&#63;&#63;&#63;&#63;&#63;&#92;CPAP_GPGA_AltiumPRJ&#92;CPAP_FPGA.PrjPCB" ProjectName="CPAP_FPGA.PrjPCB" Published="" Publisher="" Quantity="1" R="" Revision="" RevisionGUID="" Rule="" SheetNumber="" SheetTotal="3" Signal_Integrity="" Simulation="" SourceLibraryName="YavandLIB.IntLib" Sub_Parts="1" Supplier_1="" Supplier_Currency_1="" Supplier_Order_Qty_1="" Supplier_Part_Number_1="" Supplier_Stock_1="" Supplier_Subtotal_1="" Supplier_Unit_Price_1="" Time="" Title="" UniqueIdName="JKETAEQT" UniqueIdPath="" Value="" Variant="" VaultGUID=""></ROW>
    <ROW Address1="" Address2="" Address3="" Address4="" ApprovedBy="" Author="" CheckedBy="" Code_IPC="" Code_JEDEC="" Comment="CS5532-BS" CompanyName="" Component_Kind="Standard" ComponentKind="0" ComponentLink1Description="" ComponentLink1URL="" ComponentLink2Description="" ComponentLink2URL="" ComponentLink3Description="" ComponentLink3URL="" ComponentLink4Description="" ComponentLink4URL="" CurrentDate="2/4/2015" CurrentTime="12:04:33 PM" DatasheetVersion="" Date="" Description="" Designator="U4" Designator_X_Mil_="2700" Designator_X_mm_="68.58" Designator_Y_Mil_="6300" Designator_Y_mm_="160.02" DesignItemId="CS5532-BS" Document="E:&#92;MyResearchs&#92;MyResearchProjects&#92;AkbariCPAP&#92;Design&#92;&#63;&#63;&#63;&#63;&#63;&#63;&#92;CPAP_GPGA_AltiumPRJ&#92;Banks.SchDoc" DocumentFullPathAndName="E:&#92;MyResearchs&#92;MyResearchProjects&#92;AkbariCPAP&#92;Design&#92;&#63;&#63;&#63;&#63;&#63;&#63;&#92;CPAP_GPGA_AltiumPRJ&#92;Banks.SchDoc" DocumentName="Banks.SchDoc" DocumentNumber="" DrawnBy="" Engineer="" Footprint="SSOP20" Height_Mil_="0" Height_mm_="0" ImagePath="" Index="9" ItemGUID="" LatestRevisionDate="" LatestRevisionNote="" Library_Name="YavandLIB.IntLib" Library_Reference="CS5532-BS" LibRef="CS5532-BS" LogicalDesignator="U4" Manufacturer_1="" Manufacturer_Part_Number_1="" Model_Footprint="" Model_Signal_Integrity="" Model_Simulation="" Models="1" ModifiedDate="2/4/2015" OrderingInformation="" Organization="" PackageDescription="" PackageReference="" PackageVersion="" PartType="CS5532-BS" PCB3D="" PhysicalPath="Banks" Pins="20" Project="E:&#92;MyResearchs&#92;MyResearchProjects&#92;AkbariCPAP&#92;Design&#92;&#63;&#63;&#63;&#63;&#63;&#63;&#92;CPAP_GPGA_AltiumPRJ&#92;CPAP_FPGA.PrjPCB" ProjectName="CPAP_FPGA.PrjPCB" Published="" Publisher="" Quantity="1" R="" Revision="" RevisionGUID="" Rule="" SheetNumber="" SheetTotal="3" Signal_Integrity="" Simulation="" SourceLibraryName="YavandLIB.IntLib" Sub_Parts="1" Supplier_1="" Supplier_Currency_1="" Supplier_Order_Qty_1="" Supplier_Part_Number_1="" Supplier_Stock_1="" Supplier_Subtotal_1="" Supplier_Unit_Price_1="" Time="" Title="" UniqueIdName="IVVYFPFE" UniqueIdPath="" Value="" Variant="" VaultGUID=""></ROW>
    <ROW Address1="" Address2="" Address3="" Address4="" ApprovedBy="" Author="" CheckedBy="" Code_IPC="" Code_JEDEC="" Comment="XTAL_OSC" CompanyName="" Component_Kind="Standard" ComponentKind="0" ComponentLink1Description="" ComponentLink1URL="" ComponentLink2Description="" ComponentLink2URL="" ComponentLink3Description="" ComponentLink3URL="" ComponentLink4Description="" ComponentLink4URL="" CurrentDate="2/4/2015" CurrentTime="12:04:33 PM" DatasheetVersion="" Date="" Description="" Designator="XTAL1" Designator_X_Mil_="6300" Designator_X_mm_="160.02" Designator_Y_Mil_="4200" Designator_Y_mm_="106.68" DesignItemId="XTAL_OSC" Document="E:&#92;MyResearchs&#92;MyResearchProjects&#92;AkbariCPAP&#92;Design&#92;&#63;&#63;&#63;&#63;&#63;&#63;&#92;CPAP_GPGA_AltiumPRJ&#92;BaseCircuit.SchDoc" DocumentFullPathAndName="E:&#92;MyResearchs&#92;MyResearchProjects&#92;AkbariCPAP&#92;Design&#92;&#63;&#63;&#63;&#63;&#63;&#63;&#92;CPAP_GPGA_AltiumPRJ&#92;BaseCircuit.SchDoc" DocumentName="BaseCircuit.SchDoc" DocumentNumber="" DrawnBy="" Engineer="" Footprint="XTAL_HALF" Height_Mil_="0" Height_mm_="0" ImagePath="" Index="10" ItemGUID="" LatestRevisionDate="" LatestRevisionNote="" Library_Name="YavandLIB.IntLib" Library_Reference="XTAL_OSC" LibRef="XTAL_OSC" LogicalDesignator="XTAL1" Manufacturer_1="" Manufacturer_Part_Number_1="" Model_Footprint="NTK Crystal oscillator Half size &#40;square DIP14&#41;" Model_Signal_Integrity="" Model_Simulation="" Models="1" ModifiedDate="2/4/2015" OrderingInformation="" Organization="" PackageDescription="" PackageReference="" PackageVersion="" PartType="XTAL_OSC" PCB3D="" PhysicalPath="BaseCircuit" Pins="4" Project="E:&#92;MyResearchs&#92;MyResearchProjects&#92;AkbariCPAP&#92;Design&#92;&#63;&#63;&#63;&#63;&#63;&#63;&#92;CPAP_GPGA_AltiumPRJ&#92;CPAP_FPGA.PrjPCB" ProjectName="CPAP_FPGA.PrjPCB" Published="" Publisher="" Quantity="1" R="" Revision="" RevisionGUID="" Rule="" SheetNumber="" SheetTotal="" Signal_Integrity="" Simulation="" SourceLibraryName="YavandLIB.IntLib" Sub_Parts="1" Supplier_1="" Supplier_Currency_1="" Supplier_Order_Qty_1="" Supplier_Part_Number_1="" Supplier_Stock_1="" Supplier_Subtotal_1="" Supplier_Unit_Price_1="" Time="" Title="" UniqueIdName="SWVOCRDP" UniqueIdPath="" Value="" Variant="" VaultGUID=""></ROW>
  </ROWS>
</GRID>
