Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
| Date         : Wed Nov 23 09:14:27 2022
| Host         : delwinpadilla-pc running 64-bit Ubuntu 22.04.1 LTS
| Command      : report_control_sets -verbose -file top_control_sets.rpt
| Design       : top
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   107 |
|    Minimum number of control sets                        |   107 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   252 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   107 |
| >= 0 to < 4        |    10 |
| >= 4 to < 6        |    22 |
| >= 6 to < 8        |     4 |
| >= 8 to < 10       |     9 |
| >= 10 to < 12      |     2 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |    60 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             190 |           97 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             674 |          236 |
| Yes          | No                    | No                     |            1085 |          409 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             791 |          248 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------------+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+------------------+----------------+
|          Clock Signal         |                                       Enable Signal                                       |                                      Set/Reset Signal                                     | Slice Load Count | Bel Load Count |
+-------------------------------+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+------------------+----------------+
|  clk_IBUF_BUFG                |                                                                                           | ledRGB2_b_i_1_n_0                                                                         |                1 |              1 |
|  clk_IBUF_BUFG                |                                                                                           | ledRGB2_r_i_1_n_0                                                                         |                1 |              1 |
|  clk_IBUF_BUFG                |                                                                                           | ledRGB1_r_i_1_n_0                                                                         |                1 |              1 |
|  clk_IBUF_BUFG                | serial_tx_rs232phytx_next_value_ce1                                                       | int_rst                                                                                   |                1 |              1 |
|  clk_IBUF_BUFG                |                                                                                           | ledRGB1_b_i_1_n_0                                                                         |                1 |              1 |
|  clk_IBUF_BUFG                |                                                                                           | ledRGB2_g_i_1_n_0                                                                         |                1 |              1 |
|  clk_IBUF_BUFG                |                                                                                           | ledRGB1_g_i_1_n_0                                                                         |                1 |              1 |
|  ultrasonido_1/freq1/clk_1MHz |                                                                                           |                                                                                           |                1 |              2 |
|  ultrasonido/freq1/clk_1MHz   |                                                                                           |                                                                                           |                2 |              2 |
|  clk_IBUF_BUFG                | VexRiscv/_zz_iBus_rsp_valid                                                               | VexRiscv/dataCache_1/reset0                                                               |                1 |              3 |
|  clk_IBUF_BUFG                | VexRiscv/IBusCachedPlugin_cache/sel_storage_reg[0]_1[0]                                   | int_rst                                                                                   |                1 |              4 |
|  clk_IBUF_BUFG                | VexRiscv/IBusCachedPlugin_cache/sel_storage_reg[2][0]                                     | int_rst                                                                                   |                1 |              4 |
|  clk_IBUF_BUFG                | VexRiscv/IBusCachedPlugin_cache/sel_storage_reg[2]_1[0]                                   | int_rst                                                                                   |                1 |              4 |
|  clk_IBUF_BUFG                |                                                                                           | VexRiscv/IBusCachedPlugin_cache/sel_storage[3]_i_2_0[0]                                   |                2 |              4 |
|  clk_IBUF_BUFG                | VexRiscv/IBusCachedPlugin_cache/sel_storage[3]_i_2_1[0]                                   | int_rst                                                                                   |                1 |              4 |
|  clk_IBUF_BUFG                | VexRiscv/IBusCachedPlugin_cache/sel_storage[3]_i_2_2[0]                                   | int_rst                                                                                   |                1 |              4 |
|  clk_IBUF_BUFG                | uart_tx_fifo_consume[1]_i_1_n_0                                                           | int_rst                                                                                   |                1 |              4 |
|  clk_IBUF_BUFG                | rx_tick                                                                                   | rx_phase[31]_i_1_n_0                                                                      |                1 |              4 |
|  clk_IBUF_BUFG                | VexRiscv/IBusCachedPlugin_cache/sel_storage_reg[0][0]                                     | int_rst                                                                                   |                1 |              4 |
|  clk_IBUF_BUFG                | VexRiscv/IBusCachedPlugin_cache/sel_storage_reg[0]_0[0]                                   | int_rst                                                                                   |                1 |              4 |
|  clk_IBUF_BUFG                | tx_tick                                                                                   | tx_phase[31]_i_1_n_0                                                                      |                1 |              4 |
|  clk_IBUF_BUFG                | VexRiscv/IBusCachedPlugin_cache/sel_storage_reg[2]_0[0]                                   | int_rst                                                                                   |                1 |              4 |
|  clk_IBUF_BUFG                |                                                                                           | VexRiscv/IBusCachedPlugin_cache/dataCache_1_io_mem_cmd_s2mPipe_rData_address_reg[15]_3    |                2 |              4 |
|  clk_IBUF_BUFG                | VexRiscv/dataCache_1/when_CsrPlugin_l922_1                                                | VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen_reg[23]_0                   |                2 |              4 |
|  clk_IBUF_BUFG                | uart_rx_fifo_wrport_we__0                                                                 | int_rst                                                                                   |                1 |              4 |
|  clk_IBUF_BUFG                |                                                                                           | VexRiscv/IBusCachedPlugin_cache/dataCache_1_io_mem_cmd_s2mPipe_rData_address_reg[15]_2    |                1 |              4 |
|  clk_IBUF_BUFG                |                                                                                           | VexRiscv/IBusCachedPlugin_cache/dataCache_1_io_mem_cmd_s2mPipe_rData_address_reg[15]_4[0] |                2 |              4 |
|  clk_IBUF_BUFG                | uart_rx_fifo_consume[1]_i_1_n_0                                                           | int_rst                                                                                   |                1 |              4 |
|  clk_IBUF_BUFG                | VexRiscv/IBusCachedPlugin_cache/uart_tx_fifo_level0_reg[4]                                | int_rst                                                                                   |                1 |              4 |
|  clk_IBUF_BUFG                | uart_rx_fifo_level0[4]_i_1_n_0                                                            | int_rst                                                                                   |                1 |              5 |
|  clk_IBUF_BUFG                | VexRiscv/IBusCachedPlugin_cache/when_CsrPlugin_l1032                                      |                                                                                           |                2 |              5 |
|  clk_IBUF_BUFG                | VexRiscv/IBusCachedPlugin_cache/uart_tx_fifo_level0_reg[1][0]                             | int_rst                                                                                   |                2 |              5 |
|  clk_IBUF_BUFG                | ce                                                                                        | int_rst                                                                                   |                2 |              6 |
|  clk_IBUF_BUFG                |                                                                                           | VexRiscv/dataCache_1/SR[0]                                                                |                2 |              6 |
|  clk_IBUF_BUFG                | tx_data1_in0                                                                              |                                                                                           |                1 |              7 |
|  clk_IBUF_BUFG                |                                                                                           | counter[14]_i_1_n_0                                                                       |                3 |              7 |
|  clk_IBUF_BUFG                | VexRiscv/dataCache_1/stageB_flusher_counter[7]_i_2_n_0                                    | VexRiscv/dataCache_1/stageB_flusher_counter[7]_i_1_n_0                                    |                3 |              8 |
|  clk_IBUF_BUFG                |                                                                                           | VexRiscv/IBusCachedPlugin_cache/dataCache_1_io_mem_cmd_s2mPipe_rData_address_reg[15]      |                3 |              8 |
|  clk_IBUF_BUFG                | uart_tx_fifo_syncfifo_re                                                                  |                                                                                           |                2 |              8 |
|  clk_IBUF_BUFG                | rx_data_rs232phyrx_next_value_ce1                                                         |                                                                                           |                2 |              8 |
|  clk_IBUF_BUFG                | VexRiscv/IBusCachedPlugin_cache/dataCache_1_io_mem_cmd_s2mPipe_rData_address_reg[15]_1[0] | int_rst                                                                                   |                3 |              8 |
|  clk_IBUF_BUFG                | VexRiscv/IBusCachedPlugin_cache/when_InstructionCache_l338                                | VexRiscv/IBusCachedPlugin_cache/when_InstructionCache_l351                                |                2 |              8 |
|  clk_IBUF_BUFG                | uart_rx_fifo_syncfifo_re                                                                  |                                                                                           |                2 |              8 |
|  clk_IBUF_BUFG                |                                                                                           | VexRiscv/IBusCachedPlugin_cache/dataCache_1_io_mem_cmd_s2mPipe_rData_address_reg[15]_5[0] |                3 |              9 |
|  clk_IBUF_BUFG                |                                                                                           | VexRiscv/IBusCachedPlugin_cache/lineLoader_address_reg[12]_0[0]                           |                4 |              9 |
|  ultrasonido_1/freq1/clk_1MHz | ultrasonido_1/distance[8]_i_1__0_n_0                                                      |                                                                                           |                4 |             10 |
|  ultrasonido/freq1/clk_1MHz   | ultrasonido/distance[8]_i_1_n_0                                                           |                                                                                           |                4 |             10 |
|  clk_IBUF_BUFG                | uart_rx_fifo_wrport_we__0                                                                 |                                                                                           |                2 |             16 |
|  clk_IBUF_BUFG                | VexRiscv/IBusCachedPlugin_cache/uart_tx_fifo_level0_reg[4]                                |                                                                                           |                2 |             16 |
|  ultrasonido/freq1/clk_1MHz   | ultrasonido/FSM_sequential_status[1]_i_1_n_0                                              |                                                                                           |               11 |             17 |
|  ultrasonido_1/freq1/clk_1MHz | ultrasonido_1/FSM_sequential_status[1]_i_1__0_n_0                                         |                                                                                           |               11 |             17 |
|  clk_IBUF_BUFG                | VexRiscv/IBusCachedPlugin_cache/count_reg_1_sn_1                                          | VexRiscv/IBusCachedPlugin_cache/int_rst_reg                                               |                5 |             20 |
|  clk_IBUF_BUFG                |                                                                                           | VexRiscv/dataCache_1/reset0                                                               |               14 |             24 |
|  clk_IBUF_BUFG                | VexRiscv/IBusCachedPlugin_cache/lineLoader_address[31]_i_1_n_0                            |                                                                                           |                8 |             27 |
|  clk_IBUF_BUFG                |                                                                                           | parlante/contador_reg[0]_i_1_n_2                                                          |                8 |             29 |
|  clk_IBUF_BUFG                |                                                                                           | ultrasonido_1/freq1/clear                                                                 |                8 |             29 |
|  clk_IBUF_BUFG                | VexRiscv/IBusCachedPlugin_cache/E[0]                                                      | int_rst                                                                                   |                7 |             29 |
|  clk_IBUF_BUFG                |                                                                                           | VexRiscv/IBusCachedPlugin_cache/SR[0]                                                     |                8 |             29 |
|  clk_IBUF_BUFG                |                                                                                           | ultrasonido/freq1/clear                                                                   |                8 |             29 |
|  clk_IBUF_BUFG                | VexRiscv/dataCache_1/execute_CsrPlugin_csr_773_reg[0]                                     |                                                                                           |                7 |             30 |
|  clk_IBUF_BUFG                | VexRiscv/dataCache_1/E[0]                                                                 |                                                                                           |                8 |             30 |
|  clk_IBUF_BUFG                | VexRiscv/IBusCachedPlugin_cache/IBusCachedPlugin_fetchPc_booted_reg                       | VexRiscv/dataCache_1/reset0                                                               |               12 |             30 |
|  clk_IBUF_BUFG                | VexRiscv/dataCache_1/stageB_mmuRsp_isIoAccess_i_1_n_0                                     |                                                                                           |                7 |             30 |
|  clk_IBUF_BUFG                | VexRiscv/IBusCachedPlugin_cache/csrbank6_b_period0_re                                     | VexRiscv/IBusCachedPlugin_cache/basesoc_state_reg_17                                      |                9 |             32 |
|  clk_IBUF_BUFG                |                                                                                           | VexRiscv/IBusCachedPlugin_cache/ledRGB_2_r_period_storage[31]_i_3_0[0]                    |               22 |             32 |
|  clk_IBUF_BUFG                | VexRiscv/IBusCachedPlugin_cache/timer_pending_re_i_2_2[0]                                 | int_rst                                                                                   |                9 |             32 |
|  clk_IBUF_BUFG                |                                                                                           | VexRiscv/IBusCachedPlugin_cache/ledRGB_1_r_period_storage[31]_i_3_0[0]                    |               17 |             32 |
|  clk_IBUF_BUFG                | VexRiscv/IBusCachedPlugin_cache/csrbank7_r_period0_re                                     | VexRiscv/IBusCachedPlugin_cache/basesoc_state_reg_7                                       |               11 |             32 |
|  clk_IBUF_BUFG                |                                                                                           | tx_phase[31]_i_1_n_0                                                                      |                8 |             32 |
|  clk_IBUF_BUFG                |                                                                                           | ledRGB_1_b_counter[0]_i_1_n_0                                                             |                8 |             32 |
|  clk_IBUF_BUFG                | timer_update_value_re                                                                     | int_rst                                                                                   |               11 |             32 |
|  clk_IBUF_BUFG                | VexRiscv/IBusCachedPlugin_cache/interface4_bank_bus_dat_r[31]_i_1_0[0]                    | int_rst                                                                                   |               11 |             32 |
|  clk_IBUF_BUFG                | VexRiscv/IBusCachedPlugin_cache/csrbank6_g_width0_re                                      | VexRiscv/IBusCachedPlugin_cache/basesoc_state_reg_12                                      |               10 |             32 |
|  clk_IBUF_BUFG                | VexRiscv/IBusCachedPlugin_cache/csrbank7_b_period0_re                                     | VexRiscv/IBusCachedPlugin_cache/basesoc_state_reg_16                                      |               11 |             32 |
|  clk_IBUF_BUFG                | VexRiscv/IBusCachedPlugin_cache/csrbank7_r_width0_re                                      | VexRiscv/IBusCachedPlugin_cache/basesoc_state_reg_8                                       |               10 |             32 |
|  clk_IBUF_BUFG                |                                                                                           | ledRGB_2_r_counter[0]_i_1_n_0                                                             |                8 |             32 |
|  clk_IBUF_BUFG                |                                                                                           | VexRiscv/IBusCachedPlugin_cache/timer_pending_re_i_2_0[0]                                 |               10 |             32 |
|  clk_IBUF_BUFG                |                                                                                           | ledRGB_1_g_counter[0]_i_1_n_0                                                             |                8 |             32 |
|  clk_IBUF_BUFG                |                                                                                           | ledRGB_1_r_counter[0]_i_1_n_0                                                             |                8 |             32 |
|  clk_IBUF_BUFG                |                                                                                           | ledRGB_2_g_counter[0]_i_1_n_0                                                             |                8 |             32 |
|  clk_IBUF_BUFG                |                                                                                           | rx_phase[31]_i_1_n_0                                                                      |                8 |             32 |
|  clk_IBUF_BUFG                | VexRiscv/CsrPlugin_hadException                                                           |                                                                                           |               12 |             32 |
|  clk_IBUF_BUFG                | bus_errors                                                                                | int_rst                                                                                   |                8 |             32 |
|  clk_IBUF_BUFG                | VexRiscv/memory_DivPlugin_rs1[31]                                                         | VexRiscv/dataCache_1/memory_DivPlugin_div_counter_willClear                               |                6 |             32 |
|  clk_IBUF_BUFG                | VexRiscv/IBusCachedPlugin_cache/csrbank6_r_period0_re                                     | VexRiscv/IBusCachedPlugin_cache/basesoc_state_reg_13                                      |               13 |             32 |
|  clk_IBUF_BUFG                | VexRiscv/IBusCachedPlugin_cache/csrbank6_r_width0_re                                      | VexRiscv/IBusCachedPlugin_cache/basesoc_state_reg_14                                      |               12 |             32 |
|  clk_IBUF_BUFG                | VexRiscv/IBusCachedPlugin_cache/csrbank6_b_width0_re                                      | VexRiscv/IBusCachedPlugin_cache/basesoc_state_reg_10                                      |                7 |             32 |
|  clk_IBUF_BUFG                | VexRiscv/IBusCachedPlugin_cache/csrbank6_g_period0_re                                     | VexRiscv/IBusCachedPlugin_cache/basesoc_state_reg_11                                      |               11 |             32 |
|  clk_IBUF_BUFG                | VexRiscv/IBusCachedPlugin_cache/csrbank7_g_width0_re                                      | VexRiscv/IBusCachedPlugin_cache/basesoc_state_reg_6                                       |               11 |             32 |
|  clk_IBUF_BUFG                | VexRiscv/IBusCachedPlugin_cache/csrbank7_g_period0_re                                     | VexRiscv/IBusCachedPlugin_cache/basesoc_state_reg_5                                       |               12 |             32 |
|  clk_IBUF_BUFG                | VexRiscv/IBusCachedPlugin_cache/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr      |                                                                                           |               23 |             32 |
|  clk_IBUF_BUFG                | VexRiscv/dataCache_1/memory_DivPlugin_div_done_reg_1[0]                                   |                                                                                           |                8 |             32 |
|  clk_IBUF_BUFG                | VexRiscv/dataCache_1/execute_arbitration_isValid_reg_1[0]                                 |                                                                                           |               23 |             32 |
|  clk_IBUF_BUFG                | VexRiscv/dataCache_1/execute_CsrPlugin_csr_3008_reg[0]                                    | VexRiscv/dataCache_1/reset0                                                               |               16 |             32 |
|  clk_IBUF_BUFG                | VexRiscv/IBusCachedPlugin_cache/csrbank7_b_width0_re                                      | VexRiscv/IBusCachedPlugin_cache/basesoc_state_reg_4                                       |                8 |             32 |
|  clk_IBUF_BUFG                | VexRiscv/memory_DivPlugin_div_result                                                      |                                                                                           |                8 |             32 |
|  clk_IBUF_BUFG                | VexRiscv/IBusCachedPlugin_cache/timer_pending_re_i_2_1[0]                                 | int_rst                                                                                   |                7 |             32 |
|  clk_IBUF_BUFG                |                                                                                           | VexRiscv/IBusCachedPlugin_cache/dataCache_1_io_mem_cmd_s2mPipe_rData_address_reg[15]_0    |                9 |             32 |
|  clk_IBUF_BUFG                |                                                                                           | ledRGB_2_b_counter[0]_i_1_n_0                                                             |                8 |             32 |
|  clk_IBUF_BUFG                | VexRiscv/IBusCachedPlugin_cache/banks_0_reg_i_1_n_0                                       |                                                                                           |               20 |             64 |
|  clk_IBUF_BUFG                | VexRiscv/dataCache_1_io_mem_cmd_ready                                                     |                                                                                           |               20 |             70 |
|  clk_IBUF_BUFG                | VexRiscv/dataCache_1_io_mem_cmd_s2mPipe_ready                                             |                                                                                           |               19 |             70 |
|  clk_IBUF_BUFG                |                                                                                           | int_rst                                                                                   |               40 |             89 |
|  clk_IBUF_BUFG                | VexRiscv/dataCache_1/when_CsrPlugin_l922_3                                                |                                                                                           |               50 |            140 |
|  clk_IBUF_BUFG                | VexRiscv/dataCache_1/when_CsrPlugin_l922_1                                                |                                                                                           |               72 |            158 |
|  clk_IBUF_BUFG                |                                                                                           |                                                                                           |               94 |            186 |
|  clk_IBUF_BUFG                | VexRiscv/dataCache_1/memory_DivPlugin_div_counter_willClear                               |                                                                                           |               85 |            216 |
+-------------------------------+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+------------------+----------------+


