--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 4
-n 3 -fastpaths -xml SignExtender.twx SignExtender.ncd -o SignExtender.twr
SignExtender.pcf

Design file:              SignExtender.ncd
Physical constraint file: SignExtender.pcf
Device,package,speed:     xc3s500e,fg320,-4 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
in<0>          |out<0>         |    4.837|
in<1>          |out<1>         |    4.837|
in<2>          |out<2>         |    4.837|
in<3>          |out<3>         |    4.853|
in<4>          |out<4>         |    4.862|
in<5>          |out<5>         |    4.837|
in<6>          |out<6>         |    5.426|
in<7>          |out<7>         |    4.818|
in<8>          |out<8>         |    4.862|
in<9>          |out<9>         |    5.429|
in<10>         |out<10>        |    4.835|
in<11>         |out<11>        |    4.837|
in<12>         |out<12>        |    4.882|
in<12>         |out<13>        |    6.000|
in<12>         |out<14>        |    5.714|
in<12>         |out<15>        |    5.989|
---------------+---------------+---------+


Analysis completed Mon Oct 23 00:47:36 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 179 MB



