// Copyright (C) 2020  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and any partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details, at
// https://fpgasoftware.intel.com/eula.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition"

// DATE "10/27/2024 16:52:05"

// 
// Device: Altera EP4CE115F29C7 Package FBGA780
// 

// 
// This Verilog file should be used for ModelSim-Altera (SystemVerilog) only
// 

`timescale 1 ps/ 1 ps

module XM23 (
	altera_reserved_tms,
	altera_reserved_tck,
	altera_reserved_tdi,
	altera_reserved_tdo,
	clk_in,
	reset,
	led);
input 	altera_reserved_tms;
input 	altera_reserved_tck;
input 	altera_reserved_tdi;
output 	altera_reserved_tdo;
input 	reg clk_in ;
input 	reg reset ;
output 	reg led ;

// Design Ports Information
// led	=>  Location: PIN_H17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clk_in	=>  Location: PIN_J1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reset	=>  Location: PIN_Y2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// altera_reserved_tms	=>  Location: PIN_P8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// altera_reserved_tck	=>  Location: PIN_P5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// altera_reserved_tdi	=>  Location: PIN_P7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// altera_reserved_tdo	=>  Location: PIN_P6,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
// synopsys translate_off
initial $sdf_annotate("XM23_7_1200mv_0c_v_slow.sdo");
// synopsys translate_on

wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~q ;
wire \auto_hub|~GND~combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~_wirecell_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0]~_wirecell_combout ;
wire \~ALTERA_ASDO_DATA1~~ibuf_o ;
wire \~ALTERA_ASDO_DATA1~~padout ;
wire \~ALTERA_FLASH_nCE_nCSO~~ibuf_o ;
wire \~ALTERA_FLASH_nCE_nCSO~~padout ;
wire \~ALTERA_DCLK~~padout ;
wire \~ALTERA_DATA0~~ibuf_o ;
wire \~ALTERA_DATA0~~padout ;
wire \~ALTERA_nCEO~~padout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~feeder_combout ;
wire \~ALTERA_DCLK~~obuf_o ;
wire \~ALTERA_nCEO~~obuf_o ;
wire \clk_in~input_o ;
wire \clk_in~inputclkctrl_outclk ;
wire \led~0_combout ;
wire \reset~input_o ;
wire \reset~inputclkctrl_outclk ;
wire \Add0~0_combout ;
wire \Add0~1 ;
wire \Add0~2_combout ;
wire \counter~0_combout ;
wire \Add0~3 ;
wire \Add0~4_combout ;
wire \Add0~5 ;
wire \Add0~6_combout ;
wire \Equal0~8_combout ;
wire \Add0~7 ;
wire \Add0~8_combout ;
wire \Add0~9 ;
wire \Add0~10_combout ;
wire \Add0~11 ;
wire \Add0~12_combout ;
wire \Add0~13 ;
wire \Add0~14_combout ;
wire \Equal0~7_combout ;
wire \Equal0~9_combout ;
wire \Add0~15 ;
wire \Add0~16_combout ;
wire \Add0~17 ;
wire \Add0~18_combout ;
wire \Add0~19 ;
wire \Add0~20_combout ;
wire \Add0~21 ;
wire \Add0~22_combout ;
wire \Add0~23 ;
wire \Add0~24_combout ;
wire \Add0~25 ;
wire \Add0~26_combout ;
wire \Add0~27 ;
wire \Add0~28_combout ;
wire \Add0~29 ;
wire \Add0~30_combout ;
wire \Add0~31 ;
wire \Add0~32_combout ;
wire \Add0~33 ;
wire \Add0~34_combout ;
wire \Add0~35 ;
wire \Add0~36_combout ;
wire \Add0~37 ;
wire \Add0~38_combout ;
wire \Add0~39 ;
wire \Add0~40_combout ;
wire \Add0~41 ;
wire \Add0~42_combout ;
wire \Add0~43 ;
wire \Add0~44_combout ;
wire \Add0~45 ;
wire \Add0~46_combout ;
wire \Equal0~2_combout ;
wire \Add0~47 ;
wire \Add0~48_combout ;
wire \Add0~49 ;
wire \Add0~50_combout ;
wire \Add0~51 ;
wire \Add0~52_combout ;
wire \Add0~53 ;
wire \Add0~54_combout ;
wire \Equal0~1_combout ;
wire \Equal0~3_combout ;
wire \Add0~55 ;
wire \Add0~56_combout ;
wire \Add0~57 ;
wire \Add0~58_combout ;
wire \Add0~59 ;
wire \Add0~60_combout ;
wire \Add0~61 ;
wire \Add0~62_combout ;
wire \Equal0~0_combout ;
wire \Equal0~4_combout ;
wire \Equal0~6_combout ;
wire \Equal0~5_combout ;
wire \Equal0~10_combout ;
wire \led~reg0_q ;
wire \altera_reserved_tms~input_o ;
wire \altera_reserved_tck~input_o ;
wire \altera_reserved_tdi~input_o ;
wire \altera_internal_jtag~TCKUTAP ;
wire \altera_internal_jtag~TCKUTAPclkctrl_outclk ;
wire \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~15_combout ;
wire \altera_internal_jtag~TMSUTAP ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~12_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~13_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~9_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~10_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~11_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~4_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~5_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~6_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~7_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~3_combout ;
wire \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~20 ;
wire \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~21_combout ;
wire \altera_internal_jtag~TDIUTAP ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~5_combout ;
wire \~GND~combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal1~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg~q ;
wire \pram|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0]~feeder_combout ;
wire \pram|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]~6_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]~7_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~6_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~7_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~8_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~9_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ;
wire \pram|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~3_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~3_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~4_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~5_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg_proc~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~3_combout ;
wire \pram|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~q ;
wire \pram|altsyncram_component|auto_generated|mgl_prim2|sdr~0_combout ;
wire \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~0_combout ;
wire \pram|altsyncram_component|auto_generated|mgl_prim2|Add1~0_combout ;
wire \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~2_combout ;
wire \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~6_combout ;
wire \pram|altsyncram_component|auto_generated|mgl_prim2|Add1~1 ;
wire \pram|altsyncram_component|auto_generated|mgl_prim2|Add1~2_combout ;
wire \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~1_combout ;
wire \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~3_combout ;
wire \pram|altsyncram_component|auto_generated|mgl_prim2|Add1~3 ;
wire \pram|altsyncram_component|auto_generated|mgl_prim2|Add1~4_combout ;
wire \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~5_combout ;
wire \pram|altsyncram_component|auto_generated|mgl_prim2|Add1~5 ;
wire \pram|altsyncram_component|auto_generated|mgl_prim2|Add1~6_combout ;
wire \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3]~4_combout ;
wire \pram|altsyncram_component|auto_generated|mgl_prim2|Add1~7 ;
wire \pram|altsyncram_component|auto_generated|mgl_prim2|Add1~8_combout ;
wire \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~7_combout ;
wire \pram|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout ;
wire \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~17_combout ;
wire \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~18_combout ;
wire \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~22 ;
wire \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~23_combout ;
wire \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~24 ;
wire \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~25_combout ;
wire \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~26 ;
wire \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~27_combout ;
wire \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~28 ;
wire \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~29_combout ;
wire \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~30 ;
wire \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~31_combout ;
wire \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~32 ;
wire \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~33_combout ;
wire \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~34 ;
wire \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~35_combout ;
wire \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~36 ;
wire \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[10]~37_combout ;
wire \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[10]~38 ;
wire \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[11]~39_combout ;
wire \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[11]~40 ;
wire \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[12]~41_combout ;
wire \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[12]~42 ;
wire \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[13]~43_combout ;
wire \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[13]~44 ;
wire \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[14]~45_combout ;
wire \pram|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3]~feeder_combout ;
wire \pram|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[5]~feeder_combout ;
wire \pram|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[6]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~13_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~12_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~11_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~10_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]~q ;
wire \pram|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0_combout ;
wire \pram|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ;
wire \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~16 ;
wire \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~19_combout ;
wire \pram|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~4_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~3_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~4_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~3_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~11_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~17 ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~18_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~23_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~19 ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4]~20_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~13_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~22_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~12 ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~14_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~15 ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~16_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~6_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~9_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~10_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~11_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0]~12_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~8_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~7_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~4_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~5_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~5_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~6_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~7_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~10 ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~11_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~16_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~12 ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~13_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~14 ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~17_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~15_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~19_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~8 ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~9_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~7_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~8_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~5_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~4_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~6_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~13_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~14_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[1]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~11_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~12_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[2]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~9_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~10_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[3]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]~3_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~combout ;
wire \pram|altsyncram_component|auto_generated|altsyncram1|address_reg_b[0]~feeder_combout ;
wire \pram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode874w[2]~0_combout ;
wire \clk~0_combout ;
wire \clk~q ;
wire \clk~clkctrl_outclk ;
wire \pram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode858w[2]~0_combout ;
wire \controller|Add2~1 ;
wire \controller|Add2~3 ;
wire \controller|Add2~4_combout ;
wire \pram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode866w[2]~0_combout ;
wire \pram|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode906w[2]~1_combout ;
wire \controller|Add2~5 ;
wire \controller|Add2~7 ;
wire \controller|Add2~9 ;
wire \controller|Add2~10_combout ;
wire \controller|Add2~11 ;
wire \controller|Add2~12_combout ;
wire \controller|LBPC2[7]~feeder_combout ;
wire \controller|Add2~13 ;
wire \controller|Add2~14_combout ;
wire \pram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode845w[2]~0_combout ;
wire \controller|Add2~15 ;
wire \controller|Add2~17 ;
wire \controller|Add2~19 ;
wire \controller|Add2~21 ;
wire \controller|Add2~22_combout ;
wire \pram|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ;
wire \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a59~PORTBDATAOUT0 ;
wire \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a11~PORTBDATAOUT0 ;
wire \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a43~PORTBDATAOUT0 ;
wire \pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[11]~22_combout ;
wire \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a27~PORTBDATAOUT0 ;
wire \pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[11]~23_combout ;
wire \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a12~PORTBDATAOUT0 ;
wire \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a28~PORTBDATAOUT0 ;
wire \pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[12]~18_combout ;
wire \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a44~PORTBDATAOUT0 ;
wire \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a60~PORTBDATAOUT0 ;
wire \pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[12]~19_combout ;
wire \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a61~PORTBDATAOUT0 ;
wire \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a45~PORTBDATAOUT0 ;
wire \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a13~PORTBDATAOUT0 ;
wire \pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[13]~20_combout ;
wire \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a29~PORTBDATAOUT0 ;
wire \pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[13]~21_combout ;
wire \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a62~PORTBDATAOUT0 ;
wire \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a46~PORTBDATAOUT0 ;
wire \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a14~PORTBDATAOUT0 ;
wire \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a30~PORTBDATAOUT0 ;
wire \pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[14]~8_combout ;
wire \pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[14]~9_combout ;
wire \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a63~PORTBDATAOUT0 ;
wire \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a31~PORTBDATAOUT0 ;
wire \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a15~PORTBDATAOUT0 ;
wire \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a47~PORTBDATAOUT0 ;
wire \pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[15]~10_combout ;
wire \pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[15]~11_combout ;
wire \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6_combout ;
wire \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1]~1_combout ;
wire \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5_combout ;
wire \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~11_combout ;
wire \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~10_combout ;
wire \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~12_combout ;
wire \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a27~portadataout ;
wire \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a43~portadataout ;
wire \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a11~portadataout ;
wire \pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[11]~22_combout ;
wire \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a59~portadataout ;
wire \pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[11]~23_combout ;
wire \controller|Add0~1 ;
wire \controller|Add0~3 ;
wire \controller|Add0~5 ;
wire \controller|Add0~7 ;
wire \controller|Add0~9 ;
wire \controller|Add0~11 ;
wire \controller|Add0~13 ;
wire \controller|Add0~15 ;
wire \controller|Add0~17 ;
wire \controller|Add0~19 ;
wire \controller|Add0~21 ;
wire \controller|Add0~22_combout ;
wire \controller|PC_next[1]~16 ;
wire \controller|PC_next[2]~18 ;
wire \controller|PC_next[3]~20 ;
wire \controller|PC_next[4]~22 ;
wire \controller|PC_next[5]~24 ;
wire \controller|PC_next[6]~26 ;
wire \controller|PC_next[7]~28 ;
wire \controller|PC_next[8]~30 ;
wire \controller|PC_next[9]~32 ;
wire \controller|PC_next[10]~34 ;
wire \controller|PC_next[11]~36 ;
wire \controller|PC_next[12]~37_combout ;
wire \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a30~portadataout ;
wire \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a14~portadataout ;
wire \pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[14]~0_combout ;
wire \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a62~portadataout ;
wire \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a46~portadataout ;
wire \pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[14]~1_combout ;
wire \controller|Equal0~0_combout ;
wire \pcounter|true_PC~13_combout ;
wire \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a61~portadataout ;
wire \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a45~portadataout ;
wire \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a13~portadataout ;
wire \pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[13]~20_combout ;
wire \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a29~portadataout ;
wire \pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[13]~21_combout ;
wire \decode|Equal9~0_combout ;
wire \decode|RC~7_combout ;
wire \decode|Equal17~0_combout ;
wire \decode|Equal9~1_combout ;
wire \decode|Equal10~0_combout ;
wire \decode|RC~4_combout ;
wire \decode|RC~5_combout ;
wire \decode|RC~8_combout ;
wire \decode|Decoder1~6_combout ;
wire \decode|Equal9~2_combout ;
wire \decode|Equal31~0_combout ;
wire \decode|Equal20~0_combout ;
wire \decode|Equal33~0_combout ;
wire \decode|D~8_combout ;
wire \decode|Equal21~0_combout ;
wire \decode|Equal21~1_combout ;
wire \decode|D~14_combout ;
wire \decode|Equal23~0_combout ;
wire \decode|Equal23~2_combout ;
wire \decode|Equal23~3_combout ;
wire \decode|Equal22~0_combout ;
wire \decode|Equal22~1_combout ;
wire \decode|Equal22~2_combout ;
wire \decode|Equal22~3_combout ;
wire \decode|Equal23~1_combout ;
wire \decode|Equal26~0_combout ;
wire \decode|D~6_combout ;
wire \decode|D~7_combout ;
wire \decode|async_set~3_combout ;
wire \decode|async_dep~17_combout ;
wire \decode|Equal22~4_combout ;
wire \decode|async_dep~18_combout ;
wire \decode|async_set[1]~7_combout ;
wire \decode|D~13_combout ;
wire \decode|async_set[0]~12_combout ;
wire \decode|Equal22~5_combout ;
wire \decode|async_set[1]~2_combout ;
wire \decode|async_set[0]~11_combout ;
wire \controller|stage_3_dep~12_combout ;
wire \controller|stall[0]~10_combout ;
wire \decode|Equal14~0_combout ;
wire \decode|Decoder1~3_combout ;
wire \decode|async_dep~12_combout ;
wire \decode|async_dep~4_combout ;
wire \decode|async_dep~5_combout ;
wire \decode|D~9_combout ;
wire \decode|async_dep~6_combout ;
wire \decode|async_dep~1_combout ;
wire \decode|async_dep~0_combout ;
wire \decode|async_dep~11_combout ;
wire \decode|async_set[1]~13_combout ;
wire \decode|async_set[1]~5_combout ;
wire \decode|Equal1~0_combout ;
wire \decode|async_set[1]~4_combout ;
wire \decode|async_set[1]~6_combout ;
wire \decode|async_set[5]~8_combout ;
wire \decode|async_set[1]~9_combout ;
wire \decode|async_set[5]~10_combout ;
wire \controller|stage_3_dep~6_combout ;
wire \controller|stage_3_dep~7_combout ;
wire \controller|stall[4]~6_combout ;
wire \controller|stall[4]~7_combout ;
wire \decode|Decoder1~2_combout ;
wire \decode|Decoder0~2_combout ;
wire \decode|async_dep~10_combout ;
wire \controller|stage_3_dep~4_combout ;
wire \controller|stage_3_dep~5_combout ;
wire \controller|stall[3]~4_combout ;
wire \decode|async_dep~9_combout ;
wire \controller|stall[3]~5_combout ;
wire \decode|Decoder1~0_combout ;
wire \decode|Decoder0~0_combout ;
wire \controller|stage_3_dep~0_combout ;
wire \controller|stage_3_dep~1_combout ;
wire \controller|stall[1]~0_combout ;
wire \decode|async_dep~3_combout ;
wire \decode|async_dep~2_combout ;
wire \controller|stall[1]~1_combout ;
wire \decode|Decoder0~1_combout ;
wire \decode|Decoder1~1_combout ;
wire \decode|async_dep~8_combout ;
wire \decode|async_dep~7_combout ;
wire \controller|stage_3_dep~2_combout ;
wire \controller|stage_3_dep~3_combout ;
wire \controller|stall[2]~2_combout ;
wire \controller|stall[2]~3_combout ;
wire \pipeline|WideOr0~0_combout ;
wire \decode|Decoder0~5_combout ;
wire \decode|Decoder1~7_combout ;
wire \decode|async_dep~20_combout ;
wire \decode|async_dep~19_combout ;
wire \controller|stage_3_dep~13_combout ;
wire \controller|stage_3_dep~14_combout ;
wire \controller|stall[7]~11_combout ;
wire \controller|stall[7]~12_combout ;
wire \decode|Decoder0~3_combout ;
wire \decode|Decoder1~4_combout ;
wire \decode|async_dep~13_combout ;
wire \decode|async_dep~16_combout ;
wire \controller|stall[5]~13_combout ;
wire \controller|stage_3_dep~8_combout ;
wire \controller|stage_3_dep~9_combout ;
wire \controller|stall[5]~8_combout ;
wire \pipeline|WideOr0~2_combout ;
wire \decode|Decoder0~4_combout ;
wire \decode|Decoder1~5_combout ;
wire \decode|async_dep~15_combout ;
wire \decode|async_dep~14_combout ;
wire \controller|stall[6]~14_combout ;
wire \controller|stage_3_dep~10_combout ;
wire \controller|stage_3_dep~11_combout ;
wire \controller|stall[6]~9_combout ;
wire \pipeline|WideOr0~1_combout ;
wire \pipeline|WideOr0~3_combout ;
wire \pipeline|WideOr0~4_combout ;
wire \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a10~PORTBDATAOUT0 ;
wire \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a26~PORTBDATAOUT0 ;
wire \pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[10]~24_combout ;
wire \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a58~PORTBDATAOUT0 ;
wire \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a42~PORTBDATAOUT0 ;
wire \pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[10]~25_combout ;
wire \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~13_combout ;
wire \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a42~portadataout ;
wire \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a58~portadataout ;
wire \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a10~portadataout ;
wire \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a26~portadataout ;
wire \pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[10]~24_combout ;
wire \pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[10]~25_combout ;
wire \controller|Add0~20_combout ;
wire \controller|PC_next[11]~35_combout ;
wire \controller|Add2~20_combout ;
wire \pcounter|true_PC~12_combout ;
wire \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a41~PORTBDATAOUT0 ;
wire \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a9~PORTBDATAOUT0 ;
wire \pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[9]~26_combout ;
wire \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a57~PORTBDATAOUT0 ;
wire \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a25~PORTBDATAOUT0 ;
wire \pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[9]~27_combout ;
wire \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~14_combout ;
wire \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a9~portadataout ;
wire \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a41~portadataout ;
wire \pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[9]~26_combout ;
wire \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a25~portadataout ;
wire \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a57~portadataout ;
wire \pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[9]~27_combout ;
wire \controller|Add0~18_combout ;
wire \controller|PC_next[10]~33_combout ;
wire \controller|Add2~18_combout ;
wire \controller|LBPC2[10]~feeder_combout ;
wire \pcounter|true_PC~11_combout ;
wire \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a40~PORTBDATAOUT0 ;
wire \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a56~PORTBDATAOUT0 ;
wire \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a8~PORTBDATAOUT0 ;
wire \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a24~PORTBDATAOUT0 ;
wire \pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[8]~16_combout ;
wire \pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[8]~17_combout ;
wire \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~9_combout ;
wire \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a56~portadataout ;
wire \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a40~portadataout ;
wire \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a8~portadataout ;
wire \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a24~portadataout ;
wire \pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[8]~16_combout ;
wire \pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[8]~17_combout ;
wire \controller|Add0~16_combout ;
wire \controller|PC_next[9]~31_combout ;
wire \controller|Add2~16_combout ;
wire \controller|LBPC2[9]~feeder_combout ;
wire \pcounter|true_PC~10_combout ;
wire \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a7~PORTBDATAOUT0 ;
wire \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a39~PORTBDATAOUT0 ;
wire \pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[7]~28_combout ;
wire \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a23~PORTBDATAOUT0 ;
wire \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a55~PORTBDATAOUT0 ;
wire \pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[7]~29_combout ;
wire \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~15_combout ;
wire \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a23~portadataout ;
wire \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a55~portadataout ;
wire \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a39~portadataout ;
wire \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a7~portadataout ;
wire \pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[7]~28_combout ;
wire \pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[7]~29_combout ;
wire \controller|Add0~14_combout ;
wire \controller|PC_next[8]~29_combout ;
wire \pcounter|true_PC~9_combout ;
wire \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a54~PORTBDATAOUT0 ;
wire \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a6~PORTBDATAOUT0 ;
wire \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a22~PORTBDATAOUT0 ;
wire \pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[6]~30_combout ;
wire \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a38~PORTBDATAOUT0 ;
wire \pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[6]~31_combout ;
wire \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~16_combout ;
wire \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a22~portadataout ;
wire \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a6~portadataout ;
wire \pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[6]~30_combout ;
wire \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a38~portadataout ;
wire \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a54~portadataout ;
wire \pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[6]~31_combout ;
wire \controller|Add0~12_combout ;
wire \controller|PC_next[7]~27_combout ;
wire \pcounter|true_PC~8_combout ;
wire \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a37~PORTBDATAOUT0 ;
wire \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a53~PORTBDATAOUT0 ;
wire \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a5~PORTBDATAOUT0 ;
wire \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a21~PORTBDATAOUT0 ;
wire \pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[5]~12_combout ;
wire \pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[5]~13_combout ;
wire \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7_combout ;
wire \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a37~portadataout ;
wire \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a53~portadataout ;
wire \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a21~portadataout ;
wire \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a5~portadataout ;
wire \pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[5]~12_combout ;
wire \pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[5]~13_combout ;
wire \controller|Add0~10_combout ;
wire \controller|PC_next[6]~25_combout ;
wire \pcounter|true_PC~7_combout ;
wire \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a36~PORTBDATAOUT0 ;
wire \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a4~PORTBDATAOUT0 ;
wire \pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[4]~14_combout ;
wire \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a20~PORTBDATAOUT0 ;
wire \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a52~PORTBDATAOUT0 ;
wire \pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[4]~15_combout ;
wire \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8_combout ;
wire \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a20~portadataout ;
wire \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a52~portadataout ;
wire \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a4~portadataout ;
wire \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a36~portadataout ;
wire \pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[4]~14_combout ;
wire \pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[4]~15_combout ;
wire \controller|Add0~8_combout ;
wire \controller|PC_next[5]~23_combout ;
wire \controller|Add2~8_combout ;
wire \controller|LBPC2[5]~feeder_combout ;
wire \pcounter|true_PC~6_combout ;
wire \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a51~PORTBDATAOUT0 ;
wire \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a35~PORTBDATAOUT0 ;
wire \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a19~PORTBDATAOUT0 ;
wire \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a3~PORTBDATAOUT0 ;
wire \pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[3]~6_combout ;
wire \pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[3]~7_combout ;
wire \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~4_combout ;
wire \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a35~portadataout ;
wire \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a19~portadataout ;
wire \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a3~portadataout ;
wire \pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[3]~10_combout ;
wire \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a51~portadataout ;
wire \pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[3]~11_combout ;
wire \controller|Add0~6_combout ;
wire \controller|PC_next[4]~21_combout ;
wire \controller|Add2~6_combout ;
wire \pcounter|true_PC~5_combout ;
wire \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a50~PORTBDATAOUT0 ;
wire \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a34~PORTBDATAOUT0 ;
wire \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a2~PORTBDATAOUT0 ;
wire \pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[2]~4_combout ;
wire \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a18~PORTBDATAOUT0 ;
wire \pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[2]~5_combout ;
wire \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~3_combout ;
wire \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a50~portadataout ;
wire \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a18~portadataout ;
wire \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a34~portadataout ;
wire \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a2~portadataout ;
wire \pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[2]~6_combout ;
wire \pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[2]~7_combout ;
wire \controller|Add0~4_combout ;
wire \controller|PC_next[3]~19_combout ;
wire \pcounter|true_PC~4_combout ;
wire \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a33~PORTBDATAOUT0 ;
wire \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a17~PORTBDATAOUT0 ;
wire \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a1~PORTBDATAOUT0 ;
wire \pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[1]~2_combout ;
wire \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a49~PORTBDATAOUT0 ;
wire \pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[1]~3_combout ;
wire \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~2_combout ;
wire \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a49~portadataout ;
wire \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a1~portadataout ;
wire \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a17~portadataout ;
wire \pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[1]~8_combout ;
wire \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a33~portadataout ;
wire \pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[1]~9_combout ;
wire \controller|Add0~2_combout ;
wire \controller|PC_next[2]~17_combout ;
wire \controller|Add2~2_combout ;
wire \controller|LBPC2[2]~feeder_combout ;
wire \pcounter|true_PC~3_combout ;
wire \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a63~portadataout ;
wire \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a47~portadataout ;
wire \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a15~portadataout ;
wire \pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[15]~2_combout ;
wire \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a31~portadataout ;
wire \pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[15]~3_combout ;
wire \decode|Equal2~0_combout ;
wire \decode|Equal2~1_combout ;
wire \pipeline|enable_i[0][2]~q ;
wire \decode|Equal6~0_combout ;
wire \pipeline|enable_i[0][6]~q ;
wire \decode|D[2]~15_combout ;
wire \decode|D[2]~12_combout ;
wire \pipeline|D_i[0][2]~q ;
wire \pipeline|enable_i~32_combout ;
wire \pipeline|enable_i_rtl_0|auto_generated|cntr1|add_sub6_result_int[0]~1 ;
wire \pipeline|enable_i_rtl_0|auto_generated|cntr1|add_sub6_result_int[1]~2_combout ;
wire \pipeline|enable_i_rtl_0|auto_generated|cntr1|add_sub6_result_int[1]~3 ;
wire \pipeline|enable_i_rtl_0|auto_generated|cntr1|add_sub6_result_int[2]~4_combout ;
wire \pipeline|enable_i_rtl_0|auto_generated|cntr1|trigger_mux_w[1]~1_combout ;
wire \pipeline|enable_i_rtl_0|auto_generated|cntr1|add_sub6_result_int[0]~0_combout ;
wire \pipeline|enable_i_rtl_0|auto_generated|cntr1|trigger_mux_w[0]~0_combout ;
wire \pipeline|enable_i_rtl_0|auto_generated|dffe3a[0]~feeder_combout ;
wire \pipeline|enable_i_rtl_0|auto_generated|dffe3a[1]~0_combout ;
wire \pipeline|enable_i_rtl_0|auto_generated|dffe3a[1]~_wirecell_combout ;
wire \pipeline|enable_i~18_combout ;
wire \pipeline|enable_i~19_combout ;
wire \pipeline|enable_i~20_combout ;
wire \pipeline|enable_i~21_combout ;
wire \pipeline|enable_i~22_combout ;
wire \pipeline|enable_i~24_combout ;
wire \decode|Equal34~0_combout ;
wire \pipeline|enable_i~25_combout ;
wire \pipeline|enable_i~26_combout ;
wire \decode|Equal31~1_combout ;
wire \pipeline|enable_i~27_combout ;
wire \pipeline|enable_i~23_combout ;
wire \pipeline|enable_i~28_combout ;
wire \pipeline|enable_i~33_combout ;
wire \pipeline|enable_i_rtl_0|auto_generated|altsyncram4|ram_block5a10 ;
wire \pipeline|exec_result_i[0][15]~q ;
wire \pipeline|exec_result_i[1][15]~feeder_combout ;
wire \pipeline|exec_result_i[1][15]~q ;
wire \pipeline|enable_i_rtl_0|auto_generated|altsyncram4|ram_block5a0~portbdataout ;
wire \pipeline|enable_i_rtl_0|auto_generated|altsyncram4|ram_block5a1 ;
wire \decode|Equal18~0_combout ;
wire \pipeline|enable_i~14_combout ;
wire \pipeline|enable_i[0][20]~q ;
wire \pipeline|enable_i[1][20]~q ;
wire \pipeline|enable_i[2][20]~q ;
wire \pipeline|enable_i~15_combout ;
wire \pipeline|enable_i[0][19]~q ;
wire \pipeline|enable_i[1][19]~feeder_combout ;
wire \pipeline|enable_i[1][19]~q ;
wire \pipeline|enable_i[2][19]~feeder_combout ;
wire \pipeline|enable_i[2][19]~q ;
wire \pipeline|always0~2_combout ;
wire \pipeline|enable_i~17_combout ;
wire \pipeline|enable_i[0][15]~q ;
wire \pipeline|enable_i[1][15]~q ;
wire \pipeline|enable_i[2][15]~q ;
wire \pipeline|enable_i~16_combout ;
wire \pipeline|enable_i[0][16]~q ;
wire \pipeline|enable_i[1][16]~feeder_combout ;
wire \pipeline|enable_i[1][16]~q ;
wire \pipeline|enable_i[2][16]~q ;
wire \pipeline|enable_i~13_combout ;
wire \pipeline|enable_i[0][17]~q ;
wire \pipeline|enable_i[1][17]~feeder_combout ;
wire \pipeline|enable_i[1][17]~q ;
wire \pipeline|enable_i[2][17]~q ;
wire \pipeline|enable_i~12_combout ;
wire \pipeline|enable_i[0][13]~q ;
wire \pipeline|enable_i[1][13]~feeder_combout ;
wire \pipeline|enable_i[1][13]~q ;
wire \pipeline|enable_i[2][13]~q ;
wire \pipeline|always0~1_combout ;
wire \pipeline|enable_i_rtl_0|auto_generated|altsyncram4|ram_block5a3 ;
wire \pipeline|enable_i_rtl_0|auto_generated|altsyncram4|ram_block5a2 ;
wire \pipeline|enable_i_rtl_0|auto_generated|altsyncram4|ram_block5a5 ;
wire \pipeline|enable_i_rtl_0|auto_generated|altsyncram4|ram_block5a4 ;
wire \pipeline|always0~3_combout ;
wire \pipeline|enable_i~10_combout ;
wire \pipeline|enable_i[0][10]~q ;
wire \pipeline|enable_i[1][10]~q ;
wire \pipeline|enable_i[2][10]~feeder_combout ;
wire \pipeline|enable_i[2][10]~q ;
wire \pipeline|enable_i~29_combout ;
wire \pipeline|enable_i[0][11]~q ;
wire \pipeline|enable_i[1][11]~feeder_combout ;
wire \pipeline|enable_i[1][11]~q ;
wire \pipeline|enable_i[2][11]~q ;
wire \pipeline|enable_i~30_combout ;
wire \pipeline|enable_i[0][12]~q ;
wire \pipeline|enable_i[1][12]~feeder_combout ;
wire \pipeline|enable_i[1][12]~q ;
wire \pipeline|enable_i[2][12]~q ;
wire \pipeline|enable_i~11_combout ;
wire \pipeline|enable_i[0][9]~q ;
wire \pipeline|enable_i[1][9]~feeder_combout ;
wire \pipeline|enable_i[1][9]~q ;
wire \pipeline|enable_i[2][9]~feeder_combout ;
wire \pipeline|enable_i[2][9]~q ;
wire \pipeline|always0~0_combout ;
wire \pipeline|always0~4_combout ;
wire \pipeline|enable_i_rtl_0|auto_generated|altsyncram4|ram_block5a8 ;
wire \pipeline|enable_i_rtl_0|auto_generated|altsyncram4|ram_block5a6 ;
wire \pipeline|enable_i_rtl_0|auto_generated|altsyncram4|ram_block5a9 ;
wire \pipeline|enable_i_rtl_0|auto_generated|altsyncram4|ram_block5a7 ;
wire \pipeline|always0~5_combout ;
wire \pipeline|gprc_i~5_combout ;
wire \pipeline|enable_i_rtl_0|auto_generated|altsyncram4|ram_block5a12 ;
wire \pipeline|enable_i_rtl_0|auto_generated|altsyncram4|ram_block5a11 ;
wire \pipeline|gprc_i~1_combout ;
wire \pipeline|gprc_i~2_combout ;
wire \pipeline|D_i[1][2]~feeder_combout ;
wire \pipeline|D_i[1][2]~q ;
wire \pipeline|D_i[2][2]~feeder_combout ;
wire \pipeline|D_i[2][2]~q ;
wire \decode|D[1]~11_combout ;
wire \pipeline|D_i[0][1]~q ;
wire \pipeline|D_i[1][1]~feeder_combout ;
wire \pipeline|D_i[1][1]~q ;
wire \pipeline|D_i[2][1]~feeder_combout ;
wire \pipeline|D_i[2][1]~q ;
wire \decode|D[0]~10_combout ;
wire \pipeline|D_i[0][0]~q ;
wire \pipeline|D_i[1][0]~feeder_combout ;
wire \pipeline|D_i[1][0]~q ;
wire \pipeline|D_i[2][0]~q ;
wire \pipeline|Decoder0~7_combout ;
wire \pipeline|gprc_i[0][3][15]~q ;
wire \pipeline|Decoder0~4_combout ;
wire \pipeline|gprc_i[0][2][15]~q ;
wire \pipeline|Decoder0~5_combout ;
wire \pipeline|gprc_i[0][1][15]~q ;
wire \pipeline|Decoder0~6_combout ;
wire \pipeline|gprc_i[0][0][15]~q ;
wire \regnum_inst|Mux32~2_combout ;
wire \regnum_inst|Mux32~3_combout ;
wire \pipeline|Decoder0~2_combout ;
wire \pipeline|gprc_i[0][4][15]~q ;
wire \pipeline|Decoder0~1_combout ;
wire \pipeline|gprc_i[0][6][15]~q ;
wire \regnum_inst|Mux32~0_combout ;
wire \pipeline|Decoder0~3_combout ;
wire \pipeline|gprc_i[0][7][15]~q ;
wire \pipeline|Decoder0~0_combout ;
wire \pipeline|gprc_i[0][5][15]~q ;
wire \regnum_inst|Mux32~1_combout ;
wire \regnum_inst|Mux32~4_combout ;
wire \decode|S~6_combout ;
wire \decode|S[1]~8_combout ;
wire \pipeline|S_i[0][1]~q ;
wire \decode|RC~6_combout ;
wire \decode|S[2]~9_combout ;
wire \pipeline|S_i[0][2]~q ;
wire \regnum_inst|src_val[3]~16_combout ;
wire \decode|S[0]~7_combout ;
wire \pipeline|S_i[0][0]~q ;
wire \regnum_inst|src_val[15]~25_combout ;
wire \regnum_inst|src_val[15]~26_combout ;
wire \regnum_inst|src_val[15]~23_combout ;
wire \regnum_inst|src_val[15]~24_combout ;
wire \regnum_inst|src_val[15]~27_combout ;
wire \regnum_inst|src_val[15]~28_combout ;
wire \pipeline|gprc_i[0][7][14]~q ;
wire \pipeline|gprc_i[0][5][14]~q ;
wire \pipeline|gprc_i[0][6][14]~q ;
wire \pipeline|gprc_i[0][4][14]~q ;
wire \regnum_inst|src_val[14]~42_combout ;
wire \regnum_inst|src_val[14]~43_combout ;
wire \pipeline|gprc_i[0][2][14]~q ;
wire \pipeline|gprc_i[0][1][14]~q ;
wire \pipeline|gprc_i[0][0][14]~q ;
wire \regnum_inst|src_val[14]~44_combout ;
wire \regnum_inst|src_val[14]~45_combout ;
wire \regnum_inst|src_val[14]~46_combout ;
wire \regnum_inst|src_val[14]~95_combout ;
wire \pipeline|gprc_i[0][2][13]~q ;
wire \pipeline|gprc_i[0][1][13]~q ;
wire \pipeline|gprc_i[0][0][13]~q ;
wire \regnum_inst|src_val[13]~49_combout ;
wire \pipeline|gprc_i[0][3][13]~q ;
wire \regnum_inst|src_val[13]~50_combout ;
wire \pipeline|gprc_i[0][7][13]~q ;
wire \pipeline|gprc_i[0][5][13]~q ;
wire \pipeline|gprc_i[0][6][13]~q ;
wire \regnum_inst|src_val[13]~47_combout ;
wire \regnum_inst|src_val[13]~48_combout ;
wire \regnum_inst|src_val[13]~51_combout ;
wire \regnum_inst|src_val[13]~96_combout ;
wire \pipeline|gprc_i[0][2][12]~q ;
wire \pipeline|gprc_i[0][1][12]~q ;
wire \pipeline|gprc_i[0][0][12]~q ;
wire \regnum_inst|src_val[12]~54_combout ;
wire \regnum_inst|src_val[12]~55_combout ;
wire \pipeline|gprc_i[0][4][12]~q ;
wire \pipeline|gprc_i[0][6][12]~q ;
wire \regnum_inst|src_val[12]~52_combout ;
wire \pipeline|gprc_i[0][5][12]~q ;
wire \pipeline|gprc_i[0][7][12]~q ;
wire \regnum_inst|src_val[12]~53_combout ;
wire \regnum_inst|src_val[12]~56_combout ;
wire \regnum_inst|src_val[12]~97_combout ;
wire \pipeline|gprc_i[0][4][11]~q ;
wire \pipeline|gprc_i[0][6][11]~q ;
wire \regnum_inst|src_val[11]~29_combout ;
wire \pipeline|gprc_i[0][5][11]~q ;
wire \pipeline|gprc_i[0][7][11]~q ;
wire \regnum_inst|src_val[11]~30_combout ;
wire \pipeline|gprc_i[0][0][11]~q ;
wire \pipeline|gprc_i[0][1][11]~q ;
wire \regnum_inst|src_val[11]~31_combout ;
wire \pipeline|gprc_i[0][2][11]~q ;
wire \regnum_inst|src_val[11]~32_combout ;
wire \regnum_inst|src_val[11]~33_combout ;
wire \regnum_inst|src_val[11]~34_combout ;
wire \pipeline|gprc_i[0][3][10]~q ;
wire \pipeline|gprc_i[0][2][10]~q ;
wire \pipeline|gprc_i[0][1][10]~q ;
wire \pipeline|gprc_i[0][0][10]~q ;
wire \regnum_inst|Mux37~2_combout ;
wire \regnum_inst|Mux37~3_combout ;
wire \pipeline|gprc_i[0][6][10]~q ;
wire \pipeline|gprc_i[0][4][10]~q ;
wire \regnum_inst|Mux37~0_combout ;
wire \pipeline|gprc_i[0][5][10]~q ;
wire \regnum_inst|Mux37~1_combout ;
wire \regnum_inst|Mux37~4_combout ;
wire \pipeline|gprc_i[0][6][9]~q ;
wire \regnum_inst|src_val[9]~57_combout ;
wire \pipeline|gprc_i[0][5][9]~q ;
wire \pipeline|gprc_i[0][7][9]~q ;
wire \regnum_inst|src_val[9]~58_combout ;
wire \pipeline|gprc_i[0][2][9]~q ;
wire \pipeline|gprc_i[0][3][9]~q ;
wire \pipeline|gprc_i[0][0][9]~q ;
wire \pipeline|gprc_i[0][1][9]~q ;
wire \regnum_inst|src_val[9]~59_combout ;
wire \regnum_inst|src_val[9]~60_combout ;
wire \regnum_inst|src_val[9]~61_combout ;
wire \regnum_inst|src_val[9]~98_combout ;
wire \alu_inst|result[4]~26_combout ;
wire \pipeline|gprc_i[0][7][8]~q ;
wire \pipeline|gprc_i[0][5][8]~q ;
wire \pipeline|gprc_i[0][6][8]~q ;
wire \regnum_inst|src_val[8]~62_combout ;
wire \regnum_inst|src_val[8]~63_combout ;
wire \pipeline|gprc_i[0][3][8]~q ;
wire \pipeline|gprc_i[0][1][8]~q ;
wire \pipeline|gprc_i[0][0][8]~q ;
wire \regnum_inst|src_val[8]~64_combout ;
wire \pipeline|gprc_i[0][2][8]~q ;
wire \regnum_inst|src_val[8]~65_combout ;
wire \regnum_inst|src_val[8]~66_combout ;
wire \regnum_inst|src_val[8]~99_combout ;
wire \pipeline|gprc_i[0][6][7]~q ;
wire \regnum_inst|src_val[7]~67_combout ;
wire \pipeline|gprc_i[0][5][7]~q ;
wire \pipeline|gprc_i[0][7][7]~q ;
wire \regnum_inst|src_val[7]~68_combout ;
wire \pipeline|gprc_i[0][0][7]~q ;
wire \pipeline|gprc_i[0][1][7]~q ;
wire \regnum_inst|src_val[7]~69_combout ;
wire \pipeline|gprc_i[0][2][7]~q ;
wire \pipeline|gprc_i[0][3][7]~q ;
wire \regnum_inst|src_val[7]~70_combout ;
wire \regnum_inst|src_val[7]~71_combout ;
wire \regnum_inst|src_val[7]~100_combout ;
wire \pipeline|gprc_i[0][4][6]~q ;
wire \pipeline|gprc_i[0][6][6]~q ;
wire \regnum_inst|src_val[6]~72_combout ;
wire \pipeline|gprc_i[0][5][6]~q ;
wire \pipeline|gprc_i[0][7][6]~q ;
wire \regnum_inst|src_val[6]~73_combout ;
wire \pipeline|gprc_i[0][0][6]~q ;
wire \regnum_inst|src_val[6]~74_combout ;
wire \pipeline|gprc_i[0][2][6]~q ;
wire \pipeline|gprc_i[0][3][6]~q ;
wire \regnum_inst|src_val[6]~75_combout ;
wire \regnum_inst|src_val[6]~76_combout ;
wire \regnum_inst|src_val[6]~77_combout ;
wire \pipeline|gprc_i[0][3][5]~q ;
wire \pipeline|gprc_i[0][2][5]~q ;
wire \pipeline|gprc_i[0][0][5]~q ;
wire \pipeline|gprc_i[0][1][5]~q ;
wire \regnum_inst|Mux42~2_combout ;
wire \regnum_inst|Mux42~3_combout ;
wire \pipeline|gprc_i[0][6][5]~q ;
wire \regnum_inst|Mux42~0_combout ;
wire \pipeline|gprc_i[0][7][5]~q ;
wire \pipeline|gprc_i[0][5][5]~q ;
wire \regnum_inst|Mux42~1_combout ;
wire \regnum_inst|Mux42~4_combout ;
wire \pipeline|gprc_i[0][6][4]~q ;
wire \pipeline|gprc_i[0][4][4]~q ;
wire \regnum_inst|src_val[4]~18_combout ;
wire \pipeline|gprc_i[0][5][4]~q ;
wire \pipeline|gprc_i[0][7][4]~q ;
wire \regnum_inst|src_val[4]~19_combout ;
wire \pipeline|gprc_i[0][0][4]~q ;
wire \pipeline|gprc_i[0][1][4]~q ;
wire \regnum_inst|src_val[4]~20_combout ;
wire \pipeline|gprc_i[0][2][4]~q ;
wire \regnum_inst|src_val[4]~21_combout ;
wire \regnum_inst|src_val[4]~22_combout ;
wire \regnum_inst|src_val[4]~101_combout ;
wire \pipeline|gprc_i[0][3][3]~q ;
wire \pipeline|gprc_i[0][0][3]~q ;
wire \pipeline|gprc_i[0][1][3]~q ;
wire \regnum_inst|Mux44~2_combout ;
wire \regnum_inst|Mux44~3_combout ;
wire \pipeline|gprc_i[0][4][3]~q ;
wire \pipeline|gprc_i[0][6][3]~q ;
wire \regnum_inst|Mux44~0_combout ;
wire \pipeline|gprc_i[0][7][3]~q ;
wire \pipeline|gprc_i[0][5][3]~q ;
wire \regnum_inst|Mux44~1_combout ;
wire \regnum_inst|Mux44~4_combout ;
wire \pipeline|gprc_i[0][2][2]~q ;
wire \pipeline|gprc_i[0][3][2]~q ;
wire \pipeline|gprc_i[0][1][2]~q ;
wire \pipeline|gprc_i[0][0][2]~q ;
wire \regnum_inst|src_val[2]~86_combout ;
wire \regnum_inst|src_val[2]~87_combout ;
wire \pipeline|gprc_i[0][7][2]~q ;
wire \pipeline|gprc_i[0][5][2]~q ;
wire \pipeline|gprc_i[0][6][2]~q ;
wire \regnum_inst|src_val[2]~84_combout ;
wire \regnum_inst|src_val[2]~85_combout ;
wire \regnum_inst|src_val[2]~88_combout ;
wire \regnum_inst|src_val[2]~102_combout ;
wire \regnum_inst|src_val[1]~93_combout ;
wire \pipeline|gprc_i[0][6][1]~q ;
wire \regnum_inst|src_val[1]~89_combout ;
wire \pipeline|gprc_i[0][5][1]~q ;
wire \pipeline|gprc_i[0][7][1]~q ;
wire \regnum_inst|src_val[1]~90_combout ;
wire \pipeline|gprc_i[0][2][1]~q ;
wire \pipeline|gprc_i[0][1][1]~q ;
wire \pipeline|gprc_i[0][0][1]~q ;
wire \regnum_inst|src_val[1]~91_combout ;
wire \pipeline|gprc_i[0][3][1]~q ;
wire \regnum_inst|src_val[1]~92_combout ;
wire \regnum_inst|src_val[1]~94_combout ;
wire \regnum_inst|src_val[2]~9_combout ;
wire \pipeline|gprc_i[0][5][0]~q ;
wire \pipeline|gprc_i[0][7][0]~q ;
wire \pipeline|gprc_i[0][4][0]~q ;
wire \pipeline|gprc_i[0][6][0]~q ;
wire \regnum_inst|src_val[0]~4_combout ;
wire \regnum_inst|src_val[0]~5_combout ;
wire \pipeline|gprc_i[0][0][0]~q ;
wire \pipeline|gprc_i[0][1][0]~q ;
wire \regnum_inst|src_val[0]~6_combout ;
wire \pipeline|gprc_i[0][2][0]~q ;
wire \regnum_inst|src_val[0]~7_combout ;
wire \regnum_inst|src_val[0]~8_combout ;
wire \regnum_inst|src_val[0]~10_combout ;
wire \alu_inst|add_op|result[0]~0_combout ;
wire \regnum_inst|src_val[15]~41_combout ;
wire \update_psw_inst|psw_out[0]~1_combout ;
wire \alu_inst|result[0]~13_combout ;
wire \pipeline|enable_i~31_combout ;
wire \pipeline|enable_i[0][14]~q ;
wire \alu_inst|enable_psw_msk~0_combout ;
wire \alu_inst|enable_psw_msk~1_combout ;
wire \alu_inst|enable_psw_msk~2_combout ;
wire \alu_inst|addc_op|Add0~1_cout ;
wire \alu_inst|addc_op|Add0~2_combout ;
wire \alu_inst|result[0]~12_combout ;
wire \alu_inst|dadd_op|Add0~1_cout ;
wire \alu_inst|dadd_op|Add0~2_combout ;
wire \alu_inst|subc_op|Add0~1_cout ;
wire \alu_inst|subc_op|Add0~2_combout ;
wire \alu_inst|result[0]~22_combout ;
wire \alu_inst|sub_op|result[0]~0_combout ;
wire \alu_inst|result[0]~23_combout ;
wire \alu_inst|result~19_combout ;
wire \alu_inst|bis_op|ShiftLeft0~0_combout ;
wire \alu_inst|bis_op|ShiftLeft0~1_combout ;
wire \alu_inst|bis_op|ShiftLeft0~3_combout ;
wire \alu_inst|bis_op|ShiftLeft0~2_combout ;
wire \alu_inst|bis_op|ShiftLeft0~4_combout ;
wire \alu_inst|bis_op|ShiftLeft0~5_combout ;
wire \alu_inst|bis_op|ShiftLeft0~6_combout ;
wire \alu_inst|result~17_combout ;
wire \alu_inst|result~15_combout ;
wire \alu_inst|result~16_combout ;
wire \alu_inst|result~18_combout ;
wire \alu_inst|result~20_combout ;
wire \alu_inst|result[0]~14_combout ;
wire \alu_inst|result[0]~21_combout ;
wire \alu_inst|result[0]~24_combout ;
wire \pipeline|exec_result_i[0][0]~q ;
wire \pipeline|exec_result_i[1][0]~q ;
wire \pipeline|gprc_i~0_combout ;
wire \pipeline|gprc_i[0][3][0]~feeder_combout ;
wire \pipeline|gprc_i[0][3][0]~q ;
wire \regnum_inst|Mux47~2_combout ;
wire \regnum_inst|Mux47~3_combout ;
wire \regnum_inst|Mux47~0_combout ;
wire \regnum_inst|Mux47~1_combout ;
wire \regnum_inst|Mux47~4_combout ;
wire \alu_inst|add_op|result[0]~1 ;
wire \alu_inst|add_op|result[1]~2_combout ;
wire \alu_inst|sub_op|result[0]~1 ;
wire \alu_inst|sub_op|result[1]~2_combout ;
wire \alu_inst|dadd_op|Add0~3 ;
wire \alu_inst|dadd_op|Add0~5 ;
wire \alu_inst|dadd_op|Add0~7 ;
wire \alu_inst|dadd_op|Add0~8_combout ;
wire \alu_inst|dadd_op|Add0~4_combout ;
wire \alu_inst|result[1]~56_combout ;
wire \alu_inst|dadd_op|Add0~6_combout ;
wire \alu_inst|dadd_op|LessThan0~0_combout ;
wire \alu_inst|result[1]~57_combout ;
wire \alu_inst|result[4]~28_combout ;
wire \alu_inst|result[4]~30_combout ;
wire \alu_inst|result[4]~31_combout ;
wire \alu_inst|result[1]~53_combout ;
wire \alu_inst|bis_op|ShiftLeft0~11_combout ;
wire \alu_inst|result[1]~54_combout ;
wire \alu_inst|result[1]~55_combout ;
wire \alu_inst|result[1]~58_combout ;
wire \alu_inst|result[1]~59_combout ;
wire \alu_inst|result[14]~27_combout ;
wire \alu_inst|result[14]~25_combout ;
wire \alu_inst|subc_op|Add0~3 ;
wire \alu_inst|subc_op|Add0~4_combout ;
wire \alu_inst|result[1]~60_combout ;
wire \alu_inst|addc_op|Add0~3 ;
wire \alu_inst|addc_op|Add0~4_combout ;
wire \alu_inst|result[1]~61_combout ;
wire \alu_inst|result[1]~141_combout ;
wire \pipeline|exec_result_i[0][1]~q ;
wire \pipeline|exec_result_i[1][1]~q ;
wire \pipeline|gprc_i~17_combout ;
wire \pipeline|gprc_i[0][4][1]~q ;
wire \regnum_inst|Mux46~0_combout ;
wire \regnum_inst|Mux46~1_combout ;
wire \regnum_inst|Mux46~2_combout ;
wire \regnum_inst|Mux46~3_combout ;
wire \regnum_inst|Mux46~4_combout ;
wire \alu_inst|add_op|result[1]~3 ;
wire \alu_inst|add_op|result[2]~4_combout ;
wire \alu_inst|addc_op|Add0~5 ;
wire \alu_inst|addc_op|Add0~6_combout ;
wire \alu_inst|subc_op|Add0~5 ;
wire \alu_inst|subc_op|Add0~6_combout ;
wire \alu_inst|sub_op|result[1]~3 ;
wire \alu_inst|sub_op|result[2]~4_combout ;
wire \alu_inst|bis_op|ShiftLeft0~12_combout ;
wire \alu_inst|bis_op|ShiftLeft0~15_combout ;
wire \alu_inst|result[2]~75_combout ;
wire \alu_inst|result[2]~76_combout ;
wire \alu_inst|result[2]~149_combout ;
wire \alu_inst|result[2]~150_combout ;
wire \alu_inst|result[2]~77_combout ;
wire \alu_inst|result[2]~78_combout ;
wire \alu_inst|result[2]~79_combout ;
wire \pipeline|exec_result_i[0][2]~q ;
wire \pipeline|exec_result_i[1][2]~q ;
wire \pipeline|gprc_i~16_combout ;
wire \pipeline|gprc_i[0][4][2]~q ;
wire \regnum_inst|Mux45~0_combout ;
wire \regnum_inst|Mux45~1_combout ;
wire \regnum_inst|Mux45~2_combout ;
wire \regnum_inst|Mux45~3_combout ;
wire \regnum_inst|Mux45~4_combout ;
wire \alu_inst|add_op|result[2]~5 ;
wire \alu_inst|add_op|result[3]~6_combout ;
wire \alu_inst|addc_op|Add0~7 ;
wire \alu_inst|addc_op|Add0~8_combout ;
wire \alu_inst|bis_op|ShiftLeft0~13_combout ;
wire \alu_inst|result[3]~62_combout ;
wire \alu_inst|result[3]~63_combout ;
wire \alu_inst|result[3]~64_combout ;
wire \alu_inst|result[3]~65_combout ;
wire \alu_inst|subc_op|Add0~7 ;
wire \alu_inst|subc_op|Add0~8_combout ;
wire \alu_inst|result[3]~66_combout ;
wire \alu_inst|sub_op|result[2]~5 ;
wire \alu_inst|sub_op|result[3]~6_combout ;
wire \alu_inst|result[3]~67_combout ;
wire \alu_inst|result[3]~68_combout ;
wire \pipeline|exec_result_i[0][3]~q ;
wire \pipeline|exec_result_i[1][3]~q ;
wire \pipeline|gprc_i~3_combout ;
wire \pipeline|gprc_i[0][2][3]~q ;
wire \regnum_inst|src_val[3]~13_combout ;
wire \regnum_inst|src_val[3]~14_combout ;
wire \regnum_inst|src_val[3]~11_combout ;
wire \regnum_inst|src_val[3]~12_combout ;
wire \regnum_inst|src_val[3]~15_combout ;
wire \regnum_inst|src_val[3]~17_combout ;
wire \alu_inst|addc_op|Add0~9 ;
wire \alu_inst|addc_op|Add0~10_combout ;
wire \alu_inst|sub_op|result[3]~7 ;
wire \alu_inst|sub_op|result[4]~8_combout ;
wire \alu_inst|result[14]~38_combout ;
wire \alu_inst|result[4]~39_combout ;
wire \alu_inst|subc_op|Add0~9 ;
wire \alu_inst|subc_op|Add0~10_combout ;
wire \alu_inst|result[4]~40_combout ;
wire \alu_inst|bis_op|ShiftLeft0~8_combout ;
wire \alu_inst|result[4]~41_combout ;
wire \alu_inst|result[4]~42_combout ;
wire \alu_inst|dadd_op|Add3~1_cout ;
wire \alu_inst|dadd_op|Add3~2_combout ;
wire \alu_inst|result[4]~43_combout ;
wire \alu_inst|result[4]~44_combout ;
wire \alu_inst|result[4]~45_combout ;
wire \alu_inst|add_op|result[3]~7 ;
wire \alu_inst|add_op|result[4]~8_combout ;
wire \alu_inst|result[4]~46_combout ;
wire \pipeline|exec_result_i[0][4]~q ;
wire \pipeline|exec_result_i[1][4]~feeder_combout ;
wire \pipeline|exec_result_i[1][4]~q ;
wire \pipeline|gprc_i~4_combout ;
wire \pipeline|gprc_i[0][3][4]~q ;
wire \regnum_inst|Mux43~2_combout ;
wire \regnum_inst|Mux43~3_combout ;
wire \regnum_inst|Mux43~0_combout ;
wire \regnum_inst|Mux43~1_combout ;
wire \regnum_inst|Mux43~4_combout ;
wire \alu_inst|add_op|result[4]~9 ;
wire \alu_inst|add_op|result[5]~10_combout ;
wire \alu_inst|subc_op|Add0~11 ;
wire \alu_inst|subc_op|Add0~12_combout ;
wire \alu_inst|dadd_op|Add3~3 ;
wire \alu_inst|dadd_op|Add3~4_combout ;
wire \alu_inst|dadd_op|Add3~5 ;
wire \alu_inst|dadd_op|Add3~6_combout ;
wire \alu_inst|dadd_op|LessThan1~0_combout ;
wire \alu_inst|dadd_op|Add3~7 ;
wire \alu_inst|dadd_op|Add3~8_combout ;
wire \alu_inst|result[7]~144_combout ;
wire \alu_inst|result[5]~97_combout ;
wire \alu_inst|result[5]~98_combout ;
wire \alu_inst|result[5]~95_combout ;
wire \alu_inst|bis_op|ShiftLeft0~18_combout ;
wire \alu_inst|result[5]~96_combout ;
wire \alu_inst|result[5]~99_combout ;
wire \alu_inst|sub_op|result[4]~9 ;
wire \alu_inst|sub_op|result[5]~10_combout ;
wire \alu_inst|result[5]~100_combout ;
wire \alu_inst|addc_op|Add0~11 ;
wire \alu_inst|addc_op|Add0~12_combout ;
wire \alu_inst|result[5]~101_combout ;
wire \alu_inst|result[5]~102_combout ;
wire \pipeline|exec_result_i[0][5]~q ;
wire \pipeline|exec_result_i[1][5]~q ;
wire \pipeline|gprc_i~15_combout ;
wire \pipeline|gprc_i[0][4][5]~q ;
wire \regnum_inst|src_val[5]~78_combout ;
wire \regnum_inst|src_val[5]~79_combout ;
wire \regnum_inst|src_val[5]~80_combout ;
wire \regnum_inst|src_val[5]~81_combout ;
wire \regnum_inst|src_val[5]~82_combout ;
wire \regnum_inst|src_val[5]~83_combout ;
wire \alu_inst|add_op|result[5]~11 ;
wire \alu_inst|add_op|result[6]~12_combout ;
wire \alu_inst|bis_op|ShiftLeft0~17_combout ;
wire \alu_inst|result[6]~88_combout ;
wire \alu_inst|result[6]~89_combout ;
wire \alu_inst|result[6]~90_combout ;
wire \alu_inst|result[6]~87_combout ;
wire \alu_inst|result[6]~91_combout ;
wire \alu_inst|subc_op|Add0~13 ;
wire \alu_inst|subc_op|Add0~14_combout ;
wire \alu_inst|result[6]~92_combout ;
wire \alu_inst|sub_op|result[5]~11 ;
wire \alu_inst|sub_op|result[6]~12_combout ;
wire \alu_inst|addc_op|Add0~13 ;
wire \alu_inst|addc_op|Add0~14_combout ;
wire \alu_inst|result[6]~93_combout ;
wire \alu_inst|result[6]~94_combout ;
wire \pipeline|exec_result_i[0][6]~q ;
wire \pipeline|exec_result_i[1][6]~q ;
wire \pipeline|gprc_i~14_combout ;
wire \pipeline|gprc_i[0][1][6]~q ;
wire \regnum_inst|Mux41~2_combout ;
wire \regnum_inst|Mux41~3_combout ;
wire \regnum_inst|Mux41~0_combout ;
wire \regnum_inst|Mux41~1_combout ;
wire \regnum_inst|Mux41~4_combout ;
wire \alu_inst|add_op|result[6]~13 ;
wire \alu_inst|add_op|result[7]~14_combout ;
wire \alu_inst|subc_op|Add0~15 ;
wire \alu_inst|subc_op|Add0~16_combout ;
wire \alu_inst|sub_op|result[6]~13 ;
wire \alu_inst|sub_op|result[7]~14_combout ;
wire \alu_inst|bis_op|ShiftLeft0~16_combout ;
wire \alu_inst|result[7]~80_combout ;
wire \alu_inst|result[7]~81_combout ;
wire \alu_inst|result[7]~82_combout ;
wire \alu_inst|result[7]~83_combout ;
wire \alu_inst|result[7]~84_combout ;
wire \alu_inst|addc_op|Add0~15 ;
wire \alu_inst|addc_op|Add0~16_combout ;
wire \alu_inst|result[7]~85_combout ;
wire \alu_inst|result[7]~86_combout ;
wire \pipeline|exec_result_i[0][7]~q ;
wire \pipeline|exec_result_i[1][7]~q ;
wire \pipeline|gprc_i~13_combout ;
wire \pipeline|gprc_i[0][4][7]~q ;
wire \regnum_inst|Mux40~0_combout ;
wire \regnum_inst|Mux40~1_combout ;
wire \regnum_inst|Mux40~2_combout ;
wire \regnum_inst|Mux40~3_combout ;
wire \regnum_inst|Mux40~4_combout ;
wire \alu_inst|subc_op|Add0~17 ;
wire \alu_inst|subc_op|Add0~18_combout ;
wire \alu_inst|result[8]~47_combout ;
wire \alu_inst|bis_op|ShiftLeft0~9_combout ;
wire \alu_inst|bis_op|ShiftLeft0~10_combout ;
wire \alu_inst|result[8]~48_combout ;
wire \alu_inst|result[8]~49_combout ;
wire \alu_inst|dadd_op|Add6~1_cout ;
wire \alu_inst|dadd_op|Add6~2_combout ;
wire \alu_inst|result[8]~50_combout ;
wire \alu_inst|addc_op|Add0~17 ;
wire \alu_inst|addc_op|Add0~18_combout ;
wire \alu_inst|result[8]~51_combout ;
wire \alu_inst|add_op|result[7]~15 ;
wire \alu_inst|add_op|result[8]~16_combout ;
wire \alu_inst|sub_op|result[7]~15 ;
wire \alu_inst|sub_op|result[8]~16_combout ;
wire \alu_inst|result[8]~52_combout ;
wire \pipeline|exec_result_i[0][8]~q ;
wire \pipeline|exec_result_i[1][8]~q ;
wire \pipeline|gprc_i~12_combout ;
wire \pipeline|gprc_i[0][4][8]~q ;
wire \regnum_inst|Mux39~0_combout ;
wire \regnum_inst|Mux39~1_combout ;
wire \regnum_inst|Mux39~2_combout ;
wire \regnum_inst|Mux39~3_combout ;
wire \regnum_inst|Mux39~4_combout ;
wire \alu_inst|add_op|result[8]~17 ;
wire \alu_inst|add_op|result[9]~18_combout ;
wire \alu_inst|sub_op|result[8]~17 ;
wire \alu_inst|sub_op|result[9]~18_combout ;
wire \alu_inst|addc_op|Add0~19 ;
wire \alu_inst|addc_op|Add0~20_combout ;
wire \alu_inst|subc_op|Add0~19 ;
wire \alu_inst|subc_op|Add0~20_combout ;
wire \alu_inst|dadd_op|Add6~3 ;
wire \alu_inst|dadd_op|Add6~5 ;
wire \alu_inst|dadd_op|Add6~7 ;
wire \alu_inst|dadd_op|Add6~8_combout ;
wire \alu_inst|dadd_op|Add6~6_combout ;
wire \alu_inst|dadd_op|Add6~4_combout ;
wire \alu_inst|dadd_op|LessThan2~0_combout ;
wire \alu_inst|result[9]~145_combout ;
wire \alu_inst|result[9]~105_combout ;
wire \alu_inst|result[9]~106_combout ;
wire \alu_inst|bis_op|ShiftLeft0~19_combout ;
wire \alu_inst|result[9]~103_combout ;
wire \alu_inst|result[9]~104_combout ;
wire \alu_inst|result[9]~107_combout ;
wire \alu_inst|result[9]~108_combout ;
wire \alu_inst|result[9]~109_combout ;
wire \alu_inst|result[9]~110_combout ;
wire \pipeline|exec_result_i[0][9]~q ;
wire \pipeline|exec_result_i[1][9]~q ;
wire \pipeline|gprc_i~11_combout ;
wire \pipeline|gprc_i[0][4][9]~q ;
wire \regnum_inst|Mux38~0_combout ;
wire \regnum_inst|Mux38~1_combout ;
wire \regnum_inst|Mux38~2_combout ;
wire \regnum_inst|Mux38~3_combout ;
wire \regnum_inst|Mux38~4_combout ;
wire \alu_inst|add_op|result[9]~19 ;
wire \alu_inst|add_op|result[10]~20_combout ;
wire \alu_inst|addc_op|Add0~21 ;
wire \alu_inst|addc_op|Add0~22_combout ;
wire \alu_inst|result[10]~118_combout ;
wire \alu_inst|result[10]~121_combout ;
wire \alu_inst|result[10]~119_combout ;
wire \alu_inst|bis_op|ShiftLeft0~7_combout ;
wire \alu_inst|bis_op|ShiftLeft0~21_combout ;
wire \alu_inst|result[10]~120_combout ;
wire \alu_inst|result[10]~122_combout ;
wire \alu_inst|subc_op|Add0~21 ;
wire \alu_inst|subc_op|Add0~22_combout ;
wire \alu_inst|result[10]~123_combout ;
wire \alu_inst|sub_op|result[9]~19 ;
wire \alu_inst|sub_op|result[10]~20_combout ;
wire \alu_inst|result[10]~124_combout ;
wire \alu_inst|result[10]~125_combout ;
wire \pipeline|exec_result_i[0][10]~q ;
wire \pipeline|exec_result_i[1][10]~feeder_combout ;
wire \pipeline|exec_result_i[1][10]~q ;
wire \pipeline|gprc_i~7_combout ;
wire \pipeline|gprc_i[0][7][10]~q ;
wire \regnum_inst|src_val[10]~35_combout ;
wire \regnum_inst|src_val[10]~36_combout ;
wire \regnum_inst|src_val[10]~37_combout ;
wire \regnum_inst|src_val[10]~38_combout ;
wire \regnum_inst|src_val[10]~39_combout ;
wire \regnum_inst|src_val[10]~40_combout ;
wire \alu_inst|add_op|result[10]~21 ;
wire \alu_inst|add_op|result[11]~22_combout ;
wire \alu_inst|addc_op|Add0~23 ;
wire \alu_inst|addc_op|Add0~24_combout ;
wire \alu_inst|subc_op|Add0~23 ;
wire \alu_inst|subc_op|Add0~24_combout ;
wire \alu_inst|result[11]~111_combout ;
wire \alu_inst|bis_op|ShiftLeft0~20_combout ;
wire \alu_inst|result[11]~112_combout ;
wire \alu_inst|result[11]~113_combout ;
wire \alu_inst|result[11]~114_combout ;
wire \alu_inst|sub_op|result[10]~21 ;
wire \alu_inst|sub_op|result[11]~22_combout ;
wire \alu_inst|result[11]~115_combout ;
wire \alu_inst|result[11]~116_combout ;
wire \alu_inst|result[11]~117_combout ;
wire \pipeline|exec_result_i[0][11]~q ;
wire \pipeline|exec_result_i[1][11]~feeder_combout ;
wire \pipeline|exec_result_i[1][11]~q ;
wire \pipeline|gprc_i~6_combout ;
wire \pipeline|gprc_i[0][3][11]~q ;
wire \regnum_inst|Mux36~2_combout ;
wire \regnum_inst|Mux36~3_combout ;
wire \regnum_inst|Mux36~0_combout ;
wire \regnum_inst|Mux36~1_combout ;
wire \regnum_inst|Mux36~4_combout ;
wire \alu_inst|addc_op|Add0~25 ;
wire \alu_inst|addc_op|Add0~26_combout ;
wire \alu_inst|add_op|result[11]~23 ;
wire \alu_inst|add_op|result[12]~24_combout ;
wire \alu_inst|subc_op|Add0~25 ;
wire \alu_inst|subc_op|Add0~26_combout ;
wire \alu_inst|dadd_op|Add9~1_cout ;
wire \alu_inst|dadd_op|Add9~2_combout ;
wire \alu_inst|bis_op|ShiftLeft0~14_combout ;
wire \alu_inst|result[12]~69_combout ;
wire \alu_inst|result[12]~70_combout ;
wire \alu_inst|result[12]~71_combout ;
wire \alu_inst|result[12]~72_combout ;
wire \alu_inst|sub_op|result[11]~23 ;
wire \alu_inst|sub_op|result[12]~24_combout ;
wire \alu_inst|result[12]~73_combout ;
wire \alu_inst|result[12]~74_combout ;
wire \pipeline|exec_result_i[0][12]~q ;
wire \pipeline|exec_result_i[1][12]~q ;
wire \pipeline|gprc_i~10_combout ;
wire \pipeline|gprc_i[0][3][12]~q ;
wire \regnum_inst|Mux35~2_combout ;
wire \regnum_inst|Mux35~3_combout ;
wire \regnum_inst|Mux35~0_combout ;
wire \regnum_inst|Mux35~1_combout ;
wire \regnum_inst|Mux35~4_combout ;
wire \alu_inst|add_op|result[12]~25 ;
wire \alu_inst|add_op|result[13]~26_combout ;
wire \alu_inst|addc_op|Add0~27 ;
wire \alu_inst|addc_op|Add0~28_combout ;
wire \alu_inst|dadd_op|Add9~3 ;
wire \alu_inst|dadd_op|Add9~5 ;
wire \alu_inst|dadd_op|Add9~6_combout ;
wire \alu_inst|dadd_op|Add9~7 ;
wire \alu_inst|dadd_op|Add9~8_combout ;
wire \alu_inst|dadd_op|Add9~4_combout ;
wire \alu_inst|result[13]~147_combout ;
wire \regnum_inst|Mux34~2_combout ;
wire \regnum_inst|Mux34~3_combout ;
wire \alu_inst|result[13]~146_combout ;
wire \alu_inst|result[13]~148_combout ;
wire \alu_inst|bis_op|ShiftLeft0~22_combout ;
wire \alu_inst|result[13]~135_combout ;
wire \alu_inst|result[13]~136_combout ;
wire \alu_inst|result[13]~137_combout ;
wire \alu_inst|subc_op|Add0~27 ;
wire \alu_inst|subc_op|Add0~28_combout ;
wire \alu_inst|result[13]~138_combout ;
wire \alu_inst|sub_op|result[12]~25 ;
wire \alu_inst|sub_op|result[13]~26_combout ;
wire \alu_inst|result[13]~139_combout ;
wire \alu_inst|result[13]~140_combout ;
wire \pipeline|exec_result_i[0][13]~q ;
wire \pipeline|exec_result_i[1][13]~feeder_combout ;
wire \pipeline|exec_result_i[1][13]~q ;
wire \pipeline|gprc_i~9_combout ;
wire \pipeline|gprc_i[0][4][13]~q ;
wire \regnum_inst|Mux34~0_combout ;
wire \regnum_inst|Mux34~1_combout ;
wire \regnum_inst|Mux34~4_combout ;
wire \alu_inst|add_op|result[13]~27 ;
wire \alu_inst|add_op|result[14]~28_combout ;
wire \alu_inst|addc_op|Add0~29 ;
wire \alu_inst|addc_op|Add0~30_combout ;
wire \alu_inst|subc_op|Add0~29 ;
wire \alu_inst|subc_op|Add0~30_combout ;
wire \alu_inst|result[14]~126_combout ;
wire \alu_inst|result[14]~127_combout ;
wire \alu_inst|result[14]~128_combout ;
wire \alu_inst|dadd_op|LessThan3~0_combout ;
wire \alu_inst|result[14]~142_combout ;
wire \alu_inst|result[14]~130_combout ;
wire \alu_inst|result[14]~129_combout ;
wire \alu_inst|result[14]~131_combout ;
wire \alu_inst|sub_op|result[13]~27 ;
wire \alu_inst|sub_op|result[14]~28_combout ;
wire \alu_inst|result[14]~132_combout ;
wire \alu_inst|result[14]~133_combout ;
wire \alu_inst|result[14]~134_combout ;
wire \pipeline|exec_result_i[0][14]~q ;
wire \pipeline|exec_result_i[1][14]~q ;
wire \pipeline|gprc_i~8_combout ;
wire \pipeline|gprc_i[0][3][14]~q ;
wire \regnum_inst|Mux33~2_combout ;
wire \regnum_inst|Mux33~3_combout ;
wire \regnum_inst|Mux33~0_combout ;
wire \regnum_inst|Mux33~1_combout ;
wire \regnum_inst|Mux33~4_combout ;
wire \alu_inst|add_op|result[14]~29 ;
wire \alu_inst|add_op|result[15]~30_combout ;
wire \alu_inst|subc_op|Add0~31 ;
wire \alu_inst|subc_op|Add0~32_combout ;
wire \alu_inst|result[15]~32_combout ;
wire \alu_inst|result[15]~29_combout ;
wire \alu_inst|result[15]~33_combout ;
wire \alu_inst|result[15]~143_combout ;
wire \alu_inst|result[15]~34_combout ;
wire \alu_inst|sub_op|result[14]~29 ;
wire \alu_inst|sub_op|result[15]~30_combout ;
wire \alu_inst|result[15]~35_combout ;
wire \alu_inst|addc_op|Add0~31 ;
wire \alu_inst|addc_op|Add0~32_combout ;
wire \alu_inst|result[15]~36_combout ;
wire \alu_inst|result[15]~37_combout ;
wire \update_psw_inst|psw_out[4]~0_combout ;
wire \decode|Equal7~0_combout ;
wire \pipeline|enable_i[0][7]~q ;
wire \branch_inst|branch_fail_o~0_combout ;
wire \decode|Equal4~0_combout ;
wire \pipeline|enable_i[0][4]~q ;
wire \decode|Equal3~0_combout ;
wire \pipeline|enable_i[0][3]~q ;
wire \branch_inst|branch_fail_o~1_combout ;
wire \decode|Equal5~0_combout ;
wire \pipeline|enable_i[0][5]~q ;
wire \branch_inst|branch_fail_o~2_combout ;
wire \decode|Equal1~1_combout ;
wire \pipeline|enable_i[0][1]~q ;
wire \update_psw_inst|WideOr0~4_combout ;
wire \update_psw_inst|WideOr0~3_combout ;
wire \update_psw_inst|WideOr0~0_combout ;
wire \update_psw_inst|WideOr0~1_combout ;
wire \update_psw_inst|WideOr0~2_combout ;
wire \update_psw_inst|WideOr0~combout ;
wire \branch_inst|branch_fail_o~3_combout ;
wire \controller|Add2~23 ;
wire \controller|Add2~24_combout ;
wire \controller|Add0~23 ;
wire \controller|Add0~24_combout ;
wire \controller|PC_next[12]~38 ;
wire \controller|PC_next[13]~39_combout ;
wire \pcounter|true_PC~14_combout ;
wire \controller|Add0~25 ;
wire \controller|Add0~26_combout ;
wire \controller|PC_next[13]~40 ;
wire \controller|PC_next[14]~41_combout ;
wire \controller|Add2~25 ;
wire \controller|Add2~26_combout ;
wire \pcounter|true_PC~0_combout ;
wire \pram|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode906w[2]~0_combout ;
wire \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a16~portadataout ;
wire \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a32~portadataout ;
wire \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a0~portadataout ;
wire \pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[0]~4_combout ;
wire \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a48~portadataout ;
wire \pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[0]~5_combout ;
wire \controller|Add0~0_combout ;
wire \controller|PC_next[1]~15_combout ;
wire \controller|Add2~0_combout ;
wire \pcounter|true_PC~2_combout ;
wire \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a60~portadataout ;
wire \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a44~portadataout ;
wire \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a28~portadataout ;
wire \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a12~portadataout ;
wire \pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[12]~18_combout ;
wire \pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[12]~19_combout ;
wire \controller|Add0~27 ;
wire \controller|Add0~28_combout ;
wire \controller|PC_next[14]~42 ;
wire \controller|PC_next[15]~43_combout ;
wire \controller|Add2~27 ;
wire \controller|Add2~28_combout ;
wire \controller|LBPC2[15]~feeder_combout ;
wire \pcounter|true_PC~1_combout ;
wire \pram|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode906w[2]~2_combout ;
wire \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a48~PORTBDATAOUT0 ;
wire \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a16~PORTBDATAOUT0 ;
wire \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a32~PORTBDATAOUT0 ;
wire \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a0~PORTBDATAOUT0 ;
wire \pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[0]~0_combout ;
wire \pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[0]~1_combout ;
wire \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0_combout ;
wire \pram|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~0_combout ;
wire \pram|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0_combout ;
wire \pram|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]~q ;
wire \pram|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~1_combout ;
wire \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal~combout ;
wire \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~7_combout ;
wire \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~16 ;
wire \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~17_combout ;
wire \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~10_combout ;
wire \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~9_combout ;
wire \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~19_combout ;
wire \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~8 ;
wire \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~11_combout ;
wire \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~12 ;
wire \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~13_combout ;
wire \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~14 ;
wire \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~15_combout ;
wire \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~2_combout ;
wire \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~3_combout ;
wire \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~12_combout ;
wire \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~13_combout ;
wire \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~14_combout ;
wire \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2]~5_combout ;
wire \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~9_combout ;
wire \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~10_combout ;
wire \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~11_combout ;
wire \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~6_combout ;
wire \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~7_combout ;
wire \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~8_combout ;
wire \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~4_combout ;
wire \pram|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~7_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~8_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~9_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo~q ;
wire \altera_internal_jtag~TDO ;
wire [14:0] \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg ;
wire [30:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 ;
wire [4:0] \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter ;
wire [31:0] counter;
wire [15:0] \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg ;
wire [2:0] \pram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode858w ;
wire [15:0] \controller|PC_next ;
wire [6:0] \pram|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg ;
wire [4:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter ;
wire [1:0] \pram|altsyncram_component|auto_generated|altsyncram1|address_reg_b ;
wire [3:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata ;
wire [3:0] \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR ;
wire [4:0] \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg ;
wire [15:0] \pcounter|true_PC ;
wire [15:0] \alu_inst|xor_op|result ;
wire [7:0] \controller|stage_4_dep ;
wire [2:0] \pram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode866w ;
wire [2:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt ;
wire [15:0] \controller|LBPC1 ;
wire [2:0] \pram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode845w ;
wire [2:0] \pram|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode883w ;
wire [2:0] \pram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode874w ;
wire [15:0] \controller|LBPC2 ;
wire [15:0] \pipeline|PSW_i ;
wire [3:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR ;
wire [1:0] \pram|altsyncram_component|auto_generated|altsyncram1|address_reg_a ;
wire [7:0] \controller|stage_3_dep ;
wire [2:0] \pipeline|RC_i ;
wire [1:0] \pipeline|enable_i_rtl_0|auto_generated|cntr1|counter_reg_bit ;
wire [1:0] \pipeline|enable_i_rtl_0|auto_generated|dffe3a ;
wire [15:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state ;
wire [8:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg ;
wire [3:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg ;
wire [4:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal ;
wire [3:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg ;
wire [2:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg ;
wire [9:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg ;
wire [3:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg ;

wire [0:0] \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a16_PORTADATAOUT_bus ;
wire [0:0] \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a16_PORTBDATAOUT_bus ;
wire [0:0] \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a32_PORTADATAOUT_bus ;
wire [0:0] \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a32_PORTBDATAOUT_bus ;
wire [0:0] \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus ;
wire [0:0] \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus ;
wire [0:0] \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a48_PORTADATAOUT_bus ;
wire [0:0] \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a48_PORTBDATAOUT_bus ;
wire [0:0] \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a33_PORTADATAOUT_bus ;
wire [0:0] \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a33_PORTBDATAOUT_bus ;
wire [0:0] \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a17_PORTADATAOUT_bus ;
wire [0:0] \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a17_PORTBDATAOUT_bus ;
wire [0:0] \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a1_PORTADATAOUT_bus ;
wire [0:0] \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a1_PORTBDATAOUT_bus ;
wire [0:0] \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a49_PORTADATAOUT_bus ;
wire [0:0] \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a49_PORTBDATAOUT_bus ;
wire [0:0] \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a46_PORTADATAOUT_bus ;
wire [0:0] \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a46_PORTBDATAOUT_bus ;
wire [0:0] \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a30_PORTADATAOUT_bus ;
wire [0:0] \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a30_PORTBDATAOUT_bus ;
wire [0:0] \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a14_PORTADATAOUT_bus ;
wire [0:0] \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a14_PORTBDATAOUT_bus ;
wire [0:0] \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a62_PORTADATAOUT_bus ;
wire [0:0] \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a62_PORTBDATAOUT_bus ;
wire [0:0] \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a31_PORTADATAOUT_bus ;
wire [0:0] \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a31_PORTBDATAOUT_bus ;
wire [0:0] \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a47_PORTADATAOUT_bus ;
wire [0:0] \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a47_PORTBDATAOUT_bus ;
wire [0:0] \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a15_PORTADATAOUT_bus ;
wire [0:0] \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a15_PORTBDATAOUT_bus ;
wire [0:0] \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a63_PORTADATAOUT_bus ;
wire [0:0] \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a63_PORTBDATAOUT_bus ;
wire [0:0] \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a18_PORTADATAOUT_bus ;
wire [0:0] \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a18_PORTBDATAOUT_bus ;
wire [0:0] \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a34_PORTADATAOUT_bus ;
wire [0:0] \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a34_PORTBDATAOUT_bus ;
wire [0:0] \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTADATAOUT_bus ;
wire [0:0] \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTBDATAOUT_bus ;
wire [0:0] \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a50_PORTADATAOUT_bus ;
wire [0:0] \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a50_PORTBDATAOUT_bus ;
wire [0:0] \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a35_PORTADATAOUT_bus ;
wire [0:0] \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a35_PORTBDATAOUT_bus ;
wire [0:0] \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a19_PORTADATAOUT_bus ;
wire [0:0] \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a19_PORTBDATAOUT_bus ;
wire [0:0] \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a3_PORTADATAOUT_bus ;
wire [0:0] \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a3_PORTBDATAOUT_bus ;
wire [0:0] \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a51_PORTADATAOUT_bus ;
wire [0:0] \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a51_PORTBDATAOUT_bus ;
wire [0:0] \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a37_PORTADATAOUT_bus ;
wire [0:0] \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a37_PORTBDATAOUT_bus ;
wire [0:0] \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a21_PORTADATAOUT_bus ;
wire [0:0] \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a21_PORTBDATAOUT_bus ;
wire [0:0] \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a5_PORTADATAOUT_bus ;
wire [0:0] \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a5_PORTBDATAOUT_bus ;
wire [0:0] \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a53_PORTADATAOUT_bus ;
wire [0:0] \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a53_PORTBDATAOUT_bus ;
wire [0:0] \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a20_PORTADATAOUT_bus ;
wire [0:0] \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a20_PORTBDATAOUT_bus ;
wire [0:0] \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a36_PORTADATAOUT_bus ;
wire [0:0] \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a36_PORTBDATAOUT_bus ;
wire [0:0] \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTADATAOUT_bus ;
wire [0:0] \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTBDATAOUT_bus ;
wire [0:0] \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a52_PORTADATAOUT_bus ;
wire [0:0] \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a52_PORTBDATAOUT_bus ;
wire [0:0] \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a40_PORTADATAOUT_bus ;
wire [0:0] \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a40_PORTBDATAOUT_bus ;
wire [0:0] \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a24_PORTADATAOUT_bus ;
wire [0:0] \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a24_PORTBDATAOUT_bus ;
wire [0:0] \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTADATAOUT_bus ;
wire [0:0] \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTBDATAOUT_bus ;
wire [0:0] \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a56_PORTADATAOUT_bus ;
wire [0:0] \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a56_PORTBDATAOUT_bus ;
wire [0:0] \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a44_PORTADATAOUT_bus ;
wire [0:0] \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a44_PORTBDATAOUT_bus ;
wire [0:0] \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a28_PORTADATAOUT_bus ;
wire [0:0] \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a28_PORTBDATAOUT_bus ;
wire [0:0] \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTADATAOUT_bus ;
wire [0:0] \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTBDATAOUT_bus ;
wire [0:0] \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a60_PORTADATAOUT_bus ;
wire [0:0] \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a60_PORTBDATAOUT_bus ;
wire [0:0] \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a29_PORTADATAOUT_bus ;
wire [0:0] \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a29_PORTBDATAOUT_bus ;
wire [0:0] \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a45_PORTADATAOUT_bus ;
wire [0:0] \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a45_PORTBDATAOUT_bus ;
wire [0:0] \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a13_PORTADATAOUT_bus ;
wire [0:0] \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a13_PORTBDATAOUT_bus ;
wire [0:0] \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a61_PORTADATAOUT_bus ;
wire [0:0] \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a61_PORTBDATAOUT_bus ;
wire [0:0] \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a27_PORTADATAOUT_bus ;
wire [0:0] \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a27_PORTBDATAOUT_bus ;
wire [0:0] \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a43_PORTADATAOUT_bus ;
wire [0:0] \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a43_PORTBDATAOUT_bus ;
wire [0:0] \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a11_PORTADATAOUT_bus ;
wire [0:0] \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a11_PORTBDATAOUT_bus ;
wire [0:0] \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a59_PORTADATAOUT_bus ;
wire [0:0] \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a59_PORTBDATAOUT_bus ;
wire [0:0] \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a42_PORTADATAOUT_bus ;
wire [0:0] \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a42_PORTBDATAOUT_bus ;
wire [0:0] \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a26_PORTADATAOUT_bus ;
wire [0:0] \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a26_PORTBDATAOUT_bus ;
wire [0:0] \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a10_PORTADATAOUT_bus ;
wire [0:0] \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a10_PORTBDATAOUT_bus ;
wire [0:0] \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a58_PORTADATAOUT_bus ;
wire [0:0] \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a58_PORTBDATAOUT_bus ;
wire [0:0] \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a25_PORTADATAOUT_bus ;
wire [0:0] \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a25_PORTBDATAOUT_bus ;
wire [0:0] \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a41_PORTADATAOUT_bus ;
wire [0:0] \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a41_PORTBDATAOUT_bus ;
wire [0:0] \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a9_PORTADATAOUT_bus ;
wire [0:0] \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a9_PORTBDATAOUT_bus ;
wire [0:0] \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a57_PORTADATAOUT_bus ;
wire [0:0] \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a57_PORTBDATAOUT_bus ;
wire [0:0] \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a23_PORTADATAOUT_bus ;
wire [0:0] \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a23_PORTBDATAOUT_bus ;
wire [0:0] \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a39_PORTADATAOUT_bus ;
wire [0:0] \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a39_PORTBDATAOUT_bus ;
wire [0:0] \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a7_PORTADATAOUT_bus ;
wire [0:0] \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a7_PORTBDATAOUT_bus ;
wire [0:0] \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a55_PORTADATAOUT_bus ;
wire [0:0] \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a55_PORTBDATAOUT_bus ;
wire [0:0] \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a38_PORTADATAOUT_bus ;
wire [0:0] \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a38_PORTBDATAOUT_bus ;
wire [0:0] \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a22_PORTADATAOUT_bus ;
wire [0:0] \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a22_PORTBDATAOUT_bus ;
wire [0:0] \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a6_PORTADATAOUT_bus ;
wire [0:0] \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a6_PORTBDATAOUT_bus ;
wire [0:0] \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a54_PORTADATAOUT_bus ;
wire [0:0] \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a54_PORTBDATAOUT_bus ;
wire [35:0] \pipeline|enable_i_rtl_0|auto_generated|altsyncram4|ram_block5a0_PORTBDATAOUT_bus ;

assign \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a16~portadataout  = \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a16_PORTADATAOUT_bus [0];

assign \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a16~PORTBDATAOUT0  = \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a16_PORTBDATAOUT_bus [0];

assign \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a32~portadataout  = \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a32_PORTADATAOUT_bus [0];

assign \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a32~PORTBDATAOUT0  = \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a32_PORTBDATAOUT_bus [0];

assign \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a0~portadataout  = \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus [0];

assign \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a0~PORTBDATAOUT0  = \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus [0];

assign \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a48~portadataout  = \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a48_PORTADATAOUT_bus [0];

assign \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a48~PORTBDATAOUT0  = \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a48_PORTBDATAOUT_bus [0];

assign \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a33~portadataout  = \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a33_PORTADATAOUT_bus [0];

assign \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a33~PORTBDATAOUT0  = \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a33_PORTBDATAOUT_bus [0];

assign \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a17~portadataout  = \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a17_PORTADATAOUT_bus [0];

assign \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a17~PORTBDATAOUT0  = \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a17_PORTBDATAOUT_bus [0];

assign \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a1~portadataout  = \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a1_PORTADATAOUT_bus [0];

assign \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a1~PORTBDATAOUT0  = \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a1_PORTBDATAOUT_bus [0];

assign \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a49~portadataout  = \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a49_PORTADATAOUT_bus [0];

assign \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a49~PORTBDATAOUT0  = \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a49_PORTBDATAOUT_bus [0];

assign \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a46~portadataout  = \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a46_PORTADATAOUT_bus [0];

assign \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a46~PORTBDATAOUT0  = \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a46_PORTBDATAOUT_bus [0];

assign \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a30~portadataout  = \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a30_PORTADATAOUT_bus [0];

assign \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a30~PORTBDATAOUT0  = \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a30_PORTBDATAOUT_bus [0];

assign \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a14~portadataout  = \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a14_PORTADATAOUT_bus [0];

assign \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a14~PORTBDATAOUT0  = \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a14_PORTBDATAOUT_bus [0];

assign \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a62~portadataout  = \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a62_PORTADATAOUT_bus [0];

assign \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a62~PORTBDATAOUT0  = \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a62_PORTBDATAOUT_bus [0];

assign \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a31~portadataout  = \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a31_PORTADATAOUT_bus [0];

assign \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a31~PORTBDATAOUT0  = \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a31_PORTBDATAOUT_bus [0];

assign \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a47~portadataout  = \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a47_PORTADATAOUT_bus [0];

assign \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a47~PORTBDATAOUT0  = \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a47_PORTBDATAOUT_bus [0];

assign \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a15~portadataout  = \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a15_PORTADATAOUT_bus [0];

assign \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a15~PORTBDATAOUT0  = \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a15_PORTBDATAOUT_bus [0];

assign \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a63~portadataout  = \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a63_PORTADATAOUT_bus [0];

assign \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a63~PORTBDATAOUT0  = \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a63_PORTBDATAOUT_bus [0];

assign \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a18~portadataout  = \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a18_PORTADATAOUT_bus [0];

assign \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a18~PORTBDATAOUT0  = \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a18_PORTBDATAOUT_bus [0];

assign \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a34~portadataout  = \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a34_PORTADATAOUT_bus [0];

assign \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a34~PORTBDATAOUT0  = \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a34_PORTBDATAOUT_bus [0];

assign \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a2~portadataout  = \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTADATAOUT_bus [0];

assign \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a2~PORTBDATAOUT0  = \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTBDATAOUT_bus [0];

assign \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a50~portadataout  = \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a50_PORTADATAOUT_bus [0];

assign \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a50~PORTBDATAOUT0  = \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a50_PORTBDATAOUT_bus [0];

assign \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a35~portadataout  = \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a35_PORTADATAOUT_bus [0];

assign \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a35~PORTBDATAOUT0  = \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a35_PORTBDATAOUT_bus [0];

assign \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a19~portadataout  = \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a19_PORTADATAOUT_bus [0];

assign \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a19~PORTBDATAOUT0  = \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a19_PORTBDATAOUT_bus [0];

assign \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a3~portadataout  = \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a3_PORTADATAOUT_bus [0];

assign \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a3~PORTBDATAOUT0  = \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a3_PORTBDATAOUT_bus [0];

assign \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a51~portadataout  = \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a51_PORTADATAOUT_bus [0];

assign \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a51~PORTBDATAOUT0  = \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a51_PORTBDATAOUT_bus [0];

assign \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a37~portadataout  = \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a37_PORTADATAOUT_bus [0];

assign \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a37~PORTBDATAOUT0  = \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a37_PORTBDATAOUT_bus [0];

assign \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a21~portadataout  = \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a21_PORTADATAOUT_bus [0];

assign \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a21~PORTBDATAOUT0  = \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a21_PORTBDATAOUT_bus [0];

assign \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a5~portadataout  = \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a5_PORTADATAOUT_bus [0];

assign \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a5~PORTBDATAOUT0  = \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a5_PORTBDATAOUT_bus [0];

assign \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a53~portadataout  = \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a53_PORTADATAOUT_bus [0];

assign \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a53~PORTBDATAOUT0  = \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a53_PORTBDATAOUT_bus [0];

assign \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a20~portadataout  = \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a20_PORTADATAOUT_bus [0];

assign \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a20~PORTBDATAOUT0  = \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a20_PORTBDATAOUT_bus [0];

assign \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a36~portadataout  = \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a36_PORTADATAOUT_bus [0];

assign \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a36~PORTBDATAOUT0  = \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a36_PORTBDATAOUT_bus [0];

assign \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a4~portadataout  = \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTADATAOUT_bus [0];

assign \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a4~PORTBDATAOUT0  = \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTBDATAOUT_bus [0];

assign \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a52~portadataout  = \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a52_PORTADATAOUT_bus [0];

assign \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a52~PORTBDATAOUT0  = \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a52_PORTBDATAOUT_bus [0];

assign \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a40~portadataout  = \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a40_PORTADATAOUT_bus [0];

assign \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a40~PORTBDATAOUT0  = \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a40_PORTBDATAOUT_bus [0];

assign \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a24~portadataout  = \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a24_PORTADATAOUT_bus [0];

assign \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a24~PORTBDATAOUT0  = \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a24_PORTBDATAOUT_bus [0];

assign \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a8~portadataout  = \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTADATAOUT_bus [0];

assign \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a8~PORTBDATAOUT0  = \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTBDATAOUT_bus [0];

assign \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a56~portadataout  = \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a56_PORTADATAOUT_bus [0];

assign \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a56~PORTBDATAOUT0  = \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a56_PORTBDATAOUT_bus [0];

assign \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a44~portadataout  = \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a44_PORTADATAOUT_bus [0];

assign \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a44~PORTBDATAOUT0  = \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a44_PORTBDATAOUT_bus [0];

assign \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a28~portadataout  = \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a28_PORTADATAOUT_bus [0];

assign \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a28~PORTBDATAOUT0  = \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a28_PORTBDATAOUT_bus [0];

assign \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a12~portadataout  = \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTADATAOUT_bus [0];

assign \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a12~PORTBDATAOUT0  = \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTBDATAOUT_bus [0];

assign \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a60~portadataout  = \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a60_PORTADATAOUT_bus [0];

assign \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a60~PORTBDATAOUT0  = \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a60_PORTBDATAOUT_bus [0];

assign \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a29~portadataout  = \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a29_PORTADATAOUT_bus [0];

assign \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a29~PORTBDATAOUT0  = \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a29_PORTBDATAOUT_bus [0];

assign \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a45~portadataout  = \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a45_PORTADATAOUT_bus [0];

assign \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a45~PORTBDATAOUT0  = \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a45_PORTBDATAOUT_bus [0];

assign \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a13~portadataout  = \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a13_PORTADATAOUT_bus [0];

assign \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a13~PORTBDATAOUT0  = \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a13_PORTBDATAOUT_bus [0];

assign \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a61~portadataout  = \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a61_PORTADATAOUT_bus [0];

assign \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a61~PORTBDATAOUT0  = \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a61_PORTBDATAOUT_bus [0];

assign \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a27~portadataout  = \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a27_PORTADATAOUT_bus [0];

assign \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a27~PORTBDATAOUT0  = \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a27_PORTBDATAOUT_bus [0];

assign \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a43~portadataout  = \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a43_PORTADATAOUT_bus [0];

assign \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a43~PORTBDATAOUT0  = \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a43_PORTBDATAOUT_bus [0];

assign \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a11~portadataout  = \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a11_PORTADATAOUT_bus [0];

assign \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a11~PORTBDATAOUT0  = \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a11_PORTBDATAOUT_bus [0];

assign \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a59~portadataout  = \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a59_PORTADATAOUT_bus [0];

assign \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a59~PORTBDATAOUT0  = \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a59_PORTBDATAOUT_bus [0];

assign \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a42~portadataout  = \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a42_PORTADATAOUT_bus [0];

assign \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a42~PORTBDATAOUT0  = \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a42_PORTBDATAOUT_bus [0];

assign \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a26~portadataout  = \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a26_PORTADATAOUT_bus [0];

assign \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a26~PORTBDATAOUT0  = \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a26_PORTBDATAOUT_bus [0];

assign \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a10~portadataout  = \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a10_PORTADATAOUT_bus [0];

assign \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a10~PORTBDATAOUT0  = \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a10_PORTBDATAOUT_bus [0];

assign \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a58~portadataout  = \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a58_PORTADATAOUT_bus [0];

assign \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a58~PORTBDATAOUT0  = \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a58_PORTBDATAOUT_bus [0];

assign \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a25~portadataout  = \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a25_PORTADATAOUT_bus [0];

assign \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a25~PORTBDATAOUT0  = \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a25_PORTBDATAOUT_bus [0];

assign \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a41~portadataout  = \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a41_PORTADATAOUT_bus [0];

assign \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a41~PORTBDATAOUT0  = \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a41_PORTBDATAOUT_bus [0];

assign \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a9~portadataout  = \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a9_PORTADATAOUT_bus [0];

assign \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a9~PORTBDATAOUT0  = \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a9_PORTBDATAOUT_bus [0];

assign \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a57~portadataout  = \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a57_PORTADATAOUT_bus [0];

assign \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a57~PORTBDATAOUT0  = \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a57_PORTBDATAOUT_bus [0];

assign \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a23~portadataout  = \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a23_PORTADATAOUT_bus [0];

assign \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a23~PORTBDATAOUT0  = \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a23_PORTBDATAOUT_bus [0];

assign \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a39~portadataout  = \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a39_PORTADATAOUT_bus [0];

assign \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a39~PORTBDATAOUT0  = \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a39_PORTBDATAOUT_bus [0];

assign \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a7~portadataout  = \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a7_PORTADATAOUT_bus [0];

assign \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a7~PORTBDATAOUT0  = \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a7_PORTBDATAOUT_bus [0];

assign \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a55~portadataout  = \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a55_PORTADATAOUT_bus [0];

assign \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a55~PORTBDATAOUT0  = \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a55_PORTBDATAOUT_bus [0];

assign \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a38~portadataout  = \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a38_PORTADATAOUT_bus [0];

assign \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a38~PORTBDATAOUT0  = \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a38_PORTBDATAOUT_bus [0];

assign \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a22~portadataout  = \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a22_PORTADATAOUT_bus [0];

assign \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a22~PORTBDATAOUT0  = \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a22_PORTBDATAOUT_bus [0];

assign \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a6~portadataout  = \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a6_PORTADATAOUT_bus [0];

assign \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a6~PORTBDATAOUT0  = \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a6_PORTBDATAOUT_bus [0];

assign \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a54~portadataout  = \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a54_PORTADATAOUT_bus [0];

assign \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a54~PORTBDATAOUT0  = \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a54_PORTBDATAOUT_bus [0];

assign \pipeline|enable_i_rtl_0|auto_generated|altsyncram4|ram_block5a0~portbdataout  = \pipeline|enable_i_rtl_0|auto_generated|altsyncram4|ram_block5a0_PORTBDATAOUT_bus [0];
assign \pipeline|enable_i_rtl_0|auto_generated|altsyncram4|ram_block5a1  = \pipeline|enable_i_rtl_0|auto_generated|altsyncram4|ram_block5a0_PORTBDATAOUT_bus [1];
assign \pipeline|enable_i_rtl_0|auto_generated|altsyncram4|ram_block5a2  = \pipeline|enable_i_rtl_0|auto_generated|altsyncram4|ram_block5a0_PORTBDATAOUT_bus [2];
assign \pipeline|enable_i_rtl_0|auto_generated|altsyncram4|ram_block5a3  = \pipeline|enable_i_rtl_0|auto_generated|altsyncram4|ram_block5a0_PORTBDATAOUT_bus [3];
assign \pipeline|enable_i_rtl_0|auto_generated|altsyncram4|ram_block5a4  = \pipeline|enable_i_rtl_0|auto_generated|altsyncram4|ram_block5a0_PORTBDATAOUT_bus [4];
assign \pipeline|enable_i_rtl_0|auto_generated|altsyncram4|ram_block5a5  = \pipeline|enable_i_rtl_0|auto_generated|altsyncram4|ram_block5a0_PORTBDATAOUT_bus [5];
assign \pipeline|enable_i_rtl_0|auto_generated|altsyncram4|ram_block5a6  = \pipeline|enable_i_rtl_0|auto_generated|altsyncram4|ram_block5a0_PORTBDATAOUT_bus [6];
assign \pipeline|enable_i_rtl_0|auto_generated|altsyncram4|ram_block5a7  = \pipeline|enable_i_rtl_0|auto_generated|altsyncram4|ram_block5a0_PORTBDATAOUT_bus [7];
assign \pipeline|enable_i_rtl_0|auto_generated|altsyncram4|ram_block5a8  = \pipeline|enable_i_rtl_0|auto_generated|altsyncram4|ram_block5a0_PORTBDATAOUT_bus [8];
assign \pipeline|enable_i_rtl_0|auto_generated|altsyncram4|ram_block5a9  = \pipeline|enable_i_rtl_0|auto_generated|altsyncram4|ram_block5a0_PORTBDATAOUT_bus [9];
assign \pipeline|enable_i_rtl_0|auto_generated|altsyncram4|ram_block5a10  = \pipeline|enable_i_rtl_0|auto_generated|altsyncram4|ram_block5a0_PORTBDATAOUT_bus [10];
assign \pipeline|enable_i_rtl_0|auto_generated|altsyncram4|ram_block5a11  = \pipeline|enable_i_rtl_0|auto_generated|altsyncram4|ram_block5a0_PORTBDATAOUT_bus [11];
assign \pipeline|enable_i_rtl_0|auto_generated|altsyncram4|ram_block5a12  = \pipeline|enable_i_rtl_0|auto_generated|altsyncram4|ram_block5a0_PORTBDATAOUT_bus [12];

// Location: LCCOMB_X49_Y45_N14
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [7]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOOBUF_X67_Y73_N9
cycloneive_io_obuf \led~output (
	.i(\led~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(led),
	.obar());
// synopsys translate_off
defparam \led~output .bus_hold = "false";
defparam \led~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y37_N1
cycloneive_io_obuf \altera_reserved_tdo~output (
	.i(\altera_internal_jtag~TDO ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(altera_reserved_tdo),
	.obar());
// synopsys translate_off
defparam \altera_reserved_tdo~output .bus_hold = "false";
defparam \altera_reserved_tdo~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X0_Y36_N8
cycloneive_io_ibuf \clk_in~input (
	.i(clk_in),
	.ibar(gnd),
	.o(\clk_in~input_o ));
// synopsys translate_off
defparam \clk_in~input .bus_hold = "false";
defparam \clk_in~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G2
cycloneive_clkctrl \clk_in~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\clk_in~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\clk_in~inputclkctrl_outclk ));
// synopsys translate_off
defparam \clk_in~inputclkctrl .clock_type = "global clock";
defparam \clk_in~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X67_Y45_N8
cycloneive_lcell_comb \led~0 (
// Equation(s):
// \led~0_combout  = !\led~reg0_q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\led~reg0_q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\led~0_combout ),
	.cout());
// synopsys translate_off
defparam \led~0 .lut_mask = 16'h0F0F;
defparam \led~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X0_Y36_N15
cycloneive_io_ibuf \reset~input (
	.i(reset),
	.ibar(gnd),
	.o(\reset~input_o ));
// synopsys translate_off
defparam \reset~input .bus_hold = "false";
defparam \reset~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G1
cycloneive_clkctrl \reset~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\reset~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\reset~inputclkctrl_outclk ));
// synopsys translate_off
defparam \reset~inputclkctrl .clock_type = "global clock";
defparam \reset~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X66_Y45_N0
cycloneive_lcell_comb \Add0~0 (
// Equation(s):
// \Add0~0_combout  = counter[0] $ (VCC)
// \Add0~1  = CARRY(counter[0])

	.dataa(gnd),
	.datab(counter[0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\Add0~0_combout ),
	.cout(\Add0~1 ));
// synopsys translate_off
defparam \Add0~0 .lut_mask = 16'h33CC;
defparam \Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y45_N1
dffeas \counter[0] (
	.clk(\clk_in~inputclkctrl_outclk ),
	.d(\Add0~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(counter[0]),
	.prn(vcc));
// synopsys translate_off
defparam \counter[0] .is_wysiwyg = "true";
defparam \counter[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y45_N2
cycloneive_lcell_comb \Add0~2 (
// Equation(s):
// \Add0~2_combout  = (counter[1] & (!\Add0~1 )) # (!counter[1] & ((\Add0~1 ) # (GND)))
// \Add0~3  = CARRY((!\Add0~1 ) # (!counter[1]))

	.dataa(counter[1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~1 ),
	.combout(\Add0~2_combout ),
	.cout(\Add0~3 ));
// synopsys translate_off
defparam \Add0~2 .lut_mask = 16'h5A5F;
defparam \Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X67_Y45_N2
cycloneive_lcell_comb \counter~0 (
// Equation(s):
// \counter~0_combout  = (\Add0~2_combout  & !\Equal0~10_combout )

	.dataa(\Add0~2_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\Equal0~10_combout ),
	.cin(gnd),
	.combout(\counter~0_combout ),
	.cout());
// synopsys translate_off
defparam \counter~0 .lut_mask = 16'h00AA;
defparam \counter~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y45_N3
dffeas \counter[1] (
	.clk(\clk_in~inputclkctrl_outclk ),
	.d(\counter~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(counter[1]),
	.prn(vcc));
// synopsys translate_off
defparam \counter[1] .is_wysiwyg = "true";
defparam \counter[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y45_N4
cycloneive_lcell_comb \Add0~4 (
// Equation(s):
// \Add0~4_combout  = (counter[2] & (\Add0~3  $ (GND))) # (!counter[2] & (!\Add0~3  & VCC))
// \Add0~5  = CARRY((counter[2] & !\Add0~3 ))

	.dataa(gnd),
	.datab(counter[2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~3 ),
	.combout(\Add0~4_combout ),
	.cout(\Add0~5 ));
// synopsys translate_off
defparam \Add0~4 .lut_mask = 16'hC30C;
defparam \Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X66_Y45_N5
dffeas \counter[2] (
	.clk(\clk_in~inputclkctrl_outclk ),
	.d(\Add0~4_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(counter[2]),
	.prn(vcc));
// synopsys translate_off
defparam \counter[2] .is_wysiwyg = "true";
defparam \counter[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y45_N6
cycloneive_lcell_comb \Add0~6 (
// Equation(s):
// \Add0~6_combout  = (counter[3] & (!\Add0~5 )) # (!counter[3] & ((\Add0~5 ) # (GND)))
// \Add0~7  = CARRY((!\Add0~5 ) # (!counter[3]))

	.dataa(counter[3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~5 ),
	.combout(\Add0~6_combout ),
	.cout(\Add0~7 ));
// synopsys translate_off
defparam \Add0~6 .lut_mask = 16'h5A5F;
defparam \Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X66_Y45_N7
dffeas \counter[3] (
	.clk(\clk_in~inputclkctrl_outclk ),
	.d(\Add0~6_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(counter[3]),
	.prn(vcc));
// synopsys translate_off
defparam \counter[3] .is_wysiwyg = "true";
defparam \counter[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y45_N12
cycloneive_lcell_comb \Equal0~8 (
// Equation(s):
// \Equal0~8_combout  = (counter[0] & (!counter[3] & (!counter[2] & !counter[1])))

	.dataa(counter[0]),
	.datab(counter[3]),
	.datac(counter[2]),
	.datad(counter[1]),
	.cin(gnd),
	.combout(\Equal0~8_combout ),
	.cout());
// synopsys translate_off
defparam \Equal0~8 .lut_mask = 16'h0002;
defparam \Equal0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y45_N8
cycloneive_lcell_comb \Add0~8 (
// Equation(s):
// \Add0~8_combout  = (counter[4] & (\Add0~7  $ (GND))) # (!counter[4] & (!\Add0~7  & VCC))
// \Add0~9  = CARRY((counter[4] & !\Add0~7 ))

	.dataa(gnd),
	.datab(counter[4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~7 ),
	.combout(\Add0~8_combout ),
	.cout(\Add0~9 ));
// synopsys translate_off
defparam \Add0~8 .lut_mask = 16'hC30C;
defparam \Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X66_Y45_N9
dffeas \counter[4] (
	.clk(\clk_in~inputclkctrl_outclk ),
	.d(\Add0~8_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(counter[4]),
	.prn(vcc));
// synopsys translate_off
defparam \counter[4] .is_wysiwyg = "true";
defparam \counter[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y45_N10
cycloneive_lcell_comb \Add0~10 (
// Equation(s):
// \Add0~10_combout  = (counter[5] & (!\Add0~9 )) # (!counter[5] & ((\Add0~9 ) # (GND)))
// \Add0~11  = CARRY((!\Add0~9 ) # (!counter[5]))

	.dataa(counter[5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~9 ),
	.combout(\Add0~10_combout ),
	.cout(\Add0~11 ));
// synopsys translate_off
defparam \Add0~10 .lut_mask = 16'h5A5F;
defparam \Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X66_Y45_N11
dffeas \counter[5] (
	.clk(\clk_in~inputclkctrl_outclk ),
	.d(\Add0~10_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(counter[5]),
	.prn(vcc));
// synopsys translate_off
defparam \counter[5] .is_wysiwyg = "true";
defparam \counter[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y45_N12
cycloneive_lcell_comb \Add0~12 (
// Equation(s):
// \Add0~12_combout  = (counter[6] & (\Add0~11  $ (GND))) # (!counter[6] & (!\Add0~11  & VCC))
// \Add0~13  = CARRY((counter[6] & !\Add0~11 ))

	.dataa(counter[6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~11 ),
	.combout(\Add0~12_combout ),
	.cout(\Add0~13 ));
// synopsys translate_off
defparam \Add0~12 .lut_mask = 16'hA50A;
defparam \Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X66_Y45_N13
dffeas \counter[6] (
	.clk(\clk_in~inputclkctrl_outclk ),
	.d(\Add0~12_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(counter[6]),
	.prn(vcc));
// synopsys translate_off
defparam \counter[6] .is_wysiwyg = "true";
defparam \counter[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y45_N14
cycloneive_lcell_comb \Add0~14 (
// Equation(s):
// \Add0~14_combout  = (counter[7] & (!\Add0~13 )) # (!counter[7] & ((\Add0~13 ) # (GND)))
// \Add0~15  = CARRY((!\Add0~13 ) # (!counter[7]))

	.dataa(gnd),
	.datab(counter[7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~13 ),
	.combout(\Add0~14_combout ),
	.cout(\Add0~15 ));
// synopsys translate_off
defparam \Add0~14 .lut_mask = 16'h3C3F;
defparam \Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X66_Y45_N15
dffeas \counter[7] (
	.clk(\clk_in~inputclkctrl_outclk ),
	.d(\Add0~14_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(counter[7]),
	.prn(vcc));
// synopsys translate_off
defparam \counter[7] .is_wysiwyg = "true";
defparam \counter[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y45_N24
cycloneive_lcell_comb \Equal0~7 (
// Equation(s):
// \Equal0~7_combout  = (!counter[7] & (!counter[5] & (!counter[6] & !counter[4])))

	.dataa(counter[7]),
	.datab(counter[5]),
	.datac(counter[6]),
	.datad(counter[4]),
	.cin(gnd),
	.combout(\Equal0~7_combout ),
	.cout());
// synopsys translate_off
defparam \Equal0~7 .lut_mask = 16'h0001;
defparam \Equal0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y45_N6
cycloneive_lcell_comb \Equal0~9 (
// Equation(s):
// \Equal0~9_combout  = (\Equal0~8_combout  & \Equal0~7_combout )

	.dataa(\Equal0~8_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\Equal0~7_combout ),
	.cin(gnd),
	.combout(\Equal0~9_combout ),
	.cout());
// synopsys translate_off
defparam \Equal0~9 .lut_mask = 16'hAA00;
defparam \Equal0~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y45_N16
cycloneive_lcell_comb \Add0~16 (
// Equation(s):
// \Add0~16_combout  = (counter[8] & (\Add0~15  $ (GND))) # (!counter[8] & (!\Add0~15  & VCC))
// \Add0~17  = CARRY((counter[8] & !\Add0~15 ))

	.dataa(gnd),
	.datab(counter[8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~15 ),
	.combout(\Add0~16_combout ),
	.cout(\Add0~17 ));
// synopsys translate_off
defparam \Add0~16 .lut_mask = 16'hC30C;
defparam \Add0~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X66_Y45_N17
dffeas \counter[8] (
	.clk(\clk_in~inputclkctrl_outclk ),
	.d(\Add0~16_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(counter[8]),
	.prn(vcc));
// synopsys translate_off
defparam \counter[8] .is_wysiwyg = "true";
defparam \counter[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y45_N18
cycloneive_lcell_comb \Add0~18 (
// Equation(s):
// \Add0~18_combout  = (counter[9] & (!\Add0~17 )) # (!counter[9] & ((\Add0~17 ) # (GND)))
// \Add0~19  = CARRY((!\Add0~17 ) # (!counter[9]))

	.dataa(gnd),
	.datab(counter[9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~17 ),
	.combout(\Add0~18_combout ),
	.cout(\Add0~19 ));
// synopsys translate_off
defparam \Add0~18 .lut_mask = 16'h3C3F;
defparam \Add0~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X66_Y45_N19
dffeas \counter[9] (
	.clk(\clk_in~inputclkctrl_outclk ),
	.d(\Add0~18_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(counter[9]),
	.prn(vcc));
// synopsys translate_off
defparam \counter[9] .is_wysiwyg = "true";
defparam \counter[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y45_N20
cycloneive_lcell_comb \Add0~20 (
// Equation(s):
// \Add0~20_combout  = (counter[10] & (\Add0~19  $ (GND))) # (!counter[10] & (!\Add0~19  & VCC))
// \Add0~21  = CARRY((counter[10] & !\Add0~19 ))

	.dataa(gnd),
	.datab(counter[10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~19 ),
	.combout(\Add0~20_combout ),
	.cout(\Add0~21 ));
// synopsys translate_off
defparam \Add0~20 .lut_mask = 16'hC30C;
defparam \Add0~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X66_Y45_N21
dffeas \counter[10] (
	.clk(\clk_in~inputclkctrl_outclk ),
	.d(\Add0~20_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(counter[10]),
	.prn(vcc));
// synopsys translate_off
defparam \counter[10] .is_wysiwyg = "true";
defparam \counter[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y45_N22
cycloneive_lcell_comb \Add0~22 (
// Equation(s):
// \Add0~22_combout  = (counter[11] & (!\Add0~21 )) # (!counter[11] & ((\Add0~21 ) # (GND)))
// \Add0~23  = CARRY((!\Add0~21 ) # (!counter[11]))

	.dataa(counter[11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~21 ),
	.combout(\Add0~22_combout ),
	.cout(\Add0~23 ));
// synopsys translate_off
defparam \Add0~22 .lut_mask = 16'h5A5F;
defparam \Add0~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X66_Y45_N23
dffeas \counter[11] (
	.clk(\clk_in~inputclkctrl_outclk ),
	.d(\Add0~22_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(counter[11]),
	.prn(vcc));
// synopsys translate_off
defparam \counter[11] .is_wysiwyg = "true";
defparam \counter[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y45_N24
cycloneive_lcell_comb \Add0~24 (
// Equation(s):
// \Add0~24_combout  = (counter[12] & (\Add0~23  $ (GND))) # (!counter[12] & (!\Add0~23  & VCC))
// \Add0~25  = CARRY((counter[12] & !\Add0~23 ))

	.dataa(gnd),
	.datab(counter[12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~23 ),
	.combout(\Add0~24_combout ),
	.cout(\Add0~25 ));
// synopsys translate_off
defparam \Add0~24 .lut_mask = 16'hC30C;
defparam \Add0~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X66_Y45_N25
dffeas \counter[12] (
	.clk(\clk_in~inputclkctrl_outclk ),
	.d(\Add0~24_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(counter[12]),
	.prn(vcc));
// synopsys translate_off
defparam \counter[12] .is_wysiwyg = "true";
defparam \counter[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y45_N26
cycloneive_lcell_comb \Add0~26 (
// Equation(s):
// \Add0~26_combout  = (counter[13] & (!\Add0~25 )) # (!counter[13] & ((\Add0~25 ) # (GND)))
// \Add0~27  = CARRY((!\Add0~25 ) # (!counter[13]))

	.dataa(counter[13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~25 ),
	.combout(\Add0~26_combout ),
	.cout(\Add0~27 ));
// synopsys translate_off
defparam \Add0~26 .lut_mask = 16'h5A5F;
defparam \Add0~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X66_Y45_N27
dffeas \counter[13] (
	.clk(\clk_in~inputclkctrl_outclk ),
	.d(\Add0~26_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(counter[13]),
	.prn(vcc));
// synopsys translate_off
defparam \counter[13] .is_wysiwyg = "true";
defparam \counter[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y45_N28
cycloneive_lcell_comb \Add0~28 (
// Equation(s):
// \Add0~28_combout  = (counter[14] & (\Add0~27  $ (GND))) # (!counter[14] & (!\Add0~27  & VCC))
// \Add0~29  = CARRY((counter[14] & !\Add0~27 ))

	.dataa(gnd),
	.datab(counter[14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~27 ),
	.combout(\Add0~28_combout ),
	.cout(\Add0~29 ));
// synopsys translate_off
defparam \Add0~28 .lut_mask = 16'hC30C;
defparam \Add0~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X66_Y45_N29
dffeas \counter[14] (
	.clk(\clk_in~inputclkctrl_outclk ),
	.d(\Add0~28_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(counter[14]),
	.prn(vcc));
// synopsys translate_off
defparam \counter[14] .is_wysiwyg = "true";
defparam \counter[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y45_N30
cycloneive_lcell_comb \Add0~30 (
// Equation(s):
// \Add0~30_combout  = (counter[15] & (!\Add0~29 )) # (!counter[15] & ((\Add0~29 ) # (GND)))
// \Add0~31  = CARRY((!\Add0~29 ) # (!counter[15]))

	.dataa(counter[15]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~29 ),
	.combout(\Add0~30_combout ),
	.cout(\Add0~31 ));
// synopsys translate_off
defparam \Add0~30 .lut_mask = 16'h5A5F;
defparam \Add0~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X66_Y45_N31
dffeas \counter[15] (
	.clk(\clk_in~inputclkctrl_outclk ),
	.d(\Add0~30_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(counter[15]),
	.prn(vcc));
// synopsys translate_off
defparam \counter[15] .is_wysiwyg = "true";
defparam \counter[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y44_N0
cycloneive_lcell_comb \Add0~32 (
// Equation(s):
// \Add0~32_combout  = (counter[16] & (\Add0~31  $ (GND))) # (!counter[16] & (!\Add0~31  & VCC))
// \Add0~33  = CARRY((counter[16] & !\Add0~31 ))

	.dataa(gnd),
	.datab(counter[16]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~31 ),
	.combout(\Add0~32_combout ),
	.cout(\Add0~33 ));
// synopsys translate_off
defparam \Add0~32 .lut_mask = 16'hC30C;
defparam \Add0~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X66_Y44_N1
dffeas \counter[16] (
	.clk(\clk_in~inputclkctrl_outclk ),
	.d(\Add0~32_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(counter[16]),
	.prn(vcc));
// synopsys translate_off
defparam \counter[16] .is_wysiwyg = "true";
defparam \counter[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y44_N2
cycloneive_lcell_comb \Add0~34 (
// Equation(s):
// \Add0~34_combout  = (counter[17] & (!\Add0~33 )) # (!counter[17] & ((\Add0~33 ) # (GND)))
// \Add0~35  = CARRY((!\Add0~33 ) # (!counter[17]))

	.dataa(gnd),
	.datab(counter[17]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~33 ),
	.combout(\Add0~34_combout ),
	.cout(\Add0~35 ));
// synopsys translate_off
defparam \Add0~34 .lut_mask = 16'h3C3F;
defparam \Add0~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X66_Y44_N3
dffeas \counter[17] (
	.clk(\clk_in~inputclkctrl_outclk ),
	.d(\Add0~34_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(counter[17]),
	.prn(vcc));
// synopsys translate_off
defparam \counter[17] .is_wysiwyg = "true";
defparam \counter[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y44_N4
cycloneive_lcell_comb \Add0~36 (
// Equation(s):
// \Add0~36_combout  = (counter[18] & (\Add0~35  $ (GND))) # (!counter[18] & (!\Add0~35  & VCC))
// \Add0~37  = CARRY((counter[18] & !\Add0~35 ))

	.dataa(gnd),
	.datab(counter[18]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~35 ),
	.combout(\Add0~36_combout ),
	.cout(\Add0~37 ));
// synopsys translate_off
defparam \Add0~36 .lut_mask = 16'hC30C;
defparam \Add0~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X66_Y44_N5
dffeas \counter[18] (
	.clk(\clk_in~inputclkctrl_outclk ),
	.d(\Add0~36_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(counter[18]),
	.prn(vcc));
// synopsys translate_off
defparam \counter[18] .is_wysiwyg = "true";
defparam \counter[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y44_N6
cycloneive_lcell_comb \Add0~38 (
// Equation(s):
// \Add0~38_combout  = (counter[19] & (!\Add0~37 )) # (!counter[19] & ((\Add0~37 ) # (GND)))
// \Add0~39  = CARRY((!\Add0~37 ) # (!counter[19]))

	.dataa(counter[19]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~37 ),
	.combout(\Add0~38_combout ),
	.cout(\Add0~39 ));
// synopsys translate_off
defparam \Add0~38 .lut_mask = 16'h5A5F;
defparam \Add0~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X66_Y44_N7
dffeas \counter[19] (
	.clk(\clk_in~inputclkctrl_outclk ),
	.d(\Add0~38_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(counter[19]),
	.prn(vcc));
// synopsys translate_off
defparam \counter[19] .is_wysiwyg = "true";
defparam \counter[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y44_N8
cycloneive_lcell_comb \Add0~40 (
// Equation(s):
// \Add0~40_combout  = (counter[20] & (\Add0~39  $ (GND))) # (!counter[20] & (!\Add0~39  & VCC))
// \Add0~41  = CARRY((counter[20] & !\Add0~39 ))

	.dataa(gnd),
	.datab(counter[20]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~39 ),
	.combout(\Add0~40_combout ),
	.cout(\Add0~41 ));
// synopsys translate_off
defparam \Add0~40 .lut_mask = 16'hC30C;
defparam \Add0~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X66_Y44_N9
dffeas \counter[20] (
	.clk(\clk_in~inputclkctrl_outclk ),
	.d(\Add0~40_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(counter[20]),
	.prn(vcc));
// synopsys translate_off
defparam \counter[20] .is_wysiwyg = "true";
defparam \counter[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y44_N10
cycloneive_lcell_comb \Add0~42 (
// Equation(s):
// \Add0~42_combout  = (counter[21] & (!\Add0~41 )) # (!counter[21] & ((\Add0~41 ) # (GND)))
// \Add0~43  = CARRY((!\Add0~41 ) # (!counter[21]))

	.dataa(counter[21]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~41 ),
	.combout(\Add0~42_combout ),
	.cout(\Add0~43 ));
// synopsys translate_off
defparam \Add0~42 .lut_mask = 16'h5A5F;
defparam \Add0~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X66_Y44_N11
dffeas \counter[21] (
	.clk(\clk_in~inputclkctrl_outclk ),
	.d(\Add0~42_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(counter[21]),
	.prn(vcc));
// synopsys translate_off
defparam \counter[21] .is_wysiwyg = "true";
defparam \counter[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y44_N12
cycloneive_lcell_comb \Add0~44 (
// Equation(s):
// \Add0~44_combout  = (counter[22] & (\Add0~43  $ (GND))) # (!counter[22] & (!\Add0~43  & VCC))
// \Add0~45  = CARRY((counter[22] & !\Add0~43 ))

	.dataa(counter[22]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~43 ),
	.combout(\Add0~44_combout ),
	.cout(\Add0~45 ));
// synopsys translate_off
defparam \Add0~44 .lut_mask = 16'hA50A;
defparam \Add0~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X66_Y44_N13
dffeas \counter[22] (
	.clk(\clk_in~inputclkctrl_outclk ),
	.d(\Add0~44_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(counter[22]),
	.prn(vcc));
// synopsys translate_off
defparam \counter[22] .is_wysiwyg = "true";
defparam \counter[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y44_N14
cycloneive_lcell_comb \Add0~46 (
// Equation(s):
// \Add0~46_combout  = (counter[23] & (!\Add0~45 )) # (!counter[23] & ((\Add0~45 ) # (GND)))
// \Add0~47  = CARRY((!\Add0~45 ) # (!counter[23]))

	.dataa(gnd),
	.datab(counter[23]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~45 ),
	.combout(\Add0~46_combout ),
	.cout(\Add0~47 ));
// synopsys translate_off
defparam \Add0~46 .lut_mask = 16'h3C3F;
defparam \Add0~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X66_Y44_N15
dffeas \counter[23] (
	.clk(\clk_in~inputclkctrl_outclk ),
	.d(\Add0~46_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(counter[23]),
	.prn(vcc));
// synopsys translate_off
defparam \counter[23] .is_wysiwyg = "true";
defparam \counter[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y44_N10
cycloneive_lcell_comb \Equal0~2 (
// Equation(s):
// \Equal0~2_combout  = (!counter[22] & (!counter[21] & (!counter[23] & !counter[20])))

	.dataa(counter[22]),
	.datab(counter[21]),
	.datac(counter[23]),
	.datad(counter[20]),
	.cin(gnd),
	.combout(\Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \Equal0~2 .lut_mask = 16'h0001;
defparam \Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y44_N16
cycloneive_lcell_comb \Add0~48 (
// Equation(s):
// \Add0~48_combout  = (counter[24] & (\Add0~47  $ (GND))) # (!counter[24] & (!\Add0~47  & VCC))
// \Add0~49  = CARRY((counter[24] & !\Add0~47 ))

	.dataa(gnd),
	.datab(counter[24]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~47 ),
	.combout(\Add0~48_combout ),
	.cout(\Add0~49 ));
// synopsys translate_off
defparam \Add0~48 .lut_mask = 16'hC30C;
defparam \Add0~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X66_Y44_N17
dffeas \counter[24] (
	.clk(\clk_in~inputclkctrl_outclk ),
	.d(\Add0~48_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(counter[24]),
	.prn(vcc));
// synopsys translate_off
defparam \counter[24] .is_wysiwyg = "true";
defparam \counter[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y44_N18
cycloneive_lcell_comb \Add0~50 (
// Equation(s):
// \Add0~50_combout  = (counter[25] & (!\Add0~49 )) # (!counter[25] & ((\Add0~49 ) # (GND)))
// \Add0~51  = CARRY((!\Add0~49 ) # (!counter[25]))

	.dataa(gnd),
	.datab(counter[25]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~49 ),
	.combout(\Add0~50_combout ),
	.cout(\Add0~51 ));
// synopsys translate_off
defparam \Add0~50 .lut_mask = 16'h3C3F;
defparam \Add0~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X66_Y44_N19
dffeas \counter[25] (
	.clk(\clk_in~inputclkctrl_outclk ),
	.d(\Add0~50_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(counter[25]),
	.prn(vcc));
// synopsys translate_off
defparam \counter[25] .is_wysiwyg = "true";
defparam \counter[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y44_N20
cycloneive_lcell_comb \Add0~52 (
// Equation(s):
// \Add0~52_combout  = (counter[26] & (\Add0~51  $ (GND))) # (!counter[26] & (!\Add0~51  & VCC))
// \Add0~53  = CARRY((counter[26] & !\Add0~51 ))

	.dataa(gnd),
	.datab(counter[26]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~51 ),
	.combout(\Add0~52_combout ),
	.cout(\Add0~53 ));
// synopsys translate_off
defparam \Add0~52 .lut_mask = 16'hC30C;
defparam \Add0~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X66_Y44_N21
dffeas \counter[26] (
	.clk(\clk_in~inputclkctrl_outclk ),
	.d(\Add0~52_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(counter[26]),
	.prn(vcc));
// synopsys translate_off
defparam \counter[26] .is_wysiwyg = "true";
defparam \counter[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y44_N22
cycloneive_lcell_comb \Add0~54 (
// Equation(s):
// \Add0~54_combout  = (counter[27] & (!\Add0~53 )) # (!counter[27] & ((\Add0~53 ) # (GND)))
// \Add0~55  = CARRY((!\Add0~53 ) # (!counter[27]))

	.dataa(counter[27]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~53 ),
	.combout(\Add0~54_combout ),
	.cout(\Add0~55 ));
// synopsys translate_off
defparam \Add0~54 .lut_mask = 16'h5A5F;
defparam \Add0~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X66_Y44_N23
dffeas \counter[27] (
	.clk(\clk_in~inputclkctrl_outclk ),
	.d(\Add0~54_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(counter[27]),
	.prn(vcc));
// synopsys translate_off
defparam \counter[27] .is_wysiwyg = "true";
defparam \counter[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y45_N10
cycloneive_lcell_comb \Equal0~1 (
// Equation(s):
// \Equal0~1_combout  = (!counter[25] & (!counter[27] & (!counter[26] & !counter[24])))

	.dataa(counter[25]),
	.datab(counter[27]),
	.datac(counter[26]),
	.datad(counter[24]),
	.cin(gnd),
	.combout(\Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \Equal0~1 .lut_mask = 16'h0001;
defparam \Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y44_N12
cycloneive_lcell_comb \Equal0~3 (
// Equation(s):
// \Equal0~3_combout  = (!counter[16] & (!counter[19] & (!counter[18] & !counter[17])))

	.dataa(counter[16]),
	.datab(counter[19]),
	.datac(counter[18]),
	.datad(counter[17]),
	.cin(gnd),
	.combout(\Equal0~3_combout ),
	.cout());
// synopsys translate_off
defparam \Equal0~3 .lut_mask = 16'h0001;
defparam \Equal0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y44_N24
cycloneive_lcell_comb \Add0~56 (
// Equation(s):
// \Add0~56_combout  = (counter[28] & (\Add0~55  $ (GND))) # (!counter[28] & (!\Add0~55  & VCC))
// \Add0~57  = CARRY((counter[28] & !\Add0~55 ))

	.dataa(gnd),
	.datab(counter[28]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~55 ),
	.combout(\Add0~56_combout ),
	.cout(\Add0~57 ));
// synopsys translate_off
defparam \Add0~56 .lut_mask = 16'hC30C;
defparam \Add0~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X66_Y44_N25
dffeas \counter[28] (
	.clk(\clk_in~inputclkctrl_outclk ),
	.d(\Add0~56_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(counter[28]),
	.prn(vcc));
// synopsys translate_off
defparam \counter[28] .is_wysiwyg = "true";
defparam \counter[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y44_N26
cycloneive_lcell_comb \Add0~58 (
// Equation(s):
// \Add0~58_combout  = (counter[29] & (!\Add0~57 )) # (!counter[29] & ((\Add0~57 ) # (GND)))
// \Add0~59  = CARRY((!\Add0~57 ) # (!counter[29]))

	.dataa(counter[29]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~57 ),
	.combout(\Add0~58_combout ),
	.cout(\Add0~59 ));
// synopsys translate_off
defparam \Add0~58 .lut_mask = 16'h5A5F;
defparam \Add0~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X66_Y44_N27
dffeas \counter[29] (
	.clk(\clk_in~inputclkctrl_outclk ),
	.d(\Add0~58_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(counter[29]),
	.prn(vcc));
// synopsys translate_off
defparam \counter[29] .is_wysiwyg = "true";
defparam \counter[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y44_N28
cycloneive_lcell_comb \Add0~60 (
// Equation(s):
// \Add0~60_combout  = (counter[30] & (\Add0~59  $ (GND))) # (!counter[30] & (!\Add0~59  & VCC))
// \Add0~61  = CARRY((counter[30] & !\Add0~59 ))

	.dataa(gnd),
	.datab(counter[30]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~59 ),
	.combout(\Add0~60_combout ),
	.cout(\Add0~61 ));
// synopsys translate_off
defparam \Add0~60 .lut_mask = 16'hC30C;
defparam \Add0~60 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X66_Y44_N29
dffeas \counter[30] (
	.clk(\clk_in~inputclkctrl_outclk ),
	.d(\Add0~60_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(counter[30]),
	.prn(vcc));
// synopsys translate_off
defparam \counter[30] .is_wysiwyg = "true";
defparam \counter[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y44_N30
cycloneive_lcell_comb \Add0~62 (
// Equation(s):
// \Add0~62_combout  = counter[31] $ (\Add0~61 )

	.dataa(counter[31]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\Add0~61 ),
	.combout(\Add0~62_combout ),
	.cout());
// synopsys translate_off
defparam \Add0~62 .lut_mask = 16'h5A5A;
defparam \Add0~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X66_Y44_N31
dffeas \counter[31] (
	.clk(\clk_in~inputclkctrl_outclk ),
	.d(\Add0~62_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(counter[31]),
	.prn(vcc));
// synopsys translate_off
defparam \counter[31] .is_wysiwyg = "true";
defparam \counter[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y44_N24
cycloneive_lcell_comb \Equal0~0 (
// Equation(s):
// \Equal0~0_combout  = (!counter[30] & (!counter[28] & (!counter[29] & !counter[31])))

	.dataa(counter[30]),
	.datab(counter[28]),
	.datac(counter[29]),
	.datad(counter[31]),
	.cin(gnd),
	.combout(\Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \Equal0~0 .lut_mask = 16'h0001;
defparam \Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y44_N6
cycloneive_lcell_comb \Equal0~4 (
// Equation(s):
// \Equal0~4_combout  = (\Equal0~2_combout  & (\Equal0~1_combout  & (\Equal0~3_combout  & \Equal0~0_combout )))

	.dataa(\Equal0~2_combout ),
	.datab(\Equal0~1_combout ),
	.datac(\Equal0~3_combout ),
	.datad(\Equal0~0_combout ),
	.cin(gnd),
	.combout(\Equal0~4_combout ),
	.cout());
// synopsys translate_off
defparam \Equal0~4 .lut_mask = 16'h8000;
defparam \Equal0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y45_N22
cycloneive_lcell_comb \Equal0~6 (
// Equation(s):
// \Equal0~6_combout  = (!counter[11] & (!counter[10] & (!counter[8] & !counter[9])))

	.dataa(counter[11]),
	.datab(counter[10]),
	.datac(counter[8]),
	.datad(counter[9]),
	.cin(gnd),
	.combout(\Equal0~6_combout ),
	.cout());
// synopsys translate_off
defparam \Equal0~6 .lut_mask = 16'h0001;
defparam \Equal0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y45_N28
cycloneive_lcell_comb \Equal0~5 (
// Equation(s):
// \Equal0~5_combout  = (!counter[14] & (!counter[15] & (!counter[13] & !counter[12])))

	.dataa(counter[14]),
	.datab(counter[15]),
	.datac(counter[13]),
	.datad(counter[12]),
	.cin(gnd),
	.combout(\Equal0~5_combout ),
	.cout());
// synopsys translate_off
defparam \Equal0~5 .lut_mask = 16'h0001;
defparam \Equal0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y45_N0
cycloneive_lcell_comb \Equal0~10 (
// Equation(s):
// \Equal0~10_combout  = (\Equal0~9_combout  & (\Equal0~4_combout  & (\Equal0~6_combout  & \Equal0~5_combout )))

	.dataa(\Equal0~9_combout ),
	.datab(\Equal0~4_combout ),
	.datac(\Equal0~6_combout ),
	.datad(\Equal0~5_combout ),
	.cin(gnd),
	.combout(\Equal0~10_combout ),
	.cout());
// synopsys translate_off
defparam \Equal0~10 .lut_mask = 16'h8000;
defparam \Equal0~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y45_N9
dffeas \led~reg0 (
	.clk(\clk_in~inputclkctrl_outclk ),
	.d(\led~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Equal0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\led~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \led~reg0 .is_wysiwyg = "true";
defparam \led~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y38_N1
cycloneive_io_ibuf \altera_reserved_tms~input (
	.i(altera_reserved_tms),
	.ibar(gnd),
	.o(\altera_reserved_tms~input_o ));
// synopsys translate_off
defparam \altera_reserved_tms~input .bus_hold = "false";
defparam \altera_reserved_tms~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y39_N1
cycloneive_io_ibuf \altera_reserved_tck~input (
	.i(altera_reserved_tck),
	.ibar(gnd),
	.o(\altera_reserved_tck~input_o ));
// synopsys translate_off
defparam \altera_reserved_tck~input .bus_hold = "false";
defparam \altera_reserved_tck~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y40_N1
cycloneive_io_ibuf \altera_reserved_tdi~input (
	.i(altera_reserved_tdi),
	.ibar(gnd),
	.o(\altera_reserved_tdi~input_o ));
// synopsys translate_off
defparam \altera_reserved_tdi~input .bus_hold = "false";
defparam \altera_reserved_tdi~input .simulate_z_as = "z";
// synopsys translate_on

// Location: JTAG_X1_Y37_N0
cycloneive_jtag altera_internal_jtag(
	.tms(\altera_reserved_tms~input_o ),
	.tck(\altera_reserved_tck~input_o ),
	.tdi(\altera_reserved_tdi~input_o ),
	.tdoutap(gnd),
	.tdouser(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo~q ),
	.tdo(\altera_internal_jtag~TDO ),
	.tmsutap(\altera_internal_jtag~TMSUTAP ),
	.tckutap(\altera_internal_jtag~TCKUTAP ),
	.tdiutap(\altera_internal_jtag~TDIUTAP ),
	.shiftuser(),
	.clkdruser(),
	.updateuser(),
	.runidleuser(),
	.usr1user());

// Location: CLKCTRL_G3
cycloneive_clkctrl \altera_internal_jtag~TCKUTAPclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\altera_internal_jtag~TCKUTAP }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ));
// synopsys translate_off
defparam \altera_internal_jtag~TCKUTAPclkctrl .clock_type = "global clock";
defparam \altera_internal_jtag~TCKUTAPclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X55_Y45_N2
cycloneive_lcell_comb \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~15 (
	.dataa(gnd),
	.datab(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~15_combout ),
	.cout(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~16 ));
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~15 .lut_mask = 16'h33CC;
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y44_N12
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~12 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [12]),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [13]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~12_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~12 .lut_mask = 16'hFAFA;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y44_N13
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[13] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\altera_internal_jtag~TMSUTAP ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [13]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[13] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y44_N4
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~13 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\altera_internal_jtag~TMSUTAP ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [13]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~13_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~13 .lut_mask = 16'hF000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y44_N5
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[14] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [14]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[14] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y44_N14
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~1 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\altera_internal_jtag~TMSUTAP ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [2]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~1 .lut_mask = 16'hF000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y44_N15
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[9] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [9]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[9] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y44_N16
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~9 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [9]),
	.datac(\altera_internal_jtag~TMSUTAP ),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~9_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~9 .lut_mask = 16'h0C0C;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y44_N17
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[10] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [10]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[10] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y44_N2
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~10 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [14]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [10]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~10_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~10 .lut_mask = 16'hFFFC;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y44_N3
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[11] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\altera_internal_jtag~TMSUTAP ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[11] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y44_N26
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~11 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [10]),
	.datac(\altera_internal_jtag~TMSUTAP ),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~11_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~11 .lut_mask = 16'hE0E0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y44_N27
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[12] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [12]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[12] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y44_N22
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [12]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [14]),
	.datac(\altera_internal_jtag~TMSUTAP ),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0 .lut_mask = 16'hE0E0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y44_N23
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[15] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [15]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[15] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y45_N16
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~4 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [7]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~4_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~4 .lut_mask = 16'hFFFC;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y45_N17
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\altera_internal_jtag~TMSUTAP ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[4] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y45_N28
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~5 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datac(\altera_internal_jtag~TMSUTAP ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~5_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~5 .lut_mask = 16'hF0C0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y45_N29
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [5]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[5] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y45_N2
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~6 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [6]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [5]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~6_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~6 .lut_mask = 16'hFFF0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y45_N3
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[6] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\altera_internal_jtag~TMSUTAP ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [6]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[6] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y45_N6
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~7 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\altera_internal_jtag~TMSUTAP ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [6]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~7_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~7 .lut_mask = 16'hF000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y45_N7
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[7] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [7]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[7] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y45_N26
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [7]),
	.datab(gnd),
	.datac(\altera_internal_jtag~TMSUTAP ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [5]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8 .lut_mask = 16'hF0A0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y45_N3
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[8] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[8] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y44_N12
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~1 (
	.dataa(gnd),
	.datab(\altera_internal_jtag~TMSUTAP ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~1 .lut_mask = 16'h0C0C;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y44_N13
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y44_N10
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~2 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [1]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [0]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~2 .lut_mask = 16'h0FF0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y44_N11
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\altera_internal_jtag~TMSUTAP ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y44_N0
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~0 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [0]),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [2]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [1]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~0 .lut_mask = 16'h5AF0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y44_N1
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\altera_internal_jtag~TMSUTAP ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y44_N8
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~0 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [2]),
	.datab(\altera_internal_jtag~TMSUTAP ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [9]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~0 .lut_mask = 16'h3373;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y44_N9
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y44_N0
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~1 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [15]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [1]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~1 .lut_mask = 16'hFEFF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y44_N1
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\altera_internal_jtag~TMSUTAP ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y44_N10
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~2 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [15]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datac(\altera_internal_jtag~TMSUTAP ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [1]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~2 .lut_mask = 16'hF0E0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y44_N11
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y44_N20
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~3 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\altera_internal_jtag~TMSUTAP ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [2]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~3 .lut_mask = 16'h0F00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y44_N21
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y45_N4
cycloneive_lcell_comb \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~19 (
	.dataa(gnd),
	.datab(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~16 ),
	.combout(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~19_combout ),
	.cout(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~20 ));
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~19 .lut_mask = 16'h3C3F;
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y45_N6
cycloneive_lcell_comb \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~21 (
	.dataa(gnd),
	.datab(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~20 ),
	.combout(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~21_combout ),
	.cout(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~22 ));
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~21 .lut_mask = 16'hC30C;
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y45_N16
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~5 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datab(\altera_internal_jtag~TDIUTAP ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [8]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~5_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~5 .lut_mask = 16'hD8D8;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y36_N16
cycloneive_lcell_comb \~GND (
// Equation(s):
// \~GND~combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\~GND~combout ),
	.cout());
// synopsys translate_off
defparam \~GND .lut_mask = 16'h0000;
defparam \~GND .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y44_N13
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\altera_internal_jtag~TDIUTAP ),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [9]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y44_N23
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [9]),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [8]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y44_N24
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [8]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y44_N25
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y44_N26
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [7]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y44_N27
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y44_N15
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [6]),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y44_N16
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [5]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y44_N17
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y44_N20
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [4]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y44_N21
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y44_N10
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]~0 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]~0 .lut_mask = 16'h0F0F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y44_N11
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]~0_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y44_N28
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [2]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y44_N29
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y44_N30
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]~1 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [1]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]~1 .lut_mask = 16'h00FF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y44_N31
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]~1_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y44_N14
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~1 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [3]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [2]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [5]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [4]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~1 .lut_mask = 16'h0002;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y44_N12
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~0 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [6]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [7]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [9]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [8]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~0 .lut_mask = 16'h0001;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y44_N0
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal1~0 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [0]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [1]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~1_combout ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~0_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal1~0 .lut_mask = 16'h1000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y44_N1
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal1~0_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y45_N12
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [7]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datac(\altera_internal_jtag~TMSUTAP ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [5]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0 .lut_mask = 16'hC080;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y45_N13
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y45_N8
cycloneive_lcell_comb \pram|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]),
	.cin(gnd),
	.combout(\pram|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0]~feeder .lut_mask = 16'hFF00;
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y45_N26
cycloneive_lcell_comb \pram|altsyncram_component|auto_generated|mgl_prim2|process_0~0 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]~q ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\pram|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ),
	.cout());
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|process_0~0 .lut_mask = 16'hFCFC;
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|process_0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y45_N13
dffeas \pram|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2]),
	.clrn(!\pram|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\pram|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pram|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2] .is_wysiwyg = "true";
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y45_N26
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]~6 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [8]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]~6_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]~6 .lut_mask = 16'h0400;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y45_N12
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]~7 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]~6_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]~7_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]~7 .lut_mask = 16'hB8B8;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y45_N13
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]~7_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y45_N22
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~1 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [8]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [3]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~1 .lut_mask = 16'hCACA;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y45_N2
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~6 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [4]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datac(\pram|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [2]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~1_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~6_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~6 .lut_mask = 16'hE222;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y45_N18
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~7 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [0]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~7_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~7 .lut_mask = 16'hD8D8;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y45_N12
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~8 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~7_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [3]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [8]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~8_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~8 .lut_mask = 16'hEECE;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y45_N4
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~9 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~6_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [3]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~8_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~9_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~9 .lut_mask = 16'hB8F0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y45_N5
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~9_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y45_N16
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [3]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y45_N10
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [8]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0 .lut_mask = 16'hC0C0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y45_N17
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y45_N8
cycloneive_lcell_comb \pram|altsyncram_component|auto_generated|mgl_prim2|process_0~1 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [5]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ),
	.cin(gnd),
	.combout(\pram|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.cout());
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|process_0~1 .lut_mask = 16'h2000;
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|process_0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y45_N9
dffeas \pram|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\pram|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\pram|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pram|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pram|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0] .is_wysiwyg = "true";
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y45_N28
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~3 (
	.dataa(\pram|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [0]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~3 .lut_mask = 16'hBB88;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y45_N0
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~2 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~1_combout ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~2 .lut_mask = 16'hE400;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y45_N29
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~3_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y45_N6
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~0 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~0 .lut_mask = 16'h8800;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y45_N24
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~1 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8_combout ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [8]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~1 .lut_mask = 16'h00C0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y45_N24
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~2 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~2 .lut_mask = 16'hB0A4;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y45_N4
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~3 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~0_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~1_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~2_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~3 .lut_mask = 16'hBCF0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y45_N5
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~3_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y45_N10
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~4 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [8]),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~4_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~4 .lut_mask = 16'h0033;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y45_N8
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~5 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg~q ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~4_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [2]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~0_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~5_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~5 .lut_mask = 16'hD850;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y45_N9
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~5_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y44_N30
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg_proc~0 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [2]),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [1]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg_proc~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg_proc~0 .lut_mask = 16'hCC00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg_proc~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y44_N31
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg_proc~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y45_N17
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~5_combout ),
	.asdata(\~GND~combout ),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [8]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y45_N20
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~0 (
	.dataa(\altera_internal_jtag~TMSUTAP ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datac(\altera_internal_jtag~TDIUTAP ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [8]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~0 .lut_mask = 16'hF780;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y45_N14
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~1 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [2]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~0_combout ),
	.datac(\altera_internal_jtag~TMSUTAP ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~1 .lut_mask = 16'h004C;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y44_N18
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~2 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [0]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [1]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~1_combout ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~0_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~2 .lut_mask = 16'h4000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y44_N19
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~2_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y45_N8
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\altera_internal_jtag~TMSUTAP ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0 .lut_mask = 16'hF000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y45_N14
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~2 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [15]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~2 .lut_mask = 16'hF0C8;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y45_N2
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~3 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~1_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~2_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~1_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~3 .lut_mask = 16'h88B8;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y45_N3
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~3_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y45_N14
cycloneive_lcell_comb \pram|altsyncram_component|auto_generated|mgl_prim2|process_0~3 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ),
	.cin(gnd),
	.combout(\pram|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.cout());
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|process_0~3 .lut_mask = 16'h2000;
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|process_0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y45_N6
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y45_N7
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y45_N0
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y45_N1
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y45_N2
cycloneive_lcell_comb \pram|altsyncram_component|auto_generated|mgl_prim2|sdr~0 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.cin(gnd),
	.combout(\pram|altsyncram_component|auto_generated|mgl_prim2|sdr~0_combout ),
	.cout());
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|sdr~0 .lut_mask = 16'h3300;
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|sdr~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y45_N12
cycloneive_lcell_comb \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~0 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~q ),
	.datab(\pram|altsyncram_component|auto_generated|mgl_prim2|sdr~0_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.cin(gnd),
	.combout(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~0_combout ),
	.cout());
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~0 .lut_mask = 16'hC080;
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y45_N10
cycloneive_lcell_comb \pram|altsyncram_component|auto_generated|mgl_prim2|Add1~0 (
	.dataa(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\pram|altsyncram_component|auto_generated|mgl_prim2|Add1~0_combout ),
	.cout(\pram|altsyncram_component|auto_generated|mgl_prim2|Add1~1 ));
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|Add1~0 .lut_mask = 16'h55AA;
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y45_N20
cycloneive_lcell_comb \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~2 (
	.dataa(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~0_combout ),
	.datab(\pram|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout ),
	.datac(gnd),
	.datad(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.cin(gnd),
	.combout(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~2 .lut_mask = 16'h1155;
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y45_N6
cycloneive_lcell_comb \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~6 (
	.dataa(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~3_combout ),
	.datab(\pram|altsyncram_component|auto_generated|mgl_prim2|Add1~0_combout ),
	.datac(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [0]),
	.datad(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~2_combout ),
	.cin(gnd),
	.combout(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~6_combout ),
	.cout());
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~6 .lut_mask = 16'hF444;
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y45_N7
dffeas \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~6_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0] .is_wysiwyg = "true";
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y45_N12
cycloneive_lcell_comb \pram|altsyncram_component|auto_generated|mgl_prim2|Add1~2 (
	.dataa(gnd),
	.datab(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\pram|altsyncram_component|auto_generated|mgl_prim2|Add1~1 ),
	.combout(\pram|altsyncram_component|auto_generated|mgl_prim2|Add1~2_combout ),
	.cout(\pram|altsyncram_component|auto_generated|mgl_prim2|Add1~3 ));
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|Add1~2 .lut_mask = 16'h3C3F;
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|Add1~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y45_N24
cycloneive_lcell_comb \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~1 (
	.dataa(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~0_combout ),
	.datab(\pram|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout ),
	.datac(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.datad(\pram|altsyncram_component|auto_generated|mgl_prim2|Add1~2_combout ),
	.cin(gnd),
	.combout(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~1 .lut_mask = 16'h3A10;
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y45_N25
dffeas \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~1_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1] .is_wysiwyg = "true";
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y45_N30
cycloneive_lcell_comb \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~3 (
	.dataa(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~0_combout ),
	.datab(\pram|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout ),
	.datac(gnd),
	.datad(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.cin(gnd),
	.combout(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~3_combout ),
	.cout());
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~3 .lut_mask = 16'hDD55;
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y45_N14
cycloneive_lcell_comb \pram|altsyncram_component|auto_generated|mgl_prim2|Add1~4 (
	.dataa(gnd),
	.datab(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\pram|altsyncram_component|auto_generated|mgl_prim2|Add1~3 ),
	.combout(\pram|altsyncram_component|auto_generated|mgl_prim2|Add1~4_combout ),
	.cout(\pram|altsyncram_component|auto_generated|mgl_prim2|Add1~5 ));
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|Add1~4 .lut_mask = 16'hC30C;
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|Add1~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y45_N4
cycloneive_lcell_comb \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~5 (
	.dataa(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~3_combout ),
	.datab(\pram|altsyncram_component|auto_generated|mgl_prim2|Add1~4_combout ),
	.datac(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [2]),
	.datad(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~2_combout ),
	.cin(gnd),
	.combout(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~5_combout ),
	.cout());
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~5 .lut_mask = 16'hF444;
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y45_N5
dffeas \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~5_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2] .is_wysiwyg = "true";
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y45_N16
cycloneive_lcell_comb \pram|altsyncram_component|auto_generated|mgl_prim2|Add1~6 (
	.dataa(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\pram|altsyncram_component|auto_generated|mgl_prim2|Add1~5 ),
	.combout(\pram|altsyncram_component|auto_generated|mgl_prim2|Add1~6_combout ),
	.cout(\pram|altsyncram_component|auto_generated|mgl_prim2|Add1~7 ));
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|Add1~6 .lut_mask = 16'h5A5F;
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|Add1~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y45_N26
cycloneive_lcell_comb \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3]~4 (
	.dataa(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~3_combout ),
	.datab(\pram|altsyncram_component|auto_generated|mgl_prim2|Add1~6_combout ),
	.datac(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [3]),
	.datad(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~2_combout ),
	.cin(gnd),
	.combout(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3]~4_combout ),
	.cout());
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3]~4 .lut_mask = 16'hF444;
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y45_N27
dffeas \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3]~4_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3] .is_wysiwyg = "true";
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y45_N18
cycloneive_lcell_comb \pram|altsyncram_component|auto_generated|mgl_prim2|Add1~8 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [4]),
	.cin(\pram|altsyncram_component|auto_generated|mgl_prim2|Add1~7 ),
	.combout(\pram|altsyncram_component|auto_generated|mgl_prim2|Add1~8_combout ),
	.cout());
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|Add1~8 .lut_mask = 16'hF00F;
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|Add1~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y45_N0
cycloneive_lcell_comb \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~7 (
	.dataa(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~3_combout ),
	.datab(\pram|altsyncram_component|auto_generated|mgl_prim2|Add1~8_combout ),
	.datac(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [4]),
	.datad(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~2_combout ),
	.cin(gnd),
	.combout(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~7_combout ),
	.cout());
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~7 .lut_mask = 16'hF444;
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y45_N1
dffeas \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~7_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4] .is_wysiwyg = "true";
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y45_N28
cycloneive_lcell_comb \pram|altsyncram_component|auto_generated|mgl_prim2|Equal1~0 (
	.dataa(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [3]),
	.datab(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [4]),
	.datac(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [2]),
	.datad(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [0]),
	.cin(gnd),
	.combout(\pram|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|Equal1~0 .lut_mask = 16'h2000;
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y45_N16
cycloneive_lcell_comb \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~17 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~q ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datac(\pram|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.datad(\pram|altsyncram_component|auto_generated|mgl_prim2|sdr~0_combout ),
	.cin(gnd),
	.combout(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~17_combout ),
	.cout());
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~17 .lut_mask = 16'hF8F0;
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y45_N2
cycloneive_lcell_comb \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~18 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.datab(\pram|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout ),
	.datac(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~17_combout ),
	.datad(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.cin(gnd),
	.combout(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~18_combout ),
	.cout());
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~18 .lut_mask = 16'hF0F8;
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y45_N7
dffeas \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~21_combout ),
	.asdata(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\pram|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2] .is_wysiwyg = "true";
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y45_N8
cycloneive_lcell_comb \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~23 (
	.dataa(gnd),
	.datab(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~22 ),
	.combout(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~23_combout ),
	.cout(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~24 ));
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~23 .lut_mask = 16'h3C3F;
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y45_N10
cycloneive_lcell_comb \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~25 (
	.dataa(gnd),
	.datab(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~24 ),
	.combout(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~25_combout ),
	.cout(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~26 ));
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~25 .lut_mask = 16'hC30C;
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~25 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y45_N12
cycloneive_lcell_comb \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~27 (
	.dataa(gnd),
	.datab(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~26 ),
	.combout(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~27_combout ),
	.cout(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~28 ));
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~27 .lut_mask = 16'h3C3F;
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~27 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y45_N14
cycloneive_lcell_comb \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~29 (
	.dataa(gnd),
	.datab(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~28 ),
	.combout(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~29_combout ),
	.cout(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~30 ));
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~29 .lut_mask = 16'hC30C;
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~29 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y45_N16
cycloneive_lcell_comb \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~31 (
	.dataa(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~30 ),
	.combout(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~31_combout ),
	.cout(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~32 ));
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~31 .lut_mask = 16'h5A5F;
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~31 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y45_N18
cycloneive_lcell_comb \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~33 (
	.dataa(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~32 ),
	.combout(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~33_combout ),
	.cout(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~34 ));
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~33 .lut_mask = 16'hA50A;
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~33 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y45_N20
cycloneive_lcell_comb \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~35 (
	.dataa(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~34 ),
	.combout(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~35_combout ),
	.cout(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~36 ));
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~35 .lut_mask = 16'h5A5F;
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~35 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y45_N22
cycloneive_lcell_comb \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[10]~37 (
	.dataa(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~36 ),
	.combout(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[10]~37_combout ),
	.cout(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[10]~38 ));
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[10]~37 .lut_mask = 16'hA50A;
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[10]~37 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y45_N24
cycloneive_lcell_comb \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[11]~39 (
	.dataa(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[10]~38 ),
	.combout(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[11]~39_combout ),
	.cout(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[11]~40 ));
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[11]~39 .lut_mask = 16'h5A5F;
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[11]~39 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y45_N26
cycloneive_lcell_comb \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[12]~41 (
	.dataa(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[11]~40 ),
	.combout(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[12]~41_combout ),
	.cout(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[12]~42 ));
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[12]~41 .lut_mask = 16'hA50A;
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[12]~41 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y45_N28
cycloneive_lcell_comb \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[13]~43 (
	.dataa(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[12]~42 ),
	.combout(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[13]~43_combout ),
	.cout(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[13]~44 ));
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[13]~43 .lut_mask = 16'h5A5F;
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[13]~43 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y45_N30
cycloneive_lcell_comb \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[14]~45 (
	.dataa(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[13]~44 ),
	.combout(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[14]~45_combout ),
	.cout());
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[14]~45 .lut_mask = 16'hA5A5;
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[14]~45 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X55_Y45_N31
dffeas \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[14] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[14]~45_combout ),
	.asdata(\altera_internal_jtag~TDIUTAP ),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\pram|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14]),
	.prn(vcc));
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[14] .is_wysiwyg = "true";
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y45_N29
dffeas \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[13] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[13]~43_combout ),
	.asdata(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\pram|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.prn(vcc));
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[13] .is_wysiwyg = "true";
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y45_N27
dffeas \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[12] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[12]~41_combout ),
	.asdata(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\pram|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12]),
	.prn(vcc));
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[12] .is_wysiwyg = "true";
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y45_N25
dffeas \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[11] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[11]~39_combout ),
	.asdata(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\pram|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11]),
	.prn(vcc));
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[11] .is_wysiwyg = "true";
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y45_N23
dffeas \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[10] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[10]~37_combout ),
	.asdata(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\pram|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10]),
	.prn(vcc));
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[10] .is_wysiwyg = "true";
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y45_N21
dffeas \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~35_combout ),
	.asdata(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\pram|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9]),
	.prn(vcc));
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9] .is_wysiwyg = "true";
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y45_N19
dffeas \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~33_combout ),
	.asdata(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\pram|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8]),
	.prn(vcc));
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8] .is_wysiwyg = "true";
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y45_N17
dffeas \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~31_combout ),
	.asdata(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\pram|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7] .is_wysiwyg = "true";
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y45_N15
dffeas \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~29_combout ),
	.asdata(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\pram|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6] .is_wysiwyg = "true";
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y45_N13
dffeas \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~27_combout ),
	.asdata(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\pram|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5] .is_wysiwyg = "true";
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y45_N11
dffeas \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~25_combout ),
	.asdata(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\pram|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4] .is_wysiwyg = "true";
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y45_N9
dffeas \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~23_combout ),
	.asdata(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\pram|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3] .is_wysiwyg = "true";
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y45_N14
cycloneive_lcell_comb \pram|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3]),
	.cin(gnd),
	.combout(\pram|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3]~feeder .lut_mask = 16'hFF00;
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y45_N15
dffeas \pram|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\pram|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\pram|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pram|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pram|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3] .is_wysiwyg = "true";
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y45_N10
cycloneive_lcell_comb \pram|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[5]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5]),
	.cin(gnd),
	.combout(\pram|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[5]~feeder .lut_mask = 16'hFF00;
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y45_N11
dffeas \pram|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\pram|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\pram|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pram|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pram|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[5] .is_wysiwyg = "true";
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y45_N4
cycloneive_lcell_comb \pram|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[6]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6]),
	.cin(gnd),
	.combout(\pram|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[6]~feeder .lut_mask = 16'hFF00;
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y45_N5
dffeas \pram|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[6] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\pram|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\pram|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pram|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pram|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[6] .is_wysiwyg = "true";
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y45_N24
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~13 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [8]),
	.datac(\pram|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [6]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~13_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~13 .lut_mask = 16'hF0CC;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y45_N25
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[7] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~13_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[7] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y45_N22
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~12 (
	.dataa(\pram|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [5]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [7]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~12_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~12 .lut_mask = 16'hBB88;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y45_N23
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~12_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y45_N17
dffeas \pram|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4]),
	.clrn(!\pram|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\pram|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pram|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[4] .is_wysiwyg = "true";
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y45_N12
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~11 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [6]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datac(\pram|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [4]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~11_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~11 .lut_mask = 16'hE2E2;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y45_N13
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~11_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y45_N10
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~10 (
	.dataa(\pram|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [3]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [5]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~10_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~10 .lut_mask = 16'hBB88;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y45_N11
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~10_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y45_N26
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [4]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y45_N27
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y45_N24
cycloneive_lcell_comb \pram|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\pram|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~q ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]~q ),
	.cin(gnd),
	.combout(\pram|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0 .lut_mask = 16'h00F0;
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y45_N25
dffeas \pram|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\pram|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pram|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg .is_wysiwyg = "true";
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y45_N18
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~0 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datac(\pram|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~q ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~0 .lut_mask = 16'hF3C0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y45_N19
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~0_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y45_N12
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y45_N13
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y45_N3
dffeas \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~15_combout ),
	.asdata(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\pram|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0] .is_wysiwyg = "true";
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y45_N5
dffeas \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~19_combout ),
	.asdata(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\pram|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1] .is_wysiwyg = "true";
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y45_N2
cycloneive_lcell_comb \pram|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1]),
	.cin(gnd),
	.combout(\pram|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1]~feeder .lut_mask = 16'hFF00;
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y45_N3
dffeas \pram|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\pram|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\pram|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pram|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pram|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1] .is_wysiwyg = "true";
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y45_N6
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~4 (
	.dataa(\pram|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [1]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [3]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~4_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~4 .lut_mask = 16'hBB88;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y45_N7
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~4_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y45_N8
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~2 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [8]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~2 .lut_mask = 16'h0F04;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y45_N0
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0 .lut_mask = 16'hFFCC;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y45_N30
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~0 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~q ),
	.datad(\altera_internal_jtag~TDIUTAP ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~0 .lut_mask = 16'hFA50;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y45_N31
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y45_N28
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~0 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~0 .lut_mask = 16'hE000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y45_N8
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~1 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~q ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~0_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~1 .lut_mask = 16'hFFDC;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y45_N26
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~3 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~2_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~1_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~q ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~3 .lut_mask = 16'hCCEC;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y45_N20
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~4 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~4_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~4 .lut_mask = 16'h00FA;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y45_N30
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~3 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\altera_internal_jtag~TDIUTAP ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~3 .lut_mask = 16'h00F0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y45_N31
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y45_N4
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~2 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~2 .lut_mask = 16'hFCFC;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y45_N5
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y45_N22
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~1 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~1 .lut_mask = 16'h3030;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y45_N23
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y45_N18
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~0 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~0 .lut_mask = 16'hFCFC;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y45_N19
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y44_N22
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal .lut_mask = 16'hF000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y43_N22
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~11 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~11_combout ),
	.cout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~12 ));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~11 .lut_mask = 16'h55AA;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y43_N26
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~16 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~15 ),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~16_combout ),
	.cout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~17 ));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~16 .lut_mask = 16'hA50A;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y43_N28
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~18 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~17 ),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~18_combout ),
	.cout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~19 ));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~18 .lut_mask = 16'h3C3F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y43_N4
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~23 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~23_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~23 .lut_mask = 16'hF2F0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y43_N29
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~22_combout ),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y43_N30
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4]~20 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~19 ),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4]~20_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4]~20 .lut_mask = 16'hA5A5;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X49_Y43_N31
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4]~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~22_combout ),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [4]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y43_N6
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~13 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [2]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [4]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [0]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [3]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~13_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~13 .lut_mask = 16'hFFFB;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y43_N18
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~22 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~13_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [1]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~22_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~22 .lut_mask = 16'hC0D5;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y43_N23
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~22_combout ),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y43_N24
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~14 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~12 ),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~14_combout ),
	.cout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~15 ));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~14 .lut_mask = 16'h3C3F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X49_Y43_N25
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~22_combout ),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y43_N27
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~22_combout ),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y43_N10
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~6 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [2]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [4]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [0]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [1]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~6_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~6 .lut_mask = 16'h5100;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y43_N14
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~9 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [4]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [1]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [2]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [3]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~9_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~9 .lut_mask = 16'h1455;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y43_N16
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~10 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~9_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [0]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~10_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~10 .lut_mask = 16'h0004;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y43_N12
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~11 (
	.dataa(\altera_internal_jtag~TDIUTAP ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~10_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~11_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~11 .lut_mask = 16'hFF08;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y44_N30
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0]~12 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0]~12_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0]~12 .lut_mask = 16'hFFA8;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y43_N13
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y43_N0
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~8 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR [3]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~6_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~8_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~8 .lut_mask = 16'h0B08;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y43_N1
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y43_N20
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~7 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~6_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR [2]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~7_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~7 .lut_mask = 16'h0E02;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y43_N21
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y43_N2
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~4 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [2]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [0]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [3]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~4_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~4 .lut_mask = 16'h2000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y43_N8
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~5 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR [1]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~4_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~5_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~5 .lut_mask = 16'h5540;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y43_N9
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y45_N2
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~5 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [8]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~5_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~5 .lut_mask = 16'hFFEE;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y45_N14
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~6 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg [0]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR [0]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~5_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~6_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~6 .lut_mask = 16'h00B8;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y44_N10
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~7 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~7_combout ),
	.cout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~8 ));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~7 .lut_mask = 16'h55AA;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y44_N12
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~9 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~8 ),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~9_combout ),
	.cout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~10 ));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~9 .lut_mask = 16'hA505;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y44_N14
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~11 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~10 ),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~11_combout ),
	.cout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~12 ));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~11 .lut_mask = 16'h3CCF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y44_N24
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~16 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~16_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~16 .lut_mask = 16'hF888;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y44_N15
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~19_combout ),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y44_N16
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~13 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~12 ),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~13_combout ),
	.cout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~14 ));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~13 .lut_mask = 16'hC303;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X48_Y44_N17
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~19_combout ),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y44_N18
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~17 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [4]),
	.cin(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~14 ),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~17_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~17 .lut_mask = 16'h0FF0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X48_Y44_N19
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~19_combout ),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [4]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y44_N4
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~15 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [1]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [3]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [2]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [0]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~15_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~15 .lut_mask = 16'hFFFE;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y45_N30
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~19 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [4]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~15_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~19_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~19 .lut_mask = 16'hF111;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y44_N11
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~19_combout ),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y44_N13
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~19_combout ),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y44_N30
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~7 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [1]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [3]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [2]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [0]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~7_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~7 .lut_mask = 16'h8000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y44_N8
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~8 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~7_combout ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [4]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~8_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~8 .lut_mask = 16'hF000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y44_N26
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~5 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [1]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [4]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [3]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [0]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~5_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~5 .lut_mask = 16'h030A;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y44_N0
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~4 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [1]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [3]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [2]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [0]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~4_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~4 .lut_mask = 16'h50DC;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y44_N20
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~6 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~5_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~4_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [2]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [4]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~6_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~6 .lut_mask = 16'h0ACE;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y44_N6
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\altera_internal_jtag~TDIUTAP ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y45_N20
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0 .lut_mask = 16'h2000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y44_N0
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~1 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [8]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~1 .lut_mask = 16'h3000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y44_N7
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y44_N28
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [3]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y44_N29
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y44_N18
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [2]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y44_N19
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y44_N24
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [1]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y44_N25
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y44_N18
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [0]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y44_N20
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [8]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0 .lut_mask = 16'h0200;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y44_N19
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y44_N26
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~0 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~8_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~6_combout ),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata [0]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~0 .lut_mask = 16'hEE44;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y44_N28
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~13 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [1]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [3]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [2]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [0]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~13_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~13 .lut_mask = 16'hD3CA;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y44_N22
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~14 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [1]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~13_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [2]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [4]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~14_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~14 .lut_mask = 16'h04C8;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y44_N6
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[1]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[1]~feeder .lut_mask = 16'hF0F0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y44_N7
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y44_N4
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~1 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~8_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~14_combout ),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata [1]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~1 .lut_mask = 16'hEE44;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y44_N28
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~11 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [1]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [2]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [3]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [0]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~11_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~11 .lut_mask = 16'h2EB8;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y44_N2
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~12 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [0]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [4]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [3]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~11_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~12_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~12 .lut_mask = 16'h3308;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y44_N16
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[2]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [2]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[2]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y44_N17
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y44_N8
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]~2 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~12_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata [2]),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~8_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]~2 .lut_mask = 16'hCCAA;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y44_N6
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~9 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [0]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [3]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [2]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [4]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~9_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~9 .lut_mask = 16'h0358;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y44_N24
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~10 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~9_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [4]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [1]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [0]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~10_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~10 .lut_mask = 16'h1A2B;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y44_N2
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[3]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[3]~feeder .lut_mask = 16'hF0F0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y44_N3
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y44_N14
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]~3 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~8_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~10_combout ),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata [3]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]~3 .lut_mask = 16'hEE44;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y44_N12
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0 .lut_mask = 16'h5F5F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y44_N10
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena .lut_mask = 16'hC8C8;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y44_N15
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]~3_combout ),
	.asdata(\altera_internal_jtag~TDIUTAP ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0_combout ),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y44_N9
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]~2_combout ),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0_combout ),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y44_N5
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~1_combout ),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0_combout ),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y44_N27
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~0_combout ),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0_combout ),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y45_N0
cycloneive_lcell_comb \pram|altsyncram_component|auto_generated|altsyncram1|address_reg_b[0]~feeder (
// Equation(s):
// \pram|altsyncram_component|auto_generated|altsyncram1|address_reg_b[0]~feeder_combout  = \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]

	.dataa(gnd),
	.datab(gnd),
	.datac(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.datad(gnd),
	.cin(gnd),
	.combout(\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_b[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|altsyncram1|address_reg_b[0]~feeder .lut_mask = 16'hF0F0;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|address_reg_b[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y45_N1
dffeas \pram|altsyncram_component|auto_generated|altsyncram1|address_reg_b[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_b[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.prn(vcc));
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|altsyncram1|address_reg_b[0] .is_wysiwyg = "true";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|address_reg_b[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y45_N22
cycloneive_lcell_comb \pram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode874w[2]~0 (
// Equation(s):
// \pram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode874w[2]~0_combout  = (\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14] & \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13])

	.dataa(gnd),
	.datab(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14]),
	.datac(gnd),
	.datad(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.cin(gnd),
	.combout(\pram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode874w[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode874w[2]~0 .lut_mask = 16'hCC00;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode874w[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y45_N24
cycloneive_lcell_comb \pram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode874w[2] (
// Equation(s):
// \pram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode874w [2] = 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~q  & 
// (\pram|altsyncram_component|auto_generated|mgl_prim2|sdr~0_combout  & (\pram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode874w[2]~0_combout  & 
// \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [5])))

	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~q ),
	.datab(\pram|altsyncram_component|auto_generated|mgl_prim2|sdr~0_combout ),
	.datac(\pram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode874w[2]~0_combout ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [5]),
	.cin(gnd),
	.combout(\pram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode874w [2]),
	.cout());
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode874w[2] .lut_mask = 16'h8000;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode874w[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y45_N26
cycloneive_lcell_comb \clk~0 (
// Equation(s):
// \clk~0_combout  = !\clk~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\clk~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\clk~0_combout ),
	.cout());
// synopsys translate_off
defparam \clk~0 .lut_mask = 16'h0F0F;
defparam \clk~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y45_N27
dffeas clk(
	.clk(\clk_in~inputclkctrl_outclk ),
	.d(\clk~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Equal0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clk~q ),
	.prn(vcc));
// synopsys translate_off
defparam clk.is_wysiwyg = "true";
defparam clk.power_up = "low";
// synopsys translate_on

// Location: CLKCTRL_G10
cycloneive_clkctrl \clk~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\clk~q }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\clk~clkctrl_outclk ));
// synopsys translate_off
defparam \clk~clkctrl .clock_type = "global clock";
defparam \clk~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X53_Y45_N18
cycloneive_lcell_comb \pram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode858w[2]~0 (
// Equation(s):
// \pram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode858w[2]~0_combout  = (!\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14] & \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13])

	.dataa(gnd),
	.datab(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14]),
	.datac(gnd),
	.datad(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.cin(gnd),
	.combout(\pram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode858w[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode858w[2]~0 .lut_mask = 16'h3300;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode858w[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y45_N20
cycloneive_lcell_comb \pram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode858w[2] (
// Equation(s):
// \pram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode858w [2] = 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~q  & 
// (\pram|altsyncram_component|auto_generated|mgl_prim2|sdr~0_combout  & (\auto_hub
// |instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [5] & 
// \pram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode858w[2]~0_combout )))

	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~q ),
	.datab(\pram|altsyncram_component|auto_generated|mgl_prim2|sdr~0_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [5]),
	.datad(\pram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode858w[2]~0_combout ),
	.cin(gnd),
	.combout(\pram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode858w [2]),
	.cout());
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode858w[2] .lut_mask = 16'h8000;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode858w[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y35_N0
cycloneive_lcell_comb \controller|Add2~0 (
// Equation(s):
// \controller|Add2~0_combout  = \pcounter|true_PC [1] $ (VCC)
// \controller|Add2~1  = CARRY(\pcounter|true_PC [1])

	.dataa(\pcounter|true_PC [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\controller|Add2~0_combout ),
	.cout(\controller|Add2~1 ));
// synopsys translate_off
defparam \controller|Add2~0 .lut_mask = 16'h55AA;
defparam \controller|Add2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y35_N2
cycloneive_lcell_comb \controller|Add2~2 (
// Equation(s):
// \controller|Add2~2_combout  = (\pcounter|true_PC [2] & (!\controller|Add2~1 )) # (!\pcounter|true_PC [2] & ((\controller|Add2~1 ) # (GND)))
// \controller|Add2~3  = CARRY((!\controller|Add2~1 ) # (!\pcounter|true_PC [2]))

	.dataa(gnd),
	.datab(\pcounter|true_PC [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\controller|Add2~1 ),
	.combout(\controller|Add2~2_combout ),
	.cout(\controller|Add2~3 ));
// synopsys translate_off
defparam \controller|Add2~2 .lut_mask = 16'h3C3F;
defparam \controller|Add2~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y35_N4
cycloneive_lcell_comb \controller|Add2~4 (
// Equation(s):
// \controller|Add2~4_combout  = (\pcounter|true_PC [3] & (\controller|Add2~3  $ (GND))) # (!\pcounter|true_PC [3] & (!\controller|Add2~3  & VCC))
// \controller|Add2~5  = CARRY((\pcounter|true_PC [3] & !\controller|Add2~3 ))

	.dataa(gnd),
	.datab(\pcounter|true_PC [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\controller|Add2~3 ),
	.combout(\controller|Add2~4_combout ),
	.cout(\controller|Add2~5 ));
// synopsys translate_off
defparam \controller|Add2~4 .lut_mask = 16'hC30C;
defparam \controller|Add2~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X60_Y35_N5
dffeas \controller|LBPC1[3] (
	.clk(!\clk~clkctrl_outclk ),
	.d(\controller|Add2~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|LBPC1 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|LBPC1[3] .is_wysiwyg = "true";
defparam \controller|LBPC1[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y35_N31
dffeas \controller|LBPC2[3] (
	.clk(!\clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\controller|LBPC1 [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|LBPC2 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|LBPC2[3] .is_wysiwyg = "true";
defparam \controller|LBPC2[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y45_N30
cycloneive_lcell_comb \pram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode866w[2]~0 (
// Equation(s):
// \pram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode866w[2]~0_combout  = (\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14] & !\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13])

	.dataa(gnd),
	.datab(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14]),
	.datac(gnd),
	.datad(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.cin(gnd),
	.combout(\pram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode866w[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode866w[2]~0 .lut_mask = 16'h00CC;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode866w[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y45_N0
cycloneive_lcell_comb \pram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode866w[2] (
// Equation(s):
// \pram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode866w [2] = 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~q  & 
// (\pram|altsyncram_component|auto_generated|mgl_prim2|sdr~0_combout  & (\pram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode866w[2]~0_combout  & 
// \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [5])))

	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~q ),
	.datab(\pram|altsyncram_component|auto_generated|mgl_prim2|sdr~0_combout ),
	.datac(\pram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode866w[2]~0_combout ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [5]),
	.cin(gnd),
	.combout(\pram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode866w [2]),
	.cout());
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode866w[2] .lut_mask = 16'h8000;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode866w[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y35_N30
cycloneive_lcell_comb \pram|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode906w[2]~1 (
// Equation(s):
// \pram|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode906w[2]~1_combout  = (!\pcounter|true_PC [14] & \pcounter|true_PC [15])

	.dataa(\pcounter|true_PC [14]),
	.datab(\pcounter|true_PC [15]),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\pram|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode906w[2]~1_combout ),
	.cout());
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode906w[2]~1 .lut_mask = 16'h4444;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode906w[2]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y35_N6
cycloneive_lcell_comb \controller|Add2~6 (
// Equation(s):
// \controller|Add2~6_combout  = (\pcounter|true_PC [4] & (!\controller|Add2~5 )) # (!\pcounter|true_PC [4] & ((\controller|Add2~5 ) # (GND)))
// \controller|Add2~7  = CARRY((!\controller|Add2~5 ) # (!\pcounter|true_PC [4]))

	.dataa(\pcounter|true_PC [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\controller|Add2~5 ),
	.combout(\controller|Add2~6_combout ),
	.cout(\controller|Add2~7 ));
// synopsys translate_off
defparam \controller|Add2~6 .lut_mask = 16'h5A5F;
defparam \controller|Add2~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y35_N8
cycloneive_lcell_comb \controller|Add2~8 (
// Equation(s):
// \controller|Add2~8_combout  = (\pcounter|true_PC [5] & (\controller|Add2~7  $ (GND))) # (!\pcounter|true_PC [5] & (!\controller|Add2~7  & VCC))
// \controller|Add2~9  = CARRY((\pcounter|true_PC [5] & !\controller|Add2~7 ))

	.dataa(gnd),
	.datab(\pcounter|true_PC [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\controller|Add2~7 ),
	.combout(\controller|Add2~8_combout ),
	.cout(\controller|Add2~9 ));
// synopsys translate_off
defparam \controller|Add2~8 .lut_mask = 16'hC30C;
defparam \controller|Add2~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y35_N10
cycloneive_lcell_comb \controller|Add2~10 (
// Equation(s):
// \controller|Add2~10_combout  = (\pcounter|true_PC [6] & (!\controller|Add2~9 )) # (!\pcounter|true_PC [6] & ((\controller|Add2~9 ) # (GND)))
// \controller|Add2~11  = CARRY((!\controller|Add2~9 ) # (!\pcounter|true_PC [6]))

	.dataa(gnd),
	.datab(\pcounter|true_PC [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\controller|Add2~9 ),
	.combout(\controller|Add2~10_combout ),
	.cout(\controller|Add2~11 ));
// synopsys translate_off
defparam \controller|Add2~10 .lut_mask = 16'h3C3F;
defparam \controller|Add2~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X60_Y35_N11
dffeas \controller|LBPC1[6] (
	.clk(!\clk~clkctrl_outclk ),
	.d(\controller|Add2~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|LBPC1 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|LBPC1[6] .is_wysiwyg = "true";
defparam \controller|LBPC1[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y35_N9
dffeas \controller|LBPC2[6] (
	.clk(!\clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\controller|LBPC1 [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|LBPC2 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|LBPC2[6] .is_wysiwyg = "true";
defparam \controller|LBPC2[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y39_N9
dffeas \pram|altsyncram_component|auto_generated|altsyncram1|address_reg_a[1] (
	.clk(\clk_in~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\pcounter|true_PC [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|altsyncram1|address_reg_a[1] .is_wysiwyg = "true";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|address_reg_a[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y35_N12
cycloneive_lcell_comb \controller|Add2~12 (
// Equation(s):
// \controller|Add2~12_combout  = (\pcounter|true_PC [7] & (\controller|Add2~11  $ (GND))) # (!\pcounter|true_PC [7] & (!\controller|Add2~11  & VCC))
// \controller|Add2~13  = CARRY((\pcounter|true_PC [7] & !\controller|Add2~11 ))

	.dataa(gnd),
	.datab(\pcounter|true_PC [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\controller|Add2~11 ),
	.combout(\controller|Add2~12_combout ),
	.cout(\controller|Add2~13 ));
// synopsys translate_off
defparam \controller|Add2~12 .lut_mask = 16'hC30C;
defparam \controller|Add2~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X60_Y35_N13
dffeas \controller|LBPC1[7] (
	.clk(!\clk~clkctrl_outclk ),
	.d(\controller|Add2~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|LBPC1 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|LBPC1[7] .is_wysiwyg = "true";
defparam \controller|LBPC1[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y35_N12
cycloneive_lcell_comb \controller|LBPC2[7]~feeder (
// Equation(s):
// \controller|LBPC2[7]~feeder_combout  = \controller|LBPC1 [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\controller|LBPC1 [7]),
	.cin(gnd),
	.combout(\controller|LBPC2[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \controller|LBPC2[7]~feeder .lut_mask = 16'hFF00;
defparam \controller|LBPC2[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y35_N13
dffeas \controller|LBPC2[7] (
	.clk(!\clk~clkctrl_outclk ),
	.d(\controller|LBPC2[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|LBPC2 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|LBPC2[7] .is_wysiwyg = "true";
defparam \controller|LBPC2[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y39_N11
dffeas \pram|altsyncram_component|auto_generated|altsyncram1|address_reg_a[0] (
	.clk(\clk_in~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\pcounter|true_PC [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|altsyncram1|address_reg_a[0] .is_wysiwyg = "true";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|address_reg_a[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y35_N14
cycloneive_lcell_comb \controller|Add2~14 (
// Equation(s):
// \controller|Add2~14_combout  = (\pcounter|true_PC [8] & (!\controller|Add2~13 )) # (!\pcounter|true_PC [8] & ((\controller|Add2~13 ) # (GND)))
// \controller|Add2~15  = CARRY((!\controller|Add2~13 ) # (!\pcounter|true_PC [8]))

	.dataa(\pcounter|true_PC [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\controller|Add2~13 ),
	.combout(\controller|Add2~14_combout ),
	.cout(\controller|Add2~15 ));
// synopsys translate_off
defparam \controller|Add2~14 .lut_mask = 16'h5A5F;
defparam \controller|Add2~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X60_Y35_N15
dffeas \controller|LBPC1[8] (
	.clk(!\clk~clkctrl_outclk ),
	.d(\controller|Add2~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|LBPC1 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|LBPC1[8] .is_wysiwyg = "true";
defparam \controller|LBPC1[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y35_N23
dffeas \controller|LBPC2[8] (
	.clk(!\clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\controller|LBPC1 [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|LBPC2 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|LBPC2[8] .is_wysiwyg = "true";
defparam \controller|LBPC2[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y45_N10
cycloneive_lcell_comb \pram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode845w[2]~0 (
// Equation(s):
// \pram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode845w[2]~0_combout  = (!\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14] & !\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13])

	.dataa(gnd),
	.datab(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14]),
	.datac(gnd),
	.datad(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.cin(gnd),
	.combout(\pram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode845w[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode845w[2]~0 .lut_mask = 16'h0033;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode845w[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y45_N28
cycloneive_lcell_comb \pram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode845w[2] (
// Equation(s):
// \pram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode845w [2] = 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [5] & 
// (\pram|altsyncram_component|auto_generated|mgl_prim2|sdr~0_combout  & (\auto_hub
// |instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~q  & 
// \pram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode845w[2]~0_combout )))

	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [5]),
	.datab(\pram|altsyncram_component|auto_generated|mgl_prim2|sdr~0_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~q ),
	.datad(\pram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode845w[2]~0_combout ),
	.cin(gnd),
	.combout(\pram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode845w [2]),
	.cout());
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode845w[2] .lut_mask = 16'h8000;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode845w[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y39_N10
cycloneive_lcell_comb \pram|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode883w[2] (
// Equation(s):
// \pram|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode883w [2] = (!\pcounter|true_PC [15] & !\pcounter|true_PC [14])

	.dataa(gnd),
	.datab(gnd),
	.datac(\pcounter|true_PC [15]),
	.datad(\pcounter|true_PC [14]),
	.cin(gnd),
	.combout(\pram|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode883w [2]),
	.cout());
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode883w[2] .lut_mask = 16'h000F;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode883w[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y35_N16
cycloneive_lcell_comb \controller|Add2~16 (
// Equation(s):
// \controller|Add2~16_combout  = (\pcounter|true_PC [9] & (\controller|Add2~15  $ (GND))) # (!\pcounter|true_PC [9] & (!\controller|Add2~15  & VCC))
// \controller|Add2~17  = CARRY((\pcounter|true_PC [9] & !\controller|Add2~15 ))

	.dataa(gnd),
	.datab(\pcounter|true_PC [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\controller|Add2~15 ),
	.combout(\controller|Add2~16_combout ),
	.cout(\controller|Add2~17 ));
// synopsys translate_off
defparam \controller|Add2~16 .lut_mask = 16'hC30C;
defparam \controller|Add2~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y35_N18
cycloneive_lcell_comb \controller|Add2~18 (
// Equation(s):
// \controller|Add2~18_combout  = (\pcounter|true_PC [10] & (!\controller|Add2~17 )) # (!\pcounter|true_PC [10] & ((\controller|Add2~17 ) # (GND)))
// \controller|Add2~19  = CARRY((!\controller|Add2~17 ) # (!\pcounter|true_PC [10]))

	.dataa(gnd),
	.datab(\pcounter|true_PC [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\controller|Add2~17 ),
	.combout(\controller|Add2~18_combout ),
	.cout(\controller|Add2~19 ));
// synopsys translate_off
defparam \controller|Add2~18 .lut_mask = 16'h3C3F;
defparam \controller|Add2~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y35_N20
cycloneive_lcell_comb \controller|Add2~20 (
// Equation(s):
// \controller|Add2~20_combout  = (\pcounter|true_PC [11] & (\controller|Add2~19  $ (GND))) # (!\pcounter|true_PC [11] & (!\controller|Add2~19  & VCC))
// \controller|Add2~21  = CARRY((\pcounter|true_PC [11] & !\controller|Add2~19 ))

	.dataa(\pcounter|true_PC [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\controller|Add2~19 ),
	.combout(\controller|Add2~20_combout ),
	.cout(\controller|Add2~21 ));
// synopsys translate_off
defparam \controller|Add2~20 .lut_mask = 16'hA50A;
defparam \controller|Add2~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y35_N22
cycloneive_lcell_comb \controller|Add2~22 (
// Equation(s):
// \controller|Add2~22_combout  = (\pcounter|true_PC [12] & (!\controller|Add2~21 )) # (!\pcounter|true_PC [12] & ((\controller|Add2~21 ) # (GND)))
// \controller|Add2~23  = CARRY((!\controller|Add2~21 ) # (!\pcounter|true_PC [12]))

	.dataa(\pcounter|true_PC [12]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\controller|Add2~21 ),
	.combout(\controller|Add2~22_combout ),
	.cout(\controller|Add2~23 ));
// synopsys translate_off
defparam \controller|Add2~22 .lut_mask = 16'h5A5F;
defparam \controller|Add2~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X60_Y35_N23
dffeas \controller|LBPC1[12] (
	.clk(!\clk~clkctrl_outclk ),
	.d(\controller|Add2~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|LBPC1 [12]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|LBPC1[12] .is_wysiwyg = "true";
defparam \controller|LBPC1[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y35_N25
dffeas \controller|LBPC2[12] (
	.clk(!\clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\controller|LBPC1 [12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|LBPC2 [12]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|LBPC2[12] .is_wysiwyg = "true";
defparam \controller|LBPC2[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y45_N22
cycloneive_lcell_comb \pram|altsyncram_component|auto_generated|mgl_prim2|process_0~2 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.datab(\pram|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ),
	.datad(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.cin(gnd),
	.combout(\pram|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.cout());
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|process_0~2 .lut_mask = 16'hF8F0;
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|process_0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y31_N0
cycloneive_ram_block \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\pram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode874w [2]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_in~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\pram|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode906w[2]~2_combout ),
	.ena1(\pram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode874w[2]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\pcounter|true_PC [13],\pcounter|true_PC [12],\pcounter|true_PC [11],\pcounter|true_PC [10],\pcounter|true_PC [9],\pcounter|true_PC [8],\pcounter|true_PC [7],\pcounter|true_PC [6],\pcounter|true_PC [5],\pcounter|true_PC [4],\pcounter|true_PC [3],\pcounter|true_PC [2],\pcounter|true_PC [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [11]}),
	.portbaddr({\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a59_PORTADATAOUT_bus ),
	.portbdataout(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a59_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .clk0_core_clock_enable = "ena0";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .clk1_core_clock_enable = "ena1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .data_interleave_offset_in_bits = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .data_interleave_width_in_bits = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .init_file = "program_memory.mif";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .init_file_layout = "port_a";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .logical_ram_name = "p_ram:pram|altsyncram:altsyncram_component|altsyncram_q6k1:auto_generated|altsyncram_hlb2:altsyncram1|ALTSYNCRAM";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .mixed_port_feed_through_mode = "dont_care";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .operation_mode = "bidir_dual_port";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_a_address_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_a_address_width = 13;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_a_byte_enable_clock = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_a_data_out_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_a_data_out_clock = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_a_data_width = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_a_first_address = 0;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_a_first_bit_number = 11;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_a_last_address = 8191;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_a_logical_ram_depth = 32768;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_a_logical_ram_width = 16;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_b_address_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_b_address_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_b_address_width = 13;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_b_data_in_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_b_data_out_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_b_data_out_clock = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_b_data_width = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_b_first_address = 0;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_b_first_bit_number = 11;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_b_last_address = 8191;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_b_logical_ram_depth = 32768;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_b_logical_ram_width = 16;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_b_read_enable_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_b_write_enable_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .ram_block_type = "M9K";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: FF_X54_Y45_N13
dffeas \pram|altsyncram_component|auto_generated|altsyncram1|address_reg_b[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.prn(vcc));
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|altsyncram1|address_reg_b[1] .is_wysiwyg = "true";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|address_reg_b[1] .power_up = "low";
// synopsys translate_on

// Location: M9K_X78_Y39_N0
cycloneive_ram_block \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\pram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode845w [2]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_in~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\pram|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode883w [2]),
	.ena1(\pram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode845w[2]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\pcounter|true_PC [13],\pcounter|true_PC [12],\pcounter|true_PC [11],\pcounter|true_PC [10],\pcounter|true_PC [9],\pcounter|true_PC [8],\pcounter|true_PC [7],\pcounter|true_PC [6],\pcounter|true_PC [5],\pcounter|true_PC [4],\pcounter|true_PC [3],\pcounter|true_PC [2],\pcounter|true_PC [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [11]}),
	.portbaddr({\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a11_PORTADATAOUT_bus ),
	.portbdataout(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a11_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .clk0_core_clock_enable = "ena0";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .clk1_core_clock_enable = "ena1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .data_interleave_offset_in_bits = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .data_interleave_width_in_bits = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .init_file = "program_memory.mif";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .init_file_layout = "port_a";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .logical_ram_name = "p_ram:pram|altsyncram:altsyncram_component|altsyncram_q6k1:auto_generated|altsyncram_hlb2:altsyncram1|ALTSYNCRAM";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .mixed_port_feed_through_mode = "dont_care";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .operation_mode = "bidir_dual_port";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_a_address_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_a_address_width = 13;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_a_byte_enable_clock = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_a_data_out_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_a_data_out_clock = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_a_data_width = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_a_first_address = 0;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_a_first_bit_number = 11;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_a_last_address = 8191;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_a_logical_ram_depth = 32768;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_a_logical_ram_width = 16;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_address_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_address_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_address_width = 13;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_data_in_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_data_out_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_data_out_clock = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_data_width = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_first_address = 0;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_first_bit_number = 11;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_last_address = 8191;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_logical_ram_depth = 32768;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_logical_ram_width = 16;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_read_enable_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_write_enable_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .ram_block_type = "M9K";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000020;
// synopsys translate_on

// Location: M9K_X64_Y34_N0
cycloneive_ram_block \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\pram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode866w [2]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_in~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\pram|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode906w[2]~1_combout ),
	.ena1(\pram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode866w[2]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\pcounter|true_PC [13],\pcounter|true_PC [12],\pcounter|true_PC [11],\pcounter|true_PC [10],\pcounter|true_PC [9],\pcounter|true_PC [8],\pcounter|true_PC [7],\pcounter|true_PC [6],\pcounter|true_PC [5],\pcounter|true_PC [4],\pcounter|true_PC [3],\pcounter|true_PC [2],\pcounter|true_PC [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [11]}),
	.portbaddr({\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a43_PORTADATAOUT_bus ),
	.portbdataout(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a43_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .clk0_core_clock_enable = "ena0";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .clk1_core_clock_enable = "ena1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .data_interleave_offset_in_bits = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .data_interleave_width_in_bits = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .init_file = "program_memory.mif";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .init_file_layout = "port_a";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .logical_ram_name = "p_ram:pram|altsyncram:altsyncram_component|altsyncram_q6k1:auto_generated|altsyncram_hlb2:altsyncram1|ALTSYNCRAM";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .mixed_port_feed_through_mode = "dont_care";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .operation_mode = "bidir_dual_port";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_a_address_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_a_address_width = 13;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_a_byte_enable_clock = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_a_data_out_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_a_data_out_clock = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_a_data_width = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_a_first_address = 0;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_a_first_bit_number = 11;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_a_last_address = 8191;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_a_logical_ram_depth = 32768;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_a_logical_ram_width = 16;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_b_address_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_b_address_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_b_address_width = 13;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_b_data_in_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_b_data_out_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_b_data_out_clock = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_b_data_width = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_b_first_address = 0;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_b_first_bit_number = 11;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_b_last_address = 8191;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_b_logical_ram_depth = 32768;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_b_logical_ram_width = 16;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_b_read_enable_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_b_write_enable_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .ram_block_type = "M9K";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X60_Y42_N8
cycloneive_lcell_comb \pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[11]~22 (
// Equation(s):
// \pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[11]~22_combout  = (\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1] & ((\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]) # 
// ((\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a43~PORTBDATAOUT0 )))) # (!\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1] & (!\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0] & 
// (\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a11~PORTBDATAOUT0 )))

	.dataa(\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datab(\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datac(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a11~PORTBDATAOUT0 ),
	.datad(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a43~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[11]~22_combout ),
	.cout());
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[11]~22 .lut_mask = 16'hBA98;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[11]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y46_N0
cycloneive_ram_block \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\pram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode858w [2]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_in~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\pram|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode906w[2]~0_combout ),
	.ena1(\pram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode858w[2]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\pcounter|true_PC [13],\pcounter|true_PC [12],\pcounter|true_PC [11],\pcounter|true_PC [10],\pcounter|true_PC [9],\pcounter|true_PC [8],\pcounter|true_PC [7],\pcounter|true_PC [6],\pcounter|true_PC [5],\pcounter|true_PC [4],\pcounter|true_PC [3],\pcounter|true_PC [2],\pcounter|true_PC [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [11]}),
	.portbaddr({\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a27_PORTADATAOUT_bus ),
	.portbdataout(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a27_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .clk0_core_clock_enable = "ena0";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .clk1_core_clock_enable = "ena1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .data_interleave_offset_in_bits = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .data_interleave_width_in_bits = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .init_file = "program_memory.mif";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .init_file_layout = "port_a";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .logical_ram_name = "p_ram:pram|altsyncram:altsyncram_component|altsyncram_q6k1:auto_generated|altsyncram_hlb2:altsyncram1|ALTSYNCRAM";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .mixed_port_feed_through_mode = "dont_care";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .operation_mode = "bidir_dual_port";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_a_address_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_a_address_width = 13;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_a_byte_enable_clock = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_a_data_out_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_a_data_out_clock = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_a_data_width = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_a_first_address = 0;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_a_first_bit_number = 11;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_a_last_address = 8191;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_a_logical_ram_depth = 32768;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_a_logical_ram_width = 16;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_b_address_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_b_address_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_b_address_width = 13;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_b_data_in_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_b_data_out_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_b_data_out_clock = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_b_data_width = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_b_first_address = 0;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_b_first_bit_number = 11;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_b_last_address = 8191;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_b_logical_ram_depth = 32768;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_b_logical_ram_width = 16;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_b_read_enable_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_b_write_enable_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .ram_block_type = "M9K";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X60_Y42_N26
cycloneive_lcell_comb \pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[11]~23 (
// Equation(s):
// \pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[11]~23_combout  = (\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0] & ((\pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[11]~22_combout  & 
// (\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a59~PORTBDATAOUT0 )) # (!\pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[11]~22_combout  & 
// ((\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a27~PORTBDATAOUT0 ))))) # (!\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0] & 
// (((\pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[11]~22_combout ))))

	.dataa(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a59~PORTBDATAOUT0 ),
	.datab(\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datac(\pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[11]~22_combout ),
	.datad(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a27~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[11]~23_combout ),
	.cout());
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[11]~23 .lut_mask = 16'hBCB0;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[11]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y41_N0
cycloneive_ram_block \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\pram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode845w [2]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_in~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\pram|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode883w [2]),
	.ena1(\pram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode845w[2]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\pcounter|true_PC [13],\pcounter|true_PC [12],\pcounter|true_PC [11],\pcounter|true_PC [10],\pcounter|true_PC [9],\pcounter|true_PC [8],\pcounter|true_PC [7],\pcounter|true_PC [6],\pcounter|true_PC [5],\pcounter|true_PC [4],\pcounter|true_PC [3],\pcounter|true_PC [2],\pcounter|true_PC [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [12]}),
	.portbaddr({\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTADATAOUT_bus ),
	.portbdataout(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .clk0_core_clock_enable = "ena0";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .clk1_core_clock_enable = "ena1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .data_interleave_offset_in_bits = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .data_interleave_width_in_bits = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .init_file = "program_memory.mif";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .init_file_layout = "port_a";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .logical_ram_name = "p_ram:pram|altsyncram:altsyncram_component|altsyncram_q6k1:auto_generated|altsyncram_hlb2:altsyncram1|ALTSYNCRAM";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .mixed_port_feed_through_mode = "dont_care";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .operation_mode = "bidir_dual_port";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_address_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_address_width = 13;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_byte_enable_clock = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_data_out_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_data_out_clock = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_data_width = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_first_address = 0;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_first_bit_number = 12;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_last_address = 8191;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_logical_ram_depth = 32768;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_logical_ram_width = 16;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_address_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_address_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_address_width = 13;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_data_in_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_data_out_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_data_out_clock = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_data_width = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_first_address = 0;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_first_bit_number = 12;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_last_address = 8191;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_logical_ram_depth = 32768;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_logical_ram_width = 16;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_read_enable_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_write_enable_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .ram_block_type = "M9K";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000020;
// synopsys translate_on

// Location: M9K_X78_Y40_N0
cycloneive_ram_block \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\pram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode858w [2]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_in~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\pram|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode906w[2]~0_combout ),
	.ena1(\pram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode858w[2]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\pcounter|true_PC [13],\pcounter|true_PC [12],\pcounter|true_PC [11],\pcounter|true_PC [10],\pcounter|true_PC [9],\pcounter|true_PC [8],\pcounter|true_PC [7],\pcounter|true_PC [6],\pcounter|true_PC [5],\pcounter|true_PC [4],\pcounter|true_PC [3],\pcounter|true_PC [2],\pcounter|true_PC [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [12]}),
	.portbaddr({\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a28_PORTADATAOUT_bus ),
	.portbdataout(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a28_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .clk0_core_clock_enable = "ena0";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .clk1_core_clock_enable = "ena1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .data_interleave_offset_in_bits = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .data_interleave_width_in_bits = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .init_file = "program_memory.mif";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .init_file_layout = "port_a";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .logical_ram_name = "p_ram:pram|altsyncram:altsyncram_component|altsyncram_q6k1:auto_generated|altsyncram_hlb2:altsyncram1|ALTSYNCRAM";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .mixed_port_feed_through_mode = "dont_care";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .operation_mode = "bidir_dual_port";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_a_address_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_a_address_width = 13;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_a_byte_enable_clock = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_a_data_out_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_a_data_out_clock = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_a_data_width = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_a_first_address = 0;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_a_first_bit_number = 12;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_a_last_address = 8191;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_a_logical_ram_depth = 32768;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_a_logical_ram_width = 16;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_b_address_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_b_address_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_b_address_width = 13;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_b_data_in_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_b_data_out_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_b_data_out_clock = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_b_data_width = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_b_first_address = 0;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_b_first_bit_number = 12;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_b_last_address = 8191;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_b_logical_ram_depth = 32768;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_b_logical_ram_width = 16;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_b_read_enable_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_b_write_enable_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .ram_block_type = "M9K";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X60_Y42_N24
cycloneive_lcell_comb \pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[12]~18 (
// Equation(s):
// \pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[12]~18_combout  = (\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1] & (\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0])) # 
// (!\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1] & ((\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0] & ((\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a28~PORTBDATAOUT0 ))) # 
// (!\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0] & (\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a12~PORTBDATAOUT0 ))))

	.dataa(\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datab(\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datac(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a12~PORTBDATAOUT0 ),
	.datad(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a28~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[12]~18_combout ),
	.cout());
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[12]~18 .lut_mask = 16'hDC98;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[12]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y38_N0
cycloneive_ram_block \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\pram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode866w [2]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_in~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\pram|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode906w[2]~1_combout ),
	.ena1(\pram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode866w[2]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\pcounter|true_PC [13],\pcounter|true_PC [12],\pcounter|true_PC [11],\pcounter|true_PC [10],\pcounter|true_PC [9],\pcounter|true_PC [8],\pcounter|true_PC [7],\pcounter|true_PC [6],\pcounter|true_PC [5],\pcounter|true_PC [4],\pcounter|true_PC [3],\pcounter|true_PC [2],\pcounter|true_PC [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [12]}),
	.portbaddr({\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a44_PORTADATAOUT_bus ),
	.portbdataout(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a44_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .clk0_core_clock_enable = "ena0";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .clk1_core_clock_enable = "ena1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .data_interleave_offset_in_bits = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .data_interleave_width_in_bits = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .init_file = "program_memory.mif";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .init_file_layout = "port_a";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .logical_ram_name = "p_ram:pram|altsyncram:altsyncram_component|altsyncram_q6k1:auto_generated|altsyncram_hlb2:altsyncram1|ALTSYNCRAM";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .mixed_port_feed_through_mode = "dont_care";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .operation_mode = "bidir_dual_port";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_a_address_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_a_address_width = 13;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_a_byte_enable_clock = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_a_data_out_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_a_data_out_clock = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_a_data_width = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_a_first_address = 0;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_a_first_bit_number = 12;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_a_last_address = 8191;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_a_logical_ram_depth = 32768;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_a_logical_ram_width = 16;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_b_address_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_b_address_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_b_address_width = 13;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_b_data_in_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_b_data_out_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_b_data_out_clock = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_b_data_width = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_b_first_address = 0;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_b_first_bit_number = 12;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_b_last_address = 8191;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_b_logical_ram_depth = 32768;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_b_logical_ram_width = 16;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_b_read_enable_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_b_write_enable_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .ram_block_type = "M9K";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X51_Y32_N0
cycloneive_ram_block \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\pram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode874w [2]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_in~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\pram|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode906w[2]~2_combout ),
	.ena1(\pram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode874w[2]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\pcounter|true_PC [13],\pcounter|true_PC [12],\pcounter|true_PC [11],\pcounter|true_PC [10],\pcounter|true_PC [9],\pcounter|true_PC [8],\pcounter|true_PC [7],\pcounter|true_PC [6],\pcounter|true_PC [5],\pcounter|true_PC [4],\pcounter|true_PC [3],\pcounter|true_PC [2],\pcounter|true_PC [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [12]}),
	.portbaddr({\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a60_PORTADATAOUT_bus ),
	.portbdataout(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a60_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .clk0_core_clock_enable = "ena0";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .clk1_core_clock_enable = "ena1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .data_interleave_offset_in_bits = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .data_interleave_width_in_bits = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .init_file = "program_memory.mif";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .init_file_layout = "port_a";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .logical_ram_name = "p_ram:pram|altsyncram:altsyncram_component|altsyncram_q6k1:auto_generated|altsyncram_hlb2:altsyncram1|ALTSYNCRAM";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .mixed_port_feed_through_mode = "dont_care";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .operation_mode = "bidir_dual_port";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_a_address_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_a_address_width = 13;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_a_byte_enable_clock = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_a_data_out_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_a_data_out_clock = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_a_data_width = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_a_first_address = 0;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_a_first_bit_number = 12;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_a_last_address = 8191;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_a_logical_ram_depth = 32768;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_a_logical_ram_width = 16;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_b_address_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_b_address_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_b_address_width = 13;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_b_data_in_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_b_data_out_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_b_data_out_clock = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_b_data_width = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_b_first_address = 0;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_b_first_bit_number = 12;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_b_last_address = 8191;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_b_logical_ram_depth = 32768;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_b_logical_ram_width = 16;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_b_read_enable_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_b_write_enable_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .ram_block_type = "M9K";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X60_Y42_N10
cycloneive_lcell_comb \pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[12]~19 (
// Equation(s):
// \pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[12]~19_combout  = (\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1] & ((\pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[12]~18_combout  & 
// ((\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a60~PORTBDATAOUT0 ))) # (!\pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[12]~18_combout  & 
// (\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a44~PORTBDATAOUT0 )))) # (!\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1] & (\pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[12]~18_combout ))

	.dataa(\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datab(\pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[12]~18_combout ),
	.datac(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a44~PORTBDATAOUT0 ),
	.datad(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a60~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[12]~19_combout ),
	.cout());
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[12]~19 .lut_mask = 16'hEC64;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[12]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y35_N0
cycloneive_ram_block \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\pram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode874w [2]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_in~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\pram|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode906w[2]~2_combout ),
	.ena1(\pram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode874w[2]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\pcounter|true_PC [13],\pcounter|true_PC [12],\pcounter|true_PC [11],\pcounter|true_PC [10],\pcounter|true_PC [9],\pcounter|true_PC [8],\pcounter|true_PC [7],\pcounter|true_PC [6],\pcounter|true_PC [5],\pcounter|true_PC [4],\pcounter|true_PC [3],\pcounter|true_PC [2],\pcounter|true_PC [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [13]}),
	.portbaddr({\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a61_PORTADATAOUT_bus ),
	.portbdataout(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a61_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .clk0_core_clock_enable = "ena0";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .clk1_core_clock_enable = "ena1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .data_interleave_offset_in_bits = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .data_interleave_width_in_bits = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .init_file = "program_memory.mif";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .init_file_layout = "port_a";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .logical_ram_name = "p_ram:pram|altsyncram:altsyncram_component|altsyncram_q6k1:auto_generated|altsyncram_hlb2:altsyncram1|ALTSYNCRAM";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .mixed_port_feed_through_mode = "dont_care";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .operation_mode = "bidir_dual_port";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_a_address_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_a_address_width = 13;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_a_byte_enable_clock = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_a_data_out_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_a_data_out_clock = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_a_data_width = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_a_first_address = 0;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_a_first_bit_number = 13;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_a_last_address = 8191;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_a_logical_ram_depth = 32768;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_a_logical_ram_width = 16;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_b_address_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_b_address_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_b_address_width = 13;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_b_data_in_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_b_data_out_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_b_data_out_clock = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_b_data_width = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_b_first_address = 0;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_b_first_bit_number = 13;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_b_last_address = 8191;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_b_logical_ram_depth = 32768;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_b_logical_ram_width = 16;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_b_read_enable_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_b_write_enable_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .ram_block_type = "M9K";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X51_Y34_N0
cycloneive_ram_block \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\pram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode866w [2]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_in~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\pram|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode906w[2]~1_combout ),
	.ena1(\pram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode866w[2]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\pcounter|true_PC [13],\pcounter|true_PC [12],\pcounter|true_PC [11],\pcounter|true_PC [10],\pcounter|true_PC [9],\pcounter|true_PC [8],\pcounter|true_PC [7],\pcounter|true_PC [6],\pcounter|true_PC [5],\pcounter|true_PC [4],\pcounter|true_PC [3],\pcounter|true_PC [2],\pcounter|true_PC [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [13]}),
	.portbaddr({\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a45_PORTADATAOUT_bus ),
	.portbdataout(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a45_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .clk0_core_clock_enable = "ena0";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .clk1_core_clock_enable = "ena1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .data_interleave_offset_in_bits = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .data_interleave_width_in_bits = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .init_file = "program_memory.mif";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .init_file_layout = "port_a";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .logical_ram_name = "p_ram:pram|altsyncram:altsyncram_component|altsyncram_q6k1:auto_generated|altsyncram_hlb2:altsyncram1|ALTSYNCRAM";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .mixed_port_feed_through_mode = "dont_care";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .operation_mode = "bidir_dual_port";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_a_address_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_a_address_width = 13;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_a_byte_enable_clock = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_a_data_out_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_a_data_out_clock = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_a_data_width = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_a_first_address = 0;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_a_first_bit_number = 13;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_a_last_address = 8191;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_a_logical_ram_depth = 32768;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_a_logical_ram_width = 16;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_b_address_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_b_address_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_b_address_width = 13;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_b_data_in_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_b_data_out_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_b_data_out_clock = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_b_data_width = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_b_first_address = 0;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_b_first_bit_number = 13;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_b_last_address = 8191;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_b_logical_ram_depth = 32768;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_b_logical_ram_width = 16;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_b_read_enable_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_b_write_enable_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .ram_block_type = "M9K";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X64_Y41_N0
cycloneive_ram_block \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\pram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode845w [2]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_in~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\pram|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode883w [2]),
	.ena1(\pram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode845w[2]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\pcounter|true_PC [13],\pcounter|true_PC [12],\pcounter|true_PC [11],\pcounter|true_PC [10],\pcounter|true_PC [9],\pcounter|true_PC [8],\pcounter|true_PC [7],\pcounter|true_PC [6],\pcounter|true_PC [5],\pcounter|true_PC [4],\pcounter|true_PC [3],\pcounter|true_PC [2],\pcounter|true_PC [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [13]}),
	.portbaddr({\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a13_PORTADATAOUT_bus ),
	.portbdataout(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a13_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .clk0_core_clock_enable = "ena0";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .clk1_core_clock_enable = "ena1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .data_interleave_offset_in_bits = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .data_interleave_width_in_bits = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .init_file = "program_memory.mif";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .init_file_layout = "port_a";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .logical_ram_name = "p_ram:pram|altsyncram:altsyncram_component|altsyncram_q6k1:auto_generated|altsyncram_hlb2:altsyncram1|ALTSYNCRAM";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .mixed_port_feed_through_mode = "dont_care";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .operation_mode = "bidir_dual_port";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_a_address_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_a_address_width = 13;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_a_byte_enable_clock = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_a_data_out_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_a_data_out_clock = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_a_data_width = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_a_first_address = 0;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_a_first_bit_number = 13;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_a_last_address = 8191;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_a_logical_ram_depth = 32768;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_a_logical_ram_width = 16;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_b_address_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_b_address_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_b_address_width = 13;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_b_data_in_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_b_data_out_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_b_data_out_clock = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_b_data_width = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_b_first_address = 0;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_b_first_bit_number = 13;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_b_last_address = 8191;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_b_logical_ram_depth = 32768;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_b_logical_ram_width = 16;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_b_read_enable_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_b_write_enable_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .ram_block_type = "M9K";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000028;
// synopsys translate_on

// Location: LCCOMB_X60_Y42_N4
cycloneive_lcell_comb \pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[13]~20 (
// Equation(s):
// \pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[13]~20_combout  = (\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0] & (((\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1])))) # 
// (!\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0] & ((\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1] & (\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a45~PORTBDATAOUT0 )) # 
// (!\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1] & ((\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a13~PORTBDATAOUT0 )))))

	.dataa(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a45~PORTBDATAOUT0 ),
	.datab(\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datac(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a13~PORTBDATAOUT0 ),
	.datad(\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.cin(gnd),
	.combout(\pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[13]~20_combout ),
	.cout());
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[13]~20 .lut_mask = 16'hEE30;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[13]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y42_N0
cycloneive_ram_block \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\pram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode858w [2]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_in~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\pram|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode906w[2]~0_combout ),
	.ena1(\pram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode858w[2]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\pcounter|true_PC [13],\pcounter|true_PC [12],\pcounter|true_PC [11],\pcounter|true_PC [10],\pcounter|true_PC [9],\pcounter|true_PC [8],\pcounter|true_PC [7],\pcounter|true_PC [6],\pcounter|true_PC [5],\pcounter|true_PC [4],\pcounter|true_PC [3],\pcounter|true_PC [2],\pcounter|true_PC [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [13]}),
	.portbaddr({\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a29_PORTADATAOUT_bus ),
	.portbdataout(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a29_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .clk0_core_clock_enable = "ena0";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .clk1_core_clock_enable = "ena1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .data_interleave_offset_in_bits = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .data_interleave_width_in_bits = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .init_file = "program_memory.mif";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .init_file_layout = "port_a";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .logical_ram_name = "p_ram:pram|altsyncram:altsyncram_component|altsyncram_q6k1:auto_generated|altsyncram_hlb2:altsyncram1|ALTSYNCRAM";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .mixed_port_feed_through_mode = "dont_care";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .operation_mode = "bidir_dual_port";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_a_address_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_a_address_width = 13;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_a_byte_enable_clock = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_a_data_out_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_a_data_out_clock = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_a_data_width = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_a_first_address = 0;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_a_first_bit_number = 13;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_a_last_address = 8191;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_a_logical_ram_depth = 32768;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_a_logical_ram_width = 16;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_b_address_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_b_address_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_b_address_width = 13;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_b_data_in_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_b_data_out_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_b_data_out_clock = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_b_data_width = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_b_first_address = 0;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_b_first_bit_number = 13;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_b_last_address = 8191;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_b_logical_ram_depth = 32768;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_b_logical_ram_width = 16;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_b_read_enable_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_b_write_enable_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .ram_block_type = "M9K";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X60_Y42_N14
cycloneive_lcell_comb \pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[13]~21 (
// Equation(s):
// \pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[13]~21_combout  = (\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0] & ((\pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[13]~20_combout  & 
// (\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a61~PORTBDATAOUT0 )) # (!\pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[13]~20_combout  & 
// ((\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a29~PORTBDATAOUT0 ))))) # (!\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0] & 
// (((\pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[13]~20_combout ))))

	.dataa(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a61~PORTBDATAOUT0 ),
	.datab(\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datac(\pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[13]~20_combout ),
	.datad(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a29~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[13]~21_combout ),
	.cout());
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[13]~21 .lut_mask = 16'hBCB0;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[13]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y32_N0
cycloneive_ram_block \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\pram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode874w [2]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_in~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\pram|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode906w[2]~2_combout ),
	.ena1(\pram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode874w[2]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\pcounter|true_PC [13],\pcounter|true_PC [12],\pcounter|true_PC [11],\pcounter|true_PC [10],\pcounter|true_PC [9],\pcounter|true_PC [8],\pcounter|true_PC [7],\pcounter|true_PC [6],\pcounter|true_PC [5],\pcounter|true_PC [4],\pcounter|true_PC [3],\pcounter|true_PC [2],\pcounter|true_PC [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [14]}),
	.portbaddr({\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a62_PORTADATAOUT_bus ),
	.portbdataout(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a62_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .clk0_core_clock_enable = "ena0";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .clk1_core_clock_enable = "ena1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .data_interleave_offset_in_bits = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .data_interleave_width_in_bits = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .init_file = "program_memory.mif";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .init_file_layout = "port_a";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .logical_ram_name = "p_ram:pram|altsyncram:altsyncram_component|altsyncram_q6k1:auto_generated|altsyncram_hlb2:altsyncram1|ALTSYNCRAM";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .mixed_port_feed_through_mode = "dont_care";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .operation_mode = "bidir_dual_port";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_a_address_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_a_address_width = 13;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_a_byte_enable_clock = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_a_data_out_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_a_data_out_clock = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_a_data_width = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_a_first_address = 0;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_a_first_bit_number = 14;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_a_last_address = 8191;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_a_logical_ram_depth = 32768;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_a_logical_ram_width = 16;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_b_address_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_b_address_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_b_address_width = 13;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_b_data_in_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_b_data_out_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_b_data_out_clock = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_b_data_width = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_b_first_address = 0;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_b_first_bit_number = 14;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_b_last_address = 8191;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_b_logical_ram_depth = 32768;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_b_logical_ram_width = 16;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_b_read_enable_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_b_write_enable_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .ram_block_type = "M9K";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X64_Y36_N0
cycloneive_ram_block \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\pram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode866w [2]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_in~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\pram|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode906w[2]~1_combout ),
	.ena1(\pram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode866w[2]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\pcounter|true_PC [13],\pcounter|true_PC [12],\pcounter|true_PC [11],\pcounter|true_PC [10],\pcounter|true_PC [9],\pcounter|true_PC [8],\pcounter|true_PC [7],\pcounter|true_PC [6],\pcounter|true_PC [5],\pcounter|true_PC [4],\pcounter|true_PC [3],\pcounter|true_PC [2],\pcounter|true_PC [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [14]}),
	.portbaddr({\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a46_PORTADATAOUT_bus ),
	.portbdataout(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a46_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .clk0_core_clock_enable = "ena0";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .clk1_core_clock_enable = "ena1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .data_interleave_offset_in_bits = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .data_interleave_width_in_bits = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .init_file = "program_memory.mif";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .init_file_layout = "port_a";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .logical_ram_name = "p_ram:pram|altsyncram:altsyncram_component|altsyncram_q6k1:auto_generated|altsyncram_hlb2:altsyncram1|ALTSYNCRAM";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .mixed_port_feed_through_mode = "dont_care";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .operation_mode = "bidir_dual_port";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_a_address_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_a_address_width = 13;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_a_byte_enable_clock = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_a_data_out_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_a_data_out_clock = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_a_data_width = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_a_first_address = 0;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_a_first_bit_number = 14;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_a_last_address = 8191;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_a_logical_ram_depth = 32768;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_a_logical_ram_width = 16;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_b_address_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_b_address_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_b_address_width = 13;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_b_data_in_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_b_data_out_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_b_data_out_clock = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_b_data_width = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_b_first_address = 0;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_b_first_bit_number = 14;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_b_last_address = 8191;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_b_logical_ram_depth = 32768;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_b_logical_ram_width = 16;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_b_read_enable_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_b_write_enable_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .ram_block_type = "M9K";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X37_Y39_N0
cycloneive_ram_block \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\pram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode845w [2]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_in~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\pram|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode883w [2]),
	.ena1(\pram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode845w[2]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\pcounter|true_PC [13],\pcounter|true_PC [12],\pcounter|true_PC [11],\pcounter|true_PC [10],\pcounter|true_PC [9],\pcounter|true_PC [8],\pcounter|true_PC [7],\pcounter|true_PC [6],\pcounter|true_PC [5],\pcounter|true_PC [4],\pcounter|true_PC [3],\pcounter|true_PC [2],\pcounter|true_PC [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [14]}),
	.portbaddr({\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a14_PORTADATAOUT_bus ),
	.portbdataout(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a14_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .clk0_core_clock_enable = "ena0";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .clk1_core_clock_enable = "ena1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .data_interleave_offset_in_bits = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .data_interleave_width_in_bits = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .init_file = "program_memory.mif";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .init_file_layout = "port_a";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .logical_ram_name = "p_ram:pram|altsyncram:altsyncram_component|altsyncram_q6k1:auto_generated|altsyncram_hlb2:altsyncram1|ALTSYNCRAM";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .mixed_port_feed_through_mode = "dont_care";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .operation_mode = "bidir_dual_port";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_a_address_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_a_address_width = 13;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_a_byte_enable_clock = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_a_data_out_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_a_data_out_clock = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_a_data_width = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_a_first_address = 0;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_a_first_bit_number = 14;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_a_last_address = 8191;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_a_logical_ram_depth = 32768;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_a_logical_ram_width = 16;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_address_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_address_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_address_width = 13;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_data_in_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_data_out_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_data_out_clock = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_data_width = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_first_address = 0;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_first_bit_number = 14;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_last_address = 8191;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_logical_ram_depth = 32768;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_logical_ram_width = 16;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_read_enable_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_write_enable_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .ram_block_type = "M9K";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000017;
// synopsys translate_on

// Location: M9K_X64_Y40_N0
cycloneive_ram_block \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\pram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode858w [2]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_in~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\pram|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode906w[2]~0_combout ),
	.ena1(\pram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode858w[2]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\pcounter|true_PC [13],\pcounter|true_PC [12],\pcounter|true_PC [11],\pcounter|true_PC [10],\pcounter|true_PC [9],\pcounter|true_PC [8],\pcounter|true_PC [7],\pcounter|true_PC [6],\pcounter|true_PC [5],\pcounter|true_PC [4],\pcounter|true_PC [3],\pcounter|true_PC [2],\pcounter|true_PC [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [14]}),
	.portbaddr({\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a30_PORTADATAOUT_bus ),
	.portbdataout(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a30_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .clk0_core_clock_enable = "ena0";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .clk1_core_clock_enable = "ena1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .data_interleave_offset_in_bits = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .data_interleave_width_in_bits = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .init_file = "program_memory.mif";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .init_file_layout = "port_a";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .logical_ram_name = "p_ram:pram|altsyncram:altsyncram_component|altsyncram_q6k1:auto_generated|altsyncram_hlb2:altsyncram1|ALTSYNCRAM";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .mixed_port_feed_through_mode = "dont_care";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .operation_mode = "bidir_dual_port";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_a_address_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_a_address_width = 13;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_a_byte_enable_clock = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_a_data_out_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_a_data_out_clock = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_a_data_width = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_a_first_address = 0;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_a_first_bit_number = 14;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_a_last_address = 8191;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_a_logical_ram_depth = 32768;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_a_logical_ram_width = 16;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_b_address_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_b_address_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_b_address_width = 13;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_b_data_in_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_b_data_out_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_b_data_out_clock = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_b_data_width = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_b_first_address = 0;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_b_first_bit_number = 14;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_b_last_address = 8191;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_b_logical_ram_depth = 32768;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_b_logical_ram_width = 16;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_b_read_enable_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_b_write_enable_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .ram_block_type = "M9K";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X60_Y43_N24
cycloneive_lcell_comb \pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[14]~8 (
// Equation(s):
// \pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[14]~8_combout  = (\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0] & (((\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]) # 
// (\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a30~PORTBDATAOUT0 )))) # (!\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0] & (\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a14~PORTBDATAOUT0  & 
// (!\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1])))

	.dataa(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a14~PORTBDATAOUT0 ),
	.datab(\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datac(\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datad(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a30~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[14]~8_combout ),
	.cout());
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[14]~8 .lut_mask = 16'hCEC2;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[14]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y43_N18
cycloneive_lcell_comb \pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[14]~9 (
// Equation(s):
// \pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[14]~9_combout  = (\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1] & ((\pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[14]~8_combout  & 
// (\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a62~PORTBDATAOUT0 )) # (!\pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[14]~8_combout  & 
// ((\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a46~PORTBDATAOUT0 ))))) # (!\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1] & (((\pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[14]~8_combout 
// ))))

	.dataa(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a62~PORTBDATAOUT0 ),
	.datab(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a46~PORTBDATAOUT0 ),
	.datac(\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datad(\pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[14]~8_combout ),
	.cin(gnd),
	.combout(\pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[14]~9_combout ),
	.cout());
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[14]~9 .lut_mask = 16'hAFC0;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[14]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y50_N0
cycloneive_ram_block \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\pram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode874w [2]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_in~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\pram|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode906w[2]~2_combout ),
	.ena1(\pram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode874w[2]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\pcounter|true_PC [13],\pcounter|true_PC [12],\pcounter|true_PC [11],\pcounter|true_PC [10],\pcounter|true_PC [9],\pcounter|true_PC [8],\pcounter|true_PC [7],\pcounter|true_PC [6],\pcounter|true_PC [5],\pcounter|true_PC [4],\pcounter|true_PC [3],\pcounter|true_PC [2],\pcounter|true_PC [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [15]}),
	.portbaddr({\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a63_PORTADATAOUT_bus ),
	.portbdataout(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a63_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .clk0_core_clock_enable = "ena0";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .clk1_core_clock_enable = "ena1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .data_interleave_offset_in_bits = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .data_interleave_width_in_bits = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .init_file = "program_memory.mif";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .init_file_layout = "port_a";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .logical_ram_name = "p_ram:pram|altsyncram:altsyncram_component|altsyncram_q6k1:auto_generated|altsyncram_hlb2:altsyncram1|ALTSYNCRAM";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .mixed_port_feed_through_mode = "dont_care";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .operation_mode = "bidir_dual_port";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_a_address_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_a_address_width = 13;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_a_byte_enable_clock = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_a_data_out_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_a_data_out_clock = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_a_data_width = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_a_first_address = 0;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_a_first_bit_number = 15;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_a_last_address = 8191;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_a_logical_ram_depth = 32768;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_a_logical_ram_width = 16;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_b_address_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_b_address_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_b_address_width = 13;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_b_data_in_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_b_data_out_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_b_data_out_clock = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_b_data_width = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_b_first_address = 0;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_b_first_bit_number = 15;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_b_last_address = 8191;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_b_logical_ram_depth = 32768;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_b_logical_ram_width = 16;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_b_read_enable_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_b_write_enable_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .ram_block_type = "M9K";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X64_Y49_N0
cycloneive_ram_block \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\pram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode858w [2]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_in~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\pram|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode906w[2]~0_combout ),
	.ena1(\pram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode858w[2]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\pcounter|true_PC [13],\pcounter|true_PC [12],\pcounter|true_PC [11],\pcounter|true_PC [10],\pcounter|true_PC [9],\pcounter|true_PC [8],\pcounter|true_PC [7],\pcounter|true_PC [6],\pcounter|true_PC [5],\pcounter|true_PC [4],\pcounter|true_PC [3],\pcounter|true_PC [2],\pcounter|true_PC [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [15]}),
	.portbaddr({\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a31_PORTADATAOUT_bus ),
	.portbdataout(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a31_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .clk0_core_clock_enable = "ena0";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .clk1_core_clock_enable = "ena1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .data_interleave_offset_in_bits = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .data_interleave_width_in_bits = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .init_file = "program_memory.mif";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .init_file_layout = "port_a";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .logical_ram_name = "p_ram:pram|altsyncram:altsyncram_component|altsyncram_q6k1:auto_generated|altsyncram_hlb2:altsyncram1|ALTSYNCRAM";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .mixed_port_feed_through_mode = "dont_care";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .operation_mode = "bidir_dual_port";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_a_address_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_a_address_width = 13;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_a_byte_enable_clock = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_a_data_out_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_a_data_out_clock = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_a_data_width = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_a_first_address = 0;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_a_first_bit_number = 15;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_a_last_address = 8191;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_a_logical_ram_depth = 32768;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_a_logical_ram_width = 16;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_b_address_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_b_address_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_b_address_width = 13;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_b_data_in_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_b_data_out_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_b_data_out_clock = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_b_data_width = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_b_first_address = 0;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_b_first_bit_number = 15;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_b_last_address = 8191;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_b_logical_ram_depth = 32768;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_b_logical_ram_width = 16;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_b_read_enable_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_b_write_enable_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .ram_block_type = "M9K";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X51_Y42_N0
cycloneive_ram_block \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\pram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode845w [2]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_in~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\pram|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode883w [2]),
	.ena1(\pram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode845w[2]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\pcounter|true_PC [13],\pcounter|true_PC [12],\pcounter|true_PC [11],\pcounter|true_PC [10],\pcounter|true_PC [9],\pcounter|true_PC [8],\pcounter|true_PC [7],\pcounter|true_PC [6],\pcounter|true_PC [5],\pcounter|true_PC [4],\pcounter|true_PC [3],\pcounter|true_PC [2],\pcounter|true_PC [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [15]}),
	.portbaddr({\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a15_PORTADATAOUT_bus ),
	.portbdataout(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a15_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .clk0_core_clock_enable = "ena0";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .clk1_core_clock_enable = "ena1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .data_interleave_offset_in_bits = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .data_interleave_width_in_bits = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .init_file = "program_memory.mif";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .init_file_layout = "port_a";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .logical_ram_name = "p_ram:pram|altsyncram:altsyncram_component|altsyncram_q6k1:auto_generated|altsyncram_hlb2:altsyncram1|ALTSYNCRAM";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .mixed_port_feed_through_mode = "dont_care";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .operation_mode = "bidir_dual_port";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_a_address_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_a_address_width = 13;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_a_byte_enable_clock = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_a_data_out_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_a_data_out_clock = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_a_data_width = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_a_first_address = 0;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_a_first_bit_number = 15;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_a_last_address = 8191;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_a_logical_ram_depth = 32768;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_a_logical_ram_width = 16;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_b_address_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_b_address_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_b_address_width = 13;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_b_data_in_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_b_data_out_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_b_data_out_clock = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_b_data_width = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_b_first_address = 0;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_b_first_bit_number = 15;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_b_last_address = 8191;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_b_logical_ram_depth = 32768;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_b_logical_ram_width = 16;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_b_read_enable_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_b_write_enable_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .ram_block_type = "M9K";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X64_Y42_N0
cycloneive_ram_block \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\pram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode866w [2]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_in~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\pram|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode906w[2]~1_combout ),
	.ena1(\pram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode866w[2]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\pcounter|true_PC [13],\pcounter|true_PC [12],\pcounter|true_PC [11],\pcounter|true_PC [10],\pcounter|true_PC [9],\pcounter|true_PC [8],\pcounter|true_PC [7],\pcounter|true_PC [6],\pcounter|true_PC [5],\pcounter|true_PC [4],\pcounter|true_PC [3],\pcounter|true_PC [2],\pcounter|true_PC [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [15]}),
	.portbaddr({\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a47_PORTADATAOUT_bus ),
	.portbdataout(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a47_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .clk0_core_clock_enable = "ena0";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .clk1_core_clock_enable = "ena1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .data_interleave_offset_in_bits = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .data_interleave_width_in_bits = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .init_file = "program_memory.mif";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .init_file_layout = "port_a";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .logical_ram_name = "p_ram:pram|altsyncram:altsyncram_component|altsyncram_q6k1:auto_generated|altsyncram_hlb2:altsyncram1|ALTSYNCRAM";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .mixed_port_feed_through_mode = "dont_care";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .operation_mode = "bidir_dual_port";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_a_address_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_a_address_width = 13;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_a_byte_enable_clock = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_a_data_out_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_a_data_out_clock = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_a_data_width = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_a_first_address = 0;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_a_first_bit_number = 15;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_a_last_address = 8191;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_a_logical_ram_depth = 32768;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_a_logical_ram_width = 16;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_b_address_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_b_address_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_b_address_width = 13;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_b_data_in_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_b_data_out_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_b_data_out_clock = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_b_data_width = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_b_first_address = 0;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_b_first_bit_number = 15;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_b_last_address = 8191;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_b_logical_ram_depth = 32768;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_b_logical_ram_width = 16;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_b_read_enable_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_b_write_enable_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .ram_block_type = "M9K";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X60_Y42_N12
cycloneive_lcell_comb \pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[15]~10 (
// Equation(s):
// \pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[15]~10_combout  = (\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1] & (((\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]) # 
// (\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a47~PORTBDATAOUT0 )))) # (!\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1] & (\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a15~PORTBDATAOUT0  & 
// (!\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0])))

	.dataa(\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datab(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a15~PORTBDATAOUT0 ),
	.datac(\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datad(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a47~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[15]~10_combout ),
	.cout());
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[15]~10 .lut_mask = 16'hAEA4;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[15]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y42_N22
cycloneive_lcell_comb \pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[15]~11 (
// Equation(s):
// \pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[15]~11_combout  = (\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0] & ((\pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[15]~10_combout  & 
// (\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a63~PORTBDATAOUT0 )) # (!\pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[15]~10_combout  & 
// ((\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a31~PORTBDATAOUT0 ))))) # (!\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0] & 
// (((\pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[15]~10_combout ))))

	.dataa(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a63~PORTBDATAOUT0 ),
	.datab(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a31~PORTBDATAOUT0 ),
	.datac(\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datad(\pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[15]~10_combout ),
	.cin(gnd),
	.combout(\pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[15]~11_combout ),
	.cout());
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[15]~11 .lut_mask = 16'hAFC0;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[15]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y42_N18
cycloneive_lcell_comb \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6 (
	.dataa(\pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[15]~11_combout ),
	.datab(\pram|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datac(\altera_internal_jtag~TDIUTAP ),
	.datad(gnd),
	.cin(gnd),
	.combout(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6_combout ),
	.cout());
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6 .lut_mask = 16'hB8B8;
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y45_N8
cycloneive_lcell_comb \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1]~1 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\pram|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datad(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~0_combout ),
	.cin(gnd),
	.combout(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1]~1 .lut_mask = 16'hFFF0;
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y42_N19
dffeas \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[15] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [15]),
	.prn(vcc));
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[15] .is_wysiwyg = "true";
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y42_N0
cycloneive_lcell_comb \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5 (
	.dataa(gnd),
	.datab(\pram|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datac(\pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[14]~9_combout ),
	.datad(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [15]),
	.cin(gnd),
	.combout(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5_combout ),
	.cout());
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5 .lut_mask = 16'hF3C0;
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y42_N1
dffeas \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[14] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [14]),
	.prn(vcc));
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[14] .is_wysiwyg = "true";
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y42_N6
cycloneive_lcell_comb \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~11 (
	.dataa(gnd),
	.datab(\pram|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datac(\pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[13]~21_combout ),
	.datad(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [14]),
	.cin(gnd),
	.combout(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~11_combout ),
	.cout());
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~11 .lut_mask = 16'hF3C0;
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y42_N7
dffeas \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[13] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [13]),
	.prn(vcc));
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[13] .is_wysiwyg = "true";
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y42_N28
cycloneive_lcell_comb \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~10 (
	.dataa(\pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[12]~19_combout ),
	.datab(\pram|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datac(gnd),
	.datad(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [13]),
	.cin(gnd),
	.combout(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~10_combout ),
	.cout());
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~10 .lut_mask = 16'hBB88;
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y42_N29
dffeas \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[12] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [12]),
	.prn(vcc));
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[12] .is_wysiwyg = "true";
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y42_N16
cycloneive_lcell_comb \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~12 (
	.dataa(gnd),
	.datab(\pram|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datac(\pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[11]~23_combout ),
	.datad(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [12]),
	.cin(gnd),
	.combout(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~12_combout ),
	.cout());
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~12 .lut_mask = 16'hF3C0;
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y42_N17
dffeas \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[11] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [11]),
	.prn(vcc));
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[11] .is_wysiwyg = "true";
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y39_N20
cycloneive_lcell_comb \pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[11]~22 (
// Equation(s):
// \pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[11]~22_combout  = (\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & (((\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1])))) # 
// (!\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ((\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & (\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a43~portadataout )) # 
// (!\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ((\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a11~portadataout )))))

	.dataa(\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]),
	.datab(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a43~portadataout ),
	.datac(\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]),
	.datad(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a11~portadataout ),
	.cin(gnd),
	.combout(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[11]~22_combout ),
	.cout());
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[11]~22 .lut_mask = 16'hE5E0;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[11]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y39_N22
cycloneive_lcell_comb \pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[11]~23 (
// Equation(s):
// \pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[11]~23_combout  = (\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[11]~22_combout  & 
// (((\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a59~portadataout ) # (!\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0])))) # (!\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[11]~22_combout 
//  & (\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a27~portadataout  & ((\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]))))

	.dataa(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a27~portadataout ),
	.datab(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[11]~22_combout ),
	.datac(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a59~portadataout ),
	.datad(\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]),
	.cin(gnd),
	.combout(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[11]~23_combout ),
	.cout());
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[11]~23 .lut_mask = 16'hE2CC;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[11]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y36_N2
cycloneive_lcell_comb \controller|Add0~0 (
// Equation(s):
// \controller|Add0~0_combout  = (\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[0]~5_combout  & (\pcounter|true_PC [1] $ (VCC))) # (!\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[0]~5_combout  & 
// (\pcounter|true_PC [1] & VCC))
// \controller|Add0~1  = CARRY((\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[0]~5_combout  & \pcounter|true_PC [1]))

	.dataa(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[0]~5_combout ),
	.datab(\pcounter|true_PC [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\controller|Add0~0_combout ),
	.cout(\controller|Add0~1 ));
// synopsys translate_off
defparam \controller|Add0~0 .lut_mask = 16'h6688;
defparam \controller|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y36_N4
cycloneive_lcell_comb \controller|Add0~2 (
// Equation(s):
// \controller|Add0~2_combout  = (\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[1]~9_combout  & ((\pcounter|true_PC [2] & (\controller|Add0~1  & VCC)) # (!\pcounter|true_PC [2] & (!\controller|Add0~1 )))) # 
// (!\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[1]~9_combout  & ((\pcounter|true_PC [2] & (!\controller|Add0~1 )) # (!\pcounter|true_PC [2] & ((\controller|Add0~1 ) # (GND)))))
// \controller|Add0~3  = CARRY((\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[1]~9_combout  & (!\pcounter|true_PC [2] & !\controller|Add0~1 )) # (!\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[1]~9_combout  & 
// ((!\controller|Add0~1 ) # (!\pcounter|true_PC [2]))))

	.dataa(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[1]~9_combout ),
	.datab(\pcounter|true_PC [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\controller|Add0~1 ),
	.combout(\controller|Add0~2_combout ),
	.cout(\controller|Add0~3 ));
// synopsys translate_off
defparam \controller|Add0~2 .lut_mask = 16'h9617;
defparam \controller|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y36_N6
cycloneive_lcell_comb \controller|Add0~4 (
// Equation(s):
// \controller|Add0~4_combout  = ((\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[2]~7_combout  $ (\pcounter|true_PC [3] $ (!\controller|Add0~3 )))) # (GND)
// \controller|Add0~5  = CARRY((\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[2]~7_combout  & ((\pcounter|true_PC [3]) # (!\controller|Add0~3 ))) # (!\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[2]~7_combout 
//  & (\pcounter|true_PC [3] & !\controller|Add0~3 )))

	.dataa(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[2]~7_combout ),
	.datab(\pcounter|true_PC [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\controller|Add0~3 ),
	.combout(\controller|Add0~4_combout ),
	.cout(\controller|Add0~5 ));
// synopsys translate_off
defparam \controller|Add0~4 .lut_mask = 16'h698E;
defparam \controller|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y36_N8
cycloneive_lcell_comb \controller|Add0~6 (
// Equation(s):
// \controller|Add0~6_combout  = (\pcounter|true_PC [4] & ((\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[3]~11_combout  & (\controller|Add0~5  & VCC)) # 
// (!\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[3]~11_combout  & (!\controller|Add0~5 )))) # (!\pcounter|true_PC [4] & ((\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[3]~11_combout  & (!\controller|Add0~5 
// )) # (!\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[3]~11_combout  & ((\controller|Add0~5 ) # (GND)))))
// \controller|Add0~7  = CARRY((\pcounter|true_PC [4] & (!\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[3]~11_combout  & !\controller|Add0~5 )) # (!\pcounter|true_PC [4] & ((!\controller|Add0~5 ) # 
// (!\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[3]~11_combout ))))

	.dataa(\pcounter|true_PC [4]),
	.datab(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[3]~11_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\controller|Add0~5 ),
	.combout(\controller|Add0~6_combout ),
	.cout(\controller|Add0~7 ));
// synopsys translate_off
defparam \controller|Add0~6 .lut_mask = 16'h9617;
defparam \controller|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y36_N10
cycloneive_lcell_comb \controller|Add0~8 (
// Equation(s):
// \controller|Add0~8_combout  = ((\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[4]~15_combout  $ (\pcounter|true_PC [5] $ (!\controller|Add0~7 )))) # (GND)
// \controller|Add0~9  = CARRY((\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[4]~15_combout  & ((\pcounter|true_PC [5]) # (!\controller|Add0~7 ))) # 
// (!\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[4]~15_combout  & (\pcounter|true_PC [5] & !\controller|Add0~7 )))

	.dataa(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[4]~15_combout ),
	.datab(\pcounter|true_PC [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\controller|Add0~7 ),
	.combout(\controller|Add0~8_combout ),
	.cout(\controller|Add0~9 ));
// synopsys translate_off
defparam \controller|Add0~8 .lut_mask = 16'h698E;
defparam \controller|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y36_N12
cycloneive_lcell_comb \controller|Add0~10 (
// Equation(s):
// \controller|Add0~10_combout  = (\pcounter|true_PC [6] & ((\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[5]~13_combout  & (\controller|Add0~9  & VCC)) # 
// (!\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[5]~13_combout  & (!\controller|Add0~9 )))) # (!\pcounter|true_PC [6] & ((\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[5]~13_combout  & (!\controller|Add0~9 
// )) # (!\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[5]~13_combout  & ((\controller|Add0~9 ) # (GND)))))
// \controller|Add0~11  = CARRY((\pcounter|true_PC [6] & (!\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[5]~13_combout  & !\controller|Add0~9 )) # (!\pcounter|true_PC [6] & ((!\controller|Add0~9 ) # 
// (!\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[5]~13_combout ))))

	.dataa(\pcounter|true_PC [6]),
	.datab(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[5]~13_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\controller|Add0~9 ),
	.combout(\controller|Add0~10_combout ),
	.cout(\controller|Add0~11 ));
// synopsys translate_off
defparam \controller|Add0~10 .lut_mask = 16'h9617;
defparam \controller|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y36_N14
cycloneive_lcell_comb \controller|Add0~12 (
// Equation(s):
// \controller|Add0~12_combout  = ((\pcounter|true_PC [7] $ (\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[6]~31_combout  $ (!\controller|Add0~11 )))) # (GND)
// \controller|Add0~13  = CARRY((\pcounter|true_PC [7] & ((\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[6]~31_combout ) # (!\controller|Add0~11 ))) # (!\pcounter|true_PC [7] & 
// (\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[6]~31_combout  & !\controller|Add0~11 )))

	.dataa(\pcounter|true_PC [7]),
	.datab(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[6]~31_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\controller|Add0~11 ),
	.combout(\controller|Add0~12_combout ),
	.cout(\controller|Add0~13 ));
// synopsys translate_off
defparam \controller|Add0~12 .lut_mask = 16'h698E;
defparam \controller|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y36_N16
cycloneive_lcell_comb \controller|Add0~14 (
// Equation(s):
// \controller|Add0~14_combout  = (\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[7]~29_combout  & ((\pcounter|true_PC [8] & (\controller|Add0~13  & VCC)) # (!\pcounter|true_PC [8] & (!\controller|Add0~13 )))) # 
// (!\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[7]~29_combout  & ((\pcounter|true_PC [8] & (!\controller|Add0~13 )) # (!\pcounter|true_PC [8] & ((\controller|Add0~13 ) # (GND)))))
// \controller|Add0~15  = CARRY((\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[7]~29_combout  & (!\pcounter|true_PC [8] & !\controller|Add0~13 )) # 
// (!\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[7]~29_combout  & ((!\controller|Add0~13 ) # (!\pcounter|true_PC [8]))))

	.dataa(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[7]~29_combout ),
	.datab(\pcounter|true_PC [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\controller|Add0~13 ),
	.combout(\controller|Add0~14_combout ),
	.cout(\controller|Add0~15 ));
// synopsys translate_off
defparam \controller|Add0~14 .lut_mask = 16'h9617;
defparam \controller|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y36_N18
cycloneive_lcell_comb \controller|Add0~16 (
// Equation(s):
// \controller|Add0~16_combout  = ((\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[8]~17_combout  $ (\pcounter|true_PC [9] $ (!\controller|Add0~15 )))) # (GND)
// \controller|Add0~17  = CARRY((\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[8]~17_combout  & ((\pcounter|true_PC [9]) # (!\controller|Add0~15 ))) # 
// (!\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[8]~17_combout  & (\pcounter|true_PC [9] & !\controller|Add0~15 )))

	.dataa(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[8]~17_combout ),
	.datab(\pcounter|true_PC [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\controller|Add0~15 ),
	.combout(\controller|Add0~16_combout ),
	.cout(\controller|Add0~17 ));
// synopsys translate_off
defparam \controller|Add0~16 .lut_mask = 16'h698E;
defparam \controller|Add0~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y36_N20
cycloneive_lcell_comb \controller|Add0~18 (
// Equation(s):
// \controller|Add0~18_combout  = (\pcounter|true_PC [10] & ((\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[9]~27_combout  & (\controller|Add0~17  & VCC)) # 
// (!\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[9]~27_combout  & (!\controller|Add0~17 )))) # (!\pcounter|true_PC [10] & ((\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[9]~27_combout  & 
// (!\controller|Add0~17 )) # (!\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[9]~27_combout  & ((\controller|Add0~17 ) # (GND)))))
// \controller|Add0~19  = CARRY((\pcounter|true_PC [10] & (!\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[9]~27_combout  & !\controller|Add0~17 )) # (!\pcounter|true_PC [10] & ((!\controller|Add0~17 ) # 
// (!\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[9]~27_combout ))))

	.dataa(\pcounter|true_PC [10]),
	.datab(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[9]~27_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\controller|Add0~17 ),
	.combout(\controller|Add0~18_combout ),
	.cout(\controller|Add0~19 ));
// synopsys translate_off
defparam \controller|Add0~18 .lut_mask = 16'h9617;
defparam \controller|Add0~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y36_N22
cycloneive_lcell_comb \controller|Add0~20 (
// Equation(s):
// \controller|Add0~20_combout  = ((\pcounter|true_PC [11] $ (\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[10]~25_combout  $ (!\controller|Add0~19 )))) # (GND)
// \controller|Add0~21  = CARRY((\pcounter|true_PC [11] & ((\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[10]~25_combout ) # (!\controller|Add0~19 ))) # (!\pcounter|true_PC [11] & 
// (\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[10]~25_combout  & !\controller|Add0~19 )))

	.dataa(\pcounter|true_PC [11]),
	.datab(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[10]~25_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\controller|Add0~19 ),
	.combout(\controller|Add0~20_combout ),
	.cout(\controller|Add0~21 ));
// synopsys translate_off
defparam \controller|Add0~20 .lut_mask = 16'h698E;
defparam \controller|Add0~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y36_N24
cycloneive_lcell_comb \controller|Add0~22 (
// Equation(s):
// \controller|Add0~22_combout  = (\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[11]~23_combout  & ((\pcounter|true_PC [12] & (\controller|Add0~21  & VCC)) # (!\pcounter|true_PC [12] & (!\controller|Add0~21 )))) # 
// (!\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[11]~23_combout  & ((\pcounter|true_PC [12] & (!\controller|Add0~21 )) # (!\pcounter|true_PC [12] & ((\controller|Add0~21 ) # (GND)))))
// \controller|Add0~23  = CARRY((\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[11]~23_combout  & (!\pcounter|true_PC [12] & !\controller|Add0~21 )) # 
// (!\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[11]~23_combout  & ((!\controller|Add0~21 ) # (!\pcounter|true_PC [12]))))

	.dataa(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[11]~23_combout ),
	.datab(\pcounter|true_PC [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\controller|Add0~21 ),
	.combout(\controller|Add0~22_combout ),
	.cout(\controller|Add0~23 ));
// synopsys translate_off
defparam \controller|Add0~22 .lut_mask = 16'h9617;
defparam \controller|Add0~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y36_N2
cycloneive_lcell_comb \controller|PC_next[1]~15 (
// Equation(s):
// \controller|PC_next[1]~15_combout  = \controller|Add0~0_combout  $ (VCC)
// \controller|PC_next[1]~16  = CARRY(\controller|Add0~0_combout )

	.dataa(\controller|Add0~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\controller|PC_next[1]~15_combout ),
	.cout(\controller|PC_next[1]~16 ));
// synopsys translate_off
defparam \controller|PC_next[1]~15 .lut_mask = 16'h55AA;
defparam \controller|PC_next[1]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y36_N4
cycloneive_lcell_comb \controller|PC_next[2]~17 (
// Equation(s):
// \controller|PC_next[2]~17_combout  = (\controller|Add0~2_combout  & (!\controller|PC_next[1]~16 )) # (!\controller|Add0~2_combout  & ((\controller|PC_next[1]~16 ) # (GND)))
// \controller|PC_next[2]~18  = CARRY((!\controller|PC_next[1]~16 ) # (!\controller|Add0~2_combout ))

	.dataa(\controller|Add0~2_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\controller|PC_next[1]~16 ),
	.combout(\controller|PC_next[2]~17_combout ),
	.cout(\controller|PC_next[2]~18 ));
// synopsys translate_off
defparam \controller|PC_next[2]~17 .lut_mask = 16'h5A5F;
defparam \controller|PC_next[2]~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y36_N6
cycloneive_lcell_comb \controller|PC_next[3]~19 (
// Equation(s):
// \controller|PC_next[3]~19_combout  = (\controller|Add0~4_combout  & (\controller|PC_next[2]~18  $ (GND))) # (!\controller|Add0~4_combout  & (!\controller|PC_next[2]~18  & VCC))
// \controller|PC_next[3]~20  = CARRY((\controller|Add0~4_combout  & !\controller|PC_next[2]~18 ))

	.dataa(gnd),
	.datab(\controller|Add0~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\controller|PC_next[2]~18 ),
	.combout(\controller|PC_next[3]~19_combout ),
	.cout(\controller|PC_next[3]~20 ));
// synopsys translate_off
defparam \controller|PC_next[3]~19 .lut_mask = 16'hC30C;
defparam \controller|PC_next[3]~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y36_N8
cycloneive_lcell_comb \controller|PC_next[4]~21 (
// Equation(s):
// \controller|PC_next[4]~21_combout  = (\controller|Add0~6_combout  & (!\controller|PC_next[3]~20 )) # (!\controller|Add0~6_combout  & ((\controller|PC_next[3]~20 ) # (GND)))
// \controller|PC_next[4]~22  = CARRY((!\controller|PC_next[3]~20 ) # (!\controller|Add0~6_combout ))

	.dataa(\controller|Add0~6_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\controller|PC_next[3]~20 ),
	.combout(\controller|PC_next[4]~21_combout ),
	.cout(\controller|PC_next[4]~22 ));
// synopsys translate_off
defparam \controller|PC_next[4]~21 .lut_mask = 16'h5A5F;
defparam \controller|PC_next[4]~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y36_N10
cycloneive_lcell_comb \controller|PC_next[5]~23 (
// Equation(s):
// \controller|PC_next[5]~23_combout  = (\controller|Add0~8_combout  & (\controller|PC_next[4]~22  $ (GND))) # (!\controller|Add0~8_combout  & (!\controller|PC_next[4]~22  & VCC))
// \controller|PC_next[5]~24  = CARRY((\controller|Add0~8_combout  & !\controller|PC_next[4]~22 ))

	.dataa(\controller|Add0~8_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\controller|PC_next[4]~22 ),
	.combout(\controller|PC_next[5]~23_combout ),
	.cout(\controller|PC_next[5]~24 ));
// synopsys translate_off
defparam \controller|PC_next[5]~23 .lut_mask = 16'hA50A;
defparam \controller|PC_next[5]~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y36_N12
cycloneive_lcell_comb \controller|PC_next[6]~25 (
// Equation(s):
// \controller|PC_next[6]~25_combout  = (\controller|Add0~10_combout  & (!\controller|PC_next[5]~24 )) # (!\controller|Add0~10_combout  & ((\controller|PC_next[5]~24 ) # (GND)))
// \controller|PC_next[6]~26  = CARRY((!\controller|PC_next[5]~24 ) # (!\controller|Add0~10_combout ))

	.dataa(\controller|Add0~10_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\controller|PC_next[5]~24 ),
	.combout(\controller|PC_next[6]~25_combout ),
	.cout(\controller|PC_next[6]~26 ));
// synopsys translate_off
defparam \controller|PC_next[6]~25 .lut_mask = 16'h5A5F;
defparam \controller|PC_next[6]~25 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y36_N14
cycloneive_lcell_comb \controller|PC_next[7]~27 (
// Equation(s):
// \controller|PC_next[7]~27_combout  = (\controller|Add0~12_combout  & (\controller|PC_next[6]~26  $ (GND))) # (!\controller|Add0~12_combout  & (!\controller|PC_next[6]~26  & VCC))
// \controller|PC_next[7]~28  = CARRY((\controller|Add0~12_combout  & !\controller|PC_next[6]~26 ))

	.dataa(\controller|Add0~12_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\controller|PC_next[6]~26 ),
	.combout(\controller|PC_next[7]~27_combout ),
	.cout(\controller|PC_next[7]~28 ));
// synopsys translate_off
defparam \controller|PC_next[7]~27 .lut_mask = 16'hA50A;
defparam \controller|PC_next[7]~27 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y36_N16
cycloneive_lcell_comb \controller|PC_next[8]~29 (
// Equation(s):
// \controller|PC_next[8]~29_combout  = (\controller|Add0~14_combout  & (!\controller|PC_next[7]~28 )) # (!\controller|Add0~14_combout  & ((\controller|PC_next[7]~28 ) # (GND)))
// \controller|PC_next[8]~30  = CARRY((!\controller|PC_next[7]~28 ) # (!\controller|Add0~14_combout ))

	.dataa(gnd),
	.datab(\controller|Add0~14_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\controller|PC_next[7]~28 ),
	.combout(\controller|PC_next[8]~29_combout ),
	.cout(\controller|PC_next[8]~30 ));
// synopsys translate_off
defparam \controller|PC_next[8]~29 .lut_mask = 16'h3C3F;
defparam \controller|PC_next[8]~29 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y36_N18
cycloneive_lcell_comb \controller|PC_next[9]~31 (
// Equation(s):
// \controller|PC_next[9]~31_combout  = (\controller|Add0~16_combout  & (\controller|PC_next[8]~30  $ (GND))) # (!\controller|Add0~16_combout  & (!\controller|PC_next[8]~30  & VCC))
// \controller|PC_next[9]~32  = CARRY((\controller|Add0~16_combout  & !\controller|PC_next[8]~30 ))

	.dataa(gnd),
	.datab(\controller|Add0~16_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\controller|PC_next[8]~30 ),
	.combout(\controller|PC_next[9]~31_combout ),
	.cout(\controller|PC_next[9]~32 ));
// synopsys translate_off
defparam \controller|PC_next[9]~31 .lut_mask = 16'hC30C;
defparam \controller|PC_next[9]~31 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y36_N20
cycloneive_lcell_comb \controller|PC_next[10]~33 (
// Equation(s):
// \controller|PC_next[10]~33_combout  = (\controller|Add0~18_combout  & (!\controller|PC_next[9]~32 )) # (!\controller|Add0~18_combout  & ((\controller|PC_next[9]~32 ) # (GND)))
// \controller|PC_next[10]~34  = CARRY((!\controller|PC_next[9]~32 ) # (!\controller|Add0~18_combout ))

	.dataa(gnd),
	.datab(\controller|Add0~18_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\controller|PC_next[9]~32 ),
	.combout(\controller|PC_next[10]~33_combout ),
	.cout(\controller|PC_next[10]~34 ));
// synopsys translate_off
defparam \controller|PC_next[10]~33 .lut_mask = 16'h3C3F;
defparam \controller|PC_next[10]~33 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y36_N22
cycloneive_lcell_comb \controller|PC_next[11]~35 (
// Equation(s):
// \controller|PC_next[11]~35_combout  = (\controller|Add0~20_combout  & (\controller|PC_next[10]~34  $ (GND))) # (!\controller|Add0~20_combout  & (!\controller|PC_next[10]~34  & VCC))
// \controller|PC_next[11]~36  = CARRY((\controller|Add0~20_combout  & !\controller|PC_next[10]~34 ))

	.dataa(gnd),
	.datab(\controller|Add0~20_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\controller|PC_next[10]~34 ),
	.combout(\controller|PC_next[11]~35_combout ),
	.cout(\controller|PC_next[11]~36 ));
// synopsys translate_off
defparam \controller|PC_next[11]~35 .lut_mask = 16'hC30C;
defparam \controller|PC_next[11]~35 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y36_N24
cycloneive_lcell_comb \controller|PC_next[12]~37 (
// Equation(s):
// \controller|PC_next[12]~37_combout  = (\controller|Add0~22_combout  & (!\controller|PC_next[11]~36 )) # (!\controller|Add0~22_combout  & ((\controller|PC_next[11]~36 ) # (GND)))
// \controller|PC_next[12]~38  = CARRY((!\controller|PC_next[11]~36 ) # (!\controller|Add0~22_combout ))

	.dataa(gnd),
	.datab(\controller|Add0~22_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\controller|PC_next[11]~36 ),
	.combout(\controller|PC_next[12]~37_combout ),
	.cout(\controller|PC_next[12]~38 ));
// synopsys translate_off
defparam \controller|PC_next[12]~37 .lut_mask = 16'h3C3F;
defparam \controller|PC_next[12]~37 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X63_Y39_N12
cycloneive_lcell_comb \pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[14]~0 (
// Equation(s):
// \pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[14]~0_combout  = (\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ((\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]) # 
// ((\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a30~portadataout )))) # (!\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & (!\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & 
// ((\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a14~portadataout ))))

	.dataa(\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]),
	.datab(\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]),
	.datac(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a30~portadataout ),
	.datad(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a14~portadataout ),
	.cin(gnd),
	.combout(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[14]~0_combout ),
	.cout());
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[14]~0 .lut_mask = 16'hB9A8;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[14]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y39_N14
cycloneive_lcell_comb \pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[14]~1 (
// Equation(s):
// \pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[14]~1_combout  = (\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[14]~0_combout  & 
// ((\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a62~portadataout ) # ((!\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1])))) # (!\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[14]~0_combout  
// & (((\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a46~portadataout ))))

	.dataa(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[14]~0_combout ),
	.datab(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a62~portadataout ),
	.datac(\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]),
	.datad(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a46~portadataout ),
	.cin(gnd),
	.combout(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[14]~1_combout ),
	.cout());
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[14]~1 .lut_mask = 16'hDA8A;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[14]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y39_N8
cycloneive_lcell_comb \controller|Equal0~0 (
// Equation(s):
// \controller|Equal0~0_combout  = (\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[15]~3_combout ) # (\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[14]~1_combout )

	.dataa(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[15]~3_combout ),
	.datab(gnd),
	.datac(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[14]~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\controller|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \controller|Equal0~0 .lut_mask = 16'hFAFA;
defparam \controller|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y36_N25
dffeas \controller|PC_next[12] (
	.clk(!\clk~clkctrl_outclk ),
	.d(\controller|PC_next[12]~37_combout ),
	.asdata(\controller|Add2~22_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\controller|Equal0~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|PC_next [12]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|PC_next[12] .is_wysiwyg = "true";
defparam \controller|PC_next[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y35_N2
cycloneive_lcell_comb \pcounter|true_PC~13 (
// Equation(s):
// \pcounter|true_PC~13_combout  = (\branch_inst|branch_fail_o~3_combout  & (\controller|LBPC2 [12])) # (!\branch_inst|branch_fail_o~3_combout  & ((\controller|PC_next [12])))

	.dataa(gnd),
	.datab(\controller|LBPC2 [12]),
	.datac(\branch_inst|branch_fail_o~3_combout ),
	.datad(\controller|PC_next [12]),
	.cin(gnd),
	.combout(\pcounter|true_PC~13_combout ),
	.cout());
// synopsys translate_off
defparam \pcounter|true_PC~13 .lut_mask = 16'hCFC0;
defparam \pcounter|true_PC~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y42_N28
cycloneive_lcell_comb \pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[13]~20 (
// Equation(s):
// \pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[13]~20_combout  = (\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ((\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]) # 
// ((\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a45~portadataout )))) # (!\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & (!\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & 
// ((\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a13~portadataout ))))

	.dataa(\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]),
	.datab(\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]),
	.datac(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a45~portadataout ),
	.datad(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a13~portadataout ),
	.cin(gnd),
	.combout(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[13]~20_combout ),
	.cout());
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[13]~20 .lut_mask = 16'hB9A8;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[13]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y42_N6
cycloneive_lcell_comb \pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[13]~21 (
// Equation(s):
// \pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[13]~21_combout  = (\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[13]~20_combout  & 
// ((\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a61~portadataout ) # ((!\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0])))) # (!\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[13]~20_combout 
//  & (((\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a29~portadataout  & \pram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]))))

	.dataa(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a61~portadataout ),
	.datab(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[13]~20_combout ),
	.datac(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a29~portadataout ),
	.datad(\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]),
	.cin(gnd),
	.combout(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[13]~21_combout ),
	.cout());
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[13]~21 .lut_mask = 16'hB8CC;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[13]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y38_N16
cycloneive_lcell_comb \decode|Equal9~0 (
// Equation(s):
// \decode|Equal9~0_combout  = (!\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[12]~19_combout  & (\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[14]~1_combout  & 
// (!\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[13]~21_combout  & !\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[15]~3_combout )))

	.dataa(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[12]~19_combout ),
	.datab(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[14]~1_combout ),
	.datac(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[13]~21_combout ),
	.datad(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[15]~3_combout ),
	.cin(gnd),
	.combout(\decode|Equal9~0_combout ),
	.cout());
// synopsys translate_off
defparam \decode|Equal9~0 .lut_mask = 16'h0004;
defparam \decode|Equal9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y37_N12
cycloneive_lcell_comb \decode|RC~7 (
// Equation(s):
// \decode|RC~7_combout  = ((\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[10]~25_combout ) # (!\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[9]~27_combout )) # (!\decode|Equal9~0_combout )

	.dataa(\decode|Equal9~0_combout ),
	.datab(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[9]~27_combout ),
	.datac(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[10]~25_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\decode|RC~7_combout ),
	.cout());
// synopsys translate_off
defparam \decode|RC~7 .lut_mask = 16'hF7F7;
defparam \decode|RC~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y38_N8
cycloneive_lcell_comb \decode|Equal17~0 (
// Equation(s):
// \decode|Equal17~0_combout  = (\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[11]~23_combout  & (!\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[8]~17_combout  & 
// (!\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[9]~27_combout  & \decode|Equal9~0_combout )))

	.dataa(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[11]~23_combout ),
	.datab(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[8]~17_combout ),
	.datac(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[9]~27_combout ),
	.datad(\decode|Equal9~0_combout ),
	.cin(gnd),
	.combout(\decode|Equal17~0_combout ),
	.cout());
// synopsys translate_off
defparam \decode|Equal17~0 .lut_mask = 16'h0200;
defparam \decode|Equal17~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y37_N28
cycloneive_lcell_comb \decode|Equal9~1 (
// Equation(s):
// \decode|Equal9~1_combout  = (!\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[8]~17_combout  & (!\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[11]~23_combout  & \decode|Equal9~0_combout ))

	.dataa(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[8]~17_combout ),
	.datab(gnd),
	.datac(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[11]~23_combout ),
	.datad(\decode|Equal9~0_combout ),
	.cin(gnd),
	.combout(\decode|Equal9~1_combout ),
	.cout());
// synopsys translate_off
defparam \decode|Equal9~1 .lut_mask = 16'h0500;
defparam \decode|Equal9~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y37_N8
cycloneive_lcell_comb \decode|Equal10~0 (
// Equation(s):
// \decode|Equal10~0_combout  = (\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[8]~17_combout  & (!\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[11]~23_combout  & \decode|Equal9~0_combout ))

	.dataa(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[8]~17_combout ),
	.datab(gnd),
	.datac(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[11]~23_combout ),
	.datad(\decode|Equal9~0_combout ),
	.cin(gnd),
	.combout(\decode|Equal10~0_combout ),
	.cout());
// synopsys translate_off
defparam \decode|Equal10~0 .lut_mask = 16'h0A00;
defparam \decode|Equal10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y37_N6
cycloneive_lcell_comb \decode|RC~4 (
// Equation(s):
// \decode|RC~4_combout  = (\decode|Equal9~1_combout  & (\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[9]~27_combout  & (!\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[10]~25_combout ))) # 
// (!\decode|Equal9~1_combout  & ((\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[9]~27_combout  $ (\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[10]~25_combout )) # (!\decode|Equal10~0_combout )))

	.dataa(\decode|Equal9~1_combout ),
	.datab(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[9]~27_combout ),
	.datac(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[10]~25_combout ),
	.datad(\decode|Equal10~0_combout ),
	.cin(gnd),
	.combout(\decode|RC~4_combout ),
	.cout());
// synopsys translate_off
defparam \decode|RC~4 .lut_mask = 16'h1C5D;
defparam \decode|RC~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y37_N0
cycloneive_lcell_comb \decode|RC~5 (
// Equation(s):
// \decode|RC~5_combout  = (\decode|RC~7_combout  & (\decode|RC~4_combout  & ((\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[10]~25_combout ) # (!\decode|Equal17~0_combout ))))

	.dataa(\decode|RC~7_combout ),
	.datab(\decode|Equal17~0_combout ),
	.datac(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[10]~25_combout ),
	.datad(\decode|RC~4_combout ),
	.cin(gnd),
	.combout(\decode|RC~5_combout ),
	.cout());
// synopsys translate_off
defparam \decode|RC~5 .lut_mask = 16'hA200;
defparam \decode|RC~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y37_N30
cycloneive_lcell_comb \decode|RC~8 (
// Equation(s):
// \decode|RC~8_combout  = (\decode|RC~5_combout  & ((\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[9]~27_combout ) # ((!\decode|Equal10~0_combout ) # 
// (!\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[10]~25_combout ))))

	.dataa(\decode|RC~5_combout ),
	.datab(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[9]~27_combout ),
	.datac(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[10]~25_combout ),
	.datad(\decode|Equal10~0_combout ),
	.cin(gnd),
	.combout(\decode|RC~8_combout ),
	.cout());
// synopsys translate_off
defparam \decode|RC~8 .lut_mask = 16'h8AAA;
defparam \decode|RC~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y36_N0
cycloneive_lcell_comb \decode|Decoder1~6 (
// Equation(s):
// \decode|Decoder1~6_combout  = (!\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[1]~9_combout  & (!\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[2]~7_combout  & 
// !\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[0]~5_combout ))

	.dataa(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[1]~9_combout ),
	.datab(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[2]~7_combout ),
	.datac(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[0]~5_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\decode|Decoder1~6_combout ),
	.cout());
// synopsys translate_off
defparam \decode|Decoder1~6 .lut_mask = 16'h0101;
defparam \decode|Decoder1~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y38_N20
cycloneive_lcell_comb \decode|Equal9~2 (
// Equation(s):
// \decode|Equal9~2_combout  = (!\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[15]~3_combout  & \pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[14]~1_combout )

	.dataa(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[15]~3_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[14]~1_combout ),
	.cin(gnd),
	.combout(\decode|Equal9~2_combout ),
	.cout());
// synopsys translate_off
defparam \decode|Equal9~2 .lut_mask = 16'h5500;
defparam \decode|Equal9~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y38_N30
cycloneive_lcell_comb \decode|Equal31~0 (
// Equation(s):
// \decode|Equal31~0_combout  = (\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[12]~19_combout  & (\decode|Equal9~2_combout  & (!\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[13]~21_combout  & 
// !\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[10]~25_combout )))

	.dataa(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[12]~19_combout ),
	.datab(\decode|Equal9~2_combout ),
	.datac(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[13]~21_combout ),
	.datad(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[10]~25_combout ),
	.cin(gnd),
	.combout(\decode|Equal31~0_combout ),
	.cout());
// synopsys translate_off
defparam \decode|Equal31~0 .lut_mask = 16'h0008;
defparam \decode|Equal31~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y38_N26
cycloneive_lcell_comb \decode|Equal20~0 (
// Equation(s):
// \decode|Equal20~0_combout  = (\decode|Equal17~0_combout  & (\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[10]~25_combout  & !\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[7]~29_combout ))

	.dataa(\decode|Equal17~0_combout ),
	.datab(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[10]~25_combout ),
	.datac(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[7]~29_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\decode|Equal20~0_combout ),
	.cout());
// synopsys translate_off
defparam \decode|Equal20~0 .lut_mask = 16'h0808;
defparam \decode|Equal20~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y38_N0
cycloneive_lcell_comb \decode|Equal33~0 (
// Equation(s):
// \decode|Equal33~0_combout  = (\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[12]~19_combout  & (\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[14]~1_combout  & 
// (\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[11]~23_combout  & !\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[15]~3_combout )))

	.dataa(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[12]~19_combout ),
	.datab(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[14]~1_combout ),
	.datac(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[11]~23_combout ),
	.datad(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[15]~3_combout ),
	.cin(gnd),
	.combout(\decode|Equal33~0_combout ),
	.cout());
// synopsys translate_off
defparam \decode|Equal33~0 .lut_mask = 16'h0080;
defparam \decode|Equal33~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y38_N12
cycloneive_lcell_comb \decode|D~8 (
// Equation(s):
// \decode|D~8_combout  = (!\decode|Equal20~0_combout  & (((\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[13]~21_combout ) # (!\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[10]~25_combout )) # 
// (!\decode|Equal33~0_combout )))

	.dataa(\decode|Equal20~0_combout ),
	.datab(\decode|Equal33~0_combout ),
	.datac(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[13]~21_combout ),
	.datad(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[10]~25_combout ),
	.cin(gnd),
	.combout(\decode|D~8_combout ),
	.cout());
// synopsys translate_off
defparam \decode|D~8 .lut_mask = 16'h5155;
defparam \decode|D~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y37_N10
cycloneive_lcell_comb \decode|Equal21~0 (
// Equation(s):
// \decode|Equal21~0_combout  = (!\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[8]~17_combout  & (\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[10]~25_combout  & 
// \pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[11]~23_combout ))

	.dataa(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[8]~17_combout ),
	.datab(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[10]~25_combout ),
	.datac(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[11]~23_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\decode|Equal21~0_combout ),
	.cout());
// synopsys translate_off
defparam \decode|Equal21~0 .lut_mask = 16'h4040;
defparam \decode|Equal21~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y38_N12
cycloneive_lcell_comb \decode|Equal21~1 (
// Equation(s):
// \decode|Equal21~1_combout  = (!\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[9]~27_combout  & (\decode|Equal9~0_combout  & (\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[7]~29_combout  & 
// \decode|Equal21~0_combout )))

	.dataa(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[9]~27_combout ),
	.datab(\decode|Equal9~0_combout ),
	.datac(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[7]~29_combout ),
	.datad(\decode|Equal21~0_combout ),
	.cin(gnd),
	.combout(\decode|Equal21~1_combout ),
	.cout());
// synopsys translate_off
defparam \decode|Equal21~1 .lut_mask = 16'h4000;
defparam \decode|Equal21~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y38_N28
cycloneive_lcell_comb \decode|D~14 (
// Equation(s):
// \decode|D~14_combout  = (\decode|D~8_combout  & (!\decode|Equal21~1_combout  & ((!\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[11]~23_combout ) # (!\decode|Equal31~0_combout ))))

	.dataa(\decode|Equal31~0_combout ),
	.datab(\decode|D~8_combout ),
	.datac(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[11]~23_combout ),
	.datad(\decode|Equal21~1_combout ),
	.cin(gnd),
	.combout(\decode|D~14_combout ),
	.cout());
// synopsys translate_off
defparam \decode|D~14 .lut_mask = 16'h004C;
defparam \decode|D~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y38_N10
cycloneive_lcell_comb \decode|Equal23~0 (
// Equation(s):
// \decode|Equal23~0_combout  = (\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[11]~23_combout  & (!\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[9]~27_combout  & 
// \pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[10]~25_combout ))

	.dataa(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[11]~23_combout ),
	.datab(gnd),
	.datac(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[9]~27_combout ),
	.datad(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[10]~25_combout ),
	.cin(gnd),
	.combout(\decode|Equal23~0_combout ),
	.cout());
// synopsys translate_off
defparam \decode|Equal23~0 .lut_mask = 16'h0A00;
defparam \decode|Equal23~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y38_N24
cycloneive_lcell_comb \decode|Equal23~2 (
// Equation(s):
// \decode|Equal23~2_combout  = (\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[8]~17_combout  & !\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[7]~29_combout )

	.dataa(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[8]~17_combout ),
	.datab(gnd),
	.datac(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[7]~29_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\decode|Equal23~2_combout ),
	.cout());
// synopsys translate_off
defparam \decode|Equal23~2 .lut_mask = 16'h0A0A;
defparam \decode|Equal23~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y38_N18
cycloneive_lcell_comb \decode|Equal23~3 (
// Equation(s):
// \decode|Equal23~3_combout  = (\decode|Equal23~0_combout  & (\decode|Equal23~2_combout  & (!\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[5]~13_combout  & \decode|Equal9~0_combout )))

	.dataa(\decode|Equal23~0_combout ),
	.datab(\decode|Equal23~2_combout ),
	.datac(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[5]~13_combout ),
	.datad(\decode|Equal9~0_combout ),
	.cin(gnd),
	.combout(\decode|Equal23~3_combout ),
	.cout());
// synopsys translate_off
defparam \decode|Equal23~3 .lut_mask = 16'h0800;
defparam \decode|Equal23~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y38_N10
cycloneive_lcell_comb \decode|Equal22~0 (
// Equation(s):
// \decode|Equal22~0_combout  = (\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[11]~23_combout  & (!\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[14]~1_combout  & 
// (!\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[13]~21_combout  & !\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[10]~25_combout )))

	.dataa(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[11]~23_combout ),
	.datab(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[14]~1_combout ),
	.datac(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[13]~21_combout ),
	.datad(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[10]~25_combout ),
	.cin(gnd),
	.combout(\decode|Equal22~0_combout ),
	.cout());
// synopsys translate_off
defparam \decode|Equal22~0 .lut_mask = 16'h0002;
defparam \decode|Equal22~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y39_N0
cycloneive_lcell_comb \decode|Equal22~1 (
// Equation(s):
// \decode|Equal22~1_combout  = (\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[15]~3_combout  & (!\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[4]~15_combout  & 
// (\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[12]~19_combout  & !\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[7]~29_combout )))

	.dataa(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[15]~3_combout ),
	.datab(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[4]~15_combout ),
	.datac(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[12]~19_combout ),
	.datad(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[7]~29_combout ),
	.cin(gnd),
	.combout(\decode|Equal22~1_combout ),
	.cout());
// synopsys translate_off
defparam \decode|Equal22~1 .lut_mask = 16'h0020;
defparam \decode|Equal22~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y39_N10
cycloneive_lcell_comb \decode|Equal22~2 (
// Equation(s):
// \decode|Equal22~2_combout  = (!\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[3]~11_combout  & (!\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[8]~17_combout  & 
// \pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[9]~27_combout ))

	.dataa(gnd),
	.datab(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[3]~11_combout ),
	.datac(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[8]~17_combout ),
	.datad(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[9]~27_combout ),
	.cin(gnd),
	.combout(\decode|Equal22~2_combout ),
	.cout());
// synopsys translate_off
defparam \decode|Equal22~2 .lut_mask = 16'h0300;
defparam \decode|Equal22~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y39_N12
cycloneive_lcell_comb \decode|Equal22~3 (
// Equation(s):
// \decode|Equal22~3_combout  = (\decode|Equal22~0_combout  & (\decode|Equal22~1_combout  & (!\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[5]~13_combout  & \decode|Equal22~2_combout )))

	.dataa(\decode|Equal22~0_combout ),
	.datab(\decode|Equal22~1_combout ),
	.datac(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[5]~13_combout ),
	.datad(\decode|Equal22~2_combout ),
	.cin(gnd),
	.combout(\decode|Equal22~3_combout ),
	.cout());
// synopsys translate_off
defparam \decode|Equal22~3 .lut_mask = 16'h0800;
defparam \decode|Equal22~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y38_N20
cycloneive_lcell_comb \decode|Equal23~1 (
// Equation(s):
// \decode|Equal23~1_combout  = (\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[8]~17_combout  & (\decode|Equal9~0_combout  & \decode|Equal23~0_combout ))

	.dataa(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[8]~17_combout ),
	.datab(\decode|Equal9~0_combout ),
	.datac(gnd),
	.datad(\decode|Equal23~0_combout ),
	.cin(gnd),
	.combout(\decode|Equal23~1_combout ),
	.cout());
// synopsys translate_off
defparam \decode|Equal23~1 .lut_mask = 16'h8800;
defparam \decode|Equal23~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y39_N8
cycloneive_lcell_comb \decode|Equal26~0 (
// Equation(s):
// \decode|Equal26~0_combout  = (!\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[4]~15_combout  & (\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[5]~13_combout  & 
// !\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[3]~11_combout ))

	.dataa(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[4]~15_combout ),
	.datab(gnd),
	.datac(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[5]~13_combout ),
	.datad(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[3]~11_combout ),
	.cin(gnd),
	.combout(\decode|Equal26~0_combout ),
	.cout());
// synopsys translate_off
defparam \decode|Equal26~0 .lut_mask = 16'h0050;
defparam \decode|Equal26~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y38_N14
cycloneive_lcell_comb \decode|D~6 (
// Equation(s):
// \decode|D~6_combout  = (!\decode|Equal22~3_combout  & (((\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[7]~29_combout ) # (!\decode|Equal26~0_combout )) # (!\decode|Equal23~1_combout )))

	.dataa(\decode|Equal22~3_combout ),
	.datab(\decode|Equal23~1_combout ),
	.datac(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[7]~29_combout ),
	.datad(\decode|Equal26~0_combout ),
	.cin(gnd),
	.combout(\decode|D~6_combout ),
	.cout());
// synopsys translate_off
defparam \decode|D~6 .lut_mask = 16'h5155;
defparam \decode|D~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y40_N20
cycloneive_lcell_comb \decode|D~7 (
// Equation(s):
// \decode|D~7_combout  = (\decode|D~6_combout  & (((!\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[4]~15_combout  & !\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[3]~11_combout )) # 
// (!\decode|Equal23~3_combout )))

	.dataa(\decode|Equal23~3_combout ),
	.datab(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[4]~15_combout ),
	.datac(\decode|D~6_combout ),
	.datad(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[3]~11_combout ),
	.cin(gnd),
	.combout(\decode|D~7_combout ),
	.cout());
// synopsys translate_off
defparam \decode|D~7 .lut_mask = 16'h5070;
defparam \decode|D~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y39_N6
cycloneive_lcell_comb \decode|async_set~3 (
// Equation(s):
// \decode|async_set~3_combout  = (\decode|Decoder1~6_combout ) # ((!\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[5]~13_combout  & (!\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[3]~11_combout  & 
// !\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[4]~15_combout )))

	.dataa(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[5]~13_combout ),
	.datab(\decode|Decoder1~6_combout ),
	.datac(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[3]~11_combout ),
	.datad(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[4]~15_combout ),
	.cin(gnd),
	.combout(\decode|async_set~3_combout ),
	.cout());
// synopsys translate_off
defparam \decode|async_set~3 .lut_mask = 16'hCCCD;
defparam \decode|async_set~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y39_N22
cycloneive_lcell_comb \decode|async_dep~17 (
// Equation(s):
// \decode|async_dep~17_combout  = ((\decode|async_set~3_combout  & ((\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[15]~3_combout ) # (!\decode|D~14_combout )))) # (!\decode|D~7_combout )

	.dataa(\decode|D~14_combout ),
	.datab(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[15]~3_combout ),
	.datac(\decode|D~7_combout ),
	.datad(\decode|async_set~3_combout ),
	.cin(gnd),
	.combout(\decode|async_dep~17_combout ),
	.cout());
// synopsys translate_off
defparam \decode|async_dep~17 .lut_mask = 16'hDF0F;
defparam \decode|async_dep~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y39_N28
cycloneive_lcell_comb \decode|Equal22~4 (
// Equation(s):
// \decode|Equal22~4_combout  = (!\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[4]~15_combout  & (!\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[7]~29_combout  & 
// (!\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[5]~13_combout  & !\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[3]~11_combout )))

	.dataa(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[4]~15_combout ),
	.datab(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[7]~29_combout ),
	.datac(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[5]~13_combout ),
	.datad(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[3]~11_combout ),
	.cin(gnd),
	.combout(\decode|Equal22~4_combout ),
	.cout());
// synopsys translate_off
defparam \decode|Equal22~4 .lut_mask = 16'h0001;
defparam \decode|Equal22~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y39_N30
cycloneive_lcell_comb \decode|async_dep~18 (
// Equation(s):
// \decode|async_dep~18_combout  = (\decode|RC~8_combout  & (((\decode|async_dep~17_combout )))) # (!\decode|RC~8_combout  & ((\decode|Decoder1~6_combout ) # ((\decode|Equal22~4_combout ))))

	.dataa(\decode|RC~8_combout ),
	.datab(\decode|Decoder1~6_combout ),
	.datac(\decode|async_dep~17_combout ),
	.datad(\decode|Equal22~4_combout ),
	.cin(gnd),
	.combout(\decode|async_dep~18_combout ),
	.cout());
// synopsys translate_off
defparam \decode|async_dep~18 .lut_mask = 16'hF5E4;
defparam \decode|async_dep~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y39_N12
cycloneive_lcell_comb \decode|async_set[1]~7 (
// Equation(s):
// \decode|async_set[1]~7_combout  = (\decode|RC~5_combout  & (\decode|D~7_combout  & !\decode|Equal20~0_combout ))

	.dataa(\decode|RC~5_combout ),
	.datab(\decode|D~7_combout ),
	.datac(\decode|Equal20~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\decode|async_set[1]~7_combout ),
	.cout());
// synopsys translate_off
defparam \decode|async_set[1]~7 .lut_mask = 16'h0808;
defparam \decode|async_set[1]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y39_N20
cycloneive_lcell_comb \decode|D~13 (
// Equation(s):
// \decode|D~13_combout  = (\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[15]~3_combout ) # ((!\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[14]~1_combout ) # 
// (!\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[13]~21_combout ))

	.dataa(gnd),
	.datab(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[15]~3_combout ),
	.datac(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[13]~21_combout ),
	.datad(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[14]~1_combout ),
	.cin(gnd),
	.combout(\decode|D~13_combout ),
	.cout());
// synopsys translate_off
defparam \decode|D~13 .lut_mask = 16'hCFFF;
defparam \decode|D~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y39_N24
cycloneive_lcell_comb \decode|async_set[0]~12 (
// Equation(s):
// \decode|async_set[0]~12_combout  = ((!\decode|async_set[1]~7_combout  & \decode|Decoder1~6_combout )) # (!\decode|D~13_combout )

	.dataa(\decode|async_set[1]~7_combout ),
	.datab(\decode|D~13_combout ),
	.datac(\decode|Decoder1~6_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\decode|async_set[0]~12_combout ),
	.cout());
// synopsys translate_off
defparam \decode|async_set[0]~12 .lut_mask = 16'h7373;
defparam \decode|async_set[0]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y39_N16
cycloneive_lcell_comb \decode|Equal22~5 (
// Equation(s):
// \decode|Equal22~5_combout  = (\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[15]~3_combout  & !\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[14]~1_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[15]~3_combout ),
	.datad(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[14]~1_combout ),
	.cin(gnd),
	.combout(\decode|Equal22~5_combout ),
	.cout());
// synopsys translate_off
defparam \decode|Equal22~5 .lut_mask = 16'h00F0;
defparam \decode|Equal22~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y38_N22
cycloneive_lcell_comb \decode|async_set[1]~2 (
// Equation(s):
// \decode|async_set[1]~2_combout  = (!\decode|Equal21~1_combout  & ((!\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[11]~23_combout ) # (!\decode|Equal31~0_combout )))

	.dataa(\decode|Equal31~0_combout ),
	.datab(gnd),
	.datac(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[11]~23_combout ),
	.datad(\decode|Equal21~1_combout ),
	.cin(gnd),
	.combout(\decode|async_set[1]~2_combout ),
	.cout());
// synopsys translate_off
defparam \decode|async_set[1]~2 .lut_mask = 16'h005F;
defparam \decode|async_set[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y39_N8
cycloneive_lcell_comb \decode|async_set[0]~11 (
// Equation(s):
// \decode|async_set[0]~11_combout  = (\decode|async_set~3_combout  & (((\decode|async_set[1]~7_combout  & \decode|Equal22~5_combout )) # (!\decode|async_set[1]~2_combout )))

	.dataa(\decode|async_set[1]~7_combout ),
	.datab(\decode|Equal22~5_combout ),
	.datac(\decode|async_set[1]~2_combout ),
	.datad(\decode|async_set~3_combout ),
	.cin(gnd),
	.combout(\decode|async_set[0]~11_combout ),
	.cout());
// synopsys translate_off
defparam \decode|async_set[0]~11 .lut_mask = 16'h8F00;
defparam \decode|async_set[0]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y39_N4
cycloneive_lcell_comb \controller|stage_3_dep~12 (
// Equation(s):
// \controller|stage_3_dep~12_combout  = (!\controller|stall[0]~10_combout  & ((\decode|async_set[0]~12_combout ) # (\decode|async_set[0]~11_combout )))

	.dataa(\controller|stall[0]~10_combout ),
	.datab(\decode|async_set[0]~12_combout ),
	.datac(\decode|async_set[0]~11_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\controller|stage_3_dep~12_combout ),
	.cout());
// synopsys translate_off
defparam \controller|stage_3_dep~12 .lut_mask = 16'h5454;
defparam \controller|stage_3_dep~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y39_N5
dffeas \controller|stage_3_dep[0] (
	.clk(\clk~clkctrl_outclk ),
	.d(\controller|stage_3_dep~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|stage_3_dep [0]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|stage_3_dep[0] .is_wysiwyg = "true";
defparam \controller|stage_3_dep[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y39_N27
dffeas \controller|stage_4_dep[0] (
	.clk(\clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\controller|stage_3_dep [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|stage_4_dep [0]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|stage_4_dep[0] .is_wysiwyg = "true";
defparam \controller|stage_4_dep[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y39_N26
cycloneive_lcell_comb \controller|stall[0]~10 (
// Equation(s):
// \controller|stall[0]~10_combout  = (\decode|async_dep~18_combout  & (\controller|Equal0~0_combout  & ((\controller|stage_3_dep [0]) # (\controller|stage_4_dep [0]))))

	.dataa(\decode|async_dep~18_combout ),
	.datab(\controller|stage_3_dep [0]),
	.datac(\controller|stage_4_dep [0]),
	.datad(\controller|Equal0~0_combout ),
	.cin(gnd),
	.combout(\controller|stall[0]~10_combout ),
	.cout());
// synopsys translate_off
defparam \controller|stall[0]~10 .lut_mask = 16'hA800;
defparam \controller|stall[0]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y37_N18
cycloneive_lcell_comb \decode|Equal14~0 (
// Equation(s):
// \decode|Equal14~0_combout  = (\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[10]~25_combout  & (!\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[9]~27_combout  & \decode|Equal10~0_combout ))

	.dataa(gnd),
	.datab(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[10]~25_combout ),
	.datac(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[9]~27_combout ),
	.datad(\decode|Equal10~0_combout ),
	.cin(gnd),
	.combout(\decode|Equal14~0_combout ),
	.cout());
// synopsys translate_off
defparam \decode|Equal14~0 .lut_mask = 16'h0C00;
defparam \decode|Equal14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y40_N30
cycloneive_lcell_comb \decode|Decoder1~3 (
// Equation(s):
// \decode|Decoder1~3_combout  = (!\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[0]~5_combout  & (\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[2]~7_combout  & 
// !\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[1]~9_combout ))

	.dataa(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[0]~5_combout ),
	.datab(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[2]~7_combout ),
	.datac(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[1]~9_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\decode|Decoder1~3_combout ),
	.cout());
// synopsys translate_off
defparam \decode|Decoder1~3 .lut_mask = 16'h0404;
defparam \decode|Decoder1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y39_N16
cycloneive_lcell_comb \decode|async_dep~12 (
// Equation(s):
// \decode|async_dep~12_combout  = (\decode|Decoder1~3_combout ) # ((\decode|RC~5_combout  & (!\decode|Equal14~0_combout  & \decode|Equal26~0_combout )))

	.dataa(\decode|RC~5_combout ),
	.datab(\decode|Equal14~0_combout ),
	.datac(\decode|Decoder1~3_combout ),
	.datad(\decode|Equal26~0_combout ),
	.cin(gnd),
	.combout(\decode|async_dep~12_combout ),
	.cout());
// synopsys translate_off
defparam \decode|async_dep~12 .lut_mask = 16'hF2F0;
defparam \decode|async_dep~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y38_N0
cycloneive_lcell_comb \decode|async_dep~4 (
// Equation(s):
// \decode|async_dep~4_combout  = (\decode|Equal23~1_combout  & ((!\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[5]~13_combout ) # (!\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[6]~31_combout )))

	.dataa(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[6]~31_combout ),
	.datab(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[5]~13_combout ),
	.datac(gnd),
	.datad(\decode|Equal23~1_combout ),
	.cin(gnd),
	.combout(\decode|async_dep~4_combout ),
	.cout());
// synopsys translate_off
defparam \decode|async_dep~4 .lut_mask = 16'h7700;
defparam \decode|async_dep~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y38_N2
cycloneive_lcell_comb \decode|async_dep~5 (
// Equation(s):
// \decode|async_dep~5_combout  = (\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[11]~23_combout  & (((!\decode|async_dep~4_combout )) # (!\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[7]~29_combout ))) # 
// (!\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[11]~23_combout  & (!\decode|Equal31~0_combout  & ((!\decode|async_dep~4_combout ) # (!\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[7]~29_combout ))))

	.dataa(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[11]~23_combout ),
	.datab(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[7]~29_combout ),
	.datac(\decode|Equal31~0_combout ),
	.datad(\decode|async_dep~4_combout ),
	.cin(gnd),
	.combout(\decode|async_dep~5_combout ),
	.cout());
// synopsys translate_off
defparam \decode|async_dep~5 .lut_mask = 16'h23AF;
defparam \decode|async_dep~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y39_N2
cycloneive_lcell_comb \decode|D~9 (
// Equation(s):
// \decode|D~9_combout  = (\decode|async_set[1]~2_combout  & (\decode|D~13_combout  & (\decode|D~7_combout  & \decode|D~8_combout )))

	.dataa(\decode|async_set[1]~2_combout ),
	.datab(\decode|D~13_combout ),
	.datac(\decode|D~7_combout ),
	.datad(\decode|D~8_combout ),
	.cin(gnd),
	.combout(\decode|D~9_combout ),
	.cout());
// synopsys translate_off
defparam \decode|D~9 .lut_mask = 16'h8000;
defparam \decode|D~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y39_N0
cycloneive_lcell_comb \decode|async_dep~6 (
// Equation(s):
// \decode|async_dep~6_combout  = ((\decode|async_dep~5_combout  & (\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[15]~3_combout  & \decode|D~9_combout ))) # (!\decode|D~14_combout )

	.dataa(\decode|D~14_combout ),
	.datab(\decode|async_dep~5_combout ),
	.datac(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[15]~3_combout ),
	.datad(\decode|D~9_combout ),
	.cin(gnd),
	.combout(\decode|async_dep~6_combout ),
	.cout());
// synopsys translate_off
defparam \decode|async_dep~6 .lut_mask = 16'hD555;
defparam \decode|async_dep~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y40_N30
cycloneive_lcell_comb \decode|async_dep~1 (
// Equation(s):
// \decode|async_dep~1_combout  = ((\decode|Equal14~0_combout ) # (!\decode|D~7_combout )) # (!\decode|RC~5_combout )

	.dataa(\decode|RC~5_combout ),
	.datab(\decode|Equal14~0_combout ),
	.datac(\decode|D~7_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\decode|async_dep~1_combout ),
	.cout());
// synopsys translate_off
defparam \decode|async_dep~1 .lut_mask = 16'hDFDF;
defparam \decode|async_dep~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y39_N0
cycloneive_lcell_comb \decode|async_dep~0 (
// Equation(s):
// \decode|async_dep~0_combout  = (!\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[7]~29_combout  & ((\decode|Equal14~0_combout ) # (!\decode|RC~5_combout )))

	.dataa(\decode|RC~5_combout ),
	.datab(gnd),
	.datac(\decode|Equal14~0_combout ),
	.datad(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[7]~29_combout ),
	.cin(gnd),
	.combout(\decode|async_dep~0_combout ),
	.cout());
// synopsys translate_off
defparam \decode|async_dep~0 .lut_mask = 16'h00F5;
defparam \decode|async_dep~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y39_N10
cycloneive_lcell_comb \decode|async_dep~11 (
// Equation(s):
// \decode|async_dep~11_combout  = (\decode|Equal26~0_combout  & ((\decode|async_dep~0_combout ) # ((\decode|Decoder1~3_combout  & \decode|async_dep~1_combout )))) # (!\decode|Equal26~0_combout  & (\decode|Decoder1~3_combout  & (\decode|async_dep~1_combout 
// )))

	.dataa(\decode|Equal26~0_combout ),
	.datab(\decode|Decoder1~3_combout ),
	.datac(\decode|async_dep~1_combout ),
	.datad(\decode|async_dep~0_combout ),
	.cin(gnd),
	.combout(\decode|async_dep~11_combout ),
	.cout());
// synopsys translate_off
defparam \decode|async_dep~11 .lut_mask = 16'hEAC0;
defparam \decode|async_dep~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y39_N14
cycloneive_lcell_comb \decode|async_set[1]~13 (
// Equation(s):
// \decode|async_set[1]~13_combout  = (\decode|async_set[1]~2_combout  & ((\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[15]~3_combout ) # ((!\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[14]~1_combout ) # 
// (!\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[13]~21_combout ))))

	.dataa(\decode|async_set[1]~2_combout ),
	.datab(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[15]~3_combout ),
	.datac(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[13]~21_combout ),
	.datad(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[14]~1_combout ),
	.cin(gnd),
	.combout(\decode|async_set[1]~13_combout ),
	.cout());
// synopsys translate_off
defparam \decode|async_set[1]~13 .lut_mask = 16'h8AAA;
defparam \decode|async_set[1]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y38_N4
cycloneive_lcell_comb \decode|async_set[1]~5 (
// Equation(s):
// \decode|async_set[1]~5_combout  = (\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[13]~21_combout ) # ((\controller|Equal0~0_combout  & ((!\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[10]~25_combout ) # 
// (!\decode|Equal33~0_combout ))))

	.dataa(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[13]~21_combout ),
	.datab(\decode|Equal33~0_combout ),
	.datac(\controller|Equal0~0_combout ),
	.datad(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[10]~25_combout ),
	.cin(gnd),
	.combout(\decode|async_set[1]~5_combout ),
	.cout());
// synopsys translate_off
defparam \decode|async_set[1]~5 .lut_mask = 16'hBAFA;
defparam \decode|async_set[1]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y38_N8
cycloneive_lcell_comb \decode|Equal1~0 (
// Equation(s):
// \decode|Equal1~0_combout  = (!\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[15]~3_combout  & (!\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[10]~25_combout  & 
// (\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[13]~21_combout  & !\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[14]~1_combout )))

	.dataa(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[15]~3_combout ),
	.datab(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[10]~25_combout ),
	.datac(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[13]~21_combout ),
	.datad(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[14]~1_combout ),
	.cin(gnd),
	.combout(\decode|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \decode|Equal1~0 .lut_mask = 16'h0010;
defparam \decode|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y38_N2
cycloneive_lcell_comb \decode|async_set[1]~4 (
// Equation(s):
// \decode|async_set[1]~4_combout  = (!\decode|Equal2~0_combout  & !\decode|Equal1~0_combout )

	.dataa(\decode|Equal2~0_combout ),
	.datab(gnd),
	.datac(\decode|Equal1~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\decode|async_set[1]~4_combout ),
	.cout());
// synopsys translate_off
defparam \decode|async_set[1]~4 .lut_mask = 16'h0505;
defparam \decode|async_set[1]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y38_N4
cycloneive_lcell_comb \decode|async_set[1]~6 (
// Equation(s):
// \decode|async_set[1]~6_combout  = (\decode|async_set[1]~5_combout  & (\decode|async_dep~5_combout  & (!\decode|Equal14~0_combout  & \decode|async_set[1]~4_combout )))

	.dataa(\decode|async_set[1]~5_combout ),
	.datab(\decode|async_dep~5_combout ),
	.datac(\decode|Equal14~0_combout ),
	.datad(\decode|async_set[1]~4_combout ),
	.cin(gnd),
	.combout(\decode|async_set[1]~6_combout ),
	.cout());
// synopsys translate_off
defparam \decode|async_set[1]~6 .lut_mask = 16'h0800;
defparam \decode|async_set[1]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y39_N18
cycloneive_lcell_comb \decode|async_set[5]~8 (
// Equation(s):
// \decode|async_set[5]~8_combout  = (\decode|async_set[1]~6_combout  & (((\decode|Equal22~5_combout ) # (!\decode|async_set[1]~13_combout )) # (!\decode|async_set[1]~7_combout )))

	.dataa(\decode|async_set[1]~7_combout ),
	.datab(\decode|Equal22~5_combout ),
	.datac(\decode|async_set[1]~13_combout ),
	.datad(\decode|async_set[1]~6_combout ),
	.cin(gnd),
	.combout(\decode|async_set[5]~8_combout ),
	.cout());
// synopsys translate_off
defparam \decode|async_set[5]~8 .lut_mask = 16'hDF00;
defparam \decode|async_set[5]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y39_N28
cycloneive_lcell_comb \decode|async_set[1]~9 (
// Equation(s):
// \decode|async_set[1]~9_combout  = (\decode|async_set[1]~6_combout  & (\decode|async_set[1]~2_combout  & ((!\decode|Equal9~2_combout ) # (!\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[13]~21_combout ))))

	.dataa(\decode|async_set[1]~6_combout ),
	.datab(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[13]~21_combout ),
	.datac(\decode|async_set[1]~2_combout ),
	.datad(\decode|Equal9~2_combout ),
	.cin(gnd),
	.combout(\decode|async_set[1]~9_combout ),
	.cout());
// synopsys translate_off
defparam \decode|async_set[1]~9 .lut_mask = 16'h20A0;
defparam \decode|async_set[1]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y39_N10
cycloneive_lcell_comb \decode|async_set[5]~10 (
// Equation(s):
// \decode|async_set[5]~10_combout  = ((\decode|async_set[1]~7_combout  & (\decode|async_set[1]~9_combout  & \decode|Equal22~5_combout ))) # (!\decode|async_set[1]~2_combout )

	.dataa(\decode|async_set[1]~7_combout ),
	.datab(\decode|async_set[1]~9_combout ),
	.datac(\decode|async_set[1]~2_combout ),
	.datad(\decode|Equal22~5_combout ),
	.cin(gnd),
	.combout(\decode|async_set[5]~10_combout ),
	.cout());
// synopsys translate_off
defparam \decode|async_set[5]~10 .lut_mask = 16'h8F0F;
defparam \decode|async_set[5]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y39_N12
cycloneive_lcell_comb \controller|stage_3_dep~6 (
// Equation(s):
// \controller|stage_3_dep~6_combout  = (\decode|async_set[5]~8_combout  & ((\decode|Decoder1~3_combout ) # ((\decode|async_set[5]~10_combout  & \decode|Equal26~0_combout ))))

	.dataa(\decode|async_set[5]~8_combout ),
	.datab(\decode|async_set[5]~10_combout ),
	.datac(\decode|Decoder1~3_combout ),
	.datad(\decode|Equal26~0_combout ),
	.cin(gnd),
	.combout(\controller|stage_3_dep~6_combout ),
	.cout());
// synopsys translate_off
defparam \controller|stage_3_dep~6 .lut_mask = 16'hA8A0;
defparam \controller|stage_3_dep~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y39_N8
cycloneive_lcell_comb \controller|stage_3_dep~7 (
// Equation(s):
// \controller|stage_3_dep~7_combout  = (\controller|stage_3_dep~6_combout  & !\controller|stall[4]~7_combout )

	.dataa(\controller|stage_3_dep~6_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\controller|stall[4]~7_combout ),
	.cin(gnd),
	.combout(\controller|stage_3_dep~7_combout ),
	.cout());
// synopsys translate_off
defparam \controller|stage_3_dep~7 .lut_mask = 16'h00AA;
defparam \controller|stage_3_dep~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y39_N9
dffeas \controller|stage_3_dep[4] (
	.clk(\clk~clkctrl_outclk ),
	.d(\controller|stage_3_dep~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|stage_3_dep [4]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|stage_3_dep[4] .is_wysiwyg = "true";
defparam \controller|stage_3_dep[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y39_N21
dffeas \controller|stage_4_dep[4] (
	.clk(\clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\controller|stage_3_dep [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|stage_4_dep [4]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|stage_4_dep[4] .is_wysiwyg = "true";
defparam \controller|stage_4_dep[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y39_N20
cycloneive_lcell_comb \controller|stall[4]~6 (
// Equation(s):
// \controller|stall[4]~6_combout  = (\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[15]~3_combout  & ((\controller|stage_3_dep [4]) # ((\controller|stage_4_dep [4])))) # 
// (!\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[15]~3_combout  & (\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[14]~1_combout  & ((\controller|stage_3_dep [4]) # (\controller|stage_4_dep [4]))))

	.dataa(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[15]~3_combout ),
	.datab(\controller|stage_3_dep [4]),
	.datac(\controller|stage_4_dep [4]),
	.datad(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[14]~1_combout ),
	.cin(gnd),
	.combout(\controller|stall[4]~6_combout ),
	.cout());
// synopsys translate_off
defparam \controller|stall[4]~6 .lut_mask = 16'hFCA8;
defparam \controller|stall[4]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y39_N2
cycloneive_lcell_comb \controller|stall[4]~7 (
// Equation(s):
// \controller|stall[4]~7_combout  = (\controller|stall[4]~6_combout  & ((\decode|async_dep~11_combout ) # ((\decode|async_dep~12_combout  & \decode|async_dep~6_combout ))))

	.dataa(\decode|async_dep~12_combout ),
	.datab(\decode|async_dep~6_combout ),
	.datac(\decode|async_dep~11_combout ),
	.datad(\controller|stall[4]~6_combout ),
	.cin(gnd),
	.combout(\controller|stall[4]~7_combout ),
	.cout());
// synopsys translate_off
defparam \controller|stall[4]~7 .lut_mask = 16'hF800;
defparam \controller|stall[4]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y40_N12
cycloneive_lcell_comb \decode|Decoder1~2 (
// Equation(s):
// \decode|Decoder1~2_combout  = (\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[0]~5_combout  & (!\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[2]~7_combout  & 
// \pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[1]~9_combout ))

	.dataa(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[0]~5_combout ),
	.datab(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[2]~7_combout ),
	.datac(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[1]~9_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\decode|Decoder1~2_combout ),
	.cout());
// synopsys translate_off
defparam \decode|Decoder1~2 .lut_mask = 16'h2020;
defparam \decode|Decoder1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y39_N14
cycloneive_lcell_comb \decode|Decoder0~2 (
// Equation(s):
// \decode|Decoder0~2_combout  = (\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[4]~15_combout  & (!\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[5]~13_combout  & 
// \pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[3]~11_combout ))

	.dataa(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[4]~15_combout ),
	.datab(gnd),
	.datac(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[5]~13_combout ),
	.datad(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[3]~11_combout ),
	.cin(gnd),
	.combout(\decode|Decoder0~2_combout ),
	.cout());
// synopsys translate_off
defparam \decode|Decoder0~2 .lut_mask = 16'h0A00;
defparam \decode|Decoder0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y39_N6
cycloneive_lcell_comb \decode|async_dep~10 (
// Equation(s):
// \decode|async_dep~10_combout  = (\decode|Decoder1~2_combout ) # ((\decode|RC~5_combout  & (!\decode|Equal14~0_combout  & \decode|Decoder0~2_combout )))

	.dataa(\decode|RC~5_combout ),
	.datab(\decode|Equal14~0_combout ),
	.datac(\decode|Decoder1~2_combout ),
	.datad(\decode|Decoder0~2_combout ),
	.cin(gnd),
	.combout(\decode|async_dep~10_combout ),
	.cout());
// synopsys translate_off
defparam \decode|async_dep~10 .lut_mask = 16'hF2F0;
defparam \decode|async_dep~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y39_N18
cycloneive_lcell_comb \controller|stage_3_dep~4 (
// Equation(s):
// \controller|stage_3_dep~4_combout  = (\decode|async_set[5]~8_combout  & ((\decode|Decoder1~2_combout ) # ((\decode|async_set[5]~10_combout  & \decode|Decoder0~2_combout ))))

	.dataa(\decode|async_set[5]~8_combout ),
	.datab(\decode|async_set[5]~10_combout ),
	.datac(\decode|Decoder1~2_combout ),
	.datad(\decode|Decoder0~2_combout ),
	.cin(gnd),
	.combout(\controller|stage_3_dep~4_combout ),
	.cout());
// synopsys translate_off
defparam \controller|stage_3_dep~4 .lut_mask = 16'hA8A0;
defparam \controller|stage_3_dep~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y39_N12
cycloneive_lcell_comb \controller|stage_3_dep~5 (
// Equation(s):
// \controller|stage_3_dep~5_combout  = (!\controller|stall[3]~5_combout  & \controller|stage_3_dep~4_combout )

	.dataa(gnd),
	.datab(\controller|stall[3]~5_combout ),
	.datac(gnd),
	.datad(\controller|stage_3_dep~4_combout ),
	.cin(gnd),
	.combout(\controller|stage_3_dep~5_combout ),
	.cout());
// synopsys translate_off
defparam \controller|stage_3_dep~5 .lut_mask = 16'h3300;
defparam \controller|stage_3_dep~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y39_N13
dffeas \controller|stage_3_dep[3] (
	.clk(\clk~clkctrl_outclk ),
	.d(\controller|stage_3_dep~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|stage_3_dep [3]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|stage_3_dep[3] .is_wysiwyg = "true";
defparam \controller|stage_3_dep[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y39_N31
dffeas \controller|stage_4_dep[3] (
	.clk(\clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\controller|stage_3_dep [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|stage_4_dep [3]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|stage_4_dep[3] .is_wysiwyg = "true";
defparam \controller|stage_4_dep[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y39_N30
cycloneive_lcell_comb \controller|stall[3]~4 (
// Equation(s):
// \controller|stall[3]~4_combout  = (\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[14]~1_combout  & ((\controller|stage_3_dep [3]) # ((\controller|stage_4_dep [3])))) # 
// (!\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[14]~1_combout  & (\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[15]~3_combout  & ((\controller|stage_3_dep [3]) # (\controller|stage_4_dep [3]))))

	.dataa(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[14]~1_combout ),
	.datab(\controller|stage_3_dep [3]),
	.datac(\controller|stage_4_dep [3]),
	.datad(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[15]~3_combout ),
	.cin(gnd),
	.combout(\controller|stall[3]~4_combout ),
	.cout());
// synopsys translate_off
defparam \controller|stall[3]~4 .lut_mask = 16'hFCA8;
defparam \controller|stall[3]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y39_N26
cycloneive_lcell_comb \decode|async_dep~9 (
// Equation(s):
// \decode|async_dep~9_combout  = (\decode|async_dep~1_combout  & ((\decode|Decoder1~2_combout ) # ((\decode|async_dep~0_combout  & \decode|Decoder0~2_combout )))) # (!\decode|async_dep~1_combout  & (\decode|async_dep~0_combout  & 
// ((\decode|Decoder0~2_combout ))))

	.dataa(\decode|async_dep~1_combout ),
	.datab(\decode|async_dep~0_combout ),
	.datac(\decode|Decoder1~2_combout ),
	.datad(\decode|Decoder0~2_combout ),
	.cin(gnd),
	.combout(\decode|async_dep~9_combout ),
	.cout());
// synopsys translate_off
defparam \decode|async_dep~9 .lut_mask = 16'hECA0;
defparam \decode|async_dep~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y39_N24
cycloneive_lcell_comb \controller|stall[3]~5 (
// Equation(s):
// \controller|stall[3]~5_combout  = (\controller|stall[3]~4_combout  & ((\decode|async_dep~9_combout ) # ((\decode|async_dep~10_combout  & \decode|async_dep~6_combout ))))

	.dataa(\decode|async_dep~10_combout ),
	.datab(\controller|stall[3]~4_combout ),
	.datac(\decode|async_dep~6_combout ),
	.datad(\decode|async_dep~9_combout ),
	.cin(gnd),
	.combout(\controller|stall[3]~5_combout ),
	.cout());
// synopsys translate_off
defparam \controller|stall[3]~5 .lut_mask = 16'hCC80;
defparam \controller|stall[3]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y40_N24
cycloneive_lcell_comb \decode|Decoder1~0 (
// Equation(s):
// \decode|Decoder1~0_combout  = (\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[0]~5_combout  & (!\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[2]~7_combout  & 
// !\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[1]~9_combout ))

	.dataa(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[0]~5_combout ),
	.datab(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[2]~7_combout ),
	.datac(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[1]~9_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\decode|Decoder1~0_combout ),
	.cout());
// synopsys translate_off
defparam \decode|Decoder1~0 .lut_mask = 16'h0202;
defparam \decode|Decoder1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y40_N12
cycloneive_lcell_comb \decode|Decoder0~0 (
// Equation(s):
// \decode|Decoder0~0_combout  = (!\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[5]~13_combout  & (!\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[4]~15_combout  & 
// \pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[3]~11_combout ))

	.dataa(gnd),
	.datab(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[5]~13_combout ),
	.datac(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[4]~15_combout ),
	.datad(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[3]~11_combout ),
	.cin(gnd),
	.combout(\decode|Decoder0~0_combout ),
	.cout());
// synopsys translate_off
defparam \decode|Decoder0~0 .lut_mask = 16'h0300;
defparam \decode|Decoder0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y40_N4
cycloneive_lcell_comb \controller|stage_3_dep~0 (
// Equation(s):
// \controller|stage_3_dep~0_combout  = (\decode|async_set[5]~8_combout  & ((\decode|Decoder1~0_combout ) # ((\decode|async_set[5]~10_combout  & \decode|Decoder0~0_combout ))))

	.dataa(\decode|async_set[5]~10_combout ),
	.datab(\decode|Decoder1~0_combout ),
	.datac(\decode|async_set[5]~8_combout ),
	.datad(\decode|Decoder0~0_combout ),
	.cin(gnd),
	.combout(\controller|stage_3_dep~0_combout ),
	.cout());
// synopsys translate_off
defparam \controller|stage_3_dep~0 .lut_mask = 16'hE0C0;
defparam \controller|stage_3_dep~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y40_N8
cycloneive_lcell_comb \controller|stage_3_dep~1 (
// Equation(s):
// \controller|stage_3_dep~1_combout  = (!\controller|stall[1]~1_combout  & \controller|stage_3_dep~0_combout )

	.dataa(gnd),
	.datab(\controller|stall[1]~1_combout ),
	.datac(gnd),
	.datad(\controller|stage_3_dep~0_combout ),
	.cin(gnd),
	.combout(\controller|stage_3_dep~1_combout ),
	.cout());
// synopsys translate_off
defparam \controller|stage_3_dep~1 .lut_mask = 16'h3300;
defparam \controller|stage_3_dep~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y40_N9
dffeas \controller|stage_3_dep[1] (
	.clk(\clk~clkctrl_outclk ),
	.d(\controller|stage_3_dep~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|stage_3_dep [1]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|stage_3_dep[1] .is_wysiwyg = "true";
defparam \controller|stage_3_dep[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y40_N11
dffeas \controller|stage_4_dep[1] (
	.clk(\clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\controller|stage_3_dep [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|stage_4_dep [1]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|stage_4_dep[1] .is_wysiwyg = "true";
defparam \controller|stage_4_dep[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y40_N10
cycloneive_lcell_comb \controller|stall[1]~0 (
// Equation(s):
// \controller|stall[1]~0_combout  = (\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[15]~3_combout  & ((\controller|stage_3_dep [1]) # ((\controller|stage_4_dep [1])))) # 
// (!\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[15]~3_combout  & (\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[14]~1_combout  & ((\controller|stage_3_dep [1]) # (\controller|stage_4_dep [1]))))

	.dataa(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[15]~3_combout ),
	.datab(\controller|stage_3_dep [1]),
	.datac(\controller|stage_4_dep [1]),
	.datad(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[14]~1_combout ),
	.cin(gnd),
	.combout(\controller|stall[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \controller|stall[1]~0 .lut_mask = 16'hFCA8;
defparam \controller|stall[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y40_N18
cycloneive_lcell_comb \decode|async_dep~3 (
// Equation(s):
// \decode|async_dep~3_combout  = (\decode|Decoder1~0_combout ) # ((\decode|RC~5_combout  & (!\decode|Equal14~0_combout  & \decode|Decoder0~0_combout )))

	.dataa(\decode|RC~5_combout ),
	.datab(\decode|Equal14~0_combout ),
	.datac(\decode|Decoder0~0_combout ),
	.datad(\decode|Decoder1~0_combout ),
	.cin(gnd),
	.combout(\decode|async_dep~3_combout ),
	.cout());
// synopsys translate_off
defparam \decode|async_dep~3 .lut_mask = 16'hFF20;
defparam \decode|async_dep~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y40_N0
cycloneive_lcell_comb \decode|async_dep~2 (
// Equation(s):
// \decode|async_dep~2_combout  = (\decode|Decoder0~0_combout  & ((\decode|async_dep~0_combout ) # ((\decode|async_dep~1_combout  & \decode|Decoder1~0_combout )))) # (!\decode|Decoder0~0_combout  & (((\decode|async_dep~1_combout  & \decode|Decoder1~0_combout 
// ))))

	.dataa(\decode|Decoder0~0_combout ),
	.datab(\decode|async_dep~0_combout ),
	.datac(\decode|async_dep~1_combout ),
	.datad(\decode|Decoder1~0_combout ),
	.cin(gnd),
	.combout(\decode|async_dep~2_combout ),
	.cout());
// synopsys translate_off
defparam \decode|async_dep~2 .lut_mask = 16'hF888;
defparam \decode|async_dep~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y40_N20
cycloneive_lcell_comb \controller|stall[1]~1 (
// Equation(s):
// \controller|stall[1]~1_combout  = (\controller|stall[1]~0_combout  & ((\decode|async_dep~2_combout ) # ((\decode|async_dep~3_combout  & \decode|async_dep~6_combout ))))

	.dataa(\controller|stall[1]~0_combout ),
	.datab(\decode|async_dep~3_combout ),
	.datac(\decode|async_dep~6_combout ),
	.datad(\decode|async_dep~2_combout ),
	.cin(gnd),
	.combout(\controller|stall[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \controller|stall[1]~1 .lut_mask = 16'hAA80;
defparam \controller|stall[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y39_N2
cycloneive_lcell_comb \decode|Decoder0~1 (
// Equation(s):
// \decode|Decoder0~1_combout  = (\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[4]~15_combout  & (!\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[5]~13_combout  & 
// !\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[3]~11_combout ))

	.dataa(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[4]~15_combout ),
	.datab(gnd),
	.datac(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[5]~13_combout ),
	.datad(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[3]~11_combout ),
	.cin(gnd),
	.combout(\decode|Decoder0~1_combout ),
	.cout());
// synopsys translate_off
defparam \decode|Decoder0~1 .lut_mask = 16'h000A;
defparam \decode|Decoder0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y40_N18
cycloneive_lcell_comb \decode|Decoder1~1 (
// Equation(s):
// \decode|Decoder1~1_combout  = (!\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[0]~5_combout  & (!\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[2]~7_combout  & 
// \pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[1]~9_combout ))

	.dataa(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[0]~5_combout ),
	.datab(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[2]~7_combout ),
	.datac(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[1]~9_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\decode|Decoder1~1_combout ),
	.cout());
// synopsys translate_off
defparam \decode|Decoder1~1 .lut_mask = 16'h1010;
defparam \decode|Decoder1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y39_N22
cycloneive_lcell_comb \decode|async_dep~8 (
// Equation(s):
// \decode|async_dep~8_combout  = (\decode|Decoder1~1_combout ) # ((\decode|Decoder0~1_combout  & (\decode|RC~5_combout  & !\decode|Equal14~0_combout )))

	.dataa(\decode|Decoder0~1_combout ),
	.datab(\decode|RC~5_combout ),
	.datac(\decode|Equal14~0_combout ),
	.datad(\decode|Decoder1~1_combout ),
	.cin(gnd),
	.combout(\decode|async_dep~8_combout ),
	.cout());
// synopsys translate_off
defparam \decode|async_dep~8 .lut_mask = 16'hFF08;
defparam \decode|async_dep~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y39_N24
cycloneive_lcell_comb \decode|async_dep~7 (
// Equation(s):
// \decode|async_dep~7_combout  = (\decode|Decoder0~1_combout  & ((\decode|async_dep~0_combout ) # ((\decode|async_dep~1_combout  & \decode|Decoder1~1_combout )))) # (!\decode|Decoder0~1_combout  & (((\decode|async_dep~1_combout  & \decode|Decoder1~1_combout 
// ))))

	.dataa(\decode|Decoder0~1_combout ),
	.datab(\decode|async_dep~0_combout ),
	.datac(\decode|async_dep~1_combout ),
	.datad(\decode|Decoder1~1_combout ),
	.cin(gnd),
	.combout(\decode|async_dep~7_combout ),
	.cout());
// synopsys translate_off
defparam \decode|async_dep~7 .lut_mask = 16'hF888;
defparam \decode|async_dep~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y39_N4
cycloneive_lcell_comb \controller|stage_3_dep~2 (
// Equation(s):
// \controller|stage_3_dep~2_combout  = (\decode|async_set[5]~8_combout  & ((\decode|Decoder1~1_combout ) # ((\decode|Decoder0~1_combout  & \decode|async_set[5]~10_combout ))))

	.dataa(\decode|Decoder0~1_combout ),
	.datab(\decode|async_set[5]~8_combout ),
	.datac(\decode|async_set[5]~10_combout ),
	.datad(\decode|Decoder1~1_combout ),
	.cin(gnd),
	.combout(\controller|stage_3_dep~2_combout ),
	.cout());
// synopsys translate_off
defparam \controller|stage_3_dep~2 .lut_mask = 16'hCC80;
defparam \controller|stage_3_dep~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y39_N14
cycloneive_lcell_comb \controller|stage_3_dep~3 (
// Equation(s):
// \controller|stage_3_dep~3_combout  = (\controller|stage_3_dep~2_combout  & !\controller|stall[2]~3_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\controller|stage_3_dep~2_combout ),
	.datad(\controller|stall[2]~3_combout ),
	.cin(gnd),
	.combout(\controller|stage_3_dep~3_combout ),
	.cout());
// synopsys translate_off
defparam \controller|stage_3_dep~3 .lut_mask = 16'h00F0;
defparam \controller|stage_3_dep~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y39_N15
dffeas \controller|stage_3_dep[2] (
	.clk(\clk~clkctrl_outclk ),
	.d(\controller|stage_3_dep~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|stage_3_dep [2]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|stage_3_dep[2] .is_wysiwyg = "true";
defparam \controller|stage_3_dep[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y39_N31
dffeas \controller|stage_4_dep[2] (
	.clk(\clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\controller|stage_3_dep [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|stage_4_dep [2]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|stage_4_dep[2] .is_wysiwyg = "true";
defparam \controller|stage_4_dep[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y39_N30
cycloneive_lcell_comb \controller|stall[2]~2 (
// Equation(s):
// \controller|stall[2]~2_combout  = (\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[15]~3_combout  & ((\controller|stage_3_dep [2]) # ((\controller|stage_4_dep [2])))) # 
// (!\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[15]~3_combout  & (\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[14]~1_combout  & ((\controller|stage_3_dep [2]) # (\controller|stage_4_dep [2]))))

	.dataa(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[15]~3_combout ),
	.datab(\controller|stage_3_dep [2]),
	.datac(\controller|stage_4_dep [2]),
	.datad(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[14]~1_combout ),
	.cin(gnd),
	.combout(\controller|stall[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \controller|stall[2]~2 .lut_mask = 16'hFCA8;
defparam \controller|stall[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y39_N28
cycloneive_lcell_comb \controller|stall[2]~3 (
// Equation(s):
// \controller|stall[2]~3_combout  = (\controller|stall[2]~2_combout  & ((\decode|async_dep~7_combout ) # ((\decode|async_dep~8_combout  & \decode|async_dep~6_combout ))))

	.dataa(\decode|async_dep~8_combout ),
	.datab(\decode|async_dep~6_combout ),
	.datac(\decode|async_dep~7_combout ),
	.datad(\controller|stall[2]~2_combout ),
	.cin(gnd),
	.combout(\controller|stall[2]~3_combout ),
	.cout());
// synopsys translate_off
defparam \controller|stall[2]~3 .lut_mask = 16'hF800;
defparam \controller|stall[2]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y39_N10
cycloneive_lcell_comb \pipeline|WideOr0~0 (
// Equation(s):
// \pipeline|WideOr0~0_combout  = (\controller|stall[4]~7_combout ) # ((\controller|stall[3]~5_combout ) # ((\controller|stall[1]~1_combout ) # (\controller|stall[2]~3_combout )))

	.dataa(\controller|stall[4]~7_combout ),
	.datab(\controller|stall[3]~5_combout ),
	.datac(\controller|stall[1]~1_combout ),
	.datad(\controller|stall[2]~3_combout ),
	.cin(gnd),
	.combout(\pipeline|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|WideOr0~0 .lut_mask = 16'hFFFE;
defparam \pipeline|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y40_N8
cycloneive_lcell_comb \decode|Decoder0~5 (
// Equation(s):
// \decode|Decoder0~5_combout  = (\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[4]~15_combout  & (\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[5]~13_combout  & 
// \pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[3]~11_combout ))

	.dataa(gnd),
	.datab(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[4]~15_combout ),
	.datac(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[5]~13_combout ),
	.datad(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[3]~11_combout ),
	.cin(gnd),
	.combout(\decode|Decoder0~5_combout ),
	.cout());
// synopsys translate_off
defparam \decode|Decoder0~5 .lut_mask = 16'hC000;
defparam \decode|Decoder0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y40_N2
cycloneive_lcell_comb \decode|Decoder1~7 (
// Equation(s):
// \decode|Decoder1~7_combout  = (\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[0]~5_combout  & (\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[2]~7_combout  & 
// \pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[1]~9_combout ))

	.dataa(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[0]~5_combout ),
	.datab(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[2]~7_combout ),
	.datac(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[1]~9_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\decode|Decoder1~7_combout ),
	.cout());
// synopsys translate_off
defparam \decode|Decoder1~7 .lut_mask = 16'h8080;
defparam \decode|Decoder1~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y40_N16
cycloneive_lcell_comb \decode|async_dep~20 (
// Equation(s):
// \decode|async_dep~20_combout  = (\decode|Decoder1~7_combout ) # ((\decode|Decoder0~5_combout  & (!\decode|Equal14~0_combout  & \decode|RC~5_combout )))

	.dataa(\decode|Decoder0~5_combout ),
	.datab(\decode|Equal14~0_combout ),
	.datac(\decode|RC~5_combout ),
	.datad(\decode|Decoder1~7_combout ),
	.cin(gnd),
	.combout(\decode|async_dep~20_combout ),
	.cout());
// synopsys translate_off
defparam \decode|async_dep~20 .lut_mask = 16'hFF20;
defparam \decode|async_dep~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y40_N28
cycloneive_lcell_comb \decode|async_dep~19 (
// Equation(s):
// \decode|async_dep~19_combout  = (\decode|Decoder0~5_combout  & ((\decode|async_dep~0_combout ) # ((\decode|async_dep~1_combout  & \decode|Decoder1~7_combout )))) # (!\decode|Decoder0~5_combout  & (((\decode|async_dep~1_combout  & 
// \decode|Decoder1~7_combout ))))

	.dataa(\decode|Decoder0~5_combout ),
	.datab(\decode|async_dep~0_combout ),
	.datac(\decode|async_dep~1_combout ),
	.datad(\decode|Decoder1~7_combout ),
	.cin(gnd),
	.combout(\decode|async_dep~19_combout ),
	.cout());
// synopsys translate_off
defparam \decode|async_dep~19 .lut_mask = 16'hF888;
defparam \decode|async_dep~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y40_N12
cycloneive_lcell_comb \controller|stage_3_dep~13 (
// Equation(s):
// \controller|stage_3_dep~13_combout  = (\decode|async_set[5]~8_combout  & ((\decode|Decoder1~7_combout ) # ((\decode|Decoder0~5_combout  & \decode|async_set[5]~10_combout ))))

	.dataa(\decode|Decoder0~5_combout ),
	.datab(\decode|async_set[5]~8_combout ),
	.datac(\decode|async_set[5]~10_combout ),
	.datad(\decode|Decoder1~7_combout ),
	.cin(gnd),
	.combout(\controller|stage_3_dep~13_combout ),
	.cout());
// synopsys translate_off
defparam \controller|stage_3_dep~13 .lut_mask = 16'hCC80;
defparam \controller|stage_3_dep~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y40_N4
cycloneive_lcell_comb \controller|stage_3_dep~14 (
// Equation(s):
// \controller|stage_3_dep~14_combout  = (!\controller|stall[7]~12_combout  & \controller|stage_3_dep~13_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\controller|stall[7]~12_combout ),
	.datad(\controller|stage_3_dep~13_combout ),
	.cin(gnd),
	.combout(\controller|stage_3_dep~14_combout ),
	.cout());
// synopsys translate_off
defparam \controller|stage_3_dep~14 .lut_mask = 16'h0F00;
defparam \controller|stage_3_dep~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y40_N5
dffeas \controller|stage_3_dep[7] (
	.clk(\clk~clkctrl_outclk ),
	.d(\controller|stage_3_dep~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|stage_3_dep [7]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|stage_3_dep[7] .is_wysiwyg = "true";
defparam \controller|stage_3_dep[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y40_N1
dffeas \controller|stage_4_dep[7] (
	.clk(\clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\controller|stage_3_dep [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|stage_4_dep [7]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|stage_4_dep[7] .is_wysiwyg = "true";
defparam \controller|stage_4_dep[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y40_N0
cycloneive_lcell_comb \controller|stall[7]~11 (
// Equation(s):
// \controller|stall[7]~11_combout  = (\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[14]~1_combout  & ((\controller|stage_3_dep [7]) # ((\controller|stage_4_dep [7])))) # 
// (!\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[14]~1_combout  & (\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[15]~3_combout  & ((\controller|stage_3_dep [7]) # (\controller|stage_4_dep [7]))))

	.dataa(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[14]~1_combout ),
	.datab(\controller|stage_3_dep [7]),
	.datac(\controller|stage_4_dep [7]),
	.datad(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[15]~3_combout ),
	.cin(gnd),
	.combout(\controller|stall[7]~11_combout ),
	.cout());
// synopsys translate_off
defparam \controller|stall[7]~11 .lut_mask = 16'hFCA8;
defparam \controller|stall[7]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y40_N8
cycloneive_lcell_comb \controller|stall[7]~12 (
// Equation(s):
// \controller|stall[7]~12_combout  = (\controller|stall[7]~11_combout  & ((\decode|async_dep~19_combout ) # ((\decode|async_dep~20_combout  & \decode|async_dep~6_combout ))))

	.dataa(\decode|async_dep~20_combout ),
	.datab(\decode|async_dep~19_combout ),
	.datac(\decode|async_dep~6_combout ),
	.datad(\controller|stall[7]~11_combout ),
	.cin(gnd),
	.combout(\controller|stall[7]~12_combout ),
	.cout());
// synopsys translate_off
defparam \controller|stall[7]~12 .lut_mask = 16'hEC00;
defparam \controller|stall[7]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y40_N22
cycloneive_lcell_comb \decode|Decoder0~3 (
// Equation(s):
// \decode|Decoder0~3_combout  = (!\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[4]~15_combout  & (\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[5]~13_combout  & 
// \pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[3]~11_combout ))

	.dataa(gnd),
	.datab(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[4]~15_combout ),
	.datac(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[5]~13_combout ),
	.datad(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[3]~11_combout ),
	.cin(gnd),
	.combout(\decode|Decoder0~3_combout ),
	.cout());
// synopsys translate_off
defparam \decode|Decoder0~3 .lut_mask = 16'h3000;
defparam \decode|Decoder0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y40_N10
cycloneive_lcell_comb \decode|Decoder1~4 (
// Equation(s):
// \decode|Decoder1~4_combout  = (!\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[1]~9_combout  & (\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[2]~7_combout  & 
// \pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[0]~5_combout ))

	.dataa(gnd),
	.datab(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[1]~9_combout ),
	.datac(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[2]~7_combout ),
	.datad(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[0]~5_combout ),
	.cin(gnd),
	.combout(\decode|Decoder1~4_combout ),
	.cout());
// synopsys translate_off
defparam \decode|Decoder1~4 .lut_mask = 16'h3000;
defparam \decode|Decoder1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y40_N22
cycloneive_lcell_comb \decode|async_dep~13 (
// Equation(s):
// \decode|async_dep~13_combout  = (\decode|async_dep~1_combout  & ((\decode|Decoder1~4_combout ) # ((\decode|Decoder0~3_combout  & \decode|async_dep~0_combout )))) # (!\decode|async_dep~1_combout  & (\decode|Decoder0~3_combout  & 
// ((\decode|async_dep~0_combout ))))

	.dataa(\decode|async_dep~1_combout ),
	.datab(\decode|Decoder0~3_combout ),
	.datac(\decode|Decoder1~4_combout ),
	.datad(\decode|async_dep~0_combout ),
	.cin(gnd),
	.combout(\decode|async_dep~13_combout ),
	.cout());
// synopsys translate_off
defparam \decode|async_dep~13 .lut_mask = 16'hECA0;
defparam \decode|async_dep~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y40_N26
cycloneive_lcell_comb \decode|async_dep~16 (
// Equation(s):
// \decode|async_dep~16_combout  = (\decode|Decoder1~4_combout ) # ((\decode|RC~5_combout  & (!\decode|Equal14~0_combout  & \decode|Decoder0~3_combout )))

	.dataa(\decode|RC~5_combout ),
	.datab(\decode|Equal14~0_combout ),
	.datac(\decode|Decoder1~4_combout ),
	.datad(\decode|Decoder0~3_combout ),
	.cin(gnd),
	.combout(\decode|async_dep~16_combout ),
	.cout());
// synopsys translate_off
defparam \decode|async_dep~16 .lut_mask = 16'hF2F0;
defparam \decode|async_dep~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y40_N20
cycloneive_lcell_comb \controller|stall[5]~13 (
// Equation(s):
// \controller|stall[5]~13_combout  = (\controller|stall[5]~8_combout  & ((\decode|async_dep~13_combout ) # ((\decode|async_dep~6_combout  & \decode|async_dep~16_combout ))))

	.dataa(\decode|async_dep~13_combout ),
	.datab(\decode|async_dep~6_combout ),
	.datac(\decode|async_dep~16_combout ),
	.datad(\controller|stall[5]~8_combout ),
	.cin(gnd),
	.combout(\controller|stall[5]~13_combout ),
	.cout());
// synopsys translate_off
defparam \controller|stall[5]~13 .lut_mask = 16'hEA00;
defparam \controller|stall[5]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y40_N18
cycloneive_lcell_comb \controller|stage_3_dep~8 (
// Equation(s):
// \controller|stage_3_dep~8_combout  = (\decode|async_set[5]~8_combout  & ((\decode|Decoder1~4_combout ) # ((\decode|async_set[5]~10_combout  & \decode|Decoder0~3_combout ))))

	.dataa(\decode|async_set[5]~8_combout ),
	.datab(\decode|async_set[5]~10_combout ),
	.datac(\decode|Decoder1~4_combout ),
	.datad(\decode|Decoder0~3_combout ),
	.cin(gnd),
	.combout(\controller|stage_3_dep~8_combout ),
	.cout());
// synopsys translate_off
defparam \controller|stage_3_dep~8 .lut_mask = 16'hA8A0;
defparam \controller|stage_3_dep~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y40_N14
cycloneive_lcell_comb \controller|stage_3_dep~9 (
// Equation(s):
// \controller|stage_3_dep~9_combout  = (!\controller|stall[5]~13_combout  & \controller|stage_3_dep~8_combout )

	.dataa(gnd),
	.datab(\controller|stall[5]~13_combout ),
	.datac(gnd),
	.datad(\controller|stage_3_dep~8_combout ),
	.cin(gnd),
	.combout(\controller|stage_3_dep~9_combout ),
	.cout());
// synopsys translate_off
defparam \controller|stage_3_dep~9 .lut_mask = 16'h3300;
defparam \controller|stage_3_dep~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y40_N15
dffeas \controller|stage_3_dep[5] (
	.clk(\clk~clkctrl_outclk ),
	.d(\controller|stage_3_dep~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|stage_3_dep [5]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|stage_3_dep[5] .is_wysiwyg = "true";
defparam \controller|stage_3_dep[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y40_N7
dffeas \controller|stage_4_dep[5] (
	.clk(\clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\controller|stage_3_dep [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|stage_4_dep [5]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|stage_4_dep[5] .is_wysiwyg = "true";
defparam \controller|stage_4_dep[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y40_N6
cycloneive_lcell_comb \controller|stall[5]~8 (
// Equation(s):
// \controller|stall[5]~8_combout  = (\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[14]~1_combout  & ((\controller|stage_3_dep [5]) # ((\controller|stage_4_dep [5])))) # 
// (!\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[14]~1_combout  & (\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[15]~3_combout  & ((\controller|stage_3_dep [5]) # (\controller|stage_4_dep [5]))))

	.dataa(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[14]~1_combout ),
	.datab(\controller|stage_3_dep [5]),
	.datac(\controller|stage_4_dep [5]),
	.datad(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[15]~3_combout ),
	.cin(gnd),
	.combout(\controller|stall[5]~8_combout ),
	.cout());
// synopsys translate_off
defparam \controller|stall[5]~8 .lut_mask = 16'hFCA8;
defparam \controller|stall[5]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y40_N2
cycloneive_lcell_comb \pipeline|WideOr0~2 (
// Equation(s):
// \pipeline|WideOr0~2_combout  = (\decode|async_dep~16_combout  & \decode|async_dep~6_combout )

	.dataa(\decode|async_dep~16_combout ),
	.datab(gnd),
	.datac(\decode|async_dep~6_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\pipeline|WideOr0~2_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|WideOr0~2 .lut_mask = 16'hA0A0;
defparam \pipeline|WideOr0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y40_N26
cycloneive_lcell_comb \decode|Decoder0~4 (
// Equation(s):
// \decode|Decoder0~4_combout  = (\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[5]~13_combout  & (\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[4]~15_combout  & 
// !\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[3]~11_combout ))

	.dataa(gnd),
	.datab(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[5]~13_combout ),
	.datac(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[4]~15_combout ),
	.datad(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[3]~11_combout ),
	.cin(gnd),
	.combout(\decode|Decoder0~4_combout ),
	.cout());
// synopsys translate_off
defparam \decode|Decoder0~4 .lut_mask = 16'h00C0;
defparam \decode|Decoder0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y40_N0
cycloneive_lcell_comb \decode|Decoder1~5 (
// Equation(s):
// \decode|Decoder1~5_combout  = (!\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[0]~5_combout  & (\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[2]~7_combout  & 
// \pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[1]~9_combout ))

	.dataa(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[0]~5_combout ),
	.datab(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[2]~7_combout ),
	.datac(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[1]~9_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\decode|Decoder1~5_combout ),
	.cout());
// synopsys translate_off
defparam \decode|Decoder1~5 .lut_mask = 16'h4040;
defparam \decode|Decoder1~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y40_N14
cycloneive_lcell_comb \decode|async_dep~15 (
// Equation(s):
// \decode|async_dep~15_combout  = (\decode|Decoder1~5_combout ) # ((\decode|Decoder0~4_combout  & (!\decode|Equal14~0_combout  & \decode|RC~5_combout )))

	.dataa(\decode|Decoder0~4_combout ),
	.datab(\decode|Equal14~0_combout ),
	.datac(\decode|Decoder1~5_combout ),
	.datad(\decode|RC~5_combout ),
	.cin(gnd),
	.combout(\decode|async_dep~15_combout ),
	.cout());
// synopsys translate_off
defparam \decode|async_dep~15 .lut_mask = 16'hF2F0;
defparam \decode|async_dep~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y40_N4
cycloneive_lcell_comb \decode|async_dep~14 (
// Equation(s):
// \decode|async_dep~14_combout  = (\decode|async_dep~1_combout  & ((\decode|Decoder1~5_combout ) # ((\decode|Decoder0~4_combout  & \decode|async_dep~0_combout )))) # (!\decode|async_dep~1_combout  & (((\decode|Decoder0~4_combout  & 
// \decode|async_dep~0_combout ))))

	.dataa(\decode|async_dep~1_combout ),
	.datab(\decode|Decoder1~5_combout ),
	.datac(\decode|Decoder0~4_combout ),
	.datad(\decode|async_dep~0_combout ),
	.cin(gnd),
	.combout(\decode|async_dep~14_combout ),
	.cout());
// synopsys translate_off
defparam \decode|async_dep~14 .lut_mask = 16'hF888;
defparam \decode|async_dep~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y40_N28
cycloneive_lcell_comb \controller|stall[6]~14 (
// Equation(s):
// \controller|stall[6]~14_combout  = (\controller|stall[6]~9_combout  & ((\decode|async_dep~14_combout ) # ((\decode|async_dep~6_combout  & \decode|async_dep~15_combout ))))

	.dataa(\decode|async_dep~6_combout ),
	.datab(\decode|async_dep~15_combout ),
	.datac(\decode|async_dep~14_combout ),
	.datad(\controller|stall[6]~9_combout ),
	.cin(gnd),
	.combout(\controller|stall[6]~14_combout ),
	.cout());
// synopsys translate_off
defparam \controller|stall[6]~14 .lut_mask = 16'hF800;
defparam \controller|stall[6]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y40_N2
cycloneive_lcell_comb \controller|stage_3_dep~10 (
// Equation(s):
// \controller|stage_3_dep~10_combout  = (\decode|async_set[5]~8_combout  & ((\decode|Decoder1~5_combout ) # ((\decode|async_set[5]~10_combout  & \decode|Decoder0~4_combout ))))

	.dataa(\decode|async_set[5]~10_combout ),
	.datab(\decode|Decoder1~5_combout ),
	.datac(\decode|Decoder0~4_combout ),
	.datad(\decode|async_set[5]~8_combout ),
	.cin(gnd),
	.combout(\controller|stage_3_dep~10_combout ),
	.cout());
// synopsys translate_off
defparam \controller|stage_3_dep~10 .lut_mask = 16'hEC00;
defparam \controller|stage_3_dep~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y40_N22
cycloneive_lcell_comb \controller|stage_3_dep~11 (
// Equation(s):
// \controller|stage_3_dep~11_combout  = (!\controller|stall[6]~14_combout  & \controller|stage_3_dep~10_combout )

	.dataa(gnd),
	.datab(\controller|stall[6]~14_combout ),
	.datac(gnd),
	.datad(\controller|stage_3_dep~10_combout ),
	.cin(gnd),
	.combout(\controller|stage_3_dep~11_combout ),
	.cout());
// synopsys translate_off
defparam \controller|stage_3_dep~11 .lut_mask = 16'h3300;
defparam \controller|stage_3_dep~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y40_N23
dffeas \controller|stage_3_dep[6] (
	.clk(\clk~clkctrl_outclk ),
	.d(\controller|stage_3_dep~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|stage_3_dep [6]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|stage_3_dep[6] .is_wysiwyg = "true";
defparam \controller|stage_3_dep[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y40_N17
dffeas \controller|stage_4_dep[6] (
	.clk(\clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\controller|stage_3_dep [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|stage_4_dep [6]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|stage_4_dep[6] .is_wysiwyg = "true";
defparam \controller|stage_4_dep[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y40_N16
cycloneive_lcell_comb \controller|stall[6]~9 (
// Equation(s):
// \controller|stall[6]~9_combout  = (\controller|stage_3_dep [6] & ((\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[15]~3_combout ) # ((\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[14]~1_combout )))) # 
// (!\controller|stage_3_dep [6] & (\controller|stage_4_dep [6] & ((\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[15]~3_combout ) # (\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[14]~1_combout ))))

	.dataa(\controller|stage_3_dep [6]),
	.datab(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[15]~3_combout ),
	.datac(\controller|stage_4_dep [6]),
	.datad(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[14]~1_combout ),
	.cin(gnd),
	.combout(\controller|stall[6]~9_combout ),
	.cout());
// synopsys translate_off
defparam \controller|stall[6]~9 .lut_mask = 16'hFAC8;
defparam \controller|stall[6]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y40_N24
cycloneive_lcell_comb \pipeline|WideOr0~1 (
// Equation(s):
// \pipeline|WideOr0~1_combout  = (\controller|stall[6]~9_combout  & ((\decode|async_dep~14_combout ) # ((\decode|async_dep~6_combout  & \decode|async_dep~15_combout ))))

	.dataa(\decode|async_dep~6_combout ),
	.datab(\decode|async_dep~15_combout ),
	.datac(\decode|async_dep~14_combout ),
	.datad(\controller|stall[6]~9_combout ),
	.cin(gnd),
	.combout(\pipeline|WideOr0~1_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|WideOr0~1 .lut_mask = 16'hF800;
defparam \pipeline|WideOr0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y40_N24
cycloneive_lcell_comb \pipeline|WideOr0~3 (
// Equation(s):
// \pipeline|WideOr0~3_combout  = (\pipeline|WideOr0~1_combout ) # ((\controller|stall[5]~8_combout  & ((\pipeline|WideOr0~2_combout ) # (\decode|async_dep~13_combout ))))

	.dataa(\controller|stall[5]~8_combout ),
	.datab(\pipeline|WideOr0~2_combout ),
	.datac(\decode|async_dep~13_combout ),
	.datad(\pipeline|WideOr0~1_combout ),
	.cin(gnd),
	.combout(\pipeline|WideOr0~3_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|WideOr0~3 .lut_mask = 16'hFFA8;
defparam \pipeline|WideOr0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y40_N30
cycloneive_lcell_comb \pipeline|WideOr0~4 (
// Equation(s):
// \pipeline|WideOr0~4_combout  = (!\controller|stall[0]~10_combout  & (!\pipeline|WideOr0~0_combout  & (!\controller|stall[7]~12_combout  & !\pipeline|WideOr0~3_combout )))

	.dataa(\controller|stall[0]~10_combout ),
	.datab(\pipeline|WideOr0~0_combout ),
	.datac(\controller|stall[7]~12_combout ),
	.datad(\pipeline|WideOr0~3_combout ),
	.cin(gnd),
	.combout(\pipeline|WideOr0~4_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|WideOr0~4 .lut_mask = 16'h0001;
defparam \pipeline|WideOr0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y35_N3
dffeas \pcounter|true_PC[12] (
	.clk(\clk~clkctrl_outclk ),
	.d(\pcounter|true_PC~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pipeline|WideOr0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pcounter|true_PC [12]),
	.prn(vcc));
// synopsys translate_off
defparam \pcounter|true_PC[12] .is_wysiwyg = "true";
defparam \pcounter|true_PC[12] .power_up = "low";
// synopsys translate_on

// Location: M9K_X78_Y45_N0
cycloneive_ram_block \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\pram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode845w [2]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_in~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\pram|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode883w [2]),
	.ena1(\pram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode845w[2]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\pcounter|true_PC [13],\pcounter|true_PC [12],\pcounter|true_PC [11],\pcounter|true_PC [10],\pcounter|true_PC [9],\pcounter|true_PC [8],\pcounter|true_PC [7],\pcounter|true_PC [6],\pcounter|true_PC [5],\pcounter|true_PC [4],\pcounter|true_PC [3],\pcounter|true_PC [2],\pcounter|true_PC [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [10]}),
	.portbaddr({\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a10_PORTADATAOUT_bus ),
	.portbdataout(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a10_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .clk0_core_clock_enable = "ena0";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .clk1_core_clock_enable = "ena1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .data_interleave_offset_in_bits = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .data_interleave_width_in_bits = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .init_file = "program_memory.mif";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .init_file_layout = "port_a";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .logical_ram_name = "p_ram:pram|altsyncram:altsyncram_component|altsyncram_q6k1:auto_generated|altsyncram_hlb2:altsyncram1|ALTSYNCRAM";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .mixed_port_feed_through_mode = "dont_care";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .operation_mode = "bidir_dual_port";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_a_address_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_a_address_width = 13;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_a_byte_enable_clock = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_a_data_out_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_a_data_out_clock = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_a_data_width = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_a_first_address = 0;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_a_first_bit_number = 10;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_a_last_address = 8191;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_a_logical_ram_depth = 32768;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_a_logical_ram_width = 16;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_address_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_address_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_address_width = 13;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_data_in_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_data_out_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_data_out_clock = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_data_width = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_first_address = 0;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_first_bit_number = 10;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_last_address = 8191;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_logical_ram_depth = 32768;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_logical_ram_width = 16;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_read_enable_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_write_enable_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .ram_block_type = "M9K";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000024;
// synopsys translate_on

// Location: M9K_X64_Y39_N0
cycloneive_ram_block \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\pram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode858w [2]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_in~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\pram|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode906w[2]~0_combout ),
	.ena1(\pram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode858w[2]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\pcounter|true_PC [13],\pcounter|true_PC [12],\pcounter|true_PC [11],\pcounter|true_PC [10],\pcounter|true_PC [9],\pcounter|true_PC [8],\pcounter|true_PC [7],\pcounter|true_PC [6],\pcounter|true_PC [5],\pcounter|true_PC [4],\pcounter|true_PC [3],\pcounter|true_PC [2],\pcounter|true_PC [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [10]}),
	.portbaddr({\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a26_PORTADATAOUT_bus ),
	.portbdataout(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a26_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .clk0_core_clock_enable = "ena0";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .clk1_core_clock_enable = "ena1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .data_interleave_offset_in_bits = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .data_interleave_width_in_bits = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .init_file = "program_memory.mif";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .init_file_layout = "port_a";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .logical_ram_name = "p_ram:pram|altsyncram:altsyncram_component|altsyncram_q6k1:auto_generated|altsyncram_hlb2:altsyncram1|ALTSYNCRAM";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .mixed_port_feed_through_mode = "dont_care";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .operation_mode = "bidir_dual_port";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_a_address_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_a_address_width = 13;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_a_byte_enable_clock = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_a_data_out_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_a_data_out_clock = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_a_data_width = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_a_first_address = 0;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_a_first_bit_number = 10;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_a_last_address = 8191;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_a_logical_ram_depth = 32768;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_a_logical_ram_width = 16;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_b_address_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_b_address_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_b_address_width = 13;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_b_data_in_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_b_data_out_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_b_data_out_clock = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_b_data_width = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_b_first_address = 0;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_b_first_bit_number = 10;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_b_last_address = 8191;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_b_logical_ram_depth = 32768;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_b_logical_ram_width = 16;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_b_read_enable_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_b_write_enable_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .ram_block_type = "M9K";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X60_Y42_N20
cycloneive_lcell_comb \pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[10]~24 (
// Equation(s):
// \pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[10]~24_combout  = (\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1] & (\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0])) # 
// (!\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1] & ((\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0] & ((\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a26~PORTBDATAOUT0 ))) # 
// (!\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0] & (\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a10~PORTBDATAOUT0 ))))

	.dataa(\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datab(\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datac(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a10~PORTBDATAOUT0 ),
	.datad(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a26~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[10]~24_combout ),
	.cout());
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[10]~24 .lut_mask = 16'hDC98;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[10]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y33_N0
cycloneive_ram_block \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\pram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode874w [2]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_in~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\pram|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode906w[2]~2_combout ),
	.ena1(\pram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode874w[2]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\pcounter|true_PC [13],\pcounter|true_PC [12],\pcounter|true_PC [11],\pcounter|true_PC [10],\pcounter|true_PC [9],\pcounter|true_PC [8],\pcounter|true_PC [7],\pcounter|true_PC [6],\pcounter|true_PC [5],\pcounter|true_PC [4],\pcounter|true_PC [3],\pcounter|true_PC [2],\pcounter|true_PC [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [10]}),
	.portbaddr({\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a58_PORTADATAOUT_bus ),
	.portbdataout(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a58_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .clk0_core_clock_enable = "ena0";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .clk1_core_clock_enable = "ena1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .data_interleave_offset_in_bits = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .data_interleave_width_in_bits = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .init_file = "program_memory.mif";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .init_file_layout = "port_a";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .logical_ram_name = "p_ram:pram|altsyncram:altsyncram_component|altsyncram_q6k1:auto_generated|altsyncram_hlb2:altsyncram1|ALTSYNCRAM";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .mixed_port_feed_through_mode = "dont_care";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .operation_mode = "bidir_dual_port";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_a_address_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_a_address_width = 13;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_a_byte_enable_clock = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_a_data_out_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_a_data_out_clock = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_a_data_width = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_a_first_address = 0;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_a_first_bit_number = 10;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_a_last_address = 8191;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_a_logical_ram_depth = 32768;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_a_logical_ram_width = 16;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_b_address_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_b_address_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_b_address_width = 13;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_b_data_in_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_b_data_out_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_b_data_out_clock = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_b_data_width = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_b_first_address = 0;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_b_first_bit_number = 10;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_b_last_address = 8191;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_b_logical_ram_depth = 32768;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_b_logical_ram_width = 16;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_b_read_enable_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_b_write_enable_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .ram_block_type = "M9K";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X64_Y35_N0
cycloneive_ram_block \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\pram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode866w [2]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_in~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\pram|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode906w[2]~1_combout ),
	.ena1(\pram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode866w[2]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\pcounter|true_PC [13],\pcounter|true_PC [12],\pcounter|true_PC [11],\pcounter|true_PC [10],\pcounter|true_PC [9],\pcounter|true_PC [8],\pcounter|true_PC [7],\pcounter|true_PC [6],\pcounter|true_PC [5],\pcounter|true_PC [4],\pcounter|true_PC [3],\pcounter|true_PC [2],\pcounter|true_PC [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [10]}),
	.portbaddr({\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a42_PORTADATAOUT_bus ),
	.portbdataout(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a42_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .clk0_core_clock_enable = "ena0";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .clk1_core_clock_enable = "ena1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .data_interleave_offset_in_bits = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .data_interleave_width_in_bits = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .init_file = "program_memory.mif";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .init_file_layout = "port_a";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .logical_ram_name = "p_ram:pram|altsyncram:altsyncram_component|altsyncram_q6k1:auto_generated|altsyncram_hlb2:altsyncram1|ALTSYNCRAM";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .mixed_port_feed_through_mode = "dont_care";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .operation_mode = "bidir_dual_port";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_a_address_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_a_address_width = 13;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_a_byte_enable_clock = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_a_data_out_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_a_data_out_clock = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_a_data_width = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_a_first_address = 0;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_a_first_bit_number = 10;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_a_last_address = 8191;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_a_logical_ram_depth = 32768;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_a_logical_ram_width = 16;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_b_address_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_b_address_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_b_address_width = 13;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_b_data_in_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_b_data_out_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_b_data_out_clock = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_b_data_width = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_b_first_address = 0;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_b_first_bit_number = 10;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_b_last_address = 8191;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_b_logical_ram_depth = 32768;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_b_logical_ram_width = 16;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_b_read_enable_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_b_write_enable_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .ram_block_type = "M9K";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X60_Y42_N30
cycloneive_lcell_comb \pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[10]~25 (
// Equation(s):
// \pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[10]~25_combout  = (\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1] & ((\pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[10]~24_combout  & 
// (\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a58~PORTBDATAOUT0 )) # (!\pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[10]~24_combout  & 
// ((\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a42~PORTBDATAOUT0 ))))) # (!\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1] & (\pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[10]~24_combout 
// ))

	.dataa(\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datab(\pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[10]~24_combout ),
	.datac(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a58~PORTBDATAOUT0 ),
	.datad(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a42~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[10]~25_combout ),
	.cout());
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[10]~25 .lut_mask = 16'hE6C4;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[10]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y42_N2
cycloneive_lcell_comb \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~13 (
	.dataa(gnd),
	.datab(\pram|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datac(\pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[10]~25_combout ),
	.datad(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [11]),
	.cin(gnd),
	.combout(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~13_combout ),
	.cout());
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~13 .lut_mask = 16'hF3C0;
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y42_N3
dffeas \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[10] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [10]),
	.prn(vcc));
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[10] .is_wysiwyg = "true";
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y39_N0
cycloneive_lcell_comb \pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[10]~24 (
// Equation(s):
// \pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[10]~24_combout  = (\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & (((\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]) # 
// (\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a26~portadataout )))) # (!\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & (\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a10~portadataout  & 
// (!\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1])))

	.dataa(\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]),
	.datab(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a10~portadataout ),
	.datac(\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]),
	.datad(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a26~portadataout ),
	.cin(gnd),
	.combout(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[10]~24_combout ),
	.cout());
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[10]~24 .lut_mask = 16'hAEA4;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[10]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y39_N18
cycloneive_lcell_comb \pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[10]~25 (
// Equation(s):
// \pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[10]~25_combout  = (\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ((\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[10]~24_combout  & 
// ((\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a58~portadataout ))) # (!\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[10]~24_combout  & 
// (\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a42~portadataout )))) # (!\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & (((\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[10]~24_combout 
// ))))

	.dataa(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a42~portadataout ),
	.datab(\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]),
	.datac(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a58~portadataout ),
	.datad(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[10]~24_combout ),
	.cin(gnd),
	.combout(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[10]~25_combout ),
	.cout());
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[10]~25 .lut_mask = 16'hF388;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[10]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y36_N23
dffeas \controller|PC_next[11] (
	.clk(!\clk~clkctrl_outclk ),
	.d(\controller|PC_next[11]~35_combout ),
	.asdata(\controller|Add2~20_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\controller|Equal0~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|PC_next [11]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|PC_next[11] .is_wysiwyg = "true";
defparam \controller|PC_next[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y35_N21
dffeas \controller|LBPC1[11] (
	.clk(!\clk~clkctrl_outclk ),
	.d(\controller|Add2~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|LBPC1 [11]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|LBPC1[11] .is_wysiwyg = "true";
defparam \controller|LBPC1[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y35_N29
dffeas \controller|LBPC2[11] (
	.clk(!\clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\controller|LBPC1 [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|LBPC2 [11]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|LBPC2[11] .is_wysiwyg = "true";
defparam \controller|LBPC2[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y35_N16
cycloneive_lcell_comb \pcounter|true_PC~12 (
// Equation(s):
// \pcounter|true_PC~12_combout  = (\branch_inst|branch_fail_o~3_combout  & ((\controller|LBPC2 [11]))) # (!\branch_inst|branch_fail_o~3_combout  & (\controller|PC_next [11]))

	.dataa(\branch_inst|branch_fail_o~3_combout ),
	.datab(gnd),
	.datac(\controller|PC_next [11]),
	.datad(\controller|LBPC2 [11]),
	.cin(gnd),
	.combout(\pcounter|true_PC~12_combout ),
	.cout());
// synopsys translate_off
defparam \pcounter|true_PC~12 .lut_mask = 16'hFA50;
defparam \pcounter|true_PC~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y35_N17
dffeas \pcounter|true_PC[11] (
	.clk(\clk~clkctrl_outclk ),
	.d(\pcounter|true_PC~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pipeline|WideOr0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pcounter|true_PC [11]),
	.prn(vcc));
// synopsys translate_off
defparam \pcounter|true_PC[11] .is_wysiwyg = "true";
defparam \pcounter|true_PC[11] .power_up = "low";
// synopsys translate_on

// Location: M9K_X37_Y46_N0
cycloneive_ram_block \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\pram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode866w [2]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_in~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\pram|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode906w[2]~1_combout ),
	.ena1(\pram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode866w[2]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\pcounter|true_PC [13],\pcounter|true_PC [12],\pcounter|true_PC [11],\pcounter|true_PC [10],\pcounter|true_PC [9],\pcounter|true_PC [8],\pcounter|true_PC [7],\pcounter|true_PC [6],\pcounter|true_PC [5],\pcounter|true_PC [4],\pcounter|true_PC [3],\pcounter|true_PC [2],\pcounter|true_PC [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [9]}),
	.portbaddr({\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a41_PORTADATAOUT_bus ),
	.portbdataout(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a41_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .clk0_core_clock_enable = "ena0";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .clk1_core_clock_enable = "ena1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .data_interleave_offset_in_bits = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .data_interleave_width_in_bits = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .init_file = "program_memory.mif";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .init_file_layout = "port_a";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .logical_ram_name = "p_ram:pram|altsyncram:altsyncram_component|altsyncram_q6k1:auto_generated|altsyncram_hlb2:altsyncram1|ALTSYNCRAM";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .mixed_port_feed_through_mode = "dont_care";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .operation_mode = "bidir_dual_port";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_a_address_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_a_address_width = 13;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_a_byte_enable_clock = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_a_data_out_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_a_data_out_clock = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_a_data_width = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_a_first_address = 0;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_a_first_bit_number = 9;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_a_last_address = 8191;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_a_logical_ram_depth = 32768;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_a_logical_ram_width = 16;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_b_address_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_b_address_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_b_address_width = 13;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_b_data_in_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_b_data_out_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_b_data_out_clock = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_b_data_width = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_b_first_address = 0;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_b_first_bit_number = 9;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_b_last_address = 8191;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_b_logical_ram_depth = 32768;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_b_logical_ram_width = 16;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_b_read_enable_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_b_write_enable_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .ram_block_type = "M9K";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X64_Y51_N0
cycloneive_ram_block \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\pram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode845w [2]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_in~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\pram|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode883w [2]),
	.ena1(\pram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode845w[2]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\pcounter|true_PC [13],\pcounter|true_PC [12],\pcounter|true_PC [11],\pcounter|true_PC [10],\pcounter|true_PC [9],\pcounter|true_PC [8],\pcounter|true_PC [7],\pcounter|true_PC [6],\pcounter|true_PC [5],\pcounter|true_PC [4],\pcounter|true_PC [3],\pcounter|true_PC [2],\pcounter|true_PC [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [9]}),
	.portbaddr({\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a9_PORTADATAOUT_bus ),
	.portbdataout(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a9_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .clk0_core_clock_enable = "ena0";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .clk1_core_clock_enable = "ena1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .data_interleave_offset_in_bits = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .data_interleave_width_in_bits = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .init_file = "program_memory.mif";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .init_file_layout = "port_a";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .logical_ram_name = "p_ram:pram|altsyncram:altsyncram_component|altsyncram_q6k1:auto_generated|altsyncram_hlb2:altsyncram1|ALTSYNCRAM";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .mixed_port_feed_through_mode = "dont_care";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .operation_mode = "bidir_dual_port";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_a_address_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_a_address_width = 13;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_a_byte_enable_clock = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_a_data_out_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_a_data_out_clock = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_a_data_width = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_a_first_address = 0;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_a_first_bit_number = 9;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_a_last_address = 8191;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_a_logical_ram_depth = 32768;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_a_logical_ram_width = 16;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_address_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_address_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_address_width = 13;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_data_in_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_data_out_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_data_out_clock = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_data_width = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_first_address = 0;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_first_bit_number = 9;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_last_address = 8191;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_logical_ram_depth = 32768;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_logical_ram_width = 16;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_read_enable_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_write_enable_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .ram_block_type = "M9K";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000020;
// synopsys translate_on

// Location: LCCOMB_X58_Y46_N6
cycloneive_lcell_comb \pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[9]~26 (
// Equation(s):
// \pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[9]~26_combout  = (\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0] & (((\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1])))) # 
// (!\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0] & ((\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1] & (\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a41~PORTBDATAOUT0 )) # 
// (!\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1] & ((\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a9~PORTBDATAOUT0 )))))

	.dataa(\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datab(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a41~PORTBDATAOUT0 ),
	.datac(\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datad(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a9~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[9]~26_combout ),
	.cout());
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[9]~26 .lut_mask = 16'hE5E0;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[9]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y52_N0
cycloneive_ram_block \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\pram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode874w [2]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_in~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\pram|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode906w[2]~2_combout ),
	.ena1(\pram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode874w[2]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\pcounter|true_PC [13],\pcounter|true_PC [12],\pcounter|true_PC [11],\pcounter|true_PC [10],\pcounter|true_PC [9],\pcounter|true_PC [8],\pcounter|true_PC [7],\pcounter|true_PC [6],\pcounter|true_PC [5],\pcounter|true_PC [4],\pcounter|true_PC [3],\pcounter|true_PC [2],\pcounter|true_PC [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [9]}),
	.portbaddr({\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a57_PORTADATAOUT_bus ),
	.portbdataout(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a57_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .clk0_core_clock_enable = "ena0";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .clk1_core_clock_enable = "ena1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .data_interleave_offset_in_bits = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .data_interleave_width_in_bits = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .init_file = "program_memory.mif";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .init_file_layout = "port_a";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .logical_ram_name = "p_ram:pram|altsyncram:altsyncram_component|altsyncram_q6k1:auto_generated|altsyncram_hlb2:altsyncram1|ALTSYNCRAM";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .mixed_port_feed_through_mode = "dont_care";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .operation_mode = "bidir_dual_port";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_a_address_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_a_address_width = 13;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_a_byte_enable_clock = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_a_data_out_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_a_data_out_clock = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_a_data_width = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_a_first_address = 0;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_a_first_bit_number = 9;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_a_last_address = 8191;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_a_logical_ram_depth = 32768;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_a_logical_ram_width = 16;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_b_address_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_b_address_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_b_address_width = 13;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_b_data_in_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_b_data_out_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_b_data_out_clock = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_b_data_width = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_b_first_address = 0;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_b_first_bit_number = 9;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_b_last_address = 8191;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_b_logical_ram_depth = 32768;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_b_logical_ram_width = 16;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_b_read_enable_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_b_write_enable_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .ram_block_type = "M9K";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X64_Y47_N0
cycloneive_ram_block \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\pram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode858w [2]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_in~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\pram|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode906w[2]~0_combout ),
	.ena1(\pram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode858w[2]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\pcounter|true_PC [13],\pcounter|true_PC [12],\pcounter|true_PC [11],\pcounter|true_PC [10],\pcounter|true_PC [9],\pcounter|true_PC [8],\pcounter|true_PC [7],\pcounter|true_PC [6],\pcounter|true_PC [5],\pcounter|true_PC [4],\pcounter|true_PC [3],\pcounter|true_PC [2],\pcounter|true_PC [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [9]}),
	.portbaddr({\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a25_PORTADATAOUT_bus ),
	.portbdataout(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a25_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .clk0_core_clock_enable = "ena0";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .clk1_core_clock_enable = "ena1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .data_interleave_offset_in_bits = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .data_interleave_width_in_bits = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .init_file = "program_memory.mif";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .init_file_layout = "port_a";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .logical_ram_name = "p_ram:pram|altsyncram:altsyncram_component|altsyncram_q6k1:auto_generated|altsyncram_hlb2:altsyncram1|ALTSYNCRAM";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .mixed_port_feed_through_mode = "dont_care";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .operation_mode = "bidir_dual_port";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_a_address_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_a_address_width = 13;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_a_byte_enable_clock = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_a_data_out_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_a_data_out_clock = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_a_data_width = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_a_first_address = 0;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_a_first_bit_number = 9;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_a_last_address = 8191;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_a_logical_ram_depth = 32768;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_a_logical_ram_width = 16;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_b_address_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_b_address_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_b_address_width = 13;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_b_data_in_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_b_data_out_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_b_data_out_clock = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_b_data_width = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_b_first_address = 0;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_b_first_bit_number = 9;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_b_last_address = 8191;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_b_logical_ram_depth = 32768;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_b_logical_ram_width = 16;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_b_read_enable_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_b_write_enable_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .ram_block_type = "M9K";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X58_Y46_N24
cycloneive_lcell_comb \pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[9]~27 (
// Equation(s):
// \pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[9]~27_combout  = (\pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[9]~26_combout  & 
// ((\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a57~PORTBDATAOUT0 ) # ((!\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0])))) # (!\pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[9]~26_combout 
//  & (((\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a25~PORTBDATAOUT0  & \pram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]))))

	.dataa(\pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[9]~26_combout ),
	.datab(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a57~PORTBDATAOUT0 ),
	.datac(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a25~PORTBDATAOUT0 ),
	.datad(\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.cin(gnd),
	.combout(\pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[9]~27_combout ),
	.cout());
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[9]~27 .lut_mask = 16'hD8AA;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[9]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y46_N2
cycloneive_lcell_comb \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~14 (
	.dataa(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [10]),
	.datab(\pram|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datac(gnd),
	.datad(\pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[9]~27_combout ),
	.cin(gnd),
	.combout(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~14_combout ),
	.cout());
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~14 .lut_mask = 16'hEE22;
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y46_N3
dffeas \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[9] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [9]),
	.prn(vcc));
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[9] .is_wysiwyg = "true";
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y39_N4
cycloneive_lcell_comb \pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[9]~26 (
// Equation(s):
// \pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[9]~26_combout  = (\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & (((\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1])))) # 
// (!\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ((\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ((\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a41~portadataout ))) # 
// (!\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & (\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a9~portadataout ))))

	.dataa(\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]),
	.datab(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a9~portadataout ),
	.datac(\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]),
	.datad(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a41~portadataout ),
	.cin(gnd),
	.combout(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[9]~26_combout ),
	.cout());
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[9]~26 .lut_mask = 16'hF4A4;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[9]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y39_N6
cycloneive_lcell_comb \pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[9]~27 (
// Equation(s):
// \pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[9]~27_combout  = (\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ((\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[9]~26_combout  & 
// ((\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a57~portadataout ))) # (!\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[9]~26_combout  & 
// (\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a25~portadataout )))) # (!\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & (\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[9]~26_combout ))

	.dataa(\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]),
	.datab(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[9]~26_combout ),
	.datac(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a25~portadataout ),
	.datad(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a57~portadataout ),
	.cin(gnd),
	.combout(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[9]~27_combout ),
	.cout());
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[9]~27 .lut_mask = 16'hEC64;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[9]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y36_N21
dffeas \controller|PC_next[10] (
	.clk(!\clk~clkctrl_outclk ),
	.d(\controller|PC_next[10]~33_combout ),
	.asdata(\controller|Add2~18_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\controller|Equal0~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|PC_next [10]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|PC_next[10] .is_wysiwyg = "true";
defparam \controller|PC_next[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y35_N19
dffeas \controller|LBPC1[10] (
	.clk(!\clk~clkctrl_outclk ),
	.d(\controller|Add2~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|LBPC1 [10]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|LBPC1[10] .is_wysiwyg = "true";
defparam \controller|LBPC1[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y35_N10
cycloneive_lcell_comb \controller|LBPC2[10]~feeder (
// Equation(s):
// \controller|LBPC2[10]~feeder_combout  = \controller|LBPC1 [10]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\controller|LBPC1 [10]),
	.cin(gnd),
	.combout(\controller|LBPC2[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \controller|LBPC2[10]~feeder .lut_mask = 16'hFF00;
defparam \controller|LBPC2[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y35_N11
dffeas \controller|LBPC2[10] (
	.clk(!\clk~clkctrl_outclk ),
	.d(\controller|LBPC2[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|LBPC2 [10]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|LBPC2[10] .is_wysiwyg = "true";
defparam \controller|LBPC2[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y35_N30
cycloneive_lcell_comb \pcounter|true_PC~11 (
// Equation(s):
// \pcounter|true_PC~11_combout  = (\branch_inst|branch_fail_o~3_combout  & ((\controller|LBPC2 [10]))) # (!\branch_inst|branch_fail_o~3_combout  & (\controller|PC_next [10]))

	.dataa(\branch_inst|branch_fail_o~3_combout ),
	.datab(gnd),
	.datac(\controller|PC_next [10]),
	.datad(\controller|LBPC2 [10]),
	.cin(gnd),
	.combout(\pcounter|true_PC~11_combout ),
	.cout());
// synopsys translate_off
defparam \pcounter|true_PC~11 .lut_mask = 16'hFA50;
defparam \pcounter|true_PC~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y35_N31
dffeas \pcounter|true_PC[10] (
	.clk(\clk~clkctrl_outclk ),
	.d(\pcounter|true_PC~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pipeline|WideOr0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pcounter|true_PC [10]),
	.prn(vcc));
// synopsys translate_off
defparam \pcounter|true_PC[10] .is_wysiwyg = "true";
defparam \pcounter|true_PC[10] .power_up = "low";
// synopsys translate_on

// Location: M9K_X51_Y46_N0
cycloneive_ram_block \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\pram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode866w [2]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_in~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\pram|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode906w[2]~1_combout ),
	.ena1(\pram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode866w[2]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\pcounter|true_PC [13],\pcounter|true_PC [12],\pcounter|true_PC [11],\pcounter|true_PC [10],\pcounter|true_PC [9],\pcounter|true_PC [8],\pcounter|true_PC [7],\pcounter|true_PC [6],\pcounter|true_PC [5],\pcounter|true_PC [4],\pcounter|true_PC [3],\pcounter|true_PC [2],\pcounter|true_PC [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [8]}),
	.portbaddr({\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a40_PORTADATAOUT_bus ),
	.portbdataout(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a40_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .clk0_core_clock_enable = "ena0";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .clk1_core_clock_enable = "ena1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .data_interleave_offset_in_bits = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .data_interleave_width_in_bits = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .init_file = "program_memory.mif";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .init_file_layout = "port_a";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .logical_ram_name = "p_ram:pram|altsyncram:altsyncram_component|altsyncram_q6k1:auto_generated|altsyncram_hlb2:altsyncram1|ALTSYNCRAM";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .mixed_port_feed_through_mode = "dont_care";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .operation_mode = "bidir_dual_port";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_a_address_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_a_address_width = 13;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_a_byte_enable_clock = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_a_data_out_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_a_data_out_clock = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_a_data_width = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_a_first_address = 0;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_a_first_bit_number = 8;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_a_last_address = 8191;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_a_logical_ram_depth = 32768;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_a_logical_ram_width = 16;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_b_address_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_b_address_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_b_address_width = 13;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_b_data_in_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_b_data_out_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_b_data_out_clock = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_b_data_width = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_b_first_address = 0;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_b_first_bit_number = 8;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_b_last_address = 8191;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_b_logical_ram_depth = 32768;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_b_logical_ram_width = 16;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_b_read_enable_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_b_write_enable_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .ram_block_type = "M9K";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X51_Y55_N0
cycloneive_ram_block \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\pram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode874w [2]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_in~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\pram|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode906w[2]~2_combout ),
	.ena1(\pram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode874w[2]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\pcounter|true_PC [13],\pcounter|true_PC [12],\pcounter|true_PC [11],\pcounter|true_PC [10],\pcounter|true_PC [9],\pcounter|true_PC [8],\pcounter|true_PC [7],\pcounter|true_PC [6],\pcounter|true_PC [5],\pcounter|true_PC [4],\pcounter|true_PC [3],\pcounter|true_PC [2],\pcounter|true_PC [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [8]}),
	.portbaddr({\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a56_PORTADATAOUT_bus ),
	.portbdataout(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a56_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .clk0_core_clock_enable = "ena0";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .clk1_core_clock_enable = "ena1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .data_interleave_offset_in_bits = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .data_interleave_width_in_bits = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .init_file = "program_memory.mif";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .init_file_layout = "port_a";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .logical_ram_name = "p_ram:pram|altsyncram:altsyncram_component|altsyncram_q6k1:auto_generated|altsyncram_hlb2:altsyncram1|ALTSYNCRAM";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .mixed_port_feed_through_mode = "dont_care";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .operation_mode = "bidir_dual_port";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_a_address_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_a_address_width = 13;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_a_byte_enable_clock = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_a_data_out_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_a_data_out_clock = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_a_data_width = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_a_first_address = 0;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_a_first_bit_number = 8;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_a_last_address = 8191;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_a_logical_ram_depth = 32768;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_a_logical_ram_width = 16;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_b_address_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_b_address_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_b_address_width = 13;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_b_data_in_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_b_data_out_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_b_data_out_clock = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_b_data_width = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_b_first_address = 0;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_b_first_bit_number = 8;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_b_last_address = 8191;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_b_logical_ram_depth = 32768;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_b_logical_ram_width = 16;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_b_read_enable_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_b_write_enable_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .ram_block_type = "M9K";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X51_Y53_N0
cycloneive_ram_block \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\pram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode845w [2]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_in~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\pram|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode883w [2]),
	.ena1(\pram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode845w[2]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\pcounter|true_PC [13],\pcounter|true_PC [12],\pcounter|true_PC [11],\pcounter|true_PC [10],\pcounter|true_PC [9],\pcounter|true_PC [8],\pcounter|true_PC [7],\pcounter|true_PC [6],\pcounter|true_PC [5],\pcounter|true_PC [4],\pcounter|true_PC [3],\pcounter|true_PC [2],\pcounter|true_PC [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [8]}),
	.portbaddr({\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTADATAOUT_bus ),
	.portbdataout(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .clk0_core_clock_enable = "ena0";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .clk1_core_clock_enable = "ena1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .data_interleave_offset_in_bits = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .data_interleave_width_in_bits = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .init_file = "program_memory.mif";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .init_file_layout = "port_a";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .logical_ram_name = "p_ram:pram|altsyncram:altsyncram_component|altsyncram_q6k1:auto_generated|altsyncram_hlb2:altsyncram1|ALTSYNCRAM";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .mixed_port_feed_through_mode = "dont_care";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .operation_mode = "bidir_dual_port";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_address_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_address_width = 13;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_byte_enable_clock = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_data_out_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_data_out_clock = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_data_width = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_first_address = 0;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_first_bit_number = 8;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_last_address = 8191;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_logical_ram_depth = 32768;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_logical_ram_width = 16;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_address_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_address_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_address_width = 13;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_data_in_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_data_out_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_data_out_clock = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_data_width = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_first_address = 0;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_first_bit_number = 8;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_last_address = 8191;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_logical_ram_depth = 32768;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_logical_ram_width = 16;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_read_enable_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_write_enable_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .ram_block_type = "M9K";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000024;
// synopsys translate_on

// Location: M9K_X51_Y49_N0
cycloneive_ram_block \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\pram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode858w [2]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_in~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\pram|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode906w[2]~0_combout ),
	.ena1(\pram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode858w[2]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\pcounter|true_PC [13],\pcounter|true_PC [12],\pcounter|true_PC [11],\pcounter|true_PC [10],\pcounter|true_PC [9],\pcounter|true_PC [8],\pcounter|true_PC [7],\pcounter|true_PC [6],\pcounter|true_PC [5],\pcounter|true_PC [4],\pcounter|true_PC [3],\pcounter|true_PC [2],\pcounter|true_PC [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [8]}),
	.portbaddr({\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a24_PORTADATAOUT_bus ),
	.portbdataout(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a24_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .clk0_core_clock_enable = "ena0";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .clk1_core_clock_enable = "ena1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .data_interleave_offset_in_bits = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .data_interleave_width_in_bits = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .init_file = "program_memory.mif";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .init_file_layout = "port_a";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .logical_ram_name = "p_ram:pram|altsyncram:altsyncram_component|altsyncram_q6k1:auto_generated|altsyncram_hlb2:altsyncram1|ALTSYNCRAM";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .mixed_port_feed_through_mode = "dont_care";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .operation_mode = "bidir_dual_port";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_a_address_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_a_address_width = 13;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_a_byte_enable_clock = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_a_data_out_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_a_data_out_clock = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_a_data_width = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_a_first_address = 0;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_a_first_bit_number = 8;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_a_last_address = 8191;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_a_logical_ram_depth = 32768;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_a_logical_ram_width = 16;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_b_address_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_b_address_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_b_address_width = 13;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_b_data_in_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_b_data_out_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_b_data_out_clock = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_b_data_width = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_b_first_address = 0;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_b_first_bit_number = 8;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_b_last_address = 8191;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_b_logical_ram_depth = 32768;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_b_logical_ram_width = 16;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_b_read_enable_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_b_write_enable_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .ram_block_type = "M9K";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X58_Y46_N10
cycloneive_lcell_comb \pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[8]~16 (
// Equation(s):
// \pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[8]~16_combout  = (\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1] & (((\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0])))) # 
// (!\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1] & ((\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0] & ((\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a24~PORTBDATAOUT0 ))) # 
// (!\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0] & (\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a8~PORTBDATAOUT0 ))))

	.dataa(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a8~PORTBDATAOUT0 ),
	.datab(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a24~PORTBDATAOUT0 ),
	.datac(\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datad(\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.cin(gnd),
	.combout(\pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[8]~16_combout ),
	.cout());
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[8]~16 .lut_mask = 16'hFC0A;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[8]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y46_N20
cycloneive_lcell_comb \pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[8]~17 (
// Equation(s):
// \pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[8]~17_combout  = (\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1] & ((\pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[8]~16_combout  & 
// ((\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a56~PORTBDATAOUT0 ))) # (!\pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[8]~16_combout  & 
// (\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a40~PORTBDATAOUT0 )))) # (!\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1] & (((\pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[8]~16_combout 
// ))))

	.dataa(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a40~PORTBDATAOUT0 ),
	.datab(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a56~PORTBDATAOUT0 ),
	.datac(\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datad(\pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[8]~16_combout ),
	.cin(gnd),
	.combout(\pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[8]~17_combout ),
	.cout());
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[8]~17 .lut_mask = 16'hCFA0;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[8]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y46_N0
cycloneive_lcell_comb \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~9 (
	.dataa(gnd),
	.datab(\pram|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datac(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [9]),
	.datad(\pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[8]~17_combout ),
	.cin(gnd),
	.combout(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~9_combout ),
	.cout());
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~9 .lut_mask = 16'hFC30;
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y46_N1
dffeas \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[8] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [8]),
	.prn(vcc));
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[8] .is_wysiwyg = "true";
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y42_N0
cycloneive_lcell_comb \pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[8]~16 (
// Equation(s):
// \pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[8]~16_combout  = (\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & (((\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0])))) # 
// (!\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ((\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ((\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a24~portadataout ))) # 
// (!\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & (\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a8~portadataout ))))

	.dataa(\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]),
	.datab(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a8~portadataout ),
	.datac(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a24~portadataout ),
	.datad(\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]),
	.cin(gnd),
	.combout(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[8]~16_combout ),
	.cout());
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[8]~16 .lut_mask = 16'hFA44;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[8]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y42_N10
cycloneive_lcell_comb \pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[8]~17 (
// Equation(s):
// \pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[8]~17_combout  = (\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ((\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[8]~16_combout  & 
// (\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a56~portadataout )) # (!\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[8]~16_combout  & 
// ((\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a40~portadataout ))))) # (!\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & (((\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[8]~16_combout 
// ))))

	.dataa(\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]),
	.datab(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a56~portadataout ),
	.datac(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a40~portadataout ),
	.datad(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[8]~16_combout ),
	.cin(gnd),
	.combout(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[8]~17_combout ),
	.cout());
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[8]~17 .lut_mask = 16'hDDA0;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[8]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y36_N19
dffeas \controller|PC_next[9] (
	.clk(!\clk~clkctrl_outclk ),
	.d(\controller|PC_next[9]~31_combout ),
	.asdata(\controller|Add2~16_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\controller|Equal0~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|PC_next [9]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|PC_next[9] .is_wysiwyg = "true";
defparam \controller|PC_next[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y34_N11
dffeas \controller|LBPC1[9] (
	.clk(!\clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\controller|Add2~16_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|LBPC1 [9]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|LBPC1[9] .is_wysiwyg = "true";
defparam \controller|LBPC1[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y34_N0
cycloneive_lcell_comb \controller|LBPC2[9]~feeder (
// Equation(s):
// \controller|LBPC2[9]~feeder_combout  = \controller|LBPC1 [9]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\controller|LBPC1 [9]),
	.cin(gnd),
	.combout(\controller|LBPC2[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \controller|LBPC2[9]~feeder .lut_mask = 16'hFF00;
defparam \controller|LBPC2[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y34_N1
dffeas \controller|LBPC2[9] (
	.clk(!\clk~clkctrl_outclk ),
	.d(\controller|LBPC2[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|LBPC2 [9]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|LBPC2[9] .is_wysiwyg = "true";
defparam \controller|LBPC2[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y35_N20
cycloneive_lcell_comb \pcounter|true_PC~10 (
// Equation(s):
// \pcounter|true_PC~10_combout  = (\branch_inst|branch_fail_o~3_combout  & ((\controller|LBPC2 [9]))) # (!\branch_inst|branch_fail_o~3_combout  & (\controller|PC_next [9]))

	.dataa(\branch_inst|branch_fail_o~3_combout ),
	.datab(gnd),
	.datac(\controller|PC_next [9]),
	.datad(\controller|LBPC2 [9]),
	.cin(gnd),
	.combout(\pcounter|true_PC~10_combout ),
	.cout());
// synopsys translate_off
defparam \pcounter|true_PC~10 .lut_mask = 16'hFA50;
defparam \pcounter|true_PC~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y35_N21
dffeas \pcounter|true_PC[9] (
	.clk(\clk~clkctrl_outclk ),
	.d(\pcounter|true_PC~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pipeline|WideOr0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pcounter|true_PC [9]),
	.prn(vcc));
// synopsys translate_off
defparam \pcounter|true_PC[9] .is_wysiwyg = "true";
defparam \pcounter|true_PC[9] .power_up = "low";
// synopsys translate_on

// Location: M9K_X37_Y50_N0
cycloneive_ram_block \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\pram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode845w [2]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_in~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\pram|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode883w [2]),
	.ena1(\pram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode845w[2]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\pcounter|true_PC [13],\pcounter|true_PC [12],\pcounter|true_PC [11],\pcounter|true_PC [10],\pcounter|true_PC [9],\pcounter|true_PC [8],\pcounter|true_PC [7],\pcounter|true_PC [6],\pcounter|true_PC [5],\pcounter|true_PC [4],\pcounter|true_PC [3],\pcounter|true_PC [2],\pcounter|true_PC [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [7]}),
	.portbaddr({\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a7_PORTADATAOUT_bus ),
	.portbdataout(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a7_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .clk0_core_clock_enable = "ena0";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .clk1_core_clock_enable = "ena1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .data_interleave_offset_in_bits = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .data_interleave_width_in_bits = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .init_file = "program_memory.mif";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .init_file_layout = "port_a";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .logical_ram_name = "p_ram:pram|altsyncram:altsyncram_component|altsyncram_q6k1:auto_generated|altsyncram_hlb2:altsyncram1|ALTSYNCRAM";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .mixed_port_feed_through_mode = "dont_care";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .operation_mode = "bidir_dual_port";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_a_address_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_a_address_width = 13;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_a_byte_enable_clock = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_a_data_out_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_a_data_out_clock = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_a_data_width = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_a_first_address = 0;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_a_first_bit_number = 7;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_a_last_address = 8191;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_a_logical_ram_depth = 32768;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_a_logical_ram_width = 16;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_address_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_address_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_address_width = 13;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_data_in_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_data_out_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_data_out_clock = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_data_width = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_first_address = 0;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_first_bit_number = 7;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_last_address = 8191;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_logical_ram_depth = 32768;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_logical_ram_width = 16;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_read_enable_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_write_enable_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .ram_block_type = "M9K";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000037;
// synopsys translate_on

// Location: M9K_X64_Y46_N0
cycloneive_ram_block \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\pram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode866w [2]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_in~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\pram|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode906w[2]~1_combout ),
	.ena1(\pram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode866w[2]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\pcounter|true_PC [13],\pcounter|true_PC [12],\pcounter|true_PC [11],\pcounter|true_PC [10],\pcounter|true_PC [9],\pcounter|true_PC [8],\pcounter|true_PC [7],\pcounter|true_PC [6],\pcounter|true_PC [5],\pcounter|true_PC [4],\pcounter|true_PC [3],\pcounter|true_PC [2],\pcounter|true_PC [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [7]}),
	.portbaddr({\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a39_PORTADATAOUT_bus ),
	.portbdataout(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a39_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .clk0_core_clock_enable = "ena0";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .clk1_core_clock_enable = "ena1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .data_interleave_offset_in_bits = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .data_interleave_width_in_bits = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .init_file = "program_memory.mif";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .init_file_layout = "port_a";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .logical_ram_name = "p_ram:pram|altsyncram:altsyncram_component|altsyncram_q6k1:auto_generated|altsyncram_hlb2:altsyncram1|ALTSYNCRAM";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .mixed_port_feed_through_mode = "dont_care";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .operation_mode = "bidir_dual_port";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_a_address_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_a_address_width = 13;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_a_byte_enable_clock = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_a_data_out_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_a_data_out_clock = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_a_data_width = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_a_first_address = 0;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_a_first_bit_number = 7;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_a_last_address = 8191;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_a_logical_ram_depth = 32768;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_a_logical_ram_width = 16;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_b_address_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_b_address_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_b_address_width = 13;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_b_data_in_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_b_data_out_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_b_data_out_clock = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_b_data_width = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_b_first_address = 0;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_b_first_bit_number = 7;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_b_last_address = 8191;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_b_logical_ram_depth = 32768;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_b_logical_ram_width = 16;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_b_read_enable_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_b_write_enable_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .ram_block_type = "M9K";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X58_Y46_N18
cycloneive_lcell_comb \pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[7]~28 (
// Equation(s):
// \pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[7]~28_combout  = (\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0] & (\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1])) # 
// (!\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0] & ((\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1] & ((\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a39~PORTBDATAOUT0 ))) # 
// (!\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1] & (\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a7~PORTBDATAOUT0 ))))

	.dataa(\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datab(\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datac(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a7~PORTBDATAOUT0 ),
	.datad(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a39~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[7]~28_combout ),
	.cout());
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[7]~28 .lut_mask = 16'hDC98;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[7]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y50_N0
cycloneive_ram_block \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\pram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode858w [2]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_in~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\pram|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode906w[2]~0_combout ),
	.ena1(\pram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode858w[2]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\pcounter|true_PC [13],\pcounter|true_PC [12],\pcounter|true_PC [11],\pcounter|true_PC [10],\pcounter|true_PC [9],\pcounter|true_PC [8],\pcounter|true_PC [7],\pcounter|true_PC [6],\pcounter|true_PC [5],\pcounter|true_PC [4],\pcounter|true_PC [3],\pcounter|true_PC [2],\pcounter|true_PC [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [7]}),
	.portbaddr({\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a23_PORTADATAOUT_bus ),
	.portbdataout(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a23_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .clk0_core_clock_enable = "ena0";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .clk1_core_clock_enable = "ena1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .data_interleave_offset_in_bits = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .data_interleave_width_in_bits = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .init_file = "program_memory.mif";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .init_file_layout = "port_a";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .logical_ram_name = "p_ram:pram|altsyncram:altsyncram_component|altsyncram_q6k1:auto_generated|altsyncram_hlb2:altsyncram1|ALTSYNCRAM";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .mixed_port_feed_through_mode = "dont_care";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .operation_mode = "bidir_dual_port";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_a_address_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_a_address_width = 13;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_a_byte_enable_clock = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_a_data_out_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_a_data_out_clock = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_a_data_width = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_a_first_address = 0;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_a_first_bit_number = 7;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_a_last_address = 8191;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_a_logical_ram_depth = 32768;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_a_logical_ram_width = 16;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_b_address_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_b_address_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_b_address_width = 13;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_b_data_in_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_b_data_out_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_b_data_out_clock = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_b_data_width = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_b_first_address = 0;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_b_first_bit_number = 7;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_b_last_address = 8191;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_b_logical_ram_depth = 32768;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_b_logical_ram_width = 16;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_b_read_enable_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_b_write_enable_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .ram_block_type = "M9K";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X64_Y53_N0
cycloneive_ram_block \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\pram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode874w [2]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_in~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\pram|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode906w[2]~2_combout ),
	.ena1(\pram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode874w[2]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\pcounter|true_PC [13],\pcounter|true_PC [12],\pcounter|true_PC [11],\pcounter|true_PC [10],\pcounter|true_PC [9],\pcounter|true_PC [8],\pcounter|true_PC [7],\pcounter|true_PC [6],\pcounter|true_PC [5],\pcounter|true_PC [4],\pcounter|true_PC [3],\pcounter|true_PC [2],\pcounter|true_PC [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [7]}),
	.portbaddr({\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a55_PORTADATAOUT_bus ),
	.portbdataout(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a55_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .clk0_core_clock_enable = "ena0";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .clk1_core_clock_enable = "ena1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .data_interleave_offset_in_bits = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .data_interleave_width_in_bits = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .init_file = "program_memory.mif";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .init_file_layout = "port_a";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .logical_ram_name = "p_ram:pram|altsyncram:altsyncram_component|altsyncram_q6k1:auto_generated|altsyncram_hlb2:altsyncram1|ALTSYNCRAM";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .mixed_port_feed_through_mode = "dont_care";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .operation_mode = "bidir_dual_port";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_a_address_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_a_address_width = 13;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_a_byte_enable_clock = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_a_data_out_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_a_data_out_clock = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_a_data_width = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_a_first_address = 0;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_a_first_bit_number = 7;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_a_last_address = 8191;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_a_logical_ram_depth = 32768;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_a_logical_ram_width = 16;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_b_address_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_b_address_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_b_address_width = 13;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_b_data_in_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_b_data_out_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_b_data_out_clock = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_b_data_width = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_b_first_address = 0;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_b_first_bit_number = 7;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_b_last_address = 8191;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_b_logical_ram_depth = 32768;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_b_logical_ram_width = 16;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_b_read_enable_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_b_write_enable_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .ram_block_type = "M9K";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X58_Y46_N12
cycloneive_lcell_comb \pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[7]~29 (
// Equation(s):
// \pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[7]~29_combout  = (\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0] & ((\pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[7]~28_combout  & 
// ((\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a55~PORTBDATAOUT0 ))) # (!\pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[7]~28_combout  & 
// (\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a23~PORTBDATAOUT0 )))) # (!\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0] & (\pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[7]~28_combout ))

	.dataa(\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datab(\pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[7]~28_combout ),
	.datac(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a23~PORTBDATAOUT0 ),
	.datad(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a55~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[7]~29_combout ),
	.cout());
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[7]~29 .lut_mask = 16'hEC64;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[7]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y46_N28
cycloneive_lcell_comb \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~15 (
	.dataa(\pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[7]~29_combout ),
	.datab(\pram|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datac(gnd),
	.datad(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [8]),
	.cin(gnd),
	.combout(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~15_combout ),
	.cout());
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~15 .lut_mask = 16'hBB88;
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y46_N29
dffeas \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7] .is_wysiwyg = "true";
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y39_N16
cycloneive_lcell_comb \pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[7]~28 (
// Equation(s):
// \pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[7]~28_combout  = (\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & (((\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1])))) # 
// (!\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ((\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & (\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a39~portadataout )) # 
// (!\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ((\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a7~portadataout )))))

	.dataa(\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]),
	.datab(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a39~portadataout ),
	.datac(\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]),
	.datad(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a7~portadataout ),
	.cin(gnd),
	.combout(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[7]~28_combout ),
	.cout());
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[7]~28 .lut_mask = 16'hE5E0;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[7]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y39_N2
cycloneive_lcell_comb \pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[7]~29 (
// Equation(s):
// \pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[7]~29_combout  = (\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ((\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[7]~28_combout  & 
// ((\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a55~portadataout ))) # (!\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[7]~28_combout  & 
// (\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a23~portadataout )))) # (!\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & (((\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[7]~28_combout 
// ))))

	.dataa(\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]),
	.datab(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a23~portadataout ),
	.datac(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a55~portadataout ),
	.datad(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[7]~28_combout ),
	.cin(gnd),
	.combout(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[7]~29_combout ),
	.cout());
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[7]~29 .lut_mask = 16'hF588;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[7]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y36_N17
dffeas \controller|PC_next[8] (
	.clk(!\clk~clkctrl_outclk ),
	.d(\controller|PC_next[8]~29_combout ),
	.asdata(\controller|Add2~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\controller|Equal0~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|PC_next [8]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|PC_next[8] .is_wysiwyg = "true";
defparam \controller|PC_next[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y35_N24
cycloneive_lcell_comb \pcounter|true_PC~9 (
// Equation(s):
// \pcounter|true_PC~9_combout  = (\branch_inst|branch_fail_o~3_combout  & (\controller|LBPC2 [8])) # (!\branch_inst|branch_fail_o~3_combout  & ((\controller|PC_next [8])))

	.dataa(\controller|LBPC2 [8]),
	.datab(\branch_inst|branch_fail_o~3_combout ),
	.datac(gnd),
	.datad(\controller|PC_next [8]),
	.cin(gnd),
	.combout(\pcounter|true_PC~9_combout ),
	.cout());
// synopsys translate_off
defparam \pcounter|true_PC~9 .lut_mask = 16'hBB88;
defparam \pcounter|true_PC~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y35_N31
dffeas \pcounter|true_PC[8] (
	.clk(\clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\pcounter|true_PC~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\pipeline|WideOr0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pcounter|true_PC [8]),
	.prn(vcc));
// synopsys translate_off
defparam \pcounter|true_PC[8] .is_wysiwyg = "true";
defparam \pcounter|true_PC[8] .power_up = "low";
// synopsys translate_on

// Location: M9K_X64_Y37_N0
cycloneive_ram_block \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\pram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode874w [2]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_in~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\pram|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode906w[2]~2_combout ),
	.ena1(\pram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode874w[2]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\pcounter|true_PC [13],\pcounter|true_PC [12],\pcounter|true_PC [11],\pcounter|true_PC [10],\pcounter|true_PC [9],\pcounter|true_PC [8],\pcounter|true_PC [7],\pcounter|true_PC [6],\pcounter|true_PC [5],\pcounter|true_PC [4],\pcounter|true_PC [3],\pcounter|true_PC [2],\pcounter|true_PC [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [6]}),
	.portbaddr({\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a54_PORTADATAOUT_bus ),
	.portbdataout(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a54_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .clk0_core_clock_enable = "ena0";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .clk1_core_clock_enable = "ena1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .data_interleave_offset_in_bits = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .data_interleave_width_in_bits = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .init_file = "program_memory.mif";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .init_file_layout = "port_a";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .logical_ram_name = "p_ram:pram|altsyncram:altsyncram_component|altsyncram_q6k1:auto_generated|altsyncram_hlb2:altsyncram1|ALTSYNCRAM";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .mixed_port_feed_through_mode = "dont_care";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .operation_mode = "bidir_dual_port";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_a_address_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_a_address_width = 13;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_a_byte_enable_clock = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_a_data_out_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_a_data_out_clock = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_a_data_width = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_a_first_address = 0;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_a_first_bit_number = 6;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_a_last_address = 8191;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_a_logical_ram_depth = 32768;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_a_logical_ram_width = 16;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_b_address_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_b_address_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_b_address_width = 13;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_b_data_in_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_b_data_out_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_b_data_out_clock = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_b_data_width = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_b_first_address = 0;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_b_first_bit_number = 6;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_b_last_address = 8191;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_b_logical_ram_depth = 32768;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_b_logical_ram_width = 16;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_b_read_enable_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_b_write_enable_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .ram_block_type = "M9K";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X78_Y43_N0
cycloneive_ram_block \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\pram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode845w [2]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_in~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\pram|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode883w [2]),
	.ena1(\pram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode845w[2]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\pcounter|true_PC [13],\pcounter|true_PC [12],\pcounter|true_PC [11],\pcounter|true_PC [10],\pcounter|true_PC [9],\pcounter|true_PC [8],\pcounter|true_PC [7],\pcounter|true_PC [6],\pcounter|true_PC [5],\pcounter|true_PC [4],\pcounter|true_PC [3],\pcounter|true_PC [2],\pcounter|true_PC [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [6]}),
	.portbaddr({\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a6_PORTADATAOUT_bus ),
	.portbdataout(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a6_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .clk0_core_clock_enable = "ena0";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .clk1_core_clock_enable = "ena1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .data_interleave_offset_in_bits = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .data_interleave_width_in_bits = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .init_file = "program_memory.mif";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .init_file_layout = "port_a";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .logical_ram_name = "p_ram:pram|altsyncram:altsyncram_component|altsyncram_q6k1:auto_generated|altsyncram_hlb2:altsyncram1|ALTSYNCRAM";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .mixed_port_feed_through_mode = "dont_care";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .operation_mode = "bidir_dual_port";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_address_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_address_width = 13;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_byte_enable_clock = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_data_out_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_data_out_clock = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_data_width = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_first_address = 0;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_first_bit_number = 6;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_last_address = 8191;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_logical_ram_depth = 32768;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_logical_ram_width = 16;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_address_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_address_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_address_width = 13;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_data_in_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_data_out_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_data_out_clock = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_data_width = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_first_address = 0;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_first_bit_number = 6;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_last_address = 8191;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_logical_ram_depth = 32768;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_logical_ram_width = 16;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_read_enable_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_write_enable_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .ram_block_type = "M9K";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000020;
// synopsys translate_on

// Location: M9K_X64_Y45_N0
cycloneive_ram_block \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\pram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode858w [2]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_in~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\pram|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode906w[2]~0_combout ),
	.ena1(\pram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode858w[2]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\pcounter|true_PC [13],\pcounter|true_PC [12],\pcounter|true_PC [11],\pcounter|true_PC [10],\pcounter|true_PC [9],\pcounter|true_PC [8],\pcounter|true_PC [7],\pcounter|true_PC [6],\pcounter|true_PC [5],\pcounter|true_PC [4],\pcounter|true_PC [3],\pcounter|true_PC [2],\pcounter|true_PC [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [6]}),
	.portbaddr({\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a22_PORTADATAOUT_bus ),
	.portbdataout(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a22_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .clk0_core_clock_enable = "ena0";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .clk1_core_clock_enable = "ena1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .data_interleave_offset_in_bits = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .data_interleave_width_in_bits = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .init_file = "program_memory.mif";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .init_file_layout = "port_a";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .logical_ram_name = "p_ram:pram|altsyncram:altsyncram_component|altsyncram_q6k1:auto_generated|altsyncram_hlb2:altsyncram1|ALTSYNCRAM";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .mixed_port_feed_through_mode = "dont_care";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .operation_mode = "bidir_dual_port";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_a_address_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_a_address_width = 13;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_a_byte_enable_clock = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_a_data_out_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_a_data_out_clock = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_a_data_width = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_a_first_address = 0;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_a_first_bit_number = 6;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_a_last_address = 8191;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_a_logical_ram_depth = 32768;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_a_logical_ram_width = 16;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_b_address_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_b_address_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_b_address_width = 13;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_b_data_in_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_b_data_out_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_b_data_out_clock = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_b_data_width = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_b_first_address = 0;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_b_first_bit_number = 6;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_b_last_address = 8191;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_b_logical_ram_depth = 32768;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_b_logical_ram_width = 16;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_b_read_enable_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_b_write_enable_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .ram_block_type = "M9K";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X58_Y46_N22
cycloneive_lcell_comb \pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[6]~30 (
// Equation(s):
// \pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[6]~30_combout  = (\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0] & ((\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]) # 
// ((\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a22~PORTBDATAOUT0 )))) # (!\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0] & (!\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1] & 
// (\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a6~PORTBDATAOUT0 )))

	.dataa(\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datab(\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datac(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a6~PORTBDATAOUT0 ),
	.datad(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a22~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[6]~30_combout ),
	.cout());
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[6]~30 .lut_mask = 16'hBA98;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[6]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y43_N0
cycloneive_ram_block \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\pram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode866w [2]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_in~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\pram|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode906w[2]~1_combout ),
	.ena1(\pram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode866w[2]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\pcounter|true_PC [13],\pcounter|true_PC [12],\pcounter|true_PC [11],\pcounter|true_PC [10],\pcounter|true_PC [9],\pcounter|true_PC [8],\pcounter|true_PC [7],\pcounter|true_PC [6],\pcounter|true_PC [5],\pcounter|true_PC [4],\pcounter|true_PC [3],\pcounter|true_PC [2],\pcounter|true_PC [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [6]}),
	.portbaddr({\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a38_PORTADATAOUT_bus ),
	.portbdataout(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a38_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .clk0_core_clock_enable = "ena0";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .clk1_core_clock_enable = "ena1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .data_interleave_offset_in_bits = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .data_interleave_width_in_bits = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .init_file = "program_memory.mif";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .init_file_layout = "port_a";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .logical_ram_name = "p_ram:pram|altsyncram:altsyncram_component|altsyncram_q6k1:auto_generated|altsyncram_hlb2:altsyncram1|ALTSYNCRAM";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .mixed_port_feed_through_mode = "dont_care";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .operation_mode = "bidir_dual_port";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_a_address_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_a_address_width = 13;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_a_byte_enable_clock = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_a_data_out_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_a_data_out_clock = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_a_data_width = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_a_first_address = 0;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_a_first_bit_number = 6;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_a_last_address = 8191;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_a_logical_ram_depth = 32768;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_a_logical_ram_width = 16;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_b_address_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_b_address_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_b_address_width = 13;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_b_data_in_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_b_data_out_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_b_data_out_clock = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_b_data_width = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_b_first_address = 0;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_b_first_bit_number = 6;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_b_last_address = 8191;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_b_logical_ram_depth = 32768;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_b_logical_ram_width = 16;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_b_read_enable_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_b_write_enable_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .ram_block_type = "M9K";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X58_Y46_N16
cycloneive_lcell_comb \pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[6]~31 (
// Equation(s):
// \pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[6]~31_combout  = (\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1] & ((\pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[6]~30_combout  & 
// (\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a54~PORTBDATAOUT0 )) # (!\pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[6]~30_combout  & 
// ((\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a38~PORTBDATAOUT0 ))))) # (!\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1] & (((\pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[6]~30_combout 
// ))))

	.dataa(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a54~PORTBDATAOUT0 ),
	.datab(\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datac(\pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[6]~30_combout ),
	.datad(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a38~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[6]~31_combout ),
	.cout());
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[6]~31 .lut_mask = 16'hBCB0;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[6]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y46_N30
cycloneive_lcell_comb \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~16 (
	.dataa(gnd),
	.datab(\pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[6]~31_combout ),
	.datac(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [7]),
	.datad(\pram|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.cin(gnd),
	.combout(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~16_combout ),
	.cout());
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~16 .lut_mask = 16'hCCF0;
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y46_N31
dffeas \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6] .is_wysiwyg = "true";
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y39_N28
cycloneive_lcell_comb \pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[6]~30 (
// Equation(s):
// \pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[6]~30_combout  = (\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ((\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a22~portadataout ) # 
// ((\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1])))) # (!\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & (((!\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & 
// \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a6~portadataout ))))

	.dataa(\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]),
	.datab(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a22~portadataout ),
	.datac(\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]),
	.datad(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a6~portadataout ),
	.cin(gnd),
	.combout(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[6]~30_combout ),
	.cout());
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[6]~30 .lut_mask = 16'hADA8;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[6]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y39_N30
cycloneive_lcell_comb \pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[6]~31 (
// Equation(s):
// \pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[6]~31_combout  = (\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[6]~30_combout  & 
// (((\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a54~portadataout )) # (!\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]))) # (!\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[6]~30_combout  
// & (\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & (\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a38~portadataout )))

	.dataa(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[6]~30_combout ),
	.datab(\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]),
	.datac(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a38~portadataout ),
	.datad(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a54~portadataout ),
	.cin(gnd),
	.combout(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[6]~31_combout ),
	.cout());
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[6]~31 .lut_mask = 16'hEA62;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[6]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y36_N15
dffeas \controller|PC_next[7] (
	.clk(!\clk~clkctrl_outclk ),
	.d(\controller|PC_next[7]~27_combout ),
	.asdata(\controller|Add2~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\controller|Equal0~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|PC_next [7]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|PC_next[7] .is_wysiwyg = "true";
defparam \controller|PC_next[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y35_N18
cycloneive_lcell_comb \pcounter|true_PC~8 (
// Equation(s):
// \pcounter|true_PC~8_combout  = (\branch_inst|branch_fail_o~3_combout  & (\controller|LBPC2 [7])) # (!\branch_inst|branch_fail_o~3_combout  & ((\controller|PC_next [7])))

	.dataa(\controller|LBPC2 [7]),
	.datab(gnd),
	.datac(\branch_inst|branch_fail_o~3_combout ),
	.datad(\controller|PC_next [7]),
	.cin(gnd),
	.combout(\pcounter|true_PC~8_combout ),
	.cout());
// synopsys translate_off
defparam \pcounter|true_PC~8 .lut_mask = 16'hAFA0;
defparam \pcounter|true_PC~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y35_N19
dffeas \pcounter|true_PC[7] (
	.clk(\clk~clkctrl_outclk ),
	.d(\pcounter|true_PC~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pipeline|WideOr0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pcounter|true_PC [7]),
	.prn(vcc));
// synopsys translate_off
defparam \pcounter|true_PC[7] .is_wysiwyg = "true";
defparam \pcounter|true_PC[7] .power_up = "low";
// synopsys translate_on

// Location: M9K_X37_Y40_N0
cycloneive_ram_block \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\pram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode866w [2]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_in~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\pram|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode906w[2]~1_combout ),
	.ena1(\pram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode866w[2]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\pcounter|true_PC [13],\pcounter|true_PC [12],\pcounter|true_PC [11],\pcounter|true_PC [10],\pcounter|true_PC [9],\pcounter|true_PC [8],\pcounter|true_PC [7],\pcounter|true_PC [6],\pcounter|true_PC [5],\pcounter|true_PC [4],\pcounter|true_PC [3],\pcounter|true_PC [2],\pcounter|true_PC [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [5]}),
	.portbaddr({\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a37_PORTADATAOUT_bus ),
	.portbdataout(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a37_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .clk0_core_clock_enable = "ena0";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .clk1_core_clock_enable = "ena1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .data_interleave_offset_in_bits = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .data_interleave_width_in_bits = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .init_file = "program_memory.mif";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .init_file_layout = "port_a";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .logical_ram_name = "p_ram:pram|altsyncram:altsyncram_component|altsyncram_q6k1:auto_generated|altsyncram_hlb2:altsyncram1|ALTSYNCRAM";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .mixed_port_feed_through_mode = "dont_care";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .operation_mode = "bidir_dual_port";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_a_address_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_a_address_width = 13;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_a_byte_enable_clock = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_a_data_out_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_a_data_out_clock = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_a_data_width = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_a_first_address = 0;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_a_first_bit_number = 5;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_a_last_address = 8191;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_a_logical_ram_depth = 32768;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_a_logical_ram_width = 16;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_b_address_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_b_address_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_b_address_width = 13;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_b_data_in_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_b_data_out_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_b_data_out_clock = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_b_data_width = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_b_first_address = 0;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_b_first_bit_number = 5;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_b_last_address = 8191;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_b_logical_ram_depth = 32768;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_b_logical_ram_width = 16;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_b_read_enable_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_b_write_enable_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .ram_block_type = "M9K";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X51_Y36_N0
cycloneive_ram_block \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\pram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode874w [2]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_in~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\pram|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode906w[2]~2_combout ),
	.ena1(\pram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode874w[2]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\pcounter|true_PC [13],\pcounter|true_PC [12],\pcounter|true_PC [11],\pcounter|true_PC [10],\pcounter|true_PC [9],\pcounter|true_PC [8],\pcounter|true_PC [7],\pcounter|true_PC [6],\pcounter|true_PC [5],\pcounter|true_PC [4],\pcounter|true_PC [3],\pcounter|true_PC [2],\pcounter|true_PC [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [5]}),
	.portbaddr({\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a53_PORTADATAOUT_bus ),
	.portbdataout(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a53_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .clk0_core_clock_enable = "ena0";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .clk1_core_clock_enable = "ena1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .data_interleave_offset_in_bits = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .data_interleave_width_in_bits = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .init_file = "program_memory.mif";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .init_file_layout = "port_a";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .logical_ram_name = "p_ram:pram|altsyncram:altsyncram_component|altsyncram_q6k1:auto_generated|altsyncram_hlb2:altsyncram1|ALTSYNCRAM";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .mixed_port_feed_through_mode = "dont_care";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .operation_mode = "bidir_dual_port";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_a_address_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_a_address_width = 13;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_a_byte_enable_clock = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_a_data_out_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_a_data_out_clock = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_a_data_width = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_a_first_address = 0;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_a_first_bit_number = 5;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_a_last_address = 8191;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_a_logical_ram_depth = 32768;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_a_logical_ram_width = 16;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_b_address_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_b_address_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_b_address_width = 13;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_b_data_in_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_b_data_out_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_b_data_out_clock = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_b_data_width = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_b_first_address = 0;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_b_first_bit_number = 5;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_b_last_address = 8191;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_b_logical_ram_depth = 32768;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_b_logical_ram_width = 16;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_b_read_enable_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_b_write_enable_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .ram_block_type = "M9K";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X37_Y41_N0
cycloneive_ram_block \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\pram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode845w [2]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_in~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\pram|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode883w [2]),
	.ena1(\pram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode845w[2]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\pcounter|true_PC [13],\pcounter|true_PC [12],\pcounter|true_PC [11],\pcounter|true_PC [10],\pcounter|true_PC [9],\pcounter|true_PC [8],\pcounter|true_PC [7],\pcounter|true_PC [6],\pcounter|true_PC [5],\pcounter|true_PC [4],\pcounter|true_PC [3],\pcounter|true_PC [2],\pcounter|true_PC [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [5]}),
	.portbaddr({\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a5_PORTADATAOUT_bus ),
	.portbdataout(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a5_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .clk0_core_clock_enable = "ena0";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .clk1_core_clock_enable = "ena1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .data_interleave_offset_in_bits = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .data_interleave_width_in_bits = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .init_file = "program_memory.mif";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .init_file_layout = "port_a";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .logical_ram_name = "p_ram:pram|altsyncram:altsyncram_component|altsyncram_q6k1:auto_generated|altsyncram_hlb2:altsyncram1|ALTSYNCRAM";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .mixed_port_feed_through_mode = "dont_care";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .operation_mode = "bidir_dual_port";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_a_address_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_a_address_width = 13;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_a_byte_enable_clock = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_a_data_out_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_a_data_out_clock = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_a_data_width = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_a_first_address = 0;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_a_first_bit_number = 5;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_a_last_address = 8191;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_a_logical_ram_depth = 32768;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_a_logical_ram_width = 16;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_address_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_address_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_address_width = 13;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_data_in_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_data_out_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_data_out_clock = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_data_width = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_first_address = 0;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_first_bit_number = 5;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_last_address = 8191;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_logical_ram_depth = 32768;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_logical_ram_width = 16;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_read_enable_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_write_enable_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .ram_block_type = "M9K";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000025;
// synopsys translate_on

// Location: M9K_X51_Y39_N0
cycloneive_ram_block \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\pram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode858w [2]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_in~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\pram|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode906w[2]~0_combout ),
	.ena1(\pram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode858w[2]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\pcounter|true_PC [13],\pcounter|true_PC [12],\pcounter|true_PC [11],\pcounter|true_PC [10],\pcounter|true_PC [9],\pcounter|true_PC [8],\pcounter|true_PC [7],\pcounter|true_PC [6],\pcounter|true_PC [5],\pcounter|true_PC [4],\pcounter|true_PC [3],\pcounter|true_PC [2],\pcounter|true_PC [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [5]}),
	.portbaddr({\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a21_PORTADATAOUT_bus ),
	.portbdataout(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a21_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .clk0_core_clock_enable = "ena0";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .clk1_core_clock_enable = "ena1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .data_interleave_offset_in_bits = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .data_interleave_width_in_bits = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .init_file = "program_memory.mif";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .init_file_layout = "port_a";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .logical_ram_name = "p_ram:pram|altsyncram:altsyncram_component|altsyncram_q6k1:auto_generated|altsyncram_hlb2:altsyncram1|ALTSYNCRAM";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .mixed_port_feed_through_mode = "dont_care";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .operation_mode = "bidir_dual_port";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_a_address_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_a_address_width = 13;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_a_byte_enable_clock = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_a_data_out_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_a_data_out_clock = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_a_data_width = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_a_first_address = 0;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_a_first_bit_number = 5;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_a_last_address = 8191;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_a_logical_ram_depth = 32768;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_a_logical_ram_width = 16;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_b_address_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_b_address_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_b_address_width = 13;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_b_data_in_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_b_data_out_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_b_data_out_clock = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_b_data_width = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_b_first_address = 0;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_b_first_bit_number = 5;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_b_last_address = 8191;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_b_logical_ram_depth = 32768;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_b_logical_ram_width = 16;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_b_read_enable_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_b_write_enable_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .ram_block_type = "M9K";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X52_Y44_N16
cycloneive_lcell_comb \pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[5]~12 (
// Equation(s):
// \pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[5]~12_combout  = (\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0] & (((\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a21~PORTBDATAOUT0 ) # 
// (\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1])))) # (!\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0] & (\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a5~PORTBDATAOUT0  & 
// ((!\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]))))

	.dataa(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a5~PORTBDATAOUT0 ),
	.datab(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a21~PORTBDATAOUT0 ),
	.datac(\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datad(\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.cin(gnd),
	.combout(\pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[5]~12_combout ),
	.cout());
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[5]~12 .lut_mask = 16'hF0CA;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[5]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y44_N2
cycloneive_lcell_comb \pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[5]~13 (
// Equation(s):
// \pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[5]~13_combout  = (\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1] & ((\pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[5]~12_combout  & 
// ((\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a53~PORTBDATAOUT0 ))) # (!\pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[5]~12_combout  & 
// (\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a37~PORTBDATAOUT0 )))) # (!\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1] & (((\pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[5]~12_combout 
// ))))

	.dataa(\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datab(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a37~PORTBDATAOUT0 ),
	.datac(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a53~PORTBDATAOUT0 ),
	.datad(\pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[5]~12_combout ),
	.cin(gnd),
	.combout(\pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[5]~13_combout ),
	.cout());
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[5]~13 .lut_mask = 16'hF588;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[5]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y44_N4
cycloneive_lcell_comb \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7 (
	.dataa(gnd),
	.datab(\pram|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datac(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [6]),
	.datad(\pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[5]~13_combout ),
	.cin(gnd),
	.combout(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7_combout ),
	.cout());
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7 .lut_mask = 16'hFC30;
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y44_N5
dffeas \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5] .is_wysiwyg = "true";
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y40_N12
cycloneive_lcell_comb \pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[5]~12 (
// Equation(s):
// \pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[5]~12_combout  = (\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ((\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a21~portadataout ) # 
// ((\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1])))) # (!\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & (((\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a5~portadataout  & 
// !\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]))))

	.dataa(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a21~portadataout ),
	.datab(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a5~portadataout ),
	.datac(\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]),
	.datad(\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]),
	.cin(gnd),
	.combout(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[5]~12_combout ),
	.cout());
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[5]~12 .lut_mask = 16'hF0AC;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[5]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y40_N30
cycloneive_lcell_comb \pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[5]~13 (
// Equation(s):
// \pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[5]~13_combout  = (\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ((\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[5]~12_combout  & 
// ((\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a53~portadataout ))) # (!\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[5]~12_combout  & 
// (\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a37~portadataout )))) # (!\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & (((\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[5]~12_combout 
// ))))

	.dataa(\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]),
	.datab(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a37~portadataout ),
	.datac(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a53~portadataout ),
	.datad(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[5]~12_combout ),
	.cin(gnd),
	.combout(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[5]~13_combout ),
	.cout());
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[5]~13 .lut_mask = 16'hF588;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[5]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y36_N13
dffeas \controller|PC_next[6] (
	.clk(!\clk~clkctrl_outclk ),
	.d(\controller|PC_next[6]~25_combout ),
	.asdata(\controller|Add2~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\controller|Equal0~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|PC_next [6]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|PC_next[6] .is_wysiwyg = "true";
defparam \controller|PC_next[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y35_N26
cycloneive_lcell_comb \pcounter|true_PC~7 (
// Equation(s):
// \pcounter|true_PC~7_combout  = (\branch_inst|branch_fail_o~3_combout  & (\controller|LBPC2 [6])) # (!\branch_inst|branch_fail_o~3_combout  & ((\controller|PC_next [6])))

	.dataa(\branch_inst|branch_fail_o~3_combout ),
	.datab(\controller|LBPC2 [6]),
	.datac(gnd),
	.datad(\controller|PC_next [6]),
	.cin(gnd),
	.combout(\pcounter|true_PC~7_combout ),
	.cout());
// synopsys translate_off
defparam \pcounter|true_PC~7 .lut_mask = 16'hDD88;
defparam \pcounter|true_PC~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y35_N17
dffeas \pcounter|true_PC[6] (
	.clk(\clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\pcounter|true_PC~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\pipeline|WideOr0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pcounter|true_PC [6]),
	.prn(vcc));
// synopsys translate_off
defparam \pcounter|true_PC[6] .is_wysiwyg = "true";
defparam \pcounter|true_PC[6] .power_up = "low";
// synopsys translate_on

// Location: M9K_X51_Y37_N0
cycloneive_ram_block \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\pram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode866w [2]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_in~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\pram|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode906w[2]~1_combout ),
	.ena1(\pram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode866w[2]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\pcounter|true_PC [13],\pcounter|true_PC [12],\pcounter|true_PC [11],\pcounter|true_PC [10],\pcounter|true_PC [9],\pcounter|true_PC [8],\pcounter|true_PC [7],\pcounter|true_PC [6],\pcounter|true_PC [5],\pcounter|true_PC [4],\pcounter|true_PC [3],\pcounter|true_PC [2],\pcounter|true_PC [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [4]}),
	.portbaddr({\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a36_PORTADATAOUT_bus ),
	.portbdataout(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a36_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .clk0_core_clock_enable = "ena0";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .clk1_core_clock_enable = "ena1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .data_interleave_offset_in_bits = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .data_interleave_width_in_bits = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .init_file = "program_memory.mif";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .init_file_layout = "port_a";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .logical_ram_name = "p_ram:pram|altsyncram:altsyncram_component|altsyncram_q6k1:auto_generated|altsyncram_hlb2:altsyncram1|ALTSYNCRAM";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .mixed_port_feed_through_mode = "dont_care";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .operation_mode = "bidir_dual_port";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_a_address_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_a_address_width = 13;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_a_byte_enable_clock = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_a_data_out_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_a_data_out_clock = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_a_data_width = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_a_first_address = 0;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_a_first_bit_number = 4;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_a_last_address = 8191;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_a_logical_ram_depth = 32768;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_a_logical_ram_width = 16;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_b_address_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_b_address_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_b_address_width = 13;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_b_data_in_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_b_data_out_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_b_data_out_clock = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_b_data_width = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_b_first_address = 0;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_b_first_bit_number = 4;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_b_last_address = 8191;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_b_logical_ram_depth = 32768;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_b_logical_ram_width = 16;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_b_read_enable_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_b_write_enable_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .ram_block_type = "M9K";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X64_Y44_N0
cycloneive_ram_block \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\pram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode845w [2]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_in~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\pram|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode883w [2]),
	.ena1(\pram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode845w[2]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\pcounter|true_PC [13],\pcounter|true_PC [12],\pcounter|true_PC [11],\pcounter|true_PC [10],\pcounter|true_PC [9],\pcounter|true_PC [8],\pcounter|true_PC [7],\pcounter|true_PC [6],\pcounter|true_PC [5],\pcounter|true_PC [4],\pcounter|true_PC [3],\pcounter|true_PC [2],\pcounter|true_PC [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [4]}),
	.portbaddr({\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTADATAOUT_bus ),
	.portbdataout(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .clk0_core_clock_enable = "ena0";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .clk1_core_clock_enable = "ena1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .data_interleave_offset_in_bits = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .data_interleave_width_in_bits = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .init_file = "program_memory.mif";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .init_file_layout = "port_a";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .logical_ram_name = "p_ram:pram|altsyncram:altsyncram_component|altsyncram_q6k1:auto_generated|altsyncram_hlb2:altsyncram1|ALTSYNCRAM";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .mixed_port_feed_through_mode = "dont_care";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .operation_mode = "bidir_dual_port";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_address_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_address_width = 13;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_byte_enable_clock = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_data_out_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_data_out_clock = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_data_width = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_first_address = 0;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_first_bit_number = 4;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_last_address = 8191;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_logical_ram_depth = 32768;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_logical_ram_width = 16;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_address_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_address_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_address_width = 13;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_data_in_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_data_out_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_data_out_clock = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_data_width = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_first_address = 0;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_first_bit_number = 4;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_last_address = 8191;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_logical_ram_depth = 32768;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_logical_ram_width = 16;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_read_enable_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_write_enable_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .ram_block_type = "M9K";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000024;
// synopsys translate_on

// Location: LCCOMB_X52_Y44_N20
cycloneive_lcell_comb \pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[4]~14 (
// Equation(s):
// \pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[4]~14_combout  = (\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1] & ((\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a36~PORTBDATAOUT0 ) # 
// ((\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0])))) # (!\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1] & (((!\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0] & 
// \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a4~PORTBDATAOUT0 ))))

	.dataa(\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datab(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a36~PORTBDATAOUT0 ),
	.datac(\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datad(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a4~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[4]~14_combout ),
	.cout());
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[4]~14 .lut_mask = 16'hADA8;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[4]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y40_N0
cycloneive_ram_block \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\pram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode858w [2]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_in~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\pram|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode906w[2]~0_combout ),
	.ena1(\pram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode858w[2]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\pcounter|true_PC [13],\pcounter|true_PC [12],\pcounter|true_PC [11],\pcounter|true_PC [10],\pcounter|true_PC [9],\pcounter|true_PC [8],\pcounter|true_PC [7],\pcounter|true_PC [6],\pcounter|true_PC [5],\pcounter|true_PC [4],\pcounter|true_PC [3],\pcounter|true_PC [2],\pcounter|true_PC [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [4]}),
	.portbaddr({\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a20_PORTADATAOUT_bus ),
	.portbdataout(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a20_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .clk0_core_clock_enable = "ena0";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .clk1_core_clock_enable = "ena1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .data_interleave_offset_in_bits = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .data_interleave_width_in_bits = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .init_file = "program_memory.mif";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .init_file_layout = "port_a";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .logical_ram_name = "p_ram:pram|altsyncram:altsyncram_component|altsyncram_q6k1:auto_generated|altsyncram_hlb2:altsyncram1|ALTSYNCRAM";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .mixed_port_feed_through_mode = "dont_care";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .operation_mode = "bidir_dual_port";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_a_address_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_a_address_width = 13;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_a_byte_enable_clock = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_a_data_out_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_a_data_out_clock = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_a_data_width = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_a_first_address = 0;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_a_first_bit_number = 4;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_a_last_address = 8191;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_a_logical_ram_depth = 32768;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_a_logical_ram_width = 16;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_b_address_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_b_address_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_b_address_width = 13;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_b_data_in_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_b_data_out_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_b_data_out_clock = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_b_data_width = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_b_first_address = 0;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_b_first_bit_number = 4;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_b_last_address = 8191;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_b_logical_ram_depth = 32768;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_b_logical_ram_width = 16;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_b_read_enable_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_b_write_enable_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .ram_block_type = "M9K";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X64_Y48_N0
cycloneive_ram_block \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\pram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode874w [2]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_in~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\pram|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode906w[2]~2_combout ),
	.ena1(\pram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode874w[2]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\pcounter|true_PC [13],\pcounter|true_PC [12],\pcounter|true_PC [11],\pcounter|true_PC [10],\pcounter|true_PC [9],\pcounter|true_PC [8],\pcounter|true_PC [7],\pcounter|true_PC [6],\pcounter|true_PC [5],\pcounter|true_PC [4],\pcounter|true_PC [3],\pcounter|true_PC [2],\pcounter|true_PC [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [4]}),
	.portbaddr({\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a52_PORTADATAOUT_bus ),
	.portbdataout(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a52_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .clk0_core_clock_enable = "ena0";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .clk1_core_clock_enable = "ena1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .data_interleave_offset_in_bits = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .data_interleave_width_in_bits = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .init_file = "program_memory.mif";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .init_file_layout = "port_a";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .logical_ram_name = "p_ram:pram|altsyncram:altsyncram_component|altsyncram_q6k1:auto_generated|altsyncram_hlb2:altsyncram1|ALTSYNCRAM";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .mixed_port_feed_through_mode = "dont_care";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .operation_mode = "bidir_dual_port";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_a_address_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_a_address_width = 13;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_a_byte_enable_clock = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_a_data_out_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_a_data_out_clock = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_a_data_width = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_a_first_address = 0;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_a_first_bit_number = 4;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_a_last_address = 8191;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_a_logical_ram_depth = 32768;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_a_logical_ram_width = 16;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_b_address_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_b_address_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_b_address_width = 13;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_b_data_in_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_b_data_out_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_b_data_out_clock = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_b_data_width = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_b_first_address = 0;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_b_first_bit_number = 4;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_b_last_address = 8191;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_b_logical_ram_depth = 32768;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_b_logical_ram_width = 16;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_b_read_enable_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_b_write_enable_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .ram_block_type = "M9K";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X52_Y44_N6
cycloneive_lcell_comb \pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[4]~15 (
// Equation(s):
// \pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[4]~15_combout  = (\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0] & ((\pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[4]~14_combout  & 
// ((\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a52~PORTBDATAOUT0 ))) # (!\pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[4]~14_combout  & 
// (\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a20~PORTBDATAOUT0 )))) # (!\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0] & (\pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[4]~14_combout ))

	.dataa(\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datab(\pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[4]~14_combout ),
	.datac(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a20~PORTBDATAOUT0 ),
	.datad(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a52~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[4]~15_combout ),
	.cout());
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[4]~15 .lut_mask = 16'hEC64;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[4]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y44_N22
cycloneive_lcell_comb \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8 (
	.dataa(\pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[4]~15_combout ),
	.datab(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [5]),
	.datac(gnd),
	.datad(\pram|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.cin(gnd),
	.combout(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8_combout ),
	.cout());
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8 .lut_mask = 16'hAACC;
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y44_N23
dffeas \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[4] .is_wysiwyg = "true";
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y40_N0
cycloneive_lcell_comb \pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[4]~14 (
// Equation(s):
// \pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[4]~14_combout  = (\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ((\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]) # 
// ((\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a36~portadataout )))) # (!\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & (!\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & 
// (\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a4~portadataout )))

	.dataa(\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]),
	.datab(\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]),
	.datac(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a4~portadataout ),
	.datad(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a36~portadataout ),
	.cin(gnd),
	.combout(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[4]~14_combout ),
	.cout());
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[4]~14 .lut_mask = 16'hBA98;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[4]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y40_N2
cycloneive_lcell_comb \pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[4]~15 (
// Equation(s):
// \pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[4]~15_combout  = (\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ((\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[4]~14_combout  & 
// ((\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a52~portadataout ))) # (!\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[4]~14_combout  & 
// (\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a20~portadataout )))) # (!\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & (((\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[4]~14_combout 
// ))))

	.dataa(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a20~portadataout ),
	.datab(\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]),
	.datac(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a52~portadataout ),
	.datad(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[4]~14_combout ),
	.cin(gnd),
	.combout(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[4]~15_combout ),
	.cout());
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[4]~15 .lut_mask = 16'hF388;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[4]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y36_N11
dffeas \controller|PC_next[5] (
	.clk(!\clk~clkctrl_outclk ),
	.d(\controller|PC_next[5]~23_combout ),
	.asdata(\controller|Add2~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\controller|Equal0~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|PC_next [5]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|PC_next[5] .is_wysiwyg = "true";
defparam \controller|PC_next[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y35_N9
dffeas \controller|LBPC1[5] (
	.clk(!\clk~clkctrl_outclk ),
	.d(\controller|Add2~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|LBPC1 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|LBPC1[5] .is_wysiwyg = "true";
defparam \controller|LBPC1[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y35_N6
cycloneive_lcell_comb \controller|LBPC2[5]~feeder (
// Equation(s):
// \controller|LBPC2[5]~feeder_combout  = \controller|LBPC1 [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\controller|LBPC1 [5]),
	.cin(gnd),
	.combout(\controller|LBPC2[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \controller|LBPC2[5]~feeder .lut_mask = 16'hFF00;
defparam \controller|LBPC2[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y35_N7
dffeas \controller|LBPC2[5] (
	.clk(!\clk~clkctrl_outclk ),
	.d(\controller|LBPC2[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|LBPC2 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|LBPC2[5] .is_wysiwyg = "true";
defparam \controller|LBPC2[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y35_N0
cycloneive_lcell_comb \pcounter|true_PC~6 (
// Equation(s):
// \pcounter|true_PC~6_combout  = (\branch_inst|branch_fail_o~3_combout  & ((\controller|LBPC2 [5]))) # (!\branch_inst|branch_fail_o~3_combout  & (\controller|PC_next [5]))

	.dataa(\branch_inst|branch_fail_o~3_combout ),
	.datab(gnd),
	.datac(\controller|PC_next [5]),
	.datad(\controller|LBPC2 [5]),
	.cin(gnd),
	.combout(\pcounter|true_PC~6_combout ),
	.cout());
// synopsys translate_off
defparam \pcounter|true_PC~6 .lut_mask = 16'hFA50;
defparam \pcounter|true_PC~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y35_N1
dffeas \pcounter|true_PC[5] (
	.clk(\clk~clkctrl_outclk ),
	.d(\pcounter|true_PC~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pipeline|WideOr0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pcounter|true_PC [5]),
	.prn(vcc));
// synopsys translate_off
defparam \pcounter|true_PC[5] .is_wysiwyg = "true";
defparam \pcounter|true_PC[5] .power_up = "low";
// synopsys translate_on

// Location: M9K_X51_Y56_N0
cycloneive_ram_block \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\pram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode874w [2]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_in~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\pram|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode906w[2]~2_combout ),
	.ena1(\pram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode874w[2]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\pcounter|true_PC [13],\pcounter|true_PC [12],\pcounter|true_PC [11],\pcounter|true_PC [10],\pcounter|true_PC [9],\pcounter|true_PC [8],\pcounter|true_PC [7],\pcounter|true_PC [6],\pcounter|true_PC [5],\pcounter|true_PC [4],\pcounter|true_PC [3],\pcounter|true_PC [2],\pcounter|true_PC [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [3]}),
	.portbaddr({\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a51_PORTADATAOUT_bus ),
	.portbdataout(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a51_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .clk0_core_clock_enable = "ena0";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .clk1_core_clock_enable = "ena1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .data_interleave_offset_in_bits = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .data_interleave_width_in_bits = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .init_file = "program_memory.mif";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .init_file_layout = "port_a";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .logical_ram_name = "p_ram:pram|altsyncram:altsyncram_component|altsyncram_q6k1:auto_generated|altsyncram_hlb2:altsyncram1|ALTSYNCRAM";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .mixed_port_feed_through_mode = "dont_care";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .operation_mode = "bidir_dual_port";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_a_address_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_a_address_width = 13;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_a_byte_enable_clock = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_a_data_out_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_a_data_out_clock = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_a_data_width = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_a_first_address = 0;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_a_first_bit_number = 3;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_a_last_address = 8191;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_a_logical_ram_depth = 32768;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_a_logical_ram_width = 16;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_b_address_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_b_address_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_b_address_width = 13;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_b_data_in_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_b_data_out_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_b_data_out_clock = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_b_data_width = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_b_first_address = 0;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_b_first_bit_number = 3;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_b_last_address = 8191;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_b_logical_ram_depth = 32768;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_b_logical_ram_width = 16;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_b_read_enable_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_b_write_enable_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .ram_block_type = "M9K";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X51_Y45_N0
cycloneive_ram_block \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\pram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode866w [2]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_in~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\pram|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode906w[2]~1_combout ),
	.ena1(\pram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode866w[2]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\pcounter|true_PC [13],\pcounter|true_PC [12],\pcounter|true_PC [11],\pcounter|true_PC [10],\pcounter|true_PC [9],\pcounter|true_PC [8],\pcounter|true_PC [7],\pcounter|true_PC [6],\pcounter|true_PC [5],\pcounter|true_PC [4],\pcounter|true_PC [3],\pcounter|true_PC [2],\pcounter|true_PC [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [3]}),
	.portbaddr({\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a35_PORTADATAOUT_bus ),
	.portbdataout(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a35_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .clk0_core_clock_enable = "ena0";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .clk1_core_clock_enable = "ena1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .data_interleave_offset_in_bits = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .data_interleave_width_in_bits = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .init_file = "program_memory.mif";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .init_file_layout = "port_a";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .logical_ram_name = "p_ram:pram|altsyncram:altsyncram_component|altsyncram_q6k1:auto_generated|altsyncram_hlb2:altsyncram1|ALTSYNCRAM";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .mixed_port_feed_through_mode = "dont_care";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .operation_mode = "bidir_dual_port";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_a_address_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_a_address_width = 13;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_a_byte_enable_clock = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_a_data_out_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_a_data_out_clock = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_a_data_width = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_a_first_address = 0;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_a_first_bit_number = 3;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_a_last_address = 8191;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_a_logical_ram_depth = 32768;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_a_logical_ram_width = 16;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_b_address_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_b_address_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_b_address_width = 13;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_b_data_in_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_b_data_out_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_b_data_out_clock = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_b_data_width = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_b_first_address = 0;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_b_first_bit_number = 3;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_b_last_address = 8191;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_b_logical_ram_depth = 32768;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_b_logical_ram_width = 16;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_b_read_enable_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_b_write_enable_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .ram_block_type = "M9K";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X78_Y48_N0
cycloneive_ram_block \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\pram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode858w [2]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_in~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\pram|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode906w[2]~0_combout ),
	.ena1(\pram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode858w[2]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\pcounter|true_PC [13],\pcounter|true_PC [12],\pcounter|true_PC [11],\pcounter|true_PC [10],\pcounter|true_PC [9],\pcounter|true_PC [8],\pcounter|true_PC [7],\pcounter|true_PC [6],\pcounter|true_PC [5],\pcounter|true_PC [4],\pcounter|true_PC [3],\pcounter|true_PC [2],\pcounter|true_PC [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [3]}),
	.portbaddr({\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a19_PORTADATAOUT_bus ),
	.portbdataout(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a19_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .clk0_core_clock_enable = "ena0";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .clk1_core_clock_enable = "ena1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .data_interleave_offset_in_bits = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .data_interleave_width_in_bits = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .init_file = "program_memory.mif";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .init_file_layout = "port_a";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .logical_ram_name = "p_ram:pram|altsyncram:altsyncram_component|altsyncram_q6k1:auto_generated|altsyncram_hlb2:altsyncram1|ALTSYNCRAM";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .mixed_port_feed_through_mode = "dont_care";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .operation_mode = "bidir_dual_port";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_a_address_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_a_address_width = 13;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_a_byte_enable_clock = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_a_data_out_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_a_data_out_clock = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_a_data_width = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_a_first_address = 0;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_a_first_bit_number = 3;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_a_last_address = 8191;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_a_logical_ram_depth = 32768;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_a_logical_ram_width = 16;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_b_address_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_b_address_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_b_address_width = 13;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_b_data_in_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_b_data_out_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_b_data_out_clock = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_b_data_width = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_b_first_address = 0;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_b_first_bit_number = 3;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_b_last_address = 8191;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_b_logical_ram_depth = 32768;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_b_logical_ram_width = 16;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_b_read_enable_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_b_write_enable_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .ram_block_type = "M9K";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X64_Y54_N0
cycloneive_ram_block \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\pram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode845w [2]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_in~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\pram|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode883w [2]),
	.ena1(\pram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode845w[2]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\pcounter|true_PC [13],\pcounter|true_PC [12],\pcounter|true_PC [11],\pcounter|true_PC [10],\pcounter|true_PC [9],\pcounter|true_PC [8],\pcounter|true_PC [7],\pcounter|true_PC [6],\pcounter|true_PC [5],\pcounter|true_PC [4],\pcounter|true_PC [3],\pcounter|true_PC [2],\pcounter|true_PC [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [3]}),
	.portbaddr({\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a3_PORTADATAOUT_bus ),
	.portbdataout(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a3_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .clk0_core_clock_enable = "ena0";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .clk1_core_clock_enable = "ena1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .data_interleave_offset_in_bits = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .data_interleave_width_in_bits = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .init_file = "program_memory.mif";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .init_file_layout = "port_a";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .logical_ram_name = "p_ram:pram|altsyncram:altsyncram_component|altsyncram_q6k1:auto_generated|altsyncram_hlb2:altsyncram1|ALTSYNCRAM";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .mixed_port_feed_through_mode = "dont_care";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .operation_mode = "bidir_dual_port";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_a_address_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_a_address_width = 13;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_a_byte_enable_clock = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_a_data_out_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_a_data_out_clock = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_a_data_width = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_a_first_address = 0;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_a_first_bit_number = 3;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_a_last_address = 8191;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_a_logical_ram_depth = 32768;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_a_logical_ram_width = 16;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_address_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_address_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_address_width = 13;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_data_in_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_data_out_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_data_out_clock = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_data_width = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_first_address = 0;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_first_bit_number = 3;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_last_address = 8191;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_logical_ram_depth = 32768;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_logical_ram_width = 16;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_read_enable_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_write_enable_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .ram_block_type = "M9K";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000033;
// synopsys translate_on

// Location: LCCOMB_X58_Y46_N8
cycloneive_lcell_comb \pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[3]~6 (
// Equation(s):
// \pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[3]~6_combout  = (\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0] & ((\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]) # 
// ((\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a19~PORTBDATAOUT0 )))) # (!\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0] & (!\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1] & 
// ((\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a3~PORTBDATAOUT0 ))))

	.dataa(\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datab(\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datac(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a19~PORTBDATAOUT0 ),
	.datad(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a3~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[3]~6_combout ),
	.cout());
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[3]~6 .lut_mask = 16'hB9A8;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[3]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y46_N24
cycloneive_lcell_comb \pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[3]~7 (
// Equation(s):
// \pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[3]~7_combout  = (\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1] & ((\pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[3]~6_combout  & 
// (\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a51~PORTBDATAOUT0 )) # (!\pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[3]~6_combout  & 
// ((\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a35~PORTBDATAOUT0 ))))) # (!\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1] & (((\pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[3]~6_combout 
// ))))

	.dataa(\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datab(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a51~PORTBDATAOUT0 ),
	.datac(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a35~PORTBDATAOUT0 ),
	.datad(\pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[3]~6_combout ),
	.cin(gnd),
	.combout(\pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[3]~7_combout ),
	.cout());
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[3]~7 .lut_mask = 16'hDDA0;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[3]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y44_N26
cycloneive_lcell_comb \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~4 (
	.dataa(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [4]),
	.datab(\pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[3]~7_combout ),
	.datac(gnd),
	.datad(\pram|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.cin(gnd),
	.combout(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~4_combout ),
	.cout());
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~4 .lut_mask = 16'hCCAA;
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y44_N27
dffeas \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[3] .is_wysiwyg = "true";
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y40_N24
cycloneive_lcell_comb \pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[3]~10 (
// Equation(s):
// \pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[3]~10_combout  = (\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & (\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0])) # 
// (!\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ((\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & (\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a19~portadataout )) # 
// (!\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ((\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a3~portadataout )))))

	.dataa(\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]),
	.datab(\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]),
	.datac(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a19~portadataout ),
	.datad(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a3~portadataout ),
	.cin(gnd),
	.combout(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[3]~10_combout ),
	.cout());
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[3]~10 .lut_mask = 16'hD9C8;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[3]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y40_N18
cycloneive_lcell_comb \pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[3]~11 (
// Equation(s):
// \pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[3]~11_combout  = (\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[3]~10_combout  & 
// (((\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a51~portadataout ) # (!\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1])))) # (!\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[3]~10_combout  
// & (\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a35~portadataout  & ((\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]))))

	.dataa(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a35~portadataout ),
	.datab(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[3]~10_combout ),
	.datac(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a51~portadataout ),
	.datad(\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]),
	.cin(gnd),
	.combout(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[3]~11_combout ),
	.cout());
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[3]~11 .lut_mask = 16'hE2CC;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[3]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y36_N9
dffeas \controller|PC_next[4] (
	.clk(!\clk~clkctrl_outclk ),
	.d(\controller|PC_next[4]~21_combout ),
	.asdata(\controller|Add2~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\controller|Equal0~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|PC_next [4]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|PC_next[4] .is_wysiwyg = "true";
defparam \controller|PC_next[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y35_N7
dffeas \controller|LBPC1[4] (
	.clk(!\clk~clkctrl_outclk ),
	.d(\controller|Add2~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|LBPC1 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|LBPC1[4] .is_wysiwyg = "true";
defparam \controller|LBPC1[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y35_N17
dffeas \controller|LBPC2[4] (
	.clk(!\clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\controller|LBPC1 [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|LBPC2 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|LBPC2[4] .is_wysiwyg = "true";
defparam \controller|LBPC2[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y35_N18
cycloneive_lcell_comb \pcounter|true_PC~5 (
// Equation(s):
// \pcounter|true_PC~5_combout  = (\branch_inst|branch_fail_o~3_combout  & ((\controller|LBPC2 [4]))) # (!\branch_inst|branch_fail_o~3_combout  & (\controller|PC_next [4]))

	.dataa(\controller|PC_next [4]),
	.datab(gnd),
	.datac(\branch_inst|branch_fail_o~3_combout ),
	.datad(\controller|LBPC2 [4]),
	.cin(gnd),
	.combout(\pcounter|true_PC~5_combout ),
	.cout());
// synopsys translate_off
defparam \pcounter|true_PC~5 .lut_mask = 16'hFA0A;
defparam \pcounter|true_PC~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y35_N19
dffeas \pcounter|true_PC[4] (
	.clk(\clk~clkctrl_outclk ),
	.d(\pcounter|true_PC~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pipeline|WideOr0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pcounter|true_PC [4]),
	.prn(vcc));
// synopsys translate_off
defparam \pcounter|true_PC[4] .is_wysiwyg = "true";
defparam \pcounter|true_PC[4] .power_up = "low";
// synopsys translate_on

// Location: M9K_X51_Y52_N0
cycloneive_ram_block \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\pram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode874w [2]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_in~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\pram|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode906w[2]~2_combout ),
	.ena1(\pram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode874w[2]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\pcounter|true_PC [13],\pcounter|true_PC [12],\pcounter|true_PC [11],\pcounter|true_PC [10],\pcounter|true_PC [9],\pcounter|true_PC [8],\pcounter|true_PC [7],\pcounter|true_PC [6],\pcounter|true_PC [5],\pcounter|true_PC [4],\pcounter|true_PC [3],\pcounter|true_PC [2],\pcounter|true_PC [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [2]}),
	.portbaddr({\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a50_PORTADATAOUT_bus ),
	.portbdataout(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a50_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .clk0_core_clock_enable = "ena0";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .clk1_core_clock_enable = "ena1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .data_interleave_offset_in_bits = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .data_interleave_width_in_bits = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .init_file = "program_memory.mif";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .init_file_layout = "port_a";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .logical_ram_name = "p_ram:pram|altsyncram:altsyncram_component|altsyncram_q6k1:auto_generated|altsyncram_hlb2:altsyncram1|ALTSYNCRAM";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .mixed_port_feed_through_mode = "dont_care";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .operation_mode = "bidir_dual_port";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_a_address_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_a_address_width = 13;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_a_byte_enable_clock = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_a_data_out_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_a_data_out_clock = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_a_data_width = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_a_first_address = 0;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_a_first_bit_number = 2;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_a_last_address = 8191;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_a_logical_ram_depth = 32768;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_a_logical_ram_width = 16;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_b_address_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_b_address_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_b_address_width = 13;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_b_data_in_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_b_data_out_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_b_data_out_clock = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_b_data_width = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_b_first_address = 0;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_b_first_bit_number = 2;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_b_last_address = 8191;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_b_logical_ram_depth = 32768;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_b_logical_ram_width = 16;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_b_read_enable_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_b_write_enable_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .ram_block_type = "M9K";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X37_Y44_N0
cycloneive_ram_block \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\pram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode866w [2]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_in~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\pram|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode906w[2]~1_combout ),
	.ena1(\pram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode866w[2]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\pcounter|true_PC [13],\pcounter|true_PC [12],\pcounter|true_PC [11],\pcounter|true_PC [10],\pcounter|true_PC [9],\pcounter|true_PC [8],\pcounter|true_PC [7],\pcounter|true_PC [6],\pcounter|true_PC [5],\pcounter|true_PC [4],\pcounter|true_PC [3],\pcounter|true_PC [2],\pcounter|true_PC [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [2]}),
	.portbaddr({\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a34_PORTADATAOUT_bus ),
	.portbdataout(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a34_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .clk0_core_clock_enable = "ena0";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .clk1_core_clock_enable = "ena1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .data_interleave_offset_in_bits = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .data_interleave_width_in_bits = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .init_file = "program_memory.mif";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .init_file_layout = "port_a";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .logical_ram_name = "p_ram:pram|altsyncram:altsyncram_component|altsyncram_q6k1:auto_generated|altsyncram_hlb2:altsyncram1|ALTSYNCRAM";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .mixed_port_feed_through_mode = "dont_care";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .operation_mode = "bidir_dual_port";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_a_address_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_a_address_width = 13;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_a_byte_enable_clock = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_a_data_out_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_a_data_out_clock = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_a_data_width = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_a_first_address = 0;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_a_first_bit_number = 2;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_a_last_address = 8191;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_a_logical_ram_depth = 32768;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_a_logical_ram_width = 16;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_b_address_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_b_address_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_b_address_width = 13;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_b_data_in_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_b_data_out_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_b_data_out_clock = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_b_data_width = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_b_first_address = 0;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_b_first_bit_number = 2;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_b_last_address = 8191;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_b_logical_ram_depth = 32768;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_b_logical_ram_width = 16;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_b_read_enable_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_b_write_enable_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .ram_block_type = "M9K";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X51_Y54_N0
cycloneive_ram_block \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\pram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode845w [2]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_in~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\pram|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode883w [2]),
	.ena1(\pram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode845w[2]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\pcounter|true_PC [13],\pcounter|true_PC [12],\pcounter|true_PC [11],\pcounter|true_PC [10],\pcounter|true_PC [9],\pcounter|true_PC [8],\pcounter|true_PC [7],\pcounter|true_PC [6],\pcounter|true_PC [5],\pcounter|true_PC [4],\pcounter|true_PC [3],\pcounter|true_PC [2],\pcounter|true_PC [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [2]}),
	.portbaddr({\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTADATAOUT_bus ),
	.portbdataout(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .clk0_core_clock_enable = "ena0";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .clk1_core_clock_enable = "ena1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .data_interleave_offset_in_bits = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .data_interleave_width_in_bits = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .init_file = "program_memory.mif";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .init_file_layout = "port_a";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .logical_ram_name = "p_ram:pram|altsyncram:altsyncram_component|altsyncram_q6k1:auto_generated|altsyncram_hlb2:altsyncram1|ALTSYNCRAM";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .mixed_port_feed_through_mode = "dont_care";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .operation_mode = "bidir_dual_port";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_address_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_address_width = 13;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_byte_enable_clock = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_data_out_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_data_out_clock = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_data_width = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_first_address = 0;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_first_bit_number = 2;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_last_address = 8191;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_logical_ram_depth = 32768;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_logical_ram_width = 16;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_address_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_address_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_address_width = 13;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_data_in_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_data_out_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_data_out_clock = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_data_width = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_first_address = 0;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_first_bit_number = 2;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_last_address = 8191;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_logical_ram_depth = 32768;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_logical_ram_width = 16;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_read_enable_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_write_enable_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .ram_block_type = "M9K";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X52_Y44_N30
cycloneive_lcell_comb \pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[2]~4 (
// Equation(s):
// \pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[2]~4_combout  = (\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1] & ((\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a34~PORTBDATAOUT0 ) # 
// ((\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0])))) # (!\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1] & (((!\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0] & 
// \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a2~PORTBDATAOUT0 ))))

	.dataa(\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datab(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a34~PORTBDATAOUT0 ),
	.datac(\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datad(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a2~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[2]~4_combout ),
	.cout());
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[2]~4 .lut_mask = 16'hADA8;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[2]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y44_N0
cycloneive_ram_block \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\pram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode858w [2]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_in~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\pram|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode906w[2]~0_combout ),
	.ena1(\pram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode858w[2]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\pcounter|true_PC [13],\pcounter|true_PC [12],\pcounter|true_PC [11],\pcounter|true_PC [10],\pcounter|true_PC [9],\pcounter|true_PC [8],\pcounter|true_PC [7],\pcounter|true_PC [6],\pcounter|true_PC [5],\pcounter|true_PC [4],\pcounter|true_PC [3],\pcounter|true_PC [2],\pcounter|true_PC [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [2]}),
	.portbaddr({\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a18_PORTADATAOUT_bus ),
	.portbdataout(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a18_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .clk0_core_clock_enable = "ena0";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .clk1_core_clock_enable = "ena1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .data_interleave_offset_in_bits = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .data_interleave_width_in_bits = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .init_file = "program_memory.mif";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .init_file_layout = "port_a";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .logical_ram_name = "p_ram:pram|altsyncram:altsyncram_component|altsyncram_q6k1:auto_generated|altsyncram_hlb2:altsyncram1|ALTSYNCRAM";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .mixed_port_feed_through_mode = "dont_care";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .operation_mode = "bidir_dual_port";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_a_address_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_a_address_width = 13;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_a_byte_enable_clock = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_a_data_out_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_a_data_out_clock = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_a_data_width = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_a_first_address = 0;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_a_first_bit_number = 2;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_a_last_address = 8191;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_a_logical_ram_depth = 32768;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_a_logical_ram_width = 16;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_b_address_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_b_address_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_b_address_width = 13;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_b_data_in_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_b_data_out_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_b_data_out_clock = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_b_data_width = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_b_first_address = 0;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_b_first_bit_number = 2;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_b_last_address = 8191;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_b_logical_ram_depth = 32768;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_b_logical_ram_width = 16;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_b_read_enable_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_b_write_enable_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .ram_block_type = "M9K";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X52_Y44_N24
cycloneive_lcell_comb \pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[2]~5 (
// Equation(s):
// \pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[2]~5_combout  = (\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0] & ((\pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[2]~4_combout  & 
// (\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a50~PORTBDATAOUT0 )) # (!\pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[2]~4_combout  & 
// ((\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a18~PORTBDATAOUT0 ))))) # (!\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0] & (((\pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[2]~4_combout 
// ))))

	.dataa(\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datab(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a50~PORTBDATAOUT0 ),
	.datac(\pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[2]~4_combout ),
	.datad(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a18~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[2]~5_combout ),
	.cout());
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[2]~5 .lut_mask = 16'hDAD0;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[2]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y44_N28
cycloneive_lcell_comb \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~3 (
	.dataa(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [3]),
	.datab(\pram|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datac(gnd),
	.datad(\pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[2]~5_combout ),
	.cin(gnd),
	.combout(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~3_combout ),
	.cout());
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~3 .lut_mask = 16'hEE22;
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y44_N29
dffeas \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[2] .is_wysiwyg = "true";
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y42_N8
cycloneive_lcell_comb \pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[2]~6 (
// Equation(s):
// \pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[2]~6_combout  = (\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & (((\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1])))) # 
// (!\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ((\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & (\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a34~portadataout )) # 
// (!\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ((\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a2~portadataout )))))

	.dataa(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a34~portadataout ),
	.datab(\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]),
	.datac(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a2~portadataout ),
	.datad(\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]),
	.cin(gnd),
	.combout(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[2]~6_combout ),
	.cout());
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[2]~6 .lut_mask = 16'hEE30;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[2]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y42_N26
cycloneive_lcell_comb \pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[2]~7 (
// Equation(s):
// \pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[2]~7_combout  = (\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[2]~6_combout  & 
// ((\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a50~portadataout ) # ((!\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0])))) # (!\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[2]~6_combout  
// & (((\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a18~portadataout  & \pram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]))))

	.dataa(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a50~portadataout ),
	.datab(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a18~portadataout ),
	.datac(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[2]~6_combout ),
	.datad(\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]),
	.cin(gnd),
	.combout(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[2]~7_combout ),
	.cout());
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[2]~7 .lut_mask = 16'hACF0;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[2]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y36_N7
dffeas \controller|PC_next[3] (
	.clk(!\clk~clkctrl_outclk ),
	.d(\controller|PC_next[3]~19_combout ),
	.asdata(\controller|Add2~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\controller|Equal0~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|PC_next [3]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|PC_next[3] .is_wysiwyg = "true";
defparam \controller|PC_next[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y35_N8
cycloneive_lcell_comb \pcounter|true_PC~4 (
// Equation(s):
// \pcounter|true_PC~4_combout  = (\branch_inst|branch_fail_o~3_combout  & (\controller|LBPC2 [3])) # (!\branch_inst|branch_fail_o~3_combout  & ((\controller|PC_next [3])))

	.dataa(\controller|LBPC2 [3]),
	.datab(\controller|PC_next [3]),
	.datac(\branch_inst|branch_fail_o~3_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\pcounter|true_PC~4_combout ),
	.cout());
// synopsys translate_off
defparam \pcounter|true_PC~4 .lut_mask = 16'hACAC;
defparam \pcounter|true_PC~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y35_N9
dffeas \pcounter|true_PC[3] (
	.clk(\clk~clkctrl_outclk ),
	.d(\pcounter|true_PC~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pipeline|WideOr0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pcounter|true_PC [3]),
	.prn(vcc));
// synopsys translate_off
defparam \pcounter|true_PC[3] .is_wysiwyg = "true";
defparam \pcounter|true_PC[3] .power_up = "low";
// synopsys translate_on

// Location: M9K_X37_Y42_N0
cycloneive_ram_block \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\pram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode866w [2]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_in~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\pram|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode906w[2]~1_combout ),
	.ena1(\pram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode866w[2]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\pcounter|true_PC [13],\pcounter|true_PC [12],\pcounter|true_PC [11],\pcounter|true_PC [10],\pcounter|true_PC [9],\pcounter|true_PC [8],\pcounter|true_PC [7],\pcounter|true_PC [6],\pcounter|true_PC [5],\pcounter|true_PC [4],\pcounter|true_PC [3],\pcounter|true_PC [2],\pcounter|true_PC [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [1]}),
	.portbaddr({\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a33_PORTADATAOUT_bus ),
	.portbdataout(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a33_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .clk0_core_clock_enable = "ena0";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .clk1_core_clock_enable = "ena1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .data_interleave_offset_in_bits = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .data_interleave_width_in_bits = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .init_file = "program_memory.mif";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .init_file_layout = "port_a";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .logical_ram_name = "p_ram:pram|altsyncram:altsyncram_component|altsyncram_q6k1:auto_generated|altsyncram_hlb2:altsyncram1|ALTSYNCRAM";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .mixed_port_feed_through_mode = "dont_care";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .operation_mode = "bidir_dual_port";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_a_address_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_a_address_width = 13;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_a_byte_enable_clock = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_a_data_out_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_a_data_out_clock = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_a_data_width = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_a_first_address = 0;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_a_first_bit_number = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_a_last_address = 8191;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_a_logical_ram_depth = 32768;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_a_logical_ram_width = 16;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_b_address_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_b_address_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_b_address_width = 13;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_b_data_in_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_b_data_out_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_b_data_out_clock = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_b_data_width = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_b_first_address = 0;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_b_first_bit_number = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_b_last_address = 8191;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_b_logical_ram_depth = 32768;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_b_logical_ram_width = 16;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_b_read_enable_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_b_write_enable_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .ram_block_type = "M9K";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X51_Y41_N0
cycloneive_ram_block \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\pram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode858w [2]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_in~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\pram|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode906w[2]~0_combout ),
	.ena1(\pram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode858w[2]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\pcounter|true_PC [13],\pcounter|true_PC [12],\pcounter|true_PC [11],\pcounter|true_PC [10],\pcounter|true_PC [9],\pcounter|true_PC [8],\pcounter|true_PC [7],\pcounter|true_PC [6],\pcounter|true_PC [5],\pcounter|true_PC [4],\pcounter|true_PC [3],\pcounter|true_PC [2],\pcounter|true_PC [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [1]}),
	.portbaddr({\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a17_PORTADATAOUT_bus ),
	.portbdataout(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a17_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .clk0_core_clock_enable = "ena0";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .clk1_core_clock_enable = "ena1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .data_interleave_offset_in_bits = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .data_interleave_width_in_bits = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .init_file = "program_memory.mif";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .init_file_layout = "port_a";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .logical_ram_name = "p_ram:pram|altsyncram:altsyncram_component|altsyncram_q6k1:auto_generated|altsyncram_hlb2:altsyncram1|ALTSYNCRAM";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .mixed_port_feed_through_mode = "dont_care";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .operation_mode = "bidir_dual_port";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_a_address_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_a_address_width = 13;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_a_byte_enable_clock = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_a_data_out_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_a_data_out_clock = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_a_data_width = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_a_first_address = 0;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_a_first_bit_number = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_a_last_address = 8191;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_a_logical_ram_depth = 32768;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_a_logical_ram_width = 16;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_b_address_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_b_address_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_b_address_width = 13;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_b_data_in_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_b_data_out_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_b_data_out_clock = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_b_data_width = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_b_first_address = 0;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_b_first_bit_number = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_b_last_address = 8191;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_b_logical_ram_depth = 32768;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_b_logical_ram_width = 16;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_b_read_enable_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_b_write_enable_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .ram_block_type = "M9K";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X37_Y43_N0
cycloneive_ram_block \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\pram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode845w [2]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_in~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\pram|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode883w [2]),
	.ena1(\pram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode845w[2]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\pcounter|true_PC [13],\pcounter|true_PC [12],\pcounter|true_PC [11],\pcounter|true_PC [10],\pcounter|true_PC [9],\pcounter|true_PC [8],\pcounter|true_PC [7],\pcounter|true_PC [6],\pcounter|true_PC [5],\pcounter|true_PC [4],\pcounter|true_PC [3],\pcounter|true_PC [2],\pcounter|true_PC [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [1]}),
	.portbaddr({\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a1_PORTADATAOUT_bus ),
	.portbdataout(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a1_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .clk0_core_clock_enable = "ena0";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .clk1_core_clock_enable = "ena1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .data_interleave_offset_in_bits = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .data_interleave_width_in_bits = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .init_file = "program_memory.mif";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .init_file_layout = "port_a";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .logical_ram_name = "p_ram:pram|altsyncram:altsyncram_component|altsyncram_q6k1:auto_generated|altsyncram_hlb2:altsyncram1|ALTSYNCRAM";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .mixed_port_feed_through_mode = "dont_care";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .operation_mode = "bidir_dual_port";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_a_address_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_a_address_width = 13;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_a_byte_enable_clock = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_a_data_out_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_a_data_out_clock = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_a_data_width = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_a_first_address = 0;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_a_first_bit_number = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_a_last_address = 8191;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_a_logical_ram_depth = 32768;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_a_logical_ram_width = 16;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_address_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_address_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_address_width = 13;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_data_in_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_data_out_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_data_out_clock = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_data_width = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_first_address = 0;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_first_bit_number = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_last_address = 8191;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_logical_ram_depth = 32768;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_logical_ram_width = 16;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_read_enable_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_write_enable_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .ram_block_type = "M9K";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000028;
// synopsys translate_on

// Location: LCCOMB_X52_Y44_N8
cycloneive_lcell_comb \pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[1]~2 (
// Equation(s):
// \pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[1]~2_combout  = (\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1] & (((\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0])))) # 
// (!\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1] & ((\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0] & (\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a17~PORTBDATAOUT0 )) # 
// (!\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0] & ((\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a1~PORTBDATAOUT0 )))))

	.dataa(\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datab(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a17~PORTBDATAOUT0 ),
	.datac(\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datad(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a1~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[1]~2_combout ),
	.cout());
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[1]~2 .lut_mask = 16'hE5E0;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y33_N0
cycloneive_ram_block \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\pram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode874w [2]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_in~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\pram|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode906w[2]~2_combout ),
	.ena1(\pram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode874w[2]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\pcounter|true_PC [13],\pcounter|true_PC [12],\pcounter|true_PC [11],\pcounter|true_PC [10],\pcounter|true_PC [9],\pcounter|true_PC [8],\pcounter|true_PC [7],\pcounter|true_PC [6],\pcounter|true_PC [5],\pcounter|true_PC [4],\pcounter|true_PC [3],\pcounter|true_PC [2],\pcounter|true_PC [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [1]}),
	.portbaddr({\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a49_PORTADATAOUT_bus ),
	.portbdataout(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a49_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .clk0_core_clock_enable = "ena0";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .clk1_core_clock_enable = "ena1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .data_interleave_offset_in_bits = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .data_interleave_width_in_bits = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .init_file = "program_memory.mif";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .init_file_layout = "port_a";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .logical_ram_name = "p_ram:pram|altsyncram:altsyncram_component|altsyncram_q6k1:auto_generated|altsyncram_hlb2:altsyncram1|ALTSYNCRAM";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .mixed_port_feed_through_mode = "dont_care";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .operation_mode = "bidir_dual_port";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_a_address_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_a_address_width = 13;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_a_byte_enable_clock = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_a_data_out_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_a_data_out_clock = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_a_data_width = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_a_first_address = 0;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_a_first_bit_number = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_a_last_address = 8191;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_a_logical_ram_depth = 32768;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_a_logical_ram_width = 16;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_b_address_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_b_address_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_b_address_width = 13;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_b_data_in_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_b_data_out_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_b_data_out_clock = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_b_data_width = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_b_first_address = 0;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_b_first_bit_number = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_b_last_address = 8191;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_b_logical_ram_depth = 32768;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_b_logical_ram_width = 16;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_b_read_enable_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_b_write_enable_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .ram_block_type = "M9K";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X52_Y44_N10
cycloneive_lcell_comb \pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[1]~3 (
// Equation(s):
// \pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[1]~3_combout  = (\pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[1]~2_combout  & 
// (((\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a49~PORTBDATAOUT0 ) # (!\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1])))) # (!\pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[1]~2_combout  
// & (\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a33~PORTBDATAOUT0  & ((\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]))))

	.dataa(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a33~PORTBDATAOUT0 ),
	.datab(\pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[1]~2_combout ),
	.datac(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a49~PORTBDATAOUT0 ),
	.datad(\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.cin(gnd),
	.combout(\pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[1]~3_combout ),
	.cout());
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[1]~3 .lut_mask = 16'hE2CC;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[1]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y44_N14
cycloneive_lcell_comb \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~2 (
	.dataa(\pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[1]~3_combout ),
	.datab(\pram|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datac(gnd),
	.datad(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [2]),
	.cin(gnd),
	.combout(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~2_combout ),
	.cout());
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~2 .lut_mask = 16'hBB88;
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y44_N15
dffeas \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1] .is_wysiwyg = "true";
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y42_N20
cycloneive_lcell_comb \pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[1]~8 (
// Equation(s):
// \pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[1]~8_combout  = (\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & (((\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0])))) # 
// (!\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ((\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ((\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a17~portadataout ))) # 
// (!\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & (\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a1~portadataout ))))

	.dataa(\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]),
	.datab(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a1~portadataout ),
	.datac(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a17~portadataout ),
	.datad(\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]),
	.cin(gnd),
	.combout(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[1]~8_combout ),
	.cout());
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[1]~8 .lut_mask = 16'hFA44;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[1]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y42_N22
cycloneive_lcell_comb \pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[1]~9 (
// Equation(s):
// \pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[1]~9_combout  = (\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[1]~8_combout  & 
// ((\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a49~portadataout ) # ((!\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1])))) # (!\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[1]~8_combout  
// & (((\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a33~portadataout  & \pram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]))))

	.dataa(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a49~portadataout ),
	.datab(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[1]~8_combout ),
	.datac(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a33~portadataout ),
	.datad(\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]),
	.cin(gnd),
	.combout(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[1]~9_combout ),
	.cout());
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[1]~9 .lut_mask = 16'hB8CC;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[1]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y36_N5
dffeas \controller|PC_next[2] (
	.clk(!\clk~clkctrl_outclk ),
	.d(\controller|PC_next[2]~17_combout ),
	.asdata(\controller|Add2~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\controller|Equal0~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|PC_next [2]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|PC_next[2] .is_wysiwyg = "true";
defparam \controller|PC_next[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y35_N3
dffeas \controller|LBPC1[2] (
	.clk(!\clk~clkctrl_outclk ),
	.d(\controller|Add2~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|LBPC1 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|LBPC1[2] .is_wysiwyg = "true";
defparam \controller|LBPC1[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y35_N28
cycloneive_lcell_comb \controller|LBPC2[2]~feeder (
// Equation(s):
// \controller|LBPC2[2]~feeder_combout  = \controller|LBPC1 [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\controller|LBPC1 [2]),
	.cin(gnd),
	.combout(\controller|LBPC2[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \controller|LBPC2[2]~feeder .lut_mask = 16'hFF00;
defparam \controller|LBPC2[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y35_N29
dffeas \controller|LBPC2[2] (
	.clk(!\clk~clkctrl_outclk ),
	.d(\controller|LBPC2[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|LBPC2 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|LBPC2[2] .is_wysiwyg = "true";
defparam \controller|LBPC2[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y35_N22
cycloneive_lcell_comb \pcounter|true_PC~3 (
// Equation(s):
// \pcounter|true_PC~3_combout  = (\branch_inst|branch_fail_o~3_combout  & ((\controller|LBPC2 [2]))) # (!\branch_inst|branch_fail_o~3_combout  & (\controller|PC_next [2]))

	.dataa(gnd),
	.datab(\controller|PC_next [2]),
	.datac(\branch_inst|branch_fail_o~3_combout ),
	.datad(\controller|LBPC2 [2]),
	.cin(gnd),
	.combout(\pcounter|true_PC~3_combout ),
	.cout());
// synopsys translate_off
defparam \pcounter|true_PC~3 .lut_mask = 16'hFC0C;
defparam \pcounter|true_PC~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y35_N23
dffeas \pcounter|true_PC[2] (
	.clk(\clk~clkctrl_outclk ),
	.d(\pcounter|true_PC~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pipeline|WideOr0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pcounter|true_PC [2]),
	.prn(vcc));
// synopsys translate_off
defparam \pcounter|true_PC[2] .is_wysiwyg = "true";
defparam \pcounter|true_PC[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y42_N24
cycloneive_lcell_comb \pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[15]~2 (
// Equation(s):
// \pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[15]~2_combout  = (\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ((\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]) # 
// ((\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a47~portadataout )))) # (!\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & (!\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & 
// ((\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a15~portadataout ))))

	.dataa(\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]),
	.datab(\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]),
	.datac(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a47~portadataout ),
	.datad(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a15~portadataout ),
	.cin(gnd),
	.combout(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[15]~2_combout ),
	.cout());
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[15]~2 .lut_mask = 16'hB9A8;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[15]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y42_N2
cycloneive_lcell_comb \pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[15]~3 (
// Equation(s):
// \pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[15]~3_combout  = (\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[15]~2_combout  & 
// ((\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a63~portadataout ) # ((!\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0])))) # (!\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[15]~2_combout  
// & (((\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a31~portadataout  & \pram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]))))

	.dataa(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a63~portadataout ),
	.datab(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[15]~2_combout ),
	.datac(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a31~portadataout ),
	.datad(\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]),
	.cin(gnd),
	.combout(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[15]~3_combout ),
	.cout());
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[15]~3 .lut_mask = 16'hB8CC;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[15]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y38_N6
cycloneive_lcell_comb \decode|Equal2~0 (
// Equation(s):
// \decode|Equal2~0_combout  = (!\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[15]~3_combout  & (\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[10]~25_combout  & 
// (\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[13]~21_combout  & !\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[14]~1_combout )))

	.dataa(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[15]~3_combout ),
	.datab(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[10]~25_combout ),
	.datac(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[13]~21_combout ),
	.datad(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[14]~1_combout ),
	.cin(gnd),
	.combout(\decode|Equal2~0_combout ),
	.cout());
// synopsys translate_off
defparam \decode|Equal2~0 .lut_mask = 16'h0040;
defparam \decode|Equal2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y38_N2
cycloneive_lcell_comb \decode|Equal2~1 (
// Equation(s):
// \decode|Equal2~1_combout  = (\decode|Equal2~0_combout  & (!\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[11]~23_combout  & !\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[12]~19_combout ))

	.dataa(gnd),
	.datab(\decode|Equal2~0_combout ),
	.datac(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[11]~23_combout ),
	.datad(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[12]~19_combout ),
	.cin(gnd),
	.combout(\decode|Equal2~1_combout ),
	.cout());
// synopsys translate_off
defparam \decode|Equal2~1 .lut_mask = 16'h000C;
defparam \decode|Equal2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y38_N3
dffeas \pipeline|enable_i[0][2] (
	.clk(\clk~clkctrl_outclk ),
	.d(\decode|Equal2~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeline|enable_i[0][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pipeline|enable_i[0][2] .is_wysiwyg = "true";
defparam \pipeline|enable_i[0][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y38_N12
cycloneive_lcell_comb \decode|Equal6~0 (
// Equation(s):
// \decode|Equal6~0_combout  = (\decode|Equal2~0_combout  & (!\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[11]~23_combout  & \pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[12]~19_combout ))

	.dataa(gnd),
	.datab(\decode|Equal2~0_combout ),
	.datac(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[11]~23_combout ),
	.datad(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[12]~19_combout ),
	.cin(gnd),
	.combout(\decode|Equal6~0_combout ),
	.cout());
// synopsys translate_off
defparam \decode|Equal6~0 .lut_mask = 16'h0C00;
defparam \decode|Equal6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y38_N13
dffeas \pipeline|enable_i[0][6] (
	.clk(\clk~clkctrl_outclk ),
	.d(\decode|Equal6~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeline|enable_i[0][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pipeline|enable_i[0][6] .is_wysiwyg = "true";
defparam \pipeline|enable_i[0][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y39_N22
cycloneive_lcell_comb \decode|D[2]~15 (
// Equation(s):
// \decode|D[2]~15_combout  = (\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[15]~3_combout ) # ((\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[14]~1_combout  & ((!\decode|D~9_combout ) # 
// (!\decode|RC~8_combout ))))

	.dataa(\decode|RC~8_combout ),
	.datab(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[14]~1_combout ),
	.datac(\decode|D~9_combout ),
	.datad(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[15]~3_combout ),
	.cin(gnd),
	.combout(\decode|D[2]~15_combout ),
	.cout());
// synopsys translate_off
defparam \decode|D[2]~15 .lut_mask = 16'hFF4C;
defparam \decode|D[2]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y37_N20
cycloneive_lcell_comb \decode|D[2]~12 (
// Equation(s):
// \decode|D[2]~12_combout  = (\decode|D[2]~15_combout  & \pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[2]~7_combout )

	.dataa(gnd),
	.datab(\decode|D[2]~15_combout ),
	.datac(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[2]~7_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\decode|D[2]~12_combout ),
	.cout());
// synopsys translate_off
defparam \decode|D[2]~12 .lut_mask = 16'hC0C0;
defparam \decode|D[2]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y37_N21
dffeas \pipeline|D_i[0][2] (
	.clk(\clk~clkctrl_outclk ),
	.d(\decode|D[2]~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pipeline|WideOr0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeline|D_i[0][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pipeline|D_i[0][2] .is_wysiwyg = "true";
defparam \pipeline|D_i[0][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y38_N30
cycloneive_lcell_comb \pipeline|enable_i~32 (
// Equation(s):
// \pipeline|enable_i~32_combout  = (!\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[7]~29_combout  & (\pipeline|WideOr0~4_combout  & (\decode|Equal17~0_combout  & 
// \pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[10]~25_combout )))

	.dataa(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[7]~29_combout ),
	.datab(\pipeline|WideOr0~4_combout ),
	.datac(\decode|Equal17~0_combout ),
	.datad(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[10]~25_combout ),
	.cin(gnd),
	.combout(\pipeline|enable_i~32_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|enable_i~32 .lut_mask = 16'h4000;
defparam \pipeline|enable_i~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y41_N24
cycloneive_lcell_comb \pipeline|enable_i_rtl_0|auto_generated|cntr1|add_sub6_result_int[0]~0 (
// Equation(s):
// \pipeline|enable_i_rtl_0|auto_generated|cntr1|add_sub6_result_int[0]~0_combout  = \pipeline|enable_i_rtl_0|auto_generated|cntr1|counter_reg_bit [0] $ (VCC)
// \pipeline|enable_i_rtl_0|auto_generated|cntr1|add_sub6_result_int[0]~1  = CARRY(\pipeline|enable_i_rtl_0|auto_generated|cntr1|counter_reg_bit [0])

	.dataa(gnd),
	.datab(\pipeline|enable_i_rtl_0|auto_generated|cntr1|counter_reg_bit [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\pipeline|enable_i_rtl_0|auto_generated|cntr1|add_sub6_result_int[0]~0_combout ),
	.cout(\pipeline|enable_i_rtl_0|auto_generated|cntr1|add_sub6_result_int[0]~1 ));
// synopsys translate_off
defparam \pipeline|enable_i_rtl_0|auto_generated|cntr1|add_sub6_result_int[0]~0 .lut_mask = 16'h33CC;
defparam \pipeline|enable_i_rtl_0|auto_generated|cntr1|add_sub6_result_int[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y41_N26
cycloneive_lcell_comb \pipeline|enable_i_rtl_0|auto_generated|cntr1|add_sub6_result_int[1]~2 (
// Equation(s):
// \pipeline|enable_i_rtl_0|auto_generated|cntr1|add_sub6_result_int[1]~2_combout  = (\pipeline|enable_i_rtl_0|auto_generated|cntr1|counter_reg_bit [1] & (!\pipeline|enable_i_rtl_0|auto_generated|cntr1|add_sub6_result_int[0]~1 )) # 
// (!\pipeline|enable_i_rtl_0|auto_generated|cntr1|counter_reg_bit [1] & ((\pipeline|enable_i_rtl_0|auto_generated|cntr1|add_sub6_result_int[0]~1 ) # (GND)))
// \pipeline|enable_i_rtl_0|auto_generated|cntr1|add_sub6_result_int[1]~3  = CARRY((!\pipeline|enable_i_rtl_0|auto_generated|cntr1|add_sub6_result_int[0]~1 ) # (!\pipeline|enable_i_rtl_0|auto_generated|cntr1|counter_reg_bit [1]))

	.dataa(\pipeline|enable_i_rtl_0|auto_generated|cntr1|counter_reg_bit [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\pipeline|enable_i_rtl_0|auto_generated|cntr1|add_sub6_result_int[0]~1 ),
	.combout(\pipeline|enable_i_rtl_0|auto_generated|cntr1|add_sub6_result_int[1]~2_combout ),
	.cout(\pipeline|enable_i_rtl_0|auto_generated|cntr1|add_sub6_result_int[1]~3 ));
// synopsys translate_off
defparam \pipeline|enable_i_rtl_0|auto_generated|cntr1|add_sub6_result_int[1]~2 .lut_mask = 16'h5A5F;
defparam \pipeline|enable_i_rtl_0|auto_generated|cntr1|add_sub6_result_int[1]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y41_N28
cycloneive_lcell_comb \pipeline|enable_i_rtl_0|auto_generated|cntr1|add_sub6_result_int[2]~4 (
// Equation(s):
// \pipeline|enable_i_rtl_0|auto_generated|cntr1|add_sub6_result_int[2]~4_combout  = !\pipeline|enable_i_rtl_0|auto_generated|cntr1|add_sub6_result_int[1]~3 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\pipeline|enable_i_rtl_0|auto_generated|cntr1|add_sub6_result_int[1]~3 ),
	.combout(\pipeline|enable_i_rtl_0|auto_generated|cntr1|add_sub6_result_int[2]~4_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|enable_i_rtl_0|auto_generated|cntr1|add_sub6_result_int[2]~4 .lut_mask = 16'h0F0F;
defparam \pipeline|enable_i_rtl_0|auto_generated|cntr1|add_sub6_result_int[2]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y41_N2
cycloneive_lcell_comb \pipeline|enable_i_rtl_0|auto_generated|cntr1|trigger_mux_w[1]~1 (
// Equation(s):
// \pipeline|enable_i_rtl_0|auto_generated|cntr1|trigger_mux_w[1]~1_combout  = (\pipeline|enable_i_rtl_0|auto_generated|cntr1|add_sub6_result_int[1]~2_combout  & (!\pipeline|enable_i_rtl_0|auto_generated|cntr1|add_sub6_result_int[2]~4_combout  & 
// ((\pipeline|enable_i_rtl_0|auto_generated|cntr1|counter_reg_bit [0]) # (!\pipeline|enable_i_rtl_0|auto_generated|cntr1|counter_reg_bit [1]))))

	.dataa(\pipeline|enable_i_rtl_0|auto_generated|cntr1|add_sub6_result_int[1]~2_combout ),
	.datab(\pipeline|enable_i_rtl_0|auto_generated|cntr1|add_sub6_result_int[2]~4_combout ),
	.datac(\pipeline|enable_i_rtl_0|auto_generated|cntr1|counter_reg_bit [1]),
	.datad(\pipeline|enable_i_rtl_0|auto_generated|cntr1|counter_reg_bit [0]),
	.cin(gnd),
	.combout(\pipeline|enable_i_rtl_0|auto_generated|cntr1|trigger_mux_w[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|enable_i_rtl_0|auto_generated|cntr1|trigger_mux_w[1]~1 .lut_mask = 16'h2202;
defparam \pipeline|enable_i_rtl_0|auto_generated|cntr1|trigger_mux_w[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y41_N3
dffeas \pipeline|enable_i_rtl_0|auto_generated|cntr1|counter_reg_bit[1] (
	.clk(\clk~clkctrl_outclk ),
	.d(\pipeline|enable_i_rtl_0|auto_generated|cntr1|trigger_mux_w[1]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeline|enable_i_rtl_0|auto_generated|cntr1|counter_reg_bit [1]),
	.prn(vcc));
// synopsys translate_off
defparam \pipeline|enable_i_rtl_0|auto_generated|cntr1|counter_reg_bit[1] .is_wysiwyg = "true";
defparam \pipeline|enable_i_rtl_0|auto_generated|cntr1|counter_reg_bit[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y41_N16
cycloneive_lcell_comb \pipeline|enable_i_rtl_0|auto_generated|cntr1|trigger_mux_w[0]~0 (
// Equation(s):
// \pipeline|enable_i_rtl_0|auto_generated|cntr1|trigger_mux_w[0]~0_combout  = (!\pipeline|enable_i_rtl_0|auto_generated|cntr1|add_sub6_result_int[2]~4_combout  & (\pipeline|enable_i_rtl_0|auto_generated|cntr1|add_sub6_result_int[0]~0_combout  & 
// ((\pipeline|enable_i_rtl_0|auto_generated|cntr1|counter_reg_bit [0]) # (!\pipeline|enable_i_rtl_0|auto_generated|cntr1|counter_reg_bit [1]))))

	.dataa(\pipeline|enable_i_rtl_0|auto_generated|cntr1|counter_reg_bit [1]),
	.datab(\pipeline|enable_i_rtl_0|auto_generated|cntr1|add_sub6_result_int[2]~4_combout ),
	.datac(\pipeline|enable_i_rtl_0|auto_generated|cntr1|counter_reg_bit [0]),
	.datad(\pipeline|enable_i_rtl_0|auto_generated|cntr1|add_sub6_result_int[0]~0_combout ),
	.cin(gnd),
	.combout(\pipeline|enable_i_rtl_0|auto_generated|cntr1|trigger_mux_w[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|enable_i_rtl_0|auto_generated|cntr1|trigger_mux_w[0]~0 .lut_mask = 16'h3100;
defparam \pipeline|enable_i_rtl_0|auto_generated|cntr1|trigger_mux_w[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y41_N17
dffeas \pipeline|enable_i_rtl_0|auto_generated|cntr1|counter_reg_bit[0] (
	.clk(\clk~clkctrl_outclk ),
	.d(\pipeline|enable_i_rtl_0|auto_generated|cntr1|trigger_mux_w[0]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeline|enable_i_rtl_0|auto_generated|cntr1|counter_reg_bit [0]),
	.prn(vcc));
// synopsys translate_off
defparam \pipeline|enable_i_rtl_0|auto_generated|cntr1|counter_reg_bit[0] .is_wysiwyg = "true";
defparam \pipeline|enable_i_rtl_0|auto_generated|cntr1|counter_reg_bit[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y41_N4
cycloneive_lcell_comb \pipeline|enable_i_rtl_0|auto_generated|dffe3a[0]~feeder (
// Equation(s):
// \pipeline|enable_i_rtl_0|auto_generated|dffe3a[0]~feeder_combout  = \pipeline|enable_i_rtl_0|auto_generated|cntr1|counter_reg_bit [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\pipeline|enable_i_rtl_0|auto_generated|cntr1|counter_reg_bit [0]),
	.cin(gnd),
	.combout(\pipeline|enable_i_rtl_0|auto_generated|dffe3a[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|enable_i_rtl_0|auto_generated|dffe3a[0]~feeder .lut_mask = 16'hFF00;
defparam \pipeline|enable_i_rtl_0|auto_generated|dffe3a[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y41_N5
dffeas \pipeline|enable_i_rtl_0|auto_generated|dffe3a[0] (
	.clk(\clk~clkctrl_outclk ),
	.d(\pipeline|enable_i_rtl_0|auto_generated|dffe3a[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeline|enable_i_rtl_0|auto_generated|dffe3a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \pipeline|enable_i_rtl_0|auto_generated|dffe3a[0] .is_wysiwyg = "true";
defparam \pipeline|enable_i_rtl_0|auto_generated|dffe3a[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y41_N6
cycloneive_lcell_comb \pipeline|enable_i_rtl_0|auto_generated|dffe3a[1]~0 (
// Equation(s):
// \pipeline|enable_i_rtl_0|auto_generated|dffe3a[1]~0_combout  = !\pipeline|enable_i_rtl_0|auto_generated|cntr1|counter_reg_bit [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(\pipeline|enable_i_rtl_0|auto_generated|cntr1|counter_reg_bit [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\pipeline|enable_i_rtl_0|auto_generated|dffe3a[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|enable_i_rtl_0|auto_generated|dffe3a[1]~0 .lut_mask = 16'h0F0F;
defparam \pipeline|enable_i_rtl_0|auto_generated|dffe3a[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y41_N7
dffeas \pipeline|enable_i_rtl_0|auto_generated|dffe3a[1] (
	.clk(\clk~clkctrl_outclk ),
	.d(\pipeline|enable_i_rtl_0|auto_generated|dffe3a[1]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeline|enable_i_rtl_0|auto_generated|dffe3a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \pipeline|enable_i_rtl_0|auto_generated|dffe3a[1] .is_wysiwyg = "true";
defparam \pipeline|enable_i_rtl_0|auto_generated|dffe3a[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y38_N20
cycloneive_lcell_comb \pipeline|enable_i_rtl_0|auto_generated|dffe3a[1]~_wirecell (
// Equation(s):
// \pipeline|enable_i_rtl_0|auto_generated|dffe3a[1]~_wirecell_combout  = !\pipeline|enable_i_rtl_0|auto_generated|dffe3a [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\pipeline|enable_i_rtl_0|auto_generated|dffe3a [1]),
	.cin(gnd),
	.combout(\pipeline|enable_i_rtl_0|auto_generated|dffe3a[1]~_wirecell_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|enable_i_rtl_0|auto_generated|dffe3a[1]~_wirecell .lut_mask = 16'h00FF;
defparam \pipeline|enable_i_rtl_0|auto_generated|dffe3a[1]~_wirecell .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y38_N6
cycloneive_lcell_comb \pipeline|enable_i~18 (
// Equation(s):
// \pipeline|enable_i~18_combout  = (\decode|Equal21~1_combout  & \pipeline|WideOr0~4_combout )

	.dataa(\decode|Equal21~1_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\pipeline|WideOr0~4_combout ),
	.cin(gnd),
	.combout(\pipeline|enable_i~18_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|enable_i~18 .lut_mask = 16'hAA00;
defparam \pipeline|enable_i~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y39_N20
cycloneive_lcell_comb \pipeline|enable_i~19 (
// Equation(s):
// \pipeline|enable_i~19_combout  = (\pipeline|WideOr0~4_combout  & \decode|Equal22~3_combout )

	.dataa(gnd),
	.datab(\pipeline|WideOr0~4_combout ),
	.datac(gnd),
	.datad(\decode|Equal22~3_combout ),
	.cin(gnd),
	.combout(\pipeline|enable_i~19_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|enable_i~19 .lut_mask = 16'hCC00;
defparam \pipeline|enable_i~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y38_N16
cycloneive_lcell_comb \pipeline|enable_i~20 (
// Equation(s):
// \pipeline|enable_i~20_combout  = (\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[3]~11_combout  & (\decode|Equal23~3_combout  & (!\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[4]~15_combout  & 
// \pipeline|WideOr0~4_combout )))

	.dataa(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[3]~11_combout ),
	.datab(\decode|Equal23~3_combout ),
	.datac(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[4]~15_combout ),
	.datad(\pipeline|WideOr0~4_combout ),
	.cin(gnd),
	.combout(\pipeline|enable_i~20_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|enable_i~20 .lut_mask = 16'h0800;
defparam \pipeline|enable_i~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y40_N26
cycloneive_lcell_comb \pipeline|enable_i~21 (
// Equation(s):
// \pipeline|enable_i~21_combout  = (\decode|Equal23~3_combout  & (\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[4]~15_combout  & (\pipeline|WideOr0~4_combout  & 
// !\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[3]~11_combout )))

	.dataa(\decode|Equal23~3_combout ),
	.datab(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[4]~15_combout ),
	.datac(\pipeline|WideOr0~4_combout ),
	.datad(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[3]~11_combout ),
	.cin(gnd),
	.combout(\pipeline|enable_i~21_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|enable_i~21 .lut_mask = 16'h0080;
defparam \pipeline|enable_i~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y40_N4
cycloneive_lcell_comb \pipeline|enable_i~22 (
// Equation(s):
// \pipeline|enable_i~22_combout  = (\decode|Equal23~3_combout  & (\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[4]~15_combout  & (\pipeline|WideOr0~4_combout  & 
// \pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[3]~11_combout )))

	.dataa(\decode|Equal23~3_combout ),
	.datab(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[4]~15_combout ),
	.datac(\pipeline|WideOr0~4_combout ),
	.datad(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[3]~11_combout ),
	.cin(gnd),
	.combout(\pipeline|enable_i~22_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|enable_i~22 .lut_mask = 16'h8000;
defparam \pipeline|enable_i~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y38_N26
cycloneive_lcell_comb \pipeline|enable_i~24 (
// Equation(s):
// \pipeline|enable_i~24_combout  = (\pipeline|WideOr0~4_combout  & (\decode|Equal26~0_combout  & (!\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[7]~29_combout  & \decode|Equal23~1_combout )))

	.dataa(\pipeline|WideOr0~4_combout ),
	.datab(\decode|Equal26~0_combout ),
	.datac(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[7]~29_combout ),
	.datad(\decode|Equal23~1_combout ),
	.cin(gnd),
	.combout(\pipeline|enable_i~24_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|enable_i~24 .lut_mask = 16'h0800;
defparam \pipeline|enable_i~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y38_N24
cycloneive_lcell_comb \decode|Equal34~0 (
// Equation(s):
// \decode|Equal34~0_combout  = (!\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[15]~3_combout  & (\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[13]~21_combout  & 
// \pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[14]~1_combout ))

	.dataa(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[15]~3_combout ),
	.datab(gnd),
	.datac(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[13]~21_combout ),
	.datad(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[14]~1_combout ),
	.cin(gnd),
	.combout(\decode|Equal34~0_combout ),
	.cout());
// synopsys translate_off
defparam \decode|Equal34~0 .lut_mask = 16'h5000;
defparam \decode|Equal34~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y38_N4
cycloneive_lcell_comb \pipeline|enable_i~25 (
// Equation(s):
// \pipeline|enable_i~25_combout  = (\pipeline|WideOr0~4_combout  & (\decode|Equal34~0_combout  & (!\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[11]~23_combout  & 
// !\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[12]~19_combout )))

	.dataa(\pipeline|WideOr0~4_combout ),
	.datab(\decode|Equal34~0_combout ),
	.datac(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[11]~23_combout ),
	.datad(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[12]~19_combout ),
	.cin(gnd),
	.combout(\pipeline|enable_i~25_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|enable_i~25 .lut_mask = 16'h0008;
defparam \pipeline|enable_i~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y38_N14
cycloneive_lcell_comb \pipeline|enable_i~26 (
// Equation(s):
// \pipeline|enable_i~26_combout  = (\pipeline|WideOr0~4_combout  & (\decode|Equal34~0_combout  & (\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[11]~23_combout  & 
// !\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[12]~19_combout )))

	.dataa(\pipeline|WideOr0~4_combout ),
	.datab(\decode|Equal34~0_combout ),
	.datac(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[11]~23_combout ),
	.datad(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[12]~19_combout ),
	.cin(gnd),
	.combout(\pipeline|enable_i~26_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|enable_i~26 .lut_mask = 16'h0080;
defparam \pipeline|enable_i~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y38_N18
cycloneive_lcell_comb \decode|Equal31~1 (
// Equation(s):
// \decode|Equal31~1_combout  = (\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[12]~19_combout  & (\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[14]~1_combout  & 
// !\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[15]~3_combout ))

	.dataa(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[12]~19_combout ),
	.datab(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[14]~1_combout ),
	.datac(gnd),
	.datad(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[15]~3_combout ),
	.cin(gnd),
	.combout(\decode|Equal31~1_combout ),
	.cout());
// synopsys translate_off
defparam \decode|Equal31~1 .lut_mask = 16'h0088;
defparam \decode|Equal31~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y38_N28
cycloneive_lcell_comb \pipeline|enable_i~27 (
// Equation(s):
// \pipeline|enable_i~27_combout  = (!\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[11]~23_combout  & (\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[13]~21_combout  & (\pipeline|WideOr0~4_combout  & 
// \decode|Equal31~1_combout )))

	.dataa(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[11]~23_combout ),
	.datab(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[13]~21_combout ),
	.datac(\pipeline|WideOr0~4_combout ),
	.datad(\decode|Equal31~1_combout ),
	.cin(gnd),
	.combout(\pipeline|enable_i~27_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|enable_i~27 .lut_mask = 16'h4000;
defparam \pipeline|enable_i~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y38_N14
cycloneive_lcell_comb \pipeline|enable_i~23 (
// Equation(s):
// \pipeline|enable_i~23_combout  = (\pipeline|WideOr0~4_combout  & (\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[13]~21_combout  & \decode|Equal33~0_combout ))

	.dataa(\pipeline|WideOr0~4_combout ),
	.datab(gnd),
	.datac(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[13]~21_combout ),
	.datad(\decode|Equal33~0_combout ),
	.cin(gnd),
	.combout(\pipeline|enable_i~23_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|enable_i~23 .lut_mask = 16'hA000;
defparam \pipeline|enable_i~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y38_N22
cycloneive_lcell_comb \pipeline|enable_i~28 (
// Equation(s):
// \pipeline|enable_i~28_combout  = (\pipeline|WideOr0~4_combout  & (\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[11]~23_combout  & \decode|Equal31~0_combout ))

	.dataa(\pipeline|WideOr0~4_combout ),
	.datab(gnd),
	.datac(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[11]~23_combout ),
	.datad(\decode|Equal31~0_combout ),
	.cin(gnd),
	.combout(\pipeline|enable_i~28_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|enable_i~28 .lut_mask = 16'hA000;
defparam \pipeline|enable_i~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y39_N16
cycloneive_lcell_comb \pipeline|enable_i~33 (
// Equation(s):
// \pipeline|enable_i~33_combout  = (!\decode|Equal22~3_combout  & (!\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[14]~1_combout  & (\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[15]~3_combout  & 
// \pipeline|WideOr0~4_combout )))

	.dataa(\decode|Equal22~3_combout ),
	.datab(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[14]~1_combout ),
	.datac(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[15]~3_combout ),
	.datad(\pipeline|WideOr0~4_combout ),
	.cin(gnd),
	.combout(\pipeline|enable_i~33_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|enable_i~33 .lut_mask = 16'h1000;
defparam \pipeline|enable_i~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y38_N0
cycloneive_ram_block \pipeline|enable_i_rtl_0|auto_generated|altsyncram4|ram_block5a0 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,\pipeline|enable_i~33_combout ,\pipeline|enable_i~28_combout ,\pipeline|enable_i~23_combout ,\pipeline|enable_i~27_combout ,\pipeline|enable_i~26_combout ,\pipeline|enable_i~25_combout ,
\pipeline|enable_i~24_combout ,\pipeline|enable_i~22_combout ,\pipeline|enable_i~21_combout ,\pipeline|enable_i~20_combout ,\pipeline|enable_i~19_combout ,\pipeline|enable_i~18_combout ,\pipeline|enable_i~32_combout }),
	.portaaddr({\pipeline|enable_i_rtl_0|auto_generated|cntr1|counter_reg_bit [1],\pipeline|enable_i_rtl_0|auto_generated|cntr1|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(36'b000000000000000000000000000000000000),
	.portbaddr({\pipeline|enable_i_rtl_0|auto_generated|dffe3a[1]~_wirecell_combout ,\pipeline|enable_i_rtl_0|auto_generated|dffe3a [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\pipeline|enable_i_rtl_0|auto_generated|altsyncram4|ram_block5a0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \pipeline|enable_i_rtl_0|auto_generated|altsyncram4|ram_block5a0 .data_interleave_offset_in_bits = 1;
defparam \pipeline|enable_i_rtl_0|auto_generated|altsyncram4|ram_block5a0 .data_interleave_width_in_bits = 1;
defparam \pipeline|enable_i_rtl_0|auto_generated|altsyncram4|ram_block5a0 .logical_ram_name = "pipeline_registers:pipeline|altshift_taps:enable_i_rtl_0|shift_taps_96m:auto_generated|altsyncram_tk31:altsyncram4|ALTSYNCRAM";
defparam \pipeline|enable_i_rtl_0|auto_generated|altsyncram4|ram_block5a0 .mixed_port_feed_through_mode = "dont_care";
defparam \pipeline|enable_i_rtl_0|auto_generated|altsyncram4|ram_block5a0 .operation_mode = "dual_port";
defparam \pipeline|enable_i_rtl_0|auto_generated|altsyncram4|ram_block5a0 .port_a_address_clear = "none";
defparam \pipeline|enable_i_rtl_0|auto_generated|altsyncram4|ram_block5a0 .port_a_address_width = 2;
defparam \pipeline|enable_i_rtl_0|auto_generated|altsyncram4|ram_block5a0 .port_a_byte_enable_clock = "none";
defparam \pipeline|enable_i_rtl_0|auto_generated|altsyncram4|ram_block5a0 .port_a_data_out_clear = "none";
defparam \pipeline|enable_i_rtl_0|auto_generated|altsyncram4|ram_block5a0 .port_a_data_out_clock = "none";
defparam \pipeline|enable_i_rtl_0|auto_generated|altsyncram4|ram_block5a0 .port_a_data_width = 36;
defparam \pipeline|enable_i_rtl_0|auto_generated|altsyncram4|ram_block5a0 .port_a_first_address = 0;
defparam \pipeline|enable_i_rtl_0|auto_generated|altsyncram4|ram_block5a0 .port_a_first_bit_number = 0;
defparam \pipeline|enable_i_rtl_0|auto_generated|altsyncram4|ram_block5a0 .port_a_last_address = 3;
defparam \pipeline|enable_i_rtl_0|auto_generated|altsyncram4|ram_block5a0 .port_a_logical_ram_depth = 3;
defparam \pipeline|enable_i_rtl_0|auto_generated|altsyncram4|ram_block5a0 .port_a_logical_ram_width = 13;
defparam \pipeline|enable_i_rtl_0|auto_generated|altsyncram4|ram_block5a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \pipeline|enable_i_rtl_0|auto_generated|altsyncram4|ram_block5a0 .port_b_address_clear = "none";
defparam \pipeline|enable_i_rtl_0|auto_generated|altsyncram4|ram_block5a0 .port_b_address_clock = "clock0";
defparam \pipeline|enable_i_rtl_0|auto_generated|altsyncram4|ram_block5a0 .port_b_address_width = 2;
defparam \pipeline|enable_i_rtl_0|auto_generated|altsyncram4|ram_block5a0 .port_b_data_out_clear = "none";
defparam \pipeline|enable_i_rtl_0|auto_generated|altsyncram4|ram_block5a0 .port_b_data_out_clock = "clock0";
defparam \pipeline|enable_i_rtl_0|auto_generated|altsyncram4|ram_block5a0 .port_b_data_width = 36;
defparam \pipeline|enable_i_rtl_0|auto_generated|altsyncram4|ram_block5a0 .port_b_first_address = 0;
defparam \pipeline|enable_i_rtl_0|auto_generated|altsyncram4|ram_block5a0 .port_b_first_bit_number = 0;
defparam \pipeline|enable_i_rtl_0|auto_generated|altsyncram4|ram_block5a0 .port_b_last_address = 3;
defparam \pipeline|enable_i_rtl_0|auto_generated|altsyncram4|ram_block5a0 .port_b_logical_ram_depth = 3;
defparam \pipeline|enable_i_rtl_0|auto_generated|altsyncram4|ram_block5a0 .port_b_logical_ram_width = 13;
defparam \pipeline|enable_i_rtl_0|auto_generated|altsyncram4|ram_block5a0 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \pipeline|enable_i_rtl_0|auto_generated|altsyncram4|ram_block5a0 .port_b_read_enable_clock = "clock0";
defparam \pipeline|enable_i_rtl_0|auto_generated|altsyncram4|ram_block5a0 .ram_block_type = "M9K";
// synopsys translate_on

// Location: FF_X55_Y38_N19
dffeas \pipeline|exec_result_i[0][15] (
	.clk(\clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\alu_inst|result[15]~37_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeline|exec_result_i[0][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pipeline|exec_result_i[0][15] .is_wysiwyg = "true";
defparam \pipeline|exec_result_i[0][15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y38_N16
cycloneive_lcell_comb \pipeline|exec_result_i[1][15]~feeder (
// Equation(s):
// \pipeline|exec_result_i[1][15]~feeder_combout  = \pipeline|exec_result_i[0][15]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\pipeline|exec_result_i[0][15]~q ),
	.cin(gnd),
	.combout(\pipeline|exec_result_i[1][15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|exec_result_i[1][15]~feeder .lut_mask = 16'hFF00;
defparam \pipeline|exec_result_i[1][15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y38_N17
dffeas \pipeline|exec_result_i[1][15] (
	.clk(\clk~clkctrl_outclk ),
	.d(\pipeline|exec_result_i[1][15]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeline|exec_result_i[1][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pipeline|exec_result_i[1][15] .is_wysiwyg = "true";
defparam \pipeline|exec_result_i[1][15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y37_N26
cycloneive_lcell_comb \decode|Equal18~0 (
// Equation(s):
// \decode|Equal18~0_combout  = (\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[11]~23_combout  & (!\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[10]~25_combout  & 
// \pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[9]~27_combout ))

	.dataa(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[11]~23_combout ),
	.datab(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[10]~25_combout ),
	.datac(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[9]~27_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\decode|Equal18~0_combout ),
	.cout());
// synopsys translate_off
defparam \decode|Equal18~0 .lut_mask = 16'h2020;
defparam \decode|Equal18~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y37_N2
cycloneive_lcell_comb \pipeline|enable_i~14 (
// Equation(s):
// \pipeline|enable_i~14_combout  = (\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[8]~17_combout  & (\pipeline|WideOr0~4_combout  & (\decode|Equal18~0_combout  & \decode|Equal9~0_combout )))

	.dataa(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[8]~17_combout ),
	.datab(\pipeline|WideOr0~4_combout ),
	.datac(\decode|Equal18~0_combout ),
	.datad(\decode|Equal9~0_combout ),
	.cin(gnd),
	.combout(\pipeline|enable_i~14_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|enable_i~14 .lut_mask = 16'h8000;
defparam \pipeline|enable_i~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y37_N3
dffeas \pipeline|enable_i[0][20] (
	.clk(\clk~clkctrl_outclk ),
	.d(\pipeline|enable_i~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeline|enable_i[0][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pipeline|enable_i[0][20] .is_wysiwyg = "true";
defparam \pipeline|enable_i[0][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y37_N1
dffeas \pipeline|enable_i[1][20] (
	.clk(\clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\pipeline|enable_i[0][20]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeline|enable_i[1][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pipeline|enable_i[1][20] .is_wysiwyg = "true";
defparam \pipeline|enable_i[1][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y35_N23
dffeas \pipeline|enable_i[2][20] (
	.clk(\clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\pipeline|enable_i[1][20]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeline|enable_i[2][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pipeline|enable_i[2][20] .is_wysiwyg = "true";
defparam \pipeline|enable_i[2][20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y37_N4
cycloneive_lcell_comb \pipeline|enable_i~15 (
// Equation(s):
// \pipeline|enable_i~15_combout  = (!\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[8]~17_combout  & (\pipeline|WideOr0~4_combout  & (\decode|Equal18~0_combout  & \decode|Equal9~0_combout )))

	.dataa(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[8]~17_combout ),
	.datab(\pipeline|WideOr0~4_combout ),
	.datac(\decode|Equal18~0_combout ),
	.datad(\decode|Equal9~0_combout ),
	.cin(gnd),
	.combout(\pipeline|enable_i~15_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|enable_i~15 .lut_mask = 16'h4000;
defparam \pipeline|enable_i~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y37_N5
dffeas \pipeline|enable_i[0][19] (
	.clk(\clk~clkctrl_outclk ),
	.d(\pipeline|enable_i~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeline|enable_i[0][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pipeline|enable_i[0][19] .is_wysiwyg = "true";
defparam \pipeline|enable_i[0][19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y35_N18
cycloneive_lcell_comb \pipeline|enable_i[1][19]~feeder (
// Equation(s):
// \pipeline|enable_i[1][19]~feeder_combout  = \pipeline|enable_i[0][19]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\pipeline|enable_i[0][19]~q ),
	.cin(gnd),
	.combout(\pipeline|enable_i[1][19]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|enable_i[1][19]~feeder .lut_mask = 16'hFF00;
defparam \pipeline|enable_i[1][19]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y35_N19
dffeas \pipeline|enable_i[1][19] (
	.clk(\clk~clkctrl_outclk ),
	.d(\pipeline|enable_i[1][19]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeline|enable_i[1][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pipeline|enable_i[1][19] .is_wysiwyg = "true";
defparam \pipeline|enable_i[1][19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y35_N28
cycloneive_lcell_comb \pipeline|enable_i[2][19]~feeder (
// Equation(s):
// \pipeline|enable_i[2][19]~feeder_combout  = \pipeline|enable_i[1][19]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\pipeline|enable_i[1][19]~q ),
	.cin(gnd),
	.combout(\pipeline|enable_i[2][19]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|enable_i[2][19]~feeder .lut_mask = 16'hFF00;
defparam \pipeline|enable_i[2][19]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y35_N29
dffeas \pipeline|enable_i[2][19] (
	.clk(\clk~clkctrl_outclk ),
	.d(\pipeline|enable_i[2][19]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeline|enable_i[2][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pipeline|enable_i[2][19] .is_wysiwyg = "true";
defparam \pipeline|enable_i[2][19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y35_N22
cycloneive_lcell_comb \pipeline|always0~2 (
// Equation(s):
// \pipeline|always0~2_combout  = (\pipeline|enable_i_rtl_0|auto_generated|altsyncram4|ram_block5a0~portbdataout ) # ((\pipeline|enable_i_rtl_0|auto_generated|altsyncram4|ram_block5a1 ) # ((\pipeline|enable_i[2][20]~q ) # (\pipeline|enable_i[2][19]~q )))

	.dataa(\pipeline|enable_i_rtl_0|auto_generated|altsyncram4|ram_block5a0~portbdataout ),
	.datab(\pipeline|enable_i_rtl_0|auto_generated|altsyncram4|ram_block5a1 ),
	.datac(\pipeline|enable_i[2][20]~q ),
	.datad(\pipeline|enable_i[2][19]~q ),
	.cin(gnd),
	.combout(\pipeline|always0~2_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|always0~2 .lut_mask = 16'hFFFE;
defparam \pipeline|always0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y36_N22
cycloneive_lcell_comb \pipeline|enable_i~17 (
// Equation(s):
// \pipeline|enable_i~17_combout  = (\decode|Equal9~1_combout  & (\pipeline|WideOr0~4_combout  & (\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[10]~25_combout  & 
// \pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[9]~27_combout )))

	.dataa(\decode|Equal9~1_combout ),
	.datab(\pipeline|WideOr0~4_combout ),
	.datac(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[10]~25_combout ),
	.datad(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[9]~27_combout ),
	.cin(gnd),
	.combout(\pipeline|enable_i~17_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|enable_i~17 .lut_mask = 16'h8000;
defparam \pipeline|enable_i~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y36_N23
dffeas \pipeline|enable_i[0][15] (
	.clk(\clk~clkctrl_outclk ),
	.d(\pipeline|enable_i~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeline|enable_i[0][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pipeline|enable_i[0][15] .is_wysiwyg = "true";
defparam \pipeline|enable_i[0][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y35_N5
dffeas \pipeline|enable_i[1][15] (
	.clk(\clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\pipeline|enable_i[0][15]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeline|enable_i[1][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pipeline|enable_i[1][15] .is_wysiwyg = "true";
defparam \pipeline|enable_i[1][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y35_N11
dffeas \pipeline|enable_i[2][15] (
	.clk(\clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\pipeline|enable_i[1][15]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeline|enable_i[2][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pipeline|enable_i[2][15] .is_wysiwyg = "true";
defparam \pipeline|enable_i[2][15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y37_N14
cycloneive_lcell_comb \pipeline|enable_i~16 (
// Equation(s):
// \pipeline|enable_i~16_combout  = (\decode|Equal10~0_combout  & (\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[9]~27_combout  & (\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[10]~25_combout  & 
// \pipeline|WideOr0~4_combout )))

	.dataa(\decode|Equal10~0_combout ),
	.datab(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[9]~27_combout ),
	.datac(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[10]~25_combout ),
	.datad(\pipeline|WideOr0~4_combout ),
	.cin(gnd),
	.combout(\pipeline|enable_i~16_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|enable_i~16 .lut_mask = 16'h8000;
defparam \pipeline|enable_i~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y37_N15
dffeas \pipeline|enable_i[0][16] (
	.clk(\clk~clkctrl_outclk ),
	.d(\pipeline|enable_i~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeline|enable_i[0][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pipeline|enable_i[0][16] .is_wysiwyg = "true";
defparam \pipeline|enable_i[0][16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y35_N30
cycloneive_lcell_comb \pipeline|enable_i[1][16]~feeder (
// Equation(s):
// \pipeline|enable_i[1][16]~feeder_combout  = \pipeline|enable_i[0][16]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\pipeline|enable_i[0][16]~q ),
	.cin(gnd),
	.combout(\pipeline|enable_i[1][16]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|enable_i[1][16]~feeder .lut_mask = 16'hFF00;
defparam \pipeline|enable_i[1][16]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y35_N31
dffeas \pipeline|enable_i[1][16] (
	.clk(\clk~clkctrl_outclk ),
	.d(\pipeline|enable_i[1][16]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeline|enable_i[1][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pipeline|enable_i[1][16] .is_wysiwyg = "true";
defparam \pipeline|enable_i[1][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y35_N25
dffeas \pipeline|enable_i[2][16] (
	.clk(\clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\pipeline|enable_i[1][16]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeline|enable_i[2][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pipeline|enable_i[2][16] .is_wysiwyg = "true";
defparam \pipeline|enable_i[2][16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y37_N16
cycloneive_lcell_comb \pipeline|enable_i~13 (
// Equation(s):
// \pipeline|enable_i~13_combout  = (\decode|Equal17~0_combout  & (!\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[10]~25_combout  & \pipeline|WideOr0~4_combout ))

	.dataa(gnd),
	.datab(\decode|Equal17~0_combout ),
	.datac(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[10]~25_combout ),
	.datad(\pipeline|WideOr0~4_combout ),
	.cin(gnd),
	.combout(\pipeline|enable_i~13_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|enable_i~13 .lut_mask = 16'h0C00;
defparam \pipeline|enable_i~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y37_N17
dffeas \pipeline|enable_i[0][17] (
	.clk(\clk~clkctrl_outclk ),
	.d(\pipeline|enable_i~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeline|enable_i[0][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pipeline|enable_i[0][17] .is_wysiwyg = "true";
defparam \pipeline|enable_i[0][17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y35_N8
cycloneive_lcell_comb \pipeline|enable_i[1][17]~feeder (
// Equation(s):
// \pipeline|enable_i[1][17]~feeder_combout  = \pipeline|enable_i[0][17]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\pipeline|enable_i[0][17]~q ),
	.cin(gnd),
	.combout(\pipeline|enable_i[1][17]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|enable_i[1][17]~feeder .lut_mask = 16'hFF00;
defparam \pipeline|enable_i[1][17]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y35_N9
dffeas \pipeline|enable_i[1][17] (
	.clk(\clk~clkctrl_outclk ),
	.d(\pipeline|enable_i[1][17]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeline|enable_i[1][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pipeline|enable_i[1][17] .is_wysiwyg = "true";
defparam \pipeline|enable_i[1][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y35_N3
dffeas \pipeline|enable_i[2][17] (
	.clk(\clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\pipeline|enable_i[1][17]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeline|enable_i[2][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pipeline|enable_i[2][17] .is_wysiwyg = "true";
defparam \pipeline|enable_i[2][17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y36_N4
cycloneive_lcell_comb \pipeline|enable_i~12 (
// Equation(s):
// \pipeline|enable_i~12_combout  = (\decode|Equal9~1_combout  & (\pipeline|WideOr0~4_combout  & (\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[10]~25_combout  & 
// !\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[9]~27_combout )))

	.dataa(\decode|Equal9~1_combout ),
	.datab(\pipeline|WideOr0~4_combout ),
	.datac(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[10]~25_combout ),
	.datad(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[9]~27_combout ),
	.cin(gnd),
	.combout(\pipeline|enable_i~12_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|enable_i~12 .lut_mask = 16'h0080;
defparam \pipeline|enable_i~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y36_N5
dffeas \pipeline|enable_i[0][13] (
	.clk(\clk~clkctrl_outclk ),
	.d(\pipeline|enable_i~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeline|enable_i[0][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pipeline|enable_i[0][13] .is_wysiwyg = "true";
defparam \pipeline|enable_i[0][13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y35_N26
cycloneive_lcell_comb \pipeline|enable_i[1][13]~feeder (
// Equation(s):
// \pipeline|enable_i[1][13]~feeder_combout  = \pipeline|enable_i[0][13]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\pipeline|enable_i[0][13]~q ),
	.cin(gnd),
	.combout(\pipeline|enable_i[1][13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|enable_i[1][13]~feeder .lut_mask = 16'hFF00;
defparam \pipeline|enable_i[1][13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y35_N27
dffeas \pipeline|enable_i[1][13] (
	.clk(\clk~clkctrl_outclk ),
	.d(\pipeline|enable_i[1][13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeline|enable_i[1][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pipeline|enable_i[1][13] .is_wysiwyg = "true";
defparam \pipeline|enable_i[1][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y35_N7
dffeas \pipeline|enable_i[2][13] (
	.clk(\clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\pipeline|enable_i[1][13]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeline|enable_i[2][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pipeline|enable_i[2][13] .is_wysiwyg = "true";
defparam \pipeline|enable_i[2][13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y35_N2
cycloneive_lcell_comb \pipeline|always0~1 (
// Equation(s):
// \pipeline|always0~1_combout  = (\pipeline|enable_i[2][15]~q ) # ((\pipeline|enable_i[2][16]~q ) # ((\pipeline|enable_i[2][17]~q ) # (\pipeline|enable_i[2][13]~q )))

	.dataa(\pipeline|enable_i[2][15]~q ),
	.datab(\pipeline|enable_i[2][16]~q ),
	.datac(\pipeline|enable_i[2][17]~q ),
	.datad(\pipeline|enable_i[2][13]~q ),
	.cin(gnd),
	.combout(\pipeline|always0~1_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|always0~1 .lut_mask = 16'hFFFE;
defparam \pipeline|always0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y35_N0
cycloneive_lcell_comb \pipeline|always0~3 (
// Equation(s):
// \pipeline|always0~3_combout  = (\pipeline|enable_i_rtl_0|auto_generated|altsyncram4|ram_block5a3 ) # ((\pipeline|enable_i_rtl_0|auto_generated|altsyncram4|ram_block5a2 ) # ((\pipeline|enable_i_rtl_0|auto_generated|altsyncram4|ram_block5a5 ) # 
// (\pipeline|enable_i_rtl_0|auto_generated|altsyncram4|ram_block5a4 )))

	.dataa(\pipeline|enable_i_rtl_0|auto_generated|altsyncram4|ram_block5a3 ),
	.datab(\pipeline|enable_i_rtl_0|auto_generated|altsyncram4|ram_block5a2 ),
	.datac(\pipeline|enable_i_rtl_0|auto_generated|altsyncram4|ram_block5a5 ),
	.datad(\pipeline|enable_i_rtl_0|auto_generated|altsyncram4|ram_block5a4 ),
	.cin(gnd),
	.combout(\pipeline|always0~3_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|always0~3 .lut_mask = 16'hFFFE;
defparam \pipeline|always0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y37_N20
cycloneive_lcell_comb \pipeline|enable_i~10 (
// Equation(s):
// \pipeline|enable_i~10_combout  = (\decode|Equal10~0_combout  & (!\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[9]~27_combout  & (!\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[10]~25_combout  & 
// \pipeline|WideOr0~4_combout )))

	.dataa(\decode|Equal10~0_combout ),
	.datab(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[9]~27_combout ),
	.datac(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[10]~25_combout ),
	.datad(\pipeline|WideOr0~4_combout ),
	.cin(gnd),
	.combout(\pipeline|enable_i~10_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|enable_i~10 .lut_mask = 16'h0200;
defparam \pipeline|enable_i~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y37_N21
dffeas \pipeline|enable_i[0][10] (
	.clk(\clk~clkctrl_outclk ),
	.d(\pipeline|enable_i~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeline|enable_i[0][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pipeline|enable_i[0][10] .is_wysiwyg = "true";
defparam \pipeline|enable_i[0][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y36_N17
dffeas \pipeline|enable_i[1][10] (
	.clk(\clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\pipeline|enable_i[0][10]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeline|enable_i[1][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pipeline|enable_i[1][10] .is_wysiwyg = "true";
defparam \pipeline|enable_i[1][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y36_N6
cycloneive_lcell_comb \pipeline|enable_i[2][10]~feeder (
// Equation(s):
// \pipeline|enable_i[2][10]~feeder_combout  = \pipeline|enable_i[1][10]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\pipeline|enable_i[1][10]~q ),
	.cin(gnd),
	.combout(\pipeline|enable_i[2][10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|enable_i[2][10]~feeder .lut_mask = 16'hFF00;
defparam \pipeline|enable_i[2][10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y36_N7
dffeas \pipeline|enable_i[2][10] (
	.clk(\clk~clkctrl_outclk ),
	.d(\pipeline|enable_i[2][10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeline|enable_i[2][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pipeline|enable_i[2][10] .is_wysiwyg = "true";
defparam \pipeline|enable_i[2][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y36_N18
cycloneive_lcell_comb \pipeline|enable_i~29 (
// Equation(s):
// \pipeline|enable_i~29_combout  = (\decode|Equal9~1_combout  & (\pipeline|WideOr0~4_combout  & (!\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[10]~25_combout  & 
// \pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[9]~27_combout )))

	.dataa(\decode|Equal9~1_combout ),
	.datab(\pipeline|WideOr0~4_combout ),
	.datac(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[10]~25_combout ),
	.datad(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[9]~27_combout ),
	.cin(gnd),
	.combout(\pipeline|enable_i~29_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|enable_i~29 .lut_mask = 16'h0800;
defparam \pipeline|enable_i~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y36_N19
dffeas \pipeline|enable_i[0][11] (
	.clk(\clk~clkctrl_outclk ),
	.d(\pipeline|enable_i~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeline|enable_i[0][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pipeline|enable_i[0][11] .is_wysiwyg = "true";
defparam \pipeline|enable_i[0][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y36_N30
cycloneive_lcell_comb \pipeline|enable_i[1][11]~feeder (
// Equation(s):
// \pipeline|enable_i[1][11]~feeder_combout  = \pipeline|enable_i[0][11]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\pipeline|enable_i[0][11]~q ),
	.cin(gnd),
	.combout(\pipeline|enable_i[1][11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|enable_i[1][11]~feeder .lut_mask = 16'hFF00;
defparam \pipeline|enable_i[1][11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y36_N31
dffeas \pipeline|enable_i[1][11] (
	.clk(\clk~clkctrl_outclk ),
	.d(\pipeline|enable_i[1][11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeline|enable_i[1][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pipeline|enable_i[1][11] .is_wysiwyg = "true";
defparam \pipeline|enable_i[1][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y36_N25
dffeas \pipeline|enable_i[2][11] (
	.clk(\clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\pipeline|enable_i[1][11]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeline|enable_i[2][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pipeline|enable_i[2][11] .is_wysiwyg = "true";
defparam \pipeline|enable_i[2][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y37_N22
cycloneive_lcell_comb \pipeline|enable_i~30 (
// Equation(s):
// \pipeline|enable_i~30_combout  = (\decode|Equal10~0_combout  & (\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[9]~27_combout  & (!\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[10]~25_combout  & 
// \pipeline|WideOr0~4_combout )))

	.dataa(\decode|Equal10~0_combout ),
	.datab(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[9]~27_combout ),
	.datac(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[10]~25_combout ),
	.datad(\pipeline|WideOr0~4_combout ),
	.cin(gnd),
	.combout(\pipeline|enable_i~30_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|enable_i~30 .lut_mask = 16'h0800;
defparam \pipeline|enable_i~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y37_N23
dffeas \pipeline|enable_i[0][12] (
	.clk(\clk~clkctrl_outclk ),
	.d(\pipeline|enable_i~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeline|enable_i[0][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pipeline|enable_i[0][12] .is_wysiwyg = "true";
defparam \pipeline|enable_i[0][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y36_N8
cycloneive_lcell_comb \pipeline|enable_i[1][12]~feeder (
// Equation(s):
// \pipeline|enable_i[1][12]~feeder_combout  = \pipeline|enable_i[0][12]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\pipeline|enable_i[0][12]~q ),
	.cin(gnd),
	.combout(\pipeline|enable_i[1][12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|enable_i[1][12]~feeder .lut_mask = 16'hFF00;
defparam \pipeline|enable_i[1][12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y36_N9
dffeas \pipeline|enable_i[1][12] (
	.clk(\clk~clkctrl_outclk ),
	.d(\pipeline|enable_i[1][12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeline|enable_i[1][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pipeline|enable_i[1][12] .is_wysiwyg = "true";
defparam \pipeline|enable_i[1][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y36_N3
dffeas \pipeline|enable_i[2][12] (
	.clk(\clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\pipeline|enable_i[1][12]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeline|enable_i[2][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pipeline|enable_i[2][12] .is_wysiwyg = "true";
defparam \pipeline|enable_i[2][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y36_N0
cycloneive_lcell_comb \pipeline|enable_i~11 (
// Equation(s):
// \pipeline|enable_i~11_combout  = (\decode|Equal9~1_combout  & (\pipeline|WideOr0~4_combout  & (!\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[10]~25_combout  & 
// !\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[9]~27_combout )))

	.dataa(\decode|Equal9~1_combout ),
	.datab(\pipeline|WideOr0~4_combout ),
	.datac(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[10]~25_combout ),
	.datad(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[9]~27_combout ),
	.cin(gnd),
	.combout(\pipeline|enable_i~11_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|enable_i~11 .lut_mask = 16'h0008;
defparam \pipeline|enable_i~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y36_N1
dffeas \pipeline|enable_i[0][9] (
	.clk(\clk~clkctrl_outclk ),
	.d(\pipeline|enable_i~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeline|enable_i[0][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pipeline|enable_i[0][9] .is_wysiwyg = "true";
defparam \pipeline|enable_i[0][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y36_N28
cycloneive_lcell_comb \pipeline|enable_i[1][9]~feeder (
// Equation(s):
// \pipeline|enable_i[1][9]~feeder_combout  = \pipeline|enable_i[0][9]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\pipeline|enable_i[0][9]~q ),
	.cin(gnd),
	.combout(\pipeline|enable_i[1][9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|enable_i[1][9]~feeder .lut_mask = 16'hFF00;
defparam \pipeline|enable_i[1][9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y36_N29
dffeas \pipeline|enable_i[1][9] (
	.clk(\clk~clkctrl_outclk ),
	.d(\pipeline|enable_i[1][9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeline|enable_i[1][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pipeline|enable_i[1][9] .is_wysiwyg = "true";
defparam \pipeline|enable_i[1][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y36_N20
cycloneive_lcell_comb \pipeline|enable_i[2][9]~feeder (
// Equation(s):
// \pipeline|enable_i[2][9]~feeder_combout  = \pipeline|enable_i[1][9]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\pipeline|enable_i[1][9]~q ),
	.cin(gnd),
	.combout(\pipeline|enable_i[2][9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|enable_i[2][9]~feeder .lut_mask = 16'hFF00;
defparam \pipeline|enable_i[2][9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y36_N21
dffeas \pipeline|enable_i[2][9] (
	.clk(\clk~clkctrl_outclk ),
	.d(\pipeline|enable_i[2][9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeline|enable_i[2][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pipeline|enable_i[2][9] .is_wysiwyg = "true";
defparam \pipeline|enable_i[2][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y36_N2
cycloneive_lcell_comb \pipeline|always0~0 (
// Equation(s):
// \pipeline|always0~0_combout  = (\pipeline|enable_i[2][10]~q ) # ((\pipeline|enable_i[2][11]~q ) # ((\pipeline|enable_i[2][12]~q ) # (\pipeline|enable_i[2][9]~q )))

	.dataa(\pipeline|enable_i[2][10]~q ),
	.datab(\pipeline|enable_i[2][11]~q ),
	.datac(\pipeline|enable_i[2][12]~q ),
	.datad(\pipeline|enable_i[2][9]~q ),
	.cin(gnd),
	.combout(\pipeline|always0~0_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|always0~0 .lut_mask = 16'hFFFE;
defparam \pipeline|always0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y35_N16
cycloneive_lcell_comb \pipeline|always0~4 (
// Equation(s):
// \pipeline|always0~4_combout  = (\pipeline|always0~2_combout ) # ((\pipeline|always0~1_combout ) # ((\pipeline|always0~3_combout ) # (\pipeline|always0~0_combout )))

	.dataa(\pipeline|always0~2_combout ),
	.datab(\pipeline|always0~1_combout ),
	.datac(\pipeline|always0~3_combout ),
	.datad(\pipeline|always0~0_combout ),
	.cin(gnd),
	.combout(\pipeline|always0~4_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|always0~4 .lut_mask = 16'hFFFE;
defparam \pipeline|always0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y38_N26
cycloneive_lcell_comb \pipeline|always0~5 (
// Equation(s):
// \pipeline|always0~5_combout  = (\pipeline|enable_i_rtl_0|auto_generated|altsyncram4|ram_block5a8 ) # ((\pipeline|enable_i_rtl_0|auto_generated|altsyncram4|ram_block5a6 ) # ((\pipeline|enable_i_rtl_0|auto_generated|altsyncram4|ram_block5a9 ) # 
// (\pipeline|enable_i_rtl_0|auto_generated|altsyncram4|ram_block5a7 )))

	.dataa(\pipeline|enable_i_rtl_0|auto_generated|altsyncram4|ram_block5a8 ),
	.datab(\pipeline|enable_i_rtl_0|auto_generated|altsyncram4|ram_block5a6 ),
	.datac(\pipeline|enable_i_rtl_0|auto_generated|altsyncram4|ram_block5a9 ),
	.datad(\pipeline|enable_i_rtl_0|auto_generated|altsyncram4|ram_block5a7 ),
	.cin(gnd),
	.combout(\pipeline|always0~5_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|always0~5 .lut_mask = 16'hFFFE;
defparam \pipeline|always0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y38_N12
cycloneive_lcell_comb \pipeline|gprc_i~5 (
// Equation(s):
// \pipeline|gprc_i~5_combout  = (\pipeline|exec_result_i[1][15]~q  & ((\pipeline|enable_i_rtl_0|auto_generated|altsyncram4|ram_block5a10 ) # ((\pipeline|always0~4_combout ) # (\pipeline|always0~5_combout ))))

	.dataa(\pipeline|enable_i_rtl_0|auto_generated|altsyncram4|ram_block5a10 ),
	.datab(\pipeline|exec_result_i[1][15]~q ),
	.datac(\pipeline|always0~4_combout ),
	.datad(\pipeline|always0~5_combout ),
	.cin(gnd),
	.combout(\pipeline|gprc_i~5_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|gprc_i~5 .lut_mask = 16'hCCC8;
defparam \pipeline|gprc_i~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y38_N20
cycloneive_lcell_comb \pipeline|gprc_i~1 (
// Equation(s):
// \pipeline|gprc_i~1_combout  = (\pipeline|enable_i_rtl_0|auto_generated|altsyncram4|ram_block5a12 ) # (\pipeline|enable_i_rtl_0|auto_generated|altsyncram4|ram_block5a11 )

	.dataa(gnd),
	.datab(\pipeline|enable_i_rtl_0|auto_generated|altsyncram4|ram_block5a12 ),
	.datac(gnd),
	.datad(\pipeline|enable_i_rtl_0|auto_generated|altsyncram4|ram_block5a11 ),
	.cin(gnd),
	.combout(\pipeline|gprc_i~1_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|gprc_i~1 .lut_mask = 16'hFFCC;
defparam \pipeline|gprc_i~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y38_N6
cycloneive_lcell_comb \pipeline|gprc_i~2 (
// Equation(s):
// \pipeline|gprc_i~2_combout  = (\pipeline|always0~4_combout ) # ((\pipeline|gprc_i~1_combout ) # ((\pipeline|enable_i_rtl_0|auto_generated|altsyncram4|ram_block5a10 ) # (\pipeline|always0~5_combout )))

	.dataa(\pipeline|always0~4_combout ),
	.datab(\pipeline|gprc_i~1_combout ),
	.datac(\pipeline|enable_i_rtl_0|auto_generated|altsyncram4|ram_block5a10 ),
	.datad(\pipeline|always0~5_combout ),
	.cin(gnd),
	.combout(\pipeline|gprc_i~2_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|gprc_i~2 .lut_mask = 16'hFFFE;
defparam \pipeline|gprc_i~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y40_N2
cycloneive_lcell_comb \pipeline|D_i[1][2]~feeder (
// Equation(s):
// \pipeline|D_i[1][2]~feeder_combout  = \pipeline|D_i[0][2]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\pipeline|D_i[0][2]~q ),
	.cin(gnd),
	.combout(\pipeline|D_i[1][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|D_i[1][2]~feeder .lut_mask = 16'hFF00;
defparam \pipeline|D_i[1][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y40_N3
dffeas \pipeline|D_i[1][2] (
	.clk(\clk~clkctrl_outclk ),
	.d(\pipeline|D_i[1][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeline|D_i[1][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pipeline|D_i[1][2] .is_wysiwyg = "true";
defparam \pipeline|D_i[1][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y40_N20
cycloneive_lcell_comb \pipeline|D_i[2][2]~feeder (
// Equation(s):
// \pipeline|D_i[2][2]~feeder_combout  = \pipeline|D_i[1][2]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\pipeline|D_i[1][2]~q ),
	.cin(gnd),
	.combout(\pipeline|D_i[2][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|D_i[2][2]~feeder .lut_mask = 16'hFF00;
defparam \pipeline|D_i[2][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y40_N21
dffeas \pipeline|D_i[2][2] (
	.clk(\clk~clkctrl_outclk ),
	.d(\pipeline|D_i[2][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeline|D_i[2][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pipeline|D_i[2][2] .is_wysiwyg = "true";
defparam \pipeline|D_i[2][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y37_N26
cycloneive_lcell_comb \decode|D[1]~11 (
// Equation(s):
// \decode|D[1]~11_combout  = (\decode|D[2]~15_combout  & \pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[1]~9_combout )

	.dataa(gnd),
	.datab(\decode|D[2]~15_combout ),
	.datac(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[1]~9_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\decode|D[1]~11_combout ),
	.cout());
// synopsys translate_off
defparam \decode|D[1]~11 .lut_mask = 16'hC0C0;
defparam \decode|D[1]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y37_N27
dffeas \pipeline|D_i[0][1] (
	.clk(\clk~clkctrl_outclk ),
	.d(\decode|D[1]~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pipeline|WideOr0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeline|D_i[0][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pipeline|D_i[0][1] .is_wysiwyg = "true";
defparam \pipeline|D_i[0][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y40_N24
cycloneive_lcell_comb \pipeline|D_i[1][1]~feeder (
// Equation(s):
// \pipeline|D_i[1][1]~feeder_combout  = \pipeline|D_i[0][1]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\pipeline|D_i[0][1]~q ),
	.cin(gnd),
	.combout(\pipeline|D_i[1][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|D_i[1][1]~feeder .lut_mask = 16'hFF00;
defparam \pipeline|D_i[1][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y40_N25
dffeas \pipeline|D_i[1][1] (
	.clk(\clk~clkctrl_outclk ),
	.d(\pipeline|D_i[1][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeline|D_i[1][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pipeline|D_i[1][1] .is_wysiwyg = "true";
defparam \pipeline|D_i[1][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y40_N10
cycloneive_lcell_comb \pipeline|D_i[2][1]~feeder (
// Equation(s):
// \pipeline|D_i[2][1]~feeder_combout  = \pipeline|D_i[1][1]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\pipeline|D_i[1][1]~q ),
	.cin(gnd),
	.combout(\pipeline|D_i[2][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|D_i[2][1]~feeder .lut_mask = 16'hFF00;
defparam \pipeline|D_i[2][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y40_N11
dffeas \pipeline|D_i[2][1] (
	.clk(\clk~clkctrl_outclk ),
	.d(\pipeline|D_i[2][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeline|D_i[2][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pipeline|D_i[2][1] .is_wysiwyg = "true";
defparam \pipeline|D_i[2][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y37_N16
cycloneive_lcell_comb \decode|D[0]~10 (
// Equation(s):
// \decode|D[0]~10_combout  = (\decode|D[2]~15_combout  & \pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[0]~5_combout )

	.dataa(gnd),
	.datab(\decode|D[2]~15_combout ),
	.datac(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[0]~5_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\decode|D[0]~10_combout ),
	.cout());
// synopsys translate_off
defparam \decode|D[0]~10 .lut_mask = 16'hC0C0;
defparam \decode|D[0]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y37_N17
dffeas \pipeline|D_i[0][0] (
	.clk(\clk~clkctrl_outclk ),
	.d(\decode|D[0]~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pipeline|WideOr0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeline|D_i[0][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pipeline|D_i[0][0] .is_wysiwyg = "true";
defparam \pipeline|D_i[0][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y40_N22
cycloneive_lcell_comb \pipeline|D_i[1][0]~feeder (
// Equation(s):
// \pipeline|D_i[1][0]~feeder_combout  = \pipeline|D_i[0][0]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\pipeline|D_i[0][0]~q ),
	.cin(gnd),
	.combout(\pipeline|D_i[1][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|D_i[1][0]~feeder .lut_mask = 16'hFF00;
defparam \pipeline|D_i[1][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y40_N23
dffeas \pipeline|D_i[1][0] (
	.clk(\clk~clkctrl_outclk ),
	.d(\pipeline|D_i[1][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeline|D_i[1][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pipeline|D_i[1][0] .is_wysiwyg = "true";
defparam \pipeline|D_i[1][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y40_N17
dffeas \pipeline|D_i[2][0] (
	.clk(\clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\pipeline|D_i[1][0]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeline|D_i[2][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pipeline|D_i[2][0] .is_wysiwyg = "true";
defparam \pipeline|D_i[2][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y40_N28
cycloneive_lcell_comb \pipeline|Decoder0~7 (
// Equation(s):
// \pipeline|Decoder0~7_combout  = (\pipeline|gprc_i~2_combout  & (!\pipeline|D_i[2][2]~q  & (\pipeline|D_i[2][1]~q  & \pipeline|D_i[2][0]~q )))

	.dataa(\pipeline|gprc_i~2_combout ),
	.datab(\pipeline|D_i[2][2]~q ),
	.datac(\pipeline|D_i[2][1]~q ),
	.datad(\pipeline|D_i[2][0]~q ),
	.cin(gnd),
	.combout(\pipeline|Decoder0~7_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|Decoder0~7 .lut_mask = 16'h2000;
defparam \pipeline|Decoder0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y38_N13
dffeas \pipeline|gprc_i[0][3][15] (
	.clk(\clk~clkctrl_outclk ),
	.d(\pipeline|gprc_i~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pipeline|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeline|gprc_i[0][3][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pipeline|gprc_i[0][3][15] .is_wysiwyg = "true";
defparam \pipeline|gprc_i[0][3][15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y40_N30
cycloneive_lcell_comb \pipeline|Decoder0~4 (
// Equation(s):
// \pipeline|Decoder0~4_combout  = (\pipeline|gprc_i~2_combout  & (!\pipeline|D_i[2][2]~q  & (\pipeline|D_i[2][1]~q  & !\pipeline|D_i[2][0]~q )))

	.dataa(\pipeline|gprc_i~2_combout ),
	.datab(\pipeline|D_i[2][2]~q ),
	.datac(\pipeline|D_i[2][1]~q ),
	.datad(\pipeline|D_i[2][0]~q ),
	.cin(gnd),
	.combout(\pipeline|Decoder0~4_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|Decoder0~4 .lut_mask = 16'h0020;
defparam \pipeline|Decoder0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y39_N31
dffeas \pipeline|gprc_i[0][2][15] (
	.clk(\clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\pipeline|gprc_i~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\pipeline|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeline|gprc_i[0][2][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pipeline|gprc_i[0][2][15] .is_wysiwyg = "true";
defparam \pipeline|gprc_i[0][2][15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y40_N8
cycloneive_lcell_comb \pipeline|Decoder0~5 (
// Equation(s):
// \pipeline|Decoder0~5_combout  = (\pipeline|gprc_i~2_combout  & (!\pipeline|D_i[2][2]~q  & (!\pipeline|D_i[2][1]~q  & \pipeline|D_i[2][0]~q )))

	.dataa(\pipeline|gprc_i~2_combout ),
	.datab(\pipeline|D_i[2][2]~q ),
	.datac(\pipeline|D_i[2][1]~q ),
	.datad(\pipeline|D_i[2][0]~q ),
	.cin(gnd),
	.combout(\pipeline|Decoder0~5_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|Decoder0~5 .lut_mask = 16'h0200;
defparam \pipeline|Decoder0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y39_N1
dffeas \pipeline|gprc_i[0][1][15] (
	.clk(\clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\pipeline|gprc_i~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\pipeline|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeline|gprc_i[0][1][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pipeline|gprc_i[0][1][15] .is_wysiwyg = "true";
defparam \pipeline|gprc_i[0][1][15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y40_N26
cycloneive_lcell_comb \pipeline|Decoder0~6 (
// Equation(s):
// \pipeline|Decoder0~6_combout  = (\pipeline|gprc_i~2_combout  & (!\pipeline|D_i[2][2]~q  & (!\pipeline|D_i[2][1]~q  & !\pipeline|D_i[2][0]~q )))

	.dataa(\pipeline|gprc_i~2_combout ),
	.datab(\pipeline|D_i[2][2]~q ),
	.datac(\pipeline|D_i[2][1]~q ),
	.datad(\pipeline|D_i[2][0]~q ),
	.cin(gnd),
	.combout(\pipeline|Decoder0~6_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|Decoder0~6 .lut_mask = 16'h0002;
defparam \pipeline|Decoder0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y39_N9
dffeas \pipeline|gprc_i[0][0][15] (
	.clk(\clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\pipeline|gprc_i~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\pipeline|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeline|gprc_i[0][0][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pipeline|gprc_i[0][0][15] .is_wysiwyg = "true";
defparam \pipeline|gprc_i[0][0][15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y39_N8
cycloneive_lcell_comb \regnum_inst|Mux32~2 (
// Equation(s):
// \regnum_inst|Mux32~2_combout  = (\pipeline|D_i[0][0]~q  & ((\pipeline|gprc_i[0][1][15]~q ) # ((\pipeline|D_i[0][1]~q )))) # (!\pipeline|D_i[0][0]~q  & (((\pipeline|gprc_i[0][0][15]~q  & !\pipeline|D_i[0][1]~q ))))

	.dataa(\pipeline|gprc_i[0][1][15]~q ),
	.datab(\pipeline|D_i[0][0]~q ),
	.datac(\pipeline|gprc_i[0][0][15]~q ),
	.datad(\pipeline|D_i[0][1]~q ),
	.cin(gnd),
	.combout(\regnum_inst|Mux32~2_combout ),
	.cout());
// synopsys translate_off
defparam \regnum_inst|Mux32~2 .lut_mask = 16'hCCB8;
defparam \regnum_inst|Mux32~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y39_N30
cycloneive_lcell_comb \regnum_inst|Mux32~3 (
// Equation(s):
// \regnum_inst|Mux32~3_combout  = (\pipeline|D_i[0][1]~q  & ((\regnum_inst|Mux32~2_combout  & (\pipeline|gprc_i[0][3][15]~q )) # (!\regnum_inst|Mux32~2_combout  & ((\pipeline|gprc_i[0][2][15]~q ))))) # (!\pipeline|D_i[0][1]~q  & 
// (((\regnum_inst|Mux32~2_combout ))))

	.dataa(\pipeline|gprc_i[0][3][15]~q ),
	.datab(\pipeline|D_i[0][1]~q ),
	.datac(\pipeline|gprc_i[0][2][15]~q ),
	.datad(\regnum_inst|Mux32~2_combout ),
	.cin(gnd),
	.combout(\regnum_inst|Mux32~3_combout ),
	.cout());
// synopsys translate_off
defparam \regnum_inst|Mux32~3 .lut_mask = 16'hBBC0;
defparam \regnum_inst|Mux32~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y40_N18
cycloneive_lcell_comb \pipeline|Decoder0~2 (
// Equation(s):
// \pipeline|Decoder0~2_combout  = (\pipeline|gprc_i~2_combout  & (\pipeline|D_i[2][2]~q  & (!\pipeline|D_i[2][1]~q  & !\pipeline|D_i[2][0]~q )))

	.dataa(\pipeline|gprc_i~2_combout ),
	.datab(\pipeline|D_i[2][2]~q ),
	.datac(\pipeline|D_i[2][1]~q ),
	.datad(\pipeline|D_i[2][0]~q ),
	.cin(gnd),
	.combout(\pipeline|Decoder0~2_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|Decoder0~2 .lut_mask = 16'h0008;
defparam \pipeline|Decoder0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y39_N15
dffeas \pipeline|gprc_i[0][4][15] (
	.clk(\clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\pipeline|gprc_i~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\pipeline|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeline|gprc_i[0][4][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pipeline|gprc_i[0][4][15] .is_wysiwyg = "true";
defparam \pipeline|gprc_i[0][4][15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y40_N0
cycloneive_lcell_comb \pipeline|Decoder0~1 (
// Equation(s):
// \pipeline|Decoder0~1_combout  = (\pipeline|gprc_i~2_combout  & (\pipeline|D_i[2][2]~q  & (\pipeline|D_i[2][1]~q  & !\pipeline|D_i[2][0]~q )))

	.dataa(\pipeline|gprc_i~2_combout ),
	.datab(\pipeline|D_i[2][2]~q ),
	.datac(\pipeline|D_i[2][1]~q ),
	.datad(\pipeline|D_i[2][0]~q ),
	.cin(gnd),
	.combout(\pipeline|Decoder0~1_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|Decoder0~1 .lut_mask = 16'h0080;
defparam \pipeline|Decoder0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y39_N5
dffeas \pipeline|gprc_i[0][6][15] (
	.clk(\clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\pipeline|gprc_i~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\pipeline|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeline|gprc_i[0][6][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pipeline|gprc_i[0][6][15] .is_wysiwyg = "true";
defparam \pipeline|gprc_i[0][6][15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y39_N14
cycloneive_lcell_comb \regnum_inst|Mux32~0 (
// Equation(s):
// \regnum_inst|Mux32~0_combout  = (\pipeline|D_i[0][1]~q  & ((\pipeline|D_i[0][0]~q ) # ((\pipeline|gprc_i[0][6][15]~q )))) # (!\pipeline|D_i[0][1]~q  & (!\pipeline|D_i[0][0]~q  & (\pipeline|gprc_i[0][4][15]~q )))

	.dataa(\pipeline|D_i[0][1]~q ),
	.datab(\pipeline|D_i[0][0]~q ),
	.datac(\pipeline|gprc_i[0][4][15]~q ),
	.datad(\pipeline|gprc_i[0][6][15]~q ),
	.cin(gnd),
	.combout(\regnum_inst|Mux32~0_combout ),
	.cout());
// synopsys translate_off
defparam \regnum_inst|Mux32~0 .lut_mask = 16'hBA98;
defparam \regnum_inst|Mux32~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y40_N12
cycloneive_lcell_comb \pipeline|Decoder0~3 (
// Equation(s):
// \pipeline|Decoder0~3_combout  = (\pipeline|gprc_i~2_combout  & (\pipeline|D_i[2][2]~q  & (\pipeline|D_i[2][1]~q  & \pipeline|D_i[2][0]~q )))

	.dataa(\pipeline|gprc_i~2_combout ),
	.datab(\pipeline|D_i[2][2]~q ),
	.datac(\pipeline|D_i[2][1]~q ),
	.datad(\pipeline|D_i[2][0]~q ),
	.cin(gnd),
	.combout(\pipeline|Decoder0~3_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|Decoder0~3 .lut_mask = 16'h8000;
defparam \pipeline|Decoder0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y39_N23
dffeas \pipeline|gprc_i[0][7][15] (
	.clk(\clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\pipeline|gprc_i~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\pipeline|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeline|gprc_i[0][7][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pipeline|gprc_i[0][7][15] .is_wysiwyg = "true";
defparam \pipeline|gprc_i[0][7][15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y40_N14
cycloneive_lcell_comb \pipeline|Decoder0~0 (
// Equation(s):
// \pipeline|Decoder0~0_combout  = (\pipeline|gprc_i~2_combout  & (\pipeline|D_i[2][2]~q  & (!\pipeline|D_i[2][1]~q  & \pipeline|D_i[2][0]~q )))

	.dataa(\pipeline|gprc_i~2_combout ),
	.datab(\pipeline|D_i[2][2]~q ),
	.datac(\pipeline|D_i[2][1]~q ),
	.datad(\pipeline|D_i[2][0]~q ),
	.cin(gnd),
	.combout(\pipeline|Decoder0~0_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|Decoder0~0 .lut_mask = 16'h0800;
defparam \pipeline|Decoder0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y39_N21
dffeas \pipeline|gprc_i[0][5][15] (
	.clk(\clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\pipeline|gprc_i~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\pipeline|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeline|gprc_i[0][5][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pipeline|gprc_i[0][5][15] .is_wysiwyg = "true";
defparam \pipeline|gprc_i[0][5][15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y39_N22
cycloneive_lcell_comb \regnum_inst|Mux32~1 (
// Equation(s):
// \regnum_inst|Mux32~1_combout  = (\pipeline|D_i[0][0]~q  & ((\regnum_inst|Mux32~0_combout  & (\pipeline|gprc_i[0][7][15]~q )) # (!\regnum_inst|Mux32~0_combout  & ((\pipeline|gprc_i[0][5][15]~q ))))) # (!\pipeline|D_i[0][0]~q  & 
// (\regnum_inst|Mux32~0_combout ))

	.dataa(\pipeline|D_i[0][0]~q ),
	.datab(\regnum_inst|Mux32~0_combout ),
	.datac(\pipeline|gprc_i[0][7][15]~q ),
	.datad(\pipeline|gprc_i[0][5][15]~q ),
	.cin(gnd),
	.combout(\regnum_inst|Mux32~1_combout ),
	.cout());
// synopsys translate_off
defparam \regnum_inst|Mux32~1 .lut_mask = 16'hE6C4;
defparam \regnum_inst|Mux32~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y39_N20
cycloneive_lcell_comb \regnum_inst|Mux32~4 (
// Equation(s):
// \regnum_inst|Mux32~4_combout  = (\pipeline|D_i[0][2]~q  & ((\regnum_inst|Mux32~1_combout ))) # (!\pipeline|D_i[0][2]~q  & (\regnum_inst|Mux32~3_combout ))

	.dataa(gnd),
	.datab(\pipeline|D_i[0][2]~q ),
	.datac(\regnum_inst|Mux32~3_combout ),
	.datad(\regnum_inst|Mux32~1_combout ),
	.cin(gnd),
	.combout(\regnum_inst|Mux32~4_combout ),
	.cout());
// synopsys translate_off
defparam \regnum_inst|Mux32~4 .lut_mask = 16'hFC30;
defparam \regnum_inst|Mux32~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y39_N26
cycloneive_lcell_comb \decode|S~6 (
// Equation(s):
// \decode|S~6_combout  = (((\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[15]~3_combout  & !\decode|Equal22~3_combout )) # (!\decode|RC~8_combout )) # (!\decode|D~14_combout )

	.dataa(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[15]~3_combout ),
	.datab(\decode|D~14_combout ),
	.datac(\decode|RC~8_combout ),
	.datad(\decode|Equal22~3_combout ),
	.cin(gnd),
	.combout(\decode|S~6_combout ),
	.cout());
// synopsys translate_off
defparam \decode|S~6 .lut_mask = 16'h3FBF;
defparam \decode|S~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y39_N4
cycloneive_lcell_comb \decode|S[1]~8 (
// Equation(s):
// \decode|S[1]~8_combout  = (\decode|S~6_combout  & (\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[4]~15_combout  & ((\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[14]~1_combout ) # 
// (\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[15]~3_combout ))))

	.dataa(\decode|S~6_combout ),
	.datab(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[4]~15_combout ),
	.datac(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[14]~1_combout ),
	.datad(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[15]~3_combout ),
	.cin(gnd),
	.combout(\decode|S[1]~8_combout ),
	.cout());
// synopsys translate_off
defparam \decode|S[1]~8 .lut_mask = 16'h8880;
defparam \decode|S[1]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y39_N5
dffeas \pipeline|S_i[0][1] (
	.clk(\clk~clkctrl_outclk ),
	.d(\decode|S[1]~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pipeline|WideOr0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeline|S_i[0][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pipeline|S_i[0][1] .is_wysiwyg = "true";
defparam \pipeline|S_i[0][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y39_N24
cycloneive_lcell_comb \decode|RC~6 (
// Equation(s):
// \decode|RC~6_combout  = (\controller|Equal0~0_combout  & (\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[7]~29_combout  & ((\decode|Equal14~0_combout ) # (!\decode|RC~5_combout ))))

	.dataa(\decode|RC~5_combout ),
	.datab(\controller|Equal0~0_combout ),
	.datac(\decode|Equal14~0_combout ),
	.datad(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[7]~29_combout ),
	.cin(gnd),
	.combout(\decode|RC~6_combout ),
	.cout());
// synopsys translate_off
defparam \decode|RC~6 .lut_mask = 16'hC400;
defparam \decode|RC~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y39_N25
dffeas \pipeline|RC_i[0] (
	.clk(\clk~clkctrl_outclk ),
	.d(\decode|RC~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pipeline|WideOr0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeline|RC_i [0]),
	.prn(vcc));
// synopsys translate_off
defparam \pipeline|RC_i[0] .is_wysiwyg = "true";
defparam \pipeline|RC_i[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y39_N14
cycloneive_lcell_comb \decode|S[2]~9 (
// Equation(s):
// \decode|S[2]~9_combout  = (\decode|S~6_combout  & (\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[5]~13_combout  & ((\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[14]~1_combout ) # 
// (\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[15]~3_combout ))))

	.dataa(\decode|S~6_combout ),
	.datab(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[5]~13_combout ),
	.datac(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[14]~1_combout ),
	.datad(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[15]~3_combout ),
	.cin(gnd),
	.combout(\decode|S[2]~9_combout ),
	.cout());
// synopsys translate_off
defparam \decode|S[2]~9 .lut_mask = 16'h8880;
defparam \decode|S[2]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y39_N15
dffeas \pipeline|S_i[0][2] (
	.clk(\clk~clkctrl_outclk ),
	.d(\decode|S[2]~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pipeline|WideOr0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeline|S_i[0][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pipeline|S_i[0][2] .is_wysiwyg = "true";
defparam \pipeline|S_i[0][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y39_N8
cycloneive_lcell_comb \regnum_inst|src_val[3]~16 (
// Equation(s):
// \regnum_inst|src_val[3]~16_combout  = (\pipeline|RC_i [0] & \pipeline|S_i[0][2]~q )

	.dataa(\pipeline|RC_i [0]),
	.datab(gnd),
	.datac(\pipeline|S_i[0][2]~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\regnum_inst|src_val[3]~16_combout ),
	.cout());
// synopsys translate_off
defparam \regnum_inst|src_val[3]~16 .lut_mask = 16'hA0A0;
defparam \regnum_inst|src_val[3]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y39_N18
cycloneive_lcell_comb \decode|S[0]~7 (
// Equation(s):
// \decode|S[0]~7_combout  = (\decode|S~6_combout  & (\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[3]~11_combout  & ((\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[14]~1_combout ) # 
// (\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[15]~3_combout ))))

	.dataa(\decode|S~6_combout ),
	.datab(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[3]~11_combout ),
	.datac(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[14]~1_combout ),
	.datad(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[15]~3_combout ),
	.cin(gnd),
	.combout(\decode|S[0]~7_combout ),
	.cout());
// synopsys translate_off
defparam \decode|S[0]~7 .lut_mask = 16'h8880;
defparam \decode|S[0]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y39_N19
dffeas \pipeline|S_i[0][0] (
	.clk(\clk~clkctrl_outclk ),
	.d(\decode|S[0]~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pipeline|WideOr0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeline|S_i[0][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pipeline|S_i[0][0] .is_wysiwyg = "true";
defparam \pipeline|S_i[0][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y39_N0
cycloneive_lcell_comb \regnum_inst|src_val[15]~25 (
// Equation(s):
// \regnum_inst|src_val[15]~25_combout  = (\pipeline|S_i[0][1]~q  & (\pipeline|S_i[0][0]~q )) # (!\pipeline|S_i[0][1]~q  & ((\pipeline|S_i[0][0]~q  & (\pipeline|gprc_i[0][1][15]~q )) # (!\pipeline|S_i[0][0]~q  & ((\pipeline|gprc_i[0][0][15]~q )))))

	.dataa(\pipeline|S_i[0][1]~q ),
	.datab(\pipeline|S_i[0][0]~q ),
	.datac(\pipeline|gprc_i[0][1][15]~q ),
	.datad(\pipeline|gprc_i[0][0][15]~q ),
	.cin(gnd),
	.combout(\regnum_inst|src_val[15]~25_combout ),
	.cout());
// synopsys translate_off
defparam \regnum_inst|src_val[15]~25 .lut_mask = 16'hD9C8;
defparam \regnum_inst|src_val[15]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y39_N10
cycloneive_lcell_comb \regnum_inst|src_val[15]~26 (
// Equation(s):
// \regnum_inst|src_val[15]~26_combout  = (\regnum_inst|src_val[15]~25_combout  & ((\pipeline|gprc_i[0][3][15]~q ) # ((!\pipeline|S_i[0][1]~q )))) # (!\regnum_inst|src_val[15]~25_combout  & (((\pipeline|S_i[0][1]~q  & \pipeline|gprc_i[0][2][15]~q ))))

	.dataa(\pipeline|gprc_i[0][3][15]~q ),
	.datab(\regnum_inst|src_val[15]~25_combout ),
	.datac(\pipeline|S_i[0][1]~q ),
	.datad(\pipeline|gprc_i[0][2][15]~q ),
	.cin(gnd),
	.combout(\regnum_inst|src_val[15]~26_combout ),
	.cout());
// synopsys translate_off
defparam \regnum_inst|src_val[15]~26 .lut_mask = 16'hBC8C;
defparam \regnum_inst|src_val[15]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y39_N4
cycloneive_lcell_comb \regnum_inst|src_val[15]~23 (
// Equation(s):
// \regnum_inst|src_val[15]~23_combout  = (\pipeline|S_i[0][0]~q  & (((\pipeline|S_i[0][1]~q )))) # (!\pipeline|S_i[0][0]~q  & ((\pipeline|S_i[0][1]~q  & ((\pipeline|gprc_i[0][6][15]~q ))) # (!\pipeline|S_i[0][1]~q  & (\pipeline|gprc_i[0][4][15]~q ))))

	.dataa(\pipeline|S_i[0][0]~q ),
	.datab(\pipeline|gprc_i[0][4][15]~q ),
	.datac(\pipeline|gprc_i[0][6][15]~q ),
	.datad(\pipeline|S_i[0][1]~q ),
	.cin(gnd),
	.combout(\regnum_inst|src_val[15]~23_combout ),
	.cout());
// synopsys translate_off
defparam \regnum_inst|src_val[15]~23 .lut_mask = 16'hFA44;
defparam \regnum_inst|src_val[15]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y39_N20
cycloneive_lcell_comb \regnum_inst|src_val[15]~24 (
// Equation(s):
// \regnum_inst|src_val[15]~24_combout  = (\pipeline|S_i[0][0]~q  & ((\regnum_inst|src_val[15]~23_combout  & (\pipeline|gprc_i[0][7][15]~q )) # (!\regnum_inst|src_val[15]~23_combout  & ((\pipeline|gprc_i[0][5][15]~q ))))) # (!\pipeline|S_i[0][0]~q  & 
// (((\regnum_inst|src_val[15]~23_combout ))))

	.dataa(\pipeline|gprc_i[0][7][15]~q ),
	.datab(\pipeline|S_i[0][0]~q ),
	.datac(\pipeline|gprc_i[0][5][15]~q ),
	.datad(\regnum_inst|src_val[15]~23_combout ),
	.cin(gnd),
	.combout(\regnum_inst|src_val[15]~24_combout ),
	.cout());
// synopsys translate_off
defparam \regnum_inst|src_val[15]~24 .lut_mask = 16'hBBC0;
defparam \regnum_inst|src_val[15]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y39_N2
cycloneive_lcell_comb \regnum_inst|src_val[15]~27 (
// Equation(s):
// \regnum_inst|src_val[15]~27_combout  = (!\pipeline|RC_i [0] & ((\pipeline|S_i[0][2]~q  & ((\regnum_inst|src_val[15]~24_combout ))) # (!\pipeline|S_i[0][2]~q  & (\regnum_inst|src_val[15]~26_combout ))))

	.dataa(\pipeline|S_i[0][2]~q ),
	.datab(\regnum_inst|src_val[15]~26_combout ),
	.datac(\pipeline|RC_i [0]),
	.datad(\regnum_inst|src_val[15]~24_combout ),
	.cin(gnd),
	.combout(\regnum_inst|src_val[15]~27_combout ),
	.cout());
// synopsys translate_off
defparam \regnum_inst|src_val[15]~27 .lut_mask = 16'h0E04;
defparam \regnum_inst|src_val[15]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y39_N10
cycloneive_lcell_comb \regnum_inst|src_val[15]~28 (
// Equation(s):
// \regnum_inst|src_val[15]~28_combout  = (\regnum_inst|src_val[15]~27_combout ) # ((\pipeline|S_i[0][1]~q  & (\regnum_inst|src_val[3]~16_combout  & \pipeline|S_i[0][0]~q )))

	.dataa(\pipeline|S_i[0][1]~q ),
	.datab(\regnum_inst|src_val[3]~16_combout ),
	.datac(\pipeline|S_i[0][0]~q ),
	.datad(\regnum_inst|src_val[15]~27_combout ),
	.cin(gnd),
	.combout(\regnum_inst|src_val[15]~28_combout ),
	.cout());
// synopsys translate_off
defparam \regnum_inst|src_val[15]~28 .lut_mask = 16'hFF80;
defparam \regnum_inst|src_val[15]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y39_N19
dffeas \pipeline|gprc_i[0][7][14] (
	.clk(\clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\pipeline|gprc_i~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\pipeline|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeline|gprc_i[0][7][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pipeline|gprc_i[0][7][14] .is_wysiwyg = "true";
defparam \pipeline|gprc_i[0][7][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y39_N1
dffeas \pipeline|gprc_i[0][5][14] (
	.clk(\clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\pipeline|gprc_i~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\pipeline|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeline|gprc_i[0][5][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pipeline|gprc_i[0][5][14] .is_wysiwyg = "true";
defparam \pipeline|gprc_i[0][5][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y39_N25
dffeas \pipeline|gprc_i[0][6][14] (
	.clk(\clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\pipeline|gprc_i~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\pipeline|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeline|gprc_i[0][6][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pipeline|gprc_i[0][6][14] .is_wysiwyg = "true";
defparam \pipeline|gprc_i[0][6][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y39_N3
dffeas \pipeline|gprc_i[0][4][14] (
	.clk(\clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\pipeline|gprc_i~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\pipeline|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeline|gprc_i[0][4][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pipeline|gprc_i[0][4][14] .is_wysiwyg = "true";
defparam \pipeline|gprc_i[0][4][14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y39_N24
cycloneive_lcell_comb \regnum_inst|src_val[14]~42 (
// Equation(s):
// \regnum_inst|src_val[14]~42_combout  = (\pipeline|S_i[0][0]~q  & (\pipeline|S_i[0][1]~q )) # (!\pipeline|S_i[0][0]~q  & ((\pipeline|S_i[0][1]~q  & (\pipeline|gprc_i[0][6][14]~q )) # (!\pipeline|S_i[0][1]~q  & ((\pipeline|gprc_i[0][4][14]~q )))))

	.dataa(\pipeline|S_i[0][0]~q ),
	.datab(\pipeline|S_i[0][1]~q ),
	.datac(\pipeline|gprc_i[0][6][14]~q ),
	.datad(\pipeline|gprc_i[0][4][14]~q ),
	.cin(gnd),
	.combout(\regnum_inst|src_val[14]~42_combout ),
	.cout());
// synopsys translate_off
defparam \regnum_inst|src_val[14]~42 .lut_mask = 16'hD9C8;
defparam \regnum_inst|src_val[14]~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y39_N0
cycloneive_lcell_comb \regnum_inst|src_val[14]~43 (
// Equation(s):
// \regnum_inst|src_val[14]~43_combout  = (\pipeline|S_i[0][0]~q  & ((\regnum_inst|src_val[14]~42_combout  & (\pipeline|gprc_i[0][7][14]~q )) # (!\regnum_inst|src_val[14]~42_combout  & ((\pipeline|gprc_i[0][5][14]~q ))))) # (!\pipeline|S_i[0][0]~q  & 
// (((\regnum_inst|src_val[14]~42_combout ))))

	.dataa(\pipeline|gprc_i[0][7][14]~q ),
	.datab(\pipeline|S_i[0][0]~q ),
	.datac(\pipeline|gprc_i[0][5][14]~q ),
	.datad(\regnum_inst|src_val[14]~42_combout ),
	.cin(gnd),
	.combout(\regnum_inst|src_val[14]~43_combout ),
	.cout());
// synopsys translate_off
defparam \regnum_inst|src_val[14]~43 .lut_mask = 16'hBBC0;
defparam \regnum_inst|src_val[14]~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y38_N23
dffeas \pipeline|gprc_i[0][2][14] (
	.clk(\clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\pipeline|gprc_i~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\pipeline|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeline|gprc_i[0][2][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pipeline|gprc_i[0][2][14] .is_wysiwyg = "true";
defparam \pipeline|gprc_i[0][2][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y39_N19
dffeas \pipeline|gprc_i[0][1][14] (
	.clk(\clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\pipeline|gprc_i~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\pipeline|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeline|gprc_i[0][1][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pipeline|gprc_i[0][1][14] .is_wysiwyg = "true";
defparam \pipeline|gprc_i[0][1][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y39_N13
dffeas \pipeline|gprc_i[0][0][14] (
	.clk(\clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\pipeline|gprc_i~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\pipeline|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeline|gprc_i[0][0][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pipeline|gprc_i[0][0][14] .is_wysiwyg = "true";
defparam \pipeline|gprc_i[0][0][14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y39_N18
cycloneive_lcell_comb \regnum_inst|src_val[14]~44 (
// Equation(s):
// \regnum_inst|src_val[14]~44_combout  = (\pipeline|S_i[0][1]~q  & (\pipeline|S_i[0][0]~q )) # (!\pipeline|S_i[0][1]~q  & ((\pipeline|S_i[0][0]~q  & (\pipeline|gprc_i[0][1][14]~q )) # (!\pipeline|S_i[0][0]~q  & ((\pipeline|gprc_i[0][0][14]~q )))))

	.dataa(\pipeline|S_i[0][1]~q ),
	.datab(\pipeline|S_i[0][0]~q ),
	.datac(\pipeline|gprc_i[0][1][14]~q ),
	.datad(\pipeline|gprc_i[0][0][14]~q ),
	.cin(gnd),
	.combout(\regnum_inst|src_val[14]~44_combout ),
	.cout());
// synopsys translate_off
defparam \regnum_inst|src_val[14]~44 .lut_mask = 16'hD9C8;
defparam \regnum_inst|src_val[14]~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y38_N16
cycloneive_lcell_comb \regnum_inst|src_val[14]~45 (
// Equation(s):
// \regnum_inst|src_val[14]~45_combout  = (\pipeline|S_i[0][1]~q  & ((\regnum_inst|src_val[14]~44_combout  & ((\pipeline|gprc_i[0][3][14]~q ))) # (!\regnum_inst|src_val[14]~44_combout  & (\pipeline|gprc_i[0][2][14]~q )))) # (!\pipeline|S_i[0][1]~q  & 
// (((\regnum_inst|src_val[14]~44_combout ))))

	.dataa(\pipeline|gprc_i[0][2][14]~q ),
	.datab(\pipeline|S_i[0][1]~q ),
	.datac(\regnum_inst|src_val[14]~44_combout ),
	.datad(\pipeline|gprc_i[0][3][14]~q ),
	.cin(gnd),
	.combout(\regnum_inst|src_val[14]~45_combout ),
	.cout());
// synopsys translate_off
defparam \regnum_inst|src_val[14]~45 .lut_mask = 16'hF838;
defparam \regnum_inst|src_val[14]~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y38_N26
cycloneive_lcell_comb \regnum_inst|src_val[14]~46 (
// Equation(s):
// \regnum_inst|src_val[14]~46_combout  = (!\pipeline|RC_i [0] & ((\pipeline|S_i[0][2]~q  & (\regnum_inst|src_val[14]~43_combout )) # (!\pipeline|S_i[0][2]~q  & ((\regnum_inst|src_val[14]~45_combout )))))

	.dataa(\pipeline|RC_i [0]),
	.datab(\pipeline|S_i[0][2]~q ),
	.datac(\regnum_inst|src_val[14]~43_combout ),
	.datad(\regnum_inst|src_val[14]~45_combout ),
	.cin(gnd),
	.combout(\regnum_inst|src_val[14]~46_combout ),
	.cout());
// synopsys translate_off
defparam \regnum_inst|src_val[14]~46 .lut_mask = 16'h5140;
defparam \regnum_inst|src_val[14]~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y37_N4
cycloneive_lcell_comb \regnum_inst|src_val[14]~95 (
// Equation(s):
// \regnum_inst|src_val[14]~95_combout  = (\regnum_inst|src_val[14]~46_combout ) # ((\pipeline|S_i[0][1]~q  & (\pipeline|S_i[0][0]~q  & \regnum_inst|src_val[3]~16_combout )))

	.dataa(\pipeline|S_i[0][1]~q ),
	.datab(\regnum_inst|src_val[14]~46_combout ),
	.datac(\pipeline|S_i[0][0]~q ),
	.datad(\regnum_inst|src_val[3]~16_combout ),
	.cin(gnd),
	.combout(\regnum_inst|src_val[14]~95_combout ),
	.cout());
// synopsys translate_off
defparam \regnum_inst|src_val[14]~95 .lut_mask = 16'hECCC;
defparam \regnum_inst|src_val[14]~95 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y39_N13
dffeas \pipeline|gprc_i[0][2][13] (
	.clk(\clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\pipeline|gprc_i~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\pipeline|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeline|gprc_i[0][2][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pipeline|gprc_i[0][2][13] .is_wysiwyg = "true";
defparam \pipeline|gprc_i[0][2][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y39_N31
dffeas \pipeline|gprc_i[0][1][13] (
	.clk(\clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\pipeline|gprc_i~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\pipeline|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeline|gprc_i[0][1][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pipeline|gprc_i[0][1][13] .is_wysiwyg = "true";
defparam \pipeline|gprc_i[0][1][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y39_N1
dffeas \pipeline|gprc_i[0][0][13] (
	.clk(\clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\pipeline|gprc_i~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\pipeline|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeline|gprc_i[0][0][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pipeline|gprc_i[0][0][13] .is_wysiwyg = "true";
defparam \pipeline|gprc_i[0][0][13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y39_N30
cycloneive_lcell_comb \regnum_inst|src_val[13]~49 (
// Equation(s):
// \regnum_inst|src_val[13]~49_combout  = (\pipeline|S_i[0][1]~q  & (\pipeline|S_i[0][0]~q )) # (!\pipeline|S_i[0][1]~q  & ((\pipeline|S_i[0][0]~q  & (\pipeline|gprc_i[0][1][13]~q )) # (!\pipeline|S_i[0][0]~q  & ((\pipeline|gprc_i[0][0][13]~q )))))

	.dataa(\pipeline|S_i[0][1]~q ),
	.datab(\pipeline|S_i[0][0]~q ),
	.datac(\pipeline|gprc_i[0][1][13]~q ),
	.datad(\pipeline|gprc_i[0][0][13]~q ),
	.cin(gnd),
	.combout(\regnum_inst|src_val[13]~49_combout ),
	.cout());
// synopsys translate_off
defparam \regnum_inst|src_val[13]~49 .lut_mask = 16'hD9C8;
defparam \regnum_inst|src_val[13]~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y38_N5
dffeas \pipeline|gprc_i[0][3][13] (
	.clk(\clk~clkctrl_outclk ),
	.d(\pipeline|gprc_i~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pipeline|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeline|gprc_i[0][3][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pipeline|gprc_i[0][3][13] .is_wysiwyg = "true";
defparam \pipeline|gprc_i[0][3][13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y39_N14
cycloneive_lcell_comb \regnum_inst|src_val[13]~50 (
// Equation(s):
// \regnum_inst|src_val[13]~50_combout  = (\regnum_inst|src_val[13]~49_combout  & (((\pipeline|gprc_i[0][3][13]~q ) # (!\pipeline|S_i[0][1]~q )))) # (!\regnum_inst|src_val[13]~49_combout  & (\pipeline|gprc_i[0][2][13]~q  & (\pipeline|S_i[0][1]~q )))

	.dataa(\pipeline|gprc_i[0][2][13]~q ),
	.datab(\regnum_inst|src_val[13]~49_combout ),
	.datac(\pipeline|S_i[0][1]~q ),
	.datad(\pipeline|gprc_i[0][3][13]~q ),
	.cin(gnd),
	.combout(\regnum_inst|src_val[13]~50_combout ),
	.cout());
// synopsys translate_off
defparam \regnum_inst|src_val[13]~50 .lut_mask = 16'hEC2C;
defparam \regnum_inst|src_val[13]~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y40_N27
dffeas \pipeline|gprc_i[0][7][13] (
	.clk(\clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\pipeline|gprc_i~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\pipeline|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeline|gprc_i[0][7][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pipeline|gprc_i[0][7][13] .is_wysiwyg = "true";
defparam \pipeline|gprc_i[0][7][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y40_N17
dffeas \pipeline|gprc_i[0][5][13] (
	.clk(\clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\pipeline|gprc_i~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\pipeline|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeline|gprc_i[0][5][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pipeline|gprc_i[0][5][13] .is_wysiwyg = "true";
defparam \pipeline|gprc_i[0][5][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y39_N21
dffeas \pipeline|gprc_i[0][6][13] (
	.clk(\clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\pipeline|gprc_i~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\pipeline|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeline|gprc_i[0][6][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pipeline|gprc_i[0][6][13] .is_wysiwyg = "true";
defparam \pipeline|gprc_i[0][6][13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y39_N20
cycloneive_lcell_comb \regnum_inst|src_val[13]~47 (
// Equation(s):
// \regnum_inst|src_val[13]~47_combout  = (\pipeline|S_i[0][0]~q  & (\pipeline|S_i[0][1]~q )) # (!\pipeline|S_i[0][0]~q  & ((\pipeline|S_i[0][1]~q  & (\pipeline|gprc_i[0][6][13]~q )) # (!\pipeline|S_i[0][1]~q  & ((\pipeline|gprc_i[0][4][13]~q )))))

	.dataa(\pipeline|S_i[0][0]~q ),
	.datab(\pipeline|S_i[0][1]~q ),
	.datac(\pipeline|gprc_i[0][6][13]~q ),
	.datad(\pipeline|gprc_i[0][4][13]~q ),
	.cin(gnd),
	.combout(\regnum_inst|src_val[13]~47_combout ),
	.cout());
// synopsys translate_off
defparam \regnum_inst|src_val[13]~47 .lut_mask = 16'hD9C8;
defparam \regnum_inst|src_val[13]~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y40_N16
cycloneive_lcell_comb \regnum_inst|src_val[13]~48 (
// Equation(s):
// \regnum_inst|src_val[13]~48_combout  = (\pipeline|S_i[0][0]~q  & ((\regnum_inst|src_val[13]~47_combout  & (\pipeline|gprc_i[0][7][13]~q )) # (!\regnum_inst|src_val[13]~47_combout  & ((\pipeline|gprc_i[0][5][13]~q ))))) # (!\pipeline|S_i[0][0]~q  & 
// (((\regnum_inst|src_val[13]~47_combout ))))

	.dataa(\pipeline|S_i[0][0]~q ),
	.datab(\pipeline|gprc_i[0][7][13]~q ),
	.datac(\pipeline|gprc_i[0][5][13]~q ),
	.datad(\regnum_inst|src_val[13]~47_combout ),
	.cin(gnd),
	.combout(\regnum_inst|src_val[13]~48_combout ),
	.cout());
// synopsys translate_off
defparam \regnum_inst|src_val[13]~48 .lut_mask = 16'hDDA0;
defparam \regnum_inst|src_val[13]~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y39_N12
cycloneive_lcell_comb \regnum_inst|src_val[13]~51 (
// Equation(s):
// \regnum_inst|src_val[13]~51_combout  = (!\pipeline|RC_i [0] & ((\pipeline|S_i[0][2]~q  & ((\regnum_inst|src_val[13]~48_combout ))) # (!\pipeline|S_i[0][2]~q  & (\regnum_inst|src_val[13]~50_combout ))))

	.dataa(\pipeline|S_i[0][2]~q ),
	.datab(\regnum_inst|src_val[13]~50_combout ),
	.datac(\pipeline|RC_i [0]),
	.datad(\regnum_inst|src_val[13]~48_combout ),
	.cin(gnd),
	.combout(\regnum_inst|src_val[13]~51_combout ),
	.cout());
// synopsys translate_off
defparam \regnum_inst|src_val[13]~51 .lut_mask = 16'h0E04;
defparam \regnum_inst|src_val[13]~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y37_N22
cycloneive_lcell_comb \regnum_inst|src_val[13]~96 (
// Equation(s):
// \regnum_inst|src_val[13]~96_combout  = (\regnum_inst|src_val[13]~51_combout ) # ((\pipeline|S_i[0][1]~q  & (\pipeline|S_i[0][0]~q  & \regnum_inst|src_val[3]~16_combout )))

	.dataa(\pipeline|S_i[0][1]~q ),
	.datab(\regnum_inst|src_val[13]~51_combout ),
	.datac(\pipeline|S_i[0][0]~q ),
	.datad(\regnum_inst|src_val[3]~16_combout ),
	.cin(gnd),
	.combout(\regnum_inst|src_val[13]~96_combout ),
	.cout());
// synopsys translate_off
defparam \regnum_inst|src_val[13]~96 .lut_mask = 16'hECCC;
defparam \regnum_inst|src_val[13]~96 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y38_N1
dffeas \pipeline|gprc_i[0][2][12] (
	.clk(\clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\pipeline|gprc_i~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\pipeline|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeline|gprc_i[0][2][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pipeline|gprc_i[0][2][12] .is_wysiwyg = "true";
defparam \pipeline|gprc_i[0][2][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y39_N3
dffeas \pipeline|gprc_i[0][1][12] (
	.clk(\clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\pipeline|gprc_i~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\pipeline|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeline|gprc_i[0][1][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pipeline|gprc_i[0][1][12] .is_wysiwyg = "true";
defparam \pipeline|gprc_i[0][1][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y39_N21
dffeas \pipeline|gprc_i[0][0][12] (
	.clk(\clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\pipeline|gprc_i~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\pipeline|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeline|gprc_i[0][0][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pipeline|gprc_i[0][0][12] .is_wysiwyg = "true";
defparam \pipeline|gprc_i[0][0][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y39_N2
cycloneive_lcell_comb \regnum_inst|src_val[12]~54 (
// Equation(s):
// \regnum_inst|src_val[12]~54_combout  = (\pipeline|S_i[0][1]~q  & (\pipeline|S_i[0][0]~q )) # (!\pipeline|S_i[0][1]~q  & ((\pipeline|S_i[0][0]~q  & (\pipeline|gprc_i[0][1][12]~q )) # (!\pipeline|S_i[0][0]~q  & ((\pipeline|gprc_i[0][0][12]~q )))))

	.dataa(\pipeline|S_i[0][1]~q ),
	.datab(\pipeline|S_i[0][0]~q ),
	.datac(\pipeline|gprc_i[0][1][12]~q ),
	.datad(\pipeline|gprc_i[0][0][12]~q ),
	.cin(gnd),
	.combout(\regnum_inst|src_val[12]~54_combout ),
	.cout());
// synopsys translate_off
defparam \regnum_inst|src_val[12]~54 .lut_mask = 16'hD9C8;
defparam \regnum_inst|src_val[12]~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y39_N22
cycloneive_lcell_comb \regnum_inst|src_val[12]~55 (
// Equation(s):
// \regnum_inst|src_val[12]~55_combout  = (\pipeline|S_i[0][1]~q  & ((\regnum_inst|src_val[12]~54_combout  & (\pipeline|gprc_i[0][3][12]~q )) # (!\regnum_inst|src_val[12]~54_combout  & ((\pipeline|gprc_i[0][2][12]~q ))))) # (!\pipeline|S_i[0][1]~q  & 
// (((\regnum_inst|src_val[12]~54_combout ))))

	.dataa(\pipeline|gprc_i[0][3][12]~q ),
	.datab(\pipeline|gprc_i[0][2][12]~q ),
	.datac(\pipeline|S_i[0][1]~q ),
	.datad(\regnum_inst|src_val[12]~54_combout ),
	.cin(gnd),
	.combout(\regnum_inst|src_val[12]~55_combout ),
	.cout());
// synopsys translate_off
defparam \regnum_inst|src_val[12]~55 .lut_mask = 16'hAFC0;
defparam \regnum_inst|src_val[12]~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y39_N27
dffeas \pipeline|gprc_i[0][4][12] (
	.clk(\clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\pipeline|gprc_i~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\pipeline|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeline|gprc_i[0][4][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pipeline|gprc_i[0][4][12] .is_wysiwyg = "true";
defparam \pipeline|gprc_i[0][4][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y39_N9
dffeas \pipeline|gprc_i[0][6][12] (
	.clk(\clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\pipeline|gprc_i~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\pipeline|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeline|gprc_i[0][6][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pipeline|gprc_i[0][6][12] .is_wysiwyg = "true";
defparam \pipeline|gprc_i[0][6][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y39_N8
cycloneive_lcell_comb \regnum_inst|src_val[12]~52 (
// Equation(s):
// \regnum_inst|src_val[12]~52_combout  = (\pipeline|S_i[0][1]~q  & (((\pipeline|gprc_i[0][6][12]~q ) # (\pipeline|S_i[0][0]~q )))) # (!\pipeline|S_i[0][1]~q  & (\pipeline|gprc_i[0][4][12]~q  & ((!\pipeline|S_i[0][0]~q ))))

	.dataa(\pipeline|gprc_i[0][4][12]~q ),
	.datab(\pipeline|S_i[0][1]~q ),
	.datac(\pipeline|gprc_i[0][6][12]~q ),
	.datad(\pipeline|S_i[0][0]~q ),
	.cin(gnd),
	.combout(\regnum_inst|src_val[12]~52_combout ),
	.cout());
// synopsys translate_off
defparam \regnum_inst|src_val[12]~52 .lut_mask = 16'hCCE2;
defparam \regnum_inst|src_val[12]~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y37_N21
dffeas \pipeline|gprc_i[0][5][12] (
	.clk(\clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\pipeline|gprc_i~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\pipeline|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeline|gprc_i[0][5][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pipeline|gprc_i[0][5][12] .is_wysiwyg = "true";
defparam \pipeline|gprc_i[0][5][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y37_N7
dffeas \pipeline|gprc_i[0][7][12] (
	.clk(\clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\pipeline|gprc_i~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\pipeline|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeline|gprc_i[0][7][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pipeline|gprc_i[0][7][12] .is_wysiwyg = "true";
defparam \pipeline|gprc_i[0][7][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y37_N20
cycloneive_lcell_comb \regnum_inst|src_val[12]~53 (
// Equation(s):
// \regnum_inst|src_val[12]~53_combout  = (\regnum_inst|src_val[12]~52_combout  & (((\pipeline|gprc_i[0][7][12]~q )) # (!\pipeline|S_i[0][0]~q ))) # (!\regnum_inst|src_val[12]~52_combout  & (\pipeline|S_i[0][0]~q  & (\pipeline|gprc_i[0][5][12]~q )))

	.dataa(\regnum_inst|src_val[12]~52_combout ),
	.datab(\pipeline|S_i[0][0]~q ),
	.datac(\pipeline|gprc_i[0][5][12]~q ),
	.datad(\pipeline|gprc_i[0][7][12]~q ),
	.cin(gnd),
	.combout(\regnum_inst|src_val[12]~53_combout ),
	.cout());
// synopsys translate_off
defparam \regnum_inst|src_val[12]~53 .lut_mask = 16'hEA62;
defparam \regnum_inst|src_val[12]~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y37_N24
cycloneive_lcell_comb \regnum_inst|src_val[12]~56 (
// Equation(s):
// \regnum_inst|src_val[12]~56_combout  = (!\pipeline|RC_i [0] & ((\pipeline|S_i[0][2]~q  & ((\regnum_inst|src_val[12]~53_combout ))) # (!\pipeline|S_i[0][2]~q  & (\regnum_inst|src_val[12]~55_combout ))))

	.dataa(\pipeline|S_i[0][2]~q ),
	.datab(\regnum_inst|src_val[12]~55_combout ),
	.datac(\pipeline|RC_i [0]),
	.datad(\regnum_inst|src_val[12]~53_combout ),
	.cin(gnd),
	.combout(\regnum_inst|src_val[12]~56_combout ),
	.cout());
// synopsys translate_off
defparam \regnum_inst|src_val[12]~56 .lut_mask = 16'h0E04;
defparam \regnum_inst|src_val[12]~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y37_N16
cycloneive_lcell_comb \regnum_inst|src_val[12]~97 (
// Equation(s):
// \regnum_inst|src_val[12]~97_combout  = (\regnum_inst|src_val[12]~56_combout ) # ((\pipeline|S_i[0][1]~q  & (\pipeline|S_i[0][0]~q  & \regnum_inst|src_val[3]~16_combout )))

	.dataa(\pipeline|S_i[0][1]~q ),
	.datab(\regnum_inst|src_val[12]~56_combout ),
	.datac(\pipeline|S_i[0][0]~q ),
	.datad(\regnum_inst|src_val[3]~16_combout ),
	.cin(gnd),
	.combout(\regnum_inst|src_val[12]~97_combout ),
	.cout());
// synopsys translate_off
defparam \regnum_inst|src_val[12]~97 .lut_mask = 16'hECCC;
defparam \regnum_inst|src_val[12]~97 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y37_N3
dffeas \pipeline|gprc_i[0][4][11] (
	.clk(\clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\pipeline|gprc_i~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\pipeline|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeline|gprc_i[0][4][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pipeline|gprc_i[0][4][11] .is_wysiwyg = "true";
defparam \pipeline|gprc_i[0][4][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y37_N9
dffeas \pipeline|gprc_i[0][6][11] (
	.clk(\clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\pipeline|gprc_i~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\pipeline|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeline|gprc_i[0][6][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pipeline|gprc_i[0][6][11] .is_wysiwyg = "true";
defparam \pipeline|gprc_i[0][6][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y37_N8
cycloneive_lcell_comb \regnum_inst|src_val[11]~29 (
// Equation(s):
// \regnum_inst|src_val[11]~29_combout  = (\pipeline|S_i[0][1]~q  & (((\pipeline|gprc_i[0][6][11]~q ) # (\pipeline|S_i[0][0]~q )))) # (!\pipeline|S_i[0][1]~q  & (\pipeline|gprc_i[0][4][11]~q  & ((!\pipeline|S_i[0][0]~q ))))

	.dataa(\pipeline|S_i[0][1]~q ),
	.datab(\pipeline|gprc_i[0][4][11]~q ),
	.datac(\pipeline|gprc_i[0][6][11]~q ),
	.datad(\pipeline|S_i[0][0]~q ),
	.cin(gnd),
	.combout(\regnum_inst|src_val[11]~29_combout ),
	.cout());
// synopsys translate_off
defparam \regnum_inst|src_val[11]~29 .lut_mask = 16'hAAE4;
defparam \regnum_inst|src_val[11]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y37_N25
dffeas \pipeline|gprc_i[0][5][11] (
	.clk(\clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\pipeline|gprc_i~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\pipeline|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeline|gprc_i[0][5][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pipeline|gprc_i[0][5][11] .is_wysiwyg = "true";
defparam \pipeline|gprc_i[0][5][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y37_N11
dffeas \pipeline|gprc_i[0][7][11] (
	.clk(\clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\pipeline|gprc_i~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\pipeline|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeline|gprc_i[0][7][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pipeline|gprc_i[0][7][11] .is_wysiwyg = "true";
defparam \pipeline|gprc_i[0][7][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y37_N24
cycloneive_lcell_comb \regnum_inst|src_val[11]~30 (
// Equation(s):
// \regnum_inst|src_val[11]~30_combout  = (\regnum_inst|src_val[11]~29_combout  & (((\pipeline|gprc_i[0][7][11]~q )) # (!\pipeline|S_i[0][0]~q ))) # (!\regnum_inst|src_val[11]~29_combout  & (\pipeline|S_i[0][0]~q  & (\pipeline|gprc_i[0][5][11]~q )))

	.dataa(\regnum_inst|src_val[11]~29_combout ),
	.datab(\pipeline|S_i[0][0]~q ),
	.datac(\pipeline|gprc_i[0][5][11]~q ),
	.datad(\pipeline|gprc_i[0][7][11]~q ),
	.cin(gnd),
	.combout(\regnum_inst|src_val[11]~30_combout ),
	.cout());
// synopsys translate_off
defparam \regnum_inst|src_val[11]~30 .lut_mask = 16'hEA62;
defparam \regnum_inst|src_val[11]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y38_N15
dffeas \pipeline|gprc_i[0][0][11] (
	.clk(\clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\pipeline|gprc_i~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\pipeline|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeline|gprc_i[0][0][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pipeline|gprc_i[0][0][11] .is_wysiwyg = "true";
defparam \pipeline|gprc_i[0][0][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y38_N13
dffeas \pipeline|gprc_i[0][1][11] (
	.clk(\clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\pipeline|gprc_i~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\pipeline|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeline|gprc_i[0][1][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pipeline|gprc_i[0][1][11] .is_wysiwyg = "true";
defparam \pipeline|gprc_i[0][1][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y38_N12
cycloneive_lcell_comb \regnum_inst|src_val[11]~31 (
// Equation(s):
// \regnum_inst|src_val[11]~31_combout  = (\pipeline|S_i[0][0]~q  & (((\pipeline|gprc_i[0][1][11]~q ) # (\pipeline|S_i[0][1]~q )))) # (!\pipeline|S_i[0][0]~q  & (\pipeline|gprc_i[0][0][11]~q  & ((!\pipeline|S_i[0][1]~q ))))

	.dataa(\pipeline|S_i[0][0]~q ),
	.datab(\pipeline|gprc_i[0][0][11]~q ),
	.datac(\pipeline|gprc_i[0][1][11]~q ),
	.datad(\pipeline|S_i[0][1]~q ),
	.cin(gnd),
	.combout(\regnum_inst|src_val[11]~31_combout ),
	.cout());
// synopsys translate_off
defparam \regnum_inst|src_val[11]~31 .lut_mask = 16'hAAE4;
defparam \regnum_inst|src_val[11]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y38_N17
dffeas \pipeline|gprc_i[0][2][11] (
	.clk(\clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\pipeline|gprc_i~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\pipeline|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeline|gprc_i[0][2][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pipeline|gprc_i[0][2][11] .is_wysiwyg = "true";
defparam \pipeline|gprc_i[0][2][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y38_N2
cycloneive_lcell_comb \regnum_inst|src_val[11]~32 (
// Equation(s):
// \regnum_inst|src_val[11]~32_combout  = (\regnum_inst|src_val[11]~31_combout  & (((\pipeline|gprc_i[0][3][11]~q )) # (!\pipeline|S_i[0][1]~q ))) # (!\regnum_inst|src_val[11]~31_combout  & (\pipeline|S_i[0][1]~q  & ((\pipeline|gprc_i[0][2][11]~q ))))

	.dataa(\regnum_inst|src_val[11]~31_combout ),
	.datab(\pipeline|S_i[0][1]~q ),
	.datac(\pipeline|gprc_i[0][3][11]~q ),
	.datad(\pipeline|gprc_i[0][2][11]~q ),
	.cin(gnd),
	.combout(\regnum_inst|src_val[11]~32_combout ),
	.cout());
// synopsys translate_off
defparam \regnum_inst|src_val[11]~32 .lut_mask = 16'hE6A2;
defparam \regnum_inst|src_val[11]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y38_N20
cycloneive_lcell_comb \regnum_inst|src_val[11]~33 (
// Equation(s):
// \regnum_inst|src_val[11]~33_combout  = (!\pipeline|RC_i [0] & ((\pipeline|S_i[0][2]~q  & (\regnum_inst|src_val[11]~30_combout )) # (!\pipeline|S_i[0][2]~q  & ((\regnum_inst|src_val[11]~32_combout )))))

	.dataa(\pipeline|RC_i [0]),
	.datab(\pipeline|S_i[0][2]~q ),
	.datac(\regnum_inst|src_val[11]~30_combout ),
	.datad(\regnum_inst|src_val[11]~32_combout ),
	.cin(gnd),
	.combout(\regnum_inst|src_val[11]~33_combout ),
	.cout());
// synopsys translate_off
defparam \regnum_inst|src_val[11]~33 .lut_mask = 16'h5140;
defparam \regnum_inst|src_val[11]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y38_N14
cycloneive_lcell_comb \regnum_inst|src_val[11]~34 (
// Equation(s):
// \regnum_inst|src_val[11]~34_combout  = (\regnum_inst|src_val[11]~33_combout ) # ((\pipeline|S_i[0][0]~q  & (\pipeline|S_i[0][1]~q  & \regnum_inst|src_val[3]~16_combout )))

	.dataa(\pipeline|S_i[0][0]~q ),
	.datab(\pipeline|S_i[0][1]~q ),
	.datac(\regnum_inst|src_val[3]~16_combout ),
	.datad(\regnum_inst|src_val[11]~33_combout ),
	.cin(gnd),
	.combout(\regnum_inst|src_val[11]~34_combout ),
	.cout());
// synopsys translate_off
defparam \regnum_inst|src_val[11]~34 .lut_mask = 16'hFF80;
defparam \regnum_inst|src_val[11]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y38_N25
dffeas \pipeline|gprc_i[0][3][10] (
	.clk(\clk~clkctrl_outclk ),
	.d(\pipeline|gprc_i~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pipeline|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeline|gprc_i[0][3][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pipeline|gprc_i[0][3][10] .is_wysiwyg = "true";
defparam \pipeline|gprc_i[0][3][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y38_N9
dffeas \pipeline|gprc_i[0][2][10] (
	.clk(\clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\pipeline|gprc_i~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\pipeline|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeline|gprc_i[0][2][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pipeline|gprc_i[0][2][10] .is_wysiwyg = "true";
defparam \pipeline|gprc_i[0][2][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y38_N17
dffeas \pipeline|gprc_i[0][1][10] (
	.clk(\clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\pipeline|gprc_i~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\pipeline|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeline|gprc_i[0][1][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pipeline|gprc_i[0][1][10] .is_wysiwyg = "true";
defparam \pipeline|gprc_i[0][1][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y38_N3
dffeas \pipeline|gprc_i[0][0][10] (
	.clk(\clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\pipeline|gprc_i~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\pipeline|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeline|gprc_i[0][0][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pipeline|gprc_i[0][0][10] .is_wysiwyg = "true";
defparam \pipeline|gprc_i[0][0][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y38_N2
cycloneive_lcell_comb \regnum_inst|Mux37~2 (
// Equation(s):
// \regnum_inst|Mux37~2_combout  = (\pipeline|D_i[0][1]~q  & (((\pipeline|D_i[0][0]~q )))) # (!\pipeline|D_i[0][1]~q  & ((\pipeline|D_i[0][0]~q  & (\pipeline|gprc_i[0][1][10]~q )) # (!\pipeline|D_i[0][0]~q  & ((\pipeline|gprc_i[0][0][10]~q )))))

	.dataa(\pipeline|gprc_i[0][1][10]~q ),
	.datab(\pipeline|D_i[0][1]~q ),
	.datac(\pipeline|gprc_i[0][0][10]~q ),
	.datad(\pipeline|D_i[0][0]~q ),
	.cin(gnd),
	.combout(\regnum_inst|Mux37~2_combout ),
	.cout());
// synopsys translate_off
defparam \regnum_inst|Mux37~2 .lut_mask = 16'hEE30;
defparam \regnum_inst|Mux37~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y38_N8
cycloneive_lcell_comb \regnum_inst|Mux37~3 (
// Equation(s):
// \regnum_inst|Mux37~3_combout  = (\pipeline|D_i[0][1]~q  & ((\regnum_inst|Mux37~2_combout  & (\pipeline|gprc_i[0][3][10]~q )) # (!\regnum_inst|Mux37~2_combout  & ((\pipeline|gprc_i[0][2][10]~q ))))) # (!\pipeline|D_i[0][1]~q  & 
// (((\regnum_inst|Mux37~2_combout ))))

	.dataa(\pipeline|D_i[0][1]~q ),
	.datab(\pipeline|gprc_i[0][3][10]~q ),
	.datac(\pipeline|gprc_i[0][2][10]~q ),
	.datad(\regnum_inst|Mux37~2_combout ),
	.cin(gnd),
	.combout(\regnum_inst|Mux37~3_combout ),
	.cout());
// synopsys translate_off
defparam \regnum_inst|Mux37~3 .lut_mask = 16'hDDA0;
defparam \regnum_inst|Mux37~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y37_N5
dffeas \pipeline|gprc_i[0][6][10] (
	.clk(\clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\pipeline|gprc_i~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\pipeline|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeline|gprc_i[0][6][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pipeline|gprc_i[0][6][10] .is_wysiwyg = "true";
defparam \pipeline|gprc_i[0][6][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y37_N31
dffeas \pipeline|gprc_i[0][4][10] (
	.clk(\clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\pipeline|gprc_i~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\pipeline|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeline|gprc_i[0][4][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pipeline|gprc_i[0][4][10] .is_wysiwyg = "true";
defparam \pipeline|gprc_i[0][4][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y37_N30
cycloneive_lcell_comb \regnum_inst|Mux37~0 (
// Equation(s):
// \regnum_inst|Mux37~0_combout  = (\pipeline|D_i[0][0]~q  & (((\pipeline|D_i[0][1]~q )))) # (!\pipeline|D_i[0][0]~q  & ((\pipeline|D_i[0][1]~q  & (\pipeline|gprc_i[0][6][10]~q )) # (!\pipeline|D_i[0][1]~q  & ((\pipeline|gprc_i[0][4][10]~q )))))

	.dataa(\pipeline|D_i[0][0]~q ),
	.datab(\pipeline|gprc_i[0][6][10]~q ),
	.datac(\pipeline|gprc_i[0][4][10]~q ),
	.datad(\pipeline|D_i[0][1]~q ),
	.cin(gnd),
	.combout(\regnum_inst|Mux37~0_combout ),
	.cout());
// synopsys translate_off
defparam \regnum_inst|Mux37~0 .lut_mask = 16'hEE50;
defparam \regnum_inst|Mux37~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y40_N21
dffeas \pipeline|gprc_i[0][5][10] (
	.clk(\clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\pipeline|gprc_i~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\pipeline|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeline|gprc_i[0][5][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pipeline|gprc_i[0][5][10] .is_wysiwyg = "true";
defparam \pipeline|gprc_i[0][5][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y40_N14
cycloneive_lcell_comb \regnum_inst|Mux37~1 (
// Equation(s):
// \regnum_inst|Mux37~1_combout  = (\pipeline|D_i[0][0]~q  & ((\regnum_inst|Mux37~0_combout  & (\pipeline|gprc_i[0][7][10]~q )) # (!\regnum_inst|Mux37~0_combout  & ((\pipeline|gprc_i[0][5][10]~q ))))) # (!\pipeline|D_i[0][0]~q  & 
// (\regnum_inst|Mux37~0_combout ))

	.dataa(\pipeline|D_i[0][0]~q ),
	.datab(\regnum_inst|Mux37~0_combout ),
	.datac(\pipeline|gprc_i[0][7][10]~q ),
	.datad(\pipeline|gprc_i[0][5][10]~q ),
	.cin(gnd),
	.combout(\regnum_inst|Mux37~1_combout ),
	.cout());
// synopsys translate_off
defparam \regnum_inst|Mux37~1 .lut_mask = 16'hE6C4;
defparam \regnum_inst|Mux37~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y40_N16
cycloneive_lcell_comb \regnum_inst|Mux37~4 (
// Equation(s):
// \regnum_inst|Mux37~4_combout  = (\pipeline|D_i[0][2]~q  & ((\regnum_inst|Mux37~1_combout ))) # (!\pipeline|D_i[0][2]~q  & (\regnum_inst|Mux37~3_combout ))

	.dataa(\regnum_inst|Mux37~3_combout ),
	.datab(\pipeline|D_i[0][2]~q ),
	.datac(gnd),
	.datad(\regnum_inst|Mux37~1_combout ),
	.cin(gnd),
	.combout(\regnum_inst|Mux37~4_combout ),
	.cout());
// synopsys translate_off
defparam \regnum_inst|Mux37~4 .lut_mask = 16'hEE22;
defparam \regnum_inst|Mux37~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y39_N29
dffeas \pipeline|gprc_i[0][6][9] (
	.clk(\clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\pipeline|gprc_i~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\pipeline|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeline|gprc_i[0][6][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pipeline|gprc_i[0][6][9] .is_wysiwyg = "true";
defparam \pipeline|gprc_i[0][6][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y39_N28
cycloneive_lcell_comb \regnum_inst|src_val[9]~57 (
// Equation(s):
// \regnum_inst|src_val[9]~57_combout  = (\pipeline|S_i[0][0]~q  & (\pipeline|S_i[0][1]~q )) # (!\pipeline|S_i[0][0]~q  & ((\pipeline|S_i[0][1]~q  & (\pipeline|gprc_i[0][6][9]~q )) # (!\pipeline|S_i[0][1]~q  & ((\pipeline|gprc_i[0][4][9]~q )))))

	.dataa(\pipeline|S_i[0][0]~q ),
	.datab(\pipeline|S_i[0][1]~q ),
	.datac(\pipeline|gprc_i[0][6][9]~q ),
	.datad(\pipeline|gprc_i[0][4][9]~q ),
	.cin(gnd),
	.combout(\regnum_inst|src_val[9]~57_combout ),
	.cout());
// synopsys translate_off
defparam \regnum_inst|src_val[9]~57 .lut_mask = 16'hD9C8;
defparam \regnum_inst|src_val[9]~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y40_N13
dffeas \pipeline|gprc_i[0][5][9] (
	.clk(\clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\pipeline|gprc_i~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\pipeline|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeline|gprc_i[0][5][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pipeline|gprc_i[0][5][9] .is_wysiwyg = "true";
defparam \pipeline|gprc_i[0][5][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y40_N31
dffeas \pipeline|gprc_i[0][7][9] (
	.clk(\clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\pipeline|gprc_i~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\pipeline|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeline|gprc_i[0][7][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pipeline|gprc_i[0][7][9] .is_wysiwyg = "true";
defparam \pipeline|gprc_i[0][7][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y40_N12
cycloneive_lcell_comb \regnum_inst|src_val[9]~58 (
// Equation(s):
// \regnum_inst|src_val[9]~58_combout  = (\pipeline|S_i[0][0]~q  & ((\regnum_inst|src_val[9]~57_combout  & ((\pipeline|gprc_i[0][7][9]~q ))) # (!\regnum_inst|src_val[9]~57_combout  & (\pipeline|gprc_i[0][5][9]~q )))) # (!\pipeline|S_i[0][0]~q  & 
// (\regnum_inst|src_val[9]~57_combout ))

	.dataa(\pipeline|S_i[0][0]~q ),
	.datab(\regnum_inst|src_val[9]~57_combout ),
	.datac(\pipeline|gprc_i[0][5][9]~q ),
	.datad(\pipeline|gprc_i[0][7][9]~q ),
	.cin(gnd),
	.combout(\regnum_inst|src_val[9]~58_combout ),
	.cout());
// synopsys translate_off
defparam \regnum_inst|src_val[9]~58 .lut_mask = 16'hEC64;
defparam \regnum_inst|src_val[9]~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y38_N11
dffeas \pipeline|gprc_i[0][2][9] (
	.clk(\clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\pipeline|gprc_i~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\pipeline|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeline|gprc_i[0][2][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pipeline|gprc_i[0][2][9] .is_wysiwyg = "true";
defparam \pipeline|gprc_i[0][2][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y38_N9
dffeas \pipeline|gprc_i[0][3][9] (
	.clk(\clk~clkctrl_outclk ),
	.d(\pipeline|gprc_i~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pipeline|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeline|gprc_i[0][3][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pipeline|gprc_i[0][3][9] .is_wysiwyg = "true";
defparam \pipeline|gprc_i[0][3][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y39_N27
dffeas \pipeline|gprc_i[0][0][9] (
	.clk(\clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\pipeline|gprc_i~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\pipeline|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeline|gprc_i[0][0][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pipeline|gprc_i[0][0][9] .is_wysiwyg = "true";
defparam \pipeline|gprc_i[0][0][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y39_N25
dffeas \pipeline|gprc_i[0][1][9] (
	.clk(\clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\pipeline|gprc_i~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\pipeline|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeline|gprc_i[0][1][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pipeline|gprc_i[0][1][9] .is_wysiwyg = "true";
defparam \pipeline|gprc_i[0][1][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y39_N24
cycloneive_lcell_comb \regnum_inst|src_val[9]~59 (
// Equation(s):
// \regnum_inst|src_val[9]~59_combout  = (\pipeline|S_i[0][0]~q  & (((\pipeline|gprc_i[0][1][9]~q ) # (\pipeline|S_i[0][1]~q )))) # (!\pipeline|S_i[0][0]~q  & (\pipeline|gprc_i[0][0][9]~q  & ((!\pipeline|S_i[0][1]~q ))))

	.dataa(\pipeline|gprc_i[0][0][9]~q ),
	.datab(\pipeline|S_i[0][0]~q ),
	.datac(\pipeline|gprc_i[0][1][9]~q ),
	.datad(\pipeline|S_i[0][1]~q ),
	.cin(gnd),
	.combout(\regnum_inst|src_val[9]~59_combout ),
	.cout());
// synopsys translate_off
defparam \regnum_inst|src_val[9]~59 .lut_mask = 16'hCCE2;
defparam \regnum_inst|src_val[9]~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y38_N28
cycloneive_lcell_comb \regnum_inst|src_val[9]~60 (
// Equation(s):
// \regnum_inst|src_val[9]~60_combout  = (\pipeline|S_i[0][1]~q  & ((\regnum_inst|src_val[9]~59_combout  & ((\pipeline|gprc_i[0][3][9]~q ))) # (!\regnum_inst|src_val[9]~59_combout  & (\pipeline|gprc_i[0][2][9]~q )))) # (!\pipeline|S_i[0][1]~q  & 
// (((\regnum_inst|src_val[9]~59_combout ))))

	.dataa(\pipeline|gprc_i[0][2][9]~q ),
	.datab(\pipeline|S_i[0][1]~q ),
	.datac(\pipeline|gprc_i[0][3][9]~q ),
	.datad(\regnum_inst|src_val[9]~59_combout ),
	.cin(gnd),
	.combout(\regnum_inst|src_val[9]~60_combout ),
	.cout());
// synopsys translate_off
defparam \regnum_inst|src_val[9]~60 .lut_mask = 16'hF388;
defparam \regnum_inst|src_val[9]~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y39_N22
cycloneive_lcell_comb \regnum_inst|src_val[9]~61 (
// Equation(s):
// \regnum_inst|src_val[9]~61_combout  = (!\pipeline|RC_i [0] & ((\pipeline|S_i[0][2]~q  & (\regnum_inst|src_val[9]~58_combout )) # (!\pipeline|S_i[0][2]~q  & ((\regnum_inst|src_val[9]~60_combout )))))

	.dataa(\regnum_inst|src_val[9]~58_combout ),
	.datab(\pipeline|RC_i [0]),
	.datac(\regnum_inst|src_val[9]~60_combout ),
	.datad(\pipeline|S_i[0][2]~q ),
	.cin(gnd),
	.combout(\regnum_inst|src_val[9]~61_combout ),
	.cout());
// synopsys translate_off
defparam \regnum_inst|src_val[9]~61 .lut_mask = 16'h2230;
defparam \regnum_inst|src_val[9]~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y39_N18
cycloneive_lcell_comb \regnum_inst|src_val[9]~98 (
// Equation(s):
// \regnum_inst|src_val[9]~98_combout  = (\regnum_inst|src_val[9]~61_combout ) # ((\pipeline|S_i[0][0]~q  & (\pipeline|S_i[0][1]~q  & \regnum_inst|src_val[3]~16_combout )))

	.dataa(\regnum_inst|src_val[9]~61_combout ),
	.datab(\pipeline|S_i[0][0]~q ),
	.datac(\pipeline|S_i[0][1]~q ),
	.datad(\regnum_inst|src_val[3]~16_combout ),
	.cin(gnd),
	.combout(\regnum_inst|src_val[9]~98_combout ),
	.cout());
// synopsys translate_off
defparam \regnum_inst|src_val[9]~98 .lut_mask = 16'hEAAA;
defparam \regnum_inst|src_val[9]~98 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y36_N26
cycloneive_lcell_comb \alu_inst|result[4]~26 (
// Equation(s):
// \alu_inst|result[4]~26_combout  = (\pipeline|enable_i[0][13]~q ) # (\pipeline|enable_i[0][12]~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\pipeline|enable_i[0][13]~q ),
	.datad(\pipeline|enable_i[0][12]~q ),
	.cin(gnd),
	.combout(\alu_inst|result[4]~26_combout ),
	.cout());
// synopsys translate_off
defparam \alu_inst|result[4]~26 .lut_mask = 16'hFFF0;
defparam \alu_inst|result[4]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y39_N31
dffeas \pipeline|gprc_i[0][7][8] (
	.clk(\clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\pipeline|gprc_i~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\pipeline|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeline|gprc_i[0][7][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pipeline|gprc_i[0][7][8] .is_wysiwyg = "true";
defparam \pipeline|gprc_i[0][7][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y39_N5
dffeas \pipeline|gprc_i[0][5][8] (
	.clk(\clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\pipeline|gprc_i~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\pipeline|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeline|gprc_i[0][5][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pipeline|gprc_i[0][5][8] .is_wysiwyg = "true";
defparam \pipeline|gprc_i[0][5][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y37_N25
dffeas \pipeline|gprc_i[0][6][8] (
	.clk(\clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\pipeline|gprc_i~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\pipeline|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeline|gprc_i[0][6][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pipeline|gprc_i[0][6][8] .is_wysiwyg = "true";
defparam \pipeline|gprc_i[0][6][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y37_N24
cycloneive_lcell_comb \regnum_inst|src_val[8]~62 (
// Equation(s):
// \regnum_inst|src_val[8]~62_combout  = (\pipeline|S_i[0][1]~q  & (((\pipeline|gprc_i[0][6][8]~q ) # (\pipeline|S_i[0][0]~q )))) # (!\pipeline|S_i[0][1]~q  & (\pipeline|gprc_i[0][4][8]~q  & ((!\pipeline|S_i[0][0]~q ))))

	.dataa(\pipeline|gprc_i[0][4][8]~q ),
	.datab(\pipeline|S_i[0][1]~q ),
	.datac(\pipeline|gprc_i[0][6][8]~q ),
	.datad(\pipeline|S_i[0][0]~q ),
	.cin(gnd),
	.combout(\regnum_inst|src_val[8]~62_combout ),
	.cout());
// synopsys translate_off
defparam \regnum_inst|src_val[8]~62 .lut_mask = 16'hCCE2;
defparam \regnum_inst|src_val[8]~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y39_N4
cycloneive_lcell_comb \regnum_inst|src_val[8]~63 (
// Equation(s):
// \regnum_inst|src_val[8]~63_combout  = (\pipeline|S_i[0][0]~q  & ((\regnum_inst|src_val[8]~62_combout  & (\pipeline|gprc_i[0][7][8]~q )) # (!\regnum_inst|src_val[8]~62_combout  & ((\pipeline|gprc_i[0][5][8]~q ))))) # (!\pipeline|S_i[0][0]~q  & 
// (((\regnum_inst|src_val[8]~62_combout ))))

	.dataa(\pipeline|gprc_i[0][7][8]~q ),
	.datab(\pipeline|S_i[0][0]~q ),
	.datac(\pipeline|gprc_i[0][5][8]~q ),
	.datad(\regnum_inst|src_val[8]~62_combout ),
	.cin(gnd),
	.combout(\regnum_inst|src_val[8]~63_combout ),
	.cout());
// synopsys translate_off
defparam \regnum_inst|src_val[8]~63 .lut_mask = 16'hBBC0;
defparam \regnum_inst|src_val[8]~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y38_N19
dffeas \pipeline|gprc_i[0][3][8] (
	.clk(\clk~clkctrl_outclk ),
	.d(\pipeline|gprc_i~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pipeline|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeline|gprc_i[0][3][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pipeline|gprc_i[0][3][8] .is_wysiwyg = "true";
defparam \pipeline|gprc_i[0][3][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y39_N29
dffeas \pipeline|gprc_i[0][1][8] (
	.clk(\clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\pipeline|gprc_i~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\pipeline|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeline|gprc_i[0][1][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pipeline|gprc_i[0][1][8] .is_wysiwyg = "true";
defparam \pipeline|gprc_i[0][1][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y39_N7
dffeas \pipeline|gprc_i[0][0][8] (
	.clk(\clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\pipeline|gprc_i~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\pipeline|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeline|gprc_i[0][0][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pipeline|gprc_i[0][0][8] .is_wysiwyg = "true";
defparam \pipeline|gprc_i[0][0][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y39_N28
cycloneive_lcell_comb \regnum_inst|src_val[8]~64 (
// Equation(s):
// \regnum_inst|src_val[8]~64_combout  = (\pipeline|S_i[0][1]~q  & (\pipeline|S_i[0][0]~q )) # (!\pipeline|S_i[0][1]~q  & ((\pipeline|S_i[0][0]~q  & (\pipeline|gprc_i[0][1][8]~q )) # (!\pipeline|S_i[0][0]~q  & ((\pipeline|gprc_i[0][0][8]~q )))))

	.dataa(\pipeline|S_i[0][1]~q ),
	.datab(\pipeline|S_i[0][0]~q ),
	.datac(\pipeline|gprc_i[0][1][8]~q ),
	.datad(\pipeline|gprc_i[0][0][8]~q ),
	.cin(gnd),
	.combout(\regnum_inst|src_val[8]~64_combout ),
	.cout());
// synopsys translate_off
defparam \regnum_inst|src_val[8]~64 .lut_mask = 16'hD9C8;
defparam \regnum_inst|src_val[8]~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y39_N25
dffeas \pipeline|gprc_i[0][2][8] (
	.clk(\clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\pipeline|gprc_i~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\pipeline|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeline|gprc_i[0][2][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pipeline|gprc_i[0][2][8] .is_wysiwyg = "true";
defparam \pipeline|gprc_i[0][2][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y39_N18
cycloneive_lcell_comb \regnum_inst|src_val[8]~65 (
// Equation(s):
// \regnum_inst|src_val[8]~65_combout  = (\regnum_inst|src_val[8]~64_combout  & ((\pipeline|gprc_i[0][3][8]~q ) # ((!\pipeline|S_i[0][1]~q )))) # (!\regnum_inst|src_val[8]~64_combout  & (((\pipeline|S_i[0][1]~q  & \pipeline|gprc_i[0][2][8]~q ))))

	.dataa(\pipeline|gprc_i[0][3][8]~q ),
	.datab(\regnum_inst|src_val[8]~64_combout ),
	.datac(\pipeline|S_i[0][1]~q ),
	.datad(\pipeline|gprc_i[0][2][8]~q ),
	.cin(gnd),
	.combout(\regnum_inst|src_val[8]~65_combout ),
	.cout());
// synopsys translate_off
defparam \regnum_inst|src_val[8]~65 .lut_mask = 16'hBC8C;
defparam \regnum_inst|src_val[8]~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y39_N24
cycloneive_lcell_comb \regnum_inst|src_val[8]~66 (
// Equation(s):
// \regnum_inst|src_val[8]~66_combout  = (!\pipeline|RC_i [0] & ((\pipeline|S_i[0][2]~q  & (\regnum_inst|src_val[8]~63_combout )) # (!\pipeline|S_i[0][2]~q  & ((\regnum_inst|src_val[8]~65_combout )))))

	.dataa(\pipeline|S_i[0][2]~q ),
	.datab(\pipeline|RC_i [0]),
	.datac(\regnum_inst|src_val[8]~63_combout ),
	.datad(\regnum_inst|src_val[8]~65_combout ),
	.cin(gnd),
	.combout(\regnum_inst|src_val[8]~66_combout ),
	.cout());
// synopsys translate_off
defparam \regnum_inst|src_val[8]~66 .lut_mask = 16'h3120;
defparam \regnum_inst|src_val[8]~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y39_N28
cycloneive_lcell_comb \regnum_inst|src_val[8]~99 (
// Equation(s):
// \regnum_inst|src_val[8]~99_combout  = (\regnum_inst|src_val[8]~66_combout ) # ((\pipeline|S_i[0][0]~q  & (\pipeline|S_i[0][1]~q  & \regnum_inst|src_val[3]~16_combout )))

	.dataa(\regnum_inst|src_val[8]~66_combout ),
	.datab(\pipeline|S_i[0][0]~q ),
	.datac(\pipeline|S_i[0][1]~q ),
	.datad(\regnum_inst|src_val[3]~16_combout ),
	.cin(gnd),
	.combout(\regnum_inst|src_val[8]~99_combout ),
	.cout());
// synopsys translate_off
defparam \regnum_inst|src_val[8]~99 .lut_mask = 16'hEAAA;
defparam \regnum_inst|src_val[8]~99 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y37_N13
dffeas \pipeline|gprc_i[0][6][7] (
	.clk(\clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\pipeline|gprc_i~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\pipeline|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeline|gprc_i[0][6][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pipeline|gprc_i[0][6][7] .is_wysiwyg = "true";
defparam \pipeline|gprc_i[0][6][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y37_N12
cycloneive_lcell_comb \regnum_inst|src_val[7]~67 (
// Equation(s):
// \regnum_inst|src_val[7]~67_combout  = (\pipeline|S_i[0][1]~q  & (((\pipeline|gprc_i[0][6][7]~q ) # (\pipeline|S_i[0][0]~q )))) # (!\pipeline|S_i[0][1]~q  & (\pipeline|gprc_i[0][4][7]~q  & ((!\pipeline|S_i[0][0]~q ))))

	.dataa(\pipeline|gprc_i[0][4][7]~q ),
	.datab(\pipeline|S_i[0][1]~q ),
	.datac(\pipeline|gprc_i[0][6][7]~q ),
	.datad(\pipeline|S_i[0][0]~q ),
	.cin(gnd),
	.combout(\regnum_inst|src_val[7]~67_combout ),
	.cout());
// synopsys translate_off
defparam \regnum_inst|src_val[7]~67 .lut_mask = 16'hCCE2;
defparam \regnum_inst|src_val[7]~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y39_N3
dffeas \pipeline|gprc_i[0][5][7] (
	.clk(\clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\pipeline|gprc_i~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\pipeline|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeline|gprc_i[0][5][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pipeline|gprc_i[0][5][7] .is_wysiwyg = "true";
defparam \pipeline|gprc_i[0][5][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y39_N29
dffeas \pipeline|gprc_i[0][7][7] (
	.clk(\clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\pipeline|gprc_i~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\pipeline|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeline|gprc_i[0][7][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pipeline|gprc_i[0][7][7] .is_wysiwyg = "true";
defparam \pipeline|gprc_i[0][7][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y39_N2
cycloneive_lcell_comb \regnum_inst|src_val[7]~68 (
// Equation(s):
// \regnum_inst|src_val[7]~68_combout  = (\regnum_inst|src_val[7]~67_combout  & (((\pipeline|gprc_i[0][7][7]~q )) # (!\pipeline|S_i[0][0]~q ))) # (!\regnum_inst|src_val[7]~67_combout  & (\pipeline|S_i[0][0]~q  & (\pipeline|gprc_i[0][5][7]~q )))

	.dataa(\regnum_inst|src_val[7]~67_combout ),
	.datab(\pipeline|S_i[0][0]~q ),
	.datac(\pipeline|gprc_i[0][5][7]~q ),
	.datad(\pipeline|gprc_i[0][7][7]~q ),
	.cin(gnd),
	.combout(\regnum_inst|src_val[7]~68_combout ),
	.cout());
// synopsys translate_off
defparam \regnum_inst|src_val[7]~68 .lut_mask = 16'hEA62;
defparam \regnum_inst|src_val[7]~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y38_N31
dffeas \pipeline|gprc_i[0][0][7] (
	.clk(\clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\pipeline|gprc_i~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\pipeline|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeline|gprc_i[0][0][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pipeline|gprc_i[0][0][7] .is_wysiwyg = "true";
defparam \pipeline|gprc_i[0][0][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y38_N29
dffeas \pipeline|gprc_i[0][1][7] (
	.clk(\clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\pipeline|gprc_i~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\pipeline|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeline|gprc_i[0][1][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pipeline|gprc_i[0][1][7] .is_wysiwyg = "true";
defparam \pipeline|gprc_i[0][1][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y38_N28
cycloneive_lcell_comb \regnum_inst|src_val[7]~69 (
// Equation(s):
// \regnum_inst|src_val[7]~69_combout  = (\pipeline|S_i[0][1]~q  & (((\pipeline|S_i[0][0]~q )))) # (!\pipeline|S_i[0][1]~q  & ((\pipeline|S_i[0][0]~q  & ((\pipeline|gprc_i[0][1][7]~q ))) # (!\pipeline|S_i[0][0]~q  & (\pipeline|gprc_i[0][0][7]~q ))))

	.dataa(\pipeline|gprc_i[0][0][7]~q ),
	.datab(\pipeline|S_i[0][1]~q ),
	.datac(\pipeline|gprc_i[0][1][7]~q ),
	.datad(\pipeline|S_i[0][0]~q ),
	.cin(gnd),
	.combout(\regnum_inst|src_val[7]~69_combout ),
	.cout());
// synopsys translate_off
defparam \regnum_inst|src_val[7]~69 .lut_mask = 16'hFC22;
defparam \regnum_inst|src_val[7]~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y39_N1
dffeas \pipeline|gprc_i[0][2][7] (
	.clk(\clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\pipeline|gprc_i~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\pipeline|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeline|gprc_i[0][2][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pipeline|gprc_i[0][2][7] .is_wysiwyg = "true";
defparam \pipeline|gprc_i[0][2][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y39_N11
dffeas \pipeline|gprc_i[0][3][7] (
	.clk(\clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\pipeline|gprc_i~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\pipeline|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeline|gprc_i[0][3][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pipeline|gprc_i[0][3][7] .is_wysiwyg = "true";
defparam \pipeline|gprc_i[0][3][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y39_N20
cycloneive_lcell_comb \regnum_inst|src_val[7]~70 (
// Equation(s):
// \regnum_inst|src_val[7]~70_combout  = (\regnum_inst|src_val[7]~69_combout  & (((\pipeline|gprc_i[0][3][7]~q ) # (!\pipeline|S_i[0][1]~q )))) # (!\regnum_inst|src_val[7]~69_combout  & (\pipeline|gprc_i[0][2][7]~q  & (\pipeline|S_i[0][1]~q )))

	.dataa(\regnum_inst|src_val[7]~69_combout ),
	.datab(\pipeline|gprc_i[0][2][7]~q ),
	.datac(\pipeline|S_i[0][1]~q ),
	.datad(\pipeline|gprc_i[0][3][7]~q ),
	.cin(gnd),
	.combout(\regnum_inst|src_val[7]~70_combout ),
	.cout());
// synopsys translate_off
defparam \regnum_inst|src_val[7]~70 .lut_mask = 16'hEA4A;
defparam \regnum_inst|src_val[7]~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y39_N6
cycloneive_lcell_comb \regnum_inst|src_val[7]~71 (
// Equation(s):
// \regnum_inst|src_val[7]~71_combout  = (!\pipeline|RC_i [0] & ((\pipeline|S_i[0][2]~q  & (\regnum_inst|src_val[7]~68_combout )) # (!\pipeline|S_i[0][2]~q  & ((\regnum_inst|src_val[7]~70_combout )))))

	.dataa(\regnum_inst|src_val[7]~68_combout ),
	.datab(\regnum_inst|src_val[7]~70_combout ),
	.datac(\pipeline|RC_i [0]),
	.datad(\pipeline|S_i[0][2]~q ),
	.cin(gnd),
	.combout(\regnum_inst|src_val[7]~71_combout ),
	.cout());
// synopsys translate_off
defparam \regnum_inst|src_val[7]~71 .lut_mask = 16'h0A0C;
defparam \regnum_inst|src_val[7]~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y39_N30
cycloneive_lcell_comb \regnum_inst|src_val[7]~100 (
// Equation(s):
// \regnum_inst|src_val[7]~100_combout  = (\regnum_inst|src_val[7]~71_combout ) # ((\pipeline|S_i[0][0]~q  & (\pipeline|S_i[0][1]~q  & \regnum_inst|src_val[3]~16_combout )))

	.dataa(\regnum_inst|src_val[7]~71_combout ),
	.datab(\pipeline|S_i[0][0]~q ),
	.datac(\pipeline|S_i[0][1]~q ),
	.datad(\regnum_inst|src_val[3]~16_combout ),
	.cin(gnd),
	.combout(\regnum_inst|src_val[7]~100_combout ),
	.cout());
// synopsys translate_off
defparam \regnum_inst|src_val[7]~100 .lut_mask = 16'hEAAA;
defparam \regnum_inst|src_val[7]~100 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y37_N19
dffeas \pipeline|gprc_i[0][4][6] (
	.clk(\clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\pipeline|gprc_i~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\pipeline|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeline|gprc_i[0][4][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pipeline|gprc_i[0][4][6] .is_wysiwyg = "true";
defparam \pipeline|gprc_i[0][4][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y37_N1
dffeas \pipeline|gprc_i[0][6][6] (
	.clk(\clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\pipeline|gprc_i~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\pipeline|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeline|gprc_i[0][6][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pipeline|gprc_i[0][6][6] .is_wysiwyg = "true";
defparam \pipeline|gprc_i[0][6][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y37_N0
cycloneive_lcell_comb \regnum_inst|src_val[6]~72 (
// Equation(s):
// \regnum_inst|src_val[6]~72_combout  = (\pipeline|S_i[0][1]~q  & (((\pipeline|gprc_i[0][6][6]~q ) # (\pipeline|S_i[0][0]~q )))) # (!\pipeline|S_i[0][1]~q  & (\pipeline|gprc_i[0][4][6]~q  & ((!\pipeline|S_i[0][0]~q ))))

	.dataa(\pipeline|gprc_i[0][4][6]~q ),
	.datab(\pipeline|S_i[0][1]~q ),
	.datac(\pipeline|gprc_i[0][6][6]~q ),
	.datad(\pipeline|S_i[0][0]~q ),
	.cin(gnd),
	.combout(\regnum_inst|src_val[6]~72_combout ),
	.cout());
// synopsys translate_off
defparam \regnum_inst|src_val[6]~72 .lut_mask = 16'hCCE2;
defparam \regnum_inst|src_val[6]~72 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y40_N25
dffeas \pipeline|gprc_i[0][5][6] (
	.clk(\clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\pipeline|gprc_i~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\pipeline|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeline|gprc_i[0][5][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pipeline|gprc_i[0][5][6] .is_wysiwyg = "true";
defparam \pipeline|gprc_i[0][5][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y40_N19
dffeas \pipeline|gprc_i[0][7][6] (
	.clk(\clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\pipeline|gprc_i~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\pipeline|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeline|gprc_i[0][7][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pipeline|gprc_i[0][7][6] .is_wysiwyg = "true";
defparam \pipeline|gprc_i[0][7][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y40_N24
cycloneive_lcell_comb \regnum_inst|src_val[6]~73 (
// Equation(s):
// \regnum_inst|src_val[6]~73_combout  = (\pipeline|S_i[0][0]~q  & ((\regnum_inst|src_val[6]~72_combout  & ((\pipeline|gprc_i[0][7][6]~q ))) # (!\regnum_inst|src_val[6]~72_combout  & (\pipeline|gprc_i[0][5][6]~q )))) # (!\pipeline|S_i[0][0]~q  & 
// (\regnum_inst|src_val[6]~72_combout ))

	.dataa(\pipeline|S_i[0][0]~q ),
	.datab(\regnum_inst|src_val[6]~72_combout ),
	.datac(\pipeline|gprc_i[0][5][6]~q ),
	.datad(\pipeline|gprc_i[0][7][6]~q ),
	.cin(gnd),
	.combout(\regnum_inst|src_val[6]~73_combout ),
	.cout());
// synopsys translate_off
defparam \regnum_inst|src_val[6]~73 .lut_mask = 16'hEC64;
defparam \regnum_inst|src_val[6]~73 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y38_N11
dffeas \pipeline|gprc_i[0][0][6] (
	.clk(\clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\pipeline|gprc_i~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\pipeline|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeline|gprc_i[0][0][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pipeline|gprc_i[0][0][6] .is_wysiwyg = "true";
defparam \pipeline|gprc_i[0][0][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y38_N8
cycloneive_lcell_comb \regnum_inst|src_val[6]~74 (
// Equation(s):
// \regnum_inst|src_val[6]~74_combout  = (\pipeline|S_i[0][0]~q  & ((\pipeline|S_i[0][1]~q ) # ((\pipeline|gprc_i[0][1][6]~q )))) # (!\pipeline|S_i[0][0]~q  & (!\pipeline|S_i[0][1]~q  & ((\pipeline|gprc_i[0][0][6]~q ))))

	.dataa(\pipeline|S_i[0][0]~q ),
	.datab(\pipeline|S_i[0][1]~q ),
	.datac(\pipeline|gprc_i[0][1][6]~q ),
	.datad(\pipeline|gprc_i[0][0][6]~q ),
	.cin(gnd),
	.combout(\regnum_inst|src_val[6]~74_combout ),
	.cout());
// synopsys translate_off
defparam \regnum_inst|src_val[6]~74 .lut_mask = 16'hB9A8;
defparam \regnum_inst|src_val[6]~74 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y38_N23
dffeas \pipeline|gprc_i[0][2][6] (
	.clk(\clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\pipeline|gprc_i~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\pipeline|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeline|gprc_i[0][2][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pipeline|gprc_i[0][2][6] .is_wysiwyg = "true";
defparam \pipeline|gprc_i[0][2][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y38_N29
dffeas \pipeline|gprc_i[0][3][6] (
	.clk(\clk~clkctrl_outclk ),
	.d(\pipeline|gprc_i~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pipeline|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeline|gprc_i[0][3][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pipeline|gprc_i[0][3][6] .is_wysiwyg = "true";
defparam \pipeline|gprc_i[0][3][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y38_N24
cycloneive_lcell_comb \regnum_inst|src_val[6]~75 (
// Equation(s):
// \regnum_inst|src_val[6]~75_combout  = (\regnum_inst|src_val[6]~74_combout  & (((\pipeline|gprc_i[0][3][6]~q )) # (!\pipeline|S_i[0][1]~q ))) # (!\regnum_inst|src_val[6]~74_combout  & (\pipeline|S_i[0][1]~q  & (\pipeline|gprc_i[0][2][6]~q )))

	.dataa(\regnum_inst|src_val[6]~74_combout ),
	.datab(\pipeline|S_i[0][1]~q ),
	.datac(\pipeline|gprc_i[0][2][6]~q ),
	.datad(\pipeline|gprc_i[0][3][6]~q ),
	.cin(gnd),
	.combout(\regnum_inst|src_val[6]~75_combout ),
	.cout());
// synopsys translate_off
defparam \regnum_inst|src_val[6]~75 .lut_mask = 16'hEA62;
defparam \regnum_inst|src_val[6]~75 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y38_N26
cycloneive_lcell_comb \regnum_inst|src_val[6]~76 (
// Equation(s):
// \regnum_inst|src_val[6]~76_combout  = (!\pipeline|RC_i [0] & ((\pipeline|S_i[0][2]~q  & (\regnum_inst|src_val[6]~73_combout )) # (!\pipeline|S_i[0][2]~q  & ((\regnum_inst|src_val[6]~75_combout )))))

	.dataa(\pipeline|RC_i [0]),
	.datab(\pipeline|S_i[0][2]~q ),
	.datac(\regnum_inst|src_val[6]~73_combout ),
	.datad(\regnum_inst|src_val[6]~75_combout ),
	.cin(gnd),
	.combout(\regnum_inst|src_val[6]~76_combout ),
	.cout());
// synopsys translate_off
defparam \regnum_inst|src_val[6]~76 .lut_mask = 16'h5140;
defparam \regnum_inst|src_val[6]~76 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y37_N14
cycloneive_lcell_comb \regnum_inst|src_val[6]~77 (
// Equation(s):
// \regnum_inst|src_val[6]~77_combout  = (\regnum_inst|src_val[6]~76_combout ) # ((\pipeline|S_i[0][1]~q  & (\pipeline|S_i[0][0]~q  & \regnum_inst|src_val[3]~16_combout )))

	.dataa(\pipeline|S_i[0][1]~q ),
	.datab(\regnum_inst|src_val[6]~76_combout ),
	.datac(\pipeline|S_i[0][0]~q ),
	.datad(\regnum_inst|src_val[3]~16_combout ),
	.cin(gnd),
	.combout(\regnum_inst|src_val[6]~77_combout ),
	.cout());
// synopsys translate_off
defparam \regnum_inst|src_val[6]~77 .lut_mask = 16'hECCC;
defparam \regnum_inst|src_val[6]~77 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y38_N23
dffeas \pipeline|gprc_i[0][3][5] (
	.clk(\clk~clkctrl_outclk ),
	.d(\pipeline|gprc_i~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pipeline|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeline|gprc_i[0][3][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pipeline|gprc_i[0][3][5] .is_wysiwyg = "true";
defparam \pipeline|gprc_i[0][3][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y38_N31
dffeas \pipeline|gprc_i[0][2][5] (
	.clk(\clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\pipeline|gprc_i~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\pipeline|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeline|gprc_i[0][2][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pipeline|gprc_i[0][2][5] .is_wysiwyg = "true";
defparam \pipeline|gprc_i[0][2][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y38_N23
dffeas \pipeline|gprc_i[0][0][5] (
	.clk(\clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\pipeline|gprc_i~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\pipeline|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeline|gprc_i[0][0][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pipeline|gprc_i[0][0][5] .is_wysiwyg = "true";
defparam \pipeline|gprc_i[0][0][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y38_N21
dffeas \pipeline|gprc_i[0][1][5] (
	.clk(\clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\pipeline|gprc_i~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\pipeline|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeline|gprc_i[0][1][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pipeline|gprc_i[0][1][5] .is_wysiwyg = "true";
defparam \pipeline|gprc_i[0][1][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y38_N22
cycloneive_lcell_comb \regnum_inst|Mux42~2 (
// Equation(s):
// \regnum_inst|Mux42~2_combout  = (\pipeline|D_i[0][0]~q  & ((\pipeline|D_i[0][1]~q ) # ((\pipeline|gprc_i[0][1][5]~q )))) # (!\pipeline|D_i[0][0]~q  & (!\pipeline|D_i[0][1]~q  & (\pipeline|gprc_i[0][0][5]~q )))

	.dataa(\pipeline|D_i[0][0]~q ),
	.datab(\pipeline|D_i[0][1]~q ),
	.datac(\pipeline|gprc_i[0][0][5]~q ),
	.datad(\pipeline|gprc_i[0][1][5]~q ),
	.cin(gnd),
	.combout(\regnum_inst|Mux42~2_combout ),
	.cout());
// synopsys translate_off
defparam \regnum_inst|Mux42~2 .lut_mask = 16'hBA98;
defparam \regnum_inst|Mux42~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y38_N30
cycloneive_lcell_comb \regnum_inst|Mux42~3 (
// Equation(s):
// \regnum_inst|Mux42~3_combout  = (\pipeline|D_i[0][1]~q  & ((\regnum_inst|Mux42~2_combout  & (\pipeline|gprc_i[0][3][5]~q )) # (!\regnum_inst|Mux42~2_combout  & ((\pipeline|gprc_i[0][2][5]~q ))))) # (!\pipeline|D_i[0][1]~q  & 
// (((\regnum_inst|Mux42~2_combout ))))

	.dataa(\pipeline|gprc_i[0][3][5]~q ),
	.datab(\pipeline|D_i[0][1]~q ),
	.datac(\pipeline|gprc_i[0][2][5]~q ),
	.datad(\regnum_inst|Mux42~2_combout ),
	.cin(gnd),
	.combout(\regnum_inst|Mux42~3_combout ),
	.cout());
// synopsys translate_off
defparam \regnum_inst|Mux42~3 .lut_mask = 16'hBBC0;
defparam \regnum_inst|Mux42~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y37_N29
dffeas \pipeline|gprc_i[0][6][5] (
	.clk(\clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\pipeline|gprc_i~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\pipeline|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeline|gprc_i[0][6][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pipeline|gprc_i[0][6][5] .is_wysiwyg = "true";
defparam \pipeline|gprc_i[0][6][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y37_N6
cycloneive_lcell_comb \regnum_inst|Mux42~0 (
// Equation(s):
// \regnum_inst|Mux42~0_combout  = (\pipeline|D_i[0][0]~q  & (\pipeline|D_i[0][1]~q )) # (!\pipeline|D_i[0][0]~q  & ((\pipeline|D_i[0][1]~q  & ((\pipeline|gprc_i[0][6][5]~q ))) # (!\pipeline|D_i[0][1]~q  & (\pipeline|gprc_i[0][4][5]~q ))))

	.dataa(\pipeline|D_i[0][0]~q ),
	.datab(\pipeline|D_i[0][1]~q ),
	.datac(\pipeline|gprc_i[0][4][5]~q ),
	.datad(\pipeline|gprc_i[0][6][5]~q ),
	.cin(gnd),
	.combout(\regnum_inst|Mux42~0_combout ),
	.cout());
// synopsys translate_off
defparam \regnum_inst|Mux42~0 .lut_mask = 16'hDC98;
defparam \regnum_inst|Mux42~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y37_N19
dffeas \pipeline|gprc_i[0][7][5] (
	.clk(\clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\pipeline|gprc_i~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\pipeline|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeline|gprc_i[0][7][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pipeline|gprc_i[0][7][5] .is_wysiwyg = "true";
defparam \pipeline|gprc_i[0][7][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y37_N1
dffeas \pipeline|gprc_i[0][5][5] (
	.clk(\clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\pipeline|gprc_i~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\pipeline|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeline|gprc_i[0][5][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pipeline|gprc_i[0][5][5] .is_wysiwyg = "true";
defparam \pipeline|gprc_i[0][5][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y37_N18
cycloneive_lcell_comb \regnum_inst|Mux42~1 (
// Equation(s):
// \regnum_inst|Mux42~1_combout  = (\regnum_inst|Mux42~0_combout  & (((\pipeline|gprc_i[0][7][5]~q )) # (!\pipeline|D_i[0][0]~q ))) # (!\regnum_inst|Mux42~0_combout  & (\pipeline|D_i[0][0]~q  & ((\pipeline|gprc_i[0][5][5]~q ))))

	.dataa(\regnum_inst|Mux42~0_combout ),
	.datab(\pipeline|D_i[0][0]~q ),
	.datac(\pipeline|gprc_i[0][7][5]~q ),
	.datad(\pipeline|gprc_i[0][5][5]~q ),
	.cin(gnd),
	.combout(\regnum_inst|Mux42~1_combout ),
	.cout());
// synopsys translate_off
defparam \regnum_inst|Mux42~1 .lut_mask = 16'hE6A2;
defparam \regnum_inst|Mux42~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y37_N2
cycloneive_lcell_comb \regnum_inst|Mux42~4 (
// Equation(s):
// \regnum_inst|Mux42~4_combout  = (\pipeline|D_i[0][2]~q  & ((\regnum_inst|Mux42~1_combout ))) # (!\pipeline|D_i[0][2]~q  & (\regnum_inst|Mux42~3_combout ))

	.dataa(\regnum_inst|Mux42~3_combout ),
	.datab(\pipeline|D_i[0][2]~q ),
	.datac(\regnum_inst|Mux42~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\regnum_inst|Mux42~4_combout ),
	.cout());
// synopsys translate_off
defparam \regnum_inst|Mux42~4 .lut_mask = 16'hE2E2;
defparam \regnum_inst|Mux42~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y39_N17
dffeas \pipeline|gprc_i[0][6][4] (
	.clk(\clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\pipeline|gprc_i~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\pipeline|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeline|gprc_i[0][6][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pipeline|gprc_i[0][6][4] .is_wysiwyg = "true";
defparam \pipeline|gprc_i[0][6][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y39_N11
dffeas \pipeline|gprc_i[0][4][4] (
	.clk(\clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\pipeline|gprc_i~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\pipeline|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeline|gprc_i[0][4][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pipeline|gprc_i[0][4][4] .is_wysiwyg = "true";
defparam \pipeline|gprc_i[0][4][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y39_N16
cycloneive_lcell_comb \regnum_inst|src_val[4]~18 (
// Equation(s):
// \regnum_inst|src_val[4]~18_combout  = (\pipeline|S_i[0][0]~q  & (\pipeline|S_i[0][1]~q )) # (!\pipeline|S_i[0][0]~q  & ((\pipeline|S_i[0][1]~q  & (\pipeline|gprc_i[0][6][4]~q )) # (!\pipeline|S_i[0][1]~q  & ((\pipeline|gprc_i[0][4][4]~q )))))

	.dataa(\pipeline|S_i[0][0]~q ),
	.datab(\pipeline|S_i[0][1]~q ),
	.datac(\pipeline|gprc_i[0][6][4]~q ),
	.datad(\pipeline|gprc_i[0][4][4]~q ),
	.cin(gnd),
	.combout(\regnum_inst|src_val[4]~18_combout ),
	.cout());
// synopsys translate_off
defparam \regnum_inst|src_val[4]~18 .lut_mask = 16'hD9C8;
defparam \regnum_inst|src_val[4]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y39_N15
dffeas \pipeline|gprc_i[0][5][4] (
	.clk(\clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\pipeline|gprc_i~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\pipeline|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeline|gprc_i[0][5][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pipeline|gprc_i[0][5][4] .is_wysiwyg = "true";
defparam \pipeline|gprc_i[0][5][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y39_N9
dffeas \pipeline|gprc_i[0][7][4] (
	.clk(\clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\pipeline|gprc_i~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\pipeline|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeline|gprc_i[0][7][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pipeline|gprc_i[0][7][4] .is_wysiwyg = "true";
defparam \pipeline|gprc_i[0][7][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y39_N14
cycloneive_lcell_comb \regnum_inst|src_val[4]~19 (
// Equation(s):
// \regnum_inst|src_val[4]~19_combout  = (\regnum_inst|src_val[4]~18_combout  & (((\pipeline|gprc_i[0][7][4]~q )) # (!\pipeline|S_i[0][0]~q ))) # (!\regnum_inst|src_val[4]~18_combout  & (\pipeline|S_i[0][0]~q  & (\pipeline|gprc_i[0][5][4]~q )))

	.dataa(\regnum_inst|src_val[4]~18_combout ),
	.datab(\pipeline|S_i[0][0]~q ),
	.datac(\pipeline|gprc_i[0][5][4]~q ),
	.datad(\pipeline|gprc_i[0][7][4]~q ),
	.cin(gnd),
	.combout(\regnum_inst|src_val[4]~19_combout ),
	.cout());
// synopsys translate_off
defparam \regnum_inst|src_val[4]~19 .lut_mask = 16'hEA62;
defparam \regnum_inst|src_val[4]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y38_N27
dffeas \pipeline|gprc_i[0][0][4] (
	.clk(\clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\pipeline|gprc_i~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\pipeline|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeline|gprc_i[0][0][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pipeline|gprc_i[0][0][4] .is_wysiwyg = "true";
defparam \pipeline|gprc_i[0][0][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y38_N1
dffeas \pipeline|gprc_i[0][1][4] (
	.clk(\clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\pipeline|gprc_i~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\pipeline|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeline|gprc_i[0][1][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pipeline|gprc_i[0][1][4] .is_wysiwyg = "true";
defparam \pipeline|gprc_i[0][1][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y38_N0
cycloneive_lcell_comb \regnum_inst|src_val[4]~20 (
// Equation(s):
// \regnum_inst|src_val[4]~20_combout  = (\pipeline|S_i[0][1]~q  & (((\pipeline|S_i[0][0]~q )))) # (!\pipeline|S_i[0][1]~q  & ((\pipeline|S_i[0][0]~q  & ((\pipeline|gprc_i[0][1][4]~q ))) # (!\pipeline|S_i[0][0]~q  & (\pipeline|gprc_i[0][0][4]~q ))))

	.dataa(\pipeline|gprc_i[0][0][4]~q ),
	.datab(\pipeline|S_i[0][1]~q ),
	.datac(\pipeline|gprc_i[0][1][4]~q ),
	.datad(\pipeline|S_i[0][0]~q ),
	.cin(gnd),
	.combout(\regnum_inst|src_val[4]~20_combout ),
	.cout());
// synopsys translate_off
defparam \regnum_inst|src_val[4]~20 .lut_mask = 16'hFC22;
defparam \regnum_inst|src_val[4]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y39_N3
dffeas \pipeline|gprc_i[0][2][4] (
	.clk(\clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\pipeline|gprc_i~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\pipeline|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeline|gprc_i[0][2][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pipeline|gprc_i[0][2][4] .is_wysiwyg = "true";
defparam \pipeline|gprc_i[0][2][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y39_N4
cycloneive_lcell_comb \regnum_inst|src_val[4]~21 (
// Equation(s):
// \regnum_inst|src_val[4]~21_combout  = (\pipeline|S_i[0][1]~q  & ((\regnum_inst|src_val[4]~20_combout  & (\pipeline|gprc_i[0][3][4]~q )) # (!\regnum_inst|src_val[4]~20_combout  & ((\pipeline|gprc_i[0][2][4]~q ))))) # (!\pipeline|S_i[0][1]~q  & 
// (\regnum_inst|src_val[4]~20_combout ))

	.dataa(\pipeline|S_i[0][1]~q ),
	.datab(\regnum_inst|src_val[4]~20_combout ),
	.datac(\pipeline|gprc_i[0][3][4]~q ),
	.datad(\pipeline|gprc_i[0][2][4]~q ),
	.cin(gnd),
	.combout(\regnum_inst|src_val[4]~21_combout ),
	.cout());
// synopsys translate_off
defparam \regnum_inst|src_val[4]~21 .lut_mask = 16'hE6C4;
defparam \regnum_inst|src_val[4]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y39_N26
cycloneive_lcell_comb \regnum_inst|src_val[4]~22 (
// Equation(s):
// \regnum_inst|src_val[4]~22_combout  = (!\pipeline|RC_i [0] & ((\pipeline|S_i[0][2]~q  & (\regnum_inst|src_val[4]~19_combout )) # (!\pipeline|S_i[0][2]~q  & ((\regnum_inst|src_val[4]~21_combout )))))

	.dataa(\pipeline|S_i[0][2]~q ),
	.datab(\pipeline|RC_i [0]),
	.datac(\regnum_inst|src_val[4]~19_combout ),
	.datad(\regnum_inst|src_val[4]~21_combout ),
	.cin(gnd),
	.combout(\regnum_inst|src_val[4]~22_combout ),
	.cout());
// synopsys translate_off
defparam \regnum_inst|src_val[4]~22 .lut_mask = 16'h3120;
defparam \regnum_inst|src_val[4]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y39_N4
cycloneive_lcell_comb \regnum_inst|src_val[4]~101 (
// Equation(s):
// \regnum_inst|src_val[4]~101_combout  = (\regnum_inst|src_val[4]~22_combout ) # ((\pipeline|RC_i [0] & (\pipeline|S_i[0][2]~q  & \pipeline|S_i[0][0]~q )))

	.dataa(\pipeline|RC_i [0]),
	.datab(\pipeline|S_i[0][2]~q ),
	.datac(\pipeline|S_i[0][0]~q ),
	.datad(\regnum_inst|src_val[4]~22_combout ),
	.cin(gnd),
	.combout(\regnum_inst|src_val[4]~101_combout ),
	.cout());
// synopsys translate_off
defparam \regnum_inst|src_val[4]~101 .lut_mask = 16'hFF80;
defparam \regnum_inst|src_val[4]~101 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y38_N1
dffeas \pipeline|gprc_i[0][3][3] (
	.clk(\clk~clkctrl_outclk ),
	.d(\pipeline|gprc_i~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pipeline|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeline|gprc_i[0][3][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pipeline|gprc_i[0][3][3] .is_wysiwyg = "true";
defparam \pipeline|gprc_i[0][3][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y39_N15
dffeas \pipeline|gprc_i[0][0][3] (
	.clk(\clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\pipeline|gprc_i~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\pipeline|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeline|gprc_i[0][0][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pipeline|gprc_i[0][0][3] .is_wysiwyg = "true";
defparam \pipeline|gprc_i[0][0][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y39_N5
dffeas \pipeline|gprc_i[0][1][3] (
	.clk(\clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\pipeline|gprc_i~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\pipeline|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeline|gprc_i[0][1][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pipeline|gprc_i[0][1][3] .is_wysiwyg = "true";
defparam \pipeline|gprc_i[0][1][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y39_N14
cycloneive_lcell_comb \regnum_inst|Mux44~2 (
// Equation(s):
// \regnum_inst|Mux44~2_combout  = (\pipeline|D_i[0][1]~q  & (\pipeline|D_i[0][0]~q )) # (!\pipeline|D_i[0][1]~q  & ((\pipeline|D_i[0][0]~q  & ((\pipeline|gprc_i[0][1][3]~q ))) # (!\pipeline|D_i[0][0]~q  & (\pipeline|gprc_i[0][0][3]~q ))))

	.dataa(\pipeline|D_i[0][1]~q ),
	.datab(\pipeline|D_i[0][0]~q ),
	.datac(\pipeline|gprc_i[0][0][3]~q ),
	.datad(\pipeline|gprc_i[0][1][3]~q ),
	.cin(gnd),
	.combout(\regnum_inst|Mux44~2_combout ),
	.cout());
// synopsys translate_off
defparam \regnum_inst|Mux44~2 .lut_mask = 16'hDC98;
defparam \regnum_inst|Mux44~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y39_N6
cycloneive_lcell_comb \regnum_inst|Mux44~3 (
// Equation(s):
// \regnum_inst|Mux44~3_combout  = (\pipeline|D_i[0][1]~q  & ((\regnum_inst|Mux44~2_combout  & (\pipeline|gprc_i[0][3][3]~q )) # (!\regnum_inst|Mux44~2_combout  & ((\pipeline|gprc_i[0][2][3]~q ))))) # (!\pipeline|D_i[0][1]~q  & 
// (((\regnum_inst|Mux44~2_combout ))))

	.dataa(\pipeline|D_i[0][1]~q ),
	.datab(\pipeline|gprc_i[0][3][3]~q ),
	.datac(\pipeline|gprc_i[0][2][3]~q ),
	.datad(\regnum_inst|Mux44~2_combout ),
	.cin(gnd),
	.combout(\regnum_inst|Mux44~3_combout ),
	.cout());
// synopsys translate_off
defparam \regnum_inst|Mux44~3 .lut_mask = 16'hDDA0;
defparam \regnum_inst|Mux44~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y39_N7
dffeas \pipeline|gprc_i[0][4][3] (
	.clk(\clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\pipeline|gprc_i~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\pipeline|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeline|gprc_i[0][4][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pipeline|gprc_i[0][4][3] .is_wysiwyg = "true";
defparam \pipeline|gprc_i[0][4][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y39_N13
dffeas \pipeline|gprc_i[0][6][3] (
	.clk(\clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\pipeline|gprc_i~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\pipeline|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeline|gprc_i[0][6][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pipeline|gprc_i[0][6][3] .is_wysiwyg = "true";
defparam \pipeline|gprc_i[0][6][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y39_N6
cycloneive_lcell_comb \regnum_inst|Mux44~0 (
// Equation(s):
// \regnum_inst|Mux44~0_combout  = (\pipeline|D_i[0][1]~q  & ((\pipeline|D_i[0][0]~q ) # ((\pipeline|gprc_i[0][6][3]~q )))) # (!\pipeline|D_i[0][1]~q  & (!\pipeline|D_i[0][0]~q  & (\pipeline|gprc_i[0][4][3]~q )))

	.dataa(\pipeline|D_i[0][1]~q ),
	.datab(\pipeline|D_i[0][0]~q ),
	.datac(\pipeline|gprc_i[0][4][3]~q ),
	.datad(\pipeline|gprc_i[0][6][3]~q ),
	.cin(gnd),
	.combout(\regnum_inst|Mux44~0_combout ),
	.cout());
// synopsys translate_off
defparam \regnum_inst|Mux44~0 .lut_mask = 16'hBA98;
defparam \regnum_inst|Mux44~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y39_N11
dffeas \pipeline|gprc_i[0][7][3] (
	.clk(\clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\pipeline|gprc_i~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\pipeline|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeline|gprc_i[0][7][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pipeline|gprc_i[0][7][3] .is_wysiwyg = "true";
defparam \pipeline|gprc_i[0][7][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y39_N17
dffeas \pipeline|gprc_i[0][5][3] (
	.clk(\clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\pipeline|gprc_i~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\pipeline|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeline|gprc_i[0][5][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pipeline|gprc_i[0][5][3] .is_wysiwyg = "true";
defparam \pipeline|gprc_i[0][5][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y39_N10
cycloneive_lcell_comb \regnum_inst|Mux44~1 (
// Equation(s):
// \regnum_inst|Mux44~1_combout  = (\pipeline|D_i[0][0]~q  & ((\regnum_inst|Mux44~0_combout  & (\pipeline|gprc_i[0][7][3]~q )) # (!\regnum_inst|Mux44~0_combout  & ((\pipeline|gprc_i[0][5][3]~q ))))) # (!\pipeline|D_i[0][0]~q  & (\regnum_inst|Mux44~0_combout 
// ))

	.dataa(\pipeline|D_i[0][0]~q ),
	.datab(\regnum_inst|Mux44~0_combout ),
	.datac(\pipeline|gprc_i[0][7][3]~q ),
	.datad(\pipeline|gprc_i[0][5][3]~q ),
	.cin(gnd),
	.combout(\regnum_inst|Mux44~1_combout ),
	.cout());
// synopsys translate_off
defparam \regnum_inst|Mux44~1 .lut_mask = 16'hE6C4;
defparam \regnum_inst|Mux44~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y35_N16
cycloneive_lcell_comb \regnum_inst|Mux44~4 (
// Equation(s):
// \regnum_inst|Mux44~4_combout  = (\pipeline|D_i[0][2]~q  & ((\regnum_inst|Mux44~1_combout ))) # (!\pipeline|D_i[0][2]~q  & (\regnum_inst|Mux44~3_combout ))

	.dataa(\pipeline|D_i[0][2]~q ),
	.datab(\regnum_inst|Mux44~3_combout ),
	.datac(\regnum_inst|Mux44~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\regnum_inst|Mux44~4_combout ),
	.cout());
// synopsys translate_off
defparam \regnum_inst|Mux44~4 .lut_mask = 16'hE4E4;
defparam \regnum_inst|Mux44~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y38_N13
dffeas \pipeline|gprc_i[0][2][2] (
	.clk(\clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\pipeline|gprc_i~16_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\pipeline|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeline|gprc_i[0][2][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pipeline|gprc_i[0][2][2] .is_wysiwyg = "true";
defparam \pipeline|gprc_i[0][2][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y38_N17
dffeas \pipeline|gprc_i[0][3][2] (
	.clk(\clk~clkctrl_outclk ),
	.d(\pipeline|gprc_i~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pipeline|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeline|gprc_i[0][3][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pipeline|gprc_i[0][3][2] .is_wysiwyg = "true";
defparam \pipeline|gprc_i[0][3][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y38_N25
dffeas \pipeline|gprc_i[0][1][2] (
	.clk(\clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\pipeline|gprc_i~16_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\pipeline|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeline|gprc_i[0][1][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pipeline|gprc_i[0][1][2] .is_wysiwyg = "true";
defparam \pipeline|gprc_i[0][1][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y38_N19
dffeas \pipeline|gprc_i[0][0][2] (
	.clk(\clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\pipeline|gprc_i~16_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\pipeline|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeline|gprc_i[0][0][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pipeline|gprc_i[0][0][2] .is_wysiwyg = "true";
defparam \pipeline|gprc_i[0][0][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y38_N24
cycloneive_lcell_comb \regnum_inst|src_val[2]~86 (
// Equation(s):
// \regnum_inst|src_val[2]~86_combout  = (\pipeline|S_i[0][0]~q  & ((\pipeline|S_i[0][1]~q ) # ((\pipeline|gprc_i[0][1][2]~q )))) # (!\pipeline|S_i[0][0]~q  & (!\pipeline|S_i[0][1]~q  & ((\pipeline|gprc_i[0][0][2]~q ))))

	.dataa(\pipeline|S_i[0][0]~q ),
	.datab(\pipeline|S_i[0][1]~q ),
	.datac(\pipeline|gprc_i[0][1][2]~q ),
	.datad(\pipeline|gprc_i[0][0][2]~q ),
	.cin(gnd),
	.combout(\regnum_inst|src_val[2]~86_combout ),
	.cout());
// synopsys translate_off
defparam \regnum_inst|src_val[2]~86 .lut_mask = 16'hB9A8;
defparam \regnum_inst|src_val[2]~86 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y38_N6
cycloneive_lcell_comb \regnum_inst|src_val[2]~87 (
// Equation(s):
// \regnum_inst|src_val[2]~87_combout  = (\pipeline|S_i[0][1]~q  & ((\regnum_inst|src_val[2]~86_combout  & ((\pipeline|gprc_i[0][3][2]~q ))) # (!\regnum_inst|src_val[2]~86_combout  & (\pipeline|gprc_i[0][2][2]~q )))) # (!\pipeline|S_i[0][1]~q  & 
// (((\regnum_inst|src_val[2]~86_combout ))))

	.dataa(\pipeline|gprc_i[0][2][2]~q ),
	.datab(\pipeline|S_i[0][1]~q ),
	.datac(\pipeline|gprc_i[0][3][2]~q ),
	.datad(\regnum_inst|src_val[2]~86_combout ),
	.cin(gnd),
	.combout(\regnum_inst|src_val[2]~87_combout ),
	.cout());
// synopsys translate_off
defparam \regnum_inst|src_val[2]~87 .lut_mask = 16'hF388;
defparam \regnum_inst|src_val[2]~87 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y37_N15
dffeas \pipeline|gprc_i[0][7][2] (
	.clk(\clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\pipeline|gprc_i~16_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\pipeline|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeline|gprc_i[0][7][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pipeline|gprc_i[0][7][2] .is_wysiwyg = "true";
defparam \pipeline|gprc_i[0][7][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y37_N5
dffeas \pipeline|gprc_i[0][5][2] (
	.clk(\clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\pipeline|gprc_i~16_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\pipeline|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeline|gprc_i[0][5][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pipeline|gprc_i[0][5][2] .is_wysiwyg = "true";
defparam \pipeline|gprc_i[0][5][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y37_N17
dffeas \pipeline|gprc_i[0][6][2] (
	.clk(\clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\pipeline|gprc_i~16_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\pipeline|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeline|gprc_i[0][6][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pipeline|gprc_i[0][6][2] .is_wysiwyg = "true";
defparam \pipeline|gprc_i[0][6][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y37_N16
cycloneive_lcell_comb \regnum_inst|src_val[2]~84 (
// Equation(s):
// \regnum_inst|src_val[2]~84_combout  = (\pipeline|S_i[0][1]~q  & (((\pipeline|gprc_i[0][6][2]~q ) # (\pipeline|S_i[0][0]~q )))) # (!\pipeline|S_i[0][1]~q  & (\pipeline|gprc_i[0][4][2]~q  & ((!\pipeline|S_i[0][0]~q ))))

	.dataa(\pipeline|gprc_i[0][4][2]~q ),
	.datab(\pipeline|S_i[0][1]~q ),
	.datac(\pipeline|gprc_i[0][6][2]~q ),
	.datad(\pipeline|S_i[0][0]~q ),
	.cin(gnd),
	.combout(\regnum_inst|src_val[2]~84_combout ),
	.cout());
// synopsys translate_off
defparam \regnum_inst|src_val[2]~84 .lut_mask = 16'hCCE2;
defparam \regnum_inst|src_val[2]~84 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y37_N4
cycloneive_lcell_comb \regnum_inst|src_val[2]~85 (
// Equation(s):
// \regnum_inst|src_val[2]~85_combout  = (\pipeline|S_i[0][0]~q  & ((\regnum_inst|src_val[2]~84_combout  & (\pipeline|gprc_i[0][7][2]~q )) # (!\regnum_inst|src_val[2]~84_combout  & ((\pipeline|gprc_i[0][5][2]~q ))))) # (!\pipeline|S_i[0][0]~q  & 
// (((\regnum_inst|src_val[2]~84_combout ))))

	.dataa(\pipeline|gprc_i[0][7][2]~q ),
	.datab(\pipeline|S_i[0][0]~q ),
	.datac(\pipeline|gprc_i[0][5][2]~q ),
	.datad(\regnum_inst|src_val[2]~84_combout ),
	.cin(gnd),
	.combout(\regnum_inst|src_val[2]~85_combout ),
	.cout());
// synopsys translate_off
defparam \regnum_inst|src_val[2]~85 .lut_mask = 16'hBBC0;
defparam \regnum_inst|src_val[2]~85 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y38_N0
cycloneive_lcell_comb \regnum_inst|src_val[2]~88 (
// Equation(s):
// \regnum_inst|src_val[2]~88_combout  = (!\pipeline|RC_i [0] & ((\pipeline|S_i[0][2]~q  & ((\regnum_inst|src_val[2]~85_combout ))) # (!\pipeline|S_i[0][2]~q  & (\regnum_inst|src_val[2]~87_combout ))))

	.dataa(\regnum_inst|src_val[2]~87_combout ),
	.datab(\pipeline|S_i[0][2]~q ),
	.datac(\regnum_inst|src_val[2]~85_combout ),
	.datad(\pipeline|RC_i [0]),
	.cin(gnd),
	.combout(\regnum_inst|src_val[2]~88_combout ),
	.cout());
// synopsys translate_off
defparam \regnum_inst|src_val[2]~88 .lut_mask = 16'h00E2;
defparam \regnum_inst|src_val[2]~88 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y38_N14
cycloneive_lcell_comb \regnum_inst|src_val[2]~102 (
// Equation(s):
// \regnum_inst|src_val[2]~102_combout  = (\regnum_inst|src_val[2]~88_combout ) # ((\pipeline|RC_i [0] & (\pipeline|S_i[0][0]~q  & \pipeline|S_i[0][1]~q )))

	.dataa(\pipeline|RC_i [0]),
	.datab(\regnum_inst|src_val[2]~88_combout ),
	.datac(\pipeline|S_i[0][0]~q ),
	.datad(\pipeline|S_i[0][1]~q ),
	.cin(gnd),
	.combout(\regnum_inst|src_val[2]~102_combout ),
	.cout());
// synopsys translate_off
defparam \regnum_inst|src_val[2]~102 .lut_mask = 16'hECCC;
defparam \regnum_inst|src_val[2]~102 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y39_N22
cycloneive_lcell_comb \regnum_inst|src_val[1]~93 (
// Equation(s):
// \regnum_inst|src_val[1]~93_combout  = (\pipeline|RC_i [0] & (\pipeline|S_i[0][1]~q  & (\pipeline|S_i[0][2]~q  $ (!\pipeline|S_i[0][0]~q )))) # (!\pipeline|RC_i [0] & (\pipeline|S_i[0][2]~q ))

	.dataa(\pipeline|RC_i [0]),
	.datab(\pipeline|S_i[0][2]~q ),
	.datac(\pipeline|S_i[0][0]~q ),
	.datad(\pipeline|S_i[0][1]~q ),
	.cin(gnd),
	.combout(\regnum_inst|src_val[1]~93_combout ),
	.cout());
// synopsys translate_off
defparam \regnum_inst|src_val[1]~93 .lut_mask = 16'hC644;
defparam \regnum_inst|src_val[1]~93 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y37_N21
dffeas \pipeline|gprc_i[0][6][1] (
	.clk(\clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\pipeline|gprc_i~17_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\pipeline|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeline|gprc_i[0][6][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pipeline|gprc_i[0][6][1] .is_wysiwyg = "true";
defparam \pipeline|gprc_i[0][6][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y37_N20
cycloneive_lcell_comb \regnum_inst|src_val[1]~89 (
// Equation(s):
// \regnum_inst|src_val[1]~89_combout  = (\pipeline|S_i[0][1]~q  & (((\pipeline|gprc_i[0][6][1]~q ) # (\pipeline|S_i[0][0]~q )))) # (!\pipeline|S_i[0][1]~q  & (\pipeline|gprc_i[0][4][1]~q  & ((!\pipeline|S_i[0][0]~q ))))

	.dataa(\pipeline|S_i[0][1]~q ),
	.datab(\pipeline|gprc_i[0][4][1]~q ),
	.datac(\pipeline|gprc_i[0][6][1]~q ),
	.datad(\pipeline|S_i[0][0]~q ),
	.cin(gnd),
	.combout(\regnum_inst|src_val[1]~89_combout ),
	.cout());
// synopsys translate_off
defparam \regnum_inst|src_val[1]~89 .lut_mask = 16'hAAE4;
defparam \regnum_inst|src_val[1]~89 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y37_N17
dffeas \pipeline|gprc_i[0][5][1] (
	.clk(\clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\pipeline|gprc_i~17_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\pipeline|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeline|gprc_i[0][5][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pipeline|gprc_i[0][5][1] .is_wysiwyg = "true";
defparam \pipeline|gprc_i[0][5][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y37_N27
dffeas \pipeline|gprc_i[0][7][1] (
	.clk(\clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\pipeline|gprc_i~17_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\pipeline|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeline|gprc_i[0][7][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pipeline|gprc_i[0][7][1] .is_wysiwyg = "true";
defparam \pipeline|gprc_i[0][7][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y37_N16
cycloneive_lcell_comb \regnum_inst|src_val[1]~90 (
// Equation(s):
// \regnum_inst|src_val[1]~90_combout  = (\regnum_inst|src_val[1]~89_combout  & (((\pipeline|gprc_i[0][7][1]~q )) # (!\pipeline|S_i[0][0]~q ))) # (!\regnum_inst|src_val[1]~89_combout  & (\pipeline|S_i[0][0]~q  & (\pipeline|gprc_i[0][5][1]~q )))

	.dataa(\regnum_inst|src_val[1]~89_combout ),
	.datab(\pipeline|S_i[0][0]~q ),
	.datac(\pipeline|gprc_i[0][5][1]~q ),
	.datad(\pipeline|gprc_i[0][7][1]~q ),
	.cin(gnd),
	.combout(\regnum_inst|src_val[1]~90_combout ),
	.cout());
// synopsys translate_off
defparam \regnum_inst|src_val[1]~90 .lut_mask = 16'hEA62;
defparam \regnum_inst|src_val[1]~90 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y38_N13
dffeas \pipeline|gprc_i[0][2][1] (
	.clk(\clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\pipeline|gprc_i~17_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\pipeline|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeline|gprc_i[0][2][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pipeline|gprc_i[0][2][1] .is_wysiwyg = "true";
defparam \pipeline|gprc_i[0][2][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y38_N5
dffeas \pipeline|gprc_i[0][1][1] (
	.clk(\clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\pipeline|gprc_i~17_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\pipeline|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeline|gprc_i[0][1][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pipeline|gprc_i[0][1][1] .is_wysiwyg = "true";
defparam \pipeline|gprc_i[0][1][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y38_N7
dffeas \pipeline|gprc_i[0][0][1] (
	.clk(\clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\pipeline|gprc_i~17_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\pipeline|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeline|gprc_i[0][0][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pipeline|gprc_i[0][0][1] .is_wysiwyg = "true";
defparam \pipeline|gprc_i[0][0][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y38_N4
cycloneive_lcell_comb \regnum_inst|src_val[1]~91 (
// Equation(s):
// \regnum_inst|src_val[1]~91_combout  = (\pipeline|S_i[0][0]~q  & ((\pipeline|S_i[0][1]~q ) # ((\pipeline|gprc_i[0][1][1]~q )))) # (!\pipeline|S_i[0][0]~q  & (!\pipeline|S_i[0][1]~q  & ((\pipeline|gprc_i[0][0][1]~q ))))

	.dataa(\pipeline|S_i[0][0]~q ),
	.datab(\pipeline|S_i[0][1]~q ),
	.datac(\pipeline|gprc_i[0][1][1]~q ),
	.datad(\pipeline|gprc_i[0][0][1]~q ),
	.cin(gnd),
	.combout(\regnum_inst|src_val[1]~91_combout ),
	.cout());
// synopsys translate_off
defparam \regnum_inst|src_val[1]~91 .lut_mask = 16'hB9A8;
defparam \regnum_inst|src_val[1]~91 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y38_N25
dffeas \pipeline|gprc_i[0][3][1] (
	.clk(\clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\pipeline|gprc_i~17_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\pipeline|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeline|gprc_i[0][3][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pipeline|gprc_i[0][3][1] .is_wysiwyg = "true";
defparam \pipeline|gprc_i[0][3][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y38_N30
cycloneive_lcell_comb \regnum_inst|src_val[1]~92 (
// Equation(s):
// \regnum_inst|src_val[1]~92_combout  = (\pipeline|S_i[0][1]~q  & ((\regnum_inst|src_val[1]~91_combout  & ((\pipeline|gprc_i[0][3][1]~q ))) # (!\regnum_inst|src_val[1]~91_combout  & (\pipeline|gprc_i[0][2][1]~q )))) # (!\pipeline|S_i[0][1]~q  & 
// (((\regnum_inst|src_val[1]~91_combout ))))

	.dataa(\pipeline|gprc_i[0][2][1]~q ),
	.datab(\pipeline|S_i[0][1]~q ),
	.datac(\regnum_inst|src_val[1]~91_combout ),
	.datad(\pipeline|gprc_i[0][3][1]~q ),
	.cin(gnd),
	.combout(\regnum_inst|src_val[1]~92_combout ),
	.cout());
// synopsys translate_off
defparam \regnum_inst|src_val[1]~92 .lut_mask = 16'hF838;
defparam \regnum_inst|src_val[1]~92 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y38_N16
cycloneive_lcell_comb \regnum_inst|src_val[1]~94 (
// Equation(s):
// \regnum_inst|src_val[1]~94_combout  = (\regnum_inst|src_val[1]~93_combout  & ((\regnum_inst|src_val[1]~90_combout ) # ((\pipeline|RC_i [0])))) # (!\regnum_inst|src_val[1]~93_combout  & (((!\pipeline|RC_i [0] & \regnum_inst|src_val[1]~92_combout ))))

	.dataa(\regnum_inst|src_val[1]~93_combout ),
	.datab(\regnum_inst|src_val[1]~90_combout ),
	.datac(\pipeline|RC_i [0]),
	.datad(\regnum_inst|src_val[1]~92_combout ),
	.cin(gnd),
	.combout(\regnum_inst|src_val[1]~94_combout ),
	.cout());
// synopsys translate_off
defparam \regnum_inst|src_val[1]~94 .lut_mask = 16'hADA8;
defparam \regnum_inst|src_val[1]~94 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y38_N10
cycloneive_lcell_comb \regnum_inst|src_val[2]~9 (
// Equation(s):
// \regnum_inst|src_val[2]~9_combout  = (\pipeline|S_i[0][0]~q  & \pipeline|RC_i [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\pipeline|S_i[0][0]~q ),
	.datad(\pipeline|RC_i [0]),
	.cin(gnd),
	.combout(\regnum_inst|src_val[2]~9_combout ),
	.cout());
// synopsys translate_off
defparam \regnum_inst|src_val[2]~9 .lut_mask = 16'hF000;
defparam \regnum_inst|src_val[2]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y40_N9
dffeas \pipeline|gprc_i[0][5][0] (
	.clk(\clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\pipeline|gprc_i~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\pipeline|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeline|gprc_i[0][5][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pipeline|gprc_i[0][5][0] .is_wysiwyg = "true";
defparam \pipeline|gprc_i[0][5][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y40_N3
dffeas \pipeline|gprc_i[0][7][0] (
	.clk(\clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\pipeline|gprc_i~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\pipeline|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeline|gprc_i[0][7][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pipeline|gprc_i[0][7][0] .is_wysiwyg = "true";
defparam \pipeline|gprc_i[0][7][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y39_N19
dffeas \pipeline|gprc_i[0][4][0] (
	.clk(\clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\pipeline|gprc_i~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\pipeline|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeline|gprc_i[0][4][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pipeline|gprc_i[0][4][0] .is_wysiwyg = "true";
defparam \pipeline|gprc_i[0][4][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y39_N1
dffeas \pipeline|gprc_i[0][6][0] (
	.clk(\clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\pipeline|gprc_i~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\pipeline|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeline|gprc_i[0][6][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pipeline|gprc_i[0][6][0] .is_wysiwyg = "true";
defparam \pipeline|gprc_i[0][6][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y39_N18
cycloneive_lcell_comb \regnum_inst|src_val[0]~4 (
// Equation(s):
// \regnum_inst|src_val[0]~4_combout  = (\pipeline|S_i[0][0]~q  & (\pipeline|S_i[0][1]~q )) # (!\pipeline|S_i[0][0]~q  & ((\pipeline|S_i[0][1]~q  & ((\pipeline|gprc_i[0][6][0]~q ))) # (!\pipeline|S_i[0][1]~q  & (\pipeline|gprc_i[0][4][0]~q ))))

	.dataa(\pipeline|S_i[0][0]~q ),
	.datab(\pipeline|S_i[0][1]~q ),
	.datac(\pipeline|gprc_i[0][4][0]~q ),
	.datad(\pipeline|gprc_i[0][6][0]~q ),
	.cin(gnd),
	.combout(\regnum_inst|src_val[0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \regnum_inst|src_val[0]~4 .lut_mask = 16'hDC98;
defparam \regnum_inst|src_val[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y40_N2
cycloneive_lcell_comb \regnum_inst|src_val[0]~5 (
// Equation(s):
// \regnum_inst|src_val[0]~5_combout  = (\pipeline|S_i[0][0]~q  & ((\regnum_inst|src_val[0]~4_combout  & ((\pipeline|gprc_i[0][7][0]~q ))) # (!\regnum_inst|src_val[0]~4_combout  & (\pipeline|gprc_i[0][5][0]~q )))) # (!\pipeline|S_i[0][0]~q  & 
// (((\regnum_inst|src_val[0]~4_combout ))))

	.dataa(\pipeline|S_i[0][0]~q ),
	.datab(\pipeline|gprc_i[0][5][0]~q ),
	.datac(\pipeline|gprc_i[0][7][0]~q ),
	.datad(\regnum_inst|src_val[0]~4_combout ),
	.cin(gnd),
	.combout(\regnum_inst|src_val[0]~5_combout ),
	.cout());
// synopsys translate_off
defparam \regnum_inst|src_val[0]~5 .lut_mask = 16'hF588;
defparam \regnum_inst|src_val[0]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y39_N11
dffeas \pipeline|gprc_i[0][0][0] (
	.clk(\clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\pipeline|gprc_i~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\pipeline|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeline|gprc_i[0][0][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pipeline|gprc_i[0][0][0] .is_wysiwyg = "true";
defparam \pipeline|gprc_i[0][0][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y39_N17
dffeas \pipeline|gprc_i[0][1][0] (
	.clk(\clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\pipeline|gprc_i~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\pipeline|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeline|gprc_i[0][1][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pipeline|gprc_i[0][1][0] .is_wysiwyg = "true";
defparam \pipeline|gprc_i[0][1][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y39_N10
cycloneive_lcell_comb \regnum_inst|src_val[0]~6 (
// Equation(s):
// \regnum_inst|src_val[0]~6_combout  = (\pipeline|S_i[0][1]~q  & (\pipeline|S_i[0][0]~q )) # (!\pipeline|S_i[0][1]~q  & ((\pipeline|S_i[0][0]~q  & ((\pipeline|gprc_i[0][1][0]~q ))) # (!\pipeline|S_i[0][0]~q  & (\pipeline|gprc_i[0][0][0]~q ))))

	.dataa(\pipeline|S_i[0][1]~q ),
	.datab(\pipeline|S_i[0][0]~q ),
	.datac(\pipeline|gprc_i[0][0][0]~q ),
	.datad(\pipeline|gprc_i[0][1][0]~q ),
	.cin(gnd),
	.combout(\regnum_inst|src_val[0]~6_combout ),
	.cout());
// synopsys translate_off
defparam \regnum_inst|src_val[0]~6 .lut_mask = 16'hDC98;
defparam \regnum_inst|src_val[0]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y39_N17
dffeas \pipeline|gprc_i[0][2][0] (
	.clk(\clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\pipeline|gprc_i~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\pipeline|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeline|gprc_i[0][2][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pipeline|gprc_i[0][2][0] .is_wysiwyg = "true";
defparam \pipeline|gprc_i[0][2][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y39_N16
cycloneive_lcell_comb \regnum_inst|src_val[0]~7 (
// Equation(s):
// \regnum_inst|src_val[0]~7_combout  = (\pipeline|S_i[0][1]~q  & ((\regnum_inst|src_val[0]~6_combout  & ((\pipeline|gprc_i[0][3][0]~q ))) # (!\regnum_inst|src_val[0]~6_combout  & (\pipeline|gprc_i[0][2][0]~q )))) # (!\pipeline|S_i[0][1]~q  & 
// (\regnum_inst|src_val[0]~6_combout ))

	.dataa(\pipeline|S_i[0][1]~q ),
	.datab(\regnum_inst|src_val[0]~6_combout ),
	.datac(\pipeline|gprc_i[0][2][0]~q ),
	.datad(\pipeline|gprc_i[0][3][0]~q ),
	.cin(gnd),
	.combout(\regnum_inst|src_val[0]~7_combout ),
	.cout());
// synopsys translate_off
defparam \regnum_inst|src_val[0]~7 .lut_mask = 16'hEC64;
defparam \regnum_inst|src_val[0]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y38_N8
cycloneive_lcell_comb \regnum_inst|src_val[0]~8 (
// Equation(s):
// \regnum_inst|src_val[0]~8_combout  = (!\pipeline|RC_i [0] & ((\pipeline|S_i[0][2]~q  & (\regnum_inst|src_val[0]~5_combout )) # (!\pipeline|S_i[0][2]~q  & ((\regnum_inst|src_val[0]~7_combout )))))

	.dataa(\regnum_inst|src_val[0]~5_combout ),
	.datab(\pipeline|S_i[0][2]~q ),
	.datac(\regnum_inst|src_val[0]~7_combout ),
	.datad(\pipeline|RC_i [0]),
	.cin(gnd),
	.combout(\regnum_inst|src_val[0]~8_combout ),
	.cout());
// synopsys translate_off
defparam \regnum_inst|src_val[0]~8 .lut_mask = 16'h00B8;
defparam \regnum_inst|src_val[0]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y38_N28
cycloneive_lcell_comb \regnum_inst|src_val[0]~10 (
// Equation(s):
// \regnum_inst|src_val[0]~10_combout  = (\regnum_inst|src_val[0]~8_combout ) # ((\regnum_inst|src_val[2]~9_combout  & (\pipeline|S_i[0][1]~q  $ (!\pipeline|S_i[0][2]~q ))))

	.dataa(\regnum_inst|src_val[2]~9_combout ),
	.datab(\pipeline|S_i[0][1]~q ),
	.datac(\regnum_inst|src_val[0]~8_combout ),
	.datad(\pipeline|S_i[0][2]~q ),
	.cin(gnd),
	.combout(\regnum_inst|src_val[0]~10_combout ),
	.cout());
// synopsys translate_off
defparam \regnum_inst|src_val[0]~10 .lut_mask = 16'hF8F2;
defparam \regnum_inst|src_val[0]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y38_N0
cycloneive_lcell_comb \alu_inst|add_op|result[0]~0 (
// Equation(s):
// \alu_inst|add_op|result[0]~0_combout  = (\regnum_inst|Mux47~4_combout  & (\regnum_inst|src_val[0]~10_combout  $ (VCC))) # (!\regnum_inst|Mux47~4_combout  & (\regnum_inst|src_val[0]~10_combout  & VCC))
// \alu_inst|add_op|result[0]~1  = CARRY((\regnum_inst|Mux47~4_combout  & \regnum_inst|src_val[0]~10_combout ))

	.dataa(\regnum_inst|Mux47~4_combout ),
	.datab(\regnum_inst|src_val[0]~10_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\alu_inst|add_op|result[0]~0_combout ),
	.cout(\alu_inst|add_op|result[0]~1 ));
// synopsys translate_off
defparam \alu_inst|add_op|result[0]~0 .lut_mask = 16'h6688;
defparam \alu_inst|add_op|result[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y39_N28
cycloneive_lcell_comb \regnum_inst|src_val[15]~41 (
// Equation(s):
// \regnum_inst|src_val[15]~41_combout  = (\pipeline|RC_i [0] & (\pipeline|S_i[0][2]~q  & (\pipeline|S_i[0][0]~q  & \pipeline|S_i[0][1]~q )))

	.dataa(\pipeline|RC_i [0]),
	.datab(\pipeline|S_i[0][2]~q ),
	.datac(\pipeline|S_i[0][0]~q ),
	.datad(\pipeline|S_i[0][1]~q ),
	.cin(gnd),
	.combout(\regnum_inst|src_val[15]~41_combout ),
	.cout());
// synopsys translate_off
defparam \regnum_inst|src_val[15]~41 .lut_mask = 16'h8000;
defparam \regnum_inst|src_val[15]~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y39_N24
cycloneive_lcell_comb \alu_inst|xor_op|result[15] (
// Equation(s):
// \alu_inst|xor_op|result [15] = \regnum_inst|Mux32~4_combout  $ (((\regnum_inst|src_val[15]~27_combout ) # (\regnum_inst|src_val[15]~41_combout )))

	.dataa(\regnum_inst|src_val[15]~27_combout ),
	.datab(\regnum_inst|Mux32~4_combout ),
	.datac(gnd),
	.datad(\regnum_inst|src_val[15]~41_combout ),
	.cin(gnd),
	.combout(\alu_inst|xor_op|result [15]),
	.cout());
// synopsys translate_off
defparam \alu_inst|xor_op|result[15] .lut_mask = 16'h3366;
defparam \alu_inst|xor_op|result[15] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y38_N28
cycloneive_lcell_comb \update_psw_inst|psw_out[0]~1 (
// Equation(s):
// \update_psw_inst|psw_out[0]~1_combout  = (\alu_inst|xor_op|result [15] & (!\alu_inst|result[15]~37_combout )) # (!\alu_inst|xor_op|result [15] & ((\regnum_inst|src_val[15]~28_combout )))

	.dataa(\alu_inst|result[15]~37_combout ),
	.datab(\alu_inst|xor_op|result [15]),
	.datac(\regnum_inst|src_val[15]~28_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\update_psw_inst|psw_out[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \update_psw_inst|psw_out[0]~1 .lut_mask = 16'h7474;
defparam \update_psw_inst|psw_out[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y38_N0
cycloneive_lcell_comb \alu_inst|result[0]~13 (
// Equation(s):
// \alu_inst|result[0]~13_combout  = (!\pipeline|enable_i[0][9]~q  & !\pipeline|enable_i[0][10]~q )

	.dataa(gnd),
	.datab(\pipeline|enable_i[0][9]~q ),
	.datac(gnd),
	.datad(\pipeline|enable_i[0][10]~q ),
	.cin(gnd),
	.combout(\alu_inst|result[0]~13_combout ),
	.cout());
// synopsys translate_off
defparam \alu_inst|result[0]~13 .lut_mask = 16'h0033;
defparam \alu_inst|result[0]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y37_N24
cycloneive_lcell_comb \pipeline|enable_i~31 (
// Equation(s):
// \pipeline|enable_i~31_combout  = (\decode|Equal10~0_combout  & (!\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[9]~27_combout  & (\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[10]~25_combout  & 
// \pipeline|WideOr0~4_combout )))

	.dataa(\decode|Equal10~0_combout ),
	.datab(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[9]~27_combout ),
	.datac(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[10]~25_combout ),
	.datad(\pipeline|WideOr0~4_combout ),
	.cin(gnd),
	.combout(\pipeline|enable_i~31_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|enable_i~31 .lut_mask = 16'h2000;
defparam \pipeline|enable_i~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y37_N25
dffeas \pipeline|enable_i[0][14] (
	.clk(\clk~clkctrl_outclk ),
	.d(\pipeline|enable_i~31_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeline|enable_i[0][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pipeline|enable_i[0][14] .is_wysiwyg = "true";
defparam \pipeline|enable_i[0][14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y37_N2
cycloneive_lcell_comb \alu_inst|enable_psw_msk~0 (
// Equation(s):
// \alu_inst|enable_psw_msk~0_combout  = (\pipeline|enable_i[0][19]~q ) # ((\pipeline|enable_i[0][12]~q ) # ((\pipeline|enable_i[0][11]~q ) # (\pipeline|enable_i[0][17]~q )))

	.dataa(\pipeline|enable_i[0][19]~q ),
	.datab(\pipeline|enable_i[0][12]~q ),
	.datac(\pipeline|enable_i[0][11]~q ),
	.datad(\pipeline|enable_i[0][17]~q ),
	.cin(gnd),
	.combout(\alu_inst|enable_psw_msk~0_combout ),
	.cout());
// synopsys translate_off
defparam \alu_inst|enable_psw_msk~0 .lut_mask = 16'hFFFE;
defparam \alu_inst|enable_psw_msk~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y37_N28
cycloneive_lcell_comb \alu_inst|enable_psw_msk~1 (
// Equation(s):
// \alu_inst|enable_psw_msk~1_combout  = (\pipeline|enable_i[0][20]~q ) # ((\pipeline|enable_i[0][14]~q ) # ((\pipeline|enable_i[0][16]~q ) # (\alu_inst|enable_psw_msk~0_combout )))

	.dataa(\pipeline|enable_i[0][20]~q ),
	.datab(\pipeline|enable_i[0][14]~q ),
	.datac(\pipeline|enable_i[0][16]~q ),
	.datad(\alu_inst|enable_psw_msk~0_combout ),
	.cin(gnd),
	.combout(\alu_inst|enable_psw_msk~1_combout ),
	.cout());
// synopsys translate_off
defparam \alu_inst|enable_psw_msk~1 .lut_mask = 16'hFFFE;
defparam \alu_inst|enable_psw_msk~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y37_N14
cycloneive_lcell_comb \alu_inst|enable_psw_msk~2 (
// Equation(s):
// \alu_inst|enable_psw_msk~2_combout  = (\pipeline|enable_i[0][15]~q ) # (((\pipeline|enable_i[0][13]~q ) # (\alu_inst|enable_psw_msk~1_combout )) # (!\alu_inst|result[0]~13_combout ))

	.dataa(\pipeline|enable_i[0][15]~q ),
	.datab(\alu_inst|result[0]~13_combout ),
	.datac(\pipeline|enable_i[0][13]~q ),
	.datad(\alu_inst|enable_psw_msk~1_combout ),
	.cin(gnd),
	.combout(\alu_inst|enable_psw_msk~2_combout ),
	.cout());
// synopsys translate_off
defparam \alu_inst|enable_psw_msk~2 .lut_mask = 16'hFFFB;
defparam \alu_inst|enable_psw_msk~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y38_N29
dffeas \pipeline|PSW_i[0] (
	.clk(\clk~clkctrl_outclk ),
	.d(\update_psw_inst|psw_out[0]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\alu_inst|enable_psw_msk~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeline|PSW_i [0]),
	.prn(vcc));
// synopsys translate_off
defparam \pipeline|PSW_i[0] .is_wysiwyg = "true";
defparam \pipeline|PSW_i[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y37_N16
cycloneive_lcell_comb \alu_inst|addc_op|Add0~1 (
// Equation(s):
// \alu_inst|addc_op|Add0~1_cout  = CARRY(\pipeline|PSW_i [0])

	.dataa(\pipeline|PSW_i [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\alu_inst|addc_op|Add0~1_cout ));
// synopsys translate_off
defparam \alu_inst|addc_op|Add0~1 .lut_mask = 16'h00AA;
defparam \alu_inst|addc_op|Add0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y37_N18
cycloneive_lcell_comb \alu_inst|addc_op|Add0~2 (
// Equation(s):
// \alu_inst|addc_op|Add0~2_combout  = (\regnum_inst|src_val[0]~10_combout  & ((\regnum_inst|Mux47~4_combout  & (\alu_inst|addc_op|Add0~1_cout  & VCC)) # (!\regnum_inst|Mux47~4_combout  & (!\alu_inst|addc_op|Add0~1_cout )))) # 
// (!\regnum_inst|src_val[0]~10_combout  & ((\regnum_inst|Mux47~4_combout  & (!\alu_inst|addc_op|Add0~1_cout )) # (!\regnum_inst|Mux47~4_combout  & ((\alu_inst|addc_op|Add0~1_cout ) # (GND)))))
// \alu_inst|addc_op|Add0~3  = CARRY((\regnum_inst|src_val[0]~10_combout  & (!\regnum_inst|Mux47~4_combout  & !\alu_inst|addc_op|Add0~1_cout )) # (!\regnum_inst|src_val[0]~10_combout  & ((!\alu_inst|addc_op|Add0~1_cout ) # (!\regnum_inst|Mux47~4_combout ))))

	.dataa(\regnum_inst|src_val[0]~10_combout ),
	.datab(\regnum_inst|Mux47~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu_inst|addc_op|Add0~1_cout ),
	.combout(\alu_inst|addc_op|Add0~2_combout ),
	.cout(\alu_inst|addc_op|Add0~3 ));
// synopsys translate_off
defparam \alu_inst|addc_op|Add0~2 .lut_mask = 16'h9617;
defparam \alu_inst|addc_op|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y37_N6
cycloneive_lcell_comb \alu_inst|result[0]~12 (
// Equation(s):
// \alu_inst|result[0]~12_combout  = (\pipeline|enable_i[0][9]~q  & (((\alu_inst|add_op|result[0]~0_combout )))) # (!\pipeline|enable_i[0][9]~q  & (\pipeline|enable_i[0][10]~q  & ((\alu_inst|addc_op|Add0~2_combout ))))

	.dataa(\pipeline|enable_i[0][10]~q ),
	.datab(\alu_inst|add_op|result[0]~0_combout ),
	.datac(\pipeline|enable_i[0][9]~q ),
	.datad(\alu_inst|addc_op|Add0~2_combout ),
	.cin(gnd),
	.combout(\alu_inst|result[0]~12_combout ),
	.cout());
// synopsys translate_off
defparam \alu_inst|result[0]~12 .lut_mask = 16'hCAC0;
defparam \alu_inst|result[0]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y37_N2
cycloneive_lcell_comb \alu_inst|dadd_op|Add0~1 (
// Equation(s):
// \alu_inst|dadd_op|Add0~1_cout  = CARRY(\pipeline|PSW_i [0])

	.dataa(gnd),
	.datab(\pipeline|PSW_i [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\alu_inst|dadd_op|Add0~1_cout ));
// synopsys translate_off
defparam \alu_inst|dadd_op|Add0~1 .lut_mask = 16'h00CC;
defparam \alu_inst|dadd_op|Add0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y37_N4
cycloneive_lcell_comb \alu_inst|dadd_op|Add0~2 (
// Equation(s):
// \alu_inst|dadd_op|Add0~2_combout  = (\regnum_inst|src_val[0]~10_combout  & ((\regnum_inst|Mux47~4_combout  & (\alu_inst|dadd_op|Add0~1_cout  & VCC)) # (!\regnum_inst|Mux47~4_combout  & (!\alu_inst|dadd_op|Add0~1_cout )))) # 
// (!\regnum_inst|src_val[0]~10_combout  & ((\regnum_inst|Mux47~4_combout  & (!\alu_inst|dadd_op|Add0~1_cout )) # (!\regnum_inst|Mux47~4_combout  & ((\alu_inst|dadd_op|Add0~1_cout ) # (GND)))))
// \alu_inst|dadd_op|Add0~3  = CARRY((\regnum_inst|src_val[0]~10_combout  & (!\regnum_inst|Mux47~4_combout  & !\alu_inst|dadd_op|Add0~1_cout )) # (!\regnum_inst|src_val[0]~10_combout  & ((!\alu_inst|dadd_op|Add0~1_cout ) # (!\regnum_inst|Mux47~4_combout ))))

	.dataa(\regnum_inst|src_val[0]~10_combout ),
	.datab(\regnum_inst|Mux47~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu_inst|dadd_op|Add0~1_cout ),
	.combout(\alu_inst|dadd_op|Add0~2_combout ),
	.cout(\alu_inst|dadd_op|Add0~3 ));
// synopsys translate_off
defparam \alu_inst|dadd_op|Add0~2 .lut_mask = 16'h9617;
defparam \alu_inst|dadd_op|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y37_N16
cycloneive_lcell_comb \alu_inst|subc_op|Add0~1 (
// Equation(s):
// \alu_inst|subc_op|Add0~1_cout  = CARRY(!\pipeline|PSW_i [0])

	.dataa(gnd),
	.datab(\pipeline|PSW_i [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\alu_inst|subc_op|Add0~1_cout ));
// synopsys translate_off
defparam \alu_inst|subc_op|Add0~1 .lut_mask = 16'h0033;
defparam \alu_inst|subc_op|Add0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y37_N18
cycloneive_lcell_comb \alu_inst|subc_op|Add0~2 (
// Equation(s):
// \alu_inst|subc_op|Add0~2_combout  = (\regnum_inst|src_val[0]~10_combout  & ((\regnum_inst|Mux47~4_combout  & (!\alu_inst|subc_op|Add0~1_cout )) # (!\regnum_inst|Mux47~4_combout  & ((\alu_inst|subc_op|Add0~1_cout ) # (GND))))) # 
// (!\regnum_inst|src_val[0]~10_combout  & ((\regnum_inst|Mux47~4_combout  & (\alu_inst|subc_op|Add0~1_cout  & VCC)) # (!\regnum_inst|Mux47~4_combout  & (!\alu_inst|subc_op|Add0~1_cout ))))
// \alu_inst|subc_op|Add0~3  = CARRY((\regnum_inst|src_val[0]~10_combout  & ((!\alu_inst|subc_op|Add0~1_cout ) # (!\regnum_inst|Mux47~4_combout ))) # (!\regnum_inst|src_val[0]~10_combout  & (!\regnum_inst|Mux47~4_combout  & !\alu_inst|subc_op|Add0~1_cout )))

	.dataa(\regnum_inst|src_val[0]~10_combout ),
	.datab(\regnum_inst|Mux47~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu_inst|subc_op|Add0~1_cout ),
	.combout(\alu_inst|subc_op|Add0~2_combout ),
	.cout(\alu_inst|subc_op|Add0~3 ));
// synopsys translate_off
defparam \alu_inst|subc_op|Add0~2 .lut_mask = 16'h692B;
defparam \alu_inst|subc_op|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y37_N0
cycloneive_lcell_comb \alu_inst|result[0]~22 (
// Equation(s):
// \alu_inst|result[0]~22_combout  = (\pipeline|enable_i[0][12]~q  & (((\alu_inst|subc_op|Add0~2_combout )))) # (!\pipeline|enable_i[0][12]~q  & (\pipeline|enable_i[0][13]~q  & (\alu_inst|dadd_op|Add0~2_combout )))

	.dataa(\pipeline|enable_i[0][12]~q ),
	.datab(\pipeline|enable_i[0][13]~q ),
	.datac(\alu_inst|dadd_op|Add0~2_combout ),
	.datad(\alu_inst|subc_op|Add0~2_combout ),
	.cin(gnd),
	.combout(\alu_inst|result[0]~22_combout ),
	.cout());
// synopsys translate_off
defparam \alu_inst|result[0]~22 .lut_mask = 16'hEA40;
defparam \alu_inst|result[0]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y37_N0
cycloneive_lcell_comb \alu_inst|sub_op|result[0]~0 (
// Equation(s):
// \alu_inst|sub_op|result[0]~0_combout  = (\regnum_inst|src_val[0]~10_combout  & (\regnum_inst|Mux47~4_combout  $ (VCC))) # (!\regnum_inst|src_val[0]~10_combout  & ((\regnum_inst|Mux47~4_combout ) # (GND)))
// \alu_inst|sub_op|result[0]~1  = CARRY((\regnum_inst|Mux47~4_combout ) # (!\regnum_inst|src_val[0]~10_combout ))

	.dataa(\regnum_inst|src_val[0]~10_combout ),
	.datab(\regnum_inst|Mux47~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\alu_inst|sub_op|result[0]~0_combout ),
	.cout(\alu_inst|sub_op|result[0]~1 ));
// synopsys translate_off
defparam \alu_inst|sub_op|result[0]~0 .lut_mask = 16'h66DD;
defparam \alu_inst|sub_op|result[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y37_N24
cycloneive_lcell_comb \alu_inst|result[0]~23 (
// Equation(s):
// \alu_inst|result[0]~23_combout  = (\pipeline|enable_i[0][11]~q  & ((\alu_inst|sub_op|result[0]~0_combout ))) # (!\pipeline|enable_i[0][11]~q  & (\alu_inst|result[0]~22_combout ))

	.dataa(\alu_inst|result[0]~22_combout ),
	.datab(\alu_inst|sub_op|result[0]~0_combout ),
	.datac(\pipeline|enable_i[0][11]~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\alu_inst|result[0]~23_combout ),
	.cout());
// synopsys translate_off
defparam \alu_inst|result[0]~23 .lut_mask = 16'hCACA;
defparam \alu_inst|result[0]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y37_N4
cycloneive_lcell_comb \alu_inst|result~19 (
// Equation(s):
// \alu_inst|result~19_combout  = (\regnum_inst|src_val[0]~10_combout  & (\pipeline|enable_i[0][16]~q  & \regnum_inst|Mux47~4_combout ))

	.dataa(\regnum_inst|src_val[0]~10_combout ),
	.datab(\pipeline|enable_i[0][16]~q ),
	.datac(\regnum_inst|Mux47~4_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\alu_inst|result~19_combout ),
	.cout());
// synopsys translate_off
defparam \alu_inst|result~19 .lut_mask = 16'h8080;
defparam \alu_inst|result~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y37_N18
cycloneive_lcell_comb \alu_inst|bis_op|ShiftLeft0~0 (
// Equation(s):
// \alu_inst|bis_op|ShiftLeft0~0_combout  = (\regnum_inst|src_val[15]~41_combout ) # ((\regnum_inst|src_val[12]~56_combout ) # ((\regnum_inst|src_val[13]~51_combout ) # (\regnum_inst|src_val[14]~46_combout )))

	.dataa(\regnum_inst|src_val[15]~41_combout ),
	.datab(\regnum_inst|src_val[12]~56_combout ),
	.datac(\regnum_inst|src_val[13]~51_combout ),
	.datad(\regnum_inst|src_val[14]~46_combout ),
	.cin(gnd),
	.combout(\alu_inst|bis_op|ShiftLeft0~0_combout ),
	.cout());
// synopsys translate_off
defparam \alu_inst|bis_op|ShiftLeft0~0 .lut_mask = 16'hFFFE;
defparam \alu_inst|bis_op|ShiftLeft0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y37_N12
cycloneive_lcell_comb \alu_inst|bis_op|ShiftLeft0~1 (
// Equation(s):
// \alu_inst|bis_op|ShiftLeft0~1_combout  = (\regnum_inst|src_val[15]~28_combout ) # ((\regnum_inst|src_val[10]~40_combout ) # ((\regnum_inst|src_val[11]~34_combout ) # (\alu_inst|bis_op|ShiftLeft0~0_combout )))

	.dataa(\regnum_inst|src_val[15]~28_combout ),
	.datab(\regnum_inst|src_val[10]~40_combout ),
	.datac(\regnum_inst|src_val[11]~34_combout ),
	.datad(\alu_inst|bis_op|ShiftLeft0~0_combout ),
	.cin(gnd),
	.combout(\alu_inst|bis_op|ShiftLeft0~1_combout ),
	.cout());
// synopsys translate_off
defparam \alu_inst|bis_op|ShiftLeft0~1 .lut_mask = 16'hFFFE;
defparam \alu_inst|bis_op|ShiftLeft0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y37_N8
cycloneive_lcell_comb \alu_inst|bis_op|ShiftLeft0~3 (
// Equation(s):
// \alu_inst|bis_op|ShiftLeft0~3_combout  = (\regnum_inst|src_val[6]~77_combout ) # (\regnum_inst|src_val[5]~83_combout )

	.dataa(gnd),
	.datab(\regnum_inst|src_val[6]~77_combout ),
	.datac(\regnum_inst|src_val[5]~83_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\alu_inst|bis_op|ShiftLeft0~3_combout ),
	.cout());
// synopsys translate_off
defparam \alu_inst|bis_op|ShiftLeft0~3 .lut_mask = 16'hFCFC;
defparam \alu_inst|bis_op|ShiftLeft0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y39_N8
cycloneive_lcell_comb \alu_inst|bis_op|ShiftLeft0~2 (
// Equation(s):
// \alu_inst|bis_op|ShiftLeft0~2_combout  = (\regnum_inst|src_val[8]~66_combout ) # ((\regnum_inst|src_val[15]~41_combout ) # ((\regnum_inst|src_val[9]~61_combout ) # (\regnum_inst|src_val[7]~71_combout )))

	.dataa(\regnum_inst|src_val[8]~66_combout ),
	.datab(\regnum_inst|src_val[15]~41_combout ),
	.datac(\regnum_inst|src_val[9]~61_combout ),
	.datad(\regnum_inst|src_val[7]~71_combout ),
	.cin(gnd),
	.combout(\alu_inst|bis_op|ShiftLeft0~2_combout ),
	.cout());
// synopsys translate_off
defparam \alu_inst|bis_op|ShiftLeft0~2 .lut_mask = 16'hFFFE;
defparam \alu_inst|bis_op|ShiftLeft0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y37_N2
cycloneive_lcell_comb \alu_inst|bis_op|ShiftLeft0~4 (
// Equation(s):
// \alu_inst|bis_op|ShiftLeft0~4_combout  = (\alu_inst|bis_op|ShiftLeft0~1_combout ) # ((\alu_inst|bis_op|ShiftLeft0~3_combout ) # ((\regnum_inst|src_val[4]~101_combout ) # (\alu_inst|bis_op|ShiftLeft0~2_combout )))

	.dataa(\alu_inst|bis_op|ShiftLeft0~1_combout ),
	.datab(\alu_inst|bis_op|ShiftLeft0~3_combout ),
	.datac(\regnum_inst|src_val[4]~101_combout ),
	.datad(\alu_inst|bis_op|ShiftLeft0~2_combout ),
	.cin(gnd),
	.combout(\alu_inst|bis_op|ShiftLeft0~4_combout ),
	.cout());
// synopsys translate_off
defparam \alu_inst|bis_op|ShiftLeft0~4 .lut_mask = 16'hFFFE;
defparam \alu_inst|bis_op|ShiftLeft0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y35_N8
cycloneive_lcell_comb \alu_inst|bis_op|ShiftLeft0~5 (
// Equation(s):
// \alu_inst|bis_op|ShiftLeft0~5_combout  = (!\regnum_inst|src_val[3]~17_combout  & !\alu_inst|bis_op|ShiftLeft0~4_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\regnum_inst|src_val[3]~17_combout ),
	.datad(\alu_inst|bis_op|ShiftLeft0~4_combout ),
	.cin(gnd),
	.combout(\alu_inst|bis_op|ShiftLeft0~5_combout ),
	.cout());
// synopsys translate_off
defparam \alu_inst|bis_op|ShiftLeft0~5 .lut_mask = 16'h000F;
defparam \alu_inst|bis_op|ShiftLeft0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y37_N6
cycloneive_lcell_comb \alu_inst|bis_op|ShiftLeft0~6 (
// Equation(s):
// \alu_inst|bis_op|ShiftLeft0~6_combout  = (\regnum_inst|src_val[0]~10_combout ) # ((\regnum_inst|src_val[2]~102_combout ) # ((\regnum_inst|src_val[1]~94_combout ) # (!\alu_inst|bis_op|ShiftLeft0~5_combout )))

	.dataa(\regnum_inst|src_val[0]~10_combout ),
	.datab(\regnum_inst|src_val[2]~102_combout ),
	.datac(\regnum_inst|src_val[1]~94_combout ),
	.datad(\alu_inst|bis_op|ShiftLeft0~5_combout ),
	.cin(gnd),
	.combout(\alu_inst|bis_op|ShiftLeft0~6_combout ),
	.cout());
// synopsys translate_off
defparam \alu_inst|bis_op|ShiftLeft0~6 .lut_mask = 16'hFEFF;
defparam \alu_inst|bis_op|ShiftLeft0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y37_N8
cycloneive_lcell_comb \alu_inst|result~17 (
// Equation(s):
// \alu_inst|result~17_combout  = (\pipeline|enable_i[0][17]~q ) # ((\pipeline|enable_i[0][19]~q  & ((\alu_inst|bis_op|ShiftLeft0~6_combout ))) # (!\pipeline|enable_i[0][19]~q  & (\pipeline|enable_i[0][20]~q )))

	.dataa(\pipeline|enable_i[0][19]~q ),
	.datab(\pipeline|enable_i[0][17]~q ),
	.datac(\pipeline|enable_i[0][20]~q ),
	.datad(\alu_inst|bis_op|ShiftLeft0~6_combout ),
	.cin(gnd),
	.combout(\alu_inst|result~17_combout ),
	.cout());
// synopsys translate_off
defparam \alu_inst|result~17 .lut_mask = 16'hFEDC;
defparam \alu_inst|result~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y37_N10
cycloneive_lcell_comb \alu_inst|result~15 (
// Equation(s):
// \alu_inst|result~15_combout  = (!\pipeline|enable_i[0][19]~q  & (!\regnum_inst|src_val[2]~102_combout  & (!\regnum_inst|src_val[1]~94_combout  & \pipeline|enable_i[0][20]~q )))

	.dataa(\pipeline|enable_i[0][19]~q ),
	.datab(\regnum_inst|src_val[2]~102_combout ),
	.datac(\regnum_inst|src_val[1]~94_combout ),
	.datad(\pipeline|enable_i[0][20]~q ),
	.cin(gnd),
	.combout(\alu_inst|result~15_combout ),
	.cout());
// synopsys translate_off
defparam \alu_inst|result~15 .lut_mask = 16'h0100;
defparam \alu_inst|result~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y37_N12
cycloneive_lcell_comb \alu_inst|result~16 (
// Equation(s):
// \alu_inst|result~16_combout  = (\pipeline|enable_i[0][17]~q  & (((\regnum_inst|src_val[0]~10_combout )))) # (!\pipeline|enable_i[0][17]~q  & (\alu_inst|bis_op|ShiftLeft0~5_combout  & (!\regnum_inst|src_val[0]~10_combout  & \alu_inst|result~15_combout )))

	.dataa(\alu_inst|bis_op|ShiftLeft0~5_combout ),
	.datab(\pipeline|enable_i[0][17]~q ),
	.datac(\regnum_inst|src_val[0]~10_combout ),
	.datad(\alu_inst|result~15_combout ),
	.cin(gnd),
	.combout(\alu_inst|result~16_combout ),
	.cout());
// synopsys translate_off
defparam \alu_inst|result~16 .lut_mask = 16'hC2C0;
defparam \alu_inst|result~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y37_N18
cycloneive_lcell_comb \alu_inst|result~18 (
// Equation(s):
// \alu_inst|result~18_combout  = (!\pipeline|enable_i[0][16]~q  & ((\alu_inst|result~16_combout ) # ((\regnum_inst|Mux47~4_combout  & \alu_inst|result~17_combout ))))

	.dataa(\regnum_inst|Mux47~4_combout ),
	.datab(\alu_inst|result~17_combout ),
	.datac(\pipeline|enable_i[0][16]~q ),
	.datad(\alu_inst|result~16_combout ),
	.cin(gnd),
	.combout(\alu_inst|result~18_combout ),
	.cout());
// synopsys translate_off
defparam \alu_inst|result~18 .lut_mask = 16'h0F08;
defparam \alu_inst|result~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y37_N8
cycloneive_lcell_comb \alu_inst|result~20 (
// Equation(s):
// \alu_inst|result~20_combout  = (\pipeline|enable_i[0][15]~q  & (((\alu_inst|add_op|result[0]~0_combout )))) # (!\pipeline|enable_i[0][15]~q  & ((\alu_inst|result~19_combout ) # ((\alu_inst|result~18_combout ))))

	.dataa(\alu_inst|result~19_combout ),
	.datab(\alu_inst|add_op|result[0]~0_combout ),
	.datac(\pipeline|enable_i[0][15]~q ),
	.datad(\alu_inst|result~18_combout ),
	.cin(gnd),
	.combout(\alu_inst|result~20_combout ),
	.cout());
// synopsys translate_off
defparam \alu_inst|result~20 .lut_mask = 16'hCFCA;
defparam \alu_inst|result~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y37_N0
cycloneive_lcell_comb \alu_inst|result[0]~14 (
// Equation(s):
// \alu_inst|result[0]~14_combout  = (!\pipeline|enable_i[0][13]~q  & (!\pipeline|enable_i[0][11]~q  & !\pipeline|enable_i[0][12]~q ))

	.dataa(\pipeline|enable_i[0][13]~q ),
	.datab(\pipeline|enable_i[0][11]~q ),
	.datac(gnd),
	.datad(\pipeline|enable_i[0][12]~q ),
	.cin(gnd),
	.combout(\alu_inst|result[0]~14_combout ),
	.cout());
// synopsys translate_off
defparam \alu_inst|result[0]~14 .lut_mask = 16'h0011;
defparam \alu_inst|result[0]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y37_N22
cycloneive_lcell_comb \alu_inst|result[0]~21 (
// Equation(s):
// \alu_inst|result[0]~21_combout  = (\alu_inst|result[0]~14_combout  & ((\pipeline|enable_i[0][14]~q  & ((\alu_inst|sub_op|result[0]~0_combout ))) # (!\pipeline|enable_i[0][14]~q  & (\alu_inst|result~20_combout ))))

	.dataa(\alu_inst|result~20_combout ),
	.datab(\alu_inst|result[0]~14_combout ),
	.datac(\alu_inst|sub_op|result[0]~0_combout ),
	.datad(\pipeline|enable_i[0][14]~q ),
	.cin(gnd),
	.combout(\alu_inst|result[0]~21_combout ),
	.cout());
// synopsys translate_off
defparam \alu_inst|result[0]~21 .lut_mask = 16'hC088;
defparam \alu_inst|result[0]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y37_N10
cycloneive_lcell_comb \alu_inst|result[0]~24 (
// Equation(s):
// \alu_inst|result[0]~24_combout  = (\alu_inst|result[0]~12_combout ) # ((\alu_inst|result[0]~13_combout  & ((\alu_inst|result[0]~23_combout ) # (\alu_inst|result[0]~21_combout ))))

	.dataa(\alu_inst|result[0]~12_combout ),
	.datab(\alu_inst|result[0]~23_combout ),
	.datac(\alu_inst|result[0]~13_combout ),
	.datad(\alu_inst|result[0]~21_combout ),
	.cin(gnd),
	.combout(\alu_inst|result[0]~24_combout ),
	.cout());
// synopsys translate_off
defparam \alu_inst|result[0]~24 .lut_mask = 16'hFAEA;
defparam \alu_inst|result[0]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y37_N11
dffeas \pipeline|exec_result_i[0][0] (
	.clk(\clk~clkctrl_outclk ),
	.d(\alu_inst|result[0]~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeline|exec_result_i[0][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pipeline|exec_result_i[0][0] .is_wysiwyg = "true";
defparam \pipeline|exec_result_i[0][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y38_N21
dffeas \pipeline|exec_result_i[1][0] (
	.clk(\clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\pipeline|exec_result_i[0][0]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeline|exec_result_i[1][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pipeline|exec_result_i[1][0] .is_wysiwyg = "true";
defparam \pipeline|exec_result_i[1][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y38_N2
cycloneive_lcell_comb \pipeline|gprc_i~0 (
// Equation(s):
// \pipeline|gprc_i~0_combout  = (\pipeline|exec_result_i[1][0]~q  & ((\pipeline|always0~4_combout ) # ((\pipeline|enable_i_rtl_0|auto_generated|altsyncram4|ram_block5a10 ) # (\pipeline|always0~5_combout ))))

	.dataa(\pipeline|always0~4_combout ),
	.datab(\pipeline|exec_result_i[1][0]~q ),
	.datac(\pipeline|enable_i_rtl_0|auto_generated|altsyncram4|ram_block5a10 ),
	.datad(\pipeline|always0~5_combout ),
	.cin(gnd),
	.combout(\pipeline|gprc_i~0_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|gprc_i~0 .lut_mask = 16'hCCC8;
defparam \pipeline|gprc_i~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y40_N0
cycloneive_lcell_comb \pipeline|gprc_i[0][3][0]~feeder (
// Equation(s):
// \pipeline|gprc_i[0][3][0]~feeder_combout  = \pipeline|gprc_i~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\pipeline|gprc_i~0_combout ),
	.cin(gnd),
	.combout(\pipeline|gprc_i[0][3][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|gprc_i[0][3][0]~feeder .lut_mask = 16'hFF00;
defparam \pipeline|gprc_i[0][3][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y40_N1
dffeas \pipeline|gprc_i[0][3][0] (
	.clk(\clk~clkctrl_outclk ),
	.d(\pipeline|gprc_i[0][3][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pipeline|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeline|gprc_i[0][3][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pipeline|gprc_i[0][3][0] .is_wysiwyg = "true";
defparam \pipeline|gprc_i[0][3][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y39_N16
cycloneive_lcell_comb \regnum_inst|Mux47~2 (
// Equation(s):
// \regnum_inst|Mux47~2_combout  = (\pipeline|D_i[0][1]~q  & (\pipeline|D_i[0][0]~q )) # (!\pipeline|D_i[0][1]~q  & ((\pipeline|D_i[0][0]~q  & (\pipeline|gprc_i[0][1][0]~q )) # (!\pipeline|D_i[0][0]~q  & ((\pipeline|gprc_i[0][0][0]~q )))))

	.dataa(\pipeline|D_i[0][1]~q ),
	.datab(\pipeline|D_i[0][0]~q ),
	.datac(\pipeline|gprc_i[0][1][0]~q ),
	.datad(\pipeline|gprc_i[0][0][0]~q ),
	.cin(gnd),
	.combout(\regnum_inst|Mux47~2_combout ),
	.cout());
// synopsys translate_off
defparam \regnum_inst|Mux47~2 .lut_mask = 16'hD9C8;
defparam \regnum_inst|Mux47~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y39_N26
cycloneive_lcell_comb \regnum_inst|Mux47~3 (
// Equation(s):
// \regnum_inst|Mux47~3_combout  = (\regnum_inst|Mux47~2_combout  & ((\pipeline|gprc_i[0][3][0]~q ) # ((!\pipeline|D_i[0][1]~q )))) # (!\regnum_inst|Mux47~2_combout  & (((\pipeline|D_i[0][1]~q  & \pipeline|gprc_i[0][2][0]~q ))))

	.dataa(\pipeline|gprc_i[0][3][0]~q ),
	.datab(\regnum_inst|Mux47~2_combout ),
	.datac(\pipeline|D_i[0][1]~q ),
	.datad(\pipeline|gprc_i[0][2][0]~q ),
	.cin(gnd),
	.combout(\regnum_inst|Mux47~3_combout ),
	.cout());
// synopsys translate_off
defparam \regnum_inst|Mux47~3 .lut_mask = 16'hBC8C;
defparam \regnum_inst|Mux47~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y39_N0
cycloneive_lcell_comb \regnum_inst|Mux47~0 (
// Equation(s):
// \regnum_inst|Mux47~0_combout  = (\pipeline|D_i[0][1]~q  & ((\pipeline|D_i[0][0]~q ) # ((\pipeline|gprc_i[0][6][0]~q )))) # (!\pipeline|D_i[0][1]~q  & (!\pipeline|D_i[0][0]~q  & ((\pipeline|gprc_i[0][4][0]~q ))))

	.dataa(\pipeline|D_i[0][1]~q ),
	.datab(\pipeline|D_i[0][0]~q ),
	.datac(\pipeline|gprc_i[0][6][0]~q ),
	.datad(\pipeline|gprc_i[0][4][0]~q ),
	.cin(gnd),
	.combout(\regnum_inst|Mux47~0_combout ),
	.cout());
// synopsys translate_off
defparam \regnum_inst|Mux47~0 .lut_mask = 16'hB9A8;
defparam \regnum_inst|Mux47~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y40_N8
cycloneive_lcell_comb \regnum_inst|Mux47~1 (
// Equation(s):
// \regnum_inst|Mux47~1_combout  = (\pipeline|D_i[0][0]~q  & ((\regnum_inst|Mux47~0_combout  & ((\pipeline|gprc_i[0][7][0]~q ))) # (!\regnum_inst|Mux47~0_combout  & (\pipeline|gprc_i[0][5][0]~q )))) # (!\pipeline|D_i[0][0]~q  & (\regnum_inst|Mux47~0_combout 
// ))

	.dataa(\pipeline|D_i[0][0]~q ),
	.datab(\regnum_inst|Mux47~0_combout ),
	.datac(\pipeline|gprc_i[0][5][0]~q ),
	.datad(\pipeline|gprc_i[0][7][0]~q ),
	.cin(gnd),
	.combout(\regnum_inst|Mux47~1_combout ),
	.cout());
// synopsys translate_off
defparam \regnum_inst|Mux47~1 .lut_mask = 16'hEC64;
defparam \regnum_inst|Mux47~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y39_N28
cycloneive_lcell_comb \regnum_inst|Mux47~4 (
// Equation(s):
// \regnum_inst|Mux47~4_combout  = (\pipeline|D_i[0][2]~q  & ((\regnum_inst|Mux47~1_combout ))) # (!\pipeline|D_i[0][2]~q  & (\regnum_inst|Mux47~3_combout ))

	.dataa(\regnum_inst|Mux47~3_combout ),
	.datab(gnd),
	.datac(\regnum_inst|Mux47~1_combout ),
	.datad(\pipeline|D_i[0][2]~q ),
	.cin(gnd),
	.combout(\regnum_inst|Mux47~4_combout ),
	.cout());
// synopsys translate_off
defparam \regnum_inst|Mux47~4 .lut_mask = 16'hF0AA;
defparam \regnum_inst|Mux47~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y38_N2
cycloneive_lcell_comb \alu_inst|add_op|result[1]~2 (
// Equation(s):
// \alu_inst|add_op|result[1]~2_combout  = (\regnum_inst|Mux46~4_combout  & ((\regnum_inst|src_val[1]~94_combout  & (\alu_inst|add_op|result[0]~1  & VCC)) # (!\regnum_inst|src_val[1]~94_combout  & (!\alu_inst|add_op|result[0]~1 )))) # 
// (!\regnum_inst|Mux46~4_combout  & ((\regnum_inst|src_val[1]~94_combout  & (!\alu_inst|add_op|result[0]~1 )) # (!\regnum_inst|src_val[1]~94_combout  & ((\alu_inst|add_op|result[0]~1 ) # (GND)))))
// \alu_inst|add_op|result[1]~3  = CARRY((\regnum_inst|Mux46~4_combout  & (!\regnum_inst|src_val[1]~94_combout  & !\alu_inst|add_op|result[0]~1 )) # (!\regnum_inst|Mux46~4_combout  & ((!\alu_inst|add_op|result[0]~1 ) # (!\regnum_inst|src_val[1]~94_combout 
// ))))

	.dataa(\regnum_inst|Mux46~4_combout ),
	.datab(\regnum_inst|src_val[1]~94_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu_inst|add_op|result[0]~1 ),
	.combout(\alu_inst|add_op|result[1]~2_combout ),
	.cout(\alu_inst|add_op|result[1]~3 ));
// synopsys translate_off
defparam \alu_inst|add_op|result[1]~2 .lut_mask = 16'h9617;
defparam \alu_inst|add_op|result[1]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X53_Y37_N2
cycloneive_lcell_comb \alu_inst|sub_op|result[1]~2 (
// Equation(s):
// \alu_inst|sub_op|result[1]~2_combout  = (\regnum_inst|Mux46~4_combout  & ((\regnum_inst|src_val[1]~94_combout  & (!\alu_inst|sub_op|result[0]~1 )) # (!\regnum_inst|src_val[1]~94_combout  & (\alu_inst|sub_op|result[0]~1  & VCC)))) # 
// (!\regnum_inst|Mux46~4_combout  & ((\regnum_inst|src_val[1]~94_combout  & ((\alu_inst|sub_op|result[0]~1 ) # (GND))) # (!\regnum_inst|src_val[1]~94_combout  & (!\alu_inst|sub_op|result[0]~1 ))))
// \alu_inst|sub_op|result[1]~3  = CARRY((\regnum_inst|Mux46~4_combout  & (\regnum_inst|src_val[1]~94_combout  & !\alu_inst|sub_op|result[0]~1 )) # (!\regnum_inst|Mux46~4_combout  & ((\regnum_inst|src_val[1]~94_combout ) # (!\alu_inst|sub_op|result[0]~1 ))))

	.dataa(\regnum_inst|Mux46~4_combout ),
	.datab(\regnum_inst|src_val[1]~94_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu_inst|sub_op|result[0]~1 ),
	.combout(\alu_inst|sub_op|result[1]~2_combout ),
	.cout(\alu_inst|sub_op|result[1]~3 ));
// synopsys translate_off
defparam \alu_inst|sub_op|result[1]~2 .lut_mask = 16'h694D;
defparam \alu_inst|sub_op|result[1]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y37_N6
cycloneive_lcell_comb \alu_inst|dadd_op|Add0~4 (
// Equation(s):
// \alu_inst|dadd_op|Add0~4_combout  = ((\regnum_inst|src_val[1]~94_combout  $ (\regnum_inst|Mux46~4_combout  $ (!\alu_inst|dadd_op|Add0~3 )))) # (GND)
// \alu_inst|dadd_op|Add0~5  = CARRY((\regnum_inst|src_val[1]~94_combout  & ((\regnum_inst|Mux46~4_combout ) # (!\alu_inst|dadd_op|Add0~3 ))) # (!\regnum_inst|src_val[1]~94_combout  & (\regnum_inst|Mux46~4_combout  & !\alu_inst|dadd_op|Add0~3 )))

	.dataa(\regnum_inst|src_val[1]~94_combout ),
	.datab(\regnum_inst|Mux46~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu_inst|dadd_op|Add0~3 ),
	.combout(\alu_inst|dadd_op|Add0~4_combout ),
	.cout(\alu_inst|dadd_op|Add0~5 ));
// synopsys translate_off
defparam \alu_inst|dadd_op|Add0~4 .lut_mask = 16'h698E;
defparam \alu_inst|dadd_op|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y37_N8
cycloneive_lcell_comb \alu_inst|dadd_op|Add0~6 (
// Equation(s):
// \alu_inst|dadd_op|Add0~6_combout  = (\regnum_inst|Mux45~4_combout  & ((\regnum_inst|src_val[2]~102_combout  & (\alu_inst|dadd_op|Add0~5  & VCC)) # (!\regnum_inst|src_val[2]~102_combout  & (!\alu_inst|dadd_op|Add0~5 )))) # (!\regnum_inst|Mux45~4_combout  & 
// ((\regnum_inst|src_val[2]~102_combout  & (!\alu_inst|dadd_op|Add0~5 )) # (!\regnum_inst|src_val[2]~102_combout  & ((\alu_inst|dadd_op|Add0~5 ) # (GND)))))
// \alu_inst|dadd_op|Add0~7  = CARRY((\regnum_inst|Mux45~4_combout  & (!\regnum_inst|src_val[2]~102_combout  & !\alu_inst|dadd_op|Add0~5 )) # (!\regnum_inst|Mux45~4_combout  & ((!\alu_inst|dadd_op|Add0~5 ) # (!\regnum_inst|src_val[2]~102_combout ))))

	.dataa(\regnum_inst|Mux45~4_combout ),
	.datab(\regnum_inst|src_val[2]~102_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu_inst|dadd_op|Add0~5 ),
	.combout(\alu_inst|dadd_op|Add0~6_combout ),
	.cout(\alu_inst|dadd_op|Add0~7 ));
// synopsys translate_off
defparam \alu_inst|dadd_op|Add0~6 .lut_mask = 16'h9617;
defparam \alu_inst|dadd_op|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y37_N10
cycloneive_lcell_comb \alu_inst|dadd_op|Add0~8 (
// Equation(s):
// \alu_inst|dadd_op|Add0~8_combout  = \regnum_inst|Mux44~4_combout  $ (\alu_inst|dadd_op|Add0~7  $ (!\regnum_inst|src_val[3]~17_combout ))

	.dataa(gnd),
	.datab(\regnum_inst|Mux44~4_combout ),
	.datac(gnd),
	.datad(\regnum_inst|src_val[3]~17_combout ),
	.cin(\alu_inst|dadd_op|Add0~7 ),
	.combout(\alu_inst|dadd_op|Add0~8_combout ),
	.cout());
// synopsys translate_off
defparam \alu_inst|dadd_op|Add0~8 .lut_mask = 16'h3CC3;
defparam \alu_inst|dadd_op|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y35_N8
cycloneive_lcell_comb \alu_inst|result[1]~56 (
// Equation(s):
// \alu_inst|result[1]~56_combout  = (\pipeline|enable_i[0][13]~q  & (!\alu_inst|dadd_op|Add0~8_combout  & \alu_inst|dadd_op|Add0~4_combout ))

	.dataa(\pipeline|enable_i[0][13]~q ),
	.datab(gnd),
	.datac(\alu_inst|dadd_op|Add0~8_combout ),
	.datad(\alu_inst|dadd_op|Add0~4_combout ),
	.cin(gnd),
	.combout(\alu_inst|result[1]~56_combout ),
	.cout());
// synopsys translate_off
defparam \alu_inst|result[1]~56 .lut_mask = 16'h0A00;
defparam \alu_inst|result[1]~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y35_N2
cycloneive_lcell_comb \alu_inst|dadd_op|LessThan0~0 (
// Equation(s):
// \alu_inst|dadd_op|LessThan0~0_combout  = (\alu_inst|dadd_op|Add0~6_combout ) # (\alu_inst|dadd_op|Add0~4_combout )

	.dataa(gnd),
	.datab(\alu_inst|dadd_op|Add0~6_combout ),
	.datac(gnd),
	.datad(\alu_inst|dadd_op|Add0~4_combout ),
	.cin(gnd),
	.combout(\alu_inst|dadd_op|LessThan0~0_combout ),
	.cout());
// synopsys translate_off
defparam \alu_inst|dadd_op|LessThan0~0 .lut_mask = 16'hFFCC;
defparam \alu_inst|dadd_op|LessThan0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y35_N26
cycloneive_lcell_comb \alu_inst|result[1]~57 (
// Equation(s):
// \alu_inst|result[1]~57_combout  = (\pipeline|enable_i[0][13]~q  & (\alu_inst|dadd_op|Add0~8_combout  & (\alu_inst|dadd_op|LessThan0~0_combout ))) # (!\pipeline|enable_i[0][13]~q  & (((\pipeline|enable_i[0][15]~q ))))

	.dataa(\alu_inst|dadd_op|Add0~8_combout ),
	.datab(\alu_inst|dadd_op|LessThan0~0_combout ),
	.datac(\pipeline|enable_i[0][15]~q ),
	.datad(\pipeline|enable_i[0][13]~q ),
	.cin(gnd),
	.combout(\alu_inst|result[1]~57_combout ),
	.cout());
// synopsys translate_off
defparam \alu_inst|result[1]~57 .lut_mask = 16'h88F0;
defparam \alu_inst|result[1]~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y37_N20
cycloneive_lcell_comb \alu_inst|result[4]~28 (
// Equation(s):
// \alu_inst|result[4]~28_combout  = (!\pipeline|enable_i[0][16]~q  & (!\pipeline|enable_i[0][17]~q  & ((\pipeline|enable_i[0][19]~q ) # (\pipeline|enable_i[0][20]~q ))))

	.dataa(\pipeline|enable_i[0][19]~q ),
	.datab(\pipeline|enable_i[0][20]~q ),
	.datac(\pipeline|enable_i[0][16]~q ),
	.datad(\pipeline|enable_i[0][17]~q ),
	.cin(gnd),
	.combout(\alu_inst|result[4]~28_combout ),
	.cout());
// synopsys translate_off
defparam \alu_inst|result[4]~28 .lut_mask = 16'h000E;
defparam \alu_inst|result[4]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y35_N0
cycloneive_lcell_comb \alu_inst|result[4]~30 (
// Equation(s):
// \alu_inst|result[4]~30_combout  = (\pipeline|enable_i[0][16]~q ) # ((\pipeline|enable_i[0][19]~q  & !\pipeline|enable_i[0][17]~q ))

	.dataa(\pipeline|enable_i[0][19]~q ),
	.datab(\pipeline|enable_i[0][16]~q ),
	.datac(gnd),
	.datad(\pipeline|enable_i[0][17]~q ),
	.cin(gnd),
	.combout(\alu_inst|result[4]~30_combout ),
	.cout());
// synopsys translate_off
defparam \alu_inst|result[4]~30 .lut_mask = 16'hCCEE;
defparam \alu_inst|result[4]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y37_N30
cycloneive_lcell_comb \alu_inst|result[4]~31 (
// Equation(s):
// \alu_inst|result[4]~31_combout  = (!\pipeline|enable_i[0][16]~q  & !\pipeline|enable_i[0][17]~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\pipeline|enable_i[0][16]~q ),
	.datad(\pipeline|enable_i[0][17]~q ),
	.cin(gnd),
	.combout(\alu_inst|result[4]~31_combout ),
	.cout());
// synopsys translate_off
defparam \alu_inst|result[4]~31 .lut_mask = 16'h000F;
defparam \alu_inst|result[4]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y37_N8
cycloneive_lcell_comb \alu_inst|result[1]~53 (
// Equation(s):
// \alu_inst|result[1]~53_combout  = (\alu_inst|result[4]~30_combout  & ((\alu_inst|result[4]~31_combout ) # ((\regnum_inst|Mux46~4_combout  & \regnum_inst|src_val[1]~94_combout )))) # (!\alu_inst|result[4]~30_combout  & (!\alu_inst|result[4]~31_combout  & 
// ((\regnum_inst|Mux46~4_combout ) # (\regnum_inst|src_val[1]~94_combout ))))

	.dataa(\alu_inst|result[4]~30_combout ),
	.datab(\regnum_inst|Mux46~4_combout ),
	.datac(\alu_inst|result[4]~31_combout ),
	.datad(\regnum_inst|src_val[1]~94_combout ),
	.cin(gnd),
	.combout(\alu_inst|result[1]~53_combout ),
	.cout());
// synopsys translate_off
defparam \alu_inst|result[1]~53 .lut_mask = 16'hADA4;
defparam \alu_inst|result[1]~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y37_N14
cycloneive_lcell_comb \alu_inst|bis_op|ShiftLeft0~11 (
// Equation(s):
// \alu_inst|bis_op|ShiftLeft0~11_combout  = (!\regnum_inst|src_val[2]~102_combout  & (\alu_inst|bis_op|ShiftLeft0~5_combout  & (\regnum_inst|src_val[0]~10_combout  & !\regnum_inst|src_val[1]~94_combout )))

	.dataa(\regnum_inst|src_val[2]~102_combout ),
	.datab(\alu_inst|bis_op|ShiftLeft0~5_combout ),
	.datac(\regnum_inst|src_val[0]~10_combout ),
	.datad(\regnum_inst|src_val[1]~94_combout ),
	.cin(gnd),
	.combout(\alu_inst|bis_op|ShiftLeft0~11_combout ),
	.cout());
// synopsys translate_off
defparam \alu_inst|bis_op|ShiftLeft0~11 .lut_mask = 16'h0040;
defparam \alu_inst|bis_op|ShiftLeft0~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y37_N2
cycloneive_lcell_comb \alu_inst|result[1]~54 (
// Equation(s):
// \alu_inst|result[1]~54_combout  = (\alu_inst|result[4]~28_combout  & ((\alu_inst|bis_op|ShiftLeft0~11_combout  & (!\alu_inst|result[1]~53_combout )) # (!\alu_inst|bis_op|ShiftLeft0~11_combout  & ((\regnum_inst|Mux46~4_combout ))))) # 
// (!\alu_inst|result[4]~28_combout  & (\alu_inst|result[1]~53_combout ))

	.dataa(\alu_inst|result[4]~28_combout ),
	.datab(\alu_inst|result[1]~53_combout ),
	.datac(\alu_inst|bis_op|ShiftLeft0~11_combout ),
	.datad(\regnum_inst|Mux46~4_combout ),
	.cin(gnd),
	.combout(\alu_inst|result[1]~54_combout ),
	.cout());
// synopsys translate_off
defparam \alu_inst|result[1]~54 .lut_mask = 16'h6E64;
defparam \alu_inst|result[1]~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y35_N10
cycloneive_lcell_comb \alu_inst|result[1]~55 (
// Equation(s):
// \alu_inst|result[1]~55_combout  = (!\pipeline|enable_i[0][15]~q  & (\alu_inst|result[1]~54_combout  & !\pipeline|enable_i[0][13]~q ))

	.dataa(\pipeline|enable_i[0][15]~q ),
	.datab(\alu_inst|result[1]~54_combout ),
	.datac(gnd),
	.datad(\pipeline|enable_i[0][13]~q ),
	.cin(gnd),
	.combout(\alu_inst|result[1]~55_combout ),
	.cout());
// synopsys translate_off
defparam \alu_inst|result[1]~55 .lut_mask = 16'h0044;
defparam \alu_inst|result[1]~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y37_N12
cycloneive_lcell_comb \alu_inst|result[1]~58 (
// Equation(s):
// \alu_inst|result[1]~58_combout  = (\pipeline|enable_i[0][13]~q  & (((!\alu_inst|dadd_op|Add0~4_combout )))) # (!\pipeline|enable_i[0][13]~q  & (\regnum_inst|src_val[1]~94_combout  $ ((\regnum_inst|Mux46~4_combout ))))

	.dataa(\regnum_inst|src_val[1]~94_combout ),
	.datab(\regnum_inst|Mux46~4_combout ),
	.datac(\alu_inst|dadd_op|Add0~4_combout ),
	.datad(\pipeline|enable_i[0][13]~q ),
	.cin(gnd),
	.combout(\alu_inst|result[1]~58_combout ),
	.cout());
// synopsys translate_off
defparam \alu_inst|result[1]~58 .lut_mask = 16'h0F66;
defparam \alu_inst|result[1]~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y35_N12
cycloneive_lcell_comb \alu_inst|result[1]~59 (
// Equation(s):
// \alu_inst|result[1]~59_combout  = (\alu_inst|result[1]~56_combout ) # ((\alu_inst|result[1]~55_combout ) # ((\alu_inst|result[1]~57_combout  & \alu_inst|result[1]~58_combout )))

	.dataa(\alu_inst|result[1]~56_combout ),
	.datab(\alu_inst|result[1]~57_combout ),
	.datac(\alu_inst|result[1]~55_combout ),
	.datad(\alu_inst|result[1]~58_combout ),
	.cin(gnd),
	.combout(\alu_inst|result[1]~59_combout ),
	.cout());
// synopsys translate_off
defparam \alu_inst|result[1]~59 .lut_mask = 16'hFEFA;
defparam \alu_inst|result[1]~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y37_N26
cycloneive_lcell_comb \alu_inst|result[14]~27 (
// Equation(s):
// \alu_inst|result[14]~27_combout  = (\pipeline|enable_i[0][10]~q ) # ((\pipeline|enable_i[0][11]~q ) # ((!\alu_inst|result[4]~26_combout  & \pipeline|enable_i[0][14]~q )))

	.dataa(\pipeline|enable_i[0][10]~q ),
	.datab(\pipeline|enable_i[0][11]~q ),
	.datac(\alu_inst|result[4]~26_combout ),
	.datad(\pipeline|enable_i[0][14]~q ),
	.cin(gnd),
	.combout(\alu_inst|result[14]~27_combout ),
	.cout());
// synopsys translate_off
defparam \alu_inst|result[14]~27 .lut_mask = 16'hEFEE;
defparam \alu_inst|result[14]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y36_N16
cycloneive_lcell_comb \alu_inst|result[14]~25 (
// Equation(s):
// \alu_inst|result[14]~25_combout  = (\pipeline|enable_i[0][10]~q ) # ((\pipeline|enable_i[0][12]~q  & !\pipeline|enable_i[0][11]~q ))

	.dataa(\pipeline|enable_i[0][12]~q ),
	.datab(gnd),
	.datac(\pipeline|enable_i[0][10]~q ),
	.datad(\pipeline|enable_i[0][11]~q ),
	.cin(gnd),
	.combout(\alu_inst|result[14]~25_combout ),
	.cout());
// synopsys translate_off
defparam \alu_inst|result[14]~25 .lut_mask = 16'hF0FA;
defparam \alu_inst|result[14]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y37_N20
cycloneive_lcell_comb \alu_inst|subc_op|Add0~4 (
// Equation(s):
// \alu_inst|subc_op|Add0~4_combout  = ((\regnum_inst|src_val[1]~94_combout  $ (\regnum_inst|Mux46~4_combout  $ (\alu_inst|subc_op|Add0~3 )))) # (GND)
// \alu_inst|subc_op|Add0~5  = CARRY((\regnum_inst|src_val[1]~94_combout  & (\regnum_inst|Mux46~4_combout  & !\alu_inst|subc_op|Add0~3 )) # (!\regnum_inst|src_val[1]~94_combout  & ((\regnum_inst|Mux46~4_combout ) # (!\alu_inst|subc_op|Add0~3 ))))

	.dataa(\regnum_inst|src_val[1]~94_combout ),
	.datab(\regnum_inst|Mux46~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu_inst|subc_op|Add0~3 ),
	.combout(\alu_inst|subc_op|Add0~4_combout ),
	.cout(\alu_inst|subc_op|Add0~5 ));
// synopsys translate_off
defparam \alu_inst|subc_op|Add0~4 .lut_mask = 16'h964D;
defparam \alu_inst|subc_op|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y37_N22
cycloneive_lcell_comb \alu_inst|result[1]~60 (
// Equation(s):
// \alu_inst|result[1]~60_combout  = (\alu_inst|result[14]~27_combout  & (((\alu_inst|result[14]~25_combout )))) # (!\alu_inst|result[14]~27_combout  & ((\alu_inst|result[14]~25_combout  & ((\alu_inst|subc_op|Add0~4_combout ))) # 
// (!\alu_inst|result[14]~25_combout  & (\alu_inst|result[1]~59_combout ))))

	.dataa(\alu_inst|result[1]~59_combout ),
	.datab(\alu_inst|result[14]~27_combout ),
	.datac(\alu_inst|result[14]~25_combout ),
	.datad(\alu_inst|subc_op|Add0~4_combout ),
	.cin(gnd),
	.combout(\alu_inst|result[1]~60_combout ),
	.cout());
// synopsys translate_off
defparam \alu_inst|result[1]~60 .lut_mask = 16'hF2C2;
defparam \alu_inst|result[1]~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y37_N20
cycloneive_lcell_comb \alu_inst|addc_op|Add0~4 (
// Equation(s):
// \alu_inst|addc_op|Add0~4_combout  = ((\regnum_inst|src_val[1]~94_combout  $ (\regnum_inst|Mux46~4_combout  $ (!\alu_inst|addc_op|Add0~3 )))) # (GND)
// \alu_inst|addc_op|Add0~5  = CARRY((\regnum_inst|src_val[1]~94_combout  & ((\regnum_inst|Mux46~4_combout ) # (!\alu_inst|addc_op|Add0~3 ))) # (!\regnum_inst|src_val[1]~94_combout  & (\regnum_inst|Mux46~4_combout  & !\alu_inst|addc_op|Add0~3 )))

	.dataa(\regnum_inst|src_val[1]~94_combout ),
	.datab(\regnum_inst|Mux46~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu_inst|addc_op|Add0~3 ),
	.combout(\alu_inst|addc_op|Add0~4_combout ),
	.cout(\alu_inst|addc_op|Add0~5 ));
// synopsys translate_off
defparam \alu_inst|addc_op|Add0~4 .lut_mask = 16'h698E;
defparam \alu_inst|addc_op|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y37_N4
cycloneive_lcell_comb \alu_inst|result[1]~61 (
// Equation(s):
// \alu_inst|result[1]~61_combout  = (\alu_inst|result[1]~60_combout  & (((\alu_inst|addc_op|Add0~4_combout ) # (!\alu_inst|result[14]~27_combout )))) # (!\alu_inst|result[1]~60_combout  & (\alu_inst|sub_op|result[1]~2_combout  & 
// ((\alu_inst|result[14]~27_combout ))))

	.dataa(\alu_inst|sub_op|result[1]~2_combout ),
	.datab(\alu_inst|result[1]~60_combout ),
	.datac(\alu_inst|addc_op|Add0~4_combout ),
	.datad(\alu_inst|result[14]~27_combout ),
	.cin(gnd),
	.combout(\alu_inst|result[1]~61_combout ),
	.cout());
// synopsys translate_off
defparam \alu_inst|result[1]~61 .lut_mask = 16'hE2CC;
defparam \alu_inst|result[1]~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y38_N28
cycloneive_lcell_comb \alu_inst|result[1]~141 (
// Equation(s):
// \alu_inst|result[1]~141_combout  = (\pipeline|enable_i[0][9]~q  & (\alu_inst|add_op|result[1]~2_combout )) # (!\pipeline|enable_i[0][9]~q  & ((\alu_inst|result[1]~61_combout )))

	.dataa(\alu_inst|add_op|result[1]~2_combout ),
	.datab(gnd),
	.datac(\alu_inst|result[1]~61_combout ),
	.datad(\pipeline|enable_i[0][9]~q ),
	.cin(gnd),
	.combout(\alu_inst|result[1]~141_combout ),
	.cout());
// synopsys translate_off
defparam \alu_inst|result[1]~141 .lut_mask = 16'hAAF0;
defparam \alu_inst|result[1]~141 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y38_N29
dffeas \pipeline|exec_result_i[0][1] (
	.clk(\clk~clkctrl_outclk ),
	.d(\alu_inst|result[1]~141_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeline|exec_result_i[0][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pipeline|exec_result_i[0][1] .is_wysiwyg = "true";
defparam \pipeline|exec_result_i[0][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y38_N31
dffeas \pipeline|exec_result_i[1][1] (
	.clk(\clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\pipeline|exec_result_i[0][1]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeline|exec_result_i[1][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pipeline|exec_result_i[1][1] .is_wysiwyg = "true";
defparam \pipeline|exec_result_i[1][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y38_N30
cycloneive_lcell_comb \pipeline|gprc_i~17 (
// Equation(s):
// \pipeline|gprc_i~17_combout  = (\pipeline|exec_result_i[1][1]~q  & ((\pipeline|always0~5_combout ) # ((\pipeline|always0~4_combout ) # (\pipeline|enable_i_rtl_0|auto_generated|altsyncram4|ram_block5a10 ))))

	.dataa(\pipeline|always0~5_combout ),
	.datab(\pipeline|always0~4_combout ),
	.datac(\pipeline|exec_result_i[1][1]~q ),
	.datad(\pipeline|enable_i_rtl_0|auto_generated|altsyncram4|ram_block5a10 ),
	.cin(gnd),
	.combout(\pipeline|gprc_i~17_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|gprc_i~17 .lut_mask = 16'hF0E0;
defparam \pipeline|gprc_i~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y37_N15
dffeas \pipeline|gprc_i[0][4][1] (
	.clk(\clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\pipeline|gprc_i~17_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\pipeline|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeline|gprc_i[0][4][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pipeline|gprc_i[0][4][1] .is_wysiwyg = "true";
defparam \pipeline|gprc_i[0][4][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y37_N14
cycloneive_lcell_comb \regnum_inst|Mux46~0 (
// Equation(s):
// \regnum_inst|Mux46~0_combout  = (\pipeline|D_i[0][0]~q  & (\pipeline|D_i[0][1]~q )) # (!\pipeline|D_i[0][0]~q  & ((\pipeline|D_i[0][1]~q  & ((\pipeline|gprc_i[0][6][1]~q ))) # (!\pipeline|D_i[0][1]~q  & (\pipeline|gprc_i[0][4][1]~q ))))

	.dataa(\pipeline|D_i[0][0]~q ),
	.datab(\pipeline|D_i[0][1]~q ),
	.datac(\pipeline|gprc_i[0][4][1]~q ),
	.datad(\pipeline|gprc_i[0][6][1]~q ),
	.cin(gnd),
	.combout(\regnum_inst|Mux46~0_combout ),
	.cout());
// synopsys translate_off
defparam \regnum_inst|Mux46~0 .lut_mask = 16'hDC98;
defparam \regnum_inst|Mux46~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y37_N26
cycloneive_lcell_comb \regnum_inst|Mux46~1 (
// Equation(s):
// \regnum_inst|Mux46~1_combout  = (\regnum_inst|Mux46~0_combout  & (((\pipeline|gprc_i[0][7][1]~q )) # (!\pipeline|D_i[0][0]~q ))) # (!\regnum_inst|Mux46~0_combout  & (\pipeline|D_i[0][0]~q  & ((\pipeline|gprc_i[0][5][1]~q ))))

	.dataa(\regnum_inst|Mux46~0_combout ),
	.datab(\pipeline|D_i[0][0]~q ),
	.datac(\pipeline|gprc_i[0][7][1]~q ),
	.datad(\pipeline|gprc_i[0][5][1]~q ),
	.cin(gnd),
	.combout(\regnum_inst|Mux46~1_combout ),
	.cout());
// synopsys translate_off
defparam \regnum_inst|Mux46~1 .lut_mask = 16'hE6A2;
defparam \regnum_inst|Mux46~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y38_N6
cycloneive_lcell_comb \regnum_inst|Mux46~2 (
// Equation(s):
// \regnum_inst|Mux46~2_combout  = (\pipeline|D_i[0][1]~q  & (((\pipeline|D_i[0][0]~q )))) # (!\pipeline|D_i[0][1]~q  & ((\pipeline|D_i[0][0]~q  & (\pipeline|gprc_i[0][1][1]~q )) # (!\pipeline|D_i[0][0]~q  & ((\pipeline|gprc_i[0][0][1]~q )))))

	.dataa(\pipeline|gprc_i[0][1][1]~q ),
	.datab(\pipeline|D_i[0][1]~q ),
	.datac(\pipeline|gprc_i[0][0][1]~q ),
	.datad(\pipeline|D_i[0][0]~q ),
	.cin(gnd),
	.combout(\regnum_inst|Mux46~2_combout ),
	.cout());
// synopsys translate_off
defparam \regnum_inst|Mux46~2 .lut_mask = 16'hEE30;
defparam \regnum_inst|Mux46~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y38_N12
cycloneive_lcell_comb \regnum_inst|Mux46~3 (
// Equation(s):
// \regnum_inst|Mux46~3_combout  = (\pipeline|D_i[0][1]~q  & ((\regnum_inst|Mux46~2_combout  & ((\pipeline|gprc_i[0][3][1]~q ))) # (!\regnum_inst|Mux46~2_combout  & (\pipeline|gprc_i[0][2][1]~q )))) # (!\pipeline|D_i[0][1]~q  & (\regnum_inst|Mux46~2_combout 
// ))

	.dataa(\pipeline|D_i[0][1]~q ),
	.datab(\regnum_inst|Mux46~2_combout ),
	.datac(\pipeline|gprc_i[0][2][1]~q ),
	.datad(\pipeline|gprc_i[0][3][1]~q ),
	.cin(gnd),
	.combout(\regnum_inst|Mux46~3_combout ),
	.cout());
// synopsys translate_off
defparam \regnum_inst|Mux46~3 .lut_mask = 16'hEC64;
defparam \regnum_inst|Mux46~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y37_N22
cycloneive_lcell_comb \regnum_inst|Mux46~4 (
// Equation(s):
// \regnum_inst|Mux46~4_combout  = (\pipeline|D_i[0][2]~q  & (\regnum_inst|Mux46~1_combout )) # (!\pipeline|D_i[0][2]~q  & ((\regnum_inst|Mux46~3_combout )))

	.dataa(gnd),
	.datab(\pipeline|D_i[0][2]~q ),
	.datac(\regnum_inst|Mux46~1_combout ),
	.datad(\regnum_inst|Mux46~3_combout ),
	.cin(gnd),
	.combout(\regnum_inst|Mux46~4_combout ),
	.cout());
// synopsys translate_off
defparam \regnum_inst|Mux46~4 .lut_mask = 16'hF3C0;
defparam \regnum_inst|Mux46~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y38_N4
cycloneive_lcell_comb \alu_inst|add_op|result[2]~4 (
// Equation(s):
// \alu_inst|add_op|result[2]~4_combout  = ((\regnum_inst|Mux45~4_combout  $ (\regnum_inst|src_val[2]~102_combout  $ (!\alu_inst|add_op|result[1]~3 )))) # (GND)
// \alu_inst|add_op|result[2]~5  = CARRY((\regnum_inst|Mux45~4_combout  & ((\regnum_inst|src_val[2]~102_combout ) # (!\alu_inst|add_op|result[1]~3 ))) # (!\regnum_inst|Mux45~4_combout  & (\regnum_inst|src_val[2]~102_combout  & !\alu_inst|add_op|result[1]~3 
// )))

	.dataa(\regnum_inst|Mux45~4_combout ),
	.datab(\regnum_inst|src_val[2]~102_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu_inst|add_op|result[1]~3 ),
	.combout(\alu_inst|add_op|result[2]~4_combout ),
	.cout(\alu_inst|add_op|result[2]~5 ));
// synopsys translate_off
defparam \alu_inst|add_op|result[2]~4 .lut_mask = 16'h698E;
defparam \alu_inst|add_op|result[2]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y37_N22
cycloneive_lcell_comb \alu_inst|addc_op|Add0~6 (
// Equation(s):
// \alu_inst|addc_op|Add0~6_combout  = (\regnum_inst|Mux45~4_combout  & ((\regnum_inst|src_val[2]~102_combout  & (\alu_inst|addc_op|Add0~5  & VCC)) # (!\regnum_inst|src_val[2]~102_combout  & (!\alu_inst|addc_op|Add0~5 )))) # (!\regnum_inst|Mux45~4_combout  & 
// ((\regnum_inst|src_val[2]~102_combout  & (!\alu_inst|addc_op|Add0~5 )) # (!\regnum_inst|src_val[2]~102_combout  & ((\alu_inst|addc_op|Add0~5 ) # (GND)))))
// \alu_inst|addc_op|Add0~7  = CARRY((\regnum_inst|Mux45~4_combout  & (!\regnum_inst|src_val[2]~102_combout  & !\alu_inst|addc_op|Add0~5 )) # (!\regnum_inst|Mux45~4_combout  & ((!\alu_inst|addc_op|Add0~5 ) # (!\regnum_inst|src_val[2]~102_combout ))))

	.dataa(\regnum_inst|Mux45~4_combout ),
	.datab(\regnum_inst|src_val[2]~102_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu_inst|addc_op|Add0~5 ),
	.combout(\alu_inst|addc_op|Add0~6_combout ),
	.cout(\alu_inst|addc_op|Add0~7 ));
// synopsys translate_off
defparam \alu_inst|addc_op|Add0~6 .lut_mask = 16'h9617;
defparam \alu_inst|addc_op|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y37_N22
cycloneive_lcell_comb \alu_inst|subc_op|Add0~6 (
// Equation(s):
// \alu_inst|subc_op|Add0~6_combout  = (\regnum_inst|Mux45~4_combout  & ((\regnum_inst|src_val[2]~102_combout  & (!\alu_inst|subc_op|Add0~5 )) # (!\regnum_inst|src_val[2]~102_combout  & (\alu_inst|subc_op|Add0~5  & VCC)))) # (!\regnum_inst|Mux45~4_combout  & 
// ((\regnum_inst|src_val[2]~102_combout  & ((\alu_inst|subc_op|Add0~5 ) # (GND))) # (!\regnum_inst|src_val[2]~102_combout  & (!\alu_inst|subc_op|Add0~5 ))))
// \alu_inst|subc_op|Add0~7  = CARRY((\regnum_inst|Mux45~4_combout  & (\regnum_inst|src_val[2]~102_combout  & !\alu_inst|subc_op|Add0~5 )) # (!\regnum_inst|Mux45~4_combout  & ((\regnum_inst|src_val[2]~102_combout ) # (!\alu_inst|subc_op|Add0~5 ))))

	.dataa(\regnum_inst|Mux45~4_combout ),
	.datab(\regnum_inst|src_val[2]~102_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu_inst|subc_op|Add0~5 ),
	.combout(\alu_inst|subc_op|Add0~6_combout ),
	.cout(\alu_inst|subc_op|Add0~7 ));
// synopsys translate_off
defparam \alu_inst|subc_op|Add0~6 .lut_mask = 16'h694D;
defparam \alu_inst|subc_op|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X53_Y37_N4
cycloneive_lcell_comb \alu_inst|sub_op|result[2]~4 (
// Equation(s):
// \alu_inst|sub_op|result[2]~4_combout  = ((\regnum_inst|src_val[2]~102_combout  $ (\regnum_inst|Mux45~4_combout  $ (\alu_inst|sub_op|result[1]~3 )))) # (GND)
// \alu_inst|sub_op|result[2]~5  = CARRY((\regnum_inst|src_val[2]~102_combout  & (\regnum_inst|Mux45~4_combout  & !\alu_inst|sub_op|result[1]~3 )) # (!\regnum_inst|src_val[2]~102_combout  & ((\regnum_inst|Mux45~4_combout ) # (!\alu_inst|sub_op|result[1]~3 
// ))))

	.dataa(\regnum_inst|src_val[2]~102_combout ),
	.datab(\regnum_inst|Mux45~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu_inst|sub_op|result[1]~3 ),
	.combout(\alu_inst|sub_op|result[2]~4_combout ),
	.cout(\alu_inst|sub_op|result[2]~5 ));
// synopsys translate_off
defparam \alu_inst|sub_op|result[2]~4 .lut_mask = 16'h964D;
defparam \alu_inst|sub_op|result[2]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X53_Y35_N10
cycloneive_lcell_comb \alu_inst|bis_op|ShiftLeft0~12 (
// Equation(s):
// \alu_inst|bis_op|ShiftLeft0~12_combout  = (\regnum_inst|src_val[1]~94_combout  & (!\regnum_inst|src_val[3]~17_combout  & !\alu_inst|bis_op|ShiftLeft0~4_combout ))

	.dataa(gnd),
	.datab(\regnum_inst|src_val[1]~94_combout ),
	.datac(\regnum_inst|src_val[3]~17_combout ),
	.datad(\alu_inst|bis_op|ShiftLeft0~4_combout ),
	.cin(gnd),
	.combout(\alu_inst|bis_op|ShiftLeft0~12_combout ),
	.cout());
// synopsys translate_off
defparam \alu_inst|bis_op|ShiftLeft0~12 .lut_mask = 16'h000C;
defparam \alu_inst|bis_op|ShiftLeft0~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y35_N16
cycloneive_lcell_comb \alu_inst|bis_op|ShiftLeft0~15 (
// Equation(s):
// \alu_inst|bis_op|ShiftLeft0~15_combout  = (\regnum_inst|src_val[0]~10_combout ) # ((\regnum_inst|src_val[2]~102_combout ) # (!\alu_inst|bis_op|ShiftLeft0~12_combout ))

	.dataa(gnd),
	.datab(\regnum_inst|src_val[0]~10_combout ),
	.datac(\regnum_inst|src_val[2]~102_combout ),
	.datad(\alu_inst|bis_op|ShiftLeft0~12_combout ),
	.cin(gnd),
	.combout(\alu_inst|bis_op|ShiftLeft0~15_combout ),
	.cout());
// synopsys translate_off
defparam \alu_inst|bis_op|ShiftLeft0~15 .lut_mask = 16'hFCFF;
defparam \alu_inst|bis_op|ShiftLeft0~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y35_N12
cycloneive_lcell_comb \alu_inst|result[2]~75 (
// Equation(s):
// \alu_inst|result[2]~75_combout  = (\alu_inst|result[4]~30_combout  & ((\alu_inst|result[4]~31_combout ) # ((\regnum_inst|Mux45~4_combout  & \regnum_inst|src_val[2]~102_combout )))) # (!\alu_inst|result[4]~30_combout  & (!\alu_inst|result[4]~31_combout  & 
// ((\regnum_inst|Mux45~4_combout ) # (\regnum_inst|src_val[2]~102_combout ))))

	.dataa(\regnum_inst|Mux45~4_combout ),
	.datab(\alu_inst|result[4]~30_combout ),
	.datac(\regnum_inst|src_val[2]~102_combout ),
	.datad(\alu_inst|result[4]~31_combout ),
	.cin(gnd),
	.combout(\alu_inst|result[2]~75_combout ),
	.cout());
// synopsys translate_off
defparam \alu_inst|result[2]~75 .lut_mask = 16'hCCB2;
defparam \alu_inst|result[2]~75 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y35_N6
cycloneive_lcell_comb \alu_inst|result[2]~76 (
// Equation(s):
// \alu_inst|result[2]~76_combout  = (\alu_inst|result[4]~28_combout  & ((\alu_inst|bis_op|ShiftLeft0~15_combout  & (\regnum_inst|Mux45~4_combout )) # (!\alu_inst|bis_op|ShiftLeft0~15_combout  & ((!\alu_inst|result[2]~75_combout ))))) # 
// (!\alu_inst|result[4]~28_combout  & (((\alu_inst|result[2]~75_combout ))))

	.dataa(\regnum_inst|Mux45~4_combout ),
	.datab(\alu_inst|bis_op|ShiftLeft0~15_combout ),
	.datac(\alu_inst|result[4]~28_combout ),
	.datad(\alu_inst|result[2]~75_combout ),
	.cin(gnd),
	.combout(\alu_inst|result[2]~76_combout ),
	.cout());
// synopsys translate_off
defparam \alu_inst|result[2]~76 .lut_mask = 16'h8FB0;
defparam \alu_inst|result[2]~76 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y38_N20
cycloneive_lcell_comb \alu_inst|xor_op|result[2] (
// Equation(s):
// \alu_inst|xor_op|result [2] = \regnum_inst|Mux45~4_combout  $ (((\regnum_inst|src_val[2]~88_combout ) # ((\pipeline|S_i[0][1]~q  & \regnum_inst|src_val[2]~9_combout ))))

	.dataa(\regnum_inst|src_val[2]~88_combout ),
	.datab(\pipeline|S_i[0][1]~q ),
	.datac(\regnum_inst|Mux45~4_combout ),
	.datad(\regnum_inst|src_val[2]~9_combout ),
	.cin(gnd),
	.combout(\alu_inst|xor_op|result [2]),
	.cout());
// synopsys translate_off
defparam \alu_inst|xor_op|result[2] .lut_mask = 16'h1E5A;
defparam \alu_inst|xor_op|result[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y35_N4
cycloneive_lcell_comb \alu_inst|result[2]~149 (
// Equation(s):
// \alu_inst|result[2]~149_combout  = (\alu_inst|result[1]~57_combout  & (((\alu_inst|xor_op|result [2]) # (\pipeline|enable_i[0][13]~q )))) # (!\alu_inst|result[1]~57_combout  & (\alu_inst|result[2]~76_combout  & ((!\pipeline|enable_i[0][13]~q ))))

	.dataa(\alu_inst|result[2]~76_combout ),
	.datab(\alu_inst|xor_op|result [2]),
	.datac(\alu_inst|result[1]~57_combout ),
	.datad(\pipeline|enable_i[0][13]~q ),
	.cin(gnd),
	.combout(\alu_inst|result[2]~149_combout ),
	.cout());
// synopsys translate_off
defparam \alu_inst|result[2]~149 .lut_mask = 16'hF0CA;
defparam \alu_inst|result[2]~149 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y35_N30
cycloneive_lcell_comb \alu_inst|result[2]~150 (
// Equation(s):
// \alu_inst|result[2]~150_combout  = (\pipeline|enable_i[0][13]~q  & (\alu_inst|dadd_op|Add0~6_combout  $ (((\alu_inst|result[2]~149_combout  & !\alu_inst|dadd_op|Add0~4_combout ))))) # (!\pipeline|enable_i[0][13]~q  & (((\alu_inst|result[2]~149_combout 
// ))))

	.dataa(\pipeline|enable_i[0][13]~q ),
	.datab(\alu_inst|dadd_op|Add0~6_combout ),
	.datac(\alu_inst|result[2]~149_combout ),
	.datad(\alu_inst|dadd_op|Add0~4_combout ),
	.cin(gnd),
	.combout(\alu_inst|result[2]~150_combout ),
	.cout());
// synopsys translate_off
defparam \alu_inst|result[2]~150 .lut_mask = 16'hD878;
defparam \alu_inst|result[2]~150 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y37_N12
cycloneive_lcell_comb \alu_inst|result[2]~77 (
// Equation(s):
// \alu_inst|result[2]~77_combout  = (\alu_inst|result[14]~25_combout  & (((\alu_inst|result[14]~27_combout )))) # (!\alu_inst|result[14]~25_combout  & ((\alu_inst|result[14]~27_combout  & (\alu_inst|sub_op|result[2]~4_combout )) # 
// (!\alu_inst|result[14]~27_combout  & ((\alu_inst|result[2]~150_combout )))))

	.dataa(\alu_inst|sub_op|result[2]~4_combout ),
	.datab(\alu_inst|result[14]~25_combout ),
	.datac(\alu_inst|result[2]~150_combout ),
	.datad(\alu_inst|result[14]~27_combout ),
	.cin(gnd),
	.combout(\alu_inst|result[2]~77_combout ),
	.cout());
// synopsys translate_off
defparam \alu_inst|result[2]~77 .lut_mask = 16'hEE30;
defparam \alu_inst|result[2]~77 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y37_N30
cycloneive_lcell_comb \alu_inst|result[2]~78 (
// Equation(s):
// \alu_inst|result[2]~78_combout  = (\alu_inst|result[14]~25_combout  & ((\alu_inst|result[2]~77_combout  & (\alu_inst|addc_op|Add0~6_combout )) # (!\alu_inst|result[2]~77_combout  & ((\alu_inst|subc_op|Add0~6_combout ))))) # 
// (!\alu_inst|result[14]~25_combout  & (((\alu_inst|result[2]~77_combout ))))

	.dataa(\alu_inst|addc_op|Add0~6_combout ),
	.datab(\alu_inst|subc_op|Add0~6_combout ),
	.datac(\alu_inst|result[14]~25_combout ),
	.datad(\alu_inst|result[2]~77_combout ),
	.cin(gnd),
	.combout(\alu_inst|result[2]~78_combout ),
	.cout());
// synopsys translate_off
defparam \alu_inst|result[2]~78 .lut_mask = 16'hAFC0;
defparam \alu_inst|result[2]~78 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y38_N0
cycloneive_lcell_comb \alu_inst|result[2]~79 (
// Equation(s):
// \alu_inst|result[2]~79_combout  = (\pipeline|enable_i[0][9]~q  & (\alu_inst|add_op|result[2]~4_combout )) # (!\pipeline|enable_i[0][9]~q  & ((\alu_inst|result[2]~78_combout )))

	.dataa(gnd),
	.datab(\pipeline|enable_i[0][9]~q ),
	.datac(\alu_inst|add_op|result[2]~4_combout ),
	.datad(\alu_inst|result[2]~78_combout ),
	.cin(gnd),
	.combout(\alu_inst|result[2]~79_combout ),
	.cout());
// synopsys translate_off
defparam \alu_inst|result[2]~79 .lut_mask = 16'hF3C0;
defparam \alu_inst|result[2]~79 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y38_N1
dffeas \pipeline|exec_result_i[0][2] (
	.clk(\clk~clkctrl_outclk ),
	.d(\alu_inst|result[2]~79_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeline|exec_result_i[0][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pipeline|exec_result_i[0][2] .is_wysiwyg = "true";
defparam \pipeline|exec_result_i[0][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y38_N23
dffeas \pipeline|exec_result_i[1][2] (
	.clk(\clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\pipeline|exec_result_i[0][2]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeline|exec_result_i[1][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pipeline|exec_result_i[1][2] .is_wysiwyg = "true";
defparam \pipeline|exec_result_i[1][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y38_N16
cycloneive_lcell_comb \pipeline|gprc_i~16 (
// Equation(s):
// \pipeline|gprc_i~16_combout  = (\pipeline|exec_result_i[1][2]~q  & ((\pipeline|always0~4_combout ) # ((\pipeline|enable_i_rtl_0|auto_generated|altsyncram4|ram_block5a10 ) # (\pipeline|always0~5_combout ))))

	.dataa(\pipeline|exec_result_i[1][2]~q ),
	.datab(\pipeline|always0~4_combout ),
	.datac(\pipeline|enable_i_rtl_0|auto_generated|altsyncram4|ram_block5a10 ),
	.datad(\pipeline|always0~5_combout ),
	.cin(gnd),
	.combout(\pipeline|gprc_i~16_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|gprc_i~16 .lut_mask = 16'hAAA8;
defparam \pipeline|gprc_i~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y37_N11
dffeas \pipeline|gprc_i[0][4][2] (
	.clk(\clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\pipeline|gprc_i~16_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\pipeline|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeline|gprc_i[0][4][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pipeline|gprc_i[0][4][2] .is_wysiwyg = "true";
defparam \pipeline|gprc_i[0][4][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y37_N10
cycloneive_lcell_comb \regnum_inst|Mux45~0 (
// Equation(s):
// \regnum_inst|Mux45~0_combout  = (\pipeline|D_i[0][0]~q  & (\pipeline|D_i[0][1]~q )) # (!\pipeline|D_i[0][0]~q  & ((\pipeline|D_i[0][1]~q  & ((\pipeline|gprc_i[0][6][2]~q ))) # (!\pipeline|D_i[0][1]~q  & (\pipeline|gprc_i[0][4][2]~q ))))

	.dataa(\pipeline|D_i[0][0]~q ),
	.datab(\pipeline|D_i[0][1]~q ),
	.datac(\pipeline|gprc_i[0][4][2]~q ),
	.datad(\pipeline|gprc_i[0][6][2]~q ),
	.cin(gnd),
	.combout(\regnum_inst|Mux45~0_combout ),
	.cout());
// synopsys translate_off
defparam \regnum_inst|Mux45~0 .lut_mask = 16'hDC98;
defparam \regnum_inst|Mux45~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y37_N14
cycloneive_lcell_comb \regnum_inst|Mux45~1 (
// Equation(s):
// \regnum_inst|Mux45~1_combout  = (\regnum_inst|Mux45~0_combout  & (((\pipeline|gprc_i[0][7][2]~q )) # (!\pipeline|D_i[0][0]~q ))) # (!\regnum_inst|Mux45~0_combout  & (\pipeline|D_i[0][0]~q  & ((\pipeline|gprc_i[0][5][2]~q ))))

	.dataa(\regnum_inst|Mux45~0_combout ),
	.datab(\pipeline|D_i[0][0]~q ),
	.datac(\pipeline|gprc_i[0][7][2]~q ),
	.datad(\pipeline|gprc_i[0][5][2]~q ),
	.cin(gnd),
	.combout(\regnum_inst|Mux45~1_combout ),
	.cout());
// synopsys translate_off
defparam \regnum_inst|Mux45~1 .lut_mask = 16'hE6A2;
defparam \regnum_inst|Mux45~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y38_N18
cycloneive_lcell_comb \regnum_inst|Mux45~2 (
// Equation(s):
// \regnum_inst|Mux45~2_combout  = (\pipeline|D_i[0][1]~q  & (((\pipeline|D_i[0][0]~q )))) # (!\pipeline|D_i[0][1]~q  & ((\pipeline|D_i[0][0]~q  & (\pipeline|gprc_i[0][1][2]~q )) # (!\pipeline|D_i[0][0]~q  & ((\pipeline|gprc_i[0][0][2]~q )))))

	.dataa(\pipeline|D_i[0][1]~q ),
	.datab(\pipeline|gprc_i[0][1][2]~q ),
	.datac(\pipeline|gprc_i[0][0][2]~q ),
	.datad(\pipeline|D_i[0][0]~q ),
	.cin(gnd),
	.combout(\regnum_inst|Mux45~2_combout ),
	.cout());
// synopsys translate_off
defparam \regnum_inst|Mux45~2 .lut_mask = 16'hEE50;
defparam \regnum_inst|Mux45~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y38_N12
cycloneive_lcell_comb \regnum_inst|Mux45~3 (
// Equation(s):
// \regnum_inst|Mux45~3_combout  = (\pipeline|D_i[0][1]~q  & ((\regnum_inst|Mux45~2_combout  & (\pipeline|gprc_i[0][3][2]~q )) # (!\regnum_inst|Mux45~2_combout  & ((\pipeline|gprc_i[0][2][2]~q ))))) # (!\pipeline|D_i[0][1]~q  & 
// (((\regnum_inst|Mux45~2_combout ))))

	.dataa(\pipeline|gprc_i[0][3][2]~q ),
	.datab(\pipeline|D_i[0][1]~q ),
	.datac(\pipeline|gprc_i[0][2][2]~q ),
	.datad(\regnum_inst|Mux45~2_combout ),
	.cin(gnd),
	.combout(\regnum_inst|Mux45~3_combout ),
	.cout());
// synopsys translate_off
defparam \regnum_inst|Mux45~3 .lut_mask = 16'hBBC0;
defparam \regnum_inst|Mux45~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y37_N28
cycloneive_lcell_comb \regnum_inst|Mux45~4 (
// Equation(s):
// \regnum_inst|Mux45~4_combout  = (\pipeline|D_i[0][2]~q  & (\regnum_inst|Mux45~1_combout )) # (!\pipeline|D_i[0][2]~q  & ((\regnum_inst|Mux45~3_combout )))

	.dataa(gnd),
	.datab(\pipeline|D_i[0][2]~q ),
	.datac(\regnum_inst|Mux45~1_combout ),
	.datad(\regnum_inst|Mux45~3_combout ),
	.cin(gnd),
	.combout(\regnum_inst|Mux45~4_combout ),
	.cout());
// synopsys translate_off
defparam \regnum_inst|Mux45~4 .lut_mask = 16'hF3C0;
defparam \regnum_inst|Mux45~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y38_N6
cycloneive_lcell_comb \alu_inst|add_op|result[3]~6 (
// Equation(s):
// \alu_inst|add_op|result[3]~6_combout  = (\regnum_inst|src_val[3]~17_combout  & ((\regnum_inst|Mux44~4_combout  & (\alu_inst|add_op|result[2]~5  & VCC)) # (!\regnum_inst|Mux44~4_combout  & (!\alu_inst|add_op|result[2]~5 )))) # 
// (!\regnum_inst|src_val[3]~17_combout  & ((\regnum_inst|Mux44~4_combout  & (!\alu_inst|add_op|result[2]~5 )) # (!\regnum_inst|Mux44~4_combout  & ((\alu_inst|add_op|result[2]~5 ) # (GND)))))
// \alu_inst|add_op|result[3]~7  = CARRY((\regnum_inst|src_val[3]~17_combout  & (!\regnum_inst|Mux44~4_combout  & !\alu_inst|add_op|result[2]~5 )) # (!\regnum_inst|src_val[3]~17_combout  & ((!\alu_inst|add_op|result[2]~5 ) # (!\regnum_inst|Mux44~4_combout 
// ))))

	.dataa(\regnum_inst|src_val[3]~17_combout ),
	.datab(\regnum_inst|Mux44~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu_inst|add_op|result[2]~5 ),
	.combout(\alu_inst|add_op|result[3]~6_combout ),
	.cout(\alu_inst|add_op|result[3]~7 ));
// synopsys translate_off
defparam \alu_inst|add_op|result[3]~6 .lut_mask = 16'h9617;
defparam \alu_inst|add_op|result[3]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y37_N24
cycloneive_lcell_comb \alu_inst|addc_op|Add0~8 (
// Equation(s):
// \alu_inst|addc_op|Add0~8_combout  = ((\regnum_inst|src_val[3]~17_combout  $ (\regnum_inst|Mux44~4_combout  $ (!\alu_inst|addc_op|Add0~7 )))) # (GND)
// \alu_inst|addc_op|Add0~9  = CARRY((\regnum_inst|src_val[3]~17_combout  & ((\regnum_inst|Mux44~4_combout ) # (!\alu_inst|addc_op|Add0~7 ))) # (!\regnum_inst|src_val[3]~17_combout  & (\regnum_inst|Mux44~4_combout  & !\alu_inst|addc_op|Add0~7 )))

	.dataa(\regnum_inst|src_val[3]~17_combout ),
	.datab(\regnum_inst|Mux44~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu_inst|addc_op|Add0~7 ),
	.combout(\alu_inst|addc_op|Add0~8_combout ),
	.cout(\alu_inst|addc_op|Add0~9 ));
// synopsys translate_off
defparam \alu_inst|addc_op|Add0~8 .lut_mask = 16'h698E;
defparam \alu_inst|addc_op|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y35_N10
cycloneive_lcell_comb \alu_inst|xor_op|result[3] (
// Equation(s):
// \alu_inst|xor_op|result [3] = \regnum_inst|src_val[3]~17_combout  $ (((\pipeline|D_i[0][2]~q  & ((\regnum_inst|Mux44~1_combout ))) # (!\pipeline|D_i[0][2]~q  & (\regnum_inst|Mux44~3_combout ))))

	.dataa(\regnum_inst|src_val[3]~17_combout ),
	.datab(\regnum_inst|Mux44~3_combout ),
	.datac(\regnum_inst|Mux44~1_combout ),
	.datad(\pipeline|D_i[0][2]~q ),
	.cin(gnd),
	.combout(\alu_inst|xor_op|result [3]),
	.cout());
// synopsys translate_off
defparam \alu_inst|xor_op|result[3] .lut_mask = 16'h5A66;
defparam \alu_inst|xor_op|result[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y35_N4
cycloneive_lcell_comb \alu_inst|bis_op|ShiftLeft0~13 (
// Equation(s):
// \alu_inst|bis_op|ShiftLeft0~13_combout  = (\regnum_inst|src_val[0]~10_combout  & (!\regnum_inst|src_val[2]~102_combout  & \alu_inst|bis_op|ShiftLeft0~12_combout ))

	.dataa(gnd),
	.datab(\regnum_inst|src_val[0]~10_combout ),
	.datac(\regnum_inst|src_val[2]~102_combout ),
	.datad(\alu_inst|bis_op|ShiftLeft0~12_combout ),
	.cin(gnd),
	.combout(\alu_inst|bis_op|ShiftLeft0~13_combout ),
	.cout());
// synopsys translate_off
defparam \alu_inst|bis_op|ShiftLeft0~13 .lut_mask = 16'h0C00;
defparam \alu_inst|bis_op|ShiftLeft0~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y35_N28
cycloneive_lcell_comb \alu_inst|result[3]~62 (
// Equation(s):
// \alu_inst|result[3]~62_combout  = (\alu_inst|result[4]~30_combout  & ((\alu_inst|result[4]~31_combout ) # ((\regnum_inst|src_val[3]~17_combout  & \regnum_inst|Mux44~4_combout )))) # (!\alu_inst|result[4]~30_combout  & (!\alu_inst|result[4]~31_combout  & 
// ((\regnum_inst|src_val[3]~17_combout ) # (\regnum_inst|Mux44~4_combout ))))

	.dataa(\regnum_inst|src_val[3]~17_combout ),
	.datab(\regnum_inst|Mux44~4_combout ),
	.datac(\alu_inst|result[4]~30_combout ),
	.datad(\alu_inst|result[4]~31_combout ),
	.cin(gnd),
	.combout(\alu_inst|result[3]~62_combout ),
	.cout());
// synopsys translate_off
defparam \alu_inst|result[3]~62 .lut_mask = 16'hF08E;
defparam \alu_inst|result[3]~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y35_N14
cycloneive_lcell_comb \alu_inst|result[3]~63 (
// Equation(s):
// \alu_inst|result[3]~63_combout  = (\alu_inst|result[4]~28_combout  & ((\alu_inst|bis_op|ShiftLeft0~13_combout  & ((!\alu_inst|result[3]~62_combout ))) # (!\alu_inst|bis_op|ShiftLeft0~13_combout  & (\regnum_inst|Mux44~4_combout )))) # 
// (!\alu_inst|result[4]~28_combout  & (((\alu_inst|result[3]~62_combout ))))

	.dataa(\alu_inst|bis_op|ShiftLeft0~13_combout ),
	.datab(\regnum_inst|Mux44~4_combout ),
	.datac(\alu_inst|result[4]~28_combout ),
	.datad(\alu_inst|result[3]~62_combout ),
	.cin(gnd),
	.combout(\alu_inst|result[3]~63_combout ),
	.cout());
// synopsys translate_off
defparam \alu_inst|result[3]~63 .lut_mask = 16'h4FE0;
defparam \alu_inst|result[3]~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y35_N24
cycloneive_lcell_comb \alu_inst|result[3]~64 (
// Equation(s):
// \alu_inst|result[3]~64_combout  = (\alu_inst|result[1]~57_combout  & (((\pipeline|enable_i[0][13]~q )))) # (!\alu_inst|result[1]~57_combout  & ((\pipeline|enable_i[0][13]~q  & (\alu_inst|dadd_op|Add0~8_combout )) # (!\pipeline|enable_i[0][13]~q  & 
// ((\alu_inst|result[3]~63_combout )))))

	.dataa(\alu_inst|dadd_op|Add0~8_combout ),
	.datab(\alu_inst|result[3]~63_combout ),
	.datac(\alu_inst|result[1]~57_combout ),
	.datad(\pipeline|enable_i[0][13]~q ),
	.cin(gnd),
	.combout(\alu_inst|result[3]~64_combout ),
	.cout());
// synopsys translate_off
defparam \alu_inst|result[3]~64 .lut_mask = 16'hFA0C;
defparam \alu_inst|result[3]~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y35_N18
cycloneive_lcell_comb \alu_inst|result[3]~65 (
// Equation(s):
// \alu_inst|result[3]~65_combout  = (\alu_inst|result[3]~64_combout  & (((!\alu_inst|dadd_op|LessThan0~0_combout ) # (!\alu_inst|result[1]~57_combout )))) # (!\alu_inst|result[3]~64_combout  & (\alu_inst|xor_op|result [3] & (\alu_inst|result[1]~57_combout 
// )))

	.dataa(\alu_inst|xor_op|result [3]),
	.datab(\alu_inst|result[3]~64_combout ),
	.datac(\alu_inst|result[1]~57_combout ),
	.datad(\alu_inst|dadd_op|LessThan0~0_combout ),
	.cin(gnd),
	.combout(\alu_inst|result[3]~65_combout ),
	.cout());
// synopsys translate_off
defparam \alu_inst|result[3]~65 .lut_mask = 16'h2CEC;
defparam \alu_inst|result[3]~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y37_N24
cycloneive_lcell_comb \alu_inst|subc_op|Add0~8 (
// Equation(s):
// \alu_inst|subc_op|Add0~8_combout  = ((\regnum_inst|src_val[3]~17_combout  $ (\regnum_inst|Mux44~4_combout  $ (\alu_inst|subc_op|Add0~7 )))) # (GND)
// \alu_inst|subc_op|Add0~9  = CARRY((\regnum_inst|src_val[3]~17_combout  & (\regnum_inst|Mux44~4_combout  & !\alu_inst|subc_op|Add0~7 )) # (!\regnum_inst|src_val[3]~17_combout  & ((\regnum_inst|Mux44~4_combout ) # (!\alu_inst|subc_op|Add0~7 ))))

	.dataa(\regnum_inst|src_val[3]~17_combout ),
	.datab(\regnum_inst|Mux44~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu_inst|subc_op|Add0~7 ),
	.combout(\alu_inst|subc_op|Add0~8_combout ),
	.cout(\alu_inst|subc_op|Add0~9 ));
// synopsys translate_off
defparam \alu_inst|subc_op|Add0~8 .lut_mask = 16'h964D;
defparam \alu_inst|subc_op|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y37_N24
cycloneive_lcell_comb \alu_inst|result[3]~66 (
// Equation(s):
// \alu_inst|result[3]~66_combout  = (\alu_inst|result[14]~25_combout  & (((\alu_inst|subc_op|Add0~8_combout ) # (\alu_inst|result[14]~27_combout )))) # (!\alu_inst|result[14]~25_combout  & (\alu_inst|result[3]~65_combout  & 
// ((!\alu_inst|result[14]~27_combout ))))

	.dataa(\alu_inst|result[3]~65_combout ),
	.datab(\alu_inst|result[14]~25_combout ),
	.datac(\alu_inst|subc_op|Add0~8_combout ),
	.datad(\alu_inst|result[14]~27_combout ),
	.cin(gnd),
	.combout(\alu_inst|result[3]~66_combout ),
	.cout());
// synopsys translate_off
defparam \alu_inst|result[3]~66 .lut_mask = 16'hCCE2;
defparam \alu_inst|result[3]~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y37_N6
cycloneive_lcell_comb \alu_inst|sub_op|result[3]~6 (
// Equation(s):
// \alu_inst|sub_op|result[3]~6_combout  = (\regnum_inst|src_val[3]~17_combout  & ((\regnum_inst|Mux44~4_combout  & (!\alu_inst|sub_op|result[2]~5 )) # (!\regnum_inst|Mux44~4_combout  & ((\alu_inst|sub_op|result[2]~5 ) # (GND))))) # 
// (!\regnum_inst|src_val[3]~17_combout  & ((\regnum_inst|Mux44~4_combout  & (\alu_inst|sub_op|result[2]~5  & VCC)) # (!\regnum_inst|Mux44~4_combout  & (!\alu_inst|sub_op|result[2]~5 ))))
// \alu_inst|sub_op|result[3]~7  = CARRY((\regnum_inst|src_val[3]~17_combout  & ((!\alu_inst|sub_op|result[2]~5 ) # (!\regnum_inst|Mux44~4_combout ))) # (!\regnum_inst|src_val[3]~17_combout  & (!\regnum_inst|Mux44~4_combout  & !\alu_inst|sub_op|result[2]~5 
// )))

	.dataa(\regnum_inst|src_val[3]~17_combout ),
	.datab(\regnum_inst|Mux44~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu_inst|sub_op|result[2]~5 ),
	.combout(\alu_inst|sub_op|result[3]~6_combout ),
	.cout(\alu_inst|sub_op|result[3]~7 ));
// synopsys translate_off
defparam \alu_inst|sub_op|result[3]~6 .lut_mask = 16'h692B;
defparam \alu_inst|sub_op|result[3]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y37_N2
cycloneive_lcell_comb \alu_inst|result[3]~67 (
// Equation(s):
// \alu_inst|result[3]~67_combout  = (\alu_inst|result[3]~66_combout  & ((\alu_inst|addc_op|Add0~8_combout ) # ((!\alu_inst|result[14]~27_combout )))) # (!\alu_inst|result[3]~66_combout  & (((\alu_inst|sub_op|result[3]~6_combout  & 
// \alu_inst|result[14]~27_combout ))))

	.dataa(\alu_inst|addc_op|Add0~8_combout ),
	.datab(\alu_inst|result[3]~66_combout ),
	.datac(\alu_inst|sub_op|result[3]~6_combout ),
	.datad(\alu_inst|result[14]~27_combout ),
	.cin(gnd),
	.combout(\alu_inst|result[3]~67_combout ),
	.cout());
// synopsys translate_off
defparam \alu_inst|result[3]~67 .lut_mask = 16'hB8CC;
defparam \alu_inst|result[3]~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y38_N22
cycloneive_lcell_comb \alu_inst|result[3]~68 (
// Equation(s):
// \alu_inst|result[3]~68_combout  = (\pipeline|enable_i[0][9]~q  & (\alu_inst|add_op|result[3]~6_combout )) # (!\pipeline|enable_i[0][9]~q  & ((\alu_inst|result[3]~67_combout )))

	.dataa(gnd),
	.datab(\pipeline|enable_i[0][9]~q ),
	.datac(\alu_inst|add_op|result[3]~6_combout ),
	.datad(\alu_inst|result[3]~67_combout ),
	.cin(gnd),
	.combout(\alu_inst|result[3]~68_combout ),
	.cout());
// synopsys translate_off
defparam \alu_inst|result[3]~68 .lut_mask = 16'hF3C0;
defparam \alu_inst|result[3]~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y38_N23
dffeas \pipeline|exec_result_i[0][3] (
	.clk(\clk~clkctrl_outclk ),
	.d(\alu_inst|result[3]~68_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeline|exec_result_i[0][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pipeline|exec_result_i[0][3] .is_wysiwyg = "true";
defparam \pipeline|exec_result_i[0][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y38_N9
dffeas \pipeline|exec_result_i[1][3] (
	.clk(\clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\pipeline|exec_result_i[0][3]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeline|exec_result_i[1][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pipeline|exec_result_i[1][3] .is_wysiwyg = "true";
defparam \pipeline|exec_result_i[1][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y38_N0
cycloneive_lcell_comb \pipeline|gprc_i~3 (
// Equation(s):
// \pipeline|gprc_i~3_combout  = (\pipeline|exec_result_i[1][3]~q  & ((\pipeline|enable_i_rtl_0|auto_generated|altsyncram4|ram_block5a10 ) # ((\pipeline|always0~4_combout ) # (\pipeline|always0~5_combout ))))

	.dataa(\pipeline|enable_i_rtl_0|auto_generated|altsyncram4|ram_block5a10 ),
	.datab(\pipeline|exec_result_i[1][3]~q ),
	.datac(\pipeline|always0~4_combout ),
	.datad(\pipeline|always0~5_combout ),
	.cin(gnd),
	.combout(\pipeline|gprc_i~3_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|gprc_i~3 .lut_mask = 16'hCCC8;
defparam \pipeline|gprc_i~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y39_N7
dffeas \pipeline|gprc_i[0][2][3] (
	.clk(\clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\pipeline|gprc_i~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\pipeline|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeline|gprc_i[0][2][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pipeline|gprc_i[0][2][3] .is_wysiwyg = "true";
defparam \pipeline|gprc_i[0][2][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y39_N4
cycloneive_lcell_comb \regnum_inst|src_val[3]~13 (
// Equation(s):
// \regnum_inst|src_val[3]~13_combout  = (\pipeline|S_i[0][1]~q  & (((\pipeline|S_i[0][0]~q )))) # (!\pipeline|S_i[0][1]~q  & ((\pipeline|S_i[0][0]~q  & ((\pipeline|gprc_i[0][1][3]~q ))) # (!\pipeline|S_i[0][0]~q  & (\pipeline|gprc_i[0][0][3]~q ))))

	.dataa(\pipeline|S_i[0][1]~q ),
	.datab(\pipeline|gprc_i[0][0][3]~q ),
	.datac(\pipeline|gprc_i[0][1][3]~q ),
	.datad(\pipeline|S_i[0][0]~q ),
	.cin(gnd),
	.combout(\regnum_inst|src_val[3]~13_combout ),
	.cout());
// synopsys translate_off
defparam \regnum_inst|src_val[3]~13 .lut_mask = 16'hFA44;
defparam \regnum_inst|src_val[3]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y39_N8
cycloneive_lcell_comb \regnum_inst|src_val[3]~14 (
// Equation(s):
// \regnum_inst|src_val[3]~14_combout  = (\pipeline|S_i[0][1]~q  & ((\regnum_inst|src_val[3]~13_combout  & ((\pipeline|gprc_i[0][3][3]~q ))) # (!\regnum_inst|src_val[3]~13_combout  & (\pipeline|gprc_i[0][2][3]~q )))) # (!\pipeline|S_i[0][1]~q  & 
// (((\regnum_inst|src_val[3]~13_combout ))))

	.dataa(\pipeline|gprc_i[0][2][3]~q ),
	.datab(\pipeline|gprc_i[0][3][3]~q ),
	.datac(\pipeline|S_i[0][1]~q ),
	.datad(\regnum_inst|src_val[3]~13_combout ),
	.cin(gnd),
	.combout(\regnum_inst|src_val[3]~14_combout ),
	.cout());
// synopsys translate_off
defparam \regnum_inst|src_val[3]~14 .lut_mask = 16'hCFA0;
defparam \regnum_inst|src_val[3]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y39_N12
cycloneive_lcell_comb \regnum_inst|src_val[3]~11 (
// Equation(s):
// \regnum_inst|src_val[3]~11_combout  = (\pipeline|S_i[0][0]~q  & (\pipeline|S_i[0][1]~q )) # (!\pipeline|S_i[0][0]~q  & ((\pipeline|S_i[0][1]~q  & (\pipeline|gprc_i[0][6][3]~q )) # (!\pipeline|S_i[0][1]~q  & ((\pipeline|gprc_i[0][4][3]~q )))))

	.dataa(\pipeline|S_i[0][0]~q ),
	.datab(\pipeline|S_i[0][1]~q ),
	.datac(\pipeline|gprc_i[0][6][3]~q ),
	.datad(\pipeline|gprc_i[0][4][3]~q ),
	.cin(gnd),
	.combout(\regnum_inst|src_val[3]~11_combout ),
	.cout());
// synopsys translate_off
defparam \regnum_inst|src_val[3]~11 .lut_mask = 16'hD9C8;
defparam \regnum_inst|src_val[3]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y39_N16
cycloneive_lcell_comb \regnum_inst|src_val[3]~12 (
// Equation(s):
// \regnum_inst|src_val[3]~12_combout  = (\pipeline|S_i[0][0]~q  & ((\regnum_inst|src_val[3]~11_combout  & (\pipeline|gprc_i[0][7][3]~q )) # (!\regnum_inst|src_val[3]~11_combout  & ((\pipeline|gprc_i[0][5][3]~q ))))) # (!\pipeline|S_i[0][0]~q  & 
// (((\regnum_inst|src_val[3]~11_combout ))))

	.dataa(\pipeline|gprc_i[0][7][3]~q ),
	.datab(\pipeline|S_i[0][0]~q ),
	.datac(\pipeline|gprc_i[0][5][3]~q ),
	.datad(\regnum_inst|src_val[3]~11_combout ),
	.cin(gnd),
	.combout(\regnum_inst|src_val[3]~12_combout ),
	.cout());
// synopsys translate_off
defparam \regnum_inst|src_val[3]~12 .lut_mask = 16'hBBC0;
defparam \regnum_inst|src_val[3]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y39_N12
cycloneive_lcell_comb \regnum_inst|src_val[3]~15 (
// Equation(s):
// \regnum_inst|src_val[3]~15_combout  = (!\pipeline|RC_i [0] & ((\pipeline|S_i[0][2]~q  & ((\regnum_inst|src_val[3]~12_combout ))) # (!\pipeline|S_i[0][2]~q  & (\regnum_inst|src_val[3]~14_combout ))))

	.dataa(\pipeline|S_i[0][2]~q ),
	.datab(\pipeline|RC_i [0]),
	.datac(\regnum_inst|src_val[3]~14_combout ),
	.datad(\regnum_inst|src_val[3]~12_combout ),
	.cin(gnd),
	.combout(\regnum_inst|src_val[3]~15_combout ),
	.cout());
// synopsys translate_off
defparam \regnum_inst|src_val[3]~15 .lut_mask = 16'h3210;
defparam \regnum_inst|src_val[3]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y39_N24
cycloneive_lcell_comb \regnum_inst|src_val[3]~17 (
// Equation(s):
// \regnum_inst|src_val[3]~17_combout  = (\regnum_inst|src_val[3]~15_combout ) # ((\regnum_inst|src_val[3]~16_combout  & (\pipeline|S_i[0][0]~q  $ (!\pipeline|S_i[0][1]~q ))))

	.dataa(\regnum_inst|src_val[3]~15_combout ),
	.datab(\pipeline|S_i[0][0]~q ),
	.datac(\pipeline|S_i[0][1]~q ),
	.datad(\regnum_inst|src_val[3]~16_combout ),
	.cin(gnd),
	.combout(\regnum_inst|src_val[3]~17_combout ),
	.cout());
// synopsys translate_off
defparam \regnum_inst|src_val[3]~17 .lut_mask = 16'hEBAA;
defparam \regnum_inst|src_val[3]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y37_N26
cycloneive_lcell_comb \alu_inst|addc_op|Add0~10 (
// Equation(s):
// \alu_inst|addc_op|Add0~10_combout  = (\regnum_inst|Mux43~4_combout  & ((\regnum_inst|src_val[4]~101_combout  & (\alu_inst|addc_op|Add0~9  & VCC)) # (!\regnum_inst|src_val[4]~101_combout  & (!\alu_inst|addc_op|Add0~9 )))) # (!\regnum_inst|Mux43~4_combout  
// & ((\regnum_inst|src_val[4]~101_combout  & (!\alu_inst|addc_op|Add0~9 )) # (!\regnum_inst|src_val[4]~101_combout  & ((\alu_inst|addc_op|Add0~9 ) # (GND)))))
// \alu_inst|addc_op|Add0~11  = CARRY((\regnum_inst|Mux43~4_combout  & (!\regnum_inst|src_val[4]~101_combout  & !\alu_inst|addc_op|Add0~9 )) # (!\regnum_inst|Mux43~4_combout  & ((!\alu_inst|addc_op|Add0~9 ) # (!\regnum_inst|src_val[4]~101_combout ))))

	.dataa(\regnum_inst|Mux43~4_combout ),
	.datab(\regnum_inst|src_val[4]~101_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu_inst|addc_op|Add0~9 ),
	.combout(\alu_inst|addc_op|Add0~10_combout ),
	.cout(\alu_inst|addc_op|Add0~11 ));
// synopsys translate_off
defparam \alu_inst|addc_op|Add0~10 .lut_mask = 16'h9617;
defparam \alu_inst|addc_op|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X53_Y37_N8
cycloneive_lcell_comb \alu_inst|sub_op|result[4]~8 (
// Equation(s):
// \alu_inst|sub_op|result[4]~8_combout  = ((\regnum_inst|src_val[4]~101_combout  $ (\regnum_inst|Mux43~4_combout  $ (\alu_inst|sub_op|result[3]~7 )))) # (GND)
// \alu_inst|sub_op|result[4]~9  = CARRY((\regnum_inst|src_val[4]~101_combout  & (\regnum_inst|Mux43~4_combout  & !\alu_inst|sub_op|result[3]~7 )) # (!\regnum_inst|src_val[4]~101_combout  & ((\regnum_inst|Mux43~4_combout ) # (!\alu_inst|sub_op|result[3]~7 
// ))))

	.dataa(\regnum_inst|src_val[4]~101_combout ),
	.datab(\regnum_inst|Mux43~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu_inst|sub_op|result[3]~7 ),
	.combout(\alu_inst|sub_op|result[4]~8_combout ),
	.cout(\alu_inst|sub_op|result[4]~9 ));
// synopsys translate_off
defparam \alu_inst|sub_op|result[4]~8 .lut_mask = 16'h964D;
defparam \alu_inst|sub_op|result[4]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y37_N16
cycloneive_lcell_comb \alu_inst|result[14]~38 (
// Equation(s):
// \alu_inst|result[14]~38_combout  = (!\pipeline|enable_i[0][11]~q  & ((\pipeline|enable_i[0][13]~q ) # ((\pipeline|enable_i[0][12]~q ) # (!\pipeline|enable_i[0][14]~q ))))

	.dataa(\pipeline|enable_i[0][13]~q ),
	.datab(\pipeline|enable_i[0][14]~q ),
	.datac(\pipeline|enable_i[0][11]~q ),
	.datad(\pipeline|enable_i[0][12]~q ),
	.cin(gnd),
	.combout(\alu_inst|result[14]~38_combout ),
	.cout());
// synopsys translate_off
defparam \alu_inst|result[14]~38 .lut_mask = 16'h0F0B;
defparam \alu_inst|result[14]~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y38_N2
cycloneive_lcell_comb \alu_inst|result[4]~39 (
// Equation(s):
// \alu_inst|result[4]~39_combout  = (\pipeline|enable_i[0][9]~q ) # ((!\alu_inst|result[14]~38_combout  & !\pipeline|enable_i[0][10]~q ))

	.dataa(gnd),
	.datab(\pipeline|enable_i[0][9]~q ),
	.datac(\alu_inst|result[14]~38_combout ),
	.datad(\pipeline|enable_i[0][10]~q ),
	.cin(gnd),
	.combout(\alu_inst|result[4]~39_combout ),
	.cout());
// synopsys translate_off
defparam \alu_inst|result[4]~39 .lut_mask = 16'hCCCF;
defparam \alu_inst|result[4]~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y39_N18
cycloneive_lcell_comb \alu_inst|xor_op|result[4] (
// Equation(s):
// \alu_inst|xor_op|result [4] = \regnum_inst|Mux43~4_combout  $ (((\regnum_inst|src_val[4]~22_combout ) # ((\regnum_inst|src_val[3]~16_combout  & \pipeline|S_i[0][0]~q ))))

	.dataa(\regnum_inst|src_val[3]~16_combout ),
	.datab(\regnum_inst|Mux43~4_combout ),
	.datac(\pipeline|S_i[0][0]~q ),
	.datad(\regnum_inst|src_val[4]~22_combout ),
	.cin(gnd),
	.combout(\alu_inst|xor_op|result [4]),
	.cout());
// synopsys translate_off
defparam \alu_inst|xor_op|result[4] .lut_mask = 16'h336C;
defparam \alu_inst|xor_op|result[4] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y37_N26
cycloneive_lcell_comb \alu_inst|subc_op|Add0~10 (
// Equation(s):
// \alu_inst|subc_op|Add0~10_combout  = (\regnum_inst|src_val[4]~101_combout  & ((\regnum_inst|Mux43~4_combout  & (!\alu_inst|subc_op|Add0~9 )) # (!\regnum_inst|Mux43~4_combout  & ((\alu_inst|subc_op|Add0~9 ) # (GND))))) # 
// (!\regnum_inst|src_val[4]~101_combout  & ((\regnum_inst|Mux43~4_combout  & (\alu_inst|subc_op|Add0~9  & VCC)) # (!\regnum_inst|Mux43~4_combout  & (!\alu_inst|subc_op|Add0~9 ))))
// \alu_inst|subc_op|Add0~11  = CARRY((\regnum_inst|src_val[4]~101_combout  & ((!\alu_inst|subc_op|Add0~9 ) # (!\regnum_inst|Mux43~4_combout ))) # (!\regnum_inst|src_val[4]~101_combout  & (!\regnum_inst|Mux43~4_combout  & !\alu_inst|subc_op|Add0~9 )))

	.dataa(\regnum_inst|src_val[4]~101_combout ),
	.datab(\regnum_inst|Mux43~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu_inst|subc_op|Add0~9 ),
	.combout(\alu_inst|subc_op|Add0~10_combout ),
	.cout(\alu_inst|subc_op|Add0~11 ));
// synopsys translate_off
defparam \alu_inst|subc_op|Add0~10 .lut_mask = 16'h692B;
defparam \alu_inst|subc_op|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y36_N18
cycloneive_lcell_comb \alu_inst|result[4]~40 (
// Equation(s):
// \alu_inst|result[4]~40_combout  = (\pipeline|enable_i[0][12]~q ) # ((\pipeline|enable_i[0][15]~q  & !\pipeline|enable_i[0][13]~q ))

	.dataa(\pipeline|enable_i[0][12]~q ),
	.datab(\pipeline|enable_i[0][15]~q ),
	.datac(\pipeline|enable_i[0][13]~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\alu_inst|result[4]~40_combout ),
	.cout());
// synopsys translate_off
defparam \alu_inst|result[4]~40 .lut_mask = 16'hAEAE;
defparam \alu_inst|result[4]~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y37_N0
cycloneive_lcell_comb \alu_inst|bis_op|ShiftLeft0~8 (
// Equation(s):
// \alu_inst|bis_op|ShiftLeft0~8_combout  = (((\regnum_inst|src_val[0]~10_combout ) # (\regnum_inst|src_val[1]~94_combout )) # (!\alu_inst|bis_op|ShiftLeft0~5_combout )) # (!\regnum_inst|src_val[2]~102_combout )

	.dataa(\regnum_inst|src_val[2]~102_combout ),
	.datab(\alu_inst|bis_op|ShiftLeft0~5_combout ),
	.datac(\regnum_inst|src_val[0]~10_combout ),
	.datad(\regnum_inst|src_val[1]~94_combout ),
	.cin(gnd),
	.combout(\alu_inst|bis_op|ShiftLeft0~8_combout ),
	.cout());
// synopsys translate_off
defparam \alu_inst|bis_op|ShiftLeft0~8 .lut_mask = 16'hFFF7;
defparam \alu_inst|bis_op|ShiftLeft0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y37_N10
cycloneive_lcell_comb \alu_inst|result[4]~41 (
// Equation(s):
// \alu_inst|result[4]~41_combout  = (\alu_inst|result[4]~30_combout  & ((\alu_inst|result[4]~31_combout ) # ((\regnum_inst|src_val[4]~101_combout  & \regnum_inst|Mux43~4_combout )))) # (!\alu_inst|result[4]~30_combout  & (!\alu_inst|result[4]~31_combout  & 
// ((\regnum_inst|src_val[4]~101_combout ) # (\regnum_inst|Mux43~4_combout ))))

	.dataa(\alu_inst|result[4]~30_combout ),
	.datab(\regnum_inst|src_val[4]~101_combout ),
	.datac(\regnum_inst|Mux43~4_combout ),
	.datad(\alu_inst|result[4]~31_combout ),
	.cin(gnd),
	.combout(\alu_inst|result[4]~41_combout ),
	.cout());
// synopsys translate_off
defparam \alu_inst|result[4]~41 .lut_mask = 16'hAAD4;
defparam \alu_inst|result[4]~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y37_N12
cycloneive_lcell_comb \alu_inst|result[4]~42 (
// Equation(s):
// \alu_inst|result[4]~42_combout  = (\alu_inst|result[4]~28_combout  & ((\alu_inst|bis_op|ShiftLeft0~8_combout  & (\regnum_inst|Mux43~4_combout )) # (!\alu_inst|bis_op|ShiftLeft0~8_combout  & ((!\alu_inst|result[4]~41_combout ))))) # 
// (!\alu_inst|result[4]~28_combout  & (((\alu_inst|result[4]~41_combout ))))

	.dataa(\regnum_inst|Mux43~4_combout ),
	.datab(\alu_inst|bis_op|ShiftLeft0~8_combout ),
	.datac(\alu_inst|result[4]~41_combout ),
	.datad(\alu_inst|result[4]~28_combout ),
	.cin(gnd),
	.combout(\alu_inst|result[4]~42_combout ),
	.cout());
// synopsys translate_off
defparam \alu_inst|result[4]~42 .lut_mask = 16'h8BF0;
defparam \alu_inst|result[4]~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y36_N6
cycloneive_lcell_comb \alu_inst|dadd_op|Add3~1 (
// Equation(s):
// \alu_inst|dadd_op|Add3~1_cout  = CARRY((\alu_inst|dadd_op|Add0~8_combout  & \alu_inst|dadd_op|LessThan0~0_combout ))

	.dataa(\alu_inst|dadd_op|Add0~8_combout ),
	.datab(\alu_inst|dadd_op|LessThan0~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\alu_inst|dadd_op|Add3~1_cout ));
// synopsys translate_off
defparam \alu_inst|dadd_op|Add3~1 .lut_mask = 16'h0088;
defparam \alu_inst|dadd_op|Add3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y36_N8
cycloneive_lcell_comb \alu_inst|dadd_op|Add3~2 (
// Equation(s):
// \alu_inst|dadd_op|Add3~2_combout  = (\regnum_inst|Mux43~4_combout  & ((\regnum_inst|src_val[4]~101_combout  & (\alu_inst|dadd_op|Add3~1_cout  & VCC)) # (!\regnum_inst|src_val[4]~101_combout  & (!\alu_inst|dadd_op|Add3~1_cout )))) # 
// (!\regnum_inst|Mux43~4_combout  & ((\regnum_inst|src_val[4]~101_combout  & (!\alu_inst|dadd_op|Add3~1_cout )) # (!\regnum_inst|src_val[4]~101_combout  & ((\alu_inst|dadd_op|Add3~1_cout ) # (GND)))))
// \alu_inst|dadd_op|Add3~3  = CARRY((\regnum_inst|Mux43~4_combout  & (!\regnum_inst|src_val[4]~101_combout  & !\alu_inst|dadd_op|Add3~1_cout )) # (!\regnum_inst|Mux43~4_combout  & ((!\alu_inst|dadd_op|Add3~1_cout ) # (!\regnum_inst|src_val[4]~101_combout 
// ))))

	.dataa(\regnum_inst|Mux43~4_combout ),
	.datab(\regnum_inst|src_val[4]~101_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu_inst|dadd_op|Add3~1_cout ),
	.combout(\alu_inst|dadd_op|Add3~2_combout ),
	.cout(\alu_inst|dadd_op|Add3~3 ));
// synopsys translate_off
defparam \alu_inst|dadd_op|Add3~2 .lut_mask = 16'h9617;
defparam \alu_inst|dadd_op|Add3~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X53_Y38_N20
cycloneive_lcell_comb \alu_inst|result[4]~43 (
// Equation(s):
// \alu_inst|result[4]~43_combout  = (\alu_inst|result[4]~26_combout  & (((\alu_inst|result[4]~40_combout ) # (\alu_inst|dadd_op|Add3~2_combout )))) # (!\alu_inst|result[4]~26_combout  & (\alu_inst|result[4]~42_combout  & (!\alu_inst|result[4]~40_combout )))

	.dataa(\alu_inst|result[4]~42_combout ),
	.datab(\alu_inst|result[4]~26_combout ),
	.datac(\alu_inst|result[4]~40_combout ),
	.datad(\alu_inst|dadd_op|Add3~2_combout ),
	.cin(gnd),
	.combout(\alu_inst|result[4]~43_combout ),
	.cout());
// synopsys translate_off
defparam \alu_inst|result[4]~43 .lut_mask = 16'hCEC2;
defparam \alu_inst|result[4]~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y38_N14
cycloneive_lcell_comb \alu_inst|result[4]~44 (
// Equation(s):
// \alu_inst|result[4]~44_combout  = (\alu_inst|result[4]~40_combout  & ((\alu_inst|result[4]~43_combout  & ((\alu_inst|subc_op|Add0~10_combout ))) # (!\alu_inst|result[4]~43_combout  & (\alu_inst|xor_op|result [4])))) # (!\alu_inst|result[4]~40_combout  & 
// (((\alu_inst|result[4]~43_combout ))))

	.dataa(\alu_inst|xor_op|result [4]),
	.datab(\alu_inst|subc_op|Add0~10_combout ),
	.datac(\alu_inst|result[4]~40_combout ),
	.datad(\alu_inst|result[4]~43_combout ),
	.cin(gnd),
	.combout(\alu_inst|result[4]~44_combout ),
	.cout());
// synopsys translate_off
defparam \alu_inst|result[4]~44 .lut_mask = 16'hCFA0;
defparam \alu_inst|result[4]~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y38_N8
cycloneive_lcell_comb \alu_inst|result[4]~45 (
// Equation(s):
// \alu_inst|result[4]~45_combout  = (\alu_inst|result[4]~39_combout  & ((\alu_inst|sub_op|result[4]~8_combout ) # ((!\alu_inst|result[0]~13_combout )))) # (!\alu_inst|result[4]~39_combout  & (((\alu_inst|result[4]~44_combout  & 
// \alu_inst|result[0]~13_combout ))))

	.dataa(\alu_inst|sub_op|result[4]~8_combout ),
	.datab(\alu_inst|result[4]~39_combout ),
	.datac(\alu_inst|result[4]~44_combout ),
	.datad(\alu_inst|result[0]~13_combout ),
	.cin(gnd),
	.combout(\alu_inst|result[4]~45_combout ),
	.cout());
// synopsys translate_off
defparam \alu_inst|result[4]~45 .lut_mask = 16'hB8CC;
defparam \alu_inst|result[4]~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y38_N8
cycloneive_lcell_comb \alu_inst|add_op|result[4]~8 (
// Equation(s):
// \alu_inst|add_op|result[4]~8_combout  = ((\regnum_inst|Mux43~4_combout  $ (\regnum_inst|src_val[4]~101_combout  $ (!\alu_inst|add_op|result[3]~7 )))) # (GND)
// \alu_inst|add_op|result[4]~9  = CARRY((\regnum_inst|Mux43~4_combout  & ((\regnum_inst|src_val[4]~101_combout ) # (!\alu_inst|add_op|result[3]~7 ))) # (!\regnum_inst|Mux43~4_combout  & (\regnum_inst|src_val[4]~101_combout  & !\alu_inst|add_op|result[3]~7 
// )))

	.dataa(\regnum_inst|Mux43~4_combout ),
	.datab(\regnum_inst|src_val[4]~101_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu_inst|add_op|result[3]~7 ),
	.combout(\alu_inst|add_op|result[4]~8_combout ),
	.cout(\alu_inst|add_op|result[4]~9 ));
// synopsys translate_off
defparam \alu_inst|add_op|result[4]~8 .lut_mask = 16'h698E;
defparam \alu_inst|add_op|result[4]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X53_Y38_N18
cycloneive_lcell_comb \alu_inst|result[4]~46 (
// Equation(s):
// \alu_inst|result[4]~46_combout  = (\alu_inst|result[4]~45_combout  & (((\alu_inst|add_op|result[4]~8_combout ) # (\alu_inst|result[0]~13_combout )))) # (!\alu_inst|result[4]~45_combout  & (\alu_inst|addc_op|Add0~10_combout  & 
// ((!\alu_inst|result[0]~13_combout ))))

	.dataa(\alu_inst|addc_op|Add0~10_combout ),
	.datab(\alu_inst|result[4]~45_combout ),
	.datac(\alu_inst|add_op|result[4]~8_combout ),
	.datad(\alu_inst|result[0]~13_combout ),
	.cin(gnd),
	.combout(\alu_inst|result[4]~46_combout ),
	.cout());
// synopsys translate_off
defparam \alu_inst|result[4]~46 .lut_mask = 16'hCCE2;
defparam \alu_inst|result[4]~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y38_N19
dffeas \pipeline|exec_result_i[0][4] (
	.clk(\clk~clkctrl_outclk ),
	.d(\alu_inst|result[4]~46_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeline|exec_result_i[0][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pipeline|exec_result_i[0][4] .is_wysiwyg = "true";
defparam \pipeline|exec_result_i[0][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y38_N24
cycloneive_lcell_comb \pipeline|exec_result_i[1][4]~feeder (
// Equation(s):
// \pipeline|exec_result_i[1][4]~feeder_combout  = \pipeline|exec_result_i[0][4]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\pipeline|exec_result_i[0][4]~q ),
	.cin(gnd),
	.combout(\pipeline|exec_result_i[1][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|exec_result_i[1][4]~feeder .lut_mask = 16'hFF00;
defparam \pipeline|exec_result_i[1][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y38_N25
dffeas \pipeline|exec_result_i[1][4] (
	.clk(\clk~clkctrl_outclk ),
	.d(\pipeline|exec_result_i[1][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeline|exec_result_i[1][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pipeline|exec_result_i[1][4] .is_wysiwyg = "true";
defparam \pipeline|exec_result_i[1][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y38_N26
cycloneive_lcell_comb \pipeline|gprc_i~4 (
// Equation(s):
// \pipeline|gprc_i~4_combout  = (\pipeline|exec_result_i[1][4]~q  & ((\pipeline|always0~4_combout ) # ((\pipeline|always0~5_combout ) # (\pipeline|enable_i_rtl_0|auto_generated|altsyncram4|ram_block5a10 ))))

	.dataa(\pipeline|always0~4_combout ),
	.datab(\pipeline|always0~5_combout ),
	.datac(\pipeline|enable_i_rtl_0|auto_generated|altsyncram4|ram_block5a10 ),
	.datad(\pipeline|exec_result_i[1][4]~q ),
	.cin(gnd),
	.combout(\pipeline|gprc_i~4_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|gprc_i~4 .lut_mask = 16'hFE00;
defparam \pipeline|gprc_i~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y38_N27
dffeas \pipeline|gprc_i[0][3][4] (
	.clk(\clk~clkctrl_outclk ),
	.d(\pipeline|gprc_i~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pipeline|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeline|gprc_i[0][3][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pipeline|gprc_i[0][3][4] .is_wysiwyg = "true";
defparam \pipeline|gprc_i[0][3][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y38_N26
cycloneive_lcell_comb \regnum_inst|Mux43~2 (
// Equation(s):
// \regnum_inst|Mux43~2_combout  = (\pipeline|D_i[0][1]~q  & (((\pipeline|D_i[0][0]~q )))) # (!\pipeline|D_i[0][1]~q  & ((\pipeline|D_i[0][0]~q  & (\pipeline|gprc_i[0][1][4]~q )) # (!\pipeline|D_i[0][0]~q  & ((\pipeline|gprc_i[0][0][4]~q )))))

	.dataa(\pipeline|D_i[0][1]~q ),
	.datab(\pipeline|gprc_i[0][1][4]~q ),
	.datac(\pipeline|gprc_i[0][0][4]~q ),
	.datad(\pipeline|D_i[0][0]~q ),
	.cin(gnd),
	.combout(\regnum_inst|Mux43~2_combout ),
	.cout());
// synopsys translate_off
defparam \regnum_inst|Mux43~2 .lut_mask = 16'hEE50;
defparam \regnum_inst|Mux43~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y39_N2
cycloneive_lcell_comb \regnum_inst|Mux43~3 (
// Equation(s):
// \regnum_inst|Mux43~3_combout  = (\pipeline|D_i[0][1]~q  & ((\regnum_inst|Mux43~2_combout  & (\pipeline|gprc_i[0][3][4]~q )) # (!\regnum_inst|Mux43~2_combout  & ((\pipeline|gprc_i[0][2][4]~q ))))) # (!\pipeline|D_i[0][1]~q  & 
// (((\regnum_inst|Mux43~2_combout ))))

	.dataa(\pipeline|D_i[0][1]~q ),
	.datab(\pipeline|gprc_i[0][3][4]~q ),
	.datac(\pipeline|gprc_i[0][2][4]~q ),
	.datad(\regnum_inst|Mux43~2_combout ),
	.cin(gnd),
	.combout(\regnum_inst|Mux43~3_combout ),
	.cout());
// synopsys translate_off
defparam \regnum_inst|Mux43~3 .lut_mask = 16'hDDA0;
defparam \regnum_inst|Mux43~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y39_N10
cycloneive_lcell_comb \regnum_inst|Mux43~0 (
// Equation(s):
// \regnum_inst|Mux43~0_combout  = (\pipeline|D_i[0][1]~q  & ((\pipeline|D_i[0][0]~q ) # ((\pipeline|gprc_i[0][6][4]~q )))) # (!\pipeline|D_i[0][1]~q  & (!\pipeline|D_i[0][0]~q  & (\pipeline|gprc_i[0][4][4]~q )))

	.dataa(\pipeline|D_i[0][1]~q ),
	.datab(\pipeline|D_i[0][0]~q ),
	.datac(\pipeline|gprc_i[0][4][4]~q ),
	.datad(\pipeline|gprc_i[0][6][4]~q ),
	.cin(gnd),
	.combout(\regnum_inst|Mux43~0_combout ),
	.cout());
// synopsys translate_off
defparam \regnum_inst|Mux43~0 .lut_mask = 16'hBA98;
defparam \regnum_inst|Mux43~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y39_N8
cycloneive_lcell_comb \regnum_inst|Mux43~1 (
// Equation(s):
// \regnum_inst|Mux43~1_combout  = (\pipeline|D_i[0][0]~q  & ((\regnum_inst|Mux43~0_combout  & ((\pipeline|gprc_i[0][7][4]~q ))) # (!\regnum_inst|Mux43~0_combout  & (\pipeline|gprc_i[0][5][4]~q )))) # (!\pipeline|D_i[0][0]~q  & 
// (((\regnum_inst|Mux43~0_combout ))))

	.dataa(\pipeline|D_i[0][0]~q ),
	.datab(\pipeline|gprc_i[0][5][4]~q ),
	.datac(\pipeline|gprc_i[0][7][4]~q ),
	.datad(\regnum_inst|Mux43~0_combout ),
	.cin(gnd),
	.combout(\regnum_inst|Mux43~1_combout ),
	.cout());
// synopsys translate_off
defparam \regnum_inst|Mux43~1 .lut_mask = 16'hF588;
defparam \regnum_inst|Mux43~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y39_N22
cycloneive_lcell_comb \regnum_inst|Mux43~4 (
// Equation(s):
// \regnum_inst|Mux43~4_combout  = (\pipeline|D_i[0][2]~q  & ((\regnum_inst|Mux43~1_combout ))) # (!\pipeline|D_i[0][2]~q  & (\regnum_inst|Mux43~3_combout ))

	.dataa(\regnum_inst|Mux43~3_combout ),
	.datab(\pipeline|D_i[0][2]~q ),
	.datac(\regnum_inst|Mux43~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\regnum_inst|Mux43~4_combout ),
	.cout());
// synopsys translate_off
defparam \regnum_inst|Mux43~4 .lut_mask = 16'hE2E2;
defparam \regnum_inst|Mux43~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y38_N10
cycloneive_lcell_comb \alu_inst|add_op|result[5]~10 (
// Equation(s):
// \alu_inst|add_op|result[5]~10_combout  = (\regnum_inst|src_val[5]~83_combout  & ((\regnum_inst|Mux42~4_combout  & (\alu_inst|add_op|result[4]~9  & VCC)) # (!\regnum_inst|Mux42~4_combout  & (!\alu_inst|add_op|result[4]~9 )))) # 
// (!\regnum_inst|src_val[5]~83_combout  & ((\regnum_inst|Mux42~4_combout  & (!\alu_inst|add_op|result[4]~9 )) # (!\regnum_inst|Mux42~4_combout  & ((\alu_inst|add_op|result[4]~9 ) # (GND)))))
// \alu_inst|add_op|result[5]~11  = CARRY((\regnum_inst|src_val[5]~83_combout  & (!\regnum_inst|Mux42~4_combout  & !\alu_inst|add_op|result[4]~9 )) # (!\regnum_inst|src_val[5]~83_combout  & ((!\alu_inst|add_op|result[4]~9 ) # (!\regnum_inst|Mux42~4_combout 
// ))))

	.dataa(\regnum_inst|src_val[5]~83_combout ),
	.datab(\regnum_inst|Mux42~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu_inst|add_op|result[4]~9 ),
	.combout(\alu_inst|add_op|result[5]~10_combout ),
	.cout(\alu_inst|add_op|result[5]~11 ));
// synopsys translate_off
defparam \alu_inst|add_op|result[5]~10 .lut_mask = 16'h9617;
defparam \alu_inst|add_op|result[5]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y37_N28
cycloneive_lcell_comb \alu_inst|subc_op|Add0~12 (
// Equation(s):
// \alu_inst|subc_op|Add0~12_combout  = ((\regnum_inst|Mux42~4_combout  $ (\regnum_inst|src_val[5]~83_combout  $ (\alu_inst|subc_op|Add0~11 )))) # (GND)
// \alu_inst|subc_op|Add0~13  = CARRY((\regnum_inst|Mux42~4_combout  & ((!\alu_inst|subc_op|Add0~11 ) # (!\regnum_inst|src_val[5]~83_combout ))) # (!\regnum_inst|Mux42~4_combout  & (!\regnum_inst|src_val[5]~83_combout  & !\alu_inst|subc_op|Add0~11 )))

	.dataa(\regnum_inst|Mux42~4_combout ),
	.datab(\regnum_inst|src_val[5]~83_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu_inst|subc_op|Add0~11 ),
	.combout(\alu_inst|subc_op|Add0~12_combout ),
	.cout(\alu_inst|subc_op|Add0~13 ));
// synopsys translate_off
defparam \alu_inst|subc_op|Add0~12 .lut_mask = 16'h962B;
defparam \alu_inst|subc_op|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X53_Y36_N10
cycloneive_lcell_comb \alu_inst|dadd_op|Add3~4 (
// Equation(s):
// \alu_inst|dadd_op|Add3~4_combout  = ((\regnum_inst|src_val[5]~83_combout  $ (\regnum_inst|Mux42~4_combout  $ (!\alu_inst|dadd_op|Add3~3 )))) # (GND)
// \alu_inst|dadd_op|Add3~5  = CARRY((\regnum_inst|src_val[5]~83_combout  & ((\regnum_inst|Mux42~4_combout ) # (!\alu_inst|dadd_op|Add3~3 ))) # (!\regnum_inst|src_val[5]~83_combout  & (\regnum_inst|Mux42~4_combout  & !\alu_inst|dadd_op|Add3~3 )))

	.dataa(\regnum_inst|src_val[5]~83_combout ),
	.datab(\regnum_inst|Mux42~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu_inst|dadd_op|Add3~3 ),
	.combout(\alu_inst|dadd_op|Add3~4_combout ),
	.cout(\alu_inst|dadd_op|Add3~5 ));
// synopsys translate_off
defparam \alu_inst|dadd_op|Add3~4 .lut_mask = 16'h698E;
defparam \alu_inst|dadd_op|Add3~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X53_Y36_N12
cycloneive_lcell_comb \alu_inst|dadd_op|Add3~6 (
// Equation(s):
// \alu_inst|dadd_op|Add3~6_combout  = (\regnum_inst|src_val[6]~77_combout  & ((\regnum_inst|Mux41~4_combout  & (\alu_inst|dadd_op|Add3~5  & VCC)) # (!\regnum_inst|Mux41~4_combout  & (!\alu_inst|dadd_op|Add3~5 )))) # (!\regnum_inst|src_val[6]~77_combout  & 
// ((\regnum_inst|Mux41~4_combout  & (!\alu_inst|dadd_op|Add3~5 )) # (!\regnum_inst|Mux41~4_combout  & ((\alu_inst|dadd_op|Add3~5 ) # (GND)))))
// \alu_inst|dadd_op|Add3~7  = CARRY((\regnum_inst|src_val[6]~77_combout  & (!\regnum_inst|Mux41~4_combout  & !\alu_inst|dadd_op|Add3~5 )) # (!\regnum_inst|src_val[6]~77_combout  & ((!\alu_inst|dadd_op|Add3~5 ) # (!\regnum_inst|Mux41~4_combout ))))

	.dataa(\regnum_inst|src_val[6]~77_combout ),
	.datab(\regnum_inst|Mux41~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu_inst|dadd_op|Add3~5 ),
	.combout(\alu_inst|dadd_op|Add3~6_combout ),
	.cout(\alu_inst|dadd_op|Add3~7 ));
// synopsys translate_off
defparam \alu_inst|dadd_op|Add3~6 .lut_mask = 16'h9617;
defparam \alu_inst|dadd_op|Add3~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X53_Y36_N0
cycloneive_lcell_comb \alu_inst|dadd_op|LessThan1~0 (
// Equation(s):
// \alu_inst|dadd_op|LessThan1~0_combout  = (\alu_inst|dadd_op|Add3~4_combout ) # (\alu_inst|dadd_op|Add3~6_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\alu_inst|dadd_op|Add3~4_combout ),
	.datad(\alu_inst|dadd_op|Add3~6_combout ),
	.cin(gnd),
	.combout(\alu_inst|dadd_op|LessThan1~0_combout ),
	.cout());
// synopsys translate_off
defparam \alu_inst|dadd_op|LessThan1~0 .lut_mask = 16'hFFF0;
defparam \alu_inst|dadd_op|LessThan1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y36_N14
cycloneive_lcell_comb \alu_inst|dadd_op|Add3~8 (
// Equation(s):
// \alu_inst|dadd_op|Add3~8_combout  = \regnum_inst|src_val[7]~100_combout  $ (\alu_inst|dadd_op|Add3~7  $ (!\regnum_inst|Mux40~4_combout ))

	.dataa(\regnum_inst|src_val[7]~100_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\regnum_inst|Mux40~4_combout ),
	.cin(\alu_inst|dadd_op|Add3~7 ),
	.combout(\alu_inst|dadd_op|Add3~8_combout ),
	.cout());
// synopsys translate_off
defparam \alu_inst|dadd_op|Add3~8 .lut_mask = 16'h5AA5;
defparam \alu_inst|dadd_op|Add3~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X53_Y36_N30
cycloneive_lcell_comb \alu_inst|result[7]~144 (
// Equation(s):
// \alu_inst|result[7]~144_combout  = (\pipeline|enable_i[0][13]~q  & (((\alu_inst|dadd_op|LessThan1~0_combout  & \alu_inst|dadd_op|Add3~8_combout )))) # (!\pipeline|enable_i[0][13]~q  & (\pipeline|enable_i[0][15]~q ))

	.dataa(\pipeline|enable_i[0][15]~q ),
	.datab(\alu_inst|dadd_op|LessThan1~0_combout ),
	.datac(\alu_inst|dadd_op|Add3~8_combout ),
	.datad(\pipeline|enable_i[0][13]~q ),
	.cin(gnd),
	.combout(\alu_inst|result[7]~144_combout ),
	.cout());
// synopsys translate_off
defparam \alu_inst|result[7]~144 .lut_mask = 16'hC0AA;
defparam \alu_inst|result[7]~144 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y36_N26
cycloneive_lcell_comb \alu_inst|result[5]~97 (
// Equation(s):
// \alu_inst|result[5]~97_combout  = (\alu_inst|dadd_op|Add3~4_combout  & ((\pipeline|enable_i[0][13]~q  & ((!\alu_inst|dadd_op|Add3~8_combout ))) # (!\pipeline|enable_i[0][13]~q  & (\alu_inst|result[7]~144_combout )))) # (!\alu_inst|dadd_op|Add3~4_combout  
// & (\alu_inst|result[7]~144_combout ))

	.dataa(\alu_inst|dadd_op|Add3~4_combout ),
	.datab(\alu_inst|result[7]~144_combout ),
	.datac(\pipeline|enable_i[0][13]~q ),
	.datad(\alu_inst|dadd_op|Add3~8_combout ),
	.cin(gnd),
	.combout(\alu_inst|result[5]~97_combout ),
	.cout());
// synopsys translate_off
defparam \alu_inst|result[5]~97 .lut_mask = 16'h4CEC;
defparam \alu_inst|result[5]~97 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y36_N28
cycloneive_lcell_comb \alu_inst|result[5]~98 (
// Equation(s):
// \alu_inst|result[5]~98_combout  = (\alu_inst|result[5]~97_combout  & ((\pipeline|enable_i[0][13]~q ) # (\regnum_inst|src_val[5]~83_combout  $ (\regnum_inst|Mux42~4_combout ))))

	.dataa(\alu_inst|result[5]~97_combout ),
	.datab(\regnum_inst|src_val[5]~83_combout ),
	.datac(\pipeline|enable_i[0][13]~q ),
	.datad(\regnum_inst|Mux42~4_combout ),
	.cin(gnd),
	.combout(\alu_inst|result[5]~98_combout ),
	.cout());
// synopsys translate_off
defparam \alu_inst|result[5]~98 .lut_mask = 16'hA2A8;
defparam \alu_inst|result[5]~98 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y36_N4
cycloneive_lcell_comb \alu_inst|result[5]~95 (
// Equation(s):
// \alu_inst|result[5]~95_combout  = (\alu_inst|result[4]~31_combout  & (((\alu_inst|result[4]~30_combout )))) # (!\alu_inst|result[4]~31_combout  & ((\regnum_inst|Mux42~4_combout  & ((\regnum_inst|src_val[5]~83_combout ) # (!\alu_inst|result[4]~30_combout 
// ))) # (!\regnum_inst|Mux42~4_combout  & (\regnum_inst|src_val[5]~83_combout  & !\alu_inst|result[4]~30_combout ))))

	.dataa(\alu_inst|result[4]~31_combout ),
	.datab(\regnum_inst|Mux42~4_combout ),
	.datac(\regnum_inst|src_val[5]~83_combout ),
	.datad(\alu_inst|result[4]~30_combout ),
	.cin(gnd),
	.combout(\alu_inst|result[5]~95_combout ),
	.cout());
// synopsys translate_off
defparam \alu_inst|result[5]~95 .lut_mask = 16'hEA54;
defparam \alu_inst|result[5]~95 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y37_N6
cycloneive_lcell_comb \alu_inst|bis_op|ShiftLeft0~18 (
// Equation(s):
// \alu_inst|bis_op|ShiftLeft0~18_combout  = (\regnum_inst|src_val[2]~102_combout  & (\alu_inst|bis_op|ShiftLeft0~5_combout  & (\regnum_inst|src_val[0]~10_combout  & !\regnum_inst|src_val[1]~94_combout )))

	.dataa(\regnum_inst|src_val[2]~102_combout ),
	.datab(\alu_inst|bis_op|ShiftLeft0~5_combout ),
	.datac(\regnum_inst|src_val[0]~10_combout ),
	.datad(\regnum_inst|src_val[1]~94_combout ),
	.cin(gnd),
	.combout(\alu_inst|bis_op|ShiftLeft0~18_combout ),
	.cout());
// synopsys translate_off
defparam \alu_inst|bis_op|ShiftLeft0~18 .lut_mask = 16'h0080;
defparam \alu_inst|bis_op|ShiftLeft0~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y36_N24
cycloneive_lcell_comb \alu_inst|result[5]~96 (
// Equation(s):
// \alu_inst|result[5]~96_combout  = (\alu_inst|result[4]~28_combout  & ((\alu_inst|bis_op|ShiftLeft0~18_combout  & (!\alu_inst|result[5]~95_combout )) # (!\alu_inst|bis_op|ShiftLeft0~18_combout  & ((\regnum_inst|Mux42~4_combout ))))) # 
// (!\alu_inst|result[4]~28_combout  & (\alu_inst|result[5]~95_combout ))

	.dataa(\alu_inst|result[4]~28_combout ),
	.datab(\alu_inst|result[5]~95_combout ),
	.datac(\alu_inst|bis_op|ShiftLeft0~18_combout ),
	.datad(\regnum_inst|Mux42~4_combout ),
	.cin(gnd),
	.combout(\alu_inst|result[5]~96_combout ),
	.cout());
// synopsys translate_off
defparam \alu_inst|result[5]~96 .lut_mask = 16'h6E64;
defparam \alu_inst|result[5]~96 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y36_N30
cycloneive_lcell_comb \alu_inst|result[5]~99 (
// Equation(s):
// \alu_inst|result[5]~99_combout  = (\alu_inst|result[5]~98_combout ) # ((\alu_inst|result[5]~96_combout  & (!\pipeline|enable_i[0][13]~q  & !\pipeline|enable_i[0][15]~q )))

	.dataa(\alu_inst|result[5]~98_combout ),
	.datab(\alu_inst|result[5]~96_combout ),
	.datac(\pipeline|enable_i[0][13]~q ),
	.datad(\pipeline|enable_i[0][15]~q ),
	.cin(gnd),
	.combout(\alu_inst|result[5]~99_combout ),
	.cout());
// synopsys translate_off
defparam \alu_inst|result[5]~99 .lut_mask = 16'hAAAE;
defparam \alu_inst|result[5]~99 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y37_N10
cycloneive_lcell_comb \alu_inst|sub_op|result[5]~10 (
// Equation(s):
// \alu_inst|sub_op|result[5]~10_combout  = (\regnum_inst|src_val[5]~83_combout  & ((\regnum_inst|Mux42~4_combout  & (!\alu_inst|sub_op|result[4]~9 )) # (!\regnum_inst|Mux42~4_combout  & ((\alu_inst|sub_op|result[4]~9 ) # (GND))))) # 
// (!\regnum_inst|src_val[5]~83_combout  & ((\regnum_inst|Mux42~4_combout  & (\alu_inst|sub_op|result[4]~9  & VCC)) # (!\regnum_inst|Mux42~4_combout  & (!\alu_inst|sub_op|result[4]~9 ))))
// \alu_inst|sub_op|result[5]~11  = CARRY((\regnum_inst|src_val[5]~83_combout  & ((!\alu_inst|sub_op|result[4]~9 ) # (!\regnum_inst|Mux42~4_combout ))) # (!\regnum_inst|src_val[5]~83_combout  & (!\regnum_inst|Mux42~4_combout  & !\alu_inst|sub_op|result[4]~9 
// )))

	.dataa(\regnum_inst|src_val[5]~83_combout ),
	.datab(\regnum_inst|Mux42~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu_inst|sub_op|result[4]~9 ),
	.combout(\alu_inst|sub_op|result[5]~10_combout ),
	.cout(\alu_inst|sub_op|result[5]~11 ));
// synopsys translate_off
defparam \alu_inst|sub_op|result[5]~10 .lut_mask = 16'h692B;
defparam \alu_inst|sub_op|result[5]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y36_N28
cycloneive_lcell_comb \alu_inst|result[5]~100 (
// Equation(s):
// \alu_inst|result[5]~100_combout  = (\alu_inst|result[14]~25_combout  & (((\alu_inst|result[14]~27_combout )))) # (!\alu_inst|result[14]~25_combout  & ((\alu_inst|result[14]~27_combout  & ((\alu_inst|sub_op|result[5]~10_combout ))) # 
// (!\alu_inst|result[14]~27_combout  & (\alu_inst|result[5]~99_combout ))))

	.dataa(\alu_inst|result[14]~25_combout ),
	.datab(\alu_inst|result[5]~99_combout ),
	.datac(\alu_inst|result[14]~27_combout ),
	.datad(\alu_inst|sub_op|result[5]~10_combout ),
	.cin(gnd),
	.combout(\alu_inst|result[5]~100_combout ),
	.cout());
// synopsys translate_off
defparam \alu_inst|result[5]~100 .lut_mask = 16'hF4A4;
defparam \alu_inst|result[5]~100 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y37_N28
cycloneive_lcell_comb \alu_inst|addc_op|Add0~12 (
// Equation(s):
// \alu_inst|addc_op|Add0~12_combout  = ((\regnum_inst|Mux42~4_combout  $ (\regnum_inst|src_val[5]~83_combout  $ (!\alu_inst|addc_op|Add0~11 )))) # (GND)
// \alu_inst|addc_op|Add0~13  = CARRY((\regnum_inst|Mux42~4_combout  & ((\regnum_inst|src_val[5]~83_combout ) # (!\alu_inst|addc_op|Add0~11 ))) # (!\regnum_inst|Mux42~4_combout  & (\regnum_inst|src_val[5]~83_combout  & !\alu_inst|addc_op|Add0~11 )))

	.dataa(\regnum_inst|Mux42~4_combout ),
	.datab(\regnum_inst|src_val[5]~83_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu_inst|addc_op|Add0~11 ),
	.combout(\alu_inst|addc_op|Add0~12_combout ),
	.cout(\alu_inst|addc_op|Add0~13 ));
// synopsys translate_off
defparam \alu_inst|addc_op|Add0~12 .lut_mask = 16'h698E;
defparam \alu_inst|addc_op|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y36_N6
cycloneive_lcell_comb \alu_inst|result[5]~101 (
// Equation(s):
// \alu_inst|result[5]~101_combout  = (\alu_inst|result[5]~100_combout  & (((\alu_inst|addc_op|Add0~12_combout ) # (!\alu_inst|result[14]~25_combout )))) # (!\alu_inst|result[5]~100_combout  & (\alu_inst|subc_op|Add0~12_combout  & 
// ((\alu_inst|result[14]~25_combout ))))

	.dataa(\alu_inst|subc_op|Add0~12_combout ),
	.datab(\alu_inst|result[5]~100_combout ),
	.datac(\alu_inst|addc_op|Add0~12_combout ),
	.datad(\alu_inst|result[14]~25_combout ),
	.cin(gnd),
	.combout(\alu_inst|result[5]~101_combout ),
	.cout());
// synopsys translate_off
defparam \alu_inst|result[5]~101 .lut_mask = 16'hE2CC;
defparam \alu_inst|result[5]~101 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y38_N30
cycloneive_lcell_comb \alu_inst|result[5]~102 (
// Equation(s):
// \alu_inst|result[5]~102_combout  = (\pipeline|enable_i[0][9]~q  & (\alu_inst|add_op|result[5]~10_combout )) # (!\pipeline|enable_i[0][9]~q  & ((\alu_inst|result[5]~101_combout )))

	.dataa(\alu_inst|add_op|result[5]~10_combout ),
	.datab(\pipeline|enable_i[0][9]~q ),
	.datac(gnd),
	.datad(\alu_inst|result[5]~101_combout ),
	.cin(gnd),
	.combout(\alu_inst|result[5]~102_combout ),
	.cout());
// synopsys translate_off
defparam \alu_inst|result[5]~102 .lut_mask = 16'hBB88;
defparam \alu_inst|result[5]~102 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y38_N31
dffeas \pipeline|exec_result_i[0][5] (
	.clk(\clk~clkctrl_outclk ),
	.d(\alu_inst|result[5]~102_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeline|exec_result_i[0][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pipeline|exec_result_i[0][5] .is_wysiwyg = "true";
defparam \pipeline|exec_result_i[0][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y38_N1
dffeas \pipeline|exec_result_i[1][5] (
	.clk(\clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\pipeline|exec_result_i[0][5]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeline|exec_result_i[1][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pipeline|exec_result_i[1][5] .is_wysiwyg = "true";
defparam \pipeline|exec_result_i[1][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y38_N22
cycloneive_lcell_comb \pipeline|gprc_i~15 (
// Equation(s):
// \pipeline|gprc_i~15_combout  = (\pipeline|exec_result_i[1][5]~q  & ((\pipeline|always0~4_combout ) # ((\pipeline|enable_i_rtl_0|auto_generated|altsyncram4|ram_block5a10 ) # (\pipeline|always0~5_combout ))))

	.dataa(\pipeline|exec_result_i[1][5]~q ),
	.datab(\pipeline|always0~4_combout ),
	.datac(\pipeline|enable_i_rtl_0|auto_generated|altsyncram4|ram_block5a10 ),
	.datad(\pipeline|always0~5_combout ),
	.cin(gnd),
	.combout(\pipeline|gprc_i~15_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|gprc_i~15 .lut_mask = 16'hAAA8;
defparam \pipeline|gprc_i~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y37_N7
dffeas \pipeline|gprc_i[0][4][5] (
	.clk(\clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\pipeline|gprc_i~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\pipeline|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeline|gprc_i[0][4][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pipeline|gprc_i[0][4][5] .is_wysiwyg = "true";
defparam \pipeline|gprc_i[0][4][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y37_N28
cycloneive_lcell_comb \regnum_inst|src_val[5]~78 (
// Equation(s):
// \regnum_inst|src_val[5]~78_combout  = (\pipeline|S_i[0][1]~q  & (((\pipeline|gprc_i[0][6][5]~q ) # (\pipeline|S_i[0][0]~q )))) # (!\pipeline|S_i[0][1]~q  & (\pipeline|gprc_i[0][4][5]~q  & ((!\pipeline|S_i[0][0]~q ))))

	.dataa(\pipeline|gprc_i[0][4][5]~q ),
	.datab(\pipeline|S_i[0][1]~q ),
	.datac(\pipeline|gprc_i[0][6][5]~q ),
	.datad(\pipeline|S_i[0][0]~q ),
	.cin(gnd),
	.combout(\regnum_inst|src_val[5]~78_combout ),
	.cout());
// synopsys translate_off
defparam \regnum_inst|src_val[5]~78 .lut_mask = 16'hCCE2;
defparam \regnum_inst|src_val[5]~78 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y37_N0
cycloneive_lcell_comb \regnum_inst|src_val[5]~79 (
// Equation(s):
// \regnum_inst|src_val[5]~79_combout  = (\regnum_inst|src_val[5]~78_combout  & (((\pipeline|gprc_i[0][7][5]~q )) # (!\pipeline|S_i[0][0]~q ))) # (!\regnum_inst|src_val[5]~78_combout  & (\pipeline|S_i[0][0]~q  & (\pipeline|gprc_i[0][5][5]~q )))

	.dataa(\regnum_inst|src_val[5]~78_combout ),
	.datab(\pipeline|S_i[0][0]~q ),
	.datac(\pipeline|gprc_i[0][5][5]~q ),
	.datad(\pipeline|gprc_i[0][7][5]~q ),
	.cin(gnd),
	.combout(\regnum_inst|src_val[5]~79_combout ),
	.cout());
// synopsys translate_off
defparam \regnum_inst|src_val[5]~79 .lut_mask = 16'hEA62;
defparam \regnum_inst|src_val[5]~79 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y38_N4
cycloneive_lcell_comb \regnum_inst|src_val[5]~80 (
// Equation(s):
// \regnum_inst|src_val[5]~80_combout  = (\pipeline|S_i[0][2]~q  & ((\pipeline|RC_i [0] & ((\pipeline|S_i[0][1]~q ))) # (!\pipeline|RC_i [0] & (\regnum_inst|src_val[5]~79_combout ))))

	.dataa(\pipeline|RC_i [0]),
	.datab(\regnum_inst|src_val[5]~79_combout ),
	.datac(\pipeline|S_i[0][2]~q ),
	.datad(\pipeline|S_i[0][1]~q ),
	.cin(gnd),
	.combout(\regnum_inst|src_val[5]~80_combout ),
	.cout());
// synopsys translate_off
defparam \regnum_inst|src_val[5]~80 .lut_mask = 16'hE040;
defparam \regnum_inst|src_val[5]~80 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y38_N20
cycloneive_lcell_comb \regnum_inst|src_val[5]~81 (
// Equation(s):
// \regnum_inst|src_val[5]~81_combout  = (\pipeline|S_i[0][1]~q  & (((\pipeline|S_i[0][0]~q )))) # (!\pipeline|S_i[0][1]~q  & ((\pipeline|S_i[0][0]~q  & ((\pipeline|gprc_i[0][1][5]~q ))) # (!\pipeline|S_i[0][0]~q  & (\pipeline|gprc_i[0][0][5]~q ))))

	.dataa(\pipeline|gprc_i[0][0][5]~q ),
	.datab(\pipeline|S_i[0][1]~q ),
	.datac(\pipeline|gprc_i[0][1][5]~q ),
	.datad(\pipeline|S_i[0][0]~q ),
	.cin(gnd),
	.combout(\regnum_inst|src_val[5]~81_combout ),
	.cout());
// synopsys translate_off
defparam \regnum_inst|src_val[5]~81 .lut_mask = 16'hFC22;
defparam \regnum_inst|src_val[5]~81 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y38_N24
cycloneive_lcell_comb \regnum_inst|src_val[5]~82 (
// Equation(s):
// \regnum_inst|src_val[5]~82_combout  = (\regnum_inst|src_val[5]~81_combout  & (((\pipeline|gprc_i[0][3][5]~q ) # (!\pipeline|S_i[0][1]~q )))) # (!\regnum_inst|src_val[5]~81_combout  & (\pipeline|gprc_i[0][2][5]~q  & ((\pipeline|S_i[0][1]~q ))))

	.dataa(\regnum_inst|src_val[5]~81_combout ),
	.datab(\pipeline|gprc_i[0][2][5]~q ),
	.datac(\pipeline|gprc_i[0][3][5]~q ),
	.datad(\pipeline|S_i[0][1]~q ),
	.cin(gnd),
	.combout(\regnum_inst|src_val[5]~82_combout ),
	.cout());
// synopsys translate_off
defparam \regnum_inst|src_val[5]~82 .lut_mask = 16'hE4AA;
defparam \regnum_inst|src_val[5]~82 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y38_N2
cycloneive_lcell_comb \regnum_inst|src_val[5]~83 (
// Equation(s):
// \regnum_inst|src_val[5]~83_combout  = (\regnum_inst|src_val[5]~80_combout ) # ((!\pipeline|RC_i [0] & (!\pipeline|S_i[0][2]~q  & \regnum_inst|src_val[5]~82_combout )))

	.dataa(\pipeline|RC_i [0]),
	.datab(\pipeline|S_i[0][2]~q ),
	.datac(\regnum_inst|src_val[5]~80_combout ),
	.datad(\regnum_inst|src_val[5]~82_combout ),
	.cin(gnd),
	.combout(\regnum_inst|src_val[5]~83_combout ),
	.cout());
// synopsys translate_off
defparam \regnum_inst|src_val[5]~83 .lut_mask = 16'hF1F0;
defparam \regnum_inst|src_val[5]~83 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y38_N12
cycloneive_lcell_comb \alu_inst|add_op|result[6]~12 (
// Equation(s):
// \alu_inst|add_op|result[6]~12_combout  = ((\regnum_inst|Mux41~4_combout  $ (\regnum_inst|src_val[6]~77_combout  $ (!\alu_inst|add_op|result[5]~11 )))) # (GND)
// \alu_inst|add_op|result[6]~13  = CARRY((\regnum_inst|Mux41~4_combout  & ((\regnum_inst|src_val[6]~77_combout ) # (!\alu_inst|add_op|result[5]~11 ))) # (!\regnum_inst|Mux41~4_combout  & (\regnum_inst|src_val[6]~77_combout  & !\alu_inst|add_op|result[5]~11 
// )))

	.dataa(\regnum_inst|Mux41~4_combout ),
	.datab(\regnum_inst|src_val[6]~77_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu_inst|add_op|result[5]~11 ),
	.combout(\alu_inst|add_op|result[6]~12_combout ),
	.cout(\alu_inst|add_op|result[6]~13 ));
// synopsys translate_off
defparam \alu_inst|add_op|result[6]~12 .lut_mask = 16'h698E;
defparam \alu_inst|add_op|result[6]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X53_Y35_N28
cycloneive_lcell_comb \alu_inst|bis_op|ShiftLeft0~17 (
// Equation(s):
// \alu_inst|bis_op|ShiftLeft0~17_combout  = (\regnum_inst|src_val[0]~10_combout ) # ((!\alu_inst|bis_op|ShiftLeft0~12_combout ) # (!\regnum_inst|src_val[2]~102_combout ))

	.dataa(gnd),
	.datab(\regnum_inst|src_val[0]~10_combout ),
	.datac(\regnum_inst|src_val[2]~102_combout ),
	.datad(\alu_inst|bis_op|ShiftLeft0~12_combout ),
	.cin(gnd),
	.combout(\alu_inst|bis_op|ShiftLeft0~17_combout ),
	.cout());
// synopsys translate_off
defparam \alu_inst|bis_op|ShiftLeft0~17 .lut_mask = 16'hCFFF;
defparam \alu_inst|bis_op|ShiftLeft0~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y36_N28
cycloneive_lcell_comb \alu_inst|result[6]~88 (
// Equation(s):
// \alu_inst|result[6]~88_combout  = (\alu_inst|result[4]~30_combout  & ((\alu_inst|result[4]~31_combout ) # ((\regnum_inst|src_val[6]~77_combout  & \regnum_inst|Mux41~4_combout )))) # (!\alu_inst|result[4]~30_combout  & (!\alu_inst|result[4]~31_combout  & 
// ((\regnum_inst|src_val[6]~77_combout ) # (\regnum_inst|Mux41~4_combout ))))

	.dataa(\regnum_inst|src_val[6]~77_combout ),
	.datab(\alu_inst|result[4]~30_combout ),
	.datac(\regnum_inst|Mux41~4_combout ),
	.datad(\alu_inst|result[4]~31_combout ),
	.cin(gnd),
	.combout(\alu_inst|result[6]~88_combout ),
	.cout());
// synopsys translate_off
defparam \alu_inst|result[6]~88 .lut_mask = 16'hCCB2;
defparam \alu_inst|result[6]~88 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y36_N22
cycloneive_lcell_comb \alu_inst|result[6]~89 (
// Equation(s):
// \alu_inst|result[6]~89_combout  = (\alu_inst|result[4]~28_combout  & ((\alu_inst|bis_op|ShiftLeft0~17_combout  & (\regnum_inst|Mux41~4_combout )) # (!\alu_inst|bis_op|ShiftLeft0~17_combout  & ((!\alu_inst|result[6]~88_combout ))))) # 
// (!\alu_inst|result[4]~28_combout  & (((\alu_inst|result[6]~88_combout ))))

	.dataa(\alu_inst|bis_op|ShiftLeft0~17_combout ),
	.datab(\alu_inst|result[4]~28_combout ),
	.datac(\regnum_inst|Mux41~4_combout ),
	.datad(\alu_inst|result[6]~88_combout ),
	.cin(gnd),
	.combout(\alu_inst|result[6]~89_combout ),
	.cout());
// synopsys translate_off
defparam \alu_inst|result[6]~89 .lut_mask = 16'hB3C4;
defparam \alu_inst|result[6]~89 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y36_N24
cycloneive_lcell_comb \alu_inst|result[6]~90 (
// Equation(s):
// \alu_inst|result[6]~90_combout  = (\alu_inst|result[7]~144_combout  & ((\pipeline|enable_i[0][13]~q  & (!\alu_inst|dadd_op|Add3~4_combout )) # (!\pipeline|enable_i[0][13]~q  & ((\regnum_inst|Mux41~4_combout ))))) # (!\alu_inst|result[7]~144_combout  & 
// (((\pipeline|enable_i[0][13]~q ))))

	.dataa(\alu_inst|result[7]~144_combout ),
	.datab(\alu_inst|dadd_op|Add3~4_combout ),
	.datac(\regnum_inst|Mux41~4_combout ),
	.datad(\pipeline|enable_i[0][13]~q ),
	.cin(gnd),
	.combout(\alu_inst|result[6]~90_combout ),
	.cout());
// synopsys translate_off
defparam \alu_inst|result[6]~90 .lut_mask = 16'h77A0;
defparam \alu_inst|result[6]~90 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y36_N2
cycloneive_lcell_comb \alu_inst|result[6]~87 (
// Equation(s):
// \alu_inst|result[6]~87_combout  = (\pipeline|enable_i[0][13]~q  & (((\alu_inst|dadd_op|Add3~6_combout )))) # (!\pipeline|enable_i[0][13]~q  & ((\regnum_inst|src_val[6]~76_combout ) # ((\regnum_inst|src_val[15]~41_combout ))))

	.dataa(\pipeline|enable_i[0][13]~q ),
	.datab(\regnum_inst|src_val[6]~76_combout ),
	.datac(\regnum_inst|src_val[15]~41_combout ),
	.datad(\alu_inst|dadd_op|Add3~6_combout ),
	.cin(gnd),
	.combout(\alu_inst|result[6]~87_combout ),
	.cout());
// synopsys translate_off
defparam \alu_inst|result[6]~87 .lut_mask = 16'hFE54;
defparam \alu_inst|result[6]~87 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y36_N26
cycloneive_lcell_comb \alu_inst|result[6]~91 (
// Equation(s):
// \alu_inst|result[6]~91_combout  = (\alu_inst|result[6]~90_combout  & ((\alu_inst|result[7]~144_combout  $ (\alu_inst|result[6]~87_combout )))) # (!\alu_inst|result[6]~90_combout  & ((\alu_inst|result[7]~144_combout  & ((\alu_inst|result[6]~87_combout ))) 
// # (!\alu_inst|result[7]~144_combout  & (\alu_inst|result[6]~89_combout ))))

	.dataa(\alu_inst|result[6]~89_combout ),
	.datab(\alu_inst|result[6]~90_combout ),
	.datac(\alu_inst|result[7]~144_combout ),
	.datad(\alu_inst|result[6]~87_combout ),
	.cin(gnd),
	.combout(\alu_inst|result[6]~91_combout ),
	.cout());
// synopsys translate_off
defparam \alu_inst|result[6]~91 .lut_mask = 16'h3EC2;
defparam \alu_inst|result[6]~91 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y37_N30
cycloneive_lcell_comb \alu_inst|subc_op|Add0~14 (
// Equation(s):
// \alu_inst|subc_op|Add0~14_combout  = (\regnum_inst|Mux41~4_combout  & ((\regnum_inst|src_val[6]~77_combout  & (!\alu_inst|subc_op|Add0~13 )) # (!\regnum_inst|src_val[6]~77_combout  & (\alu_inst|subc_op|Add0~13  & VCC)))) # (!\regnum_inst|Mux41~4_combout  
// & ((\regnum_inst|src_val[6]~77_combout  & ((\alu_inst|subc_op|Add0~13 ) # (GND))) # (!\regnum_inst|src_val[6]~77_combout  & (!\alu_inst|subc_op|Add0~13 ))))
// \alu_inst|subc_op|Add0~15  = CARRY((\regnum_inst|Mux41~4_combout  & (\regnum_inst|src_val[6]~77_combout  & !\alu_inst|subc_op|Add0~13 )) # (!\regnum_inst|Mux41~4_combout  & ((\regnum_inst|src_val[6]~77_combout ) # (!\alu_inst|subc_op|Add0~13 ))))

	.dataa(\regnum_inst|Mux41~4_combout ),
	.datab(\regnum_inst|src_val[6]~77_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu_inst|subc_op|Add0~13 ),
	.combout(\alu_inst|subc_op|Add0~14_combout ),
	.cout(\alu_inst|subc_op|Add0~15 ));
// synopsys translate_off
defparam \alu_inst|subc_op|Add0~14 .lut_mask = 16'h694D;
defparam \alu_inst|subc_op|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y36_N30
cycloneive_lcell_comb \alu_inst|result[6]~92 (
// Equation(s):
// \alu_inst|result[6]~92_combout  = (\alu_inst|result[14]~27_combout  & (((\alu_inst|result[14]~25_combout )))) # (!\alu_inst|result[14]~27_combout  & ((\alu_inst|result[14]~25_combout  & ((\alu_inst|subc_op|Add0~14_combout ))) # 
// (!\alu_inst|result[14]~25_combout  & (\alu_inst|result[6]~91_combout ))))

	.dataa(\alu_inst|result[6]~91_combout ),
	.datab(\alu_inst|subc_op|Add0~14_combout ),
	.datac(\alu_inst|result[14]~27_combout ),
	.datad(\alu_inst|result[14]~25_combout ),
	.cin(gnd),
	.combout(\alu_inst|result[6]~92_combout ),
	.cout());
// synopsys translate_off
defparam \alu_inst|result[6]~92 .lut_mask = 16'hFC0A;
defparam \alu_inst|result[6]~92 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y37_N12
cycloneive_lcell_comb \alu_inst|sub_op|result[6]~12 (
// Equation(s):
// \alu_inst|sub_op|result[6]~12_combout  = ((\regnum_inst|src_val[6]~77_combout  $ (\regnum_inst|Mux41~4_combout  $ (\alu_inst|sub_op|result[5]~11 )))) # (GND)
// \alu_inst|sub_op|result[6]~13  = CARRY((\regnum_inst|src_val[6]~77_combout  & (\regnum_inst|Mux41~4_combout  & !\alu_inst|sub_op|result[5]~11 )) # (!\regnum_inst|src_val[6]~77_combout  & ((\regnum_inst|Mux41~4_combout ) # (!\alu_inst|sub_op|result[5]~11 
// ))))

	.dataa(\regnum_inst|src_val[6]~77_combout ),
	.datab(\regnum_inst|Mux41~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu_inst|sub_op|result[5]~11 ),
	.combout(\alu_inst|sub_op|result[6]~12_combout ),
	.cout(\alu_inst|sub_op|result[6]~13 ));
// synopsys translate_off
defparam \alu_inst|sub_op|result[6]~12 .lut_mask = 16'h964D;
defparam \alu_inst|sub_op|result[6]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y37_N30
cycloneive_lcell_comb \alu_inst|addc_op|Add0~14 (
// Equation(s):
// \alu_inst|addc_op|Add0~14_combout  = (\regnum_inst|Mux41~4_combout  & ((\regnum_inst|src_val[6]~77_combout  & (\alu_inst|addc_op|Add0~13  & VCC)) # (!\regnum_inst|src_val[6]~77_combout  & (!\alu_inst|addc_op|Add0~13 )))) # (!\regnum_inst|Mux41~4_combout  
// & ((\regnum_inst|src_val[6]~77_combout  & (!\alu_inst|addc_op|Add0~13 )) # (!\regnum_inst|src_val[6]~77_combout  & ((\alu_inst|addc_op|Add0~13 ) # (GND)))))
// \alu_inst|addc_op|Add0~15  = CARRY((\regnum_inst|Mux41~4_combout  & (!\regnum_inst|src_val[6]~77_combout  & !\alu_inst|addc_op|Add0~13 )) # (!\regnum_inst|Mux41~4_combout  & ((!\alu_inst|addc_op|Add0~13 ) # (!\regnum_inst|src_val[6]~77_combout ))))

	.dataa(\regnum_inst|Mux41~4_combout ),
	.datab(\regnum_inst|src_val[6]~77_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu_inst|addc_op|Add0~13 ),
	.combout(\alu_inst|addc_op|Add0~14_combout ),
	.cout(\alu_inst|addc_op|Add0~15 ));
// synopsys translate_off
defparam \alu_inst|addc_op|Add0~14 .lut_mask = 16'h9617;
defparam \alu_inst|addc_op|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y36_N24
cycloneive_lcell_comb \alu_inst|result[6]~93 (
// Equation(s):
// \alu_inst|result[6]~93_combout  = (\alu_inst|result[6]~92_combout  & (((\alu_inst|addc_op|Add0~14_combout ) # (!\alu_inst|result[14]~27_combout )))) # (!\alu_inst|result[6]~92_combout  & (\alu_inst|sub_op|result[6]~12_combout  & 
// (\alu_inst|result[14]~27_combout )))

	.dataa(\alu_inst|result[6]~92_combout ),
	.datab(\alu_inst|sub_op|result[6]~12_combout ),
	.datac(\alu_inst|result[14]~27_combout ),
	.datad(\alu_inst|addc_op|Add0~14_combout ),
	.cin(gnd),
	.combout(\alu_inst|result[6]~93_combout ),
	.cout());
// synopsys translate_off
defparam \alu_inst|result[6]~93 .lut_mask = 16'hEA4A;
defparam \alu_inst|result[6]~93 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y36_N26
cycloneive_lcell_comb \alu_inst|result[6]~94 (
// Equation(s):
// \alu_inst|result[6]~94_combout  = (\pipeline|enable_i[0][9]~q  & (\alu_inst|add_op|result[6]~12_combout )) # (!\pipeline|enable_i[0][9]~q  & ((\alu_inst|result[6]~93_combout )))

	.dataa(gnd),
	.datab(\pipeline|enable_i[0][9]~q ),
	.datac(\alu_inst|add_op|result[6]~12_combout ),
	.datad(\alu_inst|result[6]~93_combout ),
	.cin(gnd),
	.combout(\alu_inst|result[6]~94_combout ),
	.cout());
// synopsys translate_off
defparam \alu_inst|result[6]~94 .lut_mask = 16'hF3C0;
defparam \alu_inst|result[6]~94 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y36_N27
dffeas \pipeline|exec_result_i[0][6] (
	.clk(\clk~clkctrl_outclk ),
	.d(\alu_inst|result[6]~94_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeline|exec_result_i[0][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pipeline|exec_result_i[0][6] .is_wysiwyg = "true";
defparam \pipeline|exec_result_i[0][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y36_N17
dffeas \pipeline|exec_result_i[1][6] (
	.clk(\clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\pipeline|exec_result_i[0][6]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeline|exec_result_i[1][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pipeline|exec_result_i[1][6] .is_wysiwyg = "true";
defparam \pipeline|exec_result_i[1][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y38_N28
cycloneive_lcell_comb \pipeline|gprc_i~14 (
// Equation(s):
// \pipeline|gprc_i~14_combout  = (\pipeline|exec_result_i[1][6]~q  & ((\pipeline|enable_i_rtl_0|auto_generated|altsyncram4|ram_block5a10 ) # ((\pipeline|always0~4_combout ) # (\pipeline|always0~5_combout ))))

	.dataa(\pipeline|enable_i_rtl_0|auto_generated|altsyncram4|ram_block5a10 ),
	.datab(\pipeline|exec_result_i[1][6]~q ),
	.datac(\pipeline|always0~4_combout ),
	.datad(\pipeline|always0~5_combout ),
	.cin(gnd),
	.combout(\pipeline|gprc_i~14_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|gprc_i~14 .lut_mask = 16'hCCC8;
defparam \pipeline|gprc_i~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y38_N9
dffeas \pipeline|gprc_i[0][1][6] (
	.clk(\clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\pipeline|gprc_i~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\pipeline|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeline|gprc_i[0][1][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pipeline|gprc_i[0][1][6] .is_wysiwyg = "true";
defparam \pipeline|gprc_i[0][1][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y38_N10
cycloneive_lcell_comb \regnum_inst|Mux41~2 (
// Equation(s):
// \regnum_inst|Mux41~2_combout  = (\pipeline|D_i[0][1]~q  & (((\pipeline|D_i[0][0]~q )))) # (!\pipeline|D_i[0][1]~q  & ((\pipeline|D_i[0][0]~q  & (\pipeline|gprc_i[0][1][6]~q )) # (!\pipeline|D_i[0][0]~q  & ((\pipeline|gprc_i[0][0][6]~q )))))

	.dataa(\pipeline|gprc_i[0][1][6]~q ),
	.datab(\pipeline|D_i[0][1]~q ),
	.datac(\pipeline|gprc_i[0][0][6]~q ),
	.datad(\pipeline|D_i[0][0]~q ),
	.cin(gnd),
	.combout(\regnum_inst|Mux41~2_combout ),
	.cout());
// synopsys translate_off
defparam \regnum_inst|Mux41~2 .lut_mask = 16'hEE30;
defparam \regnum_inst|Mux41~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y38_N22
cycloneive_lcell_comb \regnum_inst|Mux41~3 (
// Equation(s):
// \regnum_inst|Mux41~3_combout  = (\pipeline|D_i[0][1]~q  & ((\regnum_inst|Mux41~2_combout  & ((\pipeline|gprc_i[0][3][6]~q ))) # (!\regnum_inst|Mux41~2_combout  & (\pipeline|gprc_i[0][2][6]~q )))) # (!\pipeline|D_i[0][1]~q  & (\regnum_inst|Mux41~2_combout 
// ))

	.dataa(\pipeline|D_i[0][1]~q ),
	.datab(\regnum_inst|Mux41~2_combout ),
	.datac(\pipeline|gprc_i[0][2][6]~q ),
	.datad(\pipeline|gprc_i[0][3][6]~q ),
	.cin(gnd),
	.combout(\regnum_inst|Mux41~3_combout ),
	.cout());
// synopsys translate_off
defparam \regnum_inst|Mux41~3 .lut_mask = 16'hEC64;
defparam \regnum_inst|Mux41~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y37_N18
cycloneive_lcell_comb \regnum_inst|Mux41~0 (
// Equation(s):
// \regnum_inst|Mux41~0_combout  = (\pipeline|D_i[0][0]~q  & (\pipeline|D_i[0][1]~q )) # (!\pipeline|D_i[0][0]~q  & ((\pipeline|D_i[0][1]~q  & ((\pipeline|gprc_i[0][6][6]~q ))) # (!\pipeline|D_i[0][1]~q  & (\pipeline|gprc_i[0][4][6]~q ))))

	.dataa(\pipeline|D_i[0][0]~q ),
	.datab(\pipeline|D_i[0][1]~q ),
	.datac(\pipeline|gprc_i[0][4][6]~q ),
	.datad(\pipeline|gprc_i[0][6][6]~q ),
	.cin(gnd),
	.combout(\regnum_inst|Mux41~0_combout ),
	.cout());
// synopsys translate_off
defparam \regnum_inst|Mux41~0 .lut_mask = 16'hDC98;
defparam \regnum_inst|Mux41~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y40_N18
cycloneive_lcell_comb \regnum_inst|Mux41~1 (
// Equation(s):
// \regnum_inst|Mux41~1_combout  = (\pipeline|D_i[0][0]~q  & ((\regnum_inst|Mux41~0_combout  & (\pipeline|gprc_i[0][7][6]~q )) # (!\regnum_inst|Mux41~0_combout  & ((\pipeline|gprc_i[0][5][6]~q ))))) # (!\pipeline|D_i[0][0]~q  & (\regnum_inst|Mux41~0_combout 
// ))

	.dataa(\pipeline|D_i[0][0]~q ),
	.datab(\regnum_inst|Mux41~0_combout ),
	.datac(\pipeline|gprc_i[0][7][6]~q ),
	.datad(\pipeline|gprc_i[0][5][6]~q ),
	.cin(gnd),
	.combout(\regnum_inst|Mux41~1_combout ),
	.cout());
// synopsys translate_off
defparam \regnum_inst|Mux41~1 .lut_mask = 16'hE6C4;
defparam \regnum_inst|Mux41~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y40_N22
cycloneive_lcell_comb \regnum_inst|Mux41~4 (
// Equation(s):
// \regnum_inst|Mux41~4_combout  = (\pipeline|D_i[0][2]~q  & ((\regnum_inst|Mux41~1_combout ))) # (!\pipeline|D_i[0][2]~q  & (\regnum_inst|Mux41~3_combout ))

	.dataa(gnd),
	.datab(\pipeline|D_i[0][2]~q ),
	.datac(\regnum_inst|Mux41~3_combout ),
	.datad(\regnum_inst|Mux41~1_combout ),
	.cin(gnd),
	.combout(\regnum_inst|Mux41~4_combout ),
	.cout());
// synopsys translate_off
defparam \regnum_inst|Mux41~4 .lut_mask = 16'hFC30;
defparam \regnum_inst|Mux41~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y38_N14
cycloneive_lcell_comb \alu_inst|add_op|result[7]~14 (
// Equation(s):
// \alu_inst|add_op|result[7]~14_combout  = (\regnum_inst|src_val[7]~100_combout  & ((\regnum_inst|Mux40~4_combout  & (\alu_inst|add_op|result[6]~13  & VCC)) # (!\regnum_inst|Mux40~4_combout  & (!\alu_inst|add_op|result[6]~13 )))) # 
// (!\regnum_inst|src_val[7]~100_combout  & ((\regnum_inst|Mux40~4_combout  & (!\alu_inst|add_op|result[6]~13 )) # (!\regnum_inst|Mux40~4_combout  & ((\alu_inst|add_op|result[6]~13 ) # (GND)))))
// \alu_inst|add_op|result[7]~15  = CARRY((\regnum_inst|src_val[7]~100_combout  & (!\regnum_inst|Mux40~4_combout  & !\alu_inst|add_op|result[6]~13 )) # (!\regnum_inst|src_val[7]~100_combout  & ((!\alu_inst|add_op|result[6]~13 ) # 
// (!\regnum_inst|Mux40~4_combout ))))

	.dataa(\regnum_inst|src_val[7]~100_combout ),
	.datab(\regnum_inst|Mux40~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu_inst|add_op|result[6]~13 ),
	.combout(\alu_inst|add_op|result[7]~14_combout ),
	.cout(\alu_inst|add_op|result[7]~15 ));
// synopsys translate_off
defparam \alu_inst|add_op|result[7]~14 .lut_mask = 16'h9617;
defparam \alu_inst|add_op|result[7]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y36_N0
cycloneive_lcell_comb \alu_inst|subc_op|Add0~16 (
// Equation(s):
// \alu_inst|subc_op|Add0~16_combout  = ((\regnum_inst|Mux40~4_combout  $ (\regnum_inst|src_val[7]~100_combout  $ (\alu_inst|subc_op|Add0~15 )))) # (GND)
// \alu_inst|subc_op|Add0~17  = CARRY((\regnum_inst|Mux40~4_combout  & ((!\alu_inst|subc_op|Add0~15 ) # (!\regnum_inst|src_val[7]~100_combout ))) # (!\regnum_inst|Mux40~4_combout  & (!\regnum_inst|src_val[7]~100_combout  & !\alu_inst|subc_op|Add0~15 )))

	.dataa(\regnum_inst|Mux40~4_combout ),
	.datab(\regnum_inst|src_val[7]~100_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu_inst|subc_op|Add0~15 ),
	.combout(\alu_inst|subc_op|Add0~16_combout ),
	.cout(\alu_inst|subc_op|Add0~17 ));
// synopsys translate_off
defparam \alu_inst|subc_op|Add0~16 .lut_mask = 16'h962B;
defparam \alu_inst|subc_op|Add0~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X53_Y37_N14
cycloneive_lcell_comb \alu_inst|sub_op|result[7]~14 (
// Equation(s):
// \alu_inst|sub_op|result[7]~14_combout  = (\regnum_inst|Mux40~4_combout  & ((\regnum_inst|src_val[7]~100_combout  & (!\alu_inst|sub_op|result[6]~13 )) # (!\regnum_inst|src_val[7]~100_combout  & (\alu_inst|sub_op|result[6]~13  & VCC)))) # 
// (!\regnum_inst|Mux40~4_combout  & ((\regnum_inst|src_val[7]~100_combout  & ((\alu_inst|sub_op|result[6]~13 ) # (GND))) # (!\regnum_inst|src_val[7]~100_combout  & (!\alu_inst|sub_op|result[6]~13 ))))
// \alu_inst|sub_op|result[7]~15  = CARRY((\regnum_inst|Mux40~4_combout  & (\regnum_inst|src_val[7]~100_combout  & !\alu_inst|sub_op|result[6]~13 )) # (!\regnum_inst|Mux40~4_combout  & ((\regnum_inst|src_val[7]~100_combout ) # (!\alu_inst|sub_op|result[6]~13 
// ))))

	.dataa(\regnum_inst|Mux40~4_combout ),
	.datab(\regnum_inst|src_val[7]~100_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu_inst|sub_op|result[6]~13 ),
	.combout(\alu_inst|sub_op|result[7]~14_combout ),
	.cout(\alu_inst|sub_op|result[7]~15 ));
// synopsys translate_off
defparam \alu_inst|sub_op|result[7]~14 .lut_mask = 16'h694D;
defparam \alu_inst|sub_op|result[7]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X53_Y35_N26
cycloneive_lcell_comb \alu_inst|bis_op|ShiftLeft0~16 (
// Equation(s):
// \alu_inst|bis_op|ShiftLeft0~16_combout  = (\regnum_inst|src_val[0]~10_combout  & (\regnum_inst|src_val[2]~102_combout  & \alu_inst|bis_op|ShiftLeft0~12_combout ))

	.dataa(gnd),
	.datab(\regnum_inst|src_val[0]~10_combout ),
	.datac(\regnum_inst|src_val[2]~102_combout ),
	.datad(\alu_inst|bis_op|ShiftLeft0~12_combout ),
	.cin(gnd),
	.combout(\alu_inst|bis_op|ShiftLeft0~16_combout ),
	.cout());
// synopsys translate_off
defparam \alu_inst|bis_op|ShiftLeft0~16 .lut_mask = 16'hC000;
defparam \alu_inst|bis_op|ShiftLeft0~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y36_N18
cycloneive_lcell_comb \alu_inst|result[7]~80 (
// Equation(s):
// \alu_inst|result[7]~80_combout  = (\alu_inst|result[4]~30_combout  & ((\alu_inst|result[4]~31_combout ) # ((\regnum_inst|Mux40~4_combout  & \regnum_inst|src_val[7]~100_combout )))) # (!\alu_inst|result[4]~30_combout  & (!\alu_inst|result[4]~31_combout  & 
// ((\regnum_inst|Mux40~4_combout ) # (\regnum_inst|src_val[7]~100_combout ))))

	.dataa(\regnum_inst|Mux40~4_combout ),
	.datab(\alu_inst|result[4]~30_combout ),
	.datac(\regnum_inst|src_val[7]~100_combout ),
	.datad(\alu_inst|result[4]~31_combout ),
	.cin(gnd),
	.combout(\alu_inst|result[7]~80_combout ),
	.cout());
// synopsys translate_off
defparam \alu_inst|result[7]~80 .lut_mask = 16'hCCB2;
defparam \alu_inst|result[7]~80 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y36_N20
cycloneive_lcell_comb \alu_inst|result[7]~81 (
// Equation(s):
// \alu_inst|result[7]~81_combout  = (\alu_inst|result[4]~28_combout  & ((\alu_inst|bis_op|ShiftLeft0~16_combout  & ((!\alu_inst|result[7]~80_combout ))) # (!\alu_inst|bis_op|ShiftLeft0~16_combout  & (\regnum_inst|Mux40~4_combout )))) # 
// (!\alu_inst|result[4]~28_combout  & (((\alu_inst|result[7]~80_combout ))))

	.dataa(\regnum_inst|Mux40~4_combout ),
	.datab(\alu_inst|bis_op|ShiftLeft0~16_combout ),
	.datac(\alu_inst|result[4]~28_combout ),
	.datad(\alu_inst|result[7]~80_combout ),
	.cin(gnd),
	.combout(\alu_inst|result[7]~81_combout ),
	.cout());
// synopsys translate_off
defparam \alu_inst|result[7]~81 .lut_mask = 16'h2FE0;
defparam \alu_inst|result[7]~81 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y36_N20
cycloneive_lcell_comb \alu_inst|result[7]~82 (
// Equation(s):
// \alu_inst|result[7]~82_combout  = (\alu_inst|result[7]~144_combout  & (((\pipeline|enable_i[0][13]~q )))) # (!\alu_inst|result[7]~144_combout  & ((\pipeline|enable_i[0][13]~q  & ((\alu_inst|dadd_op|Add3~8_combout ))) # (!\pipeline|enable_i[0][13]~q  & 
// (\alu_inst|result[7]~81_combout ))))

	.dataa(\alu_inst|result[7]~81_combout ),
	.datab(\alu_inst|result[7]~144_combout ),
	.datac(\pipeline|enable_i[0][13]~q ),
	.datad(\alu_inst|dadd_op|Add3~8_combout ),
	.cin(gnd),
	.combout(\alu_inst|result[7]~82_combout ),
	.cout());
// synopsys translate_off
defparam \alu_inst|result[7]~82 .lut_mask = 16'hF2C2;
defparam \alu_inst|result[7]~82 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y39_N26
cycloneive_lcell_comb \alu_inst|xor_op|result[7] (
// Equation(s):
// \alu_inst|xor_op|result [7] = \regnum_inst|Mux40~4_combout  $ (((\regnum_inst|src_val[15]~41_combout ) # (\regnum_inst|src_val[7]~71_combout )))

	.dataa(gnd),
	.datab(\regnum_inst|src_val[15]~41_combout ),
	.datac(\regnum_inst|Mux40~4_combout ),
	.datad(\regnum_inst|src_val[7]~71_combout ),
	.cin(gnd),
	.combout(\alu_inst|xor_op|result [7]),
	.cout());
// synopsys translate_off
defparam \alu_inst|xor_op|result[7] .lut_mask = 16'h0F3C;
defparam \alu_inst|xor_op|result[7] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y36_N16
cycloneive_lcell_comb \alu_inst|result[7]~83 (
// Equation(s):
// \alu_inst|result[7]~83_combout  = (\alu_inst|result[7]~82_combout  & (((!\alu_inst|dadd_op|LessThan1~0_combout ) # (!\alu_inst|result[7]~144_combout )))) # (!\alu_inst|result[7]~82_combout  & (\alu_inst|xor_op|result [7] & (\alu_inst|result[7]~144_combout 
// )))

	.dataa(\alu_inst|result[7]~82_combout ),
	.datab(\alu_inst|xor_op|result [7]),
	.datac(\alu_inst|result[7]~144_combout ),
	.datad(\alu_inst|dadd_op|LessThan1~0_combout ),
	.cin(gnd),
	.combout(\alu_inst|result[7]~83_combout ),
	.cout());
// synopsys translate_off
defparam \alu_inst|result[7]~83 .lut_mask = 16'h4AEA;
defparam \alu_inst|result[7]~83 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y36_N22
cycloneive_lcell_comb \alu_inst|result[7]~84 (
// Equation(s):
// \alu_inst|result[7]~84_combout  = (\alu_inst|result[14]~27_combout  & ((\alu_inst|sub_op|result[7]~14_combout ) # ((\alu_inst|result[14]~25_combout )))) # (!\alu_inst|result[14]~27_combout  & (((\alu_inst|result[7]~83_combout  & 
// !\alu_inst|result[14]~25_combout ))))

	.dataa(\alu_inst|result[14]~27_combout ),
	.datab(\alu_inst|sub_op|result[7]~14_combout ),
	.datac(\alu_inst|result[7]~83_combout ),
	.datad(\alu_inst|result[14]~25_combout ),
	.cin(gnd),
	.combout(\alu_inst|result[7]~84_combout ),
	.cout());
// synopsys translate_off
defparam \alu_inst|result[7]~84 .lut_mask = 16'hAAD8;
defparam \alu_inst|result[7]~84 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y36_N0
cycloneive_lcell_comb \alu_inst|addc_op|Add0~16 (
// Equation(s):
// \alu_inst|addc_op|Add0~16_combout  = ((\regnum_inst|Mux40~4_combout  $ (\regnum_inst|src_val[7]~100_combout  $ (!\alu_inst|addc_op|Add0~15 )))) # (GND)
// \alu_inst|addc_op|Add0~17  = CARRY((\regnum_inst|Mux40~4_combout  & ((\regnum_inst|src_val[7]~100_combout ) # (!\alu_inst|addc_op|Add0~15 ))) # (!\regnum_inst|Mux40~4_combout  & (\regnum_inst|src_val[7]~100_combout  & !\alu_inst|addc_op|Add0~15 )))

	.dataa(\regnum_inst|Mux40~4_combout ),
	.datab(\regnum_inst|src_val[7]~100_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu_inst|addc_op|Add0~15 ),
	.combout(\alu_inst|addc_op|Add0~16_combout ),
	.cout(\alu_inst|addc_op|Add0~17 ));
// synopsys translate_off
defparam \alu_inst|addc_op|Add0~16 .lut_mask = 16'h698E;
defparam \alu_inst|addc_op|Add0~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y36_N10
cycloneive_lcell_comb \alu_inst|result[7]~85 (
// Equation(s):
// \alu_inst|result[7]~85_combout  = (\alu_inst|result[7]~84_combout  & (((\alu_inst|addc_op|Add0~16_combout ) # (!\alu_inst|result[14]~25_combout )))) # (!\alu_inst|result[7]~84_combout  & (\alu_inst|subc_op|Add0~16_combout  & 
// ((\alu_inst|result[14]~25_combout ))))

	.dataa(\alu_inst|subc_op|Add0~16_combout ),
	.datab(\alu_inst|result[7]~84_combout ),
	.datac(\alu_inst|addc_op|Add0~16_combout ),
	.datad(\alu_inst|result[14]~25_combout ),
	.cin(gnd),
	.combout(\alu_inst|result[7]~85_combout ),
	.cout());
// synopsys translate_off
defparam \alu_inst|result[7]~85 .lut_mask = 16'hE2CC;
defparam \alu_inst|result[7]~85 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y36_N12
cycloneive_lcell_comb \alu_inst|result[7]~86 (
// Equation(s):
// \alu_inst|result[7]~86_combout  = (\pipeline|enable_i[0][9]~q  & (\alu_inst|add_op|result[7]~14_combout )) # (!\pipeline|enable_i[0][9]~q  & ((\alu_inst|result[7]~85_combout )))

	.dataa(gnd),
	.datab(\pipeline|enable_i[0][9]~q ),
	.datac(\alu_inst|add_op|result[7]~14_combout ),
	.datad(\alu_inst|result[7]~85_combout ),
	.cin(gnd),
	.combout(\alu_inst|result[7]~86_combout ),
	.cout());
// synopsys translate_off
defparam \alu_inst|result[7]~86 .lut_mask = 16'hF3C0;
defparam \alu_inst|result[7]~86 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y36_N13
dffeas \pipeline|exec_result_i[0][7] (
	.clk(\clk~clkctrl_outclk ),
	.d(\alu_inst|result[7]~86_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeline|exec_result_i[0][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pipeline|exec_result_i[0][7] .is_wysiwyg = "true";
defparam \pipeline|exec_result_i[0][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y36_N17
dffeas \pipeline|exec_result_i[1][7] (
	.clk(\clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\pipeline|exec_result_i[0][7]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeline|exec_result_i[1][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pipeline|exec_result_i[1][7] .is_wysiwyg = "true";
defparam \pipeline|exec_result_i[1][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y38_N4
cycloneive_lcell_comb \pipeline|gprc_i~13 (
// Equation(s):
// \pipeline|gprc_i~13_combout  = (\pipeline|exec_result_i[1][7]~q  & ((\pipeline|always0~5_combout ) # ((\pipeline|always0~4_combout ) # (\pipeline|enable_i_rtl_0|auto_generated|altsyncram4|ram_block5a10 ))))

	.dataa(\pipeline|always0~5_combout ),
	.datab(\pipeline|always0~4_combout ),
	.datac(\pipeline|exec_result_i[1][7]~q ),
	.datad(\pipeline|enable_i_rtl_0|auto_generated|altsyncram4|ram_block5a10 ),
	.cin(gnd),
	.combout(\pipeline|gprc_i~13_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|gprc_i~13 .lut_mask = 16'hF0E0;
defparam \pipeline|gprc_i~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y37_N23
dffeas \pipeline|gprc_i[0][4][7] (
	.clk(\clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\pipeline|gprc_i~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\pipeline|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeline|gprc_i[0][4][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pipeline|gprc_i[0][4][7] .is_wysiwyg = "true";
defparam \pipeline|gprc_i[0][4][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y37_N22
cycloneive_lcell_comb \regnum_inst|Mux40~0 (
// Equation(s):
// \regnum_inst|Mux40~0_combout  = (\pipeline|D_i[0][0]~q  & (\pipeline|D_i[0][1]~q )) # (!\pipeline|D_i[0][0]~q  & ((\pipeline|D_i[0][1]~q  & ((\pipeline|gprc_i[0][6][7]~q ))) # (!\pipeline|D_i[0][1]~q  & (\pipeline|gprc_i[0][4][7]~q ))))

	.dataa(\pipeline|D_i[0][0]~q ),
	.datab(\pipeline|D_i[0][1]~q ),
	.datac(\pipeline|gprc_i[0][4][7]~q ),
	.datad(\pipeline|gprc_i[0][6][7]~q ),
	.cin(gnd),
	.combout(\regnum_inst|Mux40~0_combout ),
	.cout());
// synopsys translate_off
defparam \regnum_inst|Mux40~0 .lut_mask = 16'hDC98;
defparam \regnum_inst|Mux40~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y39_N28
cycloneive_lcell_comb \regnum_inst|Mux40~1 (
// Equation(s):
// \regnum_inst|Mux40~1_combout  = (\pipeline|D_i[0][0]~q  & ((\regnum_inst|Mux40~0_combout  & (\pipeline|gprc_i[0][7][7]~q )) # (!\regnum_inst|Mux40~0_combout  & ((\pipeline|gprc_i[0][5][7]~q ))))) # (!\pipeline|D_i[0][0]~q  & (\regnum_inst|Mux40~0_combout 
// ))

	.dataa(\pipeline|D_i[0][0]~q ),
	.datab(\regnum_inst|Mux40~0_combout ),
	.datac(\pipeline|gprc_i[0][7][7]~q ),
	.datad(\pipeline|gprc_i[0][5][7]~q ),
	.cin(gnd),
	.combout(\regnum_inst|Mux40~1_combout ),
	.cout());
// synopsys translate_off
defparam \regnum_inst|Mux40~1 .lut_mask = 16'hE6C4;
defparam \regnum_inst|Mux40~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y38_N30
cycloneive_lcell_comb \regnum_inst|Mux40~2 (
// Equation(s):
// \regnum_inst|Mux40~2_combout  = (\pipeline|D_i[0][0]~q  & ((\pipeline|D_i[0][1]~q ) # ((\pipeline|gprc_i[0][1][7]~q )))) # (!\pipeline|D_i[0][0]~q  & (!\pipeline|D_i[0][1]~q  & (\pipeline|gprc_i[0][0][7]~q )))

	.dataa(\pipeline|D_i[0][0]~q ),
	.datab(\pipeline|D_i[0][1]~q ),
	.datac(\pipeline|gprc_i[0][0][7]~q ),
	.datad(\pipeline|gprc_i[0][1][7]~q ),
	.cin(gnd),
	.combout(\regnum_inst|Mux40~2_combout ),
	.cout());
// synopsys translate_off
defparam \regnum_inst|Mux40~2 .lut_mask = 16'hBA98;
defparam \regnum_inst|Mux40~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y39_N0
cycloneive_lcell_comb \regnum_inst|Mux40~3 (
// Equation(s):
// \regnum_inst|Mux40~3_combout  = (\regnum_inst|Mux40~2_combout  & (((\pipeline|gprc_i[0][3][7]~q )) # (!\pipeline|D_i[0][1]~q ))) # (!\regnum_inst|Mux40~2_combout  & (\pipeline|D_i[0][1]~q  & (\pipeline|gprc_i[0][2][7]~q )))

	.dataa(\regnum_inst|Mux40~2_combout ),
	.datab(\pipeline|D_i[0][1]~q ),
	.datac(\pipeline|gprc_i[0][2][7]~q ),
	.datad(\pipeline|gprc_i[0][3][7]~q ),
	.cin(gnd),
	.combout(\regnum_inst|Mux40~3_combout ),
	.cout());
// synopsys translate_off
defparam \regnum_inst|Mux40~3 .lut_mask = 16'hEA62;
defparam \regnum_inst|Mux40~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y39_N10
cycloneive_lcell_comb \regnum_inst|Mux40~4 (
// Equation(s):
// \regnum_inst|Mux40~4_combout  = (\pipeline|D_i[0][2]~q  & (\regnum_inst|Mux40~1_combout )) # (!\pipeline|D_i[0][2]~q  & ((\regnum_inst|Mux40~3_combout )))

	.dataa(\regnum_inst|Mux40~1_combout ),
	.datab(\pipeline|D_i[0][2]~q ),
	.datac(gnd),
	.datad(\regnum_inst|Mux40~3_combout ),
	.cin(gnd),
	.combout(\regnum_inst|Mux40~4_combout ),
	.cout());
// synopsys translate_off
defparam \regnum_inst|Mux40~4 .lut_mask = 16'hBB88;
defparam \regnum_inst|Mux40~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y36_N2
cycloneive_lcell_comb \alu_inst|subc_op|Add0~18 (
// Equation(s):
// \alu_inst|subc_op|Add0~18_combout  = (\regnum_inst|src_val[8]~99_combout  & ((\regnum_inst|Mux39~4_combout  & (!\alu_inst|subc_op|Add0~17 )) # (!\regnum_inst|Mux39~4_combout  & ((\alu_inst|subc_op|Add0~17 ) # (GND))))) # 
// (!\regnum_inst|src_val[8]~99_combout  & ((\regnum_inst|Mux39~4_combout  & (\alu_inst|subc_op|Add0~17  & VCC)) # (!\regnum_inst|Mux39~4_combout  & (!\alu_inst|subc_op|Add0~17 ))))
// \alu_inst|subc_op|Add0~19  = CARRY((\regnum_inst|src_val[8]~99_combout  & ((!\alu_inst|subc_op|Add0~17 ) # (!\regnum_inst|Mux39~4_combout ))) # (!\regnum_inst|src_val[8]~99_combout  & (!\regnum_inst|Mux39~4_combout  & !\alu_inst|subc_op|Add0~17 )))

	.dataa(\regnum_inst|src_val[8]~99_combout ),
	.datab(\regnum_inst|Mux39~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu_inst|subc_op|Add0~17 ),
	.combout(\alu_inst|subc_op|Add0~18_combout ),
	.cout(\alu_inst|subc_op|Add0~19 ));
// synopsys translate_off
defparam \alu_inst|subc_op|Add0~18 .lut_mask = 16'h692B;
defparam \alu_inst|subc_op|Add0~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y37_N26
cycloneive_lcell_comb \alu_inst|result[8]~47 (
// Equation(s):
// \alu_inst|result[8]~47_combout  = (\alu_inst|result[4]~30_combout  & ((\alu_inst|result[4]~31_combout ) # ((\regnum_inst|src_val[8]~99_combout  & \regnum_inst|Mux39~4_combout )))) # (!\alu_inst|result[4]~30_combout  & (!\alu_inst|result[4]~31_combout  & 
// ((\regnum_inst|src_val[8]~99_combout ) # (\regnum_inst|Mux39~4_combout ))))

	.dataa(\regnum_inst|src_val[8]~99_combout ),
	.datab(\alu_inst|result[4]~30_combout ),
	.datac(\alu_inst|result[4]~31_combout ),
	.datad(\regnum_inst|Mux39~4_combout ),
	.cin(gnd),
	.combout(\alu_inst|result[8]~47_combout ),
	.cout());
// synopsys translate_off
defparam \alu_inst|result[8]~47 .lut_mask = 16'hCBC2;
defparam \alu_inst|result[8]~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y35_N14
cycloneive_lcell_comb \alu_inst|bis_op|ShiftLeft0~9 (
// Equation(s):
// \alu_inst|bis_op|ShiftLeft0~9_combout  = (\regnum_inst|src_val[3]~17_combout  & !\alu_inst|bis_op|ShiftLeft0~4_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\regnum_inst|src_val[3]~17_combout ),
	.datad(\alu_inst|bis_op|ShiftLeft0~4_combout ),
	.cin(gnd),
	.combout(\alu_inst|bis_op|ShiftLeft0~9_combout ),
	.cout());
// synopsys translate_off
defparam \alu_inst|bis_op|ShiftLeft0~9 .lut_mask = 16'h00F0;
defparam \alu_inst|bis_op|ShiftLeft0~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y35_N24
cycloneive_lcell_comb \alu_inst|bis_op|ShiftLeft0~10 (
// Equation(s):
// \alu_inst|bis_op|ShiftLeft0~10_combout  = (\regnum_inst|src_val[2]~102_combout ) # ((\regnum_inst|src_val[0]~10_combout ) # ((\regnum_inst|src_val[1]~94_combout ) # (!\alu_inst|bis_op|ShiftLeft0~9_combout )))

	.dataa(\regnum_inst|src_val[2]~102_combout ),
	.datab(\regnum_inst|src_val[0]~10_combout ),
	.datac(\alu_inst|bis_op|ShiftLeft0~9_combout ),
	.datad(\regnum_inst|src_val[1]~94_combout ),
	.cin(gnd),
	.combout(\alu_inst|bis_op|ShiftLeft0~10_combout ),
	.cout());
// synopsys translate_off
defparam \alu_inst|bis_op|ShiftLeft0~10 .lut_mask = 16'hFFEF;
defparam \alu_inst|bis_op|ShiftLeft0~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y35_N20
cycloneive_lcell_comb \alu_inst|result[8]~48 (
// Equation(s):
// \alu_inst|result[8]~48_combout  = (\alu_inst|result[4]~28_combout  & ((\alu_inst|bis_op|ShiftLeft0~10_combout  & ((\regnum_inst|Mux39~4_combout ))) # (!\alu_inst|bis_op|ShiftLeft0~10_combout  & (!\alu_inst|result[8]~47_combout )))) # 
// (!\alu_inst|result[4]~28_combout  & (\alu_inst|result[8]~47_combout ))

	.dataa(\alu_inst|result[8]~47_combout ),
	.datab(\alu_inst|result[4]~28_combout ),
	.datac(\regnum_inst|Mux39~4_combout ),
	.datad(\alu_inst|bis_op|ShiftLeft0~10_combout ),
	.cin(gnd),
	.combout(\alu_inst|result[8]~48_combout ),
	.cout());
// synopsys translate_off
defparam \alu_inst|result[8]~48 .lut_mask = 16'hE266;
defparam \alu_inst|result[8]~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y39_N16
cycloneive_lcell_comb \alu_inst|xor_op|result[8] (
// Equation(s):
// \alu_inst|xor_op|result [8] = \regnum_inst|Mux39~4_combout  $ (((\regnum_inst|src_val[8]~66_combout ) # (\regnum_inst|src_val[15]~41_combout )))

	.dataa(\regnum_inst|Mux39~4_combout ),
	.datab(gnd),
	.datac(\regnum_inst|src_val[8]~66_combout ),
	.datad(\regnum_inst|src_val[15]~41_combout ),
	.cin(gnd),
	.combout(\alu_inst|xor_op|result [8]),
	.cout());
// synopsys translate_off
defparam \alu_inst|xor_op|result[8] .lut_mask = 16'h555A;
defparam \alu_inst|xor_op|result[8] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y35_N22
cycloneive_lcell_comb \alu_inst|result[8]~49 (
// Equation(s):
// \alu_inst|result[8]~49_combout  = (\alu_inst|result[4]~40_combout  & ((\alu_inst|result[4]~26_combout ) # ((\alu_inst|xor_op|result [8])))) # (!\alu_inst|result[4]~40_combout  & (!\alu_inst|result[4]~26_combout  & (\alu_inst|result[8]~48_combout )))

	.dataa(\alu_inst|result[4]~40_combout ),
	.datab(\alu_inst|result[4]~26_combout ),
	.datac(\alu_inst|result[8]~48_combout ),
	.datad(\alu_inst|xor_op|result [8]),
	.cin(gnd),
	.combout(\alu_inst|result[8]~49_combout ),
	.cout());
// synopsys translate_off
defparam \alu_inst|result[8]~49 .lut_mask = 16'hBA98;
defparam \alu_inst|result[8]~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y36_N22
cycloneive_lcell_comb \alu_inst|dadd_op|Add6~1 (
// Equation(s):
// \alu_inst|dadd_op|Add6~1_cout  = CARRY((\alu_inst|dadd_op|Add3~8_combout  & \alu_inst|dadd_op|LessThan1~0_combout ))

	.dataa(\alu_inst|dadd_op|Add3~8_combout ),
	.datab(\alu_inst|dadd_op|LessThan1~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\alu_inst|dadd_op|Add6~1_cout ));
// synopsys translate_off
defparam \alu_inst|dadd_op|Add6~1 .lut_mask = 16'h0088;
defparam \alu_inst|dadd_op|Add6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y36_N24
cycloneive_lcell_comb \alu_inst|dadd_op|Add6~2 (
// Equation(s):
// \alu_inst|dadd_op|Add6~2_combout  = (\regnum_inst|src_val[8]~99_combout  & ((\regnum_inst|Mux39~4_combout  & (\alu_inst|dadd_op|Add6~1_cout  & VCC)) # (!\regnum_inst|Mux39~4_combout  & (!\alu_inst|dadd_op|Add6~1_cout )))) # 
// (!\regnum_inst|src_val[8]~99_combout  & ((\regnum_inst|Mux39~4_combout  & (!\alu_inst|dadd_op|Add6~1_cout )) # (!\regnum_inst|Mux39~4_combout  & ((\alu_inst|dadd_op|Add6~1_cout ) # (GND)))))
// \alu_inst|dadd_op|Add6~3  = CARRY((\regnum_inst|src_val[8]~99_combout  & (!\regnum_inst|Mux39~4_combout  & !\alu_inst|dadd_op|Add6~1_cout )) # (!\regnum_inst|src_val[8]~99_combout  & ((!\alu_inst|dadd_op|Add6~1_cout ) # (!\regnum_inst|Mux39~4_combout ))))

	.dataa(\regnum_inst|src_val[8]~99_combout ),
	.datab(\regnum_inst|Mux39~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu_inst|dadd_op|Add6~1_cout ),
	.combout(\alu_inst|dadd_op|Add6~2_combout ),
	.cout(\alu_inst|dadd_op|Add6~3 ));
// synopsys translate_off
defparam \alu_inst|dadd_op|Add6~2 .lut_mask = 16'h9617;
defparam \alu_inst|dadd_op|Add6~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y36_N18
cycloneive_lcell_comb \alu_inst|result[8]~50 (
// Equation(s):
// \alu_inst|result[8]~50_combout  = (\alu_inst|result[4]~26_combout  & ((\alu_inst|result[8]~49_combout  & (\alu_inst|subc_op|Add0~18_combout )) # (!\alu_inst|result[8]~49_combout  & ((\alu_inst|dadd_op|Add6~2_combout ))))) # 
// (!\alu_inst|result[4]~26_combout  & (((\alu_inst|result[8]~49_combout ))))

	.dataa(\alu_inst|result[4]~26_combout ),
	.datab(\alu_inst|subc_op|Add0~18_combout ),
	.datac(\alu_inst|result[8]~49_combout ),
	.datad(\alu_inst|dadd_op|Add6~2_combout ),
	.cin(gnd),
	.combout(\alu_inst|result[8]~50_combout ),
	.cout());
// synopsys translate_off
defparam \alu_inst|result[8]~50 .lut_mask = 16'hDAD0;
defparam \alu_inst|result[8]~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y36_N2
cycloneive_lcell_comb \alu_inst|addc_op|Add0~18 (
// Equation(s):
// \alu_inst|addc_op|Add0~18_combout  = (\regnum_inst|Mux39~4_combout  & ((\regnum_inst|src_val[8]~99_combout  & (\alu_inst|addc_op|Add0~17  & VCC)) # (!\regnum_inst|src_val[8]~99_combout  & (!\alu_inst|addc_op|Add0~17 )))) # (!\regnum_inst|Mux39~4_combout  
// & ((\regnum_inst|src_val[8]~99_combout  & (!\alu_inst|addc_op|Add0~17 )) # (!\regnum_inst|src_val[8]~99_combout  & ((\alu_inst|addc_op|Add0~17 ) # (GND)))))
// \alu_inst|addc_op|Add0~19  = CARRY((\regnum_inst|Mux39~4_combout  & (!\regnum_inst|src_val[8]~99_combout  & !\alu_inst|addc_op|Add0~17 )) # (!\regnum_inst|Mux39~4_combout  & ((!\alu_inst|addc_op|Add0~17 ) # (!\regnum_inst|src_val[8]~99_combout ))))

	.dataa(\regnum_inst|Mux39~4_combout ),
	.datab(\regnum_inst|src_val[8]~99_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu_inst|addc_op|Add0~17 ),
	.combout(\alu_inst|addc_op|Add0~18_combout ),
	.cout(\alu_inst|addc_op|Add0~19 ));
// synopsys translate_off
defparam \alu_inst|addc_op|Add0~18 .lut_mask = 16'h9617;
defparam \alu_inst|addc_op|Add0~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X53_Y38_N12
cycloneive_lcell_comb \alu_inst|result[8]~51 (
// Equation(s):
// \alu_inst|result[8]~51_combout  = (\alu_inst|result[0]~13_combout  & (\alu_inst|result[8]~50_combout  & ((!\alu_inst|result[4]~39_combout )))) # (!\alu_inst|result[0]~13_combout  & (((\alu_inst|addc_op|Add0~18_combout ) # (\alu_inst|result[4]~39_combout 
// ))))

	.dataa(\alu_inst|result[8]~50_combout ),
	.datab(\alu_inst|result[0]~13_combout ),
	.datac(\alu_inst|addc_op|Add0~18_combout ),
	.datad(\alu_inst|result[4]~39_combout ),
	.cin(gnd),
	.combout(\alu_inst|result[8]~51_combout ),
	.cout());
// synopsys translate_off
defparam \alu_inst|result[8]~51 .lut_mask = 16'h33B8;
defparam \alu_inst|result[8]~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y38_N16
cycloneive_lcell_comb \alu_inst|add_op|result[8]~16 (
// Equation(s):
// \alu_inst|add_op|result[8]~16_combout  = ((\regnum_inst|Mux39~4_combout  $ (\regnum_inst|src_val[8]~99_combout  $ (!\alu_inst|add_op|result[7]~15 )))) # (GND)
// \alu_inst|add_op|result[8]~17  = CARRY((\regnum_inst|Mux39~4_combout  & ((\regnum_inst|src_val[8]~99_combout ) # (!\alu_inst|add_op|result[7]~15 ))) # (!\regnum_inst|Mux39~4_combout  & (\regnum_inst|src_val[8]~99_combout  & !\alu_inst|add_op|result[7]~15 
// )))

	.dataa(\regnum_inst|Mux39~4_combout ),
	.datab(\regnum_inst|src_val[8]~99_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu_inst|add_op|result[7]~15 ),
	.combout(\alu_inst|add_op|result[8]~16_combout ),
	.cout(\alu_inst|add_op|result[8]~17 ));
// synopsys translate_off
defparam \alu_inst|add_op|result[8]~16 .lut_mask = 16'h698E;
defparam \alu_inst|add_op|result[8]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X53_Y37_N16
cycloneive_lcell_comb \alu_inst|sub_op|result[8]~16 (
// Equation(s):
// \alu_inst|sub_op|result[8]~16_combout  = ((\regnum_inst|src_val[8]~99_combout  $ (\regnum_inst|Mux39~4_combout  $ (\alu_inst|sub_op|result[7]~15 )))) # (GND)
// \alu_inst|sub_op|result[8]~17  = CARRY((\regnum_inst|src_val[8]~99_combout  & (\regnum_inst|Mux39~4_combout  & !\alu_inst|sub_op|result[7]~15 )) # (!\regnum_inst|src_val[8]~99_combout  & ((\regnum_inst|Mux39~4_combout ) # (!\alu_inst|sub_op|result[7]~15 
// ))))

	.dataa(\regnum_inst|src_val[8]~99_combout ),
	.datab(\regnum_inst|Mux39~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu_inst|sub_op|result[7]~15 ),
	.combout(\alu_inst|sub_op|result[8]~16_combout ),
	.cout(\alu_inst|sub_op|result[8]~17 ));
// synopsys translate_off
defparam \alu_inst|sub_op|result[8]~16 .lut_mask = 16'h964D;
defparam \alu_inst|sub_op|result[8]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X53_Y38_N6
cycloneive_lcell_comb \alu_inst|result[8]~52 (
// Equation(s):
// \alu_inst|result[8]~52_combout  = (\alu_inst|result[8]~51_combout  & ((\alu_inst|add_op|result[8]~16_combout ) # ((!\alu_inst|result[4]~39_combout )))) # (!\alu_inst|result[8]~51_combout  & (((\alu_inst|result[4]~39_combout  & 
// \alu_inst|sub_op|result[8]~16_combout ))))

	.dataa(\alu_inst|result[8]~51_combout ),
	.datab(\alu_inst|add_op|result[8]~16_combout ),
	.datac(\alu_inst|result[4]~39_combout ),
	.datad(\alu_inst|sub_op|result[8]~16_combout ),
	.cin(gnd),
	.combout(\alu_inst|result[8]~52_combout ),
	.cout());
// synopsys translate_off
defparam \alu_inst|result[8]~52 .lut_mask = 16'hDA8A;
defparam \alu_inst|result[8]~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y38_N7
dffeas \pipeline|exec_result_i[0][8] (
	.clk(\clk~clkctrl_outclk ),
	.d(\alu_inst|result[8]~52_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeline|exec_result_i[0][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pipeline|exec_result_i[0][8] .is_wysiwyg = "true";
defparam \pipeline|exec_result_i[0][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y38_N21
dffeas \pipeline|exec_result_i[1][8] (
	.clk(\clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\pipeline|exec_result_i[0][8]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeline|exec_result_i[1][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pipeline|exec_result_i[1][8] .is_wysiwyg = "true";
defparam \pipeline|exec_result_i[1][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y38_N18
cycloneive_lcell_comb \pipeline|gprc_i~12 (
// Equation(s):
// \pipeline|gprc_i~12_combout  = (\pipeline|exec_result_i[1][8]~q  & ((\pipeline|always0~4_combout ) # ((\pipeline|enable_i_rtl_0|auto_generated|altsyncram4|ram_block5a10 ) # (\pipeline|always0~5_combout ))))

	.dataa(\pipeline|exec_result_i[1][8]~q ),
	.datab(\pipeline|always0~4_combout ),
	.datac(\pipeline|enable_i_rtl_0|auto_generated|altsyncram4|ram_block5a10 ),
	.datad(\pipeline|always0~5_combout ),
	.cin(gnd),
	.combout(\pipeline|gprc_i~12_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|gprc_i~12 .lut_mask = 16'hAAA8;
defparam \pipeline|gprc_i~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y37_N27
dffeas \pipeline|gprc_i[0][4][8] (
	.clk(\clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\pipeline|gprc_i~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\pipeline|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeline|gprc_i[0][4][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pipeline|gprc_i[0][4][8] .is_wysiwyg = "true";
defparam \pipeline|gprc_i[0][4][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y37_N26
cycloneive_lcell_comb \regnum_inst|Mux39~0 (
// Equation(s):
// \regnum_inst|Mux39~0_combout  = (\pipeline|D_i[0][0]~q  & (\pipeline|D_i[0][1]~q )) # (!\pipeline|D_i[0][0]~q  & ((\pipeline|D_i[0][1]~q  & ((\pipeline|gprc_i[0][6][8]~q ))) # (!\pipeline|D_i[0][1]~q  & (\pipeline|gprc_i[0][4][8]~q ))))

	.dataa(\pipeline|D_i[0][0]~q ),
	.datab(\pipeline|D_i[0][1]~q ),
	.datac(\pipeline|gprc_i[0][4][8]~q ),
	.datad(\pipeline|gprc_i[0][6][8]~q ),
	.cin(gnd),
	.combout(\regnum_inst|Mux39~0_combout ),
	.cout());
// synopsys translate_off
defparam \regnum_inst|Mux39~0 .lut_mask = 16'hDC98;
defparam \regnum_inst|Mux39~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y39_N30
cycloneive_lcell_comb \regnum_inst|Mux39~1 (
// Equation(s):
// \regnum_inst|Mux39~1_combout  = (\pipeline|D_i[0][0]~q  & ((\regnum_inst|Mux39~0_combout  & (\pipeline|gprc_i[0][7][8]~q )) # (!\regnum_inst|Mux39~0_combout  & ((\pipeline|gprc_i[0][5][8]~q ))))) # (!\pipeline|D_i[0][0]~q  & (\regnum_inst|Mux39~0_combout 
// ))

	.dataa(\pipeline|D_i[0][0]~q ),
	.datab(\regnum_inst|Mux39~0_combout ),
	.datac(\pipeline|gprc_i[0][7][8]~q ),
	.datad(\pipeline|gprc_i[0][5][8]~q ),
	.cin(gnd),
	.combout(\regnum_inst|Mux39~1_combout ),
	.cout());
// synopsys translate_off
defparam \regnum_inst|Mux39~1 .lut_mask = 16'hE6C4;
defparam \regnum_inst|Mux39~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y39_N6
cycloneive_lcell_comb \regnum_inst|Mux39~2 (
// Equation(s):
// \regnum_inst|Mux39~2_combout  = (\pipeline|D_i[0][1]~q  & (\pipeline|D_i[0][0]~q )) # (!\pipeline|D_i[0][1]~q  & ((\pipeline|D_i[0][0]~q  & ((\pipeline|gprc_i[0][1][8]~q ))) # (!\pipeline|D_i[0][0]~q  & (\pipeline|gprc_i[0][0][8]~q ))))

	.dataa(\pipeline|D_i[0][1]~q ),
	.datab(\pipeline|D_i[0][0]~q ),
	.datac(\pipeline|gprc_i[0][0][8]~q ),
	.datad(\pipeline|gprc_i[0][1][8]~q ),
	.cin(gnd),
	.combout(\regnum_inst|Mux39~2_combout ),
	.cout());
// synopsys translate_off
defparam \regnum_inst|Mux39~2 .lut_mask = 16'hDC98;
defparam \regnum_inst|Mux39~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y39_N24
cycloneive_lcell_comb \regnum_inst|Mux39~3 (
// Equation(s):
// \regnum_inst|Mux39~3_combout  = (\pipeline|D_i[0][1]~q  & ((\regnum_inst|Mux39~2_combout  & (\pipeline|gprc_i[0][3][8]~q )) # (!\regnum_inst|Mux39~2_combout  & ((\pipeline|gprc_i[0][2][8]~q ))))) # (!\pipeline|D_i[0][1]~q  & 
// (((\regnum_inst|Mux39~2_combout ))))

	.dataa(\pipeline|gprc_i[0][3][8]~q ),
	.datab(\pipeline|D_i[0][1]~q ),
	.datac(\pipeline|gprc_i[0][2][8]~q ),
	.datad(\regnum_inst|Mux39~2_combout ),
	.cin(gnd),
	.combout(\regnum_inst|Mux39~3_combout ),
	.cout());
// synopsys translate_off
defparam \regnum_inst|Mux39~3 .lut_mask = 16'hBBC0;
defparam \regnum_inst|Mux39~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y39_N6
cycloneive_lcell_comb \regnum_inst|Mux39~4 (
// Equation(s):
// \regnum_inst|Mux39~4_combout  = (\pipeline|D_i[0][2]~q  & (\regnum_inst|Mux39~1_combout )) # (!\pipeline|D_i[0][2]~q  & ((\regnum_inst|Mux39~3_combout )))

	.dataa(gnd),
	.datab(\regnum_inst|Mux39~1_combout ),
	.datac(\pipeline|D_i[0][2]~q ),
	.datad(\regnum_inst|Mux39~3_combout ),
	.cin(gnd),
	.combout(\regnum_inst|Mux39~4_combout ),
	.cout());
// synopsys translate_off
defparam \regnum_inst|Mux39~4 .lut_mask = 16'hCFC0;
defparam \regnum_inst|Mux39~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y38_N18
cycloneive_lcell_comb \alu_inst|add_op|result[9]~18 (
// Equation(s):
// \alu_inst|add_op|result[9]~18_combout  = (\regnum_inst|Mux38~4_combout  & ((\regnum_inst|src_val[9]~98_combout  & (\alu_inst|add_op|result[8]~17  & VCC)) # (!\regnum_inst|src_val[9]~98_combout  & (!\alu_inst|add_op|result[8]~17 )))) # 
// (!\regnum_inst|Mux38~4_combout  & ((\regnum_inst|src_val[9]~98_combout  & (!\alu_inst|add_op|result[8]~17 )) # (!\regnum_inst|src_val[9]~98_combout  & ((\alu_inst|add_op|result[8]~17 ) # (GND)))))
// \alu_inst|add_op|result[9]~19  = CARRY((\regnum_inst|Mux38~4_combout  & (!\regnum_inst|src_val[9]~98_combout  & !\alu_inst|add_op|result[8]~17 )) # (!\regnum_inst|Mux38~4_combout  & ((!\alu_inst|add_op|result[8]~17 ) # (!\regnum_inst|src_val[9]~98_combout 
// ))))

	.dataa(\regnum_inst|Mux38~4_combout ),
	.datab(\regnum_inst|src_val[9]~98_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu_inst|add_op|result[8]~17 ),
	.combout(\alu_inst|add_op|result[9]~18_combout ),
	.cout(\alu_inst|add_op|result[9]~19 ));
// synopsys translate_off
defparam \alu_inst|add_op|result[9]~18 .lut_mask = 16'h9617;
defparam \alu_inst|add_op|result[9]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X53_Y37_N18
cycloneive_lcell_comb \alu_inst|sub_op|result[9]~18 (
// Equation(s):
// \alu_inst|sub_op|result[9]~18_combout  = (\regnum_inst|src_val[9]~98_combout  & ((\regnum_inst|Mux38~4_combout  & (!\alu_inst|sub_op|result[8]~17 )) # (!\regnum_inst|Mux38~4_combout  & ((\alu_inst|sub_op|result[8]~17 ) # (GND))))) # 
// (!\regnum_inst|src_val[9]~98_combout  & ((\regnum_inst|Mux38~4_combout  & (\alu_inst|sub_op|result[8]~17  & VCC)) # (!\regnum_inst|Mux38~4_combout  & (!\alu_inst|sub_op|result[8]~17 ))))
// \alu_inst|sub_op|result[9]~19  = CARRY((\regnum_inst|src_val[9]~98_combout  & ((!\alu_inst|sub_op|result[8]~17 ) # (!\regnum_inst|Mux38~4_combout ))) # (!\regnum_inst|src_val[9]~98_combout  & (!\regnum_inst|Mux38~4_combout  & 
// !\alu_inst|sub_op|result[8]~17 )))

	.dataa(\regnum_inst|src_val[9]~98_combout ),
	.datab(\regnum_inst|Mux38~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu_inst|sub_op|result[8]~17 ),
	.combout(\alu_inst|sub_op|result[9]~18_combout ),
	.cout(\alu_inst|sub_op|result[9]~19 ));
// synopsys translate_off
defparam \alu_inst|sub_op|result[9]~18 .lut_mask = 16'h692B;
defparam \alu_inst|sub_op|result[9]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y36_N4
cycloneive_lcell_comb \alu_inst|addc_op|Add0~20 (
// Equation(s):
// \alu_inst|addc_op|Add0~20_combout  = ((\regnum_inst|Mux38~4_combout  $ (\regnum_inst|src_val[9]~98_combout  $ (!\alu_inst|addc_op|Add0~19 )))) # (GND)
// \alu_inst|addc_op|Add0~21  = CARRY((\regnum_inst|Mux38~4_combout  & ((\regnum_inst|src_val[9]~98_combout ) # (!\alu_inst|addc_op|Add0~19 ))) # (!\regnum_inst|Mux38~4_combout  & (\regnum_inst|src_val[9]~98_combout  & !\alu_inst|addc_op|Add0~19 )))

	.dataa(\regnum_inst|Mux38~4_combout ),
	.datab(\regnum_inst|src_val[9]~98_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu_inst|addc_op|Add0~19 ),
	.combout(\alu_inst|addc_op|Add0~20_combout ),
	.cout(\alu_inst|addc_op|Add0~21 ));
// synopsys translate_off
defparam \alu_inst|addc_op|Add0~20 .lut_mask = 16'h698E;
defparam \alu_inst|addc_op|Add0~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y36_N4
cycloneive_lcell_comb \alu_inst|subc_op|Add0~20 (
// Equation(s):
// \alu_inst|subc_op|Add0~20_combout  = ((\regnum_inst|Mux38~4_combout  $ (\regnum_inst|src_val[9]~98_combout  $ (\alu_inst|subc_op|Add0~19 )))) # (GND)
// \alu_inst|subc_op|Add0~21  = CARRY((\regnum_inst|Mux38~4_combout  & ((!\alu_inst|subc_op|Add0~19 ) # (!\regnum_inst|src_val[9]~98_combout ))) # (!\regnum_inst|Mux38~4_combout  & (!\regnum_inst|src_val[9]~98_combout  & !\alu_inst|subc_op|Add0~19 )))

	.dataa(\regnum_inst|Mux38~4_combout ),
	.datab(\regnum_inst|src_val[9]~98_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu_inst|subc_op|Add0~19 ),
	.combout(\alu_inst|subc_op|Add0~20_combout ),
	.cout(\alu_inst|subc_op|Add0~21 ));
// synopsys translate_off
defparam \alu_inst|subc_op|Add0~20 .lut_mask = 16'h962B;
defparam \alu_inst|subc_op|Add0~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y36_N26
cycloneive_lcell_comb \alu_inst|dadd_op|Add6~4 (
// Equation(s):
// \alu_inst|dadd_op|Add6~4_combout  = ((\regnum_inst|Mux38~4_combout  $ (\regnum_inst|src_val[9]~98_combout  $ (!\alu_inst|dadd_op|Add6~3 )))) # (GND)
// \alu_inst|dadd_op|Add6~5  = CARRY((\regnum_inst|Mux38~4_combout  & ((\regnum_inst|src_val[9]~98_combout ) # (!\alu_inst|dadd_op|Add6~3 ))) # (!\regnum_inst|Mux38~4_combout  & (\regnum_inst|src_val[9]~98_combout  & !\alu_inst|dadd_op|Add6~3 )))

	.dataa(\regnum_inst|Mux38~4_combout ),
	.datab(\regnum_inst|src_val[9]~98_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu_inst|dadd_op|Add6~3 ),
	.combout(\alu_inst|dadd_op|Add6~4_combout ),
	.cout(\alu_inst|dadd_op|Add6~5 ));
// synopsys translate_off
defparam \alu_inst|dadd_op|Add6~4 .lut_mask = 16'h698E;
defparam \alu_inst|dadd_op|Add6~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y36_N28
cycloneive_lcell_comb \alu_inst|dadd_op|Add6~6 (
// Equation(s):
// \alu_inst|dadd_op|Add6~6_combout  = (\regnum_inst|src_val[10]~40_combout  & ((\regnum_inst|Mux37~4_combout  & (\alu_inst|dadd_op|Add6~5  & VCC)) # (!\regnum_inst|Mux37~4_combout  & (!\alu_inst|dadd_op|Add6~5 )))) # (!\regnum_inst|src_val[10]~40_combout  & 
// ((\regnum_inst|Mux37~4_combout  & (!\alu_inst|dadd_op|Add6~5 )) # (!\regnum_inst|Mux37~4_combout  & ((\alu_inst|dadd_op|Add6~5 ) # (GND)))))
// \alu_inst|dadd_op|Add6~7  = CARRY((\regnum_inst|src_val[10]~40_combout  & (!\regnum_inst|Mux37~4_combout  & !\alu_inst|dadd_op|Add6~5 )) # (!\regnum_inst|src_val[10]~40_combout  & ((!\alu_inst|dadd_op|Add6~5 ) # (!\regnum_inst|Mux37~4_combout ))))

	.dataa(\regnum_inst|src_val[10]~40_combout ),
	.datab(\regnum_inst|Mux37~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu_inst|dadd_op|Add6~5 ),
	.combout(\alu_inst|dadd_op|Add6~6_combout ),
	.cout(\alu_inst|dadd_op|Add6~7 ));
// synopsys translate_off
defparam \alu_inst|dadd_op|Add6~6 .lut_mask = 16'h9617;
defparam \alu_inst|dadd_op|Add6~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y36_N30
cycloneive_lcell_comb \alu_inst|dadd_op|Add6~8 (
// Equation(s):
// \alu_inst|dadd_op|Add6~8_combout  = \regnum_inst|Mux36~4_combout  $ (\alu_inst|dadd_op|Add6~7  $ (!\regnum_inst|src_val[11]~34_combout ))

	.dataa(gnd),
	.datab(\regnum_inst|Mux36~4_combout ),
	.datac(gnd),
	.datad(\regnum_inst|src_val[11]~34_combout ),
	.cin(\alu_inst|dadd_op|Add6~7 ),
	.combout(\alu_inst|dadd_op|Add6~8_combout ),
	.cout());
// synopsys translate_off
defparam \alu_inst|dadd_op|Add6~8 .lut_mask = 16'h3CC3;
defparam \alu_inst|dadd_op|Add6~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y36_N16
cycloneive_lcell_comb \alu_inst|dadd_op|LessThan2~0 (
// Equation(s):
// \alu_inst|dadd_op|LessThan2~0_combout  = (\alu_inst|dadd_op|Add6~6_combout ) # (\alu_inst|dadd_op|Add6~4_combout )

	.dataa(gnd),
	.datab(\alu_inst|dadd_op|Add6~6_combout ),
	.datac(gnd),
	.datad(\alu_inst|dadd_op|Add6~4_combout ),
	.cin(gnd),
	.combout(\alu_inst|dadd_op|LessThan2~0_combout ),
	.cout());
// synopsys translate_off
defparam \alu_inst|dadd_op|LessThan2~0 .lut_mask = 16'hFFCC;
defparam \alu_inst|dadd_op|LessThan2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y36_N4
cycloneive_lcell_comb \alu_inst|result[9]~145 (
// Equation(s):
// \alu_inst|result[9]~145_combout  = (\pipeline|enable_i[0][13]~q  & (((\alu_inst|dadd_op|LessThan2~0_combout  & \alu_inst|dadd_op|Add6~8_combout )))) # (!\pipeline|enable_i[0][13]~q  & (\pipeline|enable_i[0][15]~q ))

	.dataa(\pipeline|enable_i[0][15]~q ),
	.datab(\alu_inst|dadd_op|LessThan2~0_combout ),
	.datac(\pipeline|enable_i[0][13]~q ),
	.datad(\alu_inst|dadd_op|Add6~8_combout ),
	.cin(gnd),
	.combout(\alu_inst|result[9]~145_combout ),
	.cout());
// synopsys translate_off
defparam \alu_inst|result[9]~145 .lut_mask = 16'hCA0A;
defparam \alu_inst|result[9]~145 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y36_N6
cycloneive_lcell_comb \alu_inst|result[9]~105 (
// Equation(s):
// \alu_inst|result[9]~105_combout  = (\pipeline|enable_i[0][13]~q  & ((\alu_inst|dadd_op|Add6~4_combout  & (!\alu_inst|dadd_op|Add6~8_combout )) # (!\alu_inst|dadd_op|Add6~4_combout  & ((\alu_inst|result[9]~145_combout ))))) # (!\pipeline|enable_i[0][13]~q  
// & (((\alu_inst|result[9]~145_combout ))))

	.dataa(\alu_inst|dadd_op|Add6~8_combout ),
	.datab(\alu_inst|result[9]~145_combout ),
	.datac(\pipeline|enable_i[0][13]~q ),
	.datad(\alu_inst|dadd_op|Add6~4_combout ),
	.cin(gnd),
	.combout(\alu_inst|result[9]~105_combout ),
	.cout());
// synopsys translate_off
defparam \alu_inst|result[9]~105 .lut_mask = 16'h5CCC;
defparam \alu_inst|result[9]~105 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y36_N8
cycloneive_lcell_comb \alu_inst|result[9]~106 (
// Equation(s):
// \alu_inst|result[9]~106_combout  = (\alu_inst|result[9]~105_combout  & ((\pipeline|enable_i[0][13]~q ) # (\regnum_inst|src_val[9]~98_combout  $ (\regnum_inst|Mux38~4_combout ))))

	.dataa(\regnum_inst|src_val[9]~98_combout ),
	.datab(\regnum_inst|Mux38~4_combout ),
	.datac(\pipeline|enable_i[0][13]~q ),
	.datad(\alu_inst|result[9]~105_combout ),
	.cin(gnd),
	.combout(\alu_inst|result[9]~106_combout ),
	.cout());
// synopsys translate_off
defparam \alu_inst|result[9]~106 .lut_mask = 16'hF600;
defparam \alu_inst|result[9]~106 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y35_N6
cycloneive_lcell_comb \alu_inst|bis_op|ShiftLeft0~19 (
// Equation(s):
// \alu_inst|bis_op|ShiftLeft0~19_combout  = (!\regnum_inst|src_val[2]~102_combout  & (\regnum_inst|src_val[0]~10_combout  & (\alu_inst|bis_op|ShiftLeft0~9_combout  & !\regnum_inst|src_val[1]~94_combout )))

	.dataa(\regnum_inst|src_val[2]~102_combout ),
	.datab(\regnum_inst|src_val[0]~10_combout ),
	.datac(\alu_inst|bis_op|ShiftLeft0~9_combout ),
	.datad(\regnum_inst|src_val[1]~94_combout ),
	.cin(gnd),
	.combout(\alu_inst|bis_op|ShiftLeft0~19_combout ),
	.cout());
// synopsys translate_off
defparam \alu_inst|bis_op|ShiftLeft0~19 .lut_mask = 16'h0040;
defparam \alu_inst|bis_op|ShiftLeft0~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y36_N10
cycloneive_lcell_comb \alu_inst|result[9]~103 (
// Equation(s):
// \alu_inst|result[9]~103_combout  = (\alu_inst|result[4]~30_combout  & ((\alu_inst|result[4]~31_combout ) # ((\regnum_inst|Mux38~4_combout  & \regnum_inst|src_val[9]~98_combout )))) # (!\alu_inst|result[4]~30_combout  & (!\alu_inst|result[4]~31_combout  & 
// ((\regnum_inst|Mux38~4_combout ) # (\regnum_inst|src_val[9]~98_combout ))))

	.dataa(\alu_inst|result[4]~30_combout ),
	.datab(\regnum_inst|Mux38~4_combout ),
	.datac(\regnum_inst|src_val[9]~98_combout ),
	.datad(\alu_inst|result[4]~31_combout ),
	.cin(gnd),
	.combout(\alu_inst|result[9]~103_combout ),
	.cout());
// synopsys translate_off
defparam \alu_inst|result[9]~103 .lut_mask = 16'hAAD4;
defparam \alu_inst|result[9]~103 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y36_N12
cycloneive_lcell_comb \alu_inst|result[9]~104 (
// Equation(s):
// \alu_inst|result[9]~104_combout  = (\alu_inst|result[4]~28_combout  & ((\alu_inst|bis_op|ShiftLeft0~19_combout  & ((!\alu_inst|result[9]~103_combout ))) # (!\alu_inst|bis_op|ShiftLeft0~19_combout  & (\regnum_inst|Mux38~4_combout )))) # 
// (!\alu_inst|result[4]~28_combout  & (((\alu_inst|result[9]~103_combout ))))

	.dataa(\alu_inst|result[4]~28_combout ),
	.datab(\regnum_inst|Mux38~4_combout ),
	.datac(\alu_inst|bis_op|ShiftLeft0~19_combout ),
	.datad(\alu_inst|result[9]~103_combout ),
	.cin(gnd),
	.combout(\alu_inst|result[9]~104_combout ),
	.cout());
// synopsys translate_off
defparam \alu_inst|result[9]~104 .lut_mask = 16'h5DA8;
defparam \alu_inst|result[9]~104 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y36_N26
cycloneive_lcell_comb \alu_inst|result[9]~107 (
// Equation(s):
// \alu_inst|result[9]~107_combout  = (\alu_inst|result[9]~106_combout ) # ((!\pipeline|enable_i[0][13]~q  & (!\pipeline|enable_i[0][15]~q  & \alu_inst|result[9]~104_combout )))

	.dataa(\alu_inst|result[9]~106_combout ),
	.datab(\pipeline|enable_i[0][13]~q ),
	.datac(\pipeline|enable_i[0][15]~q ),
	.datad(\alu_inst|result[9]~104_combout ),
	.cin(gnd),
	.combout(\alu_inst|result[9]~107_combout ),
	.cout());
// synopsys translate_off
defparam \alu_inst|result[9]~107 .lut_mask = 16'hABAA;
defparam \alu_inst|result[9]~107 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y36_N0
cycloneive_lcell_comb \alu_inst|result[9]~108 (
// Equation(s):
// \alu_inst|result[9]~108_combout  = (\alu_inst|result[14]~27_combout  & (((\alu_inst|result[14]~25_combout )))) # (!\alu_inst|result[14]~27_combout  & ((\alu_inst|result[14]~25_combout  & (\alu_inst|subc_op|Add0~20_combout )) # 
// (!\alu_inst|result[14]~25_combout  & ((\alu_inst|result[9]~107_combout )))))

	.dataa(\alu_inst|subc_op|Add0~20_combout ),
	.datab(\alu_inst|result[9]~107_combout ),
	.datac(\alu_inst|result[14]~27_combout ),
	.datad(\alu_inst|result[14]~25_combout ),
	.cin(gnd),
	.combout(\alu_inst|result[9]~108_combout ),
	.cout());
// synopsys translate_off
defparam \alu_inst|result[9]~108 .lut_mask = 16'hFA0C;
defparam \alu_inst|result[9]~108 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y36_N18
cycloneive_lcell_comb \alu_inst|result[9]~109 (
// Equation(s):
// \alu_inst|result[9]~109_combout  = (\alu_inst|result[14]~27_combout  & ((\alu_inst|result[9]~108_combout  & ((\alu_inst|addc_op|Add0~20_combout ))) # (!\alu_inst|result[9]~108_combout  & (\alu_inst|sub_op|result[9]~18_combout )))) # 
// (!\alu_inst|result[14]~27_combout  & (((\alu_inst|result[9]~108_combout ))))

	.dataa(\alu_inst|sub_op|result[9]~18_combout ),
	.datab(\alu_inst|addc_op|Add0~20_combout ),
	.datac(\alu_inst|result[14]~27_combout ),
	.datad(\alu_inst|result[9]~108_combout ),
	.cin(gnd),
	.combout(\alu_inst|result[9]~109_combout ),
	.cout());
// synopsys translate_off
defparam \alu_inst|result[9]~109 .lut_mask = 16'hCFA0;
defparam \alu_inst|result[9]~109 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y36_N20
cycloneive_lcell_comb \alu_inst|result[9]~110 (
// Equation(s):
// \alu_inst|result[9]~110_combout  = (\pipeline|enable_i[0][9]~q  & (\alu_inst|add_op|result[9]~18_combout )) # (!\pipeline|enable_i[0][9]~q  & ((\alu_inst|result[9]~109_combout )))

	.dataa(gnd),
	.datab(\pipeline|enable_i[0][9]~q ),
	.datac(\alu_inst|add_op|result[9]~18_combout ),
	.datad(\alu_inst|result[9]~109_combout ),
	.cin(gnd),
	.combout(\alu_inst|result[9]~110_combout ),
	.cout());
// synopsys translate_off
defparam \alu_inst|result[9]~110 .lut_mask = 16'hF3C0;
defparam \alu_inst|result[9]~110 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y36_N21
dffeas \pipeline|exec_result_i[0][9] (
	.clk(\clk~clkctrl_outclk ),
	.d(\alu_inst|result[9]~110_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeline|exec_result_i[0][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pipeline|exec_result_i[0][9] .is_wysiwyg = "true";
defparam \pipeline|exec_result_i[0][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y36_N3
dffeas \pipeline|exec_result_i[1][9] (
	.clk(\clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\pipeline|exec_result_i[0][9]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeline|exec_result_i[1][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pipeline|exec_result_i[1][9] .is_wysiwyg = "true";
defparam \pipeline|exec_result_i[1][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y38_N8
cycloneive_lcell_comb \pipeline|gprc_i~11 (
// Equation(s):
// \pipeline|gprc_i~11_combout  = (\pipeline|exec_result_i[1][9]~q  & ((\pipeline|always0~4_combout ) # ((\pipeline|enable_i_rtl_0|auto_generated|altsyncram4|ram_block5a10 ) # (\pipeline|always0~5_combout ))))

	.dataa(\pipeline|always0~4_combout ),
	.datab(\pipeline|exec_result_i[1][9]~q ),
	.datac(\pipeline|enable_i_rtl_0|auto_generated|altsyncram4|ram_block5a10 ),
	.datad(\pipeline|always0~5_combout ),
	.cin(gnd),
	.combout(\pipeline|gprc_i~11_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|gprc_i~11 .lut_mask = 16'hCCC8;
defparam \pipeline|gprc_i~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y39_N23
dffeas \pipeline|gprc_i[0][4][9] (
	.clk(\clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\pipeline|gprc_i~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\pipeline|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeline|gprc_i[0][4][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pipeline|gprc_i[0][4][9] .is_wysiwyg = "true";
defparam \pipeline|gprc_i[0][4][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y39_N22
cycloneive_lcell_comb \regnum_inst|Mux38~0 (
// Equation(s):
// \regnum_inst|Mux38~0_combout  = (\pipeline|D_i[0][1]~q  & ((\pipeline|D_i[0][0]~q ) # ((\pipeline|gprc_i[0][6][9]~q )))) # (!\pipeline|D_i[0][1]~q  & (!\pipeline|D_i[0][0]~q  & (\pipeline|gprc_i[0][4][9]~q )))

	.dataa(\pipeline|D_i[0][1]~q ),
	.datab(\pipeline|D_i[0][0]~q ),
	.datac(\pipeline|gprc_i[0][4][9]~q ),
	.datad(\pipeline|gprc_i[0][6][9]~q ),
	.cin(gnd),
	.combout(\regnum_inst|Mux38~0_combout ),
	.cout());
// synopsys translate_off
defparam \regnum_inst|Mux38~0 .lut_mask = 16'hBA98;
defparam \regnum_inst|Mux38~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y40_N30
cycloneive_lcell_comb \regnum_inst|Mux38~1 (
// Equation(s):
// \regnum_inst|Mux38~1_combout  = (\regnum_inst|Mux38~0_combout  & (((\pipeline|gprc_i[0][7][9]~q )) # (!\pipeline|D_i[0][0]~q ))) # (!\regnum_inst|Mux38~0_combout  & (\pipeline|D_i[0][0]~q  & ((\pipeline|gprc_i[0][5][9]~q ))))

	.dataa(\regnum_inst|Mux38~0_combout ),
	.datab(\pipeline|D_i[0][0]~q ),
	.datac(\pipeline|gprc_i[0][7][9]~q ),
	.datad(\pipeline|gprc_i[0][5][9]~q ),
	.cin(gnd),
	.combout(\regnum_inst|Mux38~1_combout ),
	.cout());
// synopsys translate_off
defparam \regnum_inst|Mux38~1 .lut_mask = 16'hE6A2;
defparam \regnum_inst|Mux38~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y39_N26
cycloneive_lcell_comb \regnum_inst|Mux38~2 (
// Equation(s):
// \regnum_inst|Mux38~2_combout  = (\pipeline|D_i[0][1]~q  & (\pipeline|D_i[0][0]~q )) # (!\pipeline|D_i[0][1]~q  & ((\pipeline|D_i[0][0]~q  & ((\pipeline|gprc_i[0][1][9]~q ))) # (!\pipeline|D_i[0][0]~q  & (\pipeline|gprc_i[0][0][9]~q ))))

	.dataa(\pipeline|D_i[0][1]~q ),
	.datab(\pipeline|D_i[0][0]~q ),
	.datac(\pipeline|gprc_i[0][0][9]~q ),
	.datad(\pipeline|gprc_i[0][1][9]~q ),
	.cin(gnd),
	.combout(\regnum_inst|Mux38~2_combout ),
	.cout());
// synopsys translate_off
defparam \regnum_inst|Mux38~2 .lut_mask = 16'hDC98;
defparam \regnum_inst|Mux38~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y38_N10
cycloneive_lcell_comb \regnum_inst|Mux38~3 (
// Equation(s):
// \regnum_inst|Mux38~3_combout  = (\pipeline|D_i[0][1]~q  & ((\regnum_inst|Mux38~2_combout  & (\pipeline|gprc_i[0][3][9]~q )) # (!\regnum_inst|Mux38~2_combout  & ((\pipeline|gprc_i[0][2][9]~q ))))) # (!\pipeline|D_i[0][1]~q  & 
// (((\regnum_inst|Mux38~2_combout ))))

	.dataa(\pipeline|D_i[0][1]~q ),
	.datab(\pipeline|gprc_i[0][3][9]~q ),
	.datac(\pipeline|gprc_i[0][2][9]~q ),
	.datad(\regnum_inst|Mux38~2_combout ),
	.cin(gnd),
	.combout(\regnum_inst|Mux38~3_combout ),
	.cout());
// synopsys translate_off
defparam \regnum_inst|Mux38~3 .lut_mask = 16'hDDA0;
defparam \regnum_inst|Mux38~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y37_N8
cycloneive_lcell_comb \regnum_inst|Mux38~4 (
// Equation(s):
// \regnum_inst|Mux38~4_combout  = (\pipeline|D_i[0][2]~q  & (\regnum_inst|Mux38~1_combout )) # (!\pipeline|D_i[0][2]~q  & ((\regnum_inst|Mux38~3_combout )))

	.dataa(\regnum_inst|Mux38~1_combout ),
	.datab(\pipeline|D_i[0][2]~q ),
	.datac(gnd),
	.datad(\regnum_inst|Mux38~3_combout ),
	.cin(gnd),
	.combout(\regnum_inst|Mux38~4_combout ),
	.cout());
// synopsys translate_off
defparam \regnum_inst|Mux38~4 .lut_mask = 16'hBB88;
defparam \regnum_inst|Mux38~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y38_N20
cycloneive_lcell_comb \alu_inst|add_op|result[10]~20 (
// Equation(s):
// \alu_inst|add_op|result[10]~20_combout  = ((\regnum_inst|src_val[10]~40_combout  $ (\regnum_inst|Mux37~4_combout  $ (!\alu_inst|add_op|result[9]~19 )))) # (GND)
// \alu_inst|add_op|result[10]~21  = CARRY((\regnum_inst|src_val[10]~40_combout  & ((\regnum_inst|Mux37~4_combout ) # (!\alu_inst|add_op|result[9]~19 ))) # (!\regnum_inst|src_val[10]~40_combout  & (\regnum_inst|Mux37~4_combout  & 
// !\alu_inst|add_op|result[9]~19 )))

	.dataa(\regnum_inst|src_val[10]~40_combout ),
	.datab(\regnum_inst|Mux37~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu_inst|add_op|result[9]~19 ),
	.combout(\alu_inst|add_op|result[10]~20_combout ),
	.cout(\alu_inst|add_op|result[10]~21 ));
// synopsys translate_off
defparam \alu_inst|add_op|result[10]~20 .lut_mask = 16'h698E;
defparam \alu_inst|add_op|result[10]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y36_N6
cycloneive_lcell_comb \alu_inst|addc_op|Add0~22 (
// Equation(s):
// \alu_inst|addc_op|Add0~22_combout  = (\regnum_inst|src_val[10]~40_combout  & ((\regnum_inst|Mux37~4_combout  & (\alu_inst|addc_op|Add0~21  & VCC)) # (!\regnum_inst|Mux37~4_combout  & (!\alu_inst|addc_op|Add0~21 )))) # (!\regnum_inst|src_val[10]~40_combout 
//  & ((\regnum_inst|Mux37~4_combout  & (!\alu_inst|addc_op|Add0~21 )) # (!\regnum_inst|Mux37~4_combout  & ((\alu_inst|addc_op|Add0~21 ) # (GND)))))
// \alu_inst|addc_op|Add0~23  = CARRY((\regnum_inst|src_val[10]~40_combout  & (!\regnum_inst|Mux37~4_combout  & !\alu_inst|addc_op|Add0~21 )) # (!\regnum_inst|src_val[10]~40_combout  & ((!\alu_inst|addc_op|Add0~21 ) # (!\regnum_inst|Mux37~4_combout ))))

	.dataa(\regnum_inst|src_val[10]~40_combout ),
	.datab(\regnum_inst|Mux37~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu_inst|addc_op|Add0~21 ),
	.combout(\alu_inst|addc_op|Add0~22_combout ),
	.cout(\alu_inst|addc_op|Add0~23 ));
// synopsys translate_off
defparam \alu_inst|addc_op|Add0~22 .lut_mask = 16'h9617;
defparam \alu_inst|addc_op|Add0~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y36_N30
cycloneive_lcell_comb \alu_inst|result[10]~118 (
// Equation(s):
// \alu_inst|result[10]~118_combout  = (\pipeline|enable_i[0][13]~q  & (((\alu_inst|dadd_op|Add6~6_combout )))) # (!\pipeline|enable_i[0][13]~q  & ((\regnum_inst|src_val[10]~39_combout ) # ((\regnum_inst|src_val[15]~41_combout ))))

	.dataa(\regnum_inst|src_val[10]~39_combout ),
	.datab(\alu_inst|dadd_op|Add6~6_combout ),
	.datac(\pipeline|enable_i[0][13]~q ),
	.datad(\regnum_inst|src_val[15]~41_combout ),
	.cin(gnd),
	.combout(\alu_inst|result[10]~118_combout ),
	.cout());
// synopsys translate_off
defparam \alu_inst|result[10]~118 .lut_mask = 16'hCFCA;
defparam \alu_inst|result[10]~118 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y36_N24
cycloneive_lcell_comb \alu_inst|result[10]~121 (
// Equation(s):
// \alu_inst|result[10]~121_combout  = (\pipeline|enable_i[0][13]~q  & (((!\alu_inst|dadd_op|Add6~4_combout ) # (!\alu_inst|result[9]~145_combout )))) # (!\pipeline|enable_i[0][13]~q  & (\regnum_inst|Mux37~4_combout  & (\alu_inst|result[9]~145_combout )))

	.dataa(\pipeline|enable_i[0][13]~q ),
	.datab(\regnum_inst|Mux37~4_combout ),
	.datac(\alu_inst|result[9]~145_combout ),
	.datad(\alu_inst|dadd_op|Add6~4_combout ),
	.cin(gnd),
	.combout(\alu_inst|result[10]~121_combout ),
	.cout());
// synopsys translate_off
defparam \alu_inst|result[10]~121 .lut_mask = 16'h4AEA;
defparam \alu_inst|result[10]~121 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y37_N10
cycloneive_lcell_comb \alu_inst|result[10]~119 (
// Equation(s):
// \alu_inst|result[10]~119_combout  = (\alu_inst|result[4]~31_combout  & (((\alu_inst|result[4]~30_combout )))) # (!\alu_inst|result[4]~31_combout  & ((\regnum_inst|src_val[10]~40_combout  & ((\regnum_inst|Mux37~4_combout ) # 
// (!\alu_inst|result[4]~30_combout ))) # (!\regnum_inst|src_val[10]~40_combout  & (\regnum_inst|Mux37~4_combout  & !\alu_inst|result[4]~30_combout ))))

	.dataa(\alu_inst|result[4]~31_combout ),
	.datab(\regnum_inst|src_val[10]~40_combout ),
	.datac(\regnum_inst|Mux37~4_combout ),
	.datad(\alu_inst|result[4]~30_combout ),
	.cin(gnd),
	.combout(\alu_inst|result[10]~119_combout ),
	.cout());
// synopsys translate_off
defparam \alu_inst|result[10]~119 .lut_mask = 16'hEA54;
defparam \alu_inst|result[10]~119 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y35_N18
cycloneive_lcell_comb \alu_inst|bis_op|ShiftLeft0~7 (
// Equation(s):
// \alu_inst|bis_op|ShiftLeft0~7_combout  = (\regnum_inst|src_val[1]~94_combout  & (\regnum_inst|src_val[3]~17_combout  & !\alu_inst|bis_op|ShiftLeft0~4_combout ))

	.dataa(gnd),
	.datab(\regnum_inst|src_val[1]~94_combout ),
	.datac(\regnum_inst|src_val[3]~17_combout ),
	.datad(\alu_inst|bis_op|ShiftLeft0~4_combout ),
	.cin(gnd),
	.combout(\alu_inst|bis_op|ShiftLeft0~7_combout ),
	.cout());
// synopsys translate_off
defparam \alu_inst|bis_op|ShiftLeft0~7 .lut_mask = 16'h00C0;
defparam \alu_inst|bis_op|ShiftLeft0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y35_N2
cycloneive_lcell_comb \alu_inst|bis_op|ShiftLeft0~21 (
// Equation(s):
// \alu_inst|bis_op|ShiftLeft0~21_combout  = (\regnum_inst|src_val[0]~10_combout ) # ((\regnum_inst|src_val[2]~102_combout ) # (!\alu_inst|bis_op|ShiftLeft0~7_combout ))

	.dataa(gnd),
	.datab(\regnum_inst|src_val[0]~10_combout ),
	.datac(\regnum_inst|src_val[2]~102_combout ),
	.datad(\alu_inst|bis_op|ShiftLeft0~7_combout ),
	.cin(gnd),
	.combout(\alu_inst|bis_op|ShiftLeft0~21_combout ),
	.cout());
// synopsys translate_off
defparam \alu_inst|bis_op|ShiftLeft0~21 .lut_mask = 16'hFCFF;
defparam \alu_inst|bis_op|ShiftLeft0~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y37_N28
cycloneive_lcell_comb \alu_inst|result[10]~120 (
// Equation(s):
// \alu_inst|result[10]~120_combout  = (\alu_inst|result[4]~28_combout  & ((\alu_inst|bis_op|ShiftLeft0~21_combout  & ((\regnum_inst|Mux37~4_combout ))) # (!\alu_inst|bis_op|ShiftLeft0~21_combout  & (!\alu_inst|result[10]~119_combout )))) # 
// (!\alu_inst|result[4]~28_combout  & (\alu_inst|result[10]~119_combout ))

	.dataa(\alu_inst|result[10]~119_combout ),
	.datab(\alu_inst|result[4]~28_combout ),
	.datac(\regnum_inst|Mux37~4_combout ),
	.datad(\alu_inst|bis_op|ShiftLeft0~21_combout ),
	.cin(gnd),
	.combout(\alu_inst|result[10]~120_combout ),
	.cout());
// synopsys translate_off
defparam \alu_inst|result[10]~120 .lut_mask = 16'hE266;
defparam \alu_inst|result[10]~120 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y36_N2
cycloneive_lcell_comb \alu_inst|result[10]~122 (
// Equation(s):
// \alu_inst|result[10]~122_combout  = (\alu_inst|result[10]~121_combout  & (\alu_inst|result[10]~118_combout  $ ((\alu_inst|result[9]~145_combout )))) # (!\alu_inst|result[10]~121_combout  & ((\alu_inst|result[9]~145_combout  & 
// (\alu_inst|result[10]~118_combout )) # (!\alu_inst|result[9]~145_combout  & ((\alu_inst|result[10]~120_combout )))))

	.dataa(\alu_inst|result[10]~118_combout ),
	.datab(\alu_inst|result[10]~121_combout ),
	.datac(\alu_inst|result[9]~145_combout ),
	.datad(\alu_inst|result[10]~120_combout ),
	.cin(gnd),
	.combout(\alu_inst|result[10]~122_combout ),
	.cout());
// synopsys translate_off
defparam \alu_inst|result[10]~122 .lut_mask = 16'h6B68;
defparam \alu_inst|result[10]~122 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y36_N6
cycloneive_lcell_comb \alu_inst|subc_op|Add0~22 (
// Equation(s):
// \alu_inst|subc_op|Add0~22_combout  = (\regnum_inst|src_val[10]~40_combout  & ((\regnum_inst|Mux37~4_combout  & (!\alu_inst|subc_op|Add0~21 )) # (!\regnum_inst|Mux37~4_combout  & ((\alu_inst|subc_op|Add0~21 ) # (GND))))) # 
// (!\regnum_inst|src_val[10]~40_combout  & ((\regnum_inst|Mux37~4_combout  & (\alu_inst|subc_op|Add0~21  & VCC)) # (!\regnum_inst|Mux37~4_combout  & (!\alu_inst|subc_op|Add0~21 ))))
// \alu_inst|subc_op|Add0~23  = CARRY((\regnum_inst|src_val[10]~40_combout  & ((!\alu_inst|subc_op|Add0~21 ) # (!\regnum_inst|Mux37~4_combout ))) # (!\regnum_inst|src_val[10]~40_combout  & (!\regnum_inst|Mux37~4_combout  & !\alu_inst|subc_op|Add0~21 )))

	.dataa(\regnum_inst|src_val[10]~40_combout ),
	.datab(\regnum_inst|Mux37~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu_inst|subc_op|Add0~21 ),
	.combout(\alu_inst|subc_op|Add0~22_combout ),
	.cout(\alu_inst|subc_op|Add0~23 ));
// synopsys translate_off
defparam \alu_inst|subc_op|Add0~22 .lut_mask = 16'h692B;
defparam \alu_inst|subc_op|Add0~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X53_Y34_N14
cycloneive_lcell_comb \alu_inst|result[10]~123 (
// Equation(s):
// \alu_inst|result[10]~123_combout  = (\alu_inst|result[14]~27_combout  & (((\alu_inst|result[14]~25_combout )))) # (!\alu_inst|result[14]~27_combout  & ((\alu_inst|result[14]~25_combout  & ((\alu_inst|subc_op|Add0~22_combout ))) # 
// (!\alu_inst|result[14]~25_combout  & (\alu_inst|result[10]~122_combout ))))

	.dataa(\alu_inst|result[10]~122_combout ),
	.datab(\alu_inst|result[14]~27_combout ),
	.datac(\alu_inst|result[14]~25_combout ),
	.datad(\alu_inst|subc_op|Add0~22_combout ),
	.cin(gnd),
	.combout(\alu_inst|result[10]~123_combout ),
	.cout());
// synopsys translate_off
defparam \alu_inst|result[10]~123 .lut_mask = 16'hF2C2;
defparam \alu_inst|result[10]~123 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y37_N20
cycloneive_lcell_comb \alu_inst|sub_op|result[10]~20 (
// Equation(s):
// \alu_inst|sub_op|result[10]~20_combout  = ((\regnum_inst|Mux37~4_combout  $ (\regnum_inst|src_val[10]~40_combout  $ (\alu_inst|sub_op|result[9]~19 )))) # (GND)
// \alu_inst|sub_op|result[10]~21  = CARRY((\regnum_inst|Mux37~4_combout  & ((!\alu_inst|sub_op|result[9]~19 ) # (!\regnum_inst|src_val[10]~40_combout ))) # (!\regnum_inst|Mux37~4_combout  & (!\regnum_inst|src_val[10]~40_combout  & 
// !\alu_inst|sub_op|result[9]~19 )))

	.dataa(\regnum_inst|Mux37~4_combout ),
	.datab(\regnum_inst|src_val[10]~40_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu_inst|sub_op|result[9]~19 ),
	.combout(\alu_inst|sub_op|result[10]~20_combout ),
	.cout(\alu_inst|sub_op|result[10]~21 ));
// synopsys translate_off
defparam \alu_inst|sub_op|result[10]~20 .lut_mask = 16'h962B;
defparam \alu_inst|sub_op|result[10]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X53_Y34_N16
cycloneive_lcell_comb \alu_inst|result[10]~124 (
// Equation(s):
// \alu_inst|result[10]~124_combout  = (\alu_inst|result[14]~27_combout  & ((\alu_inst|result[10]~123_combout  & (\alu_inst|addc_op|Add0~22_combout )) # (!\alu_inst|result[10]~123_combout  & ((\alu_inst|sub_op|result[10]~20_combout ))))) # 
// (!\alu_inst|result[14]~27_combout  & (((\alu_inst|result[10]~123_combout ))))

	.dataa(\alu_inst|addc_op|Add0~22_combout ),
	.datab(\alu_inst|result[14]~27_combout ),
	.datac(\alu_inst|result[10]~123_combout ),
	.datad(\alu_inst|sub_op|result[10]~20_combout ),
	.cin(gnd),
	.combout(\alu_inst|result[10]~124_combout ),
	.cout());
// synopsys translate_off
defparam \alu_inst|result[10]~124 .lut_mask = 16'hBCB0;
defparam \alu_inst|result[10]~124 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y34_N26
cycloneive_lcell_comb \alu_inst|result[10]~125 (
// Equation(s):
// \alu_inst|result[10]~125_combout  = (\pipeline|enable_i[0][9]~q  & (\alu_inst|add_op|result[10]~20_combout )) # (!\pipeline|enable_i[0][9]~q  & ((\alu_inst|result[10]~124_combout )))

	.dataa(gnd),
	.datab(\alu_inst|add_op|result[10]~20_combout ),
	.datac(\pipeline|enable_i[0][9]~q ),
	.datad(\alu_inst|result[10]~124_combout ),
	.cin(gnd),
	.combout(\alu_inst|result[10]~125_combout ),
	.cout());
// synopsys translate_off
defparam \alu_inst|result[10]~125 .lut_mask = 16'hCFC0;
defparam \alu_inst|result[10]~125 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y34_N27
dffeas \pipeline|exec_result_i[0][10] (
	.clk(\clk~clkctrl_outclk ),
	.d(\alu_inst|result[10]~125_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeline|exec_result_i[0][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pipeline|exec_result_i[0][10] .is_wysiwyg = "true";
defparam \pipeline|exec_result_i[0][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y34_N22
cycloneive_lcell_comb \pipeline|exec_result_i[1][10]~feeder (
// Equation(s):
// \pipeline|exec_result_i[1][10]~feeder_combout  = \pipeline|exec_result_i[0][10]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\pipeline|exec_result_i[0][10]~q ),
	.cin(gnd),
	.combout(\pipeline|exec_result_i[1][10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|exec_result_i[1][10]~feeder .lut_mask = 16'hFF00;
defparam \pipeline|exec_result_i[1][10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y34_N23
dffeas \pipeline|exec_result_i[1][10] (
	.clk(\clk~clkctrl_outclk ),
	.d(\pipeline|exec_result_i[1][10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeline|exec_result_i[1][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pipeline|exec_result_i[1][10] .is_wysiwyg = "true";
defparam \pipeline|exec_result_i[1][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y38_N24
cycloneive_lcell_comb \pipeline|gprc_i~7 (
// Equation(s):
// \pipeline|gprc_i~7_combout  = (\pipeline|exec_result_i[1][10]~q  & ((\pipeline|always0~4_combout ) # ((\pipeline|always0~5_combout ) # (\pipeline|enable_i_rtl_0|auto_generated|altsyncram4|ram_block5a10 ))))

	.dataa(\pipeline|always0~4_combout ),
	.datab(\pipeline|always0~5_combout ),
	.datac(\pipeline|enable_i_rtl_0|auto_generated|altsyncram4|ram_block5a10 ),
	.datad(\pipeline|exec_result_i[1][10]~q ),
	.cin(gnd),
	.combout(\pipeline|gprc_i~7_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|gprc_i~7 .lut_mask = 16'hFE00;
defparam \pipeline|gprc_i~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y40_N15
dffeas \pipeline|gprc_i[0][7][10] (
	.clk(\clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\pipeline|gprc_i~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\pipeline|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeline|gprc_i[0][7][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pipeline|gprc_i[0][7][10] .is_wysiwyg = "true";
defparam \pipeline|gprc_i[0][7][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y37_N4
cycloneive_lcell_comb \regnum_inst|src_val[10]~35 (
// Equation(s):
// \regnum_inst|src_val[10]~35_combout  = (\pipeline|S_i[0][1]~q  & (((\pipeline|gprc_i[0][6][10]~q ) # (\pipeline|S_i[0][0]~q )))) # (!\pipeline|S_i[0][1]~q  & (\pipeline|gprc_i[0][4][10]~q  & ((!\pipeline|S_i[0][0]~q ))))

	.dataa(\pipeline|gprc_i[0][4][10]~q ),
	.datab(\pipeline|S_i[0][1]~q ),
	.datac(\pipeline|gprc_i[0][6][10]~q ),
	.datad(\pipeline|S_i[0][0]~q ),
	.cin(gnd),
	.combout(\regnum_inst|src_val[10]~35_combout ),
	.cout());
// synopsys translate_off
defparam \regnum_inst|src_val[10]~35 .lut_mask = 16'hCCE2;
defparam \regnum_inst|src_val[10]~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y40_N20
cycloneive_lcell_comb \regnum_inst|src_val[10]~36 (
// Equation(s):
// \regnum_inst|src_val[10]~36_combout  = (\pipeline|S_i[0][0]~q  & ((\regnum_inst|src_val[10]~35_combout  & (\pipeline|gprc_i[0][7][10]~q )) # (!\regnum_inst|src_val[10]~35_combout  & ((\pipeline|gprc_i[0][5][10]~q ))))) # (!\pipeline|S_i[0][0]~q  & 
// (((\regnum_inst|src_val[10]~35_combout ))))

	.dataa(\pipeline|S_i[0][0]~q ),
	.datab(\pipeline|gprc_i[0][7][10]~q ),
	.datac(\pipeline|gprc_i[0][5][10]~q ),
	.datad(\regnum_inst|src_val[10]~35_combout ),
	.cin(gnd),
	.combout(\regnum_inst|src_val[10]~36_combout ),
	.cout());
// synopsys translate_off
defparam \regnum_inst|src_val[10]~36 .lut_mask = 16'hDDA0;
defparam \regnum_inst|src_val[10]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y38_N16
cycloneive_lcell_comb \regnum_inst|src_val[10]~37 (
// Equation(s):
// \regnum_inst|src_val[10]~37_combout  = (\pipeline|S_i[0][0]~q  & ((\pipeline|S_i[0][1]~q ) # ((\pipeline|gprc_i[0][1][10]~q )))) # (!\pipeline|S_i[0][0]~q  & (!\pipeline|S_i[0][1]~q  & ((\pipeline|gprc_i[0][0][10]~q ))))

	.dataa(\pipeline|S_i[0][0]~q ),
	.datab(\pipeline|S_i[0][1]~q ),
	.datac(\pipeline|gprc_i[0][1][10]~q ),
	.datad(\pipeline|gprc_i[0][0][10]~q ),
	.cin(gnd),
	.combout(\regnum_inst|src_val[10]~37_combout ),
	.cout());
// synopsys translate_off
defparam \regnum_inst|src_val[10]~37 .lut_mask = 16'hB9A8;
defparam \regnum_inst|src_val[10]~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y38_N18
cycloneive_lcell_comb \regnum_inst|src_val[10]~38 (
// Equation(s):
// \regnum_inst|src_val[10]~38_combout  = (\regnum_inst|src_val[10]~37_combout  & (((\pipeline|gprc_i[0][3][10]~q )) # (!\pipeline|S_i[0][1]~q ))) # (!\regnum_inst|src_val[10]~37_combout  & (\pipeline|S_i[0][1]~q  & (\pipeline|gprc_i[0][2][10]~q )))

	.dataa(\regnum_inst|src_val[10]~37_combout ),
	.datab(\pipeline|S_i[0][1]~q ),
	.datac(\pipeline|gprc_i[0][2][10]~q ),
	.datad(\pipeline|gprc_i[0][3][10]~q ),
	.cin(gnd),
	.combout(\regnum_inst|src_val[10]~38_combout ),
	.cout());
// synopsys translate_off
defparam \regnum_inst|src_val[10]~38 .lut_mask = 16'hEA62;
defparam \regnum_inst|src_val[10]~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y38_N4
cycloneive_lcell_comb \regnum_inst|src_val[10]~39 (
// Equation(s):
// \regnum_inst|src_val[10]~39_combout  = (!\pipeline|RC_i [0] & ((\pipeline|S_i[0][2]~q  & (\regnum_inst|src_val[10]~36_combout )) # (!\pipeline|S_i[0][2]~q  & ((\regnum_inst|src_val[10]~38_combout )))))

	.dataa(\pipeline|RC_i [0]),
	.datab(\pipeline|S_i[0][2]~q ),
	.datac(\regnum_inst|src_val[10]~36_combout ),
	.datad(\regnum_inst|src_val[10]~38_combout ),
	.cin(gnd),
	.combout(\regnum_inst|src_val[10]~39_combout ),
	.cout());
// synopsys translate_off
defparam \regnum_inst|src_val[10]~39 .lut_mask = 16'h5140;
defparam \regnum_inst|src_val[10]~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y38_N6
cycloneive_lcell_comb \regnum_inst|src_val[10]~40 (
// Equation(s):
// \regnum_inst|src_val[10]~40_combout  = (\regnum_inst|src_val[10]~39_combout ) # ((\pipeline|S_i[0][0]~q  & (\pipeline|S_i[0][1]~q  & \regnum_inst|src_val[3]~16_combout )))

	.dataa(\pipeline|S_i[0][0]~q ),
	.datab(\pipeline|S_i[0][1]~q ),
	.datac(\regnum_inst|src_val[10]~39_combout ),
	.datad(\regnum_inst|src_val[3]~16_combout ),
	.cin(gnd),
	.combout(\regnum_inst|src_val[10]~40_combout ),
	.cout());
// synopsys translate_off
defparam \regnum_inst|src_val[10]~40 .lut_mask = 16'hF8F0;
defparam \regnum_inst|src_val[10]~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y38_N22
cycloneive_lcell_comb \alu_inst|add_op|result[11]~22 (
// Equation(s):
// \alu_inst|add_op|result[11]~22_combout  = (\regnum_inst|Mux36~4_combout  & ((\regnum_inst|src_val[11]~34_combout  & (\alu_inst|add_op|result[10]~21  & VCC)) # (!\regnum_inst|src_val[11]~34_combout  & (!\alu_inst|add_op|result[10]~21 )))) # 
// (!\regnum_inst|Mux36~4_combout  & ((\regnum_inst|src_val[11]~34_combout  & (!\alu_inst|add_op|result[10]~21 )) # (!\regnum_inst|src_val[11]~34_combout  & ((\alu_inst|add_op|result[10]~21 ) # (GND)))))
// \alu_inst|add_op|result[11]~23  = CARRY((\regnum_inst|Mux36~4_combout  & (!\regnum_inst|src_val[11]~34_combout  & !\alu_inst|add_op|result[10]~21 )) # (!\regnum_inst|Mux36~4_combout  & ((!\alu_inst|add_op|result[10]~21 ) # 
// (!\regnum_inst|src_val[11]~34_combout ))))

	.dataa(\regnum_inst|Mux36~4_combout ),
	.datab(\regnum_inst|src_val[11]~34_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu_inst|add_op|result[10]~21 ),
	.combout(\alu_inst|add_op|result[11]~22_combout ),
	.cout(\alu_inst|add_op|result[11]~23 ));
// synopsys translate_off
defparam \alu_inst|add_op|result[11]~22 .lut_mask = 16'h9617;
defparam \alu_inst|add_op|result[11]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y36_N8
cycloneive_lcell_comb \alu_inst|addc_op|Add0~24 (
// Equation(s):
// \alu_inst|addc_op|Add0~24_combout  = ((\regnum_inst|Mux36~4_combout  $ (\regnum_inst|src_val[11]~34_combout  $ (!\alu_inst|addc_op|Add0~23 )))) # (GND)
// \alu_inst|addc_op|Add0~25  = CARRY((\regnum_inst|Mux36~4_combout  & ((\regnum_inst|src_val[11]~34_combout ) # (!\alu_inst|addc_op|Add0~23 ))) # (!\regnum_inst|Mux36~4_combout  & (\regnum_inst|src_val[11]~34_combout  & !\alu_inst|addc_op|Add0~23 )))

	.dataa(\regnum_inst|Mux36~4_combout ),
	.datab(\regnum_inst|src_val[11]~34_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu_inst|addc_op|Add0~23 ),
	.combout(\alu_inst|addc_op|Add0~24_combout ),
	.cout(\alu_inst|addc_op|Add0~25 ));
// synopsys translate_off
defparam \alu_inst|addc_op|Add0~24 .lut_mask = 16'h698E;
defparam \alu_inst|addc_op|Add0~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y36_N8
cycloneive_lcell_comb \alu_inst|subc_op|Add0~24 (
// Equation(s):
// \alu_inst|subc_op|Add0~24_combout  = ((\regnum_inst|src_val[11]~34_combout  $ (\regnum_inst|Mux36~4_combout  $ (\alu_inst|subc_op|Add0~23 )))) # (GND)
// \alu_inst|subc_op|Add0~25  = CARRY((\regnum_inst|src_val[11]~34_combout  & (\regnum_inst|Mux36~4_combout  & !\alu_inst|subc_op|Add0~23 )) # (!\regnum_inst|src_val[11]~34_combout  & ((\regnum_inst|Mux36~4_combout ) # (!\alu_inst|subc_op|Add0~23 ))))

	.dataa(\regnum_inst|src_val[11]~34_combout ),
	.datab(\regnum_inst|Mux36~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu_inst|subc_op|Add0~23 ),
	.combout(\alu_inst|subc_op|Add0~24_combout ),
	.cout(\alu_inst|subc_op|Add0~25 ));
// synopsys translate_off
defparam \alu_inst|subc_op|Add0~24 .lut_mask = 16'h964D;
defparam \alu_inst|subc_op|Add0~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y36_N20
cycloneive_lcell_comb \alu_inst|xor_op|result[11] (
// Equation(s):
// \alu_inst|xor_op|result [11] = \regnum_inst|Mux36~4_combout  $ (((\regnum_inst|src_val[11]~33_combout ) # (\regnum_inst|src_val[15]~41_combout )))

	.dataa(\regnum_inst|src_val[11]~33_combout ),
	.datab(gnd),
	.datac(\regnum_inst|Mux36~4_combout ),
	.datad(\regnum_inst|src_val[15]~41_combout ),
	.cin(gnd),
	.combout(\alu_inst|xor_op|result [11]),
	.cout());
// synopsys translate_off
defparam \alu_inst|xor_op|result[11] .lut_mask = 16'h0F5A;
defparam \alu_inst|xor_op|result[11] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y36_N22
cycloneive_lcell_comb \alu_inst|result[11]~111 (
// Equation(s):
// \alu_inst|result[11]~111_combout  = (\alu_inst|result[4]~30_combout  & ((\alu_inst|result[4]~31_combout ) # ((\regnum_inst|src_val[11]~34_combout  & \regnum_inst|Mux36~4_combout )))) # (!\alu_inst|result[4]~30_combout  & (!\alu_inst|result[4]~31_combout  
// & ((\regnum_inst|src_val[11]~34_combout ) # (\regnum_inst|Mux36~4_combout ))))

	.dataa(\alu_inst|result[4]~30_combout ),
	.datab(\regnum_inst|src_val[11]~34_combout ),
	.datac(\regnum_inst|Mux36~4_combout ),
	.datad(\alu_inst|result[4]~31_combout ),
	.cin(gnd),
	.combout(\alu_inst|result[11]~111_combout ),
	.cout());
// synopsys translate_off
defparam \alu_inst|result[11]~111 .lut_mask = 16'hAAD4;
defparam \alu_inst|result[11]~111 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y35_N0
cycloneive_lcell_comb \alu_inst|bis_op|ShiftLeft0~20 (
// Equation(s):
// \alu_inst|bis_op|ShiftLeft0~20_combout  = (\regnum_inst|src_val[0]~10_combout  & (!\regnum_inst|src_val[2]~102_combout  & \alu_inst|bis_op|ShiftLeft0~7_combout ))

	.dataa(gnd),
	.datab(\regnum_inst|src_val[0]~10_combout ),
	.datac(\regnum_inst|src_val[2]~102_combout ),
	.datad(\alu_inst|bis_op|ShiftLeft0~7_combout ),
	.cin(gnd),
	.combout(\alu_inst|bis_op|ShiftLeft0~20_combout ),
	.cout());
// synopsys translate_off
defparam \alu_inst|bis_op|ShiftLeft0~20 .lut_mask = 16'h0C00;
defparam \alu_inst|bis_op|ShiftLeft0~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y36_N0
cycloneive_lcell_comb \alu_inst|result[11]~112 (
// Equation(s):
// \alu_inst|result[11]~112_combout  = (\alu_inst|result[4]~28_combout  & ((\alu_inst|bis_op|ShiftLeft0~20_combout  & ((!\alu_inst|result[11]~111_combout ))) # (!\alu_inst|bis_op|ShiftLeft0~20_combout  & (\regnum_inst|Mux36~4_combout )))) # 
// (!\alu_inst|result[4]~28_combout  & (((\alu_inst|result[11]~111_combout ))))

	.dataa(\alu_inst|result[4]~28_combout ),
	.datab(\regnum_inst|Mux36~4_combout ),
	.datac(\alu_inst|result[11]~111_combout ),
	.datad(\alu_inst|bis_op|ShiftLeft0~20_combout ),
	.cin(gnd),
	.combout(\alu_inst|result[11]~112_combout ),
	.cout());
// synopsys translate_off
defparam \alu_inst|result[11]~112 .lut_mask = 16'h5AD8;
defparam \alu_inst|result[11]~112 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y36_N18
cycloneive_lcell_comb \alu_inst|result[11]~113 (
// Equation(s):
// \alu_inst|result[11]~113_combout  = (\pipeline|enable_i[0][13]~q  & (((\alu_inst|result[9]~145_combout ) # (\alu_inst|dadd_op|Add6~8_combout )))) # (!\pipeline|enable_i[0][13]~q  & (\alu_inst|result[11]~112_combout  & (!\alu_inst|result[9]~145_combout )))

	.dataa(\pipeline|enable_i[0][13]~q ),
	.datab(\alu_inst|result[11]~112_combout ),
	.datac(\alu_inst|result[9]~145_combout ),
	.datad(\alu_inst|dadd_op|Add6~8_combout ),
	.cin(gnd),
	.combout(\alu_inst|result[11]~113_combout ),
	.cout());
// synopsys translate_off
defparam \alu_inst|result[11]~113 .lut_mask = 16'hAEA4;
defparam \alu_inst|result[11]~113 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y36_N28
cycloneive_lcell_comb \alu_inst|result[11]~114 (
// Equation(s):
// \alu_inst|result[11]~114_combout  = (\alu_inst|result[11]~113_combout  & (((!\alu_inst|dadd_op|LessThan2~0_combout ) # (!\alu_inst|result[9]~145_combout )))) # (!\alu_inst|result[11]~113_combout  & (\alu_inst|xor_op|result [11] & 
// (\alu_inst|result[9]~145_combout )))

	.dataa(\alu_inst|xor_op|result [11]),
	.datab(\alu_inst|result[11]~113_combout ),
	.datac(\alu_inst|result[9]~145_combout ),
	.datad(\alu_inst|dadd_op|LessThan2~0_combout ),
	.cin(gnd),
	.combout(\alu_inst|result[11]~114_combout ),
	.cout());
// synopsys translate_off
defparam \alu_inst|result[11]~114 .lut_mask = 16'h2CEC;
defparam \alu_inst|result[11]~114 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y37_N22
cycloneive_lcell_comb \alu_inst|sub_op|result[11]~22 (
// Equation(s):
// \alu_inst|sub_op|result[11]~22_combout  = (\regnum_inst|src_val[11]~34_combout  & ((\regnum_inst|Mux36~4_combout  & (!\alu_inst|sub_op|result[10]~21 )) # (!\regnum_inst|Mux36~4_combout  & ((\alu_inst|sub_op|result[10]~21 ) # (GND))))) # 
// (!\regnum_inst|src_val[11]~34_combout  & ((\regnum_inst|Mux36~4_combout  & (\alu_inst|sub_op|result[10]~21  & VCC)) # (!\regnum_inst|Mux36~4_combout  & (!\alu_inst|sub_op|result[10]~21 ))))
// \alu_inst|sub_op|result[11]~23  = CARRY((\regnum_inst|src_val[11]~34_combout  & ((!\alu_inst|sub_op|result[10]~21 ) # (!\regnum_inst|Mux36~4_combout ))) # (!\regnum_inst|src_val[11]~34_combout  & (!\regnum_inst|Mux36~4_combout  & 
// !\alu_inst|sub_op|result[10]~21 )))

	.dataa(\regnum_inst|src_val[11]~34_combout ),
	.datab(\regnum_inst|Mux36~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu_inst|sub_op|result[10]~21 ),
	.combout(\alu_inst|sub_op|result[11]~22_combout ),
	.cout(\alu_inst|sub_op|result[11]~23 ));
// synopsys translate_off
defparam \alu_inst|sub_op|result[11]~22 .lut_mask = 16'h692B;
defparam \alu_inst|sub_op|result[11]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X53_Y34_N24
cycloneive_lcell_comb \alu_inst|result[11]~115 (
// Equation(s):
// \alu_inst|result[11]~115_combout  = (\alu_inst|result[14]~27_combout  & (((\alu_inst|result[14]~25_combout ) # (\alu_inst|sub_op|result[11]~22_combout )))) # (!\alu_inst|result[14]~27_combout  & (\alu_inst|result[11]~114_combout  & 
// (!\alu_inst|result[14]~25_combout )))

	.dataa(\alu_inst|result[11]~114_combout ),
	.datab(\alu_inst|result[14]~27_combout ),
	.datac(\alu_inst|result[14]~25_combout ),
	.datad(\alu_inst|sub_op|result[11]~22_combout ),
	.cin(gnd),
	.combout(\alu_inst|result[11]~115_combout ),
	.cout());
// synopsys translate_off
defparam \alu_inst|result[11]~115 .lut_mask = 16'hCEC2;
defparam \alu_inst|result[11]~115 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y34_N10
cycloneive_lcell_comb \alu_inst|result[11]~116 (
// Equation(s):
// \alu_inst|result[11]~116_combout  = (\alu_inst|result[14]~25_combout  & ((\alu_inst|result[11]~115_combout  & (\alu_inst|addc_op|Add0~24_combout )) # (!\alu_inst|result[11]~115_combout  & ((\alu_inst|subc_op|Add0~24_combout ))))) # 
// (!\alu_inst|result[14]~25_combout  & (((\alu_inst|result[11]~115_combout ))))

	.dataa(\alu_inst|addc_op|Add0~24_combout ),
	.datab(\alu_inst|result[14]~25_combout ),
	.datac(\alu_inst|subc_op|Add0~24_combout ),
	.datad(\alu_inst|result[11]~115_combout ),
	.cin(gnd),
	.combout(\alu_inst|result[11]~116_combout ),
	.cout());
// synopsys translate_off
defparam \alu_inst|result[11]~116 .lut_mask = 16'hBBC0;
defparam \alu_inst|result[11]~116 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y34_N28
cycloneive_lcell_comb \alu_inst|result[11]~117 (
// Equation(s):
// \alu_inst|result[11]~117_combout  = (\pipeline|enable_i[0][9]~q  & (\alu_inst|add_op|result[11]~22_combout )) # (!\pipeline|enable_i[0][9]~q  & ((\alu_inst|result[11]~116_combout )))

	.dataa(\pipeline|enable_i[0][9]~q ),
	.datab(gnd),
	.datac(\alu_inst|add_op|result[11]~22_combout ),
	.datad(\alu_inst|result[11]~116_combout ),
	.cin(gnd),
	.combout(\alu_inst|result[11]~117_combout ),
	.cout());
// synopsys translate_off
defparam \alu_inst|result[11]~117 .lut_mask = 16'hF5A0;
defparam \alu_inst|result[11]~117 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y34_N29
dffeas \pipeline|exec_result_i[0][11] (
	.clk(\clk~clkctrl_outclk ),
	.d(\alu_inst|result[11]~117_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeline|exec_result_i[0][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pipeline|exec_result_i[0][11] .is_wysiwyg = "true";
defparam \pipeline|exec_result_i[0][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y34_N12
cycloneive_lcell_comb \pipeline|exec_result_i[1][11]~feeder (
// Equation(s):
// \pipeline|exec_result_i[1][11]~feeder_combout  = \pipeline|exec_result_i[0][11]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\pipeline|exec_result_i[0][11]~q ),
	.cin(gnd),
	.combout(\pipeline|exec_result_i[1][11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|exec_result_i[1][11]~feeder .lut_mask = 16'hFF00;
defparam \pipeline|exec_result_i[1][11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y34_N13
dffeas \pipeline|exec_result_i[1][11] (
	.clk(\clk~clkctrl_outclk ),
	.d(\pipeline|exec_result_i[1][11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeline|exec_result_i[1][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pipeline|exec_result_i[1][11] .is_wysiwyg = "true";
defparam \pipeline|exec_result_i[1][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y38_N30
cycloneive_lcell_comb \pipeline|gprc_i~6 (
// Equation(s):
// \pipeline|gprc_i~6_combout  = (\pipeline|exec_result_i[1][11]~q  & ((\pipeline|always0~4_combout ) # ((\pipeline|always0~5_combout ) # (\pipeline|enable_i_rtl_0|auto_generated|altsyncram4|ram_block5a10 ))))

	.dataa(\pipeline|always0~4_combout ),
	.datab(\pipeline|always0~5_combout ),
	.datac(\pipeline|enable_i_rtl_0|auto_generated|altsyncram4|ram_block5a10 ),
	.datad(\pipeline|exec_result_i[1][11]~q ),
	.cin(gnd),
	.combout(\pipeline|gprc_i~6_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|gprc_i~6 .lut_mask = 16'hFE00;
defparam \pipeline|gprc_i~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y38_N31
dffeas \pipeline|gprc_i[0][3][11] (
	.clk(\clk~clkctrl_outclk ),
	.d(\pipeline|gprc_i~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pipeline|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeline|gprc_i[0][3][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pipeline|gprc_i[0][3][11] .is_wysiwyg = "true";
defparam \pipeline|gprc_i[0][3][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y38_N14
cycloneive_lcell_comb \regnum_inst|Mux36~2 (
// Equation(s):
// \regnum_inst|Mux36~2_combout  = (\pipeline|D_i[0][1]~q  & (((\pipeline|D_i[0][0]~q )))) # (!\pipeline|D_i[0][1]~q  & ((\pipeline|D_i[0][0]~q  & (\pipeline|gprc_i[0][1][11]~q )) # (!\pipeline|D_i[0][0]~q  & ((\pipeline|gprc_i[0][0][11]~q )))))

	.dataa(\pipeline|gprc_i[0][1][11]~q ),
	.datab(\pipeline|D_i[0][1]~q ),
	.datac(\pipeline|gprc_i[0][0][11]~q ),
	.datad(\pipeline|D_i[0][0]~q ),
	.cin(gnd),
	.combout(\regnum_inst|Mux36~2_combout ),
	.cout());
// synopsys translate_off
defparam \regnum_inst|Mux36~2 .lut_mask = 16'hEE30;
defparam \regnum_inst|Mux36~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y38_N16
cycloneive_lcell_comb \regnum_inst|Mux36~3 (
// Equation(s):
// \regnum_inst|Mux36~3_combout  = (\regnum_inst|Mux36~2_combout  & ((\pipeline|gprc_i[0][3][11]~q ) # ((!\pipeline|D_i[0][1]~q )))) # (!\regnum_inst|Mux36~2_combout  & (((\pipeline|gprc_i[0][2][11]~q  & \pipeline|D_i[0][1]~q ))))

	.dataa(\pipeline|gprc_i[0][3][11]~q ),
	.datab(\regnum_inst|Mux36~2_combout ),
	.datac(\pipeline|gprc_i[0][2][11]~q ),
	.datad(\pipeline|D_i[0][1]~q ),
	.cin(gnd),
	.combout(\regnum_inst|Mux36~3_combout ),
	.cout());
// synopsys translate_off
defparam \regnum_inst|Mux36~3 .lut_mask = 16'hB8CC;
defparam \regnum_inst|Mux36~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y37_N2
cycloneive_lcell_comb \regnum_inst|Mux36~0 (
// Equation(s):
// \regnum_inst|Mux36~0_combout  = (\pipeline|D_i[0][0]~q  & (((\pipeline|D_i[0][1]~q )))) # (!\pipeline|D_i[0][0]~q  & ((\pipeline|D_i[0][1]~q  & (\pipeline|gprc_i[0][6][11]~q )) # (!\pipeline|D_i[0][1]~q  & ((\pipeline|gprc_i[0][4][11]~q )))))

	.dataa(\pipeline|D_i[0][0]~q ),
	.datab(\pipeline|gprc_i[0][6][11]~q ),
	.datac(\pipeline|gprc_i[0][4][11]~q ),
	.datad(\pipeline|D_i[0][1]~q ),
	.cin(gnd),
	.combout(\regnum_inst|Mux36~0_combout ),
	.cout());
// synopsys translate_off
defparam \regnum_inst|Mux36~0 .lut_mask = 16'hEE50;
defparam \regnum_inst|Mux36~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y37_N10
cycloneive_lcell_comb \regnum_inst|Mux36~1 (
// Equation(s):
// \regnum_inst|Mux36~1_combout  = (\regnum_inst|Mux36~0_combout  & (((\pipeline|gprc_i[0][7][11]~q )) # (!\pipeline|D_i[0][0]~q ))) # (!\regnum_inst|Mux36~0_combout  & (\pipeline|D_i[0][0]~q  & ((\pipeline|gprc_i[0][5][11]~q ))))

	.dataa(\regnum_inst|Mux36~0_combout ),
	.datab(\pipeline|D_i[0][0]~q ),
	.datac(\pipeline|gprc_i[0][7][11]~q ),
	.datad(\pipeline|gprc_i[0][5][11]~q ),
	.cin(gnd),
	.combout(\regnum_inst|Mux36~1_combout ),
	.cout());
// synopsys translate_off
defparam \regnum_inst|Mux36~1 .lut_mask = 16'hE6A2;
defparam \regnum_inst|Mux36~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y37_N30
cycloneive_lcell_comb \regnum_inst|Mux36~4 (
// Equation(s):
// \regnum_inst|Mux36~4_combout  = (\pipeline|D_i[0][2]~q  & ((\regnum_inst|Mux36~1_combout ))) # (!\pipeline|D_i[0][2]~q  & (\regnum_inst|Mux36~3_combout ))

	.dataa(gnd),
	.datab(\pipeline|D_i[0][2]~q ),
	.datac(\regnum_inst|Mux36~3_combout ),
	.datad(\regnum_inst|Mux36~1_combout ),
	.cin(gnd),
	.combout(\regnum_inst|Mux36~4_combout ),
	.cout());
// synopsys translate_off
defparam \regnum_inst|Mux36~4 .lut_mask = 16'hFC30;
defparam \regnum_inst|Mux36~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y36_N10
cycloneive_lcell_comb \alu_inst|addc_op|Add0~26 (
// Equation(s):
// \alu_inst|addc_op|Add0~26_combout  = (\regnum_inst|Mux35~4_combout  & ((\regnum_inst|src_val[12]~97_combout  & (\alu_inst|addc_op|Add0~25  & VCC)) # (!\regnum_inst|src_val[12]~97_combout  & (!\alu_inst|addc_op|Add0~25 )))) # (!\regnum_inst|Mux35~4_combout 
//  & ((\regnum_inst|src_val[12]~97_combout  & (!\alu_inst|addc_op|Add0~25 )) # (!\regnum_inst|src_val[12]~97_combout  & ((\alu_inst|addc_op|Add0~25 ) # (GND)))))
// \alu_inst|addc_op|Add0~27  = CARRY((\regnum_inst|Mux35~4_combout  & (!\regnum_inst|src_val[12]~97_combout  & !\alu_inst|addc_op|Add0~25 )) # (!\regnum_inst|Mux35~4_combout  & ((!\alu_inst|addc_op|Add0~25 ) # (!\regnum_inst|src_val[12]~97_combout ))))

	.dataa(\regnum_inst|Mux35~4_combout ),
	.datab(\regnum_inst|src_val[12]~97_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu_inst|addc_op|Add0~25 ),
	.combout(\alu_inst|addc_op|Add0~26_combout ),
	.cout(\alu_inst|addc_op|Add0~27 ));
// synopsys translate_off
defparam \alu_inst|addc_op|Add0~26 .lut_mask = 16'h9617;
defparam \alu_inst|addc_op|Add0~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y38_N24
cycloneive_lcell_comb \alu_inst|add_op|result[12]~24 (
// Equation(s):
// \alu_inst|add_op|result[12]~24_combout  = ((\regnum_inst|Mux35~4_combout  $ (\regnum_inst|src_val[12]~97_combout  $ (!\alu_inst|add_op|result[11]~23 )))) # (GND)
// \alu_inst|add_op|result[12]~25  = CARRY((\regnum_inst|Mux35~4_combout  & ((\regnum_inst|src_val[12]~97_combout ) # (!\alu_inst|add_op|result[11]~23 ))) # (!\regnum_inst|Mux35~4_combout  & (\regnum_inst|src_val[12]~97_combout  & 
// !\alu_inst|add_op|result[11]~23 )))

	.dataa(\regnum_inst|Mux35~4_combout ),
	.datab(\regnum_inst|src_val[12]~97_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu_inst|add_op|result[11]~23 ),
	.combout(\alu_inst|add_op|result[12]~24_combout ),
	.cout(\alu_inst|add_op|result[12]~25 ));
// synopsys translate_off
defparam \alu_inst|add_op|result[12]~24 .lut_mask = 16'h698E;
defparam \alu_inst|add_op|result[12]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y36_N10
cycloneive_lcell_comb \alu_inst|subc_op|Add0~26 (
// Equation(s):
// \alu_inst|subc_op|Add0~26_combout  = (\regnum_inst|Mux35~4_combout  & ((\regnum_inst|src_val[12]~97_combout  & (!\alu_inst|subc_op|Add0~25 )) # (!\regnum_inst|src_val[12]~97_combout  & (\alu_inst|subc_op|Add0~25  & VCC)))) # (!\regnum_inst|Mux35~4_combout 
//  & ((\regnum_inst|src_val[12]~97_combout  & ((\alu_inst|subc_op|Add0~25 ) # (GND))) # (!\regnum_inst|src_val[12]~97_combout  & (!\alu_inst|subc_op|Add0~25 ))))
// \alu_inst|subc_op|Add0~27  = CARRY((\regnum_inst|Mux35~4_combout  & (\regnum_inst|src_val[12]~97_combout  & !\alu_inst|subc_op|Add0~25 )) # (!\regnum_inst|Mux35~4_combout  & ((\regnum_inst|src_val[12]~97_combout ) # (!\alu_inst|subc_op|Add0~25 ))))

	.dataa(\regnum_inst|Mux35~4_combout ),
	.datab(\regnum_inst|src_val[12]~97_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu_inst|subc_op|Add0~25 ),
	.combout(\alu_inst|subc_op|Add0~26_combout ),
	.cout(\alu_inst|subc_op|Add0~27 ));
// synopsys translate_off
defparam \alu_inst|subc_op|Add0~26 .lut_mask = 16'h694D;
defparam \alu_inst|subc_op|Add0~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y37_N20
cycloneive_lcell_comb \alu_inst|xor_op|result[12] (
// Equation(s):
// \alu_inst|xor_op|result [12] = \regnum_inst|Mux35~4_combout  $ (((\regnum_inst|src_val[15]~41_combout ) # (\regnum_inst|src_val[12]~56_combout )))

	.dataa(\regnum_inst|src_val[15]~41_combout ),
	.datab(\regnum_inst|src_val[12]~56_combout ),
	.datac(gnd),
	.datad(\regnum_inst|Mux35~4_combout ),
	.cin(gnd),
	.combout(\alu_inst|xor_op|result [12]),
	.cout());
// synopsys translate_off
defparam \alu_inst|xor_op|result[12] .lut_mask = 16'h11EE;
defparam \alu_inst|xor_op|result[12] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y36_N14
cycloneive_lcell_comb \alu_inst|dadd_op|Add9~1 (
// Equation(s):
// \alu_inst|dadd_op|Add9~1_cout  = CARRY((\alu_inst|dadd_op|LessThan2~0_combout  & \alu_inst|dadd_op|Add6~8_combout ))

	.dataa(\alu_inst|dadd_op|LessThan2~0_combout ),
	.datab(\alu_inst|dadd_op|Add6~8_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\alu_inst|dadd_op|Add9~1_cout ));
// synopsys translate_off
defparam \alu_inst|dadd_op|Add9~1 .lut_mask = 16'h0088;
defparam \alu_inst|dadd_op|Add9~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y36_N16
cycloneive_lcell_comb \alu_inst|dadd_op|Add9~2 (
// Equation(s):
// \alu_inst|dadd_op|Add9~2_combout  = (\regnum_inst|src_val[12]~97_combout  & ((\regnum_inst|Mux35~4_combout  & (\alu_inst|dadd_op|Add9~1_cout  & VCC)) # (!\regnum_inst|Mux35~4_combout  & (!\alu_inst|dadd_op|Add9~1_cout )))) # 
// (!\regnum_inst|src_val[12]~97_combout  & ((\regnum_inst|Mux35~4_combout  & (!\alu_inst|dadd_op|Add9~1_cout )) # (!\regnum_inst|Mux35~4_combout  & ((\alu_inst|dadd_op|Add9~1_cout ) # (GND)))))
// \alu_inst|dadd_op|Add9~3  = CARRY((\regnum_inst|src_val[12]~97_combout  & (!\regnum_inst|Mux35~4_combout  & !\alu_inst|dadd_op|Add9~1_cout )) # (!\regnum_inst|src_val[12]~97_combout  & ((!\alu_inst|dadd_op|Add9~1_cout ) # (!\regnum_inst|Mux35~4_combout 
// ))))

	.dataa(\regnum_inst|src_val[12]~97_combout ),
	.datab(\regnum_inst|Mux35~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu_inst|dadd_op|Add9~1_cout ),
	.combout(\alu_inst|dadd_op|Add9~2_combout ),
	.cout(\alu_inst|dadd_op|Add9~3 ));
// synopsys translate_off
defparam \alu_inst|dadd_op|Add9~2 .lut_mask = 16'h9617;
defparam \alu_inst|dadd_op|Add9~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X53_Y35_N22
cycloneive_lcell_comb \alu_inst|bis_op|ShiftLeft0~14 (
// Equation(s):
// \alu_inst|bis_op|ShiftLeft0~14_combout  = ((\regnum_inst|src_val[0]~10_combout ) # ((\regnum_inst|src_val[1]~94_combout ) # (!\alu_inst|bis_op|ShiftLeft0~9_combout ))) # (!\regnum_inst|src_val[2]~102_combout )

	.dataa(\regnum_inst|src_val[2]~102_combout ),
	.datab(\regnum_inst|src_val[0]~10_combout ),
	.datac(\alu_inst|bis_op|ShiftLeft0~9_combout ),
	.datad(\regnum_inst|src_val[1]~94_combout ),
	.cin(gnd),
	.combout(\alu_inst|bis_op|ShiftLeft0~14_combout ),
	.cout());
// synopsys translate_off
defparam \alu_inst|bis_op|ShiftLeft0~14 .lut_mask = 16'hFFDF;
defparam \alu_inst|bis_op|ShiftLeft0~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y37_N30
cycloneive_lcell_comb \alu_inst|result[12]~69 (
// Equation(s):
// \alu_inst|result[12]~69_combout  = (\alu_inst|result[4]~31_combout  & (((\alu_inst|result[4]~30_combout )))) # (!\alu_inst|result[4]~31_combout  & ((\regnum_inst|Mux35~4_combout  & ((\regnum_inst|src_val[12]~97_combout ) # (!\alu_inst|result[4]~30_combout 
// ))) # (!\regnum_inst|Mux35~4_combout  & (\regnum_inst|src_val[12]~97_combout  & !\alu_inst|result[4]~30_combout ))))

	.dataa(\regnum_inst|Mux35~4_combout ),
	.datab(\regnum_inst|src_val[12]~97_combout ),
	.datac(\alu_inst|result[4]~31_combout ),
	.datad(\alu_inst|result[4]~30_combout ),
	.cin(gnd),
	.combout(\alu_inst|result[12]~69_combout ),
	.cout());
// synopsys translate_off
defparam \alu_inst|result[12]~69 .lut_mask = 16'hF80E;
defparam \alu_inst|result[12]~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y37_N0
cycloneive_lcell_comb \alu_inst|result[12]~70 (
// Equation(s):
// \alu_inst|result[12]~70_combout  = (\alu_inst|result[4]~28_combout  & ((\alu_inst|bis_op|ShiftLeft0~14_combout  & ((\regnum_inst|Mux35~4_combout ))) # (!\alu_inst|bis_op|ShiftLeft0~14_combout  & (!\alu_inst|result[12]~69_combout )))) # 
// (!\alu_inst|result[4]~28_combout  & (((\alu_inst|result[12]~69_combout ))))

	.dataa(\alu_inst|bis_op|ShiftLeft0~14_combout ),
	.datab(\alu_inst|result[4]~28_combout ),
	.datac(\alu_inst|result[12]~69_combout ),
	.datad(\regnum_inst|Mux35~4_combout ),
	.cin(gnd),
	.combout(\alu_inst|result[12]~70_combout ),
	.cout());
// synopsys translate_off
defparam \alu_inst|result[12]~70 .lut_mask = 16'hBC34;
defparam \alu_inst|result[12]~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y38_N16
cycloneive_lcell_comb \alu_inst|result[12]~71 (
// Equation(s):
// \alu_inst|result[12]~71_combout  = (\alu_inst|result[4]~26_combout  & ((\alu_inst|dadd_op|Add9~2_combout ) # ((\alu_inst|result[4]~40_combout )))) # (!\alu_inst|result[4]~26_combout  & (((!\alu_inst|result[4]~40_combout  & \alu_inst|result[12]~70_combout 
// ))))

	.dataa(\alu_inst|dadd_op|Add9~2_combout ),
	.datab(\alu_inst|result[4]~26_combout ),
	.datac(\alu_inst|result[4]~40_combout ),
	.datad(\alu_inst|result[12]~70_combout ),
	.cin(gnd),
	.combout(\alu_inst|result[12]~71_combout ),
	.cout());
// synopsys translate_off
defparam \alu_inst|result[12]~71 .lut_mask = 16'hCBC8;
defparam \alu_inst|result[12]~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y38_N26
cycloneive_lcell_comb \alu_inst|result[12]~72 (
// Equation(s):
// \alu_inst|result[12]~72_combout  = (\alu_inst|result[4]~40_combout  & ((\alu_inst|result[12]~71_combout  & (\alu_inst|subc_op|Add0~26_combout )) # (!\alu_inst|result[12]~71_combout  & ((\alu_inst|xor_op|result [12]))))) # (!\alu_inst|result[4]~40_combout  
// & (((\alu_inst|result[12]~71_combout ))))

	.dataa(\alu_inst|subc_op|Add0~26_combout ),
	.datab(\alu_inst|result[4]~40_combout ),
	.datac(\alu_inst|xor_op|result [12]),
	.datad(\alu_inst|result[12]~71_combout ),
	.cin(gnd),
	.combout(\alu_inst|result[12]~72_combout ),
	.cout());
// synopsys translate_off
defparam \alu_inst|result[12]~72 .lut_mask = 16'hBBC0;
defparam \alu_inst|result[12]~72 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y37_N24
cycloneive_lcell_comb \alu_inst|sub_op|result[12]~24 (
// Equation(s):
// \alu_inst|sub_op|result[12]~24_combout  = ((\regnum_inst|Mux35~4_combout  $ (\regnum_inst|src_val[12]~97_combout  $ (\alu_inst|sub_op|result[11]~23 )))) # (GND)
// \alu_inst|sub_op|result[12]~25  = CARRY((\regnum_inst|Mux35~4_combout  & ((!\alu_inst|sub_op|result[11]~23 ) # (!\regnum_inst|src_val[12]~97_combout ))) # (!\regnum_inst|Mux35~4_combout  & (!\regnum_inst|src_val[12]~97_combout  & 
// !\alu_inst|sub_op|result[11]~23 )))

	.dataa(\regnum_inst|Mux35~4_combout ),
	.datab(\regnum_inst|src_val[12]~97_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu_inst|sub_op|result[11]~23 ),
	.combout(\alu_inst|sub_op|result[12]~24_combout ),
	.cout(\alu_inst|sub_op|result[12]~25 ));
// synopsys translate_off
defparam \alu_inst|sub_op|result[12]~24 .lut_mask = 16'h962B;
defparam \alu_inst|sub_op|result[12]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X53_Y38_N28
cycloneive_lcell_comb \alu_inst|result[12]~73 (
// Equation(s):
// \alu_inst|result[12]~73_combout  = (\alu_inst|result[0]~13_combout  & ((\alu_inst|result[4]~39_combout  & ((\alu_inst|sub_op|result[12]~24_combout ))) # (!\alu_inst|result[4]~39_combout  & (\alu_inst|result[12]~72_combout )))) # 
// (!\alu_inst|result[0]~13_combout  & (((\alu_inst|result[4]~39_combout ))))

	.dataa(\alu_inst|result[12]~72_combout ),
	.datab(\alu_inst|result[0]~13_combout ),
	.datac(\alu_inst|sub_op|result[12]~24_combout ),
	.datad(\alu_inst|result[4]~39_combout ),
	.cin(gnd),
	.combout(\alu_inst|result[12]~73_combout ),
	.cout());
// synopsys translate_off
defparam \alu_inst|result[12]~73 .lut_mask = 16'hF388;
defparam \alu_inst|result[12]~73 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y38_N22
cycloneive_lcell_comb \alu_inst|result[12]~74 (
// Equation(s):
// \alu_inst|result[12]~74_combout  = (\alu_inst|result[0]~13_combout  & (((\alu_inst|result[12]~73_combout )))) # (!\alu_inst|result[0]~13_combout  & ((\alu_inst|result[12]~73_combout  & ((\alu_inst|add_op|result[12]~24_combout ))) # 
// (!\alu_inst|result[12]~73_combout  & (\alu_inst|addc_op|Add0~26_combout ))))

	.dataa(\alu_inst|addc_op|Add0~26_combout ),
	.datab(\alu_inst|result[0]~13_combout ),
	.datac(\alu_inst|add_op|result[12]~24_combout ),
	.datad(\alu_inst|result[12]~73_combout ),
	.cin(gnd),
	.combout(\alu_inst|result[12]~74_combout ),
	.cout());
// synopsys translate_off
defparam \alu_inst|result[12]~74 .lut_mask = 16'hFC22;
defparam \alu_inst|result[12]~74 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y38_N23
dffeas \pipeline|exec_result_i[0][12] (
	.clk(\clk~clkctrl_outclk ),
	.d(\alu_inst|result[12]~74_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeline|exec_result_i[0][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pipeline|exec_result_i[0][12] .is_wysiwyg = "true";
defparam \pipeline|exec_result_i[0][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y38_N11
dffeas \pipeline|exec_result_i[1][12] (
	.clk(\clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\pipeline|exec_result_i[0][12]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeline|exec_result_i[1][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pipeline|exec_result_i[1][12] .is_wysiwyg = "true";
defparam \pipeline|exec_result_i[1][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y38_N14
cycloneive_lcell_comb \pipeline|gprc_i~10 (
// Equation(s):
// \pipeline|gprc_i~10_combout  = (\pipeline|exec_result_i[1][12]~q  & ((\pipeline|always0~4_combout ) # ((\pipeline|always0~5_combout ) # (\pipeline|enable_i_rtl_0|auto_generated|altsyncram4|ram_block5a10 ))))

	.dataa(\pipeline|always0~4_combout ),
	.datab(\pipeline|always0~5_combout ),
	.datac(\pipeline|enable_i_rtl_0|auto_generated|altsyncram4|ram_block5a10 ),
	.datad(\pipeline|exec_result_i[1][12]~q ),
	.cin(gnd),
	.combout(\pipeline|gprc_i~10_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|gprc_i~10 .lut_mask = 16'hFE00;
defparam \pipeline|gprc_i~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y38_N15
dffeas \pipeline|gprc_i[0][3][12] (
	.clk(\clk~clkctrl_outclk ),
	.d(\pipeline|gprc_i~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pipeline|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeline|gprc_i[0][3][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pipeline|gprc_i[0][3][12] .is_wysiwyg = "true";
defparam \pipeline|gprc_i[0][3][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y39_N20
cycloneive_lcell_comb \regnum_inst|Mux35~2 (
// Equation(s):
// \regnum_inst|Mux35~2_combout  = (\pipeline|D_i[0][1]~q  & (\pipeline|D_i[0][0]~q )) # (!\pipeline|D_i[0][1]~q  & ((\pipeline|D_i[0][0]~q  & ((\pipeline|gprc_i[0][1][12]~q ))) # (!\pipeline|D_i[0][0]~q  & (\pipeline|gprc_i[0][0][12]~q ))))

	.dataa(\pipeline|D_i[0][1]~q ),
	.datab(\pipeline|D_i[0][0]~q ),
	.datac(\pipeline|gprc_i[0][0][12]~q ),
	.datad(\pipeline|gprc_i[0][1][12]~q ),
	.cin(gnd),
	.combout(\regnum_inst|Mux35~2_combout ),
	.cout());
// synopsys translate_off
defparam \regnum_inst|Mux35~2 .lut_mask = 16'hDC98;
defparam \regnum_inst|Mux35~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y38_N0
cycloneive_lcell_comb \regnum_inst|Mux35~3 (
// Equation(s):
// \regnum_inst|Mux35~3_combout  = (\pipeline|D_i[0][1]~q  & ((\regnum_inst|Mux35~2_combout  & (\pipeline|gprc_i[0][3][12]~q )) # (!\regnum_inst|Mux35~2_combout  & ((\pipeline|gprc_i[0][2][12]~q ))))) # (!\pipeline|D_i[0][1]~q  & 
// (((\regnum_inst|Mux35~2_combout ))))

	.dataa(\pipeline|D_i[0][1]~q ),
	.datab(\pipeline|gprc_i[0][3][12]~q ),
	.datac(\pipeline|gprc_i[0][2][12]~q ),
	.datad(\regnum_inst|Mux35~2_combout ),
	.cin(gnd),
	.combout(\regnum_inst|Mux35~3_combout ),
	.cout());
// synopsys translate_off
defparam \regnum_inst|Mux35~3 .lut_mask = 16'hDDA0;
defparam \regnum_inst|Mux35~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y39_N26
cycloneive_lcell_comb \regnum_inst|Mux35~0 (
// Equation(s):
// \regnum_inst|Mux35~0_combout  = (\pipeline|D_i[0][1]~q  & ((\pipeline|D_i[0][0]~q ) # ((\pipeline|gprc_i[0][6][12]~q )))) # (!\pipeline|D_i[0][1]~q  & (!\pipeline|D_i[0][0]~q  & (\pipeline|gprc_i[0][4][12]~q )))

	.dataa(\pipeline|D_i[0][1]~q ),
	.datab(\pipeline|D_i[0][0]~q ),
	.datac(\pipeline|gprc_i[0][4][12]~q ),
	.datad(\pipeline|gprc_i[0][6][12]~q ),
	.cin(gnd),
	.combout(\regnum_inst|Mux35~0_combout ),
	.cout());
// synopsys translate_off
defparam \regnum_inst|Mux35~0 .lut_mask = 16'hBA98;
defparam \regnum_inst|Mux35~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y37_N6
cycloneive_lcell_comb \regnum_inst|Mux35~1 (
// Equation(s):
// \regnum_inst|Mux35~1_combout  = (\regnum_inst|Mux35~0_combout  & (((\pipeline|gprc_i[0][7][12]~q )) # (!\pipeline|D_i[0][0]~q ))) # (!\regnum_inst|Mux35~0_combout  & (\pipeline|D_i[0][0]~q  & ((\pipeline|gprc_i[0][5][12]~q ))))

	.dataa(\regnum_inst|Mux35~0_combout ),
	.datab(\pipeline|D_i[0][0]~q ),
	.datac(\pipeline|gprc_i[0][7][12]~q ),
	.datad(\pipeline|gprc_i[0][5][12]~q ),
	.cin(gnd),
	.combout(\regnum_inst|Mux35~1_combout ),
	.cout());
// synopsys translate_off
defparam \regnum_inst|Mux35~1 .lut_mask = 16'hE6A2;
defparam \regnum_inst|Mux35~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y37_N12
cycloneive_lcell_comb \regnum_inst|Mux35~4 (
// Equation(s):
// \regnum_inst|Mux35~4_combout  = (\pipeline|D_i[0][2]~q  & ((\regnum_inst|Mux35~1_combout ))) # (!\pipeline|D_i[0][2]~q  & (\regnum_inst|Mux35~3_combout ))

	.dataa(\regnum_inst|Mux35~3_combout ),
	.datab(\pipeline|D_i[0][2]~q ),
	.datac(\regnum_inst|Mux35~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\regnum_inst|Mux35~4_combout ),
	.cout());
// synopsys translate_off
defparam \regnum_inst|Mux35~4 .lut_mask = 16'hE2E2;
defparam \regnum_inst|Mux35~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y38_N26
cycloneive_lcell_comb \alu_inst|add_op|result[13]~26 (
// Equation(s):
// \alu_inst|add_op|result[13]~26_combout  = (\regnum_inst|Mux34~4_combout  & ((\regnum_inst|src_val[13]~96_combout  & (\alu_inst|add_op|result[12]~25  & VCC)) # (!\regnum_inst|src_val[13]~96_combout  & (!\alu_inst|add_op|result[12]~25 )))) # 
// (!\regnum_inst|Mux34~4_combout  & ((\regnum_inst|src_val[13]~96_combout  & (!\alu_inst|add_op|result[12]~25 )) # (!\regnum_inst|src_val[13]~96_combout  & ((\alu_inst|add_op|result[12]~25 ) # (GND)))))
// \alu_inst|add_op|result[13]~27  = CARRY((\regnum_inst|Mux34~4_combout  & (!\regnum_inst|src_val[13]~96_combout  & !\alu_inst|add_op|result[12]~25 )) # (!\regnum_inst|Mux34~4_combout  & ((!\alu_inst|add_op|result[12]~25 ) # 
// (!\regnum_inst|src_val[13]~96_combout ))))

	.dataa(\regnum_inst|Mux34~4_combout ),
	.datab(\regnum_inst|src_val[13]~96_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu_inst|add_op|result[12]~25 ),
	.combout(\alu_inst|add_op|result[13]~26_combout ),
	.cout(\alu_inst|add_op|result[13]~27 ));
// synopsys translate_off
defparam \alu_inst|add_op|result[13]~26 .lut_mask = 16'h9617;
defparam \alu_inst|add_op|result[13]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y36_N12
cycloneive_lcell_comb \alu_inst|addc_op|Add0~28 (
// Equation(s):
// \alu_inst|addc_op|Add0~28_combout  = ((\regnum_inst|Mux34~4_combout  $ (\regnum_inst|src_val[13]~96_combout  $ (!\alu_inst|addc_op|Add0~27 )))) # (GND)
// \alu_inst|addc_op|Add0~29  = CARRY((\regnum_inst|Mux34~4_combout  & ((\regnum_inst|src_val[13]~96_combout ) # (!\alu_inst|addc_op|Add0~27 ))) # (!\regnum_inst|Mux34~4_combout  & (\regnum_inst|src_val[13]~96_combout  & !\alu_inst|addc_op|Add0~27 )))

	.dataa(\regnum_inst|Mux34~4_combout ),
	.datab(\regnum_inst|src_val[13]~96_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu_inst|addc_op|Add0~27 ),
	.combout(\alu_inst|addc_op|Add0~28_combout ),
	.cout(\alu_inst|addc_op|Add0~29 ));
// synopsys translate_off
defparam \alu_inst|addc_op|Add0~28 .lut_mask = 16'h698E;
defparam \alu_inst|addc_op|Add0~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y36_N18
cycloneive_lcell_comb \alu_inst|dadd_op|Add9~4 (
// Equation(s):
// \alu_inst|dadd_op|Add9~4_combout  = ((\regnum_inst|Mux34~4_combout  $ (\regnum_inst|src_val[13]~96_combout  $ (!\alu_inst|dadd_op|Add9~3 )))) # (GND)
// \alu_inst|dadd_op|Add9~5  = CARRY((\regnum_inst|Mux34~4_combout  & ((\regnum_inst|src_val[13]~96_combout ) # (!\alu_inst|dadd_op|Add9~3 ))) # (!\regnum_inst|Mux34~4_combout  & (\regnum_inst|src_val[13]~96_combout  & !\alu_inst|dadd_op|Add9~3 )))

	.dataa(\regnum_inst|Mux34~4_combout ),
	.datab(\regnum_inst|src_val[13]~96_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu_inst|dadd_op|Add9~3 ),
	.combout(\alu_inst|dadd_op|Add9~4_combout ),
	.cout(\alu_inst|dadd_op|Add9~5 ));
// synopsys translate_off
defparam \alu_inst|dadd_op|Add9~4 .lut_mask = 16'h698E;
defparam \alu_inst|dadd_op|Add9~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y36_N20
cycloneive_lcell_comb \alu_inst|dadd_op|Add9~6 (
// Equation(s):
// \alu_inst|dadd_op|Add9~6_combout  = (\regnum_inst|Mux33~4_combout  & ((\regnum_inst|src_val[14]~95_combout  & (\alu_inst|dadd_op|Add9~5  & VCC)) # (!\regnum_inst|src_val[14]~95_combout  & (!\alu_inst|dadd_op|Add9~5 )))) # (!\regnum_inst|Mux33~4_combout  & 
// ((\regnum_inst|src_val[14]~95_combout  & (!\alu_inst|dadd_op|Add9~5 )) # (!\regnum_inst|src_val[14]~95_combout  & ((\alu_inst|dadd_op|Add9~5 ) # (GND)))))
// \alu_inst|dadd_op|Add9~7  = CARRY((\regnum_inst|Mux33~4_combout  & (!\regnum_inst|src_val[14]~95_combout  & !\alu_inst|dadd_op|Add9~5 )) # (!\regnum_inst|Mux33~4_combout  & ((!\alu_inst|dadd_op|Add9~5 ) # (!\regnum_inst|src_val[14]~95_combout ))))

	.dataa(\regnum_inst|Mux33~4_combout ),
	.datab(\regnum_inst|src_val[14]~95_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu_inst|dadd_op|Add9~5 ),
	.combout(\alu_inst|dadd_op|Add9~6_combout ),
	.cout(\alu_inst|dadd_op|Add9~7 ));
// synopsys translate_off
defparam \alu_inst|dadd_op|Add9~6 .lut_mask = 16'h9617;
defparam \alu_inst|dadd_op|Add9~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y36_N22
cycloneive_lcell_comb \alu_inst|dadd_op|Add9~8 (
// Equation(s):
// \alu_inst|dadd_op|Add9~8_combout  = \regnum_inst|src_val[15]~28_combout  $ (\alu_inst|dadd_op|Add9~7  $ (!\regnum_inst|Mux32~4_combout ))

	.dataa(\regnum_inst|src_val[15]~28_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\regnum_inst|Mux32~4_combout ),
	.cin(\alu_inst|dadd_op|Add9~7 ),
	.combout(\alu_inst|dadd_op|Add9~8_combout ),
	.cout());
// synopsys translate_off
defparam \alu_inst|dadd_op|Add9~8 .lut_mask = 16'h5AA5;
defparam \alu_inst|dadd_op|Add9~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y36_N30
cycloneive_lcell_comb \alu_inst|result[13]~147 (
// Equation(s):
// \alu_inst|result[13]~147_combout  = (\alu_inst|dadd_op|Add9~8_combout  & (\alu_inst|dadd_op|Add9~6_combout  & !\alu_inst|dadd_op|Add9~4_combout )) # (!\alu_inst|dadd_op|Add9~8_combout  & ((\alu_inst|dadd_op|Add9~4_combout )))

	.dataa(gnd),
	.datab(\alu_inst|dadd_op|Add9~6_combout ),
	.datac(\alu_inst|dadd_op|Add9~8_combout ),
	.datad(\alu_inst|dadd_op|Add9~4_combout ),
	.cin(gnd),
	.combout(\alu_inst|result[13]~147_combout ),
	.cout());
// synopsys translate_off
defparam \alu_inst|result[13]~147 .lut_mask = 16'h0FC0;
defparam \alu_inst|result[13]~147 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y39_N0
cycloneive_lcell_comb \regnum_inst|Mux34~2 (
// Equation(s):
// \regnum_inst|Mux34~2_combout  = (\pipeline|D_i[0][0]~q  & ((\pipeline|gprc_i[0][1][13]~q ) # ((\pipeline|D_i[0][1]~q )))) # (!\pipeline|D_i[0][0]~q  & (((\pipeline|gprc_i[0][0][13]~q  & !\pipeline|D_i[0][1]~q ))))

	.dataa(\pipeline|gprc_i[0][1][13]~q ),
	.datab(\pipeline|D_i[0][0]~q ),
	.datac(\pipeline|gprc_i[0][0][13]~q ),
	.datad(\pipeline|D_i[0][1]~q ),
	.cin(gnd),
	.combout(\regnum_inst|Mux34~2_combout ),
	.cout());
// synopsys translate_off
defparam \regnum_inst|Mux34~2 .lut_mask = 16'hCCB8;
defparam \regnum_inst|Mux34~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y39_N12
cycloneive_lcell_comb \regnum_inst|Mux34~3 (
// Equation(s):
// \regnum_inst|Mux34~3_combout  = (\pipeline|D_i[0][1]~q  & ((\regnum_inst|Mux34~2_combout  & ((\pipeline|gprc_i[0][3][13]~q ))) # (!\regnum_inst|Mux34~2_combout  & (\pipeline|gprc_i[0][2][13]~q )))) # (!\pipeline|D_i[0][1]~q  & 
// (\regnum_inst|Mux34~2_combout ))

	.dataa(\pipeline|D_i[0][1]~q ),
	.datab(\regnum_inst|Mux34~2_combout ),
	.datac(\pipeline|gprc_i[0][2][13]~q ),
	.datad(\pipeline|gprc_i[0][3][13]~q ),
	.cin(gnd),
	.combout(\regnum_inst|Mux34~3_combout ),
	.cout());
// synopsys translate_off
defparam \regnum_inst|Mux34~3 .lut_mask = 16'hEC64;
defparam \regnum_inst|Mux34~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y40_N0
cycloneive_lcell_comb \alu_inst|result[13]~146 (
// Equation(s):
// \alu_inst|result[13]~146_combout  = \regnum_inst|src_val[13]~96_combout  $ (((\pipeline|D_i[0][2]~q  & (\regnum_inst|Mux34~1_combout )) # (!\pipeline|D_i[0][2]~q  & ((\regnum_inst|Mux34~3_combout )))))

	.dataa(\regnum_inst|Mux34~1_combout ),
	.datab(\pipeline|D_i[0][2]~q ),
	.datac(\regnum_inst|src_val[13]~96_combout ),
	.datad(\regnum_inst|Mux34~3_combout ),
	.cin(gnd),
	.combout(\alu_inst|result[13]~146_combout ),
	.cout());
// synopsys translate_off
defparam \alu_inst|result[13]~146 .lut_mask = 16'h4B78;
defparam \alu_inst|result[13]~146 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y35_N6
cycloneive_lcell_comb \alu_inst|result[13]~148 (
// Equation(s):
// \alu_inst|result[13]~148_combout  = (\pipeline|enable_i[0][13]~q  & (\alu_inst|result[13]~147_combout )) # (!\pipeline|enable_i[0][13]~q  & (((\alu_inst|result[13]~146_combout  & \pipeline|enable_i[0][15]~q ))))

	.dataa(\alu_inst|result[13]~147_combout ),
	.datab(\alu_inst|result[13]~146_combout ),
	.datac(\pipeline|enable_i[0][13]~q ),
	.datad(\pipeline|enable_i[0][15]~q ),
	.cin(gnd),
	.combout(\alu_inst|result[13]~148_combout ),
	.cout());
// synopsys translate_off
defparam \alu_inst|result[13]~148 .lut_mask = 16'hACA0;
defparam \alu_inst|result[13]~148 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y35_N30
cycloneive_lcell_comb \alu_inst|bis_op|ShiftLeft0~22 (
// Equation(s):
// \alu_inst|bis_op|ShiftLeft0~22_combout  = (\regnum_inst|src_val[2]~102_combout  & (\regnum_inst|src_val[0]~10_combout  & (\alu_inst|bis_op|ShiftLeft0~9_combout  & !\regnum_inst|src_val[1]~94_combout )))

	.dataa(\regnum_inst|src_val[2]~102_combout ),
	.datab(\regnum_inst|src_val[0]~10_combout ),
	.datac(\alu_inst|bis_op|ShiftLeft0~9_combout ),
	.datad(\regnum_inst|src_val[1]~94_combout ),
	.cin(gnd),
	.combout(\alu_inst|bis_op|ShiftLeft0~22_combout ),
	.cout());
// synopsys translate_off
defparam \alu_inst|bis_op|ShiftLeft0~22 .lut_mask = 16'h0080;
defparam \alu_inst|bis_op|ShiftLeft0~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y35_N24
cycloneive_lcell_comb \alu_inst|result[13]~135 (
// Equation(s):
// \alu_inst|result[13]~135_combout  = (\alu_inst|result[4]~30_combout  & ((\alu_inst|result[4]~31_combout ) # ((\regnum_inst|src_val[13]~96_combout  & \regnum_inst|Mux34~4_combout )))) # (!\alu_inst|result[4]~30_combout  & (!\alu_inst|result[4]~31_combout  
// & ((\regnum_inst|src_val[13]~96_combout ) # (\regnum_inst|Mux34~4_combout ))))

	.dataa(\regnum_inst|src_val[13]~96_combout ),
	.datab(\regnum_inst|Mux34~4_combout ),
	.datac(\alu_inst|result[4]~30_combout ),
	.datad(\alu_inst|result[4]~31_combout ),
	.cin(gnd),
	.combout(\alu_inst|result[13]~135_combout ),
	.cout());
// synopsys translate_off
defparam \alu_inst|result[13]~135 .lut_mask = 16'hF08E;
defparam \alu_inst|result[13]~135 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y35_N10
cycloneive_lcell_comb \alu_inst|result[13]~136 (
// Equation(s):
// \alu_inst|result[13]~136_combout  = (\alu_inst|result[4]~28_combout  & ((\alu_inst|bis_op|ShiftLeft0~22_combout  & ((!\alu_inst|result[13]~135_combout ))) # (!\alu_inst|bis_op|ShiftLeft0~22_combout  & (\regnum_inst|Mux34~4_combout )))) # 
// (!\alu_inst|result[4]~28_combout  & (((\alu_inst|result[13]~135_combout ))))

	.dataa(\alu_inst|result[4]~28_combout ),
	.datab(\alu_inst|bis_op|ShiftLeft0~22_combout ),
	.datac(\regnum_inst|Mux34~4_combout ),
	.datad(\alu_inst|result[13]~135_combout ),
	.cin(gnd),
	.combout(\alu_inst|result[13]~136_combout ),
	.cout());
// synopsys translate_off
defparam \alu_inst|result[13]~136 .lut_mask = 16'h75A8;
defparam \alu_inst|result[13]~136 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y35_N4
cycloneive_lcell_comb \alu_inst|result[13]~137 (
// Equation(s):
// \alu_inst|result[13]~137_combout  = (\alu_inst|result[13]~148_combout ) # ((!\pipeline|enable_i[0][15]~q  & (!\pipeline|enable_i[0][13]~q  & \alu_inst|result[13]~136_combout )))

	.dataa(\alu_inst|result[13]~148_combout ),
	.datab(\pipeline|enable_i[0][15]~q ),
	.datac(\pipeline|enable_i[0][13]~q ),
	.datad(\alu_inst|result[13]~136_combout ),
	.cin(gnd),
	.combout(\alu_inst|result[13]~137_combout ),
	.cout());
// synopsys translate_off
defparam \alu_inst|result[13]~137 .lut_mask = 16'hABAA;
defparam \alu_inst|result[13]~137 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y36_N12
cycloneive_lcell_comb \alu_inst|subc_op|Add0~28 (
// Equation(s):
// \alu_inst|subc_op|Add0~28_combout  = ((\regnum_inst|Mux34~4_combout  $ (\regnum_inst|src_val[13]~96_combout  $ (\alu_inst|subc_op|Add0~27 )))) # (GND)
// \alu_inst|subc_op|Add0~29  = CARRY((\regnum_inst|Mux34~4_combout  & ((!\alu_inst|subc_op|Add0~27 ) # (!\regnum_inst|src_val[13]~96_combout ))) # (!\regnum_inst|Mux34~4_combout  & (!\regnum_inst|src_val[13]~96_combout  & !\alu_inst|subc_op|Add0~27 )))

	.dataa(\regnum_inst|Mux34~4_combout ),
	.datab(\regnum_inst|src_val[13]~96_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu_inst|subc_op|Add0~27 ),
	.combout(\alu_inst|subc_op|Add0~28_combout ),
	.cout(\alu_inst|subc_op|Add0~29 ));
// synopsys translate_off
defparam \alu_inst|subc_op|Add0~28 .lut_mask = 16'h962B;
defparam \alu_inst|subc_op|Add0~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y37_N0
cycloneive_lcell_comb \alu_inst|result[13]~138 (
// Equation(s):
// \alu_inst|result[13]~138_combout  = (\alu_inst|result[14]~25_combout  & (((\alu_inst|subc_op|Add0~28_combout ) # (\alu_inst|result[14]~27_combout )))) # (!\alu_inst|result[14]~25_combout  & (\alu_inst|result[13]~137_combout  & 
// ((!\alu_inst|result[14]~27_combout ))))

	.dataa(\alu_inst|result[13]~137_combout ),
	.datab(\alu_inst|result[14]~25_combout ),
	.datac(\alu_inst|subc_op|Add0~28_combout ),
	.datad(\alu_inst|result[14]~27_combout ),
	.cin(gnd),
	.combout(\alu_inst|result[13]~138_combout ),
	.cout());
// synopsys translate_off
defparam \alu_inst|result[13]~138 .lut_mask = 16'hCCE2;
defparam \alu_inst|result[13]~138 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y37_N26
cycloneive_lcell_comb \alu_inst|sub_op|result[13]~26 (
// Equation(s):
// \alu_inst|sub_op|result[13]~26_combout  = (\regnum_inst|Mux34~4_combout  & ((\regnum_inst|src_val[13]~96_combout  & (!\alu_inst|sub_op|result[12]~25 )) # (!\regnum_inst|src_val[13]~96_combout  & (\alu_inst|sub_op|result[12]~25  & VCC)))) # 
// (!\regnum_inst|Mux34~4_combout  & ((\regnum_inst|src_val[13]~96_combout  & ((\alu_inst|sub_op|result[12]~25 ) # (GND))) # (!\regnum_inst|src_val[13]~96_combout  & (!\alu_inst|sub_op|result[12]~25 ))))
// \alu_inst|sub_op|result[13]~27  = CARRY((\regnum_inst|Mux34~4_combout  & (\regnum_inst|src_val[13]~96_combout  & !\alu_inst|sub_op|result[12]~25 )) # (!\regnum_inst|Mux34~4_combout  & ((\regnum_inst|src_val[13]~96_combout ) # 
// (!\alu_inst|sub_op|result[12]~25 ))))

	.dataa(\regnum_inst|Mux34~4_combout ),
	.datab(\regnum_inst|src_val[13]~96_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu_inst|sub_op|result[12]~25 ),
	.combout(\alu_inst|sub_op|result[13]~26_combout ),
	.cout(\alu_inst|sub_op|result[13]~27 ));
// synopsys translate_off
defparam \alu_inst|sub_op|result[13]~26 .lut_mask = 16'h694D;
defparam \alu_inst|sub_op|result[13]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y37_N18
cycloneive_lcell_comb \alu_inst|result[13]~139 (
// Equation(s):
// \alu_inst|result[13]~139_combout  = (\alu_inst|result[13]~138_combout  & ((\alu_inst|addc_op|Add0~28_combout ) # ((!\alu_inst|result[14]~27_combout )))) # (!\alu_inst|result[13]~138_combout  & (((\alu_inst|sub_op|result[13]~26_combout  & 
// \alu_inst|result[14]~27_combout ))))

	.dataa(\alu_inst|addc_op|Add0~28_combout ),
	.datab(\alu_inst|result[13]~138_combout ),
	.datac(\alu_inst|sub_op|result[13]~26_combout ),
	.datad(\alu_inst|result[14]~27_combout ),
	.cin(gnd),
	.combout(\alu_inst|result[13]~139_combout ),
	.cout());
// synopsys translate_off
defparam \alu_inst|result[13]~139 .lut_mask = 16'hB8CC;
defparam \alu_inst|result[13]~139 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y34_N24
cycloneive_lcell_comb \alu_inst|result[13]~140 (
// Equation(s):
// \alu_inst|result[13]~140_combout  = (\pipeline|enable_i[0][9]~q  & (\alu_inst|add_op|result[13]~26_combout )) # (!\pipeline|enable_i[0][9]~q  & ((\alu_inst|result[13]~139_combout )))

	.dataa(gnd),
	.datab(\alu_inst|add_op|result[13]~26_combout ),
	.datac(\pipeline|enable_i[0][9]~q ),
	.datad(\alu_inst|result[13]~139_combout ),
	.cin(gnd),
	.combout(\alu_inst|result[13]~140_combout ),
	.cout());
// synopsys translate_off
defparam \alu_inst|result[13]~140 .lut_mask = 16'hCFC0;
defparam \alu_inst|result[13]~140 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y34_N25
dffeas \pipeline|exec_result_i[0][13] (
	.clk(\clk~clkctrl_outclk ),
	.d(\alu_inst|result[13]~140_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeline|exec_result_i[0][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pipeline|exec_result_i[0][13] .is_wysiwyg = "true";
defparam \pipeline|exec_result_i[0][13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y34_N18
cycloneive_lcell_comb \pipeline|exec_result_i[1][13]~feeder (
// Equation(s):
// \pipeline|exec_result_i[1][13]~feeder_combout  = \pipeline|exec_result_i[0][13]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\pipeline|exec_result_i[0][13]~q ),
	.cin(gnd),
	.combout(\pipeline|exec_result_i[1][13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|exec_result_i[1][13]~feeder .lut_mask = 16'hFF00;
defparam \pipeline|exec_result_i[1][13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y34_N19
dffeas \pipeline|exec_result_i[1][13] (
	.clk(\clk~clkctrl_outclk ),
	.d(\pipeline|exec_result_i[1][13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeline|exec_result_i[1][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pipeline|exec_result_i[1][13] .is_wysiwyg = "true";
defparam \pipeline|exec_result_i[1][13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y38_N4
cycloneive_lcell_comb \pipeline|gprc_i~9 (
// Equation(s):
// \pipeline|gprc_i~9_combout  = (\pipeline|exec_result_i[1][13]~q  & ((\pipeline|always0~4_combout ) # ((\pipeline|enable_i_rtl_0|auto_generated|altsyncram4|ram_block5a10 ) # (\pipeline|always0~5_combout ))))

	.dataa(\pipeline|always0~4_combout ),
	.datab(\pipeline|exec_result_i[1][13]~q ),
	.datac(\pipeline|enable_i_rtl_0|auto_generated|altsyncram4|ram_block5a10 ),
	.datad(\pipeline|always0~5_combout ),
	.cin(gnd),
	.combout(\pipeline|gprc_i~9_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|gprc_i~9 .lut_mask = 16'hCCC8;
defparam \pipeline|gprc_i~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y39_N31
dffeas \pipeline|gprc_i[0][4][13] (
	.clk(\clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\pipeline|gprc_i~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\pipeline|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeline|gprc_i[0][4][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pipeline|gprc_i[0][4][13] .is_wysiwyg = "true";
defparam \pipeline|gprc_i[0][4][13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y39_N30
cycloneive_lcell_comb \regnum_inst|Mux34~0 (
// Equation(s):
// \regnum_inst|Mux34~0_combout  = (\pipeline|D_i[0][1]~q  & ((\pipeline|D_i[0][0]~q ) # ((\pipeline|gprc_i[0][6][13]~q )))) # (!\pipeline|D_i[0][1]~q  & (!\pipeline|D_i[0][0]~q  & (\pipeline|gprc_i[0][4][13]~q )))

	.dataa(\pipeline|D_i[0][1]~q ),
	.datab(\pipeline|D_i[0][0]~q ),
	.datac(\pipeline|gprc_i[0][4][13]~q ),
	.datad(\pipeline|gprc_i[0][6][13]~q ),
	.cin(gnd),
	.combout(\regnum_inst|Mux34~0_combout ),
	.cout());
// synopsys translate_off
defparam \regnum_inst|Mux34~0 .lut_mask = 16'hBA98;
defparam \regnum_inst|Mux34~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y40_N26
cycloneive_lcell_comb \regnum_inst|Mux34~1 (
// Equation(s):
// \regnum_inst|Mux34~1_combout  = (\pipeline|D_i[0][0]~q  & ((\regnum_inst|Mux34~0_combout  & (\pipeline|gprc_i[0][7][13]~q )) # (!\regnum_inst|Mux34~0_combout  & ((\pipeline|gprc_i[0][5][13]~q ))))) # (!\pipeline|D_i[0][0]~q  & 
// (\regnum_inst|Mux34~0_combout ))

	.dataa(\pipeline|D_i[0][0]~q ),
	.datab(\regnum_inst|Mux34~0_combout ),
	.datac(\pipeline|gprc_i[0][7][13]~q ),
	.datad(\pipeline|gprc_i[0][5][13]~q ),
	.cin(gnd),
	.combout(\regnum_inst|Mux34~1_combout ),
	.cout());
// synopsys translate_off
defparam \regnum_inst|Mux34~1 .lut_mask = 16'hE6C4;
defparam \regnum_inst|Mux34~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y40_N28
cycloneive_lcell_comb \regnum_inst|Mux34~4 (
// Equation(s):
// \regnum_inst|Mux34~4_combout  = (\pipeline|D_i[0][2]~q  & (\regnum_inst|Mux34~1_combout )) # (!\pipeline|D_i[0][2]~q  & ((\regnum_inst|Mux34~3_combout )))

	.dataa(gnd),
	.datab(\pipeline|D_i[0][2]~q ),
	.datac(\regnum_inst|Mux34~1_combout ),
	.datad(\regnum_inst|Mux34~3_combout ),
	.cin(gnd),
	.combout(\regnum_inst|Mux34~4_combout ),
	.cout());
// synopsys translate_off
defparam \regnum_inst|Mux34~4 .lut_mask = 16'hF3C0;
defparam \regnum_inst|Mux34~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y38_N28
cycloneive_lcell_comb \alu_inst|add_op|result[14]~28 (
// Equation(s):
// \alu_inst|add_op|result[14]~28_combout  = ((\regnum_inst|Mux33~4_combout  $ (\regnum_inst|src_val[14]~95_combout  $ (!\alu_inst|add_op|result[13]~27 )))) # (GND)
// \alu_inst|add_op|result[14]~29  = CARRY((\regnum_inst|Mux33~4_combout  & ((\regnum_inst|src_val[14]~95_combout ) # (!\alu_inst|add_op|result[13]~27 ))) # (!\regnum_inst|Mux33~4_combout  & (\regnum_inst|src_val[14]~95_combout  & 
// !\alu_inst|add_op|result[13]~27 )))

	.dataa(\regnum_inst|Mux33~4_combout ),
	.datab(\regnum_inst|src_val[14]~95_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu_inst|add_op|result[13]~27 ),
	.combout(\alu_inst|add_op|result[14]~28_combout ),
	.cout(\alu_inst|add_op|result[14]~29 ));
// synopsys translate_off
defparam \alu_inst|add_op|result[14]~28 .lut_mask = 16'h698E;
defparam \alu_inst|add_op|result[14]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y36_N14
cycloneive_lcell_comb \alu_inst|addc_op|Add0~30 (
// Equation(s):
// \alu_inst|addc_op|Add0~30_combout  = (\regnum_inst|Mux33~4_combout  & ((\regnum_inst|src_val[14]~95_combout  & (\alu_inst|addc_op|Add0~29  & VCC)) # (!\regnum_inst|src_val[14]~95_combout  & (!\alu_inst|addc_op|Add0~29 )))) # (!\regnum_inst|Mux33~4_combout 
//  & ((\regnum_inst|src_val[14]~95_combout  & (!\alu_inst|addc_op|Add0~29 )) # (!\regnum_inst|src_val[14]~95_combout  & ((\alu_inst|addc_op|Add0~29 ) # (GND)))))
// \alu_inst|addc_op|Add0~31  = CARRY((\regnum_inst|Mux33~4_combout  & (!\regnum_inst|src_val[14]~95_combout  & !\alu_inst|addc_op|Add0~29 )) # (!\regnum_inst|Mux33~4_combout  & ((!\alu_inst|addc_op|Add0~29 ) # (!\regnum_inst|src_val[14]~95_combout ))))

	.dataa(\regnum_inst|Mux33~4_combout ),
	.datab(\regnum_inst|src_val[14]~95_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu_inst|addc_op|Add0~29 ),
	.combout(\alu_inst|addc_op|Add0~30_combout ),
	.cout(\alu_inst|addc_op|Add0~31 ));
// synopsys translate_off
defparam \alu_inst|addc_op|Add0~30 .lut_mask = 16'h9617;
defparam \alu_inst|addc_op|Add0~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y36_N14
cycloneive_lcell_comb \alu_inst|subc_op|Add0~30 (
// Equation(s):
// \alu_inst|subc_op|Add0~30_combout  = (\regnum_inst|src_val[14]~95_combout  & ((\regnum_inst|Mux33~4_combout  & (!\alu_inst|subc_op|Add0~29 )) # (!\regnum_inst|Mux33~4_combout  & ((\alu_inst|subc_op|Add0~29 ) # (GND))))) # 
// (!\regnum_inst|src_val[14]~95_combout  & ((\regnum_inst|Mux33~4_combout  & (\alu_inst|subc_op|Add0~29  & VCC)) # (!\regnum_inst|Mux33~4_combout  & (!\alu_inst|subc_op|Add0~29 ))))
// \alu_inst|subc_op|Add0~31  = CARRY((\regnum_inst|src_val[14]~95_combout  & ((!\alu_inst|subc_op|Add0~29 ) # (!\regnum_inst|Mux33~4_combout ))) # (!\regnum_inst|src_val[14]~95_combout  & (!\regnum_inst|Mux33~4_combout  & !\alu_inst|subc_op|Add0~29 )))

	.dataa(\regnum_inst|src_val[14]~95_combout ),
	.datab(\regnum_inst|Mux33~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu_inst|subc_op|Add0~29 ),
	.combout(\alu_inst|subc_op|Add0~30_combout ),
	.cout(\alu_inst|subc_op|Add0~31 ));
// synopsys translate_off
defparam \alu_inst|subc_op|Add0~30 .lut_mask = 16'h692B;
defparam \alu_inst|subc_op|Add0~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X53_Y35_N20
cycloneive_lcell_comb \alu_inst|result[14]~126 (
// Equation(s):
// \alu_inst|result[14]~126_combout  = (!\regnum_inst|src_val[0]~10_combout  & (\regnum_inst|src_val[2]~102_combout  & \alu_inst|bis_op|ShiftLeft0~7_combout ))

	.dataa(gnd),
	.datab(\regnum_inst|src_val[0]~10_combout ),
	.datac(\regnum_inst|src_val[2]~102_combout ),
	.datad(\alu_inst|bis_op|ShiftLeft0~7_combout ),
	.cin(gnd),
	.combout(\alu_inst|result[14]~126_combout ),
	.cout());
// synopsys translate_off
defparam \alu_inst|result[14]~126 .lut_mask = 16'h3000;
defparam \alu_inst|result[14]~126 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y36_N8
cycloneive_lcell_comb \alu_inst|result[14]~127 (
// Equation(s):
// \alu_inst|result[14]~127_combout  = (\alu_inst|result[4]~31_combout  & ((\regnum_inst|Mux33~4_combout  $ (\alu_inst|result[4]~30_combout )))) # (!\alu_inst|result[4]~31_combout  & ((\regnum_inst|src_val[14]~95_combout  & (!\regnum_inst|Mux33~4_combout  & 
// !\alu_inst|result[4]~30_combout )) # (!\regnum_inst|src_val[14]~95_combout  & (\regnum_inst|Mux33~4_combout  & \alu_inst|result[4]~30_combout ))))

	.dataa(\alu_inst|result[4]~31_combout ),
	.datab(\regnum_inst|src_val[14]~95_combout ),
	.datac(\regnum_inst|Mux33~4_combout ),
	.datad(\alu_inst|result[4]~30_combout ),
	.cin(gnd),
	.combout(\alu_inst|result[14]~127_combout ),
	.cout());
// synopsys translate_off
defparam \alu_inst|result[14]~127 .lut_mask = 16'h1AA4;
defparam \alu_inst|result[14]~127 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y36_N10
cycloneive_lcell_comb \alu_inst|result[14]~128 (
// Equation(s):
// \alu_inst|result[14]~128_combout  = \regnum_inst|Mux33~4_combout  $ (((\alu_inst|result[14]~127_combout  & ((!\alu_inst|result[4]~28_combout ))) # (!\alu_inst|result[14]~127_combout  & (\alu_inst|result[14]~126_combout  & \alu_inst|result[4]~28_combout 
// ))))

	.dataa(\alu_inst|result[14]~126_combout ),
	.datab(\alu_inst|result[14]~127_combout ),
	.datac(\alu_inst|result[4]~28_combout ),
	.datad(\regnum_inst|Mux33~4_combout ),
	.cin(gnd),
	.combout(\alu_inst|result[14]~128_combout ),
	.cout());
// synopsys translate_off
defparam \alu_inst|result[14]~128 .lut_mask = 16'hD32C;
defparam \alu_inst|result[14]~128 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y36_N24
cycloneive_lcell_comb \alu_inst|dadd_op|LessThan3~0 (
// Equation(s):
// \alu_inst|dadd_op|LessThan3~0_combout  = (\alu_inst|dadd_op|Add9~6_combout ) # (\alu_inst|dadd_op|Add9~4_combout )

	.dataa(gnd),
	.datab(\alu_inst|dadd_op|Add9~6_combout ),
	.datac(gnd),
	.datad(\alu_inst|dadd_op|Add9~4_combout ),
	.cin(gnd),
	.combout(\alu_inst|dadd_op|LessThan3~0_combout ),
	.cout());
// synopsys translate_off
defparam \alu_inst|dadd_op|LessThan3~0 .lut_mask = 16'hFFCC;
defparam \alu_inst|dadd_op|LessThan3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y36_N2
cycloneive_lcell_comb \alu_inst|result[14]~142 (
// Equation(s):
// \alu_inst|result[14]~142_combout  = (\pipeline|enable_i[0][13]~q  & (((\alu_inst|dadd_op|Add9~8_combout  & \alu_inst|dadd_op|LessThan3~0_combout )))) # (!\pipeline|enable_i[0][13]~q  & (\pipeline|enable_i[0][15]~q ))

	.dataa(\pipeline|enable_i[0][15]~q ),
	.datab(\pipeline|enable_i[0][13]~q ),
	.datac(\alu_inst|dadd_op|Add9~8_combout ),
	.datad(\alu_inst|dadd_op|LessThan3~0_combout ),
	.cin(gnd),
	.combout(\alu_inst|result[14]~142_combout ),
	.cout());
// synopsys translate_off
defparam \alu_inst|result[14]~142 .lut_mask = 16'hE222;
defparam \alu_inst|result[14]~142 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y36_N4
cycloneive_lcell_comb \alu_inst|result[14]~130 (
// Equation(s):
// \alu_inst|result[14]~130_combout  = (\pipeline|enable_i[0][13]~q  & (\alu_inst|dadd_op|Add9~6_combout  $ (((\alu_inst|result[14]~142_combout  & !\alu_inst|dadd_op|Add9~4_combout ))))) # (!\pipeline|enable_i[0][13]~q  & (((\alu_inst|result[14]~142_combout 
// ))))

	.dataa(\alu_inst|dadd_op|Add9~6_combout ),
	.datab(\alu_inst|result[14]~142_combout ),
	.datac(\pipeline|enable_i[0][13]~q ),
	.datad(\alu_inst|dadd_op|Add9~4_combout ),
	.cin(gnd),
	.combout(\alu_inst|result[14]~130_combout ),
	.cout());
// synopsys translate_off
defparam \alu_inst|result[14]~130 .lut_mask = 16'hAC6C;
defparam \alu_inst|result[14]~130 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y37_N6
cycloneive_lcell_comb \alu_inst|result[14]~129 (
// Equation(s):
// \alu_inst|result[14]~129_combout  = \regnum_inst|Mux33~4_combout  $ (((\regnum_inst|src_val[14]~46_combout ) # (\regnum_inst|src_val[15]~41_combout )))

	.dataa(gnd),
	.datab(\regnum_inst|src_val[14]~46_combout ),
	.datac(\regnum_inst|Mux33~4_combout ),
	.datad(\regnum_inst|src_val[15]~41_combout ),
	.cin(gnd),
	.combout(\alu_inst|result[14]~129_combout ),
	.cout());
// synopsys translate_off
defparam \alu_inst|result[14]~129 .lut_mask = 16'h0F3C;
defparam \alu_inst|result[14]~129 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y36_N0
cycloneive_lcell_comb \alu_inst|result[14]~131 (
// Equation(s):
// \alu_inst|result[14]~131_combout  = (\alu_inst|result[14]~130_combout  & (((\pipeline|enable_i[0][13]~q ) # (\alu_inst|result[14]~129_combout )))) # (!\alu_inst|result[14]~130_combout  & (\alu_inst|result[14]~128_combout  & (!\pipeline|enable_i[0][13]~q 
// )))

	.dataa(\alu_inst|result[14]~128_combout ),
	.datab(\alu_inst|result[14]~130_combout ),
	.datac(\pipeline|enable_i[0][13]~q ),
	.datad(\alu_inst|result[14]~129_combout ),
	.cin(gnd),
	.combout(\alu_inst|result[14]~131_combout ),
	.cout());
// synopsys translate_off
defparam \alu_inst|result[14]~131 .lut_mask = 16'hCEC2;
defparam \alu_inst|result[14]~131 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y37_N28
cycloneive_lcell_comb \alu_inst|sub_op|result[14]~28 (
// Equation(s):
// \alu_inst|sub_op|result[14]~28_combout  = ((\regnum_inst|src_val[14]~95_combout  $ (\regnum_inst|Mux33~4_combout  $ (\alu_inst|sub_op|result[13]~27 )))) # (GND)
// \alu_inst|sub_op|result[14]~29  = CARRY((\regnum_inst|src_val[14]~95_combout  & (\regnum_inst|Mux33~4_combout  & !\alu_inst|sub_op|result[13]~27 )) # (!\regnum_inst|src_val[14]~95_combout  & ((\regnum_inst|Mux33~4_combout ) # 
// (!\alu_inst|sub_op|result[13]~27 ))))

	.dataa(\regnum_inst|src_val[14]~95_combout ),
	.datab(\regnum_inst|Mux33~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu_inst|sub_op|result[13]~27 ),
	.combout(\alu_inst|sub_op|result[14]~28_combout ),
	.cout(\alu_inst|sub_op|result[14]~29 ));
// synopsys translate_off
defparam \alu_inst|sub_op|result[14]~28 .lut_mask = 16'h964D;
defparam \alu_inst|sub_op|result[14]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X53_Y34_N20
cycloneive_lcell_comb \alu_inst|result[14]~132 (
// Equation(s):
// \alu_inst|result[14]~132_combout  = (\alu_inst|result[14]~25_combout  & (((\alu_inst|result[14]~27_combout )))) # (!\alu_inst|result[14]~25_combout  & ((\alu_inst|result[14]~27_combout  & ((\alu_inst|sub_op|result[14]~28_combout ))) # 
// (!\alu_inst|result[14]~27_combout  & (\alu_inst|result[14]~131_combout ))))

	.dataa(\alu_inst|result[14]~131_combout ),
	.datab(\alu_inst|sub_op|result[14]~28_combout ),
	.datac(\alu_inst|result[14]~25_combout ),
	.datad(\alu_inst|result[14]~27_combout ),
	.cin(gnd),
	.combout(\alu_inst|result[14]~132_combout ),
	.cout());
// synopsys translate_off
defparam \alu_inst|result[14]~132 .lut_mask = 16'hFC0A;
defparam \alu_inst|result[14]~132 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y34_N6
cycloneive_lcell_comb \alu_inst|result[14]~133 (
// Equation(s):
// \alu_inst|result[14]~133_combout  = (\alu_inst|result[14]~25_combout  & ((\alu_inst|result[14]~132_combout  & (\alu_inst|addc_op|Add0~30_combout )) # (!\alu_inst|result[14]~132_combout  & ((\alu_inst|subc_op|Add0~30_combout ))))) # 
// (!\alu_inst|result[14]~25_combout  & (((\alu_inst|result[14]~132_combout ))))

	.dataa(\alu_inst|addc_op|Add0~30_combout ),
	.datab(\alu_inst|subc_op|Add0~30_combout ),
	.datac(\alu_inst|result[14]~25_combout ),
	.datad(\alu_inst|result[14]~132_combout ),
	.cin(gnd),
	.combout(\alu_inst|result[14]~133_combout ),
	.cout());
// synopsys translate_off
defparam \alu_inst|result[14]~133 .lut_mask = 16'hAFC0;
defparam \alu_inst|result[14]~133 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y34_N8
cycloneive_lcell_comb \alu_inst|result[14]~134 (
// Equation(s):
// \alu_inst|result[14]~134_combout  = (\pipeline|enable_i[0][9]~q  & (\alu_inst|add_op|result[14]~28_combout )) # (!\pipeline|enable_i[0][9]~q  & ((\alu_inst|result[14]~133_combout )))

	.dataa(\pipeline|enable_i[0][9]~q ),
	.datab(gnd),
	.datac(\alu_inst|add_op|result[14]~28_combout ),
	.datad(\alu_inst|result[14]~133_combout ),
	.cin(gnd),
	.combout(\alu_inst|result[14]~134_combout ),
	.cout());
// synopsys translate_off
defparam \alu_inst|result[14]~134 .lut_mask = 16'hF5A0;
defparam \alu_inst|result[14]~134 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y34_N9
dffeas \pipeline|exec_result_i[0][14] (
	.clk(\clk~clkctrl_outclk ),
	.d(\alu_inst|result[14]~134_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeline|exec_result_i[0][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pipeline|exec_result_i[0][14] .is_wysiwyg = "true";
defparam \pipeline|exec_result_i[0][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y34_N25
dffeas \pipeline|exec_result_i[1][14] (
	.clk(\clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\pipeline|exec_result_i[0][14]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeline|exec_result_i[1][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pipeline|exec_result_i[1][14] .is_wysiwyg = "true";
defparam \pipeline|exec_result_i[1][14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y38_N10
cycloneive_lcell_comb \pipeline|gprc_i~8 (
// Equation(s):
// \pipeline|gprc_i~8_combout  = (\pipeline|exec_result_i[1][14]~q  & ((\pipeline|always0~4_combout ) # ((\pipeline|enable_i_rtl_0|auto_generated|altsyncram4|ram_block5a10 ) # (\pipeline|always0~5_combout ))))

	.dataa(\pipeline|always0~4_combout ),
	.datab(\pipeline|exec_result_i[1][14]~q ),
	.datac(\pipeline|enable_i_rtl_0|auto_generated|altsyncram4|ram_block5a10 ),
	.datad(\pipeline|always0~5_combout ),
	.cin(gnd),
	.combout(\pipeline|gprc_i~8_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|gprc_i~8 .lut_mask = 16'hCCC8;
defparam \pipeline|gprc_i~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y38_N11
dffeas \pipeline|gprc_i[0][3][14] (
	.clk(\clk~clkctrl_outclk ),
	.d(\pipeline|gprc_i~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pipeline|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeline|gprc_i[0][3][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pipeline|gprc_i[0][3][14] .is_wysiwyg = "true";
defparam \pipeline|gprc_i[0][3][14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y39_N12
cycloneive_lcell_comb \regnum_inst|Mux33~2 (
// Equation(s):
// \regnum_inst|Mux33~2_combout  = (\pipeline|D_i[0][1]~q  & (\pipeline|D_i[0][0]~q )) # (!\pipeline|D_i[0][1]~q  & ((\pipeline|D_i[0][0]~q  & ((\pipeline|gprc_i[0][1][14]~q ))) # (!\pipeline|D_i[0][0]~q  & (\pipeline|gprc_i[0][0][14]~q ))))

	.dataa(\pipeline|D_i[0][1]~q ),
	.datab(\pipeline|D_i[0][0]~q ),
	.datac(\pipeline|gprc_i[0][0][14]~q ),
	.datad(\pipeline|gprc_i[0][1][14]~q ),
	.cin(gnd),
	.combout(\regnum_inst|Mux33~2_combout ),
	.cout());
// synopsys translate_off
defparam \regnum_inst|Mux33~2 .lut_mask = 16'hDC98;
defparam \regnum_inst|Mux33~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y38_N22
cycloneive_lcell_comb \regnum_inst|Mux33~3 (
// Equation(s):
// \regnum_inst|Mux33~3_combout  = (\pipeline|D_i[0][1]~q  & ((\regnum_inst|Mux33~2_combout  & (\pipeline|gprc_i[0][3][14]~q )) # (!\regnum_inst|Mux33~2_combout  & ((\pipeline|gprc_i[0][2][14]~q ))))) # (!\pipeline|D_i[0][1]~q  & 
// (((\regnum_inst|Mux33~2_combout ))))

	.dataa(\pipeline|gprc_i[0][3][14]~q ),
	.datab(\pipeline|D_i[0][1]~q ),
	.datac(\pipeline|gprc_i[0][2][14]~q ),
	.datad(\regnum_inst|Mux33~2_combout ),
	.cin(gnd),
	.combout(\regnum_inst|Mux33~3_combout ),
	.cout());
// synopsys translate_off
defparam \regnum_inst|Mux33~3 .lut_mask = 16'hBBC0;
defparam \regnum_inst|Mux33~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y39_N2
cycloneive_lcell_comb \regnum_inst|Mux33~0 (
// Equation(s):
// \regnum_inst|Mux33~0_combout  = (\pipeline|D_i[0][1]~q  & ((\pipeline|D_i[0][0]~q ) # ((\pipeline|gprc_i[0][6][14]~q )))) # (!\pipeline|D_i[0][1]~q  & (!\pipeline|D_i[0][0]~q  & (\pipeline|gprc_i[0][4][14]~q )))

	.dataa(\pipeline|D_i[0][1]~q ),
	.datab(\pipeline|D_i[0][0]~q ),
	.datac(\pipeline|gprc_i[0][4][14]~q ),
	.datad(\pipeline|gprc_i[0][6][14]~q ),
	.cin(gnd),
	.combout(\regnum_inst|Mux33~0_combout ),
	.cout());
// synopsys translate_off
defparam \regnum_inst|Mux33~0 .lut_mask = 16'hBA98;
defparam \regnum_inst|Mux33~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y39_N18
cycloneive_lcell_comb \regnum_inst|Mux33~1 (
// Equation(s):
// \regnum_inst|Mux33~1_combout  = (\pipeline|D_i[0][0]~q  & ((\regnum_inst|Mux33~0_combout  & ((\pipeline|gprc_i[0][7][14]~q ))) # (!\regnum_inst|Mux33~0_combout  & (\pipeline|gprc_i[0][5][14]~q )))) # (!\pipeline|D_i[0][0]~q  & 
// (((\regnum_inst|Mux33~0_combout ))))

	.dataa(\pipeline|D_i[0][0]~q ),
	.datab(\pipeline|gprc_i[0][5][14]~q ),
	.datac(\pipeline|gprc_i[0][7][14]~q ),
	.datad(\regnum_inst|Mux33~0_combout ),
	.cin(gnd),
	.combout(\regnum_inst|Mux33~1_combout ),
	.cout());
// synopsys translate_off
defparam \regnum_inst|Mux33~1 .lut_mask = 16'hF588;
defparam \regnum_inst|Mux33~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y38_N18
cycloneive_lcell_comb \regnum_inst|Mux33~4 (
// Equation(s):
// \regnum_inst|Mux33~4_combout  = (\pipeline|D_i[0][2]~q  & ((\regnum_inst|Mux33~1_combout ))) # (!\pipeline|D_i[0][2]~q  & (\regnum_inst|Mux33~3_combout ))

	.dataa(gnd),
	.datab(\regnum_inst|Mux33~3_combout ),
	.datac(\pipeline|D_i[0][2]~q ),
	.datad(\regnum_inst|Mux33~1_combout ),
	.cin(gnd),
	.combout(\regnum_inst|Mux33~4_combout ),
	.cout());
// synopsys translate_off
defparam \regnum_inst|Mux33~4 .lut_mask = 16'hFC0C;
defparam \regnum_inst|Mux33~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y38_N30
cycloneive_lcell_comb \alu_inst|add_op|result[15]~30 (
// Equation(s):
// \alu_inst|add_op|result[15]~30_combout  = \regnum_inst|Mux32~4_combout  $ (\alu_inst|add_op|result[14]~29  $ (\regnum_inst|src_val[15]~28_combout ))

	.dataa(\regnum_inst|Mux32~4_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\regnum_inst|src_val[15]~28_combout ),
	.cin(\alu_inst|add_op|result[14]~29 ),
	.combout(\alu_inst|add_op|result[15]~30_combout ),
	.cout());
// synopsys translate_off
defparam \alu_inst|add_op|result[15]~30 .lut_mask = 16'hA55A;
defparam \alu_inst|add_op|result[15]~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y36_N16
cycloneive_lcell_comb \alu_inst|subc_op|Add0~32 (
// Equation(s):
// \alu_inst|subc_op|Add0~32_combout  = \regnum_inst|Mux32~4_combout  $ (\alu_inst|subc_op|Add0~31  $ (\regnum_inst|src_val[15]~28_combout ))

	.dataa(\regnum_inst|Mux32~4_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\regnum_inst|src_val[15]~28_combout ),
	.cin(\alu_inst|subc_op|Add0~31 ),
	.combout(\alu_inst|subc_op|Add0~32_combout ),
	.cout());
// synopsys translate_off
defparam \alu_inst|subc_op|Add0~32 .lut_mask = 16'hA55A;
defparam \alu_inst|subc_op|Add0~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y36_N26
cycloneive_lcell_comb \alu_inst|result[15]~32 (
// Equation(s):
// \alu_inst|result[15]~32_combout  = (\alu_inst|result[4]~31_combout  & (\regnum_inst|Mux32~4_combout  $ (((\alu_inst|result[4]~30_combout ))))) # (!\alu_inst|result[4]~31_combout  & ((\regnum_inst|Mux32~4_combout  & (!\regnum_inst|src_val[15]~28_combout  & 
// \alu_inst|result[4]~30_combout )) # (!\regnum_inst|Mux32~4_combout  & (\regnum_inst|src_val[15]~28_combout  & !\alu_inst|result[4]~30_combout ))))

	.dataa(\alu_inst|result[4]~31_combout ),
	.datab(\regnum_inst|Mux32~4_combout ),
	.datac(\regnum_inst|src_val[15]~28_combout ),
	.datad(\alu_inst|result[4]~30_combout ),
	.cin(gnd),
	.combout(\alu_inst|result[15]~32_combout ),
	.cout());
// synopsys translate_off
defparam \alu_inst|result[15]~32 .lut_mask = 16'h2698;
defparam \alu_inst|result[15]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y35_N12
cycloneive_lcell_comb \alu_inst|result[15]~29 (
// Equation(s):
// \alu_inst|result[15]~29_combout  = (\regnum_inst|src_val[0]~10_combout  & (\regnum_inst|src_val[2]~102_combout  & \alu_inst|bis_op|ShiftLeft0~7_combout ))

	.dataa(gnd),
	.datab(\regnum_inst|src_val[0]~10_combout ),
	.datac(\regnum_inst|src_val[2]~102_combout ),
	.datad(\alu_inst|bis_op|ShiftLeft0~7_combout ),
	.cin(gnd),
	.combout(\alu_inst|result[15]~29_combout ),
	.cout());
// synopsys translate_off
defparam \alu_inst|result[15]~29 .lut_mask = 16'hC000;
defparam \alu_inst|result[15]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y36_N28
cycloneive_lcell_comb \alu_inst|result[15]~33 (
// Equation(s):
// \alu_inst|result[15]~33_combout  = \regnum_inst|Mux32~4_combout  $ (((\alu_inst|result[15]~32_combout  & (!\alu_inst|result[4]~28_combout )) # (!\alu_inst|result[15]~32_combout  & (\alu_inst|result[4]~28_combout  & \alu_inst|result[15]~29_combout ))))

	.dataa(\alu_inst|result[15]~32_combout ),
	.datab(\regnum_inst|Mux32~4_combout ),
	.datac(\alu_inst|result[4]~28_combout ),
	.datad(\alu_inst|result[15]~29_combout ),
	.cin(gnd),
	.combout(\alu_inst|result[15]~33_combout ),
	.cout());
// synopsys translate_off
defparam \alu_inst|result[15]~33 .lut_mask = 16'h96C6;
defparam \alu_inst|result[15]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y36_N12
cycloneive_lcell_comb \alu_inst|result[15]~143 (
// Equation(s):
// \alu_inst|result[15]~143_combout  = (\pipeline|enable_i[0][13]~q  & (((\alu_inst|dadd_op|Add9~8_combout )))) # (!\pipeline|enable_i[0][13]~q  & (!\pipeline|enable_i[0][15]~q  & ((\alu_inst|result[15]~33_combout ))))

	.dataa(\pipeline|enable_i[0][15]~q ),
	.datab(\pipeline|enable_i[0][13]~q ),
	.datac(\alu_inst|dadd_op|Add9~8_combout ),
	.datad(\alu_inst|result[15]~33_combout ),
	.cin(gnd),
	.combout(\alu_inst|result[15]~143_combout ),
	.cout());
// synopsys translate_off
defparam \alu_inst|result[15]~143 .lut_mask = 16'hD1C0;
defparam \alu_inst|result[15]~143 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y36_N6
cycloneive_lcell_comb \alu_inst|result[15]~34 (
// Equation(s):
// \alu_inst|result[15]~34_combout  = (\alu_inst|result[15]~143_combout  & (((!\alu_inst|result[14]~142_combout )) # (!\alu_inst|dadd_op|LessThan3~0_combout ))) # (!\alu_inst|result[15]~143_combout  & (((\alu_inst|xor_op|result [15] & 
// \alu_inst|result[14]~142_combout ))))

	.dataa(\alu_inst|result[15]~143_combout ),
	.datab(\alu_inst|dadd_op|LessThan3~0_combout ),
	.datac(\alu_inst|xor_op|result [15]),
	.datad(\alu_inst|result[14]~142_combout ),
	.cin(gnd),
	.combout(\alu_inst|result[15]~34_combout ),
	.cout());
// synopsys translate_off
defparam \alu_inst|result[15]~34 .lut_mask = 16'h72AA;
defparam \alu_inst|result[15]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y37_N30
cycloneive_lcell_comb \alu_inst|sub_op|result[15]~30 (
// Equation(s):
// \alu_inst|sub_op|result[15]~30_combout  = \regnum_inst|Mux32~4_combout  $ (\alu_inst|sub_op|result[14]~29  $ (!\regnum_inst|src_val[15]~28_combout ))

	.dataa(gnd),
	.datab(\regnum_inst|Mux32~4_combout ),
	.datac(gnd),
	.datad(\regnum_inst|src_val[15]~28_combout ),
	.cin(\alu_inst|sub_op|result[14]~29 ),
	.combout(\alu_inst|sub_op|result[15]~30_combout ),
	.cout());
// synopsys translate_off
defparam \alu_inst|sub_op|result[15]~30 .lut_mask = 16'h3CC3;
defparam \alu_inst|sub_op|result[15]~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y37_N28
cycloneive_lcell_comb \alu_inst|result[15]~35 (
// Equation(s):
// \alu_inst|result[15]~35_combout  = (\alu_inst|result[14]~25_combout  & (((\alu_inst|result[14]~27_combout )))) # (!\alu_inst|result[14]~25_combout  & ((\alu_inst|result[14]~27_combout  & ((\alu_inst|sub_op|result[15]~30_combout ))) # 
// (!\alu_inst|result[14]~27_combout  & (\alu_inst|result[15]~34_combout ))))

	.dataa(\alu_inst|result[15]~34_combout ),
	.datab(\alu_inst|result[14]~25_combout ),
	.datac(\alu_inst|sub_op|result[15]~30_combout ),
	.datad(\alu_inst|result[14]~27_combout ),
	.cin(gnd),
	.combout(\alu_inst|result[15]~35_combout ),
	.cout());
// synopsys translate_off
defparam \alu_inst|result[15]~35 .lut_mask = 16'hFC22;
defparam \alu_inst|result[15]~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y36_N16
cycloneive_lcell_comb \alu_inst|addc_op|Add0~32 (
// Equation(s):
// \alu_inst|addc_op|Add0~32_combout  = \regnum_inst|src_val[15]~28_combout  $ (\alu_inst|addc_op|Add0~31  $ (!\regnum_inst|Mux32~4_combout ))

	.dataa(\regnum_inst|src_val[15]~28_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\regnum_inst|Mux32~4_combout ),
	.cin(\alu_inst|addc_op|Add0~31 ),
	.combout(\alu_inst|addc_op|Add0~32_combout ),
	.cout());
// synopsys translate_off
defparam \alu_inst|addc_op|Add0~32 .lut_mask = 16'h5AA5;
defparam \alu_inst|addc_op|Add0~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y36_N8
cycloneive_lcell_comb \alu_inst|result[15]~36 (
// Equation(s):
// \alu_inst|result[15]~36_combout  = (\alu_inst|result[15]~35_combout  & (((\alu_inst|addc_op|Add0~32_combout ) # (!\alu_inst|result[14]~25_combout )))) # (!\alu_inst|result[15]~35_combout  & (\alu_inst|subc_op|Add0~32_combout  & 
// ((\alu_inst|result[14]~25_combout ))))

	.dataa(\alu_inst|subc_op|Add0~32_combout ),
	.datab(\alu_inst|result[15]~35_combout ),
	.datac(\alu_inst|addc_op|Add0~32_combout ),
	.datad(\alu_inst|result[14]~25_combout ),
	.cin(gnd),
	.combout(\alu_inst|result[15]~36_combout ),
	.cout());
// synopsys translate_off
defparam \alu_inst|result[15]~36 .lut_mask = 16'hE2CC;
defparam \alu_inst|result[15]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y38_N26
cycloneive_lcell_comb \alu_inst|result[15]~37 (
// Equation(s):
// \alu_inst|result[15]~37_combout  = (\pipeline|enable_i[0][9]~q  & (\alu_inst|add_op|result[15]~30_combout )) # (!\pipeline|enable_i[0][9]~q  & ((\alu_inst|result[15]~36_combout )))

	.dataa(gnd),
	.datab(\alu_inst|add_op|result[15]~30_combout ),
	.datac(\alu_inst|result[15]~36_combout ),
	.datad(\pipeline|enable_i[0][9]~q ),
	.cin(gnd),
	.combout(\alu_inst|result[15]~37_combout ),
	.cout());
// synopsys translate_off
defparam \alu_inst|result[15]~37 .lut_mask = 16'hCCF0;
defparam \alu_inst|result[15]~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y38_N17
dffeas \pipeline|PSW_i[2] (
	.clk(\clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\alu_inst|result[15]~37_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\alu_inst|enable_psw_msk~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeline|PSW_i [2]),
	.prn(vcc));
// synopsys translate_off
defparam \pipeline|PSW_i[2] .is_wysiwyg = "true";
defparam \pipeline|PSW_i[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y38_N30
cycloneive_lcell_comb \update_psw_inst|psw_out[4]~0 (
// Equation(s):
// \update_psw_inst|psw_out[4]~0_combout  = (!\alu_inst|xor_op|result [15] & (\alu_inst|result[15]~37_combout  $ (\regnum_inst|src_val[15]~28_combout )))

	.dataa(\alu_inst|result[15]~37_combout ),
	.datab(\alu_inst|xor_op|result [15]),
	.datac(\regnum_inst|src_val[15]~28_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\update_psw_inst|psw_out[4]~0_combout ),
	.cout());
// synopsys translate_off
defparam \update_psw_inst|psw_out[4]~0 .lut_mask = 16'h1212;
defparam \update_psw_inst|psw_out[4]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y38_N31
dffeas \pipeline|PSW_i[4] (
	.clk(\clk~clkctrl_outclk ),
	.d(\update_psw_inst|psw_out[4]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\alu_inst|enable_psw_msk~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeline|PSW_i [4]),
	.prn(vcc));
// synopsys translate_off
defparam \pipeline|PSW_i[4] .is_wysiwyg = "true";
defparam \pipeline|PSW_i[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y38_N10
cycloneive_lcell_comb \decode|Equal7~0 (
// Equation(s):
// \decode|Equal7~0_combout  = (\decode|Equal1~0_combout  & (\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[11]~23_combout  & \pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[12]~19_combout ))

	.dataa(\decode|Equal1~0_combout ),
	.datab(gnd),
	.datac(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[11]~23_combout ),
	.datad(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[12]~19_combout ),
	.cin(gnd),
	.combout(\decode|Equal7~0_combout ),
	.cout());
// synopsys translate_off
defparam \decode|Equal7~0 .lut_mask = 16'hA000;
defparam \decode|Equal7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y38_N11
dffeas \pipeline|enable_i[0][7] (
	.clk(\clk~clkctrl_outclk ),
	.d(\decode|Equal7~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeline|enable_i[0][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pipeline|enable_i[0][7] .is_wysiwyg = "true";
defparam \pipeline|enable_i[0][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y38_N8
cycloneive_lcell_comb \branch_inst|branch_fail_o~0 (
// Equation(s):
// \branch_inst|branch_fail_o~0_combout  = (\pipeline|enable_i[0][6]~q  & ((\pipeline|enable_i[0][7]~q ) # (\pipeline|PSW_i [2] $ (\pipeline|PSW_i [4])))) # (!\pipeline|enable_i[0][6]~q  & (\pipeline|enable_i[0][7]~q  & (\pipeline|PSW_i [2] $ 
// (!\pipeline|PSW_i [4]))))

	.dataa(\pipeline|enable_i[0][6]~q ),
	.datab(\pipeline|PSW_i [2]),
	.datac(\pipeline|PSW_i [4]),
	.datad(\pipeline|enable_i[0][7]~q ),
	.cin(gnd),
	.combout(\branch_inst|branch_fail_o~0_combout ),
	.cout());
// synopsys translate_off
defparam \branch_inst|branch_fail_o~0 .lut_mask = 16'hEB28;
defparam \branch_inst|branch_fail_o~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y38_N22
cycloneive_lcell_comb \decode|Equal4~0 (
// Equation(s):
// \decode|Equal4~0_combout  = (\decode|Equal2~0_combout  & (\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[11]~23_combout  & !\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[12]~19_combout ))

	.dataa(gnd),
	.datab(\decode|Equal2~0_combout ),
	.datac(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[11]~23_combout ),
	.datad(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[12]~19_combout ),
	.cin(gnd),
	.combout(\decode|Equal4~0_combout ),
	.cout());
// synopsys translate_off
defparam \decode|Equal4~0 .lut_mask = 16'h00C0;
defparam \decode|Equal4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y38_N23
dffeas \pipeline|enable_i[0][4] (
	.clk(\clk~clkctrl_outclk ),
	.d(\decode|Equal4~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeline|enable_i[0][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pipeline|enable_i[0][4] .is_wysiwyg = "true";
defparam \pipeline|enable_i[0][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y38_N18
cycloneive_lcell_comb \decode|Equal3~0 (
// Equation(s):
// \decode|Equal3~0_combout  = (\decode|Equal1~0_combout  & (\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[11]~23_combout  & !\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[12]~19_combout ))

	.dataa(\decode|Equal1~0_combout ),
	.datab(gnd),
	.datac(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[11]~23_combout ),
	.datad(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[12]~19_combout ),
	.cin(gnd),
	.combout(\decode|Equal3~0_combout ),
	.cout());
// synopsys translate_off
defparam \decode|Equal3~0 .lut_mask = 16'h00A0;
defparam \decode|Equal3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y38_N19
dffeas \pipeline|enable_i[0][3] (
	.clk(\clk~clkctrl_outclk ),
	.d(\decode|Equal3~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeline|enable_i[0][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pipeline|enable_i[0][3] .is_wysiwyg = "true";
defparam \pipeline|enable_i[0][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y38_N0
cycloneive_lcell_comb \branch_inst|branch_fail_o~1 (
// Equation(s):
// \branch_inst|branch_fail_o~1_combout  = (\pipeline|PSW_i [0] & (\pipeline|enable_i[0][4]~q )) # (!\pipeline|PSW_i [0] & ((\pipeline|enable_i[0][3]~q )))

	.dataa(gnd),
	.datab(\pipeline|PSW_i [0]),
	.datac(\pipeline|enable_i[0][4]~q ),
	.datad(\pipeline|enable_i[0][3]~q ),
	.cin(gnd),
	.combout(\branch_inst|branch_fail_o~1_combout ),
	.cout());
// synopsys translate_off
defparam \branch_inst|branch_fail_o~1 .lut_mask = 16'hF3C0;
defparam \branch_inst|branch_fail_o~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y38_N6
cycloneive_lcell_comb \decode|Equal5~0 (
// Equation(s):
// \decode|Equal5~0_combout  = (\decode|Equal1~0_combout  & (!\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[11]~23_combout  & \pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[12]~19_combout ))

	.dataa(\decode|Equal1~0_combout ),
	.datab(gnd),
	.datac(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[11]~23_combout ),
	.datad(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[12]~19_combout ),
	.cin(gnd),
	.combout(\decode|Equal5~0_combout ),
	.cout());
// synopsys translate_off
defparam \decode|Equal5~0 .lut_mask = 16'h0A00;
defparam \decode|Equal5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y38_N7
dffeas \pipeline|enable_i[0][5] (
	.clk(\clk~clkctrl_outclk ),
	.d(\decode|Equal5~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeline|enable_i[0][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pipeline|enable_i[0][5] .is_wysiwyg = "true";
defparam \pipeline|enable_i[0][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y38_N16
cycloneive_lcell_comb \branch_inst|branch_fail_o~2 (
// Equation(s):
// \branch_inst|branch_fail_o~2_combout  = (\branch_inst|branch_fail_o~0_combout ) # ((\branch_inst|branch_fail_o~1_combout ) # ((!\pipeline|PSW_i [2] & \pipeline|enable_i[0][5]~q )))

	.dataa(\branch_inst|branch_fail_o~0_combout ),
	.datab(\branch_inst|branch_fail_o~1_combout ),
	.datac(\pipeline|PSW_i [2]),
	.datad(\pipeline|enable_i[0][5]~q ),
	.cin(gnd),
	.combout(\branch_inst|branch_fail_o~2_combout ),
	.cout());
// synopsys translate_off
defparam \branch_inst|branch_fail_o~2 .lut_mask = 16'hEFEE;
defparam \branch_inst|branch_fail_o~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y38_N20
cycloneive_lcell_comb \decode|Equal1~1 (
// Equation(s):
// \decode|Equal1~1_combout  = (\decode|Equal1~0_combout  & (!\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[11]~23_combout  & !\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[12]~19_combout ))

	.dataa(\decode|Equal1~0_combout ),
	.datab(gnd),
	.datac(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[11]~23_combout ),
	.datad(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[12]~19_combout ),
	.cin(gnd),
	.combout(\decode|Equal1~1_combout ),
	.cout());
// synopsys translate_off
defparam \decode|Equal1~1 .lut_mask = 16'h000A;
defparam \decode|Equal1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y38_N21
dffeas \pipeline|enable_i[0][1] (
	.clk(\clk~clkctrl_outclk ),
	.d(\decode|Equal1~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeline|enable_i[0][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pipeline|enable_i[0][1] .is_wysiwyg = "true";
defparam \pipeline|enable_i[0][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y34_N18
cycloneive_lcell_comb \update_psw_inst|WideOr0~4 (
// Equation(s):
// \update_psw_inst|WideOr0~4_combout  = (\alu_inst|result[10]~125_combout ) # ((\alu_inst|result[13]~140_combout ) # ((\alu_inst|result[14]~134_combout ) # (\alu_inst|result[11]~117_combout )))

	.dataa(\alu_inst|result[10]~125_combout ),
	.datab(\alu_inst|result[13]~140_combout ),
	.datac(\alu_inst|result[14]~134_combout ),
	.datad(\alu_inst|result[11]~117_combout ),
	.cin(gnd),
	.combout(\update_psw_inst|WideOr0~4_combout ),
	.cout());
// synopsys translate_off
defparam \update_psw_inst|WideOr0~4 .lut_mask = 16'hFFFE;
defparam \update_psw_inst|WideOr0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y36_N22
cycloneive_lcell_comb \update_psw_inst|WideOr0~3 (
// Equation(s):
// \update_psw_inst|WideOr0~3_combout  = (\alu_inst|result[7]~86_combout ) # ((\alu_inst|result[9]~110_combout ) # ((\alu_inst|result[6]~94_combout ) # (\alu_inst|result[5]~102_combout )))

	.dataa(\alu_inst|result[7]~86_combout ),
	.datab(\alu_inst|result[9]~110_combout ),
	.datac(\alu_inst|result[6]~94_combout ),
	.datad(\alu_inst|result[5]~102_combout ),
	.cin(gnd),
	.combout(\update_psw_inst|WideOr0~3_combout ),
	.cout());
// synopsys translate_off
defparam \update_psw_inst|WideOr0~3 .lut_mask = 16'hFFFE;
defparam \update_psw_inst|WideOr0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y38_N20
cycloneive_lcell_comb \update_psw_inst|WideOr0~0 (
// Equation(s):
// \update_psw_inst|WideOr0~0_combout  = (\alu_inst|result[8]~52_combout ) # ((\pipeline|enable_i[0][9]~q  & (\alu_inst|add_op|result[1]~2_combout )) # (!\pipeline|enable_i[0][9]~q  & ((\alu_inst|result[1]~61_combout ))))

	.dataa(\alu_inst|add_op|result[1]~2_combout ),
	.datab(\alu_inst|result[1]~61_combout ),
	.datac(\alu_inst|result[8]~52_combout ),
	.datad(\pipeline|enable_i[0][9]~q ),
	.cin(gnd),
	.combout(\update_psw_inst|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \update_psw_inst|WideOr0~0 .lut_mask = 16'hFAFC;
defparam \update_psw_inst|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y38_N10
cycloneive_lcell_comb \update_psw_inst|WideOr0~1 (
// Equation(s):
// \update_psw_inst|WideOr0~1_combout  = (\alu_inst|result[3]~68_combout ) # ((\alu_inst|result[12]~74_combout ) # (\alu_inst|result[2]~79_combout ))

	.dataa(\alu_inst|result[3]~68_combout ),
	.datab(gnd),
	.datac(\alu_inst|result[12]~74_combout ),
	.datad(\alu_inst|result[2]~79_combout ),
	.cin(gnd),
	.combout(\update_psw_inst|WideOr0~1_combout ),
	.cout());
// synopsys translate_off
defparam \update_psw_inst|WideOr0~1 .lut_mask = 16'hFFFA;
defparam \update_psw_inst|WideOr0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y38_N12
cycloneive_lcell_comb \update_psw_inst|WideOr0~2 (
// Equation(s):
// \update_psw_inst|WideOr0~2_combout  = (\alu_inst|result[4]~46_combout ) # ((\update_psw_inst|WideOr0~0_combout ) # ((\alu_inst|result[15]~37_combout ) # (\update_psw_inst|WideOr0~1_combout )))

	.dataa(\alu_inst|result[4]~46_combout ),
	.datab(\update_psw_inst|WideOr0~0_combout ),
	.datac(\alu_inst|result[15]~37_combout ),
	.datad(\update_psw_inst|WideOr0~1_combout ),
	.cin(gnd),
	.combout(\update_psw_inst|WideOr0~2_combout ),
	.cout());
// synopsys translate_off
defparam \update_psw_inst|WideOr0~2 .lut_mask = 16'hFFFE;
defparam \update_psw_inst|WideOr0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y38_N24
cycloneive_lcell_comb \update_psw_inst|WideOr0 (
// Equation(s):
// \update_psw_inst|WideOr0~combout  = (!\update_psw_inst|WideOr0~4_combout  & (!\alu_inst|result[0]~24_combout  & (!\update_psw_inst|WideOr0~3_combout  & !\update_psw_inst|WideOr0~2_combout )))

	.dataa(\update_psw_inst|WideOr0~4_combout ),
	.datab(\alu_inst|result[0]~24_combout ),
	.datac(\update_psw_inst|WideOr0~3_combout ),
	.datad(\update_psw_inst|WideOr0~2_combout ),
	.cin(gnd),
	.combout(\update_psw_inst|WideOr0~combout ),
	.cout());
// synopsys translate_off
defparam \update_psw_inst|WideOr0 .lut_mask = 16'h0001;
defparam \update_psw_inst|WideOr0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y38_N25
dffeas \pipeline|PSW_i[1] (
	.clk(\clk~clkctrl_outclk ),
	.d(\update_psw_inst|WideOr0~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\alu_inst|enable_psw_msk~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeline|PSW_i [1]),
	.prn(vcc));
// synopsys translate_off
defparam \pipeline|PSW_i[1] .is_wysiwyg = "true";
defparam \pipeline|PSW_i[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y38_N26
cycloneive_lcell_comb \branch_inst|branch_fail_o~3 (
// Equation(s):
// \branch_inst|branch_fail_o~3_combout  = (\branch_inst|branch_fail_o~2_combout ) # ((\pipeline|PSW_i [1] & (\pipeline|enable_i[0][2]~q )) # (!\pipeline|PSW_i [1] & ((\pipeline|enable_i[0][1]~q ))))

	.dataa(\pipeline|enable_i[0][2]~q ),
	.datab(\branch_inst|branch_fail_o~2_combout ),
	.datac(\pipeline|enable_i[0][1]~q ),
	.datad(\pipeline|PSW_i [1]),
	.cin(gnd),
	.combout(\branch_inst|branch_fail_o~3_combout ),
	.cout());
// synopsys translate_off
defparam \branch_inst|branch_fail_o~3 .lut_mask = 16'hEEFC;
defparam \branch_inst|branch_fail_o~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y35_N24
cycloneive_lcell_comb \controller|Add2~24 (
// Equation(s):
// \controller|Add2~24_combout  = (\pcounter|true_PC [13] & (\controller|Add2~23  $ (GND))) # (!\pcounter|true_PC [13] & (!\controller|Add2~23  & VCC))
// \controller|Add2~25  = CARRY((\pcounter|true_PC [13] & !\controller|Add2~23 ))

	.dataa(gnd),
	.datab(\pcounter|true_PC [13]),
	.datac(gnd),
	.datad(vcc),
	.cin(\controller|Add2~23 ),
	.combout(\controller|Add2~24_combout ),
	.cout(\controller|Add2~25 ));
// synopsys translate_off
defparam \controller|Add2~24 .lut_mask = 16'hC30C;
defparam \controller|Add2~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X60_Y35_N25
dffeas \controller|LBPC1[13] (
	.clk(!\clk~clkctrl_outclk ),
	.d(\controller|Add2~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|LBPC1 [13]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|LBPC1[13] .is_wysiwyg = "true";
defparam \controller|LBPC1[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y35_N27
dffeas \controller|LBPC2[13] (
	.clk(!\clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\controller|LBPC1 [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|LBPC2 [13]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|LBPC2[13] .is_wysiwyg = "true";
defparam \controller|LBPC2[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y36_N26
cycloneive_lcell_comb \controller|Add0~24 (
// Equation(s):
// \controller|Add0~24_combout  = ((\pcounter|true_PC [13] $ (\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[12]~19_combout  $ (!\controller|Add0~23 )))) # (GND)
// \controller|Add0~25  = CARRY((\pcounter|true_PC [13] & ((\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[12]~19_combout ) # (!\controller|Add0~23 ))) # (!\pcounter|true_PC [13] & 
// (\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[12]~19_combout  & !\controller|Add0~23 )))

	.dataa(\pcounter|true_PC [13]),
	.datab(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[12]~19_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\controller|Add0~23 ),
	.combout(\controller|Add0~24_combout ),
	.cout(\controller|Add0~25 ));
// synopsys translate_off
defparam \controller|Add0~24 .lut_mask = 16'h698E;
defparam \controller|Add0~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y36_N26
cycloneive_lcell_comb \controller|PC_next[13]~39 (
// Equation(s):
// \controller|PC_next[13]~39_combout  = (\controller|Add0~24_combout  & (\controller|PC_next[12]~38  $ (GND))) # (!\controller|Add0~24_combout  & (!\controller|PC_next[12]~38  & VCC))
// \controller|PC_next[13]~40  = CARRY((\controller|Add0~24_combout  & !\controller|PC_next[12]~38 ))

	.dataa(\controller|Add0~24_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\controller|PC_next[12]~38 ),
	.combout(\controller|PC_next[13]~39_combout ),
	.cout(\controller|PC_next[13]~40 ));
// synopsys translate_off
defparam \controller|PC_next[13]~39 .lut_mask = 16'hA50A;
defparam \controller|PC_next[13]~39 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X59_Y36_N27
dffeas \controller|PC_next[13] (
	.clk(!\clk~clkctrl_outclk ),
	.d(\controller|PC_next[13]~39_combout ),
	.asdata(\controller|Add2~24_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\controller|Equal0~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|PC_next [13]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|PC_next[13] .is_wysiwyg = "true";
defparam \controller|PC_next[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y35_N4
cycloneive_lcell_comb \pcounter|true_PC~14 (
// Equation(s):
// \pcounter|true_PC~14_combout  = (\branch_inst|branch_fail_o~3_combout  & (\controller|LBPC2 [13])) # (!\branch_inst|branch_fail_o~3_combout  & ((\controller|PC_next [13])))

	.dataa(\branch_inst|branch_fail_o~3_combout ),
	.datab(gnd),
	.datac(\controller|LBPC2 [13]),
	.datad(\controller|PC_next [13]),
	.cin(gnd),
	.combout(\pcounter|true_PC~14_combout ),
	.cout());
// synopsys translate_off
defparam \pcounter|true_PC~14 .lut_mask = 16'hF5A0;
defparam \pcounter|true_PC~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y35_N5
dffeas \pcounter|true_PC[13] (
	.clk(\clk~clkctrl_outclk ),
	.d(\pcounter|true_PC~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pipeline|WideOr0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pcounter|true_PC [13]),
	.prn(vcc));
// synopsys translate_off
defparam \pcounter|true_PC[13] .is_wysiwyg = "true";
defparam \pcounter|true_PC[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y36_N28
cycloneive_lcell_comb \controller|Add0~26 (
// Equation(s):
// \controller|Add0~26_combout  = (\pcounter|true_PC [14] & ((\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[12]~19_combout  & (\controller|Add0~25  & VCC)) # 
// (!\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[12]~19_combout  & (!\controller|Add0~25 )))) # (!\pcounter|true_PC [14] & ((\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[12]~19_combout  & 
// (!\controller|Add0~25 )) # (!\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[12]~19_combout  & ((\controller|Add0~25 ) # (GND)))))
// \controller|Add0~27  = CARRY((\pcounter|true_PC [14] & (!\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[12]~19_combout  & !\controller|Add0~25 )) # (!\pcounter|true_PC [14] & ((!\controller|Add0~25 ) # 
// (!\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[12]~19_combout ))))

	.dataa(\pcounter|true_PC [14]),
	.datab(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[12]~19_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\controller|Add0~25 ),
	.combout(\controller|Add0~26_combout ),
	.cout(\controller|Add0~27 ));
// synopsys translate_off
defparam \controller|Add0~26 .lut_mask = 16'h9617;
defparam \controller|Add0~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y36_N28
cycloneive_lcell_comb \controller|PC_next[14]~41 (
// Equation(s):
// \controller|PC_next[14]~41_combout  = (\controller|Add0~26_combout  & (!\controller|PC_next[13]~40 )) # (!\controller|Add0~26_combout  & ((\controller|PC_next[13]~40 ) # (GND)))
// \controller|PC_next[14]~42  = CARRY((!\controller|PC_next[13]~40 ) # (!\controller|Add0~26_combout ))

	.dataa(gnd),
	.datab(\controller|Add0~26_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\controller|PC_next[13]~40 ),
	.combout(\controller|PC_next[14]~41_combout ),
	.cout(\controller|PC_next[14]~42 ));
// synopsys translate_off
defparam \controller|PC_next[14]~41 .lut_mask = 16'h3C3F;
defparam \controller|PC_next[14]~41 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y35_N26
cycloneive_lcell_comb \controller|Add2~26 (
// Equation(s):
// \controller|Add2~26_combout  = (\pcounter|true_PC [14] & (!\controller|Add2~25 )) # (!\pcounter|true_PC [14] & ((\controller|Add2~25 ) # (GND)))
// \controller|Add2~27  = CARRY((!\controller|Add2~25 ) # (!\pcounter|true_PC [14]))

	.dataa(\pcounter|true_PC [14]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\controller|Add2~25 ),
	.combout(\controller|Add2~26_combout ),
	.cout(\controller|Add2~27 ));
// synopsys translate_off
defparam \controller|Add2~26 .lut_mask = 16'h5A5F;
defparam \controller|Add2~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X59_Y36_N29
dffeas \controller|PC_next[14] (
	.clk(!\clk~clkctrl_outclk ),
	.d(\controller|PC_next[14]~41_combout ),
	.asdata(\controller|Add2~26_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\controller|Equal0~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|PC_next [14]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|PC_next[14] .is_wysiwyg = "true";
defparam \controller|PC_next[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y35_N27
dffeas \controller|LBPC1[14] (
	.clk(!\clk~clkctrl_outclk ),
	.d(\controller|Add2~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|LBPC1 [14]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|LBPC1[14] .is_wysiwyg = "true";
defparam \controller|LBPC1[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y35_N7
dffeas \controller|LBPC2[14] (
	.clk(!\clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\controller|LBPC1 [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|LBPC2 [14]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|LBPC2[14] .is_wysiwyg = "true";
defparam \controller|LBPC2[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y35_N0
cycloneive_lcell_comb \pcounter|true_PC~0 (
// Equation(s):
// \pcounter|true_PC~0_combout  = (\branch_inst|branch_fail_o~3_combout  & ((\controller|LBPC2 [14]))) # (!\branch_inst|branch_fail_o~3_combout  & (\controller|PC_next [14]))

	.dataa(gnd),
	.datab(\controller|PC_next [14]),
	.datac(\branch_inst|branch_fail_o~3_combout ),
	.datad(\controller|LBPC2 [14]),
	.cin(gnd),
	.combout(\pcounter|true_PC~0_combout ),
	.cout());
// synopsys translate_off
defparam \pcounter|true_PC~0 .lut_mask = 16'hFC0C;
defparam \pcounter|true_PC~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y35_N1
dffeas \pcounter|true_PC[14] (
	.clk(\clk~clkctrl_outclk ),
	.d(\pcounter|true_PC~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pipeline|WideOr0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pcounter|true_PC [14]),
	.prn(vcc));
// synopsys translate_off
defparam \pcounter|true_PC[14] .is_wysiwyg = "true";
defparam \pcounter|true_PC[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y39_N0
cycloneive_lcell_comb \pram|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode906w[2]~0 (
// Equation(s):
// \pram|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode906w[2]~0_combout  = (!\pcounter|true_PC [15] & \pcounter|true_PC [14])

	.dataa(gnd),
	.datab(gnd),
	.datac(\pcounter|true_PC [15]),
	.datad(\pcounter|true_PC [14]),
	.cin(gnd),
	.combout(\pram|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode906w[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode906w[2]~0 .lut_mask = 16'h0F00;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode906w[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y47_N0
cycloneive_ram_block \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\pram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode858w [2]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_in~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\pram|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode906w[2]~0_combout ),
	.ena1(\pram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode858w[2]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\pcounter|true_PC [13],\pcounter|true_PC [12],\pcounter|true_PC [11],\pcounter|true_PC [10],\pcounter|true_PC [9],\pcounter|true_PC [8],\pcounter|true_PC [7],\pcounter|true_PC [6],\pcounter|true_PC [5],\pcounter|true_PC [4],\pcounter|true_PC [3],\pcounter|true_PC [2],\pcounter|true_PC [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [0]}),
	.portbaddr({\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a16_PORTADATAOUT_bus ),
	.portbdataout(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a16_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .clk0_core_clock_enable = "ena0";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .clk1_core_clock_enable = "ena1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .data_interleave_offset_in_bits = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .data_interleave_width_in_bits = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .init_file = "program_memory.mif";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .init_file_layout = "port_a";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .logical_ram_name = "p_ram:pram|altsyncram:altsyncram_component|altsyncram_q6k1:auto_generated|altsyncram_hlb2:altsyncram1|ALTSYNCRAM";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .mixed_port_feed_through_mode = "dont_care";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .operation_mode = "bidir_dual_port";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_a_address_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_a_address_width = 13;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_a_byte_enable_clock = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_a_data_out_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_a_data_out_clock = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_a_data_width = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_a_first_address = 0;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_a_first_bit_number = 0;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_a_last_address = 8191;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_a_logical_ram_depth = 32768;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_a_logical_ram_width = 16;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_b_address_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_b_address_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_b_address_width = 13;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_b_data_in_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_b_data_out_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_b_data_out_clock = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_b_data_width = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_b_first_address = 0;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_b_first_bit_number = 0;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_b_last_address = 8191;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_b_logical_ram_depth = 32768;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_b_logical_ram_width = 16;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_b_read_enable_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_b_write_enable_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .ram_block_type = "M9K";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X51_Y43_N0
cycloneive_ram_block \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\pram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode866w [2]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_in~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\pram|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode906w[2]~1_combout ),
	.ena1(\pram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode866w[2]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\pcounter|true_PC [13],\pcounter|true_PC [12],\pcounter|true_PC [11],\pcounter|true_PC [10],\pcounter|true_PC [9],\pcounter|true_PC [8],\pcounter|true_PC [7],\pcounter|true_PC [6],\pcounter|true_PC [5],\pcounter|true_PC [4],\pcounter|true_PC [3],\pcounter|true_PC [2],\pcounter|true_PC [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [0]}),
	.portbaddr({\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a32_PORTADATAOUT_bus ),
	.portbdataout(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a32_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .clk0_core_clock_enable = "ena0";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .clk1_core_clock_enable = "ena1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .data_interleave_offset_in_bits = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .data_interleave_width_in_bits = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .init_file = "program_memory.mif";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .init_file_layout = "port_a";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .logical_ram_name = "p_ram:pram|altsyncram:altsyncram_component|altsyncram_q6k1:auto_generated|altsyncram_hlb2:altsyncram1|ALTSYNCRAM";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .mixed_port_feed_through_mode = "dont_care";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .operation_mode = "bidir_dual_port";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_a_address_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_a_address_width = 13;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_a_byte_enable_clock = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_a_data_out_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_a_data_out_clock = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_a_data_width = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_a_first_address = 0;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_a_first_bit_number = 0;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_a_last_address = 8191;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_a_logical_ram_depth = 32768;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_a_logical_ram_width = 16;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_b_address_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_b_address_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_b_address_width = 13;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_b_data_in_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_b_data_out_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_b_data_out_clock = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_b_data_width = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_b_first_address = 0;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_b_first_bit_number = 0;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_b_last_address = 8191;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_b_logical_ram_depth = 32768;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_b_logical_ram_width = 16;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_b_read_enable_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_b_write_enable_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .ram_block_type = "M9K";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X51_Y51_N0
cycloneive_ram_block \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\pram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode845w [2]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_in~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\pram|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode883w [2]),
	.ena1(\pram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode845w[2]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\pcounter|true_PC [13],\pcounter|true_PC [12],\pcounter|true_PC [11],\pcounter|true_PC [10],\pcounter|true_PC [9],\pcounter|true_PC [8],\pcounter|true_PC [7],\pcounter|true_PC [6],\pcounter|true_PC [5],\pcounter|true_PC [4],\pcounter|true_PC [3],\pcounter|true_PC [2],\pcounter|true_PC [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [0]}),
	.portbaddr({\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus ),
	.portbdataout(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .clk0_core_clock_enable = "ena0";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .clk1_core_clock_enable = "ena1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .data_interleave_offset_in_bits = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .data_interleave_width_in_bits = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .init_file = "program_memory.mif";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .init_file_layout = "port_a";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .logical_ram_name = "p_ram:pram|altsyncram:altsyncram_component|altsyncram_q6k1:auto_generated|altsyncram_hlb2:altsyncram1|ALTSYNCRAM";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .mixed_port_feed_through_mode = "dont_care";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .operation_mode = "bidir_dual_port";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_address_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_address_width = 13;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_byte_enable_clock = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_data_out_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_data_out_clock = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_data_width = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_first_address = 0;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_first_bit_number = 0;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_last_address = 8191;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_logical_ram_depth = 32768;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_logical_ram_width = 16;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_address_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_address_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_address_width = 13;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_data_in_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_data_out_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_data_out_clock = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_data_width = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_first_address = 0;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_first_bit_number = 0;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_last_address = 8191;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_logical_ram_depth = 32768;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_logical_ram_width = 16;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_read_enable_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_write_enable_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .ram_block_type = "M9K";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000030;
// synopsys translate_on

// Location: LCCOMB_X54_Y42_N4
cycloneive_lcell_comb \pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[0]~4 (
// Equation(s):
// \pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[0]~4_combout  = (\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ((\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]) # 
// ((\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a32~portadataout )))) # (!\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & (!\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & 
// ((\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a0~portadataout ))))

	.dataa(\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]),
	.datab(\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]),
	.datac(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a32~portadataout ),
	.datad(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a0~portadataout ),
	.cin(gnd),
	.combout(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[0]~4 .lut_mask = 16'hB9A8;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y48_N0
cycloneive_ram_block \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\pram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode874w [2]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_in~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\pram|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode906w[2]~2_combout ),
	.ena1(\pram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode874w[2]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\pcounter|true_PC [13],\pcounter|true_PC [12],\pcounter|true_PC [11],\pcounter|true_PC [10],\pcounter|true_PC [9],\pcounter|true_PC [8],\pcounter|true_PC [7],\pcounter|true_PC [6],\pcounter|true_PC [5],\pcounter|true_PC [4],\pcounter|true_PC [3],\pcounter|true_PC [2],\pcounter|true_PC [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [0]}),
	.portbaddr({\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a48_PORTADATAOUT_bus ),
	.portbdataout(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a48_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .clk0_core_clock_enable = "ena0";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .clk1_core_clock_enable = "ena1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .data_interleave_offset_in_bits = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .data_interleave_width_in_bits = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .init_file = "program_memory.mif";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .init_file_layout = "port_a";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .logical_ram_name = "p_ram:pram|altsyncram:altsyncram_component|altsyncram_q6k1:auto_generated|altsyncram_hlb2:altsyncram1|ALTSYNCRAM";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .mixed_port_feed_through_mode = "dont_care";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .operation_mode = "bidir_dual_port";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_a_address_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_a_address_width = 13;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_a_byte_enable_clock = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_a_data_out_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_a_data_out_clock = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_a_data_width = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_a_first_address = 0;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_a_first_bit_number = 0;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_a_last_address = 8191;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_a_logical_ram_depth = 32768;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_a_logical_ram_width = 16;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_b_address_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_b_address_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_b_address_width = 13;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_b_data_in_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_b_data_out_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_b_data_out_clock = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_b_data_width = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_b_first_address = 0;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_b_first_bit_number = 0;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_b_last_address = 8191;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_b_logical_ram_depth = 32768;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_b_logical_ram_width = 16;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_b_read_enable_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_b_write_enable_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .ram_block_type = "M9K";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X54_Y42_N30
cycloneive_lcell_comb \pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[0]~5 (
// Equation(s):
// \pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[0]~5_combout  = (\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[0]~4_combout  & 
// (((\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a48~portadataout ) # (!\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0])))) # (!\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[0]~4_combout  
// & (\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a16~portadataout  & ((\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]))))

	.dataa(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a16~portadataout ),
	.datab(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[0]~4_combout ),
	.datac(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a48~portadataout ),
	.datad(\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]),
	.cin(gnd),
	.combout(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[0]~5_combout ),
	.cout());
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[0]~5 .lut_mask = 16'hE2CC;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[0]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y36_N3
dffeas \controller|PC_next[1] (
	.clk(!\clk~clkctrl_outclk ),
	.d(\controller|PC_next[1]~15_combout ),
	.asdata(\controller|Add2~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\controller|Equal0~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|PC_next [1]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|PC_next[1] .is_wysiwyg = "true";
defparam \controller|PC_next[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y35_N1
dffeas \controller|LBPC1[1] (
	.clk(!\clk~clkctrl_outclk ),
	.d(\controller|Add2~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|LBPC1 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|LBPC1[1] .is_wysiwyg = "true";
defparam \controller|LBPC1[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y35_N11
dffeas \controller|LBPC2[1] (
	.clk(!\clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\controller|LBPC1 [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|LBPC2 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|LBPC2[1] .is_wysiwyg = "true";
defparam \controller|LBPC2[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y35_N20
cycloneive_lcell_comb \pcounter|true_PC~2 (
// Equation(s):
// \pcounter|true_PC~2_combout  = (\branch_inst|branch_fail_o~3_combout  & ((\controller|LBPC2 [1]))) # (!\branch_inst|branch_fail_o~3_combout  & (\controller|PC_next [1]))

	.dataa(gnd),
	.datab(\controller|PC_next [1]),
	.datac(\branch_inst|branch_fail_o~3_combout ),
	.datad(\controller|LBPC2 [1]),
	.cin(gnd),
	.combout(\pcounter|true_PC~2_combout ),
	.cout());
// synopsys translate_off
defparam \pcounter|true_PC~2 .lut_mask = 16'hFC0C;
defparam \pcounter|true_PC~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y35_N21
dffeas \pcounter|true_PC[1] (
	.clk(\clk~clkctrl_outclk ),
	.d(\pcounter|true_PC~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pipeline|WideOr0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pcounter|true_PC [1]),
	.prn(vcc));
// synopsys translate_off
defparam \pcounter|true_PC[1] .is_wysiwyg = "true";
defparam \pcounter|true_PC[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y39_N24
cycloneive_lcell_comb \pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[12]~18 (
// Equation(s):
// \pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[12]~18_combout  = (\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ((\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]) # 
// ((\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a28~portadataout )))) # (!\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & (!\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & 
// ((\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a12~portadataout ))))

	.dataa(\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]),
	.datab(\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]),
	.datac(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a28~portadataout ),
	.datad(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a12~portadataout ),
	.cin(gnd),
	.combout(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[12]~18_combout ),
	.cout());
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[12]~18 .lut_mask = 16'hB9A8;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[12]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y39_N26
cycloneive_lcell_comb \pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[12]~19 (
// Equation(s):
// \pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[12]~19_combout  = (\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ((\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[12]~18_combout  & 
// (\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a60~portadataout )) # (!\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[12]~18_combout  & 
// ((\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a44~portadataout ))))) # (!\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & (((\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[12]~18_combout 
// ))))

	.dataa(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a60~portadataout ),
	.datab(\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]),
	.datac(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a44~portadataout ),
	.datad(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[12]~18_combout ),
	.cin(gnd),
	.combout(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[12]~19_combout ),
	.cout());
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[12]~19 .lut_mask = 16'hBBC0;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[12]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y36_N30
cycloneive_lcell_comb \controller|Add0~28 (
// Equation(s):
// \controller|Add0~28_combout  = \pcounter|true_PC [15] $ (\controller|Add0~27  $ (!\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[12]~19_combout ))

	.dataa(gnd),
	.datab(\pcounter|true_PC [15]),
	.datac(gnd),
	.datad(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[12]~19_combout ),
	.cin(\controller|Add0~27 ),
	.combout(\controller|Add0~28_combout ),
	.cout());
// synopsys translate_off
defparam \controller|Add0~28 .lut_mask = 16'h3CC3;
defparam \controller|Add0~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y36_N30
cycloneive_lcell_comb \controller|PC_next[15]~43 (
// Equation(s):
// \controller|PC_next[15]~43_combout  = \controller|PC_next[14]~42  $ (!\controller|Add0~28_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\controller|Add0~28_combout ),
	.cin(\controller|PC_next[14]~42 ),
	.combout(\controller|PC_next[15]~43_combout ),
	.cout());
// synopsys translate_off
defparam \controller|PC_next[15]~43 .lut_mask = 16'hF00F;
defparam \controller|PC_next[15]~43 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y35_N28
cycloneive_lcell_comb \controller|Add2~28 (
// Equation(s):
// \controller|Add2~28_combout  = \pcounter|true_PC [15] $ (!\controller|Add2~27 )

	.dataa(gnd),
	.datab(\pcounter|true_PC [15]),
	.datac(gnd),
	.datad(gnd),
	.cin(\controller|Add2~27 ),
	.combout(\controller|Add2~28_combout ),
	.cout());
// synopsys translate_off
defparam \controller|Add2~28 .lut_mask = 16'hC3C3;
defparam \controller|Add2~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X59_Y36_N31
dffeas \controller|PC_next[15] (
	.clk(!\clk~clkctrl_outclk ),
	.d(\controller|PC_next[15]~43_combout ),
	.asdata(\controller|Add2~28_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\controller|Equal0~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|PC_next [15]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|PC_next[15] .is_wysiwyg = "true";
defparam \controller|PC_next[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y35_N29
dffeas \controller|LBPC1[15] (
	.clk(!\clk~clkctrl_outclk ),
	.d(\controller|Add2~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|LBPC1 [15]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|LBPC1[15] .is_wysiwyg = "true";
defparam \controller|LBPC1[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y35_N24
cycloneive_lcell_comb \controller|LBPC2[15]~feeder (
// Equation(s):
// \controller|LBPC2[15]~feeder_combout  = \controller|LBPC1 [15]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\controller|LBPC1 [15]),
	.cin(gnd),
	.combout(\controller|LBPC2[15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \controller|LBPC2[15]~feeder .lut_mask = 16'hFF00;
defparam \controller|LBPC2[15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y35_N25
dffeas \controller|LBPC2[15] (
	.clk(!\clk~clkctrl_outclk ),
	.d(\controller|LBPC2[15]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|LBPC2 [15]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|LBPC2[15] .is_wysiwyg = "true";
defparam \controller|LBPC2[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y35_N2
cycloneive_lcell_comb \pcounter|true_PC~1 (
// Equation(s):
// \pcounter|true_PC~1_combout  = (\branch_inst|branch_fail_o~3_combout  & ((\controller|LBPC2 [15]))) # (!\branch_inst|branch_fail_o~3_combout  & (\controller|PC_next [15]))

	.dataa(\controller|PC_next [15]),
	.datab(gnd),
	.datac(\branch_inst|branch_fail_o~3_combout ),
	.datad(\controller|LBPC2 [15]),
	.cin(gnd),
	.combout(\pcounter|true_PC~1_combout ),
	.cout());
// synopsys translate_off
defparam \pcounter|true_PC~1 .lut_mask = 16'hFA0A;
defparam \pcounter|true_PC~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y35_N3
dffeas \pcounter|true_PC[15] (
	.clk(\clk~clkctrl_outclk ),
	.d(\pcounter|true_PC~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pipeline|WideOr0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pcounter|true_PC [15]),
	.prn(vcc));
// synopsys translate_off
defparam \pcounter|true_PC[15] .is_wysiwyg = "true";
defparam \pcounter|true_PC[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y35_N4
cycloneive_lcell_comb \pram|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode906w[2]~2 (
// Equation(s):
// \pram|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode906w[2]~2_combout  = (\pcounter|true_PC [15] & \pcounter|true_PC [14])

	.dataa(gnd),
	.datab(\pcounter|true_PC [15]),
	.datac(gnd),
	.datad(\pcounter|true_PC [14]),
	.cin(gnd),
	.combout(\pram|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode906w[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode906w[2]~2 .lut_mask = 16'hCC00;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode906w[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y44_N18
cycloneive_lcell_comb \pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[0]~0 (
// Equation(s):
// \pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[0]~0_combout  = (\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1] & ((\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a32~PORTBDATAOUT0 ) # 
// ((\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0])))) # (!\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1] & (((!\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0] & 
// \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a0~PORTBDATAOUT0 ))))

	.dataa(\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datab(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a32~PORTBDATAOUT0 ),
	.datac(\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datad(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a0~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[0]~0 .lut_mask = 16'hADA8;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y44_N12
cycloneive_lcell_comb \pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[0]~1 (
// Equation(s):
// \pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[0]~1_combout  = (\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0] & ((\pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[0]~0_combout  & 
// (\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a48~PORTBDATAOUT0 )) # (!\pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[0]~0_combout  & 
// ((\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a16~PORTBDATAOUT0 ))))) # (!\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0] & (((\pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[0]~0_combout 
// ))))

	.dataa(\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datab(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a48~PORTBDATAOUT0 ),
	.datac(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a16~PORTBDATAOUT0 ),
	.datad(\pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[0]~0_combout ),
	.cin(gnd),
	.combout(\pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[0]~1 .lut_mask = 16'hDDA0;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y44_N0
cycloneive_lcell_comb \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0 (
	.dataa(\pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[0]~1_combout ),
	.datab(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [1]),
	.datac(gnd),
	.datad(\pram|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.cin(gnd),
	.combout(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0 .lut_mask = 16'hAACC;
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y44_N1
dffeas \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0] .is_wysiwyg = "true";
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y45_N10
cycloneive_lcell_comb \pram|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~0 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.datab(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [0]),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~q ),
	.cin(gnd),
	.combout(\pram|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~0_combout ),
	.cout());
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~0 .lut_mask = 16'hCC88;
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y45_N20
cycloneive_lcell_comb \pram|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.datac(\pram|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~q ),
	.datad(\altera_internal_jtag~TDIUTAP ),
	.cin(gnd),
	.combout(\pram|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0 .lut_mask = 16'hFC30;
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y45_N21
dffeas \pram|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\pram|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pram|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out .is_wysiwyg = "true";
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y45_N4
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [5]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y45_N5
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y45_N14
cycloneive_lcell_comb \pram|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~1 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.datab(\pram|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~q ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]~q ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~q ),
	.cin(gnd),
	.combout(\pram|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~1_combout ),
	.cout());
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~1 .lut_mask = 16'h0004;
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y44_N12
cycloneive_lcell_comb \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datad(gnd),
	.cin(gnd),
	.combout(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal~combout ),
	.cout());
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal .lut_mask = 16'hA0A0;
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y44_N4
cycloneive_lcell_comb \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~7 (
	.dataa(gnd),
	.datab(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~7_combout ),
	.cout(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~8 ));
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~7 .lut_mask = 16'h33CC;
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y44_N10
cycloneive_lcell_comb \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~15 (
	.dataa(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~14 ),
	.combout(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~15_combout ),
	.cout(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~16 ));
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~15 .lut_mask = 16'h5A5F;
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y44_N12
cycloneive_lcell_comb \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~17 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [4]),
	.cin(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~16 ),
	.combout(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~17_combout ),
	.cout());
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~17 .lut_mask = 16'hF00F;
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X53_Y44_N2
cycloneive_lcell_comb \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~10 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datab(\pram|altsyncram_component|auto_generated|mgl_prim2|sdr~0_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datad(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal~combout ),
	.cin(gnd),
	.combout(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~10_combout ),
	.cout());
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~10 .lut_mask = 16'hFF08;
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y44_N13
dffeas \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~19_combout ),
	.sload(gnd),
	.ena(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [4]),
	.prn(vcc));
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4] .is_wysiwyg = "true";
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y44_N18
cycloneive_lcell_comb \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~9 (
	.dataa(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [4]),
	.datab(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [2]),
	.datac(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [0]),
	.datad(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [1]),
	.cin(gnd),
	.combout(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~9_combout ),
	.cout());
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~9 .lut_mask = 16'hF7FF;
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y44_N6
cycloneive_lcell_comb \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~19 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datab(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [3]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datad(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~9_combout ),
	.cin(gnd),
	.combout(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~19_combout ),
	.cout());
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~19 .lut_mask = 16'hA0B3;
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y44_N5
dffeas \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~19_combout ),
	.sload(gnd),
	.ena(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0] .is_wysiwyg = "true";
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y44_N6
cycloneive_lcell_comb \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~11 (
	.dataa(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~8 ),
	.combout(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~11_combout ),
	.cout(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~12 ));
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~11 .lut_mask = 16'h5A5F;
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X54_Y44_N7
dffeas \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~19_combout ),
	.sload(gnd),
	.ena(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1] .is_wysiwyg = "true";
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y44_N8
cycloneive_lcell_comb \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~13 (
	.dataa(gnd),
	.datab(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~12 ),
	.combout(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~13_combout ),
	.cout(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~14 ));
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~13 .lut_mask = 16'hC30C;
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X54_Y44_N9
dffeas \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~19_combout ),
	.sload(gnd),
	.ena(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2] .is_wysiwyg = "true";
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y44_N11
dffeas \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~19_combout ),
	.sload(gnd),
	.ena(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3] .is_wysiwyg = "true";
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y44_N0
cycloneive_lcell_comb \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~2 (
	.dataa(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [4]),
	.datab(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [2]),
	.datac(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [0]),
	.datad(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [1]),
	.cin(gnd),
	.combout(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~2_combout ),
	.cout());
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~2 .lut_mask = 16'hA1A0;
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y44_N26
cycloneive_lcell_comb \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~3 (
	.dataa(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [3]),
	.datab(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [2]),
	.datac(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [0]),
	.datad(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~2_combout ),
	.cin(gnd),
	.combout(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~3_combout ),
	.cout());
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~3 .lut_mask = 16'h5D08;
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y44_N16
cycloneive_lcell_comb \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~12 (
	.dataa(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [1]),
	.datab(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [4]),
	.datac(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [0]),
	.datad(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [3]),
	.cin(gnd),
	.combout(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~12_combout ),
	.cout());
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~12 .lut_mask = 16'h0520;
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y44_N2
cycloneive_lcell_comb \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~13 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datab(\altera_internal_jtag~TDIUTAP ),
	.datac(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [2]),
	.datad(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~12_combout ),
	.cin(gnd),
	.combout(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~13_combout ),
	.cout());
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~13 .lut_mask = 16'hD888;
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y44_N28
cycloneive_lcell_comb \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~14 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datad(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~13_combout ),
	.cin(gnd),
	.combout(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~14_combout ),
	.cout());
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~14 .lut_mask = 16'h5F00;
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y44_N14
cycloneive_lcell_comb \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2]~5 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datab(\pram|altsyncram_component|auto_generated|mgl_prim2|sdr~0_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datad(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal~combout ),
	.cin(gnd),
	.combout(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2]~5_combout ),
	.cout());
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2]~5 .lut_mask = 16'hFFC8;
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y44_N29
dffeas \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [3]),
	.prn(vcc));
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3] .is_wysiwyg = "true";
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y44_N20
cycloneive_lcell_comb \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~9 (
	.dataa(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [4]),
	.datab(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [2]),
	.datac(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [0]),
	.datad(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [1]),
	.cin(gnd),
	.combout(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~9_combout ),
	.cout());
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~9 .lut_mask = 16'hE0ED;
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y44_N22
cycloneive_lcell_comb \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~10 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datab(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~9_combout ),
	.datac(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [2]),
	.datad(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [3]),
	.cin(gnd),
	.combout(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~10_combout ),
	.cout());
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~10 .lut_mask = 16'h4004;
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y44_N24
cycloneive_lcell_comb \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~11 (
	.dataa(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal~combout ),
	.datab(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [3]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datad(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~10_combout ),
	.cin(gnd),
	.combout(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~11_combout ),
	.cout());
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~11 .lut_mask = 16'h5540;
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y44_N25
dffeas \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [2]),
	.prn(vcc));
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2] .is_wysiwyg = "true";
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y44_N14
cycloneive_lcell_comb \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~6 (
	.dataa(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [4]),
	.datab(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [2]),
	.datac(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [0]),
	.datad(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [1]),
	.cin(gnd),
	.combout(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~6_combout ),
	.cout());
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~6 .lut_mask = 16'hE0E3;
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y44_N24
cycloneive_lcell_comb \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~7 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datab(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~6_combout ),
	.datac(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [2]),
	.datad(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [3]),
	.cin(gnd),
	.combout(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~7_combout ),
	.cout());
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~7 .lut_mask = 16'h4004;
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y44_N10
cycloneive_lcell_comb \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~8 (
	.dataa(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal~combout ),
	.datab(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [2]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datad(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~7_combout ),
	.cin(gnd),
	.combout(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~8_combout ),
	.cout());
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~8 .lut_mask = 16'h5540;
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y44_N11
dffeas \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [1]),
	.prn(vcc));
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1] .is_wysiwyg = "true";
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y44_N0
cycloneive_lcell_comb \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~4 (
	.dataa(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal~combout ),
	.datab(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~3_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datad(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [1]),
	.cin(gnd),
	.combout(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~4_combout ),
	.cout());
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~4 .lut_mask = 16'h5404;
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y44_N1
dffeas \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [0]),
	.prn(vcc));
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0] .is_wysiwyg = "true";
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y45_N8
cycloneive_lcell_comb \pram|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~2 (
	.dataa(\pram|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~0_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.datac(\pram|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~1_combout ),
	.datad(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [0]),
	.cin(gnd),
	.combout(\pram|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~2_combout ),
	.cout());
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~2 .lut_mask = 16'hFE32;
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y45_N24
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~7 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [8]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~7_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~7 .lut_mask = 16'h0040;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y45_N10
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~8 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [8]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg [0]),
	.datac(\pram|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~2_combout ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~7_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~8_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~8 .lut_mask = 16'hECA0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y45_N16
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~9 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~3_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~4_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~6_combout ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~8_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~9_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~9 .lut_mask = 16'hEEEA;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y45_N17
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo (
	.clk(!\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y45_N1
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [6]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y45_N15
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y29_N0
cycloneive_lcell_comb \auto_hub|~GND (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|~GND~combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|~GND .lut_mask = 16'h0000;
defparam \auto_hub|~GND .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y45_N2
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~_wirecell (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~_wirecell_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~_wirecell .lut_mask = 16'h00FF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~_wirecell .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y44_N2
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0]~_wirecell (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0]~_wirecell_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0]~_wirecell .lut_mask = 16'h0F0F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0]~_wirecell .sum_lutc_input = "datac";
// synopsys translate_on

endmodule
