Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/vivadooo/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 990b682de4174f47ba4d5e1fa1680743 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot AND_GATE_Testbench_File_behav xil_defaultlib.AND_GATE_Testbench_File xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.AND_GATE
Compiling module xil_defaultlib.AND_GATE_Testbench_File
Compiling module xil_defaultlib.glbl
Built simulation snapshot AND_GATE_Testbench_File_behav
