--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 4 -n
3 -fastpaths -xml Dem_0_9.twx Dem_0_9.ncd -o Dem_0_9.twr Dem_0_9.pcf -ucf
Dem_0_9.ucf

Design file:              Dem_0_9.ncd
Physical constraint file: Dem_0_9.pcf
Device,package,speed:     xc3s500e,fg320,-4 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock E to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
sseg<0>     |   13.357(R)|clko_mux          |   0.000|
sseg<1>     |   13.728(R)|clko_mux          |   0.000|
sseg<2>     |   13.498(R)|clko_mux          |   0.000|
sseg<3>     |   13.324(R)|clko_mux          |   0.000|
sseg<4>     |   13.405(R)|clko_mux          |   0.000|
sseg<5>     |   13.334(R)|clko_mux          |   0.000|
sseg<6>     |   12.275(R)|clko_mux          |   0.000|
------------+------------+------------------+--------+

Clock S<0> to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
sseg<0>     |   14.082(R)|clko_mux          |   0.000|
sseg<1>     |   14.453(R)|clko_mux          |   0.000|
sseg<2>     |   14.223(R)|clko_mux          |   0.000|
sseg<3>     |   14.049(R)|clko_mux          |   0.000|
sseg<4>     |   14.130(R)|clko_mux          |   0.000|
sseg<5>     |   14.059(R)|clko_mux          |   0.000|
sseg<6>     |   13.000(R)|clko_mux          |   0.000|
------------+------------+------------------+--------+

Clock S<1> to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
sseg<0>     |   14.704(R)|clko_mux          |   0.000|
sseg<1>     |   15.075(R)|clko_mux          |   0.000|
sseg<2>     |   14.845(R)|clko_mux          |   0.000|
sseg<3>     |   14.671(R)|clko_mux          |   0.000|
sseg<4>     |   14.752(R)|clko_mux          |   0.000|
sseg<5>     |   14.681(R)|clko_mux          |   0.000|
sseg<6>     |   13.622(R)|clko_mux          |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock E
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
E              |    2.247|         |         |         |
S<0>           |    2.247|         |         |         |
S<1>           |    2.247|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock S<0>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
E              |    2.247|         |         |         |
S<0>           |    2.247|         |         |         |
S<1>           |    2.247|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock S<1>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
E              |    2.247|         |         |         |
S<0>           |    2.247|         |         |         |
S<1>           |    2.247|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clki
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clki           |    4.992|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Fri Sep 19 04:07:46 2025 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 349 MB



