Global frequency set at 1000000000000 ticks per second
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/sim/kernel_workload.cc:46: info: kernel located at: parsec_disk_image/vmlinux-4.4.186
build/X86/mem/physical.cc:94: warn: Not reserving swap space. May cause SIGSEGV on actual usage
build/X86/dev/serial/terminal.cc:170: warn: Sockets disabled, not accepting terminal connections
build/X86/base/statistics.hh:280: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
build/X86/base/statistics.hh:280: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
build/X86/base/statistics.hh:280: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
build/X86/base/statistics.hh:280: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
build/X86/mem/ruby/network/garnet/GarnetNetwork.cc:124: info: Garnet version 3.0
build/X86/base/remote_gdb.cc:381: warn: Sockets disabled, not accepting gdb connections
build/X86/dev/intel_8254_timer.cc:128: warn: Reading current count from inactive timer.
build/X86/sim/simulate.cc:194: info: Entering event queue @ 0.  Starting simulation...
gem5 Simulator System.  https://www.gem5.org
gem5 is copyrighted software; use the --copyright option for details.

gem5 version 22.0.0.2
gem5 compiled Mar 20 2023 15:13:00
gem5 started Mar 20 2023 15:53:25
gem5 executing on mnemosyne17.ecn.purdue.edu, pid 5528
command line: ./build/X86/gem5.fast -d ./parsec_results/parsec_noci_largemem_18GHz_500kB/100m/raytrace/kite_large_noci/ configs/auto_top/auto_top_fs.py -I 100000000 --benchmark_parsec raytrace -r 1 --checkpoint-dir ./parsec_checkpoints/largemem/raytrace --router_map_file configs/topologies/paper_solutions/kite_large_noci.map --flat_vn_map_file configs/topologies/vn_maps/kite_large_noci_naive_hops.vn --flat_nr_map_file configs/topologies/nr_list/kite_large_noci_naive.nrl --topology FS_NoCI_EscapeVirtualNetworks --noi_routers 20 --noc_clk 1.8GHz --sys-clock 1.8GHz --ruby-clock 1.8GHz --noi_clk 2.7GHz --num-cpus 64 --mem_or_coh mem --num-dirs 16 --num-l2caches 64 --l2_size 500kB --num_chiplets 4 --mem-size 32GB --caches --ruby --network garnet --kernel parsec_disk_image/vmlinux-4.4.186 --disk-image parsec_disk_image/x86-parsec --cpu-type X86O3CPU --restore-with-cpu X86O3CPU --routing-algorithm 2 --use_escape_vns --vcs-per-vnet 10 --evn_deadlock_partition 1 --evn_n_deadlock_free 1 --evn_min_n_deadlock_free 9

info: Standard input is not a terminal, disabling listeners.
l1_caches(64)=[<m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9c1a905630>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9c1a90c6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9c1a9146a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9c1a91f6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9c1a9276a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9c1a8b16a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9c1a8b96a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9c1a8c26a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9c1a8cc6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9c1a8d46a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9c1a8de6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9c1a8e66a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9c1a8706a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9c1a8786a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9c1a8826a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9c1a88a6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9c1a8956a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9c1a89d6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9c1a8a56a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9c1a82f6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9c1a8376a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9c1a8416a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9c1a84a6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9c1a8556a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9c1a85d6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9c1a8666a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9c1a7ef6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9c1a7f86a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9c1a8026a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9c1a80a6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9c1a8146a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9c1a81c6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9c1a8266a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9c1a7ae6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9c1a7b76a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9c1a7c06a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9c1a7ca6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9c1a7d36a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9c1a7dc6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9c1a7e56a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9c1a76e6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9c1a7786a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9c1a7806a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9c1a7896a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9c1a7936a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9c1a79c6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9c1a7a56a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9c1a72e6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9c1a7376a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9c1a7406a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9c1a7496a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9c1a7526a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9c1a75c6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9c1a7656a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9c1a6ee6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9c1a6f76a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9c1a7006a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9c1a7096a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9c1a7126a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9c1a71a6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9c1a7246a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9c1a72c6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9c1a6b56a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9c1a6be6a0>]
l2_caches(64)=[<m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9c1a6c9390>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9c1a6c9dd8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9c1a6cf860>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9c1a6da2e8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9c1a6dad30>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9c1a6e17b8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9c1a6ec240>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9c1a6ecc88>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9c1a672710>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9c1a67f198>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9c1a67fbe0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9c1a685668>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9c1a68f0f0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9c1a68fb38>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9c1a6955c0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9c1a6a1048>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9c1a6a1a90>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9c1a6ab518>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9c1a6abf60>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9c1a6359e8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9c1a63c470>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9c1a63ceb8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9c1a644940>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9c1a64f3c8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9c1a64fe10>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9c1a656898>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9c1a661320>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9c1a661d68>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9c1a6677f0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9c1a5f3278>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9c1a5f3cc0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9c1a5fb748>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9c1a6061d0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9c1a606c18>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9c1a60b6a0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9c1a616128>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9c1a616b70>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9c1a6205f8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9c1a629080>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9c1a629ac8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9c1a5b2550>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9c1a5b2f98>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9c1a5bda20>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9c1a5c54a8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9c1a5c5ef0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9c1a5cb978>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9c1a5d6400>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9c1a5d6e48>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9c1a5dd8d0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9c1a5e8358>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9c1a5e8da0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9c1a570828>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9c1a5792b0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9c1a579cf8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9c1a580780>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9c1a58d208>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9c1a58dc50>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9c1a5946d8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9c1b64b080>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9c1b64bb38>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9c1a5a45c0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9c1a52e048>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9c1a52ea90>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9c1a537518>]
dirs(16)=[<m5.objects.Directory_Controller.Directory_Controller object at 0x7f9c1a537e48>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f9c1a53e0b8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f9c1a53e2e8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f9c1a53e518>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f9c1a53e748>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f9c1a53e978>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f9c1a53eba8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f9c1a53edd8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f9c1a54b048>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f9c1a54b278>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f9c1a54b4a8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f9c1a54b6d8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f9c1a54b908>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f9c1a54bb38>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f9c1a54bd68>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f9c1a54bf98>]
dmas(2)=[<m5.objects.DMA_Controller.DMA_Controller object at 0x7f9c1a4fdeb8>, <m5.objects.DMA_Controller.DMA_Controller object at 0x7f9c1a506518>]
others(0)=[]
ingesting configs/topologies/nr_list/kite_large_noci_naive.nrl
ingesting configs/topologies/vn_maps/kite_large_noci_naive_hops.vn
ingesting configs/topologies/paper_solutions/kite_large_noci.map
Running the simulation
Beginning X86O3CPU simulation
Later, None simulation
**** REAL SIMULATION ****
warn: Physical memory size specified is 32GB which is greater than 3GB.  Twice the number of memory controllers would be created.
warn: system.workload.acpi_description_table_pointer.rsdt adopting orphan SimObject param 'entries'
warn: rounding error > tolerance
    370.370370 rounded to 370
warn: rounding error > tolerance
    370.370370 rounded to 370
warn: No dot file generated. Please install pydot to generate the dot file and pdf.
warn: rounding error > tolerance
    370.370370 rounded to 370
build/X86/sim/simulate.cc:194: info: Entering event queue @ 91044470215500.  Starting simulation...
build/X86/mem/ruby/system/Sequencer.cc:613: warn: Replacement policy updates recently became the responsibility of SLICC state machines. Make sure to setMRU() near callbacks in .sm files!
build/X86/dev/x86/pc.cc:117: warn: Don't know what interrupt to clear for console.
build/X86/sim/power_state.cc:106: warn: PowerState: Already in the requested power state, request ignored
build/X86/arch/x86/generated/exec-ns.cc.inc:27: warn: instruction 'verw_Mw_or_Rv' unimplemented
build/X86/arch/x86/generated/exec-ns.cc.inc:27: warn: instruction 'verw_Mw_or_Rv' unimplemented
build/X86/arch/x86/generated/exec-ns.cc.inc:27: warn: instruction 'verw_Mw_or_Rv' unimplemented
Exiting @ tick 91092089461000 because a thread reached the max instruction count
