{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1710521405196 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1710521405197 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Mar 15 16:50:05 2024 " "Processing started: Fri Mar 15 16:50:05 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1710521405197 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1710521405197 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off folded -c top --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off folded -c top --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1710521405197 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1710521405546 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1710521405547 ""}
{ "Warning" "WSGN_SEARCH_FILE" "top.v 1 1 " "Using design file top.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "top.v" "" { Text "/home/nik/eie/dsd/folded/top.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710521417904 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Design Software" 0 -1 1710521417904 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1710521417904 ""}
{ "Warning" "WSGN_SEARCH_FILE" "fp_to_fixed.v 1 1 " "Using design file fp_to_fixed.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 fp_to_fixed " "Found entity 1: fp_to_fixed" {  } { { "fp_to_fixed.v" "" { Text "/home/nik/eie/dsd/folded/fp_to_fixed.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710521417910 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Design Software" 0 -1 1710521417910 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fp_to_fixed fp_to_fixed:floating_to_fixed " "Elaborating entity \"fp_to_fixed\" for hierarchy \"fp_to_fixed:floating_to_fixed\"" {  } { { "top.v" "floating_to_fixed" { Text "/home/nik/eie/dsd/folded/top.v" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1710521417911 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 fp_to_fixed.v(16) " "Verilog HDL assignment warning at fp_to_fixed.v(16): truncated value with size 32 to match size of target (8)" {  } { { "fp_to_fixed.v" "" { Text "/home/nik/eie/dsd/folded/fp_to_fixed.v" 16 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1710521417912 "|top|fp_to_fixed:floating_to_fixed"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "integer_part fp_to_fixed.v(22) " "Verilog HDL Always Construct warning at fp_to_fixed.v(22): inferring latch(es) for variable \"integer_part\", which holds its previous value in one or more paths through the always construct" {  } { { "fp_to_fixed.v" "" { Text "/home/nik/eie/dsd/folded/fp_to_fixed.v" 22 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1710521417912 "|top|fp_to_fixed:floating_to_fixed"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "integer_part fp_to_fixed.v(45) " "Inferred latch for \"integer_part\" at fp_to_fixed.v(45)" {  } { { "fp_to_fixed.v" "" { Text "/home/nik/eie/dsd/folded/fp_to_fixed.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1710521417912 "|top|fp_to_fixed:floating_to_fixed"}
{ "Warning" "WSGN_SEARCH_FILE" "cordic_top.v 1 1 " "Using design file cordic_top.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 cordic_top " "Found entity 1: cordic_top" {  } { { "cordic_top.v" "" { Text "/home/nik/eie/dsd/folded/cordic_top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710521417916 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Design Software" 0 -1 1710521417916 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cordic_top cordic_top:cordic_block " "Elaborating entity \"cordic_top\" for hierarchy \"cordic_top:cordic_block\"" {  } { { "top.v" "cordic_block" { Text "/home/nik/eie/dsd/folded/top.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1710521417917 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 21 cordic_top.v(38) " "Verilog HDL assignment warning at cordic_top.v(38): truncated value with size 32 to match size of target (21)" {  } { { "cordic_top.v" "" { Text "/home/nik/eie/dsd/folded/cordic_top.v" 38 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1710521417919 "|top|cordic_top:cordic_block"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "alphas.data_a 0 cordic_top.v(15) " "Net \"alphas.data_a\" at cordic_top.v(15) has no driver or initial value, using a default initial value '0'" {  } { { "cordic_top.v" "" { Text "/home/nik/eie/dsd/folded/cordic_top.v" 15 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Design Software" 0 -1 1710521417922 "|top|cordic_top:cordic_block"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "alphas.waddr_a 0 cordic_top.v(15) " "Net \"alphas.waddr_a\" at cordic_top.v(15) has no driver or initial value, using a default initial value '0'" {  } { { "cordic_top.v" "" { Text "/home/nik/eie/dsd/folded/cordic_top.v" 15 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Design Software" 0 -1 1710521417922 "|top|cordic_top:cordic_block"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "alphas.we_a 0 cordic_top.v(15) " "Net \"alphas.we_a\" at cordic_top.v(15) has no driver or initial value, using a default initial value '0'" {  } { { "cordic_top.v" "" { Text "/home/nik/eie/dsd/folded/cordic_top.v" 15 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Design Software" 0 -1 1710521417923 "|top|cordic_top:cordic_block"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[0\] cordic_top.v(33) " "Inferred latch for \"out\[0\]\" at cordic_top.v(33)" {  } { { "cordic_top.v" "" { Text "/home/nik/eie/dsd/folded/cordic_top.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1710521417925 "|top|cordic_top:cordic_block"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[1\] cordic_top.v(33) " "Inferred latch for \"out\[1\]\" at cordic_top.v(33)" {  } { { "cordic_top.v" "" { Text "/home/nik/eie/dsd/folded/cordic_top.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1710521417925 "|top|cordic_top:cordic_block"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[2\] cordic_top.v(33) " "Inferred latch for \"out\[2\]\" at cordic_top.v(33)" {  } { { "cordic_top.v" "" { Text "/home/nik/eie/dsd/folded/cordic_top.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1710521417925 "|top|cordic_top:cordic_block"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[3\] cordic_top.v(33) " "Inferred latch for \"out\[3\]\" at cordic_top.v(33)" {  } { { "cordic_top.v" "" { Text "/home/nik/eie/dsd/folded/cordic_top.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1710521417925 "|top|cordic_top:cordic_block"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[4\] cordic_top.v(33) " "Inferred latch for \"out\[4\]\" at cordic_top.v(33)" {  } { { "cordic_top.v" "" { Text "/home/nik/eie/dsd/folded/cordic_top.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1710521417925 "|top|cordic_top:cordic_block"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[5\] cordic_top.v(33) " "Inferred latch for \"out\[5\]\" at cordic_top.v(33)" {  } { { "cordic_top.v" "" { Text "/home/nik/eie/dsd/folded/cordic_top.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1710521417925 "|top|cordic_top:cordic_block"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[6\] cordic_top.v(33) " "Inferred latch for \"out\[6\]\" at cordic_top.v(33)" {  } { { "cordic_top.v" "" { Text "/home/nik/eie/dsd/folded/cordic_top.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1710521417925 "|top|cordic_top:cordic_block"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[7\] cordic_top.v(33) " "Inferred latch for \"out\[7\]\" at cordic_top.v(33)" {  } { { "cordic_top.v" "" { Text "/home/nik/eie/dsd/folded/cordic_top.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1710521417925 "|top|cordic_top:cordic_block"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[8\] cordic_top.v(33) " "Inferred latch for \"out\[8\]\" at cordic_top.v(33)" {  } { { "cordic_top.v" "" { Text "/home/nik/eie/dsd/folded/cordic_top.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1710521417925 "|top|cordic_top:cordic_block"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[9\] cordic_top.v(33) " "Inferred latch for \"out\[9\]\" at cordic_top.v(33)" {  } { { "cordic_top.v" "" { Text "/home/nik/eie/dsd/folded/cordic_top.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1710521417926 "|top|cordic_top:cordic_block"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[10\] cordic_top.v(33) " "Inferred latch for \"out\[10\]\" at cordic_top.v(33)" {  } { { "cordic_top.v" "" { Text "/home/nik/eie/dsd/folded/cordic_top.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1710521417926 "|top|cordic_top:cordic_block"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[11\] cordic_top.v(33) " "Inferred latch for \"out\[11\]\" at cordic_top.v(33)" {  } { { "cordic_top.v" "" { Text "/home/nik/eie/dsd/folded/cordic_top.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1710521417926 "|top|cordic_top:cordic_block"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[12\] cordic_top.v(33) " "Inferred latch for \"out\[12\]\" at cordic_top.v(33)" {  } { { "cordic_top.v" "" { Text "/home/nik/eie/dsd/folded/cordic_top.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1710521417926 "|top|cordic_top:cordic_block"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[13\] cordic_top.v(33) " "Inferred latch for \"out\[13\]\" at cordic_top.v(33)" {  } { { "cordic_top.v" "" { Text "/home/nik/eie/dsd/folded/cordic_top.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1710521417926 "|top|cordic_top:cordic_block"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[14\] cordic_top.v(33) " "Inferred latch for \"out\[14\]\" at cordic_top.v(33)" {  } { { "cordic_top.v" "" { Text "/home/nik/eie/dsd/folded/cordic_top.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1710521417926 "|top|cordic_top:cordic_block"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[15\] cordic_top.v(33) " "Inferred latch for \"out\[15\]\" at cordic_top.v(33)" {  } { { "cordic_top.v" "" { Text "/home/nik/eie/dsd/folded/cordic_top.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1710521417926 "|top|cordic_top:cordic_block"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[16\] cordic_top.v(33) " "Inferred latch for \"out\[16\]\" at cordic_top.v(33)" {  } { { "cordic_top.v" "" { Text "/home/nik/eie/dsd/folded/cordic_top.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1710521417926 "|top|cordic_top:cordic_block"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[17\] cordic_top.v(33) " "Inferred latch for \"out\[17\]\" at cordic_top.v(33)" {  } { { "cordic_top.v" "" { Text "/home/nik/eie/dsd/folded/cordic_top.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1710521417926 "|top|cordic_top:cordic_block"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[18\] cordic_top.v(33) " "Inferred latch for \"out\[18\]\" at cordic_top.v(33)" {  } { { "cordic_top.v" "" { Text "/home/nik/eie/dsd/folded/cordic_top.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1710521417926 "|top|cordic_top:cordic_block"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[19\] cordic_top.v(33) " "Inferred latch for \"out\[19\]\" at cordic_top.v(33)" {  } { { "cordic_top.v" "" { Text "/home/nik/eie/dsd/folded/cordic_top.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1710521417926 "|top|cordic_top:cordic_block"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[20\] cordic_top.v(33) " "Inferred latch for \"out\[20\]\" at cordic_top.v(33)" {  } { { "cordic_top.v" "" { Text "/home/nik/eie/dsd/folded/cordic_top.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1710521417926 "|top|cordic_top:cordic_block"}
{ "Warning" "WSGN_SEARCH_FILE" "cordic.v 1 1 " "Using design file cordic.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 cordic " "Found entity 1: cordic" {  } { { "cordic.v" "" { Text "/home/nik/eie/dsd/folded/cordic.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710521417943 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Design Software" 0 -1 1710521417943 ""}
{ "Error" "EVRFX_VERI_ILLEGAL_CONTINUOUS_ASSIGNMENT" "shifted_x cordic.v(57) " "Verilog HDL Continuous Assignment error at cordic.v(57): object \"shifted_x\" on left-hand side of assignment must have a net type" {  } { { "cordic.v" "" { Text "/home/nik/eie/dsd/folded/cordic.v" 57 0 0 } }  } 0 10219 "Verilog HDL Continuous Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a net type" 0 0 "Design Software" 0 -1 1710521417943 ""}
{ "Error" "EVRFX_VERI_ILLEGAL_CONTINUOUS_ASSIGNMENT" "shifted_y cordic.v(58) " "Verilog HDL Continuous Assignment error at cordic.v(58): object \"shifted_y\" on left-hand side of assignment must have a net type" {  } { { "cordic.v" "" { Text "/home/nik/eie/dsd/folded/cordic.v" 58 0 0 } }  } 0 10219 "Verilog HDL Continuous Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a net type" 0 0 "Design Software" 0 -1 1710521417943 ""}
{ "Error" "EVRFX_VERI_ILLEGAL_CONTINUOUS_ASSIGNMENT" "next_x_o cordic.v(61) " "Verilog HDL Continuous Assignment error at cordic.v(61): object \"next_x_o\" on left-hand side of assignment must have a net type" {  } { { "cordic.v" "" { Text "/home/nik/eie/dsd/folded/cordic.v" 61 0 0 } }  } 0 10219 "Verilog HDL Continuous Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a net type" 0 0 "Design Software" 0 -1 1710521417943 ""}
{ "Error" "EVRFX_VERI_ILLEGAL_CONTINUOUS_ASSIGNMENT" "next_y_o cordic.v(62) " "Verilog HDL Continuous Assignment error at cordic.v(62): object \"next_y_o\" on left-hand side of assignment must have a net type" {  } { { "cordic.v" "" { Text "/home/nik/eie/dsd/folded/cordic.v" 62 0 0 } }  } 0 10219 "Verilog HDL Continuous Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a net type" 0 0 "Design Software" 0 -1 1710521417943 ""}
{ "Error" "EVRFX_VERI_ILLEGAL_CONTINUOUS_ASSIGNMENT" "next_z_o cordic.v(63) " "Verilog HDL Continuous Assignment error at cordic.v(63): object \"next_z_o\" on left-hand side of assignment must have a net type" {  } { { "cordic.v" "" { Text "/home/nik/eie/dsd/folded/cordic.v" 63 0 0 } }  } 0 10219 "Verilog HDL Continuous Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a net type" 0 0 "Design Software" 0 -1 1710521417943 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Elaboration 5 s 11 s Quartus Prime " "Quartus Prime Analysis & Elaboration was unsuccessful. 5 errors, 11 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "722 " "Peak virtual memory: 722 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1710521417961 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Mar 15 16:50:17 2024 " "Processing ended: Fri Mar 15 16:50:17 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1710521417961 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1710521417961 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:28 " "Total CPU time (on all processors): 00:00:28" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1710521417961 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1710521417961 ""}
