# ğŸŒ™ Week 4 â€“ Day 3  
## CMOS Switching Threshold & Dynamic Simulation (Ngspice Sky130)

---

## ğŸ¯ Objective
Study **static and dynamic characteristics** of a CMOS inverter using **Sky130 PDK** in Ngspice:

- Voltage Transfer Characteristics (VTC)  
- Switching threshold (Vm) determination  
- Static & dynamic performance  
- Effect of PMOS sizing on symmetry and robustness  
- Applications in clock and STA domains

---

<details>
<summary><h2> ğŸŒŸ THEORY </h2> </summary>

## âš™ï¸ 1. Voltage Transfer Characteristics (VTC)

- VTC = Relationship between **input voltage (Vin)** and **output voltage (Vout)**.  
- Shows 3 regions:
  1. Low Vin â†’ PMOS ON, NMOS OFF â†’ Output = VDD  
  2. Transition â†’ Both partially ON â†’ rapid Vout change  
  3. High Vin â†’ PMOS OFF, NMOS ON â†’ Output = 0  

**Purpose:** Evaluate inverter switching and extract **switching threshold Vm**.

---

## âš–ï¸ 2. Switching Threshold (Vm)

- Occurs where **Vin = Vout**, i.e., NMOS and PMOS conduct equally.  
- Defines **maximum sensitivity** and **logic symmetry**.  
- Sky130 example: VDD = 1.8 V â†’ Vm â‰ˆ 0.87 V (for Wp/Wn â‰ˆ 2.3)

**Analytical expressions:**

1. Vm from aspect ratios:

```math
Vm = (VDD + VTN * âˆš(Î¼n(W/L)n / Î¼p(W/L)p) - |VTP|) 
     Ã· (1 + âˆš(Î¼n(W/L)n / Î¼p(W/L)p))
```
Aspect ratio for desired Vm:

```
(W/L)p/(W/L)n=Î¼n(VDDâˆ’Vmâˆ’VTN)
2
/Î¼p(Vm+âˆ£VTPâˆ£)
2
```
Design insights:

Increasing (W/L)p â†’ shifts VTC right â†’ stronger PMOS â†’ balanced inverter

Decreasing (W/L)p â†’ shifts VTC left â†’ NMOS dominant

ğŸ“Š 3. Static & Dynamic Behavior
3.1 Static Behavior

Study inverter under DC conditions.

DC sweep gives Vout vs Vin:

Region	NMOS	PMOS	Output	Description
Vin â‰ˆ 0 V	OFF	ON	â‰ˆ VDD	PMOS drives output high
Transition	ON	ON	Transition	Both conduct â†’ high current
Vin â‰ˆ VDD	ON	OFF	â‰ˆ 0	NMOS drives output low

Switching threshold Vm = midpoint of VTC â†’ Vin = Vout

Noise margins:
```
NMHâ€‹=VOHâˆ’VIH,NMLâ€‹=VILâˆ’VOL
```

3.2 Dynamic Behavior

Study inverter response when Vin changes with time.

Output node capacitance (CL) charges/discharges â†’ determines rise/fall times.
```
Parameter	Symbol	Description
Rise Time	tr	10% â†’ 90% VDD
Fall Time	tf	90% â†’ 10% VDD
Propagation Delay Lâ†’H	tPLH	Vin fall â†’ Vout rise
Propagation Delay Hâ†’L	tPHL	Vin rise â†’ Vout fall
Avg Delay	tpd	(tPLH + tPHL)/2
```
Transistor sizing affects rise/fall speed and symmetry:
```
Case	Wp/Wn	Vm	Notes
Balanced	â‰ˆ 2	â‰ˆ VDD/2	Symmetrical switching
Narrow PMOS	< 2	Shifts left	NMOS dominates
Wide PMOS	> 2	Shifts right	PMOS dominates
```

</details> <details> <summary><h2> ğŸŒŸ LAB </h2> </summary>

  âš™ï¸ Lab 1 â€” DC Sweep (VTC)
  ```
.param temp=27
.lib "sky130_fd_pr/models/sky130.lib.spice" tt

XM1 out in vdd vdd sky130_fd_pr__pfet_01v8 w=0.84u l=0.15u
XM2 out in 0 0 sky130_fd_pr__nfet_01v8 w=0.36u l=0.15u
Cload out 0 50fF

Vdd vdd 0 1.8
Vin in 0 1.8

.op
.dc Vin 0 1.8 0.01

.control
run
plot v(out) vs v(in)
.endc
.end
```
âš¡ Lab 2 â€” Transient Simulation

SPICE Input Pulse:
```
.param temp=27
.lib "sky130_fd_pr/models/sky130.lib.spice" tt

XM1 out in vdd vdd sky130_fd_pr__pfet_01v8 w=0.84u l=0.15u
XM2 out in 0 0 sky130_fd_pr__nfet_01v8 w=0.36u l=0.15u
Cload out 0 50fF

Vdd vdd 0 1.8
Vin in 0 PULSE(0 1.8 0 0.1n 0.1n 2n 4n)

.tran 1p 10n
.control
run
plot v(in) v(out)
.endc
.end
```

Observation:
```
Vin: pulse 0 â†’ 1.8 V

Vout: inverted with finite rise/fall times

Propagation delay: ~0.33 ns

Rise time: ~0.3â€“0.4 ns

Fall time: ~0.28 ns
```
Inference:

Balanced Wp/Wn â†’ symmetric rise/fall

PMOS sizing directly impacts rise speed

Transient analysis confirms real-world inverter timing

ğŸ§© Static vs Dynamic Summary
```
Aspect	Static (VTC)	Dynamic (Transient)
Purpose	Logic transfer	Timing and speed
Analysis	DC sweep	Time-domain
Key Output	Vm, gain, noise margins	tpd, tr, tf
Influencing Factors	W/L ratio, VT	Capacitance, transistor strength
Outcome	Logic understanding	Timing optimization & STA readiness
