INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_4KE/project_4KE.srcs/sources_1/new/ddr_led_timing.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr_led_timing
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_4KE/project_4KE.srcs/sources_1/new/display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module display
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_4KE/project_4KE.srcs/sources_1/new/scoring.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scoring
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_4KE/project_4KE.srcs/sources_1/new/ddr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr
