{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "rst", "type": "input port"}, {"id": 2, "content": "instruction", "type": "input port"}, {"id": 3, "content": "op_type", "type": "output port"}, {"id": 4, "content": "reg1_id", "type": "output port"}, {"id": 5, "content": "reg2_id", "type": "output port"}, {"id": 6, "content": "immediate", "type": "output port"}, {"id": 7, "content": "decode_opcode", "type": "submodule"}, {"id": 8, "content": "decode_regs", "type": "submodule"}, {"id": 9, "content": "decode_immediate", "type": "submodule"}], "connectivity": [[2, 2, 2, 7, 8, 8, 9], [7, 8, 9, 3, 4, 5, 6]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "data_in", "type": "input port"}, {"id": 1, "content": "shift_ctrl", "type": "input port"}, {"id": 2, "content": "data_out", "type": "output port"}, {"id": 3, "content": "shifter_left", "type": "submodule"}, {"id": 4, "content": "shifter_right", "type": "submodule"}], "connectivity": [[0, 1, 0, 1, 4, 3, 0, 1], [3, 3, 4, 4, 2, 2, 2, 2]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "a", "type": "input port"}, {"id": 1, "content": "b", "type": "input port"}, {"id": 2, "content": "cin", "type": "input port"}, {"id": 3, "content": "sum", "type": "output port"}, {"id": 4, "content": "cout", "type": "output port"}, {"id": 5, "content": "gp0", "type": "submodule"}, {"id": 6, "content": "cc0", "type": "submodule"}], "connectivity": [[0, 1, 0, 1, 2, 0, 5, 1, 6, 6], [5, 5, 6, 6, 6, 3, 3, 3, 3, 4]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "a", "type": "input port"}, {"id": 1, "content": "b", "type": "input port"}, {"id": 2, "content": "cin", "type": "input port"}, {"id": 3, "content": "sum", "type": "output port"}, {"id": 4, "content": "cout", "type": "output port"}, {"id": 5, "content": "cla1", "type": "submodule"}, {"id": 6, "content": "cla2", "type": "submodule"}, {"id": 7, "content": "cla3", "type": "submodule"}, {"id": 8, "content": "cla4", "type": "submodule"}], "connectivity": [[0, 1, 2, 0, 5, 1, 0, 6, 1, 0, 7, 1, 8, 6, 5, 7, 8], [5, 5, 5, 6, 6, 6, 7, 7, 7, 8, 8, 8, 3, 3, 3, 3, 4]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "func", "type": "input port"}, {"id": 1, "content": "opcode", "type": "input port"}, {"id": 2, "content": "clk", "type": "input port"}, {"id": 3, "content": "alu_op", "type": "output port"}, {"id": 4, "content": "dl", "type": "submodule"}], "connectivity": [[1, 0, 4], [4, 4, 3]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "A", "type": "input port"}, {"id": 1, "content": "B", "type": "input port"}, {"id": 2, "content": "cin", "type": "input port"}, {"id": 3, "content": "Sum", "type": "output port"}, {"id": 4, "content": "cout", "type": "output port"}, {"id": 5, "content": "cla1", "type": "submodule"}, {"id": 6, "content": "cla2", "type": "submodule"}, {"id": 7, "content": "cla3", "type": "submodule"}, {"id": 8, "content": "cla4", "type": "submodule"}], "connectivity": [[0, 1, 2, 1, 5, 0, 0, 1, 6, 0, 7, 1, 5, 6, 8, 7, 8], [5, 5, 5, 6, 6, 6, 7, 7, 7, 8, 8, 8, 3, 3, 3, 3, 4]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "rst_n", "type": "input port"}, {"id": 2, "content": "enable", "type": "input port"}, {"id": 3, "content": "data_in", "type": "input port"}, {"id": 4, "content": "data_out", "type": "output port"}, {"id": 5, "content": "u_multiplier", "type": "submodule"}, {"id": 6, "content": "u_accumulator", "type": "submodule"}], "connectivity": [[1, 3, 0, 5, 2, 0, 1, 6], [5, 5, 5, 6, 6, 6, 6, 4]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "a", "type": "input port"}, {"id": 1, "content": "b", "type": "input port"}, {"id": 2, "content": "cin", "type": "input port"}, {"id": 3, "content": "sum", "type": "output port"}, {"id": 4, "content": "cout", "type": "output port"}, {"id": 5, "content": "cla1", "type": "submodule"}, {"id": 6, "content": "cla2", "type": "submodule"}, {"id": 7, "content": "cla3", "type": "submodule"}, {"id": 8, "content": "cla4", "type": "submodule"}], "connectivity": [[0, 1, 2, 0, 5, 1, 0, 6, 1, 0, 7, 1, 8, 7, 6, 5, 8], [5, 5, 5, 6, 6, 6, 7, 7, 7, 8, 8, 8, 3, 3, 3, 3, 4]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "opcode", "type": "input port"}, {"id": 1, "content": "func3", "type": "input port"}, {"id": 2, "content": "branch_type", "type": "output port"}, {"id": 3, "content": "branch_en", "type": "output port"}], "connectivity": [[], []]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "X", "type": "input port"}, {"id": 1, "content": "Y", "type": "input port"}, {"id": 2, "content": "Diff", "type": "output port"}, {"id": 3, "content": "Borrow_out", "type": "output port"}, {"id": 4, "content": "sub1", "type": "submodule"}, {"id": 5, "content": "sub2", "type": "submodule"}, {"id": 6, "content": "sub3", "type": "submodule"}, {"id": 7, "content": "sub4", "type": "submodule"}], "connectivity": [[0, 1, 0, 1, 4, 5, 0, 1, 6, 1, 0, 6, 5, 7, 4, 7], [4, 4, 5, 5, 5, 6, 6, 6, 7, 7, 7, 2, 2, 2, 2, 3]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "A", "type": "input port"}, {"id": 1, "content": "B", "type": "input port"}, {"id": 2, "content": "S", "type": "output port"}, {"id": 3, "content": "Cout", "type": "output port"}, {"id": 4, "content": "FA0", "type": "submodule"}, {"id": 5, "content": "FA1", "type": "submodule"}, {"id": 6, "content": "FA2", "type": "submodule"}, {"id": 7, "content": "FA3", "type": "submodule"}], "connectivity": [[0, 1, 0, 4, 1, 0, 1, 5, 0, 1, 6, 4, 7, 6, 5, 7], [4, 4, 5, 5, 5, 6, 6, 6, 7, 7, 7, 2, 2, 2, 2, 3]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "reset", "type": "input port"}, {"id": 2, "content": "data_in", "type": "input port"}, {"id": 3, "content": "enable", "type": "input port"}, {"id": 4, "content": "data_out", "type": "output port"}, {"id": 5, "content": "u_multiplier", "type": "submodule"}, {"id": 6, "content": "u_accumulator", "type": "submodule"}], "connectivity": [[2, 3, 0, 1, 5, 6], [5, 6, 6, 6, 6, 4]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "data_in", "type": "input port"}, {"id": 1, "content": "shift_ctrl", "type": "input port"}, {"id": 2, "content": "data_out", "type": "output port"}], "connectivity": [[0, 1], [2, 2]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "rst_n", "type": "input port"}, {"id": 2, "content": "multiplicand", "type": "input port"}, {"id": 3, "content": "multiplier", "type": "input port"}, {"id": 4, "content": "saturate", "type": "input port"}, {"id": 5, "content": "acc_out", "type": "output port"}, {"id": 6, "content": "sat_flag", "type": "output port"}, {"id": 7, "content": "u_multiplier", "type": "submodule"}, {"id": 8, "content": "u_accumulator", "type": "submodule"}, {"id": 9, "content": "u_saturation_flag", "type": "submodule"}], "connectivity": [[3, 2, 1, 0, 7, 4, 1, 0, 4, 8, 8, 9], [7, 7, 8, 8, 8, 8, 9, 9, 9, 9, 5, 6]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "instruction", "type": "input port"}, {"id": 1, "content": "opcode", "type": "output port"}, {"id": 2, "content": "func3", "type": "output port"}, {"id": 3, "content": "func7", "type": "output port"}, {"id": 4, "content": "rs1", "type": "output port"}, {"id": 5, "content": "rs2", "type": "output port"}, {"id": 6, "content": "rd", "type": "output port"}, {"id": 7, "content": "op_dec", "type": "submodule"}, {"id": 8, "content": "f3_dec", "type": "submodule"}, {"id": 9, "content": "f7_dec", "type": "submodule"}, {"id": 10, "content": "rs1_dec", "type": "submodule"}, {"id": 11, "content": "rs2_dec", "type": "submodule"}, {"id": 12, "content": "rd_dec", "type": "submodule"}], "connectivity": [[0, 0, 0, 0, 0, 0, 7, 8, 9, 10, 11, 12], [7, 8, 9, 10, 11, 12, 1, 2, 3, 4, 5, 6]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "X", "type": "input port"}, {"id": 1, "content": "Y", "type": "input port"}, {"id": 2, "content": "Diff", "type": "output port"}, {"id": 3, "content": "Overflow", "type": "output port"}, {"id": 4, "content": "sub1", "type": "submodule"}, {"id": 5, "content": "sub2", "type": "submodule"}, {"id": 6, "content": "sub3", "type": "submodule"}, {"id": 7, "content": "sub4", "type": "submodule"}], "connectivity": [[0, 1, 0, 1, 0, 1, 0, 1, 4, 7, 6, 5, 7], [4, 4, 5, 5, 6, 6, 7, 7, 2, 2, 2, 2, 3]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "func", "type": "input port"}, {"id": 1, "content": "opcode", "type": "input port"}, {"id": 2, "content": "alu_op", "type": "output port"}, {"id": 3, "content": "op_dec", "type": "submodule"}, {"id": 4, "content": "func_dec", "type": "submodule"}], "connectivity": [[1, 3, 0, 4], [3, 4, 4, 2]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "instruction", "type": "input port"}, {"id": 1, "content": "opcode", "type": "output port"}, {"id": 2, "content": "rd", "type": "output port"}, {"id": 3, "content": "funct3", "type": "output port"}, {"id": 4, "content": "rs1", "type": "output port"}, {"id": 5, "content": "rs2", "type": "output port"}, {"id": 6, "content": "funct7", "type": "output port"}, {"id": 7, "content": "imm", "type": "output port"}], "connectivity": [[0, 0, 0, 0, 0, 0, 0], [1, 2, 3, 4, 5, 6, 7]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "A", "type": "input port"}, {"id": 1, "content": "B", "type": "input port"}, {"id": 2, "content": "D", "type": "output port"}, {"id": 3, "content": "B_out", "type": "output port"}, {"id": 4, "content": "sub0", "type": "submodule"}, {"id": 5, "content": "sub1", "type": "submodule"}, {"id": 6, "content": "sub2", "type": "submodule"}, {"id": 7, "content": "sub3", "type": "submodule"}], "connectivity": [[1, 0, 1, 4, 0, 0, 1, 5, 0, 1, 6, 7, 5, 6, 4, 7], [4, 4, 5, 5, 5, 6, 6, 6, 7, 7, 7, 2, 2, 2, 2, 3]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "rst", "type": "input port"}, {"id": 2, "content": "op", "type": "input port"}, {"id": 3, "content": "flag_z", "type": "input port"}, {"id": 4, "content": "flag_n", "type": "input port"}, {"id": 5, "content": "take_branch", "type": "output port"}, {"id": 6, "content": "ce", "type": "submodule"}, {"id": 7, "content": "cne", "type": "submodule"}], "connectivity": [[0, 1, 3, 0, 1, 3, 6, 7], [6, 6, 6, 7, 7, 7, 5, 5]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "rst", "type": "input port"}, {"id": 2, "content": "pc", "type": "input port"}, {"id": 3, "content": "offset", "type": "input port"}, {"id": 4, "content": "branch_en", "type": "input port"}, {"id": 5, "content": "next_pc", "type": "output port"}], "connectivity": [[3, 2], [5, 5]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "A", "type": "input port"}, {"id": 1, "content": "B", "type": "input port"}, {"id": 2, "content": "S", "type": "output port"}, {"id": 3, "content": "C_out", "type": "output port"}, {"id": 4, "content": "add0", "type": "submodule"}, {"id": 5, "content": "add1", "type": "submodule"}, {"id": 6, "content": "add2", "type": "submodule"}, {"id": 7, "content": "add3", "type": "submodule"}, {"id": 8, "content": "add4", "type": "submodule"}, {"id": 9, "content": "add5", "type": "submodule"}, {"id": 10, "content": "add6", "type": "submodule"}, {"id": 11, "content": "add7", "type": "submodule"}], "connectivity": [[0, 1, 1, 4, 0, 0, 5, 1, 0, 6, 1, 1, 7, 0, 0, 1, 8, 0, 1, 9, 1, 10, 0, 10, 7, 11, 5, 8, 9, 4, 6, 11], [4, 4, 5, 5, 5, 6, 6, 6, 7, 7, 7, 8, 8, 8, 9, 9, 9, 10, 10, 10, 11, 11, 11, 2, 2, 2, 2, 2, 2, 2, 2, 3]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "a", "type": "input port"}, {"id": 1, "content": "b", "type": "input port"}, {"id": 2, "content": "cin", "type": "input port"}, {"id": 3, "content": "sum", "type": "output port"}, {"id": 4, "content": "cout", "type": "output port"}, {"id": 5, "content": "cla1", "type": "submodule"}, {"id": 6, "content": "cla2", "type": "submodule"}, {"id": 7, "content": "rca1", "type": "submodule"}, {"id": 8, "content": "rca2", "type": "submodule"}], "connectivity": [[0, 1, 2, 0, 5, 1, 0, 6, 1, 0, 7, 1, 7, 5, 6, 8, 8], [5, 5, 5, 6, 6, 6, 7, 7, 7, 8, 8, 8, 3, 3, 3, 3, 4]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "A", "type": "input port"}, {"id": 1, "content": "B", "type": "input port"}, {"id": 2, "content": "Cin", "type": "input port"}, {"id": 3, "content": "Sum", "type": "output port"}, {"id": 4, "content": "Cout", "type": "output port"}, {"id": 5, "content": "FA0", "type": "submodule"}, {"id": 6, "content": "FA1", "type": "submodule"}, {"id": 7, "content": "FA2", "type": "submodule"}, {"id": 8, "content": "FA3", "type": "submodule"}, {"id": 9, "content": "FA4", "type": "submodule"}, {"id": 10, "content": "FA5", "type": "submodule"}, {"id": 11, "content": "FA6", "type": "submodule"}, {"id": 12, "content": "FA7", "type": "submodule"}], "connectivity": [[1, 0, 2, 1, 5, 0, 1, 6, 0, 1, 7, 0, 0, 1, 8, 0, 1, 9, 1, 10, 0, 0, 1, 11, 8, 10, 11, 9, 6, 12, 7, 5, 12], [5, 5, 5, 6, 6, 6, 7, 7, 7, 8, 8, 8, 9, 9, 9, 10, 10, 10, 11, 11, 11, 12, 12, 12, 3, 3, 3, 3, 3, 3, 3, 3, 4]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "A", "type": "input port"}, {"id": 1, "content": "B", "type": "input port"}, {"id": 2, "content": "Cin", "type": "input port"}, {"id": 3, "content": "Sum", "type": "output port"}, {"id": 4, "content": "Cout", "type": "output port"}, {"id": 5, "content": "KS1", "type": "submodule"}, {"id": 6, "content": "KS2", "type": "submodule"}, {"id": 7, "content": "KS3", "type": "submodule"}], "connectivity": [[0, 1, 2, 1, 5, 0, 0, 6, 1, 5, 7, 6, 7], [5, 5, 5, 6, 6, 6, 7, 7, 7, 3, 3, 3, 4]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "rst", "type": "input port"}, {"id": 2, "content": "a0", "type": "input port"}, {"id": 3, "content": "a1", "type": "input port"}, {"id": 4, "content": "a2", "type": "input port"}, {"id": 5, "content": "a3", "type": "input port"}, {"id": 6, "content": "a4", "type": "input port"}, {"id": 7, "content": "a5", "type": "input port"}, {"id": 8, "content": "a6", "type": "input port"}, {"id": 9, "content": "a7", "type": "input port"}, {"id": 10, "content": "b", "type": "input port"}, {"id": 11, "content": "c0", "type": "output port"}, {"id": 12, "content": "c1", "type": "output port"}, {"id": 13, "content": "c2", "type": "output port"}, {"id": 14, "content": "c3", "type": "output port"}, {"id": 15, "content": "c4", "type": "output port"}, {"id": 16, "content": "c5", "type": "output port"}, {"id": 17, "content": "c6", "type": "output port"}, {"id": 18, "content": "c7", "type": "output port"}, {"id": 19, "content": "pe0", "type": "submodule"}, {"id": 20, "content": "pe1", "type": "submodule"}, {"id": 21, "content": "pe2", "type": "submodule"}, {"id": 22, "content": "pe3", "type": "submodule"}, {"id": 23, "content": "pe4", "type": "submodule"}, {"id": 24, "content": "pe5", "type": "submodule"}, {"id": 25, "content": "pe6", "type": "submodule"}, {"id": 26, "content": "pe7", "type": "submodule"}], "connectivity": [[2, 1, 10, 0, 3, 1, 10, 0, 0, 1, 10, 4, 5, 0, 1, 10, 0, 1, 10, 6, 0, 1, 10, 7, 8, 0, 1, 10, 1, 0, 9, 10, 19, 20, 21, 22, 23, 24, 25, 26], [19, 19, 19, 19, 20, 20, 20, 20, 21, 21, 21, 21, 22, 22, 22, 22, 23, 23, 23, 23, 24, 24, 24, 24, 25, 25, 25, 25, 26, 26, 26, 26, 11, 12, 13, 14, 15, 16, 17, 18]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "data", "type": "input port"}, {"id": 1, "content": "shift_ctrl", "type": "input port"}, {"id": 2, "content": "shifted_data", "type": "output port"}, {"id": 3, "content": "ls", "type": "submodule"}, {"id": 4, "content": "rs", "type": "submodule"}], "connectivity": [[1, 0, 1, 0, 3, 4, 1], [3, 3, 4, 4, 2, 2, 2]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "rst", "type": "input port"}, {"id": 2, "content": "clk_out", "type": "output port"}], "connectivity": [[], []]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "rst", "type": "input port"}, {"id": 2, "content": "vec1", "type": "input port"}, {"id": 3, "content": "vec2", "type": "input port"}, {"id": 4, "content": "result", "type": "output port"}, {"id": 5, "content": "adder0", "type": "submodule"}, {"id": 6, "content": "adder1", "type": "submodule"}, {"id": 7, "content": "adder2", "type": "submodule"}, {"id": 8, "content": "adder3", "type": "submodule"}], "connectivity": [[2, 3, 1, 0, 0, 1, 3, 2, 2, 3, 1, 0, 2, 3, 1, 0, 6, 5, 8, 7], [5, 5, 5, 5, 6, 6, 6, 6, 7, 7, 7, 7, 8, 8, 8, 8, 4, 4, 4, 4]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "rst", "type": "input port"}, {"id": 2, "content": "a00", "type": "input port"}, {"id": 3, "content": "a01", "type": "input port"}, {"id": 4, "content": "a10", "type": "input port"}, {"id": 5, "content": "a11", "type": "input port"}, {"id": 6, "content": "b00", "type": "input port"}, {"id": 7, "content": "b01", "type": "input port"}, {"id": 8, "content": "b10", "type": "input port"}, {"id": 9, "content": "b11", "type": "input port"}, {"id": 10, "content": "c00", "type": "output port"}, {"id": 11, "content": "c01", "type": "output port"}, {"id": 12, "content": "c10", "type": "output port"}, {"id": 13, "content": "c11", "type": "output port"}, {"id": 14, "content": "pe00", "type": "submodule"}, {"id": 15, "content": "pe01", "type": "submodule"}, {"id": 16, "content": "pe10", "type": "submodule"}, {"id": 17, "content": "pe11", "type": "submodule"}], "connectivity": [[0, 1, 6, 2, 3, 0, 1, 7, 4, 0, 1, 8, 9, 0, 1, 5, 14, 15, 16, 17], [14, 14, 14, 14, 15, 15, 15, 15, 16, 16, 16, 16, 17, 17, 17, 17, 10, 11, 12, 13]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "A", "type": "input port"}, {"id": 1, "content": "B", "type": "input port"}, {"id": 2, "content": "Result", "type": "output port"}, {"id": 3, "content": "Borrow_out", "type": "output port"}, {"id": 4, "content": "add_inst", "type": "submodule"}], "connectivity": [[0, 1, 4, 4], [4, 4, 2, 3]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "rst_n", "type": "input port"}, {"id": 2, "content": "enable_mac", "type": "input port"}, {"id": 3, "content": "new_data_ready", "type": "input port"}, {"id": 4, "content": "multiplicand", "type": "input port"}, {"id": 5, "content": "multiplier", "type": "input port"}, {"id": 6, "content": "valid_out", "type": "output port"}, {"id": 7, "content": "acc_out", "type": "output port"}, {"id": 8, "content": "u_mac_counter", "type": "submodule"}, {"id": 9, "content": "u_multiplier", "type": "submodule"}, {"id": 10, "content": "u_accumulator", "type": "submodule"}, {"id": 11, "content": "u_valid_output", "type": "submodule"}], "connectivity": [[1, 0, 8, 2, 3, 5, 4, 1, 0, 2, 9, 3, 1, 0, 8, 2, 3, 11, 10], [8, 8, 8, 8, 8, 9, 9, 10, 10, 10, 10, 10, 11, 11, 11, 11, 11, 6, 7]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "a", "type": "input port"}, {"id": 1, "content": "b", "type": "input port"}, {"id": 2, "content": "cin", "type": "input port"}, {"id": 3, "content": "sum", "type": "output port"}, {"id": 4, "content": "cout", "type": "output port"}, {"id": 5, "content": "pt", "type": "submodule"}], "connectivity": [[0, 1, 2, 0, 1, 5, 5], [5, 5, 5, 3, 3, 3, 4]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "rst", "type": "input port"}, {"id": 2, "content": "data_in", "type": "input port"}, {"id": 3, "content": "data_out", "type": "output port"}, {"id": 4, "content": "u_input_shift_register", "type": "submodule"}, {"id": 5, "content": "u_summing", "type": "submodule"}], "connectivity": [[2, 1, 0, 4, 5], [4, 4, 4, 5, 3]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "A", "type": "input port"}, {"id": 1, "content": "B", "type": "input port"}, {"id": 2, "content": "D", "type": "output port"}, {"id": 3, "content": "Borrow_out", "type": "output port"}, {"id": 4, "content": "sub0", "type": "submodule"}, {"id": 5, "content": "sub1", "type": "submodule"}, {"id": 6, "content": "sub2", "type": "submodule"}, {"id": 7, "content": "sub3", "type": "submodule"}], "connectivity": [[1, 0, 1, 4, 0, 0, 1, 5, 0, 1, 6, 6, 7, 5, 4, 7], [4, 4, 5, 5, 5, 6, 6, 6, 7, 7, 7, 2, 2, 2, 2, 3]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "a", "type": "input port"}, {"id": 1, "content": "b", "type": "input port"}, {"id": 2, "content": "cin", "type": "input port"}, {"id": 3, "content": "sum", "type": "output port"}, {"id": 4, "content": "cout", "type": "output port"}, {"id": 5, "content": "cla1", "type": "submodule"}, {"id": 6, "content": "cla2", "type": "submodule"}, {"id": 7, "content": "cla3", "type": "submodule"}, {"id": 8, "content": "cla4", "type": "submodule"}], "connectivity": [[0, 1, 2, 0, 5, 1, 0, 6, 1, 0, 7, 1, 8, 7, 6, 5, 8], [5, 5, 5, 6, 6, 6, 7, 7, 7, 8, 8, 8, 3, 3, 3, 3, 4]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "A", "type": "input port"}, {"id": 1, "content": "B", "type": "input port"}, {"id": 2, "content": "D", "type": "output port"}, {"id": 3, "content": "B_out", "type": "output port"}, {"id": 4, "content": "sub_low", "type": "submodule"}, {"id": 5, "content": "sub_high", "type": "submodule"}], "connectivity": [[0, 1, 1, 0, 5, 4, 5], [4, 4, 5, 5, 2, 2, 3]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "rst", "type": "input port"}, {"id": 2, "content": "v0", "type": "input port"}, {"id": 3, "content": "v1", "type": "input port"}, {"id": 4, "content": "v2", "type": "input port"}, {"id": 5, "content": "v3", "type": "input port"}, {"id": 6, "content": "m0", "type": "input port"}, {"id": 7, "content": "m1", "type": "input port"}, {"id": 8, "content": "m2", "type": "input port"}, {"id": 9, "content": "m3", "type": "input port"}, {"id": 10, "content": "result", "type": "output port"}, {"id": 11, "content": "pe0", "type": "submodule"}, {"id": 12, "content": "pe1", "type": "submodule"}, {"id": 13, "content": "pe2", "type": "submodule"}, {"id": 14, "content": "pe3", "type": "submodule"}], "connectivity": [[0, 1, 6, 2, 7, 0, 1, 3, 4, 1, 0, 8, 5, 0, 1, 9, 13, 12, 14, 11], [11, 11, 11, 11, 12, 12, 12, 12, 13, 13, 13, 13, 14, 14, 14, 14, 10, 10, 10, 10]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "rst_n", "type": "input port"}, {"id": 2, "content": "multiplicand", "type": "input port"}, {"id": 3, "content": "multiplier", "type": "input port"}, {"id": 4, "content": "load", "type": "input port"}, {"id": 5, "content": "accum_overflow", "type": "output port"}, {"id": 6, "content": "accum_out", "type": "output port"}, {"id": 7, "content": "u_multiplier", "type": "submodule"}, {"id": 8, "content": "u_accumulator", "type": "submodule"}, {"id": 9, "content": "u_overflow_detection", "type": "submodule"}], "connectivity": [[3, 2, 1, 0, 7, 4, 8, 9, 8], [7, 7, 8, 8, 8, 8, 9, 5, 6]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "rst", "type": "input port"}, {"id": 2, "content": "clk0", "type": "output port"}, {"id": 3, "content": "clk1", "type": "output port"}, {"id": 4, "content": "clk2", "type": "output port"}, {"id": 5, "content": "clk3", "type": "output port"}], "connectivity": [[], []]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "A", "type": "input port"}, {"id": 1, "content": "B", "type": "input port"}, {"id": 2, "content": "enable", "type": "input port"}, {"id": 3, "content": "Diff", "type": "output port"}, {"id": 4, "content": "Borrow_out", "type": "output port"}, {"id": 5, "content": "sub1", "type": "submodule"}, {"id": 6, "content": "sub2", "type": "submodule"}, {"id": 7, "content": "sub3", "type": "submodule"}, {"id": 8, "content": "sub4", "type": "submodule"}], "connectivity": [[0, 2, 1, 1, 2, 0, 0, 2, 1, 0, 2, 1, 8, 6, 7, 5, 8], [5, 5, 5, 6, 6, 6, 7, 7, 7, 8, 8, 8, 3, 3, 3, 3, 4]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "A", "type": "input port"}, {"id": 1, "content": "B", "type": "input port"}, {"id": 2, "content": "D", "type": "output port"}, {"id": 3, "content": "B_out", "type": "output port"}, {"id": 4, "content": "sub0", "type": "submodule"}, {"id": 5, "content": "sub1", "type": "submodule"}, {"id": 6, "content": "sub2", "type": "submodule"}, {"id": 7, "content": "sub3", "type": "submodule"}, {"id": 8, "content": "sub4", "type": "submodule"}, {"id": 9, "content": "sub5", "type": "submodule"}, {"id": 10, "content": "sub6", "type": "submodule"}, {"id": 11, "content": "sub7", "type": "submodule"}, {"id": 12, "content": "sub8", "type": "submodule"}, {"id": 13, "content": "sub9", "type": "submodule"}, {"id": 14, "content": "sub10", "type": "submodule"}, {"id": 15, "content": "sub11", "type": "submodule"}, {"id": 16, "content": "sub12", "type": "submodule"}, {"id": 17, "content": "sub13", "type": "submodule"}, {"id": 18, "content": "sub14", "type": "submodule"}, {"id": 19, "content": "sub15", "type": "submodule"}], "connectivity": [[1, 0, 1, 4, 0, 1, 5, 0, 1, 6, 0, 0, 7, 1, 0, 1, 8, 1, 9, 0, 0, 10, 1, 1, 11, 0, 1, 12, 0, 1, 13, 0, 0, 1, 14, 1, 15, 0, 1, 16, 0, 1, 17, 0, 1, 18, 0, 7, 11, 13, 4, 6, 18, 5, 15, 9, 10, 12, 17, 14, 16, 19, 8, 19], [4, 4, 5, 5, 5, 6, 6, 6, 7, 7, 7, 8, 8, 8, 9, 9, 9, 10, 10, 10, 11, 11, 11, 12, 12, 12, 13, 13, 13, 14, 14, 14, 15, 15, 15, 16, 16, 16, 17, 17, 17, 18, 18, 18, 19, 19, 19, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 3]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "A", "type": "input port"}, {"id": 1, "content": "B", "type": "input port"}, {"id": 2, "content": "D", "type": "output port"}, {"id": 3, "content": "B_out", "type": "output port"}, {"id": 4, "content": "lower_sub", "type": "submodule"}, {"id": 5, "content": "upper_sub", "type": "submodule"}], "connectivity": [[0, 1, 1, 0, 5, 4, 5], [4, 4, 5, 5, 2, 2, 3]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "A", "type": "input port"}, {"id": 1, "content": "B", "type": "input port"}, {"id": 2, "content": "D", "type": "output port"}, {"id": 3, "content": "B_out", "type": "output port"}, {"id": 4, "content": "sub1", "type": "submodule"}, {"id": 5, "content": "sub2", "type": "submodule"}, {"id": 6, "content": "sub3", "type": "submodule"}, {"id": 7, "content": "sub4", "type": "submodule"}], "connectivity": [[0, 1, 1, 4, 0, 0, 1, 5, 0, 6, 1, 6, 5, 7, 4, 7], [4, 4, 5, 5, 5, 6, 6, 6, 7, 7, 7, 2, 2, 2, 2, 3]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "A", "type": "input port"}, {"id": 1, "content": "B", "type": "input port"}, {"id": 2, "content": "D", "type": "output port"}, {"id": 3, "content": "B_out", "type": "output port"}, {"id": 4, "content": "sub1", "type": "submodule"}, {"id": 5, "content": "sub2", "type": "submodule"}, {"id": 6, "content": "sub3", "type": "submodule"}, {"id": 7, "content": "sub4", "type": "submodule"}], "connectivity": [[0, 1, 1, 4, 0, 0, 1, 5, 0, 1, 6, 7, 4, 6, 5, 7], [4, 4, 5, 5, 5, 6, 6, 6, 7, 7, 7, 2, 2, 2, 2, 3]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "rst_n", "type": "input port"}, {"id": 2, "content": "data_in", "type": "input port"}, {"id": 3, "content": "enable", "type": "input port"}, {"id": 4, "content": "data_out", "type": "output port"}, {"id": 5, "content": "valid_out", "type": "output port"}, {"id": 6, "content": "u_cycle_counter", "type": "submodule"}, {"id": 7, "content": "u_enable_control", "type": "submodule"}, {"id": 8, "content": "u_accumulator", "type": "submodule"}], "connectivity": [[1, 0, 6, 1, 3, 0, 6, 7, 1, 0, 6, 2, 8, 6], [6, 6, 6, 7, 7, 7, 7, 8, 8, 8, 8, 8, 4, 5]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "op", "type": "input port"}, {"id": 1, "content": "sub_op", "type": "input port"}, {"id": 2, "content": "alu_op", "type": "output port"}], "connectivity": [[], []]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "addr", "type": "input port"}, {"id": 2, "content": "data_in", "type": "input port"}, {"id": 3, "content": "shift_dir", "type": "input port"}, {"id": 4, "content": "data_out", "type": "output port"}, {"id": 5, "content": "sm", "type": "submodule"}], "connectivity": [[1, 0, 2, 5], [5, 5, 4, 4]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "A", "type": "input port"}, {"id": 1, "content": "B", "type": "input port"}, {"id": 2, "content": "D", "type": "output port"}, {"id": 3, "content": "Overflow", "type": "output port"}, {"id": 4, "content": "lower_sub", "type": "submodule"}, {"id": 5, "content": "higher_sub", "type": "submodule"}], "connectivity": [[0, 1, 1, 0, 5, 4, 1, 5, 0], [4, 4, 5, 5, 2, 2, 3, 3, 3]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "a", "type": "input port"}, {"id": 1, "content": "b", "type": "input port"}, {"id": 2, "content": "cin", "type": "input port"}, {"id": 3, "content": "sum", "type": "output port"}, {"id": 4, "content": "cout", "type": "output port"}, {"id": 5, "content": "gen0", "type": "submodule"}], "connectivity": [[0, 1, 2, 0, 5, 1, 5], [5, 5, 5, 3, 3, 3, 4]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "rst", "type": "input port"}, {"id": 2, "content": "v0", "type": "input port"}, {"id": 3, "content": "v1", "type": "input port"}, {"id": 4, "content": "v2", "type": "input port"}, {"id": 5, "content": "v3", "type": "input port"}, {"id": 6, "content": "v4", "type": "input port"}, {"id": 7, "content": "v5", "type": "input port"}, {"id": 8, "content": "v6", "type": "input port"}, {"id": 9, "content": "v7", "type": "input port"}, {"id": 10, "content": "w0", "type": "input port"}, {"id": 11, "content": "w1", "type": "input port"}, {"id": 12, "content": "w2", "type": "input port"}, {"id": 13, "content": "w3", "type": "input port"}, {"id": 14, "content": "w4", "type": "input port"}, {"id": 15, "content": "w5", "type": "input port"}, {"id": 16, "content": "w6", "type": "input port"}, {"id": 17, "content": "w7", "type": "input port"}, {"id": 18, "content": "sum0", "type": "output port"}, {"id": 19, "content": "sum1", "type": "output port"}, {"id": 20, "content": "sum2", "type": "output port"}, {"id": 21, "content": "sum3", "type": "output port"}, {"id": 22, "content": "sum4", "type": "output port"}, {"id": 23, "content": "sum5", "type": "output port"}, {"id": 24, "content": "sum6", "type": "output port"}, {"id": 25, "content": "sum7", "type": "output port"}, {"id": 26, "content": "pe0", "type": "submodule"}, {"id": 27, "content": "pe1", "type": "submodule"}, {"id": 28, "content": "pe2", "type": "submodule"}, {"id": 29, "content": "pe3", "type": "submodule"}, {"id": 30, "content": "pe4", "type": "submodule"}, {"id": 31, "content": "pe5", "type": "submodule"}, {"id": 32, "content": "pe6", "type": "submodule"}, {"id": 33, "content": "pe7", "type": "submodule"}], "connectivity": [[2, 0, 1, 10, 0, 1, 3, 11, 4, 0, 1, 12, 5, 0, 1, 13, 6, 0, 1, 14, 7, 0, 1, 15, 0, 1, 8, 16, 9, 0, 1, 17, 26, 27, 28, 29, 30, 31, 32, 33], [26, 26, 26, 26, 27, 27, 27, 27, 28, 28, 28, 28, 29, 29, 29, 29, 30, 30, 30, 30, 31, 31, 31, 31, 32, 32, 32, 32, 33, 33, 33, 33, 18, 19, 20, 21, 22, 23, 24, 25]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "rst_n", "type": "input port"}, {"id": 2, "content": "data_in", "type": "input port"}, {"id": 3, "content": "input_valid", "type": "input port"}, {"id": 4, "content": "output_valid", "type": "output port"}, {"id": 5, "content": "data_out", "type": "output port"}, {"id": 6, "content": "u_accumulation_saturation", "type": "submodule"}, {"id": 7, "content": "u_counter", "type": "submodule"}], "connectivity": [[1, 2, 3, 0, 1, 0, 3, 7, 6], [6, 6, 6, 6, 7, 7, 7, 4, 5]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "a", "type": "input port"}, {"id": 1, "content": "b", "type": "input port"}, {"id": 2, "content": "cin", "type": "input port"}, {"id": 3, "content": "sum", "type": "output port"}, {"id": 4, "content": "cout", "type": "output port"}, {"id": 5, "content": "gp0", "type": "submodule"}, {"id": 6, "content": "pt0", "type": "submodule"}, {"id": 7, "content": "sl0", "type": "submodule"}], "connectivity": [[0, 1, 5, 2, 5, 2, 7, 6], [5, 5, 6, 6, 7, 7, 3, 4]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "A", "type": "input port"}, {"id": 1, "content": "B", "type": "input port"}, {"id": 2, "content": "S", "type": "output port"}, {"id": 3, "content": "Cout", "type": "output port"}, {"id": 4, "content": "ks1", "type": "submodule"}, {"id": 5, "content": "ks2", "type": "submodule"}, {"id": 6, "content": "ks3", "type": "submodule"}, {"id": 7, "content": "ks4", "type": "submodule"}, {"id": 8, "content": "ks5", "type": "submodule"}, {"id": 9, "content": "ks6", "type": "submodule"}, {"id": 10, "content": "ks7", "type": "submodule"}, {"id": 11, "content": "ks8", "type": "submodule"}], "connectivity": [[0, 1, 1, 4, 0, 0, 5, 1, 0, 6, 1, 1, 7, 0, 0, 1, 8, 0, 9, 1, 1, 10, 0, 7, 8, 9, 10, 4, 5, 11, 6, 11], [4, 4, 5, 5, 5, 6, 6, 6, 7, 7, 7, 8, 8, 8, 9, 9, 9, 10, 10, 10, 11, 11, 11, 2, 2, 2, 2, 2, 2, 2, 2, 3]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "A", "type": "input port"}, {"id": 1, "content": "B", "type": "input port"}, {"id": 2, "content": "D", "type": "output port"}, {"id": 3, "content": "Overflow", "type": "output port"}, {"id": 4, "content": "sub1", "type": "submodule"}, {"id": 5, "content": "sub2", "type": "submodule"}, {"id": 6, "content": "sub3", "type": "submodule"}, {"id": 7, "content": "sub4", "type": "submodule"}], "connectivity": [[1, 0, 1, 4, 0, 1, 5, 0, 1, 6, 0, 5, 4, 6, 7, 6, 7], [4, 4, 5, 5, 5, 6, 6, 6, 7, 7, 7, 2, 2, 2, 2, 3, 3]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "rst", "type": "input port"}, {"id": 2, "content": "a0", "type": "input port"}, {"id": 3, "content": "a1", "type": "input port"}, {"id": 4, "content": "a2", "type": "input port"}, {"id": 5, "content": "a3", "type": "input port"}, {"id": 6, "content": "b0", "type": "input port"}, {"id": 7, "content": "result", "type": "output port"}, {"id": 8, "content": "pe0", "type": "submodule"}, {"id": 9, "content": "pe1", "type": "submodule"}, {"id": 10, "content": "pe2", "type": "submodule"}, {"id": 11, "content": "pe3", "type": "submodule"}], "connectivity": [[6, 2, 1, 0, 3, 1, 8, 0, 9, 0, 1, 4, 5, 10, 0, 1, 11], [8, 8, 8, 8, 9, 9, 9, 9, 10, 10, 10, 10, 11, 11, 11, 11, 7]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "A", "type": "input port"}, {"id": 1, "content": "B", "type": "input port"}, {"id": 2, "content": "D", "type": "output port"}, {"id": 3, "content": "Overflow", "type": "output port"}, {"id": 4, "content": "sub31", "type": "submodule"}], "connectivity": [[0, 1, 1, 4, 0, 1, 4, 0], [4, 4, 2, 2, 2, 3, 3, 3]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "in", "type": "input port"}, {"id": 1, "content": "ctrl", "type": "input port"}, {"id": 2, "content": "out", "type": "output port"}], "connectivity": [[0, 1], [2, 2]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "data", "type": "input port"}, {"id": 1, "content": "shift_val", "type": "input port"}, {"id": 2, "content": "direction", "type": "input port"}, {"id": 3, "content": "shifted_data", "type": "output port"}, {"id": 4, "content": "s1", "type": "submodule"}, {"id": 5, "content": "s2", "type": "submodule"}, {"id": 6, "content": "s4", "type": "submodule"}, {"id": 7, "content": "s8", "type": "submodule"}], "connectivity": [[2, 1, 0, 2, 1, 4, 2, 1, 5, 2, 1, 6, 7], [4, 4, 4, 5, 5, 5, 6, 6, 6, 7, 7, 7, 3]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "reset", "type": "input port"}, {"id": 2, "content": "opcode", "type": "input port"}, {"id": 3, "content": "ALUOp", "type": "output port"}, {"id": 4, "content": "MemRead", "type": "output port"}, {"id": 5, "content": "MemWrite", "type": "output port"}, {"id": 6, "content": "RegWrite", "type": "output port"}], "connectivity": [[], []]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "rst_n", "type": "input port"}, {"id": 2, "content": "set_div", "type": "input port"}, {"id": 3, "content": "set_duty", "type": "input port"}, {"id": 4, "content": "clk_out", "type": "output port"}, {"id": 5, "content": "u_pulse_gen", "type": "submodule"}], "connectivity": [[2, 1, 0, 3, 5], [5, 5, 5, 5, 4]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "rst_n", "type": "input port"}, {"id": 2, "content": "data_in", "type": "input port"}, {"id": 3, "content": "op_mode", "type": "input port"}, {"id": 4, "content": "enable", "type": "input port"}, {"id": 5, "content": "overflow", "type": "output port"}, {"id": 6, "content": "result", "type": "output port"}, {"id": 7, "content": "u_accumulation_control", "type": "submodule"}, {"id": 8, "content": "u_overflow_detection", "type": "submodule"}, {"id": 9, "content": "u_result_register", "type": "submodule"}], "connectivity": [[4, 1, 3, 0, 2, 7, 1, 0, 7, 8, 8, 9], [7, 7, 7, 7, 7, 8, 9, 9, 9, 9, 5, 6]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "data", "type": "input port"}, {"id": 1, "content": "shift_ctrl", "type": "input port"}, {"id": 2, "content": "shifted_data", "type": "output port"}], "connectivity": [[1, 0], [2, 2]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "rst", "type": "input port"}, {"id": 2, "content": "branch_type", "type": "input port"}, {"id": 3, "content": "condition_met", "type": "input port"}, {"id": 4, "content": "branch_taken", "type": "output port"}, {"id": 5, "content": "logic_unit", "type": "submodule"}], "connectivity": [[3, 2, 5], [5, 5, 4]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "rst", "type": "input port"}, {"id": 2, "content": "x", "type": "input port"}, {"id": 3, "content": "y", "type": "output port"}, {"id": 4, "content": "pe0", "type": "submodule"}, {"id": 5, "content": "pe1", "type": "submodule"}, {"id": 6, "content": "pe2", "type": "submodule"}, {"id": 7, "content": "pe3", "type": "submodule"}], "connectivity": [[0, 1, 2, 0, 1, 4, 5, 0, 1, 0, 1, 6, 7], [4, 4, 4, 5, 5, 5, 6, 6, 6, 7, 7, 7, 3]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "rst", "type": "input port"}, {"id": 2, "content": "a", "type": "input port"}, {"id": 3, "content": "b", "type": "input port"}, {"id": 4, "content": "c", "type": "output port"}, {"id": 5, "content": "pe0", "type": "submodule"}, {"id": 6, "content": "pe1", "type": "submodule"}, {"id": 7, "content": "pe2", "type": "submodule"}, {"id": 8, "content": "pe3", "type": "submodule"}], "connectivity": [[2, 0, 1, 3, 2, 0, 1, 3, 2, 0, 1, 3, 2, 0, 1, 3, 6, 5, 7, 8], [5, 5, 5, 5, 6, 6, 6, 6, 7, 7, 7, 7, 8, 8, 8, 8, 4, 4, 4, 4]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "mem_data", "type": "input port"}, {"id": 1, "content": "shift_ctrl", "type": "input port"}, {"id": 2, "content": "shifted_data", "type": "output port"}, {"id": 3, "content": "memory_unit", "type": "submodule"}, {"id": 4, "content": "shifter", "type": "submodule"}], "connectivity": [[0, 1, 3, 1, 4], [3, 3, 4, 4, 2]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "A", "type": "input port"}, {"id": 1, "content": "B", "type": "input port"}, {"id": 2, "content": "Diff", "type": "output port"}, {"id": 3, "content": "Borrow_out", "type": "output port"}, {"id": 4, "content": "sub_lower", "type": "submodule"}, {"id": 5, "content": "sub_upper", "type": "submodule"}], "connectivity": [[1, 0, 1, 4, 0, 4, 5, 5], [4, 4, 5, 5, 5, 2, 2, 3]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "A", "type": "input port"}, {"id": 1, "content": "B", "type": "input port"}, {"id": 2, "content": "Cin", "type": "input port"}, {"id": 3, "content": "Sum", "type": "output port"}, {"id": 4, "content": "Cout", "type": "output port"}, {"id": 5, "content": "RCA1", "type": "submodule"}, {"id": 6, "content": "RCA2", "type": "submodule"}, {"id": 7, "content": "RCA3", "type": "submodule"}, {"id": 8, "content": "RCA4", "type": "submodule"}, {"id": 9, "content": "RCA5", "type": "submodule"}, {"id": 10, "content": "RCA6", "type": "submodule"}, {"id": 11, "content": "RCA7", "type": "submodule"}, {"id": 12, "content": "RCA8", "type": "submodule"}], "connectivity": [[0, 1, 2, 1, 5, 0, 0, 1, 6, 0, 7, 1, 1, 8, 0, 0, 1, 9, 0, 1, 10, 1, 11, 0, 9, 6, 7, 12, 11, 8, 5, 10, 12], [5, 5, 5, 6, 6, 6, 7, 7, 7, 8, 8, 8, 9, 9, 9, 10, 10, 10, 11, 11, 11, 12, 12, 12, 3, 3, 3, 3, 3, 3, 3, 3, 4]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "rst", "type": "input port"}, {"id": 2, "content": "a", "type": "input port"}, {"id": 3, "content": "b0", "type": "input port"}, {"id": 4, "content": "b1", "type": "input port"}, {"id": 5, "content": "b2", "type": "input port"}, {"id": 6, "content": "b3", "type": "input port"}, {"id": 7, "content": "c", "type": "output port"}, {"id": 8, "content": "pe0", "type": "submodule"}, {"id": 9, "content": "pe1", "type": "submodule"}, {"id": 10, "content": "pe2", "type": "submodule"}, {"id": 11, "content": "pe3", "type": "submodule"}], "connectivity": [[2, 3, 0, 1, 2, 0, 1, 4, 2, 0, 1, 5, 2, 0, 1, 6, 11, 9, 8, 10], [8, 8, 8, 8, 9, 9, 9, 9, 10, 10, 10, 10, 11, 11, 11, 11, 7, 7, 7, 7]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "rst_n", "type": "input port"}, {"id": 2, "content": "clk_div", "type": "output port"}, {"id": 3, "content": "half_counter", "type": "submodule"}, {"id": 4, "content": "toggle_output", "type": "submodule"}], "connectivity": [[1, 0, 1, 0, 3, 4], [3, 3, 4, 4, 4, 2]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "A", "type": "input port"}, {"id": 1, "content": "B", "type": "input port"}, {"id": 2, "content": "D", "type": "output port"}, {"id": 3, "content": "B_out", "type": "output port"}, {"id": 4, "content": "S0", "type": "submodule"}, {"id": 5, "content": "S1", "type": "submodule"}, {"id": 6, "content": "S2", "type": "submodule"}, {"id": 7, "content": "S3", "type": "submodule"}], "connectivity": [[1, 0, 1, 4, 0, 0, 1, 5, 0, 1, 6, 7, 5, 6, 4, 7], [4, 4, 5, 5, 5, 6, 6, 6, 7, 7, 7, 2, 2, 2, 2, 3]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "rst_n", "type": "input port"}, {"id": 2, "content": "data_in", "type": "input port"}, {"id": 3, "content": "enable_in", "type": "input port"}, {"id": 4, "content": "sum_out", "type": "output port"}, {"id": 5, "content": "u_accumulate", "type": "submodule"}, {"id": 6, "content": "u_output_register", "type": "submodule"}], "connectivity": [[1, 2, 3, 0, 1, 0, 5, 6], [5, 5, 5, 5, 6, 6, 6, 4]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "rst_n", "type": "input port"}, {"id": 2, "content": "data_a", "type": "input port"}, {"id": 3, "content": "data_b", "type": "input port"}, {"id": 4, "content": "valid_in", "type": "input port"}, {"id": 5, "content": "start", "type": "input port"}, {"id": 6, "content": "stop", "type": "input port"}, {"id": 7, "content": "valid_out", "type": "output port"}, {"id": 8, "content": "result", "type": "output port"}, {"id": 9, "content": "u_multiplier", "type": "submodule"}, {"id": 10, "content": "u_accumulator", "type": "submodule"}, {"id": 11, "content": "u_control_unit", "type": "submodule"}], "connectivity": [[2, 3, 11, 9, 1, 0, 6, 1, 6, 0, 5, 4, 11, 10], [9, 9, 10, 10, 10, 10, 10, 11, 11, 11, 11, 11, 7, 8]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "rst_sync", "type": "input port"}, {"id": 2, "content": "rst_async", "type": "input port"}, {"id": 3, "content": "clk_div", "type": "output port"}, {"id": 4, "content": "u_edge_toggle", "type": "submodule"}], "connectivity": [[0, 1, 2, 4], [4, 4, 4, 3]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "rst_n", "type": "input port"}, {"id": 2, "content": "enable", "type": "input port"}, {"id": 3, "content": "a", "type": "input port"}, {"id": 4, "content": "b", "type": "input port"}, {"id": 5, "content": "overflow", "type": "output port"}, {"id": 6, "content": "result", "type": "output port"}, {"id": 7, "content": "u_multiplier", "type": "submodule"}, {"id": 8, "content": "u_accumulator", "type": "submodule"}, {"id": 9, "content": "u_control", "type": "submodule"}], "connectivity": [[3, 4, 1, 0, 7, 9, 1, 2, 0, 8, 9, 9], [7, 7, 8, 8, 8, 8, 9, 9, 9, 9, 5, 6]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "A", "type": "input port"}, {"id": 1, "content": "B", "type": "input port"}, {"id": 2, "content": "Cin", "type": "input port"}, {"id": 3, "content": "Sum", "type": "output port"}, {"id": 4, "content": "Cout", "type": "output port"}, {"id": 5, "content": "RCA1", "type": "submodule"}, {"id": 6, "content": "RCA2", "type": "submodule"}, {"id": 7, "content": "RCA3", "type": "submodule"}, {"id": 8, "content": "RCA4", "type": "submodule"}, {"id": 9, "content": "RCA5", "type": "submodule"}, {"id": 10, "content": "RCA6", "type": "submodule"}, {"id": 11, "content": "RCA7", "type": "submodule"}, {"id": 12, "content": "RCA8", "type": "submodule"}], "connectivity": [[0, 1, 2, 1, 5, 0, 0, 6, 1, 0, 1, 7, 1, 8, 0, 0, 1, 9, 0, 1, 10, 1, 11, 0, 6, 11, 7, 5, 12, 8, 9, 10, 12], [5, 5, 5, 6, 6, 6, 7, 7, 7, 8, 8, 8, 9, 9, 9, 10, 10, 10, 11, 11, 11, 12, 12, 12, 3, 3, 3, 3, 3, 3, 3, 3, 4]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "rst", "type": "input port"}, {"id": 2, "content": "vec", "type": "input port"}, {"id": 3, "content": "mat0", "type": "input port"}, {"id": 4, "content": "mat1", "type": "input port"}, {"id": 5, "content": "mat2", "type": "input port"}, {"id": 6, "content": "mat3", "type": "input port"}, {"id": 7, "content": "res", "type": "output port"}, {"id": 8, "content": "pe0", "type": "submodule"}, {"id": 9, "content": "pe1", "type": "submodule"}, {"id": 10, "content": "pe2", "type": "submodule"}, {"id": 11, "content": "pe3", "type": "submodule"}], "connectivity": [[2, 0, 3, 1, 2, 0, 1, 4, 2, 0, 1, 5, 2, 0, 1, 6, 10, 11, 8, 9], [8, 8, 8, 8, 9, 9, 9, 9, 10, 10, 10, 10, 11, 11, 11, 11, 7, 7, 7, 7]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "instruction", "type": "input port"}, {"id": 1, "content": "opcode", "type": "output port"}, {"id": 2, "content": "funct3", "type": "output port"}, {"id": 3, "content": "funct7", "type": "output port"}, {"id": 4, "content": "imm", "type": "output port"}], "connectivity": [[0, 0, 0, 0], [1, 2, 3, 4]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "A", "type": "input port"}, {"id": 1, "content": "B", "type": "input port"}, {"id": 2, "content": "Result", "type": "output port"}, {"id": 3, "content": "Borrow_out", "type": "output port"}, {"id": 4, "content": "sub0", "type": "submodule"}, {"id": 5, "content": "sub1", "type": "submodule"}, {"id": 6, "content": "sub2", "type": "submodule"}, {"id": 7, "content": "sub3", "type": "submodule"}], "connectivity": [[0, 1, 1, 4, 0, 0, 1, 5, 0, 1, 6, 4, 7, 6, 5, 7], [4, 4, 5, 5, 5, 6, 6, 6, 7, 7, 7, 2, 2, 2, 2, 3]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "a", "type": "input port"}, {"id": 1, "content": "b", "type": "input port"}, {"id": 2, "content": "cin", "type": "input port"}, {"id": 3, "content": "sum", "type": "output port"}, {"id": 4, "content": "cout", "type": "output port"}, {"id": 5, "content": "generate_propagate_unit", "type": "submodule"}, {"id": 6, "content": "prefix_tree", "type": "submodule"}, {"id": 7, "content": "generate_sum", "type": "submodule"}], "connectivity": [[0, 1, 5, 2, 5, 2, 7, 6], [5, 5, 6, 6, 7, 7, 3, 4]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "rst", "type": "input port"}, {"id": 2, "content": "input_addr", "type": "input port"}, {"id": 3, "content": "offset", "type": "input port"}, {"id": 4, "content": "next_pc", "type": "output port"}, {"id": 5, "content": "link_addr", "type": "output port"}], "connectivity": [[3, 2, 2], [4, 4, 5]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "rst_n", "type": "input port"}, {"id": 2, "content": "value_in", "type": "input port"}, {"id": 3, "content": "op_sel", "type": "input port"}, {"id": 4, "content": "overflow_flag", "type": "output port"}, {"id": 5, "content": "result_out", "type": "output port"}, {"id": 6, "content": "u_arithmetic_unit", "type": "submodule"}, {"id": 7, "content": "u_accumulator_register", "type": "submodule"}], "connectivity": [[2, 7, 3, 6, 1, 0, 6, 7], [6, 6, 6, 7, 7, 7, 4, 5]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "a", "type": "input port"}, {"id": 1, "content": "b", "type": "input port"}, {"id": 2, "content": "cin", "type": "input port"}, {"id": 3, "content": "sum", "type": "output port"}, {"id": 4, "content": "cout", "type": "output port"}, {"id": 5, "content": "cla_low", "type": "submodule"}, {"id": 6, "content": "rca_high", "type": "submodule"}], "connectivity": [[0, 1, 2, 0, 5, 1, 6, 5, 6], [5, 5, 5, 6, 6, 6, 3, 3, 4]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "A", "type": "input port"}, {"id": 1, "content": "B", "type": "input port"}, {"id": 2, "content": "D", "type": "output port"}, {"id": 3, "content": "Borrow_out", "type": "output port"}, {"id": 4, "content": "sub1", "type": "submodule"}, {"id": 5, "content": "sub2", "type": "submodule"}, {"id": 6, "content": "sub3", "type": "submodule"}, {"id": 7, "content": "sub4", "type": "submodule"}], "connectivity": [[0, 1, 1, 4, 0, 0, 1, 5, 0, 1, 6, 6, 5, 4, 7, 7], [4, 4, 5, 5, 5, 6, 6, 6, 7, 7, 7, 2, 2, 2, 2, 3]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "rst", "type": "input port"}, {"id": 2, "content": "a0", "type": "input port"}, {"id": 3, "content": "a1", "type": "input port"}, {"id": 4, "content": "a2", "type": "input port"}, {"id": 5, "content": "a3", "type": "input port"}, {"id": 6, "content": "b0", "type": "input port"}, {"id": 7, "content": "c0", "type": "output port"}, {"id": 8, "content": "c1", "type": "output port"}, {"id": 9, "content": "c2", "type": "output port"}, {"id": 10, "content": "c3", "type": "output port"}, {"id": 11, "content": "pe0", "type": "submodule"}, {"id": 12, "content": "pe1", "type": "submodule"}, {"id": 13, "content": "pe2", "type": "submodule"}, {"id": 14, "content": "pe3", "type": "submodule"}], "connectivity": [[6, 2, 1, 0, 6, 3, 1, 0, 6, 1, 4, 0, 5, 6, 1, 0, 11, 12, 13, 14], [11, 11, 11, 11, 12, 12, 12, 12, 13, 13, 13, 13, 14, 14, 14, 14, 7, 8, 9, 10]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "a", "type": "input port"}, {"id": 1, "content": "b", "type": "input port"}, {"id": 2, "content": "cin", "type": "input port"}, {"id": 3, "content": "sum", "type": "output port"}, {"id": 4, "content": "cout", "type": "output port"}, {"id": 5, "content": "cla1", "type": "submodule"}, {"id": 6, "content": "cla2", "type": "submodule"}, {"id": 7, "content": "cla3", "type": "submodule"}, {"id": 8, "content": "cla4", "type": "submodule"}], "connectivity": [[0, 1, 2, 0, 5, 1, 6, 0, 1, 0, 7, 1, 6, 7, 5, 8, 8], [5, 5, 5, 6, 6, 6, 7, 7, 7, 8, 8, 8, 3, 3, 3, 3, 4]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "inst", "type": "input port"}, {"id": 1, "content": "opcode", "type": "output port"}, {"id": 2, "content": "rs1", "type": "output port"}, {"id": 3, "content": "rs2", "type": "output port"}, {"id": 4, "content": "rd", "type": "output port"}, {"id": 5, "content": "funct3", "type": "output port"}, {"id": 6, "content": "funct7", "type": "output port"}, {"id": 7, "content": "imm", "type": "output port"}, {"id": 8, "content": "r_decode", "type": "submodule"}, {"id": 9, "content": "i_decode", "type": "submodule"}], "connectivity": [[0, 0, 0, 8, 9, 8, 8, 9, 8, 9, 8, 9], [8, 9, 1, 2, 2, 3, 4, 4, 5, 5, 6, 7]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "rst_n", "type": "input port"}, {"id": 2, "content": "data_in", "type": "input port"}, {"id": 3, "content": "valid_in", "type": "input port"}, {"id": 4, "content": "accumulate", "type": "input port"}, {"id": 5, "content": "sum_out", "type": "output port"}, {"id": 6, "content": "u_data_accumulator", "type": "submodule"}], "connectivity": [[1, 0, 4, 3, 2, 6], [6, 6, 6, 6, 6, 5]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "reset", "type": "input port"}, {"id": 2, "content": "opcode", "type": "input port"}, {"id": 3, "content": "is_arith", "type": "output port"}, {"id": 4, "content": "is_logic", "type": "output port"}, {"id": 5, "content": "is_jump", "type": "output port"}, {"id": 6, "content": "ad", "type": "submodule"}, {"id": 7, "content": "ld", "type": "submodule"}, {"id": 8, "content": "jd", "type": "submodule"}], "connectivity": [[2, 0, 1, 2, 0, 1, 2, 0, 1, 6, 7, 8], [6, 6, 6, 7, 7, 7, 8, 8, 8, 3, 4, 5]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "A", "type": "input port"}, {"id": 1, "content": "B", "type": "input port"}, {"id": 2, "content": "Result", "type": "output port"}, {"id": 3, "content": "Borrow_out", "type": "output port"}, {"id": 4, "content": "lower_part", "type": "submodule"}, {"id": 5, "content": "higher_part", "type": "submodule"}], "connectivity": [[0, 1, 1, 0, 4, 5, 5], [4, 4, 5, 5, 2, 2, 3]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "rst", "type": "input port"}, {"id": 2, "content": "instruction", "type": "input port"}, {"id": 3, "content": "imm", "type": "output port"}, {"id": 4, "content": "valid", "type": "output port"}, {"id": 5, "content": "decode", "type": "submodule"}, {"id": 6, "content": "type_i", "type": "submodule"}, {"id": 7, "content": "type_s", "type": "submodule"}, {"id": 8, "content": "type_b", "type": "submodule"}], "connectivity": [[2, 2, 2, 2, 7, 6, 8], [5, 6, 7, 8, 3, 3, 3]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "rst_n", "type": "input port"}, {"id": 2, "content": "data1", "type": "input port"}, {"id": 3, "content": "data2", "type": "input port"}, {"id": 4, "content": "valid_in", "type": "input port"}, {"id": 5, "content": "result_ready", "type": "output port"}, {"id": 6, "content": "result", "type": "output port"}, {"id": 7, "content": "u_pair_counter", "type": "submodule"}, {"id": 8, "content": "u_product_accumulator", "type": "submodule"}, {"id": 9, "content": "u_output_ready", "type": "submodule"}], "connectivity": [[1, 0, 7, 4, 3, 1, 2, 0, 4, 1, 0, 7, 9, 8], [7, 7, 7, 7, 8, 8, 8, 8, 8, 9, 9, 9, 5, 6]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "rst_n", "type": "input port"}, {"id": 2, "content": "mode", "type": "input port"}, {"id": 3, "content": "clk_out", "type": "output port"}, {"id": 4, "content": "u_freq_div2", "type": "submodule"}, {"id": 5, "content": "u_freq_div4", "type": "submodule"}], "connectivity": [[1, 0, 1, 0, 2, 4, 5], [4, 4, 5, 5, 3, 3, 3]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "a", "type": "input port"}, {"id": 1, "content": "b", "type": "input port"}, {"id": 2, "content": "cin", "type": "input port"}, {"id": 3, "content": "sum", "type": "output port"}, {"id": 4, "content": "cout", "type": "output port"}, {"id": 5, "content": "cla1", "type": "submodule"}, {"id": 6, "content": "cla2", "type": "submodule"}, {"id": 7, "content": "cla3", "type": "submodule"}, {"id": 8, "content": "cla4", "type": "submodule"}, {"id": 9, "content": "cla5", "type": "submodule"}, {"id": 10, "content": "cla6", "type": "submodule"}, {"id": 11, "content": "cla7", "type": "submodule"}, {"id": 12, "content": "cla8", "type": "submodule"}], "connectivity": [[0, 1, 2, 5, 0, 1, 0, 6, 1, 7, 0, 1, 8, 0, 1, 0, 1, 9, 0, 10, 1, 11, 0, 1, 5, 8, 12, 7, 9, 11, 10, 6, 12], [5, 5, 5, 6, 6, 6, 7, 7, 7, 8, 8, 8, 9, 9, 9, 10, 10, 10, 11, 11, 11, 12, 12, 12, 3, 3, 3, 3, 3, 3, 3, 3, 4]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "rst_n", "type": "input port"}, {"id": 2, "content": "data_in", "type": "input port"}, {"id": 3, "content": "op_sel", "type": "input port"}, {"id": 4, "content": "valid_in", "type": "input port"}, {"id": 5, "content": "valid_out", "type": "output port"}, {"id": 6, "content": "data_out", "type": "output port"}, {"id": 7, "content": "u_control_unit", "type": "submodule"}, {"id": 8, "content": "u_data_processor", "type": "submodule"}, {"id": 9, "content": "u_valid_output", "type": "submodule"}], "connectivity": [[1, 0, 4, 1, 0, 7, 2, 3, 7, 0, 1, 9, 8], [7, 7, 7, 8, 8, 8, 8, 8, 9, 9, 9, 5, 6]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "a", "type": "input port"}, {"id": 1, "content": "b", "type": "input port"}, {"id": 2, "content": "cin", "type": "input port"}, {"id": 3, "content": "sum", "type": "output port"}, {"id": 4, "content": "cout", "type": "output port"}, {"id": 5, "content": "ks_adder", "type": "submodule"}, {"id": 6, "content": "cla_adder", "type": "submodule"}], "connectivity": [[0, 1, 2, 0, 5, 1, 6, 5, 6], [5, 5, 5, 6, 6, 6, 3, 3, 4]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "instruction", "type": "input port"}, {"id": 1, "content": "itype", "type": "output port"}, {"id": 2, "content": "r_decoder", "type": "submodule"}, {"id": 3, "content": "i_decoder", "type": "submodule"}, {"id": 4, "content": "s_decoder", "type": "submodule"}, {"id": 5, "content": "b_decoder", "type": "submodule"}, {"id": 6, "content": "u_decoder", "type": "submodule"}, {"id": 7, "content": "j_decoder", "type": "submodule"}], "connectivity": [[0, 0, 0, 0, 0, 0, 6, 5, 4, 3, 7, 2], [2, 3, 4, 5, 6, 7, 1, 1, 1, 1, 1, 1]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "rst", "type": "input port"}, {"id": 2, "content": "a0", "type": "input port"}, {"id": 3, "content": "b0", "type": "input port"}, {"id": 4, "content": "b1", "type": "input port"}, {"id": 5, "content": "b2", "type": "input port"}, {"id": 6, "content": "b3", "type": "input port"}, {"id": 7, "content": "c0", "type": "output port"}, {"id": 8, "content": "c1", "type": "output port"}, {"id": 9, "content": "c2", "type": "output port"}, {"id": 10, "content": "c3", "type": "output port"}, {"id": 11, "content": "pe0", "type": "submodule"}, {"id": 12, "content": "pe1", "type": "submodule"}, {"id": 13, "content": "pe2", "type": "submodule"}, {"id": 14, "content": "pe3", "type": "submodule"}], "connectivity": [[3, 2, 1, 0, 4, 2, 1, 0, 2, 1, 5, 0, 2, 1, 6, 0, 11, 12, 13, 14], [11, 11, 11, 11, 12, 12, 12, 12, 13, 13, 13, 13, 14, 14, 14, 14, 7, 8, 9, 10]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "data_in", "type": "input port"}, {"id": 1, "content": "shift_amt", "type": "input port"}, {"id": 2, "content": "data_out", "type": "output port"}, {"id": 3, "content": "r1", "type": "submodule"}, {"id": 4, "content": "r2", "type": "submodule"}, {"id": 5, "content": "r3", "type": "submodule"}, {"id": 6, "content": "r4", "type": "submodule"}], "connectivity": [[0, 1, 1, 3, 4, 1, 1, 5, 6], [3, 3, 4, 4, 5, 5, 6, 6, 2]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "rst", "type": "input port"}, {"id": 2, "content": "enable", "type": "input port"}, {"id": 3, "content": "data_a", "type": "input port"}, {"id": 4, "content": "data_b", "type": "input port"}, {"id": 5, "content": "busy", "type": "output port"}, {"id": 6, "content": "acc_result", "type": "output port"}, {"id": 7, "content": "u_multiplier", "type": "submodule"}, {"id": 8, "content": "u_accumulator", "type": "submodule"}, {"id": 9, "content": "u_busy_signal", "type": "submodule"}], "connectivity": [[3, 4, 2, 0, 1, 7, 2, 9, 8], [7, 7, 8, 8, 8, 8, 9, 5, 6]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "A", "type": "input port"}, {"id": 1, "content": "B", "type": "input port"}, {"id": 2, "content": "Cin", "type": "input port"}, {"id": 3, "content": "Sum", "type": "output port"}, {"id": 4, "content": "Cout", "type": "output port"}, {"id": 5, "content": "adder0", "type": "submodule"}, {"id": 6, "content": "adder1", "type": "submodule"}, {"id": 7, "content": "adder2", "type": "submodule"}, {"id": 8, "content": "adder3", "type": "submodule"}, {"id": 9, "content": "adder4", "type": "submodule"}, {"id": 10, "content": "adder5", "type": "submodule"}, {"id": 11, "content": "adder6", "type": "submodule"}, {"id": 12, "content": "adder7", "type": "submodule"}], "connectivity": [[0, 1, 2, 1, 5, 0, 0, 6, 1, 0, 1, 7, 1, 8, 0, 0, 1, 9, 0, 1, 10, 1, 11, 0, 7, 5, 8, 10, 9, 6, 12, 11, 12], [5, 5, 5, 6, 6, 6, 7, 7, 7, 8, 8, 8, 9, 9, 9, 10, 10, 10, 11, 11, 11, 12, 12, 12, 3, 3, 3, 3, 3, 3, 3, 3, 4]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "rst", "type": "input port"}, {"id": 2, "content": "clk_out", "type": "output port"}, {"id": 3, "content": "counter_instance", "type": "submodule"}], "connectivity": [[0, 1, 3], [3, 3, 2]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "rst", "type": "input port"}, {"id": 2, "content": "data_in", "type": "input port"}, {"id": 3, "content": "enable", "type": "input port"}, {"id": 4, "content": "updating", "type": "output port"}, {"id": 5, "content": "sum_out", "type": "output port"}, {"id": 6, "content": "u_control", "type": "submodule"}, {"id": 7, "content": "u_adder", "type": "submodule"}], "connectivity": [[3, 0, 1, 2, 0, 1, 6, 6, 7], [6, 6, 6, 7, 7, 7, 7, 4, 5]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "op_code", "type": "input port"}, {"id": 2, "content": "data_in_a", "type": "input port"}, {"id": 3, "content": "data_in_b", "type": "input port"}, {"id": 4, "content": "data_out", "type": "output port"}, {"id": 5, "content": "overflow", "type": "output port"}, {"id": 6, "content": "u_operation_selector", "type": "submodule"}, {"id": 7, "content": "u_alu_core", "type": "submodule"}], "connectivity": [[7, 1, 2, 3, 6, 7, 1], [6, 6, 7, 7, 4, 5, 5]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "A", "type": "input port"}, {"id": 1, "content": "B", "type": "input port"}, {"id": 2, "content": "SUM", "type": "output port"}, {"id": 3, "content": "C_out", "type": "output port"}, {"id": 4, "content": "rca", "type": "submodule"}, {"id": 5, "content": "csa", "type": "submodule"}], "connectivity": [[0, 1, 0, 1, 4, 5, 4, 5], [4, 4, 5, 5, 5, 2, 2, 3]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "instr", "type": "input port"}, {"id": 1, "content": "opcode", "type": "output port"}, {"id": 2, "content": "rd", "type": "output port"}, {"id": 3, "content": "funct3", "type": "output port"}, {"id": 4, "content": "rs1", "type": "output port"}, {"id": 5, "content": "rs2", "type": "output port"}, {"id": 6, "content": "imm", "type": "output port"}, {"id": 7, "content": "imm_ext", "type": "submodule"}], "connectivity": [[0, 0, 0, 0, 0, 0, 7], [7, 1, 2, 3, 4, 5, 6]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "A", "type": "input port"}, {"id": 1, "content": "B", "type": "input port"}, {"id": 2, "content": "D", "type": "output port"}, {"id": 3, "content": "B_out", "type": "output port"}, {"id": 4, "content": "sub1", "type": "submodule"}, {"id": 5, "content": "sub2", "type": "submodule"}], "connectivity": [[1, 0, 0, 4, 1, 4, 5, 5], [4, 4, 5, 5, 5, 2, 2, 3]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "rst", "type": "input port"}, {"id": 2, "content": "a0", "type": "input port"}, {"id": 3, "content": "a1", "type": "input port"}, {"id": 4, "content": "a2", "type": "input port"}, {"id": 5, "content": "a3", "type": "input port"}, {"id": 6, "content": "b", "type": "input port"}, {"id": 7, "content": "c0", "type": "output port"}, {"id": 8, "content": "c1", "type": "output port"}, {"id": 9, "content": "c2", "type": "output port"}, {"id": 10, "content": "c3", "type": "output port"}, {"id": 11, "content": "pe0", "type": "submodule"}, {"id": 12, "content": "pe1", "type": "submodule"}, {"id": 13, "content": "pe2", "type": "submodule"}, {"id": 14, "content": "pe3", "type": "submodule"}], "connectivity": [[2, 1, 6, 0, 3, 1, 6, 0, 0, 1, 6, 4, 5, 0, 1, 6, 11, 12, 13, 14], [11, 11, 11, 11, 12, 12, 12, 12, 13, 13, 13, 13, 14, 14, 14, 14, 7, 8, 9, 10]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "data_in", "type": "input port"}, {"id": 1, "content": "shift_amt", "type": "input port"}, {"id": 2, "content": "direction", "type": "input port"}, {"id": 3, "content": "data_out", "type": "output port"}, {"id": 4, "content": "u0", "type": "submodule"}, {"id": 5, "content": "u1", "type": "submodule"}, {"id": 6, "content": "u2", "type": "submodule"}, {"id": 7, "content": "u3", "type": "submodule"}, {"id": 8, "content": "u4", "type": "submodule"}, {"id": 9, "content": "u5", "type": "submodule"}, {"id": 10, "content": "u6", "type": "submodule"}, {"id": 11, "content": "u7", "type": "submodule"}], "connectivity": [[2, 0, 1, 2, 4, 7, 5, 1, 6, 2, 4, 7, 5, 1, 6, 2, 4, 7, 5, 1, 6, 2, 0, 1, 2, 11, 10, 1, 8, 9, 2, 11, 10, 1, 8, 9, 2, 11, 10, 1, 8, 9, 2, 4, 7, 11, 5, 10, 6, 8, 9], [4, 4, 4, 5, 5, 5, 5, 5, 5, 6, 6, 6, 6, 6, 6, 7, 7, 7, 7, 7, 7, 8, 8, 8, 9, 9, 9, 9, 9, 9, 10, 10, 10, 10, 10, 10, 11, 11, 11, 11, 11, 11, 3, 3, 3, 3, 3, 3, 3, 3, 3]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "rst", "type": "input port"}, {"id": 2, "content": "in0", "type": "input port"}, {"id": 3, "content": "in1", "type": "input port"}, {"id": 4, "content": "in2", "type": "input port"}, {"id": 5, "content": "in3", "type": "input port"}, {"id": 6, "content": "sum", "type": "output port"}, {"id": 7, "content": "xor_out", "type": "output port"}], "connectivity": [[4, 5, 3, 2, 4, 5, 3, 2], [6, 6, 6, 6, 7, 7, 7, 7]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "rst", "type": "input port"}, {"id": 2, "content": "opcode", "type": "input port"}, {"id": 3, "content": "inst", "type": "input port"}, {"id": 4, "content": "immediate", "type": "output port"}, {"id": 5, "content": "i_type_mod", "type": "submodule"}, {"id": 6, "content": "s_type_mod", "type": "submodule"}, {"id": 7, "content": "b_type_mod", "type": "submodule"}], "connectivity": [[3, 0, 1, 3, 0, 1, 3, 0, 1, 6, 7, 5], [5, 5, 5, 6, 6, 6, 7, 7, 7, 4, 4, 4]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "rst_n", "type": "input port"}, {"id": 2, "content": "data_in", "type": "input port"}, {"id": 3, "content": "threshold", "type": "input port"}, {"id": 4, "content": "threshold_reached", "type": "output port"}, {"id": 5, "content": "accum_out", "type": "output port"}, {"id": 6, "content": "u_accumulator", "type": "submodule"}, {"id": 7, "content": "u_threshold_detector", "type": "submodule"}], "connectivity": [[1, 2, 7, 0, 1, 0, 3, 6, 7, 6], [6, 6, 6, 6, 7, 7, 7, 7, 4, 5]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "A", "type": "input port"}, {"id": 1, "content": "B", "type": "input port"}, {"id": 2, "content": "D", "type": "output port"}, {"id": 3, "content": "B_out", "type": "output port"}, {"id": 4, "content": "sub0", "type": "submodule"}, {"id": 5, "content": "sub1", "type": "submodule"}, {"id": 6, "content": "sub2", "type": "submodule"}, {"id": 7, "content": "sub3", "type": "submodule"}], "connectivity": [[1, 0, 1, 4, 0, 0, 1, 5, 0, 6, 1, 4, 6, 7, 5, 7], [4, 4, 5, 5, 5, 6, 6, 6, 7, 7, 7, 2, 2, 2, 2, 3]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "instruction", "type": "input port"}, {"id": 1, "content": "opcode", "type": "output port"}, {"id": 2, "content": "funct3", "type": "output port"}, {"id": 3, "content": "funct7", "type": "output port"}, {"id": 4, "content": "rd", "type": "output port"}, {"id": 5, "content": "rs1", "type": "output port"}, {"id": 6, "content": "rs2", "type": "output port"}, {"id": 7, "content": "imm", "type": "output port"}, {"id": 8, "content": "instr_type", "type": "output port"}, {"id": 9, "content": "decode_type", "type": "submodule"}, {"id": 10, "content": "extract_imm", "type": "submodule"}], "connectivity": [[0, 0, 9, 0, 0, 0, 0, 0, 0, 10, 9], [9, 10, 10, 1, 2, 3, 4, 5, 6, 7, 8]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "opcode", "type": "input port"}, {"id": 1, "content": "func", "type": "input port"}, {"id": 2, "content": "alu_op", "type": "output port"}, {"id": 3, "content": "dec1", "type": "submodule"}, {"id": 4, "content": "dec2", "type": "submodule"}], "connectivity": [[0, 1, 3, 4], [3, 4, 4, 2]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "A", "type": "input port"}, {"id": 1, "content": "B", "type": "input port"}, {"id": 2, "content": "Sum", "type": "output port"}, {"id": 3, "content": "Carry_out", "type": "output port"}, {"id": 4, "content": "p0", "type": "submodule"}, {"id": 5, "content": "p1", "type": "submodule"}, {"id": 6, "content": "p2", "type": "submodule"}, {"id": 7, "content": "p3", "type": "submodule"}, {"id": 8, "content": "p4", "type": "submodule"}, {"id": 9, "content": "p5", "type": "submodule"}, {"id": 10, "content": "p6", "type": "submodule"}, {"id": 11, "content": "p7", "type": "submodule"}], "connectivity": [[0, 1, 1, 4, 0, 0, 1, 5, 0, 6, 1, 1, 7, 0, 0, 1, 8, 0, 9, 1, 1, 10, 0, 6, 10, 11, 4, 7, 9, 5, 8, 11], [4, 4, 5, 5, 5, 6, 6, 6, 7, 7, 7, 8, 8, 8, 9, 9, 9, 10, 10, 10, 11, 11, 11, 2, 2, 2, 2, 2, 2, 2, 2, 3]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "instr", "type": "input port"}, {"id": 2, "content": "opcode", "type": "output port"}, {"id": 3, "content": "rd", "type": "output port"}, {"id": 4, "content": "rs1", "type": "output port"}, {"id": 5, "content": "rs2", "type": "output port"}, {"id": 6, "content": "funct3", "type": "output port"}, {"id": 7, "content": "funct7", "type": "output port"}, {"id": 8, "content": "imm", "type": "output port"}, {"id": 9, "content": "di", "type": "submodule"}], "connectivity": [[1, 1, 1, 1, 1, 1, 1, 9, 1], [9, 2, 3, 4, 5, 6, 7, 8, 8]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "A", "type": "input port"}, {"id": 1, "content": "B", "type": "input port"}, {"id": 2, "content": "sum", "type": "output port"}, {"id": 3, "content": "carry_out", "type": "output port"}, {"id": 4, "content": "adder0", "type": "submodule"}, {"id": 5, "content": "adder1", "type": "submodule"}, {"id": 6, "content": "adder2", "type": "submodule"}, {"id": 7, "content": "adder3", "type": "submodule"}, {"id": 8, "content": "adder4", "type": "submodule"}, {"id": 9, "content": "adder5", "type": "submodule"}, {"id": 10, "content": "adder6", "type": "submodule"}, {"id": 11, "content": "adder7", "type": "submodule"}], "connectivity": [[0, 1, 1, 4, 0, 0, 1, 5, 0, 1, 6, 1, 7, 0, 0, 1, 8, 0, 1, 9, 1, 10, 0, 4, 11, 10, 8, 5, 6, 9, 7, 11], [4, 4, 5, 5, 5, 6, 6, 6, 7, 7, 7, 8, 8, 8, 9, 9, 9, 10, 10, 10, 11, 11, 11, 2, 2, 2, 2, 2, 2, 2, 2, 3]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "instr", "type": "input port"}, {"id": 2, "content": "opcode", "type": "output port"}, {"id": 3, "content": "rd", "type": "output port"}, {"id": 4, "content": "funct3", "type": "output port"}, {"id": 5, "content": "rs1", "type": "output port"}, {"id": 6, "content": "rs2", "type": "output port"}, {"id": 7, "content": "funct7", "type": "output port"}, {"id": 8, "content": "op_decoder", "type": "submodule"}, {"id": 9, "content": "reg_decoder", "type": "submodule"}, {"id": 10, "content": "funct_decoder", "type": "submodule"}], "connectivity": [[1, 1, 1, 8, 9, 10, 9, 9, 10], [8, 9, 10, 2, 3, 4, 5, 6, 7]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "data", "type": "input port"}, {"id": 1, "content": "ctrl", "type": "input port"}, {"id": 2, "content": "result", "type": "output port"}, {"id": 3, "content": "r_shift_once", "type": "submodule"}, {"id": 4, "content": "r_shift_twice", "type": "submodule"}, {"id": 5, "content": "l_shift_once", "type": "submodule"}], "connectivity": [[0, 3, 0, 3, 5, 0, 4], [3, 4, 5, 2, 2, 2, 2]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "rst_n", "type": "input port"}, {"id": 2, "content": "multiplicand", "type": "input port"}, {"id": 3, "content": "multiplier", "type": "input port"}, {"id": 4, "content": "product", "type": "output port"}, {"id": 5, "content": "u1", "type": "submodule"}, {"id": 6, "content": "u2", "type": "submodule"}, {"id": 7, "content": "u3", "type": "submodule"}, {"id": 8, "content": "u4", "type": "submodule"}], "connectivity": [[3, 2, 3, 2, 3, 2, 3, 2, 6, 5, 8, 7], [5, 5, 6, 6, 7, 7, 8, 8, 4, 4, 4, 4]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "A", "type": "input port"}, {"id": 1, "content": "B", "type": "input port"}, {"id": 2, "content": "Diff", "type": "output port"}, {"id": 3, "content": "Borrow_out", "type": "output port"}, {"id": 4, "content": "sub0", "type": "submodule"}, {"id": 5, "content": "sub1", "type": "submodule"}, {"id": 6, "content": "sub2", "type": "submodule"}, {"id": 7, "content": "sub3", "type": "submodule"}], "connectivity": [[0, 1, 0, 1, 4, 0, 5, 1, 0, 6, 1, 5, 7, 4, 6, 7], [4, 4, 5, 5, 5, 6, 6, 6, 7, 7, 7, 2, 2, 2, 2, 3]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "inst", "type": "input port"}, {"id": 1, "content": "opcode", "type": "output port"}, {"id": 2, "content": "funct3", "type": "output port"}, {"id": 3, "content": "funct7", "type": "output port"}], "connectivity": [[0, 0, 0], [1, 2, 3]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "A", "type": "input port"}, {"id": 1, "content": "B", "type": "input port"}, {"id": 2, "content": "D", "type": "output port"}, {"id": 3, "content": "B_out", "type": "output port"}, {"id": 4, "content": "s0", "type": "submodule"}, {"id": 5, "content": "s1", "type": "submodule"}, {"id": 6, "content": "s2", "type": "submodule"}, {"id": 7, "content": "s3", "type": "submodule"}], "connectivity": [[1, 0, 1, 4, 0, 0, 1, 5, 0, 6, 1, 5, 6, 7, 4, 7], [4, 4, 5, 5, 5, 6, 6, 6, 7, 7, 7, 2, 2, 2, 2, 3]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "rst", "type": "input port"}, {"id": 2, "content": "a0", "type": "input port"}, {"id": 3, "content": "a1", "type": "input port"}, {"id": 4, "content": "a2", "type": "input port"}, {"id": 5, "content": "a3", "type": "input port"}, {"id": 6, "content": "a4", "type": "input port"}, {"id": 7, "content": "a5", "type": "input port"}, {"id": 8, "content": "a6", "type": "input port"}, {"id": 9, "content": "a7", "type": "input port"}, {"id": 10, "content": "b0", "type": "input port"}, {"id": 11, "content": "c0", "type": "output port"}, {"id": 12, "content": "c1", "type": "output port"}, {"id": 13, "content": "c2", "type": "output port"}, {"id": 14, "content": "c3", "type": "output port"}, {"id": 15, "content": "c4", "type": "output port"}, {"id": 16, "content": "c5", "type": "output port"}, {"id": 17, "content": "c6", "type": "output port"}, {"id": 18, "content": "c7", "type": "output port"}, {"id": 19, "content": "pe0", "type": "submodule"}, {"id": 20, "content": "pe1", "type": "submodule"}, {"id": 21, "content": "pe2", "type": "submodule"}, {"id": 22, "content": "pe3", "type": "submodule"}, {"id": 23, "content": "pe4", "type": "submodule"}, {"id": 24, "content": "pe5", "type": "submodule"}, {"id": 25, "content": "pe6", "type": "submodule"}, {"id": 26, "content": "pe7", "type": "submodule"}], "connectivity": [[10, 2, 1, 0, 10, 3, 1, 0, 10, 1, 4, 0, 5, 10, 1, 0, 10, 1, 6, 0, 7, 10, 1, 0, 10, 1, 8, 0, 10, 1, 9, 0, 19, 20, 21, 22, 23, 24, 25, 26], [19, 19, 19, 19, 20, 20, 20, 20, 21, 21, 21, 21, 22, 22, 22, 22, 23, 23, 23, 23, 24, 24, 24, 24, 25, 25, 25, 25, 26, 26, 26, 26, 11, 12, 13, 14, 15, 16, 17, 18]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "A", "type": "input port"}, {"id": 1, "content": "B", "type": "input port"}, {"id": 2, "content": "Diff", "type": "output port"}, {"id": 3, "content": "Borrow_out", "type": "output port"}, {"id": 4, "content": "bs0", "type": "submodule"}, {"id": 5, "content": "bs1", "type": "submodule"}, {"id": 6, "content": "bs2", "type": "submodule"}, {"id": 7, "content": "bs3", "type": "submodule"}, {"id": 8, "content": "bs4", "type": "submodule"}, {"id": 9, "content": "bs5", "type": "submodule"}, {"id": 10, "content": "bs6", "type": "submodule"}, {"id": 11, "content": "bs7", "type": "submodule"}, {"id": 12, "content": "bs8", "type": "submodule"}, {"id": 13, "content": "bs9", "type": "submodule"}, {"id": 14, "content": "bs10", "type": "submodule"}, {"id": 15, "content": "bs11", "type": "submodule"}, {"id": 16, "content": "bs12", "type": "submodule"}, {"id": 17, "content": "bs13", "type": "submodule"}, {"id": 18, "content": "bs14", "type": "submodule"}, {"id": 19, "content": "bs15", "type": "submodule"}], "connectivity": [[1, 0, 1, 4, 0, 1, 5, 0, 1, 6, 0, 0, 1, 7, 0, 1, 8, 1, 9, 0, 0, 10, 1, 1, 11, 0, 1, 12, 0, 1, 13, 0, 0, 1, 14, 1, 15, 0, 1, 16, 0, 1, 17, 0, 1, 18, 0, 6, 4, 11, 17, 19, 18, 10, 12, 15, 7, 5, 8, 13, 14, 16, 9, 19], [4, 4, 5, 5, 5, 6, 6, 6, 7, 7, 7, 8, 8, 8, 9, 9, 9, 10, 10, 10, 11, 11, 11, 12, 12, 12, 13, 13, 13, 14, 14, 14, 15, 15, 15, 16, 16, 16, 17, 17, 17, 18, 18, 18, 19, 19, 19, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 3]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "instruction", "type": "input port"}, {"id": 2, "content": "alu_op", "type": "output port"}, {"id": 3, "content": "reg_write", "type": "output port"}, {"id": 4, "content": "mem_read", "type": "output port"}, {"id": 5, "content": "mem_write", "type": "output port"}, {"id": 6, "content": "branch", "type": "output port"}, {"id": 7, "content": "op_decoder", "type": "submodule"}, {"id": 8, "content": "ctrl_decoder", "type": "submodule"}], "connectivity": [[1, 1, 7, 8, 8, 8, 8], [7, 8, 2, 3, 4, 5, 6]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "A", "type": "input port"}, {"id": 1, "content": "B", "type": "input port"}, {"id": 2, "content": "D", "type": "output port"}, {"id": 3, "content": "D_complement", "type": "output port"}, {"id": 4, "content": "sub1", "type": "submodule"}, {"id": 5, "content": "sub2", "type": "submodule"}, {"id": 6, "content": "sub3", "type": "submodule"}, {"id": 7, "content": "sub4", "type": "submodule"}], "connectivity": [[0, 1, 1, 4, 0, 0, 1, 5, 0, 6, 1, 4, 5, 6, 7, 4, 5, 6, 7], [4, 4, 5, 5, 5, 6, 6, 6, 7, 7, 7, 2, 2, 2, 2, 3, 3, 3, 3]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "A", "type": "input port"}, {"id": 1, "content": "B", "type": "input port"}, {"id": 2, "content": "D", "type": "output port"}, {"id": 3, "content": "zero_flag", "type": "output port"}, {"id": 4, "content": "sub1", "type": "submodule"}, {"id": 5, "content": "sub2", "type": "submodule"}, {"id": 6, "content": "sub3", "type": "submodule"}, {"id": 7, "content": "sub4", "type": "submodule"}], "connectivity": [[0, 1, 1, 4, 0, 0, 1, 5, 0, 6, 1, 5, 7, 6, 4, 6, 4, 7, 5], [4, 4, 5, 5, 5, 6, 6, 6, 7, 7, 7, 2, 2, 2, 2, 3, 3, 3, 3]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "rst", "type": "input port"}, {"id": 2, "content": "a", "type": "input port"}, {"id": 3, "content": "b", "type": "input port"}, {"id": 4, "content": "c0", "type": "output port"}, {"id": 5, "content": "c1", "type": "output port"}, {"id": 6, "content": "c2", "type": "output port"}, {"id": 7, "content": "c3", "type": "output port"}, {"id": 8, "content": "pe0", "type": "submodule"}, {"id": 9, "content": "pe1", "type": "submodule"}, {"id": 10, "content": "pe2", "type": "submodule"}, {"id": 11, "content": "pe3", "type": "submodule"}], "connectivity": [[2, 0, 1, 3, 2, 0, 1, 3, 2, 0, 1, 3, 2, 0, 1, 3, 8, 9, 10, 11], [8, 8, 8, 8, 9, 9, 9, 9, 10, 10, 10, 10, 11, 11, 11, 11, 4, 5, 6, 7]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "X", "type": "input port"}, {"id": 1, "content": "Y", "type": "input port"}, {"id": 2, "content": "Diff", "type": "output port"}, {"id": 3, "content": "Borrow_out", "type": "output port"}, {"id": 4, "content": "sub1", "type": "submodule"}, {"id": 5, "content": "sub2", "type": "submodule"}, {"id": 6, "content": "sub3", "type": "submodule"}], "connectivity": [[0, 1, 4, 1, 0, 0, 5, 1, 4, 5, 6, 6], [4, 4, 5, 5, 5, 6, 6, 6, 2, 2, 2, 3]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "A", "type": "input port"}, {"id": 1, "content": "B", "type": "input port"}, {"id": 2, "content": "D", "type": "output port"}, {"id": 3, "content": "B_out", "type": "output port"}, {"id": 4, "content": "sub_lower", "type": "submodule"}, {"id": 5, "content": "sub_upper", "type": "submodule"}], "connectivity": [[0, 1, 1, 0, 5, 4, 5], [4, 4, 5, 5, 2, 2, 3]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "rst_n", "type": "input port"}, {"id": 2, "content": "data_in", "type": "input port"}, {"id": 3, "content": "valid_in", "type": "input port"}, {"id": 4, "content": "sum_out", "type": "output port"}, {"id": 5, "content": "average_out", "type": "output port"}, {"id": 6, "content": "output_valid", "type": "output port"}, {"id": 7, "content": "u_cycle_counter", "type": "submodule"}, {"id": 8, "content": "u_accumulator", "type": "submodule"}, {"id": 9, "content": "u_average_calculator", "type": "submodule"}], "connectivity": [[1, 0, 3, 1, 2, 3, 0, 7, 8, 7, 8, 7, 9, 7], [7, 7, 7, 8, 8, 8, 8, 9, 9, 4, 4, 5, 5, 6]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "A", "type": "input port"}, {"id": 1, "content": "B", "type": "input port"}, {"id": 2, "content": "Result", "type": "output port"}, {"id": 3, "content": "Borrow_out", "type": "output port"}, {"id": 4, "content": "sub1", "type": "submodule"}, {"id": 5, "content": "sub2", "type": "submodule"}, {"id": 6, "content": "sub3", "type": "submodule"}, {"id": 7, "content": "sub4", "type": "submodule"}], "connectivity": [[0, 1, 1, 4, 0, 0, 1, 5, 0, 1, 6, 5, 7, 4, 6, 7], [4, 4, 5, 5, 5, 6, 6, 6, 7, 7, 7, 2, 2, 2, 2, 3]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "A", "type": "input port"}, {"id": 1, "content": "B", "type": "input port"}, {"id": 2, "content": "Cin", "type": "input port"}, {"id": 3, "content": "Sum", "type": "output port"}, {"id": 4, "content": "Cout", "type": "output port"}, {"id": 5, "content": "adder0", "type": "submodule"}, {"id": 6, "content": "adder1", "type": "submodule"}, {"id": 7, "content": "adder2", "type": "submodule"}, {"id": 8, "content": "adder3", "type": "submodule"}, {"id": 9, "content": "adder4", "type": "submodule"}, {"id": 10, "content": "adder5", "type": "submodule"}, {"id": 11, "content": "adder6", "type": "submodule"}, {"id": 12, "content": "adder7", "type": "submodule"}], "connectivity": [[0, 1, 2, 1, 5, 0, 0, 1, 6, 0, 1, 7, 1, 8, 0, 0, 1, 9, 0, 10, 1, 1, 11, 0, 9, 11, 5, 7, 12, 6, 10, 8, 12], [5, 5, 5, 6, 6, 6, 7, 7, 7, 8, 8, 8, 9, 9, 9, 10, 10, 10, 11, 11, 11, 12, 12, 12, 3, 3, 3, 3, 3, 3, 3, 3, 4]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "data", "type": "input port"}, {"id": 1, "content": "shift_val", "type": "input port"}, {"id": 2, "content": "shift_dir", "type": "input port"}, {"id": 3, "content": "shifted_data", "type": "output port"}, {"id": 4, "content": "sl", "type": "submodule"}, {"id": 5, "content": "sr", "type": "submodule"}, {"id": 6, "content": "selector", "type": "submodule"}], "connectivity": [[1, 0, 1, 0, 2, 5, 4, 6], [4, 4, 5, 5, 6, 6, 6, 3]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "A", "type": "input port"}, {"id": 1, "content": "B", "type": "input port"}, {"id": 2, "content": "Sum", "type": "output port"}, {"id": 3, "content": "Carry_out", "type": "output port"}, {"id": 4, "content": "adder0", "type": "submodule"}, {"id": 5, "content": "adder1", "type": "submodule"}, {"id": 6, "content": "adder2", "type": "submodule"}, {"id": 7, "content": "adder3", "type": "submodule"}, {"id": 8, "content": "adder4", "type": "submodule"}, {"id": 9, "content": "adder5", "type": "submodule"}, {"id": 10, "content": "adder6", "type": "submodule"}, {"id": 11, "content": "adder7", "type": "submodule"}], "connectivity": [[0, 1, 1, 4, 0, 0, 5, 1, 0, 1, 6, 1, 7, 0, 0, 1, 8, 0, 9, 1, 1, 10, 0, 8, 9, 10, 7, 6, 5, 11, 4, 11], [4, 4, 5, 5, 5, 6, 6, 6, 7, 7, 7, 8, 8, 8, 9, 9, 9, 10, 10, 10, 11, 11, 11, 2, 2, 2, 2, 2, 2, 2, 2, 3]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "a", "type": "input port"}, {"id": 1, "content": "b", "type": "input port"}, {"id": 2, "content": "cin", "type": "input port"}, {"id": 3, "content": "sum", "type": "output port"}, {"id": 4, "content": "cout", "type": "output port"}, {"id": 5, "content": "cla1", "type": "submodule"}, {"id": 6, "content": "csa1", "type": "submodule"}, {"id": 7, "content": "csa2", "type": "submodule"}, {"id": 8, "content": "csa3", "type": "submodule"}], "connectivity": [[0, 1, 2, 0, 5, 1, 6, 0, 1, 0, 7, 1, 8, 5, 6, 7, 8], [5, 5, 5, 6, 6, 6, 7, 7, 7, 8, 8, 8, 3, 3, 3, 3, 4]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "mem", "type": "input port"}, {"id": 1, "content": "shift_amt", "type": "input port"}, {"id": 2, "content": "shifted_mem", "type": "output port"}], "connectivity": [[0], [2]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "data_in", "type": "input port"}, {"id": 1, "content": "shift_dir", "type": "input port"}, {"id": 2, "content": "shift_amt", "type": "input port"}, {"id": 3, "content": "data_out", "type": "output port"}], "connectivity": [[0], [3]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "A", "type": "input port"}, {"id": 1, "content": "B", "type": "input port"}, {"id": 2, "content": "Result", "type": "output port"}, {"id": 3, "content": "Overflow", "type": "output port"}, {"id": 4, "content": "sub1", "type": "submodule"}, {"id": 5, "content": "sub2", "type": "submodule"}, {"id": 6, "content": "sub3", "type": "submodule"}, {"id": 7, "content": "sub4", "type": "submodule"}], "connectivity": [[0, 1, 1, 4, 0, 0, 5, 1, 0, 1, 6, 6, 5, 7, 4, 5, 7, 4, 6], [4, 4, 5, 5, 5, 6, 6, 6, 7, 7, 7, 2, 2, 2, 2, 3, 3, 3, 3]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "A", "type": "input port"}, {"id": 1, "content": "B", "type": "input port"}, {"id": 2, "content": "cin", "type": "input port"}, {"id": 3, "content": "S", "type": "output port"}, {"id": 4, "content": "cout", "type": "output port"}, {"id": 5, "content": "RCA1", "type": "submodule"}, {"id": 6, "content": "RCA2", "type": "submodule"}, {"id": 7, "content": "RCA3", "type": "submodule"}, {"id": 8, "content": "RCA4", "type": "submodule"}], "connectivity": [[1, 0, 2, 0, 1, 5, 0, 1, 6, 1, 7, 0, 6, 7, 8, 5, 8], [5, 5, 5, 6, 6, 6, 7, 7, 7, 8, 8, 8, 3, 3, 3, 3, 4]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "A", "type": "input port"}, {"id": 1, "content": "B", "type": "input port"}, {"id": 2, "content": "precision", "type": "input port"}, {"id": 3, "content": "Result", "type": "output port"}, {"id": 4, "content": "sub1", "type": "submodule"}, {"id": 5, "content": "sub2", "type": "submodule"}, {"id": 6, "content": "sub3", "type": "submodule"}, {"id": 7, "content": "sub4", "type": "submodule"}], "connectivity": [[0, 1, 2, 0, 1, 2, 0, 1, 2, 0, 1, 2, 4, 7, 5, 6], [4, 4, 4, 5, 5, 5, 6, 6, 6, 7, 7, 7, 3, 3, 3, 3]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "data", "type": "input port"}, {"id": 1, "content": "shift_val", "type": "input port"}, {"id": 2, "content": "shift_dir", "type": "input port"}, {"id": 3, "content": "shifted_data", "type": "output port"}], "connectivity": [[1, 0], [3, 3]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "data_in", "type": "input port"}, {"id": 1, "content": "shift_dir", "type": "input port"}, {"id": 2, "content": "shift_amt", "type": "input port"}, {"id": 3, "content": "data_out", "type": "output port"}, {"id": 4, "content": "ls", "type": "submodule"}, {"id": 5, "content": "rs", "type": "submodule"}], "connectivity": [[0, 2, 0, 2, 1, 5, 0, 4], [4, 4, 5, 5, 3, 3, 3, 3]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "rst", "type": "input port"}, {"id": 2, "content": "a0", "type": "input port"}, {"id": 3, "content": "a1", "type": "input port"}, {"id": 4, "content": "a2", "type": "input port"}, {"id": 5, "content": "a3", "type": "input port"}, {"id": 6, "content": "b0", "type": "input port"}, {"id": 7, "content": "p0", "type": "output port"}, {"id": 8, "content": "p1", "type": "output port"}, {"id": 9, "content": "p2", "type": "output port"}, {"id": 10, "content": "p3", "type": "output port"}, {"id": 11, "content": "pe0", "type": "submodule"}, {"id": 12, "content": "pe1", "type": "submodule"}, {"id": 13, "content": "pe2", "type": "submodule"}, {"id": 14, "content": "pe3", "type": "submodule"}], "connectivity": [[6, 2, 1, 0, 6, 3, 1, 0, 6, 1, 4, 0, 5, 6, 1, 0, 11, 12, 13, 14], [11, 11, 11, 11, 12, 12, 12, 12, 13, 13, 13, 13, 14, 14, 14, 14, 7, 8, 9, 10]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "A", "type": "input port"}, {"id": 1, "content": "B", "type": "input port"}, {"id": 2, "content": "D", "type": "output port"}, {"id": 3, "content": "Overflow", "type": "output port"}, {"id": 4, "content": "sub1", "type": "submodule"}, {"id": 5, "content": "sub2", "type": "submodule"}, {"id": 6, "content": "sub3", "type": "submodule"}, {"id": 7, "content": "sub4", "type": "submodule"}], "connectivity": [[0, 1, 1, 0, 0, 1, 0, 1, 4, 6, 5, 7, 4, 6, 5, 7], [4, 4, 5, 5, 6, 6, 7, 7, 2, 2, 2, 2, 3, 3, 3, 3]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "rst_n", "type": "input port"}, {"id": 2, "content": "div_factor", "type": "input port"}, {"id": 3, "content": "clk_out", "type": "output port"}, {"id": 4, "content": "u_control", "type": "submodule"}, {"id": 5, "content": "u_counter", "type": "submodule"}], "connectivity": [[2, 1, 0, 4, 5], [4, 5, 5, 5, 3]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "data", "type": "input port"}, {"id": 1, "content": "shift_amount", "type": "input port"}, {"id": 2, "content": "shift_left", "type": "input port"}, {"id": 3, "content": "cyclic", "type": "input port"}, {"id": 4, "content": "shifted_data", "type": "output port"}], "connectivity": [[1, 2, 3, 0], [4, 4, 4, 4]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "rst_n", "type": "input port"}, {"id": 2, "content": "set_div", "type": "input port"}, {"id": 3, "content": "clk_div", "type": "output port"}, {"id": 4, "content": "divider", "type": "submodule"}], "connectivity": [[2, 1, 0, 4], [4, 4, 4, 3]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "rst", "type": "input port"}, {"id": 2, "content": "v", "type": "input port"}, {"id": 3, "content": "m0", "type": "input port"}, {"id": 4, "content": "m1", "type": "input port"}, {"id": 5, "content": "m2", "type": "input port"}, {"id": 6, "content": "m3", "type": "input port"}, {"id": 7, "content": "p", "type": "output port"}, {"id": 8, "content": "pe0", "type": "submodule"}, {"id": 9, "content": "pe1", "type": "submodule"}, {"id": 10, "content": "pe2", "type": "submodule"}, {"id": 11, "content": "pe3", "type": "submodule"}], "connectivity": [[0, 1, 3, 2, 4, 0, 1, 2, 1, 0, 5, 2, 0, 1, 6, 2, 8, 10, 9, 11], [8, 8, 8, 8, 9, 9, 9, 9, 10, 10, 10, 10, 11, 11, 11, 11, 7, 7, 7, 7]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "rst", "type": "input port"}, {"id": 2, "content": "instr", "type": "input port"}, {"id": 3, "content": "target", "type": "output port"}, {"id": 4, "content": "operation", "type": "output port"}, {"id": 5, "content": "dec", "type": "submodule"}, {"id": 6, "content": "ext", "type": "submodule"}], "connectivity": [[2, 2, 6, 5], [5, 6, 3, 4]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "rst", "type": "input port"}, {"id": 2, "content": "a0", "type": "input port"}, {"id": 3, "content": "a1", "type": "input port"}, {"id": 4, "content": "a2", "type": "input port"}, {"id": 5, "content": "a3", "type": "input port"}, {"id": 6, "content": "b0", "type": "input port"}, {"id": 7, "content": "b1", "type": "input port"}, {"id": 8, "content": "b2", "type": "input port"}, {"id": 9, "content": "b3", "type": "input port"}, {"id": 10, "content": "p", "type": "output port"}, {"id": 11, "content": "pe0", "type": "submodule"}, {"id": 12, "content": "pe1", "type": "submodule"}, {"id": 13, "content": "pe2", "type": "submodule"}, {"id": 14, "content": "pe3", "type": "submodule"}], "connectivity": [[6, 2, 1, 0, 7, 3, 1, 0, 0, 1, 8, 4, 5, 0, 1, 9, 13, 11, 12, 14], [11, 11, 11, 11, 12, 12, 12, 12, 13, 13, 13, 13, 14, 14, 14, 14, 10, 10, 10, 10]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "rst_n", "type": "input port"}, {"id": 2, "content": "sel", "type": "input port"}, {"id": 3, "content": "clk_div", "type": "output port"}, {"id": 4, "content": "u_power_two_counter", "type": "submodule"}], "connectivity": [[1, 0, 2, 4], [4, 4, 4, 3]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "rst_n", "type": "input port"}, {"id": 2, "content": "mode", "type": "input port"}, {"id": 3, "content": "data_in", "type": "input port"}, {"id": 4, "content": "done", "type": "input port"}, {"id": 5, "content": "overflow", "type": "output port"}, {"id": 6, "content": "result", "type": "output port"}, {"id": 7, "content": "u_control_unit", "type": "submodule"}, {"id": 8, "content": "u_accumulator", "type": "submodule"}], "connectivity": [[1, 4, 0, 2, 1, 0, 7, 3, 8, 8], [7, 7, 7, 8, 8, 8, 8, 8, 5, 6]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "A", "type": "input port"}, {"id": 1, "content": "B", "type": "input port"}, {"id": 2, "content": "D", "type": "output port"}, {"id": 3, "content": "B_out", "type": "output port"}, {"id": 4, "content": "S0", "type": "submodule"}, {"id": 5, "content": "S1", "type": "submodule"}, {"id": 6, "content": "S2", "type": "submodule"}, {"id": 7, "content": "S3", "type": "submodule"}], "connectivity": [[1, 0, 1, 4, 0, 0, 1, 5, 0, 1, 6, 4, 7, 5, 6, 7], [4, 4, 5, 5, 5, 6, 6, 6, 7, 7, 7, 2, 2, 2, 2, 3]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "rst_n", "type": "input port"}, {"id": 2, "content": "clk_div", "type": "output port"}, {"id": 3, "content": "u_counter", "type": "submodule"}, {"id": 4, "content": "u_toggle", "type": "submodule"}], "connectivity": [[1, 0, 1, 0, 3, 4], [3, 3, 4, 4, 4, 2]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "instr", "type": "input port"}, {"id": 1, "content": "opcode", "type": "output port"}, {"id": 2, "content": "rd", "type": "output port"}, {"id": 3, "content": "rs1", "type": "output port"}, {"id": 4, "content": "rs2", "type": "output port"}, {"id": 5, "content": "imm", "type": "output port"}], "connectivity": [[0, 0, 0, 0, 0], [1, 2, 3, 4, 5]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "rst", "type": "input port"}, {"id": 2, "content": "a00", "type": "input port"}, {"id": 3, "content": "a01", "type": "input port"}, {"id": 4, "content": "a10", "type": "input port"}, {"id": 5, "content": "a11", "type": "input port"}, {"id": 6, "content": "b00", "type": "input port"}, {"id": 7, "content": "b01", "type": "input port"}, {"id": 8, "content": "b10", "type": "input port"}, {"id": 9, "content": "b11", "type": "input port"}, {"id": 10, "content": "c00", "type": "output port"}, {"id": 11, "content": "c01", "type": "output port"}, {"id": 12, "content": "c10", "type": "output port"}, {"id": 13, "content": "c11", "type": "output port"}, {"id": 14, "content": "pe00", "type": "submodule"}, {"id": 15, "content": "pe01", "type": "submodule"}, {"id": 16, "content": "pe10", "type": "submodule"}, {"id": 17, "content": "pe11", "type": "submodule"}], "connectivity": [[0, 1, 6, 2, 7, 0, 1, 14, 4, 0, 1, 14, 16, 0, 1, 15, 14, 15, 16, 17], [14, 14, 14, 14, 15, 15, 15, 15, 16, 16, 16, 16, 17, 17, 17, 17, 10, 11, 12, 13]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "uut", "type": "submodule"}], "connectivity": [[], []]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "A", "type": "input port"}, {"id": 1, "content": "B", "type": "input port"}, {"id": 2, "content": "D", "type": "output port"}, {"id": 3, "content": "Borrow_out", "type": "output port"}, {"id": 4, "content": "sub1", "type": "submodule"}, {"id": 5, "content": "sub2", "type": "submodule"}, {"id": 6, "content": "sub3", "type": "submodule"}, {"id": 7, "content": "sub4", "type": "submodule"}], "connectivity": [[1, 0, 1, 4, 0, 0, 1, 5, 0, 6, 1, 6, 5, 4, 7, 7], [4, 4, 5, 5, 5, 6, 6, 6, 7, 7, 7, 2, 2, 2, 2, 3]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "A", "type": "input port"}, {"id": 1, "content": "B", "type": "input port"}, {"id": 2, "content": "S", "type": "output port"}, {"id": 3, "content": "C", "type": "output port"}, {"id": 4, "content": "css1", "type": "submodule"}, {"id": 5, "content": "css2", "type": "submodule"}, {"id": 6, "content": "css3", "type": "submodule"}, {"id": 7, "content": "css4", "type": "submodule"}, {"id": 8, "content": "css5", "type": "submodule"}, {"id": 9, "content": "css6", "type": "submodule"}, {"id": 10, "content": "css7", "type": "submodule"}, {"id": 11, "content": "css8", "type": "submodule"}], "connectivity": [[1, 0, 1, 0, 0, 1, 0, 1, 0, 1, 0, 1, 1, 0, 1, 0, 4, 11, 7, 5, 10, 6, 9, 8, 4, 11, 7, 5, 10, 6, 9, 8], [4, 4, 5, 5, 6, 6, 7, 7, 8, 8, 9, 9, 10, 10, 11, 11, 2, 2, 2, 2, 2, 2, 2, 2, 3, 3, 3, 3, 3, 3, 3, 3]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "A", "type": "input port"}, {"id": 1, "content": "B", "type": "input port"}, {"id": 2, "content": "S", "type": "output port"}, {"id": 3, "content": "carry_out", "type": "output port"}, {"id": 4, "content": "RCA0", "type": "submodule"}, {"id": 5, "content": "RCA1", "type": "submodule"}, {"id": 6, "content": "RCA2", "type": "submodule"}, {"id": 7, "content": "RCA3", "type": "submodule"}, {"id": 8, "content": "RCA4", "type": "submodule"}, {"id": 9, "content": "RCA5", "type": "submodule"}, {"id": 10, "content": "RCA6", "type": "submodule"}, {"id": 11, "content": "RCA7", "type": "submodule"}], "connectivity": [[0, 1, 1, 4, 0, 0, 5, 1, 0, 1, 6, 1, 7, 0, 0, 1, 8, 0, 1, 9, 1, 10, 0, 8, 6, 9, 4, 5, 11, 7, 10, 11], [4, 4, 5, 5, 5, 6, 6, 6, 7, 7, 7, 8, 8, 8, 9, 9, 9, 10, 10, 10, 11, 11, 11, 2, 2, 2, 2, 2, 2, 2, 2, 3]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "rst_n", "type": "input port"}, {"id": 2, "content": "instr", "type": "input port"}, {"id": 3, "content": "branch_type", "type": "output port"}, {"id": 4, "content": "branch_taken", "type": "output port"}, {"id": 5, "content": "target_address", "type": "output port"}, {"id": 6, "content": "decode", "type": "submodule"}, {"id": 7, "content": "eval_cond", "type": "submodule"}, {"id": 8, "content": "comp_tgt", "type": "submodule"}], "connectivity": [[2, 6, 0, 1, 1, 0, 2, 6, 7, 8], [6, 7, 7, 7, 8, 8, 8, 3, 4, 5]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "rst", "type": "input port"}, {"id": 2, "content": "instr", "type": "input port"}, {"id": 3, "content": "opcode", "type": "output port"}, {"id": 4, "content": "rd", "type": "output port"}, {"id": 5, "content": "rs1", "type": "output port"}, {"id": 6, "content": "rs2", "type": "output port"}, {"id": 7, "content": "imm", "type": "output port"}, {"id": 8, "content": "dec_op", "type": "submodule"}, {"id": 9, "content": "dec_regs", "type": "submodule"}, {"id": 10, "content": "dec_imm", "type": "submodule"}], "connectivity": [[2, 2, 8, 2, 8, 9, 9, 9, 10], [8, 9, 10, 10, 3, 4, 5, 6, 7]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "A", "type": "input port"}, {"id": 1, "content": "B", "type": "input port"}, {"id": 2, "content": "Mod", "type": "input port"}, {"id": 3, "content": "D", "type": "output port"}, {"id": 4, "content": "sub1", "type": "submodule"}, {"id": 5, "content": "sub2", "type": "submodule"}, {"id": 6, "content": "sub3", "type": "submodule"}, {"id": 7, "content": "sub4", "type": "submodule"}], "connectivity": [[0, 1, 1, 0, 0, 1, 0, 1, 5, 7, 6, 4, 2], [4, 4, 5, 5, 6, 6, 7, 7, 3, 3, 3, 3, 3]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "rst_n", "type": "input port"}, {"id": 2, "content": "data_in", "type": "input port"}, {"id": 3, "content": "enable", "type": "input port"}, {"id": 4, "content": "data_out", "type": "output port"}, {"id": 5, "content": "u_data_doubler", "type": "submodule"}, {"id": 6, "content": "u_accumulator", "type": "submodule"}, {"id": 7, "content": "u_count", "type": "submodule"}], "connectivity": [[2, 7, 1, 0, 5, 1, 3, 0, 6], [5, 6, 6, 6, 6, 7, 7, 7, 4]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "data_in", "type": "input port"}, {"id": 1, "content": "shift_amt", "type": "input port"}, {"id": 2, "content": "direction", "type": "input port"}, {"id": 3, "content": "data_out", "type": "output port"}, {"id": 4, "content": "SL", "type": "submodule"}, {"id": 5, "content": "SR", "type": "submodule"}], "connectivity": [[0, 1, 0, 1, 2, 4, 5], [4, 4, 5, 5, 3, 3, 3]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "A", "type": "input port"}, {"id": 1, "content": "B", "type": "input port"}, {"id": 2, "content": "D", "type": "output port"}, {"id": 3, "content": "Overflow", "type": "output port"}], "connectivity": [[1, 0, 1, 0], [2, 2, 3, 3]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "data_in", "type": "input port"}, {"id": 1, "content": "shift_amt", "type": "input port"}, {"id": 2, "content": "direction", "type": "input port"}, {"id": 3, "content": "data_out", "type": "output port"}], "connectivity": [[2, 0, 1], [3, 3, 3]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "rst", "type": "input port"}, {"id": 2, "content": "a", "type": "input port"}, {"id": 3, "content": "b0", "type": "input port"}, {"id": 4, "content": "b1", "type": "input port"}, {"id": 5, "content": "b2", "type": "input port"}, {"id": 6, "content": "b3", "type": "input port"}, {"id": 7, "content": "c0", "type": "output port"}, {"id": 8, "content": "c1", "type": "output port"}, {"id": 9, "content": "c2", "type": "output port"}, {"id": 10, "content": "c3", "type": "output port"}, {"id": 11, "content": "pe0", "type": "submodule"}, {"id": 12, "content": "pe1", "type": "submodule"}, {"id": 13, "content": "pe2", "type": "submodule"}, {"id": 14, "content": "pe3", "type": "submodule"}], "connectivity": [[2, 3, 0, 1, 2, 0, 1, 4, 2, 0, 1, 5, 2, 0, 1, 6, 11, 12, 13, 14], [11, 11, 11, 11, 12, 12, 12, 12, 13, 13, 13, 13, 14, 14, 14, 14, 7, 8, 9, 10]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "a", "type": "input port"}, {"id": 1, "content": "b", "type": "input port"}, {"id": 2, "content": "cin", "type": "input port"}, {"id": 3, "content": "sum", "type": "output port"}, {"id": 4, "content": "cout", "type": "output port"}, {"id": 5, "content": "cla1", "type": "submodule"}, {"id": 6, "content": "cla2", "type": "submodule"}, {"id": 7, "content": "cla3", "type": "submodule"}, {"id": 8, "content": "cla4", "type": "submodule"}], "connectivity": [[0, 1, 2, 0, 5, 1, 6, 0, 1, 0, 7, 1, 6, 7, 8, 5, 8], [5, 5, 5, 6, 6, 6, 7, 7, 7, 8, 8, 8, 3, 3, 3, 3, 4]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "A", "type": "input port"}, {"id": 1, "content": "B", "type": "input port"}, {"id": 2, "content": "Cin", "type": "input port"}, {"id": 3, "content": "S", "type": "output port"}, {"id": 4, "content": "Cout", "type": "output port"}, {"id": 5, "content": "add0", "type": "submodule"}, {"id": 6, "content": "add1", "type": "submodule"}, {"id": 7, "content": "add2", "type": "submodule"}, {"id": 8, "content": "add3", "type": "submodule"}, {"id": 9, "content": "add4", "type": "submodule"}, {"id": 10, "content": "add5", "type": "submodule"}, {"id": 11, "content": "add6", "type": "submodule"}, {"id": 12, "content": "add7", "type": "submodule"}], "connectivity": [[0, 1, 2, 1, 5, 0, 0, 6, 1, 0, 1, 7, 1, 8, 0, 0, 1, 9, 0, 10, 1, 1, 11, 0, 12, 7, 11, 6, 9, 10, 8, 5, 12], [5, 5, 5, 6, 6, 6, 7, 7, 7, 8, 8, 8, 9, 9, 9, 10, 10, 10, 11, 11, 11, 12, 12, 12, 3, 3, 3, 3, 3, 3, 3, 3, 4]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "A", "type": "input port"}, {"id": 1, "content": "B", "type": "input port"}, {"id": 2, "content": "Sum", "type": "output port"}, {"id": 3, "content": "Overflow", "type": "output port"}, {"id": 4, "content": "bcd0", "type": "submodule"}, {"id": 5, "content": "bcd1", "type": "submodule"}, {"id": 6, "content": "bcd2", "type": "submodule"}, {"id": 7, "content": "bcd3", "type": "submodule"}, {"id": 8, "content": "bcd4", "type": "submodule"}, {"id": 9, "content": "bcd5", "type": "submodule"}], "connectivity": [[1, 0, 1, 4, 0, 0, 1, 5, 0, 1, 6, 0, 7, 1, 0, 1, 8, 5, 7, 8, 4, 6, 9, 9], [4, 4, 5, 5, 5, 6, 6, 6, 7, 7, 7, 8, 8, 8, 9, 9, 9, 2, 2, 2, 2, 2, 2, 3]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "rst", "type": "input port"}, {"id": 2, "content": "a00", "type": "input port"}, {"id": 3, "content": "a01", "type": "input port"}, {"id": 4, "content": "a10", "type": "input port"}, {"id": 5, "content": "a11", "type": "input port"}, {"id": 6, "content": "b00", "type": "input port"}, {"id": 7, "content": "b01", "type": "input port"}, {"id": 8, "content": "b10", "type": "input port"}, {"id": 9, "content": "b11", "type": "input port"}, {"id": 10, "content": "c00", "type": "output port"}, {"id": 11, "content": "c01", "type": "output port"}, {"id": 12, "content": "c10", "type": "output port"}, {"id": 13, "content": "c11", "type": "output port"}, {"id": 14, "content": "pe00", "type": "submodule"}, {"id": 15, "content": "pe01", "type": "submodule"}, {"id": 16, "content": "pe10", "type": "submodule"}, {"id": 17, "content": "pe11", "type": "submodule"}], "connectivity": [[0, 1, 6, 2, 8, 3, 0, 1, 7, 0, 1, 2, 9, 3, 0, 1, 15, 14, 17, 16], [14, 14, 14, 14, 15, 15, 15, 15, 16, 16, 16, 16, 17, 17, 17, 17, 10, 10, 11, 11]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "A", "type": "input port"}, {"id": 1, "content": "B", "type": "input port"}, {"id": 2, "content": "Cin", "type": "input port"}, {"id": 3, "content": "Sum", "type": "output port"}, {"id": 4, "content": "Cout", "type": "output port"}], "connectivity": [[0, 1, 2, 1, 0, 2], [3, 3, 3, 4, 4, 4]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "rst_n", "type": "input port"}, {"id": 2, "content": "data_in", "type": "input port"}, {"id": 3, "content": "coeff", "type": "input port"}, {"id": 4, "content": "accu_out", "type": "output port"}, {"id": 5, "content": "u_multiplier", "type": "submodule"}, {"id": 6, "content": "u_accumulator", "type": "submodule"}], "connectivity": [[2, 3, 1, 0, 5, 6], [5, 5, 6, 6, 6, 4]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "A", "type": "input port"}, {"id": 1, "content": "B", "type": "input port"}, {"id": 2, "content": "SUM", "type": "output port"}, {"id": 3, "content": "Cout", "type": "output port"}, {"id": 4, "content": "RCA1", "type": "submodule"}, {"id": 5, "content": "RCA2", "type": "submodule"}, {"id": 6, "content": "RCA3", "type": "submodule"}, {"id": 7, "content": "RCA4", "type": "submodule"}, {"id": 8, "content": "RCA5", "type": "submodule"}, {"id": 9, "content": "RCA6", "type": "submodule"}, {"id": 10, "content": "RCA7", "type": "submodule"}, {"id": 11, "content": "RCA8", "type": "submodule"}], "connectivity": [[0, 1, 1, 4, 0, 0, 1, 5, 0, 1, 6, 1, 7, 0, 0, 1, 8, 0, 9, 1, 1, 10, 0, 4, 6, 5, 9, 11, 10, 8, 7, 11], [4, 4, 5, 5, 5, 6, 6, 6, 7, 7, 7, 8, 8, 8, 9, 9, 9, 10, 10, 10, 11, 11, 11, 2, 2, 2, 2, 2, 2, 2, 2, 3]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "A", "type": "input port"}, {"id": 1, "content": "B", "type": "input port"}, {"id": 2, "content": "Result", "type": "output port"}, {"id": 3, "content": "Borrow_out", "type": "output port"}, {"id": 4, "content": "sub0", "type": "submodule"}, {"id": 5, "content": "sub1", "type": "submodule"}, {"id": 6, "content": "sub2", "type": "submodule"}, {"id": 7, "content": "sub3", "type": "submodule"}, {"id": 8, "content": "sub4", "type": "submodule"}, {"id": 9, "content": "sub5", "type": "submodule"}, {"id": 10, "content": "sub6", "type": "submodule"}, {"id": 11, "content": "sub7", "type": "submodule"}], "connectivity": [[1, 0, 1, 4, 0, 0, 1, 5, 0, 1, 6, 0, 1, 7, 0, 8, 1, 1, 9, 0, 1, 10, 0, 9, 10, 8, 11, 6, 4, 7, 5, 11], [4, 4, 5, 5, 5, 6, 6, 6, 7, 7, 7, 8, 8, 8, 9, 9, 9, 10, 10, 10, 11, 11, 11, 2, 2, 2, 2, 2, 2, 2, 2, 3]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "input_data", "type": "input port"}, {"id": 1, "content": "shift_control", "type": "input port"}, {"id": 2, "content": "output_data", "type": "output port"}], "connectivity": [[0, 1], [2, 2]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "A", "type": "input port"}, {"id": 1, "content": "B", "type": "input port"}, {"id": 2, "content": "D", "type": "output port"}, {"id": 3, "content": "B_out", "type": "output port"}, {"id": 4, "content": "sub_4bit0", "type": "submodule"}, {"id": 5, "content": "sub_4bit1", "type": "submodule"}, {"id": 6, "content": "sub_4bit2", "type": "submodule"}, {"id": 7, "content": "sub_4bit3", "type": "submodule"}], "connectivity": [[1, 0, 1, 4, 0, 0, 1, 5, 0, 1, 6, 4, 5, 6, 7, 7], [4, 4, 5, 5, 5, 6, 6, 6, 7, 7, 7, 2, 2, 2, 2, 3]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "rst_n", "type": "input port"}, {"id": 2, "content": "div_value", "type": "input port"}, {"id": 3, "content": "clk_out", "type": "output port"}, {"id": 4, "content": "u_main_counter", "type": "submodule"}, {"id": 5, "content": "u_control_logic", "type": "submodule"}], "connectivity": [[1, 0, 2, 1, 0, 4, 5], [4, 4, 4, 5, 5, 5, 3]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "data_in", "type": "input port"}, {"id": 1, "content": "shift_amt", "type": "input port"}, {"id": 2, "content": "data_out", "type": "output port"}], "connectivity": [[0, 1], [2, 2]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "A", "type": "input port"}, {"id": 1, "content": "B", "type": "input port"}, {"id": 2, "content": "Result", "type": "output port"}, {"id": 3, "content": "Overflow", "type": "output port"}, {"id": 4, "content": "sub1", "type": "submodule"}, {"id": 5, "content": "sub2", "type": "submodule"}, {"id": 6, "content": "sub3", "type": "submodule"}, {"id": 7, "content": "sub4", "type": "submodule"}], "connectivity": [[0, 1, 1, 4, 0, 0, 1, 5, 0, 6, 1, 5, 6, 4, 7, 7], [4, 4, 5, 5, 5, 6, 6, 6, 7, 7, 7, 2, 2, 2, 2, 3]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "A", "type": "input port"}, {"id": 1, "content": "B", "type": "input port"}, {"id": 2, "content": "S", "type": "output port"}, {"id": 3, "content": "C_out", "type": "output port"}, {"id": 4, "content": "add0", "type": "submodule"}, {"id": 5, "content": "add1", "type": "submodule"}, {"id": 6, "content": "add2", "type": "submodule"}, {"id": 7, "content": "add3", "type": "submodule"}, {"id": 8, "content": "add4", "type": "submodule"}, {"id": 9, "content": "add5", "type": "submodule"}, {"id": 10, "content": "add6", "type": "submodule"}, {"id": 11, "content": "add7", "type": "submodule"}], "connectivity": [[0, 1, 1, 4, 0, 0, 1, 5, 0, 6, 1, 1, 7, 0, 0, 1, 8, 0, 1, 9, 1, 10, 0, 10, 6, 11, 4, 9, 5, 8, 7, 11], [4, 4, 5, 5, 5, 6, 6, 6, 7, 7, 7, 8, 8, 8, 9, 9, 9, 10, 10, 10, 11, 11, 11, 2, 2, 2, 2, 2, 2, 2, 2, 3]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "A", "type": "input port"}, {"id": 1, "content": "B", "type": "input port"}, {"id": 2, "content": "Sum", "type": "output port"}, {"id": 3, "content": "Carry_out", "type": "output port"}, {"id": 4, "content": "KS1", "type": "submodule"}, {"id": 5, "content": "KS2", "type": "submodule"}, {"id": 6, "content": "KS3", "type": "submodule"}, {"id": 7, "content": "KS4", "type": "submodule"}, {"id": 8, "content": "KS5", "type": "submodule"}, {"id": 9, "content": "KS6", "type": "submodule"}, {"id": 10, "content": "KS7", "type": "submodule"}, {"id": 11, "content": "KS8", "type": "submodule"}], "connectivity": [[0, 1, 1, 4, 0, 0, 5, 1, 0, 6, 1, 1, 7, 0, 0, 1, 8, 0, 1, 9, 1, 10, 0, 5, 10, 11, 4, 8, 9, 7, 6, 11], [4, 4, 5, 5, 5, 6, 6, 6, 7, 7, 7, 8, 8, 8, 9, 9, 9, 10, 10, 10, 11, 11, 11, 2, 2, 2, 2, 2, 2, 2, 2, 3]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "A", "type": "input port"}, {"id": 1, "content": "B", "type": "input port"}, {"id": 2, "content": "SUM", "type": "output port"}, {"id": 3, "content": "Cout", "type": "output port"}, {"id": 4, "content": "add0", "type": "submodule"}, {"id": 5, "content": "add1", "type": "submodule"}, {"id": 6, "content": "add2", "type": "submodule"}, {"id": 7, "content": "add3", "type": "submodule"}, {"id": 8, "content": "add4", "type": "submodule"}, {"id": 9, "content": "add5", "type": "submodule"}, {"id": 10, "content": "add6", "type": "submodule"}, {"id": 11, "content": "add7", "type": "submodule"}], "connectivity": [[0, 1, 1, 4, 0, 0, 1, 5, 0, 1, 6, 1, 7, 0, 0, 8, 1, 0, 1, 9, 1, 10, 0, 8, 10, 4, 7, 9, 11, 5, 6, 11], [4, 4, 5, 5, 5, 6, 6, 6, 7, 7, 7, 8, 8, 8, 9, 9, 9, 10, 10, 10, 11, 11, 11, 2, 2, 2, 2, 2, 2, 2, 2, 3]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "rst", "type": "input port"}, {"id": 2, "content": "a0", "type": "input port"}, {"id": 3, "content": "b0", "type": "input port"}, {"id": 4, "content": "c0", "type": "output port"}, {"id": 5, "content": "c1", "type": "output port"}, {"id": 6, "content": "c2", "type": "output port"}, {"id": 7, "content": "c3", "type": "output port"}, {"id": 8, "content": "pe0", "type": "submodule"}, {"id": 9, "content": "pe1", "type": "submodule"}, {"id": 10, "content": "pe2", "type": "submodule"}, {"id": 11, "content": "pe3", "type": "submodule"}], "connectivity": [[3, 2, 1, 0, 3, 2, 1, 0, 2, 3, 1, 0, 2, 3, 1, 0, 8, 9, 10, 11], [8, 8, 8, 8, 9, 9, 9, 9, 10, 10, 10, 10, 11, 11, 11, 11, 4, 5, 6, 7]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "rst_n", "type": "input port"}, {"id": 2, "content": "clk_div", "type": "output port"}], "connectivity": [[], []]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "rst_n", "type": "input port"}, {"id": 2, "content": "data_in", "type": "input port"}, {"id": 3, "content": "valid_in", "type": "input port"}, {"id": 4, "content": "overflow_flag", "type": "output port"}, {"id": 5, "content": "data_out", "type": "output port"}, {"id": 6, "content": "u_accumulation", "type": "submodule"}, {"id": 7, "content": "u_control", "type": "submodule"}], "connectivity": [[1, 2, 3, 0, 1, 0, 6, 7, 7], [6, 6, 6, 6, 7, 7, 7, 4, 5]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "A", "type": "input port"}, {"id": 1, "content": "B", "type": "input port"}, {"id": 2, "content": "Sum", "type": "output port"}, {"id": 3, "content": "Cout", "type": "output port"}, {"id": 4, "content": "adder1", "type": "submodule"}, {"id": 5, "content": "adder2", "type": "submodule"}, {"id": 6, "content": "adder3", "type": "submodule"}, {"id": 7, "content": "adder4", "type": "submodule"}, {"id": 8, "content": "adder5", "type": "submodule"}, {"id": 9, "content": "adder6", "type": "submodule"}, {"id": 10, "content": "adder7", "type": "submodule"}, {"id": 11, "content": "adder8", "type": "submodule"}], "connectivity": [[0, 1, 1, 4, 0, 0, 5, 1, 0, 1, 6, 1, 7, 0, 0, 1, 8, 0, 9, 1, 1, 10, 0, 11, 10, 8, 9, 7, 4, 6, 5, 11], [4, 4, 5, 5, 5, 6, 6, 6, 7, 7, 7, 8, 8, 8, 9, 9, 9, 10, 10, 10, 11, 11, 11, 2, 2, 2, 2, 2, 2, 2, 2, 3]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "rst", "type": "input port"}, {"id": 2, "content": "a", "type": "input port"}, {"id": 3, "content": "b0", "type": "input port"}, {"id": 4, "content": "b1", "type": "input port"}, {"id": 5, "content": "b2", "type": "input port"}, {"id": 6, "content": "b3", "type": "input port"}, {"id": 7, "content": "c", "type": "output port"}, {"id": 8, "content": "pe0", "type": "submodule"}, {"id": 9, "content": "pe1", "type": "submodule"}, {"id": 10, "content": "pe2", "type": "submodule"}, {"id": 11, "content": "pe3", "type": "submodule"}], "connectivity": [[2, 3, 0, 1, 2, 0, 1, 4, 2, 0, 1, 5, 2, 0, 1, 6, 8, 11, 10, 9], [8, 8, 8, 8, 9, 9, 9, 9, 10, 10, 10, 10, 11, 11, 11, 11, 7, 7, 7, 7]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "rst", "type": "input port"}, {"id": 2, "content": "in0", "type": "input port"}, {"id": 3, "content": "in1", "type": "input port"}, {"id": 4, "content": "in2", "type": "input port"}, {"id": 5, "content": "in3", "type": "input port"}, {"id": 6, "content": "in4", "type": "input port"}, {"id": 7, "content": "in5", "type": "input port"}, {"id": 8, "content": "in6", "type": "input port"}, {"id": 9, "content": "in7", "type": "input port"}, {"id": 10, "content": "out0", "type": "output port"}, {"id": 11, "content": "out1", "type": "output port"}, {"id": 12, "content": "out2", "type": "output port"}, {"id": 13, "content": "out3", "type": "output port"}, {"id": 14, "content": "out4", "type": "output port"}, {"id": 15, "content": "out5", "type": "output port"}, {"id": 16, "content": "out6", "type": "output port"}, {"id": 17, "content": "out7", "type": "output port"}, {"id": 18, "content": "pe0", "type": "submodule"}, {"id": 19, "content": "pe1", "type": "submodule"}, {"id": 20, "content": "pe2", "type": "submodule"}, {"id": 21, "content": "pe3", "type": "submodule"}, {"id": 22, "content": "pe4", "type": "submodule"}, {"id": 23, "content": "pe5", "type": "submodule"}, {"id": 24, "content": "pe6", "type": "submodule"}, {"id": 25, "content": "pe7", "type": "submodule"}], "connectivity": [[0, 1, 2, 18, 0, 1, 3, 4, 0, 1, 19, 20, 5, 0, 1, 6, 0, 1, 21, 22, 0, 7, 1, 1, 0, 8, 23, 0, 1, 24, 9, 18, 19, 20, 21, 22, 23, 24, 25], [18, 18, 18, 19, 19, 19, 19, 20, 20, 20, 20, 21, 21, 21, 21, 22, 22, 22, 22, 23, 23, 23, 23, 24, 24, 24, 24, 25, 25, 25, 25, 10, 11, 12, 13, 14, 15, 16, 17]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "data_in", "type": "input port"}, {"id": 1, "content": "shift_ctrl", "type": "input port"}, {"id": 2, "content": "enable", "type": "input port"}, {"id": 3, "content": "data_out", "type": "output port"}, {"id": 4, "content": "su0", "type": "submodule"}, {"id": 5, "content": "su1", "type": "submodule"}, {"id": 6, "content": "su2", "type": "submodule"}, {"id": 7, "content": "su3", "type": "submodule"}], "connectivity": [[2, 0, 1, 2, 4, 1, 5, 2, 1, 2, 6, 1, 7], [4, 4, 4, 5, 5, 5, 6, 6, 6, 7, 7, 7, 3]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "a", "type": "input port"}, {"id": 1, "content": "b", "type": "input port"}, {"id": 2, "content": "cin", "type": "input port"}, {"id": 3, "content": "sum", "type": "output port"}, {"id": 4, "content": "cout", "type": "output port"}], "connectivity": [[0, 1, 2, 0, 1, 2], [3, 3, 3, 4, 4, 4]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "rst", "type": "input port"}, {"id": 2, "content": "vector", "type": "input port"}, {"id": 3, "content": "matrix", "type": "input port"}, {"id": 4, "content": "result", "type": "output port"}, {"id": 5, "content": "pe0", "type": "submodule"}, {"id": 6, "content": "pe1", "type": "submodule"}, {"id": 7, "content": "pe2", "type": "submodule"}, {"id": 8, "content": "pe3", "type": "submodule"}], "connectivity": [[3, 0, 1, 2, 3, 0, 1, 2, 2, 0, 1, 3, 3, 0, 1, 2, 5, 7, 8, 6], [5, 5, 5, 5, 6, 6, 6, 6, 7, 7, 7, 7, 8, 8, 8, 8, 4, 4, 4, 4]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "in", "type": "input port"}, {"id": 1, "content": "shift_amt", "type": "input port"}, {"id": 2, "content": "direction", "type": "input port"}, {"id": 3, "content": "out", "type": "output port"}], "connectivity": [[0, 1], [3, 3]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "rst", "type": "input port"}, {"id": 2, "content": "v", "type": "input port"}, {"id": 3, "content": "m0", "type": "input port"}, {"id": 4, "content": "m1", "type": "input port"}, {"id": 5, "content": "m2", "type": "input port"}, {"id": 6, "content": "m3", "type": "input port"}, {"id": 7, "content": "p", "type": "output port"}, {"id": 8, "content": "pe0", "type": "submodule"}, {"id": 9, "content": "pe1", "type": "submodule"}, {"id": 10, "content": "pe2", "type": "submodule"}, {"id": 11, "content": "pe3", "type": "submodule"}], "connectivity": [[0, 1, 3, 2, 4, 0, 1, 2, 1, 0, 5, 2, 0, 1, 6, 2, 11, 9, 8, 10], [8, 8, 8, 8, 9, 9, 9, 9, 10, 10, 10, 10, 11, 11, 11, 11, 7, 7, 7, 7]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "A", "type": "input port"}, {"id": 1, "content": "B", "type": "input port"}, {"id": 2, "content": "D", "type": "output port"}, {"id": 3, "content": "B_out", "type": "output port"}, {"id": 4, "content": "sub_lower", "type": "submodule"}, {"id": 5, "content": "sub_upper", "type": "submodule"}], "connectivity": [[0, 1, 1, 0, 5, 4, 5], [4, 4, 5, 5, 2, 2, 3]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "rst_n", "type": "input port"}, {"id": 2, "content": "data_in", "type": "input port"}, {"id": 3, "content": "valid_in", "type": "input port"}, {"id": 4, "content": "valid_out", "type": "output port"}, {"id": 5, "content": "data_out", "type": "output port"}, {"id": 6, "content": "u_shift_register", "type": "submodule"}, {"id": 7, "content": "u_data_accumulator", "type": "submodule"}, {"id": 8, "content": "u_valid_output", "type": "submodule"}], "connectivity": [[1, 2, 3, 0, 1, 0, 6, 1, 0, 3, 8, 7], [6, 6, 6, 6, 7, 7, 7, 8, 8, 8, 4, 5]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "rst_n", "type": "input port"}, {"id": 2, "content": "data_in", "type": "input port"}, {"id": 3, "content": "enable", "type": "input port"}, {"id": 4, "content": "shift_dir", "type": "input port"}, {"id": 5, "content": "overflow", "type": "output port"}, {"id": 6, "content": "data_out", "type": "output port"}, {"id": 7, "content": "u_accumulator", "type": "submodule"}, {"id": 8, "content": "u_shifter", "type": "submodule"}], "connectivity": [[1, 3, 2, 0, 4, 1, 0, 7, 7, 8], [7, 7, 7, 7, 8, 8, 8, 8, 5, 6]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "A", "type": "input port"}, {"id": 1, "content": "B", "type": "input port"}, {"id": 2, "content": "Sum", "type": "output port"}, {"id": 3, "content": "Carry_out", "type": "output port"}, {"id": 4, "content": "KS1", "type": "submodule"}, {"id": 5, "content": "KS2", "type": "submodule"}, {"id": 6, "content": "KS3", "type": "submodule"}], "connectivity": [[0, 1, 1, 4, 0, 0, 1, 5, 6, 4, 5, 6], [4, 4, 5, 5, 5, 6, 6, 6, 2, 2, 2, 3]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "rst_n", "type": "input port"}, {"id": 2, "content": "a", "type": "input port"}, {"id": 3, "content": "b", "type": "input port"}, {"id": 4, "content": "result", "type": "output port"}, {"id": 5, "content": "overflow", "type": "output port"}, {"id": 6, "content": "u_multiplier", "type": "submodule"}, {"id": 7, "content": "u_overflow_detection", "type": "submodule"}], "connectivity": [[2, 3, 6, 6, 7], [6, 6, 7, 4, 5]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "rst_n", "type": "input port"}, {"id": 2, "content": "data_a", "type": "input port"}, {"id": 3, "content": "data_b", "type": "input port"}, {"id": 4, "content": "valid_in", "type": "input port"}, {"id": 5, "content": "valid_out", "type": "output port"}, {"id": 6, "content": "data_out", "type": "output port"}, {"id": 7, "content": "u_multiplier", "type": "submodule"}, {"id": 8, "content": "u_accumulator", "type": "submodule"}, {"id": 9, "content": "u_valid_output", "type": "submodule"}], "connectivity": [[2, 3, 1, 0, 7, 4, 1, 0, 4, 9, 8], [7, 7, 8, 8, 8, 8, 9, 9, 9, 5, 6]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "rst", "type": "input port"}, {"id": 2, "content": "v", "type": "input port"}, {"id": 3, "content": "m0", "type": "input port"}, {"id": 4, "content": "m1", "type": "input port"}, {"id": 5, "content": "m2", "type": "input port"}, {"id": 6, "content": "m3", "type": "input port"}, {"id": 7, "content": "p", "type": "output port"}, {"id": 8, "content": "pe0", "type": "submodule"}, {"id": 9, "content": "pe1", "type": "submodule"}, {"id": 10, "content": "pe2", "type": "submodule"}, {"id": 11, "content": "pe3", "type": "submodule"}], "connectivity": [[0, 1, 3, 2, 4, 0, 1, 2, 1, 0, 5, 2, 0, 1, 6, 2, 9, 8, 11, 10], [8, 8, 8, 8, 9, 9, 9, 9, 10, 10, 10, 10, 11, 11, 11, 11, 7, 7, 7, 7]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "rst", "type": "input port"}, {"id": 2, "content": "opcode", "type": "input port"}, {"id": 3, "content": "zero_flag", "type": "input port"}, {"id": 4, "content": "sign_flag", "type": "input port"}, {"id": 5, "content": "branch_taken", "type": "output port"}, {"id": 6, "content": "logic_unit", "type": "submodule"}], "connectivity": [[2, 3, 4, 6], [6, 6, 6, 5]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "instruction", "type": "input port"}, {"id": 1, "content": "imm_val", "type": "output port"}, {"id": 2, "content": "valid", "type": "output port"}, {"id": 3, "content": "i_decoder", "type": "submodule"}, {"id": 4, "content": "s_decoder", "type": "submodule"}, {"id": 5, "content": "b_decoder", "type": "submodule"}], "connectivity": [[0, 0, 0, 4, 3, 5, 4, 3, 5], [3, 4, 5, 1, 1, 1, 2, 2, 2]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "A", "type": "input port"}, {"id": 1, "content": "B", "type": "input port"}, {"id": 2, "content": "D", "type": "output port"}, {"id": 3, "content": "B_out", "type": "output port"}, {"id": 4, "content": "sub_lower", "type": "submodule"}, {"id": 5, "content": "sub_higher", "type": "submodule"}], "connectivity": [[0, 1, 1, 0, 5, 4, 5], [4, 4, 5, 5, 2, 2, 3]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "rst", "type": "input port"}, {"id": 2, "content": "a", "type": "input port"}, {"id": 3, "content": "b", "type": "input port"}, {"id": 4, "content": "c", "type": "output port"}, {"id": 5, "content": "pe0", "type": "submodule"}, {"id": 6, "content": "pe1", "type": "submodule"}, {"id": 7, "content": "pe2", "type": "submodule"}, {"id": 8, "content": "pe3", "type": "submodule"}], "connectivity": [[2, 0, 1, 3, 2, 1, 3, 0, 2, 1, 3, 0, 2, 1, 3, 0, 6, 5, 7, 8], [5, 5, 5, 5, 6, 6, 6, 6, 7, 7, 7, 7, 8, 8, 8, 8, 4, 4, 4, 4]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "rst_n", "type": "input port"}, {"id": 2, "content": "enable", "type": "input port"}, {"id": 3, "content": "data_a", "type": "input port"}, {"id": 4, "content": "data_b", "type": "input port"}, {"id": 5, "content": "overflow", "type": "output port"}, {"id": 6, "content": "result", "type": "output port"}, {"id": 7, "content": "u_multiplier", "type": "submodule"}, {"id": 8, "content": "u_accumulator", "type": "submodule"}], "connectivity": [[3, 4, 2, 1, 7, 0, 8, 8, 8], [7, 7, 8, 8, 8, 8, 8, 5, 6]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "A", "type": "input port"}, {"id": 1, "content": "B", "type": "input port"}, {"id": 2, "content": "D", "type": "output port"}, {"id": 3, "content": "Ovfl", "type": "output port"}, {"id": 4, "content": "sub_inst", "type": "submodule"}, {"id": 5, "content": "ovfl_inst", "type": "submodule"}], "connectivity": [[0, 1, 0, 1, 4, 4, 5], [4, 4, 5, 5, 5, 2, 3]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "rst", "type": "input port"}, {"id": 2, "content": "instr", "type": "input port"}, {"id": 3, "content": "opcode", "type": "output port"}, {"id": 4, "content": "rd", "type": "output port"}, {"id": 5, "content": "rs1", "type": "output port"}, {"id": 6, "content": "rs2", "type": "output port"}, {"id": 7, "content": "imm", "type": "output port"}, {"id": 8, "content": "imm_ext", "type": "submodule"}], "connectivity": [[2, 2, 2, 2, 2, 8], [8, 3, 4, 5, 6, 7]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "a", "type": "input port"}, {"id": 1, "content": "b", "type": "input port"}, {"id": 2, "content": "cin", "type": "input port"}, {"id": 3, "content": "sum", "type": "output port"}, {"id": 4, "content": "cout", "type": "output port"}], "connectivity": [[0, 1, 2, 0, 1, 2], [3, 3, 3, 4, 4, 4]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "rst_n", "type": "input port"}, {"id": 2, "content": "clk_div", "type": "output port"}, {"id": 3, "content": "counter", "type": "submodule"}, {"id": 4, "content": "toggler", "type": "submodule"}], "connectivity": [[1, 0, 1, 3, 4], [3, 3, 4, 4, 2]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "rst", "type": "input port"}, {"id": 2, "content": "branch_type", "type": "input port"}, {"id": 3, "content": "flag_zero", "type": "input port"}, {"id": 4, "content": "current_address", "type": "input port"}, {"id": 5, "content": "target_address", "type": "input port"}, {"id": 6, "content": "branch_taken", "type": "output port"}, {"id": 7, "content": "bd", "type": "submodule"}], "connectivity": [[2, 3, 7], [7, 7, 6]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "A", "type": "input port"}, {"id": 1, "content": "B", "type": "input port"}, {"id": 2, "content": "cin", "type": "input port"}, {"id": 3, "content": "S", "type": "output port"}, {"id": 4, "content": "cout", "type": "output port"}, {"id": 5, "content": "FA0", "type": "submodule"}, {"id": 6, "content": "FA1", "type": "submodule"}, {"id": 7, "content": "FA2", "type": "submodule"}, {"id": 8, "content": "FA3", "type": "submodule"}, {"id": 9, "content": "FA4", "type": "submodule"}, {"id": 10, "content": "FA5", "type": "submodule"}, {"id": 11, "content": "FA6", "type": "submodule"}, {"id": 12, "content": "FA7", "type": "submodule"}], "connectivity": [[0, 1, 2, 1, 5, 0, 0, 6, 1, 0, 1, 7, 1, 8, 0, 0, 1, 9, 0, 1, 10, 1, 11, 0, 11, 10, 9, 5, 6, 8, 12, 7, 12], [5, 5, 5, 6, 6, 6, 7, 7, 7, 8, 8, 8, 9, 9, 9, 10, 10, 10, 11, 11, 11, 12, 12, 12, 3, 3, 3, 3, 3, 3, 3, 3, 4]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "rst", "type": "input port"}, {"id": 2, "content": "shift_ctrl", "type": "input port"}, {"id": 3, "content": "data_in", "type": "input port"}, {"id": 4, "content": "data_out", "type": "output port"}, {"id": 5, "content": "hold_inst", "type": "submodule"}, {"id": 6, "content": "shift_left_inst", "type": "submodule"}, {"id": 7, "content": "shift_right_inst", "type": "submodule"}], "connectivity": [[3, 1, 0, 3, 1, 0, 3, 1, 0, 7, 6, 5, 2], [5, 5, 5, 6, 6, 6, 7, 7, 7, 4, 4, 4, 4]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "rst", "type": "input port"}, {"id": 2, "content": "a0", "type": "input port"}, {"id": 3, "content": "a1", "type": "input port"}, {"id": 4, "content": "a2", "type": "input port"}, {"id": 5, "content": "a3", "type": "input port"}, {"id": 6, "content": "b0", "type": "input port"}, {"id": 7, "content": "c0", "type": "output port"}, {"id": 8, "content": "c1", "type": "output port"}, {"id": 9, "content": "c2", "type": "output port"}, {"id": 10, "content": "c3", "type": "output port"}, {"id": 11, "content": "pe0", "type": "submodule"}, {"id": 12, "content": "pe1", "type": "submodule"}, {"id": 13, "content": "pe2", "type": "submodule"}, {"id": 14, "content": "pe3", "type": "submodule"}], "connectivity": [[6, 2, 1, 0, 6, 3, 1, 0, 6, 1, 4, 0, 5, 6, 1, 0, 11, 12, 13, 14], [11, 11, 11, 11, 12, 12, 12, 12, 13, 13, 13, 13, 14, 14, 14, 14, 7, 8, 9, 10]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "rst", "type": "input port"}, {"id": 2, "content": "a0", "type": "input port"}, {"id": 3, "content": "a1", "type": "input port"}, {"id": 4, "content": "a2", "type": "input port"}, {"id": 5, "content": "a3", "type": "input port"}, {"id": 6, "content": "b0", "type": "input port"}, {"id": 7, "content": "b1", "type": "input port"}, {"id": 8, "content": "b2", "type": "input port"}, {"id": 9, "content": "b3", "type": "input port"}, {"id": 10, "content": "p0", "type": "output port"}, {"id": 11, "content": "p1", "type": "output port"}, {"id": 12, "content": "p2", "type": "output port"}, {"id": 13, "content": "p3", "type": "output port"}, {"id": 14, "content": "pe0", "type": "submodule"}, {"id": 15, "content": "pe1", "type": "submodule"}, {"id": 16, "content": "pe2", "type": "submodule"}, {"id": 17, "content": "pe3", "type": "submodule"}], "connectivity": [[3, 1, 2, 0, 6, 8, 3, 1, 9, 2, 0, 7, 1, 4, 0, 6, 5, 8, 1, 4, 9, 0, 5, 7, 15, 14, 15, 14, 17, 16, 17, 16], [14, 14, 14, 14, 14, 14, 15, 15, 15, 15, 15, 15, 16, 16, 16, 16, 16, 16, 17, 17, 17, 17, 17, 17, 10, 10, 11, 11, 12, 12, 13, 13]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "rst", "type": "input port"}, {"id": 2, "content": "a00", "type": "input port"}, {"id": 3, "content": "a01", "type": "input port"}, {"id": 4, "content": "a10", "type": "input port"}, {"id": 5, "content": "a11", "type": "input port"}, {"id": 6, "content": "b00", "type": "input port"}, {"id": 7, "content": "b01", "type": "input port"}, {"id": 8, "content": "b10", "type": "input port"}, {"id": 9, "content": "b11", "type": "input port"}, {"id": 10, "content": "c00", "type": "output port"}, {"id": 11, "content": "c01", "type": "output port"}, {"id": 12, "content": "c10", "type": "output port"}, {"id": 13, "content": "c11", "type": "output port"}, {"id": 14, "content": "pe00", "type": "submodule"}, {"id": 15, "content": "pe01", "type": "submodule"}, {"id": 16, "content": "pe10", "type": "submodule"}, {"id": 17, "content": "pe11", "type": "submodule"}], "connectivity": [[0, 1, 6, 2, 3, 0, 1, 7, 4, 0, 1, 8, 9, 0, 1, 5, 14, 15, 16, 17], [14, 14, 14, 14, 15, 15, 15, 15, 16, 16, 16, 16, 17, 17, 17, 17, 10, 11, 12, 13]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "rst", "type": "input port"}, {"id": 2, "content": "vector", "type": "input port"}, {"id": 3, "content": "scalar", "type": "input port"}, {"id": 4, "content": "result", "type": "output port"}, {"id": 5, "content": "pe0", "type": "submodule"}, {"id": 6, "content": "pe1", "type": "submodule"}, {"id": 7, "content": "pe2", "type": "submodule"}, {"id": 8, "content": "pe3", "type": "submodule"}, {"id": 9, "content": "pe4", "type": "submodule"}, {"id": 10, "content": "pe5", "type": "submodule"}, {"id": 11, "content": "pe6", "type": "submodule"}, {"id": 12, "content": "pe7", "type": "submodule"}], "connectivity": [[0, 1, 3, 2, 1, 0, 5, 3, 2, 1, 0, 6, 3, 2, 1, 0, 3, 7, 2, 1, 0, 3, 2, 8, 1, 0, 9, 3, 2, 1, 0, 3, 2, 10, 1, 0, 3, 2, 11, 12], [5, 5, 5, 5, 6, 6, 6, 6, 6, 7, 7, 7, 7, 7, 8, 8, 8, 8, 8, 9, 9, 9, 9, 9, 10, 10, 10, 10, 10, 11, 11, 11, 11, 11, 12, 12, 12, 12, 12, 4]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "inst", "type": "input port"}, {"id": 2, "content": "opcode", "type": "input port"}, {"id": 3, "content": "imm_val", "type": "output port"}, {"id": 4, "content": "i_extract", "type": "submodule"}, {"id": 5, "content": "s_extract", "type": "submodule"}, {"id": 6, "content": "b_extract", "type": "submodule"}], "connectivity": [[1, 0, 1, 0, 1, 0, 2, 4, 5, 6], [4, 4, 5, 5, 6, 6, 3, 3, 3, 3]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "instr", "type": "input port"}, {"id": 1, "content": "opcode", "type": "output port"}, {"id": 2, "content": "rd", "type": "output port"}, {"id": 3, "content": "funct3", "type": "output port"}, {"id": 4, "content": "rs1", "type": "output port"}, {"id": 5, "content": "rs2", "type": "output port"}, {"id": 6, "content": "imm", "type": "output port"}], "connectivity": [[0, 0, 0, 0, 0, 0], [1, 2, 3, 4, 5, 6]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "A", "type": "input port"}, {"id": 1, "content": "B", "type": "input port"}, {"id": 2, "content": "D", "type": "output port"}, {"id": 3, "content": "B_out", "type": "output port"}, {"id": 4, "content": "U0", "type": "submodule"}, {"id": 5, "content": "U1", "type": "submodule"}, {"id": 6, "content": "U2", "type": "submodule"}, {"id": 7, "content": "U3", "type": "submodule"}], "connectivity": [[1, 0, 1, 4, 0, 0, 1, 5, 0, 1, 6, 4, 6, 5, 7, 7], [4, 4, 5, 5, 5, 6, 6, 6, 7, 7, 7, 2, 2, 2, 2, 3]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "rst_n", "type": "input port"}, {"id": 2, "content": "data_in", "type": "input port"}, {"id": 3, "content": "valid_in", "type": "input port"}, {"id": 4, "content": "valid_out", "type": "output port"}, {"id": 5, "content": "data_out", "type": "output port"}, {"id": 6, "content": "u_weight_manager", "type": "submodule"}, {"id": 7, "content": "u_weighted_data_accumulator", "type": "submodule"}, {"id": 8, "content": "u_valid_output", "type": "submodule"}], "connectivity": [[1, 0, 6, 3, 1, 0, 6, 3, 2, 1, 0, 6, 3, 8, 7], [6, 6, 6, 6, 7, 7, 7, 7, 7, 8, 8, 8, 8, 4, 5]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "data_in", "type": "input port"}, {"id": 1, "content": "shift_amt", "type": "input port"}, {"id": 2, "content": "shift_dir", "type": "input port"}, {"id": 3, "content": "data_out", "type": "output port"}, {"id": 4, "content": "left_shifter", "type": "submodule"}, {"id": 5, "content": "right_shifter", "type": "submodule"}], "connectivity": [[0, 1, 0, 1, 2, 4, 5], [4, 4, 5, 5, 3, 3, 3]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "rst", "type": "input port"}, {"id": 2, "content": "instruction", "type": "input port"}, {"id": 3, "content": "opcode", "type": "output port"}, {"id": 4, "content": "rd", "type": "output port"}, {"id": 5, "content": "funct3", "type": "output port"}, {"id": 6, "content": "rs1", "type": "output port"}, {"id": 7, "content": "rs2", "type": "output port"}, {"id": 8, "content": "funct7", "type": "output port"}, {"id": 9, "content": "imm", "type": "output port"}], "connectivity": [[2, 2, 2, 2, 2, 2, 2], [3, 4, 5, 6, 7, 8, 9]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "A", "type": "input port"}, {"id": 1, "content": "B", "type": "input port"}, {"id": 2, "content": "Diff", "type": "output port"}, {"id": 3, "content": "Borrow_out", "type": "output port"}, {"id": 4, "content": "sub_lower", "type": "submodule"}, {"id": 5, "content": "sub_upper", "type": "submodule"}], "connectivity": [[0, 1, 1, 0, 5, 4, 5], [4, 4, 5, 5, 2, 2, 3]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "rst_n", "type": "input port"}, {"id": 2, "content": "op_in", "type": "input port"}, {"id": 3, "content": "add_sub", "type": "input port"}, {"id": 4, "content": "valid_in", "type": "input port"}, {"id": 5, "content": "valid_out", "type": "output port"}, {"id": 6, "content": "acc_out", "type": "output port"}, {"id": 7, "content": "u_control_logic", "type": "submodule"}, {"id": 8, "content": "u_arithmetic_unit", "type": "submodule"}, {"id": 9, "content": "u_accumulator_register", "type": "submodule"}], "connectivity": [[1, 0, 3, 4, 1, 0, 3, 2, 1, 7, 0, 8, 7, 9], [7, 7, 7, 7, 8, 8, 8, 8, 9, 9, 9, 9, 5, 6]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "a", "type": "input port"}, {"id": 1, "content": "b", "type": "input port"}, {"id": 2, "content": "cin", "type": "input port"}, {"id": 3, "content": "sum", "type": "output port"}, {"id": 4, "content": "cout", "type": "output port"}, {"id": 5, "content": "cla_lower", "type": "submodule"}, {"id": 6, "content": "cla_upper", "type": "submodule"}], "connectivity": [[0, 1, 2, 0, 5, 1, 6, 5, 6], [5, 5, 5, 6, 6, 6, 3, 3, 4]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "A", "type": "input port"}, {"id": 1, "content": "B", "type": "input port"}, {"id": 2, "content": "Cin", "type": "input port"}, {"id": 3, "content": "S", "type": "output port"}, {"id": 4, "content": "Cout", "type": "output port"}, {"id": 5, "content": "adder0", "type": "submodule"}, {"id": 6, "content": "adder1", "type": "submodule"}, {"id": 7, "content": "adder2", "type": "submodule"}, {"id": 8, "content": "adder3", "type": "submodule"}, {"id": 9, "content": "adder4", "type": "submodule"}, {"id": 10, "content": "adder5", "type": "submodule"}, {"id": 11, "content": "adder6", "type": "submodule"}, {"id": 12, "content": "adder7", "type": "submodule"}], "connectivity": [[0, 1, 2, 1, 5, 0, 0, 6, 1, 0, 7, 1, 1, 8, 0, 0, 1, 9, 0, 10, 1, 1, 11, 0, 11, 5, 6, 8, 10, 9, 7, 12, 12], [5, 5, 5, 6, 6, 6, 7, 7, 7, 8, 8, 8, 9, 9, 9, 10, 10, 10, 11, 11, 11, 12, 12, 12, 3, 3, 3, 3, 3, 3, 3, 3, 4]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "rst_n", "type": "input port"}, {"id": 2, "content": "instruction", "type": "input port"}, {"id": 3, "content": "branch_type", "type": "output port"}, {"id": 4, "content": "branch_taken", "type": "output port"}, {"id": 5, "content": "decoder", "type": "submodule"}, {"id": 6, "content": "evaluator", "type": "submodule"}], "connectivity": [[2, 1, 5, 0, 5, 6], [5, 6, 6, 6, 3, 4]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "data_in", "type": "input port"}, {"id": 1, "content": "shift_amt", "type": "input port"}, {"id": 2, "content": "shift_dir", "type": "input port"}, {"id": 3, "content": "data_out", "type": "output port"}], "connectivity": [[2, 0, 1], [3, 3, 3]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "A", "type": "input port"}, {"id": 1, "content": "B", "type": "input port"}, {"id": 2, "content": "Result", "type": "output port"}, {"id": 3, "content": "Borrow_out", "type": "output port"}, {"id": 4, "content": "S1", "type": "submodule"}, {"id": 5, "content": "S2", "type": "submodule"}, {"id": 6, "content": "S3", "type": "submodule"}, {"id": 7, "content": "S4", "type": "submodule"}, {"id": 8, "content": "S5", "type": "submodule"}, {"id": 9, "content": "S6", "type": "submodule"}, {"id": 10, "content": "S7", "type": "submodule"}, {"id": 11, "content": "S8", "type": "submodule"}], "connectivity": [[1, 0, 1, 4, 0, 0, 1, 5, 0, 1, 6, 0, 7, 1, 0, 8, 1, 1, 9, 0, 1, 10, 0, 6, 9, 5, 7, 10, 11, 8, 4, 11], [4, 4, 5, 5, 5, 6, 6, 6, 7, 7, 7, 8, 8, 8, 9, 9, 9, 10, 10, 10, 11, 11, 11, 2, 2, 2, 2, 2, 2, 2, 2, 3]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "data_in", "type": "input port"}, {"id": 1, "content": "shift_val", "type": "input port"}, {"id": 2, "content": "data_out", "type": "output port"}, {"id": 3, "content": "mux_instance", "type": "submodule"}], "connectivity": [[1, 0, 3], [3, 3, 2]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "rst", "type": "input port"}, {"id": 2, "content": "a", "type": "input port"}, {"id": 3, "content": "init_val", "type": "input port"}, {"id": 4, "content": "result", "type": "output port"}, {"id": 5, "content": "ae0", "type": "submodule"}, {"id": 6, "content": "ae1", "type": "submodule"}, {"id": 7, "content": "ae2", "type": "submodule"}, {"id": 8, "content": "ae3", "type": "submodule"}, {"id": 9, "content": "ae4", "type": "submodule"}, {"id": 10, "content": "ae5", "type": "submodule"}, {"id": 11, "content": "ae6", "type": "submodule"}, {"id": 12, "content": "ae7", "type": "submodule"}], "connectivity": [[2, 0, 1, 3, 2, 0, 1, 5, 6, 2, 0, 1, 2, 0, 1, 7, 2, 0, 1, 8, 2, 0, 1, 9, 10, 2, 0, 1, 2, 0, 1, 11, 12], [5, 5, 5, 5, 6, 6, 6, 6, 7, 7, 7, 7, 8, 8, 8, 8, 9, 9, 9, 9, 10, 10, 10, 10, 11, 11, 11, 11, 12, 12, 12, 12, 4]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "data", "type": "input port"}, {"id": 1, "content": "ctrl", "type": "input port"}, {"id": 2, "content": "result", "type": "output port"}, {"id": 3, "content": "left_shift", "type": "submodule"}, {"id": 4, "content": "right_shift", "type": "submodule"}], "connectivity": [[1, 0, 1, 0, 4, 3, 1], [3, 3, 4, 4, 2, 2, 2]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "instruction", "type": "input port"}, {"id": 1, "content": "opcode", "type": "output port"}, {"id": 2, "content": "funct3", "type": "output port"}, {"id": 3, "content": "funct7", "type": "output port"}, {"id": 4, "content": "rd", "type": "output port"}, {"id": 5, "content": "rs1", "type": "output port"}, {"id": 6, "content": "rs2", "type": "output port"}, {"id": 7, "content": "imm", "type": "output port"}], "connectivity": [[0, 0, 0, 0, 0, 0, 0], [1, 2, 3, 4, 5, 6, 7]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "data_in", "type": "input port"}, {"id": 1, "content": "shift_ctrl", "type": "input port"}, {"id": 2, "content": "load", "type": "input port"}, {"id": 3, "content": "data_out", "type": "output port"}], "connectivity": [[0], [3]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "a", "type": "input port"}, {"id": 1, "content": "b", "type": "input port"}, {"id": 2, "content": "cin", "type": "input port"}, {"id": 3, "content": "sum", "type": "output port"}, {"id": 4, "content": "cout", "type": "output port"}, {"id": 5, "content": "pt", "type": "submodule"}], "connectivity": [[0, 1, 2, 0, 5, 1, 5], [5, 5, 5, 3, 3, 3, 4]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "rst", "type": "input port"}, {"id": 2, "content": "opcode", "type": "input port"}, {"id": 3, "content": "instruction", "type": "input port"}, {"id": 4, "content": "processed_instruction", "type": "output port"}, {"id": 5, "content": "decoder", "type": "submodule"}], "connectivity": [[2, 3], [5, 4]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "data", "type": "input port"}, {"id": 1, "content": "shift_val", "type": "input port"}, {"id": 2, "content": "result", "type": "output port"}, {"id": 3, "content": "ls", "type": "submodule"}, {"id": 4, "content": "rs", "type": "submodule"}], "connectivity": [[1, 0, 1, 0, 4, 3, 1], [3, 3, 4, 4, 2, 2, 2]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "rst", "type": "input port"}, {"id": 2, "content": "func", "type": "input port"}, {"id": 3, "content": "opcode", "type": "input port"}, {"id": 4, "content": "alu_op", "type": "output port"}, {"id": 5, "content": "decoder", "type": "submodule"}], "connectivity": [[3, 2, 5], [5, 5, 4]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "A", "type": "input port"}, {"id": 1, "content": "B", "type": "input port"}, {"id": 2, "content": "D", "type": "output port"}, {"id": 3, "content": "B_out", "type": "output port"}, {"id": 4, "content": "sub1", "type": "submodule"}, {"id": 5, "content": "sub2", "type": "submodule"}, {"id": 6, "content": "sub3", "type": "submodule"}, {"id": 7, "content": "sub4", "type": "submodule"}], "connectivity": [[0, 1, 1, 4, 0, 0, 1, 5, 0, 1, 6, 4, 6, 5, 7, 7], [4, 4, 5, 5, 5, 6, 6, 6, 7, 7, 7, 2, 2, 2, 2, 3]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "A", "type": "input port"}, {"id": 1, "content": "B", "type": "input port"}, {"id": 2, "content": "D", "type": "output port"}, {"id": 3, "content": "B_out", "type": "output port"}, {"id": 4, "content": "FS0", "type": "submodule"}, {"id": 5, "content": "FS1", "type": "submodule"}, {"id": 6, "content": "FS2", "type": "submodule"}, {"id": 7, "content": "FS3", "type": "submodule"}, {"id": 8, "content": "FS4", "type": "submodule"}, {"id": 9, "content": "FS5", "type": "submodule"}, {"id": 10, "content": "FS6", "type": "submodule"}, {"id": 11, "content": "FS7", "type": "submodule"}, {"id": 12, "content": "FS8", "type": "submodule"}, {"id": 13, "content": "FS9", "type": "submodule"}, {"id": 14, "content": "FS10", "type": "submodule"}, {"id": 15, "content": "FS11", "type": "submodule"}, {"id": 16, "content": "FS12", "type": "submodule"}, {"id": 17, "content": "FS13", "type": "submodule"}, {"id": 18, "content": "FS14", "type": "submodule"}, {"id": 19, "content": "FS15", "type": "submodule"}], "connectivity": [[1, 0, 1, 4, 0, 1, 5, 0, 1, 6, 0, 0, 7, 1, 0, 1, 8, 1, 9, 0, 0, 1, 10, 1, 11, 0, 1, 12, 0, 1, 13, 0, 0, 14, 1, 1, 15, 0, 1, 16, 0, 1, 17, 0, 1, 18, 0, 16, 18, 10, 19, 4, 7, 14, 5, 9, 17, 11, 8, 12, 15, 6, 13, 19], [4, 4, 5, 5, 5, 6, 6, 6, 7, 7, 7, 8, 8, 8, 9, 9, 9, 10, 10, 10, 11, 11, 11, 12, 12, 12, 13, 13, 13, 14, 14, 14, 15, 15, 15, 16, 16, 16, 17, 17, 17, 18, 18, 18, 19, 19, 19, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 3]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "rst", "type": "input port"}, {"id": 2, "content": "a0", "type": "input port"}, {"id": 3, "content": "b0", "type": "input port"}, {"id": 4, "content": "c0", "type": "output port"}, {"id": 5, "content": "pe0", "type": "submodule"}, {"id": 6, "content": "pe1", "type": "submodule"}, {"id": 7, "content": "pe2", "type": "submodule"}, {"id": 8, "content": "pe3", "type": "submodule"}], "connectivity": [[3, 2, 1, 0, 3, 2, 1, 0, 2, 3, 1, 0, 2, 3, 1, 0, 8], [5, 5, 5, 5, 6, 6, 6, 6, 7, 7, 7, 7, 8, 8, 8, 8, 4]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "rst", "type": "input port"}, {"id": 2, "content": "a", "type": "input port"}, {"id": 3, "content": "b", "type": "input port"}, {"id": 4, "content": "result", "type": "output port"}, {"id": 5, "content": "pe0", "type": "submodule"}, {"id": 6, "content": "pe1", "type": "submodule"}, {"id": 7, "content": "pe2", "type": "submodule"}, {"id": 8, "content": "pe3", "type": "submodule"}], "connectivity": [[2, 3, 2, 3, 2, 3, 2, 3, 6, 8, 5, 7], [5, 5, 6, 6, 7, 7, 8, 8, 4, 4, 4, 4]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "rst", "type": "input port"}, {"id": 2, "content": "a0", "type": "input port"}, {"id": 3, "content": "a1", "type": "input port"}, {"id": 4, "content": "a2", "type": "input port"}, {"id": 5, "content": "a3", "type": "input port"}, {"id": 6, "content": "b0", "type": "input port"}, {"id": 7, "content": "c0", "type": "output port"}, {"id": 8, "content": "c1", "type": "output port"}, {"id": 9, "content": "c2", "type": "output port"}, {"id": 10, "content": "c3", "type": "output port"}, {"id": 11, "content": "pe0", "type": "submodule"}, {"id": 12, "content": "pe1", "type": "submodule"}, {"id": 13, "content": "pe2", "type": "submodule"}, {"id": 14, "content": "pe3", "type": "submodule"}], "connectivity": [[6, 2, 1, 0, 6, 3, 1, 0, 6, 1, 4, 0, 5, 6, 1, 0, 11, 12, 13, 14], [11, 11, 11, 11, 12, 12, 12, 12, 13, 13, 13, 13, 14, 14, 14, 14, 7, 8, 9, 10]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "rst", "type": "input port"}, {"id": 2, "content": "data_in", "type": "input port"}, {"id": 3, "content": "data_out", "type": "output port"}, {"id": 4, "content": "pe0", "type": "submodule"}, {"id": 5, "content": "pe1", "type": "submodule"}, {"id": 6, "content": "pe2", "type": "submodule"}, {"id": 7, "content": "pe3", "type": "submodule"}], "connectivity": [[2, 1, 0, 4, 0, 1, 0, 1, 5, 6, 0, 1, 7], [4, 4, 4, 5, 5, 5, 6, 6, 6, 7, 7, 7, 3]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "A", "type": "input port"}, {"id": 1, "content": "B", "type": "input port"}, {"id": 2, "content": "D", "type": "output port"}, {"id": 3, "content": "B_out", "type": "output port"}, {"id": 4, "content": "nibble0", "type": "submodule"}, {"id": 5, "content": "nibble1", "type": "submodule"}, {"id": 6, "content": "nibble2", "type": "submodule"}, {"id": 7, "content": "nibble3", "type": "submodule"}], "connectivity": [[1, 0, 1, 4, 0, 0, 1, 5, 0, 1, 6, 6, 4, 7, 5, 7], [4, 4, 5, 5, 5, 6, 6, 6, 7, 7, 7, 2, 2, 2, 2, 3]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "A", "type": "input port"}, {"id": 1, "content": "B", "type": "input port"}, {"id": 2, "content": "D", "type": "output port"}, {"id": 3, "content": "B_out", "type": "output port"}, {"id": 4, "content": "sub0", "type": "submodule"}, {"id": 5, "content": "sub1", "type": "submodule"}, {"id": 6, "content": "sub2", "type": "submodule"}, {"id": 7, "content": "sub3", "type": "submodule"}], "connectivity": [[1, 0, 1, 4, 0, 0, 1, 5, 0, 6, 1, 4, 7, 5, 6, 7], [4, 4, 5, 5, 5, 6, 6, 6, 7, 7, 7, 2, 2, 2, 2, 3]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "A", "type": "input port"}, {"id": 1, "content": "B", "type": "input port"}, {"id": 2, "content": "Diff", "type": "output port"}, {"id": 3, "content": "Borrow", "type": "output port"}, {"id": 4, "content": "low_byte_subtractor", "type": "submodule"}, {"id": 5, "content": "high_byte_subtractor", "type": "submodule"}], "connectivity": [[0, 1, 1, 0, 5, 4, 5], [4, 4, 5, 5, 2, 2, 3]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "data_in", "type": "input port"}, {"id": 1, "content": "shift_amount", "type": "input port"}, {"id": 2, "content": "shift_dir", "type": "input port"}, {"id": 3, "content": "data_out", "type": "output port"}, {"id": 4, "content": "ls", "type": "submodule"}, {"id": 5, "content": "rs", "type": "submodule"}], "connectivity": [[1, 0, 1, 0, 2, 4, 5], [4, 4, 5, 5, 3, 3, 3]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "inst", "type": "input port"}, {"id": 1, "content": "format", "type": "input port"}, {"id": 2, "content": "imm", "type": "output port"}], "connectivity": [[0], [2]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "a", "type": "input port"}, {"id": 1, "content": "b", "type": "input port"}, {"id": 2, "content": "cin", "type": "input port"}, {"id": 3, "content": "sum", "type": "output port"}, {"id": 4, "content": "cout", "type": "output port"}, {"id": 5, "content": "cla1", "type": "submodule"}, {"id": 6, "content": "cla2", "type": "submodule"}, {"id": 7, "content": "cla3", "type": "submodule"}, {"id": 8, "content": "cla4", "type": "submodule"}], "connectivity": [[0, 1, 2, 0, 5, 1, 6, 0, 1, 0, 7, 1, 6, 7, 8, 5, 8], [5, 5, 5, 6, 6, 6, 7, 7, 7, 8, 8, 8, 3, 3, 3, 3, 4]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "rst", "type": "input port"}, {"id": 2, "content": "a0", "type": "input port"}, {"id": 3, "content": "a1", "type": "input port"}, {"id": 4, "content": "a2", "type": "input port"}, {"id": 5, "content": "a3", "type": "input port"}, {"id": 6, "content": "b", "type": "input port"}, {"id": 7, "content": "result", "type": "output port"}, {"id": 8, "content": "pe0", "type": "submodule"}, {"id": 9, "content": "pe1", "type": "submodule"}, {"id": 10, "content": "pe2", "type": "submodule"}, {"id": 11, "content": "pe3", "type": "submodule"}], "connectivity": [[2, 1, 6, 0, 3, 1, 0, 8, 6, 1, 4, 0, 9, 6, 1, 10, 0, 5, 6, 11], [8, 8, 8, 8, 9, 9, 9, 9, 9, 10, 10, 10, 10, 10, 11, 11, 11, 11, 11, 7]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "rst", "type": "input port"}, {"id": 2, "content": "v", "type": "input port"}, {"id": 3, "content": "m0", "type": "input port"}, {"id": 4, "content": "m1", "type": "input port"}, {"id": 5, "content": "m2", "type": "input port"}, {"id": 6, "content": "m3", "type": "input port"}, {"id": 7, "content": "p", "type": "output port"}, {"id": 8, "content": "pe0", "type": "submodule"}, {"id": 9, "content": "pe1", "type": "submodule"}, {"id": 10, "content": "pe2", "type": "submodule"}, {"id": 11, "content": "pe3", "type": "submodule"}], "connectivity": [[0, 1, 3, 2, 4, 0, 1, 2, 1, 0, 5, 2, 0, 1, 6, 2, 11, 9, 8, 10], [8, 8, 8, 8, 9, 9, 9, 9, 10, 10, 10, 10, 11, 11, 11, 11, 7, 7, 7, 7]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "A", "type": "input port"}, {"id": 1, "content": "B", "type": "input port"}, {"id": 2, "content": "Result", "type": "output port"}, {"id": 3, "content": "Overflow", "type": "output port"}, {"id": 4, "content": "convertB", "type": "submodule"}, {"id": 5, "content": "adder", "type": "submodule"}], "connectivity": [[1, 0, 4, 5, 0, 5, 4], [4, 5, 5, 2, 3, 3, 3]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "imm12", "type": "input port"}, {"id": 1, "content": "imm_type", "type": "input port"}, {"id": 2, "content": "imm_ext", "type": "output port"}, {"id": 3, "content": "imm_i", "type": "submodule"}, {"id": 4, "content": "imm_s", "type": "submodule"}, {"id": 5, "content": "imm_u", "type": "submodule"}, {"id": 6, "content": "imm_b", "type": "submodule"}], "connectivity": [[0, 0, 0, 0, 5, 1, 4, 3, 6], [3, 4, 5, 6, 2, 2, 2, 2, 2]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "instr", "type": "input port"}, {"id": 2, "content": "opcode", "type": "output port"}, {"id": 3, "content": "rd", "type": "output port"}, {"id": 4, "content": "funct3", "type": "output port"}, {"id": 5, "content": "funct7", "type": "output port"}, {"id": 6, "content": "rs1", "type": "output port"}, {"id": 7, "content": "rs2", "type": "output port"}, {"id": 8, "content": "imm", "type": "output port"}], "connectivity": [[1, 1, 1, 1, 1, 1, 1], [2, 3, 4, 5, 6, 7, 8]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "A", "type": "input port"}, {"id": 1, "content": "B", "type": "input port"}, {"id": 2, "content": "C", "type": "input port"}, {"id": 3, "content": "Result", "type": "output port"}, {"id": 4, "content": "Overflow", "type": "output port"}, {"id": 5, "content": "sub1", "type": "submodule"}, {"id": 6, "content": "sub2", "type": "submodule"}], "connectivity": [[0, 1, 2, 5, 6, 6, 5], [5, 5, 6, 6, 3, 4, 4]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "A", "type": "input port"}, {"id": 1, "content": "B", "type": "input port"}, {"id": 2, "content": "Result", "type": "output port"}, {"id": 3, "content": "Borrow_out", "type": "output port"}, {"id": 4, "content": "sub0", "type": "submodule"}, {"id": 5, "content": "sub1", "type": "submodule"}, {"id": 6, "content": "sub2", "type": "submodule"}, {"id": 7, "content": "sub3", "type": "submodule"}], "connectivity": [[0, 1, 1, 4, 0, 0, 1, 5, 0, 6, 1, 4, 7, 6, 5, 7], [4, 4, 5, 5, 5, 6, 6, 6, 7, 7, 7, 2, 2, 2, 2, 3]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "rst_n", "type": "input port"}, {"id": 2, "content": "enable", "type": "input port"}, {"id": 3, "content": "op_count", "type": "input port"}, {"id": 4, "content": "input_data", "type": "input port"}, {"id": 5, "content": "op_complete", "type": "output port"}, {"id": 6, "content": "accumulated_result", "type": "output port"}, {"id": 7, "content": "u_control_logic", "type": "submodule"}, {"id": 8, "content": "u_multiplier", "type": "submodule"}, {"id": 9, "content": "u_accumulator", "type": "submodule"}], "connectivity": [[1, 2, 0, 3, 1, 4, 0, 7, 1, 0, 8, 7, 7, 9], [7, 7, 7, 7, 8, 8, 8, 8, 9, 9, 9, 9, 5, 6]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "in", "type": "input port"}, {"id": 1, "content": "dir", "type": "input port"}, {"id": 2, "content": "pos", "type": "input port"}, {"id": 3, "content": "out", "type": "output port"}], "connectivity": [[0, 1, 2], [3, 3, 3]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "A", "type": "input port"}, {"id": 1, "content": "B", "type": "input port"}, {"id": 2, "content": "S", "type": "output port"}, {"id": 3, "content": "Cout", "type": "output port"}, {"id": 4, "content": "add0", "type": "submodule"}, {"id": 5, "content": "add1", "type": "submodule"}, {"id": 6, "content": "add2", "type": "submodule"}, {"id": 7, "content": "add3", "type": "submodule"}, {"id": 8, "content": "add4", "type": "submodule"}, {"id": 9, "content": "add5", "type": "submodule"}, {"id": 10, "content": "add6", "type": "submodule"}, {"id": 11, "content": "add7", "type": "submodule"}], "connectivity": [[0, 1, 1, 4, 0, 0, 1, 5, 0, 6, 1, 1, 7, 0, 0, 1, 8, 0, 9, 1, 1, 10, 0, 4, 7, 8, 6, 5, 10, 9, 11, 11], [4, 4, 5, 5, 5, 6, 6, 6, 7, 7, 7, 8, 8, 8, 9, 9, 9, 10, 10, 10, 11, 11, 11, 2, 2, 2, 2, 2, 2, 2, 2, 3]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "rst", "type": "input port"}, {"id": 2, "content": "vec_a", "type": "input port"}, {"id": 3, "content": "vec_b", "type": "input port"}, {"id": 4, "content": "vec_c", "type": "output port"}, {"id": 5, "content": "ape0", "type": "submodule"}, {"id": 6, "content": "ape1", "type": "submodule"}, {"id": 7, "content": "ape2", "type": "submodule"}, {"id": 8, "content": "ape3", "type": "submodule"}], "connectivity": [[0, 1, 3, 2, 0, 1, 3, 2, 0, 1, 3, 2, 0, 1, 3, 2, 7, 6, 5, 8], [5, 5, 5, 5, 6, 6, 6, 6, 7, 7, 7, 7, 8, 8, 8, 8, 4, 4, 4, 4]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "A", "type": "input port"}, {"id": 1, "content": "B", "type": "input port"}, {"id": 2, "content": "Cin", "type": "input port"}, {"id": 3, "content": "S", "type": "output port"}, {"id": 4, "content": "Cout", "type": "output port"}, {"id": 5, "content": "add1", "type": "submodule"}, {"id": 6, "content": "add2", "type": "submodule"}, {"id": 7, "content": "add3", "type": "submodule"}, {"id": 8, "content": "add4", "type": "submodule"}, {"id": 9, "content": "add5", "type": "submodule"}, {"id": 10, "content": "add6", "type": "submodule"}, {"id": 11, "content": "add7", "type": "submodule"}, {"id": 12, "content": "add8", "type": "submodule"}], "connectivity": [[0, 1, 2, 1, 5, 0, 0, 1, 6, 0, 7, 1, 1, 8, 0, 0, 1, 9, 0, 10, 1, 1, 11, 0, 8, 12, 5, 7, 11, 6, 10, 9, 12], [5, 5, 5, 6, 6, 6, 7, 7, 7, 8, 8, 8, 9, 9, 9, 10, 10, 10, 11, 11, 11, 12, 12, 12, 3, 3, 3, 3, 3, 3, 3, 3, 4]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "rst", "type": "input port"}, {"id": 2, "content": "a0", "type": "input port"}, {"id": 3, "content": "b0", "type": "input port"}, {"id": 4, "content": "b1", "type": "input port"}, {"id": 5, "content": "b2", "type": "input port"}, {"id": 6, "content": "b3", "type": "input port"}, {"id": 7, "content": "c", "type": "output port"}, {"id": 8, "content": "pe0", "type": "submodule"}, {"id": 9, "content": "pe1", "type": "submodule"}, {"id": 10, "content": "pe2", "type": "submodule"}, {"id": 11, "content": "pe3", "type": "submodule"}], "connectivity": [[3, 2, 1, 0, 0, 1, 8, 4, 9, 0, 1, 5, 10, 0, 1, 6, 11], [8, 8, 8, 8, 9, 9, 9, 9, 10, 10, 10, 10, 11, 11, 11, 11, 7]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "A", "type": "input port"}, {"id": 1, "content": "B", "type": "input port"}, {"id": 2, "content": "Difference", "type": "output port"}, {"id": 3, "content": "Borrow_out", "type": "output port"}, {"id": 4, "content": "sub1", "type": "submodule"}, {"id": 5, "content": "sub2", "type": "submodule"}, {"id": 6, "content": "sub3", "type": "submodule"}, {"id": 7, "content": "sub4", "type": "submodule"}], "connectivity": [[0, 1, 1, 4, 0, 0, 1, 5, 0, 6, 1, 7, 4, 5, 6, 7], [4, 4, 5, 5, 5, 6, 6, 6, 7, 7, 7, 2, 2, 2, 2, 3]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "A", "type": "input port"}, {"id": 1, "content": "B", "type": "input port"}, {"id": 2, "content": "Sum", "type": "output port"}, {"id": 3, "content": "Carry_out", "type": "output port"}, {"id": 4, "content": "RCA0", "type": "submodule"}, {"id": 5, "content": "RCA1", "type": "submodule"}, {"id": 6, "content": "RCA2", "type": "submodule"}, {"id": 7, "content": "RCA3", "type": "submodule"}, {"id": 8, "content": "RCA4", "type": "submodule"}, {"id": 9, "content": "RCA5", "type": "submodule"}, {"id": 10, "content": "RCA6", "type": "submodule"}, {"id": 11, "content": "RCA7", "type": "submodule"}], "connectivity": [[0, 1, 1, 4, 0, 0, 5, 1, 0, 6, 1, 1, 7, 0, 0, 1, 8, 0, 1, 9, 1, 10, 0, 6, 10, 5, 9, 11, 8, 7, 4, 11], [4, 4, 5, 5, 5, 6, 6, 6, 7, 7, 7, 8, 8, 8, 9, 9, 9, 10, 10, 10, 11, 11, 11, 2, 2, 2, 2, 2, 2, 2, 2, 3]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "rst", "type": "input port"}, {"id": 2, "content": "a", "type": "input port"}, {"id": 3, "content": "b", "type": "input port"}, {"id": 4, "content": "c", "type": "output port"}, {"id": 5, "content": "pe0", "type": "submodule"}, {"id": 6, "content": "pe1", "type": "submodule"}, {"id": 7, "content": "pe2", "type": "submodule"}, {"id": 8, "content": "pe3", "type": "submodule"}], "connectivity": [[2, 0, 1, 3, 2, 0, 1, 3, 2, 0, 1, 3, 2, 0, 1, 3, 7, 8, 5, 6], [5, 5, 5, 5, 6, 6, 6, 6, 7, 7, 7, 7, 8, 8, 8, 8, 4, 4, 4, 4]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "rst", "type": "input port"}, {"id": 2, "content": "x0", "type": "input port"}, {"id": 3, "content": "x1", "type": "input port"}, {"id": 4, "content": "x2", "type": "input port"}, {"id": 5, "content": "x3", "type": "input port"}, {"id": 6, "content": "k0", "type": "input port"}, {"id": 7, "content": "k1", "type": "input port"}, {"id": 8, "content": "k2", "type": "input port"}, {"id": 9, "content": "k3", "type": "input port"}, {"id": 10, "content": "y", "type": "output port"}, {"id": 11, "content": "pe0", "type": "submodule"}, {"id": 12, "content": "pe1", "type": "submodule"}, {"id": 13, "content": "pe2", "type": "submodule"}, {"id": 14, "content": "pe3", "type": "submodule"}], "connectivity": [[6, 2, 0, 1, 0, 1, 7, 3, 8, 1, 4, 0, 9, 5, 0, 1, 11, 12, 14, 13], [11, 11, 11, 11, 12, 12, 12, 12, 13, 13, 13, 13, 14, 14, 14, 14, 10, 10, 10, 10]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "rst_n", "type": "input port"}, {"id": 2, "content": "data_in", "type": "input port"}, {"id": 3, "content": "step", "type": "input port"}, {"id": 4, "content": "valid_in", "type": "input port"}, {"id": 5, "content": "data_out", "type": "output port"}, {"id": 6, "content": "u_control", "type": "submodule"}, {"id": 7, "content": "u_data_accumulator", "type": "submodule"}], "connectivity": [[7, 1, 0, 3, 4, 2, 1, 0, 6, 7], [6, 6, 6, 6, 6, 6, 7, 7, 7, 5]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "rst", "type": "input port"}, {"id": 2, "content": "a0", "type": "input port"}, {"id": 3, "content": "a1", "type": "input port"}, {"id": 4, "content": "a2", "type": "input port"}, {"id": 5, "content": "a3", "type": "input port"}, {"id": 6, "content": "a4", "type": "input port"}, {"id": 7, "content": "a5", "type": "input port"}, {"id": 8, "content": "a6", "type": "input port"}, {"id": 9, "content": "a7", "type": "input port"}, {"id": 10, "content": "b0", "type": "input port"}, {"id": 11, "content": "b1", "type": "input port"}, {"id": 12, "content": "b2", "type": "input port"}, {"id": 13, "content": "b3", "type": "input port"}, {"id": 14, "content": "b4", "type": "input port"}, {"id": 15, "content": "b5", "type": "input port"}, {"id": 16, "content": "b6", "type": "input port"}, {"id": 17, "content": "b7", "type": "input port"}, {"id": 18, "content": "sum0", "type": "output port"}, {"id": 19, "content": "sum1", "type": "output port"}, {"id": 20, "content": "sum2", "type": "output port"}, {"id": 21, "content": "sum3", "type": "output port"}, {"id": 22, "content": "sum4", "type": "output port"}, {"id": 23, "content": "sum5", "type": "output port"}, {"id": 24, "content": "sum6", "type": "output port"}, {"id": 25, "content": "sum7", "type": "output port"}, {"id": 26, "content": "ae0", "type": "submodule"}, {"id": 27, "content": "ae1", "type": "submodule"}, {"id": 28, "content": "ae2", "type": "submodule"}, {"id": 29, "content": "ae3", "type": "submodule"}, {"id": 30, "content": "ae4", "type": "submodule"}, {"id": 31, "content": "ae5", "type": "submodule"}, {"id": 32, "content": "ae6", "type": "submodule"}, {"id": 33, "content": "ae7", "type": "submodule"}], "connectivity": [[10, 2, 1, 0, 11, 3, 1, 0, 0, 1, 12, 4, 5, 0, 1, 13, 6, 0, 1, 14, 1, 0, 15, 7, 8, 0, 1, 16, 1, 17, 0, 9, 26, 27, 28, 29, 30, 31, 32, 33], [26, 26, 26, 26, 27, 27, 27, 27, 28, 28, 28, 28, 29, 29, 29, 29, 30, 30, 30, 30, 31, 31, 31, 31, 32, 32, 32, 32, 33, 33, 33, 33, 18, 19, 20, 21, 22, 23, 24, 25]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "rst_n", "type": "input port"}, {"id": 2, "content": "bcd_in", "type": "input port"}, {"id": 3, "content": "valid_in", "type": "input port"}, {"id": 4, "content": "valid_out", "type": "output port"}, {"id": 5, "content": "bcd_out", "type": "output port"}, {"id": 6, "content": "u_bcd_counter", "type": "submodule"}, {"id": 7, "content": "u_bcd_accumulator", "type": "submodule"}, {"id": 8, "content": "u_bcd_valid_output", "type": "submodule"}], "connectivity": [[1, 0, 6, 3, 2, 1, 0, 3, 6, 1, 0, 6, 3, 8, 7], [6, 6, 6, 6, 7, 7, 7, 7, 7, 8, 8, 8, 8, 4, 5]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "A", "type": "input port"}, {"id": 1, "content": "B", "type": "input port"}, {"id": 2, "content": "S", "type": "output port"}, {"id": 3, "content": "C_out", "type": "output port"}, {"id": 4, "content": "adder0", "type": "submodule"}, {"id": 5, "content": "adder1", "type": "submodule"}, {"id": 6, "content": "adder2", "type": "submodule"}, {"id": 7, "content": "adder3", "type": "submodule"}, {"id": 8, "content": "adder4", "type": "submodule"}, {"id": 9, "content": "adder5", "type": "submodule"}, {"id": 10, "content": "adder6", "type": "submodule"}, {"id": 11, "content": "adder7", "type": "submodule"}], "connectivity": [[0, 1, 1, 4, 0, 0, 1, 5, 0, 1, 6, 1, 7, 0, 0, 1, 8, 0, 9, 1, 1, 10, 0, 6, 11, 10, 7, 4, 5, 9, 8, 11], [4, 4, 5, 5, 5, 6, 6, 6, 7, 7, 7, 8, 8, 8, 9, 9, 9, 10, 10, 10, 11, 11, 11, 2, 2, 2, 2, 2, 2, 2, 2, 3]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "A", "type": "input port"}, {"id": 1, "content": "B", "type": "input port"}, {"id": 2, "content": "D", "type": "output port"}, {"id": 3, "content": "B_out", "type": "output port"}, {"id": 4, "content": "cla_inst", "type": "submodule"}], "connectivity": [[0, 1, 4, 4], [4, 4, 2, 3]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "A", "type": "input port"}, {"id": 1, "content": "B", "type": "input port"}, {"id": 2, "content": "D", "type": "output port"}, {"id": 3, "content": "B_out", "type": "output port"}, {"id": 4, "content": "sub1", "type": "submodule"}, {"id": 5, "content": "sub2", "type": "submodule"}, {"id": 6, "content": "sub3", "type": "submodule"}, {"id": 7, "content": "sub4", "type": "submodule"}], "connectivity": [[0, 1, 1, 4, 0, 0, 1, 5, 0, 1, 6, 6, 4, 7, 5, 7], [4, 4, 5, 5, 5, 6, 6, 6, 7, 7, 7, 2, 2, 2, 2, 3]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "rst", "type": "input port"}, {"id": 2, "content": "instruction", "type": "input port"}, {"id": 3, "content": "opcode", "type": "output port"}, {"id": 4, "content": "funct3", "type": "output port"}, {"id": 5, "content": "funct7", "type": "output port"}, {"id": 6, "content": "immediate", "type": "output port"}, {"id": 7, "content": "op_dec", "type": "submodule"}, {"id": 8, "content": "f3_dec", "type": "submodule"}, {"id": 9, "content": "f7_dec", "type": "submodule"}, {"id": 10, "content": "imm_dec", "type": "submodule"}], "connectivity": [[2, 0, 1, 2, 0, 1, 2, 0, 1, 2, 0, 1, 7, 8, 9, 10], [7, 7, 7, 8, 8, 8, 9, 9, 9, 10, 10, 10, 3, 4, 5, 6]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "A", "type": "input port"}, {"id": 1, "content": "B", "type": "input port"}, {"id": 2, "content": "Result", "type": "output port"}, {"id": 3, "content": "sub32", "type": "submodule"}, {"id": 4, "content": "sat_logic", "type": "submodule"}], "connectivity": [[0, 1, 0, 3, 1, 4], [3, 3, 4, 4, 4, 2]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "rst", "type": "input port"}, {"id": 2, "content": "a", "type": "input port"}, {"id": 3, "content": "b", "type": "input port"}, {"id": 4, "content": "result", "type": "output port"}, {"id": 5, "content": "pe0", "type": "submodule"}, {"id": 6, "content": "pe1", "type": "submodule"}, {"id": 7, "content": "pe2", "type": "submodule"}, {"id": 8, "content": "pe3", "type": "submodule"}], "connectivity": [[2, 0, 1, 3, 2, 0, 1, 3, 2, 0, 1, 3, 2, 0, 1, 3, 8, 6, 7, 5], [5, 5, 5, 5, 6, 6, 6, 6, 7, 7, 7, 7, 8, 8, 8, 8, 4, 4, 4, 4]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "rst_n", "type": "input port"}, {"id": 2, "content": "data_in", "type": "input port"}, {"id": 3, "content": "valid_in", "type": "input port"}, {"id": 4, "content": "valid_out", "type": "output port"}, {"id": 5, "content": "data_out", "type": "output port"}, {"id": 6, "content": "u_input_register", "type": "submodule"}, {"id": 7, "content": "u_multiplier", "type": "submodule"}, {"id": 8, "content": "u_accumulator", "type": "submodule"}], "connectivity": [[1, 2, 3, 0, 6, 1, 0, 7, 8], [6, 6, 6, 6, 7, 8, 8, 8, 5]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "data_in", "type": "input port"}, {"id": 1, "content": "shift_amt", "type": "input port"}, {"id": 2, "content": "data_out", "type": "output port"}, {"id": 3, "content": "shift_instance", "type": "submodule"}], "connectivity": [[0, 1, 3], [3, 3, 2]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "A", "type": "input port"}, {"id": 1, "content": "B", "type": "input port"}, {"id": 2, "content": "D", "type": "output port"}, {"id": 3, "content": "B_out", "type": "output port"}, {"id": 4, "content": "lower_subtractor", "type": "submodule"}, {"id": 5, "content": "higher_subtractor", "type": "submodule"}], "connectivity": [[0, 1, 1, 0, 5, 4, 5], [4, 4, 5, 5, 2, 2, 3]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "A", "type": "input port"}, {"id": 1, "content": "B", "type": "input port"}, {"id": 2, "content": "Sum", "type": "output port"}, {"id": 3, "content": "CarryOut", "type": "output port"}, {"id": 4, "content": "KSA1", "type": "submodule"}, {"id": 5, "content": "KSA2", "type": "submodule"}, {"id": 6, "content": "KSA3", "type": "submodule"}, {"id": 7, "content": "KSA4", "type": "submodule"}, {"id": 8, "content": "KSA5", "type": "submodule"}, {"id": 9, "content": "KSA6", "type": "submodule"}, {"id": 10, "content": "KSA7", "type": "submodule"}, {"id": 11, "content": "KSA8", "type": "submodule"}], "connectivity": [[0, 1, 1, 4, 0, 0, 1, 5, 0, 6, 1, 1, 7, 0, 0, 1, 8, 0, 1, 9, 1, 10, 0, 4, 11, 8, 10, 9, 6, 7, 5, 11], [4, 4, 5, 5, 5, 6, 6, 6, 7, 7, 7, 8, 8, 8, 9, 9, 9, 10, 10, 10, 11, 11, 11, 2, 2, 2, 2, 2, 2, 2, 2, 3]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "rst_n", "type": "input port"}, {"id": 2, "content": "clk_div", "type": "output port"}, {"id": 3, "content": "u_counter", "type": "submodule"}, {"id": 4, "content": "u_toggle_flipflop", "type": "submodule"}], "connectivity": [[1, 0, 1, 0, 3, 4], [3, 3, 4, 4, 4, 2]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "rst", "type": "input port"}, {"id": 2, "content": "instruction", "type": "input port"}, {"id": 3, "content": "opcode", "type": "output port"}, {"id": 4, "content": "rd", "type": "output port"}, {"id": 5, "content": "funct3", "type": "output port"}, {"id": 6, "content": "funct7", "type": "output port"}, {"id": 7, "content": "rs1", "type": "output port"}, {"id": 8, "content": "rs2", "type": "output port"}, {"id": 9, "content": "imm", "type": "output port"}, {"id": 10, "content": "op_dec", "type": "submodule"}, {"id": 11, "content": "reg_dec", "type": "submodule"}, {"id": 12, "content": "func_dec", "type": "submodule"}, {"id": 13, "content": "im_dec", "type": "submodule"}], "connectivity": [[2, 2, 2, 2, 10, 11, 12, 12, 11, 11, 13], [10, 11, 12, 13, 3, 4, 5, 6, 7, 8, 9]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "rst", "type": "input port"}, {"id": 2, "content": "clk_div2", "type": "output port"}, {"id": 3, "content": "clk_div4", "type": "output port"}, {"id": 4, "content": "clk_div8", "type": "output port"}, {"id": 5, "content": "div_by_2", "type": "submodule"}, {"id": 6, "content": "div_by_4", "type": "submodule"}, {"id": 7, "content": "div_by_8", "type": "submodule"}], "connectivity": [[0, 1, 5, 1, 6, 1, 5, 6, 7], [5, 5, 6, 6, 7, 7, 2, 3, 4]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "A", "type": "input port"}, {"id": 1, "content": "B", "type": "input port"}, {"id": 2, "content": "D", "type": "output port"}, {"id": 3, "content": "B_out", "type": "output port"}, {"id": 4, "content": "sub1", "type": "submodule"}, {"id": 5, "content": "sub2", "type": "submodule"}, {"id": 6, "content": "sub3", "type": "submodule"}, {"id": 7, "content": "sub4", "type": "submodule"}], "connectivity": [[0, 1, 1, 4, 0, 0, 1, 5, 0, 1, 6, 5, 4, 7, 6, 7], [4, 4, 5, 5, 5, 6, 6, 6, 7, 7, 7, 2, 2, 2, 2, 3]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "A", "type": "input port"}, {"id": 1, "content": "B", "type": "input port"}, {"id": 2, "content": "D", "type": "output port"}, {"id": 3, "content": "B_out", "type": "output port"}, {"id": 4, "content": "lower_subtractor", "type": "submodule"}, {"id": 5, "content": "higher_subtractor", "type": "submodule"}], "connectivity": [[0, 1, 1, 0, 5, 4, 5], [4, 4, 5, 5, 2, 2, 3]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "rst_n", "type": "input port"}, {"id": 2, "content": "data_in", "type": "input port"}, {"id": 3, "content": "op_sel", "type": "input port"}, {"id": 4, "content": "enable", "type": "input port"}, {"id": 5, "content": "operation_done", "type": "output port"}, {"id": 6, "content": "result", "type": "output port"}, {"id": 7, "content": "u_shifter", "type": "submodule"}, {"id": 8, "content": "u_counter", "type": "submodule"}, {"id": 9, "content": "u_accumulator", "type": "submodule"}], "connectivity": [[2, 3, 1, 4, 0, 8, 1, 4, 0, 7, 8, 9], [7, 7, 8, 8, 8, 8, 9, 9, 9, 9, 5, 6]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "rst", "type": "input port"}, {"id": 2, "content": "load_enable", "type": "input port"}, {"id": 3, "content": "shift_enable", "type": "input port"}, {"id": 4, "content": "new_instr", "type": "input port"}, {"id": 5, "content": "current_instr", "type": "output port"}, {"id": 6, "content": "shifted_instr", "type": "output port"}, {"id": 7, "content": "ld", "type": "submodule"}, {"id": 8, "content": "sh", "type": "submodule"}], "connectivity": [[4, 0, 1, 2, 7, 0, 1, 3, 7, 8], [7, 7, 7, 7, 8, 8, 8, 8, 5, 6]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "A", "type": "input port"}, {"id": 1, "content": "B", "type": "input port"}, {"id": 2, "content": "Result", "type": "output port"}, {"id": 3, "content": "Borrow_out", "type": "output port"}, {"id": 4, "content": "sub1", "type": "submodule"}, {"id": 5, "content": "sub2", "type": "submodule"}, {"id": 6, "content": "sub3", "type": "submodule"}, {"id": 7, "content": "sub4", "type": "submodule"}], "connectivity": [[0, 1, 1, 4, 0, 0, 1, 5, 0, 1, 6, 6, 5, 4, 7, 7], [4, 4, 5, 5, 5, 6, 6, 6, 7, 7, 7, 2, 2, 2, 2, 3]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "A", "type": "input port"}, {"id": 1, "content": "B", "type": "input port"}, {"id": 2, "content": "D", "type": "output port"}, {"id": 3, "content": "B_out", "type": "output port"}, {"id": 4, "content": "sub1", "type": "submodule"}, {"id": 5, "content": "sub2", "type": "submodule"}, {"id": 6, "content": "sub3", "type": "submodule"}, {"id": 7, "content": "sub4", "type": "submodule"}], "connectivity": [[0, 1, 1, 4, 0, 0, 1, 5, 0, 1, 6, 4, 7, 6, 5, 7], [4, 4, 5, 5, 5, 6, 6, 6, 7, 7, 7, 2, 2, 2, 2, 3]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "rst_n", "type": "input port"}, {"id": 2, "content": "clk_div", "type": "output port"}, {"id": 3, "content": "u_toggle", "type": "submodule"}, {"id": 4, "content": "u_prescaler", "type": "submodule"}], "connectivity": [[1, 0, 1, 0, 3, 4], [3, 3, 4, 4, 4, 2]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "rst_n", "type": "input port"}, {"id": 2, "content": "clk_div", "type": "output port"}, {"id": 3, "content": "pulse_count", "type": "output port"}, {"id": 4, "content": "divider", "type": "submodule"}, {"id": 5, "content": "counter", "type": "submodule"}], "connectivity": [[1, 0, 4, 1, 4, 5], [4, 4, 5, 5, 2, 3]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "rst", "type": "input port"}, {"id": 2, "content": "instruction", "type": "input port"}, {"id": 3, "content": "opcode", "type": "output port"}, {"id": 4, "content": "rd", "type": "output port"}, {"id": 5, "content": "funct3", "type": "output port"}, {"id": 6, "content": "rs1", "type": "output port"}, {"id": 7, "content": "rs2", "type": "output port"}, {"id": 8, "content": "funct7", "type": "output port"}, {"id": 9, "content": "imm", "type": "output port"}, {"id": 10, "content": "dec_opcode", "type": "submodule"}, {"id": 11, "content": "dec_rd", "type": "submodule"}, {"id": 12, "content": "dec_funct3", "type": "submodule"}, {"id": 13, "content": "dec_rs1", "type": "submodule"}, {"id": 14, "content": "dec_rs2", "type": "submodule"}, {"id": 15, "content": "dec_funct7", "type": "submodule"}, {"id": 16, "content": "dec_imm", "type": "submodule"}], "connectivity": [[2, 2, 2, 2, 2, 2, 2, 10, 11, 12, 13, 14, 15, 16], [10, 11, 12, 13, 14, 15, 16, 3, 4, 5, 6, 7, 8, 9]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "A", "type": "input port"}, {"id": 1, "content": "B", "type": "input port"}, {"id": 2, "content": "Cin", "type": "input port"}, {"id": 3, "content": "S", "type": "output port"}, {"id": 4, "content": "Cout", "type": "output port"}, {"id": 5, "content": "RCA1", "type": "submodule"}, {"id": 6, "content": "RCA2", "type": "submodule"}, {"id": 7, "content": "RCA3", "type": "submodule"}, {"id": 8, "content": "RCA4", "type": "submodule"}, {"id": 9, "content": "RCA5", "type": "submodule"}, {"id": 10, "content": "RCA6", "type": "submodule"}, {"id": 11, "content": "RCA7", "type": "submodule"}, {"id": 12, "content": "RCA8", "type": "submodule"}], "connectivity": [[0, 1, 2, 1, 5, 0, 0, 6, 1, 0, 1, 7, 1, 8, 0, 0, 1, 9, 0, 1, 10, 1, 11, 0, 6, 9, 8, 5, 12, 7, 11, 10, 12], [5, 5, 5, 6, 6, 6, 7, 7, 7, 8, 8, 8, 9, 9, 9, 10, 10, 10, 11, 11, 11, 12, 12, 12, 3, 3, 3, 3, 3, 3, 3, 3, 4]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "rst", "type": "input port"}, {"id": 2, "content": "vec", "type": "input port"}, {"id": 3, "content": "scalar", "type": "input port"}, {"id": 4, "content": "result", "type": "output port"}, {"id": 5, "content": "pe0", "type": "submodule"}, {"id": 6, "content": "pe1", "type": "submodule"}, {"id": 7, "content": "pe2", "type": "submodule"}, {"id": 8, "content": "pe3", "type": "submodule"}], "connectivity": [[2, 0, 1, 3, 1, 5, 0, 3, 2, 1, 0, 6, 3, 2, 1, 0, 7, 3, 2, 8], [5, 5, 5, 5, 6, 6, 6, 6, 6, 7, 7, 7, 7, 7, 8, 8, 8, 8, 8, 4]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "data_in", "type": "input port"}, {"id": 1, "content": "shift_dir", "type": "input port"}, {"id": 2, "content": "shift_amt", "type": "input port"}, {"id": 3, "content": "data_out", "type": "output port"}, {"id": 4, "content": "left_shifter", "type": "submodule"}, {"id": 5, "content": "right_shifter", "type": "submodule"}], "connectivity": [[0, 2, 0, 2, 1, 4, 5], [4, 4, 5, 5, 3, 3, 3]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "A", "type": "input port"}, {"id": 1, "content": "B", "type": "input port"}, {"id": 2, "content": "D", "type": "output port"}, {"id": 3, "content": "B_out", "type": "output port"}, {"id": 4, "content": "s0", "type": "submodule"}, {"id": 5, "content": "s1", "type": "submodule"}, {"id": 6, "content": "s2", "type": "submodule"}, {"id": 7, "content": "s3", "type": "submodule"}, {"id": 8, "content": "s4", "type": "submodule"}, {"id": 9, "content": "s5", "type": "submodule"}, {"id": 10, "content": "s6", "type": "submodule"}, {"id": 11, "content": "s7", "type": "submodule"}, {"id": 12, "content": "s8", "type": "submodule"}, {"id": 13, "content": "s9", "type": "submodule"}, {"id": 14, "content": "s10", "type": "submodule"}, {"id": 15, "content": "s11", "type": "submodule"}, {"id": 16, "content": "s12", "type": "submodule"}, {"id": 17, "content": "s13", "type": "submodule"}, {"id": 18, "content": "s14", "type": "submodule"}, {"id": 19, "content": "s15", "type": "submodule"}], "connectivity": [[1, 0, 1, 4, 0, 1, 5, 0, 1, 6, 0, 0, 7, 1, 0, 8, 1, 1, 9, 0, 0, 1, 10, 1, 11, 0, 1, 12, 0, 1, 13, 0, 0, 14, 1, 1, 15, 0, 1, 16, 0, 1, 17, 0, 1, 18, 0, 5, 14, 13, 15, 6, 7, 11, 10, 12, 17, 19, 16, 8, 18, 4, 9, 19], [4, 4, 5, 5, 5, 6, 6, 6, 7, 7, 7, 8, 8, 8, 9, 9, 9, 10, 10, 10, 11, 11, 11, 12, 12, 12, 13, 13, 13, 14, 14, 14, 15, 15, 15, 16, 16, 16, 17, 17, 17, 18, 18, 18, 19, 19, 19, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 3]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "data", "type": "input port"}, {"id": 1, "content": "shift_val", "type": "input port"}, {"id": 2, "content": "op_mode", "type": "input port"}, {"id": 3, "content": "result", "type": "output port"}], "connectivity": [[1, 0], [3, 3]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "A", "type": "input port"}, {"id": 1, "content": "B", "type": "input port"}, {"id": 2, "content": "Diff", "type": "output port"}, {"id": 3, "content": "Borrow_out", "type": "output port"}, {"id": 4, "content": "sub0", "type": "submodule"}, {"id": 5, "content": "sub1", "type": "submodule"}, {"id": 6, "content": "sub2", "type": "submodule"}, {"id": 7, "content": "sub3", "type": "submodule"}], "connectivity": [[1, 0, 1, 4, 0, 0, 1, 5, 0, 6, 1, 4, 6, 5, 7, 7], [4, 4, 5, 5, 5, 6, 6, 6, 7, 7, 7, 2, 2, 2, 2, 3]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "rst_n", "type": "input port"}, {"id": 2, "content": "data_in", "type": "input port"}, {"id": 3, "content": "valid_in", "type": "input port"}, {"id": 4, "content": "valid_out", "type": "output port"}, {"id": 5, "content": "data_out", "type": "output port"}, {"id": 6, "content": "overflow_flag", "type": "output port"}, {"id": 7, "content": "u_data_adder", "type": "submodule"}, {"id": 8, "content": "u_valid_control", "type": "submodule"}], "connectivity": [[1, 2, 3, 0, 1, 0, 3, 8, 7, 7], [7, 7, 7, 7, 8, 8, 8, 4, 5, 6]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "rst", "type": "input port"}, {"id": 2, "content": "x", "type": "input port"}, {"id": 3, "content": "h0", "type": "input port"}, {"id": 4, "content": "h1", "type": "input port"}, {"id": 5, "content": "h2", "type": "input port"}, {"id": 6, "content": "h3", "type": "input port"}, {"id": 7, "content": "y", "type": "output port"}, {"id": 8, "content": "pe0", "type": "submodule"}, {"id": 9, "content": "pe1", "type": "submodule"}, {"id": 10, "content": "pe2", "type": "submodule"}, {"id": 11, "content": "pe3", "type": "submodule"}], "connectivity": [[3, 1, 2, 0, 4, 0, 1, 2, 5, 1, 2, 0, 6, 0, 1, 2, 11, 10, 8, 9], [8, 8, 8, 8, 9, 9, 9, 9, 10, 10, 10, 10, 11, 11, 11, 11, 7, 7, 7, 7]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "A", "type": "input port"}, {"id": 1, "content": "B", "type": "input port"}, {"id": 2, "content": "Sum", "type": "output port"}, {"id": 3, "content": "CarryOut", "type": "output port"}, {"id": 4, "content": "pt", "type": "submodule"}], "connectivity": [[0, 1, 0, 1, 4, 4], [4, 4, 2, 2, 2, 3]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "data_in", "type": "input port"}, {"id": 1, "content": "shift_amt", "type": "input port"}, {"id": 2, "content": "direction", "type": "input port"}, {"id": 3, "content": "data_out", "type": "output port"}], "connectivity": [[2, 0, 1], [3, 3, 3]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "rst", "type": "input port"}, {"id": 2, "content": "a", "type": "input port"}, {"id": 3, "content": "b", "type": "input port"}, {"id": 4, "content": "result", "type": "output port"}, {"id": 5, "content": "pe0", "type": "submodule"}, {"id": 6, "content": "pe1", "type": "submodule"}, {"id": 7, "content": "pe2", "type": "submodule"}, {"id": 8, "content": "pe3", "type": "submodule"}], "connectivity": [[2, 0, 1, 3, 2, 0, 1, 5, 6, 2, 0, 1, 2, 0, 1, 7, 6, 7, 8, 5], [5, 5, 5, 5, 6, 6, 6, 6, 7, 7, 7, 7, 8, 8, 8, 8, 4, 4, 4, 4]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "A", "type": "input port"}, {"id": 1, "content": "B", "type": "input port"}, {"id": 2, "content": "D", "type": "output port"}, {"id": 3, "content": "B_out", "type": "output port"}, {"id": 4, "content": "S0", "type": "submodule"}, {"id": 5, "content": "S1", "type": "submodule"}, {"id": 6, "content": "S2", "type": "submodule"}, {"id": 7, "content": "S3", "type": "submodule"}], "connectivity": [[1, 0, 1, 4, 0, 0, 1, 5, 0, 1, 6, 6, 7, 5, 4, 7], [4, 4, 5, 5, 5, 6, 6, 6, 7, 7, 7, 2, 2, 2, 2, 3]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "A", "type": "input port"}, {"id": 1, "content": "B", "type": "input port"}, {"id": 2, "content": "Diff", "type": "output port"}, {"id": 3, "content": "Borrow_out", "type": "output port"}, {"id": 4, "content": "low_half", "type": "submodule"}, {"id": 5, "content": "high_half", "type": "submodule"}], "connectivity": [[1, 0, 0, 1, 4, 5, 5], [4, 4, 5, 5, 2, 2, 3]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "a", "type": "input port"}, {"id": 1, "content": "b", "type": "input port"}, {"id": 2, "content": "cin", "type": "input port"}, {"id": 3, "content": "sum", "type": "output port"}, {"id": 4, "content": "cout", "type": "output port"}, {"id": 5, "content": "ks", "type": "submodule"}], "connectivity": [[0, 1, 2, 0, 5, 1, 5], [5, 5, 5, 3, 3, 3, 4]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "A", "type": "input port"}, {"id": 1, "content": "B", "type": "input port"}, {"id": 2, "content": "clk", "type": "input port"}, {"id": 3, "content": "reset", "type": "input port"}, {"id": 4, "content": "D", "type": "output port"}, {"id": 5, "content": "B_out", "type": "output port"}, {"id": 6, "content": "adder", "type": "submodule"}], "connectivity": [[0, 1, 6, 6], [6, 6, 4, 5]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "rst_n", "type": "input port"}, {"id": 2, "content": "start_stop", "type": "input port"}, {"id": 3, "content": "fib_num", "type": "output port"}, {"id": 4, "content": "overflow", "type": "output port"}, {"id": 5, "content": "u_fib_calculator", "type": "submodule"}], "connectivity": [[1, 2, 0, 5, 5, 5], [5, 5, 5, 5, 3, 4]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "instruction", "type": "input port"}, {"id": 1, "content": "base", "type": "output port"}, {"id": 2, "content": "offset", "type": "output port"}], "connectivity": [[0, 0], [1, 2]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "rst_n", "type": "input port"}, {"id": 2, "content": "data_in", "type": "input port"}, {"id": 3, "content": "data_out", "type": "output port"}, {"id": 4, "content": "u_multiplier", "type": "submodule"}, {"id": 5, "content": "u_accumulator", "type": "submodule"}], "connectivity": [[2, 1, 0, 4, 5], [4, 5, 5, 5, 3]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "rst", "type": "input port"}, {"id": 2, "content": "v0", "type": "input port"}, {"id": 3, "content": "v1", "type": "input port"}, {"id": 4, "content": "v2", "type": "input port"}, {"id": 5, "content": "v3", "type": "input port"}, {"id": 6, "content": "v4", "type": "input port"}, {"id": 7, "content": "v5", "type": "input port"}, {"id": 8, "content": "v6", "type": "input port"}, {"id": 9, "content": "v7", "type": "input port"}, {"id": 10, "content": "w0", "type": "input port"}, {"id": 11, "content": "w1", "type": "input port"}, {"id": 12, "content": "w2", "type": "input port"}, {"id": 13, "content": "w3", "type": "input port"}, {"id": 14, "content": "w4", "type": "input port"}, {"id": 15, "content": "w5", "type": "input port"}, {"id": 16, "content": "w6", "type": "input port"}, {"id": 17, "content": "w7", "type": "input port"}, {"id": 18, "content": "r0", "type": "output port"}, {"id": 19, "content": "r1", "type": "output port"}, {"id": 20, "content": "r2", "type": "output port"}, {"id": 21, "content": "r3", "type": "output port"}, {"id": 22, "content": "r4", "type": "output port"}, {"id": 23, "content": "r5", "type": "output port"}, {"id": 24, "content": "r6", "type": "output port"}, {"id": 25, "content": "r7", "type": "output port"}, {"id": 26, "content": "pe0", "type": "submodule"}, {"id": 27, "content": "pe1", "type": "submodule"}, {"id": 28, "content": "pe2", "type": "submodule"}, {"id": 29, "content": "pe3", "type": "submodule"}, {"id": 30, "content": "pe4", "type": "submodule"}, {"id": 31, "content": "pe5", "type": "submodule"}, {"id": 32, "content": "pe6", "type": "submodule"}, {"id": 33, "content": "pe7", "type": "submodule"}], "connectivity": [[2, 0, 1, 10, 0, 1, 3, 11, 4, 0, 1, 12, 5, 0, 1, 13, 6, 0, 1, 14, 7, 0, 1, 15, 0, 1, 8, 16, 9, 0, 1, 17, 26, 27, 28, 29, 30, 31, 32, 33], [26, 26, 26, 26, 27, 27, 27, 27, 28, 28, 28, 28, 29, 29, 29, 29, 30, 30, 30, 30, 31, 31, 31, 31, 32, 32, 32, 32, 33, 33, 33, 33, 18, 19, 20, 21, 22, 23, 24, 25]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "instr", "type": "input port"}, {"id": 1, "content": "opcode", "type": "output port"}, {"id": 2, "content": "rd", "type": "output port"}, {"id": 3, "content": "funct3", "type": "output port"}, {"id": 4, "content": "rs1", "type": "output port"}, {"id": 5, "content": "rs2", "type": "output port"}, {"id": 6, "content": "funct7", "type": "output port"}, {"id": 7, "content": "imm", "type": "output port"}, {"id": 8, "content": "imm_gen", "type": "submodule"}], "connectivity": [[0, 0, 0, 0, 0, 0, 0, 8], [8, 1, 2, 3, 4, 5, 6, 7]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "A", "type": "input port"}, {"id": 1, "content": "B", "type": "input port"}, {"id": 2, "content": "D", "type": "output port"}, {"id": 3, "content": "Borrow_out", "type": "output port"}, {"id": 4, "content": "sub0", "type": "submodule"}, {"id": 5, "content": "sub1", "type": "submodule"}, {"id": 6, "content": "sub2", "type": "submodule"}, {"id": 7, "content": "sub3", "type": "submodule"}, {"id": 8, "content": "sub4", "type": "submodule"}, {"id": 9, "content": "sub5", "type": "submodule"}, {"id": 10, "content": "sub6", "type": "submodule"}, {"id": 11, "content": "sub7", "type": "submodule"}], "connectivity": [[1, 0, 1, 4, 0, 0, 1, 5, 0, 6, 1, 0, 7, 1, 0, 1, 8, 1, 9, 0, 1, 10, 0, 8, 9, 10, 4, 7, 5, 6, 11, 11], [4, 4, 5, 5, 5, 6, 6, 6, 7, 7, 7, 8, 8, 8, 9, 9, 9, 10, 10, 10, 11, 11, 11, 2, 2, 2, 2, 2, 2, 2, 2, 3]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "rst", "type": "input port"}, {"id": 2, "content": "a00", "type": "input port"}, {"id": 3, "content": "a01", "type": "input port"}, {"id": 4, "content": "a10", "type": "input port"}, {"id": 5, "content": "a11", "type": "input port"}, {"id": 6, "content": "b00", "type": "input port"}, {"id": 7, "content": "b01", "type": "input port"}, {"id": 8, "content": "b10", "type": "input port"}, {"id": 9, "content": "b11", "type": "input port"}, {"id": 10, "content": "c00", "type": "output port"}, {"id": 11, "content": "c01", "type": "output port"}, {"id": 12, "content": "c10", "type": "output port"}, {"id": 13, "content": "c11", "type": "output port"}, {"id": 14, "content": "pe00", "type": "submodule"}, {"id": 15, "content": "pe01", "type": "submodule"}, {"id": 16, "content": "pe10", "type": "submodule"}, {"id": 17, "content": "pe11", "type": "submodule"}], "connectivity": [[0, 1, 6, 2, 3, 0, 1, 7, 4, 0, 1, 8, 9, 0, 1, 5, 14, 15, 16, 17], [14, 14, 14, 14, 15, 15, 15, 15, 16, 16, 16, 16, 17, 17, 17, 17, 10, 11, 12, 13]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "in", "type": "input port"}, {"id": 1, "content": "shift_amount", "type": "input port"}, {"id": 2, "content": "direction", "type": "input port"}, {"id": 3, "content": "out", "type": "output port"}, {"id": 4, "content": "lcs", "type": "submodule"}, {"id": 5, "content": "rcs", "type": "submodule"}], "connectivity": [[1, 0, 1, 0, 2, 5, 4], [4, 4, 5, 5, 3, 3, 3]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "rst", "type": "input port"}, {"id": 2, "content": "a0", "type": "input port"}, {"id": 3, "content": "a1", "type": "input port"}, {"id": 4, "content": "a2", "type": "input port"}, {"id": 5, "content": "a3", "type": "input port"}, {"id": 6, "content": "b", "type": "input port"}, {"id": 7, "content": "c", "type": "output port"}, {"id": 8, "content": "pe0", "type": "submodule"}, {"id": 9, "content": "pe1", "type": "submodule"}, {"id": 10, "content": "pe2", "type": "submodule"}, {"id": 11, "content": "pe3", "type": "submodule"}], "connectivity": [[2, 1, 6, 0, 3, 1, 6, 0, 0, 1, 6, 4, 5, 0, 1, 6, 9, 11, 10, 8], [8, 8, 8, 8, 9, 9, 9, 9, 10, 10, 10, 10, 11, 11, 11, 11, 7, 7, 7, 7]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "A", "type": "input port"}, {"id": 1, "content": "B", "type": "input port"}, {"id": 2, "content": "Result", "type": "output port"}, {"id": 3, "content": "Borrow_out", "type": "output port"}, {"id": 4, "content": "low_sub", "type": "submodule"}, {"id": 5, "content": "high_sub", "type": "submodule"}], "connectivity": [[0, 1, 1, 0, 5, 4, 5, 4], [4, 4, 5, 5, 2, 2, 3, 3]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "A", "type": "input port"}, {"id": 1, "content": "B", "type": "input port"}, {"id": 2, "content": "D", "type": "output port"}, {"id": 3, "content": "B_out", "type": "output port"}, {"id": 4, "content": "adder_inst", "type": "submodule"}], "connectivity": [[0, 1, 4, 4], [4, 4, 2, 3]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "rst", "type": "input port"}, {"id": 2, "content": "control_signal", "type": "input port"}, {"id": 3, "content": "pass_flag", "type": "output port"}, {"id": 4, "content": "extractor", "type": "submodule"}, {"id": 5, "content": "verifier", "type": "submodule"}], "connectivity": [[2, 4, 5], [4, 5, 3]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "rst", "type": "input port"}, {"id": 2, "content": "a", "type": "input port"}, {"id": 3, "content": "b0", "type": "input port"}, {"id": 4, "content": "b1", "type": "input port"}, {"id": 5, "content": "b2", "type": "input port"}, {"id": 6, "content": "b3", "type": "input port"}, {"id": 7, "content": "c0", "type": "output port"}, {"id": 8, "content": "c1", "type": "output port"}, {"id": 9, "content": "c2", "type": "output port"}, {"id": 10, "content": "c3", "type": "output port"}, {"id": 11, "content": "pe0", "type": "submodule"}, {"id": 12, "content": "pe1", "type": "submodule"}, {"id": 13, "content": "pe2", "type": "submodule"}, {"id": 14, "content": "pe3", "type": "submodule"}], "connectivity": [[2, 3, 0, 1, 2, 3, 0, 1, 2, 0, 1, 4, 2, 0, 1, 5, 11, 12, 13, 14], [11, 11, 11, 11, 12, 12, 12, 12, 13, 13, 13, 13, 14, 14, 14, 14, 7, 8, 9, 10]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "rst_n", "type": "input port"}, {"id": 2, "content": "clk_div", "type": "output port"}, {"id": 3, "content": "u_counter", "type": "submodule"}, {"id": 4, "content": "u_toggle_gen", "type": "submodule"}], "connectivity": [[1, 0, 1, 0, 3, 4], [3, 3, 4, 4, 4, 2]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "opcode", "type": "input port"}, {"id": 1, "content": "funct3", "type": "input port"}, {"id": 2, "content": "alu_op", "type": "output port"}, {"id": 3, "content": "mem_read", "type": "output port"}, {"id": 4, "content": "reg_write", "type": "output port"}, {"id": 5, "content": "mem_to_reg", "type": "output port"}, {"id": 6, "content": "decoder", "type": "submodule"}], "connectivity": [[0, 1, 6, 6, 6, 6], [6, 6, 2, 3, 4, 5]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "A", "type": "input port"}, {"id": 1, "content": "B", "type": "input port"}, {"id": 2, "content": "S", "type": "output port"}, {"id": 3, "content": "Cout", "type": "output port"}, {"id": 4, "content": "RCA1", "type": "submodule"}, {"id": 5, "content": "RCA2", "type": "submodule"}, {"id": 6, "content": "RCA3", "type": "submodule"}, {"id": 7, "content": "RCA4", "type": "submodule"}, {"id": 8, "content": "RCA5", "type": "submodule"}, {"id": 9, "content": "RCA6", "type": "submodule"}, {"id": 10, "content": "RCA7", "type": "submodule"}, {"id": 11, "content": "RCA8", "type": "submodule"}], "connectivity": [[0, 1, 1, 4, 0, 0, 1, 5, 0, 6, 1, 1, 7, 0, 0, 1, 8, 0, 9, 1, 1, 10, 0, 11, 6, 10, 4, 9, 8, 5, 7, 11], [4, 4, 5, 5, 5, 6, 6, 6, 7, 7, 7, 8, 8, 8, 9, 9, 9, 10, 10, 10, 11, 11, 11, 2, 2, 2, 2, 2, 2, 2, 2, 3]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "rst_n", "type": "input port"}, {"id": 2, "content": "data_in", "type": "input port"}, {"id": 3, "content": "start", "type": "input port"}, {"id": 4, "content": "data_out", "type": "output port"}, {"id": 5, "content": "u_scaler", "type": "submodule"}, {"id": 6, "content": "u_accumulator", "type": "submodule"}], "connectivity": [[2, 3, 1, 0, 5, 6], [5, 6, 6, 6, 6, 4]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "data", "type": "input port"}, {"id": 1, "content": "ctrl", "type": "input port"}, {"id": 2, "content": "result", "type": "output port"}], "connectivity": [[1, 0], [2, 2]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "rst", "type": "input port"}, {"id": 2, "content": "a0", "type": "input port"}, {"id": 3, "content": "a1", "type": "input port"}, {"id": 4, "content": "a2", "type": "input port"}, {"id": 5, "content": "a3", "type": "input port"}, {"id": 6, "content": "b", "type": "input port"}, {"id": 7, "content": "c0", "type": "output port"}, {"id": 8, "content": "c1", "type": "output port"}, {"id": 9, "content": "c2", "type": "output port"}, {"id": 10, "content": "c3", "type": "output port"}, {"id": 11, "content": "pe0", "type": "submodule"}, {"id": 12, "content": "pe1", "type": "submodule"}, {"id": 13, "content": "pe2", "type": "submodule"}, {"id": 14, "content": "pe3", "type": "submodule"}], "connectivity": [[2, 1, 6, 0, 3, 1, 6, 0, 0, 1, 6, 4, 5, 0, 1, 6, 11, 12, 13, 14], [11, 11, 11, 11, 12, 12, 12, 12, 13, 13, 13, 13, 14, 14, 14, 14, 7, 8, 9, 10]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "rst_n", "type": "input port"}, {"id": 2, "content": "data_in", "type": "input port"}, {"id": 3, "content": "enable", "type": "input port"}, {"id": 4, "content": "data_out", "type": "output port"}, {"id": 5, "content": "u_data_input", "type": "submodule"}, {"id": 6, "content": "u_accumulator", "type": "submodule"}, {"id": 7, "content": "u_reset_logic", "type": "submodule"}], "connectivity": [[2, 3, 7, 1, 0, 5, 2, 1, 0, 6], [5, 6, 6, 6, 6, 6, 6, 7, 7, 4]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "rst", "type": "input port"}, {"id": 2, "content": "a", "type": "input port"}, {"id": 3, "content": "b0", "type": "input port"}, {"id": 4, "content": "c", "type": "output port"}, {"id": 5, "content": "pe0", "type": "submodule"}, {"id": 6, "content": "pe1", "type": "submodule"}, {"id": 7, "content": "pe2", "type": "submodule"}, {"id": 8, "content": "pe3", "type": "submodule"}, {"id": 9, "content": "pe4", "type": "submodule"}, {"id": 10, "content": "pe5", "type": "submodule"}, {"id": 11, "content": "pe6", "type": "submodule"}, {"id": 12, "content": "pe7", "type": "submodule"}], "connectivity": [[2, 3, 0, 1, 2, 3, 0, 1, 2, 3, 1, 0, 2, 3, 1, 0, 2, 3, 1, 0, 2, 3, 1, 0, 2, 3, 1, 0, 2, 3, 1, 0, 11, 10, 6, 7, 9, 12, 5, 8], [5, 5, 5, 5, 6, 6, 6, 6, 7, 7, 7, 7, 8, 8, 8, 8, 9, 9, 9, 9, 10, 10, 10, 10, 11, 11, 11, 11, 12, 12, 12, 12, 4, 4, 4, 4, 4, 4, 4, 4]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "data_in", "type": "input port"}, {"id": 1, "content": "mode_sel", "type": "input port"}, {"id": 2, "content": "data_out", "type": "output port"}, {"id": 3, "content": "br8", "type": "submodule"}, {"id": 4, "content": "br16", "type": "submodule"}, {"id": 5, "content": "br32", "type": "submodule"}, {"id": 6, "content": "output_mux", "type": "submodule"}], "connectivity": [[0, 0, 0, 3, 5, 4, 1, 6], [3, 4, 5, 6, 6, 6, 6, 2]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "rst_n", "type": "input port"}, {"id": 2, "content": "fib_select", "type": "input port"}, {"id": 3, "content": "clk_out", "type": "output port"}, {"id": 4, "content": "fib_gen", "type": "submodule"}, {"id": 5, "content": "div", "type": "submodule"}], "connectivity": [[2, 1, 0, 4, 5], [4, 5, 5, 5, 3]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "A", "type": "input port"}, {"id": 1, "content": "B", "type": "input port"}, {"id": 2, "content": "D", "type": "output port"}, {"id": 3, "content": "B_out", "type": "output port"}, {"id": 4, "content": "lowerSub", "type": "submodule"}, {"id": 5, "content": "higherSub", "type": "submodule"}], "connectivity": [[0, 1, 1, 0, 4, 5, 5], [4, 4, 5, 5, 2, 2, 3]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "A", "type": "input port"}, {"id": 1, "content": "B", "type": "input port"}, {"id": 2, "content": "Sum", "type": "output port"}, {"id": 3, "content": "Cout", "type": "output port"}, {"id": 4, "content": "adder0", "type": "submodule"}, {"id": 5, "content": "adder1", "type": "submodule"}, {"id": 6, "content": "adder2", "type": "submodule"}, {"id": 7, "content": "adder3", "type": "submodule"}, {"id": 8, "content": "adder4", "type": "submodule"}, {"id": 9, "content": "adder5", "type": "submodule"}, {"id": 10, "content": "adder6", "type": "submodule"}, {"id": 11, "content": "adder7", "type": "submodule"}], "connectivity": [[0, 1, 1, 4, 0, 0, 1, 5, 0, 1, 6, 1, 7, 0, 0, 1, 8, 0, 1, 9, 1, 10, 0, 11, 5, 10, 9, 8, 7, 4, 6, 11], [4, 4, 5, 5, 5, 6, 6, 6, 7, 7, 7, 8, 8, 8, 9, 9, 9, 10, 10, 10, 11, 11, 11, 2, 2, 2, 2, 2, 2, 2, 2, 3]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "a", "type": "input port"}, {"id": 1, "content": "b", "type": "input port"}, {"id": 2, "content": "sum", "type": "output port"}, {"id": 3, "content": "carry_out", "type": "output port"}, {"id": 4, "content": "gp0", "type": "submodule"}, {"id": 5, "content": "pt0", "type": "submodule"}, {"id": 6, "content": "sg0", "type": "submodule"}], "connectivity": [[0, 1, 4, 4, 5, 6, 6], [4, 4, 5, 6, 6, 2, 3]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "a", "type": "input port"}, {"id": 1, "content": "b", "type": "input port"}, {"id": 2, "content": "cin", "type": "input port"}, {"id": 3, "content": "sum", "type": "output port"}, {"id": 4, "content": "cout", "type": "output port"}, {"id": 5, "content": "cla1", "type": "submodule"}, {"id": 6, "content": "cla2", "type": "submodule"}, {"id": 7, "content": "cla3", "type": "submodule"}, {"id": 8, "content": "cla4", "type": "submodule"}], "connectivity": [[0, 1, 2, 0, 5, 1, 0, 6, 1, 0, 7, 1, 8, 7, 5, 6, 8], [5, 5, 5, 6, 6, 6, 7, 7, 7, 8, 8, 8, 3, 3, 3, 3, 4]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "rst_n", "type": "input port"}, {"id": 2, "content": "data_in", "type": "input port"}, {"id": 3, "content": "weight", "type": "input port"}, {"id": 4, "content": "enable", "type": "input port"}, {"id": 5, "content": "trigger", "type": "input port"}, {"id": 6, "content": "overflow", "type": "output port"}, {"id": 7, "content": "data_out", "type": "output port"}, {"id": 8, "content": "u_weighted_adder", "type": "submodule"}, {"id": 9, "content": "u_output_controller", "type": "submodule"}], "connectivity": [[3, 8, 2, 1, 0, 5, 8, 9, 9], [8, 8, 8, 9, 9, 9, 9, 6, 7]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "rst_n", "type": "input port"}, {"id": 2, "content": "data_in", "type": "input port"}, {"id": 3, "content": "mode", "type": "input port"}, {"id": 4, "content": "input_valid", "type": "input port"}, {"id": 5, "content": "result_valid", "type": "output port"}, {"id": 6, "content": "result", "type": "output port"}, {"id": 7, "content": "u_operation_selector", "type": "submodule"}, {"id": 8, "content": "u_data_accumulator", "type": "submodule"}, {"id": 9, "content": "u_count_and_output_control", "type": "submodule"}], "connectivity": [[3, 2, 9, 1, 7, 9, 0, 1, 0, 4, 9, 8], [7, 7, 7, 8, 8, 8, 8, 9, 9, 9, 5, 6]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "rst_n", "type": "input port"}, {"id": 2, "content": "enable", "type": "input port"}, {"id": 3, "content": "mode", "type": "input port"}, {"id": 4, "content": "data_in", "type": "input port"}, {"id": 5, "content": "overflow", "type": "output port"}, {"id": 6, "content": "result", "type": "output port"}, {"id": 7, "content": "u_control_logic", "type": "submodule"}, {"id": 8, "content": "u_accumulator", "type": "submodule"}], "connectivity": [[3, 4, 1, 2, 0, 7, 8, 8], [7, 7, 8, 8, 8, 8, 5, 6]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "in", "type": "input port"}, {"id": 1, "content": "ctrl", "type": "input port"}, {"id": 2, "content": "out", "type": "output port"}], "connectivity": [[0], [2]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "instr", "type": "input port"}, {"id": 2, "content": "op_type", "type": "output port"}, {"id": 3, "content": "rs1", "type": "output port"}, {"id": 4, "content": "rs2_imm", "type": "output port"}, {"id": 5, "content": "op_dec", "type": "submodule"}, {"id": 6, "content": "reg_id", "type": "submodule"}, {"id": 7, "content": "imm_ext", "type": "submodule"}], "connectivity": [[1, 1, 1, 5, 6, 7], [5, 6, 7, 2, 3, 4]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "A", "type": "input port"}, {"id": 1, "content": "B", "type": "input port"}, {"id": 2, "content": "Diff", "type": "output port"}, {"id": 3, "content": "B_out", "type": "output port"}, {"id": 4, "content": "sub_lower", "type": "submodule"}, {"id": 5, "content": "sub_higher", "type": "submodule"}], "connectivity": [[0, 1, 1, 0, 4, 5, 5], [4, 4, 5, 5, 2, 2, 3]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "in", "type": "input port"}, {"id": 1, "content": "out", "type": "output port"}], "connectivity": [[0], [1]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "rst", "type": "input port"}, {"id": 2, "content": "set_div", "type": "input port"}, {"id": 3, "content": "clk_div", "type": "output port"}, {"id": 4, "content": "err", "type": "output port"}, {"id": 5, "content": "u_counter", "type": "submodule"}, {"id": 6, "content": "u_toggle", "type": "submodule"}], "connectivity": [[2, 0, 1, 0, 1, 5, 6, 2], [5, 5, 5, 6, 6, 6, 3, 4]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "a", "type": "input port"}, {"id": 1, "content": "b", "type": "input port"}, {"id": 2, "content": "sum", "type": "output port"}, {"id": 3, "content": "cout", "type": "output port"}], "connectivity": [[0, 1, 0, 1], [2, 2, 3, 3]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "rst_n", "type": "input port"}, {"id": 2, "content": "instr", "type": "input port"}, {"id": 3, "content": "opcode", "type": "output port"}, {"id": 4, "content": "instr_type", "type": "output port"}, {"id": 5, "content": "extract", "type": "submodule"}, {"id": 6, "content": "determine", "type": "submodule"}], "connectivity": [[2, 5, 5, 6], [5, 6, 3, 4]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "rst_n", "type": "input port"}, {"id": 2, "content": "num1", "type": "input port"}, {"id": 3, "content": "num2", "type": "input port"}, {"id": 4, "content": "load", "type": "input port"}, {"id": 5, "content": "operation_complete", "type": "output port"}, {"id": 6, "content": "result", "type": "output port"}, {"id": 7, "content": "u_product_module", "type": "submodule"}, {"id": 8, "content": "u_accumulation_module", "type": "submodule"}, {"id": 9, "content": "u_control_unit", "type": "submodule"}], "connectivity": [[3, 4, 2, 9, 0, 1, 7, 1, 0, 7, 4, 9, 8], [7, 7, 7, 8, 8, 8, 8, 9, 9, 9, 9, 5, 6]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "A", "type": "input port"}, {"id": 1, "content": "B", "type": "input port"}, {"id": 2, "content": "D", "type": "output port"}, {"id": 3, "content": "B_out", "type": "output port"}, {"id": 4, "content": "sub_low", "type": "submodule"}, {"id": 5, "content": "sub_high", "type": "submodule"}], "connectivity": [[0, 1, 1, 0, 4, 5, 5], [4, 4, 5, 5, 2, 2, 3]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "rst_n", "type": "input port"}, {"id": 2, "content": "rate", "type": "input port"}, {"id": 3, "content": "clk_mult", "type": "output port"}, {"id": 4, "content": "u_binary_counter", "type": "submodule"}, {"id": 5, "content": "u_pulse_generator", "type": "submodule"}], "connectivity": [[1, 0, 2, 4, 1, 0, 5], [4, 4, 4, 5, 5, 5, 3]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "A", "type": "input port"}, {"id": 1, "content": "B", "type": "input port"}, {"id": 2, "content": "S", "type": "output port"}, {"id": 3, "content": "Cout", "type": "output port"}, {"id": 4, "content": "RCA0", "type": "submodule"}, {"id": 5, "content": "RCA1", "type": "submodule"}, {"id": 6, "content": "RCA2", "type": "submodule"}, {"id": 7, "content": "RCA3", "type": "submodule"}, {"id": 8, "content": "RCA4", "type": "submodule"}, {"id": 9, "content": "RCA5", "type": "submodule"}, {"id": 10, "content": "RCA6", "type": "submodule"}, {"id": 11, "content": "RCA7", "type": "submodule"}], "connectivity": [[0, 1, 1, 4, 0, 0, 1, 5, 0, 1, 6, 1, 7, 0, 0, 1, 8, 0, 1, 9, 1, 10, 0, 8, 6, 11, 7, 5, 4, 10, 9, 11], [4, 4, 5, 5, 5, 6, 6, 6, 7, 7, 7, 8, 8, 8, 9, 9, 9, 10, 10, 10, 11, 11, 11, 2, 2, 2, 2, 2, 2, 2, 2, 3]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "rst", "type": "input port"}, {"id": 2, "content": "a", "type": "input port"}, {"id": 3, "content": "b", "type": "input port"}, {"id": 4, "content": "result", "type": "output port"}, {"id": 5, "content": "pe0", "type": "submodule"}, {"id": 6, "content": "pe1", "type": "submodule"}, {"id": 7, "content": "pe2", "type": "submodule"}, {"id": 8, "content": "pe3", "type": "submodule"}], "connectivity": [[2, 0, 1, 3, 1, 0, 5, 2, 3, 1, 6, 0, 2, 3, 1, 0, 7, 2, 3, 8], [5, 5, 5, 5, 6, 6, 6, 6, 6, 7, 7, 7, 7, 7, 8, 8, 8, 8, 8, 4]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "A", "type": "input port"}, {"id": 1, "content": "B", "type": "input port"}, {"id": 2, "content": "D", "type": "output port"}, {"id": 3, "content": "B_out", "type": "output port"}, {"id": 4, "content": "sub0", "type": "submodule"}, {"id": 5, "content": "sub1", "type": "submodule"}, {"id": 6, "content": "sub2", "type": "submodule"}, {"id": 7, "content": "sub3", "type": "submodule"}], "connectivity": [[0, 1, 1, 4, 0, 0, 1, 5, 0, 1, 6, 7, 6, 5, 4, 7], [4, 4, 5, 5, 5, 6, 6, 6, 7, 7, 7, 2, 2, 2, 2, 3]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "rst_n", "type": "input port"}, {"id": 2, "content": "set_div", "type": "input port"}, {"id": 3, "content": "clk_div", "type": "output port"}, {"id": 4, "content": "u_dynamic_counter", "type": "submodule"}], "connectivity": [[2, 1, 0, 4], [4, 4, 4, 3]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "rst_n", "type": "input port"}, {"id": 2, "content": "data_in", "type": "input port"}, {"id": 3, "content": "enable_accumulate", "type": "input port"}, {"id": 4, "content": "overflow", "type": "output port"}, {"id": 5, "content": "data_out", "type": "output port"}, {"id": 6, "content": "valid_out", "type": "output port"}, {"id": 7, "content": "u_input_controller", "type": "submodule"}, {"id": 8, "content": "u_accumulator", "type": "submodule"}, {"id": 9, "content": "u_overflow_detector", "type": "submodule"}], "connectivity": [[1, 0, 3, 7, 1, 2, 0, 1, 0, 8, 9, 8, 7], [7, 7, 7, 8, 8, 8, 8, 9, 9, 9, 4, 5, 6]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "rst_n", "type": "input port"}, {"id": 2, "content": "data_in", "type": "input port"}, {"id": 3, "content": "factor", "type": "input port"}, {"id": 4, "content": "valid_in", "type": "input port"}, {"id": 5, "content": "valid_out", "type": "output port"}, {"id": 6, "content": "result", "type": "output port"}, {"id": 7, "content": "u_product_module", "type": "submodule"}, {"id": 8, "content": "u_counter", "type": "submodule"}, {"id": 9, "content": "u_data_accumulator", "type": "submodule"}, {"id": 10, "content": "u_valid_output", "type": "submodule"}], "connectivity": [[2, 3, 8, 0, 1, 4, 1, 0, 7, 4, 8, 0, 1, 10, 9], [7, 7, 8, 8, 8, 8, 9, 9, 9, 9, 10, 10, 10, 5, 6]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "rst", "type": "input port"}, {"id": 2, "content": "a0", "type": "input port"}, {"id": 3, "content": "a1", "type": "input port"}, {"id": 4, "content": "a2", "type": "input port"}, {"id": 5, "content": "a3", "type": "input port"}, {"id": 6, "content": "a4", "type": "input port"}, {"id": 7, "content": "a5", "type": "input port"}, {"id": 8, "content": "a6", "type": "input port"}, {"id": 9, "content": "a7", "type": "input port"}, {"id": 10, "content": "b0", "type": "input port"}, {"id": 11, "content": "c0", "type": "output port"}, {"id": 12, "content": "c1", "type": "output port"}, {"id": 13, "content": "c2", "type": "output port"}, {"id": 14, "content": "c3", "type": "output port"}, {"id": 15, "content": "c4", "type": "output port"}, {"id": 16, "content": "c5", "type": "output port"}, {"id": 17, "content": "c6", "type": "output port"}, {"id": 18, "content": "c7", "type": "output port"}, {"id": 19, "content": "pe0", "type": "submodule"}, {"id": 20, "content": "pe1", "type": "submodule"}, {"id": 21, "content": "pe2", "type": "submodule"}, {"id": 22, "content": "pe3", "type": "submodule"}, {"id": 23, "content": "pe4", "type": "submodule"}, {"id": 24, "content": "pe5", "type": "submodule"}, {"id": 25, "content": "pe6", "type": "submodule"}, {"id": 26, "content": "pe7", "type": "submodule"}], "connectivity": [[10, 2, 1, 0, 10, 3, 1, 0, 10, 1, 4, 0, 5, 10, 1, 0, 10, 1, 6, 0, 7, 10, 1, 0, 10, 1, 8, 0, 10, 1, 9, 0, 19, 20, 21, 22, 23, 24, 25, 26], [19, 19, 19, 19, 20, 20, 20, 20, 21, 21, 21, 21, 22, 22, 22, 22, 23, 23, 23, 23, 24, 24, 24, 24, 25, 25, 25, 25, 26, 26, 26, 26, 11, 12, 13, 14, 15, 16, 17, 18]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "A", "type": "input port"}, {"id": 1, "content": "B", "type": "input port"}, {"id": 2, "content": "D", "type": "output port"}, {"id": 3, "content": "B_out", "type": "output port"}, {"id": 4, "content": "sub0", "type": "submodule"}, {"id": 5, "content": "sub1", "type": "submodule"}, {"id": 6, "content": "sub2", "type": "submodule"}, {"id": 7, "content": "sub3", "type": "submodule"}, {"id": 8, "content": "comp0", "type": "submodule"}, {"id": 9, "content": "comp1", "type": "submodule"}, {"id": 10, "content": "comp2", "type": "submodule"}, {"id": 11, "content": "comp3", "type": "submodule"}], "connectivity": [[0, 1, 0, 1, 8, 0, 9, 1, 0, 10, 1, 4, 8, 5, 6, 9, 10, 7, 4, 7, 5, 6, 11], [4, 4, 5, 5, 5, 6, 6, 6, 7, 7, 7, 8, 9, 9, 10, 10, 11, 11, 2, 2, 2, 2, 3]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "rst_n", "type": "input port"}, {"id": 2, "content": "sel", "type": "input port"}, {"id": 3, "content": "clk_out", "type": "output port"}, {"id": 4, "content": "u_div4", "type": "submodule"}, {"id": 5, "content": "u_div8", "type": "submodule"}], "connectivity": [[1, 0, 1, 0, 5, 4, 2], [4, 4, 5, 5, 3, 3, 3]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "rst", "type": "input port"}, {"id": 2, "content": "a0", "type": "input port"}, {"id": 3, "content": "a1", "type": "input port"}, {"id": 4, "content": "a2", "type": "input port"}, {"id": 5, "content": "a3", "type": "input port"}, {"id": 6, "content": "b0", "type": "input port"}, {"id": 7, "content": "c", "type": "output port"}, {"id": 8, "content": "pe0", "type": "submodule"}, {"id": 9, "content": "pe1", "type": "submodule"}, {"id": 10, "content": "pe2", "type": "submodule"}, {"id": 11, "content": "pe3", "type": "submodule"}], "connectivity": [[6, 2, 1, 0, 6, 3, 1, 0, 6, 0, 1, 4, 5, 6, 0, 1, 10, 11, 9, 8], [8, 8, 8, 8, 9, 9, 9, 9, 10, 10, 10, 10, 11, 11, 11, 11, 7, 7, 7, 7]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "data", "type": "input port"}, {"id": 1, "content": "shift_amt", "type": "input port"}, {"id": 2, "content": "shift_dir", "type": "input port"}, {"id": 3, "content": "shifted_data", "type": "output port"}], "connectivity": [[1, 0], [3, 3]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "rst", "type": "input port"}, {"id": 2, "content": "vec", "type": "input port"}, {"id": 3, "content": "mat", "type": "input port"}, {"id": 4, "content": "product", "type": "output port"}, {"id": 5, "content": "pe0", "type": "submodule"}, {"id": 6, "content": "pe1", "type": "submodule"}, {"id": 7, "content": "pe2", "type": "submodule"}, {"id": 8, "content": "pe3", "type": "submodule"}], "connectivity": [[2, 0, 1, 3, 2, 0, 1, 3, 2, 0, 1, 3, 2, 0, 1, 3, 5, 6, 7, 8], [5, 5, 5, 5, 6, 6, 6, 6, 7, 7, 7, 7, 8, 8, 8, 8, 4, 4, 4, 4]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "rst", "type": "input port"}, {"id": 2, "content": "vecA", "type": "input port"}, {"id": 3, "content": "vecB", "type": "input port"}, {"id": 4, "content": "vecSum", "type": "output port"}, {"id": 5, "content": "ae0", "type": "submodule"}, {"id": 6, "content": "ae1", "type": "submodule"}, {"id": 7, "content": "ae2", "type": "submodule"}, {"id": 8, "content": "ae3", "type": "submodule"}, {"id": 9, "content": "ae4", "type": "submodule"}, {"id": 10, "content": "ae5", "type": "submodule"}, {"id": 11, "content": "ae6", "type": "submodule"}, {"id": 12, "content": "ae7", "type": "submodule"}], "connectivity": [[2, 0, 1, 3, 2, 0, 1, 3, 2, 0, 1, 3, 2, 0, 1, 3, 2, 0, 1, 3, 2, 0, 1, 3, 2, 0, 1, 3, 2, 0, 1, 3, 5, 6, 12, 8, 7, 9, 11, 10], [5, 5, 5, 5, 6, 6, 6, 6, 7, 7, 7, 7, 8, 8, 8, 8, 9, 9, 9, 9, 10, 10, 10, 10, 11, 11, 11, 11, 12, 12, 12, 12, 4, 4, 4, 4, 4, 4, 4, 4]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "rst", "type": "input port"}, {"id": 2, "content": "a0", "type": "input port"}, {"id": 3, "content": "a1", "type": "input port"}, {"id": 4, "content": "a2", "type": "input port"}, {"id": 5, "content": "b0", "type": "input port"}, {"id": 6, "content": "p0", "type": "output port"}, {"id": 7, "content": "p1", "type": "output port"}, {"id": 8, "content": "p2", "type": "output port"}, {"id": 9, "content": "pe0", "type": "submodule"}, {"id": 10, "content": "pe1", "type": "submodule"}, {"id": 11, "content": "pe2", "type": "submodule"}], "connectivity": [[5, 2, 1, 0, 5, 3, 1, 0, 5, 1, 4, 0, 9, 10, 11], [9, 9, 9, 9, 10, 10, 10, 10, 11, 11, 11, 11, 6, 7, 8]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "rst_n", "type": "input port"}, {"id": 2, "content": "clk_div", "type": "output port"}, {"id": 3, "content": "clk_div_n", "type": "output port"}, {"id": 4, "content": "u_divider", "type": "submodule"}, {"id": 5, "content": "u_inverter", "type": "submodule"}], "connectivity": [[1, 0, 4, 4, 5], [4, 4, 5, 2, 3]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "rst", "type": "input port"}, {"id": 2, "content": "a00", "type": "input port"}, {"id": 3, "content": "a01", "type": "input port"}, {"id": 4, "content": "a10", "type": "input port"}, {"id": 5, "content": "a11", "type": "input port"}, {"id": 6, "content": "b0", "type": "input port"}, {"id": 7, "content": "b1", "type": "input port"}, {"id": 8, "content": "c0", "type": "output port"}, {"id": 9, "content": "c1", "type": "output port"}, {"id": 10, "content": "pe00", "type": "submodule"}, {"id": 11, "content": "pe01", "type": "submodule"}, {"id": 12, "content": "pe10", "type": "submodule"}, {"id": 13, "content": "pe11", "type": "submodule"}], "connectivity": [[6, 0, 1, 2, 3, 0, 1, 7, 4, 6, 0, 1, 0, 1, 5, 7, 11, 10, 12, 13], [10, 10, 10, 10, 11, 11, 11, 11, 12, 12, 12, 12, 13, 13, 13, 13, 8, 8, 9, 9]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "rst_n", "type": "input port"}, {"id": 2, "content": "data_a", "type": "input port"}, {"id": 3, "content": "data_b", "type": "input port"}, {"id": 4, "content": "enable", "type": "input port"}, {"id": 5, "content": "result_valid", "type": "output port"}, {"id": 6, "content": "result", "type": "output port"}, {"id": 7, "content": "u_multiplier", "type": "submodule"}, {"id": 8, "content": "u_accumulator", "type": "submodule"}, {"id": 9, "content": "u_result_control", "type": "submodule"}], "connectivity": [[2, 3, 7, 1, 4, 0, 1, 0, 8, 9], [7, 7, 8, 8, 8, 8, 9, 9, 9, 5]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "rst", "type": "input port"}, {"id": 2, "content": "a00", "type": "input port"}, {"id": 3, "content": "a01", "type": "input port"}, {"id": 4, "content": "a10", "type": "input port"}, {"id": 5, "content": "a11", "type": "input port"}, {"id": 6, "content": "b00", "type": "input port"}, {"id": 7, "content": "b01", "type": "input port"}, {"id": 8, "content": "b10", "type": "input port"}, {"id": 9, "content": "b11", "type": "input port"}, {"id": 10, "content": "p00", "type": "output port"}, {"id": 11, "content": "p01", "type": "output port"}, {"id": 12, "content": "p10", "type": "output port"}, {"id": 13, "content": "p11", "type": "output port"}, {"id": 14, "content": "pe00", "type": "submodule"}, {"id": 15, "content": "pe01", "type": "submodule"}, {"id": 16, "content": "pe10", "type": "submodule"}, {"id": 17, "content": "pe11", "type": "submodule"}], "connectivity": [[0, 1, 6, 2, 3, 0, 1, 7, 4, 0, 1, 8, 7, 1, 5, 0, 14, 15, 16, 17], [14, 14, 14, 14, 15, 15, 15, 15, 16, 16, 16, 16, 17, 17, 17, 17, 10, 11, 12, 13]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "data_in", "type": "input port"}, {"id": 1, "content": "shift_amt", "type": "input port"}, {"id": 2, "content": "direction", "type": "input port"}, {"id": 3, "content": "data_out", "type": "output port"}, {"id": 4, "content": "left_shift", "type": "submodule"}, {"id": 5, "content": "right_shift", "type": "submodule"}], "connectivity": [[0, 1, 0, 1, 2, 5, 4], [4, 4, 5, 5, 3, 3, 3]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "A", "type": "input port"}, {"id": 1, "content": "B", "type": "input port"}, {"id": 2, "content": "D", "type": "output port"}, {"id": 3, "content": "B_out", "type": "output port"}, {"id": 4, "content": "sub1", "type": "submodule"}, {"id": 5, "content": "sub2", "type": "submodule"}, {"id": 6, "content": "sub3", "type": "submodule"}, {"id": 7, "content": "sub4", "type": "submodule"}], "connectivity": [[0, 1, 1, 4, 0, 0, 1, 5, 0, 1, 6, 6, 7, 5, 4, 7], [4, 4, 5, 5, 5, 6, 6, 6, 7, 7, 7, 2, 2, 2, 2, 3]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "X", "type": "input port"}, {"id": 1, "content": "Y", "type": "input port"}, {"id": 2, "content": "Result", "type": "output port"}, {"id": 3, "content": "Overflow", "type": "output port"}, {"id": 4, "content": "low_part", "type": "submodule"}, {"id": 5, "content": "high_part", "type": "submodule"}], "connectivity": [[0, 1, 0, 1, 4, 5, 4, 5], [4, 4, 5, 5, 5, 2, 2, 3]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "data_in", "type": "input port"}, {"id": 1, "content": "shift_dir", "type": "input port"}, {"id": 2, "content": "data_out", "type": "output port"}], "connectivity": [[1, 0], [2, 2]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "rst_n", "type": "input port"}, {"id": 2, "content": "data_in", "type": "input port"}, {"id": 3, "content": "weight", "type": "input port"}, {"id": 4, "content": "ema_out", "type": "output port"}, {"id": 5, "content": "u_data_multiplier", "type": "submodule"}, {"id": 6, "content": "u_ema_calculator", "type": "submodule"}], "connectivity": [[3, 2, 1, 0, 5, 6], [5, 5, 6, 6, 6, 4]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "a", "type": "input port"}, {"id": 1, "content": "b", "type": "input port"}, {"id": 2, "content": "cin", "type": "input port"}, {"id": 3, "content": "sum", "type": "output port"}, {"id": 4, "content": "cout", "type": "output port"}, {"id": 5, "content": "cla16", "type": "submodule"}, {"id": 6, "content": "csa8_1", "type": "submodule"}, {"id": 7, "content": "csa8_2", "type": "submodule"}], "connectivity": [[0, 1, 2, 0, 5, 1, 0, 6, 1, 6, 5, 7, 7], [5, 5, 5, 6, 6, 6, 7, 7, 7, 3, 3, 3, 4]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "rst", "type": "input port"}, {"id": 2, "content": "a", "type": "input port"}, {"id": 3, "content": "b0", "type": "input port"}, {"id": 4, "content": "b1", "type": "input port"}, {"id": 5, "content": "b2", "type": "input port"}, {"id": 6, "content": "b3", "type": "input port"}, {"id": 7, "content": "c0", "type": "output port"}, {"id": 8, "content": "c1", "type": "output port"}, {"id": 9, "content": "c2", "type": "output port"}, {"id": 10, "content": "c3", "type": "output port"}, {"id": 11, "content": "pe0", "type": "submodule"}, {"id": 12, "content": "pe1", "type": "submodule"}, {"id": 13, "content": "pe2", "type": "submodule"}, {"id": 14, "content": "pe3", "type": "submodule"}], "connectivity": [[2, 3, 0, 1, 2, 0, 1, 4, 2, 0, 1, 5, 2, 0, 1, 6, 11, 12, 13, 14], [11, 11, 11, 11, 12, 12, 12, 12, 13, 13, 13, 13, 14, 14, 14, 14, 7, 8, 9, 10]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "A", "type": "input port"}, {"id": 1, "content": "B", "type": "input port"}, {"id": 2, "content": "clk", "type": "input port"}, {"id": 3, "content": "D", "type": "output port"}, {"id": 4, "content": "B_out", "type": "output port"}, {"id": 5, "content": "final_adder", "type": "submodule"}], "connectivity": [[0, 1, 5, 5], [5, 5, 3, 4]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "A", "type": "input port"}, {"id": 1, "content": "B", "type": "input port"}, {"id": 2, "content": "Sum", "type": "output port"}, {"id": 3, "content": "Cout", "type": "output port"}, {"id": 4, "content": "add0", "type": "submodule"}, {"id": 5, "content": "add1", "type": "submodule"}, {"id": 6, "content": "add2", "type": "submodule"}, {"id": 7, "content": "add3", "type": "submodule"}, {"id": 8, "content": "add4", "type": "submodule"}, {"id": 9, "content": "add5", "type": "submodule"}, {"id": 10, "content": "add6", "type": "submodule"}, {"id": 11, "content": "add7", "type": "submodule"}], "connectivity": [[0, 1, 1, 4, 0, 0, 1, 5, 0, 6, 1, 1, 7, 0, 0, 1, 8, 0, 9, 1, 1, 10, 0, 8, 6, 5, 10, 4, 9, 11, 7, 11], [4, 4, 5, 5, 5, 6, 6, 6, 7, 7, 7, 8, 8, 8, 9, 9, 9, 10, 10, 10, 11, 11, 11, 2, 2, 2, 2, 2, 2, 2, 2, 3]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "rst_n", "type": "input port"}, {"id": 2, "content": "div_factor", "type": "input port"}, {"id": 3, "content": "clk_div", "type": "output port"}, {"id": 4, "content": "u_dynamic_counter", "type": "submodule"}], "connectivity": [[1, 0, 2, 4], [4, 4, 4, 3]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "rst", "type": "input port"}, {"id": 2, "content": "instruction", "type": "input port"}, {"id": 3, "content": "is_add", "type": "output port"}, {"id": 4, "content": "is_sub", "type": "output port"}, {"id": 5, "content": "ext_op", "type": "submodule"}, {"id": 6, "content": "dec_arith", "type": "submodule"}], "connectivity": [[2, 5, 6, 6], [5, 6, 3, 4]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "rst", "type": "input port"}, {"id": 2, "content": "instruction", "type": "input port"}, {"id": 3, "content": "opcode", "type": "output port"}, {"id": 4, "content": "rd", "type": "output port"}, {"id": 5, "content": "rs1", "type": "output port"}, {"id": 6, "content": "rs2", "type": "output port"}, {"id": 7, "content": "funct3", "type": "output port"}, {"id": 8, "content": "funct7", "type": "output port"}, {"id": 9, "content": "imm", "type": "output port"}, {"id": 10, "content": "imm_extractor", "type": "submodule"}], "connectivity": [[2, 0, 1, 2, 2, 2, 2, 2, 2, 10], [10, 10, 10, 3, 4, 5, 6, 7, 8, 9]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "A", "type": "input port"}, {"id": 1, "content": "B", "type": "input port"}, {"id": 2, "content": "Difference", "type": "output port"}, {"id": 3, "content": "Borrow_out", "type": "output port"}, {"id": 4, "content": "s0", "type": "submodule"}, {"id": 5, "content": "s1", "type": "submodule"}, {"id": 6, "content": "s2", "type": "submodule"}, {"id": 7, "content": "s3", "type": "submodule"}, {"id": 8, "content": "s4", "type": "submodule"}, {"id": 9, "content": "s5", "type": "submodule"}, {"id": 10, "content": "s6", "type": "submodule"}, {"id": 11, "content": "s7", "type": "submodule"}], "connectivity": [[1, 0, 1, 4, 0, 0, 1, 5, 0, 1, 6, 0, 7, 1, 0, 1, 8, 1, 9, 0, 1, 10, 0, 7, 10, 9, 8, 6, 4, 5, 11, 11], [4, 4, 5, 5, 5, 6, 6, 6, 7, 7, 7, 8, 8, 8, 9, 9, 9, 10, 10, 10, 11, 11, 11, 2, 2, 2, 2, 2, 2, 2, 2, 3]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "rst", "type": "input port"}, {"id": 2, "content": "a0", "type": "input port"}, {"id": 3, "content": "a1", "type": "input port"}, {"id": 4, "content": "a2", "type": "input port"}, {"id": 5, "content": "a3", "type": "input port"}, {"id": 6, "content": "b", "type": "input port"}, {"id": 7, "content": "c0", "type": "output port"}, {"id": 8, "content": "c1", "type": "output port"}, {"id": 9, "content": "c2", "type": "output port"}, {"id": 10, "content": "c3", "type": "output port"}, {"id": 11, "content": "pe0", "type": "submodule"}, {"id": 12, "content": "pe1", "type": "submodule"}, {"id": 13, "content": "pe2", "type": "submodule"}, {"id": 14, "content": "pe3", "type": "submodule"}], "connectivity": [[2, 1, 6, 0, 3, 1, 6, 0, 0, 1, 6, 4, 5, 0, 1, 6, 11, 12, 13, 14], [11, 11, 11, 11, 12, 12, 12, 12, 13, 13, 13, 13, 14, 14, 14, 14, 7, 8, 9, 10]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "data_in", "type": "input port"}, {"id": 1, "content": "shift_val", "type": "input port"}, {"id": 2, "content": "direction", "type": "input port"}, {"id": 3, "content": "data_out", "type": "output port"}], "connectivity": [[1, 0], [3, 3]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "X", "type": "input port"}, {"id": 1, "content": "Y", "type": "input port"}, {"id": 2, "content": "Result", "type": "output port"}, {"id": 3, "content": "Overflow", "type": "output port"}, {"id": 4, "content": "sub1", "type": "submodule"}, {"id": 5, "content": "sub2", "type": "submodule"}, {"id": 6, "content": "sub3", "type": "submodule"}, {"id": 7, "content": "sub4", "type": "submodule"}], "connectivity": [[0, 1, 0, 1, 0, 1, 0, 1, 7, 5, 4, 6, 7, 5, 4, 6], [4, 4, 5, 5, 6, 6, 7, 7, 2, 2, 2, 2, 3, 3, 3, 3]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "A", "type": "input port"}, {"id": 1, "content": "B", "type": "input port"}, {"id": 2, "content": "Diff", "type": "output port"}, {"id": 3, "content": "Borrow_out", "type": "output port"}, {"id": 4, "content": "LSB_sub", "type": "submodule"}, {"id": 5, "content": "MSB_sub", "type": "submodule"}], "connectivity": [[0, 1, 1, 0, 4, 5, 5], [4, 4, 5, 5, 2, 2, 3]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "data_in", "type": "input port"}, {"id": 1, "content": "shift_ctrl", "type": "input port"}, {"id": 2, "content": "data_out", "type": "output port"}, {"id": 3, "content": "ls", "type": "submodule"}, {"id": 4, "content": "rs", "type": "submodule"}], "connectivity": [[0, 1, 0, 1, 3, 1, 4], [3, 3, 4, 4, 2, 2, 2]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "A", "type": "input port"}, {"id": 1, "content": "B", "type": "input port"}, {"id": 2, "content": "Diff", "type": "output port"}, {"id": 3, "content": "Borrow_out", "type": "output port"}, {"id": 4, "content": "sub_lower", "type": "submodule"}, {"id": 5, "content": "sub_upper", "type": "submodule"}], "connectivity": [[0, 1, 1, 0, 4, 5, 5], [4, 4, 5, 5, 2, 2, 3]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "data", "type": "input port"}, {"id": 1, "content": "shift_amt", "type": "input port"}, {"id": 2, "content": "direction", "type": "input port"}, {"id": 3, "content": "shifted_data", "type": "output port"}], "connectivity": [[2, 1, 0], [3, 3, 3]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "opcode", "type": "input port"}, {"id": 1, "content": "zero_flag", "type": "input port"}, {"id": 2, "content": "negative_flag", "type": "input port"}, {"id": 3, "content": "branch_taken", "type": "output port"}, {"id": 4, "content": "logic_unit", "type": "submodule"}], "connectivity": [[0, 1, 2, 4], [4, 4, 4, 3]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "rst", "type": "input port"}, {"id": 2, "content": "instr", "type": "input port"}, {"id": 3, "content": "op", "type": "output port"}, {"id": 4, "content": "rs1", "type": "output port"}, {"id": 5, "content": "rs2", "type": "output port"}, {"id": 6, "content": "offset", "type": "output port"}, {"id": 7, "content": "dec1", "type": "submodule"}], "connectivity": [[2, 7, 2, 2, 2, 2], [7, 3, 3, 4, 5, 6]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "rst", "type": "input port"}, {"id": 2, "content": "br_instr", "type": "input port"}, {"id": 3, "content": "valid_instr", "type": "input port"}, {"id": 4, "content": "br_type", "type": "output port"}, {"id": 5, "content": "br_target", "type": "output port"}, {"id": 6, "content": "type_dec", "type": "submodule"}, {"id": 7, "content": "target_dec", "type": "submodule"}], "connectivity": [[0, 1, 2, 3, 0, 1, 2, 3, 6, 7], [6, 6, 6, 6, 7, 7, 7, 7, 4, 5]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "A", "type": "input port"}, {"id": 1, "content": "B", "type": "input port"}, {"id": 2, "content": "S", "type": "output port"}, {"id": 3, "content": "Cout", "type": "output port"}, {"id": 4, "content": "KS1", "type": "submodule"}, {"id": 5, "content": "KS2", "type": "submodule"}, {"id": 6, "content": "KS3", "type": "submodule"}, {"id": 7, "content": "KS4", "type": "submodule"}, {"id": 8, "content": "KS5", "type": "submodule"}, {"id": 9, "content": "KS6", "type": "submodule"}, {"id": 10, "content": "KS7", "type": "submodule"}, {"id": 11, "content": "KS8", "type": "submodule"}], "connectivity": [[0, 1, 1, 4, 0, 0, 1, 5, 0, 1, 6, 1, 7, 0, 0, 1, 8, 0, 1, 9, 1, 10, 0, 6, 10, 5, 8, 11, 7, 9, 4, 11], [4, 4, 5, 5, 5, 6, 6, 6, 7, 7, 7, 8, 8, 8, 9, 9, 9, 10, 10, 10, 11, 11, 11, 2, 2, 2, 2, 2, 2, 2, 2, 3]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "A", "type": "input port"}, {"id": 1, "content": "B", "type": "input port"}, {"id": 2, "content": "Sum", "type": "output port"}, {"id": 3, "content": "Carry_out", "type": "output port"}, {"id": 4, "content": "adder0", "type": "submodule"}, {"id": 5, "content": "adder1", "type": "submodule"}, {"id": 6, "content": "adder2", "type": "submodule"}, {"id": 7, "content": "adder3", "type": "submodule"}, {"id": 8, "content": "adder4", "type": "submodule"}, {"id": 9, "content": "adder5", "type": "submodule"}, {"id": 10, "content": "adder6", "type": "submodule"}, {"id": 11, "content": "adder7", "type": "submodule"}], "connectivity": [[0, 1, 1, 4, 0, 0, 5, 1, 0, 6, 1, 1, 7, 0, 0, 1, 8, 0, 1, 9, 1, 10, 0, 6, 7, 9, 8, 10, 11, 5, 4, 11], [4, 4, 5, 5, 5, 6, 6, 6, 7, 7, 7, 8, 8, 8, 9, 9, 9, 10, 10, 10, 11, 11, 11, 2, 2, 2, 2, 2, 2, 2, 2, 3]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "rst_n", "type": "input port"}, {"id": 2, "content": "mode_sel", "type": "input port"}, {"id": 3, "content": "clk_div", "type": "output port"}, {"id": 4, "content": "div_by_10", "type": "submodule"}, {"id": 5, "content": "div_by_20", "type": "submodule"}], "connectivity": [[1, 0, 1, 0, 5, 4, 2], [4, 4, 5, 5, 3, 3, 3]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "A", "type": "input port"}, {"id": 1, "content": "B", "type": "input port"}, {"id": 2, "content": "Result", "type": "output port"}, {"id": 3, "content": "Borrow_out", "type": "output port"}, {"id": 4, "content": "sub1", "type": "submodule"}, {"id": 5, "content": "sub2", "type": "submodule"}, {"id": 6, "content": "sub3", "type": "submodule"}, {"id": 7, "content": "sub4", "type": "submodule"}], "connectivity": [[1, 0, 0, 1, 4, 0, 1, 5, 0, 1, 6, 5, 4, 7, 6, 7], [4, 4, 5, 5, 5, 6, 6, 6, 7, 7, 7, 2, 2, 2, 2, 3]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "data_in", "type": "input port"}, {"id": 1, "content": "shift_amt", "type": "input port"}, {"id": 2, "content": "shift_en", "type": "input port"}, {"id": 3, "content": "data_out", "type": "output port"}], "connectivity": [[2, 0, 1], [3, 3, 3]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "enable", "type": "input port"}, {"id": 2, "content": "current_addr", "type": "input port"}, {"id": 3, "content": "offset", "type": "input port"}, {"id": 4, "content": "branch_target", "type": "output port"}, {"id": 5, "content": "adder", "type": "submodule"}], "connectivity": [[3, 2, 5], [5, 5, 4]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "A", "type": "input port"}, {"id": 1, "content": "B", "type": "input port"}, {"id": 2, "content": "D", "type": "output port"}, {"id": 3, "content": "B_out", "type": "output port"}, {"id": 4, "content": "complement_inst", "type": "submodule"}, {"id": 5, "content": "increment_inst", "type": "submodule"}, {"id": 6, "content": "adder_inst", "type": "submodule"}], "connectivity": [[1, 4, 0, 6, 5, 6, 5, 6], [4, 5, 6, 6, 6, 2, 2, 3]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "rst_n", "type": "input port"}, {"id": 2, "content": "data_in", "type": "input port"}, {"id": 3, "content": "mode", "type": "input port"}, {"id": 4, "content": "enable", "type": "input port"}, {"id": 5, "content": "overflow", "type": "output port"}, {"id": 6, "content": "acc_out", "type": "output port"}, {"id": 7, "content": "u_alu", "type": "submodule"}, {"id": 8, "content": "u_accumulator", "type": "submodule"}, {"id": 9, "content": "u_overflow_detection", "type": "submodule"}], "connectivity": [[3, 8, 2, 4, 0, 1, 7, 7, 9, 8], [7, 7, 7, 8, 8, 8, 8, 9, 5, 6]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "rst_n", "type": "input port"}, {"id": 2, "content": "data_in", "type": "input port"}, {"id": 3, "content": "valid_in", "type": "input port"}, {"id": 4, "content": "op_select", "type": "input port"}, {"id": 5, "content": "valid_out", "type": "output port"}, {"id": 6, "content": "result_out", "type": "output port"}, {"id": 7, "content": "u_control", "type": "submodule"}, {"id": 8, "content": "u_data_processor", "type": "submodule"}, {"id": 9, "content": "u_output_control", "type": "submodule"}], "connectivity": [[4, 1, 0, 3, 1, 0, 4, 7, 2, 1, 0, 8, 7, 9, 9], [7, 7, 7, 7, 8, 8, 8, 8, 8, 9, 9, 9, 9, 5, 6]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "data", "type": "input port"}, {"id": 1, "content": "ctrl", "type": "input port"}, {"id": 2, "content": "out", "type": "output port"}], "connectivity": [[0], [2]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "A", "type": "input port"}, {"id": 1, "content": "B", "type": "input port"}, {"id": 2, "content": "D", "type": "output port"}, {"id": 3, "content": "B_out", "type": "output port"}, {"id": 4, "content": "adder_inst", "type": "submodule"}], "connectivity": [[0, 1, 4, 4], [4, 4, 2, 3]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "rst", "type": "input port"}, {"id": 2, "content": "v0", "type": "input port"}, {"id": 3, "content": "v1", "type": "input port"}, {"id": 4, "content": "v2", "type": "input port"}, {"id": 5, "content": "v3", "type": "input port"}, {"id": 6, "content": "addend", "type": "input port"}, {"id": 7, "content": "sum0", "type": "output port"}, {"id": 8, "content": "sum1", "type": "output port"}, {"id": 9, "content": "sum2", "type": "output port"}, {"id": 10, "content": "sum3", "type": "output port"}, {"id": 11, "content": "pe0", "type": "submodule"}, {"id": 12, "content": "pe1", "type": "submodule"}, {"id": 13, "content": "pe2", "type": "submodule"}, {"id": 14, "content": "pe3", "type": "submodule"}], "connectivity": [[2, 0, 1, 6, 0, 1, 3, 6, 4, 0, 1, 6, 5, 0, 1, 6, 11, 12, 13, 14], [11, 11, 11, 11, 12, 12, 12, 12, 13, 13, 13, 13, 14, 14, 14, 14, 7, 8, 9, 10]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "rst_n", "type": "input port"}, {"id": 2, "content": "data_in", "type": "input port"}, {"id": 3, "content": "start", "type": "input port"}, {"id": 4, "content": "overflow", "type": "output port"}, {"id": 5, "content": "sum", "type": "output port"}, {"id": 6, "content": "u_sum_module", "type": "submodule"}, {"id": 7, "content": "u_overflow_control", "type": "submodule"}], "connectivity": [[3, 1, 2, 0, 6, 7, 6], [6, 6, 6, 6, 7, 4, 5]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "A", "type": "input port"}, {"id": 1, "content": "B", "type": "input port"}, {"id": 2, "content": "S", "type": "output port"}, {"id": 3, "content": "Cout", "type": "output port"}, {"id": 4, "content": "add0", "type": "submodule"}, {"id": 5, "content": "add1", "type": "submodule"}, {"id": 6, "content": "add2", "type": "submodule"}, {"id": 7, "content": "add3", "type": "submodule"}, {"id": 8, "content": "add4", "type": "submodule"}, {"id": 9, "content": "add5", "type": "submodule"}, {"id": 10, "content": "add6", "type": "submodule"}, {"id": 11, "content": "add7", "type": "submodule"}], "connectivity": [[0, 1, 1, 4, 0, 0, 1, 5, 0, 6, 1, 1, 7, 0, 0, 1, 8, 0, 9, 1, 1, 10, 0, 9, 11, 8, 7, 6, 4, 10, 5, 11], [4, 4, 5, 5, 5, 6, 6, 6, 7, 7, 7, 8, 8, 8, 9, 9, 9, 10, 10, 10, 11, 11, 11, 2, 2, 2, 2, 2, 2, 2, 2, 3]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "A", "type": "input port"}, {"id": 1, "content": "B", "type": "input port"}, {"id": 2, "content": "S", "type": "output port"}, {"id": 3, "content": "C_out", "type": "output port"}, {"id": 4, "content": "CSA1", "type": "submodule"}, {"id": 5, "content": "CSA2", "type": "submodule"}, {"id": 6, "content": "CSA3", "type": "submodule"}, {"id": 7, "content": "CSA4", "type": "submodule"}], "connectivity": [[1, 0, 0, 1, 4, 0, 1, 5, 1, 6, 0, 6, 5, 4, 7, 7], [4, 4, 5, 5, 5, 6, 6, 6, 7, 7, 7, 2, 2, 2, 2, 3]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "rst_n", "type": "input port"}, {"id": 2, "content": "data_in", "type": "input port"}, {"id": 3, "content": "enable", "type": "input port"}, {"id": 4, "content": "data_out", "type": "output port"}, {"id": 5, "content": "u_accumulator", "type": "submodule"}, {"id": 6, "content": "u_control_logic", "type": "submodule"}], "connectivity": [[6, 2, 3, 0, 1, 5, 6], [5, 5, 6, 6, 6, 6, 4]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "a", "type": "input port"}, {"id": 1, "content": "b", "type": "input port"}, {"id": 2, "content": "sum", "type": "output port"}, {"id": 3, "content": "gp0", "type": "submodule"}, {"id": 4, "content": "spt0", "type": "submodule"}, {"id": 5, "content": "sc0", "type": "submodule"}], "connectivity": [[0, 1, 3, 0, 4, 1, 5], [3, 3, 4, 5, 5, 5, 2]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "A", "type": "input port"}, {"id": 1, "content": "B", "type": "input port"}, {"id": 2, "content": "D", "type": "output port"}, {"id": 3, "content": "B_out", "type": "output port"}, {"id": 4, "content": "sub1", "type": "submodule"}, {"id": 5, "content": "sub2", "type": "submodule"}, {"id": 6, "content": "sub3", "type": "submodule"}, {"id": 7, "content": "sub4", "type": "submodule"}], "connectivity": [[0, 1, 1, 0, 0, 1, 0, 1, 6, 7, 4, 5, 7], [4, 4, 5, 5, 6, 6, 7, 7, 2, 2, 2, 2, 3]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "data", "type": "input port"}, {"id": 1, "content": "shift_amt", "type": "input port"}, {"id": 2, "content": "mode", "type": "input port"}, {"id": 3, "content": "out", "type": "output port"}], "connectivity": [[2, 0], [3, 3]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "A", "type": "input port"}, {"id": 1, "content": "B", "type": "input port"}, {"id": 2, "content": "D", "type": "output port"}, {"id": 3, "content": "B_out", "type": "output port"}, {"id": 4, "content": "lower_sub", "type": "submodule"}, {"id": 5, "content": "upper_sub", "type": "submodule"}], "connectivity": [[0, 1, 1, 0, 4, 5, 5], [4, 4, 5, 5, 2, 2, 3]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "A", "type": "input port"}, {"id": 1, "content": "B", "type": "input port"}, {"id": 2, "content": "Sum", "type": "output port"}, {"id": 3, "content": "CarryOut", "type": "output port"}, {"id": 4, "content": "gp0", "type": "submodule"}, {"id": 5, "content": "pt0", "type": "submodule"}], "connectivity": [[0, 1, 4, 5, 4, 5, 4], [4, 4, 5, 2, 2, 3, 3]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "rst", "type": "input port"}, {"id": 2, "content": "a00", "type": "input port"}, {"id": 3, "content": "a01", "type": "input port"}, {"id": 4, "content": "a10", "type": "input port"}, {"id": 5, "content": "a11", "type": "input port"}, {"id": 6, "content": "b00", "type": "input port"}, {"id": 7, "content": "b01", "type": "input port"}, {"id": 8, "content": "b10", "type": "input port"}, {"id": 9, "content": "b11", "type": "input port"}, {"id": 10, "content": "c00", "type": "output port"}, {"id": 11, "content": "c01", "type": "output port"}, {"id": 12, "content": "c10", "type": "output port"}, {"id": 13, "content": "c11", "type": "output port"}, {"id": 14, "content": "pe00", "type": "submodule"}, {"id": 15, "content": "pe01", "type": "submodule"}, {"id": 16, "content": "pe10", "type": "submodule"}, {"id": 17, "content": "pe11", "type": "submodule"}], "connectivity": [[0, 1, 6, 2, 3, 1, 14, 0, 8, 0, 1, 14, 15, 1, 16, 0, 14, 15, 16, 17], [14, 14, 14, 14, 15, 15, 15, 15, 16, 16, 16, 16, 17, 17, 17, 17, 10, 11, 12, 13]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "data_in", "type": "input port"}, {"id": 1, "content": "shift_amt", "type": "input port"}, {"id": 2, "content": "data_out", "type": "output port"}, {"id": 3, "content": "sh1", "type": "submodule"}, {"id": 4, "content": "sh2_1", "type": "submodule"}, {"id": 5, "content": "sh2_2", "type": "submodule"}, {"id": 6, "content": "sh4_1", "type": "submodule"}, {"id": 7, "content": "sh4_2", "type": "submodule"}, {"id": 8, "content": "sh4_3", "type": "submodule"}, {"id": 9, "content": "sh4_4", "type": "submodule"}, {"id": 10, "content": "sh8_1", "type": "submodule"}, {"id": 11, "content": "sh8_2", "type": "submodule"}, {"id": 12, "content": "sh8_3", "type": "submodule"}, {"id": 13, "content": "sh8_4", "type": "submodule"}, {"id": 14, "content": "sh8_5", "type": "submodule"}, {"id": 15, "content": "sh8_6", "type": "submodule"}, {"id": 16, "content": "sh8_7", "type": "submodule"}, {"id": 17, "content": "sh8_8", "type": "submodule"}], "connectivity": [[0, 1, 7, 3, 11, 1, 15, 4, 12, 16, 1, 8, 9, 1, 5, 13, 10, 1, 14, 6, 7, 3, 11, 1, 15, 4, 12, 16, 1, 8, 9, 1, 5, 13, 10, 14, 1, 6, 7, 3, 11, 1, 15, 4, 12, 16, 1, 8, 9, 1, 5, 13, 10, 14, 1, 6, 7, 3, 11, 1, 15, 4, 12, 16, 1, 8, 17], [3, 3, 4, 4, 4, 4, 4, 5, 5, 5, 5, 5, 6, 6, 6, 6, 7, 7, 7, 7, 8, 8, 8, 8, 8, 9, 9, 9, 9, 9, 10, 10, 10, 10, 11, 11, 11, 11, 12, 12, 12, 12, 12, 13, 13, 13, 13, 13, 14, 14, 14, 14, 15, 15, 15, 15, 16, 16, 16, 16, 16, 17, 17, 17, 17, 17, 2]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "data_in", "type": "input port"}, {"id": 1, "content": "shift_ctrl", "type": "input port"}, {"id": 2, "content": "shift_amount", "type": "input port"}, {"id": 3, "content": "data_out", "type": "output port"}, {"id": 4, "content": "shift_left_inst", "type": "submodule"}, {"id": 5, "content": "shift_right_inst", "type": "submodule"}, {"id": 6, "content": "rotate_right_inst", "type": "submodule"}], "connectivity": [[2, 0, 2, 0, 2, 0, 6, 0, 5, 4], [4, 4, 5, 5, 6, 6, 3, 3, 3, 3]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "rst", "type": "input port"}, {"id": 2, "content": "instr", "type": "input port"}, {"id": 3, "content": "is_R_type", "type": "output port"}, {"id": 4, "content": "is_I_type", "type": "output port"}, {"id": 5, "content": "is_S_type", "type": "output port"}, {"id": 6, "content": "is_B_type", "type": "output port"}, {"id": 7, "content": "is_U_type", "type": "output port"}, {"id": 8, "content": "is_J_type", "type": "output port"}, {"id": 9, "content": "decode_R", "type": "submodule"}, {"id": 10, "content": "decode_I", "type": "submodule"}, {"id": 11, "content": "decode_S", "type": "submodule"}, {"id": 12, "content": "decode_B", "type": "submodule"}, {"id": 13, "content": "decode_U", "type": "submodule"}, {"id": 14, "content": "decode_J", "type": "submodule"}], "connectivity": [[0, 1, 2, 0, 1, 2, 0, 1, 2, 0, 1, 2, 0, 1, 2, 0, 1, 2, 9, 10, 11, 12, 13, 14], [9, 9, 9, 10, 10, 10, 11, 11, 11, 12, 12, 12, 13, 13, 13, 14, 14, 14, 3, 4, 5, 6, 7, 8]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "rst", "type": "input port"}, {"id": 2, "content": "enable", "type": "input port"}, {"id": 3, "content": "op_code", "type": "input port"}, {"id": 4, "content": "operand1", "type": "input port"}, {"id": 5, "content": "operand2", "type": "input port"}, {"id": 6, "content": "result", "type": "output port"}, {"id": 7, "content": "op_complete", "type": "output port"}, {"id": 8, "content": "add_mod", "type": "submodule"}, {"id": 9, "content": "sub_mod", "type": "submodule"}], "connectivity": [[4, 5, 4, 5, 8, 9], [8, 8, 9, 9, 6, 6]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "rst", "type": "input port"}, {"id": 2, "content": "instr", "type": "input port"}, {"id": 3, "content": "opcode", "type": "output port"}, {"id": 4, "content": "rd", "type": "output port"}, {"id": 5, "content": "funct3", "type": "output port"}, {"id": 6, "content": "rs1", "type": "output port"}, {"id": 7, "content": "rs2", "type": "output port"}, {"id": 8, "content": "imm", "type": "output port"}, {"id": 9, "content": "imm_generator", "type": "submodule"}], "connectivity": [[0, 1, 2, 2, 2, 2, 2, 2, 9], [9, 9, 9, 3, 4, 5, 6, 7, 8]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "a", "type": "input port"}, {"id": 1, "content": "b", "type": "input port"}, {"id": 2, "content": "cin", "type": "input port"}, {"id": 3, "content": "sum", "type": "output port"}, {"id": 4, "content": "cout", "type": "output port"}, {"id": 5, "content": "stage0", "type": "submodule"}], "connectivity": [[0, 1, 2, 0, 5, 1, 5], [5, 5, 5, 3, 3, 3, 4]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "instr", "type": "input port"}, {"id": 1, "content": "opcode", "type": "output port"}, {"id": 2, "content": "rd", "type": "output port"}, {"id": 3, "content": "funct3", "type": "output port"}, {"id": 4, "content": "rs1", "type": "output port"}, {"id": 5, "content": "rs2", "type": "output port"}, {"id": 6, "content": "funct7", "type": "output port"}, {"id": 7, "content": "imm", "type": "output port"}, {"id": 8, "content": "immi", "type": "submodule"}, {"id": 9, "content": "imms", "type": "submodule"}, {"id": 10, "content": "immb", "type": "submodule"}, {"id": 11, "content": "immu", "type": "submodule"}, {"id": 12, "content": "immj", "type": "submodule"}], "connectivity": [[0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 12, 11, 10, 8, 0, 9], [8, 9, 10, 11, 12, 1, 2, 3, 4, 5, 6, 7, 7, 7, 7, 7, 7]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "A", "type": "input port"}, {"id": 1, "content": "B", "type": "input port"}, {"id": 2, "content": "D", "type": "output port"}, {"id": 3, "content": "B_out", "type": "output port"}, {"id": 4, "content": "invert_b", "type": "submodule"}, {"id": 5, "content": "add_one", "type": "submodule"}, {"id": 6, "content": "adder", "type": "submodule"}], "connectivity": [[1, 4, 0, 5, 6, 6], [4, 5, 6, 6, 2, 3]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "A", "type": "input port"}, {"id": 1, "content": "B", "type": "input port"}, {"id": 2, "content": "Result", "type": "output port"}, {"id": 3, "content": "converter", "type": "submodule"}, {"id": 4, "content": "adder", "type": "submodule"}], "connectivity": [[1, 0, 3, 4], [3, 4, 4, 2]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "A", "type": "input port"}, {"id": 1, "content": "B", "type": "input port"}, {"id": 2, "content": "D", "type": "output port"}, {"id": 3, "content": "B_out", "type": "output port"}, {"id": 4, "content": "U0", "type": "submodule"}, {"id": 5, "content": "U1", "type": "submodule"}, {"id": 6, "content": "U2", "type": "submodule"}, {"id": 7, "content": "U3", "type": "submodule"}], "connectivity": [[1, 0, 1, 4, 0, 0, 1, 5, 0, 6, 1, 4, 5, 6, 7, 7], [4, 4, 5, 5, 5, 6, 6, 6, 7, 7, 7, 2, 2, 2, 2, 3]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "data_in", "type": "input port"}, {"id": 1, "content": "shift_amt", "type": "input port"}, {"id": 2, "content": "data_out", "type": "output port"}, {"id": 3, "content": "s0", "type": "submodule"}, {"id": 4, "content": "s1", "type": "submodule"}, {"id": 5, "content": "s2", "type": "submodule"}, {"id": 6, "content": "s3", "type": "submodule"}], "connectivity": [[0, 1, 3, 1, 1, 4, 1, 5, 6], [3, 3, 4, 4, 5, 5, 6, 6, 2]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "opcode", "type": "input port"}, {"id": 1, "content": "instr_type", "type": "output port"}, {"id": 2, "content": "drt", "type": "submodule"}, {"id": 3, "content": "dit", "type": "submodule"}, {"id": 4, "content": "dst", "type": "submodule"}, {"id": 5, "content": "dbt", "type": "submodule"}, {"id": 6, "content": "dut", "type": "submodule"}, {"id": 7, "content": "djt", "type": "submodule"}], "connectivity": [[0, 0, 0, 0, 0, 0, 3, 5, 6, 2, 7, 4], [2, 3, 4, 5, 6, 7, 1, 1, 1, 1, 1, 1]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "rst", "type": "input port"}, {"id": 2, "content": "instruction", "type": "input port"}, {"id": 3, "content": "opcode", "type": "output port"}, {"id": 4, "content": "funct3", "type": "output port"}, {"id": 5, "content": "funct7", "type": "output port"}, {"id": 6, "content": "imm", "type": "output port"}, {"id": 7, "content": "imm_i_decoder", "type": "submodule"}, {"id": 8, "content": "imm_s_decoder", "type": "submodule"}], "connectivity": [[2, 2, 2, 2, 2, 8, 2, 7], [7, 8, 3, 4, 5, 6, 6, 6]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "A", "type": "input port"}, {"id": 1, "content": "B", "type": "input port"}, {"id": 2, "content": "D", "type": "output port"}, {"id": 3, "content": "B_out", "type": "output port"}, {"id": 4, "content": "sub0", "type": "submodule"}, {"id": 5, "content": "sub1", "type": "submodule"}, {"id": 6, "content": "sub2", "type": "submodule"}, {"id": 7, "content": "sub3", "type": "submodule"}, {"id": 8, "content": "sub4", "type": "submodule"}, {"id": 9, "content": "sub5", "type": "submodule"}, {"id": 10, "content": "sub6", "type": "submodule"}, {"id": 11, "content": "sub7", "type": "submodule"}, {"id": 12, "content": "sub8", "type": "submodule"}, {"id": 13, "content": "sub9", "type": "submodule"}, {"id": 14, "content": "sub10", "type": "submodule"}, {"id": 15, "content": "sub11", "type": "submodule"}, {"id": 16, "content": "sub12", "type": "submodule"}, {"id": 17, "content": "sub13", "type": "submodule"}, {"id": 18, "content": "sub14", "type": "submodule"}, {"id": 19, "content": "sub15", "type": "submodule"}], "connectivity": [[1, 0, 1, 4, 0, 1, 5, 0, 1, 6, 0, 0, 7, 1, 0, 8, 1, 1, 9, 0, 0, 1, 10, 1, 11, 0, 1, 12, 0, 1, 13, 0, 0, 1, 14, 1, 15, 0, 1, 16, 0, 1, 17, 0, 1, 18, 0, 19, 13, 11, 5, 14, 4, 9, 12, 15, 8, 18, 10, 16, 17, 7, 6, 19], [4, 4, 5, 5, 5, 6, 6, 6, 7, 7, 7, 8, 8, 8, 9, 9, 9, 10, 10, 10, 11, 11, 11, 12, 12, 12, 13, 13, 13, 14, 14, 14, 15, 15, 15, 16, 16, 16, 17, 17, 17, 18, 18, 18, 19, 19, 19, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 3]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "data", "type": "input port"}, {"id": 1, "content": "ctrl", "type": "input port"}, {"id": 2, "content": "shifted_data", "type": "output port"}, {"id": 3, "content": "shifter_left", "type": "submodule"}, {"id": 4, "content": "shifter_right", "type": "submodule"}], "connectivity": [[1, 0, 1, 0, 3, 4, 1], [3, 3, 4, 4, 2, 2, 2]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "in", "type": "input port"}, {"id": 1, "content": "ctrl", "type": "input port"}, {"id": 2, "content": "out", "type": "output port"}], "connectivity": [[0, 1], [2, 2]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "data", "type": "input port"}, {"id": 1, "content": "shift_amt", "type": "input port"}, {"id": 2, "content": "shift_dir", "type": "input port"}, {"id": 3, "content": "shifted_data", "type": "output port"}], "connectivity": [[2, 1, 0], [3, 3, 3]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "rst", "type": "input port"}, {"id": 2, "content": "a0", "type": "input port"}, {"id": 3, "content": "a1", "type": "input port"}, {"id": 4, "content": "a2", "type": "input port"}, {"id": 5, "content": "a3", "type": "input port"}, {"id": 6, "content": "b", "type": "input port"}, {"id": 7, "content": "c", "type": "output port"}, {"id": 8, "content": "pe0", "type": "submodule"}, {"id": 9, "content": "pe1", "type": "submodule"}, {"id": 10, "content": "pe2", "type": "submodule"}, {"id": 11, "content": "pe3", "type": "submodule"}], "connectivity": [[2, 1, 6, 0, 3, 1, 6, 0, 0, 1, 6, 4, 5, 0, 1, 6, 9, 11, 8, 10], [8, 8, 8, 8, 9, 9, 9, 9, 10, 10, 10, 10, 11, 11, 11, 11, 7, 7, 7, 7]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "rst", "type": "input port"}, {"id": 2, "content": "a", "type": "input port"}, {"id": 3, "content": "b", "type": "input port"}, {"id": 4, "content": "result", "type": "output port"}, {"id": 5, "content": "pe0", "type": "submodule"}, {"id": 6, "content": "pe1", "type": "submodule"}, {"id": 7, "content": "pe2", "type": "submodule"}, {"id": 8, "content": "pe3", "type": "submodule"}], "connectivity": [[2, 0, 1, 3, 2, 0, 1, 3, 2, 0, 1, 3, 2, 0, 1, 3, 6, 7, 8, 5], [5, 5, 5, 5, 6, 6, 6, 6, 7, 7, 7, 7, 8, 8, 8, 8, 4, 4, 4, 4]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "mem", "type": "input port"}, {"id": 1, "content": "shift_dir", "type": "input port"}, {"id": 2, "content": "enable", "type": "input port"}, {"id": 3, "content": "shifted_mem", "type": "output port"}, {"id": 4, "content": "left", "type": "submodule"}, {"id": 5, "content": "right", "type": "submodule"}], "connectivity": [[0, 0, 5, 0, 4], [4, 5, 3, 3, 3]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "A", "type": "input port"}, {"id": 1, "content": "B", "type": "input port"}, {"id": 2, "content": "Diff", "type": "output port"}, {"id": 3, "content": "Overflow", "type": "output port"}, {"id": 4, "content": "tc", "type": "submodule"}, {"id": 5, "content": "add", "type": "submodule"}], "connectivity": [[1, 0, 4, 5, 0, 5, 1], [4, 5, 5, 2, 3, 3, 3]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "data_in", "type": "input port"}, {"id": 1, "content": "shift_amt", "type": "input port"}, {"id": 2, "content": "mode", "type": "input port"}, {"id": 3, "content": "data_out", "type": "output port"}, {"id": 4, "content": "right_module", "type": "submodule"}, {"id": 5, "content": "left_module", "type": "submodule"}, {"id": 6, "content": "output_mux", "type": "submodule"}], "connectivity": [[0, 1, 0, 1, 2, 4, 5, 6], [4, 4, 5, 5, 6, 6, 6, 3]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "a", "type": "input port"}, {"id": 1, "content": "b", "type": "input port"}, {"id": 2, "content": "cin", "type": "input port"}, {"id": 3, "content": "sum", "type": "output port"}, {"id": 4, "content": "cout", "type": "output port"}, {"id": 5, "content": "cla1", "type": "submodule"}, {"id": 6, "content": "cla2", "type": "submodule"}, {"id": 7, "content": "cla3", "type": "submodule"}, {"id": 8, "content": "cla4", "type": "submodule"}, {"id": 9, "content": "cla5", "type": "submodule"}, {"id": 10, "content": "cla6", "type": "submodule"}, {"id": 11, "content": "cla7", "type": "submodule"}, {"id": 12, "content": "cla8", "type": "submodule"}], "connectivity": [[0, 1, 2, 5, 0, 1, 0, 6, 1, 0, 7, 1, 0, 8, 1, 0, 9, 1, 0, 10, 1, 11, 0, 1, 12, 8, 9, 11, 6, 10, 5, 7, 12], [5, 5, 5, 6, 6, 6, 7, 7, 7, 8, 8, 8, 9, 9, 9, 10, 10, 10, 11, 11, 11, 12, 12, 12, 3, 3, 3, 3, 3, 3, 3, 3, 4]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "A", "type": "input port"}, {"id": 1, "content": "B", "type": "input port"}, {"id": 2, "content": "D", "type": "output port"}, {"id": 3, "content": "B_out", "type": "output port"}, {"id": 4, "content": "lower_half", "type": "submodule"}, {"id": 5, "content": "higher_half", "type": "submodule"}], "connectivity": [[0, 1, 1, 0, 5, 4, 5], [4, 4, 5, 5, 2, 2, 3]]}
