// Copyright (C) 2020  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and any partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details, at
// https://fpgasoftware.intel.com/eula.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition"

// DATE "06/10/2025 17:48:57"

// 
// Device: Altera 5CSEMA5F31C6 Package FBGA896
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module TPU (
	clk,
	control,
	data_arr,
	wt_arr,
	acc_out,
	pe30_out,
	pe31_out,
	pe32_out,
	pe33_out);
input 	clk;
input 	control;
input 	[31:0] data_arr;
input 	[31:0] wt_arr;
output 	[95:0] acc_out;
output 	[23:0] pe30_out;
output 	[23:0] pe31_out;
output 	[23:0] pe32_out;
output 	[23:0] pe33_out;

// Design Ports Information
// control	=>  Location: PIN_AD9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wt_arr[0]	=>  Location: PIN_F6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wt_arr[1]	=>  Location: PIN_AE28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wt_arr[2]	=>  Location: PIN_G12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wt_arr[3]	=>  Location: PIN_E11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wt_arr[4]	=>  Location: PIN_Y26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wt_arr[5]	=>  Location: PIN_AG26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wt_arr[6]	=>  Location: PIN_Y21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wt_arr[7]	=>  Location: PIN_B12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wt_arr[8]	=>  Location: PIN_H14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wt_arr[9]	=>  Location: PIN_H15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wt_arr[10]	=>  Location: PIN_V18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wt_arr[11]	=>  Location: PIN_D1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wt_arr[12]	=>  Location: PIN_AC28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wt_arr[13]	=>  Location: PIN_AF30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wt_arr[14]	=>  Location: PIN_K12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wt_arr[15]	=>  Location: PIN_Y23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wt_arr[16]	=>  Location: PIN_AB26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wt_arr[17]	=>  Location: PIN_W21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wt_arr[18]	=>  Location: PIN_AF25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wt_arr[19]	=>  Location: PIN_W24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wt_arr[20]	=>  Location: PIN_K14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wt_arr[21]	=>  Location: PIN_E2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wt_arr[22]	=>  Location: PIN_E4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wt_arr[23]	=>  Location: PIN_F8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// acc_out[0]	=>  Location: PIN_AF9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// acc_out[1]	=>  Location: PIN_H7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// acc_out[2]	=>  Location: PIN_B1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// acc_out[3]	=>  Location: PIN_AK16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// acc_out[4]	=>  Location: PIN_AH28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// acc_out[5]	=>  Location: PIN_AD25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// acc_out[6]	=>  Location: PIN_AH29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// acc_out[7]	=>  Location: PIN_AK26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// acc_out[8]	=>  Location: PIN_AK28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// acc_out[9]	=>  Location: PIN_AA15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// acc_out[10]	=>  Location: PIN_AB12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// acc_out[11]	=>  Location: PIN_AH22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// acc_out[12]	=>  Location: PIN_AB21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// acc_out[13]	=>  Location: PIN_D6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// acc_out[14]	=>  Location: PIN_AG7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// acc_out[15]	=>  Location: PIN_AG3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// acc_out[16]	=>  Location: PIN_C2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// acc_out[17]	=>  Location: PIN_B7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// acc_out[18]	=>  Location: PIN_B13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// acc_out[19]	=>  Location: PIN_B5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// acc_out[20]	=>  Location: PIN_F9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// acc_out[21]	=>  Location: PIN_AH30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// acc_out[22]	=>  Location: PIN_AE29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// acc_out[23]	=>  Location: PIN_C7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// acc_out[24]	=>  Location: PIN_AH19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// acc_out[25]	=>  Location: PIN_Y17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// acc_out[26]	=>  Location: PIN_AE9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// acc_out[27]	=>  Location: PIN_AK27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// acc_out[28]	=>  Location: PIN_V16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// acc_out[29]	=>  Location: PIN_AG16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// acc_out[30]	=>  Location: PIN_AH13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// acc_out[31]	=>  Location: PIN_AF10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// acc_out[32]	=>  Location: PIN_AF16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// acc_out[33]	=>  Location: PIN_AH18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// acc_out[34]	=>  Location: PIN_AE23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// acc_out[35]	=>  Location: PIN_AF8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// acc_out[36]	=>  Location: PIN_AC12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// acc_out[37]	=>  Location: PIN_AD17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// acc_out[38]	=>  Location: PIN_H12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// acc_out[39]	=>  Location: PIN_AF23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// acc_out[40]	=>  Location: PIN_AA19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// acc_out[41]	=>  Location: PIN_A8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// acc_out[42]	=>  Location: PIN_AA25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// acc_out[43]	=>  Location: PIN_AC22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// acc_out[44]	=>  Location: PIN_AB27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// acc_out[45]	=>  Location: PIN_A9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// acc_out[46]	=>  Location: PIN_C3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// acc_out[47]	=>  Location: PIN_E1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// acc_out[48]	=>  Location: PIN_AK4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// acc_out[49]	=>  Location: PIN_AJ26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// acc_out[50]	=>  Location: PIN_AG12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// acc_out[51]	=>  Location: PIN_Y19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// acc_out[52]	=>  Location: PIN_AJ22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// acc_out[53]	=>  Location: PIN_AD11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// acc_out[54]	=>  Location: PIN_AK29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// acc_out[55]	=>  Location: PIN_AE19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// acc_out[56]	=>  Location: PIN_AK21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// acc_out[57]	=>  Location: PIN_AJ21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// acc_out[58]	=>  Location: PIN_AG23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// acc_out[59]	=>  Location: PIN_AE26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// acc_out[60]	=>  Location: PIN_AH27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// acc_out[61]	=>  Location: PIN_AE22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// acc_out[62]	=>  Location: PIN_AA18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// acc_out[63]	=>  Location: PIN_AJ17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// acc_out[64]	=>  Location: PIN_AF14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// acc_out[65]	=>  Location: PIN_AH12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// acc_out[66]	=>  Location: PIN_F13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// acc_out[67]	=>  Location: PIN_B8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// acc_out[68]	=>  Location: PIN_F10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// acc_out[69]	=>  Location: PIN_AA28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// acc_out[70]	=>  Location: PIN_AE24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// acc_out[71]	=>  Location: PIN_Y24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// acc_out[72]	=>  Location: PIN_AE16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// acc_out[73]	=>  Location: PIN_AB13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// acc_out[74]	=>  Location: PIN_E8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// acc_out[75]	=>  Location: PIN_H13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// acc_out[76]	=>  Location: PIN_D12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// acc_out[77]	=>  Location: PIN_V17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// acc_out[78]	=>  Location: PIN_AH24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// acc_out[79]	=>  Location: PIN_AG15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// acc_out[80]	=>  Location: PIN_AK7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// acc_out[81]	=>  Location: PIN_AJ20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// acc_out[82]	=>  Location: PIN_A3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// acc_out[83]	=>  Location: PIN_F11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// acc_out[84]	=>  Location: PIN_G8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// acc_out[85]	=>  Location: PIN_AK24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// acc_out[86]	=>  Location: PIN_AH17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// acc_out[87]	=>  Location: PIN_AC9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// acc_out[88]	=>  Location: PIN_AJ24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// acc_out[89]	=>  Location: PIN_W15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// acc_out[90]	=>  Location: PIN_AA13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// acc_out[91]	=>  Location: PIN_AF28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// acc_out[92]	=>  Location: PIN_E6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// acc_out[93]	=>  Location: PIN_G15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// acc_out[94]	=>  Location: PIN_B6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// acc_out[95]	=>  Location: PIN_C13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pe30_out[0]	=>  Location: PIN_AG8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pe30_out[1]	=>  Location: PIN_B2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pe30_out[2]	=>  Location: PIN_J7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pe30_out[3]	=>  Location: PIN_AG21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pe30_out[4]	=>  Location: PIN_AG27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pe30_out[5]	=>  Location: PIN_AJ29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pe30_out[6]	=>  Location: PIN_W20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pe30_out[7]	=>  Location: PIN_AJ25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pe30_out[8]	=>  Location: PIN_AD20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pe30_out[9]	=>  Location: PIN_AA14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pe30_out[10]	=>  Location: PIN_AA12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pe30_out[11]	=>  Location: PIN_AK22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pe30_out[12]	=>  Location: PIN_AD24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pe30_out[13]	=>  Location: PIN_C5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pe30_out[14]	=>  Location: PIN_AF5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pe30_out[15]	=>  Location: PIN_AE7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pe30_out[16]	=>  Location: PIN_A13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pe30_out[17]	=>  Location: PIN_AG30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pe30_out[18]	=>  Location: PIN_W25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pe30_out[19]	=>  Location: PIN_D9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pe30_out[20]	=>  Location: PIN_A10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pe30_out[21]	=>  Location: PIN_B11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pe30_out[22]	=>  Location: PIN_AA21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pe30_out[23]	=>  Location: PIN_AD29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pe31_out[0]	=>  Location: PIN_AG18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pe31_out[1]	=>  Location: PIN_W17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pe31_out[2]	=>  Location: PIN_AE11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pe31_out[3]	=>  Location: PIN_AJ27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pe31_out[4]	=>  Location: PIN_W16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pe31_out[5]	=>  Location: PIN_AH20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pe31_out[6]	=>  Location: PIN_AK9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pe31_out[7]	=>  Location: PIN_AD7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pe31_out[8]	=>  Location: PIN_AE17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pe31_out[9]	=>  Location: PIN_AB17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pe31_out[10]	=>  Location: PIN_AH25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pe31_out[11]	=>  Location: PIN_AG1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pe31_out[12]	=>  Location: PIN_AH3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pe31_out[13]	=>  Location: PIN_AK19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pe31_out[14]	=>  Location: PIN_D5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pe31_out[15]	=>  Location: PIN_AF24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pe31_out[16]	=>  Location: PIN_AF21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pe31_out[17]	=>  Location: PIN_AD30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pe31_out[18]	=>  Location: PIN_AB22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pe31_out[19]	=>  Location: PIN_A5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pe31_out[20]	=>  Location: PIN_E13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pe31_out[21]	=>  Location: PIN_D11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pe31_out[22]	=>  Location: PIN_Y18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pe31_out[23]	=>  Location: PIN_G10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pe32_out[0]	=>  Location: PIN_AF13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pe32_out[1]	=>  Location: PIN_AD19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pe32_out[2]	=>  Location: PIN_AG13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pe32_out[3]	=>  Location: PIN_AA20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pe32_out[4]	=>  Location: PIN_AH23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pe32_out[5]	=>  Location: PIN_AE12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pe32_out[6]	=>  Location: PIN_AD21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pe32_out[7]	=>  Location: PIN_AE18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pe32_out[8]	=>  Location: PIN_AG22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pe32_out[9]	=>  Location: PIN_AJ16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pe32_out[10]	=>  Location: PIN_AG20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pe32_out[11]	=>  Location: PIN_AD27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pe32_out[12]	=>  Location: PIN_W19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pe32_out[13]	=>  Location: PIN_AC20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pe32_out[14]	=>  Location: PIN_AF20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pe32_out[15]	=>  Location: PIN_AK18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pe32_out[16]	=>  Location: PIN_AF15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pe32_out[17]	=>  Location: PIN_AJ12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pe32_out[18]	=>  Location: PIN_V25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pe32_out[19]	=>  Location: PIN_F14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pe32_out[20]	=>  Location: PIN_A6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pe32_out[21]	=>  Location: PIN_A11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pe32_out[22]	=>  Location: PIN_G11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pe32_out[23]	=>  Location: PIN_AB23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pe33_out[0]	=>  Location: PIN_AG17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pe33_out[1]	=>  Location: PIN_AK2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pe33_out[2]	=>  Location: PIN_D7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pe33_out[3]	=>  Location: PIN_C4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pe33_out[4]	=>  Location: PIN_E12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pe33_out[5]	=>  Location: PIN_AJ19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pe33_out[6]	=>  Location: PIN_AC18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pe33_out[7]	=>  Location: PIN_Y16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pe33_out[8]	=>  Location: PIN_AC14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pe33_out[9]	=>  Location: PIN_AF19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pe33_out[10]	=>  Location: PIN_A4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pe33_out[11]	=>  Location: PIN_B3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pe33_out[12]	=>  Location: PIN_H8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pe33_out[13]	=>  Location: PIN_AK23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pe33_out[14]	=>  Location: PIN_AA16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pe33_out[15]	=>  Location: PIN_AD10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pe33_out[16]	=>  Location: PIN_AG25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pe33_out[17]	=>  Location: PIN_AJ14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pe33_out[18]	=>  Location: PIN_AK3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pe33_out[19]	=>  Location: PIN_C8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pe33_out[20]	=>  Location: PIN_AC27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pe33_out[21]	=>  Location: PIN_F15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pe33_out[22]	=>  Location: PIN_J14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pe33_out[23]	=>  Location: PIN_AB30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clk	=>  Location: PIN_Y27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wt_arr[24]	=>  Location: PIN_AH14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wt_arr[25]	=>  Location: PIN_AK6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wt_arr[26]	=>  Location: PIN_AF6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wt_arr[27]	=>  Location: PIN_AJ6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wt_arr[28]	=>  Location: PIN_AJ11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wt_arr[29]	=>  Location: PIN_AF18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wt_arr[30]	=>  Location: PIN_AK8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wt_arr[31]	=>  Location: PIN_AH8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_arr[0]	=>  Location: PIN_AJ10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_arr[1]	=>  Location: PIN_AJ9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_arr[2]	=>  Location: PIN_AF11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_arr[3]	=>  Location: PIN_AK12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_arr[4]	=>  Location: PIN_AK11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_arr[5]	=>  Location: PIN_AK13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_arr[6]	=>  Location: PIN_AH10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_arr[7]	=>  Location: PIN_AH4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_arr[8]	=>  Location: PIN_AK14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_arr[9]	=>  Location: PIN_AE13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_arr[10]	=>  Location: PIN_AB15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_arr[11]	=>  Location: PIN_AH15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_arr[12]	=>  Location: PIN_AH7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_arr[13]	=>  Location: PIN_AJ4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_arr[14]	=>  Location: PIN_AE14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_arr[15]	=>  Location: PIN_AH5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_arr[16]	=>  Location: PIN_AG6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_arr[17]	=>  Location: PIN_AJ5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_arr[18]	=>  Location: PIN_AF26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_arr[19]	=>  Location: PIN_AJ7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_arr[20]	=>  Location: PIN_AC25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_arr[21]	=>  Location: PIN_AG10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_arr[22]	=>  Location: PIN_AD14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_arr[23]	=>  Location: PIN_AH2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_arr[24]	=>  Location: PIN_AG2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_arr[25]	=>  Location: PIN_AG11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_arr[26]	=>  Location: PIN_AH9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_arr[27]	=>  Location: PIN_AJ2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_arr[28]	=>  Location: PIN_AD12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_arr[29]	=>  Location: PIN_AJ1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_arr[30]	=>  Location: PIN_AG5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_arr[31]	=>  Location: PIN_AF4,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \gen_row[0].gen_col[3].mac_instance|Mult0~8 ;
wire \gen_row[0].gen_col[3].mac_instance|Mult0~9 ;
wire \gen_row[0].gen_col[3].mac_instance|Mult0~10 ;
wire \gen_row[0].gen_col[3].mac_instance|Mult0~11 ;
wire \gen_row[0].gen_col[3].mac_instance|Mult0~12 ;
wire \gen_row[0].gen_col[3].mac_instance|Mult0~13 ;
wire \gen_row[0].gen_col[3].mac_instance|Mult0~14 ;
wire \gen_row[0].gen_col[3].mac_instance|Mult0~15 ;
wire \gen_row[0].gen_col[3].mac_instance|Mult0~16 ;
wire \gen_row[0].gen_col[3].mac_instance|Mult0~17 ;
wire \gen_row[0].gen_col[3].mac_instance|Mult0~18 ;
wire \gen_row[0].gen_col[3].mac_instance|Mult0~19 ;
wire \gen_row[0].gen_col[3].mac_instance|Mult0~20 ;
wire \gen_row[0].gen_col[3].mac_instance|Mult0~21 ;
wire \gen_row[0].gen_col[3].mac_instance|Mult0~22 ;
wire \gen_row[0].gen_col[3].mac_instance|Mult0~23 ;
wire \gen_row[0].gen_col[3].mac_instance|Mult0~24 ;
wire \gen_row[0].gen_col[3].mac_instance|Mult0~25 ;
wire \gen_row[0].gen_col[3].mac_instance|Mult0~26 ;
wire \gen_row[0].gen_col[3].mac_instance|Mult0~27 ;
wire \gen_row[0].gen_col[3].mac_instance|Mult0~28 ;
wire \gen_row[0].gen_col[3].mac_instance|Mult0~29 ;
wire \gen_row[0].gen_col[3].mac_instance|Mult0~30 ;
wire \gen_row[0].gen_col[3].mac_instance|Mult0~31 ;
wire \gen_row[0].gen_col[3].mac_instance|Mult0~32 ;
wire \gen_row[0].gen_col[3].mac_instance|Mult0~33 ;
wire \gen_row[0].gen_col[3].mac_instance|Mult0~34 ;
wire \gen_row[0].gen_col[3].mac_instance|Mult0~35 ;
wire \gen_row[0].gen_col[3].mac_instance|Mult0~36 ;
wire \gen_row[0].gen_col[3].mac_instance|Mult0~37 ;
wire \gen_row[0].gen_col[3].mac_instance|Mult0~38 ;
wire \gen_row[0].gen_col[3].mac_instance|Mult0~39 ;
wire \gen_row[0].gen_col[3].mac_instance|Mult0~40 ;
wire \gen_row[0].gen_col[3].mac_instance|Mult0~41 ;
wire \gen_row[0].gen_col[3].mac_instance|Mult0~42 ;
wire \gen_row[0].gen_col[3].mac_instance|Mult0~43 ;
wire \gen_row[0].gen_col[3].mac_instance|Mult0~44 ;
wire \gen_row[0].gen_col[3].mac_instance|Mult0~45 ;
wire \gen_row[0].gen_col[3].mac_instance|Mult0~46 ;
wire \gen_row[0].gen_col[3].mac_instance|Mult0~47 ;
wire \gen_row[0].gen_col[3].mac_instance|Mult0~48 ;
wire \gen_row[0].gen_col[3].mac_instance|Mult0~49 ;
wire \gen_row[0].gen_col[3].mac_instance|Mult0~50 ;
wire \gen_row[0].gen_col[3].mac_instance|Mult0~51 ;
wire \gen_row[0].gen_col[3].mac_instance|Mult0~52 ;
wire \gen_row[0].gen_col[3].mac_instance|Mult0~53 ;
wire \gen_row[0].gen_col[3].mac_instance|Mult0~54 ;
wire \gen_row[0].gen_col[3].mac_instance|Mult0~55 ;
wire \gen_row[1].gen_col[3].mac_instance|Mult0~8 ;
wire \gen_row[1].gen_col[3].mac_instance|Mult0~9 ;
wire \gen_row[1].gen_col[3].mac_instance|Mult0~10 ;
wire \gen_row[1].gen_col[3].mac_instance|Mult0~11 ;
wire \gen_row[1].gen_col[3].mac_instance|Mult0~12 ;
wire \gen_row[1].gen_col[3].mac_instance|Mult0~13 ;
wire \gen_row[1].gen_col[3].mac_instance|Mult0~14 ;
wire \gen_row[1].gen_col[3].mac_instance|Mult0~15 ;
wire \gen_row[1].gen_col[3].mac_instance|Mult0~16 ;
wire \gen_row[1].gen_col[3].mac_instance|Mult0~17 ;
wire \gen_row[1].gen_col[3].mac_instance|Mult0~18 ;
wire \gen_row[1].gen_col[3].mac_instance|Mult0~19 ;
wire \gen_row[1].gen_col[3].mac_instance|Mult0~20 ;
wire \gen_row[1].gen_col[3].mac_instance|Mult0~21 ;
wire \gen_row[1].gen_col[3].mac_instance|Mult0~22 ;
wire \gen_row[1].gen_col[3].mac_instance|Mult0~23 ;
wire \gen_row[1].gen_col[3].mac_instance|Mult0~24 ;
wire \gen_row[1].gen_col[3].mac_instance|Mult0~25 ;
wire \gen_row[1].gen_col[3].mac_instance|Mult0~26 ;
wire \gen_row[1].gen_col[3].mac_instance|Mult0~27 ;
wire \gen_row[1].gen_col[3].mac_instance|Mult0~28 ;
wire \gen_row[1].gen_col[3].mac_instance|Mult0~29 ;
wire \gen_row[1].gen_col[3].mac_instance|Mult0~30 ;
wire \gen_row[1].gen_col[3].mac_instance|Mult0~31 ;
wire \gen_row[1].gen_col[3].mac_instance|Mult0~32 ;
wire \gen_row[1].gen_col[3].mac_instance|Mult0~33 ;
wire \gen_row[1].gen_col[3].mac_instance|Mult0~34 ;
wire \gen_row[1].gen_col[3].mac_instance|Mult0~35 ;
wire \gen_row[1].gen_col[3].mac_instance|Mult0~36 ;
wire \gen_row[1].gen_col[3].mac_instance|Mult0~37 ;
wire \gen_row[1].gen_col[3].mac_instance|Mult0~38 ;
wire \gen_row[1].gen_col[3].mac_instance|Mult0~39 ;
wire \gen_row[1].gen_col[3].mac_instance|Mult0~40 ;
wire \gen_row[1].gen_col[3].mac_instance|Mult0~41 ;
wire \gen_row[1].gen_col[3].mac_instance|Mult0~42 ;
wire \gen_row[1].gen_col[3].mac_instance|Mult0~43 ;
wire \gen_row[1].gen_col[3].mac_instance|Mult0~44 ;
wire \gen_row[1].gen_col[3].mac_instance|Mult0~45 ;
wire \gen_row[1].gen_col[3].mac_instance|Mult0~46 ;
wire \gen_row[1].gen_col[3].mac_instance|Mult0~47 ;
wire \gen_row[1].gen_col[3].mac_instance|Mult0~48 ;
wire \gen_row[1].gen_col[3].mac_instance|Mult0~49 ;
wire \gen_row[1].gen_col[3].mac_instance|Mult0~50 ;
wire \gen_row[1].gen_col[3].mac_instance|Mult0~51 ;
wire \gen_row[1].gen_col[3].mac_instance|Mult0~52 ;
wire \gen_row[1].gen_col[3].mac_instance|Mult0~53 ;
wire \gen_row[1].gen_col[3].mac_instance|Mult0~54 ;
wire \gen_row[1].gen_col[3].mac_instance|Mult0~55 ;
wire \gen_row[3].gen_col[3].mac_instance|Mult0~8 ;
wire \gen_row[3].gen_col[3].mac_instance|Mult0~9 ;
wire \gen_row[3].gen_col[3].mac_instance|Mult0~10 ;
wire \gen_row[3].gen_col[3].mac_instance|Mult0~11 ;
wire \gen_row[3].gen_col[3].mac_instance|Mult0~12 ;
wire \gen_row[3].gen_col[3].mac_instance|Mult0~13 ;
wire \gen_row[3].gen_col[3].mac_instance|Mult0~14 ;
wire \gen_row[3].gen_col[3].mac_instance|Mult0~15 ;
wire \gen_row[3].gen_col[3].mac_instance|Mult0~16 ;
wire \gen_row[3].gen_col[3].mac_instance|Mult0~17 ;
wire \gen_row[3].gen_col[3].mac_instance|Mult0~18 ;
wire \gen_row[3].gen_col[3].mac_instance|Mult0~19 ;
wire \gen_row[3].gen_col[3].mac_instance|Mult0~20 ;
wire \gen_row[3].gen_col[3].mac_instance|Mult0~21 ;
wire \gen_row[3].gen_col[3].mac_instance|Mult0~22 ;
wire \gen_row[3].gen_col[3].mac_instance|Mult0~23 ;
wire \gen_row[3].gen_col[3].mac_instance|Mult0~24 ;
wire \gen_row[3].gen_col[3].mac_instance|Mult0~25 ;
wire \gen_row[3].gen_col[3].mac_instance|Mult0~26 ;
wire \gen_row[3].gen_col[3].mac_instance|Mult0~27 ;
wire \gen_row[3].gen_col[3].mac_instance|Mult0~28 ;
wire \gen_row[3].gen_col[3].mac_instance|Mult0~29 ;
wire \gen_row[3].gen_col[3].mac_instance|Mult0~30 ;
wire \gen_row[3].gen_col[3].mac_instance|Mult0~31 ;
wire \gen_row[3].gen_col[3].mac_instance|Mult0~32 ;
wire \gen_row[3].gen_col[3].mac_instance|Mult0~33 ;
wire \gen_row[3].gen_col[3].mac_instance|Mult0~34 ;
wire \gen_row[3].gen_col[3].mac_instance|Mult0~35 ;
wire \gen_row[3].gen_col[3].mac_instance|Mult0~36 ;
wire \gen_row[3].gen_col[3].mac_instance|Mult0~37 ;
wire \gen_row[3].gen_col[3].mac_instance|Mult0~38 ;
wire \gen_row[3].gen_col[3].mac_instance|Mult0~39 ;
wire \gen_row[3].gen_col[3].mac_instance|Mult0~40 ;
wire \gen_row[3].gen_col[3].mac_instance|Mult0~41 ;
wire \gen_row[3].gen_col[3].mac_instance|Mult0~42 ;
wire \gen_row[3].gen_col[3].mac_instance|Mult0~43 ;
wire \gen_row[3].gen_col[3].mac_instance|Mult0~44 ;
wire \gen_row[3].gen_col[3].mac_instance|Mult0~45 ;
wire \gen_row[3].gen_col[3].mac_instance|Mult0~46 ;
wire \gen_row[3].gen_col[3].mac_instance|Mult0~47 ;
wire \gen_row[3].gen_col[3].mac_instance|Mult0~48 ;
wire \gen_row[3].gen_col[3].mac_instance|Mult0~49 ;
wire \gen_row[3].gen_col[3].mac_instance|Mult0~50 ;
wire \gen_row[3].gen_col[3].mac_instance|Mult0~51 ;
wire \gen_row[3].gen_col[3].mac_instance|Mult0~52 ;
wire \gen_row[3].gen_col[3].mac_instance|Mult0~53 ;
wire \gen_row[3].gen_col[3].mac_instance|Mult0~54 ;
wire \gen_row[3].gen_col[3].mac_instance|Mult0~55 ;
wire \control~input_o ;
wire \wt_arr[0]~input_o ;
wire \wt_arr[1]~input_o ;
wire \wt_arr[2]~input_o ;
wire \wt_arr[3]~input_o ;
wire \wt_arr[4]~input_o ;
wire \wt_arr[5]~input_o ;
wire \wt_arr[6]~input_o ;
wire \wt_arr[7]~input_o ;
wire \wt_arr[8]~input_o ;
wire \wt_arr[9]~input_o ;
wire \wt_arr[10]~input_o ;
wire \wt_arr[11]~input_o ;
wire \wt_arr[12]~input_o ;
wire \wt_arr[13]~input_o ;
wire \wt_arr[14]~input_o ;
wire \wt_arr[15]~input_o ;
wire \wt_arr[16]~input_o ;
wire \wt_arr[17]~input_o ;
wire \wt_arr[18]~input_o ;
wire \wt_arr[19]~input_o ;
wire \wt_arr[20]~input_o ;
wire \wt_arr[21]~input_o ;
wire \wt_arr[22]~input_o ;
wire \wt_arr[23]~input_o ;
wire \~QUARTUS_CREATED_GND~I_combout ;
wire \clk~input_o ;
wire \clk~inputCLKENA0_outclk ;
wire \data_arr[0]~input_o ;
wire \gen_row[0].gen_col[1].mac_instance|data_out[0]~feeder_combout ;
wire \data_arr[1]~input_o ;
wire \gen_row[0].gen_col[0].mac_instance|data_out[1]~feeder_combout ;
wire \gen_row[0].gen_col[1].mac_instance|data_out[1]~feeder_combout ;
wire \data_arr[2]~input_o ;
wire \gen_row[0].gen_col[0].mac_instance|data_out[2]~feeder_combout ;
wire \data_arr[3]~input_o ;
wire \gen_row[0].gen_col[0].mac_instance|data_out[3]~feeder_combout ;
wire \data_arr[4]~input_o ;
wire \gen_row[0].gen_col[0].mac_instance|data_out[4]~feeder_combout ;
wire \gen_row[0].gen_col[1].mac_instance|data_out[4]~feeder_combout ;
wire \data_arr[5]~input_o ;
wire \gen_row[0].gen_col[0].mac_instance|data_out[5]~feeder_combout ;
wire \gen_row[0].gen_col[1].mac_instance|data_out[5]~feeder_combout ;
wire \data_arr[6]~input_o ;
wire \gen_row[0].gen_col[0].mac_instance|data_out[6]~feeder_combout ;
wire \data_arr[7]~input_o ;
wire \wt_arr[24]~input_o ;
wire \wt_arr[25]~input_o ;
wire \wt_arr[26]~input_o ;
wire \wt_arr[27]~input_o ;
wire \wt_arr[28]~input_o ;
wire \wt_arr[29]~input_o ;
wire \wt_arr[30]~input_o ;
wire \wt_arr[31]~input_o ;
wire \data_arr[8]~input_o ;
wire \gen_row[1].gen_col[0].mac_instance|data_out[0]~feeder_combout ;
wire \data_arr[9]~input_o ;
wire \gen_row[1].gen_col[0].mac_instance|data_out[1]~feeder_combout ;
wire \gen_row[1].gen_col[1].mac_instance|data_out[1]~feeder_combout ;
wire \data_arr[10]~input_o ;
wire \data_arr[11]~input_o ;
wire \gen_row[1].gen_col[0].mac_instance|data_out[3]~feeder_combout ;
wire \gen_row[1].gen_col[1].mac_instance|data_out[3]~feeder_combout ;
wire \data_arr[12]~input_o ;
wire \gen_row[1].gen_col[0].mac_instance|data_out[4]~feeder_combout ;
wire \data_arr[13]~input_o ;
wire \gen_row[1].gen_col[1].mac_instance|data_out[5]~feeder_combout ;
wire \data_arr[14]~input_o ;
wire \data_arr[15]~input_o ;
wire \gen_row[1].gen_col[0].mac_instance|data_out[7]~feeder_combout ;
wire \data_arr[16]~input_o ;
wire \gen_row[2].gen_col[0].mac_instance|data_out[0]~feeder_combout ;
wire \gen_row[2].gen_col[1].mac_instance|data_out[0]~feeder_combout ;
wire \data_arr[17]~input_o ;
wire \gen_row[2].gen_col[0].mac_instance|data_out[1]~feeder_combout ;
wire \gen_row[2].gen_col[1].mac_instance|data_out[1]~feeder_combout ;
wire \data_arr[18]~input_o ;
wire \gen_row[2].gen_col[0].mac_instance|data_out[2]~feeder_combout ;
wire \gen_row[2].gen_col[1].mac_instance|data_out[2]~feeder_combout ;
wire \data_arr[19]~input_o ;
wire \gen_row[2].gen_col[0].mac_instance|data_out[3]~feeder_combout ;
wire \data_arr[20]~input_o ;
wire \gen_row[2].gen_col[0].mac_instance|data_out[4]~feeder_combout ;
wire \gen_row[2].gen_col[1].mac_instance|data_out[4]~feeder_combout ;
wire \data_arr[21]~input_o ;
wire \data_arr[22]~input_o ;
wire \gen_row[2].gen_col[1].mac_instance|data_out[6]~feeder_combout ;
wire \data_arr[23]~input_o ;
wire \gen_row[2].gen_col[0].mac_instance|data_out[7]~feeder_combout ;
wire \gen_row[2].gen_col[1].mac_instance|data_out[7]~feeder_combout ;
wire \gen_row[1].gen_col[3].mac_instance|Add0~1_sumout ;
wire \gen_row[1].gen_col[3].mac_instance|Add0~2 ;
wire \gen_row[1].gen_col[3].mac_instance|Add0~5_sumout ;
wire \gen_row[1].gen_col[3].mac_instance|Add0~6 ;
wire \gen_row[1].gen_col[3].mac_instance|Add0~9_sumout ;
wire \gen_row[1].gen_col[3].mac_instance|Add0~10 ;
wire \gen_row[1].gen_col[3].mac_instance|Add0~13_sumout ;
wire \gen_row[1].gen_col[3].mac_instance|Add0~14 ;
wire \gen_row[1].gen_col[3].mac_instance|Add0~17_sumout ;
wire \gen_row[1].gen_col[3].mac_instance|Add0~18 ;
wire \gen_row[1].gen_col[3].mac_instance|Add0~21_sumout ;
wire \gen_row[1].gen_col[3].mac_instance|Add0~22 ;
wire \gen_row[1].gen_col[3].mac_instance|Add0~25_sumout ;
wire \gen_row[1].gen_col[3].mac_instance|Add0~26 ;
wire \gen_row[1].gen_col[3].mac_instance|Add0~29_sumout ;
wire \gen_row[1].gen_col[3].mac_instance|Add0~30 ;
wire \gen_row[1].gen_col[3].mac_instance|Add0~33_sumout ;
wire \gen_row[1].gen_col[3].mac_instance|Add0~34 ;
wire \gen_row[1].gen_col[3].mac_instance|Add0~37_sumout ;
wire \gen_row[1].gen_col[3].mac_instance|Add0~38 ;
wire \gen_row[1].gen_col[3].mac_instance|Add0~41_sumout ;
wire \gen_row[1].gen_col[3].mac_instance|Add0~42 ;
wire \gen_row[1].gen_col[3].mac_instance|Add0~45_sumout ;
wire \gen_row[1].gen_col[3].mac_instance|Add0~46 ;
wire \gen_row[1].gen_col[3].mac_instance|Add0~49_sumout ;
wire \gen_row[1].gen_col[3].mac_instance|Add0~50 ;
wire \gen_row[1].gen_col[3].mac_instance|Add0~53_sumout ;
wire \gen_row[1].gen_col[3].mac_instance|Add0~54 ;
wire \gen_row[1].gen_col[3].mac_instance|Add0~57_sumout ;
wire \gen_row[1].gen_col[3].mac_instance|Add0~58 ;
wire \gen_row[1].gen_col[3].mac_instance|Add0~61_sumout ;
wire \gen_row[1].gen_col[3].mac_instance|Add0~62 ;
wire \gen_row[1].gen_col[3].mac_instance|Add0~65_sumout ;
wire \gen_row[1].gen_col[3].mac_instance|acc_out[16]~DUPLICATE_q ;
wire \gen_row[2].gen_col[3].mac_instance|Add0~1_sumout ;
wire \gen_row[2].gen_col[3].mac_instance|Add0~2 ;
wire \gen_row[2].gen_col[3].mac_instance|Add0~5_sumout ;
wire \gen_row[2].gen_col[3].mac_instance|Add0~6 ;
wire \gen_row[2].gen_col[3].mac_instance|Add0~9_sumout ;
wire \gen_row[2].gen_col[3].mac_instance|Add0~10 ;
wire \gen_row[2].gen_col[3].mac_instance|Add0~13_sumout ;
wire \gen_row[2].gen_col[3].mac_instance|Add0~14 ;
wire \gen_row[2].gen_col[3].mac_instance|Add0~17_sumout ;
wire \gen_row[2].gen_col[3].mac_instance|Add0~18 ;
wire \gen_row[2].gen_col[3].mac_instance|Add0~21_sumout ;
wire \gen_row[2].gen_col[3].mac_instance|Add0~22 ;
wire \gen_row[2].gen_col[3].mac_instance|Add0~25_sumout ;
wire \gen_row[2].gen_col[3].mac_instance|Add0~26 ;
wire \gen_row[2].gen_col[3].mac_instance|Add0~29_sumout ;
wire \gen_row[2].gen_col[3].mac_instance|Add0~30 ;
wire \gen_row[2].gen_col[3].mac_instance|Add0~33_sumout ;
wire \gen_row[2].gen_col[3].mac_instance|Add0~34 ;
wire \gen_row[2].gen_col[3].mac_instance|Add0~37_sumout ;
wire \gen_row[2].gen_col[3].mac_instance|Add0~38 ;
wire \gen_row[2].gen_col[3].mac_instance|Add0~41_sumout ;
wire \gen_row[2].gen_col[3].mac_instance|Add0~42 ;
wire \gen_row[2].gen_col[3].mac_instance|Add0~45_sumout ;
wire \gen_row[2].gen_col[3].mac_instance|Add0~46 ;
wire \gen_row[2].gen_col[3].mac_instance|Add0~49_sumout ;
wire \gen_row[2].gen_col[3].mac_instance|Add0~50 ;
wire \gen_row[2].gen_col[3].mac_instance|Add0~53_sumout ;
wire \gen_row[2].gen_col[3].mac_instance|Add0~54 ;
wire \gen_row[2].gen_col[3].mac_instance|Add0~57_sumout ;
wire \gen_row[2].gen_col[3].mac_instance|Add0~58 ;
wire \gen_row[2].gen_col[3].mac_instance|Add0~61_sumout ;
wire \gen_row[2].gen_col[3].mac_instance|Add0~62 ;
wire \gen_row[2].gen_col[3].mac_instance|Add0~65_sumout ;
wire \gen_row[2].gen_col[3].mac_instance|Add0~66 ;
wire \gen_row[2].gen_col[3].mac_instance|Add0~69_sumout ;
wire \data_arr[24]~input_o ;
wire \gen_row[3].gen_col[0].mac_instance|data_out[0]~feeder_combout ;
wire \data_arr[25]~input_o ;
wire \gen_row[3].gen_col[0].mac_instance|data_out[1]~feeder_combout ;
wire \gen_row[3].gen_col[1].mac_instance|data_out[1]~feeder_combout ;
wire \data_arr[26]~input_o ;
wire \gen_row[3].gen_col[1].mac_instance|data_out[2]~feeder_combout ;
wire \data_arr[27]~input_o ;
wire \data_arr[28]~input_o ;
wire \data_arr[29]~input_o ;
wire \data_arr[30]~input_o ;
wire \data_arr[31]~input_o ;
wire \gen_row[3].gen_col[1].mac_instance|data_out[7]~feeder_combout ;
wire \gen_row[2].gen_col[3].mac_instance|Mult0~93 ;
wire \gen_row[2].gen_col[3].mac_instance|Mult0~94 ;
wire \gen_row[2].gen_col[3].mac_instance|Mult0~95 ;
wire \gen_row[2].gen_col[3].mac_instance|Mult0~96 ;
wire \gen_row[2].gen_col[3].mac_instance|Mult0~97 ;
wire \gen_row[2].gen_col[3].mac_instance|Mult0~98 ;
wire \gen_row[2].gen_col[3].mac_instance|Mult0~99 ;
wire \gen_row[2].gen_col[3].mac_instance|Mult0~100 ;
wire \gen_row[3].gen_col[3].mac_instance|Add0~1_sumout ;
wire \gen_row[3].gen_col[3].mac_instance|Add0~2 ;
wire \gen_row[3].gen_col[3].mac_instance|Add0~5_sumout ;
wire \gen_row[3].gen_col[3].mac_instance|Add0~6 ;
wire \gen_row[3].gen_col[3].mac_instance|Add0~9_sumout ;
wire \gen_row[3].gen_col[3].mac_instance|Add0~10 ;
wire \gen_row[3].gen_col[3].mac_instance|Add0~13_sumout ;
wire \gen_row[3].gen_col[3].mac_instance|Add0~14 ;
wire \gen_row[3].gen_col[3].mac_instance|Add0~17_sumout ;
wire \gen_row[3].gen_col[3].mac_instance|Add0~18 ;
wire \gen_row[3].gen_col[3].mac_instance|Add0~21_sumout ;
wire \gen_row[3].gen_col[3].mac_instance|Add0~22 ;
wire \gen_row[3].gen_col[3].mac_instance|Add0~25_sumout ;
wire \gen_row[3].gen_col[3].mac_instance|Add0~26 ;
wire \gen_row[3].gen_col[3].mac_instance|Add0~29_sumout ;
wire \gen_row[3].gen_col[3].mac_instance|Add0~30 ;
wire \gen_row[3].gen_col[3].mac_instance|Add0~33_sumout ;
wire \gen_row[3].gen_col[3].mac_instance|Add0~34 ;
wire \gen_row[3].gen_col[3].mac_instance|Add0~37_sumout ;
wire \gen_row[3].gen_col[3].mac_instance|Add0~38 ;
wire \gen_row[3].gen_col[3].mac_instance|Add0~41_sumout ;
wire \gen_row[3].gen_col[3].mac_instance|Add0~42 ;
wire \gen_row[3].gen_col[3].mac_instance|Add0~45_sumout ;
wire \gen_row[3].gen_col[3].mac_instance|Add0~46 ;
wire \gen_row[3].gen_col[3].mac_instance|Add0~49_sumout ;
wire \gen_row[3].gen_col[3].mac_instance|Add0~50 ;
wire \gen_row[3].gen_col[3].mac_instance|Add0~53_sumout ;
wire \gen_row[3].gen_col[3].mac_instance|Add0~54 ;
wire \gen_row[3].gen_col[3].mac_instance|Add0~57_sumout ;
wire \gen_row[3].gen_col[3].mac_instance|Add0~58 ;
wire \gen_row[3].gen_col[3].mac_instance|Add0~61_sumout ;
wire \gen_row[3].gen_col[3].mac_instance|Add0~62 ;
wire \gen_row[3].gen_col[3].mac_instance|Add0~65_sumout ;
wire \gen_row[3].gen_col[3].mac_instance|Add0~66 ;
wire \gen_row[3].gen_col[3].mac_instance|Add0~69_sumout ;
wire \gen_row[3].gen_col[3].mac_instance|Add0~70 ;
wire \gen_row[3].gen_col[3].mac_instance|Add0~73_sumout ;
wire [15:0] \gen_row[2].gen_col[3].mac_instance|result ;
wire [23:0] \gen_row[0].gen_col[3].mac_instance|acc_out ;
wire [7:0] \gen_row[0].gen_col[0].mac_instance|data_out ;
wire [15:0] \gen_row[1].gen_col[3].mac_instance|result ;
wire [7:0] \gen_row[0].gen_col[1].mac_instance|data_out ;
wire [15:0] \gen_row[3].gen_col[3].mac_instance|result ;
wire [23:0] \gen_row[2].gen_col[3].mac_instance|acc_out ;
wire [7:0] \gen_row[1].gen_col[0].mac_instance|data_out ;
wire [23:0] \gen_row[1].gen_col[3].mac_instance|acc_out ;
wire [23:0] \gen_row[3].gen_col[3].mac_instance|acc_out ;
wire [7:0] \gen_row[2].gen_col[0].mac_instance|data_out ;
wire [7:0] \gen_row[1].gen_col[1].mac_instance|data_out ;
wire [7:0] \gen_row[2].gen_col[1].mac_instance|data_out ;
wire [7:0] \gen_row[3].gen_col[1].mac_instance|data_out ;
wire [7:0] \gen_row[3].gen_col[0].mac_instance|data_out ;

wire [63:0] \gen_row[0].gen_col[3].mac_instance|Mult0~mac_RESULTA_bus ;
wire [7:0] \gen_row[1].gen_col[3].mac_instance|Mult0~mac_SCANOUT_bus ;
wire [63:0] \gen_row[1].gen_col[3].mac_instance|Mult0~mac_RESULTA_bus ;
wire [36:0] \gen_row[1].gen_col[3].mac_instance|Mult0~mac_RESULTB_bus ;
wire [63:0] \gen_row[3].gen_col[3].mac_instance|Mult0~mac_RESULTA_bus ;

assign \gen_row[0].gen_col[3].mac_instance|acc_out [0] = \gen_row[0].gen_col[3].mac_instance|Mult0~mac_RESULTA_bus [0];
assign \gen_row[0].gen_col[3].mac_instance|acc_out [1] = \gen_row[0].gen_col[3].mac_instance|Mult0~mac_RESULTA_bus [1];
assign \gen_row[0].gen_col[3].mac_instance|acc_out [2] = \gen_row[0].gen_col[3].mac_instance|Mult0~mac_RESULTA_bus [2];
assign \gen_row[0].gen_col[3].mac_instance|acc_out [3] = \gen_row[0].gen_col[3].mac_instance|Mult0~mac_RESULTA_bus [3];
assign \gen_row[0].gen_col[3].mac_instance|acc_out [4] = \gen_row[0].gen_col[3].mac_instance|Mult0~mac_RESULTA_bus [4];
assign \gen_row[0].gen_col[3].mac_instance|acc_out [5] = \gen_row[0].gen_col[3].mac_instance|Mult0~mac_RESULTA_bus [5];
assign \gen_row[0].gen_col[3].mac_instance|acc_out [6] = \gen_row[0].gen_col[3].mac_instance|Mult0~mac_RESULTA_bus [6];
assign \gen_row[0].gen_col[3].mac_instance|acc_out [7] = \gen_row[0].gen_col[3].mac_instance|Mult0~mac_RESULTA_bus [7];
assign \gen_row[0].gen_col[3].mac_instance|acc_out [8] = \gen_row[0].gen_col[3].mac_instance|Mult0~mac_RESULTA_bus [8];
assign \gen_row[0].gen_col[3].mac_instance|acc_out [9] = \gen_row[0].gen_col[3].mac_instance|Mult0~mac_RESULTA_bus [9];
assign \gen_row[0].gen_col[3].mac_instance|acc_out [10] = \gen_row[0].gen_col[3].mac_instance|Mult0~mac_RESULTA_bus [10];
assign \gen_row[0].gen_col[3].mac_instance|acc_out [11] = \gen_row[0].gen_col[3].mac_instance|Mult0~mac_RESULTA_bus [11];
assign \gen_row[0].gen_col[3].mac_instance|acc_out [12] = \gen_row[0].gen_col[3].mac_instance|Mult0~mac_RESULTA_bus [12];
assign \gen_row[0].gen_col[3].mac_instance|acc_out [13] = \gen_row[0].gen_col[3].mac_instance|Mult0~mac_RESULTA_bus [13];
assign \gen_row[0].gen_col[3].mac_instance|acc_out [14] = \gen_row[0].gen_col[3].mac_instance|Mult0~mac_RESULTA_bus [14];
assign \gen_row[0].gen_col[3].mac_instance|acc_out [15] = \gen_row[0].gen_col[3].mac_instance|Mult0~mac_RESULTA_bus [15];
assign \gen_row[0].gen_col[3].mac_instance|Mult0~8  = \gen_row[0].gen_col[3].mac_instance|Mult0~mac_RESULTA_bus [16];
assign \gen_row[0].gen_col[3].mac_instance|Mult0~9  = \gen_row[0].gen_col[3].mac_instance|Mult0~mac_RESULTA_bus [17];
assign \gen_row[0].gen_col[3].mac_instance|Mult0~10  = \gen_row[0].gen_col[3].mac_instance|Mult0~mac_RESULTA_bus [18];
assign \gen_row[0].gen_col[3].mac_instance|Mult0~11  = \gen_row[0].gen_col[3].mac_instance|Mult0~mac_RESULTA_bus [19];
assign \gen_row[0].gen_col[3].mac_instance|Mult0~12  = \gen_row[0].gen_col[3].mac_instance|Mult0~mac_RESULTA_bus [20];
assign \gen_row[0].gen_col[3].mac_instance|Mult0~13  = \gen_row[0].gen_col[3].mac_instance|Mult0~mac_RESULTA_bus [21];
assign \gen_row[0].gen_col[3].mac_instance|Mult0~14  = \gen_row[0].gen_col[3].mac_instance|Mult0~mac_RESULTA_bus [22];
assign \gen_row[0].gen_col[3].mac_instance|Mult0~15  = \gen_row[0].gen_col[3].mac_instance|Mult0~mac_RESULTA_bus [23];
assign \gen_row[0].gen_col[3].mac_instance|Mult0~16  = \gen_row[0].gen_col[3].mac_instance|Mult0~mac_RESULTA_bus [24];
assign \gen_row[0].gen_col[3].mac_instance|Mult0~17  = \gen_row[0].gen_col[3].mac_instance|Mult0~mac_RESULTA_bus [25];
assign \gen_row[0].gen_col[3].mac_instance|Mult0~18  = \gen_row[0].gen_col[3].mac_instance|Mult0~mac_RESULTA_bus [26];
assign \gen_row[0].gen_col[3].mac_instance|Mult0~19  = \gen_row[0].gen_col[3].mac_instance|Mult0~mac_RESULTA_bus [27];
assign \gen_row[0].gen_col[3].mac_instance|Mult0~20  = \gen_row[0].gen_col[3].mac_instance|Mult0~mac_RESULTA_bus [28];
assign \gen_row[0].gen_col[3].mac_instance|Mult0~21  = \gen_row[0].gen_col[3].mac_instance|Mult0~mac_RESULTA_bus [29];
assign \gen_row[0].gen_col[3].mac_instance|Mult0~22  = \gen_row[0].gen_col[3].mac_instance|Mult0~mac_RESULTA_bus [30];
assign \gen_row[0].gen_col[3].mac_instance|Mult0~23  = \gen_row[0].gen_col[3].mac_instance|Mult0~mac_RESULTA_bus [31];
assign \gen_row[0].gen_col[3].mac_instance|Mult0~24  = \gen_row[0].gen_col[3].mac_instance|Mult0~mac_RESULTA_bus [32];
assign \gen_row[0].gen_col[3].mac_instance|Mult0~25  = \gen_row[0].gen_col[3].mac_instance|Mult0~mac_RESULTA_bus [33];
assign \gen_row[0].gen_col[3].mac_instance|Mult0~26  = \gen_row[0].gen_col[3].mac_instance|Mult0~mac_RESULTA_bus [34];
assign \gen_row[0].gen_col[3].mac_instance|Mult0~27  = \gen_row[0].gen_col[3].mac_instance|Mult0~mac_RESULTA_bus [35];
assign \gen_row[0].gen_col[3].mac_instance|Mult0~28  = \gen_row[0].gen_col[3].mac_instance|Mult0~mac_RESULTA_bus [36];
assign \gen_row[0].gen_col[3].mac_instance|Mult0~29  = \gen_row[0].gen_col[3].mac_instance|Mult0~mac_RESULTA_bus [37];
assign \gen_row[0].gen_col[3].mac_instance|Mult0~30  = \gen_row[0].gen_col[3].mac_instance|Mult0~mac_RESULTA_bus [38];
assign \gen_row[0].gen_col[3].mac_instance|Mult0~31  = \gen_row[0].gen_col[3].mac_instance|Mult0~mac_RESULTA_bus [39];
assign \gen_row[0].gen_col[3].mac_instance|Mult0~32  = \gen_row[0].gen_col[3].mac_instance|Mult0~mac_RESULTA_bus [40];
assign \gen_row[0].gen_col[3].mac_instance|Mult0~33  = \gen_row[0].gen_col[3].mac_instance|Mult0~mac_RESULTA_bus [41];
assign \gen_row[0].gen_col[3].mac_instance|Mult0~34  = \gen_row[0].gen_col[3].mac_instance|Mult0~mac_RESULTA_bus [42];
assign \gen_row[0].gen_col[3].mac_instance|Mult0~35  = \gen_row[0].gen_col[3].mac_instance|Mult0~mac_RESULTA_bus [43];
assign \gen_row[0].gen_col[3].mac_instance|Mult0~36  = \gen_row[0].gen_col[3].mac_instance|Mult0~mac_RESULTA_bus [44];
assign \gen_row[0].gen_col[3].mac_instance|Mult0~37  = \gen_row[0].gen_col[3].mac_instance|Mult0~mac_RESULTA_bus [45];
assign \gen_row[0].gen_col[3].mac_instance|Mult0~38  = \gen_row[0].gen_col[3].mac_instance|Mult0~mac_RESULTA_bus [46];
assign \gen_row[0].gen_col[3].mac_instance|Mult0~39  = \gen_row[0].gen_col[3].mac_instance|Mult0~mac_RESULTA_bus [47];
assign \gen_row[0].gen_col[3].mac_instance|Mult0~40  = \gen_row[0].gen_col[3].mac_instance|Mult0~mac_RESULTA_bus [48];
assign \gen_row[0].gen_col[3].mac_instance|Mult0~41  = \gen_row[0].gen_col[3].mac_instance|Mult0~mac_RESULTA_bus [49];
assign \gen_row[0].gen_col[3].mac_instance|Mult0~42  = \gen_row[0].gen_col[3].mac_instance|Mult0~mac_RESULTA_bus [50];
assign \gen_row[0].gen_col[3].mac_instance|Mult0~43  = \gen_row[0].gen_col[3].mac_instance|Mult0~mac_RESULTA_bus [51];
assign \gen_row[0].gen_col[3].mac_instance|Mult0~44  = \gen_row[0].gen_col[3].mac_instance|Mult0~mac_RESULTA_bus [52];
assign \gen_row[0].gen_col[3].mac_instance|Mult0~45  = \gen_row[0].gen_col[3].mac_instance|Mult0~mac_RESULTA_bus [53];
assign \gen_row[0].gen_col[3].mac_instance|Mult0~46  = \gen_row[0].gen_col[3].mac_instance|Mult0~mac_RESULTA_bus [54];
assign \gen_row[0].gen_col[3].mac_instance|Mult0~47  = \gen_row[0].gen_col[3].mac_instance|Mult0~mac_RESULTA_bus [55];
assign \gen_row[0].gen_col[3].mac_instance|Mult0~48  = \gen_row[0].gen_col[3].mac_instance|Mult0~mac_RESULTA_bus [56];
assign \gen_row[0].gen_col[3].mac_instance|Mult0~49  = \gen_row[0].gen_col[3].mac_instance|Mult0~mac_RESULTA_bus [57];
assign \gen_row[0].gen_col[3].mac_instance|Mult0~50  = \gen_row[0].gen_col[3].mac_instance|Mult0~mac_RESULTA_bus [58];
assign \gen_row[0].gen_col[3].mac_instance|Mult0~51  = \gen_row[0].gen_col[3].mac_instance|Mult0~mac_RESULTA_bus [59];
assign \gen_row[0].gen_col[3].mac_instance|Mult0~52  = \gen_row[0].gen_col[3].mac_instance|Mult0~mac_RESULTA_bus [60];
assign \gen_row[0].gen_col[3].mac_instance|Mult0~53  = \gen_row[0].gen_col[3].mac_instance|Mult0~mac_RESULTA_bus [61];
assign \gen_row[0].gen_col[3].mac_instance|Mult0~54  = \gen_row[0].gen_col[3].mac_instance|Mult0~mac_RESULTA_bus [62];
assign \gen_row[0].gen_col[3].mac_instance|Mult0~55  = \gen_row[0].gen_col[3].mac_instance|Mult0~mac_RESULTA_bus [63];

assign \gen_row[2].gen_col[3].mac_instance|Mult0~93  = \gen_row[1].gen_col[3].mac_instance|Mult0~mac_SCANOUT_bus [0];
assign \gen_row[2].gen_col[3].mac_instance|Mult0~94  = \gen_row[1].gen_col[3].mac_instance|Mult0~mac_SCANOUT_bus [1];
assign \gen_row[2].gen_col[3].mac_instance|Mult0~95  = \gen_row[1].gen_col[3].mac_instance|Mult0~mac_SCANOUT_bus [2];
assign \gen_row[2].gen_col[3].mac_instance|Mult0~96  = \gen_row[1].gen_col[3].mac_instance|Mult0~mac_SCANOUT_bus [3];
assign \gen_row[2].gen_col[3].mac_instance|Mult0~97  = \gen_row[1].gen_col[3].mac_instance|Mult0~mac_SCANOUT_bus [4];
assign \gen_row[2].gen_col[3].mac_instance|Mult0~98  = \gen_row[1].gen_col[3].mac_instance|Mult0~mac_SCANOUT_bus [5];
assign \gen_row[2].gen_col[3].mac_instance|Mult0~99  = \gen_row[1].gen_col[3].mac_instance|Mult0~mac_SCANOUT_bus [6];
assign \gen_row[2].gen_col[3].mac_instance|Mult0~100  = \gen_row[1].gen_col[3].mac_instance|Mult0~mac_SCANOUT_bus [7];

assign \gen_row[1].gen_col[3].mac_instance|result [0] = \gen_row[1].gen_col[3].mac_instance|Mult0~mac_RESULTA_bus [0];
assign \gen_row[1].gen_col[3].mac_instance|result [1] = \gen_row[1].gen_col[3].mac_instance|Mult0~mac_RESULTA_bus [1];
assign \gen_row[1].gen_col[3].mac_instance|result [2] = \gen_row[1].gen_col[3].mac_instance|Mult0~mac_RESULTA_bus [2];
assign \gen_row[1].gen_col[3].mac_instance|result [3] = \gen_row[1].gen_col[3].mac_instance|Mult0~mac_RESULTA_bus [3];
assign \gen_row[1].gen_col[3].mac_instance|result [4] = \gen_row[1].gen_col[3].mac_instance|Mult0~mac_RESULTA_bus [4];
assign \gen_row[1].gen_col[3].mac_instance|result [5] = \gen_row[1].gen_col[3].mac_instance|Mult0~mac_RESULTA_bus [5];
assign \gen_row[1].gen_col[3].mac_instance|result [6] = \gen_row[1].gen_col[3].mac_instance|Mult0~mac_RESULTA_bus [6];
assign \gen_row[1].gen_col[3].mac_instance|result [7] = \gen_row[1].gen_col[3].mac_instance|Mult0~mac_RESULTA_bus [7];
assign \gen_row[1].gen_col[3].mac_instance|result [8] = \gen_row[1].gen_col[3].mac_instance|Mult0~mac_RESULTA_bus [8];
assign \gen_row[1].gen_col[3].mac_instance|result [9] = \gen_row[1].gen_col[3].mac_instance|Mult0~mac_RESULTA_bus [9];
assign \gen_row[1].gen_col[3].mac_instance|result [10] = \gen_row[1].gen_col[3].mac_instance|Mult0~mac_RESULTA_bus [10];
assign \gen_row[1].gen_col[3].mac_instance|result [11] = \gen_row[1].gen_col[3].mac_instance|Mult0~mac_RESULTA_bus [11];
assign \gen_row[1].gen_col[3].mac_instance|result [12] = \gen_row[1].gen_col[3].mac_instance|Mult0~mac_RESULTA_bus [12];
assign \gen_row[1].gen_col[3].mac_instance|result [13] = \gen_row[1].gen_col[3].mac_instance|Mult0~mac_RESULTA_bus [13];
assign \gen_row[1].gen_col[3].mac_instance|result [14] = \gen_row[1].gen_col[3].mac_instance|Mult0~mac_RESULTA_bus [14];
assign \gen_row[1].gen_col[3].mac_instance|result [15] = \gen_row[1].gen_col[3].mac_instance|Mult0~mac_RESULTA_bus [15];
assign \gen_row[1].gen_col[3].mac_instance|Mult0~8  = \gen_row[1].gen_col[3].mac_instance|Mult0~mac_RESULTA_bus [16];
assign \gen_row[1].gen_col[3].mac_instance|Mult0~9  = \gen_row[1].gen_col[3].mac_instance|Mult0~mac_RESULTA_bus [17];
assign \gen_row[1].gen_col[3].mac_instance|Mult0~10  = \gen_row[1].gen_col[3].mac_instance|Mult0~mac_RESULTA_bus [18];
assign \gen_row[1].gen_col[3].mac_instance|Mult0~11  = \gen_row[1].gen_col[3].mac_instance|Mult0~mac_RESULTA_bus [19];
assign \gen_row[1].gen_col[3].mac_instance|Mult0~12  = \gen_row[1].gen_col[3].mac_instance|Mult0~mac_RESULTA_bus [20];
assign \gen_row[1].gen_col[3].mac_instance|Mult0~13  = \gen_row[1].gen_col[3].mac_instance|Mult0~mac_RESULTA_bus [21];
assign \gen_row[1].gen_col[3].mac_instance|Mult0~14  = \gen_row[1].gen_col[3].mac_instance|Mult0~mac_RESULTA_bus [22];
assign \gen_row[1].gen_col[3].mac_instance|Mult0~15  = \gen_row[1].gen_col[3].mac_instance|Mult0~mac_RESULTA_bus [23];
assign \gen_row[1].gen_col[3].mac_instance|Mult0~16  = \gen_row[1].gen_col[3].mac_instance|Mult0~mac_RESULTA_bus [24];
assign \gen_row[1].gen_col[3].mac_instance|Mult0~17  = \gen_row[1].gen_col[3].mac_instance|Mult0~mac_RESULTA_bus [25];
assign \gen_row[1].gen_col[3].mac_instance|Mult0~18  = \gen_row[1].gen_col[3].mac_instance|Mult0~mac_RESULTA_bus [26];
assign \gen_row[1].gen_col[3].mac_instance|Mult0~19  = \gen_row[1].gen_col[3].mac_instance|Mult0~mac_RESULTA_bus [27];
assign \gen_row[1].gen_col[3].mac_instance|Mult0~20  = \gen_row[1].gen_col[3].mac_instance|Mult0~mac_RESULTA_bus [28];
assign \gen_row[1].gen_col[3].mac_instance|Mult0~21  = \gen_row[1].gen_col[3].mac_instance|Mult0~mac_RESULTA_bus [29];
assign \gen_row[1].gen_col[3].mac_instance|Mult0~22  = \gen_row[1].gen_col[3].mac_instance|Mult0~mac_RESULTA_bus [30];
assign \gen_row[1].gen_col[3].mac_instance|Mult0~23  = \gen_row[1].gen_col[3].mac_instance|Mult0~mac_RESULTA_bus [31];
assign \gen_row[1].gen_col[3].mac_instance|Mult0~24  = \gen_row[1].gen_col[3].mac_instance|Mult0~mac_RESULTA_bus [32];
assign \gen_row[1].gen_col[3].mac_instance|Mult0~25  = \gen_row[1].gen_col[3].mac_instance|Mult0~mac_RESULTA_bus [33];
assign \gen_row[1].gen_col[3].mac_instance|Mult0~26  = \gen_row[1].gen_col[3].mac_instance|Mult0~mac_RESULTA_bus [34];
assign \gen_row[1].gen_col[3].mac_instance|Mult0~27  = \gen_row[1].gen_col[3].mac_instance|Mult0~mac_RESULTA_bus [35];
assign \gen_row[1].gen_col[3].mac_instance|Mult0~28  = \gen_row[1].gen_col[3].mac_instance|Mult0~mac_RESULTA_bus [36];
assign \gen_row[1].gen_col[3].mac_instance|Mult0~29  = \gen_row[1].gen_col[3].mac_instance|Mult0~mac_RESULTA_bus [37];
assign \gen_row[1].gen_col[3].mac_instance|Mult0~30  = \gen_row[1].gen_col[3].mac_instance|Mult0~mac_RESULTA_bus [38];
assign \gen_row[1].gen_col[3].mac_instance|Mult0~31  = \gen_row[1].gen_col[3].mac_instance|Mult0~mac_RESULTA_bus [39];
assign \gen_row[1].gen_col[3].mac_instance|Mult0~32  = \gen_row[1].gen_col[3].mac_instance|Mult0~mac_RESULTA_bus [40];
assign \gen_row[1].gen_col[3].mac_instance|Mult0~33  = \gen_row[1].gen_col[3].mac_instance|Mult0~mac_RESULTA_bus [41];
assign \gen_row[1].gen_col[3].mac_instance|Mult0~34  = \gen_row[1].gen_col[3].mac_instance|Mult0~mac_RESULTA_bus [42];
assign \gen_row[1].gen_col[3].mac_instance|Mult0~35  = \gen_row[1].gen_col[3].mac_instance|Mult0~mac_RESULTA_bus [43];
assign \gen_row[1].gen_col[3].mac_instance|Mult0~36  = \gen_row[1].gen_col[3].mac_instance|Mult0~mac_RESULTA_bus [44];
assign \gen_row[1].gen_col[3].mac_instance|Mult0~37  = \gen_row[1].gen_col[3].mac_instance|Mult0~mac_RESULTA_bus [45];
assign \gen_row[1].gen_col[3].mac_instance|Mult0~38  = \gen_row[1].gen_col[3].mac_instance|Mult0~mac_RESULTA_bus [46];
assign \gen_row[1].gen_col[3].mac_instance|Mult0~39  = \gen_row[1].gen_col[3].mac_instance|Mult0~mac_RESULTA_bus [47];
assign \gen_row[1].gen_col[3].mac_instance|Mult0~40  = \gen_row[1].gen_col[3].mac_instance|Mult0~mac_RESULTA_bus [48];
assign \gen_row[1].gen_col[3].mac_instance|Mult0~41  = \gen_row[1].gen_col[3].mac_instance|Mult0~mac_RESULTA_bus [49];
assign \gen_row[1].gen_col[3].mac_instance|Mult0~42  = \gen_row[1].gen_col[3].mac_instance|Mult0~mac_RESULTA_bus [50];
assign \gen_row[1].gen_col[3].mac_instance|Mult0~43  = \gen_row[1].gen_col[3].mac_instance|Mult0~mac_RESULTA_bus [51];
assign \gen_row[1].gen_col[3].mac_instance|Mult0~44  = \gen_row[1].gen_col[3].mac_instance|Mult0~mac_RESULTA_bus [52];
assign \gen_row[1].gen_col[3].mac_instance|Mult0~45  = \gen_row[1].gen_col[3].mac_instance|Mult0~mac_RESULTA_bus [53];
assign \gen_row[1].gen_col[3].mac_instance|Mult0~46  = \gen_row[1].gen_col[3].mac_instance|Mult0~mac_RESULTA_bus [54];
assign \gen_row[1].gen_col[3].mac_instance|Mult0~47  = \gen_row[1].gen_col[3].mac_instance|Mult0~mac_RESULTA_bus [55];
assign \gen_row[1].gen_col[3].mac_instance|Mult0~48  = \gen_row[1].gen_col[3].mac_instance|Mult0~mac_RESULTA_bus [56];
assign \gen_row[1].gen_col[3].mac_instance|Mult0~49  = \gen_row[1].gen_col[3].mac_instance|Mult0~mac_RESULTA_bus [57];
assign \gen_row[1].gen_col[3].mac_instance|Mult0~50  = \gen_row[1].gen_col[3].mac_instance|Mult0~mac_RESULTA_bus [58];
assign \gen_row[1].gen_col[3].mac_instance|Mult0~51  = \gen_row[1].gen_col[3].mac_instance|Mult0~mac_RESULTA_bus [59];
assign \gen_row[1].gen_col[3].mac_instance|Mult0~52  = \gen_row[1].gen_col[3].mac_instance|Mult0~mac_RESULTA_bus [60];
assign \gen_row[1].gen_col[3].mac_instance|Mult0~53  = \gen_row[1].gen_col[3].mac_instance|Mult0~mac_RESULTA_bus [61];
assign \gen_row[1].gen_col[3].mac_instance|Mult0~54  = \gen_row[1].gen_col[3].mac_instance|Mult0~mac_RESULTA_bus [62];
assign \gen_row[1].gen_col[3].mac_instance|Mult0~55  = \gen_row[1].gen_col[3].mac_instance|Mult0~mac_RESULTA_bus [63];

assign \gen_row[2].gen_col[3].mac_instance|result [0] = \gen_row[1].gen_col[3].mac_instance|Mult0~mac_RESULTB_bus [0];
assign \gen_row[2].gen_col[3].mac_instance|result [1] = \gen_row[1].gen_col[3].mac_instance|Mult0~mac_RESULTB_bus [1];
assign \gen_row[2].gen_col[3].mac_instance|result [2] = \gen_row[1].gen_col[3].mac_instance|Mult0~mac_RESULTB_bus [2];
assign \gen_row[2].gen_col[3].mac_instance|result [3] = \gen_row[1].gen_col[3].mac_instance|Mult0~mac_RESULTB_bus [3];
assign \gen_row[2].gen_col[3].mac_instance|result [4] = \gen_row[1].gen_col[3].mac_instance|Mult0~mac_RESULTB_bus [4];
assign \gen_row[2].gen_col[3].mac_instance|result [5] = \gen_row[1].gen_col[3].mac_instance|Mult0~mac_RESULTB_bus [5];
assign \gen_row[2].gen_col[3].mac_instance|result [6] = \gen_row[1].gen_col[3].mac_instance|Mult0~mac_RESULTB_bus [6];
assign \gen_row[2].gen_col[3].mac_instance|result [7] = \gen_row[1].gen_col[3].mac_instance|Mult0~mac_RESULTB_bus [7];
assign \gen_row[2].gen_col[3].mac_instance|result [8] = \gen_row[1].gen_col[3].mac_instance|Mult0~mac_RESULTB_bus [8];
assign \gen_row[2].gen_col[3].mac_instance|result [9] = \gen_row[1].gen_col[3].mac_instance|Mult0~mac_RESULTB_bus [9];
assign \gen_row[2].gen_col[3].mac_instance|result [10] = \gen_row[1].gen_col[3].mac_instance|Mult0~mac_RESULTB_bus [10];
assign \gen_row[2].gen_col[3].mac_instance|result [11] = \gen_row[1].gen_col[3].mac_instance|Mult0~mac_RESULTB_bus [11];
assign \gen_row[2].gen_col[3].mac_instance|result [12] = \gen_row[1].gen_col[3].mac_instance|Mult0~mac_RESULTB_bus [12];
assign \gen_row[2].gen_col[3].mac_instance|result [13] = \gen_row[1].gen_col[3].mac_instance|Mult0~mac_RESULTB_bus [13];
assign \gen_row[2].gen_col[3].mac_instance|result [14] = \gen_row[1].gen_col[3].mac_instance|Mult0~mac_RESULTB_bus [14];
assign \gen_row[2].gen_col[3].mac_instance|result [15] = \gen_row[1].gen_col[3].mac_instance|Mult0~mac_RESULTB_bus [15];

assign \gen_row[3].gen_col[3].mac_instance|result [0] = \gen_row[3].gen_col[3].mac_instance|Mult0~mac_RESULTA_bus [0];
assign \gen_row[3].gen_col[3].mac_instance|result [1] = \gen_row[3].gen_col[3].mac_instance|Mult0~mac_RESULTA_bus [1];
assign \gen_row[3].gen_col[3].mac_instance|result [2] = \gen_row[3].gen_col[3].mac_instance|Mult0~mac_RESULTA_bus [2];
assign \gen_row[3].gen_col[3].mac_instance|result [3] = \gen_row[3].gen_col[3].mac_instance|Mult0~mac_RESULTA_bus [3];
assign \gen_row[3].gen_col[3].mac_instance|result [4] = \gen_row[3].gen_col[3].mac_instance|Mult0~mac_RESULTA_bus [4];
assign \gen_row[3].gen_col[3].mac_instance|result [5] = \gen_row[3].gen_col[3].mac_instance|Mult0~mac_RESULTA_bus [5];
assign \gen_row[3].gen_col[3].mac_instance|result [6] = \gen_row[3].gen_col[3].mac_instance|Mult0~mac_RESULTA_bus [6];
assign \gen_row[3].gen_col[3].mac_instance|result [7] = \gen_row[3].gen_col[3].mac_instance|Mult0~mac_RESULTA_bus [7];
assign \gen_row[3].gen_col[3].mac_instance|result [8] = \gen_row[3].gen_col[3].mac_instance|Mult0~mac_RESULTA_bus [8];
assign \gen_row[3].gen_col[3].mac_instance|result [9] = \gen_row[3].gen_col[3].mac_instance|Mult0~mac_RESULTA_bus [9];
assign \gen_row[3].gen_col[3].mac_instance|result [10] = \gen_row[3].gen_col[3].mac_instance|Mult0~mac_RESULTA_bus [10];
assign \gen_row[3].gen_col[3].mac_instance|result [11] = \gen_row[3].gen_col[3].mac_instance|Mult0~mac_RESULTA_bus [11];
assign \gen_row[3].gen_col[3].mac_instance|result [12] = \gen_row[3].gen_col[3].mac_instance|Mult0~mac_RESULTA_bus [12];
assign \gen_row[3].gen_col[3].mac_instance|result [13] = \gen_row[3].gen_col[3].mac_instance|Mult0~mac_RESULTA_bus [13];
assign \gen_row[3].gen_col[3].mac_instance|result [14] = \gen_row[3].gen_col[3].mac_instance|Mult0~mac_RESULTA_bus [14];
assign \gen_row[3].gen_col[3].mac_instance|result [15] = \gen_row[3].gen_col[3].mac_instance|Mult0~mac_RESULTA_bus [15];
assign \gen_row[3].gen_col[3].mac_instance|Mult0~8  = \gen_row[3].gen_col[3].mac_instance|Mult0~mac_RESULTA_bus [16];
assign \gen_row[3].gen_col[3].mac_instance|Mult0~9  = \gen_row[3].gen_col[3].mac_instance|Mult0~mac_RESULTA_bus [17];
assign \gen_row[3].gen_col[3].mac_instance|Mult0~10  = \gen_row[3].gen_col[3].mac_instance|Mult0~mac_RESULTA_bus [18];
assign \gen_row[3].gen_col[3].mac_instance|Mult0~11  = \gen_row[3].gen_col[3].mac_instance|Mult0~mac_RESULTA_bus [19];
assign \gen_row[3].gen_col[3].mac_instance|Mult0~12  = \gen_row[3].gen_col[3].mac_instance|Mult0~mac_RESULTA_bus [20];
assign \gen_row[3].gen_col[3].mac_instance|Mult0~13  = \gen_row[3].gen_col[3].mac_instance|Mult0~mac_RESULTA_bus [21];
assign \gen_row[3].gen_col[3].mac_instance|Mult0~14  = \gen_row[3].gen_col[3].mac_instance|Mult0~mac_RESULTA_bus [22];
assign \gen_row[3].gen_col[3].mac_instance|Mult0~15  = \gen_row[3].gen_col[3].mac_instance|Mult0~mac_RESULTA_bus [23];
assign \gen_row[3].gen_col[3].mac_instance|Mult0~16  = \gen_row[3].gen_col[3].mac_instance|Mult0~mac_RESULTA_bus [24];
assign \gen_row[3].gen_col[3].mac_instance|Mult0~17  = \gen_row[3].gen_col[3].mac_instance|Mult0~mac_RESULTA_bus [25];
assign \gen_row[3].gen_col[3].mac_instance|Mult0~18  = \gen_row[3].gen_col[3].mac_instance|Mult0~mac_RESULTA_bus [26];
assign \gen_row[3].gen_col[3].mac_instance|Mult0~19  = \gen_row[3].gen_col[3].mac_instance|Mult0~mac_RESULTA_bus [27];
assign \gen_row[3].gen_col[3].mac_instance|Mult0~20  = \gen_row[3].gen_col[3].mac_instance|Mult0~mac_RESULTA_bus [28];
assign \gen_row[3].gen_col[3].mac_instance|Mult0~21  = \gen_row[3].gen_col[3].mac_instance|Mult0~mac_RESULTA_bus [29];
assign \gen_row[3].gen_col[3].mac_instance|Mult0~22  = \gen_row[3].gen_col[3].mac_instance|Mult0~mac_RESULTA_bus [30];
assign \gen_row[3].gen_col[3].mac_instance|Mult0~23  = \gen_row[3].gen_col[3].mac_instance|Mult0~mac_RESULTA_bus [31];
assign \gen_row[3].gen_col[3].mac_instance|Mult0~24  = \gen_row[3].gen_col[3].mac_instance|Mult0~mac_RESULTA_bus [32];
assign \gen_row[3].gen_col[3].mac_instance|Mult0~25  = \gen_row[3].gen_col[3].mac_instance|Mult0~mac_RESULTA_bus [33];
assign \gen_row[3].gen_col[3].mac_instance|Mult0~26  = \gen_row[3].gen_col[3].mac_instance|Mult0~mac_RESULTA_bus [34];
assign \gen_row[3].gen_col[3].mac_instance|Mult0~27  = \gen_row[3].gen_col[3].mac_instance|Mult0~mac_RESULTA_bus [35];
assign \gen_row[3].gen_col[3].mac_instance|Mult0~28  = \gen_row[3].gen_col[3].mac_instance|Mult0~mac_RESULTA_bus [36];
assign \gen_row[3].gen_col[3].mac_instance|Mult0~29  = \gen_row[3].gen_col[3].mac_instance|Mult0~mac_RESULTA_bus [37];
assign \gen_row[3].gen_col[3].mac_instance|Mult0~30  = \gen_row[3].gen_col[3].mac_instance|Mult0~mac_RESULTA_bus [38];
assign \gen_row[3].gen_col[3].mac_instance|Mult0~31  = \gen_row[3].gen_col[3].mac_instance|Mult0~mac_RESULTA_bus [39];
assign \gen_row[3].gen_col[3].mac_instance|Mult0~32  = \gen_row[3].gen_col[3].mac_instance|Mult0~mac_RESULTA_bus [40];
assign \gen_row[3].gen_col[3].mac_instance|Mult0~33  = \gen_row[3].gen_col[3].mac_instance|Mult0~mac_RESULTA_bus [41];
assign \gen_row[3].gen_col[3].mac_instance|Mult0~34  = \gen_row[3].gen_col[3].mac_instance|Mult0~mac_RESULTA_bus [42];
assign \gen_row[3].gen_col[3].mac_instance|Mult0~35  = \gen_row[3].gen_col[3].mac_instance|Mult0~mac_RESULTA_bus [43];
assign \gen_row[3].gen_col[3].mac_instance|Mult0~36  = \gen_row[3].gen_col[3].mac_instance|Mult0~mac_RESULTA_bus [44];
assign \gen_row[3].gen_col[3].mac_instance|Mult0~37  = \gen_row[3].gen_col[3].mac_instance|Mult0~mac_RESULTA_bus [45];
assign \gen_row[3].gen_col[3].mac_instance|Mult0~38  = \gen_row[3].gen_col[3].mac_instance|Mult0~mac_RESULTA_bus [46];
assign \gen_row[3].gen_col[3].mac_instance|Mult0~39  = \gen_row[3].gen_col[3].mac_instance|Mult0~mac_RESULTA_bus [47];
assign \gen_row[3].gen_col[3].mac_instance|Mult0~40  = \gen_row[3].gen_col[3].mac_instance|Mult0~mac_RESULTA_bus [48];
assign \gen_row[3].gen_col[3].mac_instance|Mult0~41  = \gen_row[3].gen_col[3].mac_instance|Mult0~mac_RESULTA_bus [49];
assign \gen_row[3].gen_col[3].mac_instance|Mult0~42  = \gen_row[3].gen_col[3].mac_instance|Mult0~mac_RESULTA_bus [50];
assign \gen_row[3].gen_col[3].mac_instance|Mult0~43  = \gen_row[3].gen_col[3].mac_instance|Mult0~mac_RESULTA_bus [51];
assign \gen_row[3].gen_col[3].mac_instance|Mult0~44  = \gen_row[3].gen_col[3].mac_instance|Mult0~mac_RESULTA_bus [52];
assign \gen_row[3].gen_col[3].mac_instance|Mult0~45  = \gen_row[3].gen_col[3].mac_instance|Mult0~mac_RESULTA_bus [53];
assign \gen_row[3].gen_col[3].mac_instance|Mult0~46  = \gen_row[3].gen_col[3].mac_instance|Mult0~mac_RESULTA_bus [54];
assign \gen_row[3].gen_col[3].mac_instance|Mult0~47  = \gen_row[3].gen_col[3].mac_instance|Mult0~mac_RESULTA_bus [55];
assign \gen_row[3].gen_col[3].mac_instance|Mult0~48  = \gen_row[3].gen_col[3].mac_instance|Mult0~mac_RESULTA_bus [56];
assign \gen_row[3].gen_col[3].mac_instance|Mult0~49  = \gen_row[3].gen_col[3].mac_instance|Mult0~mac_RESULTA_bus [57];
assign \gen_row[3].gen_col[3].mac_instance|Mult0~50  = \gen_row[3].gen_col[3].mac_instance|Mult0~mac_RESULTA_bus [58];
assign \gen_row[3].gen_col[3].mac_instance|Mult0~51  = \gen_row[3].gen_col[3].mac_instance|Mult0~mac_RESULTA_bus [59];
assign \gen_row[3].gen_col[3].mac_instance|Mult0~52  = \gen_row[3].gen_col[3].mac_instance|Mult0~mac_RESULTA_bus [60];
assign \gen_row[3].gen_col[3].mac_instance|Mult0~53  = \gen_row[3].gen_col[3].mac_instance|Mult0~mac_RESULTA_bus [61];
assign \gen_row[3].gen_col[3].mac_instance|Mult0~54  = \gen_row[3].gen_col[3].mac_instance|Mult0~mac_RESULTA_bus [62];
assign \gen_row[3].gen_col[3].mac_instance|Mult0~55  = \gen_row[3].gen_col[3].mac_instance|Mult0~mac_RESULTA_bus [63];

// Location: IOOBUF_X8_Y0_N36
cyclonev_io_obuf \acc_out[0]~output (
	.i(\gen_row[0].gen_col[3].mac_instance|acc_out [0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(acc_out[0]),
	.obar());
// synopsys translate_off
defparam \acc_out[0]~output .bus_hold = "false";
defparam \acc_out[0]~output .open_drain_output = "false";
defparam \acc_out[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y81_N19
cyclonev_io_obuf \acc_out[1]~output (
	.i(\gen_row[0].gen_col[3].mac_instance|acc_out [1]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(acc_out[1]),
	.obar());
// synopsys translate_off
defparam \acc_out[1]~output .bus_hold = "false";
defparam \acc_out[1]~output .open_drain_output = "false";
defparam \acc_out[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y81_N53
cyclonev_io_obuf \acc_out[2]~output (
	.i(\gen_row[0].gen_col[3].mac_instance|acc_out [2]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(acc_out[2]),
	.obar());
// synopsys translate_off
defparam \acc_out[2]~output .bus_hold = "false";
defparam \acc_out[2]~output .open_drain_output = "false";
defparam \acc_out[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N53
cyclonev_io_obuf \acc_out[3]~output (
	.i(\gen_row[0].gen_col[3].mac_instance|acc_out [3]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(acc_out[3]),
	.obar());
// synopsys translate_off
defparam \acc_out[3]~output .bus_hold = "false";
defparam \acc_out[3]~output .open_drain_output = "false";
defparam \acc_out[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y4_N96
cyclonev_io_obuf \acc_out[4]~output (
	.i(\gen_row[0].gen_col[3].mac_instance|acc_out [4]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(acc_out[4]),
	.obar());
// synopsys translate_off
defparam \acc_out[4]~output .bus_hold = "false";
defparam \acc_out[4]~output .open_drain_output = "false";
defparam \acc_out[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y4_N45
cyclonev_io_obuf \acc_out[5]~output (
	.i(\gen_row[0].gen_col[3].mac_instance|acc_out [5]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(acc_out[5]),
	.obar());
// synopsys translate_off
defparam \acc_out[5]~output .bus_hold = "false";
defparam \acc_out[5]~output .open_drain_output = "false";
defparam \acc_out[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y6_N56
cyclonev_io_obuf \acc_out[6]~output (
	.i(\gen_row[0].gen_col[3].mac_instance|acc_out [6]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(acc_out[6]),
	.obar());
// synopsys translate_off
defparam \acc_out[6]~output .bus_hold = "false";
defparam \acc_out[6]~output .open_drain_output = "false";
defparam \acc_out[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X76_Y0_N53
cyclonev_io_obuf \acc_out[7]~output (
	.i(\gen_row[0].gen_col[3].mac_instance|acc_out [7]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(acc_out[7]),
	.obar());
// synopsys translate_off
defparam \acc_out[7]~output .bus_hold = "false";
defparam \acc_out[7]~output .open_drain_output = "false";
defparam \acc_out[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X82_Y0_N76
cyclonev_io_obuf \acc_out[8]~output (
	.i(\gen_row[0].gen_col[3].mac_instance|acc_out [8]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(acc_out[8]),
	.obar());
// synopsys translate_off
defparam \acc_out[8]~output .bus_hold = "false";
defparam \acc_out[8]~output .open_drain_output = "false";
defparam \acc_out[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y0_N19
cyclonev_io_obuf \acc_out[9]~output (
	.i(\gen_row[0].gen_col[3].mac_instance|acc_out [9]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(acc_out[9]),
	.obar());
// synopsys translate_off
defparam \acc_out[9]~output .bus_hold = "false";
defparam \acc_out[9]~output .open_drain_output = "false";
defparam \acc_out[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X12_Y0_N19
cyclonev_io_obuf \acc_out[10]~output (
	.i(\gen_row[0].gen_col[3].mac_instance|acc_out [10]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(acc_out[10]),
	.obar());
// synopsys translate_off
defparam \acc_out[10]~output .bus_hold = "false";
defparam \acc_out[10]~output .open_drain_output = "false";
defparam \acc_out[10]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y0_N93
cyclonev_io_obuf \acc_out[11]~output (
	.i(\gen_row[0].gen_col[3].mac_instance|acc_out [11]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(acc_out[11]),
	.obar());
// synopsys translate_off
defparam \acc_out[11]~output .bus_hold = "false";
defparam \acc_out[11]~output .open_drain_output = "false";
defparam \acc_out[11]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X88_Y0_N20
cyclonev_io_obuf \acc_out[12]~output (
	.i(\gen_row[0].gen_col[3].mac_instance|acc_out [12]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(acc_out[12]),
	.obar());
// synopsys translate_off
defparam \acc_out[12]~output .bus_hold = "false";
defparam \acc_out[12]~output .open_drain_output = "false";
defparam \acc_out[12]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y81_N36
cyclonev_io_obuf \acc_out[13]~output (
	.i(\gen_row[0].gen_col[3].mac_instance|acc_out [13]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(acc_out[13]),
	.obar());
// synopsys translate_off
defparam \acc_out[13]~output .bus_hold = "false";
defparam \acc_out[13]~output .open_drain_output = "false";
defparam \acc_out[13]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X10_Y0_N93
cyclonev_io_obuf \acc_out[14]~output (
	.i(\gen_row[0].gen_col[3].mac_instance|acc_out [14]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(acc_out[14]),
	.obar());
// synopsys translate_off
defparam \acc_out[14]~output .bus_hold = "false";
defparam \acc_out[14]~output .open_drain_output = "false";
defparam \acc_out[14]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X6_Y0_N36
cyclonev_io_obuf \acc_out[15]~output (
	.i(\gen_row[0].gen_col[3].mac_instance|acc_out [15]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(acc_out[15]),
	.obar());
// synopsys translate_off
defparam \acc_out[15]~output .bus_hold = "false";
defparam \acc_out[15]~output .open_drain_output = "false";
defparam \acc_out[15]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X12_Y81_N53
cyclonev_io_obuf \acc_out[16]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(acc_out[16]),
	.obar());
// synopsys translate_off
defparam \acc_out[16]~output .bus_hold = "false";
defparam \acc_out[16]~output .open_drain_output = "false";
defparam \acc_out[16]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y81_N53
cyclonev_io_obuf \acc_out[17]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(acc_out[17]),
	.obar());
// synopsys translate_off
defparam \acc_out[17]~output .bus_hold = "false";
defparam \acc_out[17]~output .open_drain_output = "false";
defparam \acc_out[17]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y81_N36
cyclonev_io_obuf \acc_out[18]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(acc_out[18]),
	.obar());
// synopsys translate_off
defparam \acc_out[18]~output .bus_hold = "false";
defparam \acc_out[18]~output .open_drain_output = "false";
defparam \acc_out[18]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X14_Y81_N19
cyclonev_io_obuf \acc_out[19]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(acc_out[19]),
	.obar());
// synopsys translate_off
defparam \acc_out[19]~output .bus_hold = "false";
defparam \acc_out[19]~output .open_drain_output = "false";
defparam \acc_out[19]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X2_Y81_N42
cyclonev_io_obuf \acc_out[20]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(acc_out[20]),
	.obar());
// synopsys translate_off
defparam \acc_out[20]~output .bus_hold = "false";
defparam \acc_out[20]~output .open_drain_output = "false";
defparam \acc_out[20]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y16_N39
cyclonev_io_obuf \acc_out[21]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(acc_out[21]),
	.obar());
// synopsys translate_off
defparam \acc_out[21]~output .bus_hold = "false";
defparam \acc_out[21]~output .open_drain_output = "false";
defparam \acc_out[21]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y23_N39
cyclonev_io_obuf \acc_out[22]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(acc_out[22]),
	.obar());
// synopsys translate_off
defparam \acc_out[22]~output .bus_hold = "false";
defparam \acc_out[22]~output .open_drain_output = "false";
defparam \acc_out[22]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y81_N36
cyclonev_io_obuf \acc_out[23]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(acc_out[23]),
	.obar());
// synopsys translate_off
defparam \acc_out[23]~output .bus_hold = "false";
defparam \acc_out[23]~output .open_drain_output = "false";
defparam \acc_out[23]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y0_N93
cyclonev_io_obuf \acc_out[24]~output (
	.i(\gen_row[1].gen_col[3].mac_instance|acc_out [0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(acc_out[24]),
	.obar());
// synopsys translate_off
defparam \acc_out[24]~output .bus_hold = "false";
defparam \acc_out[24]~output .open_drain_output = "false";
defparam \acc_out[24]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y0_N2
cyclonev_io_obuf \acc_out[25]~output (
	.i(\gen_row[1].gen_col[3].mac_instance|acc_out [1]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(acc_out[25]),
	.obar());
// synopsys translate_off
defparam \acc_out[25]~output .bus_hold = "false";
defparam \acc_out[25]~output .open_drain_output = "false";
defparam \acc_out[25]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X2_Y0_N93
cyclonev_io_obuf \acc_out[26]~output (
	.i(\gen_row[1].gen_col[3].mac_instance|acc_out [2]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(acc_out[26]),
	.obar());
// synopsys translate_off
defparam \acc_out[26]~output .bus_hold = "false";
defparam \acc_out[26]~output .open_drain_output = "false";
defparam \acc_out[26]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X80_Y0_N53
cyclonev_io_obuf \acc_out[27]~output (
	.i(\gen_row[1].gen_col[3].mac_instance|acc_out [3]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(acc_out[27]),
	.obar());
// synopsys translate_off
defparam \acc_out[27]~output .bus_hold = "false";
defparam \acc_out[27]~output .open_drain_output = "false";
defparam \acc_out[27]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N2
cyclonev_io_obuf \acc_out[28]~output (
	.i(\gen_row[1].gen_col[3].mac_instance|acc_out [4]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(acc_out[28]),
	.obar());
// synopsys translate_off
defparam \acc_out[28]~output .bus_hold = "false";
defparam \acc_out[28]~output .open_drain_output = "false";
defparam \acc_out[28]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N76
cyclonev_io_obuf \acc_out[29]~output (
	.i(\gen_row[1].gen_col[3].mac_instance|acc_out [5]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(acc_out[29]),
	.obar());
// synopsys translate_off
defparam \acc_out[29]~output .bus_hold = "false";
defparam \acc_out[29]~output .open_drain_output = "false";
defparam \acc_out[29]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y0_N2
cyclonev_io_obuf \acc_out[30]~output (
	.i(\gen_row[1].gen_col[3].mac_instance|acc_out [6]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(acc_out[30]),
	.obar());
// synopsys translate_off
defparam \acc_out[30]~output .bus_hold = "false";
defparam \acc_out[30]~output .open_drain_output = "false";
defparam \acc_out[30]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X4_Y0_N53
cyclonev_io_obuf \acc_out[31]~output (
	.i(\gen_row[1].gen_col[3].mac_instance|acc_out [7]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(acc_out[31]),
	.obar());
// synopsys translate_off
defparam \acc_out[31]~output .bus_hold = "false";
defparam \acc_out[31]~output .open_drain_output = "false";
defparam \acc_out[31]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N53
cyclonev_io_obuf \acc_out[32]~output (
	.i(\gen_row[1].gen_col[3].mac_instance|acc_out [8]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(acc_out[32]),
	.obar());
// synopsys translate_off
defparam \acc_out[32]~output .bus_hold = "false";
defparam \acc_out[32]~output .open_drain_output = "false";
defparam \acc_out[32]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N53
cyclonev_io_obuf \acc_out[33]~output (
	.i(\gen_row[1].gen_col[3].mac_instance|acc_out [9]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(acc_out[33]),
	.obar());
// synopsys translate_off
defparam \acc_out[33]~output .bus_hold = "false";
defparam \acc_out[33]~output .open_drain_output = "false";
defparam \acc_out[33]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y0_N19
cyclonev_io_obuf \acc_out[34]~output (
	.i(\gen_row[1].gen_col[3].mac_instance|acc_out [10]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(acc_out[34]),
	.obar());
// synopsys translate_off
defparam \acc_out[34]~output .bus_hold = "false";
defparam \acc_out[34]~output .open_drain_output = "false";
defparam \acc_out[34]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X10_Y0_N76
cyclonev_io_obuf \acc_out[35]~output (
	.i(\gen_row[1].gen_col[3].mac_instance|acc_out [11]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(acc_out[35]),
	.obar());
// synopsys translate_off
defparam \acc_out[35]~output .bus_hold = "false";
defparam \acc_out[35]~output .open_drain_output = "false";
defparam \acc_out[35]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N2
cyclonev_io_obuf \acc_out[36]~output (
	.i(\gen_row[1].gen_col[3].mac_instance|acc_out [12]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(acc_out[36]),
	.obar());
// synopsys translate_off
defparam \acc_out[36]~output .bus_hold = "false";
defparam \acc_out[36]~output .open_drain_output = "false";
defparam \acc_out[36]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X64_Y0_N19
cyclonev_io_obuf \acc_out[37]~output (
	.i(\gen_row[1].gen_col[3].mac_instance|acc_out [13]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(acc_out[37]),
	.obar());
// synopsys translate_off
defparam \acc_out[37]~output .bus_hold = "false";
defparam \acc_out[37]~output .open_drain_output = "false";
defparam \acc_out[37]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y81_N19
cyclonev_io_obuf \acc_out[38]~output (
	.i(\gen_row[1].gen_col[3].mac_instance|acc_out [14]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(acc_out[38]),
	.obar());
// synopsys translate_off
defparam \acc_out[38]~output .bus_hold = "false";
defparam \acc_out[38]~output .open_drain_output = "false";
defparam \acc_out[38]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N42
cyclonev_io_obuf \acc_out[39]~output (
	.i(\gen_row[1].gen_col[3].mac_instance|acc_out [15]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(acc_out[39]),
	.obar());
// synopsys translate_off
defparam \acc_out[39]~output .bus_hold = "false";
defparam \acc_out[39]~output .open_drain_output = "false";
defparam \acc_out[39]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y0_N19
cyclonev_io_obuf \acc_out[40]~output (
	.i(\gen_row[1].gen_col[3].mac_instance|acc_out[16]~DUPLICATE_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(acc_out[40]),
	.obar());
// synopsys translate_off
defparam \acc_out[40]~output .bus_hold = "false";
defparam \acc_out[40]~output .open_drain_output = "false";
defparam \acc_out[40]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y81_N93
cyclonev_io_obuf \acc_out[41]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(acc_out[41]),
	.obar());
// synopsys translate_off
defparam \acc_out[41]~output .bus_hold = "false";
defparam \acc_out[41]~output .open_drain_output = "false";
defparam \acc_out[41]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y9_N39
cyclonev_io_obuf \acc_out[42]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(acc_out[42]),
	.obar());
// synopsys translate_off
defparam \acc_out[42]~output .bus_hold = "false";
defparam \acc_out[42]~output .open_drain_output = "false";
defparam \acc_out[42]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X86_Y0_N2
cyclonev_io_obuf \acc_out[43]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(acc_out[43]),
	.obar());
// synopsys translate_off
defparam \acc_out[43]~output .bus_hold = "false";
defparam \acc_out[43]~output .open_drain_output = "false";
defparam \acc_out[43]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y23_N22
cyclonev_io_obuf \acc_out[44]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(acc_out[44]),
	.obar());
// synopsys translate_off
defparam \acc_out[44]~output .bus_hold = "false";
defparam \acc_out[44]~output .open_drain_output = "false";
defparam \acc_out[44]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y81_N76
cyclonev_io_obuf \acc_out[45]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(acc_out[45]),
	.obar());
// synopsys translate_off
defparam \acc_out[45]~output .bus_hold = "false";
defparam \acc_out[45]~output .open_drain_output = "false";
defparam \acc_out[45]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X14_Y81_N36
cyclonev_io_obuf \acc_out[46]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(acc_out[46]),
	.obar());
// synopsys translate_off
defparam \acc_out[46]~output .bus_hold = "false";
defparam \acc_out[46]~output .open_drain_output = "false";
defparam \acc_out[46]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X6_Y81_N36
cyclonev_io_obuf \acc_out[47]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(acc_out[47]),
	.obar());
// synopsys translate_off
defparam \acc_out[47]~output .bus_hold = "false";
defparam \acc_out[47]~output .open_drain_output = "false";
defparam \acc_out[47]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y0_N53
cyclonev_io_obuf \acc_out[48]~output (
	.i(\gen_row[2].gen_col[3].mac_instance|acc_out [0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(acc_out[48]),
	.obar());
// synopsys translate_off
defparam \acc_out[48]~output .bus_hold = "false";
defparam \acc_out[48]~output .open_drain_output = "false";
defparam \acc_out[48]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X76_Y0_N36
cyclonev_io_obuf \acc_out[49]~output (
	.i(\gen_row[2].gen_col[3].mac_instance|acc_out [1]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(acc_out[49]),
	.obar());
// synopsys translate_off
defparam \acc_out[49]~output .bus_hold = "false";
defparam \acc_out[49]~output .open_drain_output = "false";
defparam \acc_out[49]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y0_N42
cyclonev_io_obuf \acc_out[50]~output (
	.i(\gen_row[2].gen_col[3].mac_instance|acc_out [2]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(acc_out[50]),
	.obar());
// synopsys translate_off
defparam \acc_out[50]~output .bus_hold = "false";
defparam \acc_out[50]~output .open_drain_output = "false";
defparam \acc_out[50]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X84_Y0_N2
cyclonev_io_obuf \acc_out[51]~output (
	.i(\gen_row[2].gen_col[3].mac_instance|acc_out [3]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(acc_out[51]),
	.obar());
// synopsys translate_off
defparam \acc_out[51]~output .bus_hold = "false";
defparam \acc_out[51]~output .open_drain_output = "false";
defparam \acc_out[51]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X70_Y0_N53
cyclonev_io_obuf \acc_out[52]~output (
	.i(\gen_row[2].gen_col[3].mac_instance|acc_out [4]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(acc_out[52]),
	.obar());
// synopsys translate_off
defparam \acc_out[52]~output .bus_hold = "false";
defparam \acc_out[52]~output .open_drain_output = "false";
defparam \acc_out[52]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X2_Y0_N42
cyclonev_io_obuf \acc_out[53]~output (
	.i(\gen_row[2].gen_col[3].mac_instance|acc_out [5]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(acc_out[53]),
	.obar());
// synopsys translate_off
defparam \acc_out[53]~output .bus_hold = "false";
defparam \acc_out[53]~output .open_drain_output = "false";
defparam \acc_out[53]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X82_Y0_N93
cyclonev_io_obuf \acc_out[54]~output (
	.i(\gen_row[2].gen_col[3].mac_instance|acc_out [6]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(acc_out[54]),
	.obar());
// synopsys translate_off
defparam \acc_out[54]~output .bus_hold = "false";
defparam \acc_out[54]~output .open_drain_output = "false";
defparam \acc_out[54]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y0_N59
cyclonev_io_obuf \acc_out[55]~output (
	.i(\gen_row[2].gen_col[3].mac_instance|acc_out [7]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(acc_out[55]),
	.obar());
// synopsys translate_off
defparam \acc_out[55]~output .bus_hold = "false";
defparam \acc_out[55]~output .open_drain_output = "false";
defparam \acc_out[55]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y0_N36
cyclonev_io_obuf \acc_out[56]~output (
	.i(\gen_row[2].gen_col[3].mac_instance|acc_out [8]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(acc_out[56]),
	.obar());
// synopsys translate_off
defparam \acc_out[56]~output .bus_hold = "false";
defparam \acc_out[56]~output .open_drain_output = "false";
defparam \acc_out[56]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N53
cyclonev_io_obuf \acc_out[57]~output (
	.i(\gen_row[2].gen_col[3].mac_instance|acc_out [9]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(acc_out[57]),
	.obar());
// synopsys translate_off
defparam \acc_out[57]~output .bus_hold = "false";
defparam \acc_out[57]~output .open_drain_output = "false";
defparam \acc_out[57]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X64_Y0_N36
cyclonev_io_obuf \acc_out[58]~output (
	.i(\gen_row[2].gen_col[3].mac_instance|acc_out [10]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(acc_out[58]),
	.obar());
// synopsys translate_off
defparam \acc_out[58]~output .bus_hold = "false";
defparam \acc_out[58]~output .open_drain_output = "false";
defparam \acc_out[58]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y8_N39
cyclonev_io_obuf \acc_out[59]~output (
	.i(\gen_row[2].gen_col[3].mac_instance|acc_out [11]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(acc_out[59]),
	.obar());
// synopsys translate_off
defparam \acc_out[59]~output .bus_hold = "false";
defparam \acc_out[59]~output .open_drain_output = "false";
defparam \acc_out[59]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X84_Y0_N53
cyclonev_io_obuf \acc_out[60]~output (
	.i(\gen_row[2].gen_col[3].mac_instance|acc_out [12]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(acc_out[60]),
	.obar());
// synopsys translate_off
defparam \acc_out[60]~output .bus_hold = "false";
defparam \acc_out[60]~output .open_drain_output = "false";
defparam \acc_out[60]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y0_N2
cyclonev_io_obuf \acc_out[61]~output (
	.i(\gen_row[2].gen_col[3].mac_instance|acc_out [13]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(acc_out[61]),
	.obar());
// synopsys translate_off
defparam \acc_out[61]~output .bus_hold = "false";
defparam \acc_out[61]~output .open_drain_output = "false";
defparam \acc_out[61]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y0_N19
cyclonev_io_obuf \acc_out[62]~output (
	.i(\gen_row[2].gen_col[3].mac_instance|acc_out [14]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(acc_out[62]),
	.obar());
// synopsys translate_off
defparam \acc_out[62]~output .bus_hold = "false";
defparam \acc_out[62]~output .open_drain_output = "false";
defparam \acc_out[62]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y0_N42
cyclonev_io_obuf \acc_out[63]~output (
	.i(\gen_row[2].gen_col[3].mac_instance|acc_out [15]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(acc_out[63]),
	.obar());
// synopsys translate_off
defparam \acc_out[63]~output .bus_hold = "false";
defparam \acc_out[63]~output .open_drain_output = "false";
defparam \acc_out[63]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y0_N2
cyclonev_io_obuf \acc_out[64]~output (
	.i(\gen_row[2].gen_col[3].mac_instance|acc_out [16]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(acc_out[64]),
	.obar());
// synopsys translate_off
defparam \acc_out[64]~output .bus_hold = "false";
defparam \acc_out[64]~output .open_drain_output = "false";
defparam \acc_out[64]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N36
cyclonev_io_obuf \acc_out[65]~output (
	.i(\gen_row[2].gen_col[3].mac_instance|acc_out [17]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(acc_out[65]),
	.obar());
// synopsys translate_off
defparam \acc_out[65]~output .bus_hold = "false";
defparam \acc_out[65]~output .open_drain_output = "false";
defparam \acc_out[65]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y81_N42
cyclonev_io_obuf \acc_out[66]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(acc_out[66]),
	.obar());
// synopsys translate_off
defparam \acc_out[66]~output .bus_hold = "false";
defparam \acc_out[66]~output .open_drain_output = "false";
defparam \acc_out[66]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y81_N53
cyclonev_io_obuf \acc_out[67]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(acc_out[67]),
	.obar());
// synopsys translate_off
defparam \acc_out[67]~output .bus_hold = "false";
defparam \acc_out[67]~output .open_drain_output = "false";
defparam \acc_out[67]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X6_Y81_N19
cyclonev_io_obuf \acc_out[68]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(acc_out[68]),
	.obar());
// synopsys translate_off
defparam \acc_out[68]~output .bus_hold = "false";
defparam \acc_out[68]~output .open_drain_output = "false";
defparam \acc_out[68]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y21_N56
cyclonev_io_obuf \acc_out[69]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(acc_out[69]),
	.obar());
// synopsys translate_off
defparam \acc_out[69]~output .bus_hold = "false";
defparam \acc_out[69]~output .open_drain_output = "false";
defparam \acc_out[69]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X88_Y0_N54
cyclonev_io_obuf \acc_out[70]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(acc_out[70]),
	.obar());
// synopsys translate_off
defparam \acc_out[70]~output .bus_hold = "false";
defparam \acc_out[70]~output .open_drain_output = "false";
defparam \acc_out[70]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y13_N22
cyclonev_io_obuf \acc_out[71]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(acc_out[71]),
	.obar());
// synopsys translate_off
defparam \acc_out[71]~output .bus_hold = "false";
defparam \acc_out[71]~output .open_drain_output = "false";
defparam \acc_out[71]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N36
cyclonev_io_obuf \acc_out[72]~output (
	.i(\gen_row[3].gen_col[3].mac_instance|acc_out [0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(acc_out[72]),
	.obar());
// synopsys translate_off
defparam \acc_out[72]~output .bus_hold = "false";
defparam \acc_out[72]~output .open_drain_output = "false";
defparam \acc_out[72]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y0_N19
cyclonev_io_obuf \acc_out[73]~output (
	.i(\gen_row[3].gen_col[3].mac_instance|acc_out [1]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(acc_out[73]),
	.obar());
// synopsys translate_off
defparam \acc_out[73]~output .bus_hold = "false";
defparam \acc_out[73]~output .open_drain_output = "false";
defparam \acc_out[73]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y81_N76
cyclonev_io_obuf \acc_out[74]~output (
	.i(\gen_row[3].gen_col[3].mac_instance|acc_out [2]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(acc_out[74]),
	.obar());
// synopsys translate_off
defparam \acc_out[74]~output .bus_hold = "false";
defparam \acc_out[74]~output .open_drain_output = "false";
defparam \acc_out[74]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y81_N2
cyclonev_io_obuf \acc_out[75]~output (
	.i(\gen_row[3].gen_col[3].mac_instance|acc_out [3]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(acc_out[75]),
	.obar());
// synopsys translate_off
defparam \acc_out[75]~output .bus_hold = "false";
defparam \acc_out[75]~output .open_drain_output = "false";
defparam \acc_out[75]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y81_N19
cyclonev_io_obuf \acc_out[76]~output (
	.i(\gen_row[3].gen_col[3].mac_instance|acc_out [4]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(acc_out[76]),
	.obar());
// synopsys translate_off
defparam \acc_out[76]~output .bus_hold = "false";
defparam \acc_out[76]~output .open_drain_output = "false";
defparam \acc_out[76]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N2
cyclonev_io_obuf \acc_out[77]~output (
	.i(\gen_row[3].gen_col[3].mac_instance|acc_out [5]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(acc_out[77]),
	.obar());
// synopsys translate_off
defparam \acc_out[77]~output .bus_hold = "false";
defparam \acc_out[77]~output .open_drain_output = "false";
defparam \acc_out[77]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X64_Y0_N53
cyclonev_io_obuf \acc_out[78]~output (
	.i(\gen_row[3].gen_col[3].mac_instance|acc_out [6]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(acc_out[78]),
	.obar());
// synopsys translate_off
defparam \acc_out[78]~output .bus_hold = "false";
defparam \acc_out[78]~output .open_drain_output = "false";
defparam \acc_out[78]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N2
cyclonev_io_obuf \acc_out[79]~output (
	.i(\gen_row[3].gen_col[3].mac_instance|acc_out [7]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(acc_out[79]),
	.obar());
// synopsys translate_off
defparam \acc_out[79]~output .bus_hold = "false";
defparam \acc_out[79]~output .open_drain_output = "false";
defparam \acc_out[79]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y0_N36
cyclonev_io_obuf \acc_out[80]~output (
	.i(\gen_row[3].gen_col[3].mac_instance|acc_out [8]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(acc_out[80]),
	.obar());
// synopsys translate_off
defparam \acc_out[80]~output .bus_hold = "false";
defparam \acc_out[80]~output .open_drain_output = "false";
defparam \acc_out[80]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N36
cyclonev_io_obuf \acc_out[81]~output (
	.i(\gen_row[3].gen_col[3].mac_instance|acc_out [9]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(acc_out[81]),
	.obar());
// synopsys translate_off
defparam \acc_out[81]~output .bus_hold = "false";
defparam \acc_out[81]~output .open_drain_output = "false";
defparam \acc_out[81]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X24_Y81_N53
cyclonev_io_obuf \acc_out[82]~output (
	.i(\gen_row[3].gen_col[3].mac_instance|acc_out [10]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(acc_out[82]),
	.obar());
// synopsys translate_off
defparam \acc_out[82]~output .bus_hold = "false";
defparam \acc_out[82]~output .open_drain_output = "false";
defparam \acc_out[82]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y81_N42
cyclonev_io_obuf \acc_out[83]~output (
	.i(\gen_row[3].gen_col[3].mac_instance|acc_out [11]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(acc_out[83]),
	.obar());
// synopsys translate_off
defparam \acc_out[83]~output .bus_hold = "false";
defparam \acc_out[83]~output .open_drain_output = "false";
defparam \acc_out[83]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X24_Y81_N19
cyclonev_io_obuf \acc_out[84]~output (
	.i(\gen_row[3].gen_col[3].mac_instance|acc_out [12]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(acc_out[84]),
	.obar());
// synopsys translate_off
defparam \acc_out[84]~output .bus_hold = "false";
defparam \acc_out[84]~output .open_drain_output = "false";
defparam \acc_out[84]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y0_N53
cyclonev_io_obuf \acc_out[85]~output (
	.i(\gen_row[3].gen_col[3].mac_instance|acc_out [13]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(acc_out[85]),
	.obar());
// synopsys translate_off
defparam \acc_out[85]~output .bus_hold = "false";
defparam \acc_out[85]~output .open_drain_output = "false";
defparam \acc_out[85]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N36
cyclonev_io_obuf \acc_out[86]~output (
	.i(\gen_row[3].gen_col[3].mac_instance|acc_out [14]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(acc_out[86]),
	.obar());
// synopsys translate_off
defparam \acc_out[86]~output .bus_hold = "false";
defparam \acc_out[86]~output .open_drain_output = "false";
defparam \acc_out[86]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X4_Y0_N2
cyclonev_io_obuf \acc_out[87]~output (
	.i(\gen_row[3].gen_col[3].mac_instance|acc_out [15]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(acc_out[87]),
	.obar());
// synopsys translate_off
defparam \acc_out[87]~output .bus_hold = "false";
defparam \acc_out[87]~output .open_drain_output = "false";
defparam \acc_out[87]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N76
cyclonev_io_obuf \acc_out[88]~output (
	.i(\gen_row[3].gen_col[3].mac_instance|acc_out [16]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(acc_out[88]),
	.obar());
// synopsys translate_off
defparam \acc_out[88]~output .bus_hold = "false";
defparam \acc_out[88]~output .open_drain_output = "false";
defparam \acc_out[88]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N2
cyclonev_io_obuf \acc_out[89]~output (
	.i(\gen_row[3].gen_col[3].mac_instance|acc_out [17]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(acc_out[89]),
	.obar());
// synopsys translate_off
defparam \acc_out[89]~output .bus_hold = "false";
defparam \acc_out[89]~output .open_drain_output = "false";
defparam \acc_out[89]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y0_N2
cyclonev_io_obuf \acc_out[90]~output (
	.i(\gen_row[3].gen_col[3].mac_instance|acc_out [18]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(acc_out[90]),
	.obar());
// synopsys translate_off
defparam \acc_out[90]~output .bus_hold = "false";
defparam \acc_out[90]~output .open_drain_output = "false";
defparam \acc_out[90]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y13_N56
cyclonev_io_obuf \acc_out[91]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(acc_out[91]),
	.obar());
// synopsys translate_off
defparam \acc_out[91]~output .bus_hold = "false";
defparam \acc_out[91]~output .open_drain_output = "false";
defparam \acc_out[91]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X4_Y81_N53
cyclonev_io_obuf \acc_out[92]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(acc_out[92]),
	.obar());
// synopsys translate_off
defparam \acc_out[92]~output .bus_hold = "false";
defparam \acc_out[92]~output .open_drain_output = "false";
defparam \acc_out[92]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y81_N19
cyclonev_io_obuf \acc_out[93]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(acc_out[93]),
	.obar());
// synopsys translate_off
defparam \acc_out[93]~output .bus_hold = "false";
defparam \acc_out[93]~output .open_drain_output = "false";
defparam \acc_out[93]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X14_Y81_N2
cyclonev_io_obuf \acc_out[94]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(acc_out[94]),
	.obar());
// synopsys translate_off
defparam \acc_out[94]~output .bus_hold = "false";
defparam \acc_out[94]~output .open_drain_output = "false";
defparam \acc_out[94]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y81_N2
cyclonev_io_obuf \acc_out[95]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(acc_out[95]),
	.obar());
// synopsys translate_off
defparam \acc_out[95]~output .bus_hold = "false";
defparam \acc_out[95]~output .open_drain_output = "false";
defparam \acc_out[95]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X8_Y0_N53
cyclonev_io_obuf \pe30_out[0]~output (
	.i(\gen_row[0].gen_col[3].mac_instance|acc_out [0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pe30_out[0]),
	.obar());
// synopsys translate_off
defparam \pe30_out[0]~output .bus_hold = "false";
defparam \pe30_out[0]~output .open_drain_output = "false";
defparam \pe30_out[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y81_N36
cyclonev_io_obuf \pe30_out[1]~output (
	.i(\gen_row[0].gen_col[3].mac_instance|acc_out [1]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pe30_out[1]),
	.obar());
// synopsys translate_off
defparam \pe30_out[1]~output .bus_hold = "false";
defparam \pe30_out[1]~output .open_drain_output = "false";
defparam \pe30_out[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y81_N2
cyclonev_io_obuf \pe30_out[2]~output (
	.i(\gen_row[0].gen_col[3].mac_instance|acc_out [2]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pe30_out[2]),
	.obar());
// synopsys translate_off
defparam \pe30_out[2]~output .bus_hold = "false";
defparam \pe30_out[2]~output .open_drain_output = "false";
defparam \pe30_out[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N2
cyclonev_io_obuf \pe30_out[3]~output (
	.i(\gen_row[0].gen_col[3].mac_instance|acc_out [3]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pe30_out[3]),
	.obar());
// synopsys translate_off
defparam \pe30_out[3]~output .bus_hold = "false";
defparam \pe30_out[3]~output .open_drain_output = "false";
defparam \pe30_out[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y4_N79
cyclonev_io_obuf \pe30_out[4]~output (
	.i(\gen_row[0].gen_col[3].mac_instance|acc_out [4]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pe30_out[4]),
	.obar());
// synopsys translate_off
defparam \pe30_out[4]~output .bus_hold = "false";
defparam \pe30_out[4]~output .open_drain_output = "false";
defparam \pe30_out[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y6_N39
cyclonev_io_obuf \pe30_out[5]~output (
	.i(\gen_row[0].gen_col[3].mac_instance|acc_out [5]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pe30_out[5]),
	.obar());
// synopsys translate_off
defparam \pe30_out[5]~output .bus_hold = "false";
defparam \pe30_out[5]~output .open_drain_output = "false";
defparam \pe30_out[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y6_N5
cyclonev_io_obuf \pe30_out[6]~output (
	.i(\gen_row[0].gen_col[3].mac_instance|acc_out [6]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pe30_out[6]),
	.obar());
// synopsys translate_off
defparam \pe30_out[6]~output .bus_hold = "false";
defparam \pe30_out[6]~output .open_drain_output = "false";
defparam \pe30_out[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N93
cyclonev_io_obuf \pe30_out[7]~output (
	.i(\gen_row[0].gen_col[3].mac_instance|acc_out [7]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pe30_out[7]),
	.obar());
// synopsys translate_off
defparam \pe30_out[7]~output .bus_hold = "false";
defparam \pe30_out[7]~output .open_drain_output = "false";
defparam \pe30_out[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X82_Y0_N42
cyclonev_io_obuf \pe30_out[8]~output (
	.i(\gen_row[0].gen_col[3].mac_instance|acc_out [8]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pe30_out[8]),
	.obar());
// synopsys translate_off
defparam \pe30_out[8]~output .bus_hold = "false";
defparam \pe30_out[8]~output .open_drain_output = "false";
defparam \pe30_out[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y0_N2
cyclonev_io_obuf \pe30_out[9]~output (
	.i(\gen_row[0].gen_col[3].mac_instance|acc_out [9]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pe30_out[9]),
	.obar());
// synopsys translate_off
defparam \pe30_out[9]~output .bus_hold = "false";
defparam \pe30_out[9]~output .open_drain_output = "false";
defparam \pe30_out[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X12_Y0_N2
cyclonev_io_obuf \pe30_out[10]~output (
	.i(\gen_row[0].gen_col[3].mac_instance|acc_out [10]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pe30_out[10]),
	.obar());
// synopsys translate_off
defparam \pe30_out[10]~output .bus_hold = "false";
defparam \pe30_out[10]~output .open_drain_output = "false";
defparam \pe30_out[10]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y0_N53
cyclonev_io_obuf \pe30_out[11]~output (
	.i(\gen_row[0].gen_col[3].mac_instance|acc_out [11]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pe30_out[11]),
	.obar());
// synopsys translate_off
defparam \pe30_out[11]~output .bus_hold = "false";
defparam \pe30_out[11]~output .open_drain_output = "false";
defparam \pe30_out[11]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X88_Y0_N37
cyclonev_io_obuf \pe30_out[12]~output (
	.i(\gen_row[0].gen_col[3].mac_instance|acc_out [12]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pe30_out[12]),
	.obar());
// synopsys translate_off
defparam \pe30_out[12]~output .bus_hold = "false";
defparam \pe30_out[12]~output .open_drain_output = "false";
defparam \pe30_out[12]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y81_N53
cyclonev_io_obuf \pe30_out[13]~output (
	.i(\gen_row[0].gen_col[3].mac_instance|acc_out [13]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pe30_out[13]),
	.obar());
// synopsys translate_off
defparam \pe30_out[13]~output .bus_hold = "false";
defparam \pe30_out[13]~output .open_drain_output = "false";
defparam \pe30_out[13]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X8_Y0_N19
cyclonev_io_obuf \pe30_out[14]~output (
	.i(\gen_row[0].gen_col[3].mac_instance|acc_out [14]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pe30_out[14]),
	.obar());
// synopsys translate_off
defparam \pe30_out[14]~output .bus_hold = "false";
defparam \pe30_out[14]~output .open_drain_output = "false";
defparam \pe30_out[14]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X6_Y0_N19
cyclonev_io_obuf \pe30_out[15]~output (
	.i(\gen_row[0].gen_col[3].mac_instance|acc_out [15]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pe30_out[15]),
	.obar());
// synopsys translate_off
defparam \pe30_out[15]~output .bus_hold = "false";
defparam \pe30_out[15]~output .open_drain_output = "false";
defparam \pe30_out[15]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y81_N53
cyclonev_io_obuf \pe30_out[16]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pe30_out[16]),
	.obar());
// synopsys translate_off
defparam \pe30_out[16]~output .bus_hold = "false";
defparam \pe30_out[16]~output .open_drain_output = "false";
defparam \pe30_out[16]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y16_N56
cyclonev_io_obuf \pe30_out[17]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pe30_out[17]),
	.obar());
// synopsys translate_off
defparam \pe30_out[17]~output .bus_hold = "false";
defparam \pe30_out[17]~output .open_drain_output = "false";
defparam \pe30_out[17]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y20_N45
cyclonev_io_obuf \pe30_out[18]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pe30_out[18]),
	.obar());
// synopsys translate_off
defparam \pe30_out[18]~output .bus_hold = "false";
defparam \pe30_out[18]~output .open_drain_output = "false";
defparam \pe30_out[18]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y81_N19
cyclonev_io_obuf \pe30_out[19]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pe30_out[19]),
	.obar());
// synopsys translate_off
defparam \pe30_out[19]~output .bus_hold = "false";
defparam \pe30_out[19]~output .open_drain_output = "false";
defparam \pe30_out[19]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y81_N53
cyclonev_io_obuf \pe30_out[20]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pe30_out[20]),
	.obar());
// synopsys translate_off
defparam \pe30_out[20]~output .bus_hold = "false";
defparam \pe30_out[20]~output .open_drain_output = "false";
defparam \pe30_out[20]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y81_N53
cyclonev_io_obuf \pe30_out[21]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pe30_out[21]),
	.obar());
// synopsys translate_off
defparam \pe30_out[21]~output .bus_hold = "false";
defparam \pe30_out[21]~output .open_drain_output = "false";
defparam \pe30_out[21]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X88_Y0_N3
cyclonev_io_obuf \pe30_out[22]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pe30_out[22]),
	.obar());
// synopsys translate_off
defparam \pe30_out[22]~output .bus_hold = "false";
defparam \pe30_out[22]~output .open_drain_output = "false";
defparam \pe30_out[22]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y23_N56
cyclonev_io_obuf \pe30_out[23]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pe30_out[23]),
	.obar());
// synopsys translate_off
defparam \pe30_out[23]~output .bus_hold = "false";
defparam \pe30_out[23]~output .open_drain_output = "false";
defparam \pe30_out[23]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y0_N76
cyclonev_io_obuf \pe31_out[0]~output (
	.i(\gen_row[1].gen_col[3].mac_instance|acc_out [0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pe31_out[0]),
	.obar());
// synopsys translate_off
defparam \pe31_out[0]~output .bus_hold = "false";
defparam \pe31_out[0]~output .open_drain_output = "false";
defparam \pe31_out[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N19
cyclonev_io_obuf \pe31_out[1]~output (
	.i(\gen_row[1].gen_col[3].mac_instance|acc_out [1]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pe31_out[1]),
	.obar());
// synopsys translate_off
defparam \pe31_out[1]~output .bus_hold = "false";
defparam \pe31_out[1]~output .open_drain_output = "false";
defparam \pe31_out[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X4_Y0_N36
cyclonev_io_obuf \pe31_out[2]~output (
	.i(\gen_row[1].gen_col[3].mac_instance|acc_out [2]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pe31_out[2]),
	.obar());
// synopsys translate_off
defparam \pe31_out[2]~output .bus_hold = "false";
defparam \pe31_out[2]~output .open_drain_output = "false";
defparam \pe31_out[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X80_Y0_N36
cyclonev_io_obuf \pe31_out[3]~output (
	.i(\gen_row[1].gen_col[3].mac_instance|acc_out [3]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pe31_out[3]),
	.obar());
// synopsys translate_off
defparam \pe31_out[3]~output .bus_hold = "false";
defparam \pe31_out[3]~output .open_drain_output = "false";
defparam \pe31_out[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N19
cyclonev_io_obuf \pe31_out[4]~output (
	.i(\gen_row[1].gen_col[3].mac_instance|acc_out [4]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pe31_out[4]),
	.obar());
// synopsys translate_off
defparam \pe31_out[4]~output .bus_hold = "false";
defparam \pe31_out[4]~output .open_drain_output = "false";
defparam \pe31_out[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N19
cyclonev_io_obuf \pe31_out[5]~output (
	.i(\gen_row[1].gen_col[3].mac_instance|acc_out [5]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pe31_out[5]),
	.obar());
// synopsys translate_off
defparam \pe31_out[5]~output .bus_hold = "false";
defparam \pe31_out[5]~output .open_drain_output = "false";
defparam \pe31_out[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y0_N53
cyclonev_io_obuf \pe31_out[6]~output (
	.i(\gen_row[1].gen_col[3].mac_instance|acc_out [6]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pe31_out[6]),
	.obar());
// synopsys translate_off
defparam \pe31_out[6]~output .bus_hold = "false";
defparam \pe31_out[6]~output .open_drain_output = "false";
defparam \pe31_out[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X6_Y0_N2
cyclonev_io_obuf \pe31_out[7]~output (
	.i(\gen_row[1].gen_col[3].mac_instance|acc_out [7]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pe31_out[7]),
	.obar());
// synopsys translate_off
defparam \pe31_out[7]~output .bus_hold = "false";
defparam \pe31_out[7]~output .open_drain_output = "false";
defparam \pe31_out[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N42
cyclonev_io_obuf \pe31_out[8]~output (
	.i(\gen_row[1].gen_col[3].mac_instance|acc_out [8]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pe31_out[8]),
	.obar());
// synopsys translate_off
defparam \pe31_out[8]~output .bus_hold = "false";
defparam \pe31_out[8]~output .open_drain_output = "false";
defparam \pe31_out[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N19
cyclonev_io_obuf \pe31_out[9]~output (
	.i(\gen_row[1].gen_col[3].mac_instance|acc_out [9]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pe31_out[9]),
	.obar());
// synopsys translate_off
defparam \pe31_out[9]~output .bus_hold = "false";
defparam \pe31_out[9]~output .open_drain_output = "false";
defparam \pe31_out[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y0_N53
cyclonev_io_obuf \pe31_out[10]~output (
	.i(\gen_row[1].gen_col[3].mac_instance|acc_out [10]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pe31_out[10]),
	.obar());
// synopsys translate_off
defparam \pe31_out[10]~output .bus_hold = "false";
defparam \pe31_out[10]~output .open_drain_output = "false";
defparam \pe31_out[10]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X10_Y0_N42
cyclonev_io_obuf \pe31_out[11]~output (
	.i(\gen_row[1].gen_col[3].mac_instance|acc_out [11]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pe31_out[11]),
	.obar());
// synopsys translate_off
defparam \pe31_out[11]~output .bus_hold = "false";
defparam \pe31_out[11]~output .open_drain_output = "false";
defparam \pe31_out[11]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N53
cyclonev_io_obuf \pe31_out[12]~output (
	.i(\gen_row[1].gen_col[3].mac_instance|acc_out [12]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pe31_out[12]),
	.obar());
// synopsys translate_off
defparam \pe31_out[12]~output .bus_hold = "false";
defparam \pe31_out[12]~output .open_drain_output = "false";
defparam \pe31_out[12]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N53
cyclonev_io_obuf \pe31_out[13]~output (
	.i(\gen_row[1].gen_col[3].mac_instance|acc_out [13]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pe31_out[13]),
	.obar());
// synopsys translate_off
defparam \pe31_out[13]~output .bus_hold = "false";
defparam \pe31_out[13]~output .open_drain_output = "false";
defparam \pe31_out[13]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y81_N36
cyclonev_io_obuf \pe31_out[14]~output (
	.i(\gen_row[1].gen_col[3].mac_instance|acc_out [14]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pe31_out[14]),
	.obar());
// synopsys translate_off
defparam \pe31_out[14]~output .bus_hold = "false";
defparam \pe31_out[14]~output .open_drain_output = "false";
defparam \pe31_out[14]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N59
cyclonev_io_obuf \pe31_out[15]~output (
	.i(\gen_row[1].gen_col[3].mac_instance|acc_out [15]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pe31_out[15]),
	.obar());
// synopsys translate_off
defparam \pe31_out[15]~output .bus_hold = "false";
defparam \pe31_out[15]~output .open_drain_output = "false";
defparam \pe31_out[15]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X70_Y0_N19
cyclonev_io_obuf \pe31_out[16]~output (
	.i(\gen_row[1].gen_col[3].mac_instance|acc_out[16]~DUPLICATE_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pe31_out[16]),
	.obar());
// synopsys translate_off
defparam \pe31_out[16]~output .bus_hold = "false";
defparam \pe31_out[16]~output .open_drain_output = "false";
defparam \pe31_out[16]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y25_N39
cyclonev_io_obuf \pe31_out[17]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pe31_out[17]),
	.obar());
// synopsys translate_off
defparam \pe31_out[17]~output .bus_hold = "false";
defparam \pe31_out[17]~output .open_drain_output = "false";
defparam \pe31_out[17]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y9_N5
cyclonev_io_obuf \pe31_out[18]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pe31_out[18]),
	.obar());
// synopsys translate_off
defparam \pe31_out[18]~output .bus_hold = "false";
defparam \pe31_out[18]~output .open_drain_output = "false";
defparam \pe31_out[18]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y81_N93
cyclonev_io_obuf \pe31_out[19]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pe31_out[19]),
	.obar());
// synopsys translate_off
defparam \pe31_out[19]~output .bus_hold = "false";
defparam \pe31_out[19]~output .open_drain_output = "false";
defparam \pe31_out[19]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y81_N59
cyclonev_io_obuf \pe31_out[20]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pe31_out[20]),
	.obar());
// synopsys translate_off
defparam \pe31_out[20]~output .bus_hold = "false";
defparam \pe31_out[20]~output .open_drain_output = "false";
defparam \pe31_out[20]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y81_N42
cyclonev_io_obuf \pe31_out[21]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pe31_out[21]),
	.obar());
// synopsys translate_off
defparam \pe31_out[21]~output .bus_hold = "false";
defparam \pe31_out[21]~output .open_drain_output = "false";
defparam \pe31_out[21]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y0_N2
cyclonev_io_obuf \pe31_out[22]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pe31_out[22]),
	.obar());
// synopsys translate_off
defparam \pe31_out[22]~output .bus_hold = "false";
defparam \pe31_out[22]~output .open_drain_output = "false";
defparam \pe31_out[22]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X6_Y81_N2
cyclonev_io_obuf \pe31_out[23]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pe31_out[23]),
	.obar());
// synopsys translate_off
defparam \pe31_out[23]~output .bus_hold = "false";
defparam \pe31_out[23]~output .open_drain_output = "false";
defparam \pe31_out[23]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y0_N19
cyclonev_io_obuf \pe32_out[0]~output (
	.i(\gen_row[2].gen_col[3].mac_instance|acc_out [0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pe32_out[0]),
	.obar());
// synopsys translate_off
defparam \pe32_out[0]~output .bus_hold = "false";
defparam \pe32_out[0]~output .open_drain_output = "false";
defparam \pe32_out[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X76_Y0_N19
cyclonev_io_obuf \pe32_out[1]~output (
	.i(\gen_row[2].gen_col[3].mac_instance|acc_out [1]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pe32_out[1]),
	.obar());
// synopsys translate_off
defparam \pe32_out[1]~output .bus_hold = "false";
defparam \pe32_out[1]~output .open_drain_output = "false";
defparam \pe32_out[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y0_N59
cyclonev_io_obuf \pe32_out[2]~output (
	.i(\gen_row[2].gen_col[3].mac_instance|acc_out [2]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pe32_out[2]),
	.obar());
// synopsys translate_off
defparam \pe32_out[2]~output .bus_hold = "false";
defparam \pe32_out[2]~output .open_drain_output = "false";
defparam \pe32_out[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X84_Y0_N19
cyclonev_io_obuf \pe32_out[3]~output (
	.i(\gen_row[2].gen_col[3].mac_instance|acc_out [3]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pe32_out[3]),
	.obar());
// synopsys translate_off
defparam \pe32_out[3]~output .bus_hold = "false";
defparam \pe32_out[3]~output .open_drain_output = "false";
defparam \pe32_out[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X70_Y0_N36
cyclonev_io_obuf \pe32_out[4]~output (
	.i(\gen_row[2].gen_col[3].mac_instance|acc_out [4]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pe32_out[4]),
	.obar());
// synopsys translate_off
defparam \pe32_out[4]~output .bus_hold = "false";
defparam \pe32_out[4]~output .open_drain_output = "false";
defparam \pe32_out[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X2_Y0_N59
cyclonev_io_obuf \pe32_out[5]~output (
	.i(\gen_row[2].gen_col[3].mac_instance|acc_out [5]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pe32_out[5]),
	.obar());
// synopsys translate_off
defparam \pe32_out[5]~output .bus_hold = "false";
defparam \pe32_out[5]~output .open_drain_output = "false";
defparam \pe32_out[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X82_Y0_N59
cyclonev_io_obuf \pe32_out[6]~output (
	.i(\gen_row[2].gen_col[3].mac_instance|acc_out [6]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pe32_out[6]),
	.obar());
// synopsys translate_off
defparam \pe32_out[6]~output .bus_hold = "false";
defparam \pe32_out[6]~output .open_drain_output = "false";
defparam \pe32_out[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y0_N42
cyclonev_io_obuf \pe32_out[7]~output (
	.i(\gen_row[2].gen_col[3].mac_instance|acc_out [7]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pe32_out[7]),
	.obar());
// synopsys translate_off
defparam \pe32_out[7]~output .bus_hold = "false";
defparam \pe32_out[7]~output .open_drain_output = "false";
defparam \pe32_out[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y0_N76
cyclonev_io_obuf \pe32_out[8]~output (
	.i(\gen_row[2].gen_col[3].mac_instance|acc_out [8]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pe32_out[8]),
	.obar());
// synopsys translate_off
defparam \pe32_out[8]~output .bus_hold = "false";
defparam \pe32_out[8]~output .open_drain_output = "false";
defparam \pe32_out[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N36
cyclonev_io_obuf \pe32_out[9]~output (
	.i(\gen_row[2].gen_col[3].mac_instance|acc_out [9]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pe32_out[9]),
	.obar());
// synopsys translate_off
defparam \pe32_out[9]~output .bus_hold = "false";
defparam \pe32_out[9]~output .open_drain_output = "false";
defparam \pe32_out[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N19
cyclonev_io_obuf \pe32_out[10]~output (
	.i(\gen_row[2].gen_col[3].mac_instance|acc_out [10]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pe32_out[10]),
	.obar());
// synopsys translate_off
defparam \pe32_out[10]~output .bus_hold = "false";
defparam \pe32_out[10]~output .open_drain_output = "false";
defparam \pe32_out[10]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y8_N56
cyclonev_io_obuf \pe32_out[11]~output (
	.i(\gen_row[2].gen_col[3].mac_instance|acc_out [11]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pe32_out[11]),
	.obar());
// synopsys translate_off
defparam \pe32_out[11]~output .bus_hold = "false";
defparam \pe32_out[11]~output .open_drain_output = "false";
defparam \pe32_out[11]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X80_Y0_N19
cyclonev_io_obuf \pe32_out[12]~output (
	.i(\gen_row[2].gen_col[3].mac_instance|acc_out [12]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pe32_out[12]),
	.obar());
// synopsys translate_off
defparam \pe32_out[12]~output .bus_hold = "false";
defparam \pe32_out[12]~output .open_drain_output = "false";
defparam \pe32_out[12]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X76_Y0_N2
cyclonev_io_obuf \pe32_out[13]~output (
	.i(\gen_row[2].gen_col[3].mac_instance|acc_out [13]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pe32_out[13]),
	.obar());
// synopsys translate_off
defparam \pe32_out[13]~output .bus_hold = "false";
defparam \pe32_out[13]~output .open_drain_output = "false";
defparam \pe32_out[13]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X70_Y0_N2
cyclonev_io_obuf \pe32_out[14]~output (
	.i(\gen_row[2].gen_col[3].mac_instance|acc_out [14]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pe32_out[14]),
	.obar());
// synopsys translate_off
defparam \pe32_out[14]~output .bus_hold = "false";
defparam \pe32_out[14]~output .open_drain_output = "false";
defparam \pe32_out[14]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y0_N59
cyclonev_io_obuf \pe32_out[15]~output (
	.i(\gen_row[2].gen_col[3].mac_instance|acc_out [15]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pe32_out[15]),
	.obar());
// synopsys translate_off
defparam \pe32_out[15]~output .bus_hold = "false";
defparam \pe32_out[15]~output .open_drain_output = "false";
defparam \pe32_out[15]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y0_N19
cyclonev_io_obuf \pe32_out[16]~output (
	.i(\gen_row[2].gen_col[3].mac_instance|acc_out [16]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pe32_out[16]),
	.obar());
// synopsys translate_off
defparam \pe32_out[16]~output .bus_hold = "false";
defparam \pe32_out[16]~output .open_drain_output = "false";
defparam \pe32_out[16]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N53
cyclonev_io_obuf \pe32_out[17]~output (
	.i(\gen_row[2].gen_col[3].mac_instance|acc_out [17]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pe32_out[17]),
	.obar());
// synopsys translate_off
defparam \pe32_out[17]~output .bus_hold = "false";
defparam \pe32_out[17]~output .open_drain_output = "false";
defparam \pe32_out[17]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y20_N62
cyclonev_io_obuf \pe32_out[18]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pe32_out[18]),
	.obar());
// synopsys translate_off
defparam \pe32_out[18]~output .bus_hold = "false";
defparam \pe32_out[18]~output .open_drain_output = "false";
defparam \pe32_out[18]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y81_N19
cyclonev_io_obuf \pe32_out[19]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pe32_out[19]),
	.obar());
// synopsys translate_off
defparam \pe32_out[19]~output .bus_hold = "false";
defparam \pe32_out[19]~output .open_drain_output = "false";
defparam \pe32_out[19]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y81_N76
cyclonev_io_obuf \pe32_out[20]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pe32_out[20]),
	.obar());
// synopsys translate_off
defparam \pe32_out[20]~output .bus_hold = "false";
defparam \pe32_out[20]~output .open_drain_output = "false";
defparam \pe32_out[20]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y81_N36
cyclonev_io_obuf \pe32_out[21]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pe32_out[21]),
	.obar());
// synopsys translate_off
defparam \pe32_out[21]~output .bus_hold = "false";
defparam \pe32_out[21]~output .open_drain_output = "false";
defparam \pe32_out[21]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X10_Y81_N59
cyclonev_io_obuf \pe32_out[22]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pe32_out[22]),
	.obar());
// synopsys translate_off
defparam \pe32_out[22]~output .bus_hold = "false";
defparam \pe32_out[22]~output .open_drain_output = "false";
defparam \pe32_out[22]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y9_N22
cyclonev_io_obuf \pe32_out[23]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pe32_out[23]),
	.obar());
// synopsys translate_off
defparam \pe32_out[23]~output .bus_hold = "false";
defparam \pe32_out[23]~output .open_drain_output = "false";
defparam \pe32_out[23]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N93
cyclonev_io_obuf \pe33_out[0]~output (
	.i(\gen_row[3].gen_col[3].mac_instance|acc_out [0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pe33_out[0]),
	.obar());
// synopsys translate_off
defparam \pe33_out[0]~output .bus_hold = "false";
defparam \pe33_out[0]~output .open_drain_output = "false";
defparam \pe33_out[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y0_N36
cyclonev_io_obuf \pe33_out[1]~output (
	.i(\gen_row[3].gen_col[3].mac_instance|acc_out [1]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pe33_out[1]),
	.obar());
// synopsys translate_off
defparam \pe33_out[1]~output .bus_hold = "false";
defparam \pe33_out[1]~output .open_drain_output = "false";
defparam \pe33_out[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y81_N93
cyclonev_io_obuf \pe33_out[2]~output (
	.i(\gen_row[3].gen_col[3].mac_instance|acc_out [2]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pe33_out[2]),
	.obar());
// synopsys translate_off
defparam \pe33_out[2]~output .bus_hold = "false";
defparam \pe33_out[2]~output .open_drain_output = "false";
defparam \pe33_out[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y81_N53
cyclonev_io_obuf \pe33_out[3]~output (
	.i(\gen_row[3].gen_col[3].mac_instance|acc_out [3]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pe33_out[3]),
	.obar());
// synopsys translate_off
defparam \pe33_out[3]~output .bus_hold = "false";
defparam \pe33_out[3]~output .open_drain_output = "false";
defparam \pe33_out[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y81_N2
cyclonev_io_obuf \pe33_out[4]~output (
	.i(\gen_row[3].gen_col[3].mac_instance|acc_out [4]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pe33_out[4]),
	.obar());
// synopsys translate_off
defparam \pe33_out[4]~output .bus_hold = "false";
defparam \pe33_out[4]~output .open_drain_output = "false";
defparam \pe33_out[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N36
cyclonev_io_obuf \pe33_out[5]~output (
	.i(\gen_row[3].gen_col[3].mac_instance|acc_out [5]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pe33_out[5]),
	.obar());
// synopsys translate_off
defparam \pe33_out[5]~output .bus_hold = "false";
defparam \pe33_out[5]~output .open_drain_output = "false";
defparam \pe33_out[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X64_Y0_N2
cyclonev_io_obuf \pe33_out[6]~output (
	.i(\gen_row[3].gen_col[3].mac_instance|acc_out [6]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pe33_out[6]),
	.obar());
// synopsys translate_off
defparam \pe33_out[6]~output .bus_hold = "false";
defparam \pe33_out[6]~output .open_drain_output = "false";
defparam \pe33_out[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N19
cyclonev_io_obuf \pe33_out[7]~output (
	.i(\gen_row[3].gen_col[3].mac_instance|acc_out [7]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pe33_out[7]),
	.obar());
// synopsys translate_off
defparam \pe33_out[7]~output .bus_hold = "false";
defparam \pe33_out[7]~output .open_drain_output = "false";
defparam \pe33_out[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y0_N19
cyclonev_io_obuf \pe33_out[8]~output (
	.i(\gen_row[3].gen_col[3].mac_instance|acc_out [8]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pe33_out[8]),
	.obar());
// synopsys translate_off
defparam \pe33_out[8]~output .bus_hold = "false";
defparam \pe33_out[8]~output .open_drain_output = "false";
defparam \pe33_out[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N2
cyclonev_io_obuf \pe33_out[9]~output (
	.i(\gen_row[3].gen_col[3].mac_instance|acc_out [9]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pe33_out[9]),
	.obar());
// synopsys translate_off
defparam \pe33_out[9]~output .bus_hold = "false";
defparam \pe33_out[9]~output .open_drain_output = "false";
defparam \pe33_out[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X24_Y81_N36
cyclonev_io_obuf \pe33_out[10]~output (
	.i(\gen_row[3].gen_col[3].mac_instance|acc_out [10]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pe33_out[10]),
	.obar());
// synopsys translate_off
defparam \pe33_out[10]~output .bus_hold = "false";
defparam \pe33_out[10]~output .open_drain_output = "false";
defparam \pe33_out[10]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X14_Y81_N53
cyclonev_io_obuf \pe33_out[11]~output (
	.i(\gen_row[3].gen_col[3].mac_instance|acc_out [11]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pe33_out[11]),
	.obar());
// synopsys translate_off
defparam \pe33_out[11]~output .bus_hold = "false";
defparam \pe33_out[11]~output .open_drain_output = "false";
defparam \pe33_out[11]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X24_Y81_N2
cyclonev_io_obuf \pe33_out[12]~output (
	.i(\gen_row[3].gen_col[3].mac_instance|acc_out [12]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pe33_out[12]),
	.obar());
// synopsys translate_off
defparam \pe33_out[12]~output .bus_hold = "false";
defparam \pe33_out[12]~output .open_drain_output = "false";
defparam \pe33_out[12]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y0_N36
cyclonev_io_obuf \pe33_out[13]~output (
	.i(\gen_row[3].gen_col[3].mac_instance|acc_out [13]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pe33_out[13]),
	.obar());
// synopsys translate_off
defparam \pe33_out[13]~output .bus_hold = "false";
defparam \pe33_out[13]~output .open_drain_output = "false";
defparam \pe33_out[13]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N2
cyclonev_io_obuf \pe33_out[14]~output (
	.i(\gen_row[3].gen_col[3].mac_instance|acc_out [14]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pe33_out[14]),
	.obar());
// synopsys translate_off
defparam \pe33_out[14]~output .bus_hold = "false";
defparam \pe33_out[14]~output .open_drain_output = "false";
defparam \pe33_out[14]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X4_Y0_N19
cyclonev_io_obuf \pe33_out[15]~output (
	.i(\gen_row[3].gen_col[3].mac_instance|acc_out [15]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pe33_out[15]),
	.obar());
// synopsys translate_off
defparam \pe33_out[15]~output .bus_hold = "false";
defparam \pe33_out[15]~output .open_drain_output = "false";
defparam \pe33_out[15]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y0_N36
cyclonev_io_obuf \pe33_out[16]~output (
	.i(\gen_row[3].gen_col[3].mac_instance|acc_out [16]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pe33_out[16]),
	.obar());
// synopsys translate_off
defparam \pe33_out[16]~output .bus_hold = "false";
defparam \pe33_out[16]~output .open_drain_output = "false";
defparam \pe33_out[16]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N36
cyclonev_io_obuf \pe33_out[17]~output (
	.i(\gen_row[3].gen_col[3].mac_instance|acc_out [17]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pe33_out[17]),
	.obar());
// synopsys translate_off
defparam \pe33_out[17]~output .bus_hold = "false";
defparam \pe33_out[17]~output .open_drain_output = "false";
defparam \pe33_out[17]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y0_N53
cyclonev_io_obuf \pe33_out[18]~output (
	.i(\gen_row[3].gen_col[3].mac_instance|acc_out [18]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pe33_out[18]),
	.obar());
// synopsys translate_off
defparam \pe33_out[18]~output .bus_hold = "false";
defparam \pe33_out[18]~output .open_drain_output = "false";
defparam \pe33_out[18]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y81_N36
cyclonev_io_obuf \pe33_out[19]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pe33_out[19]),
	.obar());
// synopsys translate_off
defparam \pe33_out[19]~output .bus_hold = "false";
defparam \pe33_out[19]~output .open_drain_output = "false";
defparam \pe33_out[19]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y16_N22
cyclonev_io_obuf \pe33_out[20]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pe33_out[20]),
	.obar());
// synopsys translate_off
defparam \pe33_out[20]~output .bus_hold = "false";
defparam \pe33_out[20]~output .open_drain_output = "false";
defparam \pe33_out[20]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y81_N2
cyclonev_io_obuf \pe33_out[21]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pe33_out[21]),
	.obar());
// synopsys translate_off
defparam \pe33_out[21]~output .bus_hold = "false";
defparam \pe33_out[21]~output .open_drain_output = "false";
defparam \pe33_out[21]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y81_N19
cyclonev_io_obuf \pe33_out[22]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pe33_out[22]),
	.obar());
// synopsys translate_off
defparam \pe33_out[22]~output .bus_hold = "false";
defparam \pe33_out[22]~output .open_drain_output = "false";
defparam \pe33_out[22]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y21_N5
cyclonev_io_obuf \pe33_out[23]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pe33_out[23]),
	.obar());
// synopsys translate_off
defparam \pe33_out[23]~output .bus_hold = "false";
defparam \pe33_out[23]~output .open_drain_output = "false";
defparam \pe33_out[23]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOIBUF_X89_Y25_N21
cyclonev_io_ibuf \clk~input (
	.i(clk),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\clk~input_o ));
// synopsys translate_off
defparam \clk~input .bus_hold = "false";
defparam \clk~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G10
cyclonev_clkena \clk~inputCLKENA0 (
	.inclk(\clk~input_o ),
	.ena(vcc),
	.outclk(\clk~inputCLKENA0_outclk ),
	.enaout());
// synopsys translate_off
defparam \clk~inputCLKENA0 .clock_type = "global clock";
defparam \clk~inputCLKENA0 .disable_mode = "low";
defparam \clk~inputCLKENA0 .ena_register_mode = "always enabled";
defparam \clk~inputCLKENA0 .ena_register_power_up = "high";
defparam \clk~inputCLKENA0 .test_syn = "high";
// synopsys translate_on

// Location: IOIBUF_X34_Y0_N92
cyclonev_io_ibuf \data_arr[0]~input (
	.i(data_arr[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\data_arr[0]~input_o ));
// synopsys translate_off
defparam \data_arr[0]~input .bus_hold = "false";
defparam \data_arr[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X31_Y4_N25
dffeas \gen_row[0].gen_col[0].mac_instance|data_out[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\data_arr[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\gen_row[0].gen_col[0].mac_instance|data_out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \gen_row[0].gen_col[0].mac_instance|data_out[0] .is_wysiwyg = "true";
defparam \gen_row[0].gen_col[0].mac_instance|data_out[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y4_N42
cyclonev_lcell_comb \gen_row[0].gen_col[1].mac_instance|data_out[0]~feeder (
// Equation(s):
// \gen_row[0].gen_col[1].mac_instance|data_out[0]~feeder_combout  = ( \gen_row[0].gen_col[0].mac_instance|data_out [0] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\gen_row[0].gen_col[0].mac_instance|data_out [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\gen_row[0].gen_col[1].mac_instance|data_out[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \gen_row[0].gen_col[1].mac_instance|data_out[0]~feeder .extended_lut = "off";
defparam \gen_row[0].gen_col[1].mac_instance|data_out[0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \gen_row[0].gen_col[1].mac_instance|data_out[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y4_N44
dffeas \gen_row[0].gen_col[1].mac_instance|data_out[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\gen_row[0].gen_col[1].mac_instance|data_out[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\gen_row[0].gen_col[1].mac_instance|data_out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \gen_row[0].gen_col[1].mac_instance|data_out[0] .is_wysiwyg = "true";
defparam \gen_row[0].gen_col[1].mac_instance|data_out[0] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X30_Y0_N35
cyclonev_io_ibuf \data_arr[1]~input (
	.i(data_arr[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\data_arr[1]~input_o ));
// synopsys translate_off
defparam \data_arr[1]~input .bus_hold = "false";
defparam \data_arr[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X30_Y3_N21
cyclonev_lcell_comb \gen_row[0].gen_col[0].mac_instance|data_out[1]~feeder (
// Equation(s):
// \gen_row[0].gen_col[0].mac_instance|data_out[1]~feeder_combout  = ( \data_arr[1]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\data_arr[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\gen_row[0].gen_col[0].mac_instance|data_out[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \gen_row[0].gen_col[0].mac_instance|data_out[1]~feeder .extended_lut = "off";
defparam \gen_row[0].gen_col[0].mac_instance|data_out[1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \gen_row[0].gen_col[0].mac_instance|data_out[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y3_N22
dffeas \gen_row[0].gen_col[0].mac_instance|data_out[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\gen_row[0].gen_col[0].mac_instance|data_out[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\gen_row[0].gen_col[0].mac_instance|data_out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \gen_row[0].gen_col[0].mac_instance|data_out[1] .is_wysiwyg = "true";
defparam \gen_row[0].gen_col[0].mac_instance|data_out[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y3_N18
cyclonev_lcell_comb \gen_row[0].gen_col[1].mac_instance|data_out[1]~feeder (
// Equation(s):
// \gen_row[0].gen_col[1].mac_instance|data_out[1]~feeder_combout  = ( \gen_row[0].gen_col[0].mac_instance|data_out [1] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\gen_row[0].gen_col[0].mac_instance|data_out [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\gen_row[0].gen_col[1].mac_instance|data_out[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \gen_row[0].gen_col[1].mac_instance|data_out[1]~feeder .extended_lut = "off";
defparam \gen_row[0].gen_col[1].mac_instance|data_out[1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \gen_row[0].gen_col[1].mac_instance|data_out[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y3_N20
dffeas \gen_row[0].gen_col[1].mac_instance|data_out[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\gen_row[0].gen_col[1].mac_instance|data_out[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\gen_row[0].gen_col[1].mac_instance|data_out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \gen_row[0].gen_col[1].mac_instance|data_out[1] .is_wysiwyg = "true";
defparam \gen_row[0].gen_col[1].mac_instance|data_out[1] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X18_Y0_N41
cyclonev_io_ibuf \data_arr[2]~input (
	.i(data_arr[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\data_arr[2]~input_o ));
// synopsys translate_off
defparam \data_arr[2]~input .bus_hold = "false";
defparam \data_arr[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X23_Y4_N0
cyclonev_lcell_comb \gen_row[0].gen_col[0].mac_instance|data_out[2]~feeder (
// Equation(s):
// \gen_row[0].gen_col[0].mac_instance|data_out[2]~feeder_combout  = ( \data_arr[2]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\data_arr[2]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\gen_row[0].gen_col[0].mac_instance|data_out[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \gen_row[0].gen_col[0].mac_instance|data_out[2]~feeder .extended_lut = "off";
defparam \gen_row[0].gen_col[0].mac_instance|data_out[2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \gen_row[0].gen_col[0].mac_instance|data_out[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y4_N2
dffeas \gen_row[0].gen_col[0].mac_instance|data_out[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\gen_row[0].gen_col[0].mac_instance|data_out[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\gen_row[0].gen_col[0].mac_instance|data_out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \gen_row[0].gen_col[0].mac_instance|data_out[2] .is_wysiwyg = "true";
defparam \gen_row[0].gen_col[0].mac_instance|data_out[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y4_N4
dffeas \gen_row[0].gen_col[1].mac_instance|data_out[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\gen_row[0].gen_col[0].mac_instance|data_out [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\gen_row[0].gen_col[1].mac_instance|data_out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \gen_row[0].gen_col[1].mac_instance|data_out[2] .is_wysiwyg = "true";
defparam \gen_row[0].gen_col[1].mac_instance|data_out[2] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N35
cyclonev_io_ibuf \data_arr[3]~input (
	.i(data_arr[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\data_arr[3]~input_o ));
// synopsys translate_off
defparam \data_arr[3]~input .bus_hold = "false";
defparam \data_arr[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X36_Y1_N24
cyclonev_lcell_comb \gen_row[0].gen_col[0].mac_instance|data_out[3]~feeder (
// Equation(s):
// \gen_row[0].gen_col[0].mac_instance|data_out[3]~feeder_combout  = ( \data_arr[3]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\data_arr[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\gen_row[0].gen_col[0].mac_instance|data_out[3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \gen_row[0].gen_col[0].mac_instance|data_out[3]~feeder .extended_lut = "off";
defparam \gen_row[0].gen_col[0].mac_instance|data_out[3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \gen_row[0].gen_col[0].mac_instance|data_out[3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y1_N26
dffeas \gen_row[0].gen_col[0].mac_instance|data_out[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\gen_row[0].gen_col[0].mac_instance|data_out[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\gen_row[0].gen_col[0].mac_instance|data_out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \gen_row[0].gen_col[0].mac_instance|data_out[3] .is_wysiwyg = "true";
defparam \gen_row[0].gen_col[0].mac_instance|data_out[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y1_N32
dffeas \gen_row[0].gen_col[1].mac_instance|data_out[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\gen_row[0].gen_col[0].mac_instance|data_out [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\gen_row[0].gen_col[1].mac_instance|data_out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \gen_row[0].gen_col[1].mac_instance|data_out[3] .is_wysiwyg = "true";
defparam \gen_row[0].gen_col[1].mac_instance|data_out[3] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X34_Y0_N58
cyclonev_io_ibuf \data_arr[4]~input (
	.i(data_arr[4]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\data_arr[4]~input_o ));
// synopsys translate_off
defparam \data_arr[4]~input .bus_hold = "false";
defparam \data_arr[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X31_Y4_N15
cyclonev_lcell_comb \gen_row[0].gen_col[0].mac_instance|data_out[4]~feeder (
// Equation(s):
// \gen_row[0].gen_col[0].mac_instance|data_out[4]~feeder_combout  = ( \data_arr[4]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\data_arr[4]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\gen_row[0].gen_col[0].mac_instance|data_out[4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \gen_row[0].gen_col[0].mac_instance|data_out[4]~feeder .extended_lut = "off";
defparam \gen_row[0].gen_col[0].mac_instance|data_out[4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \gen_row[0].gen_col[0].mac_instance|data_out[4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y4_N16
dffeas \gen_row[0].gen_col[0].mac_instance|data_out[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\gen_row[0].gen_col[0].mac_instance|data_out[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\gen_row[0].gen_col[0].mac_instance|data_out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \gen_row[0].gen_col[0].mac_instance|data_out[4] .is_wysiwyg = "true";
defparam \gen_row[0].gen_col[0].mac_instance|data_out[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y4_N36
cyclonev_lcell_comb \gen_row[0].gen_col[1].mac_instance|data_out[4]~feeder (
// Equation(s):
// \gen_row[0].gen_col[1].mac_instance|data_out[4]~feeder_combout  = ( \gen_row[0].gen_col[0].mac_instance|data_out [4] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\gen_row[0].gen_col[0].mac_instance|data_out [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\gen_row[0].gen_col[1].mac_instance|data_out[4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \gen_row[0].gen_col[1].mac_instance|data_out[4]~feeder .extended_lut = "off";
defparam \gen_row[0].gen_col[1].mac_instance|data_out[4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \gen_row[0].gen_col[1].mac_instance|data_out[4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y4_N38
dffeas \gen_row[0].gen_col[1].mac_instance|data_out[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\gen_row[0].gen_col[1].mac_instance|data_out[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\gen_row[0].gen_col[1].mac_instance|data_out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \gen_row[0].gen_col[1].mac_instance|data_out[4] .is_wysiwyg = "true";
defparam \gen_row[0].gen_col[1].mac_instance|data_out[4] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N52
cyclonev_io_ibuf \data_arr[5]~input (
	.i(data_arr[5]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\data_arr[5]~input_o ));
// synopsys translate_off
defparam \data_arr[5]~input .bus_hold = "false";
defparam \data_arr[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X31_Y4_N18
cyclonev_lcell_comb \gen_row[0].gen_col[0].mac_instance|data_out[5]~feeder (
// Equation(s):
// \gen_row[0].gen_col[0].mac_instance|data_out[5]~feeder_combout  = ( \data_arr[5]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\data_arr[5]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\gen_row[0].gen_col[0].mac_instance|data_out[5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \gen_row[0].gen_col[0].mac_instance|data_out[5]~feeder .extended_lut = "off";
defparam \gen_row[0].gen_col[0].mac_instance|data_out[5]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \gen_row[0].gen_col[0].mac_instance|data_out[5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y4_N19
dffeas \gen_row[0].gen_col[0].mac_instance|data_out[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\gen_row[0].gen_col[0].mac_instance|data_out[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\gen_row[0].gen_col[0].mac_instance|data_out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \gen_row[0].gen_col[0].mac_instance|data_out[5] .is_wysiwyg = "true";
defparam \gen_row[0].gen_col[0].mac_instance|data_out[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y4_N33
cyclonev_lcell_comb \gen_row[0].gen_col[1].mac_instance|data_out[5]~feeder (
// Equation(s):
// \gen_row[0].gen_col[1].mac_instance|data_out[5]~feeder_combout  = ( \gen_row[0].gen_col[0].mac_instance|data_out [5] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\gen_row[0].gen_col[0].mac_instance|data_out [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\gen_row[0].gen_col[1].mac_instance|data_out[5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \gen_row[0].gen_col[1].mac_instance|data_out[5]~feeder .extended_lut = "off";
defparam \gen_row[0].gen_col[1].mac_instance|data_out[5]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \gen_row[0].gen_col[1].mac_instance|data_out[5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y4_N35
dffeas \gen_row[0].gen_col[1].mac_instance|data_out[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\gen_row[0].gen_col[1].mac_instance|data_out[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\gen_row[0].gen_col[1].mac_instance|data_out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \gen_row[0].gen_col[1].mac_instance|data_out[5] .is_wysiwyg = "true";
defparam \gen_row[0].gen_col[1].mac_instance|data_out[5] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X34_Y0_N75
cyclonev_io_ibuf \data_arr[6]~input (
	.i(data_arr[6]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\data_arr[6]~input_o ));
// synopsys translate_off
defparam \data_arr[6]~input .bus_hold = "false";
defparam \data_arr[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X29_Y2_N15
cyclonev_lcell_comb \gen_row[0].gen_col[0].mac_instance|data_out[6]~feeder (
// Equation(s):
// \gen_row[0].gen_col[0].mac_instance|data_out[6]~feeder_combout  = ( \data_arr[6]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\data_arr[6]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\gen_row[0].gen_col[0].mac_instance|data_out[6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \gen_row[0].gen_col[0].mac_instance|data_out[6]~feeder .extended_lut = "off";
defparam \gen_row[0].gen_col[0].mac_instance|data_out[6]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \gen_row[0].gen_col[0].mac_instance|data_out[6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y2_N17
dffeas \gen_row[0].gen_col[0].mac_instance|data_out[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\gen_row[0].gen_col[0].mac_instance|data_out[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\gen_row[0].gen_col[0].mac_instance|data_out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \gen_row[0].gen_col[0].mac_instance|data_out[6] .is_wysiwyg = "true";
defparam \gen_row[0].gen_col[0].mac_instance|data_out[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y2_N37
dffeas \gen_row[0].gen_col[1].mac_instance|data_out[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\gen_row[0].gen_col[0].mac_instance|data_out [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\gen_row[0].gen_col[1].mac_instance|data_out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \gen_row[0].gen_col[1].mac_instance|data_out[6] .is_wysiwyg = "true";
defparam \gen_row[0].gen_col[1].mac_instance|data_out[6] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X6_Y0_N52
cyclonev_io_ibuf \data_arr[7]~input (
	.i(data_arr[7]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\data_arr[7]~input_o ));
// synopsys translate_off
defparam \data_arr[7]~input .bus_hold = "false";
defparam \data_arr[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X11_Y2_N17
dffeas \gen_row[0].gen_col[0].mac_instance|data_out[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\data_arr[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\gen_row[0].gen_col[0].mac_instance|data_out [7]),
	.prn(vcc));
// synopsys translate_off
defparam \gen_row[0].gen_col[0].mac_instance|data_out[7] .is_wysiwyg = "true";
defparam \gen_row[0].gen_col[0].mac_instance|data_out[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y2_N13
dffeas \gen_row[0].gen_col[1].mac_instance|data_out[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\gen_row[0].gen_col[0].mac_instance|data_out [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\gen_row[0].gen_col[1].mac_instance|data_out [7]),
	.prn(vcc));
// synopsys translate_off
defparam \gen_row[0].gen_col[1].mac_instance|data_out[7] .is_wysiwyg = "true";
defparam \gen_row[0].gen_col[1].mac_instance|data_out[7] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X30_Y0_N18
cyclonev_io_ibuf \wt_arr[24]~input (
	.i(wt_arr[24]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\wt_arr[24]~input_o ));
// synopsys translate_off
defparam \wt_arr[24]~input .bus_hold = "false";
defparam \wt_arr[24]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X24_Y0_N52
cyclonev_io_ibuf \wt_arr[25]~input (
	.i(wt_arr[25]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\wt_arr[25]~input_o ));
// synopsys translate_off
defparam \wt_arr[25]~input .bus_hold = "false";
defparam \wt_arr[25]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X12_Y0_N35
cyclonev_io_ibuf \wt_arr[26]~input (
	.i(wt_arr[26]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\wt_arr[26]~input_o ));
// synopsys translate_off
defparam \wt_arr[26]~input .bus_hold = "false";
defparam \wt_arr[26]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X26_Y0_N75
cyclonev_io_ibuf \wt_arr[27]~input (
	.i(wt_arr[27]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\wt_arr[27]~input_o ));
// synopsys translate_off
defparam \wt_arr[27]~input .bus_hold = "false";
defparam \wt_arr[27]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X34_Y0_N41
cyclonev_io_ibuf \wt_arr[28]~input (
	.i(wt_arr[28]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\wt_arr[28]~input_o ));
// synopsys translate_off
defparam \wt_arr[28]~input .bus_hold = "false";
defparam \wt_arr[28]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X50_Y0_N58
cyclonev_io_ibuf \wt_arr[29]~input (
	.i(wt_arr[29]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\wt_arr[29]~input_o ));
// synopsys translate_off
defparam \wt_arr[29]~input .bus_hold = "false";
defparam \wt_arr[29]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X28_Y0_N52
cyclonev_io_ibuf \wt_arr[30]~input (
	.i(wt_arr[30]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\wt_arr[30]~input_o ));
// synopsys translate_off
defparam \wt_arr[30]~input .bus_hold = "false";
defparam \wt_arr[30]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X32_Y0_N52
cyclonev_io_ibuf \wt_arr[31]~input (
	.i(wt_arr[31]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\wt_arr[31]~input_o ));
// synopsys translate_off
defparam \wt_arr[31]~input .bus_hold = "false";
defparam \wt_arr[31]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: DSP_X32_Y4_N0
cyclonev_mac \gen_row[0].gen_col[3].mac_instance|Mult0~mac (
	.sub(gnd),
	.negate(gnd),
	.accumulate(gnd),
	.loadconst(gnd),
	.ax({\gen_row[0].gen_col[1].mac_instance|data_out [7],\gen_row[0].gen_col[1].mac_instance|data_out [6],\gen_row[0].gen_col[1].mac_instance|data_out [5],\gen_row[0].gen_col[1].mac_instance|data_out [4],\gen_row[0].gen_col[1].mac_instance|data_out [3],
\gen_row[0].gen_col[1].mac_instance|data_out [2],\gen_row[0].gen_col[1].mac_instance|data_out [1],\gen_row[0].gen_col[1].mac_instance|data_out [0]}),
	.ay({\wt_arr[31]~input_o ,\wt_arr[30]~input_o ,\wt_arr[29]~input_o ,\wt_arr[28]~input_o ,\wt_arr[27]~input_o ,\wt_arr[26]~input_o ,\wt_arr[25]~input_o ,\wt_arr[24]~input_o }),
	.az(26'b00000000000000000000000000),
	.bx(18'b000000000000000000),
	.by(19'b0000000000000000000),
	.bz(18'b000000000000000000),
	.coefsela(3'b000),
	.coefselb(3'b000),
	.clk({gnd,gnd,\clk~inputCLKENA0_outclk }),
	.aclr({gnd,gnd}),
	.ena({vcc,vcc,vcc}),
	.scanin(27'b000000000000000000000000000),
	.chainin(1'b0),
	.dftout(),
	.resulta(\gen_row[0].gen_col[3].mac_instance|Mult0~mac_RESULTA_bus ),
	.resultb(),
	.scanout(),
	.chainout());
// synopsys translate_off
defparam \gen_row[0].gen_col[3].mac_instance|Mult0~mac .accumulate_clock = "none";
defparam \gen_row[0].gen_col[3].mac_instance|Mult0~mac .ax_clock = "0";
defparam \gen_row[0].gen_col[3].mac_instance|Mult0~mac .ax_width = 8;
defparam \gen_row[0].gen_col[3].mac_instance|Mult0~mac .ay_scan_in_clock = "none";
defparam \gen_row[0].gen_col[3].mac_instance|Mult0~mac .ay_scan_in_width = 8;
defparam \gen_row[0].gen_col[3].mac_instance|Mult0~mac .ay_use_scan_in = "false";
defparam \gen_row[0].gen_col[3].mac_instance|Mult0~mac .az_clock = "none";
defparam \gen_row[0].gen_col[3].mac_instance|Mult0~mac .bx_clock = "none";
defparam \gen_row[0].gen_col[3].mac_instance|Mult0~mac .by_clock = "none";
defparam \gen_row[0].gen_col[3].mac_instance|Mult0~mac .by_use_scan_in = "false";
defparam \gen_row[0].gen_col[3].mac_instance|Mult0~mac .bz_clock = "none";
defparam \gen_row[0].gen_col[3].mac_instance|Mult0~mac .coef_a_0 = 0;
defparam \gen_row[0].gen_col[3].mac_instance|Mult0~mac .coef_a_1 = 0;
defparam \gen_row[0].gen_col[3].mac_instance|Mult0~mac .coef_a_2 = 0;
defparam \gen_row[0].gen_col[3].mac_instance|Mult0~mac .coef_a_3 = 0;
defparam \gen_row[0].gen_col[3].mac_instance|Mult0~mac .coef_a_4 = 0;
defparam \gen_row[0].gen_col[3].mac_instance|Mult0~mac .coef_a_5 = 0;
defparam \gen_row[0].gen_col[3].mac_instance|Mult0~mac .coef_a_6 = 0;
defparam \gen_row[0].gen_col[3].mac_instance|Mult0~mac .coef_a_7 = 0;
defparam \gen_row[0].gen_col[3].mac_instance|Mult0~mac .coef_b_0 = 0;
defparam \gen_row[0].gen_col[3].mac_instance|Mult0~mac .coef_b_1 = 0;
defparam \gen_row[0].gen_col[3].mac_instance|Mult0~mac .coef_b_2 = 0;
defparam \gen_row[0].gen_col[3].mac_instance|Mult0~mac .coef_b_3 = 0;
defparam \gen_row[0].gen_col[3].mac_instance|Mult0~mac .coef_b_4 = 0;
defparam \gen_row[0].gen_col[3].mac_instance|Mult0~mac .coef_b_5 = 0;
defparam \gen_row[0].gen_col[3].mac_instance|Mult0~mac .coef_b_6 = 0;
defparam \gen_row[0].gen_col[3].mac_instance|Mult0~mac .coef_b_7 = 0;
defparam \gen_row[0].gen_col[3].mac_instance|Mult0~mac .coef_sel_a_clock = "none";
defparam \gen_row[0].gen_col[3].mac_instance|Mult0~mac .coef_sel_b_clock = "none";
defparam \gen_row[0].gen_col[3].mac_instance|Mult0~mac .delay_scan_out_ay = "false";
defparam \gen_row[0].gen_col[3].mac_instance|Mult0~mac .delay_scan_out_by = "false";
defparam \gen_row[0].gen_col[3].mac_instance|Mult0~mac .enable_double_accum = "false";
defparam \gen_row[0].gen_col[3].mac_instance|Mult0~mac .load_const_clock = "none";
defparam \gen_row[0].gen_col[3].mac_instance|Mult0~mac .load_const_value = 0;
defparam \gen_row[0].gen_col[3].mac_instance|Mult0~mac .mode_sub_location = 0;
defparam \gen_row[0].gen_col[3].mac_instance|Mult0~mac .negate_clock = "none";
defparam \gen_row[0].gen_col[3].mac_instance|Mult0~mac .operand_source_max = "input";
defparam \gen_row[0].gen_col[3].mac_instance|Mult0~mac .operand_source_may = "input";
defparam \gen_row[0].gen_col[3].mac_instance|Mult0~mac .operand_source_mbx = "input";
defparam \gen_row[0].gen_col[3].mac_instance|Mult0~mac .operand_source_mby = "input";
defparam \gen_row[0].gen_col[3].mac_instance|Mult0~mac .operation_mode = "m9x9";
defparam \gen_row[0].gen_col[3].mac_instance|Mult0~mac .output_clock = "0";
defparam \gen_row[0].gen_col[3].mac_instance|Mult0~mac .preadder_subtract_a = "false";
defparam \gen_row[0].gen_col[3].mac_instance|Mult0~mac .preadder_subtract_b = "false";
defparam \gen_row[0].gen_col[3].mac_instance|Mult0~mac .result_a_width = 64;
defparam \gen_row[0].gen_col[3].mac_instance|Mult0~mac .signed_max = "false";
defparam \gen_row[0].gen_col[3].mac_instance|Mult0~mac .signed_may = "false";
defparam \gen_row[0].gen_col[3].mac_instance|Mult0~mac .signed_mbx = "false";
defparam \gen_row[0].gen_col[3].mac_instance|Mult0~mac .signed_mby = "false";
defparam \gen_row[0].gen_col[3].mac_instance|Mult0~mac .sub_clock = "none";
defparam \gen_row[0].gen_col[3].mac_instance|Mult0~mac .use_chainadder = "false";
// synopsys translate_on

// Location: IOIBUF_X40_Y0_N52
cyclonev_io_ibuf \data_arr[8]~input (
	.i(data_arr[8]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\data_arr[8]~input_o ));
// synopsys translate_off
defparam \data_arr[8]~input .bus_hold = "false";
defparam \data_arr[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X30_Y4_N9
cyclonev_lcell_comb \gen_row[1].gen_col[0].mac_instance|data_out[0]~feeder (
// Equation(s):
// \gen_row[1].gen_col[0].mac_instance|data_out[0]~feeder_combout  = ( \data_arr[8]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\data_arr[8]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\gen_row[1].gen_col[0].mac_instance|data_out[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \gen_row[1].gen_col[0].mac_instance|data_out[0]~feeder .extended_lut = "off";
defparam \gen_row[1].gen_col[0].mac_instance|data_out[0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \gen_row[1].gen_col[0].mac_instance|data_out[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y4_N11
dffeas \gen_row[1].gen_col[0].mac_instance|data_out[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\gen_row[1].gen_col[0].mac_instance|data_out[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\gen_row[1].gen_col[0].mac_instance|data_out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \gen_row[1].gen_col[0].mac_instance|data_out[0] .is_wysiwyg = "true";
defparam \gen_row[1].gen_col[0].mac_instance|data_out[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y4_N13
dffeas \gen_row[1].gen_col[1].mac_instance|data_out[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\gen_row[1].gen_col[0].mac_instance|data_out [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\gen_row[1].gen_col[1].mac_instance|data_out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \gen_row[1].gen_col[1].mac_instance|data_out[0] .is_wysiwyg = "true";
defparam \gen_row[1].gen_col[1].mac_instance|data_out[0] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X22_Y0_N1
cyclonev_io_ibuf \data_arr[9]~input (
	.i(data_arr[9]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\data_arr[9]~input_o ));
// synopsys translate_off
defparam \data_arr[9]~input .bus_hold = "false";
defparam \data_arr[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X23_Y4_N15
cyclonev_lcell_comb \gen_row[1].gen_col[0].mac_instance|data_out[1]~feeder (
// Equation(s):
// \gen_row[1].gen_col[0].mac_instance|data_out[1]~feeder_combout  = ( \data_arr[9]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\data_arr[9]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\gen_row[1].gen_col[0].mac_instance|data_out[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \gen_row[1].gen_col[0].mac_instance|data_out[1]~feeder .extended_lut = "off";
defparam \gen_row[1].gen_col[0].mac_instance|data_out[1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \gen_row[1].gen_col[0].mac_instance|data_out[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y4_N16
dffeas \gen_row[1].gen_col[0].mac_instance|data_out[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\gen_row[1].gen_col[0].mac_instance|data_out[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\gen_row[1].gen_col[0].mac_instance|data_out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \gen_row[1].gen_col[0].mac_instance|data_out[1] .is_wysiwyg = "true";
defparam \gen_row[1].gen_col[0].mac_instance|data_out[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y4_N51
cyclonev_lcell_comb \gen_row[1].gen_col[1].mac_instance|data_out[1]~feeder (
// Equation(s):
// \gen_row[1].gen_col[1].mac_instance|data_out[1]~feeder_combout  = ( \gen_row[1].gen_col[0].mac_instance|data_out [1] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\gen_row[1].gen_col[0].mac_instance|data_out [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\gen_row[1].gen_col[1].mac_instance|data_out[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \gen_row[1].gen_col[1].mac_instance|data_out[1]~feeder .extended_lut = "off";
defparam \gen_row[1].gen_col[1].mac_instance|data_out[1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \gen_row[1].gen_col[1].mac_instance|data_out[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y4_N52
dffeas \gen_row[1].gen_col[1].mac_instance|data_out[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\gen_row[1].gen_col[1].mac_instance|data_out[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\gen_row[1].gen_col[1].mac_instance|data_out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \gen_row[1].gen_col[1].mac_instance|data_out[1] .is_wysiwyg = "true";
defparam \gen_row[1].gen_col[1].mac_instance|data_out[1] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X28_Y0_N1
cyclonev_io_ibuf \data_arr[10]~input (
	.i(data_arr[10]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\data_arr[10]~input_o ));
// synopsys translate_off
defparam \data_arr[10]~input .bus_hold = "false";
defparam \data_arr[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X25_Y4_N17
dffeas \gen_row[1].gen_col[0].mac_instance|data_out[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\data_arr[10]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\gen_row[1].gen_col[0].mac_instance|data_out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \gen_row[1].gen_col[0].mac_instance|data_out[2] .is_wysiwyg = "true";
defparam \gen_row[1].gen_col[0].mac_instance|data_out[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y4_N14
dffeas \gen_row[1].gen_col[1].mac_instance|data_out[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\gen_row[1].gen_col[0].mac_instance|data_out [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\gen_row[1].gen_col[1].mac_instance|data_out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \gen_row[1].gen_col[1].mac_instance|data_out[2] .is_wysiwyg = "true";
defparam \gen_row[1].gen_col[1].mac_instance|data_out[2] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X38_Y0_N18
cyclonev_io_ibuf \data_arr[11]~input (
	.i(data_arr[11]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\data_arr[11]~input_o ));
// synopsys translate_off
defparam \data_arr[11]~input .bus_hold = "false";
defparam \data_arr[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X35_Y4_N51
cyclonev_lcell_comb \gen_row[1].gen_col[0].mac_instance|data_out[3]~feeder (
// Equation(s):
// \gen_row[1].gen_col[0].mac_instance|data_out[3]~feeder_combout  = ( \data_arr[11]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\data_arr[11]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\gen_row[1].gen_col[0].mac_instance|data_out[3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \gen_row[1].gen_col[0].mac_instance|data_out[3]~feeder .extended_lut = "off";
defparam \gen_row[1].gen_col[0].mac_instance|data_out[3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \gen_row[1].gen_col[0].mac_instance|data_out[3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y4_N53
dffeas \gen_row[1].gen_col[0].mac_instance|data_out[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\gen_row[1].gen_col[0].mac_instance|data_out[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\gen_row[1].gen_col[0].mac_instance|data_out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \gen_row[1].gen_col[0].mac_instance|data_out[3] .is_wysiwyg = "true";
defparam \gen_row[1].gen_col[0].mac_instance|data_out[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y4_N42
cyclonev_lcell_comb \gen_row[1].gen_col[1].mac_instance|data_out[3]~feeder (
// Equation(s):
// \gen_row[1].gen_col[1].mac_instance|data_out[3]~feeder_combout  = ( \gen_row[1].gen_col[0].mac_instance|data_out [3] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\gen_row[1].gen_col[0].mac_instance|data_out [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\gen_row[1].gen_col[1].mac_instance|data_out[3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \gen_row[1].gen_col[1].mac_instance|data_out[3]~feeder .extended_lut = "off";
defparam \gen_row[1].gen_col[1].mac_instance|data_out[3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \gen_row[1].gen_col[1].mac_instance|data_out[3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y4_N44
dffeas \gen_row[1].gen_col[1].mac_instance|data_out[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\gen_row[1].gen_col[1].mac_instance|data_out[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\gen_row[1].gen_col[1].mac_instance|data_out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \gen_row[1].gen_col[1].mac_instance|data_out[3] .is_wysiwyg = "true";
defparam \gen_row[1].gen_col[1].mac_instance|data_out[3] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X32_Y0_N35
cyclonev_io_ibuf \data_arr[12]~input (
	.i(data_arr[12]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\data_arr[12]~input_o ));
// synopsys translate_off
defparam \data_arr[12]~input .bus_hold = "false";
defparam \data_arr[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X25_Y4_N57
cyclonev_lcell_comb \gen_row[1].gen_col[0].mac_instance|data_out[4]~feeder (
// Equation(s):
// \gen_row[1].gen_col[0].mac_instance|data_out[4]~feeder_combout  = ( \data_arr[12]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\data_arr[12]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\gen_row[1].gen_col[0].mac_instance|data_out[4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \gen_row[1].gen_col[0].mac_instance|data_out[4]~feeder .extended_lut = "off";
defparam \gen_row[1].gen_col[0].mac_instance|data_out[4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \gen_row[1].gen_col[0].mac_instance|data_out[4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y4_N59
dffeas \gen_row[1].gen_col[0].mac_instance|data_out[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\gen_row[1].gen_col[0].mac_instance|data_out[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\gen_row[1].gen_col[0].mac_instance|data_out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \gen_row[1].gen_col[0].mac_instance|data_out[4] .is_wysiwyg = "true";
defparam \gen_row[1].gen_col[0].mac_instance|data_out[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y4_N55
dffeas \gen_row[1].gen_col[1].mac_instance|data_out[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\gen_row[1].gen_col[0].mac_instance|data_out [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\gen_row[1].gen_col[1].mac_instance|data_out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \gen_row[1].gen_col[1].mac_instance|data_out[4] .is_wysiwyg = "true";
defparam \gen_row[1].gen_col[1].mac_instance|data_out[4] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X22_Y0_N35
cyclonev_io_ibuf \data_arr[13]~input (
	.i(data_arr[13]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\data_arr[13]~input_o ));
// synopsys translate_off
defparam \data_arr[13]~input .bus_hold = "false";
defparam \data_arr[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X22_Y4_N25
dffeas \gen_row[1].gen_col[0].mac_instance|data_out[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\data_arr[13]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\gen_row[1].gen_col[0].mac_instance|data_out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \gen_row[1].gen_col[0].mac_instance|data_out[5] .is_wysiwyg = "true";
defparam \gen_row[1].gen_col[0].mac_instance|data_out[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y4_N30
cyclonev_lcell_comb \gen_row[1].gen_col[1].mac_instance|data_out[5]~feeder (
// Equation(s):
// \gen_row[1].gen_col[1].mac_instance|data_out[5]~feeder_combout  = ( \gen_row[1].gen_col[0].mac_instance|data_out [5] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\gen_row[1].gen_col[0].mac_instance|data_out [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\gen_row[1].gen_col[1].mac_instance|data_out[5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \gen_row[1].gen_col[1].mac_instance|data_out[5]~feeder .extended_lut = "off";
defparam \gen_row[1].gen_col[1].mac_instance|data_out[5]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \gen_row[1].gen_col[1].mac_instance|data_out[5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y4_N31
dffeas \gen_row[1].gen_col[1].mac_instance|data_out[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\gen_row[1].gen_col[1].mac_instance|data_out[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\gen_row[1].gen_col[1].mac_instance|data_out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \gen_row[1].gen_col[1].mac_instance|data_out[5] .is_wysiwyg = "true";
defparam \gen_row[1].gen_col[1].mac_instance|data_out[5] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X24_Y0_N18
cyclonev_io_ibuf \data_arr[14]~input (
	.i(data_arr[14]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\data_arr[14]~input_o ));
// synopsys translate_off
defparam \data_arr[14]~input .bus_hold = "false";
defparam \data_arr[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X25_Y4_N53
dffeas \gen_row[1].gen_col[0].mac_instance|data_out[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\data_arr[14]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\gen_row[1].gen_col[0].mac_instance|data_out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \gen_row[1].gen_col[0].mac_instance|data_out[6] .is_wysiwyg = "true";
defparam \gen_row[1].gen_col[0].mac_instance|data_out[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y4_N49
dffeas \gen_row[1].gen_col[1].mac_instance|data_out[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\gen_row[1].gen_col[0].mac_instance|data_out [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\gen_row[1].gen_col[1].mac_instance|data_out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \gen_row[1].gen_col[1].mac_instance|data_out[6] .is_wysiwyg = "true";
defparam \gen_row[1].gen_col[1].mac_instance|data_out[6] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X14_Y0_N52
cyclonev_io_ibuf \data_arr[15]~input (
	.i(data_arr[15]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\data_arr[15]~input_o ));
// synopsys translate_off
defparam \data_arr[15]~input .bus_hold = "false";
defparam \data_arr[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X19_Y4_N54
cyclonev_lcell_comb \gen_row[1].gen_col[0].mac_instance|data_out[7]~feeder (
// Equation(s):
// \gen_row[1].gen_col[0].mac_instance|data_out[7]~feeder_combout  = ( \data_arr[15]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\data_arr[15]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\gen_row[1].gen_col[0].mac_instance|data_out[7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \gen_row[1].gen_col[0].mac_instance|data_out[7]~feeder .extended_lut = "off";
defparam \gen_row[1].gen_col[0].mac_instance|data_out[7]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \gen_row[1].gen_col[0].mac_instance|data_out[7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y4_N56
dffeas \gen_row[1].gen_col[0].mac_instance|data_out[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\gen_row[1].gen_col[0].mac_instance|data_out[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\gen_row[1].gen_col[0].mac_instance|data_out [7]),
	.prn(vcc));
// synopsys translate_off
defparam \gen_row[1].gen_col[0].mac_instance|data_out[7] .is_wysiwyg = "true";
defparam \gen_row[1].gen_col[0].mac_instance|data_out[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y4_N59
dffeas \gen_row[1].gen_col[1].mac_instance|data_out[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\gen_row[1].gen_col[0].mac_instance|data_out [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\gen_row[1].gen_col[1].mac_instance|data_out [7]),
	.prn(vcc));
// synopsys translate_off
defparam \gen_row[1].gen_col[1].mac_instance|data_out[7] .is_wysiwyg = "true";
defparam \gen_row[1].gen_col[1].mac_instance|data_out[7] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X12_Y0_N52
cyclonev_io_ibuf \data_arr[16]~input (
	.i(data_arr[16]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\data_arr[16]~input_o ));
// synopsys translate_off
defparam \data_arr[16]~input .bus_hold = "false";
defparam \data_arr[16]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X17_Y4_N12
cyclonev_lcell_comb \gen_row[2].gen_col[0].mac_instance|data_out[0]~feeder (
// Equation(s):
// \gen_row[2].gen_col[0].mac_instance|data_out[0]~feeder_combout  = ( \data_arr[16]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\data_arr[16]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\gen_row[2].gen_col[0].mac_instance|data_out[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \gen_row[2].gen_col[0].mac_instance|data_out[0]~feeder .extended_lut = "off";
defparam \gen_row[2].gen_col[0].mac_instance|data_out[0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \gen_row[2].gen_col[0].mac_instance|data_out[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y4_N14
dffeas \gen_row[2].gen_col[0].mac_instance|data_out[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\gen_row[2].gen_col[0].mac_instance|data_out[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\gen_row[2].gen_col[0].mac_instance|data_out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \gen_row[2].gen_col[0].mac_instance|data_out[0] .is_wysiwyg = "true";
defparam \gen_row[2].gen_col[0].mac_instance|data_out[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y4_N15
cyclonev_lcell_comb \gen_row[2].gen_col[1].mac_instance|data_out[0]~feeder (
// Equation(s):
// \gen_row[2].gen_col[1].mac_instance|data_out[0]~feeder_combout  = \gen_row[2].gen_col[0].mac_instance|data_out [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\gen_row[2].gen_col[0].mac_instance|data_out [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\gen_row[2].gen_col[1].mac_instance|data_out[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \gen_row[2].gen_col[1].mac_instance|data_out[0]~feeder .extended_lut = "off";
defparam \gen_row[2].gen_col[1].mac_instance|data_out[0]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \gen_row[2].gen_col[1].mac_instance|data_out[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y4_N16
dffeas \gen_row[2].gen_col[1].mac_instance|data_out[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\gen_row[2].gen_col[1].mac_instance|data_out[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\gen_row[2].gen_col[1].mac_instance|data_out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \gen_row[2].gen_col[1].mac_instance|data_out[0] .is_wysiwyg = "true";
defparam \gen_row[2].gen_col[1].mac_instance|data_out[0] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X24_Y0_N35
cyclonev_io_ibuf \data_arr[17]~input (
	.i(data_arr[17]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\data_arr[17]~input_o ));
// synopsys translate_off
defparam \data_arr[17]~input .bus_hold = "false";
defparam \data_arr[17]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X24_Y4_N21
cyclonev_lcell_comb \gen_row[2].gen_col[0].mac_instance|data_out[1]~feeder (
// Equation(s):
// \gen_row[2].gen_col[0].mac_instance|data_out[1]~feeder_combout  = ( \data_arr[17]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\data_arr[17]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\gen_row[2].gen_col[0].mac_instance|data_out[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \gen_row[2].gen_col[0].mac_instance|data_out[1]~feeder .extended_lut = "off";
defparam \gen_row[2].gen_col[0].mac_instance|data_out[1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \gen_row[2].gen_col[0].mac_instance|data_out[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y4_N22
dffeas \gen_row[2].gen_col[0].mac_instance|data_out[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\gen_row[2].gen_col[0].mac_instance|data_out[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\gen_row[2].gen_col[0].mac_instance|data_out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \gen_row[2].gen_col[0].mac_instance|data_out[1] .is_wysiwyg = "true";
defparam \gen_row[2].gen_col[0].mac_instance|data_out[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y4_N0
cyclonev_lcell_comb \gen_row[2].gen_col[1].mac_instance|data_out[1]~feeder (
// Equation(s):
// \gen_row[2].gen_col[1].mac_instance|data_out[1]~feeder_combout  = ( \gen_row[2].gen_col[0].mac_instance|data_out [1] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\gen_row[2].gen_col[0].mac_instance|data_out [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\gen_row[2].gen_col[1].mac_instance|data_out[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \gen_row[2].gen_col[1].mac_instance|data_out[1]~feeder .extended_lut = "off";
defparam \gen_row[2].gen_col[1].mac_instance|data_out[1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \gen_row[2].gen_col[1].mac_instance|data_out[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y4_N1
dffeas \gen_row[2].gen_col[1].mac_instance|data_out[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\gen_row[2].gen_col[1].mac_instance|data_out[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\gen_row[2].gen_col[1].mac_instance|data_out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \gen_row[2].gen_col[1].mac_instance|data_out[1] .is_wysiwyg = "true";
defparam \gen_row[2].gen_col[1].mac_instance|data_out[1] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X86_Y0_N52
cyclonev_io_ibuf \data_arr[18]~input (
	.i(data_arr[18]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\data_arr[18]~input_o ));
// synopsys translate_off
defparam \data_arr[18]~input .bus_hold = "false";
defparam \data_arr[18]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X25_Y4_N18
cyclonev_lcell_comb \gen_row[2].gen_col[0].mac_instance|data_out[2]~feeder (
// Equation(s):
// \gen_row[2].gen_col[0].mac_instance|data_out[2]~feeder_combout  = ( \data_arr[18]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\data_arr[18]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\gen_row[2].gen_col[0].mac_instance|data_out[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \gen_row[2].gen_col[0].mac_instance|data_out[2]~feeder .extended_lut = "off";
defparam \gen_row[2].gen_col[0].mac_instance|data_out[2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \gen_row[2].gen_col[0].mac_instance|data_out[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y4_N19
dffeas \gen_row[2].gen_col[0].mac_instance|data_out[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\gen_row[2].gen_col[0].mac_instance|data_out[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\gen_row[2].gen_col[0].mac_instance|data_out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \gen_row[2].gen_col[0].mac_instance|data_out[2] .is_wysiwyg = "true";
defparam \gen_row[2].gen_col[0].mac_instance|data_out[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y4_N21
cyclonev_lcell_comb \gen_row[2].gen_col[1].mac_instance|data_out[2]~feeder (
// Equation(s):
// \gen_row[2].gen_col[1].mac_instance|data_out[2]~feeder_combout  = ( \gen_row[2].gen_col[0].mac_instance|data_out [2] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\gen_row[2].gen_col[0].mac_instance|data_out [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\gen_row[2].gen_col[1].mac_instance|data_out[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \gen_row[2].gen_col[1].mac_instance|data_out[2]~feeder .extended_lut = "off";
defparam \gen_row[2].gen_col[1].mac_instance|data_out[2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \gen_row[2].gen_col[1].mac_instance|data_out[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y4_N23
dffeas \gen_row[2].gen_col[1].mac_instance|data_out[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\gen_row[2].gen_col[1].mac_instance|data_out[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\gen_row[2].gen_col[1].mac_instance|data_out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \gen_row[2].gen_col[1].mac_instance|data_out[2] .is_wysiwyg = "true";
defparam \gen_row[2].gen_col[1].mac_instance|data_out[2] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X26_Y0_N92
cyclonev_io_ibuf \data_arr[19]~input (
	.i(data_arr[19]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\data_arr[19]~input_o ));
// synopsys translate_off
defparam \data_arr[19]~input .bus_hold = "false";
defparam \data_arr[19]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X25_Y4_N24
cyclonev_lcell_comb \gen_row[2].gen_col[0].mac_instance|data_out[3]~feeder (
// Equation(s):
// \gen_row[2].gen_col[0].mac_instance|data_out[3]~feeder_combout  = ( \data_arr[19]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\data_arr[19]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\gen_row[2].gen_col[0].mac_instance|data_out[3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \gen_row[2].gen_col[0].mac_instance|data_out[3]~feeder .extended_lut = "off";
defparam \gen_row[2].gen_col[0].mac_instance|data_out[3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \gen_row[2].gen_col[0].mac_instance|data_out[3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y4_N26
dffeas \gen_row[2].gen_col[0].mac_instance|data_out[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\gen_row[2].gen_col[0].mac_instance|data_out[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\gen_row[2].gen_col[0].mac_instance|data_out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \gen_row[2].gen_col[0].mac_instance|data_out[3] .is_wysiwyg = "true";
defparam \gen_row[2].gen_col[0].mac_instance|data_out[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y4_N41
dffeas \gen_row[2].gen_col[1].mac_instance|data_out[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\gen_row[2].gen_col[0].mac_instance|data_out [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\gen_row[2].gen_col[1].mac_instance|data_out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \gen_row[2].gen_col[1].mac_instance|data_out[3] .is_wysiwyg = "true";
defparam \gen_row[2].gen_col[1].mac_instance|data_out[3] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X89_Y4_N61
cyclonev_io_ibuf \data_arr[20]~input (
	.i(data_arr[20]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\data_arr[20]~input_o ));
// synopsys translate_off
defparam \data_arr[20]~input .bus_hold = "false";
defparam \data_arr[20]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X77_Y4_N51
cyclonev_lcell_comb \gen_row[2].gen_col[0].mac_instance|data_out[4]~feeder (
// Equation(s):
// \gen_row[2].gen_col[0].mac_instance|data_out[4]~feeder_combout  = ( \data_arr[20]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\data_arr[20]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\gen_row[2].gen_col[0].mac_instance|data_out[4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \gen_row[2].gen_col[0].mac_instance|data_out[4]~feeder .extended_lut = "off";
defparam \gen_row[2].gen_col[0].mac_instance|data_out[4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \gen_row[2].gen_col[0].mac_instance|data_out[4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y4_N53
dffeas \gen_row[2].gen_col[0].mac_instance|data_out[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\gen_row[2].gen_col[0].mac_instance|data_out[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\gen_row[2].gen_col[0].mac_instance|data_out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \gen_row[2].gen_col[0].mac_instance|data_out[4] .is_wysiwyg = "true";
defparam \gen_row[2].gen_col[0].mac_instance|data_out[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y4_N33
cyclonev_lcell_comb \gen_row[2].gen_col[1].mac_instance|data_out[4]~feeder (
// Equation(s):
// \gen_row[2].gen_col[1].mac_instance|data_out[4]~feeder_combout  = ( \gen_row[2].gen_col[0].mac_instance|data_out [4] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\gen_row[2].gen_col[0].mac_instance|data_out [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\gen_row[2].gen_col[1].mac_instance|data_out[4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \gen_row[2].gen_col[1].mac_instance|data_out[4]~feeder .extended_lut = "off";
defparam \gen_row[2].gen_col[1].mac_instance|data_out[4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \gen_row[2].gen_col[1].mac_instance|data_out[4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y4_N34
dffeas \gen_row[2].gen_col[1].mac_instance|data_out[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\gen_row[2].gen_col[1].mac_instance|data_out[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\gen_row[2].gen_col[1].mac_instance|data_out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \gen_row[2].gen_col[1].mac_instance|data_out[4] .is_wysiwyg = "true";
defparam \gen_row[2].gen_col[1].mac_instance|data_out[4] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X18_Y0_N75
cyclonev_io_ibuf \data_arr[21]~input (
	.i(data_arr[21]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\data_arr[21]~input_o ));
// synopsys translate_off
defparam \data_arr[21]~input .bus_hold = "false";
defparam \data_arr[21]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X21_Y4_N56
dffeas \gen_row[2].gen_col[0].mac_instance|data_out[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\data_arr[21]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\gen_row[2].gen_col[0].mac_instance|data_out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \gen_row[2].gen_col[0].mac_instance|data_out[5] .is_wysiwyg = "true";
defparam \gen_row[2].gen_col[0].mac_instance|data_out[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y4_N58
dffeas \gen_row[2].gen_col[1].mac_instance|data_out[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\gen_row[2].gen_col[0].mac_instance|data_out [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\gen_row[2].gen_col[1].mac_instance|data_out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \gen_row[2].gen_col[1].mac_instance|data_out[5] .is_wysiwyg = "true";
defparam \gen_row[2].gen_col[1].mac_instance|data_out[5] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X24_Y0_N1
cyclonev_io_ibuf \data_arr[22]~input (
	.i(data_arr[22]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\data_arr[22]~input_o ));
// synopsys translate_off
defparam \data_arr[22]~input .bus_hold = "false";
defparam \data_arr[22]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X23_Y4_N22
dffeas \gen_row[2].gen_col[0].mac_instance|data_out[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\data_arr[22]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\gen_row[2].gen_col[0].mac_instance|data_out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \gen_row[2].gen_col[0].mac_instance|data_out[6] .is_wysiwyg = "true";
defparam \gen_row[2].gen_col[0].mac_instance|data_out[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y4_N18
cyclonev_lcell_comb \gen_row[2].gen_col[1].mac_instance|data_out[6]~feeder (
// Equation(s):
// \gen_row[2].gen_col[1].mac_instance|data_out[6]~feeder_combout  = ( \gen_row[2].gen_col[0].mac_instance|data_out [6] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\gen_row[2].gen_col[0].mac_instance|data_out [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\gen_row[2].gen_col[1].mac_instance|data_out[6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \gen_row[2].gen_col[1].mac_instance|data_out[6]~feeder .extended_lut = "off";
defparam \gen_row[2].gen_col[1].mac_instance|data_out[6]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \gen_row[2].gen_col[1].mac_instance|data_out[6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y4_N19
dffeas \gen_row[2].gen_col[1].mac_instance|data_out[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\gen_row[2].gen_col[1].mac_instance|data_out[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\gen_row[2].gen_col[1].mac_instance|data_out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \gen_row[2].gen_col[1].mac_instance|data_out[6] .is_wysiwyg = "true";
defparam \gen_row[2].gen_col[1].mac_instance|data_out[6] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X10_Y0_N58
cyclonev_io_ibuf \data_arr[23]~input (
	.i(data_arr[23]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\data_arr[23]~input_o ));
// synopsys translate_off
defparam \data_arr[23]~input .bus_hold = "false";
defparam \data_arr[23]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X24_Y4_N24
cyclonev_lcell_comb \gen_row[2].gen_col[0].mac_instance|data_out[7]~feeder (
// Equation(s):
// \gen_row[2].gen_col[0].mac_instance|data_out[7]~feeder_combout  = ( \data_arr[23]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\data_arr[23]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\gen_row[2].gen_col[0].mac_instance|data_out[7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \gen_row[2].gen_col[0].mac_instance|data_out[7]~feeder .extended_lut = "off";
defparam \gen_row[2].gen_col[0].mac_instance|data_out[7]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \gen_row[2].gen_col[0].mac_instance|data_out[7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y4_N25
dffeas \gen_row[2].gen_col[0].mac_instance|data_out[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\gen_row[2].gen_col[0].mac_instance|data_out[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\gen_row[2].gen_col[0].mac_instance|data_out [7]),
	.prn(vcc));
// synopsys translate_off
defparam \gen_row[2].gen_col[0].mac_instance|data_out[7] .is_wysiwyg = "true";
defparam \gen_row[2].gen_col[0].mac_instance|data_out[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y4_N15
cyclonev_lcell_comb \gen_row[2].gen_col[1].mac_instance|data_out[7]~feeder (
// Equation(s):
// \gen_row[2].gen_col[1].mac_instance|data_out[7]~feeder_combout  = ( \gen_row[2].gen_col[0].mac_instance|data_out [7] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\gen_row[2].gen_col[0].mac_instance|data_out [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\gen_row[2].gen_col[1].mac_instance|data_out[7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \gen_row[2].gen_col[1].mac_instance|data_out[7]~feeder .extended_lut = "off";
defparam \gen_row[2].gen_col[1].mac_instance|data_out[7]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \gen_row[2].gen_col[1].mac_instance|data_out[7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y4_N16
dffeas \gen_row[2].gen_col[1].mac_instance|data_out[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\gen_row[2].gen_col[1].mac_instance|data_out[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\gen_row[2].gen_col[1].mac_instance|data_out [7]),
	.prn(vcc));
// synopsys translate_off
defparam \gen_row[2].gen_col[1].mac_instance|data_out[7] .is_wysiwyg = "true";
defparam \gen_row[2].gen_col[1].mac_instance|data_out[7] .power_up = "low";
// synopsys translate_on

// Location: DSP_X20_Y4_N0
cyclonev_mac \gen_row[1].gen_col[3].mac_instance|Mult0~mac (
	.sub(gnd),
	.negate(gnd),
	.accumulate(gnd),
	.loadconst(gnd),
	.ax({\gen_row[1].gen_col[1].mac_instance|data_out [7],\gen_row[1].gen_col[1].mac_instance|data_out [6],\gen_row[1].gen_col[1].mac_instance|data_out [5],\gen_row[1].gen_col[1].mac_instance|data_out [4],\gen_row[1].gen_col[1].mac_instance|data_out [3],
\gen_row[1].gen_col[1].mac_instance|data_out [2],\gen_row[1].gen_col[1].mac_instance|data_out [1],\gen_row[1].gen_col[1].mac_instance|data_out [0]}),
	.ay({\wt_arr[31]~input_o ,\wt_arr[30]~input_o ,\wt_arr[29]~input_o ,\wt_arr[28]~input_o ,\wt_arr[27]~input_o ,\wt_arr[26]~input_o ,\wt_arr[25]~input_o ,\wt_arr[24]~input_o }),
	.az(26'b00000000000000000000000000),
	.bx({\gen_row[2].gen_col[1].mac_instance|data_out [7],\gen_row[2].gen_col[1].mac_instance|data_out [6],\gen_row[2].gen_col[1].mac_instance|data_out [5],\gen_row[2].gen_col[1].mac_instance|data_out [4],\gen_row[2].gen_col[1].mac_instance|data_out [3],
\gen_row[2].gen_col[1].mac_instance|data_out [2],\gen_row[2].gen_col[1].mac_instance|data_out [1],\gen_row[2].gen_col[1].mac_instance|data_out [0]}),
	.by(19'b0000000000000000000),
	.bz(18'b000000000000000000),
	.coefsela(3'b000),
	.coefselb(3'b000),
	.clk({gnd,gnd,\clk~inputCLKENA0_outclk }),
	.aclr({gnd,gnd}),
	.ena({vcc,vcc,vcc}),
	.scanin(27'b000000000000000000000000000),
	.chainin(1'b0),
	.dftout(),
	.resulta(\gen_row[1].gen_col[3].mac_instance|Mult0~mac_RESULTA_bus ),
	.resultb(\gen_row[1].gen_col[3].mac_instance|Mult0~mac_RESULTB_bus ),
	.scanout(\gen_row[1].gen_col[3].mac_instance|Mult0~mac_SCANOUT_bus ),
	.chainout());
// synopsys translate_off
defparam \gen_row[1].gen_col[3].mac_instance|Mult0~mac .accumulate_clock = "none";
defparam \gen_row[1].gen_col[3].mac_instance|Mult0~mac .ax_clock = "0";
defparam \gen_row[1].gen_col[3].mac_instance|Mult0~mac .ax_width = 8;
defparam \gen_row[1].gen_col[3].mac_instance|Mult0~mac .ay_scan_in_clock = "0";
defparam \gen_row[1].gen_col[3].mac_instance|Mult0~mac .ay_scan_in_width = 8;
defparam \gen_row[1].gen_col[3].mac_instance|Mult0~mac .ay_use_scan_in = "false";
defparam \gen_row[1].gen_col[3].mac_instance|Mult0~mac .az_clock = "none";
defparam \gen_row[1].gen_col[3].mac_instance|Mult0~mac .bx_clock = "0";
defparam \gen_row[1].gen_col[3].mac_instance|Mult0~mac .bx_width = 8;
defparam \gen_row[1].gen_col[3].mac_instance|Mult0~mac .by_clock = "0";
defparam \gen_row[1].gen_col[3].mac_instance|Mult0~mac .by_use_scan_in = "true";
defparam \gen_row[1].gen_col[3].mac_instance|Mult0~mac .by_width = 8;
defparam \gen_row[1].gen_col[3].mac_instance|Mult0~mac .bz_clock = "none";
defparam \gen_row[1].gen_col[3].mac_instance|Mult0~mac .coef_a_0 = 0;
defparam \gen_row[1].gen_col[3].mac_instance|Mult0~mac .coef_a_1 = 0;
defparam \gen_row[1].gen_col[3].mac_instance|Mult0~mac .coef_a_2 = 0;
defparam \gen_row[1].gen_col[3].mac_instance|Mult0~mac .coef_a_3 = 0;
defparam \gen_row[1].gen_col[3].mac_instance|Mult0~mac .coef_a_4 = 0;
defparam \gen_row[1].gen_col[3].mac_instance|Mult0~mac .coef_a_5 = 0;
defparam \gen_row[1].gen_col[3].mac_instance|Mult0~mac .coef_a_6 = 0;
defparam \gen_row[1].gen_col[3].mac_instance|Mult0~mac .coef_a_7 = 0;
defparam \gen_row[1].gen_col[3].mac_instance|Mult0~mac .coef_b_0 = 0;
defparam \gen_row[1].gen_col[3].mac_instance|Mult0~mac .coef_b_1 = 0;
defparam \gen_row[1].gen_col[3].mac_instance|Mult0~mac .coef_b_2 = 0;
defparam \gen_row[1].gen_col[3].mac_instance|Mult0~mac .coef_b_3 = 0;
defparam \gen_row[1].gen_col[3].mac_instance|Mult0~mac .coef_b_4 = 0;
defparam \gen_row[1].gen_col[3].mac_instance|Mult0~mac .coef_b_5 = 0;
defparam \gen_row[1].gen_col[3].mac_instance|Mult0~mac .coef_b_6 = 0;
defparam \gen_row[1].gen_col[3].mac_instance|Mult0~mac .coef_b_7 = 0;
defparam \gen_row[1].gen_col[3].mac_instance|Mult0~mac .coef_sel_a_clock = "none";
defparam \gen_row[1].gen_col[3].mac_instance|Mult0~mac .coef_sel_b_clock = "none";
defparam \gen_row[1].gen_col[3].mac_instance|Mult0~mac .delay_scan_out_ay = "false";
defparam \gen_row[1].gen_col[3].mac_instance|Mult0~mac .delay_scan_out_by = "false";
defparam \gen_row[1].gen_col[3].mac_instance|Mult0~mac .enable_double_accum = "false";
defparam \gen_row[1].gen_col[3].mac_instance|Mult0~mac .load_const_clock = "none";
defparam \gen_row[1].gen_col[3].mac_instance|Mult0~mac .load_const_value = 0;
defparam \gen_row[1].gen_col[3].mac_instance|Mult0~mac .mode_sub_location = 0;
defparam \gen_row[1].gen_col[3].mac_instance|Mult0~mac .negate_clock = "none";
defparam \gen_row[1].gen_col[3].mac_instance|Mult0~mac .operand_source_max = "input";
defparam \gen_row[1].gen_col[3].mac_instance|Mult0~mac .operand_source_may = "input";
defparam \gen_row[1].gen_col[3].mac_instance|Mult0~mac .operand_source_mbx = "input";
defparam \gen_row[1].gen_col[3].mac_instance|Mult0~mac .operand_source_mby = "input";
defparam \gen_row[1].gen_col[3].mac_instance|Mult0~mac .operation_mode = "m18x18_full";
defparam \gen_row[1].gen_col[3].mac_instance|Mult0~mac .output_clock = "none";
defparam \gen_row[1].gen_col[3].mac_instance|Mult0~mac .preadder_subtract_a = "false";
defparam \gen_row[1].gen_col[3].mac_instance|Mult0~mac .preadder_subtract_b = "false";
defparam \gen_row[1].gen_col[3].mac_instance|Mult0~mac .result_a_width = 64;
defparam \gen_row[1].gen_col[3].mac_instance|Mult0~mac .result_b_width = 37;
defparam \gen_row[1].gen_col[3].mac_instance|Mult0~mac .scan_out_width = 8;
defparam \gen_row[1].gen_col[3].mac_instance|Mult0~mac .signed_max = "false";
defparam \gen_row[1].gen_col[3].mac_instance|Mult0~mac .signed_may = "false";
defparam \gen_row[1].gen_col[3].mac_instance|Mult0~mac .signed_mbx = "false";
defparam \gen_row[1].gen_col[3].mac_instance|Mult0~mac .signed_mby = "false";
defparam \gen_row[1].gen_col[3].mac_instance|Mult0~mac .sub_clock = "none";
defparam \gen_row[1].gen_col[3].mac_instance|Mult0~mac .use_chainadder = "false";
// synopsys translate_on

// Location: LABCELL_X19_Y4_N0
cyclonev_lcell_comb \gen_row[1].gen_col[3].mac_instance|Add0~1 (
// Equation(s):
// \gen_row[1].gen_col[3].mac_instance|Add0~1_sumout  = SUM(( \gen_row[1].gen_col[3].mac_instance|result [0] ) + ( \gen_row[0].gen_col[3].mac_instance|acc_out [0] ) + ( !VCC ))
// \gen_row[1].gen_col[3].mac_instance|Add0~2  = CARRY(( \gen_row[1].gen_col[3].mac_instance|result [0] ) + ( \gen_row[0].gen_col[3].mac_instance|acc_out [0] ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\gen_row[0].gen_col[3].mac_instance|acc_out [0]),
	.datad(!\gen_row[1].gen_col[3].mac_instance|result [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\gen_row[1].gen_col[3].mac_instance|Add0~1_sumout ),
	.cout(\gen_row[1].gen_col[3].mac_instance|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \gen_row[1].gen_col[3].mac_instance|Add0~1 .extended_lut = "off";
defparam \gen_row[1].gen_col[3].mac_instance|Add0~1 .lut_mask = 64'h0000F0F0000000FF;
defparam \gen_row[1].gen_col[3].mac_instance|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y4_N1
dffeas \gen_row[1].gen_col[3].mac_instance|acc_out[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\gen_row[1].gen_col[3].mac_instance|Add0~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\gen_row[1].gen_col[3].mac_instance|acc_out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \gen_row[1].gen_col[3].mac_instance|acc_out[0] .is_wysiwyg = "true";
defparam \gen_row[1].gen_col[3].mac_instance|acc_out[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y4_N3
cyclonev_lcell_comb \gen_row[1].gen_col[3].mac_instance|Add0~5 (
// Equation(s):
// \gen_row[1].gen_col[3].mac_instance|Add0~5_sumout  = SUM(( \gen_row[1].gen_col[3].mac_instance|result [1] ) + ( \gen_row[0].gen_col[3].mac_instance|acc_out [1] ) + ( \gen_row[1].gen_col[3].mac_instance|Add0~2  ))
// \gen_row[1].gen_col[3].mac_instance|Add0~6  = CARRY(( \gen_row[1].gen_col[3].mac_instance|result [1] ) + ( \gen_row[0].gen_col[3].mac_instance|acc_out [1] ) + ( \gen_row[1].gen_col[3].mac_instance|Add0~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\gen_row[0].gen_col[3].mac_instance|acc_out [1]),
	.datad(!\gen_row[1].gen_col[3].mac_instance|result [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\gen_row[1].gen_col[3].mac_instance|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\gen_row[1].gen_col[3].mac_instance|Add0~5_sumout ),
	.cout(\gen_row[1].gen_col[3].mac_instance|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \gen_row[1].gen_col[3].mac_instance|Add0~5 .extended_lut = "off";
defparam \gen_row[1].gen_col[3].mac_instance|Add0~5 .lut_mask = 64'h0000F0F0000000FF;
defparam \gen_row[1].gen_col[3].mac_instance|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y4_N4
dffeas \gen_row[1].gen_col[3].mac_instance|acc_out[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\gen_row[1].gen_col[3].mac_instance|Add0~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\gen_row[1].gen_col[3].mac_instance|acc_out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \gen_row[1].gen_col[3].mac_instance|acc_out[1] .is_wysiwyg = "true";
defparam \gen_row[1].gen_col[3].mac_instance|acc_out[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y4_N6
cyclonev_lcell_comb \gen_row[1].gen_col[3].mac_instance|Add0~9 (
// Equation(s):
// \gen_row[1].gen_col[3].mac_instance|Add0~9_sumout  = SUM(( \gen_row[1].gen_col[3].mac_instance|result [2] ) + ( \gen_row[0].gen_col[3].mac_instance|acc_out [2] ) + ( \gen_row[1].gen_col[3].mac_instance|Add0~6  ))
// \gen_row[1].gen_col[3].mac_instance|Add0~10  = CARRY(( \gen_row[1].gen_col[3].mac_instance|result [2] ) + ( \gen_row[0].gen_col[3].mac_instance|acc_out [2] ) + ( \gen_row[1].gen_col[3].mac_instance|Add0~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\gen_row[0].gen_col[3].mac_instance|acc_out [2]),
	.datad(!\gen_row[1].gen_col[3].mac_instance|result [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\gen_row[1].gen_col[3].mac_instance|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\gen_row[1].gen_col[3].mac_instance|Add0~9_sumout ),
	.cout(\gen_row[1].gen_col[3].mac_instance|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \gen_row[1].gen_col[3].mac_instance|Add0~9 .extended_lut = "off";
defparam \gen_row[1].gen_col[3].mac_instance|Add0~9 .lut_mask = 64'h0000F0F0000000FF;
defparam \gen_row[1].gen_col[3].mac_instance|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y4_N7
dffeas \gen_row[1].gen_col[3].mac_instance|acc_out[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\gen_row[1].gen_col[3].mac_instance|Add0~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\gen_row[1].gen_col[3].mac_instance|acc_out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \gen_row[1].gen_col[3].mac_instance|acc_out[2] .is_wysiwyg = "true";
defparam \gen_row[1].gen_col[3].mac_instance|acc_out[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y4_N9
cyclonev_lcell_comb \gen_row[1].gen_col[3].mac_instance|Add0~13 (
// Equation(s):
// \gen_row[1].gen_col[3].mac_instance|Add0~13_sumout  = SUM(( \gen_row[1].gen_col[3].mac_instance|result [3] ) + ( \gen_row[0].gen_col[3].mac_instance|acc_out [3] ) + ( \gen_row[1].gen_col[3].mac_instance|Add0~10  ))
// \gen_row[1].gen_col[3].mac_instance|Add0~14  = CARRY(( \gen_row[1].gen_col[3].mac_instance|result [3] ) + ( \gen_row[0].gen_col[3].mac_instance|acc_out [3] ) + ( \gen_row[1].gen_col[3].mac_instance|Add0~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\gen_row[0].gen_col[3].mac_instance|acc_out [3]),
	.datad(!\gen_row[1].gen_col[3].mac_instance|result [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\gen_row[1].gen_col[3].mac_instance|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\gen_row[1].gen_col[3].mac_instance|Add0~13_sumout ),
	.cout(\gen_row[1].gen_col[3].mac_instance|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \gen_row[1].gen_col[3].mac_instance|Add0~13 .extended_lut = "off";
defparam \gen_row[1].gen_col[3].mac_instance|Add0~13 .lut_mask = 64'h0000F0F0000000FF;
defparam \gen_row[1].gen_col[3].mac_instance|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y4_N10
dffeas \gen_row[1].gen_col[3].mac_instance|acc_out[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\gen_row[1].gen_col[3].mac_instance|Add0~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\gen_row[1].gen_col[3].mac_instance|acc_out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \gen_row[1].gen_col[3].mac_instance|acc_out[3] .is_wysiwyg = "true";
defparam \gen_row[1].gen_col[3].mac_instance|acc_out[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y4_N12
cyclonev_lcell_comb \gen_row[1].gen_col[3].mac_instance|Add0~17 (
// Equation(s):
// \gen_row[1].gen_col[3].mac_instance|Add0~17_sumout  = SUM(( \gen_row[1].gen_col[3].mac_instance|result [4] ) + ( \gen_row[0].gen_col[3].mac_instance|acc_out [4] ) + ( \gen_row[1].gen_col[3].mac_instance|Add0~14  ))
// \gen_row[1].gen_col[3].mac_instance|Add0~18  = CARRY(( \gen_row[1].gen_col[3].mac_instance|result [4] ) + ( \gen_row[0].gen_col[3].mac_instance|acc_out [4] ) + ( \gen_row[1].gen_col[3].mac_instance|Add0~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\gen_row[0].gen_col[3].mac_instance|acc_out [4]),
	.datad(!\gen_row[1].gen_col[3].mac_instance|result [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\gen_row[1].gen_col[3].mac_instance|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\gen_row[1].gen_col[3].mac_instance|Add0~17_sumout ),
	.cout(\gen_row[1].gen_col[3].mac_instance|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \gen_row[1].gen_col[3].mac_instance|Add0~17 .extended_lut = "off";
defparam \gen_row[1].gen_col[3].mac_instance|Add0~17 .lut_mask = 64'h0000F0F0000000FF;
defparam \gen_row[1].gen_col[3].mac_instance|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y4_N14
dffeas \gen_row[1].gen_col[3].mac_instance|acc_out[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\gen_row[1].gen_col[3].mac_instance|Add0~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\gen_row[1].gen_col[3].mac_instance|acc_out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \gen_row[1].gen_col[3].mac_instance|acc_out[4] .is_wysiwyg = "true";
defparam \gen_row[1].gen_col[3].mac_instance|acc_out[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y4_N15
cyclonev_lcell_comb \gen_row[1].gen_col[3].mac_instance|Add0~21 (
// Equation(s):
// \gen_row[1].gen_col[3].mac_instance|Add0~21_sumout  = SUM(( \gen_row[1].gen_col[3].mac_instance|result [5] ) + ( \gen_row[0].gen_col[3].mac_instance|acc_out [5] ) + ( \gen_row[1].gen_col[3].mac_instance|Add0~18  ))
// \gen_row[1].gen_col[3].mac_instance|Add0~22  = CARRY(( \gen_row[1].gen_col[3].mac_instance|result [5] ) + ( \gen_row[0].gen_col[3].mac_instance|acc_out [5] ) + ( \gen_row[1].gen_col[3].mac_instance|Add0~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\gen_row[0].gen_col[3].mac_instance|acc_out [5]),
	.datad(!\gen_row[1].gen_col[3].mac_instance|result [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\gen_row[1].gen_col[3].mac_instance|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\gen_row[1].gen_col[3].mac_instance|Add0~21_sumout ),
	.cout(\gen_row[1].gen_col[3].mac_instance|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \gen_row[1].gen_col[3].mac_instance|Add0~21 .extended_lut = "off";
defparam \gen_row[1].gen_col[3].mac_instance|Add0~21 .lut_mask = 64'h0000F0F0000000FF;
defparam \gen_row[1].gen_col[3].mac_instance|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y4_N17
dffeas \gen_row[1].gen_col[3].mac_instance|acc_out[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\gen_row[1].gen_col[3].mac_instance|Add0~21_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\gen_row[1].gen_col[3].mac_instance|acc_out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \gen_row[1].gen_col[3].mac_instance|acc_out[5] .is_wysiwyg = "true";
defparam \gen_row[1].gen_col[3].mac_instance|acc_out[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y4_N18
cyclonev_lcell_comb \gen_row[1].gen_col[3].mac_instance|Add0~25 (
// Equation(s):
// \gen_row[1].gen_col[3].mac_instance|Add0~25_sumout  = SUM(( \gen_row[1].gen_col[3].mac_instance|result [6] ) + ( \gen_row[0].gen_col[3].mac_instance|acc_out [6] ) + ( \gen_row[1].gen_col[3].mac_instance|Add0~22  ))
// \gen_row[1].gen_col[3].mac_instance|Add0~26  = CARRY(( \gen_row[1].gen_col[3].mac_instance|result [6] ) + ( \gen_row[0].gen_col[3].mac_instance|acc_out [6] ) + ( \gen_row[1].gen_col[3].mac_instance|Add0~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\gen_row[0].gen_col[3].mac_instance|acc_out [6]),
	.datad(!\gen_row[1].gen_col[3].mac_instance|result [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\gen_row[1].gen_col[3].mac_instance|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\gen_row[1].gen_col[3].mac_instance|Add0~25_sumout ),
	.cout(\gen_row[1].gen_col[3].mac_instance|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \gen_row[1].gen_col[3].mac_instance|Add0~25 .extended_lut = "off";
defparam \gen_row[1].gen_col[3].mac_instance|Add0~25 .lut_mask = 64'h0000F0F0000000FF;
defparam \gen_row[1].gen_col[3].mac_instance|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y4_N20
dffeas \gen_row[1].gen_col[3].mac_instance|acc_out[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\gen_row[1].gen_col[3].mac_instance|Add0~25_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\gen_row[1].gen_col[3].mac_instance|acc_out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \gen_row[1].gen_col[3].mac_instance|acc_out[6] .is_wysiwyg = "true";
defparam \gen_row[1].gen_col[3].mac_instance|acc_out[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y4_N21
cyclonev_lcell_comb \gen_row[1].gen_col[3].mac_instance|Add0~29 (
// Equation(s):
// \gen_row[1].gen_col[3].mac_instance|Add0~29_sumout  = SUM(( \gen_row[0].gen_col[3].mac_instance|acc_out [7] ) + ( \gen_row[1].gen_col[3].mac_instance|result [7] ) + ( \gen_row[1].gen_col[3].mac_instance|Add0~26  ))
// \gen_row[1].gen_col[3].mac_instance|Add0~30  = CARRY(( \gen_row[0].gen_col[3].mac_instance|acc_out [7] ) + ( \gen_row[1].gen_col[3].mac_instance|result [7] ) + ( \gen_row[1].gen_col[3].mac_instance|Add0~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\gen_row[1].gen_col[3].mac_instance|result [7]),
	.datad(!\gen_row[0].gen_col[3].mac_instance|acc_out [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\gen_row[1].gen_col[3].mac_instance|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\gen_row[1].gen_col[3].mac_instance|Add0~29_sumout ),
	.cout(\gen_row[1].gen_col[3].mac_instance|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \gen_row[1].gen_col[3].mac_instance|Add0~29 .extended_lut = "off";
defparam \gen_row[1].gen_col[3].mac_instance|Add0~29 .lut_mask = 64'h0000F0F0000000FF;
defparam \gen_row[1].gen_col[3].mac_instance|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y4_N22
dffeas \gen_row[1].gen_col[3].mac_instance|acc_out[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\gen_row[1].gen_col[3].mac_instance|Add0~29_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\gen_row[1].gen_col[3].mac_instance|acc_out [7]),
	.prn(vcc));
// synopsys translate_off
defparam \gen_row[1].gen_col[3].mac_instance|acc_out[7] .is_wysiwyg = "true";
defparam \gen_row[1].gen_col[3].mac_instance|acc_out[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y4_N24
cyclonev_lcell_comb \gen_row[1].gen_col[3].mac_instance|Add0~33 (
// Equation(s):
// \gen_row[1].gen_col[3].mac_instance|Add0~33_sumout  = SUM(( \gen_row[0].gen_col[3].mac_instance|acc_out [8] ) + ( \gen_row[1].gen_col[3].mac_instance|result [8] ) + ( \gen_row[1].gen_col[3].mac_instance|Add0~30  ))
// \gen_row[1].gen_col[3].mac_instance|Add0~34  = CARRY(( \gen_row[0].gen_col[3].mac_instance|acc_out [8] ) + ( \gen_row[1].gen_col[3].mac_instance|result [8] ) + ( \gen_row[1].gen_col[3].mac_instance|Add0~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\gen_row[1].gen_col[3].mac_instance|result [8]),
	.datad(!\gen_row[0].gen_col[3].mac_instance|acc_out [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\gen_row[1].gen_col[3].mac_instance|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\gen_row[1].gen_col[3].mac_instance|Add0~33_sumout ),
	.cout(\gen_row[1].gen_col[3].mac_instance|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \gen_row[1].gen_col[3].mac_instance|Add0~33 .extended_lut = "off";
defparam \gen_row[1].gen_col[3].mac_instance|Add0~33 .lut_mask = 64'h0000F0F0000000FF;
defparam \gen_row[1].gen_col[3].mac_instance|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y4_N26
dffeas \gen_row[1].gen_col[3].mac_instance|acc_out[8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\gen_row[1].gen_col[3].mac_instance|Add0~33_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\gen_row[1].gen_col[3].mac_instance|acc_out [8]),
	.prn(vcc));
// synopsys translate_off
defparam \gen_row[1].gen_col[3].mac_instance|acc_out[8] .is_wysiwyg = "true";
defparam \gen_row[1].gen_col[3].mac_instance|acc_out[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y4_N27
cyclonev_lcell_comb \gen_row[1].gen_col[3].mac_instance|Add0~37 (
// Equation(s):
// \gen_row[1].gen_col[3].mac_instance|Add0~37_sumout  = SUM(( \gen_row[0].gen_col[3].mac_instance|acc_out [9] ) + ( \gen_row[1].gen_col[3].mac_instance|result [9] ) + ( \gen_row[1].gen_col[3].mac_instance|Add0~34  ))
// \gen_row[1].gen_col[3].mac_instance|Add0~38  = CARRY(( \gen_row[0].gen_col[3].mac_instance|acc_out [9] ) + ( \gen_row[1].gen_col[3].mac_instance|result [9] ) + ( \gen_row[1].gen_col[3].mac_instance|Add0~34  ))

	.dataa(!\gen_row[1].gen_col[3].mac_instance|result [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\gen_row[0].gen_col[3].mac_instance|acc_out [9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\gen_row[1].gen_col[3].mac_instance|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\gen_row[1].gen_col[3].mac_instance|Add0~37_sumout ),
	.cout(\gen_row[1].gen_col[3].mac_instance|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \gen_row[1].gen_col[3].mac_instance|Add0~37 .extended_lut = "off";
defparam \gen_row[1].gen_col[3].mac_instance|Add0~37 .lut_mask = 64'h0000AAAA000000FF;
defparam \gen_row[1].gen_col[3].mac_instance|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y4_N28
dffeas \gen_row[1].gen_col[3].mac_instance|acc_out[9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\gen_row[1].gen_col[3].mac_instance|Add0~37_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\gen_row[1].gen_col[3].mac_instance|acc_out [9]),
	.prn(vcc));
// synopsys translate_off
defparam \gen_row[1].gen_col[3].mac_instance|acc_out[9] .is_wysiwyg = "true";
defparam \gen_row[1].gen_col[3].mac_instance|acc_out[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y4_N30
cyclonev_lcell_comb \gen_row[1].gen_col[3].mac_instance|Add0~41 (
// Equation(s):
// \gen_row[1].gen_col[3].mac_instance|Add0~41_sumout  = SUM(( \gen_row[1].gen_col[3].mac_instance|result [10] ) + ( \gen_row[0].gen_col[3].mac_instance|acc_out [10] ) + ( \gen_row[1].gen_col[3].mac_instance|Add0~38  ))
// \gen_row[1].gen_col[3].mac_instance|Add0~42  = CARRY(( \gen_row[1].gen_col[3].mac_instance|result [10] ) + ( \gen_row[0].gen_col[3].mac_instance|acc_out [10] ) + ( \gen_row[1].gen_col[3].mac_instance|Add0~38  ))

	.dataa(!\gen_row[0].gen_col[3].mac_instance|acc_out [10]),
	.datab(gnd),
	.datac(!\gen_row[1].gen_col[3].mac_instance|result [10]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\gen_row[1].gen_col[3].mac_instance|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\gen_row[1].gen_col[3].mac_instance|Add0~41_sumout ),
	.cout(\gen_row[1].gen_col[3].mac_instance|Add0~42 ),
	.shareout());
// synopsys translate_off
defparam \gen_row[1].gen_col[3].mac_instance|Add0~41 .extended_lut = "off";
defparam \gen_row[1].gen_col[3].mac_instance|Add0~41 .lut_mask = 64'h0000AAAA00000F0F;
defparam \gen_row[1].gen_col[3].mac_instance|Add0~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y4_N32
dffeas \gen_row[1].gen_col[3].mac_instance|acc_out[10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\gen_row[1].gen_col[3].mac_instance|Add0~41_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\gen_row[1].gen_col[3].mac_instance|acc_out [10]),
	.prn(vcc));
// synopsys translate_off
defparam \gen_row[1].gen_col[3].mac_instance|acc_out[10] .is_wysiwyg = "true";
defparam \gen_row[1].gen_col[3].mac_instance|acc_out[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y4_N33
cyclonev_lcell_comb \gen_row[1].gen_col[3].mac_instance|Add0~45 (
// Equation(s):
// \gen_row[1].gen_col[3].mac_instance|Add0~45_sumout  = SUM(( \gen_row[0].gen_col[3].mac_instance|acc_out [11] ) + ( \gen_row[1].gen_col[3].mac_instance|result [11] ) + ( \gen_row[1].gen_col[3].mac_instance|Add0~42  ))
// \gen_row[1].gen_col[3].mac_instance|Add0~46  = CARRY(( \gen_row[0].gen_col[3].mac_instance|acc_out [11] ) + ( \gen_row[1].gen_col[3].mac_instance|result [11] ) + ( \gen_row[1].gen_col[3].mac_instance|Add0~42  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\gen_row[1].gen_col[3].mac_instance|result [11]),
	.datad(!\gen_row[0].gen_col[3].mac_instance|acc_out [11]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\gen_row[1].gen_col[3].mac_instance|Add0~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\gen_row[1].gen_col[3].mac_instance|Add0~45_sumout ),
	.cout(\gen_row[1].gen_col[3].mac_instance|Add0~46 ),
	.shareout());
// synopsys translate_off
defparam \gen_row[1].gen_col[3].mac_instance|Add0~45 .extended_lut = "off";
defparam \gen_row[1].gen_col[3].mac_instance|Add0~45 .lut_mask = 64'h0000F0F0000000FF;
defparam \gen_row[1].gen_col[3].mac_instance|Add0~45 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y4_N34
dffeas \gen_row[1].gen_col[3].mac_instance|acc_out[11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\gen_row[1].gen_col[3].mac_instance|Add0~45_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\gen_row[1].gen_col[3].mac_instance|acc_out [11]),
	.prn(vcc));
// synopsys translate_off
defparam \gen_row[1].gen_col[3].mac_instance|acc_out[11] .is_wysiwyg = "true";
defparam \gen_row[1].gen_col[3].mac_instance|acc_out[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y4_N36
cyclonev_lcell_comb \gen_row[1].gen_col[3].mac_instance|Add0~49 (
// Equation(s):
// \gen_row[1].gen_col[3].mac_instance|Add0~49_sumout  = SUM(( \gen_row[1].gen_col[3].mac_instance|result [12] ) + ( \gen_row[0].gen_col[3].mac_instance|acc_out [12] ) + ( \gen_row[1].gen_col[3].mac_instance|Add0~46  ))
// \gen_row[1].gen_col[3].mac_instance|Add0~50  = CARRY(( \gen_row[1].gen_col[3].mac_instance|result [12] ) + ( \gen_row[0].gen_col[3].mac_instance|acc_out [12] ) + ( \gen_row[1].gen_col[3].mac_instance|Add0~46  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\gen_row[0].gen_col[3].mac_instance|acc_out [12]),
	.datad(!\gen_row[1].gen_col[3].mac_instance|result [12]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\gen_row[1].gen_col[3].mac_instance|Add0~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\gen_row[1].gen_col[3].mac_instance|Add0~49_sumout ),
	.cout(\gen_row[1].gen_col[3].mac_instance|Add0~50 ),
	.shareout());
// synopsys translate_off
defparam \gen_row[1].gen_col[3].mac_instance|Add0~49 .extended_lut = "off";
defparam \gen_row[1].gen_col[3].mac_instance|Add0~49 .lut_mask = 64'h0000F0F0000000FF;
defparam \gen_row[1].gen_col[3].mac_instance|Add0~49 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y4_N37
dffeas \gen_row[1].gen_col[3].mac_instance|acc_out[12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\gen_row[1].gen_col[3].mac_instance|Add0~49_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\gen_row[1].gen_col[3].mac_instance|acc_out [12]),
	.prn(vcc));
// synopsys translate_off
defparam \gen_row[1].gen_col[3].mac_instance|acc_out[12] .is_wysiwyg = "true";
defparam \gen_row[1].gen_col[3].mac_instance|acc_out[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y4_N39
cyclonev_lcell_comb \gen_row[1].gen_col[3].mac_instance|Add0~53 (
// Equation(s):
// \gen_row[1].gen_col[3].mac_instance|Add0~53_sumout  = SUM(( \gen_row[1].gen_col[3].mac_instance|result [13] ) + ( \gen_row[0].gen_col[3].mac_instance|acc_out [13] ) + ( \gen_row[1].gen_col[3].mac_instance|Add0~50  ))
// \gen_row[1].gen_col[3].mac_instance|Add0~54  = CARRY(( \gen_row[1].gen_col[3].mac_instance|result [13] ) + ( \gen_row[0].gen_col[3].mac_instance|acc_out [13] ) + ( \gen_row[1].gen_col[3].mac_instance|Add0~50  ))

	.dataa(!\gen_row[0].gen_col[3].mac_instance|acc_out [13]),
	.datab(gnd),
	.datac(!\gen_row[1].gen_col[3].mac_instance|result [13]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\gen_row[1].gen_col[3].mac_instance|Add0~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\gen_row[1].gen_col[3].mac_instance|Add0~53_sumout ),
	.cout(\gen_row[1].gen_col[3].mac_instance|Add0~54 ),
	.shareout());
// synopsys translate_off
defparam \gen_row[1].gen_col[3].mac_instance|Add0~53 .extended_lut = "off";
defparam \gen_row[1].gen_col[3].mac_instance|Add0~53 .lut_mask = 64'h0000AAAA00000F0F;
defparam \gen_row[1].gen_col[3].mac_instance|Add0~53 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y4_N40
dffeas \gen_row[1].gen_col[3].mac_instance|acc_out[13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\gen_row[1].gen_col[3].mac_instance|Add0~53_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\gen_row[1].gen_col[3].mac_instance|acc_out [13]),
	.prn(vcc));
// synopsys translate_off
defparam \gen_row[1].gen_col[3].mac_instance|acc_out[13] .is_wysiwyg = "true";
defparam \gen_row[1].gen_col[3].mac_instance|acc_out[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y4_N42
cyclonev_lcell_comb \gen_row[1].gen_col[3].mac_instance|Add0~57 (
// Equation(s):
// \gen_row[1].gen_col[3].mac_instance|Add0~57_sumout  = SUM(( \gen_row[1].gen_col[3].mac_instance|result [14] ) + ( \gen_row[0].gen_col[3].mac_instance|acc_out [14] ) + ( \gen_row[1].gen_col[3].mac_instance|Add0~54  ))
// \gen_row[1].gen_col[3].mac_instance|Add0~58  = CARRY(( \gen_row[1].gen_col[3].mac_instance|result [14] ) + ( \gen_row[0].gen_col[3].mac_instance|acc_out [14] ) + ( \gen_row[1].gen_col[3].mac_instance|Add0~54  ))

	.dataa(!\gen_row[0].gen_col[3].mac_instance|acc_out [14]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\gen_row[1].gen_col[3].mac_instance|result [14]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\gen_row[1].gen_col[3].mac_instance|Add0~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\gen_row[1].gen_col[3].mac_instance|Add0~57_sumout ),
	.cout(\gen_row[1].gen_col[3].mac_instance|Add0~58 ),
	.shareout());
// synopsys translate_off
defparam \gen_row[1].gen_col[3].mac_instance|Add0~57 .extended_lut = "off";
defparam \gen_row[1].gen_col[3].mac_instance|Add0~57 .lut_mask = 64'h0000AAAA000000FF;
defparam \gen_row[1].gen_col[3].mac_instance|Add0~57 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y4_N43
dffeas \gen_row[1].gen_col[3].mac_instance|acc_out[14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\gen_row[1].gen_col[3].mac_instance|Add0~57_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\gen_row[1].gen_col[3].mac_instance|acc_out [14]),
	.prn(vcc));
// synopsys translate_off
defparam \gen_row[1].gen_col[3].mac_instance|acc_out[14] .is_wysiwyg = "true";
defparam \gen_row[1].gen_col[3].mac_instance|acc_out[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y4_N45
cyclonev_lcell_comb \gen_row[1].gen_col[3].mac_instance|Add0~61 (
// Equation(s):
// \gen_row[1].gen_col[3].mac_instance|Add0~61_sumout  = SUM(( \gen_row[1].gen_col[3].mac_instance|result [15] ) + ( \gen_row[0].gen_col[3].mac_instance|acc_out [15] ) + ( \gen_row[1].gen_col[3].mac_instance|Add0~58  ))
// \gen_row[1].gen_col[3].mac_instance|Add0~62  = CARRY(( \gen_row[1].gen_col[3].mac_instance|result [15] ) + ( \gen_row[0].gen_col[3].mac_instance|acc_out [15] ) + ( \gen_row[1].gen_col[3].mac_instance|Add0~58  ))

	.dataa(gnd),
	.datab(!\gen_row[0].gen_col[3].mac_instance|acc_out [15]),
	.datac(!\gen_row[1].gen_col[3].mac_instance|result [15]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\gen_row[1].gen_col[3].mac_instance|Add0~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\gen_row[1].gen_col[3].mac_instance|Add0~61_sumout ),
	.cout(\gen_row[1].gen_col[3].mac_instance|Add0~62 ),
	.shareout());
// synopsys translate_off
defparam \gen_row[1].gen_col[3].mac_instance|Add0~61 .extended_lut = "off";
defparam \gen_row[1].gen_col[3].mac_instance|Add0~61 .lut_mask = 64'h0000CCCC00000F0F;
defparam \gen_row[1].gen_col[3].mac_instance|Add0~61 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y4_N46
dffeas \gen_row[1].gen_col[3].mac_instance|acc_out[15] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\gen_row[1].gen_col[3].mac_instance|Add0~61_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\gen_row[1].gen_col[3].mac_instance|acc_out [15]),
	.prn(vcc));
// synopsys translate_off
defparam \gen_row[1].gen_col[3].mac_instance|acc_out[15] .is_wysiwyg = "true";
defparam \gen_row[1].gen_col[3].mac_instance|acc_out[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y4_N48
cyclonev_lcell_comb \gen_row[1].gen_col[3].mac_instance|Add0~65 (
// Equation(s):
// \gen_row[1].gen_col[3].mac_instance|Add0~65_sumout  = SUM(( GND ) + ( GND ) + ( \gen_row[1].gen_col[3].mac_instance|Add0~62  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\gen_row[1].gen_col[3].mac_instance|Add0~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\gen_row[1].gen_col[3].mac_instance|Add0~65_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \gen_row[1].gen_col[3].mac_instance|Add0~65 .extended_lut = "off";
defparam \gen_row[1].gen_col[3].mac_instance|Add0~65 .lut_mask = 64'h0000FFFF00000000;
defparam \gen_row[1].gen_col[3].mac_instance|Add0~65 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y4_N49
dffeas \gen_row[1].gen_col[3].mac_instance|acc_out[16]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\gen_row[1].gen_col[3].mac_instance|Add0~65_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\gen_row[1].gen_col[3].mac_instance|acc_out[16]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \gen_row[1].gen_col[3].mac_instance|acc_out[16]~DUPLICATE .is_wysiwyg = "true";
defparam \gen_row[1].gen_col[3].mac_instance|acc_out[16]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y4_N0
cyclonev_lcell_comb \gen_row[2].gen_col[3].mac_instance|Add0~1 (
// Equation(s):
// \gen_row[2].gen_col[3].mac_instance|Add0~1_sumout  = SUM(( \gen_row[2].gen_col[3].mac_instance|result [0] ) + ( \gen_row[1].gen_col[3].mac_instance|acc_out [0] ) + ( !VCC ))
// \gen_row[2].gen_col[3].mac_instance|Add0~2  = CARRY(( \gen_row[2].gen_col[3].mac_instance|result [0] ) + ( \gen_row[1].gen_col[3].mac_instance|acc_out [0] ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\gen_row[1].gen_col[3].mac_instance|acc_out [0]),
	.datad(!\gen_row[2].gen_col[3].mac_instance|result [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\gen_row[2].gen_col[3].mac_instance|Add0~1_sumout ),
	.cout(\gen_row[2].gen_col[3].mac_instance|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \gen_row[2].gen_col[3].mac_instance|Add0~1 .extended_lut = "off";
defparam \gen_row[2].gen_col[3].mac_instance|Add0~1 .lut_mask = 64'h0000F0F0000000FF;
defparam \gen_row[2].gen_col[3].mac_instance|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y4_N1
dffeas \gen_row[2].gen_col[3].mac_instance|acc_out[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\gen_row[2].gen_col[3].mac_instance|Add0~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\gen_row[2].gen_col[3].mac_instance|acc_out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \gen_row[2].gen_col[3].mac_instance|acc_out[0] .is_wysiwyg = "true";
defparam \gen_row[2].gen_col[3].mac_instance|acc_out[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y4_N3
cyclonev_lcell_comb \gen_row[2].gen_col[3].mac_instance|Add0~5 (
// Equation(s):
// \gen_row[2].gen_col[3].mac_instance|Add0~5_sumout  = SUM(( \gen_row[2].gen_col[3].mac_instance|result [1] ) + ( \gen_row[1].gen_col[3].mac_instance|acc_out [1] ) + ( \gen_row[2].gen_col[3].mac_instance|Add0~2  ))
// \gen_row[2].gen_col[3].mac_instance|Add0~6  = CARRY(( \gen_row[2].gen_col[3].mac_instance|result [1] ) + ( \gen_row[1].gen_col[3].mac_instance|acc_out [1] ) + ( \gen_row[2].gen_col[3].mac_instance|Add0~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\gen_row[1].gen_col[3].mac_instance|acc_out [1]),
	.datad(!\gen_row[2].gen_col[3].mac_instance|result [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\gen_row[2].gen_col[3].mac_instance|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\gen_row[2].gen_col[3].mac_instance|Add0~5_sumout ),
	.cout(\gen_row[2].gen_col[3].mac_instance|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \gen_row[2].gen_col[3].mac_instance|Add0~5 .extended_lut = "off";
defparam \gen_row[2].gen_col[3].mac_instance|Add0~5 .lut_mask = 64'h0000F0F0000000FF;
defparam \gen_row[2].gen_col[3].mac_instance|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y4_N4
dffeas \gen_row[2].gen_col[3].mac_instance|acc_out[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\gen_row[2].gen_col[3].mac_instance|Add0~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\gen_row[2].gen_col[3].mac_instance|acc_out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \gen_row[2].gen_col[3].mac_instance|acc_out[1] .is_wysiwyg = "true";
defparam \gen_row[2].gen_col[3].mac_instance|acc_out[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y4_N6
cyclonev_lcell_comb \gen_row[2].gen_col[3].mac_instance|Add0~9 (
// Equation(s):
// \gen_row[2].gen_col[3].mac_instance|Add0~9_sumout  = SUM(( \gen_row[2].gen_col[3].mac_instance|result [2] ) + ( \gen_row[1].gen_col[3].mac_instance|acc_out [2] ) + ( \gen_row[2].gen_col[3].mac_instance|Add0~6  ))
// \gen_row[2].gen_col[3].mac_instance|Add0~10  = CARRY(( \gen_row[2].gen_col[3].mac_instance|result [2] ) + ( \gen_row[1].gen_col[3].mac_instance|acc_out [2] ) + ( \gen_row[2].gen_col[3].mac_instance|Add0~6  ))

	.dataa(gnd),
	.datab(!\gen_row[1].gen_col[3].mac_instance|acc_out [2]),
	.datac(!\gen_row[2].gen_col[3].mac_instance|result [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\gen_row[2].gen_col[3].mac_instance|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\gen_row[2].gen_col[3].mac_instance|Add0~9_sumout ),
	.cout(\gen_row[2].gen_col[3].mac_instance|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \gen_row[2].gen_col[3].mac_instance|Add0~9 .extended_lut = "off";
defparam \gen_row[2].gen_col[3].mac_instance|Add0~9 .lut_mask = 64'h0000CCCC00000F0F;
defparam \gen_row[2].gen_col[3].mac_instance|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y4_N7
dffeas \gen_row[2].gen_col[3].mac_instance|acc_out[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\gen_row[2].gen_col[3].mac_instance|Add0~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\gen_row[2].gen_col[3].mac_instance|acc_out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \gen_row[2].gen_col[3].mac_instance|acc_out[2] .is_wysiwyg = "true";
defparam \gen_row[2].gen_col[3].mac_instance|acc_out[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y4_N9
cyclonev_lcell_comb \gen_row[2].gen_col[3].mac_instance|Add0~13 (
// Equation(s):
// \gen_row[2].gen_col[3].mac_instance|Add0~13_sumout  = SUM(( \gen_row[2].gen_col[3].mac_instance|result [3] ) + ( \gen_row[1].gen_col[3].mac_instance|acc_out [3] ) + ( \gen_row[2].gen_col[3].mac_instance|Add0~10  ))
// \gen_row[2].gen_col[3].mac_instance|Add0~14  = CARRY(( \gen_row[2].gen_col[3].mac_instance|result [3] ) + ( \gen_row[1].gen_col[3].mac_instance|acc_out [3] ) + ( \gen_row[2].gen_col[3].mac_instance|Add0~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\gen_row[2].gen_col[3].mac_instance|result [3]),
	.datae(gnd),
	.dataf(!\gen_row[1].gen_col[3].mac_instance|acc_out [3]),
	.datag(gnd),
	.cin(\gen_row[2].gen_col[3].mac_instance|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\gen_row[2].gen_col[3].mac_instance|Add0~13_sumout ),
	.cout(\gen_row[2].gen_col[3].mac_instance|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \gen_row[2].gen_col[3].mac_instance|Add0~13 .extended_lut = "off";
defparam \gen_row[2].gen_col[3].mac_instance|Add0~13 .lut_mask = 64'h0000FF00000000FF;
defparam \gen_row[2].gen_col[3].mac_instance|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y4_N10
dffeas \gen_row[2].gen_col[3].mac_instance|acc_out[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\gen_row[2].gen_col[3].mac_instance|Add0~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\gen_row[2].gen_col[3].mac_instance|acc_out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \gen_row[2].gen_col[3].mac_instance|acc_out[3] .is_wysiwyg = "true";
defparam \gen_row[2].gen_col[3].mac_instance|acc_out[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y4_N12
cyclonev_lcell_comb \gen_row[2].gen_col[3].mac_instance|Add0~17 (
// Equation(s):
// \gen_row[2].gen_col[3].mac_instance|Add0~17_sumout  = SUM(( \gen_row[2].gen_col[3].mac_instance|result [4] ) + ( \gen_row[1].gen_col[3].mac_instance|acc_out [4] ) + ( \gen_row[2].gen_col[3].mac_instance|Add0~14  ))
// \gen_row[2].gen_col[3].mac_instance|Add0~18  = CARRY(( \gen_row[2].gen_col[3].mac_instance|result [4] ) + ( \gen_row[1].gen_col[3].mac_instance|acc_out [4] ) + ( \gen_row[2].gen_col[3].mac_instance|Add0~14  ))

	.dataa(gnd),
	.datab(!\gen_row[1].gen_col[3].mac_instance|acc_out [4]),
	.datac(gnd),
	.datad(!\gen_row[2].gen_col[3].mac_instance|result [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\gen_row[2].gen_col[3].mac_instance|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\gen_row[2].gen_col[3].mac_instance|Add0~17_sumout ),
	.cout(\gen_row[2].gen_col[3].mac_instance|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \gen_row[2].gen_col[3].mac_instance|Add0~17 .extended_lut = "off";
defparam \gen_row[2].gen_col[3].mac_instance|Add0~17 .lut_mask = 64'h0000CCCC000000FF;
defparam \gen_row[2].gen_col[3].mac_instance|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y4_N14
dffeas \gen_row[2].gen_col[3].mac_instance|acc_out[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\gen_row[2].gen_col[3].mac_instance|Add0~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\gen_row[2].gen_col[3].mac_instance|acc_out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \gen_row[2].gen_col[3].mac_instance|acc_out[4] .is_wysiwyg = "true";
defparam \gen_row[2].gen_col[3].mac_instance|acc_out[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y4_N15
cyclonev_lcell_comb \gen_row[2].gen_col[3].mac_instance|Add0~21 (
// Equation(s):
// \gen_row[2].gen_col[3].mac_instance|Add0~21_sumout  = SUM(( \gen_row[2].gen_col[3].mac_instance|result [5] ) + ( \gen_row[1].gen_col[3].mac_instance|acc_out [5] ) + ( \gen_row[2].gen_col[3].mac_instance|Add0~18  ))
// \gen_row[2].gen_col[3].mac_instance|Add0~22  = CARRY(( \gen_row[2].gen_col[3].mac_instance|result [5] ) + ( \gen_row[1].gen_col[3].mac_instance|acc_out [5] ) + ( \gen_row[2].gen_col[3].mac_instance|Add0~18  ))

	.dataa(!\gen_row[1].gen_col[3].mac_instance|acc_out [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\gen_row[2].gen_col[3].mac_instance|result [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\gen_row[2].gen_col[3].mac_instance|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\gen_row[2].gen_col[3].mac_instance|Add0~21_sumout ),
	.cout(\gen_row[2].gen_col[3].mac_instance|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \gen_row[2].gen_col[3].mac_instance|Add0~21 .extended_lut = "off";
defparam \gen_row[2].gen_col[3].mac_instance|Add0~21 .lut_mask = 64'h0000AAAA000000FF;
defparam \gen_row[2].gen_col[3].mac_instance|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y4_N16
dffeas \gen_row[2].gen_col[3].mac_instance|acc_out[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\gen_row[2].gen_col[3].mac_instance|Add0~21_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\gen_row[2].gen_col[3].mac_instance|acc_out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \gen_row[2].gen_col[3].mac_instance|acc_out[5] .is_wysiwyg = "true";
defparam \gen_row[2].gen_col[3].mac_instance|acc_out[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y4_N18
cyclonev_lcell_comb \gen_row[2].gen_col[3].mac_instance|Add0~25 (
// Equation(s):
// \gen_row[2].gen_col[3].mac_instance|Add0~25_sumout  = SUM(( \gen_row[2].gen_col[3].mac_instance|result [6] ) + ( \gen_row[1].gen_col[3].mac_instance|acc_out [6] ) + ( \gen_row[2].gen_col[3].mac_instance|Add0~22  ))
// \gen_row[2].gen_col[3].mac_instance|Add0~26  = CARRY(( \gen_row[2].gen_col[3].mac_instance|result [6] ) + ( \gen_row[1].gen_col[3].mac_instance|acc_out [6] ) + ( \gen_row[2].gen_col[3].mac_instance|Add0~22  ))

	.dataa(gnd),
	.datab(!\gen_row[1].gen_col[3].mac_instance|acc_out [6]),
	.datac(gnd),
	.datad(!\gen_row[2].gen_col[3].mac_instance|result [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\gen_row[2].gen_col[3].mac_instance|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\gen_row[2].gen_col[3].mac_instance|Add0~25_sumout ),
	.cout(\gen_row[2].gen_col[3].mac_instance|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \gen_row[2].gen_col[3].mac_instance|Add0~25 .extended_lut = "off";
defparam \gen_row[2].gen_col[3].mac_instance|Add0~25 .lut_mask = 64'h0000CCCC000000FF;
defparam \gen_row[2].gen_col[3].mac_instance|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y4_N20
dffeas \gen_row[2].gen_col[3].mac_instance|acc_out[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\gen_row[2].gen_col[3].mac_instance|Add0~25_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\gen_row[2].gen_col[3].mac_instance|acc_out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \gen_row[2].gen_col[3].mac_instance|acc_out[6] .is_wysiwyg = "true";
defparam \gen_row[2].gen_col[3].mac_instance|acc_out[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y4_N21
cyclonev_lcell_comb \gen_row[2].gen_col[3].mac_instance|Add0~29 (
// Equation(s):
// \gen_row[2].gen_col[3].mac_instance|Add0~29_sumout  = SUM(( \gen_row[2].gen_col[3].mac_instance|result [7] ) + ( \gen_row[1].gen_col[3].mac_instance|acc_out [7] ) + ( \gen_row[2].gen_col[3].mac_instance|Add0~26  ))
// \gen_row[2].gen_col[3].mac_instance|Add0~30  = CARRY(( \gen_row[2].gen_col[3].mac_instance|result [7] ) + ( \gen_row[1].gen_col[3].mac_instance|acc_out [7] ) + ( \gen_row[2].gen_col[3].mac_instance|Add0~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\gen_row[1].gen_col[3].mac_instance|acc_out [7]),
	.datad(!\gen_row[2].gen_col[3].mac_instance|result [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\gen_row[2].gen_col[3].mac_instance|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\gen_row[2].gen_col[3].mac_instance|Add0~29_sumout ),
	.cout(\gen_row[2].gen_col[3].mac_instance|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \gen_row[2].gen_col[3].mac_instance|Add0~29 .extended_lut = "off";
defparam \gen_row[2].gen_col[3].mac_instance|Add0~29 .lut_mask = 64'h0000F0F0000000FF;
defparam \gen_row[2].gen_col[3].mac_instance|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y4_N22
dffeas \gen_row[2].gen_col[3].mac_instance|acc_out[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\gen_row[2].gen_col[3].mac_instance|Add0~29_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\gen_row[2].gen_col[3].mac_instance|acc_out [7]),
	.prn(vcc));
// synopsys translate_off
defparam \gen_row[2].gen_col[3].mac_instance|acc_out[7] .is_wysiwyg = "true";
defparam \gen_row[2].gen_col[3].mac_instance|acc_out[7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y4_N24
cyclonev_lcell_comb \gen_row[2].gen_col[3].mac_instance|Add0~33 (
// Equation(s):
// \gen_row[2].gen_col[3].mac_instance|Add0~33_sumout  = SUM(( \gen_row[2].gen_col[3].mac_instance|result [8] ) + ( \gen_row[1].gen_col[3].mac_instance|acc_out [8] ) + ( \gen_row[2].gen_col[3].mac_instance|Add0~30  ))
// \gen_row[2].gen_col[3].mac_instance|Add0~34  = CARRY(( \gen_row[2].gen_col[3].mac_instance|result [8] ) + ( \gen_row[1].gen_col[3].mac_instance|acc_out [8] ) + ( \gen_row[2].gen_col[3].mac_instance|Add0~30  ))

	.dataa(gnd),
	.datab(!\gen_row[1].gen_col[3].mac_instance|acc_out [8]),
	.datac(!\gen_row[2].gen_col[3].mac_instance|result [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\gen_row[2].gen_col[3].mac_instance|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\gen_row[2].gen_col[3].mac_instance|Add0~33_sumout ),
	.cout(\gen_row[2].gen_col[3].mac_instance|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \gen_row[2].gen_col[3].mac_instance|Add0~33 .extended_lut = "off";
defparam \gen_row[2].gen_col[3].mac_instance|Add0~33 .lut_mask = 64'h0000CCCC00000F0F;
defparam \gen_row[2].gen_col[3].mac_instance|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y4_N26
dffeas \gen_row[2].gen_col[3].mac_instance|acc_out[8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\gen_row[2].gen_col[3].mac_instance|Add0~33_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\gen_row[2].gen_col[3].mac_instance|acc_out [8]),
	.prn(vcc));
// synopsys translate_off
defparam \gen_row[2].gen_col[3].mac_instance|acc_out[8] .is_wysiwyg = "true";
defparam \gen_row[2].gen_col[3].mac_instance|acc_out[8] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y4_N27
cyclonev_lcell_comb \gen_row[2].gen_col[3].mac_instance|Add0~37 (
// Equation(s):
// \gen_row[2].gen_col[3].mac_instance|Add0~37_sumout  = SUM(( \gen_row[2].gen_col[3].mac_instance|result [9] ) + ( \gen_row[1].gen_col[3].mac_instance|acc_out [9] ) + ( \gen_row[2].gen_col[3].mac_instance|Add0~34  ))
// \gen_row[2].gen_col[3].mac_instance|Add0~38  = CARRY(( \gen_row[2].gen_col[3].mac_instance|result [9] ) + ( \gen_row[1].gen_col[3].mac_instance|acc_out [9] ) + ( \gen_row[2].gen_col[3].mac_instance|Add0~34  ))

	.dataa(!\gen_row[1].gen_col[3].mac_instance|acc_out [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\gen_row[2].gen_col[3].mac_instance|result [9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\gen_row[2].gen_col[3].mac_instance|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\gen_row[2].gen_col[3].mac_instance|Add0~37_sumout ),
	.cout(\gen_row[2].gen_col[3].mac_instance|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \gen_row[2].gen_col[3].mac_instance|Add0~37 .extended_lut = "off";
defparam \gen_row[2].gen_col[3].mac_instance|Add0~37 .lut_mask = 64'h0000AAAA000000FF;
defparam \gen_row[2].gen_col[3].mac_instance|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y4_N28
dffeas \gen_row[2].gen_col[3].mac_instance|acc_out[9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\gen_row[2].gen_col[3].mac_instance|Add0~37_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\gen_row[2].gen_col[3].mac_instance|acc_out [9]),
	.prn(vcc));
// synopsys translate_off
defparam \gen_row[2].gen_col[3].mac_instance|acc_out[9] .is_wysiwyg = "true";
defparam \gen_row[2].gen_col[3].mac_instance|acc_out[9] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y4_N30
cyclonev_lcell_comb \gen_row[2].gen_col[3].mac_instance|Add0~41 (
// Equation(s):
// \gen_row[2].gen_col[3].mac_instance|Add0~41_sumout  = SUM(( \gen_row[2].gen_col[3].mac_instance|result [10] ) + ( \gen_row[1].gen_col[3].mac_instance|acc_out [10] ) + ( \gen_row[2].gen_col[3].mac_instance|Add0~38  ))
// \gen_row[2].gen_col[3].mac_instance|Add0~42  = CARRY(( \gen_row[2].gen_col[3].mac_instance|result [10] ) + ( \gen_row[1].gen_col[3].mac_instance|acc_out [10] ) + ( \gen_row[2].gen_col[3].mac_instance|Add0~38  ))

	.dataa(!\gen_row[1].gen_col[3].mac_instance|acc_out [10]),
	.datab(gnd),
	.datac(!\gen_row[2].gen_col[3].mac_instance|result [10]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\gen_row[2].gen_col[3].mac_instance|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\gen_row[2].gen_col[3].mac_instance|Add0~41_sumout ),
	.cout(\gen_row[2].gen_col[3].mac_instance|Add0~42 ),
	.shareout());
// synopsys translate_off
defparam \gen_row[2].gen_col[3].mac_instance|Add0~41 .extended_lut = "off";
defparam \gen_row[2].gen_col[3].mac_instance|Add0~41 .lut_mask = 64'h0000AAAA00000F0F;
defparam \gen_row[2].gen_col[3].mac_instance|Add0~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y4_N32
dffeas \gen_row[2].gen_col[3].mac_instance|acc_out[10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\gen_row[2].gen_col[3].mac_instance|Add0~41_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\gen_row[2].gen_col[3].mac_instance|acc_out [10]),
	.prn(vcc));
// synopsys translate_off
defparam \gen_row[2].gen_col[3].mac_instance|acc_out[10] .is_wysiwyg = "true";
defparam \gen_row[2].gen_col[3].mac_instance|acc_out[10] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y4_N33
cyclonev_lcell_comb \gen_row[2].gen_col[3].mac_instance|Add0~45 (
// Equation(s):
// \gen_row[2].gen_col[3].mac_instance|Add0~45_sumout  = SUM(( \gen_row[2].gen_col[3].mac_instance|result [11] ) + ( \gen_row[1].gen_col[3].mac_instance|acc_out [11] ) + ( \gen_row[2].gen_col[3].mac_instance|Add0~42  ))
// \gen_row[2].gen_col[3].mac_instance|Add0~46  = CARRY(( \gen_row[2].gen_col[3].mac_instance|result [11] ) + ( \gen_row[1].gen_col[3].mac_instance|acc_out [11] ) + ( \gen_row[2].gen_col[3].mac_instance|Add0~42  ))

	.dataa(gnd),
	.datab(!\gen_row[1].gen_col[3].mac_instance|acc_out [11]),
	.datac(!\gen_row[2].gen_col[3].mac_instance|result [11]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\gen_row[2].gen_col[3].mac_instance|Add0~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\gen_row[2].gen_col[3].mac_instance|Add0~45_sumout ),
	.cout(\gen_row[2].gen_col[3].mac_instance|Add0~46 ),
	.shareout());
// synopsys translate_off
defparam \gen_row[2].gen_col[3].mac_instance|Add0~45 .extended_lut = "off";
defparam \gen_row[2].gen_col[3].mac_instance|Add0~45 .lut_mask = 64'h0000CCCC00000F0F;
defparam \gen_row[2].gen_col[3].mac_instance|Add0~45 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y4_N34
dffeas \gen_row[2].gen_col[3].mac_instance|acc_out[11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\gen_row[2].gen_col[3].mac_instance|Add0~45_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\gen_row[2].gen_col[3].mac_instance|acc_out [11]),
	.prn(vcc));
// synopsys translate_off
defparam \gen_row[2].gen_col[3].mac_instance|acc_out[11] .is_wysiwyg = "true";
defparam \gen_row[2].gen_col[3].mac_instance|acc_out[11] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y4_N36
cyclonev_lcell_comb \gen_row[2].gen_col[3].mac_instance|Add0~49 (
// Equation(s):
// \gen_row[2].gen_col[3].mac_instance|Add0~49_sumout  = SUM(( \gen_row[2].gen_col[3].mac_instance|result [12] ) + ( \gen_row[1].gen_col[3].mac_instance|acc_out [12] ) + ( \gen_row[2].gen_col[3].mac_instance|Add0~46  ))
// \gen_row[2].gen_col[3].mac_instance|Add0~50  = CARRY(( \gen_row[2].gen_col[3].mac_instance|result [12] ) + ( \gen_row[1].gen_col[3].mac_instance|acc_out [12] ) + ( \gen_row[2].gen_col[3].mac_instance|Add0~46  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\gen_row[1].gen_col[3].mac_instance|acc_out [12]),
	.datad(!\gen_row[2].gen_col[3].mac_instance|result [12]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\gen_row[2].gen_col[3].mac_instance|Add0~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\gen_row[2].gen_col[3].mac_instance|Add0~49_sumout ),
	.cout(\gen_row[2].gen_col[3].mac_instance|Add0~50 ),
	.shareout());
// synopsys translate_off
defparam \gen_row[2].gen_col[3].mac_instance|Add0~49 .extended_lut = "off";
defparam \gen_row[2].gen_col[3].mac_instance|Add0~49 .lut_mask = 64'h0000F0F0000000FF;
defparam \gen_row[2].gen_col[3].mac_instance|Add0~49 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y4_N37
dffeas \gen_row[2].gen_col[3].mac_instance|acc_out[12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\gen_row[2].gen_col[3].mac_instance|Add0~49_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\gen_row[2].gen_col[3].mac_instance|acc_out [12]),
	.prn(vcc));
// synopsys translate_off
defparam \gen_row[2].gen_col[3].mac_instance|acc_out[12] .is_wysiwyg = "true";
defparam \gen_row[2].gen_col[3].mac_instance|acc_out[12] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y4_N39
cyclonev_lcell_comb \gen_row[2].gen_col[3].mac_instance|Add0~53 (
// Equation(s):
// \gen_row[2].gen_col[3].mac_instance|Add0~53_sumout  = SUM(( \gen_row[2].gen_col[3].mac_instance|result [13] ) + ( \gen_row[1].gen_col[3].mac_instance|acc_out [13] ) + ( \gen_row[2].gen_col[3].mac_instance|Add0~50  ))
// \gen_row[2].gen_col[3].mac_instance|Add0~54  = CARRY(( \gen_row[2].gen_col[3].mac_instance|result [13] ) + ( \gen_row[1].gen_col[3].mac_instance|acc_out [13] ) + ( \gen_row[2].gen_col[3].mac_instance|Add0~50  ))

	.dataa(!\gen_row[1].gen_col[3].mac_instance|acc_out [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\gen_row[2].gen_col[3].mac_instance|result [13]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\gen_row[2].gen_col[3].mac_instance|Add0~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\gen_row[2].gen_col[3].mac_instance|Add0~53_sumout ),
	.cout(\gen_row[2].gen_col[3].mac_instance|Add0~54 ),
	.shareout());
// synopsys translate_off
defparam \gen_row[2].gen_col[3].mac_instance|Add0~53 .extended_lut = "off";
defparam \gen_row[2].gen_col[3].mac_instance|Add0~53 .lut_mask = 64'h0000AAAA000000FF;
defparam \gen_row[2].gen_col[3].mac_instance|Add0~53 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y4_N40
dffeas \gen_row[2].gen_col[3].mac_instance|acc_out[13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\gen_row[2].gen_col[3].mac_instance|Add0~53_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\gen_row[2].gen_col[3].mac_instance|acc_out [13]),
	.prn(vcc));
// synopsys translate_off
defparam \gen_row[2].gen_col[3].mac_instance|acc_out[13] .is_wysiwyg = "true";
defparam \gen_row[2].gen_col[3].mac_instance|acc_out[13] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y4_N42
cyclonev_lcell_comb \gen_row[2].gen_col[3].mac_instance|Add0~57 (
// Equation(s):
// \gen_row[2].gen_col[3].mac_instance|Add0~57_sumout  = SUM(( \gen_row[2].gen_col[3].mac_instance|result [14] ) + ( \gen_row[1].gen_col[3].mac_instance|acc_out [14] ) + ( \gen_row[2].gen_col[3].mac_instance|Add0~54  ))
// \gen_row[2].gen_col[3].mac_instance|Add0~58  = CARRY(( \gen_row[2].gen_col[3].mac_instance|result [14] ) + ( \gen_row[1].gen_col[3].mac_instance|acc_out [14] ) + ( \gen_row[2].gen_col[3].mac_instance|Add0~54  ))

	.dataa(!\gen_row[1].gen_col[3].mac_instance|acc_out [14]),
	.datab(gnd),
	.datac(!\gen_row[2].gen_col[3].mac_instance|result [14]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\gen_row[2].gen_col[3].mac_instance|Add0~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\gen_row[2].gen_col[3].mac_instance|Add0~57_sumout ),
	.cout(\gen_row[2].gen_col[3].mac_instance|Add0~58 ),
	.shareout());
// synopsys translate_off
defparam \gen_row[2].gen_col[3].mac_instance|Add0~57 .extended_lut = "off";
defparam \gen_row[2].gen_col[3].mac_instance|Add0~57 .lut_mask = 64'h0000AAAA00000F0F;
defparam \gen_row[2].gen_col[3].mac_instance|Add0~57 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y4_N43
dffeas \gen_row[2].gen_col[3].mac_instance|acc_out[14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\gen_row[2].gen_col[3].mac_instance|Add0~57_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\gen_row[2].gen_col[3].mac_instance|acc_out [14]),
	.prn(vcc));
// synopsys translate_off
defparam \gen_row[2].gen_col[3].mac_instance|acc_out[14] .is_wysiwyg = "true";
defparam \gen_row[2].gen_col[3].mac_instance|acc_out[14] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y4_N45
cyclonev_lcell_comb \gen_row[2].gen_col[3].mac_instance|Add0~61 (
// Equation(s):
// \gen_row[2].gen_col[3].mac_instance|Add0~61_sumout  = SUM(( \gen_row[2].gen_col[3].mac_instance|result [15] ) + ( \gen_row[1].gen_col[3].mac_instance|acc_out [15] ) + ( \gen_row[2].gen_col[3].mac_instance|Add0~58  ))
// \gen_row[2].gen_col[3].mac_instance|Add0~62  = CARRY(( \gen_row[2].gen_col[3].mac_instance|result [15] ) + ( \gen_row[1].gen_col[3].mac_instance|acc_out [15] ) + ( \gen_row[2].gen_col[3].mac_instance|Add0~58  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\gen_row[2].gen_col[3].mac_instance|result [15]),
	.datae(gnd),
	.dataf(!\gen_row[1].gen_col[3].mac_instance|acc_out [15]),
	.datag(gnd),
	.cin(\gen_row[2].gen_col[3].mac_instance|Add0~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\gen_row[2].gen_col[3].mac_instance|Add0~61_sumout ),
	.cout(\gen_row[2].gen_col[3].mac_instance|Add0~62 ),
	.shareout());
// synopsys translate_off
defparam \gen_row[2].gen_col[3].mac_instance|Add0~61 .extended_lut = "off";
defparam \gen_row[2].gen_col[3].mac_instance|Add0~61 .lut_mask = 64'h0000FF00000000FF;
defparam \gen_row[2].gen_col[3].mac_instance|Add0~61 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y4_N47
dffeas \gen_row[2].gen_col[3].mac_instance|acc_out[15] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\gen_row[2].gen_col[3].mac_instance|Add0~61_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\gen_row[2].gen_col[3].mac_instance|acc_out [15]),
	.prn(vcc));
// synopsys translate_off
defparam \gen_row[2].gen_col[3].mac_instance|acc_out[15] .is_wysiwyg = "true";
defparam \gen_row[2].gen_col[3].mac_instance|acc_out[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y4_N50
dffeas \gen_row[1].gen_col[3].mac_instance|acc_out[16] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\gen_row[1].gen_col[3].mac_instance|Add0~65_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\gen_row[1].gen_col[3].mac_instance|acc_out [16]),
	.prn(vcc));
// synopsys translate_off
defparam \gen_row[1].gen_col[3].mac_instance|acc_out[16] .is_wysiwyg = "true";
defparam \gen_row[1].gen_col[3].mac_instance|acc_out[16] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y4_N48
cyclonev_lcell_comb \gen_row[2].gen_col[3].mac_instance|Add0~65 (
// Equation(s):
// \gen_row[2].gen_col[3].mac_instance|Add0~65_sumout  = SUM(( GND ) + ( \gen_row[1].gen_col[3].mac_instance|acc_out [16] ) + ( \gen_row[2].gen_col[3].mac_instance|Add0~62  ))
// \gen_row[2].gen_col[3].mac_instance|Add0~66  = CARRY(( GND ) + ( \gen_row[1].gen_col[3].mac_instance|acc_out [16] ) + ( \gen_row[2].gen_col[3].mac_instance|Add0~62  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\gen_row[1].gen_col[3].mac_instance|acc_out [16]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\gen_row[2].gen_col[3].mac_instance|Add0~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\gen_row[2].gen_col[3].mac_instance|Add0~65_sumout ),
	.cout(\gen_row[2].gen_col[3].mac_instance|Add0~66 ),
	.shareout());
// synopsys translate_off
defparam \gen_row[2].gen_col[3].mac_instance|Add0~65 .extended_lut = "off";
defparam \gen_row[2].gen_col[3].mac_instance|Add0~65 .lut_mask = 64'h0000F0F000000000;
defparam \gen_row[2].gen_col[3].mac_instance|Add0~65 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y4_N50
dffeas \gen_row[2].gen_col[3].mac_instance|acc_out[16] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\gen_row[2].gen_col[3].mac_instance|Add0~65_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\gen_row[2].gen_col[3].mac_instance|acc_out [16]),
	.prn(vcc));
// synopsys translate_off
defparam \gen_row[2].gen_col[3].mac_instance|acc_out[16] .is_wysiwyg = "true";
defparam \gen_row[2].gen_col[3].mac_instance|acc_out[16] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y4_N51
cyclonev_lcell_comb \gen_row[2].gen_col[3].mac_instance|Add0~69 (
// Equation(s):
// \gen_row[2].gen_col[3].mac_instance|Add0~69_sumout  = SUM(( GND ) + ( GND ) + ( \gen_row[2].gen_col[3].mac_instance|Add0~66  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\gen_row[2].gen_col[3].mac_instance|Add0~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\gen_row[2].gen_col[3].mac_instance|Add0~69_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \gen_row[2].gen_col[3].mac_instance|Add0~69 .extended_lut = "off";
defparam \gen_row[2].gen_col[3].mac_instance|Add0~69 .lut_mask = 64'h0000FFFF00000000;
defparam \gen_row[2].gen_col[3].mac_instance|Add0~69 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y4_N52
dffeas \gen_row[2].gen_col[3].mac_instance|acc_out[17] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\gen_row[2].gen_col[3].mac_instance|Add0~69_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\gen_row[2].gen_col[3].mac_instance|acc_out [17]),
	.prn(vcc));
// synopsys translate_off
defparam \gen_row[2].gen_col[3].mac_instance|acc_out[17] .is_wysiwyg = "true";
defparam \gen_row[2].gen_col[3].mac_instance|acc_out[17] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X16_Y0_N35
cyclonev_io_ibuf \data_arr[24]~input (
	.i(data_arr[24]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\data_arr[24]~input_o ));
// synopsys translate_off
defparam \data_arr[24]~input .bus_hold = "false";
defparam \data_arr[24]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X19_Y2_N57
cyclonev_lcell_comb \gen_row[3].gen_col[0].mac_instance|data_out[0]~feeder (
// Equation(s):
// \gen_row[3].gen_col[0].mac_instance|data_out[0]~feeder_combout  = ( \data_arr[24]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\data_arr[24]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\gen_row[3].gen_col[0].mac_instance|data_out[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \gen_row[3].gen_col[0].mac_instance|data_out[0]~feeder .extended_lut = "off";
defparam \gen_row[3].gen_col[0].mac_instance|data_out[0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \gen_row[3].gen_col[0].mac_instance|data_out[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y2_N59
dffeas \gen_row[3].gen_col[0].mac_instance|data_out[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\gen_row[3].gen_col[0].mac_instance|data_out[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\gen_row[3].gen_col[0].mac_instance|data_out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \gen_row[3].gen_col[0].mac_instance|data_out[0] .is_wysiwyg = "true";
defparam \gen_row[3].gen_col[0].mac_instance|data_out[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y2_N56
dffeas \gen_row[3].gen_col[1].mac_instance|data_out[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\gen_row[3].gen_col[0].mac_instance|data_out [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\gen_row[3].gen_col[1].mac_instance|data_out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \gen_row[3].gen_col[1].mac_instance|data_out[0] .is_wysiwyg = "true";
defparam \gen_row[3].gen_col[1].mac_instance|data_out[0] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X18_Y0_N58
cyclonev_io_ibuf \data_arr[25]~input (
	.i(data_arr[25]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\data_arr[25]~input_o ));
// synopsys translate_off
defparam \data_arr[25]~input .bus_hold = "false";
defparam \data_arr[25]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X19_Y2_N24
cyclonev_lcell_comb \gen_row[3].gen_col[0].mac_instance|data_out[1]~feeder (
// Equation(s):
// \gen_row[3].gen_col[0].mac_instance|data_out[1]~feeder_combout  = ( \data_arr[25]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\data_arr[25]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\gen_row[3].gen_col[0].mac_instance|data_out[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \gen_row[3].gen_col[0].mac_instance|data_out[1]~feeder .extended_lut = "off";
defparam \gen_row[3].gen_col[0].mac_instance|data_out[1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \gen_row[3].gen_col[0].mac_instance|data_out[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y2_N25
dffeas \gen_row[3].gen_col[0].mac_instance|data_out[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\gen_row[3].gen_col[0].mac_instance|data_out[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\gen_row[3].gen_col[0].mac_instance|data_out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \gen_row[3].gen_col[0].mac_instance|data_out[1] .is_wysiwyg = "true";
defparam \gen_row[3].gen_col[0].mac_instance|data_out[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y2_N45
cyclonev_lcell_comb \gen_row[3].gen_col[1].mac_instance|data_out[1]~feeder (
// Equation(s):
// \gen_row[3].gen_col[1].mac_instance|data_out[1]~feeder_combout  = ( \gen_row[3].gen_col[0].mac_instance|data_out [1] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\gen_row[3].gen_col[0].mac_instance|data_out [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\gen_row[3].gen_col[1].mac_instance|data_out[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \gen_row[3].gen_col[1].mac_instance|data_out[1]~feeder .extended_lut = "off";
defparam \gen_row[3].gen_col[1].mac_instance|data_out[1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \gen_row[3].gen_col[1].mac_instance|data_out[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y2_N46
dffeas \gen_row[3].gen_col[1].mac_instance|data_out[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\gen_row[3].gen_col[1].mac_instance|data_out[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\gen_row[3].gen_col[1].mac_instance|data_out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \gen_row[3].gen_col[1].mac_instance|data_out[1] .is_wysiwyg = "true";
defparam \gen_row[3].gen_col[1].mac_instance|data_out[1] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X18_Y0_N92
cyclonev_io_ibuf \data_arr[26]~input (
	.i(data_arr[26]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\data_arr[26]~input_o ));
// synopsys translate_off
defparam \data_arr[26]~input .bus_hold = "false";
defparam \data_arr[26]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X19_Y2_N16
dffeas \gen_row[3].gen_col[0].mac_instance|data_out[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\data_arr[26]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\gen_row[3].gen_col[0].mac_instance|data_out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \gen_row[3].gen_col[0].mac_instance|data_out[2] .is_wysiwyg = "true";
defparam \gen_row[3].gen_col[0].mac_instance|data_out[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y2_N12
cyclonev_lcell_comb \gen_row[3].gen_col[1].mac_instance|data_out[2]~feeder (
// Equation(s):
// \gen_row[3].gen_col[1].mac_instance|data_out[2]~feeder_combout  = ( \gen_row[3].gen_col[0].mac_instance|data_out [2] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\gen_row[3].gen_col[0].mac_instance|data_out [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\gen_row[3].gen_col[1].mac_instance|data_out[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \gen_row[3].gen_col[1].mac_instance|data_out[2]~feeder .extended_lut = "off";
defparam \gen_row[3].gen_col[1].mac_instance|data_out[2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \gen_row[3].gen_col[1].mac_instance|data_out[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y2_N14
dffeas \gen_row[3].gen_col[1].mac_instance|data_out[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\gen_row[3].gen_col[1].mac_instance|data_out[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\gen_row[3].gen_col[1].mac_instance|data_out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \gen_row[3].gen_col[1].mac_instance|data_out[2] .is_wysiwyg = "true";
defparam \gen_row[3].gen_col[1].mac_instance|data_out[2] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X14_Y0_N18
cyclonev_io_ibuf \data_arr[27]~input (
	.i(data_arr[27]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\data_arr[27]~input_o ));
// synopsys translate_off
defparam \data_arr[27]~input .bus_hold = "false";
defparam \data_arr[27]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X19_Y2_N41
dffeas \gen_row[3].gen_col[0].mac_instance|data_out[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\data_arr[27]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\gen_row[3].gen_col[0].mac_instance|data_out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \gen_row[3].gen_col[0].mac_instance|data_out[3] .is_wysiwyg = "true";
defparam \gen_row[3].gen_col[0].mac_instance|data_out[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y2_N38
dffeas \gen_row[3].gen_col[1].mac_instance|data_out[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\gen_row[3].gen_col[0].mac_instance|data_out [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\gen_row[3].gen_col[1].mac_instance|data_out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \gen_row[3].gen_col[1].mac_instance|data_out[3] .is_wysiwyg = "true";
defparam \gen_row[3].gen_col[1].mac_instance|data_out[3] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X16_Y0_N18
cyclonev_io_ibuf \data_arr[28]~input (
	.i(data_arr[28]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\data_arr[28]~input_o ));
// synopsys translate_off
defparam \data_arr[28]~input .bus_hold = "false";
defparam \data_arr[28]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X19_Y2_N11
dffeas \gen_row[3].gen_col[0].mac_instance|data_out[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\data_arr[28]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\gen_row[3].gen_col[0].mac_instance|data_out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \gen_row[3].gen_col[0].mac_instance|data_out[4] .is_wysiwyg = "true";
defparam \gen_row[3].gen_col[0].mac_instance|data_out[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y2_N7
dffeas \gen_row[3].gen_col[1].mac_instance|data_out[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\gen_row[3].gen_col[0].mac_instance|data_out [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\gen_row[3].gen_col[1].mac_instance|data_out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \gen_row[3].gen_col[1].mac_instance|data_out[4] .is_wysiwyg = "true";
defparam \gen_row[3].gen_col[1].mac_instance|data_out[4] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X14_Y0_N1
cyclonev_io_ibuf \data_arr[29]~input (
	.i(data_arr[29]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\data_arr[29]~input_o ));
// synopsys translate_off
defparam \data_arr[29]~input .bus_hold = "false";
defparam \data_arr[29]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X19_Y2_N35
dffeas \gen_row[3].gen_col[0].mac_instance|data_out[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\data_arr[29]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\gen_row[3].gen_col[0].mac_instance|data_out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \gen_row[3].gen_col[0].mac_instance|data_out[5] .is_wysiwyg = "true";
defparam \gen_row[3].gen_col[0].mac_instance|data_out[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y2_N32
dffeas \gen_row[3].gen_col[1].mac_instance|data_out[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\gen_row[3].gen_col[0].mac_instance|data_out [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\gen_row[3].gen_col[1].mac_instance|data_out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \gen_row[3].gen_col[1].mac_instance|data_out[5] .is_wysiwyg = "true";
defparam \gen_row[3].gen_col[1].mac_instance|data_out[5] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X14_Y0_N35
cyclonev_io_ibuf \data_arr[30]~input (
	.i(data_arr[30]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\data_arr[30]~input_o ));
// synopsys translate_off
defparam \data_arr[30]~input .bus_hold = "false";
defparam \data_arr[30]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X19_Y2_N53
dffeas \gen_row[3].gen_col[0].mac_instance|data_out[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\data_arr[30]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\gen_row[3].gen_col[0].mac_instance|data_out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \gen_row[3].gen_col[0].mac_instance|data_out[6] .is_wysiwyg = "true";
defparam \gen_row[3].gen_col[0].mac_instance|data_out[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y2_N50
dffeas \gen_row[3].gen_col[1].mac_instance|data_out[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\gen_row[3].gen_col[0].mac_instance|data_out [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\gen_row[3].gen_col[1].mac_instance|data_out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \gen_row[3].gen_col[1].mac_instance|data_out[6] .is_wysiwyg = "true";
defparam \gen_row[3].gen_col[1].mac_instance|data_out[6] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X8_Y0_N1
cyclonev_io_ibuf \data_arr[31]~input (
	.i(data_arr[31]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\data_arr[31]~input_o ));
// synopsys translate_off
defparam \data_arr[31]~input .bus_hold = "false";
defparam \data_arr[31]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X19_Y2_N22
dffeas \gen_row[3].gen_col[0].mac_instance|data_out[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\data_arr[31]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\gen_row[3].gen_col[0].mac_instance|data_out [7]),
	.prn(vcc));
// synopsys translate_off
defparam \gen_row[3].gen_col[0].mac_instance|data_out[7] .is_wysiwyg = "true";
defparam \gen_row[3].gen_col[0].mac_instance|data_out[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y2_N18
cyclonev_lcell_comb \gen_row[3].gen_col[1].mac_instance|data_out[7]~feeder (
// Equation(s):
// \gen_row[3].gen_col[1].mac_instance|data_out[7]~feeder_combout  = ( \gen_row[3].gen_col[0].mac_instance|data_out [7] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\gen_row[3].gen_col[0].mac_instance|data_out [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\gen_row[3].gen_col[1].mac_instance|data_out[7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \gen_row[3].gen_col[1].mac_instance|data_out[7]~feeder .extended_lut = "off";
defparam \gen_row[3].gen_col[1].mac_instance|data_out[7]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \gen_row[3].gen_col[1].mac_instance|data_out[7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y2_N20
dffeas \gen_row[3].gen_col[1].mac_instance|data_out[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\gen_row[3].gen_col[1].mac_instance|data_out[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\gen_row[3].gen_col[1].mac_instance|data_out [7]),
	.prn(vcc));
// synopsys translate_off
defparam \gen_row[3].gen_col[1].mac_instance|data_out[7] .is_wysiwyg = "true";
defparam \gen_row[3].gen_col[1].mac_instance|data_out[7] .power_up = "low";
// synopsys translate_on

// Location: DSP_X20_Y2_N0
cyclonev_mac \gen_row[3].gen_col[3].mac_instance|Mult0~mac (
	.sub(gnd),
	.negate(gnd),
	.accumulate(gnd),
	.loadconst(gnd),
	.ax({\gen_row[3].gen_col[1].mac_instance|data_out [7],\gen_row[3].gen_col[1].mac_instance|data_out [6],\gen_row[3].gen_col[1].mac_instance|data_out [5],\gen_row[3].gen_col[1].mac_instance|data_out [4],\gen_row[3].gen_col[1].mac_instance|data_out [3],
\gen_row[3].gen_col[1].mac_instance|data_out [2],\gen_row[3].gen_col[1].mac_instance|data_out [1],\gen_row[3].gen_col[1].mac_instance|data_out [0]}),
	.ay(27'b000000000000000000000000000),
	.az(26'b00000000000000000000000000),
	.bx(18'b000000000000000000),
	.by(19'b0000000000000000000),
	.bz(18'b000000000000000000),
	.coefsela(3'b000),
	.coefselb(3'b000),
	.clk({gnd,gnd,\clk~inputCLKENA0_outclk }),
	.aclr({gnd,gnd}),
	.ena({vcc,vcc,vcc}),
	.scanin({\gen_row[2].gen_col[3].mac_instance|Mult0~100 ,\gen_row[2].gen_col[3].mac_instance|Mult0~99 ,\gen_row[2].gen_col[3].mac_instance|Mult0~98 ,\gen_row[2].gen_col[3].mac_instance|Mult0~97 ,\gen_row[2].gen_col[3].mac_instance|Mult0~96 ,
\gen_row[2].gen_col[3].mac_instance|Mult0~95 ,\gen_row[2].gen_col[3].mac_instance|Mult0~94 ,\gen_row[2].gen_col[3].mac_instance|Mult0~93 }),
	.chainin(1'b0),
	.dftout(),
	.resulta(\gen_row[3].gen_col[3].mac_instance|Mult0~mac_RESULTA_bus ),
	.resultb(),
	.scanout(),
	.chainout());
// synopsys translate_off
defparam \gen_row[3].gen_col[3].mac_instance|Mult0~mac .accumulate_clock = "none";
defparam \gen_row[3].gen_col[3].mac_instance|Mult0~mac .ax_clock = "0";
defparam \gen_row[3].gen_col[3].mac_instance|Mult0~mac .ax_width = 8;
defparam \gen_row[3].gen_col[3].mac_instance|Mult0~mac .ay_scan_in_clock = "0";
defparam \gen_row[3].gen_col[3].mac_instance|Mult0~mac .ay_scan_in_width = 8;
defparam \gen_row[3].gen_col[3].mac_instance|Mult0~mac .ay_use_scan_in = "true";
defparam \gen_row[3].gen_col[3].mac_instance|Mult0~mac .az_clock = "none";
defparam \gen_row[3].gen_col[3].mac_instance|Mult0~mac .bx_clock = "none";
defparam \gen_row[3].gen_col[3].mac_instance|Mult0~mac .by_clock = "none";
defparam \gen_row[3].gen_col[3].mac_instance|Mult0~mac .by_use_scan_in = "false";
defparam \gen_row[3].gen_col[3].mac_instance|Mult0~mac .bz_clock = "none";
defparam \gen_row[3].gen_col[3].mac_instance|Mult0~mac .coef_a_0 = 0;
defparam \gen_row[3].gen_col[3].mac_instance|Mult0~mac .coef_a_1 = 0;
defparam \gen_row[3].gen_col[3].mac_instance|Mult0~mac .coef_a_2 = 0;
defparam \gen_row[3].gen_col[3].mac_instance|Mult0~mac .coef_a_3 = 0;
defparam \gen_row[3].gen_col[3].mac_instance|Mult0~mac .coef_a_4 = 0;
defparam \gen_row[3].gen_col[3].mac_instance|Mult0~mac .coef_a_5 = 0;
defparam \gen_row[3].gen_col[3].mac_instance|Mult0~mac .coef_a_6 = 0;
defparam \gen_row[3].gen_col[3].mac_instance|Mult0~mac .coef_a_7 = 0;
defparam \gen_row[3].gen_col[3].mac_instance|Mult0~mac .coef_b_0 = 0;
defparam \gen_row[3].gen_col[3].mac_instance|Mult0~mac .coef_b_1 = 0;
defparam \gen_row[3].gen_col[3].mac_instance|Mult0~mac .coef_b_2 = 0;
defparam \gen_row[3].gen_col[3].mac_instance|Mult0~mac .coef_b_3 = 0;
defparam \gen_row[3].gen_col[3].mac_instance|Mult0~mac .coef_b_4 = 0;
defparam \gen_row[3].gen_col[3].mac_instance|Mult0~mac .coef_b_5 = 0;
defparam \gen_row[3].gen_col[3].mac_instance|Mult0~mac .coef_b_6 = 0;
defparam \gen_row[3].gen_col[3].mac_instance|Mult0~mac .coef_b_7 = 0;
defparam \gen_row[3].gen_col[3].mac_instance|Mult0~mac .coef_sel_a_clock = "none";
defparam \gen_row[3].gen_col[3].mac_instance|Mult0~mac .coef_sel_b_clock = "none";
defparam \gen_row[3].gen_col[3].mac_instance|Mult0~mac .delay_scan_out_ay = "false";
defparam \gen_row[3].gen_col[3].mac_instance|Mult0~mac .delay_scan_out_by = "false";
defparam \gen_row[3].gen_col[3].mac_instance|Mult0~mac .enable_double_accum = "false";
defparam \gen_row[3].gen_col[3].mac_instance|Mult0~mac .load_const_clock = "none";
defparam \gen_row[3].gen_col[3].mac_instance|Mult0~mac .load_const_value = 0;
defparam \gen_row[3].gen_col[3].mac_instance|Mult0~mac .mode_sub_location = 0;
defparam \gen_row[3].gen_col[3].mac_instance|Mult0~mac .negate_clock = "none";
defparam \gen_row[3].gen_col[3].mac_instance|Mult0~mac .operand_source_max = "input";
defparam \gen_row[3].gen_col[3].mac_instance|Mult0~mac .operand_source_may = "input";
defparam \gen_row[3].gen_col[3].mac_instance|Mult0~mac .operand_source_mbx = "input";
defparam \gen_row[3].gen_col[3].mac_instance|Mult0~mac .operand_source_mby = "input";
defparam \gen_row[3].gen_col[3].mac_instance|Mult0~mac .operation_mode = "m18x18_full";
defparam \gen_row[3].gen_col[3].mac_instance|Mult0~mac .output_clock = "none";
defparam \gen_row[3].gen_col[3].mac_instance|Mult0~mac .preadder_subtract_a = "false";
defparam \gen_row[3].gen_col[3].mac_instance|Mult0~mac .preadder_subtract_b = "false";
defparam \gen_row[3].gen_col[3].mac_instance|Mult0~mac .result_a_width = 64;
defparam \gen_row[3].gen_col[3].mac_instance|Mult0~mac .signed_max = "false";
defparam \gen_row[3].gen_col[3].mac_instance|Mult0~mac .signed_may = "false";
defparam \gen_row[3].gen_col[3].mac_instance|Mult0~mac .signed_mbx = "false";
defparam \gen_row[3].gen_col[3].mac_instance|Mult0~mac .signed_mby = "false";
defparam \gen_row[3].gen_col[3].mac_instance|Mult0~mac .sub_clock = "none";
defparam \gen_row[3].gen_col[3].mac_instance|Mult0~mac .use_chainadder = "false";
// synopsys translate_on

// Location: MLABCELL_X21_Y2_N0
cyclonev_lcell_comb \gen_row[3].gen_col[3].mac_instance|Add0~1 (
// Equation(s):
// \gen_row[3].gen_col[3].mac_instance|Add0~1_sumout  = SUM(( \gen_row[3].gen_col[3].mac_instance|result [0] ) + ( \gen_row[2].gen_col[3].mac_instance|acc_out [0] ) + ( !VCC ))
// \gen_row[3].gen_col[3].mac_instance|Add0~2  = CARRY(( \gen_row[3].gen_col[3].mac_instance|result [0] ) + ( \gen_row[2].gen_col[3].mac_instance|acc_out [0] ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\gen_row[2].gen_col[3].mac_instance|acc_out [0]),
	.datad(!\gen_row[3].gen_col[3].mac_instance|result [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\gen_row[3].gen_col[3].mac_instance|Add0~1_sumout ),
	.cout(\gen_row[3].gen_col[3].mac_instance|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \gen_row[3].gen_col[3].mac_instance|Add0~1 .extended_lut = "off";
defparam \gen_row[3].gen_col[3].mac_instance|Add0~1 .lut_mask = 64'h0000F0F0000000FF;
defparam \gen_row[3].gen_col[3].mac_instance|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y2_N1
dffeas \gen_row[3].gen_col[3].mac_instance|acc_out[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\gen_row[3].gen_col[3].mac_instance|Add0~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\gen_row[3].gen_col[3].mac_instance|acc_out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \gen_row[3].gen_col[3].mac_instance|acc_out[0] .is_wysiwyg = "true";
defparam \gen_row[3].gen_col[3].mac_instance|acc_out[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y2_N3
cyclonev_lcell_comb \gen_row[3].gen_col[3].mac_instance|Add0~5 (
// Equation(s):
// \gen_row[3].gen_col[3].mac_instance|Add0~5_sumout  = SUM(( \gen_row[2].gen_col[3].mac_instance|acc_out [1] ) + ( \gen_row[3].gen_col[3].mac_instance|result [1] ) + ( \gen_row[3].gen_col[3].mac_instance|Add0~2  ))
// \gen_row[3].gen_col[3].mac_instance|Add0~6  = CARRY(( \gen_row[2].gen_col[3].mac_instance|acc_out [1] ) + ( \gen_row[3].gen_col[3].mac_instance|result [1] ) + ( \gen_row[3].gen_col[3].mac_instance|Add0~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\gen_row[3].gen_col[3].mac_instance|result [1]),
	.datad(!\gen_row[2].gen_col[3].mac_instance|acc_out [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\gen_row[3].gen_col[3].mac_instance|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\gen_row[3].gen_col[3].mac_instance|Add0~5_sumout ),
	.cout(\gen_row[3].gen_col[3].mac_instance|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \gen_row[3].gen_col[3].mac_instance|Add0~5 .extended_lut = "off";
defparam \gen_row[3].gen_col[3].mac_instance|Add0~5 .lut_mask = 64'h0000F0F0000000FF;
defparam \gen_row[3].gen_col[3].mac_instance|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y2_N5
dffeas \gen_row[3].gen_col[3].mac_instance|acc_out[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\gen_row[3].gen_col[3].mac_instance|Add0~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\gen_row[3].gen_col[3].mac_instance|acc_out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \gen_row[3].gen_col[3].mac_instance|acc_out[1] .is_wysiwyg = "true";
defparam \gen_row[3].gen_col[3].mac_instance|acc_out[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y2_N6
cyclonev_lcell_comb \gen_row[3].gen_col[3].mac_instance|Add0~9 (
// Equation(s):
// \gen_row[3].gen_col[3].mac_instance|Add0~9_sumout  = SUM(( \gen_row[3].gen_col[3].mac_instance|result [2] ) + ( \gen_row[2].gen_col[3].mac_instance|acc_out [2] ) + ( \gen_row[3].gen_col[3].mac_instance|Add0~6  ))
// \gen_row[3].gen_col[3].mac_instance|Add0~10  = CARRY(( \gen_row[3].gen_col[3].mac_instance|result [2] ) + ( \gen_row[2].gen_col[3].mac_instance|acc_out [2] ) + ( \gen_row[3].gen_col[3].mac_instance|Add0~6  ))

	.dataa(!\gen_row[2].gen_col[3].mac_instance|acc_out [2]),
	.datab(gnd),
	.datac(!\gen_row[3].gen_col[3].mac_instance|result [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\gen_row[3].gen_col[3].mac_instance|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\gen_row[3].gen_col[3].mac_instance|Add0~9_sumout ),
	.cout(\gen_row[3].gen_col[3].mac_instance|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \gen_row[3].gen_col[3].mac_instance|Add0~9 .extended_lut = "off";
defparam \gen_row[3].gen_col[3].mac_instance|Add0~9 .lut_mask = 64'h0000AAAA00000F0F;
defparam \gen_row[3].gen_col[3].mac_instance|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y2_N8
dffeas \gen_row[3].gen_col[3].mac_instance|acc_out[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\gen_row[3].gen_col[3].mac_instance|Add0~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\gen_row[3].gen_col[3].mac_instance|acc_out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \gen_row[3].gen_col[3].mac_instance|acc_out[2] .is_wysiwyg = "true";
defparam \gen_row[3].gen_col[3].mac_instance|acc_out[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y2_N9
cyclonev_lcell_comb \gen_row[3].gen_col[3].mac_instance|Add0~13 (
// Equation(s):
// \gen_row[3].gen_col[3].mac_instance|Add0~13_sumout  = SUM(( \gen_row[3].gen_col[3].mac_instance|result [3] ) + ( \gen_row[2].gen_col[3].mac_instance|acc_out [3] ) + ( \gen_row[3].gen_col[3].mac_instance|Add0~10  ))
// \gen_row[3].gen_col[3].mac_instance|Add0~14  = CARRY(( \gen_row[3].gen_col[3].mac_instance|result [3] ) + ( \gen_row[2].gen_col[3].mac_instance|acc_out [3] ) + ( \gen_row[3].gen_col[3].mac_instance|Add0~10  ))

	.dataa(gnd),
	.datab(!\gen_row[2].gen_col[3].mac_instance|acc_out [3]),
	.datac(!\gen_row[3].gen_col[3].mac_instance|result [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\gen_row[3].gen_col[3].mac_instance|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\gen_row[3].gen_col[3].mac_instance|Add0~13_sumout ),
	.cout(\gen_row[3].gen_col[3].mac_instance|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \gen_row[3].gen_col[3].mac_instance|Add0~13 .extended_lut = "off";
defparam \gen_row[3].gen_col[3].mac_instance|Add0~13 .lut_mask = 64'h0000CCCC00000F0F;
defparam \gen_row[3].gen_col[3].mac_instance|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y2_N11
dffeas \gen_row[3].gen_col[3].mac_instance|acc_out[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\gen_row[3].gen_col[3].mac_instance|Add0~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\gen_row[3].gen_col[3].mac_instance|acc_out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \gen_row[3].gen_col[3].mac_instance|acc_out[3] .is_wysiwyg = "true";
defparam \gen_row[3].gen_col[3].mac_instance|acc_out[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y2_N12
cyclonev_lcell_comb \gen_row[3].gen_col[3].mac_instance|Add0~17 (
// Equation(s):
// \gen_row[3].gen_col[3].mac_instance|Add0~17_sumout  = SUM(( \gen_row[2].gen_col[3].mac_instance|acc_out [4] ) + ( \gen_row[3].gen_col[3].mac_instance|result [4] ) + ( \gen_row[3].gen_col[3].mac_instance|Add0~14  ))
// \gen_row[3].gen_col[3].mac_instance|Add0~18  = CARRY(( \gen_row[2].gen_col[3].mac_instance|acc_out [4] ) + ( \gen_row[3].gen_col[3].mac_instance|result [4] ) + ( \gen_row[3].gen_col[3].mac_instance|Add0~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\gen_row[3].gen_col[3].mac_instance|result [4]),
	.datad(!\gen_row[2].gen_col[3].mac_instance|acc_out [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\gen_row[3].gen_col[3].mac_instance|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\gen_row[3].gen_col[3].mac_instance|Add0~17_sumout ),
	.cout(\gen_row[3].gen_col[3].mac_instance|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \gen_row[3].gen_col[3].mac_instance|Add0~17 .extended_lut = "off";
defparam \gen_row[3].gen_col[3].mac_instance|Add0~17 .lut_mask = 64'h0000F0F0000000FF;
defparam \gen_row[3].gen_col[3].mac_instance|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y2_N13
dffeas \gen_row[3].gen_col[3].mac_instance|acc_out[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\gen_row[3].gen_col[3].mac_instance|Add0~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\gen_row[3].gen_col[3].mac_instance|acc_out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \gen_row[3].gen_col[3].mac_instance|acc_out[4] .is_wysiwyg = "true";
defparam \gen_row[3].gen_col[3].mac_instance|acc_out[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y2_N15
cyclonev_lcell_comb \gen_row[3].gen_col[3].mac_instance|Add0~21 (
// Equation(s):
// \gen_row[3].gen_col[3].mac_instance|Add0~21_sumout  = SUM(( \gen_row[3].gen_col[3].mac_instance|result [5] ) + ( \gen_row[2].gen_col[3].mac_instance|acc_out [5] ) + ( \gen_row[3].gen_col[3].mac_instance|Add0~18  ))
// \gen_row[3].gen_col[3].mac_instance|Add0~22  = CARRY(( \gen_row[3].gen_col[3].mac_instance|result [5] ) + ( \gen_row[2].gen_col[3].mac_instance|acc_out [5] ) + ( \gen_row[3].gen_col[3].mac_instance|Add0~18  ))

	.dataa(gnd),
	.datab(!\gen_row[2].gen_col[3].mac_instance|acc_out [5]),
	.datac(!\gen_row[3].gen_col[3].mac_instance|result [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\gen_row[3].gen_col[3].mac_instance|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\gen_row[3].gen_col[3].mac_instance|Add0~21_sumout ),
	.cout(\gen_row[3].gen_col[3].mac_instance|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \gen_row[3].gen_col[3].mac_instance|Add0~21 .extended_lut = "off";
defparam \gen_row[3].gen_col[3].mac_instance|Add0~21 .lut_mask = 64'h0000CCCC00000F0F;
defparam \gen_row[3].gen_col[3].mac_instance|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y2_N16
dffeas \gen_row[3].gen_col[3].mac_instance|acc_out[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\gen_row[3].gen_col[3].mac_instance|Add0~21_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\gen_row[3].gen_col[3].mac_instance|acc_out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \gen_row[3].gen_col[3].mac_instance|acc_out[5] .is_wysiwyg = "true";
defparam \gen_row[3].gen_col[3].mac_instance|acc_out[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y2_N18
cyclonev_lcell_comb \gen_row[3].gen_col[3].mac_instance|Add0~25 (
// Equation(s):
// \gen_row[3].gen_col[3].mac_instance|Add0~25_sumout  = SUM(( \gen_row[3].gen_col[3].mac_instance|result [6] ) + ( \gen_row[2].gen_col[3].mac_instance|acc_out [6] ) + ( \gen_row[3].gen_col[3].mac_instance|Add0~22  ))
// \gen_row[3].gen_col[3].mac_instance|Add0~26  = CARRY(( \gen_row[3].gen_col[3].mac_instance|result [6] ) + ( \gen_row[2].gen_col[3].mac_instance|acc_out [6] ) + ( \gen_row[3].gen_col[3].mac_instance|Add0~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\gen_row[2].gen_col[3].mac_instance|acc_out [6]),
	.datad(!\gen_row[3].gen_col[3].mac_instance|result [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\gen_row[3].gen_col[3].mac_instance|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\gen_row[3].gen_col[3].mac_instance|Add0~25_sumout ),
	.cout(\gen_row[3].gen_col[3].mac_instance|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \gen_row[3].gen_col[3].mac_instance|Add0~25 .extended_lut = "off";
defparam \gen_row[3].gen_col[3].mac_instance|Add0~25 .lut_mask = 64'h0000F0F0000000FF;
defparam \gen_row[3].gen_col[3].mac_instance|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y2_N19
dffeas \gen_row[3].gen_col[3].mac_instance|acc_out[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\gen_row[3].gen_col[3].mac_instance|Add0~25_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\gen_row[3].gen_col[3].mac_instance|acc_out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \gen_row[3].gen_col[3].mac_instance|acc_out[6] .is_wysiwyg = "true";
defparam \gen_row[3].gen_col[3].mac_instance|acc_out[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y2_N21
cyclonev_lcell_comb \gen_row[3].gen_col[3].mac_instance|Add0~29 (
// Equation(s):
// \gen_row[3].gen_col[3].mac_instance|Add0~29_sumout  = SUM(( \gen_row[3].gen_col[3].mac_instance|result [7] ) + ( \gen_row[2].gen_col[3].mac_instance|acc_out [7] ) + ( \gen_row[3].gen_col[3].mac_instance|Add0~26  ))
// \gen_row[3].gen_col[3].mac_instance|Add0~30  = CARRY(( \gen_row[3].gen_col[3].mac_instance|result [7] ) + ( \gen_row[2].gen_col[3].mac_instance|acc_out [7] ) + ( \gen_row[3].gen_col[3].mac_instance|Add0~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\gen_row[2].gen_col[3].mac_instance|acc_out [7]),
	.datad(!\gen_row[3].gen_col[3].mac_instance|result [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\gen_row[3].gen_col[3].mac_instance|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\gen_row[3].gen_col[3].mac_instance|Add0~29_sumout ),
	.cout(\gen_row[3].gen_col[3].mac_instance|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \gen_row[3].gen_col[3].mac_instance|Add0~29 .extended_lut = "off";
defparam \gen_row[3].gen_col[3].mac_instance|Add0~29 .lut_mask = 64'h0000F0F0000000FF;
defparam \gen_row[3].gen_col[3].mac_instance|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y2_N22
dffeas \gen_row[3].gen_col[3].mac_instance|acc_out[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\gen_row[3].gen_col[3].mac_instance|Add0~29_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\gen_row[3].gen_col[3].mac_instance|acc_out [7]),
	.prn(vcc));
// synopsys translate_off
defparam \gen_row[3].gen_col[3].mac_instance|acc_out[7] .is_wysiwyg = "true";
defparam \gen_row[3].gen_col[3].mac_instance|acc_out[7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y2_N24
cyclonev_lcell_comb \gen_row[3].gen_col[3].mac_instance|Add0~33 (
// Equation(s):
// \gen_row[3].gen_col[3].mac_instance|Add0~33_sumout  = SUM(( \gen_row[3].gen_col[3].mac_instance|result [8] ) + ( \gen_row[2].gen_col[3].mac_instance|acc_out [8] ) + ( \gen_row[3].gen_col[3].mac_instance|Add0~30  ))
// \gen_row[3].gen_col[3].mac_instance|Add0~34  = CARRY(( \gen_row[3].gen_col[3].mac_instance|result [8] ) + ( \gen_row[2].gen_col[3].mac_instance|acc_out [8] ) + ( \gen_row[3].gen_col[3].mac_instance|Add0~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\gen_row[2].gen_col[3].mac_instance|acc_out [8]),
	.datad(!\gen_row[3].gen_col[3].mac_instance|result [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\gen_row[3].gen_col[3].mac_instance|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\gen_row[3].gen_col[3].mac_instance|Add0~33_sumout ),
	.cout(\gen_row[3].gen_col[3].mac_instance|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \gen_row[3].gen_col[3].mac_instance|Add0~33 .extended_lut = "off";
defparam \gen_row[3].gen_col[3].mac_instance|Add0~33 .lut_mask = 64'h0000F0F0000000FF;
defparam \gen_row[3].gen_col[3].mac_instance|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y2_N25
dffeas \gen_row[3].gen_col[3].mac_instance|acc_out[8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\gen_row[3].gen_col[3].mac_instance|Add0~33_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\gen_row[3].gen_col[3].mac_instance|acc_out [8]),
	.prn(vcc));
// synopsys translate_off
defparam \gen_row[3].gen_col[3].mac_instance|acc_out[8] .is_wysiwyg = "true";
defparam \gen_row[3].gen_col[3].mac_instance|acc_out[8] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y2_N27
cyclonev_lcell_comb \gen_row[3].gen_col[3].mac_instance|Add0~37 (
// Equation(s):
// \gen_row[3].gen_col[3].mac_instance|Add0~37_sumout  = SUM(( \gen_row[3].gen_col[3].mac_instance|result [9] ) + ( \gen_row[2].gen_col[3].mac_instance|acc_out [9] ) + ( \gen_row[3].gen_col[3].mac_instance|Add0~34  ))
// \gen_row[3].gen_col[3].mac_instance|Add0~38  = CARRY(( \gen_row[3].gen_col[3].mac_instance|result [9] ) + ( \gen_row[2].gen_col[3].mac_instance|acc_out [9] ) + ( \gen_row[3].gen_col[3].mac_instance|Add0~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\gen_row[2].gen_col[3].mac_instance|acc_out [9]),
	.datad(!\gen_row[3].gen_col[3].mac_instance|result [9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\gen_row[3].gen_col[3].mac_instance|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\gen_row[3].gen_col[3].mac_instance|Add0~37_sumout ),
	.cout(\gen_row[3].gen_col[3].mac_instance|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \gen_row[3].gen_col[3].mac_instance|Add0~37 .extended_lut = "off";
defparam \gen_row[3].gen_col[3].mac_instance|Add0~37 .lut_mask = 64'h0000F0F0000000FF;
defparam \gen_row[3].gen_col[3].mac_instance|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y2_N28
dffeas \gen_row[3].gen_col[3].mac_instance|acc_out[9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\gen_row[3].gen_col[3].mac_instance|Add0~37_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\gen_row[3].gen_col[3].mac_instance|acc_out [9]),
	.prn(vcc));
// synopsys translate_off
defparam \gen_row[3].gen_col[3].mac_instance|acc_out[9] .is_wysiwyg = "true";
defparam \gen_row[3].gen_col[3].mac_instance|acc_out[9] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y2_N30
cyclonev_lcell_comb \gen_row[3].gen_col[3].mac_instance|Add0~41 (
// Equation(s):
// \gen_row[3].gen_col[3].mac_instance|Add0~41_sumout  = SUM(( \gen_row[3].gen_col[3].mac_instance|result [10] ) + ( \gen_row[2].gen_col[3].mac_instance|acc_out [10] ) + ( \gen_row[3].gen_col[3].mac_instance|Add0~38  ))
// \gen_row[3].gen_col[3].mac_instance|Add0~42  = CARRY(( \gen_row[3].gen_col[3].mac_instance|result [10] ) + ( \gen_row[2].gen_col[3].mac_instance|acc_out [10] ) + ( \gen_row[3].gen_col[3].mac_instance|Add0~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\gen_row[2].gen_col[3].mac_instance|acc_out [10]),
	.datad(!\gen_row[3].gen_col[3].mac_instance|result [10]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\gen_row[3].gen_col[3].mac_instance|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\gen_row[3].gen_col[3].mac_instance|Add0~41_sumout ),
	.cout(\gen_row[3].gen_col[3].mac_instance|Add0~42 ),
	.shareout());
// synopsys translate_off
defparam \gen_row[3].gen_col[3].mac_instance|Add0~41 .extended_lut = "off";
defparam \gen_row[3].gen_col[3].mac_instance|Add0~41 .lut_mask = 64'h0000F0F0000000FF;
defparam \gen_row[3].gen_col[3].mac_instance|Add0~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y2_N31
dffeas \gen_row[3].gen_col[3].mac_instance|acc_out[10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\gen_row[3].gen_col[3].mac_instance|Add0~41_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\gen_row[3].gen_col[3].mac_instance|acc_out [10]),
	.prn(vcc));
// synopsys translate_off
defparam \gen_row[3].gen_col[3].mac_instance|acc_out[10] .is_wysiwyg = "true";
defparam \gen_row[3].gen_col[3].mac_instance|acc_out[10] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y2_N33
cyclonev_lcell_comb \gen_row[3].gen_col[3].mac_instance|Add0~45 (
// Equation(s):
// \gen_row[3].gen_col[3].mac_instance|Add0~45_sumout  = SUM(( \gen_row[3].gen_col[3].mac_instance|result [11] ) + ( \gen_row[2].gen_col[3].mac_instance|acc_out [11] ) + ( \gen_row[3].gen_col[3].mac_instance|Add0~42  ))
// \gen_row[3].gen_col[3].mac_instance|Add0~46  = CARRY(( \gen_row[3].gen_col[3].mac_instance|result [11] ) + ( \gen_row[2].gen_col[3].mac_instance|acc_out [11] ) + ( \gen_row[3].gen_col[3].mac_instance|Add0~42  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\gen_row[2].gen_col[3].mac_instance|acc_out [11]),
	.datad(!\gen_row[3].gen_col[3].mac_instance|result [11]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\gen_row[3].gen_col[3].mac_instance|Add0~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\gen_row[3].gen_col[3].mac_instance|Add0~45_sumout ),
	.cout(\gen_row[3].gen_col[3].mac_instance|Add0~46 ),
	.shareout());
// synopsys translate_off
defparam \gen_row[3].gen_col[3].mac_instance|Add0~45 .extended_lut = "off";
defparam \gen_row[3].gen_col[3].mac_instance|Add0~45 .lut_mask = 64'h0000F0F0000000FF;
defparam \gen_row[3].gen_col[3].mac_instance|Add0~45 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y2_N34
dffeas \gen_row[3].gen_col[3].mac_instance|acc_out[11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\gen_row[3].gen_col[3].mac_instance|Add0~45_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\gen_row[3].gen_col[3].mac_instance|acc_out [11]),
	.prn(vcc));
// synopsys translate_off
defparam \gen_row[3].gen_col[3].mac_instance|acc_out[11] .is_wysiwyg = "true";
defparam \gen_row[3].gen_col[3].mac_instance|acc_out[11] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y2_N36
cyclonev_lcell_comb \gen_row[3].gen_col[3].mac_instance|Add0~49 (
// Equation(s):
// \gen_row[3].gen_col[3].mac_instance|Add0~49_sumout  = SUM(( \gen_row[3].gen_col[3].mac_instance|result [12] ) + ( \gen_row[2].gen_col[3].mac_instance|acc_out [12] ) + ( \gen_row[3].gen_col[3].mac_instance|Add0~46  ))
// \gen_row[3].gen_col[3].mac_instance|Add0~50  = CARRY(( \gen_row[3].gen_col[3].mac_instance|result [12] ) + ( \gen_row[2].gen_col[3].mac_instance|acc_out [12] ) + ( \gen_row[3].gen_col[3].mac_instance|Add0~46  ))

	.dataa(!\gen_row[2].gen_col[3].mac_instance|acc_out [12]),
	.datab(gnd),
	.datac(!\gen_row[3].gen_col[3].mac_instance|result [12]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\gen_row[3].gen_col[3].mac_instance|Add0~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\gen_row[3].gen_col[3].mac_instance|Add0~49_sumout ),
	.cout(\gen_row[3].gen_col[3].mac_instance|Add0~50 ),
	.shareout());
// synopsys translate_off
defparam \gen_row[3].gen_col[3].mac_instance|Add0~49 .extended_lut = "off";
defparam \gen_row[3].gen_col[3].mac_instance|Add0~49 .lut_mask = 64'h0000AAAA00000F0F;
defparam \gen_row[3].gen_col[3].mac_instance|Add0~49 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y2_N37
dffeas \gen_row[3].gen_col[3].mac_instance|acc_out[12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\gen_row[3].gen_col[3].mac_instance|Add0~49_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\gen_row[3].gen_col[3].mac_instance|acc_out [12]),
	.prn(vcc));
// synopsys translate_off
defparam \gen_row[3].gen_col[3].mac_instance|acc_out[12] .is_wysiwyg = "true";
defparam \gen_row[3].gen_col[3].mac_instance|acc_out[12] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y2_N39
cyclonev_lcell_comb \gen_row[3].gen_col[3].mac_instance|Add0~53 (
// Equation(s):
// \gen_row[3].gen_col[3].mac_instance|Add0~53_sumout  = SUM(( \gen_row[3].gen_col[3].mac_instance|result [13] ) + ( \gen_row[2].gen_col[3].mac_instance|acc_out [13] ) + ( \gen_row[3].gen_col[3].mac_instance|Add0~50  ))
// \gen_row[3].gen_col[3].mac_instance|Add0~54  = CARRY(( \gen_row[3].gen_col[3].mac_instance|result [13] ) + ( \gen_row[2].gen_col[3].mac_instance|acc_out [13] ) + ( \gen_row[3].gen_col[3].mac_instance|Add0~50  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\gen_row[3].gen_col[3].mac_instance|result [13]),
	.datae(gnd),
	.dataf(!\gen_row[2].gen_col[3].mac_instance|acc_out [13]),
	.datag(gnd),
	.cin(\gen_row[3].gen_col[3].mac_instance|Add0~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\gen_row[3].gen_col[3].mac_instance|Add0~53_sumout ),
	.cout(\gen_row[3].gen_col[3].mac_instance|Add0~54 ),
	.shareout());
// synopsys translate_off
defparam \gen_row[3].gen_col[3].mac_instance|Add0~53 .extended_lut = "off";
defparam \gen_row[3].gen_col[3].mac_instance|Add0~53 .lut_mask = 64'h0000FF00000000FF;
defparam \gen_row[3].gen_col[3].mac_instance|Add0~53 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y2_N40
dffeas \gen_row[3].gen_col[3].mac_instance|acc_out[13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\gen_row[3].gen_col[3].mac_instance|Add0~53_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\gen_row[3].gen_col[3].mac_instance|acc_out [13]),
	.prn(vcc));
// synopsys translate_off
defparam \gen_row[3].gen_col[3].mac_instance|acc_out[13] .is_wysiwyg = "true";
defparam \gen_row[3].gen_col[3].mac_instance|acc_out[13] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y2_N42
cyclonev_lcell_comb \gen_row[3].gen_col[3].mac_instance|Add0~57 (
// Equation(s):
// \gen_row[3].gen_col[3].mac_instance|Add0~57_sumout  = SUM(( \gen_row[3].gen_col[3].mac_instance|result [14] ) + ( \gen_row[2].gen_col[3].mac_instance|acc_out [14] ) + ( \gen_row[3].gen_col[3].mac_instance|Add0~54  ))
// \gen_row[3].gen_col[3].mac_instance|Add0~58  = CARRY(( \gen_row[3].gen_col[3].mac_instance|result [14] ) + ( \gen_row[2].gen_col[3].mac_instance|acc_out [14] ) + ( \gen_row[3].gen_col[3].mac_instance|Add0~54  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\gen_row[2].gen_col[3].mac_instance|acc_out [14]),
	.datad(!\gen_row[3].gen_col[3].mac_instance|result [14]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\gen_row[3].gen_col[3].mac_instance|Add0~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\gen_row[3].gen_col[3].mac_instance|Add0~57_sumout ),
	.cout(\gen_row[3].gen_col[3].mac_instance|Add0~58 ),
	.shareout());
// synopsys translate_off
defparam \gen_row[3].gen_col[3].mac_instance|Add0~57 .extended_lut = "off";
defparam \gen_row[3].gen_col[3].mac_instance|Add0~57 .lut_mask = 64'h0000F0F0000000FF;
defparam \gen_row[3].gen_col[3].mac_instance|Add0~57 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y2_N43
dffeas \gen_row[3].gen_col[3].mac_instance|acc_out[14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\gen_row[3].gen_col[3].mac_instance|Add0~57_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\gen_row[3].gen_col[3].mac_instance|acc_out [14]),
	.prn(vcc));
// synopsys translate_off
defparam \gen_row[3].gen_col[3].mac_instance|acc_out[14] .is_wysiwyg = "true";
defparam \gen_row[3].gen_col[3].mac_instance|acc_out[14] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y2_N45
cyclonev_lcell_comb \gen_row[3].gen_col[3].mac_instance|Add0~61 (
// Equation(s):
// \gen_row[3].gen_col[3].mac_instance|Add0~61_sumout  = SUM(( \gen_row[3].gen_col[3].mac_instance|result [15] ) + ( \gen_row[2].gen_col[3].mac_instance|acc_out [15] ) + ( \gen_row[3].gen_col[3].mac_instance|Add0~58  ))
// \gen_row[3].gen_col[3].mac_instance|Add0~62  = CARRY(( \gen_row[3].gen_col[3].mac_instance|result [15] ) + ( \gen_row[2].gen_col[3].mac_instance|acc_out [15] ) + ( \gen_row[3].gen_col[3].mac_instance|Add0~58  ))

	.dataa(!\gen_row[2].gen_col[3].mac_instance|acc_out [15]),
	.datab(gnd),
	.datac(!\gen_row[3].gen_col[3].mac_instance|result [15]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\gen_row[3].gen_col[3].mac_instance|Add0~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\gen_row[3].gen_col[3].mac_instance|Add0~61_sumout ),
	.cout(\gen_row[3].gen_col[3].mac_instance|Add0~62 ),
	.shareout());
// synopsys translate_off
defparam \gen_row[3].gen_col[3].mac_instance|Add0~61 .extended_lut = "off";
defparam \gen_row[3].gen_col[3].mac_instance|Add0~61 .lut_mask = 64'h0000AAAA00000F0F;
defparam \gen_row[3].gen_col[3].mac_instance|Add0~61 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y2_N46
dffeas \gen_row[3].gen_col[3].mac_instance|acc_out[15] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\gen_row[3].gen_col[3].mac_instance|Add0~61_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\gen_row[3].gen_col[3].mac_instance|acc_out [15]),
	.prn(vcc));
// synopsys translate_off
defparam \gen_row[3].gen_col[3].mac_instance|acc_out[15] .is_wysiwyg = "true";
defparam \gen_row[3].gen_col[3].mac_instance|acc_out[15] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y2_N48
cyclonev_lcell_comb \gen_row[3].gen_col[3].mac_instance|Add0~65 (
// Equation(s):
// \gen_row[3].gen_col[3].mac_instance|Add0~65_sumout  = SUM(( GND ) + ( \gen_row[2].gen_col[3].mac_instance|acc_out [16] ) + ( \gen_row[3].gen_col[3].mac_instance|Add0~62  ))
// \gen_row[3].gen_col[3].mac_instance|Add0~66  = CARRY(( GND ) + ( \gen_row[2].gen_col[3].mac_instance|acc_out [16] ) + ( \gen_row[3].gen_col[3].mac_instance|Add0~62  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\gen_row[2].gen_col[3].mac_instance|acc_out [16]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\gen_row[3].gen_col[3].mac_instance|Add0~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\gen_row[3].gen_col[3].mac_instance|Add0~65_sumout ),
	.cout(\gen_row[3].gen_col[3].mac_instance|Add0~66 ),
	.shareout());
// synopsys translate_off
defparam \gen_row[3].gen_col[3].mac_instance|Add0~65 .extended_lut = "off";
defparam \gen_row[3].gen_col[3].mac_instance|Add0~65 .lut_mask = 64'h0000F0F000000000;
defparam \gen_row[3].gen_col[3].mac_instance|Add0~65 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y2_N49
dffeas \gen_row[3].gen_col[3].mac_instance|acc_out[16] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\gen_row[3].gen_col[3].mac_instance|Add0~65_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\gen_row[3].gen_col[3].mac_instance|acc_out [16]),
	.prn(vcc));
// synopsys translate_off
defparam \gen_row[3].gen_col[3].mac_instance|acc_out[16] .is_wysiwyg = "true";
defparam \gen_row[3].gen_col[3].mac_instance|acc_out[16] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y2_N51
cyclonev_lcell_comb \gen_row[3].gen_col[3].mac_instance|Add0~69 (
// Equation(s):
// \gen_row[3].gen_col[3].mac_instance|Add0~69_sumout  = SUM(( GND ) + ( \gen_row[2].gen_col[3].mac_instance|acc_out [17] ) + ( \gen_row[3].gen_col[3].mac_instance|Add0~66  ))
// \gen_row[3].gen_col[3].mac_instance|Add0~70  = CARRY(( GND ) + ( \gen_row[2].gen_col[3].mac_instance|acc_out [17] ) + ( \gen_row[3].gen_col[3].mac_instance|Add0~66  ))

	.dataa(!\gen_row[2].gen_col[3].mac_instance|acc_out [17]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\gen_row[3].gen_col[3].mac_instance|Add0~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\gen_row[3].gen_col[3].mac_instance|Add0~69_sumout ),
	.cout(\gen_row[3].gen_col[3].mac_instance|Add0~70 ),
	.shareout());
// synopsys translate_off
defparam \gen_row[3].gen_col[3].mac_instance|Add0~69 .extended_lut = "off";
defparam \gen_row[3].gen_col[3].mac_instance|Add0~69 .lut_mask = 64'h0000AAAA00000000;
defparam \gen_row[3].gen_col[3].mac_instance|Add0~69 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y2_N52
dffeas \gen_row[3].gen_col[3].mac_instance|acc_out[17] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\gen_row[3].gen_col[3].mac_instance|Add0~69_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\gen_row[3].gen_col[3].mac_instance|acc_out [17]),
	.prn(vcc));
// synopsys translate_off
defparam \gen_row[3].gen_col[3].mac_instance|acc_out[17] .is_wysiwyg = "true";
defparam \gen_row[3].gen_col[3].mac_instance|acc_out[17] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y2_N54
cyclonev_lcell_comb \gen_row[3].gen_col[3].mac_instance|Add0~73 (
// Equation(s):
// \gen_row[3].gen_col[3].mac_instance|Add0~73_sumout  = SUM(( GND ) + ( GND ) + ( \gen_row[3].gen_col[3].mac_instance|Add0~70  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\gen_row[3].gen_col[3].mac_instance|Add0~70 ),
	.sharein(gnd),
	.combout(),
	.sumout(\gen_row[3].gen_col[3].mac_instance|Add0~73_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \gen_row[3].gen_col[3].mac_instance|Add0~73 .extended_lut = "off";
defparam \gen_row[3].gen_col[3].mac_instance|Add0~73 .lut_mask = 64'h0000FFFF00000000;
defparam \gen_row[3].gen_col[3].mac_instance|Add0~73 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y2_N56
dffeas \gen_row[3].gen_col[3].mac_instance|acc_out[18] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\gen_row[3].gen_col[3].mac_instance|Add0~73_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\gen_row[3].gen_col[3].mac_instance|acc_out [18]),
	.prn(vcc));
// synopsys translate_off
defparam \gen_row[3].gen_col[3].mac_instance|acc_out[18] .is_wysiwyg = "true";
defparam \gen_row[3].gen_col[3].mac_instance|acc_out[18] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X2_Y0_N75
cyclonev_io_ibuf \control~input (
	.i(control),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\control~input_o ));
// synopsys translate_off
defparam \control~input .bus_hold = "false";
defparam \control~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X2_Y81_N92
cyclonev_io_ibuf \wt_arr[0]~input (
	.i(wt_arr[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\wt_arr[0]~input_o ));
// synopsys translate_off
defparam \wt_arr[0]~input .bus_hold = "false";
defparam \wt_arr[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X89_Y11_N95
cyclonev_io_ibuf \wt_arr[1]~input (
	.i(wt_arr[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\wt_arr[1]~input_o ));
// synopsys translate_off
defparam \wt_arr[1]~input .bus_hold = "false";
defparam \wt_arr[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X10_Y81_N41
cyclonev_io_ibuf \wt_arr[2]~input (
	.i(wt_arr[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\wt_arr[2]~input_o ));
// synopsys translate_off
defparam \wt_arr[2]~input .bus_hold = "false";
defparam \wt_arr[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X18_Y81_N58
cyclonev_io_ibuf \wt_arr[3]~input (
	.i(wt_arr[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\wt_arr[3]~input_o ));
// synopsys translate_off
defparam \wt_arr[3]~input .bus_hold = "false";
defparam \wt_arr[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X89_Y25_N4
cyclonev_io_ibuf \wt_arr[4]~input (
	.i(wt_arr[4]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\wt_arr[4]~input_o ));
// synopsys translate_off
defparam \wt_arr[4]~input .bus_hold = "false";
defparam \wt_arr[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X84_Y0_N35
cyclonev_io_ibuf \wt_arr[5]~input (
	.i(wt_arr[5]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\wt_arr[5]~input_o ));
// synopsys translate_off
defparam \wt_arr[5]~input .bus_hold = "false";
defparam \wt_arr[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X89_Y6_N21
cyclonev_io_ibuf \wt_arr[6]~input (
	.i(wt_arr[6]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\wt_arr[6]~input_o ));
// synopsys translate_off
defparam \wt_arr[6]~input .bus_hold = "false";
defparam \wt_arr[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X38_Y81_N18
cyclonev_io_ibuf \wt_arr[7]~input (
	.i(wt_arr[7]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\wt_arr[7]~input_o ));
// synopsys translate_off
defparam \wt_arr[7]~input .bus_hold = "false";
defparam \wt_arr[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X28_Y81_N1
cyclonev_io_ibuf \wt_arr[8]~input (
	.i(wt_arr[8]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\wt_arr[8]~input_o ));
// synopsys translate_off
defparam \wt_arr[8]~input .bus_hold = "false";
defparam \wt_arr[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X40_Y81_N1
cyclonev_io_ibuf \wt_arr[9]~input (
	.i(wt_arr[9]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\wt_arr[9]~input_o ));
// synopsys translate_off
defparam \wt_arr[9]~input .bus_hold = "false";
defparam \wt_arr[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X80_Y0_N1
cyclonev_io_ibuf \wt_arr[10]~input (
	.i(wt_arr[10]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\wt_arr[10]~input_o ));
// synopsys translate_off
defparam \wt_arr[10]~input .bus_hold = "false";
defparam \wt_arr[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X6_Y81_N52
cyclonev_io_ibuf \wt_arr[11]~input (
	.i(wt_arr[11]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\wt_arr[11]~input_o ));
// synopsys translate_off
defparam \wt_arr[11]~input .bus_hold = "false";
defparam \wt_arr[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X89_Y20_N78
cyclonev_io_ibuf \wt_arr[12]~input (
	.i(wt_arr[12]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\wt_arr[12]~input_o ));
// synopsys translate_off
defparam \wt_arr[12]~input .bus_hold = "false";
defparam \wt_arr[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X89_Y15_N55
cyclonev_io_ibuf \wt_arr[13]~input (
	.i(wt_arr[13]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\wt_arr[13]~input_o ));
// synopsys translate_off
defparam \wt_arr[13]~input .bus_hold = "false";
defparam \wt_arr[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X12_Y81_N1
cyclonev_io_ibuf \wt_arr[14]~input (
	.i(wt_arr[14]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\wt_arr[14]~input_o ));
// synopsys translate_off
defparam \wt_arr[14]~input .bus_hold = "false";
defparam \wt_arr[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X89_Y13_N4
cyclonev_io_ibuf \wt_arr[15]~input (
	.i(wt_arr[15]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\wt_arr[15]~input_o ));
// synopsys translate_off
defparam \wt_arr[15]~input .bus_hold = "false";
defparam \wt_arr[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X89_Y9_N55
cyclonev_io_ibuf \wt_arr[16]~input (
	.i(wt_arr[16]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\wt_arr[16]~input_o ));
// synopsys translate_off
defparam \wt_arr[16]~input .bus_hold = "false";
defparam \wt_arr[16]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X89_Y8_N4
cyclonev_io_ibuf \wt_arr[17]~input (
	.i(wt_arr[17]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\wt_arr[17]~input_o ));
// synopsys translate_off
defparam \wt_arr[17]~input .bus_hold = "false";
defparam \wt_arr[17]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X86_Y0_N35
cyclonev_io_ibuf \wt_arr[18]~input (
	.i(wt_arr[18]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\wt_arr[18]~input_o ));
// synopsys translate_off
defparam \wt_arr[18]~input .bus_hold = "false";
defparam \wt_arr[18]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X89_Y15_N21
cyclonev_io_ibuf \wt_arr[19]~input (
	.i(wt_arr[19]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\wt_arr[19]~input_o ));
// synopsys translate_off
defparam \wt_arr[19]~input .bus_hold = "false";
defparam \wt_arr[19]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X32_Y81_N1
cyclonev_io_ibuf \wt_arr[20]~input (
	.i(wt_arr[20]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\wt_arr[20]~input_o ));
// synopsys translate_off
defparam \wt_arr[20]~input .bus_hold = "false";
defparam \wt_arr[20]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X8_Y81_N52
cyclonev_io_ibuf \wt_arr[21]~input (
	.i(wt_arr[21]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\wt_arr[21]~input_o ));
// synopsys translate_off
defparam \wt_arr[21]~input .bus_hold = "false";
defparam \wt_arr[21]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X10_Y81_N75
cyclonev_io_ibuf \wt_arr[22]~input (
	.i(wt_arr[22]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\wt_arr[22]~input_o ));
// synopsys translate_off
defparam \wt_arr[22]~input .bus_hold = "false";
defparam \wt_arr[22]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X2_Y81_N58
cyclonev_io_ibuf \wt_arr[23]~input (
	.i(wt_arr[23]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\wt_arr[23]~input_o ));
// synopsys translate_off
defparam \wt_arr[23]~input .bus_hold = "false";
defparam \wt_arr[23]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X23_Y49_N3
cyclonev_lcell_comb \~QUARTUS_CREATED_GND~I (
// Equation(s):

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\~QUARTUS_CREATED_GND~I_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_GND~I .extended_lut = "off";
defparam \~QUARTUS_CREATED_GND~I .lut_mask = 64'h0000000000000000;
defparam \~QUARTUS_CREATED_GND~I .shared_arith = "off";
// synopsys translate_on

endmodule
