{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1670002376355 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1670002376357 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 02 12:32:56 2022 " "Processing started: Fri Dec 02 12:32:56 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1670002376357 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670002376357 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Audio_Filter -c Audio_Filter " "Command: quartus_map --read_settings_files=on --write_settings_files=off Audio_Filter -c Audio_Filter" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670002376357 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1670002378235 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "10 10 " "Parallel compilation is enabled and will use 10 of the 10 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1670002378235 ""}
{ "Error" "EVRFX_VHDL_ERROR_MISMATCH_ON_LABEL" "nios_system_new audio_demo.vhd(66) " "VHDL syntax error at audio_demo.vhd(66): name used in construct must match previously specified name \"nios_system_new\"" {  } { { "../src/audio_demo.vhd" "" { Text "S:/CPET_561_GIT/DE1_SoC_Lab9/src/audio_demo.vhd" 66 0 0 } }  } 0 10396 "VHDL syntax error at %2!s!: name used in construct must match previously specified name \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670002385065 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cpet_561_git/de1_soc_lab9/src/audio_demo.vhd 0 0 " "Found 0 design units, including 0 entities, in source file /cpet_561_git/de1_soc_lab9/src/audio_demo.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670002385067 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_new/synthesis/nios_system_new.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios_system_new/synthesis/nios_system_new.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nios_system_new-rtl " "Found design unit 1: nios_system_new-rtl" {  } { { "nios_system_new/synthesis/nios_system_new.vhd" "" { Text "S:/CPET_561_GIT/DE1_SoC_Lab9/hw/nios_system_new/synthesis/nios_system_new.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670002385086 ""} { "Info" "ISGN_ENTITY_NAME" "1 nios_system_new " "Found entity 1: nios_system_new" {  } { { "nios_system_new/synthesis/nios_system_new.vhd" "" { Text "S:/CPET_561_GIT/DE1_SoC_Lab9/hw/nios_system_new/synthesis/nios_system_new.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670002385086 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670002385086 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_new/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system_new/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "nios_system_new/synthesis/submodules/altera_reset_controller.v" "" { Text "S:/CPET_561_GIT/DE1_SoC_Lab9/hw/nios_system_new/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670002385098 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670002385098 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_new/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system_new/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "nios_system_new/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "S:/CPET_561_GIT/DE1_SoC_Lab9/hw/nios_system_new/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670002385108 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670002385108 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_new/synthesis/submodules/nios_system_new_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system_new/synthesis/submodules/nios_system_new_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_new_irq_mapper " "Found entity 1: nios_system_new_irq_mapper" {  } { { "nios_system_new/synthesis/submodules/nios_system_new_irq_mapper.sv" "" { Text "S:/CPET_561_GIT/DE1_SoC_Lab9/hw/nios_system_new/synthesis/submodules/nios_system_new_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670002385117 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670002385117 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_new/synthesis/submodules/nios_system_new_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system_new/synthesis/submodules/nios_system_new_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_new_mm_interconnect_0 " "Found entity 1: nios_system_new_mm_interconnect_0" {  } { { "nios_system_new/synthesis/submodules/nios_system_new_mm_interconnect_0.v" "" { Text "S:/CPET_561_GIT/DE1_SoC_Lab9/hw/nios_system_new/synthesis/submodules/nios_system_new_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670002385140 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670002385140 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_new/synthesis/submodules/nios_system_new_mm_interconnect_0_avalon_st_adapter_003.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system_new/synthesis/submodules/nios_system_new_mm_interconnect_0_avalon_st_adapter_003.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_new_mm_interconnect_0_avalon_st_adapter_003 " "Found entity 1: nios_system_new_mm_interconnect_0_avalon_st_adapter_003" {  } { { "nios_system_new/synthesis/submodules/nios_system_new_mm_interconnect_0_avalon_st_adapter_003.v" "" { Text "S:/CPET_561_GIT/DE1_SoC_Lab9/hw/nios_system_new/synthesis/submodules/nios_system_new_mm_interconnect_0_avalon_st_adapter_003.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670002385151 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670002385151 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_new/synthesis/submodules/nios_system_new_mm_interconnect_0_avalon_st_adapter_003_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system_new/synthesis/submodules/nios_system_new_mm_interconnect_0_avalon_st_adapter_003_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_new_mm_interconnect_0_avalon_st_adapter_003_error_adapter_0 " "Found entity 1: nios_system_new_mm_interconnect_0_avalon_st_adapter_003_error_adapter_0" {  } { { "nios_system_new/synthesis/submodules/nios_system_new_mm_interconnect_0_avalon_st_adapter_003_error_adapter_0.sv" "" { Text "S:/CPET_561_GIT/DE1_SoC_Lab9/hw/nios_system_new/synthesis/submodules/nios_system_new_mm_interconnect_0_avalon_st_adapter_003_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670002385160 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670002385160 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_new/synthesis/submodules/nios_system_new_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system_new/synthesis/submodules/nios_system_new_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_new_mm_interconnect_0_avalon_st_adapter " "Found entity 1: nios_system_new_mm_interconnect_0_avalon_st_adapter" {  } { { "nios_system_new/synthesis/submodules/nios_system_new_mm_interconnect_0_avalon_st_adapter.v" "" { Text "S:/CPET_561_GIT/DE1_SoC_Lab9/hw/nios_system_new/synthesis/submodules/nios_system_new_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670002385171 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670002385171 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_new/synthesis/submodules/nios_system_new_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system_new/synthesis/submodules/nios_system_new_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_new_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: nios_system_new_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "nios_system_new/synthesis/submodules/nios_system_new_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "S:/CPET_561_GIT/DE1_SoC_Lab9/hw/nios_system_new/synthesis/submodules/nios_system_new_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670002385180 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670002385180 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_new/synthesis/submodules/altera_merlin_width_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system_new/synthesis/submodules/altera_merlin_width_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_width_adapter " "Found entity 1: altera_merlin_width_adapter" {  } { { "nios_system_new/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "S:/CPET_561_GIT/DE1_SoC_Lab9/hw/nios_system_new/synthesis/submodules/altera_merlin_width_adapter.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670002385193 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670002385193 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_new/synthesis/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system_new/synthesis/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "nios_system_new/synthesis/submodules/altera_merlin_address_alignment.sv" "" { Text "S:/CPET_561_GIT/DE1_SoC_Lab9/hw/nios_system_new/synthesis/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670002385203 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670002385203 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_new/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system_new/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "nios_system_new/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "S:/CPET_561_GIT/DE1_SoC_Lab9/hw/nios_system_new/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670002385216 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670002385216 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_new/synthesis/submodules/nios_system_new_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system_new/synthesis/submodules/nios_system_new_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_new_mm_interconnect_0_rsp_mux_001 " "Found entity 1: nios_system_new_mm_interconnect_0_rsp_mux_001" {  } { { "nios_system_new/synthesis/submodules/nios_system_new_mm_interconnect_0_rsp_mux_001.sv" "" { Text "S:/CPET_561_GIT/DE1_SoC_Lab9/hw/nios_system_new/synthesis/submodules/nios_system_new_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670002385226 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670002385226 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_new/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios_system_new/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "nios_system_new/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "S:/CPET_561_GIT/DE1_SoC_Lab9/hw/nios_system_new/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670002385237 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "nios_system_new/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "S:/CPET_561_GIT/DE1_SoC_Lab9/hw/nios_system_new/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670002385237 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670002385237 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_new/synthesis/submodules/nios_system_new_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system_new/synthesis/submodules/nios_system_new_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_new_mm_interconnect_0_rsp_mux " "Found entity 1: nios_system_new_mm_interconnect_0_rsp_mux" {  } { { "nios_system_new/synthesis/submodules/nios_system_new_mm_interconnect_0_rsp_mux.sv" "" { Text "S:/CPET_561_GIT/DE1_SoC_Lab9/hw/nios_system_new/synthesis/submodules/nios_system_new_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670002385248 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670002385248 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_new/synthesis/submodules/nios_system_new_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system_new/synthesis/submodules/nios_system_new_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_new_mm_interconnect_0_rsp_demux " "Found entity 1: nios_system_new_mm_interconnect_0_rsp_demux" {  } { { "nios_system_new/synthesis/submodules/nios_system_new_mm_interconnect_0_rsp_demux.sv" "" { Text "S:/CPET_561_GIT/DE1_SoC_Lab9/hw/nios_system_new/synthesis/submodules/nios_system_new_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670002385257 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670002385257 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_new/synthesis/submodules/nios_system_new_mm_interconnect_0_cmd_mux_005.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system_new/synthesis/submodules/nios_system_new_mm_interconnect_0_cmd_mux_005.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_new_mm_interconnect_0_cmd_mux_005 " "Found entity 1: nios_system_new_mm_interconnect_0_cmd_mux_005" {  } { { "nios_system_new/synthesis/submodules/nios_system_new_mm_interconnect_0_cmd_mux_005.sv" "" { Text "S:/CPET_561_GIT/DE1_SoC_Lab9/hw/nios_system_new/synthesis/submodules/nios_system_new_mm_interconnect_0_cmd_mux_005.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670002385269 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670002385269 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_new/synthesis/submodules/nios_system_new_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system_new/synthesis/submodules/nios_system_new_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_new_mm_interconnect_0_cmd_mux " "Found entity 1: nios_system_new_mm_interconnect_0_cmd_mux" {  } { { "nios_system_new/synthesis/submodules/nios_system_new_mm_interconnect_0_cmd_mux.sv" "" { Text "S:/CPET_561_GIT/DE1_SoC_Lab9/hw/nios_system_new/synthesis/submodules/nios_system_new_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670002385278 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670002385278 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_new/synthesis/submodules/nios_system_new_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system_new/synthesis/submodules/nios_system_new_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_new_mm_interconnect_0_cmd_demux_001 " "Found entity 1: nios_system_new_mm_interconnect_0_cmd_demux_001" {  } { { "nios_system_new/synthesis/submodules/nios_system_new_mm_interconnect_0_cmd_demux_001.sv" "" { Text "S:/CPET_561_GIT/DE1_SoC_Lab9/hw/nios_system_new/synthesis/submodules/nios_system_new_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670002385287 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670002385287 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_new/synthesis/submodules/nios_system_new_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system_new/synthesis/submodules/nios_system_new_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_new_mm_interconnect_0_cmd_demux " "Found entity 1: nios_system_new_mm_interconnect_0_cmd_demux" {  } { { "nios_system_new/synthesis/submodules/nios_system_new_mm_interconnect_0_cmd_demux.sv" "" { Text "S:/CPET_561_GIT/DE1_SoC_Lab9/hw/nios_system_new/synthesis/submodules/nios_system_new_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670002385298 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670002385298 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_new/synthesis/submodules/altera_merlin_burst_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system_new/synthesis/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter " "Found entity 1: altera_merlin_burst_adapter" {  } { { "nios_system_new/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "S:/CPET_561_GIT/DE1_SoC_Lab9/hw/nios_system_new/synthesis/submodules/altera_merlin_burst_adapter.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670002385309 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670002385309 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_new/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system_new/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_uncompressed_only " "Found entity 1: altera_merlin_burst_adapter_uncompressed_only" {  } { { "nios_system_new/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" "" { Text "S:/CPET_561_GIT/DE1_SoC_Lab9/hw/nios_system_new/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670002385318 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670002385318 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_new/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv 5 5 " "Found 5 design units, including 5 entities, in source file nios_system_new/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "nios_system_new/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "S:/CPET_561_GIT/DE1_SoC_Lab9/hw/nios_system_new/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670002385335 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "nios_system_new/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "S:/CPET_561_GIT/DE1_SoC_Lab9/hw/nios_system_new/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670002385335 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "nios_system_new/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "S:/CPET_561_GIT/DE1_SoC_Lab9/hw/nios_system_new/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670002385335 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "nios_system_new/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "S:/CPET_561_GIT/DE1_SoC_Lab9/hw/nios_system_new/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670002385335 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter_13_1 " "Found entity 5: altera_merlin_burst_adapter_13_1" {  } { { "nios_system_new/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "S:/CPET_561_GIT/DE1_SoC_Lab9/hw/nios_system_new/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670002385335 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670002385335 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BYTE_TO_WORD_SHIFT byte_to_word_shift altera_merlin_burst_adapter_new.sv(139) " "Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object \"BYTE_TO_WORD_SHIFT\" differs only in case from object \"byte_to_word_shift\" in the same scope" {  } { { "nios_system_new/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "S:/CPET_561_GIT/DE1_SoC_Lab9/hw/nios_system_new/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 139 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1670002385350 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_new/synthesis/submodules/altera_merlin_burst_adapter_new.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system_new/synthesis/submodules/altera_merlin_burst_adapter_new.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_new " "Found entity 1: altera_merlin_burst_adapter_new" {  } { { "nios_system_new/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "S:/CPET_561_GIT/DE1_SoC_Lab9/hw/nios_system_new/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670002385352 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670002385352 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_new/synthesis/submodules/altera_incr_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system_new/synthesis/submodules/altera_incr_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_incr_burst_converter " "Found entity 1: altera_incr_burst_converter" {  } { { "nios_system_new/synthesis/submodules/altera_incr_burst_converter.sv" "" { Text "S:/CPET_561_GIT/DE1_SoC_Lab9/hw/nios_system_new/synthesis/submodules/altera_incr_burst_converter.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670002385365 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670002385365 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr_incr ADDR_INCR altera_wrap_burst_converter.sv(279) " "Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object \"addr_incr\" differs only in case from object \"ADDR_INCR\" in the same scope" {  } { { "nios_system_new/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "S:/CPET_561_GIT/DE1_SoC_Lab9/hw/nios_system_new/synthesis/submodules/altera_wrap_burst_converter.sv" 279 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1670002385373 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_new/synthesis/submodules/altera_wrap_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system_new/synthesis/submodules/altera_wrap_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_wrap_burst_converter " "Found entity 1: altera_wrap_burst_converter" {  } { { "nios_system_new/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "S:/CPET_561_GIT/DE1_SoC_Lab9/hw/nios_system_new/synthesis/submodules/altera_wrap_burst_converter.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670002385376 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670002385376 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_new/synthesis/submodules/altera_default_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system_new/synthesis/submodules/altera_default_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_default_burst_converter " "Found entity 1: altera_default_burst_converter" {  } { { "nios_system_new/synthesis/submodules/altera_default_burst_converter.sv" "" { Text "S:/CPET_561_GIT/DE1_SoC_Lab9/hw/nios_system_new/synthesis/submodules/altera_default_burst_converter.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670002385386 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670002385386 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_new/synthesis/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system_new/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "nios_system_new/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "S:/CPET_561_GIT/DE1_SoC_Lab9/hw/nios_system_new/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670002385396 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670002385396 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_new/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system_new/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "nios_system_new/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "S:/CPET_561_GIT/DE1_SoC_Lab9/hw/nios_system_new/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670002385405 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670002385405 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios_system_new_mm_interconnect_0_router_007.sv(48) " "Verilog HDL Declaration information at nios_system_new_mm_interconnect_0_router_007.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "nios_system_new/synthesis/submodules/nios_system_new_mm_interconnect_0_router_007.sv" "" { Text "S:/CPET_561_GIT/DE1_SoC_Lab9/hw/nios_system_new/synthesis/submodules/nios_system_new_mm_interconnect_0_router_007.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1670002385413 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios_system_new_mm_interconnect_0_router_007.sv(49) " "Verilog HDL Declaration information at nios_system_new_mm_interconnect_0_router_007.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "nios_system_new/synthesis/submodules/nios_system_new_mm_interconnect_0_router_007.sv" "" { Text "S:/CPET_561_GIT/DE1_SoC_Lab9/hw/nios_system_new/synthesis/submodules/nios_system_new_mm_interconnect_0_router_007.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1670002385414 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_new/synthesis/submodules/nios_system_new_mm_interconnect_0_router_007.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios_system_new/synthesis/submodules/nios_system_new_mm_interconnect_0_router_007.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_new_mm_interconnect_0_router_007_default_decode " "Found entity 1: nios_system_new_mm_interconnect_0_router_007_default_decode" {  } { { "nios_system_new/synthesis/submodules/nios_system_new_mm_interconnect_0_router_007.sv" "" { Text "S:/CPET_561_GIT/DE1_SoC_Lab9/hw/nios_system_new/synthesis/submodules/nios_system_new_mm_interconnect_0_router_007.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670002385419 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_system_new_mm_interconnect_0_router_007 " "Found entity 2: nios_system_new_mm_interconnect_0_router_007" {  } { { "nios_system_new/synthesis/submodules/nios_system_new_mm_interconnect_0_router_007.sv" "" { Text "S:/CPET_561_GIT/DE1_SoC_Lab9/hw/nios_system_new/synthesis/submodules/nios_system_new_mm_interconnect_0_router_007.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670002385419 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670002385419 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios_system_new_mm_interconnect_0_router_005.sv(48) " "Verilog HDL Declaration information at nios_system_new_mm_interconnect_0_router_005.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "nios_system_new/synthesis/submodules/nios_system_new_mm_interconnect_0_router_005.sv" "" { Text "S:/CPET_561_GIT/DE1_SoC_Lab9/hw/nios_system_new/synthesis/submodules/nios_system_new_mm_interconnect_0_router_005.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1670002385427 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios_system_new_mm_interconnect_0_router_005.sv(49) " "Verilog HDL Declaration information at nios_system_new_mm_interconnect_0_router_005.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "nios_system_new/synthesis/submodules/nios_system_new_mm_interconnect_0_router_005.sv" "" { Text "S:/CPET_561_GIT/DE1_SoC_Lab9/hw/nios_system_new/synthesis/submodules/nios_system_new_mm_interconnect_0_router_005.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1670002385427 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_new/synthesis/submodules/nios_system_new_mm_interconnect_0_router_005.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios_system_new/synthesis/submodules/nios_system_new_mm_interconnect_0_router_005.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_new_mm_interconnect_0_router_005_default_decode " "Found entity 1: nios_system_new_mm_interconnect_0_router_005_default_decode" {  } { { "nios_system_new/synthesis/submodules/nios_system_new_mm_interconnect_0_router_005.sv" "" { Text "S:/CPET_561_GIT/DE1_SoC_Lab9/hw/nios_system_new/synthesis/submodules/nios_system_new_mm_interconnect_0_router_005.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670002385432 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_system_new_mm_interconnect_0_router_005 " "Found entity 2: nios_system_new_mm_interconnect_0_router_005" {  } { { "nios_system_new/synthesis/submodules/nios_system_new_mm_interconnect_0_router_005.sv" "" { Text "S:/CPET_561_GIT/DE1_SoC_Lab9/hw/nios_system_new/synthesis/submodules/nios_system_new_mm_interconnect_0_router_005.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670002385432 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670002385432 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios_system_new_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at nios_system_new_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "nios_system_new/synthesis/submodules/nios_system_new_mm_interconnect_0_router_002.sv" "" { Text "S:/CPET_561_GIT/DE1_SoC_Lab9/hw/nios_system_new/synthesis/submodules/nios_system_new_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1670002385440 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios_system_new_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at nios_system_new_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "nios_system_new/synthesis/submodules/nios_system_new_mm_interconnect_0_router_002.sv" "" { Text "S:/CPET_561_GIT/DE1_SoC_Lab9/hw/nios_system_new/synthesis/submodules/nios_system_new_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1670002385441 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_new/synthesis/submodules/nios_system_new_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios_system_new/synthesis/submodules/nios_system_new_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_new_mm_interconnect_0_router_002_default_decode " "Found entity 1: nios_system_new_mm_interconnect_0_router_002_default_decode" {  } { { "nios_system_new/synthesis/submodules/nios_system_new_mm_interconnect_0_router_002.sv" "" { Text "S:/CPET_561_GIT/DE1_SoC_Lab9/hw/nios_system_new/synthesis/submodules/nios_system_new_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670002385445 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_system_new_mm_interconnect_0_router_002 " "Found entity 2: nios_system_new_mm_interconnect_0_router_002" {  } { { "nios_system_new/synthesis/submodules/nios_system_new_mm_interconnect_0_router_002.sv" "" { Text "S:/CPET_561_GIT/DE1_SoC_Lab9/hw/nios_system_new/synthesis/submodules/nios_system_new_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670002385445 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670002385445 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios_system_new_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at nios_system_new_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "nios_system_new/synthesis/submodules/nios_system_new_mm_interconnect_0_router_001.sv" "" { Text "S:/CPET_561_GIT/DE1_SoC_Lab9/hw/nios_system_new/synthesis/submodules/nios_system_new_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1670002385453 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios_system_new_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at nios_system_new_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "nios_system_new/synthesis/submodules/nios_system_new_mm_interconnect_0_router_001.sv" "" { Text "S:/CPET_561_GIT/DE1_SoC_Lab9/hw/nios_system_new/synthesis/submodules/nios_system_new_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1670002385453 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_new/synthesis/submodules/nios_system_new_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios_system_new/synthesis/submodules/nios_system_new_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_new_mm_interconnect_0_router_001_default_decode " "Found entity 1: nios_system_new_mm_interconnect_0_router_001_default_decode" {  } { { "nios_system_new/synthesis/submodules/nios_system_new_mm_interconnect_0_router_001.sv" "" { Text "S:/CPET_561_GIT/DE1_SoC_Lab9/hw/nios_system_new/synthesis/submodules/nios_system_new_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670002385459 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_system_new_mm_interconnect_0_router_001 " "Found entity 2: nios_system_new_mm_interconnect_0_router_001" {  } { { "nios_system_new/synthesis/submodules/nios_system_new_mm_interconnect_0_router_001.sv" "" { Text "S:/CPET_561_GIT/DE1_SoC_Lab9/hw/nios_system_new/synthesis/submodules/nios_system_new_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670002385459 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670002385459 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios_system_new_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at nios_system_new_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "nios_system_new/synthesis/submodules/nios_system_new_mm_interconnect_0_router.sv" "" { Text "S:/CPET_561_GIT/DE1_SoC_Lab9/hw/nios_system_new/synthesis/submodules/nios_system_new_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1670002385467 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios_system_new_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at nios_system_new_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "nios_system_new/synthesis/submodules/nios_system_new_mm_interconnect_0_router.sv" "" { Text "S:/CPET_561_GIT/DE1_SoC_Lab9/hw/nios_system_new/synthesis/submodules/nios_system_new_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1670002385467 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_new/synthesis/submodules/nios_system_new_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios_system_new/synthesis/submodules/nios_system_new_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_new_mm_interconnect_0_router_default_decode " "Found entity 1: nios_system_new_mm_interconnect_0_router_default_decode" {  } { { "nios_system_new/synthesis/submodules/nios_system_new_mm_interconnect_0_router.sv" "" { Text "S:/CPET_561_GIT/DE1_SoC_Lab9/hw/nios_system_new/synthesis/submodules/nios_system_new_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670002385471 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_system_new_mm_interconnect_0_router " "Found entity 2: nios_system_new_mm_interconnect_0_router" {  } { { "nios_system_new/synthesis/submodules/nios_system_new_mm_interconnect_0_router.sv" "" { Text "S:/CPET_561_GIT/DE1_SoC_Lab9/hw/nios_system_new/synthesis/submodules/nios_system_new_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670002385471 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670002385471 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_new/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system_new/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "nios_system_new/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "S:/CPET_561_GIT/DE1_SoC_Lab9/hw/nios_system_new/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670002385486 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670002385486 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_new/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system_new/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "nios_system_new/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "S:/CPET_561_GIT/DE1_SoC_Lab9/hw/nios_system_new/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670002385498 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670002385498 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_new/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system_new/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "nios_system_new/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "S:/CPET_561_GIT/DE1_SoC_Lab9/hw/nios_system_new/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670002385509 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670002385509 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_new/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system_new/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "nios_system_new/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "S:/CPET_561_GIT/DE1_SoC_Lab9/hw/nios_system_new/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670002385521 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670002385521 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_new/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system_new/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "nios_system_new/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "S:/CPET_561_GIT/DE1_SoC_Lab9/hw/nios_system_new/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670002385537 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670002385537 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_new/synthesis/submodules/nios_system_new_timer_0.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system_new/synthesis/submodules/nios_system_new_timer_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_new_timer_0 " "Found entity 1: nios_system_new_timer_0" {  } { { "nios_system_new/synthesis/submodules/nios_system_new_timer_0.v" "" { Text "S:/CPET_561_GIT/DE1_SoC_Lab9/hw/nios_system_new/synthesis/submodules/nios_system_new_timer_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670002385551 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670002385551 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_new/synthesis/submodules/nios_system_new_sysid.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system_new/synthesis/submodules/nios_system_new_sysid.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_new_sysid " "Found entity 1: nios_system_new_sysid" {  } { { "nios_system_new/synthesis/submodules/nios_system_new_sysid.v" "" { Text "S:/CPET_561_GIT/DE1_SoC_Lab9/hw/nios_system_new/synthesis/submodules/nios_system_new_sysid.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670002385562 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670002385562 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_new/synthesis/submodules/nios_system_new_sys_sdram_pll_0.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system_new/synthesis/submodules/nios_system_new_sys_sdram_pll_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_new_sys_sdram_pll_0 " "Found entity 1: nios_system_new_sys_sdram_pll_0" {  } { { "nios_system_new/synthesis/submodules/nios_system_new_sys_sdram_pll_0.v" "" { Text "S:/CPET_561_GIT/DE1_SoC_Lab9/hw/nios_system_new/synthesis/submodules/nios_system_new_sys_sdram_pll_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670002385572 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670002385572 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_new/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system_new/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_avalon_reset_from_locked_signal " "Found entity 1: altera_up_avalon_reset_from_locked_signal" {  } { { "nios_system_new/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v" "" { Text "S:/CPET_561_GIT/DE1_SoC_Lab9/hw/nios_system_new/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670002385585 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670002385585 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_new/synthesis/submodules/nios_system_new_sys_sdram_pll_0_sys_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system_new/synthesis/submodules/nios_system_new_sys_sdram_pll_0_sys_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_new_sys_sdram_pll_0_sys_pll " "Found entity 1: nios_system_new_sys_sdram_pll_0_sys_pll" {  } { { "nios_system_new/synthesis/submodules/nios_system_new_sys_sdram_pll_0_sys_pll.v" "" { Text "S:/CPET_561_GIT/DE1_SoC_Lab9/hw/nios_system_new/synthesis/submodules/nios_system_new_sys_sdram_pll_0_sys_pll.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670002385599 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670002385599 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_new/synthesis/submodules/nios_system_new_pio_0.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system_new/synthesis/submodules/nios_system_new_pio_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_new_pio_0 " "Found entity 1: nios_system_new_pio_0" {  } { { "nios_system_new/synthesis/submodules/nios_system_new_pio_0.v" "" { Text "S:/CPET_561_GIT/DE1_SoC_Lab9/hw/nios_system_new/synthesis/submodules/nios_system_new_pio_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670002385612 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670002385612 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_new/synthesis/submodules/nios_system_new_pin.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system_new/synthesis/submodules/nios_system_new_pin.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_new_pin " "Found entity 1: nios_system_new_pin" {  } { { "nios_system_new/synthesis/submodules/nios_system_new_pin.v" "" { Text "S:/CPET_561_GIT/DE1_SoC_Lab9/hw/nios_system_new/synthesis/submodules/nios_system_new_pin.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670002385622 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670002385622 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_new/synthesis/submodules/nios_system_new_onchip_memory2_1.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system_new/synthesis/submodules/nios_system_new_onchip_memory2_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_new_onchip_memory2_1 " "Found entity 1: nios_system_new_onchip_memory2_1" {  } { { "nios_system_new/synthesis/submodules/nios_system_new_onchip_memory2_1.v" "" { Text "S:/CPET_561_GIT/DE1_SoC_Lab9/hw/nios_system_new/synthesis/submodules/nios_system_new_onchip_memory2_1.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670002385633 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670002385633 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_new/synthesis/submodules/nios_system_new_nios2_gen2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system_new/synthesis/submodules/nios_system_new_nios2_gen2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_new_nios2_gen2_0 " "Found entity 1: nios_system_new_nios2_gen2_0" {  } { { "nios_system_new/synthesis/submodules/nios_system_new_nios2_gen2_0.v" "" { Text "S:/CPET_561_GIT/DE1_SoC_Lab9/hw/nios_system_new/synthesis/submodules/nios_system_new_nios2_gen2_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670002385647 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670002385647 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_new/synthesis/submodules/nios_system_new_nios2_gen2_0_cpu.v 21 21 " "Found 21 design units, including 21 entities, in source file nios_system_new/synthesis/submodules/nios_system_new_nios2_gen2_0_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_new_nios2_gen2_0_cpu_register_bank_a_module " "Found entity 1: nios_system_new_nios2_gen2_0_cpu_register_bank_a_module" {  } { { "nios_system_new/synthesis/submodules/nios_system_new_nios2_gen2_0_cpu.v" "" { Text "S:/CPET_561_GIT/DE1_SoC_Lab9/hw/nios_system_new/synthesis/submodules/nios_system_new_nios2_gen2_0_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670002385718 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_system_new_nios2_gen2_0_cpu_register_bank_b_module " "Found entity 2: nios_system_new_nios2_gen2_0_cpu_register_bank_b_module" {  } { { "nios_system_new/synthesis/submodules/nios_system_new_nios2_gen2_0_cpu.v" "" { Text "S:/CPET_561_GIT/DE1_SoC_Lab9/hw/nios_system_new/synthesis/submodules/nios_system_new_nios2_gen2_0_cpu.v" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670002385718 ""} { "Info" "ISGN_ENTITY_NAME" "3 nios_system_new_nios2_gen2_0_cpu_nios2_oci_debug " "Found entity 3: nios_system_new_nios2_gen2_0_cpu_nios2_oci_debug" {  } { { "nios_system_new/synthesis/submodules/nios_system_new_nios2_gen2_0_cpu.v" "" { Text "S:/CPET_561_GIT/DE1_SoC_Lab9/hw/nios_system_new/synthesis/submodules/nios_system_new_nios2_gen2_0_cpu.v" 153 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670002385718 ""} { "Info" "ISGN_ENTITY_NAME" "4 nios_system_new_nios2_gen2_0_cpu_nios2_oci_break " "Found entity 4: nios_system_new_nios2_gen2_0_cpu_nios2_oci_break" {  } { { "nios_system_new/synthesis/submodules/nios_system_new_nios2_gen2_0_cpu.v" "" { Text "S:/CPET_561_GIT/DE1_SoC_Lab9/hw/nios_system_new/synthesis/submodules/nios_system_new_nios2_gen2_0_cpu.v" 295 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670002385718 ""} { "Info" "ISGN_ENTITY_NAME" "5 nios_system_new_nios2_gen2_0_cpu_nios2_oci_xbrk " "Found entity 5: nios_system_new_nios2_gen2_0_cpu_nios2_oci_xbrk" {  } { { "nios_system_new/synthesis/submodules/nios_system_new_nios2_gen2_0_cpu.v" "" { Text "S:/CPET_561_GIT/DE1_SoC_Lab9/hw/nios_system_new/synthesis/submodules/nios_system_new_nios2_gen2_0_cpu.v" 588 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670002385718 ""} { "Info" "ISGN_ENTITY_NAME" "6 nios_system_new_nios2_gen2_0_cpu_nios2_oci_dbrk " "Found entity 6: nios_system_new_nios2_gen2_0_cpu_nios2_oci_dbrk" {  } { { "nios_system_new/synthesis/submodules/nios_system_new_nios2_gen2_0_cpu.v" "" { Text "S:/CPET_561_GIT/DE1_SoC_Lab9/hw/nios_system_new/synthesis/submodules/nios_system_new_nios2_gen2_0_cpu.v" 795 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670002385718 ""} { "Info" "ISGN_ENTITY_NAME" "7 nios_system_new_nios2_gen2_0_cpu_nios2_oci_itrace " "Found entity 7: nios_system_new_nios2_gen2_0_cpu_nios2_oci_itrace" {  } { { "nios_system_new/synthesis/submodules/nios_system_new_nios2_gen2_0_cpu.v" "" { Text "S:/CPET_561_GIT/DE1_SoC_Lab9/hw/nios_system_new/synthesis/submodules/nios_system_new_nios2_gen2_0_cpu.v" 982 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670002385718 ""} { "Info" "ISGN_ENTITY_NAME" "8 nios_system_new_nios2_gen2_0_cpu_nios2_oci_td_mode " "Found entity 8: nios_system_new_nios2_gen2_0_cpu_nios2_oci_td_mode" {  } { { "nios_system_new/synthesis/submodules/nios_system_new_nios2_gen2_0_cpu.v" "" { Text "S:/CPET_561_GIT/DE1_SoC_Lab9/hw/nios_system_new/synthesis/submodules/nios_system_new_nios2_gen2_0_cpu.v" 1115 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670002385718 ""} { "Info" "ISGN_ENTITY_NAME" "9 nios_system_new_nios2_gen2_0_cpu_nios2_oci_dtrace " "Found entity 9: nios_system_new_nios2_gen2_0_cpu_nios2_oci_dtrace" {  } { { "nios_system_new/synthesis/submodules/nios_system_new_nios2_gen2_0_cpu.v" "" { Text "S:/CPET_561_GIT/DE1_SoC_Lab9/hw/nios_system_new/synthesis/submodules/nios_system_new_nios2_gen2_0_cpu.v" 1183 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670002385718 ""} { "Info" "ISGN_ENTITY_NAME" "10 nios_system_new_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 10: nios_system_new_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "nios_system_new/synthesis/submodules/nios_system_new_nios2_gen2_0_cpu.v" "" { Text "S:/CPET_561_GIT/DE1_SoC_Lab9/hw/nios_system_new/synthesis/submodules/nios_system_new_nios2_gen2_0_cpu.v" 1265 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670002385718 ""} { "Info" "ISGN_ENTITY_NAME" "11 nios_system_new_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 11: nios_system_new_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "nios_system_new/synthesis/submodules/nios_system_new_nios2_gen2_0_cpu.v" "" { Text "S:/CPET_561_GIT/DE1_SoC_Lab9/hw/nios_system_new/synthesis/submodules/nios_system_new_nios2_gen2_0_cpu.v" 1337 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670002385718 ""} { "Info" "ISGN_ENTITY_NAME" "12 nios_system_new_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Found entity 12: nios_system_new_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" {  } { { "nios_system_new/synthesis/submodules/nios_system_new_nios2_gen2_0_cpu.v" "" { Text "S:/CPET_561_GIT/DE1_SoC_Lab9/hw/nios_system_new/synthesis/submodules/nios_system_new_nios2_gen2_0_cpu.v" 1380 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670002385718 ""} { "Info" "ISGN_ENTITY_NAME" "13 nios_system_new_nios2_gen2_0_cpu_nios2_oci_fifo " "Found entity 13: nios_system_new_nios2_gen2_0_cpu_nios2_oci_fifo" {  } { { "nios_system_new/synthesis/submodules/nios_system_new_nios2_gen2_0_cpu.v" "" { Text "S:/CPET_561_GIT/DE1_SoC_Lab9/hw/nios_system_new/synthesis/submodules/nios_system_new_nios2_gen2_0_cpu.v" 1427 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670002385718 ""} { "Info" "ISGN_ENTITY_NAME" "14 nios_system_new_nios2_gen2_0_cpu_nios2_oci_pib " "Found entity 14: nios_system_new_nios2_gen2_0_cpu_nios2_oci_pib" {  } { { "nios_system_new/synthesis/submodules/nios_system_new_nios2_gen2_0_cpu.v" "" { Text "S:/CPET_561_GIT/DE1_SoC_Lab9/hw/nios_system_new/synthesis/submodules/nios_system_new_nios2_gen2_0_cpu.v" 1913 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670002385718 ""} { "Info" "ISGN_ENTITY_NAME" "15 nios_system_new_nios2_gen2_0_cpu_nios2_oci_im " "Found entity 15: nios_system_new_nios2_gen2_0_cpu_nios2_oci_im" {  } { { "nios_system_new/synthesis/submodules/nios_system_new_nios2_gen2_0_cpu.v" "" { Text "S:/CPET_561_GIT/DE1_SoC_Lab9/hw/nios_system_new/synthesis/submodules/nios_system_new_nios2_gen2_0_cpu.v" 1936 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670002385718 ""} { "Info" "ISGN_ENTITY_NAME" "16 nios_system_new_nios2_gen2_0_cpu_nios2_performance_monitors " "Found entity 16: nios_system_new_nios2_gen2_0_cpu_nios2_performance_monitors" {  } { { "nios_system_new/synthesis/submodules/nios_system_new_nios2_gen2_0_cpu.v" "" { Text "S:/CPET_561_GIT/DE1_SoC_Lab9/hw/nios_system_new/synthesis/submodules/nios_system_new_nios2_gen2_0_cpu.v" 2006 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670002385718 ""} { "Info" "ISGN_ENTITY_NAME" "17 nios_system_new_nios2_gen2_0_cpu_nios2_avalon_reg " "Found entity 17: nios_system_new_nios2_gen2_0_cpu_nios2_avalon_reg" {  } { { "nios_system_new/synthesis/submodules/nios_system_new_nios2_gen2_0_cpu.v" "" { Text "S:/CPET_561_GIT/DE1_SoC_Lab9/hw/nios_system_new/synthesis/submodules/nios_system_new_nios2_gen2_0_cpu.v" 2023 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670002385718 ""} { "Info" "ISGN_ENTITY_NAME" "18 nios_system_new_nios2_gen2_0_cpu_ociram_sp_ram_module " "Found entity 18: nios_system_new_nios2_gen2_0_cpu_ociram_sp_ram_module" {  } { { "nios_system_new/synthesis/submodules/nios_system_new_nios2_gen2_0_cpu.v" "" { Text "S:/CPET_561_GIT/DE1_SoC_Lab9/hw/nios_system_new/synthesis/submodules/nios_system_new_nios2_gen2_0_cpu.v" 2116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670002385718 ""} { "Info" "ISGN_ENTITY_NAME" "19 nios_system_new_nios2_gen2_0_cpu_nios2_ocimem " "Found entity 19: nios_system_new_nios2_gen2_0_cpu_nios2_ocimem" {  } { { "nios_system_new/synthesis/submodules/nios_system_new_nios2_gen2_0_cpu.v" "" { Text "S:/CPET_561_GIT/DE1_SoC_Lab9/hw/nios_system_new/synthesis/submodules/nios_system_new_nios2_gen2_0_cpu.v" 2181 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670002385718 ""} { "Info" "ISGN_ENTITY_NAME" "20 nios_system_new_nios2_gen2_0_cpu_nios2_oci " "Found entity 20: nios_system_new_nios2_gen2_0_cpu_nios2_oci" {  } { { "nios_system_new/synthesis/submodules/nios_system_new_nios2_gen2_0_cpu.v" "" { Text "S:/CPET_561_GIT/DE1_SoC_Lab9/hw/nios_system_new/synthesis/submodules/nios_system_new_nios2_gen2_0_cpu.v" 2362 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670002385718 ""} { "Info" "ISGN_ENTITY_NAME" "21 nios_system_new_nios2_gen2_0_cpu " "Found entity 21: nios_system_new_nios2_gen2_0_cpu" {  } { { "nios_system_new/synthesis/submodules/nios_system_new_nios2_gen2_0_cpu.v" "" { Text "S:/CPET_561_GIT/DE1_SoC_Lab9/hw/nios_system_new/synthesis/submodules/nios_system_new_nios2_gen2_0_cpu.v" 2834 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670002385718 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670002385718 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_new/synthesis/submodules/nios_system_new_nios2_gen2_0_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system_new/synthesis/submodules/nios_system_new_nios2_gen2_0_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_new_nios2_gen2_0_cpu_debug_slave_sysclk " "Found entity 1: nios_system_new_nios2_gen2_0_cpu_debug_slave_sysclk" {  } { { "nios_system_new/synthesis/submodules/nios_system_new_nios2_gen2_0_cpu_debug_slave_sysclk.v" "" { Text "S:/CPET_561_GIT/DE1_SoC_Lab9/hw/nios_system_new/synthesis/submodules/nios_system_new_nios2_gen2_0_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670002385734 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670002385734 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_new/synthesis/submodules/nios_system_new_nios2_gen2_0_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system_new/synthesis/submodules/nios_system_new_nios2_gen2_0_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_new_nios2_gen2_0_cpu_debug_slave_tck " "Found entity 1: nios_system_new_nios2_gen2_0_cpu_debug_slave_tck" {  } { { "nios_system_new/synthesis/submodules/nios_system_new_nios2_gen2_0_cpu_debug_slave_tck.v" "" { Text "S:/CPET_561_GIT/DE1_SoC_Lab9/hw/nios_system_new/synthesis/submodules/nios_system_new_nios2_gen2_0_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670002385749 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670002385749 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_new/synthesis/submodules/nios_system_new_nios2_gen2_0_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system_new/synthesis/submodules/nios_system_new_nios2_gen2_0_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_new_nios2_gen2_0_cpu_debug_slave_wrapper " "Found entity 1: nios_system_new_nios2_gen2_0_cpu_debug_slave_wrapper" {  } { { "nios_system_new/synthesis/submodules/nios_system_new_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "S:/CPET_561_GIT/DE1_SoC_Lab9/hw/nios_system_new/synthesis/submodules/nios_system_new_nios2_gen2_0_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670002385763 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670002385763 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_new/synthesis/submodules/nios_system_new_nios2_gen2_0_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system_new/synthesis/submodules/nios_system_new_nios2_gen2_0_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_new_nios2_gen2_0_cpu_test_bench " "Found entity 1: nios_system_new_nios2_gen2_0_cpu_test_bench" {  } { { "nios_system_new/synthesis/submodules/nios_system_new_nios2_gen2_0_cpu_test_bench.v" "" { Text "S:/CPET_561_GIT/DE1_SoC_Lab9/hw/nios_system_new/synthesis/submodules/nios_system_new_nios2_gen2_0_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670002385778 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670002385778 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_new/synthesis/submodules/nios_system_new_new_sdram_controller_0.v 2 2 " "Found 2 design units, including 2 entities, in source file nios_system_new/synthesis/submodules/nios_system_new_new_sdram_controller_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_new_new_sdram_controller_0_input_efifo_module " "Found entity 1: nios_system_new_new_sdram_controller_0_input_efifo_module" {  } { { "nios_system_new/synthesis/submodules/nios_system_new_new_sdram_controller_0.v" "" { Text "S:/CPET_561_GIT/DE1_SoC_Lab9/hw/nios_system_new/synthesis/submodules/nios_system_new_new_sdram_controller_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670002385797 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_system_new_new_sdram_controller_0 " "Found entity 2: nios_system_new_new_sdram_controller_0" {  } { { "nios_system_new/synthesis/submodules/nios_system_new_new_sdram_controller_0.v" "" { Text "S:/CPET_561_GIT/DE1_SoC_Lab9/hw/nios_system_new/synthesis/submodules/nios_system_new_new_sdram_controller_0.v" 159 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670002385797 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670002385797 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_new/synthesis/submodules/nios_system_new_jtag_uart_0.v 5 5 " "Found 5 design units, including 5 entities, in source file nios_system_new/synthesis/submodules/nios_system_new_jtag_uart_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_new_jtag_uart_0_sim_scfifo_w " "Found entity 1: nios_system_new_jtag_uart_0_sim_scfifo_w" {  } { { "nios_system_new/synthesis/submodules/nios_system_new_jtag_uart_0.v" "" { Text "S:/CPET_561_GIT/DE1_SoC_Lab9/hw/nios_system_new/synthesis/submodules/nios_system_new_jtag_uart_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670002385823 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_system_new_jtag_uart_0_scfifo_w " "Found entity 2: nios_system_new_jtag_uart_0_scfifo_w" {  } { { "nios_system_new/synthesis/submodules/nios_system_new_jtag_uart_0.v" "" { Text "S:/CPET_561_GIT/DE1_SoC_Lab9/hw/nios_system_new/synthesis/submodules/nios_system_new_jtag_uart_0.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670002385823 ""} { "Info" "ISGN_ENTITY_NAME" "3 nios_system_new_jtag_uart_0_sim_scfifo_r " "Found entity 3: nios_system_new_jtag_uart_0_sim_scfifo_r" {  } { { "nios_system_new/synthesis/submodules/nios_system_new_jtag_uart_0.v" "" { Text "S:/CPET_561_GIT/DE1_SoC_Lab9/hw/nios_system_new/synthesis/submodules/nios_system_new_jtag_uart_0.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670002385823 ""} { "Info" "ISGN_ENTITY_NAME" "4 nios_system_new_jtag_uart_0_scfifo_r " "Found entity 4: nios_system_new_jtag_uart_0_scfifo_r" {  } { { "nios_system_new/synthesis/submodules/nios_system_new_jtag_uart_0.v" "" { Text "S:/CPET_561_GIT/DE1_SoC_Lab9/hw/nios_system_new/synthesis/submodules/nios_system_new_jtag_uart_0.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670002385823 ""} { "Info" "ISGN_ENTITY_NAME" "5 nios_system_new_jtag_uart_0 " "Found entity 5: nios_system_new_jtag_uart_0" {  } { { "nios_system_new/synthesis/submodules/nios_system_new_jtag_uart_0.v" "" { Text "S:/CPET_561_GIT/DE1_SoC_Lab9/hw/nios_system_new/synthesis/submodules/nios_system_new_jtag_uart_0.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670002385823 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670002385823 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_new/synthesis/submodules/audio_filter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios_system_new/synthesis/submodules/audio_filter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 low_pass_filter-rtl " "Found design unit 1: low_pass_filter-rtl" {  } { { "nios_system_new/synthesis/submodules/audio_filter.vhd" "" { Text "S:/CPET_561_GIT/DE1_SoC_Lab9/hw/nios_system_new/synthesis/submodules/audio_filter.vhd" 61 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670002385835 ""} { "Info" "ISGN_ENTITY_NAME" "1 low_pass_filter " "Found entity 1: low_pass_filter" {  } { { "nios_system_new/synthesis/submodules/audio_filter.vhd" "" { Text "S:/CPET_561_GIT/DE1_SoC_Lab9/hw/nios_system_new/synthesis/submodules/audio_filter.vhd" 50 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670002385835 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670002385835 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_new/synthesis/submodules/clkdelay.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios_system_new/synthesis/submodules/clkdelay.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clkDelay-rtl " "Found design unit 1: clkDelay-rtl" {  } { { "nios_system_new/synthesis/submodules/clkDelay.vhd" "" { Text "S:/CPET_561_GIT/DE1_SoC_Lab9/hw/nios_system_new/synthesis/submodules/clkDelay.vhd" 59 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670002385844 ""} { "Info" "ISGN_ENTITY_NAME" "1 clkDelay " "Found entity 1: clkDelay" {  } { { "nios_system_new/synthesis/submodules/clkDelay.vhd" "" { Text "S:/CPET_561_GIT/DE1_SoC_Lab9/hw/nios_system_new/synthesis/submodules/clkDelay.vhd" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670002385844 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670002385844 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_new/synthesis/submodules/multiplier.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios_system_new/synthesis/submodules/multiplier.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 multiplier-SYN " "Found design unit 1: multiplier-SYN" {  } { { "nios_system_new/synthesis/submodules/multiplier.vhd" "" { Text "S:/CPET_561_GIT/DE1_SoC_Lab9/hw/nios_system_new/synthesis/submodules/multiplier.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670002385856 ""} { "Info" "ISGN_ENTITY_NAME" "1 multiplier " "Found entity 1: multiplier" {  } { { "nios_system_new/synthesis/submodules/multiplier.vhd" "" { Text "S:/CPET_561_GIT/DE1_SoC_Lab9/hw/nios_system_new/synthesis/submodules/multiplier.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670002385856 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670002385856 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_new/synthesis/submodules/altera_up_av_config_serial_bus_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system_new/synthesis/submodules/altera_up_av_config_serial_bus_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_av_config_serial_bus_controller " "Found entity 1: altera_up_av_config_serial_bus_controller" {  } { { "nios_system_new/synthesis/submodules/altera_up_av_config_serial_bus_controller.v" "" { Text "S:/CPET_561_GIT/DE1_SoC_Lab9/hw/nios_system_new/synthesis/submodules/altera_up_av_config_serial_bus_controller.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670002385869 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670002385869 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_new/synthesis/submodules/altera_up_slow_clock_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system_new/synthesis/submodules/altera_up_slow_clock_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_slow_clock_generator " "Found entity 1: altera_up_slow_clock_generator" {  } { { "nios_system_new/synthesis/submodules/altera_up_slow_clock_generator.v" "" { Text "S:/CPET_561_GIT/DE1_SoC_Lab9/hw/nios_system_new/synthesis/submodules/altera_up_slow_clock_generator.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670002385886 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670002385886 ""}
{ "Warning" "WVRFX_VERI_IGNORED_ANONYMOUS_PORT" "altera_up_av_config_auto_init altera_up_av_config_auto_init.v(51) " "Verilog Module Declaration warning at altera_up_av_config_auto_init.v(51): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"altera_up_av_config_auto_init\"" {  } { { "nios_system_new/synthesis/submodules/altera_up_av_config_auto_init.v" "" { Text "S:/CPET_561_GIT/DE1_SoC_Lab9/hw/nios_system_new/synthesis/submodules/altera_up_av_config_auto_init.v" 51 0 0 } }  } 0 10238 "Verilog Module Declaration warning at %2!s!: ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670002385897 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_new/synthesis/submodules/altera_up_av_config_auto_init.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system_new/synthesis/submodules/altera_up_av_config_auto_init.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_av_config_auto_init " "Found entity 1: altera_up_av_config_auto_init" {  } { { "nios_system_new/synthesis/submodules/altera_up_av_config_auto_init.v" "" { Text "S:/CPET_561_GIT/DE1_SoC_Lab9/hw/nios_system_new/synthesis/submodules/altera_up_av_config_auto_init.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670002385901 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670002385901 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_new/synthesis/submodules/altera_up_av_config_auto_init_dc2.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system_new/synthesis/submodules/altera_up_av_config_auto_init_dc2.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_av_config_auto_init_dc2 " "Found entity 1: altera_up_av_config_auto_init_dc2" {  } { { "nios_system_new/synthesis/submodules/altera_up_av_config_auto_init_dc2.v" "" { Text "S:/CPET_561_GIT/DE1_SoC_Lab9/hw/nios_system_new/synthesis/submodules/altera_up_av_config_auto_init_dc2.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670002385915 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670002385915 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_new/synthesis/submodules/altera_up_av_config_auto_init_d5m.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system_new/synthesis/submodules/altera_up_av_config_auto_init_d5m.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_av_config_auto_init_d5m " "Found entity 1: altera_up_av_config_auto_init_d5m" {  } { { "nios_system_new/synthesis/submodules/altera_up_av_config_auto_init_d5m.v" "" { Text "S:/CPET_561_GIT/DE1_SoC_Lab9/hw/nios_system_new/synthesis/submodules/altera_up_av_config_auto_init_d5m.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670002385927 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670002385927 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_new/synthesis/submodules/altera_up_av_config_auto_init_lcm.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system_new/synthesis/submodules/altera_up_av_config_auto_init_lcm.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_av_config_auto_init_lcm " "Found entity 1: altera_up_av_config_auto_init_lcm" {  } { { "nios_system_new/synthesis/submodules/altera_up_av_config_auto_init_lcm.v" "" { Text "S:/CPET_561_GIT/DE1_SoC_Lab9/hw/nios_system_new/synthesis/submodules/altera_up_av_config_auto_init_lcm.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670002385940 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670002385940 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_new/synthesis/submodules/altera_up_av_config_auto_init_ltm.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system_new/synthesis/submodules/altera_up_av_config_auto_init_ltm.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_av_config_auto_init_ltm " "Found entity 1: altera_up_av_config_auto_init_ltm" {  } { { "nios_system_new/synthesis/submodules/altera_up_av_config_auto_init_ltm.v" "" { Text "S:/CPET_561_GIT/DE1_SoC_Lab9/hw/nios_system_new/synthesis/submodules/altera_up_av_config_auto_init_ltm.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670002385954 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670002385954 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_new/synthesis/submodules/altera_up_av_config_auto_init_ob_de1_soc.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system_new/synthesis/submodules/altera_up_av_config_auto_init_ob_de1_soc.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_av_config_auto_init_ob_de1_soc " "Found entity 1: altera_up_av_config_auto_init_ob_de1_soc" {  } { { "nios_system_new/synthesis/submodules/altera_up_av_config_auto_init_ob_de1_soc.v" "" { Text "S:/CPET_561_GIT/DE1_SoC_Lab9/hw/nios_system_new/synthesis/submodules/altera_up_av_config_auto_init_ob_de1_soc.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670002385966 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670002385966 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_new/synthesis/submodules/altera_up_av_config_auto_init_ob_de2_115.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system_new/synthesis/submodules/altera_up_av_config_auto_init_ob_de2_115.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_av_config_auto_init_ob_de2_115 " "Found entity 1: altera_up_av_config_auto_init_ob_de2_115" {  } { { "nios_system_new/synthesis/submodules/altera_up_av_config_auto_init_ob_de2_115.v" "" { Text "S:/CPET_561_GIT/DE1_SoC_Lab9/hw/nios_system_new/synthesis/submodules/altera_up_av_config_auto_init_ob_de2_115.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670002385980 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670002385980 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_new/synthesis/submodules/altera_up_av_config_auto_init_ob_de2i_150.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system_new/synthesis/submodules/altera_up_av_config_auto_init_ob_de2i_150.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_av_config_auto_init_ob_de2i_150 " "Found entity 1: altera_up_av_config_auto_init_ob_de2i_150" {  } { { "nios_system_new/synthesis/submodules/altera_up_av_config_auto_init_ob_de2i_150.v" "" { Text "S:/CPET_561_GIT/DE1_SoC_Lab9/hw/nios_system_new/synthesis/submodules/altera_up_av_config_auto_init_ob_de2i_150.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670002385995 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670002385995 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_new/synthesis/submodules/altera_up_av_config_auto_init_ob_de10_standard.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system_new/synthesis/submodules/altera_up_av_config_auto_init_ob_de10_standard.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_av_config_auto_init_ob_de10_standard " "Found entity 1: altera_up_av_config_auto_init_ob_de10_standard" {  } { { "nios_system_new/synthesis/submodules/altera_up_av_config_auto_init_ob_de10_standard.v" "" { Text "S:/CPET_561_GIT/DE1_SoC_Lab9/hw/nios_system_new/synthesis/submodules/altera_up_av_config_auto_init_ob_de10_standard.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670002386009 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670002386009 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_new/synthesis/submodules/altera_up_av_config_auto_init_ob_audio.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system_new/synthesis/submodules/altera_up_av_config_auto_init_ob_audio.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_av_config_auto_init_ob_audio " "Found entity 1: altera_up_av_config_auto_init_ob_audio" {  } { { "nios_system_new/synthesis/submodules/altera_up_av_config_auto_init_ob_audio.v" "" { Text "S:/CPET_561_GIT/DE1_SoC_Lab9/hw/nios_system_new/synthesis/submodules/altera_up_av_config_auto_init_ob_audio.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670002386021 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670002386021 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_new/synthesis/submodules/altera_up_av_config_auto_init_ob_adv7180.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system_new/synthesis/submodules/altera_up_av_config_auto_init_ob_adv7180.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_av_config_auto_init_ob_adv7180 " "Found entity 1: altera_up_av_config_auto_init_ob_adv7180" {  } { { "nios_system_new/synthesis/submodules/altera_up_av_config_auto_init_ob_adv7180.v" "" { Text "S:/CPET_561_GIT/DE1_SoC_Lab9/hw/nios_system_new/synthesis/submodules/altera_up_av_config_auto_init_ob_adv7180.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670002386034 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670002386034 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_new/synthesis/submodules/altera_up_av_config_auto_init_ob_adv7181.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system_new/synthesis/submodules/altera_up_av_config_auto_init_ob_adv7181.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_av_config_auto_init_ob_adv7181 " "Found entity 1: altera_up_av_config_auto_init_ob_adv7181" {  } { { "nios_system_new/synthesis/submodules/altera_up_av_config_auto_init_ob_adv7181.v" "" { Text "S:/CPET_561_GIT/DE1_SoC_Lab9/hw/nios_system_new/synthesis/submodules/altera_up_av_config_auto_init_ob_adv7181.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670002386047 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670002386047 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_new/synthesis/submodules/nios_system_new_audio_and_video_config_0.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system_new/synthesis/submodules/nios_system_new_audio_and_video_config_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_new_audio_and_video_config_0 " "Found entity 1: nios_system_new_audio_and_video_config_0" {  } { { "nios_system_new/synthesis/submodules/nios_system_new_audio_and_video_config_0.v" "" { Text "S:/CPET_561_GIT/DE1_SoC_Lab9/hw/nios_system_new/synthesis/submodules/nios_system_new_audio_and_video_config_0.v" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670002386062 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670002386062 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_new/synthesis/submodules/altera_up_audio_bit_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system_new/synthesis/submodules/altera_up_audio_bit_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_audio_bit_counter " "Found entity 1: altera_up_audio_bit_counter" {  } { { "nios_system_new/synthesis/submodules/altera_up_audio_bit_counter.v" "" { Text "S:/CPET_561_GIT/DE1_SoC_Lab9/hw/nios_system_new/synthesis/submodules/altera_up_audio_bit_counter.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670002386076 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670002386076 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_new/synthesis/submodules/altera_up_audio_in_deserializer.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system_new/synthesis/submodules/altera_up_audio_in_deserializer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_audio_in_deserializer " "Found entity 1: altera_up_audio_in_deserializer" {  } { { "nios_system_new/synthesis/submodules/altera_up_audio_in_deserializer.v" "" { Text "S:/CPET_561_GIT/DE1_SoC_Lab9/hw/nios_system_new/synthesis/submodules/altera_up_audio_in_deserializer.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670002386090 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670002386090 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_new/synthesis/submodules/altera_up_audio_out_serializer.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system_new/synthesis/submodules/altera_up_audio_out_serializer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_audio_out_serializer " "Found entity 1: altera_up_audio_out_serializer" {  } { { "nios_system_new/synthesis/submodules/altera_up_audio_out_serializer.v" "" { Text "S:/CPET_561_GIT/DE1_SoC_Lab9/hw/nios_system_new/synthesis/submodules/altera_up_audio_out_serializer.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670002386103 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670002386103 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_new/synthesis/submodules/altera_up_clock_edge.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system_new/synthesis/submodules/altera_up_clock_edge.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_clock_edge " "Found entity 1: altera_up_clock_edge" {  } { { "nios_system_new/synthesis/submodules/altera_up_clock_edge.v" "" { Text "S:/CPET_561_GIT/DE1_SoC_Lab9/hw/nios_system_new/synthesis/submodules/altera_up_clock_edge.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670002386117 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670002386117 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_new/synthesis/submodules/altera_up_sync_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system_new/synthesis/submodules/altera_up_sync_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_sync_fifo " "Found entity 1: altera_up_sync_fifo" {  } { { "nios_system_new/synthesis/submodules/altera_up_sync_fifo.v" "" { Text "S:/CPET_561_GIT/DE1_SoC_Lab9/hw/nios_system_new/synthesis/submodules/altera_up_sync_fifo.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670002386131 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670002386131 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_new/synthesis/submodules/nios_system_new_audio_0.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system_new/synthesis/submodules/nios_system_new_audio_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_new_audio_0 " "Found entity 1: nios_system_new_audio_0" {  } { { "nios_system_new/synthesis/submodules/nios_system_new_audio_0.v" "" { Text "S:/CPET_561_GIT/DE1_SoC_Lab9/hw/nios_system_new/synthesis/submodules/nios_system_new_audio_0.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670002386146 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670002386146 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "S:/CPET_561_GIT/DE1_SoC_Lab9/hw/output_files/Audio_Filter.map.smsg " "Generated suppressed messages file S:/CPET_561_GIT/DE1_SoC_Lab9/hw/output_files/Audio_Filter.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670002386326 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 2 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4871 " "Peak virtual memory: 4871 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1670002387794 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Dec 02 12:33:07 2022 " "Processing ended: Fri Dec 02 12:33:07 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1670002387794 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1670002387794 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:19 " "Total CPU time (on all processors): 00:00:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1670002387794 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1670002387794 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 2 s " "Quartus Prime Full Compilation was unsuccessful. 3 errors, 2 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1670002388634 ""}
