/*
Developer   - Sriram Venkata Krishna
Date        - 07-09-2025
Platform    - HDL Bits
*/

//039. Reduction Operator - 100 Gates

module top_module
    ( 
        input [99:0] in,
        output out_and, out_or,
        output out_xor 
    );
    
    assign out_and = (& in[99:0]);
    assign out_or = (| in[99:0]);
    
    assign out_xor = (^ in[99:0]);

endmodule
