{
  "Features": {
    "Bitness": 64,
    "EnabledHostFeatures": [],
    "DisabledHostFeatures": [
      "SVE128",
      "SVE256"
    ]
  },
  "Instructions": {
    "pshufb mm0, mm1": {
      "ExpectedInstructionCount": 6,
      "Optimal": "Yes",
      "Comment": [
        "NP 0x0f 0x38 0x00"
      ],
      "ExpectedArm64ASM": [
        "ldr d4, [x28, #752]",
        "ldr d5, [x28, #768]",
        "movi v6.16b, #0x87",
        "and v5.16b, v5.16b, v6.16b",
        "tbl v4.8b, {v4.16b}, v5.8b",
        "str d4, [x28, #752]"
      ]
    },
    "pshufb xmm0, xmm1": {
      "ExpectedInstructionCount": 3,
      "Optimal": "Yes",
      "Comment": [
        "0x66 0x0f 0x38 0x00"
      ],
      "ExpectedArm64ASM": [
        "movi v4.16b, #0x8f",
        "and v4.16b, v17.16b, v4.16b",
        "tbl v16.16b, {v16.16b}, v4.16b"
      ]
    },
    "phaddw mm0, mm1": {
      "ExpectedInstructionCount": 4,
      "Optimal": "Yes",
      "Comment": [
        "NP 0x0f 0x38 0x01"
      ],
      "ExpectedArm64ASM": [
        "ldr d4, [x28, #768]",
        "ldr d5, [x28, #752]",
        "addp v4.4h, v5.4h, v4.4h",
        "str d4, [x28, #752]"
      ]
    },
    "phaddw xmm0, xmm1": {
      "ExpectedInstructionCount": 1,
      "Optimal": "Yes",
      "Comment": [
        "0x66 0x0f 0x38 0x01"
      ],
      "ExpectedArm64ASM": [
        "addp v16.8h, v16.8h, v17.8h"
      ]
    },
    "phaddd mm0, mm1": {
      "ExpectedInstructionCount": 4,
      "Optimal": "Yes",
      "Comment": [
        "NP 0x0f 0x38 0x02"
      ],
      "ExpectedArm64ASM": [
        "ldr d4, [x28, #768]",
        "ldr d5, [x28, #752]",
        "addp v4.2s, v5.2s, v4.2s",
        "str d4, [x28, #752]"
      ]
    },
    "phaddd xmm0, xmm1": {
      "ExpectedInstructionCount": 1,
      "Optimal": "Yes",
      "Comment": [
        "0x66 0x0f 0x38 0x02"
      ],
      "ExpectedArm64ASM": [
        "addp v16.4s, v16.4s, v17.4s"
      ]
    },
    "phaddsw mm0, mm1": {
      "ExpectedInstructionCount": 6,
      "Optimal": "Yes",
      "Comment": [
        "NP 0x0f 0x38 0x03"
      ],
      "ExpectedArm64ASM": [
        "ldr d4, [x28, #752]",
        "ldr d5, [x28, #768]",
        "uzp1 v6.4h, v4.4h, v5.4h",
        "uzp2 v4.4h, v4.4h, v5.4h",
        "sqadd v4.8h, v6.8h, v4.8h",
        "str d4, [x28, #752]"
      ]
    },
    "phaddsw xmm0, xmm1": {
      "ExpectedInstructionCount": 3,
      "Optimal": "Yes",
      "Comment": [
        "0x66 0x0f 0x38 0x03"
      ],
      "ExpectedArm64ASM": [
        "uzp1 v4.8h, v16.8h, v17.8h",
        "uzp2 v5.8h, v16.8h, v17.8h",
        "sqadd v16.8h, v4.8h, v5.8h"
      ]
    },
    "pmaddubsw mm0, mm1": {
      "ExpectedInstructionCount": 9,
      "Optimal": "Unknown",
      "Comment": [
        "NP 0x0f 0x38 0x04"
      ],
      "ExpectedArm64ASM": [
        "ldr d4, [x28, #752]",
        "ldr d5, [x28, #768]",
        "uxtl v4.8h, v4.8b",
        "sxtl v5.8h, v5.8b",
        "smull v6.4s, v4.4h, v5.4h",
        "smull2 v4.4s, v4.8h, v5.8h",
        "addp v4.4s, v6.4s, v4.4s",
        "sqxtn v4.4h, v4.4s",
        "str d4, [x28, #752]"
      ]
    },
    "pmaddubsw xmm0, xmm1": {
      "ExpectedInstructionCount": 9,
      "Optimal": "No",
      "Comment": [
        "{u,s}xtl{,2} and uzp{1,2} can be more optimal",
        "Up-front zero extend and sign extend the elements in place",
        "This allows extracting even and odd elements up-front so we don't need the unzips at the end",
        "Requires implementing IR ops for BIC (vector, immediate)",
        "0x66 0x0f 0x38 0x04"
      ],
      "ExpectedArm64ASM": [
        "uxtl v4.8h, v16.8b",
        "sxtl v5.8h, v17.8b",
        "mul v4.8h, v4.8h, v5.8h",
        "uxtl2 v5.8h, v16.16b",
        "sxtl2 v6.8h, v17.16b",
        "mul v5.8h, v5.8h, v6.8h",
        "uzp1 v6.8h, v4.8h, v5.8h",
        "uzp2 v4.8h, v4.8h, v5.8h",
        "sqadd v16.8h, v6.8h, v4.8h"
      ]
    },
    "phsubw mm0, mm1": {
      "ExpectedInstructionCount": 6,
      "Optimal": "Yes",
      "Comment": [
        "NP 0x0f 0x38 0x05"
      ],
      "ExpectedArm64ASM": [
        "ldr d4, [x28, #752]",
        "ldr d5, [x28, #768]",
        "uzp1 v6.4h, v4.4h, v5.4h",
        "uzp2 v4.4h, v4.4h, v5.4h",
        "sub v4.8h, v6.8h, v4.8h",
        "str d4, [x28, #752]"
      ]
    },
    "phsubw xmm0, xmm1": {
      "ExpectedInstructionCount": 3,
      "Optimal": "Yes",
      "Comment": [
        "0x66 0x0f 0x38 0x05"
      ],
      "ExpectedArm64ASM": [
        "uzp1 v4.8h, v16.8h, v17.8h",
        "uzp2 v5.8h, v16.8h, v17.8h",
        "sub v16.8h, v4.8h, v5.8h"
      ]
    },
    "phsubd mm0, mm1": {
      "ExpectedInstructionCount": 6,
      "Optimal": "Yes",
      "Comment": [
        "NP 0x0f 0x38 0x06"
      ],
      "ExpectedArm64ASM": [
        "ldr d4, [x28, #752]",
        "ldr d5, [x28, #768]",
        "uzp1 v6.2s, v4.2s, v5.2s",
        "uzp2 v4.2s, v4.2s, v5.2s",
        "sub v4.4s, v6.4s, v4.4s",
        "str d4, [x28, #752]"
      ]
    },
    "phsubd xmm0, xmm1": {
      "ExpectedInstructionCount": 3,
      "Optimal": "Yes",
      "Comment": [
        "0x66 0x0f 0x38 0x06"
      ],
      "ExpectedArm64ASM": [
        "uzp1 v4.4s, v16.4s, v17.4s",
        "uzp2 v5.4s, v16.4s, v17.4s",
        "sub v16.4s, v4.4s, v5.4s"
      ]
    },
    "phsubsw mm0, mm1": {
      "ExpectedInstructionCount": 6,
      "Optimal": "Yes",
      "Comment": [
        "NP 0x0f 0x38 0x07"
      ],
      "ExpectedArm64ASM": [
        "ldr d4, [x28, #752]",
        "ldr d5, [x28, #768]",
        "uzp1 v6.4h, v4.4h, v5.4h",
        "uzp2 v4.4h, v4.4h, v5.4h",
        "sqsub v4.8h, v6.8h, v4.8h",
        "str d4, [x28, #752]"
      ]
    },
    "phsubsw xmm0, xmm1": {
      "ExpectedInstructionCount": 3,
      "Optimal": "Yes",
      "Comment": [
        "0x66 0x0f 0x38 0x07"
      ],
      "ExpectedArm64ASM": [
        "uzp1 v4.8h, v16.8h, v17.8h",
        "uzp2 v5.8h, v16.8h, v17.8h",
        "sqsub v16.8h, v4.8h, v5.8h"
      ]
    },
    "psignb mm0, mm1": {
      "ExpectedInstructionCount": 6,
      "Optimal": "Yes",
      "Comment": [
        "NP 0x0f 0x38 0x08"
      ],
      "ExpectedArm64ASM": [
        "ldr d4, [x28, #768]",
        "ldr d5, [x28, #752]",
        "sqshl v4.8b, v4.8b, #7",
        "srshr v4.8b, v4.8b, #7",
        "mul v4.16b, v5.16b, v4.16b",
        "str d4, [x28, #752]"
      ]
    },
    "psignb xmm0, xmm1": {
      "ExpectedInstructionCount": 3,
      "Optimal": "Yes",
      "Comment": [
        "0x66 0x0f 0x38 0x08"
      ],
      "ExpectedArm64ASM": [
        "sqshl v4.16b, v17.16b, #7",
        "srshr v4.16b, v4.16b, #7",
        "mul v16.16b, v16.16b, v4.16b"
      ]
    },
    "psignw mm0, mm1": {
      "ExpectedInstructionCount": 6,
      "Optimal": "Yes",
      "Comment": [
        "NP 0x0f 0x38 0x09"
      ],
      "ExpectedArm64ASM": [
        "ldr d4, [x28, #768]",
        "ldr d5, [x28, #752]",
        "sqshl v4.4h, v4.4h, #15",
        "srshr v4.4h, v4.4h, #15",
        "mul v4.8h, v5.8h, v4.8h",
        "str d4, [x28, #752]"
      ]
    },
    "psignw xmm0, xmm1": {
      "ExpectedInstructionCount": 3,
      "Optimal": "Yes",
      "Comment": [
        "0x66 0x0f 0x38 0x09"
      ],
      "ExpectedArm64ASM": [
        "sqshl v4.8h, v17.8h, #15",
        "srshr v4.8h, v4.8h, #15",
        "mul v16.8h, v16.8h, v4.8h"
      ]
    },
    "psignd mm0, mm1": {
      "ExpectedInstructionCount": 6,
      "Optimal": "Yes",
      "Comment": [
        "NP 0x0f 0x38 0x0a"
      ],
      "ExpectedArm64ASM": [
        "ldr d4, [x28, #768]",
        "ldr d5, [x28, #752]",
        "sqshl v4.2s, v4.2s, #31",
        "srshr v4.2s, v4.2s, #31",
        "mul v4.4s, v5.4s, v4.4s",
        "str d4, [x28, #752]"
      ]
    },
    "psignd xmm0, xmm1": {
      "ExpectedInstructionCount": 3,
      "Optimal": "Yes",
      "Comment": [
        "0x66 0x0f 0x38 0x0a"
      ],
      "ExpectedArm64ASM": [
        "sqshl v4.4s, v17.4s, #31",
        "srshr v4.4s, v4.4s, #31",
        "mul v16.4s, v16.4s, v4.4s"
      ]
    },
    "pmulhrsw mm0, mm1": {
      "ExpectedInstructionCount": 8,
      "Optimal": "No",
      "Comment": [
        "Might be able to use sqdmulh",
        "NP 0x0f 0x38 0x0b"
      ],
      "ExpectedArm64ASM": [
        "ldr d4, [x28, #752]",
        "ldr d5, [x28, #768]",
        "smull v4.4s, v4.4h, v5.4h",
        "sshr v4.4s, v4.4s, #14",
        "movi v5.4s, #0x1, lsl #0",
        "add v4.4s, v4.4s, v5.4s",
        "shrn v4.4h, v4.4s, #1",
        "str d4, [x28, #752]"
      ]
    },
    "pmulhrsw xmm0, xmm1": {
      "ExpectedInstructionCount": 11,
      "Optimal": "No",
      "Comment": [
        "Might be able to use sqdmulh",
        "0x66 0x0f 0x38 0x0b"
      ],
      "ExpectedArm64ASM": [
        "smull v4.4s, v16.4h, v17.4h",
        "smull2 v5.4s, v16.8h, v17.8h",
        "sshr v4.4s, v4.4s, #14",
        "sshr v5.4s, v5.4s, #14",
        "movi v6.4s, #0x1, lsl #0",
        "add v4.4s, v4.4s, v6.4s",
        "add v5.4s, v5.4s, v6.4s",
        "shrn v4.4h, v4.4s, #1",
        "mov v0.16b, v4.16b",
        "shrn2 v0.8h, v5.4s, #1",
        "mov v16.16b, v0.16b"
      ]
    },
    "pblendvb xmm0, xmm1": {
      "ExpectedInstructionCount": 2,
      "Optimal": "Yes",
      "Comment": [
        "0x66 0x0f 0x38 0x10"
      ],
      "ExpectedArm64ASM": [
        "sshr v4.16b, v16.16b, #7",
        "bit v16.16b, v17.16b, v4.16b"
      ]
    },
    "blendvps xmm0, xmm1": {
      "ExpectedInstructionCount": 2,
      "Optimal": "Yes",
      "Comment": [
        "0x66 0x0f 0x38 0x14"
      ],
      "ExpectedArm64ASM": [
        "sshr v4.4s, v16.4s, #31",
        "bit v16.16b, v17.16b, v4.16b"
      ]
    },
    "blendvpd xmm0, xmm1": {
      "ExpectedInstructionCount": 2,
      "Optimal": "Yes",
      "Comment": [
        "0x66 0x0f 0x38 0x15"
      ],
      "ExpectedArm64ASM": [
        "sshr v4.2d, v16.2d, #63",
        "bit v16.16b, v17.16b, v4.16b"
      ]
    },
    "pblendvb xmm1, xmm2": {
      "ExpectedInstructionCount": 2,
      "Optimal": "Yes",
      "Comment": [
        "0x66 0x0f 0x38 0x10"
      ],
      "ExpectedArm64ASM": [
        "sshr v4.16b, v16.16b, #7",
        "bit v17.16b, v18.16b, v4.16b"
      ]
    },
    "blendvps xmm1, xmm2": {
      "ExpectedInstructionCount": 2,
      "Optimal": "Yes",
      "Comment": [
        "0x66 0x0f 0x38 0x14"
      ],
      "ExpectedArm64ASM": [
        "sshr v4.4s, v16.4s, #31",
        "bit v17.16b, v18.16b, v4.16b"
      ]
    },
    "blendvpd xmm1, xmm2": {
      "ExpectedInstructionCount": 2,
      "Optimal": "Yes",
      "Comment": [
        "0x66 0x0f 0x38 0x15"
      ],
      "ExpectedArm64ASM": [
        "sshr v4.2d, v16.2d, #63",
        "bit v17.16b, v18.16b, v4.16b"
      ]
    },
    "ptest xmm0, xmm1": {
      "ExpectedInstructionCount": 24,
      "Optimal": "No",
      "Comment": [
        "0x66 0x0f 0x38 0x17"
      ],
      "ExpectedArm64ASM": [
        "and v4.16b, v16.16b, v17.16b",
        "bic v5.16b, v17.16b, v16.16b",
        "cnt v4.16b, v4.16b",
        "cnt v5.16b, v5.16b",
        "addv h4, v4.8h",
        "addv h5, v5.8h",
        "umov w20, v4.h[0]",
        "umov w21, v5.h[0]",
        "mov w22, #0x0",
        "mov w23, #0x1",
        "cmp w20, #0x0 (0)",
        "cset w20, eq",
        "cmp w21, #0x0 (0)",
        "cset w21, eq",
        "ldr w24, [x28, #728]",
        "mov w0, w24",
        "bfi w0, w20, #30, #1",
        "mov w20, w0",
        "bfi w20, w21, #29, #1",
        "mov w21, #0x90000000",
        "bic x20, x20, x21",
        "strb w23, [x28, #706]",
        "strb w22, [x28, #708]",
        "str w20, [x28, #728]"
      ]
    },
    "pabsb mm0, mm1": {
      "ExpectedInstructionCount": 3,
      "Optimal": "Yes",
      "Comment": [
        "NP 0x0f 0x38 0x1c"
      ],
      "ExpectedArm64ASM": [
        "ldr d4, [x28, #768]",
        "abs v4.16b, v4.16b",
        "str d4, [x28, #752]"
      ]
    },
    "pabsb xmm0, xmm1": {
      "ExpectedInstructionCount": 1,
      "Optimal": "Yes",
      "Comment": [
        "0x66 0x0f 0x38 0x1c"
      ],
      "ExpectedArm64ASM": [
        "abs v16.16b, v17.16b"
      ]
    },
    "pabsw mm0, mm1": {
      "ExpectedInstructionCount": 3,
      "Optimal": "Yes",
      "Comment": [
        "NP 0x0f 0x38 0x1d"
      ],
      "ExpectedArm64ASM": [
        "ldr d4, [x28, #768]",
        "abs v4.8h, v4.8h",
        "str d4, [x28, #752]"
      ]
    },
    "pabsw xmm0, xmm1": {
      "ExpectedInstructionCount": 1,
      "Optimal": "Yes",
      "Comment": [
        "0x66 0x0f 0x38 0x1d"
      ],
      "ExpectedArm64ASM": [
        "abs v16.8h, v17.8h"
      ]
    },
    "pabsd mm0, mm1": {
      "ExpectedInstructionCount": 3,
      "Optimal": "Yes",
      "Comment": [
        "NP 0x0f 0x38 0x1e"
      ],
      "ExpectedArm64ASM": [
        "ldr d4, [x28, #768]",
        "abs v4.4s, v4.4s",
        "str d4, [x28, #752]"
      ]
    },
    "pabsd xmm0, xmm1": {
      "ExpectedInstructionCount": 1,
      "Optimal": "Yes",
      "Comment": [
        "0x66 0x0f 0x38 0x1e"
      ],
      "ExpectedArm64ASM": [
        "abs v16.4s, v17.4s"
      ]
    },
    "pmovzxbw xmm0, xmm1": {
      "ExpectedInstructionCount": 1,
      "Optimal": "Yes",
      "Comment": [
        "0x66 0x0f 0x38 0x30"
      ],
      "ExpectedArm64ASM": [
        "uxtl v16.8h, v17.8b"
      ]
    },
    "pmovzxbd xmm0, xmm1": {
      "ExpectedInstructionCount": 2,
      "Optimal": "Yes",
      "Comment": [
        "0x66 0x0f 0x38 0x31"
      ],
      "ExpectedArm64ASM": [
        "uxtl v4.8h, v17.8b",
        "uxtl v16.4s, v4.4h"
      ]
    },
    "pmovzxbq xmm0, xmm1": {
      "ExpectedInstructionCount": 3,
      "Optimal": "Yes",
      "Comment": [
        "0x66 0x0f 0x38 0x32"
      ],
      "ExpectedArm64ASM": [
        "uxtl v4.8h, v17.8b",
        "uxtl v4.4s, v4.4h",
        "uxtl v16.2d, v4.2s"
      ]
    },
    "pmovzxwd xmm0, xmm1": {
      "ExpectedInstructionCount": 1,
      "Optimal": "Yes",
      "Comment": [
        "0x66 0x0f 0x38 0x33"
      ],
      "ExpectedArm64ASM": [
        "uxtl v16.4s, v17.4h"
      ]
    },
    "pmovzxwq xmm0, xmm1": {
      "ExpectedInstructionCount": 2,
      "Optimal": "Yes",
      "Comment": [
        "0x66 0x0f 0x38 0x34"
      ],
      "ExpectedArm64ASM": [
        "uxtl v4.4s, v17.4h",
        "uxtl v16.2d, v4.2s"
      ]
    },
    "pmovzxdq xmm0, xmm1": {
      "ExpectedInstructionCount": 1,
      "Optimal": "Yes",
      "Comment": [
        "0x66 0x0f 0x38 0x35"
      ],
      "ExpectedArm64ASM": [
        "uxtl v16.2d, v17.2s"
      ]
    },
    "pcmpgtq xmm0, xmm1": {
      "ExpectedInstructionCount": 1,
      "Optimal": "Yes",
      "Comment": [
        "0x66 0x0f 0x38 0x37"
      ],
      "ExpectedArm64ASM": [
        "cmgt v16.2d, v16.2d, v17.2d"
      ]
    },
    "pminsb xmm0, xmm1": {
      "ExpectedInstructionCount": 1,
      "Optimal": "Yes",
      "Comment": [
        "0x66 0x0f 0x38 0x38"
      ],
      "ExpectedArm64ASM": [
        "smin v16.16b, v16.16b, v17.16b"
      ]
    },
    "pminsd xmm0, xmm1": {
      "ExpectedInstructionCount": 1,
      "Optimal": "Yes",
      "Comment": [
        "0x66 0x0f 0x38 0x39"
      ],
      "ExpectedArm64ASM": [
        "smin v16.4s, v16.4s, v17.4s"
      ]
    },
    "pminuw xmm0, xmm1": {
      "ExpectedInstructionCount": 1,
      "Optimal": "Yes",
      "Comment": [
        "0x66 0x0f 0x38 0x3a"
      ],
      "ExpectedArm64ASM": [
        "umin v16.8h, v16.8h, v17.8h"
      ]
    },
    "pminud xmm0, xmm1": {
      "ExpectedInstructionCount": 1,
      "Optimal": "Yes",
      "Comment": [
        "0x66 0x0f 0x38 0x3b"
      ],
      "ExpectedArm64ASM": [
        "umin v16.4s, v16.4s, v17.4s"
      ]
    },
    "pmaxsb xmm0, xmm1": {
      "ExpectedInstructionCount": 1,
      "Optimal": "Yes",
      "Comment": [
        "0x66 0x0f 0x38 0x3c"
      ],
      "ExpectedArm64ASM": [
        "smax v16.16b, v16.16b, v17.16b"
      ]
    },
    "pmaxsd xmm0, xmm1": {
      "ExpectedInstructionCount": 1,
      "Optimal": "Yes",
      "Comment": [
        "0x66 0x0f 0x38 0x3d"
      ],
      "ExpectedArm64ASM": [
        "smax v16.4s, v16.4s, v17.4s"
      ]
    },
    "pmaxuw xmm0, xmm1": {
      "ExpectedInstructionCount": 1,
      "Optimal": "Yes",
      "Comment": [
        "0x66 0x0f 0x38 0x3e"
      ],
      "ExpectedArm64ASM": [
        "umax v16.8h, v16.8h, v17.8h"
      ]
    },
    "pmaxud xmm0, xmm1": {
      "ExpectedInstructionCount": 1,
      "Optimal": "Yes",
      "Comment": [
        "0x66 0x0f 0x38 0x3f"
      ],
      "ExpectedArm64ASM": [
        "umax v16.4s, v16.4s, v17.4s"
      ]
    },
    "pmulld xmm0, xmm1": {
      "ExpectedInstructionCount": 1,
      "Optimal": "Yes",
      "Comment": [
        "0x66 0x0f 0x38 0x40"
      ],
      "ExpectedArm64ASM": [
        "mul v16.4s, v16.4s, v17.4s"
      ]
    },
    "phminposuw xmm0, xmm1": {
      "ExpectedInstructionCount": 7,
      "Optimal": "Yes",
      "Comment": [
        "0x66 0x0f 0x38 0x41"
      ],
      "ExpectedArm64ASM": [
        "ldr x0, [x28, #1552]",
        "ldr q4, [x0]",
        "zip1 v5.8h, v4.8h, v17.8h",
        "zip2 v4.8h, v4.8h, v17.8h",
        "umin v4.4s, v5.4s, v4.4s",
        "uminv s4, v4.4s",
        "rev32 v16.8h, v4.8h"
      ]
    },
    "sha1nexte xmm0, xmm1": {
      "ExpectedInstructionCount": 6,
      "Optimal": "No",
      "Comment": [
        "0x66 0x0f 0x38 0xc8"
      ],
      "ExpectedArm64ASM": [
        "mov w20, v16.s[3]",
        "ror w20, w20, #2",
        "mov w21, v17.s[3]",
        "add w20, w21, w20",
        "mov v16.16b, v17.16b",
        "mov v16.s[3], w20"
      ]
    },
    "sha1msg1 xmm0, xmm1": {
      "ExpectedInstructionCount": 2,
      "Optimal": "Yes",
      "Comment": [
        "0x66 0x0f 0x38 0xc9"
      ],
      "ExpectedArm64ASM": [
        "ext v4.16b, v17.16b, v16.16b, #8",
        "eor v16.16b, v16.16b, v4.16b"
      ]
    },
    "sha1msg2 xmm0, xmm1": {
      "ExpectedInstructionCount": 21,
      "Optimal": "No",
      "Comment": [
        "0x66 0x0f 0x38 0xca"
      ],
      "ExpectedArm64ASM": [
        "mov w20, v17.s[2]",
        "mov w21, v17.s[1]",
        "mov w22, v17.s[0]",
        "mov w23, v16.s[3]",
        "eor w20, w23, w20",
        "ror w20, w20, #31",
        "mov w23, v16.s[2]",
        "eor w21, w23, w21",
        "ror w21, w21, #31",
        "mov w23, v16.s[1]",
        "eor w22, w23, w22",
        "ror w22, w22, #31",
        "mov w23, v16.s[0]",
        "eor w23, w23, w20",
        "ror w23, w23, #31",
        "mov v4.16b, v16.16b",
        "mov v4.s[3], w20",
        "mov v4.s[2], w21",
        "mov v4.s[1], w22",
        "mov v16.16b, v4.16b",
        "mov v16.s[0], w23"
      ]
    },
    "sha256rnds2 xmm0, xmm1": {
      "ExpectedInstructionCount": 106,
      "Optimal": "No",
      "Comment": [
        "0x66 0x0f 0x38 0xcb"
      ],
      "ExpectedArm64ASM": [
        "sub sp, sp, #0x120 (288)",
        "mov v4.16b, v16.16b",
        "mov w20, v17.s[3]",
        "mov w21, v17.s[2]",
        "mov w22, v4.s[3]",
        "mov w23, v4.s[2]",
        "str w23, [sp]",
        "mov w23, v17.s[1]",
        "mov w24, v17.s[0]",
        "mov w25, v4.s[1]",
        "mov w26, v4.s[0]",
        "mov w27, v16.s[0]",
        "mov w30, v16.s[1]",
        "str w30, [sp, #32]",
        "and w30, w23, w24",
        "str w24, [sp, #64]",
        "bic w24, w25, w23",
        "str w25, [sp, #96]",
        "eor w24, w30, w24",
        "ror w25, w23, #6",
        "ror w30, w23, #11",
        "eor w25, w25, w30",
        "ror w30, w23, #25",
        "eor w25, w25, w30",
        "add w24, w24, w25",
        "add w24, w24, w27",
        "add w24, w24, w26",
        "and w25, w20, w21",
        "and w30, w20, w22",
        "eor w25, w25, w30",
        "and w30, w21, w22",
        "str w21, [sp, #160]",
        "str w22, [sp, #128]",
        "eor w21, w25, w30",
        "add w21, w24, w21",
        "ror w22, w20, #2",
        "ror w24, w20, #13",
        "eor w22, w22, w24",
        "ror w24, w20, #22",
        "eor w22, w22, w24",
        "add w21, w21, w22",
        "str w21, [sp, #192]",
        "ldr w21, [sp, #64]",
        "and w22, w23, w21",
        "ldr w24, [sp, #96]",
        "bic w25, w24, w23",
        "eor w22, w22, w25",
        "ror w25, w23, #6",
        "ror w30, w23, #11",
        "eor w25, w25, w30",
        "ror w30, w23, #25",
        "eor w25, w25, w30",
        "add w22, w22, w25",
        "add w22, w22, w27",
        "add w22, w22, w26",
        "ldr w25, [sp]",
        "add w22, w22, w25",
        "and w25, w22, w23",
        "bic w26, w21, w22",
        "eor w25, w25, w26",
        "ror w26, w22, #6",
        "ror w27, w22, #11",
        "eor w26, w26, w27",
        "ror w27, w22, #25",
        "eor w26, w26, w27",
        "add w25, w25, w26",
        "ldr w26, [sp, #32]",
        "add w25, w25, w26",
        "str w26, [sp, #256]",
        "add w25, w25, w24",
        "str w24, [sp, #224]",
        "ldr w24, [sp, #192]",
        "and w26, w24, w20",
        "ldr w27, [sp, #160]",
        "and w30, w24, w27",
        "eor w26, w26, w30",
        "and w20, w20, w27",
        "eor w20, w26, w20",
        "add w20, w25, w20",
        "ror w25, w24, #2",
        "ror w26, w24, #13",
        "eor w25, w25, w26",
        "ror w26, w24, #22",
        "eor w25, w25, w26",
        "add w20, w20, w25",
        "and w23, w22, w23",
        "bic w21, w21, w22",
        "eor w21, w23, w21",
        "ror w23, w22, #6",
        "ror w25, w22, #11",
        "eor w23, w23, w25",
        "ror w25, w22, #25",
        "eor w23, w23, w25",
        "add w21, w21, w23",
        "ldr w23, [sp, #256]",
        "add w21, w21, w23",
        "ldr w23, [sp, #224]",
        "add w21, w21, w23",
        "ldr w23, [sp, #128]",
        "add w21, w21, w23",
        "mov v4.s[3], w20",
        "mov v4.s[2], w24",
        "mov v4.s[1], w21",
        "mov v16.16b, v4.16b",
        "mov v16.s[0], w22",
        "add sp, sp, #0x120 (288)"
      ]
    },
    "sha256msg1 xmm0, xmm1": {
      "ExpectedInstructionCount": 35,
      "Optimal": "No",
      "Comment": [
        "0x66 0x0f 0x38 0xcc"
      ],
      "ExpectedArm64ASM": [
        "mov w20, v17.s[0]",
        "mov w21, v16.s[3]",
        "mov w22, v16.s[2]",
        "mov w23, v16.s[1]",
        "mov w24, v16.s[0]",
        "ror w25, w20, #7",
        "ror w26, w20, #18",
        "eor w25, w25, w26",
        "lsr w20, w20, #3",
        "eor w20, w25, w20",
        "add w20, w21, w20",
        "ror w25, w21, #7",
        "ror w26, w21, #18",
        "eor w25, w25, w26",
        "lsr w21, w21, #3",
        "eor w21, w25, w21",
        "add w21, w22, w21",
        "ror w25, w22, #7",
        "ror w26, w22, #18",
        "eor w25, w25, w26",
        "lsr w22, w22, #3",
        "eor w22, w25, w22",
        "add w22, w23, w22",
        "ror w25, w23, #7",
        "ror w26, w23, #18",
        "eor w25, w25, w26",
        "lsr w23, w23, #3",
        "eor w23, w25, w23",
        "add w23, w24, w23",
        "mov v4.16b, v16.16b",
        "mov v4.s[3], w20",
        "mov v4.s[2], w21",
        "mov v4.s[1], w22",
        "mov v16.16b, v4.16b",
        "mov v16.s[0], w23"
      ]
    },
    "sha256msg2 xmm0, xmm1": {
      "ExpectedInstructionCount": 36,
      "Optimal": "No",
      "Comment": [
        "0x66 0x0f 0x38 0xcd"
      ],
      "ExpectedArm64ASM": [
        "mov w20, v17.s[2]",
        "mov w21, v17.s[3]",
        "mov w22, v16.s[0]",
        "ror w23, w20, #17",
        "ror w24, w20, #19",
        "eor w23, w23, w24",
        "lsr w20, w20, #10",
        "eor w20, w23, w20",
        "add w20, w22, w20",
        "mov w22, v16.s[1]",
        "ror w23, w21, #17",
        "ror w24, w21, #19",
        "eor w23, w23, w24",
        "lsr w21, w21, #10",
        "eor w21, w23, w21",
        "add w21, w22, w21",
        "mov w22, v16.s[2]",
        "ror w23, w20, #17",
        "ror w24, w20, #19",
        "eor w23, w23, w24",
        "lsr w24, w20, #10",
        "eor w23, w23, w24",
        "add w22, w22, w23",
        "mov w23, v16.s[3]",
        "ror w24, w21, #17",
        "ror w25, w21, #19",
        "eor w24, w24, w25",
        "lsr w25, w21, #10",
        "eor w24, w24, w25",
        "add w23, w23, w24",
        "mov v4.16b, v16.16b",
        "mov v4.s[3], w23",
        "mov v4.s[2], w22",
        "mov v4.s[1], w21",
        "mov v16.16b, v4.16b",
        "mov v16.s[0], w20"
      ]
    },
    "aesimc xmm0, xmm1": {
      "ExpectedInstructionCount": 1,
      "Optimal": "Yes",
      "Comment": [
        "0x66 0x0f 0x38 0xdb"
      ],
      "ExpectedArm64ASM": [
        "unimplemented (Unimplemented)"
      ]
    },
    "aesenc xmm0, xmm1": {
      "ExpectedInstructionCount": 4,
      "Optimal": "Yes",
      "Comment": [
        "0x66 0x0f 0x38 0xdc"
      ],
      "ExpectedArm64ASM": [
        "movi v4.2d, #0x0",
        "unimplemented (Unimplemented)",
        "unimplemented (Unimplemented)",
        "eor v16.16b, v16.16b, v17.16b"
      ]
    },
    "aesenclast xmm0, xmm1": {
      "ExpectedInstructionCount": 3,
      "Optimal": "Yes",
      "Comment": [
        "0x66 0x0f 0x38 0xdd"
      ],
      "ExpectedArm64ASM": [
        "movi v4.2d, #0x0",
        "unimplemented (Unimplemented)",
        "eor v16.16b, v16.16b, v17.16b"
      ]
    },
    "aesdec xmm0, xmm1": {
      "ExpectedInstructionCount": 4,
      "Optimal": "Yes",
      "Comment": [
        "0x66 0x0f 0x38 0xde"
      ],
      "ExpectedArm64ASM": [
        "movi v4.2d, #0x0",
        "unimplemented (Unimplemented)",
        "unimplemented (Unimplemented)",
        "eor v16.16b, v16.16b, v17.16b"
      ]
    },
    "aesdeclast xmm0, xmm1": {
      "ExpectedInstructionCount": 3,
      "Optimal": "Yes",
      "Comment": [
        "0x66 0x0f 0x38 0xdf"
      ],
      "ExpectedArm64ASM": [
        "movi v4.2d, #0x0",
        "unimplemented (Unimplemented)",
        "eor v16.16b, v16.16b, v17.16b"
      ]
    },
    "movbe ax, word [rbx]": {
      "ExpectedInstructionCount": 4,
      "Optimal": "No",
      "Comment": [
        "0x66 0x0f 0x38 0xf0"
      ],
      "ExpectedArm64ASM": [
        "ldrh w20, [x7]",
        "rev w20, w20",
        "lsr w20, w20, #16",
        "bfxil x4, x20, #0, #16"
      ]
    },
    "movbe eax, dword [rbx]": {
      "ExpectedInstructionCount": 2,
      "Optimal": "Yes",
      "Comment": [
        "0x66 0x0f 0x38 0xf0"
      ],
      "ExpectedArm64ASM": [
        "ldr w20, [x7]",
        "rev w4, w20"
      ]
    },
    "movbe rax, qword [rbx]": {
      "ExpectedInstructionCount": 2,
      "Optimal": "Yes",
      "Comment": [
        "REX.W 0x66 0x0f 0x38 0xf0"
      ],
      "ExpectedArm64ASM": [
        "ldr x20, [x7]",
        "rev x4, x20"
      ]
    },
    "crc32 eax, bl": {
      "ExpectedInstructionCount": 3,
      "Optimal": "No",
      "Comment": [
        "0xf2 0x0f 0x38 0xf0"
      ],
      "ExpectedArm64ASM": [
        "lsr w20, w4, #0",
        "uxtb w21, w7",
        "crc32cb w4, w20, w21"
      ]
    },
    "crc32 eax, bx": {
      "ExpectedInstructionCount": 3,
      "Optimal": "No",
      "Comment": [
        "0xf2 0x0f 0x38 0xf1"
      ],
      "ExpectedArm64ASM": [
        "lsr w20, w4, #0",
        "uxth w21, w7",
        "crc32ch w4, w20, w21"
      ]
    },
    "crc32 eax, ebx": {
      "ExpectedInstructionCount": 3,
      "Optimal": "No",
      "Comment": [
        "0xf2 0x0f 0x38 0xf1"
      ],
      "ExpectedArm64ASM": [
        "lsr w20, w4, #0",
        "lsr w21, w7, #0",
        "crc32cw w4, w20, w21"
      ]
    },
    "crc32 rax, bl": {
      "ExpectedInstructionCount": 2,
      "Optimal": "No",
      "Comment": [
        "0xf2 0x0f 0x38 0xf0"
      ],
      "ExpectedArm64ASM": [
        "uxtb w20, w7",
        "crc32cb w4, w4, w20"
      ]
    },
    "crc32 rax, rbx": {
      "ExpectedInstructionCount": 1,
      "Optimal": "Yes",
      "Comment": [
        "0xf2 0x0f 0x38 0xf1"
      ],
      "ExpectedArm64ASM": [
        "crc32cx w4, w4, x7"
      ]
    },
    "adcx eax, ebx": {
      "ExpectedInstructionCount": 14,
      "Optimal": "No",
      "Comment": [
        "0x66 0x0f 0x38 0xf6"
      ],
      "ExpectedArm64ASM": [
        "ldr w20, [x28, #728]",
        "ubfx w21, w20, #29, #1",
        "lsr w22, w7, #0",
        "lsr w23, w4, #0",
        "add w24, w22, w21",
        "add w4, w23, w24",
        "cmp w4, w22",
        "cset w23, lo",
        "cmp w4, w22",
        "cset w22, ls",
        "cmp w21, #0x1 (1)",
        "csel w21, w22, w23, eq",
        "bfi w20, w21, #29, #1",
        "str w20, [x28, #728]"
      ]
    },
    "adcx rax, rbx": {
      "ExpectedInstructionCount": 12,
      "Optimal": "Unknown",
      "Comment": [
        "0x66 REX.W 0x0f 0x38 0xf6"
      ],
      "ExpectedArm64ASM": [
        "ldr w20, [x28, #728]",
        "ubfx w21, w20, #29, #1",
        "add x22, x7, x21",
        "add x4, x4, x22",
        "cmp x4, x7",
        "cset w22, lo",
        "cmp x4, x7",
        "cset w23, ls",
        "cmp w21, #0x1 (1)",
        "csel w21, w23, w22, eq",
        "bfi w20, w21, #29, #1",
        "str w20, [x28, #728]"
      ]
    },
    "adox eax, ebx": {
      "ExpectedInstructionCount": 14,
      "Optimal": "No",
      "Comment": [
        "0xf3 0x0f 0x38 0xf6"
      ],
      "ExpectedArm64ASM": [
        "ldr w20, [x28, #728]",
        "ubfx w21, w20, #28, #1",
        "lsr w22, w7, #0",
        "lsr w23, w4, #0",
        "add w24, w22, w21",
        "add w4, w23, w24",
        "cmp w4, w22",
        "cset w23, lo",
        "cmp w4, w22",
        "cset w22, ls",
        "cmp w21, #0x1 (1)",
        "csel w21, w22, w23, eq",
        "bfi w20, w21, #28, #1",
        "str w20, [x28, #728]"
      ]
    },
    "adox rax, rbx": {
      "ExpectedInstructionCount": 12,
      "Optimal": "Unknown",
      "Comment": [
        "0xf3 REX.W 0x0f 0x38 0xf6"
      ],
      "ExpectedArm64ASM": [
        "ldr w20, [x28, #728]",
        "ubfx w21, w20, #28, #1",
        "add x22, x7, x21",
        "add x4, x4, x22",
        "cmp x4, x7",
        "cset w22, lo",
        "cmp x4, x7",
        "cset w23, ls",
        "cmp w21, #0x1 (1)",
        "csel w21, w23, w22, eq",
        "bfi w20, w21, #28, #1",
        "str w20, [x28, #728]"
      ]
    }
  }
}
