<profile>

<section name = "Vitis HLS Report for 'compute'" level="0">
<item name = "Date">Sat Nov 19 14:52:08 2022
</item>
<item name = "Version">2022.2 (Build 3670227 on Oct 13 2022)</item>
<item name = "Project">center-reduced-max-sharing</item>
<item name = "Solution">zcu104 (Vivado IP Flow Target)</item>
<item name = "Product family">zynquplus</item>
<item name = "Target device">xczu7ev-ffvc1156-2-e</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 7.141 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">20935, 20935, 0.209 ms, 0.209 ms, 20935, 20935, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
<column name="grp_compute_Pipeline_VITIS_LOOP_134_1_fu_82">compute_Pipeline_VITIS_LOOP_134_1, 66, 66, 0.660 us, 0.660 us, 66, 66, no</column>
<column name="grp_compute_Pipeline_VITIS_LOOP_162_5_fu_90">compute_Pipeline_VITIS_LOOP_162_5, 66, 66, 0.660 us, 0.660 us, 66, 66, no</column>
<column name="grp_compute_Pipeline_VITIS_LOOP_142_2_VITIS_LOOP_143_3_fu_98">compute_Pipeline_VITIS_LOOP_142_2_VITIS_LOOP_143_3, 4100, 4100, 41.000 us, 41.000 us, 4100, 4100, no</column>
<column name="grp_compute_Pipeline_VITIS_LOOP_154_4_fu_110">compute_Pipeline_VITIS_LOOP_154_4, 70, 70, 0.700 us, 0.700 us, 70, 70, no</column>
<column name="grp_compute_Pipeline_VITIS_LOOP_170_6_VITIS_LOOP_171_7_fu_120">compute_Pipeline_VITIS_LOOP_170_6_VITIS_LOOP_171_7, 4100, 4100, 41.000 us, 41.000 us, 4100, 4100, no</column>
<column name="grp_compute_Pipeline_VITIS_LOOP_182_8_VITIS_LOOP_183_9_fu_132">compute_Pipeline_VITIS_LOOP_182_8_VITIS_LOOP_183_9, 4099, 4099, 40.990 us, 40.990 us, 4099, 4099, no</column>
<column name="grp_compute_Pipeline_VITIS_LOOP_193_10_VITIS_LOOP_194_11_fu_144">compute_Pipeline_VITIS_LOOP_193_10_VITIS_LOOP_194_11, 4100, 4100, 41.000 us, 41.000 us, 4100, 4100, no</column>
<column name="grp_compute_Pipeline_VITIS_LOOP_204_12_fu_156">compute_Pipeline_VITIS_LOOP_204_12, 70, 70, 0.700 us, 0.700 us, 70, 70, no</column>
<column name="grp_compute_Pipeline_VITIS_LOOP_215_13_fu_165">compute_Pipeline_VITIS_LOOP_215_13, 71, 71, 0.710 us, 0.710 us, 71, 71, no</column>
<column name="grp_compute_Pipeline_VITIS_LOOP_227_14_fu_173">compute_Pipeline_VITIS_LOOP_227_14, 69, 69, 0.690 us, 0.690 us, 69, 69, no</column>
<column name="grp_compute_Pipeline_VITIS_LOOP_235_15_fu_181">compute_Pipeline_VITIS_LOOP_235_15, 67, 67, 0.670 us, 0.670 us, 67, 67, no</column>
<column name="grp_compute_Pipeline_VITIS_LOOP_243_16_VITIS_LOOP_244_17_fu_195">compute_Pipeline_VITIS_LOOP_243_16_VITIS_LOOP_244_17, 4102, 4102, 41.020 us, 41.020 us, 4102, 4102, no</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 2, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, 4, 2390, 2415, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 1270, -</column>
<column name="Register">-, -, 66, -, -</column>
<specialColumn name="Available">624, 1728, 460800, 230400, 96</specialColumn>
<specialColumn name="Utilization (%)">0, ~0, ~0, 1, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="grp_compute_Pipeline_VITIS_LOOP_134_1_fu_82">compute_Pipeline_VITIS_LOOP_134_1, 0, 0, 9, 52, 0</column>
<column name="grp_compute_Pipeline_VITIS_LOOP_142_2_VITIS_LOOP_143_3_fu_98">compute_Pipeline_VITIS_LOOP_142_2_VITIS_LOOP_143_3, 0, 0, 269, 281, 0</column>
<column name="grp_compute_Pipeline_VITIS_LOOP_154_4_fu_110">compute_Pipeline_VITIS_LOOP_154_4, 0, 0, 221, 176, 0</column>
<column name="grp_compute_Pipeline_VITIS_LOOP_162_5_fu_90">compute_Pipeline_VITIS_LOOP_162_5, 0, 0, 9, 52, 0</column>
<column name="grp_compute_Pipeline_VITIS_LOOP_170_6_VITIS_LOOP_171_7_fu_120">compute_Pipeline_VITIS_LOOP_170_6_VITIS_LOOP_171_7, 0, 0, 281, 298, 0</column>
<column name="grp_compute_Pipeline_VITIS_LOOP_182_8_VITIS_LOOP_183_9_fu_132">compute_Pipeline_VITIS_LOOP_182_8_VITIS_LOOP_183_9, 0, 0, 78, 168, 0</column>
<column name="grp_compute_Pipeline_VITIS_LOOP_193_10_VITIS_LOOP_194_11_fu_144">compute_Pipeline_VITIS_LOOP_193_10_VITIS_LOOP_194_11, 0, 0, 269, 281, 0</column>
<column name="grp_compute_Pipeline_VITIS_LOOP_204_12_fu_156">compute_Pipeline_VITIS_LOOP_204_12, 0, 0, 221, 176, 0</column>
<column name="grp_compute_Pipeline_VITIS_LOOP_215_13_fu_165">compute_Pipeline_VITIS_LOOP_215_13, 0, 0, 255, 176, 0</column>
<column name="grp_compute_Pipeline_VITIS_LOOP_227_14_fu_173">compute_Pipeline_VITIS_LOOP_227_14, 0, 0, 333, 255, 0</column>
<column name="grp_compute_Pipeline_VITIS_LOOP_235_15_fu_181">compute_Pipeline_VITIS_LOOP_235_15, 0, 0, 34, 72, 0</column>
<column name="grp_compute_Pipeline_VITIS_LOOP_243_16_VITIS_LOOP_244_17_fu_195">compute_Pipeline_VITIS_LOOP_243_16_VITIS_LOOP_244_17, 0, 0, 253, 281, 0</column>
<column name="hadd_16ns_16ns_16_2_full_dsp_1_U102">hadd_16ns_16ns_16_2_full_dsp_1, 0, 2, 94, 113, 0</column>
<column name="hdiv_16ns_16ns_16_5_no_dsp_1_U103">hdiv_16ns_16ns_16_5_no_dsp_1, 0, 0, 0, 0, 0</column>
<column name="hmul_16ns_16ns_16_2_max_dsp_1_U104">hmul_16ns_16ns_16_2_max_dsp_1, 0, 2, 64, 34, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="ap_block_state2_on_subcall_done">or, 0, 0, 2, 1, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">116, 23, 1, 23</column>
<column name="grp_fu_228_ce">20, 4, 1, 4</column>
<column name="grp_fu_228_p0">20, 4, 16, 64</column>
<column name="grp_fu_228_p1">20, 4, 16, 64</column>
<column name="grp_fu_232_ce">20, 4, 1, 4</column>
<column name="grp_fu_232_p0">20, 4, 16, 64</column>
<column name="grp_fu_232_p1">20, 4, 16, 64</column>
<column name="grp_fu_236_ce">14, 3, 1, 3</column>
<column name="grp_fu_236_p0">14, 3, 16, 48</column>
<column name="grp_fu_236_p1">14, 3, 16, 48</column>
<column name="reg_file_2_0_address0">26, 5, 11, 55</column>
<column name="reg_file_2_0_address1">14, 3, 11, 33</column>
<column name="reg_file_2_0_ce0">26, 5, 1, 5</column>
<column name="reg_file_2_0_ce1">14, 3, 1, 3</column>
<column name="reg_file_2_0_d0">14, 3, 16, 48</column>
<column name="reg_file_2_0_we0">14, 3, 1, 3</column>
<column name="reg_file_2_1_address0">26, 5, 11, 55</column>
<column name="reg_file_2_1_address1">14, 3, 11, 33</column>
<column name="reg_file_2_1_ce0">26, 5, 1, 5</column>
<column name="reg_file_2_1_ce1">14, 3, 1, 3</column>
<column name="reg_file_2_1_d0">14, 3, 16, 48</column>
<column name="reg_file_2_1_we0">14, 3, 1, 3</column>
<column name="reg_file_4_0_address0">26, 5, 11, 55</column>
<column name="reg_file_4_0_address1">14, 3, 11, 33</column>
<column name="reg_file_4_0_ce0">26, 5, 1, 5</column>
<column name="reg_file_4_0_ce1">14, 3, 1, 3</column>
<column name="reg_file_4_0_d0">20, 4, 16, 64</column>
<column name="reg_file_4_0_we0">20, 4, 1, 4</column>
<column name="reg_file_4_1_address0">26, 5, 11, 55</column>
<column name="reg_file_4_1_address1">14, 3, 11, 33</column>
<column name="reg_file_4_1_ce0">26, 5, 1, 5</column>
<column name="reg_file_4_1_ce1">14, 3, 1, 3</column>
<column name="reg_file_4_1_d0">20, 4, 16, 64</column>
<column name="reg_file_4_1_we0">20, 4, 1, 4</column>
<column name="reg_file_5_0_address0">37, 7, 11, 77</column>
<column name="reg_file_5_0_address1">26, 5, 11, 55</column>
<column name="reg_file_5_0_ce0">37, 7, 1, 7</column>
<column name="reg_file_5_0_ce1">26, 5, 1, 5</column>
<column name="reg_file_5_0_d0">31, 6, 16, 96</column>
<column name="reg_file_5_0_we0">31, 6, 1, 6</column>
<column name="reg_file_5_1_address0">37, 7, 11, 77</column>
<column name="reg_file_5_1_address1">26, 5, 11, 55</column>
<column name="reg_file_5_1_ce0">37, 7, 1, 7</column>
<column name="reg_file_5_1_ce1">26, 5, 1, 5</column>
<column name="reg_file_5_1_d0">31, 6, 16, 96</column>
<column name="reg_file_5_1_we0">31, 6, 1, 6</column>
<column name="reg_file_6_0_address0">26, 5, 11, 55</column>
<column name="reg_file_6_0_ce0">26, 5, 1, 5</column>
<column name="reg_file_6_0_d0">14, 3, 16, 48</column>
<column name="reg_file_6_0_we0">14, 3, 1, 3</column>
<column name="reg_file_6_1_address0">26, 5, 11, 55</column>
<column name="reg_file_6_1_ce0">26, 5, 1, 5</column>
<column name="reg_file_6_1_d0">14, 3, 16, 48</column>
<column name="reg_file_6_1_we0">14, 3, 1, 3</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">22, 0, 22, 0</column>
<column name="grp_compute_Pipeline_VITIS_LOOP_134_1_fu_82_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_compute_Pipeline_VITIS_LOOP_142_2_VITIS_LOOP_143_3_fu_98_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_compute_Pipeline_VITIS_LOOP_154_4_fu_110_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_compute_Pipeline_VITIS_LOOP_162_5_fu_90_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_compute_Pipeline_VITIS_LOOP_170_6_VITIS_LOOP_171_7_fu_120_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_compute_Pipeline_VITIS_LOOP_182_8_VITIS_LOOP_183_9_fu_132_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_compute_Pipeline_VITIS_LOOP_193_10_VITIS_LOOP_194_11_fu_144_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_compute_Pipeline_VITIS_LOOP_204_12_fu_156_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_compute_Pipeline_VITIS_LOOP_215_13_fu_165_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_compute_Pipeline_VITIS_LOOP_227_14_fu_173_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_compute_Pipeline_VITIS_LOOP_235_15_fu_181_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_compute_Pipeline_VITIS_LOOP_243_16_VITIS_LOOP_244_17_fu_195_ap_start_reg">1, 0, 1, 0</column>
<column name="reg_file_0_0_load_reg_212">16, 0, 16, 0</column>
<column name="reg_file_1_0_load_reg_223">16, 0, 16, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, compute, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, compute, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, compute, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, compute, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, compute, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, compute, return value</column>
<column name="reg_file_0_0_address0">out, 11, ap_memory, reg_file_0_0, array</column>
<column name="reg_file_0_0_ce0">out, 1, ap_memory, reg_file_0_0, array</column>
<column name="reg_file_0_0_q0">in, 16, ap_memory, reg_file_0_0, array</column>
<column name="reg_file_1_0_address0">out, 11, ap_memory, reg_file_1_0, array</column>
<column name="reg_file_1_0_ce0">out, 1, ap_memory, reg_file_1_0, array</column>
<column name="reg_file_1_0_q0">in, 16, ap_memory, reg_file_1_0, array</column>
<column name="reg_file_2_0_address0">out, 11, ap_memory, reg_file_2_0, array</column>
<column name="reg_file_2_0_ce0">out, 1, ap_memory, reg_file_2_0, array</column>
<column name="reg_file_2_0_we0">out, 1, ap_memory, reg_file_2_0, array</column>
<column name="reg_file_2_0_d0">out, 16, ap_memory, reg_file_2_0, array</column>
<column name="reg_file_2_0_q0">in, 16, ap_memory, reg_file_2_0, array</column>
<column name="reg_file_2_0_address1">out, 11, ap_memory, reg_file_2_0, array</column>
<column name="reg_file_2_0_ce1">out, 1, ap_memory, reg_file_2_0, array</column>
<column name="reg_file_2_0_q1">in, 16, ap_memory, reg_file_2_0, array</column>
<column name="reg_file_2_1_address0">out, 11, ap_memory, reg_file_2_1, array</column>
<column name="reg_file_2_1_ce0">out, 1, ap_memory, reg_file_2_1, array</column>
<column name="reg_file_2_1_we0">out, 1, ap_memory, reg_file_2_1, array</column>
<column name="reg_file_2_1_d0">out, 16, ap_memory, reg_file_2_1, array</column>
<column name="reg_file_2_1_q0">in, 16, ap_memory, reg_file_2_1, array</column>
<column name="reg_file_2_1_address1">out, 11, ap_memory, reg_file_2_1, array</column>
<column name="reg_file_2_1_ce1">out, 1, ap_memory, reg_file_2_1, array</column>
<column name="reg_file_2_1_q1">in, 16, ap_memory, reg_file_2_1, array</column>
<column name="reg_file_4_0_address0">out, 11, ap_memory, reg_file_4_0, array</column>
<column name="reg_file_4_0_ce0">out, 1, ap_memory, reg_file_4_0, array</column>
<column name="reg_file_4_0_we0">out, 1, ap_memory, reg_file_4_0, array</column>
<column name="reg_file_4_0_d0">out, 16, ap_memory, reg_file_4_0, array</column>
<column name="reg_file_4_0_q0">in, 16, ap_memory, reg_file_4_0, array</column>
<column name="reg_file_4_0_address1">out, 11, ap_memory, reg_file_4_0, array</column>
<column name="reg_file_4_0_ce1">out, 1, ap_memory, reg_file_4_0, array</column>
<column name="reg_file_4_0_q1">in, 16, ap_memory, reg_file_4_0, array</column>
<column name="reg_file_4_1_address0">out, 11, ap_memory, reg_file_4_1, array</column>
<column name="reg_file_4_1_ce0">out, 1, ap_memory, reg_file_4_1, array</column>
<column name="reg_file_4_1_we0">out, 1, ap_memory, reg_file_4_1, array</column>
<column name="reg_file_4_1_d0">out, 16, ap_memory, reg_file_4_1, array</column>
<column name="reg_file_4_1_q0">in, 16, ap_memory, reg_file_4_1, array</column>
<column name="reg_file_4_1_address1">out, 11, ap_memory, reg_file_4_1, array</column>
<column name="reg_file_4_1_ce1">out, 1, ap_memory, reg_file_4_1, array</column>
<column name="reg_file_4_1_q1">in, 16, ap_memory, reg_file_4_1, array</column>
<column name="reg_file_5_0_address0">out, 11, ap_memory, reg_file_5_0, array</column>
<column name="reg_file_5_0_ce0">out, 1, ap_memory, reg_file_5_0, array</column>
<column name="reg_file_5_0_we0">out, 1, ap_memory, reg_file_5_0, array</column>
<column name="reg_file_5_0_d0">out, 16, ap_memory, reg_file_5_0, array</column>
<column name="reg_file_5_0_q0">in, 16, ap_memory, reg_file_5_0, array</column>
<column name="reg_file_5_0_address1">out, 11, ap_memory, reg_file_5_0, array</column>
<column name="reg_file_5_0_ce1">out, 1, ap_memory, reg_file_5_0, array</column>
<column name="reg_file_5_0_q1">in, 16, ap_memory, reg_file_5_0, array</column>
<column name="reg_file_5_1_address0">out, 11, ap_memory, reg_file_5_1, array</column>
<column name="reg_file_5_1_ce0">out, 1, ap_memory, reg_file_5_1, array</column>
<column name="reg_file_5_1_we0">out, 1, ap_memory, reg_file_5_1, array</column>
<column name="reg_file_5_1_d0">out, 16, ap_memory, reg_file_5_1, array</column>
<column name="reg_file_5_1_q0">in, 16, ap_memory, reg_file_5_1, array</column>
<column name="reg_file_5_1_address1">out, 11, ap_memory, reg_file_5_1, array</column>
<column name="reg_file_5_1_ce1">out, 1, ap_memory, reg_file_5_1, array</column>
<column name="reg_file_5_1_q1">in, 16, ap_memory, reg_file_5_1, array</column>
<column name="reg_file_6_0_address0">out, 11, ap_memory, reg_file_6_0, array</column>
<column name="reg_file_6_0_ce0">out, 1, ap_memory, reg_file_6_0, array</column>
<column name="reg_file_6_0_we0">out, 1, ap_memory, reg_file_6_0, array</column>
<column name="reg_file_6_0_d0">out, 16, ap_memory, reg_file_6_0, array</column>
<column name="reg_file_6_0_q0">in, 16, ap_memory, reg_file_6_0, array</column>
<column name="reg_file_6_1_address0">out, 11, ap_memory, reg_file_6_1, array</column>
<column name="reg_file_6_1_ce0">out, 1, ap_memory, reg_file_6_1, array</column>
<column name="reg_file_6_1_we0">out, 1, ap_memory, reg_file_6_1, array</column>
<column name="reg_file_6_1_d0">out, 16, ap_memory, reg_file_6_1, array</column>
<column name="reg_file_6_1_q0">in, 16, ap_memory, reg_file_6_1, array</column>
</table>
</item>
</section>
</profile>
