<stg><name>operator_int_div29</name>


<trans_list>

<trans id="10" from="1" to="2">
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="3" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %in_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %in_r) nounwind

]]></Node>
<StgValue><ssdm name="in_read"/></StgValue>
</operation>

<operation id="4" st_id="1" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %agg_result_V_i = call fastcc i32 @int_32_div29(i32 %in_read) nounwind

]]></Node>
<StgValue><ssdm name="agg_result_V_i"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="5" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecBitsMap(i32 %in_r) nounwind, !map !80

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecBitsMap(i32 0) nounwind, !map !86

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="7" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecTopModule([19 x i8]* @operator_int_div29_s) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="8" st_id="2" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %agg_result_V_i = call fastcc i32 @int_32_div29(i32 %in_read) nounwind

]]></Node>
<StgValue><ssdm name="agg_result_V_i"/></StgValue>
</operation>

<operation id="9" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="32">
<![CDATA[
:5  ret i32 %agg_result_V_i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="11" name="in_r" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="in_r"/></StgValue>
</port>
</ports>


<dataflows>
<dataflow id="13" from="_ssdm_op_Read.ap_auto.i32" to="in_read" fromId="12" toId="3">
</dataflow>
<dataflow id="14" from="in_r" to="in_read" fromId="11" toId="3">
</dataflow>
<dataflow id="16" from="int_32_div29" to="agg_result_V_i" fromId="15" toId="4">
</dataflow>
<dataflow id="17" from="in_read" to="agg_result_V_i" fromId="3" toId="4">
</dataflow>
<dataflow id="19" from="_ssdm_op_SpecBitsMap" to="StgValue_5" fromId="18" toId="5">
</dataflow>
<dataflow id="20" from="in_r" to="StgValue_5" fromId="11" toId="5">
</dataflow>
<dataflow id="21" from="_ssdm_op_SpecBitsMap" to="StgValue_6" fromId="18" toId="6">
</dataflow>
<dataflow id="23" from="StgValue_22" to="StgValue_6" fromId="22" toId="6">
</dataflow>
<dataflow id="25" from="_ssdm_op_SpecTopModule" to="StgValue_7" fromId="24" toId="7">
</dataflow>
<dataflow id="27" from="operator_int_div29_s" to="StgValue_7" fromId="26" toId="7">
</dataflow>
<dataflow id="28" from="int_32_div29" to="agg_result_V_i" fromId="15" toId="8">
</dataflow>
<dataflow id="29" from="in_read" to="agg_result_V_i" fromId="3" toId="8">
</dataflow>
<dataflow id="30" from="agg_result_V_i" to="StgValue_9" fromId="8" toId="9">
</dataflow>
</dataflows>


</stg>
