;redcode
;assert 1
	SPL 0, @20
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	ADD 143, 0
	ADD 143, 0
	SLT 721, 0
	JMN 12, #10
	SUB #72, @200
	CMP #12, @8
	CMP @1, <0
	ADD -100, -100
	CMP @1, <0
	SLT 210, 30
	SLT 721, 0
	CMP 507, <-0
	CMP #320, @930
	SUB -100, -100
	CMP #320, @930
	SUB @121, 103
	CMP 1, <-1
	JMP 12, <10
	JMP 0, #2
	CMP -100, -300
	SUB @121, 106
	SUB -100, -100
	SLT 121, 82
	SUB #72, @200
	SUB #72, @200
	SUB <0, @2
	SUB @121, 103
	CMP 1, <-1
	JMP 12, <10
	JMP 0, #2
	CMP -100, -300
	SUB #320, @930
	SUB -100, -100
	MOV 12, @10
	SUB #72, @200
	SUB #72, @200
	SUB #0, @1
	ADD -1, <-20
	DAT #230, #30
	DAT #12, <10
	CMP -207, <-120
	ADD 200, 690
	CMP -207, <-120
	CMP -207, <-120
	ADD 200, 690
	MOV -7, <-20
	DJN -1, @-20
	ADD 143, 0
