#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Wed Jun 28 18:05:01 2023
# Process ID: 10150
# Current directory: /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/getTanh/synth
# Command line: vivado -mode batch -source synthesize_4.tcl
# Log file: /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/getTanh/synth/vivado.log
# Journal file: /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/getTanh/synth/vivado.jou
#-----------------------------------------------------------
source synthesize_4.tcl
# read_vhdl -vhdl2008 ../sim/VHDL_SRC/arithmetic_units.vhd
# read_vhdl -vhdl2008 ../sim/VHDL_SRC/delay_buffer.vhd
# read_vhdl -vhdl2008 ../sim/VHDL_SRC/elastic_components.vhd
# read_vhdl -vhdl2008 ../sim/VHDL_SRC/MemCont.vhd
# read_vhdl -vhdl2008 ../sim/VHDL_SRC/multipliers.vhd
# read_vhdl -vhdl2008 ../sim/VHDL_SRC/mul_wrapper.vhd
# read_verilog  ../sim/VHDL_SRC/LSQ_A.v
# read_vhdl -vhdl2008 ../sim/VHDL_SRC/getTanh_optimized.vhd
# read_xdc period_4.xdc
# synth_design -top getTanh -part xc7k160tfbg484-1 -no_iobuf -mode out_of_context
Command: synth_design -top getTanh -part xc7k160tfbg484-1 -no_iobuf -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k160t'
INFO: [Device 21-403] Loading part xc7k160tfbg484-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 10160 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 2010.188 ; gain = 235.715 ; free physical = 19695 ; free virtual = 23217
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'getTanh' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/getTanh/sim/VHDL_SRC/getTanh_optimized.vhd:43]
INFO: [Synth 8-638] synthesizing module 'Const' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/getTanh/sim/VHDL_SRC/elastic_components.vhd:1564]
	Parameter SIZE bound to: 1 - type: integer 
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Const' (1#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/getTanh/sim/VHDL_SRC/elastic_components.vhd:1564]
INFO: [Synth 8-638] synthesizing module 'start_node' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/getTanh/sim/VHDL_SRC/elastic_components.vhd:1034]
	Parameter INPUT_COUNT bound to: 1 - type: integer 
	Parameter OUTPUT_COUNT bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'elasticBuffer' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/getTanh/sim/VHDL_SRC/elastic_components.vhd:303]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'TEHB' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/getTanh/sim/VHDL_SRC/elastic_components.vhd:167]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'TEHB' (2#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/getTanh/sim/VHDL_SRC/elastic_components.vhd:167]
INFO: [Synth 8-638] synthesizing module 'OEHB' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/getTanh/sim/VHDL_SRC/elastic_components.vhd:242]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'OEHB' (3#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/getTanh/sim/VHDL_SRC/elastic_components.vhd:242]
INFO: [Synth 8-256] done synthesizing module 'elasticBuffer' (4#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/getTanh/sim/VHDL_SRC/elastic_components.vhd:303]
INFO: [Synth 8-256] done synthesizing module 'start_node' (5#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/getTanh/sim/VHDL_SRC/elastic_components.vhd:1034]
INFO: [Synth 8-638] synthesizing module '\fork ' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/getTanh/sim/VHDL_SRC/elastic_components.vhd:671]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter SIZE bound to: 4 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'orN' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/getTanh/sim/VHDL_SRC/elastic_components.vhd:68]
	Parameter n bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'orN' (6#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/getTanh/sim/VHDL_SRC/elastic_components.vhd:68]
INFO: [Synth 8-638] synthesizing module 'eagerFork_RegisterBLock' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/getTanh/sim/VHDL_SRC/elastic_components.vhd:623]
INFO: [Synth 8-256] done synthesizing module 'eagerFork_RegisterBLock' (7#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/getTanh/sim/VHDL_SRC/elastic_components.vhd:623]
INFO: [Synth 8-256] done synthesizing module '\fork ' (8#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/getTanh/sim/VHDL_SRC/elastic_components.vhd:671]
INFO: [Synth 8-638] synthesizing module 'fork__parameterized0' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/getTanh/sim/VHDL_SRC/elastic_components.vhd:671]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter SIZE bound to: 2 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'orN__parameterized0' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/getTanh/sim/VHDL_SRC/elastic_components.vhd:68]
	Parameter n bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'orN__parameterized0' (8#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/getTanh/sim/VHDL_SRC/elastic_components.vhd:68]
INFO: [Synth 8-256] done synthesizing module 'fork__parameterized0' (8#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/getTanh/sim/VHDL_SRC/elastic_components.vhd:671]
INFO: [Synth 8-638] synthesizing module 'mux' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/getTanh/sim/VHDL_SRC/elastic_components.vhd:1810]
	Parameter INPUTS bound to: 3 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
	Parameter COND_SIZE bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'TEHB__parameterized0' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/getTanh/sim/VHDL_SRC/elastic_components.vhd:167]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'TEHB__parameterized0' (8#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/getTanh/sim/VHDL_SRC/elastic_components.vhd:167]
INFO: [Synth 8-256] done synthesizing module 'mux' (9#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/getTanh/sim/VHDL_SRC/elastic_components.vhd:1810]
INFO: [Synth 8-638] synthesizing module 'mc_load_op' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/getTanh/sim/VHDL_SRC/MemCont.vhd:583]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter OUTPUTS bound to: 2 - type: integer 
	Parameter ADDRESS_SIZE bound to: 32 - type: integer 
	Parameter DATA_SIZE bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mc_load_op' (10#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/getTanh/sim/VHDL_SRC/MemCont.vhd:583]
INFO: [Synth 8-638] synthesizing module 'lsq_load_op' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/getTanh/sim/VHDL_SRC/elastic_components.vhd:1987]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter OUTPUTS bound to: 2 - type: integer 
	Parameter ADDRESS_SIZE bound to: 32 - type: integer 
	Parameter DATA_SIZE bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'lsq_load_op' (11#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/getTanh/sim/VHDL_SRC/elastic_components.vhd:1987]
INFO: [Synth 8-638] synthesizing module 'icmp_sgt_op' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/getTanh/sim/VHDL_SRC/arithmetic_units.vhd:741]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module '\join ' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/getTanh/sim/VHDL_SRC/elastic_components.vhd:113]
	Parameter SIZE bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'andN' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/getTanh/sim/VHDL_SRC/elastic_components.vhd:24]
	Parameter n bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'andN' (12#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/getTanh/sim/VHDL_SRC/elastic_components.vhd:24]
INFO: [Synth 8-256] done synthesizing module '\join ' (13#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/getTanh/sim/VHDL_SRC/elastic_components.vhd:113]
INFO: [Synth 8-256] done synthesizing module 'icmp_sgt_op' (14#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/getTanh/sim/VHDL_SRC/arithmetic_units.vhd:741]
INFO: [Synth 8-638] synthesizing module 'select_op' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/getTanh/sim/VHDL_SRC/arithmetic_units.vhd:519]
	Parameter INPUTS bound to: 3 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'antitokens' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/getTanh/sim/VHDL_SRC/arithmetic_units.vhd:457]
INFO: [Synth 8-256] done synthesizing module 'antitokens' (15#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/getTanh/sim/VHDL_SRC/arithmetic_units.vhd:457]
INFO: [Synth 8-256] done synthesizing module 'select_op' (16#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/getTanh/sim/VHDL_SRC/arithmetic_units.vhd:519]
INFO: [Synth 8-638] synthesizing module 'shl_op' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/getTanh/sim/VHDL_SRC/arithmetic_units.vhd:342]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'shl_op' (17#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/getTanh/sim/VHDL_SRC/arithmetic_units.vhd:342]
INFO: [Synth 8-638] synthesizing module 'sub_op' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/getTanh/sim/VHDL_SRC/arithmetic_units.vhd:107]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'sub_op' (18#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/getTanh/sim/VHDL_SRC/arithmetic_units.vhd:107]
INFO: [Synth 8-638] synthesizing module 'fork__parameterized1' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/getTanh/sim/VHDL_SRC/elastic_components.vhd:671]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter SIZE bound to: 2 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fork__parameterized1' (18#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/getTanh/sim/VHDL_SRC/elastic_components.vhd:671]
INFO: [Synth 8-638] synthesizing module 'buffer_bx_op' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/getTanh/sim/VHDL_SRC/elastic_components.vhd:370]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'buffer_bx_op' (19#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/getTanh/sim/VHDL_SRC/elastic_components.vhd:370]
INFO: [Synth 8-638] synthesizing module 'mux__parameterized0' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/getTanh/sim/VHDL_SRC/elastic_components.vhd:1810]
	Parameter INPUTS bound to: 3 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
	Parameter COND_SIZE bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mux__parameterized0' (19#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/getTanh/sim/VHDL_SRC/elastic_components.vhd:1810]
INFO: [Synth 8-638] synthesizing module 'merge' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/getTanh/sim/VHDL_SRC/elastic_components.vhd:783]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'merge' (20#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/getTanh/sim/VHDL_SRC/elastic_components.vhd:783]
INFO: [Synth 8-638] synthesizing module 'branch' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/getTanh/sim/VHDL_SRC/elastic_components.vhd:584]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter SIZE bound to: 2 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'join__parameterized0' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/getTanh/sim/VHDL_SRC/elastic_components.vhd:113]
	Parameter SIZE bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'join__parameterized0' (20#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/getTanh/sim/VHDL_SRC/elastic_components.vhd:113]
INFO: [Synth 8-638] synthesizing module 'branchSimple' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/getTanh/sim/VHDL_SRC/elastic_components.vhd:553]
INFO: [Synth 8-256] done synthesizing module 'branchSimple' (21#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/getTanh/sim/VHDL_SRC/elastic_components.vhd:553]
INFO: [Synth 8-256] done synthesizing module 'branch' (22#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/getTanh/sim/VHDL_SRC/elastic_components.vhd:584]
INFO: [Synth 8-638] synthesizing module 'fork__parameterized2' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/getTanh/sim/VHDL_SRC/elastic_components.vhd:671]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter SIZE bound to: 3 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'orN__parameterized1' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/getTanh/sim/VHDL_SRC/elastic_components.vhd:68]
	Parameter n bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'orN__parameterized1' (22#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/getTanh/sim/VHDL_SRC/elastic_components.vhd:68]
INFO: [Synth 8-256] done synthesizing module 'fork__parameterized2' (22#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/getTanh/sim/VHDL_SRC/elastic_components.vhd:671]
INFO: [Synth 8-638] synthesizing module 'fork__parameterized3' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/getTanh/sim/VHDL_SRC/elastic_components.vhd:671]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter SIZE bound to: 4 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fork__parameterized3' (22#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/getTanh/sim/VHDL_SRC/elastic_components.vhd:671]
INFO: [Synth 8-638] synthesizing module 'fork__parameterized4' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/getTanh/sim/VHDL_SRC/elastic_components.vhd:671]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter SIZE bound to: 16 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'orN__parameterized2' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/getTanh/sim/VHDL_SRC/elastic_components.vhd:68]
	Parameter n bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'orN__parameterized2' (22#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/getTanh/sim/VHDL_SRC/elastic_components.vhd:68]
INFO: [Synth 8-256] done synthesizing module 'fork__parameterized4' (22#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/getTanh/sim/VHDL_SRC/elastic_components.vhd:671]
INFO: [Synth 8-638] synthesizing module 'elasticBuffer__parameterized0' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/getTanh/sim/VHDL_SRC/elastic_components.vhd:303]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'OEHB__parameterized0' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/getTanh/sim/VHDL_SRC/elastic_components.vhd:242]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'OEHB__parameterized0' (22#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/getTanh/sim/VHDL_SRC/elastic_components.vhd:242]
INFO: [Synth 8-256] done synthesizing module 'elasticBuffer__parameterized0' (22#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/getTanh/sim/VHDL_SRC/elastic_components.vhd:303]
INFO: [Synth 8-638] synthesizing module 'transpFIFO' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/getTanh/sim/VHDL_SRC/elastic_components.vhd:1422]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
	Parameter FIFO_DEPTH bound to: 4 - type: integer 
INFO: [Synth 8-638] synthesizing module 'elasticFifoInner' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/getTanh/sim/VHDL_SRC/elastic_components.vhd:1167]
	Parameter INPUT_COUNT bound to: 1 - type: integer 
	Parameter OUTPUT_COUNT bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
	Parameter FIFO_DEPTH bound to: 4 - type: integer 
WARNING: [Synth 8-614] signal 'rst' is read in the process but is not in the sensitivity list [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/getTanh/sim/VHDL_SRC/elastic_components.vhd:1196]
WARNING: [Synth 8-6014] Unused sequential element fifo_valid_reg was removed.  [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/getTanh/sim/VHDL_SRC/elastic_components.vhd:1199]
INFO: [Synth 8-256] done synthesizing module 'elasticFifoInner' (23#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/getTanh/sim/VHDL_SRC/elastic_components.vhd:1167]
INFO: [Synth 8-256] done synthesizing module 'transpFIFO' (24#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/getTanh/sim/VHDL_SRC/elastic_components.vhd:1422]
INFO: [Synth 8-638] synthesizing module 'elasticBuffer__parameterized1' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/getTanh/sim/VHDL_SRC/elastic_components.vhd:303]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'elasticBuffer__parameterized1' (24#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/getTanh/sim/VHDL_SRC/elastic_components.vhd:303]
INFO: [Synth 8-638] synthesizing module 'transpFIFO__parameterized0' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/getTanh/sim/VHDL_SRC/elastic_components.vhd:1422]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
	Parameter FIFO_DEPTH bound to: 4 - type: integer 
INFO: [Synth 8-638] synthesizing module 'elasticFifoInner__parameterized0' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/getTanh/sim/VHDL_SRC/elastic_components.vhd:1167]
	Parameter INPUT_COUNT bound to: 1 - type: integer 
	Parameter OUTPUT_COUNT bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
	Parameter FIFO_DEPTH bound to: 4 - type: integer 
WARNING: [Synth 8-614] signal 'rst' is read in the process but is not in the sensitivity list [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/getTanh/sim/VHDL_SRC/elastic_components.vhd:1196]
WARNING: [Synth 8-6014] Unused sequential element fifo_valid_reg was removed.  [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/getTanh/sim/VHDL_SRC/elastic_components.vhd:1199]
INFO: [Synth 8-256] done synthesizing module 'elasticFifoInner__parameterized0' (24#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/getTanh/sim/VHDL_SRC/elastic_components.vhd:1167]
INFO: [Synth 8-256] done synthesizing module 'transpFIFO__parameterized0' (24#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/getTanh/sim/VHDL_SRC/elastic_components.vhd:1422]
INFO: [Synth 8-638] synthesizing module 'nontranspFifo' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/getTanh/sim/VHDL_SRC/elastic_components.vhd:1357]
	Parameter INPUT_COUNT bound to: 1 - type: integer 
	Parameter OUTPUT_COUNT bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
	Parameter FIFO_DEPTH bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'nontranspFifo' (25#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/getTanh/sim/VHDL_SRC/elastic_components.vhd:1357]
INFO: [Synth 8-638] synthesizing module 'transpFIFO__parameterized1' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/getTanh/sim/VHDL_SRC/elastic_components.vhd:1422]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
	Parameter FIFO_DEPTH bound to: 6 - type: integer 
INFO: [Synth 8-638] synthesizing module 'elasticFifoInner__parameterized1' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/getTanh/sim/VHDL_SRC/elastic_components.vhd:1167]
	Parameter INPUT_COUNT bound to: 1 - type: integer 
	Parameter OUTPUT_COUNT bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
	Parameter FIFO_DEPTH bound to: 6 - type: integer 
WARNING: [Synth 8-614] signal 'rst' is read in the process but is not in the sensitivity list [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/getTanh/sim/VHDL_SRC/elastic_components.vhd:1196]
WARNING: [Synth 8-6014] Unused sequential element fifo_valid_reg was removed.  [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/getTanh/sim/VHDL_SRC/elastic_components.vhd:1199]
INFO: [Synth 8-256] done synthesizing module 'elasticFifoInner__parameterized1' (25#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/getTanh/sim/VHDL_SRC/elastic_components.vhd:1167]
INFO: [Synth 8-256] done synthesizing module 'transpFIFO__parameterized1' (25#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/getTanh/sim/VHDL_SRC/elastic_components.vhd:1422]
INFO: [Synth 8-638] synthesizing module 'ashr_op' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/getTanh/sim/VHDL_SRC/arithmetic_units.vhd:381]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ashr_op' (26#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/getTanh/sim/VHDL_SRC/arithmetic_units.vhd:381]
INFO: [Synth 8-638] synthesizing module 'add_op' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/getTanh/sim/VHDL_SRC/arithmetic_units.vhd:67]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'add_op' (27#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/getTanh/sim/VHDL_SRC/arithmetic_units.vhd:67]
INFO: [Synth 8-638] synthesizing module 'icmp_ult_op' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/getTanh/sim/VHDL_SRC/arithmetic_units.vhd:827]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'icmp_ult_op' (28#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/getTanh/sim/VHDL_SRC/arithmetic_units.vhd:827]
INFO: [Synth 8-638] synthesizing module 'branch__parameterized0' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/getTanh/sim/VHDL_SRC/elastic_components.vhd:584]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter SIZE bound to: 2 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'branch__parameterized0' (28#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/getTanh/sim/VHDL_SRC/elastic_components.vhd:584]
INFO: [Synth 8-638] synthesizing module 'fork__parameterized5' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/getTanh/sim/VHDL_SRC/elastic_components.vhd:671]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter SIZE bound to: 5 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'orN__parameterized3' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/getTanh/sim/VHDL_SRC/elastic_components.vhd:68]
	Parameter n bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'orN__parameterized3' (28#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/getTanh/sim/VHDL_SRC/elastic_components.vhd:68]
INFO: [Synth 8-256] done synthesizing module 'fork__parameterized5' (28#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/getTanh/sim/VHDL_SRC/elastic_components.vhd:671]
INFO: [Synth 8-638] synthesizing module 'fork__parameterized6' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/getTanh/sim/VHDL_SRC/elastic_components.vhd:671]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter SIZE bound to: 7 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'orN__parameterized4' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/getTanh/sim/VHDL_SRC/elastic_components.vhd:68]
	Parameter n bound to: 7 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'orN__parameterized4' (28#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/getTanh/sim/VHDL_SRC/elastic_components.vhd:68]
INFO: [Synth 8-256] done synthesizing module 'fork__parameterized6' (28#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/getTanh/sim/VHDL_SRC/elastic_components.vhd:671]
INFO: [Synth 8-638] synthesizing module 'fork__parameterized7' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/getTanh/sim/VHDL_SRC/elastic_components.vhd:671]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter SIZE bound to: 3 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fork__parameterized7' (28#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/getTanh/sim/VHDL_SRC/elastic_components.vhd:671]
INFO: [Synth 8-638] synthesizing module 'fork__parameterized8' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/getTanh/sim/VHDL_SRC/elastic_components.vhd:671]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter SIZE bound to: 6 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'orN__parameterized5' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/getTanh/sim/VHDL_SRC/elastic_components.vhd:68]
	Parameter n bound to: 6 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'orN__parameterized5' (28#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/getTanh/sim/VHDL_SRC/elastic_components.vhd:68]
INFO: [Synth 8-256] done synthesizing module 'fork__parameterized8' (28#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/getTanh/sim/VHDL_SRC/elastic_components.vhd:671]
INFO: [Synth 8-638] synthesizing module 'nontranspFifo__parameterized0' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/getTanh/sim/VHDL_SRC/elastic_components.vhd:1357]
	Parameter INPUT_COUNT bound to: 1 - type: integer 
	Parameter OUTPUT_COUNT bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
	Parameter FIFO_DEPTH bound to: 3 - type: integer 
INFO: [Synth 8-638] synthesizing module 'elasticFifoInner__parameterized2' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/getTanh/sim/VHDL_SRC/elastic_components.vhd:1167]
	Parameter INPUT_COUNT bound to: 1 - type: integer 
	Parameter OUTPUT_COUNT bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
	Parameter FIFO_DEPTH bound to: 3 - type: integer 
WARNING: [Synth 8-614] signal 'rst' is read in the process but is not in the sensitivity list [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/getTanh/sim/VHDL_SRC/elastic_components.vhd:1196]
WARNING: [Synth 8-6014] Unused sequential element fifo_valid_reg was removed.  [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/getTanh/sim/VHDL_SRC/elastic_components.vhd:1199]
INFO: [Synth 8-256] done synthesizing module 'elasticFifoInner__parameterized2' (28#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/getTanh/sim/VHDL_SRC/elastic_components.vhd:1167]
INFO: [Synth 8-256] done synthesizing module 'nontranspFifo__parameterized0' (28#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/getTanh/sim/VHDL_SRC/elastic_components.vhd:1357]
INFO: [Synth 8-638] synthesizing module 'mul_op' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/getTanh/sim/VHDL_SRC/mul_wrapper.vhd:26]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'mul_4_stage' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/getTanh/sim/VHDL_SRC/multipliers.vhd:23]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mul_4_stage' (29#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/getTanh/sim/VHDL_SRC/multipliers.vhd:23]
INFO: [Synth 8-638] synthesizing module 'delay_buffer' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/getTanh/sim/VHDL_SRC/delay_buffer.vhd:16]
	Parameter SIZE bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'delay_buffer' (30#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/getTanh/sim/VHDL_SRC/delay_buffer.vhd:16]
WARNING: [Synth 8-3848] Net oehb_datain in module/entity mul_op does not have driver. [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/getTanh/sim/VHDL_SRC/mul_wrapper.vhd:31]
INFO: [Synth 8-256] done synthesizing module 'mul_op' (31#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/getTanh/sim/VHDL_SRC/mul_wrapper.vhd:26]
INFO: [Synth 8-638] synthesizing module 'or_op' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/getTanh/sim/VHDL_SRC/arithmetic_units.vhd:194]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'or_op' (32#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/getTanh/sim/VHDL_SRC/arithmetic_units.vhd:194]
INFO: [Synth 8-638] synthesizing module 'lsq_store_op' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/getTanh/sim/VHDL_SRC/elastic_components.vhd:2033]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter OUTPUTS bound to: 2 - type: integer 
	Parameter ADDRESS_SIZE bound to: 32 - type: integer 
	Parameter DATA_SIZE bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'lsq_store_op' (33#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/getTanh/sim/VHDL_SRC/elastic_components.vhd:2033]
INFO: [Synth 8-638] synthesizing module 'transpFIFO__parameterized2' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/getTanh/sim/VHDL_SRC/elastic_components.vhd:1422]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
	Parameter FIFO_DEPTH bound to: 6 - type: integer 
INFO: [Synth 8-638] synthesizing module 'elasticFifoInner__parameterized3' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/getTanh/sim/VHDL_SRC/elastic_components.vhd:1167]
	Parameter INPUT_COUNT bound to: 1 - type: integer 
	Parameter OUTPUT_COUNT bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
	Parameter FIFO_DEPTH bound to: 6 - type: integer 
WARNING: [Synth 8-614] signal 'rst' is read in the process but is not in the sensitivity list [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/getTanh/sim/VHDL_SRC/elastic_components.vhd:1196]
WARNING: [Synth 8-6014] Unused sequential element fifo_valid_reg was removed.  [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/getTanh/sim/VHDL_SRC/elastic_components.vhd:1199]
INFO: [Synth 8-256] done synthesizing module 'elasticFifoInner__parameterized3' (33#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/getTanh/sim/VHDL_SRC/elastic_components.vhd:1167]
INFO: [Synth 8-256] done synthesizing module 'transpFIFO__parameterized2' (33#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/getTanh/sim/VHDL_SRC/elastic_components.vhd:1422]
INFO: [Synth 8-638] synthesizing module 'transpFIFO__parameterized3' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/getTanh/sim/VHDL_SRC/elastic_components.vhd:1422]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
	Parameter FIFO_DEPTH bound to: 8 - type: integer 
INFO: [Synth 8-638] synthesizing module 'elasticFifoInner__parameterized4' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/getTanh/sim/VHDL_SRC/elastic_components.vhd:1167]
	Parameter INPUT_COUNT bound to: 1 - type: integer 
	Parameter OUTPUT_COUNT bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
	Parameter FIFO_DEPTH bound to: 8 - type: integer 
WARNING: [Synth 8-614] signal 'rst' is read in the process but is not in the sensitivity list [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/getTanh/sim/VHDL_SRC/elastic_components.vhd:1196]
WARNING: [Synth 8-6014] Unused sequential element fifo_valid_reg was removed.  [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/getTanh/sim/VHDL_SRC/elastic_components.vhd:1199]
INFO: [Synth 8-256] done synthesizing module 'elasticFifoInner__parameterized4' (33#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/getTanh/sim/VHDL_SRC/elastic_components.vhd:1167]
INFO: [Synth 8-256] done synthesizing module 'transpFIFO__parameterized3' (33#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/getTanh/sim/VHDL_SRC/elastic_components.vhd:1422]
INFO: [Synth 8-638] synthesizing module 'ret_op' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/getTanh/sim/VHDL_SRC/arithmetic_units.vhd:24]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ret_op' (34#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/getTanh/sim/VHDL_SRC/arithmetic_units.vhd:24]
INFO: [Synth 8-3491] module 'LSQ_A' declared at '/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/getTanh/sim/VHDL_SRC/LSQ_A.v:138363' bound to instance 'c_LSQ_A' of component 'LSQ_A' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/getTanh/sim/VHDL_SRC/getTanh_optimized.vhd:4665]
INFO: [Synth 8-6157] synthesizing module 'LSQ_A' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/getTanh/sim/VHDL_SRC/LSQ_A.v:138363]
INFO: [Synth 8-6157] synthesizing module 'STORE_QUEUE_LSQ_A' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/getTanh/sim/VHDL_SRC/LSQ_A.v:1]
INFO: [Synth 8-6155] done synthesizing module 'STORE_QUEUE_LSQ_A' (35#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/getTanh/sim/VHDL_SRC/LSQ_A.v:1]
INFO: [Synth 8-6157] synthesizing module 'LOAD_QUEUE_LSQ_A' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/getTanh/sim/VHDL_SRC/LSQ_A.v:25509]
INFO: [Synth 8-6155] done synthesizing module 'LOAD_QUEUE_LSQ_A' (36#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/getTanh/sim/VHDL_SRC/LSQ_A.v:25509]
INFO: [Synth 8-6157] synthesizing module 'GROUP_ALLOCATOR_LSQ_A' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/getTanh/sim/VHDL_SRC/LSQ_A.v:137913]
INFO: [Synth 8-6155] done synthesizing module 'GROUP_ALLOCATOR_LSQ_A' (37#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/getTanh/sim/VHDL_SRC/LSQ_A.v:137913]
INFO: [Synth 8-6157] synthesizing module 'LOAD_PORT_LSQ_A' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/getTanh/sim/VHDL_SRC/LSQ_A.v:138172]
INFO: [Synth 8-6155] done synthesizing module 'LOAD_PORT_LSQ_A' (38#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/getTanh/sim/VHDL_SRC/LSQ_A.v:138172]
INFO: [Synth 8-6157] synthesizing module 'STORE_DATA_PORT_LSQ_A' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/getTanh/sim/VHDL_SRC/LSQ_A.v:138272]
INFO: [Synth 8-6155] done synthesizing module 'STORE_DATA_PORT_LSQ_A' (39#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/getTanh/sim/VHDL_SRC/LSQ_A.v:138272]
INFO: [Synth 8-6155] done synthesizing module 'LSQ_A' (40#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/getTanh/sim/VHDL_SRC/LSQ_A.v:138363]
INFO: [Synth 8-638] synthesizing module 'MemCont' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/getTanh/sim/VHDL_SRC/MemCont.vhd:753]
	Parameter DATA_SIZE bound to: 32 - type: integer 
	Parameter ADDRESS_SIZE bound to: 32 - type: integer 
	Parameter BB_COUNT bound to: 1 - type: integer 
	Parameter LOAD_COUNT bound to: 2 - type: integer 
	Parameter STORE_COUNT bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'read_memory_arbiter' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/getTanh/sim/VHDL_SRC/MemCont.vhd:202]
	Parameter ARBITER_SIZE bound to: 2 - type: integer 
	Parameter ADDR_WIDTH bound to: 32 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'read_priority' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/getTanh/sim/VHDL_SRC/MemCont.vhd:17]
	Parameter ARBITER_SIZE bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'read_priority' (41#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/getTanh/sim/VHDL_SRC/MemCont.vhd:17]
INFO: [Synth 8-638] synthesizing module 'read_address_mux' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/getTanh/sim/VHDL_SRC/MemCont.vhd:52]
	Parameter ARBITER_SIZE bound to: 2 - type: integer 
	Parameter ADDR_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'read_address_mux' (42#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/getTanh/sim/VHDL_SRC/MemCont.vhd:52]
INFO: [Synth 8-638] synthesizing module 'read_address_ready' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/getTanh/sim/VHDL_SRC/MemCont.vhd:86]
	Parameter ARBITER_SIZE bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'read_address_ready' (43#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/getTanh/sim/VHDL_SRC/MemCont.vhd:86]
INFO: [Synth 8-638] synthesizing module 'read_data_signals' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/getTanh/sim/VHDL_SRC/MemCont.vhd:116]
	Parameter ARBITER_SIZE bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'read_data_signals' (44#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/getTanh/sim/VHDL_SRC/MemCont.vhd:116]
INFO: [Synth 8-256] done synthesizing module 'read_memory_arbiter' (45#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/getTanh/sim/VHDL_SRC/MemCont.vhd:202]
INFO: [Synth 8-638] synthesizing module 'write_memory_arbiter' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/getTanh/sim/VHDL_SRC/MemCont.vhd:464]
	Parameter ARBITER_SIZE bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 32 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'write_priority' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/getTanh/sim/VHDL_SRC/MemCont.vhd:287]
	Parameter ARBITER_SIZE bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'write_priority' (46#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/getTanh/sim/VHDL_SRC/MemCont.vhd:287]
INFO: [Synth 8-638] synthesizing module 'write_address_mux' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/getTanh/sim/VHDL_SRC/MemCont.vhd:326]
	Parameter ARBITER_SIZE bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'write_address_mux' (47#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/getTanh/sim/VHDL_SRC/MemCont.vhd:326]
INFO: [Synth 8-638] synthesizing module 'write_address_ready' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/getTanh/sim/VHDL_SRC/MemCont.vhd:362]
	Parameter ARBITER_SIZE bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'write_address_ready' (48#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/getTanh/sim/VHDL_SRC/MemCont.vhd:362]
INFO: [Synth 8-638] synthesizing module 'write_data_signals' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/getTanh/sim/VHDL_SRC/MemCont.vhd:396]
	Parameter ARBITER_SIZE bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'write_data_signals' (49#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/getTanh/sim/VHDL_SRC/MemCont.vhd:396]
INFO: [Synth 8-256] done synthesizing module 'write_memory_arbiter' (50#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/getTanh/sim/VHDL_SRC/MemCont.vhd:464]
WARNING: [Synth 8-614] signal 'rst' is read in the process but is not in the sensitivity list [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/getTanh/sim/VHDL_SRC/MemCont.vhd:814]
INFO: [Synth 8-256] done synthesizing module 'MemCont' (51#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/getTanh/sim/VHDL_SRC/MemCont.vhd:753]
INFO: [Synth 8-638] synthesizing module 'sink' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/getTanh/sim/VHDL_SRC/elastic_components.vhd:1105]
	Parameter INPUT_COUNT bound to: 1 - type: integer 
	Parameter OUTPUT_COUNT bound to: 0 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'sink' (52#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/getTanh/sim/VHDL_SRC/elastic_components.vhd:1105]
INFO: [Synth 8-638] synthesizing module 'sink__parameterized0' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/getTanh/sim/VHDL_SRC/elastic_components.vhd:1105]
	Parameter INPUT_COUNT bound to: 1 - type: integer 
	Parameter OUTPUT_COUNT bound to: 0 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'sink__parameterized0' (52#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/getTanh/sim/VHDL_SRC/elastic_components.vhd:1105]
INFO: [Synth 8-638] synthesizing module 'end_node' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/getTanh/sim/VHDL_SRC/elastic_components.vhd:481]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter MEM_INPUTS bound to: 2 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
WARNING: [Synth 8-3848] Net eReadyArray in module/entity end_node does not have driver. [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/getTanh/sim/VHDL_SRC/elastic_components.vhd:477]
INFO: [Synth 8-256] done synthesizing module 'end_node' (53#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/getTanh/sim/VHDL_SRC/elastic_components.vhd:481]
WARNING: [Synth 8-3848] Net A_we1 in module/entity getTanh does not have driver. [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/getTanh/sim/VHDL_SRC/getTanh_optimized.vhd:28]
WARNING: [Synth 8-3848] Net A_dout1 in module/entity getTanh does not have driver. [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/getTanh/sim/VHDL_SRC/getTanh_optimized.vhd:29]
WARNING: [Synth 8-3848] Net addr_we1 in module/entity getTanh does not have driver. [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/getTanh/sim/VHDL_SRC/getTanh_optimized.vhd:38]
WARNING: [Synth 8-3848] Net addr_dout1 in module/entity getTanh does not have driver. [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/getTanh/sim/VHDL_SRC/getTanh_optimized.vhd:39]
WARNING: [Synth 8-3848] Net start_0_dataInArray_0 in module/entity getTanh does not have driver. [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/getTanh/sim/VHDL_SRC/getTanh_optimized.vhd:56]
WARNING: [Synth 8-3848] Net MC_addr_pValidArray_3 in module/entity getTanh does not have driver. [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/getTanh/sim/VHDL_SRC/getTanh_optimized.vhd:1620]
WARNING: [Synth 8-3848] Net MC_addr_dataInArray_3 in module/entity getTanh does not have driver. [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/getTanh/sim/VHDL_SRC/getTanh_optimized.vhd:1615]
WARNING: [Synth 8-3848] Net MC_addr_pValidArray_4 in module/entity getTanh does not have driver. [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/getTanh/sim/VHDL_SRC/getTanh_optimized.vhd:1621]
WARNING: [Synth 8-3848] Net MC_addr_dataInArray_4 in module/entity getTanh does not have driver. [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/getTanh/sim/VHDL_SRC/getTanh_optimized.vhd:1616]
INFO: [Synth 8-256] done synthesizing module 'getTanh' (54#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/getTanh/sim/VHDL_SRC/getTanh_optimized.vhd:43]
WARNING: [Synth 8-3331] design end_node has unconnected port eReadyArray[1]
WARNING: [Synth 8-3331] design end_node has unconnected port eReadyArray[0]
WARNING: [Synth 8-3331] design end_node has unconnected port clk
WARNING: [Synth 8-3331] design end_node has unconnected port rst
WARNING: [Synth 8-3331] design sink has unconnected port clk
WARNING: [Synth 8-3331] design sink has unconnected port rst
WARNING: [Synth 8-3331] design sink has unconnected port dataInArray[0][0]
WARNING: [Synth 8-3331] design sink has unconnected port pValidArray[0]
WARNING: [Synth 8-3331] design sink__parameterized0 has unconnected port clk
WARNING: [Synth 8-3331] design sink__parameterized0 has unconnected port rst
WARNING: [Synth 8-3331] design sink__parameterized0 has unconnected port dataInArray[0][31]
WARNING: [Synth 8-3331] design sink__parameterized0 has unconnected port dataInArray[0][30]
WARNING: [Synth 8-3331] design sink__parameterized0 has unconnected port dataInArray[0][29]
WARNING: [Synth 8-3331] design sink__parameterized0 has unconnected port dataInArray[0][28]
WARNING: [Synth 8-3331] design sink__parameterized0 has unconnected port dataInArray[0][27]
WARNING: [Synth 8-3331] design sink__parameterized0 has unconnected port dataInArray[0][26]
WARNING: [Synth 8-3331] design sink__parameterized0 has unconnected port dataInArray[0][25]
WARNING: [Synth 8-3331] design sink__parameterized0 has unconnected port dataInArray[0][24]
WARNING: [Synth 8-3331] design sink__parameterized0 has unconnected port dataInArray[0][23]
WARNING: [Synth 8-3331] design sink__parameterized0 has unconnected port dataInArray[0][22]
WARNING: [Synth 8-3331] design sink__parameterized0 has unconnected port dataInArray[0][21]
WARNING: [Synth 8-3331] design sink__parameterized0 has unconnected port dataInArray[0][20]
WARNING: [Synth 8-3331] design sink__parameterized0 has unconnected port dataInArray[0][19]
WARNING: [Synth 8-3331] design sink__parameterized0 has unconnected port dataInArray[0][18]
WARNING: [Synth 8-3331] design sink__parameterized0 has unconnected port dataInArray[0][17]
WARNING: [Synth 8-3331] design sink__parameterized0 has unconnected port dataInArray[0][16]
WARNING: [Synth 8-3331] design sink__parameterized0 has unconnected port dataInArray[0][15]
WARNING: [Synth 8-3331] design sink__parameterized0 has unconnected port dataInArray[0][14]
WARNING: [Synth 8-3331] design sink__parameterized0 has unconnected port dataInArray[0][13]
WARNING: [Synth 8-3331] design sink__parameterized0 has unconnected port dataInArray[0][12]
WARNING: [Synth 8-3331] design sink__parameterized0 has unconnected port dataInArray[0][11]
WARNING: [Synth 8-3331] design sink__parameterized0 has unconnected port dataInArray[0][10]
WARNING: [Synth 8-3331] design sink__parameterized0 has unconnected port dataInArray[0][9]
WARNING: [Synth 8-3331] design sink__parameterized0 has unconnected port dataInArray[0][8]
WARNING: [Synth 8-3331] design sink__parameterized0 has unconnected port dataInArray[0][7]
WARNING: [Synth 8-3331] design sink__parameterized0 has unconnected port dataInArray[0][6]
WARNING: [Synth 8-3331] design sink__parameterized0 has unconnected port dataInArray[0][5]
WARNING: [Synth 8-3331] design sink__parameterized0 has unconnected port dataInArray[0][4]
WARNING: [Synth 8-3331] design sink__parameterized0 has unconnected port dataInArray[0][3]
WARNING: [Synth 8-3331] design sink__parameterized0 has unconnected port dataInArray[0][2]
WARNING: [Synth 8-3331] design sink__parameterized0 has unconnected port dataInArray[0][1]
WARNING: [Synth 8-3331] design sink__parameterized0 has unconnected port dataInArray[0][0]
WARNING: [Synth 8-3331] design sink__parameterized0 has unconnected port pValidArray[0]
WARNING: [Synth 8-3331] design MemCont has unconnected port io_Empty_Ready
WARNING: [Synth 8-3331] design MemCont has unconnected port io_wrDataPorts_valid[0]
WARNING: [Synth 8-3331] design branch__parameterized0 has unconnected port clk
WARNING: [Synth 8-3331] design branch__parameterized0 has unconnected port rst
WARNING: [Synth 8-3331] design branch has unconnected port clk
WARNING: [Synth 8-3331] design branch has unconnected port rst
WARNING: [Synth 8-3331] design buffer_bx_op has unconnected port clk
WARNING: [Synth 8-3331] design buffer_bx_op has unconnected port rst
WARNING: [Synth 8-3331] design icmp_ult_op has unconnected port clk
WARNING: [Synth 8-3331] design icmp_ult_op has unconnected port rst
WARNING: [Synth 8-3331] design Const has unconnected port clk
WARNING: [Synth 8-3331] design Const has unconnected port rst
WARNING: [Synth 8-3331] design add_op has unconnected port clk
WARNING: [Synth 8-3331] design add_op has unconnected port rst
WARNING: [Synth 8-3331] design lsq_store_op has unconnected port rst
WARNING: [Synth 8-3331] design lsq_store_op has unconnected port clk
WARNING: [Synth 8-3331] design or_op has unconnected port clk
WARNING: [Synth 8-3331] design or_op has unconnected port rst
WARNING: [Synth 8-3331] design ashr_op has unconnected port clk
WARNING: [Synth 8-3331] design ashr_op has unconnected port rst
WARNING: [Synth 8-3331] design ashr_op has unconnected port dataInArray[1][31]
WARNING: [Synth 8-3331] design sub_op has unconnected port clk
WARNING: [Synth 8-3331] design sub_op has unconnected port rst
WARNING: [Synth 8-3331] design shl_op has unconnected port clk
WARNING: [Synth 8-3331] design shl_op has unconnected port rst
WARNING: [Synth 8-3331] design shl_op has unconnected port dataInArray[1][31]
WARNING: [Synth 8-3331] design icmp_sgt_op has unconnected port clk
WARNING: [Synth 8-3331] design icmp_sgt_op has unconnected port rst
WARNING: [Synth 8-3331] design lsq_load_op has unconnected port rst
WARNING: [Synth 8-3331] design lsq_load_op has unconnected port clk
WARNING: [Synth 8-3331] design getTanh has unconnected port A_we1
WARNING: [Synth 8-3331] design getTanh has unconnected port A_dout1[31]
WARNING: [Synth 8-3331] design getTanh has unconnected port A_dout1[30]
WARNING: [Synth 8-3331] design getTanh has unconnected port A_dout1[29]
WARNING: [Synth 8-3331] design getTanh has unconnected port A_dout1[28]
WARNING: [Synth 8-3331] design getTanh has unconnected port A_dout1[27]
WARNING: [Synth 8-3331] design getTanh has unconnected port A_dout1[26]
WARNING: [Synth 8-3331] design getTanh has unconnected port A_dout1[25]
WARNING: [Synth 8-3331] design getTanh has unconnected port A_dout1[24]
WARNING: [Synth 8-3331] design getTanh has unconnected port A_dout1[23]
WARNING: [Synth 8-3331] design getTanh has unconnected port A_dout1[22]
WARNING: [Synth 8-3331] design getTanh has unconnected port A_dout1[21]
WARNING: [Synth 8-3331] design getTanh has unconnected port A_dout1[20]
WARNING: [Synth 8-3331] design getTanh has unconnected port A_dout1[19]
WARNING: [Synth 8-3331] design getTanh has unconnected port A_dout1[18]
WARNING: [Synth 8-3331] design getTanh has unconnected port A_dout1[17]
WARNING: [Synth 8-3331] design getTanh has unconnected port A_dout1[16]
WARNING: [Synth 8-3331] design getTanh has unconnected port A_dout1[15]
WARNING: [Synth 8-3331] design getTanh has unconnected port A_dout1[14]
WARNING: [Synth 8-3331] design getTanh has unconnected port A_dout1[13]
WARNING: [Synth 8-3331] design getTanh has unconnected port A_dout1[12]
WARNING: [Synth 8-3331] design getTanh has unconnected port A_dout1[11]
WARNING: [Synth 8-3331] design getTanh has unconnected port A_dout1[10]
WARNING: [Synth 8-3331] design getTanh has unconnected port A_dout1[9]
WARNING: [Synth 8-3331] design getTanh has unconnected port A_dout1[8]
WARNING: [Synth 8-3331] design getTanh has unconnected port A_dout1[7]
WARNING: [Synth 8-3331] design getTanh has unconnected port A_dout1[6]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:35 ; elapsed = 00:00:48 . Memory (MB): peak = 2971.188 ; gain = 1196.715 ; free physical = 19037 ; free virtual = 22580
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:41 ; elapsed = 00:00:56 . Memory (MB): peak = 2971.188 ; gain = 1196.715 ; free physical = 19181 ; free virtual = 22725
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:41 ; elapsed = 00:00:56 . Memory (MB): peak = 2971.188 ; gain = 1196.715 ; free physical = 19181 ; free virtual = 22725
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2971.188 ; gain = 0.000 ; free physical = 18970 ; free virtual = 22513
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/getTanh/synth/period_4.xdc]
Finished Parsing XDC File [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/getTanh/synth/period_4.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3094.004 ; gain = 0.000 ; free physical = 18684 ; free virtual = 22229
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.49 ; elapsed = 00:00:00.76 . Memory (MB): peak = 3094.004 ; gain = 0.000 ; free physical = 18689 ; free virtual = 22233
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:01:00 ; elapsed = 00:01:17 . Memory (MB): peak = 3094.004 ; gain = 1319.531 ; free physical = 19154 ; free virtual = 22699
---------------------------------------------------------------------------------
INFO: [Synth 8-5580] Multithreading enabled for synth_design using a maximum of 4 processes.
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k160tfbg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:00 ; elapsed = 00:01:17 . Memory (MB): peak = 3102.008 ; gain = 1327.535 ; free physical = 19154 ; free virtual = 22699
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:01:00 ; elapsed = 00:01:17 . Memory (MB): peak = 3105.926 ; gain = 1331.453 ; free physical = 19153 ; free virtual = 22697
---------------------------------------------------------------------------------
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/getTanh/sim/VHDL_SRC/LSQ_A.v:138262]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/getTanh/sim/VHDL_SRC/LSQ_A.v:138353]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:37 ; elapsed = 00:03:08 . Memory (MB): peak = 3110.012 ; gain = 1335.539 ; free physical = 16263 ; free virtual = 19828
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-----------------------+------------+----------+
|      |RTL Partition          |Replication |Instances |
+------+-----------------------+------------+----------+
|1     |STORE_QUEUE_LSQ_A__GB0 |           1|     46820|
|2     |STORE_QUEUE_LSQ_A__GB1 |           1|      9982|
|3     |LOAD_QUEUE_LSQ_A__GB0  |           1|     60964|
|4     |LOAD_QUEUE_LSQ_A__GB1  |           1|     13075|
|5     |LOAD_QUEUE_LSQ_A__GB2  |           1|     49149|
|6     |LOAD_QUEUE_LSQ_A__GB3  |           1|     27872|
|7     |LOAD_QUEUE_LSQ_A__GB4  |           1|     22401|
|8     |LOAD_QUEUE_LSQ_A__GB5  |           1|     32608|
|9     |LOAD_QUEUE_LSQ_A__GB6  |           1|      8526|
|10    |LOAD_QUEUE_LSQ_A__GB7  |           1|     10878|
|11    |LOAD_QUEUE_LSQ_A__GB8  |           1|     19992|
|12    |LOAD_QUEUE_LSQ_A__GB9  |           1|     19894|
|13    |LOAD_QUEUE_LSQ_A__GB10 |           1|     55459|
|14    |LOAD_QUEUE_LSQ_A__GB11 |           1|     26995|
|15    |LOAD_QUEUE_LSQ_A__GB12 |           1|     64512|
|16    |LOAD_QUEUE_LSQ_A__GB13 |           1|     18720|
|17    |LOAD_QUEUE_LSQ_A__GB14 |           1|     14048|
|18    |LSQ_A__GC0             |           1|       420|
|19    |getTanh__GC0           |           1|      8896|
+------+-----------------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 6     
	   2 Input     32 Bit       Adders := 6     
	   2 Input      6 Bit       Adders := 129   
	   3 Input      6 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 6     
	   3 Input      5 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 24    
	   2 Input      2 Bit       Adders := 20    
+---Registers : 
	               32 Bit    Registers := 206   
	                6 Bit    Registers := 3     
	                5 Bit    Registers := 70    
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 2783  
+---Multipliers : 
	                32x32  Multipliers := 3     
+---RAMs : 
	              256 Bit         RAMs := 1     
	              192 Bit         RAMs := 1     
	              128 Bit         RAMs := 5     
	               96 Bit         RAMs := 2     
	                6 Bit         RAMs := 2     
	                4 Bit         RAMs := 3     
+---Muxes : 
	   2 Input   1024 Bit        Muxes := 32    
	   2 Input     32 Bit        Muxes := 2329  
	  33 Input     32 Bit        Muxes := 160   
	   2 Input      6 Bit        Muxes := 2     
	  31 Input      5 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1563  
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module STORE_QUEUE_LSQ_A 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 63    
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 64    
	                5 Bit    Registers := 35    
	                1 Bit    Registers := 192   
+---Muxes : 
	   2 Input     32 Bit        Muxes := 64    
	  33 Input     32 Bit        Muxes := 64    
	   2 Input      1 Bit        Muxes := 191   
Module LOAD_QUEUE_LSQ_A 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 63    
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 96    
	                5 Bit    Registers := 35    
	                1 Bit    Registers := 2400  
+---Muxes : 
	   2 Input   1024 Bit        Muxes := 32    
	   2 Input     32 Bit        Muxes := 2210  
	  33 Input     32 Bit        Muxes := 96    
	  31 Input      5 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1248  
Module GROUP_ALLOCATOR_LSQ_A 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      6 Bit       Adders := 2     
	   3 Input      5 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 2     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 4     
Module LOAD_PORT_LSQ_A 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module STORE_DATA_PORT_LSQ_A__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module STORE_DATA_PORT_LSQ_A 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module TEHB 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module OEHB 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module start_node 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module orN 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module eagerFork_RegisterBLock__49 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__50 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__51 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module orN__parameterized0__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module eagerFork_RegisterBLock__58 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__57 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module TEHB__parameterized0__16 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module mux__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module TEHB__parameterized0__8 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module TEHB__parameterized0__7 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module andN__37 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module andN 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module antitokens__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module select_op__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module antitokens 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module select_op 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module andN__19 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module andN__33 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sub_op__1 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 1     
Module orN__parameterized0__11 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module eagerFork_RegisterBLock__76 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__75 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module TEHB__7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mux__parameterized0__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module TEHB__parameterized0__15 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module merge__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module TEHB__8 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mux__parameterized0__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module andN__11 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module orN__parameterized1__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module eagerFork_RegisterBLock__79 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__78 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__77 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module orN__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module eagerFork_RegisterBLock__45 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__46 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__47 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__48 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module orN__parameterized1__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module eagerFork_RegisterBLock__82 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__81 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__80 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__29 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__30 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__31 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__32 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__33 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__34 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__35 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__36 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__37 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__38 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__39 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__40 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__41 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__42 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__43 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__44 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module orN__parameterized1__4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module eagerFork_RegisterBLock__85 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__84 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__83 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module TEHB__parameterized0__10 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module OEHB__parameterized0__1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module elasticFifoInner__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 2     
+---RAMs : 
	              128 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module transpFIFO__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module TEHB__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module OEHB__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module TEHB__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module OEHB__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module elasticFifoInner__parameterized0__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 2     
+---RAMs : 
	                4 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module transpFIFO__parameterized0__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module elasticFifoInner__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 2     
+---RAMs : 
	                4 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module transpFIFO__parameterized0 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module TEHB__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module elasticFifoInner__parameterized0__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 2     
+---RAMs : 
	                4 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module elasticFifoInner__parameterized1__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 2     
+---RAMs : 
	                6 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module transpFIFO__parameterized1__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module elasticFifoInner__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 2     
+---RAMs : 
	                6 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module transpFIFO__parameterized1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module TEHB__parameterized0__17 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module mux__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module TEHB__parameterized0__18 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module mux__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module TEHB__parameterized0__19 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module mux__4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module TEHB__parameterized0__20 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module mux__5 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module andN__29 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module andN__34 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sub_op__2 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 1     
Module andN__30 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module andN__35 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sub_op__3 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 1     
Module andN__21 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module add_op__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
Module andN__31 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module andN__36 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sub_op__4 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 1     
Module andN__32 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module andN__18 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sub_op 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 1     
Module andN__22 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module add_op__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
Module andN__23 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module add_op__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
Module andN__20 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module TEHB__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module mux 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module TEHB__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mux__parameterized0 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module andN__5 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module TEHB__parameterized0__6 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module merge 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module andN__6 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module andN__7 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module andN__8 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module andN__9 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module andN__12 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module orN__parameterized3__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module eagerFork_RegisterBLock__56 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__55 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__54 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__53 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__52 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module orN__parameterized0__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module eagerFork_RegisterBLock__60 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__59 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module orN__parameterized0__4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module eagerFork_RegisterBLock__62 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__61 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module orN__parameterized0__5 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module eagerFork_RegisterBLock__64 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__63 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module orN__parameterized0__6 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module eagerFork_RegisterBLock__66 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__65 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module orN__parameterized0__7 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module eagerFork_RegisterBLock__68 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__67 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module orN__parameterized4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module eagerFork_RegisterBLock__22 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__23 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__24 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__25 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__26 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__27 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__28 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module orN__parameterized1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module eagerFork_RegisterBLock__19 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__20 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__21 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module orN__parameterized1__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module eagerFork_RegisterBLock__16 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__17 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__18 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module orN__parameterized5 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module eagerFork_RegisterBLock__10 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__11 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__12 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__13 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__14 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__15 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module TEHB__parameterized0__11 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module OEHB__parameterized0__2 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module TEHB__parameterized0__12 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module OEHB__parameterized0__3 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module TEHB__parameterized0__13 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module OEHB__parameterized0__4 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module TEHB__parameterized0__14 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module OEHB__parameterized0__5 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module TEHB__parameterized0__5 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module OEHB__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module TEHB__6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module OEHB__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module TEHB__parameterized0__9 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module elasticFifoInner__parameterized2__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 2     
+---RAMs : 
	               96 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module TEHB__parameterized0__4 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module elasticFifoInner__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 2     
+---RAMs : 
	               96 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module elasticFifoInner__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 2     
+---RAMs : 
	              128 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module transpFIFO__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module elasticFifoInner__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 2     
+---RAMs : 
	              128 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module transpFIFO__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module elasticFifoInner__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 2     
+---RAMs : 
	              128 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module transpFIFO__4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module elasticFifoInner 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 2     
+---RAMs : 
	              128 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module transpFIFO 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module andN__24 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module add_op__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
Module andN__26 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mul_4_stage__1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 5     
+---Multipliers : 
	                32x32  Multipliers := 1     
Module delay_buffer__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module OEHB__6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module andN__25 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module add_op__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
Module andN__27 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mul_4_stage__2 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 5     
+---Multipliers : 
	                32x32  Multipliers := 1     
Module delay_buffer__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module OEHB__7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module andN__17 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module andN__28 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module andN__16 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module andN__15 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mul_4_stage 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 5     
+---Multipliers : 
	                32x32  Multipliers := 1     
Module delay_buffer 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module OEHB__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module TEHB__parameterized0__2 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module TEHB__parameterized0__3 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module andN__14 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module add_op 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
Module andN__13 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module orN__parameterized0 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module eagerFork_RegisterBLock__8 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__9 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module andN__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module andN__10 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module andN__4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module orN__parameterized0__8 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module eagerFork_RegisterBLock__70 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__69 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module orN__parameterized0__9 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module eagerFork_RegisterBLock__72 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__71 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module orN__parameterized0__10 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module eagerFork_RegisterBLock__74 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__73 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module orN__parameterized0__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module eagerFork_RegisterBLock__6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module orN__parameterized3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module eagerFork_RegisterBLock__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module elasticFifoInner__parameterized3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 2     
+---RAMs : 
	              192 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module transpFIFO__parameterized2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module TEHB__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module OEHB__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module elasticFifoInner__parameterized4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 2     
+---RAMs : 
	              256 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module transpFIFO__parameterized3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module TEHB__parameterized0__1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module read_address_mux 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
Module read_data_signals 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                2 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
Module write_address_mux 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module write_data_signals 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module MemCont 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module andN__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module andN__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 600 (col length:100)
BRAMs: 650 (col length: RAMB18 100 RAMB36 50)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/getTanh/sim/VHDL_SRC/multipliers.vhd:34]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/getTanh/sim/VHDL_SRC/multipliers.vhd:34]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/getTanh/sim/VHDL_SRC/multipliers.vhd:34]
WARNING: [Synth 8-6014] Unused sequential element mul_31/multiply_unit/q0_reg was removed.  [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/getTanh/sim/VHDL_SRC/multipliers.vhd:42]
WARNING: [Synth 8-6014] Unused sequential element mul_31/multiply_unit/q0_reg was removed.  [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/getTanh/sim/VHDL_SRC/multipliers.vhd:42]
WARNING: [Synth 8-6014] Unused sequential element mul_31/multiply_unit/q1_reg was removed.  [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/getTanh/sim/VHDL_SRC/multipliers.vhd:43]
WARNING: [Synth 8-6014] Unused sequential element mul_31/multiply_unit/q2_reg was removed.  [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/getTanh/sim/VHDL_SRC/multipliers.vhd:44]
WARNING: [Synth 8-6014] Unused sequential element mul_33/multiply_unit/q0_reg was removed.  [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/getTanh/sim/VHDL_SRC/multipliers.vhd:42]
WARNING: [Synth 8-6014] Unused sequential element mul_33/multiply_unit/q0_reg was removed.  [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/getTanh/sim/VHDL_SRC/multipliers.vhd:42]
WARNING: [Synth 8-6014] Unused sequential element mul_33/multiply_unit/q1_reg was removed.  [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/getTanh/sim/VHDL_SRC/multipliers.vhd:43]
WARNING: [Synth 8-6014] Unused sequential element mul_33/multiply_unit/q2_reg was removed.  [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/getTanh/sim/VHDL_SRC/multipliers.vhd:44]
WARNING: [Synth 8-6014] Unused sequential element mul_37/multiply_unit/q0_reg was removed.  [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/getTanh/sim/VHDL_SRC/multipliers.vhd:42]
WARNING: [Synth 8-6014] Unused sequential element mul_37/multiply_unit/q0_reg was removed.  [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/getTanh/sim/VHDL_SRC/multipliers.vhd:42]
WARNING: [Synth 8-6014] Unused sequential element mul_37/multiply_unit/q1_reg was removed.  [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/getTanh/sim/VHDL_SRC/multipliers.vhd:43]
WARNING: [Synth 8-6014] Unused sequential element mul_37/multiply_unit/q2_reg was removed.  [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/getTanh/sim/VHDL_SRC/multipliers.vhd:44]
DSP Report: Generating DSP mul_31/multiply_unit/q0_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_31/multiply_unit/q0_reg is absorbed into DSP mul_31/multiply_unit/q0_reg.
DSP Report: register mul_31/multiply_unit/q0_reg is absorbed into DSP mul_31/multiply_unit/q0_reg.
DSP Report: register mul_31/multiply_unit/q0_reg is absorbed into DSP mul_31/multiply_unit/q0_reg.
DSP Report: operator mul_31/multiply_unit/mul is absorbed into DSP mul_31/multiply_unit/q0_reg.
DSP Report: operator mul_31/multiply_unit/mul is absorbed into DSP mul_31/multiply_unit/q0_reg.
DSP Report: Generating DSP mul_31/multiply_unit/q1_reg, operation Mode is: (PCIN>>17)+(A2*B)'.
DSP Report: register mul_31/multiply_unit/q1_reg is absorbed into DSP mul_31/multiply_unit/q1_reg.
DSP Report: register mul_31/multiply_unit/q1_reg is absorbed into DSP mul_31/multiply_unit/q1_reg.
DSP Report: register mul_31/multiply_unit/q0_reg is absorbed into DSP mul_31/multiply_unit/q1_reg.
DSP Report: operator mul_31/multiply_unit/mul is absorbed into DSP mul_31/multiply_unit/q1_reg.
DSP Report: operator mul_31/multiply_unit/mul is absorbed into DSP mul_31/multiply_unit/q1_reg.
DSP Report: Generating DSP mul_31/multiply_unit/q2_reg, operation Mode is: (PCIN+(A''*B2)')'.
DSP Report: register mul_31/multiply_unit/q0_reg is absorbed into DSP mul_31/multiply_unit/q2_reg.
DSP Report: register mul_31/multiply_unit/q2_reg is absorbed into DSP mul_31/multiply_unit/q2_reg.
DSP Report: register mul_31/multiply_unit/q0_reg is absorbed into DSP mul_31/multiply_unit/q2_reg.
DSP Report: register mul_31/multiply_unit/q2_reg is absorbed into DSP mul_31/multiply_unit/q2_reg.
DSP Report: register mul_31/multiply_unit/q1_reg is absorbed into DSP mul_31/multiply_unit/q2_reg.
DSP Report: operator mul_31/multiply_unit/mul is absorbed into DSP mul_31/multiply_unit/q2_reg.
DSP Report: operator mul_31/multiply_unit/mul is absorbed into DSP mul_31/multiply_unit/q2_reg.
DSP Report: Generating DSP mul_33/multiply_unit/q0_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_33/multiply_unit/q0_reg is absorbed into DSP mul_33/multiply_unit/q0_reg.
DSP Report: register mul_33/multiply_unit/q0_reg is absorbed into DSP mul_33/multiply_unit/q0_reg.
DSP Report: register mul_33/multiply_unit/q0_reg is absorbed into DSP mul_33/multiply_unit/q0_reg.
DSP Report: operator mul_33/multiply_unit/mul is absorbed into DSP mul_33/multiply_unit/q0_reg.
DSP Report: operator mul_33/multiply_unit/mul is absorbed into DSP mul_33/multiply_unit/q0_reg.
DSP Report: Generating DSP mul_33/multiply_unit/q1_reg, operation Mode is: (PCIN>>17)+(A2*B)'.
DSP Report: register mul_33/multiply_unit/q1_reg is absorbed into DSP mul_33/multiply_unit/q1_reg.
DSP Report: register mul_33/multiply_unit/q1_reg is absorbed into DSP mul_33/multiply_unit/q1_reg.
DSP Report: register mul_33/multiply_unit/q0_reg is absorbed into DSP mul_33/multiply_unit/q1_reg.
DSP Report: operator mul_33/multiply_unit/mul is absorbed into DSP mul_33/multiply_unit/q1_reg.
DSP Report: operator mul_33/multiply_unit/mul is absorbed into DSP mul_33/multiply_unit/q1_reg.
DSP Report: Generating DSP mul_33/multiply_unit/q2_reg, operation Mode is: (PCIN+(A''*B2)')'.
DSP Report: register mul_33/multiply_unit/q0_reg is absorbed into DSP mul_33/multiply_unit/q2_reg.
DSP Report: register mul_33/multiply_unit/q2_reg is absorbed into DSP mul_33/multiply_unit/q2_reg.
DSP Report: register mul_33/multiply_unit/q0_reg is absorbed into DSP mul_33/multiply_unit/q2_reg.
DSP Report: register mul_33/multiply_unit/q2_reg is absorbed into DSP mul_33/multiply_unit/q2_reg.
DSP Report: register mul_33/multiply_unit/q1_reg is absorbed into DSP mul_33/multiply_unit/q2_reg.
DSP Report: operator mul_33/multiply_unit/mul is absorbed into DSP mul_33/multiply_unit/q2_reg.
DSP Report: operator mul_33/multiply_unit/mul is absorbed into DSP mul_33/multiply_unit/q2_reg.
DSP Report: Generating DSP mul_37/multiply_unit/q0_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_37/multiply_unit/q0_reg is absorbed into DSP mul_37/multiply_unit/q0_reg.
DSP Report: register mul_37/multiply_unit/q0_reg is absorbed into DSP mul_37/multiply_unit/q0_reg.
DSP Report: register mul_37/multiply_unit/q0_reg is absorbed into DSP mul_37/multiply_unit/q0_reg.
DSP Report: operator mul_37/multiply_unit/mul is absorbed into DSP mul_37/multiply_unit/q0_reg.
DSP Report: operator mul_37/multiply_unit/mul is absorbed into DSP mul_37/multiply_unit/q0_reg.
DSP Report: Generating DSP mul_37/multiply_unit/q1_reg, operation Mode is: (PCIN>>17)+(A2*B)'.
DSP Report: register mul_37/multiply_unit/q1_reg is absorbed into DSP mul_37/multiply_unit/q1_reg.
DSP Report: register mul_37/multiply_unit/q1_reg is absorbed into DSP mul_37/multiply_unit/q1_reg.
DSP Report: register mul_37/multiply_unit/q0_reg is absorbed into DSP mul_37/multiply_unit/q1_reg.
DSP Report: operator mul_37/multiply_unit/mul is absorbed into DSP mul_37/multiply_unit/q1_reg.
DSP Report: operator mul_37/multiply_unit/mul is absorbed into DSP mul_37/multiply_unit/q1_reg.
DSP Report: Generating DSP mul_37/multiply_unit/q2_reg, operation Mode is: (PCIN+(A''*B2)')'.
DSP Report: register mul_37/multiply_unit/q0_reg is absorbed into DSP mul_37/multiply_unit/q2_reg.
DSP Report: register mul_37/multiply_unit/q2_reg is absorbed into DSP mul_37/multiply_unit/q2_reg.
DSP Report: register mul_37/multiply_unit/q0_reg is absorbed into DSP mul_37/multiply_unit/q2_reg.
DSP Report: register mul_37/multiply_unit/q2_reg is absorbed into DSP mul_37/multiply_unit/q2_reg.
DSP Report: register mul_37/multiply_unit/q1_reg is absorbed into DSP mul_37/multiply_unit/q2_reg.
DSP Report: operator mul_37/multiply_unit/mul is absorbed into DSP mul_37/multiply_unit/q2_reg.
DSP Report: operator mul_37/multiply_unit/mul is absorbed into DSP mul_37/multiply_unit/q2_reg.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (storeQi_2/portQ_26_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (storeQi_2/portQ_25_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (storeQi_2/portQ_24_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (storeQi_2/portQ_23_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (storeQi_2/portQ_22_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (storeQi_2/portQ_21_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (storeQi_2/portQ_20_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (storeQi_2/portQ_19_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (storeQi_2/portQ_18_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (storeQi_2/portQ_17_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (storeQi_2/portQ_16_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (storeQi_2/portQ_15_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (storeQi_2/portQ_14_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (storeQi_2/portQ_13_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (storeQi_2/portQ_12_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (storeQi_2/portQ_11_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (storeQi_2/portQ_10_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (storeQi_2/portQ_9_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (storeQi_2/portQ_8_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (storeQi_2/portQ_7_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (storeQi_2/portQ_6_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (storeQi_2/portQ_5_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (storeQi_2/portQ_4_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (storeQi_2/portQ_3_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (storeQi_2/portQ_2_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (storeQi_2/portQ_1_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (storeQi_2/portQ_0_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (storeQi_2/portQ_31_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (storeQi_2/portQ_30_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (storeQi_2/portQ_29_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (storeQi_2/portQ_28_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (storeQi_2/portQ_27_reg)
INFO: [Synth 8-3886] merging instance 'i_0/mul_31/multiply_unit/a_reg_reg[3]' (FDE) to 'i_0/mul_31/multiply_unit/a_reg_reg[17]'
INFO: [Synth 8-3886] merging instance 'i_0/mul_31/multiply_unit/a_reg_reg[4]' (FDE) to 'i_0/mul_31/multiply_unit/a_reg_reg[17]'
INFO: [Synth 8-3886] merging instance 'i_0/mul_31/multiply_unit/a_reg_reg[5]' (FDE) to 'i_0/mul_31/multiply_unit/a_reg_reg[17]'
INFO: [Synth 8-3886] merging instance 'i_0/mul_31/multiply_unit/a_reg_reg[6]' (FDE) to 'i_0/mul_31/multiply_unit/a_reg_reg[17]'
INFO: [Synth 8-3886] merging instance 'i_0/mul_31/multiply_unit/a_reg_reg[7]' (FDE) to 'i_0/mul_31/multiply_unit/a_reg_reg[17]'
INFO: [Synth 8-3886] merging instance 'i_0/mul_31/multiply_unit/a_reg_reg[8]' (FDE) to 'i_0/mul_31/multiply_unit/a_reg_reg[17]'
INFO: [Synth 8-3886] merging instance 'i_0/mul_31/multiply_unit/a_reg_reg[9]' (FDE) to 'i_0/mul_31/multiply_unit/a_reg_reg[17]'
INFO: [Synth 8-3886] merging instance 'i_0/mul_31/multiply_unit/a_reg_reg[10]' (FDE) to 'i_0/mul_31/multiply_unit/a_reg_reg[17]'
INFO: [Synth 8-3886] merging instance 'i_0/mul_31/multiply_unit/a_reg_reg[11]' (FDE) to 'i_0/mul_31/multiply_unit/a_reg_reg[17]'
INFO: [Synth 8-3886] merging instance 'i_0/mul_31/multiply_unit/a_reg_reg[12]' (FDE) to 'i_0/mul_31/multiply_unit/a_reg_reg[17]'
INFO: [Synth 8-3886] merging instance 'i_0/mul_31/multiply_unit/a_reg_reg[13]' (FDE) to 'i_0/mul_31/multiply_unit/a_reg_reg[17]'
INFO: [Synth 8-3886] merging instance 'i_0/mul_31/multiply_unit/a_reg_reg[14]' (FDE) to 'i_0/mul_31/multiply_unit/a_reg_reg[17]'
INFO: [Synth 8-3886] merging instance 'i_0/mul_31/multiply_unit/a_reg_reg[15]' (FDE) to 'i_0/mul_31/multiply_unit/a_reg_reg[17]'
INFO: [Synth 8-3886] merging instance 'i_0/mul_31/multiply_unit/a_reg_reg[16]' (FDE) to 'i_0/mul_31/multiply_unit/a_reg_reg[17]'
INFO: [Synth 8-3886] merging instance 'i_0/mul_31/multiply_unit/a_reg_reg[17]' (FDE) to 'i_0/mul_31/multiply_unit/a_reg_reg[18]'
INFO: [Synth 8-3886] merging instance 'i_0/mul_31/multiply_unit/a_reg_reg[18]' (FDE) to 'i_0/mul_31/multiply_unit/a_reg_reg[19]'
INFO: [Synth 8-3886] merging instance 'i_0/mul_31/multiply_unit/a_reg_reg[19]' (FDE) to 'i_0/mul_31/multiply_unit/a_reg_reg[20]'
INFO: [Synth 8-3886] merging instance 'i_0/mul_31/multiply_unit/a_reg_reg[20]' (FDE) to 'i_0/mul_31/multiply_unit/a_reg_reg[21]'
INFO: [Synth 8-3886] merging instance 'i_0/mul_31/multiply_unit/a_reg_reg[21]' (FDE) to 'i_0/mul_31/multiply_unit/a_reg_reg[22]'
INFO: [Synth 8-3886] merging instance 'i_0/mul_31/multiply_unit/a_reg_reg[22]' (FDE) to 'i_0/mul_31/multiply_unit/a_reg_reg[23]'
INFO: [Synth 8-3886] merging instance 'i_0/mul_31/multiply_unit/a_reg_reg[23]' (FDE) to 'i_0/mul_31/multiply_unit/a_reg_reg[24]'
INFO: [Synth 8-3886] merging instance 'i_0/mul_31/multiply_unit/a_reg_reg[24]' (FDE) to 'i_0/mul_31/multiply_unit/a_reg_reg[25]'
INFO: [Synth 8-3886] merging instance 'i_0/mul_31/multiply_unit/a_reg_reg[25]' (FDE) to 'i_0/mul_31/multiply_unit/a_reg_reg[26]'
INFO: [Synth 8-3886] merging instance 'i_0/mul_31/multiply_unit/a_reg_reg[26]' (FDE) to 'i_0/mul_31/multiply_unit/a_reg_reg[27]'
INFO: [Synth 8-3886] merging instance 'i_0/mul_31/multiply_unit/a_reg_reg[27]' (FDE) to 'i_0/mul_31/multiply_unit/a_reg_reg[28]'
INFO: [Synth 8-3886] merging instance 'i_0/mul_31/multiply_unit/a_reg_reg[28]' (FDE) to 'i_0/mul_31/multiply_unit/a_reg_reg[29]'
INFO: [Synth 8-3886] merging instance 'i_0/mul_31/multiply_unit/a_reg_reg[29]' (FDE) to 'i_0/mul_31/multiply_unit/a_reg_reg[30]'
INFO: [Synth 8-3886] merging instance 'i_0/mul_31/multiply_unit/a_reg_reg[30]' (FDE) to 'i_0/mul_31/multiply_unit/a_reg_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\mul_31/multiply_unit/a_reg_reg[31] )
INFO: [Synth 8-3886] merging instance 'i_0/mul_33/multiply_unit/a_reg_reg[3]' (FDE) to 'i_0/mul_33/multiply_unit/a_reg_reg[17]'
INFO: [Synth 8-3886] merging instance 'i_0/mul_33/multiply_unit/a_reg_reg[4]' (FDE) to 'i_0/mul_33/multiply_unit/a_reg_reg[17]'
INFO: [Synth 8-3886] merging instance 'i_0/mul_33/multiply_unit/a_reg_reg[5]' (FDE) to 'i_0/mul_33/multiply_unit/a_reg_reg[17]'
INFO: [Synth 8-3886] merging instance 'i_0/mul_33/multiply_unit/a_reg_reg[6]' (FDE) to 'i_0/mul_33/multiply_unit/a_reg_reg[17]'
INFO: [Synth 8-3886] merging instance 'i_0/mul_33/multiply_unit/a_reg_reg[7]' (FDE) to 'i_0/mul_33/multiply_unit/a_reg_reg[17]'
INFO: [Synth 8-3886] merging instance 'i_0/mul_33/multiply_unit/a_reg_reg[8]' (FDE) to 'i_0/mul_33/multiply_unit/a_reg_reg[17]'
INFO: [Synth 8-3886] merging instance 'i_0/mul_33/multiply_unit/a_reg_reg[9]' (FDE) to 'i_0/mul_33/multiply_unit/a_reg_reg[17]'
INFO: [Synth 8-3886] merging instance 'i_0/mul_33/multiply_unit/a_reg_reg[10]' (FDE) to 'i_0/mul_33/multiply_unit/a_reg_reg[17]'
INFO: [Synth 8-3886] merging instance 'i_0/mul_33/multiply_unit/a_reg_reg[11]' (FDE) to 'i_0/mul_33/multiply_unit/a_reg_reg[17]'
INFO: [Synth 8-3886] merging instance 'i_0/mul_33/multiply_unit/a_reg_reg[12]' (FDE) to 'i_0/mul_33/multiply_unit/a_reg_reg[17]'
INFO: [Synth 8-3886] merging instance 'i_0/mul_33/multiply_unit/a_reg_reg[13]' (FDE) to 'i_0/mul_33/multiply_unit/a_reg_reg[17]'
INFO: [Synth 8-3886] merging instance 'i_0/mul_33/multiply_unit/a_reg_reg[14]' (FDE) to 'i_0/mul_33/multiply_unit/a_reg_reg[17]'
INFO: [Synth 8-3886] merging instance 'i_0/mul_33/multiply_unit/a_reg_reg[15]' (FDE) to 'i_0/mul_33/multiply_unit/a_reg_reg[17]'
INFO: [Synth 8-3886] merging instance 'i_0/mul_33/multiply_unit/a_reg_reg[16]' (FDE) to 'i_0/mul_33/multiply_unit/a_reg_reg[17]'
INFO: [Synth 8-3886] merging instance 'i_0/mul_33/multiply_unit/a_reg_reg[17]' (FDE) to 'i_0/mul_33/multiply_unit/a_reg_reg[18]'
INFO: [Synth 8-3886] merging instance 'i_0/mul_33/multiply_unit/a_reg_reg[18]' (FDE) to 'i_0/mul_33/multiply_unit/a_reg_reg[19]'
INFO: [Synth 8-3886] merging instance 'i_0/mul_33/multiply_unit/a_reg_reg[19]' (FDE) to 'i_0/mul_33/multiply_unit/a_reg_reg[20]'
INFO: [Synth 8-3886] merging instance 'i_0/mul_33/multiply_unit/a_reg_reg[20]' (FDE) to 'i_0/mul_33/multiply_unit/a_reg_reg[21]'
INFO: [Synth 8-3886] merging instance 'i_0/mul_33/multiply_unit/a_reg_reg[21]' (FDE) to 'i_0/mul_33/multiply_unit/a_reg_reg[22]'
INFO: [Synth 8-3886] merging instance 'i_0/mul_33/multiply_unit/a_reg_reg[22]' (FDE) to 'i_0/mul_33/multiply_unit/a_reg_reg[23]'
INFO: [Synth 8-3886] merging instance 'i_0/mul_33/multiply_unit/a_reg_reg[23]' (FDE) to 'i_0/mul_33/multiply_unit/a_reg_reg[24]'
INFO: [Synth 8-3886] merging instance 'i_0/mul_33/multiply_unit/a_reg_reg[24]' (FDE) to 'i_0/mul_33/multiply_unit/a_reg_reg[25]'
INFO: [Synth 8-3886] merging instance 'i_0/mul_33/multiply_unit/a_reg_reg[25]' (FDE) to 'i_0/mul_33/multiply_unit/a_reg_reg[26]'
INFO: [Synth 8-3886] merging instance 'i_0/mul_33/multiply_unit/a_reg_reg[26]' (FDE) to 'i_0/mul_33/multiply_unit/a_reg_reg[27]'
INFO: [Synth 8-3886] merging instance 'i_0/mul_33/multiply_unit/a_reg_reg[27]' (FDE) to 'i_0/mul_33/multiply_unit/a_reg_reg[28]'
INFO: [Synth 8-3886] merging instance 'i_0/mul_33/multiply_unit/a_reg_reg[28]' (FDE) to 'i_0/mul_33/multiply_unit/a_reg_reg[29]'
INFO: [Synth 8-3886] merging instance 'i_0/mul_33/multiply_unit/a_reg_reg[29]' (FDE) to 'i_0/mul_33/multiply_unit/a_reg_reg[30]'
INFO: [Synth 8-3886] merging instance 'i_0/mul_33/multiply_unit/a_reg_reg[30]' (FDE) to 'i_0/mul_33/multiply_unit/a_reg_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\mul_33/multiply_unit/a_reg_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/MC_addr/\counter_reg[1] )
INFO: [Synth 8-3886] merging instance 'i_0/phi_n22/tehb1/data_reg_reg[4]' (FDCE) to 'i_0/phi_n22/tehb1/data_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_0/phi_n22/tehb1/data_reg_reg[5]' (FDCE) to 'i_0/phi_n22/tehb1/data_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_0/phi_n22/tehb1/data_reg_reg[2]' (FDCE) to 'i_0/phi_n22/tehb1/data_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_0/phi_n22/tehb1/data_reg_reg[3]' (FDCE) to 'i_0/phi_n22/tehb1/data_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_0/mul_37/multiply_unit/b_reg_reg[19]' (FDE) to 'i_0/mul_37/multiply_unit/b_reg_reg[25]'
INFO: [Synth 8-3886] merging instance 'i_0/mul_37/multiply_unit/b_reg_reg[20]' (FDE) to 'i_0/mul_37/multiply_unit/b_reg_reg[26]'
INFO: [Synth 8-3886] merging instance 'i_0/mul_37/multiply_unit/b_reg_reg[21]' (FDE) to 'i_0/mul_37/multiply_unit/b_reg_reg[27]'
INFO: [Synth 8-3886] merging instance 'i_0/mul_37/multiply_unit/b_reg_reg[22]' (FDE) to 'i_0/mul_37/multiply_unit/b_reg_reg[28]'
INFO: [Synth 8-3886] merging instance 'i_0/mul_37/multiply_unit/b_reg_reg[23]' (FDE) to 'i_0/mul_37/multiply_unit/b_reg_reg[29]'
INFO: [Synth 8-3886] merging instance 'i_0/mul_37/multiply_unit/b_reg_reg[24]' (FDE) to 'i_0/mul_37/multiply_unit/b_reg_reg[30]'
INFO: [Synth 8-3886] merging instance 'i_0/mul_37/multiply_unit/b_reg_reg[25]' (FDE) to 'i_0/mul_37/multiply_unit/b_reg_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/MC_addr/\counter_reg[4] )
INFO: [Synth 8-3886] merging instance 'i_0/MC_addr/counter1_reg[4]' (FDE) to 'i_0/MC_addr/counter1_reg[3]'
INFO: [Synth 8-3886] merging instance 'i_0/MC_addr/counter1_reg[3]' (FDE) to 'i_0/MC_addr/counter1_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_0/MC_addr/counter1_reg[2]' (FDE) to 'i_0/MC_addr/counter1_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/MC_addr/\counter1_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/MC_addr/\counter_reg[7] )
INFO: [Synth 8-3886] merging instance 'i_0/MC_addr/counter1_reg[7]' (FDE) to 'i_0/MC_addr/counter1_reg[6]'
INFO: [Synth 8-3886] merging instance 'i_0/MC_addr/counter1_reg[1]' (FDE) to 'i_0/MC_addr/counter1_reg[6]'
INFO: [Synth 8-3886] merging instance 'i_0/MC_addr/counter1_reg[6]' (FDE) to 'i_0/MC_addr/counter1_reg[5]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/MC_addr/\counter1_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/MC_addr/\counter_reg[10] )
INFO: [Synth 8-3886] merging instance 'i_0/MC_addr/counter1_reg[10]' (FDE) to 'i_0/MC_addr/counter1_reg[9]'
INFO: [Synth 8-3886] merging instance 'i_0/MC_addr/counter1_reg[5]' (FDE) to 'i_0/MC_addr/counter1_reg[9]'
INFO: [Synth 8-3886] merging instance 'i_0/MC_addr/counter1_reg[9]' (FDE) to 'i_0/MC_addr/counter1_reg[8]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/MC_addr/\counter1_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/MC_addr/\counter_reg[13] )
INFO: [Synth 8-3886] merging instance 'i_0/MC_addr/counter1_reg[13]' (FDE) to 'i_0/MC_addr/counter1_reg[12]'
INFO: [Synth 8-3886] merging instance 'i_0/MC_addr/counter1_reg[8]' (FDE) to 'i_0/MC_addr/counter1_reg[12]'
INFO: [Synth 8-3886] merging instance 'i_0/MC_addr/counter1_reg[12]' (FDE) to 'i_0/MC_addr/counter1_reg[11]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/MC_addr/\counter1_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/MC_addr/\counter_reg[16] )
INFO: [Synth 8-3886] merging instance 'i_0/MC_addr/counter1_reg[16]' (FDE) to 'i_0/MC_addr/counter1_reg[15]'
INFO: [Synth 8-3886] merging instance 'i_0/MC_addr/counter1_reg[11]' (FDE) to 'i_0/MC_addr/counter1_reg[15]'
INFO: [Synth 8-3886] merging instance 'i_0/MC_addr/counter1_reg[15]' (FDE) to 'i_0/MC_addr/counter1_reg[14]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/MC_addr/\counter1_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/MC_addr/\counter_reg[19] )
INFO: [Synth 8-3886] merging instance 'i_0/MC_addr/counter1_reg[19]' (FDE) to 'i_0/MC_addr/counter1_reg[18]'
INFO: [Synth 8-3886] merging instance 'i_0/MC_addr/counter1_reg[14]' (FDE) to 'i_0/MC_addr/counter1_reg[18]'
INFO: [Synth 8-3886] merging instance 'i_0/MC_addr/counter1_reg[18]' (FDE) to 'i_0/MC_addr/counter1_reg[17]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/MC_addr/\counter1_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/MC_addr/\counter_reg[22] )
INFO: [Synth 8-3886] merging instance 'i_0/MC_addr/counter1_reg[22]' (FDE) to 'i_0/MC_addr/counter1_reg[21]'
INFO: [Synth 8-3886] merging instance 'i_0/MC_addr/counter1_reg[17]' (FDE) to 'i_0/MC_addr/counter1_reg[21]'
INFO: [Synth 8-3886] merging instance 'i_0/MC_addr/counter1_reg[21]' (FDE) to 'i_0/MC_addr/counter1_reg[20]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/MC_addr/\counter1_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/MC_addr/\counter_reg[25] )
INFO: [Synth 8-3886] merging instance 'i_0/MC_addr/counter1_reg[25]' (FDE) to 'i_0/MC_addr/counter1_reg[24]'
INFO: [Synth 8-3886] merging instance 'i_0/MC_addr/counter1_reg[20]' (FDE) to 'i_0/MC_addr/counter1_reg[24]'
INFO: [Synth 8-3886] merging instance 'i_0/MC_addr/counter1_reg[24]' (FDE) to 'i_0/MC_addr/counter1_reg[23]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/MC_addr/\counter1_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/MC_addr/\counter_reg[28] )
INFO: [Synth 8-3886] merging instance 'i_0/MC_addr/counter1_reg[28]' (FDE) to 'i_0/MC_addr/counter1_reg[27]'
INFO: [Synth 8-3886] merging instance 'i_0/MC_addr/counter1_reg[23]' (FDE) to 'i_0/MC_addr/counter1_reg[27]'
INFO: [Synth 8-3886] merging instance 'i_0/MC_addr/counter1_reg[27]' (FDE) to 'i_0/MC_addr/counter1_reg[26]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/MC_addr/\counter1_reg[26] )
INFO: [Synth 8-3886] merging instance 'i_0/MC_addr/counter1_reg[30]' (FDE) to 'i_0/MC_addr/counter1_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_0/MC_addr/counter1_reg[26]' (FDE) to 'i_0/MC_addr/counter1_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_0/MC_addr/counter1_reg[31]' (FDE) to 'i_0/MC_addr/counter1_reg[29]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/MC_addr/\counter1_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/MC_addr/\counter_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (portQ_2_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (portQ_1_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (portQ_3_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (portQ_4_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (portQ_5_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (portQ_6_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (portQ_7_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (portQ_8_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (portQ_9_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (portQ_10_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (portQ_11_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (portQ_12_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (portQ_13_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (portQ_14_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (portQ_16_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (portQ_17_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (portQ_18_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (portQ_19_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (portQ_20_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (portQ_21_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (portQ_22_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (portQ_24_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (portQ_25_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (portQ_26_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (portQ_27_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (portQ_29_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (portQ_30_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (portQ_31_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (portQ_0_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (portQ_28_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (portQ_23_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (portQ_15_reg)
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:02:34 ; elapsed = 00:06:28 . Memory (MB): peak = 3121.938 ; gain = 1347.465 ; free physical = 15853 ; free virtual = 19528
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Preliminary Mapping	Report (see note below)
+--------------+-----------------+-----------+----------------------+-------------+
|Module Name   | RTL Object      | Inference | Size (Depth x Width) | Primitives  | 
+--------------+-----------------+-----------+----------------------+-------------+
|i_0/Buffer_2  | fifo/Memory_reg | Implied   | 4 x 32               | RAM32M x 6	 | 
|i_0/Buffer_16 | fifo/Memory_reg | Implied   | 4 x 32               | RAM32M x 6	 | 
|i_0/Buffer_17 | fifo/Memory_reg | Implied   | 4 x 32               | RAM32M x 6	 | 
|i_0/Buffer_18 | fifo/Memory_reg | Implied   | 4 x 32               | RAM32M x 6	 | 
|i_0/Buffer_19 | fifo/Memory_reg | Implied   | 4 x 32               | RAM32M x 6	 | 
|i_0/Buffer_20 | fifo/Memory_reg | Implied   | 4 x 32               | RAM32M x 6	 | 
|i_0/Buffer_21 | fifo/Memory_reg | Implied   | 4 x 32               | RAM32M x 6	 | 
|i_0/Buffer_22 | fifo/Memory_reg | Implied   | 8 x 32               | RAM32M x 6	 | 
|i_0/Buffer_24 | fifo/Memory_reg | Implied   | 8 x 32               | RAM32M x 6	 | 
+--------------+-----------------+-----------+----------------------+-------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.

DSP: Preliminary Mapping	Report (see note below)
+------------+--------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping        | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+--------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|getTanh     | (A2*B2)'           | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|getTanh     | (PCIN>>17)+(A2*B)' | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|getTanh     | (PCIN+(A''*B2)')'  | 18     | 15     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|getTanh     | (A2*B2)'           | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|getTanh     | (PCIN>>17)+(A2*B)' | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|getTanh     | (PCIN+(A''*B2)')'  | 18     | 15     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|getTanh     | (A2*B2)'           | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|getTanh     | (PCIN>>17)+(A2*B)' | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|getTanh     | (PCIN+(A''*B2)')'  | 18     | 15     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 1    | 1    | 
+------------+--------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-----------------------+------------+----------+
|      |RTL Partition          |Replication |Instances |
+------+-----------------------+------------+----------+
|1     |STORE_QUEUE_LSQ_A__GB0 |           1|     11185|
|2     |STORE_QUEUE_LSQ_A__GB1 |           1|      3228|
|3     |LOAD_QUEUE_LSQ_A__GB0  |           1|     60228|
|4     |LOAD_QUEUE_LSQ_A__GB1  |           1|      8147|
|5     |LOAD_QUEUE_LSQ_A__GB2  |           1|     47345|
|6     |LOAD_QUEUE_LSQ_A__GB3  |           1|     22388|
|7     |LOAD_QUEUE_LSQ_A__GB4  |           1|     14541|
|8     |LOAD_QUEUE_LSQ_A__GB5  |           1|     20080|
|9     |LOAD_QUEUE_LSQ_A__GB6  |           1|      5256|
|10    |LOAD_QUEUE_LSQ_A__GB7  |           1|      6600|
|11    |LOAD_QUEUE_LSQ_A__GB8  |           1|     11904|
|12    |LOAD_QUEUE_LSQ_A__GB9  |           1|     11848|
|13    |LOAD_QUEUE_LSQ_A__GB10 |           1|      4087|
|14    |LOAD_QUEUE_LSQ_A__GB11 |           1|     22252|
|15    |LOAD_QUEUE_LSQ_A__GB12 |           1|     65536|
|16    |LOAD_QUEUE_LSQ_A__GB13 |           1|     18720|
|17    |LOAD_QUEUE_LSQ_A__GB14 |           1|     14048|
|18    |LSQ_A__GC0             |           1|       216|
|19    |getTanh__GC0           |           1|      6499|
+------+-----------------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:02:41 ; elapsed = 00:06:38 . Memory (MB): peak = 3121.938 ; gain = 1347.465 ; free physical = 15579 ; free virtual = 19376
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:03:29 ; elapsed = 00:07:29 . Memory (MB): peak = 3121.938 ; gain = 1347.465 ; free physical = 15209 ; free virtual = 19033
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Final Mapping	Report
+--------------+-----------------+-----------+----------------------+-------------+
|Module Name   | RTL Object      | Inference | Size (Depth x Width) | Primitives  | 
+--------------+-----------------+-----------+----------------------+-------------+
|i_0/Buffer_2  | fifo/Memory_reg | Implied   | 4 x 32               | RAM32M x 6	 | 
|i_0/Buffer_16 | fifo/Memory_reg | Implied   | 4 x 32               | RAM32M x 6	 | 
|i_0/Buffer_17 | fifo/Memory_reg | Implied   | 4 x 32               | RAM32M x 6	 | 
|i_0/Buffer_18 | fifo/Memory_reg | Implied   | 4 x 32               | RAM32M x 6	 | 
|i_0/Buffer_19 | fifo/Memory_reg | Implied   | 4 x 32               | RAM32M x 6	 | 
|i_0/Buffer_20 | fifo/Memory_reg | Implied   | 4 x 32               | RAM32M x 6	 | 
|i_0/Buffer_21 | fifo/Memory_reg | Implied   | 4 x 32               | RAM32M x 6	 | 
|i_0/Buffer_22 | fifo/Memory_reg | Implied   | 8 x 32               | RAM32M x 6	 | 
|i_0/Buffer_24 | fifo/Memory_reg | Implied   | 8 x 32               | RAM32M x 6	 | 
+--------------+-----------------+-----------+----------------------+-------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-----------------------+------------+----------+
|      |RTL Partition          |Replication |Instances |
+------+-----------------------+------------+----------+
|1     |STORE_QUEUE_LSQ_A__GB0 |           1|     10083|
|2     |STORE_QUEUE_LSQ_A__GB1 |           1|      2917|
|3     |LOAD_QUEUE_LSQ_A__GB0  |           1|     60228|
|4     |LOAD_QUEUE_LSQ_A__GB1  |           1|      8119|
|5     |LOAD_QUEUE_LSQ_A__GB2  |           1|     47345|
|6     |LOAD_QUEUE_LSQ_A__GB3  |           1|     22388|
|7     |LOAD_QUEUE_LSQ_A__GB5  |           1|     20080|
|8     |LOAD_QUEUE_LSQ_A__GB6  |           1|      5256|
|9     |LOAD_QUEUE_LSQ_A__GB7  |           1|      6600|
|10    |LOAD_QUEUE_LSQ_A__GB8  |           1|     11904|
|11    |LOAD_QUEUE_LSQ_A__GB9  |           1|     11848|
|12    |LOAD_QUEUE_LSQ_A__GB11 |           1|     21885|
|13    |LOAD_QUEUE_LSQ_A__GB12 |           1|     65536|
|14    |LOAD_QUEUE_LSQ_A__GB13 |           1|     18720|
|15    |LOAD_QUEUE_LSQ_A__GB14 |           1|     14048|
|16    |LSQ_A__GC0             |           1|       216|
|17    |getTanh_GT0            |           1|     22078|
+------+-----------------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:03:47 ; elapsed = 00:09:30 . Memory (MB): peak = 3129.941 ; gain = 1355.469 ; free physical = 14544 ; free virtual = 18346
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-----------------------+------------+----------+
|      |RTL Partition          |Replication |Instances |
+------+-----------------------+------------+----------+
|1     |STORE_QUEUE_LSQ_A__GB0 |           1|      4764|
|2     |STORE_QUEUE_LSQ_A__GB1 |           1|      1344|
|3     |LOAD_QUEUE_LSQ_A__GB0  |           1|     16417|
|4     |LOAD_QUEUE_LSQ_A__GB1  |           1|      2409|
|5     |LOAD_QUEUE_LSQ_A__GB2  |           1|     14264|
|6     |LOAD_QUEUE_LSQ_A__GB3  |           1|      6763|
|7     |LOAD_QUEUE_LSQ_A__GB5  |           1|      5824|
|8     |LOAD_QUEUE_LSQ_A__GB6  |           1|      1218|
|9     |LOAD_QUEUE_LSQ_A__GB7  |           1|      1554|
|10    |LOAD_QUEUE_LSQ_A__GB8  |           1|      2856|
|11    |LOAD_QUEUE_LSQ_A__GB9  |           1|      2842|
|12    |LOAD_QUEUE_LSQ_A__GB11 |           1|      6841|
|13    |LOAD_QUEUE_LSQ_A__GB12 |           1|     19456|
|14    |LOAD_QUEUE_LSQ_A__GB13 |           1|      8352|
|15    |LOAD_QUEUE_LSQ_A__GB14 |           1|      5984|
|16    |LSQ_A__GC0             |           1|        89|
|17    |getTanh_GT0            |           1|      9687|
+------+-----------------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:04:05 ; elapsed = 00:09:49 . Memory (MB): peak = 3129.941 ; gain = 1355.469 ; free physical = 14531 ; free virtual = 18467
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:04:05 ; elapsed = 00:09:49 . Memory (MB): peak = 3129.941 ; gain = 1355.469 ; free physical = 14532 ; free virtual = 18468
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:04:14 ; elapsed = 00:09:58 . Memory (MB): peak = 3129.941 ; gain = 1355.469 ; free physical = 14531 ; free virtual = 18467
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:04:14 ; elapsed = 00:09:58 . Memory (MB): peak = 3129.941 ; gain = 1355.469 ; free physical = 14531 ; free virtual = 18467
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:04:17 ; elapsed = 00:10:01 . Memory (MB): peak = 3129.941 ; gain = 1355.469 ; free physical = 14532 ; free virtual = 18468
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:04:17 ; elapsed = 00:10:02 . Memory (MB): peak = 3129.941 ; gain = 1355.469 ; free physical = 14532 ; free virtual = 18468
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------+------+
|      |Cell      |Count |
+------+----------+------+
|1     |CARRY4    |  3375|
|2     |DSP48E1_1 |     2|
|3     |DSP48E1_2 |     2|
|4     |DSP48E1_3 |     3|
|5     |DSP48E1_4 |     1|
|6     |DSP48E1_5 |     1|
|7     |LUT1      |    38|
|8     |LUT2      |  1740|
|9     |LUT3      |  2983|
|10    |LUT4      | 30156|
|11    |LUT5      | 15083|
|12    |LUT6      | 44438|
|13    |MUXF7     |  4699|
|14    |MUXF8     |    32|
|15    |RAM32M    |    21|
|16    |FDCE      |   665|
|17    |FDPE      |    86|
|18    |FDRE      |  8435|
|19    |FDSE      |    11|
+------+----------+------+

Report Instance Areas: 
+------+----------------------------------+-------------------------------------+-------+
|      |Instance                          |Module                               |Cells  |
+------+----------------------------------+-------------------------------------+-------+
|1     |top                               |                                     | 111771|
|2     |  Buffer_5                        |transpFIFO__parameterized0           |     14|
|3     |    fifo                          |elasticFifoInner__parameterized0_161 |     14|
|4     |  Buffer_6                        |transpFIFO__parameterized0_13        |     14|
|5     |    fifo                          |elasticFifoInner__parameterized0_160 |     14|
|6     |  Buffer_22                       |transpFIFO__parameterized2           |     21|
|7     |    fifo                          |elasticFifoInner__parameterized3     |     21|
|8     |  Buffer_1                        |elasticBuffer__parameterized0        |    109|
|9     |    oehb1                         |OEHB__parameterized0_186             |     43|
|10    |    tehb1                         |TEHB__parameterized0_187             |     66|
|11    |  Buffer_10                       |elasticBuffer__parameterized0_0      |    214|
|12    |    oehb1                         |OEHB__parameterized0_184             |    148|
|13    |    tehb1                         |TEHB__parameterized0_185             |     66|
|14    |  Buffer_11                       |elasticBuffer__parameterized0_1      |      2|
|15    |    oehb1                         |OEHB__parameterized0_182             |      1|
|16    |    tehb1                         |TEHB__parameterized0_183             |      1|
|17    |  Buffer_12                       |elasticBuffer__parameterized0_2      |    143|
|18    |    oehb1                         |OEHB__parameterized0_180             |     76|
|19    |    tehb1                         |TEHB__parameterized0_181             |     67|
|20    |  Buffer_13                       |elasticBuffer__parameterized0_3      |    143|
|21    |    oehb1                         |OEHB__parameterized0_178             |     76|
|22    |    tehb1                         |TEHB__parameterized0_179             |     67|
|23    |  Buffer_14                       |elasticBuffer__parameterized0_4      |      6|
|24    |    oehb1                         |OEHB__parameterized0                 |      3|
|25    |    tehb1                         |TEHB__parameterized0_177             |      3|
|26    |  Buffer_15                       |elasticBuffer__parameterized1        |      4|
|27    |    oehb1                         |OEHB_175                             |      1|
|28    |    tehb1                         |TEHB_176                             |      3|
|29    |  Buffer_16                       |nontranspFifo__parameterized0        |    155|
|30    |    fifo                          |elasticFifoInner__parameterized2_173 |     88|
|31    |    tehb                          |TEHB__parameterized0_174             |     67|
|32    |  Buffer_17                       |nontranspFifo__parameterized0_5      |     89|
|33    |    fifo                          |elasticFifoInner__parameterized2     |     22|
|34    |    tehb                          |TEHB__parameterized0_172             |     67|
|35    |  Buffer_18                       |transpFIFO                           |     19|
|36    |    fifo                          |elasticFifoInner_171                 |     19|
|37    |  Buffer_19                       |transpFIFO_6                         |     20|
|38    |    fifo                          |elasticFifoInner_170                 |     20|
|39    |  Buffer_2                        |transpFIFO_7                         |     99|
|40    |    fifo                          |elasticFifoInner_169                 |     35|
|41    |  Buffer_20                       |transpFIFO_8                         |     25|
|42    |    fifo                          |elasticFifoInner_168                 |     25|
|43    |  Buffer_21                       |transpFIFO_9                         |     23|
|44    |    fifo                          |elasticFifoInner                     |     23|
|45    |  Buffer_23                       |elasticBuffer__parameterized1_10     |      6|
|46    |    oehb1                         |OEHB_166                             |      5|
|47    |    tehb1                         |TEHB_167                             |      1|
|48    |  Buffer_24                       |transpFIFO__parameterized3           |     26|
|49    |    fifo                          |elasticFifoInner__parameterized4     |     26|
|50    |  Buffer_3                        |elasticBuffer__parameterized1_11     |      3|
|51    |    oehb1                         |OEHB_164                             |      2|
|52    |    tehb1                         |TEHB_165                             |      1|
|53    |  Buffer_4                        |elasticBuffer__parameterized1_12     |     21|
|54    |    oehb1                         |OEHB_162                             |     20|
|55    |    tehb1                         |TEHB_163                             |      1|
|56    |  Buffer_7                        |nontranspFifo                        |     18|
|57    |    fifo                          |elasticFifoInner__parameterized0     |     16|
|58    |    tehb                          |TEHB_159                             |      2|
|59    |  Buffer_8                        |transpFIFO__parameterized1           |     19|
|60    |    fifo                          |elasticFifoInner__parameterized1_158 |     19|
|61    |  Buffer_9                        |transpFIFO__parameterized1_14        |     19|
|62    |    fifo                          |elasticFifoInner__parameterized1     |     19|
|63    |  MC_addr                         |MemCont                              |    134|
|64    |    read_arbiter                  |read_memory_arbiter                  |    134|
|65    |      data                        |read_data_signals                    |    134|
|66    |  add_27                          |add_op                               |     30|
|67    |  add_30                          |add_op_15                            |      8|
|68    |  add_32                          |add_op_16                            |      8|
|69    |  add_43                          |add_op_17                            |     25|
|70    |  ashr_17                         |ashr_op                              |     61|
|71    |  ashr_19                         |ashr_op_18                           |     61|
|72    |  ashr_22                         |ashr_op_19                           |     61|
|73    |  ashr_24                         |ashr_op_20                           |     61|
|74    |  branch_3                        |branch__parameterized0               |      2|
|75    |    j                             |join__parameterized0                 |      2|
|76    |  c_LSQ_A                         |LSQ_A                                | 108885|
|77    |    LOAD_PORT_LSQ_A               |LOAD_PORT_LSQ_A                      |     19|
|78    |    STORE_ADDR_PORT_LSQ_A         |STORE_DATA_PORT_LSQ_A                |     19|
|79    |    STORE_DATA_PORT_LSQ_A         |STORE_DATA_PORT_LSQ_A_157            |     19|
|80    |    loadQ                         |LOAD_QUEUE_LSQ_A                     |  56363|
|81    |    storeQ                        |STORE_QUEUE_LSQ_A                    |  52465|
|82    |  forkC_0                         |fork__parameterized1                 |      5|
|83    |    \generateBlocks[0].regblock   |eagerFork_RegisterBLock_155          |      4|
|84    |    \generateBlocks[1].regblock   |eagerFork_RegisterBLock_156          |      1|
|85    |  forkC_1                         |fork__parameterized1_21              |      6|
|86    |    \generateBlocks[0].regblock   |eagerFork_RegisterBLock_153          |      1|
|87    |    \generateBlocks[1].regblock   |eagerFork_RegisterBLock_154          |      5|
|88    |  forkC_12                        |\fork                                |      6|
|89    |    \generateBlocks[0].regblock   |eagerFork_RegisterBLock_149          |      1|
|90    |    \generateBlocks[1].regblock   |eagerFork_RegisterBLock_150          |      2|
|91    |    \generateBlocks[2].regblock   |eagerFork_RegisterBLock_151          |      1|
|92    |    \generateBlocks[3].regblock   |eagerFork_RegisterBLock_152          |      2|
|93    |  forkC_16                        |fork__parameterized4                 |     69|
|94    |    \generateBlocks[0].regblock   |eagerFork_RegisterBLock_133          |      3|
|95    |    \generateBlocks[10].regblock  |eagerFork_RegisterBLock_134          |      2|
|96    |    \generateBlocks[11].regblock  |eagerFork_RegisterBLock_135          |      7|
|97    |    \generateBlocks[12].regblock  |eagerFork_RegisterBLock_136          |      7|
|98    |    \generateBlocks[13].regblock  |eagerFork_RegisterBLock_137          |      3|
|99    |    \generateBlocks[14].regblock  |eagerFork_RegisterBLock_138          |      6|
|100   |    \generateBlocks[15].regblock  |eagerFork_RegisterBLock_139          |      2|
|101   |    \generateBlocks[1].regblock   |eagerFork_RegisterBLock_140          |      4|
|102   |    \generateBlocks[2].regblock   |eagerFork_RegisterBLock_141          |     16|
|103   |    \generateBlocks[3].regblock   |eagerFork_RegisterBLock_142          |      2|
|104   |    \generateBlocks[4].regblock   |eagerFork_RegisterBLock_143          |      3|
|105   |    \generateBlocks[5].regblock   |eagerFork_RegisterBLock_144          |      3|
|106   |    \generateBlocks[6].regblock   |eagerFork_RegisterBLock_145          |      4|
|107   |    \generateBlocks[7].regblock   |eagerFork_RegisterBLock_146          |      2|
|108   |    \generateBlocks[8].regblock   |eagerFork_RegisterBLock_147          |      3|
|109   |    \generateBlocks[9].regblock   |eagerFork_RegisterBLock_148          |      2|
|110   |  forkC_17                        |fork__parameterized7                 |     18|
|111   |    \generateBlocks[0].regblock   |eagerFork_RegisterBLock_130          |     11|
|112   |    \generateBlocks[1].regblock   |eagerFork_RegisterBLock_131          |      5|
|113   |    \generateBlocks[2].regblock   |eagerFork_RegisterBLock_132          |      2|
|114   |  fork_0                          |fork__parameterized2                 |      8|
|115   |    \generateBlocks[0].regblock   |eagerFork_RegisterBLock_127          |      2|
|116   |    \generateBlocks[1].regblock   |eagerFork_RegisterBLock_128          |      4|
|117   |    \generateBlocks[2].regblock   |eagerFork_RegisterBLock_129          |      2|
|118   |  fork_1                          |fork__parameterized3                 |     31|
|119   |    \generateBlocks[0].regblock   |eagerFork_RegisterBLock_123          |      2|
|120   |    \generateBlocks[1].regblock   |eagerFork_RegisterBLock_124          |      4|
|121   |    \generateBlocks[2].regblock   |eagerFork_RegisterBLock_125          |     19|
|122   |    \generateBlocks[3].regblock   |eagerFork_RegisterBLock_126          |      6|
|123   |  fork_10                         |fork__parameterized0                 |      8|
|124   |    \generateBlocks[0].regblock   |eagerFork_RegisterBLock_121          |      3|
|125   |    \generateBlocks[1].regblock   |eagerFork_RegisterBLock_122          |      5|
|126   |  fork_11                         |fork__parameterized5                 |     16|
|127   |    \generateBlocks[0].regblock   |eagerFork_RegisterBLock_116          |      1|
|128   |    \generateBlocks[1].regblock   |eagerFork_RegisterBLock_117          |      6|
|129   |    \generateBlocks[2].regblock   |eagerFork_RegisterBLock_118          |      6|
|130   |    \generateBlocks[3].regblock   |eagerFork_RegisterBLock_119          |      2|
|131   |    \generateBlocks[4].regblock   |eagerFork_RegisterBLock_120          |      1|
|132   |  fork_13                         |fork__parameterized2_22              |      9|
|133   |    \generateBlocks[0].regblock   |eagerFork_RegisterBLock_113          |      1|
|134   |    \generateBlocks[1].regblock   |eagerFork_RegisterBLock_114          |      6|
|135   |    \generateBlocks[2].regblock   |eagerFork_RegisterBLock_115          |      2|
|136   |  fork_14                         |fork__parameterized0_23              |      9|
|137   |    \generateBlocks[0].regblock   |eagerFork_RegisterBLock_111          |      4|
|138   |    \generateBlocks[1].regblock   |eagerFork_RegisterBLock_112          |      5|
|139   |  fork_15                         |fork__parameterized2_24              |      8|
|140   |    \generateBlocks[0].regblock   |eagerFork_RegisterBLock_108          |      5|
|141   |    \generateBlocks[1].regblock   |eagerFork_RegisterBLock_109          |      1|
|142   |    \generateBlocks[2].regblock   |eagerFork_RegisterBLock_110          |      2|
|143   |  fork_18                         |fork__parameterized8                 |     22|
|144   |    \generateBlocks[0].regblock   |eagerFork_RegisterBLock_102          |      3|
|145   |    \generateBlocks[1].regblock   |eagerFork_RegisterBLock_103          |      2|
|146   |    \generateBlocks[2].regblock   |eagerFork_RegisterBLock_104          |      3|
|147   |    \generateBlocks[3].regblock   |eagerFork_RegisterBLock_105          |      3|
|148   |    \generateBlocks[4].regblock   |eagerFork_RegisterBLock_106          |      2|
|149   |    \generateBlocks[5].regblock   |eagerFork_RegisterBLock_107          |      9|
|150   |  fork_19                         |fork__parameterized0_25              |      2|
|151   |    \generateBlocks[0].regblock   |eagerFork_RegisterBLock_100          |      1|
|152   |    \generateBlocks[1].regblock   |eagerFork_RegisterBLock_101          |      1|
|153   |  fork_2                          |fork__parameterized5_26              |     21|
|154   |    \generateBlocks[0].regblock   |eagerFork_RegisterBLock_95           |     10|
|155   |    \generateBlocks[1].regblock   |eagerFork_RegisterBLock_96           |      4|
|156   |    \generateBlocks[2].regblock   |eagerFork_RegisterBLock_97           |      2|
|157   |    \generateBlocks[3].regblock   |eagerFork_RegisterBLock_98           |      3|
|158   |    \generateBlocks[4].regblock   |eagerFork_RegisterBLock_99           |      2|
|159   |  fork_20                         |fork__parameterized0_27              |      2|
|160   |    \generateBlocks[0].regblock   |eagerFork_RegisterBLock_93           |      1|
|161   |    \generateBlocks[1].regblock   |eagerFork_RegisterBLock_94           |      1|
|162   |  fork_21                         |fork__parameterized2_28              |      4|
|163   |    \generateBlocks[0].regblock   |eagerFork_RegisterBLock_90           |      1|
|164   |    \generateBlocks[1].regblock   |eagerFork_RegisterBLock_91           |      1|
|165   |    \generateBlocks[2].regblock   |eagerFork_RegisterBLock_92           |      2|
|166   |  fork_3                          |fork__parameterized0_29              |      8|
|167   |    \generateBlocks[0].regblock   |eagerFork_RegisterBLock_88           |      2|
|168   |    \generateBlocks[1].regblock   |eagerFork_RegisterBLock_89           |      6|
|169   |  fork_4                          |fork__parameterized0_30              |      8|
|170   |    \generateBlocks[0].regblock   |eagerFork_RegisterBLock_86           |      6|
|171   |    \generateBlocks[1].regblock   |eagerFork_RegisterBLock_87           |      2|
|172   |  fork_5                          |fork__parameterized0_31              |      6|
|173   |    \generateBlocks[0].regblock   |eagerFork_RegisterBLock_84           |      2|
|174   |    \generateBlocks[1].regblock   |eagerFork_RegisterBLock_85           |      4|
|175   |  fork_6                          |fork__parameterized0_32              |      6|
|176   |    \generateBlocks[0].regblock   |eagerFork_RegisterBLock_82           |      4|
|177   |    \generateBlocks[1].regblock   |eagerFork_RegisterBLock_83           |      2|
|178   |  fork_7                          |fork__parameterized0_33              |      6|
|179   |    \generateBlocks[0].regblock   |eagerFork_RegisterBLock_80           |      4|
|180   |    \generateBlocks[1].regblock   |eagerFork_RegisterBLock_81           |      2|
|181   |  fork_8                          |fork__parameterized6                 |     29|
|182   |    \generateBlocks[0].regblock   |eagerFork_RegisterBLock_73           |      2|
|183   |    \generateBlocks[1].regblock   |eagerFork_RegisterBLock_74           |      7|
|184   |    \generateBlocks[2].regblock   |eagerFork_RegisterBLock_75           |      2|
|185   |    \generateBlocks[3].regblock   |eagerFork_RegisterBLock_76           |     10|
|186   |    \generateBlocks[4].regblock   |eagerFork_RegisterBLock_77           |      3|
|187   |    \generateBlocks[5].regblock   |eagerFork_RegisterBLock_78           |      3|
|188   |    \generateBlocks[6].regblock   |eagerFork_RegisterBLock_79           |      2|
|189   |  fork_9                          |fork__parameterized0_34              |      3|
|190   |    \generateBlocks[0].regblock   |eagerFork_RegisterBLock              |      2|
|191   |    \generateBlocks[1].regblock   |eagerFork_RegisterBLock_72           |      1|
|192   |  icmp_28                         |icmp_ult_op                          |      5|
|193   |  icmp_44                         |icmp_ult_op_35                       |      9|
|194   |  icmp_8                          |icmp_sgt_op                          |     11|
|195   |  icmp_9                          |icmp_sgt_op_36                       |     20|
|196   |  load_4                          |mc_load_op                           |    103|
|197   |    Buffer_1                      |TEHB__parameterized0_70              |     67|
|198   |    Buffer_2                      |TEHB__parameterized0_71              |     36|
|199   |  load_40                         |mc_load_op_37                        |    104|
|200   |    Buffer_1                      |TEHB__parameterized0_68              |     67|
|201   |    Buffer_2                      |TEHB__parameterized0_69              |     37|
|202   |  mul_31                          |mul_op                               |     45|
|203   |    buff                          |delay_buffer_65                      |      6|
|204   |    multiply_unit                 |mul_4_stage_66                       |     35|
|205   |    oehb                          |OEHB_67                              |      4|
|206   |  mul_33                          |mul_op_38                            |     20|
|207   |    buff                          |delay_buffer_62                      |      6|
|208   |    multiply_unit                 |mul_4_stage_63                       |     13|
|209   |    oehb                          |OEHB_64                              |      1|
|210   |  mul_37                          |mul_op_39                            |     46|
|211   |    buff                          |delay_buffer                         |      6|
|212   |    multiply_unit                 |mul_4_stage                          |     37|
|213   |    oehb                          |OEHB_61                              |      3|
|214   |  or_36                           |or_op                                |     25|
|215   |  phiC_0                          |mux__parameterized0                  |      1|
|216   |    tehb1                         |TEHB_60                              |      1|
|217   |  phiC_13                         |mux__parameterized0_40               |      4|
|218   |    tehb1                         |TEHB_59                              |      4|
|219   |  phiC_4                          |mux__parameterized0_41               |      4|
|220   |    tehb1                         |TEHB_58                              |      4|
|221   |  phi_1                           |mux                                  |     65|
|222   |    tehb1                         |TEHB__parameterized0_57              |     65|
|223   |  phi_13                          |mux_42                               |     68|
|224   |    tehb1                         |TEHB__parameterized0_56              |     68|
|225   |  phi_14                          |mux_43                               |      4|
|226   |    tehb1                         |TEHB__parameterized0_55              |      4|
|227   |  phi_15                          |mux_44                               |     70|
|228   |    tehb1                         |TEHB__parameterized0_54              |     70|
|229   |  phi_16                          |mux_45                               |     70|
|230   |    tehb1                         |TEHB__parameterized0_53              |     70|
|231   |  phi_n1                          |merge                                |     38|
|232   |    tehb1                         |TEHB__parameterized0_52              |     38|
|233   |  phi_n2                          |mux_46                               |      1|
|234   |    tehb1                         |TEHB__parameterized0_51              |      1|
|235   |  phi_n22                         |merge_47                             |    103|
|236   |    tehb1                         |TEHB__parameterized0_50              |    103|
|237   |  ret_0                           |ret_op                               |     65|
|238   |    tehb                          |TEHB__parameterized0                 |     65|
|239   |  select_0                        |select_op                            |      2|
|240   |    Antitokens                    |antitokens_49                        |      2|
|241   |  select_1                        |select_op_48                         |      7|
|242   |    Antitokens                    |antitokens                           |      7|
|243   |  start_0                         |start_node                           |     23|
|244   |    startBuff                     |elasticBuffer                        |     19|
|245   |      oehb1                       |OEHB                                 |     16|
|246   |      tehb1                       |TEHB                                 |      3|
+------+----------------------------------+-------------------------------------+-------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:04:17 ; elapsed = 00:10:02 . Memory (MB): peak = 3129.941 ; gain = 1355.469 ; free physical = 14532 ; free virtual = 18468
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 143 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:04:06 ; elapsed = 00:09:49 . Memory (MB): peak = 3129.941 ; gain = 1232.652 ; free physical = 18873 ; free virtual = 22809
Synthesis Optimization Complete : Time (s): cpu = 00:04:19 ; elapsed = 00:10:04 . Memory (MB): peak = 3129.941 ; gain = 1355.469 ; free physical = 18883 ; free virtual = 22809
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.60 ; elapsed = 00:00:00.61 . Memory (MB): peak = 3129.941 ; gain = 0.000 ; free physical = 18841 ; free virtual = 22766
INFO: [Netlist 29-17] Analyzing 8136 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/getTanh/synth/period_4.xdc]
INFO: [Vivado 12-4761] HD.CLK_SRC property is set on port clk. The net connecting to the port drives either clock PIN or hierarchical black box. Use the create_clock constraint to create a clock on this port prior to setting HD.CLK_SRC.  [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/getTanh/synth/period_4.xdc:2]
Finished Parsing XDC File [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/getTanh/synth/period_4.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3129.941 ; gain = 0.000 ; free physical = 18801 ; free virtual = 22726
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 21 instances were transformed.
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 21 instances

INFO: [Common 17-83] Releasing license: Synthesis
378 Infos, 136 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:04:32 ; elapsed = 00:10:23 . Memory (MB): peak = 3129.941 ; gain = 1618.691 ; free physical = 19065 ; free virtual = 22991
# report_utilization > utilization_post_syn.rpt
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
| Date         : Wed Jun 28 18:15:35 2023
| Host         : dynamatic-VirtualBox running 64-bit Ubuntu 18.04.3 LTS
| Command      : report_utilization
| Design       : getTanh
| Device       : 7k160tfbg484-1
| Design State : Synthesized
------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Slice Logic
1.1 Summary of Registers by Type
2. Memory
3. DSP
4. IO and GT Specific
5. Clocking
6. Specific Feature
7. Primitives
8. Black Boxes
9. Instantiated Netlists

1. Slice Logic
--------------

+----------------------------+-------+-------+-----------+-------+
|          Site Type         |  Used | Fixed | Available | Util% |
+----------------------------+-------+-------+-----------+-------+
| Slice LUTs*                | 81163 |     0 |    101400 | 80.04 |
|   LUT as Logic             | 81079 |     0 |    101400 | 79.96 |
|   LUT as Memory            |    84 |     0 |     35000 |  0.24 |
|     LUT as Distributed RAM |    84 |     0 |           |       |
|     LUT as Shift Register  |     0 |     0 |           |       |
| Slice Registers            |  9197 |     0 |    202800 |  4.54 |
|   Register as Flip Flop    |  9197 |     0 |    202800 |  4.54 |
|   Register as Latch        |     0 |     0 |    202800 |  0.00 |
| F7 Muxes                   |  4699 |     0 |     50700 |  9.27 |
| F8 Muxes                   |    32 |     0 |     25350 |  0.13 |
+----------------------------+-------+-------+-----------+-------+
* Warning! The Final LUT count, after physical optimizations and full implementation, is typically lower. Run opt_design after synthesis, if not already completed, for a more realistic count.


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 86    |          Yes |           - |          Set |
| 665   |          Yes |           - |        Reset |
| 11    |          Yes |         Set |            - |
| 8435  |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. Memory
---------

+----------------+------+-------+-----------+-------+
|    Site Type   | Used | Fixed | Available | Util% |
+----------------+------+-------+-----------+-------+
| Block RAM Tile |    0 |     0 |       325 |  0.00 |
|   RAMB36/FIFO* |    0 |     0 |       325 |  0.00 |
|   RAMB18       |    0 |     0 |       650 |  0.00 |
+----------------+------+-------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E1 or one FIFO18E1. However, if a FIFO18E1 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E1


3. DSP
------

+----------------+------+-------+-----------+-------+
|    Site Type   | Used | Fixed | Available | Util% |
+----------------+------+-------+-----------+-------+
| DSPs           |    9 |     0 |       600 |  1.50 |
|   DSP48E1 only |    9 |       |           |       |
+----------------+------+-------+-----------+-------+


4. IO and GT Specific
---------------------

+-----------------------------+------+-------+-----------+-------+
|          Site Type          | Used | Fixed | Available | Util% |
+-----------------------------+------+-------+-----------+-------+
| Bonded IOB                  |    0 |     0 |       285 |  0.00 |
| Bonded IPADs                |    0 |     0 |        14 |  0.00 |
| Bonded OPADs                |    0 |     0 |         8 |  0.00 |
| PHY_CONTROL                 |    0 |     0 |         8 |  0.00 |
| PHASER_REF                  |    0 |     0 |         8 |  0.00 |
| OUT_FIFO                    |    0 |     0 |        32 |  0.00 |
| IN_FIFO                     |    0 |     0 |        32 |  0.00 |
| IDELAYCTRL                  |    0 |     0 |         8 |  0.00 |
| IBUFDS                      |    0 |     0 |       275 |  0.00 |
| GTXE2_COMMON                |    0 |     0 |         1 |  0.00 |
| GTXE2_CHANNEL               |    0 |     0 |         4 |  0.00 |
| PHASER_OUT/PHASER_OUT_PHY   |    0 |     0 |        32 |  0.00 |
| PHASER_IN/PHASER_IN_PHY     |    0 |     0 |        32 |  0.00 |
| IDELAYE2/IDELAYE2_FINEDELAY |    0 |     0 |       400 |  0.00 |
| ODELAYE2/ODELAYE2_FINEDELAY |    0 |     0 |       150 |  0.00 |
| IBUFDS_GTE2                 |    0 |     0 |         2 |  0.00 |
| ILOGIC                      |    0 |     0 |       285 |  0.00 |
| OLOGIC                      |    0 |     0 |       285 |  0.00 |
+-----------------------------+------+-------+-----------+-------+


5. Clocking
-----------

+------------+------+-------+-----------+-------+
|  Site Type | Used | Fixed | Available | Util% |
+------------+------+-------+-----------+-------+
| BUFGCTRL   |    0 |     0 |        32 |  0.00 |
| BUFIO      |    0 |     0 |        32 |  0.00 |
| MMCME2_ADV |    0 |     0 |         8 |  0.00 |
| PLLE2_ADV  |    0 |     0 |         8 |  0.00 |
| BUFMRCE    |    0 |     0 |        16 |  0.00 |
| BUFHCE     |    0 |     0 |       120 |  0.00 |
| BUFR       |    0 |     0 |        32 |  0.00 |
+------------+------+-------+-----------+-------+


6. Specific Feature
-------------------

+-------------+------+-------+-----------+-------+
|  Site Type  | Used | Fixed | Available | Util% |
+-------------+------+-------+-----------+-------+
| BSCANE2     |    0 |     0 |         4 |  0.00 |
| CAPTUREE2   |    0 |     0 |         1 |  0.00 |
| DNA_PORT    |    0 |     0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |         1 |  0.00 |
| FRAME_ECCE2 |    0 |     0 |         1 |  0.00 |
| ICAPE2      |    0 |     0 |         2 |  0.00 |
| PCIE_2_1    |    0 |     0 |         1 |  0.00 |
| STARTUPE2   |    0 |     0 |         1 |  0.00 |
| XADC        |    0 |     0 |         1 |  0.00 |
+-------------+------+-------+-----------+-------+


7. Primitives
-------------

+----------+-------+---------------------+
| Ref Name |  Used | Functional Category |
+----------+-------+---------------------+
| LUT6     | 44438 |                 LUT |
| LUT4     | 30156 |                 LUT |
| LUT5     | 15083 |                 LUT |
| FDRE     |  8435 |        Flop & Latch |
| MUXF7    |  4699 |               MuxFx |
| CARRY4   |  3375 |          CarryLogic |
| LUT3     |  2983 |                 LUT |
| LUT2     |  1740 |                 LUT |
| FDCE     |   665 |        Flop & Latch |
| RAMD32   |   126 |  Distributed Memory |
| FDPE     |    86 |        Flop & Latch |
| RAMS32   |    42 |  Distributed Memory |
| LUT1     |    38 |                 LUT |
| MUXF8    |    32 |               MuxFx |
| FDSE     |    11 |        Flop & Latch |
| DSP48E1  |     9 |    Block Arithmetic |
+----------+-------+---------------------+


8. Black Boxes
--------------

+----------+------+
| Ref Name | Used |
+----------+------+


9. Instantiated Netlists
------------------------

+----------+------+
| Ref Name | Used |
+----------+------+


# report_timing > timing_post_syn.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: max.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
| Date         : Wed Jun 28 18:15:48 2023
| Host         : dynamatic-VirtualBox running 64-bit Ubuntu 18.04.3 LTS
| Command      : report_timing
| Design       : getTanh
| Device       : 7k160t-fbg484
| Speed File   : -1  PRODUCTION 1.12 2017-02-17
------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -6.012ns  (required time - arrival time)
  Source:                 c_LSQ_A/loadQ/head_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            c_LSQ_A/loadQ/head_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        9.644ns  (logic 1.930ns (20.012%)  route 7.714ns (79.988%))
  Logic Levels:           21  (CARRY4=4 LUT3=1 LUT4=1 LUT5=3 LUT6=11 MUXF7=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 4.638 - 4.000 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=9373, unset)         0.672     0.672    c_LSQ_A/loadQ/clk
                         FDRE                                         r  c_LSQ_A/loadQ/head_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.209     0.881 f  c_LSQ_A/loadQ/head_reg[1]/Q
                         net (fo=194, unplaced)       0.659     1.540    c_LSQ_A/loadQ/head_reg[2]_0[1]
                         LUT5 (Prop_lut5_I0_O)        0.153     1.693 r  c_LSQ_A/loadQ/loadCompleted_24_i_2/O
                         net (fo=26, unplaced)        0.406     2.099    c_LSQ_A/loadQ/loadCompleted_24_i_2_n_0
                         LUT3 (Prop_lut3_I0_O)        0.053     2.152 r  c_LSQ_A/loadQ/q0_reg_i_452/O
                         net (fo=1, unplaced)         0.665     2.817    c_LSQ_A/loadQ/q0_reg_i_452_n_0
                         LUT6 (Prop_lut6_I0_O)        0.053     2.870 r  c_LSQ_A/loadQ/q0_reg_i_372/O
                         net (fo=3, unplaced)         0.328     3.198    c_LSQ_A/loadQ/q0_reg_i_372_n_0
                         LUT5 (Prop_lut5_I0_O)        0.053     3.251 r  c_LSQ_A/loadQ/q0_reg_i_524/O
                         net (fo=64, unplaced)        0.398     3.649    c_LSQ_A/loadQ/q0_reg_i_524_n_0
                         LUT6 (Prop_lut6_I3_O)        0.053     3.702 f  c_LSQ_A/loadQ/q0_reg_i_501/O
                         net (fo=1, unplaced)         0.000     3.702    c_LSQ_A/loadQ/q0_reg_i_501_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.140     3.842 f  c_LSQ_A/loadQ/q0_reg_i_398/O
                         net (fo=1, unplaced)         0.520     4.362    c_LSQ_A/loadQ/q0_reg_i_398_n_0
                         LUT6 (Prop_lut6_I3_O)        0.150     4.512 r  c_LSQ_A/loadQ/q0_reg_i_279/O
                         net (fo=2, unplaced)         0.351     4.863    icmp_9/loadQ_io_loadPorts_0_bits[1]
                         LUT5 (Prop_lut5_I4_O)        0.056     4.919 r  icmp_9/q0_reg_i_168/O
                         net (fo=1, unplaced)         0.000     4.919    icmp_9/q0_reg_i_168_n_0
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.353     5.272 r  icmp_9/q0_reg_i_97/CO[3]
                         net (fo=1, unplaced)         0.008     5.280    icmp_9/q0_reg_i_97_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     5.340 r  icmp_9/q0_reg_i_58/CO[3]
                         net (fo=1, unplaced)         0.000     5.340    icmp_9/q0_reg_i_58_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     5.400 r  icmp_9/q0_reg_i_36/CO[3]
                         net (fo=1, unplaced)         0.000     5.400    icmp_9/q0_reg_i_36_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     5.460 r  icmp_9/q0_reg_i_30/CO[3]
                         net (fo=3, unplaced)         0.536     5.996    forkC_16/generateBlocks[3].regblock/dataOutArray[0][0]
                         LUT6 (Prop_lut6_I0_O)        0.053     6.049 f  forkC_16/generateBlocks[3].regblock/reg_out1_i_4/O
                         net (fo=2, unplaced)         0.351     6.400    c_LSQ_A/loadQ/gen_assignements[0].first_assignment.regs_reg[0]
                         LUT6 (Prop_lut6_I3_O)        0.053     6.453 f  c_LSQ_A/loadQ/reg_out1_i_3__0/O
                         net (fo=22, unplaced)        0.402     6.855    Buffer_7/fifo/select_1_validArray_0
                         LUT6 (Prop_lut6_I3_O)        0.053     6.908 f  Buffer_7/fifo/reg_value_i_2__35/O
                         net (fo=3, unplaced)         0.358     7.266    fork_1/generateBlocks[2].regblock/reg_value_reg_3
                         LUT6 (Prop_lut6_I1_O)        0.053     7.319 r  fork_1/generateBlocks[2].regblock/reg_out1_i_2/O
                         net (fo=9, unplaced)         0.381     7.700    select_1/Antitokens/select_1_nReadyArray_0
                         LUT4 (Prop_lut4_I2_O)        0.053     7.753 r  select_1/Antitokens/i___3_i_1/O
                         net (fo=9, unplaced)         0.351     8.104    c_LSQ_A/loadQ/readyArray2
                         LUT6 (Prop_lut6_I3_O)        0.053     8.157 r  c_LSQ_A/loadQ/reg_value_i_3__12/O
                         net (fo=49, unplaced)        0.422     8.579    c_LSQ_A/loadQ/reg_value_i_3__12_n_0
                         LUT6 (Prop_lut6_I0_O)        0.053     8.632 r  c_LSQ_A/loadQ/head[4]_i_14/O
                         net (fo=1, unplaced)         0.664     9.296    c_LSQ_A/loadQ/head[4]_i_14_n_0
                         LUT6 (Prop_lut6_I0_O)        0.053     9.349 f  c_LSQ_A/loadQ/head[4]_i_5/O
                         net (fo=1, unplaced)         0.521     9.870    c_LSQ_A/loadQ/head[4]_i_5_n_0
                         LUT6 (Prop_lut6_I2_O)        0.053     9.923 r  c_LSQ_A/loadQ/head[4]_i_1__0/O
                         net (fo=12, unplaced)        0.393    10.316    c_LSQ_A/loadQ/_T_425894
                         FDRE                                         r  c_LSQ_A/loadQ/head_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
                                                      0.000     4.000 r  clk (IN)
                         net (fo=9373, unset)         0.638     4.638    c_LSQ_A/loadQ/clk
                         FDRE                                         r  c_LSQ_A/loadQ/head_reg[0]/C
                         clock pessimism              0.000     4.638    
                         clock uncertainty           -0.035     4.603    
                         FDRE (Setup_fdre_C_CE)      -0.299     4.304    c_LSQ_A/loadQ/head_reg[0]
  -------------------------------------------------------------------
                         required time                          4.304    
                         arrival time                         -10.316    
  -------------------------------------------------------------------
                         slack                                 -6.012    




report_timing: Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 3129.941 ; gain = 0.000 ; free physical = 18675 ; free virtual = 22600
# opt_design
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k160t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.35 ; elapsed = 00:00:00.44 . Memory (MB): peak = 3134.023 ; gain = 4.082 ; free physical = 18672 ; free virtual = 22598

Starting Cache Timing Information Task
Ending Cache Timing Information Task | Checksum: eeaf5881

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3134.023 ; gain = 0.000 ; free physical = 18672 ; free virtual = 22598

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 124441f1a

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 3134.023 ; gain = 0.000 ; free physical = 18695 ; free virtual = 22620
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 16 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 124441f1a

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 3134.023 ; gain = 0.000 ; free physical = 18694 ; free virtual = 22619
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 15309d9b0

Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 3134.023 ; gain = 0.000 ; free physical = 18687 ; free virtual = 22613
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
INFO: [Opt 31-1112] Starts optimizing BUFG(s) with a common MMCM/DPLL/XPLL driver.
INFO: [Opt 31-1112] Starts optimizing BUFG(s) with a common driver.
INFO: [Opt 31-1092] Phase BUFG optimization transformed 0 BUFG(s) to MBUFG(s).
Phase 4 BUFG optimization | Checksum: 15309d9b0

Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 3134.023 ; gain = 0.000 ; free physical = 18691 ; free virtual = 22617
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 15309d9b0

Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 3134.023 ; gain = 0.000 ; free physical = 18691 ; free virtual = 22617
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 15309d9b0

Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 3134.023 ; gain = 0.000 ; free physical = 18692 ; free virtual = 22618
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |              16  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.30 ; elapsed = 00:00:00.32 . Memory (MB): peak = 3134.023 ; gain = 0.000 ; free physical = 18692 ; free virtual = 22618
Ending Logic Optimization Task | Checksum: 107677fd1

Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 3134.023 ; gain = 0.000 ; free physical = 18692 ; free virtual = 22618

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 107677fd1

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.07 . Memory (MB): peak = 3134.023 ; gain = 0.000 ; free physical = 18691 ; free virtual = 22616

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 107677fd1

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3134.023 ; gain = 0.000 ; free physical = 18691 ; free virtual = 22616

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3134.023 ; gain = 0.000 ; free physical = 18691 ; free virtual = 22616
Ending Netlist Obfuscation Task | Checksum: 107677fd1

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3134.023 ; gain = 0.000 ; free physical = 18691 ; free virtual = 22616
INFO: [Common 17-83] Releasing license: Implementation
18 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 3134.023 ; gain = 4.082 ; free physical = 18691 ; free virtual = 22616
# place_design
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3134.023 ; gain = 0.000 ; free physical = 18690 ; free virtual = 22616
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: a4d83ccc

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3134.023 ; gain = 0.000 ; free physical = 18690 ; free virtual = 22616
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3134.023 ; gain = 0.000 ; free physical = 18690 ; free virtual = 22616

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 23f3c298

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 3134.023 ; gain = 0.000 ; free physical = 18602 ; free virtual = 22529

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 6ad8ec99

Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 3252.492 ; gain = 118.469 ; free physical = 18401 ; free virtual = 22330

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 6ad8ec99

Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 3252.492 ; gain = 118.469 ; free physical = 18401 ; free virtual = 22330
Phase 1 Placer Initialization | Checksum: 6ad8ec99

Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 3252.492 ; gain = 118.469 ; free physical = 18399 ; free virtual = 22327

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 3e5eca37

Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 3252.492 ; gain = 118.469 ; free physical = 18339 ; free virtual = 22267

Phase 2.2 Global Placement Core

Phase 2.2.1 Physical Synthesis In Placer
INFO: [Physopt 32-1018] Found 53 candidate LUT instances to create LUTNM shape
INFO: [Physopt 32-775] End 1 Pass. Optimized 1015 nets or cells. Created 1000 new cells, deleted 15 existing cells and moved 0 existing cell
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3288.641 ; gain = 0.000 ; free physical = 18300 ; free virtual = 22232

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |         1000  |             15  |                  1015  |           0  |           1  |  00:00:01  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:01  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |         1000  |             15  |                  1015  |           0  |           7  |  00:00:03  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2.1 Physical Synthesis In Placer | Checksum: 20c6f0176

Time (s): cpu = 00:02:42 ; elapsed = 00:02:46 . Memory (MB): peak = 3288.641 ; gain = 154.617 ; free physical = 18304 ; free virtual = 22236
Phase 2.2 Global Placement Core | Checksum: 2389d71dd

Time (s): cpu = 00:02:59 ; elapsed = 00:03:04 . Memory (MB): peak = 3288.641 ; gain = 154.617 ; free physical = 18284 ; free virtual = 22215
Phase 2 Global Placement | Checksum: 2389d71dd

Time (s): cpu = 00:02:59 ; elapsed = 00:03:04 . Memory (MB): peak = 3288.641 ; gain = 154.617 ; free physical = 18332 ; free virtual = 22263

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 2bc68af7c

Time (s): cpu = 00:03:09 ; elapsed = 00:03:14 . Memory (MB): peak = 3288.641 ; gain = 154.617 ; free physical = 18332 ; free virtual = 22263

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 23df3a42d

Time (s): cpu = 00:03:26 ; elapsed = 00:03:32 . Memory (MB): peak = 3288.641 ; gain = 154.617 ; free physical = 18332 ; free virtual = 22264

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 25046b023

Time (s): cpu = 00:03:28 ; elapsed = 00:03:33 . Memory (MB): peak = 3288.641 ; gain = 154.617 ; free physical = 18332 ; free virtual = 22264

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 24aa69f3e

Time (s): cpu = 00:03:28 ; elapsed = 00:03:33 . Memory (MB): peak = 3288.641 ; gain = 154.617 ; free physical = 18332 ; free virtual = 22264

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 26daa3f77

Time (s): cpu = 00:03:49 ; elapsed = 00:03:55 . Memory (MB): peak = 3288.641 ; gain = 154.617 ; free physical = 18331 ; free virtual = 22262

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 1ffc3aede

Time (s): cpu = 00:04:12 ; elapsed = 00:04:19 . Memory (MB): peak = 3288.641 ; gain = 154.617 ; free physical = 18251 ; free virtual = 22184

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 15d507f92

Time (s): cpu = 00:04:16 ; elapsed = 00:04:23 . Memory (MB): peak = 3288.641 ; gain = 154.617 ; free physical = 18258 ; free virtual = 22191

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 1a17bc209

Time (s): cpu = 00:04:16 ; elapsed = 00:04:23 . Memory (MB): peak = 3288.641 ; gain = 154.617 ; free physical = 18258 ; free virtual = 22191

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: 1ebbc6e88

Time (s): cpu = 00:04:45 ; elapsed = 00:04:53 . Memory (MB): peak = 3288.641 ; gain = 154.617 ; free physical = 18252 ; free virtual = 22185
Phase 3 Detail Placement | Checksum: 1ebbc6e88

Time (s): cpu = 00:04:46 ; elapsed = 00:04:53 . Memory (MB): peak = 3288.641 ; gain = 154.617 ; free physical = 18253 ; free virtual = 22186

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 147953de9

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Phase 4.1.1.1 BUFG Insertion | Checksum: 147953de9

Time (s): cpu = 00:05:05 ; elapsed = 00:05:13 . Memory (MB): peak = 3370.422 ; gain = 236.398 ; free physical = 18295 ; free virtual = 22228
INFO: [Place 30-746] Post Placement Timing Summary WNS=-6.364. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: f4ae3dc8

Time (s): cpu = 00:05:35 ; elapsed = 00:05:44 . Memory (MB): peak = 3370.422 ; gain = 236.398 ; free physical = 18289 ; free virtual = 22222
Phase 4.1 Post Commit Optimization | Checksum: f4ae3dc8

Time (s): cpu = 00:05:36 ; elapsed = 00:05:44 . Memory (MB): peak = 3370.422 ; gain = 236.398 ; free physical = 18289 ; free virtual = 22222

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: f4ae3dc8

Time (s): cpu = 00:05:37 ; elapsed = 00:05:45 . Memory (MB): peak = 3370.422 ; gain = 236.398 ; free physical = 18289 ; free virtual = 22222

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: f4ae3dc8

Time (s): cpu = 00:05:37 ; elapsed = 00:05:46 . Memory (MB): peak = 3370.422 ; gain = 236.398 ; free physical = 18293 ; free virtual = 22226

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3370.422 ; gain = 0.000 ; free physical = 18293 ; free virtual = 22226
Phase 4.4 Final Placement Cleanup | Checksum: 10e305cb7

Time (s): cpu = 00:05:38 ; elapsed = 00:05:47 . Memory (MB): peak = 3370.422 ; gain = 236.398 ; free physical = 18293 ; free virtual = 22227
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 10e305cb7

Time (s): cpu = 00:05:38 ; elapsed = 00:05:47 . Memory (MB): peak = 3370.422 ; gain = 236.398 ; free physical = 18293 ; free virtual = 22227
Ending Placer Task | Checksum: c6db7b28

Time (s): cpu = 00:05:38 ; elapsed = 00:05:47 . Memory (MB): peak = 3370.422 ; gain = 236.398 ; free physical = 18293 ; free virtual = 22227
INFO: [Common 17-83] Releasing license: Implementation
24 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:05:41 ; elapsed = 00:05:50 . Memory (MB): peak = 3370.422 ; gain = 236.398 ; free physical = 18407 ; free virtual = 22340
# route_design
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k160t'
Running DRC as a precondition to command route_design
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
Checksum: PlaceDB: 231ad514 ConstDB: 0 ShapeSum: a3c0a614 RouteDB: 0

Phase 1 Build RT Design
WARNING: [Route 35-198] Port "rst" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "rst". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_din1[24]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_din1[24]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_din1[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_din1[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_din1[20]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_din1[20]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_din1[21]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_din1[21]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_din1[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_din1[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_din1[22]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_din1[22]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_din1[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_din1[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_din1[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_din1[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_din1[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_din1[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_din1[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_din1[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_din1[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_din1[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_din1[28]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_din1[28]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_din1[29]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_din1[29]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_din1[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_din1[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_din1[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_din1[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_din1[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_din1[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_din1[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_din1[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_din1[26]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_din1[26]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_din1[27]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_din1[27]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_din1[23]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_din1[23]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_din1[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_din1[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_din1[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_din1[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_din1[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_din1[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_din1[30]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_din1[30]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_din1[31]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_din1[31]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_din1[25]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_din1[25]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_din1[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_din1[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_din1[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_din1[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_din1[18]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_din1[18]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_din1[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_din1[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_din1[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_din1[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_din1[19]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_din1[19]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "end_ready" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "end_ready". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "addr_din1[29]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "addr_din1[29]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "addr_din1[31]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "addr_din1[31]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "addr_din1[22]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "addr_din1[22]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "start_valid" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "start_valid". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "addr_din1[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "addr_din1[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "addr_din1[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "addr_din1[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "addr_din1[18]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "addr_din1[18]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "addr_din1[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "addr_din1[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "addr_din1[30]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "addr_din1[30]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "addr_din1[26]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "addr_din1[26]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "addr_din1[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "addr_din1[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "addr_din1[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "addr_din1[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "addr_din1[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "addr_din1[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "addr_din1[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "addr_din1[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "addr_din1[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "addr_din1[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "addr_din1[28]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "addr_din1[28]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "addr_din1[27]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "addr_din1[27]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "addr_din1[23]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "addr_din1[23]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "addr_din1[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "addr_din1[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "addr_din1[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "addr_din1[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "addr_din1[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "addr_din1[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "addr_din1[21]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "addr_din1[21]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "addr_din1[25]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "addr_din1[25]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "addr_din1[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "addr_din1[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "addr_din1[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "addr_din1[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "addr_din1[19]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "addr_din1[19]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "addr_din1[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "addr_din1[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "addr_din1[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "addr_din1[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "addr_din1[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "addr_din1[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "addr_din1[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "addr_din1[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "addr_din1[20]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "addr_din1[20]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "addr_din1[24]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "addr_din1[24]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "addr_din1[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "addr_din1[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
Phase 1 Build RT Design | Checksum: e7ce848b

Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 3370.422 ; gain = 0.000 ; free physical = 18186 ; free virtual = 22120
Post Restoration Checksum: NetGraph: d258e60 NumContArr: daa8f62b Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: e7ce848b

Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 3370.422 ; gain = 0.000 ; free physical = 18156 ; free virtual = 22091

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: e7ce848b

Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 3370.422 ; gain = 0.000 ; free physical = 18147 ; free virtual = 22082

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: e7ce848b

Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 3370.422 ; gain = 0.000 ; free physical = 18147 ; free virtual = 22082
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 13c19aef6

Time (s): cpu = 00:00:47 ; elapsed = 00:00:48 . Memory (MB): peak = 3450.922 ; gain = 80.500 ; free physical = 18094 ; free virtual = 22029
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-6.219 | TNS=-46638.233| WHS=-0.225 | THS=-65.455|

Phase 2 Router Initialization | Checksum: 125f0db39

Time (s): cpu = 00:00:55 ; elapsed = 00:00:56 . Memory (MB): peak = 3450.922 ; gain = 80.500 ; free physical = 18082 ; free virtual = 22017

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 85211
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 85211
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


Phase 3 Initial Routing

Phase 3.1 Update Timing
Phase 3.1 Update Timing | Checksum: 1878875c3

Time (s): cpu = 00:01:45 ; elapsed = 00:01:48 . Memory (MB): peak = 3451.926 ; gain = 81.504 ; free physical = 18075 ; free virtual = 22010
WARNING: [Route 35-447] Congestion is preventing the router from routing all nets. The router will prioritize the successful completion of routing all nets over timing optimizations.

Phase 3.2 Update Timing
Phase 3.2 Update Timing | Checksum: 25ac46a33

Time (s): cpu = 00:02:28 ; elapsed = 00:02:32 . Memory (MB): peak = 3453.926 ; gain = 83.504 ; free physical = 18071 ; free virtual = 22007
Phase 3 Initial Routing | Checksum: 1fcd488f4

Time (s): cpu = 00:02:36 ; elapsed = 00:02:40 . Memory (MB): peak = 3464.926 ; gain = 94.504 ; free physical = 18074 ; free virtual = 22010
INFO: [Route 35-580] Design has 313 pins with tight setup and hold constraints.

The top 5 pins with tight setup and hold constraints:

+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
|       Launch Clock       |      Capture Clock       |                                                 Pin                                                      |
+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
|                      clk |                      clk |                                                                           c_LSQ_A/loadQ/checkBits_1_reg/D|
|                      clk |                      clk |                                                                           c_LSQ_A/loadQ/checkBits_2_reg/D|
|                      clk |                      clk |                                                                          c_LSQ_A/loadQ/checkBits_16_reg/D|
|                      clk |                      clk |                                                                           c_LSQ_A/loadQ/checkBits_9_reg/D|
|                      clk |                      clk |                                                                          c_LSQ_A/loadQ/checkBits_26_reg/D|
+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+

File with complete list of pins: tight_setup_hold_pins.txt


Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
Phase 4.1 Global Iteration 0 | Checksum: 1fcd488f4

Time (s): cpu = 00:02:38 ; elapsed = 00:02:42 . Memory (MB): peak = 3464.926 ; gain = 94.504 ; free physical = 18077 ; free virtual = 22012

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 109235
 Number of Nodes with overlaps = 36952
 Number of Nodes with overlaps = 11587
 Number of Nodes with overlaps = 4322
 Number of Nodes with overlaps = 1767
 Number of Nodes with overlaps = 762
 Number of Nodes with overlaps = 288
 Number of Nodes with overlaps = 99
 Number of Nodes with overlaps = 56
 Number of Nodes with overlaps = 34
 Number of Nodes with overlaps = 16
 Number of Nodes with overlaps = 9
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-8.422 | TNS=-65230.866| WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 152b43286

Time (s): cpu = 00:18:47 ; elapsed = 00:19:19 . Memory (MB): peak = 3490.887 ; gain = 120.465 ; free physical = 18046 ; free virtual = 21982

Phase 4.3 Global Iteration 2
 Number of Nodes with overlaps = 287
 Number of Nodes with overlaps = 387
 Number of Nodes with overlaps = 285
 Number of Nodes with overlaps = 167
 Number of Nodes with overlaps = 95
 Number of Nodes with overlaps = 42
 Number of Nodes with overlaps = 22
 Number of Nodes with overlaps = 9
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-7.918 | TNS=-64848.122| WHS=N/A    | THS=N/A    |

Phase 4.3 Global Iteration 2 | Checksum: 18897f45b

Time (s): cpu = 00:20:21 ; elapsed = 00:20:56 . Memory (MB): peak = 3490.887 ; gain = 120.465 ; free physical = 18050 ; free virtual = 21986

Phase 4.4 Global Iteration 3
 Number of Nodes with overlaps = 1253
 Number of Nodes with overlaps = 599
 Number of Nodes with overlaps = 392
 Number of Nodes with overlaps = 184
 Number of Nodes with overlaps = 86
 Number of Nodes with overlaps = 48
 Number of Nodes with overlaps = 25
 Number of Nodes with overlaps = 12
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-7.531 | TNS=-64149.077| WHS=N/A    | THS=N/A    |

Phase 4.4 Global Iteration 3 | Checksum: 1e748af69

Time (s): cpu = 00:55:32 ; elapsed = 00:57:26 . Memory (MB): peak = 3490.887 ; gain = 120.465 ; free physical = 17874 ; free virtual = 21964

Phase 4.5 Global Iteration 4
 Number of Nodes with overlaps = 2445
 Number of Nodes with overlaps = 1018
 Number of Nodes with overlaps = 493
 Number of Nodes with overlaps = 347
 Number of Nodes with overlaps = 196
 Number of Nodes with overlaps = 107
 Number of Nodes with overlaps = 70
 Number of Nodes with overlaps = 56
 Number of Nodes with overlaps = 32
 Number of Nodes with overlaps = 16
 Number of Nodes with overlaps = 9
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-7.519 | TNS=-63545.041| WHS=N/A    | THS=N/A    |

Phase 4.5 Global Iteration 4 | Checksum: 1f26d5709

Time (s): cpu = 01:00:07 ; elapsed = 01:02:13 . Memory (MB): peak = 3498.309 ; gain = 127.887 ; free physical = 17874 ; free virtual = 21973
Phase 4 Rip-up And Reroute | Checksum: 1f26d5709

Time (s): cpu = 01:00:07 ; elapsed = 01:02:14 . Memory (MB): peak = 3498.309 ; gain = 127.887 ; free physical = 17874 ; free virtual = 21974

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 140e693fa

Time (s): cpu = 01:00:10 ; elapsed = 01:02:17 . Memory (MB): peak = 3498.309 ; gain = 127.887 ; free physical = 17875 ; free virtual = 21974
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-7.423 | TNS=-63239.000| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: b5c9074b

Time (s): cpu = 01:00:26 ; elapsed = 01:02:33 . Memory (MB): peak = 3498.309 ; gain = 127.887 ; free physical = 17856 ; free virtual = 21956

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: b5c9074b

Time (s): cpu = 01:00:26 ; elapsed = 01:02:33 . Memory (MB): peak = 3498.309 ; gain = 127.887 ; free physical = 17857 ; free virtual = 21956
Phase 5 Delay and Skew Optimization | Checksum: b5c9074b

Time (s): cpu = 01:00:26 ; elapsed = 01:02:33 . Memory (MB): peak = 3498.309 ; gain = 127.887 ; free physical = 17857 ; free virtual = 21956

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1349cf8c4

Time (s): cpu = 01:00:31 ; elapsed = 01:02:39 . Memory (MB): peak = 3498.309 ; gain = 127.887 ; free physical = 17863 ; free virtual = 21963
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-7.266 | TNS=-63174.077| WHS=0.080  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1349cf8c4

Time (s): cpu = 01:00:31 ; elapsed = 01:02:39 . Memory (MB): peak = 3498.309 ; gain = 127.887 ; free physical = 17863 ; free virtual = 21963
Phase 6 Post Hold Fix | Checksum: 1349cf8c4

Time (s): cpu = 01:00:32 ; elapsed = 01:02:39 . Memory (MB): peak = 3498.309 ; gain = 127.887 ; free physical = 17863 ; free virtual = 21963

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 38.3849 %
  Global Horizontal Routing Utilization  = 38.307 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 32x32 Area, Max Cong = 89.3688%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_L_X32Y90 -> INT_R_X63Y121
South Dir 8x8 Area, Max Cong = 86.0783%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_L_X24Y106 -> INT_R_X31Y113
East Dir 16x16 Area, Max Cong = 85.7192%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_L_X16Y74 -> INT_R_X31Y89
West Dir 16x16 Area, Max Cong = 90.7628%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_L_X32Y122 -> INT_R_X47Y137
   INT_L_X32Y106 -> INT_R_X47Y121
   INT_L_X32Y90 -> INT_R_X47Y105
   INT_L_X32Y74 -> INT_R_X47Y89

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 5
Effective congestion level: 6 Aspect Ratio: 0.5 Sparse Ratio: 0.5
Direction: South
----------------
Congested clusters found at Level 2
Effective congestion level: 4 Aspect Ratio: 1 Sparse Ratio: 0.75
Direction: East
----------------
Congested clusters found at Level 4
Effective congestion level: 4 Aspect Ratio: 1 Sparse Ratio: 1
Direction: West
----------------
Congested clusters found at Level 4
Effective congestion level: 5 Aspect Ratio: 0.2 Sparse Ratio: 1.25

Phase 7 Route finalize | Checksum: d39f59d1

Time (s): cpu = 01:00:33 ; elapsed = 01:02:40 . Memory (MB): peak = 3498.309 ; gain = 127.887 ; free physical = 17863 ; free virtual = 21962

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: d39f59d1

Time (s): cpu = 01:00:33 ; elapsed = 01:02:41 . Memory (MB): peak = 3498.309 ; gain = 127.887 ; free physical = 17861 ; free virtual = 21960

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 16d12fe02

Time (s): cpu = 01:00:39 ; elapsed = 01:02:47 . Memory (MB): peak = 3498.309 ; gain = 127.887 ; free physical = 17857 ; free virtual = 21956

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-7.266 | TNS=-63174.077| WHS=0.080  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: 16d12fe02

Time (s): cpu = 01:00:40 ; elapsed = 01:02:47 . Memory (MB): peak = 3498.309 ; gain = 127.887 ; free physical = 17858 ; free virtual = 21958
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 01:00:40 ; elapsed = 01:02:47 . Memory (MB): peak = 3498.309 ; gain = 127.887 ; free physical = 17905 ; free virtual = 22005

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
14 Infos, 69 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 01:00:44 ; elapsed = 01:02:53 . Memory (MB): peak = 3498.309 ; gain = 127.887 ; free physical = 17905 ; free virtual = 22005
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
# report_utilization > utilization_post_pr.rpt
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
| Date         : Wed Jun 28 19:24:44 2023
| Host         : dynamatic-VirtualBox running 64-bit Ubuntu 18.04.3 LTS
| Command      : report_utilization
| Design       : getTanh
| Device       : 7k160tfbg484-1
| Design State : Routed
------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Slice Logic
1.1 Summary of Registers by Type
2. Slice Logic Distribution
3. Memory
4. DSP
5. IO and GT Specific
6. Clocking
7. Specific Feature
8. Primitives
9. Black Boxes
10. Instantiated Netlists

1. Slice Logic
--------------

+----------------------------+-------+-------+-----------+-------+
|          Site Type         |  Used | Fixed | Available | Util% |
+----------------------------+-------+-------+-----------+-------+
| Slice LUTs                 | 82042 |     0 |    101400 | 80.91 |
|   LUT as Logic             | 81958 |     0 |    101400 | 80.83 |
|   LUT as Memory            |    84 |     0 |     35000 |  0.24 |
|     LUT as Distributed RAM |    84 |     0 |           |       |
|     LUT as Shift Register  |     0 |     0 |           |       |
| Slice Registers            |  9197 |     0 |    202800 |  4.54 |
|   Register as Flip Flop    |  9197 |     0 |    202800 |  4.54 |
|   Register as Latch        |     0 |     0 |    202800 |  0.00 |
| F7 Muxes                   |  4699 |     0 |     50700 |  9.27 |
| F8 Muxes                   |    32 |     0 |     25350 |  0.13 |
+----------------------------+-------+-------+-----------+-------+


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 86    |          Yes |           - |          Set |
| 665   |          Yes |           - |        Reset |
| 11    |          Yes |         Set |            - |
| 8435  |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. Slice Logic Distribution
---------------------------

+--------------------------------------------+-------+-------+-----------+-------+
|                  Site Type                 |  Used | Fixed | Available | Util% |
+--------------------------------------------+-------+-------+-----------+-------+
| Slice                                      | 22399 |     0 |     25350 | 88.36 |
|   SLICEL                                   | 14504 |     0 |           |       |
|   SLICEM                                   |  7895 |     0 |           |       |
| LUT as Logic                               | 81958 |     0 |    101400 | 80.83 |
|   using O5 output only                     |     3 |       |           |       |
|   using O6 output only                     | 69491 |       |           |       |
|   using O5 and O6                          | 12464 |       |           |       |
| LUT as Memory                              |    84 |     0 |     35000 |  0.24 |
|   LUT as Distributed RAM                   |    84 |     0 |           |       |
|     using O5 output only                   |     0 |       |           |       |
|     using O6 output only                   |     0 |       |           |       |
|     using O5 and O6                        |    84 |       |           |       |
|   LUT as Shift Register                    |     0 |     0 |           |       |
| Slice Registers                            |  9197 |     0 |    202800 |  4.54 |
|   Register driven from within the Slice    |  5406 |       |           |       |
|   Register driven from outside the Slice   |  3791 |       |           |       |
|     LUT in front of the register is unused |  1407 |       |           |       |
|     LUT in front of the register is used   |  2384 |       |           |       |
| Unique Control Sets                        |   233 |       |     25350 |  0.92 |
+--------------------------------------------+-------+-------+-----------+-------+
* Note: Available Control Sets calculated as Slice Registers / 8, Review the Control Sets Report for more information regarding control sets.


3. Memory
---------

+----------------+------+-------+-----------+-------+
|    Site Type   | Used | Fixed | Available | Util% |
+----------------+------+-------+-----------+-------+
| Block RAM Tile |    0 |     0 |       325 |  0.00 |
|   RAMB36/FIFO* |    0 |     0 |       325 |  0.00 |
|   RAMB18       |    0 |     0 |       650 |  0.00 |
+----------------+------+-------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E1 or one FIFO18E1. However, if a FIFO18E1 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E1


4. DSP
------

+----------------+------+-------+-----------+-------+
|    Site Type   | Used | Fixed | Available | Util% |
+----------------+------+-------+-----------+-------+
| DSPs           |    9 |     0 |       600 |  1.50 |
|   DSP48E1 only |    9 |       |           |       |
+----------------+------+-------+-----------+-------+


5. IO and GT Specific
---------------------

+-----------------------------+------+-------+-----------+-------+
|          Site Type          | Used | Fixed | Available | Util% |
+-----------------------------+------+-------+-----------+-------+
| Bonded IOB                  |    0 |     0 |       285 |  0.00 |
| Bonded IPADs                |    0 |     0 |        14 |  0.00 |
| Bonded OPADs                |    0 |     0 |         8 |  0.00 |
| PHY_CONTROL                 |    0 |     0 |         8 |  0.00 |
| PHASER_REF                  |    0 |     0 |         8 |  0.00 |
| OUT_FIFO                    |    0 |     0 |        32 |  0.00 |
| IN_FIFO                     |    0 |     0 |        32 |  0.00 |
| IDELAYCTRL                  |    0 |     0 |         8 |  0.00 |
| IBUFDS                      |    0 |     0 |       275 |  0.00 |
| GTXE2_COMMON                |    0 |     0 |         1 |  0.00 |
| GTXE2_CHANNEL               |    0 |     0 |         4 |  0.00 |
| PHASER_OUT/PHASER_OUT_PHY   |    0 |     0 |        32 |  0.00 |
| PHASER_IN/PHASER_IN_PHY     |    0 |     0 |        32 |  0.00 |
| IDELAYE2/IDELAYE2_FINEDELAY |    0 |     0 |       400 |  0.00 |
| ODELAYE2/ODELAYE2_FINEDELAY |    0 |     0 |       150 |  0.00 |
| IBUFDS_GTE2                 |    0 |     0 |         2 |  0.00 |
| ILOGIC                      |    0 |     0 |       285 |  0.00 |
| OLOGIC                      |    0 |     0 |       285 |  0.00 |
+-----------------------------+------+-------+-----------+-------+


6. Clocking
-----------

+------------+------+-------+-----------+-------+
|  Site Type | Used | Fixed | Available | Util% |
+------------+------+-------+-----------+-------+
| BUFGCTRL   |    0 |     0 |        32 |  0.00 |
| BUFIO      |    0 |     0 |        32 |  0.00 |
| MMCME2_ADV |    0 |     0 |         8 |  0.00 |
| PLLE2_ADV  |    0 |     0 |         8 |  0.00 |
| BUFMRCE    |    0 |     0 |        16 |  0.00 |
| BUFHCE     |    0 |     0 |       120 |  0.00 |
| BUFR       |    0 |     0 |        32 |  0.00 |
+------------+------+-------+-----------+-------+


7. Specific Feature
-------------------

+-------------+------+-------+-----------+-------+
|  Site Type  | Used | Fixed | Available | Util% |
+-------------+------+-------+-----------+-------+
| BSCANE2     |    0 |     0 |         4 |  0.00 |
| CAPTUREE2   |    0 |     0 |         1 |  0.00 |
| DNA_PORT    |    0 |     0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |         1 |  0.00 |
| FRAME_ECCE2 |    0 |     0 |         1 |  0.00 |
| ICAPE2      |    0 |     0 |         2 |  0.00 |
| PCIE_2_1    |    0 |     0 |         1 |  0.00 |
| STARTUPE2   |    0 |     0 |         1 |  0.00 |
| XADC        |    0 |     0 |         1 |  0.00 |
+-------------+------+-------+-----------+-------+


8. Primitives
-------------

+----------+-------+---------------------+
| Ref Name |  Used | Functional Category |
+----------+-------+---------------------+
| LUT6     | 44438 |                 LUT |
| LUT4     | 30156 |                 LUT |
| LUT5     | 15083 |                 LUT |
| FDRE     |  8435 |        Flop & Latch |
| MUXF7    |  4699 |               MuxFx |
| CARRY4   |  3375 |          CarryLogic |
| LUT3     |  2983 |                 LUT |
| LUT2     |  1740 |                 LUT |
| FDCE     |   665 |        Flop & Latch |
| RAMD32   |   126 |  Distributed Memory |
| FDPE     |    86 |        Flop & Latch |
| RAMS32   |    42 |  Distributed Memory |
| MUXF8    |    32 |               MuxFx |
| LUT1     |    22 |                 LUT |
| FDSE     |    11 |        Flop & Latch |
| DSP48E1  |     9 |    Block Arithmetic |
+----------+-------+---------------------+


9. Black Boxes
--------------

+----------+------+
| Ref Name | Used |
+----------+------+


10. Instantiated Netlists
-------------------------

+----------+------+
| Ref Name | Used |
+----------+------+


# report_timing > timing_post_pr.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: max.
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
| Date         : Wed Jun 28 19:24:59 2023
| Host         : dynamatic-VirtualBox running 64-bit Ubuntu 18.04.3 LTS
| Command      : report_timing
| Design       : getTanh
| Device       : 7k160t-fbg484
| Speed File   : -1  PRODUCTION 1.12 2017-02-17
------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -7.267ns  (required time - arrival time)
  Source:                 c_LSQ_A/loadQ/head_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            c_LSQ_A/loadQ/head_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        10.967ns  (logic 1.881ns (17.152%)  route 9.086ns (82.848%))
  Logic Levels:           19  (CARRY4=2 LUT2=1 LUT4=1 LUT5=3 LUT6=10 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.257ns = ( 5.257 - 4.000 ) 
    Source Clock Delay      (SCD):    1.374ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=9373, unset)         1.374     1.374    c_LSQ_A/loadQ/clk
    SLICE_X56Y167        FDRE                                         r  c_LSQ_A/loadQ/head_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y167        FDRE (Prop_fdre_C_Q)         0.269     1.643 r  c_LSQ_A/loadQ/head_reg[4]/Q
                         net (fo=100, routed)         0.699     2.342    c_LSQ_A/loadQ/loadQ_io_loadHead[4]
    SLICE_X56Y169        LUT5 (Prop_lut5_I4_O)        0.053     2.395 r  c_LSQ_A/loadQ/loadCompleted_28_i_2/O
                         net (fo=19, routed)          0.588     2.983    c_LSQ_A/loadQ/loadCompleted_28_i_2_n_0
    SLICE_X56Y171        LUT6 (Prop_lut6_I2_O)        0.053     3.036 r  c_LSQ_A/loadQ/i___3_i_9/O
                         net (fo=3, routed)           0.586     3.622    c_LSQ_A/loadQ/i___3_i_9_n_0
    SLICE_X58Y171        LUT6 (Prop_lut6_I5_O)        0.053     3.675 r  c_LSQ_A/loadQ/q0_reg_i_372/O
                         net (fo=3, routed)           0.596     4.271    c_LSQ_A/loadQ/q0_reg_i_372_n_0
    SLICE_X60Y172        LUT5 (Prop_lut5_I0_O)        0.053     4.324 r  c_LSQ_A/loadQ/q0_reg_i_258/O
                         net (fo=96, routed)          1.090     5.414    c_LSQ_A/loadQ/q0_reg_i_258_n_0
    SLICE_X68Y179        LUT6 (Prop_lut6_I3_O)        0.053     5.467 r  c_LSQ_A/loadQ/q0_reg_i_359/O
                         net (fo=1, routed)           0.000     5.467    c_LSQ_A/loadQ/q0_reg_i_359_n_0
    SLICE_X68Y179        MUXF7 (Prop_muxf7_I1_O)      0.140     5.607 r  c_LSQ_A/loadQ/q0_reg_i_234/O
                         net (fo=1, routed)           0.000     5.607    c_LSQ_A/loadQ/q0_reg_i_234_n_0
    SLICE_X68Y179        MUXF8 (Prop_muxf8_I0_O)      0.057     5.664 r  c_LSQ_A/loadQ/q0_reg_i_131/O
                         net (fo=1, routed)           0.544     6.208    c_LSQ_A/loadQ/q0_reg_i_131_n_0
    SLICE_X67Y176        LUT6 (Prop_lut6_I1_O)        0.156     6.364 f  c_LSQ_A/loadQ/q0_reg_i_80/O
                         net (fo=4, routed)           0.692     7.056    c_LSQ_A/loadQ/loadQ_io_loadPorts_0_bits[23]
    SLICE_X61Y175        LUT2 (Prop_lut2_I1_O)        0.053     7.109 r  c_LSQ_A/loadQ/q0_reg_i_52/O
                         net (fo=1, routed)           0.000     7.109    icmp_8/q0_reg_i_29_0[1]
    SLICE_X61Y175        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.324     7.433 r  icmp_8/q0_reg_i_31/CO[3]
                         net (fo=1, routed)           0.000     7.433    icmp_8/q0_reg_i_31_n_0
    SLICE_X61Y176        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.094     7.527 r  icmp_8/q0_reg_i_29/CO[1]
                         net (fo=3, routed)           0.652     8.180    c_LSQ_A/loadQ/dataOutArray[0][0]
    SLICE_X70Y176        LUT6 (Prop_lut6_I5_O)        0.152     8.332 f  c_LSQ_A/loadQ/reg_out1_i_3__0/O
                         net (fo=22, routed)          0.340     8.672    fork_1/generateBlocks[1].regblock/select_1_validArray_0
    SLICE_X73Y176        LUT4 (Prop_lut4_I1_O)        0.053     8.725 f  fork_1/generateBlocks[1].regblock/i___4_i_3/O
                         net (fo=2, routed)           0.318     9.043    fork_1/generateBlocks[2].regblock/reg_value_reg_4
    SLICE_X72Y175        LUT5 (Prop_lut5_I4_O)        0.053     9.096 r  fork_1/generateBlocks[2].regblock/i___4_i_1/O
                         net (fo=3, routed)           0.159     9.256    fork_1/generateBlocks[2].regblock/readyArray2
    SLICE_X72Y175        LUT6 (Prop_lut6_I0_O)        0.053     9.309 f  fork_1/generateBlocks[2].regblock/reg_value_i_2__33/O
                         net (fo=2, routed)           0.555     9.863    c_LSQ_A/loadQ/reg_value_reg_1
    SLICE_X71Y174        LUT6 (Prop_lut6_I4_O)        0.053     9.916 r  c_LSQ_A/loadQ/reg_value_i_3__12/O
                         net (fo=49, routed)          0.652    10.568    c_LSQ_A/loadQ/reg_value_i_3__12_n_0
    SLICE_X62Y171        LUT6 (Prop_lut6_I0_O)        0.053    10.621 r  c_LSQ_A/loadQ/head[4]_i_24/O
                         net (fo=1, routed)           0.591    11.212    c_LSQ_A/loadQ/head[4]_i_24_n_0
    SLICE_X60Y169        LUT6 (Prop_lut6_I0_O)        0.053    11.265 r  c_LSQ_A/loadQ/head[4]_i_8/O
                         net (fo=1, routed)           0.561    11.826    c_LSQ_A/loadQ/head[4]_i_8_n_0
    SLICE_X57Y168        LUT6 (Prop_lut6_I5_O)        0.053    11.879 r  c_LSQ_A/loadQ/head[4]_i_1__0/O
                         net (fo=12, routed)          0.462    12.341    c_LSQ_A/loadQ/_T_425894
    SLICE_X56Y168        FDRE                                         r  c_LSQ_A/loadQ/head_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
                                                      0.000     4.000 r  clk (IN)
                         net (fo=9373, unset)         1.257     5.257    c_LSQ_A/loadQ/clk
    SLICE_X56Y168        FDRE                                         r  c_LSQ_A/loadQ/head_reg[1]/C
                         clock pessimism              0.096     5.353    
                         clock uncertainty           -0.035     5.318    
    SLICE_X56Y168        FDRE (Setup_fdre_C_CE)      -0.244     5.074    c_LSQ_A/loadQ/head_reg[1]
  -------------------------------------------------------------------
                         required time                          5.074    
                         arrival time                         -12.341    
  -------------------------------------------------------------------
                         slack                                 -7.267    




report_timing: Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 3498.309 ; gain = 0.000 ; free physical = 17845 ; free virtual = 21945
INFO: [Common 17-206] Exiting Vivado at Wed Jun 28 19:25:00 2023...
