{"vcs1":{"timestamp_begin":1680384137.734835202, "rt":0.83, "ut":0.19, "st":0.16}}
{"vcselab":{"timestamp_begin":1680384138.600010478, "rt":0.88, "ut":0.20, "st":0.09}}
{"link":{"timestamp_begin":1680384139.500148313, "rt":0.41, "ut":0.07, "st":0.11}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1680384137.451215492}
{"VCS_COMP_START_TIME": 1680384137.451215492}
{"VCS_COMP_END_TIME": 1680384141.019994047}
{"VCS_USER_OPTIONS": "-q -nc -sverilog -sverilog -R -top tb_top -debug_access+all huff_enc.sv huff_enc_tb.sv"}
{"vcs1": {"peak_mem": 339576}}
{"stitch_vcselab": {"peak_mem": 239076}}
