

================================================================
== Vivado HLS Report for 'matrix_mult'
================================================================
* Date:           Mon Sep 25 10:27:39 2017

* Version:        2017.2 (Build 1909853 on Wed Aug 09 16:50:22 MDT 2017)
* Project:        matrix_mult_prj
* Solution:       solution2
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   5.00|      7.66|        0.63|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  451|  451|  452|  452|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------+-----+-----+----------+-----------+-----------+------+----------+
        |            |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Row_Col   |  450|  450|        18|          -|          -|    25|    no    |
        | + Product  |   12|   12|         5|          2|          1|     5|    yes   |
        +------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      1|       -|      -|
|Expression       |        -|      -|     131|    100|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|    128|
|Register         |        -|      -|      67|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      1|     198|    228|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|   ~0  |   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    +-------------------------+----------------------+--------------+
    |         Instance        |        Module        |  Expression  |
    +-------------------------+----------------------+--------------+
    |matrix_mult_mac_mbkb_U0  |matrix_mult_mac_mbkb  | i0 * i1 + i2 |
    +-------------------------+----------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------------+----------+-------+----+----+------------+------------+
    |         Variable Name         | Operation| DSP48E| FF | LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------------+----------+-------+----+----+------------+------------+
    |i_1_fu_150_p2                  |     +    |      0|  14|   9|           3|           1|
    |indvar_flatten_next_fu_144_p2  |     +    |      0|  20|  10|           5|           1|
    |j_1_fu_271_p2                  |     +    |      0|  14|   9|           3|           1|
    |k_1_fu_217_p2                  |     +    |      0|  14|   9|           3|           1|
    |tmp_10_fu_244_p2               |     +    |      0|   0|   8|           6|           6|
    |tmp_11_fu_250_p2               |     +    |      0|   0|   8|           6|           6|
    |tmp_7_fu_192_p2                |     +    |      0|  23|  11|           6|           6|
    |tmp_8_fu_201_p2                |     +    |      0|  23|  11|           6|           6|
    |tmp_9_fu_227_p2                |     +    |      0|  23|  11|           6|           6|
    |exitcond1_fu_156_p2            |   icmp   |      0|   0|   1|           3|           3|
    |exitcond_flatten_fu_138_p2     |   icmp   |      0|   0|   2|           5|           4|
    |exitcond_fu_211_p2             |   icmp   |      0|   0|   1|           3|           3|
    |i_cast3_mid2_v_fu_170_p3       |  select  |      0|   0|   3|           1|           3|
    |j_mid2_fu_162_p3               |  select  |      0|   0|   3|           1|           1|
    |ap_enable_pp0                  |    xor   |      0|   0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1        |    xor   |      0|   0|   2|           1|           2|
    +-------------------------------+----------+-------+----+----+------------+------------+
    |Total                          |          |      0| 131| 100|          59|          52|
    +-------------------------------+----------+-------+----+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  50|          9|    1|          9|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2  |   9|          2|    1|          2|
    |i_reg_105                |   9|          2|    3|          6|
    |indvar_flatten_reg_94    |   9|          2|    5|         10|
    |j_reg_116                |   9|          2|    3|          6|
    |k_phi_fu_131_p4          |   9|          2|    3|          6|
    |k_reg_127                |   9|          2|    3|          6|
    |prod_d0                  |  15|          3|   16|         48|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    | 128|         26|   36|         95|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------+---+----+-----+-----------+
    |                Name               | FF| LUT| Bits| Const Bits|
    +-----------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                          |  8|   0|    8|          0|
    |ap_enable_reg_pp0_iter0            |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1            |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2            |  1|   0|    1|          0|
    |ap_reg_pp0_iter1_exitcond_reg_322  |  1|   0|    1|          0|
    |exitcond_reg_322                   |  1|   0|    1|          0|
    |i_cast3_mid2_v_reg_299             |  3|   0|    3|          0|
    |i_reg_105                          |  3|   0|    3|          0|
    |indvar_flatten_next_reg_288        |  5|   0|    5|          0|
    |indvar_flatten_reg_94              |  5|   0|    5|          0|
    |j_cast2_cast_reg_312               |  3|   0|    6|          3|
    |j_mid2_reg_293                     |  3|   0|    3|          0|
    |j_reg_116                          |  3|   0|    3|          0|
    |k_1_reg_326                        |  3|   0|    3|          0|
    |k_reg_127                          |  3|   0|    3|          0|
    |prod_addr_reg_317                  |  5|   0|    5|          0|
    |tmp_11_reg_336                     |  6|   0|    6|          0|
    |tmp_7_reg_306                      |  6|   0|    6|          0|
    |tmp_9_reg_331                      |  6|   0|    6|          0|
    +-----------------------------------+---+----+-----+-----------+
    |Total                              | 67|   0|   70|          3|
    +-----------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------+-----+-----+------------+--------------+--------------+
|   RTL Ports   | Dir | Bits|  Protocol  | Source Object|    C Type    |
+---------------+-----+-----+------------+--------------+--------------+
|ap_clk         |  in |    1| ap_ctrl_hs |  matrix_mult | return value |
|ap_rst         |  in |    1| ap_ctrl_hs |  matrix_mult | return value |
|ap_start       |  in |    1| ap_ctrl_hs |  matrix_mult | return value |
|ap_done        | out |    1| ap_ctrl_hs |  matrix_mult | return value |
|ap_idle        | out |    1| ap_ctrl_hs |  matrix_mult | return value |
|ap_ready       | out |    1| ap_ctrl_hs |  matrix_mult | return value |
|a_address0     | out |    5|  ap_memory |       a      |     array    |
|a_ce0          | out |    1|  ap_memory |       a      |     array    |
|a_q0           |  in |    8|  ap_memory |       a      |     array    |
|b_address0     | out |    5|  ap_memory |       b      |     array    |
|b_ce0          | out |    1|  ap_memory |       b      |     array    |
|b_q0           |  in |    8|  ap_memory |       b      |     array    |
|prod_address0  | out |    5|  ap_memory |     prod     |     array    |
|prod_ce0       | out |    1|  ap_memory |     prod     |     array    |
|prod_we0       | out |    1|  ap_memory |     prod     |     array    |
|prod_d0        | out |   16|  ap_memory |     prod     |     array    |
|prod_q0        |  in |   16|  ap_memory |     prod     |     array    |
+---------------+-----+-----+------------+--------------+--------------+

