
*** Running vivado
    with args -log design_1_core_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_core_0_0.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source design_1_core_0_0.tcl -notrace
Command: synth_design -top design_1_core_0_0 -part xc7z020clg484-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 17844 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 441.449 ; gain = 91.051
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_core_0_0' [c:/Users/nekha/OneDrive/GitHub/TD4/Vivado/TD4E/TD4E.srcs/sources_1/bd/design_1/ip/design_1_core_0_0/synth/design_1_core_0_0.sv:58]
INFO: [Synth 8-6157] synthesizing module 'core' [c:/Users/nekha/OneDrive/GitHub/TD4/Vivado/TD4E/TD4E.srcs/sources_1/bd/design_1/ipshared/8aa4/core.sv:23]
	Parameter im_width bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'gen_reg' [c:/Users/nekha/OneDrive/GitHub/TD4/Vivado/TD4E/TD4E.srcs/sources_1/bd/design_1/ipshared/8aa4/basic_elements.sv:21]
	Parameter im_width bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'gen_reg' (1#1) [c:/Users/nekha/OneDrive/GitHub/TD4/Vivado/TD4E/TD4E.srcs/sources_1/bd/design_1/ipshared/8aa4/basic_elements.sv:21]
INFO: [Synth 8-6157] synthesizing module 'inc_reg' [c:/Users/nekha/OneDrive/GitHub/TD4/Vivado/TD4E/TD4E.srcs/sources_1/bd/design_1/ipshared/8aa4/basic_elements.sv:35]
	Parameter im_width bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'inc_reg' (2#1) [c:/Users/nekha/OneDrive/GitHub/TD4/Vivado/TD4E/TD4E.srcs/sources_1/bd/design_1/ipshared/8aa4/basic_elements.sv:35]
INFO: [Synth 8-6157] synthesizing module 'ram_controller' [c:/Users/nekha/OneDrive/GitHub/TD4/Vivado/TD4E/TD4E.srcs/sources_1/bd/design_1/ipshared/8aa4/basic_elements.sv:50]
	Parameter im_width bound to: 4 - type: integer 
WARNING: [Synth 8-5788] Register data_to_ram_write_reg in module ram_controller is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [c:/Users/nekha/OneDrive/GitHub/TD4/Vivado/TD4E/TD4E.srcs/sources_1/bd/design_1/ipshared/8aa4/basic_elements.sv:65]
INFO: [Synth 8-6155] done synthesizing module 'ram_controller' (3#1) [c:/Users/nekha/OneDrive/GitHub/TD4/Vivado/TD4E/TD4E.srcs/sources_1/bd/design_1/ipshared/8aa4/basic_elements.sv:50]
INFO: [Synth 8-6157] synthesizing module 'source_selector' [c:/Users/nekha/OneDrive/GitHub/TD4/Vivado/TD4E/TD4E.srcs/sources_1/bd/design_1/ipshared/8aa4/basic_elements.sv:68]
	Parameter im_width bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'source_selector' (4#1) [c:/Users/nekha/OneDrive/GitHub/TD4/Vivado/TD4E/TD4E.srcs/sources_1/bd/design_1/ipshared/8aa4/basic_elements.sv:68]
INFO: [Synth 8-6157] synthesizing module 'adder' [c:/Users/nekha/OneDrive/GitHub/TD4/Vivado/TD4E/TD4E.srcs/sources_1/bd/design_1/ipshared/8aa4/basic_elements.sv:88]
	Parameter im_width bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'adder' (5#1) [c:/Users/nekha/OneDrive/GitHub/TD4/Vivado/TD4E/TD4E.srcs/sources_1/bd/design_1/ipshared/8aa4/basic_elements.sv:88]
INFO: [Synth 8-6157] synthesizing module 'decoder' [c:/Users/nekha/OneDrive/GitHub/TD4/Vivado/TD4E/TD4E.srcs/sources_1/bd/design_1/ipshared/8aa4/basic_elements.sv:100]
INFO: [Synth 8-226] default block is never used [c:/Users/nekha/OneDrive/GitHub/TD4/Vivado/TD4E/TD4E.srcs/sources_1/bd/design_1/ipshared/8aa4/basic_elements.sv:110]
WARNING: [Synth 8-3848] Net sel_RAM in module/entity decoder does not have driver. [c:/Users/nekha/OneDrive/GitHub/TD4/Vivado/TD4E/TD4E.srcs/sources_1/bd/design_1/ipshared/8aa4/basic_elements.sv:105]
INFO: [Synth 8-6155] done synthesizing module 'decoder' (6#1) [c:/Users/nekha/OneDrive/GitHub/TD4/Vivado/TD4E/TD4E.srcs/sources_1/bd/design_1/ipshared/8aa4/basic_elements.sv:100]
WARNING: [Synth 8-3848] Net ram_in in module/entity core does not have driver. [c:/Users/nekha/OneDrive/GitHub/TD4/Vivado/TD4E/TD4E.srcs/sources_1/bd/design_1/ipshared/8aa4/core.sv:37]
INFO: [Synth 8-6155] done synthesizing module 'core' (7#1) [c:/Users/nekha/OneDrive/GitHub/TD4/Vivado/TD4E/TD4E.srcs/sources_1/bd/design_1/ipshared/8aa4/core.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'design_1_core_0_0' (8#1) [c:/Users/nekha/OneDrive/GitHub/TD4/Vivado/TD4E/TD4E.srcs/sources_1/bd/design_1/ip/design_1_core_0_0/synth/design_1_core_0_0.sv:58]
WARNING: [Synth 8-3331] design decoder has unconnected port sel_RAM
WARNING: [Synth 8-3331] design ram_controller has unconnected port address[3]
WARNING: [Synth 8-3331] design ram_controller has unconnected port address[2]
WARNING: [Synth 8-3331] design ram_controller has unconnected port address[1]
WARNING: [Synth 8-3331] design ram_controller has unconnected port address[0]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 496.270 ; gain = 145.871
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 496.270 ; gain = 145.871
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 496.270 ; gain = 145.871
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-1
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 496.270 ; gain = 145.871
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 8     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module gen_reg 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module inc_reg 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module ram_controller 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 2     
Module adder 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3331] design design_1_core_0_0 has unconnected port ram_w
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/ram_c/data_to_ram_write_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/ram_c/data_to_ram_write_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/ram_c/data_to_ram_write_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/ram_c/data_to_ram_write_reg[3] )
INFO: [Synth 8-3332] Sequential element (inst/ram_c/data_to_ram_write_reg[3]) is unused and will be removed from module design_1_core_0_0.
INFO: [Synth 8-3332] Sequential element (inst/ram_c/data_to_ram_write_reg[2]) is unused and will be removed from module design_1_core_0_0.
INFO: [Synth 8-3332] Sequential element (inst/ram_c/data_to_ram_write_reg[1]) is unused and will be removed from module design_1_core_0_0.
INFO: [Synth 8-3332] Sequential element (inst/ram_c/data_to_ram_write_reg[0]) is unused and will be removed from module design_1_core_0_0.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 660.051 ; gain = 309.652
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 660.051 ; gain = 309.652
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 660.055 ; gain = 309.656
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 660.055 ; gain = 309.656
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-3352] multi-driven net inst/B[3] with 1st driver pin 'inst/ram_c/data_out_reg[3]/Q' [c:/Users/nekha/OneDrive/GitHub/TD4/Vivado/TD4E/TD4E.srcs/sources_1/bd/design_1/ipshared/8aa4/basic_elements.sv:63]
CRITICAL WARNING: [Synth 8-3352] multi-driven net inst/B[3] with 2nd driver pin 'inst/reg_B/out_reg[3]/Q' [c:/Users/nekha/OneDrive/GitHub/TD4/Vivado/TD4E/TD4E.srcs/sources_1/bd/design_1/ipshared/8aa4/basic_elements.sv:31]
CRITICAL WARNING: [Synth 8-3352] multi-driven net inst/B[2] with 1st driver pin 'inst/ram_c/data_out_reg[2]/Q' [c:/Users/nekha/OneDrive/GitHub/TD4/Vivado/TD4E/TD4E.srcs/sources_1/bd/design_1/ipshared/8aa4/basic_elements.sv:63]
CRITICAL WARNING: [Synth 8-3352] multi-driven net inst/B[2] with 2nd driver pin 'inst/reg_B/out_reg[2]/Q' [c:/Users/nekha/OneDrive/GitHub/TD4/Vivado/TD4E/TD4E.srcs/sources_1/bd/design_1/ipshared/8aa4/basic_elements.sv:31]
CRITICAL WARNING: [Synth 8-3352] multi-driven net inst/B[1] with 1st driver pin 'inst/ram_c/data_out_reg[1]/Q' [c:/Users/nekha/OneDrive/GitHub/TD4/Vivado/TD4E/TD4E.srcs/sources_1/bd/design_1/ipshared/8aa4/basic_elements.sv:63]
CRITICAL WARNING: [Synth 8-3352] multi-driven net inst/B[1] with 2nd driver pin 'inst/reg_B/out_reg[1]/Q' [c:/Users/nekha/OneDrive/GitHub/TD4/Vivado/TD4E/TD4E.srcs/sources_1/bd/design_1/ipshared/8aa4/basic_elements.sv:31]
CRITICAL WARNING: [Synth 8-3352] multi-driven net inst/B[0] with 1st driver pin 'inst/ram_c/data_out_reg[0]/Q' [c:/Users/nekha/OneDrive/GitHub/TD4/Vivado/TD4E/TD4E.srcs/sources_1/bd/design_1/ipshared/8aa4/basic_elements.sv:63]
CRITICAL WARNING: [Synth 8-3352] multi-driven net inst/B[0] with 2nd driver pin 'inst/reg_B/out_reg[0]/Q' [c:/Users/nekha/OneDrive/GitHub/TD4/Vivado/TD4E/TD4E.srcs/sources_1/bd/design_1/ipshared/8aa4/basic_elements.sv:31]

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        4|Failed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 660.055 ; gain = 309.656
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 660.055 ; gain = 309.656
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 660.055 ; gain = 309.656
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 660.055 ; gain = 309.656
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 660.055 ; gain = 309.656
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT1 |     1|
|2     |LUT2 |     3|
|3     |LUT3 |     6|
|4     |LUT4 |     9|
|5     |LUT5 |     1|
|6     |LUT6 |    10|
|7     |FDCE |    28|
+------+-----+------+

Report Instance Areas: 
+------+-------------+---------------+------+
|      |Instance     |Module         |Cells |
+------+-------------+---------------+------+
|1     |top          |               |    58|
|2     |  inst       |core           |    58|
|3     |    ram_c    |ram_controller |     5|
|4     |    reg_A    |gen_reg        |    20|
|5     |    reg_B    |gen_reg_0      |     5|
|6     |    reg_Bank |gen_reg_1      |     5|
|7     |    reg_Out  |gen_reg_2      |     9|
|8     |    reg_PC   |inc_reg        |     9|
|9     |    reg_Page |gen_reg_3      |     5|
+------+-------------+---------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 660.055 ; gain = 309.656
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 8 critical warnings and 9 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 660.055 ; gain = 309.656
Synthesis Optimization Complete : Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 660.055 ; gain = 309.656
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
32 Infos, 9 Warnings, 8 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:20 . Memory (MB): peak = 766.793 ; gain = 427.867
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Common 17-1381] The checkpoint 'C:/Users/nekha/OneDrive/GitHub/TD4/Vivado/TD4E/TD4E.runs/design_1_core_0_0_synth_1/design_1_core_0_0.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 1271.605 ; gain = 504.813
