# FiniteStateMachineAlu
A modular VHDL project implementing an 8-bit Arithmetic Logic Unit (ALU) controlled by a Finite State Machine (FSM), featuring flip-flops and multiplexers. Designed for FPGA synthesis using Intel Quartus Prime, with support for simulation via ModelSim.
