

================================================================
== Vivado HLS Report for 'cordic'
================================================================
* Date:           Tue Sep  8 00:42:46 2015

* Version:        2014.2 (Build 932637 on Wed Jun 11 12:38:34 PM 2014)
* Project:        fixed_32_16_20.prj
* Solution:       solution1
* Product family: zynq zynq_fpv6 
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +---------+-------+----------+------------+
    |  Clock  | Target| Estimated| Uncertainty|
    +---------+-------+----------+------------+
    |default  |  10.00|      6.61|        1.25|
    +---------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   61|   61|   62|   62|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |   60|   60|         2|          -|          -|    30|    no    |
        +----------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|Expression       |        -|      -|       0|    514|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        0|      -|      16|     54|
|Multiplexer      |        -|      -|       -|    103|
|Register         |        -|      -|     173|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|     189|    671|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|   ~0   |      1|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * Memory: 
    +------------+-----------------+---------+----+----+------+-----+------+-------------+
    |   Memory   |      Module     | BRAM_18K| FF | LUT| Words| Bits| Banks| W*Bits*Banks|
    +------------+-----------------+---------+----+----+------+-----+------+-------------+
    |angles_V_U  |cordic_angles_V  |        0|  16|  54|    20|   16|     1|          320|
    +------------+-----------------+---------+----+----+------+-----+------+-------------+
    |Total       |                 |        0|  16|  54|    20|   16|     1|          320|
    +------------+-----------------+---------+----+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+-------+---+----+------------+------------+
    |     Variable Name     | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+-------+---+----+------------+------------+
    |T_V_1_fu_159_p2        |     +    |      0|  0|  32|          32|          32|
    |Y_V_fu_207_p2          |     +    |      0|  0|  32|          32|          32|
    |p_Val2_8_fu_177_p2     |     +    |      0|  0|  32|          32|          32|
    |step_fu_125_p2         |     +    |      0|  0|   5|           5|           1|
    |T_V_fu_142_p2          |     -    |      0|  0|  32|          32|          32|
    |p_Val2_6_fu_188_p2     |     -    |      0|  0|  32|          32|          32|
    |p_Val2_s_2_fu_183_p2   |     -    |      0|  0|  32|           1|          32|
    |X_V_2_fu_165_p3        |  Select  |      0|  0|  32|           1|          32|
    |current_V_fu_200_p3    |  Select  |      0|  0|  32|           1|          32|
    |p_Val2_3_pn_fu_194_p3  |  Select  |      0|  0|  32|           1|          32|
    |exitcond_fu_119_p2     |   icmp   |      0|  0|   5|           5|           3|
    |tmp_2_fu_131_p2        |   icmp   |      0|  0|  40|          32|          32|
    |p_Val2_1_fu_136_p2     |   lshr   |      0|  0|  88|          32|          32|
    |p_Val2_2_fu_148_p2     |   lshr   |      0|  0|  88|          32|          32|
    +-----------------------+----------+-------+---+----+------------+------------+
    |Total                  |          |      0|  0| 514|         270|         388|
    +-----------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------+----+-----------+-----+-----------+
    |        Name       | LUT| Input Size| Bits| Total Bits|
    +-------------------+----+-----------+-----+-----------+
    |ap_NS_fsm          |   2|          4|    2|          8|
    |p_Val2_3_reg_78    |  32|          2|   32|         64|
    |p_Val2_4_reg_66    |  32|          2|   32|         64|
    |p_Val2_s_reg_91    |  32|          2|   32|         64|
    |sh_assign_reg_103  |   5|          2|    5|         10|
    +-------------------+----+-----------+-----+-----------+
    |Total              | 103|         12|  103|        210|
    +-------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------+----+----+-----+-----------+
    |        Name       | FF | LUT| Bits| Const Bits|
    +-------------------+----+----+-----+-----------+
    |X_V_2_reg_243      |  32|   0|   32|          0|
    |ap_CS_fsm          |   2|   0|    2|          0|
    |p_Val2_2_reg_232   |  32|   0|   32|          0|
    |p_Val2_3_reg_78    |  32|   0|   32|          0|
    |p_Val2_4_reg_66    |  32|   0|   32|          0|
    |p_Val2_s_reg_91    |  32|   0|   32|          0|
    |sh_assign_reg_103  |   5|   0|    5|          0|
    |step_reg_221       |   5|   0|    5|          0|
    |tmp_2_reg_226      |   1|   0|    1|          0|
    +-------------------+----+----+-----+-----------+
    |Total              | 173|   0|  173|          0|
    +-------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------+-----+-----+------------+--------------+--------------+
|  RTL Ports | Dir | Bits|  Protocol  | Source Object|    C Type    |
+------------+-----+-----+------------+--------------+--------------+
|ap_clk      |  in |    1| ap_ctrl_hs |    cordic    | return value |
|ap_rst      |  in |    1| ap_ctrl_hs |    cordic    | return value |
|ap_start    |  in |    1| ap_ctrl_hs |    cordic    | return value |
|ap_done     | out |    1| ap_ctrl_hs |    cordic    | return value |
|ap_idle     | out |    1| ap_ctrl_hs |    cordic    | return value |
|ap_ready    | out |    1| ap_ctrl_hs |    cordic    | return value |
|theta_V     |  in |   32|   ap_none  |    theta_V   |    scalar    |
|s_V         | out |   32|   ap_vld   |      s_V     |    pointer   |
|s_V_ap_vld  | out |    1|   ap_vld   |      s_V     |    pointer   |
|c_V         | out |   32|   ap_vld   |      c_V     |    pointer   |
|c_V_ap_vld  | out |    1|   ap_vld   |      c_V     |    pointer   |
+------------+-----+-----+------------+--------------+--------------+

