<?xml version="1.0" encoding="utf-8"?>
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.1//EN" "http://www.w3.org/TR/xhtml11/DTD/xhtml11.dtd">
<html xmlns="http://www.w3.org/1999/xhtml"><head><title>AArch32 Instructions</title><link href="insn.css" rel="stylesheet" type="text/css"/></head><body><div align="center" class="htmldiff_header"><table><tbody><tr><td class="old">(old) </td><td class="explain">htmldiff from-</td><td class="new">(new) </td></tr></tbody></table></div><table style="margin: 0 auto;"><tr><td><div class="topbar"><span class="goodlink"><a href="AArch32-regindex.html">AArch32 Registers</a></span></div></td><td><div class="topbar"><span class="goodlink"><a href="AArch64-regindex.html">AArch64 Registers</a></span></div></td><td><div class="topbar"><span class="goodlink"><a href="AArch32-sysindex.html">AArch32 Instructions</a></span></div></td><td><div class="topbar"><span class="goodlink"><a href="AArch64-sysindex.html">AArch64 Instructions</a></span></div></td><td><div class="topbar"><span class="goodlink"><a href="enc_index.html">Index by Encoding</a></span></div></td><td><div class="topbar"><span class="goodlink"><a href="ext_alpha_index.html">External Registers</a></span></div></td><td><div class="topbar"><span class="goodlink"><a href="ext_enc_index.html">External Registers by Offset</a></span></div></td><td><div class="topbar"><span class="goodlink"><a href="func_index.html">Registers by Functional Group</a></span></div></td><td><div class="topbar"><span class="goodlink"><a href="notice.html">Proprietary Notice</a></span></div></td></tr></table><hr/><h1 class="alphindextitle">AArch32 System Instructions</h1><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file AArch32-ats12nsopr.html unchanged">ATS12NSOPR</span>:
        Address Translate Stages 1 and 2 Non-secure Only PL1 Read</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file AArch32-ats12nsopw.html unchanged">ATS12NSOPW</span>:
        Address Translate Stages 1 and 2 Non-secure Only PL1 Write</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file AArch32-ats12nsour.html unchanged">ATS12NSOUR</span>:
        Address Translate Stages 1 and 2 Non-secure Only Unprivileged Read</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file AArch32-ats12nsouw.html unchanged">ATS12NSOUW</span>:
        Address Translate Stages 1 and 2 Non-secure Only Unprivileged Write</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file AArch32-ats1cpr.html unchanged">ATS1CPR</span>:
        Address Translate Stage 1 Current state PL1 Read</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file AArch32-ats1cprp.html unchanged">ATS1CPRP</span>:
        Address Translate Stage 1 Current state PL1 Read PAN</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file AArch32-ats1cpw.html unchanged">ATS1CPW</span>:
        Address Translate Stage 1 Current state PL1 Write</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file AArch32-ats1cpwp.html unchanged">ATS1CPWP</span>:
        Address Translate Stage 1 Current state PL1 Write PAN</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file AArch32-ats1cur.html unchanged">ATS1CUR</span>:
        Address Translate Stage 1 Current state Unprivileged Read</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file AArch32-ats1cuw.html unchanged">ATS1CUW</span>:
        Address Translate Stage 1 Current state Unprivileged Write</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file AArch32-ats1hr.html unchanged">ATS1HR</span>:
        Address Translate Stage 1 Hyp mode Read</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file AArch32-ats1hw.html unchanged">ATS1HW</span>:
        Address Translate Stage 1 Hyp mode Write</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file AArch32-bpiall.html unchanged">BPIALL</span>:
        Branch Predictor Invalidate All</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file AArch32-bpiallis.html unchanged">BPIALLIS</span>:
        Branch Predictor Invalidate All, Inner Shareable</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file AArch32-bpimva.html unchanged">BPIMVA</span>:
        Branch Predictor Invalidate by VA</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file AArch32-cfprctx.html unchanged">CFPRCTX</span>:
        Control Flow Prediction Restriction by Context</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file AArch32-cosprctx.html unchanged">COSPRCTX</span>:
        Clear Oher Speculative Restriction by Context</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file AArch32-cp15dmb.html unchanged">CP15DMB</span>:
        Data Memory Barrier System instruction</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file AArch32-cp15dsb.html unchanged">CP15DSB</span>:
        Data Synchronization Barrier System instruction</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file AArch32-cp15isb.html unchanged">CP15ISB</span>:
        Instruction Synchronization Barrier System instruction</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file AArch32-cpprctx.html unchanged">CPPRCTX</span>:
        Cache Prefetch Prediction Restriction by Context</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file AArch32-dccimvac.html unchanged">DCCIMVAC</span>:
        Data Cache line Clean and Invalidate by VA to PoC</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file AArch32-dccisw.html unchanged">DCCISW</span>:
        Data Cache line Clean and Invalidate by Set/Way</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file AArch32-dccmvac.html unchanged">DCCMVAC</span>:
        Data Cache line Clean by VA to PoC</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file AArch32-dccmvau.html unchanged">DCCMVAU</span>:
        Data Cache line Clean by VA to PoU</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file AArch32-dccsw.html unchanged">DCCSW</span>:
        Data Cache line Clean by Set/Way</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file AArch32-dcimvac.html unchanged">DCIMVAC</span>:
        Data Cache line Invalidate by VA to PoC</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file AArch32-dcisw.html unchanged">DCISW</span>:
        Data Cache line Invalidate by Set/Way</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file AArch32-dtlbiall.html unchanged">DTLBIALL</span>:
        Data TLB Invalidate All</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file AArch32-dtlbiasid.html unchanged">DTLBIASID</span>:
        Data TLB Invalidate by ASID match</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file AArch32-dtlbimva.html unchanged">DTLBIMVA</span>:
        Data TLB Invalidate by VA</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="goodlink"><a href="AArch32-dvprctx.html">DVPRCTX</a></span>:
        Data Value Prediction Restriction by Context</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file AArch32-iciallu.html unchanged">ICIALLU</span>:
        Instruction Cache Invalidate All to PoU</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file AArch32-icialluis.html unchanged">ICIALLUIS</span>:
        Instruction Cache Invalidate All to PoU, Inner Shareable</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file AArch32-icimvau.html unchanged">ICIMVAU</span>:
        Instruction Cache line Invalidate by VA to PoU</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file AArch32-itlbiall.html unchanged">ITLBIALL</span>:
        Instruction TLB Invalidate All</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file AArch32-itlbiasid.html unchanged">ITLBIASID</span>:
        Instruction TLB Invalidate by ASID match</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file AArch32-itlbimva.html unchanged">ITLBIMVA</span>:
        Instruction TLB Invalidate by VA</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file AArch32-tlbiall.html unchanged">TLBIALL</span>:
        TLB Invalidate All</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file AArch32-tlbiallh.html unchanged">TLBIALLH</span>:
        TLB Invalidate All, Hyp mode</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file AArch32-tlbiallhis.html unchanged">TLBIALLHIS</span>:
        TLB Invalidate All, Hyp mode, Inner Shareable</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file AArch32-tlbiallis.html unchanged">TLBIALLIS</span>:
        TLB Invalidate All, Inner Shareable</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file AArch32-tlbiallnsnh.html unchanged">TLBIALLNSNH</span>:
        TLB Invalidate All, Non-Secure Non-Hyp</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file AArch32-tlbiallnsnhis.html unchanged">TLBIALLNSNHIS</span>:
        TLB Invalidate All, Non-Secure Non-Hyp, Inner Shareable</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file AArch32-tlbiasid.html unchanged">TLBIASID</span>:
        TLB Invalidate by ASID match</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file AArch32-tlbiasidis.html unchanged">TLBIASIDIS</span>:
        TLB Invalidate by ASID match, Inner Shareable</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file AArch32-tlbiipas2.html unchanged">TLBIIPAS2</span>:
        TLB Invalidate by Intermediate Physical Address, Stage 2</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file AArch32-tlbiipas2is.html unchanged">TLBIIPAS2IS</span>:
        TLB Invalidate by Intermediate Physical Address, Stage 2, Inner Shareable</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file AArch32-tlbiipas2l.html unchanged">TLBIIPAS2L</span>:
        TLB Invalidate by Intermediate Physical Address, Stage 2, Last level</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file AArch32-tlbiipas2lis.html unchanged">TLBIIPAS2LIS</span>:
        TLB Invalidate by Intermediate Physical Address, Stage 2, Last level, Inner Shareable</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file AArch32-tlbimva.html unchanged">TLBIMVA</span>:
        TLB Invalidate by VA</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file AArch32-tlbimvaa.html unchanged">TLBIMVAA</span>:
        TLB Invalidate by VA, All ASID</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file AArch32-tlbimvaais.html unchanged">TLBIMVAAIS</span>:
        TLB Invalidate by VA, All ASID, Inner Shareable</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file AArch32-tlbimvaal.html unchanged">TLBIMVAAL</span>:
        TLB Invalidate by VA, All ASID, Last level</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file AArch32-tlbimvaalis.html unchanged">TLBIMVAALIS</span>:
        TLB Invalidate by VA, All ASID, Last level, Inner Shareable</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file AArch32-tlbimvah.html unchanged">TLBIMVAH</span>:
        TLB Invalidate by VA, Hyp mode</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file AArch32-tlbimvahis.html unchanged">TLBIMVAHIS</span>:
        TLB Invalidate by VA, Hyp mode, Inner Shareable</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file AArch32-tlbimvais.html unchanged">TLBIMVAIS</span>:
        TLB Invalidate by VA, Inner Shareable</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file AArch32-tlbimval.html unchanged">TLBIMVAL</span>:
        TLB Invalidate by VA, Last level</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file AArch32-tlbimvalh.html unchanged">TLBIMVALH</span>:
        TLB Invalidate by VA, Last level, Hyp mode</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file AArch32-tlbimvalhis.html unchanged">TLBIMVALHIS</span>:
        TLB Invalidate by VA, Last level, Hyp mode, Inner Shareable</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file AArch32-tlbimvalis.html unchanged">TLBIMVALIS</span>:
        TLB Invalidate by VA, Last level, Inner Shareable</span></p></div><hr/><table style="margin: 0 auto;"><tr><td><div class="topbar"><span class="goodlink"><a href="AArch32-regindex.html">AArch32 Registers</a></span></div></td><td><div class="topbar"><span class="goodlink"><a href="AArch64-regindex.html">AArch64 Registers</a></span></div></td><td><div class="topbar"><span class="goodlink"><a href="AArch32-sysindex.html">AArch32 Instructions</a></span></div></td><td><div class="topbar"><span class="goodlink"><a href="AArch64-sysindex.html">AArch64 Instructions</a></span></div></td><td><div class="topbar"><span class="goodlink"><a href="enc_index.html">Index by Encoding</a></span></div></td><td><div class="topbar"><span class="goodlink"><a href="ext_alpha_index.html">External Registers</a></span></div></td><td><div class="topbar"><span class="goodlink"><a href="ext_enc_index.html">External Registers by Offset</a></span></div></td><td><div class="topbar"><span class="goodlink"><a href="func_index.html">Registers by Functional Group</a></span></div></td><td><div class="topbar"><span class="goodlink"><a href="notice.html">Proprietary Notice</a></span></div></td></tr></table><p class="versions"><ins>16</ins><del>30</del>/<ins>12</ins><del>09</del>/2022 <ins>23</ins><del>16</del>:<ins>04</ins><del>06</del></p><p class="copyconf">Copyright © 2010-2022 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.</p><div align="center" class="htmldiff_header"><table><tbody><tr><td class="old">(old) </td><td class="explain">htmldiff from-</td><td class="new">(new) </td></tr></tbody></table></div></body></html>