Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2.1 (win64) Build 2288692 Thu Jul 26 18:24:02 MDT 2018
| Date         : Thu May 25 13:20:10 2023
| Host         : VILASHN running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Reg_bank_control_sets_placed.rpt
| Design       : Reg_bank
| Device       : xc7a35t
--------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     7 |
| Unused register locations in slices containing registers |     0 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      8 |            7 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |              56 |           12 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+----------------------------------------+------------------+------------------+----------------+
|  Clock Signal  |              Enable Signal             | Set/Reset Signal | Slice Load Count | Bel Load Count |
+----------------+----------------------------------------+------------------+------------------+----------------+
|  Clk_IBUF_BUFG | Decoder_3_to_8_0/Decoder_2_to_4_0/y[0] |                  |                2 |              8 |
|  Clk_IBUF_BUFG | Decoder_3_to_8_0/Decoder_2_to_4_0/y[1] |                  |                2 |              8 |
|  Clk_IBUF_BUFG | Decoder_3_to_8_0/Decoder_2_to_4_1/y[0] |                  |                2 |              8 |
|  Clk_IBUF_BUFG | Decoder_3_to_8_0/Decoder_2_to_4_1/y[1] |                  |                2 |              8 |
|  Clk_IBUF_BUFG | Decoder_3_to_8_0/Decoder_2_to_4_0/y[2] |                  |                2 |              8 |
|  Clk_IBUF_BUFG | Decoder_3_to_8_0/Decoder_2_to_4_1/y[2] |                  |                1 |              8 |
|  Clk_IBUF_BUFG | Decoder_3_to_8_0/Decoder_2_to_4_1/y[3] |                  |                1 |              8 |
+----------------+----------------------------------------+------------------+------------------+----------------+


