
stm32f4-usart_test.elf:     file format elf32-littlearm


Disassembly of section .text:

08000188 <pinMode>:
 static const uint8_t MISO = 12;
 static const uint8_t SCK  = 13; // PB7
 static const uint8_t LED_BUILTIN = 14;
 */

void pinMode(uint32_t portpin, GPIOMode_TypeDef mode) {
 8000188:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}

	GPIO_InitTypeDef GPIO_InitStructure;

	RCC_AHB1PeriphClockCmd(GPIOPeriph[portpin>>16 & 0xf], ENABLE);
 800018a:	f3c0 4503 	ubfx	r5, r0, #16, #4
 800018e:	4c0d      	ldr	r4, [pc, #52]	; (80001c4 <pinMode+0x3c>)
 static const uint8_t MISO = 12;
 static const uint8_t SCK  = 13; // PB7
 static const uint8_t LED_BUILTIN = 14;
 */

void pinMode(uint32_t portpin, GPIOMode_TypeDef mode) {
 8000190:	460f      	mov	r7, r1
 8000192:	4606      	mov	r6, r0

	GPIO_InitTypeDef GPIO_InitStructure;

	RCC_AHB1PeriphClockCmd(GPIOPeriph[portpin>>16 & 0xf], ENABLE);
 8000194:	2101      	movs	r1, #1
 8000196:	f854 0025 	ldr.w	r0, [r4, r5, lsl #2]
	GPIO_InitStructure.GPIO_Mode = mode;
	GPIO_InitStructure.GPIO_OType = GPIO_OType_PP;
	GPIO_InitStructure.GPIO_PuPd = GPIO_PuPd_NOPULL;
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
	//
	GPIO_Init(GPIOPort[portpin >>16 & 0x0f], &GPIO_InitStructure);
 800019a:	eb04 0485 	add.w	r4, r4, r5, lsl #2

void pinMode(uint32_t portpin, GPIOMode_TypeDef mode) {

	GPIO_InitTypeDef GPIO_InitStructure;

	RCC_AHB1PeriphClockCmd(GPIOPeriph[portpin>>16 & 0xf], ENABLE);
 800019e:	f000 fc53 	bl	8000a48 <RCC_AHB1PeriphClockCmd>

	GPIO_InitStructure.GPIO_Pin = portpin & 0xffff;
	GPIO_InitStructure.GPIO_Mode = mode;
	GPIO_InitStructure.GPIO_OType = GPIO_OType_PP;
 80001a2:	2300      	movs	r3, #0

	GPIO_InitTypeDef GPIO_InitStructure;

	RCC_AHB1PeriphClockCmd(GPIOPeriph[portpin>>16 & 0xf], ENABLE);

	GPIO_InitStructure.GPIO_Pin = portpin & 0xffff;
 80001a4:	b2b6      	uxth	r6, r6
	GPIO_InitStructure.GPIO_Mode = mode;
	GPIO_InitStructure.GPIO_OType = GPIO_OType_PP;
 80001a6:	f88d 3006 	strb.w	r3, [sp, #6]
	GPIO_InitStructure.GPIO_PuPd = GPIO_PuPd_NOPULL;
 80001aa:	f88d 3007 	strb.w	r3, [sp, #7]
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
	//
	GPIO_Init(GPIOPort[portpin >>16 & 0x0f], &GPIO_InitStructure);
 80001ae:	6aa0      	ldr	r0, [r4, #40]	; 0x28

	GPIO_InitTypeDef GPIO_InitStructure;

	RCC_AHB1PeriphClockCmd(GPIOPeriph[portpin>>16 & 0xf], ENABLE);

	GPIO_InitStructure.GPIO_Pin = portpin & 0xffff;
 80001b0:	9600      	str	r6, [sp, #0]
	GPIO_InitStructure.GPIO_Mode = mode;
	GPIO_InitStructure.GPIO_OType = GPIO_OType_PP;
	GPIO_InitStructure.GPIO_PuPd = GPIO_PuPd_NOPULL;
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
 80001b2:	2302      	movs	r3, #2
	//
	GPIO_Init(GPIOPort[portpin >>16 & 0x0f], &GPIO_InitStructure);
 80001b4:	4669      	mov	r1, sp
	GPIO_InitTypeDef GPIO_InitStructure;

	RCC_AHB1PeriphClockCmd(GPIOPeriph[portpin>>16 & 0xf], ENABLE);

	GPIO_InitStructure.GPIO_Pin = portpin & 0xffff;
	GPIO_InitStructure.GPIO_Mode = mode;
 80001b6:	f88d 7004 	strb.w	r7, [sp, #4]
	GPIO_InitStructure.GPIO_OType = GPIO_OType_PP;
	GPIO_InitStructure.GPIO_PuPd = GPIO_PuPd_NOPULL;
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
 80001ba:	f88d 3005 	strb.w	r3, [sp, #5]
	//
	GPIO_Init(GPIOPort[portpin >>16 & 0x0f], &GPIO_InitStructure);
 80001be:	f000 fa85 	bl	80006cc <GPIO_Init>
}
 80001c2:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 80001c4:	20000000 	.word	0x20000000

080001c8 <GPIOMode>:


void GPIOMode(uint32_t portpin, GPIOMode_TypeDef mode,
		GPIOSpeed_TypeDef clk, GPIOOType_TypeDef otype, GPIOPuPd_TypeDef pupd) {
 80001c8:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}

	GPIO_InitTypeDef GPIO_InitStructure;
	// wake up the port
	RCC_AHB1PeriphClockCmd(GPIOPeriph[portpin>>16 & 0xf], ENABLE);
 80001cc:	f3c0 4803 	ubfx	r8, r0, #16, #4
 80001d0:	4f0e      	ldr	r7, [pc, #56]	; (800020c <GPIOMode+0x44>)
	GPIO_Init(GPIOPort[portpin >>16 & 0x0f], &GPIO_InitStructure);
}


void GPIOMode(uint32_t portpin, GPIOMode_TypeDef mode,
		GPIOSpeed_TypeDef clk, GPIOOType_TypeDef otype, GPIOPuPd_TypeDef pupd) {
 80001d2:	460d      	mov	r5, r1
 80001d4:	4604      	mov	r4, r0

	GPIO_InitTypeDef GPIO_InitStructure;
	// wake up the port
	RCC_AHB1PeriphClockCmd(GPIOPeriph[portpin>>16 & 0xf], ENABLE);
 80001d6:	2101      	movs	r1, #1
 80001d8:	f857 0028 	ldr.w	r0, [r7, r8, lsl #2]
	GPIO_InitStructure.GPIO_Mode = mode;
	GPIO_InitStructure.GPIO_OType = otype;
	GPIO_InitStructure.GPIO_PuPd = pupd;
	GPIO_InitStructure.GPIO_Speed = clk;
	//
	GPIO_Init(GPIOPort[portpin >>16 & 0x0f], &GPIO_InitStructure);
 80001dc:	eb07 0788 	add.w	r7, r7, r8, lsl #2
	GPIO_Init(GPIOPort[portpin >>16 & 0x0f], &GPIO_InitStructure);
}


void GPIOMode(uint32_t portpin, GPIOMode_TypeDef mode,
		GPIOSpeed_TypeDef clk, GPIOOType_TypeDef otype, GPIOPuPd_TypeDef pupd) {
 80001e0:	4699      	mov	r9, r3
 80001e2:	4616      	mov	r6, r2

	GPIO_InitTypeDef GPIO_InitStructure;
	// wake up the port
	RCC_AHB1PeriphClockCmd(GPIOPeriph[portpin>>16 & 0xf], ENABLE);
 80001e4:	f000 fc30 	bl	8000a48 <RCC_AHB1PeriphClockCmd>
	//
	GPIO_InitStructure.GPIO_Pin = portpin & 0xffff;;
	GPIO_InitStructure.GPIO_Mode = mode;
	GPIO_InitStructure.GPIO_OType = otype;
	GPIO_InitStructure.GPIO_PuPd = pupd;
 80001e8:	f89d 3028 	ldrb.w	r3, [sp, #40]	; 0x28
	GPIO_InitStructure.GPIO_Speed = clk;
	//
	GPIO_Init(GPIOPort[portpin >>16 & 0x0f], &GPIO_InitStructure);
 80001ec:	6ab8      	ldr	r0, [r7, #40]	; 0x28
	GPIO_InitTypeDef GPIO_InitStructure;
	// wake up the port
	RCC_AHB1PeriphClockCmd(GPIOPeriph[portpin>>16 & 0xf], ENABLE);
	//
	GPIO_InitStructure.GPIO_Pin = portpin & 0xffff;;
	GPIO_InitStructure.GPIO_Mode = mode;
 80001ee:	f88d 5004 	strb.w	r5, [sp, #4]

	GPIO_InitTypeDef GPIO_InitStructure;
	// wake up the port
	RCC_AHB1PeriphClockCmd(GPIOPeriph[portpin>>16 & 0xf], ENABLE);
	//
	GPIO_InitStructure.GPIO_Pin = portpin & 0xffff;;
 80001f2:	b2a4      	uxth	r4, r4
	GPIO_InitStructure.GPIO_Mode = mode;
	GPIO_InitStructure.GPIO_OType = otype;
	GPIO_InitStructure.GPIO_PuPd = pupd;
	GPIO_InitStructure.GPIO_Speed = clk;
	//
	GPIO_Init(GPIOPort[portpin >>16 & 0x0f], &GPIO_InitStructure);
 80001f4:	4669      	mov	r1, sp

	GPIO_InitTypeDef GPIO_InitStructure;
	// wake up the port
	RCC_AHB1PeriphClockCmd(GPIOPeriph[portpin>>16 & 0xf], ENABLE);
	//
	GPIO_InitStructure.GPIO_Pin = portpin & 0xffff;;
 80001f6:	9400      	str	r4, [sp, #0]
	GPIO_InitStructure.GPIO_Mode = mode;
	GPIO_InitStructure.GPIO_OType = otype;
 80001f8:	f88d 9006 	strb.w	r9, [sp, #6]
	GPIO_InitStructure.GPIO_PuPd = pupd;
 80001fc:	f88d 3007 	strb.w	r3, [sp, #7]
	GPIO_InitStructure.GPIO_Speed = clk;
 8000200:	f88d 6005 	strb.w	r6, [sp, #5]
	//
	GPIO_Init(GPIOPort[portpin >>16 & 0x0f], &GPIO_InitStructure);
 8000204:	f000 fa62 	bl	80006cc <GPIO_Init>
}
 8000208:	e8bd 83fe 	ldmia.w	sp!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, pc}
 800020c:	20000000 	.word	0x20000000

08000210 <digitalWrite>:

/*
 static void turnOffPWM(uint8_t timer) {
 }
 */
void digitalWrite(uint32_t portpin, uint8_t bit) {
 8000210:	4603      	mov	r3, r0
 8000212:	4a07      	ldr	r2, [pc, #28]	; (8000230 <digitalWrite+0x20>)
 8000214:	0c00      	lsrs	r0, r0, #16
	if (bit) {
		//? Bit_SET : Bit_RESET ));
		GPIO_SetBits(GPIOPort[portpin >>16 & 0x0f], portpin & 0xffff);
 8000216:	f000 000f 	and.w	r0, r0, #15
 800021a:	eb02 0280 	add.w	r2, r2, r0, lsl #2
 800021e:	6a90      	ldr	r0, [r2, #40]	; 0x28
/*
 static void turnOffPWM(uint8_t timer) {
 }
 */
void digitalWrite(uint32_t portpin, uint8_t bit) {
	if (bit) {
 8000220:	b111      	cbz	r1, 8000228 <digitalWrite+0x18>
		//? Bit_SET : Bit_RESET ));
		GPIO_SetBits(GPIOPort[portpin >>16 & 0x0f], portpin & 0xffff);
 8000222:	b299      	uxth	r1, r3
 8000224:	f000 bac3 	b.w	80007ae <GPIO_SetBits>
	} else {
		GPIO_ResetBits(GPIOPort[portpin >>16 & 0x0f], portpin & 0xffff);
 8000228:	b299      	uxth	r1, r3
 800022a:	f000 bac2 	b.w	80007b2 <GPIO_ResetBits>
 800022e:	bf00      	nop
 8000230:	20000000 	.word	0x20000000

08000234 <portWrite>:
	}
}

void portWrite(GPIO_TypeDef * port, uint16_t bits) {
	GPIO_Write(port, bits);
 8000234:	f000 bac4 	b.w	80007c0 <GPIO_Write>

08000238 <digitalRead>:
}

uint8_t digitalRead(GPIO_TypeDef * port, uint16_t pin) {
	uint8_t mode = (port->MODER) >> (pin * 2);
 8000238:	6802      	ldr	r2, [r0, #0]

void portWrite(GPIO_TypeDef * port, uint16_t bits) {
	GPIO_Write(port, bits);
}

uint8_t digitalRead(GPIO_TypeDef * port, uint16_t pin) {
 800023a:	b508      	push	{r3, lr}
	uint8_t mode = (port->MODER) >> (pin * 2);
 800023c:	004b      	lsls	r3, r1, #1
 800023e:	fa32 f303 	lsrs.w	r3, r2, r3
	if (mode == GPIO_Mode_OUT)
 8000242:	b2db      	uxtb	r3, r3
 8000244:	2b01      	cmp	r3, #1
 8000246:	d105      	bne.n	8000254 <digitalRead+0x1c>
		return (GPIO_ReadOutputDataBit(port, pin) ? SET : RESET);
 8000248:	f000 faa8 	bl	800079c <GPIO_ReadOutputDataBit>
 800024c:	3000      	adds	r0, #0
 800024e:	bf18      	it	ne
 8000250:	2001      	movne	r0, #1
 8000252:	bd08      	pop	{r3, pc}
	return (GPIO_ReadInputDataBit(port, pin) ? SET : RESET);
 8000254:	f000 fa99 	bl	800078a <GPIO_ReadInputDataBit>
 8000258:	3000      	adds	r0, #0
 800025a:	bf18      	it	ne
 800025c:	2001      	movne	r0, #1
}
 800025e:	bd08      	pop	{r3, pc}

08000260 <SysTick_Handler>:
#include "systick.h"

static volatile uint32_t _systick_counter;

void SysTick_Handler(void) {
	_systick_counter++; /* increment timeTicks counter */
 8000260:	4b02      	ldr	r3, [pc, #8]	; (800026c <SysTick_Handler+0xc>)
 8000262:	681a      	ldr	r2, [r3, #0]
 8000264:	3201      	adds	r2, #1
 8000266:	601a      	str	r2, [r3, #0]
}
 8000268:	4770      	bx	lr
 800026a:	bf00      	nop
 800026c:	2000095c 	.word	0x2000095c

08000270 <SysTick_delay>:

void SysTick_delay(const uint32_t dlyTicks) {
	uint32_t currTicks = _systick_counter;
 8000270:	4b03      	ldr	r3, [pc, #12]	; (8000280 <SysTick_delay+0x10>)
 8000272:	681a      	ldr	r2, [r3, #0]

	while ((_systick_counter - currTicks) < dlyTicks)
 8000274:	6819      	ldr	r1, [r3, #0]
 8000276:	1a89      	subs	r1, r1, r2
 8000278:	4281      	cmp	r1, r0
 800027a:	d3fb      	bcc.n	8000274 <SysTick_delay+0x4>
		;
}
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop
 8000280:	2000095c 	.word	0x2000095c

08000284 <SysTick_Start>:

void SysTick_Start(const uint32_t ticks) {
	if ( SysTick_Config(SystemCoreClock / ticks) ) {
 8000284:	4b09      	ldr	r3, [pc, #36]	; (80002ac <SysTick_Start+0x28>)
 8000286:	681b      	ldr	r3, [r3, #0]
 8000288:	fbb3 f3f0 	udiv	r3, r3, r0
    \return          0  Function succeeded
    \return          1  Function failed
 */
static __INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if (ticks > SysTick_LOAD_RELOAD_Msk)  return (1);            /* Reload value impossible */
 800028c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8000290:	d20b      	bcs.n	80002aa <SysTick_Start+0x26>

  SysTick->LOAD  = (ticks & SysTick_LOAD_RELOAD_Msk) - 1;      /* set reload register */
 8000292:	4a07      	ldr	r2, [pc, #28]	; (80002b0 <SysTick_Start+0x2c>)
 8000294:	3b01      	subs	r3, #1
 8000296:	6053      	str	r3, [r2, #4]
    \param [in]  priority  Priority to set
 */
static __INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if(IRQn < 0) {
    SCB->SHP[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
 8000298:	4b06      	ldr	r3, [pc, #24]	; (80002b4 <SysTick_Start+0x30>)
 800029a:	21f0      	movs	r1, #240	; 0xf0
 800029c:	f883 1023 	strb.w	r1, [r3, #35]	; 0x23
{
  if (ticks > SysTick_LOAD_RELOAD_Msk)  return (1);            /* Reload value impossible */

  SysTick->LOAD  = (ticks & SysTick_LOAD_RELOAD_Msk) - 1;      /* set reload register */
  NVIC_SetPriority (SysTick_IRQn, (1<<__NVIC_PRIO_BITS) - 1);  /* set Priority for Cortex-M0 System Interrupts */
  SysTick->VAL   = 0;                                          /* Load the SysTick Counter Value */
 80002a0:	2300      	movs	r3, #0
 80002a2:	6093      	str	r3, [r2, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80002a4:	2307      	movs	r3, #7
 80002a6:	6013      	str	r3, [r2, #0]
		/* Setup SysTick for 1 msec interrupts */
		/* Handle Error */
		while (1)
			;
	}
}
 80002a8:	4770      	bx	lr
 80002aa:	e7fe      	b.n	80002aa <SysTick_Start+0x26>
 80002ac:	20000088 	.word	0x20000088
 80002b0:	e000e010 	.word	0xe000e010
 80002b4:	e000ed00 	.word	0xe000ed00

080002b8 <SysTick_count>:

uint32_t SysTick_count() {
	return _systick_counter;
 80002b8:	4b01      	ldr	r3, [pc, #4]	; (80002c0 <SysTick_count+0x8>)
 80002ba:	6818      	ldr	r0, [r3, #0]
}
 80002bc:	4770      	bx	lr
 80002be:	bf00      	nop
 80002c0:	2000095c 	.word	0x2000095c

080002c4 <usart_buffer_init>:

USARTBuffer usart3, usart2, usart1;

void usart_buffer_init(USARTBuffer * x, USART_TypeDef * USARTx) {
	x->usartx = USARTx;
	x->rx_head = 0;
 80002c4:	2300      	movs	r3, #0


USARTBuffer usart3, usart2, usart1;

void usart_buffer_init(USARTBuffer * x, USART_TypeDef * USARTx) {
	x->usartx = USARTx;
 80002c6:	6001      	str	r1, [r0, #0]
	x->rx_head = 0;
 80002c8:	f8a0 3204 	strh.w	r3, [r0, #516]	; 0x204
	x->rx_tail = 0;
 80002cc:	f8a0 3206 	strh.w	r3, [r0, #518]	; 0x206
	x->rx_count = 0;
 80002d0:	f8a0 320c 	strh.w	r3, [r0, #524]	; 0x20c
	x->tx_head = 0;
 80002d4:	f8a0 3208 	strh.w	r3, [r0, #520]	; 0x208
	x->tx_tail = 0;
 80002d8:	f8a0 320a 	strh.w	r3, [r0, #522]	; 0x20a
	x->tx_count = 0;
 80002dc:	f8a0 320e 	strh.w	r3, [r0, #526]	; 0x20e
}
 80002e0:	4770      	bx	lr

080002e2 <usart_begin>:
		return USART_PORT1;
	}
}
*/

void usart_begin(USART_TypeDef * USARTx, USARTBuffer * usartb, uint32_t baud) {
 80002e2:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}

USARTBuffer usart3, usart2, usart1;

void usart_buffer_init(USARTBuffer * x, USART_TypeDef * USARTx) {
	x->usartx = USARTx;
	x->rx_head = 0;
 80002e6:	2400      	movs	r4, #0
		return USART_PORT1;
	}
}
*/

void usart_begin(USART_TypeDef * USARTx, USARTBuffer * usartb, uint32_t baud) {
 80002e8:	b089      	sub	sp, #36	; 0x24
 80002ea:	460d      	mov	r5, r1


USARTBuffer usart3, usart2, usart1;

void usart_buffer_init(USARTBuffer * x, USART_TypeDef * USARTx) {
	x->usartx = USARTx;
 80002ec:	6008      	str	r0, [r1, #0]
	x->rx_head = 0;
 80002ee:	f8a1 4204 	strh.w	r4, [r1, #516]	; 0x204
	x->rx_tail = 0;
 80002f2:	f8a1 4206 	strh.w	r4, [r1, #518]	; 0x206
	x->rx_count = 0;
 80002f6:	f8a1 420c 	strh.w	r4, [r1, #524]	; 0x20c
	x->tx_head = 0;
 80002fa:	f8a1 4208 	strh.w	r4, [r1, #520]	; 0x208
	x->tx_tail = 0;
 80002fe:	f8a1 420a 	strh.w	r4, [r1, #522]	; 0x20a
	x->tx_count = 0;
 8000302:	f8a1 420e 	strh.w	r4, [r1, #526]	; 0x20e
	NVIC_InitTypeDef NVIC_InitStructure; // this is used to configure the NVIC (nested vector interrupt controller)

	usart_buffer_init(usartb, USARTx);

	//	RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOB, (FunctionalState) ENABLE);
	GPIOMode(PB10 | PB11, GPIO_Mode_AF, GPIO_Speed_50MHz, GPIO_OType_PP,
 8000306:	2102      	movs	r1, #2
 8000308:	2601      	movs	r6, #1
 800030a:	4623      	mov	r3, r4
		return USART_PORT1;
	}
}
*/

void usart_begin(USART_TypeDef * USARTx, USARTBuffer * usartb, uint32_t baud) {
 800030c:	4690      	mov	r8, r2
	GPIOMode(PB10 | PB11, GPIO_Mode_AF, GPIO_Speed_50MHz, GPIO_OType_PP,
			GPIO_PuPd_UP);
	/* USART3 clock enable */
	RCC_APB1PeriphClockCmd(RCC_APB1Periph_USART3, ENABLE);

	GPIO_PinAFConfig(GPIOB, GPIO_PinSource10, GPIO_AF_USART3 ); // TX -- PB10
 800030e:	f8df 9090 	ldr.w	r9, [pc, #144]	; 80003a0 <usart_begin+0xbe>
	NVIC_InitTypeDef NVIC_InitStructure; // this is used to configure the NVIC (nested vector interrupt controller)

	usart_buffer_init(usartb, USARTx);

	//	RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOB, (FunctionalState) ENABLE);
	GPIOMode(PB10 | PB11, GPIO_Mode_AF, GPIO_Speed_50MHz, GPIO_OType_PP,
 8000312:	9600      	str	r6, [sp, #0]
 8000314:	460a      	mov	r2, r1
 8000316:	f44f 3003 	mov.w	r0, #134144	; 0x20c00
 800031a:	f7ff ff55 	bl	80001c8 <GPIOMode>
			GPIO_PuPd_UP);
	/* USART3 clock enable */
	RCC_APB1PeriphClockCmd(RCC_APB1Periph_USART3, ENABLE);
 800031e:	4631      	mov	r1, r6
 8000320:	f44f 2080 	mov.w	r0, #262144	; 0x40000
 8000324:	f000 fbb4 	bl	8000a90 <RCC_APB1PeriphClockCmd>

	GPIO_PinAFConfig(GPIOB, GPIO_PinSource10, GPIO_AF_USART3 ); // TX -- PB10
 8000328:	4648      	mov	r0, r9
 800032a:	210a      	movs	r1, #10
 800032c:	2207      	movs	r2, #7
 800032e:	f000 fa4d 	bl	80007cc <GPIO_PinAFConfig>
	GPIO_PinAFConfig(GPIOB, GPIO_PinSource11, GPIO_AF_USART3 ); // RX -- PB11
 8000332:	2207      	movs	r2, #7
 8000334:	4648      	mov	r0, r9
 8000336:	210b      	movs	r1, #11
 8000338:	f000 fa48 	bl	80007cc <GPIO_PinAFConfig>
	USART_InitStruct.USART_BaudRate = baud;	// the baudrate is set to the value we passed into this init function
	USART_InitStruct.USART_WordLength = USART_WordLength_8b;// we want the data frame size to be 8 bits (standard)
	USART_InitStruct.USART_StopBits = USART_StopBits_1;	// we want 1 stop bit (standard)
	USART_InitStruct.USART_Parity = USART_Parity_No;// we don't want a parity bit (standard)
	USART_InitStruct.USART_HardwareFlowControl = USART_HardwareFlowControl_None; // we don't want flow control (standard)
	USART_InitStruct.USART_Mode = USART_Mode_Tx | USART_Mode_Rx; // we want to enable the transmitter and the receiver
 800033c:	230c      	movs	r3, #12

	USART_Init(usartb->usartx, &USART_InitStruct); // again all the properties are passed to the USART_Init function which takes care of all the bit setting
 800033e:	eb0d 0103 	add.w	r1, sp, r3
 8000342:	6828      	ldr	r0, [r5, #0]
	USART_InitStruct.USART_BaudRate = baud;	// the baudrate is set to the value we passed into this init function
	USART_InitStruct.USART_WordLength = USART_WordLength_8b;// we want the data frame size to be 8 bits (standard)
	USART_InitStruct.USART_StopBits = USART_StopBits_1;	// we want 1 stop bit (standard)
	USART_InitStruct.USART_Parity = USART_Parity_No;// we don't want a parity bit (standard)
	USART_InitStruct.USART_HardwareFlowControl = USART_HardwareFlowControl_None; // we don't want flow control (standard)
	USART_InitStruct.USART_Mode = USART_Mode_Tx | USART_Mode_Rx; // we want to enable the transmitter and the receiver
 8000344:	f8ad 3016 	strh.w	r3, [sp, #22]
	RCC_APB1PeriphClockCmd(RCC_APB1Periph_USART3, ENABLE);

	GPIO_PinAFConfig(GPIOB, GPIO_PinSource10, GPIO_AF_USART3 ); // TX -- PB10
	GPIO_PinAFConfig(GPIOB, GPIO_PinSource11, GPIO_AF_USART3 ); // RX -- PB11

	USART_InitStruct.USART_BaudRate = baud;	// the baudrate is set to the value we passed into this init function
 8000348:	f8cd 800c 	str.w	r8, [sp, #12]
	USART_InitStruct.USART_WordLength = USART_WordLength_8b;// we want the data frame size to be 8 bits (standard)
 800034c:	f8ad 4010 	strh.w	r4, [sp, #16]
	USART_InitStruct.USART_StopBits = USART_StopBits_1;	// we want 1 stop bit (standard)
 8000350:	f8ad 4012 	strh.w	r4, [sp, #18]
	USART_InitStruct.USART_Parity = USART_Parity_No;// we don't want a parity bit (standard)
 8000354:	f8ad 4014 	strh.w	r4, [sp, #20]
	USART_InitStruct.USART_HardwareFlowControl = USART_HardwareFlowControl_None; // we don't want flow control (standard)
 8000358:	f8ad 4018 	strh.w	r4, [sp, #24]
	USART_InitStruct.USART_Mode = USART_Mode_Tx | USART_Mode_Rx; // we want to enable the transmitter and the receiver

	USART_Init(usartb->usartx, &USART_InitStruct); // again all the properties are passed to the USART_Init function which takes care of all the bit setting
 800035c:	f000 fcca 	bl	8000cf4 <USART_Init>

	 USART_ITConfig(usartb->usartx, USART_IT_RXNE, (FunctionalState) ENABLE); // enable the USART3 receive interrupt
 8000360:	6828      	ldr	r0, [r5, #0]
 8000362:	4632      	mov	r2, r6
 8000364:	f240 5125 	movw	r1, #1317	; 0x525
 8000368:	f000 fe02 	bl	8000f70 <USART_ITConfig>
	 USART_ITConfig(usartb->usartx, USART_IT_TXE, (FunctionalState) DISABLE);
 800036c:	6828      	ldr	r0, [r5, #0]
 800036e:	f240 7127 	movw	r1, #1831	; 0x727
 8000372:	4622      	mov	r2, r4
 8000374:	f000 fdfc 	bl	8000f70 <USART_ITConfig>

	 NVIC_InitStructure.NVIC_IRQChannel = USART3_IRQn;
 8000378:	2327      	movs	r3, #39	; 0x27
	 // we want to configure the USART3 interrupts
	 NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 0;// this sets the priority group of the USART3 interrupts
	 NVIC_InitStructure.NVIC_IRQChannelSubPriority = 0;// this sets the subpriority inside the group
	 NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;	// the USART3 interrupts are globally enabled
	 NVIC_Init(&NVIC_InitStructure);	// the properties are passed to the NVIC_Init function which takes care of the low level stuff
 800037a:	a807      	add	r0, sp, #28
	USART_Init(usartb->usartx, &USART_InitStruct); // again all the properties are passed to the USART_Init function which takes care of all the bit setting

	 USART_ITConfig(usartb->usartx, USART_IT_RXNE, (FunctionalState) ENABLE); // enable the USART3 receive interrupt
	 USART_ITConfig(usartb->usartx, USART_IT_TXE, (FunctionalState) DISABLE);

	 NVIC_InitStructure.NVIC_IRQChannel = USART3_IRQn;
 800037c:	f88d 301c 	strb.w	r3, [sp, #28]
	 // we want to configure the USART3 interrupts
	 NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 0;// this sets the priority group of the USART3 interrupts
 8000380:	f88d 401d 	strb.w	r4, [sp, #29]
	 NVIC_InitStructure.NVIC_IRQChannelSubPriority = 0;// this sets the subpriority inside the group
 8000384:	f88d 401e 	strb.w	r4, [sp, #30]
	 NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;	// the USART3 interrupts are globally enabled
 8000388:	f88d 601f 	strb.w	r6, [sp, #31]
	 NVIC_Init(&NVIC_InitStructure);	// the properties are passed to the NVIC_Init function which takes care of the low level stuff
 800038c:	f000 f8da 	bl	8000544 <NVIC_Init>

	// finally this enables the complete USART3 peripheral
	USART_Cmd(usartb->usartx, (FunctionalState) ENABLE);
 8000390:	6828      	ldr	r0, [r5, #0]
 8000392:	4631      	mov	r1, r6

USARTBuffer usart3, usart2, usart1;

void usart_buffer_init(USARTBuffer * x, USART_TypeDef * USARTx) {
	x->usartx = USARTx;
	x->rx_head = 0;
 8000394:	4627      	mov	r7, r4
	 NVIC_InitStructure.NVIC_IRQChannelSubPriority = 0;// this sets the subpriority inside the group
	 NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;	// the USART3 interrupts are globally enabled
	 NVIC_Init(&NVIC_InitStructure);	// the properties are passed to the NVIC_Init function which takes care of the low level stuff

	// finally this enables the complete USART3 peripheral
	USART_Cmd(usartb->usartx, (FunctionalState) ENABLE);
 8000396:	f000 fd2a 	bl	8000dee <USART_Cmd>
}
 800039a:	b009      	add	sp, #36	; 0x24
 800039c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80003a0:	40020400 	.word	0x40020400

080003a4 <usart_write>:
	tx3.count++;
	USART_ITConfig(USART3, USART_IT_TXE, (FunctionalState) ENABLE);
}
*/

void usart_write(USARTBuffer * usartb, uint16_t w) {
 80003a4:	b538      	push	{r3, r4, r5, lr}
	if ( (usartb->tx_head == usartb->tx_tail) && usartb->tx_count > 0 ) // queue is full
 80003a6:	f9b0 2208 	ldrsh.w	r2, [r0, #520]	; 0x208
 80003aa:	f9b0 320a 	ldrsh.w	r3, [r0, #522]	; 0x20a
 80003ae:	429a      	cmp	r2, r3
	tx3.count++;
	USART_ITConfig(USART3, USART_IT_TXE, (FunctionalState) ENABLE);
}
*/

void usart_write(USARTBuffer * usartb, uint16_t w) {
 80003b0:	4604      	mov	r4, r0
 80003b2:	460d      	mov	r5, r1
	if ( (usartb->tx_head == usartb->tx_tail) && usartb->tx_count > 0 ) // queue is full
 80003b4:	d108      	bne.n	80003c8 <usart_write+0x24>
 80003b6:	f8b0 320e 	ldrh.w	r3, [r0, #526]	; 0x20e
 80003ba:	b12b      	cbz	r3, 80003c8 <usart_write+0x24>
	{
		while (USART_GetFlagStatus(usartb->usartx, USART_FLAG_TC ) == RESET);
 80003bc:	6820      	ldr	r0, [r4, #0]
 80003be:	2140      	movs	r1, #64	; 0x40
 80003c0:	f000 fdef 	bl	8000fa2 <USART_GetFlagStatus>
 80003c4:	2800      	cmp	r0, #0
 80003c6:	d0f9      	beq.n	80003bc <usart_write+0x18>
	}
	USART_ITConfig(usartb->usartx, USART_IT_TXE, (FunctionalState) DISABLE);
 80003c8:	6820      	ldr	r0, [r4, #0]
 80003ca:	2200      	movs	r2, #0
 80003cc:	f240 7127 	movw	r1, #1831	; 0x727
 80003d0:	f000 fdce 	bl	8000f70 <USART_ITConfig>
	usartb->tx_buf[usartb->tx_head++] = w;
 80003d4:	f8b4 3208 	ldrh.w	r3, [r4, #520]	; 0x208
	usartb->tx_count++;
	USART_ITConfig(usartb->usartx, USART_IT_TXE, (FunctionalState) ENABLE);
 80003d8:	6820      	ldr	r0, [r4, #0]
	if ( (usartb->tx_head == usartb->tx_tail) && usartb->tx_count > 0 ) // queue is full
	{
		while (USART_GetFlagStatus(usartb->usartx, USART_FLAG_TC ) == RESET);
	}
	USART_ITConfig(usartb->usartx, USART_IT_TXE, (FunctionalState) DISABLE);
	usartb->tx_buf[usartb->tx_head++] = w;
 80003da:	b21a      	sxth	r2, r3
 80003dc:	3301      	adds	r3, #1
 80003de:	eb04 0242 	add.w	r2, r4, r2, lsl #1
 80003e2:	f8a4 3208 	strh.w	r3, [r4, #520]	; 0x208
	usartb->tx_count++;
 80003e6:	f8b4 320e 	ldrh.w	r3, [r4, #526]	; 0x20e
	if ( (usartb->tx_head == usartb->tx_tail) && usartb->tx_count > 0 ) // queue is full
	{
		while (USART_GetFlagStatus(usartb->usartx, USART_FLAG_TC ) == RESET);
	}
	USART_ITConfig(usartb->usartx, USART_IT_TXE, (FunctionalState) DISABLE);
	usartb->tx_buf[usartb->tx_head++] = w;
 80003ea:	f8a2 5104 	strh.w	r5, [r2, #260]	; 0x104
	usartb->tx_count++;
 80003ee:	3301      	adds	r3, #1
	USART_ITConfig(usartb->usartx, USART_IT_TXE, (FunctionalState) ENABLE);
 80003f0:	f240 7127 	movw	r1, #1831	; 0x727
 80003f4:	2201      	movs	r2, #1
	{
		while (USART_GetFlagStatus(usartb->usartx, USART_FLAG_TC ) == RESET);
	}
	USART_ITConfig(usartb->usartx, USART_IT_TXE, (FunctionalState) DISABLE);
	usartb->tx_buf[usartb->tx_head++] = w;
	usartb->tx_count++;
 80003f6:	f8a4 320e 	strh.w	r3, [r4, #526]	; 0x20e
	USART_ITConfig(usartb->usartx, USART_IT_TXE, (FunctionalState) ENABLE);
}
 80003fa:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
		while (USART_GetFlagStatus(usartb->usartx, USART_FLAG_TC ) == RESET);
	}
	USART_ITConfig(usartb->usartx, USART_IT_TXE, (FunctionalState) DISABLE);
	usartb->tx_buf[usartb->tx_head++] = w;
	usartb->tx_count++;
	USART_ITConfig(usartb->usartx, USART_IT_TXE, (FunctionalState) ENABLE);
 80003fe:	f000 bdb7 	b.w	8000f70 <USART_ITConfig>

08000402 <usart_print>:
void usart3_print(char * s) {
	while (*s)
		usart3_write((uint16_t) *s++);
}
*/
void usart_print(USARTBuffer * usartb, char * s) {
 8000402:	b538      	push	{r3, r4, r5, lr}
 8000404:	4605      	mov	r5, r0
 8000406:	460c      	mov	r4, r1
	while (*s)
 8000408:	e002      	b.n	8000410 <usart_print+0xe>
		usart_write(usartb, (uint16_t) *s++);
 800040a:	4628      	mov	r0, r5
 800040c:	f7ff ffca 	bl	80003a4 <usart_write>
	while (*s)
		usart3_write((uint16_t) *s++);
}
*/
void usart_print(USARTBuffer * usartb, char * s) {
	while (*s)
 8000410:	f814 1b01 	ldrb.w	r1, [r4], #1
 8000414:	2900      	cmp	r1, #0
 8000416:	d1f8      	bne.n	800040a <usart_print+0x8>
		usart_write(usartb, (uint16_t) *s++);
}
 8000418:	bd38      	pop	{r3, r4, r5, pc}

0800041a <usart3_bare_read>:

uint16_t usart3_bare_read() {
	return USART_ReceiveData(USART3 );
 800041a:	4801      	ldr	r0, [pc, #4]	; (8000420 <usart3_bare_read+0x6>)
 800041c:	f000 bd18 	b.w	8000e50 <USART_ReceiveData>
 8000420:	40004800 	.word	0x40004800

08000424 <usart_read>:
}

uint16_t usart_read(USARTBuffer * usartb) {
	if ( (usartb->rx_head != usartb->rx_tail) || usartb->rx_count > 0) {
 8000424:	f8b0 3206 	ldrh.w	r3, [r0, #518]	; 0x206

uint16_t usart3_bare_read() {
	return USART_ReceiveData(USART3 );
}

uint16_t usart_read(USARTBuffer * usartb) {
 8000428:	4602      	mov	r2, r0
	if ( (usartb->rx_head != usartb->rx_tail) || usartb->rx_count > 0) {
 800042a:	f9b0 0204 	ldrsh.w	r0, [r0, #516]	; 0x204
 800042e:	b219      	sxth	r1, r3
 8000430:	4288      	cmp	r0, r1
 8000432:	d102      	bne.n	800043a <usart_read+0x16>
 8000434:	f8b2 020c 	ldrh.w	r0, [r2, #524]	; 0x20c
 8000438:	b198      	cbz	r0, 8000462 <usart_read+0x3e>
		uint16_t c = usartb->rx_buf[usartb->rx_tail++];
 800043a:	eb02 0141 	add.w	r1, r2, r1, lsl #1
 800043e:	3301      	adds	r3, #1
 8000440:	8888      	ldrh	r0, [r1, #4]
		usartb->rx_tail %= USART_BUFFER_SIZE;
 8000442:	b219      	sxth	r1, r3
 8000444:	4b07      	ldr	r3, [pc, #28]	; (8000464 <usart_read+0x40>)
 8000446:	400b      	ands	r3, r1
 8000448:	2b00      	cmp	r3, #0
 800044a:	da03      	bge.n	8000454 <usart_read+0x30>
 800044c:	3b01      	subs	r3, #1
 800044e:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8000452:	3301      	adds	r3, #1
 8000454:	f8a2 3206 	strh.w	r3, [r2, #518]	; 0x206
		usartb->rx_count--;
 8000458:	f8b2 320c 	ldrh.w	r3, [r2, #524]	; 0x20c
 800045c:	3b01      	subs	r3, #1
 800045e:	f8a2 320c 	strh.w	r3, [r2, #524]	; 0x20c
		return c;
	} else
		return 0; // buffer is empty
}
 8000462:	4770      	bx	lr
 8000464:	8000007f 	.word	0x8000007f

08000468 <usart_available>:
}
*/

uint8_t usart_available(USARTBuffer * usartb) {
	return usartb->rx_count;
}
 8000468:	f890 020c 	ldrb.w	r0, [r0, #524]	; 0x20c
 800046c:	4770      	bx	lr

0800046e <USART3_IRQHandler>:

// this is the interrupt request handler (IRQ) for ALL USART3 interrupts

void USART3_IRQHandler(void) {
 800046e:	b538      	push	{r3, r4, r5, lr}
	if (USART_GetITStatus(USART3, USART_IT_RXNE )) {
 8000470:	482c      	ldr	r0, [pc, #176]	; (8000524 <USART3_IRQHandler+0xb6>)
 8000472:	f240 5125 	movw	r1, #1317	; 0x525
 8000476:	f000 fd9e 	bl	8000fb6 <USART_GetITStatus>
 800047a:	b1d8      	cbz	r0, 80004b4 <USART3_IRQHandler+0x46>
		usart3.rx_buf[usart3.rx_head++] = USART_ReceiveData(USART3 );
 800047c:	4c2a      	ldr	r4, [pc, #168]	; (8000528 <USART3_IRQHandler+0xba>)
 800047e:	4829      	ldr	r0, [pc, #164]	; (8000524 <USART3_IRQHandler+0xb6>)
 8000480:	f8b4 5204 	ldrh.w	r5, [r4, #516]	; 0x204
 8000484:	f000 fce4 	bl	8000e50 <USART_ReceiveData>
 8000488:	b22b      	sxth	r3, r5
 800048a:	eb04 0343 	add.w	r3, r4, r3, lsl #1
 800048e:	3501      	adds	r5, #1
 8000490:	8098      	strh	r0, [r3, #4]
		usart3.rx_head %= USART_BUFFER_SIZE;
 8000492:	4b26      	ldr	r3, [pc, #152]	; (800052c <USART3_IRQHandler+0xbe>)
 8000494:	b22d      	sxth	r5, r5
 8000496:	402b      	ands	r3, r5
 8000498:	2b00      	cmp	r3, #0
 800049a:	4622      	mov	r2, r4
 800049c:	da03      	bge.n	80004a6 <USART3_IRQHandler+0x38>
 800049e:	3b01      	subs	r3, #1
 80004a0:	f063 037f 	orn	r3, r3, #127	; 0x7f
 80004a4:	3301      	adds	r3, #1
 80004a6:	f8a4 3204 	strh.w	r3, [r4, #516]	; 0x204
		usart3.rx_count++;
 80004aa:	f8b2 320c 	ldrh.w	r3, [r2, #524]	; 0x20c
 80004ae:	3301      	adds	r3, #1
 80004b0:	f8a2 320c 	strh.w	r3, [r2, #524]	; 0x20c
	}

	if (USART_GetITStatus(USART3, USART_IT_TXE )) {
 80004b4:	481b      	ldr	r0, [pc, #108]	; (8000524 <USART3_IRQHandler+0xb6>)
 80004b6:	f240 7127 	movw	r1, #1831	; 0x727
 80004ba:	f000 fd7c 	bl	8000fb6 <USART_GetITStatus>
 80004be:	2800      	cmp	r0, #0
 80004c0:	d02e      	beq.n	8000520 <USART3_IRQHandler+0xb2>
		if (usart3.tx_count == 0) {
 80004c2:	4c19      	ldr	r4, [pc, #100]	; (8000528 <USART3_IRQHandler+0xba>)
 80004c4:	f8b4 220e 	ldrh.w	r2, [r4, #526]	; 0x20e
 80004c8:	b95a      	cbnz	r2, 80004e2 <USART3_IRQHandler+0x74>
			USART_ITConfig(USART3, USART_IT_TXE, (FunctionalState) DISABLE);
 80004ca:	4816      	ldr	r0, [pc, #88]	; (8000524 <USART3_IRQHandler+0xb6>)
 80004cc:	f240 7127 	movw	r1, #1831	; 0x727
 80004d0:	f000 fd4e 	bl	8000f70 <USART_ITConfig>
			USART_ClearITPendingBit(USART3, USART_IT_TXE );
 80004d4:	4813      	ldr	r0, [pc, #76]	; (8000524 <USART3_IRQHandler+0xb6>)
 80004d6:	f240 7127 	movw	r1, #1831	; 0x727
			USART_SendData(USART3, usart3.tx_buf[usart3.tx_tail++]);
			usart3.tx_tail %= USART_BUFFER_SIZE;
			usart3.tx_count--;
		}
	}
}
 80004da:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
	}

	if (USART_GetITStatus(USART3, USART_IT_TXE )) {
		if (usart3.tx_count == 0) {
			USART_ITConfig(USART3, USART_IT_TXE, (FunctionalState) DISABLE);
			USART_ClearITPendingBit(USART3, USART_IT_TXE );
 80004de:	f000 bd89 	b.w	8000ff4 <USART_ClearITPendingBit>
		} else {
			USART_SendData(USART3, usart3.tx_buf[usart3.tx_tail++]);
 80004e2:	f8b4 320a 	ldrh.w	r3, [r4, #522]	; 0x20a
 80004e6:	480f      	ldr	r0, [pc, #60]	; (8000524 <USART3_IRQHandler+0xb6>)
 80004e8:	b21a      	sxth	r2, r3
 80004ea:	eb04 0242 	add.w	r2, r4, r2, lsl #1
 80004ee:	3301      	adds	r3, #1
 80004f0:	f8b2 1104 	ldrh.w	r1, [r2, #260]	; 0x104
 80004f4:	f8a4 320a 	strh.w	r3, [r4, #522]	; 0x20a
 80004f8:	f000 fca6 	bl	8000e48 <USART_SendData>
			usart3.tx_tail %= USART_BUFFER_SIZE;
 80004fc:	f9b4 220a 	ldrsh.w	r2, [r4, #522]	; 0x20a
 8000500:	4b0a      	ldr	r3, [pc, #40]	; (800052c <USART3_IRQHandler+0xbe>)
 8000502:	4013      	ands	r3, r2
 8000504:	2b00      	cmp	r3, #0
 8000506:	da03      	bge.n	8000510 <USART3_IRQHandler+0xa2>
 8000508:	3b01      	subs	r3, #1
 800050a:	f063 037f 	orn	r3, r3, #127	; 0x7f
 800050e:	3301      	adds	r3, #1
 8000510:	f8a4 320a 	strh.w	r3, [r4, #522]	; 0x20a
			usart3.tx_count--;
 8000514:	4b04      	ldr	r3, [pc, #16]	; (8000528 <USART3_IRQHandler+0xba>)
 8000516:	f8b3 220e 	ldrh.w	r2, [r3, #526]	; 0x20e
 800051a:	3a01      	subs	r2, #1
 800051c:	f8a3 220e 	strh.w	r2, [r3, #526]	; 0x20e
 8000520:	bd38      	pop	{r3, r4, r5, pc}
 8000522:	bf00      	nop
 8000524:	40004800 	.word	0x40004800
 8000528:	200009ac 	.word	0x200009ac
 800052c:	8000007f 	.word	0x8000007f

08000530 <NVIC_PriorityGroupConfig>:
{
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(NVIC_PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to NVIC_PriorityGroup value */
  SCB->AIRCR = AIRCR_VECTKEY_MASK | NVIC_PriorityGroup;
 8000530:	f040 60bf 	orr.w	r0, r0, #100139008	; 0x5f80000
 8000534:	4b02      	ldr	r3, [pc, #8]	; (8000540 <NVIC_PriorityGroupConfig+0x10>)
 8000536:	f440 3000 	orr.w	r0, r0, #131072	; 0x20000
 800053a:	60d8      	str	r0, [r3, #12]
}
 800053c:	4770      	bx	lr
 800053e:	bf00      	nop
 8000540:	e000ed00 	.word	0xe000ed00

08000544 <NVIC_Init>:
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NVIC_InitStruct->NVIC_IRQChannelCmd));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority));  
  assert_param(IS_NVIC_SUB_PRIORITY(NVIC_InitStruct->NVIC_IRQChannelSubPriority));
    
  if (NVIC_InitStruct->NVIC_IRQChannelCmd != DISABLE)
 8000544:	78c3      	ldrb	r3, [r0, #3]
  * @param  NVIC_InitStruct: pointer to a NVIC_InitTypeDef structure that contains
  *         the configuration information for the specified NVIC peripheral.
  * @retval None
  */
void NVIC_Init(NVIC_InitTypeDef* NVIC_InitStruct)
{
 8000546:	b510      	push	{r4, lr}
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NVIC_InitStruct->NVIC_IRQChannelCmd));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority));  
  assert_param(IS_NVIC_SUB_PRIORITY(NVIC_InitStruct->NVIC_IRQChannelSubPriority));
    
  if (NVIC_InitStruct->NVIC_IRQChannelCmd != DISABLE)
 8000548:	b30b      	cbz	r3, 800058e <NVIC_Init+0x4a>
  {
    /* Compute the Corresponding IRQ Priority --------------------------------*/    
    tmppriority = (0x700 - ((SCB->AIRCR) & (uint32_t)0x700))>> 0x08;
 800054a:	4b17      	ldr	r3, [pc, #92]	; (80005a8 <NVIC_Init+0x64>)
    tmppre = (0x4 - tmppriority);
    tmpsub = tmpsub >> tmppriority;

    tmppriority = NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority << tmppre;
 800054c:	7842      	ldrb	r2, [r0, #1]
  assert_param(IS_NVIC_SUB_PRIORITY(NVIC_InitStruct->NVIC_IRQChannelSubPriority));
    
  if (NVIC_InitStruct->NVIC_IRQChannelCmd != DISABLE)
  {
    /* Compute the Corresponding IRQ Priority --------------------------------*/    
    tmppriority = (0x700 - ((SCB->AIRCR) & (uint32_t)0x700))>> 0x08;
 800054e:	68db      	ldr	r3, [r3, #12]
    tmppre = (0x4 - tmppriority);
    tmpsub = tmpsub >> tmppriority;

    tmppriority = NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority << tmppre;
    tmppriority |=  (uint8_t)(NVIC_InitStruct->NVIC_IRQChannelSubPriority & tmpsub);
 8000550:	7884      	ldrb	r4, [r0, #2]
  assert_param(IS_NVIC_SUB_PRIORITY(NVIC_InitStruct->NVIC_IRQChannelSubPriority));
    
  if (NVIC_InitStruct->NVIC_IRQChannelCmd != DISABLE)
  {
    /* Compute the Corresponding IRQ Priority --------------------------------*/    
    tmppriority = (0x700 - ((SCB->AIRCR) & (uint32_t)0x700))>> 0x08;
 8000552:	43db      	mvns	r3, r3
 8000554:	f3c3 2302 	ubfx	r3, r3, #8, #3
    tmppre = (0x4 - tmppriority);
 8000558:	f1c3 0104 	rsb	r1, r3, #4
    tmpsub = tmpsub >> tmppriority;

    tmppriority = NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority << tmppre;
 800055c:	b2c9      	uxtb	r1, r1
 800055e:	fa12 f101 	lsls.w	r1, r2, r1
  if (NVIC_InitStruct->NVIC_IRQChannelCmd != DISABLE)
  {
    /* Compute the Corresponding IRQ Priority --------------------------------*/    
    tmppriority = (0x700 - ((SCB->AIRCR) & (uint32_t)0x700))>> 0x08;
    tmppre = (0x4 - tmppriority);
    tmpsub = tmpsub >> tmppriority;
 8000562:	220f      	movs	r2, #15
 8000564:	411a      	asrs	r2, r3
    tmppriority = NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority << tmppre;
    tmppriority |=  (uint8_t)(NVIC_InitStruct->NVIC_IRQChannelSubPriority & tmpsub);
        
    tmppriority = tmppriority << 0x04;
        
    NVIC->IP[NVIC_InitStruct->NVIC_IRQChannel] = tmppriority;
 8000566:	7803      	ldrb	r3, [r0, #0]
    /* Compute the Corresponding IRQ Priority --------------------------------*/    
    tmppriority = (0x700 - ((SCB->AIRCR) & (uint32_t)0x700))>> 0x08;
    tmppre = (0x4 - tmppriority);
    tmpsub = tmpsub >> tmppriority;

    tmppriority = NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority << tmppre;
 8000568:	b2c9      	uxtb	r1, r1
    tmppriority |=  (uint8_t)(NVIC_InitStruct->NVIC_IRQChannelSubPriority & tmpsub);
 800056a:	4022      	ands	r2, r4
 800056c:	430a      	orrs	r2, r1
        
    tmppriority = tmppriority << 0x04;
        
    NVIC->IP[NVIC_InitStruct->NVIC_IRQChannel] = tmppriority;
 800056e:	f103 4360 	add.w	r3, r3, #3758096384	; 0xe0000000
 8000572:	f503 4361 	add.w	r3, r3, #57600	; 0xe100
    tmpsub = tmpsub >> tmppriority;

    tmppriority = NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority << tmppre;
    tmppriority |=  (uint8_t)(NVIC_InitStruct->NVIC_IRQChannelSubPriority & tmpsub);
        
    tmppriority = tmppriority << 0x04;
 8000576:	0112      	lsls	r2, r2, #4
 8000578:	b2d2      	uxtb	r2, r2
        
    NVIC->IP[NVIC_InitStruct->NVIC_IRQChannel] = tmppriority;
 800057a:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
    
    /* Enable the Selected IRQ Channels --------------------------------------*/
    NVIC->ISER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 800057e:	7803      	ldrb	r3, [r0, #0]
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
 8000580:	2201      	movs	r2, #1
    tmppriority = tmppriority << 0x04;
        
    NVIC->IP[NVIC_InitStruct->NVIC_IRQChannel] = tmppriority;
    
    /* Enable the Selected IRQ Channels --------------------------------------*/
    NVIC->ISER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 8000582:	0959      	lsrs	r1, r3, #5
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
 8000584:	f003 031f 	and.w	r3, r3, #31
 8000588:	fa12 f303 	lsls.w	r3, r2, r3
 800058c:	e007      	b.n	800059e <NVIC_Init+0x5a>
  }
  else
  {
    /* Disable the Selected IRQ Channels -------------------------------------*/
    NVIC->ICER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 800058e:	7803      	ldrb	r3, [r0, #0]
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
 8000590:	2201      	movs	r2, #1
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
  }
  else
  {
    /* Disable the Selected IRQ Channels -------------------------------------*/
    NVIC->ICER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 8000592:	0959      	lsrs	r1, r3, #5
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
 8000594:	f003 031f 	and.w	r3, r3, #31
 8000598:	fa12 f303 	lsls.w	r3, r2, r3
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
  }
  else
  {
    /* Disable the Selected IRQ Channels -------------------------------------*/
    NVIC->ICER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 800059c:	3120      	adds	r1, #32
 800059e:	4a03      	ldr	r2, [pc, #12]	; (80005ac <NVIC_Init+0x68>)
 80005a0:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
 80005a4:	bd10      	pop	{r4, pc}
 80005a6:	bf00      	nop
 80005a8:	e000ed00 	.word	0xe000ed00
 80005ac:	e000e100 	.word	0xe000e100

080005b0 <NVIC_SetVectorTable>:
{ 
  /* Check the parameters */
  assert_param(IS_NVIC_VECTTAB(NVIC_VectTab));
  assert_param(IS_NVIC_OFFSET(Offset));  
   
  SCB->VTOR = NVIC_VectTab | (Offset & (uint32_t)0x1FFFFF80);
 80005b0:	f021 4160 	bic.w	r1, r1, #3758096384	; 0xe0000000
 80005b4:	f021 017f 	bic.w	r1, r1, #127	; 0x7f
 80005b8:	4b01      	ldr	r3, [pc, #4]	; (80005c0 <NVIC_SetVectorTable+0x10>)
 80005ba:	4301      	orrs	r1, r0
 80005bc:	6099      	str	r1, [r3, #8]
}
 80005be:	4770      	bx	lr
 80005c0:	e000ed00 	.word	0xe000ed00

080005c4 <NVIC_SystemLPConfig>:
  *     @arg NVIC_LP_SLEEPONEXIT: Low Power Sleep on Exit.
  * @param  NewState: new state of LP condition. This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void NVIC_SystemLPConfig(uint8_t LowPowerMode, FunctionalState NewState)
{
 80005c4:	4b04      	ldr	r3, [pc, #16]	; (80005d8 <NVIC_SystemLPConfig+0x14>)
  assert_param(IS_NVIC_LP(LowPowerMode));
  assert_param(IS_FUNCTIONAL_STATE(NewState));  
  
  if (NewState != DISABLE)
  {
    SCB->SCR |= LowPowerMode;
 80005c6:	691a      	ldr	r2, [r3, #16]
{
  /* Check the parameters */
  assert_param(IS_NVIC_LP(LowPowerMode));
  assert_param(IS_FUNCTIONAL_STATE(NewState));  
  
  if (NewState != DISABLE)
 80005c8:	b109      	cbz	r1, 80005ce <NVIC_SystemLPConfig+0xa>
  {
    SCB->SCR |= LowPowerMode;
 80005ca:	4310      	orrs	r0, r2
 80005cc:	e001      	b.n	80005d2 <NVIC_SystemLPConfig+0xe>
  }
  else
  {
    SCB->SCR &= (uint32_t)(~(uint32_t)LowPowerMode);
 80005ce:	ea22 0000 	bic.w	r0, r2, r0
 80005d2:	6118      	str	r0, [r3, #16]
 80005d4:	4770      	bx	lr
 80005d6:	bf00      	nop
 80005d8:	e000ed00 	.word	0xe000ed00

080005dc <SysTick_CLKSourceConfig>:
  *     @arg SysTick_CLKSource_HCLK_Div8: AHB clock divided by 8 selected as SysTick clock source.
  *     @arg SysTick_CLKSource_HCLK: AHB clock selected as SysTick clock source.
  * @retval None
  */
void SysTick_CLKSourceConfig(uint32_t SysTick_CLKSource)
{
 80005dc:	4b04      	ldr	r3, [pc, #16]	; (80005f0 <SysTick_CLKSourceConfig+0x14>)
  /* Check the parameters */
  assert_param(IS_SYSTICK_CLK_SOURCE(SysTick_CLKSource));
  if (SysTick_CLKSource == SysTick_CLKSource_HCLK)
  {
    SysTick->CTRL |= SysTick_CLKSource_HCLK;
 80005de:	681a      	ldr	r2, [r3, #0]
  */
void SysTick_CLKSourceConfig(uint32_t SysTick_CLKSource)
{
  /* Check the parameters */
  assert_param(IS_SYSTICK_CLK_SOURCE(SysTick_CLKSource));
  if (SysTick_CLKSource == SysTick_CLKSource_HCLK)
 80005e0:	2804      	cmp	r0, #4
  {
    SysTick->CTRL |= SysTick_CLKSource_HCLK;
 80005e2:	bf0c      	ite	eq
 80005e4:	f042 0204 	orreq.w	r2, r2, #4
  }
  else
  {
    SysTick->CTRL &= SysTick_CLKSource_HCLK_Div8;
 80005e8:	f022 0204 	bicne.w	r2, r2, #4
 80005ec:	601a      	str	r2, [r3, #0]
 80005ee:	4770      	bx	lr
 80005f0:	e000e010 	.word	0xe000e010

080005f4 <GPIO_DeInit>:
  * @note   By default, The GPIO pins are configured in input floating mode (except JTAG pins).
  * @param  GPIOx: where x can be (A..I) to select the GPIO peripheral.
  * @retval None
  */
void GPIO_DeInit(GPIO_TypeDef* GPIOx)
{
 80005f4:	b508      	push	{r3, lr}
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));

  if (GPIOx == GPIOA)
 80005f6:	4b2c      	ldr	r3, [pc, #176]	; (80006a8 <GPIO_DeInit+0xb4>)
 80005f8:	4298      	cmp	r0, r3
 80005fa:	d105      	bne.n	8000608 <GPIO_DeInit+0x14>
  {
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOA, ENABLE);
 80005fc:	2001      	movs	r0, #1
 80005fe:	4601      	mov	r1, r0
 8000600:	f000 fa5e 	bl	8000ac0 <RCC_AHB1PeriphResetCmd>
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOA, DISABLE);
 8000604:	2001      	movs	r0, #1
 8000606:	e048      	b.n	800069a <GPIO_DeInit+0xa6>
  }
  else if (GPIOx == GPIOB)
 8000608:	4b28      	ldr	r3, [pc, #160]	; (80006ac <GPIO_DeInit+0xb8>)
 800060a:	4298      	cmp	r0, r3
 800060c:	d105      	bne.n	800061a <GPIO_DeInit+0x26>
  {
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOB, ENABLE);
 800060e:	2002      	movs	r0, #2
 8000610:	2101      	movs	r1, #1
 8000612:	f000 fa55 	bl	8000ac0 <RCC_AHB1PeriphResetCmd>
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOB, DISABLE);
 8000616:	2002      	movs	r0, #2
 8000618:	e03f      	b.n	800069a <GPIO_DeInit+0xa6>
  }
  else if (GPIOx == GPIOC)
 800061a:	4b25      	ldr	r3, [pc, #148]	; (80006b0 <GPIO_DeInit+0xbc>)
 800061c:	4298      	cmp	r0, r3
 800061e:	d105      	bne.n	800062c <GPIO_DeInit+0x38>
  {
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOC, ENABLE);
 8000620:	2004      	movs	r0, #4
 8000622:	2101      	movs	r1, #1
 8000624:	f000 fa4c 	bl	8000ac0 <RCC_AHB1PeriphResetCmd>
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOC, DISABLE);
 8000628:	2004      	movs	r0, #4
 800062a:	e036      	b.n	800069a <GPIO_DeInit+0xa6>
  }
  else if (GPIOx == GPIOD)
 800062c:	4b21      	ldr	r3, [pc, #132]	; (80006b4 <GPIO_DeInit+0xc0>)
 800062e:	4298      	cmp	r0, r3
 8000630:	d105      	bne.n	800063e <GPIO_DeInit+0x4a>
  {
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOD, ENABLE);
 8000632:	2008      	movs	r0, #8
 8000634:	2101      	movs	r1, #1
 8000636:	f000 fa43 	bl	8000ac0 <RCC_AHB1PeriphResetCmd>
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOD, DISABLE);
 800063a:	2008      	movs	r0, #8
 800063c:	e02d      	b.n	800069a <GPIO_DeInit+0xa6>
  }
  else if (GPIOx == GPIOE)
 800063e:	4b1e      	ldr	r3, [pc, #120]	; (80006b8 <GPIO_DeInit+0xc4>)
 8000640:	4298      	cmp	r0, r3
 8000642:	d105      	bne.n	8000650 <GPIO_DeInit+0x5c>
  {
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOE, ENABLE);
 8000644:	2010      	movs	r0, #16
 8000646:	2101      	movs	r1, #1
 8000648:	f000 fa3a 	bl	8000ac0 <RCC_AHB1PeriphResetCmd>
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOE, DISABLE);
 800064c:	2010      	movs	r0, #16
 800064e:	e024      	b.n	800069a <GPIO_DeInit+0xa6>
  }
  else if (GPIOx == GPIOF)
 8000650:	4b1a      	ldr	r3, [pc, #104]	; (80006bc <GPIO_DeInit+0xc8>)
 8000652:	4298      	cmp	r0, r3
 8000654:	d105      	bne.n	8000662 <GPIO_DeInit+0x6e>
  {
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOF, ENABLE);
 8000656:	2020      	movs	r0, #32
 8000658:	2101      	movs	r1, #1
 800065a:	f000 fa31 	bl	8000ac0 <RCC_AHB1PeriphResetCmd>
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOF, DISABLE);
 800065e:	2020      	movs	r0, #32
 8000660:	e01b      	b.n	800069a <GPIO_DeInit+0xa6>
  }
  else if (GPIOx == GPIOG)
 8000662:	4b17      	ldr	r3, [pc, #92]	; (80006c0 <GPIO_DeInit+0xcc>)
 8000664:	4298      	cmp	r0, r3
 8000666:	d105      	bne.n	8000674 <GPIO_DeInit+0x80>
  {
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOG, ENABLE);
 8000668:	2040      	movs	r0, #64	; 0x40
 800066a:	2101      	movs	r1, #1
 800066c:	f000 fa28 	bl	8000ac0 <RCC_AHB1PeriphResetCmd>
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOG, DISABLE);
 8000670:	2040      	movs	r0, #64	; 0x40
 8000672:	e012      	b.n	800069a <GPIO_DeInit+0xa6>
  }
  else if (GPIOx == GPIOH)
 8000674:	4b13      	ldr	r3, [pc, #76]	; (80006c4 <GPIO_DeInit+0xd0>)
 8000676:	4298      	cmp	r0, r3
 8000678:	d105      	bne.n	8000686 <GPIO_DeInit+0x92>
  {
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOH, ENABLE);
 800067a:	2080      	movs	r0, #128	; 0x80
 800067c:	2101      	movs	r1, #1
 800067e:	f000 fa1f 	bl	8000ac0 <RCC_AHB1PeriphResetCmd>
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOH, DISABLE);
 8000682:	2080      	movs	r0, #128	; 0x80
 8000684:	e009      	b.n	800069a <GPIO_DeInit+0xa6>
  }
  else
  {
    if (GPIOx == GPIOI)
 8000686:	4b10      	ldr	r3, [pc, #64]	; (80006c8 <GPIO_DeInit+0xd4>)
 8000688:	4298      	cmp	r0, r3
 800068a:	d10b      	bne.n	80006a4 <GPIO_DeInit+0xb0>
    {
      RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOI, ENABLE);
 800068c:	f44f 7080 	mov.w	r0, #256	; 0x100
 8000690:	2101      	movs	r1, #1
 8000692:	f000 fa15 	bl	8000ac0 <RCC_AHB1PeriphResetCmd>
      RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOI, DISABLE);
 8000696:	f44f 7080 	mov.w	r0, #256	; 0x100
 800069a:	2100      	movs	r1, #0
    }
  }
}
 800069c:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  else
  {
    if (GPIOx == GPIOI)
    {
      RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOI, ENABLE);
      RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOI, DISABLE);
 80006a0:	f000 ba0e 	b.w	8000ac0 <RCC_AHB1PeriphResetCmd>
 80006a4:	bd08      	pop	{r3, pc}
 80006a6:	bf00      	nop
 80006a8:	40020000 	.word	0x40020000
 80006ac:	40020400 	.word	0x40020400
 80006b0:	40020800 	.word	0x40020800
 80006b4:	40020c00 	.word	0x40020c00
 80006b8:	40021000 	.word	0x40021000
 80006bc:	40021400 	.word	0x40021400
 80006c0:	40021800 	.word	0x40021800
 80006c4:	40021c00 	.word	0x40021c00
 80006c8:	40022000 	.word	0x40022000

080006cc <GPIO_Init>:
  * @param  GPIO_InitStruct: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void GPIO_Init(GPIO_TypeDef* GPIOx, GPIO_InitTypeDef* GPIO_InitStruct)
{
 80006cc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  /*-- GPIO Mode Configuration --*/
  for (pinpos = 0x00; pinpos < 0x10; pinpos++)
  {
    pos = ((uint32_t)0x01) << pinpos;
    /* Get the port pins position */
    currentpin = (GPIO_InitStruct->GPIO_Pin) & pos;
 80006d0:	2300      	movs	r3, #0
 80006d2:	f8d1 8000 	ldr.w	r8, [r1]
  assert_param(IS_GPIO_MODE(GPIO_InitStruct->GPIO_Mode));
  assert_param(IS_GPIO_PUPD(GPIO_InitStruct->GPIO_PuPd));

  /* -------------------------Configure the port pins---------------- */
  /*-- GPIO Mode Configuration --*/
  for (pinpos = 0x00; pinpos < 0x10; pinpos++)
 80006d6:	461a      	mov	r2, r3
  {
    pos = ((uint32_t)0x01) << pinpos;
 80006d8:	f04f 0c01 	mov.w	ip, #1
    /* Get the port pins position */
    currentpin = (GPIO_InitStruct->GPIO_Pin) & pos;

    if (currentpin == pos)
    {
      GPIOx->MODER  &= ~(GPIO_MODER_MODER0 << (pinpos * 2));
 80006dc:	2703      	movs	r7, #3

  /* -------------------------Configure the port pins---------------- */
  /*-- GPIO Mode Configuration --*/
  for (pinpos = 0x00; pinpos < 0x10; pinpos++)
  {
    pos = ((uint32_t)0x01) << pinpos;
 80006de:	fa0c f402 	lsl.w	r4, ip, r2
    /* Get the port pins position */
    currentpin = (GPIO_InitStruct->GPIO_Pin) & pos;
 80006e2:	ea04 0508 	and.w	r5, r4, r8

    if (currentpin == pos)
 80006e6:	42a5      	cmp	r5, r4
 80006e8:	d12e      	bne.n	8000748 <GPIO_Init+0x7c>
    {
      GPIOx->MODER  &= ~(GPIO_MODER_MODER0 << (pinpos * 2));
 80006ea:	6806      	ldr	r6, [r0, #0]
 80006ec:	fa17 f403 	lsls.w	r4, r7, r3
 80006f0:	43e4      	mvns	r4, r4
 80006f2:	4026      	ands	r6, r4
 80006f4:	6006      	str	r6, [r0, #0]
      GPIOx->MODER |= (((uint32_t)GPIO_InitStruct->GPIO_Mode) << (pinpos * 2));
 80006f6:	790e      	ldrb	r6, [r1, #4]
 80006f8:	f8d0 9000 	ldr.w	r9, [r0]
 80006fc:	fa06 fa03 	lsl.w	sl, r6, r3

      if ((GPIO_InitStruct->GPIO_Mode == GPIO_Mode_OUT) || (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_AF))
 8000700:	3e01      	subs	r6, #1
    currentpin = (GPIO_InitStruct->GPIO_Pin) & pos;

    if (currentpin == pos)
    {
      GPIOx->MODER  &= ~(GPIO_MODER_MODER0 << (pinpos * 2));
      GPIOx->MODER |= (((uint32_t)GPIO_InitStruct->GPIO_Mode) << (pinpos * 2));
 8000702:	ea4a 0909 	orr.w	r9, sl, r9

      if ((GPIO_InitStruct->GPIO_Mode == GPIO_Mode_OUT) || (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_AF))
 8000706:	2e01      	cmp	r6, #1
    currentpin = (GPIO_InitStruct->GPIO_Pin) & pos;

    if (currentpin == pos)
    {
      GPIOx->MODER  &= ~(GPIO_MODER_MODER0 << (pinpos * 2));
      GPIOx->MODER |= (((uint32_t)GPIO_InitStruct->GPIO_Mode) << (pinpos * 2));
 8000708:	f8c0 9000 	str.w	r9, [r0]

      if ((GPIO_InitStruct->GPIO_Mode == GPIO_Mode_OUT) || (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_AF))
 800070c:	d814      	bhi.n	8000738 <GPIO_Init+0x6c>
      {
        /* Check Speed mode parameters */
        assert_param(IS_GPIO_SPEED(GPIO_InitStruct->GPIO_Speed));

        /* Speed mode configuration */
        GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (pinpos * 2));
 800070e:	6886      	ldr	r6, [r0, #8]
        GPIOx->OSPEEDR |= ((uint32_t)(GPIO_InitStruct->GPIO_Speed) << (pinpos * 2));
 8000710:	f891 9005 	ldrb.w	r9, [r1, #5]
      {
        /* Check Speed mode parameters */
        assert_param(IS_GPIO_SPEED(GPIO_InitStruct->GPIO_Speed));

        /* Speed mode configuration */
        GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (pinpos * 2));
 8000714:	4026      	ands	r6, r4
 8000716:	6086      	str	r6, [r0, #8]
        GPIOx->OSPEEDR |= ((uint32_t)(GPIO_InitStruct->GPIO_Speed) << (pinpos * 2));
 8000718:	6886      	ldr	r6, [r0, #8]
 800071a:	fa09 f903 	lsl.w	r9, r9, r3
 800071e:	ea49 0606 	orr.w	r6, r9, r6
 8000722:	6086      	str	r6, [r0, #8]

        /* Check Output mode parameters */
        assert_param(IS_GPIO_OTYPE(GPIO_InitStruct->GPIO_OType));

        /* Output mode configuration*/
        GPIOx->OTYPER  &= ~((GPIO_OTYPER_OT_0) << ((uint16_t)pinpos)) ;
 8000724:	6846      	ldr	r6, [r0, #4]
 8000726:	ea26 0505 	bic.w	r5, r6, r5
 800072a:	6045      	str	r5, [r0, #4]
        GPIOx->OTYPER |= (uint16_t)(((uint16_t)GPIO_InitStruct->GPIO_OType) << ((uint16_t)pinpos));
 800072c:	798d      	ldrb	r5, [r1, #6]
 800072e:	6846      	ldr	r6, [r0, #4]
 8000730:	4095      	lsls	r5, r2
 8000732:	b2ad      	uxth	r5, r5
 8000734:	4335      	orrs	r5, r6
 8000736:	6045      	str	r5, [r0, #4]
      }

      /* Pull-up Pull down resistor configuration*/
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << ((uint16_t)pinpos * 2));
 8000738:	68c5      	ldr	r5, [r0, #12]
 800073a:	402c      	ands	r4, r5
 800073c:	60c4      	str	r4, [r0, #12]
      GPIOx->PUPDR |= (((uint32_t)GPIO_InitStruct->GPIO_PuPd) << (pinpos * 2));
 800073e:	79cc      	ldrb	r4, [r1, #7]
 8000740:	68c5      	ldr	r5, [r0, #12]
 8000742:	409c      	lsls	r4, r3
 8000744:	432c      	orrs	r4, r5
 8000746:	60c4      	str	r4, [r0, #12]
  assert_param(IS_GPIO_MODE(GPIO_InitStruct->GPIO_Mode));
  assert_param(IS_GPIO_PUPD(GPIO_InitStruct->GPIO_PuPd));

  /* -------------------------Configure the port pins---------------- */
  /*-- GPIO Mode Configuration --*/
  for (pinpos = 0x00; pinpos < 0x10; pinpos++)
 8000748:	3201      	adds	r2, #1
 800074a:	3302      	adds	r3, #2
 800074c:	2a10      	cmp	r2, #16
 800074e:	d1c6      	bne.n	80006de <GPIO_Init+0x12>
      /* Pull-up Pull down resistor configuration*/
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << ((uint16_t)pinpos * 2));
      GPIOx->PUPDR |= (((uint32_t)GPIO_InitStruct->GPIO_PuPd) << (pinpos * 2));
    }
  }
}
 8000750:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

08000754 <GPIO_StructInit>:
  * @retval None
  */
void GPIO_StructInit(GPIO_InitTypeDef* GPIO_InitStruct)
{
  /* Reset GPIO init structure parameters values */
  GPIO_InitStruct->GPIO_Pin  = GPIO_Pin_All;
 8000754:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8000758:	6003      	str	r3, [r0, #0]
  GPIO_InitStruct->GPIO_Mode = GPIO_Mode_IN;
 800075a:	2300      	movs	r3, #0
 800075c:	7103      	strb	r3, [r0, #4]
  GPIO_InitStruct->GPIO_Speed = GPIO_Speed_2MHz;
 800075e:	7143      	strb	r3, [r0, #5]
  GPIO_InitStruct->GPIO_OType = GPIO_OType_PP;
 8000760:	7183      	strb	r3, [r0, #6]
  GPIO_InitStruct->GPIO_PuPd = GPIO_PuPd_NOPULL;
 8000762:	71c3      	strb	r3, [r0, #7]
}
 8000764:	4770      	bx	lr

08000766 <GPIO_PinLockConfig>:
  * @param  GPIO_Pin: specifies the port bit to be locked.
  *          This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval None
  */
void GPIO_PinLockConfig(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8000766:	b082      	sub	sp, #8
  __IO uint32_t tmp = 0x00010000;
 8000768:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800076c:	9301      	str	r3, [sp, #4]

  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  tmp |= GPIO_Pin;
 800076e:	9b01      	ldr	r3, [sp, #4]
 8000770:	430b      	orrs	r3, r1
 8000772:	9301      	str	r3, [sp, #4]
  /* Set LCKK bit */
  GPIOx->LCKR = tmp;
 8000774:	9b01      	ldr	r3, [sp, #4]
 8000776:	61c3      	str	r3, [r0, #28]
  /* Reset LCKK bit */
  GPIOx->LCKR =  GPIO_Pin;
 8000778:	61c1      	str	r1, [r0, #28]
  /* Set LCKK bit */
  GPIOx->LCKR = tmp;
 800077a:	9b01      	ldr	r3, [sp, #4]
 800077c:	61c3      	str	r3, [r0, #28]
  /* Read LCKK bit*/
  tmp = GPIOx->LCKR;
 800077e:	69c3      	ldr	r3, [r0, #28]
 8000780:	9301      	str	r3, [sp, #4]
  /* Read LCKK bit*/
  tmp = GPIOx->LCKR;
 8000782:	69c3      	ldr	r3, [r0, #28]
 8000784:	9301      	str	r3, [sp, #4]
}
 8000786:	b002      	add	sp, #8
 8000788:	4770      	bx	lr

0800078a <GPIO_ReadInputDataBit>:

  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GET_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)Bit_RESET)
 800078a:	6903      	ldr	r3, [r0, #16]
  {
    bitstatus = (uint8_t)Bit_SET;
 800078c:	4219      	tst	r1, r3
  else
  {
    bitstatus = (uint8_t)Bit_RESET;
  }
  return bitstatus;
}
 800078e:	bf0c      	ite	eq
 8000790:	2000      	moveq	r0, #0
 8000792:	2001      	movne	r0, #1
 8000794:	4770      	bx	lr

08000796 <GPIO_ReadInputData>:
uint16_t GPIO_ReadInputData(GPIO_TypeDef* GPIOx)
{
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));

  return ((uint16_t)GPIOx->IDR);
 8000796:	6900      	ldr	r0, [r0, #16]
}
 8000798:	b280      	uxth	r0, r0
 800079a:	4770      	bx	lr

0800079c <GPIO_ReadOutputDataBit>:

  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GET_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->ODR & GPIO_Pin) != (uint32_t)Bit_RESET)
 800079c:	6943      	ldr	r3, [r0, #20]
  {
    bitstatus = (uint8_t)Bit_SET;
 800079e:	4219      	tst	r1, r3
  else
  {
    bitstatus = (uint8_t)Bit_RESET;
  }
  return bitstatus;
}
 80007a0:	bf0c      	ite	eq
 80007a2:	2000      	moveq	r0, #0
 80007a4:	2001      	movne	r0, #1
 80007a6:	4770      	bx	lr

080007a8 <GPIO_ReadOutputData>:
uint16_t GPIO_ReadOutputData(GPIO_TypeDef* GPIOx)
{
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));

  return ((uint16_t)GPIOx->ODR);
 80007a8:	6940      	ldr	r0, [r0, #20]
}
 80007aa:	b280      	uxth	r0, r0
 80007ac:	4770      	bx	lr

080007ae <GPIO_SetBits>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  GPIOx->BSRRL = GPIO_Pin;
 80007ae:	8301      	strh	r1, [r0, #24]
}
 80007b0:	4770      	bx	lr

080007b2 <GPIO_ResetBits>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  GPIOx->BSRRH = GPIO_Pin;
 80007b2:	8341      	strh	r1, [r0, #26]
}
 80007b4:	4770      	bx	lr

080007b6 <GPIO_WriteBit>:
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GET_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_BIT_ACTION(BitVal));

  if (BitVal != Bit_RESET)
 80007b6:	b10a      	cbz	r2, 80007bc <GPIO_WriteBit+0x6>
  {
    GPIOx->BSRRL = GPIO_Pin;
 80007b8:	8301      	strh	r1, [r0, #24]
 80007ba:	4770      	bx	lr
  }
  else
  {
    GPIOx->BSRRH = GPIO_Pin ;
 80007bc:	8341      	strh	r1, [r0, #26]
 80007be:	4770      	bx	lr

080007c0 <GPIO_Write>:
void GPIO_Write(GPIO_TypeDef* GPIOx, uint16_t PortVal)
{
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));

  GPIOx->ODR = PortVal;
 80007c0:	6141      	str	r1, [r0, #20]
}
 80007c2:	4770      	bx	lr

080007c4 <GPIO_ToggleBits>:
void GPIO_ToggleBits(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));

  GPIOx->ODR ^= GPIO_Pin;
 80007c4:	6943      	ldr	r3, [r0, #20]
 80007c6:	404b      	eors	r3, r1
 80007c8:	6143      	str	r3, [r0, #20]
}
 80007ca:	4770      	bx	lr

080007cc <GPIO_PinAFConfig>:
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_PIN_SOURCE(GPIO_PinSource));
  assert_param(IS_GPIO_AF(GPIO_AF));
  
  temp = ((uint32_t)(GPIO_AF) << ((uint32_t)((uint32_t)GPIO_PinSource & (uint32_t)0x07) * 4)) ;
 80007cc:	f001 0307 	and.w	r3, r1, #7
  GPIOx->AFR[GPIO_PinSource >> 0x03] &= ~((uint32_t)0xF << ((uint32_t)((uint32_t)GPIO_PinSource & (uint32_t)0x07) * 4)) ;
 80007d0:	08c9      	lsrs	r1, r1, #3
 80007d2:	3108      	adds	r1, #8
  *            @arg GPIO_AF_DCMI: Connect DCMI pins to AF13
  *            @arg GPIO_AF_EVENTOUT: Connect EVENTOUT pins to AF15
  * @retval None
  */
void GPIO_PinAFConfig(GPIO_TypeDef* GPIOx, uint16_t GPIO_PinSource, uint8_t GPIO_AF)
{
 80007d4:	b530      	push	{r4, r5, lr}
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_PIN_SOURCE(GPIO_PinSource));
  assert_param(IS_GPIO_AF(GPIO_AF));
  
  temp = ((uint32_t)(GPIO_AF) << ((uint32_t)((uint32_t)GPIO_PinSource & (uint32_t)0x07) * 4)) ;
 80007d6:	009b      	lsls	r3, r3, #2
  GPIOx->AFR[GPIO_PinSource >> 0x03] &= ~((uint32_t)0xF << ((uint32_t)((uint32_t)GPIO_PinSource & (uint32_t)0x07) * 4)) ;
 80007d8:	f850 5021 	ldr.w	r5, [r0, r1, lsl #2]
 80007dc:	240f      	movs	r4, #15
 80007de:	409c      	lsls	r4, r3
 80007e0:	ea25 0404 	bic.w	r4, r5, r4
 80007e4:	f840 4021 	str.w	r4, [r0, r1, lsl #2]
  temp_2 = GPIOx->AFR[GPIO_PinSource >> 0x03] | temp;
 80007e8:	f850 4021 	ldr.w	r4, [r0, r1, lsl #2]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_PIN_SOURCE(GPIO_PinSource));
  assert_param(IS_GPIO_AF(GPIO_AF));
  
  temp = ((uint32_t)(GPIO_AF) << ((uint32_t)((uint32_t)GPIO_PinSource & (uint32_t)0x07) * 4)) ;
 80007ec:	fa12 f303 	lsls.w	r3, r2, r3
  GPIOx->AFR[GPIO_PinSource >> 0x03] &= ~((uint32_t)0xF << ((uint32_t)((uint32_t)GPIO_PinSource & (uint32_t)0x07) * 4)) ;
  temp_2 = GPIOx->AFR[GPIO_PinSource >> 0x03] | temp;
 80007f0:	431c      	orrs	r4, r3
  GPIOx->AFR[GPIO_PinSource >> 0x03] = temp_2;
 80007f2:	f840 4021 	str.w	r4, [r0, r1, lsl #2]
}
 80007f6:	bd30      	pop	{r4, r5, pc}

080007f8 <RCC_DeInit>:
  * @retval None
  */
void RCC_DeInit(void)
{
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 80007f8:	4b0a      	ldr	r3, [pc, #40]	; (8000824 <RCC_DeInit+0x2c>)
 80007fa:	681a      	ldr	r2, [r3, #0]
 80007fc:	f042 0201 	orr.w	r2, r2, #1
 8000800:	601a      	str	r2, [r3, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8000802:	2200      	movs	r2, #0
 8000804:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 8000806:	6819      	ldr	r1, [r3, #0]
 8000808:	f021 7184 	bic.w	r1, r1, #17301504	; 0x1080000
 800080c:	f421 3180 	bic.w	r1, r1, #65536	; 0x10000
 8000810:	6019      	str	r1, [r3, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x24003010;
 8000812:	4905      	ldr	r1, [pc, #20]	; (8000828 <RCC_DeInit+0x30>)
 8000814:	6059      	str	r1, [r3, #4]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 8000816:	6819      	ldr	r1, [r3, #0]
 8000818:	f421 2180 	bic.w	r1, r1, #262144	; 0x40000
 800081c:	6019      	str	r1, [r3, #0]

  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 800081e:	60da      	str	r2, [r3, #12]
}
 8000820:	4770      	bx	lr
 8000822:	bf00      	nop
 8000824:	40023800 	.word	0x40023800
 8000828:	24003010 	.word	0x24003010

0800082c <RCC_HSEConfig>:
{
  /* Check the parameters */
  assert_param(IS_RCC_HSE(RCC_HSE));

  /* Reset HSEON and HSEBYP bits before configuring the HSE ------------------*/
  *(__IO uint8_t *) CR_BYTE3_ADDRESS = RCC_HSE_OFF;
 800082c:	4b02      	ldr	r3, [pc, #8]	; (8000838 <RCC_HSEConfig+0xc>)
 800082e:	2200      	movs	r2, #0
 8000830:	701a      	strb	r2, [r3, #0]

  /* Set the new HSE configuration -------------------------------------------*/
  *(__IO uint8_t *) CR_BYTE3_ADDRESS = RCC_HSE;
 8000832:	7018      	strb	r0, [r3, #0]
}
 8000834:	4770      	bx	lr
 8000836:	bf00      	nop
 8000838:	40023802 	.word	0x40023802

0800083c <RCC_AdjustHSICalibrationValue>:
{
  uint32_t tmpreg = 0;
  /* Check the parameters */
  assert_param(IS_RCC_CALIBRATION_VALUE(HSICalibrationValue));

  tmpreg = RCC->CR;
 800083c:	4b03      	ldr	r3, [pc, #12]	; (800084c <RCC_AdjustHSICalibrationValue+0x10>)
 800083e:	681a      	ldr	r2, [r3, #0]

  /* Clear HSITRIM[4:0] bits */
  tmpreg &= ~RCC_CR_HSITRIM;
 8000840:	f022 02f8 	bic.w	r2, r2, #248	; 0xf8

  /* Set the HSITRIM[4:0] bits according to HSICalibrationValue value */
  tmpreg |= (uint32_t)HSICalibrationValue << 3;
 8000844:	ea42 02c0 	orr.w	r2, r2, r0, lsl #3

  /* Store the new value */
  RCC->CR = tmpreg;
 8000848:	601a      	str	r2, [r3, #0]
}
 800084a:	4770      	bx	lr
 800084c:	40023800 	.word	0x40023800

08000850 <RCC_HSICmd>:
void RCC_HSICmd(FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  *(__IO uint32_t *) CR_HSION_BB = (uint32_t)NewState;
 8000850:	4b01      	ldr	r3, [pc, #4]	; (8000858 <RCC_HSICmd+0x8>)
 8000852:	6018      	str	r0, [r3, #0]
}
 8000854:	4770      	bx	lr
 8000856:	bf00      	nop
 8000858:	42470000 	.word	0x42470000

0800085c <RCC_LSEConfig>:
  /* Check the parameters */
  assert_param(IS_RCC_LSE(RCC_LSE));

  /* Reset LSEON and LSEBYP bits before configuring the LSE ------------------*/
  /* Reset LSEON bit */
  *(__IO uint8_t *) BDCR_ADDRESS = RCC_LSE_OFF;
 800085c:	4b06      	ldr	r3, [pc, #24]	; (8000878 <RCC_LSEConfig+0x1c>)
 800085e:	2200      	movs	r2, #0

  /* Reset LSEBYP bit */
  *(__IO uint8_t *) BDCR_ADDRESS = RCC_LSE_OFF;

  /* Configure LSE (RCC_LSE_OFF is already covered by the code section above) */
  switch (RCC_LSE)
 8000860:	2801      	cmp	r0, #1
  /* Check the parameters */
  assert_param(IS_RCC_LSE(RCC_LSE));

  /* Reset LSEON and LSEBYP bits before configuring the LSE ------------------*/
  /* Reset LSEON bit */
  *(__IO uint8_t *) BDCR_ADDRESS = RCC_LSE_OFF;
 8000862:	701a      	strb	r2, [r3, #0]

  /* Reset LSEBYP bit */
  *(__IO uint8_t *) BDCR_ADDRESS = RCC_LSE_OFF;
 8000864:	701a      	strb	r2, [r3, #0]

  /* Configure LSE (RCC_LSE_OFF is already covered by the code section above) */
  switch (RCC_LSE)
 8000866:	d002      	beq.n	800086e <RCC_LSEConfig+0x12>
 8000868:	2804      	cmp	r0, #4
 800086a:	d104      	bne.n	8000876 <RCC_LSEConfig+0x1a>
 800086c:	e001      	b.n	8000872 <RCC_LSEConfig+0x16>
  {
    case RCC_LSE_ON:
      /* Set LSEON bit */
      *(__IO uint8_t *) BDCR_ADDRESS = RCC_LSE_ON;
 800086e:	7018      	strb	r0, [r3, #0]
      break;
 8000870:	4770      	bx	lr
    case RCC_LSE_Bypass:
      /* Set LSEBYP and LSEON bits */
      *(__IO uint8_t *) BDCR_ADDRESS = RCC_LSE_Bypass | RCC_LSE_ON;
 8000872:	2205      	movs	r2, #5
 8000874:	701a      	strb	r2, [r3, #0]
 8000876:	4770      	bx	lr
 8000878:	40023870 	.word	0x40023870

0800087c <RCC_LSICmd>:
void RCC_LSICmd(FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  *(__IO uint32_t *) CSR_LSION_BB = (uint32_t)NewState;
 800087c:	4b01      	ldr	r3, [pc, #4]	; (8000884 <RCC_LSICmd+0x8>)
 800087e:	6018      	str	r0, [r3, #0]
}
 8000880:	4770      	bx	lr
 8000882:	bf00      	nop
 8000884:	42470e80 	.word	0x42470e80

08000888 <RCC_PLLConfig>:
  assert_param(IS_RCC_PLLM_VALUE(PLLM));
  assert_param(IS_RCC_PLLN_VALUE(PLLN));
  assert_param(IS_RCC_PLLP_VALUE(PLLP));
  assert_param(IS_RCC_PLLQ_VALUE(PLLQ));

  RCC->PLLCFGR = PLLM | (PLLN << 6) | (((PLLP >> 1) -1) << 16) | (RCC_PLLSource) |
 8000888:	4301      	orrs	r1, r0
 800088a:	ea41 1282 	orr.w	r2, r1, r2, lsl #6
 800088e:	9900      	ldr	r1, [sp, #0]
 8000890:	085b      	lsrs	r3, r3, #1
 8000892:	3b01      	subs	r3, #1
 8000894:	ea42 6101 	orr.w	r1, r2, r1, lsl #24
 8000898:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800089c:	4b01      	ldr	r3, [pc, #4]	; (80008a4 <RCC_PLLConfig+0x1c>)
 800089e:	6059      	str	r1, [r3, #4]
                 (PLLQ << 24);
}
 80008a0:	4770      	bx	lr
 80008a2:	bf00      	nop
 80008a4:	40023800 	.word	0x40023800

080008a8 <RCC_PLLCmd>:
  */
void RCC_PLLCmd(FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  *(__IO uint32_t *) CR_PLLON_BB = (uint32_t)NewState;
 80008a8:	4b01      	ldr	r3, [pc, #4]	; (80008b0 <RCC_PLLCmd+0x8>)
 80008aa:	6018      	str	r0, [r3, #0]
}
 80008ac:	4770      	bx	lr
 80008ae:	bf00      	nop
 80008b0:	42470060 	.word	0x42470060

080008b4 <RCC_PLLI2SConfig>:
{
  /* Check the parameters */
  assert_param(IS_RCC_PLLI2SN_VALUE(PLLI2SN));
  assert_param(IS_RCC_PLLI2SR_VALUE(PLLI2SR));

  RCC->PLLI2SCFGR = (PLLI2SN << 6) | (PLLI2SR << 28);
 80008b4:	0180      	lsls	r0, r0, #6
 80008b6:	4b03      	ldr	r3, [pc, #12]	; (80008c4 <RCC_PLLI2SConfig+0x10>)
 80008b8:	ea40 7101 	orr.w	r1, r0, r1, lsl #28
 80008bc:	f8c3 1084 	str.w	r1, [r3, #132]	; 0x84
}
 80008c0:	4770      	bx	lr
 80008c2:	bf00      	nop
 80008c4:	40023800 	.word	0x40023800

080008c8 <RCC_PLLI2SCmd>:
  */
void RCC_PLLI2SCmd(FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  *(__IO uint32_t *) CR_PLLI2SON_BB = (uint32_t)NewState;
 80008c8:	4b01      	ldr	r3, [pc, #4]	; (80008d0 <RCC_PLLI2SCmd+0x8>)
 80008ca:	6018      	str	r0, [r3, #0]
}
 80008cc:	4770      	bx	lr
 80008ce:	bf00      	nop
 80008d0:	42470068 	.word	0x42470068

080008d4 <RCC_ClockSecuritySystemCmd>:
  */
void RCC_ClockSecuritySystemCmd(FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  *(__IO uint32_t *) CR_CSSON_BB = (uint32_t)NewState;
 80008d4:	4b01      	ldr	r3, [pc, #4]	; (80008dc <RCC_ClockSecuritySystemCmd+0x8>)
 80008d6:	6018      	str	r0, [r3, #0]
}
 80008d8:	4770      	bx	lr
 80008da:	bf00      	nop
 80008dc:	4247004c 	.word	0x4247004c

080008e0 <RCC_MCO1Config>:
  
  /* Check the parameters */
  assert_param(IS_RCC_MCO1SOURCE(RCC_MCO1Source));
  assert_param(IS_RCC_MCO1DIV(RCC_MCO1Div));  

  tmpreg = RCC->CFGR;
 80008e0:	4b03      	ldr	r3, [pc, #12]	; (80008f0 <RCC_MCO1Config+0x10>)
 80008e2:	689a      	ldr	r2, [r3, #8]

  /* Clear MCO1[1:0] and MCO1PRE[2:0] bits */
  tmpreg &= CFGR_MCO1_RESET_MASK;
 80008e4:	f022 62ec 	bic.w	r2, r2, #123731968	; 0x7600000

  /* Select MCO1 clock source and prescaler */
  tmpreg |= RCC_MCO1Source | RCC_MCO1Div;
 80008e8:	4302      	orrs	r2, r0
 80008ea:	430a      	orrs	r2, r1

  /* Store the new value */
  RCC->CFGR = tmpreg;  
 80008ec:	609a      	str	r2, [r3, #8]
}
 80008ee:	4770      	bx	lr
 80008f0:	40023800 	.word	0x40023800

080008f4 <RCC_MCO2Config>:
  
  /* Check the parameters */
  assert_param(IS_RCC_MCO2SOURCE(RCC_MCO2Source));
  assert_param(IS_RCC_MCO2DIV(RCC_MCO2Div));
  
  tmpreg = RCC->CFGR;
 80008f4:	4b03      	ldr	r3, [pc, #12]	; (8000904 <RCC_MCO2Config+0x10>)
 80008f6:	689a      	ldr	r2, [r3, #8]
  
  /* Clear MCO2 and MCO2PRE[2:0] bits */
  tmpreg &= CFGR_MCO2_RESET_MASK;
 80008f8:	f022 4278 	bic.w	r2, r2, #4160749568	; 0xf8000000

  /* Select MCO2 clock source and prescaler */
  tmpreg |= RCC_MCO2Source | RCC_MCO2Div;
 80008fc:	4302      	orrs	r2, r0
 80008fe:	430a      	orrs	r2, r1

  /* Store the new value */
  RCC->CFGR = tmpreg;  
 8000900:	609a      	str	r2, [r3, #8]
}
 8000902:	4770      	bx	lr
 8000904:	40023800 	.word	0x40023800

08000908 <RCC_SYSCLKConfig>:
  uint32_t tmpreg = 0;

  /* Check the parameters */
  assert_param(IS_RCC_SYSCLK_SOURCE(RCC_SYSCLKSource));

  tmpreg = RCC->CFGR;
 8000908:	4b03      	ldr	r3, [pc, #12]	; (8000918 <RCC_SYSCLKConfig+0x10>)
 800090a:	689a      	ldr	r2, [r3, #8]

  /* Clear SW[1:0] bits */
  tmpreg &= ~RCC_CFGR_SW;
 800090c:	f022 0203 	bic.w	r2, r2, #3

  /* Set SW[1:0] bits according to RCC_SYSCLKSource value */
  tmpreg |= RCC_SYSCLKSource;
 8000910:	4302      	orrs	r2, r0

  /* Store the new value */
  RCC->CFGR = tmpreg;
 8000912:	609a      	str	r2, [r3, #8]
}
 8000914:	4770      	bx	lr
 8000916:	bf00      	nop
 8000918:	40023800 	.word	0x40023800

0800091c <RCC_GetSYSCLKSource>:
  *              - 0x04: HSE used as system clock
  *              - 0x08: PLL used as system clock
  */
uint8_t RCC_GetSYSCLKSource(void)
{
  return ((uint8_t)(RCC->CFGR & RCC_CFGR_SWS));
 800091c:	4b02      	ldr	r3, [pc, #8]	; (8000928 <RCC_GetSYSCLKSource+0xc>)
 800091e:	6898      	ldr	r0, [r3, #8]
}
 8000920:	f000 000c 	and.w	r0, r0, #12
 8000924:	4770      	bx	lr
 8000926:	bf00      	nop
 8000928:	40023800 	.word	0x40023800

0800092c <RCC_HCLKConfig>:
  uint32_t tmpreg = 0;
  
  /* Check the parameters */
  assert_param(IS_RCC_HCLK(RCC_SYSCLK));

  tmpreg = RCC->CFGR;
 800092c:	4b03      	ldr	r3, [pc, #12]	; (800093c <RCC_HCLKConfig+0x10>)
 800092e:	689a      	ldr	r2, [r3, #8]

  /* Clear HPRE[3:0] bits */
  tmpreg &= ~RCC_CFGR_HPRE;
 8000930:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0

  /* Set HPRE[3:0] bits according to RCC_SYSCLK value */
  tmpreg |= RCC_SYSCLK;
 8000934:	4302      	orrs	r2, r0

  /* Store the new value */
  RCC->CFGR = tmpreg;
 8000936:	609a      	str	r2, [r3, #8]
}
 8000938:	4770      	bx	lr
 800093a:	bf00      	nop
 800093c:	40023800 	.word	0x40023800

08000940 <RCC_PCLK1Config>:
  uint32_t tmpreg = 0;

  /* Check the parameters */
  assert_param(IS_RCC_PCLK(RCC_HCLK));

  tmpreg = RCC->CFGR;
 8000940:	4b03      	ldr	r3, [pc, #12]	; (8000950 <RCC_PCLK1Config+0x10>)
 8000942:	689a      	ldr	r2, [r3, #8]

  /* Clear PPRE1[2:0] bits */
  tmpreg &= ~RCC_CFGR_PPRE1;
 8000944:	f422 52e0 	bic.w	r2, r2, #7168	; 0x1c00

  /* Set PPRE1[2:0] bits according to RCC_HCLK value */
  tmpreg |= RCC_HCLK;
 8000948:	4302      	orrs	r2, r0

  /* Store the new value */
  RCC->CFGR = tmpreg;
 800094a:	609a      	str	r2, [r3, #8]
}
 800094c:	4770      	bx	lr
 800094e:	bf00      	nop
 8000950:	40023800 	.word	0x40023800

08000954 <RCC_PCLK2Config>:
  uint32_t tmpreg = 0;

  /* Check the parameters */
  assert_param(IS_RCC_PCLK(RCC_HCLK));

  tmpreg = RCC->CFGR;
 8000954:	4b03      	ldr	r3, [pc, #12]	; (8000964 <RCC_PCLK2Config+0x10>)
 8000956:	689a      	ldr	r2, [r3, #8]

  /* Clear PPRE2[2:0] bits */
  tmpreg &= ~RCC_CFGR_PPRE2;
 8000958:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000

  /* Set PPRE2[2:0] bits according to RCC_HCLK value */
  tmpreg |= RCC_HCLK << 3;
 800095c:	ea42 02c0 	orr.w	r2, r2, r0, lsl #3

  /* Store the new value */
  RCC->CFGR = tmpreg;
 8000960:	609a      	str	r2, [r3, #8]
}
 8000962:	4770      	bx	lr
 8000964:	40023800 	.word	0x40023800

08000968 <RCC_GetClocksFreq>:
void RCC_GetClocksFreq(RCC_ClocksTypeDef* RCC_Clocks)
{
  uint32_t tmp = 0, presc = 0, pllvco = 0, pllp = 2, pllsource = 0, pllm = 2;

  /* Get SYSCLK source -------------------------------------------------------*/
  tmp = RCC->CFGR & RCC_CFGR_SWS;
 8000968:	4b1e      	ldr	r3, [pc, #120]	; (80009e4 <RCC_GetClocksFreq+0x7c>)
 800096a:	689a      	ldr	r2, [r3, #8]
 800096c:	f002 020c 	and.w	r2, r2, #12

  switch (tmp)
 8000970:	2a04      	cmp	r2, #4
  *         configuration based on this function will be incorrect.
  *    
  * @retval None
  */
void RCC_GetClocksFreq(RCC_ClocksTypeDef* RCC_Clocks)
{
 8000972:	b510      	push	{r4, lr}
  uint32_t tmp = 0, presc = 0, pllvco = 0, pllp = 2, pllsource = 0, pllm = 2;

  /* Get SYSCLK source -------------------------------------------------------*/
  tmp = RCC->CFGR & RCC_CFGR_SWS;

  switch (tmp)
 8000974:	d003      	beq.n	800097e <RCC_GetClocksFreq+0x16>
 8000976:	2a08      	cmp	r2, #8
 8000978:	d003      	beq.n	8000982 <RCC_GetClocksFreq+0x1a>
 800097a:	4b1b      	ldr	r3, [pc, #108]	; (80009e8 <RCC_GetClocksFreq+0x80>)
 800097c:	e018      	b.n	80009b0 <RCC_GetClocksFreq+0x48>
  {
    case 0x00:  /* HSI used as system clock source */
      RCC_Clocks->SYSCLK_Frequency = HSI_VALUE;
      break;
    case 0x04:  /* HSE used as system clock  source */
      RCC_Clocks->SYSCLK_Frequency = HSE_VALUE;
 800097e:	4b1b      	ldr	r3, [pc, #108]	; (80009ec <RCC_GetClocksFreq+0x84>)
 8000980:	e016      	b.n	80009b0 <RCC_GetClocksFreq+0x48>
    case 0x08:  /* PLL used as system clock  source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
         SYSCLK = PLL_VCO / PLLP
         */    
      pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) >> 22;
 8000982:	6859      	ldr	r1, [r3, #4]
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8000984:	685a      	ldr	r2, [r3, #4]
      
      if (pllsource != 0)
 8000986:	f411 0f80 	tst.w	r1, #4194304	; 0x400000
      {
        /* HSE used as PLL clock source */
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);
 800098a:	6859      	ldr	r1, [r3, #4]
 800098c:	bf14      	ite	ne
 800098e:	4b17      	ldrne	r3, [pc, #92]	; (80009ec <RCC_GetClocksFreq+0x84>)
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);      
 8000990:	4b15      	ldreq	r3, [pc, #84]	; (80009e8 <RCC_GetClocksFreq+0x80>)

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
         SYSCLK = PLL_VCO / PLLP
         */    
      pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) >> 22;
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8000992:	f002 023f 	and.w	r2, r2, #63	; 0x3f
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);      
 8000996:	fbb3 f3f2 	udiv	r3, r3, r2
      }

      pllp = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >>16) + 1 ) *2;
 800099a:	4a12      	ldr	r2, [pc, #72]	; (80009e4 <RCC_GetClocksFreq+0x7c>)
 800099c:	6852      	ldr	r2, [r2, #4]
 800099e:	f3c2 4201 	ubfx	r2, r2, #16, #2
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
      
      if (pllsource != 0)
      {
        /* HSE used as PLL clock source */
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);
 80009a2:	f3c1 1188 	ubfx	r1, r1, #6, #9
      {
        /* HSI used as PLL clock source */
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);      
      }

      pllp = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >>16) + 1 ) *2;
 80009a6:	3201      	adds	r2, #1
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);      
 80009a8:	434b      	muls	r3, r1
      }

      pllp = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >>16) + 1 ) *2;
 80009aa:	0052      	lsls	r2, r2, #1
      RCC_Clocks->SYSCLK_Frequency = pllvco/pllp;
 80009ac:	fbb3 f3f2 	udiv	r3, r3, r2
      break;
  }
  /* Compute HCLK, PCLK1 and PCLK2 clocks frequencies ------------------------*/

  /* Get HCLK prescaler */
  tmp = RCC->CFGR & RCC_CFGR_HPRE;
 80009b0:	490c      	ldr	r1, [pc, #48]	; (80009e4 <RCC_GetClocksFreq+0x7c>)
        /* HSI used as PLL clock source */
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);      
      }

      pllp = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >>16) + 1 ) *2;
      RCC_Clocks->SYSCLK_Frequency = pllvco/pllp;
 80009b2:	6003      	str	r3, [r0, #0]
      break;
  }
  /* Compute HCLK, PCLK1 and PCLK2 clocks frequencies ------------------------*/

  /* Get HCLK prescaler */
  tmp = RCC->CFGR & RCC_CFGR_HPRE;
 80009b4:	688b      	ldr	r3, [r1, #8]
  tmp = tmp >> 4;
  presc = APBAHBPrescTable[tmp];
 80009b6:	4a0e      	ldr	r2, [pc, #56]	; (80009f0 <RCC_GetClocksFreq+0x88>)
  /* HCLK clock frequency */
  RCC_Clocks->HCLK_Frequency = RCC_Clocks->SYSCLK_Frequency >> presc;
 80009b8:	6804      	ldr	r4, [r0, #0]
  }
  /* Compute HCLK, PCLK1 and PCLK2 clocks frequencies ------------------------*/

  /* Get HCLK prescaler */
  tmp = RCC->CFGR & RCC_CFGR_HPRE;
  tmp = tmp >> 4;
 80009ba:	f3c3 1303 	ubfx	r3, r3, #4, #4
  presc = APBAHBPrescTable[tmp];
 80009be:	5cd3      	ldrb	r3, [r2, r3]
  /* HCLK clock frequency */
  RCC_Clocks->HCLK_Frequency = RCC_Clocks->SYSCLK_Frequency >> presc;
 80009c0:	fa34 f303 	lsrs.w	r3, r4, r3
 80009c4:	6043      	str	r3, [r0, #4]

  /* Get PCLK1 prescaler */
  tmp = RCC->CFGR & RCC_CFGR_PPRE1;
 80009c6:	688c      	ldr	r4, [r1, #8]
  tmp = tmp >> 10;
 80009c8:	f3c4 2482 	ubfx	r4, r4, #10, #3
  presc = APBAHBPrescTable[tmp];
 80009cc:	5d14      	ldrb	r4, [r2, r4]
  /* PCLK1 clock frequency */
  RCC_Clocks->PCLK1_Frequency = RCC_Clocks->HCLK_Frequency >> presc;
 80009ce:	fa33 f404 	lsrs.w	r4, r3, r4
 80009d2:	6084      	str	r4, [r0, #8]

  /* Get PCLK2 prescaler */
  tmp = RCC->CFGR & RCC_CFGR_PPRE2;
 80009d4:	6889      	ldr	r1, [r1, #8]
  tmp = tmp >> 13;
 80009d6:	f3c1 3142 	ubfx	r1, r1, #13, #3
  presc = APBAHBPrescTable[tmp];
 80009da:	5c52      	ldrb	r2, [r2, r1]
  /* PCLK2 clock frequency */
  RCC_Clocks->PCLK2_Frequency = RCC_Clocks->HCLK_Frequency >> presc;
 80009dc:	40d3      	lsrs	r3, r2
 80009de:	60c3      	str	r3, [r0, #12]
}
 80009e0:	bd10      	pop	{r4, pc}
 80009e2:	bf00      	nop
 80009e4:	40023800 	.word	0x40023800
 80009e8:	00f42400 	.word	0x00f42400
 80009ec:	007a1200 	.word	0x007a1200
 80009f0:	20000074 	.word	0x20000074

080009f4 <RCC_RTCCLKConfig>:
  uint32_t tmpreg = 0;

  /* Check the parameters */
  assert_param(IS_RCC_RTCCLK_SOURCE(RCC_RTCCLKSource));

  if ((RCC_RTCCLKSource & 0x00000300) == 0x00000300)
 80009f4:	f400 7340 	and.w	r3, r0, #768	; 0x300
 80009f8:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80009fc:	4b08      	ldr	r3, [pc, #32]	; (8000a20 <RCC_RTCCLKConfig+0x2c>)
 80009fe:	d108      	bne.n	8000a12 <RCC_RTCCLKConfig+0x1e>
  { /* If HSE is selected as RTC clock source, configure HSE division factor for RTC clock */
    tmpreg = RCC->CFGR;
 8000a00:	6899      	ldr	r1, [r3, #8]

    /* Clear RTCPRE[4:0] bits */
    tmpreg &= ~RCC_CFGR_RTCPRE;

    /* Configure HSE division factor for RTC clock */
    tmpreg |= (RCC_RTCCLKSource & 0xFFFFCFF);
 8000a02:	f020 4270 	bic.w	r2, r0, #4026531840	; 0xf0000000
  if ((RCC_RTCCLKSource & 0x00000300) == 0x00000300)
  { /* If HSE is selected as RTC clock source, configure HSE division factor for RTC clock */
    tmpreg = RCC->CFGR;

    /* Clear RTCPRE[4:0] bits */
    tmpreg &= ~RCC_CFGR_RTCPRE;
 8000a06:	f421 11f8 	bic.w	r1, r1, #2031616	; 0x1f0000

    /* Configure HSE division factor for RTC clock */
    tmpreg |= (RCC_RTCCLKSource & 0xFFFFCFF);
 8000a0a:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 8000a0e:	430a      	orrs	r2, r1

    /* Store the new value */
    RCC->CFGR = tmpreg;
 8000a10:	609a      	str	r2, [r3, #8]
  }
    
  /* Select the RTC clock source */
  RCC->BDCR |= (RCC_RTCCLKSource & 0x00000FFF);
 8000a12:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8000a14:	0500      	lsls	r0, r0, #20
 8000a16:	ea42 5010 	orr.w	r0, r2, r0, lsr #20
 8000a1a:	6718      	str	r0, [r3, #112]	; 0x70
}
 8000a1c:	4770      	bx	lr
 8000a1e:	bf00      	nop
 8000a20:	40023800 	.word	0x40023800

08000a24 <RCC_RTCCLKCmd>:
void RCC_RTCCLKCmd(FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  *(__IO uint32_t *) BDCR_RTCEN_BB = (uint32_t)NewState;
 8000a24:	4b01      	ldr	r3, [pc, #4]	; (8000a2c <RCC_RTCCLKCmd+0x8>)
 8000a26:	6018      	str	r0, [r3, #0]
}
 8000a28:	4770      	bx	lr
 8000a2a:	bf00      	nop
 8000a2c:	42470e3c 	.word	0x42470e3c

08000a30 <RCC_BackupResetCmd>:
  */
void RCC_BackupResetCmd(FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  *(__IO uint32_t *) BDCR_BDRST_BB = (uint32_t)NewState;
 8000a30:	4b01      	ldr	r3, [pc, #4]	; (8000a38 <RCC_BackupResetCmd+0x8>)
 8000a32:	6018      	str	r0, [r3, #0]
}
 8000a34:	4770      	bx	lr
 8000a36:	bf00      	nop
 8000a38:	42470e40 	.word	0x42470e40

08000a3c <RCC_I2SCLKConfig>:
void RCC_I2SCLKConfig(uint32_t RCC_I2SCLKSource)
{
  /* Check the parameters */
  assert_param(IS_RCC_I2SCLK_SOURCE(RCC_I2SCLKSource));

  *(__IO uint32_t *) CFGR_I2SSRC_BB = RCC_I2SCLKSource;
 8000a3c:	4b01      	ldr	r3, [pc, #4]	; (8000a44 <RCC_I2SCLKConfig+0x8>)
 8000a3e:	6018      	str	r0, [r3, #0]
}
 8000a40:	4770      	bx	lr
 8000a42:	bf00      	nop
 8000a44:	4247015c 	.word	0x4247015c

08000a48 <RCC_AHB1PeriphClockCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_AHB1PeriphClockCmd(uint32_t RCC_AHB1Periph, FunctionalState NewState)
{
 8000a48:	4b04      	ldr	r3, [pc, #16]	; (8000a5c <RCC_AHB1PeriphClockCmd+0x14>)
  assert_param(IS_RCC_AHB1_CLOCK_PERIPH(RCC_AHB1Periph));

  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    RCC->AHB1ENR |= RCC_AHB1Periph;
 8000a4a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
{
  /* Check the parameters */
  assert_param(IS_RCC_AHB1_CLOCK_PERIPH(RCC_AHB1Periph));

  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8000a4c:	b109      	cbz	r1, 8000a52 <RCC_AHB1PeriphClockCmd+0xa>
  {
    RCC->AHB1ENR |= RCC_AHB1Periph;
 8000a4e:	4310      	orrs	r0, r2
 8000a50:	e001      	b.n	8000a56 <RCC_AHB1PeriphClockCmd+0xe>
  }
  else
  {
    RCC->AHB1ENR &= ~RCC_AHB1Periph;
 8000a52:	ea22 0000 	bic.w	r0, r2, r0
 8000a56:	6318      	str	r0, [r3, #48]	; 0x30
 8000a58:	4770      	bx	lr
 8000a5a:	bf00      	nop
 8000a5c:	40023800 	.word	0x40023800

08000a60 <RCC_AHB2PeriphClockCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_AHB2PeriphClockCmd(uint32_t RCC_AHB2Periph, FunctionalState NewState)
{
 8000a60:	4b04      	ldr	r3, [pc, #16]	; (8000a74 <RCC_AHB2PeriphClockCmd+0x14>)
  assert_param(IS_RCC_AHB2_PERIPH(RCC_AHB2Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
  {
    RCC->AHB2ENR |= RCC_AHB2Periph;
 8000a62:	6b5a      	ldr	r2, [r3, #52]	; 0x34
{
  /* Check the parameters */
  assert_param(IS_RCC_AHB2_PERIPH(RCC_AHB2Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8000a64:	b109      	cbz	r1, 8000a6a <RCC_AHB2PeriphClockCmd+0xa>
  {
    RCC->AHB2ENR |= RCC_AHB2Periph;
 8000a66:	4310      	orrs	r0, r2
 8000a68:	e001      	b.n	8000a6e <RCC_AHB2PeriphClockCmd+0xe>
  }
  else
  {
    RCC->AHB2ENR &= ~RCC_AHB2Periph;
 8000a6a:	ea22 0000 	bic.w	r0, r2, r0
 8000a6e:	6358      	str	r0, [r3, #52]	; 0x34
 8000a70:	4770      	bx	lr
 8000a72:	bf00      	nop
 8000a74:	40023800 	.word	0x40023800

08000a78 <RCC_AHB3PeriphClockCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_AHB3PeriphClockCmd(uint32_t RCC_AHB3Periph, FunctionalState NewState)
{
 8000a78:	4b04      	ldr	r3, [pc, #16]	; (8000a8c <RCC_AHB3PeriphClockCmd+0x14>)
  assert_param(IS_RCC_AHB3_PERIPH(RCC_AHB3Periph));  
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
  {
    RCC->AHB3ENR |= RCC_AHB3Periph;
 8000a7a:	6b9a      	ldr	r2, [r3, #56]	; 0x38
{
  /* Check the parameters */
  assert_param(IS_RCC_AHB3_PERIPH(RCC_AHB3Periph));  
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8000a7c:	b109      	cbz	r1, 8000a82 <RCC_AHB3PeriphClockCmd+0xa>
  {
    RCC->AHB3ENR |= RCC_AHB3Periph;
 8000a7e:	4310      	orrs	r0, r2
 8000a80:	e001      	b.n	8000a86 <RCC_AHB3PeriphClockCmd+0xe>
  }
  else
  {
    RCC->AHB3ENR &= ~RCC_AHB3Periph;
 8000a82:	ea22 0000 	bic.w	r0, r2, r0
 8000a86:	6398      	str	r0, [r3, #56]	; 0x38
 8000a88:	4770      	bx	lr
 8000a8a:	bf00      	nop
 8000a8c:	40023800 	.word	0x40023800

08000a90 <RCC_APB1PeriphClockCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_APB1PeriphClockCmd(uint32_t RCC_APB1Periph, FunctionalState NewState)
{
 8000a90:	4b04      	ldr	r3, [pc, #16]	; (8000aa4 <RCC_APB1PeriphClockCmd+0x14>)
  assert_param(IS_RCC_APB1_PERIPH(RCC_APB1Periph));  
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
  {
    RCC->APB1ENR |= RCC_APB1Periph;
 8000a92:	6c1a      	ldr	r2, [r3, #64]	; 0x40
{
  /* Check the parameters */
  assert_param(IS_RCC_APB1_PERIPH(RCC_APB1Periph));  
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8000a94:	b109      	cbz	r1, 8000a9a <RCC_APB1PeriphClockCmd+0xa>
  {
    RCC->APB1ENR |= RCC_APB1Periph;
 8000a96:	4310      	orrs	r0, r2
 8000a98:	e001      	b.n	8000a9e <RCC_APB1PeriphClockCmd+0xe>
  }
  else
  {
    RCC->APB1ENR &= ~RCC_APB1Periph;
 8000a9a:	ea22 0000 	bic.w	r0, r2, r0
 8000a9e:	6418      	str	r0, [r3, #64]	; 0x40
 8000aa0:	4770      	bx	lr
 8000aa2:	bf00      	nop
 8000aa4:	40023800 	.word	0x40023800

08000aa8 <RCC_APB2PeriphClockCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_APB2PeriphClockCmd(uint32_t RCC_APB2Periph, FunctionalState NewState)
{
 8000aa8:	4b04      	ldr	r3, [pc, #16]	; (8000abc <RCC_APB2PeriphClockCmd+0x14>)
  assert_param(IS_RCC_APB2_PERIPH(RCC_APB2Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
  {
    RCC->APB2ENR |= RCC_APB2Periph;
 8000aaa:	6c5a      	ldr	r2, [r3, #68]	; 0x44
{
  /* Check the parameters */
  assert_param(IS_RCC_APB2_PERIPH(RCC_APB2Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8000aac:	b109      	cbz	r1, 8000ab2 <RCC_APB2PeriphClockCmd+0xa>
  {
    RCC->APB2ENR |= RCC_APB2Periph;
 8000aae:	4310      	orrs	r0, r2
 8000ab0:	e001      	b.n	8000ab6 <RCC_APB2PeriphClockCmd+0xe>
  }
  else
  {
    RCC->APB2ENR &= ~RCC_APB2Periph;
 8000ab2:	ea22 0000 	bic.w	r0, r2, r0
 8000ab6:	6458      	str	r0, [r3, #68]	; 0x44
 8000ab8:	4770      	bx	lr
 8000aba:	bf00      	nop
 8000abc:	40023800 	.word	0x40023800

08000ac0 <RCC_AHB1PeriphResetCmd>:
  * @param  NewState: new state of the specified peripheral reset.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_AHB1PeriphResetCmd(uint32_t RCC_AHB1Periph, FunctionalState NewState)
{
 8000ac0:	4b04      	ldr	r3, [pc, #16]	; (8000ad4 <RCC_AHB1PeriphResetCmd+0x14>)
  assert_param(IS_RCC_AHB1_RESET_PERIPH(RCC_AHB1Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
  {
    RCC->AHB1RSTR |= RCC_AHB1Periph;
 8000ac2:	691a      	ldr	r2, [r3, #16]
{
  /* Check the parameters */
  assert_param(IS_RCC_AHB1_RESET_PERIPH(RCC_AHB1Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8000ac4:	b109      	cbz	r1, 8000aca <RCC_AHB1PeriphResetCmd+0xa>
  {
    RCC->AHB1RSTR |= RCC_AHB1Periph;
 8000ac6:	4310      	orrs	r0, r2
 8000ac8:	e001      	b.n	8000ace <RCC_AHB1PeriphResetCmd+0xe>
  }
  else
  {
    RCC->AHB1RSTR &= ~RCC_AHB1Periph;
 8000aca:	ea22 0000 	bic.w	r0, r2, r0
 8000ace:	6118      	str	r0, [r3, #16]
 8000ad0:	4770      	bx	lr
 8000ad2:	bf00      	nop
 8000ad4:	40023800 	.word	0x40023800

08000ad8 <RCC_AHB2PeriphResetCmd>:
  * @param  NewState: new state of the specified peripheral reset.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_AHB2PeriphResetCmd(uint32_t RCC_AHB2Periph, FunctionalState NewState)
{
 8000ad8:	4b04      	ldr	r3, [pc, #16]	; (8000aec <RCC_AHB2PeriphResetCmd+0x14>)
  assert_param(IS_RCC_AHB2_PERIPH(RCC_AHB2Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
  {
    RCC->AHB2RSTR |= RCC_AHB2Periph;
 8000ada:	695a      	ldr	r2, [r3, #20]
{
  /* Check the parameters */
  assert_param(IS_RCC_AHB2_PERIPH(RCC_AHB2Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8000adc:	b109      	cbz	r1, 8000ae2 <RCC_AHB2PeriphResetCmd+0xa>
  {
    RCC->AHB2RSTR |= RCC_AHB2Periph;
 8000ade:	4310      	orrs	r0, r2
 8000ae0:	e001      	b.n	8000ae6 <RCC_AHB2PeriphResetCmd+0xe>
  }
  else
  {
    RCC->AHB2RSTR &= ~RCC_AHB2Periph;
 8000ae2:	ea22 0000 	bic.w	r0, r2, r0
 8000ae6:	6158      	str	r0, [r3, #20]
 8000ae8:	4770      	bx	lr
 8000aea:	bf00      	nop
 8000aec:	40023800 	.word	0x40023800

08000af0 <RCC_AHB3PeriphResetCmd>:
  * @param  NewState: new state of the specified peripheral reset.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_AHB3PeriphResetCmd(uint32_t RCC_AHB3Periph, FunctionalState NewState)
{
 8000af0:	4b04      	ldr	r3, [pc, #16]	; (8000b04 <RCC_AHB3PeriphResetCmd+0x14>)
  assert_param(IS_RCC_AHB3_PERIPH(RCC_AHB3Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
  {
    RCC->AHB3RSTR |= RCC_AHB3Periph;
 8000af2:	699a      	ldr	r2, [r3, #24]
{
  /* Check the parameters */
  assert_param(IS_RCC_AHB3_PERIPH(RCC_AHB3Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8000af4:	b109      	cbz	r1, 8000afa <RCC_AHB3PeriphResetCmd+0xa>
  {
    RCC->AHB3RSTR |= RCC_AHB3Periph;
 8000af6:	4310      	orrs	r0, r2
 8000af8:	e001      	b.n	8000afe <RCC_AHB3PeriphResetCmd+0xe>
  }
  else
  {
    RCC->AHB3RSTR &= ~RCC_AHB3Periph;
 8000afa:	ea22 0000 	bic.w	r0, r2, r0
 8000afe:	6198      	str	r0, [r3, #24]
 8000b00:	4770      	bx	lr
 8000b02:	bf00      	nop
 8000b04:	40023800 	.word	0x40023800

08000b08 <RCC_APB1PeriphResetCmd>:
  * @param  NewState: new state of the specified peripheral reset.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_APB1PeriphResetCmd(uint32_t RCC_APB1Periph, FunctionalState NewState)
{
 8000b08:	4b04      	ldr	r3, [pc, #16]	; (8000b1c <RCC_APB1PeriphResetCmd+0x14>)
  /* Check the parameters */
  assert_param(IS_RCC_APB1_PERIPH(RCC_APB1Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    RCC->APB1RSTR |= RCC_APB1Periph;
 8000b0a:	6a1a      	ldr	r2, [r3, #32]
void RCC_APB1PeriphResetCmd(uint32_t RCC_APB1Periph, FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_RCC_APB1_PERIPH(RCC_APB1Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8000b0c:	b109      	cbz	r1, 8000b12 <RCC_APB1PeriphResetCmd+0xa>
  {
    RCC->APB1RSTR |= RCC_APB1Periph;
 8000b0e:	4310      	orrs	r0, r2
 8000b10:	e001      	b.n	8000b16 <RCC_APB1PeriphResetCmd+0xe>
  }
  else
  {
    RCC->APB1RSTR &= ~RCC_APB1Periph;
 8000b12:	ea22 0000 	bic.w	r0, r2, r0
 8000b16:	6218      	str	r0, [r3, #32]
 8000b18:	4770      	bx	lr
 8000b1a:	bf00      	nop
 8000b1c:	40023800 	.word	0x40023800

08000b20 <RCC_APB2PeriphResetCmd>:
  * @param  NewState: new state of the specified peripheral reset.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_APB2PeriphResetCmd(uint32_t RCC_APB2Periph, FunctionalState NewState)
{
 8000b20:	4b04      	ldr	r3, [pc, #16]	; (8000b34 <RCC_APB2PeriphResetCmd+0x14>)
  /* Check the parameters */
  assert_param(IS_RCC_APB2_RESET_PERIPH(RCC_APB2Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    RCC->APB2RSTR |= RCC_APB2Periph;
 8000b22:	6a5a      	ldr	r2, [r3, #36]	; 0x24
void RCC_APB2PeriphResetCmd(uint32_t RCC_APB2Periph, FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_RCC_APB2_RESET_PERIPH(RCC_APB2Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8000b24:	b109      	cbz	r1, 8000b2a <RCC_APB2PeriphResetCmd+0xa>
  {
    RCC->APB2RSTR |= RCC_APB2Periph;
 8000b26:	4310      	orrs	r0, r2
 8000b28:	e001      	b.n	8000b2e <RCC_APB2PeriphResetCmd+0xe>
  }
  else
  {
    RCC->APB2RSTR &= ~RCC_APB2Periph;
 8000b2a:	ea22 0000 	bic.w	r0, r2, r0
 8000b2e:	6258      	str	r0, [r3, #36]	; 0x24
 8000b30:	4770      	bx	lr
 8000b32:	bf00      	nop
 8000b34:	40023800 	.word	0x40023800

08000b38 <RCC_AHB1PeriphClockLPModeCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_AHB1PeriphClockLPModeCmd(uint32_t RCC_AHB1Periph, FunctionalState NewState)
{
 8000b38:	4b04      	ldr	r3, [pc, #16]	; (8000b4c <RCC_AHB1PeriphClockLPModeCmd+0x14>)
  /* Check the parameters */
  assert_param(IS_RCC_AHB1_LPMODE_PERIPH(RCC_AHB1Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    RCC->AHB1LPENR |= RCC_AHB1Periph;
 8000b3a:	6d1a      	ldr	r2, [r3, #80]	; 0x50
void RCC_AHB1PeriphClockLPModeCmd(uint32_t RCC_AHB1Periph, FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_RCC_AHB1_LPMODE_PERIPH(RCC_AHB1Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8000b3c:	b109      	cbz	r1, 8000b42 <RCC_AHB1PeriphClockLPModeCmd+0xa>
  {
    RCC->AHB1LPENR |= RCC_AHB1Periph;
 8000b3e:	4310      	orrs	r0, r2
 8000b40:	e001      	b.n	8000b46 <RCC_AHB1PeriphClockLPModeCmd+0xe>
  }
  else
  {
    RCC->AHB1LPENR &= ~RCC_AHB1Periph;
 8000b42:	ea22 0000 	bic.w	r0, r2, r0
 8000b46:	6518      	str	r0, [r3, #80]	; 0x50
 8000b48:	4770      	bx	lr
 8000b4a:	bf00      	nop
 8000b4c:	40023800 	.word	0x40023800

08000b50 <RCC_AHB2PeriphClockLPModeCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_AHB2PeriphClockLPModeCmd(uint32_t RCC_AHB2Periph, FunctionalState NewState)
{
 8000b50:	4b04      	ldr	r3, [pc, #16]	; (8000b64 <RCC_AHB2PeriphClockLPModeCmd+0x14>)
  /* Check the parameters */
  assert_param(IS_RCC_AHB2_PERIPH(RCC_AHB2Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    RCC->AHB2LPENR |= RCC_AHB2Periph;
 8000b52:	6d5a      	ldr	r2, [r3, #84]	; 0x54
void RCC_AHB2PeriphClockLPModeCmd(uint32_t RCC_AHB2Periph, FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_RCC_AHB2_PERIPH(RCC_AHB2Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8000b54:	b109      	cbz	r1, 8000b5a <RCC_AHB2PeriphClockLPModeCmd+0xa>
  {
    RCC->AHB2LPENR |= RCC_AHB2Periph;
 8000b56:	4310      	orrs	r0, r2
 8000b58:	e001      	b.n	8000b5e <RCC_AHB2PeriphClockLPModeCmd+0xe>
  }
  else
  {
    RCC->AHB2LPENR &= ~RCC_AHB2Periph;
 8000b5a:	ea22 0000 	bic.w	r0, r2, r0
 8000b5e:	6558      	str	r0, [r3, #84]	; 0x54
 8000b60:	4770      	bx	lr
 8000b62:	bf00      	nop
 8000b64:	40023800 	.word	0x40023800

08000b68 <RCC_AHB3PeriphClockLPModeCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_AHB3PeriphClockLPModeCmd(uint32_t RCC_AHB3Periph, FunctionalState NewState)
{
 8000b68:	4b04      	ldr	r3, [pc, #16]	; (8000b7c <RCC_AHB3PeriphClockLPModeCmd+0x14>)
  /* Check the parameters */
  assert_param(IS_RCC_AHB3_PERIPH(RCC_AHB3Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    RCC->AHB3LPENR |= RCC_AHB3Periph;
 8000b6a:	6d9a      	ldr	r2, [r3, #88]	; 0x58
void RCC_AHB3PeriphClockLPModeCmd(uint32_t RCC_AHB3Periph, FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_RCC_AHB3_PERIPH(RCC_AHB3Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8000b6c:	b109      	cbz	r1, 8000b72 <RCC_AHB3PeriphClockLPModeCmd+0xa>
  {
    RCC->AHB3LPENR |= RCC_AHB3Periph;
 8000b6e:	4310      	orrs	r0, r2
 8000b70:	e001      	b.n	8000b76 <RCC_AHB3PeriphClockLPModeCmd+0xe>
  }
  else
  {
    RCC->AHB3LPENR &= ~RCC_AHB3Periph;
 8000b72:	ea22 0000 	bic.w	r0, r2, r0
 8000b76:	6598      	str	r0, [r3, #88]	; 0x58
 8000b78:	4770      	bx	lr
 8000b7a:	bf00      	nop
 8000b7c:	40023800 	.word	0x40023800

08000b80 <RCC_APB1PeriphClockLPModeCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_APB1PeriphClockLPModeCmd(uint32_t RCC_APB1Periph, FunctionalState NewState)
{
 8000b80:	4b04      	ldr	r3, [pc, #16]	; (8000b94 <RCC_APB1PeriphClockLPModeCmd+0x14>)
  /* Check the parameters */
  assert_param(IS_RCC_APB1_PERIPH(RCC_APB1Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    RCC->APB1LPENR |= RCC_APB1Periph;
 8000b82:	6e1a      	ldr	r2, [r3, #96]	; 0x60
void RCC_APB1PeriphClockLPModeCmd(uint32_t RCC_APB1Periph, FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_RCC_APB1_PERIPH(RCC_APB1Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8000b84:	b109      	cbz	r1, 8000b8a <RCC_APB1PeriphClockLPModeCmd+0xa>
  {
    RCC->APB1LPENR |= RCC_APB1Periph;
 8000b86:	4310      	orrs	r0, r2
 8000b88:	e001      	b.n	8000b8e <RCC_APB1PeriphClockLPModeCmd+0xe>
  }
  else
  {
    RCC->APB1LPENR &= ~RCC_APB1Periph;
 8000b8a:	ea22 0000 	bic.w	r0, r2, r0
 8000b8e:	6618      	str	r0, [r3, #96]	; 0x60
 8000b90:	4770      	bx	lr
 8000b92:	bf00      	nop
 8000b94:	40023800 	.word	0x40023800

08000b98 <RCC_APB2PeriphClockLPModeCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_APB2PeriphClockLPModeCmd(uint32_t RCC_APB2Periph, FunctionalState NewState)
{
 8000b98:	4b04      	ldr	r3, [pc, #16]	; (8000bac <RCC_APB2PeriphClockLPModeCmd+0x14>)
  /* Check the parameters */
  assert_param(IS_RCC_APB2_PERIPH(RCC_APB2Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    RCC->APB2LPENR |= RCC_APB2Periph;
 8000b9a:	6e5a      	ldr	r2, [r3, #100]	; 0x64
void RCC_APB2PeriphClockLPModeCmd(uint32_t RCC_APB2Periph, FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_RCC_APB2_PERIPH(RCC_APB2Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8000b9c:	b109      	cbz	r1, 8000ba2 <RCC_APB2PeriphClockLPModeCmd+0xa>
  {
    RCC->APB2LPENR |= RCC_APB2Periph;
 8000b9e:	4310      	orrs	r0, r2
 8000ba0:	e001      	b.n	8000ba6 <RCC_APB2PeriphClockLPModeCmd+0xe>
  }
  else
  {
    RCC->APB2LPENR &= ~RCC_APB2Periph;
 8000ba2:	ea22 0000 	bic.w	r0, r2, r0
 8000ba6:	6658      	str	r0, [r3, #100]	; 0x64
 8000ba8:	4770      	bx	lr
 8000baa:	bf00      	nop
 8000bac:	40023800 	.word	0x40023800

08000bb0 <RCC_ITConfig>:
  * @param  NewState: new state of the specified RCC interrupts.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_ITConfig(uint8_t RCC_IT, FunctionalState NewState)
{
 8000bb0:	4b04      	ldr	r3, [pc, #16]	; (8000bc4 <RCC_ITConfig+0x14>)
  assert_param(IS_RCC_IT(RCC_IT));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    /* Perform Byte access to RCC_CIR[14:8] bits to enable the selected interrupts */
    *(__IO uint8_t *) CIR_BYTE2_ADDRESS |= RCC_IT;
 8000bb2:	781a      	ldrb	r2, [r3, #0]
void RCC_ITConfig(uint8_t RCC_IT, FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_RCC_IT(RCC_IT));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8000bb4:	b109      	cbz	r1, 8000bba <RCC_ITConfig+0xa>
  {
    /* Perform Byte access to RCC_CIR[14:8] bits to enable the selected interrupts */
    *(__IO uint8_t *) CIR_BYTE2_ADDRESS |= RCC_IT;
 8000bb6:	4310      	orrs	r0, r2
 8000bb8:	e001      	b.n	8000bbe <RCC_ITConfig+0xe>
  }
  else
  {
    /* Perform Byte access to RCC_CIR[14:8] bits to disable the selected interrupts */
    *(__IO uint8_t *) CIR_BYTE2_ADDRESS &= (uint8_t)~RCC_IT;
 8000bba:	ea22 0000 	bic.w	r0, r2, r0
 8000bbe:	7018      	strb	r0, [r3, #0]
 8000bc0:	4770      	bx	lr
 8000bc2:	bf00      	nop
 8000bc4:	4002380d 	.word	0x4002380d

08000bc8 <RCC_GetFlagStatus>:

  /* Check the parameters */
  assert_param(IS_RCC_FLAG(RCC_FLAG));

  /* Get the RCC register index */
  tmp = RCC_FLAG >> 5;
 8000bc8:	0943      	lsrs	r3, r0, #5
  if (tmp == 1)               /* The flag to check is in CR register */
 8000bca:	2b01      	cmp	r3, #1
 8000bcc:	4a07      	ldr	r2, [pc, #28]	; (8000bec <RCC_GetFlagStatus+0x24>)
 8000bce:	d101      	bne.n	8000bd4 <RCC_GetFlagStatus+0xc>
  {
    statusreg = RCC->CR;
 8000bd0:	6813      	ldr	r3, [r2, #0]
 8000bd2:	e003      	b.n	8000bdc <RCC_GetFlagStatus+0x14>
  }
  else if (tmp == 2)          /* The flag to check is in BDCR register */
 8000bd4:	2b02      	cmp	r3, #2
  {
    statusreg = RCC->BDCR;
 8000bd6:	bf0c      	ite	eq
 8000bd8:	6f13      	ldreq	r3, [r2, #112]	; 0x70
  }
  else                       /* The flag to check is in CSR register */
  {
    statusreg = RCC->CSR;
 8000bda:	6f53      	ldrne	r3, [r2, #116]	; 0x74
  }

  /* Get the flag position */
  tmp = RCC_FLAG & FLAG_MASK;
 8000bdc:	f000 001f 	and.w	r0, r0, #31
  if ((statusreg & ((uint32_t)1 << tmp)) != (uint32_t)RESET)
 8000be0:	fa33 f000 	lsrs.w	r0, r3, r0
  {
    bitstatus = RESET;
  }
  /* Return the flag status */
  return bitstatus;
}
 8000be4:	f000 0001 	and.w	r0, r0, #1
 8000be8:	4770      	bx	lr
 8000bea:	bf00      	nop
 8000bec:	40023800 	.word	0x40023800

08000bf0 <RCC_WaitForHSEStartUp>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: HSE oscillator is stable and ready to use
  *          - ERROR: HSE oscillator not yet ready
  */
ErrorStatus RCC_WaitForHSEStartUp(void)
{
 8000bf0:	b507      	push	{r0, r1, r2, lr}
  __IO uint32_t startupcounter = 0;
 8000bf2:	2300      	movs	r3, #0
 8000bf4:	9301      	str	r3, [sp, #4]
  ErrorStatus status = ERROR;
  FlagStatus hsestatus = RESET;
  /* Wait till HSE is ready and if Time out is reached exit */
  do
  {
    hsestatus = RCC_GetFlagStatus(RCC_FLAG_HSERDY);
 8000bf6:	2031      	movs	r0, #49	; 0x31
 8000bf8:	f7ff ffe6 	bl	8000bc8 <RCC_GetFlagStatus>
    startupcounter++;
 8000bfc:	9b01      	ldr	r3, [sp, #4]
 8000bfe:	3301      	adds	r3, #1
 8000c00:	9301      	str	r3, [sp, #4]
  } while((startupcounter != HSE_STARTUP_TIMEOUT) && (hsestatus == RESET));
 8000c02:	9b01      	ldr	r3, [sp, #4]
 8000c04:	f5b3 6fa0 	cmp.w	r3, #1280	; 0x500
 8000c08:	d001      	beq.n	8000c0e <RCC_WaitForHSEStartUp+0x1e>
 8000c0a:	2800      	cmp	r0, #0
 8000c0c:	d0f3      	beq.n	8000bf6 <RCC_WaitForHSEStartUp+0x6>

  if (RCC_GetFlagStatus(RCC_FLAG_HSERDY) != RESET)
 8000c0e:	2031      	movs	r0, #49	; 0x31
 8000c10:	f7ff ffda 	bl	8000bc8 <RCC_GetFlagStatus>
  else
  {
    status = ERROR;
  }
  return (status);
}
 8000c14:	3000      	adds	r0, #0
 8000c16:	bf18      	it	ne
 8000c18:	2001      	movne	r0, #1
 8000c1a:	bd0e      	pop	{r1, r2, r3, pc}

08000c1c <RCC_ClearFlag>:
  * @retval None
  */
void RCC_ClearFlag(void)
{
  /* Set RMVF bit to clear the reset flags */
  RCC->CSR |= RCC_CSR_RMVF;
 8000c1c:	4b02      	ldr	r3, [pc, #8]	; (8000c28 <RCC_ClearFlag+0xc>)
 8000c1e:	6f5a      	ldr	r2, [r3, #116]	; 0x74
 8000c20:	f042 7280 	orr.w	r2, r2, #16777216	; 0x1000000
 8000c24:	675a      	str	r2, [r3, #116]	; 0x74
}
 8000c26:	4770      	bx	lr
 8000c28:	40023800 	.word	0x40023800

08000c2c <RCC_GetITStatus>:

  /* Check the parameters */
  assert_param(IS_RCC_GET_IT(RCC_IT));

  /* Check the status of the specified RCC interrupt */
  if ((RCC->CIR & RCC_IT) != (uint32_t)RESET)
 8000c2c:	4b03      	ldr	r3, [pc, #12]	; (8000c3c <RCC_GetITStatus+0x10>)
 8000c2e:	68db      	ldr	r3, [r3, #12]
  {
    bitstatus = SET;
 8000c30:	4218      	tst	r0, r3
  {
    bitstatus = RESET;
  }
  /* Return the RCC_IT status */
  return  bitstatus;
}
 8000c32:	bf0c      	ite	eq
 8000c34:	2000      	moveq	r0, #0
 8000c36:	2001      	movne	r0, #1
 8000c38:	4770      	bx	lr
 8000c3a:	bf00      	nop
 8000c3c:	40023800 	.word	0x40023800

08000c40 <RCC_ClearITPendingBit>:
  /* Check the parameters */
  assert_param(IS_RCC_CLEAR_IT(RCC_IT));

  /* Perform Byte access to RCC_CIR[23:16] bits to clear the selected interrupt
     pending bits */
  *(__IO uint8_t *) CIR_BYTE3_ADDRESS = RCC_IT;
 8000c40:	4b01      	ldr	r3, [pc, #4]	; (8000c48 <RCC_ClearITPendingBit+0x8>)
 8000c42:	7018      	strb	r0, [r3, #0]
}
 8000c44:	4770      	bx	lr
 8000c46:	bf00      	nop
 8000c48:	4002380e 	.word	0x4002380e

08000c4c <USART_DeInit>:
  * @param  USARTx: where x can be 1, 2, 3, 4, 5 or 6 to select the USART or 
  *         UART peripheral.
  * @retval None
  */
void USART_DeInit(USART_TypeDef* USARTx)
{
 8000c4c:	b508      	push	{r3, lr}
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));

  if (USARTx == USART1)
 8000c4e:	4b23      	ldr	r3, [pc, #140]	; (8000cdc <USART_DeInit+0x90>)
 8000c50:	4298      	cmp	r0, r3
 8000c52:	d105      	bne.n	8000c60 <USART_DeInit+0x14>
  {
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_USART1, ENABLE);
 8000c54:	2010      	movs	r0, #16
 8000c56:	2101      	movs	r1, #1
 8000c58:	f7ff ff62 	bl	8000b20 <RCC_APB2PeriphResetCmd>
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_USART1, DISABLE);
 8000c5c:	2010      	movs	r0, #16
 8000c5e:	e037      	b.n	8000cd0 <USART_DeInit+0x84>
  }
  else if (USARTx == USART2)
 8000c60:	4b1f      	ldr	r3, [pc, #124]	; (8000ce0 <USART_DeInit+0x94>)
 8000c62:	4298      	cmp	r0, r3
 8000c64:	d107      	bne.n	8000c76 <USART_DeInit+0x2a>
  {
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_USART2, ENABLE);
 8000c66:	f44f 3000 	mov.w	r0, #131072	; 0x20000
 8000c6a:	2101      	movs	r1, #1
 8000c6c:	f7ff ff4c 	bl	8000b08 <RCC_APB1PeriphResetCmd>
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_USART2, DISABLE);
 8000c70:	f44f 3000 	mov.w	r0, #131072	; 0x20000
 8000c74:	e009      	b.n	8000c8a <USART_DeInit+0x3e>
  }
  else if (USARTx == USART3)
 8000c76:	4b1b      	ldr	r3, [pc, #108]	; (8000ce4 <USART_DeInit+0x98>)
 8000c78:	4298      	cmp	r0, r3
 8000c7a:	d10b      	bne.n	8000c94 <USART_DeInit+0x48>
  {
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_USART3, ENABLE);
 8000c7c:	f44f 2080 	mov.w	r0, #262144	; 0x40000
 8000c80:	2101      	movs	r1, #1
 8000c82:	f7ff ff41 	bl	8000b08 <RCC_APB1PeriphResetCmd>
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_USART3, DISABLE);
 8000c86:	f44f 2080 	mov.w	r0, #262144	; 0x40000
 8000c8a:	2100      	movs	r1, #0
    { 
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_USART6, ENABLE);
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_USART6, DISABLE);
    }
  }
}
 8000c8c:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_USART2, DISABLE);
  }
  else if (USARTx == USART3)
  {
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_USART3, ENABLE);
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_USART3, DISABLE);
 8000c90:	f7ff bf3a 	b.w	8000b08 <RCC_APB1PeriphResetCmd>
  }    
  else if (USARTx == UART4)
 8000c94:	4b14      	ldr	r3, [pc, #80]	; (8000ce8 <USART_DeInit+0x9c>)
 8000c96:	4298      	cmp	r0, r3
 8000c98:	d107      	bne.n	8000caa <USART_DeInit+0x5e>
  {
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_UART4, ENABLE);
 8000c9a:	f44f 2000 	mov.w	r0, #524288	; 0x80000
 8000c9e:	2101      	movs	r1, #1
 8000ca0:	f7ff ff32 	bl	8000b08 <RCC_APB1PeriphResetCmd>
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_UART4, DISABLE);
 8000ca4:	f44f 2000 	mov.w	r0, #524288	; 0x80000
 8000ca8:	e7ef      	b.n	8000c8a <USART_DeInit+0x3e>
  }
  else if (USARTx == UART5)
 8000caa:	4b10      	ldr	r3, [pc, #64]	; (8000cec <USART_DeInit+0xa0>)
 8000cac:	4298      	cmp	r0, r3
 8000cae:	d107      	bne.n	8000cc0 <USART_DeInit+0x74>
  {
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_UART5, ENABLE);
 8000cb0:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 8000cb4:	2101      	movs	r1, #1
 8000cb6:	f7ff ff27 	bl	8000b08 <RCC_APB1PeriphResetCmd>
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_UART5, DISABLE);
 8000cba:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 8000cbe:	e7e4      	b.n	8000c8a <USART_DeInit+0x3e>
  }     
  else
  {
    if (USARTx == USART6)
 8000cc0:	4b0b      	ldr	r3, [pc, #44]	; (8000cf0 <USART_DeInit+0xa4>)
 8000cc2:	4298      	cmp	r0, r3
 8000cc4:	d109      	bne.n	8000cda <USART_DeInit+0x8e>
    { 
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_USART6, ENABLE);
 8000cc6:	2020      	movs	r0, #32
 8000cc8:	2101      	movs	r1, #1
 8000cca:	f7ff ff29 	bl	8000b20 <RCC_APB2PeriphResetCmd>
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_USART6, DISABLE);
 8000cce:	2020      	movs	r0, #32
 8000cd0:	2100      	movs	r1, #0
    }
  }
}
 8000cd2:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  else
  {
    if (USARTx == USART6)
    { 
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_USART6, ENABLE);
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_USART6, DISABLE);
 8000cd6:	f7ff bf23 	b.w	8000b20 <RCC_APB2PeriphResetCmd>
 8000cda:	bd08      	pop	{r3, pc}
 8000cdc:	40011000 	.word	0x40011000
 8000ce0:	40004400 	.word	0x40004400
 8000ce4:	40004800 	.word	0x40004800
 8000ce8:	40004c00 	.word	0x40004c00
 8000cec:	40005000 	.word	0x40005000
 8000cf0:	40011400 	.word	0x40011400

08000cf4 <USART_Init>:
  {
    assert_param(IS_USART_1236_PERIPH(USARTx));
  }

/*---------------------------- USART CR2 Configuration -----------------------*/
  tmpreg = USARTx->CR2;
 8000cf4:	8a03      	ldrh	r3, [r0, #16]
  /* Clear STOP[13:12] bits */
  tmpreg &= (uint32_t)~((uint32_t)USART_CR2_STOP);

  /* Configure the USART Stop Bits, Clock, CPOL, CPHA and LastBit :
      Set STOP[13:12] bits according to USART_StopBits value */
  tmpreg |= (uint32_t)USART_InitStruct->USART_StopBits;
 8000cf6:	88ca      	ldrh	r2, [r1, #6]
  {
    assert_param(IS_USART_1236_PERIPH(USARTx));
  }

/*---------------------------- USART CR2 Configuration -----------------------*/
  tmpreg = USARTx->CR2;
 8000cf8:	b29b      	uxth	r3, r3

  /* Clear STOP[13:12] bits */
  tmpreg &= (uint32_t)~((uint32_t)USART_CR2_STOP);
 8000cfa:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
  * @param  USART_InitStruct: pointer to a USART_InitTypeDef structure that contains
  *         the configuration information for the specified USART peripheral.
  * @retval None
  */
void USART_Init(USART_TypeDef* USARTx, USART_InitTypeDef* USART_InitStruct)
{
 8000cfe:	b530      	push	{r4, r5, lr}
  /* Configure the USART Stop Bits, Clock, CPOL, CPHA and LastBit :
      Set STOP[13:12] bits according to USART_StopBits value */
  tmpreg |= (uint32_t)USART_InitStruct->USART_StopBits;
  
  /* Write to USART CR2 */
  USARTx->CR2 = (uint16_t)tmpreg;
 8000d00:	4313      	orrs	r3, r2
  * @param  USART_InitStruct: pointer to a USART_InitTypeDef structure that contains
  *         the configuration information for the specified USART peripheral.
  * @retval None
  */
void USART_Init(USART_TypeDef* USARTx, USART_InitTypeDef* USART_InitStruct)
{
 8000d02:	460d      	mov	r5, r1
  /* Configure the USART Stop Bits, Clock, CPOL, CPHA and LastBit :
      Set STOP[13:12] bits according to USART_StopBits value */
  tmpreg |= (uint32_t)USART_InitStruct->USART_StopBits;
  
  /* Write to USART CR2 */
  USARTx->CR2 = (uint16_t)tmpreg;
 8000d04:	8203      	strh	r3, [r0, #16]

/*---------------------------- USART CR1 Configuration -----------------------*/
  tmpreg = USARTx->CR1;
 8000d06:	8983      	ldrh	r3, [r0, #12]

  /* Configure the USART Word Length, Parity and mode: 
     Set the M bits according to USART_WordLength value 
     Set PCE and PS bits according to USART_Parity value
     Set TE and RE bits according to USART_Mode value */
  tmpreg |= (uint32_t)USART_InitStruct->USART_WordLength | USART_InitStruct->USART_Parity |
 8000d08:	8909      	ldrh	r1, [r1, #8]
 8000d0a:	88aa      	ldrh	r2, [r5, #4]

/*---------------------------- USART CR1 Configuration -----------------------*/
  tmpreg = USARTx->CR1;

  /* Clear M, PCE, PS, TE and RE bits */
  tmpreg &= (uint32_t)~((uint32_t)CR1_CLEAR_MASK);
 8000d0c:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600

  /* Configure the USART Word Length, Parity and mode: 
     Set the M bits according to USART_WordLength value 
     Set PCE and PS bits according to USART_Parity value
     Set TE and RE bits according to USART_Mode value */
  tmpreg |= (uint32_t)USART_InitStruct->USART_WordLength | USART_InitStruct->USART_Parity |
 8000d10:	430a      	orrs	r2, r1
 8000d12:	8969      	ldrh	r1, [r5, #10]

/*---------------------------- USART CR1 Configuration -----------------------*/
  tmpreg = USARTx->CR1;

  /* Clear M, PCE, PS, TE and RE bits */
  tmpreg &= (uint32_t)~((uint32_t)CR1_CLEAR_MASK);
 8000d14:	f023 030c 	bic.w	r3, r3, #12
 8000d18:	041b      	lsls	r3, r3, #16

  /* Configure the USART Word Length, Parity and mode: 
     Set the M bits according to USART_WordLength value 
     Set PCE and PS bits according to USART_Parity value
     Set TE and RE bits according to USART_Mode value */
  tmpreg |= (uint32_t)USART_InitStruct->USART_WordLength | USART_InitStruct->USART_Parity |
 8000d1a:	430a      	orrs	r2, r1

/*---------------------------- USART CR1 Configuration -----------------------*/
  tmpreg = USARTx->CR1;

  /* Clear M, PCE, PS, TE and RE bits */
  tmpreg &= (uint32_t)~((uint32_t)CR1_CLEAR_MASK);
 8000d1c:	0c1b      	lsrs	r3, r3, #16

  /* Configure the USART Word Length, Parity and mode: 
     Set the M bits according to USART_WordLength value 
     Set PCE and PS bits according to USART_Parity value
     Set TE and RE bits according to USART_Mode value */
  tmpreg |= (uint32_t)USART_InitStruct->USART_WordLength | USART_InitStruct->USART_Parity |
 8000d1e:	b292      	uxth	r2, r2
            USART_InitStruct->USART_Mode;

  /* Write to USART CR1 */
  USARTx->CR1 = (uint16_t)tmpreg;
 8000d20:	4313      	orrs	r3, r2
 8000d22:	8183      	strh	r3, [r0, #12]

/*---------------------------- USART CR3 Configuration -----------------------*/  
  tmpreg = USARTx->CR3;
 8000d24:	8a83      	ldrh	r3, [r0, #20]
  /* Clear CTSE and RTSE bits */
  tmpreg &= (uint32_t)~((uint32_t)CR3_CLEAR_MASK);

  /* Configure the USART HFC : 
      Set CTSE and RTSE bits according to USART_HardwareFlowControl value */
  tmpreg |= USART_InitStruct->USART_HardwareFlowControl;
 8000d26:	89aa      	ldrh	r2, [r5, #12]

  /* Write to USART CR1 */
  USARTx->CR1 = (uint16_t)tmpreg;

/*---------------------------- USART CR3 Configuration -----------------------*/  
  tmpreg = USARTx->CR3;
 8000d28:	b29b      	uxth	r3, r3

  /* Clear CTSE and RTSE bits */
  tmpreg &= (uint32_t)~((uint32_t)CR3_CLEAR_MASK);
 8000d2a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
  /* Configure the USART HFC : 
      Set CTSE and RTSE bits according to USART_HardwareFlowControl value */
  tmpreg |= USART_InitStruct->USART_HardwareFlowControl;

  /* Write to USART CR3 */
  USARTx->CR3 = (uint16_t)tmpreg;
 8000d2e:	4313      	orrs	r3, r2
  * @param  USART_InitStruct: pointer to a USART_InitTypeDef structure that contains
  *         the configuration information for the specified USART peripheral.
  * @retval None
  */
void USART_Init(USART_TypeDef* USARTx, USART_InitTypeDef* USART_InitStruct)
{
 8000d30:	b085      	sub	sp, #20
  /* Configure the USART HFC : 
      Set CTSE and RTSE bits according to USART_HardwareFlowControl value */
  tmpreg |= USART_InitStruct->USART_HardwareFlowControl;

  /* Write to USART CR3 */
  USARTx->CR3 = (uint16_t)tmpreg;
 8000d32:	8283      	strh	r3, [r0, #20]
  * @param  USART_InitStruct: pointer to a USART_InitTypeDef structure that contains
  *         the configuration information for the specified USART peripheral.
  * @retval None
  */
void USART_Init(USART_TypeDef* USARTx, USART_InitTypeDef* USART_InitStruct)
{
 8000d34:	4604      	mov	r4, r0
  /* Write to USART CR3 */
  USARTx->CR3 = (uint16_t)tmpreg;

/*---------------------------- USART BRR Configuration -----------------------*/
  /* Configure the USART Baud Rate */
  RCC_GetClocksFreq(&RCC_ClocksStatus);
 8000d36:	4668      	mov	r0, sp
 8000d38:	f7ff fe16 	bl	8000968 <RCC_GetClocksFreq>

  if ((USARTx == USART1) || (USARTx == USART6))
 8000d3c:	4b1a      	ldr	r3, [pc, #104]	; (8000da8 <USART_Init+0xb4>)
 8000d3e:	429c      	cmp	r4, r3
 8000d40:	d003      	beq.n	8000d4a <USART_Init+0x56>
 8000d42:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8000d46:	429c      	cmp	r4, r3
 8000d48:	d101      	bne.n	8000d4e <USART_Init+0x5a>
  {
    apbclock = RCC_ClocksStatus.PCLK2_Frequency;
 8000d4a:	9b03      	ldr	r3, [sp, #12]
 8000d4c:	e000      	b.n	8000d50 <USART_Init+0x5c>
  }
  else
  {
    apbclock = RCC_ClocksStatus.PCLK1_Frequency;
 8000d4e:	9b02      	ldr	r3, [sp, #8]
  }
  
  /* Determine the integer part */
  if ((USARTx->CR1 & USART_CR1_OVER8) != 0)
 8000d50:	89a2      	ldrh	r2, [r4, #12]
 8000d52:	b212      	sxth	r2, r2
 8000d54:	2a00      	cmp	r2, #0
 8000d56:	f04f 0119 	mov.w	r1, #25
 8000d5a:	682a      	ldr	r2, [r5, #0]
  {
    /* Integer part computing in case Oversampling mode is 8 Samples */
    integerdivider = ((25 * apbclock) / (2 * (USART_InitStruct->USART_BaudRate)));    
 8000d5c:	fb01 f103 	mul.w	r1, r1, r3
  {
    apbclock = RCC_ClocksStatus.PCLK1_Frequency;
  }
  
  /* Determine the integer part */
  if ((USARTx->CR1 & USART_CR1_OVER8) != 0)
 8000d60:	da01      	bge.n	8000d66 <USART_Init+0x72>
  {
    /* Integer part computing in case Oversampling mode is 8 Samples */
    integerdivider = ((25 * apbclock) / (2 * (USART_InitStruct->USART_BaudRate)));    
 8000d62:	0052      	lsls	r2, r2, #1
 8000d64:	e000      	b.n	8000d68 <USART_Init+0x74>
  }
  else /* if ((USARTx->CR1 & USART_CR1_OVER8) == 0) */
  {
    /* Integer part computing in case Oversampling mode is 16 Samples */
    integerdivider = ((25 * apbclock) / (4 * (USART_InitStruct->USART_BaudRate)));    
 8000d66:	0092      	lsls	r2, r2, #2
  }
  tmpreg = (integerdivider / 100) << 4;
 8000d68:	2364      	movs	r3, #100	; 0x64
    integerdivider = ((25 * apbclock) / (2 * (USART_InitStruct->USART_BaudRate)));    
  }
  else /* if ((USARTx->CR1 & USART_CR1_OVER8) == 0) */
  {
    /* Integer part computing in case Oversampling mode is 16 Samples */
    integerdivider = ((25 * apbclock) / (4 * (USART_InitStruct->USART_BaudRate)));    
 8000d6a:	fbb1 f1f2 	udiv	r1, r1, r2
  }
  tmpreg = (integerdivider / 100) << 4;
 8000d6e:	fbb1 f2f3 	udiv	r2, r1, r3
 8000d72:	0112      	lsls	r2, r2, #4

  /* Determine the fractional part */
  fractionaldivider = integerdivider - (100 * (tmpreg >> 4));
 8000d74:	0910      	lsrs	r0, r2, #4
 8000d76:	fb03 1110 	mls	r1, r3, r0, r1

  /* Implement the fractional part in the register */
  if ((USARTx->CR1 & USART_CR1_OVER8) != 0)
 8000d7a:	89a0      	ldrh	r0, [r4, #12]
 8000d7c:	b200      	sxth	r0, r0
 8000d7e:	2800      	cmp	r0, #0
 8000d80:	da06      	bge.n	8000d90 <USART_Init+0x9c>
  {
    tmpreg |= ((((fractionaldivider * 8) + 50) / 100)) & ((uint8_t)0x07);
 8000d82:	00c9      	lsls	r1, r1, #3
 8000d84:	3132      	adds	r1, #50	; 0x32
 8000d86:	fbb1 f3f3 	udiv	r3, r1, r3
 8000d8a:	f003 0307 	and.w	r3, r3, #7
 8000d8e:	e005      	b.n	8000d9c <USART_Init+0xa8>
  }
  else /* if ((USARTx->CR1 & USART_CR1_OVER8) == 0) */
  {
    tmpreg |= ((((fractionaldivider * 16) + 50) / 100)) & ((uint8_t)0x0F);
 8000d90:	0109      	lsls	r1, r1, #4
 8000d92:	3132      	adds	r1, #50	; 0x32
 8000d94:	fbb1 f3f3 	udiv	r3, r1, r3
 8000d98:	f003 030f 	and.w	r3, r3, #15
 8000d9c:	431a      	orrs	r2, r3
  }
  
  /* Write to USART BRR register */
  USARTx->BRR = (uint16_t)tmpreg;
 8000d9e:	b292      	uxth	r2, r2
 8000da0:	8122      	strh	r2, [r4, #8]
}
 8000da2:	b005      	add	sp, #20
 8000da4:	bd30      	pop	{r4, r5, pc}
 8000da6:	bf00      	nop
 8000da8:	40011000 	.word	0x40011000

08000dac <USART_StructInit>:
  * @retval None
  */
void USART_StructInit(USART_InitTypeDef* USART_InitStruct)
{
  /* USART_InitStruct members default value */
  USART_InitStruct->USART_BaudRate = 9600;
 8000dac:	f44f 5316 	mov.w	r3, #9600	; 0x2580
 8000db0:	6003      	str	r3, [r0, #0]
  USART_InitStruct->USART_WordLength = USART_WordLength_8b;
  USART_InitStruct->USART_StopBits = USART_StopBits_1;
  USART_InitStruct->USART_Parity = USART_Parity_No ;
  USART_InitStruct->USART_Mode = USART_Mode_Rx | USART_Mode_Tx;
 8000db2:	220c      	movs	r2, #12
  */
void USART_StructInit(USART_InitTypeDef* USART_InitStruct)
{
  /* USART_InitStruct members default value */
  USART_InitStruct->USART_BaudRate = 9600;
  USART_InitStruct->USART_WordLength = USART_WordLength_8b;
 8000db4:	2300      	movs	r3, #0
 8000db6:	8083      	strh	r3, [r0, #4]
  USART_InitStruct->USART_StopBits = USART_StopBits_1;
 8000db8:	80c3      	strh	r3, [r0, #6]
  USART_InitStruct->USART_Parity = USART_Parity_No ;
 8000dba:	8103      	strh	r3, [r0, #8]
  USART_InitStruct->USART_Mode = USART_Mode_Rx | USART_Mode_Tx;
 8000dbc:	8142      	strh	r2, [r0, #10]
  USART_InitStruct->USART_HardwareFlowControl = USART_HardwareFlowControl_None;  
 8000dbe:	8183      	strh	r3, [r0, #12]
}
 8000dc0:	4770      	bx	lr

08000dc2 <USART_ClockInit>:
  /* Set CLKEN bit according to USART_Clock value */
  /* Set CPOL bit according to USART_CPOL value */
  /* Set CPHA bit according to USART_CPHA value */
  /* Set LBCL bit according to USART_LastBit value */
  tmpreg |= (uint32_t)USART_ClockInitStruct->USART_Clock | USART_ClockInitStruct->USART_CPOL | 
                 USART_ClockInitStruct->USART_CPHA | USART_ClockInitStruct->USART_LastBit;
 8000dc2:	880b      	ldrh	r3, [r1, #0]
  assert_param(IS_USART_CPOL(USART_ClockInitStruct->USART_CPOL));
  assert_param(IS_USART_CPHA(USART_ClockInitStruct->USART_CPHA));
  assert_param(IS_USART_LASTBIT(USART_ClockInitStruct->USART_LastBit));
  
/*---------------------------- USART CR2 Configuration -----------------------*/
  tmpreg = USARTx->CR2;
 8000dc4:	8a02      	ldrh	r2, [r0, #16]
  *         contains the configuration information for the specified  USART peripheral.
  * @note   The Smart Card and Synchronous modes are not available for UART4 and UART5.    
  * @retval None
  */
void USART_ClockInit(USART_TypeDef* USARTx, USART_ClockInitTypeDef* USART_ClockInitStruct)
{
 8000dc6:	b510      	push	{r4, lr}
  /* Set CLKEN bit according to USART_Clock value */
  /* Set CPOL bit according to USART_CPOL value */
  /* Set CPHA bit according to USART_CPHA value */
  /* Set LBCL bit according to USART_LastBit value */
  tmpreg |= (uint32_t)USART_ClockInitStruct->USART_Clock | USART_ClockInitStruct->USART_CPOL | 
                 USART_ClockInitStruct->USART_CPHA | USART_ClockInitStruct->USART_LastBit;
 8000dc8:	884c      	ldrh	r4, [r1, #2]
 8000dca:	4323      	orrs	r3, r4
 8000dcc:	888c      	ldrh	r4, [r1, #4]
 8000dce:	88c9      	ldrh	r1, [r1, #6]
 8000dd0:	4323      	orrs	r3, r4
  assert_param(IS_USART_CPOL(USART_ClockInitStruct->USART_CPOL));
  assert_param(IS_USART_CPHA(USART_ClockInitStruct->USART_CPHA));
  assert_param(IS_USART_LASTBIT(USART_ClockInitStruct->USART_LastBit));
  
/*---------------------------- USART CR2 Configuration -----------------------*/
  tmpreg = USARTx->CR2;
 8000dd2:	b292      	uxth	r2, r2
  /* Set CLKEN bit according to USART_Clock value */
  /* Set CPOL bit according to USART_CPOL value */
  /* Set CPHA bit according to USART_CPHA value */
  /* Set LBCL bit according to USART_LastBit value */
  tmpreg |= (uint32_t)USART_ClockInitStruct->USART_Clock | USART_ClockInitStruct->USART_CPOL | 
                 USART_ClockInitStruct->USART_CPHA | USART_ClockInitStruct->USART_LastBit;
 8000dd4:	430b      	orrs	r3, r1
  assert_param(IS_USART_LASTBIT(USART_ClockInitStruct->USART_LastBit));
  
/*---------------------------- USART CR2 Configuration -----------------------*/
  tmpreg = USARTx->CR2;
  /* Clear CLKEN, CPOL, CPHA and LBCL bits */
  tmpreg &= (uint32_t)~((uint32_t)CR2_CLOCK_CLEAR_MASK);
 8000dd6:	f422 6270 	bic.w	r2, r2, #3840	; 0xf00
  /* Set CLKEN bit according to USART_Clock value */
  /* Set CPOL bit according to USART_CPOL value */
  /* Set CPHA bit according to USART_CPHA value */
  /* Set LBCL bit according to USART_LastBit value */
  tmpreg |= (uint32_t)USART_ClockInitStruct->USART_Clock | USART_ClockInitStruct->USART_CPOL | 
                 USART_ClockInitStruct->USART_CPHA | USART_ClockInitStruct->USART_LastBit;
 8000dda:	b29b      	uxth	r3, r3
  /* Write to USART CR2 */
  USARTx->CR2 = (uint16_t)tmpreg;
 8000ddc:	4313      	orrs	r3, r2
 8000dde:	8203      	strh	r3, [r0, #16]
}
 8000de0:	bd10      	pop	{r4, pc}

08000de2 <USART_ClockStructInit>:
  * @retval None
  */
void USART_ClockStructInit(USART_ClockInitTypeDef* USART_ClockInitStruct)
{
  /* USART_ClockInitStruct members default value */
  USART_ClockInitStruct->USART_Clock = USART_Clock_Disable;
 8000de2:	2300      	movs	r3, #0
 8000de4:	8003      	strh	r3, [r0, #0]
  USART_ClockInitStruct->USART_CPOL = USART_CPOL_Low;
 8000de6:	8043      	strh	r3, [r0, #2]
  USART_ClockInitStruct->USART_CPHA = USART_CPHA_1Edge;
 8000de8:	8083      	strh	r3, [r0, #4]
  USART_ClockInitStruct->USART_LastBit = USART_LastBit_Disable;
 8000dea:	80c3      	strh	r3, [r0, #6]
}
 8000dec:	4770      	bx	lr

08000dee <USART_Cmd>:
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
  {
    /* Enable the selected USART by setting the UE bit in the CR1 register */
    USARTx->CR1 |= USART_CR1_UE;
 8000dee:	8983      	ldrh	r3, [r0, #12]
{
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 8000df0:	b119      	cbz	r1, 8000dfa <USART_Cmd+0xc>
  {
    /* Enable the selected USART by setting the UE bit in the CR1 register */
    USARTx->CR1 |= USART_CR1_UE;
 8000df2:	b29b      	uxth	r3, r3
 8000df4:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8000df8:	e003      	b.n	8000e02 <USART_Cmd+0x14>
  }
  else
  {
    /* Disable the selected USART by clearing the UE bit in the CR1 register */
    USARTx->CR1 &= (uint16_t)~((uint16_t)USART_CR1_UE);
 8000dfa:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8000dfe:	041b      	lsls	r3, r3, #16
 8000e00:	0c1b      	lsrs	r3, r3, #16
 8000e02:	8183      	strh	r3, [r0, #12]
 8000e04:	4770      	bx	lr

08000e06 <USART_SetPrescaler>:
{ 
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  
  /* Clear the USART prescaler */
  USARTx->GTPR &= USART_GTPR_GT;
 8000e06:	8b03      	ldrh	r3, [r0, #24]
 8000e08:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
 8000e0c:	8303      	strh	r3, [r0, #24]
  /* Set the USART prescaler */
  USARTx->GTPR |= USART_Prescaler;
 8000e0e:	8b03      	ldrh	r3, [r0, #24]
 8000e10:	b29b      	uxth	r3, r3
 8000e12:	430b      	orrs	r3, r1
 8000e14:	8303      	strh	r3, [r0, #24]
}
 8000e16:	4770      	bx	lr

08000e18 <USART_OverSampling8Cmd>:
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
  {
    /* Enable the 8x Oversampling mode by setting the OVER8 bit in the CR1 register */
    USARTx->CR1 |= USART_CR1_OVER8;
 8000e18:	8983      	ldrh	r3, [r0, #12]
{
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 8000e1a:	b129      	cbz	r1, 8000e28 <USART_OverSampling8Cmd+0x10>
  {
    /* Enable the 8x Oversampling mode by setting the OVER8 bit in the CR1 register */
    USARTx->CR1 |= USART_CR1_OVER8;
 8000e1c:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8000e20:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8000e24:	b29b      	uxth	r3, r3
 8000e26:	e001      	b.n	8000e2c <USART_OverSampling8Cmd+0x14>
  }
  else
  {
    /* Disable the 8x Oversampling mode by clearing the OVER8 bit in the CR1 register */
    USARTx->CR1 &= (uint16_t)~((uint16_t)USART_CR1_OVER8);
 8000e28:	045b      	lsls	r3, r3, #17
 8000e2a:	0c5b      	lsrs	r3, r3, #17
 8000e2c:	8183      	strh	r3, [r0, #12]
 8000e2e:	4770      	bx	lr

08000e30 <USART_OneBitMethodCmd>:
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
  {
    /* Enable the one bit method by setting the ONEBITE bit in the CR3 register */
    USARTx->CR3 |= USART_CR3_ONEBIT;
 8000e30:	8a83      	ldrh	r3, [r0, #20]
{
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 8000e32:	b119      	cbz	r1, 8000e3c <USART_OneBitMethodCmd+0xc>
  {
    /* Enable the one bit method by setting the ONEBITE bit in the CR3 register */
    USARTx->CR3 |= USART_CR3_ONEBIT;
 8000e34:	b29b      	uxth	r3, r3
 8000e36:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8000e3a:	e003      	b.n	8000e44 <USART_OneBitMethodCmd+0x14>
  }
  else
  {
    /* Disable the one bit method by clearing the ONEBITE bit in the CR3 register */
    USARTx->CR3 &= (uint16_t)~((uint16_t)USART_CR3_ONEBIT);
 8000e3c:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8000e40:	041b      	lsls	r3, r3, #16
 8000e42:	0c1b      	lsrs	r3, r3, #16
 8000e44:	8283      	strh	r3, [r0, #20]
 8000e46:	4770      	bx	lr

08000e48 <USART_SendData>:
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_USART_DATA(Data)); 
    
  /* Transmit Data */
  USARTx->DR = (Data & (uint16_t)0x01FF);
 8000e48:	05c9      	lsls	r1, r1, #23
 8000e4a:	0dc9      	lsrs	r1, r1, #23
 8000e4c:	8081      	strh	r1, [r0, #4]
}
 8000e4e:	4770      	bx	lr

08000e50 <USART_ReceiveData>:
{
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  
  /* Receive Data */
  return (uint16_t)(USARTx->DR & (uint16_t)0x01FF);
 8000e50:	8880      	ldrh	r0, [r0, #4]
 8000e52:	05c0      	lsls	r0, r0, #23
}
 8000e54:	0dc0      	lsrs	r0, r0, #23
 8000e56:	4770      	bx	lr

08000e58 <USART_SetAddress>:
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_USART_ADDRESS(USART_Address)); 
    
  /* Clear the USART address */
  USARTx->CR2 &= (uint16_t)~((uint16_t)USART_CR2_ADD);
 8000e58:	8a03      	ldrh	r3, [r0, #16]
 8000e5a:	f023 030f 	bic.w	r3, r3, #15
 8000e5e:	041b      	lsls	r3, r3, #16
 8000e60:	0c1b      	lsrs	r3, r3, #16
 8000e62:	8203      	strh	r3, [r0, #16]
  /* Set the USART address node */
  USARTx->CR2 |= USART_Address;
 8000e64:	8a03      	ldrh	r3, [r0, #16]
 8000e66:	b29b      	uxth	r3, r3
 8000e68:	430b      	orrs	r3, r1
 8000e6a:	8203      	strh	r3, [r0, #16]
}
 8000e6c:	4770      	bx	lr

08000e6e <USART_ReceiverWakeUpCmd>:
  assert_param(IS_FUNCTIONAL_STATE(NewState)); 
  
  if (NewState != DISABLE)
  {
    /* Enable the USART mute mode  by setting the RWU bit in the CR1 register */
    USARTx->CR1 |= USART_CR1_RWU;
 8000e6e:	8983      	ldrh	r3, [r0, #12]
{
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_FUNCTIONAL_STATE(NewState)); 
  
  if (NewState != DISABLE)
 8000e70:	b119      	cbz	r1, 8000e7a <USART_ReceiverWakeUpCmd+0xc>
  {
    /* Enable the USART mute mode  by setting the RWU bit in the CR1 register */
    USARTx->CR1 |= USART_CR1_RWU;
 8000e72:	b29b      	uxth	r3, r3
 8000e74:	f043 0302 	orr.w	r3, r3, #2
 8000e78:	e003      	b.n	8000e82 <USART_ReceiverWakeUpCmd+0x14>
  }
  else
  {
    /* Disable the USART mute mode by clearing the RWU bit in the CR1 register */
    USARTx->CR1 &= (uint16_t)~((uint16_t)USART_CR1_RWU);
 8000e7a:	f023 0302 	bic.w	r3, r3, #2
 8000e7e:	041b      	lsls	r3, r3, #16
 8000e80:	0c1b      	lsrs	r3, r3, #16
 8000e82:	8183      	strh	r3, [r0, #12]
 8000e84:	4770      	bx	lr

08000e86 <USART_WakeUpConfig>:
{
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_USART_WAKEUP(USART_WakeUp));
  
  USARTx->CR1 &= (uint16_t)~((uint16_t)USART_CR1_WAKE);
 8000e86:	8983      	ldrh	r3, [r0, #12]
 8000e88:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8000e8c:	041b      	lsls	r3, r3, #16
 8000e8e:	0c1b      	lsrs	r3, r3, #16
 8000e90:	8183      	strh	r3, [r0, #12]
  USARTx->CR1 |= USART_WakeUp;
 8000e92:	8983      	ldrh	r3, [r0, #12]
 8000e94:	b29b      	uxth	r3, r3
 8000e96:	430b      	orrs	r3, r1
 8000e98:	8183      	strh	r3, [r0, #12]
}
 8000e9a:	4770      	bx	lr

08000e9c <USART_LINBreakDetectLengthConfig>:
{
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_USART_LIN_BREAK_DETECT_LENGTH(USART_LINBreakDetectLength));
  
  USARTx->CR2 &= (uint16_t)~((uint16_t)USART_CR2_LBDL);
 8000e9c:	8a03      	ldrh	r3, [r0, #16]
 8000e9e:	f023 0320 	bic.w	r3, r3, #32
 8000ea2:	041b      	lsls	r3, r3, #16
 8000ea4:	0c1b      	lsrs	r3, r3, #16
 8000ea6:	8203      	strh	r3, [r0, #16]
  USARTx->CR2 |= USART_LINBreakDetectLength;  
 8000ea8:	8a03      	ldrh	r3, [r0, #16]
 8000eaa:	b29b      	uxth	r3, r3
 8000eac:	430b      	orrs	r3, r1
 8000eae:	8203      	strh	r3, [r0, #16]
}
 8000eb0:	4770      	bx	lr

08000eb2 <USART_LINCmd>:
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
  {
    /* Enable the LIN mode by setting the LINEN bit in the CR2 register */
    USARTx->CR2 |= USART_CR2_LINEN;
 8000eb2:	8a03      	ldrh	r3, [r0, #16]
{
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 8000eb4:	b119      	cbz	r1, 8000ebe <USART_LINCmd+0xc>
  {
    /* Enable the LIN mode by setting the LINEN bit in the CR2 register */
    USARTx->CR2 |= USART_CR2_LINEN;
 8000eb6:	b29b      	uxth	r3, r3
 8000eb8:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000ebc:	e003      	b.n	8000ec6 <USART_LINCmd+0x14>
  }
  else
  {
    /* Disable the LIN mode by clearing the LINEN bit in the CR2 register */
    USARTx->CR2 &= (uint16_t)~((uint16_t)USART_CR2_LINEN);
 8000ebe:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8000ec2:	041b      	lsls	r3, r3, #16
 8000ec4:	0c1b      	lsrs	r3, r3, #16
 8000ec6:	8203      	strh	r3, [r0, #16]
 8000ec8:	4770      	bx	lr

08000eca <USART_SendBreak>:
{
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  
  /* Send break characters */
  USARTx->CR1 |= USART_CR1_SBK;
 8000eca:	8983      	ldrh	r3, [r0, #12]
 8000ecc:	b29b      	uxth	r3, r3
 8000ece:	f043 0301 	orr.w	r3, r3, #1
 8000ed2:	8183      	strh	r3, [r0, #12]
}
 8000ed4:	4770      	bx	lr

08000ed6 <USART_HalfDuplexCmd>:
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
  {
    /* Enable the Half-Duplex mode by setting the HDSEL bit in the CR3 register */
    USARTx->CR3 |= USART_CR3_HDSEL;
 8000ed6:	8a83      	ldrh	r3, [r0, #20]
{
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 8000ed8:	b119      	cbz	r1, 8000ee2 <USART_HalfDuplexCmd+0xc>
  {
    /* Enable the Half-Duplex mode by setting the HDSEL bit in the CR3 register */
    USARTx->CR3 |= USART_CR3_HDSEL;
 8000eda:	b29b      	uxth	r3, r3
 8000edc:	f043 0308 	orr.w	r3, r3, #8
 8000ee0:	e003      	b.n	8000eea <USART_HalfDuplexCmd+0x14>
  }
  else
  {
    /* Disable the Half-Duplex mode by clearing the HDSEL bit in the CR3 register */
    USARTx->CR3 &= (uint16_t)~((uint16_t)USART_CR3_HDSEL);
 8000ee2:	f023 0308 	bic.w	r3, r3, #8
 8000ee6:	041b      	lsls	r3, r3, #16
 8000ee8:	0c1b      	lsrs	r3, r3, #16
 8000eea:	8283      	strh	r3, [r0, #20]
 8000eec:	4770      	bx	lr

08000eee <USART_SetGuardTime>:
{    
  /* Check the parameters */
  assert_param(IS_USART_1236_PERIPH(USARTx));
  
  /* Clear the USART Guard time */
  USARTx->GTPR &= USART_GTPR_PSC;
 8000eee:	8b03      	ldrh	r3, [r0, #24]
 8000ef0:	b2db      	uxtb	r3, r3
 8000ef2:	8303      	strh	r3, [r0, #24]
  /* Set the USART guard time */
  USARTx->GTPR |= (uint16_t)((uint16_t)USART_GuardTime << 0x08);
 8000ef4:	8b03      	ldrh	r3, [r0, #24]
 8000ef6:	b29b      	uxth	r3, r3
 8000ef8:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 8000efc:	8303      	strh	r3, [r0, #24]
}
 8000efe:	4770      	bx	lr

08000f00 <USART_SmartCardCmd>:
  assert_param(IS_USART_1236_PERIPH(USARTx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    /* Enable the SC mode by setting the SCEN bit in the CR3 register */
    USARTx->CR3 |= USART_CR3_SCEN;
 8000f00:	8a83      	ldrh	r3, [r0, #20]
void USART_SmartCardCmd(USART_TypeDef* USARTx, FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_USART_1236_PERIPH(USARTx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8000f02:	b119      	cbz	r1, 8000f0c <USART_SmartCardCmd+0xc>
  {
    /* Enable the SC mode by setting the SCEN bit in the CR3 register */
    USARTx->CR3 |= USART_CR3_SCEN;
 8000f04:	b29b      	uxth	r3, r3
 8000f06:	f043 0320 	orr.w	r3, r3, #32
 8000f0a:	e003      	b.n	8000f14 <USART_SmartCardCmd+0x14>
  }
  else
  {
    /* Disable the SC mode by clearing the SCEN bit in the CR3 register */
    USARTx->CR3 &= (uint16_t)~((uint16_t)USART_CR3_SCEN);
 8000f0c:	f023 0320 	bic.w	r3, r3, #32
 8000f10:	041b      	lsls	r3, r3, #16
 8000f12:	0c1b      	lsrs	r3, r3, #16
 8000f14:	8283      	strh	r3, [r0, #20]
 8000f16:	4770      	bx	lr

08000f18 <USART_SmartCardNACKCmd>:
  assert_param(IS_USART_1236_PERIPH(USARTx)); 
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    /* Enable the NACK transmission by setting the NACK bit in the CR3 register */
    USARTx->CR3 |= USART_CR3_NACK;
 8000f18:	8a83      	ldrh	r3, [r0, #20]
void USART_SmartCardNACKCmd(USART_TypeDef* USARTx, FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_USART_1236_PERIPH(USARTx)); 
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8000f1a:	b119      	cbz	r1, 8000f24 <USART_SmartCardNACKCmd+0xc>
  {
    /* Enable the NACK transmission by setting the NACK bit in the CR3 register */
    USARTx->CR3 |= USART_CR3_NACK;
 8000f1c:	b29b      	uxth	r3, r3
 8000f1e:	f043 0310 	orr.w	r3, r3, #16
 8000f22:	e003      	b.n	8000f2c <USART_SmartCardNACKCmd+0x14>
  }
  else
  {
    /* Disable the NACK transmission by clearing the NACK bit in the CR3 register */
    USARTx->CR3 &= (uint16_t)~((uint16_t)USART_CR3_NACK);
 8000f24:	f023 0310 	bic.w	r3, r3, #16
 8000f28:	041b      	lsls	r3, r3, #16
 8000f2a:	0c1b      	lsrs	r3, r3, #16
 8000f2c:	8283      	strh	r3, [r0, #20]
 8000f2e:	4770      	bx	lr

08000f30 <USART_IrDAConfig>:
{
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_USART_IRDA_MODE(USART_IrDAMode));
    
  USARTx->CR3 &= (uint16_t)~((uint16_t)USART_CR3_IRLP);
 8000f30:	8a83      	ldrh	r3, [r0, #20]
 8000f32:	f023 0304 	bic.w	r3, r3, #4
 8000f36:	041b      	lsls	r3, r3, #16
 8000f38:	0c1b      	lsrs	r3, r3, #16
 8000f3a:	8283      	strh	r3, [r0, #20]
  USARTx->CR3 |= USART_IrDAMode;
 8000f3c:	8a83      	ldrh	r3, [r0, #20]
 8000f3e:	b29b      	uxth	r3, r3
 8000f40:	430b      	orrs	r3, r1
 8000f42:	8283      	strh	r3, [r0, #20]
}
 8000f44:	4770      	bx	lr

08000f46 <USART_IrDACmd>:
  assert_param(IS_FUNCTIONAL_STATE(NewState));
    
  if (NewState != DISABLE)
  {
    /* Enable the IrDA mode by setting the IREN bit in the CR3 register */
    USARTx->CR3 |= USART_CR3_IREN;
 8000f46:	8a83      	ldrh	r3, [r0, #20]
{
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
    
  if (NewState != DISABLE)
 8000f48:	b119      	cbz	r1, 8000f52 <USART_IrDACmd+0xc>
  {
    /* Enable the IrDA mode by setting the IREN bit in the CR3 register */
    USARTx->CR3 |= USART_CR3_IREN;
 8000f4a:	b29b      	uxth	r3, r3
 8000f4c:	f043 0302 	orr.w	r3, r3, #2
 8000f50:	e003      	b.n	8000f5a <USART_IrDACmd+0x14>
  }
  else
  {
    /* Disable the IrDA mode by clearing the IREN bit in the CR3 register */
    USARTx->CR3 &= (uint16_t)~((uint16_t)USART_CR3_IREN);
 8000f52:	f023 0302 	bic.w	r3, r3, #2
 8000f56:	041b      	lsls	r3, r3, #16
 8000f58:	0c1b      	lsrs	r3, r3, #16
 8000f5a:	8283      	strh	r3, [r0, #20]
 8000f5c:	4770      	bx	lr

08000f5e <USART_DMACmd>:

  if (NewState != DISABLE)
  {
    /* Enable the DMA transfer for selected requests by setting the DMAT and/or
       DMAR bits in the USART CR3 register */
    USARTx->CR3 |= USART_DMAReq;
 8000f5e:	8a83      	ldrh	r3, [r0, #20]
 8000f60:	b29b      	uxth	r3, r3
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_USART_DMAREQ(USART_DMAReq));  
  assert_param(IS_FUNCTIONAL_STATE(NewState)); 

  if (NewState != DISABLE)
 8000f62:	b10a      	cbz	r2, 8000f68 <USART_DMACmd+0xa>
  {
    /* Enable the DMA transfer for selected requests by setting the DMAT and/or
       DMAR bits in the USART CR3 register */
    USARTx->CR3 |= USART_DMAReq;
 8000f64:	4319      	orrs	r1, r3
 8000f66:	e001      	b.n	8000f6c <USART_DMACmd+0xe>
  }
  else
  {
    /* Disable the DMA transfer for selected requests by clearing the DMAT and/or
       DMAR bits in the USART CR3 register */
    USARTx->CR3 &= (uint16_t)~USART_DMAReq;
 8000f68:	ea23 0101 	bic.w	r1, r3, r1
 8000f6c:	8281      	strh	r1, [r0, #20]
 8000f6e:	4770      	bx	lr

08000f70 <USART_ITConfig>:
  } 
    
  usartxbase = (uint32_t)USARTx;

  /* Get the USART register index */
  usartreg = (((uint8_t)USART_IT) >> 0x05);
 8000f70:	f3c1 1342 	ubfx	r3, r1, #5, #3
  * @param  NewState: new state of the specified USARTx interrupts.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void USART_ITConfig(USART_TypeDef* USARTx, uint16_t USART_IT, FunctionalState NewState)
{
 8000f74:	b510      	push	{r4, lr}

  /* Get the USART register index */
  usartreg = (((uint8_t)USART_IT) >> 0x05);

  /* Get the interrupt position */
  itpos = USART_IT & IT_MASK;
 8000f76:	f001 011f 	and.w	r1, r1, #31
  itmask = (((uint32_t)0x01) << itpos);
 8000f7a:	2401      	movs	r4, #1
 8000f7c:	fa14 f101 	lsls.w	r1, r4, r1
    
  if (usartreg == 0x01) /* The IT is in CR1 register */
 8000f80:	42a3      	cmp	r3, r4
 8000f82:	d101      	bne.n	8000f88 <USART_ITConfig+0x18>
  {
    usartxbase += 0x0C;
 8000f84:	300c      	adds	r0, #12
 8000f86:	e004      	b.n	8000f92 <USART_ITConfig+0x22>
  }
  else if (usartreg == 0x02) /* The IT is in CR2 register */
 8000f88:	2b02      	cmp	r3, #2
 8000f8a:	d101      	bne.n	8000f90 <USART_ITConfig+0x20>
  {
    usartxbase += 0x10;
 8000f8c:	3010      	adds	r0, #16
 8000f8e:	e000      	b.n	8000f92 <USART_ITConfig+0x22>
  }
  else /* The IT is in CR3 register */
  {
    usartxbase += 0x14; 
 8000f90:	3014      	adds	r0, #20
  }
  if (NewState != DISABLE)
  {
    *(__IO uint32_t*)usartxbase  |= itmask;
 8000f92:	6803      	ldr	r3, [r0, #0]
  }
  else /* The IT is in CR3 register */
  {
    usartxbase += 0x14; 
  }
  if (NewState != DISABLE)
 8000f94:	b10a      	cbz	r2, 8000f9a <USART_ITConfig+0x2a>
  {
    *(__IO uint32_t*)usartxbase  |= itmask;
 8000f96:	4319      	orrs	r1, r3
 8000f98:	e001      	b.n	8000f9e <USART_ITConfig+0x2e>
  }
  else
  {
    *(__IO uint32_t*)usartxbase &= ~itmask;
 8000f9a:	ea23 0101 	bic.w	r1, r3, r1
 8000f9e:	6001      	str	r1, [r0, #0]
 8000fa0:	bd10      	pop	{r4, pc}

08000fa2 <USART_GetFlagStatus>:
  if (USART_FLAG == USART_FLAG_CTS)
  {
    assert_param(IS_USART_1236_PERIPH(USARTx));
  } 
    
  if ((USARTx->SR & USART_FLAG) != (uint16_t)RESET)
 8000fa2:	8803      	ldrh	r3, [r0, #0]
  {
    bitstatus = SET;
 8000fa4:	4219      	tst	r1, r3
  else
  {
    bitstatus = RESET;
  }
  return bitstatus;
}
 8000fa6:	bf0c      	ite	eq
 8000fa8:	2000      	moveq	r0, #0
 8000faa:	2001      	movne	r0, #1
 8000fac:	4770      	bx	lr

08000fae <USART_ClearFlag>:
  if ((USART_FLAG & USART_FLAG_CTS) == USART_FLAG_CTS)
  {
    assert_param(IS_USART_1236_PERIPH(USARTx));
  } 
       
  USARTx->SR = (uint16_t)~USART_FLAG;
 8000fae:	43c9      	mvns	r1, r1
 8000fb0:	b289      	uxth	r1, r1
 8000fb2:	8001      	strh	r1, [r0, #0]
}
 8000fb4:	4770      	bx	lr

08000fb6 <USART_GetITStatus>:
    
  /* Get the USART register index */
  usartreg = (((uint8_t)USART_IT) >> 0x05);
  /* Get the interrupt position */
  itmask = USART_IT & IT_MASK;
  itmask = (uint32_t)0x01 << itmask;
 8000fb6:	2201      	movs	r2, #1
  *            @arg USART_IT_FE:   Framing Error interrupt
  *            @arg USART_IT_PE:   Parity Error interrupt
  * @retval The new state of USART_IT (SET or RESET).
  */
ITStatus USART_GetITStatus(USART_TypeDef* USARTx, uint16_t USART_IT)
{
 8000fb8:	b510      	push	{r4, lr}
  } 
    
  /* Get the USART register index */
  usartreg = (((uint8_t)USART_IT) >> 0x05);
  /* Get the interrupt position */
  itmask = USART_IT & IT_MASK;
 8000fba:	f001 031f 	and.w	r3, r1, #31
  {
    assert_param(IS_USART_1236_PERIPH(USARTx));
  } 
    
  /* Get the USART register index */
  usartreg = (((uint8_t)USART_IT) >> 0x05);
 8000fbe:	f3c1 1442 	ubfx	r4, r1, #5, #3
  /* Get the interrupt position */
  itmask = USART_IT & IT_MASK;
  itmask = (uint32_t)0x01 << itmask;
 8000fc2:	409a      	lsls	r2, r3
  
  if (usartreg == 0x01) /* The IT  is in CR1 register */
 8000fc4:	2c01      	cmp	r4, #1
 8000fc6:	d101      	bne.n	8000fcc <USART_GetITStatus+0x16>
  {
    itmask &= USARTx->CR1;
 8000fc8:	8983      	ldrh	r3, [r0, #12]
 8000fca:	e003      	b.n	8000fd4 <USART_GetITStatus+0x1e>
  }
  else if (usartreg == 0x02) /* The IT  is in CR2 register */
 8000fcc:	2c02      	cmp	r4, #2
  {
    itmask &= USARTx->CR2;
 8000fce:	bf0c      	ite	eq
 8000fd0:	8a03      	ldrheq	r3, [r0, #16]
  }
  else /* The IT  is in CR3 register */
  {
    itmask &= USARTx->CR3;
 8000fd2:	8a83      	ldrhne	r3, [r0, #20]
 8000fd4:	b29b      	uxth	r3, r3
 8000fd6:	4013      	ands	r3, r2
  }
  
  bitpos = USART_IT >> 0x08;
  bitpos = (uint32_t)0x01 << bitpos;
  bitpos &= USARTx->SR;
 8000fd8:	8802      	ldrh	r2, [r0, #0]
 8000fda:	b292      	uxth	r2, r2
  if ((itmask != (uint16_t)RESET)&&(bitpos != (uint16_t)RESET))
 8000fdc:	b143      	cbz	r3, 8000ff0 <USART_GetITStatus+0x3a>
  else /* The IT  is in CR3 register */
  {
    itmask &= USARTx->CR3;
  }
  
  bitpos = USART_IT >> 0x08;
 8000fde:	0a09      	lsrs	r1, r1, #8
  bitpos = (uint32_t)0x01 << bitpos;
 8000fe0:	2301      	movs	r3, #1
 8000fe2:	fa13 f101 	lsls.w	r1, r3, r1
  *            @arg USART_IT_NE:   Noise Error interrupt
  *            @arg USART_IT_FE:   Framing Error interrupt
  *            @arg USART_IT_PE:   Parity Error interrupt
  * @retval The new state of USART_IT (SET or RESET).
  */
ITStatus USART_GetITStatus(USART_TypeDef* USARTx, uint16_t USART_IT)
 8000fe6:	4211      	tst	r1, r2
  bitpos = USART_IT >> 0x08;
  bitpos = (uint32_t)0x01 << bitpos;
  bitpos &= USARTx->SR;
  if ((itmask != (uint16_t)RESET)&&(bitpos != (uint16_t)RESET))
  {
    bitstatus = SET;
 8000fe8:	bf0c      	ite	eq
 8000fea:	2000      	moveq	r0, #0
 8000fec:	2001      	movne	r0, #1
 8000fee:	bd10      	pop	{r4, pc}
  }
  else
  {
    bitstatus = RESET;
 8000ff0:	4618      	mov	r0, r3
  }
  
  return bitstatus;  
}
 8000ff2:	bd10      	pop	{r4, pc}

08000ff4 <USART_ClearITPendingBit>:
  {
    assert_param(IS_USART_1236_PERIPH(USARTx));
  } 
    
  bitpos = USART_IT >> 0x08;
  itmask = ((uint16_t)0x01 << (uint16_t)bitpos);
 8000ff4:	0a09      	lsrs	r1, r1, #8
 8000ff6:	2301      	movs	r3, #1
 8000ff8:	408b      	lsls	r3, r1
  USARTx->SR = (uint16_t)~itmask;
 8000ffa:	43db      	mvns	r3, r3
 8000ffc:	b29b      	uxth	r3, r3
 8000ffe:	8003      	strh	r3, [r0, #0]
}
 8001000:	4770      	bx	lr
 8001002:	bf00      	nop

08001004 <_delay_ms>:
  volatile uint32_t i;				\
  for (i = 0; i < 10000; ++i)				\
    __asm__ __volatile__ ("nop\n\t":::"memory");	\
} while (0)

inline void _delay_ms(uint32_t t) {
 8001004:	b082      	sub	sp, #8
	while (t-- > 0) {
		__delay();
 8001006:	2200      	movs	r2, #0
 8001008:	f242 730f 	movw	r3, #9999	; 0x270f
  for (i = 0; i < 10000; ++i)				\
    __asm__ __volatile__ ("nop\n\t":::"memory");	\
} while (0)

inline void _delay_ms(uint32_t t) {
	while (t-- > 0) {
 800100c:	e009      	b.n	8001022 <_delay_ms+0x1e>
		__delay();
 800100e:	9201      	str	r2, [sp, #4]
 8001010:	e003      	b.n	800101a <_delay_ms+0x16>
 8001012:	bf00      	nop
 8001014:	9901      	ldr	r1, [sp, #4]
 8001016:	3101      	adds	r1, #1
 8001018:	9101      	str	r1, [sp, #4]
 800101a:	9901      	ldr	r1, [sp, #4]
 800101c:	4299      	cmp	r1, r3
 800101e:	d9f8      	bls.n	8001012 <_delay_ms+0xe>
 8001020:	3801      	subs	r0, #1
  for (i = 0; i < 10000; ++i)				\
    __asm__ __volatile__ ("nop\n\t":::"memory");	\
} while (0)

inline void _delay_ms(uint32_t t) {
	while (t-- > 0) {
 8001022:	2800      	cmp	r0, #0
 8001024:	d1f3      	bne.n	800100e <_delay_ms+0xa>
		__delay();
	}
}
 8001026:	b002      	add	sp, #8
 8001028:	4770      	bx	lr
	...

0800102c <_close>:
	}
}

int _close(int file) {
	return -1;
}
 800102c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8001030:	4770      	bx	lr

08001032 <_execve>:
/*
 execve
 Transfer control to a new process. Minimal implementation (for a system without processes):
 */
int _execve(char *name, char **argv, char **env) {
	errno = ENOMEM;
 8001032:	4b03      	ldr	r3, [pc, #12]	; (8001040 <_execve+0xe>)
 8001034:	220c      	movs	r2, #12
 8001036:	601a      	str	r2, [r3, #0]
	return -1;
}
 8001038:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800103c:	4770      	bx	lr
 800103e:	bf00      	nop
 8001040:	20000fdc 	.word	0x20000fdc

08001044 <_fork>:
 fork
 Create a new process. Minimal implementation (for a system without processes):
 */

int _fork() {
	errno = EAGAIN;
 8001044:	4b02      	ldr	r3, [pc, #8]	; (8001050 <_fork+0xc>)
 8001046:	220b      	movs	r2, #11
 8001048:	601a      	str	r2, [r3, #0]
	return -1;
}
 800104a:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800104e:	4770      	bx	lr
 8001050:	20000fdc 	.word	0x20000fdc

08001054 <_fstat>:
 Status of an open file. For consistency with other minimal implementations in these examples,
 all files are regarded as character special devices.
 The `sys/stat.h' header file required is distributed in the `include' subdirectory for this C library.
 */
int _fstat(int file, struct stat *st) {
	st->st_mode = S_IFCHR;
 8001054:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001058:	604b      	str	r3, [r1, #4]
	return 0;
}
 800105a:	2000      	movs	r0, #0
 800105c:	4770      	bx	lr

0800105e <_getpid>:
 Process-ID; this is sometimes used to generate strings unlikely to conflict with other processes. Minimal implementation, for a system without processes:
 */

int _getpid() {
	return 1;
}
 800105e:	2001      	movs	r0, #1
 8001060:	4770      	bx	lr

08001062 <_isatty>:
/*
 isatty
 Query whether output stream is a terminal. For consistency with the other minimal implementations,
 */
int _isatty(int file) {
	switch (file) {
 8001062:	2802      	cmp	r0, #2
 8001064:	d904      	bls.n	8001070 <_isatty+0xe>
	case STDERR_FILENO:
	case STDIN_FILENO:
		return 1;
	default:
		//errno = ENOTTY;
		errno = EBADF;
 8001066:	4b03      	ldr	r3, [pc, #12]	; (8001074 <_isatty+0x12>)
 8001068:	2209      	movs	r2, #9
 800106a:	601a      	str	r2, [r3, #0]
		return 0;
 800106c:	2000      	movs	r0, #0
 800106e:	4770      	bx	lr
int _isatty(int file) {
	switch (file) {
	case STDOUT_FILENO:
	case STDERR_FILENO:
	case STDIN_FILENO:
		return 1;
 8001070:	2001      	movs	r0, #1
	default:
		//errno = ENOTTY;
		errno = EBADF;
		return 0;
	}
}
 8001072:	4770      	bx	lr
 8001074:	20000fdc 	.word	0x20000fdc

08001078 <_kill>:
/*
 kill
 Send a signal. Minimal implementation:
 */
int _kill(int pid, int sig) {
	errno = EINVAL;
 8001078:	4b02      	ldr	r3, [pc, #8]	; (8001084 <_kill+0xc>)
 800107a:	2216      	movs	r2, #22
 800107c:	601a      	str	r2, [r3, #0]
	return (-1);
}
 800107e:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8001082:	4770      	bx	lr
 8001084:	20000fdc 	.word	0x20000fdc

08001088 <_link>:
 link
 Establish a new name for an existing file. Minimal implementation:
 */

int _link(char *old, char *new) {
	errno = EMLINK;
 8001088:	4b02      	ldr	r3, [pc, #8]	; (8001094 <_link+0xc>)
 800108a:	221f      	movs	r2, #31
 800108c:	601a      	str	r2, [r3, #0]
	return -1;
}
 800108e:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8001092:	4770      	bx	lr
 8001094:	20000fdc 	.word	0x20000fdc

08001098 <_lseek>:
 lseek
 Set position in a file. Minimal implementation:
 */
int _lseek(int file, int ptr, int dir) {
	return 0;
}
 8001098:	2000      	movs	r0, #0
 800109a:	4770      	bx	lr

0800109c <_read>:
 read
 Read a character to a file. `libc' subroutines will use this system routine for input from all files, including stdin
 Returns -1 on error or blocks until the number of characters have been read.
 */

int _read(int file, char *ptr, int len) {
 800109c:	b530      	push	{r4, r5, lr}
	int n;
	int num = 0;
	switch (file) {
 800109e:	b138      	cbz	r0, 80010b0 <_read+0x14>
 80010a0:	e00d      	b.n	80010be <_read+0x22>
	case STDIN_FILENO:
		for (n = 0; n < len; n++) {
#if   STDIN_USART == 1
			while ((USART1->SR & USART_FLAG_RXNE) == (uint16_t)RESET) {}
 80010a2:	881d      	ldrh	r5, [r3, #0]
 80010a4:	06ad      	lsls	r5, r5, #26
 80010a6:	d5fc      	bpl.n	80010a2 <_read+0x6>
			char c = (char)(USART1->DR & (uint16_t)0x01FF);
 80010a8:	88a5      	ldrh	r5, [r4, #4]
 80010aa:	540d      	strb	r5, [r1, r0]
int _read(int file, char *ptr, int len) {
	int n;
	int num = 0;
	switch (file) {
	case STDIN_FILENO:
		for (n = 0; n < len; n++) {
 80010ac:	3001      	adds	r0, #1
 80010ae:	e001      	b.n	80010b4 <_read+0x18>
#if   STDIN_USART == 1
			while ((USART1->SR & USART_FLAG_RXNE) == (uint16_t)RESET) {}
 80010b0:	4b06      	ldr	r3, [pc, #24]	; (80010cc <_read+0x30>)
 80010b2:	461c      	mov	r4, r3
int _read(int file, char *ptr, int len) {
	int n;
	int num = 0;
	switch (file) {
	case STDIN_FILENO:
		for (n = 0; n < len; n++) {
 80010b4:	4290      	cmp	r0, r2
 80010b6:	dbf4      	blt.n	80010a2 <_read+0x6>
 80010b8:	ea22 70e2 	bic.w	r0, r2, r2, asr #31
 80010bc:	bd30      	pop	{r4, r5, pc}
					*ptr++ = c;
					num++;
				}
				break;
				default:
				errno = EBADF;
 80010be:	4b04      	ldr	r3, [pc, #16]	; (80010d0 <_read+0x34>)
 80010c0:	2209      	movs	r2, #9
 80010c2:	601a      	str	r2, [r3, #0]
				return -1;
 80010c4:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
			}
	return num;
}
 80010c8:	bd30      	pop	{r4, r5, pc}
 80010ca:	bf00      	nop
 80010cc:	40011000 	.word	0x40011000
 80010d0:	20000fdc 	.word	0x20000fdc

080010d4 <_stat>:
 Status of a file (by name). Minimal implementation:
 int    _EXFUN(stat,( const char *__path, struct stat *__sbuf ));
 */

int _stat(const char *filepath, struct stat *st) {
	st->st_mode = S_IFCHR;
 80010d4:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80010d8:	604b      	str	r3, [r1, #4]
	return 0;
}
 80010da:	2000      	movs	r0, #0
 80010dc:	4770      	bx	lr

080010de <_times>:
 Timing information for current process. Minimal implementation:
 */

clock_t _times(struct tms *buf) {
	return -1;
}
 80010de:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80010e2:	4770      	bx	lr

080010e4 <_unlink>:
/*
 unlink
 Remove a file's directory entry. Minimal implementation:
 */
int _unlink(char *name) {
	errno = ENOENT;
 80010e4:	4b02      	ldr	r3, [pc, #8]	; (80010f0 <_unlink+0xc>)
 80010e6:	2202      	movs	r2, #2
 80010e8:	601a      	str	r2, [r3, #0]
	return -1;
}
 80010ea:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80010ee:	4770      	bx	lr
 80010f0:	20000fdc 	.word	0x20000fdc

080010f4 <_wait>:
/*
 wait
 Wait for a child process. Minimal implementation:
 */
int _wait(int *status) {
	errno = ECHILD;
 80010f4:	4b02      	ldr	r3, [pc, #8]	; (8001100 <_wait+0xc>)
 80010f6:	220a      	movs	r2, #10
 80010f8:	601a      	str	r2, [r3, #0]
	return -1;
}
 80010fa:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80010fe:	4770      	bx	lr
 8001100:	20000fdc 	.word	0x20000fdc

08001104 <_write>:
 Write a character to a file. `libc' subroutines will use this system routine for output to all files, including stdout
 Returns -1 on error or number of bytes sent
 */
int _write(int file, char *ptr, int len) {
	int n;
	switch (file) {
 8001104:	2801      	cmp	r0, #1
/*
 write
 Write a character to a file. `libc' subroutines will use this system routine for output to all files, including stdout
 Returns -1 on error or number of bytes sent
 */
int _write(int file, char *ptr, int len) {
 8001106:	b530      	push	{r4, r5, lr}
	int n;
	switch (file) {
 8001108:	d009      	beq.n	800111e <_write+0x1a>
 800110a:	2802      	cmp	r0, #2
 800110c:	d11a      	bne.n	8001144 <_write+0x40>
 800110e:	e013      	b.n	8001138 <_write+0x34>
	case STDOUT_FILENO: /*stdout*/
		for (n = 0; n < len; n++) {
#if STDOUT_USART == 1
			while ((USART1->SR & USART_FLAG_TC) == (uint16_t)RESET) {}
 8001110:	8805      	ldrh	r5, [r0, #0]
 8001112:	066d      	lsls	r5, r5, #25
 8001114:	d5fc      	bpl.n	8001110 <_write+0xc>
			USART1->DR = (*ptr++ & (uint16_t)0x01FF);
 8001116:	5ccd      	ldrb	r5, [r1, r3]
 */
int _write(int file, char *ptr, int len) {
	int n;
	switch (file) {
	case STDOUT_FILENO: /*stdout*/
		for (n = 0; n < len; n++) {
 8001118:	3301      	adds	r3, #1
#if STDOUT_USART == 1
			while ((USART1->SR & USART_FLAG_TC) == (uint16_t)RESET) {}
			USART1->DR = (*ptr++ & (uint16_t)0x01FF);
 800111a:	80a5      	strh	r5, [r4, #4]
 800111c:	e002      	b.n	8001124 <_write+0x20>
	int n;
	switch (file) {
	case STDOUT_FILENO: /*stdout*/
		for (n = 0; n < len; n++) {
#if STDOUT_USART == 1
			while ((USART1->SR & USART_FLAG_TC) == (uint16_t)RESET) {}
 800111e:	480d      	ldr	r0, [pc, #52]	; (8001154 <_write+0x50>)
 Write a character to a file. `libc' subroutines will use this system routine for output to all files, including stdout
 Returns -1 on error or number of bytes sent
 */
int _write(int file, char *ptr, int len) {
	int n;
	switch (file) {
 8001120:	2300      	movs	r3, #0
	case STDOUT_FILENO: /*stdout*/
		for (n = 0; n < len; n++) {
#if STDOUT_USART == 1
			while ((USART1->SR & USART_FLAG_TC) == (uint16_t)RESET) {}
 8001122:	4604      	mov	r4, r0
 */
int _write(int file, char *ptr, int len) {
	int n;
	switch (file) {
	case STDOUT_FILENO: /*stdout*/
		for (n = 0; n < len; n++) {
 8001124:	4293      	cmp	r3, r2
 8001126:	dbf3      	blt.n	8001110 <_write+0xc>
 8001128:	e011      	b.n	800114e <_write+0x4a>
				}
				break;
				case STDERR_FILENO: /* stderr */
				for (n = 0; n < len; n++) {
#if STDERR_USART == 1
					while ((USART1->SR & USART_FLAG_TC) == (uint16_t)RESET) {}
 800112a:	8805      	ldrh	r5, [r0, #0]
 800112c:	066d      	lsls	r5, r5, #25
 800112e:	d5fc      	bpl.n	800112a <_write+0x26>
					USART1->DR = (*ptr++ & (uint16_t)0x01FF);
 8001130:	5ccd      	ldrb	r5, [r1, r3]
					USART3->DR = (*ptr++ & (uint16_t)0x01FF);
#endif
				}
				break;
				case STDERR_FILENO: /* stderr */
				for (n = 0; n < len; n++) {
 8001132:	3301      	adds	r3, #1
#if STDERR_USART == 1
					while ((USART1->SR & USART_FLAG_TC) == (uint16_t)RESET) {}
					USART1->DR = (*ptr++ & (uint16_t)0x01FF);
 8001134:	80a5      	strh	r5, [r4, #4]
 8001136:	e002      	b.n	800113e <_write+0x3a>
				}
				break;
				case STDERR_FILENO: /* stderr */
				for (n = 0; n < len; n++) {
#if STDERR_USART == 1
					while ((USART1->SR & USART_FLAG_TC) == (uint16_t)RESET) {}
 8001138:	4806      	ldr	r0, [pc, #24]	; (8001154 <_write+0x50>)
 Write a character to a file. `libc' subroutines will use this system routine for output to all files, including stdout
 Returns -1 on error or number of bytes sent
 */
int _write(int file, char *ptr, int len) {
	int n;
	switch (file) {
 800113a:	2300      	movs	r3, #0
				}
				break;
				case STDERR_FILENO: /* stderr */
				for (n = 0; n < len; n++) {
#if STDERR_USART == 1
					while ((USART1->SR & USART_FLAG_TC) == (uint16_t)RESET) {}
 800113c:	4604      	mov	r4, r0
					USART3->DR = (*ptr++ & (uint16_t)0x01FF);
#endif
				}
				break;
				case STDERR_FILENO: /* stderr */
				for (n = 0; n < len; n++) {
 800113e:	4293      	cmp	r3, r2
 8001140:	dbf3      	blt.n	800112a <_write+0x26>
 8001142:	e004      	b.n	800114e <_write+0x4a>
					USART3->DR = (*ptr++ & (uint16_t)0x01FF);
#endif
				}
				break;
				default:
				errno = EBADF;
 8001144:	4b04      	ldr	r3, [pc, #16]	; (8001158 <_write+0x54>)
 8001146:	2209      	movs	r2, #9
 8001148:	601a      	str	r2, [r3, #0]
				return -1;
 800114a:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
			}
	return len;
}
 800114e:	4610      	mov	r0, r2
 8001150:	bd30      	pop	{r4, r5, pc}
 8001152:	bf00      	nop
 8001154:	40011000 	.word	0x40011000
 8001158:	20000fdc 	.word	0x20000fdc

0800115c <_sbrk>:
/*
 sbrk
 Increase program data space.
 Malloc and related functions depend on this
 */
caddr_t _sbrk(int incr) {
 800115c:	b508      	push	{r3, lr}

	extern char _ebss; // Defined by the linker
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0) {
 800115e:	4b0d      	ldr	r3, [pc, #52]	; (8001194 <_sbrk+0x38>)
 8001160:	681a      	ldr	r2, [r3, #0]
 8001162:	b90a      	cbnz	r2, 8001168 <_sbrk+0xc>
		heap_end = &_ebss;
 8001164:	4a0c      	ldr	r2, [pc, #48]	; (8001198 <_sbrk+0x3c>)
 8001166:	601a      	str	r2, [r3, #0]
	}
	prev_heap_end = heap_end;
 8001168:	681b      	ldr	r3, [r3, #0]
 */
__attribute__( ( always_inline ) ) static __INLINE uint32_t __get_MSP(void)
{
  register uint32_t result;

  __ASM volatile ("MRS %0, msp\n" : "=r" (result) );
 800116a:	f3ef 8208 	mrs	r2, MSP

	char * stack = (char*) __get_MSP();
	if (heap_end + incr > stack) {
 800116e:	1818      	adds	r0, r3, r0
 8001170:	4290      	cmp	r0, r2
 8001172:	d90a      	bls.n	800118a <_sbrk+0x2e>
		_write(STDERR_FILENO, "Heap and stack collision\n", 25);
 8001174:	2219      	movs	r2, #25
 8001176:	2002      	movs	r0, #2
 8001178:	4908      	ldr	r1, [pc, #32]	; (800119c <_sbrk+0x40>)
 800117a:	f7ff ffc3 	bl	8001104 <_write>
		errno = ENOMEM;
 800117e:	4b08      	ldr	r3, [pc, #32]	; (80011a0 <_sbrk+0x44>)
 8001180:	220c      	movs	r2, #12
 8001182:	601a      	str	r2, [r3, #0]
		return (caddr_t) -1;
 8001184:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8001188:	e001      	b.n	800118e <_sbrk+0x32>
		//abort ();
	}

	heap_end += incr;
 800118a:	4a02      	ldr	r2, [pc, #8]	; (8001194 <_sbrk+0x38>)
 800118c:	6010      	str	r0, [r2, #0]
	return (caddr_t) prev_heap_end;

}
 800118e:	4618      	mov	r0, r3
 8001190:	bd08      	pop	{r3, pc}
 8001192:	bf00      	nop
 8001194:	20000964 	.word	0x20000964
 8001198:	20000fe0 	.word	0x20000fe0
 800119c:	080066cb 	.word	0x080066cb
 80011a0:	20000fdc 	.word	0x20000fdc

080011a4 <_exit>:
char *__env[1] = { 0 };
char **environ = __env;

int _write(int file, char *ptr, int len);

void _exit(int status) {
 80011a4:	b508      	push	{r3, lr}
	_write(1, "exit", 4);
 80011a6:	2001      	movs	r0, #1
 80011a8:	4902      	ldr	r1, [pc, #8]	; (80011b4 <_exit+0x10>)
 80011aa:	2204      	movs	r2, #4
 80011ac:	f7ff ffaa 	bl	8001104 <_write>
 80011b0:	e7fe      	b.n	80011b0 <_exit+0xc>
 80011b2:	bf00      	nop
 80011b4:	080066e5 	.word	0x080066e5
 80011b8:	08006750 	.word	0x08006750
 80011bc:	20000000 	.word	0x20000000
 80011c0:	2000095c 	.word	0x2000095c
 80011c4:	2000095c 	.word	0x2000095c
 80011c8:	20000fe0 	.word	0x20000fe0

080011cc <NMI_Handler>:
  * @param  None
  * @retval None
  */
void NMI_Handler(void)
{
}
 80011cc:	4770      	bx	lr

080011ce <HardFault_Handler>:
  * @brief  This function handles Hard Fault exception.
  * @param  None
  * @retval None
  */
void HardFault_Handler(void)
{
 80011ce:	e7fe      	b.n	80011ce <HardFault_Handler>

080011d0 <MemManage_Handler>:
  * @brief  This function handles Memory Manage exception.
  * @param  None
  * @retval None
  */
void MemManage_Handler(void)
{
 80011d0:	e7fe      	b.n	80011d0 <MemManage_Handler>

080011d2 <BusFault_Handler>:
  * @brief  This function handles Bus Fault exception.
  * @param  None
  * @retval None
  */
void BusFault_Handler(void)
{
 80011d2:	e7fe      	b.n	80011d2 <BusFault_Handler>

080011d4 <UsageFault_Handler>:
  * @brief  This function handles Usage Fault exception.
  * @param  None
  * @retval None
  */
void UsageFault_Handler(void)
{
 80011d4:	e7fe      	b.n	80011d4 <UsageFault_Handler>

080011d6 <SVC_Handler>:
  * @param  None
  * @retval None
  */
void SVC_Handler(void)
{
}
 80011d6:	4770      	bx	lr

080011d8 <DebugMon_Handler>:
  * @param  None
  * @retval None
  */
void DebugMon_Handler(void)
{
}
 80011d8:	4770      	bx	lr

080011da <PendSV_Handler>:
  * @param  None
  * @retval None
  */
void PendSV_Handler(void)
{
}
 80011da:	4770      	bx	lr

080011dc <SystemInit>:
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
  #endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 80011dc:	4b33      	ldr	r3, [pc, #204]	; (80012ac <SystemInit+0xd0>)
 80011de:	681a      	ldr	r2, [r3, #0]
 80011e0:	f042 0201 	orr.w	r2, r2, #1
 80011e4:	601a      	str	r2, [r3, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 80011e6:	2200      	movs	r2, #0
 80011e8:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 80011ea:	6819      	ldr	r1, [r3, #0]
 80011ec:	f021 7184 	bic.w	r1, r1, #17301504	; 0x1080000
 80011f0:	f421 3180 	bic.w	r1, r1, #65536	; 0x10000
 80011f4:	6019      	str	r1, [r3, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x24003010;
 80011f6:	492e      	ldr	r1, [pc, #184]	; (80012b0 <SystemInit+0xd4>)
 80011f8:	6059      	str	r1, [r3, #4]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 80011fa:	6819      	ldr	r1, [r3, #0]
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80011fc:	b082      	sub	sp, #8

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x24003010;

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 80011fe:	f421 2180 	bic.w	r1, r1, #262144	; 0x40000
 8001202:	6019      	str	r1, [r3, #0]

  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 8001204:	60da      	str	r2, [r3, #12]
static void SetSysClock(void)
{
/******************************************************************************/
/*            PLL (clocked by HSE) used as System clock source                */
/******************************************************************************/
  __IO uint32_t StartUpCounter = 0, HSEStatus = 0;
 8001206:	9200      	str	r2, [sp, #0]
 8001208:	9201      	str	r2, [sp, #4]
  
  /* Enable HSE */
  RCC->CR |= ((uint32_t)RCC_CR_HSEON);
 800120a:	681a      	ldr	r2, [r3, #0]
 800120c:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 8001210:	601a      	str	r2, [r3, #0]
 
  /* Wait till HSE is ready and if Time out is reached exit */
  do
  {
    HSEStatus = RCC->CR & RCC_CR_HSERDY;
 8001212:	681a      	ldr	r2, [r3, #0]
 8001214:	f402 3200 	and.w	r2, r2, #131072	; 0x20000
 8001218:	9201      	str	r2, [sp, #4]
    StartUpCounter++;
 800121a:	9a00      	ldr	r2, [sp, #0]
 800121c:	3201      	adds	r2, #1
 800121e:	9200      	str	r2, [sp, #0]
  } while((HSEStatus == 0) && (StartUpCounter != HSE_STARTUP_TIMEOUT));
 8001220:	9a01      	ldr	r2, [sp, #4]
 8001222:	b91a      	cbnz	r2, 800122c <SystemInit+0x50>
 8001224:	9a00      	ldr	r2, [sp, #0]
 8001226:	f5b2 6fa0 	cmp.w	r2, #1280	; 0x500
 800122a:	d1f2      	bne.n	8001212 <SystemInit+0x36>

  if ((RCC->CR & RCC_CR_HSERDY) != RESET)
 800122c:	4b1f      	ldr	r3, [pc, #124]	; (80012ac <SystemInit+0xd0>)
 800122e:	681b      	ldr	r3, [r3, #0]
 8001230:	f413 3300 	ands.w	r3, r3, #131072	; 0x20000
  {
    HSEStatus = (uint32_t)0x01;
 8001234:	bf18      	it	ne
 8001236:	2301      	movne	r3, #1
  }
  else
  {
    HSEStatus = (uint32_t)0x00;
 8001238:	9301      	str	r3, [sp, #4]
  }

  if (HSEStatus == (uint32_t)0x01)
 800123a:	9b01      	ldr	r3, [sp, #4]
 800123c:	2b01      	cmp	r3, #1
 800123e:	d12e      	bne.n	800129e <SystemInit+0xc2>
  {
    /* Select regulator voltage output Scale 1 mode, System frequency up to 168 MHz */
    RCC->APB1ENR |= RCC_APB1ENR_PWREN;
 8001240:	4b1a      	ldr	r3, [pc, #104]	; (80012ac <SystemInit+0xd0>)
 8001242:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001244:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8001248:	641a      	str	r2, [r3, #64]	; 0x40
    PWR->CR |= PWR_CR_VOS;
 800124a:	4a1a      	ldr	r2, [pc, #104]	; (80012b4 <SystemInit+0xd8>)
 800124c:	6811      	ldr	r1, [r2, #0]
 800124e:	f441 4180 	orr.w	r1, r1, #16384	; 0x4000
 8001252:	6011      	str	r1, [r2, #0]

    /* HCLK = SYSCLK / 1*/
    RCC->CFGR |= RCC_CFGR_HPRE_DIV1;
 8001254:	689a      	ldr	r2, [r3, #8]
 8001256:	609a      	str	r2, [r3, #8]
      
    /* PCLK2 = HCLK / 2*/
    RCC->CFGR |= RCC_CFGR_PPRE2_DIV2;
 8001258:	689a      	ldr	r2, [r3, #8]
 800125a:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800125e:	609a      	str	r2, [r3, #8]
    
    /* PCLK1 = HCLK / 4*/
    RCC->CFGR |= RCC_CFGR_PPRE1_DIV4;
 8001260:	689a      	ldr	r2, [r3, #8]
 8001262:	f442 52a0 	orr.w	r2, r2, #5120	; 0x1400
 8001266:	609a      	str	r2, [r3, #8]

    /* Configure the main PLL */
    RCC->PLLCFGR = PLL_M | (PLL_N << 6) | (((PLL_P >> 1) -1) << 16) |
 8001268:	4a13      	ldr	r2, [pc, #76]	; (80012b8 <SystemInit+0xdc>)
 800126a:	605a      	str	r2, [r3, #4]
                   (RCC_PLLCFGR_PLLSRC_HSE) | (PLL_Q << 24);

    /* Enable the main PLL */
    RCC->CR |= RCC_CR_PLLON;
 800126c:	681a      	ldr	r2, [r3, #0]
 800126e:	f042 7280 	orr.w	r2, r2, #16777216	; 0x1000000
 8001272:	601a      	str	r2, [r3, #0]

    /* Wait till the main PLL is ready */
    while((RCC->CR & RCC_CR_PLLRDY) == 0)
 8001274:	6819      	ldr	r1, [r3, #0]
 8001276:	4a0d      	ldr	r2, [pc, #52]	; (80012ac <SystemInit+0xd0>)
 8001278:	0189      	lsls	r1, r1, #6
 800127a:	d5fb      	bpl.n	8001274 <SystemInit+0x98>
    {
    }
   
    /* Configure Flash prefetch, Instruction cache, Data cache and wait state */
    FLASH->ACR = FLASH_ACR_ICEN |FLASH_ACR_DCEN |FLASH_ACR_LATENCY_5WS;
 800127c:	4b0f      	ldr	r3, [pc, #60]	; (80012bc <SystemInit+0xe0>)
 800127e:	f240 6105 	movw	r1, #1541	; 0x605
 8001282:	6019      	str	r1, [r3, #0]

    /* Select the main PLL as system clock source */
    RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_SW));
 8001284:	6893      	ldr	r3, [r2, #8]
 8001286:	f023 0303 	bic.w	r3, r3, #3
 800128a:	6093      	str	r3, [r2, #8]
    RCC->CFGR |= RCC_CFGR_SW_PLL;
 800128c:	6893      	ldr	r3, [r2, #8]
 800128e:	f043 0302 	orr.w	r3, r3, #2
 8001292:	6093      	str	r3, [r2, #8]

    /* Wait till the main PLL is used as system clock source */
    while ((RCC->CFGR & (uint32_t)RCC_CFGR_SWS ) != RCC_CFGR_SWS_PLL);
 8001294:	6893      	ldr	r3, [r2, #8]
 8001296:	f003 030c 	and.w	r3, r3, #12
 800129a:	2b08      	cmp	r3, #8
 800129c:	d1fa      	bne.n	8001294 <SystemInit+0xb8>

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 800129e:	4b08      	ldr	r3, [pc, #32]	; (80012c0 <SystemInit+0xe4>)
 80012a0:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80012a4:	609a      	str	r2, [r3, #8]
#endif
}
 80012a6:	b002      	add	sp, #8
 80012a8:	4770      	bx	lr
 80012aa:	bf00      	nop
 80012ac:	40023800 	.word	0x40023800
 80012b0:	24003010 	.word	0x24003010
 80012b4:	40007000 	.word	0x40007000
 80012b8:	07405419 	.word	0x07405419
 80012bc:	40023c00 	.word	0x40023c00
 80012c0:	e000ed00 	.word	0xe000ed00

080012c4 <SystemCoreClockUpdate>:
void SystemCoreClockUpdate(void)
{
  uint32_t tmp = 0, pllvco = 0, pllp = 2, pllsource = 0, pllm = 2;
  
  /* Get SYSCLK source -------------------------------------------------------*/
  tmp = RCC->CFGR & RCC_CFGR_SWS;
 80012c4:	4b18      	ldr	r3, [pc, #96]	; (8001328 <SystemCoreClockUpdate+0x64>)
 80012c6:	4a19      	ldr	r2, [pc, #100]	; (800132c <SystemCoreClockUpdate+0x68>)
 80012c8:	6899      	ldr	r1, [r3, #8]
 80012ca:	f001 010c 	and.w	r1, r1, #12

  switch (tmp)
 80012ce:	2904      	cmp	r1, #4
 80012d0:	d003      	beq.n	80012da <SystemCoreClockUpdate+0x16>
 80012d2:	2908      	cmp	r1, #8
 80012d4:	d003      	beq.n	80012de <SystemCoreClockUpdate+0x1a>
 80012d6:	4b16      	ldr	r3, [pc, #88]	; (8001330 <SystemCoreClockUpdate+0x6c>)
 80012d8:	e019      	b.n	800130e <SystemCoreClockUpdate+0x4a>
  {
    case 0x00:  /* HSI used as system clock source */
      SystemCoreClock = HSI_VALUE;
      break;
    case 0x04:  /* HSE used as system clock source */
      SystemCoreClock = HSE_VALUE;
 80012da:	4b16      	ldr	r3, [pc, #88]	; (8001334 <SystemCoreClockUpdate+0x70>)
 80012dc:	e017      	b.n	800130e <SystemCoreClockUpdate+0x4a>
    case 0x08:  /* PLL used as system clock source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLL_M) * PLL_N
         SYSCLK = PLL_VCO / PLL_P
         */    
      pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) >> 22;
 80012de:	6859      	ldr	r1, [r3, #4]
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80012e0:	685a      	ldr	r2, [r3, #4]
      
      if (pllsource != 0)
 80012e2:	f411 0f80 	tst.w	r1, #4194304	; 0x400000
      {
        /* HSE used as PLL clock source */
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);
 80012e6:	6859      	ldr	r1, [r3, #4]
 80012e8:	bf14      	ite	ne
 80012ea:	4b12      	ldrne	r3, [pc, #72]	; (8001334 <SystemCoreClockUpdate+0x70>)
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);      
 80012ec:	4b10      	ldreq	r3, [pc, #64]	; (8001330 <SystemCoreClockUpdate+0x6c>)

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLL_M) * PLL_N
         SYSCLK = PLL_VCO / PLL_P
         */    
      pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) >> 22;
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80012ee:	f002 023f 	and.w	r2, r2, #63	; 0x3f
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);      
 80012f2:	fbb3 f3f2 	udiv	r3, r3, r2
      }

      pllp = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >>16) + 1 ) *2;
 80012f6:	4a0c      	ldr	r2, [pc, #48]	; (8001328 <SystemCoreClockUpdate+0x64>)
 80012f8:	6852      	ldr	r2, [r2, #4]
 80012fa:	f3c2 4201 	ubfx	r2, r2, #16, #2
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
      
      if (pllsource != 0)
      {
        /* HSE used as PLL clock source */
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);
 80012fe:	f3c1 1188 	ubfx	r1, r1, #6, #9
      {
        /* HSI used as PLL clock source */
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);      
      }

      pllp = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >>16) + 1 ) *2;
 8001302:	3201      	adds	r2, #1
 8001304:	0052      	lsls	r2, r2, #1
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);      
 8001306:	434b      	muls	r3, r1
      }

      pllp = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >>16) + 1 ) *2;
      SystemCoreClock = pllvco/pllp;
 8001308:	fbb3 f3f2 	udiv	r3, r3, r2
 800130c:	4a07      	ldr	r2, [pc, #28]	; (800132c <SystemCoreClockUpdate+0x68>)
 800130e:	6013      	str	r3, [r2, #0]
      SystemCoreClock = HSI_VALUE;
      break;
  }
  /* Compute HCLK frequency --------------------------------------------------*/
  /* Get HCLK prescaler */
  tmp = AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> 4)];
 8001310:	4b05      	ldr	r3, [pc, #20]	; (8001328 <SystemCoreClockUpdate+0x64>)
 8001312:	689a      	ldr	r2, [r3, #8]
 8001314:	4b05      	ldr	r3, [pc, #20]	; (800132c <SystemCoreClockUpdate+0x68>)
 8001316:	f3c2 1203 	ubfx	r2, r2, #4, #4
 800131a:	189a      	adds	r2, r3, r2
  /* HCLK frequency */
  SystemCoreClock >>= tmp;
 800131c:	6819      	ldr	r1, [r3, #0]
      SystemCoreClock = HSI_VALUE;
      break;
  }
  /* Compute HCLK frequency --------------------------------------------------*/
  /* Get HCLK prescaler */
  tmp = AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> 4)];
 800131e:	7912      	ldrb	r2, [r2, #4]
  /* HCLK frequency */
  SystemCoreClock >>= tmp;
 8001320:	fa31 f202 	lsrs.w	r2, r1, r2
 8001324:	601a      	str	r2, [r3, #0]
}
 8001326:	4770      	bx	lr
 8001328:	40023800 	.word	0x40023800
 800132c:	20000088 	.word	0x20000088
 8001330:	00f42400 	.word	0x00f42400
 8001334:	007a1200 	.word	0x007a1200

08001338 <cleanup_glue>:
 8001338:	b538      	push	{r3, r4, r5, lr}
 800133a:	460c      	mov	r4, r1
 800133c:	6809      	ldr	r1, [r1, #0]
 800133e:	4605      	mov	r5, r0
 8001340:	b109      	cbz	r1, 8001346 <cleanup_glue+0xe>
 8001342:	f7ff fff9 	bl	8001338 <cleanup_glue>
 8001346:	4628      	mov	r0, r5
 8001348:	4621      	mov	r1, r4
 800134a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800134e:	f002 ba23 	b.w	8003798 <_free_r>
 8001352:	bf00      	nop

08001354 <_reclaim_reent>:
 8001354:	4b22      	ldr	r3, [pc, #136]	; (80013e0 <_reclaim_reent+0x8c>)
 8001356:	681b      	ldr	r3, [r3, #0]
 8001358:	4298      	cmp	r0, r3
 800135a:	b570      	push	{r4, r5, r6, lr}
 800135c:	4605      	mov	r5, r0
 800135e:	d032      	beq.n	80013c6 <_reclaim_reent+0x72>
 8001360:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
 8001362:	b1ab      	cbz	r3, 8001390 <_reclaim_reent+0x3c>
 8001364:	2200      	movs	r2, #0
 8001366:	4616      	mov	r6, r2
 8001368:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800136c:	b909      	cbnz	r1, 8001372 <_reclaim_reent+0x1e>
 800136e:	e007      	b.n	8001380 <_reclaim_reent+0x2c>
 8001370:	4621      	mov	r1, r4
 8001372:	680c      	ldr	r4, [r1, #0]
 8001374:	4628      	mov	r0, r5
 8001376:	f002 fa0f 	bl	8003798 <_free_r>
 800137a:	2c00      	cmp	r4, #0
 800137c:	d1f8      	bne.n	8001370 <_reclaim_reent+0x1c>
 800137e:	6ceb      	ldr	r3, [r5, #76]	; 0x4c
 8001380:	3601      	adds	r6, #1
 8001382:	2e20      	cmp	r6, #32
 8001384:	4632      	mov	r2, r6
 8001386:	d1ef      	bne.n	8001368 <_reclaim_reent+0x14>
 8001388:	4628      	mov	r0, r5
 800138a:	4619      	mov	r1, r3
 800138c:	f002 fa04 	bl	8003798 <_free_r>
 8001390:	6c29      	ldr	r1, [r5, #64]	; 0x40
 8001392:	b111      	cbz	r1, 800139a <_reclaim_reent+0x46>
 8001394:	4628      	mov	r0, r5
 8001396:	f002 f9ff 	bl	8003798 <_free_r>
 800139a:	f8d5 1148 	ldr.w	r1, [r5, #328]	; 0x148
 800139e:	b159      	cbz	r1, 80013b8 <_reclaim_reent+0x64>
 80013a0:	f505 76a6 	add.w	r6, r5, #332	; 0x14c
 80013a4:	42b1      	cmp	r1, r6
 80013a6:	d101      	bne.n	80013ac <_reclaim_reent+0x58>
 80013a8:	e006      	b.n	80013b8 <_reclaim_reent+0x64>
 80013aa:	4621      	mov	r1, r4
 80013ac:	680c      	ldr	r4, [r1, #0]
 80013ae:	4628      	mov	r0, r5
 80013b0:	f002 f9f2 	bl	8003798 <_free_r>
 80013b4:	42a6      	cmp	r6, r4
 80013b6:	d1f8      	bne.n	80013aa <_reclaim_reent+0x56>
 80013b8:	6d69      	ldr	r1, [r5, #84]	; 0x54
 80013ba:	b111      	cbz	r1, 80013c2 <_reclaim_reent+0x6e>
 80013bc:	4628      	mov	r0, r5
 80013be:	f002 f9eb 	bl	8003798 <_free_r>
 80013c2:	6bab      	ldr	r3, [r5, #56]	; 0x38
 80013c4:	b903      	cbnz	r3, 80013c8 <_reclaim_reent+0x74>
 80013c6:	bd70      	pop	{r4, r5, r6, pc}
 80013c8:	6beb      	ldr	r3, [r5, #60]	; 0x3c
 80013ca:	4628      	mov	r0, r5
 80013cc:	4798      	blx	r3
 80013ce:	f8d5 12e0 	ldr.w	r1, [r5, #736]	; 0x2e0
 80013d2:	2900      	cmp	r1, #0
 80013d4:	d0f7      	beq.n	80013c6 <_reclaim_reent+0x72>
 80013d6:	4628      	mov	r0, r5
 80013d8:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 80013dc:	e7ac      	b.n	8001338 <cleanup_glue>
 80013de:	bf00      	nop
 80013e0:	200000a0 	.word	0x200000a0

080013e4 <_wrapup_reent>:
 80013e4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80013e6:	4607      	mov	r7, r0
 80013e8:	b1b0      	cbz	r0, 8001418 <_wrapup_reent+0x34>
 80013ea:	f8d7 6148 	ldr.w	r6, [r7, #328]	; 0x148
 80013ee:	b176      	cbz	r6, 800140e <_wrapup_reent+0x2a>
 80013f0:	6875      	ldr	r5, [r6, #4]
 80013f2:	1e6c      	subs	r4, r5, #1
 80013f4:	d408      	bmi.n	8001408 <_wrapup_reent+0x24>
 80013f6:	3502      	adds	r5, #2
 80013f8:	eb06 0585 	add.w	r5, r6, r5, lsl #2
 80013fc:	f855 3d04 	ldr.w	r3, [r5, #-4]!
 8001400:	3c01      	subs	r4, #1
 8001402:	4798      	blx	r3
 8001404:	1c63      	adds	r3, r4, #1
 8001406:	d1f9      	bne.n	80013fc <_wrapup_reent+0x18>
 8001408:	6836      	ldr	r6, [r6, #0]
 800140a:	2e00      	cmp	r6, #0
 800140c:	d1f0      	bne.n	80013f0 <_wrapup_reent+0xc>
 800140e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8001410:	b10b      	cbz	r3, 8001416 <_wrapup_reent+0x32>
 8001412:	4638      	mov	r0, r7
 8001414:	4798      	blx	r3
 8001416:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8001418:	4b01      	ldr	r3, [pc, #4]	; (8001420 <_wrapup_reent+0x3c>)
 800141a:	681f      	ldr	r7, [r3, #0]
 800141c:	e7e5      	b.n	80013ea <_wrapup_reent+0x6>
 800141e:	bf00      	nop
 8001420:	200000a0 	.word	0x200000a0

08001424 <_sprintf_r>:
 8001424:	b40c      	push	{r2, r3}
 8001426:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001428:	b09d      	sub	sp, #116	; 0x74
 800142a:	ac22      	add	r4, sp, #136	; 0x88
 800142c:	f06f 4500 	mvn.w	r5, #2147483648	; 0x80000000
 8001430:	f854 2b04 	ldr.w	r2, [r4], #4
 8001434:	9101      	str	r1, [sp, #4]
 8001436:	460e      	mov	r6, r1
 8001438:	4623      	mov	r3, r4
 800143a:	9503      	str	r5, [sp, #12]
 800143c:	9506      	str	r5, [sp, #24]
 800143e:	a901      	add	r1, sp, #4
 8001440:	f44f 7702 	mov.w	r7, #520	; 0x208
 8001444:	f64f 75ff 	movw	r5, #65535	; 0xffff
 8001448:	f8ad 7010 	strh.w	r7, [sp, #16]
 800144c:	9605      	str	r6, [sp, #20]
 800144e:	f8ad 5012 	strh.w	r5, [sp, #18]
 8001452:	941b      	str	r4, [sp, #108]	; 0x6c
 8001454:	f000 f830 	bl	80014b8 <_svfprintf_r>
 8001458:	9b01      	ldr	r3, [sp, #4]
 800145a:	2200      	movs	r2, #0
 800145c:	701a      	strb	r2, [r3, #0]
 800145e:	b01d      	add	sp, #116	; 0x74
 8001460:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
 8001464:	b002      	add	sp, #8
 8001466:	4770      	bx	lr

08001468 <sprintf>:
 8001468:	b40e      	push	{r1, r2, r3}
 800146a:	b570      	push	{r4, r5, r6, lr}
 800146c:	b09d      	sub	sp, #116	; 0x74
 800146e:	ac21      	add	r4, sp, #132	; 0x84
 8001470:	f240 03a0 	movw	r3, #160	; 0xa0
 8001474:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001478:	f854 2b04 	ldr.w	r2, [r4], #4
 800147c:	4606      	mov	r6, r0
 800147e:	f06f 4500 	mvn.w	r5, #2147483648	; 0x80000000
 8001482:	6818      	ldr	r0, [r3, #0]
 8001484:	9503      	str	r5, [sp, #12]
 8001486:	f44f 7302 	mov.w	r3, #520	; 0x208
 800148a:	f8ad 3010 	strh.w	r3, [sp, #16]
 800148e:	9506      	str	r5, [sp, #24]
 8001490:	4623      	mov	r3, r4
 8001492:	a901      	add	r1, sp, #4
 8001494:	f64f 75ff 	movw	r5, #65535	; 0xffff
 8001498:	9601      	str	r6, [sp, #4]
 800149a:	9605      	str	r6, [sp, #20]
 800149c:	f8ad 5012 	strh.w	r5, [sp, #18]
 80014a0:	941b      	str	r4, [sp, #108]	; 0x6c
 80014a2:	f000 f809 	bl	80014b8 <_svfprintf_r>
 80014a6:	9b01      	ldr	r3, [sp, #4]
 80014a8:	2200      	movs	r2, #0
 80014aa:	701a      	strb	r2, [r3, #0]
 80014ac:	b01d      	add	sp, #116	; 0x74
 80014ae:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 80014b2:	b003      	add	sp, #12
 80014b4:	4770      	bx	lr
 80014b6:	bf00      	nop

080014b8 <_svfprintf_r>:
 80014b8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80014bc:	b0c5      	sub	sp, #276	; 0x114
 80014be:	468a      	mov	sl, r1
 80014c0:	4614      	mov	r4, r2
 80014c2:	930e      	str	r3, [sp, #56]	; 0x38
 80014c4:	900f      	str	r0, [sp, #60]	; 0x3c
 80014c6:	f002 fa5f 	bl	8003988 <_localeconv_r>
 80014ca:	6800      	ldr	r0, [r0, #0]
 80014cc:	9017      	str	r0, [sp, #92]	; 0x5c
 80014ce:	f003 fb35 	bl	8004b3c <strlen>
 80014d2:	f8ba 300c 	ldrh.w	r3, [sl, #12]
 80014d6:	901a      	str	r0, [sp, #104]	; 0x68
 80014d8:	2100      	movs	r1, #0
 80014da:	2000      	movs	r0, #0
 80014dc:	061a      	lsls	r2, r3, #24
 80014de:	e9cd 0118 	strd	r0, r1, [sp, #96]	; 0x60
 80014e2:	d504      	bpl.n	80014ee <_svfprintf_r+0x36>
 80014e4:	f8da 3010 	ldr.w	r3, [sl, #16]
 80014e8:	2b00      	cmp	r3, #0
 80014ea:	f001 8004 	beq.w	80024f6 <_svfprintf_r+0x103e>
 80014ee:	2300      	movs	r3, #0
 80014f0:	f10d 00e3 	add.w	r0, sp, #227	; 0xe3
 80014f4:	f10d 0be4 	add.w	fp, sp, #228	; 0xe4
 80014f8:	a91f      	add	r1, sp, #124	; 0x7c
 80014fa:	9310      	str	r3, [sp, #64]	; 0x40
 80014fc:	933b      	str	r3, [sp, #236]	; 0xec
 80014fe:	933a      	str	r3, [sp, #232]	; 0xe8
 8001500:	931c      	str	r3, [sp, #112]	; 0x70
 8001502:	931b      	str	r3, [sp, #108]	; 0x6c
 8001504:	930c      	str	r3, [sp, #48]	; 0x30
 8001506:	ebc0 030b 	rsb	r3, r0, fp
 800150a:	9007      	str	r0, [sp, #28]
 800150c:	9139      	str	r1, [sp, #228]	; 0xe4
 800150e:	9409      	str	r4, [sp, #36]	; 0x24
 8001510:	460e      	mov	r6, r1
 8001512:	931d      	str	r3, [sp, #116]	; 0x74
 8001514:	9809      	ldr	r0, [sp, #36]	; 0x24
 8001516:	7803      	ldrb	r3, [r0, #0]
 8001518:	2b00      	cmp	r3, #0
 800151a:	bf18      	it	ne
 800151c:	2b25      	cmpne	r3, #37	; 0x25
 800151e:	f000 80af 	beq.w	8001680 <_svfprintf_r+0x1c8>
 8001522:	4607      	mov	r7, r0
 8001524:	f817 3f01 	ldrb.w	r3, [r7, #1]!
 8001528:	2b25      	cmp	r3, #37	; 0x25
 800152a:	bf18      	it	ne
 800152c:	2b00      	cmpne	r3, #0
 800152e:	d1f9      	bne.n	8001524 <_svfprintf_r+0x6c>
 8001530:	9909      	ldr	r1, [sp, #36]	; 0x24
 8001532:	ebb7 0801 	subs.w	r8, r7, r1
 8001536:	d00e      	beq.n	8001556 <_svfprintf_r+0x9e>
 8001538:	9c3a      	ldr	r4, [sp, #232]	; 0xe8
 800153a:	9d3b      	ldr	r5, [sp, #236]	; 0xec
 800153c:	6031      	str	r1, [r6, #0]
 800153e:	3401      	adds	r4, #1
 8001540:	4445      	add	r5, r8
 8001542:	2c07      	cmp	r4, #7
 8001544:	f8c6 8004 	str.w	r8, [r6, #4]
 8001548:	953b      	str	r5, [sp, #236]	; 0xec
 800154a:	943a      	str	r4, [sp, #232]	; 0xe8
 800154c:	dc7c      	bgt.n	8001648 <_svfprintf_r+0x190>
 800154e:	3608      	adds	r6, #8
 8001550:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8001552:	4442      	add	r2, r8
 8001554:	920c      	str	r2, [sp, #48]	; 0x30
 8001556:	783b      	ldrb	r3, [r7, #0]
 8001558:	2b00      	cmp	r3, #0
 800155a:	d07d      	beq.n	8001658 <_svfprintf_r+0x1a0>
 800155c:	3701      	adds	r7, #1
 800155e:	9709      	str	r7, [sp, #36]	; 0x24
 8001560:	2300      	movs	r3, #0
 8001562:	9809      	ldr	r0, [sp, #36]	; 0x24
 8001564:	930b      	str	r3, [sp, #44]	; 0x2c
 8001566:	f88d 310f 	strb.w	r3, [sp, #271]	; 0x10f
 800156a:	f04f 34ff 	mov.w	r4, #4294967295	; 0xffffffff
 800156e:	9308      	str	r3, [sp, #32]
 8001570:	2720      	movs	r7, #32
 8001572:	252b      	movs	r5, #43	; 0x2b
 8001574:	f810 3b01 	ldrb.w	r3, [r0], #1
 8001578:	f1a3 0220 	sub.w	r2, r3, #32
 800157c:	2a58      	cmp	r2, #88	; 0x58
 800157e:	f200 823b 	bhi.w	80019f8 <_svfprintf_r+0x540>
 8001582:	e8df f012 	tbh	[pc, r2, lsl #1]
 8001586:	024c      	.short	0x024c
 8001588:	02390239 	.word	0x02390239
 800158c:	02390254 	.word	0x02390254
 8001590:	02390239 	.word	0x02390239
 8001594:	02390239 	.word	0x02390239
 8001598:	02590239 	.word	0x02590239
 800159c:	0239007f 	.word	0x0239007f
 80015a0:	0082005c 	.word	0x0082005c
 80015a4:	009d0239 	.word	0x009d0239
 80015a8:	00a200a2 	.word	0x00a200a2
 80015ac:	00a200a2 	.word	0x00a200a2
 80015b0:	00a200a2 	.word	0x00a200a2
 80015b4:	00a200a2 	.word	0x00a200a2
 80015b8:	023900a2 	.word	0x023900a2
 80015bc:	02390239 	.word	0x02390239
 80015c0:	02390239 	.word	0x02390239
 80015c4:	02390239 	.word	0x02390239
 80015c8:	02390239 	.word	0x02390239
 80015cc:	00b50239 	.word	0x00b50239
 80015d0:	02390154 	.word	0x02390154
 80015d4:	02390154 	.word	0x02390154
 80015d8:	02390239 	.word	0x02390239
 80015dc:	018b0239 	.word	0x018b0239
 80015e0:	02390239 	.word	0x02390239
 80015e4:	02390190 	.word	0x02390190
 80015e8:	02390239 	.word	0x02390239
 80015ec:	02390239 	.word	0x02390239
 80015f0:	023901a7 	.word	0x023901a7
 80015f4:	01ba0239 	.word	0x01ba0239
 80015f8:	02390239 	.word	0x02390239
 80015fc:	02390239 	.word	0x02390239
 8001600:	02390239 	.word	0x02390239
 8001604:	02390239 	.word	0x02390239
 8001608:	02390239 	.word	0x02390239
 800160c:	02780293 	.word	0x02780293
 8001610:	01540154 	.word	0x01540154
 8001614:	028e0154 	.word	0x028e0154
 8001618:	02390278 	.word	0x02390278
 800161c:	02130239 	.word	0x02130239
 8001620:	02180239 	.word	0x02180239
 8001624:	02a50224 	.word	0x02a50224
 8001628:	023901de 	.word	0x023901de
 800162c:	023901e3 	.word	0x023901e3
 8001630:	02390264 	.word	0x02390264
 8001634:	02c70239 	.word	0x02c70239
 8001638:	4252      	negs	r2, r2
 800163a:	920b      	str	r2, [sp, #44]	; 0x2c
 800163c:	930e      	str	r3, [sp, #56]	; 0x38
 800163e:	9b08      	ldr	r3, [sp, #32]
 8001640:	f043 0304 	orr.w	r3, r3, #4
 8001644:	9308      	str	r3, [sp, #32]
 8001646:	e795      	b.n	8001574 <_svfprintf_r+0xbc>
 8001648:	980f      	ldr	r0, [sp, #60]	; 0x3c
 800164a:	4651      	mov	r1, sl
 800164c:	465a      	mov	r2, fp
 800164e:	f003 faa5 	bl	8004b9c <__ssprint_r>
 8001652:	b940      	cbnz	r0, 8001666 <_svfprintf_r+0x1ae>
 8001654:	ae1f      	add	r6, sp, #124	; 0x7c
 8001656:	e77b      	b.n	8001550 <_svfprintf_r+0x98>
 8001658:	9b3b      	ldr	r3, [sp, #236]	; 0xec
 800165a:	b123      	cbz	r3, 8001666 <_svfprintf_r+0x1ae>
 800165c:	980f      	ldr	r0, [sp, #60]	; 0x3c
 800165e:	4651      	mov	r1, sl
 8001660:	aa39      	add	r2, sp, #228	; 0xe4
 8001662:	f003 fa9b 	bl	8004b9c <__ssprint_r>
 8001666:	f8ba 300c 	ldrh.w	r3, [sl, #12]
 800166a:	f013 0f40 	tst.w	r3, #64	; 0x40
 800166e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8001670:	bf18      	it	ne
 8001672:	f04f 33ff 	movne.w	r3, #4294967295	; 0xffffffff
 8001676:	930c      	str	r3, [sp, #48]	; 0x30
 8001678:	980c      	ldr	r0, [sp, #48]	; 0x30
 800167a:	b045      	add	sp, #276	; 0x114
 800167c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8001680:	9f09      	ldr	r7, [sp, #36]	; 0x24
 8001682:	e768      	b.n	8001556 <_svfprintf_r+0x9e>
 8001684:	f88d 510f 	strb.w	r5, [sp, #271]	; 0x10f
 8001688:	e774      	b.n	8001574 <_svfprintf_r+0xbc>
 800168a:	f810 3b01 	ldrb.w	r3, [r0], #1
 800168e:	2b2a      	cmp	r3, #42	; 0x2a
 8001690:	f001 804c 	beq.w	800272c <_svfprintf_r+0x1274>
 8001694:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
 8001698:	2400      	movs	r4, #0
 800169a:	2a09      	cmp	r2, #9
 800169c:	f63f af6c 	bhi.w	8001578 <_svfprintf_r+0xc0>
 80016a0:	4601      	mov	r1, r0
 80016a2:	2400      	movs	r4, #0
 80016a4:	f811 3b01 	ldrb.w	r3, [r1], #1
 80016a8:	eb04 0484 	add.w	r4, r4, r4, lsl #2
 80016ac:	eb02 0444 	add.w	r4, r2, r4, lsl #1
 80016b0:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
 80016b4:	2a09      	cmp	r2, #9
 80016b6:	4608      	mov	r0, r1
 80016b8:	d9f4      	bls.n	80016a4 <_svfprintf_r+0x1ec>
 80016ba:	ea44 74e4 	orr.w	r4, r4, r4, asr #31
 80016be:	e75b      	b.n	8001578 <_svfprintf_r+0xc0>
 80016c0:	9a08      	ldr	r2, [sp, #32]
 80016c2:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 80016c6:	9208      	str	r2, [sp, #32]
 80016c8:	e754      	b.n	8001574 <_svfprintf_r+0xbc>
 80016ca:	4601      	mov	r1, r0
 80016cc:	2200      	movs	r2, #0
 80016ce:	46b4      	mov	ip, r6
 80016d0:	f1a3 0030 	sub.w	r0, r3, #48	; 0x30
 80016d4:	f811 3b01 	ldrb.w	r3, [r1], #1
 80016d8:	f1a3 0630 	sub.w	r6, r3, #48	; 0x30
 80016dc:	eb02 0282 	add.w	r2, r2, r2, lsl #2
 80016e0:	2e09      	cmp	r6, #9
 80016e2:	eb00 0242 	add.w	r2, r0, r2, lsl #1
 80016e6:	4608      	mov	r0, r1
 80016e8:	d9f2      	bls.n	80016d0 <_svfprintf_r+0x218>
 80016ea:	4666      	mov	r6, ip
 80016ec:	920b      	str	r2, [sp, #44]	; 0x2c
 80016ee:	e743      	b.n	8001578 <_svfprintf_r+0xc0>
 80016f0:	9315      	str	r3, [sp, #84]	; 0x54
 80016f2:	9b08      	ldr	r3, [sp, #32]
 80016f4:	9009      	str	r0, [sp, #36]	; 0x24
 80016f6:	f043 0310 	orr.w	r3, r3, #16
 80016fa:	9308      	str	r3, [sp, #32]
 80016fc:	9808      	ldr	r0, [sp, #32]
 80016fe:	06c3      	lsls	r3, r0, #27
 8001700:	f100 81bf 	bmi.w	8001a82 <_svfprintf_r+0x5ca>
 8001704:	9a08      	ldr	r2, [sp, #32]
 8001706:	0655      	lsls	r5, r2, #25
 8001708:	f140 81bb 	bpl.w	8001a82 <_svfprintf_r+0x5ca>
 800170c:	980e      	ldr	r0, [sp, #56]	; 0x38
 800170e:	f9b0 3000 	ldrsh.w	r3, [r0]
 8001712:	3004      	adds	r0, #4
 8001714:	2b00      	cmp	r3, #0
 8001716:	900e      	str	r0, [sp, #56]	; 0x38
 8001718:	f2c0 81ba 	blt.w	8001a90 <_svfprintf_r+0x5d8>
 800171c:	bf0c      	ite	eq
 800171e:	2100      	moveq	r1, #0
 8001720:	2101      	movne	r1, #1
 8001722:	2201      	movs	r2, #1
 8001724:	2c00      	cmp	r4, #0
 8001726:	bfa2      	ittt	ge
 8001728:	9808      	ldrge	r0, [sp, #32]
 800172a:	f020 0080 	bicge.w	r0, r0, #128	; 0x80
 800172e:	9008      	strge	r0, [sp, #32]
 8001730:	2c00      	cmp	r4, #0
 8001732:	bf18      	it	ne
 8001734:	f041 0101 	orrne.w	r1, r1, #1
 8001738:	2900      	cmp	r1, #0
 800173a:	f000 8323 	beq.w	8001d84 <_svfprintf_r+0x8cc>
 800173e:	2a01      	cmp	r2, #1
 8001740:	f000 845f 	beq.w	8002002 <_svfprintf_r+0xb4a>
 8001744:	2a02      	cmp	r2, #2
 8001746:	bf18      	it	ne
 8001748:	465a      	movne	r2, fp
 800174a:	d102      	bne.n	8001752 <_svfprintf_r+0x29a>
 800174c:	f000 bc48 	b.w	8001fe0 <_svfprintf_r+0xb28>
 8001750:	4602      	mov	r2, r0
 8001752:	f003 0107 	and.w	r1, r3, #7
 8001756:	3130      	adds	r1, #48	; 0x30
 8001758:	1e50      	subs	r0, r2, #1
 800175a:	08db      	lsrs	r3, r3, #3
 800175c:	f802 1c01 	strb.w	r1, [r2, #-1]
 8001760:	d1f6      	bne.n	8001750 <_svfprintf_r+0x298>
 8001762:	9b08      	ldr	r3, [sp, #32]
 8001764:	9011      	str	r0, [sp, #68]	; 0x44
 8001766:	07dd      	lsls	r5, r3, #31
 8001768:	d507      	bpl.n	800177a <_svfprintf_r+0x2c2>
 800176a:	2930      	cmp	r1, #48	; 0x30
 800176c:	f000 8733 	beq.w	80025d6 <_svfprintf_r+0x111e>
 8001770:	1e90      	subs	r0, r2, #2
 8001772:	2330      	movs	r3, #48	; 0x30
 8001774:	9011      	str	r0, [sp, #68]	; 0x44
 8001776:	f802 3c02 	strb.w	r3, [r2, #-2]
 800177a:	ebc0 030b 	rsb	r3, r0, fp
 800177e:	930d      	str	r3, [sp, #52]	; 0x34
 8001780:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8001782:	f89d 110f 	ldrb.w	r1, [sp, #271]	; 0x10f
 8001786:	9412      	str	r4, [sp, #72]	; 0x48
 8001788:	42a3      	cmp	r3, r4
 800178a:	bfb8      	it	lt
 800178c:	4623      	movlt	r3, r4
 800178e:	2000      	movs	r0, #0
 8001790:	930a      	str	r3, [sp, #40]	; 0x28
 8001792:	9016      	str	r0, [sp, #88]	; 0x58
 8001794:	b111      	cbz	r1, 800179c <_svfprintf_r+0x2e4>
 8001796:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8001798:	3301      	adds	r3, #1
 800179a:	930a      	str	r3, [sp, #40]	; 0x28
 800179c:	9b08      	ldr	r3, [sp, #32]
 800179e:	f013 0302 	ands.w	r3, r3, #2
 80017a2:	9313      	str	r3, [sp, #76]	; 0x4c
 80017a4:	d002      	beq.n	80017ac <_svfprintf_r+0x2f4>
 80017a6:	980a      	ldr	r0, [sp, #40]	; 0x28
 80017a8:	3002      	adds	r0, #2
 80017aa:	900a      	str	r0, [sp, #40]	; 0x28
 80017ac:	9b08      	ldr	r3, [sp, #32]
 80017ae:	f013 0384 	ands.w	r3, r3, #132	; 0x84
 80017b2:	9314      	str	r3, [sp, #80]	; 0x50
 80017b4:	f040 81bb 	bne.w	8001b2e <_svfprintf_r+0x676>
 80017b8:	980b      	ldr	r0, [sp, #44]	; 0x2c
 80017ba:	990a      	ldr	r1, [sp, #40]	; 0x28
 80017bc:	1a47      	subs	r7, r0, r1
 80017be:	2f00      	cmp	r7, #0
 80017c0:	f340 81b5 	ble.w	8001b2e <_svfprintf_r+0x676>
 80017c4:	2f10      	cmp	r7, #16
 80017c6:	9d3b      	ldr	r5, [sp, #236]	; 0xec
 80017c8:	9c3a      	ldr	r4, [sp, #232]	; 0xe8
 80017ca:	f8df 8344 	ldr.w	r8, [pc, #836]	; 8001b10 <_svfprintf_r+0x658>
 80017ce:	dd22      	ble.n	8001816 <_svfprintf_r+0x35e>
 80017d0:	4623      	mov	r3, r4
 80017d2:	f04f 0910 	mov.w	r9, #16
 80017d6:	4644      	mov	r4, r8
 80017d8:	f8dd 803c 	ldr.w	r8, [sp, #60]	; 0x3c
 80017dc:	e003      	b.n	80017e6 <_svfprintf_r+0x32e>
 80017de:	3f10      	subs	r7, #16
 80017e0:	3608      	adds	r6, #8
 80017e2:	2f10      	cmp	r7, #16
 80017e4:	dd15      	ble.n	8001812 <_svfprintf_r+0x35a>
 80017e6:	3301      	adds	r3, #1
 80017e8:	3510      	adds	r5, #16
 80017ea:	2b07      	cmp	r3, #7
 80017ec:	e886 0210 	stmia.w	r6, {r4, r9}
 80017f0:	953b      	str	r5, [sp, #236]	; 0xec
 80017f2:	933a      	str	r3, [sp, #232]	; 0xe8
 80017f4:	ddf3      	ble.n	80017de <_svfprintf_r+0x326>
 80017f6:	4640      	mov	r0, r8
 80017f8:	4651      	mov	r1, sl
 80017fa:	465a      	mov	r2, fp
 80017fc:	f003 f9ce 	bl	8004b9c <__ssprint_r>
 8001800:	2800      	cmp	r0, #0
 8001802:	f47f af30 	bne.w	8001666 <_svfprintf_r+0x1ae>
 8001806:	3f10      	subs	r7, #16
 8001808:	2f10      	cmp	r7, #16
 800180a:	9d3b      	ldr	r5, [sp, #236]	; 0xec
 800180c:	9b3a      	ldr	r3, [sp, #232]	; 0xe8
 800180e:	ae1f      	add	r6, sp, #124	; 0x7c
 8001810:	dce9      	bgt.n	80017e6 <_svfprintf_r+0x32e>
 8001812:	46a0      	mov	r8, r4
 8001814:	461c      	mov	r4, r3
 8001816:	3401      	adds	r4, #1
 8001818:	19ed      	adds	r5, r5, r7
 800181a:	2c07      	cmp	r4, #7
 800181c:	f8c6 8000 	str.w	r8, [r6]
 8001820:	6077      	str	r7, [r6, #4]
 8001822:	953b      	str	r5, [sp, #236]	; 0xec
 8001824:	943a      	str	r4, [sp, #232]	; 0xe8
 8001826:	f300 8414 	bgt.w	8002052 <_svfprintf_r+0xb9a>
 800182a:	3608      	adds	r6, #8
 800182c:	e180      	b.n	8001b30 <_svfprintf_r+0x678>
 800182e:	9009      	str	r0, [sp, #36]	; 0x24
 8001830:	980e      	ldr	r0, [sp, #56]	; 0x38
 8001832:	9315      	str	r3, [sp, #84]	; 0x54
 8001834:	1dc3      	adds	r3, r0, #7
 8001836:	f023 0307 	bic.w	r3, r3, #7
 800183a:	f103 0108 	add.w	r1, r3, #8
 800183e:	910e      	str	r1, [sp, #56]	; 0x38
 8001840:	f8d3 8000 	ldr.w	r8, [r3]
 8001844:	685d      	ldr	r5, [r3, #4]
 8001846:	4642      	mov	r2, r8
 8001848:	462b      	mov	r3, r5
 800184a:	4629      	mov	r1, r5
 800184c:	4640      	mov	r0, r8
 800184e:	e9cd 2318 	strd	r2, r3, [sp, #96]	; 0x60
 8001852:	f003 f83b 	bl	80048cc <__fpclassifyd>
 8001856:	2801      	cmp	r0, #1
 8001858:	4629      	mov	r1, r5
 800185a:	4640      	mov	r0, r8
 800185c:	f040 84d0 	bne.w	8002200 <_svfprintf_r+0xd48>
 8001860:	2200      	movs	r2, #0
 8001862:	2300      	movs	r3, #0
 8001864:	f004 fd62 	bl	800632c <__aeabi_dcmplt>
 8001868:	f89d 110f 	ldrb.w	r1, [sp, #271]	; 0x10f
 800186c:	b110      	cbz	r0, 8001874 <_svfprintf_r+0x3bc>
 800186e:	212d      	movs	r1, #45	; 0x2d
 8001870:	f88d 110f 	strb.w	r1, [sp, #271]	; 0x10f
 8001874:	2303      	movs	r3, #3
 8001876:	930a      	str	r3, [sp, #40]	; 0x28
 8001878:	2300      	movs	r3, #0
 800187a:	9312      	str	r3, [sp, #72]	; 0x48
 800187c:	4aa0      	ldr	r2, [pc, #640]	; (8001b00 <_svfprintf_r+0x648>)
 800187e:	4ba1      	ldr	r3, [pc, #644]	; (8001b04 <_svfprintf_r+0x64c>)
 8001880:	9815      	ldr	r0, [sp, #84]	; 0x54
 8001882:	2847      	cmp	r0, #71	; 0x47
 8001884:	bfd8      	it	le
 8001886:	461a      	movle	r2, r3
 8001888:	9211      	str	r2, [sp, #68]	; 0x44
 800188a:	9a08      	ldr	r2, [sp, #32]
 800188c:	2303      	movs	r3, #3
 800188e:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8001892:	930d      	str	r3, [sp, #52]	; 0x34
 8001894:	2300      	movs	r3, #0
 8001896:	9208      	str	r2, [sp, #32]
 8001898:	9316      	str	r3, [sp, #88]	; 0x58
 800189a:	e77b      	b.n	8001794 <_svfprintf_r+0x2dc>
 800189c:	9b08      	ldr	r3, [sp, #32]
 800189e:	f043 0308 	orr.w	r3, r3, #8
 80018a2:	9308      	str	r3, [sp, #32]
 80018a4:	e666      	b.n	8001574 <_svfprintf_r+0xbc>
 80018a6:	9908      	ldr	r1, [sp, #32]
 80018a8:	9009      	str	r0, [sp, #36]	; 0x24
 80018aa:	f041 0110 	orr.w	r1, r1, #16
 80018ae:	9108      	str	r1, [sp, #32]
 80018b0:	9a08      	ldr	r2, [sp, #32]
 80018b2:	9315      	str	r3, [sp, #84]	; 0x54
 80018b4:	f012 0110 	ands.w	r1, r2, #16
 80018b8:	f000 8090 	beq.w	80019dc <_svfprintf_r+0x524>
 80018bc:	980e      	ldr	r0, [sp, #56]	; 0x38
 80018be:	6803      	ldr	r3, [r0, #0]
 80018c0:	2200      	movs	r2, #0
 80018c2:	1a99      	subs	r1, r3, r2
 80018c4:	bf18      	it	ne
 80018c6:	2101      	movne	r1, #1
 80018c8:	3004      	adds	r0, #4
 80018ca:	900e      	str	r0, [sp, #56]	; 0x38
 80018cc:	2000      	movs	r0, #0
 80018ce:	f88d 010f 	strb.w	r0, [sp, #271]	; 0x10f
 80018d2:	e727      	b.n	8001724 <_svfprintf_r+0x26c>
 80018d4:	9908      	ldr	r1, [sp, #32]
 80018d6:	9009      	str	r0, [sp, #36]	; 0x24
 80018d8:	f041 0110 	orr.w	r1, r1, #16
 80018dc:	9108      	str	r1, [sp, #32]
 80018de:	9a08      	ldr	r2, [sp, #32]
 80018e0:	9315      	str	r3, [sp, #84]	; 0x54
 80018e2:	06d0      	lsls	r0, r2, #27
 80018e4:	f140 80b9 	bpl.w	8001a5a <_svfprintf_r+0x5a2>
 80018e8:	980e      	ldr	r0, [sp, #56]	; 0x38
 80018ea:	6803      	ldr	r3, [r0, #0]
 80018ec:	2201      	movs	r2, #1
 80018ee:	1c19      	adds	r1, r3, #0
 80018f0:	bf18      	it	ne
 80018f2:	2101      	movne	r1, #1
 80018f4:	3004      	adds	r0, #4
 80018f6:	900e      	str	r0, [sp, #56]	; 0x38
 80018f8:	e7e8      	b.n	80018cc <_svfprintf_r+0x414>
 80018fa:	4a83      	ldr	r2, [pc, #524]	; (8001b08 <_svfprintf_r+0x650>)
 80018fc:	9315      	str	r3, [sp, #84]	; 0x54
 80018fe:	9b08      	ldr	r3, [sp, #32]
 8001900:	921c      	str	r2, [sp, #112]	; 0x70
 8001902:	06da      	lsls	r2, r3, #27
 8001904:	9009      	str	r0, [sp, #36]	; 0x24
 8001906:	f100 810d 	bmi.w	8001b24 <_svfprintf_r+0x66c>
 800190a:	9908      	ldr	r1, [sp, #32]
 800190c:	064b      	lsls	r3, r1, #25
 800190e:	f140 8109 	bpl.w	8001b24 <_svfprintf_r+0x66c>
 8001912:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8001914:	8813      	ldrh	r3, [r2, #0]
 8001916:	3204      	adds	r2, #4
 8001918:	920e      	str	r2, [sp, #56]	; 0x38
 800191a:	1c19      	adds	r1, r3, #0
 800191c:	9a08      	ldr	r2, [sp, #32]
 800191e:	bf18      	it	ne
 8001920:	2101      	movne	r1, #1
 8001922:	420a      	tst	r2, r1
 8001924:	f000 83ca 	beq.w	80020bc <_svfprintf_r+0xc04>
 8001928:	9908      	ldr	r1, [sp, #32]
 800192a:	9815      	ldr	r0, [sp, #84]	; 0x54
 800192c:	2230      	movs	r2, #48	; 0x30
 800192e:	f041 0102 	orr.w	r1, r1, #2
 8001932:	f88d 210c 	strb.w	r2, [sp, #268]	; 0x10c
 8001936:	9108      	str	r1, [sp, #32]
 8001938:	f88d 010d 	strb.w	r0, [sp, #269]	; 0x10d
 800193c:	2101      	movs	r1, #1
 800193e:	2202      	movs	r2, #2
 8001940:	e7c4      	b.n	80018cc <_svfprintf_r+0x414>
 8001942:	9b08      	ldr	r3, [sp, #32]
 8001944:	f043 0310 	orr.w	r3, r3, #16
 8001948:	9308      	str	r3, [sp, #32]
 800194a:	e613      	b.n	8001574 <_svfprintf_r+0xbc>
 800194c:	2500      	movs	r5, #0
 800194e:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8001950:	f88d 510f 	strb.w	r5, [sp, #271]	; 0x10f
 8001954:	9315      	str	r3, [sp, #84]	; 0x54
 8001956:	6812      	ldr	r2, [r2, #0]
 8001958:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800195a:	9009      	str	r0, [sp, #36]	; 0x24
 800195c:	9211      	str	r2, [sp, #68]	; 0x44
 800195e:	1d1f      	adds	r7, r3, #4
 8001960:	2a00      	cmp	r2, #0
 8001962:	f000 864b 	beq.w	80025fc <_svfprintf_r+0x1144>
 8001966:	2c00      	cmp	r4, #0
 8001968:	9811      	ldr	r0, [sp, #68]	; 0x44
 800196a:	f2c0 8602 	blt.w	8002572 <_svfprintf_r+0x10ba>
 800196e:	4629      	mov	r1, r5
 8001970:	4622      	mov	r2, r4
 8001972:	f002 fad1 	bl	8003f18 <memchr>
 8001976:	2800      	cmp	r0, #0
 8001978:	f000 866f 	beq.w	800265a <_svfprintf_r+0x11a2>
 800197c:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800197e:	9512      	str	r5, [sp, #72]	; 0x48
 8001980:	1ac0      	subs	r0, r0, r3
 8001982:	42a0      	cmp	r0, r4
 8001984:	900d      	str	r0, [sp, #52]	; 0x34
 8001986:	bfd1      	iteee	le
 8001988:	9b0d      	ldrle	r3, [sp, #52]	; 0x34
 800198a:	f89d 110f 	ldrbgt.w	r1, [sp, #271]	; 0x10f
 800198e:	970e      	strgt	r7, [sp, #56]	; 0x38
 8001990:	ea24 70e4 	bicgt.w	r0, r4, r4, asr #31
 8001994:	bfd3      	iteet	le
 8001996:	ea23 73e3 	bicle.w	r3, r3, r3, asr #31
 800199a:	900a      	strgt	r0, [sp, #40]	; 0x28
 800199c:	940d      	strgt	r4, [sp, #52]	; 0x34
 800199e:	930a      	strle	r3, [sp, #40]	; 0x28
 80019a0:	bfdc      	itt	le
 80019a2:	f89d 110f 	ldrble.w	r1, [sp, #271]	; 0x10f
 80019a6:	970e      	strle	r7, [sp, #56]	; 0x38
 80019a8:	9516      	str	r5, [sp, #88]	; 0x58
 80019aa:	e6f3      	b.n	8001794 <_svfprintf_r+0x2dc>
 80019ac:	9a08      	ldr	r2, [sp, #32]
 80019ae:	f042 0210 	orr.w	r2, r2, #16
 80019b2:	9208      	str	r2, [sp, #32]
 80019b4:	e5de      	b.n	8001574 <_svfprintf_r+0xbc>
 80019b6:	9009      	str	r0, [sp, #36]	; 0x24
 80019b8:	9808      	ldr	r0, [sp, #32]
 80019ba:	06c3      	lsls	r3, r0, #27
 80019bc:	f140 843f 	bpl.w	800223e <_svfprintf_r+0xd86>
 80019c0:	990e      	ldr	r1, [sp, #56]	; 0x38
 80019c2:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80019c4:	680b      	ldr	r3, [r1, #0]
 80019c6:	3104      	adds	r1, #4
 80019c8:	910e      	str	r1, [sp, #56]	; 0x38
 80019ca:	601a      	str	r2, [r3, #0]
 80019cc:	e5a2      	b.n	8001514 <_svfprintf_r+0x5c>
 80019ce:	9a08      	ldr	r2, [sp, #32]
 80019d0:	9009      	str	r0, [sp, #36]	; 0x24
 80019d2:	f012 0110 	ands.w	r1, r2, #16
 80019d6:	9315      	str	r3, [sp, #84]	; 0x54
 80019d8:	f47f af70 	bne.w	80018bc <_svfprintf_r+0x404>
 80019dc:	9b08      	ldr	r3, [sp, #32]
 80019de:	f013 0240 	ands.w	r2, r3, #64	; 0x40
 80019e2:	f000 8437 	beq.w	8002254 <_svfprintf_r+0xd9c>
 80019e6:	980e      	ldr	r0, [sp, #56]	; 0x38
 80019e8:	8803      	ldrh	r3, [r0, #0]
 80019ea:	460a      	mov	r2, r1
 80019ec:	1c19      	adds	r1, r3, #0
 80019ee:	bf18      	it	ne
 80019f0:	2101      	movne	r1, #1
 80019f2:	3004      	adds	r0, #4
 80019f4:	900e      	str	r0, [sp, #56]	; 0x38
 80019f6:	e769      	b.n	80018cc <_svfprintf_r+0x414>
 80019f8:	9009      	str	r0, [sp, #36]	; 0x24
 80019fa:	9315      	str	r3, [sp, #84]	; 0x54
 80019fc:	2b00      	cmp	r3, #0
 80019fe:	f43f ae2b 	beq.w	8001658 <_svfprintf_r+0x1a0>
 8001a02:	2101      	movs	r1, #1
 8001a04:	f88d 30bc 	strb.w	r3, [sp, #188]	; 0xbc
 8001a08:	aa2f      	add	r2, sp, #188	; 0xbc
 8001a0a:	2300      	movs	r3, #0
 8001a0c:	910a      	str	r1, [sp, #40]	; 0x28
 8001a0e:	f88d 310f 	strb.w	r3, [sp, #271]	; 0x10f
 8001a12:	910d      	str	r1, [sp, #52]	; 0x34
 8001a14:	9211      	str	r2, [sp, #68]	; 0x44
 8001a16:	2300      	movs	r3, #0
 8001a18:	9312      	str	r3, [sp, #72]	; 0x48
 8001a1a:	9316      	str	r3, [sp, #88]	; 0x58
 8001a1c:	e6be      	b.n	800179c <_svfprintf_r+0x2e4>
 8001a1e:	f89d 310f 	ldrb.w	r3, [sp, #271]	; 0x10f
 8001a22:	2b00      	cmp	r3, #0
 8001a24:	f47f ada6 	bne.w	8001574 <_svfprintf_r+0xbc>
 8001a28:	f88d 710f 	strb.w	r7, [sp, #271]	; 0x10f
 8001a2c:	e5a2      	b.n	8001574 <_svfprintf_r+0xbc>
 8001a2e:	9a08      	ldr	r2, [sp, #32]
 8001a30:	f042 0201 	orr.w	r2, r2, #1
 8001a34:	9208      	str	r2, [sp, #32]
 8001a36:	e59d      	b.n	8001574 <_svfprintf_r+0xbc>
 8001a38:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8001a3a:	990e      	ldr	r1, [sp, #56]	; 0x38
 8001a3c:	681b      	ldr	r3, [r3, #0]
 8001a3e:	930b      	str	r3, [sp, #44]	; 0x2c
 8001a40:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8001a42:	1d0b      	adds	r3, r1, #4
 8001a44:	2a00      	cmp	r2, #0
 8001a46:	f6ff adf7 	blt.w	8001638 <_svfprintf_r+0x180>
 8001a4a:	930e      	str	r3, [sp, #56]	; 0x38
 8001a4c:	e592      	b.n	8001574 <_svfprintf_r+0xbc>
 8001a4e:	9a08      	ldr	r2, [sp, #32]
 8001a50:	9009      	str	r0, [sp, #36]	; 0x24
 8001a52:	06d0      	lsls	r0, r2, #27
 8001a54:	9315      	str	r3, [sp, #84]	; 0x54
 8001a56:	f53f af47 	bmi.w	80018e8 <_svfprintf_r+0x430>
 8001a5a:	9908      	ldr	r1, [sp, #32]
 8001a5c:	0649      	lsls	r1, r1, #25
 8001a5e:	f140 83ea 	bpl.w	8002236 <_svfprintf_r+0xd7e>
 8001a62:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8001a64:	8813      	ldrh	r3, [r2, #0]
 8001a66:	2201      	movs	r2, #1
 8001a68:	980e      	ldr	r0, [sp, #56]	; 0x38
 8001a6a:	1c19      	adds	r1, r3, #0
 8001a6c:	bf18      	it	ne
 8001a6e:	2101      	movne	r1, #1
 8001a70:	3004      	adds	r0, #4
 8001a72:	900e      	str	r0, [sp, #56]	; 0x38
 8001a74:	e72a      	b.n	80018cc <_svfprintf_r+0x414>
 8001a76:	9009      	str	r0, [sp, #36]	; 0x24
 8001a78:	9808      	ldr	r0, [sp, #32]
 8001a7a:	9315      	str	r3, [sp, #84]	; 0x54
 8001a7c:	06c3      	lsls	r3, r0, #27
 8001a7e:	f57f ae41 	bpl.w	8001704 <_svfprintf_r+0x24c>
 8001a82:	990e      	ldr	r1, [sp, #56]	; 0x38
 8001a84:	680b      	ldr	r3, [r1, #0]
 8001a86:	3104      	adds	r1, #4
 8001a88:	2b00      	cmp	r3, #0
 8001a8a:	910e      	str	r1, [sp, #56]	; 0x38
 8001a8c:	f6bf ae46 	bge.w	800171c <_svfprintf_r+0x264>
 8001a90:	425b      	negs	r3, r3
 8001a92:	222d      	movs	r2, #45	; 0x2d
 8001a94:	1c19      	adds	r1, r3, #0
 8001a96:	f88d 210f 	strb.w	r2, [sp, #271]	; 0x10f
 8001a9a:	bf18      	it	ne
 8001a9c:	2101      	movne	r1, #1
 8001a9e:	2201      	movs	r2, #1
 8001aa0:	e640      	b.n	8001724 <_svfprintf_r+0x26c>
 8001aa2:	9908      	ldr	r1, [sp, #32]
 8001aa4:	f041 0140 	orr.w	r1, r1, #64	; 0x40
 8001aa8:	9108      	str	r1, [sp, #32]
 8001aaa:	e563      	b.n	8001574 <_svfprintf_r+0xbc>
 8001aac:	9315      	str	r3, [sp, #84]	; 0x54
 8001aae:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8001ab0:	990e      	ldr	r1, [sp, #56]	; 0x38
 8001ab2:	681b      	ldr	r3, [r3, #0]
 8001ab4:	9009      	str	r0, [sp, #36]	; 0x24
 8001ab6:	2200      	movs	r2, #0
 8001ab8:	2001      	movs	r0, #1
 8001aba:	f88d 210f 	strb.w	r2, [sp, #271]	; 0x10f
 8001abe:	3104      	adds	r1, #4
 8001ac0:	aa2f      	add	r2, sp, #188	; 0xbc
 8001ac2:	900a      	str	r0, [sp, #40]	; 0x28
 8001ac4:	910e      	str	r1, [sp, #56]	; 0x38
 8001ac6:	f88d 30bc 	strb.w	r3, [sp, #188]	; 0xbc
 8001aca:	900d      	str	r0, [sp, #52]	; 0x34
 8001acc:	9211      	str	r2, [sp, #68]	; 0x44
 8001ace:	e7a2      	b.n	8001a16 <_svfprintf_r+0x55e>
 8001ad0:	490e      	ldr	r1, [pc, #56]	; (8001b0c <_svfprintf_r+0x654>)
 8001ad2:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8001ad4:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8001ad6:	911c      	str	r1, [sp, #112]	; 0x70
 8001ad8:	9908      	ldr	r1, [sp, #32]
 8001ada:	681b      	ldr	r3, [r3, #0]
 8001adc:	9009      	str	r0, [sp, #36]	; 0x24
 8001ade:	3204      	adds	r2, #4
 8001ae0:	f041 0102 	orr.w	r1, r1, #2
 8001ae4:	2078      	movs	r0, #120	; 0x78
 8001ae6:	920e      	str	r2, [sp, #56]	; 0x38
 8001ae8:	9108      	str	r1, [sp, #32]
 8001aea:	2230      	movs	r2, #48	; 0x30
 8001aec:	1c19      	adds	r1, r3, #0
 8001aee:	f88d 210c 	strb.w	r2, [sp, #268]	; 0x10c
 8001af2:	bf18      	it	ne
 8001af4:	2101      	movne	r1, #1
 8001af6:	f88d 010d 	strb.w	r0, [sp, #269]	; 0x10d
 8001afa:	2202      	movs	r2, #2
 8001afc:	9015      	str	r0, [sp, #84]	; 0x54
 8001afe:	e6e5      	b.n	80018cc <_svfprintf_r+0x414>
 8001b00:	080066f0 	.word	0x080066f0
 8001b04:	080066ec 	.word	0x080066ec
 8001b08:	080066fc 	.word	0x080066fc
 8001b0c:	08006710 	.word	0x08006710
 8001b10:	08006554 	.word	0x08006554
 8001b14:	9315      	str	r3, [sp, #84]	; 0x54
 8001b16:	9b08      	ldr	r3, [sp, #32]
 8001b18:	49a4      	ldr	r1, [pc, #656]	; (8001dac <_svfprintf_r+0x8f4>)
 8001b1a:	9009      	str	r0, [sp, #36]	; 0x24
 8001b1c:	06da      	lsls	r2, r3, #27
 8001b1e:	911c      	str	r1, [sp, #112]	; 0x70
 8001b20:	f57f aef3 	bpl.w	800190a <_svfprintf_r+0x452>
 8001b24:	980e      	ldr	r0, [sp, #56]	; 0x38
 8001b26:	6803      	ldr	r3, [r0, #0]
 8001b28:	3004      	adds	r0, #4
 8001b2a:	900e      	str	r0, [sp, #56]	; 0x38
 8001b2c:	e6f5      	b.n	800191a <_svfprintf_r+0x462>
 8001b2e:	9d3b      	ldr	r5, [sp, #236]	; 0xec
 8001b30:	f89d 310f 	ldrb.w	r3, [sp, #271]	; 0x10f
 8001b34:	b16b      	cbz	r3, 8001b52 <_svfprintf_r+0x69a>
 8001b36:	9c3a      	ldr	r4, [sp, #232]	; 0xe8
 8001b38:	f20d 130f 	addw	r3, sp, #271	; 0x10f
 8001b3c:	3401      	adds	r4, #1
 8001b3e:	6033      	str	r3, [r6, #0]
 8001b40:	3501      	adds	r5, #1
 8001b42:	2301      	movs	r3, #1
 8001b44:	2c07      	cmp	r4, #7
 8001b46:	6073      	str	r3, [r6, #4]
 8001b48:	953b      	str	r5, [sp, #236]	; 0xec
 8001b4a:	943a      	str	r4, [sp, #232]	; 0xe8
 8001b4c:	f300 81f5 	bgt.w	8001f3a <_svfprintf_r+0xa82>
 8001b50:	3608      	adds	r6, #8
 8001b52:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8001b54:	b163      	cbz	r3, 8001b70 <_svfprintf_r+0x6b8>
 8001b56:	9c3a      	ldr	r4, [sp, #232]	; 0xe8
 8001b58:	ab43      	add	r3, sp, #268	; 0x10c
 8001b5a:	3401      	adds	r4, #1
 8001b5c:	6033      	str	r3, [r6, #0]
 8001b5e:	3502      	adds	r5, #2
 8001b60:	2302      	movs	r3, #2
 8001b62:	2c07      	cmp	r4, #7
 8001b64:	6073      	str	r3, [r6, #4]
 8001b66:	953b      	str	r5, [sp, #236]	; 0xec
 8001b68:	943a      	str	r4, [sp, #232]	; 0xe8
 8001b6a:	f300 81db 	bgt.w	8001f24 <_svfprintf_r+0xa6c>
 8001b6e:	3608      	adds	r6, #8
 8001b70:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8001b72:	2b80      	cmp	r3, #128	; 0x80
 8001b74:	f000 8122 	beq.w	8001dbc <_svfprintf_r+0x904>
 8001b78:	9812      	ldr	r0, [sp, #72]	; 0x48
 8001b7a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8001b7c:	1ac7      	subs	r7, r0, r3
 8001b7e:	2f00      	cmp	r7, #0
 8001b80:	dd32      	ble.n	8001be8 <_svfprintf_r+0x730>
 8001b82:	2f10      	cmp	r7, #16
 8001b84:	9c3a      	ldr	r4, [sp, #232]	; 0xe8
 8001b86:	f8df 822c 	ldr.w	r8, [pc, #556]	; 8001db4 <_svfprintf_r+0x8fc>
 8001b8a:	dd22      	ble.n	8001bd2 <_svfprintf_r+0x71a>
 8001b8c:	4623      	mov	r3, r4
 8001b8e:	f04f 0910 	mov.w	r9, #16
 8001b92:	4644      	mov	r4, r8
 8001b94:	f8dd 803c 	ldr.w	r8, [sp, #60]	; 0x3c
 8001b98:	e003      	b.n	8001ba2 <_svfprintf_r+0x6ea>
 8001b9a:	3f10      	subs	r7, #16
 8001b9c:	3608      	adds	r6, #8
 8001b9e:	2f10      	cmp	r7, #16
 8001ba0:	dd15      	ble.n	8001bce <_svfprintf_r+0x716>
 8001ba2:	3301      	adds	r3, #1
 8001ba4:	3510      	adds	r5, #16
 8001ba6:	2b07      	cmp	r3, #7
 8001ba8:	e886 0210 	stmia.w	r6, {r4, r9}
 8001bac:	953b      	str	r5, [sp, #236]	; 0xec
 8001bae:	933a      	str	r3, [sp, #232]	; 0xe8
 8001bb0:	ddf3      	ble.n	8001b9a <_svfprintf_r+0x6e2>
 8001bb2:	4640      	mov	r0, r8
 8001bb4:	4651      	mov	r1, sl
 8001bb6:	465a      	mov	r2, fp
 8001bb8:	f002 fff0 	bl	8004b9c <__ssprint_r>
 8001bbc:	2800      	cmp	r0, #0
 8001bbe:	f47f ad52 	bne.w	8001666 <_svfprintf_r+0x1ae>
 8001bc2:	3f10      	subs	r7, #16
 8001bc4:	2f10      	cmp	r7, #16
 8001bc6:	9d3b      	ldr	r5, [sp, #236]	; 0xec
 8001bc8:	9b3a      	ldr	r3, [sp, #232]	; 0xe8
 8001bca:	ae1f      	add	r6, sp, #124	; 0x7c
 8001bcc:	dce9      	bgt.n	8001ba2 <_svfprintf_r+0x6ea>
 8001bce:	46a0      	mov	r8, r4
 8001bd0:	461c      	mov	r4, r3
 8001bd2:	3401      	adds	r4, #1
 8001bd4:	19ed      	adds	r5, r5, r7
 8001bd6:	2c07      	cmp	r4, #7
 8001bd8:	f8c6 8000 	str.w	r8, [r6]
 8001bdc:	6077      	str	r7, [r6, #4]
 8001bde:	953b      	str	r5, [sp, #236]	; 0xec
 8001be0:	943a      	str	r4, [sp, #232]	; 0xe8
 8001be2:	f300 8194 	bgt.w	8001f0e <_svfprintf_r+0xa56>
 8001be6:	3608      	adds	r6, #8
 8001be8:	9908      	ldr	r1, [sp, #32]
 8001bea:	05ca      	lsls	r2, r1, #23
 8001bec:	d472      	bmi.n	8001cd4 <_svfprintf_r+0x81c>
 8001bee:	9c3a      	ldr	r4, [sp, #232]	; 0xe8
 8001bf0:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8001bf2:	9a11      	ldr	r2, [sp, #68]	; 0x44
 8001bf4:	6073      	str	r3, [r6, #4]
 8001bf6:	3401      	adds	r4, #1
 8001bf8:	18ed      	adds	r5, r5, r3
 8001bfa:	2c07      	cmp	r4, #7
 8001bfc:	6032      	str	r2, [r6, #0]
 8001bfe:	953b      	str	r5, [sp, #236]	; 0xec
 8001c00:	943a      	str	r4, [sp, #232]	; 0xe8
 8001c02:	dc5c      	bgt.n	8001cbe <_svfprintf_r+0x806>
 8001c04:	3608      	adds	r6, #8
 8001c06:	9908      	ldr	r1, [sp, #32]
 8001c08:	074b      	lsls	r3, r1, #29
 8001c0a:	d53e      	bpl.n	8001c8a <_svfprintf_r+0x7d2>
 8001c0c:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8001c0e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8001c10:	1ad7      	subs	r7, r2, r3
 8001c12:	2f00      	cmp	r7, #0
 8001c14:	dd39      	ble.n	8001c8a <_svfprintf_r+0x7d2>
 8001c16:	2f10      	cmp	r7, #16
 8001c18:	9c3a      	ldr	r4, [sp, #232]	; 0xe8
 8001c1a:	f8df 819c 	ldr.w	r8, [pc, #412]	; 8001db8 <_svfprintf_r+0x900>
 8001c1e:	dd22      	ble.n	8001c66 <_svfprintf_r+0x7ae>
 8001c20:	4623      	mov	r3, r4
 8001c22:	f04f 0910 	mov.w	r9, #16
 8001c26:	4644      	mov	r4, r8
 8001c28:	f8dd 803c 	ldr.w	r8, [sp, #60]	; 0x3c
 8001c2c:	e003      	b.n	8001c36 <_svfprintf_r+0x77e>
 8001c2e:	3f10      	subs	r7, #16
 8001c30:	3608      	adds	r6, #8
 8001c32:	2f10      	cmp	r7, #16
 8001c34:	dd15      	ble.n	8001c62 <_svfprintf_r+0x7aa>
 8001c36:	3301      	adds	r3, #1
 8001c38:	3510      	adds	r5, #16
 8001c3a:	2b07      	cmp	r3, #7
 8001c3c:	e886 0210 	stmia.w	r6, {r4, r9}
 8001c40:	953b      	str	r5, [sp, #236]	; 0xec
 8001c42:	933a      	str	r3, [sp, #232]	; 0xe8
 8001c44:	ddf3      	ble.n	8001c2e <_svfprintf_r+0x776>
 8001c46:	4640      	mov	r0, r8
 8001c48:	4651      	mov	r1, sl
 8001c4a:	465a      	mov	r2, fp
 8001c4c:	f002 ffa6 	bl	8004b9c <__ssprint_r>
 8001c50:	2800      	cmp	r0, #0
 8001c52:	f47f ad08 	bne.w	8001666 <_svfprintf_r+0x1ae>
 8001c56:	3f10      	subs	r7, #16
 8001c58:	2f10      	cmp	r7, #16
 8001c5a:	9d3b      	ldr	r5, [sp, #236]	; 0xec
 8001c5c:	9b3a      	ldr	r3, [sp, #232]	; 0xe8
 8001c5e:	ae1f      	add	r6, sp, #124	; 0x7c
 8001c60:	dce9      	bgt.n	8001c36 <_svfprintf_r+0x77e>
 8001c62:	46a0      	mov	r8, r4
 8001c64:	461c      	mov	r4, r3
 8001c66:	3401      	adds	r4, #1
 8001c68:	197d      	adds	r5, r7, r5
 8001c6a:	2c07      	cmp	r4, #7
 8001c6c:	f8c6 8000 	str.w	r8, [r6]
 8001c70:	6077      	str	r7, [r6, #4]
 8001c72:	953b      	str	r5, [sp, #236]	; 0xec
 8001c74:	943a      	str	r4, [sp, #232]	; 0xe8
 8001c76:	dd08      	ble.n	8001c8a <_svfprintf_r+0x7d2>
 8001c78:	980f      	ldr	r0, [sp, #60]	; 0x3c
 8001c7a:	4651      	mov	r1, sl
 8001c7c:	465a      	mov	r2, fp
 8001c7e:	f002 ff8d 	bl	8004b9c <__ssprint_r>
 8001c82:	2800      	cmp	r0, #0
 8001c84:	f47f acef 	bne.w	8001666 <_svfprintf_r+0x1ae>
 8001c88:	9d3b      	ldr	r5, [sp, #236]	; 0xec
 8001c8a:	980c      	ldr	r0, [sp, #48]	; 0x30
 8001c8c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8001c8e:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8001c90:	428a      	cmp	r2, r1
 8001c92:	bfac      	ite	ge
 8001c94:	1880      	addge	r0, r0, r2
 8001c96:	1840      	addlt	r0, r0, r1
 8001c98:	900c      	str	r0, [sp, #48]	; 0x30
 8001c9a:	2d00      	cmp	r5, #0
 8001c9c:	f040 8129 	bne.w	8001ef2 <_svfprintf_r+0xa3a>
 8001ca0:	2300      	movs	r3, #0
 8001ca2:	933a      	str	r3, [sp, #232]	; 0xe8
 8001ca4:	ae1f      	add	r6, sp, #124	; 0x7c
 8001ca6:	e435      	b.n	8001514 <_svfprintf_r+0x5c>
 8001ca8:	46a0      	mov	r8, r4
 8001caa:	461c      	mov	r4, r3
 8001cac:	3401      	adds	r4, #1
 8001cae:	19ed      	adds	r5, r5, r7
 8001cb0:	2c07      	cmp	r4, #7
 8001cb2:	f8c6 8000 	str.w	r8, [r6]
 8001cb6:	6077      	str	r7, [r6, #4]
 8001cb8:	953b      	str	r5, [sp, #236]	; 0xec
 8001cba:	943a      	str	r4, [sp, #232]	; 0xe8
 8001cbc:	dda2      	ble.n	8001c04 <_svfprintf_r+0x74c>
 8001cbe:	980f      	ldr	r0, [sp, #60]	; 0x3c
 8001cc0:	4651      	mov	r1, sl
 8001cc2:	465a      	mov	r2, fp
 8001cc4:	f002 ff6a 	bl	8004b9c <__ssprint_r>
 8001cc8:	2800      	cmp	r0, #0
 8001cca:	f47f accc 	bne.w	8001666 <_svfprintf_r+0x1ae>
 8001cce:	ae1f      	add	r6, sp, #124	; 0x7c
 8001cd0:	9d3b      	ldr	r5, [sp, #236]	; 0xec
 8001cd2:	e798      	b.n	8001c06 <_svfprintf_r+0x74e>
 8001cd4:	9815      	ldr	r0, [sp, #84]	; 0x54
 8001cd6:	2865      	cmp	r0, #101	; 0x65
 8001cd8:	f340 80aa 	ble.w	8001e30 <_svfprintf_r+0x978>
 8001cdc:	e9dd 0118 	ldrd	r0, r1, [sp, #96]	; 0x60
 8001ce0:	2200      	movs	r2, #0
 8001ce2:	2300      	movs	r3, #0
 8001ce4:	f004 fb18 	bl	8006318 <__aeabi_dcmpeq>
 8001ce8:	2800      	cmp	r0, #0
 8001cea:	f000 8131 	beq.w	8001f50 <_svfprintf_r+0xa98>
 8001cee:	9c3a      	ldr	r4, [sp, #232]	; 0xe8
 8001cf0:	4b2f      	ldr	r3, [pc, #188]	; (8001db0 <_svfprintf_r+0x8f8>)
 8001cf2:	3401      	adds	r4, #1
 8001cf4:	6033      	str	r3, [r6, #0]
 8001cf6:	3501      	adds	r5, #1
 8001cf8:	2301      	movs	r3, #1
 8001cfa:	2c07      	cmp	r4, #7
 8001cfc:	6073      	str	r3, [r6, #4]
 8001cfe:	953b      	str	r5, [sp, #236]	; 0xec
 8001d00:	943a      	str	r4, [sp, #232]	; 0xe8
 8001d02:	f300 82b8 	bgt.w	8002276 <_svfprintf_r+0xdbe>
 8001d06:	3608      	adds	r6, #8
 8001d08:	9b40      	ldr	r3, [sp, #256]	; 0x100
 8001d0a:	9910      	ldr	r1, [sp, #64]	; 0x40
 8001d0c:	4299      	cmp	r1, r3
 8001d0e:	dc03      	bgt.n	8001d18 <_svfprintf_r+0x860>
 8001d10:	9a08      	ldr	r2, [sp, #32]
 8001d12:	07d3      	lsls	r3, r2, #31
 8001d14:	f57f af77 	bpl.w	8001c06 <_svfprintf_r+0x74e>
 8001d18:	9c3a      	ldr	r4, [sp, #232]	; 0xe8
 8001d1a:	981a      	ldr	r0, [sp, #104]	; 0x68
 8001d1c:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8001d1e:	6070      	str	r0, [r6, #4]
 8001d20:	3401      	adds	r4, #1
 8001d22:	182d      	adds	r5, r5, r0
 8001d24:	2c07      	cmp	r4, #7
 8001d26:	6033      	str	r3, [r6, #0]
 8001d28:	953b      	str	r5, [sp, #236]	; 0xec
 8001d2a:	943a      	str	r4, [sp, #232]	; 0xe8
 8001d2c:	f300 8300 	bgt.w	8002330 <_svfprintf_r+0xe78>
 8001d30:	3608      	adds	r6, #8
 8001d32:	9910      	ldr	r1, [sp, #64]	; 0x40
 8001d34:	1e4f      	subs	r7, r1, #1
 8001d36:	2f00      	cmp	r7, #0
 8001d38:	f77f af65 	ble.w	8001c06 <_svfprintf_r+0x74e>
 8001d3c:	2f10      	cmp	r7, #16
 8001d3e:	9c3a      	ldr	r4, [sp, #232]	; 0xe8
 8001d40:	f8df 8070 	ldr.w	r8, [pc, #112]	; 8001db4 <_svfprintf_r+0x8fc>
 8001d44:	ddb2      	ble.n	8001cac <_svfprintf_r+0x7f4>
 8001d46:	4623      	mov	r3, r4
 8001d48:	f04f 0910 	mov.w	r9, #16
 8001d4c:	4644      	mov	r4, r8
 8001d4e:	f8dd 803c 	ldr.w	r8, [sp, #60]	; 0x3c
 8001d52:	e003      	b.n	8001d5c <_svfprintf_r+0x8a4>
 8001d54:	3608      	adds	r6, #8
 8001d56:	3f10      	subs	r7, #16
 8001d58:	2f10      	cmp	r7, #16
 8001d5a:	dda5      	ble.n	8001ca8 <_svfprintf_r+0x7f0>
 8001d5c:	3301      	adds	r3, #1
 8001d5e:	3510      	adds	r5, #16
 8001d60:	2b07      	cmp	r3, #7
 8001d62:	e886 0210 	stmia.w	r6, {r4, r9}
 8001d66:	953b      	str	r5, [sp, #236]	; 0xec
 8001d68:	933a      	str	r3, [sp, #232]	; 0xe8
 8001d6a:	ddf3      	ble.n	8001d54 <_svfprintf_r+0x89c>
 8001d6c:	4640      	mov	r0, r8
 8001d6e:	4651      	mov	r1, sl
 8001d70:	465a      	mov	r2, fp
 8001d72:	f002 ff13 	bl	8004b9c <__ssprint_r>
 8001d76:	2800      	cmp	r0, #0
 8001d78:	f47f ac75 	bne.w	8001666 <_svfprintf_r+0x1ae>
 8001d7c:	9d3b      	ldr	r5, [sp, #236]	; 0xec
 8001d7e:	9b3a      	ldr	r3, [sp, #232]	; 0xe8
 8001d80:	ae1f      	add	r6, sp, #124	; 0x7c
 8001d82:	e7e8      	b.n	8001d56 <_svfprintf_r+0x89e>
 8001d84:	2a00      	cmp	r2, #0
 8001d86:	f040 80be 	bne.w	8001f06 <_svfprintf_r+0xa4e>
 8001d8a:	9808      	ldr	r0, [sp, #32]
 8001d8c:	07c1      	lsls	r1, r0, #31
 8001d8e:	bf5c      	itt	pl
 8001d90:	920d      	strpl	r2, [sp, #52]	; 0x34
 8001d92:	f8cd b044 	strpl.w	fp, [sp, #68]	; 0x44
 8001d96:	f57f acf3 	bpl.w	8001780 <_svfprintf_r+0x2c8>
 8001d9a:	991d      	ldr	r1, [sp, #116]	; 0x74
 8001d9c:	2330      	movs	r3, #48	; 0x30
 8001d9e:	f10d 02e3 	add.w	r2, sp, #227	; 0xe3
 8001da2:	f88d 30e3 	strb.w	r3, [sp, #227]	; 0xe3
 8001da6:	910d      	str	r1, [sp, #52]	; 0x34
 8001da8:	9211      	str	r2, [sp, #68]	; 0x44
 8001daa:	e4e9      	b.n	8001780 <_svfprintf_r+0x2c8>
 8001dac:	08006710 	.word	0x08006710
 8001db0:	0800672c 	.word	0x0800672c
 8001db4:	08006564 	.word	0x08006564
 8001db8:	08006554 	.word	0x08006554
 8001dbc:	980b      	ldr	r0, [sp, #44]	; 0x2c
 8001dbe:	990a      	ldr	r1, [sp, #40]	; 0x28
 8001dc0:	1a47      	subs	r7, r0, r1
 8001dc2:	2f00      	cmp	r7, #0
 8001dc4:	f77f aed8 	ble.w	8001b78 <_svfprintf_r+0x6c0>
 8001dc8:	2f10      	cmp	r7, #16
 8001dca:	9c3a      	ldr	r4, [sp, #232]	; 0xe8
 8001dcc:	f8df 86d8 	ldr.w	r8, [pc, #1752]	; 80024a8 <_svfprintf_r+0xff0>
 8001dd0:	dd22      	ble.n	8001e18 <_svfprintf_r+0x960>
 8001dd2:	4623      	mov	r3, r4
 8001dd4:	f04f 0910 	mov.w	r9, #16
 8001dd8:	4644      	mov	r4, r8
 8001dda:	f8dd 803c 	ldr.w	r8, [sp, #60]	; 0x3c
 8001dde:	e003      	b.n	8001de8 <_svfprintf_r+0x930>
 8001de0:	3f10      	subs	r7, #16
 8001de2:	3608      	adds	r6, #8
 8001de4:	2f10      	cmp	r7, #16
 8001de6:	dd15      	ble.n	8001e14 <_svfprintf_r+0x95c>
 8001de8:	3301      	adds	r3, #1
 8001dea:	3510      	adds	r5, #16
 8001dec:	2b07      	cmp	r3, #7
 8001dee:	e886 0210 	stmia.w	r6, {r4, r9}
 8001df2:	953b      	str	r5, [sp, #236]	; 0xec
 8001df4:	933a      	str	r3, [sp, #232]	; 0xe8
 8001df6:	ddf3      	ble.n	8001de0 <_svfprintf_r+0x928>
 8001df8:	4640      	mov	r0, r8
 8001dfa:	4651      	mov	r1, sl
 8001dfc:	465a      	mov	r2, fp
 8001dfe:	f002 fecd 	bl	8004b9c <__ssprint_r>
 8001e02:	2800      	cmp	r0, #0
 8001e04:	f47f ac2f 	bne.w	8001666 <_svfprintf_r+0x1ae>
 8001e08:	3f10      	subs	r7, #16
 8001e0a:	2f10      	cmp	r7, #16
 8001e0c:	9d3b      	ldr	r5, [sp, #236]	; 0xec
 8001e0e:	9b3a      	ldr	r3, [sp, #232]	; 0xe8
 8001e10:	ae1f      	add	r6, sp, #124	; 0x7c
 8001e12:	dce9      	bgt.n	8001de8 <_svfprintf_r+0x930>
 8001e14:	46a0      	mov	r8, r4
 8001e16:	461c      	mov	r4, r3
 8001e18:	3401      	adds	r4, #1
 8001e1a:	19ed      	adds	r5, r5, r7
 8001e1c:	2c07      	cmp	r4, #7
 8001e1e:	f8c6 8000 	str.w	r8, [r6]
 8001e22:	6077      	str	r7, [r6, #4]
 8001e24:	953b      	str	r5, [sp, #236]	; 0xec
 8001e26:	943a      	str	r4, [sp, #232]	; 0xe8
 8001e28:	f300 81df 	bgt.w	80021ea <_svfprintf_r+0xd32>
 8001e2c:	3608      	adds	r6, #8
 8001e2e:	e6a3      	b.n	8001b78 <_svfprintf_r+0x6c0>
 8001e30:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8001e32:	9c3a      	ldr	r4, [sp, #232]	; 0xe8
 8001e34:	2a01      	cmp	r2, #1
 8001e36:	f340 81a5 	ble.w	8002184 <_svfprintf_r+0xccc>
 8001e3a:	3401      	adds	r4, #1
 8001e3c:	9811      	ldr	r0, [sp, #68]	; 0x44
 8001e3e:	3501      	adds	r5, #1
 8001e40:	2301      	movs	r3, #1
 8001e42:	2c07      	cmp	r4, #7
 8001e44:	6030      	str	r0, [r6, #0]
 8001e46:	6073      	str	r3, [r6, #4]
 8001e48:	953b      	str	r5, [sp, #236]	; 0xec
 8001e4a:	943a      	str	r4, [sp, #232]	; 0xe8
 8001e4c:	f300 81c1 	bgt.w	80021d2 <_svfprintf_r+0xd1a>
 8001e50:	3608      	adds	r6, #8
 8001e52:	991a      	ldr	r1, [sp, #104]	; 0x68
 8001e54:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 8001e56:	6071      	str	r1, [r6, #4]
 8001e58:	3401      	adds	r4, #1
 8001e5a:	186d      	adds	r5, r5, r1
 8001e5c:	2c07      	cmp	r4, #7
 8001e5e:	6032      	str	r2, [r6, #0]
 8001e60:	953b      	str	r5, [sp, #236]	; 0xec
 8001e62:	943a      	str	r4, [sp, #232]	; 0xe8
 8001e64:	f300 81a9 	bgt.w	80021ba <_svfprintf_r+0xd02>
 8001e68:	3608      	adds	r6, #8
 8001e6a:	e9dd 0118 	ldrd	r0, r1, [sp, #96]	; 0x60
 8001e6e:	2200      	movs	r2, #0
 8001e70:	2300      	movs	r3, #0
 8001e72:	f004 fa51 	bl	8006318 <__aeabi_dcmpeq>
 8001e76:	2800      	cmp	r0, #0
 8001e78:	f040 80f6 	bne.w	8002068 <_svfprintf_r+0xbb0>
 8001e7c:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8001e7e:	9811      	ldr	r0, [sp, #68]	; 0x44
 8001e80:	1e5a      	subs	r2, r3, #1
 8001e82:	3401      	adds	r4, #1
 8001e84:	1c43      	adds	r3, r0, #1
 8001e86:	18ad      	adds	r5, r5, r2
 8001e88:	2c07      	cmp	r4, #7
 8001e8a:	6033      	str	r3, [r6, #0]
 8001e8c:	6072      	str	r2, [r6, #4]
 8001e8e:	953b      	str	r5, [sp, #236]	; 0xec
 8001e90:	943a      	str	r4, [sp, #232]	; 0xe8
 8001e92:	dc22      	bgt.n	8001eda <_svfprintf_r+0xa22>
 8001e94:	3608      	adds	r6, #8
 8001e96:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8001e98:	981b      	ldr	r0, [sp, #108]	; 0x6c
 8001e9a:	3401      	adds	r4, #1
 8001e9c:	18ed      	adds	r5, r5, r3
 8001e9e:	2c07      	cmp	r4, #7
 8001ea0:	ab3c      	add	r3, sp, #240	; 0xf0
 8001ea2:	6033      	str	r3, [r6, #0]
 8001ea4:	6070      	str	r0, [r6, #4]
 8001ea6:	953b      	str	r5, [sp, #236]	; 0xec
 8001ea8:	943a      	str	r4, [sp, #232]	; 0xe8
 8001eaa:	f77f aeab 	ble.w	8001c04 <_svfprintf_r+0x74c>
 8001eae:	980f      	ldr	r0, [sp, #60]	; 0x3c
 8001eb0:	4651      	mov	r1, sl
 8001eb2:	465a      	mov	r2, fp
 8001eb4:	f002 fe72 	bl	8004b9c <__ssprint_r>
 8001eb8:	2800      	cmp	r0, #0
 8001eba:	f47f abd4 	bne.w	8001666 <_svfprintf_r+0x1ae>
 8001ebe:	9d3b      	ldr	r5, [sp, #236]	; 0xec
 8001ec0:	ae1f      	add	r6, sp, #124	; 0x7c
 8001ec2:	e6a0      	b.n	8001c06 <_svfprintf_r+0x74e>
 8001ec4:	46a0      	mov	r8, r4
 8001ec6:	461c      	mov	r4, r3
 8001ec8:	3401      	adds	r4, #1
 8001eca:	19ed      	adds	r5, r5, r7
 8001ecc:	2c07      	cmp	r4, #7
 8001ece:	f8c6 8000 	str.w	r8, [r6]
 8001ed2:	6077      	str	r7, [r6, #4]
 8001ed4:	953b      	str	r5, [sp, #236]	; 0xec
 8001ed6:	943a      	str	r4, [sp, #232]	; 0xe8
 8001ed8:	dddc      	ble.n	8001e94 <_svfprintf_r+0x9dc>
 8001eda:	980f      	ldr	r0, [sp, #60]	; 0x3c
 8001edc:	4651      	mov	r1, sl
 8001ede:	465a      	mov	r2, fp
 8001ee0:	f002 fe5c 	bl	8004b9c <__ssprint_r>
 8001ee4:	2800      	cmp	r0, #0
 8001ee6:	f47f abbe 	bne.w	8001666 <_svfprintf_r+0x1ae>
 8001eea:	ae1f      	add	r6, sp, #124	; 0x7c
 8001eec:	9d3b      	ldr	r5, [sp, #236]	; 0xec
 8001eee:	9c3a      	ldr	r4, [sp, #232]	; 0xe8
 8001ef0:	e7d1      	b.n	8001e96 <_svfprintf_r+0x9de>
 8001ef2:	980f      	ldr	r0, [sp, #60]	; 0x3c
 8001ef4:	4651      	mov	r1, sl
 8001ef6:	465a      	mov	r2, fp
 8001ef8:	f002 fe50 	bl	8004b9c <__ssprint_r>
 8001efc:	2800      	cmp	r0, #0
 8001efe:	f43f aecf 	beq.w	8001ca0 <_svfprintf_r+0x7e8>
 8001f02:	f7ff bbb0 	b.w	8001666 <_svfprintf_r+0x1ae>
 8001f06:	910d      	str	r1, [sp, #52]	; 0x34
 8001f08:	f8cd b044 	str.w	fp, [sp, #68]	; 0x44
 8001f0c:	e438      	b.n	8001780 <_svfprintf_r+0x2c8>
 8001f0e:	980f      	ldr	r0, [sp, #60]	; 0x3c
 8001f10:	4651      	mov	r1, sl
 8001f12:	465a      	mov	r2, fp
 8001f14:	f002 fe42 	bl	8004b9c <__ssprint_r>
 8001f18:	2800      	cmp	r0, #0
 8001f1a:	f47f aba4 	bne.w	8001666 <_svfprintf_r+0x1ae>
 8001f1e:	9d3b      	ldr	r5, [sp, #236]	; 0xec
 8001f20:	ae1f      	add	r6, sp, #124	; 0x7c
 8001f22:	e661      	b.n	8001be8 <_svfprintf_r+0x730>
 8001f24:	980f      	ldr	r0, [sp, #60]	; 0x3c
 8001f26:	4651      	mov	r1, sl
 8001f28:	465a      	mov	r2, fp
 8001f2a:	f002 fe37 	bl	8004b9c <__ssprint_r>
 8001f2e:	2800      	cmp	r0, #0
 8001f30:	f47f ab99 	bne.w	8001666 <_svfprintf_r+0x1ae>
 8001f34:	9d3b      	ldr	r5, [sp, #236]	; 0xec
 8001f36:	ae1f      	add	r6, sp, #124	; 0x7c
 8001f38:	e61a      	b.n	8001b70 <_svfprintf_r+0x6b8>
 8001f3a:	980f      	ldr	r0, [sp, #60]	; 0x3c
 8001f3c:	4651      	mov	r1, sl
 8001f3e:	465a      	mov	r2, fp
 8001f40:	f002 fe2c 	bl	8004b9c <__ssprint_r>
 8001f44:	2800      	cmp	r0, #0
 8001f46:	f47f ab8e 	bne.w	8001666 <_svfprintf_r+0x1ae>
 8001f4a:	9d3b      	ldr	r5, [sp, #236]	; 0xec
 8001f4c:	ae1f      	add	r6, sp, #124	; 0x7c
 8001f4e:	e600      	b.n	8001b52 <_svfprintf_r+0x69a>
 8001f50:	9f40      	ldr	r7, [sp, #256]	; 0x100
 8001f52:	2f00      	cmp	r7, #0
 8001f54:	f340 819a 	ble.w	800228c <_svfprintf_r+0xdd4>
 8001f58:	9f10      	ldr	r7, [sp, #64]	; 0x40
 8001f5a:	9816      	ldr	r0, [sp, #88]	; 0x58
 8001f5c:	9911      	ldr	r1, [sp, #68]	; 0x44
 8001f5e:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8001f60:	4287      	cmp	r7, r0
 8001f62:	bfa8      	it	ge
 8001f64:	4607      	movge	r7, r0
 8001f66:	1889      	adds	r1, r1, r2
 8001f68:	2f00      	cmp	r7, #0
 8001f6a:	910d      	str	r1, [sp, #52]	; 0x34
 8001f6c:	dd0b      	ble.n	8001f86 <_svfprintf_r+0xace>
 8001f6e:	9c3a      	ldr	r4, [sp, #232]	; 0xe8
 8001f70:	9a11      	ldr	r2, [sp, #68]	; 0x44
 8001f72:	6077      	str	r7, [r6, #4]
 8001f74:	3401      	adds	r4, #1
 8001f76:	19ed      	adds	r5, r5, r7
 8001f78:	2c07      	cmp	r4, #7
 8001f7a:	6032      	str	r2, [r6, #0]
 8001f7c:	953b      	str	r5, [sp, #236]	; 0xec
 8001f7e:	943a      	str	r4, [sp, #232]	; 0xe8
 8001f80:	f300 8304 	bgt.w	800258c <_svfprintf_r+0x10d4>
 8001f84:	3608      	adds	r6, #8
 8001f86:	9b16      	ldr	r3, [sp, #88]	; 0x58
 8001f88:	ea27 77e7 	bic.w	r7, r7, r7, asr #31
 8001f8c:	1bdf      	subs	r7, r3, r7
 8001f8e:	2f00      	cmp	r7, #0
 8001f90:	f340 80a0 	ble.w	80020d4 <_svfprintf_r+0xc1c>
 8001f94:	2f10      	cmp	r7, #16
 8001f96:	9c3a      	ldr	r4, [sp, #232]	; 0xe8
 8001f98:	f8df 850c 	ldr.w	r8, [pc, #1292]	; 80024a8 <_svfprintf_r+0xff0>
 8001f9c:	f340 815f 	ble.w	800225e <_svfprintf_r+0xda6>
 8001fa0:	4623      	mov	r3, r4
 8001fa2:	f04f 0910 	mov.w	r9, #16
 8001fa6:	4644      	mov	r4, r8
 8001fa8:	f8dd 803c 	ldr.w	r8, [sp, #60]	; 0x3c
 8001fac:	e004      	b.n	8001fb8 <_svfprintf_r+0xb00>
 8001fae:	3608      	adds	r6, #8
 8001fb0:	3f10      	subs	r7, #16
 8001fb2:	2f10      	cmp	r7, #16
 8001fb4:	f340 8151 	ble.w	800225a <_svfprintf_r+0xda2>
 8001fb8:	3301      	adds	r3, #1
 8001fba:	3510      	adds	r5, #16
 8001fbc:	2b07      	cmp	r3, #7
 8001fbe:	e886 0210 	stmia.w	r6, {r4, r9}
 8001fc2:	953b      	str	r5, [sp, #236]	; 0xec
 8001fc4:	933a      	str	r3, [sp, #232]	; 0xe8
 8001fc6:	ddf2      	ble.n	8001fae <_svfprintf_r+0xaf6>
 8001fc8:	4640      	mov	r0, r8
 8001fca:	4651      	mov	r1, sl
 8001fcc:	465a      	mov	r2, fp
 8001fce:	f002 fde5 	bl	8004b9c <__ssprint_r>
 8001fd2:	2800      	cmp	r0, #0
 8001fd4:	f47f ab47 	bne.w	8001666 <_svfprintf_r+0x1ae>
 8001fd8:	9d3b      	ldr	r5, [sp, #236]	; 0xec
 8001fda:	9b3a      	ldr	r3, [sp, #232]	; 0xe8
 8001fdc:	ae1f      	add	r6, sp, #124	; 0x7c
 8001fde:	e7e7      	b.n	8001fb0 <_svfprintf_r+0xaf8>
 8001fe0:	9d1c      	ldr	r5, [sp, #112]	; 0x70
 8001fe2:	f10d 01e3 	add.w	r1, sp, #227	; 0xe3
 8001fe6:	f003 000f 	and.w	r0, r3, #15
 8001fea:	460a      	mov	r2, r1
 8001fec:	5c28      	ldrb	r0, [r5, r0]
 8001fee:	3901      	subs	r1, #1
 8001ff0:	091b      	lsrs	r3, r3, #4
 8001ff2:	7010      	strb	r0, [r2, #0]
 8001ff4:	d1f7      	bne.n	8001fe6 <_svfprintf_r+0xb2e>
 8001ff6:	ebc2 030b 	rsb	r3, r2, fp
 8001ffa:	9211      	str	r2, [sp, #68]	; 0x44
 8001ffc:	930d      	str	r3, [sp, #52]	; 0x34
 8001ffe:	f7ff bbbf 	b.w	8001780 <_svfprintf_r+0x2c8>
 8002002:	2b09      	cmp	r3, #9
 8002004:	bf82      	ittt	hi
 8002006:	f64c 45cd 	movwhi	r5, #52429	; 0xcccd
 800200a:	f10d 01e3 	addhi.w	r1, sp, #227	; 0xe3
 800200e:	f6cc 45cc 	movthi	r5, #52428	; 0xcccc
 8002012:	d809      	bhi.n	8002028 <_svfprintf_r+0xb70>
 8002014:	981d      	ldr	r0, [sp, #116]	; 0x74
 8002016:	3330      	adds	r3, #48	; 0x30
 8002018:	f10d 01e3 	add.w	r1, sp, #227	; 0xe3
 800201c:	f88d 30e3 	strb.w	r3, [sp, #227]	; 0xe3
 8002020:	900d      	str	r0, [sp, #52]	; 0x34
 8002022:	9111      	str	r1, [sp, #68]	; 0x44
 8002024:	f7ff bbac 	b.w	8001780 <_svfprintf_r+0x2c8>
 8002028:	fba5 0203 	umull	r0, r2, r5, r3
 800202c:	08d2      	lsrs	r2, r2, #3
 800202e:	eb02 0782 	add.w	r7, r2, r2, lsl #2
 8002032:	4608      	mov	r0, r1
 8002034:	eba3 0347 	sub.w	r3, r3, r7, lsl #1
 8002038:	f103 0130 	add.w	r1, r3, #48	; 0x30
 800203c:	7001      	strb	r1, [r0, #0]
 800203e:	4613      	mov	r3, r2
 8002040:	1e41      	subs	r1, r0, #1
 8002042:	2a00      	cmp	r2, #0
 8002044:	d1f0      	bne.n	8002028 <_svfprintf_r+0xb70>
 8002046:	ebc0 030b 	rsb	r3, r0, fp
 800204a:	9011      	str	r0, [sp, #68]	; 0x44
 800204c:	930d      	str	r3, [sp, #52]	; 0x34
 800204e:	f7ff bb97 	b.w	8001780 <_svfprintf_r+0x2c8>
 8002052:	980f      	ldr	r0, [sp, #60]	; 0x3c
 8002054:	4651      	mov	r1, sl
 8002056:	465a      	mov	r2, fp
 8002058:	f002 fda0 	bl	8004b9c <__ssprint_r>
 800205c:	2800      	cmp	r0, #0
 800205e:	f47f ab02 	bne.w	8001666 <_svfprintf_r+0x1ae>
 8002062:	9d3b      	ldr	r5, [sp, #236]	; 0xec
 8002064:	ae1f      	add	r6, sp, #124	; 0x7c
 8002066:	e563      	b.n	8001b30 <_svfprintf_r+0x678>
 8002068:	9910      	ldr	r1, [sp, #64]	; 0x40
 800206a:	1e4f      	subs	r7, r1, #1
 800206c:	2f00      	cmp	r7, #0
 800206e:	f77f af12 	ble.w	8001e96 <_svfprintf_r+0x9de>
 8002072:	2f10      	cmp	r7, #16
 8002074:	f8df 8430 	ldr.w	r8, [pc, #1072]	; 80024a8 <_svfprintf_r+0xff0>
 8002078:	f77f af26 	ble.w	8001ec8 <_svfprintf_r+0xa10>
 800207c:	4623      	mov	r3, r4
 800207e:	f04f 0910 	mov.w	r9, #16
 8002082:	4644      	mov	r4, r8
 8002084:	f8dd 803c 	ldr.w	r8, [sp, #60]	; 0x3c
 8002088:	e004      	b.n	8002094 <_svfprintf_r+0xbdc>
 800208a:	3608      	adds	r6, #8
 800208c:	3f10      	subs	r7, #16
 800208e:	2f10      	cmp	r7, #16
 8002090:	f77f af18 	ble.w	8001ec4 <_svfprintf_r+0xa0c>
 8002094:	3301      	adds	r3, #1
 8002096:	3510      	adds	r5, #16
 8002098:	2b07      	cmp	r3, #7
 800209a:	e886 0210 	stmia.w	r6, {r4, r9}
 800209e:	953b      	str	r5, [sp, #236]	; 0xec
 80020a0:	933a      	str	r3, [sp, #232]	; 0xe8
 80020a2:	ddf2      	ble.n	800208a <_svfprintf_r+0xbd2>
 80020a4:	4640      	mov	r0, r8
 80020a6:	4651      	mov	r1, sl
 80020a8:	465a      	mov	r2, fp
 80020aa:	f002 fd77 	bl	8004b9c <__ssprint_r>
 80020ae:	2800      	cmp	r0, #0
 80020b0:	f47f aad9 	bne.w	8001666 <_svfprintf_r+0x1ae>
 80020b4:	9d3b      	ldr	r5, [sp, #236]	; 0xec
 80020b6:	9b3a      	ldr	r3, [sp, #232]	; 0xe8
 80020b8:	ae1f      	add	r6, sp, #124	; 0x7c
 80020ba:	e7e7      	b.n	800208c <_svfprintf_r+0xbd4>
 80020bc:	2202      	movs	r2, #2
 80020be:	e405      	b.n	80018cc <_svfprintf_r+0x414>
 80020c0:	980f      	ldr	r0, [sp, #60]	; 0x3c
 80020c2:	4651      	mov	r1, sl
 80020c4:	465a      	mov	r2, fp
 80020c6:	f002 fd69 	bl	8004b9c <__ssprint_r>
 80020ca:	2800      	cmp	r0, #0
 80020cc:	f47f aacb 	bne.w	8001666 <_svfprintf_r+0x1ae>
 80020d0:	9d3b      	ldr	r5, [sp, #236]	; 0xec
 80020d2:	ae1f      	add	r6, sp, #124	; 0x7c
 80020d4:	9b40      	ldr	r3, [sp, #256]	; 0x100
 80020d6:	9810      	ldr	r0, [sp, #64]	; 0x40
 80020d8:	4298      	cmp	r0, r3
 80020da:	dc45      	bgt.n	8002168 <_svfprintf_r+0xcb0>
 80020dc:	9908      	ldr	r1, [sp, #32]
 80020de:	07c9      	lsls	r1, r1, #31
 80020e0:	d442      	bmi.n	8002168 <_svfprintf_r+0xcb0>
 80020e2:	9911      	ldr	r1, [sp, #68]	; 0x44
 80020e4:	9816      	ldr	r0, [sp, #88]	; 0x58
 80020e6:	180a      	adds	r2, r1, r0
 80020e8:	990d      	ldr	r1, [sp, #52]	; 0x34
 80020ea:	9810      	ldr	r0, [sp, #64]	; 0x40
 80020ec:	1a8f      	subs	r7, r1, r2
 80020ee:	1ac3      	subs	r3, r0, r3
 80020f0:	42bb      	cmp	r3, r7
 80020f2:	bfb8      	it	lt
 80020f4:	461f      	movlt	r7, r3
 80020f6:	2f00      	cmp	r7, #0
 80020f8:	dd0a      	ble.n	8002110 <_svfprintf_r+0xc58>
 80020fa:	9c3a      	ldr	r4, [sp, #232]	; 0xe8
 80020fc:	6032      	str	r2, [r6, #0]
 80020fe:	3401      	adds	r4, #1
 8002100:	19ed      	adds	r5, r5, r7
 8002102:	2c07      	cmp	r4, #7
 8002104:	6077      	str	r7, [r6, #4]
 8002106:	953b      	str	r5, [sp, #236]	; 0xec
 8002108:	943a      	str	r4, [sp, #232]	; 0xe8
 800210a:	f300 8256 	bgt.w	80025ba <_svfprintf_r+0x1102>
 800210e:	3608      	adds	r6, #8
 8002110:	ea27 77e7 	bic.w	r7, r7, r7, asr #31
 8002114:	1bdf      	subs	r7, r3, r7
 8002116:	2f00      	cmp	r7, #0
 8002118:	f77f ad75 	ble.w	8001c06 <_svfprintf_r+0x74e>
 800211c:	2f10      	cmp	r7, #16
 800211e:	9c3a      	ldr	r4, [sp, #232]	; 0xe8
 8002120:	f8df 8384 	ldr.w	r8, [pc, #900]	; 80024a8 <_svfprintf_r+0xff0>
 8002124:	f77f adc2 	ble.w	8001cac <_svfprintf_r+0x7f4>
 8002128:	4623      	mov	r3, r4
 800212a:	f04f 0910 	mov.w	r9, #16
 800212e:	4644      	mov	r4, r8
 8002130:	f8dd 803c 	ldr.w	r8, [sp, #60]	; 0x3c
 8002134:	e004      	b.n	8002140 <_svfprintf_r+0xc88>
 8002136:	3608      	adds	r6, #8
 8002138:	3f10      	subs	r7, #16
 800213a:	2f10      	cmp	r7, #16
 800213c:	f77f adb4 	ble.w	8001ca8 <_svfprintf_r+0x7f0>
 8002140:	3301      	adds	r3, #1
 8002142:	3510      	adds	r5, #16
 8002144:	2b07      	cmp	r3, #7
 8002146:	e886 0210 	stmia.w	r6, {r4, r9}
 800214a:	953b      	str	r5, [sp, #236]	; 0xec
 800214c:	933a      	str	r3, [sp, #232]	; 0xe8
 800214e:	ddf2      	ble.n	8002136 <_svfprintf_r+0xc7e>
 8002150:	4640      	mov	r0, r8
 8002152:	4651      	mov	r1, sl
 8002154:	465a      	mov	r2, fp
 8002156:	f002 fd21 	bl	8004b9c <__ssprint_r>
 800215a:	2800      	cmp	r0, #0
 800215c:	f47f aa83 	bne.w	8001666 <_svfprintf_r+0x1ae>
 8002160:	9d3b      	ldr	r5, [sp, #236]	; 0xec
 8002162:	9b3a      	ldr	r3, [sp, #232]	; 0xe8
 8002164:	ae1f      	add	r6, sp, #124	; 0x7c
 8002166:	e7e7      	b.n	8002138 <_svfprintf_r+0xc80>
 8002168:	9c3a      	ldr	r4, [sp, #232]	; 0xe8
 800216a:	981a      	ldr	r0, [sp, #104]	; 0x68
 800216c:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 800216e:	6070      	str	r0, [r6, #4]
 8002170:	3401      	adds	r4, #1
 8002172:	182d      	adds	r5, r5, r0
 8002174:	2c07      	cmp	r4, #7
 8002176:	6032      	str	r2, [r6, #0]
 8002178:	953b      	str	r5, [sp, #236]	; 0xec
 800217a:	943a      	str	r4, [sp, #232]	; 0xe8
 800217c:	f300 8211 	bgt.w	80025a2 <_svfprintf_r+0x10ea>
 8002180:	3608      	adds	r6, #8
 8002182:	e7ae      	b.n	80020e2 <_svfprintf_r+0xc2a>
 8002184:	9b08      	ldr	r3, [sp, #32]
 8002186:	07da      	lsls	r2, r3, #31
 8002188:	f53f ae57 	bmi.w	8001e3a <_svfprintf_r+0x982>
 800218c:	3401      	adds	r4, #1
 800218e:	9a11      	ldr	r2, [sp, #68]	; 0x44
 8002190:	3501      	adds	r5, #1
 8002192:	2301      	movs	r3, #1
 8002194:	2c07      	cmp	r4, #7
 8002196:	6032      	str	r2, [r6, #0]
 8002198:	6073      	str	r3, [r6, #4]
 800219a:	953b      	str	r5, [sp, #236]	; 0xec
 800219c:	943a      	str	r4, [sp, #232]	; 0xe8
 800219e:	f77f ae79 	ble.w	8001e94 <_svfprintf_r+0x9dc>
 80021a2:	980f      	ldr	r0, [sp, #60]	; 0x3c
 80021a4:	4651      	mov	r1, sl
 80021a6:	465a      	mov	r2, fp
 80021a8:	f002 fcf8 	bl	8004b9c <__ssprint_r>
 80021ac:	2800      	cmp	r0, #0
 80021ae:	f47f aa5a 	bne.w	8001666 <_svfprintf_r+0x1ae>
 80021b2:	9d3b      	ldr	r5, [sp, #236]	; 0xec
 80021b4:	9c3a      	ldr	r4, [sp, #232]	; 0xe8
 80021b6:	ae1f      	add	r6, sp, #124	; 0x7c
 80021b8:	e66d      	b.n	8001e96 <_svfprintf_r+0x9de>
 80021ba:	980f      	ldr	r0, [sp, #60]	; 0x3c
 80021bc:	4651      	mov	r1, sl
 80021be:	465a      	mov	r2, fp
 80021c0:	f002 fcec 	bl	8004b9c <__ssprint_r>
 80021c4:	2800      	cmp	r0, #0
 80021c6:	f47f aa4e 	bne.w	8001666 <_svfprintf_r+0x1ae>
 80021ca:	9d3b      	ldr	r5, [sp, #236]	; 0xec
 80021cc:	9c3a      	ldr	r4, [sp, #232]	; 0xe8
 80021ce:	ae1f      	add	r6, sp, #124	; 0x7c
 80021d0:	e64b      	b.n	8001e6a <_svfprintf_r+0x9b2>
 80021d2:	980f      	ldr	r0, [sp, #60]	; 0x3c
 80021d4:	4651      	mov	r1, sl
 80021d6:	465a      	mov	r2, fp
 80021d8:	f002 fce0 	bl	8004b9c <__ssprint_r>
 80021dc:	2800      	cmp	r0, #0
 80021de:	f47f aa42 	bne.w	8001666 <_svfprintf_r+0x1ae>
 80021e2:	9d3b      	ldr	r5, [sp, #236]	; 0xec
 80021e4:	9c3a      	ldr	r4, [sp, #232]	; 0xe8
 80021e6:	ae1f      	add	r6, sp, #124	; 0x7c
 80021e8:	e633      	b.n	8001e52 <_svfprintf_r+0x99a>
 80021ea:	980f      	ldr	r0, [sp, #60]	; 0x3c
 80021ec:	4651      	mov	r1, sl
 80021ee:	465a      	mov	r2, fp
 80021f0:	f002 fcd4 	bl	8004b9c <__ssprint_r>
 80021f4:	2800      	cmp	r0, #0
 80021f6:	f47f aa36 	bne.w	8001666 <_svfprintf_r+0x1ae>
 80021fa:	9d3b      	ldr	r5, [sp, #236]	; 0xec
 80021fc:	ae1f      	add	r6, sp, #124	; 0x7c
 80021fe:	e4bb      	b.n	8001b78 <_svfprintf_r+0x6c0>
 8002200:	f002 fb64 	bl	80048cc <__fpclassifyd>
 8002204:	2800      	cmp	r0, #0
 8002206:	f040 809e 	bne.w	8002346 <_svfprintf_r+0xe8e>
 800220a:	2203      	movs	r2, #3
 800220c:	9012      	str	r0, [sp, #72]	; 0x48
 800220e:	4ba3      	ldr	r3, [pc, #652]	; (800249c <_svfprintf_r+0xfe4>)
 8002210:	920a      	str	r2, [sp, #40]	; 0x28
 8002212:	9815      	ldr	r0, [sp, #84]	; 0x54
 8002214:	4aa2      	ldr	r2, [pc, #648]	; (80024a0 <_svfprintf_r+0xfe8>)
 8002216:	f89d 110f 	ldrb.w	r1, [sp, #271]	; 0x10f
 800221a:	2847      	cmp	r0, #71	; 0x47
 800221c:	bfd8      	it	le
 800221e:	461a      	movle	r2, r3
 8002220:	9211      	str	r2, [sp, #68]	; 0x44
 8002222:	2303      	movs	r3, #3
 8002224:	9a08      	ldr	r2, [sp, #32]
 8002226:	930d      	str	r3, [sp, #52]	; 0x34
 8002228:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800222a:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800222e:	9208      	str	r2, [sp, #32]
 8002230:	9316      	str	r3, [sp, #88]	; 0x58
 8002232:	f7ff baaf 	b.w	8001794 <_svfprintf_r+0x2dc>
 8002236:	990e      	ldr	r1, [sp, #56]	; 0x38
 8002238:	2201      	movs	r2, #1
 800223a:	680b      	ldr	r3, [r1, #0]
 800223c:	e414      	b.n	8001a68 <_svfprintf_r+0x5b0>
 800223e:	9b08      	ldr	r3, [sp, #32]
 8002240:	065f      	lsls	r7, r3, #25
 8002242:	d56d      	bpl.n	8002320 <_svfprintf_r+0xe68>
 8002244:	980e      	ldr	r0, [sp, #56]	; 0x38
 8002246:	990c      	ldr	r1, [sp, #48]	; 0x30
 8002248:	6803      	ldr	r3, [r0, #0]
 800224a:	3004      	adds	r0, #4
 800224c:	900e      	str	r0, [sp, #56]	; 0x38
 800224e:	8019      	strh	r1, [r3, #0]
 8002250:	f7ff b960 	b.w	8001514 <_svfprintf_r+0x5c>
 8002254:	990e      	ldr	r1, [sp, #56]	; 0x38
 8002256:	680b      	ldr	r3, [r1, #0]
 8002258:	e406      	b.n	8001a68 <_svfprintf_r+0x5b0>
 800225a:	46a0      	mov	r8, r4
 800225c:	461c      	mov	r4, r3
 800225e:	3401      	adds	r4, #1
 8002260:	19ed      	adds	r5, r5, r7
 8002262:	2c07      	cmp	r4, #7
 8002264:	f8c6 8000 	str.w	r8, [r6]
 8002268:	6077      	str	r7, [r6, #4]
 800226a:	953b      	str	r5, [sp, #236]	; 0xec
 800226c:	943a      	str	r4, [sp, #232]	; 0xe8
 800226e:	f73f af27 	bgt.w	80020c0 <_svfprintf_r+0xc08>
 8002272:	3608      	adds	r6, #8
 8002274:	e72e      	b.n	80020d4 <_svfprintf_r+0xc1c>
 8002276:	980f      	ldr	r0, [sp, #60]	; 0x3c
 8002278:	4651      	mov	r1, sl
 800227a:	465a      	mov	r2, fp
 800227c:	f002 fc8e 	bl	8004b9c <__ssprint_r>
 8002280:	2800      	cmp	r0, #0
 8002282:	f47f a9f0 	bne.w	8001666 <_svfprintf_r+0x1ae>
 8002286:	9d3b      	ldr	r5, [sp, #236]	; 0xec
 8002288:	ae1f      	add	r6, sp, #124	; 0x7c
 800228a:	e53d      	b.n	8001d08 <_svfprintf_r+0x850>
 800228c:	9c3a      	ldr	r4, [sp, #232]	; 0xe8
 800228e:	4b85      	ldr	r3, [pc, #532]	; (80024a4 <_svfprintf_r+0xfec>)
 8002290:	3401      	adds	r4, #1
 8002292:	6033      	str	r3, [r6, #0]
 8002294:	3501      	adds	r5, #1
 8002296:	2301      	movs	r3, #1
 8002298:	2c07      	cmp	r4, #7
 800229a:	6073      	str	r3, [r6, #4]
 800229c:	953b      	str	r5, [sp, #236]	; 0xec
 800229e:	943a      	str	r4, [sp, #232]	; 0xe8
 80022a0:	f300 8139 	bgt.w	8002516 <_svfprintf_r+0x105e>
 80022a4:	3608      	adds	r6, #8
 80022a6:	b92f      	cbnz	r7, 80022b4 <_svfprintf_r+0xdfc>
 80022a8:	9a10      	ldr	r2, [sp, #64]	; 0x40
 80022aa:	b91a      	cbnz	r2, 80022b4 <_svfprintf_r+0xdfc>
 80022ac:	9b08      	ldr	r3, [sp, #32]
 80022ae:	07d8      	lsls	r0, r3, #31
 80022b0:	f57f aca9 	bpl.w	8001c06 <_svfprintf_r+0x74e>
 80022b4:	9c3a      	ldr	r4, [sp, #232]	; 0xe8
 80022b6:	991a      	ldr	r1, [sp, #104]	; 0x68
 80022b8:	9817      	ldr	r0, [sp, #92]	; 0x5c
 80022ba:	6071      	str	r1, [r6, #4]
 80022bc:	3401      	adds	r4, #1
 80022be:	186d      	adds	r5, r5, r1
 80022c0:	2c07      	cmp	r4, #7
 80022c2:	6030      	str	r0, [r6, #0]
 80022c4:	953b      	str	r5, [sp, #236]	; 0xec
 80022c6:	943a      	str	r4, [sp, #232]	; 0xe8
 80022c8:	f300 81d2 	bgt.w	8002670 <_svfprintf_r+0x11b8>
 80022cc:	3608      	adds	r6, #8
 80022ce:	427f      	negs	r7, r7
 80022d0:	2f00      	cmp	r7, #0
 80022d2:	f340 8141 	ble.w	8002558 <_svfprintf_r+0x10a0>
 80022d6:	2f10      	cmp	r7, #16
 80022d8:	f8df 81cc 	ldr.w	r8, [pc, #460]	; 80024a8 <_svfprintf_r+0xff0>
 80022dc:	f340 8183 	ble.w	80025e6 <_svfprintf_r+0x112e>
 80022e0:	4623      	mov	r3, r4
 80022e2:	f04f 0910 	mov.w	r9, #16
 80022e6:	4644      	mov	r4, r8
 80022e8:	f8dd 803c 	ldr.w	r8, [sp, #60]	; 0x3c
 80022ec:	e004      	b.n	80022f8 <_svfprintf_r+0xe40>
 80022ee:	3608      	adds	r6, #8
 80022f0:	3f10      	subs	r7, #16
 80022f2:	2f10      	cmp	r7, #16
 80022f4:	f340 8175 	ble.w	80025e2 <_svfprintf_r+0x112a>
 80022f8:	3301      	adds	r3, #1
 80022fa:	3510      	adds	r5, #16
 80022fc:	2b07      	cmp	r3, #7
 80022fe:	e886 0210 	stmia.w	r6, {r4, r9}
 8002302:	953b      	str	r5, [sp, #236]	; 0xec
 8002304:	933a      	str	r3, [sp, #232]	; 0xe8
 8002306:	ddf2      	ble.n	80022ee <_svfprintf_r+0xe36>
 8002308:	4640      	mov	r0, r8
 800230a:	4651      	mov	r1, sl
 800230c:	465a      	mov	r2, fp
 800230e:	f002 fc45 	bl	8004b9c <__ssprint_r>
 8002312:	2800      	cmp	r0, #0
 8002314:	f47f a9a7 	bne.w	8001666 <_svfprintf_r+0x1ae>
 8002318:	9d3b      	ldr	r5, [sp, #236]	; 0xec
 800231a:	9b3a      	ldr	r3, [sp, #232]	; 0xe8
 800231c:	ae1f      	add	r6, sp, #124	; 0x7c
 800231e:	e7e7      	b.n	80022f0 <_svfprintf_r+0xe38>
 8002320:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8002322:	980c      	ldr	r0, [sp, #48]	; 0x30
 8002324:	6813      	ldr	r3, [r2, #0]
 8002326:	3204      	adds	r2, #4
 8002328:	920e      	str	r2, [sp, #56]	; 0x38
 800232a:	6018      	str	r0, [r3, #0]
 800232c:	f7ff b8f2 	b.w	8001514 <_svfprintf_r+0x5c>
 8002330:	980f      	ldr	r0, [sp, #60]	; 0x3c
 8002332:	4651      	mov	r1, sl
 8002334:	465a      	mov	r2, fp
 8002336:	f002 fc31 	bl	8004b9c <__ssprint_r>
 800233a:	2800      	cmp	r0, #0
 800233c:	f47f a993 	bne.w	8001666 <_svfprintf_r+0x1ae>
 8002340:	9d3b      	ldr	r5, [sp, #236]	; 0xec
 8002342:	ae1f      	add	r6, sp, #124	; 0x7c
 8002344:	e4f5      	b.n	8001d32 <_svfprintf_r+0x87a>
 8002346:	1c60      	adds	r0, r4, #1
 8002348:	f000 80f1 	beq.w	800252e <_svfprintf_r+0x1076>
 800234c:	9915      	ldr	r1, [sp, #84]	; 0x54
 800234e:	2967      	cmp	r1, #103	; 0x67
 8002350:	bf18      	it	ne
 8002352:	2947      	cmpne	r1, #71	; 0x47
 8002354:	bf14      	ite	ne
 8002356:	2300      	movne	r3, #0
 8002358:	2301      	moveq	r3, #1
 800235a:	bf18      	it	ne
 800235c:	930a      	strne	r3, [sp, #40]	; 0x28
 800235e:	d104      	bne.n	800236a <_svfprintf_r+0xeb2>
 8002360:	2c00      	cmp	r4, #0
 8002362:	f000 81ad 	beq.w	80026c0 <_svfprintf_r+0x1208>
 8002366:	2201      	movs	r2, #1
 8002368:	920a      	str	r2, [sp, #40]	; 0x28
 800236a:	9808      	ldr	r0, [sp, #32]
 800236c:	2d00      	cmp	r5, #0
 800236e:	f440 7080 	orr.w	r0, r0, #256	; 0x100
 8002372:	9008      	str	r0, [sp, #32]
 8002374:	f2c0 8189 	blt.w	800268a <_svfprintf_r+0x11d2>
 8002378:	2200      	movs	r2, #0
 800237a:	9212      	str	r2, [sp, #72]	; 0x48
 800237c:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800237e:	9815      	ldr	r0, [sp, #84]	; 0x54
 8002380:	f1a3 0166 	sub.w	r1, r3, #102	; 0x66
 8002384:	424b      	negs	r3, r1
 8002386:	eb43 0301 	adc.w	r3, r3, r1
 800238a:	469c      	mov	ip, r3
 800238c:	2846      	cmp	r0, #70	; 0x46
 800238e:	bf08      	it	eq
 8002390:	f04c 0c01 	orreq.w	ip, ip, #1
 8002394:	930d      	str	r3, [sp, #52]	; 0x34
 8002396:	46a1      	mov	r9, r4
 8002398:	2103      	movs	r1, #3
 800239a:	f1bc 0f00 	cmp.w	ip, #0
 800239e:	d107      	bne.n	80023b0 <_svfprintf_r+0xef8>
 80023a0:	2865      	cmp	r0, #101	; 0x65
 80023a2:	bf18      	it	ne
 80023a4:	2845      	cmpne	r0, #69	; 0x45
 80023a6:	bf0c      	ite	eq
 80023a8:	f104 0901 	addeq.w	r9, r4, #1
 80023ac:	46a1      	movne	r9, r4
 80023ae:	2102      	movs	r1, #2
 80023b0:	e88d 0202 	stmia.w	sp, {r1, r9}
 80023b4:	a940      	add	r1, sp, #256	; 0x100
 80023b6:	9102      	str	r1, [sp, #8]
 80023b8:	a941      	add	r1, sp, #260	; 0x104
 80023ba:	9103      	str	r1, [sp, #12]
 80023bc:	4642      	mov	r2, r8
 80023be:	a942      	add	r1, sp, #264	; 0x108
 80023c0:	462b      	mov	r3, r5
 80023c2:	980f      	ldr	r0, [sp, #60]	; 0x3c
 80023c4:	9104      	str	r1, [sp, #16]
 80023c6:	f8cd c018 	str.w	ip, [sp, #24]
 80023ca:	f000 fa6d 	bl	80028a8 <_dtoa_r>
 80023ce:	9915      	ldr	r1, [sp, #84]	; 0x54
 80023d0:	9011      	str	r0, [sp, #68]	; 0x44
 80023d2:	2947      	cmp	r1, #71	; 0x47
 80023d4:	bf18      	it	ne
 80023d6:	2967      	cmpne	r1, #103	; 0x67
 80023d8:	f8dd c018 	ldr.w	ip, [sp, #24]
 80023dc:	d104      	bne.n	80023e8 <_svfprintf_r+0xf30>
 80023de:	9a08      	ldr	r2, [sp, #32]
 80023e0:	07d2      	lsls	r2, r2, #31
 80023e2:	bf58      	it	pl
 80023e4:	9f42      	ldrpl	r7, [sp, #264]	; 0x108
 80023e6:	d515      	bpl.n	8002414 <_svfprintf_r+0xf5c>
 80023e8:	9b11      	ldr	r3, [sp, #68]	; 0x44
 80023ea:	eb03 0709 	add.w	r7, r3, r9
 80023ee:	f1bc 0f00 	cmp.w	ip, #0
 80023f2:	d005      	beq.n	8002400 <_svfprintf_r+0xf48>
 80023f4:	781b      	ldrb	r3, [r3, #0]
 80023f6:	2b30      	cmp	r3, #48	; 0x30
 80023f8:	f000 8165 	beq.w	80026c6 <_svfprintf_r+0x120e>
 80023fc:	9b40      	ldr	r3, [sp, #256]	; 0x100
 80023fe:	18ff      	adds	r7, r7, r3
 8002400:	4640      	mov	r0, r8
 8002402:	4629      	mov	r1, r5
 8002404:	2200      	movs	r2, #0
 8002406:	2300      	movs	r3, #0
 8002408:	f003 ff86 	bl	8006318 <__aeabi_dcmpeq>
 800240c:	2800      	cmp	r0, #0
 800240e:	f000 8117 	beq.w	8002640 <_svfprintf_r+0x1188>
 8002412:	9742      	str	r7, [sp, #264]	; 0x108
 8002414:	9811      	ldr	r0, [sp, #68]	; 0x44
 8002416:	990a      	ldr	r1, [sp, #40]	; 0x28
 8002418:	1a3f      	subs	r7, r7, r0
 800241a:	9710      	str	r7, [sp, #64]	; 0x40
 800241c:	2900      	cmp	r1, #0
 800241e:	f000 80f9 	beq.w	8002614 <_svfprintf_r+0x115c>
 8002422:	9940      	ldr	r1, [sp, #256]	; 0x100
 8002424:	1ccb      	adds	r3, r1, #3
 8002426:	db02      	blt.n	800242e <_svfprintf_r+0xf76>
 8002428:	428c      	cmp	r4, r1
 800242a:	f280 80fa 	bge.w	8002622 <_svfprintf_r+0x116a>
 800242e:	9a15      	ldr	r2, [sp, #84]	; 0x54
 8002430:	3a02      	subs	r2, #2
 8002432:	9215      	str	r2, [sp, #84]	; 0x54
 8002434:	3901      	subs	r1, #1
 8002436:	9815      	ldr	r0, [sp, #84]	; 0x54
 8002438:	9140      	str	r1, [sp, #256]	; 0x100
 800243a:	2900      	cmp	r1, #0
 800243c:	f88d 00f0 	strb.w	r0, [sp, #240]	; 0xf0
 8002440:	f2c0 815d 	blt.w	80026fe <_svfprintf_r+0x1246>
 8002444:	232b      	movs	r3, #43	; 0x2b
 8002446:	f88d 30f1 	strb.w	r3, [sp, #241]	; 0xf1
 800244a:	2909      	cmp	r1, #9
 800244c:	f340 8122 	ble.w	8002694 <_svfprintf_r+0x11dc>
 8002450:	f10d 07ff 	add.w	r7, sp, #255	; 0xff
 8002454:	f246 6467 	movw	r4, #26215	; 0x6667
 8002458:	4638      	mov	r0, r7
 800245a:	f2c6 6466 	movt	r4, #26214	; 0x6666
 800245e:	fb84 3201 	smull	r3, r2, r4, r1
 8002462:	17cb      	asrs	r3, r1, #31
 8002464:	ebc3 03a2 	rsb	r3, r3, r2, asr #2
 8002468:	eb03 0283 	add.w	r2, r3, r3, lsl #2
 800246c:	eba1 0242 	sub.w	r2, r1, r2, lsl #1
 8002470:	3230      	adds	r2, #48	; 0x30
 8002472:	2b09      	cmp	r3, #9
 8002474:	4605      	mov	r5, r0
 8002476:	4619      	mov	r1, r3
 8002478:	f800 2d01 	strb.w	r2, [r0, #-1]!
 800247c:	dcef      	bgt.n	800245e <_svfprintf_r+0xfa6>
 800247e:	3130      	adds	r1, #48	; 0x30
 8002480:	1eaa      	subs	r2, r5, #2
 8002482:	b2c9      	uxtb	r1, r1
 8002484:	42ba      	cmp	r2, r7
 8002486:	f805 1c02 	strb.w	r1, [r5, #-2]
 800248a:	bf28      	it	cs
 800248c:	f10d 01f2 	addcs.w	r1, sp, #242	; 0xf2
 8002490:	d213      	bcs.n	80024ba <_svfprintf_r+0x1002>
 8002492:	f10d 03f2 	add.w	r3, sp, #242	; 0xf2
 8002496:	f10d 00fe 	add.w	r0, sp, #254	; 0xfe
 800249a:	e009      	b.n	80024b0 <_svfprintf_r+0xff8>
 800249c:	080066f4 	.word	0x080066f4
 80024a0:	080066f8 	.word	0x080066f8
 80024a4:	0800672c 	.word	0x0800672c
 80024a8:	08006564 	.word	0x08006564
 80024ac:	f812 1f01 	ldrb.w	r1, [r2, #1]!
 80024b0:	f803 1b01 	strb.w	r1, [r3], #1
 80024b4:	4282      	cmp	r2, r0
 80024b6:	4619      	mov	r1, r3
 80024b8:	d1f8      	bne.n	80024ac <_svfprintf_r+0xff4>
 80024ba:	9810      	ldr	r0, [sp, #64]	; 0x40
 80024bc:	ab3c      	add	r3, sp, #240	; 0xf0
 80024be:	1acb      	subs	r3, r1, r3
 80024c0:	931b      	str	r3, [sp, #108]	; 0x6c
 80024c2:	2801      	cmp	r0, #1
 80024c4:	4403      	add	r3, r0
 80024c6:	930d      	str	r3, [sp, #52]	; 0x34
 80024c8:	f340 8125 	ble.w	8002716 <_svfprintf_r+0x125e>
 80024cc:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80024ce:	3301      	adds	r3, #1
 80024d0:	ea23 70e3 	bic.w	r0, r3, r3, asr #31
 80024d4:	2100      	movs	r1, #0
 80024d6:	930d      	str	r3, [sp, #52]	; 0x34
 80024d8:	900a      	str	r0, [sp, #40]	; 0x28
 80024da:	9116      	str	r1, [sp, #88]	; 0x58
 80024dc:	9b12      	ldr	r3, [sp, #72]	; 0x48
 80024de:	f89d 110f 	ldrb.w	r1, [sp, #271]	; 0x10f
 80024e2:	2b00      	cmp	r3, #0
 80024e4:	f43f a956 	beq.w	8001794 <_svfprintf_r+0x2dc>
 80024e8:	232d      	movs	r3, #45	; 0x2d
 80024ea:	f88d 310f 	strb.w	r3, [sp, #271]	; 0x10f
 80024ee:	2300      	movs	r3, #0
 80024f0:	9312      	str	r3, [sp, #72]	; 0x48
 80024f2:	f7ff b950 	b.w	8001796 <_svfprintf_r+0x2de>
 80024f6:	980f      	ldr	r0, [sp, #60]	; 0x3c
 80024f8:	2140      	movs	r1, #64	; 0x40
 80024fa:	f001 fa59 	bl	80039b0 <_malloc_r>
 80024fe:	f8ca 0000 	str.w	r0, [sl]
 8002502:	f8ca 0010 	str.w	r0, [sl, #16]
 8002506:	2800      	cmp	r0, #0
 8002508:	f000 812b 	beq.w	8002762 <_svfprintf_r+0x12aa>
 800250c:	2340      	movs	r3, #64	; 0x40
 800250e:	f8ca 3014 	str.w	r3, [sl, #20]
 8002512:	f7fe bfec 	b.w	80014ee <_svfprintf_r+0x36>
 8002516:	980f      	ldr	r0, [sp, #60]	; 0x3c
 8002518:	4651      	mov	r1, sl
 800251a:	465a      	mov	r2, fp
 800251c:	f002 fb3e 	bl	8004b9c <__ssprint_r>
 8002520:	2800      	cmp	r0, #0
 8002522:	f47f a8a0 	bne.w	8001666 <_svfprintf_r+0x1ae>
 8002526:	9f40      	ldr	r7, [sp, #256]	; 0x100
 8002528:	9d3b      	ldr	r5, [sp, #236]	; 0xec
 800252a:	ae1f      	add	r6, sp, #124	; 0x7c
 800252c:	e6bb      	b.n	80022a6 <_svfprintf_r+0xdee>
 800252e:	9815      	ldr	r0, [sp, #84]	; 0x54
 8002530:	2847      	cmp	r0, #71	; 0x47
 8002532:	bf18      	it	ne
 8002534:	2867      	cmpne	r0, #103	; 0x67
 8002536:	bf14      	ite	ne
 8002538:	2000      	movne	r0, #0
 800253a:	2001      	moveq	r0, #1
 800253c:	900a      	str	r0, [sp, #40]	; 0x28
 800253e:	2406      	movs	r4, #6
 8002540:	e713      	b.n	800236a <_svfprintf_r+0xeb2>
 8002542:	980f      	ldr	r0, [sp, #60]	; 0x3c
 8002544:	4651      	mov	r1, sl
 8002546:	465a      	mov	r2, fp
 8002548:	f002 fb28 	bl	8004b9c <__ssprint_r>
 800254c:	2800      	cmp	r0, #0
 800254e:	f47f a88a 	bne.w	8001666 <_svfprintf_r+0x1ae>
 8002552:	9d3b      	ldr	r5, [sp, #236]	; 0xec
 8002554:	9c3a      	ldr	r4, [sp, #232]	; 0xe8
 8002556:	ae1f      	add	r6, sp, #124	; 0x7c
 8002558:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800255a:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800255c:	6072      	str	r2, [r6, #4]
 800255e:	3401      	adds	r4, #1
 8002560:	18ad      	adds	r5, r5, r2
 8002562:	2c07      	cmp	r4, #7
 8002564:	6033      	str	r3, [r6, #0]
 8002566:	953b      	str	r5, [sp, #236]	; 0xec
 8002568:	943a      	str	r4, [sp, #232]	; 0xe8
 800256a:	f77f ab4b 	ble.w	8001c04 <_svfprintf_r+0x74c>
 800256e:	f7ff bba6 	b.w	8001cbe <_svfprintf_r+0x806>
 8002572:	f002 fae3 	bl	8004b3c <strlen>
 8002576:	900d      	str	r0, [sp, #52]	; 0x34
 8002578:	ea20 70e0 	bic.w	r0, r0, r0, asr #31
 800257c:	9512      	str	r5, [sp, #72]	; 0x48
 800257e:	900a      	str	r0, [sp, #40]	; 0x28
 8002580:	f89d 110f 	ldrb.w	r1, [sp, #271]	; 0x10f
 8002584:	970e      	str	r7, [sp, #56]	; 0x38
 8002586:	9516      	str	r5, [sp, #88]	; 0x58
 8002588:	f7ff b904 	b.w	8001794 <_svfprintf_r+0x2dc>
 800258c:	980f      	ldr	r0, [sp, #60]	; 0x3c
 800258e:	4651      	mov	r1, sl
 8002590:	465a      	mov	r2, fp
 8002592:	f002 fb03 	bl	8004b9c <__ssprint_r>
 8002596:	2800      	cmp	r0, #0
 8002598:	f47f a865 	bne.w	8001666 <_svfprintf_r+0x1ae>
 800259c:	9d3b      	ldr	r5, [sp, #236]	; 0xec
 800259e:	ae1f      	add	r6, sp, #124	; 0x7c
 80025a0:	e4f1      	b.n	8001f86 <_svfprintf_r+0xace>
 80025a2:	980f      	ldr	r0, [sp, #60]	; 0x3c
 80025a4:	4651      	mov	r1, sl
 80025a6:	465a      	mov	r2, fp
 80025a8:	f002 faf8 	bl	8004b9c <__ssprint_r>
 80025ac:	2800      	cmp	r0, #0
 80025ae:	f47f a85a 	bne.w	8001666 <_svfprintf_r+0x1ae>
 80025b2:	9b40      	ldr	r3, [sp, #256]	; 0x100
 80025b4:	9d3b      	ldr	r5, [sp, #236]	; 0xec
 80025b6:	ae1f      	add	r6, sp, #124	; 0x7c
 80025b8:	e593      	b.n	80020e2 <_svfprintf_r+0xc2a>
 80025ba:	980f      	ldr	r0, [sp, #60]	; 0x3c
 80025bc:	4651      	mov	r1, sl
 80025be:	465a      	mov	r2, fp
 80025c0:	f002 faec 	bl	8004b9c <__ssprint_r>
 80025c4:	2800      	cmp	r0, #0
 80025c6:	f47f a84e 	bne.w	8001666 <_svfprintf_r+0x1ae>
 80025ca:	9b40      	ldr	r3, [sp, #256]	; 0x100
 80025cc:	9910      	ldr	r1, [sp, #64]	; 0x40
 80025ce:	9d3b      	ldr	r5, [sp, #236]	; 0xec
 80025d0:	1acb      	subs	r3, r1, r3
 80025d2:	ae1f      	add	r6, sp, #124	; 0x7c
 80025d4:	e59c      	b.n	8002110 <_svfprintf_r+0xc58>
 80025d6:	9b11      	ldr	r3, [sp, #68]	; 0x44
 80025d8:	ebc3 030b 	rsb	r3, r3, fp
 80025dc:	930d      	str	r3, [sp, #52]	; 0x34
 80025de:	f7ff b8cf 	b.w	8001780 <_svfprintf_r+0x2c8>
 80025e2:	46a0      	mov	r8, r4
 80025e4:	461c      	mov	r4, r3
 80025e6:	3401      	adds	r4, #1
 80025e8:	19ed      	adds	r5, r5, r7
 80025ea:	2c07      	cmp	r4, #7
 80025ec:	f8c6 8000 	str.w	r8, [r6]
 80025f0:	6077      	str	r7, [r6, #4]
 80025f2:	953b      	str	r5, [sp, #236]	; 0xec
 80025f4:	943a      	str	r4, [sp, #232]	; 0xe8
 80025f6:	dca4      	bgt.n	8002542 <_svfprintf_r+0x108a>
 80025f8:	3608      	adds	r6, #8
 80025fa:	e7ad      	b.n	8002558 <_svfprintf_r+0x10a0>
 80025fc:	2c06      	cmp	r4, #6
 80025fe:	bf28      	it	cs
 8002600:	2406      	movcs	r4, #6
 8002602:	495f      	ldr	r1, [pc, #380]	; (8002780 <_svfprintf_r+0x12c8>)
 8002604:	940d      	str	r4, [sp, #52]	; 0x34
 8002606:	ea24 70e4 	bic.w	r0, r4, r4, asr #31
 800260a:	900a      	str	r0, [sp, #40]	; 0x28
 800260c:	970e      	str	r7, [sp, #56]	; 0x38
 800260e:	9111      	str	r1, [sp, #68]	; 0x44
 8002610:	f7ff ba01 	b.w	8001a16 <_svfprintf_r+0x55e>
 8002614:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8002616:	2b65      	cmp	r3, #101	; 0x65
 8002618:	dd6f      	ble.n	80026fa <_svfprintf_r+0x1242>
 800261a:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800261c:	9940      	ldr	r1, [sp, #256]	; 0x100
 800261e:	2a00      	cmp	r2, #0
 8002620:	d15e      	bne.n	80026e0 <_svfprintf_r+0x1228>
 8002622:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8002624:	428a      	cmp	r2, r1
 8002626:	dc3d      	bgt.n	80026a4 <_svfprintf_r+0x11ec>
 8002628:	9b08      	ldr	r3, [sp, #32]
 800262a:	07da      	lsls	r2, r3, #31
 800262c:	d56c      	bpl.n	8002708 <_svfprintf_r+0x1250>
 800262e:	1c4b      	adds	r3, r1, #1
 8002630:	ea23 70e3 	bic.w	r0, r3, r3, asr #31
 8002634:	2267      	movs	r2, #103	; 0x67
 8002636:	930d      	str	r3, [sp, #52]	; 0x34
 8002638:	900a      	str	r0, [sp, #40]	; 0x28
 800263a:	9215      	str	r2, [sp, #84]	; 0x54
 800263c:	9116      	str	r1, [sp, #88]	; 0x58
 800263e:	e74d      	b.n	80024dc <_svfprintf_r+0x1024>
 8002640:	9b42      	ldr	r3, [sp, #264]	; 0x108
 8002642:	429f      	cmp	r7, r3
 8002644:	bf98      	it	ls
 8002646:	461f      	movls	r7, r3
 8002648:	f67f aee4 	bls.w	8002414 <_svfprintf_r+0xf5c>
 800264c:	2230      	movs	r2, #48	; 0x30
 800264e:	f803 2b01 	strb.w	r2, [r3], #1
 8002652:	42bb      	cmp	r3, r7
 8002654:	9342      	str	r3, [sp, #264]	; 0x108
 8002656:	d1fa      	bne.n	800264e <_svfprintf_r+0x1196>
 8002658:	e6dc      	b.n	8002414 <_svfprintf_r+0xf5c>
 800265a:	ea24 72e4 	bic.w	r2, r4, r4, asr #31
 800265e:	9012      	str	r0, [sp, #72]	; 0x48
 8002660:	920a      	str	r2, [sp, #40]	; 0x28
 8002662:	f89d 110f 	ldrb.w	r1, [sp, #271]	; 0x10f
 8002666:	970e      	str	r7, [sp, #56]	; 0x38
 8002668:	940d      	str	r4, [sp, #52]	; 0x34
 800266a:	9016      	str	r0, [sp, #88]	; 0x58
 800266c:	f7ff b892 	b.w	8001794 <_svfprintf_r+0x2dc>
 8002670:	980f      	ldr	r0, [sp, #60]	; 0x3c
 8002672:	4651      	mov	r1, sl
 8002674:	465a      	mov	r2, fp
 8002676:	f002 fa91 	bl	8004b9c <__ssprint_r>
 800267a:	2800      	cmp	r0, #0
 800267c:	f47e aff3 	bne.w	8001666 <_svfprintf_r+0x1ae>
 8002680:	9f40      	ldr	r7, [sp, #256]	; 0x100
 8002682:	9d3b      	ldr	r5, [sp, #236]	; 0xec
 8002684:	9c3a      	ldr	r4, [sp, #232]	; 0xe8
 8002686:	ae1f      	add	r6, sp, #124	; 0x7c
 8002688:	e621      	b.n	80022ce <_svfprintf_r+0xe16>
 800268a:	212d      	movs	r1, #45	; 0x2d
 800268c:	f105 4500 	add.w	r5, r5, #2147483648	; 0x80000000
 8002690:	9112      	str	r1, [sp, #72]	; 0x48
 8002692:	e673      	b.n	800237c <_svfprintf_r+0xec4>
 8002694:	3130      	adds	r1, #48	; 0x30
 8002696:	2330      	movs	r3, #48	; 0x30
 8002698:	f88d 10f3 	strb.w	r1, [sp, #243]	; 0xf3
 800269c:	f88d 30f2 	strb.w	r3, [sp, #242]	; 0xf2
 80026a0:	a93d      	add	r1, sp, #244	; 0xf4
 80026a2:	e70a      	b.n	80024ba <_svfprintf_r+0x1002>
 80026a4:	2900      	cmp	r1, #0
 80026a6:	9810      	ldr	r0, [sp, #64]	; 0x40
 80026a8:	bfd4      	ite	le
 80026aa:	f1c1 0302 	rsble	r3, r1, #2
 80026ae:	2301      	movgt	r3, #1
 80026b0:	181b      	adds	r3, r3, r0
 80026b2:	ea23 72e3 	bic.w	r2, r3, r3, asr #31
 80026b6:	930d      	str	r3, [sp, #52]	; 0x34
 80026b8:	2367      	movs	r3, #103	; 0x67
 80026ba:	920a      	str	r2, [sp, #40]	; 0x28
 80026bc:	9315      	str	r3, [sp, #84]	; 0x54
 80026be:	e7bd      	b.n	800263c <_svfprintf_r+0x1184>
 80026c0:	2401      	movs	r4, #1
 80026c2:	940a      	str	r4, [sp, #40]	; 0x28
 80026c4:	e651      	b.n	800236a <_svfprintf_r+0xeb2>
 80026c6:	4640      	mov	r0, r8
 80026c8:	4629      	mov	r1, r5
 80026ca:	2200      	movs	r2, #0
 80026cc:	2300      	movs	r3, #0
 80026ce:	f003 fe23 	bl	8006318 <__aeabi_dcmpeq>
 80026d2:	2800      	cmp	r0, #0
 80026d4:	f47f ae92 	bne.w	80023fc <_svfprintf_r+0xf44>
 80026d8:	f1c9 0301 	rsb	r3, r9, #1
 80026dc:	9340      	str	r3, [sp, #256]	; 0x100
 80026de:	e68e      	b.n	80023fe <_svfprintf_r+0xf46>
 80026e0:	2900      	cmp	r1, #0
 80026e2:	dd38      	ble.n	8002756 <_svfprintf_r+0x129e>
 80026e4:	bb74      	cbnz	r4, 8002744 <_svfprintf_r+0x128c>
 80026e6:	9b08      	ldr	r3, [sp, #32]
 80026e8:	07dd      	lsls	r5, r3, #31
 80026ea:	d42b      	bmi.n	8002744 <_svfprintf_r+0x128c>
 80026ec:	ea21 70e1 	bic.w	r0, r1, r1, asr #31
 80026f0:	2266      	movs	r2, #102	; 0x66
 80026f2:	900a      	str	r0, [sp, #40]	; 0x28
 80026f4:	910d      	str	r1, [sp, #52]	; 0x34
 80026f6:	9215      	str	r2, [sp, #84]	; 0x54
 80026f8:	e7a0      	b.n	800263c <_svfprintf_r+0x1184>
 80026fa:	9940      	ldr	r1, [sp, #256]	; 0x100
 80026fc:	e69a      	b.n	8002434 <_svfprintf_r+0xf7c>
 80026fe:	232d      	movs	r3, #45	; 0x2d
 8002700:	4249      	negs	r1, r1
 8002702:	f88d 30f1 	strb.w	r3, [sp, #241]	; 0xf1
 8002706:	e6a0      	b.n	800244a <_svfprintf_r+0xf92>
 8002708:	ea21 70e1 	bic.w	r0, r1, r1, asr #31
 800270c:	2267      	movs	r2, #103	; 0x67
 800270e:	900a      	str	r0, [sp, #40]	; 0x28
 8002710:	910d      	str	r1, [sp, #52]	; 0x34
 8002712:	9215      	str	r2, [sp, #84]	; 0x54
 8002714:	e792      	b.n	800263c <_svfprintf_r+0x1184>
 8002716:	9908      	ldr	r1, [sp, #32]
 8002718:	f011 0301 	ands.w	r3, r1, #1
 800271c:	f47f aed6 	bne.w	80024cc <_svfprintf_r+0x1014>
 8002720:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8002722:	9316      	str	r3, [sp, #88]	; 0x58
 8002724:	ea22 72e2 	bic.w	r2, r2, r2, asr #31
 8002728:	920a      	str	r2, [sp, #40]	; 0x28
 800272a:	e6d7      	b.n	80024dc <_svfprintf_r+0x1024>
 800272c:	990e      	ldr	r1, [sp, #56]	; 0x38
 800272e:	680c      	ldr	r4, [r1, #0]
 8002730:	1d0b      	adds	r3, r1, #4
 8002732:	2c00      	cmp	r4, #0
 8002734:	bfbc      	itt	lt
 8002736:	930e      	strlt	r3, [sp, #56]	; 0x38
 8002738:	f04f 34ff 	movlt.w	r4, #4294967295	; 0xffffffff
 800273c:	f6bf a985 	bge.w	8001a4a <_svfprintf_r+0x592>
 8002740:	f7fe bf18 	b.w	8001574 <_svfprintf_r+0xbc>
 8002744:	3401      	adds	r4, #1
 8002746:	190c      	adds	r4, r1, r4
 8002748:	ea24 73e4 	bic.w	r3, r4, r4, asr #31
 800274c:	2066      	movs	r0, #102	; 0x66
 800274e:	940d      	str	r4, [sp, #52]	; 0x34
 8002750:	930a      	str	r3, [sp, #40]	; 0x28
 8002752:	9015      	str	r0, [sp, #84]	; 0x54
 8002754:	e772      	b.n	800263c <_svfprintf_r+0x1184>
 8002756:	b914      	cbnz	r4, 800275e <_svfprintf_r+0x12a6>
 8002758:	9a08      	ldr	r2, [sp, #32]
 800275a:	07d0      	lsls	r0, r2, #31
 800275c:	d509      	bpl.n	8002772 <_svfprintf_r+0x12ba>
 800275e:	3402      	adds	r4, #2
 8002760:	e7f2      	b.n	8002748 <_svfprintf_r+0x1290>
 8002762:	990f      	ldr	r1, [sp, #60]	; 0x3c
 8002764:	230c      	movs	r3, #12
 8002766:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800276a:	600b      	str	r3, [r1, #0]
 800276c:	920c      	str	r2, [sp, #48]	; 0x30
 800276e:	f7fe bf83 	b.w	8001678 <_svfprintf_r+0x1c0>
 8002772:	2001      	movs	r0, #1
 8002774:	2266      	movs	r2, #102	; 0x66
 8002776:	900a      	str	r0, [sp, #40]	; 0x28
 8002778:	9215      	str	r2, [sp, #84]	; 0x54
 800277a:	900d      	str	r0, [sp, #52]	; 0x34
 800277c:	e75e      	b.n	800263c <_svfprintf_r+0x1184>
 800277e:	bf00      	nop
 8002780:	08006724 	.word	0x08006724
 8002784:	00000000 	.word	0x00000000

08002788 <quorem>:
 8002788:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800278c:	6903      	ldr	r3, [r0, #16]
 800278e:	690d      	ldr	r5, [r1, #16]
 8002790:	429d      	cmp	r5, r3
 8002792:	4681      	mov	r9, r0
 8002794:	f300 8084 	bgt.w	80028a0 <quorem+0x118>
 8002798:	1ceb      	adds	r3, r5, #3
 800279a:	009b      	lsls	r3, r3, #2
 800279c:	18cf      	adds	r7, r1, r3
 800279e:	18c3      	adds	r3, r0, r3
 80027a0:	687e      	ldr	r6, [r7, #4]
 80027a2:	685b      	ldr	r3, [r3, #4]
 80027a4:	3601      	adds	r6, #1
 80027a6:	fbb3 f6f6 	udiv	r6, r3, r6
 80027aa:	f101 0414 	add.w	r4, r1, #20
 80027ae:	3d01      	subs	r5, #1
 80027b0:	3704      	adds	r7, #4
 80027b2:	f100 0814 	add.w	r8, r0, #20
 80027b6:	2e00      	cmp	r6, #0
 80027b8:	d03c      	beq.n	8002834 <quorem+0xac>
 80027ba:	f04f 0e00 	mov.w	lr, #0
 80027be:	4642      	mov	r2, r8
 80027c0:	4623      	mov	r3, r4
 80027c2:	46f4      	mov	ip, lr
 80027c4:	f853 bb04 	ldr.w	fp, [r3], #4
 80027c8:	6810      	ldr	r0, [r2, #0]
 80027ca:	fa1f fa8b 	uxth.w	sl, fp
 80027ce:	ea4f 4b1b 	mov.w	fp, fp, lsr #16
 80027d2:	fb06 ea0a 	mla	sl, r6, sl, lr
 80027d6:	fb06 fe0b 	mul.w	lr, r6, fp
 80027da:	eb0e 4e1a 	add.w	lr, lr, sl, lsr #16
 80027de:	fa1c fc80 	uxtah	ip, ip, r0
 80027e2:	fa1f fb8e 	uxth.w	fp, lr
 80027e6:	fa1f fa8a 	uxth.w	sl, sl
 80027ea:	ebca 0c0c 	rsb	ip, sl, ip
 80027ee:	ebcb 4010 	rsb	r0, fp, r0, lsr #16
 80027f2:	eb00 402c 	add.w	r0, r0, ip, asr #16
 80027f6:	fa1f fc8c 	uxth.w	ip, ip
 80027fa:	ea4c 4c00 	orr.w	ip, ip, r0, lsl #16
 80027fe:	429f      	cmp	r7, r3
 8002800:	f842 cb04 	str.w	ip, [r2], #4
 8002804:	ea4f 4e1e 	mov.w	lr, lr, lsr #16
 8002808:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800280c:	d2da      	bcs.n	80027c4 <quorem+0x3c>
 800280e:	1d2a      	adds	r2, r5, #4
 8002810:	eb09 0382 	add.w	r3, r9, r2, lsl #2
 8002814:	6858      	ldr	r0, [r3, #4]
 8002816:	b968      	cbnz	r0, 8002834 <quorem+0xac>
 8002818:	4598      	cmp	r8, r3
 800281a:	d209      	bcs.n	8002830 <quorem+0xa8>
 800281c:	f859 2022 	ldr.w	r2, [r9, r2, lsl #2]
 8002820:	b112      	cbz	r2, 8002828 <quorem+0xa0>
 8002822:	e005      	b.n	8002830 <quorem+0xa8>
 8002824:	681a      	ldr	r2, [r3, #0]
 8002826:	b91a      	cbnz	r2, 8002830 <quorem+0xa8>
 8002828:	3b04      	subs	r3, #4
 800282a:	3d01      	subs	r5, #1
 800282c:	4598      	cmp	r8, r3
 800282e:	d3f9      	bcc.n	8002824 <quorem+0x9c>
 8002830:	f8c9 5010 	str.w	r5, [r9, #16]
 8002834:	4648      	mov	r0, r9
 8002836:	f001 fe4f 	bl	80044d8 <__mcmp>
 800283a:	2800      	cmp	r0, #0
 800283c:	db2d      	blt.n	800289a <quorem+0x112>
 800283e:	3601      	adds	r6, #1
 8002840:	4643      	mov	r3, r8
 8002842:	f04f 0c00 	mov.w	ip, #0
 8002846:	f854 2b04 	ldr.w	r2, [r4], #4
 800284a:	6818      	ldr	r0, [r3, #0]
 800284c:	b291      	uxth	r1, r2
 800284e:	fa1f fa80 	uxth.w	sl, r0
 8002852:	0c12      	lsrs	r2, r2, #16
 8002854:	ebc1 010a 	rsb	r1, r1, sl
 8002858:	4461      	add	r1, ip
 800285a:	ebc2 4210 	rsb	r2, r2, r0, lsr #16
 800285e:	eb02 4221 	add.w	r2, r2, r1, asr #16
 8002862:	b289      	uxth	r1, r1
 8002864:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8002868:	42a7      	cmp	r7, r4
 800286a:	f843 1b04 	str.w	r1, [r3], #4
 800286e:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8002872:	d2e8      	bcs.n	8002846 <quorem+0xbe>
 8002874:	1d2a      	adds	r2, r5, #4
 8002876:	eb09 0382 	add.w	r3, r9, r2, lsl #2
 800287a:	6859      	ldr	r1, [r3, #4]
 800287c:	b969      	cbnz	r1, 800289a <quorem+0x112>
 800287e:	4598      	cmp	r8, r3
 8002880:	d209      	bcs.n	8002896 <quorem+0x10e>
 8002882:	f859 2022 	ldr.w	r2, [r9, r2, lsl #2]
 8002886:	b112      	cbz	r2, 800288e <quorem+0x106>
 8002888:	e005      	b.n	8002896 <quorem+0x10e>
 800288a:	681a      	ldr	r2, [r3, #0]
 800288c:	b91a      	cbnz	r2, 8002896 <quorem+0x10e>
 800288e:	3b04      	subs	r3, #4
 8002890:	3d01      	subs	r5, #1
 8002892:	4598      	cmp	r8, r3
 8002894:	d3f9      	bcc.n	800288a <quorem+0x102>
 8002896:	f8c9 5010 	str.w	r5, [r9, #16]
 800289a:	4630      	mov	r0, r6
 800289c:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80028a0:	2000      	movs	r0, #0
 80028a2:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80028a6:	bf00      	nop

080028a8 <_dtoa_r>:
 80028a8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80028ac:	6c01      	ldr	r1, [r0, #64]	; 0x40
 80028ae:	b09d      	sub	sp, #116	; 0x74
 80028b0:	4607      	mov	r7, r0
 80028b2:	9c29      	ldr	r4, [sp, #164]	; 0xa4
 80028b4:	4692      	mov	sl, r2
 80028b6:	469b      	mov	fp, r3
 80028b8:	b141      	cbz	r1, 80028cc <_dtoa_r+0x24>
 80028ba:	6c43      	ldr	r3, [r0, #68]	; 0x44
 80028bc:	2201      	movs	r2, #1
 80028be:	409a      	lsls	r2, r3
 80028c0:	604b      	str	r3, [r1, #4]
 80028c2:	608a      	str	r2, [r1, #8]
 80028c4:	f001 fbd4 	bl	8004070 <_Bfree>
 80028c8:	2300      	movs	r3, #0
 80028ca:	643b      	str	r3, [r7, #64]	; 0x40
 80028cc:	f1bb 0500 	subs.w	r5, fp, #0
 80028d0:	f2c0 80df 	blt.w	8002a92 <_dtoa_r+0x1ea>
 80028d4:	2300      	movs	r3, #0
 80028d6:	6023      	str	r3, [r4, #0]
 80028d8:	2300      	movs	r3, #0
 80028da:	461a      	mov	r2, r3
 80028dc:	f6c7 73f0 	movt	r3, #32752	; 0x7ff0
 80028e0:	f6c7 72f0 	movt	r2, #32752	; 0x7ff0
 80028e4:	402b      	ands	r3, r5
 80028e6:	4293      	cmp	r3, r2
 80028e8:	f000 80be 	beq.w	8002a68 <_dtoa_r+0x1c0>
 80028ec:	4650      	mov	r0, sl
 80028ee:	4659      	mov	r1, fp
 80028f0:	2200      	movs	r2, #0
 80028f2:	2300      	movs	r3, #0
 80028f4:	46d0      	mov	r8, sl
 80028f6:	46d9      	mov	r9, fp
 80028f8:	2401      	movs	r4, #1
 80028fa:	f003 fd0d 	bl	8006318 <__aeabi_dcmpeq>
 80028fe:	b978      	cbnz	r0, 8002920 <_dtoa_r+0x78>
 8002900:	f014 0fff 	tst.w	r4, #255	; 0xff
 8002904:	d110      	bne.n	8002928 <_dtoa_r+0x80>
 8002906:	9d28      	ldr	r5, [sp, #160]	; 0xa0
 8002908:	9c2a      	ldr	r4, [sp, #168]	; 0xa8
 800290a:	2301      	movs	r3, #1
 800290c:	602b      	str	r3, [r5, #0]
 800290e:	4d78      	ldr	r5, [pc, #480]	; (8002af0 <_dtoa_r+0x248>)
 8002910:	b114      	cbz	r4, 8002918 <_dtoa_r+0x70>
 8002912:	4d78      	ldr	r5, [pc, #480]	; (8002af4 <_dtoa_r+0x24c>)
 8002914:	6025      	str	r5, [r4, #0]
 8002916:	3d01      	subs	r5, #1
 8002918:	4628      	mov	r0, r5
 800291a:	b01d      	add	sp, #116	; 0x74
 800291c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8002920:	2400      	movs	r4, #0
 8002922:	f014 0fff 	tst.w	r4, #255	; 0xff
 8002926:	d0ee      	beq.n	8002906 <_dtoa_r+0x5e>
 8002928:	a91b      	add	r1, sp, #108	; 0x6c
 800292a:	9100      	str	r1, [sp, #0]
 800292c:	4638      	mov	r0, r7
 800292e:	a91a      	add	r1, sp, #104	; 0x68
 8002930:	4642      	mov	r2, r8
 8002932:	464b      	mov	r3, r9
 8002934:	9101      	str	r1, [sp, #4]
 8002936:	f001 fed1 	bl	80046dc <__d2b>
 800293a:	f3c5 540a 	ubfx	r4, r5, #20, #11
 800293e:	900a      	str	r0, [sp, #40]	; 0x28
 8002940:	2c00      	cmp	r4, #0
 8002942:	f040 80b5 	bne.w	8002ab0 <_dtoa_r+0x208>
 8002946:	9e1a      	ldr	r6, [sp, #104]	; 0x68
 8002948:	9c1b      	ldr	r4, [sp, #108]	; 0x6c
 800294a:	f46f 6382 	mvn.w	r3, #1040	; 0x410
 800294e:	1934      	adds	r4, r6, r4
 8002950:	429c      	cmp	r4, r3
 8002952:	f2c0 8281 	blt.w	8002e58 <_dtoa_r+0x5b0>
 8002956:	f64f 430e 	movw	r3, #64526	; 0xfc0e
 800295a:	f6cf 73ff 	movt	r3, #65535	; 0xffff
 800295e:	1b1b      	subs	r3, r3, r4
 8002960:	f204 4212 	addw	r2, r4, #1042	; 0x412
 8002964:	fa15 f303 	lsls.w	r3, r5, r3
 8002968:	fa2a f002 	lsr.w	r0, sl, r2
 800296c:	4318      	orrs	r0, r3
 800296e:	f003 f9f5 	bl	8005d5c <__aeabi_ui2d>
 8002972:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 8002976:	980d      	ldr	r0, [sp, #52]	; 0x34
 8002978:	2501      	movs	r5, #1
 800297a:	f1a0 70f8 	sub.w	r0, r0, #32505856	; 0x1f00000
 800297e:	900d      	str	r0, [sp, #52]	; 0x34
 8002980:	3c01      	subs	r4, #1
 8002982:	9516      	str	r5, [sp, #88]	; 0x58
 8002984:	2300      	movs	r3, #0
 8002986:	2200      	movs	r2, #0
 8002988:	f6c3 73f8 	movt	r3, #16376	; 0x3ff8
 800298c:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8002990:	f003 f8a6 	bl	8005ae0 <__aeabi_dsub>
 8002994:	a350      	add	r3, pc, #320	; (adr r3, 8002ad8 <_dtoa_r+0x230>)
 8002996:	e9d3 2300 	ldrd	r2, r3, [r3]
 800299a:	f003 fa55 	bl	8005e48 <__aeabi_dmul>
 800299e:	a350      	add	r3, pc, #320	; (adr r3, 8002ae0 <_dtoa_r+0x238>)
 80029a0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80029a4:	f003 f89e 	bl	8005ae4 <__adddf3>
 80029a8:	4680      	mov	r8, r0
 80029aa:	4620      	mov	r0, r4
 80029ac:	4689      	mov	r9, r1
 80029ae:	f003 f9e5 	bl	8005d7c <__aeabi_i2d>
 80029b2:	a34d      	add	r3, pc, #308	; (adr r3, 8002ae8 <_dtoa_r+0x240>)
 80029b4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80029b8:	f003 fa46 	bl	8005e48 <__aeabi_dmul>
 80029bc:	4602      	mov	r2, r0
 80029be:	460b      	mov	r3, r1
 80029c0:	4640      	mov	r0, r8
 80029c2:	4649      	mov	r1, r9
 80029c4:	f003 f88e 	bl	8005ae4 <__adddf3>
 80029c8:	4680      	mov	r8, r0
 80029ca:	4689      	mov	r9, r1
 80029cc:	f003 fcd6 	bl	800637c <__aeabi_d2iz>
 80029d0:	4649      	mov	r1, r9
 80029d2:	9005      	str	r0, [sp, #20]
 80029d4:	2200      	movs	r2, #0
 80029d6:	4640      	mov	r0, r8
 80029d8:	2300      	movs	r3, #0
 80029da:	f003 fca7 	bl	800632c <__aeabi_dcmplt>
 80029de:	b150      	cbz	r0, 80029f6 <_dtoa_r+0x14e>
 80029e0:	9805      	ldr	r0, [sp, #20]
 80029e2:	f003 f9cb 	bl	8005d7c <__aeabi_i2d>
 80029e6:	4642      	mov	r2, r8
 80029e8:	464b      	mov	r3, r9
 80029ea:	f003 fc95 	bl	8006318 <__aeabi_dcmpeq>
 80029ee:	b910      	cbnz	r0, 80029f6 <_dtoa_r+0x14e>
 80029f0:	9d05      	ldr	r5, [sp, #20]
 80029f2:	3d01      	subs	r5, #1
 80029f4:	9505      	str	r5, [sp, #20]
 80029f6:	9d05      	ldr	r5, [sp, #20]
 80029f8:	2d16      	cmp	r5, #22
 80029fa:	f200 815e 	bhi.w	8002cba <_dtoa_r+0x412>
 80029fe:	4b3e      	ldr	r3, [pc, #248]	; (8002af8 <_dtoa_r+0x250>)
 8002a00:	eb03 03c5 	add.w	r3, r3, r5, lsl #3
 8002a04:	e9d3 0100 	ldrd	r0, r1, [r3]
 8002a08:	4652      	mov	r2, sl
 8002a0a:	465b      	mov	r3, fp
 8002a0c:	f003 fcac 	bl	8006368 <__aeabi_dcmpgt>
 8002a10:	2800      	cmp	r0, #0
 8002a12:	f000 8229 	beq.w	8002e68 <_dtoa_r+0x5c0>
 8002a16:	9d05      	ldr	r5, [sp, #20]
 8002a18:	3d01      	subs	r5, #1
 8002a1a:	9505      	str	r5, [sp, #20]
 8002a1c:	2500      	movs	r5, #0
 8002a1e:	9514      	str	r5, [sp, #80]	; 0x50
 8002a20:	1b34      	subs	r4, r6, r4
 8002a22:	3c01      	subs	r4, #1
 8002a24:	f100 8213 	bmi.w	8002e4e <_dtoa_r+0x5a6>
 8002a28:	2500      	movs	r5, #0
 8002a2a:	940b      	str	r4, [sp, #44]	; 0x2c
 8002a2c:	950f      	str	r5, [sp, #60]	; 0x3c
 8002a2e:	9c05      	ldr	r4, [sp, #20]
 8002a30:	2c00      	cmp	r4, #0
 8002a32:	f2c0 8203 	blt.w	8002e3c <_dtoa_r+0x594>
 8002a36:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
 8002a38:	9413      	str	r4, [sp, #76]	; 0x4c
 8002a3a:	192d      	adds	r5, r5, r4
 8002a3c:	2400      	movs	r4, #0
 8002a3e:	950b      	str	r5, [sp, #44]	; 0x2c
 8002a40:	9410      	str	r4, [sp, #64]	; 0x40
 8002a42:	9d26      	ldr	r5, [sp, #152]	; 0x98
 8002a44:	2d09      	cmp	r5, #9
 8002a46:	d85d      	bhi.n	8002b04 <_dtoa_r+0x25c>
 8002a48:	2401      	movs	r4, #1
 8002a4a:	2d05      	cmp	r5, #5
 8002a4c:	dd02      	ble.n	8002a54 <_dtoa_r+0x1ac>
 8002a4e:	3d04      	subs	r5, #4
 8002a50:	9526      	str	r5, [sp, #152]	; 0x98
 8002a52:	2400      	movs	r4, #0
 8002a54:	9d26      	ldr	r5, [sp, #152]	; 0x98
 8002a56:	1eab      	subs	r3, r5, #2
 8002a58:	2b03      	cmp	r3, #3
 8002a5a:	d855      	bhi.n	8002b08 <_dtoa_r+0x260>
 8002a5c:	e8df f013 	tbh	[pc, r3, lsl #1]
 8002a60:	036d0382 	.word	0x036d0382
 8002a64:	03850246 	.word	0x03850246
 8002a68:	9c28      	ldr	r4, [sp, #160]	; 0xa0
 8002a6a:	f242 730f 	movw	r3, #9999	; 0x270f
 8002a6e:	6023      	str	r3, [r4, #0]
 8002a70:	f1ba 0f00 	cmp.w	sl, #0
 8002a74:	d013      	beq.n	8002a9e <_dtoa_r+0x1f6>
 8002a76:	4d21      	ldr	r5, [pc, #132]	; (8002afc <_dtoa_r+0x254>)
 8002a78:	9c2a      	ldr	r4, [sp, #168]	; 0xa8
 8002a7a:	2c00      	cmp	r4, #0
 8002a7c:	f43f af4c 	beq.w	8002918 <_dtoa_r+0x70>
 8002a80:	78eb      	ldrb	r3, [r5, #3]
 8002a82:	2b00      	cmp	r3, #0
 8002a84:	f000 8117 	beq.w	8002cb6 <_dtoa_r+0x40e>
 8002a88:	f105 0308 	add.w	r3, r5, #8
 8002a8c:	9c2a      	ldr	r4, [sp, #168]	; 0xa8
 8002a8e:	6023      	str	r3, [r4, #0]
 8002a90:	e742      	b.n	8002918 <_dtoa_r+0x70>
 8002a92:	f025 4500 	bic.w	r5, r5, #2147483648	; 0x80000000
 8002a96:	2301      	movs	r3, #1
 8002a98:	6023      	str	r3, [r4, #0]
 8002a9a:	46ab      	mov	fp, r5
 8002a9c:	e71c      	b.n	80028d8 <_dtoa_r+0x30>
 8002a9e:	4b17      	ldr	r3, [pc, #92]	; (8002afc <_dtoa_r+0x254>)
 8002aa0:	4a17      	ldr	r2, [pc, #92]	; (8002b00 <_dtoa_r+0x258>)
 8002aa2:	f3c5 0513 	ubfx	r5, r5, #0, #20
 8002aa6:	2d00      	cmp	r5, #0
 8002aa8:	bf0c      	ite	eq
 8002aaa:	4615      	moveq	r5, r2
 8002aac:	461d      	movne	r5, r3
 8002aae:	e7e3      	b.n	8002a78 <_dtoa_r+0x1d0>
 8002ab0:	4649      	mov	r1, r9
 8002ab2:	4640      	mov	r0, r8
 8002ab4:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 8002ab8:	990d      	ldr	r1, [sp, #52]	; 0x34
 8002aba:	9e1a      	ldr	r6, [sp, #104]	; 0x68
 8002abc:	f021 437f 	bic.w	r3, r1, #4278190080	; 0xff000000
 8002ac0:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 8002ac4:	f043 537f 	orr.w	r3, r3, #1069547520	; 0x3fc00000
 8002ac8:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 8002acc:	2500      	movs	r5, #0
 8002ace:	930d      	str	r3, [sp, #52]	; 0x34
 8002ad0:	f2a4 34ff 	subw	r4, r4, #1023	; 0x3ff
 8002ad4:	9516      	str	r5, [sp, #88]	; 0x58
 8002ad6:	e755      	b.n	8002984 <_dtoa_r+0xdc>
 8002ad8:	636f4361 	.word	0x636f4361
 8002adc:	3fd287a7 	.word	0x3fd287a7
 8002ae0:	8b60c8b3 	.word	0x8b60c8b3
 8002ae4:	3fc68a28 	.word	0x3fc68a28
 8002ae8:	509f79fb 	.word	0x509f79fb
 8002aec:	3fd34413 	.word	0x3fd34413
 8002af0:	0800672c 	.word	0x0800672c
 8002af4:	0800672d 	.word	0x0800672d
 8002af8:	08006588 	.word	0x08006588
 8002afc:	0800673c 	.word	0x0800673c
 8002b00:	08006730 	.word	0x08006730
 8002b04:	2400      	movs	r4, #0
 8002b06:	9426      	str	r4, [sp, #152]	; 0x98
 8002b08:	2400      	movs	r4, #0
 8002b0a:	647c      	str	r4, [r7, #68]	; 0x44
 8002b0c:	4638      	mov	r0, r7
 8002b0e:	4621      	mov	r1, r4
 8002b10:	f001 fa88 	bl	8004024 <_Balloc>
 8002b14:	f04f 35ff 	mov.w	r5, #4294967295	; 0xffffffff
 8002b18:	950e      	str	r5, [sp, #56]	; 0x38
 8002b1a:	2501      	movs	r5, #1
 8002b1c:	9512      	str	r5, [sp, #72]	; 0x48
 8002b1e:	f04f 35ff 	mov.w	r5, #4294967295	; 0xffffffff
 8002b22:	9009      	str	r0, [sp, #36]	; 0x24
 8002b24:	6438      	str	r0, [r7, #64]	; 0x40
 8002b26:	9515      	str	r5, [sp, #84]	; 0x54
 8002b28:	9427      	str	r4, [sp, #156]	; 0x9c
 8002b2a:	9c05      	ldr	r4, [sp, #20]
 8002b2c:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8002b2e:	2c0e      	cmp	r4, #14
 8002b30:	bfcc      	ite	gt
 8002b32:	2500      	movgt	r5, #0
 8002b34:	2501      	movle	r5, #1
 8002b36:	2b00      	cmp	r3, #0
 8002b38:	bfb8      	it	lt
 8002b3a:	2500      	movlt	r5, #0
 8002b3c:	2d00      	cmp	r5, #0
 8002b3e:	f000 80c1 	beq.w	8002cc4 <_dtoa_r+0x41c>
 8002b42:	9c27      	ldr	r4, [sp, #156]	; 0x9c
 8002b44:	4b5e      	ldr	r3, [pc, #376]	; (8002cc0 <_dtoa_r+0x418>)
 8002b46:	0fe5      	lsrs	r5, r4, #31
 8002b48:	9c05      	ldr	r4, [sp, #20]
 8002b4a:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8002b4e:	e9d3 0100 	ldrd	r0, r1, [r3]
 8002b52:	9c0e      	ldr	r4, [sp, #56]	; 0x38
 8002b54:	2c00      	cmp	r4, #0
 8002b56:	bfcc      	ite	gt
 8002b58:	2500      	movgt	r5, #0
 8002b5a:	f005 0501 	andle.w	r5, r5, #1
 8002b5e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8002b62:	2d00      	cmp	r5, #0
 8002b64:	f040 81a8 	bne.w	8002eb8 <_dtoa_r+0x610>
 8002b68:	4602      	mov	r2, r0
 8002b6a:	460b      	mov	r3, r1
 8002b6c:	4650      	mov	r0, sl
 8002b6e:	4659      	mov	r1, fp
 8002b70:	f003 fa94 	bl	800609c <__aeabi_ddiv>
 8002b74:	f003 fc02 	bl	800637c <__aeabi_d2iz>
 8002b78:	4606      	mov	r6, r0
 8002b7a:	f003 f8ff 	bl	8005d7c <__aeabi_i2d>
 8002b7e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8002b82:	f003 f961 	bl	8005e48 <__aeabi_dmul>
 8002b86:	9c09      	ldr	r4, [sp, #36]	; 0x24
 8002b88:	460b      	mov	r3, r1
 8002b8a:	4602      	mov	r2, r0
 8002b8c:	4659      	mov	r1, fp
 8002b8e:	4650      	mov	r0, sl
 8002b90:	f002 ffa6 	bl	8005ae0 <__aeabi_dsub>
 8002b94:	f106 0330 	add.w	r3, r6, #48	; 0x30
 8002b98:	f804 3b01 	strb.w	r3, [r4], #1
 8002b9c:	9411      	str	r4, [sp, #68]	; 0x44
 8002b9e:	46a0      	mov	r8, r4
 8002ba0:	9c0e      	ldr	r4, [sp, #56]	; 0x38
 8002ba2:	2c01      	cmp	r4, #1
 8002ba4:	4682      	mov	sl, r0
 8002ba6:	468b      	mov	fp, r1
 8002ba8:	d04c      	beq.n	8002c44 <_dtoa_r+0x39c>
 8002baa:	2300      	movs	r3, #0
 8002bac:	2200      	movs	r2, #0
 8002bae:	f2c4 0324 	movt	r3, #16420	; 0x4024
 8002bb2:	f003 f949 	bl	8005e48 <__aeabi_dmul>
 8002bb6:	2200      	movs	r2, #0
 8002bb8:	2300      	movs	r3, #0
 8002bba:	4682      	mov	sl, r0
 8002bbc:	468b      	mov	fp, r1
 8002bbe:	2401      	movs	r4, #1
 8002bc0:	f003 fbaa 	bl	8006318 <__aeabi_dcmpeq>
 8002bc4:	b100      	cbz	r0, 8002bc8 <_dtoa_r+0x320>
 8002bc6:	462c      	mov	r4, r5
 8002bc8:	f014 0fff 	tst.w	r4, #255	; 0xff
 8002bcc:	f000 8575 	beq.w	80036ba <_dtoa_r+0xe12>
 8002bd0:	9c09      	ldr	r4, [sp, #36]	; 0x24
 8002bd2:	980e      	ldr	r0, [sp, #56]	; 0x38
 8002bd4:	1ca5      	adds	r5, r4, #2
 8002bd6:	eb04 0900 	add.w	r9, r4, r0
 8002bda:	e00d      	b.n	8002bf8 <_dtoa_r+0x350>
 8002bdc:	f003 f934 	bl	8005e48 <__aeabi_dmul>
 8002be0:	2200      	movs	r2, #0
 8002be2:	2300      	movs	r3, #0
 8002be4:	4682      	mov	sl, r0
 8002be6:	468b      	mov	fp, r1
 8002be8:	f003 fb96 	bl	8006318 <__aeabi_dcmpeq>
 8002bec:	b100      	cbz	r0, 8002bf0 <_dtoa_r+0x348>
 8002bee:	2400      	movs	r4, #0
 8002bf0:	f014 0fff 	tst.w	r4, #255	; 0xff
 8002bf4:	f000 8423 	beq.w	800343e <_dtoa_r+0xb96>
 8002bf8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8002bfc:	4650      	mov	r0, sl
 8002bfe:	4659      	mov	r1, fp
 8002c00:	f003 fa4c 	bl	800609c <__aeabi_ddiv>
 8002c04:	f003 fbba 	bl	800637c <__aeabi_d2iz>
 8002c08:	4606      	mov	r6, r0
 8002c0a:	f003 f8b7 	bl	8005d7c <__aeabi_i2d>
 8002c0e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8002c12:	f003 f919 	bl	8005e48 <__aeabi_dmul>
 8002c16:	4602      	mov	r2, r0
 8002c18:	460b      	mov	r3, r1
 8002c1a:	4650      	mov	r0, sl
 8002c1c:	4659      	mov	r1, fp
 8002c1e:	f002 ff5f 	bl	8005ae0 <__aeabi_dsub>
 8002c22:	f106 0430 	add.w	r4, r6, #48	; 0x30
 8002c26:	2300      	movs	r3, #0
 8002c28:	2200      	movs	r2, #0
 8002c2a:	454d      	cmp	r5, r9
 8002c2c:	f805 4c01 	strb.w	r4, [r5, #-1]
 8002c30:	46a8      	mov	r8, r5
 8002c32:	4682      	mov	sl, r0
 8002c34:	468b      	mov	fp, r1
 8002c36:	f2c4 0324 	movt	r3, #16420	; 0x4024
 8002c3a:	f04f 0401 	mov.w	r4, #1
 8002c3e:	f105 0501 	add.w	r5, r5, #1
 8002c42:	d1cb      	bne.n	8002bdc <_dtoa_r+0x334>
 8002c44:	4652      	mov	r2, sl
 8002c46:	465b      	mov	r3, fp
 8002c48:	4650      	mov	r0, sl
 8002c4a:	4659      	mov	r1, fp
 8002c4c:	f002 ff4a 	bl	8005ae4 <__adddf3>
 8002c50:	4604      	mov	r4, r0
 8002c52:	460d      	mov	r5, r1
 8002c54:	4622      	mov	r2, r4
 8002c56:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8002c5a:	462b      	mov	r3, r5
 8002c5c:	f003 fb66 	bl	800632c <__aeabi_dcmplt>
 8002c60:	b958      	cbnz	r0, 8002c7a <_dtoa_r+0x3d2>
 8002c62:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8002c66:	4622      	mov	r2, r4
 8002c68:	462b      	mov	r3, r5
 8002c6a:	f003 fb55 	bl	8006318 <__aeabi_dcmpeq>
 8002c6e:	2800      	cmp	r0, #0
 8002c70:	f000 83e5 	beq.w	800343e <_dtoa_r+0xb96>
 8002c74:	07f3      	lsls	r3, r6, #31
 8002c76:	f140 83e2 	bpl.w	800343e <_dtoa_r+0xb96>
 8002c7a:	9c05      	ldr	r4, [sp, #20]
 8002c7c:	f818 6c01 	ldrb.w	r6, [r8, #-1]
 8002c80:	9d09      	ldr	r5, [sp, #36]	; 0x24
 8002c82:	9417      	str	r4, [sp, #92]	; 0x5c
 8002c84:	9a11      	ldr	r2, [sp, #68]	; 0x44
 8002c86:	e003      	b.n	8002c90 <_dtoa_r+0x3e8>
 8002c88:	f818 6c02 	ldrb.w	r6, [r8, #-2]
 8002c8c:	f108 38ff 	add.w	r8, r8, #4294967295	; 0xffffffff
 8002c90:	2e39      	cmp	r6, #57	; 0x39
 8002c92:	4643      	mov	r3, r8
 8002c94:	f040 8489 	bne.w	80035aa <_dtoa_r+0xd02>
 8002c98:	4590      	cmp	r8, r2
 8002c9a:	d1f5      	bne.n	8002c88 <_dtoa_r+0x3e0>
 8002c9c:	9c17      	ldr	r4, [sp, #92]	; 0x5c
 8002c9e:	9309      	str	r3, [sp, #36]	; 0x24
 8002ca0:	3401      	adds	r4, #1
 8002ca2:	9405      	str	r4, [sp, #20]
 8002ca4:	9c11      	ldr	r4, [sp, #68]	; 0x44
 8002ca6:	2330      	movs	r3, #48	; 0x30
 8002ca8:	f804 3c01 	strb.w	r3, [r4, #-1]
 8002cac:	2231      	movs	r2, #49	; 0x31
 8002cae:	4623      	mov	r3, r4
 8002cb0:	f803 2c01 	strb.w	r2, [r3, #-1]
 8002cb4:	e0b0      	b.n	8002e18 <_dtoa_r+0x570>
 8002cb6:	1ceb      	adds	r3, r5, #3
 8002cb8:	e6e8      	b.n	8002a8c <_dtoa_r+0x1e4>
 8002cba:	2501      	movs	r5, #1
 8002cbc:	9514      	str	r5, [sp, #80]	; 0x50
 8002cbe:	e6af      	b.n	8002a20 <_dtoa_r+0x178>
 8002cc0:	08006588 	.word	0x08006588
 8002cc4:	9c12      	ldr	r4, [sp, #72]	; 0x48
 8002cc6:	2c00      	cmp	r4, #0
 8002cc8:	f040 80d1 	bne.w	8002e6e <_dtoa_r+0x5c6>
 8002ccc:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8002cce:	9d10      	ldr	r5, [sp, #64]	; 0x40
 8002cd0:	9c0f      	ldr	r4, [sp, #60]	; 0x3c
 8002cd2:	9306      	str	r3, [sp, #24]
 8002cd4:	980b      	ldr	r0, [sp, #44]	; 0x2c
 8002cd6:	2800      	cmp	r0, #0
 8002cd8:	bfc8      	it	gt
 8002cda:	2c00      	cmpgt	r4, #0
 8002cdc:	dd09      	ble.n	8002cf2 <_dtoa_r+0x44a>
 8002cde:	4603      	mov	r3, r0
 8002ce0:	990f      	ldr	r1, [sp, #60]	; 0x3c
 8002ce2:	42a3      	cmp	r3, r4
 8002ce4:	bfa8      	it	ge
 8002ce6:	4623      	movge	r3, r4
 8002ce8:	1ac9      	subs	r1, r1, r3
 8002cea:	1ac0      	subs	r0, r0, r3
 8002cec:	910f      	str	r1, [sp, #60]	; 0x3c
 8002cee:	1ae4      	subs	r4, r4, r3
 8002cf0:	900b      	str	r0, [sp, #44]	; 0x2c
 8002cf2:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8002cf4:	2a00      	cmp	r2, #0
 8002cf6:	dd1a      	ble.n	8002d2e <_dtoa_r+0x486>
 8002cf8:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8002cfa:	2b00      	cmp	r3, #0
 8002cfc:	f000 841d 	beq.w	800353a <_dtoa_r+0xc92>
 8002d00:	2d00      	cmp	r5, #0
 8002d02:	dd10      	ble.n	8002d26 <_dtoa_r+0x47e>
 8002d04:	9906      	ldr	r1, [sp, #24]
 8002d06:	462a      	mov	r2, r5
 8002d08:	4638      	mov	r0, r7
 8002d0a:	f001 fb39 	bl	8004380 <__pow5mult>
 8002d0e:	9006      	str	r0, [sp, #24]
 8002d10:	9906      	ldr	r1, [sp, #24]
 8002d12:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8002d14:	4638      	mov	r0, r7
 8002d16:	f001 fa9b 	bl	8004250 <__multiply>
 8002d1a:	990a      	ldr	r1, [sp, #40]	; 0x28
 8002d1c:	4606      	mov	r6, r0
 8002d1e:	4638      	mov	r0, r7
 8002d20:	f001 f9a6 	bl	8004070 <_Bfree>
 8002d24:	960a      	str	r6, [sp, #40]	; 0x28
 8002d26:	9810      	ldr	r0, [sp, #64]	; 0x40
 8002d28:	1b42      	subs	r2, r0, r5
 8002d2a:	f040 8429 	bne.w	8003580 <_dtoa_r+0xcd8>
 8002d2e:	2101      	movs	r1, #1
 8002d30:	4638      	mov	r0, r7
 8002d32:	f001 fa83 	bl	800423c <__i2b>
 8002d36:	9d13      	ldr	r5, [sp, #76]	; 0x4c
 8002d38:	2d00      	cmp	r5, #0
 8002d3a:	4606      	mov	r6, r0
 8002d3c:	dd05      	ble.n	8002d4a <_dtoa_r+0x4a2>
 8002d3e:	4631      	mov	r1, r6
 8002d40:	4638      	mov	r0, r7
 8002d42:	462a      	mov	r2, r5
 8002d44:	f001 fb1c 	bl	8004380 <__pow5mult>
 8002d48:	4606      	mov	r6, r0
 8002d4a:	9d26      	ldr	r5, [sp, #152]	; 0x98
 8002d4c:	2d01      	cmp	r5, #1
 8002d4e:	f340 820f 	ble.w	8003170 <_dtoa_r+0x8c8>
 8002d52:	2500      	movs	r5, #0
 8002d54:	9813      	ldr	r0, [sp, #76]	; 0x4c
 8002d56:	2301      	movs	r3, #1
 8002d58:	2800      	cmp	r0, #0
 8002d5a:	f040 838c 	bne.w	8003476 <_dtoa_r+0xbce>
 8002d5e:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8002d60:	185b      	adds	r3, r3, r1
 8002d62:	f013 031f 	ands.w	r3, r3, #31
 8002d66:	f000 82cb 	beq.w	8003300 <_dtoa_r+0xa58>
 8002d6a:	f1c3 0220 	rsb	r2, r3, #32
 8002d6e:	2a04      	cmp	r2, #4
 8002d70:	f340 84bf 	ble.w	80036f2 <_dtoa_r+0xe4a>
 8002d74:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8002d76:	f1c3 031c 	rsb	r3, r3, #28
 8002d7a:	18d2      	adds	r2, r2, r3
 8002d7c:	18c9      	adds	r1, r1, r3
 8002d7e:	920f      	str	r2, [sp, #60]	; 0x3c
 8002d80:	18e4      	adds	r4, r4, r3
 8002d82:	910b      	str	r1, [sp, #44]	; 0x2c
 8002d84:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8002d86:	2a00      	cmp	r2, #0
 8002d88:	dd04      	ble.n	8002d94 <_dtoa_r+0x4ec>
 8002d8a:	4638      	mov	r0, r7
 8002d8c:	990a      	ldr	r1, [sp, #40]	; 0x28
 8002d8e:	f001 fb43 	bl	8004418 <__lshift>
 8002d92:	900a      	str	r0, [sp, #40]	; 0x28
 8002d94:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8002d96:	2b00      	cmp	r3, #0
 8002d98:	dd05      	ble.n	8002da6 <_dtoa_r+0x4fe>
 8002d9a:	4631      	mov	r1, r6
 8002d9c:	4638      	mov	r0, r7
 8002d9e:	461a      	mov	r2, r3
 8002da0:	f001 fb3a 	bl	8004418 <__lshift>
 8002da4:	4606      	mov	r6, r0
 8002da6:	9814      	ldr	r0, [sp, #80]	; 0x50
 8002da8:	2800      	cmp	r0, #0
 8002daa:	f040 834c 	bne.w	8003446 <_dtoa_r+0xb9e>
 8002dae:	990e      	ldr	r1, [sp, #56]	; 0x38
 8002db0:	9a26      	ldr	r2, [sp, #152]	; 0x98
 8002db2:	2900      	cmp	r1, #0
 8002db4:	bfcc      	ite	gt
 8002db6:	2300      	movgt	r3, #0
 8002db8:	2301      	movle	r3, #1
 8002dba:	2a02      	cmp	r2, #2
 8002dbc:	bfd8      	it	le
 8002dbe:	2300      	movle	r3, #0
 8002dc0:	2b00      	cmp	r3, #0
 8002dc2:	f000 8226 	beq.w	8003212 <_dtoa_r+0x96a>
 8002dc6:	2900      	cmp	r1, #0
 8002dc8:	f040 808a 	bne.w	8002ee0 <_dtoa_r+0x638>
 8002dcc:	4631      	mov	r1, r6
 8002dce:	2205      	movs	r2, #5
 8002dd0:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8002dd2:	4638      	mov	r0, r7
 8002dd4:	f001 f956 	bl	8004084 <__multadd>
 8002dd8:	4606      	mov	r6, r0
 8002dda:	4631      	mov	r1, r6
 8002ddc:	980a      	ldr	r0, [sp, #40]	; 0x28
 8002dde:	f001 fb7b 	bl	80044d8 <__mcmp>
 8002de2:	2800      	cmp	r0, #0
 8002de4:	dd7c      	ble.n	8002ee0 <_dtoa_r+0x638>
 8002de6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8002de8:	9c05      	ldr	r4, [sp, #20]
 8002dea:	9d09      	ldr	r5, [sp, #36]	; 0x24
 8002dec:	2231      	movs	r2, #49	; 0x31
 8002dee:	f803 2b01 	strb.w	r2, [r3], #1
 8002df2:	3401      	adds	r4, #1
 8002df4:	9405      	str	r4, [sp, #20]
 8002df6:	9309      	str	r3, [sp, #36]	; 0x24
 8002df8:	2400      	movs	r4, #0
 8002dfa:	4638      	mov	r0, r7
 8002dfc:	4631      	mov	r1, r6
 8002dfe:	f001 f937 	bl	8004070 <_Bfree>
 8002e02:	9806      	ldr	r0, [sp, #24]
 8002e04:	b140      	cbz	r0, 8002e18 <_dtoa_r+0x570>
 8002e06:	4284      	cmp	r4, r0
 8002e08:	bf18      	it	ne
 8002e0a:	2c00      	cmpne	r4, #0
 8002e0c:	f040 8273 	bne.w	80032f6 <_dtoa_r+0xa4e>
 8002e10:	4638      	mov	r0, r7
 8002e12:	9906      	ldr	r1, [sp, #24]
 8002e14:	f001 f92c 	bl	8004070 <_Bfree>
 8002e18:	4638      	mov	r0, r7
 8002e1a:	990a      	ldr	r1, [sp, #40]	; 0x28
 8002e1c:	f001 f928 	bl	8004070 <_Bfree>
 8002e20:	9c05      	ldr	r4, [sp, #20]
 8002e22:	1c63      	adds	r3, r4, #1
 8002e24:	9c09      	ldr	r4, [sp, #36]	; 0x24
 8002e26:	2200      	movs	r2, #0
 8002e28:	7022      	strb	r2, [r4, #0]
 8002e2a:	9c28      	ldr	r4, [sp, #160]	; 0xa0
 8002e2c:	6023      	str	r3, [r4, #0]
 8002e2e:	9c2a      	ldr	r4, [sp, #168]	; 0xa8
 8002e30:	2c00      	cmp	r4, #0
 8002e32:	f43f ad71 	beq.w	8002918 <_dtoa_r+0x70>
 8002e36:	9809      	ldr	r0, [sp, #36]	; 0x24
 8002e38:	6020      	str	r0, [r4, #0]
 8002e3a:	e56d      	b.n	8002918 <_dtoa_r+0x70>
 8002e3c:	9c05      	ldr	r4, [sp, #20]
 8002e3e:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 8002e40:	1b2d      	subs	r5, r5, r4
 8002e42:	950f      	str	r5, [sp, #60]	; 0x3c
 8002e44:	4265      	negs	r5, r4
 8002e46:	2400      	movs	r4, #0
 8002e48:	9510      	str	r5, [sp, #64]	; 0x40
 8002e4a:	9413      	str	r4, [sp, #76]	; 0x4c
 8002e4c:	e5f9      	b.n	8002a42 <_dtoa_r+0x19a>
 8002e4e:	4264      	negs	r4, r4
 8002e50:	940f      	str	r4, [sp, #60]	; 0x3c
 8002e52:	2400      	movs	r4, #0
 8002e54:	940b      	str	r4, [sp, #44]	; 0x2c
 8002e56:	e5ea      	b.n	8002a2e <_dtoa_r+0x186>
 8002e58:	f64f 30ee 	movw	r0, #64494	; 0xfbee
 8002e5c:	f6cf 70ff 	movt	r0, #65535	; 0xffff
 8002e60:	1b00      	subs	r0, r0, r4
 8002e62:	fa0a f000 	lsl.w	r0, sl, r0
 8002e66:	e582      	b.n	800296e <_dtoa_r+0xc6>
 8002e68:	2500      	movs	r5, #0
 8002e6a:	9514      	str	r5, [sp, #80]	; 0x50
 8002e6c:	e5d8      	b.n	8002a20 <_dtoa_r+0x178>
 8002e6e:	9c26      	ldr	r4, [sp, #152]	; 0x98
 8002e70:	2c01      	cmp	r4, #1
 8002e72:	f340 838f 	ble.w	8003594 <_dtoa_r+0xcec>
 8002e76:	9c0e      	ldr	r4, [sp, #56]	; 0x38
 8002e78:	1e62      	subs	r2, r4, #1
 8002e7a:	9c10      	ldr	r4, [sp, #64]	; 0x40
 8002e7c:	4294      	cmp	r4, r2
 8002e7e:	bfbf      	itttt	lt
 8002e80:	9c10      	ldrlt	r4, [sp, #64]	; 0x40
 8002e82:	9210      	strlt	r2, [sp, #64]	; 0x40
 8002e84:	ebc4 0302 	rsblt	r3, r4, r2
 8002e88:	9c13      	ldrlt	r4, [sp, #76]	; 0x4c
 8002e8a:	bfb6      	itet	lt
 8002e8c:	18e4      	addlt	r4, r4, r3
 8002e8e:	ebc2 0504 	rsbge	r5, r2, r4
 8002e92:	9413      	strlt	r4, [sp, #76]	; 0x4c
 8002e94:	9c0e      	ldr	r4, [sp, #56]	; 0x38
 8002e96:	2c00      	cmp	r4, #0
 8002e98:	f2c0 838f 	blt.w	80035ba <_dtoa_r+0xd12>
 8002e9c:	9c0f      	ldr	r4, [sp, #60]	; 0x3c
 8002e9e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8002ea0:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8002ea2:	18d2      	adds	r2, r2, r3
 8002ea4:	920f      	str	r2, [sp, #60]	; 0x3c
 8002ea6:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8002ea8:	4638      	mov	r0, r7
 8002eaa:	18d2      	adds	r2, r2, r3
 8002eac:	2101      	movs	r1, #1
 8002eae:	920b      	str	r2, [sp, #44]	; 0x2c
 8002eb0:	f001 f9c4 	bl	800423c <__i2b>
 8002eb4:	9006      	str	r0, [sp, #24]
 8002eb6:	e70d      	b.n	8002cd4 <_dtoa_r+0x42c>
 8002eb8:	9d0e      	ldr	r5, [sp, #56]	; 0x38
 8002eba:	2d00      	cmp	r5, #0
 8002ebc:	f040 8367 	bne.w	800358e <_dtoa_r+0xce6>
 8002ec0:	2300      	movs	r3, #0
 8002ec2:	2200      	movs	r2, #0
 8002ec4:	f2c4 0314 	movt	r3, #16404	; 0x4014
 8002ec8:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8002ecc:	f002 ffbc 	bl	8005e48 <__aeabi_dmul>
 8002ed0:	4652      	mov	r2, sl
 8002ed2:	465b      	mov	r3, fp
 8002ed4:	f003 fa3e 	bl	8006354 <__aeabi_dcmpge>
 8002ed8:	9e0e      	ldr	r6, [sp, #56]	; 0x38
 8002eda:	9606      	str	r6, [sp, #24]
 8002edc:	2800      	cmp	r0, #0
 8002ede:	d082      	beq.n	8002de6 <_dtoa_r+0x53e>
 8002ee0:	9c27      	ldr	r4, [sp, #156]	; 0x9c
 8002ee2:	9d09      	ldr	r5, [sp, #36]	; 0x24
 8002ee4:	43e4      	mvns	r4, r4
 8002ee6:	9405      	str	r4, [sp, #20]
 8002ee8:	2400      	movs	r4, #0
 8002eea:	e786      	b.n	8002dfa <_dtoa_r+0x552>
 8002eec:	2501      	movs	r5, #1
 8002eee:	9512      	str	r5, [sp, #72]	; 0x48
 8002ef0:	9d27      	ldr	r5, [sp, #156]	; 0x9c
 8002ef2:	2d00      	cmp	r5, #0
 8002ef4:	f340 82d3 	ble.w	800349e <_dtoa_r+0xbf6>
 8002ef8:	46a9      	mov	r9, r5
 8002efa:	2d0e      	cmp	r5, #14
 8002efc:	bf8c      	ite	hi
 8002efe:	2400      	movhi	r4, #0
 8002f00:	f004 0401 	andls.w	r4, r4, #1
 8002f04:	9515      	str	r5, [sp, #84]	; 0x54
 8002f06:	950e      	str	r5, [sp, #56]	; 0x38
 8002f08:	2100      	movs	r1, #0
 8002f0a:	f1b9 0f17 	cmp.w	r9, #23
 8002f0e:	6479      	str	r1, [r7, #68]	; 0x44
 8002f10:	d909      	bls.n	8002f26 <_dtoa_r+0x67e>
 8002f12:	2201      	movs	r2, #1
 8002f14:	2304      	movs	r3, #4
 8002f16:	005b      	lsls	r3, r3, #1
 8002f18:	f103 0014 	add.w	r0, r3, #20
 8002f1c:	4611      	mov	r1, r2
 8002f1e:	3201      	adds	r2, #1
 8002f20:	4548      	cmp	r0, r9
 8002f22:	d9f8      	bls.n	8002f16 <_dtoa_r+0x66e>
 8002f24:	6479      	str	r1, [r7, #68]	; 0x44
 8002f26:	4638      	mov	r0, r7
 8002f28:	f001 f87c 	bl	8004024 <_Balloc>
 8002f2c:	9009      	str	r0, [sp, #36]	; 0x24
 8002f2e:	6438      	str	r0, [r7, #64]	; 0x40
 8002f30:	2c00      	cmp	r4, #0
 8002f32:	f43f adfa 	beq.w	8002b2a <_dtoa_r+0x282>
 8002f36:	9c05      	ldr	r4, [sp, #20]
 8002f38:	4652      	mov	r2, sl
 8002f3a:	465b      	mov	r3, fp
 8002f3c:	2c00      	cmp	r4, #0
 8002f3e:	e9cd 230c 	strd	r2, r3, [sp, #48]	; 0x30
 8002f42:	f340 81f8 	ble.w	8003336 <_dtoa_r+0xa8e>
 8002f46:	4b97      	ldr	r3, [pc, #604]	; (80031a4 <_dtoa_r+0x8fc>)
 8002f48:	f004 020f 	and.w	r2, r4, #15
 8002f4c:	1124      	asrs	r4, r4, #4
 8002f4e:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8002f52:	2602      	movs	r6, #2
 8002f54:	06e2      	lsls	r2, r4, #27
 8002f56:	e9d3 8900 	ldrd	r8, r9, [r3]
 8002f5a:	d50b      	bpl.n	8002f74 <_dtoa_r+0x6cc>
 8002f5c:	4b92      	ldr	r3, [pc, #584]	; (80031a8 <_dtoa_r+0x900>)
 8002f5e:	4650      	mov	r0, sl
 8002f60:	4659      	mov	r1, fp
 8002f62:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8002f66:	f003 f899 	bl	800609c <__aeabi_ddiv>
 8002f6a:	f004 040f 	and.w	r4, r4, #15
 8002f6e:	4682      	mov	sl, r0
 8002f70:	468b      	mov	fp, r1
 8002f72:	2603      	movs	r6, #3
 8002f74:	b174      	cbz	r4, 8002f94 <_dtoa_r+0x6ec>
 8002f76:	4d8c      	ldr	r5, [pc, #560]	; (80031a8 <_dtoa_r+0x900>)
 8002f78:	4640      	mov	r0, r8
 8002f7a:	4649      	mov	r1, r9
 8002f7c:	07e3      	lsls	r3, r4, #31
 8002f7e:	d504      	bpl.n	8002f8a <_dtoa_r+0x6e2>
 8002f80:	e9d5 2300 	ldrd	r2, r3, [r5]
 8002f84:	f002 ff60 	bl	8005e48 <__aeabi_dmul>
 8002f88:	3601      	adds	r6, #1
 8002f8a:	3508      	adds	r5, #8
 8002f8c:	1064      	asrs	r4, r4, #1
 8002f8e:	d1f5      	bne.n	8002f7c <_dtoa_r+0x6d4>
 8002f90:	4680      	mov	r8, r0
 8002f92:	4689      	mov	r9, r1
 8002f94:	4650      	mov	r0, sl
 8002f96:	4659      	mov	r1, fp
 8002f98:	4642      	mov	r2, r8
 8002f9a:	464b      	mov	r3, r9
 8002f9c:	f003 f87e 	bl	800609c <__aeabi_ddiv>
 8002fa0:	4682      	mov	sl, r0
 8002fa2:	468b      	mov	fp, r1
 8002fa4:	9c14      	ldr	r4, [sp, #80]	; 0x50
 8002fa6:	2c00      	cmp	r4, #0
 8002fa8:	f000 8100 	beq.w	80031ac <_dtoa_r+0x904>
 8002fac:	2300      	movs	r3, #0
 8002fae:	4650      	mov	r0, sl
 8002fb0:	4659      	mov	r1, fp
 8002fb2:	2200      	movs	r2, #0
 8002fb4:	f6c3 73f0 	movt	r3, #16368	; 0x3ff0
 8002fb8:	2401      	movs	r4, #1
 8002fba:	f003 f9b7 	bl	800632c <__aeabi_dcmplt>
 8002fbe:	b900      	cbnz	r0, 8002fc2 <_dtoa_r+0x71a>
 8002fc0:	2400      	movs	r4, #0
 8002fc2:	9d0e      	ldr	r5, [sp, #56]	; 0x38
 8002fc4:	2d00      	cmp	r5, #0
 8002fc6:	bfd4      	ite	le
 8002fc8:	2400      	movle	r4, #0
 8002fca:	f004 0401 	andgt.w	r4, r4, #1
 8002fce:	2c00      	cmp	r4, #0
 8002fd0:	f000 80ec 	beq.w	80031ac <_dtoa_r+0x904>
 8002fd4:	9c15      	ldr	r4, [sp, #84]	; 0x54
 8002fd6:	2c00      	cmp	r4, #0
 8002fd8:	f340 819b 	ble.w	8003312 <_dtoa_r+0xa6a>
 8002fdc:	2300      	movs	r3, #0
 8002fde:	2200      	movs	r2, #0
 8002fe0:	f2c4 0324 	movt	r3, #16420	; 0x4024
 8002fe4:	4650      	mov	r0, sl
 8002fe6:	4659      	mov	r1, fp
 8002fe8:	f002 ff2e 	bl	8005e48 <__aeabi_dmul>
 8002fec:	4682      	mov	sl, r0
 8002fee:	1c70      	adds	r0, r6, #1
 8002ff0:	468b      	mov	fp, r1
 8002ff2:	f002 fec3 	bl	8005d7c <__aeabi_i2d>
 8002ff6:	4602      	mov	r2, r0
 8002ff8:	460b      	mov	r3, r1
 8002ffa:	4650      	mov	r0, sl
 8002ffc:	4659      	mov	r1, fp
 8002ffe:	f002 ff23 	bl	8005e48 <__aeabi_dmul>
 8003002:	2300      	movs	r3, #0
 8003004:	2200      	movs	r2, #0
 8003006:	f2c4 031c 	movt	r3, #16412	; 0x401c
 800300a:	f002 fd6b 	bl	8005ae4 <__adddf3>
 800300e:	9d05      	ldr	r5, [sp, #20]
 8003010:	3d01      	subs	r5, #1
 8003012:	9517      	str	r5, [sp, #92]	; 0x5c
 8003014:	9d15      	ldr	r5, [sp, #84]	; 0x54
 8003016:	4680      	mov	r8, r0
 8003018:	f1a1 7950 	sub.w	r9, r1, #54525952	; 0x3400000
 800301c:	9c12      	ldr	r4, [sp, #72]	; 0x48
 800301e:	2c00      	cmp	r4, #0
 8003020:	f000 81b0 	beq.w	8003384 <_dtoa_r+0xadc>
 8003024:	4b5f      	ldr	r3, [pc, #380]	; (80031a4 <_dtoa_r+0x8fc>)
 8003026:	2100      	movs	r1, #0
 8003028:	eb03 03c5 	add.w	r3, r3, r5, lsl #3
 800302c:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8003030:	2000      	movs	r0, #0
 8003032:	f6c3 71e0 	movt	r1, #16352	; 0x3fe0
 8003036:	f003 f831 	bl	800609c <__aeabi_ddiv>
 800303a:	4642      	mov	r2, r8
 800303c:	464b      	mov	r3, r9
 800303e:	f002 fd4f 	bl	8005ae0 <__aeabi_dsub>
 8003042:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8003046:	4659      	mov	r1, fp
 8003048:	4650      	mov	r0, sl
 800304a:	f003 f997 	bl	800637c <__aeabi_d2iz>
 800304e:	4606      	mov	r6, r0
 8003050:	f002 fe94 	bl	8005d7c <__aeabi_i2d>
 8003054:	4602      	mov	r2, r0
 8003056:	460b      	mov	r3, r1
 8003058:	4650      	mov	r0, sl
 800305a:	4659      	mov	r1, fp
 800305c:	f002 fd40 	bl	8005ae0 <__aeabi_dsub>
 8003060:	3630      	adds	r6, #48	; 0x30
 8003062:	9c09      	ldr	r4, [sp, #36]	; 0x24
 8003064:	b2f6      	uxtb	r6, r6
 8003066:	4682      	mov	sl, r0
 8003068:	468b      	mov	fp, r1
 800306a:	f804 6b01 	strb.w	r6, [r4], #1
 800306e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8003072:	4652      	mov	r2, sl
 8003074:	465b      	mov	r3, fp
 8003076:	9411      	str	r4, [sp, #68]	; 0x44
 8003078:	46a0      	mov	r8, r4
 800307a:	f003 f975 	bl	8006368 <__aeabi_dcmpgt>
 800307e:	2800      	cmp	r0, #0
 8003080:	f040 8325 	bne.w	80036ce <_dtoa_r+0xe26>
 8003084:	2100      	movs	r1, #0
 8003086:	4652      	mov	r2, sl
 8003088:	465b      	mov	r3, fp
 800308a:	2000      	movs	r0, #0
 800308c:	f6c3 71f0 	movt	r1, #16368	; 0x3ff0
 8003090:	f002 fd26 	bl	8005ae0 <__aeabi_dsub>
 8003094:	4602      	mov	r2, r0
 8003096:	460b      	mov	r3, r1
 8003098:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800309c:	f003 f964 	bl	8006368 <__aeabi_dcmpgt>
 80030a0:	2800      	cmp	r0, #0
 80030a2:	f040 827f 	bne.w	80035a4 <_dtoa_r+0xcfc>
 80030a6:	2d01      	cmp	r5, #1
 80030a8:	f340 8133 	ble.w	8003312 <_dtoa_r+0xa6a>
 80030ac:	9809      	ldr	r0, [sp, #36]	; 0x24
 80030ae:	9c11      	ldr	r4, [sp, #68]	; 0x44
 80030b0:	1945      	adds	r5, r0, r5
 80030b2:	e00f      	b.n	80030d4 <_dtoa_r+0x82c>
 80030b4:	2100      	movs	r1, #0
 80030b6:	2000      	movs	r0, #0
 80030b8:	f6c3 71f0 	movt	r1, #16368	; 0x3ff0
 80030bc:	f002 fd10 	bl	8005ae0 <__aeabi_dsub>
 80030c0:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80030c4:	f003 f932 	bl	800632c <__aeabi_dcmplt>
 80030c8:	2800      	cmp	r0, #0
 80030ca:	f040 826b 	bne.w	80035a4 <_dtoa_r+0xcfc>
 80030ce:	42ac      	cmp	r4, r5
 80030d0:	f000 811f 	beq.w	8003312 <_dtoa_r+0xa6a>
 80030d4:	2300      	movs	r3, #0
 80030d6:	2200      	movs	r2, #0
 80030d8:	f2c4 0324 	movt	r3, #16420	; 0x4024
 80030dc:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80030e0:	f002 feb2 	bl	8005e48 <__aeabi_dmul>
 80030e4:	2300      	movs	r3, #0
 80030e6:	2200      	movs	r2, #0
 80030e8:	f2c4 0324 	movt	r3, #16420	; 0x4024
 80030ec:	e9cd 0106 	strd	r0, r1, [sp, #24]
 80030f0:	4650      	mov	r0, sl
 80030f2:	4659      	mov	r1, fp
 80030f4:	f002 fea8 	bl	8005e48 <__aeabi_dmul>
 80030f8:	4680      	mov	r8, r0
 80030fa:	4689      	mov	r9, r1
 80030fc:	f003 f93e 	bl	800637c <__aeabi_d2iz>
 8003100:	4606      	mov	r6, r0
 8003102:	f002 fe3b 	bl	8005d7c <__aeabi_i2d>
 8003106:	4602      	mov	r2, r0
 8003108:	460b      	mov	r3, r1
 800310a:	4640      	mov	r0, r8
 800310c:	4649      	mov	r1, r9
 800310e:	f002 fce7 	bl	8005ae0 <__aeabi_dsub>
 8003112:	3630      	adds	r6, #48	; 0x30
 8003114:	b2f6      	uxtb	r6, r6
 8003116:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800311a:	f804 6b01 	strb.w	r6, [r4], #1
 800311e:	4682      	mov	sl, r0
 8003120:	468b      	mov	fp, r1
 8003122:	f003 f903 	bl	800632c <__aeabi_dcmplt>
 8003126:	46a0      	mov	r8, r4
 8003128:	4652      	mov	r2, sl
 800312a:	465b      	mov	r3, fp
 800312c:	2800      	cmp	r0, #0
 800312e:	d0c1      	beq.n	80030b4 <_dtoa_r+0x80c>
 8003130:	9817      	ldr	r0, [sp, #92]	; 0x5c
 8003132:	9d09      	ldr	r5, [sp, #36]	; 0x24
 8003134:	9005      	str	r0, [sp, #20]
 8003136:	9409      	str	r4, [sp, #36]	; 0x24
 8003138:	e66e      	b.n	8002e18 <_dtoa_r+0x570>
 800313a:	2500      	movs	r5, #0
 800313c:	9512      	str	r5, [sp, #72]	; 0x48
 800313e:	9d27      	ldr	r5, [sp, #156]	; 0x9c
 8003140:	9805      	ldr	r0, [sp, #20]
 8003142:	182d      	adds	r5, r5, r0
 8003144:	f105 0901 	add.w	r9, r5, #1
 8003148:	f1b9 0f00 	cmp.w	r9, #0
 800314c:	9515      	str	r5, [sp, #84]	; 0x54
 800314e:	f340 819b 	ble.w	8003488 <_dtoa_r+0xbe0>
 8003152:	f1b9 0f0e 	cmp.w	r9, #14
 8003156:	bf8c      	ite	hi
 8003158:	2400      	movhi	r4, #0
 800315a:	f004 0401 	andls.w	r4, r4, #1
 800315e:	f8cd 9038 	str.w	r9, [sp, #56]	; 0x38
 8003162:	e6d1      	b.n	8002f08 <_dtoa_r+0x660>
 8003164:	2500      	movs	r5, #0
 8003166:	9512      	str	r5, [sp, #72]	; 0x48
 8003168:	e6c2      	b.n	8002ef0 <_dtoa_r+0x648>
 800316a:	2501      	movs	r5, #1
 800316c:	9512      	str	r5, [sp, #72]	; 0x48
 800316e:	e7e6      	b.n	800313e <_dtoa_r+0x896>
 8003170:	f1ba 0f00 	cmp.w	sl, #0
 8003174:	f47f aded 	bne.w	8002d52 <_dtoa_r+0x4aa>
 8003178:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800317c:	4655      	mov	r5, sl
 800317e:	2b00      	cmp	r3, #0
 8003180:	f47f ade8 	bne.w	8002d54 <_dtoa_r+0x4ac>
 8003184:	f6c7 73f0 	movt	r3, #32752	; 0x7ff0
 8003188:	ea0b 0303 	and.w	r3, fp, r3
 800318c:	461d      	mov	r5, r3
 800318e:	2b00      	cmp	r3, #0
 8003190:	f43f ade0 	beq.w	8002d54 <_dtoa_r+0x4ac>
 8003194:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 8003196:	3501      	adds	r5, #1
 8003198:	950f      	str	r5, [sp, #60]	; 0x3c
 800319a:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
 800319c:	3501      	adds	r5, #1
 800319e:	950b      	str	r5, [sp, #44]	; 0x2c
 80031a0:	2501      	movs	r5, #1
 80031a2:	e5d7      	b.n	8002d54 <_dtoa_r+0x4ac>
 80031a4:	08006588 	.word	0x08006588
 80031a8:	08006678 	.word	0x08006678
 80031ac:	4630      	mov	r0, r6
 80031ae:	f002 fde5 	bl	8005d7c <__aeabi_i2d>
 80031b2:	4652      	mov	r2, sl
 80031b4:	465b      	mov	r3, fp
 80031b6:	f002 fe47 	bl	8005e48 <__aeabi_dmul>
 80031ba:	2300      	movs	r3, #0
 80031bc:	2200      	movs	r2, #0
 80031be:	f2c4 031c 	movt	r3, #16412	; 0x401c
 80031c2:	f002 fc8f 	bl	8005ae4 <__adddf3>
 80031c6:	9d0e      	ldr	r5, [sp, #56]	; 0x38
 80031c8:	f1a1 7450 	sub.w	r4, r1, #54525952	; 0x3400000
 80031cc:	4680      	mov	r8, r0
 80031ce:	46a1      	mov	r9, r4
 80031d0:	2d00      	cmp	r5, #0
 80031d2:	f040 80ac 	bne.w	800332e <_dtoa_r+0xa86>
 80031d6:	2300      	movs	r3, #0
 80031d8:	2200      	movs	r2, #0
 80031da:	f2c4 0314 	movt	r3, #16404	; 0x4014
 80031de:	4650      	mov	r0, sl
 80031e0:	4659      	mov	r1, fp
 80031e2:	f002 fc7d 	bl	8005ae0 <__aeabi_dsub>
 80031e6:	4642      	mov	r2, r8
 80031e8:	4623      	mov	r3, r4
 80031ea:	4682      	mov	sl, r0
 80031ec:	468b      	mov	fp, r1
 80031ee:	f003 f8bb 	bl	8006368 <__aeabi_dcmpgt>
 80031f2:	2800      	cmp	r0, #0
 80031f4:	f040 80c3 	bne.w	800337e <_dtoa_r+0xad6>
 80031f8:	4642      	mov	r2, r8
 80031fa:	f104 4300 	add.w	r3, r4, #2147483648	; 0x80000000
 80031fe:	4650      	mov	r0, sl
 8003200:	4659      	mov	r1, fp
 8003202:	f003 f893 	bl	800632c <__aeabi_dcmplt>
 8003206:	2800      	cmp	r0, #0
 8003208:	f000 8083 	beq.w	8003312 <_dtoa_r+0xa6a>
 800320c:	9e0e      	ldr	r6, [sp, #56]	; 0x38
 800320e:	9606      	str	r6, [sp, #24]
 8003210:	e666      	b.n	8002ee0 <_dtoa_r+0x638>
 8003212:	9812      	ldr	r0, [sp, #72]	; 0x48
 8003214:	2800      	cmp	r0, #0
 8003216:	f000 8147 	beq.w	80034a8 <_dtoa_r+0xc00>
 800321a:	2c00      	cmp	r4, #0
 800321c:	dd05      	ble.n	800322a <_dtoa_r+0x982>
 800321e:	4638      	mov	r0, r7
 8003220:	9906      	ldr	r1, [sp, #24]
 8003222:	4622      	mov	r2, r4
 8003224:	f001 f8f8 	bl	8004418 <__lshift>
 8003228:	9006      	str	r0, [sp, #24]
 800322a:	f8dd 8018 	ldr.w	r8, [sp, #24]
 800322e:	2d00      	cmp	r5, #0
 8003230:	f040 8201 	bne.w	8003636 <_dtoa_r+0xd8e>
 8003234:	f00a 0001 	and.w	r0, sl, #1
 8003238:	9d09      	ldr	r5, [sp, #36]	; 0x24
 800323a:	9c06      	ldr	r4, [sp, #24]
 800323c:	900b      	str	r0, [sp, #44]	; 0x2c
 800323e:	4631      	mov	r1, r6
 8003240:	980a      	ldr	r0, [sp, #40]	; 0x28
 8003242:	f7ff faa1 	bl	8002788 <quorem>
 8003246:	4621      	mov	r1, r4
 8003248:	9008      	str	r0, [sp, #32]
 800324a:	980a      	ldr	r0, [sp, #40]	; 0x28
 800324c:	f001 f944 	bl	80044d8 <__mcmp>
 8003250:	4642      	mov	r2, r8
 8003252:	4681      	mov	r9, r0
 8003254:	4631      	mov	r1, r6
 8003256:	4638      	mov	r0, r7
 8003258:	f001 f95e 	bl	8004518 <__mdiff>
 800325c:	9a08      	ldr	r2, [sp, #32]
 800325e:	68c3      	ldr	r3, [r0, #12]
 8003260:	3230      	adds	r2, #48	; 0x30
 8003262:	4682      	mov	sl, r0
 8003264:	9206      	str	r2, [sp, #24]
 8003266:	f04f 0b01 	mov.w	fp, #1
 800326a:	2b00      	cmp	r3, #0
 800326c:	d03d      	beq.n	80032ea <_dtoa_r+0xa42>
 800326e:	4638      	mov	r0, r7
 8003270:	4651      	mov	r1, sl
 8003272:	f000 fefd 	bl	8004070 <_Bfree>
 8003276:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8003278:	ea5b 0303 	orrs.w	r3, fp, r3
 800327c:	d103      	bne.n	8003286 <_dtoa_r+0x9de>
 800327e:	980b      	ldr	r0, [sp, #44]	; 0x2c
 8003280:	2800      	cmp	r0, #0
 8003282:	f000 8211 	beq.w	80036a8 <_dtoa_r+0xe00>
 8003286:	f1b9 0f00 	cmp.w	r9, #0
 800328a:	f2c0 819f 	blt.w	80035cc <_dtoa_r+0xd24>
 800328e:	9826      	ldr	r0, [sp, #152]	; 0x98
 8003290:	ea59 0000 	orrs.w	r0, r9, r0
 8003294:	d103      	bne.n	800329e <_dtoa_r+0x9f6>
 8003296:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8003298:	2900      	cmp	r1, #0
 800329a:	f000 8197 	beq.w	80035cc <_dtoa_r+0xd24>
 800329e:	f1bb 0f00 	cmp.w	fp, #0
 80032a2:	f300 81ea 	bgt.w	800367a <_dtoa_r+0xdd2>
 80032a6:	9a06      	ldr	r2, [sp, #24]
 80032a8:	9809      	ldr	r0, [sp, #36]	; 0x24
 80032aa:	f805 2b01 	strb.w	r2, [r5], #1
 80032ae:	990e      	ldr	r1, [sp, #56]	; 0x38
 80032b0:	1a2b      	subs	r3, r5, r0
 80032b2:	428b      	cmp	r3, r1
 80032b4:	46aa      	mov	sl, r5
 80032b6:	f000 81db 	beq.w	8003670 <_dtoa_r+0xdc8>
 80032ba:	220a      	movs	r2, #10
 80032bc:	2300      	movs	r3, #0
 80032be:	4638      	mov	r0, r7
 80032c0:	990a      	ldr	r1, [sp, #40]	; 0x28
 80032c2:	f000 fedf 	bl	8004084 <__multadd>
 80032c6:	4544      	cmp	r4, r8
 80032c8:	900a      	str	r0, [sp, #40]	; 0x28
 80032ca:	d027      	beq.n	800331c <_dtoa_r+0xa74>
 80032cc:	4621      	mov	r1, r4
 80032ce:	220a      	movs	r2, #10
 80032d0:	2300      	movs	r3, #0
 80032d2:	4638      	mov	r0, r7
 80032d4:	f000 fed6 	bl	8004084 <__multadd>
 80032d8:	4641      	mov	r1, r8
 80032da:	4604      	mov	r4, r0
 80032dc:	220a      	movs	r2, #10
 80032de:	4638      	mov	r0, r7
 80032e0:	2300      	movs	r3, #0
 80032e2:	f000 fecf 	bl	8004084 <__multadd>
 80032e6:	4680      	mov	r8, r0
 80032e8:	e7a9      	b.n	800323e <_dtoa_r+0x996>
 80032ea:	980a      	ldr	r0, [sp, #40]	; 0x28
 80032ec:	4651      	mov	r1, sl
 80032ee:	f001 f8f3 	bl	80044d8 <__mcmp>
 80032f2:	4683      	mov	fp, r0
 80032f4:	e7bb      	b.n	800326e <_dtoa_r+0x9c6>
 80032f6:	4638      	mov	r0, r7
 80032f8:	4621      	mov	r1, r4
 80032fa:	f000 feb9 	bl	8004070 <_Bfree>
 80032fe:	e587      	b.n	8002e10 <_dtoa_r+0x568>
 8003300:	231c      	movs	r3, #28
 8003302:	980f      	ldr	r0, [sp, #60]	; 0x3c
 8003304:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8003306:	18c0      	adds	r0, r0, r3
 8003308:	18c9      	adds	r1, r1, r3
 800330a:	900f      	str	r0, [sp, #60]	; 0x3c
 800330c:	18e4      	adds	r4, r4, r3
 800330e:	910b      	str	r1, [sp, #44]	; 0x2c
 8003310:	e538      	b.n	8002d84 <_dtoa_r+0x4dc>
 8003312:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8003316:	4682      	mov	sl, r0
 8003318:	468b      	mov	fp, r1
 800331a:	e406      	b.n	8002b2a <_dtoa_r+0x282>
 800331c:	4621      	mov	r1, r4
 800331e:	4638      	mov	r0, r7
 8003320:	220a      	movs	r2, #10
 8003322:	2300      	movs	r3, #0
 8003324:	f000 feae 	bl	8004084 <__multadd>
 8003328:	4604      	mov	r4, r0
 800332a:	4680      	mov	r8, r0
 800332c:	e787      	b.n	800323e <_dtoa_r+0x996>
 800332e:	9c05      	ldr	r4, [sp, #20]
 8003330:	9d0e      	ldr	r5, [sp, #56]	; 0x38
 8003332:	9417      	str	r4, [sp, #92]	; 0x5c
 8003334:	e672      	b.n	800301c <_dtoa_r+0x774>
 8003336:	9d05      	ldr	r5, [sp, #20]
 8003338:	426c      	negs	r4, r5
 800333a:	2c00      	cmp	r4, #0
 800333c:	f000 80fb 	beq.w	8003536 <_dtoa_r+0xc8e>
 8003340:	4ba0      	ldr	r3, [pc, #640]	; (80035c4 <_dtoa_r+0xd1c>)
 8003342:	f004 020f 	and.w	r2, r4, #15
 8003346:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800334a:	4650      	mov	r0, sl
 800334c:	4659      	mov	r1, fp
 800334e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003352:	f002 fd79 	bl	8005e48 <__aeabi_dmul>
 8003356:	1124      	asrs	r4, r4, #4
 8003358:	4682      	mov	sl, r0
 800335a:	468b      	mov	fp, r1
 800335c:	f000 80eb 	beq.w	8003536 <_dtoa_r+0xc8e>
 8003360:	4d99      	ldr	r5, [pc, #612]	; (80035c8 <_dtoa_r+0xd20>)
 8003362:	2602      	movs	r6, #2
 8003364:	07e2      	lsls	r2, r4, #31
 8003366:	d504      	bpl.n	8003372 <_dtoa_r+0xaca>
 8003368:	e9d5 2300 	ldrd	r2, r3, [r5]
 800336c:	f002 fd6c 	bl	8005e48 <__aeabi_dmul>
 8003370:	3601      	adds	r6, #1
 8003372:	3508      	adds	r5, #8
 8003374:	1064      	asrs	r4, r4, #1
 8003376:	d1f5      	bne.n	8003364 <_dtoa_r+0xabc>
 8003378:	4682      	mov	sl, r0
 800337a:	468b      	mov	fp, r1
 800337c:	e612      	b.n	8002fa4 <_dtoa_r+0x6fc>
 800337e:	9e0e      	ldr	r6, [sp, #56]	; 0x38
 8003380:	9606      	str	r6, [sp, #24]
 8003382:	e530      	b.n	8002de6 <_dtoa_r+0x53e>
 8003384:	498f      	ldr	r1, [pc, #572]	; (80035c4 <_dtoa_r+0xd1c>)
 8003386:	1e6c      	subs	r4, r5, #1
 8003388:	eb01 01c4 	add.w	r1, r1, r4, lsl #3
 800338c:	4642      	mov	r2, r8
 800338e:	464b      	mov	r3, r9
 8003390:	e9d1 0100 	ldrd	r0, r1, [r1]
 8003394:	9406      	str	r4, [sp, #24]
 8003396:	f002 fd57 	bl	8005e48 <__aeabi_dmul>
 800339a:	e9cd 0118 	strd	r0, r1, [sp, #96]	; 0x60
 800339e:	4659      	mov	r1, fp
 80033a0:	4650      	mov	r0, sl
 80033a2:	f002 ffeb 	bl	800637c <__aeabi_d2iz>
 80033a6:	9909      	ldr	r1, [sp, #36]	; 0x24
 80033a8:	4604      	mov	r4, r0
 80033aa:	9111      	str	r1, [sp, #68]	; 0x44
 80033ac:	f002 fce6 	bl	8005d7c <__aeabi_i2d>
 80033b0:	460b      	mov	r3, r1
 80033b2:	4602      	mov	r2, r0
 80033b4:	4659      	mov	r1, fp
 80033b6:	4650      	mov	r0, sl
 80033b8:	f002 fb92 	bl	8005ae0 <__aeabi_dsub>
 80033bc:	f104 0330 	add.w	r3, r4, #48	; 0x30
 80033c0:	9c11      	ldr	r4, [sp, #68]	; 0x44
 80033c2:	f804 3b01 	strb.w	r3, [r4], #1
 80033c6:	2d01      	cmp	r5, #1
 80033c8:	4682      	mov	sl, r0
 80033ca:	468b      	mov	fp, r1
 80033cc:	9411      	str	r4, [sp, #68]	; 0x44
 80033ce:	46a0      	mov	r8, r4
 80033d0:	d020      	beq.n	8003414 <_dtoa_r+0xb6c>
 80033d2:	9c09      	ldr	r4, [sp, #36]	; 0x24
 80033d4:	1e66      	subs	r6, r4, #1
 80033d6:	1976      	adds	r6, r6, r5
 80033d8:	2300      	movs	r3, #0
 80033da:	2200      	movs	r2, #0
 80033dc:	f2c4 0324 	movt	r3, #16420	; 0x4024
 80033e0:	f002 fd32 	bl	8005e48 <__aeabi_dmul>
 80033e4:	4689      	mov	r9, r1
 80033e6:	4680      	mov	r8, r0
 80033e8:	f002 ffc8 	bl	800637c <__aeabi_d2iz>
 80033ec:	4605      	mov	r5, r0
 80033ee:	f002 fcc5 	bl	8005d7c <__aeabi_i2d>
 80033f2:	3530      	adds	r5, #48	; 0x30
 80033f4:	4602      	mov	r2, r0
 80033f6:	460b      	mov	r3, r1
 80033f8:	4640      	mov	r0, r8
 80033fa:	4649      	mov	r1, r9
 80033fc:	f002 fb70 	bl	8005ae0 <__aeabi_dsub>
 8003400:	f804 5f01 	strb.w	r5, [r4, #1]!
 8003404:	42b4      	cmp	r4, r6
 8003406:	d1e7      	bne.n	80033d8 <_dtoa_r+0xb30>
 8003408:	9d11      	ldr	r5, [sp, #68]	; 0x44
 800340a:	9c06      	ldr	r4, [sp, #24]
 800340c:	4682      	mov	sl, r0
 800340e:	468b      	mov	fp, r1
 8003410:	eb05 0804 	add.w	r8, r5, r4
 8003414:	2300      	movs	r3, #0
 8003416:	2200      	movs	r2, #0
 8003418:	f6c3 73e0 	movt	r3, #16352	; 0x3fe0
 800341c:	e9dd 0118 	ldrd	r0, r1, [sp, #96]	; 0x60
 8003420:	f002 fb60 	bl	8005ae4 <__adddf3>
 8003424:	4602      	mov	r2, r0
 8003426:	460b      	mov	r3, r1
 8003428:	4650      	mov	r0, sl
 800342a:	4659      	mov	r1, fp
 800342c:	f002 ff9c 	bl	8006368 <__aeabi_dcmpgt>
 8003430:	2800      	cmp	r0, #0
 8003432:	f000 808a 	beq.w	800354a <_dtoa_r+0xca2>
 8003436:	f818 6c01 	ldrb.w	r6, [r8, #-1]
 800343a:	9d09      	ldr	r5, [sp, #36]	; 0x24
 800343c:	e422      	b.n	8002c84 <_dtoa_r+0x3dc>
 800343e:	9d09      	ldr	r5, [sp, #36]	; 0x24
 8003440:	f8cd 8024 	str.w	r8, [sp, #36]	; 0x24
 8003444:	e4e8      	b.n	8002e18 <_dtoa_r+0x570>
 8003446:	980a      	ldr	r0, [sp, #40]	; 0x28
 8003448:	4631      	mov	r1, r6
 800344a:	f001 f845 	bl	80044d8 <__mcmp>
 800344e:	2800      	cmp	r0, #0
 8003450:	f6bf acad 	bge.w	8002dae <_dtoa_r+0x506>
 8003454:	990a      	ldr	r1, [sp, #40]	; 0x28
 8003456:	220a      	movs	r2, #10
 8003458:	4638      	mov	r0, r7
 800345a:	2300      	movs	r3, #0
 800345c:	f000 fe12 	bl	8004084 <__multadd>
 8003460:	9905      	ldr	r1, [sp, #20]
 8003462:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8003464:	900a      	str	r0, [sp, #40]	; 0x28
 8003466:	3901      	subs	r1, #1
 8003468:	9105      	str	r1, [sp, #20]
 800346a:	2a00      	cmp	r2, #0
 800346c:	f040 8136 	bne.w	80036dc <_dtoa_r+0xe34>
 8003470:	9815      	ldr	r0, [sp, #84]	; 0x54
 8003472:	900e      	str	r0, [sp, #56]	; 0x38
 8003474:	e49b      	b.n	8002dae <_dtoa_r+0x506>
 8003476:	6933      	ldr	r3, [r6, #16]
 8003478:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 800347c:	6918      	ldr	r0, [r3, #16]
 800347e:	f000 fe91 	bl	80041a4 <__hi0bits>
 8003482:	f1c0 0320 	rsb	r3, r0, #32
 8003486:	e46a      	b.n	8002d5e <_dtoa_r+0x4b6>
 8003488:	f1b9 0f0e 	cmp.w	r9, #14
 800348c:	bf8c      	ite	hi
 800348e:	2300      	movhi	r3, #0
 8003490:	2301      	movls	r3, #1
 8003492:	f8cd 9038 	str.w	r9, [sp, #56]	; 0x38
 8003496:	2100      	movs	r1, #0
 8003498:	6479      	str	r1, [r7, #68]	; 0x44
 800349a:	401c      	ands	r4, r3
 800349c:	e543      	b.n	8002f26 <_dtoa_r+0x67e>
 800349e:	2301      	movs	r3, #1
 80034a0:	9315      	str	r3, [sp, #84]	; 0x54
 80034a2:	930e      	str	r3, [sp, #56]	; 0x38
 80034a4:	9327      	str	r3, [sp, #156]	; 0x9c
 80034a6:	e7f6      	b.n	8003496 <_dtoa_r+0xbee>
 80034a8:	9c12      	ldr	r4, [sp, #72]	; 0x48
 80034aa:	f8dd 8038 	ldr.w	r8, [sp, #56]	; 0x38
 80034ae:	f8dd a028 	ldr.w	sl, [sp, #40]	; 0x28
 80034b2:	9d09      	ldr	r5, [sp, #36]	; 0x24
 80034b4:	e006      	b.n	80034c4 <_dtoa_r+0xc1c>
 80034b6:	4651      	mov	r1, sl
 80034b8:	4638      	mov	r0, r7
 80034ba:	220a      	movs	r2, #10
 80034bc:	2300      	movs	r3, #0
 80034be:	f000 fde1 	bl	8004084 <__multadd>
 80034c2:	4682      	mov	sl, r0
 80034c4:	4631      	mov	r1, r6
 80034c6:	4650      	mov	r0, sl
 80034c8:	f7ff f95e 	bl	8002788 <quorem>
 80034cc:	3030      	adds	r0, #48	; 0x30
 80034ce:	5528      	strb	r0, [r5, r4]
 80034d0:	3401      	adds	r4, #1
 80034d2:	45a0      	cmp	r8, r4
 80034d4:	dcef      	bgt.n	80034b6 <_dtoa_r+0xc0e>
 80034d6:	9c0e      	ldr	r4, [sp, #56]	; 0x38
 80034d8:	f8cd a028 	str.w	sl, [sp, #40]	; 0x28
 80034dc:	f8dd a024 	ldr.w	sl, [sp, #36]	; 0x24
 80034e0:	4681      	mov	r9, r0
 80034e2:	2c01      	cmp	r4, #1
 80034e4:	bfac      	ite	ge
 80034e6:	44a2      	addge	sl, r4
 80034e8:	f10a 0a01 	addlt.w	sl, sl, #1
 80034ec:	2400      	movs	r4, #0
 80034ee:	2201      	movs	r2, #1
 80034f0:	990a      	ldr	r1, [sp, #40]	; 0x28
 80034f2:	4638      	mov	r0, r7
 80034f4:	f000 ff90 	bl	8004418 <__lshift>
 80034f8:	4631      	mov	r1, r6
 80034fa:	900a      	str	r0, [sp, #40]	; 0x28
 80034fc:	f000 ffec 	bl	80044d8 <__mcmp>
 8003500:	2800      	cmp	r0, #0
 8003502:	f340 8082 	ble.w	800360a <_dtoa_r+0xd62>
 8003506:	f81a 3c01 	ldrb.w	r3, [sl, #-1]
 800350a:	9d09      	ldr	r5, [sp, #36]	; 0x24
 800350c:	1c6a      	adds	r2, r5, #1
 800350e:	e003      	b.n	8003518 <_dtoa_r+0xc70>
 8003510:	f81a 3c02 	ldrb.w	r3, [sl, #-2]
 8003514:	f10a 3aff 	add.w	sl, sl, #4294967295	; 0xffffffff
 8003518:	2b39      	cmp	r3, #57	; 0x39
 800351a:	f040 8084 	bne.w	8003626 <_dtoa_r+0xd7e>
 800351e:	4592      	cmp	sl, r2
 8003520:	d1f6      	bne.n	8003510 <_dtoa_r+0xc68>
 8003522:	9805      	ldr	r0, [sp, #20]
 8003524:	9d09      	ldr	r5, [sp, #36]	; 0x24
 8003526:	3001      	adds	r0, #1
 8003528:	2331      	movs	r3, #49	; 0x31
 800352a:	9005      	str	r0, [sp, #20]
 800352c:	f80a 3c01 	strb.w	r3, [sl, #-1]
 8003530:	f8cd a024 	str.w	sl, [sp, #36]	; 0x24
 8003534:	e461      	b.n	8002dfa <_dtoa_r+0x552>
 8003536:	2602      	movs	r6, #2
 8003538:	e534      	b.n	8002fa4 <_dtoa_r+0x6fc>
 800353a:	4638      	mov	r0, r7
 800353c:	990a      	ldr	r1, [sp, #40]	; 0x28
 800353e:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8003540:	f000 ff1e 	bl	8004380 <__pow5mult>
 8003544:	900a      	str	r0, [sp, #40]	; 0x28
 8003546:	f7ff bbf2 	b.w	8002d2e <_dtoa_r+0x486>
 800354a:	2100      	movs	r1, #0
 800354c:	e9dd 2318 	ldrd	r2, r3, [sp, #96]	; 0x60
 8003550:	2000      	movs	r0, #0
 8003552:	f6c3 71e0 	movt	r1, #16352	; 0x3fe0
 8003556:	f002 fac3 	bl	8005ae0 <__aeabi_dsub>
 800355a:	4602      	mov	r2, r0
 800355c:	460b      	mov	r3, r1
 800355e:	4650      	mov	r0, sl
 8003560:	4659      	mov	r1, fp
 8003562:	f002 fee3 	bl	800632c <__aeabi_dcmplt>
 8003566:	2800      	cmp	r0, #0
 8003568:	f43f aed3 	beq.w	8003312 <_dtoa_r+0xa6a>
 800356c:	4642      	mov	r2, r8
 800356e:	f818 3d01 	ldrb.w	r3, [r8, #-1]!
 8003572:	2b30      	cmp	r3, #48	; 0x30
 8003574:	d0fa      	beq.n	800356c <_dtoa_r+0xcc4>
 8003576:	9c17      	ldr	r4, [sp, #92]	; 0x5c
 8003578:	9d09      	ldr	r5, [sp, #36]	; 0x24
 800357a:	9405      	str	r4, [sp, #20]
 800357c:	9209      	str	r2, [sp, #36]	; 0x24
 800357e:	e44b      	b.n	8002e18 <_dtoa_r+0x570>
 8003580:	4638      	mov	r0, r7
 8003582:	990a      	ldr	r1, [sp, #40]	; 0x28
 8003584:	f000 fefc 	bl	8004380 <__pow5mult>
 8003588:	900a      	str	r0, [sp, #40]	; 0x28
 800358a:	f7ff bbd0 	b.w	8002d2e <_dtoa_r+0x486>
 800358e:	2600      	movs	r6, #0
 8003590:	9606      	str	r6, [sp, #24]
 8003592:	e4a5      	b.n	8002ee0 <_dtoa_r+0x638>
 8003594:	9d16      	ldr	r5, [sp, #88]	; 0x58
 8003596:	2d00      	cmp	r5, #0
 8003598:	d064      	beq.n	8003664 <_dtoa_r+0xdbc>
 800359a:	f203 4333 	addw	r3, r3, #1075	; 0x433
 800359e:	9d10      	ldr	r5, [sp, #64]	; 0x40
 80035a0:	9c0f      	ldr	r4, [sp, #60]	; 0x3c
 80035a2:	e47d      	b.n	8002ea0 <_dtoa_r+0x5f8>
 80035a4:	9d09      	ldr	r5, [sp, #36]	; 0x24
 80035a6:	f7ff bb6d 	b.w	8002c84 <_dtoa_r+0x3dc>
 80035aa:	9c17      	ldr	r4, [sp, #92]	; 0x5c
 80035ac:	f8cd 8024 	str.w	r8, [sp, #36]	; 0x24
 80035b0:	1c72      	adds	r2, r6, #1
 80035b2:	b2d2      	uxtb	r2, r2
 80035b4:	9405      	str	r4, [sp, #20]
 80035b6:	f7ff bb7b 	b.w	8002cb0 <_dtoa_r+0x408>
 80035ba:	980f      	ldr	r0, [sp, #60]	; 0x3c
 80035bc:	2300      	movs	r3, #0
 80035be:	1b04      	subs	r4, r0, r4
 80035c0:	e46e      	b.n	8002ea0 <_dtoa_r+0x5f8>
 80035c2:	bf00      	nop
 80035c4:	08006588 	.word	0x08006588
 80035c8:	08006678 	.word	0x08006678
 80035cc:	f1bb 0f00 	cmp.w	fp, #0
 80035d0:	f8dd 9018 	ldr.w	r9, [sp, #24]
 80035d4:	dd10      	ble.n	80035f8 <_dtoa_r+0xd50>
 80035d6:	2201      	movs	r2, #1
 80035d8:	990a      	ldr	r1, [sp, #40]	; 0x28
 80035da:	4638      	mov	r0, r7
 80035dc:	f000 ff1c 	bl	8004418 <__lshift>
 80035e0:	4631      	mov	r1, r6
 80035e2:	900a      	str	r0, [sp, #40]	; 0x28
 80035e4:	f000 ff78 	bl	80044d8 <__mcmp>
 80035e8:	2800      	cmp	r0, #0
 80035ea:	dd6b      	ble.n	80036c4 <_dtoa_r+0xe1c>
 80035ec:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 80035f0:	d053      	beq.n	800369a <_dtoa_r+0xdf2>
 80035f2:	9b08      	ldr	r3, [sp, #32]
 80035f4:	f103 0931 	add.w	r9, r3, #49	; 0x31
 80035f8:	462b      	mov	r3, r5
 80035fa:	9d09      	ldr	r5, [sp, #36]	; 0x24
 80035fc:	f803 9b01 	strb.w	r9, [r3], #1
 8003600:	f8cd 8018 	str.w	r8, [sp, #24]
 8003604:	9309      	str	r3, [sp, #36]	; 0x24
 8003606:	f7ff bbf8 	b.w	8002dfa <_dtoa_r+0x552>
 800360a:	d103      	bne.n	8003614 <_dtoa_r+0xd6c>
 800360c:	f019 0f01 	tst.w	r9, #1
 8003610:	f47f af79 	bne.w	8003506 <_dtoa_r+0xc5e>
 8003614:	4652      	mov	r2, sl
 8003616:	f81a 3d01 	ldrb.w	r3, [sl, #-1]!
 800361a:	2b30      	cmp	r3, #48	; 0x30
 800361c:	d0fa      	beq.n	8003614 <_dtoa_r+0xd6c>
 800361e:	9d09      	ldr	r5, [sp, #36]	; 0x24
 8003620:	9209      	str	r2, [sp, #36]	; 0x24
 8003622:	f7ff bbea 	b.w	8002dfa <_dtoa_r+0x552>
 8003626:	3301      	adds	r3, #1
 8003628:	9d09      	ldr	r5, [sp, #36]	; 0x24
 800362a:	f80a 3c01 	strb.w	r3, [sl, #-1]
 800362e:	f8cd a024 	str.w	sl, [sp, #36]	; 0x24
 8003632:	f7ff bbe2 	b.w	8002dfa <_dtoa_r+0x552>
 8003636:	9c06      	ldr	r4, [sp, #24]
 8003638:	4638      	mov	r0, r7
 800363a:	6861      	ldr	r1, [r4, #4]
 800363c:	f000 fcf2 	bl	8004024 <_Balloc>
 8003640:	9d06      	ldr	r5, [sp, #24]
 8003642:	692a      	ldr	r2, [r5, #16]
 8003644:	3202      	adds	r2, #2
 8003646:	4604      	mov	r4, r0
 8003648:	0092      	lsls	r2, r2, #2
 800364a:	f105 010c 	add.w	r1, r5, #12
 800364e:	f100 000c 	add.w	r0, r0, #12
 8003652:	f000 fc9f 	bl	8003f94 <memcpy>
 8003656:	4638      	mov	r0, r7
 8003658:	4621      	mov	r1, r4
 800365a:	2201      	movs	r2, #1
 800365c:	f000 fedc 	bl	8004418 <__lshift>
 8003660:	4680      	mov	r8, r0
 8003662:	e5e7      	b.n	8003234 <_dtoa_r+0x98c>
 8003664:	9b1a      	ldr	r3, [sp, #104]	; 0x68
 8003666:	9d10      	ldr	r5, [sp, #64]	; 0x40
 8003668:	9c0f      	ldr	r4, [sp, #60]	; 0x3c
 800366a:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800366e:	e417      	b.n	8002ea0 <_dtoa_r+0x5f8>
 8003670:	f8dd 9018 	ldr.w	r9, [sp, #24]
 8003674:	f8cd 8018 	str.w	r8, [sp, #24]
 8003678:	e739      	b.n	80034ee <_dtoa_r+0xc46>
 800367a:	f8dd 9018 	ldr.w	r9, [sp, #24]
 800367e:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8003682:	d00a      	beq.n	800369a <_dtoa_r+0xdf2>
 8003684:	462b      	mov	r3, r5
 8003686:	f109 0901 	add.w	r9, r9, #1
 800368a:	f803 9b01 	strb.w	r9, [r3], #1
 800368e:	9d09      	ldr	r5, [sp, #36]	; 0x24
 8003690:	f8cd 8018 	str.w	r8, [sp, #24]
 8003694:	9309      	str	r3, [sp, #36]	; 0x24
 8003696:	f7ff bbb0 	b.w	8002dfa <_dtoa_r+0x552>
 800369a:	46aa      	mov	sl, r5
 800369c:	2339      	movs	r3, #57	; 0x39
 800369e:	f80a 3b01 	strb.w	r3, [sl], #1
 80036a2:	f8cd 8018 	str.w	r8, [sp, #24]
 80036a6:	e730      	b.n	800350a <_dtoa_r+0xc62>
 80036a8:	464b      	mov	r3, r9
 80036aa:	f8dd 9018 	ldr.w	r9, [sp, #24]
 80036ae:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 80036b2:	d0f2      	beq.n	800369a <_dtoa_r+0xdf2>
 80036b4:	2b00      	cmp	r3, #0
 80036b6:	dc9c      	bgt.n	80035f2 <_dtoa_r+0xd4a>
 80036b8:	e79e      	b.n	80035f8 <_dtoa_r+0xd50>
 80036ba:	9c11      	ldr	r4, [sp, #68]	; 0x44
 80036bc:	9d09      	ldr	r5, [sp, #36]	; 0x24
 80036be:	9409      	str	r4, [sp, #36]	; 0x24
 80036c0:	f7ff bbaa 	b.w	8002e18 <_dtoa_r+0x570>
 80036c4:	d198      	bne.n	80035f8 <_dtoa_r+0xd50>
 80036c6:	f019 0f01 	tst.w	r9, #1
 80036ca:	d095      	beq.n	80035f8 <_dtoa_r+0xd50>
 80036cc:	e78e      	b.n	80035ec <_dtoa_r+0xd44>
 80036ce:	9c17      	ldr	r4, [sp, #92]	; 0x5c
 80036d0:	9d09      	ldr	r5, [sp, #36]	; 0x24
 80036d2:	9405      	str	r4, [sp, #20]
 80036d4:	9c11      	ldr	r4, [sp, #68]	; 0x44
 80036d6:	9409      	str	r4, [sp, #36]	; 0x24
 80036d8:	f7ff bb9e 	b.w	8002e18 <_dtoa_r+0x570>
 80036dc:	2300      	movs	r3, #0
 80036de:	4638      	mov	r0, r7
 80036e0:	9906      	ldr	r1, [sp, #24]
 80036e2:	220a      	movs	r2, #10
 80036e4:	f000 fcce 	bl	8004084 <__multadd>
 80036e8:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80036ea:	9006      	str	r0, [sp, #24]
 80036ec:	930e      	str	r3, [sp, #56]	; 0x38
 80036ee:	f7ff bb5e 	b.w	8002dae <_dtoa_r+0x506>
 80036f2:	f43f ab47 	beq.w	8002d84 <_dtoa_r+0x4dc>
 80036f6:	f1c3 033c 	rsb	r3, r3, #60	; 0x3c
 80036fa:	e602      	b.n	8003302 <_dtoa_r+0xa5a>
 80036fc:	f3af 8000 	nop.w

08003700 <_malloc_trim_r>:
 8003700:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003702:	4d22      	ldr	r5, [pc, #136]	; (800378c <_malloc_trim_r+0x8c>)
 8003704:	460f      	mov	r7, r1
 8003706:	4604      	mov	r4, r0
 8003708:	f000 fc88 	bl	800401c <__malloc_lock>
 800370c:	68ab      	ldr	r3, [r5, #8]
 800370e:	685e      	ldr	r6, [r3, #4]
 8003710:	f026 0603 	bic.w	r6, r6, #3
 8003714:	f606 73ef 	addw	r3, r6, #4079	; 0xfef
 8003718:	1bdf      	subs	r7, r3, r7
 800371a:	0b3f      	lsrs	r7, r7, #12
 800371c:	3f01      	subs	r7, #1
 800371e:	033f      	lsls	r7, r7, #12
 8003720:	f5b7 5f80 	cmp.w	r7, #4096	; 0x1000
 8003724:	4620      	mov	r0, r4
 8003726:	db07      	blt.n	8003738 <_malloc_trim_r+0x38>
 8003728:	2100      	movs	r1, #0
 800372a:	f001 f907 	bl	800493c <_sbrk_r>
 800372e:	68ab      	ldr	r3, [r5, #8]
 8003730:	199b      	adds	r3, r3, r6
 8003732:	4298      	cmp	r0, r3
 8003734:	4620      	mov	r0, r4
 8003736:	d003      	beq.n	8003740 <_malloc_trim_r+0x40>
 8003738:	f000 fc72 	bl	8004020 <__malloc_unlock>
 800373c:	2000      	movs	r0, #0
 800373e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8003740:	4279      	negs	r1, r7
 8003742:	f001 f8fb 	bl	800493c <_sbrk_r>
 8003746:	3001      	adds	r0, #1
 8003748:	d00d      	beq.n	8003766 <_malloc_trim_r+0x66>
 800374a:	4b11      	ldr	r3, [pc, #68]	; (8003790 <_malloc_trim_r+0x90>)
 800374c:	68aa      	ldr	r2, [r5, #8]
 800374e:	6819      	ldr	r1, [r3, #0]
 8003750:	1bf6      	subs	r6, r6, r7
 8003752:	f046 0601 	orr.w	r6, r6, #1
 8003756:	1bcf      	subs	r7, r1, r7
 8003758:	4620      	mov	r0, r4
 800375a:	6056      	str	r6, [r2, #4]
 800375c:	601f      	str	r7, [r3, #0]
 800375e:	f000 fc5f 	bl	8004020 <__malloc_unlock>
 8003762:	2001      	movs	r0, #1
 8003764:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8003766:	2100      	movs	r1, #0
 8003768:	4620      	mov	r0, r4
 800376a:	f001 f8e7 	bl	800493c <_sbrk_r>
 800376e:	68ab      	ldr	r3, [r5, #8]
 8003770:	1ac2      	subs	r2, r0, r3
 8003772:	2a0f      	cmp	r2, #15
 8003774:	dd07      	ble.n	8003786 <_malloc_trim_r+0x86>
 8003776:	4907      	ldr	r1, [pc, #28]	; (8003794 <_malloc_trim_r+0x94>)
 8003778:	6809      	ldr	r1, [r1, #0]
 800377a:	1a40      	subs	r0, r0, r1
 800377c:	4904      	ldr	r1, [pc, #16]	; (8003790 <_malloc_trim_r+0x90>)
 800377e:	f042 0201 	orr.w	r2, r2, #1
 8003782:	6008      	str	r0, [r1, #0]
 8003784:	605a      	str	r2, [r3, #4]
 8003786:	4620      	mov	r0, r4
 8003788:	e7d6      	b.n	8003738 <_malloc_trim_r+0x38>
 800378a:	bf00      	nop
 800378c:	2000054c 	.word	0x2000054c
 8003790:	2000097c 	.word	0x2000097c
 8003794:	20000954 	.word	0x20000954

08003798 <_free_r>:
 8003798:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800379c:	460d      	mov	r5, r1
 800379e:	4604      	mov	r4, r0
 80037a0:	2900      	cmp	r1, #0
 80037a2:	d06f      	beq.n	8003884 <_free_r+0xec>
 80037a4:	f000 fc3a 	bl	800401c <__malloc_lock>
 80037a8:	f855 0c04 	ldr.w	r0, [r5, #-4]
 80037ac:	4e58      	ldr	r6, [pc, #352]	; (8003910 <_free_r+0x178>)
 80037ae:	f1a5 0108 	sub.w	r1, r5, #8
 80037b2:	f020 0301 	bic.w	r3, r0, #1
 80037b6:	18ca      	adds	r2, r1, r3
 80037b8:	f8d6 c008 	ldr.w	ip, [r6, #8]
 80037bc:	6857      	ldr	r7, [r2, #4]
 80037be:	4594      	cmp	ip, r2
 80037c0:	f027 0703 	bic.w	r7, r7, #3
 80037c4:	d07c      	beq.n	80038c0 <_free_r+0x128>
 80037c6:	f010 0001 	ands.w	r0, r0, #1
 80037ca:	6057      	str	r7, [r2, #4]
 80037cc:	d049      	beq.n	8003862 <_free_r+0xca>
 80037ce:	2000      	movs	r0, #0
 80037d0:	19d5      	adds	r5, r2, r7
 80037d2:	686d      	ldr	r5, [r5, #4]
 80037d4:	f015 0f01 	tst.w	r5, #1
 80037d8:	d106      	bne.n	80037e8 <_free_r+0x50>
 80037da:	19db      	adds	r3, r3, r7
 80037dc:	6895      	ldr	r5, [r2, #8]
 80037de:	2800      	cmp	r0, #0
 80037e0:	d062      	beq.n	80038a8 <_free_r+0x110>
 80037e2:	68d2      	ldr	r2, [r2, #12]
 80037e4:	60ea      	str	r2, [r5, #12]
 80037e6:	6095      	str	r5, [r2, #8]
 80037e8:	f043 0201 	orr.w	r2, r3, #1
 80037ec:	604a      	str	r2, [r1, #4]
 80037ee:	50cb      	str	r3, [r1, r3]
 80037f0:	bb90      	cbnz	r0, 8003858 <_free_r+0xc0>
 80037f2:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80037f6:	d347      	bcc.n	8003888 <_free_r+0xf0>
 80037f8:	099d      	lsrs	r5, r3, #6
 80037fa:	3538      	adds	r5, #56	; 0x38
 80037fc:	0a5a      	lsrs	r2, r3, #9
 80037fe:	00e8      	lsls	r0, r5, #3
 8003800:	2a04      	cmp	r2, #4
 8003802:	d916      	bls.n	8003832 <_free_r+0x9a>
 8003804:	f102 055b 	add.w	r5, r2, #91	; 0x5b
 8003808:	00e8      	lsls	r0, r5, #3
 800380a:	2a14      	cmp	r2, #20
 800380c:	d911      	bls.n	8003832 <_free_r+0x9a>
 800380e:	0b1d      	lsrs	r5, r3, #12
 8003810:	356e      	adds	r5, #110	; 0x6e
 8003812:	00e8      	lsls	r0, r5, #3
 8003814:	2a54      	cmp	r2, #84	; 0x54
 8003816:	d90c      	bls.n	8003832 <_free_r+0x9a>
 8003818:	0bdd      	lsrs	r5, r3, #15
 800381a:	3577      	adds	r5, #119	; 0x77
 800381c:	00e8      	lsls	r0, r5, #3
 800381e:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
 8003822:	d906      	bls.n	8003832 <_free_r+0x9a>
 8003824:	f240 5054 	movw	r0, #1364	; 0x554
 8003828:	4282      	cmp	r2, r0
 800382a:	d86d      	bhi.n	8003908 <_free_r+0x170>
 800382c:	0c9d      	lsrs	r5, r3, #18
 800382e:	357c      	adds	r5, #124	; 0x7c
 8003830:	00e8      	lsls	r0, r5, #3
 8003832:	1986      	adds	r6, r0, r6
 8003834:	4836      	ldr	r0, [pc, #216]	; (8003910 <_free_r+0x178>)
 8003836:	68b2      	ldr	r2, [r6, #8]
 8003838:	42b2      	cmp	r2, r6
 800383a:	d103      	bne.n	8003844 <_free_r+0xac>
 800383c:	e05b      	b.n	80038f6 <_free_r+0x15e>
 800383e:	6892      	ldr	r2, [r2, #8]
 8003840:	4296      	cmp	r6, r2
 8003842:	d004      	beq.n	800384e <_free_r+0xb6>
 8003844:	6850      	ldr	r0, [r2, #4]
 8003846:	f020 0003 	bic.w	r0, r0, #3
 800384a:	4283      	cmp	r3, r0
 800384c:	d3f7      	bcc.n	800383e <_free_r+0xa6>
 800384e:	68d3      	ldr	r3, [r2, #12]
 8003850:	60cb      	str	r3, [r1, #12]
 8003852:	608a      	str	r2, [r1, #8]
 8003854:	60d1      	str	r1, [r2, #12]
 8003856:	6099      	str	r1, [r3, #8]
 8003858:	4620      	mov	r0, r4
 800385a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800385e:	f000 bbdf 	b.w	8004020 <__malloc_unlock>
 8003862:	f855 cc08 	ldr.w	ip, [r5, #-8]
 8003866:	ebcc 0101 	rsb	r1, ip, r1
 800386a:	f106 0808 	add.w	r8, r6, #8
 800386e:	688d      	ldr	r5, [r1, #8]
 8003870:	4545      	cmp	r5, r8
 8003872:	4463      	add	r3, ip
 8003874:	d03d      	beq.n	80038f2 <_free_r+0x15a>
 8003876:	f8d1 c00c 	ldr.w	ip, [r1, #12]
 800387a:	f8c5 c00c 	str.w	ip, [r5, #12]
 800387e:	f8cc 5008 	str.w	r5, [ip, #8]
 8003882:	e7a5      	b.n	80037d0 <_free_r+0x38>
 8003884:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8003888:	08db      	lsrs	r3, r3, #3
 800388a:	eb06 02c3 	add.w	r2, r6, r3, lsl #3
 800388e:	6875      	ldr	r5, [r6, #4]
 8003890:	6890      	ldr	r0, [r2, #8]
 8003892:	60ca      	str	r2, [r1, #12]
 8003894:	109b      	asrs	r3, r3, #2
 8003896:	2701      	movs	r7, #1
 8003898:	fa17 f303 	lsls.w	r3, r7, r3
 800389c:	432b      	orrs	r3, r5
 800389e:	6088      	str	r0, [r1, #8]
 80038a0:	6073      	str	r3, [r6, #4]
 80038a2:	6091      	str	r1, [r2, #8]
 80038a4:	60c1      	str	r1, [r0, #12]
 80038a6:	e7d7      	b.n	8003858 <_free_r+0xc0>
 80038a8:	4f1a      	ldr	r7, [pc, #104]	; (8003914 <_free_r+0x17c>)
 80038aa:	42bd      	cmp	r5, r7
 80038ac:	d199      	bne.n	80037e2 <_free_r+0x4a>
 80038ae:	f043 0201 	orr.w	r2, r3, #1
 80038b2:	6171      	str	r1, [r6, #20]
 80038b4:	6131      	str	r1, [r6, #16]
 80038b6:	60cd      	str	r5, [r1, #12]
 80038b8:	608d      	str	r5, [r1, #8]
 80038ba:	604a      	str	r2, [r1, #4]
 80038bc:	50cb      	str	r3, [r1, r3]
 80038be:	e7cb      	b.n	8003858 <_free_r+0xc0>
 80038c0:	07c2      	lsls	r2, r0, #31
 80038c2:	443b      	add	r3, r7
 80038c4:	d407      	bmi.n	80038d6 <_free_r+0x13e>
 80038c6:	f855 2c08 	ldr.w	r2, [r5, #-8]
 80038ca:	1a89      	subs	r1, r1, r2
 80038cc:	189b      	adds	r3, r3, r2
 80038ce:	6888      	ldr	r0, [r1, #8]
 80038d0:	68ca      	ldr	r2, [r1, #12]
 80038d2:	60c2      	str	r2, [r0, #12]
 80038d4:	6090      	str	r0, [r2, #8]
 80038d6:	4a10      	ldr	r2, [pc, #64]	; (8003918 <_free_r+0x180>)
 80038d8:	60b1      	str	r1, [r6, #8]
 80038da:	6812      	ldr	r2, [r2, #0]
 80038dc:	f043 0001 	orr.w	r0, r3, #1
 80038e0:	4293      	cmp	r3, r2
 80038e2:	6048      	str	r0, [r1, #4]
 80038e4:	d3b8      	bcc.n	8003858 <_free_r+0xc0>
 80038e6:	4b0d      	ldr	r3, [pc, #52]	; (800391c <_free_r+0x184>)
 80038e8:	4620      	mov	r0, r4
 80038ea:	6819      	ldr	r1, [r3, #0]
 80038ec:	f7ff ff08 	bl	8003700 <_malloc_trim_r>
 80038f0:	e7b2      	b.n	8003858 <_free_r+0xc0>
 80038f2:	2001      	movs	r0, #1
 80038f4:	e76c      	b.n	80037d0 <_free_r+0x38>
 80038f6:	6843      	ldr	r3, [r0, #4]
 80038f8:	10ad      	asrs	r5, r5, #2
 80038fa:	2601      	movs	r6, #1
 80038fc:	fa16 f505 	lsls.w	r5, r6, r5
 8003900:	432b      	orrs	r3, r5
 8003902:	6043      	str	r3, [r0, #4]
 8003904:	4613      	mov	r3, r2
 8003906:	e7a3      	b.n	8003850 <_free_r+0xb8>
 8003908:	f44f 707c 	mov.w	r0, #1008	; 0x3f0
 800390c:	257e      	movs	r5, #126	; 0x7e
 800390e:	e790      	b.n	8003832 <_free_r+0x9a>
 8003910:	2000054c 	.word	0x2000054c
 8003914:	20000554 	.word	0x20000554
 8003918:	20000958 	.word	0x20000958
 800391c:	20000978 	.word	0x20000978

08003920 <_setlocale_r>:
 8003920:	b510      	push	{r4, lr}
 8003922:	4614      	mov	r4, r2
 8003924:	b122      	cbz	r2, 8003930 <_setlocale_r+0x10>
 8003926:	4610      	mov	r0, r2
 8003928:	490b      	ldr	r1, [pc, #44]	; (8003958 <_setlocale_r+0x38>)
 800392a:	f001 f819 	bl	8004960 <strcmp>
 800392e:	b908      	cbnz	r0, 8003934 <_setlocale_r+0x14>
 8003930:	480a      	ldr	r0, [pc, #40]	; (800395c <_setlocale_r+0x3c>)
 8003932:	bd10      	pop	{r4, pc}
 8003934:	4620      	mov	r0, r4
 8003936:	4909      	ldr	r1, [pc, #36]	; (800395c <_setlocale_r+0x3c>)
 8003938:	f001 f812 	bl	8004960 <strcmp>
 800393c:	b908      	cbnz	r0, 8003942 <_setlocale_r+0x22>
 800393e:	4807      	ldr	r0, [pc, #28]	; (800395c <_setlocale_r+0x3c>)
 8003940:	bd10      	pop	{r4, pc}
 8003942:	4620      	mov	r0, r4
 8003944:	4906      	ldr	r1, [pc, #24]	; (8003960 <_setlocale_r+0x40>)
 8003946:	f001 f80b 	bl	8004960 <strcmp>
 800394a:	4b04      	ldr	r3, [pc, #16]	; (800395c <_setlocale_r+0x3c>)
 800394c:	2800      	cmp	r0, #0
 800394e:	bf0c      	ite	eq
 8003950:	4618      	moveq	r0, r3
 8003952:	2000      	movne	r0, #0
 8003954:	bd10      	pop	{r4, pc}
 8003956:	bf00      	nop
 8003958:	08006744 	.word	0x08006744
 800395c:	08006740 	.word	0x08006740
 8003960:	0800670c 	.word	0x0800670c

08003964 <__locale_charset>:
 8003964:	f240 40d0 	movw	r0, #1232	; 0x4d0
 8003968:	f2c2 0000 	movt	r0, #8192	; 0x2000
 800396c:	4770      	bx	lr
 800396e:	bf00      	nop

08003970 <__locale_mb_cur_max>:
 8003970:	f240 43d0 	movw	r3, #1232	; 0x4d0
 8003974:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003978:	6a18      	ldr	r0, [r3, #32]
 800397a:	4770      	bx	lr

0800397c <__locale_msgcharset>:
 800397c:	4800      	ldr	r0, [pc, #0]	; (8003980 <__locale_msgcharset+0x4>)
 800397e:	4770      	bx	lr
 8003980:	200004f4 	.word	0x200004f4

08003984 <__locale_cjk_lang>:
 8003984:	2000      	movs	r0, #0
 8003986:	4770      	bx	lr

08003988 <_localeconv_r>:
 8003988:	4800      	ldr	r0, [pc, #0]	; (800398c <_localeconv_r+0x4>)
 800398a:	4770      	bx	lr
 800398c:	20000514 	.word	0x20000514

08003990 <setlocale>:
 8003990:	b410      	push	{r4}
 8003992:	f240 03a0 	movw	r3, #160	; 0xa0
 8003996:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800399a:	4604      	mov	r4, r0
 800399c:	6818      	ldr	r0, [r3, #0]
 800399e:	460a      	mov	r2, r1
 80039a0:	4621      	mov	r1, r4
 80039a2:	bc10      	pop	{r4}
 80039a4:	e7bc      	b.n	8003920 <_setlocale_r>
 80039a6:	bf00      	nop

080039a8 <localeconv>:
 80039a8:	4800      	ldr	r0, [pc, #0]	; (80039ac <localeconv+0x4>)
 80039aa:	4770      	bx	lr
 80039ac:	20000514 	.word	0x20000514

080039b0 <_malloc_r>:
 80039b0:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80039b4:	f101 040b 	add.w	r4, r1, #11
 80039b8:	2c16      	cmp	r4, #22
 80039ba:	4605      	mov	r5, r0
 80039bc:	d92a      	bls.n	8003a14 <_malloc_r+0x64>
 80039be:	f024 0407 	bic.w	r4, r4, #7
 80039c2:	0fe3      	lsrs	r3, r4, #31
 80039c4:	428c      	cmp	r4, r1
 80039c6:	bf2c      	ite	cs
 80039c8:	4619      	movcs	r1, r3
 80039ca:	f043 0101 	orrcc.w	r1, r3, #1
 80039ce:	bb51      	cbnz	r1, 8003a26 <_malloc_r+0x76>
 80039d0:	4628      	mov	r0, r5
 80039d2:	f000 fb23 	bl	800401c <__malloc_lock>
 80039d6:	f5b4 7ffc 	cmp.w	r4, #504	; 0x1f8
 80039da:	d22a      	bcs.n	8003a32 <_malloc_r+0x82>
 80039dc:	4e7d      	ldr	r6, [pc, #500]	; (8003bd4 <_malloc_r+0x224>)
 80039de:	ea4f 0ed4 	mov.w	lr, r4, lsr #3
 80039e2:	eb06 03ce 	add.w	r3, r6, lr, lsl #3
 80039e6:	68df      	ldr	r7, [r3, #12]
 80039e8:	429f      	cmp	r7, r3
 80039ea:	f000 8235 	beq.w	8003e58 <_malloc_r+0x4a8>
 80039ee:	687b      	ldr	r3, [r7, #4]
 80039f0:	68fa      	ldr	r2, [r7, #12]
 80039f2:	68b9      	ldr	r1, [r7, #8]
 80039f4:	f023 0303 	bic.w	r3, r3, #3
 80039f8:	18fb      	adds	r3, r7, r3
 80039fa:	60ca      	str	r2, [r1, #12]
 80039fc:	6858      	ldr	r0, [r3, #4]
 80039fe:	6091      	str	r1, [r2, #8]
 8003a00:	f040 0201 	orr.w	r2, r0, #1
 8003a04:	605a      	str	r2, [r3, #4]
 8003a06:	4628      	mov	r0, r5
 8003a08:	f000 fb0a 	bl	8004020 <__malloc_unlock>
 8003a0c:	3708      	adds	r7, #8
 8003a0e:	4638      	mov	r0, r7
 8003a10:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003a14:	2300      	movs	r3, #0
 8003a16:	2410      	movs	r4, #16
 8003a18:	428c      	cmp	r4, r1
 8003a1a:	bf2c      	ite	cs
 8003a1c:	4619      	movcs	r1, r3
 8003a1e:	f043 0101 	orrcc.w	r1, r3, #1
 8003a22:	2900      	cmp	r1, #0
 8003a24:	d0d4      	beq.n	80039d0 <_malloc_r+0x20>
 8003a26:	230c      	movs	r3, #12
 8003a28:	2700      	movs	r7, #0
 8003a2a:	602b      	str	r3, [r5, #0]
 8003a2c:	4638      	mov	r0, r7
 8003a2e:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003a32:	ea5f 2e54 	movs.w	lr, r4, lsr #9
 8003a36:	bf04      	itt	eq
 8003a38:	ea4f 0ed4 	moveq.w	lr, r4, lsr #3
 8003a3c:	ea4f 01ce 	moveq.w	r1, lr, lsl #3
 8003a40:	f040 8081 	bne.w	8003b46 <_malloc_r+0x196>
 8003a44:	4e63      	ldr	r6, [pc, #396]	; (8003bd4 <_malloc_r+0x224>)
 8003a46:	1871      	adds	r1, r6, r1
 8003a48:	68cf      	ldr	r7, [r1, #12]
 8003a4a:	42b9      	cmp	r1, r7
 8003a4c:	d106      	bne.n	8003a5c <_malloc_r+0xac>
 8003a4e:	e00d      	b.n	8003a6c <_malloc_r+0xbc>
 8003a50:	2b00      	cmp	r3, #0
 8003a52:	f280 8169 	bge.w	8003d28 <_malloc_r+0x378>
 8003a56:	68ff      	ldr	r7, [r7, #12]
 8003a58:	42b9      	cmp	r1, r7
 8003a5a:	d007      	beq.n	8003a6c <_malloc_r+0xbc>
 8003a5c:	687a      	ldr	r2, [r7, #4]
 8003a5e:	f022 0203 	bic.w	r2, r2, #3
 8003a62:	1b13      	subs	r3, r2, r4
 8003a64:	2b0f      	cmp	r3, #15
 8003a66:	ddf3      	ble.n	8003a50 <_malloc_r+0xa0>
 8003a68:	f10e 3eff 	add.w	lr, lr, #4294967295	; 0xffffffff
 8003a6c:	f10e 0e01 	add.w	lr, lr, #1
 8003a70:	4a58      	ldr	r2, [pc, #352]	; (8003bd4 <_malloc_r+0x224>)
 8003a72:	6937      	ldr	r7, [r6, #16]
 8003a74:	f102 0c08 	add.w	ip, r2, #8
 8003a78:	4567      	cmp	r7, ip
 8003a7a:	bf08      	it	eq
 8003a7c:	6853      	ldreq	r3, [r2, #4]
 8003a7e:	d023      	beq.n	8003ac8 <_malloc_r+0x118>
 8003a80:	687b      	ldr	r3, [r7, #4]
 8003a82:	f023 0303 	bic.w	r3, r3, #3
 8003a86:	1b19      	subs	r1, r3, r4
 8003a88:	290f      	cmp	r1, #15
 8003a8a:	f300 81b4 	bgt.w	8003df6 <_malloc_r+0x446>
 8003a8e:	2900      	cmp	r1, #0
 8003a90:	f8c2 c014 	str.w	ip, [r2, #20]
 8003a94:	f8c2 c010 	str.w	ip, [r2, #16]
 8003a98:	f280 808f 	bge.w	8003bba <_malloc_r+0x20a>
 8003a9c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003aa0:	f080 8161 	bcs.w	8003d66 <_malloc_r+0x3b6>
 8003aa4:	08db      	lsrs	r3, r3, #3
 8003aa6:	eb02 01c3 	add.w	r1, r2, r3, lsl #3
 8003aaa:	f8d2 8004 	ldr.w	r8, [r2, #4]
 8003aae:	6888      	ldr	r0, [r1, #8]
 8003ab0:	60f9      	str	r1, [r7, #12]
 8003ab2:	109b      	asrs	r3, r3, #2
 8003ab4:	f04f 0901 	mov.w	r9, #1
 8003ab8:	fa09 f303 	lsl.w	r3, r9, r3
 8003abc:	ea43 0308 	orr.w	r3, r3, r8
 8003ac0:	60b8      	str	r0, [r7, #8]
 8003ac2:	6053      	str	r3, [r2, #4]
 8003ac4:	608f      	str	r7, [r1, #8]
 8003ac6:	60c7      	str	r7, [r0, #12]
 8003ac8:	2001      	movs	r0, #1
 8003aca:	ea4f 02ae 	mov.w	r2, lr, asr #2
 8003ace:	4090      	lsls	r0, r2
 8003ad0:	4298      	cmp	r0, r3
 8003ad2:	f200 8081 	bhi.w	8003bd8 <_malloc_r+0x228>
 8003ad6:	4203      	tst	r3, r0
 8003ad8:	d106      	bne.n	8003ae8 <_malloc_r+0x138>
 8003ada:	f02e 0e03 	bic.w	lr, lr, #3
 8003ade:	0040      	lsls	r0, r0, #1
 8003ae0:	4203      	tst	r3, r0
 8003ae2:	f10e 0e04 	add.w	lr, lr, #4
 8003ae6:	d0fa      	beq.n	8003ade <_malloc_r+0x12e>
 8003ae8:	eb06 09ce 	add.w	r9, r6, lr, lsl #3
 8003aec:	464f      	mov	r7, r9
 8003aee:	46f0      	mov	r8, lr
 8003af0:	68fb      	ldr	r3, [r7, #12]
 8003af2:	429f      	cmp	r7, r3
 8003af4:	d107      	bne.n	8003b06 <_malloc_r+0x156>
 8003af6:	e191      	b.n	8003e1c <_malloc_r+0x46c>
 8003af8:	2a00      	cmp	r2, #0
 8003afa:	f280 81b7 	bge.w	8003e6c <_malloc_r+0x4bc>
 8003afe:	68db      	ldr	r3, [r3, #12]
 8003b00:	429f      	cmp	r7, r3
 8003b02:	f000 818b 	beq.w	8003e1c <_malloc_r+0x46c>
 8003b06:	6859      	ldr	r1, [r3, #4]
 8003b08:	f021 0103 	bic.w	r1, r1, #3
 8003b0c:	1b0a      	subs	r2, r1, r4
 8003b0e:	2a0f      	cmp	r2, #15
 8003b10:	ddf2      	ble.n	8003af8 <_malloc_r+0x148>
 8003b12:	461f      	mov	r7, r3
 8003b14:	1919      	adds	r1, r3, r4
 8003b16:	68d8      	ldr	r0, [r3, #12]
 8003b18:	f857 ef08 	ldr.w	lr, [r7, #8]!
 8003b1c:	508a      	str	r2, [r1, r2]
 8003b1e:	f044 0401 	orr.w	r4, r4, #1
 8003b22:	f042 0201 	orr.w	r2, r2, #1
 8003b26:	f8ce 000c 	str.w	r0, [lr, #12]
 8003b2a:	f8c0 e008 	str.w	lr, [r0, #8]
 8003b2e:	605c      	str	r4, [r3, #4]
 8003b30:	6171      	str	r1, [r6, #20]
 8003b32:	6131      	str	r1, [r6, #16]
 8003b34:	f8c1 c00c 	str.w	ip, [r1, #12]
 8003b38:	f8c1 c008 	str.w	ip, [r1, #8]
 8003b3c:	604a      	str	r2, [r1, #4]
 8003b3e:	4628      	mov	r0, r5
 8003b40:	f000 fa6e 	bl	8004020 <__malloc_unlock>
 8003b44:	e763      	b.n	8003a0e <_malloc_r+0x5e>
 8003b46:	f1be 0f04 	cmp.w	lr, #4
 8003b4a:	bf9e      	ittt	ls
 8003b4c:	ea4f 1e94 	movls.w	lr, r4, lsr #6
 8003b50:	f10e 0e38 	addls.w	lr, lr, #56	; 0x38
 8003b54:	ea4f 01ce 	movls.w	r1, lr, lsl #3
 8003b58:	f67f af74 	bls.w	8003a44 <_malloc_r+0x94>
 8003b5c:	f1be 0f14 	cmp.w	lr, #20
 8003b60:	bf9c      	itt	ls
 8003b62:	f10e 0e5b 	addls.w	lr, lr, #91	; 0x5b
 8003b66:	ea4f 01ce 	movls.w	r1, lr, lsl #3
 8003b6a:	f67f af6b 	bls.w	8003a44 <_malloc_r+0x94>
 8003b6e:	f1be 0f54 	cmp.w	lr, #84	; 0x54
 8003b72:	bf9e      	ittt	ls
 8003b74:	ea4f 3e14 	movls.w	lr, r4, lsr #12
 8003b78:	f10e 0e6e 	addls.w	lr, lr, #110	; 0x6e
 8003b7c:	ea4f 01ce 	movls.w	r1, lr, lsl #3
 8003b80:	f67f af60 	bls.w	8003a44 <_malloc_r+0x94>
 8003b84:	f5be 7faa 	cmp.w	lr, #340	; 0x154
 8003b88:	bf9e      	ittt	ls
 8003b8a:	ea4f 3ed4 	movls.w	lr, r4, lsr #15
 8003b8e:	f10e 0e77 	addls.w	lr, lr, #119	; 0x77
 8003b92:	ea4f 01ce 	movls.w	r1, lr, lsl #3
 8003b96:	f67f af55 	bls.w	8003a44 <_malloc_r+0x94>
 8003b9a:	f240 5354 	movw	r3, #1364	; 0x554
 8003b9e:	459e      	cmp	lr, r3
 8003ba0:	bf9d      	ittte	ls
 8003ba2:	ea4f 4e94 	movls.w	lr, r4, lsr #18
 8003ba6:	f10e 0e7c 	addls.w	lr, lr, #124	; 0x7c
 8003baa:	ea4f 01ce 	movls.w	r1, lr, lsl #3
 8003bae:	f44f 717c 	movhi.w	r1, #1008	; 0x3f0
 8003bb2:	bf88      	it	hi
 8003bb4:	f04f 0e7e 	movhi.w	lr, #126	; 0x7e
 8003bb8:	e744      	b.n	8003a44 <_malloc_r+0x94>
 8003bba:	18fb      	adds	r3, r7, r3
 8003bbc:	4628      	mov	r0, r5
 8003bbe:	685a      	ldr	r2, [r3, #4]
 8003bc0:	f042 0201 	orr.w	r2, r2, #1
 8003bc4:	605a      	str	r2, [r3, #4]
 8003bc6:	3708      	adds	r7, #8
 8003bc8:	f000 fa2a 	bl	8004020 <__malloc_unlock>
 8003bcc:	4638      	mov	r0, r7
 8003bce:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003bd2:	bf00      	nop
 8003bd4:	2000054c 	.word	0x2000054c
 8003bd8:	68b7      	ldr	r7, [r6, #8]
 8003bda:	687b      	ldr	r3, [r7, #4]
 8003bdc:	f023 0803 	bic.w	r8, r3, #3
 8003be0:	4544      	cmp	r4, r8
 8003be2:	ebc4 0208 	rsb	r2, r4, r8
 8003be6:	bf94      	ite	ls
 8003be8:	2300      	movls	r3, #0
 8003bea:	2301      	movhi	r3, #1
 8003bec:	2a0f      	cmp	r2, #15
 8003bee:	bfd8      	it	le
 8003bf0:	f043 0301 	orrle.w	r3, r3, #1
 8003bf4:	2b00      	cmp	r3, #0
 8003bf6:	f000 80a7 	beq.w	8003d48 <_malloc_r+0x398>
 8003bfa:	4bb3      	ldr	r3, [pc, #716]	; (8003ec8 <_malloc_r+0x518>)
 8003bfc:	f8df a2cc 	ldr.w	sl, [pc, #716]	; 8003ecc <_malloc_r+0x51c>
 8003c00:	f8d3 2408 	ldr.w	r2, [r3, #1032]	; 0x408
 8003c04:	f8da 3000 	ldr.w	r3, [sl]
 8003c08:	3201      	adds	r2, #1
 8003c0a:	4423      	add	r3, r4
 8003c0c:	bf08      	it	eq
 8003c0e:	f103 0b10 	addeq.w	fp, r3, #16
 8003c12:	d006      	beq.n	8003c22 <_malloc_r+0x272>
 8003c14:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003c18:	330f      	adds	r3, #15
 8003c1a:	f423 637f 	bic.w	r3, r3, #4080	; 0xff0
 8003c1e:	f023 0b0f 	bic.w	fp, r3, #15
 8003c22:	4628      	mov	r0, r5
 8003c24:	4659      	mov	r1, fp
 8003c26:	f000 fe89 	bl	800493c <_sbrk_r>
 8003c2a:	f1b0 3fff 	cmp.w	r0, #4294967295	; 0xffffffff
 8003c2e:	4681      	mov	r9, r0
 8003c30:	f000 8144 	beq.w	8003ebc <_malloc_r+0x50c>
 8003c34:	eb07 0208 	add.w	r2, r7, r8
 8003c38:	4282      	cmp	r2, r0
 8003c3a:	f200 8126 	bhi.w	8003e8a <_malloc_r+0x4da>
 8003c3e:	f8da 3004 	ldr.w	r3, [sl, #4]
 8003c42:	454a      	cmp	r2, r9
 8003c44:	445b      	add	r3, fp
 8003c46:	f8ca 3004 	str.w	r3, [sl, #4]
 8003c4a:	f000 8141 	beq.w	8003ed0 <_malloc_r+0x520>
 8003c4e:	f8d6 1408 	ldr.w	r1, [r6, #1032]	; 0x408
 8003c52:	3101      	adds	r1, #1
 8003c54:	bf15      	itete	ne
 8003c56:	ebc2 0209 	rsbne	r2, r2, r9
 8003c5a:	4b9b      	ldreq	r3, [pc, #620]	; (8003ec8 <_malloc_r+0x518>)
 8003c5c:	189b      	addne	r3, r3, r2
 8003c5e:	f8c3 9408 	streq.w	r9, [r3, #1032]	; 0x408
 8003c62:	bf18      	it	ne
 8003c64:	f8ca 3004 	strne.w	r3, [sl, #4]
 8003c68:	f019 0307 	ands.w	r3, r9, #7
 8003c6c:	bf1f      	itttt	ne
 8003c6e:	f1c3 0208 	rsbne	r2, r3, #8
 8003c72:	4491      	addne	r9, r2
 8003c74:	f5c3 5380 	rsbne	r3, r3, #4096	; 0x1000
 8003c78:	f103 0208 	addne.w	r2, r3, #8
 8003c7c:	eb09 030b 	add.w	r3, r9, fp
 8003c80:	bf08      	it	eq
 8003c82:	f44f 5280 	moveq.w	r2, #4096	; 0x1000
 8003c86:	051b      	lsls	r3, r3, #20
 8003c88:	0d1b      	lsrs	r3, r3, #20
 8003c8a:	ebc3 0b02 	rsb	fp, r3, r2
 8003c8e:	4628      	mov	r0, r5
 8003c90:	4659      	mov	r1, fp
 8003c92:	f000 fe53 	bl	800493c <_sbrk_r>
 8003c96:	1c43      	adds	r3, r0, #1
 8003c98:	f000 8126 	beq.w	8003ee8 <_malloc_r+0x538>
 8003c9c:	ebc9 0200 	rsb	r2, r9, r0
 8003ca0:	445a      	add	r2, fp
 8003ca2:	f042 0201 	orr.w	r2, r2, #1
 8003ca6:	f8da 3004 	ldr.w	r3, [sl, #4]
 8003caa:	f8c6 9008 	str.w	r9, [r6, #8]
 8003cae:	445b      	add	r3, fp
 8003cb0:	42b7      	cmp	r7, r6
 8003cb2:	f8ca 3004 	str.w	r3, [sl, #4]
 8003cb6:	f8c9 2004 	str.w	r2, [r9, #4]
 8003cba:	d015      	beq.n	8003ce8 <_malloc_r+0x338>
 8003cbc:	f1b8 0f0f 	cmp.w	r8, #15
 8003cc0:	f240 80f6 	bls.w	8003eb0 <_malloc_r+0x500>
 8003cc4:	6878      	ldr	r0, [r7, #4]
 8003cc6:	f1a8 020c 	sub.w	r2, r8, #12
 8003cca:	f022 0207 	bic.w	r2, r2, #7
 8003cce:	18b9      	adds	r1, r7, r2
 8003cd0:	f000 0e01 	and.w	lr, r0, #1
 8003cd4:	ea42 0e0e 	orr.w	lr, r2, lr
 8003cd8:	2005      	movs	r0, #5
 8003cda:	2a0f      	cmp	r2, #15
 8003cdc:	f8c7 e004 	str.w	lr, [r7, #4]
 8003ce0:	6048      	str	r0, [r1, #4]
 8003ce2:	6088      	str	r0, [r1, #8]
 8003ce4:	f200 8104 	bhi.w	8003ef0 <_malloc_r+0x540>
 8003ce8:	f8da 202c 	ldr.w	r2, [sl, #44]	; 0x2c
 8003cec:	68b7      	ldr	r7, [r6, #8]
 8003cee:	4293      	cmp	r3, r2
 8003cf0:	bf84      	itt	hi
 8003cf2:	4a76      	ldrhi	r2, [pc, #472]	; (8003ecc <_malloc_r+0x51c>)
 8003cf4:	62d3      	strhi	r3, [r2, #44]	; 0x2c
 8003cf6:	f8da 2030 	ldr.w	r2, [sl, #48]	; 0x30
 8003cfa:	4293      	cmp	r3, r2
 8003cfc:	bf84      	itt	hi
 8003cfe:	4a73      	ldrhi	r2, [pc, #460]	; (8003ecc <_malloc_r+0x51c>)
 8003d00:	6313      	strhi	r3, [r2, #48]	; 0x30
 8003d02:	687b      	ldr	r3, [r7, #4]
 8003d04:	f023 0303 	bic.w	r3, r3, #3
 8003d08:	429c      	cmp	r4, r3
 8003d0a:	ebc4 0203 	rsb	r2, r4, r3
 8003d0e:	bf94      	ite	ls
 8003d10:	2300      	movls	r3, #0
 8003d12:	2301      	movhi	r3, #1
 8003d14:	2a0f      	cmp	r2, #15
 8003d16:	bfd8      	it	le
 8003d18:	f043 0301 	orrle.w	r3, r3, #1
 8003d1c:	b1a3      	cbz	r3, 8003d48 <_malloc_r+0x398>
 8003d1e:	4628      	mov	r0, r5
 8003d20:	f000 f97e 	bl	8004020 <__malloc_unlock>
 8003d24:	2700      	movs	r7, #0
 8003d26:	e672      	b.n	8003a0e <_malloc_r+0x5e>
 8003d28:	18ba      	adds	r2, r7, r2
 8003d2a:	68fb      	ldr	r3, [r7, #12]
 8003d2c:	6850      	ldr	r0, [r2, #4]
 8003d2e:	68b9      	ldr	r1, [r7, #8]
 8003d30:	f040 0001 	orr.w	r0, r0, #1
 8003d34:	6050      	str	r0, [r2, #4]
 8003d36:	60cb      	str	r3, [r1, #12]
 8003d38:	4628      	mov	r0, r5
 8003d3a:	6099      	str	r1, [r3, #8]
 8003d3c:	3708      	adds	r7, #8
 8003d3e:	f000 f96f 	bl	8004020 <__malloc_unlock>
 8003d42:	4638      	mov	r0, r7
 8003d44:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003d48:	193b      	adds	r3, r7, r4
 8003d4a:	f042 0201 	orr.w	r2, r2, #1
 8003d4e:	f044 0401 	orr.w	r4, r4, #1
 8003d52:	607c      	str	r4, [r7, #4]
 8003d54:	4628      	mov	r0, r5
 8003d56:	605a      	str	r2, [r3, #4]
 8003d58:	3708      	adds	r7, #8
 8003d5a:	60b3      	str	r3, [r6, #8]
 8003d5c:	f000 f960 	bl	8004020 <__malloc_unlock>
 8003d60:	4638      	mov	r0, r7
 8003d62:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003d66:	0a5a      	lsrs	r2, r3, #9
 8003d68:	2a04      	cmp	r2, #4
 8003d6a:	bf9e      	ittt	ls
 8003d6c:	ea4f 1893 	movls.w	r8, r3, lsr #6
 8003d70:	f108 0838 	addls.w	r8, r8, #56	; 0x38
 8003d74:	ea4f 00c8 	movls.w	r0, r8, lsl #3
 8003d78:	d928      	bls.n	8003dcc <_malloc_r+0x41c>
 8003d7a:	2a14      	cmp	r2, #20
 8003d7c:	bf9c      	itt	ls
 8003d7e:	f102 085b 	addls.w	r8, r2, #91	; 0x5b
 8003d82:	ea4f 00c8 	movls.w	r0, r8, lsl #3
 8003d86:	d921      	bls.n	8003dcc <_malloc_r+0x41c>
 8003d88:	2a54      	cmp	r2, #84	; 0x54
 8003d8a:	bf9e      	ittt	ls
 8003d8c:	ea4f 3813 	movls.w	r8, r3, lsr #12
 8003d90:	f108 086e 	addls.w	r8, r8, #110	; 0x6e
 8003d94:	ea4f 00c8 	movls.w	r0, r8, lsl #3
 8003d98:	d918      	bls.n	8003dcc <_malloc_r+0x41c>
 8003d9a:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
 8003d9e:	bf9e      	ittt	ls
 8003da0:	ea4f 38d3 	movls.w	r8, r3, lsr #15
 8003da4:	f108 0877 	addls.w	r8, r8, #119	; 0x77
 8003da8:	ea4f 00c8 	movls.w	r0, r8, lsl #3
 8003dac:	d90e      	bls.n	8003dcc <_malloc_r+0x41c>
 8003dae:	f240 5154 	movw	r1, #1364	; 0x554
 8003db2:	428a      	cmp	r2, r1
 8003db4:	bf9d      	ittte	ls
 8003db6:	ea4f 4893 	movls.w	r8, r3, lsr #18
 8003dba:	f108 087c 	addls.w	r8, r8, #124	; 0x7c
 8003dbe:	ea4f 00c8 	movls.w	r0, r8, lsl #3
 8003dc2:	f44f 707c 	movhi.w	r0, #1008	; 0x3f0
 8003dc6:	bf88      	it	hi
 8003dc8:	f04f 087e 	movhi.w	r8, #126	; 0x7e
 8003dcc:	1830      	adds	r0, r6, r0
 8003dce:	493e      	ldr	r1, [pc, #248]	; (8003ec8 <_malloc_r+0x518>)
 8003dd0:	6882      	ldr	r2, [r0, #8]
 8003dd2:	4282      	cmp	r2, r0
 8003dd4:	d103      	bne.n	8003dde <_malloc_r+0x42e>
 8003dd6:	e061      	b.n	8003e9c <_malloc_r+0x4ec>
 8003dd8:	6892      	ldr	r2, [r2, #8]
 8003dda:	4290      	cmp	r0, r2
 8003ddc:	d004      	beq.n	8003de8 <_malloc_r+0x438>
 8003dde:	6851      	ldr	r1, [r2, #4]
 8003de0:	f021 0103 	bic.w	r1, r1, #3
 8003de4:	428b      	cmp	r3, r1
 8003de6:	d3f7      	bcc.n	8003dd8 <_malloc_r+0x428>
 8003de8:	68d1      	ldr	r1, [r2, #12]
 8003dea:	6873      	ldr	r3, [r6, #4]
 8003dec:	60f9      	str	r1, [r7, #12]
 8003dee:	60ba      	str	r2, [r7, #8]
 8003df0:	60d7      	str	r7, [r2, #12]
 8003df2:	608f      	str	r7, [r1, #8]
 8003df4:	e668      	b.n	8003ac8 <_malloc_r+0x118>
 8003df6:	193b      	adds	r3, r7, r4
 8003df8:	f041 0001 	orr.w	r0, r1, #1
 8003dfc:	f044 0401 	orr.w	r4, r4, #1
 8003e00:	607c      	str	r4, [r7, #4]
 8003e02:	6153      	str	r3, [r2, #20]
 8003e04:	6113      	str	r3, [r2, #16]
 8003e06:	6058      	str	r0, [r3, #4]
 8003e08:	f8c3 c00c 	str.w	ip, [r3, #12]
 8003e0c:	f8c3 c008 	str.w	ip, [r3, #8]
 8003e10:	5059      	str	r1, [r3, r1]
 8003e12:	4628      	mov	r0, r5
 8003e14:	f000 f904 	bl	8004020 <__malloc_unlock>
 8003e18:	3708      	adds	r7, #8
 8003e1a:	e5f8      	b.n	8003a0e <_malloc_r+0x5e>
 8003e1c:	f108 0801 	add.w	r8, r8, #1
 8003e20:	3708      	adds	r7, #8
 8003e22:	f018 0f03 	tst.w	r8, #3
 8003e26:	f47f ae63 	bne.w	8003af0 <_malloc_r+0x140>
 8003e2a:	464b      	mov	r3, r9
 8003e2c:	f01e 0f03 	tst.w	lr, #3
 8003e30:	f1a3 0208 	sub.w	r2, r3, #8
 8003e34:	f10e 3eff 	add.w	lr, lr, #4294967295	; 0xffffffff
 8003e38:	d062      	beq.n	8003f00 <_malloc_r+0x550>
 8003e3a:	681b      	ldr	r3, [r3, #0]
 8003e3c:	4293      	cmp	r3, r2
 8003e3e:	d0f5      	beq.n	8003e2c <_malloc_r+0x47c>
 8003e40:	6873      	ldr	r3, [r6, #4]
 8003e42:	0040      	lsls	r0, r0, #1
 8003e44:	4298      	cmp	r0, r3
 8003e46:	f63f aec7 	bhi.w	8003bd8 <_malloc_r+0x228>
 8003e4a:	2800      	cmp	r0, #0
 8003e4c:	f43f aec4 	beq.w	8003bd8 <_malloc_r+0x228>
 8003e50:	4218      	tst	r0, r3
 8003e52:	d05a      	beq.n	8003f0a <_malloc_r+0x55a>
 8003e54:	46c6      	mov	lr, r8
 8003e56:	e647      	b.n	8003ae8 <_malloc_r+0x138>
 8003e58:	f107 0308 	add.w	r3, r7, #8
 8003e5c:	697f      	ldr	r7, [r7, #20]
 8003e5e:	42bb      	cmp	r3, r7
 8003e60:	bf08      	it	eq
 8003e62:	f10e 0e02 	addeq.w	lr, lr, #2
 8003e66:	f43f ae03 	beq.w	8003a70 <_malloc_r+0xc0>
 8003e6a:	e5c0      	b.n	80039ee <_malloc_r+0x3e>
 8003e6c:	1859      	adds	r1, r3, r1
 8003e6e:	461f      	mov	r7, r3
 8003e70:	6848      	ldr	r0, [r1, #4]
 8003e72:	68db      	ldr	r3, [r3, #12]
 8003e74:	f857 2f08 	ldr.w	r2, [r7, #8]!
 8003e78:	f040 0001 	orr.w	r0, r0, #1
 8003e7c:	6048      	str	r0, [r1, #4]
 8003e7e:	60d3      	str	r3, [r2, #12]
 8003e80:	609a      	str	r2, [r3, #8]
 8003e82:	4628      	mov	r0, r5
 8003e84:	f000 f8cc 	bl	8004020 <__malloc_unlock>
 8003e88:	e5c1      	b.n	8003a0e <_malloc_r+0x5e>
 8003e8a:	42b7      	cmp	r7, r6
 8003e8c:	f43f aed7 	beq.w	8003c3e <_malloc_r+0x28e>
 8003e90:	4b0d      	ldr	r3, [pc, #52]	; (8003ec8 <_malloc_r+0x518>)
 8003e92:	689f      	ldr	r7, [r3, #8]
 8003e94:	687b      	ldr	r3, [r7, #4]
 8003e96:	f023 0303 	bic.w	r3, r3, #3
 8003e9a:	e735      	b.n	8003d08 <_malloc_r+0x358>
 8003e9c:	684b      	ldr	r3, [r1, #4]
 8003e9e:	ea4f 08a8 	mov.w	r8, r8, asr #2
 8003ea2:	2001      	movs	r0, #1
 8003ea4:	fa00 f008 	lsl.w	r0, r0, r8
 8003ea8:	4303      	orrs	r3, r0
 8003eaa:	604b      	str	r3, [r1, #4]
 8003eac:	4611      	mov	r1, r2
 8003eae:	e79d      	b.n	8003dec <_malloc_r+0x43c>
 8003eb0:	2301      	movs	r3, #1
 8003eb2:	f8c9 3004 	str.w	r3, [r9, #4]
 8003eb6:	464f      	mov	r7, r9
 8003eb8:	2300      	movs	r3, #0
 8003eba:	e725      	b.n	8003d08 <_malloc_r+0x358>
 8003ebc:	68b7      	ldr	r7, [r6, #8]
 8003ebe:	687b      	ldr	r3, [r7, #4]
 8003ec0:	f023 0303 	bic.w	r3, r3, #3
 8003ec4:	e720      	b.n	8003d08 <_malloc_r+0x358>
 8003ec6:	bf00      	nop
 8003ec8:	2000054c 	.word	0x2000054c
 8003ecc:	20000978 	.word	0x20000978
 8003ed0:	0511      	lsls	r1, r2, #20
 8003ed2:	0d09      	lsrs	r1, r1, #20
 8003ed4:	2900      	cmp	r1, #0
 8003ed6:	f47f aeba 	bne.w	8003c4e <_malloc_r+0x29e>
 8003eda:	68b2      	ldr	r2, [r6, #8]
 8003edc:	eb0b 0108 	add.w	r1, fp, r8
 8003ee0:	f041 0101 	orr.w	r1, r1, #1
 8003ee4:	6051      	str	r1, [r2, #4]
 8003ee6:	e6ff      	b.n	8003ce8 <_malloc_r+0x338>
 8003ee8:	2201      	movs	r2, #1
 8003eea:	f04f 0b00 	mov.w	fp, #0
 8003eee:	e6da      	b.n	8003ca6 <_malloc_r+0x2f6>
 8003ef0:	4628      	mov	r0, r5
 8003ef2:	f107 0108 	add.w	r1, r7, #8
 8003ef6:	f7ff fc4f 	bl	8003798 <_free_r>
 8003efa:	4b06      	ldr	r3, [pc, #24]	; (8003f14 <_malloc_r+0x564>)
 8003efc:	685b      	ldr	r3, [r3, #4]
 8003efe:	e6f3      	b.n	8003ce8 <_malloc_r+0x338>
 8003f00:	6873      	ldr	r3, [r6, #4]
 8003f02:	ea23 0300 	bic.w	r3, r3, r0
 8003f06:	6073      	str	r3, [r6, #4]
 8003f08:	e79b      	b.n	8003e42 <_malloc_r+0x492>
 8003f0a:	0040      	lsls	r0, r0, #1
 8003f0c:	f108 0804 	add.w	r8, r8, #4
 8003f10:	e79e      	b.n	8003e50 <_malloc_r+0x4a0>
 8003f12:	bf00      	nop
 8003f14:	20000978 	.word	0x20000978

08003f18 <memchr>:
 8003f18:	0783      	lsls	r3, r0, #30
 8003f1a:	b470      	push	{r4, r5, r6}
 8003f1c:	b2c9      	uxtb	r1, r1
 8003f1e:	d00f      	beq.n	8003f40 <memchr+0x28>
 8003f20:	2a00      	cmp	r2, #0
 8003f22:	d033      	beq.n	8003f8c <memchr+0x74>
 8003f24:	7803      	ldrb	r3, [r0, #0]
 8003f26:	3a01      	subs	r2, #1
 8003f28:	428b      	cmp	r3, r1
 8003f2a:	d106      	bne.n	8003f3a <memchr+0x22>
 8003f2c:	e01d      	b.n	8003f6a <memchr+0x52>
 8003f2e:	2a00      	cmp	r2, #0
 8003f30:	d02c      	beq.n	8003f8c <memchr+0x74>
 8003f32:	7803      	ldrb	r3, [r0, #0]
 8003f34:	3a01      	subs	r2, #1
 8003f36:	428b      	cmp	r3, r1
 8003f38:	d017      	beq.n	8003f6a <memchr+0x52>
 8003f3a:	3001      	adds	r0, #1
 8003f3c:	0783      	lsls	r3, r0, #30
 8003f3e:	d1f6      	bne.n	8003f2e <memchr+0x16>
 8003f40:	2a03      	cmp	r2, #3
 8003f42:	bf84      	itt	hi
 8003f44:	ea41 2601 	orrhi.w	r6, r1, r1, lsl #8
 8003f48:	ea46 4606 	orrhi.w	r6, r6, r6, lsl #16
 8003f4c:	d80f      	bhi.n	8003f6e <memchr+0x56>
 8003f4e:	b1ea      	cbz	r2, 8003f8c <memchr+0x74>
 8003f50:	7803      	ldrb	r3, [r0, #0]
 8003f52:	3a01      	subs	r2, #1
 8003f54:	428b      	cmp	r3, r1
 8003f56:	4402      	add	r2, r0
 8003f58:	d104      	bne.n	8003f64 <memchr+0x4c>
 8003f5a:	e006      	b.n	8003f6a <memchr+0x52>
 8003f5c:	f810 3f01 	ldrb.w	r3, [r0, #1]!
 8003f60:	428b      	cmp	r3, r1
 8003f62:	d002      	beq.n	8003f6a <memchr+0x52>
 8003f64:	4290      	cmp	r0, r2
 8003f66:	d1f9      	bne.n	8003f5c <memchr+0x44>
 8003f68:	2000      	movs	r0, #0
 8003f6a:	bc70      	pop	{r4, r5, r6}
 8003f6c:	4770      	bx	lr
 8003f6e:	4604      	mov	r4, r0
 8003f70:	3004      	adds	r0, #4
 8003f72:	6823      	ldr	r3, [r4, #0]
 8003f74:	4073      	eors	r3, r6
 8003f76:	f1a3 3501 	sub.w	r5, r3, #16843009	; 0x1010101
 8003f7a:	ea25 0303 	bic.w	r3, r5, r3
 8003f7e:	f013 3f80 	tst.w	r3, #2155905152	; 0x80808080
 8003f82:	d105      	bne.n	8003f90 <memchr+0x78>
 8003f84:	3a04      	subs	r2, #4
 8003f86:	2a03      	cmp	r2, #3
 8003f88:	d8f1      	bhi.n	8003f6e <memchr+0x56>
 8003f8a:	e7e0      	b.n	8003f4e <memchr+0x36>
 8003f8c:	4610      	mov	r0, r2
 8003f8e:	e7ec      	b.n	8003f6a <memchr+0x52>
 8003f90:	4620      	mov	r0, r4
 8003f92:	e7dc      	b.n	8003f4e <memchr+0x36>

08003f94 <memcpy>:
 8003f94:	2a0f      	cmp	r2, #15
 8003f96:	b4f0      	push	{r4, r5, r6, r7}
 8003f98:	bf98      	it	ls
 8003f9a:	4603      	movls	r3, r0
 8003f9c:	d931      	bls.n	8004002 <memcpy+0x6e>
 8003f9e:	ea41 0300 	orr.w	r3, r1, r0
 8003fa2:	079b      	lsls	r3, r3, #30
 8003fa4:	d137      	bne.n	8004016 <memcpy+0x82>
 8003fa6:	460c      	mov	r4, r1
 8003fa8:	4603      	mov	r3, r0
 8003faa:	4615      	mov	r5, r2
 8003fac:	6826      	ldr	r6, [r4, #0]
 8003fae:	601e      	str	r6, [r3, #0]
 8003fb0:	6866      	ldr	r6, [r4, #4]
 8003fb2:	605e      	str	r6, [r3, #4]
 8003fb4:	68a6      	ldr	r6, [r4, #8]
 8003fb6:	609e      	str	r6, [r3, #8]
 8003fb8:	68e6      	ldr	r6, [r4, #12]
 8003fba:	3d10      	subs	r5, #16
 8003fbc:	60de      	str	r6, [r3, #12]
 8003fbe:	3410      	adds	r4, #16
 8003fc0:	3310      	adds	r3, #16
 8003fc2:	2d0f      	cmp	r5, #15
 8003fc4:	d8f2      	bhi.n	8003fac <memcpy+0x18>
 8003fc6:	f1a2 0410 	sub.w	r4, r2, #16
 8003fca:	f024 040f 	bic.w	r4, r4, #15
 8003fce:	f002 020f 	and.w	r2, r2, #15
 8003fd2:	3410      	adds	r4, #16
 8003fd4:	2a03      	cmp	r2, #3
 8003fd6:	eb00 0304 	add.w	r3, r0, r4
 8003fda:	4421      	add	r1, r4
 8003fdc:	d911      	bls.n	8004002 <memcpy+0x6e>
 8003fde:	1f0e      	subs	r6, r1, #4
 8003fe0:	461d      	mov	r5, r3
 8003fe2:	4614      	mov	r4, r2
 8003fe4:	f856 7f04 	ldr.w	r7, [r6, #4]!
 8003fe8:	3c04      	subs	r4, #4
 8003fea:	2c03      	cmp	r4, #3
 8003fec:	f845 7b04 	str.w	r7, [r5], #4
 8003ff0:	d8f8      	bhi.n	8003fe4 <memcpy+0x50>
 8003ff2:	1f14      	subs	r4, r2, #4
 8003ff4:	f024 0403 	bic.w	r4, r4, #3
 8003ff8:	3404      	adds	r4, #4
 8003ffa:	f002 0203 	and.w	r2, r2, #3
 8003ffe:	1909      	adds	r1, r1, r4
 8004000:	191b      	adds	r3, r3, r4
 8004002:	b132      	cbz	r2, 8004012 <memcpy+0x7e>
 8004004:	3901      	subs	r1, #1
 8004006:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 800400a:	3a01      	subs	r2, #1
 800400c:	f803 4b01 	strb.w	r4, [r3], #1
 8004010:	d1f9      	bne.n	8004006 <memcpy+0x72>
 8004012:	bcf0      	pop	{r4, r5, r6, r7}
 8004014:	4770      	bx	lr
 8004016:	4603      	mov	r3, r0
 8004018:	e7f4      	b.n	8004004 <memcpy+0x70>
 800401a:	bf00      	nop

0800401c <__malloc_lock>:
 800401c:	4770      	bx	lr
 800401e:	bf00      	nop

08004020 <__malloc_unlock>:
 8004020:	4770      	bx	lr
 8004022:	bf00      	nop

08004024 <_Balloc>:
 8004024:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
 8004026:	b570      	push	{r4, r5, r6, lr}
 8004028:	4605      	mov	r5, r0
 800402a:	460c      	mov	r4, r1
 800402c:	b14b      	cbz	r3, 8004042 <_Balloc+0x1e>
 800402e:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
 8004032:	b178      	cbz	r0, 8004054 <_Balloc+0x30>
 8004034:	6802      	ldr	r2, [r0, #0]
 8004036:	f843 2024 	str.w	r2, [r3, r4, lsl #2]
 800403a:	2300      	movs	r3, #0
 800403c:	6103      	str	r3, [r0, #16]
 800403e:	60c3      	str	r3, [r0, #12]
 8004040:	bd70      	pop	{r4, r5, r6, pc}
 8004042:	2104      	movs	r1, #4
 8004044:	2221      	movs	r2, #33	; 0x21
 8004046:	f001 fa7f 	bl	8005548 <_calloc_r>
 800404a:	4603      	mov	r3, r0
 800404c:	64e8      	str	r0, [r5, #76]	; 0x4c
 800404e:	2800      	cmp	r0, #0
 8004050:	d1ed      	bne.n	800402e <_Balloc+0xa>
 8004052:	bd70      	pop	{r4, r5, r6, pc}
 8004054:	2101      	movs	r1, #1
 8004056:	fa11 f604 	lsls.w	r6, r1, r4
 800405a:	1d72      	adds	r2, r6, #5
 800405c:	4628      	mov	r0, r5
 800405e:	0092      	lsls	r2, r2, #2
 8004060:	f001 fa72 	bl	8005548 <_calloc_r>
 8004064:	2800      	cmp	r0, #0
 8004066:	d0f4      	beq.n	8004052 <_Balloc+0x2e>
 8004068:	6044      	str	r4, [r0, #4]
 800406a:	6086      	str	r6, [r0, #8]
 800406c:	e7e5      	b.n	800403a <_Balloc+0x16>
 800406e:	bf00      	nop

08004070 <_Bfree>:
 8004070:	b131      	cbz	r1, 8004080 <_Bfree+0x10>
 8004072:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
 8004074:	684a      	ldr	r2, [r1, #4]
 8004076:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
 800407a:	6008      	str	r0, [r1, #0]
 800407c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
 8004080:	4770      	bx	lr
 8004082:	bf00      	nop

08004084 <__multadd>:
 8004084:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004086:	460d      	mov	r5, r1
 8004088:	4606      	mov	r6, r0
 800408a:	690c      	ldr	r4, [r1, #16]
 800408c:	f101 0014 	add.w	r0, r1, #20
 8004090:	b083      	sub	sp, #12
 8004092:	2100      	movs	r1, #0
 8004094:	6807      	ldr	r7, [r0, #0]
 8004096:	fa1f fc87 	uxth.w	ip, r7
 800409a:	0c3f      	lsrs	r7, r7, #16
 800409c:	fb02 330c 	mla	r3, r2, ip, r3
 80040a0:	fb02 f707 	mul.w	r7, r2, r7
 80040a4:	eb07 4713 	add.w	r7, r7, r3, lsr #16
 80040a8:	b29b      	uxth	r3, r3
 80040aa:	eb03 4307 	add.w	r3, r3, r7, lsl #16
 80040ae:	3101      	adds	r1, #1
 80040b0:	f840 3b04 	str.w	r3, [r0], #4
 80040b4:	0c3b      	lsrs	r3, r7, #16
 80040b6:	428c      	cmp	r4, r1
 80040b8:	dcec      	bgt.n	8004094 <__multadd+0x10>
 80040ba:	b13b      	cbz	r3, 80040cc <__multadd+0x48>
 80040bc:	68aa      	ldr	r2, [r5, #8]
 80040be:	4294      	cmp	r4, r2
 80040c0:	da07      	bge.n	80040d2 <__multadd+0x4e>
 80040c2:	eb05 0284 	add.w	r2, r5, r4, lsl #2
 80040c6:	3401      	adds	r4, #1
 80040c8:	6153      	str	r3, [r2, #20]
 80040ca:	612c      	str	r4, [r5, #16]
 80040cc:	4628      	mov	r0, r5
 80040ce:	b003      	add	sp, #12
 80040d0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80040d2:	6869      	ldr	r1, [r5, #4]
 80040d4:	9301      	str	r3, [sp, #4]
 80040d6:	3101      	adds	r1, #1
 80040d8:	4630      	mov	r0, r6
 80040da:	f7ff ffa3 	bl	8004024 <_Balloc>
 80040de:	692a      	ldr	r2, [r5, #16]
 80040e0:	3202      	adds	r2, #2
 80040e2:	f105 010c 	add.w	r1, r5, #12
 80040e6:	4607      	mov	r7, r0
 80040e8:	0092      	lsls	r2, r2, #2
 80040ea:	f100 000c 	add.w	r0, r0, #12
 80040ee:	f7ff ff51 	bl	8003f94 <memcpy>
 80040f2:	6869      	ldr	r1, [r5, #4]
 80040f4:	6cf2      	ldr	r2, [r6, #76]	; 0x4c
 80040f6:	9b01      	ldr	r3, [sp, #4]
 80040f8:	f852 0021 	ldr.w	r0, [r2, r1, lsl #2]
 80040fc:	6028      	str	r0, [r5, #0]
 80040fe:	f842 5021 	str.w	r5, [r2, r1, lsl #2]
 8004102:	463d      	mov	r5, r7
 8004104:	e7dd      	b.n	80040c2 <__multadd+0x3e>
 8004106:	bf00      	nop

08004108 <__s2b>:
 8004108:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800410c:	461e      	mov	r6, r3
 800410e:	f648 6339 	movw	r3, #36409	; 0x8e39
 8004112:	f106 0408 	add.w	r4, r6, #8
 8004116:	f6c3 03e3 	movt	r3, #14563	; 0x38e3
 800411a:	fb83 5304 	smull	r5, r3, r3, r4
 800411e:	17e4      	asrs	r4, r4, #31
 8004120:	ebc4 0363 	rsb	r3, r4, r3, asr #1
 8004124:	460f      	mov	r7, r1
 8004126:	2100      	movs	r1, #0
 8004128:	2b01      	cmp	r3, #1
 800412a:	4604      	mov	r4, r0
 800412c:	4690      	mov	r8, r2
 800412e:	dd05      	ble.n	800413c <__s2b+0x34>
 8004130:	2201      	movs	r2, #1
 8004132:	2100      	movs	r1, #0
 8004134:	0052      	lsls	r2, r2, #1
 8004136:	3101      	adds	r1, #1
 8004138:	4293      	cmp	r3, r2
 800413a:	dcfb      	bgt.n	8004134 <__s2b+0x2c>
 800413c:	4620      	mov	r0, r4
 800413e:	f7ff ff71 	bl	8004024 <_Balloc>
 8004142:	9b08      	ldr	r3, [sp, #32]
 8004144:	6143      	str	r3, [r0, #20]
 8004146:	2301      	movs	r3, #1
 8004148:	f1b8 0f09 	cmp.w	r8, #9
 800414c:	4601      	mov	r1, r0
 800414e:	6103      	str	r3, [r0, #16]
 8004150:	dd23      	ble.n	800419a <__s2b+0x92>
 8004152:	f107 0909 	add.w	r9, r7, #9
 8004156:	464d      	mov	r5, r9
 8004158:	4447      	add	r7, r8
 800415a:	f815 3b01 	ldrb.w	r3, [r5], #1
 800415e:	220a      	movs	r2, #10
 8004160:	3b30      	subs	r3, #48	; 0x30
 8004162:	4620      	mov	r0, r4
 8004164:	f7ff ff8e 	bl	8004084 <__multadd>
 8004168:	42bd      	cmp	r5, r7
 800416a:	4601      	mov	r1, r0
 800416c:	d1f5      	bne.n	800415a <__s2b+0x52>
 800416e:	eb09 0708 	add.w	r7, r9, r8
 8004172:	3f08      	subs	r7, #8
 8004174:	4546      	cmp	r6, r8
 8004176:	dd0d      	ble.n	8004194 <__s2b+0x8c>
 8004178:	ebc8 0707 	rsb	r7, r8, r7
 800417c:	f817 3008 	ldrb.w	r3, [r7, r8]
 8004180:	220a      	movs	r2, #10
 8004182:	3b30      	subs	r3, #48	; 0x30
 8004184:	4620      	mov	r0, r4
 8004186:	f7ff ff7d 	bl	8004084 <__multadd>
 800418a:	f108 0801 	add.w	r8, r8, #1
 800418e:	45b0      	cmp	r8, r6
 8004190:	4601      	mov	r1, r0
 8004192:	d1f3      	bne.n	800417c <__s2b+0x74>
 8004194:	4608      	mov	r0, r1
 8004196:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800419a:	370a      	adds	r7, #10
 800419c:	f04f 0809 	mov.w	r8, #9
 80041a0:	e7e8      	b.n	8004174 <__s2b+0x6c>
 80041a2:	bf00      	nop

080041a4 <__hi0bits>:
 80041a4:	4603      	mov	r3, r0
 80041a6:	2000      	movs	r0, #0
 80041a8:	0c1a      	lsrs	r2, r3, #16
 80041aa:	d101      	bne.n	80041b0 <__hi0bits+0xc>
 80041ac:	041b      	lsls	r3, r3, #16
 80041ae:	2010      	movs	r0, #16
 80041b0:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 80041b4:	d101      	bne.n	80041ba <__hi0bits+0x16>
 80041b6:	3008      	adds	r0, #8
 80041b8:	021b      	lsls	r3, r3, #8
 80041ba:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 80041be:	d101      	bne.n	80041c4 <__hi0bits+0x20>
 80041c0:	3004      	adds	r0, #4
 80041c2:	011b      	lsls	r3, r3, #4
 80041c4:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 80041c8:	d101      	bne.n	80041ce <__hi0bits+0x2a>
 80041ca:	3002      	adds	r0, #2
 80041cc:	009b      	lsls	r3, r3, #2
 80041ce:	2b00      	cmp	r3, #0
 80041d0:	db02      	blt.n	80041d8 <__hi0bits+0x34>
 80041d2:	005b      	lsls	r3, r3, #1
 80041d4:	d401      	bmi.n	80041da <__hi0bits+0x36>
 80041d6:	2020      	movs	r0, #32
 80041d8:	4770      	bx	lr
 80041da:	3001      	adds	r0, #1
 80041dc:	4770      	bx	lr
 80041de:	bf00      	nop

080041e0 <__lo0bits>:
 80041e0:	6803      	ldr	r3, [r0, #0]
 80041e2:	4602      	mov	r2, r0
 80041e4:	f013 0007 	ands.w	r0, r3, #7
 80041e8:	d007      	beq.n	80041fa <__lo0bits+0x1a>
 80041ea:	07d9      	lsls	r1, r3, #31
 80041ec:	d41f      	bmi.n	800422e <__lo0bits+0x4e>
 80041ee:	0798      	lsls	r0, r3, #30
 80041f0:	d41f      	bmi.n	8004232 <__lo0bits+0x52>
 80041f2:	089b      	lsrs	r3, r3, #2
 80041f4:	6013      	str	r3, [r2, #0]
 80041f6:	2002      	movs	r0, #2
 80041f8:	4770      	bx	lr
 80041fa:	b299      	uxth	r1, r3
 80041fc:	b909      	cbnz	r1, 8004202 <__lo0bits+0x22>
 80041fe:	0c1b      	lsrs	r3, r3, #16
 8004200:	2010      	movs	r0, #16
 8004202:	f013 0fff 	tst.w	r3, #255	; 0xff
 8004206:	d101      	bne.n	800420c <__lo0bits+0x2c>
 8004208:	3008      	adds	r0, #8
 800420a:	0a1b      	lsrs	r3, r3, #8
 800420c:	0719      	lsls	r1, r3, #28
 800420e:	d101      	bne.n	8004214 <__lo0bits+0x34>
 8004210:	3004      	adds	r0, #4
 8004212:	091b      	lsrs	r3, r3, #4
 8004214:	0799      	lsls	r1, r3, #30
 8004216:	d101      	bne.n	800421c <__lo0bits+0x3c>
 8004218:	3002      	adds	r0, #2
 800421a:	089b      	lsrs	r3, r3, #2
 800421c:	07d9      	lsls	r1, r3, #31
 800421e:	d404      	bmi.n	800422a <__lo0bits+0x4a>
 8004220:	085b      	lsrs	r3, r3, #1
 8004222:	d101      	bne.n	8004228 <__lo0bits+0x48>
 8004224:	2020      	movs	r0, #32
 8004226:	4770      	bx	lr
 8004228:	3001      	adds	r0, #1
 800422a:	6013      	str	r3, [r2, #0]
 800422c:	4770      	bx	lr
 800422e:	2000      	movs	r0, #0
 8004230:	4770      	bx	lr
 8004232:	085b      	lsrs	r3, r3, #1
 8004234:	6013      	str	r3, [r2, #0]
 8004236:	2001      	movs	r0, #1
 8004238:	4770      	bx	lr
 800423a:	bf00      	nop

0800423c <__i2b>:
 800423c:	b510      	push	{r4, lr}
 800423e:	460c      	mov	r4, r1
 8004240:	2101      	movs	r1, #1
 8004242:	f7ff feef 	bl	8004024 <_Balloc>
 8004246:	2201      	movs	r2, #1
 8004248:	6144      	str	r4, [r0, #20]
 800424a:	6102      	str	r2, [r0, #16]
 800424c:	bd10      	pop	{r4, pc}
 800424e:	bf00      	nop

08004250 <__multiply>:
 8004250:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004254:	690f      	ldr	r7, [r1, #16]
 8004256:	6916      	ldr	r6, [r2, #16]
 8004258:	42b7      	cmp	r7, r6
 800425a:	b085      	sub	sp, #20
 800425c:	460d      	mov	r5, r1
 800425e:	4692      	mov	sl, r2
 8004260:	da04      	bge.n	800426c <__multiply+0x1c>
 8004262:	463a      	mov	r2, r7
 8004264:	4655      	mov	r5, sl
 8004266:	4637      	mov	r7, r6
 8004268:	468a      	mov	sl, r1
 800426a:	4616      	mov	r6, r2
 800426c:	68ab      	ldr	r3, [r5, #8]
 800426e:	6869      	ldr	r1, [r5, #4]
 8004270:	19bc      	adds	r4, r7, r6
 8004272:	429c      	cmp	r4, r3
 8004274:	bfc8      	it	gt
 8004276:	3101      	addgt	r1, #1
 8004278:	f7ff fed4 	bl	8004024 <_Balloc>
 800427c:	1d21      	adds	r1, r4, #4
 800427e:	eb00 0b81 	add.w	fp, r0, r1, lsl #2
 8004282:	f100 0914 	add.w	r9, r0, #20
 8004286:	f10b 0b04 	add.w	fp, fp, #4
 800428a:	45d9      	cmp	r9, fp
 800428c:	9000      	str	r0, [sp, #0]
 800428e:	9101      	str	r1, [sp, #4]
 8004290:	d205      	bcs.n	800429e <__multiply+0x4e>
 8004292:	464b      	mov	r3, r9
 8004294:	2200      	movs	r2, #0
 8004296:	f843 2b04 	str.w	r2, [r3], #4
 800429a:	459b      	cmp	fp, r3
 800429c:	d8fb      	bhi.n	8004296 <__multiply+0x46>
 800429e:	eb0a 0686 	add.w	r6, sl, r6, lsl #2
 80042a2:	eb05 0787 	add.w	r7, r5, r7, lsl #2
 80042a6:	f10a 0a14 	add.w	sl, sl, #20
 80042aa:	f106 0814 	add.w	r8, r6, #20
 80042ae:	3514      	adds	r5, #20
 80042b0:	3714      	adds	r7, #20
 80042b2:	45c2      	cmp	sl, r8
 80042b4:	d24f      	bcs.n	8004356 <__multiply+0x106>
 80042b6:	f8cd b008 	str.w	fp, [sp, #8]
 80042ba:	9403      	str	r4, [sp, #12]
 80042bc:	46ab      	mov	fp, r5
 80042be:	f85a 5b04 	ldr.w	r5, [sl], #4
 80042c2:	b2ac      	uxth	r4, r5
 80042c4:	b1e4      	cbz	r4, 8004300 <__multiply+0xb0>
 80042c6:	465a      	mov	r2, fp
 80042c8:	464b      	mov	r3, r9
 80042ca:	2100      	movs	r1, #0
 80042cc:	f852 6b04 	ldr.w	r6, [r2], #4
 80042d0:	681d      	ldr	r5, [r3, #0]
 80042d2:	b2b0      	uxth	r0, r6
 80042d4:	fa11 f185 	uxtah	r1, r1, r5
 80042d8:	0c36      	lsrs	r6, r6, #16
 80042da:	0c2d      	lsrs	r5, r5, #16
 80042dc:	fb04 1000 	mla	r0, r4, r0, r1
 80042e0:	fb04 5106 	mla	r1, r4, r6, r5
 80042e4:	eb01 4110 	add.w	r1, r1, r0, lsr #16
 80042e8:	b280      	uxth	r0, r0
 80042ea:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 80042ee:	0c09      	lsrs	r1, r1, #16
 80042f0:	4297      	cmp	r7, r2
 80042f2:	461d      	mov	r5, r3
 80042f4:	f843 0b04 	str.w	r0, [r3], #4
 80042f8:	d8e8      	bhi.n	80042cc <__multiply+0x7c>
 80042fa:	6069      	str	r1, [r5, #4]
 80042fc:	f85a 5c04 	ldr.w	r5, [sl, #-4]
 8004300:	0c2d      	lsrs	r5, r5, #16
 8004302:	d021      	beq.n	8004348 <__multiply+0xf8>
 8004304:	f8d9 6000 	ldr.w	r6, [r9]
 8004308:	465b      	mov	r3, fp
 800430a:	4630      	mov	r0, r6
 800430c:	4649      	mov	r1, r9
 800430e:	f04f 0c00 	mov.w	ip, #0
 8004312:	e000      	b.n	8004316 <__multiply+0xc6>
 8004314:	4611      	mov	r1, r2
 8004316:	881a      	ldrh	r2, [r3, #0]
 8004318:	eb0c 4c10 	add.w	ip, ip, r0, lsr #16
 800431c:	fb05 cc02 	mla	ip, r5, r2, ip
 8004320:	b2b6      	uxth	r6, r6
 8004322:	460a      	mov	r2, r1
 8004324:	ea46 460c 	orr.w	r6, r6, ip, lsl #16
 8004328:	f842 6b04 	str.w	r6, [r2], #4
 800432c:	f853 6b04 	ldr.w	r6, [r3], #4
 8004330:	6848      	ldr	r0, [r1, #4]
 8004332:	0c36      	lsrs	r6, r6, #16
 8004334:	b284      	uxth	r4, r0
 8004336:	fb05 4606 	mla	r6, r5, r6, r4
 800433a:	eb06 461c 	add.w	r6, r6, ip, lsr #16
 800433e:	429f      	cmp	r7, r3
 8004340:	ea4f 4c16 	mov.w	ip, r6, lsr #16
 8004344:	d8e6      	bhi.n	8004314 <__multiply+0xc4>
 8004346:	604e      	str	r6, [r1, #4]
 8004348:	45d0      	cmp	r8, sl
 800434a:	f109 0904 	add.w	r9, r9, #4
 800434e:	d8b6      	bhi.n	80042be <__multiply+0x6e>
 8004350:	f8dd b008 	ldr.w	fp, [sp, #8]
 8004354:	9c03      	ldr	r4, [sp, #12]
 8004356:	2c00      	cmp	r4, #0
 8004358:	dd0c      	ble.n	8004374 <__multiply+0x124>
 800435a:	e89d 0006 	ldmia.w	sp, {r1, r2}
 800435e:	f851 3022 	ldr.w	r3, [r1, r2, lsl #2]
 8004362:	b93b      	cbnz	r3, 8004374 <__multiply+0x124>
 8004364:	f1ab 0b04 	sub.w	fp, fp, #4
 8004368:	e002      	b.n	8004370 <__multiply+0x120>
 800436a:	f85b 3d04 	ldr.w	r3, [fp, #-4]!
 800436e:	b90b      	cbnz	r3, 8004374 <__multiply+0x124>
 8004370:	3c01      	subs	r4, #1
 8004372:	d1fa      	bne.n	800436a <__multiply+0x11a>
 8004374:	9a00      	ldr	r2, [sp, #0]
 8004376:	6114      	str	r4, [r2, #16]
 8004378:	4610      	mov	r0, r2
 800437a:	b005      	add	sp, #20
 800437c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08004380 <__pow5mult>:
 8004380:	f012 0303 	ands.w	r3, r2, #3
 8004384:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004388:	4615      	mov	r5, r2
 800438a:	4604      	mov	r4, r0
 800438c:	4688      	mov	r8, r1
 800438e:	d12d      	bne.n	80043ec <__pow5mult+0x6c>
 8004390:	10ad      	asrs	r5, r5, #2
 8004392:	d01d      	beq.n	80043d0 <__pow5mult+0x50>
 8004394:	6ca7      	ldr	r7, [r4, #72]	; 0x48
 8004396:	b92f      	cbnz	r7, 80043a4 <__pow5mult+0x24>
 8004398:	e031      	b.n	80043fe <__pow5mult+0x7e>
 800439a:	106d      	asrs	r5, r5, #1
 800439c:	d018      	beq.n	80043d0 <__pow5mult+0x50>
 800439e:	683e      	ldr	r6, [r7, #0]
 80043a0:	b1ce      	cbz	r6, 80043d6 <__pow5mult+0x56>
 80043a2:	4637      	mov	r7, r6
 80043a4:	07e8      	lsls	r0, r5, #31
 80043a6:	d5f8      	bpl.n	800439a <__pow5mult+0x1a>
 80043a8:	4641      	mov	r1, r8
 80043aa:	463a      	mov	r2, r7
 80043ac:	4620      	mov	r0, r4
 80043ae:	f7ff ff4f 	bl	8004250 <__multiply>
 80043b2:	f1b8 0f00 	cmp.w	r8, #0
 80043b6:	d017      	beq.n	80043e8 <__pow5mult+0x68>
 80043b8:	f8d8 2004 	ldr.w	r2, [r8, #4]
 80043bc:	6ce3      	ldr	r3, [r4, #76]	; 0x4c
 80043be:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80043c2:	106d      	asrs	r5, r5, #1
 80043c4:	f8c8 1000 	str.w	r1, [r8]
 80043c8:	f843 8022 	str.w	r8, [r3, r2, lsl #2]
 80043cc:	4680      	mov	r8, r0
 80043ce:	d1e6      	bne.n	800439e <__pow5mult+0x1e>
 80043d0:	4640      	mov	r0, r8
 80043d2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80043d6:	4639      	mov	r1, r7
 80043d8:	463a      	mov	r2, r7
 80043da:	4620      	mov	r0, r4
 80043dc:	f7ff ff38 	bl	8004250 <__multiply>
 80043e0:	6038      	str	r0, [r7, #0]
 80043e2:	6006      	str	r6, [r0, #0]
 80043e4:	4607      	mov	r7, r0
 80043e6:	e7dd      	b.n	80043a4 <__pow5mult+0x24>
 80043e8:	4680      	mov	r8, r0
 80043ea:	e7d6      	b.n	800439a <__pow5mult+0x1a>
 80043ec:	1e5e      	subs	r6, r3, #1
 80043ee:	4a09      	ldr	r2, [pc, #36]	; (8004414 <__pow5mult+0x94>)
 80043f0:	2300      	movs	r3, #0
 80043f2:	f852 2026 	ldr.w	r2, [r2, r6, lsl #2]
 80043f6:	f7ff fe45 	bl	8004084 <__multadd>
 80043fa:	4680      	mov	r8, r0
 80043fc:	e7c8      	b.n	8004390 <__pow5mult+0x10>
 80043fe:	4620      	mov	r0, r4
 8004400:	f240 2171 	movw	r1, #625	; 0x271
 8004404:	f7ff ff1a 	bl	800423c <__i2b>
 8004408:	2300      	movs	r3, #0
 800440a:	64a0      	str	r0, [r4, #72]	; 0x48
 800440c:	4607      	mov	r7, r0
 800440e:	6003      	str	r3, [r0, #0]
 8004410:	e7c8      	b.n	80043a4 <__pow5mult+0x24>
 8004412:	bf00      	nop
 8004414:	08006578 	.word	0x08006578

08004418 <__lshift>:
 8004418:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800441c:	4691      	mov	r9, r2
 800441e:	690a      	ldr	r2, [r1, #16]
 8004420:	688b      	ldr	r3, [r1, #8]
 8004422:	ea4f 1769 	mov.w	r7, r9, asr #5
 8004426:	eb07 0b02 	add.w	fp, r7, r2
 800442a:	f10b 0501 	add.w	r5, fp, #1
 800442e:	429d      	cmp	r5, r3
 8004430:	460c      	mov	r4, r1
 8004432:	4606      	mov	r6, r0
 8004434:	6849      	ldr	r1, [r1, #4]
 8004436:	dd03      	ble.n	8004440 <__lshift+0x28>
 8004438:	005b      	lsls	r3, r3, #1
 800443a:	3101      	adds	r1, #1
 800443c:	429d      	cmp	r5, r3
 800443e:	dcfb      	bgt.n	8004438 <__lshift+0x20>
 8004440:	4630      	mov	r0, r6
 8004442:	f7ff fdef 	bl	8004024 <_Balloc>
 8004446:	2f00      	cmp	r7, #0
 8004448:	f100 0314 	add.w	r3, r0, #20
 800444c:	dd09      	ble.n	8004462 <__lshift+0x4a>
 800444e:	2200      	movs	r2, #0
 8004450:	4611      	mov	r1, r2
 8004452:	3201      	adds	r2, #1
 8004454:	42ba      	cmp	r2, r7
 8004456:	f843 1b04 	str.w	r1, [r3], #4
 800445a:	d1fa      	bne.n	8004452 <__lshift+0x3a>
 800445c:	eb00 0382 	add.w	r3, r0, r2, lsl #2
 8004460:	3314      	adds	r3, #20
 8004462:	6922      	ldr	r2, [r4, #16]
 8004464:	f019 091f 	ands.w	r9, r9, #31
 8004468:	eb04 0c82 	add.w	ip, r4, r2, lsl #2
 800446c:	f104 0114 	add.w	r1, r4, #20
 8004470:	f10c 0c14 	add.w	ip, ip, #20
 8004474:	d022      	beq.n	80044bc <__lshift+0xa4>
 8004476:	f1c9 0a20 	rsb	sl, r9, #32
 800447a:	2200      	movs	r2, #0
 800447c:	e000      	b.n	8004480 <__lshift+0x68>
 800447e:	463b      	mov	r3, r7
 8004480:	f8d1 8000 	ldr.w	r8, [r1]
 8004484:	461f      	mov	r7, r3
 8004486:	fa08 f809 	lsl.w	r8, r8, r9
 800448a:	ea48 0202 	orr.w	r2, r8, r2
 800448e:	f847 2b04 	str.w	r2, [r7], #4
 8004492:	f851 2b04 	ldr.w	r2, [r1], #4
 8004496:	458c      	cmp	ip, r1
 8004498:	fa22 f20a 	lsr.w	r2, r2, sl
 800449c:	d8ef      	bhi.n	800447e <__lshift+0x66>
 800449e:	605a      	str	r2, [r3, #4]
 80044a0:	b10a      	cbz	r2, 80044a6 <__lshift+0x8e>
 80044a2:	f10b 0502 	add.w	r5, fp, #2
 80044a6:	6cf3      	ldr	r3, [r6, #76]	; 0x4c
 80044a8:	6862      	ldr	r2, [r4, #4]
 80044aa:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80044ae:	3d01      	subs	r5, #1
 80044b0:	6105      	str	r5, [r0, #16]
 80044b2:	6021      	str	r1, [r4, #0]
 80044b4:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 80044b8:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80044bc:	f851 2b04 	ldr.w	r2, [r1], #4
 80044c0:	458c      	cmp	ip, r1
 80044c2:	f843 2b04 	str.w	r2, [r3], #4
 80044c6:	d9ee      	bls.n	80044a6 <__lshift+0x8e>
 80044c8:	f851 2b04 	ldr.w	r2, [r1], #4
 80044cc:	458c      	cmp	ip, r1
 80044ce:	f843 2b04 	str.w	r2, [r3], #4
 80044d2:	d8f3      	bhi.n	80044bc <__lshift+0xa4>
 80044d4:	e7e7      	b.n	80044a6 <__lshift+0x8e>
 80044d6:	bf00      	nop

080044d8 <__mcmp>:
 80044d8:	4603      	mov	r3, r0
 80044da:	690a      	ldr	r2, [r1, #16]
 80044dc:	6900      	ldr	r0, [r0, #16]
 80044de:	1a80      	subs	r0, r0, r2
 80044e0:	b430      	push	{r4, r5}
 80044e2:	d111      	bne.n	8004508 <__mcmp+0x30>
 80044e4:	3204      	adds	r2, #4
 80044e6:	0094      	lsls	r4, r2, #2
 80044e8:	191a      	adds	r2, r3, r4
 80044ea:	1909      	adds	r1, r1, r4
 80044ec:	3314      	adds	r3, #20
 80044ee:	3204      	adds	r2, #4
 80044f0:	3104      	adds	r1, #4
 80044f2:	f852 5c04 	ldr.w	r5, [r2, #-4]
 80044f6:	f851 4c04 	ldr.w	r4, [r1, #-4]
 80044fa:	3a04      	subs	r2, #4
 80044fc:	42a5      	cmp	r5, r4
 80044fe:	f1a1 0104 	sub.w	r1, r1, #4
 8004502:	d103      	bne.n	800450c <__mcmp+0x34>
 8004504:	4293      	cmp	r3, r2
 8004506:	d3f4      	bcc.n	80044f2 <__mcmp+0x1a>
 8004508:	bc30      	pop	{r4, r5}
 800450a:	4770      	bx	lr
 800450c:	bf38      	it	cc
 800450e:	f04f 30ff 	movcc.w	r0, #4294967295	; 0xffffffff
 8004512:	d3f9      	bcc.n	8004508 <__mcmp+0x30>
 8004514:	2001      	movs	r0, #1
 8004516:	e7f7      	b.n	8004508 <__mcmp+0x30>

08004518 <__mdiff>:
 8004518:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800451c:	460c      	mov	r4, r1
 800451e:	4606      	mov	r6, r0
 8004520:	4611      	mov	r1, r2
 8004522:	4620      	mov	r0, r4
 8004524:	4615      	mov	r5, r2
 8004526:	f7ff ffd7 	bl	80044d8 <__mcmp>
 800452a:	1e07      	subs	r7, r0, #0
 800452c:	d058      	beq.n	80045e0 <__mdiff+0xc8>
 800452e:	db52      	blt.n	80045d6 <__mdiff+0xbe>
 8004530:	2700      	movs	r7, #0
 8004532:	4630      	mov	r0, r6
 8004534:	6861      	ldr	r1, [r4, #4]
 8004536:	f7ff fd75 	bl	8004024 <_Balloc>
 800453a:	f8d4 c010 	ldr.w	ip, [r4, #16]
 800453e:	692b      	ldr	r3, [r5, #16]
 8004540:	60c7      	str	r7, [r0, #12]
 8004542:	eb05 0883 	add.w	r8, r5, r3, lsl #2
 8004546:	eb04 078c 	add.w	r7, r4, ip, lsl #2
 800454a:	3714      	adds	r7, #20
 800454c:	f108 0814 	add.w	r8, r8, #20
 8004550:	3414      	adds	r4, #20
 8004552:	3514      	adds	r5, #20
 8004554:	f100 0914 	add.w	r9, r0, #20
 8004558:	2600      	movs	r6, #0
 800455a:	f854 3b04 	ldr.w	r3, [r4], #4
 800455e:	f855 2b04 	ldr.w	r2, [r5], #4
 8004562:	fa16 f183 	uxtah	r1, r6, r3
 8004566:	fa1f fa82 	uxth.w	sl, r2
 800456a:	0c12      	lsrs	r2, r2, #16
 800456c:	ebc2 4613 	rsb	r6, r2, r3, lsr #16
 8004570:	ebca 0101 	rsb	r1, sl, r1
 8004574:	eb06 4621 	add.w	r6, r6, r1, asr #16
 8004578:	464b      	mov	r3, r9
 800457a:	b289      	uxth	r1, r1
 800457c:	ea41 4106 	orr.w	r1, r1, r6, lsl #16
 8004580:	f843 1b04 	str.w	r1, [r3], #4
 8004584:	1436      	asrs	r6, r6, #16
 8004586:	45a8      	cmp	r8, r5
 8004588:	4622      	mov	r2, r4
 800458a:	4699      	mov	r9, r3
 800458c:	d8e5      	bhi.n	800455a <__mdiff+0x42>
 800458e:	42a7      	cmp	r7, r4
 8004590:	4698      	mov	r8, r3
 8004592:	d914      	bls.n	80045be <__mdiff+0xa6>
 8004594:	f852 5b04 	ldr.w	r5, [r2], #4
 8004598:	fa16 f685 	uxtah	r6, r6, r5
 800459c:	0c2d      	lsrs	r5, r5, #16
 800459e:	eb05 4526 	add.w	r5, r5, r6, asr #16
 80045a2:	b2b6      	uxth	r6, r6
 80045a4:	ea46 4105 	orr.w	r1, r6, r5, lsl #16
 80045a8:	142e      	asrs	r6, r5, #16
 80045aa:	4297      	cmp	r7, r2
 80045ac:	f843 1b04 	str.w	r1, [r3], #4
 80045b0:	d8f0      	bhi.n	8004594 <__mdiff+0x7c>
 80045b2:	43e3      	mvns	r3, r4
 80045b4:	19db      	adds	r3, r3, r7
 80045b6:	f023 0303 	bic.w	r3, r3, #3
 80045ba:	3304      	adds	r3, #4
 80045bc:	4443      	add	r3, r8
 80045be:	b931      	cbnz	r1, 80045ce <__mdiff+0xb6>
 80045c0:	3b04      	subs	r3, #4
 80045c2:	f853 2d04 	ldr.w	r2, [r3, #-4]!
 80045c6:	f10c 3cff 	add.w	ip, ip, #4294967295	; 0xffffffff
 80045ca:	2a00      	cmp	r2, #0
 80045cc:	d0f9      	beq.n	80045c2 <__mdiff+0xaa>
 80045ce:	f8c0 c010 	str.w	ip, [r0, #16]
 80045d2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80045d6:	4623      	mov	r3, r4
 80045d8:	2701      	movs	r7, #1
 80045da:	462c      	mov	r4, r5
 80045dc:	461d      	mov	r5, r3
 80045de:	e7a8      	b.n	8004532 <__mdiff+0x1a>
 80045e0:	4630      	mov	r0, r6
 80045e2:	4639      	mov	r1, r7
 80045e4:	f7ff fd1e 	bl	8004024 <_Balloc>
 80045e8:	2301      	movs	r3, #1
 80045ea:	6103      	str	r3, [r0, #16]
 80045ec:	6147      	str	r7, [r0, #20]
 80045ee:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80045f2:	bf00      	nop

080045f4 <__ulp>:
 80045f4:	2300      	movs	r3, #0
 80045f6:	f6c7 73f0 	movt	r3, #32752	; 0x7ff0
 80045fa:	400b      	ands	r3, r1
 80045fc:	f1a3 7350 	sub.w	r3, r3, #54525952	; 0x3400000
 8004600:	2b00      	cmp	r3, #0
 8004602:	dd02      	ble.n	800460a <__ulp+0x16>
 8004604:	4619      	mov	r1, r3
 8004606:	2000      	movs	r0, #0
 8004608:	4770      	bx	lr
 800460a:	425b      	negs	r3, r3
 800460c:	151b      	asrs	r3, r3, #20
 800460e:	2100      	movs	r1, #0
 8004610:	2b13      	cmp	r3, #19
 8004612:	dd0b      	ble.n	800462c <__ulp+0x38>
 8004614:	2b32      	cmp	r3, #50	; 0x32
 8004616:	dd02      	ble.n	800461e <__ulp+0x2a>
 8004618:	2301      	movs	r3, #1
 800461a:	4618      	mov	r0, r3
 800461c:	4770      	bx	lr
 800461e:	2201      	movs	r2, #1
 8004620:	f1c3 0333 	rsb	r3, r3, #51	; 0x33
 8004624:	fa12 f303 	lsls.w	r3, r2, r3
 8004628:	4618      	mov	r0, r3
 800462a:	4770      	bx	lr
 800462c:	f44f 2200 	mov.w	r2, #524288	; 0x80000
 8004630:	fa52 f103 	asrs.w	r1, r2, r3
 8004634:	2000      	movs	r0, #0
 8004636:	4770      	bx	lr

08004638 <__b2d>:
 8004638:	6902      	ldr	r2, [r0, #16]
 800463a:	3204      	adds	r2, #4
 800463c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800463e:	f850 5022 	ldr.w	r5, [r0, r2, lsl #2]
 8004642:	4603      	mov	r3, r0
 8004644:	eb00 0482 	add.w	r4, r0, r2, lsl #2
 8004648:	4628      	mov	r0, r5
 800464a:	460f      	mov	r7, r1
 800464c:	f103 0614 	add.w	r6, r3, #20
 8004650:	f7ff fda8 	bl	80041a4 <__hi0bits>
 8004654:	f1c0 0320 	rsb	r3, r0, #32
 8004658:	280a      	cmp	r0, #10
 800465a:	603b      	str	r3, [r7, #0]
 800465c:	4623      	mov	r3, r4
 800465e:	dc14      	bgt.n	800468a <__b2d+0x52>
 8004660:	f1c0 010b 	rsb	r1, r0, #11
 8004664:	fa35 f701 	lsrs.w	r7, r5, r1
 8004668:	f047 577f 	orr.w	r7, r7, #1069547520	; 0x3fc00000
 800466c:	42a6      	cmp	r6, r4
 800466e:	f447 1340 	orr.w	r3, r7, #3145728	; 0x300000
 8004672:	d22e      	bcs.n	80046d2 <__b2d+0x9a>
 8004674:	f854 4c04 	ldr.w	r4, [r4, #-4]
 8004678:	fa34 f101 	lsrs.w	r1, r4, r1
 800467c:	3015      	adds	r0, #21
 800467e:	4085      	lsls	r5, r0
 8004680:	ea41 0205 	orr.w	r2, r1, r5
 8004684:	4610      	mov	r0, r2
 8004686:	4619      	mov	r1, r3
 8004688:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800468a:	2100      	movs	r1, #0
 800468c:	42a6      	cmp	r6, r4
 800468e:	d202      	bcs.n	8004696 <__b2d+0x5e>
 8004690:	f853 1c04 	ldr.w	r1, [r3, #-4]
 8004694:	3c04      	subs	r4, #4
 8004696:	f1b0 070b 	subs.w	r7, r0, #11
 800469a:	bf02      	ittt	eq
 800469c:	f045 557f 	orreq.w	r5, r5, #1069547520	; 0x3fc00000
 80046a0:	f445 1340 	orreq.w	r3, r5, #3145728	; 0x300000
 80046a4:	460a      	moveq	r2, r1
 80046a6:	d0ed      	beq.n	8004684 <__b2d+0x4c>
 80046a8:	40bd      	lsls	r5, r7
 80046aa:	f1c0 002b 	rsb	r0, r0, #43	; 0x2b
 80046ae:	f045 557f 	orr.w	r5, r5, #1069547520	; 0x3fc00000
 80046b2:	f445 1540 	orr.w	r5, r5, #3145728	; 0x300000
 80046b6:	fa21 fc00 	lsr.w	ip, r1, r0
 80046ba:	42b4      	cmp	r4, r6
 80046bc:	ea45 030c 	orr.w	r3, r5, ip
 80046c0:	d909      	bls.n	80046d6 <__b2d+0x9e>
 80046c2:	f854 4c04 	ldr.w	r4, [r4, #-4]
 80046c6:	fa34 f000 	lsrs.w	r0, r4, r0
 80046ca:	40b9      	lsls	r1, r7
 80046cc:	ea40 0201 	orr.w	r2, r0, r1
 80046d0:	e7d8      	b.n	8004684 <__b2d+0x4c>
 80046d2:	2100      	movs	r1, #0
 80046d4:	e7d2      	b.n	800467c <__b2d+0x44>
 80046d6:	2000      	movs	r0, #0
 80046d8:	e7f7      	b.n	80046ca <__b2d+0x92>
 80046da:	bf00      	nop

080046dc <__d2b>:
 80046dc:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80046e0:	b083      	sub	sp, #12
 80046e2:	2101      	movs	r1, #1
 80046e4:	461d      	mov	r5, r3
 80046e6:	4614      	mov	r4, r2
 80046e8:	9f0a      	ldr	r7, [sp, #40]	; 0x28
 80046ea:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
 80046ec:	f7ff fc9a 	bl	8004024 <_Balloc>
 80046f0:	f025 437f 	bic.w	r3, r5, #4278190080	; 0xff000000
 80046f4:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 80046f8:	f3c5 590a 	ubfx	r9, r5, #20, #11
 80046fc:	4680      	mov	r8, r0
 80046fe:	9301      	str	r3, [sp, #4]
 8004700:	f1b9 0f00 	cmp.w	r9, #0
 8004704:	d002      	beq.n	800470c <__d2b+0x30>
 8004706:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800470a:	9301      	str	r3, [sp, #4]
 800470c:	2c00      	cmp	r4, #0
 800470e:	d025      	beq.n	800475c <__d2b+0x80>
 8004710:	a802      	add	r0, sp, #8
 8004712:	f840 4d08 	str.w	r4, [r0, #-8]!
 8004716:	4668      	mov	r0, sp
 8004718:	f7ff fd62 	bl	80041e0 <__lo0bits>
 800471c:	9b01      	ldr	r3, [sp, #4]
 800471e:	2800      	cmp	r0, #0
 8004720:	d132      	bne.n	8004788 <__d2b+0xac>
 8004722:	9a00      	ldr	r2, [sp, #0]
 8004724:	f8c8 2014 	str.w	r2, [r8, #20]
 8004728:	2b00      	cmp	r3, #0
 800472a:	bf0c      	ite	eq
 800472c:	2401      	moveq	r4, #1
 800472e:	2402      	movne	r4, #2
 8004730:	f8c8 3018 	str.w	r3, [r8, #24]
 8004734:	f8c8 4010 	str.w	r4, [r8, #16]
 8004738:	f1b9 0f00 	cmp.w	r9, #0
 800473c:	d11b      	bne.n	8004776 <__d2b+0x9a>
 800473e:	eb08 0284 	add.w	r2, r8, r4, lsl #2
 8004742:	f2a0 4332 	subw	r3, r0, #1074	; 0x432
 8004746:	6910      	ldr	r0, [r2, #16]
 8004748:	603b      	str	r3, [r7, #0]
 800474a:	f7ff fd2b 	bl	80041a4 <__hi0bits>
 800474e:	ebc0 1044 	rsb	r0, r0, r4, lsl #5
 8004752:	6030      	str	r0, [r6, #0]
 8004754:	4640      	mov	r0, r8
 8004756:	b003      	add	sp, #12
 8004758:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800475c:	a801      	add	r0, sp, #4
 800475e:	f7ff fd3f 	bl	80041e0 <__lo0bits>
 8004762:	9b01      	ldr	r3, [sp, #4]
 8004764:	2401      	movs	r4, #1
 8004766:	f8c8 3014 	str.w	r3, [r8, #20]
 800476a:	f8c8 4010 	str.w	r4, [r8, #16]
 800476e:	3020      	adds	r0, #32
 8004770:	f1b9 0f00 	cmp.w	r9, #0
 8004774:	d0e3      	beq.n	800473e <__d2b+0x62>
 8004776:	f2a9 4933 	subw	r9, r9, #1075	; 0x433
 800477a:	eb09 0300 	add.w	r3, r9, r0
 800477e:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8004782:	603b      	str	r3, [r7, #0]
 8004784:	6030      	str	r0, [r6, #0]
 8004786:	e7e5      	b.n	8004754 <__d2b+0x78>
 8004788:	f1c0 0220 	rsb	r2, r0, #32
 800478c:	9900      	ldr	r1, [sp, #0]
 800478e:	fa13 f202 	lsls.w	r2, r3, r2
 8004792:	430a      	orrs	r2, r1
 8004794:	40c3      	lsrs	r3, r0
 8004796:	f8c8 2014 	str.w	r2, [r8, #20]
 800479a:	9301      	str	r3, [sp, #4]
 800479c:	e7c4      	b.n	8004728 <__d2b+0x4c>
 800479e:	bf00      	nop

080047a0 <__ratio>:
 80047a0:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80047a4:	b083      	sub	sp, #12
 80047a6:	460d      	mov	r5, r1
 80047a8:	4669      	mov	r1, sp
 80047aa:	4604      	mov	r4, r0
 80047ac:	f7ff ff44 	bl	8004638 <__b2d>
 80047b0:	4689      	mov	r9, r1
 80047b2:	4680      	mov	r8, r0
 80047b4:	a901      	add	r1, sp, #4
 80047b6:	4628      	mov	r0, r5
 80047b8:	f7ff ff3e 	bl	8004638 <__b2d>
 80047bc:	460f      	mov	r7, r1
 80047be:	e89d 000a 	ldmia.w	sp, {r1, r3}
 80047c2:	692a      	ldr	r2, [r5, #16]
 80047c4:	6924      	ldr	r4, [r4, #16]
 80047c6:	1acb      	subs	r3, r1, r3
 80047c8:	1aa4      	subs	r4, r4, r2
 80047ca:	eb03 1444 	add.w	r4, r3, r4, lsl #5
 80047ce:	2c00      	cmp	r4, #0
 80047d0:	4606      	mov	r6, r0
 80047d2:	464b      	mov	r3, r9
 80047d4:	4639      	mov	r1, r7
 80047d6:	bfcb      	itete	gt
 80047d8:	eb09 5304 	addgt.w	r3, r9, r4, lsl #20
 80047dc:	eba7 5104 	suble.w	r1, r7, r4, lsl #20
 80047e0:	4699      	movgt	r9, r3
 80047e2:	460f      	movle	r7, r1
 80047e4:	bfcc      	ite	gt
 80047e6:	46c0      	nopgt			; (mov r8, r8)
 80047e8:	4636      	movle	r6, r6
 80047ea:	4640      	mov	r0, r8
 80047ec:	4649      	mov	r1, r9
 80047ee:	4632      	mov	r2, r6
 80047f0:	463b      	mov	r3, r7
 80047f2:	f001 fc53 	bl	800609c <__aeabi_ddiv>
 80047f6:	b003      	add	sp, #12
 80047f8:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}

080047fc <_mprec_log10>:
 80047fc:	b510      	push	{r4, lr}
 80047fe:	4604      	mov	r4, r0
 8004800:	2100      	movs	r1, #0
 8004802:	2000      	movs	r0, #0
 8004804:	2c17      	cmp	r4, #23
 8004806:	f6c3 71f0 	movt	r1, #16368	; 0x3ff0
 800480a:	dd08      	ble.n	800481e <_mprec_log10+0x22>
 800480c:	2300      	movs	r3, #0
 800480e:	2200      	movs	r2, #0
 8004810:	f2c4 0324 	movt	r3, #16420	; 0x4024
 8004814:	f001 fb18 	bl	8005e48 <__aeabi_dmul>
 8004818:	3c01      	subs	r4, #1
 800481a:	d1f7      	bne.n	800480c <_mprec_log10+0x10>
 800481c:	bd10      	pop	{r4, pc}
 800481e:	4b03      	ldr	r3, [pc, #12]	; (800482c <_mprec_log10+0x30>)
 8004820:	eb03 04c4 	add.w	r4, r3, r4, lsl #3
 8004824:	e9d4 0104 	ldrd	r0, r1, [r4, #16]
 8004828:	bd10      	pop	{r4, pc}
 800482a:	bf00      	nop
 800482c:	08006578 	.word	0x08006578

08004830 <__copybits>:
 8004830:	6913      	ldr	r3, [r2, #16]
 8004832:	3901      	subs	r1, #1
 8004834:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8004838:	1149      	asrs	r1, r1, #5
 800483a:	b470      	push	{r4, r5, r6}
 800483c:	3314      	adds	r3, #20
 800483e:	f102 0414 	add.w	r4, r2, #20
 8004842:	3101      	adds	r1, #1
 8004844:	429c      	cmp	r4, r3
 8004846:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 800484a:	d20c      	bcs.n	8004866 <__copybits+0x36>
 800484c:	4605      	mov	r5, r0
 800484e:	f854 6b04 	ldr.w	r6, [r4], #4
 8004852:	42a3      	cmp	r3, r4
 8004854:	f845 6b04 	str.w	r6, [r5], #4
 8004858:	d8f9      	bhi.n	800484e <__copybits+0x1e>
 800485a:	1a9b      	subs	r3, r3, r2
 800485c:	3b15      	subs	r3, #21
 800485e:	f023 0303 	bic.w	r3, r3, #3
 8004862:	3304      	adds	r3, #4
 8004864:	18c0      	adds	r0, r0, r3
 8004866:	4281      	cmp	r1, r0
 8004868:	d904      	bls.n	8004874 <__copybits+0x44>
 800486a:	2300      	movs	r3, #0
 800486c:	f840 3b04 	str.w	r3, [r0], #4
 8004870:	4281      	cmp	r1, r0
 8004872:	d8fb      	bhi.n	800486c <__copybits+0x3c>
 8004874:	bc70      	pop	{r4, r5, r6}
 8004876:	4770      	bx	lr

08004878 <__any_on>:
 8004878:	6902      	ldr	r2, [r0, #16]
 800487a:	114b      	asrs	r3, r1, #5
 800487c:	429a      	cmp	r2, r3
 800487e:	b410      	push	{r4}
 8004880:	db01      	blt.n	8004886 <__any_on+0xe>
 8004882:	461a      	mov	r2, r3
 8004884:	dc13      	bgt.n	80048ae <__any_on+0x36>
 8004886:	3204      	adds	r2, #4
 8004888:	eb00 0382 	add.w	r3, r0, r2, lsl #2
 800488c:	f100 0114 	add.w	r1, r0, #20
 8004890:	1d1c      	adds	r4, r3, #4
 8004892:	42a1      	cmp	r1, r4
 8004894:	d218      	bcs.n	80048c8 <__any_on+0x50>
 8004896:	f850 2022 	ldr.w	r2, [r0, r2, lsl #2]
 800489a:	b92a      	cbnz	r2, 80048a8 <__any_on+0x30>
 800489c:	4299      	cmp	r1, r3
 800489e:	d213      	bcs.n	80048c8 <__any_on+0x50>
 80048a0:	f853 2d04 	ldr.w	r2, [r3, #-4]!
 80048a4:	2a00      	cmp	r2, #0
 80048a6:	d0f9      	beq.n	800489c <__any_on+0x24>
 80048a8:	2001      	movs	r0, #1
 80048aa:	bc10      	pop	{r4}
 80048ac:	4770      	bx	lr
 80048ae:	f011 011f 	ands.w	r1, r1, #31
 80048b2:	d0e8      	beq.n	8004886 <__any_on+0xe>
 80048b4:	eb00 0383 	add.w	r3, r0, r3, lsl #2
 80048b8:	695b      	ldr	r3, [r3, #20]
 80048ba:	fa33 f401 	lsrs.w	r4, r3, r1
 80048be:	fa14 f101 	lsls.w	r1, r4, r1
 80048c2:	4299      	cmp	r1, r3
 80048c4:	d1f0      	bne.n	80048a8 <__any_on+0x30>
 80048c6:	e7de      	b.n	8004886 <__any_on+0xe>
 80048c8:	2000      	movs	r0, #0
 80048ca:	e7ee      	b.n	80048aa <__any_on+0x32>

080048cc <__fpclassifyd>:
 80048cc:	ea50 0201 	orrs.w	r2, r0, r1
 80048d0:	b410      	push	{r4}
 80048d2:	460b      	mov	r3, r1
 80048d4:	d102      	bne.n	80048dc <__fpclassifyd+0x10>
 80048d6:	2002      	movs	r0, #2
 80048d8:	bc10      	pop	{r4}
 80048da:	4770      	bx	lr
 80048dc:	f1d0 0101 	rsbs	r1, r0, #1
 80048e0:	bf38      	it	cc
 80048e2:	2100      	movcc	r1, #0
 80048e4:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80048e8:	bf08      	it	eq
 80048ea:	2800      	cmpeq	r0, #0
 80048ec:	d0f3      	beq.n	80048d6 <__fpclassifyd+0xa>
 80048ee:	f103 44ff 	add.w	r4, r3, #2139095040	; 0x7f800000
 80048f2:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80048f6:	f504 04e0 	add.w	r4, r4, #7340032	; 0x700000
 80048fa:	f6c7 72df 	movt	r2, #32735	; 0x7fdf
 80048fe:	f5a3 1080 	sub.w	r0, r3, #1048576	; 0x100000
 8004902:	4290      	cmp	r0, r2
 8004904:	bf88      	it	hi
 8004906:	4294      	cmphi	r4, r2
 8004908:	d801      	bhi.n	800490e <__fpclassifyd+0x42>
 800490a:	2004      	movs	r0, #4
 800490c:	e7e4      	b.n	80048d8 <__fpclassifyd+0xc>
 800490e:	f103 4200 	add.w	r2, r3, #2147483648	; 0x80000000
 8004912:	2003      	movs	r0, #3
 8004914:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8004918:	bf28      	it	cs
 800491a:	f5b2 1f80 	cmpcs.w	r2, #1048576	; 0x100000
 800491e:	d3db      	bcc.n	80048d8 <__fpclassifyd+0xc>
 8004920:	2200      	movs	r2, #0
 8004922:	f6c7 72f0 	movt	r2, #32752	; 0x7ff0
 8004926:	f513 1f80 	cmn.w	r3, #1048576	; 0x100000
 800492a:	bf18      	it	ne
 800492c:	4293      	cmpne	r3, r2
 800492e:	bf14      	ite	ne
 8004930:	2300      	movne	r3, #0
 8004932:	2301      	moveq	r3, #1
 8004934:	ea01 0003 	and.w	r0, r1, r3
 8004938:	e7ce      	b.n	80048d8 <__fpclassifyd+0xc>
 800493a:	bf00      	nop

0800493c <_sbrk_r>:
 800493c:	b538      	push	{r3, r4, r5, lr}
 800493e:	4c07      	ldr	r4, [pc, #28]	; (800495c <_sbrk_r+0x20>)
 8004940:	2300      	movs	r3, #0
 8004942:	4605      	mov	r5, r0
 8004944:	4608      	mov	r0, r1
 8004946:	6023      	str	r3, [r4, #0]
 8004948:	f7fc fc08 	bl	800115c <_sbrk>
 800494c:	1c43      	adds	r3, r0, #1
 800494e:	d000      	beq.n	8004952 <_sbrk_r+0x16>
 8004950:	bd38      	pop	{r3, r4, r5, pc}
 8004952:	6823      	ldr	r3, [r4, #0]
 8004954:	2b00      	cmp	r3, #0
 8004956:	d0fb      	beq.n	8004950 <_sbrk_r+0x14>
 8004958:	602b      	str	r3, [r5, #0]
 800495a:	bd38      	pop	{r3, r4, r5, pc}
 800495c:	20000fdc 	.word	0x20000fdc

08004960 <strcmp>:
 8004960:	ea80 0201 	eor.w	r2, r0, r1
 8004964:	f012 0f03 	tst.w	r2, #3
 8004968:	d13a      	bne.n	80049e0 <strcmp_unaligned>
 800496a:	f010 0203 	ands.w	r2, r0, #3
 800496e:	f020 0003 	bic.w	r0, r0, #3
 8004972:	f021 0103 	bic.w	r1, r1, #3
 8004976:	f850 cb04 	ldr.w	ip, [r0], #4
 800497a:	bf08      	it	eq
 800497c:	f851 3b04 	ldreq.w	r3, [r1], #4
 8004980:	d00d      	beq.n	800499e <strcmp+0x3e>
 8004982:	f082 0203 	eor.w	r2, r2, #3
 8004986:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 800498a:	f06f 437f 	mvn.w	r3, #4278190080	; 0xff000000
 800498e:	fa23 f202 	lsr.w	r2, r3, r2
 8004992:	f851 3b04 	ldr.w	r3, [r1], #4
 8004996:	ea4c 0c02 	orr.w	ip, ip, r2
 800499a:	ea43 0302 	orr.w	r3, r3, r2
 800499e:	bf00      	nop
 80049a0:	f1ac 3201 	sub.w	r2, ip, #16843009	; 0x1010101
 80049a4:	459c      	cmp	ip, r3
 80049a6:	bf01      	itttt	eq
 80049a8:	ea22 020c 	biceq.w	r2, r2, ip
 80049ac:	f012 3f80 	tsteq.w	r2, #2155905152	; 0x80808080
 80049b0:	f850 cb04 	ldreq.w	ip, [r0], #4
 80049b4:	f851 3b04 	ldreq.w	r3, [r1], #4
 80049b8:	d0f2      	beq.n	80049a0 <strcmp+0x40>
 80049ba:	ea4f 600c 	mov.w	r0, ip, lsl #24
 80049be:	ea4f 2c1c 	mov.w	ip, ip, lsr #8
 80049c2:	2801      	cmp	r0, #1
 80049c4:	bf28      	it	cs
 80049c6:	ebb0 6f03 	cmpcs.w	r0, r3, lsl #24
 80049ca:	bf08      	it	eq
 80049cc:	0a1b      	lsreq	r3, r3, #8
 80049ce:	d0f4      	beq.n	80049ba <strcmp+0x5a>
 80049d0:	f003 03ff 	and.w	r3, r3, #255	; 0xff
 80049d4:	ea4f 6010 	mov.w	r0, r0, lsr #24
 80049d8:	eba0 0003 	sub.w	r0, r0, r3
 80049dc:	4770      	bx	lr
 80049de:	bf00      	nop

080049e0 <strcmp_unaligned>:
 80049e0:	f010 0f03 	tst.w	r0, #3
 80049e4:	d00a      	beq.n	80049fc <strcmp_unaligned+0x1c>
 80049e6:	f810 2b01 	ldrb.w	r2, [r0], #1
 80049ea:	f811 3b01 	ldrb.w	r3, [r1], #1
 80049ee:	2a01      	cmp	r2, #1
 80049f0:	bf28      	it	cs
 80049f2:	429a      	cmpcs	r2, r3
 80049f4:	d0f4      	beq.n	80049e0 <strcmp_unaligned>
 80049f6:	eba2 0003 	sub.w	r0, r2, r3
 80049fa:	4770      	bx	lr
 80049fc:	f84d 5d04 	str.w	r5, [sp, #-4]!
 8004a00:	f84d 4d04 	str.w	r4, [sp, #-4]!
 8004a04:	f04f 0201 	mov.w	r2, #1
 8004a08:	ea42 2202 	orr.w	r2, r2, r2, lsl #8
 8004a0c:	ea42 4202 	orr.w	r2, r2, r2, lsl #16
 8004a10:	f001 0c03 	and.w	ip, r1, #3
 8004a14:	f021 0103 	bic.w	r1, r1, #3
 8004a18:	f850 4b04 	ldr.w	r4, [r0], #4
 8004a1c:	f851 5b04 	ldr.w	r5, [r1], #4
 8004a20:	f1bc 0f02 	cmp.w	ip, #2
 8004a24:	d026      	beq.n	8004a74 <strcmp_unaligned+0x94>
 8004a26:	d84b      	bhi.n	8004ac0 <strcmp_unaligned+0xe0>
 8004a28:	f024 4c7f 	bic.w	ip, r4, #4278190080	; 0xff000000
 8004a2c:	ebbc 2f15 	cmp.w	ip, r5, lsr #8
 8004a30:	eba4 0302 	sub.w	r3, r4, r2
 8004a34:	ea23 0304 	bic.w	r3, r3, r4
 8004a38:	d10d      	bne.n	8004a56 <strcmp_unaligned+0x76>
 8004a3a:	ea13 13c2 	ands.w	r3, r3, r2, lsl #7
 8004a3e:	bf08      	it	eq
 8004a40:	f851 5b04 	ldreq.w	r5, [r1], #4
 8004a44:	d10a      	bne.n	8004a5c <strcmp_unaligned+0x7c>
 8004a46:	ea8c 0c04 	eor.w	ip, ip, r4
 8004a4a:	ebbc 6f05 	cmp.w	ip, r5, lsl #24
 8004a4e:	d10c      	bne.n	8004a6a <strcmp_unaligned+0x8a>
 8004a50:	f850 4b04 	ldr.w	r4, [r0], #4
 8004a54:	e7e8      	b.n	8004a28 <strcmp_unaligned+0x48>
 8004a56:	ea4f 2515 	mov.w	r5, r5, lsr #8
 8004a5a:	e05c      	b.n	8004b16 <strcmp_unaligned+0x136>
 8004a5c:	f033 437f 	bics.w	r3, r3, #4278190080	; 0xff000000
 8004a60:	d152      	bne.n	8004b08 <strcmp_unaligned+0x128>
 8004a62:	780d      	ldrb	r5, [r1, #0]
 8004a64:	ea4f 6c14 	mov.w	ip, r4, lsr #24
 8004a68:	e055      	b.n	8004b16 <strcmp_unaligned+0x136>
 8004a6a:	ea4f 6c14 	mov.w	ip, r4, lsr #24
 8004a6e:	f005 05ff 	and.w	r5, r5, #255	; 0xff
 8004a72:	e050      	b.n	8004b16 <strcmp_unaligned+0x136>
 8004a74:	ea4f 4c04 	mov.w	ip, r4, lsl #16
 8004a78:	eba4 0302 	sub.w	r3, r4, r2
 8004a7c:	ea4f 4c1c 	mov.w	ip, ip, lsr #16
 8004a80:	ea23 0304 	bic.w	r3, r3, r4
 8004a84:	ebbc 4f15 	cmp.w	ip, r5, lsr #16
 8004a88:	d117      	bne.n	8004aba <strcmp_unaligned+0xda>
 8004a8a:	ea13 13c2 	ands.w	r3, r3, r2, lsl #7
 8004a8e:	bf08      	it	eq
 8004a90:	f851 5b04 	ldreq.w	r5, [r1], #4
 8004a94:	d107      	bne.n	8004aa6 <strcmp_unaligned+0xc6>
 8004a96:	ea8c 0c04 	eor.w	ip, ip, r4
 8004a9a:	ebbc 4f05 	cmp.w	ip, r5, lsl #16
 8004a9e:	d108      	bne.n	8004ab2 <strcmp_unaligned+0xd2>
 8004aa0:	f850 4b04 	ldr.w	r4, [r0], #4
 8004aa4:	e7e6      	b.n	8004a74 <strcmp_unaligned+0x94>
 8004aa6:	041b      	lsls	r3, r3, #16
 8004aa8:	d12e      	bne.n	8004b08 <strcmp_unaligned+0x128>
 8004aaa:	880d      	ldrh	r5, [r1, #0]
 8004aac:	ea4f 4c14 	mov.w	ip, r4, lsr #16
 8004ab0:	e031      	b.n	8004b16 <strcmp_unaligned+0x136>
 8004ab2:	ea4f 4505 	mov.w	r5, r5, lsl #16
 8004ab6:	ea4f 4c14 	mov.w	ip, r4, lsr #16
 8004aba:	ea4f 4515 	mov.w	r5, r5, lsr #16
 8004abe:	e02a      	b.n	8004b16 <strcmp_unaligned+0x136>
 8004ac0:	f004 0cff 	and.w	ip, r4, #255	; 0xff
 8004ac4:	ebbc 6f15 	cmp.w	ip, r5, lsr #24
 8004ac8:	eba4 0302 	sub.w	r3, r4, r2
 8004acc:	ea23 0304 	bic.w	r3, r3, r4
 8004ad0:	d10d      	bne.n	8004aee <strcmp_unaligned+0x10e>
 8004ad2:	ea13 13c2 	ands.w	r3, r3, r2, lsl #7
 8004ad6:	bf08      	it	eq
 8004ad8:	f851 5b04 	ldreq.w	r5, [r1], #4
 8004adc:	d10a      	bne.n	8004af4 <strcmp_unaligned+0x114>
 8004ade:	ea8c 0c04 	eor.w	ip, ip, r4
 8004ae2:	ebbc 2f05 	cmp.w	ip, r5, lsl #8
 8004ae6:	d10a      	bne.n	8004afe <strcmp_unaligned+0x11e>
 8004ae8:	f850 4b04 	ldr.w	r4, [r0], #4
 8004aec:	e7e8      	b.n	8004ac0 <strcmp_unaligned+0xe0>
 8004aee:	ea4f 6515 	mov.w	r5, r5, lsr #24
 8004af2:	e010      	b.n	8004b16 <strcmp_unaligned+0x136>
 8004af4:	f014 0fff 	tst.w	r4, #255	; 0xff
 8004af8:	d006      	beq.n	8004b08 <strcmp_unaligned+0x128>
 8004afa:	f851 5b04 	ldr.w	r5, [r1], #4
 8004afe:	ea4f 2c14 	mov.w	ip, r4, lsr #8
 8004b02:	f025 457f 	bic.w	r5, r5, #4278190080	; 0xff000000
 8004b06:	e006      	b.n	8004b16 <strcmp_unaligned+0x136>
 8004b08:	f04f 0000 	mov.w	r0, #0
 8004b0c:	f85d 4b04 	ldr.w	r4, [sp], #4
 8004b10:	f85d 5b04 	ldr.w	r5, [sp], #4
 8004b14:	4770      	bx	lr
 8004b16:	f00c 02ff 	and.w	r2, ip, #255	; 0xff
 8004b1a:	f005 00ff 	and.w	r0, r5, #255	; 0xff
 8004b1e:	2801      	cmp	r0, #1
 8004b20:	bf28      	it	cs
 8004b22:	4290      	cmpcs	r0, r2
 8004b24:	bf04      	itt	eq
 8004b26:	ea4f 2c1c 	moveq.w	ip, ip, lsr #8
 8004b2a:	0a2d      	lsreq	r5, r5, #8
 8004b2c:	d0f3      	beq.n	8004b16 <strcmp_unaligned+0x136>
 8004b2e:	eba2 0000 	sub.w	r0, r2, r0
 8004b32:	f85d 4b04 	ldr.w	r4, [sp], #4
 8004b36:	f85d 5b04 	ldr.w	r5, [sp], #4
 8004b3a:	4770      	bx	lr

08004b3c <strlen>:
 8004b3c:	f020 0103 	bic.w	r1, r0, #3
 8004b40:	f010 0003 	ands.w	r0, r0, #3
 8004b44:	f1c0 0000 	rsb	r0, r0, #0
 8004b48:	f851 3b04 	ldr.w	r3, [r1], #4
 8004b4c:	f100 0c04 	add.w	ip, r0, #4
 8004b50:	ea4f 0ccc 	mov.w	ip, ip, lsl #3
 8004b54:	f06f 0200 	mvn.w	r2, #0
 8004b58:	bf1c      	itt	ne
 8004b5a:	fa22 f20c 	lsrne.w	r2, r2, ip
 8004b5e:	4313      	orrne	r3, r2
 8004b60:	f04f 0c01 	mov.w	ip, #1
 8004b64:	ea4c 2c0c 	orr.w	ip, ip, ip, lsl #8
 8004b68:	ea4c 4c0c 	orr.w	ip, ip, ip, lsl #16
 8004b6c:	eba3 020c 	sub.w	r2, r3, ip
 8004b70:	ea22 0203 	bic.w	r2, r2, r3
 8004b74:	ea12 12cc 	ands.w	r2, r2, ip, lsl #7
 8004b78:	bf04      	itt	eq
 8004b7a:	f851 3b04 	ldreq.w	r3, [r1], #4
 8004b7e:	3004      	addeq	r0, #4
 8004b80:	d0f4      	beq.n	8004b6c <strlen+0x30>
 8004b82:	f013 0fff 	tst.w	r3, #255	; 0xff
 8004b86:	bf1f      	itttt	ne
 8004b88:	3001      	addne	r0, #1
 8004b8a:	f413 4f7f 	tstne.w	r3, #65280	; 0xff00
 8004b8e:	3001      	addne	r0, #1
 8004b90:	f413 0f7f 	tstne.w	r3, #16711680	; 0xff0000
 8004b94:	bf18      	it	ne
 8004b96:	3001      	addne	r0, #1
 8004b98:	4770      	bx	lr
 8004b9a:	bf00      	nop

08004b9c <__ssprint_r>:
 8004b9c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004ba0:	b083      	sub	sp, #12
 8004ba2:	4691      	mov	r9, r2
 8004ba4:	9001      	str	r0, [sp, #4]
 8004ba6:	6890      	ldr	r0, [r2, #8]
 8004ba8:	6817      	ldr	r7, [r2, #0]
 8004baa:	460d      	mov	r5, r1
 8004bac:	2800      	cmp	r0, #0
 8004bae:	d072      	beq.n	8004c96 <__ssprint_r+0xfa>
 8004bb0:	f04f 0a00 	mov.w	sl, #0
 8004bb4:	6808      	ldr	r0, [r1, #0]
 8004bb6:	688b      	ldr	r3, [r1, #8]
 8004bb8:	4654      	mov	r4, sl
 8004bba:	2c00      	cmp	r4, #0
 8004bbc:	d048      	beq.n	8004c50 <__ssprint_r+0xb4>
 8004bbe:	429c      	cmp	r4, r3
 8004bc0:	461e      	mov	r6, r3
 8004bc2:	4698      	mov	r8, r3
 8004bc4:	bf3c      	itt	cc
 8004bc6:	4626      	movcc	r6, r4
 8004bc8:	46a0      	movcc	r8, r4
 8004bca:	d331      	bcc.n	8004c30 <__ssprint_r+0x94>
 8004bcc:	89ab      	ldrh	r3, [r5, #12]
 8004bce:	f413 6f90 	tst.w	r3, #1152	; 0x480
 8004bd2:	d02d      	beq.n	8004c30 <__ssprint_r+0x94>
 8004bd4:	696e      	ldr	r6, [r5, #20]
 8004bd6:	6929      	ldr	r1, [r5, #16]
 8004bd8:	eb06 0646 	add.w	r6, r6, r6, lsl #1
 8004bdc:	ebc1 0800 	rsb	r8, r1, r0
 8004be0:	eb06 76d6 	add.w	r6, r6, r6, lsr #31
 8004be4:	1c60      	adds	r0, r4, #1
 8004be6:	1076      	asrs	r6, r6, #1
 8004be8:	4440      	add	r0, r8
 8004bea:	4286      	cmp	r6, r0
 8004bec:	4632      	mov	r2, r6
 8004bee:	bf3c      	itt	cc
 8004bf0:	4606      	movcc	r6, r0
 8004bf2:	4632      	movcc	r2, r6
 8004bf4:	055b      	lsls	r3, r3, #21
 8004bf6:	9801      	ldr	r0, [sp, #4]
 8004bf8:	d52f      	bpl.n	8004c5a <__ssprint_r+0xbe>
 8004bfa:	4611      	mov	r1, r2
 8004bfc:	f7fe fed8 	bl	80039b0 <_malloc_r>
 8004c00:	4683      	mov	fp, r0
 8004c02:	2800      	cmp	r0, #0
 8004c04:	d032      	beq.n	8004c6c <__ssprint_r+0xd0>
 8004c06:	6929      	ldr	r1, [r5, #16]
 8004c08:	4642      	mov	r2, r8
 8004c0a:	f7ff f9c3 	bl	8003f94 <memcpy>
 8004c0e:	89ab      	ldrh	r3, [r5, #12]
 8004c10:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8004c14:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8004c18:	81ab      	strh	r3, [r5, #12]
 8004c1a:	ebc8 0306 	rsb	r3, r8, r6
 8004c1e:	eb0b 0008 	add.w	r0, fp, r8
 8004c22:	616e      	str	r6, [r5, #20]
 8004c24:	f8c5 b010 	str.w	fp, [r5, #16]
 8004c28:	6028      	str	r0, [r5, #0]
 8004c2a:	4626      	mov	r6, r4
 8004c2c:	60ab      	str	r3, [r5, #8]
 8004c2e:	46a0      	mov	r8, r4
 8004c30:	4642      	mov	r2, r8
 8004c32:	4651      	mov	r1, sl
 8004c34:	f000 fcb8 	bl	80055a8 <memmove>
 8004c38:	f8d9 2008 	ldr.w	r2, [r9, #8]
 8004c3c:	68ab      	ldr	r3, [r5, #8]
 8004c3e:	6828      	ldr	r0, [r5, #0]
 8004c40:	1b9b      	subs	r3, r3, r6
 8004c42:	4440      	add	r0, r8
 8004c44:	1b14      	subs	r4, r2, r4
 8004c46:	60ab      	str	r3, [r5, #8]
 8004c48:	6028      	str	r0, [r5, #0]
 8004c4a:	f8c9 4008 	str.w	r4, [r9, #8]
 8004c4e:	b1e4      	cbz	r4, 8004c8a <__ssprint_r+0xee>
 8004c50:	f8d7 a000 	ldr.w	sl, [r7]
 8004c54:	687c      	ldr	r4, [r7, #4]
 8004c56:	3708      	adds	r7, #8
 8004c58:	e7af      	b.n	8004bba <__ssprint_r+0x1e>
 8004c5a:	f000 fd47 	bl	80056ec <_realloc_r>
 8004c5e:	4683      	mov	fp, r0
 8004c60:	2800      	cmp	r0, #0
 8004c62:	d1da      	bne.n	8004c1a <__ssprint_r+0x7e>
 8004c64:	9801      	ldr	r0, [sp, #4]
 8004c66:	6929      	ldr	r1, [r5, #16]
 8004c68:	f7fe fd96 	bl	8003798 <_free_r>
 8004c6c:	9a01      	ldr	r2, [sp, #4]
 8004c6e:	230c      	movs	r3, #12
 8004c70:	6013      	str	r3, [r2, #0]
 8004c72:	89aa      	ldrh	r2, [r5, #12]
 8004c74:	2300      	movs	r3, #0
 8004c76:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8004c7a:	81aa      	strh	r2, [r5, #12]
 8004c7c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8004c80:	f8c9 3008 	str.w	r3, [r9, #8]
 8004c84:	f8c9 3004 	str.w	r3, [r9, #4]
 8004c88:	e002      	b.n	8004c90 <__ssprint_r+0xf4>
 8004c8a:	f8c9 4004 	str.w	r4, [r9, #4]
 8004c8e:	4620      	mov	r0, r4
 8004c90:	b003      	add	sp, #12
 8004c92:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004c96:	6050      	str	r0, [r2, #4]
 8004c98:	e7fa      	b.n	8004c90 <__ssprint_r+0xf4>
 8004c9a:	bf00      	nop

08004c9c <_svfiprintf_r>:
 8004c9c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004ca0:	468a      	mov	sl, r1
 8004ca2:	8989      	ldrh	r1, [r1, #12]
 8004ca4:	b0ad      	sub	sp, #180	; 0xb4
 8004ca6:	0609      	lsls	r1, r1, #24
 8004ca8:	9007      	str	r0, [sp, #28]
 8004caa:	9305      	str	r3, [sp, #20]
 8004cac:	d504      	bpl.n	8004cb8 <_svfiprintf_r+0x1c>
 8004cae:	f8da 3010 	ldr.w	r3, [sl, #16]
 8004cb2:	2b00      	cmp	r3, #0
 8004cb4:	f000 8422 	beq.w	80054fc <_svfiprintf_r+0x860>
 8004cb8:	2300      	movs	r3, #0
 8004cba:	f10d 009f 	add.w	r0, sp, #159	; 0x9f
 8004cbe:	f10d 08a0 	add.w	r8, sp, #160	; 0xa0
 8004cc2:	a90e      	add	r1, sp, #56	; 0x38
 8004cc4:	930c      	str	r3, [sp, #48]	; 0x30
 8004cc6:	932a      	str	r3, [sp, #168]	; 0xa8
 8004cc8:	9329      	str	r3, [sp, #164]	; 0xa4
 8004cca:	9304      	str	r3, [sp, #16]
 8004ccc:	ebc0 0308 	rsb	r3, r0, r8
 8004cd0:	9001      	str	r0, [sp, #4]
 8004cd2:	9128      	str	r1, [sp, #160]	; 0xa0
 8004cd4:	4617      	mov	r7, r2
 8004cd6:	460c      	mov	r4, r1
 8004cd8:	930d      	str	r3, [sp, #52]	; 0x34
 8004cda:	783b      	ldrb	r3, [r7, #0]
 8004cdc:	2b00      	cmp	r3, #0
 8004cde:	bf18      	it	ne
 8004ce0:	2b25      	cmpne	r3, #37	; 0x25
 8004ce2:	463d      	mov	r5, r7
 8004ce4:	d016      	beq.n	8004d14 <_svfiprintf_r+0x78>
 8004ce6:	f815 3f01 	ldrb.w	r3, [r5, #1]!
 8004cea:	2b25      	cmp	r3, #37	; 0x25
 8004cec:	bf18      	it	ne
 8004cee:	2b00      	cmpne	r3, #0
 8004cf0:	d1f9      	bne.n	8004ce6 <_svfiprintf_r+0x4a>
 8004cf2:	1bee      	subs	r6, r5, r7
 8004cf4:	d00e      	beq.n	8004d14 <_svfiprintf_r+0x78>
 8004cf6:	9b29      	ldr	r3, [sp, #164]	; 0xa4
 8004cf8:	9a2a      	ldr	r2, [sp, #168]	; 0xa8
 8004cfa:	6027      	str	r7, [r4, #0]
 8004cfc:	3301      	adds	r3, #1
 8004cfe:	1992      	adds	r2, r2, r6
 8004d00:	2b07      	cmp	r3, #7
 8004d02:	6066      	str	r6, [r4, #4]
 8004d04:	922a      	str	r2, [sp, #168]	; 0xa8
 8004d06:	9329      	str	r3, [sp, #164]	; 0xa4
 8004d08:	f300 832a 	bgt.w	8005360 <_svfiprintf_r+0x6c4>
 8004d0c:	3408      	adds	r4, #8
 8004d0e:	9b04      	ldr	r3, [sp, #16]
 8004d10:	199b      	adds	r3, r3, r6
 8004d12:	9304      	str	r3, [sp, #16]
 8004d14:	782b      	ldrb	r3, [r5, #0]
 8004d16:	2b00      	cmp	r3, #0
 8004d18:	f000 82c5 	beq.w	80052a6 <_svfiprintf_r+0x60a>
 8004d1c:	2200      	movs	r2, #0
 8004d1e:	1c6f      	adds	r7, r5, #1
 8004d20:	4613      	mov	r3, r2
 8004d22:	f88d 20af 	strb.w	r2, [sp, #175]	; 0xaf
 8004d26:	f04f 35ff 	mov.w	r5, #4294967295	; 0xffffffff
 8004d2a:	9206      	str	r2, [sp, #24]
 8004d2c:	4693      	mov	fp, r2
 8004d2e:	f817 2b01 	ldrb.w	r2, [r7], #1
 8004d32:	f1a2 0120 	sub.w	r1, r2, #32
 8004d36:	2958      	cmp	r1, #88	; 0x58
 8004d38:	f200 8178 	bhi.w	800502c <_svfiprintf_r+0x390>
 8004d3c:	e8df f011 	tbh	[pc, r1, lsl #1]
 8004d40:	01760172 	.word	0x01760172
 8004d44:	016f0176 	.word	0x016f0176
 8004d48:	01760176 	.word	0x01760176
 8004d4c:	01760176 	.word	0x01760176
 8004d50:	01760176 	.word	0x01760176
 8004d54:	01d800af 	.word	0x01d800af
 8004d58:	00ba0176 	.word	0x00ba0176
 8004d5c:	017601da 	.word	0x017601da
 8004d60:	01c401d5 	.word	0x01c401d5
 8004d64:	01c401c4 	.word	0x01c401c4
 8004d68:	01c401c4 	.word	0x01c401c4
 8004d6c:	01c401c4 	.word	0x01c401c4
 8004d70:	01c401c4 	.word	0x01c401c4
 8004d74:	01760176 	.word	0x01760176
 8004d78:	01760176 	.word	0x01760176
 8004d7c:	01760176 	.word	0x01760176
 8004d80:	01760176 	.word	0x01760176
 8004d84:	01760176 	.word	0x01760176
 8004d88:	017601a7 	.word	0x017601a7
 8004d8c:	01760176 	.word	0x01760176
 8004d90:	01760176 	.word	0x01760176
 8004d94:	01760176 	.word	0x01760176
 8004d98:	01760176 	.word	0x01760176
 8004d9c:	005c0176 	.word	0x005c0176
 8004da0:	01760176 	.word	0x01760176
 8004da4:	01760176 	.word	0x01760176
 8004da8:	00a00176 	.word	0x00a00176
 8004dac:	01760176 	.word	0x01760176
 8004db0:	0176016a 	.word	0x0176016a
 8004db4:	01760176 	.word	0x01760176
 8004db8:	01760176 	.word	0x01760176
 8004dbc:	01760176 	.word	0x01760176
 8004dc0:	01760176 	.word	0x01760176
 8004dc4:	01170176 	.word	0x01170176
 8004dc8:	01760105 	.word	0x01760105
 8004dcc:	01760176 	.word	0x01760176
 8004dd0:	01050102 	.word	0x01050102
 8004dd4:	01760176 	.word	0x01760176
 8004dd8:	01760059 	.word	0x01760059
 8004ddc:	005e00d1 	.word	0x005e00d1
 8004de0:	005900bd 	.word	0x005900bd
 8004de4:	01870176 	.word	0x01870176
 8004de8:	00a20176 	.word	0x00a20176
 8004dec:	01760176 	.word	0x01760176
 8004df0:	00e2      	.short	0x00e2
 8004df2:	f04b 0b10 	orr.w	fp, fp, #16
 8004df6:	e79a      	b.n	8004d2e <_svfiprintf_r+0x92>
 8004df8:	f04b 0b10 	orr.w	fp, fp, #16
 8004dfc:	f01b 0210 	ands.w	r2, fp, #16
 8004e00:	f000 8313 	beq.w	800542a <_svfiprintf_r+0x78e>
 8004e04:	9805      	ldr	r0, [sp, #20]
 8004e06:	6803      	ldr	r3, [r0, #0]
 8004e08:	2200      	movs	r2, #0
 8004e0a:	1a99      	subs	r1, r3, r2
 8004e0c:	bf18      	it	ne
 8004e0e:	2101      	movne	r1, #1
 8004e10:	3004      	adds	r0, #4
 8004e12:	9005      	str	r0, [sp, #20]
 8004e14:	2000      	movs	r0, #0
 8004e16:	f88d 00af 	strb.w	r0, [sp, #175]	; 0xaf
 8004e1a:	2d00      	cmp	r5, #0
 8004e1c:	bfa8      	it	ge
 8004e1e:	f02b 0b80 	bicge.w	fp, fp, #128	; 0x80
 8004e22:	2d00      	cmp	r5, #0
 8004e24:	bf18      	it	ne
 8004e26:	f041 0101 	orrne.w	r1, r1, #1
 8004e2a:	2900      	cmp	r1, #0
 8004e2c:	f000 8228 	beq.w	8005280 <_svfiprintf_r+0x5e4>
 8004e30:	2a01      	cmp	r2, #1
 8004e32:	f000 82cf 	beq.w	80053d4 <_svfiprintf_r+0x738>
 8004e36:	2a02      	cmp	r2, #2
 8004e38:	bf18      	it	ne
 8004e3a:	4642      	movne	r2, r8
 8004e3c:	d101      	bne.n	8004e42 <_svfiprintf_r+0x1a6>
 8004e3e:	e2b9      	b.n	80053b4 <_svfiprintf_r+0x718>
 8004e40:	4602      	mov	r2, r0
 8004e42:	f003 0107 	and.w	r1, r3, #7
 8004e46:	3130      	adds	r1, #48	; 0x30
 8004e48:	1e50      	subs	r0, r2, #1
 8004e4a:	08db      	lsrs	r3, r3, #3
 8004e4c:	f802 1c01 	strb.w	r1, [r2, #-1]
 8004e50:	d1f6      	bne.n	8004e40 <_svfiprintf_r+0x1a4>
 8004e52:	f01b 0f01 	tst.w	fp, #1
 8004e56:	9009      	str	r0, [sp, #36]	; 0x24
 8004e58:	f040 831a 	bne.w	8005490 <_svfiprintf_r+0x7f4>
 8004e5c:	ebc0 0308 	rsb	r3, r0, r8
 8004e60:	9303      	str	r3, [sp, #12]
 8004e62:	9508      	str	r5, [sp, #32]
 8004e64:	9803      	ldr	r0, [sp, #12]
 8004e66:	9908      	ldr	r1, [sp, #32]
 8004e68:	f89d 30af 	ldrb.w	r3, [sp, #175]	; 0xaf
 8004e6c:	4288      	cmp	r0, r1
 8004e6e:	bfb8      	it	lt
 8004e70:	4608      	movlt	r0, r1
 8004e72:	9002      	str	r0, [sp, #8]
 8004e74:	2b00      	cmp	r3, #0
 8004e76:	f000 808b 	beq.w	8004f90 <_svfiprintf_r+0x2f4>
 8004e7a:	3001      	adds	r0, #1
 8004e7c:	9002      	str	r0, [sp, #8]
 8004e7e:	e087      	b.n	8004f90 <_svfiprintf_r+0x2f4>
 8004e80:	f04b 0b10 	orr.w	fp, fp, #16
 8004e84:	f01b 0f10 	tst.w	fp, #16
 8004e88:	f000 82c1 	beq.w	800540e <_svfiprintf_r+0x772>
 8004e8c:	9805      	ldr	r0, [sp, #20]
 8004e8e:	6803      	ldr	r3, [r0, #0]
 8004e90:	2201      	movs	r2, #1
 8004e92:	1c19      	adds	r1, r3, #0
 8004e94:	bf18      	it	ne
 8004e96:	2101      	movne	r1, #1
 8004e98:	3004      	adds	r0, #4
 8004e9a:	9005      	str	r0, [sp, #20]
 8004e9c:	e7ba      	b.n	8004e14 <_svfiprintf_r+0x178>
 8004e9e:	9805      	ldr	r0, [sp, #20]
 8004ea0:	9905      	ldr	r1, [sp, #20]
 8004ea2:	6800      	ldr	r0, [r0, #0]
 8004ea4:	1d0a      	adds	r2, r1, #4
 8004ea6:	2800      	cmp	r0, #0
 8004ea8:	9006      	str	r0, [sp, #24]
 8004eaa:	f280 82e0 	bge.w	800546e <_svfiprintf_r+0x7d2>
 8004eae:	4240      	negs	r0, r0
 8004eb0:	9006      	str	r0, [sp, #24]
 8004eb2:	9205      	str	r2, [sp, #20]
 8004eb4:	f04b 0b04 	orr.w	fp, fp, #4
 8004eb8:	e739      	b.n	8004d2e <_svfiprintf_r+0x92>
 8004eba:	9b05      	ldr	r3, [sp, #20]
 8004ebc:	9905      	ldr	r1, [sp, #20]
 8004ebe:	681b      	ldr	r3, [r3, #0]
 8004ec0:	2230      	movs	r2, #48	; 0x30
 8004ec2:	f88d 20ac 	strb.w	r2, [sp, #172]	; 0xac
 8004ec6:	2278      	movs	r2, #120	; 0x78
 8004ec8:	3104      	adds	r1, #4
 8004eca:	f88d 20ad 	strb.w	r2, [sp, #173]	; 0xad
 8004ece:	4aaf      	ldr	r2, [pc, #700]	; (800518c <_svfiprintf_r+0x4f0>)
 8004ed0:	9105      	str	r1, [sp, #20]
 8004ed2:	1c19      	adds	r1, r3, #0
 8004ed4:	bf18      	it	ne
 8004ed6:	2101      	movne	r1, #1
 8004ed8:	920c      	str	r2, [sp, #48]	; 0x30
 8004eda:	f04b 0b02 	orr.w	fp, fp, #2
 8004ede:	2202      	movs	r2, #2
 8004ee0:	e798      	b.n	8004e14 <_svfiprintf_r+0x178>
 8004ee2:	f01b 0f10 	tst.w	fp, #16
 8004ee6:	f88d 30af 	strb.w	r3, [sp, #175]	; 0xaf
 8004eea:	f040 82dd 	bne.w	80054a8 <_svfiprintf_r+0x80c>
 8004eee:	f01b 0f40 	tst.w	fp, #64	; 0x40
 8004ef2:	f000 82fb 	beq.w	80054ec <_svfiprintf_r+0x850>
 8004ef6:	9a05      	ldr	r2, [sp, #20]
 8004ef8:	9804      	ldr	r0, [sp, #16]
 8004efa:	6813      	ldr	r3, [r2, #0]
 8004efc:	3204      	adds	r2, #4
 8004efe:	9205      	str	r2, [sp, #20]
 8004f00:	8018      	strh	r0, [r3, #0]
 8004f02:	e6ea      	b.n	8004cda <_svfiprintf_r+0x3e>
 8004f04:	49a1      	ldr	r1, [pc, #644]	; (800518c <_svfiprintf_r+0x4f0>)
 8004f06:	f88d 30af 	strb.w	r3, [sp, #175]	; 0xaf
 8004f0a:	910c      	str	r1, [sp, #48]	; 0x30
 8004f0c:	f01b 0f10 	tst.w	fp, #16
 8004f10:	d103      	bne.n	8004f1a <_svfiprintf_r+0x27e>
 8004f12:	f01b 0f40 	tst.w	fp, #64	; 0x40
 8004f16:	f040 82d3 	bne.w	80054c0 <_svfiprintf_r+0x824>
 8004f1a:	9805      	ldr	r0, [sp, #20]
 8004f1c:	6803      	ldr	r3, [r0, #0]
 8004f1e:	3004      	adds	r0, #4
 8004f20:	9005      	str	r0, [sp, #20]
 8004f22:	1c19      	adds	r1, r3, #0
 8004f24:	bf18      	it	ne
 8004f26:	2101      	movne	r1, #1
 8004f28:	ea1b 0f01 	tst.w	fp, r1
 8004f2c:	f000 8287 	beq.w	800543e <_svfiprintf_r+0x7a2>
 8004f30:	2130      	movs	r1, #48	; 0x30
 8004f32:	f88d 10ac 	strb.w	r1, [sp, #172]	; 0xac
 8004f36:	f88d 20ad 	strb.w	r2, [sp, #173]	; 0xad
 8004f3a:	f04b 0b02 	orr.w	fp, fp, #2
 8004f3e:	2101      	movs	r1, #1
 8004f40:	2202      	movs	r2, #2
 8004f42:	e767      	b.n	8004e14 <_svfiprintf_r+0x178>
 8004f44:	f04b 0b40 	orr.w	fp, fp, #64	; 0x40
 8004f48:	e6f1      	b.n	8004d2e <_svfiprintf_r+0x92>
 8004f4a:	f01b 0f10 	tst.w	fp, #16
 8004f4e:	f88d 30af 	strb.w	r3, [sp, #175]	; 0xaf
 8004f52:	f000 80a4 	beq.w	800509e <_svfiprintf_r+0x402>
 8004f56:	9805      	ldr	r0, [sp, #20]
 8004f58:	6803      	ldr	r3, [r0, #0]
 8004f5a:	3004      	adds	r0, #4
 8004f5c:	9005      	str	r0, [sp, #20]
 8004f5e:	2b00      	cmp	r3, #0
 8004f60:	f2c0 80a9 	blt.w	80050b6 <_svfiprintf_r+0x41a>
 8004f64:	bf0c      	ite	eq
 8004f66:	2100      	moveq	r1, #0
 8004f68:	2101      	movne	r1, #1
 8004f6a:	2201      	movs	r2, #1
 8004f6c:	e755      	b.n	8004e1a <_svfiprintf_r+0x17e>
 8004f6e:	9b05      	ldr	r3, [sp, #20]
 8004f70:	9905      	ldr	r1, [sp, #20]
 8004f72:	681b      	ldr	r3, [r3, #0]
 8004f74:	2001      	movs	r0, #1
 8004f76:	2200      	movs	r2, #0
 8004f78:	3104      	adds	r1, #4
 8004f7a:	f88d 3078 	strb.w	r3, [sp, #120]	; 0x78
 8004f7e:	ab1e      	add	r3, sp, #120	; 0x78
 8004f80:	f88d 20af 	strb.w	r2, [sp, #175]	; 0xaf
 8004f84:	9002      	str	r0, [sp, #8]
 8004f86:	9105      	str	r1, [sp, #20]
 8004f88:	9003      	str	r0, [sp, #12]
 8004f8a:	9309      	str	r3, [sp, #36]	; 0x24
 8004f8c:	2300      	movs	r3, #0
 8004f8e:	9308      	str	r3, [sp, #32]
 8004f90:	f01b 0302 	ands.w	r3, fp, #2
 8004f94:	930a      	str	r3, [sp, #40]	; 0x28
 8004f96:	d002      	beq.n	8004f9e <_svfiprintf_r+0x302>
 8004f98:	9b02      	ldr	r3, [sp, #8]
 8004f9a:	3302      	adds	r3, #2
 8004f9c:	9302      	str	r3, [sp, #8]
 8004f9e:	f01b 0384 	ands.w	r3, fp, #132	; 0x84
 8004fa2:	930b      	str	r3, [sp, #44]	; 0x2c
 8004fa4:	f040 80c1 	bne.w	800512a <_svfiprintf_r+0x48e>
 8004fa8:	9b06      	ldr	r3, [sp, #24]
 8004faa:	9802      	ldr	r0, [sp, #8]
 8004fac:	1a1d      	subs	r5, r3, r0
 8004fae:	2d00      	cmp	r5, #0
 8004fb0:	f340 80bb 	ble.w	800512a <_svfiprintf_r+0x48e>
 8004fb4:	2d10      	cmp	r5, #16
 8004fb6:	9a2a      	ldr	r2, [sp, #168]	; 0xa8
 8004fb8:	9b29      	ldr	r3, [sp, #164]	; 0xa4
 8004fba:	4e75      	ldr	r6, [pc, #468]	; (8005190 <_svfiprintf_r+0x4f4>)
 8004fbc:	dd1f      	ble.n	8004ffe <_svfiprintf_r+0x362>
 8004fbe:	4621      	mov	r1, r4
 8004fc0:	f04f 0910 	mov.w	r9, #16
 8004fc4:	9c07      	ldr	r4, [sp, #28]
 8004fc6:	e002      	b.n	8004fce <_svfiprintf_r+0x332>
 8004fc8:	3d10      	subs	r5, #16
 8004fca:	2d10      	cmp	r5, #16
 8004fcc:	dd16      	ble.n	8004ffc <_svfiprintf_r+0x360>
 8004fce:	3301      	adds	r3, #1
 8004fd0:	3210      	adds	r2, #16
 8004fd2:	e881 0240 	stmia.w	r1, {r6, r9}
 8004fd6:	3108      	adds	r1, #8
 8004fd8:	2b07      	cmp	r3, #7
 8004fda:	922a      	str	r2, [sp, #168]	; 0xa8
 8004fdc:	9329      	str	r3, [sp, #164]	; 0xa4
 8004fde:	ddf3      	ble.n	8004fc8 <_svfiprintf_r+0x32c>
 8004fe0:	4620      	mov	r0, r4
 8004fe2:	4651      	mov	r1, sl
 8004fe4:	4642      	mov	r2, r8
 8004fe6:	f7ff fdd9 	bl	8004b9c <__ssprint_r>
 8004fea:	2800      	cmp	r0, #0
 8004fec:	f040 8162 	bne.w	80052b4 <_svfiprintf_r+0x618>
 8004ff0:	3d10      	subs	r5, #16
 8004ff2:	2d10      	cmp	r5, #16
 8004ff4:	9a2a      	ldr	r2, [sp, #168]	; 0xa8
 8004ff6:	9b29      	ldr	r3, [sp, #164]	; 0xa4
 8004ff8:	a90e      	add	r1, sp, #56	; 0x38
 8004ffa:	dce8      	bgt.n	8004fce <_svfiprintf_r+0x332>
 8004ffc:	460c      	mov	r4, r1
 8004ffe:	3301      	adds	r3, #1
 8005000:	1952      	adds	r2, r2, r5
 8005002:	2b07      	cmp	r3, #7
 8005004:	6026      	str	r6, [r4, #0]
 8005006:	6065      	str	r5, [r4, #4]
 8005008:	922a      	str	r2, [sp, #168]	; 0xa8
 800500a:	9329      	str	r3, [sp, #164]	; 0xa4
 800500c:	f300 8219 	bgt.w	8005442 <_svfiprintf_r+0x7a6>
 8005010:	3408      	adds	r4, #8
 8005012:	e08c      	b.n	800512e <_svfiprintf_r+0x492>
 8005014:	f88d 30af 	strb.w	r3, [sp, #175]	; 0xaf
 8005018:	4b5e      	ldr	r3, [pc, #376]	; (8005194 <_svfiprintf_r+0x4f8>)
 800501a:	930c      	str	r3, [sp, #48]	; 0x30
 800501c:	e776      	b.n	8004f0c <_svfiprintf_r+0x270>
 800501e:	f04b 0b01 	orr.w	fp, fp, #1
 8005022:	e684      	b.n	8004d2e <_svfiprintf_r+0x92>
 8005024:	2b00      	cmp	r3, #0
 8005026:	bf08      	it	eq
 8005028:	2320      	moveq	r3, #32
 800502a:	e680      	b.n	8004d2e <_svfiprintf_r+0x92>
 800502c:	f88d 30af 	strb.w	r3, [sp, #175]	; 0xaf
 8005030:	2a00      	cmp	r2, #0
 8005032:	f000 8138 	beq.w	80052a6 <_svfiprintf_r+0x60a>
 8005036:	2301      	movs	r3, #1
 8005038:	9302      	str	r3, [sp, #8]
 800503a:	2300      	movs	r3, #0
 800503c:	f88d 30af 	strb.w	r3, [sp, #175]	; 0xaf
 8005040:	2301      	movs	r3, #1
 8005042:	9303      	str	r3, [sp, #12]
 8005044:	ab1e      	add	r3, sp, #120	; 0x78
 8005046:	f88d 2078 	strb.w	r2, [sp, #120]	; 0x78
 800504a:	9309      	str	r3, [sp, #36]	; 0x24
 800504c:	e79e      	b.n	8004f8c <_svfiprintf_r+0x2f0>
 800504e:	9b05      	ldr	r3, [sp, #20]
 8005050:	681b      	ldr	r3, [r3, #0]
 8005052:	9309      	str	r3, [sp, #36]	; 0x24
 8005054:	9b05      	ldr	r3, [sp, #20]
 8005056:	3304      	adds	r3, #4
 8005058:	9305      	str	r3, [sp, #20]
 800505a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800505c:	2600      	movs	r6, #0
 800505e:	f88d 60af 	strb.w	r6, [sp, #175]	; 0xaf
 8005062:	2b00      	cmp	r3, #0
 8005064:	f000 8259 	beq.w	800551a <_svfiprintf_r+0x87e>
 8005068:	2d00      	cmp	r5, #0
 800506a:	9809      	ldr	r0, [sp, #36]	; 0x24
 800506c:	f2c0 822d 	blt.w	80054ca <_svfiprintf_r+0x82e>
 8005070:	4631      	mov	r1, r6
 8005072:	462a      	mov	r2, r5
 8005074:	f7fe ff50 	bl	8003f18 <memchr>
 8005078:	2800      	cmp	r0, #0
 800507a:	f000 8258 	beq.w	800552e <_svfiprintf_r+0x892>
 800507e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005080:	9608      	str	r6, [sp, #32]
 8005082:	1ac0      	subs	r0, r0, r3
 8005084:	42a8      	cmp	r0, r5
 8005086:	9003      	str	r0, [sp, #12]
 8005088:	bfc8      	it	gt
 800508a:	9503      	strgt	r5, [sp, #12]
 800508c:	e6ea      	b.n	8004e64 <_svfiprintf_r+0x1c8>
 800508e:	f04b 0b10 	orr.w	fp, fp, #16
 8005092:	f01b 0f10 	tst.w	fp, #16
 8005096:	f88d 30af 	strb.w	r3, [sp, #175]	; 0xaf
 800509a:	f47f af5c 	bne.w	8004f56 <_svfiprintf_r+0x2ba>
 800509e:	f01b 0f40 	tst.w	fp, #64	; 0x40
 80050a2:	f000 8208 	beq.w	80054b6 <_svfiprintf_r+0x81a>
 80050a6:	9905      	ldr	r1, [sp, #20]
 80050a8:	f9b1 3000 	ldrsh.w	r3, [r1]
 80050ac:	3104      	adds	r1, #4
 80050ae:	2b00      	cmp	r3, #0
 80050b0:	9105      	str	r1, [sp, #20]
 80050b2:	f6bf af57 	bge.w	8004f64 <_svfiprintf_r+0x2c8>
 80050b6:	425b      	negs	r3, r3
 80050b8:	222d      	movs	r2, #45	; 0x2d
 80050ba:	1c19      	adds	r1, r3, #0
 80050bc:	f88d 20af 	strb.w	r2, [sp, #175]	; 0xaf
 80050c0:	bf18      	it	ne
 80050c2:	2101      	movne	r1, #1
 80050c4:	2201      	movs	r2, #1
 80050c6:	e6a8      	b.n	8004e1a <_svfiprintf_r+0x17e>
 80050c8:	4638      	mov	r0, r7
 80050ca:	2100      	movs	r1, #0
 80050cc:	f1a2 0730 	sub.w	r7, r2, #48	; 0x30
 80050d0:	f810 2b01 	ldrb.w	r2, [r0], #1
 80050d4:	f1a2 0630 	sub.w	r6, r2, #48	; 0x30
 80050d8:	eb01 0181 	add.w	r1, r1, r1, lsl #2
 80050dc:	2e09      	cmp	r6, #9
 80050de:	eb07 0141 	add.w	r1, r7, r1, lsl #1
 80050e2:	4607      	mov	r7, r0
 80050e4:	d9f2      	bls.n	80050cc <_svfiprintf_r+0x430>
 80050e6:	9106      	str	r1, [sp, #24]
 80050e8:	e623      	b.n	8004d32 <_svfiprintf_r+0x96>
 80050ea:	f04b 0b80 	orr.w	fp, fp, #128	; 0x80
 80050ee:	e61e      	b.n	8004d2e <_svfiprintf_r+0x92>
 80050f0:	232b      	movs	r3, #43	; 0x2b
 80050f2:	e61c      	b.n	8004d2e <_svfiprintf_r+0x92>
 80050f4:	f817 2b01 	ldrb.w	r2, [r7], #1
 80050f8:	2a2a      	cmp	r2, #42	; 0x2a
 80050fa:	f000 81ae 	beq.w	800545a <_svfiprintf_r+0x7be>
 80050fe:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
 8005102:	2500      	movs	r5, #0
 8005104:	2909      	cmp	r1, #9
 8005106:	f63f ae14 	bhi.w	8004d32 <_svfiprintf_r+0x96>
 800510a:	4638      	mov	r0, r7
 800510c:	2500      	movs	r5, #0
 800510e:	f810 2b01 	ldrb.w	r2, [r0], #1
 8005112:	eb05 0585 	add.w	r5, r5, r5, lsl #2
 8005116:	eb01 0545 	add.w	r5, r1, r5, lsl #1
 800511a:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
 800511e:	2909      	cmp	r1, #9
 8005120:	4607      	mov	r7, r0
 8005122:	d9f4      	bls.n	800510e <_svfiprintf_r+0x472>
 8005124:	ea45 75e5 	orr.w	r5, r5, r5, asr #31
 8005128:	e603      	b.n	8004d32 <_svfiprintf_r+0x96>
 800512a:	9a2a      	ldr	r2, [sp, #168]	; 0xa8
 800512c:	9b29      	ldr	r3, [sp, #164]	; 0xa4
 800512e:	f89d 10af 	ldrb.w	r1, [sp, #175]	; 0xaf
 8005132:	b161      	cbz	r1, 800514e <_svfiprintf_r+0x4b2>
 8005134:	3301      	adds	r3, #1
 8005136:	f10d 01af 	add.w	r1, sp, #175	; 0xaf
 800513a:	3201      	adds	r2, #1
 800513c:	6021      	str	r1, [r4, #0]
 800513e:	2101      	movs	r1, #1
 8005140:	2b07      	cmp	r3, #7
 8005142:	6061      	str	r1, [r4, #4]
 8005144:	922a      	str	r2, [sp, #168]	; 0xa8
 8005146:	9329      	str	r3, [sp, #164]	; 0xa4
 8005148:	f300 811e 	bgt.w	8005388 <_svfiprintf_r+0x6ec>
 800514c:	3408      	adds	r4, #8
 800514e:	990a      	ldr	r1, [sp, #40]	; 0x28
 8005150:	b159      	cbz	r1, 800516a <_svfiprintf_r+0x4ce>
 8005152:	3301      	adds	r3, #1
 8005154:	a92b      	add	r1, sp, #172	; 0xac
 8005156:	3202      	adds	r2, #2
 8005158:	6021      	str	r1, [r4, #0]
 800515a:	2102      	movs	r1, #2
 800515c:	2b07      	cmp	r3, #7
 800515e:	6061      	str	r1, [r4, #4]
 8005160:	922a      	str	r2, [sp, #168]	; 0xa8
 8005162:	9329      	str	r3, [sp, #164]	; 0xa4
 8005164:	f300 811b 	bgt.w	800539e <_svfiprintf_r+0x702>
 8005168:	3408      	adds	r4, #8
 800516a:	980b      	ldr	r0, [sp, #44]	; 0x2c
 800516c:	2880      	cmp	r0, #128	; 0x80
 800516e:	f000 80ae 	beq.w	80052ce <_svfiprintf_r+0x632>
 8005172:	9808      	ldr	r0, [sp, #32]
 8005174:	9903      	ldr	r1, [sp, #12]
 8005176:	1a45      	subs	r5, r0, r1
 8005178:	2d00      	cmp	r5, #0
 800517a:	dd33      	ble.n	80051e4 <_svfiprintf_r+0x548>
 800517c:	2d10      	cmp	r5, #16
 800517e:	4e06      	ldr	r6, [pc, #24]	; (8005198 <_svfiprintf_r+0x4fc>)
 8005180:	dd26      	ble.n	80051d0 <_svfiprintf_r+0x534>
 8005182:	4621      	mov	r1, r4
 8005184:	f04f 0910 	mov.w	r9, #16
 8005188:	9c07      	ldr	r4, [sp, #28]
 800518a:	e00a      	b.n	80051a2 <_svfiprintf_r+0x506>
 800518c:	08006710 	.word	0x08006710
 8005190:	080066a0 	.word	0x080066a0
 8005194:	080066fc 	.word	0x080066fc
 8005198:	080066b0 	.word	0x080066b0
 800519c:	3d10      	subs	r5, #16
 800519e:	2d10      	cmp	r5, #16
 80051a0:	dd15      	ble.n	80051ce <_svfiprintf_r+0x532>
 80051a2:	3301      	adds	r3, #1
 80051a4:	3210      	adds	r2, #16
 80051a6:	e881 0240 	stmia.w	r1, {r6, r9}
 80051aa:	3108      	adds	r1, #8
 80051ac:	2b07      	cmp	r3, #7
 80051ae:	922a      	str	r2, [sp, #168]	; 0xa8
 80051b0:	9329      	str	r3, [sp, #164]	; 0xa4
 80051b2:	ddf3      	ble.n	800519c <_svfiprintf_r+0x500>
 80051b4:	4620      	mov	r0, r4
 80051b6:	4651      	mov	r1, sl
 80051b8:	4642      	mov	r2, r8
 80051ba:	f7ff fcef 	bl	8004b9c <__ssprint_r>
 80051be:	2800      	cmp	r0, #0
 80051c0:	d178      	bne.n	80052b4 <_svfiprintf_r+0x618>
 80051c2:	3d10      	subs	r5, #16
 80051c4:	2d10      	cmp	r5, #16
 80051c6:	9a2a      	ldr	r2, [sp, #168]	; 0xa8
 80051c8:	9b29      	ldr	r3, [sp, #164]	; 0xa4
 80051ca:	a90e      	add	r1, sp, #56	; 0x38
 80051cc:	dce9      	bgt.n	80051a2 <_svfiprintf_r+0x506>
 80051ce:	460c      	mov	r4, r1
 80051d0:	3301      	adds	r3, #1
 80051d2:	1952      	adds	r2, r2, r5
 80051d4:	2b07      	cmp	r3, #7
 80051d6:	6026      	str	r6, [r4, #0]
 80051d8:	6065      	str	r5, [r4, #4]
 80051da:	922a      	str	r2, [sp, #168]	; 0xa8
 80051dc:	9329      	str	r3, [sp, #164]	; 0xa4
 80051de:	f300 80c8 	bgt.w	8005372 <_svfiprintf_r+0x6d6>
 80051e2:	3408      	adds	r4, #8
 80051e4:	9903      	ldr	r1, [sp, #12]
 80051e6:	9809      	ldr	r0, [sp, #36]	; 0x24
 80051e8:	3301      	adds	r3, #1
 80051ea:	1852      	adds	r2, r2, r1
 80051ec:	2b07      	cmp	r3, #7
 80051ee:	e884 0003 	stmia.w	r4, {r0, r1}
 80051f2:	922a      	str	r2, [sp, #168]	; 0xa8
 80051f4:	9329      	str	r3, [sp, #164]	; 0xa4
 80051f6:	bfd8      	it	le
 80051f8:	f104 0108 	addle.w	r1, r4, #8
 80051fc:	f300 809a 	bgt.w	8005334 <_svfiprintf_r+0x698>
 8005200:	f01b 0f04 	tst.w	fp, #4
 8005204:	d02e      	beq.n	8005264 <_svfiprintf_r+0x5c8>
 8005206:	9b06      	ldr	r3, [sp, #24]
 8005208:	9802      	ldr	r0, [sp, #8]
 800520a:	1a1d      	subs	r5, r3, r0
 800520c:	2d00      	cmp	r5, #0
 800520e:	dd29      	ble.n	8005264 <_svfiprintf_r+0x5c8>
 8005210:	2d10      	cmp	r5, #16
 8005212:	9b29      	ldr	r3, [sp, #164]	; 0xa4
 8005214:	4e97      	ldr	r6, [pc, #604]	; (8005474 <_svfiprintf_r+0x7d8>)
 8005216:	dd1c      	ble.n	8005252 <_svfiprintf_r+0x5b6>
 8005218:	2410      	movs	r4, #16
 800521a:	f8dd 901c 	ldr.w	r9, [sp, #28]
 800521e:	e002      	b.n	8005226 <_svfiprintf_r+0x58a>
 8005220:	3d10      	subs	r5, #16
 8005222:	2d10      	cmp	r5, #16
 8005224:	dd15      	ble.n	8005252 <_svfiprintf_r+0x5b6>
 8005226:	3301      	adds	r3, #1
 8005228:	3210      	adds	r2, #16
 800522a:	600e      	str	r6, [r1, #0]
 800522c:	604c      	str	r4, [r1, #4]
 800522e:	3108      	adds	r1, #8
 8005230:	2b07      	cmp	r3, #7
 8005232:	922a      	str	r2, [sp, #168]	; 0xa8
 8005234:	9329      	str	r3, [sp, #164]	; 0xa4
 8005236:	ddf3      	ble.n	8005220 <_svfiprintf_r+0x584>
 8005238:	4648      	mov	r0, r9
 800523a:	4651      	mov	r1, sl
 800523c:	4642      	mov	r2, r8
 800523e:	f7ff fcad 	bl	8004b9c <__ssprint_r>
 8005242:	2800      	cmp	r0, #0
 8005244:	d136      	bne.n	80052b4 <_svfiprintf_r+0x618>
 8005246:	3d10      	subs	r5, #16
 8005248:	2d10      	cmp	r5, #16
 800524a:	9a2a      	ldr	r2, [sp, #168]	; 0xa8
 800524c:	9b29      	ldr	r3, [sp, #164]	; 0xa4
 800524e:	a90e      	add	r1, sp, #56	; 0x38
 8005250:	dce9      	bgt.n	8005226 <_svfiprintf_r+0x58a>
 8005252:	3301      	adds	r3, #1
 8005254:	18aa      	adds	r2, r5, r2
 8005256:	2b07      	cmp	r3, #7
 8005258:	600e      	str	r6, [r1, #0]
 800525a:	604d      	str	r5, [r1, #4]
 800525c:	922a      	str	r2, [sp, #168]	; 0xa8
 800525e:	9329      	str	r3, [sp, #164]	; 0xa4
 8005260:	f300 810c 	bgt.w	800547c <_svfiprintf_r+0x7e0>
 8005264:	9b04      	ldr	r3, [sp, #16]
 8005266:	9902      	ldr	r1, [sp, #8]
 8005268:	9806      	ldr	r0, [sp, #24]
 800526a:	4281      	cmp	r1, r0
 800526c:	bfac      	ite	ge
 800526e:	185b      	addge	r3, r3, r1
 8005270:	181b      	addlt	r3, r3, r0
 8005272:	9304      	str	r3, [sp, #16]
 8005274:	2a00      	cmp	r2, #0
 8005276:	d167      	bne.n	8005348 <_svfiprintf_r+0x6ac>
 8005278:	2300      	movs	r3, #0
 800527a:	9329      	str	r3, [sp, #164]	; 0xa4
 800527c:	ac0e      	add	r4, sp, #56	; 0x38
 800527e:	e52c      	b.n	8004cda <_svfiprintf_r+0x3e>
 8005280:	2a00      	cmp	r2, #0
 8005282:	d169      	bne.n	8005358 <_svfiprintf_r+0x6bc>
 8005284:	f01b 0f01 	tst.w	fp, #1
 8005288:	bf04      	itt	eq
 800528a:	9203      	streq	r2, [sp, #12]
 800528c:	f8cd 8024 	streq.w	r8, [sp, #36]	; 0x24
 8005290:	f43f ade7 	beq.w	8004e62 <_svfiprintf_r+0x1c6>
 8005294:	2330      	movs	r3, #48	; 0x30
 8005296:	f88d 309f 	strb.w	r3, [sp, #159]	; 0x9f
 800529a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800529c:	9303      	str	r3, [sp, #12]
 800529e:	f10d 039f 	add.w	r3, sp, #159	; 0x9f
 80052a2:	9309      	str	r3, [sp, #36]	; 0x24
 80052a4:	e5dd      	b.n	8004e62 <_svfiprintf_r+0x1c6>
 80052a6:	9b2a      	ldr	r3, [sp, #168]	; 0xa8
 80052a8:	b123      	cbz	r3, 80052b4 <_svfiprintf_r+0x618>
 80052aa:	9807      	ldr	r0, [sp, #28]
 80052ac:	4651      	mov	r1, sl
 80052ae:	aa28      	add	r2, sp, #160	; 0xa0
 80052b0:	f7ff fc74 	bl	8004b9c <__ssprint_r>
 80052b4:	f8ba 300c 	ldrh.w	r3, [sl, #12]
 80052b8:	f013 0f40 	tst.w	r3, #64	; 0x40
 80052bc:	9b04      	ldr	r3, [sp, #16]
 80052be:	bf18      	it	ne
 80052c0:	f04f 33ff 	movne.w	r3, #4294967295	; 0xffffffff
 80052c4:	9304      	str	r3, [sp, #16]
 80052c6:	9804      	ldr	r0, [sp, #16]
 80052c8:	b02d      	add	sp, #180	; 0xb4
 80052ca:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80052ce:	9906      	ldr	r1, [sp, #24]
 80052d0:	9802      	ldr	r0, [sp, #8]
 80052d2:	1a0d      	subs	r5, r1, r0
 80052d4:	2d00      	cmp	r5, #0
 80052d6:	f77f af4c 	ble.w	8005172 <_svfiprintf_r+0x4d6>
 80052da:	2d10      	cmp	r5, #16
 80052dc:	4e66      	ldr	r6, [pc, #408]	; (8005478 <_svfiprintf_r+0x7dc>)
 80052de:	dd1e      	ble.n	800531e <_svfiprintf_r+0x682>
 80052e0:	4621      	mov	r1, r4
 80052e2:	f04f 0910 	mov.w	r9, #16
 80052e6:	9c07      	ldr	r4, [sp, #28]
 80052e8:	e002      	b.n	80052f0 <_svfiprintf_r+0x654>
 80052ea:	3d10      	subs	r5, #16
 80052ec:	2d10      	cmp	r5, #16
 80052ee:	dd15      	ble.n	800531c <_svfiprintf_r+0x680>
 80052f0:	3301      	adds	r3, #1
 80052f2:	3210      	adds	r2, #16
 80052f4:	e881 0240 	stmia.w	r1, {r6, r9}
 80052f8:	3108      	adds	r1, #8
 80052fa:	2b07      	cmp	r3, #7
 80052fc:	922a      	str	r2, [sp, #168]	; 0xa8
 80052fe:	9329      	str	r3, [sp, #164]	; 0xa4
 8005300:	ddf3      	ble.n	80052ea <_svfiprintf_r+0x64e>
 8005302:	4620      	mov	r0, r4
 8005304:	4651      	mov	r1, sl
 8005306:	4642      	mov	r2, r8
 8005308:	f7ff fc48 	bl	8004b9c <__ssprint_r>
 800530c:	2800      	cmp	r0, #0
 800530e:	d1d1      	bne.n	80052b4 <_svfiprintf_r+0x618>
 8005310:	3d10      	subs	r5, #16
 8005312:	2d10      	cmp	r5, #16
 8005314:	9a2a      	ldr	r2, [sp, #168]	; 0xa8
 8005316:	9b29      	ldr	r3, [sp, #164]	; 0xa4
 8005318:	a90e      	add	r1, sp, #56	; 0x38
 800531a:	dce9      	bgt.n	80052f0 <_svfiprintf_r+0x654>
 800531c:	460c      	mov	r4, r1
 800531e:	3301      	adds	r3, #1
 8005320:	1952      	adds	r2, r2, r5
 8005322:	2b07      	cmp	r3, #7
 8005324:	6026      	str	r6, [r4, #0]
 8005326:	6065      	str	r5, [r4, #4]
 8005328:	922a      	str	r2, [sp, #168]	; 0xa8
 800532a:	9329      	str	r3, [sp, #164]	; 0xa4
 800532c:	f300 80d2 	bgt.w	80054d4 <_svfiprintf_r+0x838>
 8005330:	3408      	adds	r4, #8
 8005332:	e71e      	b.n	8005172 <_svfiprintf_r+0x4d6>
 8005334:	9807      	ldr	r0, [sp, #28]
 8005336:	4651      	mov	r1, sl
 8005338:	4642      	mov	r2, r8
 800533a:	f7ff fc2f 	bl	8004b9c <__ssprint_r>
 800533e:	2800      	cmp	r0, #0
 8005340:	d1b8      	bne.n	80052b4 <_svfiprintf_r+0x618>
 8005342:	9a2a      	ldr	r2, [sp, #168]	; 0xa8
 8005344:	a90e      	add	r1, sp, #56	; 0x38
 8005346:	e75b      	b.n	8005200 <_svfiprintf_r+0x564>
 8005348:	9807      	ldr	r0, [sp, #28]
 800534a:	4651      	mov	r1, sl
 800534c:	4642      	mov	r2, r8
 800534e:	f7ff fc25 	bl	8004b9c <__ssprint_r>
 8005352:	2800      	cmp	r0, #0
 8005354:	d090      	beq.n	8005278 <_svfiprintf_r+0x5dc>
 8005356:	e7ad      	b.n	80052b4 <_svfiprintf_r+0x618>
 8005358:	9103      	str	r1, [sp, #12]
 800535a:	f8cd 8024 	str.w	r8, [sp, #36]	; 0x24
 800535e:	e580      	b.n	8004e62 <_svfiprintf_r+0x1c6>
 8005360:	9807      	ldr	r0, [sp, #28]
 8005362:	4651      	mov	r1, sl
 8005364:	4642      	mov	r2, r8
 8005366:	f7ff fc19 	bl	8004b9c <__ssprint_r>
 800536a:	2800      	cmp	r0, #0
 800536c:	d1a2      	bne.n	80052b4 <_svfiprintf_r+0x618>
 800536e:	ac0e      	add	r4, sp, #56	; 0x38
 8005370:	e4cd      	b.n	8004d0e <_svfiprintf_r+0x72>
 8005372:	9807      	ldr	r0, [sp, #28]
 8005374:	4651      	mov	r1, sl
 8005376:	4642      	mov	r2, r8
 8005378:	f7ff fc10 	bl	8004b9c <__ssprint_r>
 800537c:	2800      	cmp	r0, #0
 800537e:	d199      	bne.n	80052b4 <_svfiprintf_r+0x618>
 8005380:	9a2a      	ldr	r2, [sp, #168]	; 0xa8
 8005382:	9b29      	ldr	r3, [sp, #164]	; 0xa4
 8005384:	ac0e      	add	r4, sp, #56	; 0x38
 8005386:	e72d      	b.n	80051e4 <_svfiprintf_r+0x548>
 8005388:	9807      	ldr	r0, [sp, #28]
 800538a:	4651      	mov	r1, sl
 800538c:	4642      	mov	r2, r8
 800538e:	f7ff fc05 	bl	8004b9c <__ssprint_r>
 8005392:	2800      	cmp	r0, #0
 8005394:	d18e      	bne.n	80052b4 <_svfiprintf_r+0x618>
 8005396:	9a2a      	ldr	r2, [sp, #168]	; 0xa8
 8005398:	9b29      	ldr	r3, [sp, #164]	; 0xa4
 800539a:	ac0e      	add	r4, sp, #56	; 0x38
 800539c:	e6d7      	b.n	800514e <_svfiprintf_r+0x4b2>
 800539e:	9807      	ldr	r0, [sp, #28]
 80053a0:	4651      	mov	r1, sl
 80053a2:	4642      	mov	r2, r8
 80053a4:	f7ff fbfa 	bl	8004b9c <__ssprint_r>
 80053a8:	2800      	cmp	r0, #0
 80053aa:	d183      	bne.n	80052b4 <_svfiprintf_r+0x618>
 80053ac:	9a2a      	ldr	r2, [sp, #168]	; 0xa8
 80053ae:	9b29      	ldr	r3, [sp, #164]	; 0xa4
 80053b0:	ac0e      	add	r4, sp, #56	; 0x38
 80053b2:	e6da      	b.n	800516a <_svfiprintf_r+0x4ce>
 80053b4:	9e0c      	ldr	r6, [sp, #48]	; 0x30
 80053b6:	f10d 029f 	add.w	r2, sp, #159	; 0x9f
 80053ba:	f003 000f 	and.w	r0, r3, #15
 80053be:	4611      	mov	r1, r2
 80053c0:	5c30      	ldrb	r0, [r6, r0]
 80053c2:	3a01      	subs	r2, #1
 80053c4:	091b      	lsrs	r3, r3, #4
 80053c6:	7008      	strb	r0, [r1, #0]
 80053c8:	d1f7      	bne.n	80053ba <_svfiprintf_r+0x71e>
 80053ca:	ebc1 0308 	rsb	r3, r1, r8
 80053ce:	9109      	str	r1, [sp, #36]	; 0x24
 80053d0:	9303      	str	r3, [sp, #12]
 80053d2:	e546      	b.n	8004e62 <_svfiprintf_r+0x1c6>
 80053d4:	2b09      	cmp	r3, #9
 80053d6:	bf82      	ittt	hi
 80053d8:	f64c 46cd 	movwhi	r6, #52429	; 0xcccd
 80053dc:	f10d 019f 	addhi.w	r1, sp, #159	; 0x9f
 80053e0:	f6cc 46cc 	movthi	r6, #52428	; 0xcccc
 80053e4:	d801      	bhi.n	80053ea <_svfiprintf_r+0x74e>
 80053e6:	3330      	adds	r3, #48	; 0x30
 80053e8:	e755      	b.n	8005296 <_svfiprintf_r+0x5fa>
 80053ea:	fba6 0203 	umull	r0, r2, r6, r3
 80053ee:	08d2      	lsrs	r2, r2, #3
 80053f0:	eb02 0c82 	add.w	ip, r2, r2, lsl #2
 80053f4:	eba3 0c4c 	sub.w	ip, r3, ip, lsl #1
 80053f8:	f10c 0c30 	add.w	ip, ip, #48	; 0x30
 80053fc:	4608      	mov	r0, r1
 80053fe:	f881 c000 	strb.w	ip, [r1]
 8005402:	4613      	mov	r3, r2
 8005404:	3901      	subs	r1, #1
 8005406:	2a00      	cmp	r2, #0
 8005408:	d1ef      	bne.n	80053ea <_svfiprintf_r+0x74e>
 800540a:	9009      	str	r0, [sp, #36]	; 0x24
 800540c:	e526      	b.n	8004e5c <_svfiprintf_r+0x1c0>
 800540e:	9905      	ldr	r1, [sp, #20]
 8005410:	f01b 0f40 	tst.w	fp, #64	; 0x40
 8005414:	bf14      	ite	ne
 8005416:	880b      	ldrhne	r3, [r1, #0]
 8005418:	680b      	ldreq	r3, [r1, #0]
 800541a:	2201      	movs	r2, #1
 800541c:	9805      	ldr	r0, [sp, #20]
 800541e:	1c19      	adds	r1, r3, #0
 8005420:	bf18      	it	ne
 8005422:	2101      	movne	r1, #1
 8005424:	3004      	adds	r0, #4
 8005426:	9005      	str	r0, [sp, #20]
 8005428:	e4f4      	b.n	8004e14 <_svfiprintf_r+0x178>
 800542a:	f01b 0140 	ands.w	r1, fp, #64	; 0x40
 800542e:	bf0b      	itete	eq
 8005430:	9a05      	ldreq	r2, [sp, #20]
 8005432:	9905      	ldrne	r1, [sp, #20]
 8005434:	6813      	ldreq	r3, [r2, #0]
 8005436:	880b      	ldrhne	r3, [r1, #0]
 8005438:	bf08      	it	eq
 800543a:	460a      	moveq	r2, r1
 800543c:	e7ee      	b.n	800541c <_svfiprintf_r+0x780>
 800543e:	2202      	movs	r2, #2
 8005440:	e4e8      	b.n	8004e14 <_svfiprintf_r+0x178>
 8005442:	9807      	ldr	r0, [sp, #28]
 8005444:	4651      	mov	r1, sl
 8005446:	4642      	mov	r2, r8
 8005448:	f7ff fba8 	bl	8004b9c <__ssprint_r>
 800544c:	2800      	cmp	r0, #0
 800544e:	f47f af31 	bne.w	80052b4 <_svfiprintf_r+0x618>
 8005452:	9a2a      	ldr	r2, [sp, #168]	; 0xa8
 8005454:	9b29      	ldr	r3, [sp, #164]	; 0xa4
 8005456:	ac0e      	add	r4, sp, #56	; 0x38
 8005458:	e669      	b.n	800512e <_svfiprintf_r+0x492>
 800545a:	9a05      	ldr	r2, [sp, #20]
 800545c:	6815      	ldr	r5, [r2, #0]
 800545e:	3204      	adds	r2, #4
 8005460:	2d00      	cmp	r5, #0
 8005462:	bfbc      	itt	lt
 8005464:	9205      	strlt	r2, [sp, #20]
 8005466:	f04f 35ff 	movlt.w	r5, #4294967295	; 0xffffffff
 800546a:	f6ff ac60 	blt.w	8004d2e <_svfiprintf_r+0x92>
 800546e:	9205      	str	r2, [sp, #20]
 8005470:	e45d      	b.n	8004d2e <_svfiprintf_r+0x92>
 8005472:	bf00      	nop
 8005474:	080066a0 	.word	0x080066a0
 8005478:	080066b0 	.word	0x080066b0
 800547c:	9807      	ldr	r0, [sp, #28]
 800547e:	4651      	mov	r1, sl
 8005480:	4642      	mov	r2, r8
 8005482:	f7ff fb8b 	bl	8004b9c <__ssprint_r>
 8005486:	2800      	cmp	r0, #0
 8005488:	f47f af14 	bne.w	80052b4 <_svfiprintf_r+0x618>
 800548c:	9a2a      	ldr	r2, [sp, #168]	; 0xa8
 800548e:	e6e9      	b.n	8005264 <_svfiprintf_r+0x5c8>
 8005490:	2930      	cmp	r1, #48	; 0x30
 8005492:	d004      	beq.n	800549e <_svfiprintf_r+0x802>
 8005494:	1e93      	subs	r3, r2, #2
 8005496:	9309      	str	r3, [sp, #36]	; 0x24
 8005498:	2330      	movs	r3, #48	; 0x30
 800549a:	f802 3c02 	strb.w	r3, [r2, #-2]
 800549e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80054a0:	ebc3 0308 	rsb	r3, r3, r8
 80054a4:	9303      	str	r3, [sp, #12]
 80054a6:	e4dc      	b.n	8004e62 <_svfiprintf_r+0x1c6>
 80054a8:	9805      	ldr	r0, [sp, #20]
 80054aa:	9904      	ldr	r1, [sp, #16]
 80054ac:	6803      	ldr	r3, [r0, #0]
 80054ae:	3004      	adds	r0, #4
 80054b0:	9005      	str	r0, [sp, #20]
 80054b2:	6019      	str	r1, [r3, #0]
 80054b4:	e411      	b.n	8004cda <_svfiprintf_r+0x3e>
 80054b6:	9a05      	ldr	r2, [sp, #20]
 80054b8:	6813      	ldr	r3, [r2, #0]
 80054ba:	3204      	adds	r2, #4
 80054bc:	9205      	str	r2, [sp, #20]
 80054be:	e54e      	b.n	8004f5e <_svfiprintf_r+0x2c2>
 80054c0:	9905      	ldr	r1, [sp, #20]
 80054c2:	880b      	ldrh	r3, [r1, #0]
 80054c4:	3104      	adds	r1, #4
 80054c6:	9105      	str	r1, [sp, #20]
 80054c8:	e52b      	b.n	8004f22 <_svfiprintf_r+0x286>
 80054ca:	f7ff fb37 	bl	8004b3c <strlen>
 80054ce:	9608      	str	r6, [sp, #32]
 80054d0:	9003      	str	r0, [sp, #12]
 80054d2:	e4c7      	b.n	8004e64 <_svfiprintf_r+0x1c8>
 80054d4:	9807      	ldr	r0, [sp, #28]
 80054d6:	4651      	mov	r1, sl
 80054d8:	4642      	mov	r2, r8
 80054da:	f7ff fb5f 	bl	8004b9c <__ssprint_r>
 80054de:	2800      	cmp	r0, #0
 80054e0:	f47f aee8 	bne.w	80052b4 <_svfiprintf_r+0x618>
 80054e4:	9a2a      	ldr	r2, [sp, #168]	; 0xa8
 80054e6:	9b29      	ldr	r3, [sp, #164]	; 0xa4
 80054e8:	ac0e      	add	r4, sp, #56	; 0x38
 80054ea:	e642      	b.n	8005172 <_svfiprintf_r+0x4d6>
 80054ec:	9905      	ldr	r1, [sp, #20]
 80054ee:	9a04      	ldr	r2, [sp, #16]
 80054f0:	680b      	ldr	r3, [r1, #0]
 80054f2:	3104      	adds	r1, #4
 80054f4:	9105      	str	r1, [sp, #20]
 80054f6:	601a      	str	r2, [r3, #0]
 80054f8:	f7ff bbef 	b.w	8004cda <_svfiprintf_r+0x3e>
 80054fc:	2140      	movs	r1, #64	; 0x40
 80054fe:	9200      	str	r2, [sp, #0]
 8005500:	f7fe fa56 	bl	80039b0 <_malloc_r>
 8005504:	9a00      	ldr	r2, [sp, #0]
 8005506:	f8ca 0000 	str.w	r0, [sl]
 800550a:	f8ca 0010 	str.w	r0, [sl, #16]
 800550e:	b188      	cbz	r0, 8005534 <_svfiprintf_r+0x898>
 8005510:	2340      	movs	r3, #64	; 0x40
 8005512:	f8ca 3014 	str.w	r3, [sl, #20]
 8005516:	f7ff bbcf 	b.w	8004cb8 <_svfiprintf_r+0x1c>
 800551a:	2d06      	cmp	r5, #6
 800551c:	bf28      	it	cs
 800551e:	2506      	movcs	r5, #6
 8005520:	ea25 73e5 	bic.w	r3, r5, r5, asr #31
 8005524:	9302      	str	r3, [sp, #8]
 8005526:	4b07      	ldr	r3, [pc, #28]	; (8005544 <_svfiprintf_r+0x8a8>)
 8005528:	9503      	str	r5, [sp, #12]
 800552a:	9309      	str	r3, [sp, #36]	; 0x24
 800552c:	e52e      	b.n	8004f8c <_svfiprintf_r+0x2f0>
 800552e:	9503      	str	r5, [sp, #12]
 8005530:	9008      	str	r0, [sp, #32]
 8005532:	e497      	b.n	8004e64 <_svfiprintf_r+0x1c8>
 8005534:	9807      	ldr	r0, [sp, #28]
 8005536:	230c      	movs	r3, #12
 8005538:	6003      	str	r3, [r0, #0]
 800553a:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800553e:	9304      	str	r3, [sp, #16]
 8005540:	e6c1      	b.n	80052c6 <_svfiprintf_r+0x62a>
 8005542:	bf00      	nop
 8005544:	08006724 	.word	0x08006724

08005548 <_calloc_r>:
 8005548:	b510      	push	{r4, lr}
 800554a:	fb01 f102 	mul.w	r1, r1, r2
 800554e:	f7fe fa2f 	bl	80039b0 <_malloc_r>
 8005552:	4604      	mov	r4, r0
 8005554:	b300      	cbz	r0, 8005598 <_calloc_r+0x50>
 8005556:	f850 2c04 	ldr.w	r2, [r0, #-4]
 800555a:	f022 0203 	bic.w	r2, r2, #3
 800555e:	3a04      	subs	r2, #4
 8005560:	2a24      	cmp	r2, #36	; 0x24
 8005562:	d81b      	bhi.n	800559c <_calloc_r+0x54>
 8005564:	2a13      	cmp	r2, #19
 8005566:	bf98      	it	ls
 8005568:	4602      	movls	r2, r0
 800556a:	d911      	bls.n	8005590 <_calloc_r+0x48>
 800556c:	2300      	movs	r3, #0
 800556e:	2a1b      	cmp	r2, #27
 8005570:	6003      	str	r3, [r0, #0]
 8005572:	6043      	str	r3, [r0, #4]
 8005574:	bf98      	it	ls
 8005576:	f100 0208 	addls.w	r2, r0, #8
 800557a:	d909      	bls.n	8005590 <_calloc_r+0x48>
 800557c:	2a24      	cmp	r2, #36	; 0x24
 800557e:	6083      	str	r3, [r0, #8]
 8005580:	60c3      	str	r3, [r0, #12]
 8005582:	bf11      	iteee	ne
 8005584:	f100 0210 	addne.w	r2, r0, #16
 8005588:	6103      	streq	r3, [r0, #16]
 800558a:	6143      	streq	r3, [r0, #20]
 800558c:	f100 0218 	addeq.w	r2, r0, #24
 8005590:	2300      	movs	r3, #0
 8005592:	6013      	str	r3, [r2, #0]
 8005594:	6053      	str	r3, [r2, #4]
 8005596:	6093      	str	r3, [r2, #8]
 8005598:	4620      	mov	r0, r4
 800559a:	bd10      	pop	{r4, pc}
 800559c:	2100      	movs	r1, #0
 800559e:	f000 f85b 	bl	8005658 <memset>
 80055a2:	4620      	mov	r0, r4
 80055a4:	bd10      	pop	{r4, pc}
 80055a6:	bf00      	nop

080055a8 <memmove>:
 80055a8:	4288      	cmp	r0, r1
 80055aa:	b4f0      	push	{r4, r5, r6, r7}
 80055ac:	d912      	bls.n	80055d4 <memmove+0x2c>
 80055ae:	188d      	adds	r5, r1, r2
 80055b0:	42a8      	cmp	r0, r5
 80055b2:	d20f      	bcs.n	80055d4 <memmove+0x2c>
 80055b4:	b162      	cbz	r2, 80055d0 <memmove+0x28>
 80055b6:	4251      	negs	r1, r2
 80055b8:	4613      	mov	r3, r2
 80055ba:	1882      	adds	r2, r0, r2
 80055bc:	186d      	adds	r5, r5, r1
 80055be:	1852      	adds	r2, r2, r1
 80055c0:	18ec      	adds	r4, r5, r3
 80055c2:	18d1      	adds	r1, r2, r3
 80055c4:	f814 4c01 	ldrb.w	r4, [r4, #-1]
 80055c8:	3b01      	subs	r3, #1
 80055ca:	f801 4c01 	strb.w	r4, [r1, #-1]
 80055ce:	d1f7      	bne.n	80055c0 <memmove+0x18>
 80055d0:	bcf0      	pop	{r4, r5, r6, r7}
 80055d2:	4770      	bx	lr
 80055d4:	2a0f      	cmp	r2, #15
 80055d6:	bf98      	it	ls
 80055d8:	4603      	movls	r3, r0
 80055da:	d931      	bls.n	8005640 <memmove+0x98>
 80055dc:	ea41 0300 	orr.w	r3, r1, r0
 80055e0:	079b      	lsls	r3, r3, #30
 80055e2:	d137      	bne.n	8005654 <memmove+0xac>
 80055e4:	460c      	mov	r4, r1
 80055e6:	4603      	mov	r3, r0
 80055e8:	4615      	mov	r5, r2
 80055ea:	6826      	ldr	r6, [r4, #0]
 80055ec:	601e      	str	r6, [r3, #0]
 80055ee:	6866      	ldr	r6, [r4, #4]
 80055f0:	605e      	str	r6, [r3, #4]
 80055f2:	68a6      	ldr	r6, [r4, #8]
 80055f4:	609e      	str	r6, [r3, #8]
 80055f6:	68e6      	ldr	r6, [r4, #12]
 80055f8:	3d10      	subs	r5, #16
 80055fa:	60de      	str	r6, [r3, #12]
 80055fc:	3410      	adds	r4, #16
 80055fe:	3310      	adds	r3, #16
 8005600:	2d0f      	cmp	r5, #15
 8005602:	d8f2      	bhi.n	80055ea <memmove+0x42>
 8005604:	f1a2 0410 	sub.w	r4, r2, #16
 8005608:	f024 040f 	bic.w	r4, r4, #15
 800560c:	f002 020f 	and.w	r2, r2, #15
 8005610:	3410      	adds	r4, #16
 8005612:	2a03      	cmp	r2, #3
 8005614:	eb00 0304 	add.w	r3, r0, r4
 8005618:	4421      	add	r1, r4
 800561a:	d911      	bls.n	8005640 <memmove+0x98>
 800561c:	1f0e      	subs	r6, r1, #4
 800561e:	461d      	mov	r5, r3
 8005620:	4614      	mov	r4, r2
 8005622:	f856 7f04 	ldr.w	r7, [r6, #4]!
 8005626:	3c04      	subs	r4, #4
 8005628:	2c03      	cmp	r4, #3
 800562a:	f845 7b04 	str.w	r7, [r5], #4
 800562e:	d8f8      	bhi.n	8005622 <memmove+0x7a>
 8005630:	1f14      	subs	r4, r2, #4
 8005632:	f024 0403 	bic.w	r4, r4, #3
 8005636:	3404      	adds	r4, #4
 8005638:	f002 0203 	and.w	r2, r2, #3
 800563c:	1909      	adds	r1, r1, r4
 800563e:	191b      	adds	r3, r3, r4
 8005640:	2a00      	cmp	r2, #0
 8005642:	d0c5      	beq.n	80055d0 <memmove+0x28>
 8005644:	3901      	subs	r1, #1
 8005646:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 800564a:	3a01      	subs	r2, #1
 800564c:	f803 4b01 	strb.w	r4, [r3], #1
 8005650:	d1f9      	bne.n	8005646 <memmove+0x9e>
 8005652:	e7bd      	b.n	80055d0 <memmove+0x28>
 8005654:	4603      	mov	r3, r0
 8005656:	e7f5      	b.n	8005644 <memmove+0x9c>

08005658 <memset>:
 8005658:	f010 0f03 	tst.w	r0, #3
 800565c:	b470      	push	{r4, r5, r6}
 800565e:	4603      	mov	r3, r0
 8005660:	d042      	beq.n	80056e8 <memset+0x90>
 8005662:	2a00      	cmp	r2, #0
 8005664:	d03e      	beq.n	80056e4 <memset+0x8c>
 8005666:	3a01      	subs	r2, #1
 8005668:	b2cd      	uxtb	r5, r1
 800566a:	e003      	b.n	8005674 <memset+0x1c>
 800566c:	1e54      	subs	r4, r2, #1
 800566e:	2a00      	cmp	r2, #0
 8005670:	d038      	beq.n	80056e4 <memset+0x8c>
 8005672:	4622      	mov	r2, r4
 8005674:	f803 5b01 	strb.w	r5, [r3], #1
 8005678:	f013 0f03 	tst.w	r3, #3
 800567c:	461c      	mov	r4, r3
 800567e:	d1f5      	bne.n	800566c <memset+0x14>
 8005680:	2a03      	cmp	r2, #3
 8005682:	d929      	bls.n	80056d8 <memset+0x80>
 8005684:	b2cd      	uxtb	r5, r1
 8005686:	2a0f      	cmp	r2, #15
 8005688:	ea45 2505 	orr.w	r5, r5, r5, lsl #8
 800568c:	ea45 4505 	orr.w	r5, r5, r5, lsl #16
 8005690:	bf84      	itt	hi
 8005692:	4623      	movhi	r3, r4
 8005694:	4616      	movhi	r6, r2
 8005696:	d911      	bls.n	80056bc <memset+0x64>
 8005698:	3e10      	subs	r6, #16
 800569a:	601d      	str	r5, [r3, #0]
 800569c:	605d      	str	r5, [r3, #4]
 800569e:	609d      	str	r5, [r3, #8]
 80056a0:	60dd      	str	r5, [r3, #12]
 80056a2:	3310      	adds	r3, #16
 80056a4:	2e0f      	cmp	r6, #15
 80056a6:	d8f7      	bhi.n	8005698 <memset+0x40>
 80056a8:	f1a2 0310 	sub.w	r3, r2, #16
 80056ac:	f023 030f 	bic.w	r3, r3, #15
 80056b0:	f002 020f 	and.w	r2, r2, #15
 80056b4:	3310      	adds	r3, #16
 80056b6:	2a03      	cmp	r2, #3
 80056b8:	441c      	add	r4, r3
 80056ba:	d90d      	bls.n	80056d8 <memset+0x80>
 80056bc:	4626      	mov	r6, r4
 80056be:	4613      	mov	r3, r2
 80056c0:	3b04      	subs	r3, #4
 80056c2:	2b03      	cmp	r3, #3
 80056c4:	f846 5b04 	str.w	r5, [r6], #4
 80056c8:	d8fa      	bhi.n	80056c0 <memset+0x68>
 80056ca:	1f13      	subs	r3, r2, #4
 80056cc:	f023 0303 	bic.w	r3, r3, #3
 80056d0:	3304      	adds	r3, #4
 80056d2:	f002 0203 	and.w	r2, r2, #3
 80056d6:	18e4      	adds	r4, r4, r3
 80056d8:	b2c9      	uxtb	r1, r1
 80056da:	b11a      	cbz	r2, 80056e4 <memset+0x8c>
 80056dc:	3a01      	subs	r2, #1
 80056de:	f804 1b01 	strb.w	r1, [r4], #1
 80056e2:	d1fb      	bne.n	80056dc <memset+0x84>
 80056e4:	bc70      	pop	{r4, r5, r6}
 80056e6:	4770      	bx	lr
 80056e8:	4604      	mov	r4, r0
 80056ea:	e7c9      	b.n	8005680 <memset+0x28>

080056ec <_realloc_r>:
 80056ec:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80056f0:	460c      	mov	r4, r1
 80056f2:	b083      	sub	sp, #12
 80056f4:	4607      	mov	r7, r0
 80056f6:	4690      	mov	r8, r2
 80056f8:	2900      	cmp	r1, #0
 80056fa:	f000 80fe 	beq.w	80058fa <_realloc_r+0x20e>
 80056fe:	f108 050b 	add.w	r5, r8, #11
 8005702:	f7fe fc8b 	bl	800401c <__malloc_lock>
 8005706:	2d16      	cmp	r5, #22
 8005708:	f854 1c04 	ldr.w	r1, [r4, #-4]
 800570c:	d87d      	bhi.n	800580a <_realloc_r+0x11e>
 800570e:	2210      	movs	r2, #16
 8005710:	2600      	movs	r6, #0
 8005712:	4615      	mov	r5, r2
 8005714:	4545      	cmp	r5, r8
 8005716:	bf38      	it	cc
 8005718:	f046 0601 	orrcc.w	r6, r6, #1
 800571c:	2e00      	cmp	r6, #0
 800571e:	f040 80f2 	bne.w	8005906 <_realloc_r+0x21a>
 8005722:	f021 0a03 	bic.w	sl, r1, #3
 8005726:	4592      	cmp	sl, r2
 8005728:	f1a4 0b08 	sub.w	fp, r4, #8
 800572c:	bfa8      	it	ge
 800572e:	4656      	movge	r6, sl
 8005730:	da55      	bge.n	80057de <_realloc_r+0xf2>
 8005732:	4ba0      	ldr	r3, [pc, #640]	; (80059b4 <_realloc_r+0x2c8>)
 8005734:	f8d3 c008 	ldr.w	ip, [r3, #8]
 8005738:	eb0b 000a 	add.w	r0, fp, sl
 800573c:	4584      	cmp	ip, r0
 800573e:	f000 80e7 	beq.w	8005910 <_realloc_r+0x224>
 8005742:	f8d0 e004 	ldr.w	lr, [r0, #4]
 8005746:	f02e 0901 	bic.w	r9, lr, #1
 800574a:	4481      	add	r9, r0
 800574c:	f8d9 9004 	ldr.w	r9, [r9, #4]
 8005750:	f019 0f01 	tst.w	r9, #1
 8005754:	bf1c      	itt	ne
 8005756:	46b6      	movne	lr, r6
 8005758:	4670      	movne	r0, lr
 800575a:	d05b      	beq.n	8005814 <_realloc_r+0x128>
 800575c:	07c9      	lsls	r1, r1, #31
 800575e:	d479      	bmi.n	8005854 <_realloc_r+0x168>
 8005760:	f854 1c08 	ldr.w	r1, [r4, #-8]
 8005764:	ebc1 090b 	rsb	r9, r1, fp
 8005768:	f8d9 1004 	ldr.w	r1, [r9, #4]
 800576c:	f021 0103 	bic.w	r1, r1, #3
 8005770:	2800      	cmp	r0, #0
 8005772:	f000 8097 	beq.w	80058a4 <_realloc_r+0x1b8>
 8005776:	4560      	cmp	r0, ip
 8005778:	eb01 0c0a 	add.w	ip, r1, sl
 800577c:	eb0e 060c 	add.w	r6, lr, ip
 8005780:	f000 811a 	beq.w	80059b8 <_realloc_r+0x2cc>
 8005784:	42b2      	cmp	r2, r6
 8005786:	f300 808f 	bgt.w	80058a8 <_realloc_r+0x1bc>
 800578a:	68c3      	ldr	r3, [r0, #12]
 800578c:	6882      	ldr	r2, [r0, #8]
 800578e:	46c8      	mov	r8, r9
 8005790:	609a      	str	r2, [r3, #8]
 8005792:	60d3      	str	r3, [r2, #12]
 8005794:	f8d9 300c 	ldr.w	r3, [r9, #12]
 8005798:	f858 1f08 	ldr.w	r1, [r8, #8]!
 800579c:	f1aa 0204 	sub.w	r2, sl, #4
 80057a0:	2a24      	cmp	r2, #36	; 0x24
 80057a2:	60cb      	str	r3, [r1, #12]
 80057a4:	6099      	str	r1, [r3, #8]
 80057a6:	f200 8144 	bhi.w	8005a32 <_realloc_r+0x346>
 80057aa:	2a13      	cmp	r2, #19
 80057ac:	bf98      	it	ls
 80057ae:	4643      	movls	r3, r8
 80057b0:	d90b      	bls.n	80057ca <_realloc_r+0xde>
 80057b2:	6823      	ldr	r3, [r4, #0]
 80057b4:	f8c9 3008 	str.w	r3, [r9, #8]
 80057b8:	6863      	ldr	r3, [r4, #4]
 80057ba:	2a1b      	cmp	r2, #27
 80057bc:	f8c9 300c 	str.w	r3, [r9, #12]
 80057c0:	f200 8140 	bhi.w	8005a44 <_realloc_r+0x358>
 80057c4:	f109 0310 	add.w	r3, r9, #16
 80057c8:	3408      	adds	r4, #8
 80057ca:	6822      	ldr	r2, [r4, #0]
 80057cc:	601a      	str	r2, [r3, #0]
 80057ce:	6862      	ldr	r2, [r4, #4]
 80057d0:	605a      	str	r2, [r3, #4]
 80057d2:	68a2      	ldr	r2, [r4, #8]
 80057d4:	609a      	str	r2, [r3, #8]
 80057d6:	f8d9 1004 	ldr.w	r1, [r9, #4]
 80057da:	4644      	mov	r4, r8
 80057dc:	46cb      	mov	fp, r9
 80057de:	1b72      	subs	r2, r6, r5
 80057e0:	2a0f      	cmp	r2, #15
 80057e2:	d822      	bhi.n	800582a <_realloc_r+0x13e>
 80057e4:	f001 0101 	and.w	r1, r1, #1
 80057e8:	eb0b 0306 	add.w	r3, fp, r6
 80057ec:	430e      	orrs	r6, r1
 80057ee:	f8cb 6004 	str.w	r6, [fp, #4]
 80057f2:	685a      	ldr	r2, [r3, #4]
 80057f4:	f042 0201 	orr.w	r2, r2, #1
 80057f8:	605a      	str	r2, [r3, #4]
 80057fa:	4638      	mov	r0, r7
 80057fc:	f7fe fc10 	bl	8004020 <__malloc_unlock>
 8005800:	46a0      	mov	r8, r4
 8005802:	4640      	mov	r0, r8
 8005804:	b003      	add	sp, #12
 8005806:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800580a:	f025 0507 	bic.w	r5, r5, #7
 800580e:	462a      	mov	r2, r5
 8005810:	0fee      	lsrs	r6, r5, #31
 8005812:	e77f      	b.n	8005714 <_realloc_r+0x28>
 8005814:	f02e 0e03 	bic.w	lr, lr, #3
 8005818:	eb0e 060a 	add.w	r6, lr, sl
 800581c:	42b2      	cmp	r2, r6
 800581e:	dc9d      	bgt.n	800575c <_realloc_r+0x70>
 8005820:	68c3      	ldr	r3, [r0, #12]
 8005822:	6882      	ldr	r2, [r0, #8]
 8005824:	60d3      	str	r3, [r2, #12]
 8005826:	609a      	str	r2, [r3, #8]
 8005828:	e7d9      	b.n	80057de <_realloc_r+0xf2>
 800582a:	eb0b 0305 	add.w	r3, fp, r5
 800582e:	f001 0101 	and.w	r1, r1, #1
 8005832:	1898      	adds	r0, r3, r2
 8005834:	430d      	orrs	r5, r1
 8005836:	f042 0201 	orr.w	r2, r2, #1
 800583a:	f8cb 5004 	str.w	r5, [fp, #4]
 800583e:	605a      	str	r2, [r3, #4]
 8005840:	6842      	ldr	r2, [r0, #4]
 8005842:	f042 0201 	orr.w	r2, r2, #1
 8005846:	6042      	str	r2, [r0, #4]
 8005848:	f103 0108 	add.w	r1, r3, #8
 800584c:	4638      	mov	r0, r7
 800584e:	f7fd ffa3 	bl	8003798 <_free_r>
 8005852:	e7d2      	b.n	80057fa <_realloc_r+0x10e>
 8005854:	4641      	mov	r1, r8
 8005856:	4638      	mov	r0, r7
 8005858:	f7fe f8aa 	bl	80039b0 <_malloc_r>
 800585c:	4680      	mov	r8, r0
 800585e:	b1e8      	cbz	r0, 800589c <_realloc_r+0x1b0>
 8005860:	f854 1c04 	ldr.w	r1, [r4, #-4]
 8005864:	f021 0301 	bic.w	r3, r1, #1
 8005868:	f1a0 0208 	sub.w	r2, r0, #8
 800586c:	445b      	add	r3, fp
 800586e:	429a      	cmp	r2, r3
 8005870:	f000 80d9 	beq.w	8005a26 <_realloc_r+0x33a>
 8005874:	f1aa 0204 	sub.w	r2, sl, #4
 8005878:	2a24      	cmp	r2, #36	; 0x24
 800587a:	f200 8096 	bhi.w	80059aa <_realloc_r+0x2be>
 800587e:	2a13      	cmp	r2, #19
 8005880:	bf9c      	itt	ls
 8005882:	4603      	movls	r3, r0
 8005884:	4622      	movls	r2, r4
 8005886:	d863      	bhi.n	8005950 <_realloc_r+0x264>
 8005888:	6811      	ldr	r1, [r2, #0]
 800588a:	6019      	str	r1, [r3, #0]
 800588c:	6851      	ldr	r1, [r2, #4]
 800588e:	6059      	str	r1, [r3, #4]
 8005890:	6892      	ldr	r2, [r2, #8]
 8005892:	609a      	str	r2, [r3, #8]
 8005894:	4638      	mov	r0, r7
 8005896:	4621      	mov	r1, r4
 8005898:	f7fd ff7e 	bl	8003798 <_free_r>
 800589c:	4638      	mov	r0, r7
 800589e:	f7fe fbbf 	bl	8004020 <__malloc_unlock>
 80058a2:	e7ae      	b.n	8005802 <_realloc_r+0x116>
 80058a4:	eb01 0c0a 	add.w	ip, r1, sl
 80058a8:	4562      	cmp	r2, ip
 80058aa:	dcd3      	bgt.n	8005854 <_realloc_r+0x168>
 80058ac:	464e      	mov	r6, r9
 80058ae:	f8d9 300c 	ldr.w	r3, [r9, #12]
 80058b2:	f856 1f08 	ldr.w	r1, [r6, #8]!
 80058b6:	f1aa 0204 	sub.w	r2, sl, #4
 80058ba:	2a24      	cmp	r2, #36	; 0x24
 80058bc:	60cb      	str	r3, [r1, #12]
 80058be:	6099      	str	r1, [r3, #8]
 80058c0:	d865      	bhi.n	800598e <_realloc_r+0x2a2>
 80058c2:	2a13      	cmp	r2, #19
 80058c4:	bf98      	it	ls
 80058c6:	4633      	movls	r3, r6
 80058c8:	d90b      	bls.n	80058e2 <_realloc_r+0x1f6>
 80058ca:	6823      	ldr	r3, [r4, #0]
 80058cc:	f8c9 3008 	str.w	r3, [r9, #8]
 80058d0:	6863      	ldr	r3, [r4, #4]
 80058d2:	2a1b      	cmp	r2, #27
 80058d4:	f8c9 300c 	str.w	r3, [r9, #12]
 80058d8:	f200 80c0 	bhi.w	8005a5c <_realloc_r+0x370>
 80058dc:	f109 0310 	add.w	r3, r9, #16
 80058e0:	3408      	adds	r4, #8
 80058e2:	6822      	ldr	r2, [r4, #0]
 80058e4:	601a      	str	r2, [r3, #0]
 80058e6:	6862      	ldr	r2, [r4, #4]
 80058e8:	605a      	str	r2, [r3, #4]
 80058ea:	68a2      	ldr	r2, [r4, #8]
 80058ec:	609a      	str	r2, [r3, #8]
 80058ee:	4634      	mov	r4, r6
 80058f0:	f8d9 1004 	ldr.w	r1, [r9, #4]
 80058f4:	4666      	mov	r6, ip
 80058f6:	46cb      	mov	fp, r9
 80058f8:	e771      	b.n	80057de <_realloc_r+0xf2>
 80058fa:	4611      	mov	r1, r2
 80058fc:	b003      	add	sp, #12
 80058fe:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005902:	f7fe b855 	b.w	80039b0 <_malloc_r>
 8005906:	230c      	movs	r3, #12
 8005908:	603b      	str	r3, [r7, #0]
 800590a:	f04f 0800 	mov.w	r8, #0
 800590e:	e778      	b.n	8005802 <_realloc_r+0x116>
 8005910:	f8dc 6004 	ldr.w	r6, [ip, #4]
 8005914:	f026 0e03 	bic.w	lr, r6, #3
 8005918:	eb0e 000a 	add.w	r0, lr, sl
 800591c:	f105 0610 	add.w	r6, r5, #16
 8005920:	42b0      	cmp	r0, r6
 8005922:	bfb8      	it	lt
 8005924:	4660      	movlt	r0, ip
 8005926:	f6ff af19 	blt.w	800575c <_realloc_r+0x70>
 800592a:	eb0b 0205 	add.w	r2, fp, r5
 800592e:	1b41      	subs	r1, r0, r5
 8005930:	f041 0101 	orr.w	r1, r1, #1
 8005934:	6051      	str	r1, [r2, #4]
 8005936:	f854 1c04 	ldr.w	r1, [r4, #-4]
 800593a:	609a      	str	r2, [r3, #8]
 800593c:	f001 0301 	and.w	r3, r1, #1
 8005940:	431d      	orrs	r5, r3
 8005942:	f844 5c04 	str.w	r5, [r4, #-4]
 8005946:	4638      	mov	r0, r7
 8005948:	f7fe fb6a 	bl	8004020 <__malloc_unlock>
 800594c:	46a0      	mov	r8, r4
 800594e:	e758      	b.n	8005802 <_realloc_r+0x116>
 8005950:	6823      	ldr	r3, [r4, #0]
 8005952:	6003      	str	r3, [r0, #0]
 8005954:	6863      	ldr	r3, [r4, #4]
 8005956:	2a1b      	cmp	r2, #27
 8005958:	6043      	str	r3, [r0, #4]
 800595a:	bf9c      	itt	ls
 800595c:	f104 0208 	addls.w	r2, r4, #8
 8005960:	f100 0308 	addls.w	r3, r0, #8
 8005964:	d990      	bls.n	8005888 <_realloc_r+0x19c>
 8005966:	68a3      	ldr	r3, [r4, #8]
 8005968:	6083      	str	r3, [r0, #8]
 800596a:	68e3      	ldr	r3, [r4, #12]
 800596c:	2a24      	cmp	r2, #36	; 0x24
 800596e:	60c3      	str	r3, [r0, #12]
 8005970:	bf03      	ittte	eq
 8005972:	6923      	ldreq	r3, [r4, #16]
 8005974:	6103      	streq	r3, [r0, #16]
 8005976:	6962      	ldreq	r2, [r4, #20]
 8005978:	f100 0310 	addne.w	r3, r0, #16
 800597c:	bf09      	itett	eq
 800597e:	6142      	streq	r2, [r0, #20]
 8005980:	f104 0210 	addne.w	r2, r4, #16
 8005984:	f100 0318 	addeq.w	r3, r0, #24
 8005988:	f104 0218 	addeq.w	r2, r4, #24
 800598c:	e77c      	b.n	8005888 <_realloc_r+0x19c>
 800598e:	4621      	mov	r1, r4
 8005990:	4630      	mov	r0, r6
 8005992:	f8cd c004 	str.w	ip, [sp, #4]
 8005996:	f7ff fe07 	bl	80055a8 <memmove>
 800599a:	f8dd c004 	ldr.w	ip, [sp, #4]
 800599e:	f8d9 1004 	ldr.w	r1, [r9, #4]
 80059a2:	4634      	mov	r4, r6
 80059a4:	46cb      	mov	fp, r9
 80059a6:	4666      	mov	r6, ip
 80059a8:	e719      	b.n	80057de <_realloc_r+0xf2>
 80059aa:	4621      	mov	r1, r4
 80059ac:	f7ff fdfc 	bl	80055a8 <memmove>
 80059b0:	e770      	b.n	8005894 <_realloc_r+0x1a8>
 80059b2:	bf00      	nop
 80059b4:	2000054c 	.word	0x2000054c
 80059b8:	f105 0110 	add.w	r1, r5, #16
 80059bc:	428e      	cmp	r6, r1
 80059be:	f6ff af73 	blt.w	80058a8 <_realloc_r+0x1bc>
 80059c2:	46c8      	mov	r8, r9
 80059c4:	f8d9 100c 	ldr.w	r1, [r9, #12]
 80059c8:	f858 0f08 	ldr.w	r0, [r8, #8]!
 80059cc:	f1aa 0204 	sub.w	r2, sl, #4
 80059d0:	2a24      	cmp	r2, #36	; 0x24
 80059d2:	60c1      	str	r1, [r0, #12]
 80059d4:	6088      	str	r0, [r1, #8]
 80059d6:	d861      	bhi.n	8005a9c <_realloc_r+0x3b0>
 80059d8:	2a13      	cmp	r2, #19
 80059da:	bf98      	it	ls
 80059dc:	4642      	movls	r2, r8
 80059de:	d90a      	bls.n	80059f6 <_realloc_r+0x30a>
 80059e0:	6821      	ldr	r1, [r4, #0]
 80059e2:	f8c9 1008 	str.w	r1, [r9, #8]
 80059e6:	6861      	ldr	r1, [r4, #4]
 80059e8:	2a1b      	cmp	r2, #27
 80059ea:	f8c9 100c 	str.w	r1, [r9, #12]
 80059ee:	d85c      	bhi.n	8005aaa <_realloc_r+0x3be>
 80059f0:	f109 0210 	add.w	r2, r9, #16
 80059f4:	3408      	adds	r4, #8
 80059f6:	6821      	ldr	r1, [r4, #0]
 80059f8:	6011      	str	r1, [r2, #0]
 80059fa:	6861      	ldr	r1, [r4, #4]
 80059fc:	6051      	str	r1, [r2, #4]
 80059fe:	68a1      	ldr	r1, [r4, #8]
 8005a00:	6091      	str	r1, [r2, #8]
 8005a02:	eb09 0205 	add.w	r2, r9, r5
 8005a06:	1b71      	subs	r1, r6, r5
 8005a08:	f041 0101 	orr.w	r1, r1, #1
 8005a0c:	6051      	str	r1, [r2, #4]
 8005a0e:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8005a12:	609a      	str	r2, [r3, #8]
 8005a14:	f001 0301 	and.w	r3, r1, #1
 8005a18:	431d      	orrs	r5, r3
 8005a1a:	f8c9 5004 	str.w	r5, [r9, #4]
 8005a1e:	4638      	mov	r0, r7
 8005a20:	f7fe fafe 	bl	8004020 <__malloc_unlock>
 8005a24:	e6ed      	b.n	8005802 <_realloc_r+0x116>
 8005a26:	f850 6c04 	ldr.w	r6, [r0, #-4]
 8005a2a:	f026 0603 	bic.w	r6, r6, #3
 8005a2e:	4456      	add	r6, sl
 8005a30:	e6d5      	b.n	80057de <_realloc_r+0xf2>
 8005a32:	4621      	mov	r1, r4
 8005a34:	4640      	mov	r0, r8
 8005a36:	f7ff fdb7 	bl	80055a8 <memmove>
 8005a3a:	4644      	mov	r4, r8
 8005a3c:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8005a40:	46cb      	mov	fp, r9
 8005a42:	e6cc      	b.n	80057de <_realloc_r+0xf2>
 8005a44:	68a3      	ldr	r3, [r4, #8]
 8005a46:	f8c9 3010 	str.w	r3, [r9, #16]
 8005a4a:	68e3      	ldr	r3, [r4, #12]
 8005a4c:	2a24      	cmp	r2, #36	; 0x24
 8005a4e:	f8c9 3014 	str.w	r3, [r9, #20]
 8005a52:	d00f      	beq.n	8005a74 <_realloc_r+0x388>
 8005a54:	f109 0318 	add.w	r3, r9, #24
 8005a58:	3410      	adds	r4, #16
 8005a5a:	e6b6      	b.n	80057ca <_realloc_r+0xde>
 8005a5c:	68a3      	ldr	r3, [r4, #8]
 8005a5e:	f8c9 3010 	str.w	r3, [r9, #16]
 8005a62:	68e3      	ldr	r3, [r4, #12]
 8005a64:	2a24      	cmp	r2, #36	; 0x24
 8005a66:	f8c9 3014 	str.w	r3, [r9, #20]
 8005a6a:	d00d      	beq.n	8005a88 <_realloc_r+0x39c>
 8005a6c:	f109 0318 	add.w	r3, r9, #24
 8005a70:	3410      	adds	r4, #16
 8005a72:	e736      	b.n	80058e2 <_realloc_r+0x1f6>
 8005a74:	6923      	ldr	r3, [r4, #16]
 8005a76:	f8c9 3018 	str.w	r3, [r9, #24]
 8005a7a:	6962      	ldr	r2, [r4, #20]
 8005a7c:	f109 0320 	add.w	r3, r9, #32
 8005a80:	f8c9 201c 	str.w	r2, [r9, #28]
 8005a84:	3418      	adds	r4, #24
 8005a86:	e6a0      	b.n	80057ca <_realloc_r+0xde>
 8005a88:	6923      	ldr	r3, [r4, #16]
 8005a8a:	f8c9 3018 	str.w	r3, [r9, #24]
 8005a8e:	6962      	ldr	r2, [r4, #20]
 8005a90:	f109 0320 	add.w	r3, r9, #32
 8005a94:	f8c9 201c 	str.w	r2, [r9, #28]
 8005a98:	3418      	adds	r4, #24
 8005a9a:	e722      	b.n	80058e2 <_realloc_r+0x1f6>
 8005a9c:	4640      	mov	r0, r8
 8005a9e:	4621      	mov	r1, r4
 8005aa0:	9301      	str	r3, [sp, #4]
 8005aa2:	f7ff fd81 	bl	80055a8 <memmove>
 8005aa6:	9b01      	ldr	r3, [sp, #4]
 8005aa8:	e7ab      	b.n	8005a02 <_realloc_r+0x316>
 8005aaa:	68a1      	ldr	r1, [r4, #8]
 8005aac:	f8c9 1010 	str.w	r1, [r9, #16]
 8005ab0:	68e1      	ldr	r1, [r4, #12]
 8005ab2:	2a24      	cmp	r2, #36	; 0x24
 8005ab4:	f8c9 1014 	str.w	r1, [r9, #20]
 8005ab8:	d003      	beq.n	8005ac2 <_realloc_r+0x3d6>
 8005aba:	f109 0218 	add.w	r2, r9, #24
 8005abe:	3410      	adds	r4, #16
 8005ac0:	e799      	b.n	80059f6 <_realloc_r+0x30a>
 8005ac2:	6922      	ldr	r2, [r4, #16]
 8005ac4:	f8c9 2018 	str.w	r2, [r9, #24]
 8005ac8:	6961      	ldr	r1, [r4, #20]
 8005aca:	f109 0220 	add.w	r2, r9, #32
 8005ace:	f8c9 101c 	str.w	r1, [r9, #28]
 8005ad2:	3418      	adds	r4, #24
 8005ad4:	e78f      	b.n	80059f6 <_realloc_r+0x30a>
 8005ad6:	bf00      	nop

08005ad8 <__aeabi_drsub>:
 8005ad8:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8005adc:	e002      	b.n	8005ae4 <__adddf3>
 8005ade:	bf00      	nop

08005ae0 <__aeabi_dsub>:
 8005ae0:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

08005ae4 <__adddf3>:
 8005ae4:	b530      	push	{r4, r5, lr}
 8005ae6:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8005aea:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8005aee:	ea94 0f05 	teq	r4, r5
 8005af2:	bf08      	it	eq
 8005af4:	ea90 0f02 	teqeq	r0, r2
 8005af8:	bf1f      	itttt	ne
 8005afa:	ea54 0c00 	orrsne.w	ip, r4, r0
 8005afe:	ea55 0c02 	orrsne.w	ip, r5, r2
 8005b02:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 8005b06:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8005b0a:	f000 80e2 	beq.w	8005cd2 <__adddf3+0x1ee>
 8005b0e:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8005b12:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8005b16:	bfb8      	it	lt
 8005b18:	426d      	neglt	r5, r5
 8005b1a:	dd0c      	ble.n	8005b36 <__adddf3+0x52>
 8005b1c:	442c      	add	r4, r5
 8005b1e:	ea80 0202 	eor.w	r2, r0, r2
 8005b22:	ea81 0303 	eor.w	r3, r1, r3
 8005b26:	ea82 0000 	eor.w	r0, r2, r0
 8005b2a:	ea83 0101 	eor.w	r1, r3, r1
 8005b2e:	ea80 0202 	eor.w	r2, r0, r2
 8005b32:	ea81 0303 	eor.w	r3, r1, r3
 8005b36:	2d36      	cmp	r5, #54	; 0x36
 8005b38:	bf88      	it	hi
 8005b3a:	bd30      	pophi	{r4, r5, pc}
 8005b3c:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8005b40:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8005b44:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8005b48:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8005b4c:	d002      	beq.n	8005b54 <__adddf3+0x70>
 8005b4e:	4240      	negs	r0, r0
 8005b50:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8005b54:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8005b58:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8005b5c:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8005b60:	d002      	beq.n	8005b68 <__adddf3+0x84>
 8005b62:	4252      	negs	r2, r2
 8005b64:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8005b68:	ea94 0f05 	teq	r4, r5
 8005b6c:	f000 80a7 	beq.w	8005cbe <__adddf3+0x1da>
 8005b70:	f1a4 0401 	sub.w	r4, r4, #1
 8005b74:	f1d5 0e20 	rsbs	lr, r5, #32
 8005b78:	db0d      	blt.n	8005b96 <__adddf3+0xb2>
 8005b7a:	fa02 fc0e 	lsl.w	ip, r2, lr
 8005b7e:	fa22 f205 	lsr.w	r2, r2, r5
 8005b82:	1880      	adds	r0, r0, r2
 8005b84:	f141 0100 	adc.w	r1, r1, #0
 8005b88:	fa03 f20e 	lsl.w	r2, r3, lr
 8005b8c:	1880      	adds	r0, r0, r2
 8005b8e:	fa43 f305 	asr.w	r3, r3, r5
 8005b92:	4159      	adcs	r1, r3
 8005b94:	e00e      	b.n	8005bb4 <__adddf3+0xd0>
 8005b96:	f1a5 0520 	sub.w	r5, r5, #32
 8005b9a:	f10e 0e20 	add.w	lr, lr, #32
 8005b9e:	2a01      	cmp	r2, #1
 8005ba0:	fa03 fc0e 	lsl.w	ip, r3, lr
 8005ba4:	bf28      	it	cs
 8005ba6:	f04c 0c02 	orrcs.w	ip, ip, #2
 8005baa:	fa43 f305 	asr.w	r3, r3, r5
 8005bae:	18c0      	adds	r0, r0, r3
 8005bb0:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 8005bb4:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8005bb8:	d507      	bpl.n	8005bca <__adddf3+0xe6>
 8005bba:	f04f 0e00 	mov.w	lr, #0
 8005bbe:	f1dc 0c00 	rsbs	ip, ip, #0
 8005bc2:	eb7e 0000 	sbcs.w	r0, lr, r0
 8005bc6:	eb6e 0101 	sbc.w	r1, lr, r1
 8005bca:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8005bce:	d31b      	bcc.n	8005c08 <__adddf3+0x124>
 8005bd0:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 8005bd4:	d30c      	bcc.n	8005bf0 <__adddf3+0x10c>
 8005bd6:	0849      	lsrs	r1, r1, #1
 8005bd8:	ea5f 0030 	movs.w	r0, r0, rrx
 8005bdc:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8005be0:	f104 0401 	add.w	r4, r4, #1
 8005be4:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8005be8:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8005bec:	f080 809a 	bcs.w	8005d24 <__adddf3+0x240>
 8005bf0:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8005bf4:	bf08      	it	eq
 8005bf6:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8005bfa:	f150 0000 	adcs.w	r0, r0, #0
 8005bfe:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8005c02:	ea41 0105 	orr.w	r1, r1, r5
 8005c06:	bd30      	pop	{r4, r5, pc}
 8005c08:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8005c0c:	4140      	adcs	r0, r0
 8005c0e:	eb41 0101 	adc.w	r1, r1, r1
 8005c12:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8005c16:	f1a4 0401 	sub.w	r4, r4, #1
 8005c1a:	d1e9      	bne.n	8005bf0 <__adddf3+0x10c>
 8005c1c:	f091 0f00 	teq	r1, #0
 8005c20:	bf04      	itt	eq
 8005c22:	4601      	moveq	r1, r0
 8005c24:	2000      	moveq	r0, #0
 8005c26:	fab1 f381 	clz	r3, r1
 8005c2a:	bf08      	it	eq
 8005c2c:	3320      	addeq	r3, #32
 8005c2e:	f1a3 030b 	sub.w	r3, r3, #11
 8005c32:	f1b3 0220 	subs.w	r2, r3, #32
 8005c36:	da0c      	bge.n	8005c52 <__adddf3+0x16e>
 8005c38:	320c      	adds	r2, #12
 8005c3a:	dd08      	ble.n	8005c4e <__adddf3+0x16a>
 8005c3c:	f102 0c14 	add.w	ip, r2, #20
 8005c40:	f1c2 020c 	rsb	r2, r2, #12
 8005c44:	fa01 f00c 	lsl.w	r0, r1, ip
 8005c48:	fa21 f102 	lsr.w	r1, r1, r2
 8005c4c:	e00c      	b.n	8005c68 <__adddf3+0x184>
 8005c4e:	f102 0214 	add.w	r2, r2, #20
 8005c52:	bfd8      	it	le
 8005c54:	f1c2 0c20 	rsble	ip, r2, #32
 8005c58:	fa01 f102 	lsl.w	r1, r1, r2
 8005c5c:	fa20 fc0c 	lsr.w	ip, r0, ip
 8005c60:	bfdc      	itt	le
 8005c62:	ea41 010c 	orrle.w	r1, r1, ip
 8005c66:	4090      	lslle	r0, r2
 8005c68:	1ae4      	subs	r4, r4, r3
 8005c6a:	bfa2      	ittt	ge
 8005c6c:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8005c70:	4329      	orrge	r1, r5
 8005c72:	bd30      	popge	{r4, r5, pc}
 8005c74:	ea6f 0404 	mvn.w	r4, r4
 8005c78:	3c1f      	subs	r4, #31
 8005c7a:	da1c      	bge.n	8005cb6 <__adddf3+0x1d2>
 8005c7c:	340c      	adds	r4, #12
 8005c7e:	dc0e      	bgt.n	8005c9e <__adddf3+0x1ba>
 8005c80:	f104 0414 	add.w	r4, r4, #20
 8005c84:	f1c4 0220 	rsb	r2, r4, #32
 8005c88:	fa20 f004 	lsr.w	r0, r0, r4
 8005c8c:	fa01 f302 	lsl.w	r3, r1, r2
 8005c90:	ea40 0003 	orr.w	r0, r0, r3
 8005c94:	fa21 f304 	lsr.w	r3, r1, r4
 8005c98:	ea45 0103 	orr.w	r1, r5, r3
 8005c9c:	bd30      	pop	{r4, r5, pc}
 8005c9e:	f1c4 040c 	rsb	r4, r4, #12
 8005ca2:	f1c4 0220 	rsb	r2, r4, #32
 8005ca6:	fa20 f002 	lsr.w	r0, r0, r2
 8005caa:	fa01 f304 	lsl.w	r3, r1, r4
 8005cae:	ea40 0003 	orr.w	r0, r0, r3
 8005cb2:	4629      	mov	r1, r5
 8005cb4:	bd30      	pop	{r4, r5, pc}
 8005cb6:	fa21 f004 	lsr.w	r0, r1, r4
 8005cba:	4629      	mov	r1, r5
 8005cbc:	bd30      	pop	{r4, r5, pc}
 8005cbe:	f094 0f00 	teq	r4, #0
 8005cc2:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 8005cc6:	bf06      	itte	eq
 8005cc8:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8005ccc:	3401      	addeq	r4, #1
 8005cce:	3d01      	subne	r5, #1
 8005cd0:	e74e      	b.n	8005b70 <__adddf3+0x8c>
 8005cd2:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8005cd6:	bf18      	it	ne
 8005cd8:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8005cdc:	d029      	beq.n	8005d32 <__adddf3+0x24e>
 8005cde:	ea94 0f05 	teq	r4, r5
 8005ce2:	bf08      	it	eq
 8005ce4:	ea90 0f02 	teqeq	r0, r2
 8005ce8:	d005      	beq.n	8005cf6 <__adddf3+0x212>
 8005cea:	ea54 0c00 	orrs.w	ip, r4, r0
 8005cee:	bf04      	itt	eq
 8005cf0:	4619      	moveq	r1, r3
 8005cf2:	4610      	moveq	r0, r2
 8005cf4:	bd30      	pop	{r4, r5, pc}
 8005cf6:	ea91 0f03 	teq	r1, r3
 8005cfa:	bf1e      	ittt	ne
 8005cfc:	2100      	movne	r1, #0
 8005cfe:	2000      	movne	r0, #0
 8005d00:	bd30      	popne	{r4, r5, pc}
 8005d02:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 8005d06:	d105      	bne.n	8005d14 <__adddf3+0x230>
 8005d08:	0040      	lsls	r0, r0, #1
 8005d0a:	4149      	adcs	r1, r1
 8005d0c:	bf28      	it	cs
 8005d0e:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 8005d12:	bd30      	pop	{r4, r5, pc}
 8005d14:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8005d18:	bf3c      	itt	cc
 8005d1a:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8005d1e:	bd30      	popcc	{r4, r5, pc}
 8005d20:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8005d24:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8005d28:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8005d2c:	f04f 0000 	mov.w	r0, #0
 8005d30:	bd30      	pop	{r4, r5, pc}
 8005d32:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8005d36:	bf1a      	itte	ne
 8005d38:	4619      	movne	r1, r3
 8005d3a:	4610      	movne	r0, r2
 8005d3c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8005d40:	bf1c      	itt	ne
 8005d42:	460b      	movne	r3, r1
 8005d44:	4602      	movne	r2, r0
 8005d46:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8005d4a:	bf06      	itte	eq
 8005d4c:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8005d50:	ea91 0f03 	teqeq	r1, r3
 8005d54:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8005d58:	bd30      	pop	{r4, r5, pc}
 8005d5a:	bf00      	nop

08005d5c <__aeabi_ui2d>:
 8005d5c:	f090 0f00 	teq	r0, #0
 8005d60:	bf04      	itt	eq
 8005d62:	2100      	moveq	r1, #0
 8005d64:	4770      	bxeq	lr
 8005d66:	b530      	push	{r4, r5, lr}
 8005d68:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8005d6c:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8005d70:	f04f 0500 	mov.w	r5, #0
 8005d74:	f04f 0100 	mov.w	r1, #0
 8005d78:	e750      	b.n	8005c1c <__adddf3+0x138>
 8005d7a:	bf00      	nop

08005d7c <__aeabi_i2d>:
 8005d7c:	f090 0f00 	teq	r0, #0
 8005d80:	bf04      	itt	eq
 8005d82:	2100      	moveq	r1, #0
 8005d84:	4770      	bxeq	lr
 8005d86:	b530      	push	{r4, r5, lr}
 8005d88:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8005d8c:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8005d90:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 8005d94:	bf48      	it	mi
 8005d96:	4240      	negmi	r0, r0
 8005d98:	f04f 0100 	mov.w	r1, #0
 8005d9c:	e73e      	b.n	8005c1c <__adddf3+0x138>
 8005d9e:	bf00      	nop

08005da0 <__aeabi_f2d>:
 8005da0:	0042      	lsls	r2, r0, #1
 8005da2:	ea4f 01e2 	mov.w	r1, r2, asr #3
 8005da6:	ea4f 0131 	mov.w	r1, r1, rrx
 8005daa:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8005dae:	bf1f      	itttt	ne
 8005db0:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 8005db4:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8005db8:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8005dbc:	4770      	bxne	lr
 8005dbe:	f092 0f00 	teq	r2, #0
 8005dc2:	bf14      	ite	ne
 8005dc4:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8005dc8:	4770      	bxeq	lr
 8005dca:	b530      	push	{r4, r5, lr}
 8005dcc:	f44f 7460 	mov.w	r4, #896	; 0x380
 8005dd0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8005dd4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8005dd8:	e720      	b.n	8005c1c <__adddf3+0x138>
 8005dda:	bf00      	nop

08005ddc <__aeabi_ul2d>:
 8005ddc:	ea50 0201 	orrs.w	r2, r0, r1
 8005de0:	bf08      	it	eq
 8005de2:	4770      	bxeq	lr
 8005de4:	b530      	push	{r4, r5, lr}
 8005de6:	f04f 0500 	mov.w	r5, #0
 8005dea:	e00a      	b.n	8005e02 <__aeabi_l2d+0x16>

08005dec <__aeabi_l2d>:
 8005dec:	ea50 0201 	orrs.w	r2, r0, r1
 8005df0:	bf08      	it	eq
 8005df2:	4770      	bxeq	lr
 8005df4:	b530      	push	{r4, r5, lr}
 8005df6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 8005dfa:	d502      	bpl.n	8005e02 <__aeabi_l2d+0x16>
 8005dfc:	4240      	negs	r0, r0
 8005dfe:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8005e02:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8005e06:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8005e0a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8005e0e:	f43f aedc 	beq.w	8005bca <__adddf3+0xe6>
 8005e12:	f04f 0203 	mov.w	r2, #3
 8005e16:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8005e1a:	bf18      	it	ne
 8005e1c:	3203      	addne	r2, #3
 8005e1e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8005e22:	bf18      	it	ne
 8005e24:	3203      	addne	r2, #3
 8005e26:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8005e2a:	f1c2 0320 	rsb	r3, r2, #32
 8005e2e:	fa00 fc03 	lsl.w	ip, r0, r3
 8005e32:	fa20 f002 	lsr.w	r0, r0, r2
 8005e36:	fa01 fe03 	lsl.w	lr, r1, r3
 8005e3a:	ea40 000e 	orr.w	r0, r0, lr
 8005e3e:	fa21 f102 	lsr.w	r1, r1, r2
 8005e42:	4414      	add	r4, r2
 8005e44:	e6c1      	b.n	8005bca <__adddf3+0xe6>
 8005e46:	bf00      	nop

08005e48 <__aeabi_dmul>:
 8005e48:	b570      	push	{r4, r5, r6, lr}
 8005e4a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8005e4e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8005e52:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8005e56:	bf1d      	ittte	ne
 8005e58:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8005e5c:	ea94 0f0c 	teqne	r4, ip
 8005e60:	ea95 0f0c 	teqne	r5, ip
 8005e64:	f000 f8de 	bleq	8006024 <__aeabi_dmul+0x1dc>
 8005e68:	442c      	add	r4, r5
 8005e6a:	ea81 0603 	eor.w	r6, r1, r3
 8005e6e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8005e72:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8005e76:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 8005e7a:	bf18      	it	ne
 8005e7c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8005e80:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8005e84:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8005e88:	d038      	beq.n	8005efc <__aeabi_dmul+0xb4>
 8005e8a:	fba0 ce02 	umull	ip, lr, r0, r2
 8005e8e:	f04f 0500 	mov.w	r5, #0
 8005e92:	fbe1 e502 	umlal	lr, r5, r1, r2
 8005e96:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 8005e9a:	fbe0 e503 	umlal	lr, r5, r0, r3
 8005e9e:	f04f 0600 	mov.w	r6, #0
 8005ea2:	fbe1 5603 	umlal	r5, r6, r1, r3
 8005ea6:	f09c 0f00 	teq	ip, #0
 8005eaa:	bf18      	it	ne
 8005eac:	f04e 0e01 	orrne.w	lr, lr, #1
 8005eb0:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8005eb4:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8005eb8:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 8005ebc:	d204      	bcs.n	8005ec8 <__aeabi_dmul+0x80>
 8005ebe:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8005ec2:	416d      	adcs	r5, r5
 8005ec4:	eb46 0606 	adc.w	r6, r6, r6
 8005ec8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 8005ecc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8005ed0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8005ed4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8005ed8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8005edc:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8005ee0:	bf88      	it	hi
 8005ee2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8005ee6:	d81e      	bhi.n	8005f26 <__aeabi_dmul+0xde>
 8005ee8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 8005eec:	bf08      	it	eq
 8005eee:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8005ef2:	f150 0000 	adcs.w	r0, r0, #0
 8005ef6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8005efa:	bd70      	pop	{r4, r5, r6, pc}
 8005efc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8005f00:	ea46 0101 	orr.w	r1, r6, r1
 8005f04:	ea40 0002 	orr.w	r0, r0, r2
 8005f08:	ea81 0103 	eor.w	r1, r1, r3
 8005f0c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8005f10:	bfc2      	ittt	gt
 8005f12:	ebd4 050c 	rsbsgt	r5, r4, ip
 8005f16:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8005f1a:	bd70      	popgt	{r4, r5, r6, pc}
 8005f1c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8005f20:	f04f 0e00 	mov.w	lr, #0
 8005f24:	3c01      	subs	r4, #1
 8005f26:	f300 80ab 	bgt.w	8006080 <__aeabi_dmul+0x238>
 8005f2a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 8005f2e:	bfde      	ittt	le
 8005f30:	2000      	movle	r0, #0
 8005f32:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8005f36:	bd70      	pople	{r4, r5, r6, pc}
 8005f38:	f1c4 0400 	rsb	r4, r4, #0
 8005f3c:	3c20      	subs	r4, #32
 8005f3e:	da35      	bge.n	8005fac <__aeabi_dmul+0x164>
 8005f40:	340c      	adds	r4, #12
 8005f42:	dc1b      	bgt.n	8005f7c <__aeabi_dmul+0x134>
 8005f44:	f104 0414 	add.w	r4, r4, #20
 8005f48:	f1c4 0520 	rsb	r5, r4, #32
 8005f4c:	fa00 f305 	lsl.w	r3, r0, r5
 8005f50:	fa20 f004 	lsr.w	r0, r0, r4
 8005f54:	fa01 f205 	lsl.w	r2, r1, r5
 8005f58:	ea40 0002 	orr.w	r0, r0, r2
 8005f5c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8005f60:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8005f64:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8005f68:	fa21 f604 	lsr.w	r6, r1, r4
 8005f6c:	eb42 0106 	adc.w	r1, r2, r6
 8005f70:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8005f74:	bf08      	it	eq
 8005f76:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8005f7a:	bd70      	pop	{r4, r5, r6, pc}
 8005f7c:	f1c4 040c 	rsb	r4, r4, #12
 8005f80:	f1c4 0520 	rsb	r5, r4, #32
 8005f84:	fa00 f304 	lsl.w	r3, r0, r4
 8005f88:	fa20 f005 	lsr.w	r0, r0, r5
 8005f8c:	fa01 f204 	lsl.w	r2, r1, r4
 8005f90:	ea40 0002 	orr.w	r0, r0, r2
 8005f94:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8005f98:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8005f9c:	f141 0100 	adc.w	r1, r1, #0
 8005fa0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8005fa4:	bf08      	it	eq
 8005fa6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8005faa:	bd70      	pop	{r4, r5, r6, pc}
 8005fac:	f1c4 0520 	rsb	r5, r4, #32
 8005fb0:	fa00 f205 	lsl.w	r2, r0, r5
 8005fb4:	ea4e 0e02 	orr.w	lr, lr, r2
 8005fb8:	fa20 f304 	lsr.w	r3, r0, r4
 8005fbc:	fa01 f205 	lsl.w	r2, r1, r5
 8005fc0:	ea43 0302 	orr.w	r3, r3, r2
 8005fc4:	fa21 f004 	lsr.w	r0, r1, r4
 8005fc8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8005fcc:	fa21 f204 	lsr.w	r2, r1, r4
 8005fd0:	ea20 0002 	bic.w	r0, r0, r2
 8005fd4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8005fd8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8005fdc:	bf08      	it	eq
 8005fde:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8005fe2:	bd70      	pop	{r4, r5, r6, pc}
 8005fe4:	f094 0f00 	teq	r4, #0
 8005fe8:	d10f      	bne.n	800600a <__aeabi_dmul+0x1c2>
 8005fea:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 8005fee:	0040      	lsls	r0, r0, #1
 8005ff0:	eb41 0101 	adc.w	r1, r1, r1
 8005ff4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8005ff8:	bf08      	it	eq
 8005ffa:	3c01      	subeq	r4, #1
 8005ffc:	d0f7      	beq.n	8005fee <__aeabi_dmul+0x1a6>
 8005ffe:	ea41 0106 	orr.w	r1, r1, r6
 8006002:	f095 0f00 	teq	r5, #0
 8006006:	bf18      	it	ne
 8006008:	4770      	bxne	lr
 800600a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800600e:	0052      	lsls	r2, r2, #1
 8006010:	eb43 0303 	adc.w	r3, r3, r3
 8006014:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8006018:	bf08      	it	eq
 800601a:	3d01      	subeq	r5, #1
 800601c:	d0f7      	beq.n	800600e <__aeabi_dmul+0x1c6>
 800601e:	ea43 0306 	orr.w	r3, r3, r6
 8006022:	4770      	bx	lr
 8006024:	ea94 0f0c 	teq	r4, ip
 8006028:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800602c:	bf18      	it	ne
 800602e:	ea95 0f0c 	teqne	r5, ip
 8006032:	d00c      	beq.n	800604e <__aeabi_dmul+0x206>
 8006034:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8006038:	bf18      	it	ne
 800603a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800603e:	d1d1      	bne.n	8005fe4 <__aeabi_dmul+0x19c>
 8006040:	ea81 0103 	eor.w	r1, r1, r3
 8006044:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8006048:	f04f 0000 	mov.w	r0, #0
 800604c:	bd70      	pop	{r4, r5, r6, pc}
 800604e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8006052:	bf06      	itte	eq
 8006054:	4610      	moveq	r0, r2
 8006056:	4619      	moveq	r1, r3
 8006058:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800605c:	d019      	beq.n	8006092 <__aeabi_dmul+0x24a>
 800605e:	ea94 0f0c 	teq	r4, ip
 8006062:	d102      	bne.n	800606a <__aeabi_dmul+0x222>
 8006064:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8006068:	d113      	bne.n	8006092 <__aeabi_dmul+0x24a>
 800606a:	ea95 0f0c 	teq	r5, ip
 800606e:	d105      	bne.n	800607c <__aeabi_dmul+0x234>
 8006070:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8006074:	bf1c      	itt	ne
 8006076:	4610      	movne	r0, r2
 8006078:	4619      	movne	r1, r3
 800607a:	d10a      	bne.n	8006092 <__aeabi_dmul+0x24a>
 800607c:	ea81 0103 	eor.w	r1, r1, r3
 8006080:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8006084:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8006088:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800608c:	f04f 0000 	mov.w	r0, #0
 8006090:	bd70      	pop	{r4, r5, r6, pc}
 8006092:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8006096:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800609a:	bd70      	pop	{r4, r5, r6, pc}

0800609c <__aeabi_ddiv>:
 800609c:	b570      	push	{r4, r5, r6, lr}
 800609e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80060a2:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80060a6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80060aa:	bf1d      	ittte	ne
 80060ac:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80060b0:	ea94 0f0c 	teqne	r4, ip
 80060b4:	ea95 0f0c 	teqne	r5, ip
 80060b8:	f000 f8a7 	bleq	800620a <__aeabi_ddiv+0x16e>
 80060bc:	eba4 0405 	sub.w	r4, r4, r5
 80060c0:	ea81 0e03 	eor.w	lr, r1, r3
 80060c4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80060c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80060cc:	f000 8088 	beq.w	80061e0 <__aeabi_ddiv+0x144>
 80060d0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80060d4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80060d8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80060dc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80060e0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80060e4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80060e8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80060ec:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80060f0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80060f4:	429d      	cmp	r5, r3
 80060f6:	bf08      	it	eq
 80060f8:	4296      	cmpeq	r6, r2
 80060fa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80060fe:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8006102:	d202      	bcs.n	800610a <__aeabi_ddiv+0x6e>
 8006104:	085b      	lsrs	r3, r3, #1
 8006106:	ea4f 0232 	mov.w	r2, r2, rrx
 800610a:	1ab6      	subs	r6, r6, r2
 800610c:	eb65 0503 	sbc.w	r5, r5, r3
 8006110:	085b      	lsrs	r3, r3, #1
 8006112:	ea4f 0232 	mov.w	r2, r2, rrx
 8006116:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800611a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800611e:	ebb6 0e02 	subs.w	lr, r6, r2
 8006122:	eb75 0e03 	sbcs.w	lr, r5, r3
 8006126:	bf22      	ittt	cs
 8006128:	1ab6      	subcs	r6, r6, r2
 800612a:	4675      	movcs	r5, lr
 800612c:	ea40 000c 	orrcs.w	r0, r0, ip
 8006130:	085b      	lsrs	r3, r3, #1
 8006132:	ea4f 0232 	mov.w	r2, r2, rrx
 8006136:	ebb6 0e02 	subs.w	lr, r6, r2
 800613a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800613e:	bf22      	ittt	cs
 8006140:	1ab6      	subcs	r6, r6, r2
 8006142:	4675      	movcs	r5, lr
 8006144:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8006148:	085b      	lsrs	r3, r3, #1
 800614a:	ea4f 0232 	mov.w	r2, r2, rrx
 800614e:	ebb6 0e02 	subs.w	lr, r6, r2
 8006152:	eb75 0e03 	sbcs.w	lr, r5, r3
 8006156:	bf22      	ittt	cs
 8006158:	1ab6      	subcs	r6, r6, r2
 800615a:	4675      	movcs	r5, lr
 800615c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8006160:	085b      	lsrs	r3, r3, #1
 8006162:	ea4f 0232 	mov.w	r2, r2, rrx
 8006166:	ebb6 0e02 	subs.w	lr, r6, r2
 800616a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800616e:	bf22      	ittt	cs
 8006170:	1ab6      	subcs	r6, r6, r2
 8006172:	4675      	movcs	r5, lr
 8006174:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8006178:	ea55 0e06 	orrs.w	lr, r5, r6
 800617c:	d018      	beq.n	80061b0 <__aeabi_ddiv+0x114>
 800617e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8006182:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8006186:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800618a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800618e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8006192:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8006196:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800619a:	d1c0      	bne.n	800611e <__aeabi_ddiv+0x82>
 800619c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80061a0:	d10b      	bne.n	80061ba <__aeabi_ddiv+0x11e>
 80061a2:	ea41 0100 	orr.w	r1, r1, r0
 80061a6:	f04f 0000 	mov.w	r0, #0
 80061aa:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 80061ae:	e7b6      	b.n	800611e <__aeabi_ddiv+0x82>
 80061b0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80061b4:	bf04      	itt	eq
 80061b6:	4301      	orreq	r1, r0
 80061b8:	2000      	moveq	r0, #0
 80061ba:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80061be:	bf88      	it	hi
 80061c0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80061c4:	f63f aeaf 	bhi.w	8005f26 <__aeabi_dmul+0xde>
 80061c8:	ebb5 0c03 	subs.w	ip, r5, r3
 80061cc:	bf04      	itt	eq
 80061ce:	ebb6 0c02 	subseq.w	ip, r6, r2
 80061d2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80061d6:	f150 0000 	adcs.w	r0, r0, #0
 80061da:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80061de:	bd70      	pop	{r4, r5, r6, pc}
 80061e0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80061e4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80061e8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80061ec:	bfc2      	ittt	gt
 80061ee:	ebd4 050c 	rsbsgt	r5, r4, ip
 80061f2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80061f6:	bd70      	popgt	{r4, r5, r6, pc}
 80061f8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80061fc:	f04f 0e00 	mov.w	lr, #0
 8006200:	3c01      	subs	r4, #1
 8006202:	e690      	b.n	8005f26 <__aeabi_dmul+0xde>
 8006204:	ea45 0e06 	orr.w	lr, r5, r6
 8006208:	e68d      	b.n	8005f26 <__aeabi_dmul+0xde>
 800620a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800620e:	ea94 0f0c 	teq	r4, ip
 8006212:	bf08      	it	eq
 8006214:	ea95 0f0c 	teqeq	r5, ip
 8006218:	f43f af3b 	beq.w	8006092 <__aeabi_dmul+0x24a>
 800621c:	ea94 0f0c 	teq	r4, ip
 8006220:	d10a      	bne.n	8006238 <__aeabi_ddiv+0x19c>
 8006222:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8006226:	f47f af34 	bne.w	8006092 <__aeabi_dmul+0x24a>
 800622a:	ea95 0f0c 	teq	r5, ip
 800622e:	f47f af25 	bne.w	800607c <__aeabi_dmul+0x234>
 8006232:	4610      	mov	r0, r2
 8006234:	4619      	mov	r1, r3
 8006236:	e72c      	b.n	8006092 <__aeabi_dmul+0x24a>
 8006238:	ea95 0f0c 	teq	r5, ip
 800623c:	d106      	bne.n	800624c <__aeabi_ddiv+0x1b0>
 800623e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8006242:	f43f aefd 	beq.w	8006040 <__aeabi_dmul+0x1f8>
 8006246:	4610      	mov	r0, r2
 8006248:	4619      	mov	r1, r3
 800624a:	e722      	b.n	8006092 <__aeabi_dmul+0x24a>
 800624c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8006250:	bf18      	it	ne
 8006252:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8006256:	f47f aec5 	bne.w	8005fe4 <__aeabi_dmul+0x19c>
 800625a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 800625e:	f47f af0d 	bne.w	800607c <__aeabi_dmul+0x234>
 8006262:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8006266:	f47f aeeb 	bne.w	8006040 <__aeabi_dmul+0x1f8>
 800626a:	e712      	b.n	8006092 <__aeabi_dmul+0x24a>

0800626c <__gedf2>:
 800626c:	f04f 3cff 	mov.w	ip, #4294967295	; 0xffffffff
 8006270:	e006      	b.n	8006280 <__cmpdf2+0x4>
 8006272:	bf00      	nop

08006274 <__ledf2>:
 8006274:	f04f 0c01 	mov.w	ip, #1
 8006278:	e002      	b.n	8006280 <__cmpdf2+0x4>
 800627a:	bf00      	nop

0800627c <__cmpdf2>:
 800627c:	f04f 0c01 	mov.w	ip, #1
 8006280:	f84d cd04 	str.w	ip, [sp, #-4]!
 8006284:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8006288:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800628c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8006290:	bf18      	it	ne
 8006292:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8006296:	d01b      	beq.n	80062d0 <__cmpdf2+0x54>
 8006298:	b001      	add	sp, #4
 800629a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 800629e:	bf0c      	ite	eq
 80062a0:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 80062a4:	ea91 0f03 	teqne	r1, r3
 80062a8:	bf02      	ittt	eq
 80062aa:	ea90 0f02 	teqeq	r0, r2
 80062ae:	2000      	moveq	r0, #0
 80062b0:	4770      	bxeq	lr
 80062b2:	f110 0f00 	cmn.w	r0, #0
 80062b6:	ea91 0f03 	teq	r1, r3
 80062ba:	bf58      	it	pl
 80062bc:	4299      	cmppl	r1, r3
 80062be:	bf08      	it	eq
 80062c0:	4290      	cmpeq	r0, r2
 80062c2:	bf2c      	ite	cs
 80062c4:	17d8      	asrcs	r0, r3, #31
 80062c6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 80062ca:	f040 0001 	orr.w	r0, r0, #1
 80062ce:	4770      	bx	lr
 80062d0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80062d4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80062d8:	d102      	bne.n	80062e0 <__cmpdf2+0x64>
 80062da:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 80062de:	d107      	bne.n	80062f0 <__cmpdf2+0x74>
 80062e0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80062e4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80062e8:	d1d6      	bne.n	8006298 <__cmpdf2+0x1c>
 80062ea:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 80062ee:	d0d3      	beq.n	8006298 <__cmpdf2+0x1c>
 80062f0:	f85d 0b04 	ldr.w	r0, [sp], #4
 80062f4:	4770      	bx	lr
 80062f6:	bf00      	nop

080062f8 <__aeabi_cdrcmple>:
 80062f8:	4684      	mov	ip, r0
 80062fa:	4610      	mov	r0, r2
 80062fc:	4662      	mov	r2, ip
 80062fe:	468c      	mov	ip, r1
 8006300:	4619      	mov	r1, r3
 8006302:	4663      	mov	r3, ip
 8006304:	e000      	b.n	8006308 <__aeabi_cdcmpeq>
 8006306:	bf00      	nop

08006308 <__aeabi_cdcmpeq>:
 8006308:	b501      	push	{r0, lr}
 800630a:	f7ff ffb7 	bl	800627c <__cmpdf2>
 800630e:	2800      	cmp	r0, #0
 8006310:	bf48      	it	mi
 8006312:	f110 0f00 	cmnmi.w	r0, #0
 8006316:	bd01      	pop	{r0, pc}

08006318 <__aeabi_dcmpeq>:
 8006318:	f84d ed08 	str.w	lr, [sp, #-8]!
 800631c:	f7ff fff4 	bl	8006308 <__aeabi_cdcmpeq>
 8006320:	bf0c      	ite	eq
 8006322:	2001      	moveq	r0, #1
 8006324:	2000      	movne	r0, #0
 8006326:	f85d fb08 	ldr.w	pc, [sp], #8
 800632a:	bf00      	nop

0800632c <__aeabi_dcmplt>:
 800632c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8006330:	f7ff ffea 	bl	8006308 <__aeabi_cdcmpeq>
 8006334:	bf34      	ite	cc
 8006336:	2001      	movcc	r0, #1
 8006338:	2000      	movcs	r0, #0
 800633a:	f85d fb08 	ldr.w	pc, [sp], #8
 800633e:	bf00      	nop

08006340 <__aeabi_dcmple>:
 8006340:	f84d ed08 	str.w	lr, [sp, #-8]!
 8006344:	f7ff ffe0 	bl	8006308 <__aeabi_cdcmpeq>
 8006348:	bf94      	ite	ls
 800634a:	2001      	movls	r0, #1
 800634c:	2000      	movhi	r0, #0
 800634e:	f85d fb08 	ldr.w	pc, [sp], #8
 8006352:	bf00      	nop

08006354 <__aeabi_dcmpge>:
 8006354:	f84d ed08 	str.w	lr, [sp, #-8]!
 8006358:	f7ff ffce 	bl	80062f8 <__aeabi_cdrcmple>
 800635c:	bf94      	ite	ls
 800635e:	2001      	movls	r0, #1
 8006360:	2000      	movhi	r0, #0
 8006362:	f85d fb08 	ldr.w	pc, [sp], #8
 8006366:	bf00      	nop

08006368 <__aeabi_dcmpgt>:
 8006368:	f84d ed08 	str.w	lr, [sp, #-8]!
 800636c:	f7ff ffc4 	bl	80062f8 <__aeabi_cdrcmple>
 8006370:	bf34      	ite	cc
 8006372:	2001      	movcc	r0, #1
 8006374:	2000      	movcs	r0, #0
 8006376:	f85d fb08 	ldr.w	pc, [sp], #8
 800637a:	bf00      	nop

0800637c <__aeabi_d2iz>:
 800637c:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8006380:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8006384:	d215      	bcs.n	80063b2 <__aeabi_d2iz+0x36>
 8006386:	d511      	bpl.n	80063ac <__aeabi_d2iz+0x30>
 8006388:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 800638c:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8006390:	d912      	bls.n	80063b8 <__aeabi_d2iz+0x3c>
 8006392:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8006396:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800639a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 800639e:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80063a2:	fa23 f002 	lsr.w	r0, r3, r2
 80063a6:	bf18      	it	ne
 80063a8:	4240      	negne	r0, r0
 80063aa:	4770      	bx	lr
 80063ac:	f04f 0000 	mov.w	r0, #0
 80063b0:	4770      	bx	lr
 80063b2:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 80063b6:	d105      	bne.n	80063c4 <__aeabi_d2iz+0x48>
 80063b8:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 80063bc:	bf08      	it	eq
 80063be:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 80063c2:	4770      	bx	lr
 80063c4:	f04f 0000 	mov.w	r0, #0
 80063c8:	4770      	bx	lr
 80063ca:	bf00      	nop

080063cc <main>:
#include "delay.h"
#include "systick.h"

int main(void) {

	SysTick_Config(SystemCoreClock/1000);
 80063cc:	4b47      	ldr	r3, [pc, #284]	; (80064ec <main+0x120>)

	usart_begin(&usart3, USART3, 19200);
 80063ce:	4848      	ldr	r0, [pc, #288]	; (80064f0 <main+0x124>)
#include "delay.h"
#include "systick.h"

int main(void) {

	SysTick_Config(SystemCoreClock/1000);
 80063d0:	681a      	ldr	r2, [r3, #0]
 80063d2:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
#include "gpio.h"
#include "usart.h"
#include "delay.h"
#include "systick.h"

int main(void) {
 80063d6:	b570      	push	{r4, r5, r6, lr}

	SysTick_Config(SystemCoreClock/1000);
 80063d8:	fbb2 f2f3 	udiv	r2, r2, r3
 */
static __INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if (ticks > SysTick_LOAD_RELOAD_Msk)  return (1);            /* Reload value impossible */

  SysTick->LOAD  = (ticks & SysTick_LOAD_RELOAD_Msk) - 1;      /* set reload register */
 80063dc:	4b45      	ldr	r3, [pc, #276]	; (80064f4 <main+0x128>)
 80063de:	3a01      	subs	r2, #1
 80063e0:	605a      	str	r2, [r3, #4]
    \param [in]  priority  Priority to set
 */
static __INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if(IRQn < 0) {
    SCB->SHP[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
 80063e2:	4a45      	ldr	r2, [pc, #276]	; (80064f8 <main+0x12c>)
 80063e4:	21f0      	movs	r1, #240	; 0xf0
 80063e6:	f882 1023 	strb.w	r1, [r2, #35]	; 0x23
{
  if (ticks > SysTick_LOAD_RELOAD_Msk)  return (1);            /* Reload value impossible */

  SysTick->LOAD  = (ticks & SysTick_LOAD_RELOAD_Msk) - 1;      /* set reload register */
  NVIC_SetPriority (SysTick_IRQn, (1<<__NVIC_PRIO_BITS) - 1);  /* set Priority for Cortex-M0 System Interrupts */
  SysTick->VAL   = 0;                                          /* Load the SysTick Counter Value */
 80063ea:	2400      	movs	r4, #0
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80063ec:	2207      	movs	r2, #7
{
  if (ticks > SysTick_LOAD_RELOAD_Msk)  return (1);            /* Reload value impossible */

  SysTick->LOAD  = (ticks & SysTick_LOAD_RELOAD_Msk) - 1;      /* set reload register */
  NVIC_SetPriority (SysTick_IRQn, (1<<__NVIC_PRIO_BITS) - 1);  /* set Priority for Cortex-M0 System Interrupts */
  SysTick->VAL   = 0;                                          /* Load the SysTick Counter Value */
 80063ee:	609c      	str	r4, [r3, #8]
#include "gpio.h"
#include "usart.h"
#include "delay.h"
#include "systick.h"

int main(void) {
 80063f0:	b088      	sub	sp, #32
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80063f2:	601a      	str	r2, [r3, #0]

	SysTick_Config(SystemCoreClock/1000);

	usart_begin(&usart3, USART3, 19200);
 80063f4:	4941      	ldr	r1, [pc, #260]	; (80064fc <main+0x130>)
 80063f6:	f44f 4296 	mov.w	r2, #19200	; 0x4b00
 80063fa:	f7f9 ff72 	bl	80002e2 <usart_begin>
	usart_print(&usart3, "Hi!\n\n");
 80063fe:	483c      	ldr	r0, [pc, #240]	; (80064f0 <main+0x124>)
 8006400:	493f      	ldr	r1, [pc, #252]	; (8006500 <main+0x134>)
 8006402:	f7f9 fffe 	bl	8000402 <usart_print>

	pinMode(PD12 | PD13 | PD14 | PD15, GPIO_Mode_OUT);
 8006406:	f44f 209e 	mov.w	r0, #323584	; 0x4f000
 800640a:	2101      	movs	r1, #1
 800640c:	f7f9 febc 	bl	8000188 <pinMode>
	uint32_t intval = 20;
	char tmp[32];
	uint16_t i;

	while (1) {
		digitalWrite(PD15, SET);
 8006410:	f44f 2090 	mov.w	r0, #294912	; 0x48000
 8006414:	2101      	movs	r1, #1
 8006416:	f7f9 fefb 	bl	8000210 <digitalWrite>
		digitalWrite(PD12 | PD13 | PD14, RESET);
 800641a:	2100      	movs	r1, #0
 800641c:	f44f 208e 	mov.w	r0, #290816	; 0x47000
 8006420:	f7f9 fef6 	bl	8000210 <digitalWrite>
		SysTick_delay(intval);
 8006424:	2014      	movs	r0, #20
 8006426:	f7f9 ff23 	bl	8000270 <SysTick_delay>
		digitalWrite(PD12, SET);
 800642a:	f44f 2082 	mov.w	r0, #266240	; 0x41000
 800642e:	2101      	movs	r1, #1
 8006430:	f7f9 feee 	bl	8000210 <digitalWrite>
		digitalWrite(PD13 | PD14 | PD15, RESET);
 8006434:	2100      	movs	r1, #0
 8006436:	f44f 209c 	mov.w	r0, #319488	; 0x4e000
 800643a:	f7f9 fee9 	bl	8000210 <digitalWrite>
		SysTick_delay(intval);
 800643e:	2014      	movs	r0, #20
 8006440:	f7f9 ff16 	bl	8000270 <SysTick_delay>
		digitalWrite(PD13, SET);
 8006444:	f44f 2084 	mov.w	r0, #270336	; 0x42000
 8006448:	2101      	movs	r1, #1
 800644a:	f7f9 fee1 	bl	8000210 <digitalWrite>
		digitalWrite(PD12 | PD14 | PD15, RESET);
 800644e:	2100      	movs	r1, #0
 8006450:	f44f 209a 	mov.w	r0, #315392	; 0x4d000
 8006454:	f7f9 fedc 	bl	8000210 <digitalWrite>
		SysTick_delay(intval);
 8006458:	2014      	movs	r0, #20
 800645a:	f7f9 ff09 	bl	8000270 <SysTick_delay>
		digitalWrite(PD14, SET);
 800645e:	f44f 2088 	mov.w	r0, #278528	; 0x44000
 8006462:	2101      	movs	r1, #1
 8006464:	f7f9 fed4 	bl	8000210 <digitalWrite>
		digitalWrite(PD12 | PD13 | PD15, RESET);
 8006468:	2100      	movs	r1, #0
 800646a:	f44f 2096 	mov.w	r0, #307200	; 0x4b000
 800646e:	f7f9 fecf 	bl	8000210 <digitalWrite>
		SysTick_delay(intval);
 8006472:	2014      	movs	r0, #20
 8006474:	f7f9 fefc 	bl	8000270 <SysTick_delay>
		//
		digitalWrite(PD15, SET);
 8006478:	f44f 2090 	mov.w	r0, #294912	; 0x48000
 800647c:	2101      	movs	r1, #1
 800647e:	f7f9 fec7 	bl	8000210 <digitalWrite>
		digitalWrite(PD12 | PD13 | PD14, RESET);
		SysTick_delay(dval);
/*
		usart3.print((float)(count++ / 32.0f), 3);
		*/
		count++;
 8006482:	3401      	adds	r4, #1
		digitalWrite(PD14, SET);
		digitalWrite(PD12 | PD13 | PD15, RESET);
		SysTick_delay(intval);
		//
		digitalWrite(PD15, SET);
		digitalWrite(PD12 | PD13 | PD14, RESET);
 8006484:	2100      	movs	r1, #0
 8006486:	f44f 208e 	mov.w	r0, #290816	; 0x47000
 800648a:	f7f9 fec1 	bl	8000210 <digitalWrite>
		SysTick_delay(dval);
/*
		usart3.print((float)(count++ / 32.0f), 3);
		*/
		count++;
 800648e:	b2a4      	uxth	r4, r4
		digitalWrite(PD12 | PD13 | PD15, RESET);
		SysTick_delay(intval);
		//
		digitalWrite(PD15, SET);
		digitalWrite(PD12 | PD13 | PD14, RESET);
		SysTick_delay(dval);
 8006490:	f44f 70c8 	mov.w	r0, #400	; 0x190
 8006494:	f7f9 feec 	bl	8000270 <SysTick_delay>
/*
		usart3.print((float)(count++ / 32.0f), 3);
		*/
		count++;
		sprintf(tmp, "%X,\n", count);
 8006498:	491a      	ldr	r1, [pc, #104]	; (8006504 <main+0x138>)
 800649a:	4622      	mov	r2, r4
 800649c:	4668      	mov	r0, sp
 800649e:	f7fa ffe3 	bl	8001468 <sprintf>
		usart_print(&usart3, tmp);
 80064a2:	4813      	ldr	r0, [pc, #76]	; (80064f0 <main+0x124>)
 80064a4:	4669      	mov	r1, sp
 80064a6:	f7f9 ffac 	bl	8000402 <usart_print>
		/*
		dval = (uint32) (100.0f + 64*sinf( (count % (uint32)(3.14159 * 2 * 32))/32.0f));
		usart3.println(dval);
		*/
		if ( usart_available(&usart3) > 0 ) {
 80064aa:	4811      	ldr	r0, [pc, #68]	; (80064f0 <main+0x124>)
 80064ac:	f7f9 ffdc 	bl	8000468 <usart_available>
 80064b0:	b940      	cbnz	r0, 80064c4 <main+0xf8>
 80064b2:	e7ad      	b.n	8006410 <main+0x44>
			i = 0;
			while ( usart_available(&usart3) > 0 ) {
				tmp[i++] = (char) usart_read(&usart3);
 80064b4:	480e      	ldr	r0, [pc, #56]	; (80064f0 <main+0x124>)
 80064b6:	f7f9 ffb5 	bl	8000424 <usart_read>
 80064ba:	3501      	adds	r5, #1
 80064bc:	f806 0c20 	strb.w	r0, [r6, #-32]
 80064c0:	b2ad      	uxth	r5, r5
 80064c2:	e000      	b.n	80064c6 <main+0xfa>
		usart_print(&usart3, tmp);
		/*
		dval = (uint32) (100.0f + 64*sinf( (count % (uint32)(3.14159 * 2 * 32))/32.0f));
		usart3.println(dval);
		*/
		if ( usart_available(&usart3) > 0 ) {
 80064c4:	2500      	movs	r5, #0
			i = 0;
			while ( usart_available(&usart3) > 0 ) {
 80064c6:	480a      	ldr	r0, [pc, #40]	; (80064f0 <main+0x124>)
 80064c8:	f7f9 ffce 	bl	8000468 <usart_available>
 80064cc:	ab08      	add	r3, sp, #32
 80064ce:	195e      	adds	r6, r3, r5
 80064d0:	2800      	cmp	r0, #0
 80064d2:	d1ef      	bne.n	80064b4 <main+0xe8>
				tmp[i++] = (char) usart_read(&usart3);
			}
			tmp[i] = 0;
 80064d4:	f806 0c20 	strb.w	r0, [r6, #-32]
			usart_print(&usart3, tmp);
 80064d8:	4669      	mov	r1, sp
 80064da:	4805      	ldr	r0, [pc, #20]	; (80064f0 <main+0x124>)
 80064dc:	f7f9 ff91 	bl	8000402 <usart_print>
			usart_print(&usart3, "\n");
 80064e0:	4803      	ldr	r0, [pc, #12]	; (80064f0 <main+0x124>)
 80064e2:	4909      	ldr	r1, [pc, #36]	; (8006508 <main+0x13c>)
 80064e4:	f7f9 ff8d 	bl	8000402 <usart_print>
 80064e8:	e792      	b.n	8006410 <main+0x44>
 80064ea:	bf00      	nop
 80064ec:	20000088 	.word	0x20000088
 80064f0:	200009ac 	.word	0x200009ac
 80064f4:	e000e010 	.word	0xe000e010
 80064f8:	e000ed00 	.word	0xe000ed00
 80064fc:	40004800 	.word	0x40004800
 8006500:	080066c0 	.word	0x080066c0
 8006504:	080066c6 	.word	0x080066c6
 8006508:	080066c4 	.word	0x080066c4

0800650c <Reset_Handler>:
 800650c:	2100      	movs	r1, #0
 800650e:	e003      	b.n	8006518 <LoopCopyDataInit>

08006510 <CopyDataInit>:
 8006510:	4b0a      	ldr	r3, [pc, #40]	; (800653c <LoopFillZerobss+0x10>)
 8006512:	585b      	ldr	r3, [r3, r1]
 8006514:	5043      	str	r3, [r0, r1]
 8006516:	3104      	adds	r1, #4

08006518 <LoopCopyDataInit>:
 8006518:	4809      	ldr	r0, [pc, #36]	; (8006540 <LoopFillZerobss+0x14>)
 800651a:	4b0a      	ldr	r3, [pc, #40]	; (8006544 <LoopFillZerobss+0x18>)
 800651c:	1842      	adds	r2, r0, r1
 800651e:	429a      	cmp	r2, r3
 8006520:	d3f6      	bcc.n	8006510 <CopyDataInit>
 8006522:	4a09      	ldr	r2, [pc, #36]	; (8006548 <LoopFillZerobss+0x1c>)
 8006524:	e002      	b.n	800652c <LoopFillZerobss>

08006526 <FillZerobss>:
 8006526:	2300      	movs	r3, #0
 8006528:	f842 3b04 	str.w	r3, [r2], #4

0800652c <LoopFillZerobss>:
 800652c:	4b07      	ldr	r3, [pc, #28]	; (800654c <LoopFillZerobss+0x20>)
 800652e:	429a      	cmp	r2, r3
 8006530:	d3f9      	bcc.n	8006526 <FillZerobss>
 8006532:	f7fa fe53 	bl	80011dc <SystemInit>
 8006536:	f7ff ff49 	bl	80063cc <main>
 800653a:	4770      	bx	lr
 800653c:	08006750 	.word	0x08006750
 8006540:	20000000 	.word	0x20000000
 8006544:	2000095c 	.word	0x2000095c
 8006548:	2000095c 	.word	0x2000095c
 800654c:	20000fe0 	.word	0x20000fe0

08006550 <ADC_IRQHandler>:
 8006550:	e7fe      	b.n	8006550 <ADC_IRQHandler>
	...

08006554 <blanks.3927>:
 8006554:	2020 2020 2020 2020 2020 2020 2020 2020                     

08006564 <zeroes.3928>:
 8006564:	3030 3030 3030 3030 3030 3030 3030 3030     0000000000000000

08006574 <_global_impure_ptr>:
 8006574:	00a8 2000                                   ... 

08006578 <p05.2449>:
 8006578:	0005 0000 0019 0000 007d 0000 0000 0000     ........}.......

08006588 <__mprec_tens>:
 8006588:	0000 0000 0000 3ff0 0000 0000 0000 4024     .......?......$@
 8006598:	0000 0000 0000 4059 0000 0000 4000 408f     ......Y@.....@.@
 80065a8:	0000 0000 8800 40c3 0000 0000 6a00 40f8     .......@.....j.@
 80065b8:	0000 0000 8480 412e 0000 0000 12d0 4163     .......A......cA
 80065c8:	0000 0000 d784 4197 0000 0000 cd65 41cd     .......A....e..A
 80065d8:	0000 2000 a05f 4202 0000 e800 4876 4237     ... _..B....vH7B
 80065e8:	0000 a200 1a94 426d 0000 e540 309c 42a2     ......mB..@..0.B
 80065f8:	0000 1e90 bcc4 42d6 0000 2634 6bf5 430c     .......B..4&.k.C
 8006608:	8000 37e0 c379 4341 a000 85d8 3457 4376     ...7y.AC....W4vC
 8006618:	c800 674e c16d 43ab 3d00 6091 58e4 43e1     ..Ngm..C.=.`.X.C
 8006628:	8c40 78b5 af1d 4415 ef50 d6e2 1ae4 444b     @..x...DP.....KD
 8006638:	d592 064d f0cf 4480 4af6 c7e1 2d02 44b5     ..M....D.J...-.D
 8006648:	9db4 79d9 7843 44ea                         ...yCx.D

08006650 <__mprec_tinytens>:
 8006650:	89bc 97d8 d2b2 3c9c a733 d5a8 f623 3949     .......<3...#.I9
 8006660:	a73d 44f4 0ffd 32a5 979d cf8c ba08 255b     =..D...2......[%
 8006670:	6f43 64ac 0628 0ac8                         Co.d(...

08006678 <__mprec_bigtens>:
 8006678:	8000 37e0 c379 4341 6e17 b505 b8b5 4693     ...7y.AC.n.....F
 8006688:	f9f5 e93f 4f03 4d38 1d32 f930 7748 5a82     ..?..O8M2.0.Hw.Z
 8006698:	bf3c 7f73 4fdd 7515                         <.s..O.u

080066a0 <blanks.3871>:
 80066a0:	2020 2020 2020 2020 2020 2020 2020 2020                     

080066b0 <zeroes.3872>:
 80066b0:	3030 3030 3030 3030 3030 3030 3030 3030     0000000000000000
 80066c0:	6948 0a21 000a 5825 0a2c 4800 6165 2070     Hi!...%X,..Heap 
 80066d0:	6e61 2064 7473 6361 206b 6f63 6c6c 7369     and stack collis
 80066e0:	6f69 0a6e 6500 6978 0074 0000 4e49 0046     ion..exit...INF.
 80066f0:	6e69 0066 414e 004e 616e 006e 3130 3332     inf.NAN.nan.0123
 8006700:	3534 3736 3938 4241 4443 4645 0000 0000     456789ABCDEF....
 8006710:	3130 3332 3534 3736 3938 6261 6463 6665     0123456789abcdef
 8006720:	0000 0000 6e28 6c75 296c 0000 0030 0000     ....(null)..0...
 8006730:	6e49 6966 696e 7974 0000 0000 614e 004e     Infinity....NaN.
 8006740:	0043 0000 4f50 4953 0058 0000 002e 0000     C...POSIX.......
