Hi this is jayaram

# Dual Port RAM

I'm writing code verilog code for dual port RAM in EDA Playground 

Here is final results

![image](https://github.com/user-attachments/assets/7136e71f-0034-4bbb-94c2-c59fca0a3edf)
