<?xml version="1.0" encoding="UTF-8"?>
<feed xmlns="http://www.w3.org/2005/Atom" xml:lang="en-gb">
<link rel="self" type="application/atom+xml" href="http://forums.nesdev.com/feed.php?f=9&amp;t=2792" />

<title>nesdev.com</title>
<subtitle>NES Development and Strangulation Records message boards</subtitle>
<link href="http://forums.nesdev.com/index.php" />
<updated>2006-12-11T12:05:15-07:00</updated>

<author><name><![CDATA[nesdev.com]]></name></author>
<id>http://forums.nesdev.com/feed.php?f=9&amp;t=2792</id>
<entry>
<author><name><![CDATA[kyuusaku]]></name></author>
<updated>2006-12-11T12:05:15-07:00</updated>
<published>2006-12-11T12:05:15-07:00</published>
<id>http://forums.nesdev.com/viewtopic.php?t=2792&amp;p=20258#p20258</id>
<link href="http://forums.nesdev.com/viewtopic.php?t=2792&amp;p=20258#p20258"/>
<title type="html"><![CDATA[Using DRAM]]></title>

<content type="html" xml:base="http://forums.nesdev.com/viewtopic.php?t=2792&amp;p=20258#p20258"><![CDATA[
I'm not sure if anyone could use this but here's a basic DRAM circuit for 6502:<br /><br /><img src="http://img178.imageshack.us/img178/8994/dramfj6.png" alt="Image" /><br /><br />It does 1 hidden refresh cycle per read/write, if you use a faster clock you can get in more refresh cycles by altering it to toggle /RAS after /RAS = 1 &amp;&amp; /CAS = 0<br /><br />Adjust the NAND gate for the JKFF's CLK active level<p>Statistics: Posted by <a href="http://forums.nesdev.com/memberlist.php?mode=viewprofile&amp;u=20">kyuusaku</a> â€” Mon Dec 11, 2006 12:05 pm</p><hr />
]]></content>
</entry>
</feed>