## 6x6 size matrix multiplier acceleration in verilog

 - Full Parallel Implementation
 - IEEE-754 Single Precision Floating Point
 - Xilinx Floating Point IP used
 - Axi4 Lite Interface
 - Calculation done interrupt
 - Configurable, parameterized code
 - Testbench Included

## Simulation Waveform
![Screenshot](https://github.com/SafaKucukkomurler/float_matrix_multiply_verilog/blob/master/waveform1.JPG)
![Screenshot](https://github.com/SafaKucukkomurler/float_matrix_multiply_verilog/blob/master/waveform2.JPG)

