

================================================================
== Vitis HLS Report for 'dpu_pack_4'
================================================================
* Date:           Thu Dec 29 14:59:00 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        HLS_final_vitis
* Solution:       solution4 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu11p-flga2577-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  4.334 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     1967|     3247|  19.670 us|  32.470 us|  1967|  3247|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        +--------------------------------------------------+---------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                                  |                                       |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                     Instance                     |                 Module                |   min   |   max   |    min   |    max   | min | max |   Type  |
        +--------------------------------------------------+---------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_dpu_pack_4_Pipeline_VITIS_LOOP_497_8_fu_234   |dpu_pack_4_Pipeline_VITIS_LOOP_497_8   |      227|      227|  2.270 us|  2.270 us|  227|  227|       no|
        |grp_dpu_pack_4_Pipeline_VITIS_LOOP_95_1_fu_244    |dpu_pack_4_Pipeline_VITIS_LOOP_95_1    |      258|      258|  2.580 us|  2.580 us|  258|  258|       no|
        |grp_dpu_pack_4_Pipeline_VITIS_LOOP_75_13_fu_252   |dpu_pack_4_Pipeline_VITIS_LOOP_75_13   |      258|      258|  2.580 us|  2.580 us|  258|  258|       no|
        |grp_dpu_pack_4_Pipeline_VITIS_LOOP_525_10_fu_260  |dpu_pack_4_Pipeline_VITIS_LOOP_525_10  |      386|      386|  3.860 us|  3.860 us|  386|  386|       no|
        |grp_dpu_pack_4_Pipeline_VITIS_LOOP_75_15_fu_269   |dpu_pack_4_Pipeline_VITIS_LOOP_75_15   |      258|      258|  2.580 us|  2.580 us|  258|  258|       no|
        |grp_dpu_pack_4_Pipeline_VITIS_LOOP_558_14_fu_277  |dpu_pack_4_Pipeline_VITIS_LOOP_558_14  |      130|      130|  1.300 us|  1.300 us|  130|  130|       no|
        |grp_dpu_pack_4_Pipeline_VITIS_LOOP_543_12_fu_286  |dpu_pack_4_Pipeline_VITIS_LOOP_543_12  |      386|      386|  3.860 us|  3.860 us|  386|  386|       no|
        |grp_dpu_pack_4_Pipeline_VITIS_LOOP_95_14_fu_296   |dpu_pack_4_Pipeline_VITIS_LOOP_95_14   |      258|      258|  2.580 us|  2.580 us|  258|  258|       no|
        |grp_dpu_pack_4_Pipeline_VITIS_LOOP_75_1_fu_304    |dpu_pack_4_Pipeline_VITIS_LOOP_75_1    |      258|      258|  2.580 us|  2.580 us|  258|  258|       no|
        |grp_dpu_pack_4_Pipeline_VITIS_LOOP_460_6_fu_312   |dpu_pack_4_Pipeline_VITIS_LOOP_460_6   |      226|      226|  2.260 us|  2.260 us|  226|  226|       no|
        +--------------------------------------------------+---------------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        +---------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                     |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |      Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +---------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- VITIS_LOOP_458_5   |     2934|     2934|       489|          -|          -|      6|        no|
        |- VITIS_LOOP_496_7   |     2934|     2934|       489|          -|          -|      6|        no|
        |- VITIS_LOOP_523_9   |     3245|     3245|       649|          -|          -|      5|        no|
        |- VITIS_LOOP_542_11  |     3240|     3240|       648|          -|          -|      5|        no|
        |- VITIS_LOOP_556_13  |     1965|     2358|       393|          -|          -|  5 ~ 6|        no|
        +---------------------+---------+---------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|      155|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|    90539|   264646|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|      583|    -|
|Register             |        -|     -|    65604|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|   156143|   265384|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3072|   864000|   432000|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       18|       61|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9216|  2592000|  1296000|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|        6|       20|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +--------------------------------------------------+---------------------------------------+---------+----+-------+--------+-----+
    |                     Instance                     |                 Module                | BRAM_18K| DSP|   FF  |   LUT  | URAM|
    +--------------------------------------------------+---------------------------------------+---------+----+-------+--------+-----+
    |grp_dpu_pack_4_Pipeline_VITIS_LOOP_460_6_fu_312   |dpu_pack_4_Pipeline_VITIS_LOOP_460_6   |        0|   0|    145|   18261|    0|
    |grp_dpu_pack_4_Pipeline_VITIS_LOOP_497_8_fu_234   |dpu_pack_4_Pipeline_VITIS_LOOP_497_8   |        0|   0|  49262|  133850|    0|
    |grp_dpu_pack_4_Pipeline_VITIS_LOOP_525_10_fu_260  |dpu_pack_4_Pipeline_VITIS_LOOP_525_10  |        0|   0|     47|    4687|    0|
    |grp_dpu_pack_4_Pipeline_VITIS_LOOP_543_12_fu_286  |dpu_pack_4_Pipeline_VITIS_LOOP_543_12  |        0|   0|  16441|   33607|    0|
    |grp_dpu_pack_4_Pipeline_VITIS_LOOP_558_14_fu_277  |dpu_pack_4_Pipeline_VITIS_LOOP_558_14  |        0|   0|     10|    4491|    0|
    |grp_dpu_pack_4_Pipeline_VITIS_LOOP_75_1_fu_304    |dpu_pack_4_Pipeline_VITIS_LOOP_75_1    |        0|   0|   8204|   18866|    0|
    |grp_dpu_pack_4_Pipeline_VITIS_LOOP_75_13_fu_252   |dpu_pack_4_Pipeline_VITIS_LOOP_75_13   |        0|   0|   8204|   18866|    0|
    |grp_dpu_pack_4_Pipeline_VITIS_LOOP_75_15_fu_269   |dpu_pack_4_Pipeline_VITIS_LOOP_75_15   |        0|   0|   8204|   18866|    0|
    |grp_dpu_pack_4_Pipeline_VITIS_LOOP_95_1_fu_244    |dpu_pack_4_Pipeline_VITIS_LOOP_95_1    |        0|   0|     11|    6576|    0|
    |grp_dpu_pack_4_Pipeline_VITIS_LOOP_95_14_fu_296   |dpu_pack_4_Pipeline_VITIS_LOOP_95_14   |        0|   0|     11|    6576|    0|
    +--------------------------------------------------+---------------------------------------+---------+----+-------+--------+-----+
    |Total                                             |                                       |        0|   0|  90539|  264646|    0|
    +--------------------------------------------------+---------------------------------------+---------+----+-------+--------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+----+------------+------------+
    |addr_1_fu_585_p2      |         +|   0|  0|  13|           6|           6|
    |addr_4_fu_552_p2      |         +|   0|  0|  13|           6|           6|
    |addr_6_fu_497_p2      |         +|   0|  0|  13|           6|           6|
    |addr_7_fu_452_p2      |         +|   0|  0|  13|           6|           6|
    |addr_8_fu_419_p2      |         +|   0|  0|  13|           6|           6|
    |j_10_fu_487_p2        |         +|   0|  0|  10|           3|           1|
    |j_12_fu_442_p2        |         +|   0|  0|  10|           3|           1|
    |j_14_fu_401_p2        |         +|   0|  0|  10|           3|           1|
    |j_6_fu_575_p2         |         +|   0|  0|  10|           3|           1|
    |j_8_fu_534_p2         |         +|   0|  0|  10|           3|           1|
    |icmp_ln458_fu_569_p2  |      icmp|   0|  0|   8|           3|           3|
    |icmp_ln496_fu_395_p2  |      icmp|   0|  0|   8|           3|           3|
    |icmp_ln523_fu_436_p2  |      icmp|   0|  0|   8|           3|           3|
    |icmp_ln542_fu_528_p2  |      icmp|   0|  0|   8|           3|           3|
    |icmp_ln556_fu_482_p2  |      icmp|   0|  0|   8|           3|           3|
    +----------------------+----------+----+---+----+------------+------------+
    |Total                 |          |   0|  0| 155|          60|          50|
    +----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------+-----+-----------+------+-----------+
    |        Name       | LUT | Input Size| Bits | Total Bits|
    +-------------------+-----+-----------+------+-----------+
    |ap_NS_fsm          |  123|         26|     1|         26|
    |ap_return          |    9|          2|  8192|      16384|
    |j_1_fu_144         |    9|          2|     3|          6|
    |j_2_fu_136         |    9|          2|     3|          6|
    |j_3_fu_128         |    9|          2|     3|          6|
    |j_4_fu_120         |    9|          2|     3|          6|
    |j_fu_152           |    9|          2|     3|          6|
    |ptr_o              |   37|          7|    32|        224|
    |ptr_o_ap_vld       |   37|          7|     1|          7|
    |sk_address0        |   31|          6|    12|         72|
    |sk_address1        |   26|          5|    12|         60|
    |sk_ce0             |   31|          6|     1|          6|
    |sk_ce1             |   26|          5|     1|          5|
    |sk_d0              |   20|          4|     8|         32|
    |sk_d1              |   14|          3|     8|         24|
    |sk_we0             |   20|          4|     1|          4|
    |sk_we1             |   14|          3|     1|          3|
    |this_0_address0    |   31|          6|     8|         48|
    |this_0_ce0         |   20|          4|     1|          4|
    |this_0_d0          |   14|          3|  8192|      24576|
    |this_0_we0         |   14|          3|  1024|       3072|
    |this_5_10_fu_148   |    9|          2|  8192|      16384|
    |this_5_12_fu_140   |    9|          2|  8192|      16384|
    |this_5_23_reg_219  |   26|          5|  8192|      40960|
    |this_5_4_fu_156    |    9|          2|  8192|      16384|
    |this_5_6_fu_124    |    9|          2|  8192|      16384|
    |this_5_8_fu_132    |    9|          2|  8192|      16384|
    +-------------------+-----+-----------+------+-----------+
    |Total              |  583|        119| 66662|     167457|
    +-------------------+-----+-----------+------+-----------+

    * Register: 
    +---------------------------------------------------------------+------+----+------+-----------+
    |                              Name                             |  FF  | LUT| Bits | Const Bits|
    +---------------------------------------------------------------+------+----+------+-----------+
    |addr_4_reg_795                                                 |     6|   0|     6|          0|
    |addr_8_reg_742                                                 |     6|   0|     6|          0|
    |ap_CS_fsm                                                      |    25|   0|    25|          0|
    |ap_return_preg                                                 |  8192|   0|  8192|          0|
    |grp_dpu_pack_4_Pipeline_VITIS_LOOP_460_6_fu_312_ap_start_reg   |     1|   0|     1|          0|
    |grp_dpu_pack_4_Pipeline_VITIS_LOOP_497_8_fu_234_ap_start_reg   |     1|   0|     1|          0|
    |grp_dpu_pack_4_Pipeline_VITIS_LOOP_525_10_fu_260_ap_start_reg  |     1|   0|     1|          0|
    |grp_dpu_pack_4_Pipeline_VITIS_LOOP_543_12_fu_286_ap_start_reg  |     1|   0|     1|          0|
    |grp_dpu_pack_4_Pipeline_VITIS_LOOP_558_14_fu_277_ap_start_reg  |     1|   0|     1|          0|
    |grp_dpu_pack_4_Pipeline_VITIS_LOOP_75_13_fu_252_ap_start_reg   |     1|   0|     1|          0|
    |grp_dpu_pack_4_Pipeline_VITIS_LOOP_75_15_fu_269_ap_start_reg   |     1|   0|     1|          0|
    |grp_dpu_pack_4_Pipeline_VITIS_LOOP_75_1_fu_304_ap_start_reg    |     1|   0|     1|          0|
    |grp_dpu_pack_4_Pipeline_VITIS_LOOP_95_14_fu_296_ap_start_reg   |     1|   0|     1|          0|
    |grp_dpu_pack_4_Pipeline_VITIS_LOOP_95_1_fu_244_ap_start_reg    |     1|   0|     1|          0|
    |j_13_reg_726                                                   |     3|   0|     3|          0|
    |j_1_fu_144                                                     |     3|   0|     3|          0|
    |j_2_fu_136                                                     |     3|   0|     3|          0|
    |j_3_fu_128                                                     |     3|   0|     3|          0|
    |j_4_fu_120                                                     |     3|   0|     3|          0|
    |j_7_reg_779                                                    |     3|   0|     3|          0|
    |j_fu_152                                                       |     3|   0|     3|          0|
    |reg_321                                                        |  8192|   0|  8192|          0|
    |this_5_10_fu_148                                               |  8192|   0|  8192|          0|
    |this_5_12_fu_140                                               |  8192|   0|  8192|          0|
    |this_5_23_reg_219                                              |  8192|   0|  8192|          0|
    |this_5_4_fu_156                                                |  8192|   0|  8192|          0|
    |this_5_6_fu_124                                                |  8192|   0|  8192|          0|
    |this_5_8_fu_132                                                |  8192|   0|  8192|          0|
    +---------------------------------------------------------------+------+----+------+-----------+
    |Total                                                          | 65604|   0| 65604|          0|
    +---------------------------------------------------------------+------+----+------+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------+-----+------+------------+--------------+--------------+
|    RTL Ports    | Dir | Bits |  Protocol  | Source Object|    C Type    |
+-----------------+-----+------+------------+--------------+--------------+
|ap_clk           |   in|     1|  ap_ctrl_hs|    dpu_pack.4|  return value|
|ap_rst           |   in|     1|  ap_ctrl_hs|    dpu_pack.4|  return value|
|ap_start         |   in|     1|  ap_ctrl_hs|    dpu_pack.4|  return value|
|ap_done          |  out|     1|  ap_ctrl_hs|    dpu_pack.4|  return value|
|ap_idle          |  out|     1|  ap_ctrl_hs|    dpu_pack.4|  return value|
|ap_ready         |  out|     1|  ap_ctrl_hs|    dpu_pack.4|  return value|
|ap_return        |  out|  8192|  ap_ctrl_hs|    dpu_pack.4|  return value|
|this_0_address0  |  out|     8|   ap_memory|        this_0|         array|
|this_0_ce0       |  out|     1|   ap_memory|        this_0|         array|
|this_0_we0       |  out|  1024|   ap_memory|        this_0|         array|
|this_0_d0        |  out|  8192|   ap_memory|        this_0|         array|
|this_0_q0        |   in|  8192|   ap_memory|        this_0|         array|
|p_read           |   in|  8192|     ap_none|        p_read|        scalar|
|addr             |   in|     6|     ap_none|          addr|        scalar|
|sk_address0      |  out|    12|   ap_memory|            sk|         array|
|sk_ce0           |  out|     1|   ap_memory|            sk|         array|
|sk_we0           |  out|     1|   ap_memory|            sk|         array|
|sk_d0            |  out|     8|   ap_memory|            sk|         array|
|sk_q0            |   in|     8|   ap_memory|            sk|         array|
|sk_address1      |  out|    12|   ap_memory|            sk|         array|
|sk_ce1           |  out|     1|   ap_memory|            sk|         array|
|sk_we1           |  out|     1|   ap_memory|            sk|         array|
|sk_d1            |  out|     8|   ap_memory|            sk|         array|
|sk_q1            |   in|     8|   ap_memory|            sk|         array|
|ptrs             |   in|    11|     ap_none|          ptrs|        scalar|
|type_r           |   in|     3|     ap_none|        type_r|        scalar|
|itr              |   in|     3|     ap_none|           itr|        scalar|
|ptr_i            |   in|    32|     ap_ovld|           ptr|       pointer|
|ptr_o            |  out|    32|     ap_ovld|           ptr|       pointer|
|ptr_o_ap_vld     |  out|     1|     ap_ovld|           ptr|       pointer|
+-----------------+-----+------+------------+--------------+--------------+

