
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.000961                       # Number of seconds simulated
sim_ticks                                   960767166                       # Number of ticks simulated
final_tick                               391060080903                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 201600                       # Simulator instruction rate (inst/s)
host_op_rate                                   256552                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                  32897                       # Simulator tick rate (ticks/s)
host_mem_usage                               67335148                       # Number of bytes of host memory used
host_seconds                                 29205.21                       # Real time elapsed on the host
sim_insts                                  5887770515                       # Number of instructions simulated
sim_ops                                    7492642858                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data        30592                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         3200                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data        15616                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         3072                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data        16768                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data        12928                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus4.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus4.data        58368                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus5.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus5.data        12928                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus6.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus6.data        56320                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus7.inst         3200                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus7.data        15872                       # Number of bytes read from this memory
system.physmem.bytes_read::total               237568                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         3200                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         3072                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus4.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus5.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus6.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus7.inst         3200                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           18176                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       123904                       # Number of bytes written to this memory
system.physmem.bytes_written::total            123904                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data          239                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           25                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data          122                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           24                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data          131                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data          101                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus4.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus4.data          456                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus5.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus5.data          101                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus6.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus6.data          440                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus7.inst           25                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus7.data          124                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  1856                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks             968                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                  968                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst      1865176                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     31841221                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst      3330672                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     16253678                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst      3197445                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     17452720                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst      1865176                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data     13455914                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus4.inst      1731949                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus4.data     60751452                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus5.inst      1865176                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus5.data     13455914                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus6.inst      1731949                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus6.data     58619822                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus7.inst      3330672                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus7.data     16520132                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               247269066                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst      1865176                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst      3330672                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst      3197445                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst      1865176                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus4.inst      1731949                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus5.inst      1865176                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus6.inst      1731949                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus7.inst      3330672                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total           18918215                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks         128963608                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total              128963608                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks         128963608                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst      1865176                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     31841221                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst      3330672                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     16253678                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst      3197445                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     17452720                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst      1865176                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data     13455914                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus4.inst      1731949                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus4.data     60751452                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus5.inst      1865176                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus5.data     13455914                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus6.inst      1731949                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus6.data     58619822                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus7.inst      3330672                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus7.data     16520132                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              376232674                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles                 2303999                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups          180351                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted       162333                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect        11284                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups        80633                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits           62653                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS            9829                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect          504                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles      1894185                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts               1130715                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches             180351                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches        72482                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles               223055                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles          35874                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles         41846                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines           110491                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes        11163                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples      2183419                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.608606                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     1.941773                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0         1960364     89.78%     89.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1            7876      0.36%     90.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2           16405      0.75%     90.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3            6775      0.31%     91.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4           36109      1.65%     92.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5           32538      1.49%     94.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6            6375      0.29%     94.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7           13361      0.61%     95.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8          103616      4.75%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total      2183419                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.078277                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.490762                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles         1883400                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles        53033                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles           222086                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles          738                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles         24154                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved        16018                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred          180                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts       1325907                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1081                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles         24154                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles         1885892                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles          34655                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles        11889                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles           220398                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles         6423                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts       1323943                       # Number of instructions processed by rename
system.switch_cpus0.rename.IQFullEvents          2366                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents         2540                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents           46                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands      1564283                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups      6229500                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups      6229500                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps      1348966                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps          215306                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts          160                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts           85                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts            18307                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads       308766                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores       154769                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads         1437                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores         7473                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded           1319110                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded          159                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued          1256852                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued          930                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined       123961                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined       301222                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved           11                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples      2183419                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.575635                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.371824                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0      1735945     79.51%     79.51% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1       134471      6.16%     85.66% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2       110006      5.04%     90.70% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3        47713      2.19%     92.89% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4        60301      2.76%     95.65% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5        57785      2.65%     98.30% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6        32842      1.50%     99.80% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7         2799      0.13%     99.93% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8         1557      0.07%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total      2183419                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu           3176     11.18%     11.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead         24496     86.23%     97.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite          735      2.59%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu       792938     63.09%     63.09% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult        10990      0.87%     63.96% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     63.96% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     63.96% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     63.96% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     63.96% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     63.96% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     63.96% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     63.96% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     63.96% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     63.96% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     63.96% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     63.96% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     63.96% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     63.96% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     63.96% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     63.96% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     63.96% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     63.96% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     63.96% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     63.96% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     63.96% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     63.96% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     63.96% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     63.96% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc           75      0.01%     63.97% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     63.97% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.97% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     63.97% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead       298698     23.77%     87.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite       154151     12.26%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total       1256852                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.545509                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt              28407                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.022602                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads      4726459                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes      1443280                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses      1243938                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses       1285259                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads         2290                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads        16067                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses            8                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation           50                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores         1678                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads          111                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles         24154                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles          31234                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles         1583                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts      1319269                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts           18                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts       308766                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts       154769                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts           85                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents          1082                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents           10                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents           50                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect         5834                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect         7051                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts        12885                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts      1246607                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts       297506                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts        10244                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs              451613                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches          163076                       # Number of branches executed
system.switch_cpus0.iew.exec_stores            154107                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.541062                       # Inst execution rate
system.switch_cpus0.iew.wb_sent               1244061                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count              1243938                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers           673567                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers          1332751                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.539904                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.505396                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts      1000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps      1175558                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts       143873                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls          148                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts        11324                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples      2159265                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.544425                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.366320                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0      1732259     80.22%     80.22% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1       156332      7.24%     87.46% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2        73103      3.39%     90.85% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3        71941      3.33%     94.18% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4        19667      0.91%     95.09% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5        83832      3.88%     98.98% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6         6549      0.30%     99.28% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7         4581      0.21%     99.49% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8        11001      0.51%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total      2159265                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts      1000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps       1175558                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs                445790                       # Number of memory references committed
system.switch_cpus0.commit.loads               292699                       # Number of loads committed
system.switch_cpus0.commit.membars                 74                       # Number of memory barriers committed
system.switch_cpus0.commit.branches            155352                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts          1045399                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls        11459                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events        11001                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads             3467695                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes            2663029                       # The number of ROB writes
system.switch_cpus0.timesIdled                  42935                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                 120580                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts            1000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps              1175558                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total      1000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      2.303999                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                2.303999                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.434028                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.434028                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads         6152846                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes        1451262                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads        1568338                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes           148                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   1                       # Number of system calls
system.switch_cpus1.numCycles                 2303999                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups          186620                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted       153050                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect        20255                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups        76486                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits           71099                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS           18862                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect          906                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles      1790251                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts               1064674                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches             186620                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches        89961                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles               233105                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles          57776                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles         54546                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles           23                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines           111912                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes        19967                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples      2115118                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.616000                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     1.970198                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0         1882013     88.98%     88.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1           24711      1.17%     90.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2           29370      1.39%     91.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3           15783      0.75%     92.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4           17616      0.83%     93.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5           10531      0.50%     93.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6            6901      0.33%     93.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7           17957      0.85%     94.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8          110236      5.21%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total      2115118                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.080998                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.462098                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles         1774960                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles        70450                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles           230948                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles         1941                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles         36816                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved        30057                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          377                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts       1298202                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         2072                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles         36816                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles         1778287                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles          14978                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles        46925                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles           229622                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles         8487                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts       1296308                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents            7                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents          1933                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents         4106                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands      1805000                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups      6032990                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups      6032990                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps      1511880                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps          293120                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts          341                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts          194                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts            24208                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads       124075                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores        66609                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads         1701                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores        14089                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded           1292742                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded          344                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued          1213611                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued         1430                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined       176955                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined       412182                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved           43                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples      2115118                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.573779                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.264803                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0      1603822     75.83%     75.83% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1       205794      9.73%     85.56% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2       110331      5.22%     90.77% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3        76692      3.63%     94.40% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4        66883      3.16%     97.56% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5        33635      1.59%     99.15% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6         8420      0.40%     99.55% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7         5476      0.26%     99.81% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8         4065      0.19%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total      2115118                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu            322     12.19%     12.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     12.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     12.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     12.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     12.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     12.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     12.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     12.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     12.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     12.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     12.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     12.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     12.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     12.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     12.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     12.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     12.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     12.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     12.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     12.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     12.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     12.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     12.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     12.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     12.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     12.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     12.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     12.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead          1118     42.33%     54.52% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite         1201     45.48%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu      1016818     83.78%     83.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult        18765      1.55%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc          147      0.01%     85.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead       111959      9.23%     94.57% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite        65922      5.43%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total       1213611                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.526741                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt               2641                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.002176                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads      4546411                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes      1470083                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses      1191537                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses       1216252                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads         3231                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads        23791                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses           10                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation           44                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores         1736                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads           74                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles         36816                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles          10711                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles         1146                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts      1293092                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts           14                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts       124075                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts        66609                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts          194                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents           765                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents           44                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect        11119                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect        11719                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts        22838                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts      1193897                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts       105089                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts        19714                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    6                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs              170978                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches          166590                       # Number of branches executed
system.switch_cpus1.iew.exec_stores             65889                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.518185                       # Inst execution rate
system.switch_cpus1.iew.wb_sent               1191636                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count              1191537                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers           709454                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers          1856537                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.517160                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.382138                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts       887838                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps      1089330                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts       203773                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls          301                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts        20177                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples      2078302                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.524144                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.342525                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0      1633141     78.58%     78.58% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1       206754      9.95%     88.53% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2        86434      4.16%     92.69% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3        51767      2.49%     95.18% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4        35803      1.72%     96.90% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5        23280      1.12%     98.02% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6        12280      0.59%     98.61% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7         9629      0.46%     99.08% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8        19214      0.92%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total      2078302                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts       887838                       # Number of instructions committed
system.switch_cpus1.commit.committedOps       1089330                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs                165157                       # Number of memory references committed
system.switch_cpus1.commit.loads               100284                       # Number of loads committed
system.switch_cpus1.commit.membars                150                       # Number of memory barriers committed
system.switch_cpus1.commit.branches            155906                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts           982054                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls        22154                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events        19214                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads             3352178                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes            2623027                       # The number of ROB writes
system.switch_cpus1.timesIdled                  29605                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                 188881                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts             887838                       # Number of Instructions Simulated
system.switch_cpus1.committedOps              1089330                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total       887838                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      2.595067                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                2.595067                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.385347                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.385347                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads         5385038                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes        1657185                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads        1210877                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes           300                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   1                       # Number of system calls
system.switch_cpus2.numCycles                 2303999                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups          186586                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted       152905                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect        20178                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups        76427                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits           70986                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS           18914                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect          908                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles      1788722                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts               1065400                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches             186586                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches        89900                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles               233138                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles          57740                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles         55989                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.PendingTrapStallCycles           23                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.CacheLines           111812                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes        19894                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples      2115106                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     0.616518                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     1.971275                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0         1881968     88.98%     88.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1           24779      1.17%     90.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2           29135      1.38%     91.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3           15778      0.75%     92.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4           17625      0.83%     93.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5           10516      0.50%     93.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6            6933      0.33%     93.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7           18036      0.85%     94.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8          110336      5.22%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total      2115106                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.080984                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.462413                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles         1773217                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles        72101                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles           230966                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles         1962                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles         36857                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved        30169                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          377                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts       1299303                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         2088                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles         36857                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles         1776566                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles          15182                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles        48265                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles           229639                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles         8594                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts       1297482                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents            7                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents          1942                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents         4160                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands      1805614                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups      6039081                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups      6039081                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps      1511648                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps          293941                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts          340                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts          193                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts            24345                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads       124417                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores        66811                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads         1695                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores        14202                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded           1293950                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded          342                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued          1214631                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued         1593                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined       178124                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined       414879                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved           41                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples      2115106                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     0.574265                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.265652                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0      1603804     75.83%     75.83% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1       205463      9.71%     85.54% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2       110512      5.22%     90.77% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3        76541      3.62%     94.38% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4        66954      3.17%     97.55% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5        33830      1.60%     99.15% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6         8524      0.40%     99.55% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7         5413      0.26%     99.81% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8         4065      0.19%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total      2115106                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu            326     12.12%     12.12% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     12.12% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     12.12% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     12.12% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     12.12% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     12.12% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     12.12% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     12.12% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     12.12% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     12.12% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     12.12% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     12.12% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     12.12% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     12.12% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     12.12% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     12.12% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     12.12% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     12.12% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     12.12% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     12.12% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     12.12% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     12.12% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     12.12% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     12.12% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     12.12% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     12.12% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     12.12% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.12% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     12.12% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead          1166     43.36%     55.49% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite         1197     44.51%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu      1017346     83.76%     83.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult        18784      1.55%     85.30% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     85.30% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     85.30% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     85.30% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     85.30% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     85.30% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     85.30% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     85.30% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     85.30% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     85.30% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     85.30% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     85.30% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     85.30% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     85.30% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     85.30% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     85.30% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     85.30% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.30% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     85.30% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.30% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.30% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.30% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.30% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.30% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc          147      0.01%     85.32% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     85.32% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.32% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.32% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead       112249      9.24%     94.56% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite        66105      5.44%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total       1214631                       # Type of FU issued
system.switch_cpus2.iq.rate                  0.527184                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt               2689                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.002214                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads      4548650                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes      1472460                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses      1192322                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses       1217320                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads         3174                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads        24147                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses            7                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation           46                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores         1948                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads           74                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles         36857                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles          10820                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles         1135                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts      1294299                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts           14                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts       124417                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts        66811                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts          192                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents           759                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents           46                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect        11059                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect        11733                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts        22792                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts      1194835                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts       105234                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts        19796                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    7                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs              171297                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches          166630                       # Number of branches executed
system.switch_cpus2.iew.exec_stores             66063                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.518592                       # Inst execution rate
system.switch_cpus2.iew.wb_sent               1192420                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count              1192322                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers           709681                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers          1858498                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              0.517501                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.381857                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts       887702                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps      1089159                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts       205144                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls          301                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts        20099                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples      2078249                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.524075                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     1.342633                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0      1633177     78.58%     78.58% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1       206687      9.95%     88.53% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2        86549      4.16%     92.69% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3        51691      2.49%     95.18% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4        35691      1.72%     96.90% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5        23299      1.12%     98.02% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6        12299      0.59%     98.61% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7         9600      0.46%     99.07% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8        19256      0.93%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total      2078249                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts       887702                       # Number of instructions committed
system.switch_cpus2.commit.committedOps       1089159                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs                165128                       # Number of memory references committed
system.switch_cpus2.commit.loads               100267                       # Number of loads committed
system.switch_cpus2.commit.membars                150                       # Number of memory barriers committed
system.switch_cpus2.commit.branches            155884                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts           981898                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls        22150                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events        19256                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads             3353283                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes            2625486                       # The number of ROB writes
system.switch_cpus2.timesIdled                  29502                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                 188893                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts             887702                       # Number of Instructions Simulated
system.switch_cpus2.committedOps              1089159                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total       887702                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      2.595464                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                2.595464                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.385287                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.385287                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads         5388938                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes        1657690                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads        1211770                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes           300                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus3.numCycles                 2303999                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups          190566                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted       156066                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect        20062                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups        77241                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits           73088                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS           19268                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect          919                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles      1823525                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts               1067546                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches             190566                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches        92356                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles               221773                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles          55969                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles         39754                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.CacheLines           112963                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes        19906                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples      2120726                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     0.618494                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     1.966689                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0         1898953     89.54%     89.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1           10274      0.48%     90.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2           16151      0.76%     90.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3           21670      1.02%     91.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4           22723      1.07%     92.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5           19270      0.91%     93.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6           10322      0.49%     94.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7           16008      0.75%     95.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8          105355      4.97%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total      2120726                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.082711                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               0.463345                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles         1804869                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles        58815                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles           221169                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles          364                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles         35507                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved        31104                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          167                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts       1308739                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         1017                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles         35507                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles         1810285                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles          12694                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles        34471                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles           216103                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles        11664                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts       1307009                       # Number of instructions processed by rename
system.switch_cpus3.rename.IQFullEvents          1548                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents         5117                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.RenamedOperands      1825137                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups      6078080                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups      6078080                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps      1549323                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps          275810                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts          304                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts          152                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts            36968                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads       122961                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores        65212                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads          745                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores        14531                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded           1303829                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded          304                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued          1227001                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued          248                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined       163142                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined       399798                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.issued_per_cycle::samples      2120726                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     0.578576                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.272179                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0      1603283     75.60%     75.60% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1       211697      9.98%     85.58% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2       107546      5.07%     90.65% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3        81916      3.86%     94.52% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4        64119      3.02%     97.54% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5        25902      1.22%     98.76% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6        16579      0.78%     99.54% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7         8468      0.40%     99.94% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8         1216      0.06%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total      2120726                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu            295     13.41%     13.41% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     13.41% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     13.41% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     13.41% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     13.41% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     13.41% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     13.41% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     13.41% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     13.41% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     13.41% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     13.41% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     13.41% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     13.41% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     13.41% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     13.41% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     13.41% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     13.41% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     13.41% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     13.41% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     13.41% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     13.41% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     13.41% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     13.41% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     13.41% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     13.41% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     13.41% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     13.41% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     13.41% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     13.41% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead           794     36.09%     49.50% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite         1111     50.50%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu      1032627     84.16%     84.16% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult        18300      1.49%     85.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     85.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     85.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     85.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     85.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     85.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     85.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     85.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     85.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     85.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     85.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     85.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     85.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     85.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     85.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     85.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     85.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     85.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc          152      0.01%     85.66% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     85.66% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.66% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.66% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead       110979      9.04%     94.71% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite        64943      5.29%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total       1227001                       # Type of FU issued
system.switch_cpus3.iq.rate                  0.532553                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt               2200                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.001793                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads      4577176                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes      1467282                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses      1206769                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses       1229201                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads         2504                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads        22308                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation            7                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores         1182                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles         35507                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles          10014                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles         1178                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts      1304133                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts          568                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts       122961                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts        65212                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts          152                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents          1003                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents            7                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect        10915                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect        11868                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts        22783                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts      1208610                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts       104328                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts        18391                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs              169257                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches          171333                       # Number of branches executed
system.switch_cpus3.iew.exec_stores             64929                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            0.524571                       # Inst execution rate
system.switch_cpus3.iew.wb_sent               1206835                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count              1206769                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers           693846                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers          1871373                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              0.523771                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.370768                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts       903291                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps      1111598                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts       192536                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls          304                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts        20123                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples      2085219                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     0.533085                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     1.381358                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0      1629581     78.15%     78.15% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1       225648     10.82%     88.97% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2        85454      4.10%     93.07% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3        40512      1.94%     95.01% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4        33943      1.63%     96.64% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5        19888      0.95%     97.59% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6        17761      0.85%     98.44% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7         7728      0.37%     98.82% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8        24704      1.18%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total      2085219                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts       903291                       # Number of instructions committed
system.switch_cpus3.commit.committedOps       1111598                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs                164681                       # Number of memory references committed
system.switch_cpus3.commit.loads               100651                       # Number of loads committed
system.switch_cpus3.commit.membars                152                       # Number of memory barriers committed
system.switch_cpus3.commit.branches            160366                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts          1001478                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls        22895                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events        24704                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads             3364649                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes            2643783                       # The number of ROB writes
system.switch_cpus3.timesIdled                  29241                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                 183273                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts             903291                       # Number of Instructions Simulated
system.switch_cpus3.committedOps              1111598                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total       903291                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      2.550672                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                2.550672                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      0.392054                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                0.392054                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads         5437843                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes        1682532                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads        1211730                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes           304                       # number of misc regfile writes
system.switch_cpus4.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus4.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus4.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus4.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus4.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus4.dtb.write_misses                0                       # DTB write misses
system.switch_cpus4.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus4.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus4.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus4.dtb.hits                        0                       # DTB hits
system.switch_cpus4.dtb.misses                      0                       # DTB misses
system.switch_cpus4.dtb.accesses                    0                       # DTB accesses
system.switch_cpus4.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus4.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus4.itb.read_hits                   0                       # DTB read hits
system.switch_cpus4.itb.read_misses                 0                       # DTB read misses
system.switch_cpus4.itb.write_hits                  0                       # DTB write hits
system.switch_cpus4.itb.write_misses                0                       # DTB write misses
system.switch_cpus4.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus4.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus4.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus4.itb.hits                        0                       # DTB hits
system.switch_cpus4.itb.misses                      0                       # DTB misses
system.switch_cpus4.itb.accesses                    0                       # DTB accesses
system.cpu4.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus4.numCycles                 2303999                       # number of cpu cycles simulated
system.switch_cpus4.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus4.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus4.BPredUnit.lookups          180082                       # Number of BP lookups
system.switch_cpus4.BPredUnit.condPredicted       146802                       # Number of conditional branches predicted
system.switch_cpus4.BPredUnit.condIncorrect        19262                       # Number of conditional branches incorrect
system.switch_cpus4.BPredUnit.BTBLookups        73985                       # Number of BTB lookups
system.switch_cpus4.BPredUnit.BTBHits           68575                       # Number of BTB hits
system.switch_cpus4.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus4.BPredUnit.usedRAS           17930                       # Number of times the RAS was used to get a target.
system.switch_cpus4.BPredUnit.RASInCorrect          846                       # Number of incorrect RAS predictions.
system.switch_cpus4.fetch.icacheStallCycles      1749871                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus4.fetch.Insts               1064777                       # Number of instructions fetch has processed
system.switch_cpus4.fetch.Branches             180082                       # Number of branches that fetch encountered
system.switch_cpus4.fetch.predictedBranches        86505                       # Number of branches that fetch has predicted taken
system.switch_cpus4.fetch.Cycles               218367                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus4.fetch.SquashCycles          60021                       # Number of cycles fetch has spent squashing
system.switch_cpus4.fetch.BlockedCycles         55658                       # Number of cycles fetch has spent blocked
system.switch_cpus4.fetch.CacheLines           109436                       # Number of cache lines fetched
system.switch_cpus4.fetch.IcacheSquashes        19300                       # Number of outstanding Icache misses that were squashed
system.switch_cpus4.fetch.rateDist::samples      2063968                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::mean     0.627230                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::stdev     1.993625                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::0         1845601     89.42%     89.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::1           11447      0.55%     89.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::2           18240      0.88%     90.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::3           27483      1.33%     92.19% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::4           11438      0.55%     92.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::5           13609      0.66%     93.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::6           14291      0.69%     94.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::7           10208      0.49%     94.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::8          111651      5.41%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::total      2063968                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.branchRate         0.078161                       # Number of branch fetches per cycle
system.switch_cpus4.fetch.rate               0.462143                       # Number of inst fetches per cycle
system.switch_cpus4.decode.IdleCycles         1728561                       # Number of cycles decode is idle
system.switch_cpus4.decode.BlockedCycles        77615                       # Number of cycles decode is blocked
system.switch_cpus4.decode.RunCycles           216816                       # Number of cycles decode is running
system.switch_cpus4.decode.UnblockCycles         1208                       # Number of cycles decode is unblocking
system.switch_cpus4.decode.SquashCycles         39765                       # Number of cycles decode is squashing
system.switch_cpus4.decode.BranchResolved        29260                       # Number of times decode resolved a branch
system.switch_cpus4.decode.BranchMispred          310                       # Number of times decode detected a branch misprediction
system.switch_cpus4.decode.DecodedInsts       1290772                       # Number of instructions handled by decode
system.switch_cpus4.decode.SquashedInsts         1064                       # Number of squashed instructions handled by decode
system.switch_cpus4.rename.SquashCycles         39765                       # Number of cycles rename is squashing
system.switch_cpus4.rename.IdleCycles         1732818                       # Number of cycles rename is idle
system.switch_cpus4.rename.BlockCycles          36683                       # Number of cycles rename is blocking
system.switch_cpus4.rename.serializeStallCycles        28144                       # count of cycles rename stalled for serializing inst
system.switch_cpus4.rename.RunCycles           213880                       # Number of cycles rename is running
system.switch_cpus4.rename.UnblockCycles        12675                       # Number of cycles rename is unblocking
system.switch_cpus4.rename.RenamedInsts       1287979                       # Number of instructions processed by rename
system.switch_cpus4.rename.ROBFullEvents          435                       # Number of times rename has blocked due to ROB full
system.switch_cpus4.rename.IQFullEvents          2420                       # Number of times rename has blocked due to IQ full
system.switch_cpus4.rename.LSQFullEvents         6503                       # Number of times rename has blocked due to LSQ full
system.switch_cpus4.rename.FullRegisterEvents          682                       # Number of times there has been no free registers
system.switch_cpus4.rename.RenamedOperands      1763396                       # Number of destination operands rename has renamed
system.switch_cpus4.rename.RenameLookups      6004311                       # Number of register rename lookups that rename has made
system.switch_cpus4.rename.int_rename_lookups      6004311                       # Number of integer rename lookups
system.switch_cpus4.rename.CommittedMaps      1452622                       # Number of HB maps that are committed
system.switch_cpus4.rename.UndoneMaps          310774                       # Number of HB maps that are undone due to squashing
system.switch_cpus4.rename.serializingInsts          279                       # count of serializing insts renamed
system.switch_cpus4.rename.tempSerializingInsts          146                       # count of temporary serializing insts renamed
system.switch_cpus4.rename.skidInsts            38019                       # count of insts added to the skid buffer
system.switch_cpus4.memDep0.insertedLoads       130233                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus4.memDep0.insertedStores        71845                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus4.memDep0.conflictingLoads         3551                       # Number of conflicting loads.
system.switch_cpus4.memDep0.conflictingStores        13865                       # Number of conflicting stores.
system.switch_cpus4.iq.iqInstsAdded           1283336                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus4.iq.iqNonSpecInstsAdded          278                       # Number of non-speculative instructions added to the IQ
system.switch_cpus4.iq.iqInstsIssued          1197463                       # Number of instructions issued
system.switch_cpus4.iq.iqSquashedInstsIssued         1756                       # Number of squashed instructions issued
system.switch_cpus4.iq.iqSquashedInstsExamined       197996                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus4.iq.iqSquashedOperandsExamined       455878                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus4.iq.iqSquashedNonSpecRemoved           14                       # Number of squashed non-spec instructions that were removed
system.switch_cpus4.iq.issued_per_cycle::samples      2063968                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::mean     0.580175                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::stdev     1.265608                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::0      1554130     75.30%     75.30% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::1       206874     10.02%     85.32% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::2       114057      5.53%     90.85% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::3        74868      3.63%     94.47% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::4        68593      3.32%     97.80% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::5        21381      1.04%     98.83% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::6        15263      0.74%     99.57% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::7         5400      0.26%     99.84% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::8         3402      0.16%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::total      2063968                       # Number of insts issued each cycle
system.switch_cpus4.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntAlu            327     11.25%     11.25% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntMult             0      0.00%     11.25% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntDiv              0      0.00%     11.25% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatAdd            0      0.00%     11.25% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCmp            0      0.00%     11.25% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCvt            0      0.00%     11.25% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatMult            0      0.00%     11.25% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatDiv            0      0.00%     11.25% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatSqrt            0      0.00%     11.25% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAdd             0      0.00%     11.25% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAddAcc            0      0.00%     11.25% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAlu             0      0.00%     11.25% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCmp             0      0.00%     11.25% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCvt             0      0.00%     11.25% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMisc            0      0.00%     11.25% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMult            0      0.00%     11.25% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMultAcc            0      0.00%     11.25% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShift            0      0.00%     11.25% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShiftAcc            0      0.00%     11.25% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdSqrt            0      0.00%     11.25% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAdd            0      0.00%     11.25% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAlu            0      0.00%     11.25% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCmp            0      0.00%     11.25% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCvt            0      0.00%     11.25% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatDiv            0      0.00%     11.25% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMisc            0      0.00%     11.25% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMult            0      0.00%     11.25% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.25% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatSqrt            0      0.00%     11.25% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemRead          1185     40.78%     52.03% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemWrite         1394     47.97%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntAlu       986327     82.37%     82.37% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntMult        21987      1.84%     84.20% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntDiv            0      0.00%     84.20% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatAdd            0      0.00%     84.20% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCmp            0      0.00%     84.20% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCvt            0      0.00%     84.20% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatMult            0      0.00%     84.20% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatDiv            0      0.00%     84.20% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatSqrt            0      0.00%     84.20% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAdd            0      0.00%     84.20% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAddAcc            0      0.00%     84.20% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAlu            0      0.00%     84.20% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCmp            0      0.00%     84.20% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCvt            0      0.00%     84.20% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMisc            0      0.00%     84.20% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMult            0      0.00%     84.20% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMultAcc            0      0.00%     84.20% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShift            0      0.00%     84.20% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.20% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdSqrt            0      0.00%     84.20% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.20% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.20% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.20% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.20% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.20% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMisc          133      0.01%     84.22% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMult            0      0.00%     84.22% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.22% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.22% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemRead       118566      9.90%     94.12% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemWrite        70450      5.88%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::total       1197463                       # Type of FU issued
system.switch_cpus4.iq.rate                  0.519732                       # Inst issue rate
system.switch_cpus4.iq.fu_busy_cnt               2906                       # FU busy when requested
system.switch_cpus4.iq.fu_busy_rate          0.002427                       # FU busy rate (busy events/executed inst)
system.switch_cpus4.iq.int_inst_queue_reads      4463556                       # Number of integer instruction queue reads
system.switch_cpus4.iq.int_inst_queue_writes      1481672                       # Number of integer instruction queue writes
system.switch_cpus4.iq.int_inst_queue_wakeup_accesses      1175383                       # Number of integer instruction queue wakeup accesses
system.switch_cpus4.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus4.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus4.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus4.iq.int_alu_accesses       1200369                       # Number of integer alu accesses
system.switch_cpus4.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus4.iew.lsq.thread0.forwLoads         5543                       # Number of loads that had data forwarded from stores
system.switch_cpus4.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.squashedLoads        27350                       # Number of loads squashed
system.switch_cpus4.iew.lsq.thread0.ignoredResponses           14                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus4.iew.lsq.thread0.memOrderViolation           63                       # Number of memory ordering violations
system.switch_cpus4.iew.lsq.thread0.squashedStores         4547                       # Number of stores squashed
system.switch_cpus4.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus4.iew.lsq.thread0.rescheduledLoads          925                       # Number of loads that were rescheduled
system.switch_cpus4.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus4.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus4.iew.iewSquashCycles         39765                       # Number of cycles IEW is squashing
system.switch_cpus4.iew.iewBlockCycles          26975                       # Number of cycles IEW is blocking
system.switch_cpus4.iew.iewUnblockCycles         1446                       # Number of cycles IEW is unblocking
system.switch_cpus4.iew.iewDispatchedInsts      1283614                       # Number of instructions dispatched to IQ
system.switch_cpus4.iew.iewDispSquashedInsts          102                       # Number of squashed instructions skipped by dispatch
system.switch_cpus4.iew.iewDispLoadInsts       130233                       # Number of dispatched load instructions
system.switch_cpus4.iew.iewDispStoreInsts        71845                       # Number of dispatched store instructions
system.switch_cpus4.iew.iewDispNonSpecInsts          146                       # Number of dispatched non-speculative instructions
system.switch_cpus4.iew.iewIQFullEvents           768                       # Number of times the IQ has become full, causing a stall
system.switch_cpus4.iew.iewLSQFullEvents           31                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus4.iew.memOrderViolationEvents           63                       # Number of memory order violations
system.switch_cpus4.iew.predictedTakenIncorrect        10407                       # Number of branches that were predicted taken incorrectly
system.switch_cpus4.iew.predictedNotTakenIncorrect        11837                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus4.iew.branchMispredicts        22244                       # Number of branch mispredicts detected at execute
system.switch_cpus4.iew.iewExecutedInsts      1179875                       # Number of executed instructions
system.switch_cpus4.iew.iewExecLoadInsts       112194                       # Number of load instructions executed
system.switch_cpus4.iew.iewExecSquashedInsts        17588                       # Number of squashed instructions skipped in execute
system.switch_cpus4.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus4.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus4.iew.exec_refs              182492                       # number of memory reference insts executed
system.switch_cpus4.iew.exec_branches          159918                       # Number of branches executed
system.switch_cpus4.iew.exec_stores             70298                       # Number of stores executed
system.switch_cpus4.iew.exec_rate            0.512099                       # Inst execution rate
system.switch_cpus4.iew.wb_sent               1175478                       # cumulative count of insts sent to commit
system.switch_cpus4.iew.wb_count              1175383                       # cumulative count of insts written-back
system.switch_cpus4.iew.wb_producers           695568                       # num instructions producing a value
system.switch_cpus4.iew.wb_consumers          1765945                       # num instructions consuming a value
system.switch_cpus4.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus4.iew.wb_rate              0.510149                       # insts written-back per cycle
system.switch_cpus4.iew.wb_fanout            0.393879                       # average fanout of values written-back
system.switch_cpus4.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus4.commit.commitCommittedInsts       870193                       # The number of committed instructions
system.switch_cpus4.commit.commitCommittedOps      1061344                       # The number of committed instructions
system.switch_cpus4.commit.commitSquashedInsts       223202                       # The number of squashed insts skipped by commit
system.switch_cpus4.commit.commitNonSpecStalls          264                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus4.commit.branchMispredicts        19595                       # The number of times a branch was mispredicted
system.switch_cpus4.commit.committed_per_cycle::samples      2024203                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::mean     0.524327                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::stdev     1.375050                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::0      1594294     78.76%     78.76% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::1       204721     10.11%     88.88% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::2        84888      4.19%     93.07% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::3        43344      2.14%     95.21% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::4        32722      1.62%     96.83% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::5        18543      0.92%     97.74% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::6        11399      0.56%     98.31% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::7         9518      0.47%     98.78% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::8        24774      1.22%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::total      2024203                       # Number of insts commited each cycle
system.switch_cpus4.commit.committedInsts       870193                       # Number of instructions committed
system.switch_cpus4.commit.committedOps       1061344                       # Number of ops (including micro ops) committed
system.switch_cpus4.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus4.commit.refs                170181                       # Number of memory references committed
system.switch_cpus4.commit.loads               102883                       # Number of loads committed
system.switch_cpus4.commit.membars                132                       # Number of memory barriers committed
system.switch_cpus4.commit.branches            147390                       # Number of branches committed
system.switch_cpus4.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus4.commit.int_insts           959600                       # Number of committed integer instructions.
system.switch_cpus4.commit.function_calls        20712                       # Number of function calls committed.
system.switch_cpus4.commit.bw_lim_events        24774                       # number cycles where commit BW limit reached
system.switch_cpus4.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus4.rob.rob_reads             3283975                       # The number of ROB reads
system.switch_cpus4.rob.rob_writes            2608861                       # The number of ROB writes
system.switch_cpus4.timesIdled                  31474                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus4.idleCycles                 240031                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus4.committedInsts             870193                       # Number of Instructions Simulated
system.switch_cpus4.committedOps              1061344                       # Number of Ops (including micro ops) Simulated
system.switch_cpus4.committedInsts_total       870193                       # Number of Instructions Simulated
system.switch_cpus4.cpi                      2.647687                       # CPI: Cycles Per Instruction
system.switch_cpus4.cpi_total                2.647687                       # CPI: Total CPI of All Threads
system.switch_cpus4.ipc                      0.377688                       # IPC: Instructions Per Cycle
system.switch_cpus4.ipc_total                0.377688                       # IPC: Total IPC of All Threads
system.switch_cpus4.int_regfile_reads         5355832                       # number of integer regfile reads
system.switch_cpus4.int_regfile_writes        1607448                       # number of integer regfile writes
system.switch_cpus4.misc_regfile_reads        1222580                       # number of misc regfile reads
system.switch_cpus4.misc_regfile_writes           264                       # number of misc regfile writes
system.switch_cpus5.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus5.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus5.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus5.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus5.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus5.dtb.write_misses                0                       # DTB write misses
system.switch_cpus5.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus5.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus5.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus5.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus5.dtb.hits                        0                       # DTB hits
system.switch_cpus5.dtb.misses                      0                       # DTB misses
system.switch_cpus5.dtb.accesses                    0                       # DTB accesses
system.switch_cpus5.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus5.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus5.itb.read_hits                   0                       # DTB read hits
system.switch_cpus5.itb.read_misses                 0                       # DTB read misses
system.switch_cpus5.itb.write_hits                  0                       # DTB write hits
system.switch_cpus5.itb.write_misses                0                       # DTB write misses
system.switch_cpus5.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus5.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus5.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus5.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus5.itb.hits                        0                       # DTB hits
system.switch_cpus5.itb.misses                      0                       # DTB misses
system.switch_cpus5.itb.accesses                    0                       # DTB accesses
system.cpu5.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus5.numCycles                 2303999                       # number of cpu cycles simulated
system.switch_cpus5.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus5.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus5.BPredUnit.lookups          190670                       # Number of BP lookups
system.switch_cpus5.BPredUnit.condPredicted       156156                       # Number of conditional branches predicted
system.switch_cpus5.BPredUnit.condIncorrect        20073                       # Number of conditional branches incorrect
system.switch_cpus5.BPredUnit.BTBLookups        77285                       # Number of BTB lookups
system.switch_cpus5.BPredUnit.BTBHits           73132                       # Number of BTB hits
system.switch_cpus5.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus5.BPredUnit.usedRAS           19279                       # Number of times the RAS was used to get a target.
system.switch_cpus5.BPredUnit.RASInCorrect          919                       # Number of incorrect RAS predictions.
system.switch_cpus5.fetch.icacheStallCycles      1824469                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus5.fetch.Insts               1068173                       # Number of instructions fetch has processed
system.switch_cpus5.fetch.Branches             190670                       # Number of branches that fetch encountered
system.switch_cpus5.fetch.predictedBranches        92411                       # Number of branches that fetch has predicted taken
system.switch_cpus5.fetch.Cycles               221902                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus5.fetch.SquashCycles          56002                       # Number of cycles fetch has spent squashing
system.switch_cpus5.fetch.BlockedCycles         39099                       # Number of cycles fetch has spent blocked
system.switch_cpus5.fetch.CacheLines           113023                       # Number of cache lines fetched
system.switch_cpus5.fetch.IcacheSquashes        19917                       # Number of outstanding Icache misses that were squashed
system.switch_cpus5.fetch.rateDist::samples      2121166                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::mean     0.618732                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::stdev     1.967030                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::0         1899264     89.54%     89.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::1           10279      0.48%     90.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::2           16157      0.76%     90.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::3           21684      1.02%     91.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::4           22736      1.07%     92.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::5           19280      0.91%     93.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::6           10335      0.49%     94.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::7           16014      0.75%     95.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::8          105417      4.97%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::total      2121166                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.branchRate         0.082756                       # Number of branch fetches per cycle
system.switch_cpus5.fetch.rate               0.463617                       # Number of inst fetches per cycle
system.switch_cpus5.decode.IdleCycles         1805801                       # Number of cycles decode is idle
system.switch_cpus5.decode.BlockedCycles        58173                       # Number of cycles decode is blocked
system.switch_cpus5.decode.RunCycles           221297                       # Number of cycles decode is running
system.switch_cpus5.decode.UnblockCycles          364                       # Number of cycles decode is unblocking
system.switch_cpus5.decode.SquashCycles         35529                       # Number of cycles decode is squashing
system.switch_cpus5.decode.BranchResolved        31116                       # Number of times decode resolved a branch
system.switch_cpus5.decode.BranchMispred          167                       # Number of times decode detected a branch misprediction
system.switch_cpus5.decode.DecodedInsts       1309517                       # Number of instructions handled by decode
system.switch_cpus5.decode.SquashedInsts         1017                       # Number of squashed instructions handled by decode
system.switch_cpus5.rename.SquashCycles         35529                       # Number of cycles rename is squashing
system.switch_cpus5.rename.IdleCycles         1811222                       # Number of cycles rename is idle
system.switch_cpus5.rename.BlockCycles          12624                       # Number of cycles rename is blocking
system.switch_cpus5.rename.serializeStallCycles        33894                       # count of cycles rename stalled for serializing inst
system.switch_cpus5.rename.RunCycles           216226                       # Number of cycles rename is running
system.switch_cpus5.rename.UnblockCycles        11669                       # Number of cycles rename is unblocking
system.switch_cpus5.rename.RenamedInsts       1307775                       # Number of instructions processed by rename
system.switch_cpus5.rename.IQFullEvents          1546                       # Number of times rename has blocked due to IQ full
system.switch_cpus5.rename.LSQFullEvents         5122                       # Number of times rename has blocked due to LSQ full
system.switch_cpus5.rename.RenamedOperands      1826215                       # Number of destination operands rename has renamed
system.switch_cpus5.rename.RenameLookups      6081659                       # Number of register rename lookups that rename has made
system.switch_cpus5.rename.int_rename_lookups      6081659                       # Number of integer rename lookups
system.switch_cpus5.rename.CommittedMaps      1550212                       # Number of HB maps that are committed
system.switch_cpus5.rename.UndoneMaps          275997                       # Number of HB maps that are undone due to squashing
system.switch_cpus5.rename.serializingInsts          304                       # count of serializing insts renamed
system.switch_cpus5.rename.tempSerializingInsts          152                       # count of temporary serializing insts renamed
system.switch_cpus5.rename.skidInsts            36988                       # count of insts added to the skid buffer
system.switch_cpus5.memDep0.insertedLoads       123037                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus5.memDep0.insertedStores        65249                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus5.memDep0.conflictingLoads          744                       # Number of conflicting loads.
system.switch_cpus5.memDep0.conflictingStores        14546                       # Number of conflicting stores.
system.switch_cpus5.iq.iqInstsAdded           1304598                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus5.iq.iqNonSpecInstsAdded          304                       # Number of non-speculative instructions added to the IQ
system.switch_cpus5.iq.iqInstsIssued          1227720                       # Number of instructions issued
system.switch_cpus5.iq.iqSquashedInstsIssued          248                       # Number of squashed instructions issued
system.switch_cpus5.iq.iqSquashedInstsExamined       163263                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus5.iq.iqSquashedOperandsExamined       400031                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus5.iq.issued_per_cycle::samples      2121166                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::mean     0.578795                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::stdev     1.272391                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::0      1603444     75.59%     75.59% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::1       211788      9.98%     85.58% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::2       107608      5.07%     90.65% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::3        81973      3.86%     94.51% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::4        64155      3.02%     97.54% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::5        25921      1.22%     98.76% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::6        16584      0.78%     99.54% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::7         8476      0.40%     99.94% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::8         1217      0.06%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::total      2121166                       # Number of insts issued each cycle
system.switch_cpus5.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntAlu            296     13.45%     13.45% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntMult             0      0.00%     13.45% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntDiv              0      0.00%     13.45% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatAdd            0      0.00%     13.45% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCmp            0      0.00%     13.45% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCvt            0      0.00%     13.45% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatMult            0      0.00%     13.45% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatDiv            0      0.00%     13.45% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatSqrt            0      0.00%     13.45% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAdd             0      0.00%     13.45% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAddAcc            0      0.00%     13.45% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAlu             0      0.00%     13.45% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCmp             0      0.00%     13.45% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCvt             0      0.00%     13.45% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMisc            0      0.00%     13.45% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMult            0      0.00%     13.45% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMultAcc            0      0.00%     13.45% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShift            0      0.00%     13.45% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShiftAcc            0      0.00%     13.45% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdSqrt            0      0.00%     13.45% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAdd            0      0.00%     13.45% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAlu            0      0.00%     13.45% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCmp            0      0.00%     13.45% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCvt            0      0.00%     13.45% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatDiv            0      0.00%     13.45% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMisc            0      0.00%     13.45% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMult            0      0.00%     13.45% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMultAcc            0      0.00%     13.45% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatSqrt            0      0.00%     13.45% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemRead           794     36.07%     49.52% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemWrite         1111     50.48%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntAlu      1033221     84.16%     84.16% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntMult        18320      1.49%     85.65% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntDiv            0      0.00%     85.65% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatAdd            0      0.00%     85.65% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCmp            0      0.00%     85.65% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCvt            0      0.00%     85.65% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatMult            0      0.00%     85.65% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatDiv            0      0.00%     85.65% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatSqrt            0      0.00%     85.65% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAdd            0      0.00%     85.65% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAddAcc            0      0.00%     85.65% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAlu            0      0.00%     85.65% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCmp            0      0.00%     85.65% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCvt            0      0.00%     85.65% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMisc            0      0.00%     85.65% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMult            0      0.00%     85.65% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMultAcc            0      0.00%     85.65% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShift            0      0.00%     85.65% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.65% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdSqrt            0      0.00%     85.65% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.65% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.65% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.65% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.65% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.65% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMisc          152      0.01%     85.66% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMult            0      0.00%     85.66% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.66% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.66% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemRead       111047      9.04%     94.71% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemWrite        64980      5.29%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::total       1227720                       # Type of FU issued
system.switch_cpus5.iq.rate                  0.532865                       # Inst issue rate
system.switch_cpus5.iq.fu_busy_cnt               2201                       # FU busy when requested
system.switch_cpus5.iq.fu_busy_rate          0.001793                       # FU busy rate (busy events/executed inst)
system.switch_cpus5.iq.int_inst_queue_reads      4579055                       # Number of integer instruction queue reads
system.switch_cpus5.iq.int_inst_queue_writes      1468172                       # Number of integer instruction queue writes
system.switch_cpus5.iq.int_inst_queue_wakeup_accesses      1207476                       # Number of integer instruction queue wakeup accesses
system.switch_cpus5.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus5.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus5.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus5.iq.int_alu_accesses       1229921                       # Number of integer alu accesses
system.switch_cpus5.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus5.iew.lsq.thread0.forwLoads         2508                       # Number of loads that had data forwarded from stores
system.switch_cpus5.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.squashedLoads        22324                       # Number of loads squashed
system.switch_cpus5.iew.lsq.thread0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus5.iew.lsq.thread0.memOrderViolation            7                       # Number of memory ordering violations
system.switch_cpus5.iew.lsq.thread0.squashedStores         1182                       # Number of stores squashed
system.switch_cpus5.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus5.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus5.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus5.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus5.iew.iewSquashCycles         35529                       # Number of cycles IEW is squashing
system.switch_cpus5.iew.iewBlockCycles           9948                       # Number of cycles IEW is blocking
system.switch_cpus5.iew.iewUnblockCycles         1178                       # Number of cycles IEW is unblocking
system.switch_cpus5.iew.iewDispatchedInsts      1304902                       # Number of instructions dispatched to IQ
system.switch_cpus5.iew.iewDispSquashedInsts          568                       # Number of squashed instructions skipped by dispatch
system.switch_cpus5.iew.iewDispLoadInsts       123037                       # Number of dispatched load instructions
system.switch_cpus5.iew.iewDispStoreInsts        65249                       # Number of dispatched store instructions
system.switch_cpus5.iew.iewDispNonSpecInsts          152                       # Number of dispatched non-speculative instructions
system.switch_cpus5.iew.iewIQFullEvents          1002                       # Number of times the IQ has become full, causing a stall
system.switch_cpus5.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus5.iew.memOrderViolationEvents            7                       # Number of memory order violations
system.switch_cpus5.iew.predictedTakenIncorrect        10924                       # Number of branches that were predicted taken incorrectly
system.switch_cpus5.iew.predictedNotTakenIncorrect        11870                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus5.iew.branchMispredicts        22794                       # Number of branch mispredicts detected at execute
system.switch_cpus5.iew.iewExecutedInsts      1209319                       # Number of executed instructions
system.switch_cpus5.iew.iewExecLoadInsts       104392                       # Number of load instructions executed
system.switch_cpus5.iew.iewExecSquashedInsts        18401                       # Number of squashed instructions skipped in execute
system.switch_cpus5.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus5.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus5.iew.exec_refs              169358                       # number of memory reference insts executed
system.switch_cpus5.iew.exec_branches          171417                       # Number of branches executed
system.switch_cpus5.iew.exec_stores             64966                       # Number of stores executed
system.switch_cpus5.iew.exec_rate            0.524878                       # Inst execution rate
system.switch_cpus5.iew.wb_sent               1207542                       # cumulative count of insts sent to commit
system.switch_cpus5.iew.wb_count              1207476                       # cumulative count of insts written-back
system.switch_cpus5.iew.wb_producers           694282                       # num instructions producing a value
system.switch_cpus5.iew.wb_consumers          1872504                       # num instructions consuming a value
system.switch_cpus5.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus5.iew.wb_rate              0.524078                       # insts written-back per cycle
system.switch_cpus5.iew.wb_fanout            0.370777                       # average fanout of values written-back
system.switch_cpus5.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus5.commit.commitCommittedInsts       903809                       # The number of committed instructions
system.switch_cpus5.commit.commitCommittedOps      1112233                       # The number of committed instructions
system.switch_cpus5.commit.commitSquashedInsts       192668                       # The number of squashed insts skipped by commit
system.switch_cpus5.commit.commitNonSpecStalls          304                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus5.commit.branchMispredicts        20134                       # The number of times a branch was mispredicted
system.switch_cpus5.commit.committed_per_cycle::samples      2085637                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::mean     0.533282                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::stdev     1.381609                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::0      1629763     78.14%     78.14% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::1       225751     10.82%     88.97% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::2        85501      4.10%     93.07% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::3        40535      1.94%     95.01% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::4        33959      1.63%     96.64% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::5        19902      0.95%     97.59% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::6        17773      0.85%     98.44% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::7         7733      0.37%     98.81% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::8        24720      1.19%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::total      2085637                       # Number of insts commited each cycle
system.switch_cpus5.commit.committedInsts       903809                       # Number of instructions committed
system.switch_cpus5.commit.committedOps       1112233                       # Number of ops (including micro ops) committed
system.switch_cpus5.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus5.commit.refs                164776                       # Number of memory references committed
system.switch_cpus5.commit.loads               100709                       # Number of loads committed
system.switch_cpus5.commit.membars                152                       # Number of memory barriers committed
system.switch_cpus5.commit.branches            160447                       # Number of branches committed
system.switch_cpus5.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus5.commit.int_insts          1002058                       # Number of committed integer instructions.
system.switch_cpus5.commit.function_calls        22909                       # Number of function calls committed.
system.switch_cpus5.commit.bw_lim_events        24720                       # number cycles where commit BW limit reached
system.switch_cpus5.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus5.rob.rob_reads             3365818                       # The number of ROB reads
system.switch_cpus5.rob.rob_writes            2645341                       # The number of ROB writes
system.switch_cpus5.timesIdled                  29255                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus5.idleCycles                 182833                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus5.committedInsts             903809                       # Number of Instructions Simulated
system.switch_cpus5.committedOps              1112233                       # Number of Ops (including micro ops) Simulated
system.switch_cpus5.committedInsts_total       903809                       # Number of Instructions Simulated
system.switch_cpus5.cpi                      2.549210                       # CPI: Cycles Per Instruction
system.switch_cpus5.cpi_total                2.549210                       # CPI: Total CPI of All Threads
system.switch_cpus5.ipc                      0.392278                       # IPC: Instructions Per Cycle
system.switch_cpus5.ipc_total                0.392278                       # IPC: Total IPC of All Threads
system.switch_cpus5.int_regfile_reads         5441089                       # number of integer regfile reads
system.switch_cpus5.int_regfile_writes        1683531                       # number of integer regfile writes
system.switch_cpus5.misc_regfile_reads        1212444                       # number of misc regfile reads
system.switch_cpus5.misc_regfile_writes           304                       # number of misc regfile writes
system.switch_cpus6.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus6.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus6.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus6.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus6.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus6.dtb.write_misses                0                       # DTB write misses
system.switch_cpus6.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus6.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus6.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus6.dtb.hits                        0                       # DTB hits
system.switch_cpus6.dtb.misses                      0                       # DTB misses
system.switch_cpus6.dtb.accesses                    0                       # DTB accesses
system.switch_cpus6.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus6.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus6.itb.read_hits                   0                       # DTB read hits
system.switch_cpus6.itb.read_misses                 0                       # DTB read misses
system.switch_cpus6.itb.write_hits                  0                       # DTB write hits
system.switch_cpus6.itb.write_misses                0                       # DTB write misses
system.switch_cpus6.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus6.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus6.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus6.itb.hits                        0                       # DTB hits
system.switch_cpus6.itb.misses                      0                       # DTB misses
system.switch_cpus6.itb.accesses                    0                       # DTB accesses
system.cpu6.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus6.numCycles                 2303999                       # number of cpu cycles simulated
system.switch_cpus6.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus6.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus6.BPredUnit.lookups          180573                       # Number of BP lookups
system.switch_cpus6.BPredUnit.condPredicted       147229                       # Number of conditional branches predicted
system.switch_cpus6.BPredUnit.condIncorrect        19302                       # Number of conditional branches incorrect
system.switch_cpus6.BPredUnit.BTBLookups        74610                       # Number of BTB lookups
system.switch_cpus6.BPredUnit.BTBHits           68842                       # Number of BTB hits
system.switch_cpus6.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus6.BPredUnit.usedRAS           17900                       # Number of times the RAS was used to get a target.
system.switch_cpus6.BPredUnit.RASInCorrect          823                       # Number of incorrect RAS predictions.
system.switch_cpus6.fetch.icacheStallCycles      1749732                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus6.fetch.Insts               1066579                       # Number of instructions fetch has processed
system.switch_cpus6.fetch.Branches             180573                       # Number of branches that fetch encountered
system.switch_cpus6.fetch.predictedBranches        86742                       # Number of branches that fetch has predicted taken
system.switch_cpus6.fetch.Cycles               218869                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus6.fetch.SquashCycles          60221                       # Number of cycles fetch has spent squashing
system.switch_cpus6.fetch.BlockedCycles         54830                       # Number of cycles fetch has spent blocked
system.switch_cpus6.fetch.CacheLines           109464                       # Number of cache lines fetched
system.switch_cpus6.fetch.IcacheSquashes        19354                       # Number of outstanding Icache misses that were squashed
system.switch_cpus6.fetch.rateDist::samples      2063662                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::mean     0.628427                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::stdev     1.994949                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::0         1844793     89.39%     89.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::1           11495      0.56%     89.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::2           18287      0.89%     90.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::3           27511      1.33%     92.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::4           11583      0.56%     92.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::5           13729      0.67%     93.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::6           14380      0.70%     94.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::7           10071      0.49%     94.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::8          111813      5.42%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::total      2063662                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.branchRate         0.078374                       # Number of branch fetches per cycle
system.switch_cpus6.fetch.rate               0.462925                       # Number of inst fetches per cycle
system.switch_cpus6.decode.IdleCycles         1728795                       # Number of cycles decode is idle
system.switch_cpus6.decode.BlockedCycles        76409                       # Number of cycles decode is blocked
system.switch_cpus6.decode.RunCycles           217228                       # Number of cycles decode is running
system.switch_cpus6.decode.UnblockCycles         1303                       # Number of cycles decode is unblocking
system.switch_cpus6.decode.SquashCycles         39924                       # Number of cycles decode is squashing
system.switch_cpus6.decode.BranchResolved        29329                       # Number of times decode resolved a branch
system.switch_cpus6.decode.BranchMispred          310                       # Number of times decode detected a branch misprediction
system.switch_cpus6.decode.DecodedInsts       1293053                       # Number of instructions handled by decode
system.switch_cpus6.decode.SquashedInsts         1064                       # Number of squashed instructions handled by decode
system.switch_cpus6.rename.SquashCycles         39924                       # Number of cycles rename is squashing
system.switch_cpus6.rename.IdleCycles         1732940                       # Number of cycles rename is idle
system.switch_cpus6.rename.BlockCycles          36126                       # Number of cycles rename is blocking
system.switch_cpus6.rename.serializeStallCycles        27445                       # count of cycles rename stalled for serializing inst
system.switch_cpus6.rename.RunCycles           214504                       # Number of cycles rename is running
system.switch_cpus6.rename.UnblockCycles        12720                       # Number of cycles rename is unblocking
system.switch_cpus6.rename.RenamedInsts       1290277                       # Number of instructions processed by rename
system.switch_cpus6.rename.ROBFullEvents          488                       # Number of times rename has blocked due to ROB full
system.switch_cpus6.rename.IQFullEvents          2471                       # Number of times rename has blocked due to IQ full
system.switch_cpus6.rename.LSQFullEvents         6527                       # Number of times rename has blocked due to LSQ full
system.switch_cpus6.rename.FullRegisterEvents          807                       # Number of times there has been no free registers
system.switch_cpus6.rename.RenamedOperands      1766893                       # Number of destination operands rename has renamed
system.switch_cpus6.rename.RenameLookups      6013873                       # Number of register rename lookups that rename has made
system.switch_cpus6.rename.int_rename_lookups      6013873                       # Number of integer rename lookups
system.switch_cpus6.rename.CommittedMaps      1453235                       # Number of HB maps that are committed
system.switch_cpus6.rename.UndoneMaps          313653                       # Number of HB maps that are undone due to squashing
system.switch_cpus6.rename.serializingInsts          279                       # count of serializing insts renamed
system.switch_cpus6.rename.tempSerializingInsts          146                       # count of temporary serializing insts renamed
system.switch_cpus6.rename.skidInsts            37602                       # count of insts added to the skid buffer
system.switch_cpus6.memDep0.insertedLoads       130580                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus6.memDep0.insertedStores        71847                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus6.memDep0.conflictingLoads         3589                       # Number of conflicting loads.
system.switch_cpus6.memDep0.conflictingStores        14757                       # Number of conflicting stores.
system.switch_cpus6.iq.iqInstsAdded           1285799                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus6.iq.iqNonSpecInstsAdded          278                       # Number of non-speculative instructions added to the IQ
system.switch_cpus6.iq.iqInstsIssued          1198832                       # Number of instructions issued
system.switch_cpus6.iq.iqSquashedInstsIssued         1859                       # Number of squashed instructions issued
system.switch_cpus6.iq.iqSquashedInstsExamined       199571                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus6.iq.iqSquashedOperandsExamined       462224                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus6.iq.iqSquashedNonSpecRemoved           14                       # Number of squashed non-spec instructions that were removed
system.switch_cpus6.iq.issued_per_cycle::samples      2063662                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::mean     0.580925                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::stdev     1.266040                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::0      1553152     75.26%     75.26% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::1       207051     10.03%     85.30% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::2       114390      5.54%     90.84% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::3        75030      3.64%     94.47% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::4        68531      3.32%     97.79% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::5        21526      1.04%     98.84% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::6        15148      0.73%     99.57% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::7         5403      0.26%     99.83% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::8         3431      0.17%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::total      2063662                       # Number of insts issued each cycle
system.switch_cpus6.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntAlu            329     11.14%     11.14% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntMult             0      0.00%     11.14% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntDiv              0      0.00%     11.14% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatAdd            0      0.00%     11.14% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCmp            0      0.00%     11.14% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCvt            0      0.00%     11.14% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatMult            0      0.00%     11.14% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatDiv            0      0.00%     11.14% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatSqrt            0      0.00%     11.14% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAdd             0      0.00%     11.14% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAddAcc            0      0.00%     11.14% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAlu             0      0.00%     11.14% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCmp             0      0.00%     11.14% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCvt             0      0.00%     11.14% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMisc            0      0.00%     11.14% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMult            0      0.00%     11.14% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMultAcc            0      0.00%     11.14% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShift            0      0.00%     11.14% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShiftAcc            0      0.00%     11.14% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdSqrt            0      0.00%     11.14% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAdd            0      0.00%     11.14% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAlu            0      0.00%     11.14% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCmp            0      0.00%     11.14% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCvt            0      0.00%     11.14% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatDiv            0      0.00%     11.14% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMisc            0      0.00%     11.14% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMult            0      0.00%     11.14% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.14% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatSqrt            0      0.00%     11.14% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemRead          1223     41.42%     52.56% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemWrite         1401     47.44%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntAlu       987328     82.36%     82.36% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntMult        21989      1.83%     84.19% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntDiv            0      0.00%     84.19% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatAdd            0      0.00%     84.19% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCmp            0      0.00%     84.19% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCvt            0      0.00%     84.19% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatMult            0      0.00%     84.19% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatDiv            0      0.00%     84.19% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatSqrt            0      0.00%     84.19% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAdd            0      0.00%     84.19% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAddAcc            0      0.00%     84.19% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAlu            0      0.00%     84.19% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCmp            0      0.00%     84.19% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCvt            0      0.00%     84.19% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMisc            0      0.00%     84.19% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMult            0      0.00%     84.19% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMultAcc            0      0.00%     84.19% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShift            0      0.00%     84.19% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.19% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdSqrt            0      0.00%     84.19% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.19% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.19% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.19% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.19% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.19% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMisc          133      0.01%     84.20% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMult            0      0.00%     84.20% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.20% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.20% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemRead       118860      9.91%     94.12% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemWrite        70522      5.88%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::total       1198832                       # Type of FU issued
system.switch_cpus6.iq.rate                  0.520327                       # Inst issue rate
system.switch_cpus6.iq.fu_busy_cnt               2953                       # FU busy when requested
system.switch_cpus6.iq.fu_busy_rate          0.002463                       # FU busy rate (busy events/executed inst)
system.switch_cpus6.iq.int_inst_queue_reads      4466138                       # Number of integer instruction queue reads
system.switch_cpus6.iq.int_inst_queue_writes      1485718                       # Number of integer instruction queue writes
system.switch_cpus6.iq.int_inst_queue_wakeup_accesses      1176565                       # Number of integer instruction queue wakeup accesses
system.switch_cpus6.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus6.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus6.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus6.iq.int_alu_accesses       1201785                       # Number of integer alu accesses
system.switch_cpus6.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus6.iew.lsq.thread0.forwLoads         5610                       # Number of loads that had data forwarded from stores
system.switch_cpus6.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.squashedLoads        27656                       # Number of loads squashed
system.switch_cpus6.iew.lsq.thread0.ignoredResponses            8                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus6.iew.lsq.thread0.memOrderViolation           71                       # Number of memory ordering violations
system.switch_cpus6.iew.lsq.thread0.squashedStores         4532                       # Number of stores squashed
system.switch_cpus6.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus6.iew.lsq.thread0.rescheduledLoads          935                       # Number of loads that were rescheduled
system.switch_cpus6.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus6.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus6.iew.iewSquashCycles         39924                       # Number of cycles IEW is squashing
system.switch_cpus6.iew.iewBlockCycles          26497                       # Number of cycles IEW is blocking
system.switch_cpus6.iew.iewUnblockCycles         1443                       # Number of cycles IEW is unblocking
system.switch_cpus6.iew.iewDispatchedInsts      1286077                       # Number of instructions dispatched to IQ
system.switch_cpus6.iew.iewDispSquashedInsts           42                       # Number of squashed instructions skipped by dispatch
system.switch_cpus6.iew.iewDispLoadInsts       130580                       # Number of dispatched load instructions
system.switch_cpus6.iew.iewDispStoreInsts        71847                       # Number of dispatched store instructions
system.switch_cpus6.iew.iewDispNonSpecInsts          146                       # Number of dispatched non-speculative instructions
system.switch_cpus6.iew.iewIQFullEvents           746                       # Number of times the IQ has become full, causing a stall
system.switch_cpus6.iew.iewLSQFullEvents           30                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus6.iew.memOrderViolationEvents           71                       # Number of memory order violations
system.switch_cpus6.iew.predictedTakenIncorrect        10360                       # Number of branches that were predicted taken incorrectly
system.switch_cpus6.iew.predictedNotTakenIncorrect        11868                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus6.iew.branchMispredicts        22228                       # Number of branch mispredicts detected at execute
system.switch_cpus6.iew.iewExecutedInsts      1181124                       # Number of executed instructions
system.switch_cpus6.iew.iewExecLoadInsts       112222                       # Number of load instructions executed
system.switch_cpus6.iew.iewExecSquashedInsts        17708                       # Number of squashed instructions skipped in execute
system.switch_cpus6.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus6.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus6.iew.exec_refs              182611                       # number of memory reference insts executed
system.switch_cpus6.iew.exec_branches          160114                       # Number of branches executed
system.switch_cpus6.iew.exec_stores             70389                       # Number of stores executed
system.switch_cpus6.iew.exec_rate            0.512641                       # Inst execution rate
system.switch_cpus6.iew.wb_sent               1176662                       # cumulative count of insts sent to commit
system.switch_cpus6.iew.wb_count              1176565                       # cumulative count of insts written-back
system.switch_cpus6.iew.wb_producers           696029                       # num instructions producing a value
system.switch_cpus6.iew.wb_consumers          1767226                       # num instructions consuming a value
system.switch_cpus6.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus6.iew.wb_rate              0.510662                       # insts written-back per cycle
system.switch_cpus6.iew.wb_fanout            0.393854                       # average fanout of values written-back
system.switch_cpus6.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus6.commit.commitCommittedInsts       870543                       # The number of committed instructions
system.switch_cpus6.commit.commitCommittedOps      1061771                       # The number of committed instructions
system.switch_cpus6.commit.commitSquashedInsts       225191                       # The number of squashed insts skipped by commit
system.switch_cpus6.commit.commitNonSpecStalls          264                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus6.commit.branchMispredicts        19630                       # The number of times a branch was mispredicted
system.switch_cpus6.commit.committed_per_cycle::samples      2023738                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::mean     0.524658                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::stdev     1.375422                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::0      1593364     78.73%     78.73% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::1       205155     10.14%     88.87% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::2        85006      4.20%     93.07% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::3        43416      2.15%     95.22% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::4        32621      1.61%     96.83% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::5        18440      0.91%     97.74% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::6        11410      0.56%     98.30% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::7         9396      0.46%     98.77% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::8        24930      1.23%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::total      2023738                       # Number of insts commited each cycle
system.switch_cpus6.commit.committedInsts       870543                       # Number of instructions committed
system.switch_cpus6.commit.committedOps       1061771                       # Number of ops (including micro ops) committed
system.switch_cpus6.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus6.commit.refs                170236                       # Number of memory references committed
system.switch_cpus6.commit.loads               102921                       # Number of loads committed
system.switch_cpus6.commit.membars                132                       # Number of memory barriers committed
system.switch_cpus6.commit.branches            147462                       # Number of branches committed
system.switch_cpus6.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus6.commit.int_insts           959970                       # Number of committed integer instructions.
system.switch_cpus6.commit.function_calls        20717                       # Number of function calls committed.
system.switch_cpus6.commit.bw_lim_events        24930                       # number cycles where commit BW limit reached
system.switch_cpus6.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus6.rob.rob_reads             3285770                       # The number of ROB reads
system.switch_cpus6.rob.rob_writes            2613859                       # The number of ROB writes
system.switch_cpus6.timesIdled                  31425                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus6.idleCycles                 240337                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus6.committedInsts             870543                       # Number of Instructions Simulated
system.switch_cpus6.committedOps              1061771                       # Number of Ops (including micro ops) Simulated
system.switch_cpus6.committedInsts_total       870543                       # Number of Instructions Simulated
system.switch_cpus6.cpi                      2.646623                       # CPI: Cycles Per Instruction
system.switch_cpus6.cpi_total                2.646623                       # CPI: Total CPI of All Threads
system.switch_cpus6.ipc                      0.377840                       # IPC: Instructions Per Cycle
system.switch_cpus6.ipc_total                0.377840                       # IPC: Total IPC of All Threads
system.switch_cpus6.int_regfile_reads         5360375                       # number of integer regfile reads
system.switch_cpus6.int_regfile_writes        1609370                       # number of integer regfile writes
system.switch_cpus6.misc_regfile_reads        1224423                       # number of misc regfile reads
system.switch_cpus6.misc_regfile_writes           264                       # number of misc regfile writes
system.switch_cpus7.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus7.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus7.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus7.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus7.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus7.dtb.write_misses                0                       # DTB write misses
system.switch_cpus7.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus7.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus7.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus7.dtb.hits                        0                       # DTB hits
system.switch_cpus7.dtb.misses                      0                       # DTB misses
system.switch_cpus7.dtb.accesses                    0                       # DTB accesses
system.switch_cpus7.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus7.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus7.itb.read_hits                   0                       # DTB read hits
system.switch_cpus7.itb.read_misses                 0                       # DTB read misses
system.switch_cpus7.itb.write_hits                  0                       # DTB write hits
system.switch_cpus7.itb.write_misses                0                       # DTB write misses
system.switch_cpus7.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus7.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus7.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus7.itb.hits                        0                       # DTB hits
system.switch_cpus7.itb.misses                      0                       # DTB misses
system.switch_cpus7.itb.accesses                    0                       # DTB accesses
system.cpu7.workload.num_syscalls                   1                       # Number of system calls
system.switch_cpus7.numCycles                 2303999                       # number of cpu cycles simulated
system.switch_cpus7.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus7.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus7.BPredUnit.lookups          186526                       # Number of BP lookups
system.switch_cpus7.BPredUnit.condPredicted       152928                       # Number of conditional branches predicted
system.switch_cpus7.BPredUnit.condIncorrect        20189                       # Number of conditional branches incorrect
system.switch_cpus7.BPredUnit.BTBLookups        76407                       # Number of BTB lookups
system.switch_cpus7.BPredUnit.BTBHits           70976                       # Number of BTB hits
system.switch_cpus7.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus7.BPredUnit.usedRAS           18884                       # Number of times the RAS was used to get a target.
system.switch_cpus7.BPredUnit.RASInCorrect          907                       # Number of incorrect RAS predictions.
system.switch_cpus7.fetch.icacheStallCycles      1789347                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus7.fetch.Insts               1064743                       # Number of instructions fetch has processed
system.switch_cpus7.fetch.Branches             186526                       # Number of branches that fetch encountered
system.switch_cpus7.fetch.predictedBranches        89860                       # Number of branches that fetch has predicted taken
system.switch_cpus7.fetch.Cycles               232985                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus7.fetch.SquashCycles          57664                       # Number of cycles fetch has spent squashing
system.switch_cpus7.fetch.BlockedCycles         55078                       # Number of cycles fetch has spent blocked
system.switch_cpus7.fetch.PendingTrapStallCycles           23                       # Number of stall cycles due to pending traps
system.switch_cpus7.fetch.CacheLines           111832                       # Number of cache lines fetched
system.switch_cpus7.fetch.IcacheSquashes        19914                       # Number of outstanding Icache misses that were squashed
system.switch_cpus7.fetch.rateDist::samples      2114581                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::mean     0.616324                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::stdev     1.970971                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::0         1881596     88.98%     88.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::1           24647      1.17%     90.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::2           29236      1.38%     91.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::3           15751      0.74%     92.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::4           17684      0.84%     93.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::5           10459      0.49%     93.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::6            6860      0.32%     93.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::7           18080      0.86%     94.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::8          110268      5.21%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::total      2114581                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.branchRate         0.080958                       # Number of branch fetches per cycle
system.switch_cpus7.fetch.rate               0.462128                       # Number of inst fetches per cycle
system.switch_cpus7.decode.IdleCycles         1773986                       # Number of cycles decode is idle
system.switch_cpus7.decode.BlockedCycles        71048                       # Number of cycles decode is blocked
system.switch_cpus7.decode.RunCycles           230771                       # Number of cycles decode is running
system.switch_cpus7.decode.UnblockCycles         2002                       # Number of cycles decode is unblocking
system.switch_cpus7.decode.SquashCycles         36771                       # Number of cycles decode is squashing
system.switch_cpus7.decode.BranchResolved        30083                       # Number of times decode resolved a branch
system.switch_cpus7.decode.BranchMispred          377                       # Number of times decode detected a branch misprediction
system.switch_cpus7.decode.DecodedInsts       1298575                       # Number of instructions handled by decode
system.switch_cpus7.decode.SquashedInsts         2080                       # Number of squashed instructions handled by decode
system.switch_cpus7.rename.SquashCycles         36771                       # Number of cycles rename is squashing
system.switch_cpus7.rename.IdleCycles         1777330                       # Number of cycles rename is idle
system.switch_cpus7.rename.BlockCycles          14789                       # Number of cycles rename is blocking
system.switch_cpus7.rename.serializeStallCycles        47652                       # count of cycles rename stalled for serializing inst
system.switch_cpus7.rename.RunCycles           229480                       # Number of cycles rename is running
system.switch_cpus7.rename.UnblockCycles         8556                       # Number of cycles rename is unblocking
system.switch_cpus7.rename.RenamedInsts       1296768                       # Number of instructions processed by rename
system.switch_cpus7.rename.ROBFullEvents            7                       # Number of times rename has blocked due to ROB full
system.switch_cpus7.rename.IQFullEvents          1886                       # Number of times rename has blocked due to IQ full
system.switch_cpus7.rename.LSQFullEvents         4164                       # Number of times rename has blocked due to LSQ full
system.switch_cpus7.rename.RenamedOperands      1805172                       # Number of destination operands rename has renamed
system.switch_cpus7.rename.RenameLookups      6036082                       # Number of register rename lookups that rename has made
system.switch_cpus7.rename.int_rename_lookups      6036082                       # Number of integer rename lookups
system.switch_cpus7.rename.CommittedMaps      1512171                       # Number of HB maps that are committed
system.switch_cpus7.rename.UndoneMaps          293001                       # Number of HB maps that are undone due to squashing
system.switch_cpus7.rename.serializingInsts          341                       # count of serializing insts renamed
system.switch_cpus7.rename.tempSerializingInsts          194                       # count of temporary serializing insts renamed
system.switch_cpus7.rename.skidInsts            24306                       # count of insts added to the skid buffer
system.switch_cpus7.memDep0.insertedLoads       124262                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus7.memDep0.insertedStores        66692                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus7.memDep0.conflictingLoads         1693                       # Number of conflicting loads.
system.switch_cpus7.memDep0.conflictingStores        14154                       # Number of conflicting stores.
system.switch_cpus7.iq.iqInstsAdded           1293223                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus7.iq.iqNonSpecInstsAdded          344                       # Number of non-speculative instructions added to the IQ
system.switch_cpus7.iq.iqInstsIssued          1213959                       # Number of instructions issued
system.switch_cpus7.iq.iqSquashedInstsIssued         1471                       # Number of squashed instructions issued
system.switch_cpus7.iq.iqSquashedInstsExamined       177469                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus7.iq.iqSquashedOperandsExamined       413400                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus7.iq.iqSquashedNonSpecRemoved           43                       # Number of squashed non-spec instructions that were removed
system.switch_cpus7.iq.issued_per_cycle::samples      2114581                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::mean     0.574090                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::stdev     1.265431                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::0      1603322     75.82%     75.82% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::1       205749      9.73%     85.55% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::2       110480      5.22%     90.78% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::3        76225      3.60%     94.38% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::4        66994      3.17%     97.55% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::5        33807      1.60%     99.15% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::6         8510      0.40%     99.55% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::7         5448      0.26%     99.81% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::8         4046      0.19%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::total      2114581                       # Number of insts issued each cycle
system.switch_cpus7.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntAlu            330     12.40%     12.40% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntMult             0      0.00%     12.40% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntDiv              0      0.00%     12.40% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatAdd            0      0.00%     12.40% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCmp            0      0.00%     12.40% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCvt            0      0.00%     12.40% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatMult            0      0.00%     12.40% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatDiv            0      0.00%     12.40% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatSqrt            0      0.00%     12.40% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAdd             0      0.00%     12.40% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAddAcc            0      0.00%     12.40% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAlu             0      0.00%     12.40% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCmp             0      0.00%     12.40% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCvt             0      0.00%     12.40% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMisc            0      0.00%     12.40% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMult            0      0.00%     12.40% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMultAcc            0      0.00%     12.40% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShift            0      0.00%     12.40% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShiftAcc            0      0.00%     12.40% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdSqrt            0      0.00%     12.40% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAdd            0      0.00%     12.40% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAlu            0      0.00%     12.40% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCmp            0      0.00%     12.40% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCvt            0      0.00%     12.40% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatDiv            0      0.00%     12.40% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMisc            0      0.00%     12.40% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMult            0      0.00%     12.40% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.40% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatSqrt            0      0.00%     12.40% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemRead          1136     42.69%     55.09% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemWrite         1195     44.91%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntAlu      1017077     83.78%     83.78% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntMult        18766      1.55%     85.33% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntDiv            0      0.00%     85.33% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatAdd            0      0.00%     85.33% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCmp            0      0.00%     85.33% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCvt            0      0.00%     85.33% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatMult            0      0.00%     85.33% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatDiv            0      0.00%     85.33% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatSqrt            0      0.00%     85.33% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAdd            0      0.00%     85.33% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAddAcc            0      0.00%     85.33% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAlu            0      0.00%     85.33% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCmp            0      0.00%     85.33% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCvt            0      0.00%     85.33% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMisc            0      0.00%     85.33% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMult            0      0.00%     85.33% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMultAcc            0      0.00%     85.33% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShift            0      0.00%     85.33% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.33% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdSqrt            0      0.00%     85.33% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.33% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.33% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.33% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.33% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.33% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMisc          147      0.01%     85.34% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMult            0      0.00%     85.34% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.34% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.34% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemRead       111954      9.22%     94.56% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemWrite        66015      5.44%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::total       1213959                       # Type of FU issued
system.switch_cpus7.iq.rate                  0.526892                       # Inst issue rate
system.switch_cpus7.iq.fu_busy_cnt               2661                       # FU busy when requested
system.switch_cpus7.iq.fu_busy_rate          0.002192                       # FU busy rate (busy events/executed inst)
system.switch_cpus7.iq.int_inst_queue_reads      4546631                       # Number of integer instruction queue reads
system.switch_cpus7.iq.int_inst_queue_writes      1471080                       # Number of integer instruction queue writes
system.switch_cpus7.iq.int_inst_queue_wakeup_accesses      1191817                       # Number of integer instruction queue wakeup accesses
system.switch_cpus7.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus7.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus7.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus7.iq.int_alu_accesses       1216620                       # Number of integer alu accesses
system.switch_cpus7.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus7.iew.lsq.thread0.forwLoads         3191                       # Number of loads that had data forwarded from stores
system.switch_cpus7.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.squashedLoads        23959                       # Number of loads squashed
system.switch_cpus7.iew.lsq.thread0.ignoredResponses           11                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus7.iew.lsq.thread0.memOrderViolation           46                       # Number of memory ordering violations
system.switch_cpus7.iew.lsq.thread0.squashedStores         1811                       # Number of stores squashed
system.switch_cpus7.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus7.iew.lsq.thread0.rescheduledLoads           74                       # Number of loads that were rescheduled
system.switch_cpus7.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus7.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus7.iew.iewSquashCycles         36771                       # Number of cycles IEW is squashing
system.switch_cpus7.iew.iewBlockCycles          10557                       # Number of cycles IEW is blocking
system.switch_cpus7.iew.iewUnblockCycles         1111                       # Number of cycles IEW is unblocking
system.switch_cpus7.iew.iewDispatchedInsts      1293573                       # Number of instructions dispatched to IQ
system.switch_cpus7.iew.iewDispSquashedInsts           22                       # Number of squashed instructions skipped by dispatch
system.switch_cpus7.iew.iewDispLoadInsts       124262                       # Number of dispatched load instructions
system.switch_cpus7.iew.iewDispStoreInsts        66692                       # Number of dispatched store instructions
system.switch_cpus7.iew.iewDispNonSpecInsts          194                       # Number of dispatched non-speculative instructions
system.switch_cpus7.iew.iewIQFullEvents           742                       # Number of times the IQ has become full, causing a stall
system.switch_cpus7.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus7.iew.memOrderViolationEvents           46                       # Number of memory order violations
system.switch_cpus7.iew.predictedTakenIncorrect        11044                       # Number of branches that were predicted taken incorrectly
system.switch_cpus7.iew.predictedNotTakenIncorrect        11727                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus7.iew.branchMispredicts        22771                       # Number of branch mispredicts detected at execute
system.switch_cpus7.iew.iewExecutedInsts      1194240                       # Number of executed instructions
system.switch_cpus7.iew.iewExecLoadInsts       105132                       # Number of load instructions executed
system.switch_cpus7.iew.iewExecSquashedInsts        19719                       # Number of squashed instructions skipped in execute
system.switch_cpus7.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus7.iew.exec_nop                    6                       # number of nop insts executed
system.switch_cpus7.iew.exec_refs              171108                       # number of memory reference insts executed
system.switch_cpus7.iew.exec_branches          166562                       # Number of branches executed
system.switch_cpus7.iew.exec_stores             65976                       # Number of stores executed
system.switch_cpus7.iew.exec_rate            0.518334                       # Inst execution rate
system.switch_cpus7.iew.wb_sent               1191918                       # cumulative count of insts sent to commit
system.switch_cpus7.iew.wb_count              1191817                       # cumulative count of insts written-back
system.switch_cpus7.iew.wb_producers           709629                       # num instructions producing a value
system.switch_cpus7.iew.wb_consumers          1858286                       # num instructions consuming a value
system.switch_cpus7.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus7.iew.wb_rate              0.517282                       # insts written-back per cycle
system.switch_cpus7.iew.wb_fanout            0.381873                       # average fanout of values written-back
system.switch_cpus7.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus7.commit.commitCommittedInsts       887998                       # The number of committed instructions
system.switch_cpus7.commit.commitCommittedOps      1089525                       # The number of committed instructions
system.switch_cpus7.commit.commitSquashedInsts       204058                       # The number of squashed insts skipped by commit
system.switch_cpus7.commit.commitNonSpecStalls          301                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus7.commit.branchMispredicts        20109                       # The number of times a branch was mispredicted
system.switch_cpus7.commit.committed_per_cycle::samples      2077810                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::mean     0.524362                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::stdev     1.342910                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::0      1632623     78.57%     78.57% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::1       206728      9.95%     88.52% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::2        86512      4.16%     92.69% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::3        51703      2.49%     95.18% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::4        35808      1.72%     96.90% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::5        23297      1.12%     98.02% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::6        12282      0.59%     98.61% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::7         9601      0.46%     99.07% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::8        19256      0.93%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::total      2077810                       # Number of insts commited each cycle
system.switch_cpus7.commit.committedInsts       887998                       # Number of instructions committed
system.switch_cpus7.commit.committedOps       1089525                       # Number of ops (including micro ops) committed
system.switch_cpus7.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus7.commit.refs                165184                       # Number of memory references committed
system.switch_cpus7.commit.loads               100303                       # Number of loads committed
system.switch_cpus7.commit.membars                150                       # Number of memory barriers committed
system.switch_cpus7.commit.branches            155938                       # Number of branches committed
system.switch_cpus7.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus7.commit.int_insts           982224                       # Number of committed integer instructions.
system.switch_cpus7.commit.function_calls        22156                       # Number of function calls committed.
system.switch_cpus7.commit.bw_lim_events        19256                       # number cycles where commit BW limit reached
system.switch_cpus7.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus7.rob.rob_reads             3352124                       # The number of ROB reads
system.switch_cpus7.rob.rob_writes            2623942                       # The number of ROB writes
system.switch_cpus7.timesIdled                  29525                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus7.idleCycles                 189418                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus7.committedInsts             887998                       # Number of Instructions Simulated
system.switch_cpus7.committedOps              1089525                       # Number of Ops (including micro ops) Simulated
system.switch_cpus7.committedInsts_total       887998                       # Number of Instructions Simulated
system.switch_cpus7.cpi                      2.594599                       # CPI: Cycles Per Instruction
system.switch_cpus7.cpi_total                2.594599                       # CPI: Total CPI of All Threads
system.switch_cpus7.ipc                      0.385416                       # IPC: Instructions Per Cycle
system.switch_cpus7.ipc_total                0.385416                       # IPC: Total IPC of All Threads
system.switch_cpus7.int_regfile_reads         5386689                       # number of integer regfile reads
system.switch_cpus7.int_regfile_writes        1657400                       # number of integer regfile writes
system.switch_cpus7.misc_regfile_reads        1211004                       # number of misc regfile reads
system.switch_cpus7.misc_regfile_writes           300                       # number of misc regfile writes
system.l2.replacements                           1860                       # number of replacements
system.l2.tagsinuse                      32748.434363                       # Cycle average of tags in use
system.l2.total_refs                          1759409                       # Total number of references to valid blocks.
system.l2.sampled_refs                          34613                       # Sample count of references to valid blocks.
system.l2.avg_refs                          50.830873                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks          2220.127895                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst     13.090377                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data    131.322131                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst     18.885964                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data     65.537032                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.inst     18.405433                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.data     68.759294                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.inst     13.590775                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.data     52.215322                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus4.inst     12.685291                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus4.data    206.279457                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus5.inst     13.590856                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus5.data     52.194292                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus6.inst     12.684632                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus6.data    201.649343                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus7.inst     18.884927                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus7.data     66.430664                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data           4430.331329                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data           3436.671526                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu2.inst                     1                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu2.data           3402.578117                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu3.inst                     1                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu3.data           2808.218919                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu4.data           4602.323749                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu5.inst                     1                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu5.data           2826.741050                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu6.data           4632.979201                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu7.data           3419.256786                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.067753                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.000399                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.004008                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.000576                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.002000                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.inst     0.000562                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.data     0.002098                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.inst     0.000415                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.data     0.001593                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus4.inst     0.000387                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus4.data     0.006295                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus5.inst     0.000415                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus5.data     0.001593                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus6.inst     0.000387                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus6.data     0.006154                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus7.inst     0.000576                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus7.data     0.002027                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.135203                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.104879                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu2.inst             0.000031                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu2.data             0.103838                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu3.inst             0.000031                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu3.data             0.085700                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu4.data             0.140452                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu5.inst             0.000031                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu5.data             0.086265                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu6.data             0.141387                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu7.data             0.104347                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.999403                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.data          462                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data          399                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.data          390                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.data          269                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus4.data          517                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus5.data          269                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus6.data          526                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus7.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus7.data          396                       # number of ReadReq hits
system.l2.ReadReq_hits::total                    3231                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks             2022                       # number of Writeback hits
system.l2.Writeback_hits::total                  2022                       # number of Writeback hits
system.l2.ReadExReq_hits::switch_cpus1.data            3                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus2.data            3                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus7.data            3                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                     9                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus0.data          462                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data          402                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data          393                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.data          269                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus4.data          517                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus5.data          269                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus6.data          526                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus7.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus7.data          399                       # number of demand (read+write) hits
system.l2.demand_hits::total                     3240                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.data          462                       # number of overall hits
system.l2.overall_hits::switch_cpus1.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data          402                       # number of overall hits
system.l2.overall_hits::switch_cpus2.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data          393                       # number of overall hits
system.l2.overall_hits::switch_cpus3.data          269                       # number of overall hits
system.l2.overall_hits::switch_cpus4.data          517                       # number of overall hits
system.l2.overall_hits::switch_cpus5.data          269                       # number of overall hits
system.l2.overall_hits::switch_cpus6.data          526                       # number of overall hits
system.l2.overall_hits::switch_cpus7.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus7.data          399                       # number of overall hits
system.l2.overall_hits::total                    3240                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           14                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data          239                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           25                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data          122                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.inst           24                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.data          131                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.inst           14                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.data          101                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus4.inst           13                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus4.data          410                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus5.inst           14                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus5.data          101                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus6.inst           13                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus6.data          394                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus7.inst           25                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus7.data          123                       # number of ReadReq misses
system.l2.ReadReq_misses::total                  1763                       # number of ReadReq misses
system.l2.ReadExReq_misses::switch_cpus4.data           46                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus6.data           46                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus7.data            1                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                  93                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus0.inst           14                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data          239                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           25                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data          122                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst           24                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data          131                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.inst           14                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.data          101                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus4.inst           13                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus4.data          456                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus5.inst           14                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus5.data          101                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus6.inst           13                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus6.data          440                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus7.inst           25                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus7.data          124                       # number of demand (read+write) misses
system.l2.demand_misses::total                   1856                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           14                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data          239                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           25                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data          122                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst           24                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data          131                       # number of overall misses
system.l2.overall_misses::switch_cpus3.inst           14                       # number of overall misses
system.l2.overall_misses::switch_cpus3.data          101                       # number of overall misses
system.l2.overall_misses::switch_cpus4.inst           13                       # number of overall misses
system.l2.overall_misses::switch_cpus4.data          456                       # number of overall misses
system.l2.overall_misses::switch_cpus5.inst           14                       # number of overall misses
system.l2.overall_misses::switch_cpus5.data          101                       # number of overall misses
system.l2.overall_misses::switch_cpus6.inst           13                       # number of overall misses
system.l2.overall_misses::switch_cpus6.data          440                       # number of overall misses
system.l2.overall_misses::switch_cpus7.inst           25                       # number of overall misses
system.l2.overall_misses::switch_cpus7.data          124                       # number of overall misses
system.l2.overall_misses::total                  1856                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst      2121464                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data     36544695                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst      3806619                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data     18107014                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.inst      3650773                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.data     19752800                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.inst      2071806                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.data     15165671                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus4.inst      1865878                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus4.data     61306431                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus5.inst      2209900                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus5.data     14879316                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus6.inst      1946309                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus6.data     59462716                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus7.inst      3692799                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus7.data     18868649                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total       265452840                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus4.data      6936066                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus6.data      6828129                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus7.data       135183                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      13899378                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst      2121464                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data     36544695                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst      3806619                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data     18107014                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst      3650773                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data     19752800                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.inst      2071806                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.data     15165671                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus4.inst      1865878                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus4.data     68242497                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus5.inst      2209900                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus5.data     14879316                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus6.inst      1946309                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus6.data     66290845                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus7.inst      3692799                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus7.data     19003832                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        279352218                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst      2121464                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data     36544695                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst      3806619                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data     18107014                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst      3650773                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data     19752800                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.inst      2071806                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.data     15165671                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus4.inst      1865878                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus4.data     68242497                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus5.inst      2209900                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus5.data     14879316                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus6.inst      1946309                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus6.data     66290845                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus7.inst      3692799                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus7.data     19003832                       # number of overall miss cycles
system.l2.overall_miss_latency::total       279352218                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           14                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data          701                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           26                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data          521                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.inst           25                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.data          521                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.inst           14                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.data          370                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus4.inst           13                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus4.data          927                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus5.inst           14                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus5.data          370                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus6.inst           13                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus6.data          920                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus7.inst           26                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus7.data          519                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total                4994                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks         2022                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total              2022                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data            3                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus2.data            3                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus4.data           46                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus6.data           46                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus7.data            4                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               102                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           14                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data          701                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           26                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data          524                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst           25                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data          524                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.inst           14                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.data          370                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus4.inst           13                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus4.data          973                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus5.inst           14                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus5.data          370                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus6.inst           13                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus6.data          966                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus7.inst           26                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus7.data          523                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                 5096                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           14                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data          701                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           26                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data          524                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst           25                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data          524                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.inst           14                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.data          370                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus4.inst           13                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus4.data          973                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus5.inst           14                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus5.data          370                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus6.inst           13                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus6.data          966                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus7.inst           26                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus7.data          523                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                5096                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.340942                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst     0.961538                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.234165                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.inst     0.960000                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.data     0.251440                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.data     0.272973                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus4.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus4.data     0.442287                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus5.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus5.data     0.272973                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus6.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus6.data     0.428261                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus7.inst     0.961538                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus7.data     0.236994                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.353024                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus4.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus6.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus7.data     0.250000                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.911765                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.340942                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst     0.961538                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.232824                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst     0.960000                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.250000                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.data     0.272973                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus4.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus4.data     0.468654                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus5.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus5.data     0.272973                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus6.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus6.data     0.455487                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus7.inst     0.961538                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus7.data     0.237094                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.364207                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.340942                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst     0.961538                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.232824                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst     0.960000                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.250000                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.data     0.272973                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus4.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus4.data     0.468654                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus5.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus5.data     0.272973                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus6.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus6.data     0.455487                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus7.inst     0.961538                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus7.data     0.237094                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.364207                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 151533.142857                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 152906.673640                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 152264.760000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 148418.147541                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.inst 152115.541667                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.data 150784.732824                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.inst 147986.142857                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.data 150155.158416                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus4.inst 143529.076923                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus4.data 149527.880488                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus5.inst       157850                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus5.data 147319.960396                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus6.inst 149716.076923                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus6.data 150920.598985                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus7.inst 147711.960000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus7.data 153403.650407                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 150568.825865                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus4.data 150784.043478                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus6.data 148437.586957                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus7.data       135183                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 149455.677419                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 151533.142857                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 152906.673640                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 152264.760000                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 148418.147541                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst 152115.541667                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 150784.732824                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.inst 147986.142857                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.data 150155.158416                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus4.inst 143529.076923                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus4.data 149654.598684                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus5.inst       157850                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus5.data 147319.960396                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus6.inst 149716.076923                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus6.data 150661.011364                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus7.inst 147711.960000                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus7.data 153256.709677                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 150513.048491                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 151533.142857                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 152906.673640                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 152264.760000                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 148418.147541                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst 152115.541667                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 150784.732824                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.inst 147986.142857                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.data 150155.158416                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus4.inst 143529.076923                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus4.data 149654.598684                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus5.inst       157850                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus5.data 147319.960396                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus6.inst 149716.076923                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus6.data 150661.011364                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus7.inst 147711.960000                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus7.data 153256.709677                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 150513.048491                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                  968                       # number of writebacks
system.l2.writebacks::total                       968                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data          239                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           25                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data          122                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.inst           24                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.data          131                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.inst           14                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.data          101                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus4.inst           13                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus4.data          410                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus5.inst           14                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus5.data          101                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus6.inst           13                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus6.data          394                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus7.inst           25                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus7.data          123                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total             1763                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus4.data           46                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus6.data           46                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus7.data            1                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total             93                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data          239                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           25                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data          122                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst           24                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data          131                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.inst           14                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.data          101                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus4.inst           13                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus4.data          456                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus5.inst           14                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus5.data          101                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus6.inst           13                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus6.data          440                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus7.inst           25                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus7.data          124                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              1856                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data          239                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           25                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data          122                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst           24                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data          131                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.inst           14                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.data          101                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus4.inst           13                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus4.data          456                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus5.inst           14                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus5.data          101                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus6.inst           13                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus6.data          440                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus7.inst           25                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus7.data          124                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             1856                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst      1306636                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data     22623940                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst      2354074                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data     11011823                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.inst      2254810                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.data     12124453                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.inst      1257707                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.data      9283885                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus4.inst      1110370                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus4.data     37422590                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus5.inst      1396618                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus5.data      8994739                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus6.inst      1190126                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus6.data     36523374                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus7.inst      2239973                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus7.data     11706373                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total    162801491                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus4.data      4259511                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus6.data      4146833                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus7.data        77186                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total      8483530                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst      1306636                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data     22623940                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst      2354074                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data     11011823                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst      2254810                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data     12124453                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.inst      1257707                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.data      9283885                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus4.inst      1110370                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus4.data     41682101                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus5.inst      1396618                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus5.data      8994739                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus6.inst      1190126                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus6.data     40670207                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus7.inst      2239973                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus7.data     11783559                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    171285021                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst      1306636                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data     22623940                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst      2354074                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data     11011823                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst      2254810                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data     12124453                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.inst      1257707                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.data      9283885                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus4.inst      1110370                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus4.data     41682101                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus5.inst      1396618                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus5.data      8994739                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus6.inst      1190126                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus6.data     40670207                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus7.inst      2239973                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus7.data     11783559                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    171285021                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.340942                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.961538                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.234165                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.960000                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.data     0.251440                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.data     0.272973                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus4.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus4.data     0.442287                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus5.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus5.data     0.272973                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus6.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus6.data     0.428261                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus7.inst     0.961538                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus7.data     0.236994                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.353024                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus4.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus6.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus7.data     0.250000                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.911765                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.340942                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst     0.961538                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.232824                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst     0.960000                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.250000                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.data     0.272973                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus4.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus4.data     0.468654                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus5.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus5.data     0.272973                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus6.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus6.data     0.455487                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus7.inst     0.961538                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus7.data     0.237094                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.364207                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.340942                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst     0.961538                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.232824                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst     0.960000                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.250000                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.data     0.272973                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus4.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus4.data     0.468654                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus5.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus5.data     0.272973                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus6.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus6.data     0.455487                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus7.inst     0.961538                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus7.data     0.237094                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.364207                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 93331.142857                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 94660.836820                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 94162.960000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 90260.844262                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 93950.416667                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 92553.076336                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 89836.214286                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 91919.653465                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst 85413.076923                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus4.data 91274.609756                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst 99758.428571                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus5.data 89056.821782                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst 91548.153846                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 92698.918782                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst 89598.920000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 95173.764228                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 92343.443562                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus4.data 92598.065217                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus6.data 90148.543478                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus7.data        77186                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 91220.752688                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 93331.142857                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 94660.836820                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 94162.960000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 90260.844262                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst 93950.416667                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 92553.076336                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.inst 89836.214286                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.data 91919.653465                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus4.inst 85413.076923                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus4.data 91408.116228                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus5.inst 99758.428571                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus5.data 89056.821782                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus6.inst 91548.153846                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus6.data 92432.288636                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus7.inst 89598.920000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus7.data 95028.701613                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 92287.188039                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 93331.142857                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 94660.836820                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 94162.960000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 90260.844262                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst 93950.416667                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 92553.076336                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.inst 89836.214286                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.data 91919.653465                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus4.inst 85413.076923                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus4.data 91408.116228                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus5.inst 99758.428571                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus5.data 89056.821782                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus6.inst 91548.153846                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus6.data 92432.288636                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus7.inst 89598.920000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus7.data 95028.701613                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 92287.188039                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               556.089528                       # Cycle average of tags in use
system.cpu0.icache.total_refs               750118308                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   557                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1346711.504488                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    13.089528                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          543                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.020977                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.870192                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.891169                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst       110476                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total         110476                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst       110476                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total          110476                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst       110476                       # number of overall hits
system.cpu0.icache.overall_hits::total         110476                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           15                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           15                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           15                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            15                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           15                       # number of overall misses
system.cpu0.icache.overall_misses::total           15                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      2505633                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      2505633                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      2505633                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      2505633                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      2505633                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      2505633                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst       110491                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total       110491                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst       110491                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total       110491                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst       110491                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total       110491                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000136                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000136                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000136                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000136                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000136                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000136                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 167042.200000                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 167042.200000                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 167042.200000                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 167042.200000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 167042.200000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 167042.200000                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            1                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            1                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            1                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      2258429                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      2258429                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      2258429                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      2258429                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      2258429                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      2258429                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000127                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000127                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000127                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000127                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000127                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000127                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 161316.357143                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 161316.357143                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 161316.357143                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 161316.357143                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 161316.357143                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 161316.357143                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                   701                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               281231432                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                   957                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              293867.745037                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   100.548735                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data   155.451265                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.392768                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.607232                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data       280735                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total         280735                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data       152938                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        152938                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data           77                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total           77                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data           74                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total           74                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data       433673                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total          433673                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data       433673                       # number of overall hits
system.cpu0.dcache.overall_hits::total         433673                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data         2470                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total         2470                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data         2470                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total          2470                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data         2470                       # number of overall misses
system.cpu0.dcache.overall_misses::total         2470                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data    280208596                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total    280208596                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data    280208596                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total    280208596                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data    280208596                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total    280208596                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data       283205                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total       283205                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data       152938                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       152938                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data           77                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total           77                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data           74                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total           74                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data       436143                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total       436143                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data       436143                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total       436143                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.008722                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.008722                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.005663                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.005663                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.005663                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.005663                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 113444.775709                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 113444.775709                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 113444.775709                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 113444.775709                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 113444.775709                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 113444.775709                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks          211                       # number of writebacks
system.cpu0.dcache.writebacks::total              211                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data         1769                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total         1769                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data         1769                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total         1769                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data         1769                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total         1769                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data          701                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total          701                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data          701                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total          701                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data          701                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total          701                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data     71028324                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total     71028324                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data     71028324                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total     71028324                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data     71028324                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total     71028324                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.002475                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.002475                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.001607                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.001607                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.001607                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.001607                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 101324.285307                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 101324.285307                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 101324.285307                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 101324.285307                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 101324.285307                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 101324.285307                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               501.365100                       # Cycle average of tags in use
system.cpu1.icache.total_refs               732327029                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   508                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1441588.639764                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    19.365100                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          482                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.031034                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.772436                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.803470                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst       111880                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total         111880                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst       111880                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total          111880                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst       111880                       # number of overall hits
system.cpu1.icache.overall_hits::total         111880                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           32                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           32                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           32                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            32                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           32                       # number of overall misses
system.cpu1.icache.overall_misses::total           32                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      5368594                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      5368594                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      5368594                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      5368594                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      5368594                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      5368594                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst       111912                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total       111912                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst       111912                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total       111912                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst       111912                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total       111912                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000286                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000286                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000286                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000286                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000286                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000286                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 167768.562500                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 167768.562500                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 167768.562500                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 167768.562500                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 167768.562500                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 167768.562500                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            6                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            6                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            6                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            6                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            6                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            6                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           26                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           26                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           26                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           26                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           26                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           26                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      4517838                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      4517838                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      4517838                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      4517838                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      4517838                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      4517838                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000232                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000232                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000232                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000232                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000232                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000232                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst       173763                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total       173763                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst       173763                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total       173763                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst       173763                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total       173763                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                   524                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               115427499                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                   780                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              147983.973077                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   157.995321                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    98.004679                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.617169                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.382831                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data        76618                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total          76618                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data        64502                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total         64502                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data          160                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          160                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data          150                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          150                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data       141120                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total          141120                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data       141120                       # number of overall hits
system.cpu1.dcache.overall_hits::total         141120                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data         1740                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total         1740                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data           47                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total           47                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data         1787                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total          1787                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data         1787                       # number of overall misses
system.cpu1.dcache.overall_misses::total         1787                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data    197051392                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    197051392                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data      4570077                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total      4570077                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data    201621469                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total    201621469                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data    201621469                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total    201621469                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data        78358                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total        78358                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data        64549                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total        64549                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data          160                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          160                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data          150                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          150                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data       142907                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total       142907                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data       142907                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total       142907                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.022206                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.022206                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000728                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000728                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.012505                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.012505                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.012505                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.012505                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 113247.926437                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 113247.926437                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 97235.680851                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 97235.680851                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 112826.787353                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 112826.787353                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 112826.787353                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 112826.787353                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks          223                       # number of writebacks
system.cpu1.dcache.writebacks::total              223                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data         1219                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total         1219                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data           44                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total           44                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data         1263                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total         1263                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data         1263                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total         1263                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data          521                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total          521                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data            3                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total            3                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data          524                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total          524                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data          524                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total          524                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data     47451685                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total     47451685                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data       198276                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total       198276                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data     47649961                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total     47649961                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data     47649961                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total     47649961                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.006649                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.006649                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000046                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000046                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.003667                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.003667                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.003667                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.003667                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 91078.090211                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 91078.090211                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data        66092                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total        66092                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 90935.040076                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 90935.040076                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 90935.040076                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 90935.040076                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               500.884513                       # Cycle average of tags in use
system.cpu2.icache.total_refs               732326928                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   507                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              1444431.810651                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    18.884513                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          482                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.030264                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.772436                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.802700                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst       111779                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total         111779                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst       111779                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total          111779                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst       111779                       # number of overall hits
system.cpu2.icache.overall_hits::total         111779                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           33                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           33                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           33                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            33                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           33                       # number of overall misses
system.cpu2.icache.overall_misses::total           33                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      5244057                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      5244057                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      5244057                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      5244057                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      5244057                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      5244057                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst       111812                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total       111812                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst       111812                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total       111812                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst       111812                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total       111812                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000295                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000295                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000295                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000295                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000295                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000295                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 158910.818182                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 158910.818182                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 158910.818182                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 158910.818182                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 158910.818182                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 158910.818182                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            8                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            8                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            8                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            8                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            8                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            8                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           25                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           25                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           25                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           25                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           25                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           25                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      4401854                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      4401854                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      4401854                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      4401854                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      4401854                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      4401854                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000224                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000224                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000224                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000224                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000224                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000224                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 176074.160000                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 176074.160000                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 176074.160000                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 176074.160000                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 176074.160000                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 176074.160000                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                   524                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               115427691                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                   780                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs              147984.219231                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   158.022094                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    97.977906                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.617274                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.382726                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data        76822                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total          76822                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data        64490                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total         64490                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data          160                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total          160                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data          150                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total          150                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data       141312                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total          141312                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data       141312                       # number of overall hits
system.cpu2.dcache.overall_hits::total         141312                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data         1740                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total         1740                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data           47                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total           47                       # number of WriteReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data         1787                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total          1787                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data         1787                       # number of overall misses
system.cpu2.dcache.overall_misses::total         1787                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data    199030697                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total    199030697                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data      4982261                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total      4982261                       # number of WriteReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data    204012958                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total    204012958                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data    204012958                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total    204012958                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data        78562                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total        78562                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data        64537                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total        64537                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data          160                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total          160                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data          150                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total          150                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data       143099                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total       143099                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data       143099                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total       143099                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.022148                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.022148                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.000728                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.000728                       # miss rate for WriteReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.012488                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.012488                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.012488                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.012488                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 114385.458046                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 114385.458046                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 106005.553191                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 106005.553191                       # average WriteReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 114165.057639                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 114165.057639                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 114165.057639                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 114165.057639                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks          214                       # number of writebacks
system.cpu2.dcache.writebacks::total              214                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data         1219                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total         1219                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data           44                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total           44                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data         1263                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total         1263                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data         1263                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total         1263                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data          521                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total          521                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::switch_cpus2.data            3                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total            3                       # number of WriteReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data          524                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total          524                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data          524                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total          524                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data     47819249                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total     47819249                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::switch_cpus2.data       208399                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total       208399                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data     48027648                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total     48027648                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data     48027648                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total     48027648                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.006632                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.006632                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::switch_cpus2.data     0.000046                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.000046                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.003662                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.003662                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.003662                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.003662                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 91783.587332                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 91783.587332                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus2.data 69466.333333                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 69466.333333                       # average WriteReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 91655.816794                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 91655.816794                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 91655.816794                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 91655.816794                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               488.589913                       # Cycle average of tags in use
system.cpu3.icache.total_refs               731806614                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   489                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              1496537.042945                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    13.589913                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          475                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.021779                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.761218                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.782997                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst       112948                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total         112948                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst       112948                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total          112948                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst       112948                       # number of overall hits
system.cpu3.icache.overall_hits::total         112948                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           15                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           15                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           15                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            15                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           15                       # number of overall misses
system.cpu3.icache.overall_misses::total           15                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst      2461018                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total      2461018                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst      2461018                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total      2461018                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst      2461018                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total      2461018                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst       112963                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total       112963                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst       112963                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total       112963                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst       112963                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total       112963                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000133                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000133                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000133                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000133                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000133                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000133                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 164067.866667                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 164067.866667                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 164067.866667                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 164067.866667                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 164067.866667                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 164067.866667                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst            1                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst            1                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst            1                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           14                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           14                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           14                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst      2217842                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total      2217842                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst      2217842                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total      2217842                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst      2217842                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total      2217842                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000124                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000124                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000124                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000124                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000124                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000124                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 158417.285714                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 158417.285714                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 158417.285714                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 158417.285714                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 158417.285714                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 158417.285714                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                   370                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               110531586                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                   626                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs              176568.028754                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   139.863639                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data   116.136361                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.546342                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.453658                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data        76397                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total          76397                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data        63743                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total         63743                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data          152                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total          152                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data          152                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total          152                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data       140140                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total          140140                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data       140140                       # number of overall hits
system.cpu3.dcache.overall_hits::total         140140                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data         1222                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total         1222                       # number of ReadReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data         1222                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total          1222                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data         1222                       # number of overall misses
system.cpu3.dcache.overall_misses::total         1222                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data    137931379                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total    137931379                       # number of ReadReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data    137931379                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total    137931379                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data    137931379                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total    137931379                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data        77619                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total        77619                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data        63743                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total        63743                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data          152                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total          152                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data          152                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total          152                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data       141362                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total       141362                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data       141362                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total       141362                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.015744                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.015744                       # miss rate for ReadReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.008644                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.008644                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.008644                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.008644                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 112873.468903                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 112873.468903                       # average ReadReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 112873.468903                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 112873.468903                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 112873.468903                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 112873.468903                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks           87                       # number of writebacks
system.cpu3.dcache.writebacks::total               87                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data          852                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total          852                       # number of ReadReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data          852                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total          852                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data          852                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total          852                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data          370                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total          370                       # number of ReadReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data          370                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total          370                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data          370                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total          370                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data     34087803                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total     34087803                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data     34087803                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total     34087803                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data     34087803                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total     34087803                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.004767                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.004767                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.002617                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.002617                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.002617                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.002617                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 92129.197297                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 92129.197297                       # average ReadReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 92129.197297                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 92129.197297                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 92129.197297                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 92129.197297                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dtb.inst_hits                           0                       # ITB inst hits
system.cpu4.dtb.inst_misses                         0                       # ITB inst misses
system.cpu4.dtb.read_hits                           0                       # DTB read hits
system.cpu4.dtb.read_misses                         0                       # DTB read misses
system.cpu4.dtb.write_hits                          0                       # DTB write hits
system.cpu4.dtb.write_misses                        0                       # DTB write misses
system.cpu4.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.dtb.read_accesses                       0                       # DTB read accesses
system.cpu4.dtb.write_accesses                      0                       # DTB write accesses
system.cpu4.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.dtb.hits                                0                       # DTB hits
system.cpu4.dtb.misses                              0                       # DTB misses
system.cpu4.dtb.accesses                            0                       # DTB accesses
system.cpu4.itb.inst_hits                           0                       # ITB inst hits
system.cpu4.itb.inst_misses                         0                       # ITB inst misses
system.cpu4.itb.read_hits                           0                       # DTB read hits
system.cpu4.itb.read_misses                         0                       # DTB read misses
system.cpu4.itb.write_hits                          0                       # DTB write hits
system.cpu4.itb.write_misses                        0                       # DTB write misses
system.cpu4.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.itb.read_accesses                       0                       # DTB read accesses
system.cpu4.itb.write_accesses                      0                       # DTB write accesses
system.cpu4.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.itb.hits                                0                       # DTB hits
system.cpu4.itb.misses                              0                       # DTB misses
system.cpu4.itb.accesses                            0                       # DTB accesses
system.cpu4.numCycles                               0                       # number of cpu cycles simulated
system.cpu4.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu4.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu4.committedInsts                          0                       # Number of instructions committed
system.cpu4.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu4.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu4.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu4.num_func_calls                          0                       # number of times a function call or return occured
system.cpu4.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu4.num_int_insts                           0                       # number of integer instructions
system.cpu4.num_fp_insts                            0                       # number of float instructions
system.cpu4.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu4.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu4.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu4.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu4.num_mem_refs                            0                       # number of memory refs
system.cpu4.num_load_insts                          0                       # Number of load instructions
system.cpu4.num_store_insts                         0                       # Number of store instructions
system.cpu4.num_idle_cycles                         0                       # Number of idle cycles
system.cpu4.num_busy_cycles                         0                       # Number of busy cycles
system.cpu4.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu4.idle_fraction                           0                       # Percentage of idle cycles
system.cpu4.icache.replacements                     0                       # number of replacements
system.cpu4.icache.tagsinuse               501.684488                       # Cycle average of tags in use
system.cpu4.icache.total_refs               735400407                       # Total number of references to valid blocks.
system.cpu4.icache.sampled_refs                   502                       # Sample count of references to valid blocks.
system.cpu4.icache.avg_refs              1464941.049801                       # Average number of references to valid blocks.
system.cpu4.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu4.icache.occ_blocks::switch_cpus4.inst    12.684488                       # Average occupied blocks per requestor
system.cpu4.icache.occ_blocks::cpu4.inst          489                       # Average occupied blocks per requestor
system.cpu4.icache.occ_percent::switch_cpus4.inst     0.020328                       # Average percentage of cache occupancy
system.cpu4.icache.occ_percent::cpu4.inst     0.783654                       # Average percentage of cache occupancy
system.cpu4.icache.occ_percent::total        0.803982                       # Average percentage of cache occupancy
system.cpu4.icache.ReadReq_hits::switch_cpus4.inst       109420                       # number of ReadReq hits
system.cpu4.icache.ReadReq_hits::total         109420                       # number of ReadReq hits
system.cpu4.icache.demand_hits::switch_cpus4.inst       109420                       # number of demand (read+write) hits
system.cpu4.icache.demand_hits::total          109420                       # number of demand (read+write) hits
system.cpu4.icache.overall_hits::switch_cpus4.inst       109420                       # number of overall hits
system.cpu4.icache.overall_hits::total         109420                       # number of overall hits
system.cpu4.icache.ReadReq_misses::switch_cpus4.inst           16                       # number of ReadReq misses
system.cpu4.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu4.icache.demand_misses::switch_cpus4.inst           16                       # number of demand (read+write) misses
system.cpu4.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu4.icache.overall_misses::switch_cpus4.inst           16                       # number of overall misses
system.cpu4.icache.overall_misses::total           16                       # number of overall misses
system.cpu4.icache.ReadReq_miss_latency::switch_cpus4.inst      2267094                       # number of ReadReq miss cycles
system.cpu4.icache.ReadReq_miss_latency::total      2267094                       # number of ReadReq miss cycles
system.cpu4.icache.demand_miss_latency::switch_cpus4.inst      2267094                       # number of demand (read+write) miss cycles
system.cpu4.icache.demand_miss_latency::total      2267094                       # number of demand (read+write) miss cycles
system.cpu4.icache.overall_miss_latency::switch_cpus4.inst      2267094                       # number of overall miss cycles
system.cpu4.icache.overall_miss_latency::total      2267094                       # number of overall miss cycles
system.cpu4.icache.ReadReq_accesses::switch_cpus4.inst       109436                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.ReadReq_accesses::total       109436                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.demand_accesses::switch_cpus4.inst       109436                       # number of demand (read+write) accesses
system.cpu4.icache.demand_accesses::total       109436                       # number of demand (read+write) accesses
system.cpu4.icache.overall_accesses::switch_cpus4.inst       109436                       # number of overall (read+write) accesses
system.cpu4.icache.overall_accesses::total       109436                       # number of overall (read+write) accesses
system.cpu4.icache.ReadReq_miss_rate::switch_cpus4.inst     0.000146                       # miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_miss_rate::total     0.000146                       # miss rate for ReadReq accesses
system.cpu4.icache.demand_miss_rate::switch_cpus4.inst     0.000146                       # miss rate for demand accesses
system.cpu4.icache.demand_miss_rate::total     0.000146                       # miss rate for demand accesses
system.cpu4.icache.overall_miss_rate::switch_cpus4.inst     0.000146                       # miss rate for overall accesses
system.cpu4.icache.overall_miss_rate::total     0.000146                       # miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_miss_latency::switch_cpus4.inst 141693.375000                       # average ReadReq miss latency
system.cpu4.icache.ReadReq_avg_miss_latency::total 141693.375000                       # average ReadReq miss latency
system.cpu4.icache.demand_avg_miss_latency::switch_cpus4.inst 141693.375000                       # average overall miss latency
system.cpu4.icache.demand_avg_miss_latency::total 141693.375000                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::switch_cpus4.inst 141693.375000                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::total 141693.375000                       # average overall miss latency
system.cpu4.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.icache.fast_writes                      0                       # number of fast writes performed
system.cpu4.icache.cache_copies                     0                       # number of cache copies performed
system.cpu4.icache.ReadReq_mshr_hits::switch_cpus4.inst            3                       # number of ReadReq MSHR hits
system.cpu4.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu4.icache.demand_mshr_hits::switch_cpus4.inst            3                       # number of demand (read+write) MSHR hits
system.cpu4.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu4.icache.overall_mshr_hits::switch_cpus4.inst            3                       # number of overall MSHR hits
system.cpu4.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu4.icache.ReadReq_mshr_misses::switch_cpus4.inst           13                       # number of ReadReq MSHR misses
system.cpu4.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu4.icache.demand_mshr_misses::switch_cpus4.inst           13                       # number of demand (read+write) MSHR misses
system.cpu4.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu4.icache.overall_mshr_misses::switch_cpus4.inst           13                       # number of overall MSHR misses
system.cpu4.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu4.icache.ReadReq_mshr_miss_latency::switch_cpus4.inst      1989580                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_latency::total      1989580                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::switch_cpus4.inst      1989580                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::total      1989580                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::switch_cpus4.inst      1989580                       # number of overall MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::total      1989580                       # number of overall MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_rate::switch_cpus4.inst     0.000119                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_mshr_miss_rate::total     0.000119                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.demand_mshr_miss_rate::switch_cpus4.inst     0.000119                       # mshr miss rate for demand accesses
system.cpu4.icache.demand_mshr_miss_rate::total     0.000119                       # mshr miss rate for demand accesses
system.cpu4.icache.overall_mshr_miss_rate::switch_cpus4.inst     0.000119                       # mshr miss rate for overall accesses
system.cpu4.icache.overall_mshr_miss_rate::total     0.000119                       # mshr miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst 153044.615385                       # average ReadReq mshr miss latency
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::total 153044.615385                       # average ReadReq mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::switch_cpus4.inst 153044.615385                       # average overall mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::total 153044.615385                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::switch_cpus4.inst 153044.615385                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::total 153044.615385                       # average overall mshr miss latency
system.cpu4.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dcache.replacements                   973                       # number of replacements
system.cpu4.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu4.dcache.total_refs               122589100                       # Total number of references to valid blocks.
system.cpu4.dcache.sampled_refs                  1229                       # Sample count of references to valid blocks.
system.cpu4.dcache.avg_refs              99747.030106                       # Average number of references to valid blocks.
system.cpu4.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu4.dcache.occ_blocks::switch_cpus4.data   190.342807                       # Average occupied blocks per requestor
system.cpu4.dcache.occ_blocks::cpu4.data    65.657193                       # Average occupied blocks per requestor
system.cpu4.dcache.occ_percent::switch_cpus4.data     0.743527                       # Average percentage of cache occupancy
system.cpu4.dcache.occ_percent::cpu4.data     0.256473                       # Average percentage of cache occupancy
system.cpu4.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu4.dcache.ReadReq_hits::switch_cpus4.data        82440                       # number of ReadReq hits
system.cpu4.dcache.ReadReq_hits::total          82440                       # number of ReadReq hits
system.cpu4.dcache.WriteReq_hits::switch_cpus4.data        66607                       # number of WriteReq hits
system.cpu4.dcache.WriteReq_hits::total         66607                       # number of WriteReq hits
system.cpu4.dcache.LoadLockedReq_hits::switch_cpus4.data          133                       # number of LoadLockedReq hits
system.cpu4.dcache.LoadLockedReq_hits::total          133                       # number of LoadLockedReq hits
system.cpu4.dcache.StoreCondReq_hits::switch_cpus4.data          132                       # number of StoreCondReq hits
system.cpu4.dcache.StoreCondReq_hits::total          132                       # number of StoreCondReq hits
system.cpu4.dcache.demand_hits::switch_cpus4.data       149047                       # number of demand (read+write) hits
system.cpu4.dcache.demand_hits::total          149047                       # number of demand (read+write) hits
system.cpu4.dcache.overall_hits::switch_cpus4.data       149047                       # number of overall hits
system.cpu4.dcache.overall_hits::total         149047                       # number of overall hits
system.cpu4.dcache.ReadReq_misses::switch_cpus4.data         2196                       # number of ReadReq misses
system.cpu4.dcache.ReadReq_misses::total         2196                       # number of ReadReq misses
system.cpu4.dcache.WriteReq_misses::switch_cpus4.data          340                       # number of WriteReq misses
system.cpu4.dcache.WriteReq_misses::total          340                       # number of WriteReq misses
system.cpu4.dcache.demand_misses::switch_cpus4.data         2536                       # number of demand (read+write) misses
system.cpu4.dcache.demand_misses::total          2536                       # number of demand (read+write) misses
system.cpu4.dcache.overall_misses::switch_cpus4.data         2536                       # number of overall misses
system.cpu4.dcache.overall_misses::total         2536                       # number of overall misses
system.cpu4.dcache.ReadReq_miss_latency::switch_cpus4.data    278283049                       # number of ReadReq miss cycles
system.cpu4.dcache.ReadReq_miss_latency::total    278283049                       # number of ReadReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::switch_cpus4.data     60776834                       # number of WriteReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::total     60776834                       # number of WriteReq miss cycles
system.cpu4.dcache.demand_miss_latency::switch_cpus4.data    339059883                       # number of demand (read+write) miss cycles
system.cpu4.dcache.demand_miss_latency::total    339059883                       # number of demand (read+write) miss cycles
system.cpu4.dcache.overall_miss_latency::switch_cpus4.data    339059883                       # number of overall miss cycles
system.cpu4.dcache.overall_miss_latency::total    339059883                       # number of overall miss cycles
system.cpu4.dcache.ReadReq_accesses::switch_cpus4.data        84636                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.ReadReq_accesses::total        84636                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::switch_cpus4.data        66947                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::total        66947                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::switch_cpus4.data          133                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::total          133                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::switch_cpus4.data          132                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::total          132                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.demand_accesses::switch_cpus4.data       151583                       # number of demand (read+write) accesses
system.cpu4.dcache.demand_accesses::total       151583                       # number of demand (read+write) accesses
system.cpu4.dcache.overall_accesses::switch_cpus4.data       151583                       # number of overall (read+write) accesses
system.cpu4.dcache.overall_accesses::total       151583                       # number of overall (read+write) accesses
system.cpu4.dcache.ReadReq_miss_rate::switch_cpus4.data     0.025946                       # miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_miss_rate::total     0.025946                       # miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_miss_rate::switch_cpus4.data     0.005079                       # miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_miss_rate::total     0.005079                       # miss rate for WriteReq accesses
system.cpu4.dcache.demand_miss_rate::switch_cpus4.data     0.016730                       # miss rate for demand accesses
system.cpu4.dcache.demand_miss_rate::total     0.016730                       # miss rate for demand accesses
system.cpu4.dcache.overall_miss_rate::switch_cpus4.data     0.016730                       # miss rate for overall accesses
system.cpu4.dcache.overall_miss_rate::total     0.016730                       # miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_miss_latency::switch_cpus4.data 126722.699909                       # average ReadReq miss latency
system.cpu4.dcache.ReadReq_avg_miss_latency::total 126722.699909                       # average ReadReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::switch_cpus4.data 178755.394118                       # average WriteReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::total 178755.394118                       # average WriteReq miss latency
system.cpu4.dcache.demand_avg_miss_latency::switch_cpus4.data 133698.692035                       # average overall miss latency
system.cpu4.dcache.demand_avg_miss_latency::total 133698.692035                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::switch_cpus4.data 133698.692035                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::total 133698.692035                       # average overall miss latency
system.cpu4.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu4.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu4.dcache.writebacks::writebacks          487                       # number of writebacks
system.cpu4.dcache.writebacks::total              487                       # number of writebacks
system.cpu4.dcache.ReadReq_mshr_hits::switch_cpus4.data         1269                       # number of ReadReq MSHR hits
system.cpu4.dcache.ReadReq_mshr_hits::total         1269                       # number of ReadReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::switch_cpus4.data          294                       # number of WriteReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::total          294                       # number of WriteReq MSHR hits
system.cpu4.dcache.demand_mshr_hits::switch_cpus4.data         1563                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.demand_mshr_hits::total         1563                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.overall_mshr_hits::switch_cpus4.data         1563                       # number of overall MSHR hits
system.cpu4.dcache.overall_mshr_hits::total         1563                       # number of overall MSHR hits
system.cpu4.dcache.ReadReq_mshr_misses::switch_cpus4.data          927                       # number of ReadReq MSHR misses
system.cpu4.dcache.ReadReq_mshr_misses::total          927                       # number of ReadReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::switch_cpus4.data           46                       # number of WriteReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::total           46                       # number of WriteReq MSHR misses
system.cpu4.dcache.demand_mshr_misses::switch_cpus4.data          973                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.demand_mshr_misses::total          973                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.overall_mshr_misses::switch_cpus4.data          973                       # number of overall MSHR misses
system.cpu4.dcache.overall_mshr_misses::total          973                       # number of overall MSHR misses
system.cpu4.dcache.ReadReq_mshr_miss_latency::switch_cpus4.data    100758793                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_latency::total    100758793                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::switch_cpus4.data      7360327                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::total      7360327                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::switch_cpus4.data    108119120                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::total    108119120                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::switch_cpus4.data    108119120                       # number of overall MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::total    108119120                       # number of overall MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_rate::switch_cpus4.data     0.010953                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_mshr_miss_rate::total     0.010953                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::switch_cpus4.data     0.000687                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::total     0.000687                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.demand_mshr_miss_rate::switch_cpus4.data     0.006419                       # mshr miss rate for demand accesses
system.cpu4.dcache.demand_mshr_miss_rate::total     0.006419                       # mshr miss rate for demand accesses
system.cpu4.dcache.overall_mshr_miss_rate::switch_cpus4.data     0.006419                       # mshr miss rate for overall accesses
system.cpu4.dcache.overall_mshr_miss_rate::total     0.006419                       # mshr miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus4.data 108693.412082                       # average ReadReq mshr miss latency
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::total 108693.412082                       # average ReadReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus4.data 160007.108696                       # average WriteReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::total 160007.108696                       # average WriteReq mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::switch_cpus4.data 111119.342240                       # average overall mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::total 111119.342240                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::switch_cpus4.data 111119.342240                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::total 111119.342240                       # average overall mshr miss latency
system.cpu4.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dtb.inst_hits                           0                       # ITB inst hits
system.cpu5.dtb.inst_misses                         0                       # ITB inst misses
system.cpu5.dtb.read_hits                           0                       # DTB read hits
system.cpu5.dtb.read_misses                         0                       # DTB read misses
system.cpu5.dtb.write_hits                          0                       # DTB write hits
system.cpu5.dtb.write_misses                        0                       # DTB write misses
system.cpu5.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.dtb.read_accesses                       0                       # DTB read accesses
system.cpu5.dtb.write_accesses                      0                       # DTB write accesses
system.cpu5.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.dtb.hits                                0                       # DTB hits
system.cpu5.dtb.misses                              0                       # DTB misses
system.cpu5.dtb.accesses                            0                       # DTB accesses
system.cpu5.itb.inst_hits                           0                       # ITB inst hits
system.cpu5.itb.inst_misses                         0                       # ITB inst misses
system.cpu5.itb.read_hits                           0                       # DTB read hits
system.cpu5.itb.read_misses                         0                       # DTB read misses
system.cpu5.itb.write_hits                          0                       # DTB write hits
system.cpu5.itb.write_misses                        0                       # DTB write misses
system.cpu5.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.itb.read_accesses                       0                       # DTB read accesses
system.cpu5.itb.write_accesses                      0                       # DTB write accesses
system.cpu5.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.itb.hits                                0                       # DTB hits
system.cpu5.itb.misses                              0                       # DTB misses
system.cpu5.itb.accesses                            0                       # DTB accesses
system.cpu5.numCycles                               0                       # number of cpu cycles simulated
system.cpu5.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu5.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu5.committedInsts                          0                       # Number of instructions committed
system.cpu5.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu5.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu5.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu5.num_func_calls                          0                       # number of times a function call or return occured
system.cpu5.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu5.num_int_insts                           0                       # number of integer instructions
system.cpu5.num_fp_insts                            0                       # number of float instructions
system.cpu5.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu5.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu5.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu5.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu5.num_mem_refs                            0                       # number of memory refs
system.cpu5.num_load_insts                          0                       # Number of load instructions
system.cpu5.num_store_insts                         0                       # Number of store instructions
system.cpu5.num_idle_cycles                         0                       # Number of idle cycles
system.cpu5.num_busy_cycles                         0                       # Number of busy cycles
system.cpu5.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu5.idle_fraction                           0                       # Percentage of idle cycles
system.cpu5.icache.replacements                     0                       # number of replacements
system.cpu5.icache.tagsinuse               488.589982                       # Cycle average of tags in use
system.cpu5.icache.total_refs               731806674                       # Total number of references to valid blocks.
system.cpu5.icache.sampled_refs                   489                       # Sample count of references to valid blocks.
system.cpu5.icache.avg_refs              1496537.165644                       # Average number of references to valid blocks.
system.cpu5.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu5.icache.occ_blocks::switch_cpus5.inst    13.589982                       # Average occupied blocks per requestor
system.cpu5.icache.occ_blocks::cpu5.inst          475                       # Average occupied blocks per requestor
system.cpu5.icache.occ_percent::switch_cpus5.inst     0.021779                       # Average percentage of cache occupancy
system.cpu5.icache.occ_percent::cpu5.inst     0.761218                       # Average percentage of cache occupancy
system.cpu5.icache.occ_percent::total        0.782997                       # Average percentage of cache occupancy
system.cpu5.icache.ReadReq_hits::switch_cpus5.inst       113008                       # number of ReadReq hits
system.cpu5.icache.ReadReq_hits::total         113008                       # number of ReadReq hits
system.cpu5.icache.demand_hits::switch_cpus5.inst       113008                       # number of demand (read+write) hits
system.cpu5.icache.demand_hits::total          113008                       # number of demand (read+write) hits
system.cpu5.icache.overall_hits::switch_cpus5.inst       113008                       # number of overall hits
system.cpu5.icache.overall_hits::total         113008                       # number of overall hits
system.cpu5.icache.ReadReq_misses::switch_cpus5.inst           15                       # number of ReadReq misses
system.cpu5.icache.ReadReq_misses::total           15                       # number of ReadReq misses
system.cpu5.icache.demand_misses::switch_cpus5.inst           15                       # number of demand (read+write) misses
system.cpu5.icache.demand_misses::total            15                       # number of demand (read+write) misses
system.cpu5.icache.overall_misses::switch_cpus5.inst           15                       # number of overall misses
system.cpu5.icache.overall_misses::total           15                       # number of overall misses
system.cpu5.icache.ReadReq_miss_latency::switch_cpus5.inst      2616668                       # number of ReadReq miss cycles
system.cpu5.icache.ReadReq_miss_latency::total      2616668                       # number of ReadReq miss cycles
system.cpu5.icache.demand_miss_latency::switch_cpus5.inst      2616668                       # number of demand (read+write) miss cycles
system.cpu5.icache.demand_miss_latency::total      2616668                       # number of demand (read+write) miss cycles
system.cpu5.icache.overall_miss_latency::switch_cpus5.inst      2616668                       # number of overall miss cycles
system.cpu5.icache.overall_miss_latency::total      2616668                       # number of overall miss cycles
system.cpu5.icache.ReadReq_accesses::switch_cpus5.inst       113023                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.ReadReq_accesses::total       113023                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.demand_accesses::switch_cpus5.inst       113023                       # number of demand (read+write) accesses
system.cpu5.icache.demand_accesses::total       113023                       # number of demand (read+write) accesses
system.cpu5.icache.overall_accesses::switch_cpus5.inst       113023                       # number of overall (read+write) accesses
system.cpu5.icache.overall_accesses::total       113023                       # number of overall (read+write) accesses
system.cpu5.icache.ReadReq_miss_rate::switch_cpus5.inst     0.000133                       # miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_miss_rate::total     0.000133                       # miss rate for ReadReq accesses
system.cpu5.icache.demand_miss_rate::switch_cpus5.inst     0.000133                       # miss rate for demand accesses
system.cpu5.icache.demand_miss_rate::total     0.000133                       # miss rate for demand accesses
system.cpu5.icache.overall_miss_rate::switch_cpus5.inst     0.000133                       # miss rate for overall accesses
system.cpu5.icache.overall_miss_rate::total     0.000133                       # miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_miss_latency::switch_cpus5.inst 174444.533333                       # average ReadReq miss latency
system.cpu5.icache.ReadReq_avg_miss_latency::total 174444.533333                       # average ReadReq miss latency
system.cpu5.icache.demand_avg_miss_latency::switch_cpus5.inst 174444.533333                       # average overall miss latency
system.cpu5.icache.demand_avg_miss_latency::total 174444.533333                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::switch_cpus5.inst 174444.533333                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::total 174444.533333                       # average overall miss latency
system.cpu5.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.icache.fast_writes                      0                       # number of fast writes performed
system.cpu5.icache.cache_copies                     0                       # number of cache copies performed
system.cpu5.icache.ReadReq_mshr_hits::switch_cpus5.inst            1                       # number of ReadReq MSHR hits
system.cpu5.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu5.icache.demand_mshr_hits::switch_cpus5.inst            1                       # number of demand (read+write) MSHR hits
system.cpu5.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu5.icache.overall_mshr_hits::switch_cpus5.inst            1                       # number of overall MSHR hits
system.cpu5.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu5.icache.ReadReq_mshr_misses::switch_cpus5.inst           14                       # number of ReadReq MSHR misses
system.cpu5.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu5.icache.demand_mshr_misses::switch_cpus5.inst           14                       # number of demand (read+write) MSHR misses
system.cpu5.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu5.icache.overall_mshr_misses::switch_cpus5.inst           14                       # number of overall MSHR misses
system.cpu5.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu5.icache.ReadReq_mshr_miss_latency::switch_cpus5.inst      2356772                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_latency::total      2356772                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::switch_cpus5.inst      2356772                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::total      2356772                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::switch_cpus5.inst      2356772                       # number of overall MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::total      2356772                       # number of overall MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_rate::switch_cpus5.inst     0.000124                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_mshr_miss_rate::total     0.000124                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.demand_mshr_miss_rate::switch_cpus5.inst     0.000124                       # mshr miss rate for demand accesses
system.cpu5.icache.demand_mshr_miss_rate::total     0.000124                       # mshr miss rate for demand accesses
system.cpu5.icache.overall_mshr_miss_rate::switch_cpus5.inst     0.000124                       # mshr miss rate for overall accesses
system.cpu5.icache.overall_mshr_miss_rate::total     0.000124                       # mshr miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst 168340.857143                       # average ReadReq mshr miss latency
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::total 168340.857143                       # average ReadReq mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::switch_cpus5.inst 168340.857143                       # average overall mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::total 168340.857143                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::switch_cpus5.inst 168340.857143                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::total 168340.857143                       # average overall mshr miss latency
system.cpu5.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dcache.replacements                   370                       # number of replacements
system.cpu5.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu5.dcache.total_refs               110531671                       # Total number of references to valid blocks.
system.cpu5.dcache.sampled_refs                   626                       # Sample count of references to valid blocks.
system.cpu5.dcache.avg_refs              176568.164537                       # Average number of references to valid blocks.
system.cpu5.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu5.dcache.occ_blocks::switch_cpus5.data   139.893615                       # Average occupied blocks per requestor
system.cpu5.dcache.occ_blocks::cpu5.data   116.106385                       # Average occupied blocks per requestor
system.cpu5.dcache.occ_percent::switch_cpus5.data     0.546459                       # Average percentage of cache occupancy
system.cpu5.dcache.occ_percent::cpu5.data     0.453541                       # Average percentage of cache occupancy
system.cpu5.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu5.dcache.ReadReq_hits::switch_cpus5.data        76445                       # number of ReadReq hits
system.cpu5.dcache.ReadReq_hits::total          76445                       # number of ReadReq hits
system.cpu5.dcache.WriteReq_hits::switch_cpus5.data        63780                       # number of WriteReq hits
system.cpu5.dcache.WriteReq_hits::total         63780                       # number of WriteReq hits
system.cpu5.dcache.LoadLockedReq_hits::switch_cpus5.data          152                       # number of LoadLockedReq hits
system.cpu5.dcache.LoadLockedReq_hits::total          152                       # number of LoadLockedReq hits
system.cpu5.dcache.StoreCondReq_hits::switch_cpus5.data          152                       # number of StoreCondReq hits
system.cpu5.dcache.StoreCondReq_hits::total          152                       # number of StoreCondReq hits
system.cpu5.dcache.demand_hits::switch_cpus5.data       140225                       # number of demand (read+write) hits
system.cpu5.dcache.demand_hits::total          140225                       # number of demand (read+write) hits
system.cpu5.dcache.overall_hits::switch_cpus5.data       140225                       # number of overall hits
system.cpu5.dcache.overall_hits::total         140225                       # number of overall hits
system.cpu5.dcache.ReadReq_misses::switch_cpus5.data         1222                       # number of ReadReq misses
system.cpu5.dcache.ReadReq_misses::total         1222                       # number of ReadReq misses
system.cpu5.dcache.demand_misses::switch_cpus5.data         1222                       # number of demand (read+write) misses
system.cpu5.dcache.demand_misses::total          1222                       # number of demand (read+write) misses
system.cpu5.dcache.overall_misses::switch_cpus5.data         1222                       # number of overall misses
system.cpu5.dcache.overall_misses::total         1222                       # number of overall misses
system.cpu5.dcache.ReadReq_miss_latency::switch_cpus5.data    136694959                       # number of ReadReq miss cycles
system.cpu5.dcache.ReadReq_miss_latency::total    136694959                       # number of ReadReq miss cycles
system.cpu5.dcache.demand_miss_latency::switch_cpus5.data    136694959                       # number of demand (read+write) miss cycles
system.cpu5.dcache.demand_miss_latency::total    136694959                       # number of demand (read+write) miss cycles
system.cpu5.dcache.overall_miss_latency::switch_cpus5.data    136694959                       # number of overall miss cycles
system.cpu5.dcache.overall_miss_latency::total    136694959                       # number of overall miss cycles
system.cpu5.dcache.ReadReq_accesses::switch_cpus5.data        77667                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.ReadReq_accesses::total        77667                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::switch_cpus5.data        63780                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::total        63780                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::switch_cpus5.data          152                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::total          152                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::switch_cpus5.data          152                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::total          152                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.demand_accesses::switch_cpus5.data       141447                       # number of demand (read+write) accesses
system.cpu5.dcache.demand_accesses::total       141447                       # number of demand (read+write) accesses
system.cpu5.dcache.overall_accesses::switch_cpus5.data       141447                       # number of overall (read+write) accesses
system.cpu5.dcache.overall_accesses::total       141447                       # number of overall (read+write) accesses
system.cpu5.dcache.ReadReq_miss_rate::switch_cpus5.data     0.015734                       # miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_miss_rate::total     0.015734                       # miss rate for ReadReq accesses
system.cpu5.dcache.demand_miss_rate::switch_cpus5.data     0.008639                       # miss rate for demand accesses
system.cpu5.dcache.demand_miss_rate::total     0.008639                       # miss rate for demand accesses
system.cpu5.dcache.overall_miss_rate::switch_cpus5.data     0.008639                       # miss rate for overall accesses
system.cpu5.dcache.overall_miss_rate::total     0.008639                       # miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_miss_latency::switch_cpus5.data 111861.668576                       # average ReadReq miss latency
system.cpu5.dcache.ReadReq_avg_miss_latency::total 111861.668576                       # average ReadReq miss latency
system.cpu5.dcache.demand_avg_miss_latency::switch_cpus5.data 111861.668576                       # average overall miss latency
system.cpu5.dcache.demand_avg_miss_latency::total 111861.668576                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::switch_cpus5.data 111861.668576                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::total 111861.668576                       # average overall miss latency
system.cpu5.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu5.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu5.dcache.writebacks::writebacks           87                       # number of writebacks
system.cpu5.dcache.writebacks::total               87                       # number of writebacks
system.cpu5.dcache.ReadReq_mshr_hits::switch_cpus5.data          852                       # number of ReadReq MSHR hits
system.cpu5.dcache.ReadReq_mshr_hits::total          852                       # number of ReadReq MSHR hits
system.cpu5.dcache.demand_mshr_hits::switch_cpus5.data          852                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.demand_mshr_hits::total          852                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.overall_mshr_hits::switch_cpus5.data          852                       # number of overall MSHR hits
system.cpu5.dcache.overall_mshr_hits::total          852                       # number of overall MSHR hits
system.cpu5.dcache.ReadReq_mshr_misses::switch_cpus5.data          370                       # number of ReadReq MSHR misses
system.cpu5.dcache.ReadReq_mshr_misses::total          370                       # number of ReadReq MSHR misses
system.cpu5.dcache.demand_mshr_misses::switch_cpus5.data          370                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.demand_mshr_misses::total          370                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.overall_mshr_misses::switch_cpus5.data          370                       # number of overall MSHR misses
system.cpu5.dcache.overall_mshr_misses::total          370                       # number of overall MSHR misses
system.cpu5.dcache.ReadReq_mshr_miss_latency::switch_cpus5.data     33616329                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_latency::total     33616329                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::switch_cpus5.data     33616329                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::total     33616329                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::switch_cpus5.data     33616329                       # number of overall MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::total     33616329                       # number of overall MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_rate::switch_cpus5.data     0.004764                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_mshr_miss_rate::total     0.004764                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.demand_mshr_miss_rate::switch_cpus5.data     0.002616                       # mshr miss rate for demand accesses
system.cpu5.dcache.demand_mshr_miss_rate::total     0.002616                       # mshr miss rate for demand accesses
system.cpu5.dcache.overall_mshr_miss_rate::switch_cpus5.data     0.002616                       # mshr miss rate for overall accesses
system.cpu5.dcache.overall_mshr_miss_rate::total     0.002616                       # mshr miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus5.data 90854.943243                       # average ReadReq mshr miss latency
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::total 90854.943243                       # average ReadReq mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::switch_cpus5.data 90854.943243                       # average overall mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::total 90854.943243                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::switch_cpus5.data 90854.943243                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::total 90854.943243                       # average overall mshr miss latency
system.cpu5.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dtb.inst_hits                           0                       # ITB inst hits
system.cpu6.dtb.inst_misses                         0                       # ITB inst misses
system.cpu6.dtb.read_hits                           0                       # DTB read hits
system.cpu6.dtb.read_misses                         0                       # DTB read misses
system.cpu6.dtb.write_hits                          0                       # DTB write hits
system.cpu6.dtb.write_misses                        0                       # DTB write misses
system.cpu6.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.dtb.read_accesses                       0                       # DTB read accesses
system.cpu6.dtb.write_accesses                      0                       # DTB write accesses
system.cpu6.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.dtb.hits                                0                       # DTB hits
system.cpu6.dtb.misses                              0                       # DTB misses
system.cpu6.dtb.accesses                            0                       # DTB accesses
system.cpu6.itb.inst_hits                           0                       # ITB inst hits
system.cpu6.itb.inst_misses                         0                       # ITB inst misses
system.cpu6.itb.read_hits                           0                       # DTB read hits
system.cpu6.itb.read_misses                         0                       # DTB read misses
system.cpu6.itb.write_hits                          0                       # DTB write hits
system.cpu6.itb.write_misses                        0                       # DTB write misses
system.cpu6.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.itb.read_accesses                       0                       # DTB read accesses
system.cpu6.itb.write_accesses                      0                       # DTB write accesses
system.cpu6.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.itb.hits                                0                       # DTB hits
system.cpu6.itb.misses                              0                       # DTB misses
system.cpu6.itb.accesses                            0                       # DTB accesses
system.cpu6.numCycles                               0                       # number of cpu cycles simulated
system.cpu6.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu6.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu6.committedInsts                          0                       # Number of instructions committed
system.cpu6.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu6.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu6.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu6.num_func_calls                          0                       # number of times a function call or return occured
system.cpu6.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu6.num_int_insts                           0                       # number of integer instructions
system.cpu6.num_fp_insts                            0                       # number of float instructions
system.cpu6.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu6.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu6.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu6.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu6.num_mem_refs                            0                       # number of memory refs
system.cpu6.num_load_insts                          0                       # Number of load instructions
system.cpu6.num_store_insts                         0                       # Number of store instructions
system.cpu6.num_idle_cycles                         0                       # Number of idle cycles
system.cpu6.num_busy_cycles                         0                       # Number of busy cycles
system.cpu6.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu6.idle_fraction                           0                       # Percentage of idle cycles
system.cpu6.icache.replacements                     0                       # number of replacements
system.cpu6.icache.tagsinuse               501.683837                       # Cycle average of tags in use
system.cpu6.icache.total_refs               735400435                       # Total number of references to valid blocks.
system.cpu6.icache.sampled_refs                   502                       # Sample count of references to valid blocks.
system.cpu6.icache.avg_refs              1464941.105578                       # Average number of references to valid blocks.
system.cpu6.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu6.icache.occ_blocks::switch_cpus6.inst    12.683837                       # Average occupied blocks per requestor
system.cpu6.icache.occ_blocks::cpu6.inst          489                       # Average occupied blocks per requestor
system.cpu6.icache.occ_percent::switch_cpus6.inst     0.020327                       # Average percentage of cache occupancy
system.cpu6.icache.occ_percent::cpu6.inst     0.783654                       # Average percentage of cache occupancy
system.cpu6.icache.occ_percent::total        0.803981                       # Average percentage of cache occupancy
system.cpu6.icache.ReadReq_hits::switch_cpus6.inst       109448                       # number of ReadReq hits
system.cpu6.icache.ReadReq_hits::total         109448                       # number of ReadReq hits
system.cpu6.icache.demand_hits::switch_cpus6.inst       109448                       # number of demand (read+write) hits
system.cpu6.icache.demand_hits::total          109448                       # number of demand (read+write) hits
system.cpu6.icache.overall_hits::switch_cpus6.inst       109448                       # number of overall hits
system.cpu6.icache.overall_hits::total         109448                       # number of overall hits
system.cpu6.icache.ReadReq_misses::switch_cpus6.inst           16                       # number of ReadReq misses
system.cpu6.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu6.icache.demand_misses::switch_cpus6.inst           16                       # number of demand (read+write) misses
system.cpu6.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu6.icache.overall_misses::switch_cpus6.inst           16                       # number of overall misses
system.cpu6.icache.overall_misses::total           16                       # number of overall misses
system.cpu6.icache.ReadReq_miss_latency::switch_cpus6.inst      2341319                       # number of ReadReq miss cycles
system.cpu6.icache.ReadReq_miss_latency::total      2341319                       # number of ReadReq miss cycles
system.cpu6.icache.demand_miss_latency::switch_cpus6.inst      2341319                       # number of demand (read+write) miss cycles
system.cpu6.icache.demand_miss_latency::total      2341319                       # number of demand (read+write) miss cycles
system.cpu6.icache.overall_miss_latency::switch_cpus6.inst      2341319                       # number of overall miss cycles
system.cpu6.icache.overall_miss_latency::total      2341319                       # number of overall miss cycles
system.cpu6.icache.ReadReq_accesses::switch_cpus6.inst       109464                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.ReadReq_accesses::total       109464                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.demand_accesses::switch_cpus6.inst       109464                       # number of demand (read+write) accesses
system.cpu6.icache.demand_accesses::total       109464                       # number of demand (read+write) accesses
system.cpu6.icache.overall_accesses::switch_cpus6.inst       109464                       # number of overall (read+write) accesses
system.cpu6.icache.overall_accesses::total       109464                       # number of overall (read+write) accesses
system.cpu6.icache.ReadReq_miss_rate::switch_cpus6.inst     0.000146                       # miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_miss_rate::total     0.000146                       # miss rate for ReadReq accesses
system.cpu6.icache.demand_miss_rate::switch_cpus6.inst     0.000146                       # miss rate for demand accesses
system.cpu6.icache.demand_miss_rate::total     0.000146                       # miss rate for demand accesses
system.cpu6.icache.overall_miss_rate::switch_cpus6.inst     0.000146                       # miss rate for overall accesses
system.cpu6.icache.overall_miss_rate::total     0.000146                       # miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_miss_latency::switch_cpus6.inst 146332.437500                       # average ReadReq miss latency
system.cpu6.icache.ReadReq_avg_miss_latency::total 146332.437500                       # average ReadReq miss latency
system.cpu6.icache.demand_avg_miss_latency::switch_cpus6.inst 146332.437500                       # average overall miss latency
system.cpu6.icache.demand_avg_miss_latency::total 146332.437500                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::switch_cpus6.inst 146332.437500                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::total 146332.437500                       # average overall miss latency
system.cpu6.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.icache.fast_writes                      0                       # number of fast writes performed
system.cpu6.icache.cache_copies                     0                       # number of cache copies performed
system.cpu6.icache.ReadReq_mshr_hits::switch_cpus6.inst            3                       # number of ReadReq MSHR hits
system.cpu6.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu6.icache.demand_mshr_hits::switch_cpus6.inst            3                       # number of demand (read+write) MSHR hits
system.cpu6.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu6.icache.overall_mshr_hits::switch_cpus6.inst            3                       # number of overall MSHR hits
system.cpu6.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu6.icache.ReadReq_mshr_misses::switch_cpus6.inst           13                       # number of ReadReq MSHR misses
system.cpu6.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu6.icache.demand_mshr_misses::switch_cpus6.inst           13                       # number of demand (read+write) MSHR misses
system.cpu6.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu6.icache.overall_mshr_misses::switch_cpus6.inst           13                       # number of overall MSHR misses
system.cpu6.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu6.icache.ReadReq_mshr_miss_latency::switch_cpus6.inst      2064089                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_latency::total      2064089                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::switch_cpus6.inst      2064089                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::total      2064089                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::switch_cpus6.inst      2064089                       # number of overall MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::total      2064089                       # number of overall MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_rate::switch_cpus6.inst     0.000119                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_mshr_miss_rate::total     0.000119                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.demand_mshr_miss_rate::switch_cpus6.inst     0.000119                       # mshr miss rate for demand accesses
system.cpu6.icache.demand_mshr_miss_rate::total     0.000119                       # mshr miss rate for demand accesses
system.cpu6.icache.overall_mshr_miss_rate::switch_cpus6.inst     0.000119                       # mshr miss rate for overall accesses
system.cpu6.icache.overall_mshr_miss_rate::total     0.000119                       # mshr miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst 158776.076923                       # average ReadReq mshr miss latency
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::total 158776.076923                       # average ReadReq mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::switch_cpus6.inst 158776.076923                       # average overall mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::total 158776.076923                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::switch_cpus6.inst 158776.076923                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::total 158776.076923                       # average overall mshr miss latency
system.cpu6.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dcache.replacements                   966                       # number of replacements
system.cpu6.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu6.dcache.total_refs               122589057                       # Total number of references to valid blocks.
system.cpu6.dcache.sampled_refs                  1222                       # Sample count of references to valid blocks.
system.cpu6.dcache.avg_refs              100318.377250                       # Average number of references to valid blocks.
system.cpu6.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu6.dcache.occ_blocks::switch_cpus6.data   190.037111                       # Average occupied blocks per requestor
system.cpu6.dcache.occ_blocks::cpu6.data    65.962889                       # Average occupied blocks per requestor
system.cpu6.dcache.occ_percent::switch_cpus6.data     0.742332                       # Average percentage of cache occupancy
system.cpu6.dcache.occ_percent::cpu6.data     0.257668                       # Average percentage of cache occupancy
system.cpu6.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu6.dcache.ReadReq_hits::switch_cpus6.data        82387                       # number of ReadReq hits
system.cpu6.dcache.ReadReq_hits::total          82387                       # number of ReadReq hits
system.cpu6.dcache.WriteReq_hits::switch_cpus6.data        66617                       # number of WriteReq hits
system.cpu6.dcache.WriteReq_hits::total         66617                       # number of WriteReq hits
system.cpu6.dcache.LoadLockedReq_hits::switch_cpus6.data          133                       # number of LoadLockedReq hits
system.cpu6.dcache.LoadLockedReq_hits::total          133                       # number of LoadLockedReq hits
system.cpu6.dcache.StoreCondReq_hits::switch_cpus6.data          132                       # number of StoreCondReq hits
system.cpu6.dcache.StoreCondReq_hits::total          132                       # number of StoreCondReq hits
system.cpu6.dcache.demand_hits::switch_cpus6.data       149004                       # number of demand (read+write) hits
system.cpu6.dcache.demand_hits::total          149004                       # number of demand (read+write) hits
system.cpu6.dcache.overall_hits::switch_cpus6.data       149004                       # number of overall hits
system.cpu6.dcache.overall_hits::total         149004                       # number of overall hits
system.cpu6.dcache.ReadReq_misses::switch_cpus6.data         2187                       # number of ReadReq misses
system.cpu6.dcache.ReadReq_misses::total         2187                       # number of ReadReq misses
system.cpu6.dcache.WriteReq_misses::switch_cpus6.data          347                       # number of WriteReq misses
system.cpu6.dcache.WriteReq_misses::total          347                       # number of WriteReq misses
system.cpu6.dcache.demand_misses::switch_cpus6.data         2534                       # number of demand (read+write) misses
system.cpu6.dcache.demand_misses::total          2534                       # number of demand (read+write) misses
system.cpu6.dcache.overall_misses::switch_cpus6.data         2534                       # number of overall misses
system.cpu6.dcache.overall_misses::total         2534                       # number of overall misses
system.cpu6.dcache.ReadReq_miss_latency::switch_cpus6.data    276158542                       # number of ReadReq miss cycles
system.cpu6.dcache.ReadReq_miss_latency::total    276158542                       # number of ReadReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::switch_cpus6.data     60507297                       # number of WriteReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::total     60507297                       # number of WriteReq miss cycles
system.cpu6.dcache.demand_miss_latency::switch_cpus6.data    336665839                       # number of demand (read+write) miss cycles
system.cpu6.dcache.demand_miss_latency::total    336665839                       # number of demand (read+write) miss cycles
system.cpu6.dcache.overall_miss_latency::switch_cpus6.data    336665839                       # number of overall miss cycles
system.cpu6.dcache.overall_miss_latency::total    336665839                       # number of overall miss cycles
system.cpu6.dcache.ReadReq_accesses::switch_cpus6.data        84574                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.ReadReq_accesses::total        84574                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::switch_cpus6.data        66964                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::total        66964                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::switch_cpus6.data          133                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::total          133                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::switch_cpus6.data          132                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::total          132                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.demand_accesses::switch_cpus6.data       151538                       # number of demand (read+write) accesses
system.cpu6.dcache.demand_accesses::total       151538                       # number of demand (read+write) accesses
system.cpu6.dcache.overall_accesses::switch_cpus6.data       151538                       # number of overall (read+write) accesses
system.cpu6.dcache.overall_accesses::total       151538                       # number of overall (read+write) accesses
system.cpu6.dcache.ReadReq_miss_rate::switch_cpus6.data     0.025859                       # miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_miss_rate::total     0.025859                       # miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_miss_rate::switch_cpus6.data     0.005182                       # miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_miss_rate::total     0.005182                       # miss rate for WriteReq accesses
system.cpu6.dcache.demand_miss_rate::switch_cpus6.data     0.016722                       # miss rate for demand accesses
system.cpu6.dcache.demand_miss_rate::total     0.016722                       # miss rate for demand accesses
system.cpu6.dcache.overall_miss_rate::switch_cpus6.data     0.016722                       # miss rate for overall accesses
system.cpu6.dcache.overall_miss_rate::total     0.016722                       # miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_miss_latency::switch_cpus6.data 126272.767261                       # average ReadReq miss latency
system.cpu6.dcache.ReadReq_avg_miss_latency::total 126272.767261                       # average ReadReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::switch_cpus6.data 174372.613833                       # average WriteReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::total 174372.613833                       # average WriteReq miss latency
system.cpu6.dcache.demand_avg_miss_latency::switch_cpus6.data 132859.447119                       # average overall miss latency
system.cpu6.dcache.demand_avg_miss_latency::total 132859.447119                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::switch_cpus6.data 132859.447119                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::total 132859.447119                       # average overall miss latency
system.cpu6.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu6.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu6.dcache.writebacks::writebacks          492                       # number of writebacks
system.cpu6.dcache.writebacks::total              492                       # number of writebacks
system.cpu6.dcache.ReadReq_mshr_hits::switch_cpus6.data         1267                       # number of ReadReq MSHR hits
system.cpu6.dcache.ReadReq_mshr_hits::total         1267                       # number of ReadReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::switch_cpus6.data          301                       # number of WriteReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::total          301                       # number of WriteReq MSHR hits
system.cpu6.dcache.demand_mshr_hits::switch_cpus6.data         1568                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.demand_mshr_hits::total         1568                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.overall_mshr_hits::switch_cpus6.data         1568                       # number of overall MSHR hits
system.cpu6.dcache.overall_mshr_hits::total         1568                       # number of overall MSHR hits
system.cpu6.dcache.ReadReq_mshr_misses::switch_cpus6.data          920                       # number of ReadReq MSHR misses
system.cpu6.dcache.ReadReq_mshr_misses::total          920                       # number of ReadReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::switch_cpus6.data           46                       # number of WriteReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::total           46                       # number of WriteReq MSHR misses
system.cpu6.dcache.demand_mshr_misses::switch_cpus6.data          966                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.demand_mshr_misses::total          966                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.overall_mshr_misses::switch_cpus6.data          966                       # number of overall MSHR misses
system.cpu6.dcache.overall_mshr_misses::total          966                       # number of overall MSHR misses
system.cpu6.dcache.ReadReq_mshr_miss_latency::switch_cpus6.data     99032227                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_latency::total     99032227                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::switch_cpus6.data      7253095                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::total      7253095                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::switch_cpus6.data    106285322                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::total    106285322                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::switch_cpus6.data    106285322                       # number of overall MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::total    106285322                       # number of overall MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_rate::switch_cpus6.data     0.010878                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_mshr_miss_rate::total     0.010878                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::switch_cpus6.data     0.000687                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::total     0.000687                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.demand_mshr_miss_rate::switch_cpus6.data     0.006375                       # mshr miss rate for demand accesses
system.cpu6.dcache.demand_mshr_miss_rate::total     0.006375                       # mshr miss rate for demand accesses
system.cpu6.dcache.overall_mshr_miss_rate::switch_cpus6.data     0.006375                       # mshr miss rate for overall accesses
system.cpu6.dcache.overall_mshr_miss_rate::total     0.006375                       # mshr miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 107643.725000                       # average ReadReq mshr miss latency
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::total 107643.725000                       # average ReadReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus6.data 157675.978261                       # average WriteReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::total 157675.978261                       # average WriteReq mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::switch_cpus6.data 110026.213251                       # average overall mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::total 110026.213251                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::switch_cpus6.data 110026.213251                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::total 110026.213251                       # average overall mshr miss latency
system.cpu6.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dtb.inst_hits                           0                       # ITB inst hits
system.cpu7.dtb.inst_misses                         0                       # ITB inst misses
system.cpu7.dtb.read_hits                           0                       # DTB read hits
system.cpu7.dtb.read_misses                         0                       # DTB read misses
system.cpu7.dtb.write_hits                          0                       # DTB write hits
system.cpu7.dtb.write_misses                        0                       # DTB write misses
system.cpu7.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.dtb.read_accesses                       0                       # DTB read accesses
system.cpu7.dtb.write_accesses                      0                       # DTB write accesses
system.cpu7.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.dtb.hits                                0                       # DTB hits
system.cpu7.dtb.misses                              0                       # DTB misses
system.cpu7.dtb.accesses                            0                       # DTB accesses
system.cpu7.itb.inst_hits                           0                       # ITB inst hits
system.cpu7.itb.inst_misses                         0                       # ITB inst misses
system.cpu7.itb.read_hits                           0                       # DTB read hits
system.cpu7.itb.read_misses                         0                       # DTB read misses
system.cpu7.itb.write_hits                          0                       # DTB write hits
system.cpu7.itb.write_misses                        0                       # DTB write misses
system.cpu7.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.itb.read_accesses                       0                       # DTB read accesses
system.cpu7.itb.write_accesses                      0                       # DTB write accesses
system.cpu7.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.itb.hits                                0                       # DTB hits
system.cpu7.itb.misses                              0                       # DTB misses
system.cpu7.itb.accesses                            0                       # DTB accesses
system.cpu7.numCycles                               0                       # number of cpu cycles simulated
system.cpu7.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu7.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu7.committedInsts                          0                       # Number of instructions committed
system.cpu7.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu7.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu7.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu7.num_func_calls                          0                       # number of times a function call or return occured
system.cpu7.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu7.num_int_insts                           0                       # number of integer instructions
system.cpu7.num_fp_insts                            0                       # number of float instructions
system.cpu7.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu7.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu7.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu7.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu7.num_mem_refs                            0                       # number of memory refs
system.cpu7.num_load_insts                          0                       # Number of load instructions
system.cpu7.num_store_insts                         0                       # Number of store instructions
system.cpu7.num_idle_cycles                         0                       # Number of idle cycles
system.cpu7.num_busy_cycles                         0                       # Number of busy cycles
system.cpu7.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu7.idle_fraction                           0                       # Percentage of idle cycles
system.cpu7.icache.replacements                     0                       # number of replacements
system.cpu7.icache.tagsinuse               501.363791                       # Cycle average of tags in use
system.cpu7.icache.total_refs               732326949                       # Total number of references to valid blocks.
system.cpu7.icache.sampled_refs                   508                       # Sample count of references to valid blocks.
system.cpu7.icache.avg_refs              1441588.482283                       # Average number of references to valid blocks.
system.cpu7.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu7.icache.occ_blocks::switch_cpus7.inst    19.363791                       # Average occupied blocks per requestor
system.cpu7.icache.occ_blocks::cpu7.inst          482                       # Average occupied blocks per requestor
system.cpu7.icache.occ_percent::switch_cpus7.inst     0.031032                       # Average percentage of cache occupancy
system.cpu7.icache.occ_percent::cpu7.inst     0.772436                       # Average percentage of cache occupancy
system.cpu7.icache.occ_percent::total        0.803468                       # Average percentage of cache occupancy
system.cpu7.icache.ReadReq_hits::switch_cpus7.inst       111800                       # number of ReadReq hits
system.cpu7.icache.ReadReq_hits::total         111800                       # number of ReadReq hits
system.cpu7.icache.demand_hits::switch_cpus7.inst       111800                       # number of demand (read+write) hits
system.cpu7.icache.demand_hits::total          111800                       # number of demand (read+write) hits
system.cpu7.icache.overall_hits::switch_cpus7.inst       111800                       # number of overall hits
system.cpu7.icache.overall_hits::total         111800                       # number of overall hits
system.cpu7.icache.ReadReq_misses::switch_cpus7.inst           32                       # number of ReadReq misses
system.cpu7.icache.ReadReq_misses::total           32                       # number of ReadReq misses
system.cpu7.icache.demand_misses::switch_cpus7.inst           32                       # number of demand (read+write) misses
system.cpu7.icache.demand_misses::total            32                       # number of demand (read+write) misses
system.cpu7.icache.overall_misses::switch_cpus7.inst           32                       # number of overall misses
system.cpu7.icache.overall_misses::total           32                       # number of overall misses
system.cpu7.icache.ReadReq_miss_latency::switch_cpus7.inst      5342142                       # number of ReadReq miss cycles
system.cpu7.icache.ReadReq_miss_latency::total      5342142                       # number of ReadReq miss cycles
system.cpu7.icache.demand_miss_latency::switch_cpus7.inst      5342142                       # number of demand (read+write) miss cycles
system.cpu7.icache.demand_miss_latency::total      5342142                       # number of demand (read+write) miss cycles
system.cpu7.icache.overall_miss_latency::switch_cpus7.inst      5342142                       # number of overall miss cycles
system.cpu7.icache.overall_miss_latency::total      5342142                       # number of overall miss cycles
system.cpu7.icache.ReadReq_accesses::switch_cpus7.inst       111832                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.ReadReq_accesses::total       111832                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.demand_accesses::switch_cpus7.inst       111832                       # number of demand (read+write) accesses
system.cpu7.icache.demand_accesses::total       111832                       # number of demand (read+write) accesses
system.cpu7.icache.overall_accesses::switch_cpus7.inst       111832                       # number of overall (read+write) accesses
system.cpu7.icache.overall_accesses::total       111832                       # number of overall (read+write) accesses
system.cpu7.icache.ReadReq_miss_rate::switch_cpus7.inst     0.000286                       # miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_miss_rate::total     0.000286                       # miss rate for ReadReq accesses
system.cpu7.icache.demand_miss_rate::switch_cpus7.inst     0.000286                       # miss rate for demand accesses
system.cpu7.icache.demand_miss_rate::total     0.000286                       # miss rate for demand accesses
system.cpu7.icache.overall_miss_rate::switch_cpus7.inst     0.000286                       # miss rate for overall accesses
system.cpu7.icache.overall_miss_rate::total     0.000286                       # miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_miss_latency::switch_cpus7.inst 166941.937500                       # average ReadReq miss latency
system.cpu7.icache.ReadReq_avg_miss_latency::total 166941.937500                       # average ReadReq miss latency
system.cpu7.icache.demand_avg_miss_latency::switch_cpus7.inst 166941.937500                       # average overall miss latency
system.cpu7.icache.demand_avg_miss_latency::total 166941.937500                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::switch_cpus7.inst 166941.937500                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::total 166941.937500                       # average overall miss latency
system.cpu7.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.icache.fast_writes                      0                       # number of fast writes performed
system.cpu7.icache.cache_copies                     0                       # number of cache copies performed
system.cpu7.icache.ReadReq_mshr_hits::switch_cpus7.inst            6                       # number of ReadReq MSHR hits
system.cpu7.icache.ReadReq_mshr_hits::total            6                       # number of ReadReq MSHR hits
system.cpu7.icache.demand_mshr_hits::switch_cpus7.inst            6                       # number of demand (read+write) MSHR hits
system.cpu7.icache.demand_mshr_hits::total            6                       # number of demand (read+write) MSHR hits
system.cpu7.icache.overall_mshr_hits::switch_cpus7.inst            6                       # number of overall MSHR hits
system.cpu7.icache.overall_mshr_hits::total            6                       # number of overall MSHR hits
system.cpu7.icache.ReadReq_mshr_misses::switch_cpus7.inst           26                       # number of ReadReq MSHR misses
system.cpu7.icache.ReadReq_mshr_misses::total           26                       # number of ReadReq MSHR misses
system.cpu7.icache.demand_mshr_misses::switch_cpus7.inst           26                       # number of demand (read+write) MSHR misses
system.cpu7.icache.demand_mshr_misses::total           26                       # number of demand (read+write) MSHR misses
system.cpu7.icache.overall_mshr_misses::switch_cpus7.inst           26                       # number of overall MSHR misses
system.cpu7.icache.overall_mshr_misses::total           26                       # number of overall MSHR misses
system.cpu7.icache.ReadReq_mshr_miss_latency::switch_cpus7.inst      4553891                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_latency::total      4553891                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::switch_cpus7.inst      4553891                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::total      4553891                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::switch_cpus7.inst      4553891                       # number of overall MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::total      4553891                       # number of overall MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_rate::switch_cpus7.inst     0.000232                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_mshr_miss_rate::total     0.000232                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.demand_mshr_miss_rate::switch_cpus7.inst     0.000232                       # mshr miss rate for demand accesses
system.cpu7.icache.demand_mshr_miss_rate::total     0.000232                       # mshr miss rate for demand accesses
system.cpu7.icache.overall_mshr_miss_rate::switch_cpus7.inst     0.000232                       # mshr miss rate for overall accesses
system.cpu7.icache.overall_mshr_miss_rate::total     0.000232                       # mshr miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst 175149.653846                       # average ReadReq mshr miss latency
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::total 175149.653846                       # average ReadReq mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::switch_cpus7.inst 175149.653846                       # average overall mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::total 175149.653846                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::switch_cpus7.inst 175149.653846                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::total 175149.653846                       # average overall mshr miss latency
system.cpu7.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dcache.replacements                   523                       # number of replacements
system.cpu7.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu7.dcache.total_refs               115427588                       # Total number of references to valid blocks.
system.cpu7.dcache.sampled_refs                   779                       # Sample count of references to valid blocks.
system.cpu7.dcache.avg_refs              148174.053915                       # Average number of references to valid blocks.
system.cpu7.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu7.dcache.occ_blocks::switch_cpus7.data   157.993615                       # Average occupied blocks per requestor
system.cpu7.dcache.occ_blocks::cpu7.data    98.006385                       # Average occupied blocks per requestor
system.cpu7.dcache.occ_percent::switch_cpus7.data     0.617163                       # Average percentage of cache occupancy
system.cpu7.dcache.occ_percent::cpu7.data     0.382837                       # Average percentage of cache occupancy
system.cpu7.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu7.dcache.ReadReq_hits::switch_cpus7.data        76701                       # number of ReadReq hits
system.cpu7.dcache.ReadReq_hits::total          76701                       # number of ReadReq hits
system.cpu7.dcache.WriteReq_hits::switch_cpus7.data        64510                       # number of WriteReq hits
system.cpu7.dcache.WriteReq_hits::total         64510                       # number of WriteReq hits
system.cpu7.dcache.LoadLockedReq_hits::switch_cpus7.data          158                       # number of LoadLockedReq hits
system.cpu7.dcache.LoadLockedReq_hits::total          158                       # number of LoadLockedReq hits
system.cpu7.dcache.StoreCondReq_hits::switch_cpus7.data          150                       # number of StoreCondReq hits
system.cpu7.dcache.StoreCondReq_hits::total          150                       # number of StoreCondReq hits
system.cpu7.dcache.demand_hits::switch_cpus7.data       141211                       # number of demand (read+write) hits
system.cpu7.dcache.demand_hits::total          141211                       # number of demand (read+write) hits
system.cpu7.dcache.overall_hits::switch_cpus7.data       141211                       # number of overall hits
system.cpu7.dcache.overall_hits::total         141211                       # number of overall hits
system.cpu7.dcache.ReadReq_misses::switch_cpus7.data         1733                       # number of ReadReq misses
system.cpu7.dcache.ReadReq_misses::total         1733                       # number of ReadReq misses
system.cpu7.dcache.WriteReq_misses::switch_cpus7.data           47                       # number of WriteReq misses
system.cpu7.dcache.WriteReq_misses::total           47                       # number of WriteReq misses
system.cpu7.dcache.demand_misses::switch_cpus7.data         1780                       # number of demand (read+write) misses
system.cpu7.dcache.demand_misses::total          1780                       # number of demand (read+write) misses
system.cpu7.dcache.overall_misses::switch_cpus7.data         1780                       # number of overall misses
system.cpu7.dcache.overall_misses::total         1780                       # number of overall misses
system.cpu7.dcache.ReadReq_miss_latency::switch_cpus7.data    198853179                       # number of ReadReq miss cycles
system.cpu7.dcache.ReadReq_miss_latency::total    198853179                       # number of ReadReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::switch_cpus7.data      5744245                       # number of WriteReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::total      5744245                       # number of WriteReq miss cycles
system.cpu7.dcache.demand_miss_latency::switch_cpus7.data    204597424                       # number of demand (read+write) miss cycles
system.cpu7.dcache.demand_miss_latency::total    204597424                       # number of demand (read+write) miss cycles
system.cpu7.dcache.overall_miss_latency::switch_cpus7.data    204597424                       # number of overall miss cycles
system.cpu7.dcache.overall_miss_latency::total    204597424                       # number of overall miss cycles
system.cpu7.dcache.ReadReq_accesses::switch_cpus7.data        78434                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.ReadReq_accesses::total        78434                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::switch_cpus7.data        64557                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::total        64557                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::switch_cpus7.data          158                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::total          158                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::switch_cpus7.data          150                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::total          150                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.demand_accesses::switch_cpus7.data       142991                       # number of demand (read+write) accesses
system.cpu7.dcache.demand_accesses::total       142991                       # number of demand (read+write) accesses
system.cpu7.dcache.overall_accesses::switch_cpus7.data       142991                       # number of overall (read+write) accesses
system.cpu7.dcache.overall_accesses::total       142991                       # number of overall (read+write) accesses
system.cpu7.dcache.ReadReq_miss_rate::switch_cpus7.data     0.022095                       # miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_miss_rate::total     0.022095                       # miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_miss_rate::switch_cpus7.data     0.000728                       # miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_miss_rate::total     0.000728                       # miss rate for WriteReq accesses
system.cpu7.dcache.demand_miss_rate::switch_cpus7.data     0.012448                       # miss rate for demand accesses
system.cpu7.dcache.demand_miss_rate::total     0.012448                       # miss rate for demand accesses
system.cpu7.dcache.overall_miss_rate::switch_cpus7.data     0.012448                       # miss rate for overall accesses
system.cpu7.dcache.overall_miss_rate::total     0.012448                       # miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_miss_latency::switch_cpus7.data 114745.054241                       # average ReadReq miss latency
system.cpu7.dcache.ReadReq_avg_miss_latency::total 114745.054241                       # average ReadReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::switch_cpus7.data 122217.978723                       # average WriteReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::total 122217.978723                       # average WriteReq miss latency
system.cpu7.dcache.demand_avg_miss_latency::switch_cpus7.data 114942.373034                       # average overall miss latency
system.cpu7.dcache.demand_avg_miss_latency::total 114942.373034                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::switch_cpus7.data 114942.373034                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::total 114942.373034                       # average overall miss latency
system.cpu7.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu7.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu7.dcache.writebacks::writebacks          221                       # number of writebacks
system.cpu7.dcache.writebacks::total              221                       # number of writebacks
system.cpu7.dcache.ReadReq_mshr_hits::switch_cpus7.data         1214                       # number of ReadReq MSHR hits
system.cpu7.dcache.ReadReq_mshr_hits::total         1214                       # number of ReadReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::switch_cpus7.data           43                       # number of WriteReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::total           43                       # number of WriteReq MSHR hits
system.cpu7.dcache.demand_mshr_hits::switch_cpus7.data         1257                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.demand_mshr_hits::total         1257                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.overall_mshr_hits::switch_cpus7.data         1257                       # number of overall MSHR hits
system.cpu7.dcache.overall_mshr_hits::total         1257                       # number of overall MSHR hits
system.cpu7.dcache.ReadReq_mshr_misses::switch_cpus7.data          519                       # number of ReadReq MSHR misses
system.cpu7.dcache.ReadReq_mshr_misses::total          519                       # number of ReadReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::switch_cpus7.data            4                       # number of WriteReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::total            4                       # number of WriteReq MSHR misses
system.cpu7.dcache.demand_mshr_misses::switch_cpus7.data          523                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.demand_mshr_misses::total          523                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.overall_mshr_misses::switch_cpus7.data          523                       # number of overall MSHR misses
system.cpu7.dcache.overall_mshr_misses::total          523                       # number of overall MSHR misses
system.cpu7.dcache.ReadReq_mshr_miss_latency::switch_cpus7.data     47690219                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_latency::total     47690219                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::switch_cpus7.data       362535                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::total       362535                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::switch_cpus7.data     48052754                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::total     48052754                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::switch_cpus7.data     48052754                       # number of overall MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::total     48052754                       # number of overall MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_rate::switch_cpus7.data     0.006617                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_mshr_miss_rate::total     0.006617                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::switch_cpus7.data     0.000062                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::total     0.000062                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.demand_mshr_miss_rate::switch_cpus7.data     0.003658                       # mshr miss rate for demand accesses
system.cpu7.dcache.demand_mshr_miss_rate::total     0.003658                       # mshr miss rate for demand accesses
system.cpu7.dcache.overall_mshr_miss_rate::switch_cpus7.data     0.003658                       # mshr miss rate for overall accesses
system.cpu7.dcache.overall_mshr_miss_rate::total     0.003658                       # mshr miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 91888.668593                       # average ReadReq mshr miss latency
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::total 91888.668593                       # average ReadReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus7.data 90633.750000                       # average WriteReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::total 90633.750000                       # average WriteReq mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::switch_cpus7.data 91879.070746                       # average overall mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::total 91879.070746                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::switch_cpus7.data 91879.070746                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::total 91879.070746                       # average overall mshr miss latency
system.cpu7.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
