INFO: [VRFC 10-163] Analyzing VHDL file "P:/IUP/Projekty/Laby/IUP_Laby/VGA_4/VGA_4.srcs/sources_1/new/vga_image_module.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'vga_image_module'
INFO: [VRFC 10-163] Analyzing VHDL file "P:/IUP/Projekty/Laby/IUP_Laby/VGA_4/VGA_4.gen/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0_sim_netlist.vhdl" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'blk_mem_gen_0_bindec'
INFO: [VRFC 10-3107] analyzing entity 'blk_mem_gen_0_blk_mem_gen_mux'
INFO: [VRFC 10-3107] analyzing entity 'blk_mem_gen_0_blk_mem_gen_prim_wrapper_init'
INFO: [VRFC 10-3107] analyzing entity '\blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized0\'
INFO: [VRFC 10-3107] analyzing entity '\blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized1\'
INFO: [VRFC 10-3107] analyzing entity '\blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized2\'
INFO: [VRFC 10-3107] analyzing entity 'blk_mem_gen_0_blk_mem_gen_prim_width'
INFO: [VRFC 10-3107] analyzing entity '\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized0\'
INFO: [VRFC 10-3107] analyzing entity '\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized1\'
INFO: [VRFC 10-3107] analyzing entity '\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized2\'
INFO: [VRFC 10-3107] analyzing entity 'blk_mem_gen_0_blk_mem_gen_generic_cstr'
INFO: [VRFC 10-3107] analyzing entity 'blk_mem_gen_0_blk_mem_gen_top'
INFO: [VRFC 10-3107] analyzing entity 'blk_mem_gen_0_blk_mem_gen_v8_4_5_synth'
INFO: [VRFC 10-3107] analyzing entity 'blk_mem_gen_0_blk_mem_gen_v8_4_5'
INFO: [VRFC 10-3107] analyzing entity 'blk_mem_gen_0'
