\documentclass{llncs}
\usepackage{epic,eepic,subfigure,alltt}
\input{notation.tex}

%--------------------------------------------------------------------------
\title{A Proof-Producing Hardware Compiler for a Subset of Higher Order Logic}

\author{}
\institute{}

\begin{document}
\maketitle

\vspace*{-8mm}

\begin{center}
\begin{tabular}{ccc}
{\bf Mike Gordon, Juliano Iyoda} &\hspace*{5mm}& {\bf Scott Owens, Konrad Slind}\\
University of Cambridge          &\hspace*{5mm}& University of Utah\\
Computer Laboratory              &\hspace*{5mm}& School of Computing\\
William Gates Building           &\hspace*{5mm}& 50 South Central Campus Drive\\
JJ Thomson Avenue                &\hspace*{5mm}& Salt Lake City\\
Cambridge CB3 0FD, UK            &\hspace*{5mm}& Utah UT84112, USA
\end{tabular}


\vspace*{2mm}

({\it{authors listed in alphabetical order\/}})
\end{center}

\vspace*{-5mm}

%--------------------------------------------------------------------------
\thispagestyle{empty}

\begin{abstract}
A special purpose theorem prover for creating hardware implementations
is described.  Implementations are created as theorems
$\vdash {\it{Imp}}\Rightarrow{\it{Spec}}$, where {\it{Imp}}
describes a circuit that implements a four-phase handshake computing
a function defined in higher order logic by {\it{Spec}}.  The compiler
goes through several phases, each refining the implementation to a
more concrete form, until a representation that can be output as
synthesisable Verilog is deduced.  The compilation to hardware is
transparent and programmable. Users can tune the generated hardware
either by deductively pre-optimising the higher order logic
specifications, or by adding optimisations to the theorem proving
script that performs compilation.  The hardware designs we construct
may not have the highest performance, but we anticipate that having
guaranteed-correct implementations will interest some clients.  As a
case study we are working on producing components useful for building
cryptographic hardware.  This will result in a reference library of
``golden'' implementations.


\end{abstract}

%--------------------------------------------------------------------------
\section{Introduction}
\label{secIntroduction}
%--------------------------------------------------------------------------
\input{introduction.tex}


%--------------------------------------------------------------------------
\section{From Higher Order Logic to Verilog: an overview}
\label{secHOL2Verilog}
%--------------------------------------------------------------------------
\input{HOL2Verilog.tex}

%--------------------------------------------------------------------------
\section{Specification}
\label{secSpecification}
%--------------------------------------------------------------------------
\input{devSpecification.tex}

%--------------------------------------------------------------------------
\section{Steps of compilation}
\label{secImplementation}
%--------------------------------------------------------------------------
\input{implementation.tex}

%--------------------------------------------------------------------------
%\section{Compiling by proof}
%\label{secCompilingByProof}
%--------------------------------------------------------------------------
%\input{compilingByProof.tex}

%--------------------------------------------------------------------------
\section{Case studies}
\label{secCaseStudy}
%--------------------------------------------------------------------------
\input{caseStudies.tex}


%--------------------------------------------------------------------------
\section{Related work}
\label{secRelatedWork}
%--------------------------------------------------------------------------
\input{relatedWork.tex}


%--------------------------------------------------------------------------
\section{Current State and Future work}
\label{secFutureWork}
%--------------------------------------------------------------------------
\input{secFutureWork.tex}

%--------------------------------------------------------------------------
\bibliographystyle{plain}
\bibliography{tphols2005}
%--------------------------------------------------------------------------

%--------------------------------------------------------------------------
%\section*{Appendix: The circuit constructors}
%\label{CircuitConstructors}
%--------------------------------------------------------------------------
\input{circuitConstructors.tex}

\end{document}
% LocalWords:  langle


