Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date             : Tue Jul 21 17:02:34 2020
| Host             : DESKTOP-SN1TKTU running 64-bit major release  (build 9200)
| Command          : report_power -file testbench_power_routed.rpt -pb testbench_power_summary_routed.pb -rpx testbench_power_routed.rpx
| Design           : testbench
| Device           : xc7a35tcpg236-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 0.320        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 0.248        |
| Device Static (W)        | 0.072        |
| Effective TJA (C/W)      | 5.0          |
| Max Ambient (C)          | 83.4         |
| Junction Temperature (C) | 26.6         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+-------------------------+-----------+----------+-----------+-----------------+
| On-Chip                 | Power (W) | Used     | Available | Utilization (%) |
+-------------------------+-----------+----------+-----------+-----------------+
| Clocks                  |     0.012 |        8 |       --- |             --- |
| Slice Logic             |     0.012 |     4454 |       --- |             --- |
|   LUT as Logic          |     0.010 |     1016 |     20800 |            4.88 |
|   Register              |     0.002 |     2768 |     41600 |            6.65 |
|   CARRY4                |    <0.001 |       54 |      8150 |            0.66 |
|   BUFG                  |    <0.001 |        1 |        32 |            3.13 |
|   LUT as Shift Register |    <0.001 |       14 |      9600 |            0.15 |
|   F7/F8 Muxes           |    <0.001 |       11 |     32600 |            0.03 |
|   Others                |     0.000 |      133 |       --- |             --- |
| Signals                 |     0.014 |     2970 |       --- |             --- |
| MMCM                    |     0.207 |        2 |         5 |           40.00 |
| DSPs                    |     0.001 |        1 |        90 |            1.11 |
| I/O                     |    <0.001 |        4 |       106 |            3.77 |
| Static Power            |     0.072 |          |           |                 |
| Total                   |     0.320 |          |           |                 |
+-------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.050 |       0.040 |      0.010 |
| Vccaux    |       1.800 |     0.128 |       0.115 |      0.013 |
| Vcco33    |       3.300 |     0.001 |       0.000 |      0.001 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 5.0                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+----------------------------------+-------------------------------------------+-----------------+
| Clock                            | Domain                                    | Constraint (ns) |
+----------------------------------+-------------------------------------------+-----------------+
| clk_carrier_MMCM                 | rx/reciever_MMCM/inst/clk_carrier_MMCM    |             7.4 |
| clk_carrier_MMCM_1               | tx/transmitter_MMCM/inst/clk_carrier_MMCM |             7.4 |
| clkfbout_MMCM                    | rx/reciever_MMCM/inst/clkfbout_MMCM       |            83.3 |
| clkfbout_MMCM_1                  | tx/transmitter_MMCM/inst/clkfbout_MMCM    |            83.3 |
| rx/reciever_MMCM/inst/clk_in_sys | sysclk_IBUF                               |            83.3 |
+----------------------------------+-------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+----------------------+-----------+
| Name                 | Power (W) |
+----------------------+-----------+
| testbench            |     0.248 |
|   rx                 |     0.112 |
|     buffer           |     0.002 |
|     demod            |     0.005 |
|       demod_slice    |     0.003 |
|     reciever_MMCM    |     0.104 |
|       inst           |     0.104 |
|   tx                 |     0.135 |
|     packet_sorter    |     0.028 |
|       comparison     |     0.028 |
|     signal_modulator |     0.002 |
|     transmitter_MMCM |     0.104 |
|       inst           |     0.104 |
+----------------------+-----------+


