1,12c1,3
< make -f xvisor.mk csim LOGDIR=./log TARGETDIR=./target
< ../sail-riscv/c_emulator/riscv_sim_RV64 -Vmem -Vplatform -Vreg -Vinstr \
< --enable-dirty-update --enable-pmp --mtval-has-illegal-inst-bits --xtinst-has-transformed-inst \
< --ram-size 512 --device-tree-blob ./target/rv64gch_xvisor.dtb target/opensbi_xvisor_payload.elf
< enabling dirty update.
< enabling PMP support.
< enabling storing illegal instruction bits in mtval.
< enabling storing transformed instruction bits in mtinst and htinst.
< setting ram-size to 512 MB
< using ./target/rv64gch_xvisor.dtb as DTB file.
< tohost located at 0x800421f8
< fromhost located at 0x800421f0
---
> make -f xvisor.mk spike-dtb LOGDIR=./log TARGETDIR=./target
> spike --isa rv64gchv_zbb_zicsr -m1024 \
> --dtb=./target/rv64gch_xvisor.dtb ./target/opensbi_xvisor_payload.elf
64c55
< Boot HART ISA Extensions  : zicntr,sdtrig
---
> Boot HART ISA Extensions  : sdtrig
69c60
< Boot HART Debug Triggers  : 0 triggers
---
> Boot HART Debug Triggers  : 4 triggers
249c240
< [guest0/uart0] copy took 74913 usecs for 0x1E00000 bytes
---
> [guest0/uart0] copy took 75935 usecs for 0x1E00000 bytes
253c244
< [guest0/uart0] copy took 316 usecs for 0x020000 bytes
---
> [guest0/uart0] copy took 335 usecs for 0x020000 bytes
257c248
< [guest0/uart0] copy took 39953 usecs for 0x1000000 bytes
---
> [guest0/uart0] copy took 40635 usecs for 0x1000000 bytes
391c382
< [guest0/uart0] [    0.000000] cpu0: Ratio of byte access time to unaligned word access is 0.02, unaligned accesses are slow
---
> [guest0/uart0] [    0.000000] cpu0: Ratio of byte access time to unaligned word access is 0.00, unaligned accesses are slow
471c462
< [guest0/uart0] [    0.000000] goldfish_rtc 10003000.rtc: setting system clock to 1970-01-01T00:00:00 UTC (0)
---
> [guest0/uart0] [    0.000000] goldfish_rtc 10003000.rtc: setting system clock to 1970-01-01T00:00:01 UTC (1)
507c498
< [guest0/uart0] ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½[1;36mash[m            [1;36mecho[m           [1;36mlink[m           [1;36mnice[m           [1;36msh[m
---
> [guest0/uart0] [1;36mash[m            [1;36mecho[m           [1;36mlink[m           [1;36mnice[m           [1;36msh[m
