Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (lin64) Build 3865809 Sun May  7 15:04:56 MDT 2023
| Date         : Thu Dec  7 22:31:10 2023
| Host         : seshanpc running 64-bit Debian GNU/Linux 12 (bookworm)
| Command      : report_timing_summary -file obj/post_route_timing_summary.rpt
| Design       : top_level
| Device       : 7s50-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (858)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (25)
5. checking no_input_delay (2)
6. checking no_output_delay (11)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (858)
--------------------------
 There are 22 register/latch pins with no clock driven by root clock pin: main/FSM_sequential_state_reg[0]/Q (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: main/FSM_sequential_state_reg[1]/Q (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: main/FSM_sequential_state_reg[2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[0][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[0][10]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[0][11]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[0][12]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[0][13]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[0][14]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[0][15]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[0][16]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[0][17]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[0][18]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[0][19]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[0][1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[0][20]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[0][21]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[0][22]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[0][23]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[0][24]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[0][25]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[0][26]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[0][27]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[0][28]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[0][29]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[0][2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[0][30]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[0][31]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[0][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[0][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[0][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[0][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[0][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[0][8]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[0][9]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[1][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[1][10]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[1][11]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[1][12]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[1][13]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[1][14]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[1][15]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[1][16]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[1][17]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[1][18]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[1][19]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[1][1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[1][20]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[1][21]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[1][22]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[1][23]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[1][24]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[1][25]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[1][26]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[1][27]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[1][28]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[1][29]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[1][2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[1][30]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[1][31]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[1][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[1][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[1][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[1][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[1][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[1][8]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[1][9]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[2][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[2][10]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[2][11]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[2][12]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[2][13]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[2][14]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[2][15]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[2][16]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[2][17]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[2][18]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[2][19]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[2][1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[2][20]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[2][21]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[2][22]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[2][23]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[2][24]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[2][25]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[2][26]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[2][27]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[2][28]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[2][29]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[2][2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[2][30]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[2][31]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[2][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[2][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[2][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[2][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[2][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[2][8]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[2][9]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[3][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[3][10]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[3][11]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[3][12]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[3][13]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[3][14]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[3][15]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[3][16]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[3][17]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[3][18]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[3][19]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[3][1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[3][20]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[3][21]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[3][22]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[3][23]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[3][24]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[3][25]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[3][26]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[3][27]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[3][28]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[3][29]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[3][2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[3][30]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[3][31]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[3][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[3][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[3][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[3][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[3][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[3][8]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[3][9]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[4][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[4][10]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[4][11]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[4][12]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[4][13]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[4][14]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[4][15]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[4][16]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[4][17]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[4][18]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[4][19]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[4][1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[4][20]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[4][21]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[4][22]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[4][23]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[4][24]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[4][25]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[4][26]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[4][27]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[4][28]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[4][29]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[4][2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[4][30]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[4][31]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[4][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[4][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[4][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[4][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[4][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[4][8]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[4][9]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[5][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[5][10]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[5][11]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[5][12]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[5][13]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[5][14]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[5][15]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[5][16]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[5][17]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[5][18]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[5][19]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[5][1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[5][20]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[5][21]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[5][22]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[5][23]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[5][24]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[5][25]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[5][26]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[5][27]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[5][28]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[5][29]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[5][2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[5][30]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[5][31]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[5][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[5][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[5][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[5][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[5][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[5][8]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[5][9]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[6][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[6][10]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[6][11]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[6][12]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[6][13]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[6][14]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[6][15]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[6][16]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[6][17]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[6][18]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[6][19]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[6][1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[6][20]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[6][21]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[6][22]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[6][23]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[6][24]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[6][25]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[6][26]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[6][27]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[6][28]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[6][29]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[6][2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[6][30]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[6][31]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[6][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[6][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[6][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[6][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[6][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[6][8]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[6][9]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[7][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[7][10]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[7][11]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[7][12]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[7][13]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[7][14]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[7][15]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[7][16]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[7][17]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[7][18]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[7][19]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[7][1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[7][20]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[7][21]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[7][22]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[7][23]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[7][24]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[7][25]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[7][26]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[7][27]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[7][28]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[7][29]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[7][2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[7][30]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[7][31]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[7][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[7][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[7][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[7][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[7][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[7][8]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[7][9]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/valid_reg[0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/valid_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/valid_reg[2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/valid_reg[3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/valid_reg[4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/valid_reg[5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/valid_reg[6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/valid_reg[7]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (25)
-------------------------------------------------
 There are 25 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (11)
--------------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.185        0.000                      0                 3722        0.122        0.000                      0                 3722        3.500        0.000                       0                  1886  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
gclk   {0.000 4.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
gclk                2.185        0.000                      0                 3722        0.122        0.000                      0                 3722        3.500        0.000                       0                  1886  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  gclk
  To Clock:  gclk

Setup :            0  Failing Endpoints,  Worst Slack        2.185ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.185ns  (required time - arrival time)
  Source:                 main/checked/i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by gclk  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            main/checked/curval_reg[17]/CE
                            (rising edge-triggered cell FDSE clocked by gclk  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             gclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (gclk rise@10.000ns - gclk rise@0.000ns)
  Data Path Delay:        7.639ns  (logic 2.405ns (31.483%)  route 5.234ns (68.517%))
  Logic Levels:           9  (CARRY4=4 LUT2=1 LUT3=1 LUT6=3)
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gclk rise edge)       0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    clk_100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1885, routed)        1.567     5.075    main/checked/clk_100mhz_IBUF_BUFG
    SLICE_X9Y40          FDRE                                         r  main/checked/i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y40          FDRE (Prop_fdre_C_Q)         0.419     5.494 r  main/checked/i_reg[1]/Q
                         net (fo=39, routed)          1.253     6.747    main/checked/i[1]
    SLICE_X8Y36          LUT6 (Prop_lut6_I2_O)        0.299     7.046 f  main/checked/maxval[6]_i_2/O
                         net (fo=1, routed)           0.452     7.498    main/checked/maxval[6]_i_2_n_0
    SLICE_X8Y36          LUT3 (Prop_lut3_I2_O)        0.150     7.648 f  main/checked/maxval[6]_i_1/O
                         net (fo=6, routed)           0.782     8.430    main/checked/maxval[6]_i_1_n_0
    SLICE_X5Y38          LUT6 (Prop_lut6_I5_O)        0.328     8.758 r  main/checked/read_ptr_min[2]_i_30/O
                         net (fo=1, routed)           0.486     9.244    main/checked/read_ptr_min[2]_i_30_n_0
    SLICE_X4Y39          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     9.629 r  main/checked/read_ptr_min_reg[2]_i_21/CO[3]
                         net (fo=1, routed)           0.000     9.629    main/checked/read_ptr_min_reg[2]_i_21_n_0
    SLICE_X4Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.743 r  main/checked/read_ptr_min_reg[2]_i_12/CO[3]
                         net (fo=1, routed)           0.000     9.743    main/checked/read_ptr_min_reg[2]_i_12_n_0
    SLICE_X4Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.857 r  main/checked/read_ptr_min_reg[2]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.857    main/checked/read_ptr_min_reg[2]_i_3_n_0
    SLICE_X4Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.971 r  main/checked/read_ptr_min_reg[2]_i_2/CO[3]
                         net (fo=4, routed)           1.110    11.081    main/checked/curval1
    SLICE_X5Y34          LUT2 (Prop_lut2_I0_O)        0.150    11.231 r  main/checked/curval[31]_i_3/O
                         net (fo=1, routed)           0.321    11.552    main/checked/curval[31]_i_3_n_0
    SLICE_X3Y35          LUT6 (Prop_lut6_I0_O)        0.332    11.884 r  main/checked/curval[31]_i_2/O
                         net (fo=32, routed)          0.830    12.714    main/checked/curval[31]_i_2_n_0
    SLICE_X6Y40          FDSE                                         r  main/checked/curval_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock gclk rise edge)      10.000    10.000 r  
    N15                                               0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.238    clk_100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.329 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1885, routed)        1.515    14.845    main/checked/clk_100mhz_IBUF_BUFG
    SLICE_X6Y40          FDSE                                         r  main/checked/curval_reg[17]/C
                         clock pessimism              0.259    15.103    
                         clock uncertainty           -0.035    15.068    
    SLICE_X6Y40          FDSE (Setup_fdse_C_CE)      -0.169    14.899    main/checked/curval_reg[17]
  -------------------------------------------------------------------
                         required time                         14.899    
                         arrival time                         -12.714    
  -------------------------------------------------------------------
                         slack                                  2.185    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 main/gmem/ctb_reg/C
                            (rising edge-triggered cell FDRE clocked by gclk  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            main/gmem/data_valid_outb_reg/D
                            (rising edge-triggered cell FDRE clocked by gclk  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             gclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gclk rise@0.000ns - gclk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.970ns
    Source Clock Delay      (SCD):    1.456ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gclk rise edge)       0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    clk_100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1885, routed)        0.588     1.456    main/gmem/clk_100mhz_IBUF_BUFG
    SLICE_X3Y18          FDRE                                         r  main/gmem/ctb_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y18          FDRE (Prop_fdre_C_Q)         0.141     1.597 r  main/gmem/ctb_reg/Q
                         net (fo=1, routed)           0.056     1.653    main/gmem/ctb
    SLICE_X3Y18          FDRE                                         r  main/gmem/data_valid_outb_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock gclk rise edge)       0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    clk_100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1885, routed)        0.857     1.970    main/gmem/clk_100mhz_IBUF_BUFG
    SLICE_X3Y18          FDRE                                         r  main/gmem/data_valid_outb_reg/C
                         clock pessimism             -0.514     1.456    
    SLICE_X3Y18          FDRE (Hold_fdre_C_D)         0.075     1.531    main/gmem/data_valid_outb_reg
  -------------------------------------------------------------------
                         required time                         -1.531    
                         arrival time                           1.653    
  -------------------------------------------------------------------
                         slack                                  0.122    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         gclk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         10.000
Sources:            { clk_100mhz }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location     Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y3  main/gmem/ptr_mem/BRAM_reg/CLKARDCLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.000       5.500      SLICE_X15Y8  last_val_3_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X15Y8  last_val_3_reg[0]/C



