timestamp=1182968726266

[$root]
A/$root=22|""|0|1*8494
B/$root=3*13205

[ddr_command_decoder]
A/ddr_command_decoder=A/DDR_Command_Decoder 21|./../../DDR_Command_Decoder.vhd|50|1*3919
B/ddr_command_decoder=3*2365
H/ddr_command_decoder=0*21226
M=11|0|v35|1182968721830|./../../DDR_Command_Decoder.vhd|0*20500*0x888b688bf5411fd95b6bd623ac39ca6f000f436f|0*21134*0xab87650576a395126dc296abb9b0e065
M/ddr_command_decoder=M/DDR_Command_Decoder 21|0|v35|1182968721829|./../../DDR_Command_Decoder.vhd|0*21895*0x7645c5b27891efa58b30a89d93f072ce86239705|0*24494*0xab87650576a395126dc296abb9b0e065
R=./../../DDR_Command_Decoder.vhd|30
V=0*25904

[ddr_define]
E=1*0
M=3|0|v35|1182968719846|./../../DDR_define.vhd|0*10685*0xf235847cb627f6173b58d470a63101a8456c5561|0*10961*0xab87650576a395126dc296abb9b0e065
R=./../../DDR_define.vhd|27
V=0*11597

[ddr_registers]
A/ddr_registers=A/DDR_Registers 21|./../../DDR_Registers.vhd|56|1*384
B/ddr_registers=3*0
H/ddr_registers=0*12942
M=11|0|v35|1182968720440|./../../DDR_Registers.vhd|0*12118*0xe58b822c66d841a632294127cbe595e1d25f90c5|0*12862*0xab87650576a395126dc296abb9b0e065
M/ddr_registers=M/DDR_Registers 21|0|v35|1182968720439|./../../DDR_Registers.vhd|0*13044*0x73e2ffdd0e5b2359d86598355e172484fa69ec43|0*13595*0xab87650576a395126dc296abb9b0e065
R=./../../DDR_Registers.vhd|30
V=0*15646

[mt36vddf25672]
A/sim=A/SIM 21|./compile/MT36VDDF25672.vhd|43|1*41477
B/sim=3*290673
H/sim=0*61121
M=11|0|v35|1182968725033|./compile/MT36VDDF25672.vhd|0*60361*0xe8d44325e3a2c2897a58f41987716a21c2e2e8fe|0*61039*0xab87650576a395126dc296abb9b0e065
M/sim=M/SIM 21|0|v35|1182968725032|./compile/MT36VDDF25672.vhd|0*81160*0x4f1bf41f2409098081b26fbc1aaff232d56db302|0*96208*0xab87650576a395126dc296abb9b0e065
R=./compile/MT36VDDF25672.vhd|25
V=0*97994

[mt46v128m4fn_5b]
A/mt46v128m4fn_5b=22|./../mt46v128m4fn_5b.v|81|1*10264
B/mt46v128m4fn_5b=3*13328
D/mt46v128m4fn_5b=4*0
P/~emb=1601,4485,12704,13091
R=./../mt46v128m4fn_5b.v|81

[~A]
D:/Telops/Common_HDL/DDR_Ctrl/src/Model/mt46v128m4fn-5b/mt46v128m4fn_5b.v=0*49676*59791
LastVerilogToplevel=mt46v128m4fn_5b
ModifyID=57
ReadOnly=1
Version=73

[~MFT]
0=35|0ddr_dimm_v.mgf|97994|10685
1=5|1ddr_dimm_v.mgf|41477|0
3=4|3ddr_dimm_v.mgf|290673|0
4=0|4ddr_dimm_v.mgf|0|0

[~U]
$root=12|0*27717|
ddr_command_decoder=DDR_Command_Decoder 11|0*24609|0*25132
ddr_define=DDR_Define 3|0*11035|0*11176
ddr_registers=DDR_Registers 11|0*13692|0*14266
mt36vddf25672=MT36VDDF25672 11|0*96297|0*96771
mt46v128m4fn_5b=12|0*27837||0x90

