Source Block: hdl/library/axi_ad9361/axi_ad9361_tdd_if.v@102:112@HdlStmAssign

  wire            ad9361_txnrx_s;
  wire            ad9361_enable_s;

  // just one VCO can be enabled at a time
  assign ad9361_txnrx_s = tdd_tx_vco_en;

  always @(posedge clk) begin
    tdd_rx_rf_en_d <= tdd_rx_rf_en;
    tdd_tx_rf_en_d <= tdd_tx_rf_en;
  end

Diff Content:
- 107   assign ad9361_txnrx_s = tdd_tx_vco_en;
+ 107   assign ad9361_txnrx_s = tdd_tx_vco_en & ~tdd_rx_vco_en;

Clone Blocks:
