INFO: [VRFC 10-2263] Analyzing Verilog file "C:/GitHub/ReconHardware/PynqSoftware/Projects/matrixAccelerator/matrixAccelerator.sim/sim_1/impl/timing/xsim/convolve3x3int_tb_time_impl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM64M_UNIQ_BASE_
INFO: [VRFC 10-311] analyzing module RAM64M_HD1
INFO: [VRFC 10-311] analyzing module RAM64M_HD2
INFO: [VRFC 10-311] analyzing module RAM64M_HD3
INFO: [VRFC 10-311] analyzing module RAM64M_HD4
INFO: [VRFC 10-311] analyzing module RAM64M_HD5
INFO: [VRFC 10-311] analyzing module Conv_Accel_Top
INFO: [VRFC 10-311] analyzing module ConvolutionAccelerator
INFO: [VRFC 10-311] analyzing module PYNQ_wrap
INFO: [VRFC 10-311] analyzing module PYNQ_wrap_Clk_0
INFO: [VRFC 10-311] analyzing module PYNQ_wrap_Rst_1
INFO: [VRFC 10-311] analyzing module PYNQ_wrap_cStart_0
INFO: [VRFC 10-311] analyzing module PYNQ_wrap_dataInput_0
INFO: [VRFC 10-311] analyzing module PYNQ_wrap_processing_system7_0_0
INFO: [VRFC 10-311] analyzing module PYNQ_wrap_processing_system7_0_0__processing_system7_v5_5_processing_system7
INFO: [VRFC 10-311] analyzing module PYNQ_wrap_wrapper
INFO: [VRFC 10-311] analyzing module PYNQ_wrap_xlconcat_0_0
INFO: [VRFC 10-311] analyzing module PYNQ_wrap_xlslice_0_3
INFO: [VRFC 10-311] analyzing module XBar2
INFO: [VRFC 10-311] analyzing module aFIFO
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-311] analyzing module adder_2
INFO: [VRFC 10-311] analyzing module adder_3
INFO: [VRFC 10-311] analyzing module adder_4
INFO: [VRFC 10-311] analyzing module matrixAccelerator
INFO: [VRFC 10-311] analyzing module matrixControl3x3
INFO: [VRFC 10-311] analyzing module multiplyComputePynq
INFO: [VRFC 10-311] analyzing module multiplyComputePynq_0
INFO: [VRFC 10-311] analyzing module multiplyComputePynq_1
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/GitHub/ReconHardware/PynqSoftware/Sources/General/XBar2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module XBar2
WARNING: [VRFC 10-3609] overwriting previous definition of module 'XBar2' [C:/GitHub/ReconHardware/PynqSoftware/Sources/General/XBar2.v:19]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/GitHub/ReconHardware/PynqSoftware/Sources/General/aFIFO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aFIFO
WARNING: [VRFC 10-3380] identifier 'o_rdata' is used before its declaration [C:/GitHub/ReconHardware/PynqSoftware/Sources/General/aFIFO.v:94]
WARNING: [VRFC 10-3609] overwriting previous definition of module 'aFIFO' [C:/GitHub/ReconHardware/PynqSoftware/Sources/General/aFIFO.v:68]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/GitHub/ReconHardware/PynqSoftware/Sources/Adder/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
WARNING: [VRFC 10-3609] overwriting previous definition of module 'adder' [C:/GitHub/ReconHardware/PynqSoftware/Sources/Adder/adder.v:5]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/GitHub/ReconHardware/PynqSoftware/Sources/General/matrixAccTopDevice.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ConvolutionAccelerator
WARNING: [VRFC 10-3609] overwriting previous definition of module 'ConvolutionAccelerator' [C:/GitHub/ReconHardware/PynqSoftware/Sources/General/matrixAccTopDevice.v:4]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/GitHub/ReconHardware/PynqSoftware/Sources/General/matrixAccelerator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module matrixAccelerator
WARNING: [VRFC 10-3609] overwriting previous definition of module 'matrixAccelerator' [C:/GitHub/ReconHardware/PynqSoftware/Sources/General/matrixAccelerator.v:4]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/GitHub/ReconHardware/PynqSoftware/Sources/General/matrixControl3x3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module matrixControl3x3
WARNING: [VRFC 10-3609] overwriting previous definition of module 'matrixControl3x3' [C:/GitHub/ReconHardware/PynqSoftware/Sources/General/matrixControl3x3.v:4]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/GitHub/ReconHardware/PynqSoftware/Sources/Multiplier/multiplyComputePynq.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiplyComputePynq
WARNING: [VRFC 10-3609] overwriting previous definition of module 'multiplyComputePynq' [C:/GitHub/ReconHardware/PynqSoftware/Sources/Multiplier/multiplyComputePynq.v:4]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/GitHub/ReconHardware/PynqSoftware/Sources/TB/convolve3x3int_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module convolve3x3int_tb
WARNING: [VRFC 10-2019] loop variable declaration is not allowed in this mode of verilog [C:/GitHub/ReconHardware/PynqSoftware/Sources/TB/convolve3x3int_tb.v:41]
