

================================================================
== Vivado HLS Report for 'get_centroid_fh_Loop'
================================================================
* Date:           Wed Mar 18 11:36:11 2020

* Version:        2019.2.1 (Build 2724168 on Thu Dec 05 05:19:09 MST 2019)
* Project:        WeedD
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 50.00 ns | 8.250 ns |   6.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     1537|     1537| 76.850 us | 76.850 us |  1537|  1537|   none  |
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                           |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |         Loop Name         |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1                   |     1536|     1536|        48|          -|          -|    32|    no    |
        | + get_centroid_fh_label8  |       46|       46|         2|          -|          -|    23|    no    |
        +---------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|    416|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|     99|    -|
|Register         |        -|      -|     161|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|     161|    515|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name     | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+-------+---+----+------------+------------+
    |add_ln151_fu_227_p2     |     +    |      0|  0|  14|          10|          10|
    |h_fu_152_p2             |     +    |      0|  0|  15|           6|           1|
    |h_sum_fu_253_p2         |     +    |      0|  0|  39|          32|          32|
    |p_sum_fu_258_p2         |     +    |      0|  0|  39|          32|           1|
    |v_fu_203_p2             |     +    |      0|  0|  15|           5|           1|
    |v_sum_fu_247_p2         |     +    |      0|  0|  39|          32|          32|
    |and_ln150_fu_214_p2     |    and   |      0|  0|   2|           1|           1|
    |and_ln895_fu_271_p2     |    and   |      0|  0|   2|           1|           1|
    |icmp_ln148_fu_146_p2    |   icmp   |      0|  0|  11|           6|           7|
    |icmp_ln149_fu_197_p2    |   icmp   |      0|  0|  11|           5|           5|
    |icmp_ln150_1_fu_209_p2  |   icmp   |      0|  0|  11|           8|           8|
    |icmp_ln150_fu_170_p2    |   icmp   |      0|  0|  13|          16|          16|
    |icmp_ln895_fu_241_p2    |   icmp   |      0|  0|  11|           8|           1|
    |ap_block_state1         |    or    |      0|  0|   2|           1|           1|
    |h_sum_7_fu_284_p3       |  select  |      0|  0|  32|           1|          32|
    |h_sum_8_fu_291_p3       |  select  |      0|  0|  32|           1|          32|
    |p_sum_7_fu_299_p3       |  select  |      0|  0|  32|           1|          32|
    |p_sum_8_fu_306_p3       |  select  |      0|  0|  32|           1|          32|
    |v_sum_7_fu_264_p3       |  select  |      0|  0|  32|           1|          32|
    |v_sum_8_fu_276_p3       |  select  |      0|  0|  32|           1|          32|
    +------------------------+----------+-------+---+----+------------+------------+
    |Total                   |          |      0|  0| 416|         169|         309|
    +------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------+----+-----------+-----+-----------+
    |      Name     | LUT| Input Size| Bits| Total Bits|
    +---------------+----+-----------+-----+-----------+
    |ap_NS_fsm      |  27|          5|    1|          5|
    |ap_done        |   9|          2|    1|          2|
    |h_0_i_reg_99   |   9|          2|    6|         12|
    |h_limit_blk_n  |   9|          2|    1|          2|
    |h_sum_6_fu_66  |   9|          2|   32|         64|
    |p_sum_6_fu_62  |   9|          2|   32|         64|
    |v_0_i_reg_110  |   9|          2|    5|         10|
    |v_limit_blk_n  |   9|          2|    1|          2|
    |v_sum_6_fu_70  |   9|          2|   32|         64|
    +---------------+----+-----------+-----+-----------+
    |Total          |  99|         21|  111|        225|
    +---------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------+----+----+-----+-----------+
    |         Name         | FF | LUT| Bits| Const Bits|
    +----------------------+----+----+-----+-----------+
    |and_ln150_reg_391     |   1|   0|    1|          0|
    |ap_CS_fsm             |   4|   0|    4|          0|
    |ap_done_reg           |   1|   0|    1|          0|
    |h_0_i_reg_99          |   6|   0|    6|          0|
    |h_limit_read_reg_350  |  16|   0|   16|          0|
    |h_reg_363             |   6|   0|    6|          0|
    |h_sum_6_fu_66         |  32|   0|   32|          0|
    |icmp_ln150_reg_378    |   1|   0|    1|          0|
    |p_sum_6_fu_62         |  32|   0|   32|          0|
    |v_0_i_reg_110         |   5|   0|    5|          0|
    |v_limit_read_reg_355  |   8|   0|    8|          0|
    |v_reg_386             |   5|   0|    5|          0|
    |v_sum_6_fu_70         |  32|   0|   32|          0|
    |zext_ln150_1_reg_373  |   6|   0|   10|          4|
    |zext_ln150_reg_368    |   6|   0|   32|         26|
    +----------------------+----+----+-----+-----------+
    |Total                 | 161|   0|  191|         30|
    +----------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------+-----+-----+------------+----------------------+--------------+
|         RTL Ports         | Dir | Bits|  Protocol  |     Source Object    |    C Type    |
+---------------------------+-----+-----+------------+----------------------+--------------+
|ap_clk                     |  in |    1| ap_ctrl_hs | get_centroid_fh_Loop | return value |
|ap_rst                     |  in |    1| ap_ctrl_hs | get_centroid_fh_Loop | return value |
|ap_start                   |  in |    1| ap_ctrl_hs | get_centroid_fh_Loop | return value |
|ap_done                    | out |    1| ap_ctrl_hs | get_centroid_fh_Loop | return value |
|ap_continue                |  in |    1| ap_ctrl_hs | get_centroid_fh_Loop | return value |
|ap_idle                    | out |    1| ap_ctrl_hs | get_centroid_fh_Loop | return value |
|ap_ready                   | out |    1| ap_ctrl_hs | get_centroid_fh_Loop | return value |
|ap_return_0                | out |   32| ap_ctrl_hs | get_centroid_fh_Loop | return value |
|ap_return_1                | out |   32| ap_ctrl_hs | get_centroid_fh_Loop | return value |
|ap_return_2                | out |   32| ap_ctrl_hs | get_centroid_fh_Loop | return value |
|h_limit_dout               |  in |   16|   ap_fifo  |        h_limit       |    pointer   |
|h_limit_empty_n            |  in |    1|   ap_fifo  |        h_limit       |    pointer   |
|h_limit_read               | out |    1|   ap_fifo  |        h_limit       |    pointer   |
|v_limit_dout               |  in |    8|   ap_fifo  |        v_limit       |    pointer   |
|v_limit_empty_n            |  in |    1|   ap_fifo  |        v_limit       |    pointer   |
|v_limit_read               | out |    1|   ap_fifo  |        v_limit       |    pointer   |
|micro_roi_data_V_address0  | out |   10|  ap_memory |   micro_roi_data_V   |     array    |
|micro_roi_data_V_ce0       | out |    1|  ap_memory |   micro_roi_data_V   |     array    |
|micro_roi_data_V_q0        |  in |    8|  ap_memory |   micro_roi_data_V   |     array    |
+---------------------------+-----+-----+------------+----------------------+--------------+

