[2025-09-18 04:41:35] START suite=qualcomm_srv trace=srv551_ap
CMD: ./bin/champsim -w 20000000 -i 100000000 /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv551_ap.champsimtrace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
Heartbeat CPU 0 instructions: 10000001 cycles: 2802456 heartbeat IPC: 3.568 cumulative IPC: 3.568 (Simulation time: 00 hr 00 min 39 sec)
Heartbeat CPU 0 instructions: 20000001 cycles: 5189669 heartbeat IPC: 4.189 cumulative IPC: 3.854 (Simulation time: 00 hr 01 min 14 sec)
Warmup finished CPU 0 instructions: 20000001 cycles: 5189669 cumulative IPC: 3.854 (Simulation time: 00 hr 01 min 14 sec)
Warmup complete CPU 0 instructions: 20000001 cycles: 5189669 cumulative IPC: 3.854 (Simulation time: 00 hr 01 min 14 sec)
Heartbeat CPU 0 instructions: 30000001 cycles: 16853200 heartbeat IPC: 0.8574 cumulative IPC: 0.8574 (Simulation time: 00 hr 02 min 39 sec)
Heartbeat CPU 0 instructions: 40000001 cycles: 28879753 heartbeat IPC: 0.8315 cumulative IPC: 0.8442 (Simulation time: 00 hr 04 min 07 sec)
Heartbeat CPU 0 instructions: 50000003 cycles: 40678188 heartbeat IPC: 0.8476 cumulative IPC: 0.8453 (Simulation time: 00 hr 05 min 33 sec)
Heartbeat CPU 0 instructions: 60000005 cycles: 55532777 heartbeat IPC: 0.6732 cumulative IPC: 0.7945 (Simulation time: 00 hr 07 min 10 sec)
Heartbeat CPU 0 instructions: 70000006 cycles: 76194446 heartbeat IPC: 0.484 cumulative IPC: 0.7042 (Simulation time: 00 hr 09 min 27 sec)
Heartbeat CPU 0 instructions: 80000008 cycles: 88154662 heartbeat IPC: 0.8361 cumulative IPC: 0.7232 (Simulation time: 00 hr 10 min 48 sec)
Heartbeat CPU 0 instructions: 90000008 cycles: 99431663 heartbeat IPC: 0.8868 cumulative IPC: 0.7428 (Simulation time: 00 hr 12 min 12 sec)
Heartbeat CPU 0 instructions: 100000010 cycles: 110921813 heartbeat IPC: 0.8703 cumulative IPC: 0.7566 (Simulation time: 00 hr 13 min 34 sec)
*** Reached end of trace: (0, "/home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv551_ap.champsimtrace.xz")
Heartbeat CPU 0 instructions: 110000013 cycles: 121939206 heartbeat IPC: 0.9077 cumulative IPC: 0.7709 (Simulation time: 00 hr 14 min 54 sec)
Simulation finished CPU 0 instructions: 100000003 cycles: 127670383 cumulative IPC: 0.7833 (Simulation time: 00 hr 16 min 11 sec)
Simulation complete CPU 0 instructions: 100000003 cycles: 127670383 cumulative IPC: 0.7833 (Simulation time: 00 hr 16 min 11 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv551_ap.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 0.7833 instructions: 100000003 cycles: 127670383
CPU 0 Branch Prediction Accuracy: 93.33% MPKI: 12.87 Average ROB Occupancy at Mispredict: 35.36
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.3492
BRANCH_INDIRECT: 0.4176
BRANCH_CONDITIONAL: 10.71
BRANCH_DIRECT_CALL: 0.6606
BRANCH_INDIRECT_CALL: 0.1684
BRANCH_RETURN: 0.5581


====Backend Stall Breakdown====
ROB_STALL: 1177205
LQ_STALL: 5135450
SQ_STALL: 224212


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 144.326
REPLAY_LOAD: 79.53461
NON_REPLAY_LOAD: 11.884687

== Total ==
ADDR_TRANS: 183727
REPLAY_LOAD: 187304
NON_REPLAY_LOAD: 806174

== Counts ==
ADDR_TRANS: 1273
REPLAY_LOAD: 2355
NON_REPLAY_LOAD: 67833

cpu0->cpu0_STLB TOTAL        ACCESS:    2686602 HIT:    2481824 MISS:     204778 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:    2686602 HIT:    2481824 MISS:     204778 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 117.2 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    6285855 HIT:    4046620 MISS:    2239235 MSHR_MERGE:      27556
cpu0->cpu0_L2C LOAD         ACCESS:    4959578 HIT:    3265643 MISS:    1693935 MSHR_MERGE:       4301
cpu0->cpu0_L2C RFO          ACCESS:     186433 HIT:      86223 MISS:     100210 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:     236631 HIT:     161201 MISS:      75430 MSHR_MERGE:      23255
cpu0->cpu0_L2C WRITE        ACCESS:     490805 HIT:     488204 MISS:       2601 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:     412408 HIT:      45349 MISS:     367059 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:     113867 ISSUED:     112834 USEFUL:      13857 USELESS:      10932
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 37.49 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   13270803 HIT:   10244659 MISS:    3026144 MSHR_MERGE:     786969
cpu0->cpu0_L1I LOAD         ACCESS:   13270803 HIT:   10244659 MISS:    3026144 MSHR_MERGE:     786969
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 27.19 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   27746520 HIT:   23674296 MISS:    4072224 MSHR_MERGE:     629117
cpu0->cpu0_L1D LOAD         ACCESS:   16994946 HIT:   13964524 MISS:    3030422 MSHR_MERGE:     310019
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:     639932 HIT:     501061 MISS:     138871 MSHR_MERGE:      15016
cpu0->cpu0_L1D WRITE        ACCESS:    9653980 HIT:    9166921 MISS:     487059 MSHR_MERGE:     300618
cpu0->cpu0_L1D TRANSLATION  ACCESS:     457662 HIT:      41790 MISS:     415872 MSHR_MERGE:       3464
cpu0->cpu0_L1D PREFETCH REQUESTED:     679124 ISSUED:     639932 USEFUL:      65781 USELESS:      53660
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 25.51 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:   10862370 HIT:   10174248 MISS:     688122 MSHR_MERGE:     347955
cpu0->cpu0_ITLB LOAD         ACCESS:   10862370 HIT:   10174248 MISS:     688122 MSHR_MERGE:     347955
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 28.58 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   25616321 HIT:   22246401 MISS:    3369920 MSHR_MERGE:    1023485
cpu0->cpu0_DTLB LOAD         ACCESS:   25616321 HIT:   22246401 MISS:    3369920 MSHR_MERGE:    1023485
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 11.58 cycles
cpu0->LLC TOTAL        ACCESS:    2497429 HIT:    2296258 MISS:     201171 MSHR_MERGE:        751
cpu0->LLC LOAD         ACCESS:    1689633 HIT:    1570138 MISS:     119495 MSHR_MERGE:        350
cpu0->LLC RFO          ACCESS:     100210 HIT:      77874 MISS:      22336 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:      52175 HIT:      32889 MISS:      19286 MSHR_MERGE:        401
cpu0->LLC WRITE        ACCESS:     288352 HIT:     288177 MISS:        175 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:     367059 HIT:     327180 MISS:      39879 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 91.04 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:       3498
  ROW_BUFFER_MISS:     196745
  AVG DBUS CONGESTED CYCLE: 6.821
Channel 0 WQ ROW_BUFFER_HIT:      12424
  ROW_BUFFER_MISS:      86709
  FULL:          0
Channel 0 REFRESHES ISSUED:      10639

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0      1518822      1344221       135666         8158
---------------------------------------------------------------
  STLB miss resolved @ L1D                0          803         6180        54499         5259
  STLB miss resolved @ L2C                0         1274        10189        43074         4090
  STLB miss resolved @ LLC                0         1323        24985       175936         9631
  STLB miss resolved @ MEM                0          130         4888        28193        11034

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level              97431        12652       255498       123963         2773
---------------------------------------------------------------
  STLB miss resolved @ L1D                0          210         1650        19995         1003
  STLB miss resolved @ L2C                0          186         3156        11042          363
  STLB miss resolved @ LLC                0          438        11066       123441         3373
  STLB miss resolved @ MEM                0           28         2226        16292         2698
[2025-09-18 04:57:46] END   suite=qualcomm_srv trace=srv551_ap (rc=0)
