#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2009.vpi";
S_0x102ee6df0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x102ee6f70 .scope package, "sat_pkg" "sat_pkg" 3 1;
 .timescale 0 0;
P_0x97a82c000 .param/l "COLS_PER_ROW" 1 3 4, +C4<00000000000000000000000000000100>;
P_0x97a82c040 .param/l "LIT_WIDTH" 1 3 9, +C4<00000000000000000000000000000110>;
P_0x97a82c080 .param/l "NUM_ROWS" 1 3 3, +C4<00000000000000000000000000100000>;
P_0x97a82c0c0 .param/l "NUM_VARS" 1 3 5, +C4<00000000000000000000000000010000>;
enum0x102eee580 .enum4 (3)
   "IDLE" 3'b000,
   "DECIDE" 3'b001,
   "PROPAGATE" 3'b010,
   "BACKTRACK" 3'b011,
   "SAT" 3'b100,
   "UNSAT" 3'b101
 ;
S_0x102eea740 .scope module, "tb_sat_node" "tb_sat_node" 4 1;
 .timescale 0 0;
P_0x97a834000 .param/l "COLS_PER_ROW" 1 4 5, +C4<00000000000000000000000000000100>;
P_0x97a834040 .param/str "INIT_FILE" 1 4 8, "rtl/problem.hex";
P_0x97a834080 .param/l "LIT_WIDTH" 1 4 7, +C4<00000000000000000000000000000110>;
P_0x97a8340c0 .param/l "NUM_ROWS" 1 4 4, +C4<00000000000000000000000000000011>;
P_0x97a834100 .param/l "NUM_VARS" 1 4 6, +C4<00000000000000000000000000000011>;
v0x97bc4f160_0 .net "assigned", 3 1, L_0x97bc54070;  1 drivers
v0x97bc4f200_0 .var "clk", 0 0;
v0x97bc4f2a0_0 .net "cycle_count", 31 0, v0x97bc4dcc0_0;  1 drivers
v0x97bc4f340_0 .net "done", 0 0, v0x97bc4de00_0;  1 drivers
v0x97bc4f3e0_0 .net "result_sat", 0 0, v0x97bc4e9e0_0;  1 drivers
v0x97bc4f480_0 .var "rst_n", 0 0;
v0x97bc4f520_0 .var "start", 0 0;
v0x97bc4f5c0_0 .net "state_out", 2 0, L_0x102eeaa40;  1 drivers
v0x97bc4f660_0 .net "values", 3 1, L_0x97bc540e0;  1 drivers
E_0x97b0293c0 .event anyedge, v0x97bc4de00_0;
S_0x102eea8c0 .scope module, "dut" "sat_node" 4 28, 5 1 0, S_0x102eea740;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /OUTPUT 1 "done";
    .port_info 4 /OUTPUT 1 "result_sat";
    .port_info 5 /OUTPUT 3 "assigned";
    .port_info 6 /OUTPUT 3 "values";
    .port_info 7 /OUTPUT 32 "cycle_count";
    .port_info 8 /OUTPUT 3 "state_out";
P_0x97a834b40 .param/l "COLS_PER_ROW" 0 5 3, +C4<00000000000000000000000000000100>;
P_0x97a834b80 .param/str "INIT_FILE" 0 5 6, "rtl/problem.hex";
P_0x97a834bc0 .param/l "LIT_WIDTH" 0 5 5, +C4<00000000000000000000000000000110>;
P_0x97a834c00 .param/l "NUM_ROWS" 0 5 2, +C4<00000000000000000000000000000011>;
P_0x97a834c40 .param/l "NUM_VARS" 0 5 4, +C4<00000000000000000000000000000011>;
enum0x102eeeb50 .enum4 (3)
   "ST_IDLE" 3'b000,
   "ST_DECIDE" 3'b001,
   "ST_PROPAGATE" 3'b010,
   "ST_BACKTRACK" 3'b011,
   "ST_FLIP_DECISION" 3'b100,
   "ST_REBUILD_QUEUE" 3'b101,
   "ST_SAT" 3'b110,
   "ST_UNSAT" 3'b111
 ;
L_0x97b03ad80 .functor NOT 1, v0x97bc4f480_0, C4<0>, C4<0>, C4<0>;
L_0x102eeaa40 .functor BUFZ 3, v0x97bc4ec60_0, C4<000>, C4<000>, C4<000>;
L_0x97b03adf0 .functor OR 1, v0x97bc4df40_0, L_0x97b03ad80, C4<0>, C4<0>;
L_0x97bc54070 .functor BUFZ 3, v0x97b041d60_0, C4<000>, C4<000>, C4<000>;
L_0x97bc540e0 .functor BUFZ 3, v0x97b0424e0_0, C4<000>, C4<000>, C4<000>;
L_0x97bc54150 .functor BUFZ 3, v0x97b041d60_0, C4<000>, C4<000>, C4<000>;
L_0x97b03ae60 .functor OR 1, v0x97bc4e800_0, L_0x97b03ad80, C4<0>, C4<0>;
L_0x97b03aed0 .functor OR 4, L_0x97a8152c0, v0x97b0426c0_0, C4<0000>, C4<0000>;
v0x97bc4d220_0 .var "am_assign", 0 0;
v0x97bc4d2c0_0 .var "am_forced", 0 0;
v0x97bc4d360_0 .net "am_out_assigned", 3 1, v0x97b041d60_0;  1 drivers
v0x97bc4d400_0 .net "am_out_values", 3 1, v0x97b0424e0_0;  1 drivers
v0x97bc4d4a0_0 .var "am_pop", 0 0;
v0x97bc4d540_0 .net "am_pop_forced", 0 0, L_0x97a820e60;  1 drivers
v0x97bc4d5e0_0 .net "am_pop_val", 0 0, L_0x97a820dc0;  1 drivers
v0x97bc4d680_0 .net "am_pop_var", 1 0, L_0x97a820d20;  1 drivers
v0x97bc4d720_0 .net "am_stack_empty", 0 0, L_0x97a820aa0;  1 drivers
v0x97bc4d7c0_0 .var "am_val", 0 0;
v0x97bc4d860_0 .var "am_var", 1 0;
v0x97bc4d900_0 .net "assigned", 3 1, L_0x97bc54070;  alias, 1 drivers
v0x97bc4d9a0_0 .var "bt_val", 0 0;
v0x97bc4da40_0 .var "bt_var", 1 0;
v0x97bc4dae0_0 .net "clk", 0 0, v0x97bc4f200_0;  1 drivers
v0x97bc4db80_0 .net "conflict_detected", 0 0, v0x97b043200_0;  1 drivers
v0x97bc4dc20_0 .var "current_prop_literal", 5 0;
v0x97bc4dcc0_0 .var "cycle_count", 31 0;
v0x97bc4dd60_0 .var "delayed_row_ptr", 1 0;
v0x97bc4de00_0 .var "done", 0 0;
v0x97bc4dea0_0 .net "dyn_rdata", 3 0, L_0x97a8152c0;  1 drivers
v0x97bc4df40_0 .var "dyn_rst", 0 0;
v0x97bc4dfe0_0 .net "dyn_wdata", 3 0, L_0x97b03aed0;  1 drivers
v0x97bc4e080_0 .var "dyn_we", 0 0;
v0x97bc4e120_0 .net "h_assigned", 3 1, L_0x97bc54150;  1 drivers
v0x97bc4e1c0_0 .net "h_next_var", 1 0, v0x97b043660_0;  1 drivers
v0x97bc4e260_0 .net "h_valid", 0 0, v0x97b043700_0;  1 drivers
v0x97bc4e300_0 .net "match_mask", 3 0, v0x97b0426c0_0;  1 drivers
v0x97bc4e3a0_0 .var "pipeline_valid", 0 0;
v0x97bc4e440_0 .var "pq_din", 5 0;
v0x97bc4e4e0_0 .net "pq_dout", 5 0, L_0x97bc541c0;  1 drivers
v0x97bc4e580_0 .net "pq_empty", 0 0, L_0x97a820fa0;  1 drivers
v0x97bc4e620_0 .net "pq_full", 0 0, L_0x97a8210e0;  1 drivers
v0x97bc4e6c0_0 .var "pq_pop", 0 0;
v0x97bc4e760_0 .var "pq_push", 0 0;
v0x97bc4e800_0 .var "pq_rst", 0 0;
v0x97bc4e8a0_0 .var "prop_lit_valid", 0 0;
v0x97bc4e940_0 .var "rebuild_ptr", 2 0;
v0x97bc4e9e0_0 .var "result_sat", 0 0;
v0x97bc4ea80_0 .var "row_ptr", 1 0;
v0x97bc4eb20_0 .net "rst", 0 0, L_0x97b03ad80;  1 drivers
v0x97bc4ebc0_0 .net "rst_n", 0 0, v0x97bc4f480_0;  1 drivers
v0x97bc4ec60_0 .var "st", 2 0;
v0x97bc4ed00_0 .net "start", 0 0, v0x97bc4f520_0;  1 drivers
v0x97bc4eda0_0 .net "state", 2 0, v0x97bc4ec60_0;  1 drivers
v0x97bc4ee40_0 .net "state_out", 2 0, L_0x102eeaa40;  alias, 1 drivers
v0x97bc4eee0_0 .net "static_row", 23 0, L_0x97bc54000;  1 drivers
v0x97bc4ef80_0 .net "unit_detected", 0 0, v0x97bc4d0e0_0;  1 drivers
v0x97bc4f020_0 .net "unit_forced_lit", 5 0, v0x97bc4cfa0_0;  1 drivers
v0x97bc4f0c0_0 .net "values", 3 1, L_0x97bc540e0;  alias, 1 drivers
S_0x102eeb5a0 .scope begin, "$unm_blk_50" "$unm_blk_50" 5 260, 5 260 0, S_0x102eea8c0;
 .timescale 0 0;
v0x97b041220_0 .var "false_L", 5 0;
v0x97b0412c0_0 .var "forced_L", 5 0;
v0x97b041360_0 .var "u_val", 0 0;
v0x97b041040_0 .var "u_var", 1 0;
S_0x102eeb720 .scope module, "am" "assignment_manager" 5 96, 6 1 0, S_0x102eea8c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "cmd_assign";
    .port_info 3 /INPUT 2 "assign_var";
    .port_info 4 /INPUT 1 "assign_val";
    .port_info 5 /INPUT 1 "assign_forced";
    .port_info 6 /INPUT 1 "cmd_pop";
    .port_info 7 /OUTPUT 3 "assigned";
    .port_info 8 /OUTPUT 3 "values";
    .port_info 9 /OUTPUT 2 "popped_var";
    .port_info 10 /OUTPUT 1 "popped_val";
    .port_info 11 /OUTPUT 1 "popped_forced";
    .port_info 12 /OUTPUT 1 "stack_empty";
P_0x97a80cb80 .param/l "ENTRY_WIDTH" 1 6 27, +C4<0000000000000000000000000000000100>;
P_0x97a80cbc0 .param/l "NUM_VARS" 0 6 2, +C4<00000000000000000000000000000011>;
v0x97b0406e0_0 .net *"_ivl_0", 31 0, L_0x97a820a00;  1 drivers
L_0x97b844178 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x97b041400_0 .net *"_ivl_11", 28 0, L_0x97b844178;  1 drivers
L_0x97b8441c0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x97b0414a0_0 .net/2u *"_ivl_12", 31 0, L_0x97b8441c0;  1 drivers
v0x97b041540_0 .net *"_ivl_14", 0 0, L_0x97a820be0;  1 drivers
v0x97b0415e0_0 .net *"_ivl_16", 3 0, L_0x97a815360;  1 drivers
v0x97b041680_0 .net *"_ivl_18", 31 0, L_0x97a820c80;  1 drivers
L_0x97b844208 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x97b041720_0 .net *"_ivl_21", 28 0, L_0x97b844208;  1 drivers
L_0x97b844250 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x97b0417c0_0 .net/2u *"_ivl_22", 31 0, L_0x97b844250;  1 drivers
v0x97b041860_0 .net *"_ivl_24", 31 0, L_0x97bc4f700;  1 drivers
L_0x97b844298 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x97b041900_0 .net/2u *"_ivl_26", 3 0, L_0x97b844298;  1 drivers
L_0x97b8440e8 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x97b0419a0_0 .net *"_ivl_3", 28 0, L_0x97b8440e8;  1 drivers
L_0x97b844130 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x97b041a40_0 .net/2u *"_ivl_4", 31 0, L_0x97b844130;  1 drivers
v0x97b041ae0_0 .net *"_ivl_8", 31 0, L_0x97a820b40;  1 drivers
v0x97b041b80_0 .net "assign_forced", 0 0, v0x97bc4d2c0_0;  1 drivers
v0x97b041c20_0 .net "assign_val", 0 0, v0x97bc4d7c0_0;  1 drivers
v0x97b041cc0_0 .net "assign_var", 1 0, v0x97bc4d860_0;  1 drivers
v0x97b041d60_0 .var "assigned", 3 1;
v0x97b041e00_0 .net "clk", 0 0, v0x97bc4f200_0;  alias, 1 drivers
v0x97b041ea0_0 .net "cmd_assign", 0 0, v0x97bc4d220_0;  1 drivers
v0x97b041f40_0 .net "cmd_pop", 0 0, v0x97bc4d4a0_0;  1 drivers
v0x97b041fe0_0 .net "popped_forced", 0 0, L_0x97a820e60;  alias, 1 drivers
v0x97b042080_0 .net "popped_val", 0 0, L_0x97a820dc0;  alias, 1 drivers
v0x97b042120_0 .net "popped_var", 1 0, L_0x97a820d20;  alias, 1 drivers
v0x97b0421c0_0 .net "rst", 0 0, L_0x97b03ad80;  alias, 1 drivers
v0x97b042260 .array "stack", 2 0, 3 0;
v0x97b042300_0 .net "stack_empty", 0 0, L_0x97a820aa0;  alias, 1 drivers
v0x97b0423a0_0 .var "stack_ptr", 2 0;
v0x97b042440_0 .net "top_data", 3 0, L_0x97a815400;  1 drivers
v0x97b0424e0_0 .var "values", 3 1;
E_0x97b029e00 .event posedge, v0x97b041e00_0;
L_0x97a820a00 .concat [ 3 29 0 0], v0x97b0423a0_0, L_0x97b8440e8;
L_0x97a820aa0 .cmp/eq 32, L_0x97a820a00, L_0x97b844130;
L_0x97a820b40 .concat [ 3 29 0 0], v0x97b0423a0_0, L_0x97b844178;
L_0x97a820be0 .cmp/gt 32, L_0x97a820b40, L_0x97b8441c0;
L_0x97a815360 .array/port v0x97b042260, L_0x97bc4f700;
L_0x97a820c80 .concat [ 3 29 0 0], v0x97b0423a0_0, L_0x97b844208;
L_0x97bc4f700 .arith/sub 32, L_0x97a820c80, L_0x97b844250;
L_0x97a815400 .functor MUXZ 4, L_0x97b844298, L_0x97a815360, L_0x97a820be0, C4<>;
L_0x97a820d20 .part L_0x97a815400, 2, 2;
L_0x97a820dc0 .part L_0x97a815400, 1, 1;
L_0x97a820e60 .part L_0x97a815400, 0, 1;
S_0x102ee8ae0 .scope module, "comp" "comparator" 5 138, 7 1 0, S_0x102eea8c0;
 .timescale 0 0;
    .port_info 0 /INPUT 24 "static_row";
    .port_info 1 /INPUT 6 "target_literal";
    .port_info 2 /OUTPUT 4 "match_mask";
P_0x97a80cc00 .param/l "COLS_PER_ROW" 0 7 2, +C4<00000000000000000000000000000100>;
P_0x97a80cc40 .param/l "LIT_WIDTH" 0 7 3, +C4<00000000000000000000000000000110>;
v0x97b0426c0_0 .var "match_mask", 3 0;
v0x97b042760_0 .net "static_row", 23 0, L_0x97bc54000;  alias, 1 drivers
v0x97b042800_0 .net "target_literal", 5 0, v0x97bc4dc20_0;  1 drivers
E_0x97b029e40 .event anyedge, v0x97b042760_0, v0x97b042800_0;
S_0x97a83c000 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 7 11, 7 11 0, S_0x102ee8ae0;
 .timescale 0 0;
v0x97b042620_0 .var/2s "i", 31 0;
S_0x97a83c180 .scope begin, "$unm_blk_2" "$unm_blk_2" 7 11, 7 11 0, S_0x97a83c000;
 .timescale 0 0;
v0x97b042580_0 .var "lit", 5 0;
S_0x97a83c300 .scope module, "dyn_mem" "dynamic_memory" 5 58, 8 1 0, S_0x102eea8c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 2 "addr";
    .port_info 3 /INPUT 1 "we";
    .port_info 4 /INPUT 4 "wdata";
    .port_info 5 /OUTPUT 4 "rdata";
P_0x97a80cc80 .param/l "COLS_PER_ROW" 0 8 3, +C4<00000000000000000000000000000100>;
P_0x97a80ccc0 .param/l "NUM_ROWS" 0 8 2, +C4<00000000000000000000000000000011>;
L_0x97b844058 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x97b042940_0 .net/2u *"_ivl_0", 3 0, L_0x97b844058;  1 drivers
v0x97b0429e0_0 .net *"_ivl_2", 3 0, L_0x97a815220;  1 drivers
v0x97b042a80_0 .net *"_ivl_4", 3 0, L_0x97a820960;  1 drivers
L_0x97b8440a0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x97b042b20_0 .net *"_ivl_7", 1 0, L_0x97b8440a0;  1 drivers
v0x97b042bc0_0 .net "addr", 1 0, v0x97bc4ea80_0;  1 drivers
v0x97b042c60_0 .net "clk", 0 0, v0x97bc4f200_0;  alias, 1 drivers
v0x97b042d00 .array "memory", 2 0, 3 0;
v0x97b042da0_0 .net "rdata", 3 0, L_0x97a8152c0;  alias, 1 drivers
v0x97b042e40_0 .net "rst", 0 0, L_0x97b03adf0;  1 drivers
v0x97b042ee0_0 .net "wdata", 3 0, L_0x97b03aed0;  alias, 1 drivers
v0x97b042f80_0 .net "we", 0 0, v0x97bc4e080_0;  1 drivers
L_0x97a815220 .array/port v0x97b042d00, L_0x97a820960;
L_0x97a820960 .concat [ 2 2 0 0], v0x97bc4ea80_0, L_0x97b8440a0;
L_0x97a8152c0 .functor MUXZ 4, L_0x97a815220, L_0x97b844058, L_0x97b03adf0, C4<>;
S_0x97a83c480 .scope begin, "$ivl_for_loop5" "$ivl_for_loop5" 8 20, 8 20 0, S_0x97a83c300;
 .timescale 0 0;
v0x97b0428a0_0 .var/2s "i", 31 0;
S_0x97a83c600 .scope module, "evaluator" "clause_evaluator" 5 147, 9 1 0, S_0x102eea8c0;
 .timescale 0 0;
    .port_info 0 /INPUT 24 "static_row";
    .port_info 1 /INPUT 4 "dynamic_row";
    .port_info 2 /OUTPUT 1 "conflict";
P_0x97a80cd00 .param/l "COLS_PER_ROW" 0 9 2, +C4<00000000000000000000000000000100>;
P_0x97a80cd40 .param/l "LIT_WIDTH" 0 9 3, +C4<00000000000000000000000000000110>;
v0x97b043160_0 .var "active_mask", 3 0;
v0x97b043200_0 .var "conflict", 0 0;
v0x97b0432a0_0 .net "dynamic_row", 3 0, L_0x97b03aed0;  alias, 1 drivers
v0x97b043340_0 .var "has_active_lits", 0 0;
v0x97b0433e0_0 .net "static_row", 23 0, L_0x97bc54000;  alias, 1 drivers
v0x97b043480_0 .var "term", 3 0;
E_0x97b029ec0 .event anyedge, v0x97b042760_0, v0x97b042ee0_0;
S_0x97a83c780 .scope begin, "$ivl_for_loop1" "$ivl_for_loop1" 9 15, 9 15 0, S_0x97a83c600;
 .timescale 0 0;
v0x97b0430c0_0 .var/2s "i", 31 0;
S_0x97a83c900 .scope begin, "$unm_blk_6" "$unm_blk_6" 9 15, 9 15 0, S_0x97a83c780;
 .timescale 0 0;
v0x97b043020_0 .var "lit", 5 0;
S_0x97a83ca80 .scope module, "heuristic" "heuristic_engine" 5 72, 10 1 0, S_0x102eea8c0;
 .timescale 0 0;
    .port_info 0 /INPUT 3 "assigned";
    .port_info 1 /OUTPUT 2 "next_var";
    .port_info 2 /OUTPUT 1 "valid";
P_0x97a80cd80 .param/l "LIT_WIDTH" 0 10 3, +C4<00000000000000000000000000000110>;
P_0x97a80cdc0 .param/l "NUM_VARS" 0 10 2, +C4<00000000000000000000000000000011>;
v0x97b0435c0_0 .net "assigned", 3 1, L_0x97bc54150;  alias, 1 drivers
v0x97b043660_0 .var "next_var", 1 0;
v0x97b043700_0 .var "valid", 0 0;
E_0x97b029f00 .event anyedge, v0x97b0435c0_0, v0x97b043520_0;
S_0x97a83cc00 .scope begin, "$ivl_for_loop3" "$ivl_for_loop3" 10 13, 10 13 0, S_0x97a83ca80;
 .timescale 0 0;
v0x97b043520_0 .var/i "i", 31 0;
S_0x97a83cd80 .scope function.vec4.s6, "make_lit" "make_lit" 5 163, 5 163 0, S_0x102eea8c0;
 .timescale 0 0;
; Variable make_lit is vec4 return value of scope S_0x97a83cd80
v0x97b043840_0 .var/2s "v", 31 0;
v0x97b0438e0_0 .var "val", 0 0;
TD_tb_sat_node.dut.make_lit ;
    %load/vec4 v0x97b0438e0_0;
    %flag_set/vec4 8;
    %jmp/0 T_0.0, 8;
    %load/vec4 v0x97b043840_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %addi 1, 0, 32;
    %jmp/1 T_0.1, 8;
T_0.0 ; End of true expr.
    %load/vec4 v0x97b043840_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %jmp/0 T_0.1, 8;
 ; End of false expr.
    %blend;
T_0.1;
    %pad/s 6;
    %ret/vec4 0, 0, 6;  Assign to make_lit (store_vec4_to_lval)
    %disable/flow S_0x97a83cd80;
    %end;
S_0x97a83cf00 .scope function.vec4.s6, "negate_lit" "negate_lit" 5 167, 5 167 0, S_0x102eea8c0;
 .timescale 0 0;
v0x97b043980_0 .var "l", 5 0;
; Variable negate_lit is vec4 return value of scope S_0x97a83cf00
TD_tb_sat_node.dut.negate_lit ;
    %load/vec4 v0x97b043980_0;
    %pushi/vec4 1, 0, 6;
    %xor;
    %ret/vec4 0, 0, 6;  Assign to negate_lit (store_vec4_to_lval)
    %disable/flow S_0x97a83cf00;
    %end;
S_0x97a83d080 .scope module, "pq" "propagation_queue" 5 121, 11 1 0, S_0x102eea8c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "push";
    .port_info 3 /INPUT 6 "din";
    .port_info 4 /INPUT 1 "pop";
    .port_info 5 /OUTPUT 6 "dout";
    .port_info 6 /OUTPUT 1 "empty";
    .port_info 7 /OUTPUT 1 "full";
P_0x97a80ce80 .param/l "LIT_WIDTH" 0 11 3, +C4<00000000000000000000000000000110>;
P_0x97a80cec0 .param/l "QUEUE_DEPTH" 0 11 2, +C4<0000000000000000000000000000000000000000000000000000000000000110>;
L_0x97bc541c0 .functor BUFZ 6, L_0x97a8154a0, C4<000000>, C4<000000>, C4<000000>;
v0x97b043ac0_0 .net *"_ivl_0", 31 0, L_0x97a820f00;  1 drivers
L_0x97b844370 .functor BUFT 1, C4<000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x97b043b60_0 .net *"_ivl_11", 59 0, L_0x97b844370;  1 drivers
L_0x97b8443b8 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000110>, C4<0>, C4<0>, C4<0>;
v0x97b043c00_0 .net/2u *"_ivl_12", 63 0, L_0x97b8443b8;  1 drivers
v0x97b043ca0_0 .net *"_ivl_16", 5 0, L_0x97a8154a0;  1 drivers
v0x97b043d40_0 .net *"_ivl_18", 3 0, L_0x97a821180;  1 drivers
L_0x97b844400 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x97b043de0_0 .net *"_ivl_21", 0 0, L_0x97b844400;  1 drivers
L_0x97b8442e0 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x97b043e80_0 .net *"_ivl_3", 27 0, L_0x97b8442e0;  1 drivers
L_0x97b844328 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x97b043f20_0 .net/2u *"_ivl_4", 31 0, L_0x97b844328;  1 drivers
v0x97bc4c000_0 .net *"_ivl_8", 63 0, L_0x97a821040;  1 drivers
v0x97bc4c0a0_0 .net "clk", 0 0, v0x97bc4f200_0;  alias, 1 drivers
v0x97bc4c140_0 .var "count", 3 0;
v0x97bc4c1e0_0 .net "din", 5 0, v0x97bc4e440_0;  1 drivers
v0x97bc4c280_0 .net "dout", 5 0, L_0x97bc541c0;  alias, 1 drivers
v0x97bc4c320_0 .net "empty", 0 0, L_0x97a820fa0;  alias, 1 drivers
v0x97bc4c3c0_0 .net "full", 0 0, L_0x97a8210e0;  alias, 1 drivers
v0x97bc4c460_0 .var "head", 2 0;
v0x97bc4c500 .array "mem", 5 0, 5 0;
v0x97bc4c5a0_0 .net "pop", 0 0, v0x97bc4e6c0_0;  1 drivers
v0x97bc4c640_0 .net "push", 0 0, v0x97bc4e760_0;  1 drivers
v0x97bc4c6e0_0 .net "rst", 0 0, L_0x97b03ae60;  1 drivers
v0x97bc4c780_0 .var "tail", 2 0;
L_0x97a820f00 .concat [ 4 28 0 0], v0x97bc4c140_0, L_0x97b8442e0;
L_0x97a820fa0 .cmp/eq 32, L_0x97a820f00, L_0x97b844328;
L_0x97a821040 .concat [ 4 60 0 0], v0x97bc4c140_0, L_0x97b844370;
L_0x97a8210e0 .cmp/eq 64, L_0x97a821040, L_0x97b8443b8;
L_0x97a8154a0 .array/port v0x97bc4c500, L_0x97a821180;
L_0x97a821180 .concat [ 3 1 0 0], v0x97bc4c460_0, L_0x97b844400;
S_0x97a83d200 .scope module, "static_mem" "static_memory" 5 42, 12 1 0, S_0x102eea8c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 2 "addr";
    .port_info 2 /OUTPUT 24 "row_out";
P_0x97a82c100 .param/l "COLS_PER_ROW" 0 12 3, +C4<00000000000000000000000000000100>;
P_0x97a82c140 .param/str "INIT_FILE" 0 12 5, "rtl/problem.hex";
P_0x97a82c180 .param/l "LIT_WIDTH" 0 12 4, +C4<00000000000000000000000000000110>;
P_0x97a82c1c0 .param/l "NUM_ROWS" 0 12 2, +C4<00000000000000000000000000000011>;
L_0x97bc54000 .functor BUFZ 24, L_0x97a815180, C4<000000000000000000000000>, C4<000000000000000000000000>, C4<000000000000000000000000>;
v0x97bc4c8c0_0 .net *"_ivl_0", 23 0, L_0x97a815180;  1 drivers
v0x97bc4c960_0 .net *"_ivl_2", 3 0, L_0x97a820820;  1 drivers
L_0x97b844010 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x97bc4ca00_0 .net *"_ivl_5", 1 0, L_0x97b844010;  1 drivers
v0x97bc4caa0_0 .net "addr", 1 0, v0x97bc4ea80_0;  alias, 1 drivers
v0x97bc4cb40_0 .net "clk", 0 0, v0x97bc4f200_0;  alias, 1 drivers
v0x97bc4cbe0 .array "memory", 2 0, 23 0;
v0x97bc4cc80_0 .net "row_out", 23 0, L_0x97bc54000;  alias, 1 drivers
L_0x97a815180 .array/port v0x97bc4cbe0, L_0x97a820820;
L_0x97a820820 .concat [ 2 2 0 0], v0x97bc4ea80_0, L_0x97b844010;
S_0x97a83d380 .scope begin, "$ivl_for_loop4" "$ivl_for_loop4" 12 15, 12 15 0, S_0x97a83d200;
 .timescale 0 0;
v0x97bc4c820_0 .var/2s "i", 31 0;
S_0x97a83d500 .scope module, "u_det" "unit_detector" 5 155, 13 1 0, S_0x102eea8c0;
 .timescale 0 0;
    .port_info 0 /INPUT 24 "static_row";
    .port_info 1 /INPUT 4 "dynamic_row";
    .port_info 2 /OUTPUT 6 "forced_literal";
    .port_info 3 /OUTPUT 1 "is_unit";
P_0x97a80cf00 .param/l "COLS_PER_ROW" 0 13 2, +C4<00000000000000000000000000000100>;
P_0x97a80cf40 .param/l "LIT_WIDTH" 0 13 3, +C4<00000000000000000000000000000110>;
v0x97bc4ce60_0 .var "count", 2 0;
v0x97bc4cf00_0 .net "dynamic_row", 3 0, L_0x97b03aed0;  alias, 1 drivers
v0x97bc4cfa0_0 .var "forced_literal", 5 0;
v0x97bc4d040_0 .var "is_candidate", 3 0;
v0x97bc4d0e0_0 .var "is_unit", 0 0;
v0x97bc4d180_0 .net "static_row", 23 0, L_0x97bc54000;  alias, 1 drivers
S_0x97a83d680 .scope begin, "$ivl_for_loop2" "$ivl_for_loop2" 13 18, 13 18 0, S_0x97a83d500;
 .timescale 0 0;
v0x97bc4cdc0_0 .var/2s "i", 31 0;
S_0x97a83d800 .scope begin, "$unm_blk_8" "$unm_blk_8" 13 18, 13 18 0, S_0x97a83d680;
 .timescale 0 0;
v0x97bc4cd20_0 .var "lit", 5 0;
    .scope S_0x97a83d200;
T_2 ;
    %fork t_1, S_0x97a83d380;
    %jmp t_0;
    .scope S_0x97a83d380;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x97bc4c820_0, 0, 32;
T_2.0 ;
    %load/vec4 v0x97bc4c820_0;
    %cmpi/s 3, 0, 32;
    %jmp/0xz T_2.1, 5;
    %pushi/vec4 0, 0, 24;
    %ix/getv/s 4, v0x97bc4c820_0;
    %store/vec4a v0x97bc4cbe0, 4, 0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x97bc4c820_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x97bc4c820_0, 0, 32;
    %jmp T_2.0;
T_2.1 ;
    %end;
    .scope S_0x97a83d200;
t_0 %join;
    %vpi_call/w 12 17 "$readmemh", P_0x97a82c140, v0x97bc4cbe0 {0 0 0};
    %vpi_call/w 12 18 "$display", "[RTL] StaticMemory loaded from %s. Row 0: %h", P_0x97a82c140, &A<v0x97bc4cbe0, 0> {0 0 0};
    %end;
    .thread T_2;
    .scope S_0x97a83c300;
T_3 ;
    %wait E_0x97b029e00;
    %load/vec4 v0x97b042e40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %fork t_3, S_0x97a83c480;
    %jmp t_2;
    .scope S_0x97a83c480;
t_3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x97b0428a0_0, 0, 32;
T_3.2 ;
    %load/vec4 v0x97b0428a0_0;
    %cmpi/s 3, 0, 32;
    %jmp/0xz T_3.3, 5;
    %pushi/vec4 0, 0, 4;
    %ix/getv/s 3, v0x97b0428a0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x97b042d00, 0, 4;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x97b0428a0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x97b0428a0_0, 0, 32;
    %jmp T_3.2;
T_3.3 ;
    %end;
    .scope S_0x97a83c300;
t_2 %join;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x97b042f80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.4, 8;
    %load/vec4 v0x97b042ee0_0;
    %load/vec4 v0x97b042bc0_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x97b042d00, 0, 4;
T_3.4 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x97a83ca80;
T_4 ;
Ewait_0 .event/or E_0x97b029f00, E_0x0;
    %wait Ewait_0;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x97b043660_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x97b043700_0, 0, 1;
    %fork t_5, S_0x97a83cc00;
    %jmp t_4;
    .scope S_0x97a83cc00;
t_5 ;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x97b043520_0, 0, 32;
T_4.0 ;
    %load/vec4 v0x97b043520_0;
    %cmpi/s 3, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_4.1, 5;
    %load/vec4 v0x97b043700_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_4.2, 4;
    %load/vec4 v0x97b0435c0_0;
    %load/vec4 v0x97b043520_0;
    %pad/s 34;
    %subi 1, 0, 34;
    %part/s 1;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_4.4, 4;
    %load/vec4 v0x97b043520_0;
    %parti/s 2, 0, 2;
    %store/vec4 v0x97b043660_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x97b043700_0, 0, 1;
T_4.4 ;
T_4.2 ;
    %load/vec4 v0x97b043520_0;
    %addi 1, 0, 32;
    %store/vec4 v0x97b043520_0, 0, 32;
    %jmp T_4.0;
T_4.1 ;
    %end;
    .scope S_0x97a83ca80;
t_4 %join;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x102eeb720;
T_5 ;
    %wait E_0x97b029e00;
    %load/vec4 v0x97b0421c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x97b0423a0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x97b041d60_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x97b0424e0_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x97b041ea0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %pushi/vec4 1, 0, 1;
    %ix/load 5, 0, 0;
    %load/vec4 v0x97b041cc0_0;
    %pad/u 4;
    %subi 1, 0, 4;
    %ix/vec4/s 4;
    %assign/vec4/off/d v0x97b041d60_0, 4, 5;
    %load/vec4 v0x97b041c20_0;
    %ix/load 5, 0, 0;
    %load/vec4 v0x97b041cc0_0;
    %pad/u 4;
    %subi 1, 0, 4;
    %ix/vec4/s 4;
    %assign/vec4/off/d v0x97b0424e0_0, 4, 5;
    %load/vec4 v0x97b041cc0_0;
    %load/vec4 v0x97b041c20_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x97b041b80_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x97b0423a0_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x97b042260, 0, 4;
    %load/vec4 v0x97b0423a0_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x97b0423a0_0, 0;
    %jmp T_5.3;
T_5.2 ;
    %load/vec4 v0x97b041f40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.4, 8;
    %load/vec4 v0x97b0423a0_0;
    %pad/u 32;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_5.6, 5;
    %pushi/vec4 0, 0, 1;
    %ix/load 5, 0, 0;
    %load/vec4 v0x97b042120_0;
    %pad/u 4;
    %subi 1, 0, 4;
    %ix/vec4/s 4;
    %assign/vec4/off/d v0x97b041d60_0, 4, 5;
    %load/vec4 v0x97b0423a0_0;
    %subi 1, 0, 3;
    %assign/vec4 v0x97b0423a0_0, 0;
T_5.6 ;
T_5.4 ;
T_5.3 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x97a83d080;
T_6 ;
    %wait E_0x97b029e00;
    %load/vec4 v0x97bc4c6e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x97bc4c460_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x97bc4c780_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x97bc4c140_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x97bc4c640_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_6.4, 9;
    %load/vec4 v0x97bc4c3c0_0;
    %nor/r;
    %and;
T_6.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %load/vec4 v0x97bc4c1e0_0;
    %load/vec4 v0x97bc4c780_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x97bc4c500, 0, 4;
    %load/vec4 v0x97bc4c780_0;
    %pad/u 64;
    %cmpi/e 5, 0, 64;
    %flag_mov 8, 4;
    %jmp/0 T_6.5, 8;
    %pushi/vec4 0, 0, 3;
    %jmp/1 T_6.6, 8;
T_6.5 ; End of true expr.
    %load/vec4 v0x97bc4c780_0;
    %addi 1, 0, 3;
    %jmp/0 T_6.6, 8;
 ; End of false expr.
    %blend;
T_6.6;
    %assign/vec4 v0x97bc4c780_0, 0;
    %load/vec4 v0x97bc4c5a0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.7, 8;
    %load/vec4 v0x97bc4c140_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x97bc4c140_0, 0;
T_6.7 ;
T_6.2 ;
    %load/vec4 v0x97bc4c5a0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_6.11, 9;
    %load/vec4 v0x97bc4c320_0;
    %nor/r;
    %and;
T_6.11;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.9, 8;
    %load/vec4 v0x97bc4c460_0;
    %pad/u 64;
    %cmpi/e 5, 0, 64;
    %flag_mov 8, 4;
    %jmp/0 T_6.12, 8;
    %pushi/vec4 0, 0, 3;
    %jmp/1 T_6.13, 8;
T_6.12 ; End of true expr.
    %load/vec4 v0x97bc4c460_0;
    %addi 1, 0, 3;
    %jmp/0 T_6.13, 8;
 ; End of false expr.
    %blend;
T_6.13;
    %assign/vec4 v0x97bc4c460_0, 0;
    %load/vec4 v0x97bc4c640_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.14, 8;
    %load/vec4 v0x97bc4c140_0;
    %subi 1, 0, 4;
    %assign/vec4 v0x97bc4c140_0, 0;
T_6.14 ;
T_6.9 ;
    %load/vec4 v0x97bc4c640_0;
    %flag_set/vec4 11;
    %flag_get/vec4 11;
    %jmp/0 T_6.20, 11;
    %load/vec4 v0x97bc4c5a0_0;
    %and;
T_6.20;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_6.19, 10;
    %load/vec4 v0x97bc4c320_0;
    %nor/r;
    %and;
T_6.19;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_6.18, 9;
    %load/vec4 v0x97bc4c3c0_0;
    %nor/r;
    %and;
T_6.18;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.16, 8;
T_6.16 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x102ee8ae0;
T_7 ;
Ewait_1 .event/or E_0x97b029e40, E_0x0;
    %wait Ewait_1;
    %fork t_7, S_0x97a83c000;
    %jmp t_6;
    .scope S_0x97a83c000;
t_7 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x97b042620_0, 0, 32;
T_7.0 ;
    %load/vec4 v0x97b042620_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_7.1, 5;
    %fork t_9, S_0x97a83c180;
    %jmp t_8;
    .scope S_0x97a83c180;
t_9 ;
    %load/vec4 v0x97b042760_0;
    %load/vec4 v0x97b042620_0;
    %muli 6, 0, 32;
    %part/s 6;
    %store/vec4 v0x97b042580_0, 0, 6;
    %load/vec4 v0x97b042580_0;
    %load/vec4 v0x97b042800_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_7.4, 4;
    %load/vec4 v0x97b042580_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_7.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %pushi/vec4 1, 0, 1;
    %ix/getv/s 4, v0x97b042620_0;
    %store/vec4 v0x97b0426c0_0, 4, 1;
    %jmp T_7.3;
T_7.2 ;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 4, v0x97b042620_0;
    %store/vec4 v0x97b0426c0_0, 4, 1;
T_7.3 ;
    %end;
    .scope S_0x97a83c000;
t_8 %join;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x97b042620_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x97b042620_0, 0, 32;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .scope S_0x102ee8ae0;
t_6 %join;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x97a83c600;
T_8 ;
Ewait_2 .event/or E_0x97b029ec0, E_0x0;
    %wait Ewait_2;
    %fork t_11, S_0x97a83c780;
    %jmp t_10;
    .scope S_0x97a83c780;
t_11 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x97b0430c0_0, 0, 32;
T_8.0 ;
    %load/vec4 v0x97b0430c0_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_8.1, 5;
    %fork t_13, S_0x97a83c900;
    %jmp t_12;
    .scope S_0x97a83c900;
t_13 ;
    %load/vec4 v0x97b0433e0_0;
    %load/vec4 v0x97b0430c0_0;
    %muli 6, 0, 32;
    %part/s 6;
    %store/vec4 v0x97b043020_0, 0, 6;
    %load/vec4 v0x97b043020_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %ix/getv/s 4, v0x97b0430c0_0;
    %store/vec4 v0x97b043160_0, 4, 1;
    %load/vec4 v0x97b0432a0_0;
    %load/vec4 v0x97b0430c0_0;
    %part/s 1;
    %load/vec4 v0x97b043160_0;
    %load/vec4 v0x97b0430c0_0;
    %part/s 1;
    %inv;
    %or;
    %ix/getv/s 4, v0x97b0430c0_0;
    %store/vec4 v0x97b043480_0, 4, 1;
    %end;
    .scope S_0x97a83c780;
t_12 %join;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x97b0430c0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x97b0430c0_0, 0, 32;
    %jmp T_8.0;
T_8.1 ;
    %end;
    .scope S_0x97a83c600;
t_10 %join;
    %load/vec4 v0x97b043160_0;
    %or/r;
    %store/vec4 v0x97b043340_0, 0, 1;
    %load/vec4 v0x97b043480_0;
    %and/r;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_8.2, 8;
    %load/vec4 v0x97b043340_0;
    %and;
T_8.2;
    %store/vec4 v0x97b043200_0, 0, 1;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x97a83d500;
T_9 ;
Ewait_3 .event/or E_0x97b029ec0, E_0x0;
    %wait Ewait_3;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x97bc4ce60_0, 0, 3;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x97bc4cfa0_0, 0, 6;
    %fork t_15, S_0x97a83d680;
    %jmp t_14;
    .scope S_0x97a83d680;
t_15 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x97bc4cdc0_0, 0, 32;
T_9.0 ;
    %load/vec4 v0x97bc4cdc0_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_9.1, 5;
    %fork t_17, S_0x97a83d800;
    %jmp t_16;
    .scope S_0x97a83d800;
t_17 ;
    %load/vec4 v0x97bc4d180_0;
    %load/vec4 v0x97bc4cdc0_0;
    %muli 6, 0, 32;
    %part/s 6;
    %store/vec4 v0x97bc4cd20_0, 0, 6;
    %load/vec4 v0x97bc4cd20_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_9.2, 4;
    %load/vec4 v0x97bc4cf00_0;
    %load/vec4 v0x97bc4cdc0_0;
    %part/s 1;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_9.2;
    %ix/getv/s 4, v0x97bc4cdc0_0;
    %store/vec4 v0x97bc4d040_0, 4, 1;
    %load/vec4 v0x97bc4d040_0;
    %load/vec4 v0x97bc4cdc0_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.3, 8;
    %load/vec4 v0x97bc4ce60_0;
    %addi 1, 0, 3;
    %store/vec4 v0x97bc4ce60_0, 0, 3;
    %load/vec4 v0x97bc4cd20_0;
    %store/vec4 v0x97bc4cfa0_0, 0, 6;
T_9.3 ;
    %end;
    .scope S_0x97a83d680;
t_16 %join;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x97bc4cdc0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x97bc4cdc0_0, 0, 32;
    %jmp T_9.0;
T_9.1 ;
    %end;
    .scope S_0x97a83d500;
t_14 %join;
    %load/vec4 v0x97bc4ce60_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v0x97bc4d0e0_0, 0, 1;
    %load/vec4 v0x97bc4d0e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.5, 8;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x97bc4cfa0_0, 0, 6;
T_9.5 ;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x102eea8c0;
T_10 ;
    %wait E_0x97b029e00;
    %load/vec4 v0x97bc4ea80_0;
    %assign/vec4 v0x97bc4dd60_0, 0;
    %jmp T_10;
    .thread T_10;
    .scope S_0x102eea8c0;
T_11 ;
    %wait E_0x97b029e00;
    %load/vec4 v0x97bc4eb20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x97bc4dcc0_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0x97bc4dcc0_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x97bc4dcc0_0, 0;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0x102eeb5a0;
T_12 ;
    %load/vec4 v0x97bc4f020_0;
    %store/vec4 v0x97b0412c0_0, 0, 6;
    %load/vec4 v0x97b0412c0_0;
    %store/vec4 v0x97b043980_0, 0, 6;
    %callf/vec4 TD_tb_sat_node.dut.negate_lit, S_0x97a83cf00;
    %store/vec4 v0x97b041220_0, 0, 6;
    %load/vec4 v0x97b0412c0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %pad/u 2;
    %store/vec4 v0x97b041040_0, 0, 2;
    %load/vec4 v0x97b0412c0_0;
    %parti/s 1, 0, 2;
    %store/vec4 v0x97b041360_0, 0, 1;
    %end;
    .thread T_12, $init;
    .scope S_0x102eea8c0;
T_13 ;
    %wait E_0x97b029e00;
    %load/vec4 v0x97bc4eb20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x97bc4ec60_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x97bc4ea80_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x97bc4dc20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x97bc4e8a0_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x97bc4e940_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x97bc4de00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x97bc4e9e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x97bc4d220_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x97bc4d4a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x97bc4e760_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x97bc4e440_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x97bc4e6c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x97bc4e080_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x97bc4df40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x97bc4e800_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x97bc4e3a0_0, 0;
    %jmp T_13.1;
T_13.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x97bc4d220_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x97bc4d4a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x97bc4e760_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x97bc4e6c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x97bc4e080_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x97bc4df40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x97bc4e800_0, 0;
    %load/vec4 v0x97bc4ec60_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_13.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_13.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_13.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_13.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_13.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_13.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_13.8, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_13.9, 6;
    %jmp T_13.10;
T_13.2 ;
    %load/vec4 v0x97bc4ed00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.11, 8;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x97bc4ec60_0, 0;
T_13.11 ;
    %jmp T_13.10;
T_13.3 ;
    %load/vec4 v0x97bc4e260_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.13, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x97bc4d220_0, 0;
    %load/vec4 v0x97bc4e1c0_0;
    %assign/vec4 v0x97bc4d860_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x97bc4d7c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x97bc4d2c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x97bc4e760_0, 0;
    %load/vec4 v0x97bc4e1c0_0;
    %pad/u 32;
    %cast2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x97b0438e0_0, 0, 1;
    %store/vec4 v0x97b043840_0, 0, 32;
    %callf/vec4 TD_tb_sat_node.dut.make_lit, S_0x97a83cd80;
    %assign/vec4 v0x97bc4e440_0, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x97bc4ec60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x97bc4e8a0_0, 0;
    %jmp T_13.14;
T_13.13 ;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x97bc4ec60_0, 0;
T_13.14 ;
    %jmp T_13.10;
T_13.4 ;
    %load/vec4 v0x97bc4e8a0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.15, 8;
    %load/vec4 v0x97bc4e580_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.17, 8;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x97bc4ec60_0, 0;
    %jmp T_13.18;
T_13.17 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x97bc4e6c0_0, 0;
    %load/vec4 v0x97bc4e4e0_0;
    %assign/vec4 v0x97bc4dc20_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x97bc4e8a0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x97bc4ea80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x97bc4e3a0_0, 0;
T_13.18 ;
    %jmp T_13.16;
T_13.15 ;
    %load/vec4 v0x97bc4e3a0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.19, 8;
    %load/vec4 v0x97bc4db80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.21, 8;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x97bc4ec60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x97bc4e8a0_0, 0;
    %jmp T_13.22;
T_13.21 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x97bc4e080_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x97bc4e3a0_0, 0;
T_13.22 ;
    %jmp T_13.20;
T_13.19 ;
    %load/vec4 v0x97bc4ef80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.23, 8;
    %fork t_19, S_0x102eeb5a0;
    %jmp t_18;
    .scope S_0x102eeb5a0;
t_19 ;
    %load/vec4 v0x97bc4d360_0;
    %load/vec4 v0x97b041040_0;
    %pad/u 4;
    %subi 1, 0, 4;
    %part/s 1;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.25, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x97bc4d220_0, 0;
    %load/vec4 v0x97b041040_0;
    %assign/vec4 v0x97bc4d860_0, 0;
    %load/vec4 v0x97b041360_0;
    %assign/vec4 v0x97bc4d7c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x97bc4d2c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x97bc4e760_0, 0;
    %load/vec4 v0x97b041220_0;
    %assign/vec4 v0x97bc4e440_0, 0;
T_13.25 ;
    %end;
    .scope S_0x102eea8c0;
t_18 %join;
T_13.23 ;
    %load/vec4 v0x97bc4ea80_0;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_13.27, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x97bc4e8a0_0, 0;
    %jmp T_13.28;
T_13.27 ;
    %load/vec4 v0x97bc4ea80_0;
    %addi 1, 0, 2;
    %assign/vec4 v0x97bc4ea80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x97bc4e3a0_0, 0;
T_13.28 ;
T_13.20 ;
T_13.16 ;
    %jmp T_13.10;
T_13.5 ;
    %load/vec4 v0x97bc4d720_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.29, 8;
    %pushi/vec4 7, 0, 3;
    %assign/vec4 v0x97bc4ec60_0, 0;
    %jmp T_13.30;
T_13.29 ;
    %load/vec4 v0x97bc4d540_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.31, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x97bc4d4a0_0, 0;
    %jmp T_13.32;
T_13.31 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x97bc4d4a0_0, 0;
    %load/vec4 v0x97bc4d680_0;
    %assign/vec4 v0x97bc4da40_0, 0;
    %load/vec4 v0x97bc4d5e0_0;
    %assign/vec4 v0x97bc4d9a0_0, 0;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x97bc4ec60_0, 0;
T_13.32 ;
T_13.30 ;
    %jmp T_13.10;
T_13.6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x97bc4d220_0, 0;
    %load/vec4 v0x97bc4da40_0;
    %assign/vec4 v0x97bc4d860_0, 0;
    %load/vec4 v0x97bc4d9a0_0;
    %inv;
    %assign/vec4 v0x97bc4d7c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x97bc4d2c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x97bc4df40_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x97bc4e800_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x97bc4e940_0, 0;
    %pushi/vec4 5, 0, 3;
    %assign/vec4 v0x97bc4ec60_0, 0;
    %jmp T_13.10;
T_13.7 ;
    %load/vec4 v0x97bc4e940_0;
    %pad/u 32;
    %cmpi/u 3, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_13.33, 5;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x97bc4ec60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x97bc4e8a0_0, 0;
    %jmp T_13.34;
T_13.33 ;
    %load/vec4 v0x97bc4d360_0;
    %load/vec4 v0x97bc4e940_0;
    %pad/u 5;
    %subi 1, 0, 5;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.35, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x97bc4e760_0, 0;
    %load/vec4 v0x97bc4e940_0;
    %pad/u 32;
    %cast2;
    %load/vec4 v0x97bc4d400_0;
    %load/vec4 v0x97bc4e940_0;
    %pad/u 5;
    %subi 1, 0, 5;
    %part/s 1;
    %store/vec4 v0x97b0438e0_0, 0, 1;
    %store/vec4 v0x97b043840_0, 0, 32;
    %callf/vec4 TD_tb_sat_node.dut.make_lit, S_0x97a83cd80;
    %assign/vec4 v0x97bc4e440_0, 0;
T_13.35 ;
    %load/vec4 v0x97bc4e940_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x97bc4e940_0, 0;
T_13.34 ;
    %jmp T_13.10;
T_13.8 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x97bc4de00_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x97bc4e9e0_0, 0;
    %jmp T_13.10;
T_13.9 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x97bc4de00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x97bc4e9e0_0, 0;
    %jmp T_13.10;
T_13.10 ;
    %pop/vec4 1;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0x102eea740;
T_14 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x97bc4f200_0, 0, 1;
T_14.0 ;
    %delay 5, 0;
    %load/vec4 v0x97bc4f200_0;
    %inv;
    %store/vec4 v0x97bc4f200_0, 0, 1;
    %jmp T_14.0;
    %end;
    .thread T_14;
    .scope S_0x102eea740;
T_15 ;
    %vpi_call/w 4 49 "$dumpfile", "sat_node.vcd" {0 0 0};
    %vpi_call/w 4 50 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x102eea740 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x97bc4f480_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x97bc4f520_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x97bc4f480_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x97bc4f520_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x97bc4f520_0, 0, 1;
T_15.0 ;
    %load/vec4 v0x97bc4f340_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_15.1, 6;
    %wait E_0x97b0293c0;
    %jmp T_15.0;
T_15.1 ;
    %delay 20, 0;
    %vpi_call/w 4 70 "$display", "Simulation Done at Cycle: %d", v0x97bc4f2a0_0 {0 0 0};
    %load/vec4 v0x97bc4f3e0_0;
    %flag_set/vec4 8;
    %jmp/0 T_15.2, 8;
    %pushi/vec4 21313, 0, 32; draw_string_vec4
    %pushi/vec4 84, 0, 8; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/1 T_15.3, 8;
T_15.2 ; End of true expr.
    %pushi/vec4 1431196481, 0, 32; draw_string_vec4
    %pushi/vec4 84, 0, 8; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/0 T_15.3, 8;
 ; End of false expr.
    %blend;
T_15.3;
    %vpi_call/w 4 71 "$display", "Result: %s", S<0,vec4,u40> {1 0 0};
    %load/vec4 v0x97bc4f3e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.4, 8;
    %vpi_call/w 4 74 "$display", "Assignments (v1..v3): %b %b %b", &PV<v0x97bc4f660_0, 0, 1>, &PV<v0x97bc4f660_0, 1, 1>, &PV<v0x97bc4f660_0, 2, 1> {0 0 0};
T_15.4 ;
    %load/vec4 v0x97bc4f3e0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_15.6, 6;
    %vpi_call/w 4 78 "$display", "TEST PASSED" {0 0 0};
    %jmp T_15.7;
T_15.6 ;
    %vpi_call/w 4 80 "$display", "TEST FAILED" {0 0 0};
T_15.7 ;
    %vpi_call/w 4 82 "$finish" {0 0 0};
    %end;
    .thread T_15;
    .scope S_0x102eea740;
T_16 ;
    %delay 10000, 0;
    %vpi_call/w 4 88 "$display", "TIMEOUT" {0 0 0};
    %vpi_call/w 4 89 "$finish" {0 0 0};
    %end;
    .thread T_16;
# The file index is used to find the file name in the following table.
:file_names 14;
    "N/A";
    "<interactive>";
    "-";
    "rtl/sat_pkg.sv";
    "rtl/tb_sat_node.sv";
    "rtl/sat_node.sv";
    "rtl/assignment_manager.sv";
    "rtl/comparator.sv";
    "rtl/dynamic_memory.sv";
    "rtl/clause_evaluator.sv";
    "rtl/heuristic_engine.sv";
    "rtl/propagation_queue.sv";
    "rtl/static_memory.sv";
    "rtl/unit_detector.sv";
