// Seed: 3085031429
module module_0 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  output tri1 id_2;
  input wire id_1;
  assign id_2 = id_3;
  assign id_2 = 1;
  assign id_2 = id_3;
  assign module_1.id_1 = 0;
  parameter id_4 = 1;
  logic id_5;
  ;
endmodule
module module_1 #(
    parameter id_1 = 32'd60
) (
    output uwire id_0,
    input  tri1  _id_1,
    output wire  id_2
);
  tri0 [1 'b0 |  id_1 : id_1] id_4;
  assign id_2 = id_1;
  assign id_4 = -1;
  logic [-1 : 1] id_5;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_5
  );
  wire id_6;
  assign id_5 = -1;
endmodule
