

================================================================
== Vitis HLS Report for 'v_csc'
================================================================
* Date:           Mon Aug 29 12:25:42 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        prj
* Solution:       sol (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.62 ns|  5.132 ns|     1.52 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+------------+-----------+-----------+------+------------+----------+
    |   Latency (cycles)   |   Latency (absolute)  |      Interval     | Pipeline |
    |   min   |     max    |    min    |    max    |  min |     max    |   Type   |
    +---------+------------+-----------+-----------+------+------------+----------+
    |     4743|  1073971208|  26.679 us|  6.041 sec|  4743|  1073971195|  dataflow|
    +---------+------------+-----------+-----------+------+------------+----------+

    + Detail: 
        * Instance: 
        +----------------------------+-------------------------+---------+------------+-----------+-----------+------+------------+---------+
        |                            |                         |   Latency (cycles)   |   Latency (absolute)  |      Interval     | Pipeline|
        |          Instance          |          Module         |   min   |     max    |    min    |    max    |  min |     max    |   Type  |
        +----------------------------+-------------------------+---------+------------+-----------+-----------+------+------------+---------+
        |Block_entry3_proc_U0        |Block_entry3_proc        |        0|           0|       0 ns|       0 ns|     0|           0|       no|
        |AXIvideo2MultiPixStream_U0  |AXIvideo2MultiPixStream  |     4742|     2084406|  26.674 us|  11.725 ms|  4742|     2084406|       no|
        |v_hcresampler_core_U0       |v_hcresampler_core       |        2|  1073971194|  11.250 ns|  6.041 sec|     2|  1073971194|       no|
        |v_csc_core_U0               |v_csc_core               |        1|     4216821|   5.625 ns|  23.720 ms|     1|     4216821|       no|
        |v_hcresampler_core_1_U0     |v_hcresampler_core_1     |        2|  1073971194|  11.250 ns|  6.041 sec|     2|  1073971194|       no|
        |MultiPixStream2AXIvideo_U0  |MultiPixStream2AXIvideo  |     4547|     2081163|  25.577 us|  11.707 ms|  4547|     2081163|       no|
        +----------------------------+-------------------------+---------+------------+-----------+-----------+------+------------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    160|    -|
|FIFO             |        -|    -|    4950|   3398|    -|
|Instance         |        0|    9|    3535|   4679|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    342|    -|
|Register         |        -|    -|      38|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    9|    8523|   8579|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    4|       8|     16|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +----------------------------+-------------------------+---------+----+-----+------+-----+
    |          Instance          |          Module         | BRAM_18K| DSP|  FF |  LUT | URAM|
    +----------------------------+-------------------------+---------+----+-----+------+-----+
    |AXIvideo2MultiPixStream_U0  |AXIvideo2MultiPixStream  |        0|   0|  143|   424|    0|
    |Block_entry3_proc_U0        |Block_entry3_proc        |        0|   0|  486|   401|    0|
    |CTRL_s_axi_U                |CTRL_s_axi               |        0|   0|  744|  1024|    0|
    |MultiPixStream2AXIvideo_U0  |MultiPixStream2AXIvideo  |        0|   0|  139|   292|    0|
    |v_csc_core_U0               |v_csc_core               |        0|   9|  789|  1032|    0|
    |v_hcresampler_core_U0       |v_hcresampler_core       |        0|   0|  584|   725|    0|
    |v_hcresampler_core_1_U0     |v_hcresampler_core_1     |        0|   0|  650|   781|    0|
    +----------------------------+-------------------------+---------+----+-----+------+-----+
    |Total                       |                         |        0|   9| 3535|  4679|    0|
    +----------------------------+-------------------------+---------+----+-----+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    +----------------------------------------+---------+----+----+-----+------+-----+---------+
    |                  Name                  | BRAM_18K| FF | LUT| URAM| Depth| Bits| Size:D*B|
    +----------------------------------------+---------+----+----+-----+------+-----+---------+
    |HwReg_BOffset_2_V_channel_U             |        0|  99|   0|    -|     4|   10|       40|
    |HwReg_BOffset_V_channel_U               |        0|  99|   0|    -|     4|   10|       40|
    |HwReg_ClampMin_2_V_channel_U            |        0|  99|   0|    -|     4|    8|       32|
    |HwReg_ClampMin_V_channel_U              |        0|  99|   0|    -|     4|    8|       32|
    |HwReg_ClipMax_2_V_channel_U             |        0|  99|   0|    -|     4|    8|       32|
    |HwReg_ClipMax_V_channel_U               |        0|  99|   0|    -|     4|    8|       32|
    |HwReg_ColEnd_channel_U                  |        0|  99|   0|    -|     4|   16|       64|
    |HwReg_ColStart_channel_U                |        0|  99|   0|    -|     4|   16|       64|
    |HwReg_GOffset_2_V_channel_U             |        0|  99|   0|    -|     4|   10|       40|
    |HwReg_GOffset_V_channel_U               |        0|  99|   0|    -|     4|   10|       40|
    |HwReg_InVideoFormat_channel_U           |        0|  99|   0|    -|     2|    8|       16|
    |HwReg_K11_2_channel_U                   |        0|  99|   0|    -|     4|   16|       64|
    |HwReg_K11_channel_U                     |        0|  99|   0|    -|     4|   16|       64|
    |HwReg_K12_2_channel_U                   |        0|  99|   0|    -|     4|   16|       64|
    |HwReg_K12_channel_U                     |        0|  99|   0|    -|     4|   16|       64|
    |HwReg_K13_2_channel_U                   |        0|  99|   0|    -|     4|   16|       64|
    |HwReg_K13_channel_U                     |        0|  99|   0|    -|     4|   16|       64|
    |HwReg_K21_2_channel_U                   |        0|  99|   0|    -|     4|   16|       64|
    |HwReg_K21_channel_U                     |        0|  99|   0|    -|     4|   16|       64|
    |HwReg_K22_2_channel_U                   |        0|  99|   0|    -|     4|   16|       64|
    |HwReg_K22_channel_U                     |        0|  99|   0|    -|     4|   16|       64|
    |HwReg_K23_2_channel_U                   |        0|  99|   0|    -|     4|   16|       64|
    |HwReg_K23_channel_U                     |        0|  99|   0|    -|     4|   16|       64|
    |HwReg_K31_2_channel_U                   |        0|  99|   0|    -|     4|   16|       64|
    |HwReg_K31_channel_U                     |        0|  99|   0|    -|     4|   16|       64|
    |HwReg_K32_2_channel_U                   |        0|  99|   0|    -|     4|   16|       64|
    |HwReg_K32_channel_U                     |        0|  99|   0|    -|     4|   16|       64|
    |HwReg_K33_2_channel_U                   |        0|  99|   0|    -|     4|   16|       64|
    |HwReg_K33_channel_U                     |        0|  99|   0|    -|     4|   16|       64|
    |HwReg_OutVideoFormat_channel_U          |        0|  99|   0|    -|     6|    8|       48|
    |HwReg_ROffset_2_V_channel_U             |        0|  99|   0|    -|     4|   10|       40|
    |HwReg_ROffset_V_channel_U               |        0|  99|   0|    -|     4|   10|       40|
    |HwReg_RowEnd_channel_U                  |        0|  99|   0|    -|     4|   16|       64|
    |HwReg_RowStart_channel_U                |        0|  99|   0|    -|     4|   16|       64|
    |HwReg_height_c19_U                      |        0|  99|   0|    -|     2|   11|       22|
    |HwReg_height_c20_U                      |        0|  99|   0|    -|     2|   11|       22|
    |HwReg_height_c21_U                      |        0|  99|   0|    -|     2|   11|       22|
    |HwReg_height_c22_channel_U              |        0|  99|   0|    -|     2|   11|       22|
    |HwReg_height_c_U                        |        0|  99|   0|    -|     2|   11|       22|
    |HwReg_width_c15_U                       |        0|  99|   0|    -|     2|   11|       22|
    |HwReg_width_c16_U                       |        0|  99|   0|    -|     2|   11|       22|
    |HwReg_width_c17_U                       |        0|  99|   0|    -|     2|   11|       22|
    |HwReg_width_c18_channel_U               |        0|  99|   0|    -|     2|   11|       22|
    |HwReg_width_c_U                         |        0|  99|   0|    -|     2|   11|       22|
    |bPassThru_422_or_420_In_loc_channel_U   |        0|  99|   0|    -|     3|    1|        3|
    |bPassThru_422_or_420_Out_loc_channel_U  |        0|  99|   0|    -|     5|    1|        5|
    |stream_csc_U                            |        0|  99|   0|    -|    16|   24|      384|
    |stream_in_U                             |        0|  99|   0|    -|    16|   24|      384|
    |stream_in_hresampled_U                  |        0|  99|   0|    -|    16|   24|      384|
    |stream_out_hresampled_U                 |        0|  99|   0|    -|    16|   24|      384|
    +----------------------------------------+---------+----+----+-----+------+-----+---------+
    |Total                                   |        0|4950|   0|    0|   228|  668|     3604|
    +----------------------------------------+---------+----+----+-----+------+-----+---------+

    * Expression: 
    +------------------------------------------------------------+----------+----+---+----+------------+------------+
    |                        Variable Name                       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------------------------------------------+----------+----+---+----+------------+------------+
    |AXIvideo2MultiPixStream_U0_ap_start                         |       and|   0|  0|   2|           1|           1|
    |Block_entry3_proc_U0_ap_continue                            |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_HwReg_BOffset_2_V_channel                   |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_HwReg_BOffset_V_channel                     |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_HwReg_ClampMin_2_V_channel                  |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_HwReg_ClampMin_V_channel                    |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_HwReg_ClipMax_2_V_channel                   |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_HwReg_ClipMax_V_channel                     |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_HwReg_ColEnd_channel                        |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_HwReg_ColStart_channel                      |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_HwReg_GOffset_2_V_channel                   |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_HwReg_GOffset_V_channel                     |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_HwReg_InVideoFormat_channel                 |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_HwReg_K11_2_channel                         |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_HwReg_K11_channel                           |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_HwReg_K12_2_channel                         |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_HwReg_K12_channel                           |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_HwReg_K13_2_channel                         |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_HwReg_K13_channel                           |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_HwReg_K21_2_channel                         |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_HwReg_K21_channel                           |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_HwReg_K22_2_channel                         |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_HwReg_K22_channel                           |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_HwReg_K23_2_channel                         |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_HwReg_K23_channel                           |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_HwReg_K31_2_channel                         |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_HwReg_K31_channel                           |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_HwReg_K32_2_channel                         |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_HwReg_K32_channel                           |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_HwReg_K33_2_channel                         |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_HwReg_K33_channel                           |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_HwReg_OutVideoFormat_channel                |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_HwReg_ROffset_2_V_channel                   |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_HwReg_ROffset_V_channel                     |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_HwReg_RowEnd_channel                        |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_HwReg_RowStart_channel                      |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_HwReg_height_c22_channel                    |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_HwReg_width_c18_channel                     |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_bPassThru_422_or_420_In_loc_channel         |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_bPassThru_422_or_420_Out_loc_channel        |       and|   0|  0|   2|           1|           1|
    |ap_idle                                                     |       and|   0|  0|   2|           1|           1|
    |v_csc_core_U0_ap_start                                      |       and|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_HwReg_BOffset_2_V_channel             |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_HwReg_BOffset_V_channel               |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_HwReg_ClampMin_2_V_channel            |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_HwReg_ClampMin_V_channel              |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_HwReg_ClipMax_2_V_channel             |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_HwReg_ClipMax_V_channel               |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_HwReg_ColEnd_channel                  |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_HwReg_ColStart_channel                |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_HwReg_GOffset_2_V_channel             |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_HwReg_GOffset_V_channel               |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_HwReg_InVideoFormat_channel           |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_HwReg_K11_2_channel                   |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_HwReg_K11_channel                     |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_HwReg_K12_2_channel                   |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_HwReg_K12_channel                     |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_HwReg_K13_2_channel                   |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_HwReg_K13_channel                     |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_HwReg_K21_2_channel                   |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_HwReg_K21_channel                     |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_HwReg_K22_2_channel                   |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_HwReg_K22_channel                     |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_HwReg_K23_2_channel                   |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_HwReg_K23_channel                     |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_HwReg_K31_2_channel                   |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_HwReg_K31_channel                     |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_HwReg_K32_2_channel                   |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_HwReg_K32_channel                     |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_HwReg_K33_2_channel                   |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_HwReg_K33_channel                     |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_HwReg_OutVideoFormat_channel          |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_HwReg_ROffset_2_V_channel             |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_HwReg_ROffset_V_channel               |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_HwReg_RowEnd_channel                  |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_HwReg_RowStart_channel                |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_HwReg_height_c22_channel              |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_HwReg_width_c18_channel               |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_bPassThru_422_or_420_In_loc_channel   |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_bPassThru_422_or_420_Out_loc_channel  |        or|   0|  0|   2|           1|           1|
    +------------------------------------------------------------+----------+----+---+----+------------+------------+
    |Total                                                       |          |   0|  0| 160|          80|          80|
    +------------------------------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------------------------------+----+-----------+-----+-----------+
    |                              Name                              | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------------------------------+----+-----------+-----+-----------+
    |ap_sync_reg_channel_write_HwReg_BOffset_2_V_channel             |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_HwReg_BOffset_V_channel               |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_HwReg_ClampMin_2_V_channel            |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_HwReg_ClampMin_V_channel              |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_HwReg_ClipMax_2_V_channel             |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_HwReg_ClipMax_V_channel               |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_HwReg_ColEnd_channel                  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_HwReg_ColStart_channel                |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_HwReg_GOffset_2_V_channel             |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_HwReg_GOffset_V_channel               |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_HwReg_InVideoFormat_channel           |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_HwReg_K11_2_channel                   |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_HwReg_K11_channel                     |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_HwReg_K12_2_channel                   |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_HwReg_K12_channel                     |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_HwReg_K13_2_channel                   |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_HwReg_K13_channel                     |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_HwReg_K21_2_channel                   |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_HwReg_K21_channel                     |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_HwReg_K22_2_channel                   |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_HwReg_K22_channel                     |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_HwReg_K23_2_channel                   |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_HwReg_K23_channel                     |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_HwReg_K31_2_channel                   |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_HwReg_K31_channel                     |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_HwReg_K32_2_channel                   |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_HwReg_K32_channel                     |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_HwReg_K33_2_channel                   |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_HwReg_K33_channel                     |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_HwReg_OutVideoFormat_channel          |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_HwReg_ROffset_2_V_channel             |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_HwReg_ROffset_V_channel               |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_HwReg_RowEnd_channel                  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_HwReg_RowStart_channel                |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_HwReg_height_c22_channel              |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_HwReg_width_c18_channel               |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_bPassThru_422_or_420_In_loc_channel   |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_bPassThru_422_or_420_Out_loc_channel  |   9|          2|    1|          2|
    +----------------------------------------------------------------+----+-----------+-----+-----------+
    |Total                                                           | 342|         76|   38|         76|
    +----------------------------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------------------------------+---+----+-----+-----------+
    |                              Name                              | FF| LUT| Bits| Const Bits|
    +----------------------------------------------------------------+---+----+-----+-----------+
    |ap_sync_reg_channel_write_HwReg_BOffset_2_V_channel             |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_HwReg_BOffset_V_channel               |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_HwReg_ClampMin_2_V_channel            |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_HwReg_ClampMin_V_channel              |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_HwReg_ClipMax_2_V_channel             |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_HwReg_ClipMax_V_channel               |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_HwReg_ColEnd_channel                  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_HwReg_ColStart_channel                |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_HwReg_GOffset_2_V_channel             |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_HwReg_GOffset_V_channel               |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_HwReg_InVideoFormat_channel           |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_HwReg_K11_2_channel                   |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_HwReg_K11_channel                     |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_HwReg_K12_2_channel                   |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_HwReg_K12_channel                     |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_HwReg_K13_2_channel                   |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_HwReg_K13_channel                     |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_HwReg_K21_2_channel                   |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_HwReg_K21_channel                     |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_HwReg_K22_2_channel                   |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_HwReg_K22_channel                     |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_HwReg_K23_2_channel                   |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_HwReg_K23_channel                     |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_HwReg_K31_2_channel                   |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_HwReg_K31_channel                     |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_HwReg_K32_2_channel                   |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_HwReg_K32_channel                     |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_HwReg_K33_2_channel                   |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_HwReg_K33_channel                     |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_HwReg_OutVideoFormat_channel          |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_HwReg_ROffset_2_V_channel             |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_HwReg_ROffset_V_channel               |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_HwReg_RowEnd_channel                  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_HwReg_RowStart_channel                |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_HwReg_height_c22_channel              |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_HwReg_width_c18_channel               |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_bPassThru_422_or_420_In_loc_channel   |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_bPassThru_422_or_420_Out_loc_channel  |  1|   0|    1|          0|
    +----------------------------------------------------------------+---+----+-----+-----------+
    |Total                                                           | 38|   0|   38|          0|
    +----------------------------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+-----------------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  |     Source Object     |    C Type    |
+---------------------+-----+-----+------------+-----------------------+--------------+
|s_axi_CTRL_AWVALID   |   in|    1|       s_axi|                   CTRL|       pointer|
|s_axi_CTRL_AWREADY   |  out|    1|       s_axi|                   CTRL|       pointer|
|s_axi_CTRL_AWADDR    |   in|    9|       s_axi|                   CTRL|       pointer|
|s_axi_CTRL_WVALID    |   in|    1|       s_axi|                   CTRL|       pointer|
|s_axi_CTRL_WREADY    |  out|    1|       s_axi|                   CTRL|       pointer|
|s_axi_CTRL_WDATA     |   in|   32|       s_axi|                   CTRL|       pointer|
|s_axi_CTRL_WSTRB     |   in|    4|       s_axi|                   CTRL|       pointer|
|s_axi_CTRL_ARVALID   |   in|    1|       s_axi|                   CTRL|       pointer|
|s_axi_CTRL_ARREADY   |  out|    1|       s_axi|                   CTRL|       pointer|
|s_axi_CTRL_ARADDR    |   in|    9|       s_axi|                   CTRL|       pointer|
|s_axi_CTRL_RVALID    |  out|    1|       s_axi|                   CTRL|       pointer|
|s_axi_CTRL_RREADY    |   in|    1|       s_axi|                   CTRL|       pointer|
|s_axi_CTRL_RDATA     |  out|   32|       s_axi|                   CTRL|       pointer|
|s_axi_CTRL_RRESP     |  out|    2|       s_axi|                   CTRL|       pointer|
|s_axi_CTRL_BVALID    |  out|    1|       s_axi|                   CTRL|       pointer|
|s_axi_CTRL_BREADY    |   in|    1|       s_axi|                   CTRL|       pointer|
|s_axi_CTRL_BRESP     |  out|    2|       s_axi|                   CTRL|       pointer|
|ap_clk               |   in|    1|  ap_ctrl_hs|                  v_csc|  return value|
|ap_rst_n             |   in|    1|  ap_ctrl_hs|                  v_csc|  return value|
|interrupt            |  out|    1|  ap_ctrl_hs|                  v_csc|  return value|
|s_axis_video_TDATA   |   in|   24|        axis|  s_axis_video_V_data_V|       pointer|
|s_axis_video_TKEEP   |   in|    3|        axis|  s_axis_video_V_keep_V|       pointer|
|s_axis_video_TSTRB   |   in|    3|        axis|  s_axis_video_V_strb_V|       pointer|
|s_axis_video_TUSER   |   in|    1|        axis|  s_axis_video_V_user_V|       pointer|
|s_axis_video_TLAST   |   in|    1|        axis|  s_axis_video_V_last_V|       pointer|
|s_axis_video_TID     |   in|    1|        axis|    s_axis_video_V_id_V|       pointer|
|s_axis_video_TDEST   |   in|    1|        axis|  s_axis_video_V_dest_V|       pointer|
|s_axis_video_TVALID  |   in|    1|        axis|  s_axis_video_V_dest_V|       pointer|
|s_axis_video_TREADY  |  out|    1|        axis|  s_axis_video_V_dest_V|       pointer|
|m_axis_video_TDATA   |  out|   24|        axis|  m_axis_video_V_data_V|       pointer|
|m_axis_video_TKEEP   |  out|    3|        axis|  m_axis_video_V_keep_V|       pointer|
|m_axis_video_TSTRB   |  out|    3|        axis|  m_axis_video_V_strb_V|       pointer|
|m_axis_video_TUSER   |  out|    1|        axis|  m_axis_video_V_user_V|       pointer|
|m_axis_video_TLAST   |  out|    1|        axis|  m_axis_video_V_last_V|       pointer|
|m_axis_video_TID     |  out|    1|        axis|    m_axis_video_V_id_V|       pointer|
|m_axis_video_TDEST   |  out|    1|        axis|  m_axis_video_V_dest_V|       pointer|
|m_axis_video_TVALID  |  out|    1|        axis|  m_axis_video_V_dest_V|       pointer|
|m_axis_video_TREADY  |   in|    1|        axis|  m_axis_video_V_dest_V|       pointer|
+---------------------+-----+-----+------------+-----------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 12
* Pipeline : 0
* Dataflow Pipeline: 1
  DF-Pipeline-0: Size = 12, States = { 1 2 3 4 5 6 7 8 9 10 11 12 }

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.52>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%HwReg_height_c21 = alloca i64 1" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:393]   --->   Operation 13 'alloca' 'HwReg_height_c21' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 11> <Depth = 2> <FIFO>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%HwReg_height_c20 = alloca i64 1" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:393]   --->   Operation 14 'alloca' 'HwReg_height_c20' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 11> <Depth = 2> <FIFO>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%HwReg_height_c19 = alloca i64 1" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:393]   --->   Operation 15 'alloca' 'HwReg_height_c19' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 11> <Depth = 2> <FIFO>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%HwReg_height_c = alloca i64 1" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:393]   --->   Operation 16 'alloca' 'HwReg_height_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 11> <Depth = 2> <FIFO>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%HwReg_width_c17 = alloca i64 1" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:393]   --->   Operation 17 'alloca' 'HwReg_width_c17' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 11> <Depth = 2> <FIFO>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%HwReg_width_c16 = alloca i64 1" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:393]   --->   Operation 18 'alloca' 'HwReg_width_c16' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 11> <Depth = 2> <FIFO>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%HwReg_width_c15 = alloca i64 1" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:393]   --->   Operation 19 'alloca' 'HwReg_width_c15' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 11> <Depth = 2> <FIFO>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%HwReg_width_c = alloca i64 1" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:393]   --->   Operation 20 'alloca' 'HwReg_width_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 11> <Depth = 2> <FIFO>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%stream_in = alloca i64 1"   --->   Operation 21 'alloca' 'stream_in' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.80> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 16> <FIFO>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%stream_in_hresampled = alloca i64 1"   --->   Operation 22 'alloca' 'stream_in_hresampled' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.80> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 16> <FIFO>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%stream_out_hresampled = alloca i64 1"   --->   Operation 23 'alloca' 'stream_out_hresampled' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.80> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 16> <FIFO>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%stream_csc = alloca i64 1"   --->   Operation 24 'alloca' 'stream_csc' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.80> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 16> <FIFO>
ST_1 : Operation 25 [1/1] (2.52ns)   --->   "%call_ret = call i484 @Block_entry3_proc, i8 %InVideoFormat, i8 %OutVideoFormat, i16 %width, i16 %height, i16 %ColStart, i16 %ColEnd, i16 %RowStart, i16 %RowEnd, i16 %K11, i16 %K12, i16 %K13, i16 %K21, i16 %K22, i16 %K23, i16 %K31, i16 %K32, i16 %K33, i10 %ROffset, i10 %GOffset, i10 %BOffset, i8 %ClampMin, i8 %ClipMax, i16 %K11_2, i16 %K12_2, i16 %K13_2, i16 %K21_2, i16 %K22_2, i16 %K23_2, i16 %K31_2, i16 %K32_2, i16 %K33_2, i10 %ROffset_2, i10 %GOffset_2, i10 %BOffset_2, i8 %ClampMin_2, i8 %ClipMax_2"   --->   Operation 25 'call' 'call_ret' <Predicate = true> <Delay = 2.52> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%HwReg_InVideoFormat_channel = extractvalue i484 %call_ret"   --->   Operation 26 'extractvalue' 'HwReg_InVideoFormat_channel' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%HwReg_OutVideoFormat_channel = extractvalue i484 %call_ret"   --->   Operation 27 'extractvalue' 'HwReg_OutVideoFormat_channel' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.59> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 6> <FIFO>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%HwReg_ColStart_channel = extractvalue i484 %call_ret"   --->   Operation 28 'extractvalue' 'HwReg_ColStart_channel' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 4> <FIFO>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%HwReg_ColEnd_channel = extractvalue i484 %call_ret"   --->   Operation 29 'extractvalue' 'HwReg_ColEnd_channel' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 4> <FIFO>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%HwReg_RowStart_channel = extractvalue i484 %call_ret"   --->   Operation 30 'extractvalue' 'HwReg_RowStart_channel' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 4> <FIFO>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%HwReg_RowEnd_channel = extractvalue i484 %call_ret"   --->   Operation 31 'extractvalue' 'HwReg_RowEnd_channel' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 4> <FIFO>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%HwReg_K11_channel = extractvalue i484 %call_ret"   --->   Operation 32 'extractvalue' 'HwReg_K11_channel' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 4> <FIFO>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%HwReg_K12_channel = extractvalue i484 %call_ret"   --->   Operation 33 'extractvalue' 'HwReg_K12_channel' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 4> <FIFO>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%HwReg_K13_channel = extractvalue i484 %call_ret"   --->   Operation 34 'extractvalue' 'HwReg_K13_channel' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 4> <FIFO>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%HwReg_K21_channel = extractvalue i484 %call_ret"   --->   Operation 35 'extractvalue' 'HwReg_K21_channel' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 4> <FIFO>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%HwReg_K22_channel = extractvalue i484 %call_ret"   --->   Operation 36 'extractvalue' 'HwReg_K22_channel' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 4> <FIFO>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%HwReg_K23_channel = extractvalue i484 %call_ret"   --->   Operation 37 'extractvalue' 'HwReg_K23_channel' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 4> <FIFO>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%HwReg_K31_channel = extractvalue i484 %call_ret"   --->   Operation 38 'extractvalue' 'HwReg_K31_channel' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 4> <FIFO>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%HwReg_K32_channel = extractvalue i484 %call_ret"   --->   Operation 39 'extractvalue' 'HwReg_K32_channel' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 4> <FIFO>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%HwReg_K33_channel = extractvalue i484 %call_ret"   --->   Operation 40 'extractvalue' 'HwReg_K33_channel' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 4> <FIFO>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%HwReg_ROffset_V_channel = extractvalue i484 %call_ret"   --->   Operation 41 'extractvalue' 'HwReg_ROffset_V_channel' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 10> <Depth = 4> <FIFO>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%HwReg_GOffset_V_channel = extractvalue i484 %call_ret"   --->   Operation 42 'extractvalue' 'HwReg_GOffset_V_channel' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 10> <Depth = 4> <FIFO>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%HwReg_BOffset_V_channel = extractvalue i484 %call_ret"   --->   Operation 43 'extractvalue' 'HwReg_BOffset_V_channel' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 10> <Depth = 4> <FIFO>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%HwReg_ClampMin_V_channel = extractvalue i484 %call_ret"   --->   Operation 44 'extractvalue' 'HwReg_ClampMin_V_channel' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 4> <FIFO>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%HwReg_ClipMax_V_channel = extractvalue i484 %call_ret"   --->   Operation 45 'extractvalue' 'HwReg_ClipMax_V_channel' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 4> <FIFO>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%HwReg_K11_2_channel = extractvalue i484 %call_ret"   --->   Operation 46 'extractvalue' 'HwReg_K11_2_channel' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 4> <FIFO>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%HwReg_K12_2_channel = extractvalue i484 %call_ret"   --->   Operation 47 'extractvalue' 'HwReg_K12_2_channel' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 4> <FIFO>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%HwReg_K13_2_channel = extractvalue i484 %call_ret"   --->   Operation 48 'extractvalue' 'HwReg_K13_2_channel' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 4> <FIFO>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%HwReg_K21_2_channel = extractvalue i484 %call_ret"   --->   Operation 49 'extractvalue' 'HwReg_K21_2_channel' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 4> <FIFO>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%HwReg_K22_2_channel = extractvalue i484 %call_ret"   --->   Operation 50 'extractvalue' 'HwReg_K22_2_channel' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 4> <FIFO>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%HwReg_K23_2_channel = extractvalue i484 %call_ret"   --->   Operation 51 'extractvalue' 'HwReg_K23_2_channel' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 4> <FIFO>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%HwReg_K31_2_channel = extractvalue i484 %call_ret"   --->   Operation 52 'extractvalue' 'HwReg_K31_2_channel' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 4> <FIFO>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%HwReg_K32_2_channel = extractvalue i484 %call_ret"   --->   Operation 53 'extractvalue' 'HwReg_K32_2_channel' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 4> <FIFO>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%HwReg_K33_2_channel = extractvalue i484 %call_ret"   --->   Operation 54 'extractvalue' 'HwReg_K33_2_channel' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 4> <FIFO>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%HwReg_ROffset_2_V_channel = extractvalue i484 %call_ret"   --->   Operation 55 'extractvalue' 'HwReg_ROffset_2_V_channel' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 10> <Depth = 4> <FIFO>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%HwReg_GOffset_2_V_channel = extractvalue i484 %call_ret"   --->   Operation 56 'extractvalue' 'HwReg_GOffset_2_V_channel' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 10> <Depth = 4> <FIFO>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%HwReg_BOffset_2_V_channel = extractvalue i484 %call_ret"   --->   Operation 57 'extractvalue' 'HwReg_BOffset_2_V_channel' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 10> <Depth = 4> <FIFO>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%HwReg_ClampMin_2_V_channel = extractvalue i484 %call_ret"   --->   Operation 58 'extractvalue' 'HwReg_ClampMin_2_V_channel' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 4> <FIFO>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%HwReg_ClipMax_2_V_channel = extractvalue i484 %call_ret"   --->   Operation 59 'extractvalue' 'HwReg_ClipMax_2_V_channel' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 4> <FIFO>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%bPassThru_422_or_420_In_loc_channel = extractvalue i484 %call_ret"   --->   Operation 60 'extractvalue' 'bPassThru_422_or_420_In_loc_channel' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 3> <FIFO>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%bPassThru_422_or_420_Out_loc_channel = extractvalue i484 %call_ret"   --->   Operation 61 'extractvalue' 'bPassThru_422_or_420_Out_loc_channel' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.61> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 5> <FIFO>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%HwReg_width_c18_channel = extractvalue i484 %call_ret"   --->   Operation 62 'extractvalue' 'HwReg_width_c18_channel' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 11> <Depth = 2> <FIFO>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%HwReg_height_c22_channel = extractvalue i484 %call_ret"   --->   Operation 63 'extractvalue' 'HwReg_height_c22_channel' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 11> <Depth = 2> <FIFO>

State 2 <SV = 1> <Delay = 4.10>
ST_2 : Operation 64 [2/2] (4.10ns)   --->   "%call_ln401 = call void @AXIvideo2MultiPixStream, i24 %s_axis_video_V_data_V, i3 %s_axis_video_V_keep_V, i3 %s_axis_video_V_strb_V, i1 %s_axis_video_V_user_V, i1 %s_axis_video_V_last_V, i1 %s_axis_video_V_id_V, i1 %s_axis_video_V_dest_V, i24 %stream_in, i11 %HwReg_height_c22_channel, i11 %HwReg_width_c18_channel, i8 %HwReg_InVideoFormat_channel, i11 %HwReg_width_c17, i11 %HwReg_height_c21" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:401]   --->   Operation 64 'call' 'call_ln401' <Predicate = true> <Delay = 4.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 65 [1/2] (0.00ns)   --->   "%call_ln401 = call void @AXIvideo2MultiPixStream, i24 %s_axis_video_V_data_V, i3 %s_axis_video_V_keep_V, i3 %s_axis_video_V_strb_V, i1 %s_axis_video_V_user_V, i1 %s_axis_video_V_last_V, i1 %s_axis_video_V_id_V, i1 %s_axis_video_V_dest_V, i24 %stream_in, i11 %HwReg_height_c22_channel, i11 %HwReg_width_c18_channel, i8 %HwReg_InVideoFormat_channel, i11 %HwReg_width_c17, i11 %HwReg_height_c21" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:401]   --->   Operation 65 'call' 'call_ln401' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 2.05>
ST_4 : Operation 66 [2/2] (2.05ns)   --->   "%call_ln415 = call void @v_hcresampler_core, i24 %stream_in, i11 %HwReg_height_c21, i11 %HwReg_width_c17, i1 %bPassThru_422_or_420_In_loc_channel, i24 %stream_in_hresampled, i11 %HwReg_width_c16, i11 %HwReg_height_c20" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:415]   --->   Operation 66 'call' 'call_ln415' <Predicate = true> <Delay = 2.05> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 67 [1/2] (0.00ns)   --->   "%call_ln415 = call void @v_hcresampler_core, i24 %stream_in, i11 %HwReg_height_c21, i11 %HwReg_width_c17, i1 %bPassThru_422_or_420_In_loc_channel, i24 %stream_in_hresampled, i11 %HwReg_width_c16, i11 %HwReg_height_c20" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:415]   --->   Operation 67 'call' 'call_ln415' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 2.05>
ST_6 : Operation 68 [2/2] (2.05ns)   --->   "%call_ln423 = call void @v_csc_core, i24 %stream_in_hresampled, i11 %HwReg_height_c20, i11 %HwReg_width_c16, i16 %HwReg_ColStart_channel, i16 %HwReg_ColEnd_channel, i16 %HwReg_RowStart_channel, i16 %HwReg_RowEnd_channel, i16 %HwReg_K11_channel, i16 %HwReg_K12_channel, i16 %HwReg_K13_channel, i16 %HwReg_K21_channel, i16 %HwReg_K22_channel, i16 %HwReg_K23_channel, i16 %HwReg_K31_channel, i16 %HwReg_K32_channel, i16 %HwReg_K33_channel, i10 %HwReg_ROffset_V_channel, i10 %HwReg_GOffset_V_channel, i10 %HwReg_BOffset_V_channel, i8 %HwReg_ClampMin_V_channel, i8 %HwReg_ClipMax_V_channel, i16 %HwReg_K11_2_channel, i16 %HwReg_K12_2_channel, i16 %HwReg_K13_2_channel, i16 %HwReg_K21_2_channel, i16 %HwReg_K22_2_channel, i16 %HwReg_K23_2_channel, i16 %HwReg_K31_2_channel, i16 %HwReg_K32_2_channel, i16 %HwReg_K33_2_channel, i10 %HwReg_ROffset_2_V_channel, i10 %HwReg_GOffset_2_V_channel, i10 %HwReg_BOffset_2_V_channel, i8 %HwReg_ClampMin_2_V_channel, i8 %HwReg_ClipMax_2_V_channel, i24 %stream_csc, i11 %HwReg_width_c15, i11 %HwReg_height_c19" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:423]   --->   Operation 68 'call' 'call_ln423' <Predicate = true> <Delay = 2.05> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 0.00>
ST_7 : Operation 69 [1/2] (0.00ns)   --->   "%call_ln423 = call void @v_csc_core, i24 %stream_in_hresampled, i11 %HwReg_height_c20, i11 %HwReg_width_c16, i16 %HwReg_ColStart_channel, i16 %HwReg_ColEnd_channel, i16 %HwReg_RowStart_channel, i16 %HwReg_RowEnd_channel, i16 %HwReg_K11_channel, i16 %HwReg_K12_channel, i16 %HwReg_K13_channel, i16 %HwReg_K21_channel, i16 %HwReg_K22_channel, i16 %HwReg_K23_channel, i16 %HwReg_K31_channel, i16 %HwReg_K32_channel, i16 %HwReg_K33_channel, i10 %HwReg_ROffset_V_channel, i10 %HwReg_GOffset_V_channel, i10 %HwReg_BOffset_V_channel, i8 %HwReg_ClampMin_V_channel, i8 %HwReg_ClipMax_V_channel, i16 %HwReg_K11_2_channel, i16 %HwReg_K12_2_channel, i16 %HwReg_K13_2_channel, i16 %HwReg_K21_2_channel, i16 %HwReg_K22_2_channel, i16 %HwReg_K23_2_channel, i16 %HwReg_K31_2_channel, i16 %HwReg_K32_2_channel, i16 %HwReg_K33_2_channel, i10 %HwReg_ROffset_2_V_channel, i10 %HwReg_GOffset_2_V_channel, i10 %HwReg_BOffset_2_V_channel, i8 %HwReg_ClampMin_2_V_channel, i8 %HwReg_ClipMax_2_V_channel, i24 %stream_csc, i11 %HwReg_width_c15, i11 %HwReg_height_c19" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:423]   --->   Operation 69 'call' 'call_ln423' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 7> <Delay = 2.05>
ST_8 : Operation 70 [2/2] (2.05ns)   --->   "%call_ln438 = call void @v_hcresampler_core.1, i24 %stream_csc, i11 %HwReg_height_c19, i11 %HwReg_width_c15, i1 %bPassThru_422_or_420_Out_loc_channel, i24 %stream_out_hresampled, i11 %HwReg_width_c, i11 %HwReg_height_c" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:438]   --->   Operation 70 'call' 'call_ln438' <Predicate = true> <Delay = 2.05> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 8> <Delay = 0.00>
ST_9 : Operation 71 [1/2] (0.00ns)   --->   "%call_ln438 = call void @v_hcresampler_core.1, i24 %stream_csc, i11 %HwReg_height_c19, i11 %HwReg_width_c15, i1 %bPassThru_422_or_420_Out_loc_channel, i24 %stream_out_hresampled, i11 %HwReg_width_c, i11 %HwReg_height_c" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:438]   --->   Operation 71 'call' 'call_ln438' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 9> <Delay = 2.05>
ST_10 : Operation 72 [2/2] (2.05ns)   --->   "%call_ln455 = call void @MultiPixStream2AXIvideo, i24 %stream_out_hresampled, i24 %m_axis_video_V_data_V, i3 %m_axis_video_V_keep_V, i3 %m_axis_video_V_strb_V, i1 %m_axis_video_V_user_V, i1 %m_axis_video_V_last_V, i1 %m_axis_video_V_id_V, i1 %m_axis_video_V_dest_V, i11 %HwReg_height_c, i11 %HwReg_width_c, i8 %HwReg_OutVideoFormat_channel" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:455]   --->   Operation 72 'call' 'call_ln455' <Predicate = true> <Delay = 2.05> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 10> <Delay = 0.00>
ST_11 : Operation 73 [1/2] (0.00ns)   --->   "%call_ln455 = call void @MultiPixStream2AXIvideo, i24 %stream_out_hresampled, i24 %m_axis_video_V_data_V, i3 %m_axis_video_V_keep_V, i3 %m_axis_video_V_strb_V, i1 %m_axis_video_V_user_V, i1 %m_axis_video_V_last_V, i1 %m_axis_video_V_id_V, i1 %m_axis_video_V_dest_V, i11 %HwReg_height_c, i11 %HwReg_width_c, i8 %HwReg_OutVideoFormat_channel" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:455]   --->   Operation 73 'call' 'call_ln455' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 12 <SV = 11> <Delay = 0.00>
ST_12 : Operation 74 [1/1] (0.00ns)   --->   "%empty = specchannel i32 @_ssdm_op_SpecChannel, void @HwReg_OC_height_c21_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i11 %HwReg_height_c21, i11 %HwReg_height_c21" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:393]   --->   Operation 74 'specchannel' 'empty' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 75 [1/1] (0.00ns)   --->   "%specinterface_ln393 = specinterface void @_ssdm_op_SpecInterface, i11 %HwReg_height_c21, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:393]   --->   Operation 75 'specinterface' 'specinterface_ln393' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 76 [1/1] (0.00ns)   --->   "%empty_71 = specchannel i32 @_ssdm_op_SpecChannel, void @HwReg_OC_height_c20_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i11 %HwReg_height_c20, i11 %HwReg_height_c20" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:393]   --->   Operation 76 'specchannel' 'empty_71' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 77 [1/1] (0.00ns)   --->   "%specinterface_ln393 = specinterface void @_ssdm_op_SpecInterface, i11 %HwReg_height_c20, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:393]   --->   Operation 77 'specinterface' 'specinterface_ln393' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 78 [1/1] (0.00ns)   --->   "%empty_72 = specchannel i32 @_ssdm_op_SpecChannel, void @HwReg_OC_height_c19_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i11 %HwReg_height_c19, i11 %HwReg_height_c19" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:393]   --->   Operation 78 'specchannel' 'empty_72' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 79 [1/1] (0.00ns)   --->   "%specinterface_ln393 = specinterface void @_ssdm_op_SpecInterface, i11 %HwReg_height_c19, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:393]   --->   Operation 79 'specinterface' 'specinterface_ln393' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 80 [1/1] (0.00ns)   --->   "%empty_73 = specchannel i32 @_ssdm_op_SpecChannel, void @HwReg_OC_height_c_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i11 %HwReg_height_c, i11 %HwReg_height_c" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:393]   --->   Operation 80 'specchannel' 'empty_73' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 81 [1/1] (0.00ns)   --->   "%specinterface_ln393 = specinterface void @_ssdm_op_SpecInterface, i11 %HwReg_height_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:393]   --->   Operation 81 'specinterface' 'specinterface_ln393' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 82 [1/1] (0.00ns)   --->   "%empty_74 = specchannel i32 @_ssdm_op_SpecChannel, void @HwReg_OC_width_c17_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i11 %HwReg_width_c17, i11 %HwReg_width_c17" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:393]   --->   Operation 82 'specchannel' 'empty_74' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 83 [1/1] (0.00ns)   --->   "%specinterface_ln393 = specinterface void @_ssdm_op_SpecInterface, i11 %HwReg_width_c17, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:393]   --->   Operation 83 'specinterface' 'specinterface_ln393' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 84 [1/1] (0.00ns)   --->   "%empty_75 = specchannel i32 @_ssdm_op_SpecChannel, void @HwReg_OC_width_c16_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i11 %HwReg_width_c16, i11 %HwReg_width_c16" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:393]   --->   Operation 84 'specchannel' 'empty_75' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 85 [1/1] (0.00ns)   --->   "%specinterface_ln393 = specinterface void @_ssdm_op_SpecInterface, i11 %HwReg_width_c16, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:393]   --->   Operation 85 'specinterface' 'specinterface_ln393' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 86 [1/1] (0.00ns)   --->   "%empty_76 = specchannel i32 @_ssdm_op_SpecChannel, void @HwReg_OC_width_c15_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i11 %HwReg_width_c15, i11 %HwReg_width_c15" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:393]   --->   Operation 86 'specchannel' 'empty_76' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 87 [1/1] (0.00ns)   --->   "%specinterface_ln393 = specinterface void @_ssdm_op_SpecInterface, i11 %HwReg_width_c15, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:393]   --->   Operation 87 'specinterface' 'specinterface_ln393' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 88 [1/1] (0.00ns)   --->   "%empty_77 = specchannel i32 @_ssdm_op_SpecChannel, void @HwReg_OC_width_c_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i11 %HwReg_width_c, i11 %HwReg_width_c" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:393]   --->   Operation 88 'specchannel' 'empty_77' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 89 [1/1] (0.00ns)   --->   "%specinterface_ln393 = specinterface void @_ssdm_op_SpecInterface, i11 %HwReg_width_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:393]   --->   Operation 89 'specinterface' 'specinterface_ln393' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 90 [1/1] (0.00ns)   --->   "%specdataflowpipeline_ln393 = specdataflowpipeline void @_ssdm_op_SpecDataflowPipeline, i32 4294967295, i32 0, void @empty_22" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:393]   --->   Operation 90 'specdataflowpipeline' 'specdataflowpipeline_ln393' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 91 [1/1] (0.00ns)   --->   "%spectopmodule_ln175 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_17" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:175]   --->   Operation 91 'spectopmodule' 'spectopmodule_ln175' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 92 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %s_axis_video_V_data_V, i3 %s_axis_video_V_keep_V, i3 %s_axis_video_V_strb_V, i1 %s_axis_video_V_user_V, i1 %s_axis_video_V_last_V, i1 %s_axis_video_V_id_V, i1 %s_axis_video_V_dest_V, void @empty, i32 1, i32 1, void @empty_45, i32 0, i32 0, void @empty_22, void @empty_22, void @empty_22, i32 0, i32 0, i32 0, i32 0, void @empty_22, void @empty_22, i32 4294967295, i32 0"   --->   Operation 92 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 93 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i24 %s_axis_video_V_data_V"   --->   Operation 93 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 94 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i3 %s_axis_video_V_keep_V"   --->   Operation 94 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 95 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i3 %s_axis_video_V_strb_V"   --->   Operation 95 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 96 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %s_axis_video_V_user_V"   --->   Operation 96 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 97 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %s_axis_video_V_last_V"   --->   Operation 97 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 98 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %s_axis_video_V_id_V"   --->   Operation 98 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 99 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %s_axis_video_V_dest_V"   --->   Operation 99 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 100 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %InVideoFormat"   --->   Operation 100 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 101 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %InVideoFormat, void @empty_21, i32 0, i32 0, void @empty_22, i32 0, i32 0, void @empty_29, void @empty_19, void @empty_22, i32 0, i32 0, i32 0, i32 0, void @empty_22, void @empty_22, i32 4294967295, i32 0"   --->   Operation 101 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 102 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %InVideoFormat, void @empty_18, i32 0, i32 0, void @empty_22, i32 0, i32 0, void @empty_22, void @empty_22, void @empty_22, i32 0, i32 0, i32 0, i32 0, void @empty_22, void @empty_22, i32 4294967295, i32 0"   --->   Operation 102 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 103 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %OutVideoFormat"   --->   Operation 103 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 104 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %OutVideoFormat, void @empty_21, i32 0, i32 0, void @empty_22, i32 0, i32 0, void @empty_29, void @empty_26, void @empty_22, i32 0, i32 0, i32 0, i32 0, void @empty_22, void @empty_22, i32 4294967295, i32 0"   --->   Operation 104 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 105 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %OutVideoFormat, void @empty_18, i32 0, i32 0, void @empty_22, i32 0, i32 0, void @empty_22, void @empty_22, void @empty_22, i32 0, i32 0, i32 0, i32 0, void @empty_22, void @empty_22, i32 4294967295, i32 0"   --->   Operation 105 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 106 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %width"   --->   Operation 106 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 107 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %width, void @empty_21, i32 0, i32 0, void @empty_22, i32 0, i32 0, void @empty_29, void @empty_51, void @empty_22, i32 0, i32 0, i32 0, i32 0, void @empty_22, void @empty_22, i32 4294967295, i32 0"   --->   Operation 107 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 108 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %width, void @empty_18, i32 0, i32 0, void @empty_22, i32 0, i32 0, void @empty_22, void @empty_22, void @empty_22, i32 0, i32 0, i32 0, i32 0, void @empty_22, void @empty_22, i32 4294967295, i32 0"   --->   Operation 108 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 109 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %height"   --->   Operation 109 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 110 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %height, void @empty_21, i32 0, i32 0, void @empty_22, i32 0, i32 0, void @empty_29, void @empty_13, void @empty_22, i32 0, i32 0, i32 0, i32 0, void @empty_22, void @empty_22, i32 4294967295, i32 0"   --->   Operation 110 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 111 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %height, void @empty_18, i32 0, i32 0, void @empty_22, i32 0, i32 0, void @empty_22, void @empty_22, void @empty_22, i32 0, i32 0, i32 0, i32 0, void @empty_22, void @empty_22, i32 4294967295, i32 0"   --->   Operation 111 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 112 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %ColStart"   --->   Operation 112 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 113 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %ColStart, void @empty_21, i32 0, i32 0, void @empty_22, i32 0, i32 0, void @empty_29, void @empty_3, void @empty_22, i32 0, i32 0, i32 0, i32 0, void @empty_22, void @empty_22, i32 4294967295, i32 0"   --->   Operation 113 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 114 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %ColStart, void @empty_18, i32 0, i32 0, void @empty_22, i32 0, i32 0, void @empty_22, void @empty_22, void @empty_22, i32 0, i32 0, i32 0, i32 0, void @empty_22, void @empty_22, i32 4294967295, i32 0"   --->   Operation 114 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 115 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %ColEnd"   --->   Operation 115 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 116 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %ColEnd, void @empty_21, i32 0, i32 0, void @empty_22, i32 0, i32 0, void @empty_29, void @empty_4, void @empty_22, i32 0, i32 0, i32 0, i32 0, void @empty_22, void @empty_22, i32 4294967295, i32 0"   --->   Operation 116 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 117 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %ColEnd, void @empty_18, i32 0, i32 0, void @empty_22, i32 0, i32 0, void @empty_22, void @empty_22, void @empty_22, i32 0, i32 0, i32 0, i32 0, void @empty_22, void @empty_22, i32 4294967295, i32 0"   --->   Operation 117 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 118 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %RowStart"   --->   Operation 118 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 119 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %RowStart, void @empty_21, i32 0, i32 0, void @empty_22, i32 0, i32 0, void @empty_29, void @empty_24, void @empty_22, i32 0, i32 0, i32 0, i32 0, void @empty_22, void @empty_22, i32 4294967295, i32 0"   --->   Operation 119 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 120 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %RowStart, void @empty_18, i32 0, i32 0, void @empty_22, i32 0, i32 0, void @empty_22, void @empty_22, void @empty_22, i32 0, i32 0, i32 0, i32 0, void @empty_22, void @empty_22, i32 4294967295, i32 0"   --->   Operation 120 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 121 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %RowEnd"   --->   Operation 121 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 122 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %RowEnd, void @empty_21, i32 0, i32 0, void @empty_22, i32 0, i32 0, void @empty_29, void @empty_6, void @empty_22, i32 0, i32 0, i32 0, i32 0, void @empty_22, void @empty_22, i32 4294967295, i32 0"   --->   Operation 122 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 123 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %RowEnd, void @empty_18, i32 0, i32 0, void @empty_22, i32 0, i32 0, void @empty_22, void @empty_22, void @empty_22, i32 0, i32 0, i32 0, i32 0, void @empty_22, void @empty_22, i32 4294967295, i32 0"   --->   Operation 123 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 124 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %K11"   --->   Operation 124 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 125 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %K11, void @empty_21, i32 0, i32 0, void @empty_22, i32 0, i32 0, void @empty_29, void @empty_32, void @empty_22, i32 0, i32 0, i32 0, i32 0, void @empty_22, void @empty_22, i32 4294967295, i32 0"   --->   Operation 125 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 126 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %K11, void @empty_18, i32 0, i32 0, void @empty_22, i32 0, i32 0, void @empty_22, void @empty_22, void @empty_22, i32 0, i32 0, i32 0, i32 0, void @empty_22, void @empty_22, i32 4294967295, i32 0"   --->   Operation 126 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 127 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %K12"   --->   Operation 127 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 128 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %K12, void @empty_21, i32 0, i32 0, void @empty_22, i32 0, i32 0, void @empty_29, void @empty_7, void @empty_22, i32 0, i32 0, i32 0, i32 0, void @empty_22, void @empty_22, i32 4294967295, i32 0"   --->   Operation 128 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 129 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %K12, void @empty_18, i32 0, i32 0, void @empty_22, i32 0, i32 0, void @empty_22, void @empty_22, void @empty_22, i32 0, i32 0, i32 0, i32 0, void @empty_22, void @empty_22, i32 4294967295, i32 0"   --->   Operation 129 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 130 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %K13"   --->   Operation 130 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 131 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %K13, void @empty_21, i32 0, i32 0, void @empty_22, i32 0, i32 0, void @empty_29, void @empty_11, void @empty_22, i32 0, i32 0, i32 0, i32 0, void @empty_22, void @empty_22, i32 4294967295, i32 0"   --->   Operation 131 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 132 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %K13, void @empty_18, i32 0, i32 0, void @empty_22, i32 0, i32 0, void @empty_22, void @empty_22, void @empty_22, i32 0, i32 0, i32 0, i32 0, void @empty_22, void @empty_22, i32 4294967295, i32 0"   --->   Operation 132 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 133 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %K21"   --->   Operation 133 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 134 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %K21, void @empty_21, i32 0, i32 0, void @empty_22, i32 0, i32 0, void @empty_29, void @empty_10, void @empty_22, i32 0, i32 0, i32 0, i32 0, void @empty_22, void @empty_22, i32 4294967295, i32 0"   --->   Operation 134 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 135 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %K21, void @empty_18, i32 0, i32 0, void @empty_22, i32 0, i32 0, void @empty_22, void @empty_22, void @empty_22, i32 0, i32 0, i32 0, i32 0, void @empty_22, void @empty_22, i32 4294967295, i32 0"   --->   Operation 135 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 136 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %K22"   --->   Operation 136 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 137 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %K22, void @empty_21, i32 0, i32 0, void @empty_22, i32 0, i32 0, void @empty_29, void @empty_9, void @empty_22, i32 0, i32 0, i32 0, i32 0, void @empty_22, void @empty_22, i32 4294967295, i32 0"   --->   Operation 137 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 138 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %K22, void @empty_18, i32 0, i32 0, void @empty_22, i32 0, i32 0, void @empty_22, void @empty_22, void @empty_22, i32 0, i32 0, i32 0, i32 0, void @empty_22, void @empty_22, i32 4294967295, i32 0"   --->   Operation 138 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 139 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %K23"   --->   Operation 139 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 140 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %K23, void @empty_21, i32 0, i32 0, void @empty_22, i32 0, i32 0, void @empty_29, void @empty_8, void @empty_22, i32 0, i32 0, i32 0, i32 0, void @empty_22, void @empty_22, i32 4294967295, i32 0"   --->   Operation 140 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 141 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %K23, void @empty_18, i32 0, i32 0, void @empty_22, i32 0, i32 0, void @empty_22, void @empty_22, void @empty_22, i32 0, i32 0, i32 0, i32 0, void @empty_22, void @empty_22, i32 4294967295, i32 0"   --->   Operation 141 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 142 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %K31"   --->   Operation 142 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 143 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %K31, void @empty_21, i32 0, i32 0, void @empty_22, i32 0, i32 0, void @empty_29, void @empty_16, void @empty_22, i32 0, i32 0, i32 0, i32 0, void @empty_22, void @empty_22, i32 4294967295, i32 0"   --->   Operation 143 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 144 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %K31, void @empty_18, i32 0, i32 0, void @empty_22, i32 0, i32 0, void @empty_22, void @empty_22, void @empty_22, i32 0, i32 0, i32 0, i32 0, void @empty_22, void @empty_22, i32 4294967295, i32 0"   --->   Operation 144 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 145 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %K32"   --->   Operation 145 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 146 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %K32, void @empty_21, i32 0, i32 0, void @empty_22, i32 0, i32 0, void @empty_29, void @empty_12, void @empty_22, i32 0, i32 0, i32 0, i32 0, void @empty_22, void @empty_22, i32 4294967295, i32 0"   --->   Operation 146 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 147 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %K32, void @empty_18, i32 0, i32 0, void @empty_22, i32 0, i32 0, void @empty_22, void @empty_22, void @empty_22, i32 0, i32 0, i32 0, i32 0, void @empty_22, void @empty_22, i32 4294967295, i32 0"   --->   Operation 147 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 148 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %K33"   --->   Operation 148 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 149 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %K33, void @empty_21, i32 0, i32 0, void @empty_22, i32 0, i32 0, void @empty_29, void @empty_15, void @empty_22, i32 0, i32 0, i32 0, i32 0, void @empty_22, void @empty_22, i32 4294967295, i32 0"   --->   Operation 149 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 150 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %K33, void @empty_18, i32 0, i32 0, void @empty_22, i32 0, i32 0, void @empty_22, void @empty_22, void @empty_22, i32 0, i32 0, i32 0, i32 0, void @empty_22, void @empty_22, i32 4294967295, i32 0"   --->   Operation 150 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 151 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i10 %ROffset"   --->   Operation 151 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 152 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i10 %ROffset, void @empty_21, i32 0, i32 0, void @empty_22, i32 0, i32 0, void @empty_29, void @empty_14, void @empty_22, i32 0, i32 0, i32 0, i32 0, void @empty_22, void @empty_22, i32 4294967295, i32 0"   --->   Operation 152 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 153 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i10 %ROffset, void @empty_18, i32 0, i32 0, void @empty_22, i32 0, i32 0, void @empty_22, void @empty_22, void @empty_22, i32 0, i32 0, i32 0, i32 0, void @empty_22, void @empty_22, i32 4294967295, i32 0"   --->   Operation 153 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 154 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i10 %GOffset"   --->   Operation 154 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 155 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i10 %GOffset, void @empty_21, i32 0, i32 0, void @empty_22, i32 0, i32 0, void @empty_29, void @empty_1, void @empty_22, i32 0, i32 0, i32 0, i32 0, void @empty_22, void @empty_22, i32 4294967295, i32 0"   --->   Operation 155 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 156 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i10 %GOffset, void @empty_18, i32 0, i32 0, void @empty_22, i32 0, i32 0, void @empty_22, void @empty_22, void @empty_22, i32 0, i32 0, i32 0, i32 0, void @empty_22, void @empty_22, i32 4294967295, i32 0"   --->   Operation 156 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 157 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i10 %BOffset"   --->   Operation 157 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 158 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i10 %BOffset, void @empty_21, i32 0, i32 0, void @empty_22, i32 0, i32 0, void @empty_29, void @empty_2, void @empty_22, i32 0, i32 0, i32 0, i32 0, void @empty_22, void @empty_22, i32 4294967295, i32 0"   --->   Operation 158 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 159 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i10 %BOffset, void @empty_18, i32 0, i32 0, void @empty_22, i32 0, i32 0, void @empty_22, void @empty_22, void @empty_22, i32 0, i32 0, i32 0, i32 0, void @empty_22, void @empty_22, i32 4294967295, i32 0"   --->   Operation 159 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 160 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %ClampMin"   --->   Operation 160 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 161 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %ClampMin, void @empty_21, i32 0, i32 0, void @empty_22, i32 0, i32 0, void @empty_29, void @empty_5, void @empty_22, i32 0, i32 0, i32 0, i32 0, void @empty_22, void @empty_22, i32 4294967295, i32 0"   --->   Operation 161 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 162 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %ClampMin, void @empty_18, i32 0, i32 0, void @empty_22, i32 0, i32 0, void @empty_22, void @empty_22, void @empty_22, i32 0, i32 0, i32 0, i32 0, void @empty_22, void @empty_22, i32 4294967295, i32 0"   --->   Operation 162 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 163 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %ClipMax"   --->   Operation 163 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 164 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %ClipMax, void @empty_21, i32 0, i32 0, void @empty_22, i32 0, i32 0, void @empty_29, void @empty_33, void @empty_22, i32 0, i32 0, i32 0, i32 0, void @empty_22, void @empty_22, i32 4294967295, i32 0"   --->   Operation 164 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 165 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %ClipMax, void @empty_18, i32 0, i32 0, void @empty_22, i32 0, i32 0, void @empty_22, void @empty_22, void @empty_22, i32 0, i32 0, i32 0, i32 0, void @empty_22, void @empty_22, i32 4294967295, i32 0"   --->   Operation 165 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 166 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %K11_2"   --->   Operation 166 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 167 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %K11_2, void @empty_21, i32 0, i32 0, void @empty_22, i32 0, i32 0, void @empty_29, void @empty_23, void @empty_22, i32 0, i32 0, i32 0, i32 0, void @empty_22, void @empty_22, i32 4294967295, i32 0"   --->   Operation 167 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 168 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %K11_2, void @empty_18, i32 0, i32 0, void @empty_22, i32 0, i32 0, void @empty_22, void @empty_22, void @empty_22, i32 0, i32 0, i32 0, i32 0, void @empty_22, void @empty_22, i32 4294967295, i32 0"   --->   Operation 168 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 169 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %K12_2"   --->   Operation 169 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 170 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %K12_2, void @empty_21, i32 0, i32 0, void @empty_22, i32 0, i32 0, void @empty_29, void @empty_31, void @empty_22, i32 0, i32 0, i32 0, i32 0, void @empty_22, void @empty_22, i32 4294967295, i32 0"   --->   Operation 170 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 171 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %K12_2, void @empty_18, i32 0, i32 0, void @empty_22, i32 0, i32 0, void @empty_22, void @empty_22, void @empty_22, i32 0, i32 0, i32 0, i32 0, void @empty_22, void @empty_22, i32 4294967295, i32 0"   --->   Operation 171 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 172 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %K13_2"   --->   Operation 172 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 173 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %K13_2, void @empty_21, i32 0, i32 0, void @empty_22, i32 0, i32 0, void @empty_29, void @empty_30, void @empty_22, i32 0, i32 0, i32 0, i32 0, void @empty_22, void @empty_22, i32 4294967295, i32 0"   --->   Operation 173 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 174 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %K13_2, void @empty_18, i32 0, i32 0, void @empty_22, i32 0, i32 0, void @empty_22, void @empty_22, void @empty_22, i32 0, i32 0, i32 0, i32 0, void @empty_22, void @empty_22, i32 4294967295, i32 0"   --->   Operation 174 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 175 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %K21_2"   --->   Operation 175 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 176 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %K21_2, void @empty_21, i32 0, i32 0, void @empty_22, i32 0, i32 0, void @empty_29, void @empty_20, void @empty_22, i32 0, i32 0, i32 0, i32 0, void @empty_22, void @empty_22, i32 4294967295, i32 0"   --->   Operation 176 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 177 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %K21_2, void @empty_18, i32 0, i32 0, void @empty_22, i32 0, i32 0, void @empty_22, void @empty_22, void @empty_22, i32 0, i32 0, i32 0, i32 0, void @empty_22, void @empty_22, i32 4294967295, i32 0"   --->   Operation 177 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 178 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %K22_2"   --->   Operation 178 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 179 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %K22_2, void @empty_21, i32 0, i32 0, void @empty_22, i32 0, i32 0, void @empty_29, void @empty_28, void @empty_22, i32 0, i32 0, i32 0, i32 0, void @empty_22, void @empty_22, i32 4294967295, i32 0"   --->   Operation 179 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 180 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %K22_2, void @empty_18, i32 0, i32 0, void @empty_22, i32 0, i32 0, void @empty_22, void @empty_22, void @empty_22, i32 0, i32 0, i32 0, i32 0, void @empty_22, void @empty_22, i32 4294967295, i32 0"   --->   Operation 180 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 181 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %K23_2"   --->   Operation 181 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 182 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %K23_2, void @empty_21, i32 0, i32 0, void @empty_22, i32 0, i32 0, void @empty_29, void @empty_27, void @empty_22, i32 0, i32 0, i32 0, i32 0, void @empty_22, void @empty_22, i32 4294967295, i32 0"   --->   Operation 182 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 183 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %K23_2, void @empty_18, i32 0, i32 0, void @empty_22, i32 0, i32 0, void @empty_22, void @empty_22, void @empty_22, i32 0, i32 0, i32 0, i32 0, void @empty_22, void @empty_22, i32 4294967295, i32 0"   --->   Operation 183 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 184 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %K31_2"   --->   Operation 184 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 185 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %K31_2, void @empty_21, i32 0, i32 0, void @empty_22, i32 0, i32 0, void @empty_29, void @empty_43, void @empty_22, i32 0, i32 0, i32 0, i32 0, void @empty_22, void @empty_22, i32 4294967295, i32 0"   --->   Operation 185 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 186 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %K31_2, void @empty_18, i32 0, i32 0, void @empty_22, i32 0, i32 0, void @empty_22, void @empty_22, void @empty_22, i32 0, i32 0, i32 0, i32 0, void @empty_22, void @empty_22, i32 4294967295, i32 0"   --->   Operation 186 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 187 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %K32_2"   --->   Operation 187 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 188 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %K32_2, void @empty_21, i32 0, i32 0, void @empty_22, i32 0, i32 0, void @empty_29, void @empty_34, void @empty_22, i32 0, i32 0, i32 0, i32 0, void @empty_22, void @empty_22, i32 4294967295, i32 0"   --->   Operation 188 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 189 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %K32_2, void @empty_18, i32 0, i32 0, void @empty_22, i32 0, i32 0, void @empty_22, void @empty_22, void @empty_22, i32 0, i32 0, i32 0, i32 0, void @empty_22, void @empty_22, i32 4294967295, i32 0"   --->   Operation 189 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 190 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %K33_2"   --->   Operation 190 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 191 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %K33_2, void @empty_21, i32 0, i32 0, void @empty_22, i32 0, i32 0, void @empty_29, void @empty_41, void @empty_22, i32 0, i32 0, i32 0, i32 0, void @empty_22, void @empty_22, i32 4294967295, i32 0"   --->   Operation 191 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 192 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %K33_2, void @empty_18, i32 0, i32 0, void @empty_22, i32 0, i32 0, void @empty_22, void @empty_22, void @empty_22, i32 0, i32 0, i32 0, i32 0, void @empty_22, void @empty_22, i32 4294967295, i32 0"   --->   Operation 192 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 193 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i10 %ROffset_2"   --->   Operation 193 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 194 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i10 %ROffset_2, void @empty_21, i32 0, i32 0, void @empty_22, i32 0, i32 0, void @empty_29, void @empty_40, void @empty_22, i32 0, i32 0, i32 0, i32 0, void @empty_22, void @empty_22, i32 4294967295, i32 0"   --->   Operation 194 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 195 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i10 %ROffset_2, void @empty_18, i32 0, i32 0, void @empty_22, i32 0, i32 0, void @empty_22, void @empty_22, void @empty_22, i32 0, i32 0, i32 0, i32 0, void @empty_22, void @empty_22, i32 4294967295, i32 0"   --->   Operation 195 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 196 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i10 %GOffset_2"   --->   Operation 196 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 197 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i10 %GOffset_2, void @empty_21, i32 0, i32 0, void @empty_22, i32 0, i32 0, void @empty_29, void @empty_48, void @empty_22, i32 0, i32 0, i32 0, i32 0, void @empty_22, void @empty_22, i32 4294967295, i32 0"   --->   Operation 197 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 198 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i10 %GOffset_2, void @empty_18, i32 0, i32 0, void @empty_22, i32 0, i32 0, void @empty_22, void @empty_22, void @empty_22, i32 0, i32 0, i32 0, i32 0, void @empty_22, void @empty_22, i32 4294967295, i32 0"   --->   Operation 198 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 199 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i10 %BOffset_2"   --->   Operation 199 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 200 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i10 %BOffset_2, void @empty_21, i32 0, i32 0, void @empty_22, i32 0, i32 0, void @empty_29, void @empty_52, void @empty_22, i32 0, i32 0, i32 0, i32 0, void @empty_22, void @empty_22, i32 4294967295, i32 0"   --->   Operation 200 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 201 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i10 %BOffset_2, void @empty_18, i32 0, i32 0, void @empty_22, i32 0, i32 0, void @empty_22, void @empty_22, void @empty_22, i32 0, i32 0, i32 0, i32 0, void @empty_22, void @empty_22, i32 4294967295, i32 0"   --->   Operation 201 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 202 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %ClampMin_2"   --->   Operation 202 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 203 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %ClampMin_2, void @empty_21, i32 0, i32 0, void @empty_22, i32 0, i32 0, void @empty_29, void @empty_37, void @empty_22, i32 0, i32 0, i32 0, i32 0, void @empty_22, void @empty_22, i32 4294967295, i32 0"   --->   Operation 203 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 204 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %ClampMin_2, void @empty_18, i32 0, i32 0, void @empty_22, i32 0, i32 0, void @empty_22, void @empty_22, void @empty_22, i32 0, i32 0, i32 0, i32 0, void @empty_22, void @empty_22, i32 4294967295, i32 0"   --->   Operation 204 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 205 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %ClipMax_2"   --->   Operation 205 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 206 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %ClipMax_2, void @empty_21, i32 0, i32 0, void @empty_22, i32 0, i32 0, void @empty_29, void @empty_0, void @empty_22, i32 0, i32 0, i32 0, i32 0, void @empty_22, void @empty_22, i32 4294967295, i32 0"   --->   Operation 206 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 207 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %ClipMax_2, void @empty_18, i32 0, i32 0, void @empty_22, i32 0, i32 0, void @empty_22, void @empty_22, void @empty_22, i32 0, i32 0, i32 0, i32 0, void @empty_22, void @empty_22, i32 4294967295, i32 0"   --->   Operation 207 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 208 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %m_axis_video_V_data_V, i3 %m_axis_video_V_keep_V, i3 %m_axis_video_V_strb_V, i1 %m_axis_video_V_user_V, i1 %m_axis_video_V_last_V, i1 %m_axis_video_V_id_V, i1 %m_axis_video_V_dest_V, void @empty, i32 1, i32 1, void @empty_45, i32 0, i32 0, void @empty_22, void @empty_22, void @empty_22, i32 0, i32 0, i32 0, i32 0, void @empty_22, void @empty_22, i32 4294967295, i32 0"   --->   Operation 208 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 209 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i24 %m_axis_video_V_data_V"   --->   Operation 209 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 210 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i3 %m_axis_video_V_keep_V"   --->   Operation 210 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 211 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i3 %m_axis_video_V_strb_V"   --->   Operation 211 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 212 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %m_axis_video_V_user_V"   --->   Operation 212 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 213 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %m_axis_video_V_last_V"   --->   Operation 213 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 214 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %m_axis_video_V_id_V"   --->   Operation 214 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 215 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %m_axis_video_V_dest_V"   --->   Operation 215 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 216 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_21, i32 0, i32 0, void @empty_22, i32 0, i32 0, void @empty_29, void @empty_22, void @empty_22, i32 0, i32 0, i32 0, i32 0, void @empty_22, void @empty_22, i32 4294967295, i32 0"   --->   Operation 216 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 217 [1/1] (0.00ns)   --->   "%empty_78 = specchannel i32 @_ssdm_op_SpecChannel, void @stream_in_str, i32 1, void @p_str, void @p_str, i32 16, i32 16, i24 %stream_in, i24 %stream_in"   --->   Operation 217 'specchannel' 'empty_78' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 218 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %stream_in, void @empty_35, i32 0, i32 0, void @empty_22, i32 0, i32 0, void @empty_22, void @empty_22, void @empty_22, i32 0, i32 0, i32 0, i32 0, void @empty_22, void @empty_22, i32 4294967295, i32 0"   --->   Operation 218 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 219 [1/1] (0.00ns)   --->   "%empty_79 = specchannel i32 @_ssdm_op_SpecChannel, void @stream_in_hresampled_str, i32 1, void @p_str, void @p_str, i32 16, i32 16, i24 %stream_in_hresampled, i24 %stream_in_hresampled"   --->   Operation 219 'specchannel' 'empty_79' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 220 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %stream_in_hresampled, void @empty_35, i32 0, i32 0, void @empty_22, i32 0, i32 0, void @empty_22, void @empty_22, void @empty_22, i32 0, i32 0, i32 0, i32 0, void @empty_22, void @empty_22, i32 4294967295, i32 0"   --->   Operation 220 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 221 [1/1] (0.00ns)   --->   "%empty_80 = specchannel i32 @_ssdm_op_SpecChannel, void @stream_out_hresampled_str, i32 1, void @p_str, void @p_str, i32 16, i32 16, i24 %stream_out_hresampled, i24 %stream_out_hresampled"   --->   Operation 221 'specchannel' 'empty_80' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 222 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %stream_out_hresampled, void @empty_35, i32 0, i32 0, void @empty_22, i32 0, i32 0, void @empty_22, void @empty_22, void @empty_22, i32 0, i32 0, i32 0, i32 0, void @empty_22, void @empty_22, i32 4294967295, i32 0"   --->   Operation 222 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 223 [1/1] (0.00ns)   --->   "%empty_81 = specchannel i32 @_ssdm_op_SpecChannel, void @stream_csc_str, i32 1, void @p_str, void @p_str, i32 16, i32 16, i24 %stream_csc, i24 %stream_csc"   --->   Operation 223 'specchannel' 'empty_81' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 224 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %stream_csc, void @empty_35, i32 0, i32 0, void @empty_22, i32 0, i32 0, void @empty_22, void @empty_22, void @empty_22, i32 0, i32 0, i32 0, i32 0, void @empty_22, void @empty_22, i32 4294967295, i32 0"   --->   Operation 224 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 225 [1/1] (0.00ns)   --->   "%specstablecontent_ln241 = specstablecontent void @_ssdm_op_SpecStableContent, i8 %InVideoFormat, void " [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:241]   --->   Operation 225 'specstablecontent' 'specstablecontent_ln241' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 226 [1/1] (0.00ns)   --->   "%specstablecontent_ln243 = specstablecontent void @_ssdm_op_SpecStableContent, i8 %OutVideoFormat, void " [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:243]   --->   Operation 226 'specstablecontent' 'specstablecontent_ln243' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 227 [1/1] (0.00ns)   --->   "%specstablecontent_ln245 = specstablecontent void @_ssdm_op_SpecStableContent, i16 %width, void " [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:245]   --->   Operation 227 'specstablecontent' 'specstablecontent_ln245' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 228 [1/1] (0.00ns)   --->   "%specstablecontent_ln247 = specstablecontent void @_ssdm_op_SpecStableContent, i16 %height, void " [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:247]   --->   Operation 228 'specstablecontent' 'specstablecontent_ln247' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 229 [1/1] (0.00ns)   --->   "%specstablecontent_ln250 = specstablecontent void @_ssdm_op_SpecStableContent, i16 %ColStart, void " [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:250]   --->   Operation 229 'specstablecontent' 'specstablecontent_ln250' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 230 [1/1] (0.00ns)   --->   "%specstablecontent_ln252 = specstablecontent void @_ssdm_op_SpecStableContent, i16 %ColEnd, void " [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:252]   --->   Operation 230 'specstablecontent' 'specstablecontent_ln252' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 231 [1/1] (0.00ns)   --->   "%specstablecontent_ln254 = specstablecontent void @_ssdm_op_SpecStableContent, i16 %RowStart, void " [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:254]   --->   Operation 231 'specstablecontent' 'specstablecontent_ln254' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 232 [1/1] (0.00ns)   --->   "%specstablecontent_ln256 = specstablecontent void @_ssdm_op_SpecStableContent, i16 %RowEnd, void " [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:256]   --->   Operation 232 'specstablecontent' 'specstablecontent_ln256' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 233 [1/1] (0.00ns)   --->   "%specstablecontent_ln259 = specstablecontent void @_ssdm_op_SpecStableContent, i16 %K11, void " [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:259]   --->   Operation 233 'specstablecontent' 'specstablecontent_ln259' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 234 [1/1] (0.00ns)   --->   "%specstablecontent_ln261 = specstablecontent void @_ssdm_op_SpecStableContent, i16 %K12, void " [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:261]   --->   Operation 234 'specstablecontent' 'specstablecontent_ln261' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 235 [1/1] (0.00ns)   --->   "%specstablecontent_ln263 = specstablecontent void @_ssdm_op_SpecStableContent, i16 %K13, void " [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:263]   --->   Operation 235 'specstablecontent' 'specstablecontent_ln263' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 236 [1/1] (0.00ns)   --->   "%specstablecontent_ln265 = specstablecontent void @_ssdm_op_SpecStableContent, i16 %K21, void " [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:265]   --->   Operation 236 'specstablecontent' 'specstablecontent_ln265' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 237 [1/1] (0.00ns)   --->   "%specstablecontent_ln267 = specstablecontent void @_ssdm_op_SpecStableContent, i16 %K22, void " [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:267]   --->   Operation 237 'specstablecontent' 'specstablecontent_ln267' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 238 [1/1] (0.00ns)   --->   "%specstablecontent_ln269 = specstablecontent void @_ssdm_op_SpecStableContent, i16 %K23, void " [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:269]   --->   Operation 238 'specstablecontent' 'specstablecontent_ln269' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 239 [1/1] (0.00ns)   --->   "%specstablecontent_ln271 = specstablecontent void @_ssdm_op_SpecStableContent, i16 %K31, void " [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:271]   --->   Operation 239 'specstablecontent' 'specstablecontent_ln271' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 240 [1/1] (0.00ns)   --->   "%specstablecontent_ln273 = specstablecontent void @_ssdm_op_SpecStableContent, i16 %K32, void " [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:273]   --->   Operation 240 'specstablecontent' 'specstablecontent_ln273' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 241 [1/1] (0.00ns)   --->   "%specstablecontent_ln275 = specstablecontent void @_ssdm_op_SpecStableContent, i16 %K33, void " [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:275]   --->   Operation 241 'specstablecontent' 'specstablecontent_ln275' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 242 [1/1] (0.00ns)   --->   "%specstablecontent_ln277 = specstablecontent void @_ssdm_op_SpecStableContent, i10 %ROffset, void " [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:277]   --->   Operation 242 'specstablecontent' 'specstablecontent_ln277' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 243 [1/1] (0.00ns)   --->   "%specstablecontent_ln279 = specstablecontent void @_ssdm_op_SpecStableContent, i10 %GOffset, void " [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:279]   --->   Operation 243 'specstablecontent' 'specstablecontent_ln279' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 244 [1/1] (0.00ns)   --->   "%specstablecontent_ln281 = specstablecontent void @_ssdm_op_SpecStableContent, i10 %BOffset, void " [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:281]   --->   Operation 244 'specstablecontent' 'specstablecontent_ln281' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 245 [1/1] (0.00ns)   --->   "%specstablecontent_ln283 = specstablecontent void @_ssdm_op_SpecStableContent, i8 %ClampMin, void " [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:283]   --->   Operation 245 'specstablecontent' 'specstablecontent_ln283' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 246 [1/1] (0.00ns)   --->   "%specstablecontent_ln285 = specstablecontent void @_ssdm_op_SpecStableContent, i8 %ClipMax, void " [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:285]   --->   Operation 246 'specstablecontent' 'specstablecontent_ln285' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 247 [1/1] (0.00ns)   --->   "%specstablecontent_ln288 = specstablecontent void @_ssdm_op_SpecStableContent, i16 %K11_2, void " [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:288]   --->   Operation 247 'specstablecontent' 'specstablecontent_ln288' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 248 [1/1] (0.00ns)   --->   "%specstablecontent_ln290 = specstablecontent void @_ssdm_op_SpecStableContent, i16 %K12_2, void " [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:290]   --->   Operation 248 'specstablecontent' 'specstablecontent_ln290' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 249 [1/1] (0.00ns)   --->   "%specstablecontent_ln292 = specstablecontent void @_ssdm_op_SpecStableContent, i16 %K13_2, void " [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:292]   --->   Operation 249 'specstablecontent' 'specstablecontent_ln292' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 250 [1/1] (0.00ns)   --->   "%specstablecontent_ln294 = specstablecontent void @_ssdm_op_SpecStableContent, i16 %K21_2, void " [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:294]   --->   Operation 250 'specstablecontent' 'specstablecontent_ln294' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 251 [1/1] (0.00ns)   --->   "%specstablecontent_ln296 = specstablecontent void @_ssdm_op_SpecStableContent, i16 %K22_2, void " [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:296]   --->   Operation 251 'specstablecontent' 'specstablecontent_ln296' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 252 [1/1] (0.00ns)   --->   "%specstablecontent_ln298 = specstablecontent void @_ssdm_op_SpecStableContent, i16 %K23_2, void " [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:298]   --->   Operation 252 'specstablecontent' 'specstablecontent_ln298' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 253 [1/1] (0.00ns)   --->   "%specstablecontent_ln300 = specstablecontent void @_ssdm_op_SpecStableContent, i16 %K31_2, void " [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:300]   --->   Operation 253 'specstablecontent' 'specstablecontent_ln300' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 254 [1/1] (0.00ns)   --->   "%specstablecontent_ln302 = specstablecontent void @_ssdm_op_SpecStableContent, i16 %K32_2, void " [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:302]   --->   Operation 254 'specstablecontent' 'specstablecontent_ln302' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 255 [1/1] (0.00ns)   --->   "%specstablecontent_ln304 = specstablecontent void @_ssdm_op_SpecStableContent, i16 %K33_2, void " [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:304]   --->   Operation 255 'specstablecontent' 'specstablecontent_ln304' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 256 [1/1] (0.00ns)   --->   "%specstablecontent_ln306 = specstablecontent void @_ssdm_op_SpecStableContent, i10 %ROffset_2, void " [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:306]   --->   Operation 256 'specstablecontent' 'specstablecontent_ln306' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 257 [1/1] (0.00ns)   --->   "%specstablecontent_ln308 = specstablecontent void @_ssdm_op_SpecStableContent, i10 %GOffset_2, void " [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:308]   --->   Operation 257 'specstablecontent' 'specstablecontent_ln308' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 258 [1/1] (0.00ns)   --->   "%specstablecontent_ln310 = specstablecontent void @_ssdm_op_SpecStableContent, i10 %BOffset_2, void " [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:310]   --->   Operation 258 'specstablecontent' 'specstablecontent_ln310' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 259 [1/1] (0.00ns)   --->   "%specstablecontent_ln312 = specstablecontent void @_ssdm_op_SpecStableContent, i8 %ClampMin_2, void " [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:312]   --->   Operation 259 'specstablecontent' 'specstablecontent_ln312' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 260 [1/1] (0.00ns)   --->   "%specstablecontent_ln314 = specstablecontent void @_ssdm_op_SpecStableContent, i8 %ClipMax_2, void " [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:314]   --->   Operation 260 'specstablecontent' 'specstablecontent_ln314' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 261 [1/1] (0.00ns)   --->   "%ret_ln458 = ret" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:458]   --->   Operation 261 'ret' 'ret_ln458' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ s_axis_video_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ s_axis_video_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ s_axis_video_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ s_axis_video_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ s_axis_video_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ s_axis_video_V_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ s_axis_video_V_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ InVideoFormat]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ OutVideoFormat]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ width]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ height]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ ColStart]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ ColEnd]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ RowStart]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ RowEnd]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ K11]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ K12]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ K13]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ K21]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ K22]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ K23]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ K31]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ K32]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ K33]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ ROffset]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ GOffset]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ BOffset]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ ClampMin]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ ClipMax]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ K11_2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ K12_2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ K13_2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ K21_2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ K22_2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ K23_2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ K31_2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ K32_2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ K33_2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ ROffset_2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ GOffset_2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ BOffset_2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ ClampMin_2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ ClipMax_2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ m_axis_video_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ m_axis_video_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ m_axis_video_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ m_axis_video_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ m_axis_video_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ m_axis_video_V_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ m_axis_video_V_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
HwReg_height_c21                     (alloca              ) [ 0011111111111]
HwReg_height_c20                     (alloca              ) [ 0011111111111]
HwReg_height_c19                     (alloca              ) [ 0011111111111]
HwReg_height_c                       (alloca              ) [ 0011111111111]
HwReg_width_c17                      (alloca              ) [ 0011111111111]
HwReg_width_c16                      (alloca              ) [ 0011111111111]
HwReg_width_c15                      (alloca              ) [ 0011111111111]
HwReg_width_c                        (alloca              ) [ 0011111111111]
stream_in                            (alloca              ) [ 0011111111111]
stream_in_hresampled                 (alloca              ) [ 0011111111111]
stream_out_hresampled                (alloca              ) [ 0011111111111]
stream_csc                           (alloca              ) [ 0011111111111]
call_ret                             (call                ) [ 0000000000000]
HwReg_InVideoFormat_channel          (extractvalue        ) [ 0011000000000]
HwReg_OutVideoFormat_channel         (extractvalue        ) [ 0011111111110]
HwReg_ColStart_channel               (extractvalue        ) [ 0011111100000]
HwReg_ColEnd_channel                 (extractvalue        ) [ 0011111100000]
HwReg_RowStart_channel               (extractvalue        ) [ 0011111100000]
HwReg_RowEnd_channel                 (extractvalue        ) [ 0011111100000]
HwReg_K11_channel                    (extractvalue        ) [ 0011111100000]
HwReg_K12_channel                    (extractvalue        ) [ 0011111100000]
HwReg_K13_channel                    (extractvalue        ) [ 0011111100000]
HwReg_K21_channel                    (extractvalue        ) [ 0011111100000]
HwReg_K22_channel                    (extractvalue        ) [ 0011111100000]
HwReg_K23_channel                    (extractvalue        ) [ 0011111100000]
HwReg_K31_channel                    (extractvalue        ) [ 0011111100000]
HwReg_K32_channel                    (extractvalue        ) [ 0011111100000]
HwReg_K33_channel                    (extractvalue        ) [ 0011111100000]
HwReg_ROffset_V_channel              (extractvalue        ) [ 0011111100000]
HwReg_GOffset_V_channel              (extractvalue        ) [ 0011111100000]
HwReg_BOffset_V_channel              (extractvalue        ) [ 0011111100000]
HwReg_ClampMin_V_channel             (extractvalue        ) [ 0011111100000]
HwReg_ClipMax_V_channel              (extractvalue        ) [ 0011111100000]
HwReg_K11_2_channel                  (extractvalue        ) [ 0011111100000]
HwReg_K12_2_channel                  (extractvalue        ) [ 0011111100000]
HwReg_K13_2_channel                  (extractvalue        ) [ 0011111100000]
HwReg_K21_2_channel                  (extractvalue        ) [ 0011111100000]
HwReg_K22_2_channel                  (extractvalue        ) [ 0011111100000]
HwReg_K23_2_channel                  (extractvalue        ) [ 0011111100000]
HwReg_K31_2_channel                  (extractvalue        ) [ 0011111100000]
HwReg_K32_2_channel                  (extractvalue        ) [ 0011111100000]
HwReg_K33_2_channel                  (extractvalue        ) [ 0011111100000]
HwReg_ROffset_2_V_channel            (extractvalue        ) [ 0011111100000]
HwReg_GOffset_2_V_channel            (extractvalue        ) [ 0011111100000]
HwReg_BOffset_2_V_channel            (extractvalue        ) [ 0011111100000]
HwReg_ClampMin_2_V_channel           (extractvalue        ) [ 0011111100000]
HwReg_ClipMax_2_V_channel            (extractvalue        ) [ 0011111100000]
bPassThru_422_or_420_In_loc_channel  (extractvalue        ) [ 0011110000000]
bPassThru_422_or_420_Out_loc_channel (extractvalue        ) [ 0011111111000]
HwReg_width_c18_channel              (extractvalue        ) [ 0011000000000]
HwReg_height_c22_channel             (extractvalue        ) [ 0011000000000]
call_ln401                           (call                ) [ 0000000000000]
call_ln415                           (call                ) [ 0000000000000]
call_ln423                           (call                ) [ 0000000000000]
call_ln438                           (call                ) [ 0000000000000]
call_ln455                           (call                ) [ 0000000000000]
empty                                (specchannel         ) [ 0000000000000]
specinterface_ln393                  (specinterface       ) [ 0000000000000]
empty_71                             (specchannel         ) [ 0000000000000]
specinterface_ln393                  (specinterface       ) [ 0000000000000]
empty_72                             (specchannel         ) [ 0000000000000]
specinterface_ln393                  (specinterface       ) [ 0000000000000]
empty_73                             (specchannel         ) [ 0000000000000]
specinterface_ln393                  (specinterface       ) [ 0000000000000]
empty_74                             (specchannel         ) [ 0000000000000]
specinterface_ln393                  (specinterface       ) [ 0000000000000]
empty_75                             (specchannel         ) [ 0000000000000]
specinterface_ln393                  (specinterface       ) [ 0000000000000]
empty_76                             (specchannel         ) [ 0000000000000]
specinterface_ln393                  (specinterface       ) [ 0000000000000]
empty_77                             (specchannel         ) [ 0000000000000]
specinterface_ln393                  (specinterface       ) [ 0000000000000]
specdataflowpipeline_ln393           (specdataflowpipeline) [ 0000000000000]
spectopmodule_ln175                  (spectopmodule       ) [ 0000000000000]
specinterface_ln0                    (specinterface       ) [ 0000000000000]
specbitsmap_ln0                      (specbitsmap         ) [ 0000000000000]
specbitsmap_ln0                      (specbitsmap         ) [ 0000000000000]
specbitsmap_ln0                      (specbitsmap         ) [ 0000000000000]
specbitsmap_ln0                      (specbitsmap         ) [ 0000000000000]
specbitsmap_ln0                      (specbitsmap         ) [ 0000000000000]
specbitsmap_ln0                      (specbitsmap         ) [ 0000000000000]
specbitsmap_ln0                      (specbitsmap         ) [ 0000000000000]
specbitsmap_ln0                      (specbitsmap         ) [ 0000000000000]
specinterface_ln0                    (specinterface       ) [ 0000000000000]
specinterface_ln0                    (specinterface       ) [ 0000000000000]
specbitsmap_ln0                      (specbitsmap         ) [ 0000000000000]
specinterface_ln0                    (specinterface       ) [ 0000000000000]
specinterface_ln0                    (specinterface       ) [ 0000000000000]
specbitsmap_ln0                      (specbitsmap         ) [ 0000000000000]
specinterface_ln0                    (specinterface       ) [ 0000000000000]
specinterface_ln0                    (specinterface       ) [ 0000000000000]
specbitsmap_ln0                      (specbitsmap         ) [ 0000000000000]
specinterface_ln0                    (specinterface       ) [ 0000000000000]
specinterface_ln0                    (specinterface       ) [ 0000000000000]
specbitsmap_ln0                      (specbitsmap         ) [ 0000000000000]
specinterface_ln0                    (specinterface       ) [ 0000000000000]
specinterface_ln0                    (specinterface       ) [ 0000000000000]
specbitsmap_ln0                      (specbitsmap         ) [ 0000000000000]
specinterface_ln0                    (specinterface       ) [ 0000000000000]
specinterface_ln0                    (specinterface       ) [ 0000000000000]
specbitsmap_ln0                      (specbitsmap         ) [ 0000000000000]
specinterface_ln0                    (specinterface       ) [ 0000000000000]
specinterface_ln0                    (specinterface       ) [ 0000000000000]
specbitsmap_ln0                      (specbitsmap         ) [ 0000000000000]
specinterface_ln0                    (specinterface       ) [ 0000000000000]
specinterface_ln0                    (specinterface       ) [ 0000000000000]
specbitsmap_ln0                      (specbitsmap         ) [ 0000000000000]
specinterface_ln0                    (specinterface       ) [ 0000000000000]
specinterface_ln0                    (specinterface       ) [ 0000000000000]
specbitsmap_ln0                      (specbitsmap         ) [ 0000000000000]
specinterface_ln0                    (specinterface       ) [ 0000000000000]
specinterface_ln0                    (specinterface       ) [ 0000000000000]
specbitsmap_ln0                      (specbitsmap         ) [ 0000000000000]
specinterface_ln0                    (specinterface       ) [ 0000000000000]
specinterface_ln0                    (specinterface       ) [ 0000000000000]
specbitsmap_ln0                      (specbitsmap         ) [ 0000000000000]
specinterface_ln0                    (specinterface       ) [ 0000000000000]
specinterface_ln0                    (specinterface       ) [ 0000000000000]
specbitsmap_ln0                      (specbitsmap         ) [ 0000000000000]
specinterface_ln0                    (specinterface       ) [ 0000000000000]
specinterface_ln0                    (specinterface       ) [ 0000000000000]
specbitsmap_ln0                      (specbitsmap         ) [ 0000000000000]
specinterface_ln0                    (specinterface       ) [ 0000000000000]
specinterface_ln0                    (specinterface       ) [ 0000000000000]
specbitsmap_ln0                      (specbitsmap         ) [ 0000000000000]
specinterface_ln0                    (specinterface       ) [ 0000000000000]
specinterface_ln0                    (specinterface       ) [ 0000000000000]
specbitsmap_ln0                      (specbitsmap         ) [ 0000000000000]
specinterface_ln0                    (specinterface       ) [ 0000000000000]
specinterface_ln0                    (specinterface       ) [ 0000000000000]
specbitsmap_ln0                      (specbitsmap         ) [ 0000000000000]
specinterface_ln0                    (specinterface       ) [ 0000000000000]
specinterface_ln0                    (specinterface       ) [ 0000000000000]
specbitsmap_ln0                      (specbitsmap         ) [ 0000000000000]
specinterface_ln0                    (specinterface       ) [ 0000000000000]
specinterface_ln0                    (specinterface       ) [ 0000000000000]
specbitsmap_ln0                      (specbitsmap         ) [ 0000000000000]
specinterface_ln0                    (specinterface       ) [ 0000000000000]
specinterface_ln0                    (specinterface       ) [ 0000000000000]
specbitsmap_ln0                      (specbitsmap         ) [ 0000000000000]
specinterface_ln0                    (specinterface       ) [ 0000000000000]
specinterface_ln0                    (specinterface       ) [ 0000000000000]
specbitsmap_ln0                      (specbitsmap         ) [ 0000000000000]
specinterface_ln0                    (specinterface       ) [ 0000000000000]
specinterface_ln0                    (specinterface       ) [ 0000000000000]
specbitsmap_ln0                      (specbitsmap         ) [ 0000000000000]
specinterface_ln0                    (specinterface       ) [ 0000000000000]
specinterface_ln0                    (specinterface       ) [ 0000000000000]
specbitsmap_ln0                      (specbitsmap         ) [ 0000000000000]
specinterface_ln0                    (specinterface       ) [ 0000000000000]
specinterface_ln0                    (specinterface       ) [ 0000000000000]
specbitsmap_ln0                      (specbitsmap         ) [ 0000000000000]
specinterface_ln0                    (specinterface       ) [ 0000000000000]
specinterface_ln0                    (specinterface       ) [ 0000000000000]
specbitsmap_ln0                      (specbitsmap         ) [ 0000000000000]
specinterface_ln0                    (specinterface       ) [ 0000000000000]
specinterface_ln0                    (specinterface       ) [ 0000000000000]
specbitsmap_ln0                      (specbitsmap         ) [ 0000000000000]
specinterface_ln0                    (specinterface       ) [ 0000000000000]
specinterface_ln0                    (specinterface       ) [ 0000000000000]
specbitsmap_ln0                      (specbitsmap         ) [ 0000000000000]
specinterface_ln0                    (specinterface       ) [ 0000000000000]
specinterface_ln0                    (specinterface       ) [ 0000000000000]
specbitsmap_ln0                      (specbitsmap         ) [ 0000000000000]
specinterface_ln0                    (specinterface       ) [ 0000000000000]
specinterface_ln0                    (specinterface       ) [ 0000000000000]
specbitsmap_ln0                      (specbitsmap         ) [ 0000000000000]
specinterface_ln0                    (specinterface       ) [ 0000000000000]
specinterface_ln0                    (specinterface       ) [ 0000000000000]
specbitsmap_ln0                      (specbitsmap         ) [ 0000000000000]
specinterface_ln0                    (specinterface       ) [ 0000000000000]
specinterface_ln0                    (specinterface       ) [ 0000000000000]
specbitsmap_ln0                      (specbitsmap         ) [ 0000000000000]
specinterface_ln0                    (specinterface       ) [ 0000000000000]
specinterface_ln0                    (specinterface       ) [ 0000000000000]
specbitsmap_ln0                      (specbitsmap         ) [ 0000000000000]
specinterface_ln0                    (specinterface       ) [ 0000000000000]
specinterface_ln0                    (specinterface       ) [ 0000000000000]
specbitsmap_ln0                      (specbitsmap         ) [ 0000000000000]
specinterface_ln0                    (specinterface       ) [ 0000000000000]
specinterface_ln0                    (specinterface       ) [ 0000000000000]
specbitsmap_ln0                      (specbitsmap         ) [ 0000000000000]
specinterface_ln0                    (specinterface       ) [ 0000000000000]
specinterface_ln0                    (specinterface       ) [ 0000000000000]
specbitsmap_ln0                      (specbitsmap         ) [ 0000000000000]
specinterface_ln0                    (specinterface       ) [ 0000000000000]
specinterface_ln0                    (specinterface       ) [ 0000000000000]
specbitsmap_ln0                      (specbitsmap         ) [ 0000000000000]
specinterface_ln0                    (specinterface       ) [ 0000000000000]
specinterface_ln0                    (specinterface       ) [ 0000000000000]
specinterface_ln0                    (specinterface       ) [ 0000000000000]
specbitsmap_ln0                      (specbitsmap         ) [ 0000000000000]
specbitsmap_ln0                      (specbitsmap         ) [ 0000000000000]
specbitsmap_ln0                      (specbitsmap         ) [ 0000000000000]
specbitsmap_ln0                      (specbitsmap         ) [ 0000000000000]
specbitsmap_ln0                      (specbitsmap         ) [ 0000000000000]
specbitsmap_ln0                      (specbitsmap         ) [ 0000000000000]
specbitsmap_ln0                      (specbitsmap         ) [ 0000000000000]
specinterface_ln0                    (specinterface       ) [ 0000000000000]
empty_78                             (specchannel         ) [ 0000000000000]
specinterface_ln0                    (specinterface       ) [ 0000000000000]
empty_79                             (specchannel         ) [ 0000000000000]
specinterface_ln0                    (specinterface       ) [ 0000000000000]
empty_80                             (specchannel         ) [ 0000000000000]
specinterface_ln0                    (specinterface       ) [ 0000000000000]
empty_81                             (specchannel         ) [ 0000000000000]
specinterface_ln0                    (specinterface       ) [ 0000000000000]
specstablecontent_ln241              (specstablecontent   ) [ 0000000000000]
specstablecontent_ln243              (specstablecontent   ) [ 0000000000000]
specstablecontent_ln245              (specstablecontent   ) [ 0000000000000]
specstablecontent_ln247              (specstablecontent   ) [ 0000000000000]
specstablecontent_ln250              (specstablecontent   ) [ 0000000000000]
specstablecontent_ln252              (specstablecontent   ) [ 0000000000000]
specstablecontent_ln254              (specstablecontent   ) [ 0000000000000]
specstablecontent_ln256              (specstablecontent   ) [ 0000000000000]
specstablecontent_ln259              (specstablecontent   ) [ 0000000000000]
specstablecontent_ln261              (specstablecontent   ) [ 0000000000000]
specstablecontent_ln263              (specstablecontent   ) [ 0000000000000]
specstablecontent_ln265              (specstablecontent   ) [ 0000000000000]
specstablecontent_ln267              (specstablecontent   ) [ 0000000000000]
specstablecontent_ln269              (specstablecontent   ) [ 0000000000000]
specstablecontent_ln271              (specstablecontent   ) [ 0000000000000]
specstablecontent_ln273              (specstablecontent   ) [ 0000000000000]
specstablecontent_ln275              (specstablecontent   ) [ 0000000000000]
specstablecontent_ln277              (specstablecontent   ) [ 0000000000000]
specstablecontent_ln279              (specstablecontent   ) [ 0000000000000]
specstablecontent_ln281              (specstablecontent   ) [ 0000000000000]
specstablecontent_ln283              (specstablecontent   ) [ 0000000000000]
specstablecontent_ln285              (specstablecontent   ) [ 0000000000000]
specstablecontent_ln288              (specstablecontent   ) [ 0000000000000]
specstablecontent_ln290              (specstablecontent   ) [ 0000000000000]
specstablecontent_ln292              (specstablecontent   ) [ 0000000000000]
specstablecontent_ln294              (specstablecontent   ) [ 0000000000000]
specstablecontent_ln296              (specstablecontent   ) [ 0000000000000]
specstablecontent_ln298              (specstablecontent   ) [ 0000000000000]
specstablecontent_ln300              (specstablecontent   ) [ 0000000000000]
specstablecontent_ln302              (specstablecontent   ) [ 0000000000000]
specstablecontent_ln304              (specstablecontent   ) [ 0000000000000]
specstablecontent_ln306              (specstablecontent   ) [ 0000000000000]
specstablecontent_ln308              (specstablecontent   ) [ 0000000000000]
specstablecontent_ln310              (specstablecontent   ) [ 0000000000000]
specstablecontent_ln312              (specstablecontent   ) [ 0000000000000]
specstablecontent_ln314              (specstablecontent   ) [ 0000000000000]
ret_ln458                            (ret                 ) [ 0000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="s_axis_video_V_data_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="s_axis_video_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="s_axis_video_V_keep_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="s_axis_video_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="s_axis_video_V_strb_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="s_axis_video_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="s_axis_video_V_user_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="s_axis_video_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="s_axis_video_V_last_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="s_axis_video_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="s_axis_video_V_id_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="s_axis_video_V_id_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="s_axis_video_V_dest_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="s_axis_video_V_dest_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="InVideoFormat">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="InVideoFormat"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="OutVideoFormat">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="OutVideoFormat"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="width">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="width"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="height">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="height"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="ColStart">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ColStart"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="ColEnd">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ColEnd"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="RowStart">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="RowStart"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="RowEnd">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="RowEnd"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="K11">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="K11"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="K12">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="K12"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="K13">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="K13"/></StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="K21">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="K21"/></StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="K22">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="K22"/></StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="K23">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="K23"/></StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="K31">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="K31"/></StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="K32">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="K32"/></StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="K33">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="K33"/></StgValue>
</bind>
</comp>

<comp id="48" class="1000" name="ROffset">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ROffset"/></StgValue>
</bind>
</comp>

<comp id="50" class="1000" name="GOffset">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="GOffset"/></StgValue>
</bind>
</comp>

<comp id="52" class="1000" name="BOffset">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="BOffset"/></StgValue>
</bind>
</comp>

<comp id="54" class="1000" name="ClampMin">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ClampMin"/></StgValue>
</bind>
</comp>

<comp id="56" class="1000" name="ClipMax">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ClipMax"/></StgValue>
</bind>
</comp>

<comp id="58" class="1000" name="K11_2">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="K11_2"/></StgValue>
</bind>
</comp>

<comp id="60" class="1000" name="K12_2">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="K12_2"/></StgValue>
</bind>
</comp>

<comp id="62" class="1000" name="K13_2">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="K13_2"/></StgValue>
</bind>
</comp>

<comp id="64" class="1000" name="K21_2">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="K21_2"/></StgValue>
</bind>
</comp>

<comp id="66" class="1000" name="K22_2">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="K22_2"/></StgValue>
</bind>
</comp>

<comp id="68" class="1000" name="K23_2">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="K23_2"/></StgValue>
</bind>
</comp>

<comp id="70" class="1000" name="K31_2">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="K31_2"/></StgValue>
</bind>
</comp>

<comp id="72" class="1000" name="K32_2">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="K32_2"/></StgValue>
</bind>
</comp>

<comp id="74" class="1000" name="K33_2">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="K33_2"/></StgValue>
</bind>
</comp>

<comp id="76" class="1000" name="ROffset_2">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ROffset_2"/></StgValue>
</bind>
</comp>

<comp id="78" class="1000" name="GOffset_2">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="GOffset_2"/></StgValue>
</bind>
</comp>

<comp id="80" class="1000" name="BOffset_2">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="BOffset_2"/></StgValue>
</bind>
</comp>

<comp id="82" class="1000" name="ClampMin_2">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ClampMin_2"/></StgValue>
</bind>
</comp>

<comp id="84" class="1000" name="ClipMax_2">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ClipMax_2"/></StgValue>
</bind>
</comp>

<comp id="86" class="1000" name="m_axis_video_V_data_V">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="m_axis_video_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="88" class="1000" name="m_axis_video_V_keep_V">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="m_axis_video_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="90" class="1000" name="m_axis_video_V_strb_V">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="m_axis_video_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="92" class="1000" name="m_axis_video_V_user_V">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="m_axis_video_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="94" class="1000" name="m_axis_video_V_last_V">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="m_axis_video_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="96" class="1000" name="m_axis_video_V_id_V">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="m_axis_video_V_id_V"/></StgValue>
</bind>
</comp>

<comp id="98" class="1000" name="m_axis_video_V_dest_V">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="m_axis_video_V_dest_V"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Block_entry3_proc"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="AXIvideo2MultiPixStream"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v_hcresampler_core"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v_csc_core"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v_hcresampler_core.1"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="MultiPixStream2AXIvideo"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecChannel"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="HwReg_OC_height_c21_str"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="HwReg_OC_height_c20_str"/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="HwReg_OC_height_c19_str"/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="HwReg_OC_height_c_str"/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="HwReg_OC_width_c17_str"/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="HwReg_OC_width_c16_str"/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="HwReg_OC_width_c15_str"/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="HwReg_OC_width_c_str"/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecDataflowPipeline"/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_22"/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_17"/></StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="158" class="1001" name="const_158">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_45"/></StgValue>
</bind>
</comp>

<comp id="160" class="1001" name="const_160">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="162" class="1001" name="const_162">
<pin_list>
<pin id="163" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_21"/></StgValue>
</bind>
</comp>

<comp id="164" class="1001" name="const_164">
<pin_list>
<pin id="165" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_29"/></StgValue>
</bind>
</comp>

<comp id="166" class="1001" name="const_166">
<pin_list>
<pin id="167" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_19"/></StgValue>
</bind>
</comp>

<comp id="168" class="1001" name="const_168">
<pin_list>
<pin id="169" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_18"/></StgValue>
</bind>
</comp>

<comp id="170" class="1001" name="const_170">
<pin_list>
<pin id="171" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_26"/></StgValue>
</bind>
</comp>

<comp id="172" class="1001" name="const_172">
<pin_list>
<pin id="173" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_51"/></StgValue>
</bind>
</comp>

<comp id="174" class="1001" name="const_174">
<pin_list>
<pin id="175" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_13"/></StgValue>
</bind>
</comp>

<comp id="176" class="1001" name="const_176">
<pin_list>
<pin id="177" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="178" class="1001" name="const_178">
<pin_list>
<pin id="179" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="180" class="1001" name="const_180">
<pin_list>
<pin id="181" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_24"/></StgValue>
</bind>
</comp>

<comp id="182" class="1001" name="const_182">
<pin_list>
<pin id="183" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="184" class="1001" name="const_184">
<pin_list>
<pin id="185" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_32"/></StgValue>
</bind>
</comp>

<comp id="186" class="1001" name="const_186">
<pin_list>
<pin id="187" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="188" class="1001" name="const_188">
<pin_list>
<pin id="189" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_11"/></StgValue>
</bind>
</comp>

<comp id="190" class="1001" name="const_190">
<pin_list>
<pin id="191" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="192" class="1001" name="const_192">
<pin_list>
<pin id="193" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_9"/></StgValue>
</bind>
</comp>

<comp id="194" class="1001" name="const_194">
<pin_list>
<pin id="195" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="196" class="1001" name="const_196">
<pin_list>
<pin id="197" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_16"/></StgValue>
</bind>
</comp>

<comp id="198" class="1001" name="const_198">
<pin_list>
<pin id="199" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_12"/></StgValue>
</bind>
</comp>

<comp id="200" class="1001" name="const_200">
<pin_list>
<pin id="201" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_15"/></StgValue>
</bind>
</comp>

<comp id="202" class="1001" name="const_202">
<pin_list>
<pin id="203" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_14"/></StgValue>
</bind>
</comp>

<comp id="204" class="1001" name="const_204">
<pin_list>
<pin id="205" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="206" class="1001" name="const_206">
<pin_list>
<pin id="207" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="208" class="1001" name="const_208">
<pin_list>
<pin id="209" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="210" class="1001" name="const_210">
<pin_list>
<pin id="211" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_33"/></StgValue>
</bind>
</comp>

<comp id="212" class="1001" name="const_212">
<pin_list>
<pin id="213" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_23"/></StgValue>
</bind>
</comp>

<comp id="214" class="1001" name="const_214">
<pin_list>
<pin id="215" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_31"/></StgValue>
</bind>
</comp>

<comp id="216" class="1001" name="const_216">
<pin_list>
<pin id="217" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_30"/></StgValue>
</bind>
</comp>

<comp id="218" class="1001" name="const_218">
<pin_list>
<pin id="219" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_20"/></StgValue>
</bind>
</comp>

<comp id="220" class="1001" name="const_220">
<pin_list>
<pin id="221" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_28"/></StgValue>
</bind>
</comp>

<comp id="222" class="1001" name="const_222">
<pin_list>
<pin id="223" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_27"/></StgValue>
</bind>
</comp>

<comp id="224" class="1001" name="const_224">
<pin_list>
<pin id="225" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_43"/></StgValue>
</bind>
</comp>

<comp id="226" class="1001" name="const_226">
<pin_list>
<pin id="227" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_34"/></StgValue>
</bind>
</comp>

<comp id="228" class="1001" name="const_228">
<pin_list>
<pin id="229" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_41"/></StgValue>
</bind>
</comp>

<comp id="230" class="1001" name="const_230">
<pin_list>
<pin id="231" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_40"/></StgValue>
</bind>
</comp>

<comp id="232" class="1001" name="const_232">
<pin_list>
<pin id="233" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_48"/></StgValue>
</bind>
</comp>

<comp id="234" class="1001" name="const_234">
<pin_list>
<pin id="235" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_52"/></StgValue>
</bind>
</comp>

<comp id="236" class="1001" name="const_236">
<pin_list>
<pin id="237" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_37"/></StgValue>
</bind>
</comp>

<comp id="238" class="1001" name="const_238">
<pin_list>
<pin id="239" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="240" class="1001" name="const_240">
<pin_list>
<pin id="241" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="stream_in_str"/></StgValue>
</bind>
</comp>

<comp id="242" class="1001" name="const_242">
<pin_list>
<pin id="243" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_35"/></StgValue>
</bind>
</comp>

<comp id="244" class="1001" name="const_244">
<pin_list>
<pin id="245" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="stream_in_hresampled_str"/></StgValue>
</bind>
</comp>

<comp id="246" class="1001" name="const_246">
<pin_list>
<pin id="247" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="stream_out_hresampled_str"/></StgValue>
</bind>
</comp>

<comp id="248" class="1001" name="const_248">
<pin_list>
<pin id="249" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="stream_csc_str"/></StgValue>
</bind>
</comp>

<comp id="250" class="1001" name="const_250">
<pin_list>
<pin id="251" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecStableContent"/></StgValue>
</bind>
</comp>

<comp id="252" class="1001" name="const_252">
<pin_list>
<pin id="253" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="254" class="1004" name="HwReg_height_c21_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="1" slack="0"/>
<pin id="256" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="HwReg_height_c21/1 "/>
</bind>
</comp>

<comp id="258" class="1004" name="HwReg_height_c20_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="1" slack="0"/>
<pin id="260" dir="1" index="1" bw="11" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="HwReg_height_c20/1 "/>
</bind>
</comp>

<comp id="262" class="1004" name="HwReg_height_c19_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="1" slack="0"/>
<pin id="264" dir="1" index="1" bw="11" slack="5"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="HwReg_height_c19/1 "/>
</bind>
</comp>

<comp id="266" class="1004" name="HwReg_height_c_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="1" slack="0"/>
<pin id="268" dir="1" index="1" bw="11" slack="7"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="HwReg_height_c/1 "/>
</bind>
</comp>

<comp id="270" class="1004" name="HwReg_width_c17_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="1" slack="0"/>
<pin id="272" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="HwReg_width_c17/1 "/>
</bind>
</comp>

<comp id="274" class="1004" name="HwReg_width_c16_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="1" slack="0"/>
<pin id="276" dir="1" index="1" bw="11" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="HwReg_width_c16/1 "/>
</bind>
</comp>

<comp id="278" class="1004" name="HwReg_width_c15_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="1" slack="0"/>
<pin id="280" dir="1" index="1" bw="11" slack="5"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="HwReg_width_c15/1 "/>
</bind>
</comp>

<comp id="282" class="1004" name="HwReg_width_c_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="1" slack="0"/>
<pin id="284" dir="1" index="1" bw="11" slack="7"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="HwReg_width_c/1 "/>
</bind>
</comp>

<comp id="286" class="1004" name="stream_in_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="1" slack="0"/>
<pin id="288" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="stream_in/1 "/>
</bind>
</comp>

<comp id="290" class="1004" name="stream_in_hresampled_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="1" slack="0"/>
<pin id="292" dir="1" index="1" bw="24" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="stream_in_hresampled/1 "/>
</bind>
</comp>

<comp id="294" class="1004" name="stream_out_hresampled_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="1" slack="0"/>
<pin id="296" dir="1" index="1" bw="24" slack="7"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="stream_out_hresampled/1 "/>
</bind>
</comp>

<comp id="298" class="1004" name="stream_csc_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="1" slack="0"/>
<pin id="300" dir="1" index="1" bw="24" slack="5"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="stream_csc/1 "/>
</bind>
</comp>

<comp id="302" class="1004" name="call_ret_Block_entry3_proc_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="484" slack="0"/>
<pin id="304" dir="0" index="1" bw="8" slack="0"/>
<pin id="305" dir="0" index="2" bw="8" slack="0"/>
<pin id="306" dir="0" index="3" bw="16" slack="0"/>
<pin id="307" dir="0" index="4" bw="16" slack="0"/>
<pin id="308" dir="0" index="5" bw="16" slack="0"/>
<pin id="309" dir="0" index="6" bw="16" slack="0"/>
<pin id="310" dir="0" index="7" bw="16" slack="0"/>
<pin id="311" dir="0" index="8" bw="16" slack="0"/>
<pin id="312" dir="0" index="9" bw="16" slack="0"/>
<pin id="313" dir="0" index="10" bw="16" slack="0"/>
<pin id="314" dir="0" index="11" bw="16" slack="0"/>
<pin id="315" dir="0" index="12" bw="16" slack="0"/>
<pin id="316" dir="0" index="13" bw="16" slack="0"/>
<pin id="317" dir="0" index="14" bw="16" slack="0"/>
<pin id="318" dir="0" index="15" bw="16" slack="0"/>
<pin id="319" dir="0" index="16" bw="16" slack="0"/>
<pin id="320" dir="0" index="17" bw="16" slack="0"/>
<pin id="321" dir="0" index="18" bw="10" slack="0"/>
<pin id="322" dir="0" index="19" bw="10" slack="0"/>
<pin id="323" dir="0" index="20" bw="10" slack="0"/>
<pin id="324" dir="0" index="21" bw="8" slack="0"/>
<pin id="325" dir="0" index="22" bw="8" slack="0"/>
<pin id="326" dir="0" index="23" bw="16" slack="0"/>
<pin id="327" dir="0" index="24" bw="16" slack="0"/>
<pin id="328" dir="0" index="25" bw="16" slack="0"/>
<pin id="329" dir="0" index="26" bw="16" slack="0"/>
<pin id="330" dir="0" index="27" bw="16" slack="0"/>
<pin id="331" dir="0" index="28" bw="16" slack="0"/>
<pin id="332" dir="0" index="29" bw="16" slack="0"/>
<pin id="333" dir="0" index="30" bw="16" slack="0"/>
<pin id="334" dir="0" index="31" bw="16" slack="0"/>
<pin id="335" dir="0" index="32" bw="10" slack="0"/>
<pin id="336" dir="0" index="33" bw="10" slack="0"/>
<pin id="337" dir="0" index="34" bw="10" slack="0"/>
<pin id="338" dir="0" index="35" bw="8" slack="0"/>
<pin id="339" dir="0" index="36" bw="8" slack="0"/>
<pin id="340" dir="1" index="37" bw="484" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ret/1 "/>
</bind>
</comp>

<comp id="378" class="1004" name="grp_AXIvideo2MultiPixStream_fu_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="0" slack="0"/>
<pin id="380" dir="0" index="1" bw="24" slack="0"/>
<pin id="381" dir="0" index="2" bw="3" slack="0"/>
<pin id="382" dir="0" index="3" bw="3" slack="0"/>
<pin id="383" dir="0" index="4" bw="1" slack="0"/>
<pin id="384" dir="0" index="5" bw="1" slack="0"/>
<pin id="385" dir="0" index="6" bw="1" slack="0"/>
<pin id="386" dir="0" index="7" bw="1" slack="0"/>
<pin id="387" dir="0" index="8" bw="24" slack="1"/>
<pin id="388" dir="0" index="9" bw="11" slack="1"/>
<pin id="389" dir="0" index="10" bw="11" slack="1"/>
<pin id="390" dir="0" index="11" bw="8" slack="1"/>
<pin id="391" dir="0" index="12" bw="11" slack="1"/>
<pin id="392" dir="0" index="13" bw="11" slack="1"/>
<pin id="393" dir="1" index="14" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln401/2 "/>
</bind>
</comp>

<comp id="402" class="1004" name="grp_v_hcresampler_core_fu_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="0" slack="0"/>
<pin id="404" dir="0" index="1" bw="24" slack="3"/>
<pin id="405" dir="0" index="2" bw="11" slack="3"/>
<pin id="406" dir="0" index="3" bw="11" slack="3"/>
<pin id="407" dir="0" index="4" bw="1" slack="3"/>
<pin id="408" dir="0" index="5" bw="24" slack="3"/>
<pin id="409" dir="0" index="6" bw="11" slack="3"/>
<pin id="410" dir="0" index="7" bw="11" slack="3"/>
<pin id="411" dir="1" index="8" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln415/4 "/>
</bind>
</comp>

<comp id="413" class="1004" name="grp_v_csc_core_fu_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="0" slack="0"/>
<pin id="415" dir="0" index="1" bw="24" slack="5"/>
<pin id="416" dir="0" index="2" bw="11" slack="5"/>
<pin id="417" dir="0" index="3" bw="11" slack="5"/>
<pin id="418" dir="0" index="4" bw="16" slack="5"/>
<pin id="419" dir="0" index="5" bw="16" slack="5"/>
<pin id="420" dir="0" index="6" bw="16" slack="5"/>
<pin id="421" dir="0" index="7" bw="16" slack="5"/>
<pin id="422" dir="0" index="8" bw="16" slack="5"/>
<pin id="423" dir="0" index="9" bw="16" slack="5"/>
<pin id="424" dir="0" index="10" bw="16" slack="5"/>
<pin id="425" dir="0" index="11" bw="16" slack="5"/>
<pin id="426" dir="0" index="12" bw="16" slack="5"/>
<pin id="427" dir="0" index="13" bw="16" slack="5"/>
<pin id="428" dir="0" index="14" bw="16" slack="5"/>
<pin id="429" dir="0" index="15" bw="16" slack="5"/>
<pin id="430" dir="0" index="16" bw="16" slack="5"/>
<pin id="431" dir="0" index="17" bw="10" slack="5"/>
<pin id="432" dir="0" index="18" bw="10" slack="5"/>
<pin id="433" dir="0" index="19" bw="10" slack="5"/>
<pin id="434" dir="0" index="20" bw="8" slack="5"/>
<pin id="435" dir="0" index="21" bw="8" slack="5"/>
<pin id="436" dir="0" index="22" bw="16" slack="5"/>
<pin id="437" dir="0" index="23" bw="16" slack="5"/>
<pin id="438" dir="0" index="24" bw="16" slack="5"/>
<pin id="439" dir="0" index="25" bw="16" slack="5"/>
<pin id="440" dir="0" index="26" bw="16" slack="5"/>
<pin id="441" dir="0" index="27" bw="16" slack="5"/>
<pin id="442" dir="0" index="28" bw="16" slack="5"/>
<pin id="443" dir="0" index="29" bw="16" slack="5"/>
<pin id="444" dir="0" index="30" bw="16" slack="5"/>
<pin id="445" dir="0" index="31" bw="10" slack="5"/>
<pin id="446" dir="0" index="32" bw="10" slack="5"/>
<pin id="447" dir="0" index="33" bw="10" slack="5"/>
<pin id="448" dir="0" index="34" bw="8" slack="5"/>
<pin id="449" dir="0" index="35" bw="8" slack="5"/>
<pin id="450" dir="0" index="36" bw="24" slack="5"/>
<pin id="451" dir="0" index="37" bw="11" slack="5"/>
<pin id="452" dir="0" index="38" bw="11" slack="5"/>
<pin id="453" dir="1" index="39" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln423/6 "/>
</bind>
</comp>

<comp id="455" class="1004" name="grp_v_hcresampler_core_1_fu_455">
<pin_list>
<pin id="456" dir="0" index="0" bw="0" slack="0"/>
<pin id="457" dir="0" index="1" bw="24" slack="7"/>
<pin id="458" dir="0" index="2" bw="11" slack="7"/>
<pin id="459" dir="0" index="3" bw="11" slack="7"/>
<pin id="460" dir="0" index="4" bw="1" slack="7"/>
<pin id="461" dir="0" index="5" bw="24" slack="7"/>
<pin id="462" dir="0" index="6" bw="11" slack="7"/>
<pin id="463" dir="0" index="7" bw="11" slack="7"/>
<pin id="464" dir="1" index="8" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln438/8 "/>
</bind>
</comp>

<comp id="466" class="1004" name="grp_MultiPixStream2AXIvideo_fu_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="0" slack="0"/>
<pin id="468" dir="0" index="1" bw="24" slack="9"/>
<pin id="469" dir="0" index="2" bw="24" slack="0"/>
<pin id="470" dir="0" index="3" bw="3" slack="0"/>
<pin id="471" dir="0" index="4" bw="3" slack="0"/>
<pin id="472" dir="0" index="5" bw="1" slack="0"/>
<pin id="473" dir="0" index="6" bw="1" slack="0"/>
<pin id="474" dir="0" index="7" bw="1" slack="0"/>
<pin id="475" dir="0" index="8" bw="1" slack="0"/>
<pin id="476" dir="0" index="9" bw="11" slack="9"/>
<pin id="477" dir="0" index="10" bw="11" slack="9"/>
<pin id="478" dir="0" index="11" bw="8" slack="9"/>
<pin id="479" dir="1" index="12" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln455/10 "/>
</bind>
</comp>

<comp id="488" class="1004" name="HwReg_InVideoFormat_channel_fu_488">
<pin_list>
<pin id="489" dir="0" index="0" bw="484" slack="0"/>
<pin id="490" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="HwReg_InVideoFormat_channel/1 "/>
</bind>
</comp>

<comp id="492" class="1004" name="HwReg_OutVideoFormat_channel_fu_492">
<pin_list>
<pin id="493" dir="0" index="0" bw="484" slack="0"/>
<pin id="494" dir="1" index="1" bw="8" slack="9"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="HwReg_OutVideoFormat_channel/1 "/>
</bind>
</comp>

<comp id="496" class="1004" name="HwReg_ColStart_channel_fu_496">
<pin_list>
<pin id="497" dir="0" index="0" bw="484" slack="0"/>
<pin id="498" dir="1" index="1" bw="16" slack="5"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="HwReg_ColStart_channel/1 "/>
</bind>
</comp>

<comp id="500" class="1004" name="HwReg_ColEnd_channel_fu_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="484" slack="0"/>
<pin id="502" dir="1" index="1" bw="16" slack="5"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="HwReg_ColEnd_channel/1 "/>
</bind>
</comp>

<comp id="504" class="1004" name="HwReg_RowStart_channel_fu_504">
<pin_list>
<pin id="505" dir="0" index="0" bw="484" slack="0"/>
<pin id="506" dir="1" index="1" bw="16" slack="5"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="HwReg_RowStart_channel/1 "/>
</bind>
</comp>

<comp id="508" class="1004" name="HwReg_RowEnd_channel_fu_508">
<pin_list>
<pin id="509" dir="0" index="0" bw="484" slack="0"/>
<pin id="510" dir="1" index="1" bw="16" slack="5"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="HwReg_RowEnd_channel/1 "/>
</bind>
</comp>

<comp id="512" class="1004" name="HwReg_K11_channel_fu_512">
<pin_list>
<pin id="513" dir="0" index="0" bw="484" slack="0"/>
<pin id="514" dir="1" index="1" bw="16" slack="5"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="HwReg_K11_channel/1 "/>
</bind>
</comp>

<comp id="516" class="1004" name="HwReg_K12_channel_fu_516">
<pin_list>
<pin id="517" dir="0" index="0" bw="484" slack="0"/>
<pin id="518" dir="1" index="1" bw="16" slack="5"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="HwReg_K12_channel/1 "/>
</bind>
</comp>

<comp id="520" class="1004" name="HwReg_K13_channel_fu_520">
<pin_list>
<pin id="521" dir="0" index="0" bw="484" slack="0"/>
<pin id="522" dir="1" index="1" bw="16" slack="5"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="HwReg_K13_channel/1 "/>
</bind>
</comp>

<comp id="524" class="1004" name="HwReg_K21_channel_fu_524">
<pin_list>
<pin id="525" dir="0" index="0" bw="484" slack="0"/>
<pin id="526" dir="1" index="1" bw="16" slack="5"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="HwReg_K21_channel/1 "/>
</bind>
</comp>

<comp id="528" class="1004" name="HwReg_K22_channel_fu_528">
<pin_list>
<pin id="529" dir="0" index="0" bw="484" slack="0"/>
<pin id="530" dir="1" index="1" bw="16" slack="5"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="HwReg_K22_channel/1 "/>
</bind>
</comp>

<comp id="532" class="1004" name="HwReg_K23_channel_fu_532">
<pin_list>
<pin id="533" dir="0" index="0" bw="484" slack="0"/>
<pin id="534" dir="1" index="1" bw="16" slack="5"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="HwReg_K23_channel/1 "/>
</bind>
</comp>

<comp id="536" class="1004" name="HwReg_K31_channel_fu_536">
<pin_list>
<pin id="537" dir="0" index="0" bw="484" slack="0"/>
<pin id="538" dir="1" index="1" bw="16" slack="5"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="HwReg_K31_channel/1 "/>
</bind>
</comp>

<comp id="540" class="1004" name="HwReg_K32_channel_fu_540">
<pin_list>
<pin id="541" dir="0" index="0" bw="484" slack="0"/>
<pin id="542" dir="1" index="1" bw="16" slack="5"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="HwReg_K32_channel/1 "/>
</bind>
</comp>

<comp id="544" class="1004" name="HwReg_K33_channel_fu_544">
<pin_list>
<pin id="545" dir="0" index="0" bw="484" slack="0"/>
<pin id="546" dir="1" index="1" bw="16" slack="5"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="HwReg_K33_channel/1 "/>
</bind>
</comp>

<comp id="548" class="1004" name="HwReg_ROffset_V_channel_fu_548">
<pin_list>
<pin id="549" dir="0" index="0" bw="484" slack="0"/>
<pin id="550" dir="1" index="1" bw="10" slack="5"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="HwReg_ROffset_V_channel/1 "/>
</bind>
</comp>

<comp id="552" class="1004" name="HwReg_GOffset_V_channel_fu_552">
<pin_list>
<pin id="553" dir="0" index="0" bw="484" slack="0"/>
<pin id="554" dir="1" index="1" bw="10" slack="5"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="HwReg_GOffset_V_channel/1 "/>
</bind>
</comp>

<comp id="556" class="1004" name="HwReg_BOffset_V_channel_fu_556">
<pin_list>
<pin id="557" dir="0" index="0" bw="484" slack="0"/>
<pin id="558" dir="1" index="1" bw="10" slack="5"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="HwReg_BOffset_V_channel/1 "/>
</bind>
</comp>

<comp id="560" class="1004" name="HwReg_ClampMin_V_channel_fu_560">
<pin_list>
<pin id="561" dir="0" index="0" bw="484" slack="0"/>
<pin id="562" dir="1" index="1" bw="8" slack="5"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="HwReg_ClampMin_V_channel/1 "/>
</bind>
</comp>

<comp id="564" class="1004" name="HwReg_ClipMax_V_channel_fu_564">
<pin_list>
<pin id="565" dir="0" index="0" bw="484" slack="0"/>
<pin id="566" dir="1" index="1" bw="8" slack="5"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="HwReg_ClipMax_V_channel/1 "/>
</bind>
</comp>

<comp id="568" class="1004" name="HwReg_K11_2_channel_fu_568">
<pin_list>
<pin id="569" dir="0" index="0" bw="484" slack="0"/>
<pin id="570" dir="1" index="1" bw="16" slack="5"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="HwReg_K11_2_channel/1 "/>
</bind>
</comp>

<comp id="572" class="1004" name="HwReg_K12_2_channel_fu_572">
<pin_list>
<pin id="573" dir="0" index="0" bw="484" slack="0"/>
<pin id="574" dir="1" index="1" bw="16" slack="5"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="HwReg_K12_2_channel/1 "/>
</bind>
</comp>

<comp id="576" class="1004" name="HwReg_K13_2_channel_fu_576">
<pin_list>
<pin id="577" dir="0" index="0" bw="484" slack="0"/>
<pin id="578" dir="1" index="1" bw="16" slack="5"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="HwReg_K13_2_channel/1 "/>
</bind>
</comp>

<comp id="580" class="1004" name="HwReg_K21_2_channel_fu_580">
<pin_list>
<pin id="581" dir="0" index="0" bw="484" slack="0"/>
<pin id="582" dir="1" index="1" bw="16" slack="5"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="HwReg_K21_2_channel/1 "/>
</bind>
</comp>

<comp id="584" class="1004" name="HwReg_K22_2_channel_fu_584">
<pin_list>
<pin id="585" dir="0" index="0" bw="484" slack="0"/>
<pin id="586" dir="1" index="1" bw="16" slack="5"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="HwReg_K22_2_channel/1 "/>
</bind>
</comp>

<comp id="588" class="1004" name="HwReg_K23_2_channel_fu_588">
<pin_list>
<pin id="589" dir="0" index="0" bw="484" slack="0"/>
<pin id="590" dir="1" index="1" bw="16" slack="5"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="HwReg_K23_2_channel/1 "/>
</bind>
</comp>

<comp id="592" class="1004" name="HwReg_K31_2_channel_fu_592">
<pin_list>
<pin id="593" dir="0" index="0" bw="484" slack="0"/>
<pin id="594" dir="1" index="1" bw="16" slack="5"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="HwReg_K31_2_channel/1 "/>
</bind>
</comp>

<comp id="596" class="1004" name="HwReg_K32_2_channel_fu_596">
<pin_list>
<pin id="597" dir="0" index="0" bw="484" slack="0"/>
<pin id="598" dir="1" index="1" bw="16" slack="5"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="HwReg_K32_2_channel/1 "/>
</bind>
</comp>

<comp id="600" class="1004" name="HwReg_K33_2_channel_fu_600">
<pin_list>
<pin id="601" dir="0" index="0" bw="484" slack="0"/>
<pin id="602" dir="1" index="1" bw="16" slack="5"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="HwReg_K33_2_channel/1 "/>
</bind>
</comp>

<comp id="604" class="1004" name="HwReg_ROffset_2_V_channel_fu_604">
<pin_list>
<pin id="605" dir="0" index="0" bw="484" slack="0"/>
<pin id="606" dir="1" index="1" bw="10" slack="5"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="HwReg_ROffset_2_V_channel/1 "/>
</bind>
</comp>

<comp id="608" class="1004" name="HwReg_GOffset_2_V_channel_fu_608">
<pin_list>
<pin id="609" dir="0" index="0" bw="484" slack="0"/>
<pin id="610" dir="1" index="1" bw="10" slack="5"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="HwReg_GOffset_2_V_channel/1 "/>
</bind>
</comp>

<comp id="612" class="1004" name="HwReg_BOffset_2_V_channel_fu_612">
<pin_list>
<pin id="613" dir="0" index="0" bw="484" slack="0"/>
<pin id="614" dir="1" index="1" bw="10" slack="5"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="HwReg_BOffset_2_V_channel/1 "/>
</bind>
</comp>

<comp id="616" class="1004" name="HwReg_ClampMin_2_V_channel_fu_616">
<pin_list>
<pin id="617" dir="0" index="0" bw="484" slack="0"/>
<pin id="618" dir="1" index="1" bw="8" slack="5"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="HwReg_ClampMin_2_V_channel/1 "/>
</bind>
</comp>

<comp id="620" class="1004" name="HwReg_ClipMax_2_V_channel_fu_620">
<pin_list>
<pin id="621" dir="0" index="0" bw="484" slack="0"/>
<pin id="622" dir="1" index="1" bw="8" slack="5"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="HwReg_ClipMax_2_V_channel/1 "/>
</bind>
</comp>

<comp id="624" class="1004" name="bPassThru_422_or_420_In_loc_channel_fu_624">
<pin_list>
<pin id="625" dir="0" index="0" bw="484" slack="0"/>
<pin id="626" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="bPassThru_422_or_420_In_loc_channel/1 "/>
</bind>
</comp>

<comp id="628" class="1004" name="bPassThru_422_or_420_Out_loc_channel_fu_628">
<pin_list>
<pin id="629" dir="0" index="0" bw="484" slack="0"/>
<pin id="630" dir="1" index="1" bw="1" slack="7"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="bPassThru_422_or_420_Out_loc_channel/1 "/>
</bind>
</comp>

<comp id="632" class="1004" name="HwReg_width_c18_channel_fu_632">
<pin_list>
<pin id="633" dir="0" index="0" bw="484" slack="0"/>
<pin id="634" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="HwReg_width_c18_channel/1 "/>
</bind>
</comp>

<comp id="636" class="1004" name="HwReg_height_c22_channel_fu_636">
<pin_list>
<pin id="637" dir="0" index="0" bw="484" slack="0"/>
<pin id="638" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="HwReg_height_c22_channel/1 "/>
</bind>
</comp>

<comp id="640" class="1005" name="HwReg_height_c21_reg_640">
<pin_list>
<pin id="641" dir="0" index="0" bw="11" slack="1"/>
<pin id="642" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="HwReg_height_c21 "/>
</bind>
</comp>

<comp id="646" class="1005" name="HwReg_height_c20_reg_646">
<pin_list>
<pin id="647" dir="0" index="0" bw="11" slack="3"/>
<pin id="648" dir="1" index="1" bw="11" slack="3"/>
</pin_list>
<bind>
<opset="HwReg_height_c20 "/>
</bind>
</comp>

<comp id="652" class="1005" name="HwReg_height_c19_reg_652">
<pin_list>
<pin id="653" dir="0" index="0" bw="11" slack="5"/>
<pin id="654" dir="1" index="1" bw="11" slack="5"/>
</pin_list>
<bind>
<opset="HwReg_height_c19 "/>
</bind>
</comp>

<comp id="658" class="1005" name="HwReg_height_c_reg_658">
<pin_list>
<pin id="659" dir="0" index="0" bw="11" slack="7"/>
<pin id="660" dir="1" index="1" bw="11" slack="7"/>
</pin_list>
<bind>
<opset="HwReg_height_c "/>
</bind>
</comp>

<comp id="664" class="1005" name="HwReg_width_c17_reg_664">
<pin_list>
<pin id="665" dir="0" index="0" bw="11" slack="1"/>
<pin id="666" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="HwReg_width_c17 "/>
</bind>
</comp>

<comp id="670" class="1005" name="HwReg_width_c16_reg_670">
<pin_list>
<pin id="671" dir="0" index="0" bw="11" slack="3"/>
<pin id="672" dir="1" index="1" bw="11" slack="3"/>
</pin_list>
<bind>
<opset="HwReg_width_c16 "/>
</bind>
</comp>

<comp id="676" class="1005" name="HwReg_width_c15_reg_676">
<pin_list>
<pin id="677" dir="0" index="0" bw="11" slack="5"/>
<pin id="678" dir="1" index="1" bw="11" slack="5"/>
</pin_list>
<bind>
<opset="HwReg_width_c15 "/>
</bind>
</comp>

<comp id="682" class="1005" name="HwReg_width_c_reg_682">
<pin_list>
<pin id="683" dir="0" index="0" bw="11" slack="7"/>
<pin id="684" dir="1" index="1" bw="11" slack="7"/>
</pin_list>
<bind>
<opset="HwReg_width_c "/>
</bind>
</comp>

<comp id="688" class="1005" name="stream_in_reg_688">
<pin_list>
<pin id="689" dir="0" index="0" bw="24" slack="1"/>
<pin id="690" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="stream_in "/>
</bind>
</comp>

<comp id="694" class="1005" name="stream_in_hresampled_reg_694">
<pin_list>
<pin id="695" dir="0" index="0" bw="24" slack="3"/>
<pin id="696" dir="1" index="1" bw="24" slack="3"/>
</pin_list>
<bind>
<opset="stream_in_hresampled "/>
</bind>
</comp>

<comp id="700" class="1005" name="stream_out_hresampled_reg_700">
<pin_list>
<pin id="701" dir="0" index="0" bw="24" slack="7"/>
<pin id="702" dir="1" index="1" bw="24" slack="7"/>
</pin_list>
<bind>
<opset="stream_out_hresampled "/>
</bind>
</comp>

<comp id="706" class="1005" name="stream_csc_reg_706">
<pin_list>
<pin id="707" dir="0" index="0" bw="24" slack="5"/>
<pin id="708" dir="1" index="1" bw="24" slack="5"/>
</pin_list>
<bind>
<opset="stream_csc "/>
</bind>
</comp>

<comp id="712" class="1005" name="HwReg_InVideoFormat_channel_reg_712">
<pin_list>
<pin id="713" dir="0" index="0" bw="8" slack="1"/>
<pin id="714" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="HwReg_InVideoFormat_channel "/>
</bind>
</comp>

<comp id="717" class="1005" name="HwReg_OutVideoFormat_channel_reg_717">
<pin_list>
<pin id="718" dir="0" index="0" bw="8" slack="9"/>
<pin id="719" dir="1" index="1" bw="8" slack="9"/>
</pin_list>
<bind>
<opset="HwReg_OutVideoFormat_channel "/>
</bind>
</comp>

<comp id="722" class="1005" name="HwReg_ColStart_channel_reg_722">
<pin_list>
<pin id="723" dir="0" index="0" bw="16" slack="5"/>
<pin id="724" dir="1" index="1" bw="16" slack="5"/>
</pin_list>
<bind>
<opset="HwReg_ColStart_channel "/>
</bind>
</comp>

<comp id="727" class="1005" name="HwReg_ColEnd_channel_reg_727">
<pin_list>
<pin id="728" dir="0" index="0" bw="16" slack="5"/>
<pin id="729" dir="1" index="1" bw="16" slack="5"/>
</pin_list>
<bind>
<opset="HwReg_ColEnd_channel "/>
</bind>
</comp>

<comp id="732" class="1005" name="HwReg_RowStart_channel_reg_732">
<pin_list>
<pin id="733" dir="0" index="0" bw="16" slack="5"/>
<pin id="734" dir="1" index="1" bw="16" slack="5"/>
</pin_list>
<bind>
<opset="HwReg_RowStart_channel "/>
</bind>
</comp>

<comp id="737" class="1005" name="HwReg_RowEnd_channel_reg_737">
<pin_list>
<pin id="738" dir="0" index="0" bw="16" slack="5"/>
<pin id="739" dir="1" index="1" bw="16" slack="5"/>
</pin_list>
<bind>
<opset="HwReg_RowEnd_channel "/>
</bind>
</comp>

<comp id="742" class="1005" name="HwReg_K11_channel_reg_742">
<pin_list>
<pin id="743" dir="0" index="0" bw="16" slack="5"/>
<pin id="744" dir="1" index="1" bw="16" slack="5"/>
</pin_list>
<bind>
<opset="HwReg_K11_channel "/>
</bind>
</comp>

<comp id="747" class="1005" name="HwReg_K12_channel_reg_747">
<pin_list>
<pin id="748" dir="0" index="0" bw="16" slack="5"/>
<pin id="749" dir="1" index="1" bw="16" slack="5"/>
</pin_list>
<bind>
<opset="HwReg_K12_channel "/>
</bind>
</comp>

<comp id="752" class="1005" name="HwReg_K13_channel_reg_752">
<pin_list>
<pin id="753" dir="0" index="0" bw="16" slack="5"/>
<pin id="754" dir="1" index="1" bw="16" slack="5"/>
</pin_list>
<bind>
<opset="HwReg_K13_channel "/>
</bind>
</comp>

<comp id="757" class="1005" name="HwReg_K21_channel_reg_757">
<pin_list>
<pin id="758" dir="0" index="0" bw="16" slack="5"/>
<pin id="759" dir="1" index="1" bw="16" slack="5"/>
</pin_list>
<bind>
<opset="HwReg_K21_channel "/>
</bind>
</comp>

<comp id="762" class="1005" name="HwReg_K22_channel_reg_762">
<pin_list>
<pin id="763" dir="0" index="0" bw="16" slack="5"/>
<pin id="764" dir="1" index="1" bw="16" slack="5"/>
</pin_list>
<bind>
<opset="HwReg_K22_channel "/>
</bind>
</comp>

<comp id="767" class="1005" name="HwReg_K23_channel_reg_767">
<pin_list>
<pin id="768" dir="0" index="0" bw="16" slack="5"/>
<pin id="769" dir="1" index="1" bw="16" slack="5"/>
</pin_list>
<bind>
<opset="HwReg_K23_channel "/>
</bind>
</comp>

<comp id="772" class="1005" name="HwReg_K31_channel_reg_772">
<pin_list>
<pin id="773" dir="0" index="0" bw="16" slack="5"/>
<pin id="774" dir="1" index="1" bw="16" slack="5"/>
</pin_list>
<bind>
<opset="HwReg_K31_channel "/>
</bind>
</comp>

<comp id="777" class="1005" name="HwReg_K32_channel_reg_777">
<pin_list>
<pin id="778" dir="0" index="0" bw="16" slack="5"/>
<pin id="779" dir="1" index="1" bw="16" slack="5"/>
</pin_list>
<bind>
<opset="HwReg_K32_channel "/>
</bind>
</comp>

<comp id="782" class="1005" name="HwReg_K33_channel_reg_782">
<pin_list>
<pin id="783" dir="0" index="0" bw="16" slack="5"/>
<pin id="784" dir="1" index="1" bw="16" slack="5"/>
</pin_list>
<bind>
<opset="HwReg_K33_channel "/>
</bind>
</comp>

<comp id="787" class="1005" name="HwReg_ROffset_V_channel_reg_787">
<pin_list>
<pin id="788" dir="0" index="0" bw="10" slack="5"/>
<pin id="789" dir="1" index="1" bw="10" slack="5"/>
</pin_list>
<bind>
<opset="HwReg_ROffset_V_channel "/>
</bind>
</comp>

<comp id="792" class="1005" name="HwReg_GOffset_V_channel_reg_792">
<pin_list>
<pin id="793" dir="0" index="0" bw="10" slack="5"/>
<pin id="794" dir="1" index="1" bw="10" slack="5"/>
</pin_list>
<bind>
<opset="HwReg_GOffset_V_channel "/>
</bind>
</comp>

<comp id="797" class="1005" name="HwReg_BOffset_V_channel_reg_797">
<pin_list>
<pin id="798" dir="0" index="0" bw="10" slack="5"/>
<pin id="799" dir="1" index="1" bw="10" slack="5"/>
</pin_list>
<bind>
<opset="HwReg_BOffset_V_channel "/>
</bind>
</comp>

<comp id="802" class="1005" name="HwReg_ClampMin_V_channel_reg_802">
<pin_list>
<pin id="803" dir="0" index="0" bw="8" slack="5"/>
<pin id="804" dir="1" index="1" bw="8" slack="5"/>
</pin_list>
<bind>
<opset="HwReg_ClampMin_V_channel "/>
</bind>
</comp>

<comp id="807" class="1005" name="HwReg_ClipMax_V_channel_reg_807">
<pin_list>
<pin id="808" dir="0" index="0" bw="8" slack="5"/>
<pin id="809" dir="1" index="1" bw="8" slack="5"/>
</pin_list>
<bind>
<opset="HwReg_ClipMax_V_channel "/>
</bind>
</comp>

<comp id="812" class="1005" name="HwReg_K11_2_channel_reg_812">
<pin_list>
<pin id="813" dir="0" index="0" bw="16" slack="5"/>
<pin id="814" dir="1" index="1" bw="16" slack="5"/>
</pin_list>
<bind>
<opset="HwReg_K11_2_channel "/>
</bind>
</comp>

<comp id="817" class="1005" name="HwReg_K12_2_channel_reg_817">
<pin_list>
<pin id="818" dir="0" index="0" bw="16" slack="5"/>
<pin id="819" dir="1" index="1" bw="16" slack="5"/>
</pin_list>
<bind>
<opset="HwReg_K12_2_channel "/>
</bind>
</comp>

<comp id="822" class="1005" name="HwReg_K13_2_channel_reg_822">
<pin_list>
<pin id="823" dir="0" index="0" bw="16" slack="5"/>
<pin id="824" dir="1" index="1" bw="16" slack="5"/>
</pin_list>
<bind>
<opset="HwReg_K13_2_channel "/>
</bind>
</comp>

<comp id="827" class="1005" name="HwReg_K21_2_channel_reg_827">
<pin_list>
<pin id="828" dir="0" index="0" bw="16" slack="5"/>
<pin id="829" dir="1" index="1" bw="16" slack="5"/>
</pin_list>
<bind>
<opset="HwReg_K21_2_channel "/>
</bind>
</comp>

<comp id="832" class="1005" name="HwReg_K22_2_channel_reg_832">
<pin_list>
<pin id="833" dir="0" index="0" bw="16" slack="5"/>
<pin id="834" dir="1" index="1" bw="16" slack="5"/>
</pin_list>
<bind>
<opset="HwReg_K22_2_channel "/>
</bind>
</comp>

<comp id="837" class="1005" name="HwReg_K23_2_channel_reg_837">
<pin_list>
<pin id="838" dir="0" index="0" bw="16" slack="5"/>
<pin id="839" dir="1" index="1" bw="16" slack="5"/>
</pin_list>
<bind>
<opset="HwReg_K23_2_channel "/>
</bind>
</comp>

<comp id="842" class="1005" name="HwReg_K31_2_channel_reg_842">
<pin_list>
<pin id="843" dir="0" index="0" bw="16" slack="5"/>
<pin id="844" dir="1" index="1" bw="16" slack="5"/>
</pin_list>
<bind>
<opset="HwReg_K31_2_channel "/>
</bind>
</comp>

<comp id="847" class="1005" name="HwReg_K32_2_channel_reg_847">
<pin_list>
<pin id="848" dir="0" index="0" bw="16" slack="5"/>
<pin id="849" dir="1" index="1" bw="16" slack="5"/>
</pin_list>
<bind>
<opset="HwReg_K32_2_channel "/>
</bind>
</comp>

<comp id="852" class="1005" name="HwReg_K33_2_channel_reg_852">
<pin_list>
<pin id="853" dir="0" index="0" bw="16" slack="5"/>
<pin id="854" dir="1" index="1" bw="16" slack="5"/>
</pin_list>
<bind>
<opset="HwReg_K33_2_channel "/>
</bind>
</comp>

<comp id="857" class="1005" name="HwReg_ROffset_2_V_channel_reg_857">
<pin_list>
<pin id="858" dir="0" index="0" bw="10" slack="5"/>
<pin id="859" dir="1" index="1" bw="10" slack="5"/>
</pin_list>
<bind>
<opset="HwReg_ROffset_2_V_channel "/>
</bind>
</comp>

<comp id="862" class="1005" name="HwReg_GOffset_2_V_channel_reg_862">
<pin_list>
<pin id="863" dir="0" index="0" bw="10" slack="5"/>
<pin id="864" dir="1" index="1" bw="10" slack="5"/>
</pin_list>
<bind>
<opset="HwReg_GOffset_2_V_channel "/>
</bind>
</comp>

<comp id="867" class="1005" name="HwReg_BOffset_2_V_channel_reg_867">
<pin_list>
<pin id="868" dir="0" index="0" bw="10" slack="5"/>
<pin id="869" dir="1" index="1" bw="10" slack="5"/>
</pin_list>
<bind>
<opset="HwReg_BOffset_2_V_channel "/>
</bind>
</comp>

<comp id="872" class="1005" name="HwReg_ClampMin_2_V_channel_reg_872">
<pin_list>
<pin id="873" dir="0" index="0" bw="8" slack="5"/>
<pin id="874" dir="1" index="1" bw="8" slack="5"/>
</pin_list>
<bind>
<opset="HwReg_ClampMin_2_V_channel "/>
</bind>
</comp>

<comp id="877" class="1005" name="HwReg_ClipMax_2_V_channel_reg_877">
<pin_list>
<pin id="878" dir="0" index="0" bw="8" slack="5"/>
<pin id="879" dir="1" index="1" bw="8" slack="5"/>
</pin_list>
<bind>
<opset="HwReg_ClipMax_2_V_channel "/>
</bind>
</comp>

<comp id="882" class="1005" name="bPassThru_422_or_420_In_loc_channel_reg_882">
<pin_list>
<pin id="883" dir="0" index="0" bw="1" slack="3"/>
<pin id="884" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="bPassThru_422_or_420_In_loc_channel "/>
</bind>
</comp>

<comp id="887" class="1005" name="bPassThru_422_or_420_Out_loc_channel_reg_887">
<pin_list>
<pin id="888" dir="0" index="0" bw="1" slack="7"/>
<pin id="889" dir="1" index="1" bw="1" slack="7"/>
</pin_list>
<bind>
<opset="bPassThru_422_or_420_Out_loc_channel "/>
</bind>
</comp>

<comp id="892" class="1005" name="HwReg_width_c18_channel_reg_892">
<pin_list>
<pin id="893" dir="0" index="0" bw="11" slack="1"/>
<pin id="894" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="HwReg_width_c18_channel "/>
</bind>
</comp>

<comp id="897" class="1005" name="HwReg_height_c22_channel_reg_897">
<pin_list>
<pin id="898" dir="0" index="0" bw="11" slack="1"/>
<pin id="899" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="HwReg_height_c22_channel "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="257"><net_src comp="100" pin="0"/><net_sink comp="254" pin=0"/></net>

<net id="261"><net_src comp="100" pin="0"/><net_sink comp="258" pin=0"/></net>

<net id="265"><net_src comp="100" pin="0"/><net_sink comp="262" pin=0"/></net>

<net id="269"><net_src comp="100" pin="0"/><net_sink comp="266" pin=0"/></net>

<net id="273"><net_src comp="100" pin="0"/><net_sink comp="270" pin=0"/></net>

<net id="277"><net_src comp="100" pin="0"/><net_sink comp="274" pin=0"/></net>

<net id="281"><net_src comp="100" pin="0"/><net_sink comp="278" pin=0"/></net>

<net id="285"><net_src comp="100" pin="0"/><net_sink comp="282" pin=0"/></net>

<net id="289"><net_src comp="100" pin="0"/><net_sink comp="286" pin=0"/></net>

<net id="293"><net_src comp="100" pin="0"/><net_sink comp="290" pin=0"/></net>

<net id="297"><net_src comp="100" pin="0"/><net_sink comp="294" pin=0"/></net>

<net id="301"><net_src comp="100" pin="0"/><net_sink comp="298" pin=0"/></net>

<net id="341"><net_src comp="102" pin="0"/><net_sink comp="302" pin=0"/></net>

<net id="342"><net_src comp="14" pin="0"/><net_sink comp="302" pin=1"/></net>

<net id="343"><net_src comp="16" pin="0"/><net_sink comp="302" pin=2"/></net>

<net id="344"><net_src comp="18" pin="0"/><net_sink comp="302" pin=3"/></net>

<net id="345"><net_src comp="20" pin="0"/><net_sink comp="302" pin=4"/></net>

<net id="346"><net_src comp="22" pin="0"/><net_sink comp="302" pin=5"/></net>

<net id="347"><net_src comp="24" pin="0"/><net_sink comp="302" pin=6"/></net>

<net id="348"><net_src comp="26" pin="0"/><net_sink comp="302" pin=7"/></net>

<net id="349"><net_src comp="28" pin="0"/><net_sink comp="302" pin=8"/></net>

<net id="350"><net_src comp="30" pin="0"/><net_sink comp="302" pin=9"/></net>

<net id="351"><net_src comp="32" pin="0"/><net_sink comp="302" pin=10"/></net>

<net id="352"><net_src comp="34" pin="0"/><net_sink comp="302" pin=11"/></net>

<net id="353"><net_src comp="36" pin="0"/><net_sink comp="302" pin=12"/></net>

<net id="354"><net_src comp="38" pin="0"/><net_sink comp="302" pin=13"/></net>

<net id="355"><net_src comp="40" pin="0"/><net_sink comp="302" pin=14"/></net>

<net id="356"><net_src comp="42" pin="0"/><net_sink comp="302" pin=15"/></net>

<net id="357"><net_src comp="44" pin="0"/><net_sink comp="302" pin=16"/></net>

<net id="358"><net_src comp="46" pin="0"/><net_sink comp="302" pin=17"/></net>

<net id="359"><net_src comp="48" pin="0"/><net_sink comp="302" pin=18"/></net>

<net id="360"><net_src comp="50" pin="0"/><net_sink comp="302" pin=19"/></net>

<net id="361"><net_src comp="52" pin="0"/><net_sink comp="302" pin=20"/></net>

<net id="362"><net_src comp="54" pin="0"/><net_sink comp="302" pin=21"/></net>

<net id="363"><net_src comp="56" pin="0"/><net_sink comp="302" pin=22"/></net>

<net id="364"><net_src comp="58" pin="0"/><net_sink comp="302" pin=23"/></net>

<net id="365"><net_src comp="60" pin="0"/><net_sink comp="302" pin=24"/></net>

<net id="366"><net_src comp="62" pin="0"/><net_sink comp="302" pin=25"/></net>

<net id="367"><net_src comp="64" pin="0"/><net_sink comp="302" pin=26"/></net>

<net id="368"><net_src comp="66" pin="0"/><net_sink comp="302" pin=27"/></net>

<net id="369"><net_src comp="68" pin="0"/><net_sink comp="302" pin=28"/></net>

<net id="370"><net_src comp="70" pin="0"/><net_sink comp="302" pin=29"/></net>

<net id="371"><net_src comp="72" pin="0"/><net_sink comp="302" pin=30"/></net>

<net id="372"><net_src comp="74" pin="0"/><net_sink comp="302" pin=31"/></net>

<net id="373"><net_src comp="76" pin="0"/><net_sink comp="302" pin=32"/></net>

<net id="374"><net_src comp="78" pin="0"/><net_sink comp="302" pin=33"/></net>

<net id="375"><net_src comp="80" pin="0"/><net_sink comp="302" pin=34"/></net>

<net id="376"><net_src comp="82" pin="0"/><net_sink comp="302" pin=35"/></net>

<net id="377"><net_src comp="84" pin="0"/><net_sink comp="302" pin=36"/></net>

<net id="394"><net_src comp="104" pin="0"/><net_sink comp="378" pin=0"/></net>

<net id="395"><net_src comp="0" pin="0"/><net_sink comp="378" pin=1"/></net>

<net id="396"><net_src comp="2" pin="0"/><net_sink comp="378" pin=2"/></net>

<net id="397"><net_src comp="4" pin="0"/><net_sink comp="378" pin=3"/></net>

<net id="398"><net_src comp="6" pin="0"/><net_sink comp="378" pin=4"/></net>

<net id="399"><net_src comp="8" pin="0"/><net_sink comp="378" pin=5"/></net>

<net id="400"><net_src comp="10" pin="0"/><net_sink comp="378" pin=6"/></net>

<net id="401"><net_src comp="12" pin="0"/><net_sink comp="378" pin=7"/></net>

<net id="412"><net_src comp="106" pin="0"/><net_sink comp="402" pin=0"/></net>

<net id="454"><net_src comp="108" pin="0"/><net_sink comp="413" pin=0"/></net>

<net id="465"><net_src comp="110" pin="0"/><net_sink comp="455" pin=0"/></net>

<net id="480"><net_src comp="112" pin="0"/><net_sink comp="466" pin=0"/></net>

<net id="481"><net_src comp="86" pin="0"/><net_sink comp="466" pin=2"/></net>

<net id="482"><net_src comp="88" pin="0"/><net_sink comp="466" pin=3"/></net>

<net id="483"><net_src comp="90" pin="0"/><net_sink comp="466" pin=4"/></net>

<net id="484"><net_src comp="92" pin="0"/><net_sink comp="466" pin=5"/></net>

<net id="485"><net_src comp="94" pin="0"/><net_sink comp="466" pin=6"/></net>

<net id="486"><net_src comp="96" pin="0"/><net_sink comp="466" pin=7"/></net>

<net id="487"><net_src comp="98" pin="0"/><net_sink comp="466" pin=8"/></net>

<net id="491"><net_src comp="302" pin="37"/><net_sink comp="488" pin=0"/></net>

<net id="495"><net_src comp="302" pin="37"/><net_sink comp="492" pin=0"/></net>

<net id="499"><net_src comp="302" pin="37"/><net_sink comp="496" pin=0"/></net>

<net id="503"><net_src comp="302" pin="37"/><net_sink comp="500" pin=0"/></net>

<net id="507"><net_src comp="302" pin="37"/><net_sink comp="504" pin=0"/></net>

<net id="511"><net_src comp="302" pin="37"/><net_sink comp="508" pin=0"/></net>

<net id="515"><net_src comp="302" pin="37"/><net_sink comp="512" pin=0"/></net>

<net id="519"><net_src comp="302" pin="37"/><net_sink comp="516" pin=0"/></net>

<net id="523"><net_src comp="302" pin="37"/><net_sink comp="520" pin=0"/></net>

<net id="527"><net_src comp="302" pin="37"/><net_sink comp="524" pin=0"/></net>

<net id="531"><net_src comp="302" pin="37"/><net_sink comp="528" pin=0"/></net>

<net id="535"><net_src comp="302" pin="37"/><net_sink comp="532" pin=0"/></net>

<net id="539"><net_src comp="302" pin="37"/><net_sink comp="536" pin=0"/></net>

<net id="543"><net_src comp="302" pin="37"/><net_sink comp="540" pin=0"/></net>

<net id="547"><net_src comp="302" pin="37"/><net_sink comp="544" pin=0"/></net>

<net id="551"><net_src comp="302" pin="37"/><net_sink comp="548" pin=0"/></net>

<net id="555"><net_src comp="302" pin="37"/><net_sink comp="552" pin=0"/></net>

<net id="559"><net_src comp="302" pin="37"/><net_sink comp="556" pin=0"/></net>

<net id="563"><net_src comp="302" pin="37"/><net_sink comp="560" pin=0"/></net>

<net id="567"><net_src comp="302" pin="37"/><net_sink comp="564" pin=0"/></net>

<net id="571"><net_src comp="302" pin="37"/><net_sink comp="568" pin=0"/></net>

<net id="575"><net_src comp="302" pin="37"/><net_sink comp="572" pin=0"/></net>

<net id="579"><net_src comp="302" pin="37"/><net_sink comp="576" pin=0"/></net>

<net id="583"><net_src comp="302" pin="37"/><net_sink comp="580" pin=0"/></net>

<net id="587"><net_src comp="302" pin="37"/><net_sink comp="584" pin=0"/></net>

<net id="591"><net_src comp="302" pin="37"/><net_sink comp="588" pin=0"/></net>

<net id="595"><net_src comp="302" pin="37"/><net_sink comp="592" pin=0"/></net>

<net id="599"><net_src comp="302" pin="37"/><net_sink comp="596" pin=0"/></net>

<net id="603"><net_src comp="302" pin="37"/><net_sink comp="600" pin=0"/></net>

<net id="607"><net_src comp="302" pin="37"/><net_sink comp="604" pin=0"/></net>

<net id="611"><net_src comp="302" pin="37"/><net_sink comp="608" pin=0"/></net>

<net id="615"><net_src comp="302" pin="37"/><net_sink comp="612" pin=0"/></net>

<net id="619"><net_src comp="302" pin="37"/><net_sink comp="616" pin=0"/></net>

<net id="623"><net_src comp="302" pin="37"/><net_sink comp="620" pin=0"/></net>

<net id="627"><net_src comp="302" pin="37"/><net_sink comp="624" pin=0"/></net>

<net id="631"><net_src comp="302" pin="37"/><net_sink comp="628" pin=0"/></net>

<net id="635"><net_src comp="302" pin="37"/><net_sink comp="632" pin=0"/></net>

<net id="639"><net_src comp="302" pin="37"/><net_sink comp="636" pin=0"/></net>

<net id="643"><net_src comp="254" pin="1"/><net_sink comp="640" pin=0"/></net>

<net id="644"><net_src comp="640" pin="1"/><net_sink comp="378" pin=13"/></net>

<net id="645"><net_src comp="640" pin="1"/><net_sink comp="402" pin=2"/></net>

<net id="649"><net_src comp="258" pin="1"/><net_sink comp="646" pin=0"/></net>

<net id="650"><net_src comp="646" pin="1"/><net_sink comp="402" pin=7"/></net>

<net id="651"><net_src comp="646" pin="1"/><net_sink comp="413" pin=2"/></net>

<net id="655"><net_src comp="262" pin="1"/><net_sink comp="652" pin=0"/></net>

<net id="656"><net_src comp="652" pin="1"/><net_sink comp="413" pin=38"/></net>

<net id="657"><net_src comp="652" pin="1"/><net_sink comp="455" pin=2"/></net>

<net id="661"><net_src comp="266" pin="1"/><net_sink comp="658" pin=0"/></net>

<net id="662"><net_src comp="658" pin="1"/><net_sink comp="455" pin=7"/></net>

<net id="663"><net_src comp="658" pin="1"/><net_sink comp="466" pin=9"/></net>

<net id="667"><net_src comp="270" pin="1"/><net_sink comp="664" pin=0"/></net>

<net id="668"><net_src comp="664" pin="1"/><net_sink comp="378" pin=12"/></net>

<net id="669"><net_src comp="664" pin="1"/><net_sink comp="402" pin=3"/></net>

<net id="673"><net_src comp="274" pin="1"/><net_sink comp="670" pin=0"/></net>

<net id="674"><net_src comp="670" pin="1"/><net_sink comp="402" pin=6"/></net>

<net id="675"><net_src comp="670" pin="1"/><net_sink comp="413" pin=3"/></net>

<net id="679"><net_src comp="278" pin="1"/><net_sink comp="676" pin=0"/></net>

<net id="680"><net_src comp="676" pin="1"/><net_sink comp="413" pin=37"/></net>

<net id="681"><net_src comp="676" pin="1"/><net_sink comp="455" pin=3"/></net>

<net id="685"><net_src comp="282" pin="1"/><net_sink comp="682" pin=0"/></net>

<net id="686"><net_src comp="682" pin="1"/><net_sink comp="455" pin=6"/></net>

<net id="687"><net_src comp="682" pin="1"/><net_sink comp="466" pin=10"/></net>

<net id="691"><net_src comp="286" pin="1"/><net_sink comp="688" pin=0"/></net>

<net id="692"><net_src comp="688" pin="1"/><net_sink comp="378" pin=8"/></net>

<net id="693"><net_src comp="688" pin="1"/><net_sink comp="402" pin=1"/></net>

<net id="697"><net_src comp="290" pin="1"/><net_sink comp="694" pin=0"/></net>

<net id="698"><net_src comp="694" pin="1"/><net_sink comp="402" pin=5"/></net>

<net id="699"><net_src comp="694" pin="1"/><net_sink comp="413" pin=1"/></net>

<net id="703"><net_src comp="294" pin="1"/><net_sink comp="700" pin=0"/></net>

<net id="704"><net_src comp="700" pin="1"/><net_sink comp="455" pin=5"/></net>

<net id="705"><net_src comp="700" pin="1"/><net_sink comp="466" pin=1"/></net>

<net id="709"><net_src comp="298" pin="1"/><net_sink comp="706" pin=0"/></net>

<net id="710"><net_src comp="706" pin="1"/><net_sink comp="413" pin=36"/></net>

<net id="711"><net_src comp="706" pin="1"/><net_sink comp="455" pin=1"/></net>

<net id="715"><net_src comp="488" pin="1"/><net_sink comp="712" pin=0"/></net>

<net id="716"><net_src comp="712" pin="1"/><net_sink comp="378" pin=11"/></net>

<net id="720"><net_src comp="492" pin="1"/><net_sink comp="717" pin=0"/></net>

<net id="721"><net_src comp="717" pin="1"/><net_sink comp="466" pin=11"/></net>

<net id="725"><net_src comp="496" pin="1"/><net_sink comp="722" pin=0"/></net>

<net id="726"><net_src comp="722" pin="1"/><net_sink comp="413" pin=4"/></net>

<net id="730"><net_src comp="500" pin="1"/><net_sink comp="727" pin=0"/></net>

<net id="731"><net_src comp="727" pin="1"/><net_sink comp="413" pin=5"/></net>

<net id="735"><net_src comp="504" pin="1"/><net_sink comp="732" pin=0"/></net>

<net id="736"><net_src comp="732" pin="1"/><net_sink comp="413" pin=6"/></net>

<net id="740"><net_src comp="508" pin="1"/><net_sink comp="737" pin=0"/></net>

<net id="741"><net_src comp="737" pin="1"/><net_sink comp="413" pin=7"/></net>

<net id="745"><net_src comp="512" pin="1"/><net_sink comp="742" pin=0"/></net>

<net id="746"><net_src comp="742" pin="1"/><net_sink comp="413" pin=8"/></net>

<net id="750"><net_src comp="516" pin="1"/><net_sink comp="747" pin=0"/></net>

<net id="751"><net_src comp="747" pin="1"/><net_sink comp="413" pin=9"/></net>

<net id="755"><net_src comp="520" pin="1"/><net_sink comp="752" pin=0"/></net>

<net id="756"><net_src comp="752" pin="1"/><net_sink comp="413" pin=10"/></net>

<net id="760"><net_src comp="524" pin="1"/><net_sink comp="757" pin=0"/></net>

<net id="761"><net_src comp="757" pin="1"/><net_sink comp="413" pin=11"/></net>

<net id="765"><net_src comp="528" pin="1"/><net_sink comp="762" pin=0"/></net>

<net id="766"><net_src comp="762" pin="1"/><net_sink comp="413" pin=12"/></net>

<net id="770"><net_src comp="532" pin="1"/><net_sink comp="767" pin=0"/></net>

<net id="771"><net_src comp="767" pin="1"/><net_sink comp="413" pin=13"/></net>

<net id="775"><net_src comp="536" pin="1"/><net_sink comp="772" pin=0"/></net>

<net id="776"><net_src comp="772" pin="1"/><net_sink comp="413" pin=14"/></net>

<net id="780"><net_src comp="540" pin="1"/><net_sink comp="777" pin=0"/></net>

<net id="781"><net_src comp="777" pin="1"/><net_sink comp="413" pin=15"/></net>

<net id="785"><net_src comp="544" pin="1"/><net_sink comp="782" pin=0"/></net>

<net id="786"><net_src comp="782" pin="1"/><net_sink comp="413" pin=16"/></net>

<net id="790"><net_src comp="548" pin="1"/><net_sink comp="787" pin=0"/></net>

<net id="791"><net_src comp="787" pin="1"/><net_sink comp="413" pin=17"/></net>

<net id="795"><net_src comp="552" pin="1"/><net_sink comp="792" pin=0"/></net>

<net id="796"><net_src comp="792" pin="1"/><net_sink comp="413" pin=18"/></net>

<net id="800"><net_src comp="556" pin="1"/><net_sink comp="797" pin=0"/></net>

<net id="801"><net_src comp="797" pin="1"/><net_sink comp="413" pin=19"/></net>

<net id="805"><net_src comp="560" pin="1"/><net_sink comp="802" pin=0"/></net>

<net id="806"><net_src comp="802" pin="1"/><net_sink comp="413" pin=20"/></net>

<net id="810"><net_src comp="564" pin="1"/><net_sink comp="807" pin=0"/></net>

<net id="811"><net_src comp="807" pin="1"/><net_sink comp="413" pin=21"/></net>

<net id="815"><net_src comp="568" pin="1"/><net_sink comp="812" pin=0"/></net>

<net id="816"><net_src comp="812" pin="1"/><net_sink comp="413" pin=22"/></net>

<net id="820"><net_src comp="572" pin="1"/><net_sink comp="817" pin=0"/></net>

<net id="821"><net_src comp="817" pin="1"/><net_sink comp="413" pin=23"/></net>

<net id="825"><net_src comp="576" pin="1"/><net_sink comp="822" pin=0"/></net>

<net id="826"><net_src comp="822" pin="1"/><net_sink comp="413" pin=24"/></net>

<net id="830"><net_src comp="580" pin="1"/><net_sink comp="827" pin=0"/></net>

<net id="831"><net_src comp="827" pin="1"/><net_sink comp="413" pin=25"/></net>

<net id="835"><net_src comp="584" pin="1"/><net_sink comp="832" pin=0"/></net>

<net id="836"><net_src comp="832" pin="1"/><net_sink comp="413" pin=26"/></net>

<net id="840"><net_src comp="588" pin="1"/><net_sink comp="837" pin=0"/></net>

<net id="841"><net_src comp="837" pin="1"/><net_sink comp="413" pin=27"/></net>

<net id="845"><net_src comp="592" pin="1"/><net_sink comp="842" pin=0"/></net>

<net id="846"><net_src comp="842" pin="1"/><net_sink comp="413" pin=28"/></net>

<net id="850"><net_src comp="596" pin="1"/><net_sink comp="847" pin=0"/></net>

<net id="851"><net_src comp="847" pin="1"/><net_sink comp="413" pin=29"/></net>

<net id="855"><net_src comp="600" pin="1"/><net_sink comp="852" pin=0"/></net>

<net id="856"><net_src comp="852" pin="1"/><net_sink comp="413" pin=30"/></net>

<net id="860"><net_src comp="604" pin="1"/><net_sink comp="857" pin=0"/></net>

<net id="861"><net_src comp="857" pin="1"/><net_sink comp="413" pin=31"/></net>

<net id="865"><net_src comp="608" pin="1"/><net_sink comp="862" pin=0"/></net>

<net id="866"><net_src comp="862" pin="1"/><net_sink comp="413" pin=32"/></net>

<net id="870"><net_src comp="612" pin="1"/><net_sink comp="867" pin=0"/></net>

<net id="871"><net_src comp="867" pin="1"/><net_sink comp="413" pin=33"/></net>

<net id="875"><net_src comp="616" pin="1"/><net_sink comp="872" pin=0"/></net>

<net id="876"><net_src comp="872" pin="1"/><net_sink comp="413" pin=34"/></net>

<net id="880"><net_src comp="620" pin="1"/><net_sink comp="877" pin=0"/></net>

<net id="881"><net_src comp="877" pin="1"/><net_sink comp="413" pin=35"/></net>

<net id="885"><net_src comp="624" pin="1"/><net_sink comp="882" pin=0"/></net>

<net id="886"><net_src comp="882" pin="1"/><net_sink comp="402" pin=4"/></net>

<net id="890"><net_src comp="628" pin="1"/><net_sink comp="887" pin=0"/></net>

<net id="891"><net_src comp="887" pin="1"/><net_sink comp="455" pin=4"/></net>

<net id="895"><net_src comp="632" pin="1"/><net_sink comp="892" pin=0"/></net>

<net id="896"><net_src comp="892" pin="1"/><net_sink comp="378" pin=10"/></net>

<net id="900"><net_src comp="636" pin="1"/><net_sink comp="897" pin=0"/></net>

<net id="901"><net_src comp="897" pin="1"/><net_sink comp="378" pin=9"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: m_axis_video_V_data_V | {10 11 }
	Port: m_axis_video_V_keep_V | {10 11 }
	Port: m_axis_video_V_strb_V | {10 11 }
	Port: m_axis_video_V_user_V | {10 11 }
	Port: m_axis_video_V_last_V | {10 11 }
	Port: m_axis_video_V_id_V | {10 11 }
	Port: m_axis_video_V_dest_V | {10 11 }
 - Input state : 
	Port: v_csc : s_axis_video_V_data_V | {2 3 }
	Port: v_csc : s_axis_video_V_keep_V | {2 3 }
	Port: v_csc : s_axis_video_V_strb_V | {2 3 }
	Port: v_csc : s_axis_video_V_user_V | {2 3 }
	Port: v_csc : s_axis_video_V_last_V | {2 3 }
	Port: v_csc : s_axis_video_V_id_V | {2 3 }
	Port: v_csc : s_axis_video_V_dest_V | {2 3 }
	Port: v_csc : InVideoFormat | {1 }
	Port: v_csc : OutVideoFormat | {1 }
	Port: v_csc : width | {1 }
	Port: v_csc : height | {1 }
	Port: v_csc : ColStart | {1 }
	Port: v_csc : ColEnd | {1 }
	Port: v_csc : RowStart | {1 }
	Port: v_csc : RowEnd | {1 }
	Port: v_csc : K11 | {1 }
	Port: v_csc : K12 | {1 }
	Port: v_csc : K13 | {1 }
	Port: v_csc : K21 | {1 }
	Port: v_csc : K22 | {1 }
	Port: v_csc : K23 | {1 }
	Port: v_csc : K31 | {1 }
	Port: v_csc : K32 | {1 }
	Port: v_csc : K33 | {1 }
	Port: v_csc : ROffset | {1 }
	Port: v_csc : GOffset | {1 }
	Port: v_csc : BOffset | {1 }
	Port: v_csc : ClampMin | {1 }
	Port: v_csc : ClipMax | {1 }
	Port: v_csc : K11_2 | {1 }
	Port: v_csc : K12_2 | {1 }
	Port: v_csc : K13_2 | {1 }
	Port: v_csc : K21_2 | {1 }
	Port: v_csc : K22_2 | {1 }
	Port: v_csc : K23_2 | {1 }
	Port: v_csc : K31_2 | {1 }
	Port: v_csc : K32_2 | {1 }
	Port: v_csc : K33_2 | {1 }
	Port: v_csc : ROffset_2 | {1 }
	Port: v_csc : GOffset_2 | {1 }
	Port: v_csc : BOffset_2 | {1 }
	Port: v_csc : ClampMin_2 | {1 }
	Port: v_csc : ClipMax_2 | {1 }
  - Chain level:
	State 1
		HwReg_InVideoFormat_channel : 1
		HwReg_OutVideoFormat_channel : 1
		HwReg_ColStart_channel : 1
		HwReg_ColEnd_channel : 1
		HwReg_RowStart_channel : 1
		HwReg_RowEnd_channel : 1
		HwReg_K11_channel : 1
		HwReg_K12_channel : 1
		HwReg_K13_channel : 1
		HwReg_K21_channel : 1
		HwReg_K22_channel : 1
		HwReg_K23_channel : 1
		HwReg_K31_channel : 1
		HwReg_K32_channel : 1
		HwReg_K33_channel : 1
		HwReg_ROffset_V_channel : 1
		HwReg_GOffset_V_channel : 1
		HwReg_BOffset_V_channel : 1
		HwReg_ClampMin_V_channel : 1
		HwReg_ClipMax_V_channel : 1
		HwReg_K11_2_channel : 1
		HwReg_K12_2_channel : 1
		HwReg_K13_2_channel : 1
		HwReg_K21_2_channel : 1
		HwReg_K22_2_channel : 1
		HwReg_K23_2_channel : 1
		HwReg_K31_2_channel : 1
		HwReg_K32_2_channel : 1
		HwReg_K33_2_channel : 1
		HwReg_ROffset_2_V_channel : 1
		HwReg_GOffset_2_V_channel : 1
		HwReg_BOffset_2_V_channel : 1
		HwReg_ClampMin_2_V_channel : 1
		HwReg_ClipMax_2_V_channel : 1
		bPassThru_422_or_420_In_loc_channel : 1
		bPassThru_422_or_420_Out_loc_channel : 1
		HwReg_width_c18_channel : 1
		HwReg_height_c22_channel : 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------------------|---------|---------|---------|---------|
| Operation|               Functional Unit               |   DSP   |  Delay  |    FF   |   LUT   |
|----------|---------------------------------------------|---------|---------|---------|---------|
|          |      call_ret_Block_entry3_proc_fu_302      |    0    |    0    |    0    |    48   |
|          |      grp_AXIvideo2MultiPixStream_fu_378     |    0    |  3.2953 |   174   |   101   |
|   call   |        grp_v_hcresampler_core_fu_402        |    0    |  1.588  |   368   |   293   |
|          |            grp_v_csc_core_fu_413            |    9    | 28.9419 |   1761  |   1014  |
|          |       grp_v_hcresampler_core_1_fu_455       |    0    |  1.588  |   481   |   372   |
|          |      grp_MultiPixStream2AXIvideo_fu_466     |    0    |  1.7073 |   206   |    78   |
|----------|---------------------------------------------|---------|---------|---------|---------|
|          |      HwReg_InVideoFormat_channel_fu_488     |    0    |    0    |    0    |    0    |
|          |     HwReg_OutVideoFormat_channel_fu_492     |    0    |    0    |    0    |    0    |
|          |        HwReg_ColStart_channel_fu_496        |    0    |    0    |    0    |    0    |
|          |         HwReg_ColEnd_channel_fu_500         |    0    |    0    |    0    |    0    |
|          |        HwReg_RowStart_channel_fu_504        |    0    |    0    |    0    |    0    |
|          |         HwReg_RowEnd_channel_fu_508         |    0    |    0    |    0    |    0    |
|          |           HwReg_K11_channel_fu_512          |    0    |    0    |    0    |    0    |
|          |           HwReg_K12_channel_fu_516          |    0    |    0    |    0    |    0    |
|          |           HwReg_K13_channel_fu_520          |    0    |    0    |    0    |    0    |
|          |           HwReg_K21_channel_fu_524          |    0    |    0    |    0    |    0    |
|          |           HwReg_K22_channel_fu_528          |    0    |    0    |    0    |    0    |
|          |           HwReg_K23_channel_fu_532          |    0    |    0    |    0    |    0    |
|          |           HwReg_K31_channel_fu_536          |    0    |    0    |    0    |    0    |
|          |           HwReg_K32_channel_fu_540          |    0    |    0    |    0    |    0    |
|          |           HwReg_K33_channel_fu_544          |    0    |    0    |    0    |    0    |
|          |        HwReg_ROffset_V_channel_fu_548       |    0    |    0    |    0    |    0    |
|          |        HwReg_GOffset_V_channel_fu_552       |    0    |    0    |    0    |    0    |
|          |        HwReg_BOffset_V_channel_fu_556       |    0    |    0    |    0    |    0    |
|extractvalue|       HwReg_ClampMin_V_channel_fu_560       |    0    |    0    |    0    |    0    |
|          |        HwReg_ClipMax_V_channel_fu_564       |    0    |    0    |    0    |    0    |
|          |          HwReg_K11_2_channel_fu_568         |    0    |    0    |    0    |    0    |
|          |          HwReg_K12_2_channel_fu_572         |    0    |    0    |    0    |    0    |
|          |          HwReg_K13_2_channel_fu_576         |    0    |    0    |    0    |    0    |
|          |          HwReg_K21_2_channel_fu_580         |    0    |    0    |    0    |    0    |
|          |          HwReg_K22_2_channel_fu_584         |    0    |    0    |    0    |    0    |
|          |          HwReg_K23_2_channel_fu_588         |    0    |    0    |    0    |    0    |
|          |          HwReg_K31_2_channel_fu_592         |    0    |    0    |    0    |    0    |
|          |          HwReg_K32_2_channel_fu_596         |    0    |    0    |    0    |    0    |
|          |          HwReg_K33_2_channel_fu_600         |    0    |    0    |    0    |    0    |
|          |       HwReg_ROffset_2_V_channel_fu_604      |    0    |    0    |    0    |    0    |
|          |       HwReg_GOffset_2_V_channel_fu_608      |    0    |    0    |    0    |    0    |
|          |       HwReg_BOffset_2_V_channel_fu_612      |    0    |    0    |    0    |    0    |
|          |      HwReg_ClampMin_2_V_channel_fu_616      |    0    |    0    |    0    |    0    |
|          |       HwReg_ClipMax_2_V_channel_fu_620      |    0    |    0    |    0    |    0    |
|          |  bPassThru_422_or_420_In_loc_channel_fu_624 |    0    |    0    |    0    |    0    |
|          | bPassThru_422_or_420_Out_loc_channel_fu_628 |    0    |    0    |    0    |    0    |
|          |        HwReg_width_c18_channel_fu_632       |    0    |    0    |    0    |    0    |
|          |       HwReg_height_c22_channel_fu_636       |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------|---------|---------|---------|---------|
|   Total  |                                             |    9    | 37.1205 |   2990  |   1906  |
|----------|---------------------------------------------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+--------------------------------------------+--------+
|                                            |   FF   |
+--------------------------------------------+--------+
|      HwReg_BOffset_2_V_channel_reg_867     |   10   |
|       HwReg_BOffset_V_channel_reg_797      |   10   |
|     HwReg_ClampMin_2_V_channel_reg_872     |    8   |
|      HwReg_ClampMin_V_channel_reg_802      |    8   |
|      HwReg_ClipMax_2_V_channel_reg_877     |    8   |
|       HwReg_ClipMax_V_channel_reg_807      |    8   |
|        HwReg_ColEnd_channel_reg_727        |   16   |
|       HwReg_ColStart_channel_reg_722       |   16   |
|      HwReg_GOffset_2_V_channel_reg_862     |   10   |
|       HwReg_GOffset_V_channel_reg_792      |   10   |
|     HwReg_InVideoFormat_channel_reg_712    |    8   |
|         HwReg_K11_2_channel_reg_812        |   16   |
|          HwReg_K11_channel_reg_742         |   16   |
|         HwReg_K12_2_channel_reg_817        |   16   |
|          HwReg_K12_channel_reg_747         |   16   |
|         HwReg_K13_2_channel_reg_822        |   16   |
|          HwReg_K13_channel_reg_752         |   16   |
|         HwReg_K21_2_channel_reg_827        |   16   |
|          HwReg_K21_channel_reg_757         |   16   |
|         HwReg_K22_2_channel_reg_832        |   16   |
|          HwReg_K22_channel_reg_762         |   16   |
|         HwReg_K23_2_channel_reg_837        |   16   |
|          HwReg_K23_channel_reg_767         |   16   |
|         HwReg_K31_2_channel_reg_842        |   16   |
|          HwReg_K31_channel_reg_772         |   16   |
|         HwReg_K32_2_channel_reg_847        |   16   |
|          HwReg_K32_channel_reg_777         |   16   |
|         HwReg_K33_2_channel_reg_852        |   16   |
|          HwReg_K33_channel_reg_782         |   16   |
|    HwReg_OutVideoFormat_channel_reg_717    |    8   |
|      HwReg_ROffset_2_V_channel_reg_857     |   10   |
|       HwReg_ROffset_V_channel_reg_787      |   10   |
|        HwReg_RowEnd_channel_reg_737        |   16   |
|       HwReg_RowStart_channel_reg_732       |   16   |
|          HwReg_height_c19_reg_652          |   11   |
|          HwReg_height_c20_reg_646          |   11   |
|          HwReg_height_c21_reg_640          |   11   |
|      HwReg_height_c22_channel_reg_897      |   11   |
|           HwReg_height_c_reg_658           |   11   |
|           HwReg_width_c15_reg_676          |   11   |
|           HwReg_width_c16_reg_670          |   11   |
|           HwReg_width_c17_reg_664          |   11   |
|       HwReg_width_c18_channel_reg_892      |   11   |
|            HwReg_width_c_reg_682           |   11   |
| bPassThru_422_or_420_In_loc_channel_reg_882|    1   |
|bPassThru_422_or_420_Out_loc_channel_reg_887|    1   |
|             stream_csc_reg_706             |   24   |
|        stream_in_hresampled_reg_694        |   24   |
|              stream_in_reg_688             |   24   |
|        stream_out_hresampled_reg_700       |   24   |
+--------------------------------------------+--------+
|                    Total                   |   668  |
+--------------------------------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    9   |   37   |  2990  |  1906  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    -   |    -   |    -   |
|  Register |    -   |    -   |   668  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    9   |   37   |  3658  |  1906  |
+-----------+--------+--------+--------+--------+
