{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1420257554019 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1420257554019 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jan 03 11:59:13 2015 " "Processing started: Sat Jan 03 11:59:13 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1420257554019 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1420257554019 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off TOP -c TOP " "Command: quartus_map --read_settings_files=on --write_settings_files=off TOP -c TOP" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1420257554020 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1420257554319 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/myproject/zhushui/zhushui.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /myproject/zhushui/zhushui.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ZHUSHUI-Z " "Found design unit 1: ZHUSHUI-Z" {  } { { "../ZhuShui/ZhuShui.vhd" "" { Text "I:/MyProject/ZhuShui/ZhuShui.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1420257554937 ""} { "Info" "ISGN_ENTITY_NAME" "1 ZHUSHUI " "Found entity 1: ZHUSHUI" {  } { { "../ZhuShui/ZhuShui.vhd" "" { Text "I:/MyProject/ZhuShui/ZhuShui.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1420257554937 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1420257554937 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/myproject/shizhongxianshi/shizhongxianshi.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /myproject/shizhongxianshi/shizhongxianshi.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SHIZHONGXIANSHI-S " "Found design unit 1: SHIZHONGXIANSHI-S" {  } { { "../ShiZhongXianShi/ShiZhongXianShi.vhd" "" { Text "I:/MyProject/ShiZhongXianShi/ShiZhongXianShi.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1420257554940 ""} { "Info" "ISGN_ENTITY_NAME" "1 SHIZHONGXIANSHI " "Found entity 1: SHIZHONGXIANSHI" {  } { { "../ShiZhongXianShi/ShiZhongXianShi.vhd" "" { Text "I:/MyProject/ShiZhongXianShi/ShiZhongXianShi.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1420257554940 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1420257554940 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/myproject/shizhongjishu/shizhongjishu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /myproject/shizhongjishu/shizhongjishu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SHIZHONGJISHU-S " "Found design unit 1: SHIZHONGJISHU-S" {  } { { "../ShiZhongJiShu/ShiZhongJiShu.vhd" "" { Text "I:/MyProject/ShiZhongJiShu/ShiZhongJiShu.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1420257554943 ""} { "Info" "ISGN_ENTITY_NAME" "1 SHIZHONGJISHU " "Found entity 1: SHIZHONGJISHU" {  } { { "../ShiZhongJiShu/ShiZhongJiShu.vhd" "" { Text "I:/MyProject/ShiZhongJiShu/ShiZhongJiShu.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1420257554943 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1420257554943 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/myproject/led/led.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /myproject/led/led.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LED-L " "Found design unit 1: LED-L" {  } { { "../LED/LED.vhd" "" { Text "I:/MyProject/LED/LED.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1420257554946 ""} { "Info" "ISGN_ENTITY_NAME" "1 LED " "Found entity 1: LED" {  } { { "../LED/LED.vhd" "" { Text "I:/MyProject/LED/LED.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1420257554946 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1420257554946 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/myproject/kongzhi/kongzhi.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /myproject/kongzhi/kongzhi.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 KONGZHI-K " "Found design unit 1: KONGZHI-K" {  } { { "../KongZhi/KongZhi.vhd" "" { Text "I:/MyProject/KongZhi/KongZhi.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1420257554948 ""} { "Info" "ISGN_ENTITY_NAME" "1 KONGZHI " "Found entity 1: KONGZHI" {  } { { "../KongZhi/KongZhi.vhd" "" { Text "I:/MyProject/KongZhi/KongZhi.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1420257554948 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1420257554948 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/myproject/fenpinqi/fenpinqi.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /myproject/fenpinqi/fenpinqi.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FENPINQI-F " "Found design unit 1: FENPINQI-F" {  } { { "../FenPinQi/FenPinQi.vhd" "" { Text "I:/MyProject/FenPinQi/FenPinQi.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1420257554951 ""} { "Info" "ISGN_ENTITY_NAME" "1 FENPINQI " "Found entity 1: FENPINQI" {  } { { "../FenPinQi/FenPinQi.vhd" "" { Text "I:/MyProject/FenPinQi/FenPinQi.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1420257554951 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1420257554951 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/myproject/fengmingqi/fengmingqi.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /myproject/fengmingqi/fengmingqi.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FENGMINGQI-F " "Found design unit 1: FENGMINGQI-F" {  } { { "../FengMingQi/FengMingQi.vhd" "" { Text "I:/MyProject/FengMingQi/FengMingQi.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1420257554954 ""} { "Info" "ISGN_ENTITY_NAME" "1 FENGMINGQI " "Found entity 1: FENGMINGQI" {  } { { "../FengMingQi/FengMingQi.vhd" "" { Text "I:/MyProject/FengMingQi/FengMingQi.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1420257554954 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1420257554954 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/myproject/fangdou/fangdou.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /myproject/fangdou/fangdou.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FangDou-F " "Found design unit 1: FangDou-F" {  } { { "../FangDou/FangDou.vhd" "" { Text "I:/MyProject/FangDou/FangDou.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1420257554956 ""} { "Info" "ISGN_ENTITY_NAME" "1 FangDou " "Found entity 1: FangDou" {  } { { "../FangDou/FangDou.vhd" "" { Text "I:/MyProject/FangDou/FangDou.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1420257554956 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1420257554956 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top.bdf 1 1 " "Found 1 design units, including 1 entities, in source file top.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 TOP " "Found entity 1: TOP" {  } { { "TOP.bdf" "" { Schematic "I:/MyProject/TOP/TOP.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1420257554959 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1420257554959 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "TOP " "Elaborating entity \"TOP\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1420257554990 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FENGMINGQI FENGMINGQI:inst1 " "Elaborating entity \"FENGMINGQI\" for hierarchy \"FENGMINGQI:inst1\"" {  } { { "TOP.bdf" "inst1" { Schematic "I:/MyProject/TOP/TOP.bdf" { { -264 464 664 -152 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1420257555020 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "COUNT FengMingQi.vhd(21) " "VHDL Process Statement warning at FengMingQi.vhd(21): signal \"COUNT\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../FengMingQi/FengMingQi.vhd" "" { Text "I:/MyProject/FengMingQi/FengMingQi.vhd" 21 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1420257555022 "|TOP|FENGMINGQI:inst1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "FOUT FengMingQi.vhd(15) " "VHDL Process Statement warning at FengMingQi.vhd(15): inferring latch(es) for signal or variable \"FOUT\", which holds its previous value in one or more paths through the process" {  } { { "../FengMingQi/FengMingQi.vhd" "" { Text "I:/MyProject/FengMingQi/FengMingQi.vhd" 15 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1420257555022 "|TOP|FENGMINGQI:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FOUT FengMingQi.vhd(15) " "Inferred latch for \"FOUT\" at FengMingQi.vhd(15)" {  } { { "../FengMingQi/FengMingQi.vhd" "" { Text "I:/MyProject/FengMingQi/FengMingQi.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1420257555022 "|TOP|FENGMINGQI:inst1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FENPINQI FENPINQI:inst2 " "Elaborating entity \"FENPINQI\" for hierarchy \"FENPINQI:inst2\"" {  } { { "TOP.bdf" "inst2" { Schematic "I:/MyProject/TOP/TOP.bdf" { { -64 136 288 48 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1420257555063 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FangDou FangDou:inst " "Elaborating entity \"FangDou\" for hierarchy \"FangDou:inst\"" {  } { { "TOP.bdf" "inst" { Schematic "I:/MyProject/TOP/TOP.bdf" { { 120 336 520 328 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1420257555087 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SHIZHONGJISHU SHIZHONGJISHU:inst4 " "Elaborating entity \"SHIZHONGJISHU\" for hierarchy \"SHIZHONGJISHU:inst4\"" {  } { { "TOP.bdf" "inst4" { Schematic "I:/MyProject/TOP/TOP.bdf" { { -152 816 1032 24 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1420257555106 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "SET_LAST ShiZhongJiShu.vhd(19) " "VHDL Process Statement warning at ShiZhongJiShu.vhd(19): inferring latch(es) for signal or variable \"SET_LAST\", which holds its previous value in one or more paths through the process" {  } { { "../ShiZhongJiShu/ShiZhongJiShu.vhd" "" { Text "I:/MyProject/ShiZhongJiShu/ShiZhongJiShu.vhd" 19 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1420257555108 "|TOP|SHIZHONGJISHU:inst4"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "UP_LAST ShiZhongJiShu.vhd(19) " "VHDL Process Statement warning at ShiZhongJiShu.vhd(19): inferring latch(es) for signal or variable \"UP_LAST\", which holds its previous value in one or more paths through the process" {  } { { "../ShiZhongJiShu/ShiZhongJiShu.vhd" "" { Text "I:/MyProject/ShiZhongJiShu/ShiZhongJiShu.vhd" 19 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1420257555108 "|TOP|SHIZHONGJISHU:inst4"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "DOWN_LAST ShiZhongJiShu.vhd(19) " "VHDL Process Statement warning at ShiZhongJiShu.vhd(19): inferring latch(es) for signal or variable \"DOWN_LAST\", which holds its previous value in one or more paths through the process" {  } { { "../ShiZhongJiShu/ShiZhongJiShu.vhd" "" { Text "I:/MyProject/ShiZhongJiShu/ShiZhongJiShu.vhd" 19 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1420257555108 "|TOP|SHIZHONGJISHU:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DOWN_LAST ShiZhongJiShu.vhd(19) " "Inferred latch for \"DOWN_LAST\" at ShiZhongJiShu.vhd(19)" {  } { { "../ShiZhongJiShu/ShiZhongJiShu.vhd" "" { Text "I:/MyProject/ShiZhongJiShu/ShiZhongJiShu.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1420257555111 "|TOP|SHIZHONGJISHU:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "UP_LAST ShiZhongJiShu.vhd(19) " "Inferred latch for \"UP_LAST\" at ShiZhongJiShu.vhd(19)" {  } { { "../ShiZhongJiShu/ShiZhongJiShu.vhd" "" { Text "I:/MyProject/ShiZhongJiShu/ShiZhongJiShu.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1420257555112 "|TOP|SHIZHONGJISHU:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SET_LAST\[0\] ShiZhongJiShu.vhd(19) " "Inferred latch for \"SET_LAST\[0\]\" at ShiZhongJiShu.vhd(19)" {  } { { "../ShiZhongJiShu/ShiZhongJiShu.vhd" "" { Text "I:/MyProject/ShiZhongJiShu/ShiZhongJiShu.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1420257555112 "|TOP|SHIZHONGJISHU:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SET_LAST\[1\] ShiZhongJiShu.vhd(19) " "Inferred latch for \"SET_LAST\[1\]\" at ShiZhongJiShu.vhd(19)" {  } { { "../ShiZhongJiShu/ShiZhongJiShu.vhd" "" { Text "I:/MyProject/ShiZhongJiShu/ShiZhongJiShu.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1420257555112 "|TOP|SHIZHONGJISHU:inst4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "KONGZHI KONGZHI:inst5 " "Elaborating entity \"KONGZHI\" for hierarchy \"KONGZHI:inst5\"" {  } { { "TOP.bdf" "inst5" { Schematic "I:/MyProject/TOP/TOP.bdf" { { 120 624 872 296 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1420257555144 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "QT KongZhi.vhd(22) " "VHDL Process Statement warning at KongZhi.vhd(22): signal \"QT\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../KongZhi/KongZhi.vhd" "" { Text "I:/MyProject/KongZhi/KongZhi.vhd" 22 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1420257555145 "|TOP|KONGZHI:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "QT_LAST KongZhi.vhd(22) " "VHDL Process Statement warning at KongZhi.vhd(22): signal \"QT_LAST\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../KongZhi/KongZhi.vhd" "" { Text "I:/MyProject/KongZhi/KongZhi.vhd" 22 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1420257555145 "|TOP|KONGZHI:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "START KongZhi.vhd(22) " "VHDL Process Statement warning at KongZhi.vhd(22): signal \"START\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../KongZhi/KongZhi.vhd" "" { Text "I:/MyProject/KongZhi/KongZhi.vhd" 22 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1420257555145 "|TOP|KONGZHI:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "QT KongZhi.vhd(24) " "VHDL Process Statement warning at KongZhi.vhd(24): signal \"QT\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../KongZhi/KongZhi.vhd" "" { Text "I:/MyProject/KongZhi/KongZhi.vhd" 24 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1420257555146 "|TOP|KONGZHI:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "START KongZhi.vhd(27) " "VHDL Process Statement warning at KongZhi.vhd(27): signal \"START\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../KongZhi/KongZhi.vhd" "" { Text "I:/MyProject/KongZhi/KongZhi.vhd" 27 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1420257555146 "|TOP|KONGZHI:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SW KongZhi.vhd(28) " "VHDL Process Statement warning at KongZhi.vhd(28): signal \"SW\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../KongZhi/KongZhi.vhd" "" { Text "I:/MyProject/KongZhi/KongZhi.vhd" 28 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1420257555146 "|TOP|KONGZHI:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SW_LAST KongZhi.vhd(28) " "VHDL Process Statement warning at KongZhi.vhd(28): signal \"SW_LAST\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../KongZhi/KongZhi.vhd" "" { Text "I:/MyProject/KongZhi/KongZhi.vhd" 28 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1420257555146 "|TOP|KONGZHI:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SW_MODE KongZhi.vhd(29) " "VHDL Process Statement warning at KongZhi.vhd(29): signal \"SW_MODE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../KongZhi/KongZhi.vhd" "" { Text "I:/MyProject/KongZhi/KongZhi.vhd" 29 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1420257555146 "|TOP|KONGZHI:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SW_MODE KongZhi.vhd(31) " "VHDL Process Statement warning at KongZhi.vhd(31): signal \"SW_MODE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../KongZhi/KongZhi.vhd" "" { Text "I:/MyProject/KongZhi/KongZhi.vhd" 31 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1420257555146 "|TOP|KONGZHI:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "GC KongZhi.vhd(33) " "VHDL Process Statement warning at KongZhi.vhd(33): signal \"GC\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../KongZhi/KongZhi.vhd" "" { Text "I:/MyProject/KongZhi/KongZhi.vhd" 33 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1420257555146 "|TOP|KONGZHI:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "GC_LAST KongZhi.vhd(33) " "VHDL Process Statement warning at KongZhi.vhd(33): signal \"GC_LAST\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../KongZhi/KongZhi.vhd" "" { Text "I:/MyProject/KongZhi/KongZhi.vhd" 33 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1420257555146 "|TOP|KONGZHI:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "GC_MODE KongZhi.vhd(34) " "VHDL Process Statement warning at KongZhi.vhd(34): signal \"GC_MODE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../KongZhi/KongZhi.vhd" "" { Text "I:/MyProject/KongZhi/KongZhi.vhd" 34 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1420257555147 "|TOP|KONGZHI:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "GC_MODE KongZhi.vhd(36) " "VHDL Process Statement warning at KongZhi.vhd(36): signal \"GC_MODE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../KongZhi/KongZhi.vhd" "" { Text "I:/MyProject/KongZhi/KongZhi.vhd" 36 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1420257555147 "|TOP|KONGZHI:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "MS KongZhi.vhd(38) " "VHDL Process Statement warning at KongZhi.vhd(38): signal \"MS\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../KongZhi/KongZhi.vhd" "" { Text "I:/MyProject/KongZhi/KongZhi.vhd" 38 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1420257555147 "|TOP|KONGZHI:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "MS_LAST KongZhi.vhd(38) " "VHDL Process Statement warning at KongZhi.vhd(38): signal \"MS_LAST\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../KongZhi/KongZhi.vhd" "" { Text "I:/MyProject/KongZhi/KongZhi.vhd" 38 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1420257555147 "|TOP|KONGZHI:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SET KongZhi.vhd(39) " "VHDL Process Statement warning at KongZhi.vhd(39): signal \"SET\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../KongZhi/KongZhi.vhd" "" { Text "I:/MyProject/KongZhi/KongZhi.vhd" 39 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1420257555147 "|TOP|KONGZHI:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SET KongZhi.vhd(41) " "VHDL Process Statement warning at KongZhi.vhd(41): signal \"SET\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../KongZhi/KongZhi.vhd" "" { Text "I:/MyProject/KongZhi/KongZhi.vhd" 41 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1420257555147 "|TOP|KONGZHI:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SW KongZhi.vhd(44) " "VHDL Process Statement warning at KongZhi.vhd(44): signal \"SW\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../KongZhi/KongZhi.vhd" "" { Text "I:/MyProject/KongZhi/KongZhi.vhd" 44 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1420257555148 "|TOP|KONGZHI:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "GC KongZhi.vhd(45) " "VHDL Process Statement warning at KongZhi.vhd(45): signal \"GC\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../KongZhi/KongZhi.vhd" "" { Text "I:/MyProject/KongZhi/KongZhi.vhd" 45 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1420257555148 "|TOP|KONGZHI:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "MS KongZhi.vhd(46) " "VHDL Process Statement warning at KongZhi.vhd(46): signal \"MS\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../KongZhi/KongZhi.vhd" "" { Text "I:/MyProject/KongZhi/KongZhi.vhd" 46 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1420257555148 "|TOP|KONGZHI:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "clk_1 KongZhi.vhd(48) " "VHDL Process Statement warning at KongZhi.vhd(48): signal \"clk_1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../KongZhi/KongZhi.vhd" "" { Text "I:/MyProject/KongZhi/KongZhi.vhd" 48 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1420257555148 "|TOP|KONGZHI:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "TIME_TEMP KongZhi.vhd(106) " "VHDL Process Statement warning at KongZhi.vhd(106): signal \"TIME_TEMP\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../KongZhi/KongZhi.vhd" "" { Text "I:/MyProject/KongZhi/KongZhi.vhd" 106 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1420257555150 "|TOP|KONGZHI:inst5"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "START KongZhi.vhd(20) " "VHDL Process Statement warning at KongZhi.vhd(20): inferring latch(es) for signal or variable \"START\", which holds its previous value in one or more paths through the process" {  } { { "../KongZhi/KongZhi.vhd" "" { Text "I:/MyProject/KongZhi/KongZhi.vhd" 20 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1420257555150 "|TOP|KONGZHI:inst5"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "SW_MODE KongZhi.vhd(20) " "VHDL Process Statement warning at KongZhi.vhd(20): inferring latch(es) for signal or variable \"SW_MODE\", which holds its previous value in one or more paths through the process" {  } { { "../KongZhi/KongZhi.vhd" "" { Text "I:/MyProject/KongZhi/KongZhi.vhd" 20 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1420257555150 "|TOP|KONGZHI:inst5"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "GC_MODE KongZhi.vhd(20) " "VHDL Process Statement warning at KongZhi.vhd(20): inferring latch(es) for signal or variable \"GC_MODE\", which holds its previous value in one or more paths through the process" {  } { { "../KongZhi/KongZhi.vhd" "" { Text "I:/MyProject/KongZhi/KongZhi.vhd" 20 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1420257555150 "|TOP|KONGZHI:inst5"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "SET KongZhi.vhd(20) " "VHDL Process Statement warning at KongZhi.vhd(20): inferring latch(es) for signal or variable \"SET\", which holds its previous value in one or more paths through the process" {  } { { "../KongZhi/KongZhi.vhd" "" { Text "I:/MyProject/KongZhi/KongZhi.vhd" 20 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1420257555150 "|TOP|KONGZHI:inst5"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "SW_LAST KongZhi.vhd(20) " "VHDL Process Statement warning at KongZhi.vhd(20): inferring latch(es) for signal or variable \"SW_LAST\", which holds its previous value in one or more paths through the process" {  } { { "../KongZhi/KongZhi.vhd" "" { Text "I:/MyProject/KongZhi/KongZhi.vhd" 20 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1420257555150 "|TOP|KONGZHI:inst5"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "GC_LAST KongZhi.vhd(20) " "VHDL Process Statement warning at KongZhi.vhd(20): inferring latch(es) for signal or variable \"GC_LAST\", which holds its previous value in one or more paths through the process" {  } { { "../KongZhi/KongZhi.vhd" "" { Text "I:/MyProject/KongZhi/KongZhi.vhd" 20 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1420257555150 "|TOP|KONGZHI:inst5"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "MS_LAST KongZhi.vhd(20) " "VHDL Process Statement warning at KongZhi.vhd(20): inferring latch(es) for signal or variable \"MS_LAST\", which holds its previous value in one or more paths through the process" {  } { { "../KongZhi/KongZhi.vhd" "" { Text "I:/MyProject/KongZhi/KongZhi.vhd" 20 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1420257555150 "|TOP|KONGZHI:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MS_LAST KongZhi.vhd(20) " "Inferred latch for \"MS_LAST\" at KongZhi.vhd(20)" {  } { { "../KongZhi/KongZhi.vhd" "" { Text "I:/MyProject/KongZhi/KongZhi.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1420257555155 "|TOP|KONGZHI:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "GC_LAST KongZhi.vhd(20) " "Inferred latch for \"GC_LAST\" at KongZhi.vhd(20)" {  } { { "../KongZhi/KongZhi.vhd" "" { Text "I:/MyProject/KongZhi/KongZhi.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1420257555155 "|TOP|KONGZHI:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SW_LAST KongZhi.vhd(20) " "Inferred latch for \"SW_LAST\" at KongZhi.vhd(20)" {  } { { "../KongZhi/KongZhi.vhd" "" { Text "I:/MyProject/KongZhi/KongZhi.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1420257555155 "|TOP|KONGZHI:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SET\[0\] KongZhi.vhd(20) " "Inferred latch for \"SET\[0\]\" at KongZhi.vhd(20)" {  } { { "../KongZhi/KongZhi.vhd" "" { Text "I:/MyProject/KongZhi/KongZhi.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1420257555156 "|TOP|KONGZHI:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SET\[1\] KongZhi.vhd(20) " "Inferred latch for \"SET\[1\]\" at KongZhi.vhd(20)" {  } { { "../KongZhi/KongZhi.vhd" "" { Text "I:/MyProject/KongZhi/KongZhi.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1420257555156 "|TOP|KONGZHI:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "GC_MODE\[0\] KongZhi.vhd(20) " "Inferred latch for \"GC_MODE\[0\]\" at KongZhi.vhd(20)" {  } { { "../KongZhi/KongZhi.vhd" "" { Text "I:/MyProject/KongZhi/KongZhi.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1420257555156 "|TOP|KONGZHI:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "GC_MODE\[1\] KongZhi.vhd(20) " "Inferred latch for \"GC_MODE\[1\]\" at KongZhi.vhd(20)" {  } { { "../KongZhi/KongZhi.vhd" "" { Text "I:/MyProject/KongZhi/KongZhi.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1420257555156 "|TOP|KONGZHI:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SW_MODE\[0\] KongZhi.vhd(20) " "Inferred latch for \"SW_MODE\[0\]\" at KongZhi.vhd(20)" {  } { { "../KongZhi/KongZhi.vhd" "" { Text "I:/MyProject/KongZhi/KongZhi.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1420257555156 "|TOP|KONGZHI:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SW_MODE\[1\] KongZhi.vhd(20) " "Inferred latch for \"SW_MODE\[1\]\" at KongZhi.vhd(20)" {  } { { "../KongZhi/KongZhi.vhd" "" { Text "I:/MyProject/KongZhi/KongZhi.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1420257555156 "|TOP|KONGZHI:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "START KongZhi.vhd(20) " "Inferred latch for \"START\" at KongZhi.vhd(20)" {  } { { "../KongZhi/KongZhi.vhd" "" { Text "I:/MyProject/KongZhi/KongZhi.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1420257555156 "|TOP|KONGZHI:inst5"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SHIZHONGXIANSHI SHIZHONGXIANSHI:inst3 " "Elaborating entity \"SHIZHONGXIANSHI\" for hierarchy \"SHIZHONGXIANSHI:inst3\"" {  } { { "TOP.bdf" "inst3" { Schematic "I:/MyProject/TOP/TOP.bdf" { { -184 1048 1248 -8 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1420257555206 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LED LED:inst6 " "Elaborating entity \"LED\" for hierarchy \"LED:inst6\"" {  } { { "TOP.bdf" "inst6" { Schematic "I:/MyProject/TOP/TOP.bdf" { { 112 1072 1296 224 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1420257555312 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "GC_L LED.vhd(15) " "VHDL Process Statement warning at LED.vhd(15): inferring latch(es) for signal or variable \"GC_L\", which holds its previous value in one or more paths through the process" {  } { { "../LED/LED.vhd" "" { Text "I:/MyProject/LED/LED.vhd" 15 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1420257555312 "|TOP|LED:inst6"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "SW_L LED.vhd(15) " "VHDL Process Statement warning at LED.vhd(15): inferring latch(es) for signal or variable \"SW_L\", which holds its previous value in one or more paths through the process" {  } { { "../LED/LED.vhd" "" { Text "I:/MyProject/LED/LED.vhd" 15 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1420257555313 "|TOP|LED:inst6"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "MS_L LED.vhd(15) " "VHDL Process Statement warning at LED.vhd(15): inferring latch(es) for signal or variable \"MS_L\", which holds its previous value in one or more paths through the process" {  } { { "../LED/LED.vhd" "" { Text "I:/MyProject/LED/LED.vhd" 15 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1420257555313 "|TOP|LED:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MS_L\[0\] LED.vhd(15) " "Inferred latch for \"MS_L\[0\]\" at LED.vhd(15)" {  } { { "../LED/LED.vhd" "" { Text "I:/MyProject/LED/LED.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1420257555313 "|TOP|LED:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MS_L\[1\] LED.vhd(15) " "Inferred latch for \"MS_L\[1\]\" at LED.vhd(15)" {  } { { "../LED/LED.vhd" "" { Text "I:/MyProject/LED/LED.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1420257555314 "|TOP|LED:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MS_L\[2\] LED.vhd(15) " "Inferred latch for \"MS_L\[2\]\" at LED.vhd(15)" {  } { { "../LED/LED.vhd" "" { Text "I:/MyProject/LED/LED.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1420257555314 "|TOP|LED:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MS_L\[3\] LED.vhd(15) " "Inferred latch for \"MS_L\[3\]\" at LED.vhd(15)" {  } { { "../LED/LED.vhd" "" { Text "I:/MyProject/LED/LED.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1420257555314 "|TOP|LED:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SW_L\[0\] LED.vhd(15) " "Inferred latch for \"SW_L\[0\]\" at LED.vhd(15)" {  } { { "../LED/LED.vhd" "" { Text "I:/MyProject/LED/LED.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1420257555314 "|TOP|LED:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SW_L\[1\] LED.vhd(15) " "Inferred latch for \"SW_L\[1\]\" at LED.vhd(15)" {  } { { "../LED/LED.vhd" "" { Text "I:/MyProject/LED/LED.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1420257555314 "|TOP|LED:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SW_L\[2\] LED.vhd(15) " "Inferred latch for \"SW_L\[2\]\" at LED.vhd(15)" {  } { { "../LED/LED.vhd" "" { Text "I:/MyProject/LED/LED.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1420257555314 "|TOP|LED:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "GC_L\[0\] LED.vhd(15) " "Inferred latch for \"GC_L\[0\]\" at LED.vhd(15)" {  } { { "../LED/LED.vhd" "" { Text "I:/MyProject/LED/LED.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1420257555314 "|TOP|LED:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "GC_L\[1\] LED.vhd(15) " "Inferred latch for \"GC_L\[1\]\" at LED.vhd(15)" {  } { { "../LED/LED.vhd" "" { Text "I:/MyProject/LED/LED.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1420257555314 "|TOP|LED:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "GC_L\[2\] LED.vhd(15) " "Inferred latch for \"GC_L\[2\]\" at LED.vhd(15)" {  } { { "../LED/LED.vhd" "" { Text "I:/MyProject/LED/LED.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1420257555315 "|TOP|LED:inst6"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ZHUSHUI ZHUSHUI:inst7 " "Elaborating entity \"ZHUSHUI\" for hierarchy \"ZHUSHUI:inst7\"" {  } { { "TOP.bdf" "inst7" { Schematic "I:/MyProject/TOP/TOP.bdf" { { 248 1040 1304 360 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1420257555362 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "SHIZHONGJISHU:inst4\|SET_LAST\[0\] " "LATCH primitive \"SHIZHONGJISHU:inst4\|SET_LAST\[0\]\" is permanently enabled" {  } { { "../ShiZhongJiShu/ShiZhongJiShu.vhd" "" { Text "I:/MyProject/ShiZhongJiShu/ShiZhongJiShu.vhd" 19 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1420257555868 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "SHIZHONGJISHU:inst4\|UP_LAST " "LATCH primitive \"SHIZHONGJISHU:inst4\|UP_LAST\" is permanently enabled" {  } { { "../ShiZhongJiShu/ShiZhongJiShu.vhd" "" { Text "I:/MyProject/ShiZhongJiShu/ShiZhongJiShu.vhd" 16 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1420257555868 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "SHIZHONGJISHU:inst4\|DOWN_LAST " "LATCH primitive \"SHIZHONGJISHU:inst4\|DOWN_LAST\" is permanently enabled" {  } { { "../ShiZhongJiShu/ShiZhongJiShu.vhd" "" { Text "I:/MyProject/ShiZhongJiShu/ShiZhongJiShu.vhd" 17 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1420257555869 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "SHIZHONGJISHU:inst4\|SET_LAST\[1\] " "LATCH primitive \"SHIZHONGJISHU:inst4\|SET_LAST\[1\]\" is permanently enabled" {  } { { "../ShiZhongJiShu/ShiZhongJiShu.vhd" "" { Text "I:/MyProject/ShiZhongJiShu/ShiZhongJiShu.vhd" 19 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1420257555870 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "FENGMINGQI:inst1\|FOUT " "LATCH primitive \"FENGMINGQI:inst1\|FOUT\" is permanently disabled" {  } { { "../FengMingQi/FengMingQi.vhd" "" { Text "I:/MyProject/FengMingQi/FengMingQi.vhd" 9 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1420257555871 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "FengMingQi GND " "Pin \"FengMingQi\" is stuck at GND" {  } { { "TOP.bdf" "" { Schematic "I:/MyProject/TOP/TOP.bdf" { { -240 712 888 -224 "FengMingQi" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1420257556341 "|TOP|FengMingQi"} { "Warning" "WMLS_MLS_STUCK_PIN" "CONTROLL GND " "Pin \"CONTROLL\" is stuck at GND" {  } { { "TOP.bdf" "" { Schematic "I:/MyProject/TOP/TOP.bdf" { { 392 928 1104 408 "CONTROLL" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1420257556341 "|TOP|CONTROLL"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1420257556341 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "36 " "36 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1420257556376 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1420257556590 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1420257556590 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "10 " "Design contains 10 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GuoCheng " "No output dependent on input pin \"GuoCheng\"" {  } { { "TOP.bdf" "" { Schematic "I:/MyProject/TOP/TOP.bdf" { { 160 120 288 176 "GuoCheng" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1420257556633 "|TOP|GuoCheng"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ShuiWei " "No output dependent on input pin \"ShuiWei\"" {  } { { "TOP.bdf" "" { Schematic "I:/MyProject/TOP/TOP.bdf" { { 176 120 288 192 "ShuiWei" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1420257556633 "|TOP|ShuiWei"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "YuYue " "No output dependent on input pin \"YuYue\"" {  } { { "TOP.bdf" "" { Schematic "I:/MyProject/TOP/TOP.bdf" { { 192 120 288 208 "YuYue" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1420257556633 "|TOP|YuYue"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Up " "No output dependent on input pin \"Up\"" {  } { { "TOP.bdf" "" { Schematic "I:/MyProject/TOP/TOP.bdf" { { 208 120 288 224 "Up" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1420257556633 "|TOP|Up"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Down " "No output dependent on input pin \"Down\"" {  } { { "TOP.bdf" "" { Schematic "I:/MyProject/TOP/TOP.bdf" { { 224 120 288 240 "Down" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1420257556633 "|TOP|Down"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MuoShi " "No output dependent on input pin \"MuoShi\"" {  } { { "TOP.bdf" "" { Schematic "I:/MyProject/TOP/TOP.bdf" { { 240 120 288 256 "MuoShi" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1420257556633 "|TOP|MuoShi"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DianYuan " "No output dependent on input pin \"DianYuan\"" {  } { { "TOP.bdf" "" { Schematic "I:/MyProject/TOP/TOP.bdf" { { 256 120 288 272 "DianYuan" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1420257556633 "|TOP|DianYuan"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "QiTing " "No output dependent on input pin \"QiTing\"" {  } { { "TOP.bdf" "" { Schematic "I:/MyProject/TOP/TOP.bdf" { { 272 120 288 288 "QiTing" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1420257556633 "|TOP|QiTing"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Reset " "No output dependent on input pin \"Reset\"" {  } { { "TOP.bdf" "" { Schematic "I:/MyProject/TOP/TOP.bdf" { { 288 120 288 304 "Reset" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1420257556633 "|TOP|Reset"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk " "No output dependent on input pin \"clk\"" {  } { { "TOP.bdf" "" { Schematic "I:/MyProject/TOP/TOP.bdf" { { -24 -232 -64 -8 "clk" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1420257556633 "|TOP|clk"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1420257556633 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "12 " "Implemented 12 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "10 " "Implemented 10 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1420257556634 ""} { "Info" "ICUT_CUT_TM_OPINS" "2 " "Implemented 2 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1420257556634 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1420257556634 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 56 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 56 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "535 " "Peak virtual memory: 535 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1420257556673 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jan 03 11:59:16 2015 " "Processing ended: Sat Jan 03 11:59:16 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1420257556673 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1420257556673 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1420257556673 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1420257556673 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1420257558083 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1420257558084 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jan 03 11:59:17 2015 " "Processing started: Sat Jan 03 11:59:17 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1420257558084 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1420257558084 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off TOP -c TOP " "Command: quartus_fit --read_settings_files=off --write_settings_files=off TOP -c TOP" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1420257558084 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1420257558181 ""}
{ "Info" "0" "" "Project  = TOP" {  } {  } 0 0 "Project  = TOP" 0 0 "Fitter" 0 0 1420257558181 ""}
{ "Info" "0" "" "Revision = TOP" {  } {  } 0 0 "Revision = TOP" 0 0 "Fitter" 0 0 1420257558181 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Fitter" 0 -1 1420257558256 ""}
{ "Info" "IMPP_MPP_AUTO_ASSIGNED_DEVICE" "TOP EP4CGX15BF14C6 " "Automatically selected device EP4CGX15BF14C6 for design TOP" {  } {  } 0 119004 "Automatically selected device %2!s! for design %1!s!" 0 0 "Fitter" 0 -1 1420257558388 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1420257558441 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1420257558442 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1420257558552 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CGX30BF14C6 " "Device EP4CGX30BF14C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1420257558739 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CGX22BF14C6 " "Device EP4CGX22BF14C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1420257558739 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1420257558739 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_NCEO~ N5 " "Pin ~ALTERA_NCEO~ is reserved at location N5" {  } { { "d:/program files/altera/13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program files/altera/13/quartus/bin64/pin_planner.ppl" { ~ALTERA_NCEO~ } } } { "d:/program files/altera/13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_NCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "I:/MyProject/TOP/" { { 0 { 0 ""} 0 40 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1420257558740 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ A5 " "Pin ~ALTERA_DATA0~ is reserved at location A5" {  } { { "d:/program files/altera/13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program files/altera/13/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "d:/program files/altera/13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "I:/MyProject/TOP/" { { 0 { 0 ""} 0 42 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1420257558740 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO~ B5 " "Pin ~ALTERA_ASDO~ is reserved at location B5" {  } { { "d:/program files/altera/13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program files/altera/13/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO~ } } } { "d:/program files/altera/13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "I:/MyProject/TOP/" { { 0 { 0 ""} 0 44 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1420257558740 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_NCSO~ C5 " "Pin ~ALTERA_NCSO~ is reserved at location C5" {  } { { "d:/program files/altera/13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program files/altera/13/quartus/bin64/pin_planner.ppl" { ~ALTERA_NCSO~ } } } { "d:/program files/altera/13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_NCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "I:/MyProject/TOP/" { { 0 { 0 ""} 0 46 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1420257558740 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ A4 " "Pin ~ALTERA_DCLK~ is reserved at location A4" {  } { { "d:/program files/altera/13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program files/altera/13/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "d:/program files/altera/13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "I:/MyProject/TOP/" { { 0 { 0 ""} 0 48 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1420257558740 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1420257558740 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1420257558742 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "12 12 " "No exact pin location assignment(s) for 12 pins of 12 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "FengMingQi " "Pin FengMingQi not assigned to an exact location on the device" {  } { { "d:/program files/altera/13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program files/altera/13/quartus/bin64/pin_planner.ppl" { FengMingQi } } } { "TOP.bdf" "" { Schematic "I:/MyProject/TOP/TOP.bdf" { { -240 712 888 -224 "FengMingQi" "" } } } } { "d:/program files/altera/13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FengMingQi } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "I:/MyProject/TOP/" { { 0 { 0 ""} 0 11 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1420257559076 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GuoCheng " "Pin GuoCheng not assigned to an exact location on the device" {  } { { "d:/program files/altera/13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program files/altera/13/quartus/bin64/pin_planner.ppl" { GuoCheng } } } { "TOP.bdf" "" { Schematic "I:/MyProject/TOP/TOP.bdf" { { 160 120 288 176 "GuoCheng" "" } } } } { "d:/program files/altera/13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GuoCheng } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "I:/MyProject/TOP/" { { 0 { 0 ""} 0 12 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1420257559076 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ShuiWei " "Pin ShuiWei not assigned to an exact location on the device" {  } { { "d:/program files/altera/13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program files/altera/13/quartus/bin64/pin_planner.ppl" { ShuiWei } } } { "TOP.bdf" "" { Schematic "I:/MyProject/TOP/TOP.bdf" { { 176 120 288 192 "ShuiWei" "" } } } } { "d:/program files/altera/13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ShuiWei } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "I:/MyProject/TOP/" { { 0 { 0 ""} 0 13 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1420257559076 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "YuYue " "Pin YuYue not assigned to an exact location on the device" {  } { { "d:/program files/altera/13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program files/altera/13/quartus/bin64/pin_planner.ppl" { YuYue } } } { "TOP.bdf" "" { Schematic "I:/MyProject/TOP/TOP.bdf" { { 192 120 288 208 "YuYue" "" } } } } { "d:/program files/altera/13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { YuYue } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "I:/MyProject/TOP/" { { 0 { 0 ""} 0 14 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1420257559076 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Up " "Pin Up not assigned to an exact location on the device" {  } { { "d:/program files/altera/13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program files/altera/13/quartus/bin64/pin_planner.ppl" { Up } } } { "TOP.bdf" "" { Schematic "I:/MyProject/TOP/TOP.bdf" { { 208 120 288 224 "Up" "" } } } } { "d:/program files/altera/13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Up } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "I:/MyProject/TOP/" { { 0 { 0 ""} 0 15 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1420257559076 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Down " "Pin Down not assigned to an exact location on the device" {  } { { "d:/program files/altera/13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program files/altera/13/quartus/bin64/pin_planner.ppl" { Down } } } { "TOP.bdf" "" { Schematic "I:/MyProject/TOP/TOP.bdf" { { 224 120 288 240 "Down" "" } } } } { "d:/program files/altera/13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Down } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "I:/MyProject/TOP/" { { 0 { 0 ""} 0 16 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1420257559076 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MuoShi " "Pin MuoShi not assigned to an exact location on the device" {  } { { "d:/program files/altera/13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program files/altera/13/quartus/bin64/pin_planner.ppl" { MuoShi } } } { "TOP.bdf" "" { Schematic "I:/MyProject/TOP/TOP.bdf" { { 240 120 288 256 "MuoShi" "" } } } } { "d:/program files/altera/13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MuoShi } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "I:/MyProject/TOP/" { { 0 { 0 ""} 0 17 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1420257559076 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DianYuan " "Pin DianYuan not assigned to an exact location on the device" {  } { { "d:/program files/altera/13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program files/altera/13/quartus/bin64/pin_planner.ppl" { DianYuan } } } { "TOP.bdf" "" { Schematic "I:/MyProject/TOP/TOP.bdf" { { 256 120 288 272 "DianYuan" "" } } } } { "d:/program files/altera/13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DianYuan } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "I:/MyProject/TOP/" { { 0 { 0 ""} 0 18 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1420257559076 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "QiTing " "Pin QiTing not assigned to an exact location on the device" {  } { { "d:/program files/altera/13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program files/altera/13/quartus/bin64/pin_planner.ppl" { QiTing } } } { "TOP.bdf" "" { Schematic "I:/MyProject/TOP/TOP.bdf" { { 272 120 288 288 "QiTing" "" } } } } { "d:/program files/altera/13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { QiTing } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "I:/MyProject/TOP/" { { 0 { 0 ""} 0 19 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1420257559076 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Reset " "Pin Reset not assigned to an exact location on the device" {  } { { "d:/program files/altera/13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program files/altera/13/quartus/bin64/pin_planner.ppl" { Reset } } } { "TOP.bdf" "" { Schematic "I:/MyProject/TOP/TOP.bdf" { { 288 120 288 304 "Reset" "" } } } } { "d:/program files/altera/13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Reset } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "I:/MyProject/TOP/" { { 0 { 0 ""} 0 20 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1420257559076 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clk " "Pin clk not assigned to an exact location on the device" {  } { { "d:/program files/altera/13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program files/altera/13/quartus/bin64/pin_planner.ppl" { clk } } } { "TOP.bdf" "" { Schematic "I:/MyProject/TOP/TOP.bdf" { { -24 -232 -64 -8 "clk" "" } } } } { "d:/program files/altera/13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "I:/MyProject/TOP/" { { 0 { 0 ""} 0 21 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1420257559076 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CONTROLL " "Pin CONTROLL not assigned to an exact location on the device" {  } { { "d:/program files/altera/13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program files/altera/13/quartus/bin64/pin_planner.ppl" { CONTROLL } } } { "TOP.bdf" "" { Schematic "I:/MyProject/TOP/TOP.bdf" { { 392 928 1104 408 "CONTROLL" "" } } } } { "d:/program files/altera/13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CONTROLL } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "I:/MyProject/TOP/" { { 0 { 0 ""} 0 22 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1420257559076 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1420257559076 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "TOP.sdc " "Synopsys Design Constraints File file not found: 'TOP.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1420257559312 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1420257559312 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Fitter" 0 -1 1420257559312 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Fitter" 0 -1 1420257559313 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1420257559313 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1420257559313 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1420257559314 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1420257559360 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1420257559360 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1420257559360 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1420257559361 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1420257559361 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1420257559361 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1420257559361 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1420257559361 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1420257559361 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "12 unused 2.5V 10 2 0 " "Number of I/O pins in group: 12 (unused VREF, 2.5V VCCIO, 10 input, 2 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1420257559363 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1420257559363 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1420257559363 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "QL0 does not use undetermined 0 0 " "I/O bank number QL0 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  0 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1420257559364 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 1 7 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  7 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1420257559364 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3A does not use undetermined 0 2 " "I/O bank number 3A does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  2 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1420257559364 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 14 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  14 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1420257559364 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 12 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  12 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1420257559364 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 0 12 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  12 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1420257559364 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 14 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  14 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1420257559364 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8A does not use undetermined 0 2 " "I/O bank number 8A does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  2 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1420257559364 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 5 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  5 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1420257559364 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "9 does not use undetermined 4 0 " "I/O bank number 9 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  0 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1420257559364 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1420257559364 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1420257559364 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1420257559380 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1420257560394 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1420257560446 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1420257560454 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1420257560620 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1420257560620 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1420257561861 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X0_Y21 X10_Y31 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y21 to location X10_Y31" {  } { { "loc" "" { Generic "I:/MyProject/TOP/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y21 to location X10_Y31"} { { 11 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y21 to location X10_Y31"} 0 21 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1420257562293 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1420257562293 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1420257562399 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1420257562401 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Quartus II" 0 -1 1420257562401 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1420257562401 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.03 " "Total time spent on timing analysis during the Fitter is 0.03 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1420257562406 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1420257562511 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1420257562706 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1420257562826 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1420257563009 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1420257563427 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "I:/MyProject/TOP/output_files/TOP.fit.smsg " "Generated suppressed messages file I:/MyProject/TOP/output_files/TOP.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1420257563868 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "942 " "Peak virtual memory: 942 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1420257564354 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jan 03 11:59:24 2015 " "Processing ended: Sat Jan 03 11:59:24 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1420257564354 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1420257564354 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1420257564354 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1420257564354 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1420257565513 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1420257565514 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jan 03 11:59:25 2015 " "Processing started: Sat Jan 03 11:59:25 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1420257565514 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1420257565514 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off TOP -c TOP " "Command: quartus_asm --read_settings_files=off --write_settings_files=off TOP -c TOP" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1420257565514 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1420257566337 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1420257566363 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "484 " "Peak virtual memory: 484 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1420257566762 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jan 03 11:59:26 2015 " "Processing ended: Sat Jan 03 11:59:26 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1420257566762 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1420257566762 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1420257566762 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1420257566762 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1420257567405 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1420257567996 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1420257567997 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jan 03 11:59:27 2015 " "Processing started: Sat Jan 03 11:59:27 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1420257567997 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1420257567997 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta TOP -c TOP " "Command: quartus_sta TOP -c TOP" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1420257567997 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1420257568138 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1420257568248 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Quartus II" 0 -1 1420257568305 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Quartus II" 0 -1 1420257568305 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "TOP.sdc " "Synopsys Design Constraints File file not found: 'TOP.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1420257568655 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1420257568655 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Quartus II" 0 -1 1420257568655 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Quartus II" 0 -1 1420257568656 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Quartus II" 0 -1 1420257568656 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Quartus II" 0 -1 1420257568656 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1420257568657 ""}
{ "Info" "ISTA_NO_CLOCKS_TO_REPORT" "" "No clocks to report" {  } {  } 0 332159 "No clocks to report" 0 0 "Quartus II" 0 -1 1420257568661 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Quartus II" 0 0 1420257568665 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1420257568666 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1420257568678 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1420257568682 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1420257568688 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1420257568692 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1420257568697 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Quartus II" 0 0 1420257568715 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1420257568748 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1420257569552 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1420257569626 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Quartus II" 0 -1 1420257569626 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Quartus II" 0 -1 1420257569626 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Quartus II" 0 -1 1420257569626 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1420257569627 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1420257569638 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1420257569644 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1420257569649 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1420257569656 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1420257569662 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Quartus II" 0 0 1420257569680 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1420257569913 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Quartus II" 0 -1 1420257569914 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Quartus II" 0 -1 1420257569914 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Quartus II" 0 -1 1420257569914 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1420257569919 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1420257569923 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1420257569927 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1420257569932 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1420257569936 ""}
{ "Info" "ISTA_UCP_CONSTRAINED" "setup " "Design is fully constrained for setup requirements" {  } {  } 0 332101 "Design is fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1420257570497 ""}
{ "Info" "ISTA_UCP_CONSTRAINED" "hold " "Design is fully constrained for hold requirements" {  } {  } 0 332101 "Design is fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1420257570497 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "479 " "Peak virtual memory: 479 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1420257570557 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jan 03 11:59:30 2015 " "Processing ended: Sat Jan 03 11:59:30 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1420257570557 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1420257570557 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1420257570557 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1420257570557 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 64 s " "Quartus II Full Compilation was successful. 0 errors, 64 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1420257571275 ""}
