{"vcs1":{"timestamp_begin":1731405620.827625707, "rt":2.34, "ut":0.97, "st":0.27}}
{"vcselab":{"timestamp_begin":1731405623.244839693, "rt":2.08, "ut":0.29, "st":0.14}}
{"link":{"timestamp_begin":1731405625.391766967, "rt":0.35, "ut":0.12, "st":0.15}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1731405620.233441912}
{"VCS_COMP_START_TIME": 1731405620.233441912}
{"VCS_COMP_END_TIME": 1731405627.933401261}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j4 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +define+SAMPLE +notimingchecks"}
{"vcs1": {"peak_mem": 336352}}
{"stitch_vcselab": {"peak_mem": 231596}}
