--------------------------------------------------------------------------------
Release 13.4 Trace  (lin64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.

/CMC/tools/xilinx/13.4/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3
-s 5 -n 3 -fastpaths -xml PingPong.twx PingPong.ncd -o PingPong.twr
PingPong.pcf -ucf PingPong.ucf

Design file:              PingPong.ncd
Physical constraint file: PingPong.pcf
Device,package,speed:     xc3s500e,fg320,-5 (PRODUCTION 1.27 2012-01-07)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock Clk
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
SW0         |    4.690(R)|   -0.155(R)|Clk_BUFGP         |   0.000|
SW1         |    5.832(R)|    0.073(R)|Clk_BUFGP         |   0.000|
SW2         |    5.389(R)|    0.349(R)|Clk_BUFGP         |   0.000|
------------+------------+------------+------------------+--------+

Clock Clk to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
DAC_CLK     |    7.516(R)|Clk_BUFGP         |   0.000|
VGA_Blue<0> |    8.127(R)|Clk_BUFGP         |   0.000|
VGA_Blue<1> |    8.127(R)|Clk_BUFGP         |   0.000|
VGA_Blue<2> |    8.650(R)|Clk_BUFGP         |   0.000|
VGA_Blue<3> |    8.229(R)|Clk_BUFGP         |   0.000|
VGA_Blue<4> |    8.712(R)|Clk_BUFGP         |   0.000|
VGA_Blue<5> |    8.559(R)|Clk_BUFGP         |   0.000|
VGA_Blue<6> |    8.586(R)|Clk_BUFGP         |   0.000|
VGA_Blue<7> |    8.559(R)|Clk_BUFGP         |   0.000|
VGA_Green<0>|    8.948(R)|Clk_BUFGP         |   0.000|
VGA_Green<1>|    7.891(R)|Clk_BUFGP         |   0.000|
VGA_Green<2>|    8.375(R)|Clk_BUFGP         |   0.000|
VGA_Green<3>|    8.174(R)|Clk_BUFGP         |   0.000|
VGA_Green<4>|    8.861(R)|Clk_BUFGP         |   0.000|
VGA_Green<5>|    8.216(R)|Clk_BUFGP         |   0.000|
VGA_Green<6>|    8.458(R)|Clk_BUFGP         |   0.000|
VGA_Green<7>|    8.458(R)|Clk_BUFGP         |   0.000|
VGA_Red<0>  |    8.602(R)|Clk_BUFGP         |   0.000|
VGA_Red<1>  |    8.213(R)|Clk_BUFGP         |   0.000|
VGA_Red<2>  |    8.120(R)|Clk_BUFGP         |   0.000|
VGA_Red<3>  |    8.326(R)|Clk_BUFGP         |   0.000|
VGA_Red<4>  |    8.073(R)|Clk_BUFGP         |   0.000|
VGA_Red<5>  |    8.175(R)|Clk_BUFGP         |   0.000|
VGA_Red<6>  |    8.443(R)|Clk_BUFGP         |   0.000|
VGA_Red<7>  |    8.680(R)|Clk_BUFGP         |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock Clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
Clk            |    9.168|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Tue Nov 28 11:52:28 2023 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 383 MB



