============================================================
   Tang Dynasty, V5.6.59063
   Copyright (c) 2012-2022 Anlogic
   Executable = C:/Anlogic/TD5.6.59063/bin/td.exe
   Built at =   12:45:13 Sep  6 2022
   Run by =     Administrator
   Run Date =   Sun Oct 30 16:26:12 2022

   Run on =     WIN-25FR57M34TT
============================================================
RUN-1002 : start command "open_project ov2640_sdram.prj"
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file ../../al_ip/ip_pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../al_ip/ip_pll.v(93)
HDL-1007 : analyze verilog file ../../al_ip/softfifo.v
HDL-1007 : analyze verilog file ../../al_ip/fifo_1.v
HDL-1007 : analyze verilog file ../../al_ip/fifo_2.v
HDL-1007 : analyze verilog file ../../RTL/camera_init.v
HDL-1007 : undeclared symbol 'clk_div', assumed default net type 'wire' in ../../RTL/camera_init.v(74)
HDL-1007 : analyze verilog file ../../RTL/camera_reader.v
HDL-1007 : analyze verilog file ../../RTL/i2c_module.v
HDL-1007 : analyze verilog file ../../RTL/Sdram_Control_4Port/command.v
HDL-1007 : analyze included file ../../RTL/Sdram_Control_4Port/Sdram_Params.h in ../../RTL/Sdram_Control_4Port/command.v(27)
HDL-1007 : back to file '../../RTL/Sdram_Control_4Port/command.v' in ../../RTL/Sdram_Control_4Port/command.v(27)
HDL-1007 : analyze verilog file ../../RTL/Sdram_Control_4Port/control_interface.v
HDL-1007 : analyze included file ../../RTL/Sdram_Control_4Port/Sdram_Params.h in ../../RTL/Sdram_Control_4Port/control_interface.v(21)
HDL-1007 : back to file '../../RTL/Sdram_Control_4Port/control_interface.v' in ../../RTL/Sdram_Control_4Port/control_interface.v(21)
HDL-1007 : analyze verilog file ../../RTL/Sdram_Control_4Port/sdr_data_path.v
HDL-1007 : analyze included file ../../RTL/Sdram_Control_4Port/Sdram_Params.h in ../../RTL/Sdram_Control_4Port/sdr_data_path.v(10)
HDL-1007 : back to file '../../RTL/Sdram_Control_4Port/sdr_data_path.v' in ../../RTL/Sdram_Control_4Port/sdr_data_path.v(10)
HDL-1007 : analyze verilog file ../../RTL/Sdram_Control_4Port/Sdram_Control_4Port.v
HDL-1007 : analyze included file ../../RTL/Sdram_Control_4Port/Sdram_Params.h in ../../RTL/Sdram_Control_4Port/Sdram_Control_4Port.v(49)
HDL-1007 : back to file '../../RTL/Sdram_Control_4Port/Sdram_Control_4Port.v' in ../../RTL/Sdram_Control_4Port/Sdram_Control_4Port.v(49)
HDL-1007 : analyze verilog file ../../RTL/Sdram_Control_4Port/Sdram_RD_FIFO.v
HDL-5007 WARNING: 'clk' is not declared in ../../RTL/Sdram_Control_4Port/Sdram_RD_FIFO.v(44)
HDL-1007 : analyze verilog file ../../RTL/Sdram_Control_4Port/Sdram_WR_FIFO.v
HDL-1007 : analyze verilog file ../../al_ip/sdram.v
HDL-1007 : analyze verilog file ../../RTL/Driver.v
HDL-1007 : analyze verilog file ../../RTL/RGBYCbCr.v
HDL-1007 : analyze verilog file ../../RTL/image_process.v
HDL-5007 WARNING: identifier 'post_img_cb' is used before its declaration in ../../RTL/image_process.v(51)
HDL-5007 WARNING: identifier 'post_img_cb' is used before its declaration in ../../RTL/image_process.v(55)
HDL-5007 WARNING: identifier 'post_frame_clken' is used before its declaration in ../../RTL/image_process.v(61)
HDL-5007 WARNING: identifier 'skin_img' is used before its declaration in ../../RTL/image_process.v(62)
HDL-5007 WARNING: identifier 'post_frame_clken' is used before its declaration in ../../RTL/image_process.v(65)
HDL-5007 WARNING: identifier 'skin_img' is used before its declaration in ../../RTL/image_process.v(66)
HDL-5007 WARNING: identifier 'post1_frame_clken' is used before its declaration in ../../RTL/image_process.v(72)
HDL-5007 WARNING: identifier 'post1_img_Y' is used before its declaration in ../../RTL/image_process.v(73)
HDL-5007 WARNING: identifier 'post1_frame_clken' is used before its declaration in ../../RTL/image_process.v(76)
HDL-5007 WARNING: identifier 'post1_img_Y' is used before its declaration in ../../RTL/image_process.v(77)
HDL-5007 Similar messages will be suppressed.
HDL-1007 : analyze verilog file ../../RTL/test_camera.v
HDL-1007 : analyze verilog file ../../RTL/Mode_Switch.v
HDL-1007 : analyze verilog file ../../RTL/image_select.v
HDL-1007 : undeclared symbol 'row_flag', assumed default net type 'wire' in ../../RTL/image_select.v(54)
HDL-1007 : analyze verilog file ../../RTL/Median_Gray.v
HDL-5007 WARNING: identifier 'mid_value' is used before its declaration in ../../RTL/Median_Gray.v(20)
HDL-1007 : analyze verilog file ../../RTL/three_martix.v
HDL-5007 WARNING: empty statement in sequential block in ../../RTL/three_martix.v(235)
HDL-5007 WARNING: empty statement in sequential block in ../../RTL/three_martix.v(234)
HDL-1007 : analyze verilog file ../../RTL/Median_Filter_3X3.v
HDL-1007 : analyze verilog file ../../RTL/Sort3.v
HDL-1007 : analyze verilog file ../../RTL/Sobel_Process.v
HDL-1007 : undeclared symbol 'csi_pclk', assumed default net type 'wire' in ../../RTL/Sobel_Process.v(48)
HDL-5007 WARNING: identifier 'sobel_value' is used before its declaration in ../../RTL/Sobel_Process.v(23)
HDL-1007 : analyze verilog file ../../RTL/Caculate_Sobel.v
HDL-5007 WARNING: identifier 'matrix_frame_vsync_r' is used before its declaration in ../../RTL/Caculate_Sobel.v(110)
HDL-5007 WARNING: identifier 'matrix_frame_href_r' is used before its declaration in ../../RTL/Caculate_Sobel.v(111)
HDL-5007 WARNING: identifier 'matrix_frame_clken_r' is used before its declaration in ../../RTL/Caculate_Sobel.v(112)
HDL-1007 : analyze verilog file ../../RTL/Erosion_Detector.v
HDL-1007 : analyze verilog file ../../RTL/Dilation_Detector.v
HDL-5007 WARNING: redeclaration of ANSI port 'post_img_Bit4' is not allowed in ../../RTL/Dilation_Detector.v(79)
HDL-1007 : undeclared symbol 'post_frame_href', assumed default net type 'wire' in ../../RTL/Dilation_Detector.v(109)
HDL-1007 : analyze verilog file ../../RTL/Gesture_detech.v
HDL-1007 : analyze verilog file ../../RTL/vga_display.v
HDL-5007 WARNING: 'clk' is not declared in ../../RTL/Sdram_Control_4Port/Sdram_RD_FIFO.v(44)
RUN-1001 : Project manager successfully analyzed 30 source files.
RUN-1002 : start command "import_device eagle_s20.db -package EG4S20BG256"
ARC-1001 : Device Initialization.
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :            OPTION            |          IO          |   SETTING   
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :   cso_b/cclk/mosi/miso/dout  |  T3/R11/T10/P10/S11  |    gpio    
ARC-1001 :             done             |         P13          |    gpio    
ARC-1001 :           program_b          |          T2          |  dedicate  
ARC-1001 :        tdi/tms/tck/tdo       |   C12/A15/C14/E14    |  dedicate  
ARC-1001 : ------------------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db ../syn_1/ov2640_sdram_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.59063.
RUN-1001 : Database version number 46140.
RUN-1001 : Import flow parameters
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.59063 , DB_VERSION=46140
RUN-1002 : start command "read_sdc"
USR-1002 : read_sdc file_name -help -h -eco
RUN-1002 : start command "get_regs */primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs */sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  5 -datapath_only"
RUN-1002 : start command "get_regs */primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs */sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 5"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_regs */primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs */sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  5 -datapath_only"
RUN-1002 : start command "get_regs */primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs */sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  5 -datapath_only"
RUN-1002 : start command "get_regs */primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs */sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  5 -datapath_only"
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[9](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[9]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[8](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[8]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[7](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[7]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[6](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[6]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[5](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[5]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[4](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[4]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[3](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[3]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[2](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[2]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[1](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[1]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[0](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[0]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[9](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[9]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[8](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[8]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[7](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[7]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[6](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[6]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[5](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[5]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[4](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[4]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[3](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[3]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[2](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[2]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[1](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[1]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[0](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[0]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[9](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[9]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[8](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[8]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[7](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[7]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[6](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[6]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[5](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[5]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[4](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[4]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[3](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[3]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[2](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[2]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[1](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[1]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[0](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[0]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[9](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[9]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[8](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[8]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[7](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[7]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[6](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[6]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[5](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[5]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[4](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[4]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[3](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[3]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[2](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[2]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[1](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[1]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[0](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[0]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[9](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[9]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[8](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[8]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[7](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[7]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[6](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[6]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[5](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[5]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[4](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[4]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[3](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[3]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[2](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[2]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[1](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[1]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[0](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[0]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[9](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[9]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[8](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[8]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[7](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[7]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[6](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[6]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[5](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[5]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[4](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[4]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[3](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[3]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[2](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[2]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[1](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[1]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[0](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[0]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[9](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[9]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[8](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[8]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[7](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[7]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[6](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[6]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[5](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[5]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[4](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[4]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[3](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[3]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[2](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[2]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[1](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[1]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[0](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[0]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[9](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[9]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[8](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[8]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[7](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[7]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[6](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[6]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[5](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[5]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[4](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[4]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[3](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[3]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[2](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[2]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[1](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[1]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[0](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[0]_syn_3)
RUN-1104 : Import SDC file  finished, there are 80 nets kept by constraints.
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD5.6.59063/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Place Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :      detailed_place     |     on     |        on        |        
RUN-1001 :          effort         |   medium   |      medium      |        
RUN-1001 :         fix_hold        |    off     |       off        |        
RUN-1001 :       legalization      |    ori     |       ori        |        
RUN-1001 :      new_spreading      |     on     |        on        |        
RUN-1001 :        opt_timing       |   medium   |      medium      |        
RUN-1001 :   post_clock_route_opt  |    off     |       off        |        
RUN-1001 :       pr_strategy       |     1      |        1         |        
RUN-1001 :        relaxation       |    1.00    |       1.00       |        
RUN-1001 :         retiming        |    off     |       off        |        
RUN-1001 : --------------------------------------------------------------
PHY-3001 : Placer runs in 16 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model test_camera
SYN-5055 WARNING: The kept net u_pll/clk3_out will be merged to another kept net clk_cam
SYN-5055 WARNING: The kept net u_camera_reader/clk will be merged to another kept net clk_cam
SYN-5055 WARNING: The kept net figuredata[19] will be merged to another kept net u_image_process/figuredata[19]
SYN-5055 WARNING: The kept net figuredata[18] will be merged to another kept net u_image_process/figuredata[18]
SYN-5055 WARNING: The kept net figuredata[17] will be merged to another kept net u_image_process/figuredata[17]
SYN-5055 WARNING: The kept net figuredata[16] will be merged to another kept net u_image_process/figuredata[16]
SYN-5055 WARNING: The kept net figuredata[15] will be merged to another kept net u_image_process/figuredata[15]
SYN-5055 WARNING: The kept net figuredata[14] will be merged to another kept net u_image_process/figuredata[14]
SYN-5055 WARNING: The kept net figuredata[13] will be merged to another kept net u_image_process/figuredata[13]
SYN-5055 WARNING: The kept net figuredata[12] will be merged to another kept net u_image_process/figuredata[12]
SYN-5055 Similar messages will be suppressed.
RUN-1002 : start command "phys_opt -simplify_lut"
SYN-4016 : Net Sdram_Control_4Port/CTRL_CLK driven by BUFG (294 clock/control pins, 1 other pins).
SYN-4027 : Net Sdram_Control_4Port/SDRAM_CLK is clkc1 of pll u_pll/pll_inst.
SYN-4027 : Net vga_clk_dup_1 is clkc2 of pll u_pll/pll_inst.
SYN-4027 : Net clk_cam is clkc3 of pll u_pll/pll_inst.
SYN-4027 : Net u_camera_init/u_i2c_write/clk is clkc4 of pll u_pll/pll_inst.
SYN-4019 : Net clk_24m_dup_1 is refclk of pll u_pll/pll_inst.
SYN-4020 : Net clk_24m_dup_1 is fbclk of pll u_pll/pll_inst.
SYN-4024 : Net "u_image_process/u_Median_Gray_3/u_three_martix/csi_pclk" drives clk pins.
SYN-4024 : Net "u_camera_init/divider2[8]" drives clk pins.
SYN-4024 : Net "u_camera_init/divider2[7]" drives clk pins.
SYN-4024 : Net "u_image_select/mode[3]_syn_26" drives clk pins.
SYN-4024 : Net "u_image_process/wrreq" drives clk pins.
SYN-4025 : Tag rtl::Net Sdram_Control_4Port/CTRL_CLK as clock net
SYN-4025 : Tag rtl::Net Sdram_Control_4Port/SDRAM_CLK as clock net
SYN-4025 : Tag rtl::Net clk_24m_dup_1 as clock net
SYN-4025 : Tag rtl::Net clk_cam as clock net
SYN-4025 : Tag rtl::Net u_camera_init/divider2[7] as clock net
SYN-4025 : Tag rtl::Net u_camera_init/divider2[8] as clock net
SYN-4025 : Tag rtl::Net u_camera_init/u_i2c_write/clk as clock net
SYN-4025 : Tag rtl::Net u_image_process/u_Median_Gray_3/u_three_martix/csi_pclk as clock net
SYN-4025 : Tag rtl::Net u_image_process/wrreq as clock net
SYN-4025 : Tag rtl::Net u_image_select/mode[3]_syn_26 as clock net
SYN-4025 : Tag rtl::Net vga_clk_dup_1 as clock net
SYN-4026 : Tagged 11 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net u_camera_init/divider2[8] to drive 32 clock pins.
SYN-4015 : Create BUFG instance for clk Net u_camera_init/divider2[7] to drive 18 clock pins.
SYN-4015 : Create BUFG instance for clk Net u_image_select/mode[3]_syn_26 to drive 17 clock pins.
SYN-4015 : Create BUFG instance for clk Net u_image_process/wrreq to drive 16 clock pins.
PHY-1001 : Populate physical database on model test_camera.
RUN-1001 : There are total 5709 instances
RUN-0007 : 2263 luts, 1999 seqs, 836 mslices, 437 lslices, 144 pads, 14 brams, 7 dsps
RUN-1001 : There are total 6858 nets
RUN-6004 WARNING: There are 2 nets with only 1 pin.
RUN-1001 : 4689 nets have 2 pins
RUN-1001 : 1382 nets have [3 - 5] pins
RUN-1001 : 622 nets have [6 - 10] pins
RUN-1001 : 88 nets have [11 - 20] pins
RUN-1001 : 68 nets have [21 - 99] pins
RUN-1001 : 7 nets have 100+ pins
RUN-1001 : Report Control nets information:
RUN-1001 : DFF Distribution
RUN-1001 : ----------------------------------
RUN-1001 :   CE   |  SSR  |  ASR  |  DFF Count  
RUN-1001 : ----------------------------------
RUN-1001 :   No   |  No   |  No   |     85      
RUN-1001 :   No   |  No   |  Yes  |    1296     
RUN-1001 :   No   |  Yes  |  No   |     34      
RUN-1001 :   Yes  |  No   |  No   |     65      
RUN-1001 :   Yes  |  No   |  Yes  |     495     
RUN-1001 :   Yes  |  Yes  |  No   |     24      
RUN-1001 : ----------------------------------
RUN-0007 : Control Group Statistic
RUN-0007 : ---------------------------
RUN-0007 :   #CLK  |  #CE  |  #SSR/ASR  
RUN-0007 : ---------------------------
RUN-0007 :    59   |  35   |    101     
RUN-0007 : ---------------------------
RUN-0007 : Control Set = 194
PHY-3001 : Initial placement ...
PHY-3001 : design contains 5707 instances, 2263 luts, 1999 seqs, 1273 slices, 241 macros(1272 instances: 835 mslices 437 lslices)
PHY-3001 : Huge net cam_rst_dup_27 with 1599 pins
PHY-0007 : Cell area utilization is 24%
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 21, tpin num: 26906, tnet num: 6856, tinst num: 5707, tnode num: 33385, tedge num: 44582.
TMR-2508 : Levelizing timing graph completed, there are 291 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.120829s wall, 1.125000s user + 0.000000s system = 1.125000s CPU (100.4%)

RUN-1004 : used memory is 259 MB, reserved memory is 237 MB, peak memory is 259 MB
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 6856 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.252301s wall, 1.265625s user + 0.000000s system = 1.265625s CPU (101.1%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 1.69477e+06
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 5707.
PHY-3001 : End clustering;  0.000028s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 24%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 1.14506e+06, overlap = 47.25
PHY-3002 : Step(2): len = 963995, overlap = 57.7188
PHY-3002 : Step(3): len = 580901, overlap = 69.4062
PHY-3002 : Step(4): len = 524362, overlap = 93.8438
PHY-3002 : Step(5): len = 402508, overlap = 104.219
PHY-3002 : Step(6): len = 362282, overlap = 134.875
PHY-3002 : Step(7): len = 323518, overlap = 152.406
PHY-3002 : Step(8): len = 298061, overlap = 178.188
PHY-3002 : Step(9): len = 260164, overlap = 214.469
PHY-3002 : Step(10): len = 233983, overlap = 224.969
PHY-3002 : Step(11): len = 224818, overlap = 238.719
PHY-3002 : Step(12): len = 205425, overlap = 250.031
PHY-3002 : Step(13): len = 190134, overlap = 276.875
PHY-3002 : Step(14): len = 176304, overlap = 289.625
PHY-3002 : Step(15): len = 169567, overlap = 286.281
PHY-3002 : Step(16): len = 160669, overlap = 298.031
PHY-3002 : Step(17): len = 155003, overlap = 311.344
PHY-3002 : Step(18): len = 148973, overlap = 327.688
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.17476e-05
PHY-3002 : Step(19): len = 166799, overlap = 235.812
PHY-3002 : Step(20): len = 174477, overlap = 228.031
PHY-3002 : Step(21): len = 161695, overlap = 208.281
PHY-3002 : Step(22): len = 162853, overlap = 211.375
PHY-3002 : Step(23): len = 161313, overlap = 209.625
PHY-3002 : Step(24): len = 161499, overlap = 203.625
PHY-3002 : Step(25): len = 157595, overlap = 188.719
PHY-3002 : Step(26): len = 152687, overlap = 181.094
PHY-3002 : Step(27): len = 150887, overlap = 186.312
PHY-3002 : Step(28): len = 144723, overlap = 183.938
PHY-3002 : Step(29): len = 140869, overlap = 168.188
PHY-3002 : Step(30): len = 139286, overlap = 172.375
PHY-3002 : Step(31): len = 133051, overlap = 173
PHY-3002 : Step(32): len = 131617, overlap = 169.281
PHY-3002 : Step(33): len = 129125, overlap = 170.469
PHY-3002 : Step(34): len = 127934, overlap = 166.969
PHY-3002 : Step(35): len = 124466, overlap = 169.375
PHY-3002 : Step(36): len = 121555, overlap = 169.281
PHY-3002 : Step(37): len = 119587, overlap = 164.75
PHY-3002 : Step(38): len = 118361, overlap = 164.031
PHY-3002 : Step(39): len = 116207, overlap = 163.188
PHY-3002 : Step(40): len = 114865, overlap = 152
PHY-3002 : Step(41): len = 113501, overlap = 146.875
PHY-3002 : Step(42): len = 112456, overlap = 143.125
PHY-3002 : Step(43): len = 111909, overlap = 142.625
PHY-3002 : Step(44): len = 109884, overlap = 142
PHY-3002 : Step(45): len = 109523, overlap = 148.594
PHY-3002 : Step(46): len = 109643, overlap = 149.438
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 2.34952e-05
PHY-3002 : Step(47): len = 109524, overlap = 151.062
PHY-3002 : Step(48): len = 109556, overlap = 149.875
PHY-3002 : Step(49): len = 109978, overlap = 149.562
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 4.69905e-05
PHY-3002 : Step(50): len = 110216, overlap = 150.688
PHY-3002 : Step(51): len = 110272, overlap = 150.531
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 9.3981e-05
PHY-3002 : Step(52): len = 112143, overlap = 150.594
PHY-3002 : Step(53): len = 114416, overlap = 145.688
PHY-3002 : Step(54): len = 115792, overlap = 136.281
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000153979
PHY-3002 : Step(55): len = 115210, overlap = 136.344
PHY-3002 : Step(56): len = 117358, overlap = 130.312
PHY-3002 : Step(57): len = 117819, overlap = 130.594
PHY-3002 : Step(58): len = 123169, overlap = 137.531
PHY-3002 : Step(59): len = 124473, overlap = 136.875
PHY-3002 : Step(60): len = 122808, overlap = 132.594
PHY-3002 : Step(61): len = 122654, overlap = 132.438
PHY-3002 : Step(62): len = 123540, overlap = 132.25
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.000285108
PHY-3002 : Step(63): len = 124971, overlap = 127.594
PHY-3002 : Step(64): len = 124987, overlap = 126
PHY-3002 : Step(65): len = 124371, overlap = 130.875
PHY-3002 : Step(66): len = 124345, overlap = 131.062
PHY-3002 : Step(67): len = 124906, overlap = 128.75
PHY-3002 : Step(68): len = 125110, overlap = 128.781
PHY-3002 : Step(69): len = 125477, overlap = 122.344
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.016476s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (94.8%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 30%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 6856 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.125621s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (99.5%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 3.50073e-06
PHY-3002 : Step(70): len = 128134, overlap = 210.25
PHY-3002 : Step(71): len = 128731, overlap = 215.75
PHY-3002 : Step(72): len = 122841, overlap = 215.531
PHY-3002 : Step(73): len = 123119, overlap = 220.594
PHY-3002 : Step(74): len = 120220, overlap = 218.938
PHY-3002 : Step(75): len = 120143, overlap = 219.562
PHY-3002 : Step(76): len = 118666, overlap = 227.875
PHY-3002 : Step(77): len = 116647, overlap = 231.031
PHY-3002 : Step(78): len = 116625, overlap = 230.531
PHY-3002 : Step(79): len = 116716, overlap = 231.406
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 7.00147e-06
PHY-3002 : Step(80): len = 116791, overlap = 222.344
PHY-3002 : Step(81): len = 117270, overlap = 222.656
PHY-3002 : Step(82): len = 117731, overlap = 215.875
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.40029e-05
PHY-3002 : Step(83): len = 120379, overlap = 197.5
PHY-3002 : Step(84): len = 120765, overlap = 197.562
PHY-3002 : Step(85): len = 126908, overlap = 185.344
PHY-3002 : Step(86): len = 123965, overlap = 183.281
PHY-3002 : Step(87): len = 123927, overlap = 185.344
PHY-3002 : Step(88): len = 123392, overlap = 190.406
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 2.80059e-05
PHY-3002 : Step(89): len = 126366, overlap = 189.094
PHY-3002 : Step(90): len = 127278, overlap = 188.656
PHY-3002 : Step(91): len = 131382, overlap = 176.219
PHY-3002 : Step(92): len = 134378, overlap = 168.281
PHY-3002 : Step(93): len = 133571, overlap = 138.844
PHY-3002 : Step(94): len = 127356, overlap = 173.719
PHY-3002 : Step(95): len = 127227, overlap = 174.219
PHY-3002 : Step(96): len = 124682, overlap = 173.969
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 5.60117e-05
PHY-3002 : Step(97): len = 126118, overlap = 173.969
PHY-3002 : Step(98): len = 126403, overlap = 173.906
PHY-3002 : Step(99): len = 127444, overlap = 171.531
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000112023
PHY-3002 : Step(100): len = 129083, overlap = 155.719
PHY-3002 : Step(101): len = 129083, overlap = 155.719
PHY-3002 : Step(102): len = 129327, overlap = 151.656
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.000224047
PHY-3002 : Step(103): len = 133572, overlap = 125.625
PHY-3002 : Step(104): len = 134396, overlap = 125.625
PHY-3002 : Step(105): len = 135680, overlap = 118.094
PHY-3002 : Step(106): len = 135543, overlap = 123.719
PHY-3002 : Step(107): len = 135026, overlap = 128
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.000448094
PHY-3002 : Step(108): len = 134418, overlap = 127.531
PHY-3002 : Step(109): len = 132696, overlap = 127.062
PHY-3002 : Step(110): len = 132165, overlap = 124.656
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.000896188
PHY-3002 : Step(111): len = 131822, overlap = 124.719
PHY-3002 : Step(112): len = 131701, overlap = 124.25
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 0.00179238
PHY-3002 : Step(113): len = 131717, overlap = 124.219
PHY-3002 : Step(114): len = 131713, overlap = 124.156
PHY-3001 : :::10::: Try harder cell spreading with beta_ = 0.00358475
PHY-3002 : Step(115): len = 131816, overlap = 123.844
PHY-3002 : Step(116): len = 131842, overlap = 124.469
PHY-3001 : :::11::: Try harder cell spreading with beta_ = 0.0071695
PHY-3002 : Step(117): len = 131980, overlap = 124.688
PHY-3002 : Step(118): len = 132089, overlap = 123.594
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 30%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 6856 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.125913s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (99.3%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.88298e-05
PHY-3002 : Step(119): len = 134974, overlap = 329.906
PHY-3002 : Step(120): len = 136345, overlap = 321.25
PHY-3002 : Step(121): len = 136859, overlap = 297.062
PHY-3002 : Step(122): len = 137333, overlap = 293.75
PHY-3002 : Step(123): len = 134939, overlap = 286.062
PHY-3002 : Step(124): len = 134756, overlap = 286.219
PHY-3002 : Step(125): len = 133498, overlap = 269.875
PHY-3002 : Step(126): len = 132131, overlap = 269.219
PHY-3002 : Step(127): len = 132108, overlap = 274.219
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 3.76596e-05
PHY-3002 : Step(128): len = 136725, overlap = 248.188
PHY-3002 : Step(129): len = 136725, overlap = 248.188
PHY-3002 : Step(130): len = 135470, overlap = 243.125
PHY-3002 : Step(131): len = 135451, overlap = 242.562
PHY-3002 : Step(132): len = 136124, overlap = 227.875
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 7.53193e-05
PHY-3002 : Step(133): len = 139456, overlap = 213.688
PHY-3002 : Step(134): len = 139982, overlap = 208.219
PHY-3002 : Step(135): len = 144479, overlap = 200.438
PHY-3002 : Step(136): len = 146235, overlap = 187.938
PHY-3002 : Step(137): len = 144254, overlap = 188.625
PHY-3002 : Step(138): len = 144180, overlap = 185.562
PHY-3002 : Step(139): len = 142898, overlap = 181.156
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000150639
PHY-3002 : Step(140): len = 145007, overlap = 170.375
PHY-3002 : Step(141): len = 145415, overlap = 171.5
PHY-3002 : Step(142): len = 147398, overlap = 155.406
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000301277
PHY-3002 : Step(143): len = 148722, overlap = 147.156
PHY-3002 : Step(144): len = 149369, overlap = 139.812
PHY-3002 : Step(145): len = 151129, overlap = 136.469
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000602554
PHY-3002 : Step(146): len = 152124, overlap = 132.594
PHY-3002 : Step(147): len = 152401, overlap = 133.094
PHY-3002 : Step(148): len = 153632, overlap = 130.125
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.00104834
PHY-3002 : Step(149): len = 154255, overlap = 128.312
PHY-3002 : Step(150): len = 154986, overlap = 122.812
PHY-3002 : Step(151): len = 155961, overlap = 118.781
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.00184099
PHY-3002 : Step(152): len = 156219, overlap = 115.844
PHY-3002 : Step(153): len = 156581, overlap = 111.781
PHY-3002 : Step(154): len = 157506, overlap = 112.281
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 21, tpin num: 26906, tnet num: 6856, tinst num: 5707, tnode num: 33385, tedge num: 44582.
TMR-2508 : Levelizing timing graph completed, there are 291 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.167493s wall, 1.156250s user + 0.000000s system = 1.156250s CPU (99.0%)

RUN-1004 : used memory is 253 MB, reserved memory is 232 MB, peak memory is 265 MB
OPT-1001 : Total overflow 343.03 peak overflow 2.91
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
RUN-1001 : Building simple global routing graph ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 0/6858.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 185176, over cnt = 853(2%), over = 3342, worst = 20
PHY-1001 : End global iterations;  0.391680s wall, 0.640625s user + 0.078125s system = 0.718750s CPU (183.5%)

PHY-1001 : Congestion index: top1 = 44.94, top5 = 35.31, top10 = 29.93, top15 = 26.23.
PHY-1001 : End incremental global routing;  0.491610s wall, 0.734375s user + 0.078125s system = 0.812500s CPU (165.3%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 6856 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.159585s wall, 0.156250s user + 0.015625s system = 0.171875s CPU (107.7%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.762706s wall, 1.000000s user + 0.093750s system = 1.093750s CPU (143.4%)

OPT-1001 : Current memory(MB): used = 291, reserve = 270, peak = 291.
OPT-1001 : Start global optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 5066/6858.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 185176, over cnt = 853(2%), over = 3342, worst = 20
PHY-1002 : len = 204640, over cnt = 579(1%), over = 1473, worst = 15
PHY-1002 : len = 214112, over cnt = 217(0%), over = 494, worst = 12
PHY-1002 : len = 219024, over cnt = 64(0%), over = 101, worst = 6
PHY-1002 : len = 220640, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.428869s wall, 0.562500s user + 0.000000s system = 0.562500s CPU (131.2%)

PHY-1001 : Congestion index: top1 = 38.25, top5 = 32.70, top10 = 28.88, top15 = 26.18.
OPT-1001 : End congestion update;  0.521470s wall, 0.656250s user + 0.000000s system = 0.656250s CPU (125.8%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 6856 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.122239s wall, 0.109375s user + 0.015625s system = 0.125000s CPU (102.3%)

OPT-0007 : Start: WNS 4470 TNS 0 NUM_FEPS 0
OPT-1001 : End global optimization;  0.643852s wall, 0.765625s user + 0.015625s system = 0.781250s CPU (121.3%)

OPT-1001 : Current memory(MB): used = 296, reserve = 275, peak = 296.
OPT-1001 : End physical optimization;  2.625073s wall, 3.109375s user + 0.140625s system = 3.250000s CPU (123.8%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 2263 LUT to BLE ...
SYN-4008 : Packed 2263 LUT and 1047 SEQ to BLE.
SYN-4003 : Packing 952 remaining SEQ's ...
SYN-4005 : Packed 577 SEQ with LUT/SLICE
SYN-4006 : 810 single LUT's are left
SYN-4006 : 375 single SEQ's are left
SYN-4011 : Packing model "test_camera" (AL_USER_NORMAL) with 2638/5093 primitive instances ...
PHY-3001 : End packing;  0.261643s wall, 0.265625s user + 0.000000s system = 0.265625s CPU (101.5%)

PHY-1001 : Populate physical database on model test_camera.
RUN-1001 : There are total 2929 instances
RUN-1001 : 1377 mslices, 1378 lslices, 144 pads, 14 brams, 7 dsps
RUN-1001 : There are total 5874 nets
RUN-6004 WARNING: There are 2 nets with only 1 pin.
RUN-1001 : 3662 nets have 2 pins
RUN-1001 : 1410 nets have [3 - 5] pins
RUN-1001 : 644 nets have [6 - 10] pins
RUN-1001 : 81 nets have [11 - 20] pins
RUN-1001 : 68 nets have [21 - 99] pins
RUN-1001 : 7 nets have 100+ pins
PHY-3001 : design contains 2927 instances, 2755 slices, 241 macros(1272 instances: 835 mslices 437 lslices)
PHY-3001 : Cell area utilization is 34%
PHY-3001 : After packing: Len = 159260, Over = 169.75
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 34%
PHY-3001 : Update timing in Manhattan mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 21, tpin num: 23458, tnet num: 5872, tinst num: 2927, tnode num: 28163, tedge num: 40572.
TMR-2508 : Levelizing timing graph completed, there are 289 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.233292s wall, 1.234375s user + 0.000000s system = 1.234375s CPU (100.1%)

RUN-1004 : used memory is 301 MB, reserved memory is 282 MB, peak memory is 301 MB
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 5872 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.353785s wall, 1.359375s user + 0.000000s system = 1.359375s CPU (100.4%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.49774e-05
PHY-3002 : Step(155): len = 154519, overlap = 172.25
PHY-3002 : Step(156): len = 152895, overlap = 172.25
PHY-3002 : Step(157): len = 149584, overlap = 183.75
PHY-3002 : Step(158): len = 147390, overlap = 188.25
PHY-3002 : Step(159): len = 146854, overlap = 189.75
PHY-3002 : Step(160): len = 146418, overlap = 191.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 4.99548e-05
PHY-3002 : Step(161): len = 148504, overlap = 187.25
PHY-3002 : Step(162): len = 149372, overlap = 186.25
PHY-3002 : Step(163): len = 151748, overlap = 180.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 9.99096e-05
PHY-3002 : Step(164): len = 156160, overlap = 166
PHY-3002 : Step(165): len = 157135, overlap = 163.5
PHY-3002 : Step(166): len = 160649, overlap = 148
PHY-3002 : Step(167): len = 161735, overlap = 144.5
PHY-3002 : Step(168): len = 163206, overlap = 132.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.317010s wall, 0.218750s user + 0.484375s system = 0.703125s CPU (221.8%)

PHY-3001 : Trial Legalized: Len = 203994
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 33%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 5872 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.110607s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (98.9%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000165416
PHY-3002 : Step(169): len = 192027, overlap = 14
PHY-3002 : Step(170): len = 182147, overlap = 43.25
PHY-3002 : Step(171): len = 178430, overlap = 51.5
PHY-3002 : Step(172): len = 176610, overlap = 53
PHY-3002 : Step(173): len = 175741, overlap = 57.5
PHY-3002 : Step(174): len = 174915, overlap = 60.25
PHY-3002 : Step(175): len = 174683, overlap = 61.5
PHY-3002 : Step(176): len = 174476, overlap = 61.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000330832
PHY-3002 : Step(177): len = 175813, overlap = 61.25
PHY-3002 : Step(178): len = 176440, overlap = 61
PHY-3002 : Step(179): len = 177213, overlap = 58
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000661665
PHY-3002 : Step(180): len = 178274, overlap = 58
PHY-3002 : Step(181): len = 178892, overlap = 57
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.008868s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 190795, Over = 0
PHY-3001 : Spreading special nets. 37 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.020353s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (153.5%)

PHY-3001 : 52 instances has been re-located, deltaX = 12, deltaY = 38, maxDist = 2.
PHY-3001 : Final: Len = 191696, Over = 0
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 21, tpin num: 23458, tnet num: 5872, tinst num: 2927, tnode num: 28163, tedge num: 40572.
TMR-2508 : Levelizing timing graph completed, there are 289 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.279013s wall, 1.281250s user + 0.000000s system = 1.281250s CPU (100.2%)

RUN-1004 : used memory is 297 MB, reserved memory is 278 MB, peak memory is 305 MB
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 234/5874.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 236096, over cnt = 691(1%), over = 1171, worst = 8
PHY-1002 : len = 241056, over cnt = 412(1%), over = 598, worst = 6
PHY-1002 : len = 246728, over cnt = 104(0%), over = 143, worst = 6
PHY-1002 : len = 248128, over cnt = 15(0%), over = 15, worst = 1
PHY-1002 : len = 248256, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.730576s wall, 1.031250s user + 0.109375s system = 1.140625s CPU (156.1%)

PHY-1001 : Congestion index: top1 = 34.61, top5 = 29.82, top10 = 26.95, top15 = 25.01.
PHY-1001 : End incremental global routing;  0.864357s wall, 1.171875s user + 0.109375s system = 1.281250s CPU (148.2%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 5872 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.150957s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (103.5%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  1.128432s wall, 1.437500s user + 0.109375s system = 1.546875s CPU (137.1%)

OPT-1001 : Current memory(MB): used = 306, reserve = 287, peak = 306.
OPT-1001 : Start path based optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 4984/5874.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 248256, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.028695s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (108.9%)

PHY-1001 : Congestion index: top1 = 34.61, top5 = 29.82, top10 = 26.95, top15 = 25.01.
OPT-1001 : End congestion update;  0.131784s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (94.9%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 5872 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.111279s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (98.3%)

OPT-0007 : Start: WNS 4345 TNS 0 NUM_FEPS 0
OPT-1001 : End path based optimization;  0.243200s wall, 0.234375s user + 0.000000s system = 0.234375s CPU (96.4%)

OPT-1001 : Current memory(MB): used = 308, reserve = 289, peak = 308.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 5872 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.114138s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (109.5%)

OPT-1001 : Start pin optimization...
OPT-1001 : skip pin optimization...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 4984/5874.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 248256, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.027935s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (111.9%)

PHY-1001 : Congestion index: top1 = 34.61, top5 = 29.82, top10 = 26.95, top15 = 25.01.
PHY-1001 : End incremental global routing;  0.131079s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (95.4%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 5872 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.142461s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (98.7%)

RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 4984/5874.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 248256, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.028913s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (108.1%)

PHY-1001 : Congestion index: top1 = 34.61, top5 = 29.82, top10 = 26.95, top15 = 25.01.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 5872 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.108576s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (100.7%)

RUN-1001 : QoR Analysis:
OPT-0007 :   WNS 4345 TNS 0 NUM_FEPS 0
RUN-1001 :   No local congestion issue, and most congested 1% tile average routing util is 34.172414
RUN-1001 :   Top critical paths
OPT-1001 : End physical optimization;  3.330425s wall, 3.734375s user + 0.109375s system = 3.843750s CPU (115.4%)

RUN-1003 : finish command "place" in  16.597239s wall, 29.515625s user + 8.093750s system = 37.609375s CPU (226.6%)

RUN-1004 : used memory is 284 MB, reserved memory is 264 MB, peak memory is 309 MB
RUN-1002 : start command "export_db ov2640_sdram_place.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD5.6.59063/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Route Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  |  Note  
RUN-1001 : -------------------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      |        
RUN-1001 :     fix_hold     |    off     |       off        |        
RUN-1001 :    opt_timing    |   medium   |      medium      |        
RUN-1001 :   phy_sim_model  |    off     |       off        |        
RUN-1001 :     priority     |   timing   |      timing      |        
RUN-1001 :     swap_pin     |     on     |        on        |        
RUN-1001 : -------------------------------------------------------
PHY-1001 : Route runs in 16 thread(s)
RUN-1001 : There are total 2929 instances
RUN-1001 : 1377 mslices, 1378 lslices, 144 pads, 14 brams, 7 dsps
RUN-1001 : There are total 5874 nets
RUN-6004 WARNING: There are 2 nets with only 1 pin.
RUN-1001 : 3662 nets have 2 pins
RUN-1001 : 1410 nets have [3 - 5] pins
RUN-1001 : 644 nets have [6 - 10] pins
RUN-1001 : 81 nets have [11 - 20] pins
RUN-1001 : 68 nets have [21 - 99] pins
RUN-1001 : 7 nets have 100+ pins
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 21, tpin num: 23458, tnet num: 5872, tinst num: 2927, tnode num: 28163, tedge num: 40572.
TMR-2508 : Levelizing timing graph completed, there are 289 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.257212s wall, 1.265625s user + 0.000000s system = 1.265625s CPU (100.7%)

RUN-1004 : used memory is 304 MB, reserved memory is 286 MB, peak memory is 336 MB
PHY-1001 : 1377 mslices, 1378 lslices, 144 pads, 14 brams, 7 dsps
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 5872 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Start global routing, caller is route ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 233312, over cnt = 694(1%), over = 1178, worst = 9
PHY-1002 : len = 238368, over cnt = 420(1%), over = 619, worst = 6
PHY-1002 : len = 243248, over cnt = 134(0%), over = 198, worst = 5
PHY-1002 : len = 245600, over cnt = 8(0%), over = 11, worst = 3
PHY-1002 : len = 245728, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.759409s wall, 1.078125s user + 0.125000s system = 1.203125s CPU (158.4%)

PHY-1001 : Congestion index: top1 = 34.76, top5 = 29.69, top10 = 26.80, top15 = 24.87.
PHY-1001 : End global routing;  0.885234s wall, 1.187500s user + 0.140625s system = 1.328125s CPU (150.0%)

PHY-1001 : Start detail routing ...
PHY-1001 : Current memory(MB): used = 342, reserve = 323, peak = 342.
PHY-1001 : Detailed router is running in normal mode.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_24m_dup_1 will be routed on clock mesh
PHY-1001 : net clk_cam will be routed on clock mesh
PHY-1001 : net vga_clk_dup_1 will be routed on clock mesh
PHY-1001 : clock net Sdram_Control_4Port/CTRL_CLK will be merged with clock u_pll/clk0_buf
PHY-1001 : net Sdram_Control_4Port/SDRAM_CLK will be routed on clock mesh
PHY-1001 : clock net u_image_select/mode[3]_syn_28 will be merged with clock u_image_select/mode[3]_syn_26
PHY-1001 : clock net u_camera_init/divider2[8]_syn_4 will be merged with clock u_camera_init/divider2[8]
PHY-1001 : clock net u_camera_init/divider2[7]_syn_2 will be merged with clock u_camera_init/divider2[7]
PHY-1001 : net u_camera_init/u_i2c_write/clk will be routed on clock mesh
PHY-5010 WARNING: Net u_image_process/out_img_imy[1] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_image_process/out_img_imy[0] is skipped due to 0 input or output
PHY-1001 : clock net u_image_process/wrreq_syn_2 will be merged with clock u_image_process/wrreq
PHY-1001 : net u_image_process/u_Median_Gray_3/u_three_martix/csi_pclk will be routed on clock mesh
PHY-5010 WARNING: Net u_image_process/out_img_imy[1] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_image_process/out_img_imy[0] is skipped due to 0 input or output
PHY-1001 : Current memory(MB): used = 595, reserve = 580, peak = 595.
PHY-1001 : End build detailed router design. 3.941192s wall, 3.859375s user + 0.046875s system = 3.906250s CPU (99.1%)

PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Clock net routing.....
PHY-1001 : Routed 0% nets.
PHY-1022 : len = 69800, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End initial clock net routed; 4.165751s wall, 4.171875s user + 0.000000s system = 4.171875s CPU (100.1%)

PHY-1001 : Current memory(MB): used = 628, reserve = 614, peak = 628.
PHY-1001 : End phase 1; 4.172176s wall, 4.171875s user + 0.000000s system = 4.171875s CPU (100.0%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Initial routing.....
PHY-1001 : Routed 20% nets.
PHY-1001 : Routed 25% nets.
PHY-1001 : Routed 27% nets.
PHY-1001 : Routed 31% nets.
PHY-1001 : Routed 38% nets.
PHY-1001 : Patch 2509 net; 2.022845s wall, 2.000000s user + 0.000000s system = 2.000000s CPU (98.9%)

PHY-1022 : len = 649936, over cnt = 258(0%), over = 258, worst = 1, crit = 0
PHY-1001 : Current memory(MB): used = 632, reserve = 618, peak = 632.
PHY-1001 : End initial routed; 6.936535s wall, 10.953125s user + 0.062500s system = 11.015625s CPU (158.8%)

PHY-1001 : Update timing.....
PHY-1001 : 0/4772(0%) critical/total net(s).
RUN-1001 : ------------------------------------------
RUN-1001 :   Type   |    WNS(ns)    |  TNS(ns)  |  FEP  
RUN-1001 : ------------------------------------------
RUN-1001 :   Setup  |     3.643     |   0.000   |   0   
RUN-1001 :   Hold   |  2147483.647  |   0.000   |   0   
RUN-1001 : ------------------------------------------
PHY-1001 : End update timing; 1.540680s wall, 1.546875s user + 0.000000s system = 1.546875s CPU (100.4%)

PHY-1001 : Current memory(MB): used = 638, reserve = 623, peak = 638.
PHY-1001 : End phase 2; 8.477281s wall, 12.500000s user + 0.062500s system = 12.562500s CPU (148.2%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Optimize timing.....
PHY-1022 : len = 649936, over cnt = 258(0%), over = 258, worst = 1, crit = 0
PHY-1001 : End optimize timing; 0.020624s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (151.5%)

PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 646816, over cnt = 58(0%), over = 58, worst = 1, crit = 0
PHY-1001 : End DR Iter 1; 0.178480s wall, 0.265625s user + 0.000000s system = 0.265625s CPU (148.8%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1022 : len = 646520, over cnt = 3(0%), over = 3, worst = 1, crit = 0
PHY-1001 : End DR Iter 2; 0.105989s wall, 0.156250s user + 0.062500s system = 0.218750s CPU (206.4%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1022 : len = 646536, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 3; 0.053471s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (87.7%)

PHY-1001 : Update timing.....
PHY-1001 : 0/4772(0%) critical/total net(s).
RUN-1001 : ------------------------------------------
RUN-1001 :   Type   |    WNS(ns)    |  TNS(ns)  |  FEP  
RUN-1001 : ------------------------------------------
RUN-1001 :   Setup  |     3.643     |   0.000   |   0   
RUN-1001 :   Hold   |  2147483.647  |   0.000   |   0   
RUN-1001 : ------------------------------------------
PHY-1001 : End update timing; 1.544393s wall, 1.546875s user + 0.000000s system = 1.546875s CPU (100.2%)

PHY-1001 : Commit to database.....
PHY-1001 : 55 feed throughs used by 44 nets
PHY-1001 : End commit to database; 0.697175s wall, 0.687500s user + 0.000000s system = 0.687500s CPU (98.6%)

PHY-1001 : Current memory(MB): used = 668, reserve = 654, peak = 668.
PHY-1001 : End phase 3; 2.771898s wall, 2.906250s user + 0.062500s system = 2.968750s CPU (107.1%)

PHY-1003 : Routed, final wirelength = 646536
PHY-1001 : Current memory(MB): used = 669, reserve = 656, peak = 669.
PHY-1001 : End export database. 0.019987s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (78.2%)

PHY-1001 : End detail routing;  19.657774s wall, 23.734375s user + 0.171875s system = 23.906250s CPU (121.6%)

RUN-1003 : finish command "route" in  22.045440s wall, 26.421875s user + 0.312500s system = 26.734375s CPU (121.3%)

RUN-1004 : used memory is 605 MB, reserved memory is 592 MB, peak memory is 669 MB
RUN-1002 : start command "report_area -io_info -file ov2640_sdram_phy.area"
RUN-1001 : standard
***Report Model: test_camera Device: EG4S20BG256***

IO Statistics
#IO                        89
  #input                   29
  #output                  59
  #inout                    1

Utilization Statistics
#lut                     4900   out of  19600   25.00%
#reg                     2002   out of  19600   10.21%
#le                      5273
  #lut only              3271   out of   5273   62.03%
  #reg only               373   out of   5273    7.07%
  #lut&reg               1629   out of   5273   30.89%
#dsp                        7   out of     29   24.14%
#bram                      12   out of     64   18.75%
  #bram9k                   0
  #fifo9k                  12
#bram32k                    2   out of     16   12.50%
#pad                       89   out of    188   47.34%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        1   out of      4   25.00%
#gclk                      11   out of     16   68.75%

Clock Resource Statistics
Index     ClockNet                                                   Type               DriverType         Driver                                                            Fanout
#1        u_image_process/u_Median_Gray_3/u_three_martix/csi_pclk    GCLK               io                 cam_pclk_syn_9.di                                                 868
#2        u_pll/clk0_buf                                             GCLK               pll                u_pll/pll_inst.clkc0                                              185
#3        vga_clk_dup_1                                              GCLK               pll                u_pll/pll_inst.clkc2                                              42
#4        u_camera_init/divider2[8]                                  GCLK               lslice             u_camera_init/add2_syn_56.q1                                      23
#5        u_camera_init/u_i2c_write/clk                              GCLK               pll                u_pll/pll_inst.clkc4                                              23
#6        u_camera_init/divider2[7]                                  GCLK               lslice             u_camera_init/add2_syn_56.q0                                      16
#7        u_image_select/mode[3]_syn_26                              GCLK               lslice             u_image_process/u_Median_Gray_2/u_three_martix/reg16_syn_47.f0    13
#8        u_image_process/wrreq                                      GCLK               mslice             u_image_process/u_RGBYCbCr/reg7_syn_24.f0                         10
#9        clk_24m_dup_1                                              GCLK               io                 clk_24m_syn_2.di                                                  7
#10       Sdram_Control_4Port/SDRAM_CLK                              GCLK               pll                u_pll/pll_inst.clkc1                                              0
#11       clk_cam                                                    GCLK               pll                u_pll/pll_inst.clkc3                                              0


Detailed IO Report

     Name        Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
   Switch[5]       INPUT         P6        LVCMOS25          N/A          PULLUP      NONE    
   Switch[4]       INPUT         M6        LVCMOS25          N/A          PULLUP      NONE    
   Switch[3]       INPUT         T6        LVCMOS25          N/A          PULLUP      NONE    
   Switch[2]       INPUT         T5        LVCMOS25          N/A          PULLUP      NONE    
   Switch[1]       INPUT         R5        LVCMOS25          N/A          PULLUP      NONE    
   Switch[0]       INPUT         T4        LVCMOS25          N/A          PULLUP      NONE    
  cam_data[7]      INPUT        H13        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[6]      INPUT        G16        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[5]      INPUT        H16        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[4]      INPUT        G14        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[3]      INPUT        K15        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[2]      INPUT        K16        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[1]      INPUT        J16        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[0]      INPUT        H15        LVCMOS33          N/A          PULLUP      NONE    
   cam_href        INPUT        F15        LVCMOS33          N/A          PULLUP      NONE    
   cam_pclk        INPUT        K12        LVCMOS33          N/A          PULLUP      NONE    
   cam_vsync       INPUT        E15        LVCMOS33          N/A          PULLUP      NONE    
    clk_24m        INPUT        K14        LVCMOS33          N/A          PULLUP      NONE    
     rst_n         INPUT        G11        LVCMOS33          N/A          PULLUP      NONE    
    Led[15]       OUTPUT        T13        LVCMOS25           8            NONE       NONE    
    Led[14]       OUTPUT        T12        LVCMOS25           8            NONE       NONE    
    Led[13]       OUTPUT        R12        LVCMOS25           8            NONE       NONE    
    Led[12]       OUTPUT         M7        LVCMOS25           8            NONE       NONE    
    Led[11]       OUTPUT         T9        LVCMOS25           8            NONE       NONE    
    Led[10]       OUTPUT         T8        LVCMOS25           8            NONE       NONE    
    Led[9]        OUTPUT         T7        LVCMOS25           8            NONE       NONE    
    Led[8]        OUTPUT         R7        LVCMOS25           8            NONE       NONE    
    Led[7]        OUTPUT         P5        LVCMOS25           8            NONE       NONE    
    Led[6]        OUTPUT         N5        LVCMOS25           8            NONE       NONE    
    Led[5]        OUTPUT         P4        LVCMOS25           8            NONE       NONE    
    Led[4]        OUTPUT         M5        LVCMOS25           8            NONE       NONE    
    Led[3]        OUTPUT         N4        LVCMOS25           8            NONE       NONE    
    Led[2]        OUTPUT         N3        LVCMOS25           8            NONE       NONE    
    Led[1]        OUTPUT         M4        LVCMOS25           8            NONE       NONE    
    Led[0]        OUTPUT         M3        LVCMOS25           8            NONE       NONE    
   cam_pwdn       OUTPUT        F14        LVCMOS33           8            NONE       NONE    
    cam_rst       OUTPUT        F13        LVCMOS33           8            NONE       NONE    
   cam_soic       OUTPUT        D16        LVCMOS33           8           PULLUP      NONE    
   cam_xclk       OUTPUT        J12        LVCMOS33           8            NONE       NONE    
   vga_b[7]       OUTPUT         C1        LVCMOS25           8            NONE       NONE    
   vga_b[6]       OUTPUT         D1        LVCMOS25           8            NONE       NONE    
   vga_b[5]       OUTPUT         E2        LVCMOS25           8            NONE       NONE    
   vga_b[4]       OUTPUT         G3        LVCMOS25           8            NONE       NONE    
   vga_b[3]       OUTPUT         E1        LVCMOS25           8            NONE       NONE    
   vga_b[2]       OUTPUT         F2        LVCMOS25           8            NONE       NONE    
   vga_b[1]       OUTPUT         F1        LVCMOS25           8            NONE       NONE    
   vga_b[0]       OUTPUT         G1        LVCMOS25           8            NONE       NONE    
    vga_clk       OUTPUT         H2        LVCMOS25           8            NONE       NONE    
   vga_g[7]       OUTPUT         H5        LVCMOS25           8            NONE       NONE    
   vga_g[6]       OUTPUT         H1        LVCMOS25           8            NONE       NONE    
   vga_g[5]       OUTPUT         J6        LVCMOS25           8            NONE       NONE    
   vga_g[4]       OUTPUT         H3        LVCMOS25           8            NONE       NONE    
   vga_g[3]       OUTPUT         J1        LVCMOS25           8            NONE       NONE    
   vga_g[2]       OUTPUT         K1        LVCMOS25           8            NONE       NONE    
   vga_g[1]       OUTPUT         K2        LVCMOS25           8            NONE       NONE    
   vga_g[0]       OUTPUT         L1        LVCMOS25           8            NONE       NONE    
   vga_hsync      OUTPUT         J3        LVCMOS25           8            NONE       NONE    
   vga_r[7]       OUTPUT         K6        LVCMOS25           8            NONE       NONE    
   vga_r[6]       OUTPUT         K3        LVCMOS25           8            NONE       NONE    
   vga_r[5]       OUTPUT         K5        LVCMOS25           8            NONE       NONE    
   vga_r[4]       OUTPUT         L4        LVCMOS25           8            NONE       NONE    
   vga_r[3]       OUTPUT         M1        LVCMOS25           8            NONE       NONE    
   vga_r[2]       OUTPUT         M2        LVCMOS25           8            NONE       NONE    
   vga_r[1]       OUTPUT         L3        LVCMOS25           8            NONE       NONE    
   vga_r[0]       OUTPUT         L5        LVCMOS25           8            NONE       NONE    
   vga_vsync      OUTPUT         J4        LVCMOS25           8            NONE       NONE    
   cam_soid        INOUT        D14        LVCMOS33           8           PULLUP      NONE    

Report Hierarchy Area:
+---------------------------------------------------------------------------------------------------------------------------------------+
|Instance                              |Module                                     |le     |lut     |ripple  |seq     |bram    |dsp     |
+---------------------------------------------------------------------------------------------------------------------------------------+
|top                                   |test_camera                                |5273   |3627    |1273    |2002    |14      |7       |
|  Sdram_Control_4Port                 |Sdram_Control_4Port                        |713    |479     |132     |396     |2       |0       |
|    command1                          |command                                    |49     |49      |0       |41      |0       |0       |
|    control1                          |control_interface                          |94     |65      |24      |46      |0       |0       |
|    data_path1                        |sdr_data_path                              |14     |14      |0       |0       |0       |0       |
|    read_fifo1                        |Sdram_RD_FIFO                              |133    |61      |18      |107     |1       |0       |
|      dcfifo_component                |softfifo                                   |133    |61      |18      |107     |1       |0       |
|        ram_inst                      |ram_infer_softfifo                         |0      |0       |0       |0       |1       |0       |
|        rd_to_wr_cross_inst           |fifo_cross_domain_addr_process_al_softfifo |39     |19      |0       |39      |0       |0       |
|        wr_to_rd_cross_inst           |fifo_cross_domain_addr_process_al_softfifo |36     |21      |0       |36      |0       |0       |
|    sdram1                            |sdram                                      |2      |2       |0       |1       |0       |0       |
|    write_fifo1                       |Sdram_WR_FIFO                              |122    |72      |18      |96      |1       |0       |
|      dcfifo_component                |softfifo                                   |122    |72      |18      |96      |1       |0       |
|        ram_inst                      |ram_infer_softfifo                         |0      |0       |0       |0       |1       |0       |
|        rd_to_wr_cross_inst           |fifo_cross_domain_addr_process_al_softfifo |35     |18      |0       |35      |0       |0       |
|        wr_to_rd_cross_inst           |fifo_cross_domain_addr_process_al_softfifo |31     |24      |0       |31      |0       |0       |
|  u_Mode_Switch                       |Mode_Switch                                |11     |11      |0       |9       |0       |0       |
|  u_cam_vga_out                       |Driver                                     |150    |86      |64      |25      |0       |0       |
|  u_camera_init                       |camera_init                                |562    |542     |9       |91      |0       |0       |
|    u_i2c_write                       |i2c_module                                 |160    |160     |0       |49      |0       |0       |
|  u_camera_reader                     |camera_reader                              |82     |56      |17      |46      |0       |0       |
|  u_image_process                     |image_process                              |3475   |2241    |983     |1347    |12      |7       |
|    u_Dilation_Detector               |Dilation_Detector                          |170    |124     |45      |79      |2       |0       |
|      u_three_martix_4                |three_martix                               |158    |112     |45      |67      |2       |0       |
|        u_fifo_1                      |fifo_1                                     |4      |4       |0       |2       |1       |0       |
|        u_fifo_2                      |fifo_2                                     |4      |4       |0       |2       |1       |0       |
|    u_Erosion_Detector                |Erosion_Detector                           |178    |123     |45      |82      |2       |0       |
|      u_three_martix_3                |three_martix                               |167    |114     |45      |72      |2       |0       |
|        u_fifo_1                      |fifo_1                                     |3      |3       |0       |1       |1       |0       |
|        u_fifo_2                      |fifo_2                                     |3      |3       |0       |1       |1       |0       |
|    u_Gesture_detech                  |Gesture_detech                             |948    |668     |252     |253     |0       |3       |
|    u_Median_Gray                     |Median_Gray                                |152    |103     |45      |60      |2       |0       |
|      u_Median_Filter_3X3_8Bit_median |Median_Filter_3X3                          |6      |6       |0       |6       |0       |0       |
|      u_three_martix                  |three_martix                               |146    |97      |45      |54      |2       |0       |
|        u_fifo_1                      |fifo_1                                     |0      |0       |0       |0       |1       |0       |
|        u_fifo_2                      |fifo_2                                     |0      |0       |0       |0       |1       |0       |
|    u_Median_Gray_2                   |Median_Gray                                |718    |417     |235     |290     |2       |0       |
|      u_Median_Filter_3X3_8Bit_median |Median_Filter_3X3                          |489    |299     |190     |148     |0       |0       |
|        u_Sort3_1                     |Sort3                                      |82     |52      |30      |33      |0       |0       |
|        u_Sort3_2                     |Sort3                                      |86     |56      |30      |29      |0       |0       |
|        u_Sort3_3                     |Sort3                                      |82     |52      |30      |26      |0       |0       |
|        u_Sort3_4                     |Sort3                                      |50     |30      |20      |16      |0       |0       |
|        u_Sort3_5                     |Sort3                                      |70     |40      |30      |18      |0       |0       |
|        u_Sort3_6                     |Sort3                                      |48     |28      |20      |9       |0       |0       |
|        u_Sort3_7                     |Sort3                                      |71     |41      |30      |17      |0       |0       |
|      u_three_martix                  |three_martix                               |229    |118     |45      |142     |2       |0       |
|        u_fifo_1                      |fifo_1                                     |0      |0       |0       |0       |1       |0       |
|        u_fifo_2                      |fifo_2                                     |0      |0       |0       |0       |1       |0       |
|    u_Median_Gray_3                   |Median_Gray                                |720    |437     |235     |256     |2       |0       |
|      u_Median_Filter_3X3_8Bit_median |Median_Filter_3X3                          |491    |301     |190     |122     |0       |0       |
|        u_Sort3_1                     |Sort3                                      |84     |54      |30      |28      |0       |0       |
|        u_Sort3_2                     |Sort3                                      |84     |54      |30      |24      |0       |0       |
|        u_Sort3_3                     |Sort3                                      |85     |55      |30      |27      |0       |0       |
|        u_Sort3_4                     |Sort3                                      |48     |28      |20      |12      |0       |0       |
|        u_Sort3_5                     |Sort3                                      |70     |40      |30      |8       |0       |0       |
|        u_Sort3_6                     |Sort3                                      |50     |30      |20      |12      |0       |0       |
|        u_Sort3_7                     |Sort3                                      |70     |40      |30      |11      |0       |0       |
|      u_three_martix                  |three_martix                               |229    |136     |45      |134     |2       |0       |
|        u_fifo_1                      |fifo_1                                     |0      |0       |0       |0       |1       |0       |
|        u_fifo_2                      |fifo_2                                     |0      |0       |0       |0       |1       |0       |
|    u_RGBYCbCr                        |RGBYCbCr                                   |75     |26      |14      |47      |0       |4       |
|    u_Sobel_Process                   |Sobel_Process                              |349    |211     |92      |160     |2       |0       |
|      u_Caculate_Sobel                |Caculate_Sobel                             |150    |101     |47      |54      |0       |0       |
|      u_three_martix_2                |three_martix                               |199    |110     |45      |106     |2       |0       |
|        u_fifo_1                      |fifo_1                                     |3      |3       |0       |0       |1       |0       |
|        u_fifo_2                      |fifo_2                                     |4      |4       |0       |1       |1       |0       |
|  u_image_select                      |image_select                               |156    |122     |34      |58      |0       |0       |
|  u_pll                               |ip_pll                                     |0      |0       |0       |0       |0       |0       |
|  u_vga_display                       |vga_display                                |78     |56      |22      |27      |0       |0       |
+---------------------------------------------------------------------------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout     Nets  
    #1          1       3593  
    #2          2       632   
    #3          3       533   
    #4          4       197   
    #5        5-10      651   
    #6        11-50     125   
    #7       51-100      11   
    #8       101-500     1    
    #9        >500       1    
  Average     2.82            

RUN-1002 : start command "export_db ov2640_sdram_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1002 : start command "export_bid ov2640_sdram_inst.bid"
RUN-1002 : start command "bitgen -bit ov2640_sdram.bit"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 16 threads.
BIT-1002 : Init instances completely, inst num: 2927
BIT-1002 : Init pips with 16 threads.
BIT-1002 : Init pips completely, net num: 5874, pip num: 51889
BIT-1002 : Init feedthrough with 16 threads.
BIT-1002 : Init feedthrough completely, num: 55
BIT-1003 : Multithreading accelaration with 16 threads.
BIT-1003 : Generate bitstream completely, there are 2287 valid insts, and 162156 bits set as '1'.
BIT-1004 : the usercode register value: 00000000000100110000000000000000
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file ov2640_sdram.bit.
RUN-1003 : finish command "bitgen -bit ov2640_sdram.bit" in  4.923816s wall, 53.468750s user + 0.484375s system = 53.953125s CPU (1095.8%)

RUN-1004 : used memory is 623 MB, reserved memory is 612 MB, peak memory is 793 MB
RUN-1002 : start command "backup_run_log run.log ../.logs/phy_1/td_20221030_162612.log"
