{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1715274034259 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Shell Quartus Prime " "Running Quartus Prime Shell" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1715274034265 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 09 20:00:34 2024 " "Processing started: Thu May 09 20:00:34 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1715274034265 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Shell" 0 -1 1715274034265 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sh --archive -all_revisions -output \"D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/course project/Part 2/Lab_NIOSII_3/Lab3/Lab3.qar\" Lab3 " "Command: quartus_sh --archive -all_revisions -output \"D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/course project/Part 2/Lab_NIOSII_3/Lab3/Lab3.qar\" Lab3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Shell" 0 -1 1715274034265 ""}
{ "Info" "IQEXE_START_BANNER_TCL_ARGS" "-qar -all_revisions -output \{D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/course project/Part 2/Lab_NIOSII_3/Lab3/Lab3.qar\} Lab3 " "Quartus(args): -qar -all_revisions -output \{D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/course project/Part 2/Lab_NIOSII_3/Lab3/Lab3.qar\} Lab3" {  } {  } 0 0 "Quartus(args): %1!s!" 0 0 "Shell" 0 -1 1715274034265 ""}
{ "Info" "0" "" "qar.tcl version #1" {  } {  } 0 0 "qar.tcl version #1" 0 0 "Shell" 0 0 1715274034359 ""}
{ "Info" "0" "" "Including '-use_file_set basic' by default" {  } {  } 0 0 "Including '-use_file_set basic' by default" 0 0 "Shell" 0 0 1715274034494 ""}
{ "Info" "0" "" "All project revisions will be stored in common archive D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/course project/Part 2/Lab_NIOSII_3/Lab3/Lab3.qar" {  } {  } 0 0 "All project revisions will be stored in common archive D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/course project/Part 2/Lab_NIOSII_3/Lab3/Lab3.qar" 0 0 "Shell" 0 0 1715274034494 ""}
{ "Info" "0" "" "Initializing files for 'Lab3' revision" {  } {  } 0 0 "Initializing files for 'Lab3' revision" 0 0 "Shell" 0 0 1715274034633 ""}
{ "Info" "0" "" "File Set 'Source control' contains:" { { "Info" "0" "" "Project source and settings files" {  } {  } 0 0 "Project source and settings files" 0 0 "0" 0 0 1715274034651 ""} { "Info" "0" "" "Automatically detected source files" {  } {  } 0 0 "Automatically detected source files" 0 0 "0" 0 0 1715274034651 ""}  } {  } 0 0 "File Set 'Source control' contains:" 0 0 "Shell" 0 0 1715274034651 ""}
{ "Warning" "0" "" "Hierarchical Platform Designer systems and custom IP components(_hw.tcl and associated files) are not archived by the Quartus Archiver" {  } {  } 0 0 "Hierarchical Platform Designer systems and custom IP components(_hw.tcl and associated files) are not archived by the Quartus Archiver" 0 0 "Shell" 0 0 1715274034772 ""}
{ "Info" "0" "" "Archive will store files relative to the closest common parent directory" {  } {  } 0 0 "Archive will store files relative to the closest common parent directory" 0 0 "Shell" 0 0 1715274034867 ""}
{ "Info" "IPRJ_ARC_TCL_TCL_USING_COMMON_DIR" "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/course project/Part 2/Lab_NIOSII_3/Lab3/ " "Using common directory D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/course project/Part 2/Lab_NIOSII_3/Lab3/" {  } {  } 0 13213 "Using common directory %1!s!" 0 0 "Shell" 0 -1 1715274034897 ""}
{ "Info" "0" "" "----------------------------------------------------------" {  } {  } 0 0 "----------------------------------------------------------" 0 0 "Shell" 0 0 1715274034939 ""}
{ "Info" "0" "" "----------------------------------------------------------" {  } {  } 0 0 "----------------------------------------------------------" 0 0 "Shell" 0 0 1715274034939 ""}
{ "Info" "0" "" "Generated archive 'D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/course project/Part 2/Lab_NIOSII_3/Lab3/Lab3.qar'" {  } {  } 0 0 "Generated archive 'D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/course project/Part 2/Lab_NIOSII_3/Lab3/Lab3.qar'" 0 0 "Shell" 0 0 1715274034939 ""}
{ "Info" "0" "" "----------------------------------------------------------" {  } {  } 0 0 "----------------------------------------------------------" 0 0 "Shell" 0 0 1715274034939 ""}
{ "Info" "0" "" "----------------------------------------------------------" {  } {  } 0 0 "----------------------------------------------------------" 0 0 "Shell" 0 0 1715274034939 ""}
{ "Info" "IQEXE_TCL_SCRIPT_STATUS" "d:/intelfpga/18.1/quartuslitesetup/quartus/common/tcl/apps/qpm/qar.tcl " "Evaluation of Tcl script d:/intelfpga/18.1/quartuslitesetup/quartus/common/tcl/apps/qpm/qar.tcl was successful" {  } {  } 0 23030 "Evaluation of Tcl script %1!s! was successful" 0 0 "Shell" 0 -1 1715274034939 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Shell 0 s 1  Quartus Prime " "Quartus Prime Shell was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4833 " "Peak virtual memory: 4833 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1715274034939 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 09 20:00:34 2024 " "Processing ended: Thu May 09 20:00:34 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1715274034939 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1715274034939 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1715274034939 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Shell" 0 -1 1715274034939 ""}
