Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Sat Nov 23 16:09:38 2024
| Host         : DESKTOP-PFRE25G running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_dht11_timing_summary_routed.rpt -pb top_dht11_timing_summary_routed.pb -rpx top_dht11_timing_summary_routed.rpx -warn_on_violation
| Design       : top_dht11
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.909        0.000                      0                   25        0.105        0.000                      0                   25        4.500        0.000                       0                    22  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         6.909        0.000                      0                   25        0.105        0.000                      0                   25        4.500        0.000                       0                    22  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.909ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.105ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.909ns  (required time - arrival time)
  Source:                 U_uart/U_baudrate_generator/r_counter_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_uart/U_baudrate_generator/r_counter_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.109ns  (logic 1.021ns (32.844%)  route 2.088ns (67.156%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns = ( 14.856 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.633     5.154    U_uart/U_baudrate_generator/CLK
    SLICE_X2Y36          FDCE                                         r  U_uart/U_baudrate_generator/r_counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y36          FDCE (Prop_fdce_C_Q)         0.478     5.632 r  U_uart/U_baudrate_generator/r_counter_reg[8]/Q
                         net (fo=3, routed)           0.893     6.525    U_uart/U_baudrate_generator/r_counter_reg_n_0_[8]
    SLICE_X2Y37          LUT6 (Prop_lut6_I1_O)        0.295     6.820 r  U_uart/U_baudrate_generator/r_counter[0]_i_2/O
                         net (fo=2, routed)           0.423     7.243    U_uart/U_baudrate_generator/r_counter[0]_i_2_n_0
    SLICE_X2Y36          LUT5 (Prop_lut5_I1_O)        0.124     7.367 f  U_uart/U_baudrate_generator/r_counter[9]_i_2/O
                         net (fo=5, routed)           0.772     8.139    U_uart/U_baudrate_generator/r_tick
    SLICE_X2Y37          LUT3 (Prop_lut3_I0_O)        0.124     8.263 r  U_uart/U_baudrate_generator/r_counter[1]_i_1/O
                         net (fo=1, routed)           0.000     8.263    U_uart/U_baudrate_generator/r_counter[1]
    SLICE_X2Y37          FDCE                                         r  U_uart/U_baudrate_generator/r_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.515    14.856    U_uart/U_baudrate_generator/CLK
    SLICE_X2Y37          FDCE                                         r  U_uart/U_baudrate_generator/r_counter_reg[1]/C
                         clock pessimism              0.274    15.130    
                         clock uncertainty           -0.035    15.095    
    SLICE_X2Y37          FDCE (Setup_fdce_C_D)        0.077    15.172    U_uart/U_baudrate_generator/r_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         15.172    
                         arrival time                          -8.263    
  -------------------------------------------------------------------
                         slack                                  6.909    

Slack (MET) :             6.924ns  (required time - arrival time)
  Source:                 U_uart/U_baudrate_generator/r_counter_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_uart/U_baudrate_generator/r_counter_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.135ns  (logic 1.047ns (33.402%)  route 2.088ns (66.599%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns = ( 14.856 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.633     5.154    U_uart/U_baudrate_generator/CLK
    SLICE_X2Y36          FDCE                                         r  U_uart/U_baudrate_generator/r_counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y36          FDCE (Prop_fdce_C_Q)         0.478     5.632 r  U_uart/U_baudrate_generator/r_counter_reg[8]/Q
                         net (fo=3, routed)           0.893     6.525    U_uart/U_baudrate_generator/r_counter_reg_n_0_[8]
    SLICE_X2Y37          LUT6 (Prop_lut6_I1_O)        0.295     6.820 r  U_uart/U_baudrate_generator/r_counter[0]_i_2/O
                         net (fo=2, routed)           0.423     7.243    U_uart/U_baudrate_generator/r_counter[0]_i_2_n_0
    SLICE_X2Y36          LUT5 (Prop_lut5_I1_O)        0.124     7.367 f  U_uart/U_baudrate_generator/r_counter[9]_i_2/O
                         net (fo=5, routed)           0.772     8.139    U_uart/U_baudrate_generator/r_tick
    SLICE_X2Y37          LUT5 (Prop_lut5_I0_O)        0.150     8.289 r  U_uart/U_baudrate_generator/r_counter[3]_i_1/O
                         net (fo=1, routed)           0.000     8.289    U_uart/U_baudrate_generator/r_counter[3]
    SLICE_X2Y37          FDCE                                         r  U_uart/U_baudrate_generator/r_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.515    14.856    U_uart/U_baudrate_generator/CLK
    SLICE_X2Y37          FDCE                                         r  U_uart/U_baudrate_generator/r_counter_reg[3]/C
                         clock pessimism              0.274    15.130    
                         clock uncertainty           -0.035    15.095    
    SLICE_X2Y37          FDCE (Setup_fdce_C_D)        0.118    15.213    U_uart/U_baudrate_generator/r_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         15.213    
                         arrival time                          -8.289    
  -------------------------------------------------------------------
                         slack                                  6.924    

Slack (MET) :             6.937ns  (required time - arrival time)
  Source:                 U_uart/U_baudrate_generator/r_counter_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_uart/U_baudrate_generator/r_tick_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.978ns  (logic 0.897ns (30.123%)  route 2.081ns (69.877%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.861ns = ( 14.861 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.633     5.154    U_uart/U_baudrate_generator/CLK
    SLICE_X2Y36          FDCE                                         r  U_uart/U_baudrate_generator/r_counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y36          FDCE (Prop_fdce_C_Q)         0.478     5.632 f  U_uart/U_baudrate_generator/r_counter_reg[8]/Q
                         net (fo=3, routed)           0.893     6.525    U_uart/U_baudrate_generator/r_counter_reg_n_0_[8]
    SLICE_X2Y37          LUT6 (Prop_lut6_I1_O)        0.295     6.820 f  U_uart/U_baudrate_generator/r_counter[0]_i_2/O
                         net (fo=2, routed)           0.423     7.243    U_uart/U_baudrate_generator/r_counter[0]_i_2_n_0
    SLICE_X2Y36          LUT5 (Prop_lut5_I1_O)        0.124     7.367 r  U_uart/U_baudrate_generator/r_counter[9]_i_2/O
                         net (fo=5, routed)           0.765     8.132    U_uart/U_baudrate_generator/r_tick
    SLICE_X2Y49          FDCE                                         r  U_uart/U_baudrate_generator/r_tick_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.520    14.861    U_uart/U_baudrate_generator/CLK
    SLICE_X2Y49          FDCE                                         r  U_uart/U_baudrate_generator/r_tick_reg/C
                         clock pessimism              0.274    15.135    
                         clock uncertainty           -0.035    15.100    
    SLICE_X2Y49          FDCE (Setup_fdce_C_D)       -0.031    15.069    U_uart/U_baudrate_generator/r_tick_reg
  -------------------------------------------------------------------
                         required time                         15.069    
                         arrival time                          -8.132    
  -------------------------------------------------------------------
                         slack                                  6.937    

Slack (MET) :             7.125ns  (required time - arrival time)
  Source:                 U_uart/U_baudrate_generator/r_counter_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_uart/U_baudrate_generator/r_counter_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.541ns  (logic 0.890ns (35.022%)  route 1.651ns (64.978%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns = ( 14.856 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.633     5.154    U_uart/U_baudrate_generator/CLK
    SLICE_X2Y36          FDCE                                         r  U_uart/U_baudrate_generator/r_counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y36          FDCE (Prop_fdce_C_Q)         0.478     5.632 r  U_uart/U_baudrate_generator/r_counter_reg[8]/Q
                         net (fo=3, routed)           0.893     6.525    U_uart/U_baudrate_generator/r_counter_reg_n_0_[8]
    SLICE_X2Y37          LUT6 (Prop_lut6_I1_O)        0.295     6.820 r  U_uart/U_baudrate_generator/r_counter[0]_i_2/O
                         net (fo=2, routed)           0.423     7.243    U_uart/U_baudrate_generator/r_counter[0]_i_2_n_0
    SLICE_X2Y36          LUT5 (Prop_lut5_I0_O)        0.117     7.360 r  U_uart/U_baudrate_generator/r_counter[0]_i_1/O
                         net (fo=1, routed)           0.335     7.696    U_uart/U_baudrate_generator/r_counter[0]
    SLICE_X3Y37          FDCE                                         r  U_uart/U_baudrate_generator/r_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.515    14.856    U_uart/U_baudrate_generator/CLK
    SLICE_X3Y37          FDCE                                         r  U_uart/U_baudrate_generator/r_counter_reg[0]/C
                         clock pessimism              0.274    15.130    
                         clock uncertainty           -0.035    15.095    
    SLICE_X3Y37          FDCE (Setup_fdce_C_D)       -0.274    14.821    U_uart/U_baudrate_generator/r_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         14.821    
                         arrival time                          -7.696    
  -------------------------------------------------------------------
                         slack                                  7.125    

Slack (MET) :             7.204ns  (required time - arrival time)
  Source:                 U_uart/U_baudrate_generator/r_counter_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_uart/U_baudrate_generator/r_counter_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.838ns  (logic 1.021ns (35.977%)  route 1.817ns (64.023%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.633     5.154    U_uart/U_baudrate_generator/CLK
    SLICE_X2Y36          FDCE                                         r  U_uart/U_baudrate_generator/r_counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y36          FDCE (Prop_fdce_C_Q)         0.478     5.632 r  U_uart/U_baudrate_generator/r_counter_reg[8]/Q
                         net (fo=3, routed)           0.893     6.525    U_uart/U_baudrate_generator/r_counter_reg_n_0_[8]
    SLICE_X2Y37          LUT6 (Prop_lut6_I1_O)        0.295     6.820 r  U_uart/U_baudrate_generator/r_counter[0]_i_2/O
                         net (fo=2, routed)           0.423     7.243    U_uart/U_baudrate_generator/r_counter[0]_i_2_n_0
    SLICE_X2Y36          LUT5 (Prop_lut5_I1_O)        0.124     7.367 f  U_uart/U_baudrate_generator/r_counter[9]_i_2/O
                         net (fo=5, routed)           0.501     7.868    U_uart/U_baudrate_generator/r_tick
    SLICE_X2Y36          LUT4 (Prop_lut4_I0_O)        0.124     7.992 r  U_uart/U_baudrate_generator/r_counter[7]_i_1/O
                         net (fo=1, routed)           0.000     7.992    U_uart/U_baudrate_generator/r_counter[7]
    SLICE_X2Y36          FDCE                                         r  U_uart/U_baudrate_generator/r_counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.514    14.855    U_uart/U_baudrate_generator/CLK
    SLICE_X2Y36          FDCE                                         r  U_uart/U_baudrate_generator/r_counter_reg[7]/C
                         clock pessimism              0.299    15.154    
                         clock uncertainty           -0.035    15.119    
    SLICE_X2Y36          FDCE (Setup_fdce_C_D)        0.077    15.196    U_uart/U_baudrate_generator/r_counter_reg[7]
  -------------------------------------------------------------------
                         required time                         15.196    
                         arrival time                          -7.992    
  -------------------------------------------------------------------
                         slack                                  7.204    

Slack (MET) :             7.270ns  (required time - arrival time)
  Source:                 U_uart/U_baudrate_generator/r_tick_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_uart/U_transmitter/FSM_sequential_state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.594ns  (logic 0.890ns (34.309%)  route 1.704ns (65.691%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 14.851 - 10.000 ) 
    Source Clock Delay      (SCD):    5.160ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.639     5.160    U_uart/U_baudrate_generator/CLK
    SLICE_X2Y49          FDCE                                         r  U_uart/U_baudrate_generator/r_tick_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y49          FDCE (Prop_fdce_C_Q)         0.518     5.678 r  U_uart/U_baudrate_generator/r_tick_reg/Q
                         net (fo=4, routed)           0.967     6.645    U_uart/U_transmitter/w_tick
    SLICE_X1Y51          LUT5 (Prop_lut5_I0_O)        0.124     6.769 r  U_uart/U_transmitter/bit_count_reg[2]_i_2/O
                         net (fo=4, routed)           0.320     7.089    U_uart/U_transmitter/bit_count_reg[2]_i_2_n_0
    SLICE_X0Y52          LUT6 (Prop_lut6_I0_O)        0.124     7.213 r  U_uart/U_transmitter/FSM_sequential_state[1]_i_2/O
                         net (fo=2, routed)           0.417     7.630    U_uart/U_transmitter/FSM_sequential_state[1]_i_2_n_0
    SLICE_X0Y51          LUT4 (Prop_lut4_I2_O)        0.124     7.754 r  U_uart/U_transmitter/FSM_sequential_state[0]_i_1/O
                         net (fo=1, routed)           0.000     7.754    U_uart/U_transmitter/FSM_sequential_state[0]_i_1_n_0
    SLICE_X0Y51          FDCE                                         r  U_uart/U_transmitter/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.510    14.851    U_uart/U_transmitter/CLK
    SLICE_X0Y51          FDCE                                         r  U_uart/U_transmitter/FSM_sequential_state_reg[0]/C
                         clock pessimism              0.180    15.031    
                         clock uncertainty           -0.035    14.995    
    SLICE_X0Y51          FDCE (Setup_fdce_C_D)        0.029    15.024    U_uart/U_transmitter/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                         15.024    
                         arrival time                          -7.754    
  -------------------------------------------------------------------
                         slack                                  7.270    

Slack (MET) :             7.322ns  (required time - arrival time)
  Source:                 U_uart/U_baudrate_generator/r_tick_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_uart/U_transmitter/FSM_sequential_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.588ns  (logic 0.884ns (34.157%)  route 1.704ns (65.843%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 14.851 - 10.000 ) 
    Source Clock Delay      (SCD):    5.160ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.639     5.160    U_uart/U_baudrate_generator/CLK
    SLICE_X2Y49          FDCE                                         r  U_uart/U_baudrate_generator/r_tick_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y49          FDCE (Prop_fdce_C_Q)         0.518     5.678 r  U_uart/U_baudrate_generator/r_tick_reg/Q
                         net (fo=4, routed)           0.967     6.645    U_uart/U_transmitter/w_tick
    SLICE_X1Y51          LUT5 (Prop_lut5_I0_O)        0.124     6.769 r  U_uart/U_transmitter/bit_count_reg[2]_i_2/O
                         net (fo=4, routed)           0.320     7.089    U_uart/U_transmitter/bit_count_reg[2]_i_2_n_0
    SLICE_X0Y52          LUT6 (Prop_lut6_I0_O)        0.124     7.213 r  U_uart/U_transmitter/FSM_sequential_state[1]_i_2/O
                         net (fo=2, routed)           0.417     7.630    U_uart/U_transmitter/FSM_sequential_state[1]_i_2_n_0
    SLICE_X0Y51          LUT4 (Prop_lut4_I2_O)        0.118     7.748 r  U_uart/U_transmitter/FSM_sequential_state[1]_i_1/O
                         net (fo=1, routed)           0.000     7.748    U_uart/U_transmitter/FSM_sequential_state[1]_i_1_n_0
    SLICE_X0Y51          FDCE                                         r  U_uart/U_transmitter/FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.510    14.851    U_uart/U_transmitter/CLK
    SLICE_X0Y51          FDCE                                         r  U_uart/U_transmitter/FSM_sequential_state_reg[1]/C
                         clock pessimism              0.180    15.031    
                         clock uncertainty           -0.035    14.995    
    SLICE_X0Y51          FDCE (Setup_fdce_C_D)        0.075    15.070    U_uart/U_transmitter/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                         15.070    
                         arrival time                          -7.748    
  -------------------------------------------------------------------
                         slack                                  7.322    

Slack (MET) :             7.466ns  (required time - arrival time)
  Source:                 U_uart/U_baudrate_generator/r_counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_uart/U_baudrate_generator/r_counter_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.552ns  (logic 0.897ns (35.156%)  route 1.655ns (64.844%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.634     5.155    U_uart/U_baudrate_generator/CLK
    SLICE_X2Y37          FDCE                                         r  U_uart/U_baudrate_generator/r_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y37          FDCE (Prop_fdce_C_Q)         0.478     5.633 r  U_uart/U_baudrate_generator/r_counter_reg[3]/Q
                         net (fo=5, routed)           0.835     6.468    U_uart/U_baudrate_generator/r_counter_reg_n_0_[3]
    SLICE_X1Y37          LUT6 (Prop_lut6_I5_O)        0.295     6.763 r  U_uart/U_baudrate_generator/r_counter[9]_i_3/O
                         net (fo=4, routed)           0.819     7.583    U_uart/U_baudrate_generator/r_counter[9]_i_3_n_0
    SLICE_X2Y36          LUT2 (Prop_lut2_I1_O)        0.124     7.707 r  U_uart/U_baudrate_generator/r_counter[6]_i_1/O
                         net (fo=1, routed)           0.000     7.707    U_uart/U_baudrate_generator/r_counter[6]
    SLICE_X2Y36          FDCE                                         r  U_uart/U_baudrate_generator/r_counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.514    14.855    U_uart/U_baudrate_generator/CLK
    SLICE_X2Y36          FDCE                                         r  U_uart/U_baudrate_generator/r_counter_reg[6]/C
                         clock pessimism              0.274    15.129    
                         clock uncertainty           -0.035    15.094    
    SLICE_X2Y36          FDCE (Setup_fdce_C_D)        0.079    15.173    U_uart/U_baudrate_generator/r_counter_reg[6]
  -------------------------------------------------------------------
                         required time                         15.173    
                         arrival time                          -7.707    
  -------------------------------------------------------------------
                         slack                                  7.466    

Slack (MET) :             7.467ns  (required time - arrival time)
  Source:                 U_uart/U_baudrate_generator/r_counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_uart/U_baudrate_generator/r_counter_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.553ns  (logic 0.897ns (35.142%)  route 1.656ns (64.858%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.634     5.155    U_uart/U_baudrate_generator/CLK
    SLICE_X2Y37          FDCE                                         r  U_uart/U_baudrate_generator/r_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y37          FDCE (Prop_fdce_C_Q)         0.478     5.633 r  U_uart/U_baudrate_generator/r_counter_reg[3]/Q
                         net (fo=5, routed)           0.835     6.468    U_uart/U_baudrate_generator/r_counter_reg_n_0_[3]
    SLICE_X1Y37          LUT6 (Prop_lut6_I5_O)        0.295     6.763 r  U_uart/U_baudrate_generator/r_counter[9]_i_3/O
                         net (fo=4, routed)           0.820     7.584    U_uart/U_baudrate_generator/r_counter[9]_i_3_n_0
    SLICE_X2Y36          LUT6 (Prop_lut6_I3_O)        0.124     7.708 r  U_uart/U_baudrate_generator/r_counter[9]_i_1/O
                         net (fo=1, routed)           0.000     7.708    U_uart/U_baudrate_generator/r_counter[9]
    SLICE_X2Y36          FDCE                                         r  U_uart/U_baudrate_generator/r_counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.514    14.855    U_uart/U_baudrate_generator/CLK
    SLICE_X2Y36          FDCE                                         r  U_uart/U_baudrate_generator/r_counter_reg[9]/C
                         clock pessimism              0.274    15.129    
                         clock uncertainty           -0.035    15.094    
    SLICE_X2Y36          FDCE (Setup_fdce_C_D)        0.081    15.175    U_uart/U_baudrate_generator/r_counter_reg[9]
  -------------------------------------------------------------------
                         required time                         15.175    
                         arrival time                          -7.708    
  -------------------------------------------------------------------
                         slack                                  7.467    

Slack (MET) :             7.468ns  (required time - arrival time)
  Source:                 U_uart/U_baudrate_generator/r_counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_uart/U_baudrate_generator/r_counter_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.589ns  (logic 0.923ns (35.658%)  route 1.666ns (64.342%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.634     5.155    U_uart/U_baudrate_generator/CLK
    SLICE_X2Y37          FDCE                                         r  U_uart/U_baudrate_generator/r_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y37          FDCE (Prop_fdce_C_Q)         0.478     5.633 r  U_uart/U_baudrate_generator/r_counter_reg[3]/Q
                         net (fo=5, routed)           0.835     6.468    U_uart/U_baudrate_generator/r_counter_reg_n_0_[3]
    SLICE_X1Y37          LUT6 (Prop_lut6_I5_O)        0.295     6.763 r  U_uart/U_baudrate_generator/r_counter[9]_i_3/O
                         net (fo=4, routed)           0.830     7.594    U_uart/U_baudrate_generator/r_counter[9]_i_3_n_0
    SLICE_X2Y36          LUT4 (Prop_lut4_I2_O)        0.150     7.744 r  U_uart/U_baudrate_generator/r_counter[8]_i_1/O
                         net (fo=1, routed)           0.000     7.744    U_uart/U_baudrate_generator/r_counter[8]
    SLICE_X2Y36          FDCE                                         r  U_uart/U_baudrate_generator/r_counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.514    14.855    U_uart/U_baudrate_generator/CLK
    SLICE_X2Y36          FDCE                                         r  U_uart/U_baudrate_generator/r_counter_reg[8]/C
                         clock pessimism              0.274    15.129    
                         clock uncertainty           -0.035    15.094    
    SLICE_X2Y36          FDCE (Setup_fdce_C_D)        0.118    15.212    U_uart/U_baudrate_generator/r_counter_reg[8]
  -------------------------------------------------------------------
                         required time                         15.212    
                         arrival time                          -7.744    
  -------------------------------------------------------------------
                         slack                                  7.468    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 U_uart/U_baudrate_generator/r_tick_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_uart/U_transmitter/FSM_sequential_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.481ns  (logic 0.210ns (43.688%)  route 0.271ns (56.312%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.596     1.479    U_uart/U_baudrate_generator/CLK
    SLICE_X2Y49          FDCE                                         r  U_uart/U_baudrate_generator/r_tick_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y49          FDCE (Prop_fdce_C_Q)         0.164     1.643 r  U_uart/U_baudrate_generator/r_tick_reg/Q
                         net (fo=4, routed)           0.271     1.914    U_uart/U_transmitter/w_tick
    SLICE_X0Y51          LUT4 (Prop_lut4_I0_O)        0.046     1.960 r  U_uart/U_transmitter/FSM_sequential_state[1]_i_1/O
                         net (fo=1, routed)           0.000     1.960    U_uart/U_transmitter/FSM_sequential_state[1]_i_1_n_0
    SLICE_X0Y51          FDCE                                         r  U_uart/U_transmitter/FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.864     1.992    U_uart/U_transmitter/CLK
    SLICE_X0Y51          FDCE                                         r  U_uart/U_transmitter/FSM_sequential_state_reg[1]/C
                         clock pessimism             -0.244     1.748    
    SLICE_X0Y51          FDCE (Hold_fdce_C_D)         0.107     1.855    U_uart/U_transmitter/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.855    
                         arrival time                           1.960    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 U_uart/U_baudrate_generator/r_tick_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_uart/U_transmitter/FSM_sequential_state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.480ns  (logic 0.209ns (43.571%)  route 0.271ns (56.429%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.596     1.479    U_uart/U_baudrate_generator/CLK
    SLICE_X2Y49          FDCE                                         r  U_uart/U_baudrate_generator/r_tick_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y49          FDCE (Prop_fdce_C_Q)         0.164     1.643 r  U_uart/U_baudrate_generator/r_tick_reg/Q
                         net (fo=4, routed)           0.271     1.914    U_uart/U_transmitter/w_tick
    SLICE_X0Y51          LUT4 (Prop_lut4_I1_O)        0.045     1.959 r  U_uart/U_transmitter/FSM_sequential_state[0]_i_1/O
                         net (fo=1, routed)           0.000     1.959    U_uart/U_transmitter/FSM_sequential_state[0]_i_1_n_0
    SLICE_X0Y51          FDCE                                         r  U_uart/U_transmitter/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.864     1.992    U_uart/U_transmitter/CLK
    SLICE_X0Y51          FDCE                                         r  U_uart/U_transmitter/FSM_sequential_state_reg[0]/C
                         clock pessimism             -0.244     1.748    
    SLICE_X0Y51          FDCE (Hold_fdce_C_D)         0.091     1.839    U_uart/U_transmitter/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.839    
                         arrival time                           1.959    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 U_uart/U_baudrate_generator/r_counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_uart/U_baudrate_generator/r_counter_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.189ns (58.590%)  route 0.134ns (41.410%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.592     1.475    U_uart/U_baudrate_generator/CLK
    SLICE_X3Y37          FDCE                                         r  U_uart/U_baudrate_generator/r_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y37          FDCE (Prop_fdce_C_Q)         0.141     1.616 r  U_uart/U_baudrate_generator/r_counter_reg[0]/Q
                         net (fo=8, routed)           0.134     1.750    U_uart/U_baudrate_generator/r_counter_reg_n_0_[0]
    SLICE_X2Y37          LUT5 (Prop_lut5_I2_O)        0.048     1.798 r  U_uart/U_baudrate_generator/r_counter[3]_i_1/O
                         net (fo=1, routed)           0.000     1.798    U_uart/U_baudrate_generator/r_counter[3]
    SLICE_X2Y37          FDCE                                         r  U_uart/U_baudrate_generator/r_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.862     1.989    U_uart/U_baudrate_generator/CLK
    SLICE_X2Y37          FDCE                                         r  U_uart/U_baudrate_generator/r_counter_reg[3]/C
                         clock pessimism             -0.501     1.488    
    SLICE_X2Y37          FDCE (Hold_fdce_C_D)         0.131     1.619    U_uart/U_baudrate_generator/r_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.619    
                         arrival time                           1.798    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 U_uart/U_baudrate_generator/r_counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_uart/U_baudrate_generator/r_counter_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.189ns (57.872%)  route 0.138ns (42.128%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.592     1.475    U_uart/U_baudrate_generator/CLK
    SLICE_X3Y37          FDCE                                         r  U_uart/U_baudrate_generator/r_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y37          FDCE (Prop_fdce_C_Q)         0.141     1.616 r  U_uart/U_baudrate_generator/r_counter_reg[0]/Q
                         net (fo=8, routed)           0.138     1.754    U_uart/U_baudrate_generator/r_counter_reg_n_0_[0]
    SLICE_X2Y37          LUT5 (Prop_lut5_I2_O)        0.048     1.802 r  U_uart/U_baudrate_generator/r_counter[4]_i_1/O
                         net (fo=1, routed)           0.000     1.802    U_uart/U_baudrate_generator/r_counter[4]
    SLICE_X2Y37          FDCE                                         r  U_uart/U_baudrate_generator/r_counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.862     1.989    U_uart/U_baudrate_generator/CLK
    SLICE_X2Y37          FDCE                                         r  U_uart/U_baudrate_generator/r_counter_reg[4]/C
                         clock pessimism             -0.501     1.488    
    SLICE_X2Y37          FDCE (Hold_fdce_C_D)         0.131     1.619    U_uart/U_baudrate_generator/r_counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.619    
                         arrival time                           1.802    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 U_uart/U_baudrate_generator/r_counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_uart/U_baudrate_generator/r_counter_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.186ns (58.201%)  route 0.134ns (41.799%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.592     1.475    U_uart/U_baudrate_generator/CLK
    SLICE_X3Y37          FDCE                                         r  U_uart/U_baudrate_generator/r_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y37          FDCE (Prop_fdce_C_Q)         0.141     1.616 r  U_uart/U_baudrate_generator/r_counter_reg[0]/Q
                         net (fo=8, routed)           0.134     1.750    U_uart/U_baudrate_generator/r_counter_reg_n_0_[0]
    SLICE_X2Y37          LUT3 (Prop_lut3_I2_O)        0.045     1.795 r  U_uart/U_baudrate_generator/r_counter[1]_i_1/O
                         net (fo=1, routed)           0.000     1.795    U_uart/U_baudrate_generator/r_counter[1]
    SLICE_X2Y37          FDCE                                         r  U_uart/U_baudrate_generator/r_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.862     1.989    U_uart/U_baudrate_generator/CLK
    SLICE_X2Y37          FDCE                                         r  U_uart/U_baudrate_generator/r_counter_reg[1]/C
                         clock pessimism             -0.501     1.488    
    SLICE_X2Y37          FDCE (Hold_fdce_C_D)         0.120     1.608    U_uart/U_baudrate_generator/r_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.608    
                         arrival time                           1.795    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 U_uart/U_baudrate_generator/r_counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_uart/U_baudrate_generator/r_counter_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.186ns (57.482%)  route 0.138ns (42.518%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.592     1.475    U_uart/U_baudrate_generator/CLK
    SLICE_X3Y37          FDCE                                         r  U_uart/U_baudrate_generator/r_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y37          FDCE (Prop_fdce_C_Q)         0.141     1.616 r  U_uart/U_baudrate_generator/r_counter_reg[0]/Q
                         net (fo=8, routed)           0.138     1.754    U_uart/U_baudrate_generator/r_counter_reg_n_0_[0]
    SLICE_X2Y37          LUT3 (Prop_lut3_I1_O)        0.045     1.799 r  U_uart/U_baudrate_generator/r_counter[2]_i_1/O
                         net (fo=1, routed)           0.000     1.799    U_uart/U_baudrate_generator/r_counter[2]
    SLICE_X2Y37          FDCE                                         r  U_uart/U_baudrate_generator/r_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.862     1.989    U_uart/U_baudrate_generator/CLK
    SLICE_X2Y37          FDCE                                         r  U_uart/U_baudrate_generator/r_counter_reg[2]/C
                         clock pessimism             -0.501     1.488    
    SLICE_X2Y37          FDCE (Hold_fdce_C_D)         0.121     1.609    U_uart/U_baudrate_generator/r_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           1.799    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 U_uart/U_transmitter/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_uart/U_transmitter/tick_count_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.189ns (57.060%)  route 0.142ns (42.940%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.594     1.477    U_uart/U_transmitter/CLK
    SLICE_X0Y51          FDCE                                         r  U_uart/U_transmitter/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y51          FDCE (Prop_fdce_C_Q)         0.141     1.618 r  U_uart/U_transmitter/FSM_sequential_state_reg[0]/Q
                         net (fo=12, routed)          0.142     1.760    U_uart/U_transmitter/state[0]
    SLICE_X1Y51          LUT5 (Prop_lut5_I0_O)        0.048     1.808 r  U_uart/U_transmitter/tick_count_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     1.808    U_uart/U_transmitter/tick_count_reg[2]_i_1_n_0
    SLICE_X1Y51          FDCE                                         r  U_uart/U_transmitter/tick_count_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.864     1.992    U_uart/U_transmitter/CLK
    SLICE_X1Y51          FDCE                                         r  U_uart/U_transmitter/tick_count_reg_reg[2]/C
                         clock pessimism             -0.502     1.490    
    SLICE_X1Y51          FDCE (Hold_fdce_C_D)         0.107     1.597    U_uart/U_transmitter/tick_count_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.597    
                         arrival time                           1.808    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 U_uart/U_transmitter/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_uart/U_transmitter/tick_count_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.186ns (56.495%)  route 0.143ns (43.505%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.594     1.477    U_uart/U_transmitter/CLK
    SLICE_X0Y51          FDCE                                         r  U_uart/U_transmitter/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y51          FDCE (Prop_fdce_C_Q)         0.141     1.618 r  U_uart/U_transmitter/FSM_sequential_state_reg[0]/Q
                         net (fo=12, routed)          0.143     1.761    U_uart/U_transmitter/state[0]
    SLICE_X1Y51          LUT3 (Prop_lut3_I1_O)        0.045     1.806 r  U_uart/U_transmitter/tick_count_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     1.806    U_uart/U_transmitter/tick_count_reg[0]_i_1_n_0
    SLICE_X1Y51          FDCE                                         r  U_uart/U_transmitter/tick_count_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.864     1.992    U_uart/U_transmitter/CLK
    SLICE_X1Y51          FDCE                                         r  U_uart/U_transmitter/tick_count_reg_reg[0]/C
                         clock pessimism             -0.502     1.490    
    SLICE_X1Y51          FDCE (Hold_fdce_C_D)         0.092     1.582    U_uart/U_transmitter/tick_count_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.806    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 U_uart/U_transmitter/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_uart/U_transmitter/tick_count_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.186ns (56.667%)  route 0.142ns (43.333%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.594     1.477    U_uart/U_transmitter/CLK
    SLICE_X0Y51          FDCE                                         r  U_uart/U_transmitter/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y51          FDCE (Prop_fdce_C_Q)         0.141     1.618 r  U_uart/U_transmitter/FSM_sequential_state_reg[0]/Q
                         net (fo=12, routed)          0.142     1.760    U_uart/U_transmitter/state[0]
    SLICE_X1Y51          LUT4 (Prop_lut4_I2_O)        0.045     1.805 r  U_uart/U_transmitter/tick_count_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     1.805    U_uart/U_transmitter/tick_count_reg[1]_i_1_n_0
    SLICE_X1Y51          FDCE                                         r  U_uart/U_transmitter/tick_count_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.864     1.992    U_uart/U_transmitter/CLK
    SLICE_X1Y51          FDCE                                         r  U_uart/U_transmitter/tick_count_reg_reg[1]/C
                         clock pessimism             -0.502     1.490    
    SLICE_X1Y51          FDCE (Hold_fdce_C_D)         0.091     1.581    U_uart/U_transmitter/tick_count_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.805    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 U_uart/U_baudrate_generator/r_counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_uart/U_baudrate_generator/r_counter_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.209ns (56.550%)  route 0.161ns (43.450%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.592     1.475    U_uart/U_baudrate_generator/CLK
    SLICE_X2Y37          FDCE                                         r  U_uart/U_baudrate_generator/r_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y37          FDCE (Prop_fdce_C_Q)         0.164     1.639 r  U_uart/U_baudrate_generator/r_counter_reg[1]/Q
                         net (fo=7, routed)           0.161     1.800    U_uart/U_baudrate_generator/r_counter_reg_n_0_[1]
    SLICE_X2Y37          LUT6 (Prop_lut6_I1_O)        0.045     1.845 r  U_uart/U_baudrate_generator/r_counter[5]_i_1/O
                         net (fo=1, routed)           0.000     1.845    U_uart/U_baudrate_generator/r_counter[5]
    SLICE_X2Y37          FDCE                                         r  U_uart/U_baudrate_generator/r_counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.862     1.989    U_uart/U_baudrate_generator/CLK
    SLICE_X2Y37          FDCE                                         r  U_uart/U_baudrate_generator/r_counter_reg[5]/C
                         clock pessimism             -0.514     1.475    
    SLICE_X2Y37          FDCE (Hold_fdce_C_D)         0.121     1.596    U_uart/U_baudrate_generator/r_counter_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.596    
                         arrival time                           1.845    
  -------------------------------------------------------------------
                         slack                                  0.249    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y37    U_uart/U_baudrate_generator/r_counter_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y37    U_uart/U_baudrate_generator/r_counter_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y37    U_uart/U_baudrate_generator/r_counter_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y37    U_uart/U_baudrate_generator/r_counter_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y37    U_uart/U_baudrate_generator/r_counter_reg[4]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y37    U_uart/U_baudrate_generator/r_counter_reg[5]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y36    U_uart/U_baudrate_generator/r_counter_reg[6]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y36    U_uart/U_baudrate_generator/r_counter_reg[7]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y36    U_uart/U_baudrate_generator/r_counter_reg[8]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y37    U_uart/U_baudrate_generator/r_counter_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y37    U_uart/U_baudrate_generator/r_counter_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y37    U_uart/U_baudrate_generator/r_counter_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y37    U_uart/U_baudrate_generator/r_counter_reg[3]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y37    U_uart/U_baudrate_generator/r_counter_reg[4]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y37    U_uart/U_baudrate_generator/r_counter_reg[5]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y36    U_uart/U_baudrate_generator/r_counter_reg[6]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y36    U_uart/U_baudrate_generator/r_counter_reg[7]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y36    U_uart/U_baudrate_generator/r_counter_reg[8]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y36    U_uart/U_baudrate_generator/r_counter_reg[9]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y49    U_uart/U_baudrate_generator/r_tick_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y37    U_uart/U_baudrate_generator/r_counter_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y37    U_uart/U_baudrate_generator/r_counter_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y37    U_uart/U_baudrate_generator/r_counter_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y37    U_uart/U_baudrate_generator/r_counter_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y37    U_uart/U_baudrate_generator/r_counter_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y37    U_uart/U_baudrate_generator/r_counter_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y37    U_uart/U_baudrate_generator/r_counter_reg[3]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y37    U_uart/U_baudrate_generator/r_counter_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y37    U_uart/U_baudrate_generator/r_counter_reg[4]/C



