/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire [5:0] _01_;
  reg [17:0] _02_;
  wire [7:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire [2:0] celloutsig_0_13z;
  wire [15:0] celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_17z;
  wire [21:0] celloutsig_0_19z;
  wire [4:0] celloutsig_0_1z;
  wire [2:0] celloutsig_0_20z;
  wire [6:0] celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire celloutsig_0_26z;
  wire [10:0] celloutsig_0_28z;
  wire [4:0] celloutsig_0_2z;
  wire celloutsig_0_31z;
  wire celloutsig_0_3z;
  wire [5:0] celloutsig_0_40z;
  wire celloutsig_0_42z;
  wire [7:0] celloutsig_0_47z;
  wire [13:0] celloutsig_0_4z;
  wire [3:0] celloutsig_0_51z;
  reg [20:0] celloutsig_0_55z;
  wire celloutsig_0_56z;
  wire [5:0] celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire [7:0] celloutsig_0_9z;
  wire [18:0] celloutsig_1_0z;
  wire celloutsig_1_11z;
  wire [5:0] celloutsig_1_12z;
  wire celloutsig_1_14z;
  wire [9:0] celloutsig_1_15z;
  wire celloutsig_1_16z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [10:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [13:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [6:0] celloutsig_1_5z;
  wire [2:0] celloutsig_1_6z;
  wire [17:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire [20:0] celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_12z = ~((celloutsig_0_9z[5] | celloutsig_0_0z[1]) & (celloutsig_0_9z[2] | celloutsig_0_1z[4]));
  assign celloutsig_0_15z = ~((celloutsig_0_4z[7] | celloutsig_0_6z) & (celloutsig_0_0z[3] | celloutsig_0_4z[4]));
  assign celloutsig_1_8z = celloutsig_1_1z[6] | celloutsig_1_4z;
  assign celloutsig_0_17z = _00_ ^ in_data[58];
  assign celloutsig_1_12z = celloutsig_1_0z[6:1] + celloutsig_1_5z[6:1];
  assign celloutsig_1_15z = { celloutsig_1_12z[3:0], celloutsig_1_12z } + { celloutsig_1_7z[17:9], celloutsig_1_14z };
  assign celloutsig_0_19z = { celloutsig_0_4z, celloutsig_0_2z, celloutsig_0_13z } + { in_data[89:83], celloutsig_0_4z, celloutsig_0_15z };
  reg [5:0] _10_;
  always_ff @(negedge clkin_data[0], negedge celloutsig_1_18z)
    if (!celloutsig_1_18z) _10_ <= 6'h00;
    else _10_ <= { celloutsig_0_4z[11], celloutsig_0_2z };
  assign { _01_[5:3], _00_, _01_[1:0] } = _10_;
  always_ff @(posedge clkin_data[32], posedge clkin_data[64])
    if (clkin_data[64]) _02_ <= 18'h00000;
    else _02_ <= { celloutsig_0_14z[10], celloutsig_0_1z, celloutsig_0_11z, celloutsig_0_1z, _01_[5:3], _00_, _01_[1:0] };
  assign celloutsig_1_6z = { in_data[115:114], celloutsig_1_2z } & { in_data[151], celloutsig_1_4z, celloutsig_1_4z };
  assign celloutsig_0_13z = { celloutsig_0_2z[4:3], celloutsig_0_11z } & { _01_[0], celloutsig_0_6z, celloutsig_0_3z };
  assign celloutsig_0_20z = { celloutsig_0_1z[2:1], celloutsig_0_7z } & { celloutsig_0_9z[5], celloutsig_0_11z, celloutsig_0_3z };
  assign celloutsig_0_31z = { celloutsig_0_5z[0], celloutsig_0_20z } === { celloutsig_0_1z[2:0], celloutsig_0_17z };
  assign celloutsig_0_42z = celloutsig_0_40z[4:1] <= celloutsig_0_14z[10:7];
  assign celloutsig_0_6z = { celloutsig_0_5z[3:2], celloutsig_0_3z } <= celloutsig_0_1z[3:1];
  assign celloutsig_1_18z = { celloutsig_1_8z, celloutsig_1_9z, celloutsig_1_16z, celloutsig_1_14z } <= { celloutsig_1_3z[13:1], celloutsig_1_15z, celloutsig_1_11z };
  assign celloutsig_1_4z = ! in_data[128:126];
  assign celloutsig_1_11z = ! in_data[116:101];
  assign celloutsig_1_16z = ! celloutsig_1_0z[18:12];
  assign celloutsig_0_10z = ! { celloutsig_0_4z[11:1], celloutsig_0_7z, celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_3z };
  assign celloutsig_1_19z = { celloutsig_1_1z[2:1], celloutsig_1_4z } < celloutsig_1_6z;
  assign celloutsig_1_1z = in_data[135:125] % { 1'h1, celloutsig_1_0z[9:0] };
  assign celloutsig_1_3z = in_data[149:136] % { 1'h1, in_data[145:133] };
  assign celloutsig_0_4z = in_data[24:11] % { 1'h1, celloutsig_0_2z[2:1], celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_2z };
  assign celloutsig_0_40z = { celloutsig_0_0z[5:1], celloutsig_0_17z } * celloutsig_0_5z;
  assign celloutsig_0_5z = celloutsig_0_4z[9:4] * { in_data[21:17], celloutsig_0_3z };
  assign celloutsig_1_0z = in_data[191:173] * in_data[137:119];
  assign celloutsig_0_28z = { _02_[11:2], celloutsig_0_22z } * celloutsig_0_4z[12:2];
  assign celloutsig_0_47z = { celloutsig_0_0z[7:1], celloutsig_0_42z } | { celloutsig_0_17z, celloutsig_0_10z, _01_[5:3], _00_, _01_[1:0] };
  assign celloutsig_0_2z = celloutsig_0_0z[5:1] | in_data[8:4];
  assign celloutsig_0_3z = & { celloutsig_0_2z, celloutsig_0_0z[6:2] };
  assign celloutsig_1_2z = & celloutsig_1_1z[6:3];
  assign celloutsig_0_7z = celloutsig_0_0z[7] & celloutsig_0_4z[6];
  assign celloutsig_0_11z = celloutsig_0_4z[5] & celloutsig_0_1z[0];
  assign celloutsig_0_22z = celloutsig_0_3z & celloutsig_0_15z;
  assign celloutsig_0_56z = | celloutsig_0_9z[7:4];
  assign celloutsig_1_14z = | celloutsig_1_1z[10:6];
  assign celloutsig_0_0z = in_data[39:32] >> in_data[73:66];
  assign celloutsig_0_51z = { celloutsig_0_28z[8:6], celloutsig_0_26z } >> celloutsig_0_0z[7:4];
  assign celloutsig_1_9z = in_data[171:151] >> { celloutsig_1_7z[17:4], celloutsig_1_5z };
  assign celloutsig_0_9z = { celloutsig_0_4z[13:11], celloutsig_0_1z } >> in_data[74:67];
  assign celloutsig_1_5z = { celloutsig_1_3z[5:0], celloutsig_1_2z } <<< in_data[145:139];
  assign celloutsig_1_7z = { celloutsig_1_3z[9:0], celloutsig_1_2z, celloutsig_1_5z } <<< { celloutsig_1_4z, celloutsig_1_6z, celloutsig_1_3z };
  assign celloutsig_0_1z = in_data[61:57] <<< celloutsig_0_0z[4:0];
  assign celloutsig_0_14z = { celloutsig_0_9z, celloutsig_0_9z } <<< { _00_, _01_[1], celloutsig_0_11z, celloutsig_0_7z, celloutsig_0_6z, celloutsig_0_13z, _01_[5:3], _00_, _01_[1:0], celloutsig_0_6z, celloutsig_0_12z };
  assign celloutsig_0_21z = celloutsig_0_19z[18:12] <<< { celloutsig_0_14z[7], celloutsig_0_17z, celloutsig_0_12z, celloutsig_0_13z, celloutsig_0_12z };
  assign celloutsig_0_26z = ~((celloutsig_0_0z[1] & celloutsig_0_21z[4]) | celloutsig_0_19z[18]);
  always_latch
    if (clkin_data[64]) celloutsig_0_55z = 21'h000000;
    else if (clkin_data[96]) celloutsig_0_55z = { celloutsig_0_9z[0], celloutsig_0_51z, celloutsig_0_26z, celloutsig_0_3z, celloutsig_0_51z, celloutsig_0_47z, celloutsig_0_31z, celloutsig_0_11z };
  assign _01_[2] = _00_;
  assign { out_data[128], out_data[96], out_data[52:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_55z, celloutsig_0_56z };
endmodule
