

================================================================
== Vitis HLS Report for 'fft'
================================================================
* Date:           Thu Sep  1 13:56:47 2022

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:45 MST 2020)
* Project:        fft_HLS
* Solution:       fft_HLS (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  8.232 ns|     0.10 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- outer   |        ?|        ?|         ?|          -|          -|    10|        no|
        | + inner  |        ?|        ?|        24|         24|          1|     ?|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    159|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |       16|   50|    2514|   4930|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    350|    -|
|Register         |        -|    -|    1241|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |       16|   50|    3755|   5439|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        5|   22|       3|     10|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +---------------------------------------+------------------------------------+---------+----+-----+------+-----+
    |                Instance               |               Module               | BRAM_18K| DSP|  FF |  LUT | URAM|
    +---------------------------------------+------------------------------------+---------+----+-----+------+-----+
    |BUS_A_s_axi_U                          |BUS_A_s_axi                         |       16|   0|  356|   320|    0|
    |dadddsub_64ns_64ns_64_5_full_dsp_1_U1  |dadddsub_64ns_64ns_64_5_full_dsp_1  |        0|   3|  445|  1149|    0|
    |dadddsub_64ns_64ns_64_5_full_dsp_1_U2  |dadddsub_64ns_64ns_64_5_full_dsp_1  |        0|   3|  445|  1149|    0|
    |dmul_64ns_64ns_64_6_max_dsp_1_U3       |dmul_64ns_64ns_64_6_max_dsp_1       |        0|  11|  317|   578|    0|
    |dmul_64ns_64ns_64_6_max_dsp_1_U4       |dmul_64ns_64ns_64_6_max_dsp_1       |        0|  11|  317|   578|    0|
    |dmul_64ns_64ns_64_6_max_dsp_1_U5       |dmul_64ns_64ns_64_6_max_dsp_1       |        0|  11|  317|   578|    0|
    |dmul_64ns_64ns_64_6_max_dsp_1_U6       |dmul_64ns_64ns_64_6_max_dsp_1       |        0|  11|  317|   578|    0|
    +---------------------------------------+------------------------------------+---------+----+-----+------+-----+
    |Total                                  |                                    |       16|  50| 2514|  4930|    0|
    +---------------------------------------+------------------------------------+---------+----+-----+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+----+---+----+------------+------------+
    |    Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+----+---+----+------------+------------+
    |log_1_fu_224_p2      |         +|   0|  0|  13|           4|           1|
    |odd_3_fu_382_p2      |         +|   0|  0|  39|          32|           1|
    |even_fu_279_p2       |       and|   0|  0|  10|          10|          10|
    |icmp_ln16_fu_230_p2  |      icmp|   0|  0|   9|           4|           4|
    |icmp_ln17_fu_264_p2  |      icmp|   0|  0|  14|          22|           1|
    |icmp_ln30_fu_295_p2  |      icmp|   0|  0|  11|          10|           1|
    |odd_2_fu_274_p2      |        or|   0|  0|  32|          32|          32|
    |rootindex_fu_290_p2  |       shl|   0|  0|  21|          10|          10|
    |xor_ln19_fu_248_p2   |       xor|   0|  0|  10|          10|           2|
    +---------------------+----------+----+---+----+------------+------------+
    |Total                |          |   0|  0| 159|         134|          62|
    +---------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------+-----+-----------+-----+-----------+
    |        Name       | LUT | Input Size| Bits| Total Bits|
    +-------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm          |  125|         28|    1|         28|
    |grp_fu_184_opcode  |   14|          3|    2|          6|
    |grp_fu_184_p0      |   20|          4|   64|        256|
    |grp_fu_184_p1      |   20|          4|   64|        256|
    |grp_fu_188_opcode  |   14|          3|    2|          6|
    |grp_fu_188_p0      |   20|          4|   64|        256|
    |grp_fu_188_p1      |   20|          4|   64|        256|
    |img_address0       |   25|          5|   10|         50|
    |img_d0             |   20|          4|   64|        256|
    |log_reg_164        |    9|          2|    4|          8|
    |odd_1_reg_175      |    9|          2|   32|         64|
    |real_r_address0    |   25|          5|   10|         50|
    |real_r_d0          |   20|          4|   64|        256|
    |span_1_reg_152     |    9|          2|   30|         60|
    +-------------------+-----+-----------+-----+-----------+
    |Total              |  350|         74|  475|       1808|
    +-------------------+-----+-----------+-----+-----------+

    * Register: 
    +------------------------+----+----+-----+-----------+
    |          Name          | FF | LUT| Bits| Const Bits|
    +------------------------+----+----+-----+-----------+
    |ap_CS_fsm               |  27|   0|   27|          0|
    |bitcast_ln21_1_reg_495  |  64|   0|   64|          0|
    |bitcast_ln21_reg_490    |  64|   0|   64|          0|
    |bitcast_ln25_1_reg_505  |  64|   0|   64|          0|
    |bitcast_ln25_reg_500    |  64|   0|   64|          0|
    |icmp_ln17_reg_426       |   1|   0|    1|          0|
    |icmp_ln30_reg_446       |   1|   0|    1|          0|
    |img_addr_1_reg_465      |  10|   0|   10|          0|
    |img_addr_reg_441        |  10|   0|   10|          0|
    |img_load_1_reg_485      |  64|   0|   64|          0|
    |img_twid_load_reg_475   |  64|   0|   64|          0|
    |log_1_reg_401           |   4|   0|    4|          0|
    |log_reg_164             |   4|   0|    4|          0|
    |mul1_reg_539            |  64|   0|   64|          0|
    |mul2_reg_544            |  64|   0|   64|          0|
    |mul3_reg_549            |  64|   0|   64|          0|
    |mul_reg_534             |  64|   0|   64|          0|
    |odd_1_reg_175           |  32|   0|   32|          0|
    |odd_2_reg_430           |  32|   0|   32|          0|
    |real_addr_1_reg_460     |  10|   0|   10|          0|
    |real_addr_reg_436       |  10|   0|   10|          0|
    |real_load_1_reg_480     |  64|   0|   64|          0|
    |real_twid_load_reg_470  |  64|   0|   64|          0|
    |reg_208                 |  64|   0|   64|          0|
    |reg_212                 |  64|   0|   64|          0|
    |reg_216                 |  64|   0|   64|          0|
    |reg_220                 |  64|   0|   64|          0|
    |sext_ln12_reg_410       |  32|   0|   32|          0|
    |span_1_reg_152          |  30|   0|   30|          0|
    |xor_ln19_reg_421        |  10|   0|   10|          0|
    |zext_ln12_reg_416       |   4|   0|   10|          6|
    +------------------------+----+----+-----+-----------+
    |Total                   |1241|   0| 1247|          6|
    +------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+--------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  | Source Object|    C Type    |
+---------------------+-----+-----+------------+--------------+--------------+
|s_axi_BUS_A_AWVALID  |   in|    1|       s_axi|         BUS_A|         array|
|s_axi_BUS_A_AWREADY  |  out|    1|       s_axi|         BUS_A|         array|
|s_axi_BUS_A_AWADDR   |   in|   15|       s_axi|         BUS_A|         array|
|s_axi_BUS_A_WVALID   |   in|    1|       s_axi|         BUS_A|         array|
|s_axi_BUS_A_WREADY   |  out|    1|       s_axi|         BUS_A|         array|
|s_axi_BUS_A_WDATA    |   in|   32|       s_axi|         BUS_A|         array|
|s_axi_BUS_A_WSTRB    |   in|    4|       s_axi|         BUS_A|         array|
|s_axi_BUS_A_ARVALID  |   in|    1|       s_axi|         BUS_A|         array|
|s_axi_BUS_A_ARREADY  |  out|    1|       s_axi|         BUS_A|         array|
|s_axi_BUS_A_ARADDR   |   in|   15|       s_axi|         BUS_A|         array|
|s_axi_BUS_A_RVALID   |  out|    1|       s_axi|         BUS_A|         array|
|s_axi_BUS_A_RREADY   |   in|    1|       s_axi|         BUS_A|         array|
|s_axi_BUS_A_RDATA    |  out|   32|       s_axi|         BUS_A|         array|
|s_axi_BUS_A_RRESP    |  out|    2|       s_axi|         BUS_A|         array|
|s_axi_BUS_A_BVALID   |  out|    1|       s_axi|         BUS_A|         array|
|s_axi_BUS_A_BREADY   |   in|    1|       s_axi|         BUS_A|         array|
|s_axi_BUS_A_BRESP    |  out|    2|       s_axi|         BUS_A|         array|
|ap_clk               |   in|    1|  ap_ctrl_hs|           fft|  return value|
|ap_rst_n             |   in|    1|  ap_ctrl_hs|           fft|  return value|
|interrupt            |  out|    1|  ap_ctrl_hs|           fft|  return value|
+---------------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 24, depth = 24


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 27
* Pipeline : 1
  Pipeline-0 : II = 24, D = 24, States = { 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 27 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 3 
27 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.58>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_7"   --->   Operation 28 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %real_r, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_2, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 29 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%empty = specmemcore i32 @_ssdm_op_SpecMemCore, i64 %real_r, i32 666, i32 17, i32 1"   --->   Operation 30 'specmemcore' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %real_r, void @empty_3, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 31 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %real_r"   --->   Operation 32 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %img, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_4, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 33 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%empty_16 = specmemcore i32 @_ssdm_op_SpecMemCore, i64 %img, i32 666, i32 17, i32 1"   --->   Operation 34 'specmemcore' 'empty_16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %img, void @empty_3, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 35 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %img"   --->   Operation 36 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %real_twid, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_5, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 37 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%empty_17 = specmemcore i32 @_ssdm_op_SpecMemCore, i64 %real_twid, i32 666, i32 17, i32 1"   --->   Operation 38 'specmemcore' 'empty_17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %real_twid, void @empty_3, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 39 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %real_twid"   --->   Operation 40 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %img_twid, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_6, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 41 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%empty_18 = specmemcore i32 @_ssdm_op_SpecMemCore, i64 %img_twid, i32 666, i32 17, i32 1"   --->   Operation 42 'specmemcore' 'empty_18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %img_twid, void @empty_3, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 43 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %img_twid"   --->   Operation 44 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 45 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (1.58ns)   --->   "%br_ln16 = br void" [../CCode_fft/fft.c:16]   --->   Operation 46 'br' 'br_ln16' <Predicate = true> <Delay = 1.58>

State 2 <SV = 1> <Delay = 1.73>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%span_1 = phi i30 512, void, i30 %span, void"   --->   Operation 47 'phi' 'span_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%log = phi i4 0, void, i4 %log_1, void"   --->   Operation 48 'phi' 'log' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (1.73ns)   --->   "%log_1 = add i4 %log, i4 1" [../CCode_fft/fft.c:16]   --->   Operation 49 'add' 'log_1' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 50 [1/1] (1.30ns)   --->   "%icmp_ln16 = icmp_eq  i4 %log, i4 10" [../CCode_fft/fft.c:16]   --->   Operation 50 'icmp' 'icmp_ln16' <Predicate = true> <Delay = 1.30> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%empty_19 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 10, i64 10, i64 10"   --->   Operation 51 'speclooptripcount' 'empty_19' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%br_ln16 = br i1 %icmp_ln16, void, void" [../CCode_fft/fft.c:16]   --->   Operation 52 'br' 'br_ln16' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%sext_ln12 = sext i30 %span_1" [../CCode_fft/fft.c:12]   --->   Operation 53 'sext' 'sext_ln12' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%zext_ln12 = zext i4 %log" [../CCode_fft/fft.c:12]   --->   Operation 54 'zext' 'zext_ln12' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%trunc_ln12 = trunc i30 %span_1" [../CCode_fft/fft.c:12]   --->   Operation 55 'trunc' 'trunc_ln12' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%specloopname_ln12 = specloopname void @_ssdm_op_SpecLoopName, void @empty_9" [../CCode_fft/fft.c:12]   --->   Operation 56 'specloopname' 'specloopname_ln12' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.99ns)   --->   "%xor_ln19 = xor i10 %trunc_ln12, i10 1023" [../CCode_fft/fft.c:19]   --->   Operation 57 'xor' 'xor_ln19' <Predicate = (!icmp_ln16)> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 58 [1/1] (1.58ns)   --->   "%br_ln17 = br void" [../CCode_fft/fft.c:17]   --->   Operation 58 'br' 'br_ln17' <Predicate = (!icmp_ln16)> <Delay = 1.58>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%ret_ln39 = ret" [../CCode_fft/fft.c:39]   --->   Operation 59 'ret' 'ret_ln39' <Predicate = (icmp_ln16)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 7.60>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%odd_1 = phi i32 %sext_ln12, void, i32 %odd_3, void %._crit_edge"   --->   Operation 60 'phi' 'odd_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 61 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "%tmp = partselect i22 @_ssdm_op_PartSelect.i22.i32.i32.i32, i32 %odd_1, i32 10, i32 31" [../CCode_fft/fft.c:17]   --->   Operation 62 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 63 [1/1] (2.44ns)   --->   "%icmp_ln17 = icmp_slt  i22 %tmp, i22 1" [../CCode_fft/fft.c:17]   --->   Operation 63 'icmp' 'icmp_ln17' <Predicate = true> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "%br_ln17 = br i1 %icmp_ln17, void, void" [../CCode_fft/fft.c:17]   --->   Operation 64 'br' 'br_ln17' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 65 [1/1] (0.00ns)   --->   "%trunc_ln18 = trunc i32 %odd_1" [../CCode_fft/fft.c:18]   --->   Operation 65 'trunc' 'trunc_ln18' <Predicate = (icmp_ln17)> <Delay = 0.00>
ST_3 : Operation 66 [1/1] (0.99ns)   --->   "%odd_2 = or i32 %odd_1, i32 %sext_ln12" [../CCode_fft/fft.c:18]   --->   Operation 66 'or' 'odd_2' <Predicate = (icmp_ln17)> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 67 [1/1] (0.99ns)   --->   "%even = and i10 %trunc_ln18, i10 %xor_ln19" [../CCode_fft/fft.c:19]   --->   Operation 67 'and' 'even' <Predicate = (icmp_ln17)> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 68 [1/1] (0.00ns)   --->   "%zext_ln21 = zext i10 %even" [../CCode_fft/fft.c:21]   --->   Operation 68 'zext' 'zext_ln21' <Predicate = (icmp_ln17)> <Delay = 0.00>
ST_3 : Operation 69 [1/1] (0.00ns)   --->   "%real_addr = getelementptr i64 %real_r, i64 0, i64 %zext_ln21" [../CCode_fft/fft.c:21]   --->   Operation 69 'getelementptr' 'real_addr' <Predicate = (icmp_ln17)> <Delay = 0.00>
ST_3 : Operation 70 [2/2] (3.25ns)   --->   "%real_load = load i10 %real_addr" [../CCode_fft/fft.c:21]   --->   Operation 70 'load' 'real_load' <Predicate = (icmp_ln17)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 1024> <RAM>
ST_3 : Operation 71 [1/1] (0.00ns)   --->   "%img_addr = getelementptr i64 %img, i64 0, i64 %zext_ln21" [../CCode_fft/fft.c:25]   --->   Operation 71 'getelementptr' 'img_addr' <Predicate = (icmp_ln17)> <Delay = 0.00>
ST_3 : Operation 72 [2/2] (3.25ns)   --->   "%img_load = load i10 %img_addr" [../CCode_fft/fft.c:25]   --->   Operation 72 'load' 'img_load' <Predicate = (icmp_ln17)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 1024> <RAM>
ST_3 : Operation 73 [1/1] (3.35ns)   --->   "%rootindex = shl i10 %even, i10 %zext_ln12" [../CCode_fft/fft.c:29]   --->   Operation 73 'shl' 'rootindex' <Predicate = (icmp_ln17)> <Delay = 3.35> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 74 [1/1] (1.77ns)   --->   "%icmp_ln30 = icmp_eq  i10 %rootindex, i10 0" [../CCode_fft/fft.c:30]   --->   Operation 74 'icmp' 'icmp_ln30' <Predicate = (icmp_ln17)> <Delay = 1.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 75 [1/1] (0.00ns)   --->   "%zext_ln31 = zext i10 %rootindex" [../CCode_fft/fft.c:31]   --->   Operation 75 'zext' 'zext_ln31' <Predicate = (icmp_ln17 & !icmp_ln30)> <Delay = 0.00>
ST_3 : Operation 76 [1/1] (0.00ns)   --->   "%real_twid_addr = getelementptr i64 %real_twid, i64 0, i64 %zext_ln31" [../CCode_fft/fft.c:31]   --->   Operation 76 'getelementptr' 'real_twid_addr' <Predicate = (icmp_ln17 & !icmp_ln30)> <Delay = 0.00>
ST_3 : Operation 77 [2/2] (3.25ns)   --->   "%real_twid_load = load i9 %real_twid_addr" [../CCode_fft/fft.c:31]   --->   Operation 77 'load' 'real_twid_load' <Predicate = (icmp_ln17 & !icmp_ln30)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 512> <RAM>
ST_3 : Operation 78 [1/1] (0.00ns)   --->   "%img_twid_addr = getelementptr i64 %img_twid, i64 0, i64 %zext_ln31" [../CCode_fft/fft.c:32]   --->   Operation 78 'getelementptr' 'img_twid_addr' <Predicate = (icmp_ln17 & !icmp_ln30)> <Delay = 0.00>
ST_3 : Operation 79 [2/2] (3.25ns)   --->   "%img_twid_load = load i9 %img_twid_addr" [../CCode_fft/fft.c:32]   --->   Operation 79 'load' 'img_twid_load' <Predicate = (icmp_ln17 & !icmp_ln30)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 512> <RAM>

State 4 <SV = 3> <Delay = 3.25>
ST_4 : Operation 80 [1/2] (3.25ns)   --->   "%real_load = load i10 %real_addr" [../CCode_fft/fft.c:21]   --->   Operation 80 'load' 'real_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 1024> <RAM>
ST_4 : Operation 81 [1/1] (0.00ns)   --->   "%zext_ln21_1 = zext i32 %odd_2" [../CCode_fft/fft.c:21]   --->   Operation 81 'zext' 'zext_ln21_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 82 [1/1] (0.00ns)   --->   "%real_addr_1 = getelementptr i64 %real_r, i64 0, i64 %zext_ln21_1" [../CCode_fft/fft.c:21]   --->   Operation 82 'getelementptr' 'real_addr_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 83 [2/2] (3.25ns)   --->   "%real_load_1 = load i10 %real_addr_1" [../CCode_fft/fft.c:21]   --->   Operation 83 'load' 'real_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 1024> <RAM>
ST_4 : Operation 84 [1/2] (3.25ns)   --->   "%img_load = load i10 %img_addr" [../CCode_fft/fft.c:25]   --->   Operation 84 'load' 'img_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 1024> <RAM>
ST_4 : Operation 85 [1/1] (0.00ns)   --->   "%img_addr_1 = getelementptr i64 %img, i64 0, i64 %zext_ln21_1" [../CCode_fft/fft.c:25]   --->   Operation 85 'getelementptr' 'img_addr_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 86 [2/2] (3.25ns)   --->   "%img_load_1 = load i10 %img_addr_1" [../CCode_fft/fft.c:25]   --->   Operation 86 'load' 'img_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 1024> <RAM>
ST_4 : Operation 87 [1/2] (3.25ns)   --->   "%real_twid_load = load i9 %real_twid_addr" [../CCode_fft/fft.c:31]   --->   Operation 87 'load' 'real_twid_load' <Predicate = (!icmp_ln30)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 512> <RAM>
ST_4 : Operation 88 [1/2] (3.25ns)   --->   "%img_twid_load = load i9 %img_twid_addr" [../CCode_fft/fft.c:32]   --->   Operation 88 'load' 'img_twid_load' <Predicate = (!icmp_ln30)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 512> <RAM>

State 5 <SV = 4> <Delay = 3.25>
ST_5 : Operation 89 [1/2] (3.25ns)   --->   "%real_load_1 = load i10 %real_addr_1" [../CCode_fft/fft.c:21]   --->   Operation 89 'load' 'real_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 1024> <RAM>
ST_5 : Operation 90 [1/2] (3.25ns)   --->   "%img_load_1 = load i10 %img_addr_1" [../CCode_fft/fft.c:25]   --->   Operation 90 'load' 'img_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 1024> <RAM>

State 6 <SV = 5> <Delay = 8.23>
ST_6 : Operation 91 [1/1] (0.00ns)   --->   "%bitcast_ln21 = bitcast i64 %real_load" [../CCode_fft/fft.c:21]   --->   Operation 91 'bitcast' 'bitcast_ln21' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 92 [1/1] (0.00ns)   --->   "%bitcast_ln21_1 = bitcast i64 %real_load_1" [../CCode_fft/fft.c:21]   --->   Operation 92 'bitcast' 'bitcast_ln21_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 93 [5/5] (8.23ns)   --->   "%sub = dsub i64 %bitcast_ln21, i64 %bitcast_ln21_1" [../CCode_fft/fft.c:22]   --->   Operation 93 'dsub' 'sub' <Predicate = true> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 94 [1/1] (0.00ns)   --->   "%bitcast_ln25 = bitcast i64 %img_load" [../CCode_fft/fft.c:25]   --->   Operation 94 'bitcast' 'bitcast_ln25' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 95 [1/1] (0.00ns)   --->   "%bitcast_ln25_1 = bitcast i64 %img_load_1" [../CCode_fft/fft.c:25]   --->   Operation 95 'bitcast' 'bitcast_ln25_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 96 [5/5] (8.23ns)   --->   "%sub1 = dsub i64 %bitcast_ln25, i64 %bitcast_ln25_1" [../CCode_fft/fft.c:26]   --->   Operation 96 'dsub' 'sub1' <Predicate = true> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 8.23>
ST_7 : Operation 97 [5/5] (8.23ns)   --->   "%temp = dadd i64 %bitcast_ln21, i64 %bitcast_ln21_1" [../CCode_fft/fft.c:21]   --->   Operation 97 'dadd' 'temp' <Predicate = true> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 98 [4/5] (8.23ns)   --->   "%sub = dsub i64 %bitcast_ln21, i64 %bitcast_ln21_1" [../CCode_fft/fft.c:22]   --->   Operation 98 'dsub' 'sub' <Predicate = true> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 99 [5/5] (8.23ns)   --->   "%temp_1 = dadd i64 %bitcast_ln25, i64 %bitcast_ln25_1" [../CCode_fft/fft.c:25]   --->   Operation 99 'dadd' 'temp_1' <Predicate = true> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 100 [4/5] (8.23ns)   --->   "%sub1 = dsub i64 %bitcast_ln25, i64 %bitcast_ln25_1" [../CCode_fft/fft.c:26]   --->   Operation 100 'dsub' 'sub1' <Predicate = true> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 8.23>
ST_8 : Operation 101 [4/5] (8.23ns)   --->   "%temp = dadd i64 %bitcast_ln21, i64 %bitcast_ln21_1" [../CCode_fft/fft.c:21]   --->   Operation 101 'dadd' 'temp' <Predicate = true> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 102 [3/5] (8.23ns)   --->   "%sub = dsub i64 %bitcast_ln21, i64 %bitcast_ln21_1" [../CCode_fft/fft.c:22]   --->   Operation 102 'dsub' 'sub' <Predicate = true> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 103 [4/5] (8.23ns)   --->   "%temp_1 = dadd i64 %bitcast_ln25, i64 %bitcast_ln25_1" [../CCode_fft/fft.c:25]   --->   Operation 103 'dadd' 'temp_1' <Predicate = true> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 104 [3/5] (8.23ns)   --->   "%sub1 = dsub i64 %bitcast_ln25, i64 %bitcast_ln25_1" [../CCode_fft/fft.c:26]   --->   Operation 104 'dsub' 'sub1' <Predicate = true> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 8.23>
ST_9 : Operation 105 [3/5] (8.23ns)   --->   "%temp = dadd i64 %bitcast_ln21, i64 %bitcast_ln21_1" [../CCode_fft/fft.c:21]   --->   Operation 105 'dadd' 'temp' <Predicate = true> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 106 [2/5] (8.23ns)   --->   "%sub = dsub i64 %bitcast_ln21, i64 %bitcast_ln21_1" [../CCode_fft/fft.c:22]   --->   Operation 106 'dsub' 'sub' <Predicate = true> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 107 [3/5] (8.23ns)   --->   "%temp_1 = dadd i64 %bitcast_ln25, i64 %bitcast_ln25_1" [../CCode_fft/fft.c:25]   --->   Operation 107 'dadd' 'temp_1' <Predicate = true> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 108 [2/5] (8.23ns)   --->   "%sub1 = dsub i64 %bitcast_ln25, i64 %bitcast_ln25_1" [../CCode_fft/fft.c:26]   --->   Operation 108 'dsub' 'sub1' <Predicate = true> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 8.23>
ST_10 : Operation 109 [2/5] (8.23ns)   --->   "%temp = dadd i64 %bitcast_ln21, i64 %bitcast_ln21_1" [../CCode_fft/fft.c:21]   --->   Operation 109 'dadd' 'temp' <Predicate = true> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 110 [1/5] (8.23ns)   --->   "%sub = dsub i64 %bitcast_ln21, i64 %bitcast_ln21_1" [../CCode_fft/fft.c:22]   --->   Operation 110 'dsub' 'sub' <Predicate = true> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 111 [2/5] (8.23ns)   --->   "%temp_1 = dadd i64 %bitcast_ln25, i64 %bitcast_ln25_1" [../CCode_fft/fft.c:25]   --->   Operation 111 'dadd' 'temp_1' <Predicate = true> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 112 [1/5] (8.23ns)   --->   "%sub1 = dsub i64 %bitcast_ln25, i64 %bitcast_ln25_1" [../CCode_fft/fft.c:26]   --->   Operation 112 'dsub' 'sub1' <Predicate = true> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 8.23>
ST_11 : Operation 113 [1/5] (8.23ns)   --->   "%temp = dadd i64 %bitcast_ln21, i64 %bitcast_ln21_1" [../CCode_fft/fft.c:21]   --->   Operation 113 'dadd' 'temp' <Predicate = true> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 114 [1/1] (0.00ns)   --->   "%bitcast_ln22 = bitcast i64 %sub" [../CCode_fft/fft.c:22]   --->   Operation 114 'bitcast' 'bitcast_ln22' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 115 [1/1] (3.25ns)   --->   "%store_ln22 = store i64 %bitcast_ln22, i10 %real_addr_1" [../CCode_fft/fft.c:22]   --->   Operation 115 'store' 'store_ln22' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 1024> <RAM>
ST_11 : Operation 116 [1/5] (8.23ns)   --->   "%temp_1 = dadd i64 %bitcast_ln25, i64 %bitcast_ln25_1" [../CCode_fft/fft.c:25]   --->   Operation 116 'dadd' 'temp_1' <Predicate = true> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 117 [1/1] (0.00ns)   --->   "%bitcast_ln26 = bitcast i64 %sub1" [../CCode_fft/fft.c:26]   --->   Operation 117 'bitcast' 'bitcast_ln26' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 118 [1/1] (3.25ns)   --->   "%store_ln26 = store i64 %bitcast_ln26, i10 %img_addr_1" [../CCode_fft/fft.c:26]   --->   Operation 118 'store' 'store_ln26' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 1024> <RAM>

State 12 <SV = 11> <Delay = 3.25>
ST_12 : Operation 119 [1/1] (0.00ns)   --->   "%specloopname_ln18 = specloopname void @_ssdm_op_SpecLoopName, void @empty_8" [../CCode_fft/fft.c:18]   --->   Operation 119 'specloopname' 'specloopname_ln18' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 120 [1/1] (0.00ns)   --->   "%bitcast_ln23 = bitcast i64 %temp" [../CCode_fft/fft.c:23]   --->   Operation 120 'bitcast' 'bitcast_ln23' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 121 [1/1] (3.25ns)   --->   "%store_ln23 = store i64 %bitcast_ln23, i10 %real_addr" [../CCode_fft/fft.c:23]   --->   Operation 121 'store' 'store_ln23' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 1024> <RAM>
ST_12 : Operation 122 [1/1] (0.00ns)   --->   "%bitcast_ln27 = bitcast i64 %temp_1" [../CCode_fft/fft.c:27]   --->   Operation 122 'bitcast' 'bitcast_ln27' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 123 [1/1] (3.25ns)   --->   "%store_ln27 = store i64 %bitcast_ln27, i10 %img_addr" [../CCode_fft/fft.c:27]   --->   Operation 123 'store' 'store_ln27' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 1024> <RAM>
ST_12 : Operation 124 [1/1] (0.00ns)   --->   "%br_ln30 = br i1 %icmp_ln30, void, void %._crit_edge" [../CCode_fft/fft.c:30]   --->   Operation 124 'br' 'br_ln30' <Predicate = true> <Delay = 0.00>

State 13 <SV = 12> <Delay = 3.25>
ST_13 : Operation 125 [2/2] (3.25ns)   --->   "%real_load_2 = load i10 %real_addr_1" [../CCode_fft/fft.c:31]   --->   Operation 125 'load' 'real_load_2' <Predicate = (icmp_ln17 & !icmp_ln30)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 1024> <RAM>
ST_13 : Operation 126 [2/2] (3.25ns)   --->   "%img_load_2 = load i10 %img_addr_1" [../CCode_fft/fft.c:32]   --->   Operation 126 'load' 'img_load_2' <Predicate = (icmp_ln17 & !icmp_ln30)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 1024> <RAM>

State 14 <SV = 13> <Delay = 3.25>
ST_14 : Operation 127 [1/2] (3.25ns)   --->   "%real_load_2 = load i10 %real_addr_1" [../CCode_fft/fft.c:31]   --->   Operation 127 'load' 'real_load_2' <Predicate = (icmp_ln17 & !icmp_ln30)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 1024> <RAM>
ST_14 : Operation 128 [1/2] (3.25ns)   --->   "%img_load_2 = load i10 %img_addr_1" [../CCode_fft/fft.c:32]   --->   Operation 128 'load' 'img_load_2' <Predicate = (icmp_ln17 & !icmp_ln30)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 1024> <RAM>

State 15 <SV = 14> <Delay = 7.78>
ST_15 : Operation 129 [1/1] (0.00ns)   --->   "%bitcast_ln31 = bitcast i64 %real_twid_load" [../CCode_fft/fft.c:31]   --->   Operation 129 'bitcast' 'bitcast_ln31' <Predicate = (icmp_ln17 & !icmp_ln30)> <Delay = 0.00>
ST_15 : Operation 130 [1/1] (0.00ns)   --->   "%bitcast_ln31_1 = bitcast i64 %real_load_2" [../CCode_fft/fft.c:31]   --->   Operation 130 'bitcast' 'bitcast_ln31_1' <Predicate = (icmp_ln17 & !icmp_ln30)> <Delay = 0.00>
ST_15 : Operation 131 [6/6] (7.78ns)   --->   "%mul = dmul i64 %bitcast_ln31, i64 %bitcast_ln31_1" [../CCode_fft/fft.c:31]   --->   Operation 131 'dmul' 'mul' <Predicate = (icmp_ln17 & !icmp_ln30)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 132 [1/1] (0.00ns)   --->   "%bitcast_ln32 = bitcast i64 %img_twid_load" [../CCode_fft/fft.c:32]   --->   Operation 132 'bitcast' 'bitcast_ln32' <Predicate = (icmp_ln17 & !icmp_ln30)> <Delay = 0.00>
ST_15 : Operation 133 [1/1] (0.00ns)   --->   "%bitcast_ln32_1 = bitcast i64 %img_load_2" [../CCode_fft/fft.c:32]   --->   Operation 133 'bitcast' 'bitcast_ln32_1' <Predicate = (icmp_ln17 & !icmp_ln30)> <Delay = 0.00>
ST_15 : Operation 134 [6/6] (7.78ns)   --->   "%mul1 = dmul i64 %bitcast_ln32, i64 %bitcast_ln32_1" [../CCode_fft/fft.c:32]   --->   Operation 134 'dmul' 'mul1' <Predicate = (icmp_ln17 & !icmp_ln30)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 135 [6/6] (7.78ns)   --->   "%mul2 = dmul i64 %bitcast_ln31, i64 %bitcast_ln32_1" [../CCode_fft/fft.c:33]   --->   Operation 135 'dmul' 'mul2' <Predicate = (icmp_ln17 & !icmp_ln30)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 136 [6/6] (7.78ns)   --->   "%mul3 = dmul i64 %bitcast_ln32, i64 %bitcast_ln31_1" [../CCode_fft/fft.c:34]   --->   Operation 136 'dmul' 'mul3' <Predicate = (icmp_ln17 & !icmp_ln30)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 7.78>
ST_16 : Operation 137 [5/6] (7.78ns)   --->   "%mul = dmul i64 %bitcast_ln31, i64 %bitcast_ln31_1" [../CCode_fft/fft.c:31]   --->   Operation 137 'dmul' 'mul' <Predicate = (icmp_ln17 & !icmp_ln30)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 138 [5/6] (7.78ns)   --->   "%mul1 = dmul i64 %bitcast_ln32, i64 %bitcast_ln32_1" [../CCode_fft/fft.c:32]   --->   Operation 138 'dmul' 'mul1' <Predicate = (icmp_ln17 & !icmp_ln30)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 139 [5/6] (7.78ns)   --->   "%mul2 = dmul i64 %bitcast_ln31, i64 %bitcast_ln32_1" [../CCode_fft/fft.c:33]   --->   Operation 139 'dmul' 'mul2' <Predicate = (icmp_ln17 & !icmp_ln30)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 140 [5/6] (7.78ns)   --->   "%mul3 = dmul i64 %bitcast_ln32, i64 %bitcast_ln31_1" [../CCode_fft/fft.c:34]   --->   Operation 140 'dmul' 'mul3' <Predicate = (icmp_ln17 & !icmp_ln30)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 7.78>
ST_17 : Operation 141 [4/6] (7.78ns)   --->   "%mul = dmul i64 %bitcast_ln31, i64 %bitcast_ln31_1" [../CCode_fft/fft.c:31]   --->   Operation 141 'dmul' 'mul' <Predicate = (icmp_ln17 & !icmp_ln30)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 142 [4/6] (7.78ns)   --->   "%mul1 = dmul i64 %bitcast_ln32, i64 %bitcast_ln32_1" [../CCode_fft/fft.c:32]   --->   Operation 142 'dmul' 'mul1' <Predicate = (icmp_ln17 & !icmp_ln30)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 143 [4/6] (7.78ns)   --->   "%mul2 = dmul i64 %bitcast_ln31, i64 %bitcast_ln32_1" [../CCode_fft/fft.c:33]   --->   Operation 143 'dmul' 'mul2' <Predicate = (icmp_ln17 & !icmp_ln30)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 144 [4/6] (7.78ns)   --->   "%mul3 = dmul i64 %bitcast_ln32, i64 %bitcast_ln31_1" [../CCode_fft/fft.c:34]   --->   Operation 144 'dmul' 'mul3' <Predicate = (icmp_ln17 & !icmp_ln30)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 7.78>
ST_18 : Operation 145 [3/6] (7.78ns)   --->   "%mul = dmul i64 %bitcast_ln31, i64 %bitcast_ln31_1" [../CCode_fft/fft.c:31]   --->   Operation 145 'dmul' 'mul' <Predicate = (icmp_ln17 & !icmp_ln30)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 146 [3/6] (7.78ns)   --->   "%mul1 = dmul i64 %bitcast_ln32, i64 %bitcast_ln32_1" [../CCode_fft/fft.c:32]   --->   Operation 146 'dmul' 'mul1' <Predicate = (icmp_ln17 & !icmp_ln30)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 147 [3/6] (7.78ns)   --->   "%mul2 = dmul i64 %bitcast_ln31, i64 %bitcast_ln32_1" [../CCode_fft/fft.c:33]   --->   Operation 147 'dmul' 'mul2' <Predicate = (icmp_ln17 & !icmp_ln30)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 148 [3/6] (7.78ns)   --->   "%mul3 = dmul i64 %bitcast_ln32, i64 %bitcast_ln31_1" [../CCode_fft/fft.c:34]   --->   Operation 148 'dmul' 'mul3' <Predicate = (icmp_ln17 & !icmp_ln30)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 7.78>
ST_19 : Operation 149 [2/6] (7.78ns)   --->   "%mul = dmul i64 %bitcast_ln31, i64 %bitcast_ln31_1" [../CCode_fft/fft.c:31]   --->   Operation 149 'dmul' 'mul' <Predicate = (icmp_ln17 & !icmp_ln30)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 150 [2/6] (7.78ns)   --->   "%mul1 = dmul i64 %bitcast_ln32, i64 %bitcast_ln32_1" [../CCode_fft/fft.c:32]   --->   Operation 150 'dmul' 'mul1' <Predicate = (icmp_ln17 & !icmp_ln30)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 151 [2/6] (7.78ns)   --->   "%mul2 = dmul i64 %bitcast_ln31, i64 %bitcast_ln32_1" [../CCode_fft/fft.c:33]   --->   Operation 151 'dmul' 'mul2' <Predicate = (icmp_ln17 & !icmp_ln30)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 152 [2/6] (7.78ns)   --->   "%mul3 = dmul i64 %bitcast_ln32, i64 %bitcast_ln31_1" [../CCode_fft/fft.c:34]   --->   Operation 152 'dmul' 'mul3' <Predicate = (icmp_ln17 & !icmp_ln30)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 7.78>
ST_20 : Operation 153 [1/6] (7.78ns)   --->   "%mul = dmul i64 %bitcast_ln31, i64 %bitcast_ln31_1" [../CCode_fft/fft.c:31]   --->   Operation 153 'dmul' 'mul' <Predicate = (icmp_ln17 & !icmp_ln30)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 154 [1/6] (7.78ns)   --->   "%mul1 = dmul i64 %bitcast_ln32, i64 %bitcast_ln32_1" [../CCode_fft/fft.c:32]   --->   Operation 154 'dmul' 'mul1' <Predicate = (icmp_ln17 & !icmp_ln30)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 155 [1/6] (7.78ns)   --->   "%mul2 = dmul i64 %bitcast_ln31, i64 %bitcast_ln32_1" [../CCode_fft/fft.c:33]   --->   Operation 155 'dmul' 'mul2' <Predicate = (icmp_ln17 & !icmp_ln30)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 156 [1/6] (7.78ns)   --->   "%mul3 = dmul i64 %bitcast_ln32, i64 %bitcast_ln31_1" [../CCode_fft/fft.c:34]   --->   Operation 156 'dmul' 'mul3' <Predicate = (icmp_ln17 & !icmp_ln30)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 8.23>
ST_21 : Operation 157 [5/5] (8.23ns)   --->   "%temp_2 = dsub i64 %mul, i64 %mul1" [../CCode_fft/fft.c:31]   --->   Operation 157 'dsub' 'temp_2' <Predicate = (icmp_ln17 & !icmp_ln30)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 158 [5/5] (8.23ns)   --->   "%add = dadd i64 %mul2, i64 %mul3" [../CCode_fft/fft.c:33]   --->   Operation 158 'dadd' 'add' <Predicate = (icmp_ln17 & !icmp_ln30)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 8.23>
ST_22 : Operation 159 [4/5] (8.23ns)   --->   "%temp_2 = dsub i64 %mul, i64 %mul1" [../CCode_fft/fft.c:31]   --->   Operation 159 'dsub' 'temp_2' <Predicate = (icmp_ln17 & !icmp_ln30)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 160 [4/5] (8.23ns)   --->   "%add = dadd i64 %mul2, i64 %mul3" [../CCode_fft/fft.c:33]   --->   Operation 160 'dadd' 'add' <Predicate = (icmp_ln17 & !icmp_ln30)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 8.23>
ST_23 : Operation 161 [3/5] (8.23ns)   --->   "%temp_2 = dsub i64 %mul, i64 %mul1" [../CCode_fft/fft.c:31]   --->   Operation 161 'dsub' 'temp_2' <Predicate = (icmp_ln17 & !icmp_ln30)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 162 [3/5] (8.23ns)   --->   "%add = dadd i64 %mul2, i64 %mul3" [../CCode_fft/fft.c:33]   --->   Operation 162 'dadd' 'add' <Predicate = (icmp_ln17 & !icmp_ln30)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 8.23>
ST_24 : Operation 163 [2/5] (8.23ns)   --->   "%temp_2 = dsub i64 %mul, i64 %mul1" [../CCode_fft/fft.c:31]   --->   Operation 163 'dsub' 'temp_2' <Predicate = (icmp_ln17 & !icmp_ln30)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 164 [2/5] (8.23ns)   --->   "%add = dadd i64 %mul2, i64 %mul3" [../CCode_fft/fft.c:33]   --->   Operation 164 'dadd' 'add' <Predicate = (icmp_ln17 & !icmp_ln30)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 8.23>
ST_25 : Operation 165 [1/5] (8.23ns)   --->   "%temp_2 = dsub i64 %mul, i64 %mul1" [../CCode_fft/fft.c:31]   --->   Operation 165 'dsub' 'temp_2' <Predicate = (icmp_ln17 & !icmp_ln30)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 166 [1/5] (8.23ns)   --->   "%add = dadd i64 %mul2, i64 %mul3" [../CCode_fft/fft.c:33]   --->   Operation 166 'dadd' 'add' <Predicate = (icmp_ln17 & !icmp_ln30)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 3.25>
ST_26 : Operation 167 [1/1] (0.00ns)   --->   "%bitcast_ln33 = bitcast i64 %add" [../CCode_fft/fft.c:33]   --->   Operation 167 'bitcast' 'bitcast_ln33' <Predicate = (icmp_ln17 & !icmp_ln30)> <Delay = 0.00>
ST_26 : Operation 168 [1/1] (3.25ns)   --->   "%store_ln33 = store i64 %bitcast_ln33, i10 %img_addr_1" [../CCode_fft/fft.c:33]   --->   Operation 168 'store' 'store_ln33' <Predicate = (icmp_ln17 & !icmp_ln30)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 1024> <RAM>
ST_26 : Operation 169 [1/1] (0.00ns)   --->   "%bitcast_ln35 = bitcast i64 %temp_2" [../CCode_fft/fft.c:35]   --->   Operation 169 'bitcast' 'bitcast_ln35' <Predicate = (icmp_ln17 & !icmp_ln30)> <Delay = 0.00>
ST_26 : Operation 170 [1/1] (3.25ns)   --->   "%store_ln35 = store i64 %bitcast_ln35, i10 %real_addr_1" [../CCode_fft/fft.c:35]   --->   Operation 170 'store' 'store_ln35' <Predicate = (icmp_ln17 & !icmp_ln30)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 1024> <RAM>
ST_26 : Operation 171 [1/1] (0.00ns)   --->   "%br_ln36 = br void %._crit_edge" [../CCode_fft/fft.c:36]   --->   Operation 171 'br' 'br_ln36' <Predicate = (icmp_ln17 & !icmp_ln30)> <Delay = 0.00>
ST_26 : Operation 172 [1/1] (2.55ns)   --->   "%odd_3 = add i32 %odd_2, i32 1" [../CCode_fft/fft.c:17]   --->   Operation 172 'add' 'odd_3' <Predicate = (icmp_ln17)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 173 [1/1] (0.00ns)   --->   "%br_ln17 = br void" [../CCode_fft/fft.c:17]   --->   Operation 173 'br' 'br_ln17' <Predicate = (icmp_ln17)> <Delay = 0.00>

State 27 <SV = 3> <Delay = 0.00>
ST_27 : Operation 174 [1/1] (0.00ns)   --->   "%tmp_1 = partselect i29 @_ssdm_op_PartSelect.i29.i30.i32.i32, i30 %span_1, i32 1, i32 29" [../CCode_fft/fft.c:16]   --->   Operation 174 'partselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 175 [1/1] (0.00ns)   --->   "%span = sext i29 %tmp_1" [../CCode_fft/fft.c:16]   --->   Operation 175 'sext' 'span' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 176 [1/1] (0.00ns)   --->   "%br_ln16 = br void" [../CCode_fft/fft.c:16]   --->   Operation 176 'br' 'br_ln16' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ real_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ img]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ real_twid]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ img_twid]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
spectopmodule_ln0 (spectopmodule    ) [ 0000000000000000000000000000]
specinterface_ln0 (specinterface    ) [ 0000000000000000000000000000]
empty             (specmemcore      ) [ 0000000000000000000000000000]
specinterface_ln0 (specinterface    ) [ 0000000000000000000000000000]
specbitsmap_ln0   (specbitsmap      ) [ 0000000000000000000000000000]
specinterface_ln0 (specinterface    ) [ 0000000000000000000000000000]
empty_16          (specmemcore      ) [ 0000000000000000000000000000]
specinterface_ln0 (specinterface    ) [ 0000000000000000000000000000]
specbitsmap_ln0   (specbitsmap      ) [ 0000000000000000000000000000]
specinterface_ln0 (specinterface    ) [ 0000000000000000000000000000]
empty_17          (specmemcore      ) [ 0000000000000000000000000000]
specinterface_ln0 (specinterface    ) [ 0000000000000000000000000000]
specbitsmap_ln0   (specbitsmap      ) [ 0000000000000000000000000000]
specinterface_ln0 (specinterface    ) [ 0000000000000000000000000000]
empty_18          (specmemcore      ) [ 0000000000000000000000000000]
specinterface_ln0 (specinterface    ) [ 0000000000000000000000000000]
specbitsmap_ln0   (specbitsmap      ) [ 0000000000000000000000000000]
specinterface_ln0 (specinterface    ) [ 0000000000000000000000000000]
br_ln16           (br               ) [ 0111111111111111111111111111]
span_1            (phi              ) [ 0011111111111111111111111111]
log               (phi              ) [ 0010000000000000000000000000]
log_1             (add              ) [ 0111111111111111111111111111]
icmp_ln16         (icmp             ) [ 0011111111111111111111111111]
empty_19          (speclooptripcount) [ 0000000000000000000000000000]
br_ln16           (br               ) [ 0000000000000000000000000000]
sext_ln12         (sext             ) [ 0011111111111111111111111111]
zext_ln12         (zext             ) [ 0001111111111111111111111110]
trunc_ln12        (trunc            ) [ 0000000000000000000000000000]
specloopname_ln12 (specloopname     ) [ 0000000000000000000000000000]
xor_ln19          (xor              ) [ 0001111111111111111111111110]
br_ln17           (br               ) [ 0011111111111111111111111111]
ret_ln39          (ret              ) [ 0000000000000000000000000000]
odd_1             (phi              ) [ 0001000000000000000000000000]
specpipeline_ln0  (specpipeline     ) [ 0000000000000000000000000000]
tmp               (partselect       ) [ 0000000000000000000000000000]
icmp_ln17         (icmp             ) [ 0011111111111111111111111111]
br_ln17           (br               ) [ 0000000000000000000000000000]
trunc_ln18        (trunc            ) [ 0000000000000000000000000000]
odd_2             (or               ) [ 0000111111111111111111111110]
even              (and              ) [ 0000000000000000000000000000]
zext_ln21         (zext             ) [ 0000000000000000000000000000]
real_addr         (getelementptr    ) [ 0000111111111000000000000000]
img_addr          (getelementptr    ) [ 0000111111111000000000000000]
rootindex         (shl              ) [ 0000000000000000000000000000]
icmp_ln30         (icmp             ) [ 0011111111111111111111111111]
zext_ln31         (zext             ) [ 0000000000000000000000000000]
real_twid_addr    (getelementptr    ) [ 0000100000000000000000000000]
img_twid_addr     (getelementptr    ) [ 0000100000000000000000000000]
real_load         (load             ) [ 0000011000000000000000000000]
zext_ln21_1       (zext             ) [ 0000000000000000000000000000]
real_addr_1       (getelementptr    ) [ 0000011111111111111111111110]
img_load          (load             ) [ 0000011000000000000000000000]
img_addr_1        (getelementptr    ) [ 0000011111111111111111111110]
real_twid_load    (load             ) [ 0000011111111111000000000000]
img_twid_load     (load             ) [ 0000011111111111000000000000]
real_load_1       (load             ) [ 0000001000000000000000000000]
img_load_1        (load             ) [ 0000001000000000000000000000]
bitcast_ln21      (bitcast          ) [ 0000000111110000000000000000]
bitcast_ln21_1    (bitcast          ) [ 0000000111110000000000000000]
bitcast_ln25      (bitcast          ) [ 0000000111110000000000000000]
bitcast_ln25_1    (bitcast          ) [ 0000000111110000000000000000]
sub               (dsub             ) [ 0000000000010000000000000000]
sub1              (dsub             ) [ 0000000000010000000000000000]
temp              (dadd             ) [ 0000000000001000000000000000]
bitcast_ln22      (bitcast          ) [ 0000000000000000000000000000]
store_ln22        (store            ) [ 0000000000000000000000000000]
temp_1            (dadd             ) [ 0000000000001000000000000000]
bitcast_ln26      (bitcast          ) [ 0000000000000000000000000000]
store_ln26        (store            ) [ 0000000000000000000000000000]
specloopname_ln18 (specloopname     ) [ 0000000000000000000000000000]
bitcast_ln23      (bitcast          ) [ 0000000000000000000000000000]
store_ln23        (store            ) [ 0000000000000000000000000000]
bitcast_ln27      (bitcast          ) [ 0000000000000000000000000000]
store_ln27        (store            ) [ 0000000000000000000000000000]
br_ln30           (br               ) [ 0000000000000000000000000000]
real_load_2       (load             ) [ 0000000000000001000000000000]
img_load_2        (load             ) [ 0000000000000001000000000000]
bitcast_ln31      (bitcast          ) [ 0000000000000000111110000000]
bitcast_ln31_1    (bitcast          ) [ 0000000000000000111110000000]
bitcast_ln32      (bitcast          ) [ 0000000000000000111110000000]
bitcast_ln32_1    (bitcast          ) [ 0000000000000000111110000000]
mul               (dmul             ) [ 0000000000000000000001111100]
mul1              (dmul             ) [ 0000000000000000000001111100]
mul2              (dmul             ) [ 0000000000000000000001111100]
mul3              (dmul             ) [ 0000000000000000000001111100]
temp_2            (dsub             ) [ 0000000000000000000000000010]
add               (dadd             ) [ 0000000000000000000000000010]
bitcast_ln33      (bitcast          ) [ 0000000000000000000000000000]
store_ln33        (store            ) [ 0000000000000000000000000000]
bitcast_ln35      (bitcast          ) [ 0000000000000000000000000000]
store_ln35        (store            ) [ 0000000000000000000000000000]
br_ln36           (br               ) [ 0000000000000000000000000000]
odd_3             (add              ) [ 0011111111111111111111111111]
br_ln17           (br               ) [ 0011111111111111111111111111]
tmp_1             (partselect       ) [ 0000000000000000000000000000]
span              (sext             ) [ 0111111111111111111111111111]
br_ln16           (br               ) [ 0111111111111111111111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="real_r">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="real_r"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="img">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="img"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="real_twid">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="real_twid"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="img_twid">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="img_twid"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_9"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i22.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i29.i30.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1004" name="real_addr_gep_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="64" slack="0"/>
<pin id="86" dir="0" index="1" bw="1" slack="0"/>
<pin id="87" dir="0" index="2" bw="10" slack="0"/>
<pin id="88" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="real_addr/3 "/>
</bind>
</comp>

<comp id="91" class="1004" name="grp_access_fu_91">
<pin_list>
<pin id="92" dir="0" index="0" bw="10" slack="0"/>
<pin id="93" dir="0" index="1" bw="64" slack="0"/>
<pin id="94" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="95" dir="1" index="3" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="real_load/3 real_load_1/4 store_ln22/11 store_ln23/12 real_load_2/13 store_ln35/26 "/>
</bind>
</comp>

<comp id="97" class="1004" name="img_addr_gep_fu_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="64" slack="0"/>
<pin id="99" dir="0" index="1" bw="1" slack="0"/>
<pin id="100" dir="0" index="2" bw="10" slack="0"/>
<pin id="101" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="img_addr/3 "/>
</bind>
</comp>

<comp id="104" class="1004" name="grp_access_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="10" slack="0"/>
<pin id="106" dir="0" index="1" bw="64" slack="0"/>
<pin id="107" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="108" dir="1" index="3" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="img_load/3 img_load_1/4 store_ln26/11 store_ln27/12 img_load_2/13 store_ln33/26 "/>
</bind>
</comp>

<comp id="110" class="1004" name="real_twid_addr_gep_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="64" slack="0"/>
<pin id="112" dir="0" index="1" bw="1" slack="0"/>
<pin id="113" dir="0" index="2" bw="10" slack="0"/>
<pin id="114" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="real_twid_addr/3 "/>
</bind>
</comp>

<comp id="117" class="1004" name="grp_access_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="9" slack="0"/>
<pin id="119" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="120" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="121" dir="1" index="3" bw="64" slack="11"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="real_twid_load/3 "/>
</bind>
</comp>

<comp id="123" class="1004" name="img_twid_addr_gep_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="64" slack="0"/>
<pin id="125" dir="0" index="1" bw="1" slack="0"/>
<pin id="126" dir="0" index="2" bw="10" slack="0"/>
<pin id="127" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="img_twid_addr/3 "/>
</bind>
</comp>

<comp id="130" class="1004" name="grp_access_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="9" slack="0"/>
<pin id="132" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="133" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="134" dir="1" index="3" bw="64" slack="11"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="img_twid_load/3 "/>
</bind>
</comp>

<comp id="136" class="1004" name="real_addr_1_gep_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="64" slack="0"/>
<pin id="138" dir="0" index="1" bw="1" slack="0"/>
<pin id="139" dir="0" index="2" bw="32" slack="0"/>
<pin id="140" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="real_addr_1/4 "/>
</bind>
</comp>

<comp id="144" class="1004" name="img_addr_1_gep_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="64" slack="0"/>
<pin id="146" dir="0" index="1" bw="1" slack="0"/>
<pin id="147" dir="0" index="2" bw="32" slack="0"/>
<pin id="148" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="img_addr_1/4 "/>
</bind>
</comp>

<comp id="152" class="1005" name="span_1_reg_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="30" slack="1"/>
<pin id="154" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opset="span_1 (phireg) "/>
</bind>
</comp>

<comp id="156" class="1004" name="span_1_phi_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="11" slack="1"/>
<pin id="158" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="159" dir="0" index="2" bw="29" slack="1"/>
<pin id="160" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="161" dir="1" index="4" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="span_1/2 "/>
</bind>
</comp>

<comp id="164" class="1005" name="log_reg_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="4" slack="1"/>
<pin id="166" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="log (phireg) "/>
</bind>
</comp>

<comp id="168" class="1004" name="log_phi_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="1" slack="1"/>
<pin id="170" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="171" dir="0" index="2" bw="4" slack="0"/>
<pin id="172" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="173" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="log/2 "/>
</bind>
</comp>

<comp id="175" class="1005" name="odd_1_reg_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="177" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="odd_1 (phireg) "/>
</bind>
</comp>

<comp id="178" class="1004" name="odd_1_phi_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="29" slack="1"/>
<pin id="180" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="181" dir="0" index="2" bw="32" slack="1"/>
<pin id="182" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="183" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="odd_1/3 "/>
</bind>
</comp>

<comp id="184" class="1004" name="grp_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="64" slack="0"/>
<pin id="186" dir="0" index="1" bw="64" slack="0"/>
<pin id="187" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="dadd(508) dsub(509) " fcode="dadd"/>
<opset="sub/6 temp/7 temp_2/21 "/>
</bind>
</comp>

<comp id="188" class="1004" name="grp_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="64" slack="0"/>
<pin id="190" dir="0" index="1" bw="64" slack="0"/>
<pin id="191" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="dadd(508) dsub(509) " fcode="dadd"/>
<opset="sub1/6 temp_1/7 add/21 "/>
</bind>
</comp>

<comp id="192" class="1004" name="grp_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="64" slack="0"/>
<pin id="194" dir="0" index="1" bw="64" slack="0"/>
<pin id="195" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="dmul(510) " fcode="dmul"/>
<opset="mul/15 "/>
</bind>
</comp>

<comp id="196" class="1004" name="grp_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="64" slack="0"/>
<pin id="198" dir="0" index="1" bw="64" slack="0"/>
<pin id="199" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="dmul(510) " fcode="dmul"/>
<opset="mul1/15 "/>
</bind>
</comp>

<comp id="200" class="1004" name="grp_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="64" slack="0"/>
<pin id="202" dir="0" index="1" bw="64" slack="0"/>
<pin id="203" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="dmul(510) " fcode="dmul"/>
<opset="mul2/15 "/>
</bind>
</comp>

<comp id="204" class="1004" name="grp_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="64" slack="0"/>
<pin id="206" dir="0" index="1" bw="64" slack="0"/>
<pin id="207" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="dmul(510) " fcode="dmul"/>
<opset="mul3/15 "/>
</bind>
</comp>

<comp id="208" class="1005" name="reg_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="64" slack="1"/>
<pin id="210" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="real_load real_load_2 "/>
</bind>
</comp>

<comp id="212" class="1005" name="reg_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="64" slack="1"/>
<pin id="214" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="img_load img_load_2 "/>
</bind>
</comp>

<comp id="216" class="1005" name="reg_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="64" slack="1"/>
<pin id="218" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="sub temp temp_2 "/>
</bind>
</comp>

<comp id="220" class="1005" name="reg_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="64" slack="1"/>
<pin id="222" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="sub1 temp_1 add "/>
</bind>
</comp>

<comp id="224" class="1004" name="log_1_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="4" slack="0"/>
<pin id="226" dir="0" index="1" bw="1" slack="0"/>
<pin id="227" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="log_1/2 "/>
</bind>
</comp>

<comp id="230" class="1004" name="icmp_ln16_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="4" slack="0"/>
<pin id="232" dir="0" index="1" bw="4" slack="0"/>
<pin id="233" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln16/2 "/>
</bind>
</comp>

<comp id="236" class="1004" name="sext_ln12_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="29" slack="0"/>
<pin id="238" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln12/2 "/>
</bind>
</comp>

<comp id="240" class="1004" name="zext_ln12_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="4" slack="0"/>
<pin id="242" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln12/2 "/>
</bind>
</comp>

<comp id="244" class="1004" name="trunc_ln12_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="29" slack="0"/>
<pin id="246" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln12/2 "/>
</bind>
</comp>

<comp id="248" class="1004" name="xor_ln19_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="10" slack="0"/>
<pin id="250" dir="0" index="1" bw="10" slack="0"/>
<pin id="251" dir="1" index="2" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln19/2 "/>
</bind>
</comp>

<comp id="254" class="1004" name="tmp_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="22" slack="0"/>
<pin id="256" dir="0" index="1" bw="32" slack="0"/>
<pin id="257" dir="0" index="2" bw="5" slack="0"/>
<pin id="258" dir="0" index="3" bw="6" slack="0"/>
<pin id="259" dir="1" index="4" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/3 "/>
</bind>
</comp>

<comp id="264" class="1004" name="icmp_ln17_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="22" slack="0"/>
<pin id="266" dir="0" index="1" bw="22" slack="0"/>
<pin id="267" dir="1" index="2" bw="1" slack="10"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln17/3 "/>
</bind>
</comp>

<comp id="270" class="1004" name="trunc_ln18_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="32" slack="0"/>
<pin id="272" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln18/3 "/>
</bind>
</comp>

<comp id="274" class="1004" name="odd_2_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="32" slack="0"/>
<pin id="276" dir="0" index="1" bw="32" slack="1"/>
<pin id="277" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="odd_2/3 "/>
</bind>
</comp>

<comp id="279" class="1004" name="even_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="10" slack="0"/>
<pin id="281" dir="0" index="1" bw="10" slack="1"/>
<pin id="282" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="even/3 "/>
</bind>
</comp>

<comp id="284" class="1004" name="zext_ln21_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="10" slack="0"/>
<pin id="286" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln21/3 "/>
</bind>
</comp>

<comp id="290" class="1004" name="rootindex_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="10" slack="0"/>
<pin id="292" dir="0" index="1" bw="4" slack="1"/>
<pin id="293" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="rootindex/3 "/>
</bind>
</comp>

<comp id="295" class="1004" name="icmp_ln30_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="10" slack="0"/>
<pin id="297" dir="0" index="1" bw="10" slack="0"/>
<pin id="298" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln30/3 "/>
</bind>
</comp>

<comp id="301" class="1004" name="zext_ln31_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="10" slack="0"/>
<pin id="303" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln31/3 "/>
</bind>
</comp>

<comp id="307" class="1004" name="zext_ln21_1_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="32" slack="1"/>
<pin id="309" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln21_1/4 "/>
</bind>
</comp>

<comp id="312" class="1004" name="bitcast_ln21_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="64" slack="2"/>
<pin id="314" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln21/6 "/>
</bind>
</comp>

<comp id="317" class="1004" name="bitcast_ln21_1_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="64" slack="1"/>
<pin id="319" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln21_1/6 "/>
</bind>
</comp>

<comp id="321" class="1004" name="bitcast_ln25_fu_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="64" slack="2"/>
<pin id="323" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln25/6 "/>
</bind>
</comp>

<comp id="326" class="1004" name="bitcast_ln25_1_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="64" slack="1"/>
<pin id="328" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln25_1/6 "/>
</bind>
</comp>

<comp id="330" class="1004" name="bitcast_ln22_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="64" slack="1"/>
<pin id="332" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln22/11 "/>
</bind>
</comp>

<comp id="335" class="1004" name="bitcast_ln26_fu_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="64" slack="1"/>
<pin id="337" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln26/11 "/>
</bind>
</comp>

<comp id="340" class="1004" name="bitcast_ln23_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="64" slack="1"/>
<pin id="342" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln23/12 "/>
</bind>
</comp>

<comp id="345" class="1004" name="bitcast_ln27_fu_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="64" slack="1"/>
<pin id="347" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln27/12 "/>
</bind>
</comp>

<comp id="350" class="1004" name="bitcast_ln31_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="64" slack="11"/>
<pin id="352" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln31/15 "/>
</bind>
</comp>

<comp id="355" class="1004" name="bitcast_ln31_1_fu_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="64" slack="1"/>
<pin id="357" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln31_1/15 "/>
</bind>
</comp>

<comp id="361" class="1004" name="bitcast_ln32_fu_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="64" slack="11"/>
<pin id="363" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln32/15 "/>
</bind>
</comp>

<comp id="366" class="1004" name="bitcast_ln32_1_fu_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="64" slack="1"/>
<pin id="368" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln32_1/15 "/>
</bind>
</comp>

<comp id="372" class="1004" name="bitcast_ln33_fu_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="64" slack="1"/>
<pin id="374" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln33/26 "/>
</bind>
</comp>

<comp id="377" class="1004" name="bitcast_ln35_fu_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="64" slack="1"/>
<pin id="379" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln35/26 "/>
</bind>
</comp>

<comp id="382" class="1004" name="odd_3_fu_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="32" slack="23"/>
<pin id="384" dir="0" index="1" bw="1" slack="0"/>
<pin id="385" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="odd_3/26 "/>
</bind>
</comp>

<comp id="387" class="1004" name="tmp_1_fu_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="29" slack="0"/>
<pin id="389" dir="0" index="1" bw="29" slack="2"/>
<pin id="390" dir="0" index="2" bw="1" slack="0"/>
<pin id="391" dir="0" index="3" bw="6" slack="0"/>
<pin id="392" dir="1" index="4" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_1/27 "/>
</bind>
</comp>

<comp id="397" class="1004" name="span_fu_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="29" slack="0"/>
<pin id="399" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="span/27 "/>
</bind>
</comp>

<comp id="401" class="1005" name="log_1_reg_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="4" slack="0"/>
<pin id="403" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="log_1 "/>
</bind>
</comp>

<comp id="406" class="1005" name="icmp_ln16_reg_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="1" slack="1"/>
<pin id="408" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln16 "/>
</bind>
</comp>

<comp id="410" class="1005" name="sext_ln12_reg_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="32" slack="1"/>
<pin id="412" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln12 "/>
</bind>
</comp>

<comp id="416" class="1005" name="zext_ln12_reg_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="10" slack="1"/>
<pin id="418" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln12 "/>
</bind>
</comp>

<comp id="421" class="1005" name="xor_ln19_reg_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="10" slack="1"/>
<pin id="423" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="xor_ln19 "/>
</bind>
</comp>

<comp id="426" class="1005" name="icmp_ln17_reg_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="1" slack="10"/>
<pin id="428" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln17 "/>
</bind>
</comp>

<comp id="430" class="1005" name="odd_2_reg_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="32" slack="1"/>
<pin id="432" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="odd_2 "/>
</bind>
</comp>

<comp id="436" class="1005" name="real_addr_reg_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="10" slack="1"/>
<pin id="438" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="real_addr "/>
</bind>
</comp>

<comp id="441" class="1005" name="img_addr_reg_441">
<pin_list>
<pin id="442" dir="0" index="0" bw="10" slack="1"/>
<pin id="443" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="img_addr "/>
</bind>
</comp>

<comp id="446" class="1005" name="icmp_ln30_reg_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="1" slack="1"/>
<pin id="448" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln30 "/>
</bind>
</comp>

<comp id="450" class="1005" name="real_twid_addr_reg_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="9" slack="1"/>
<pin id="452" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="real_twid_addr "/>
</bind>
</comp>

<comp id="455" class="1005" name="img_twid_addr_reg_455">
<pin_list>
<pin id="456" dir="0" index="0" bw="9" slack="1"/>
<pin id="457" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="img_twid_addr "/>
</bind>
</comp>

<comp id="460" class="1005" name="real_addr_1_reg_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="10" slack="1"/>
<pin id="462" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="real_addr_1 "/>
</bind>
</comp>

<comp id="465" class="1005" name="img_addr_1_reg_465">
<pin_list>
<pin id="466" dir="0" index="0" bw="10" slack="1"/>
<pin id="467" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="img_addr_1 "/>
</bind>
</comp>

<comp id="470" class="1005" name="real_twid_load_reg_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="64" slack="11"/>
<pin id="472" dir="1" index="1" bw="64" slack="11"/>
</pin_list>
<bind>
<opset="real_twid_load "/>
</bind>
</comp>

<comp id="475" class="1005" name="img_twid_load_reg_475">
<pin_list>
<pin id="476" dir="0" index="0" bw="64" slack="11"/>
<pin id="477" dir="1" index="1" bw="64" slack="11"/>
</pin_list>
<bind>
<opset="img_twid_load "/>
</bind>
</comp>

<comp id="480" class="1005" name="real_load_1_reg_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="64" slack="1"/>
<pin id="482" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="real_load_1 "/>
</bind>
</comp>

<comp id="485" class="1005" name="img_load_1_reg_485">
<pin_list>
<pin id="486" dir="0" index="0" bw="64" slack="1"/>
<pin id="487" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="img_load_1 "/>
</bind>
</comp>

<comp id="490" class="1005" name="bitcast_ln21_reg_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="64" slack="1"/>
<pin id="492" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln21 "/>
</bind>
</comp>

<comp id="495" class="1005" name="bitcast_ln21_1_reg_495">
<pin_list>
<pin id="496" dir="0" index="0" bw="64" slack="1"/>
<pin id="497" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln21_1 "/>
</bind>
</comp>

<comp id="500" class="1005" name="bitcast_ln25_reg_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="64" slack="1"/>
<pin id="502" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln25 "/>
</bind>
</comp>

<comp id="505" class="1005" name="bitcast_ln25_1_reg_505">
<pin_list>
<pin id="506" dir="0" index="0" bw="64" slack="1"/>
<pin id="507" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln25_1 "/>
</bind>
</comp>

<comp id="510" class="1005" name="bitcast_ln31_reg_510">
<pin_list>
<pin id="511" dir="0" index="0" bw="64" slack="1"/>
<pin id="512" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln31 "/>
</bind>
</comp>

<comp id="516" class="1005" name="bitcast_ln31_1_reg_516">
<pin_list>
<pin id="517" dir="0" index="0" bw="64" slack="1"/>
<pin id="518" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln31_1 "/>
</bind>
</comp>

<comp id="522" class="1005" name="bitcast_ln32_reg_522">
<pin_list>
<pin id="523" dir="0" index="0" bw="64" slack="1"/>
<pin id="524" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln32 "/>
</bind>
</comp>

<comp id="528" class="1005" name="bitcast_ln32_1_reg_528">
<pin_list>
<pin id="529" dir="0" index="0" bw="64" slack="1"/>
<pin id="530" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln32_1 "/>
</bind>
</comp>

<comp id="534" class="1005" name="mul_reg_534">
<pin_list>
<pin id="535" dir="0" index="0" bw="64" slack="1"/>
<pin id="536" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="mul "/>
</bind>
</comp>

<comp id="539" class="1005" name="mul1_reg_539">
<pin_list>
<pin id="540" dir="0" index="0" bw="64" slack="1"/>
<pin id="541" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="mul1 "/>
</bind>
</comp>

<comp id="544" class="1005" name="mul2_reg_544">
<pin_list>
<pin id="545" dir="0" index="0" bw="64" slack="1"/>
<pin id="546" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="mul2 "/>
</bind>
</comp>

<comp id="549" class="1005" name="mul3_reg_549">
<pin_list>
<pin id="550" dir="0" index="0" bw="64" slack="1"/>
<pin id="551" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="mul3 "/>
</bind>
</comp>

<comp id="554" class="1005" name="odd_3_reg_554">
<pin_list>
<pin id="555" dir="0" index="0" bw="32" slack="1"/>
<pin id="556" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="odd_3 "/>
</bind>
</comp>

<comp id="559" class="1005" name="span_reg_559">
<pin_list>
<pin id="560" dir="0" index="0" bw="30" slack="1"/>
<pin id="561" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opset="span "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="89"><net_src comp="0" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="90"><net_src comp="74" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="96"><net_src comp="84" pin="3"/><net_sink comp="91" pin=0"/></net>

<net id="102"><net_src comp="2" pin="0"/><net_sink comp="97" pin=0"/></net>

<net id="103"><net_src comp="74" pin="0"/><net_sink comp="97" pin=1"/></net>

<net id="109"><net_src comp="97" pin="3"/><net_sink comp="104" pin=0"/></net>

<net id="115"><net_src comp="4" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="116"><net_src comp="74" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="122"><net_src comp="110" pin="3"/><net_sink comp="117" pin=0"/></net>

<net id="128"><net_src comp="6" pin="0"/><net_sink comp="123" pin=0"/></net>

<net id="129"><net_src comp="74" pin="0"/><net_sink comp="123" pin=1"/></net>

<net id="135"><net_src comp="123" pin="3"/><net_sink comp="130" pin=0"/></net>

<net id="141"><net_src comp="0" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="142"><net_src comp="74" pin="0"/><net_sink comp="136" pin=1"/></net>

<net id="143"><net_src comp="136" pin="3"/><net_sink comp="91" pin=0"/></net>

<net id="149"><net_src comp="2" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="150"><net_src comp="74" pin="0"/><net_sink comp="144" pin=1"/></net>

<net id="151"><net_src comp="144" pin="3"/><net_sink comp="104" pin=0"/></net>

<net id="155"><net_src comp="44" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="162"><net_src comp="152" pin="1"/><net_sink comp="156" pin=0"/></net>

<net id="163"><net_src comp="156" pin="4"/><net_sink comp="152" pin=0"/></net>

<net id="167"><net_src comp="46" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="174"><net_src comp="164" pin="1"/><net_sink comp="168" pin=0"/></net>

<net id="211"><net_src comp="91" pin="3"/><net_sink comp="208" pin=0"/></net>

<net id="215"><net_src comp="104" pin="3"/><net_sink comp="212" pin=0"/></net>

<net id="219"><net_src comp="184" pin="2"/><net_sink comp="216" pin=0"/></net>

<net id="223"><net_src comp="188" pin="2"/><net_sink comp="220" pin=0"/></net>

<net id="228"><net_src comp="168" pin="4"/><net_sink comp="224" pin=0"/></net>

<net id="229"><net_src comp="48" pin="0"/><net_sink comp="224" pin=1"/></net>

<net id="234"><net_src comp="168" pin="4"/><net_sink comp="230" pin=0"/></net>

<net id="235"><net_src comp="50" pin="0"/><net_sink comp="230" pin=1"/></net>

<net id="239"><net_src comp="156" pin="4"/><net_sink comp="236" pin=0"/></net>

<net id="243"><net_src comp="168" pin="4"/><net_sink comp="240" pin=0"/></net>

<net id="247"><net_src comp="156" pin="4"/><net_sink comp="244" pin=0"/></net>

<net id="252"><net_src comp="244" pin="1"/><net_sink comp="248" pin=0"/></net>

<net id="253"><net_src comp="60" pin="0"/><net_sink comp="248" pin=1"/></net>

<net id="260"><net_src comp="66" pin="0"/><net_sink comp="254" pin=0"/></net>

<net id="261"><net_src comp="178" pin="4"/><net_sink comp="254" pin=1"/></net>

<net id="262"><net_src comp="68" pin="0"/><net_sink comp="254" pin=2"/></net>

<net id="263"><net_src comp="70" pin="0"/><net_sink comp="254" pin=3"/></net>

<net id="268"><net_src comp="254" pin="4"/><net_sink comp="264" pin=0"/></net>

<net id="269"><net_src comp="72" pin="0"/><net_sink comp="264" pin=1"/></net>

<net id="273"><net_src comp="178" pin="4"/><net_sink comp="270" pin=0"/></net>

<net id="278"><net_src comp="178" pin="4"/><net_sink comp="274" pin=0"/></net>

<net id="283"><net_src comp="270" pin="1"/><net_sink comp="279" pin=0"/></net>

<net id="287"><net_src comp="279" pin="2"/><net_sink comp="284" pin=0"/></net>

<net id="288"><net_src comp="284" pin="1"/><net_sink comp="84" pin=2"/></net>

<net id="289"><net_src comp="284" pin="1"/><net_sink comp="97" pin=2"/></net>

<net id="294"><net_src comp="279" pin="2"/><net_sink comp="290" pin=0"/></net>

<net id="299"><net_src comp="290" pin="2"/><net_sink comp="295" pin=0"/></net>

<net id="300"><net_src comp="76" pin="0"/><net_sink comp="295" pin=1"/></net>

<net id="304"><net_src comp="290" pin="2"/><net_sink comp="301" pin=0"/></net>

<net id="305"><net_src comp="301" pin="1"/><net_sink comp="110" pin=2"/></net>

<net id="306"><net_src comp="301" pin="1"/><net_sink comp="123" pin=2"/></net>

<net id="310"><net_src comp="307" pin="1"/><net_sink comp="136" pin=2"/></net>

<net id="311"><net_src comp="307" pin="1"/><net_sink comp="144" pin=2"/></net>

<net id="315"><net_src comp="208" pin="1"/><net_sink comp="312" pin=0"/></net>

<net id="316"><net_src comp="312" pin="1"/><net_sink comp="184" pin=0"/></net>

<net id="320"><net_src comp="317" pin="1"/><net_sink comp="184" pin=1"/></net>

<net id="324"><net_src comp="212" pin="1"/><net_sink comp="321" pin=0"/></net>

<net id="325"><net_src comp="321" pin="1"/><net_sink comp="188" pin=0"/></net>

<net id="329"><net_src comp="326" pin="1"/><net_sink comp="188" pin=1"/></net>

<net id="333"><net_src comp="216" pin="1"/><net_sink comp="330" pin=0"/></net>

<net id="334"><net_src comp="330" pin="1"/><net_sink comp="91" pin=1"/></net>

<net id="338"><net_src comp="220" pin="1"/><net_sink comp="335" pin=0"/></net>

<net id="339"><net_src comp="335" pin="1"/><net_sink comp="104" pin=1"/></net>

<net id="343"><net_src comp="216" pin="1"/><net_sink comp="340" pin=0"/></net>

<net id="344"><net_src comp="340" pin="1"/><net_sink comp="91" pin=1"/></net>

<net id="348"><net_src comp="220" pin="1"/><net_sink comp="345" pin=0"/></net>

<net id="349"><net_src comp="345" pin="1"/><net_sink comp="104" pin=1"/></net>

<net id="353"><net_src comp="350" pin="1"/><net_sink comp="192" pin=0"/></net>

<net id="354"><net_src comp="350" pin="1"/><net_sink comp="200" pin=0"/></net>

<net id="358"><net_src comp="208" pin="1"/><net_sink comp="355" pin=0"/></net>

<net id="359"><net_src comp="355" pin="1"/><net_sink comp="192" pin=1"/></net>

<net id="360"><net_src comp="355" pin="1"/><net_sink comp="204" pin=1"/></net>

<net id="364"><net_src comp="361" pin="1"/><net_sink comp="196" pin=0"/></net>

<net id="365"><net_src comp="361" pin="1"/><net_sink comp="204" pin=0"/></net>

<net id="369"><net_src comp="212" pin="1"/><net_sink comp="366" pin=0"/></net>

<net id="370"><net_src comp="366" pin="1"/><net_sink comp="196" pin=1"/></net>

<net id="371"><net_src comp="366" pin="1"/><net_sink comp="200" pin=1"/></net>

<net id="375"><net_src comp="220" pin="1"/><net_sink comp="372" pin=0"/></net>

<net id="376"><net_src comp="372" pin="1"/><net_sink comp="104" pin=1"/></net>

<net id="380"><net_src comp="216" pin="1"/><net_sink comp="377" pin=0"/></net>

<net id="381"><net_src comp="377" pin="1"/><net_sink comp="91" pin=1"/></net>

<net id="386"><net_src comp="30" pin="0"/><net_sink comp="382" pin=1"/></net>

<net id="393"><net_src comp="80" pin="0"/><net_sink comp="387" pin=0"/></net>

<net id="394"><net_src comp="152" pin="1"/><net_sink comp="387" pin=1"/></net>

<net id="395"><net_src comp="30" pin="0"/><net_sink comp="387" pin=2"/></net>

<net id="396"><net_src comp="82" pin="0"/><net_sink comp="387" pin=3"/></net>

<net id="400"><net_src comp="387" pin="4"/><net_sink comp="397" pin=0"/></net>

<net id="404"><net_src comp="224" pin="2"/><net_sink comp="401" pin=0"/></net>

<net id="405"><net_src comp="401" pin="1"/><net_sink comp="168" pin=2"/></net>

<net id="409"><net_src comp="230" pin="2"/><net_sink comp="406" pin=0"/></net>

<net id="413"><net_src comp="236" pin="1"/><net_sink comp="410" pin=0"/></net>

<net id="414"><net_src comp="410" pin="1"/><net_sink comp="178" pin=0"/></net>

<net id="415"><net_src comp="410" pin="1"/><net_sink comp="274" pin=1"/></net>

<net id="419"><net_src comp="240" pin="1"/><net_sink comp="416" pin=0"/></net>

<net id="420"><net_src comp="416" pin="1"/><net_sink comp="290" pin=1"/></net>

<net id="424"><net_src comp="248" pin="2"/><net_sink comp="421" pin=0"/></net>

<net id="425"><net_src comp="421" pin="1"/><net_sink comp="279" pin=1"/></net>

<net id="429"><net_src comp="264" pin="2"/><net_sink comp="426" pin=0"/></net>

<net id="433"><net_src comp="274" pin="2"/><net_sink comp="430" pin=0"/></net>

<net id="434"><net_src comp="430" pin="1"/><net_sink comp="307" pin=0"/></net>

<net id="435"><net_src comp="430" pin="1"/><net_sink comp="382" pin=0"/></net>

<net id="439"><net_src comp="84" pin="3"/><net_sink comp="436" pin=0"/></net>

<net id="440"><net_src comp="436" pin="1"/><net_sink comp="91" pin=0"/></net>

<net id="444"><net_src comp="97" pin="3"/><net_sink comp="441" pin=0"/></net>

<net id="445"><net_src comp="441" pin="1"/><net_sink comp="104" pin=0"/></net>

<net id="449"><net_src comp="295" pin="2"/><net_sink comp="446" pin=0"/></net>

<net id="453"><net_src comp="110" pin="3"/><net_sink comp="450" pin=0"/></net>

<net id="454"><net_src comp="450" pin="1"/><net_sink comp="117" pin=0"/></net>

<net id="458"><net_src comp="123" pin="3"/><net_sink comp="455" pin=0"/></net>

<net id="459"><net_src comp="455" pin="1"/><net_sink comp="130" pin=0"/></net>

<net id="463"><net_src comp="136" pin="3"/><net_sink comp="460" pin=0"/></net>

<net id="464"><net_src comp="460" pin="1"/><net_sink comp="91" pin=0"/></net>

<net id="468"><net_src comp="144" pin="3"/><net_sink comp="465" pin=0"/></net>

<net id="469"><net_src comp="465" pin="1"/><net_sink comp="104" pin=0"/></net>

<net id="473"><net_src comp="117" pin="3"/><net_sink comp="470" pin=0"/></net>

<net id="474"><net_src comp="470" pin="1"/><net_sink comp="350" pin=0"/></net>

<net id="478"><net_src comp="130" pin="3"/><net_sink comp="475" pin=0"/></net>

<net id="479"><net_src comp="475" pin="1"/><net_sink comp="361" pin=0"/></net>

<net id="483"><net_src comp="91" pin="3"/><net_sink comp="480" pin=0"/></net>

<net id="484"><net_src comp="480" pin="1"/><net_sink comp="317" pin=0"/></net>

<net id="488"><net_src comp="104" pin="3"/><net_sink comp="485" pin=0"/></net>

<net id="489"><net_src comp="485" pin="1"/><net_sink comp="326" pin=0"/></net>

<net id="493"><net_src comp="312" pin="1"/><net_sink comp="490" pin=0"/></net>

<net id="494"><net_src comp="490" pin="1"/><net_sink comp="184" pin=0"/></net>

<net id="498"><net_src comp="317" pin="1"/><net_sink comp="495" pin=0"/></net>

<net id="499"><net_src comp="495" pin="1"/><net_sink comp="184" pin=1"/></net>

<net id="503"><net_src comp="321" pin="1"/><net_sink comp="500" pin=0"/></net>

<net id="504"><net_src comp="500" pin="1"/><net_sink comp="188" pin=0"/></net>

<net id="508"><net_src comp="326" pin="1"/><net_sink comp="505" pin=0"/></net>

<net id="509"><net_src comp="505" pin="1"/><net_sink comp="188" pin=1"/></net>

<net id="513"><net_src comp="350" pin="1"/><net_sink comp="510" pin=0"/></net>

<net id="514"><net_src comp="510" pin="1"/><net_sink comp="192" pin=0"/></net>

<net id="515"><net_src comp="510" pin="1"/><net_sink comp="200" pin=0"/></net>

<net id="519"><net_src comp="355" pin="1"/><net_sink comp="516" pin=0"/></net>

<net id="520"><net_src comp="516" pin="1"/><net_sink comp="192" pin=1"/></net>

<net id="521"><net_src comp="516" pin="1"/><net_sink comp="204" pin=1"/></net>

<net id="525"><net_src comp="361" pin="1"/><net_sink comp="522" pin=0"/></net>

<net id="526"><net_src comp="522" pin="1"/><net_sink comp="196" pin=0"/></net>

<net id="527"><net_src comp="522" pin="1"/><net_sink comp="204" pin=0"/></net>

<net id="531"><net_src comp="366" pin="1"/><net_sink comp="528" pin=0"/></net>

<net id="532"><net_src comp="528" pin="1"/><net_sink comp="196" pin=1"/></net>

<net id="533"><net_src comp="528" pin="1"/><net_sink comp="200" pin=1"/></net>

<net id="537"><net_src comp="192" pin="2"/><net_sink comp="534" pin=0"/></net>

<net id="538"><net_src comp="534" pin="1"/><net_sink comp="184" pin=0"/></net>

<net id="542"><net_src comp="196" pin="2"/><net_sink comp="539" pin=0"/></net>

<net id="543"><net_src comp="539" pin="1"/><net_sink comp="184" pin=1"/></net>

<net id="547"><net_src comp="200" pin="2"/><net_sink comp="544" pin=0"/></net>

<net id="548"><net_src comp="544" pin="1"/><net_sink comp="188" pin=0"/></net>

<net id="552"><net_src comp="204" pin="2"/><net_sink comp="549" pin=0"/></net>

<net id="553"><net_src comp="549" pin="1"/><net_sink comp="188" pin=1"/></net>

<net id="557"><net_src comp="382" pin="2"/><net_sink comp="554" pin=0"/></net>

<net id="558"><net_src comp="554" pin="1"/><net_sink comp="178" pin=2"/></net>

<net id="562"><net_src comp="397" pin="1"/><net_sink comp="559" pin=0"/></net>

<net id="563"><net_src comp="559" pin="1"/><net_sink comp="156" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: real_r | {11 12 26 }
	Port: img | {11 12 26 }
 - Input state : 
	Port: fft : real_r | {3 4 5 13 14 }
	Port: fft : img | {3 4 5 13 14 }
	Port: fft : real_twid | {3 4 }
	Port: fft : img_twid | {3 4 }
  - Chain level:
	State 1
	State 2
		log_1 : 1
		icmp_ln16 : 1
		br_ln16 : 2
		sext_ln12 : 1
		zext_ln12 : 1
		trunc_ln12 : 1
		xor_ln19 : 2
	State 3
		tmp : 1
		icmp_ln17 : 2
		br_ln17 : 3
		trunc_ln18 : 1
		odd_2 : 1
		even : 2
		zext_ln21 : 2
		real_addr : 3
		real_load : 4
		img_addr : 3
		img_load : 4
		rootindex : 2
		icmp_ln30 : 3
		zext_ln31 : 3
		real_twid_addr : 4
		real_twid_load : 5
		img_twid_addr : 4
		img_twid_load : 5
	State 4
		real_addr_1 : 1
		real_load_1 : 2
		img_addr_1 : 1
		img_load_1 : 2
	State 5
	State 6
		sub : 1
		sub1 : 1
	State 7
	State 8
	State 9
	State 10
	State 11
		store_ln22 : 1
		store_ln26 : 1
	State 12
		store_ln23 : 1
		store_ln27 : 1
	State 13
	State 14
	State 15
		mul : 1
		mul1 : 1
		mul2 : 1
		mul3 : 1
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
		store_ln33 : 1
		store_ln35 : 1
	State 27
		span : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------|---------|---------|---------|
| Operation|   Functional Unit  |   DSP   |    FF   |   LUT   |
|----------|--------------------|---------|---------|---------|
|          |     grp_fu_192     |    11   |   317   |   578   |
|   dmul   |     grp_fu_196     |    11   |   317   |   578   |
|          |     grp_fu_200     |    11   |   317   |   578   |
|          |     grp_fu_204     |    11   |   317   |   578   |
|----------|--------------------|---------|---------|---------|
|   dadd   |     grp_fu_184     |    3    |   445   |   1149  |
|          |     grp_fu_188     |    3    |   445   |   1149  |
|----------|--------------------|---------|---------|---------|
|    add   |    log_1_fu_224    |    0    |    0    |    13   |
|          |    odd_3_fu_382    |    0    |    0    |    39   |
|----------|--------------------|---------|---------|---------|
|          |  icmp_ln16_fu_230  |    0    |    0    |    9    |
|   icmp   |  icmp_ln17_fu_264  |    0    |    0    |    14   |
|          |  icmp_ln30_fu_295  |    0    |    0    |    11   |
|----------|--------------------|---------|---------|---------|
|    or    |    odd_2_fu_274    |    0    |    0    |    32   |
|----------|--------------------|---------|---------|---------|
|    shl   |  rootindex_fu_290  |    0    |    0    |    21   |
|----------|--------------------|---------|---------|---------|
|    xor   |   xor_ln19_fu_248  |    0    |    0    |    10   |
|----------|--------------------|---------|---------|---------|
|    and   |     even_fu_279    |    0    |    0    |    10   |
|----------|--------------------|---------|---------|---------|
|   sext   |  sext_ln12_fu_236  |    0    |    0    |    0    |
|          |     span_fu_397    |    0    |    0    |    0    |
|----------|--------------------|---------|---------|---------|
|          |  zext_ln12_fu_240  |    0    |    0    |    0    |
|   zext   |  zext_ln21_fu_284  |    0    |    0    |    0    |
|          |  zext_ln31_fu_301  |    0    |    0    |    0    |
|          | zext_ln21_1_fu_307 |    0    |    0    |    0    |
|----------|--------------------|---------|---------|---------|
|   trunc  |  trunc_ln12_fu_244 |    0    |    0    |    0    |
|          |  trunc_ln18_fu_270 |    0    |    0    |    0    |
|----------|--------------------|---------|---------|---------|
|partselect|     tmp_fu_254     |    0    |    0    |    0    |
|          |    tmp_1_fu_387    |    0    |    0    |    0    |
|----------|--------------------|---------|---------|---------|
|   Total  |                    |    50   |   2158  |   4769  |
|----------|--------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|bitcast_ln21_1_reg_495|   64   |
| bitcast_ln21_reg_490 |   64   |
|bitcast_ln25_1_reg_505|   64   |
| bitcast_ln25_reg_500 |   64   |
|bitcast_ln31_1_reg_516|   64   |
| bitcast_ln31_reg_510 |   64   |
|bitcast_ln32_1_reg_528|   64   |
| bitcast_ln32_reg_522 |   64   |
|   icmp_ln16_reg_406  |    1   |
|   icmp_ln17_reg_426  |    1   |
|   icmp_ln30_reg_446  |    1   |
|  img_addr_1_reg_465  |   10   |
|   img_addr_reg_441   |   10   |
|  img_load_1_reg_485  |   64   |
| img_twid_addr_reg_455|    9   |
| img_twid_load_reg_475|   64   |
|     log_1_reg_401    |    4   |
|      log_reg_164     |    4   |
|     mul1_reg_539     |   64   |
|     mul2_reg_544     |   64   |
|     mul3_reg_549     |   64   |
|      mul_reg_534     |   64   |
|     odd_1_reg_175    |   32   |
|     odd_2_reg_430    |   32   |
|     odd_3_reg_554    |   32   |
|  real_addr_1_reg_460 |   10   |
|   real_addr_reg_436  |   10   |
|  real_load_1_reg_480 |   64   |
|real_twid_addr_reg_450|    9   |
|real_twid_load_reg_470|   64   |
|        reg_208       |   64   |
|        reg_212       |   64   |
|        reg_216       |   64   |
|        reg_220       |   64   |
|   sext_ln12_reg_410  |   32   |
|    span_1_reg_152    |   30   |
|     span_reg_559     |   30   |
|   xor_ln19_reg_421   |   10   |
|   zext_ln12_reg_416  |   10   |
+----------------------+--------+
|         Total        |  1557  |
+----------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_access_fu_91 |  p0  |   4  |  10  |   40   ||    20   |
|  grp_access_fu_91 |  p1  |   3  |  64  |   192  ||    14   |
| grp_access_fu_104 |  p0  |   4  |  10  |   40   ||    20   |
| grp_access_fu_104 |  p1  |   3  |  64  |   192  ||    14   |
| grp_access_fu_117 |  p0  |   2  |   9  |   18   ||    9    |
| grp_access_fu_130 |  p0  |   2  |   9  |   18   ||    9    |
|   span_1_reg_152  |  p0  |   2  |  30  |   60   ||    9    |
|     grp_fu_184    |  p0  |   3  |  64  |   192  ||    14   |
|     grp_fu_184    |  p1  |   3  |  64  |   192  ||    14   |
|     grp_fu_188    |  p0  |   3  |  64  |   192  ||    14   |
|     grp_fu_188    |  p1  |   3  |  64  |   192  ||    14   |
|     grp_fu_192    |  p0  |   2  |  64  |   128  ||    9    |
|     grp_fu_192    |  p1  |   2  |  64  |   128  ||    9    |
|     grp_fu_196    |  p0  |   2  |  64  |   128  ||    9    |
|     grp_fu_196    |  p1  |   2  |  64  |   128  ||    9    |
|     grp_fu_200    |  p0  |   2  |  64  |   128  ||    9    |
|     grp_fu_200    |  p1  |   2  |  64  |   128  ||    9    |
|     grp_fu_204    |  p0  |   2  |  64  |   128  ||    9    |
|     grp_fu_204    |  p1  |   2  |  64  |   128  ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |  2352  ||  31.365 ||   223   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   50   |    -   |  2158  |  4769  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   31   |    -   |   223  |
|  Register |    -   |    -   |  1557  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   50   |   31   |  3715  |  4992  |
+-----------+--------+--------+--------+--------+
