==28463== Cachegrind, a cache and branch-prediction profiler
==28463== Copyright (C) 2002-2017, and GNU GPL'd, by Nicholas Nethercote et al.
==28463== Using Valgrind-3.16.1 and LibVEX; rerun with -h for copyright info
==28463== Command: ./mser .
==28463== 
--28463-- warning: L3 cache found, using its data for the LL simulation.
--28463-- warning: specified LL cache: line_size 64  assoc 11  total_size 25,952,256
--28463-- warning: simulated LL cache: line_size 64  assoc 12  total_size 25,165,824
BIP cache replacement will be used
BIP Throttle parameter is set to 0.031250
==28463== 
==28463== Process terminating with default action of signal 15 (SIGTERM)
==28463==    at 0x10CB1A: mser (in /home/tkloda/cortexsuite/vision/benchmarks/mser/data/fullhd/mser)
==28463==    by 0x108B07: main (in /home/tkloda/cortexsuite/vision/benchmarks/mser/data/fullhd/mser)
==28463== 
==28463== I   refs:      1,929,202,235
==28463== I1  misses:            1,206
==28463== LLi misses:            1,202
==28463== I1  miss rate:          0.00%
==28463== LLi miss rate:          0.00%
==28463== 
==28463== D   refs:        797,764,538  (540,008,127 rd   + 257,756,411 wr)
==28463== D1  misses:        1,957,148  (    738,990 rd   +   1,218,158 wr)
==28463== LLd misses:        1,732,454  (    547,841 rd   +   1,184,613 wr)
==28463== D1  miss rate:           0.2% (        0.1%     +         0.5%  )
==28463== LLd miss rate:           0.2% (        0.1%     +         0.5%  )
==28463== 
==28463== LL refs:           1,958,354  (    740,196 rd   +   1,218,158 wr)
==28463== LL misses:         1,733,656  (    549,043 rd   +   1,184,613 wr)
==28463== LL miss rate:            0.1% (        0.0%     +         0.5%  )
