# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"seller_machine_sim_time_impl.v" \
"../../../../../1018_SellerMachine.srcs/sources_1/new/async_moore_fsm.v" \
"../../../../../1018_SellerMachine.srcs/sources_1/new/money_bin_to_bcd8421.v" \
"../../../../../1018_SellerMachine.srcs/sources_1/new/sell_refund_fifo.v" \
"../../../../../1018_SellerMachine.srcs/sources_1/new/seller_machine_core.v" \
"../../../../../1018_SellerMachine.srcs/sim_1/new/seller_machine_sim.v" \

# Do not sort compile order
nosort
