C:\ispLEVER_Classic2_0\synpbase\bin64\m_cpld.exe  -prodtype  synplify_pro  -encrypt  -pro  -rundir  C:\users\alanlow\documents\github\cpld_fpga\lattice  -part LC4064B  -package T44C  -grade -2.5   -ispmach4s -RWCheckOnRam 1 -areadelay 0 -minc -auto_constrain_io -summaryfile C:\users\alanlow\documents\github\cpld_fpga\lattice\synlog\report\KEPLER_TL_fpga_mapper.xml -top_level_module  KEPLER_TL  -multisrs  -ta_num_paths 3  -ta_num_points 0  -oedif  C:\users\alanlow\documents\github\cpld_fpga\lattice\KEPLER_TL.edi  -freq 200.000  C:\users\alanlow\documents\github\cpld_fpga\lattice\synwork\KEPLER_TL_mult.srs  -ologparam  C:\users\alanlow\documents\github\cpld_fpga\lattice\syntmp\KEPLER_TL.plg  -osyn  C:\users\alanlow\documents\github\cpld_fpga\lattice\KEPLER_TL.srm  -prjdir  c:\users\alanlow\documents\github\cpld_fpga\lattice\  -prjname  KEPLER_TL  -log  C:\users\alanlow\documents\github\cpld_fpga\lattice\synlog\KEPLER_TL_fpga_mapper.srr 
rc:0 success:1
C:\users\alanlow\documents\github\cpld_fpga\lattice\KEPLER_TL.edi|o|1588668615|7279
C:\users\alanlow\documents\github\cpld_fpga\lattice\synwork\KEPLER_TL_mult.srs|i|1588668615|2144
C:\users\alanlow\documents\github\cpld_fpga\lattice\syntmp\KEPLER_TL.plg|o|1588668615|0
C:\users\alanlow\documents\github\cpld_fpga\lattice\KEPLER_TL.srm|o|1588668615|4789
C:\users\alanlow\documents\github\cpld_fpga\lattice\synlog\KEPLER_TL_fpga_mapper.srr|o|1588668615|1019
C:\ispLEVER_Classic2_0\synpbase\bin\m_cpld.exe|i|1399344084|7067648
C:\ispLEVER_Classic2_0\synpbase\bin64\m_cpld.exe|i|1399346922|8049664
