{"topicSections":[{"identifiers":["doc:\/\/Utilities\/documentation\/Utilities\/VHDLMachines\/MachineVHDLRepresentable\/allConstants","doc:\/\/Utilities\/documentation\/Utilities\/VHDLMachines\/MachineVHDLRepresentable\/externalVariables","doc:\/\/Utilities\/documentation\/Utilities\/VHDLMachines\/MachineVHDLRepresentable\/internalStateType","doc:\/\/Utilities\/documentation\/Utilities\/VHDLMachines\/MachineVHDLRepresentable\/numberOfStateBits","doc:\/\/Utilities\/documentation\/Utilities\/VHDLMachines\/MachineVHDLRepresentable\/stateType","doc:\/\/Utilities\/documentation\/Utilities\/VHDLMachines\/MachineVHDLRepresentable\/targetStateAddresses","doc:\/\/Utilities\/documentation\/Utilities\/VHDLMachines\/MachineVHDLRepresentable\/targetStatesPerAddress"],"title":"Instance Properties"}],"kind":"symbol","sections":[],"schemaVersion":{"patch":0,"major":0,"minor":3},"identifier":{"url":"doc:\/\/Utilities\/documentation\/Utilities\/VHDLMachines\/MachineVHDLRepresentable","interfaceLanguage":"swift"},"variants":[{"paths":["\/documentation\/utilities\/vhdlmachines\/machinevhdlrepresentable"],"traits":[{"interfaceLanguage":"swift"}]}],"primaryContentSections":[{"kind":"declarations","declarations":[{"languages":["swift"],"platforms":["Linux"],"tokens":[{"text":"extension","kind":"keyword"},{"text":" ","kind":"text"},{"preciseIdentifier":"s:12VHDLMachines24MachineVHDLRepresentableP","text":"MachineVHDLRepresentable","kind":"typeIdentifier"}]}]}],"metadata":{"role":"symbol","symbolKind":"extension","navigatorTitle":[{"text":"MachineVHDLRepresentable","kind":"identifier"}],"roleHeading":"Extended Protocol","externalID":"s:e:s:12VHDLMachines24MachineVHDLRepresentableP9UtilitiesE12allConstantsSay11VHDLParsing13HeadStatementOGvp","extendedModule":"VHDLMachines","modules":[{"relatedModules":["VHDLMachines"],"name":"Utilities"}],"fragments":[{"text":"extension","kind":"keyword"},{"text":" ","kind":"text"},{"text":"MachineVHDLRepresentable","kind":"identifier","preciseIdentifier":"s:12VHDLMachines24MachineVHDLRepresentableP"}],"title":"MachineVHDLRepresentable"},"hierarchy":{"paths":[["doc:\/\/Utilities\/documentation\/Utilities","doc:\/\/Utilities\/documentation\/Utilities\/VHDLMachines"]]},"abstract":[{"type":"text","text":"Add helper properties."}],"references":{"doc://Utilities/documentation/Utilities/VHDLMachines/MachineVHDLRepresentable/externalVariables":{"title":"externalVariables","url":"\/documentation\/utilities\/vhdlmachines\/machinevhdlrepresentable\/externalvariables","kind":"symbol","role":"symbol","identifier":"doc:\/\/Utilities\/documentation\/Utilities\/VHDLMachines\/MachineVHDLRepresentable\/externalVariables","type":"topic","fragments":[{"text":"var","kind":"keyword"},{"text":" ","kind":"text"},{"text":"externalVariables","kind":"identifier"},{"text":": [","kind":"text"},{"text":"PortSignal","kind":"typeIdentifier","preciseIdentifier":"s:11VHDLParsing10PortSignalV"},{"text":"]","kind":"text"}],"abstract":[{"text":"Returns all the external variables in the representation.","type":"text"}]},"doc://Utilities/documentation/Utilities/VHDLMachines":{"identifier":"doc:\/\/Utilities\/documentation\/Utilities\/VHDLMachines","kind":"symbol","title":"VHDLMachines","abstract":[],"type":"topic","url":"\/documentation\/utilities\/vhdlmachines","role":"collection"},"doc://Utilities/documentation/Utilities/VHDLMachines/MachineVHDLRepresentable/numberOfStateBits":{"title":"numberOfStateBits","identifier":"doc:\/\/Utilities\/documentation\/Utilities\/VHDLMachines\/MachineVHDLRepresentable\/numberOfStateBits","fragments":[{"text":"var","kind":"keyword"},{"text":" ","kind":"text"},{"text":"numberOfStateBits","kind":"identifier"},{"text":": ","kind":"text"},{"preciseIdentifier":"s:Si","kind":"typeIdentifier","text":"Int"},{"kind":"text","text":"?"}],"kind":"symbol","url":"\/documentation\/utilities\/vhdlmachines\/machinevhdlrepresentable\/numberofstatebits","abstract":[{"text":"The number of bits in the state encoding.","type":"text"}],"type":"topic","role":"symbol"},"doc://Utilities/documentation/Utilities/VHDLMachines/MachineVHDLRepresentable":{"fragments":[{"text":"extension","kind":"keyword"},{"text":" ","kind":"text"},{"text":"MachineVHDLRepresentable","kind":"identifier","preciseIdentifier":"s:12VHDLMachines24MachineVHDLRepresentableP"}],"navigatorTitle":[{"text":"MachineVHDLRepresentable","kind":"identifier"}],"abstract":[{"text":"Add helper properties.","type":"text"}],"identifier":"doc:\/\/Utilities\/documentation\/Utilities\/VHDLMachines\/MachineVHDLRepresentable","type":"topic","title":"MachineVHDLRepresentable","url":"\/documentation\/utilities\/vhdlmachines\/machinevhdlrepresentable","kind":"symbol","role":"symbol"},"doc://Utilities/documentation/Utilities/VHDLMachines/MachineVHDLRepresentable/targetStateAddresses":{"kind":"symbol","fragments":[{"text":"var","kind":"keyword"},{"text":" ","kind":"text"},{"text":"targetStateAddresses","kind":"identifier"},{"text":": ","kind":"text"},{"text":"Int","kind":"typeIdentifier","preciseIdentifier":"s:Si"}],"title":"targetStateAddresses","type":"topic","identifier":"doc:\/\/Utilities\/documentation\/Utilities\/VHDLMachines\/MachineVHDLRepresentable\/targetStateAddresses","url":"\/documentation\/utilities\/vhdlmachines\/machinevhdlrepresentable\/targetstateaddresses","role":"symbol","abstract":[{"type":"text","text":"The number of target state addresses."}]},"doc://Utilities/documentation/Utilities/VHDLMachines/MachineVHDLRepresentable/targetStatesPerAddress":{"kind":"symbol","fragments":[{"text":"var","kind":"keyword"},{"text":" ","kind":"text"},{"text":"targetStatesPerAddress","kind":"identifier"},{"text":": ","kind":"text"},{"text":"Int","kind":"typeIdentifier","preciseIdentifier":"s:Si"}],"title":"targetStatesPerAddress","type":"topic","identifier":"doc:\/\/Utilities\/documentation\/Utilities\/VHDLMachines\/MachineVHDLRepresentable\/targetStatesPerAddress","url":"\/documentation\/utilities\/vhdlmachines\/machinevhdlrepresentable\/targetstatesperaddress","role":"symbol","abstract":[{"type":"text","text":"The number of encoded target states within a 32-bit address."}]},"doc://Utilities/documentation/Utilities":{"identifier":"doc:\/\/Utilities\/documentation\/Utilities","kind":"symbol","title":"Utilities","abstract":[],"type":"topic","url":"\/documentation\/utilities","role":"collection"},"doc://Utilities/documentation/Utilities/VHDLMachines/MachineVHDLRepresentable/allConstants":{"title":"allConstants","identifier":"doc:\/\/Utilities\/documentation\/Utilities\/VHDLMachines\/MachineVHDLRepresentable\/allConstants","fragments":[{"text":"var","kind":"keyword"},{"text":" ","kind":"text"},{"text":"allConstants","kind":"identifier"},{"text":": [","kind":"text"},{"text":"HeadStatement","preciseIdentifier":"s:11VHDLParsing13HeadStatementO","kind":"typeIdentifier"},{"text":"]","kind":"text"}],"kind":"symbol","url":"\/documentation\/utilities\/vhdlmachines\/machinevhdlrepresentable\/allconstants","abstract":[{"text":"Find all constants in the architecture head.","type":"text"}],"type":"topic","role":"symbol"},"doc://Utilities/documentation/Utilities/VHDLMachines/MachineVHDLRepresentable/stateType":{"identifier":"doc:\/\/Utilities\/documentation\/Utilities\/VHDLMachines\/MachineVHDLRepresentable\/stateType","role":"symbol","title":"stateType","type":"topic","abstract":[{"type":"text","text":"Get type of state array."}],"kind":"symbol","fragments":[{"kind":"keyword","text":"var"},{"text":" ","kind":"text"},{"text":"stateType","kind":"identifier"},{"text":": ","kind":"text"},{"preciseIdentifier":"s:11VHDLParsing10SignalTypeO","text":"SignalType","kind":"typeIdentifier"},{"text":"?","kind":"text"}],"url":"\/documentation\/utilities\/vhdlmachines\/machinevhdlrepresentable\/statetype"},"doc://Utilities/documentation/Utilities/VHDLMachines/MachineVHDLRepresentable/internalStateType":{"kind":"symbol","url":"\/documentation\/utilities\/vhdlmachines\/machinevhdlrepresentable\/internalstatetype","abstract":[{"text":"Get the type of the ","type":"text"},{"code":"internalState","type":"codeVoice"},{"text":" variable.","type":"text"}],"title":"internalStateType","role":"symbol","type":"topic","identifier":"doc:\/\/Utilities\/documentation\/Utilities\/VHDLMachines\/MachineVHDLRepresentable\/internalStateType","fragments":[{"text":"var","kind":"keyword"},{"text":" ","kind":"text"},{"text":"internalStateType","kind":"identifier"},{"text":": ","kind":"text"},{"preciseIdentifier":"s:11VHDLParsing4TypeO","text":"Type","kind":"typeIdentifier"},{"text":"?","kind":"text"}]}}}