Analysis & Synthesis report for CPU
Sat Jul 30 15:01:03 2022
Quartus Prime Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. General Register Statistics
  9. Parameter Settings for User Entity Instance: inst_memory:inst_memory_instance
 10. Parameter Settings for User Entity Instance: data_memory:data_memory_instance
 11. Port Connectivity Checks: "mux4to1_16bit:mux4to1_16bit_instance5"
 12. Port Connectivity Checks: "RF_EX_reg:rf_ex_reg_instance"
 13. Port Connectivity Checks: "RegisterFile:registerFile_instance|register_16bit:reg_0"
 14. Port Connectivity Checks: "RegisterFile:registerFile_instance|decoder3to8:decoder_regFile"
 15. Post-Synthesis Netlist Statistics for Top Partition
 16. Elapsed Time Per Partition
 17. Analysis & Synthesis Messages
 18. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2019  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Sat Jul 30 15:01:03 2022       ;
; Quartus Prime Version              ; 19.1.0 Build 670 09/22/2019 SJ Lite Edition ;
; Revision Name                      ; CPU                                         ;
; Top-level Entity Name              ; CPU                                         ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 0                                           ;
;     Total combinational functions  ; 0                                           ;
;     Dedicated logic registers      ; 0                                           ;
; Total registers                    ; 0                                           ;
; Total pins                         ; 2                                           ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 0                                           ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; EP4CE22F17C6       ;                    ;
; Top-level entity name                                            ; CPU                ; CPU                ;
; Family name                                                      ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                   ;
+------------------------------------+-----------------+------------------------+------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path   ; Used in Netlist ; File Type              ; File Name with Absolute Path                                                                   ; Library ;
+------------------------------------+-----------------+------------------------+------------------------------------------------------------------------------------------------+---------+
; BP_Controller.v                    ; yes             ; User Verilog HDL File  ; /home/pradumn/Documents/Quartus/IITB_RISC/6STAGES_PIPELINED/BP_Controller.v                    ;         ;
; ALU_with_CCR.v                     ; yes             ; User Verilog HDL File  ; /home/pradumn/Documents/Quartus/IITB_RISC/6STAGES_PIPELINED/ALU_with_CCR.v                     ;         ;
; CCR.v                              ; yes             ; User Verilog HDL File  ; /home/pradumn/Documents/Quartus/IITB_RISC/6STAGES_PIPELINED/CCR.v                              ;         ;
; Instruction_decoder.v              ; yes             ; User Verilog HDL File  ; /home/pradumn/Documents/Quartus/IITB_RISC/6STAGES_PIPELINED/Instruction_decoder.v              ;         ;
; ID_RF_reg.v                        ; yes             ; User Verilog HDL File  ; /home/pradumn/Documents/Quartus/IITB_RISC/6STAGES_PIPELINED/ID_RF_reg.v                        ;         ;
; IF_ID_reg.v                        ; yes             ; User Verilog HDL File  ; /home/pradumn/Documents/Quartus/IITB_RISC/6STAGES_PIPELINED/IF_ID_reg.v                        ;         ;
; RegisterFile.v                     ; yes             ; User Verilog HDL File  ; /home/pradumn/Documents/Quartus/IITB_RISC/6STAGES_PIPELINED/RegisterFile.v                     ;         ;
; mux8to1_16bit.v                    ; yes             ; User Verilog HDL File  ; /home/pradumn/Documents/Quartus/IITB_RISC/6STAGES_PIPELINED/mux8to1_16bit.v                    ;         ;
; register_16bit.v                   ; yes             ; User Verilog HDL File  ; /home/pradumn/Documents/Quartus/IITB_RISC/6STAGES_PIPELINED/register_16bit.v                   ;         ;
; decoder3to8.v                      ; yes             ; User Verilog HDL File  ; /home/pradumn/Documents/Quartus/IITB_RISC/6STAGES_PIPELINED/decoder3to8.v                      ;         ;
; ALU.v                              ; yes             ; User Verilog HDL File  ; /home/pradumn/Documents/Quartus/IITB_RISC/6STAGES_PIPELINED/ALU.v                              ;         ;
; data_memory.v                      ; yes             ; User Verilog HDL File  ; /home/pradumn/Documents/Quartus/IITB_RISC/6STAGES_PIPELINED/data_memory.v                      ;         ;
; RF_EX_reg.v                        ; yes             ; User Verilog HDL File  ; /home/pradumn/Documents/Quartus/IITB_RISC/6STAGES_PIPELINED/RF_EX_reg.v                        ;         ;
; EX_M_reg.v                         ; yes             ; User Verilog HDL File  ; /home/pradumn/Documents/Quartus/IITB_RISC/6STAGES_PIPELINED/EX_M_reg.v                         ;         ;
; M_WB_reg.v                         ; yes             ; User Verilog HDL File  ; /home/pradumn/Documents/Quartus/IITB_RISC/6STAGES_PIPELINED/M_WB_reg.v                         ;         ;
; mux4to1_16bit.v                    ; yes             ; User Verilog HDL File  ; /home/pradumn/Documents/Quartus/IITB_RISC/6STAGES_PIPELINED/mux4to1_16bit.v                    ;         ;
; mux2to1_16bit.v                    ; yes             ; User Verilog HDL File  ; /home/pradumn/Documents/Quartus/IITB_RISC/6STAGES_PIPELINED/mux2to1_16bit.v                    ;         ;
; Branch_Load_controller.v           ; yes             ; User Verilog HDL File  ; /home/pradumn/Documents/Quartus/IITB_RISC/6STAGES_PIPELINED/Branch_Load_controller.v           ;         ;
; Forward_Controller.v               ; yes             ; User Verilog HDL File  ; /home/pradumn/Documents/Quartus/IITB_RISC/6STAGES_PIPELINED/Forward_Controller.v               ;         ;
; PC_Incrementer.v                   ; yes             ; User Verilog HDL File  ; /home/pradumn/Documents/Quartus/IITB_RISC/6STAGES_PIPELINED/PC_Incrementer.v                   ;         ;
; CPU.v                              ; yes             ; User Verilog HDL File  ; /home/pradumn/Documents/Quartus/IITB_RISC/6STAGES_PIPELINED/CPU.v                              ;         ;
; PC_Plus_Immediate.v                ; yes             ; User Verilog HDL File  ; /home/pradumn/Documents/Quartus/IITB_RISC/6STAGES_PIPELINED/PC_Plus_Immediate.v                ;         ;
; Sign_Extenter_9bit.v               ; yes             ; User Verilog HDL File  ; /home/pradumn/Documents/Quartus/IITB_RISC/6STAGES_PIPELINED/Sign_Extenter_9bit.v               ;         ;
; Sign_Extenter_6bit.v               ; yes             ; User Verilog HDL File  ; /home/pradumn/Documents/Quartus/IITB_RISC/6STAGES_PIPELINED/Sign_Extenter_6bit.v               ;         ;
; Zero_Padder_9bit.v                 ; yes             ; User Verilog HDL File  ; /home/pradumn/Documents/Quartus/IITB_RISC/6STAGES_PIPELINED/Zero_Padder_9bit.v                 ;         ;
; inst_memory.v                      ; yes             ; User Verilog HDL File  ; /home/pradumn/Documents/Quartus/IITB_RISC/6STAGES_PIPELINED/inst_memory.v                      ;         ;
; PC.v                               ; yes             ; User Verilog HDL File  ; /home/pradumn/Documents/Quartus/IITB_RISC/6STAGES_PIPELINED/PC.v                               ;         ;
; BranchPredictor.v                  ; yes             ; User Verilog HDL File  ; /home/pradumn/Documents/Quartus/IITB_RISC/6STAGES_PIPELINED/BranchPredictor.v                  ;         ;
; Branch_Predictor_address_counter.v ; yes             ; User Verilog HDL File  ; /home/pradumn/Documents/Quartus/IITB_RISC/6STAGES_PIPELINED/Branch_Predictor_address_counter.v ;         ;
+------------------------------------+-----------------+------------------------+------------------------------------------------------------------------------------------------+---------+


+-----------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary         ;
+---------------------------------------------+-------+
; Resource                                    ; Usage ;
+---------------------------------------------+-------+
;                                             ;       ;
; Total combinational functions               ; 0     ;
; Logic element usage by number of LUT inputs ;       ;
;     -- 4 input functions                    ; 0     ;
;     -- 3 input functions                    ; 0     ;
;     -- <=2 input functions                  ; 0     ;
;                                             ;       ;
; Logic elements by mode                      ;       ;
;     -- normal mode                          ; 0     ;
;     -- arithmetic mode                      ; 0     ;
;                                             ;       ;
; Total registers                             ; 0     ;
;     -- Dedicated logic registers            ; 0     ;
;     -- I/O registers                        ; 0     ;
;                                             ;       ;
; I/O pins                                    ; 2     ;
;                                             ;       ;
; Embedded Multiplier 9-bit elements          ; 0     ;
;                                             ;       ;
; Maximum fan-out node                        ; clock ;
; Maximum fan-out                             ; 1     ;
; Total fan-out                               ; 2     ;
; Average fan-out                             ; 0.50  ;
+---------------------------------------------+-------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                      ;
+----------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+---------------------+-------------+--------------+
; Compilation Hierarchy Node ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name ; Entity Name ; Library Name ;
+----------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+---------------------+-------------+--------------+
; |CPU                       ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 2    ; 0            ; |CPU                ; CPU         ; work         ;
+----------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+---------------------+-------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 0     ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 0     ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: inst_memory:inst_memory_instance ;
+----------------+-------+------------------------------------------------------+
; Parameter Name ; Value ; Type                                                 ;
+----------------+-------+------------------------------------------------------+
; memory_size    ; 140   ; Signed Integer                                       ;
+----------------+-------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: data_memory:data_memory_instance ;
+----------------+-------+------------------------------------------------------+
; Parameter Name ; Value ; Type                                                 ;
+----------------+-------+------------------------------------------------------+
; memory_size    ; 512   ; Signed Integer                                       ;
+----------------+-------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; Port Connectivity Checks: "mux4to1_16bit:mux4to1_16bit_instance5" ;
+----------+-------+----------+-------------------------------------+
; Port     ; Type  ; Severity ; Details                             ;
+----------+-------+----------+-------------------------------------+
; in_data1 ; Input ; Info     ; Stuck at GND                        ;
+----------+-------+----------+-------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "RF_EX_reg:rf_ex_reg_instance"                                                                  ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                             ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+
; Ex_out_RF_EX[3] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; src1_out_RF_EX  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; src2_out_RF_EX  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; SE16_out_RF_EX  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------+
; Port Connectivity Checks: "RegisterFile:registerFile_instance|register_16bit:reg_0" ;
+---------+-------+----------+--------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                ;
+---------+-------+----------+--------------------------------------------------------+
; data_in ; Input ; Info     ; Stuck at GND                                           ;
; reset   ; Input ; Info     ; Stuck at GND                                           ;
; enable  ; Input ; Info     ; Stuck at GND                                           ;
+---------+-------+----------+--------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "RegisterFile:registerFile_instance|decoder3to8:decoder_regFile"                        ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                             ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; outp[0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-------------------+---------------------------------+
; Type              ; Count                           ;
+-------------------+---------------------------------+
; boundary_port     ; 2                               ;
;                   ;                                 ;
; Max LUT depth     ; 0.00                            ;
; Average LUT depth ; 0.00                            ;
+-------------------+---------------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:00     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition
    Info: Processing started: Sat Jul 30 15:00:57 2022
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off CPU -c CPU
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file BP_Controller.v
    Info (12023): Found entity 1: BP_Controller File: /home/pradumn/Documents/Quartus/IITB_RISC/6STAGES_PIPELINED/BP_Controller.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file ALU_with_CCR.v
    Info (12023): Found entity 1: ALU_with_CCR File: /home/pradumn/Documents/Quartus/IITB_RISC/6STAGES_PIPELINED/ALU_with_CCR.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file CCR.v
    Info (12023): Found entity 1: CCR File: /home/pradumn/Documents/Quartus/IITB_RISC/6STAGES_PIPELINED/CCR.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file Instruction_decoder.v
    Info (12023): Found entity 1: Instruction_decoder File: /home/pradumn/Documents/Quartus/IITB_RISC/6STAGES_PIPELINED/Instruction_decoder.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file ID_RF_reg.v
    Info (12023): Found entity 1: ID_RF_reg File: /home/pradumn/Documents/Quartus/IITB_RISC/6STAGES_PIPELINED/ID_RF_reg.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file IF_ID_reg.v
    Info (12023): Found entity 1: IF_ID_reg File: /home/pradumn/Documents/Quartus/IITB_RISC/6STAGES_PIPELINED/IF_ID_reg.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file RegisterFile.v
    Info (12023): Found entity 1: RegisterFile File: /home/pradumn/Documents/Quartus/IITB_RISC/6STAGES_PIPELINED/RegisterFile.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file mux8to1_1bit.v
    Info (12023): Found entity 1: mux8to1_1bit File: /home/pradumn/Documents/Quartus/IITB_RISC/6STAGES_PIPELINED/mux8to1_1bit.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file mux8to1_16bit.v
    Info (12023): Found entity 1: mux8to1_16bit File: /home/pradumn/Documents/Quartus/IITB_RISC/6STAGES_PIPELINED/mux8to1_16bit.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file register_16bit.v
    Info (12023): Found entity 1: register_16bit File: /home/pradumn/Documents/Quartus/IITB_RISC/6STAGES_PIPELINED/register_16bit.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file decoder4to16.v
    Info (12023): Found entity 1: decoder4to16 File: /home/pradumn/Documents/Quartus/IITB_RISC/6STAGES_PIPELINED/decoder4to16.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file decoder3to8.v
    Info (12023): Found entity 1: decoder3to8 File: /home/pradumn/Documents/Quartus/IITB_RISC/6STAGES_PIPELINED/decoder3to8.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file ALU.v
    Info (12023): Found entity 1: ALU File: /home/pradumn/Documents/Quartus/IITB_RISC/6STAGES_PIPELINED/ALU.v Line: 1
Info (12021): Found 2 design units, including 2 entities, in source file adder.v
    Info (12023): Found entity 1: adder File: /home/pradumn/Documents/Quartus/IITB_RISC/6STAGES_PIPELINED/adder.v Line: 3
    Info (12023): Found entity 2: single_bit_adder File: /home/pradumn/Documents/Quartus/IITB_RISC/6STAGES_PIPELINED/adder.v Line: 36
Info (12021): Found 1 design units, including 1 entities, in source file data_memory.v
    Info (12023): Found entity 1: data_memory File: /home/pradumn/Documents/Quartus/IITB_RISC/6STAGES_PIPELINED/data_memory.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file RF_EX_reg.v
    Info (12023): Found entity 1: RF_EX_reg File: /home/pradumn/Documents/Quartus/IITB_RISC/6STAGES_PIPELINED/RF_EX_reg.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file EX_M_reg.v
    Info (12023): Found entity 1: EX_M_reg File: /home/pradumn/Documents/Quartus/IITB_RISC/6STAGES_PIPELINED/EX_M_reg.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file M_WB_reg.v
    Info (12023): Found entity 1: M_WB_reg File: /home/pradumn/Documents/Quartus/IITB_RISC/6STAGES_PIPELINED/M_WB_reg.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file mux4to1_16bit.v
    Info (12023): Found entity 1: mux4to1_16bit File: /home/pradumn/Documents/Quartus/IITB_RISC/6STAGES_PIPELINED/mux4to1_16bit.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file mux2to1_16bit.v
    Info (12023): Found entity 1: mux2to1_16bit File: /home/pradumn/Documents/Quartus/IITB_RISC/6STAGES_PIPELINED/mux2to1_16bit.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file Branch_Load_controller.v
    Info (12023): Found entity 1: Branch_Load_controller File: /home/pradumn/Documents/Quartus/IITB_RISC/6STAGES_PIPELINED/Branch_Load_controller.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file Forward_Controller.v
    Info (12023): Found entity 1: Forward_Controller File: /home/pradumn/Documents/Quartus/IITB_RISC/6STAGES_PIPELINED/Forward_Controller.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file PC_Incrementer.v
    Info (12023): Found entity 1: PC_Incrementer File: /home/pradumn/Documents/Quartus/IITB_RISC/6STAGES_PIPELINED/PC_Incrementer.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file CPU.v
    Info (12023): Found entity 1: CPU File: /home/pradumn/Documents/Quartus/IITB_RISC/6STAGES_PIPELINED/CPU.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file PC_Plus_Immediate.v
    Info (12023): Found entity 1: PC_Plus_Immediate File: /home/pradumn/Documents/Quartus/IITB_RISC/6STAGES_PIPELINED/PC_Plus_Immediate.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file Sign_Extenter_9bit.v
    Info (12023): Found entity 1: Sign_Extenter_9bit File: /home/pradumn/Documents/Quartus/IITB_RISC/6STAGES_PIPELINED/Sign_Extenter_9bit.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file Sign_Extenter_6bit.v
    Info (12023): Found entity 1: Sign_Extenter_6bit File: /home/pradumn/Documents/Quartus/IITB_RISC/6STAGES_PIPELINED/Sign_Extenter_6bit.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file Zero_Padder_9bit.v
    Info (12023): Found entity 1: Zero_Padder_9bit File: /home/pradumn/Documents/Quartus/IITB_RISC/6STAGES_PIPELINED/Zero_Padder_9bit.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file inst_memory.v
    Info (12023): Found entity 1: inst_memory File: /home/pradumn/Documents/Quartus/IITB_RISC/6STAGES_PIPELINED/inst_memory.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file PC.v
    Info (12023): Found entity 1: PC File: /home/pradumn/Documents/Quartus/IITB_RISC/6STAGES_PIPELINED/PC.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file BranchPredictor.v
    Info (12023): Found entity 1: BranchPredictor File: /home/pradumn/Documents/Quartus/IITB_RISC/6STAGES_PIPELINED/BranchPredictor.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file Branch_Predictor_address_counter.v
    Info (12023): Found entity 1: Branch_Predictor_address_counter File: /home/pradumn/Documents/Quartus/IITB_RISC/6STAGES_PIPELINED/Branch_Predictor_address_counter.v Line: 1
Info (12127): Elaborating entity "CPU" for the top level hierarchy
Info (12128): Elaborating entity "mux2to1_16bit" for hierarchy "mux2to1_16bit:mux2to1_16bit_instance5" File: /home/pradumn/Documents/Quartus/IITB_RISC/6STAGES_PIPELINED/CPU.v Line: 87
Info (12128): Elaborating entity "BP_Controller" for hierarchy "BP_Controller:BP_Controller_instance" File: /home/pradumn/Documents/Quartus/IITB_RISC/6STAGES_PIPELINED/CPU.v Line: 89
Info (12128): Elaborating entity "PC" for hierarchy "PC:pc_instance" File: /home/pradumn/Documents/Quartus/IITB_RISC/6STAGES_PIPELINED/CPU.v Line: 91
Info (12128): Elaborating entity "inst_memory" for hierarchy "inst_memory:inst_memory_instance" File: /home/pradumn/Documents/Quartus/IITB_RISC/6STAGES_PIPELINED/CPU.v Line: 93
Warning (10030): Net "mem.data_a" at inst_memory.v(7) has no driver or initial value, using a default initial value '0' File: /home/pradumn/Documents/Quartus/IITB_RISC/6STAGES_PIPELINED/inst_memory.v Line: 7
Warning (10030): Net "mem.waddr_a" at inst_memory.v(7) has no driver or initial value, using a default initial value '0' File: /home/pradumn/Documents/Quartus/IITB_RISC/6STAGES_PIPELINED/inst_memory.v Line: 7
Warning (10030): Net "mem.we_a" at inst_memory.v(7) has no driver or initial value, using a default initial value '0' File: /home/pradumn/Documents/Quartus/IITB_RISC/6STAGES_PIPELINED/inst_memory.v Line: 7
Info (12128): Elaborating entity "PC_Incrementer" for hierarchy "PC_Incrementer:pc_incrementer_instance" File: /home/pradumn/Documents/Quartus/IITB_RISC/6STAGES_PIPELINED/CPU.v Line: 95
Info (12128): Elaborating entity "BranchPredictor" for hierarchy "BranchPredictor:BranchPredictor_instance" File: /home/pradumn/Documents/Quartus/IITB_RISC/6STAGES_PIPELINED/CPU.v Line: 98
Info (12128): Elaborating entity "Branch_Predictor_address_counter" for hierarchy "Branch_Predictor_address_counter:counter1" File: /home/pradumn/Documents/Quartus/IITB_RISC/6STAGES_PIPELINED/CPU.v Line: 100
Warning (10230): Verilog HDL assignment warning at Branch_Predictor_address_counter.v(11): truncated value with size 32 to match size of target (2) File: /home/pradumn/Documents/Quartus/IITB_RISC/6STAGES_PIPELINED/Branch_Predictor_address_counter.v Line: 11
Info (12128): Elaborating entity "IF_ID_reg" for hierarchy "IF_ID_reg:if_id_reg_instance" File: /home/pradumn/Documents/Quartus/IITB_RISC/6STAGES_PIPELINED/CPU.v Line: 110
Info (12128): Elaborating entity "Instruction_decoder" for hierarchy "Instruction_decoder:instruction_decoder_instance" File: /home/pradumn/Documents/Quartus/IITB_RISC/6STAGES_PIPELINED/CPU.v Line: 115
Info (12128): Elaborating entity "ID_RF_reg" for hierarchy "ID_RF_reg:id_RF_reg_instance" File: /home/pradumn/Documents/Quartus/IITB_RISC/6STAGES_PIPELINED/CPU.v Line: 131
Info (12128): Elaborating entity "RegisterFile" for hierarchy "RegisterFile:registerFile_instance" File: /home/pradumn/Documents/Quartus/IITB_RISC/6STAGES_PIPELINED/CPU.v Line: 136
Info (12128): Elaborating entity "decoder3to8" for hierarchy "RegisterFile:registerFile_instance|decoder3to8:decoder_regFile" File: /home/pradumn/Documents/Quartus/IITB_RISC/6STAGES_PIPELINED/RegisterFile.v Line: 20
Info (12128): Elaborating entity "register_16bit" for hierarchy "RegisterFile:registerFile_instance|register_16bit:reg_0" File: /home/pradumn/Documents/Quartus/IITB_RISC/6STAGES_PIPELINED/RegisterFile.v Line: 21
Info (12128): Elaborating entity "mux8to1_16bit" for hierarchy "RegisterFile:registerFile_instance|mux8to1_16bit:mux_0" File: /home/pradumn/Documents/Quartus/IITB_RISC/6STAGES_PIPELINED/RegisterFile.v Line: 29
Info (12128): Elaborating entity "Sign_Extenter_9bit" for hierarchy "Sign_Extenter_9bit:sign_Extenter_9bit_instance" File: /home/pradumn/Documents/Quartus/IITB_RISC/6STAGES_PIPELINED/CPU.v Line: 140
Info (12128): Elaborating entity "Sign_Extenter_6bit" for hierarchy "Sign_Extenter_6bit:sign_Extenter_6bit_instance" File: /home/pradumn/Documents/Quartus/IITB_RISC/6STAGES_PIPELINED/CPU.v Line: 142
Info (12128): Elaborating entity "Zero_Padder_9bit" for hierarchy "Zero_Padder_9bit:zero_Padder_9bit_instance" File: /home/pradumn/Documents/Quartus/IITB_RISC/6STAGES_PIPELINED/CPU.v Line: 144
Info (12128): Elaborating entity "PC_Plus_Immediate" for hierarchy "PC_Plus_Immediate:pc_Plus_Immediate_instance" File: /home/pradumn/Documents/Quartus/IITB_RISC/6STAGES_PIPELINED/CPU.v Line: 151
Info (12128): Elaborating entity "mux4to1_16bit" for hierarchy "mux4to1_16bit:mux4to1_16bit_instance1" File: /home/pradumn/Documents/Quartus/IITB_RISC/6STAGES_PIPELINED/CPU.v Line: 154
Info (12128): Elaborating entity "Branch_Load_controller" for hierarchy "Branch_Load_controller:branch_Load_controller_instance" File: /home/pradumn/Documents/Quartus/IITB_RISC/6STAGES_PIPELINED/CPU.v Line: 161
Info (12128): Elaborating entity "Forward_Controller" for hierarchy "Forward_Controller:forward_Controller_instance" File: /home/pradumn/Documents/Quartus/IITB_RISC/6STAGES_PIPELINED/CPU.v Line: 172
Info (12128): Elaborating entity "RF_EX_reg" for hierarchy "RF_EX_reg:rf_ex_reg_instance" File: /home/pradumn/Documents/Quartus/IITB_RISC/6STAGES_PIPELINED/CPU.v Line: 192
Info (12128): Elaborating entity "ALU_with_CCR" for hierarchy "ALU_with_CCR:alu_instance" File: /home/pradumn/Documents/Quartus/IITB_RISC/6STAGES_PIPELINED/CPU.v Line: 195
Info (12128): Elaborating entity "ALU" for hierarchy "ALU_with_CCR:alu_instance|ALU:alu_instance" File: /home/pradumn/Documents/Quartus/IITB_RISC/6STAGES_PIPELINED/ALU_with_CCR.v Line: 11
Warning (10240): Verilog HDL Always Construct warning at ALU.v(15): inferring latch(es) for variable "zero_out", which holds its previous value in one or more paths through the always construct File: /home/pradumn/Documents/Quartus/IITB_RISC/6STAGES_PIPELINED/ALU.v Line: 15
Warning (10240): Verilog HDL Always Construct warning at ALU.v(15): inferring latch(es) for variable "ccr_enable", which holds its previous value in one or more paths through the always construct File: /home/pradumn/Documents/Quartus/IITB_RISC/6STAGES_PIPELINED/ALU.v Line: 15
Warning (10240): Verilog HDL Always Construct warning at ALU.v(15): inferring latch(es) for variable "carry_out", which holds its previous value in one or more paths through the always construct File: /home/pradumn/Documents/Quartus/IITB_RISC/6STAGES_PIPELINED/ALU.v Line: 15
Info (10041): Inferred latch for "carry_out" at ALU.v(15) File: /home/pradumn/Documents/Quartus/IITB_RISC/6STAGES_PIPELINED/ALU.v Line: 15
Info (10041): Inferred latch for "ccr_enable" at ALU.v(15) File: /home/pradumn/Documents/Quartus/IITB_RISC/6STAGES_PIPELINED/ALU.v Line: 15
Info (10041): Inferred latch for "zero_out" at ALU.v(15) File: /home/pradumn/Documents/Quartus/IITB_RISC/6STAGES_PIPELINED/ALU.v Line: 15
Info (12128): Elaborating entity "CCR" for hierarchy "ALU_with_CCR:alu_instance|CCR:ccr_instance" File: /home/pradumn/Documents/Quartus/IITB_RISC/6STAGES_PIPELINED/ALU_with_CCR.v Line: 12
Info (12128): Elaborating entity "EX_M_reg" for hierarchy "EX_M_reg:EX_M_reg_instance" File: /home/pradumn/Documents/Quartus/IITB_RISC/6STAGES_PIPELINED/CPU.v Line: 211
Info (12128): Elaborating entity "data_memory" for hierarchy "data_memory:data_memory_instance" File: /home/pradumn/Documents/Quartus/IITB_RISC/6STAGES_PIPELINED/CPU.v Line: 217
Warning (10240): Verilog HDL Always Construct warning at data_memory.v(15): inferring latch(es) for variable "data_bus_read", which holds its previous value in one or more paths through the always construct File: /home/pradumn/Documents/Quartus/IITB_RISC/6STAGES_PIPELINED/data_memory.v Line: 15
Info (10041): Inferred latch for "data_bus_read[0]" at data_memory.v(15) File: /home/pradumn/Documents/Quartus/IITB_RISC/6STAGES_PIPELINED/data_memory.v Line: 15
Info (10041): Inferred latch for "data_bus_read[1]" at data_memory.v(15) File: /home/pradumn/Documents/Quartus/IITB_RISC/6STAGES_PIPELINED/data_memory.v Line: 15
Info (10041): Inferred latch for "data_bus_read[2]" at data_memory.v(15) File: /home/pradumn/Documents/Quartus/IITB_RISC/6STAGES_PIPELINED/data_memory.v Line: 15
Info (10041): Inferred latch for "data_bus_read[3]" at data_memory.v(15) File: /home/pradumn/Documents/Quartus/IITB_RISC/6STAGES_PIPELINED/data_memory.v Line: 15
Info (10041): Inferred latch for "data_bus_read[4]" at data_memory.v(15) File: /home/pradumn/Documents/Quartus/IITB_RISC/6STAGES_PIPELINED/data_memory.v Line: 15
Info (10041): Inferred latch for "data_bus_read[5]" at data_memory.v(15) File: /home/pradumn/Documents/Quartus/IITB_RISC/6STAGES_PIPELINED/data_memory.v Line: 15
Info (10041): Inferred latch for "data_bus_read[6]" at data_memory.v(15) File: /home/pradumn/Documents/Quartus/IITB_RISC/6STAGES_PIPELINED/data_memory.v Line: 15
Info (10041): Inferred latch for "data_bus_read[7]" at data_memory.v(15) File: /home/pradumn/Documents/Quartus/IITB_RISC/6STAGES_PIPELINED/data_memory.v Line: 15
Info (10041): Inferred latch for "data_bus_read[8]" at data_memory.v(15) File: /home/pradumn/Documents/Quartus/IITB_RISC/6STAGES_PIPELINED/data_memory.v Line: 15
Info (10041): Inferred latch for "data_bus_read[9]" at data_memory.v(15) File: /home/pradumn/Documents/Quartus/IITB_RISC/6STAGES_PIPELINED/data_memory.v Line: 15
Info (10041): Inferred latch for "data_bus_read[10]" at data_memory.v(15) File: /home/pradumn/Documents/Quartus/IITB_RISC/6STAGES_PIPELINED/data_memory.v Line: 15
Info (10041): Inferred latch for "data_bus_read[11]" at data_memory.v(15) File: /home/pradumn/Documents/Quartus/IITB_RISC/6STAGES_PIPELINED/data_memory.v Line: 15
Info (10041): Inferred latch for "data_bus_read[12]" at data_memory.v(15) File: /home/pradumn/Documents/Quartus/IITB_RISC/6STAGES_PIPELINED/data_memory.v Line: 15
Info (10041): Inferred latch for "data_bus_read[13]" at data_memory.v(15) File: /home/pradumn/Documents/Quartus/IITB_RISC/6STAGES_PIPELINED/data_memory.v Line: 15
Info (10041): Inferred latch for "data_bus_read[14]" at data_memory.v(15) File: /home/pradumn/Documents/Quartus/IITB_RISC/6STAGES_PIPELINED/data_memory.v Line: 15
Info (10041): Inferred latch for "data_bus_read[15]" at data_memory.v(15) File: /home/pradumn/Documents/Quartus/IITB_RISC/6STAGES_PIPELINED/data_memory.v Line: 15
Info (12128): Elaborating entity "M_WB_reg" for hierarchy "M_WB_reg:M_WB_reg_instance" File: /home/pradumn/Documents/Quartus/IITB_RISC/6STAGES_PIPELINED/CPU.v Line: 232
Info (144001): Generated suppressed messages file /home/pradumn/Documents/Quartus/IITB_RISC/6STAGES_PIPELINED/output_files/CPU.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 2 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "clock" File: /home/pradumn/Documents/Quartus/IITB_RISC/6STAGES_PIPELINED/CPU.v Line: 9
    Warning (15610): No output dependent on input pin "reset" File: /home/pradumn/Documents/Quartus/IITB_RISC/6STAGES_PIPELINED/CPU.v Line: 9
Info (21057): Implemented 2 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 2 input pins
    Info (21059): Implemented 0 output pins
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 12 warnings
    Info: Peak virtual memory: 903 megabytes
    Info: Processing ended: Sat Jul 30 15:01:03 2022
    Info: Elapsed time: 00:00:06
    Info: Total CPU time (on all processors): 00:00:16


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in /home/pradumn/Documents/Quartus/IITB_RISC/6STAGES_PIPELINED/output_files/CPU.map.smsg.


