<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">
<html dir="ltr" lang="en-gb">
<head>
<meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
<meta http-equiv="Content-Style-Type" content="text/css">
<meta http-equiv="Content-Language" content="en-gb">
<title>nesdev.com :: View topic - Xilinx XC3042 FPGA bitstream emulation</title>

<style type="text/css">
<!--

body {
	font-family: Verdana,serif;
	font-size: 10pt;
}

img {
	border: 0;
}

td {
	font-family: Verdana,serif;
	font-size: 10pt;
	line-height: 150%;
}

.code, .codecontent, 
.quote, .quotecontent {
	margin: 0 5px 0 5px;
	padding: 5px;
	font-size: smaller;
	border: black solid 1px;
}

.quotetitle {
	color: black;
	display : block;
	font-weight: bold;
}

.forum {
	font-family: Arial,Helvetica,sans-serif;
	font-weight: bold;
	font-size: 18pt;
}

.topic {
	font-family: Arial,Helvetica,sans-serif;
	font-size: 14pt;
	font-weight: bold;
}

.gensmall {
	font-size: 8pt;
}

hr {
	color: #888;
	height: 3px;
	border-style: solid;
}

hr.sep {
	color: #aaa;
	height: 1px;
	border-style: dashed;
}
//-->
</style>

</head>
<body>

<table width="85%" cellspacing="3" cellpadding="0" border="0" align="center">
<tr>
	<td colspan="2" align="center"><span class="Forum">nesdev.com</span><br /><span class="gensmall"><a href="http://forums.nesdev.com/">http://forums.nesdev.com/</a></span></td>
</tr>
<tr>
	<td colspan="2"><br /></td>
</tr>
<tr>
	<td><span class="topic">Xilinx XC3042 FPGA bitstream emulation</span><br /><span class="gensmall"><a href="http://forums.nesdev.com/viewtopic.php?f=9&amp;t=17665">http://forums.nesdev.com/viewtopic.php?f=9&amp;t=17665</a></span></td>
	<td align="right" valign="bottom"><span class="gensmall">Page <strong>1</strong> of <strong>1</strong></span></td>
</tr>
</table>



	<hr width="85%" />

	<table width="85%" cellspacing="3" cellpadding="0" border="0" align="center">
	<tr>
		<td width="10%" nowrap="nowrap">Author:&nbsp;</td>
		<td><b>NewRisingSun</b> [ Wed Aug 15, 2018 9:15 am ]</td>
	</tr>
	<tr>
		<td width="10%" nowrap="nowrap">Post subject:&nbsp;</td>
		<td><b>Xilinx XC3042 FPGA bitstream emulation</b></td>
	</tr>
	<tr>
		<td colspan="2"><hr class="sep" />The <em>Bung Game Master</em> copier is special amongst all of the &quot;NES era&quot; copiers in that the games do not need to have their mapper writes modified to work with idiosyncratic copier mapper registers. Instead, the device has a Xilinx XC3042 FPGA that can emulate any NES-era mapper:<br /><div class="attachtitle">Attachment:</div><div class="attachcontent">
			<a href="./download/file.php?id=13303&amp;mode=view"><img src="./download/file.php?id=13303&amp;t=1" alt="GameMaster_PCB.jpg" /></a><br />
			<span class="gensmall">GameMaster_PCB.jpg [ 69.83 KiB | Viewed 187 times ]</span>
		

		<br />
	</div>(Picture and info by Tomy)<br /><br />The FPGA bitstream data is included on the game disk itself for one-game mappers, while for standard mappers such as the MMC1 or MMC3, loading the game is preceded by loading the bitstream data from the appropriate mapper disk (called &quot;preboot&quot;), as <a href="https://www.youtube.com/watch?v=2dpAhNFlJfo)" class="postlink">this video</a> demonstrates (preboot disk &quot;M&quot; is the disk for 256KiB PRG/128 KiB CHR MMC3).<br /><br />A high-level emulation of this copier would be trivial by just reusing the normal MMC1 and MMC3 etc. emulation code. A true hardware-level emulation on the other hand would emulate the FPGA and make use of the bitstream data. I've read that the format of such bitstream data <a href="https://www.edaboard.com/showthread.php?126088-What-are-the-different-FPGA-file-formats" class="postlink">is undocumented</a>, but given the age of that particular FPGA, I could imagine that its format has since been released or reverse-engineered, and emulators might even be available. I didn't find any, but maybe I didn't look in the right places?

		

		</td>
	</tr>
	</table>


	<hr width="85%" />

	<table width="85%" cellspacing="3" cellpadding="0" border="0" align="center">
	<tr>
		<td width="10%" nowrap="nowrap">Author:&nbsp;</td>
		<td><b>tepples</b> [ Wed Aug 15, 2018 10:14 am ]</td>
	</tr>
	<tr>
		<td width="10%" nowrap="nowrap">Post subject:&nbsp;</td>
		<td><b>Re: Xilinx XC3042 FPGA bitstream emulation</b></td>
	</tr>
	<tr>
		<td colspan="2"><hr class="sep" />So it's a PowerPak that uses floppies instead of CompactFlash.<br /><br />What's that 50-pin CON3 at the left? SCSI? If it can be adapted to ATA, then you could probably plug a CF card into it, and it'd be literally a PowerPak.

		

		</td>
	</tr>
	</table>


	<hr width="85%" />

	<table width="85%" cellspacing="3" cellpadding="0" border="0" align="center">
	<tr>
		<td width="10%" nowrap="nowrap">Author:&nbsp;</td>
		<td><b>lidnariq</b> [ Wed Aug 15, 2018 12:01 pm ]</td>
	</tr>
	<tr>
		<td width="10%" nowrap="nowrap">Post subject:&nbsp;</td>
		<td><b>Re: Xilinx XC3042 FPGA bitstream emulation</b></td>
	</tr>
	<tr>
		<td colspan="2"><hr class="sep" />The XC3000 datasheet doesn't give enough information to emulate it, but does give enough information to scope the problem:<br /><br />The XC3042 has 144 &quot;Configurable Logic Blocks&quot; (what more modern FPGAs seem to call &quot;LUT5s&quot; plus two muxes and two latches) and 96 &quot;Input/Output Blocks&quot;. The former should require somewhere around 5+8 bits of configuration per; the latter should require somewhere around 10.<br /><br />We are told that the total fusemap is 30784 bits; I've only accounted for 2832 above. I suppose it's possible that the remaining 28k bits are all for fabricâ€”if you look at the datasheet they provided a visual tool (&quot;Design Editor&quot; ?) to route signals between macrocells. Assuming its map-like output is a reasonable proxy for reality, the vast majority of bits in the fusemap (maybe not 90% but easily 75%) are fabric.<br /><br />I imagine emulation of the fabric would tank performance of an emulation. <br /><br />It's an old and simple enough product you might actually get a result from asking Xilinx for information about the bitstream.

		

		</td>
	</tr>
	</table>


	<hr width="85%" />

	<table width="85%" cellspacing="3" cellpadding="0" border="0" align="center">
	<tr>
		<td width="10%" nowrap="nowrap">Author:&nbsp;</td>
		<td><b>NewRisingSun</b> [ Wed Aug 15, 2018 12:08 pm ]</td>
	</tr>
	<tr>
		<td width="10%" nowrap="nowrap">Post subject:&nbsp;</td>
		<td><b>Re: Xilinx XC3042 FPGA bitstream emulation</b></td>
	</tr>
	<tr>
		<td colspan="2"><hr class="sep" /><div class="quotetitle">lidnariq wrote:</div><div class="quotecontent">30784 bits</div>That makes sense, because the bitstream data is always 4096 bytes*8 =32768 bits large. For what it's worth, attached find the bitstream data for a simple mapper, <a href="https://wiki.nesdev.com/w/index.php/INES_Mapper_148" class="postlink">Mapper 148</a>.

		
			<br clear="all" /><br />

			<table class="tablebg" width="100%" cellspacing="1">
			<tr>
				<td><b class="genmed">Attachments: </b></td>
			</tr>
			
				<tr>
					<td>
			<span class="genmed">
				<img src="./styles/subsilver2/imageset/icon_topic_attach.gif" width="14" height="18" alt="" title="" /> 
				<a href="./download/file.php?id=13304">M148.zip</a> [2.03 KiB]
			</span><br />
			<span class="gensmall">Downloaded 10 times</span>
		

		<br />
	</td>
				</tr>
			
			</table>
		

		</td>
	</tr>
	</table>


	<hr width="85%" />

	<table width="85%" cellspacing="3" cellpadding="0" border="0" align="center">
	<tr>
		<td width="10%" nowrap="nowrap">Author:&nbsp;</td>
		<td><b>lidnariq</b> [ Wed Aug 15, 2018 12:23 pm ]</td>
	</tr>
	<tr>
		<td width="10%" nowrap="nowrap">Post subject:&nbsp;</td>
		<td><b>Re: Xilinx XC3042 FPGA bitstream emulation</b></td>
	</tr>
	<tr>
		<td colspan="2"><hr class="sep" />The datasheet says that the standard encapsulation starts with a 40-bit header. If you skip that, the next 216x142 bits make a ... uh ... identifiable 1bpp bitmap?<br /><br />Far too many bits are set to be able to guess what's fabric and what's macrocell, though.

		

		</td>
	</tr>
	</table>


<hr width="85%" />

<table width="85%" cellspacing="3" cellpadding="0" border="0" align="center">
<tr>
	<td><span class="gensmall">Page <strong>1</strong> of <strong>1</strong></span></td>
	<td align="right"><span class="gensmall">All times are UTC - 7 hours </span></td>
</tr>
<tr>
	<td colspan="2" align="center"><span class="gensmall">Powered by phpBB&reg; Forum Software &copy; phpBB Group<br />http://www.phpbb.com/</span></td>
</tr>
</table>

</body>
</html>