
****** Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source /opt/xilinx/Vivado/2019.2/scripts/vivado_hls/hls.tcl -notrace
INFO: Applying HLS Y2K22 patch v1.2 for IP revision
INFO: [HLS 200-10] Running '/opt/xilinx/Vivado/2019.2/bin/unwrapped/lnx64.o/vivado_hls'
INFO: [HLS 200-10] For user 'npr29' on host 'en-ec-rhel-ecelinux-18.coecis.cornell.edu' (Linux_x86_64 version 4.18.0-553.27.1.el8_10.x86_64) on Mon Dec 02 23:23:51 EST 2024
INFO: [HLS 200-10] On os "Red Hat Enterprise Linux release 8.10 (Ootpa)"
INFO: [HLS 200-10] In directory '/home/npr29/hls6775/ece6775Final/refactored'
Sourcing Tcl script 'decrypt.tcl'
INFO: [HLS 200-10] Opening and resetting project '/home/npr29/hls6775/ece6775Final/refactored/decrypt.prj'.
INFO: [HLS 200-10] Adding design file 'decrypt.cpp' to the project
INFO: [HLS 200-10] Adding design file 'helper.cpp' to the project
INFO: [HLS 200-10] Adding test bench file 'decrypt_test.cpp' to the project
INFO: [HLS 200-10] Opening and resetting solution '/home/npr29/hls6775/ece6775Final/refactored/decrypt.prj/solution1'.
INFO: [HLS 200-10] Cleaning up the solution database.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
   Compiling ../../../../decrypt_test.cpp in release mode
   Compiling ../../../../helper.cpp in release mode
   Compiling ../../../../decrypt.cpp in release mode
   Generating csim.exe
Ciphertext: b1 c4 46 90 ba 38 c6 cc 28 7a 84 ec 6a 00 22 fe 
Decrypted plaintext: 72 7a 81 9d 04 7b 90 7d 8a 8e aa 34 2b 70 11 63 
Expected plaintext: 64 65 61 64 62 65 65 66 62 65 65 66 64 65 61 64 
Decryption failed! The output does not match the expected plaintext.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'helper.cpp' ... 
