Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Sun May 19 18:58:29 2024
| Host         : DESKTOP-T0BPI3M running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file ELE_432_Top_Module_timing_summary_routed.rpt -pb ELE_432_Top_Module_timing_summary_routed.pb -rpx ELE_432_Top_Module_timing_summary_routed.rpx -warn_on_violation
| Design       : ELE_432_Top_Module
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  1000        

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (15171)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (31433)
5. checking no_input_delay (2)
6. checking no_output_delay (15)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (15171)
----------------------------
 There are 2 register/latch pins with no clock driven by root clock pin: clk (HIGH)

 There are 15169 register/latch pins with no clock driven by root clock pin: Div_Clk/counter_reg[1]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (31433)
----------------------------------------------------
 There are 31433 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (15)
--------------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                31448          inf        0.000                      0                31448           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay         31448 Endpoints
Min Delay         31448 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            FFT/bar_25_reg[8]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        50.430ns  (logic 1.601ns (3.174%)  route 48.830ns (96.826%))
  Logic Levels:           2  (IBUF=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  rst_IBUF_inst/O
                         net (fo=813, routed)         9.959    11.436    FFT/rst
    SLICE_X6Y38          LUT4 (Prop_lut4_I3_O)        0.124    11.560 r  FFT/bar_0[12]_i_1/O
                         net (fo=3328, routed)       38.871    50.430    FFT/bar_0[12]_i_1_n_0
    SLICE_X26Y183        FDRE                                         r  FFT/bar_25_reg[8]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            FFT/bar_105_reg[8]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        50.290ns  (logic 1.601ns (3.183%)  route 48.690ns (96.817%))
  Logic Levels:           2  (IBUF=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  rst_IBUF_inst/O
                         net (fo=813, routed)         9.959    11.436    FFT/rst
    SLICE_X6Y38          LUT4 (Prop_lut4_I3_O)        0.124    11.560 r  FFT/bar_0[12]_i_1/O
                         net (fo=3328, routed)       38.731    50.290    FFT/bar_0[12]_i_1_n_0
    SLICE_X26Y182        FDRE                                         r  FFT/bar_105_reg[8]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            FFT/bar_57_reg[0]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        50.284ns  (logic 1.601ns (3.183%)  route 48.683ns (96.817%))
  Logic Levels:           2  (IBUF=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  rst_IBUF_inst/O
                         net (fo=813, routed)         9.959    11.436    FFT/rst
    SLICE_X6Y38          LUT4 (Prop_lut4_I3_O)        0.124    11.560 r  FFT/bar_0[12]_i_1/O
                         net (fo=3328, routed)       38.724    50.284    FFT/bar_0[12]_i_1_n_0
    SLICE_X21Y178        FDRE                                         r  FFT/bar_57_reg[0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            FFT/bar_121_reg[0]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        50.161ns  (logic 1.601ns (3.191%)  route 48.561ns (96.809%))
  Logic Levels:           2  (IBUF=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  rst_IBUF_inst/O
                         net (fo=813, routed)         9.959    11.436    FFT/rst
    SLICE_X6Y38          LUT4 (Prop_lut4_I3_O)        0.124    11.560 r  FFT/bar_0[12]_i_1/O
                         net (fo=3328, routed)       38.602    50.161    FFT/bar_0[12]_i_1_n_0
    SLICE_X20Y180        FDRE                                         r  FFT/bar_121_reg[0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            FFT/bar_41_reg[5]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        50.161ns  (logic 1.601ns (3.191%)  route 48.561ns (96.809%))
  Logic Levels:           2  (IBUF=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  rst_IBUF_inst/O
                         net (fo=813, routed)         9.959    11.436    FFT/rst
    SLICE_X6Y38          LUT4 (Prop_lut4_I3_O)        0.124    11.560 r  FFT/bar_0[12]_i_1/O
                         net (fo=3328, routed)       38.602    50.161    FFT/bar_0[12]_i_1_n_0
    SLICE_X20Y180        FDRE                                         r  FFT/bar_41_reg[5]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            FFT/bar_57_reg[5]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        50.161ns  (logic 1.601ns (3.191%)  route 48.561ns (96.809%))
  Logic Levels:           2  (IBUF=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  rst_IBUF_inst/O
                         net (fo=813, routed)         9.959    11.436    FFT/rst
    SLICE_X6Y38          LUT4 (Prop_lut4_I3_O)        0.124    11.560 r  FFT/bar_0[12]_i_1/O
                         net (fo=3328, routed)       38.602    50.161    FFT/bar_0[12]_i_1_n_0
    SLICE_X20Y180        FDRE                                         r  FFT/bar_57_reg[5]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            FFT/bar_89_reg[8]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        50.161ns  (logic 1.601ns (3.191%)  route 48.561ns (96.809%))
  Logic Levels:           2  (IBUF=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  rst_IBUF_inst/O
                         net (fo=813, routed)         9.959    11.436    FFT/rst
    SLICE_X6Y38          LUT4 (Prop_lut4_I3_O)        0.124    11.560 r  FFT/bar_0[12]_i_1/O
                         net (fo=3328, routed)       38.602    50.161    FFT/bar_0[12]_i_1_n_0
    SLICE_X20Y180        FDRE                                         r  FFT/bar_89_reg[8]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            FFT/bar_121_reg[8]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        50.153ns  (logic 1.601ns (3.191%)  route 48.553ns (96.809%))
  Logic Levels:           2  (IBUF=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  rst_IBUF_inst/O
                         net (fo=813, routed)         9.959    11.436    FFT/rst
    SLICE_X6Y38          LUT4 (Prop_lut4_I3_O)        0.124    11.560 r  FFT/bar_0[12]_i_1/O
                         net (fo=3328, routed)       38.594    50.153    FFT/bar_0[12]_i_1_n_0
    SLICE_X25Y182        FDRE                                         r  FFT/bar_121_reg[8]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            FFT/bar_121_reg[6]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        50.146ns  (logic 1.601ns (3.192%)  route 48.546ns (96.808%))
  Logic Levels:           2  (IBUF=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  rst_IBUF_inst/O
                         net (fo=813, routed)         9.959    11.436    FFT/rst
    SLICE_X6Y38          LUT4 (Prop_lut4_I3_O)        0.124    11.560 r  FFT/bar_0[12]_i_1/O
                         net (fo=3328, routed)       38.587    50.146    FFT/bar_0[12]_i_1_n_0
    SLICE_X21Y183        FDRE                                         r  FFT/bar_121_reg[6]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            FFT/bar_73_reg[0]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        50.138ns  (logic 1.601ns (3.192%)  route 48.538ns (96.808%))
  Logic Levels:           2  (IBUF=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  rst_IBUF_inst/O
                         net (fo=813, routed)         9.959    11.436    FFT/rst
    SLICE_X6Y38          LUT4 (Prop_lut4_I3_O)        0.124    11.560 r  FFT/bar_0[12]_i_1/O
                         net (fo=3328, routed)       38.579    50.138    FFT/bar_0[12]_i_1_n_0
    SLICE_X18Y178        FDRE                                         r  FFT/bar_73_reg[0]/CE
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Mic/cic_compiler/U0/i_synth/decimator.decimation_filter/comb/gen_stages[0].gen_folded.int_comb_stage/gen_split_accum[0].gen_comb_mem_src.mem_src_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Mic/cic_compiler/U0/i_synth/decimator.decimation_filter/comb/gen_stages[0].gen_folded.int_comb_stage/gen_split_accum[0].gen_mem/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][9]_srl2/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.187ns  (logic 0.128ns (68.470%)  route 0.059ns (31.530%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y14         FDRE                         0.000     0.000 r  Mic/cic_compiler/U0/i_synth/decimator.decimation_filter/comb/gen_stages[0].gen_folded.int_comb_stage/gen_split_accum[0].gen_comb_mem_src.mem_src_reg[9]/C
    SLICE_X79Y14         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  Mic/cic_compiler/U0/i_synth/decimator.decimation_filter/comb/gen_stages[0].gen_folded.int_comb_stage/gen_split_accum[0].gen_comb_mem_src.mem_src_reg[9]/Q
                         net (fo=1, routed)           0.059     0.187    Mic/cic_compiler/U0/i_synth/decimator.decimation_filter/comb/gen_stages[0].gen_folded.int_comb_stage/gen_split_accum[0].gen_mem/mem_src[9]
    SLICE_X78Y14         SRL16E                                       r  Mic/cic_compiler/U0/i_synth/decimator.decimation_filter/comb/gen_stages[0].gen_folded.int_comb_stage/gen_split_accum[0].gen_mem/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][9]_srl2/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Mic/cic_compiler/U0/i_synth/decimator.decimation_filter/comb/gen_stages[0].gen_folded.int_comb_stage/gen_split_accum[0].gen_comb_mem_src.mem_src_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Mic/cic_compiler/U0/i_synth/decimator.decimation_filter/comb/gen_stages[0].gen_folded.int_comb_stage/gen_split_accum[0].gen_mem/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][3]_srl2/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.187ns  (logic 0.128ns (68.352%)  route 0.059ns (31.648%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y10         FDRE                         0.000     0.000 r  Mic/cic_compiler/U0/i_synth/decimator.decimation_filter/comb/gen_stages[0].gen_folded.int_comb_stage/gen_split_accum[0].gen_comb_mem_src.mem_src_reg[3]/C
    SLICE_X79Y10         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  Mic/cic_compiler/U0/i_synth/decimator.decimation_filter/comb/gen_stages[0].gen_folded.int_comb_stage/gen_split_accum[0].gen_comb_mem_src.mem_src_reg[3]/Q
                         net (fo=1, routed)           0.059     0.187    Mic/cic_compiler/U0/i_synth/decimator.decimation_filter/comb/gen_stages[0].gen_folded.int_comb_stage/gen_split_accum[0].gen_mem/mem_src[3]
    SLICE_X78Y10         SRL16E                                       r  Mic/cic_compiler/U0/i_synth/decimator.decimation_filter/comb/gen_stages[0].gen_folded.int_comb_stage/gen_split_accum[0].gen_mem/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][3]_srl2/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FFT/InputImag_Shift_reg[76][8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            FFT/ibar_49_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.208ns  (logic 0.128ns (61.600%)  route 0.080ns (38.400%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y95          FDRE                         0.000     0.000 r  FFT/InputImag_Shift_reg[76][8]/C
    SLICE_X4Y95          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  FFT/InputImag_Shift_reg[76][8]/Q
                         net (fo=5, routed)           0.080     0.208    FFT/InputImag_Shift_reg[76][8]
    SLICE_X5Y95          FDRE                                         r  FFT/ibar_49_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Mic/cic_compiler/U0/i_synth/decimator.decimation_filter/data_in_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Mic/cic_compiler/U0/i_synth/decimator.decimation_filter/gen_fixed_rate_ip.gen_data_in_dly/gen_reg.d_reg_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.231ns  (logic 0.164ns (70.995%)  route 0.067ns (29.005%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y16         FDRE                         0.000     0.000 r  Mic/cic_compiler/U0/i_synth/decimator.decimation_filter/data_in_reg[0]/C
    SLICE_X80Y16         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  Mic/cic_compiler/U0/i_synth/decimator.decimation_filter/data_in_reg[0]/Q
                         net (fo=2, routed)           0.067     0.231    Mic/cic_compiler/U0/i_synth/decimator.decimation_filter/gen_fixed_rate_ip.gen_data_in_dly/data_in[0]
    SLICE_X80Y16         FDRE                                         r  Mic/cic_compiler/U0/i_synth/decimator.decimation_filter/gen_fixed_rate_ip.gen_data_in_dly/gen_reg.d_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ic/temp_reg[15][1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ic/temp_reg[16][1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.231ns  (logic 0.164ns (70.995%)  route 0.067ns (29.005%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y51         FDRE                         0.000     0.000 r  ic/temp_reg[15][1]/C
    SLICE_X80Y51         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  ic/temp_reg[15][1]/Q
                         net (fo=2, routed)           0.067     0.231    ic/real_15[1]
    SLICE_X80Y51         FDRE                                         r  ic/temp_reg[16][1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FFT/InputReal_Shift_reg[205][10]/C
                            (rising edge-triggered cell FDRE)
  Destination:            FFT/bar_115_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.239ns  (logic 0.141ns (59.026%)  route 0.098ns (40.974%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y145        FDRE                         0.000     0.000 r  FFT/InputReal_Shift_reg[205][10]/C
    SLICE_X72Y145        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  FFT/InputReal_Shift_reg[205][10]/Q
                         net (fo=5, routed)           0.098     0.239    FFT/InputReal_Shift_reg_n_0_[205][10]
    SLICE_X73Y145        FDRE                                         r  FFT/bar_115_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FFT/InputReal_Shift_reg[224][5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            FFT/bar_11_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.240ns  (logic 0.141ns (58.697%)  route 0.099ns (41.303%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y129        FDRE                         0.000     0.000 r  FFT/InputReal_Shift_reg[224][5]/C
    SLICE_X72Y129        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  FFT/InputReal_Shift_reg[224][5]/Q
                         net (fo=5, routed)           0.099     0.240    FFT/InputReal_Shift_reg[224][5]
    SLICE_X73Y129        FDRE                                         r  FFT/bar_11_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FFT/InputImag_Shift_reg[176][1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            FFT/ibar_14_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.240ns  (logic 0.141ns (58.697%)  route 0.099ns (41.303%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y154        FDRE                         0.000     0.000 r  FFT/InputImag_Shift_reg[176][1]/C
    SLICE_X24Y154        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  FFT/InputImag_Shift_reg[176][1]/Q
                         net (fo=5, routed)           0.099     0.240    FFT/InputImag_Shift_reg[176][1]
    SLICE_X25Y154        FDRE                                         r  FFT/ibar_14_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FFT/InputReal_Shift_reg[45][12]/C
                            (rising edge-triggered cell FDRE)
  Destination:            FFT/bar_120_reg[12]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.240ns  (logic 0.141ns (58.676%)  route 0.099ns (41.324%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y64         FDRE                         0.000     0.000 r  FFT/InputReal_Shift_reg[45][12]/C
    SLICE_X71Y64         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  FFT/InputReal_Shift_reg[45][12]/Q
                         net (fo=5, routed)           0.099     0.240    FFT/InputReal_Shift_reg_n_0_[45][12]
    SLICE_X70Y64         FDRE                                         r  FFT/bar_120_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FFT/InputImag_Shift_reg[73][10]/C
                            (rising edge-triggered cell FDRE)
  Destination:            FFT/ibar_97_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.240ns  (logic 0.141ns (58.676%)  route 0.099ns (41.324%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y94         FDRE                         0.000     0.000 r  FFT/InputImag_Shift_reg[73][10]/C
    SLICE_X35Y94         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  FFT/InputImag_Shift_reg[73][10]/Q
                         net (fo=5, routed)           0.099     0.240    FFT/InputImag_Shift_reg_n_0_[73][10]
    SLICE_X34Y94         FDRE                                         r  FFT/ibar_97_reg[10]/D
  -------------------------------------------------------------------    -------------------





