

================================================================
== Vitis HLS Report for 'AXI_DMA_SLAVE'
================================================================
* Date:           Sun Nov  3 13:41:25 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        LeNet_wrapper
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  10.00 ns|  12.592 ns|     2.70 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 15
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 13 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 
13 --> 14 
14 --> 15 
15 --> 12 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.58>
ST_1 : Operation 16 [1/1] (1.00ns)   --->   "%in_stream_read = read i64 @_ssdm_op_Read.axis.volatile.i64P128A, i64 %in_stream" [./../hw_library/axi_dma_slave.h:9]   --->   Operation 16 'read' 'in_stream_read' <Predicate = true> <Delay = 1.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%valIn_data_2 = trunc i64 %in_stream_read" [./../hw_library/axi_dma_slave.h:9]   --->   Operation 17 'trunc' 'valIn_data_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (3.58ns)   --->   "%write_ln11 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %connect_0, i32 %valIn_data_2" [./../hw_library/axi_dma_slave.h:11]   --->   Operation 18 'write' 'write_ln11' <Predicate = true> <Delay = 3.58> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.58> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 50> <FIFO>
ST_1 : Operation 19 [1/1] (2.55ns)   --->   "%icmp_ln41 = icmp_eq  i32 %valIn_data_2, i32 0" [./../hw_library/axi_dma_slave.h:41]   --->   Operation 19 'icmp' 'icmp_ln41' <Predicate = true> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 4.58>
ST_2 : Operation 20 [1/1] (1.00ns)   --->   "%in_stream_read_1 = read i64 @_ssdm_op_Read.axis.volatile.i64P128A, i64 %in_stream" [./../hw_library/axi_dma_slave.h:13]   --->   Operation 20 'read' 'in_stream_read_1' <Predicate = true> <Delay = 1.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%valIn_data_3 = trunc i64 %in_stream_read_1" [./../hw_library/axi_dma_slave.h:13]   --->   Operation 21 'trunc' 'valIn_data_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (3.58ns)   --->   "%write_ln15 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %connect_0, i32 %valIn_data_3" [./../hw_library/axi_dma_slave.h:15]   --->   Operation 22 'write' 'write_ln15' <Predicate = true> <Delay = 3.58> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.58> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 50> <FIFO>

State 3 <SV = 2> <Delay = 4.58>
ST_3 : Operation 23 [1/1] (1.00ns)   --->   "%in_stream_read_2 = read i64 @_ssdm_op_Read.axis.volatile.i64P128A, i64 %in_stream" [./../hw_library/axi_dma_slave.h:17]   --->   Operation 23 'read' 'in_stream_read_2' <Predicate = true> <Delay = 1.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "%valIn_data_4 = trunc i64 %in_stream_read_2" [./../hw_library/axi_dma_slave.h:17]   --->   Operation 24 'trunc' 'valIn_data_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 25 [1/1] (3.58ns)   --->   "%write_ln19 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %connect_0, i32 %valIn_data_4" [./../hw_library/axi_dma_slave.h:19]   --->   Operation 25 'write' 'write_ln19' <Predicate = true> <Delay = 3.58> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.58> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 50> <FIFO>

State 4 <SV = 3> <Delay = 4.58>
ST_4 : Operation 26 [1/1] (1.00ns)   --->   "%in_stream_read_3 = read i64 @_ssdm_op_Read.axis.volatile.i64P128A, i64 %in_stream" [./../hw_library/axi_dma_slave.h:21]   --->   Operation 26 'read' 'in_stream_read_3' <Predicate = true> <Delay = 1.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_4 : Operation 27 [1/1] (0.00ns)   --->   "%valIn_data_5 = trunc i64 %in_stream_read_3" [./../hw_library/axi_dma_slave.h:21]   --->   Operation 27 'trunc' 'valIn_data_5' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 28 [1/1] (3.58ns)   --->   "%write_ln23 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %connect_0, i32 %valIn_data_5" [./../hw_library/axi_dma_slave.h:23]   --->   Operation 28 'write' 'write_ln23' <Predicate = true> <Delay = 3.58> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.58> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 50> <FIFO>

State 5 <SV = 4> <Delay = 4.58>
ST_5 : Operation 29 [1/1] (1.00ns)   --->   "%in_stream_read_4 = read i64 @_ssdm_op_Read.axis.volatile.i64P128A, i64 %in_stream" [./../hw_library/axi_dma_slave.h:25]   --->   Operation 29 'read' 'in_stream_read_4' <Predicate = true> <Delay = 1.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_5 : Operation 30 [1/1] (0.00ns)   --->   "%valIn_data_6 = trunc i64 %in_stream_read_4" [./../hw_library/axi_dma_slave.h:25]   --->   Operation 30 'trunc' 'valIn_data_6' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 31 [1/1] (3.58ns)   --->   "%write_ln27 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %connect_0, i32 %valIn_data_6" [./../hw_library/axi_dma_slave.h:27]   --->   Operation 31 'write' 'write_ln27' <Predicate = true> <Delay = 3.58> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.58> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 50> <FIFO>

State 6 <SV = 5> <Delay = 4.58>
ST_6 : Operation 32 [1/1] (1.00ns)   --->   "%in_stream_read_5 = read i64 @_ssdm_op_Read.axis.volatile.i64P128A, i64 %in_stream" [./../hw_library/axi_dma_slave.h:29]   --->   Operation 32 'read' 'in_stream_read_5' <Predicate = true> <Delay = 1.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_6 : Operation 33 [1/1] (0.00ns)   --->   "%valIn_data_7 = trunc i64 %in_stream_read_5" [./../hw_library/axi_dma_slave.h:29]   --->   Operation 33 'trunc' 'valIn_data_7' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 34 [1/1] (3.58ns)   --->   "%write_ln31 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %connect_0, i32 %valIn_data_7" [./../hw_library/axi_dma_slave.h:31]   --->   Operation 34 'write' 'write_ln31' <Predicate = true> <Delay = 3.58> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.58> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 50> <FIFO>

State 7 <SV = 6> <Delay = 4.58>
ST_7 : Operation 35 [1/1] (1.00ns)   --->   "%in_stream_read_6 = read i64 @_ssdm_op_Read.axis.volatile.i64P128A, i64 %in_stream" [./../hw_library/axi_dma_slave.h:33]   --->   Operation 35 'read' 'in_stream_read_6' <Predicate = true> <Delay = 1.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_7 : Operation 36 [1/1] (0.00ns)   --->   "%valIn_data = trunc i64 %in_stream_read_6" [./../hw_library/axi_dma_slave.h:33]   --->   Operation 36 'trunc' 'valIn_data' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 37 [1/1] (3.58ns)   --->   "%write_ln35 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %connect_0, i32 %valIn_data" [./../hw_library/axi_dma_slave.h:35]   --->   Operation 37 'write' 'write_ln35' <Predicate = true> <Delay = 3.58> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.58> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 50> <FIFO>

State 8 <SV = 7> <Delay = 12.5>
ST_8 : Operation 38 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %connect_0, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0"   --->   Operation 38 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 39 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %in_stream, void @empty_7, i32 1, i32 1, void @empty_4, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0"   --->   Operation 39 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 40 [1/1] (1.00ns)   --->   "%in_stream_read_7 = read i64 @_ssdm_op_Read.axis.volatile.i64P128A, i64 %in_stream" [./../hw_library/axi_dma_slave.h:37]   --->   Operation 40 'read' 'in_stream_read_7' <Predicate = true> <Delay = 1.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_8 : Operation 41 [1/1] (0.00ns)   --->   "%valIn_data_1 = trunc i64 %in_stream_read_7" [./../hw_library/axi_dma_slave.h:37]   --->   Operation 41 'trunc' 'valIn_data_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 42 [1/1] (3.58ns)   --->   "%write_ln39 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %connect_0, i32 %valIn_data_1" [./../hw_library/axi_dma_slave.h:39]   --->   Operation 42 'write' 'write_ln39' <Predicate = true> <Delay = 3.58> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.58> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 50> <FIFO>
ST_8 : Operation 43 [1/1] (0.00ns)   --->   "%br_ln41 = br i1 %icmp_ln41, void %fpga_resource_hint.if.else.2, void %fpga_resource_hint.if.then.5" [./../hw_library/axi_dma_slave.h:41]   --->   Operation 43 'br' 'br_ln41' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 44 [1/1] (12.5ns)   --->   "%KER_size_0 = mul i32 %valIn_data_7, i32 %valIn_data_4" [./../hw_library/axi_dma_slave.h:56]   --->   Operation 44 'mul' 'KER_size_0' <Predicate = (!icmp_ln41)> <Delay = 12.5> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 12.5> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 45 [1/1] (0.00ns)   --->   "%specfucore_ln59 = specfucore void @_ssdm_op_SpecFUCore, i32 %KER_size_0, i64 12, i64 4, i64 18446744073709551615" [./../hw_library/axi_dma_slave.h:59]   --->   Operation 45 'specfucore' 'specfucore_ln59' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_8 : Operation 46 [1/1] (0.00ns)   --->   "%empty_206 = wait i32 @_ssdm_op_Wait"   --->   Operation 46 'wait' 'empty_206' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_8 : Operation 47 [1/1] (12.5ns)   --->   "%IFM_size_0 = mul i32 %valIn_data_6, i32 %valIn_data_5" [./../hw_library/axi_dma_slave.h:42]   --->   Operation 47 'mul' 'IFM_size_0' <Predicate = (icmp_ln41)> <Delay = 12.5> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 12.5> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 48 [1/1] (0.00ns)   --->   "%specfucore_ln45 = specfucore void @_ssdm_op_SpecFUCore, i32 %IFM_size_0, i64 12, i64 4, i64 18446744073709551615" [./../hw_library/axi_dma_slave.h:45]   --->   Operation 48 'specfucore' 'specfucore_ln45' <Predicate = (icmp_ln41)> <Delay = 0.00>
ST_8 : Operation 49 [1/1] (0.00ns)   --->   "%empty = wait i32 @_ssdm_op_Wait"   --->   Operation 49 'wait' 'empty' <Predicate = (icmp_ln41)> <Delay = 0.00>

State 9 <SV = 8> <Delay = 12.5>
ST_9 : Operation 50 [1/1] (12.5ns)   --->   "%KER_size_1 = mul i32 %KER_size_0, i32 %valIn_data_4" [./../hw_library/axi_dma_slave.h:57]   --->   Operation 50 'mul' 'KER_size_1' <Predicate = true> <Delay = 12.5> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 12.5> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 51 [1/1] (0.00ns)   --->   "%specfucore_ln60 = specfucore void @_ssdm_op_SpecFUCore, i32 %KER_size_1, i64 12, i64 4, i64 18446744073709551615" [./../hw_library/axi_dma_slave.h:60]   --->   Operation 51 'specfucore' 'specfucore_ln60' <Predicate = true> <Delay = 0.00>

State 10 <SV = 9> <Delay = 12.5>
ST_10 : Operation 52 [1/1] (12.5ns)   --->   "%KER_bound = mul i32 %KER_size_1, i32 %valIn_data_5" [./../hw_library/axi_dma_slave.h:58]   --->   Operation 52 'mul' 'KER_bound' <Predicate = true> <Delay = 12.5> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 12.5> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 53 [1/1] (0.00ns)   --->   "%specfucore_ln61 = specfucore void @_ssdm_op_SpecFUCore, i32 %KER_bound, i64 12, i64 4, i64 18446744073709551615" [./../hw_library/axi_dma_slave.h:61]   --->   Operation 53 'specfucore' 'specfucore_ln61' <Predicate = true> <Delay = 0.00>

State 11 <SV = 10> <Delay = 4.14>
ST_11 : Operation 54 [2/2] (4.14ns)   --->   "%call_ln58 = call void @AXI_DMA_SLAVE_Pipeline_VITIS_LOOP_63_2, i32 %KER_bound, i64 %in_stream, i32 %connect_0" [./../hw_library/axi_dma_slave.h:58]   --->   Operation 54 'call' 'call_ln58' <Predicate = true> <Delay = 4.14> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 12 <SV = 11> <Delay = 0.00>
ST_12 : Operation 55 [1/1] (0.00ns)   --->   "%rbegin8 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_45" [./../hw_library/axi_dma_slave.h:56]   --->   Operation 55 'specregionbegin' 'rbegin8' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_12 : Operation 56 [1/1] (0.00ns)   --->   "%rend9 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_45, i32 %rbegin8" [./../hw_library/axi_dma_slave.h:56]   --->   Operation 56 'specregionend' 'rend9' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_12 : Operation 57 [1/1] (0.00ns)   --->   "%rbegin6 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_44" [./../hw_library/axi_dma_slave.h:57]   --->   Operation 57 'specregionbegin' 'rbegin6' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_12 : Operation 58 [1/1] (0.00ns)   --->   "%rend7 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_44, i32 %rbegin6" [./../hw_library/axi_dma_slave.h:57]   --->   Operation 58 'specregionend' 'rend7' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_12 : Operation 59 [1/1] (0.00ns)   --->   "%rbegin = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_43" [./../hw_library/axi_dma_slave.h:58]   --->   Operation 59 'specregionbegin' 'rbegin' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_12 : Operation 60 [1/1] (0.00ns)   --->   "%rend = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_43, i32 %rbegin" [./../hw_library/axi_dma_slave.h:58]   --->   Operation 60 'specregionend' 'rend' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_12 : Operation 61 [1/2] (0.00ns)   --->   "%call_ln58 = call void @AXI_DMA_SLAVE_Pipeline_VITIS_LOOP_63_2, i32 %KER_bound, i64 %in_stream, i32 %connect_0" [./../hw_library/axi_dma_slave.h:58]   --->   Operation 61 'call' 'call_ln58' <Predicate = (!icmp_ln41)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_12 : Operation 62 [1/1] (0.00ns)   --->   "%br_ln0 = br void %if.end"   --->   Operation 62 'br' 'br_ln0' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_12 : Operation 63 [1/1] (0.00ns)   --->   "%rbegin7 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_48" [./../hw_library/axi_dma_slave.h:42]   --->   Operation 63 'specregionbegin' 'rbegin7' <Predicate = (icmp_ln41)> <Delay = 0.00>
ST_12 : Operation 64 [1/1] (0.00ns)   --->   "%rend15 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_48, i32 %rbegin7" [./../hw_library/axi_dma_slave.h:42]   --->   Operation 64 'specregionend' 'rend15' <Predicate = (icmp_ln41)> <Delay = 0.00>
ST_12 : Operation 65 [1/1] (0.00ns)   --->   "%rbegin9 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty" [./../hw_library/axi_dma_slave.h:43]   --->   Operation 65 'specregionbegin' 'rbegin9' <Predicate = (icmp_ln41)> <Delay = 0.00>
ST_12 : Operation 66 [1/1] (0.00ns)   --->   "%rend13 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty, i32 %rbegin9" [./../hw_library/axi_dma_slave.h:43]   --->   Operation 66 'specregionend' 'rend13' <Predicate = (icmp_ln41)> <Delay = 0.00>
ST_12 : Operation 67 [1/1] (0.00ns)   --->   "%rbegin1 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_46" [./../hw_library/axi_dma_slave.h:44]   --->   Operation 67 'specregionbegin' 'rbegin1' <Predicate = (icmp_ln41)> <Delay = 0.00>
ST_12 : Operation 68 [1/1] (0.00ns)   --->   "%rend11 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_46, i32 %rbegin1" [./../hw_library/axi_dma_slave.h:44]   --->   Operation 68 'specregionend' 'rend11' <Predicate = (icmp_ln41)> <Delay = 0.00>
ST_12 : Operation 69 [1/2] (0.00ns)   --->   "%call_ln44 = call void @AXI_DMA_SLAVE_Pipeline_VITIS_LOOP_49_1, i32 %IFM_bound, i64 %in_stream, i32 %connect_0" [./../hw_library/axi_dma_slave.h:44]   --->   Operation 69 'call' 'call_ln44' <Predicate = (icmp_ln41)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_12 : Operation 70 [1/1] (0.00ns)   --->   "%br_ln0 = br void %if.end"   --->   Operation 70 'br' 'br_ln0' <Predicate = (icmp_ln41)> <Delay = 0.00>
ST_12 : Operation 71 [1/1] (0.00ns)   --->   "%ret_ln69 = ret" [./../hw_library/axi_dma_slave.h:69]   --->   Operation 71 'ret' 'ret_ln69' <Predicate = true> <Delay = 0.00>

State 13 <SV = 8> <Delay = 12.5>
ST_13 : Operation 72 [1/1] (12.5ns)   --->   "%IFM_size_1 = mul i32 %IFM_size_0, i32 %valIn_data_6" [./../hw_library/axi_dma_slave.h:43]   --->   Operation 72 'mul' 'IFM_size_1' <Predicate = true> <Delay = 12.5> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 12.5> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 73 [1/1] (0.00ns)   --->   "%specfucore_ln46 = specfucore void @_ssdm_op_SpecFUCore, i32 %IFM_size_1, i64 12, i64 4, i64 18446744073709551615" [./../hw_library/axi_dma_slave.h:46]   --->   Operation 73 'specfucore' 'specfucore_ln46' <Predicate = true> <Delay = 0.00>

State 14 <SV = 9> <Delay = 12.5>
ST_14 : Operation 74 [1/1] (12.5ns)   --->   "%IFM_bound = mul i32 %IFM_size_1, i32 %valIn_data_3" [./../hw_library/axi_dma_slave.h:44]   --->   Operation 74 'mul' 'IFM_bound' <Predicate = true> <Delay = 12.5> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 12.5> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 75 [1/1] (0.00ns)   --->   "%specfucore_ln47 = specfucore void @_ssdm_op_SpecFUCore, i32 %IFM_bound, i64 12, i64 4, i64 18446744073709551615" [./../hw_library/axi_dma_slave.h:47]   --->   Operation 75 'specfucore' 'specfucore_ln47' <Predicate = true> <Delay = 0.00>

State 15 <SV = 10> <Delay = 4.14>
ST_15 : Operation 76 [2/2] (4.14ns)   --->   "%call_ln44 = call void @AXI_DMA_SLAVE_Pipeline_VITIS_LOOP_49_1, i32 %IFM_bound, i64 %in_stream, i32 %connect_0" [./../hw_library/axi_dma_slave.h:44]   --->   Operation 76 'call' 'call_ln44' <Predicate = true> <Delay = 4.14> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 4.581ns
The critical path consists of the following:
	axis read operation ('in_stream_read', ./../hw_library/axi_dma_slave.h:9) on port 'in_stream' (./../hw_library/axi_dma_slave.h:9) [5]  (1.000 ns)
	fifo write operation ('write_ln11', ./../hw_library/axi_dma_slave.h:11) on port 'connect_0' (./../hw_library/axi_dma_slave.h:11) [7]  (3.581 ns)

 <State 2>: 4.581ns
The critical path consists of the following:
	axis read operation ('in_stream_read_1', ./../hw_library/axi_dma_slave.h:13) on port 'in_stream' (./../hw_library/axi_dma_slave.h:13) [8]  (1.000 ns)
	fifo write operation ('write_ln15', ./../hw_library/axi_dma_slave.h:15) on port 'connect_0' (./../hw_library/axi_dma_slave.h:15) [10]  (3.581 ns)

 <State 3>: 4.581ns
The critical path consists of the following:
	axis read operation ('in_stream_read_2', ./../hw_library/axi_dma_slave.h:17) on port 'in_stream' (./../hw_library/axi_dma_slave.h:17) [11]  (1.000 ns)
	fifo write operation ('write_ln19', ./../hw_library/axi_dma_slave.h:19) on port 'connect_0' (./../hw_library/axi_dma_slave.h:19) [13]  (3.581 ns)

 <State 4>: 4.581ns
The critical path consists of the following:
	axis read operation ('in_stream_read_3', ./../hw_library/axi_dma_slave.h:21) on port 'in_stream' (./../hw_library/axi_dma_slave.h:21) [14]  (1.000 ns)
	fifo write operation ('write_ln23', ./../hw_library/axi_dma_slave.h:23) on port 'connect_0' (./../hw_library/axi_dma_slave.h:23) [16]  (3.581 ns)

 <State 5>: 4.581ns
The critical path consists of the following:
	axis read operation ('in_stream_read_4', ./../hw_library/axi_dma_slave.h:25) on port 'in_stream' (./../hw_library/axi_dma_slave.h:25) [17]  (1.000 ns)
	fifo write operation ('write_ln27', ./../hw_library/axi_dma_slave.h:27) on port 'connect_0' (./../hw_library/axi_dma_slave.h:27) [19]  (3.581 ns)

 <State 6>: 4.581ns
The critical path consists of the following:
	axis read operation ('in_stream_read_5', ./../hw_library/axi_dma_slave.h:29) on port 'in_stream' (./../hw_library/axi_dma_slave.h:29) [20]  (1.000 ns)
	fifo write operation ('write_ln31', ./../hw_library/axi_dma_slave.h:31) on port 'connect_0' (./../hw_library/axi_dma_slave.h:31) [22]  (3.581 ns)

 <State 7>: 4.581ns
The critical path consists of the following:
	axis read operation ('in_stream_read_6', ./../hw_library/axi_dma_slave.h:33) on port 'in_stream' (./../hw_library/axi_dma_slave.h:33) [23]  (1.000 ns)
	fifo write operation ('write_ln35', ./../hw_library/axi_dma_slave.h:35) on port 'connect_0' (./../hw_library/axi_dma_slave.h:35) [25]  (3.581 ns)

 <State 8>: 12.592ns
The critical path consists of the following:
	'mul' operation 32 bit ('KER_size_0', ./../hw_library/axi_dma_slave.h:56) [33]  (12.592 ns)

 <State 9>: 12.592ns
The critical path consists of the following:
	'mul' operation 32 bit ('KER_size_1', ./../hw_library/axi_dma_slave.h:57) [37]  (12.592 ns)

 <State 10>: 12.592ns
The critical path consists of the following:
	'mul' operation 32 bit ('KER_bound', ./../hw_library/axi_dma_slave.h:58) [41]  (12.592 ns)

 <State 11>: 4.140ns
The critical path consists of the following:
	'call' operation 0 bit ('call_ln58', ./../hw_library/axi_dma_slave.h:58) to 'AXI_DMA_SLAVE_Pipeline_VITIS_LOOP_63_2' [45]  (4.140 ns)

 <State 12>: 0.000ns
The critical path consists of the following:

 <State 13>: 12.592ns
The critical path consists of the following:
	'mul' operation 32 bit ('IFM_size_1', ./../hw_library/axi_dma_slave.h:43) [53]  (12.592 ns)

 <State 14>: 12.592ns
The critical path consists of the following:
	'mul' operation 32 bit ('IFM_bound', ./../hw_library/axi_dma_slave.h:44) [57]  (12.592 ns)

 <State 15>: 4.140ns
The critical path consists of the following:
	'call' operation 0 bit ('call_ln44', ./../hw_library/axi_dma_slave.h:44) to 'AXI_DMA_SLAVE_Pipeline_VITIS_LOOP_49_1' [61]  (4.140 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
