{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1693843921029 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1693843921029 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Sep 04 13:12:00 2023 " "Processing started: Mon Sep 04 13:12:00 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1693843921029 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693843921029 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Processador -c Processador " "Command: quartus_map --read_settings_files=on --write_settings_files=off Processador -c Processador" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693843921029 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1693843921461 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1693843921461 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file alu_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu_decoder " "Found entity 1: alu_decoder" {  } { { "alu_decoder.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/alu_decoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693843929112 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693843929112 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i_mem.v 1 1 " "Found 1 design units, including 1 entities, in source file i_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 i_mem " "Found entity 1: i_mem" {  } { { "i_mem.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/i_mem.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693843929113 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693843929113 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control.v 1 1 " "Found 1 design units, including 1 entities, in source file control.v" { { "Info" "ISGN_ENTITY_NAME" "1 control " "Found entity 1: control" {  } { { "control.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/control.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693843929114 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693843929114 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_mem.v 1 1 " "Found 1 design units, including 1 entities, in source file data_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 data_mem " "Found entity 1: data_mem" {  } { { "data_mem.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/data_mem.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693843929116 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693843929116 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regfile.v 1 1 " "Found 1 design units, including 1 entities, in source file regfile.v" { { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Found entity 1: regfile" {  } { { "regfile.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/regfile.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693843929117 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693843929117 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "extensorsinal.v 1 1 " "Found 1 design units, including 1 entities, in source file extensorsinal.v" { { "Info" "ISGN_ENTITY_NAME" "1 ExtensorSinal " "Found entity 1: ExtensorSinal" {  } { { "ExtensorSinal.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/ExtensorSinal.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693843929118 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693843929118 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2x1_32bits.v 1 1 " "Found 1 design units, including 1 entities, in source file mux2x1_32bits.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mux2x1_32bits " "Found entity 1: Mux2x1_32bits" {  } { { "Mux2x1_32bits.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/Mux2x1_32bits.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693843929120 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693843929120 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2x1_5bits.v 1 1 " "Found 1 design units, including 1 entities, in source file mux2x1_5bits.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mux2x1_5bits " "Found entity 1: Mux2x1_5bits" {  } { { "Mux2x1_5bits.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/Mux2x1_5bits.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693843929121 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693843929121 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registradorpc.v 1 1 " "Found 1 design units, including 1 entities, in source file registradorpc.v" { { "Info" "ISGN_ENTITY_NAME" "1 RegistradorPC " "Found entity 1: RegistradorPC" {  } { { "RegistradorPC.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/RegistradorPC.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693843929122 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693843929122 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc_soma4.v 1 1 " "Found 1 design units, including 1 entities, in source file pc_soma4.v" { { "Info" "ISGN_ENTITY_NAME" "1 PC_Soma4 " "Found entity 1: PC_Soma4" {  } { { "PC_Soma4.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/PC_Soma4.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693843929123 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693843929123 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc_somadesvio.v 1 1 " "Found 1 design units, including 1 entities, in source file pc_somadesvio.v" { { "Info" "ISGN_ENTITY_NAME" "1 PC_SomaDesvio " "Found entity 1: PC_SomaDesvio" {  } { { "PC_SomaDesvio.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/PC_SomaDesvio.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693843929125 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693843929125 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "ULA.v(85) " "Verilog HDL warning at ULA.v(85): extended using \"x\" or \"z\"" {  } { { "ULA.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/ULA.v" 85 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1693843929128 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula.v 1 1 " "Found 1 design units, including 1 entities, in source file ula.v" { { "Info" "ISGN_ENTITY_NAME" "1 ULA " "Found entity 1: ULA" {  } { { "ULA.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/ULA.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693843929128 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693843929128 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_level.v 1 1 " "Found 1 design units, including 1 entities, in source file top_level.v" { { "Info" "ISGN_ENTITY_NAME" "1 Top_Level " "Found entity 1: Top_Level" {  } { { "Top_Level.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/Top_Level.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693843929131 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693843929131 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Mux2x1_32bits_Y Top_Level.v(96) " "Verilog HDL Implicit Net warning at Top_Level.v(96): created implicit net for \"Mux2x1_32bits_Y\"" {  } { { "Top_Level.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/Top_Level.v" 96 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693843929131 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Top_Level.v(93) " "Verilog HDL Instantiation warning at Top_Level.v(93): instance has no name" {  } { { "Top_Level.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/Top_Level.v" 93 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1693843929133 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Top_Level.v(99) " "Verilog HDL Instantiation warning at Top_Level.v(99): instance has no name" {  } { { "Top_Level.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/Top_Level.v" 99 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1693843929133 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Top_Level.v(104) " "Verilog HDL Instantiation warning at Top_Level.v(104): instance has no name" {  } { { "Top_Level.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/Top_Level.v" 104 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1693843929133 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Top_Level.v(117) " "Verilog HDL Instantiation warning at Top_Level.v(117): instance has no name" {  } { { "Top_Level.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/Top_Level.v" 117 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1693843929133 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Top_Level.v(137) " "Verilog HDL Instantiation warning at Top_Level.v(137): instance has no name" {  } { { "Top_Level.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/Top_Level.v" 137 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1693843929133 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Top_Level.v(143) " "Verilog HDL Instantiation warning at Top_Level.v(143): instance has no name" {  } { { "Top_Level.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/Top_Level.v" 143 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1693843929133 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Top_Level.v(148) " "Verilog HDL Instantiation warning at Top_Level.v(148): instance has no name" {  } { { "Top_Level.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/Top_Level.v" 148 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1693843929133 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Top_Level.v(163) " "Verilog HDL Instantiation warning at Top_Level.v(163): instance has no name" {  } { { "Top_Level.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/Top_Level.v" 163 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1693843929133 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Top_Level.v(171) " "Verilog HDL Instantiation warning at Top_Level.v(171): instance has no name" {  } { { "Top_Level.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/Top_Level.v" 171 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1693843929133 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Top_Level.v(177) " "Verilog HDL Instantiation warning at Top_Level.v(177): instance has no name" {  } { { "Top_Level.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/Top_Level.v" 177 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1693843929133 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Top_Level " "Elaborating entity \"Top_Level\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1693843929158 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC_Soma4 PC_Soma4:comb_3 " "Elaborating entity \"PC_Soma4\" for hierarchy \"PC_Soma4:comb_3\"" {  } { { "Top_Level.v" "comb_3" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/Top_Level.v" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693843929171 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegistradorPC RegistradorPC:comb_4 " "Elaborating entity \"RegistradorPC\" for hierarchy \"RegistradorPC:comb_4\"" {  } { { "Top_Level.v" "comb_4" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/Top_Level.v" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693843929172 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i_mem i_mem:comb_5 " "Elaborating entity \"i_mem\" for hierarchy \"i_mem:comb_5\"" {  } { { "Top_Level.v" "comb_5" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/Top_Level.v" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693843929174 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "62 0 31 i_mem.v(12) " "Verilog HDL warning at i_mem.v(12): number of words (62) in memory file does not match the number of elements in the address range \[0:31\]" {  } { { "i_mem.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/i_mem.v" 12 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1693843929175 "|Top_Level|i_mem:comb_5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "128 32 instruction.list(1) " "Verilog HDL assignment warning at instruction.list(1): truncated value with size 128 to match size of target (32)" {  } { { "instruction.list" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/instruction.list" 1 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1693843929175 "|Top_Level|i_mem:comb_5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "128 32 instruction.list(2) " "Verilog HDL assignment warning at instruction.list(2): truncated value with size 128 to match size of target (32)" {  } { { "instruction.list" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/instruction.list" 2 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1693843929175 "|Top_Level|i_mem:comb_5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "128 32 instruction.list(3) " "Verilog HDL assignment warning at instruction.list(3): truncated value with size 128 to match size of target (32)" {  } { { "instruction.list" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/instruction.list" 3 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1693843929175 "|Top_Level|i_mem:comb_5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "128 32 instruction.list(4) " "Verilog HDL assignment warning at instruction.list(4): truncated value with size 128 to match size of target (32)" {  } { { "instruction.list" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/instruction.list" 4 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1693843929175 "|Top_Level|i_mem:comb_5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "128 32 instruction.list(5) " "Verilog HDL assignment warning at instruction.list(5): truncated value with size 128 to match size of target (32)" {  } { { "instruction.list" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/instruction.list" 5 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1693843929175 "|Top_Level|i_mem:comb_5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "128 32 instruction.list(6) " "Verilog HDL assignment warning at instruction.list(6): truncated value with size 128 to match size of target (32)" {  } { { "instruction.list" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/instruction.list" 6 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1693843929175 "|Top_Level|i_mem:comb_5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "128 32 instruction.list(7) " "Verilog HDL assignment warning at instruction.list(7): truncated value with size 128 to match size of target (32)" {  } { { "instruction.list" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/instruction.list" 7 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1693843929175 "|Top_Level|i_mem:comb_5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "128 32 instruction.list(8) " "Verilog HDL assignment warning at instruction.list(8): truncated value with size 128 to match size of target (32)" {  } { { "instruction.list" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/instruction.list" 8 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1693843929175 "|Top_Level|i_mem:comb_5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "128 32 instruction.list(9) " "Verilog HDL assignment warning at instruction.list(9): truncated value with size 128 to match size of target (32)" {  } { { "instruction.list" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/instruction.list" 9 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1693843929175 "|Top_Level|i_mem:comb_5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "128 32 instruction.list(10) " "Verilog HDL assignment warning at instruction.list(10): truncated value with size 128 to match size of target (32)" {  } { { "instruction.list" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/instruction.list" 10 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1693843929175 "|Top_Level|i_mem:comb_5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "128 32 instruction.list(11) " "Verilog HDL assignment warning at instruction.list(11): truncated value with size 128 to match size of target (32)" {  } { { "instruction.list" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/instruction.list" 11 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1693843929175 "|Top_Level|i_mem:comb_5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "128 32 instruction.list(12) " "Verilog HDL assignment warning at instruction.list(12): truncated value with size 128 to match size of target (32)" {  } { { "instruction.list" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/instruction.list" 12 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1693843929175 "|Top_Level|i_mem:comb_5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "128 32 instruction.list(13) " "Verilog HDL assignment warning at instruction.list(13): truncated value with size 128 to match size of target (32)" {  } { { "instruction.list" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/instruction.list" 13 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1693843929175 "|Top_Level|i_mem:comb_5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "128 32 instruction.list(14) " "Verilog HDL assignment warning at instruction.list(14): truncated value with size 128 to match size of target (32)" {  } { { "instruction.list" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/instruction.list" 14 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1693843929175 "|Top_Level|i_mem:comb_5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "128 32 instruction.list(15) " "Verilog HDL assignment warning at instruction.list(15): truncated value with size 128 to match size of target (32)" {  } { { "instruction.list" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/instruction.list" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1693843929175 "|Top_Level|i_mem:comb_5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "128 32 instruction.list(16) " "Verilog HDL assignment warning at instruction.list(16): truncated value with size 128 to match size of target (32)" {  } { { "instruction.list" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/instruction.list" 16 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1693843929175 "|Top_Level|i_mem:comb_5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "128 32 instruction.list(17) " "Verilog HDL assignment warning at instruction.list(17): truncated value with size 128 to match size of target (32)" {  } { { "instruction.list" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/instruction.list" 17 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1693843929176 "|Top_Level|i_mem:comb_5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "128 32 instruction.list(18) " "Verilog HDL assignment warning at instruction.list(18): truncated value with size 128 to match size of target (32)" {  } { { "instruction.list" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/instruction.list" 18 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1693843929176 "|Top_Level|i_mem:comb_5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "128 32 instruction.list(19) " "Verilog HDL assignment warning at instruction.list(19): truncated value with size 128 to match size of target (32)" {  } { { "instruction.list" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/instruction.list" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1693843929176 "|Top_Level|i_mem:comb_5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "128 32 instruction.list(20) " "Verilog HDL assignment warning at instruction.list(20): truncated value with size 128 to match size of target (32)" {  } { { "instruction.list" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/instruction.list" 20 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1693843929176 "|Top_Level|i_mem:comb_5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "128 32 instruction.list(21) " "Verilog HDL assignment warning at instruction.list(21): truncated value with size 128 to match size of target (32)" {  } { { "instruction.list" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/instruction.list" 21 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1693843929176 "|Top_Level|i_mem:comb_5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "128 32 instruction.list(22) " "Verilog HDL assignment warning at instruction.list(22): truncated value with size 128 to match size of target (32)" {  } { { "instruction.list" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/instruction.list" 22 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1693843929176 "|Top_Level|i_mem:comb_5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "128 32 instruction.list(23) " "Verilog HDL assignment warning at instruction.list(23): truncated value with size 128 to match size of target (32)" {  } { { "instruction.list" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/instruction.list" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1693843929176 "|Top_Level|i_mem:comb_5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "128 32 instruction.list(24) " "Verilog HDL assignment warning at instruction.list(24): truncated value with size 128 to match size of target (32)" {  } { { "instruction.list" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/instruction.list" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1693843929176 "|Top_Level|i_mem:comb_5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "128 32 instruction.list(25) " "Verilog HDL assignment warning at instruction.list(25): truncated value with size 128 to match size of target (32)" {  } { { "instruction.list" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/instruction.list" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1693843929176 "|Top_Level|i_mem:comb_5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "128 32 instruction.list(26) " "Verilog HDL assignment warning at instruction.list(26): truncated value with size 128 to match size of target (32)" {  } { { "instruction.list" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/instruction.list" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1693843929176 "|Top_Level|i_mem:comb_5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "128 32 instruction.list(27) " "Verilog HDL assignment warning at instruction.list(27): truncated value with size 128 to match size of target (32)" {  } { { "instruction.list" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/instruction.list" 27 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1693843929176 "|Top_Level|i_mem:comb_5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "128 32 instruction.list(28) " "Verilog HDL assignment warning at instruction.list(28): truncated value with size 128 to match size of target (32)" {  } { { "instruction.list" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/instruction.list" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1693843929176 "|Top_Level|i_mem:comb_5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "128 32 instruction.list(29) " "Verilog HDL assignment warning at instruction.list(29): truncated value with size 128 to match size of target (32)" {  } { { "instruction.list" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/instruction.list" 29 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1693843929176 "|Top_Level|i_mem:comb_5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "128 32 instruction.list(30) " "Verilog HDL assignment warning at instruction.list(30): truncated value with size 128 to match size of target (32)" {  } { { "instruction.list" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/instruction.list" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1693843929176 "|Top_Level|i_mem:comb_5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "128 32 instruction.list(31) " "Verilog HDL assignment warning at instruction.list(31): truncated value with size 128 to match size of target (32)" {  } { { "instruction.list" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/instruction.list" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1693843929176 "|Top_Level|i_mem:comb_5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "128 32 instruction.list(32) " "Verilog HDL assignment warning at instruction.list(32): truncated value with size 128 to match size of target (32)" {  } { { "instruction.list" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/instruction.list" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1693843929176 "|Top_Level|i_mem:comb_5"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 i_mem.v(8) " "Net \"mem.data_a\" at i_mem.v(8) has no driver or initial value, using a default initial value '0'" {  } { { "i_mem.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/i_mem.v" 8 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1693843929177 "|Top_Level|i_mem:comb_5"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 i_mem.v(8) " "Net \"mem.waddr_a\" at i_mem.v(8) has no driver or initial value, using a default initial value '0'" {  } { { "i_mem.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/i_mem.v" 8 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1693843929177 "|Top_Level|i_mem:comb_5"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 i_mem.v(8) " "Net \"mem.we_a\" at i_mem.v(8) has no driver or initial value, using a default initial value '0'" {  } { { "i_mem.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/i_mem.v" 8 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1693843929177 "|Top_Level|i_mem:comb_5"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control control:comb_6 " "Elaborating entity \"control\" for hierarchy \"control:comb_6\"" {  } { { "Top_Level.v" "comb_6" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/Top_Level.v" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693843929182 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux2x1_5bits Mux2x1_5bits:Mux5Bits_para_regfile " "Elaborating entity \"Mux2x1_5bits\" for hierarchy \"Mux2x1_5bits:Mux5Bits_para_regfile\"" {  } { { "Top_Level.v" "Mux5Bits_para_regfile" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/Top_Level.v" 124 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693843929183 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regfile regfile:comb_7 " "Elaborating entity \"regfile\" for hierarchy \"regfile:comb_7\"" {  } { { "Top_Level.v" "comb_7" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/Top_Level.v" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693843929184 ""}
{ "Warning" "WVRFX_VERI_2116_UNCONVERTED" "regMem regfile.v(15) " "Verilog HDL warning at regfile.v(15): initial value for variable regMem should be constant" {  } { { "regfile.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/regfile.v" 15 0 0 } }  } 0 10855 "Verilog HDL warning at %2!s!: initial value for variable %1!s! should be constant" 0 0 "Analysis & Synthesis" 0 -1 1693843929190 "|Top_Level|regfile:comb_7"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "i regfile.v(21) " "Verilog HDL Always Construct warning at regfile.v(21): inferring latch(es) for variable \"i\", which holds its previous value in one or more paths through the always construct" {  } { { "regfile.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/regfile.v" 21 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1693843929190 "|Top_Level|regfile:comb_7"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu_decoder alu_decoder:comb_8 " "Elaborating entity \"alu_decoder\" for hierarchy \"alu_decoder:comb_8\"" {  } { { "Top_Level.v" "comb_8" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/Top_Level.v" 143 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693843929191 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ExtensorSinal ExtensorSinal:comb_9 " "Elaborating entity \"ExtensorSinal\" for hierarchy \"ExtensorSinal:comb_9\"" {  } { { "Top_Level.v" "comb_9" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/Top_Level.v" 148 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693843929192 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ULA ULA:comb_10 " "Elaborating entity \"ULA\" for hierarchy \"ULA:comb_10\"" {  } { { "Top_Level.v" "comb_10" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/Top_Level.v" 163 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693843929193 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "resultado ULA.v(13) " "Verilog HDL Always Construct warning at ULA.v(13): inferring latch(es) for variable \"resultado\", which holds its previous value in one or more paths through the always construct" {  } { { "ULA.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/ULA.v" 13 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1693843929196 "|Top_Level|ULA:comb_10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultado\[0\] ULA.v(13) " "Inferred latch for \"resultado\[0\]\" at ULA.v(13)" {  } { { "ULA.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/ULA.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1693843929197 "|Top_Level|ULA:comb_10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultado\[1\] ULA.v(13) " "Inferred latch for \"resultado\[1\]\" at ULA.v(13)" {  } { { "ULA.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/ULA.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1693843929197 "|Top_Level|ULA:comb_10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultado\[2\] ULA.v(13) " "Inferred latch for \"resultado\[2\]\" at ULA.v(13)" {  } { { "ULA.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/ULA.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1693843929197 "|Top_Level|ULA:comb_10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultado\[3\] ULA.v(13) " "Inferred latch for \"resultado\[3\]\" at ULA.v(13)" {  } { { "ULA.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/ULA.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1693843929197 "|Top_Level|ULA:comb_10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultado\[4\] ULA.v(13) " "Inferred latch for \"resultado\[4\]\" at ULA.v(13)" {  } { { "ULA.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/ULA.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1693843929197 "|Top_Level|ULA:comb_10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultado\[5\] ULA.v(13) " "Inferred latch for \"resultado\[5\]\" at ULA.v(13)" {  } { { "ULA.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/ULA.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1693843929197 "|Top_Level|ULA:comb_10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultado\[6\] ULA.v(13) " "Inferred latch for \"resultado\[6\]\" at ULA.v(13)" {  } { { "ULA.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/ULA.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1693843929197 "|Top_Level|ULA:comb_10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultado\[7\] ULA.v(13) " "Inferred latch for \"resultado\[7\]\" at ULA.v(13)" {  } { { "ULA.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/ULA.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1693843929197 "|Top_Level|ULA:comb_10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultado\[8\] ULA.v(13) " "Inferred latch for \"resultado\[8\]\" at ULA.v(13)" {  } { { "ULA.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/ULA.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1693843929197 "|Top_Level|ULA:comb_10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultado\[9\] ULA.v(13) " "Inferred latch for \"resultado\[9\]\" at ULA.v(13)" {  } { { "ULA.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/ULA.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1693843929197 "|Top_Level|ULA:comb_10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultado\[10\] ULA.v(13) " "Inferred latch for \"resultado\[10\]\" at ULA.v(13)" {  } { { "ULA.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/ULA.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1693843929198 "|Top_Level|ULA:comb_10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultado\[11\] ULA.v(13) " "Inferred latch for \"resultado\[11\]\" at ULA.v(13)" {  } { { "ULA.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/ULA.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1693843929198 "|Top_Level|ULA:comb_10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultado\[12\] ULA.v(13) " "Inferred latch for \"resultado\[12\]\" at ULA.v(13)" {  } { { "ULA.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/ULA.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1693843929198 "|Top_Level|ULA:comb_10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultado\[13\] ULA.v(13) " "Inferred latch for \"resultado\[13\]\" at ULA.v(13)" {  } { { "ULA.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/ULA.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1693843929198 "|Top_Level|ULA:comb_10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultado\[14\] ULA.v(13) " "Inferred latch for \"resultado\[14\]\" at ULA.v(13)" {  } { { "ULA.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/ULA.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1693843929198 "|Top_Level|ULA:comb_10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultado\[15\] ULA.v(13) " "Inferred latch for \"resultado\[15\]\" at ULA.v(13)" {  } { { "ULA.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/ULA.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1693843929198 "|Top_Level|ULA:comb_10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultado\[16\] ULA.v(13) " "Inferred latch for \"resultado\[16\]\" at ULA.v(13)" {  } { { "ULA.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/ULA.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1693843929198 "|Top_Level|ULA:comb_10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultado\[17\] ULA.v(13) " "Inferred latch for \"resultado\[17\]\" at ULA.v(13)" {  } { { "ULA.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/ULA.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1693843929198 "|Top_Level|ULA:comb_10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultado\[18\] ULA.v(13) " "Inferred latch for \"resultado\[18\]\" at ULA.v(13)" {  } { { "ULA.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/ULA.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1693843929198 "|Top_Level|ULA:comb_10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultado\[19\] ULA.v(13) " "Inferred latch for \"resultado\[19\]\" at ULA.v(13)" {  } { { "ULA.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/ULA.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1693843929198 "|Top_Level|ULA:comb_10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultado\[20\] ULA.v(13) " "Inferred latch for \"resultado\[20\]\" at ULA.v(13)" {  } { { "ULA.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/ULA.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1693843929198 "|Top_Level|ULA:comb_10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultado\[21\] ULA.v(13) " "Inferred latch for \"resultado\[21\]\" at ULA.v(13)" {  } { { "ULA.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/ULA.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1693843929198 "|Top_Level|ULA:comb_10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultado\[22\] ULA.v(13) " "Inferred latch for \"resultado\[22\]\" at ULA.v(13)" {  } { { "ULA.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/ULA.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1693843929198 "|Top_Level|ULA:comb_10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultado\[23\] ULA.v(13) " "Inferred latch for \"resultado\[23\]\" at ULA.v(13)" {  } { { "ULA.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/ULA.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1693843929198 "|Top_Level|ULA:comb_10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultado\[24\] ULA.v(13) " "Inferred latch for \"resultado\[24\]\" at ULA.v(13)" {  } { { "ULA.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/ULA.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1693843929198 "|Top_Level|ULA:comb_10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultado\[25\] ULA.v(13) " "Inferred latch for \"resultado\[25\]\" at ULA.v(13)" {  } { { "ULA.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/ULA.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1693843929198 "|Top_Level|ULA:comb_10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultado\[26\] ULA.v(13) " "Inferred latch for \"resultado\[26\]\" at ULA.v(13)" {  } { { "ULA.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/ULA.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1693843929199 "|Top_Level|ULA:comb_10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultado\[27\] ULA.v(13) " "Inferred latch for \"resultado\[27\]\" at ULA.v(13)" {  } { { "ULA.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/ULA.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1693843929199 "|Top_Level|ULA:comb_10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultado\[28\] ULA.v(13) " "Inferred latch for \"resultado\[28\]\" at ULA.v(13)" {  } { { "ULA.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/ULA.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1693843929199 "|Top_Level|ULA:comb_10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultado\[29\] ULA.v(13) " "Inferred latch for \"resultado\[29\]\" at ULA.v(13)" {  } { { "ULA.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/ULA.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1693843929199 "|Top_Level|ULA:comb_10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultado\[30\] ULA.v(13) " "Inferred latch for \"resultado\[30\]\" at ULA.v(13)" {  } { { "ULA.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/ULA.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1693843929199 "|Top_Level|ULA:comb_10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultado\[31\] ULA.v(13) " "Inferred latch for \"resultado\[31\]\" at ULA.v(13)" {  } { { "ULA.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/ULA.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1693843929199 "|Top_Level|ULA:comb_10"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_mem data_mem:comb_11 " "Elaborating entity \"data_mem\" for hierarchy \"data_mem:comb_11\"" {  } { { "Top_Level.v" "comb_11" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/Top_Level.v" 171 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693843929207 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "data_out data_mem.v(15) " "Verilog HDL Always Construct warning at data_mem.v(15): inferring latch(es) for variable \"data_out\", which holds its previous value in one or more paths through the always construct" {  } { { "data_mem.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/data_mem.v" 15 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1693843929208 "|Top_Level|data_mem:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[0\] data_mem.v(15) " "Inferred latch for \"data_out\[0\]\" at data_mem.v(15)" {  } { { "data_mem.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/data_mem.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1693843929208 "|Top_Level|data_mem:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[1\] data_mem.v(15) " "Inferred latch for \"data_out\[1\]\" at data_mem.v(15)" {  } { { "data_mem.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/data_mem.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1693843929208 "|Top_Level|data_mem:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[2\] data_mem.v(15) " "Inferred latch for \"data_out\[2\]\" at data_mem.v(15)" {  } { { "data_mem.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/data_mem.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1693843929209 "|Top_Level|data_mem:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[3\] data_mem.v(15) " "Inferred latch for \"data_out\[3\]\" at data_mem.v(15)" {  } { { "data_mem.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/data_mem.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1693843929209 "|Top_Level|data_mem:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[4\] data_mem.v(15) " "Inferred latch for \"data_out\[4\]\" at data_mem.v(15)" {  } { { "data_mem.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/data_mem.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1693843929209 "|Top_Level|data_mem:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[5\] data_mem.v(15) " "Inferred latch for \"data_out\[5\]\" at data_mem.v(15)" {  } { { "data_mem.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/data_mem.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1693843929209 "|Top_Level|data_mem:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[6\] data_mem.v(15) " "Inferred latch for \"data_out\[6\]\" at data_mem.v(15)" {  } { { "data_mem.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/data_mem.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1693843929209 "|Top_Level|data_mem:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[7\] data_mem.v(15) " "Inferred latch for \"data_out\[7\]\" at data_mem.v(15)" {  } { { "data_mem.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/data_mem.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1693843929209 "|Top_Level|data_mem:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[8\] data_mem.v(15) " "Inferred latch for \"data_out\[8\]\" at data_mem.v(15)" {  } { { "data_mem.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/data_mem.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1693843929209 "|Top_Level|data_mem:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[9\] data_mem.v(15) " "Inferred latch for \"data_out\[9\]\" at data_mem.v(15)" {  } { { "data_mem.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/data_mem.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1693843929209 "|Top_Level|data_mem:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[10\] data_mem.v(15) " "Inferred latch for \"data_out\[10\]\" at data_mem.v(15)" {  } { { "data_mem.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/data_mem.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1693843929209 "|Top_Level|data_mem:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[11\] data_mem.v(15) " "Inferred latch for \"data_out\[11\]\" at data_mem.v(15)" {  } { { "data_mem.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/data_mem.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1693843929209 "|Top_Level|data_mem:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[12\] data_mem.v(15) " "Inferred latch for \"data_out\[12\]\" at data_mem.v(15)" {  } { { "data_mem.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/data_mem.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1693843929209 "|Top_Level|data_mem:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[13\] data_mem.v(15) " "Inferred latch for \"data_out\[13\]\" at data_mem.v(15)" {  } { { "data_mem.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/data_mem.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1693843929209 "|Top_Level|data_mem:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[14\] data_mem.v(15) " "Inferred latch for \"data_out\[14\]\" at data_mem.v(15)" {  } { { "data_mem.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/data_mem.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1693843929209 "|Top_Level|data_mem:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[15\] data_mem.v(15) " "Inferred latch for \"data_out\[15\]\" at data_mem.v(15)" {  } { { "data_mem.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/data_mem.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1693843929209 "|Top_Level|data_mem:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[16\] data_mem.v(15) " "Inferred latch for \"data_out\[16\]\" at data_mem.v(15)" {  } { { "data_mem.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/data_mem.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1693843929209 "|Top_Level|data_mem:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[17\] data_mem.v(15) " "Inferred latch for \"data_out\[17\]\" at data_mem.v(15)" {  } { { "data_mem.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/data_mem.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1693843929209 "|Top_Level|data_mem:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[18\] data_mem.v(15) " "Inferred latch for \"data_out\[18\]\" at data_mem.v(15)" {  } { { "data_mem.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/data_mem.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1693843929209 "|Top_Level|data_mem:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[19\] data_mem.v(15) " "Inferred latch for \"data_out\[19\]\" at data_mem.v(15)" {  } { { "data_mem.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/data_mem.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1693843929209 "|Top_Level|data_mem:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[20\] data_mem.v(15) " "Inferred latch for \"data_out\[20\]\" at data_mem.v(15)" {  } { { "data_mem.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/data_mem.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1693843929209 "|Top_Level|data_mem:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[21\] data_mem.v(15) " "Inferred latch for \"data_out\[21\]\" at data_mem.v(15)" {  } { { "data_mem.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/data_mem.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1693843929209 "|Top_Level|data_mem:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[22\] data_mem.v(15) " "Inferred latch for \"data_out\[22\]\" at data_mem.v(15)" {  } { { "data_mem.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/data_mem.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1693843929209 "|Top_Level|data_mem:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[23\] data_mem.v(15) " "Inferred latch for \"data_out\[23\]\" at data_mem.v(15)" {  } { { "data_mem.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/data_mem.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1693843929209 "|Top_Level|data_mem:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[24\] data_mem.v(15) " "Inferred latch for \"data_out\[24\]\" at data_mem.v(15)" {  } { { "data_mem.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/data_mem.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1693843929209 "|Top_Level|data_mem:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[25\] data_mem.v(15) " "Inferred latch for \"data_out\[25\]\" at data_mem.v(15)" {  } { { "data_mem.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/data_mem.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1693843929209 "|Top_Level|data_mem:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[26\] data_mem.v(15) " "Inferred latch for \"data_out\[26\]\" at data_mem.v(15)" {  } { { "data_mem.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/data_mem.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1693843929209 "|Top_Level|data_mem:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[27\] data_mem.v(15) " "Inferred latch for \"data_out\[27\]\" at data_mem.v(15)" {  } { { "data_mem.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/data_mem.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1693843929209 "|Top_Level|data_mem:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[28\] data_mem.v(15) " "Inferred latch for \"data_out\[28\]\" at data_mem.v(15)" {  } { { "data_mem.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/data_mem.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1693843929209 "|Top_Level|data_mem:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[29\] data_mem.v(15) " "Inferred latch for \"data_out\[29\]\" at data_mem.v(15)" {  } { { "data_mem.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/data_mem.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1693843929209 "|Top_Level|data_mem:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[30\] data_mem.v(15) " "Inferred latch for \"data_out\[30\]\" at data_mem.v(15)" {  } { { "data_mem.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/data_mem.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1693843929209 "|Top_Level|data_mem:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[31\] data_mem.v(15) " "Inferred latch for \"data_out\[31\]\" at data_mem.v(15)" {  } { { "data_mem.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/data_mem.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1693843929209 "|Top_Level|data_mem:comb_11"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC_SomaDesvio PC_SomaDesvio:comb_12 " "Elaborating entity \"PC_SomaDesvio\" for hierarchy \"PC_SomaDesvio:comb_12\"" {  } { { "Top_Level.v" "comb_12" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/Top_Level.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693843929210 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux2x1_32bits Mux2x1_32bits:MuxPC " "Elaborating entity \"Mux2x1_32bits\" for hierarchy \"Mux2x1_32bits:MuxPC\"" {  } { { "Top_Level.v" "MuxPC" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/Top_Level.v" 184 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693843929212 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "i_mem:comb_5\|mem " "RAM logic \"i_mem:comb_5\|mem\" is uninferred due to inappropriate RAM size" {  } { { "i_mem.v" "mem" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/i_mem.v" 8 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1693843929578 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1693843929578 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ULA:comb_10\|resultado\[9\] " "LATCH primitive \"ULA:comb_10\|resultado\[9\]\" is permanently enabled" {  } { { "ULA.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/ULA.v" 13 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693843929606 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ULA:comb_10\|resultado\[8\] " "LATCH primitive \"ULA:comb_10\|resultado\[8\]\" is permanently enabled" {  } { { "ULA.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/ULA.v" 13 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693843929606 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ULA:comb_10\|resultado\[7\] " "LATCH primitive \"ULA:comb_10\|resultado\[7\]\" is permanently enabled" {  } { { "ULA.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/ULA.v" 13 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693843929606 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ULA:comb_10\|resultado\[6\] " "LATCH primitive \"ULA:comb_10\|resultado\[6\]\" is permanently enabled" {  } { { "ULA.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/ULA.v" 13 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693843929606 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ULA:comb_10\|resultado\[5\] " "LATCH primitive \"ULA:comb_10\|resultado\[5\]\" is permanently enabled" {  } { { "ULA.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/ULA.v" 13 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693843929606 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ULA:comb_10\|resultado\[4\] " "LATCH primitive \"ULA:comb_10\|resultado\[4\]\" is permanently enabled" {  } { { "ULA.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/ULA.v" 13 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693843929606 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ULA:comb_10\|resultado\[3\] " "LATCH primitive \"ULA:comb_10\|resultado\[3\]\" is permanently enabled" {  } { { "ULA.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/ULA.v" 13 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693843929606 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ULA:comb_10\|resultado\[2\] " "LATCH primitive \"ULA:comb_10\|resultado\[2\]\" is permanently enabled" {  } { { "ULA.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/ULA.v" 13 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693843929606 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ULA:comb_10\|resultado\[1\] " "LATCH primitive \"ULA:comb_10\|resultado\[1\]\" is permanently enabled" {  } { { "ULA.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/ULA.v" 13 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693843929606 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ULA:comb_10\|resultado\[0\] " "LATCH primitive \"ULA:comb_10\|resultado\[0\]\" is permanently enabled" {  } { { "ULA.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/ULA.v" 13 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693843929606 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ULA:comb_10\|resultado\[11\] " "LATCH primitive \"ULA:comb_10\|resultado\[11\]\" is permanently enabled" {  } { { "ULA.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/ULA.v" 13 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693843929606 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ULA:comb_10\|resultado\[10\] " "LATCH primitive \"ULA:comb_10\|resultado\[10\]\" is permanently enabled" {  } { { "ULA.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/ULA.v" 13 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693843929606 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ULA:comb_10\|resultado\[12\] " "LATCH primitive \"ULA:comb_10\|resultado\[12\]\" is permanently enabled" {  } { { "ULA.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/ULA.v" 13 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693843929606 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ULA:comb_10\|resultado\[13\] " "LATCH primitive \"ULA:comb_10\|resultado\[13\]\" is permanently enabled" {  } { { "ULA.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/ULA.v" 13 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693843929606 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ULA:comb_10\|resultado\[14\] " "LATCH primitive \"ULA:comb_10\|resultado\[14\]\" is permanently enabled" {  } { { "ULA.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/ULA.v" 13 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693843929606 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ULA:comb_10\|resultado\[15\] " "LATCH primitive \"ULA:comb_10\|resultado\[15\]\" is permanently enabled" {  } { { "ULA.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/ULA.v" 13 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693843929606 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ULA:comb_10\|resultado\[16\] " "LATCH primitive \"ULA:comb_10\|resultado\[16\]\" is permanently enabled" {  } { { "ULA.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/ULA.v" 13 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693843929606 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ULA:comb_10\|resultado\[17\] " "LATCH primitive \"ULA:comb_10\|resultado\[17\]\" is permanently enabled" {  } { { "ULA.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/ULA.v" 13 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693843929606 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ULA:comb_10\|resultado\[18\] " "LATCH primitive \"ULA:comb_10\|resultado\[18\]\" is permanently enabled" {  } { { "ULA.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/ULA.v" 13 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693843929606 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ULA:comb_10\|resultado\[19\] " "LATCH primitive \"ULA:comb_10\|resultado\[19\]\" is permanently enabled" {  } { { "ULA.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/ULA.v" 13 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693843929606 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ULA:comb_10\|resultado\[20\] " "LATCH primitive \"ULA:comb_10\|resultado\[20\]\" is permanently enabled" {  } { { "ULA.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/ULA.v" 13 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693843929606 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ULA:comb_10\|resultado\[21\] " "LATCH primitive \"ULA:comb_10\|resultado\[21\]\" is permanently enabled" {  } { { "ULA.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/ULA.v" 13 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693843929606 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ULA:comb_10\|resultado\[22\] " "LATCH primitive \"ULA:comb_10\|resultado\[22\]\" is permanently enabled" {  } { { "ULA.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/ULA.v" 13 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693843929607 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ULA:comb_10\|resultado\[23\] " "LATCH primitive \"ULA:comb_10\|resultado\[23\]\" is permanently enabled" {  } { { "ULA.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/ULA.v" 13 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693843929607 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ULA:comb_10\|resultado\[24\] " "LATCH primitive \"ULA:comb_10\|resultado\[24\]\" is permanently enabled" {  } { { "ULA.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/ULA.v" 13 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693843929607 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ULA:comb_10\|resultado\[25\] " "LATCH primitive \"ULA:comb_10\|resultado\[25\]\" is permanently enabled" {  } { { "ULA.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/ULA.v" 13 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693843929607 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ULA:comb_10\|resultado\[26\] " "LATCH primitive \"ULA:comb_10\|resultado\[26\]\" is permanently enabled" {  } { { "ULA.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/ULA.v" 13 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693843929607 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ULA:comb_10\|resultado\[27\] " "LATCH primitive \"ULA:comb_10\|resultado\[27\]\" is permanently enabled" {  } { { "ULA.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/ULA.v" 13 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693843929607 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ULA:comb_10\|resultado\[28\] " "LATCH primitive \"ULA:comb_10\|resultado\[28\]\" is permanently enabled" {  } { { "ULA.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/ULA.v" 13 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693843929607 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ULA:comb_10\|resultado\[29\] " "LATCH primitive \"ULA:comb_10\|resultado\[29\]\" is permanently enabled" {  } { { "ULA.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/ULA.v" 13 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693843929607 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ULA:comb_10\|resultado\[30\] " "LATCH primitive \"ULA:comb_10\|resultado\[30\]\" is permanently enabled" {  } { { "ULA.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/ULA.v" 13 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693843929607 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ULA:comb_10\|resultado\[31\] " "LATCH primitive \"ULA:comb_10\|resultado\[31\]\" is permanently enabled" {  } { { "ULA.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/ULA.v" 13 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693843929607 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "4 " "4 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1693843929708 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "Y\[0\] GND " "Pin \"Y\[0\]\" is stuck at GND" {  } { { "Top_Level.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/Top_Level.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1693843929716 "|Top_Level|Y[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Y\[1\] GND " "Pin \"Y\[1\]\" is stuck at GND" {  } { { "Top_Level.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/Top_Level.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1693843929716 "|Top_Level|Y[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Y\[2\] GND " "Pin \"Y\[2\]\" is stuck at GND" {  } { { "Top_Level.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/Top_Level.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1693843929716 "|Top_Level|Y[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Y\[3\] GND " "Pin \"Y\[3\]\" is stuck at GND" {  } { { "Top_Level.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/Top_Level.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1693843929716 "|Top_Level|Y[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Y\[4\] GND " "Pin \"Y\[4\]\" is stuck at GND" {  } { { "Top_Level.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/Top_Level.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1693843929716 "|Top_Level|Y[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Y\[5\] GND " "Pin \"Y\[5\]\" is stuck at GND" {  } { { "Top_Level.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/Top_Level.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1693843929716 "|Top_Level|Y[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Y\[6\] GND " "Pin \"Y\[6\]\" is stuck at GND" {  } { { "Top_Level.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/Top_Level.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1693843929716 "|Top_Level|Y[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Y\[7\] GND " "Pin \"Y\[7\]\" is stuck at GND" {  } { { "Top_Level.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/Top_Level.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1693843929716 "|Top_Level|Y[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Y\[8\] GND " "Pin \"Y\[8\]\" is stuck at GND" {  } { { "Top_Level.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/Top_Level.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1693843929716 "|Top_Level|Y[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Y\[9\] GND " "Pin \"Y\[9\]\" is stuck at GND" {  } { { "Top_Level.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/Top_Level.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1693843929716 "|Top_Level|Y[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Y\[10\] GND " "Pin \"Y\[10\]\" is stuck at GND" {  } { { "Top_Level.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/Top_Level.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1693843929716 "|Top_Level|Y[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Y\[11\] GND " "Pin \"Y\[11\]\" is stuck at GND" {  } { { "Top_Level.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/Top_Level.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1693843929716 "|Top_Level|Y[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Y\[12\] GND " "Pin \"Y\[12\]\" is stuck at GND" {  } { { "Top_Level.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/Top_Level.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1693843929716 "|Top_Level|Y[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Y\[13\] GND " "Pin \"Y\[13\]\" is stuck at GND" {  } { { "Top_Level.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/Top_Level.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1693843929716 "|Top_Level|Y[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Y\[14\] GND " "Pin \"Y\[14\]\" is stuck at GND" {  } { { "Top_Level.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/Top_Level.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1693843929716 "|Top_Level|Y[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Y\[15\] GND " "Pin \"Y\[15\]\" is stuck at GND" {  } { { "Top_Level.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/Top_Level.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1693843929716 "|Top_Level|Y[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Y\[16\] GND " "Pin \"Y\[16\]\" is stuck at GND" {  } { { "Top_Level.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/Top_Level.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1693843929716 "|Top_Level|Y[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Y\[17\] GND " "Pin \"Y\[17\]\" is stuck at GND" {  } { { "Top_Level.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/Top_Level.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1693843929716 "|Top_Level|Y[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Y\[18\] GND " "Pin \"Y\[18\]\" is stuck at GND" {  } { { "Top_Level.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/Top_Level.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1693843929716 "|Top_Level|Y[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Y\[19\] GND " "Pin \"Y\[19\]\" is stuck at GND" {  } { { "Top_Level.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/Top_Level.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1693843929716 "|Top_Level|Y[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Y\[20\] GND " "Pin \"Y\[20\]\" is stuck at GND" {  } { { "Top_Level.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/Top_Level.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1693843929716 "|Top_Level|Y[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Y\[21\] GND " "Pin \"Y\[21\]\" is stuck at GND" {  } { { "Top_Level.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/Top_Level.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1693843929716 "|Top_Level|Y[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Y\[22\] GND " "Pin \"Y\[22\]\" is stuck at GND" {  } { { "Top_Level.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/Top_Level.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1693843929716 "|Top_Level|Y[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Y\[23\] GND " "Pin \"Y\[23\]\" is stuck at GND" {  } { { "Top_Level.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/Top_Level.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1693843929716 "|Top_Level|Y[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Y\[24\] GND " "Pin \"Y\[24\]\" is stuck at GND" {  } { { "Top_Level.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/Top_Level.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1693843929716 "|Top_Level|Y[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Y\[25\] GND " "Pin \"Y\[25\]\" is stuck at GND" {  } { { "Top_Level.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/Top_Level.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1693843929716 "|Top_Level|Y[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Y\[26\] GND " "Pin \"Y\[26\]\" is stuck at GND" {  } { { "Top_Level.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/Top_Level.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1693843929716 "|Top_Level|Y[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Y\[27\] GND " "Pin \"Y\[27\]\" is stuck at GND" {  } { { "Top_Level.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/Top_Level.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1693843929716 "|Top_Level|Y[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Y\[28\] GND " "Pin \"Y\[28\]\" is stuck at GND" {  } { { "Top_Level.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/Top_Level.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1693843929716 "|Top_Level|Y[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Y\[29\] GND " "Pin \"Y\[29\]\" is stuck at GND" {  } { { "Top_Level.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/Top_Level.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1693843929716 "|Top_Level|Y[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Y\[30\] GND " "Pin \"Y\[30\]\" is stuck at GND" {  } { { "Top_Level.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/Top_Level.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1693843929716 "|Top_Level|Y[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Y\[31\] GND " "Pin \"Y\[31\]\" is stuck at GND" {  } { { "Top_Level.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/Top_Level.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1693843929716 "|Top_Level|Y[31]"} { "Warning" "WMLS_MLS_STUCK_PIN" "resultado\[0\] GND " "Pin \"resultado\[0\]\" is stuck at GND" {  } { { "Top_Level.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/Top_Level.v" 52 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1693843929716 "|Top_Level|resultado[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "resultado\[1\] GND " "Pin \"resultado\[1\]\" is stuck at GND" {  } { { "Top_Level.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/Top_Level.v" 52 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1693843929716 "|Top_Level|resultado[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "resultado\[2\] GND " "Pin \"resultado\[2\]\" is stuck at GND" {  } { { "Top_Level.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/Top_Level.v" 52 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1693843929716 "|Top_Level|resultado[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "resultado\[3\] GND " "Pin \"resultado\[3\]\" is stuck at GND" {  } { { "Top_Level.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/Top_Level.v" 52 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1693843929716 "|Top_Level|resultado[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "resultado\[4\] GND " "Pin \"resultado\[4\]\" is stuck at GND" {  } { { "Top_Level.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/Top_Level.v" 52 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1693843929716 "|Top_Level|resultado[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "resultado\[5\] GND " "Pin \"resultado\[5\]\" is stuck at GND" {  } { { "Top_Level.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/Top_Level.v" 52 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1693843929716 "|Top_Level|resultado[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "resultado\[6\] GND " "Pin \"resultado\[6\]\" is stuck at GND" {  } { { "Top_Level.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/Top_Level.v" 52 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1693843929716 "|Top_Level|resultado[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "resultado\[7\] GND " "Pin \"resultado\[7\]\" is stuck at GND" {  } { { "Top_Level.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/Top_Level.v" 52 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1693843929716 "|Top_Level|resultado[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "resultado\[8\] GND " "Pin \"resultado\[8\]\" is stuck at GND" {  } { { "Top_Level.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/Top_Level.v" 52 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1693843929716 "|Top_Level|resultado[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "resultado\[9\] GND " "Pin \"resultado\[9\]\" is stuck at GND" {  } { { "Top_Level.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/Top_Level.v" 52 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1693843929716 "|Top_Level|resultado[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "resultado\[10\] GND " "Pin \"resultado\[10\]\" is stuck at GND" {  } { { "Top_Level.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/Top_Level.v" 52 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1693843929716 "|Top_Level|resultado[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "resultado\[11\] GND " "Pin \"resultado\[11\]\" is stuck at GND" {  } { { "Top_Level.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/Top_Level.v" 52 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1693843929716 "|Top_Level|resultado[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "resultado\[12\] GND " "Pin \"resultado\[12\]\" is stuck at GND" {  } { { "Top_Level.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/Top_Level.v" 52 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1693843929716 "|Top_Level|resultado[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "resultado\[13\] GND " "Pin \"resultado\[13\]\" is stuck at GND" {  } { { "Top_Level.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/Top_Level.v" 52 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1693843929716 "|Top_Level|resultado[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "resultado\[14\] GND " "Pin \"resultado\[14\]\" is stuck at GND" {  } { { "Top_Level.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/Top_Level.v" 52 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1693843929716 "|Top_Level|resultado[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "resultado\[15\] GND " "Pin \"resultado\[15\]\" is stuck at GND" {  } { { "Top_Level.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/Top_Level.v" 52 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1693843929716 "|Top_Level|resultado[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "resultado\[16\] GND " "Pin \"resultado\[16\]\" is stuck at GND" {  } { { "Top_Level.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/Top_Level.v" 52 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1693843929716 "|Top_Level|resultado[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "resultado\[17\] GND " "Pin \"resultado\[17\]\" is stuck at GND" {  } { { "Top_Level.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/Top_Level.v" 52 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1693843929716 "|Top_Level|resultado[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "resultado\[18\] GND " "Pin \"resultado\[18\]\" is stuck at GND" {  } { { "Top_Level.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/Top_Level.v" 52 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1693843929716 "|Top_Level|resultado[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "resultado\[19\] GND " "Pin \"resultado\[19\]\" is stuck at GND" {  } { { "Top_Level.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/Top_Level.v" 52 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1693843929716 "|Top_Level|resultado[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "resultado\[20\] GND " "Pin \"resultado\[20\]\" is stuck at GND" {  } { { "Top_Level.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/Top_Level.v" 52 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1693843929716 "|Top_Level|resultado[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "resultado\[21\] GND " "Pin \"resultado\[21\]\" is stuck at GND" {  } { { "Top_Level.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/Top_Level.v" 52 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1693843929716 "|Top_Level|resultado[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "resultado\[22\] GND " "Pin \"resultado\[22\]\" is stuck at GND" {  } { { "Top_Level.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/Top_Level.v" 52 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1693843929716 "|Top_Level|resultado[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "resultado\[23\] GND " "Pin \"resultado\[23\]\" is stuck at GND" {  } { { "Top_Level.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/Top_Level.v" 52 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1693843929716 "|Top_Level|resultado[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "resultado\[24\] GND " "Pin \"resultado\[24\]\" is stuck at GND" {  } { { "Top_Level.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/Top_Level.v" 52 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1693843929716 "|Top_Level|resultado[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "resultado\[25\] GND " "Pin \"resultado\[25\]\" is stuck at GND" {  } { { "Top_Level.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/Top_Level.v" 52 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1693843929716 "|Top_Level|resultado[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "resultado\[26\] GND " "Pin \"resultado\[26\]\" is stuck at GND" {  } { { "Top_Level.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/Top_Level.v" 52 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1693843929716 "|Top_Level|resultado[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "resultado\[27\] GND " "Pin \"resultado\[27\]\" is stuck at GND" {  } { { "Top_Level.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/Top_Level.v" 52 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1693843929716 "|Top_Level|resultado[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "resultado\[28\] GND " "Pin \"resultado\[28\]\" is stuck at GND" {  } { { "Top_Level.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/Top_Level.v" 52 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1693843929716 "|Top_Level|resultado[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "resultado\[29\] GND " "Pin \"resultado\[29\]\" is stuck at GND" {  } { { "Top_Level.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/Top_Level.v" 52 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1693843929716 "|Top_Level|resultado[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "resultado\[30\] GND " "Pin \"resultado\[30\]\" is stuck at GND" {  } { { "Top_Level.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/Top_Level.v" 52 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1693843929716 "|Top_Level|resultado[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "resultado\[31\] GND " "Pin \"resultado\[31\]\" is stuck at GND" {  } { { "Top_Level.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/Top_Level.v" 52 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1693843929716 "|Top_Level|resultado[31]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_out\[0\] GND " "Pin \"data_out\[0\]\" is stuck at GND" {  } { { "Top_Level.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/Top_Level.v" 65 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1693843929716 "|Top_Level|data_out[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_out\[1\] GND " "Pin \"data_out\[1\]\" is stuck at GND" {  } { { "Top_Level.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/Top_Level.v" 65 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1693843929716 "|Top_Level|data_out[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_out\[2\] GND " "Pin \"data_out\[2\]\" is stuck at GND" {  } { { "Top_Level.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/Top_Level.v" 65 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1693843929716 "|Top_Level|data_out[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_out\[3\] GND " "Pin \"data_out\[3\]\" is stuck at GND" {  } { { "Top_Level.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/Top_Level.v" 65 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1693843929716 "|Top_Level|data_out[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_out\[4\] GND " "Pin \"data_out\[4\]\" is stuck at GND" {  } { { "Top_Level.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/Top_Level.v" 65 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1693843929716 "|Top_Level|data_out[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_out\[5\] GND " "Pin \"data_out\[5\]\" is stuck at GND" {  } { { "Top_Level.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/Top_Level.v" 65 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1693843929716 "|Top_Level|data_out[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_out\[6\] GND " "Pin \"data_out\[6\]\" is stuck at GND" {  } { { "Top_Level.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/Top_Level.v" 65 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1693843929716 "|Top_Level|data_out[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_out\[7\] GND " "Pin \"data_out\[7\]\" is stuck at GND" {  } { { "Top_Level.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/Top_Level.v" 65 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1693843929716 "|Top_Level|data_out[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_out\[8\] GND " "Pin \"data_out\[8\]\" is stuck at GND" {  } { { "Top_Level.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/Top_Level.v" 65 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1693843929716 "|Top_Level|data_out[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_out\[9\] GND " "Pin \"data_out\[9\]\" is stuck at GND" {  } { { "Top_Level.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/Top_Level.v" 65 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1693843929716 "|Top_Level|data_out[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_out\[10\] GND " "Pin \"data_out\[10\]\" is stuck at GND" {  } { { "Top_Level.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/Top_Level.v" 65 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1693843929716 "|Top_Level|data_out[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_out\[11\] GND " "Pin \"data_out\[11\]\" is stuck at GND" {  } { { "Top_Level.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/Top_Level.v" 65 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1693843929716 "|Top_Level|data_out[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_out\[12\] GND " "Pin \"data_out\[12\]\" is stuck at GND" {  } { { "Top_Level.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/Top_Level.v" 65 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1693843929716 "|Top_Level|data_out[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_out\[13\] GND " "Pin \"data_out\[13\]\" is stuck at GND" {  } { { "Top_Level.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/Top_Level.v" 65 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1693843929716 "|Top_Level|data_out[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_out\[14\] GND " "Pin \"data_out\[14\]\" is stuck at GND" {  } { { "Top_Level.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/Top_Level.v" 65 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1693843929716 "|Top_Level|data_out[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_out\[15\] GND " "Pin \"data_out\[15\]\" is stuck at GND" {  } { { "Top_Level.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/Top_Level.v" 65 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1693843929716 "|Top_Level|data_out[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_out\[16\] GND " "Pin \"data_out\[16\]\" is stuck at GND" {  } { { "Top_Level.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/Top_Level.v" 65 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1693843929716 "|Top_Level|data_out[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_out\[17\] GND " "Pin \"data_out\[17\]\" is stuck at GND" {  } { { "Top_Level.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/Top_Level.v" 65 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1693843929716 "|Top_Level|data_out[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_out\[18\] GND " "Pin \"data_out\[18\]\" is stuck at GND" {  } { { "Top_Level.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/Top_Level.v" 65 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1693843929716 "|Top_Level|data_out[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_out\[19\] GND " "Pin \"data_out\[19\]\" is stuck at GND" {  } { { "Top_Level.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/Top_Level.v" 65 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1693843929716 "|Top_Level|data_out[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_out\[20\] GND " "Pin \"data_out\[20\]\" is stuck at GND" {  } { { "Top_Level.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/Top_Level.v" 65 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1693843929716 "|Top_Level|data_out[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_out\[21\] GND " "Pin \"data_out\[21\]\" is stuck at GND" {  } { { "Top_Level.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/Top_Level.v" 65 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1693843929716 "|Top_Level|data_out[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_out\[22\] GND " "Pin \"data_out\[22\]\" is stuck at GND" {  } { { "Top_Level.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/Top_Level.v" 65 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1693843929716 "|Top_Level|data_out[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_out\[23\] GND " "Pin \"data_out\[23\]\" is stuck at GND" {  } { { "Top_Level.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/Top_Level.v" 65 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1693843929716 "|Top_Level|data_out[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_out\[24\] GND " "Pin \"data_out\[24\]\" is stuck at GND" {  } { { "Top_Level.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/Top_Level.v" 65 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1693843929716 "|Top_Level|data_out[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_out\[25\] GND " "Pin \"data_out\[25\]\" is stuck at GND" {  } { { "Top_Level.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/Top_Level.v" 65 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1693843929716 "|Top_Level|data_out[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_out\[26\] GND " "Pin \"data_out\[26\]\" is stuck at GND" {  } { { "Top_Level.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/Top_Level.v" 65 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1693843929716 "|Top_Level|data_out[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_out\[27\] GND " "Pin \"data_out\[27\]\" is stuck at GND" {  } { { "Top_Level.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/Top_Level.v" 65 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1693843929716 "|Top_Level|data_out[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_out\[28\] GND " "Pin \"data_out\[28\]\" is stuck at GND" {  } { { "Top_Level.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/Top_Level.v" 65 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1693843929716 "|Top_Level|data_out[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_out\[29\] GND " "Pin \"data_out\[29\]\" is stuck at GND" {  } { { "Top_Level.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/Top_Level.v" 65 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1693843929716 "|Top_Level|data_out[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_out\[30\] GND " "Pin \"data_out\[30\]\" is stuck at GND" {  } { { "Top_Level.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/Top_Level.v" 65 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1693843929716 "|Top_Level|data_out[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_out\[31\] GND " "Pin \"data_out\[31\]\" is stuck at GND" {  } { { "Top_Level.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/Top_Level.v" 65 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1693843929716 "|Top_Level|data_out[31]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1693843929716 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "992 " "992 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1693843929744 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/output_files/Processador.map.smsg " "Generated suppressed messages file D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/output_files/Processador.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693843929785 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1693843929860 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693843929860 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Clk " "No output dependent on input pin \"Clk\"" {  } { { "Top_Level.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/Top_Level.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1693843929893 "|Top_Level|Clk"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Rst " "No output dependent on input pin \"Rst\"" {  } { { "Top_Level.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/Top_Level.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1693843929893 "|Top_Level|Rst"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1693843929893 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "98 " "Implemented 98 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1693843929893 ""} { "Info" "ICUT_CUT_TM_OPINS" "96 " "Implemented 96 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1693843929893 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1693843929893 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 185 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 185 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4802 " "Peak virtual memory: 4802 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1693843929911 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Sep 04 13:12:09 2023 " "Processing ended: Mon Sep 04 13:12:09 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1693843929911 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1693843929911 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:11 " "Total CPU time (on all processors): 00:00:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1693843929911 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1693843929911 ""}
