// File: exer1207x.pepcpu
// Computer Systems, Fourth Edition
// Exercise 12.7(x)
// RETTR
// RTL: NZVC <- Mem[SP]<4..7>; A <- Mem[SP+1]; X <- Mem[SP+3]; PC <- Mem[SP+5]; SP <- Mem[SP+7]
// Shortest known implementation: 39 cycles

UnitPre: IR=0x010000, SP=0x00F8, N=1, Z=0, V=1, C=0
UnitPre: Mem[0x00F8]=0x05, Mem[0x00F9]=0x0123, Mem[0x00FB]=0x4567, Mem[0x00FD]=0x89AB, Mem[0x00FF]=0xCDEF
UnitPost: N=0, Z=1, V=0, C=1, A=0x0123, X=0x4567, PC=0x89AB, SP=0xCDEF

