$date
	Sun Oct 23 00:43:31 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#378519
b1 !
1"
#378522
b1 &
b1 %
1$
#378523
0"
#378526
1#
#378530
b0 &
b0 %
0#
0$
#1420298
b10 &
b10 %
1$
b10 !
1"
#1420299
0"
#1420302
b1 &
1#
b1 %
#1420306
b0 &
b0 %
0#
0$
#2381433
b10110 !
1"
#2381434
b10110 &
b10110 %
1$
#2381435
0"
#2381438
b1011 &
b1011 %
#2381442
b100010 &
b100010 %
#2381446
b10001 &
b10001 %
#2381450
b110100 &
b110100 %
#2381454
b11010 &
b11010 %
#2381458
b1101 &
b1101 %
#2381462
b101000 &
b101000 %
#2381466
b10100 &
b10100 %
#2381470
b1010 &
b1010 %
#2381474
b101 &
b101 %
#2381478
b10000 &
b10000 %
#2381482
b1000 &
b1000 %
#2381486
b100 &
b100 %
#2381490
b10 &
b10 %
#2381494
b1 &
1#
b1 %
#2381498
b0 &
b0 %
0#
0$
#4500012
