Determining compilation order of HDL files.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/Libraries/Documents/GitHub/Comp541Lab4/Lab4/Lab4.srcs/sources_1/new/CounterMod7.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CounterMod7
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Libraries/Documents/GitHub/Comp541Lab4/Lab4/Lab4.srcs/sim_2/new/CounterMod7_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CounterMod7_test
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Libraries/Documents/GitHub/Comp541Lab4/Lab4/Lab4.sim/sim_2/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
