CAPI=1
[main]

[fileset rtl_files]
files =
 apb_fll_if.sv
file_type = systemVerilogSource
usage = sim synth

[provider]
name = github
user = pulp-platform
repo = apb_fll_if
version = 47b2eb9 