m255
K4
z2
!s11f vlog 2020.4 2020.10, Oct 13 2020
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dD:/git-repository/fpga_training/uart_tx/prj/simulation/questa
T_opt
!s110 1726279285
VoOCLlFFil@hNQRI@cl=9=2
04 13 4 work uart_tx_v1_tb fast 0
=1-00d861e3bc76-66e4ee75-14d-19300
o-quiet -auto_acc_if_foreign -work work -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work +acc
Z1 tCvgOpt 0
n@_opt
OL;O;2020.4;71
vuart_tx
Z2 !s110 1726279282
!i10b 1
!s100 GVNJb0f1ZZf26cPiWob3X3
Z3 !s11b Dg1SIo80bB@j0V0VzS_@n1
I7[kBIdNM`7[UmW4a`cdU63
R0
w1726278656
8D:/git-repository/fpga_training/uart_tx/rtl/uart_tx.v
FD:/git-repository/fpga_training/uart_tx/rtl/uart_tx.v
!i122 0
L0 1 70
Z4 VDg1SIo80bB@j0V0VzS_@n1
Z5 OL;L;2020.4;71
r1
!s85 0
31
Z6 !s108 1726279282.000000
!s107 D:/git-repository/fpga_training/uart_tx/rtl/uart_tx.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/git-repository/fpga_training/uart_tx/rtl|D:/git-repository/fpga_training/uart_tx/rtl/uart_tx.v|
!i113 0
Z7 o-vlog01compat -work work -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
!s92 -vlog01compat -work work +incdir+D:/git-repository/fpga_training/uart_tx/rtl -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
R1
vuart_tx_v1_tb
R2
!i10b 1
!s100 z7FRf2TfQB<TdRhRUJE330
R3
ILoP=Z`ITAaUcbDI?<<Jjn1
R0
w1726279125
8D:/git-repository/fpga_training/uart_tx/prj/../sim/uart_tx_v1_tb.v
FD:/git-repository/fpga_training/uart_tx/prj/../sim/uart_tx_v1_tb.v
!i122 1
L0 3 60
R4
R5
r1
!s85 0
31
R6
!s107 D:/git-repository/fpga_training/uart_tx/prj/../sim/uart_tx_v1_tb.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/git-repository/fpga_training/uart_tx/prj/../sim|D:/git-repository/fpga_training/uart_tx/prj/../sim/uart_tx_v1_tb.v|
!i113 0
R7
!s92 -vlog01compat -work work +incdir+D:/git-repository/fpga_training/uart_tx/prj/../sim -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
R1
