--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -o
mojo_top_0.twr -v 30 -l 30 mojo_top_0_routed.ncd mojo_top_0.pcf

Design file:              mojo_top_0_routed.ncd
Physical constraint file: mojo_top_0.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report, limited to 30 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 56899 paths analyzed, 175 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  12.399ns.
--------------------------------------------------------------------------------
Slack:                  7.601ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tester/M_toggle_q (FF)
  Destination:          tester/M_state_q_FSM_FFd3_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      11.722ns (Levels of Logic = 6)
  Clock Path Skew:      -0.642ns (0.621 - 1.263)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: tester/M_toggle_q to tester/M_state_q_FSM_FFd3_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X9Y60.Q4      Tickq                 1.778   io_dip_0_IBUF
                                                       tester/M_toggle_q
    SLICE_X14Y41.B2      net (fanout=30)       2.205   tester/M_toggle_q
    SLICE_X14Y41.B       Tilo                  0.235   tester/N70
                                                       tester/alumodule/add/Mmux_sum_intermediate31_SW1
    SLICE_X10Y42.B5      net (fanout=2)        0.967   tester/N70
    SLICE_X10Y42.B       Tilo                  0.235   tester/N262
                                                       tester/Mmux_alu16
    SLICE_X13Y45.B6      net (fanout=10)       0.800   tester/alu[9]
    SLICE_X13Y45.B       Tilo                  0.259   tester/N52
                                                       tester/M_toggle_q_GND_3_o_equal_3_o<15>1_SW0
    SLICE_X13Y45.C6      net (fanout=4)        1.502   tester/N2
    SLICE_X13Y45.C       Tilo                  0.259   tester/N52
                                                       tester/Mmux_led_result211
    SLICE_X13Y45.D2      net (fanout=4)        1.387   tester/Mmux_led_result21
    SLICE_X13Y45.DMUX    Tilo                  0.337   tester/N52
                                                       tester/M_state_q_FSM_FFd3-In_SW0_SW1
    SLICE_X12Y45.D4      net (fanout=1)        0.308   tester/N53
    SLICE_X12Y45.D       Tilo                  0.254   tester/M_state_q_FSM_FFd3
                                                       tester/M_state_q_FSM_FFd3-In
    SLICE_X8Y42.CX       net (fanout=4)        1.111   tester/M_state_q_FSM_FFd3-In
    SLICE_X8Y42.CLK      Tdick                 0.085   tester/M_state_q_FSM_FFd3_1
                                                       tester/M_state_q_FSM_FFd3_2
    -------------------------------------------------  ---------------------------
    Total                                     11.722ns (3.442ns logic, 8.280ns route)
                                                       (29.4% logic, 70.6% route)

--------------------------------------------------------------------------------
Slack:                  7.604ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tester/M_toggle_q (FF)
  Destination:          tester/M_state_q_FSM_FFd3_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      11.719ns (Levels of Logic = 6)
  Clock Path Skew:      -0.642ns (0.621 - 1.263)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: tester/M_toggle_q to tester/M_state_q_FSM_FFd3_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X9Y60.Q4      Tickq                 1.778   io_dip_0_IBUF
                                                       tester/M_toggle_q
    SLICE_X14Y41.B2      net (fanout=30)       2.205   tester/M_toggle_q
    SLICE_X14Y41.B       Tilo                  0.235   tester/N70
                                                       tester/alumodule/add/Mmux_sum_intermediate31_SW1
    SLICE_X10Y42.B5      net (fanout=2)        0.967   tester/N70
    SLICE_X10Y42.B       Tilo                  0.235   tester/N262
                                                       tester/Mmux_alu16
    SLICE_X13Y45.B6      net (fanout=10)       0.800   tester/alu[9]
    SLICE_X13Y45.B       Tilo                  0.259   tester/N52
                                                       tester/M_toggle_q_GND_3_o_equal_3_o<15>1_SW0
    SLICE_X13Y45.C6      net (fanout=4)        1.502   tester/N2
    SLICE_X13Y45.C       Tilo                  0.259   tester/N52
                                                       tester/Mmux_led_result211
    SLICE_X13Y45.D2      net (fanout=4)        1.387   tester/Mmux_led_result21
    SLICE_X13Y45.DMUX    Tilo                  0.337   tester/N52
                                                       tester/M_state_q_FSM_FFd3-In_SW0_SW1
    SLICE_X12Y45.D4      net (fanout=1)        0.308   tester/N53
    SLICE_X12Y45.D       Tilo                  0.254   tester/M_state_q_FSM_FFd3
                                                       tester/M_state_q_FSM_FFd3-In
    SLICE_X8Y42.DX       net (fanout=4)        1.108   tester/M_state_q_FSM_FFd3-In
    SLICE_X8Y42.CLK      Tdick                 0.085   tester/M_state_q_FSM_FFd3_1
                                                       tester/M_state_q_FSM_FFd3_1
    -------------------------------------------------  ---------------------------
    Total                                     11.719ns (3.442ns logic, 8.277ns route)
                                                       (29.4% logic, 70.6% route)

--------------------------------------------------------------------------------
Slack:                  7.757ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tester/M_toggle_q (FF)
  Destination:          tester/M_state_q_FSM_FFd3_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      11.566ns (Levels of Logic = 6)
  Clock Path Skew:      -0.642ns (0.621 - 1.263)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: tester/M_toggle_q to tester/M_state_q_FSM_FFd3_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X9Y60.Q4      Tickq                 1.778   io_dip_0_IBUF
                                                       tester/M_toggle_q
    SLICE_X14Y41.B2      net (fanout=30)       2.205   tester/M_toggle_q
    SLICE_X14Y41.B       Tilo                  0.235   tester/N70
                                                       tester/alumodule/add/Mmux_sum_intermediate31_SW1
    SLICE_X14Y41.D1      net (fanout=2)        0.553   tester/N70
    SLICE_X14Y41.CMUX    Topdc                 0.402   tester/N70
                                                       tester/Mmux_alu33_F
                                                       tester/Mmux_alu33
    SLICE_X13Y45.B3      net (fanout=9)        0.891   tester/alu[11]
    SLICE_X13Y45.B       Tilo                  0.259   tester/N52
                                                       tester/M_toggle_q_GND_3_o_equal_3_o<15>1_SW0
    SLICE_X13Y45.C6      net (fanout=4)        1.502   tester/N2
    SLICE_X13Y45.C       Tilo                  0.259   tester/N52
                                                       tester/Mmux_led_result211
    SLICE_X13Y45.D2      net (fanout=4)        1.387   tester/Mmux_led_result21
    SLICE_X13Y45.DMUX    Tilo                  0.337   tester/N52
                                                       tester/M_state_q_FSM_FFd3-In_SW0_SW1
    SLICE_X12Y45.D4      net (fanout=1)        0.308   tester/N53
    SLICE_X12Y45.D       Tilo                  0.254   tester/M_state_q_FSM_FFd3
                                                       tester/M_state_q_FSM_FFd3-In
    SLICE_X8Y42.CX       net (fanout=4)        1.111   tester/M_state_q_FSM_FFd3-In
    SLICE_X8Y42.CLK      Tdick                 0.085   tester/M_state_q_FSM_FFd3_1
                                                       tester/M_state_q_FSM_FFd3_2
    -------------------------------------------------  ---------------------------
    Total                                     11.566ns (3.609ns logic, 7.957ns route)
                                                       (31.2% logic, 68.8% route)

--------------------------------------------------------------------------------
Slack:                  7.760ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tester/M_toggle_q (FF)
  Destination:          tester/M_state_q_FSM_FFd3_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      11.563ns (Levels of Logic = 6)
  Clock Path Skew:      -0.642ns (0.621 - 1.263)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: tester/M_toggle_q to tester/M_state_q_FSM_FFd3_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X9Y60.Q4      Tickq                 1.778   io_dip_0_IBUF
                                                       tester/M_toggle_q
    SLICE_X14Y41.B2      net (fanout=30)       2.205   tester/M_toggle_q
    SLICE_X14Y41.B       Tilo                  0.235   tester/N70
                                                       tester/alumodule/add/Mmux_sum_intermediate31_SW1
    SLICE_X14Y41.D1      net (fanout=2)        0.553   tester/N70
    SLICE_X14Y41.CMUX    Topdc                 0.402   tester/N70
                                                       tester/Mmux_alu33_F
                                                       tester/Mmux_alu33
    SLICE_X13Y45.B3      net (fanout=9)        0.891   tester/alu[11]
    SLICE_X13Y45.B       Tilo                  0.259   tester/N52
                                                       tester/M_toggle_q_GND_3_o_equal_3_o<15>1_SW0
    SLICE_X13Y45.C6      net (fanout=4)        1.502   tester/N2
    SLICE_X13Y45.C       Tilo                  0.259   tester/N52
                                                       tester/Mmux_led_result211
    SLICE_X13Y45.D2      net (fanout=4)        1.387   tester/Mmux_led_result21
    SLICE_X13Y45.DMUX    Tilo                  0.337   tester/N52
                                                       tester/M_state_q_FSM_FFd3-In_SW0_SW1
    SLICE_X12Y45.D4      net (fanout=1)        0.308   tester/N53
    SLICE_X12Y45.D       Tilo                  0.254   tester/M_state_q_FSM_FFd3
                                                       tester/M_state_q_FSM_FFd3-In
    SLICE_X8Y42.DX       net (fanout=4)        1.108   tester/M_state_q_FSM_FFd3-In
    SLICE_X8Y42.CLK      Tdick                 0.085   tester/M_state_q_FSM_FFd3_1
                                                       tester/M_state_q_FSM_FFd3_1
    -------------------------------------------------  ---------------------------
    Total                                     11.563ns (3.609ns logic, 7.954ns route)
                                                       (31.2% logic, 68.8% route)

--------------------------------------------------------------------------------
Slack:                  7.800ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tester/M_toggle_q (FF)
  Destination:          tester/M_state_q_FSM_FFd3_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      11.523ns (Levels of Logic = 6)
  Clock Path Skew:      -0.642ns (0.621 - 1.263)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: tester/M_toggle_q to tester/M_state_q_FSM_FFd3_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X9Y60.Q4      Tickq                 1.778   io_dip_0_IBUF
                                                       tester/M_toggle_q
    SLICE_X14Y41.B2      net (fanout=30)       2.205   tester/M_toggle_q
    SLICE_X14Y41.B       Tilo                  0.235   tester/N70
                                                       tester/alumodule/add/Mmux_sum_intermediate31_SW1
    SLICE_X10Y42.B5      net (fanout=2)        0.967   tester/N70
    SLICE_X10Y42.B       Tilo                  0.235   tester/N262
                                                       tester/Mmux_alu16
    SLICE_X13Y45.B6      net (fanout=10)       0.800   tester/alu[9]
    SLICE_X13Y45.B       Tilo                  0.259   tester/N52
                                                       tester/M_toggle_q_GND_3_o_equal_3_o<15>1_SW0
    SLICE_X13Y45.C6      net (fanout=4)        1.502   tester/N2
    SLICE_X13Y45.C       Tilo                  0.259   tester/N52
                                                       tester/Mmux_led_result211
    SLICE_X13Y45.D2      net (fanout=4)        1.387   tester/Mmux_led_result21
    SLICE_X13Y45.DMUX    Tilo                  0.337   tester/N52
                                                       tester/M_state_q_FSM_FFd3-In_SW0_SW1
    SLICE_X12Y45.D4      net (fanout=1)        0.308   tester/N53
    SLICE_X12Y45.D       Tilo                  0.254   tester/M_state_q_FSM_FFd3
                                                       tester/M_state_q_FSM_FFd3-In
    SLICE_X8Y42.BX       net (fanout=4)        0.912   tester/M_state_q_FSM_FFd3-In
    SLICE_X8Y42.CLK      Tdick                 0.085   tester/M_state_q_FSM_FFd3_1
                                                       tester/M_state_q_FSM_FFd3_3
    -------------------------------------------------  ---------------------------
    Total                                     11.523ns (3.442ns logic, 8.081ns route)
                                                       (29.9% logic, 70.1% route)

--------------------------------------------------------------------------------
Slack:                  7.804ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tester/M_toggle_q (FF)
  Destination:          tester/M_state_q_FSM_FFd3_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      11.519ns (Levels of Logic = 6)
  Clock Path Skew:      -0.642ns (0.621 - 1.263)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: tester/M_toggle_q to tester/M_state_q_FSM_FFd3_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X9Y60.Q4      Tickq                 1.778   io_dip_0_IBUF
                                                       tester/M_toggle_q
    SLICE_X14Y41.B2      net (fanout=30)       2.205   tester/M_toggle_q
    SLICE_X14Y41.B       Tilo                  0.235   tester/N70
                                                       tester/alumodule/add/Mmux_sum_intermediate31_SW1
    SLICE_X10Y42.B5      net (fanout=2)        0.967   tester/N70
    SLICE_X10Y42.B       Tilo                  0.235   tester/N262
                                                       tester/Mmux_alu16
    SLICE_X13Y45.B6      net (fanout=10)       0.800   tester/alu[9]
    SLICE_X13Y45.B       Tilo                  0.259   tester/N52
                                                       tester/M_toggle_q_GND_3_o_equal_3_o<15>1_SW0
    SLICE_X13Y45.C6      net (fanout=4)        1.502   tester/N2
    SLICE_X13Y45.C       Tilo                  0.259   tester/N52
                                                       tester/Mmux_led_result211
    SLICE_X13Y45.D2      net (fanout=4)        1.387   tester/Mmux_led_result21
    SLICE_X13Y45.DMUX    Tilo                  0.337   tester/N52
                                                       tester/M_state_q_FSM_FFd3-In_SW0_SW1
    SLICE_X12Y45.D4      net (fanout=1)        0.308   tester/N53
    SLICE_X12Y45.D       Tilo                  0.254   tester/M_state_q_FSM_FFd3
                                                       tester/M_state_q_FSM_FFd3-In
    SLICE_X8Y42.AX       net (fanout=4)        0.908   tester/M_state_q_FSM_FFd3-In
    SLICE_X8Y42.CLK      Tdick                 0.085   tester/M_state_q_FSM_FFd3_1
                                                       tester/M_state_q_FSM_FFd3_4
    -------------------------------------------------  ---------------------------
    Total                                     11.519ns (3.442ns logic, 8.077ns route)
                                                       (29.9% logic, 70.1% route)

--------------------------------------------------------------------------------
Slack:                  7.853ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tester/M_toggle_q (FF)
  Destination:          tester/M_state_q_FSM_FFd3_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      11.470ns (Levels of Logic = 5)
  Clock Path Skew:      -0.642ns (0.621 - 1.263)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: tester/M_toggle_q to tester/M_state_q_FSM_FFd3_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X9Y60.Q4      Tickq                 1.778   io_dip_0_IBUF
                                                       tester/M_toggle_q
    SLICE_X12Y42.C2      net (fanout=30)       2.207   tester/M_toggle_q
    SLICE_X12Y42.CMUX    Tilo                  0.430   tester/M_toggle_q_GND_3_o_equal_49_o
                                                       tester/Mmux_alu19_G
                                                       tester/Mmux_alu19
    SLICE_X13Y45.B4      net (fanout=11)       1.553   tester/alu[0]
    SLICE_X13Y45.B       Tilo                  0.259   tester/N52
                                                       tester/M_toggle_q_GND_3_o_equal_3_o<15>1_SW0
    SLICE_X13Y45.C6      net (fanout=4)        1.502   tester/N2
    SLICE_X13Y45.C       Tilo                  0.259   tester/N52
                                                       tester/Mmux_led_result211
    SLICE_X13Y45.D2      net (fanout=4)        1.387   tester/Mmux_led_result21
    SLICE_X13Y45.DMUX    Tilo                  0.337   tester/N52
                                                       tester/M_state_q_FSM_FFd3-In_SW0_SW1
    SLICE_X12Y45.D4      net (fanout=1)        0.308   tester/N53
    SLICE_X12Y45.D       Tilo                  0.254   tester/M_state_q_FSM_FFd3
                                                       tester/M_state_q_FSM_FFd3-In
    SLICE_X8Y42.CX       net (fanout=4)        1.111   tester/M_state_q_FSM_FFd3-In
    SLICE_X8Y42.CLK      Tdick                 0.085   tester/M_state_q_FSM_FFd3_1
                                                       tester/M_state_q_FSM_FFd3_2
    -------------------------------------------------  ---------------------------
    Total                                     11.470ns (3.402ns logic, 8.068ns route)
                                                       (29.7% logic, 70.3% route)

--------------------------------------------------------------------------------
Slack:                  7.856ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tester/M_toggle_q (FF)
  Destination:          tester/M_state_q_FSM_FFd3_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      11.467ns (Levels of Logic = 5)
  Clock Path Skew:      -0.642ns (0.621 - 1.263)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: tester/M_toggle_q to tester/M_state_q_FSM_FFd3_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X9Y60.Q4      Tickq                 1.778   io_dip_0_IBUF
                                                       tester/M_toggle_q
    SLICE_X12Y42.C2      net (fanout=30)       2.207   tester/M_toggle_q
    SLICE_X12Y42.CMUX    Tilo                  0.430   tester/M_toggle_q_GND_3_o_equal_49_o
                                                       tester/Mmux_alu19_G
                                                       tester/Mmux_alu19
    SLICE_X13Y45.B4      net (fanout=11)       1.553   tester/alu[0]
    SLICE_X13Y45.B       Tilo                  0.259   tester/N52
                                                       tester/M_toggle_q_GND_3_o_equal_3_o<15>1_SW0
    SLICE_X13Y45.C6      net (fanout=4)        1.502   tester/N2
    SLICE_X13Y45.C       Tilo                  0.259   tester/N52
                                                       tester/Mmux_led_result211
    SLICE_X13Y45.D2      net (fanout=4)        1.387   tester/Mmux_led_result21
    SLICE_X13Y45.DMUX    Tilo                  0.337   tester/N52
                                                       tester/M_state_q_FSM_FFd3-In_SW0_SW1
    SLICE_X12Y45.D4      net (fanout=1)        0.308   tester/N53
    SLICE_X12Y45.D       Tilo                  0.254   tester/M_state_q_FSM_FFd3
                                                       tester/M_state_q_FSM_FFd3-In
    SLICE_X8Y42.DX       net (fanout=4)        1.108   tester/M_state_q_FSM_FFd3-In
    SLICE_X8Y42.CLK      Tdick                 0.085   tester/M_state_q_FSM_FFd3_1
                                                       tester/M_state_q_FSM_FFd3_1
    -------------------------------------------------  ---------------------------
    Total                                     11.467ns (3.402ns logic, 8.065ns route)
                                                       (29.7% logic, 70.3% route)

--------------------------------------------------------------------------------
Slack:                  7.886ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tester/M_toggle_q (FF)
  Destination:          tester/M_state_q_FSM_FFd2_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      11.434ns (Levels of Logic = 6)
  Clock Path Skew:      -0.645ns (0.618 - 1.263)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: tester/M_toggle_q to tester/M_state_q_FSM_FFd2_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X9Y60.Q4      Tickq                 1.778   io_dip_0_IBUF
                                                       tester/M_toggle_q
    SLICE_X14Y41.B2      net (fanout=30)       2.205   tester/M_toggle_q
    SLICE_X14Y41.B       Tilo                  0.235   tester/N70
                                                       tester/alumodule/add/Mmux_sum_intermediate31_SW1
    SLICE_X10Y42.B5      net (fanout=2)        0.967   tester/N70
    SLICE_X10Y42.B       Tilo                  0.235   tester/N262
                                                       tester/Mmux_alu16
    SLICE_X14Y41.A5      net (fanout=10)       0.953   tester/alu[9]
    SLICE_X14Y41.A       Tilo                  0.235   tester/N70
                                                       tester/M_toggle_q_GND_3_o_equal_64_o<15>1_SW0_SW0_SW0_SW0
    SLICE_X13Y41.A3      net (fanout=1)        0.681   tester/N209
    SLICE_X13Y41.A       Tilo                  0.259   tester/M_state_q_FSM_FFd1_4
                                                       tester/M_toggle_q_GND_3_o_equal_64_o<15>1
    SLICE_X13Y41.B2      net (fanout=7)        1.863   tester/M_toggle_q_GND_3_o_equal_64_o<15>1
    SLICE_X13Y41.B       Tilo                  0.259   tester/M_state_q_FSM_FFd1_4
                                                       tester/M_state_q_FSM_FFd2-In4
    SLICE_X12Y41.B5      net (fanout=1)        0.211   tester/M_state_q_FSM_FFd2-In4
    SLICE_X12Y41.B       Tilo                  0.254   tester/M_state_q_FSM_FFd2
                                                       tester/M_state_q_FSM_FFd2-In5
    SLICE_X10Y41.DX      net (fanout=4)        1.185   tester/M_state_q_FSM_FFd2-In
    SLICE_X10Y41.CLK     Tdick                 0.114   tester/M_state_q_FSM_FFd2_4
                                                       tester/M_state_q_FSM_FFd2_4
    -------------------------------------------------  ---------------------------
    Total                                     11.434ns (3.369ns logic, 8.065ns route)
                                                       (29.5% logic, 70.5% route)

--------------------------------------------------------------------------------
Slack:                  7.910ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tester/M_toggle_q (FF)
  Destination:          tester/M_state_q_FSM_FFd1_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      11.382ns (Levels of Logic = 6)
  Clock Path Skew:      -0.673ns (0.590 - 1.263)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: tester/M_toggle_q to tester/M_state_q_FSM_FFd1_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X9Y60.Q4      Tickq                 1.778   io_dip_0_IBUF
                                                       tester/M_toggle_q
    SLICE_X14Y41.B2      net (fanout=30)       2.205   tester/M_toggle_q
    SLICE_X14Y41.B       Tilo                  0.235   tester/N70
                                                       tester/alumodule/add/Mmux_sum_intermediate31_SW1
    SLICE_X10Y42.B5      net (fanout=2)        0.967   tester/N70
    SLICE_X10Y42.B       Tilo                  0.235   tester/N262
                                                       tester/Mmux_alu16
    SLICE_X13Y45.B6      net (fanout=10)       0.800   tester/alu[9]
    SLICE_X13Y45.B       Tilo                  0.259   tester/N52
                                                       tester/M_toggle_q_GND_3_o_equal_3_o<15>1_SW0
    SLICE_X13Y45.A2      net (fanout=4)        1.647   tester/N2
    SLICE_X13Y45.A       Tilo                  0.259   tester/N52
                                                       tester/M_toggle_q_PWR_3_o_equal_44_o<15>1
    SLICE_X13Y41.D5      net (fanout=3)        1.543   tester/M_toggle_q_PWR_3_o_equal_44_o
    SLICE_X13Y41.D       Tilo                  0.259   tester/M_state_q_FSM_FFd1_4
                                                       tester/M_state_q_FSM_FFd1-In3_SW0
    SLICE_X13Y41.C6      net (fanout=1)        0.143   tester/N302
    SLICE_X13Y41.C       Tilo                  0.259   tester/M_state_q_FSM_FFd1_4
                                                       tester/M_state_q_FSM_FFd1-In3
    SLICE_X13Y41.DX      net (fanout=4)        0.679   tester/M_state_q_FSM_FFd1-In
    SLICE_X13Y41.CLK     Tdick                 0.114   tester/M_state_q_FSM_FFd1_4
                                                       tester/M_state_q_FSM_FFd1_4
    -------------------------------------------------  ---------------------------
    Total                                     11.382ns (3.398ns logic, 7.984ns route)
                                                       (29.9% logic, 70.1% route)

--------------------------------------------------------------------------------
Slack:                  7.932ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tester/M_toggle_q (FF)
  Destination:          tester/M_state_q_FSM_FFd2_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      11.388ns (Levels of Logic = 6)
  Clock Path Skew:      -0.645ns (0.618 - 1.263)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: tester/M_toggle_q to tester/M_state_q_FSM_FFd2_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X9Y60.Q4      Tickq                 1.778   io_dip_0_IBUF
                                                       tester/M_toggle_q
    SLICE_X14Y41.B2      net (fanout=30)       2.205   tester/M_toggle_q
    SLICE_X14Y41.B       Tilo                  0.235   tester/N70
                                                       tester/alumodule/add/Mmux_sum_intermediate31_SW1
    SLICE_X10Y42.B5      net (fanout=2)        0.967   tester/N70
    SLICE_X10Y42.B       Tilo                  0.235   tester/N262
                                                       tester/Mmux_alu16
    SLICE_X13Y45.B6      net (fanout=10)       0.800   tester/alu[9]
    SLICE_X13Y45.B       Tilo                  0.259   tester/N52
                                                       tester/M_toggle_q_GND_3_o_equal_3_o<15>1_SW0
    SLICE_X13Y45.A2      net (fanout=4)        1.647   tester/N2
    SLICE_X13Y45.A       Tilo                  0.259   tester/N52
                                                       tester/M_toggle_q_PWR_3_o_equal_44_o<15>1
    SLICE_X12Y41.C4      net (fanout=3)        0.926   tester/M_toggle_q_PWR_3_o_equal_44_o
    SLICE_X12Y41.C       Tilo                  0.255   tester/M_state_q_FSM_FFd2
                                                       tester/M_state_q_FSM_FFd2-In3
    SLICE_X12Y41.B6      net (fanout=1)        0.269   tester/M_state_q_FSM_FFd2-In3
    SLICE_X12Y41.B       Tilo                  0.254   tester/M_state_q_FSM_FFd2
                                                       tester/M_state_q_FSM_FFd2-In5
    SLICE_X10Y41.DX      net (fanout=4)        1.185   tester/M_state_q_FSM_FFd2-In
    SLICE_X10Y41.CLK     Tdick                 0.114   tester/M_state_q_FSM_FFd2_4
                                                       tester/M_state_q_FSM_FFd2_4
    -------------------------------------------------  ---------------------------
    Total                                     11.388ns (3.389ns logic, 7.999ns route)
                                                       (29.8% logic, 70.2% route)

--------------------------------------------------------------------------------
Slack:                  7.956ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tester/M_toggle_q (FF)
  Destination:          tester/M_state_q_FSM_FFd3_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      11.367ns (Levels of Logic = 6)
  Clock Path Skew:      -0.642ns (0.621 - 1.263)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: tester/M_toggle_q to tester/M_state_q_FSM_FFd3_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X9Y60.Q4      Tickq                 1.778   io_dip_0_IBUF
                                                       tester/M_toggle_q
    SLICE_X14Y41.B2      net (fanout=30)       2.205   tester/M_toggle_q
    SLICE_X14Y41.B       Tilo                  0.235   tester/N70
                                                       tester/alumodule/add/Mmux_sum_intermediate31_SW1
    SLICE_X14Y41.D1      net (fanout=2)        0.553   tester/N70
    SLICE_X14Y41.CMUX    Topdc                 0.402   tester/N70
                                                       tester/Mmux_alu33_F
                                                       tester/Mmux_alu33
    SLICE_X13Y45.B3      net (fanout=9)        0.891   tester/alu[11]
    SLICE_X13Y45.B       Tilo                  0.259   tester/N52
                                                       tester/M_toggle_q_GND_3_o_equal_3_o<15>1_SW0
    SLICE_X13Y45.C6      net (fanout=4)        1.502   tester/N2
    SLICE_X13Y45.C       Tilo                  0.259   tester/N52
                                                       tester/Mmux_led_result211
    SLICE_X13Y45.D2      net (fanout=4)        1.387   tester/Mmux_led_result21
    SLICE_X13Y45.DMUX    Tilo                  0.337   tester/N52
                                                       tester/M_state_q_FSM_FFd3-In_SW0_SW1
    SLICE_X12Y45.D4      net (fanout=1)        0.308   tester/N53
    SLICE_X12Y45.D       Tilo                  0.254   tester/M_state_q_FSM_FFd3
                                                       tester/M_state_q_FSM_FFd3-In
    SLICE_X8Y42.BX       net (fanout=4)        0.912   tester/M_state_q_FSM_FFd3-In
    SLICE_X8Y42.CLK      Tdick                 0.085   tester/M_state_q_FSM_FFd3_1
                                                       tester/M_state_q_FSM_FFd3_3
    -------------------------------------------------  ---------------------------
    Total                                     11.367ns (3.609ns logic, 7.758ns route)
                                                       (31.7% logic, 68.3% route)

--------------------------------------------------------------------------------
Slack:                  7.960ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tester/M_toggle_q (FF)
  Destination:          tester/M_state_q_FSM_FFd3_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      11.363ns (Levels of Logic = 6)
  Clock Path Skew:      -0.642ns (0.621 - 1.263)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: tester/M_toggle_q to tester/M_state_q_FSM_FFd3_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X9Y60.Q4      Tickq                 1.778   io_dip_0_IBUF
                                                       tester/M_toggle_q
    SLICE_X14Y41.B2      net (fanout=30)       2.205   tester/M_toggle_q
    SLICE_X14Y41.B       Tilo                  0.235   tester/N70
                                                       tester/alumodule/add/Mmux_sum_intermediate31_SW1
    SLICE_X14Y41.D1      net (fanout=2)        0.553   tester/N70
    SLICE_X14Y41.CMUX    Topdc                 0.402   tester/N70
                                                       tester/Mmux_alu33_F
                                                       tester/Mmux_alu33
    SLICE_X13Y45.B3      net (fanout=9)        0.891   tester/alu[11]
    SLICE_X13Y45.B       Tilo                  0.259   tester/N52
                                                       tester/M_toggle_q_GND_3_o_equal_3_o<15>1_SW0
    SLICE_X13Y45.C6      net (fanout=4)        1.502   tester/N2
    SLICE_X13Y45.C       Tilo                  0.259   tester/N52
                                                       tester/Mmux_led_result211
    SLICE_X13Y45.D2      net (fanout=4)        1.387   tester/Mmux_led_result21
    SLICE_X13Y45.DMUX    Tilo                  0.337   tester/N52
                                                       tester/M_state_q_FSM_FFd3-In_SW0_SW1
    SLICE_X12Y45.D4      net (fanout=1)        0.308   tester/N53
    SLICE_X12Y45.D       Tilo                  0.254   tester/M_state_q_FSM_FFd3
                                                       tester/M_state_q_FSM_FFd3-In
    SLICE_X8Y42.AX       net (fanout=4)        0.908   tester/M_state_q_FSM_FFd3-In
    SLICE_X8Y42.CLK      Tdick                 0.085   tester/M_state_q_FSM_FFd3_1
                                                       tester/M_state_q_FSM_FFd3_4
    -------------------------------------------------  ---------------------------
    Total                                     11.363ns (3.609ns logic, 7.754ns route)
                                                       (31.8% logic, 68.2% route)

--------------------------------------------------------------------------------
Slack:                  8.038ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tester/M_toggle_q (FF)
  Destination:          tester/M_state_q_FSM_FFd2_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      11.282ns (Levels of Logic = 6)
  Clock Path Skew:      -0.645ns (0.618 - 1.263)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: tester/M_toggle_q to tester/M_state_q_FSM_FFd2_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X9Y60.Q4      Tickq                 1.778   io_dip_0_IBUF
                                                       tester/M_toggle_q
    SLICE_X10Y46.B5      net (fanout=30)       2.417   tester/M_toggle_q
    SLICE_X10Y46.B       Tilo                  0.235   tester/N241
                                                       tester/M_toggle_q_GND_3_o_equal_64_o<15>111_SW1_SW0_SW2
    SLICE_X10Y46.A3      net (fanout=1)        0.468   tester/N200
    SLICE_X10Y46.A       Tilo                  0.235   tester/N241
                                                       tester/M_toggle_q_GND_3_o_equal_64_o<15>111_SW11
    SLICE_X10Y46.C1      net (fanout=3)        0.551   tester/N134
    SLICE_X10Y46.C       Tilo                  0.235   tester/N241
                                                       tester/M_toggle_q_GND_3_o_equal_64_o<15>111_SW3_SW0_SW0_SW0
    SLICE_X13Y41.A4      net (fanout=1)        1.218   tester/N260
    SLICE_X13Y41.A       Tilo                  0.259   tester/M_state_q_FSM_FFd1_4
                                                       tester/M_toggle_q_GND_3_o_equal_64_o<15>1
    SLICE_X13Y41.B2      net (fanout=7)        1.863   tester/M_toggle_q_GND_3_o_equal_64_o<15>1
    SLICE_X13Y41.B       Tilo                  0.259   tester/M_state_q_FSM_FFd1_4
                                                       tester/M_state_q_FSM_FFd2-In4
    SLICE_X12Y41.B5      net (fanout=1)        0.211   tester/M_state_q_FSM_FFd2-In4
    SLICE_X12Y41.B       Tilo                  0.254   tester/M_state_q_FSM_FFd2
                                                       tester/M_state_q_FSM_FFd2-In5
    SLICE_X10Y41.DX      net (fanout=4)        1.185   tester/M_state_q_FSM_FFd2-In
    SLICE_X10Y41.CLK     Tdick                 0.114   tester/M_state_q_FSM_FFd2_4
                                                       tester/M_state_q_FSM_FFd2_4
    -------------------------------------------------  ---------------------------
    Total                                     11.282ns (3.369ns logic, 7.913ns route)
                                                       (29.9% logic, 70.1% route)

--------------------------------------------------------------------------------
Slack:                  8.043ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tester/M_toggle_q (FF)
  Destination:          tester/M_state_q_FSM_FFd2_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      11.277ns (Levels of Logic = 7)
  Clock Path Skew:      -0.645ns (0.618 - 1.263)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: tester/M_toggle_q to tester/M_state_q_FSM_FFd2_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X9Y60.Q4      Tickq                 1.778   io_dip_0_IBUF
                                                       tester/M_toggle_q
    SLICE_X14Y41.B2      net (fanout=30)       2.205   tester/M_toggle_q
    SLICE_X14Y41.B       Tilo                  0.235   tester/N70
                                                       tester/alumodule/add/Mmux_sum_intermediate31_SW1
    SLICE_X10Y42.B5      net (fanout=2)        0.967   tester/N70
    SLICE_X10Y42.B       Tilo                  0.235   tester/N262
                                                       tester/Mmux_alu16
    SLICE_X14Y41.A5      net (fanout=10)       0.953   tester/alu[9]
    SLICE_X14Y41.A       Tilo                  0.235   tester/N70
                                                       tester/M_toggle_q_GND_3_o_equal_64_o<15>1_SW0_SW0_SW0_SW0
    SLICE_X13Y41.A3      net (fanout=1)        0.681   tester/N209
    SLICE_X13Y41.A       Tilo                  0.259   tester/M_state_q_FSM_FFd1_4
                                                       tester/M_toggle_q_GND_3_o_equal_64_o<15>1
    SLICE_X13Y41.B2      net (fanout=7)        1.863   tester/M_toggle_q_GND_3_o_equal_64_o<15>1
    SLICE_X13Y41.B       Tilo                  0.259   tester/M_state_q_FSM_FFd1_4
                                                       tester/M_state_q_FSM_FFd2-In4
    SLICE_X12Y41.B5      net (fanout=1)        0.211   tester/M_state_q_FSM_FFd2-In4
    SLICE_X12Y41.B       Tilo                  0.254   tester/M_state_q_FSM_FFd2
                                                       tester/M_state_q_FSM_FFd2-In5
    SLICE_X10Y41.C3      net (fanout=4)        0.814   tester/M_state_q_FSM_FFd2-In
    SLICE_X10Y41.CLK     Tas                   0.328   tester/M_state_q_FSM_FFd2_4
                                                       tester/M_state_q_FSM_FFd2-In_rt
                                                       tester/M_state_q_FSM_FFd2_3
    -------------------------------------------------  ---------------------------
    Total                                     11.277ns (3.583ns logic, 7.694ns route)
                                                       (31.8% logic, 68.2% route)

--------------------------------------------------------------------------------
Slack:                  8.052ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tester/M_toggle_q (FF)
  Destination:          tester/M_state_q_FSM_FFd3_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      11.271ns (Levels of Logic = 5)
  Clock Path Skew:      -0.642ns (0.621 - 1.263)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: tester/M_toggle_q to tester/M_state_q_FSM_FFd3_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X9Y60.Q4      Tickq                 1.778   io_dip_0_IBUF
                                                       tester/M_toggle_q
    SLICE_X12Y42.C2      net (fanout=30)       2.207   tester/M_toggle_q
    SLICE_X12Y42.CMUX    Tilo                  0.430   tester/M_toggle_q_GND_3_o_equal_49_o
                                                       tester/Mmux_alu19_G
                                                       tester/Mmux_alu19
    SLICE_X13Y45.B4      net (fanout=11)       1.553   tester/alu[0]
    SLICE_X13Y45.B       Tilo                  0.259   tester/N52
                                                       tester/M_toggle_q_GND_3_o_equal_3_o<15>1_SW0
    SLICE_X13Y45.C6      net (fanout=4)        1.502   tester/N2
    SLICE_X13Y45.C       Tilo                  0.259   tester/N52
                                                       tester/Mmux_led_result211
    SLICE_X13Y45.D2      net (fanout=4)        1.387   tester/Mmux_led_result21
    SLICE_X13Y45.DMUX    Tilo                  0.337   tester/N52
                                                       tester/M_state_q_FSM_FFd3-In_SW0_SW1
    SLICE_X12Y45.D4      net (fanout=1)        0.308   tester/N53
    SLICE_X12Y45.D       Tilo                  0.254   tester/M_state_q_FSM_FFd3
                                                       tester/M_state_q_FSM_FFd3-In
    SLICE_X8Y42.BX       net (fanout=4)        0.912   tester/M_state_q_FSM_FFd3-In
    SLICE_X8Y42.CLK      Tdick                 0.085   tester/M_state_q_FSM_FFd3_1
                                                       tester/M_state_q_FSM_FFd3_3
    -------------------------------------------------  ---------------------------
    Total                                     11.271ns (3.402ns logic, 7.869ns route)
                                                       (30.2% logic, 69.8% route)

--------------------------------------------------------------------------------
Slack:                  8.054ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tester/M_state_q_FSM_FFd4_1 (FF)
  Destination:          tester/M_state_q_FSM_FFd2_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      11.905ns (Levels of Logic = 7)
  Clock Path Skew:      -0.006ns (0.618 - 0.624)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: tester/M_state_q_FSM_FFd4_1 to tester/M_state_q_FSM_FFd2_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y46.DQ      Tcko                  0.525   tester/M_state_q_FSM_FFd4_1
                                                       tester/M_state_q_FSM_FFd4_1
    SLICE_X8Y40.A1       net (fanout=17)       1.798   tester/M_state_q_FSM_FFd4_1
    SLICE_X8Y40.COUT     Topcya                0.474   tester/alumodule/add/Msub_a[15]_b[15]_sub_2_OUT_cy[3]
                                                       tester/alumodule/add/Msub_a[15]_b[15]_sub_2_OUT_lut<0>
                                                       tester/alumodule/add/Msub_a[15]_b[15]_sub_2_OUT_cy<3>
    SLICE_X8Y41.CIN      net (fanout=1)        0.003   tester/alumodule/add/Msub_a[15]_b[15]_sub_2_OUT_cy[3]
    SLICE_X8Y41.DMUX     Tcind                 0.320   tester/alumodule/add/Msub_a[15]_b[15]_sub_2_OUT_cy[7]
                                                       tester/alumodule/add/Msub_a[15]_b[15]_sub_2_OUT_cy<7>
    SLICE_X9Y42.B2       net (fanout=2)        0.945   tester/a[15]_b[15]_sub_2_OUT[7]
    SLICE_X9Y42.B        Tilo                  0.259   tester/N284
                                                       tester/Mmux_alu14
    SLICE_X10Y46.C3      net (fanout=12)       1.983   tester/alu[7]
    SLICE_X10Y46.C       Tilo                  0.235   tester/N241
                                                       tester/M_toggle_q_GND_3_o_equal_64_o<15>111_SW3_SW0_SW0_SW0
    SLICE_X13Y41.A4      net (fanout=1)        1.218   tester/N260
    SLICE_X13Y41.A       Tilo                  0.259   tester/M_state_q_FSM_FFd1_4
                                                       tester/M_toggle_q_GND_3_o_equal_64_o<15>1
    SLICE_X13Y41.B2      net (fanout=7)        1.863   tester/M_toggle_q_GND_3_o_equal_64_o<15>1
    SLICE_X13Y41.B       Tilo                  0.259   tester/M_state_q_FSM_FFd1_4
                                                       tester/M_state_q_FSM_FFd2-In4
    SLICE_X12Y41.B5      net (fanout=1)        0.211   tester/M_state_q_FSM_FFd2-In4
    SLICE_X12Y41.B       Tilo                  0.254   tester/M_state_q_FSM_FFd2
                                                       tester/M_state_q_FSM_FFd2-In5
    SLICE_X10Y41.DX      net (fanout=4)        1.185   tester/M_state_q_FSM_FFd2-In
    SLICE_X10Y41.CLK     Tdick                 0.114   tester/M_state_q_FSM_FFd2_4
                                                       tester/M_state_q_FSM_FFd2_4
    -------------------------------------------------  ---------------------------
    Total                                     11.905ns (2.699ns logic, 9.206ns route)
                                                       (22.7% logic, 77.3% route)

--------------------------------------------------------------------------------
Slack:                  8.056ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tester/M_toggle_q (FF)
  Destination:          tester/M_state_q_FSM_FFd3_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      11.267ns (Levels of Logic = 5)
  Clock Path Skew:      -0.642ns (0.621 - 1.263)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: tester/M_toggle_q to tester/M_state_q_FSM_FFd3_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X9Y60.Q4      Tickq                 1.778   io_dip_0_IBUF
                                                       tester/M_toggle_q
    SLICE_X12Y42.C2      net (fanout=30)       2.207   tester/M_toggle_q
    SLICE_X12Y42.CMUX    Tilo                  0.430   tester/M_toggle_q_GND_3_o_equal_49_o
                                                       tester/Mmux_alu19_G
                                                       tester/Mmux_alu19
    SLICE_X13Y45.B4      net (fanout=11)       1.553   tester/alu[0]
    SLICE_X13Y45.B       Tilo                  0.259   tester/N52
                                                       tester/M_toggle_q_GND_3_o_equal_3_o<15>1_SW0
    SLICE_X13Y45.C6      net (fanout=4)        1.502   tester/N2
    SLICE_X13Y45.C       Tilo                  0.259   tester/N52
                                                       tester/Mmux_led_result211
    SLICE_X13Y45.D2      net (fanout=4)        1.387   tester/Mmux_led_result21
    SLICE_X13Y45.DMUX    Tilo                  0.337   tester/N52
                                                       tester/M_state_q_FSM_FFd3-In_SW0_SW1
    SLICE_X12Y45.D4      net (fanout=1)        0.308   tester/N53
    SLICE_X12Y45.D       Tilo                  0.254   tester/M_state_q_FSM_FFd3
                                                       tester/M_state_q_FSM_FFd3-In
    SLICE_X8Y42.AX       net (fanout=4)        0.908   tester/M_state_q_FSM_FFd3-In
    SLICE_X8Y42.CLK      Tdick                 0.085   tester/M_state_q_FSM_FFd3_1
                                                       tester/M_state_q_FSM_FFd3_4
    -------------------------------------------------  ---------------------------
    Total                                     11.267ns (3.402ns logic, 7.865ns route)
                                                       (30.2% logic, 69.8% route)

--------------------------------------------------------------------------------
Slack:                  8.066ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tester/M_toggle_q (FF)
  Destination:          tester/M_state_q_FSM_FFd1_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      11.226ns (Levels of Logic = 6)
  Clock Path Skew:      -0.673ns (0.590 - 1.263)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: tester/M_toggle_q to tester/M_state_q_FSM_FFd1_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X9Y60.Q4      Tickq                 1.778   io_dip_0_IBUF
                                                       tester/M_toggle_q
    SLICE_X14Y41.B2      net (fanout=30)       2.205   tester/M_toggle_q
    SLICE_X14Y41.B       Tilo                  0.235   tester/N70
                                                       tester/alumodule/add/Mmux_sum_intermediate31_SW1
    SLICE_X14Y41.D1      net (fanout=2)        0.553   tester/N70
    SLICE_X14Y41.CMUX    Topdc                 0.402   tester/N70
                                                       tester/Mmux_alu33_F
                                                       tester/Mmux_alu33
    SLICE_X13Y45.B3      net (fanout=9)        0.891   tester/alu[11]
    SLICE_X13Y45.B       Tilo                  0.259   tester/N52
                                                       tester/M_toggle_q_GND_3_o_equal_3_o<15>1_SW0
    SLICE_X13Y45.A2      net (fanout=4)        1.647   tester/N2
    SLICE_X13Y45.A       Tilo                  0.259   tester/N52
                                                       tester/M_toggle_q_PWR_3_o_equal_44_o<15>1
    SLICE_X13Y41.D5      net (fanout=3)        1.543   tester/M_toggle_q_PWR_3_o_equal_44_o
    SLICE_X13Y41.D       Tilo                  0.259   tester/M_state_q_FSM_FFd1_4
                                                       tester/M_state_q_FSM_FFd1-In3_SW0
    SLICE_X13Y41.C6      net (fanout=1)        0.143   tester/N302
    SLICE_X13Y41.C       Tilo                  0.259   tester/M_state_q_FSM_FFd1_4
                                                       tester/M_state_q_FSM_FFd1-In3
    SLICE_X13Y41.DX      net (fanout=4)        0.679   tester/M_state_q_FSM_FFd1-In
    SLICE_X13Y41.CLK     Tdick                 0.114   tester/M_state_q_FSM_FFd1_4
                                                       tester/M_state_q_FSM_FFd1_4
    -------------------------------------------------  ---------------------------
    Total                                     11.226ns (3.565ns logic, 7.661ns route)
                                                       (31.8% logic, 68.2% route)

--------------------------------------------------------------------------------
Slack:                  8.075ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tester/M_toggle_q (FF)
  Destination:          tester/M_state_q_FSM_FFd3_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      11.248ns (Levels of Logic = 5)
  Clock Path Skew:      -0.642ns (0.621 - 1.263)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: tester/M_toggle_q to tester/M_state_q_FSM_FFd3_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X9Y60.Q4      Tickq                 1.778   io_dip_0_IBUF
                                                       tester/M_toggle_q
    SLICE_X11Y44.A1      net (fanout=30)       2.522   tester/M_toggle_q
    SLICE_X11Y44.A       Tilo                  0.259   tester/N207
                                                       tester/alumodule/add/Mmux_sum_intermediate61_SW2
    SLICE_X11Y44.B4      net (fanout=1)        0.557   tester/N139
    SLICE_X11Y44.B       Tilo                  0.259   tester/N207
                                                       tester/Mmux_alu63
    SLICE_X15Y40.D4      net (fanout=15)       0.951   tester/alu[14]
    SLICE_X15Y40.D       Tilo                  0.259   tester/N55
                                                       tester/M_toggle_q_GND_3_o_equal_54_o<15>1_SW1
    SLICE_X11Y42.A3      net (fanout=1)        1.087   tester/N55
    SLICE_X11Y42.A       Tilo                  0.259   tester/N184
                                                       tester/M_state_q_FSM_FFd4-In111
    SLICE_X12Y45.D1      net (fanout=2)        1.867   tester/M_state_q_FSM_FFd4-In11
    SLICE_X12Y45.D       Tilo                  0.254   tester/M_state_q_FSM_FFd3
                                                       tester/M_state_q_FSM_FFd3-In
    SLICE_X8Y42.CX       net (fanout=4)        1.111   tester/M_state_q_FSM_FFd3-In
    SLICE_X8Y42.CLK      Tdick                 0.085   tester/M_state_q_FSM_FFd3_1
                                                       tester/M_state_q_FSM_FFd3_2
    -------------------------------------------------  ---------------------------
    Total                                     11.248ns (3.153ns logic, 8.095ns route)
                                                       (28.0% logic, 72.0% route)

--------------------------------------------------------------------------------
Slack:                  8.078ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tester/M_toggle_q (FF)
  Destination:          tester/M_state_q_FSM_FFd3_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      11.245ns (Levels of Logic = 5)
  Clock Path Skew:      -0.642ns (0.621 - 1.263)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: tester/M_toggle_q to tester/M_state_q_FSM_FFd3_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X9Y60.Q4      Tickq                 1.778   io_dip_0_IBUF
                                                       tester/M_toggle_q
    SLICE_X11Y44.A1      net (fanout=30)       2.522   tester/M_toggle_q
    SLICE_X11Y44.A       Tilo                  0.259   tester/N207
                                                       tester/alumodule/add/Mmux_sum_intermediate61_SW2
    SLICE_X11Y44.B4      net (fanout=1)        0.557   tester/N139
    SLICE_X11Y44.B       Tilo                  0.259   tester/N207
                                                       tester/Mmux_alu63
    SLICE_X15Y40.D4      net (fanout=15)       0.951   tester/alu[14]
    SLICE_X15Y40.D       Tilo                  0.259   tester/N55
                                                       tester/M_toggle_q_GND_3_o_equal_54_o<15>1_SW1
    SLICE_X11Y42.A3      net (fanout=1)        1.087   tester/N55
    SLICE_X11Y42.A       Tilo                  0.259   tester/N184
                                                       tester/M_state_q_FSM_FFd4-In111
    SLICE_X12Y45.D1      net (fanout=2)        1.867   tester/M_state_q_FSM_FFd4-In11
    SLICE_X12Y45.D       Tilo                  0.254   tester/M_state_q_FSM_FFd3
                                                       tester/M_state_q_FSM_FFd3-In
    SLICE_X8Y42.DX       net (fanout=4)        1.108   tester/M_state_q_FSM_FFd3-In
    SLICE_X8Y42.CLK      Tdick                 0.085   tester/M_state_q_FSM_FFd3_1
                                                       tester/M_state_q_FSM_FFd3_1
    -------------------------------------------------  ---------------------------
    Total                                     11.245ns (3.153ns logic, 8.092ns route)
                                                       (28.0% logic, 72.0% route)

--------------------------------------------------------------------------------
Slack:                  8.078ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tester/M_toggle_q (FF)
  Destination:          tester/M_state_q_FSM_FFd2_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      11.242ns (Levels of Logic = 6)
  Clock Path Skew:      -0.645ns (0.618 - 1.263)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: tester/M_toggle_q to tester/M_state_q_FSM_FFd2_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X9Y60.Q4      Tickq                 1.778   io_dip_0_IBUF
                                                       tester/M_toggle_q
    SLICE_X14Y41.B2      net (fanout=30)       2.205   tester/M_toggle_q
    SLICE_X14Y41.B       Tilo                  0.235   tester/N70
                                                       tester/alumodule/add/Mmux_sum_intermediate31_SW1
    SLICE_X10Y42.B5      net (fanout=2)        0.967   tester/N70
    SLICE_X10Y42.B       Tilo                  0.235   tester/N262
                                                       tester/Mmux_alu16
    SLICE_X14Y41.A5      net (fanout=10)       0.953   tester/alu[9]
    SLICE_X14Y41.A       Tilo                  0.235   tester/N70
                                                       tester/M_toggle_q_GND_3_o_equal_64_o<15>1_SW0_SW0_SW0_SW0
    SLICE_X13Y41.A3      net (fanout=1)        0.681   tester/N209
    SLICE_X13Y41.A       Tilo                  0.259   tester/M_state_q_FSM_FFd1_4
                                                       tester/M_toggle_q_GND_3_o_equal_64_o<15>1
    SLICE_X13Y41.B2      net (fanout=7)        1.863   tester/M_toggle_q_GND_3_o_equal_64_o<15>1
    SLICE_X13Y41.B       Tilo                  0.259   tester/M_state_q_FSM_FFd1_4
                                                       tester/M_state_q_FSM_FFd2-In4
    SLICE_X12Y41.B5      net (fanout=1)        0.211   tester/M_state_q_FSM_FFd2-In4
    SLICE_X12Y41.B       Tilo                  0.254   tester/M_state_q_FSM_FFd2
                                                       tester/M_state_q_FSM_FFd2-In5
    SLICE_X10Y41.BX      net (fanout=4)        0.993   tester/M_state_q_FSM_FFd2-In
    SLICE_X10Y41.CLK     Tdick                 0.114   tester/M_state_q_FSM_FFd2_4
                                                       tester/M_state_q_FSM_FFd2_2
    -------------------------------------------------  ---------------------------
    Total                                     11.242ns (3.369ns logic, 7.873ns route)
                                                       (30.0% logic, 70.0% route)

--------------------------------------------------------------------------------
Slack:                  8.088ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tester/M_toggle_q (FF)
  Destination:          tester/M_state_q_FSM_FFd2_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      11.232ns (Levels of Logic = 6)
  Clock Path Skew:      -0.645ns (0.618 - 1.263)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: tester/M_toggle_q to tester/M_state_q_FSM_FFd2_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X9Y60.Q4      Tickq                 1.778   io_dip_0_IBUF
                                                       tester/M_toggle_q
    SLICE_X14Y41.B2      net (fanout=30)       2.205   tester/M_toggle_q
    SLICE_X14Y41.B       Tilo                  0.235   tester/N70
                                                       tester/alumodule/add/Mmux_sum_intermediate31_SW1
    SLICE_X14Y41.D1      net (fanout=2)        0.553   tester/N70
    SLICE_X14Y41.CMUX    Topdc                 0.402   tester/N70
                                                       tester/Mmux_alu33_F
                                                       tester/Mmux_alu33
    SLICE_X13Y45.B3      net (fanout=9)        0.891   tester/alu[11]
    SLICE_X13Y45.B       Tilo                  0.259   tester/N52
                                                       tester/M_toggle_q_GND_3_o_equal_3_o<15>1_SW0
    SLICE_X13Y45.A2      net (fanout=4)        1.647   tester/N2
    SLICE_X13Y45.A       Tilo                  0.259   tester/N52
                                                       tester/M_toggle_q_PWR_3_o_equal_44_o<15>1
    SLICE_X12Y41.C4      net (fanout=3)        0.926   tester/M_toggle_q_PWR_3_o_equal_44_o
    SLICE_X12Y41.C       Tilo                  0.255   tester/M_state_q_FSM_FFd2
                                                       tester/M_state_q_FSM_FFd2-In3
    SLICE_X12Y41.B6      net (fanout=1)        0.269   tester/M_state_q_FSM_FFd2-In3
    SLICE_X12Y41.B       Tilo                  0.254   tester/M_state_q_FSM_FFd2
                                                       tester/M_state_q_FSM_FFd2-In5
    SLICE_X10Y41.DX      net (fanout=4)        1.185   tester/M_state_q_FSM_FFd2-In
    SLICE_X10Y41.CLK     Tdick                 0.114   tester/M_state_q_FSM_FFd2_4
                                                       tester/M_state_q_FSM_FFd2_4
    -------------------------------------------------  ---------------------------
    Total                                     11.232ns (3.556ns logic, 7.676ns route)
                                                       (31.7% logic, 68.3% route)

--------------------------------------------------------------------------------
Slack:                  8.089ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tester/M_toggle_q (FF)
  Destination:          tester/M_state_q_FSM_FFd2_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      11.231ns (Levels of Logic = 7)
  Clock Path Skew:      -0.645ns (0.618 - 1.263)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: tester/M_toggle_q to tester/M_state_q_FSM_FFd2_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X9Y60.Q4      Tickq                 1.778   io_dip_0_IBUF
                                                       tester/M_toggle_q
    SLICE_X14Y41.B2      net (fanout=30)       2.205   tester/M_toggle_q
    SLICE_X14Y41.B       Tilo                  0.235   tester/N70
                                                       tester/alumodule/add/Mmux_sum_intermediate31_SW1
    SLICE_X10Y42.B5      net (fanout=2)        0.967   tester/N70
    SLICE_X10Y42.B       Tilo                  0.235   tester/N262
                                                       tester/Mmux_alu16
    SLICE_X13Y45.B6      net (fanout=10)       0.800   tester/alu[9]
    SLICE_X13Y45.B       Tilo                  0.259   tester/N52
                                                       tester/M_toggle_q_GND_3_o_equal_3_o<15>1_SW0
    SLICE_X13Y45.A2      net (fanout=4)        1.647   tester/N2
    SLICE_X13Y45.A       Tilo                  0.259   tester/N52
                                                       tester/M_toggle_q_PWR_3_o_equal_44_o<15>1
    SLICE_X12Y41.C4      net (fanout=3)        0.926   tester/M_toggle_q_PWR_3_o_equal_44_o
    SLICE_X12Y41.C       Tilo                  0.255   tester/M_state_q_FSM_FFd2
                                                       tester/M_state_q_FSM_FFd2-In3
    SLICE_X12Y41.B6      net (fanout=1)        0.269   tester/M_state_q_FSM_FFd2-In3
    SLICE_X12Y41.B       Tilo                  0.254   tester/M_state_q_FSM_FFd2
                                                       tester/M_state_q_FSM_FFd2-In5
    SLICE_X10Y41.C3      net (fanout=4)        0.814   tester/M_state_q_FSM_FFd2-In
    SLICE_X10Y41.CLK     Tas                   0.328   tester/M_state_q_FSM_FFd2_4
                                                       tester/M_state_q_FSM_FFd2-In_rt
                                                       tester/M_state_q_FSM_FFd2_3
    -------------------------------------------------  ---------------------------
    Total                                     11.231ns (3.603ns logic, 7.628ns route)
                                                       (32.1% logic, 67.9% route)

--------------------------------------------------------------------------------
Slack:                  8.105ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tester/M_toggle_q (FF)
  Destination:          tester/M_state_q_FSM_FFd1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      11.187ns (Levels of Logic = 6)
  Clock Path Skew:      -0.673ns (0.590 - 1.263)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: tester/M_toggle_q to tester/M_state_q_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X9Y60.Q4      Tickq                 1.778   io_dip_0_IBUF
                                                       tester/M_toggle_q
    SLICE_X14Y41.B2      net (fanout=30)       2.205   tester/M_toggle_q
    SLICE_X14Y41.B       Tilo                  0.235   tester/N70
                                                       tester/alumodule/add/Mmux_sum_intermediate31_SW1
    SLICE_X10Y42.B5      net (fanout=2)        0.967   tester/N70
    SLICE_X10Y42.B       Tilo                  0.235   tester/N262
                                                       tester/Mmux_alu16
    SLICE_X13Y45.B6      net (fanout=10)       0.800   tester/alu[9]
    SLICE_X13Y45.B       Tilo                  0.259   tester/N52
                                                       tester/M_toggle_q_GND_3_o_equal_3_o<15>1_SW0
    SLICE_X13Y45.A2      net (fanout=4)        1.647   tester/N2
    SLICE_X13Y45.A       Tilo                  0.259   tester/N52
                                                       tester/M_toggle_q_PWR_3_o_equal_44_o<15>1
    SLICE_X13Y41.D5      net (fanout=3)        1.543   tester/M_toggle_q_PWR_3_o_equal_44_o
    SLICE_X13Y41.D       Tilo                  0.259   tester/M_state_q_FSM_FFd1_4
                                                       tester/M_state_q_FSM_FFd1-In3_SW0
    SLICE_X13Y41.C6      net (fanout=1)        0.143   tester/N302
    SLICE_X13Y41.C       Tilo                  0.259   tester/M_state_q_FSM_FFd1_4
                                                       tester/M_state_q_FSM_FFd1-In3
    SLICE_X12Y41.AX      net (fanout=4)        0.513   tester/M_state_q_FSM_FFd1-In
    SLICE_X12Y41.CLK     Tdick                 0.085   tester/M_state_q_FSM_FFd2
                                                       tester/M_state_q_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                     11.187ns (3.369ns logic, 7.818ns route)
                                                       (30.1% logic, 69.9% route)

--------------------------------------------------------------------------------
Slack:                  8.115ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tester/M_toggle_q (FF)
  Destination:          tester/M_state_q_FSM_FFd1_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      11.177ns (Levels of Logic = 6)
  Clock Path Skew:      -0.673ns (0.590 - 1.263)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: tester/M_toggle_q to tester/M_state_q_FSM_FFd1_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X9Y60.Q4      Tickq                 1.778   io_dip_0_IBUF
                                                       tester/M_toggle_q
    SLICE_X14Y41.B2      net (fanout=30)       2.205   tester/M_toggle_q
    SLICE_X14Y41.B       Tilo                  0.235   tester/N70
                                                       tester/alumodule/add/Mmux_sum_intermediate31_SW1
    SLICE_X10Y42.B5      net (fanout=2)        0.967   tester/N70
    SLICE_X10Y42.B       Tilo                  0.235   tester/N262
                                                       tester/Mmux_alu16
    SLICE_X13Y45.B6      net (fanout=10)       0.800   tester/alu[9]
    SLICE_X13Y45.B       Tilo                  0.259   tester/N52
                                                       tester/M_toggle_q_GND_3_o_equal_3_o<15>1_SW0
    SLICE_X13Y45.A2      net (fanout=4)        1.647   tester/N2
    SLICE_X13Y45.A       Tilo                  0.259   tester/N52
                                                       tester/M_toggle_q_PWR_3_o_equal_44_o<15>1
    SLICE_X13Y41.D5      net (fanout=3)        1.543   tester/M_toggle_q_PWR_3_o_equal_44_o
    SLICE_X13Y41.D       Tilo                  0.259   tester/M_state_q_FSM_FFd1_4
                                                       tester/M_state_q_FSM_FFd1-In3_SW0
    SLICE_X13Y41.C6      net (fanout=1)        0.143   tester/N302
    SLICE_X13Y41.C       Tilo                  0.259   tester/M_state_q_FSM_FFd1_4
                                                       tester/M_state_q_FSM_FFd1-In3
    SLICE_X13Y41.BX      net (fanout=4)        0.474   tester/M_state_q_FSM_FFd1-In
    SLICE_X13Y41.CLK     Tdick                 0.114   tester/M_state_q_FSM_FFd1_4
                                                       tester/M_state_q_FSM_FFd1_2
    -------------------------------------------------  ---------------------------
    Total                                     11.177ns (3.398ns logic, 7.779ns route)
                                                       (30.4% logic, 69.6% route)

--------------------------------------------------------------------------------
Slack:                  8.124ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tester/M_toggle_q (FF)
  Destination:          tester/M_state_q_FSM_FFd2_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      11.196ns (Levels of Logic = 6)
  Clock Path Skew:      -0.645ns (0.618 - 1.263)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: tester/M_toggle_q to tester/M_state_q_FSM_FFd2_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X9Y60.Q4      Tickq                 1.778   io_dip_0_IBUF
                                                       tester/M_toggle_q
    SLICE_X14Y41.B2      net (fanout=30)       2.205   tester/M_toggle_q
    SLICE_X14Y41.B       Tilo                  0.235   tester/N70
                                                       tester/alumodule/add/Mmux_sum_intermediate31_SW1
    SLICE_X10Y42.B5      net (fanout=2)        0.967   tester/N70
    SLICE_X10Y42.B       Tilo                  0.235   tester/N262
                                                       tester/Mmux_alu16
    SLICE_X13Y45.B6      net (fanout=10)       0.800   tester/alu[9]
    SLICE_X13Y45.B       Tilo                  0.259   tester/N52
                                                       tester/M_toggle_q_GND_3_o_equal_3_o<15>1_SW0
    SLICE_X13Y45.A2      net (fanout=4)        1.647   tester/N2
    SLICE_X13Y45.A       Tilo                  0.259   tester/N52
                                                       tester/M_toggle_q_PWR_3_o_equal_44_o<15>1
    SLICE_X12Y41.C4      net (fanout=3)        0.926   tester/M_toggle_q_PWR_3_o_equal_44_o
    SLICE_X12Y41.C       Tilo                  0.255   tester/M_state_q_FSM_FFd2
                                                       tester/M_state_q_FSM_FFd2-In3
    SLICE_X12Y41.B6      net (fanout=1)        0.269   tester/M_state_q_FSM_FFd2-In3
    SLICE_X12Y41.B       Tilo                  0.254   tester/M_state_q_FSM_FFd2
                                                       tester/M_state_q_FSM_FFd2-In5
    SLICE_X10Y41.BX      net (fanout=4)        0.993   tester/M_state_q_FSM_FFd2-In
    SLICE_X10Y41.CLK     Tdick                 0.114   tester/M_state_q_FSM_FFd2_4
                                                       tester/M_state_q_FSM_FFd2_2
    -------------------------------------------------  ---------------------------
    Total                                     11.196ns (3.389ns logic, 7.807ns route)
                                                       (30.3% logic, 69.7% route)

--------------------------------------------------------------------------------
Slack:                  8.134ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tester/M_toggle_q (FF)
  Destination:          tester/M_state_q_FSM_FFd4_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      11.168ns (Levels of Logic = 6)
  Clock Path Skew:      -0.663ns (0.600 - 1.263)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: tester/M_toggle_q to tester/M_state_q_FSM_FFd4_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X9Y60.Q4      Tickq                 1.778   io_dip_0_IBUF
                                                       tester/M_toggle_q
    SLICE_X14Y41.B2      net (fanout=30)       2.205   tester/M_toggle_q
    SLICE_X14Y41.B       Tilo                  0.235   tester/N70
                                                       tester/alumodule/add/Mmux_sum_intermediate31_SW1
    SLICE_X10Y42.B5      net (fanout=2)        0.967   tester/N70
    SLICE_X10Y42.B       Tilo                  0.235   tester/N262
                                                       tester/Mmux_alu16
    SLICE_X14Y41.A5      net (fanout=10)       0.953   tester/alu[9]
    SLICE_X14Y41.A       Tilo                  0.235   tester/N70
                                                       tester/M_toggle_q_GND_3_o_equal_64_o<15>1_SW0_SW0_SW0_SW0
    SLICE_X13Y41.A3      net (fanout=1)        0.681   tester/N209
    SLICE_X13Y41.A       Tilo                  0.259   tester/M_state_q_FSM_FFd1_4
                                                       tester/M_toggle_q_GND_3_o_equal_64_o<15>1
    SLICE_X12Y45.C3      net (fanout=7)        0.840   tester/M_toggle_q_GND_3_o_equal_64_o<15>1
    SLICE_X12Y45.C       Tilo                  0.255   tester/M_state_q_FSM_FFd3
                                                       tester/M_state_q_FSM_FFd4-In22
    SLICE_X12Y46.D2      net (fanout=2)        1.278   tester/M_state_q_FSM_FFd4-In22
    SLICE_X12Y46.CMUX    Topdc                 0.456   tester/M_state_q_FSM_FFd4_1
                                                       tester/M_state_q_FSM_FFd4-In10_F
                                                       tester/M_state_q_FSM_FFd4-In10
    SLICE_X12Y46.DX      net (fanout=2)        0.706   tester/M_state_q_FSM_FFd4-In
    SLICE_X12Y46.CLK     Tdick                 0.085   tester/M_state_q_FSM_FFd4_1
                                                       tester/M_state_q_FSM_FFd4_1
    -------------------------------------------------  ---------------------------
    Total                                     11.168ns (3.538ns logic, 7.630ns route)
                                                       (31.7% logic, 68.3% route)

--------------------------------------------------------------------------------
Slack:                  8.137ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tester/M_toggle_q (FF)
  Destination:          tester/M_state_q_FSM_FFd1_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      11.155ns (Levels of Logic = 6)
  Clock Path Skew:      -0.673ns (0.590 - 1.263)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: tester/M_toggle_q to tester/M_state_q_FSM_FFd1_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X9Y60.Q4      Tickq                 1.778   io_dip_0_IBUF
                                                       tester/M_toggle_q
    SLICE_X14Y41.B2      net (fanout=30)       2.205   tester/M_toggle_q
    SLICE_X14Y41.B       Tilo                  0.235   tester/N70
                                                       tester/alumodule/add/Mmux_sum_intermediate31_SW1
    SLICE_X10Y42.B5      net (fanout=2)        0.967   tester/N70
    SLICE_X10Y42.B       Tilo                  0.235   tester/N262
                                                       tester/Mmux_alu16
    SLICE_X13Y45.B6      net (fanout=10)       0.800   tester/alu[9]
    SLICE_X13Y45.B       Tilo                  0.259   tester/N52
                                                       tester/M_toggle_q_GND_3_o_equal_3_o<15>1_SW0
    SLICE_X13Y45.A2      net (fanout=4)        1.647   tester/N2
    SLICE_X13Y45.A       Tilo                  0.259   tester/N52
                                                       tester/M_toggle_q_PWR_3_o_equal_44_o<15>1
    SLICE_X13Y41.D5      net (fanout=3)        1.543   tester/M_toggle_q_PWR_3_o_equal_44_o
    SLICE_X13Y41.D       Tilo                  0.259   tester/M_state_q_FSM_FFd1_4
                                                       tester/M_state_q_FSM_FFd1-In3_SW0
    SLICE_X13Y41.C6      net (fanout=1)        0.143   tester/N302
    SLICE_X13Y41.C       Tilo                  0.259   tester/M_state_q_FSM_FFd1_4
                                                       tester/M_state_q_FSM_FFd1-In3
    SLICE_X13Y41.AX      net (fanout=4)        0.452   tester/M_state_q_FSM_FFd1-In
    SLICE_X13Y41.CLK     Tdick                 0.114   tester/M_state_q_FSM_FFd1_4
                                                       tester/M_state_q_FSM_FFd1_1
    -------------------------------------------------  ---------------------------
    Total                                     11.155ns (3.398ns logic, 7.757ns route)
                                                       (30.5% logic, 69.5% route)

--------------------------------------------------------------------------------
Slack:                  8.138ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tester/M_toggle_q (FF)
  Destination:          tester/M_state_q_FSM_FFd4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      11.163ns (Levels of Logic = 6)
  Clock Path Skew:      -0.664ns (0.599 - 1.263)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: tester/M_toggle_q to tester/M_state_q_FSM_FFd4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X9Y60.Q4      Tickq                 1.778   io_dip_0_IBUF
                                                       tester/M_toggle_q
    SLICE_X14Y41.B2      net (fanout=30)       2.205   tester/M_toggle_q
    SLICE_X14Y41.B       Tilo                  0.235   tester/N70
                                                       tester/alumodule/add/Mmux_sum_intermediate31_SW1
    SLICE_X10Y42.B5      net (fanout=2)        0.967   tester/N70
    SLICE_X10Y42.B       Tilo                  0.235   tester/N262
                                                       tester/Mmux_alu16
    SLICE_X14Y41.A5      net (fanout=10)       0.953   tester/alu[9]
    SLICE_X14Y41.A       Tilo                  0.235   tester/N70
                                                       tester/M_toggle_q_GND_3_o_equal_64_o<15>1_SW0_SW0_SW0_SW0
    SLICE_X13Y41.A3      net (fanout=1)        0.681   tester/N209
    SLICE_X13Y41.A       Tilo                  0.259   tester/M_state_q_FSM_FFd1_4
                                                       tester/M_toggle_q_GND_3_o_equal_64_o<15>1
    SLICE_X12Y45.C3      net (fanout=7)        0.840   tester/M_toggle_q_GND_3_o_equal_64_o<15>1
    SLICE_X12Y45.C       Tilo                  0.255   tester/M_state_q_FSM_FFd3
                                                       tester/M_state_q_FSM_FFd4-In22
    SLICE_X12Y46.D2      net (fanout=2)        1.278   tester/M_state_q_FSM_FFd4-In22
    SLICE_X12Y46.CMUX    Topdc                 0.456   tester/M_state_q_FSM_FFd4_1
                                                       tester/M_state_q_FSM_FFd4-In10_F
                                                       tester/M_state_q_FSM_FFd4-In10
    SLICE_X12Y45.CX      net (fanout=2)        0.701   tester/M_state_q_FSM_FFd4-In
    SLICE_X12Y45.CLK     Tdick                 0.085   tester/M_state_q_FSM_FFd3
                                                       tester/M_state_q_FSM_FFd4
    -------------------------------------------------  ---------------------------
    Total                                     11.163ns (3.538ns logic, 7.625ns route)
                                                       (31.7% logic, 68.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.334ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X2Y11.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 18.134ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: io_dip_0_IBUF/CLK0
  Logical resource: tester/M_toggle_q/CLK0
  Location pin: ILOGIC_X9Y60.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.134ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.933ns (Tispwh)
  Physical resource: io_dip_0_IBUF/SR
  Logical resource: tester/M_toggle_q/SR
  Location pin: ILOGIC_X9Y60.SR
  Clock network: M_reset_cond_out
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: tester/M_counter_q[3]/CLK
  Logical resource: tester/M_counter_q_0/CK
  Location pin: SLICE_X12Y29.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: tester/M_counter_q[3]/CLK
  Logical resource: tester/M_counter_q_1/CK
  Location pin: SLICE_X12Y29.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: tester/M_counter_q[3]/CLK
  Logical resource: tester/M_counter_q_2/CK
  Location pin: SLICE_X12Y29.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: tester/M_counter_q[3]/CLK
  Logical resource: tester/M_counter_q_3/CK
  Location pin: SLICE_X12Y29.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: tester/M_counter_q[7]/CLK
  Logical resource: tester/M_counter_q_4/CK
  Location pin: SLICE_X12Y30.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: tester/M_counter_q[7]/CLK
  Logical resource: tester/M_counter_q_5/CK
  Location pin: SLICE_X12Y30.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: tester/M_counter_q[7]/CLK
  Logical resource: tester/M_counter_q_6/CK
  Location pin: SLICE_X12Y30.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: tester/M_counter_q[7]/CLK
  Logical resource: tester/M_counter_q_7/CK
  Location pin: SLICE_X12Y30.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: tester/M_counter_q[11]/CLK
  Logical resource: tester/M_counter_q_8/CK
  Location pin: SLICE_X12Y31.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: tester/M_counter_q[11]/CLK
  Logical resource: tester/M_counter_q_9/CK
  Location pin: SLICE_X12Y31.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: tester/M_counter_q[11]/CLK
  Logical resource: tester/M_counter_q_10/CK
  Location pin: SLICE_X12Y31.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: tester/M_counter_q[11]/CLK
  Logical resource: tester/M_counter_q_11/CK
  Location pin: SLICE_X12Y31.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: tester/M_counter_q[15]/CLK
  Logical resource: tester/M_counter_q_12/CK
  Location pin: SLICE_X12Y32.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: tester/M_counter_q[15]/CLK
  Logical resource: tester/M_counter_q_13/CK
  Location pin: SLICE_X12Y32.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: tester/M_counter_q[15]/CLK
  Logical resource: tester/M_counter_q_14/CK
  Location pin: SLICE_X12Y32.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: tester/M_counter_q[15]/CLK
  Logical resource: tester/M_counter_q_15/CK
  Location pin: SLICE_X12Y32.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: tester/M_counter_q[19]/CLK
  Logical resource: tester/M_counter_q_16/CK
  Location pin: SLICE_X12Y33.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: tester/M_counter_q[19]/CLK
  Logical resource: tester/M_counter_q_17/CK
  Location pin: SLICE_X12Y33.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: tester/M_counter_q[19]/CLK
  Logical resource: tester/M_counter_q_18/CK
  Location pin: SLICE_X12Y33.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: tester/M_counter_q[19]/CLK
  Logical resource: tester/M_counter_q_19/CK
  Location pin: SLICE_X12Y33.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: tester/M_counter_q[23]/CLK
  Logical resource: tester/M_counter_q_20/CK
  Location pin: SLICE_X12Y34.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: tester/M_counter_q[23]/CLK
  Logical resource: tester/M_counter_q_21/CK
  Location pin: SLICE_X12Y34.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: tester/M_counter_q[23]/CLK
  Logical resource: tester/M_counter_q_22/CK
  Location pin: SLICE_X12Y34.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: tester/M_counter_q[23]/CLK
  Logical resource: tester/M_counter_q_23/CK
  Location pin: SLICE_X12Y34.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: tester/M_counter_q[27]/CLK
  Logical resource: tester/M_counter_q_24/CK
  Location pin: SLICE_X12Y35.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: tester/M_counter_q[27]/CLK
  Logical resource: tester/M_counter_q_25/CK
  Location pin: SLICE_X12Y35.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: tester/M_counter_q[27]/CLK
  Logical resource: tester/M_counter_q_26/CK
  Location pin: SLICE_X12Y35.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |   12.399|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 56899 paths, 0 nets, and 838 connections

Design statistics:
   Minimum period:  12.399ns{1}   (Maximum frequency:  80.652MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Mon Nov 04 15:42:24 2019 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4551 MB



