{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1409233517002 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 177 11/07/2012 SJ Web Edition " "Version 12.1 Build 177 11/07/2012 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1409233517003 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Aug 28 15:45:16 2014 " "Processing started: Thu Aug 28 15:45:16 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1409233517003 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1409233517003 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off NES_FPGA -c NES_FPGA " "Command: quartus_fit --read_settings_files=off --write_settings_files=off NES_FPGA -c NES_FPGA" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1409233517004 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1 1409233517484 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "NES_FPGA EP4CGX150DF31C7 " "Selected device EP4CGX150DF31C7 for design \"NES_FPGA\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1 1409233517644 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1409233517792 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1409233517793 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1 1409233518652 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "" 0 -1 1409233518680 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CGX150DF31I7 " "Device EP4CGX150DF31I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1409233520021 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CGX150DF31I7AD " "Device EP4CGX150DF31I7AD is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1409233520021 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CGX110DF31C7 " "Device EP4CGX110DF31C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1409233520021 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CGX110DF31I7 " "Device EP4CGX110DF31I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1409233520021 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1 1409233520021 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "4 " "Fitter converted 4 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ A3 " "Pin ~ALTERA_DATA0~ is reserved at location A3" {  } { { "c:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/" { { 0 { 0 ""} 0 15434 8288 9036 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1409233520074 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ G9 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location G9" {  } { { "c:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/" { { 0 { 0 ""} 0 15436 8288 9036 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1409233520074 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_NCSO~ B4 " "Pin ~ALTERA_NCSO~ is reserved at location B4" {  } { { "c:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin64/pin_planner.ppl" { ~ALTERA_NCSO~ } } } { "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_NCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/" { { 0 { 0 ""} 0 15438 8288 9036 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1409233520074 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ B3 " "Pin ~ALTERA_DCLK~ is reserved at location B3" {  } { { "c:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/" { { 0 { 0 ""} 0 15440 8288 9036 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1409233520074 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1 1409233520074 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "" 0 -1 1409233520093 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1 1409233520346 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "nios_system:u0\|nios_system_Clock_Signals:clock_signals\|altpll:DE_Clock_Generator_System\|pll MPLL PLL " "Implemented PLL \"nios_system:u0\|nios_system_Clock_Signals:clock_signals\|altpll:DE_Clock_Generator_System\|pll\" as MPLL PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "nios_system:u0\|nios_system_Clock_Signals:clock_signals\|altpll:DE_Clock_Generator_System\|_clk0 1 1 0 0 " "Implementing clock multiplication of 1, clock division of 1, and phase shift of 0 degrees (0 ps) for nios_system:u0\|nios_system_Clock_Signals:clock_signals\|altpll:DE_Clock_Generator_System\|_clk0 port" {  } { { "altpll.tdf" "" { Text "c:/altera/quartus/libraries/megafunctions/altpll.tdf" 920 3 0 } } { "" "" { Generic "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/" { { 0 { 0 ""} 0 3060 8288 9036 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0 -1 1409233528213 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "nios_system:u0\|nios_system_Clock_Signals:clock_signals\|altpll:DE_Clock_Generator_System\|_clk1 1 1 -54 -3000 " "Implementing clock multiplication of 1, clock division of 1, and phase shift of -54 degrees (-3000 ps) for nios_system:u0\|nios_system_Clock_Signals:clock_signals\|altpll:DE_Clock_Generator_System\|_clk1 port" {  } { { "altpll.tdf" "" { Text "c:/altera/quartus/libraries/megafunctions/altpll.tdf" 917 3 0 } } { "" "" { Generic "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/" { { 0 { 0 ""} 0 3061 8288 9036 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0 -1 1409233528213 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "nios_system:u0\|nios_system_Clock_Signals:clock_signals\|altpll:DE_Clock_Generator_System\|_clk2 1 2 180 20000 " "Implementing clock multiplication of 1, clock division of 2, and phase shift of 180 degrees (20000 ps) for nios_system:u0\|nios_system_Clock_Signals:clock_signals\|altpll:DE_Clock_Generator_System\|_clk2 port" {  } { { "altpll.tdf" "" { Text "c:/altera/quartus/libraries/megafunctions/altpll.tdf" 914 3 0 } } { "" "" { Generic "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/" { { 0 { 0 ""} 0 3062 8288 9036 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0 -1 1409233528213 ""}  } { { "altpll.tdf" "" { Text "c:/altera/quartus/libraries/megafunctions/altpll.tdf" 920 3 0 } } { "" "" { Generic "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/" { { 0 { 0 ""} 0 3060 8288 9036 0}  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "" 0 -1 1409233528213 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1409233531719 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1409233531719 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1409233531719 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1409233531719 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1409233531719 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1409233531719 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1409233531719 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1409233531719 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1409233531719 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1409233531719 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1409233531719 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1409233531719 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1409233531719 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1409233531719 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1409233531719 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1409233531719 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1409233531719 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1409233531719 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1409233531719 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1409233531719 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1409233531719 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1409233531719 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1409233531719 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1409233531719 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1409233531719 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1409233531719 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "" 0 -1 1409233531719 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1409233531719 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "" 0 -1 1409233531719 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_h0k1 " "Entity dcfifo_h0k1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_2v8:dffpipe16\|dffe17a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_2v8:dffpipe16\|dffe17a* " {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1409233531719 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_1v8:dffpipe12\|dffe13a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_1v8:dffpipe12\|dffe13a* " {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1409233531719 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "" 0 -1 1409233531719 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_jtag_hub " "Entity sld_jtag_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -period 10MHz -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] " "create_clock -period 10MHz -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1409233531719 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1409233531719 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "" 0 -1 1409233531719 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "" 0 -1 1409233531719 ""}
{ "Info" "ISTA_SDC_FOUND" "nios_system/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'nios_system/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "" 0 -1 1409233532402 ""}
{ "Info" "ISTA_SDC_FOUND" "nios_system/synthesis/submodules/nios_system_CPU.sdc " "Reading SDC File: 'nios_system/synthesis/submodules/nios_system_CPU.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "" 0 -1 1409233532476 ""}
{ "Info" "ISTA_SDC_FOUND" "NES_FPGA.SDC " "Reading SDC File: 'NES_FPGA.SDC'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "" 0 -1 1409233532672 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u0\|clock_signals\|DE_Clock_Generator_System\|pll\|inclk\[0\]\} -duty_cycle 50.00 -name \{u0\|clock_signals\|DE_Clock_Generator_System\|pll\|clk\[0\]\} \{u0\|clock_signals\|DE_Clock_Generator_System\|pll\|clk\[0\]\} " "create_generated_clock -source \{u0\|clock_signals\|DE_Clock_Generator_System\|pll\|inclk\[0\]\} -duty_cycle 50.00 -name \{u0\|clock_signals\|DE_Clock_Generator_System\|pll\|clk\[0\]\} \{u0\|clock_signals\|DE_Clock_Generator_System\|pll\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "" 0 -1 1409233532722 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u0\|clock_signals\|DE_Clock_Generator_System\|pll\|inclk\[0\]\} -phase -54.00 -duty_cycle 50.00 -name \{u0\|clock_signals\|DE_Clock_Generator_System\|pll\|clk\[1\]\} \{u0\|clock_signals\|DE_Clock_Generator_System\|pll\|clk\[1\]\} " "create_generated_clock -source \{u0\|clock_signals\|DE_Clock_Generator_System\|pll\|inclk\[0\]\} -phase -54.00 -duty_cycle 50.00 -name \{u0\|clock_signals\|DE_Clock_Generator_System\|pll\|clk\[1\]\} \{u0\|clock_signals\|DE_Clock_Generator_System\|pll\|clk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "" 0 -1 1409233532722 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u0\|clock_signals\|DE_Clock_Generator_System\|pll\|inclk\[0\]\} -divide_by 2 -phase 180.00 -duty_cycle 50.00 -name \{u0\|clock_signals\|DE_Clock_Generator_System\|pll\|clk\[2\]\} \{u0\|clock_signals\|DE_Clock_Generator_System\|pll\|clk\[2\]\} " "create_generated_clock -source \{u0\|clock_signals\|DE_Clock_Generator_System\|pll\|inclk\[0\]\} -divide_by 2 -phase 180.00 -duty_cycle 50.00 -name \{u0\|clock_signals\|DE_Clock_Generator_System\|pll\|clk\[2\]\} \{u0\|clock_signals\|DE_Clock_Generator_System\|pll\|clk\[2\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "" 0 -1 1409233532722 ""}  } {  } 0 332110 "%1!s!" 0 0 "" 0 -1 1409233532722 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "" 0 -1 1409233532723 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "snes_controller:CONTROLLER1\|snes_clock " "Node: snes_controller:CONTROLLER1\|snes_clock was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1 1409233532786 "|NES_FPGA|snes_controller:CONTROLLER1|snes_clock"}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "" 0 -1 1409233533101 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "" 0 -1 1409233533110 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 7 clocks " "Found 7 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1409233533111 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1409233533111 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1409233533111 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000    CLOCK2_50 " "  20.000    CLOCK2_50" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1409233533111 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000    CLOCK3_50 " "  20.000    CLOCK3_50" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1409233533111 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000     CLOCK_50 " "  20.000     CLOCK_50" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1409233533111 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000 u0\|clock_signals\|DE_Clock_Generator_System\|pll\|clk\[0\] " "  20.000 u0\|clock_signals\|DE_Clock_Generator_System\|pll\|clk\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1409233533111 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000 u0\|clock_signals\|DE_Clock_Generator_System\|pll\|clk\[1\] " "  20.000 u0\|clock_signals\|DE_Clock_Generator_System\|pll\|clk\[1\]" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1409233533111 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  40.000 u0\|clock_signals\|DE_Clock_Generator_System\|pll\|clk\[2\] " "  40.000 u0\|clock_signals\|DE_Clock_Generator_System\|pll\|clk\[2\]" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1409233533111 ""}  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1409233533111 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLOCK_50~input (placed in PIN AJ16 (CLKIO14, DIFFCLK_6p)) " "Automatically promoted node CLOCK_50~input (placed in PIN AJ16 (CLKIO14, DIFFCLK_6p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G27 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G27" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1409233534366 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "snes_controller:CONTROLLER1\|snes_clock " "Destination node snes_controller:CONTROLLER1\|snes_clock" {  } { { "snes_controller.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/snes_controller.v" 38 -1 0 } } { "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { snes_controller:CONTROLLER1|snes_clock } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/" { { 0 { 0 ""} 0 6060 8288 9036 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1409233534366 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1 1409233534366 ""}  } { { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nes_fpga.v" 46 0 0 } } { "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLOCK_50~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/" { { 0 { 0 ""} 0 15417 8288 9036 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1409233534366 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "nios_system:u0\|nios_system_Clock_Signals:clock_signals\|altpll:DE_Clock_Generator_System\|_clk0 (placed in counter C2 of PLL_1) " "Automatically promoted node nios_system:u0\|nios_system_Clock_Signals:clock_signals\|altpll:DE_Clock_Generator_System\|_clk0 (placed in counter C2 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G26 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G26" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1409233534367 ""}  } { { "altpll.tdf" "" { Text "c:/altera/quartus/libraries/megafunctions/altpll.tdf" 539 3 0 } } { "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { nios_system:u0|nios_system_Clock_Signals:clock_signals|altpll:DE_Clock_Generator_System|_clk0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/" { { 0 { 0 ""} 0 3060 8288 9036 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1409233534367 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "nios_system:u0\|nios_system_Clock_Signals:clock_signals\|altpll:DE_Clock_Generator_System\|_clk1 (placed in counter C0 of PLL_1) " "Automatically promoted node nios_system:u0\|nios_system_Clock_Signals:clock_signals\|altpll:DE_Clock_Generator_System\|_clk1 (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations External Clock Output CLKCTRL_PLL1E0 " "Automatically promoted destinations to use location or clock signal External Clock Output CLKCTRL_PLL1E0" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1409233534367 ""}  } { { "altpll.tdf" "" { Text "c:/altera/quartus/libraries/megafunctions/altpll.tdf" 539 3 0 } } { "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { nios_system:u0|nios_system_Clock_Signals:clock_signals|altpll:DE_Clock_Generator_System|_clk0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/" { { 0 { 0 ""} 0 3060 8288 9036 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1409233534367 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "nios_system:u0\|nios_system_Clock_Signals:clock_signals\|altpll:DE_Clock_Generator_System\|_clk2 (placed in counter C1 of PLL_1) " "Automatically promoted node nios_system:u0\|nios_system_Clock_Signals:clock_signals\|altpll:DE_Clock_Generator_System\|_clk2 (placed in counter C1 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G28 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G28" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1409233534368 ""}  } { { "altpll.tdf" "" { Text "c:/altera/quartus/libraries/megafunctions/altpll.tdf" 539 3 0 } } { "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { nios_system:u0|nios_system_Clock_Signals:clock_signals|altpll:DE_Clock_Generator_System|_clk0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/" { { 0 { 0 ""} 0 3060 8288 9036 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1409233534368 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1409233534368 ""}  } { { "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TDO } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/" { { 0 { 0 ""} 0 14706 8288 9036 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1409233534368 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "snes_controller:CONTROLLER1\|snes_clock  " "Automatically promoted node snes_controller:CONTROLLER1\|snes_clock " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1409233534369 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "snes_controller:CONTROLLER1\|snes_clock~0 " "Destination node snes_controller:CONTROLLER1\|snes_clock~0" {  } { { "snes_controller.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/snes_controller.v" 38 -1 0 } } { "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { snes_controller:CONTROLLER1|snes_clock~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/" { { 0 { 0 ""} 0 7029 8288 9036 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1409233534369 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1 1409233534369 ""}  } { { "snes_controller.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/snes_controller.v" 38 -1 0 } } { "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { snes_controller:CONTROLLER1|snes_clock } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/" { { 0 { 0 ""} 0 6060 8288 9036 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1409233534369 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "nios_system:u0\|altera_reset_controller:rst_controller_003\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out  " "Automatically promoted node nios_system:u0\|altera_reset_controller:rst_controller_003\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1409233534370 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "nios_system:u0\|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0\|Altera_UP_SD_Card_Interface:SD_Card_Port\|Altera_UP_SD_Card_48_bit_Command_Generator:command_generator\|last_command_id\[5\]~0 " "Destination node nios_system:u0\|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0\|Altera_UP_SD_Card_Interface:SD_Card_Port\|Altera_UP_SD_Card_48_bit_Command_Generator:command_generator\|last_command_id\[5\]~0" {  } { { "nios_system/synthesis/submodules/Altera_UP_SD_Card_48_bit_Command_Generator.vhd" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nios_system/synthesis/submodules/Altera_UP_SD_Card_48_bit_Command_Generator.vhd" 347 -1 0 } } { "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_48_bit_Command_Generator:command_generator|last_command_id[5]~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/" { { 0 { 0 ""} 0 8256 8288 9036 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1409233534370 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "nios_system:u0\|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0\|Altera_UP_SD_Card_Interface:SD_Card_Port\|Altera_UP_SD_Card_Buffer:data_line\|data_in_reg " "Destination node nios_system:u0\|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0\|Altera_UP_SD_Card_Interface:SD_Card_Port\|Altera_UP_SD_Card_Buffer:data_line\|data_in_reg" {  } { { "nios_system/synthesis/submodules/Altera_UP_SD_Card_Buffer.vhd" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nios_system/synthesis/submodules/Altera_UP_SD_Card_Buffer.vhd" 95 -1 0 } } { "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|data_in_reg } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/" { { 0 { 0 ""} 0 1952 8288 9036 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1409233534370 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "nios_system:u0\|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0\|Altera_UP_SD_Card_Interface:SD_Card_Port\|Altera_UP_SD_Card_48_bit_Command_Generator:command_generator\|response_type_reg\[0\]~1 " "Destination node nios_system:u0\|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0\|Altera_UP_SD_Card_Interface:SD_Card_Port\|Altera_UP_SD_Card_48_bit_Command_Generator:command_generator\|response_type_reg\[0\]~1" {  } { { "nios_system/synthesis/submodules/Altera_UP_SD_Card_48_bit_Command_Generator.vhd" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nios_system/synthesis/submodules/Altera_UP_SD_Card_48_bit_Command_Generator.vhd" 144 -1 0 } } { "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { nios_system:u0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_48_bit_Command_Generator:command_generator|response_type_reg[0]~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/" { { 0 { 0 ""} 0 8972 8288 9036 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1409233534370 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1 1409233534370 ""}  } { { "nios_system/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nios_system/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { nios_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/" { { 0 { 0 ""} 0 6227 8288 9036 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1409233534370 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "nios_system:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out  " "Automatically promoted node nios_system:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1409233534372 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "nios_system:u0\|nios_system_Pixel_Scaler:pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_6m31:auto_generated\|a_dpfifo_pd31:dpfifo\|cntr_sdb:wr_ptr\|counter_reg_bit\[8\] " "Destination node nios_system:u0\|nios_system_Pixel_Scaler:pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_6m31:auto_generated\|a_dpfifo_pd31:dpfifo\|cntr_sdb:wr_ptr\|counter_reg_bit\[8\]" {  } { { "db/cntr_sdb.tdf" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/db/cntr_sdb.tdf" 78 17 0 } } { "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { nios_system:u0|nios_system_Pixel_Scaler:pixel_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_6m31:auto_generated|a_dpfifo_pd31:dpfifo|cntr_sdb:wr_ptr|counter_reg_bit[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/" { { 0 { 0 ""} 0 4857 8288 9036 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1409233534372 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "nios_system:u0\|nios_system_Pixel_Scaler:pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_6m31:auto_generated\|a_dpfifo_pd31:dpfifo\|cntr_sdb:wr_ptr\|counter_reg_bit\[7\] " "Destination node nios_system:u0\|nios_system_Pixel_Scaler:pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_6m31:auto_generated\|a_dpfifo_pd31:dpfifo\|cntr_sdb:wr_ptr\|counter_reg_bit\[7\]" {  } { { "db/cntr_sdb.tdf" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/db/cntr_sdb.tdf" 78 17 0 } } { "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { nios_system:u0|nios_system_Pixel_Scaler:pixel_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_6m31:auto_generated|a_dpfifo_pd31:dpfifo|cntr_sdb:wr_ptr|counter_reg_bit[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/" { { 0 { 0 ""} 0 4858 8288 9036 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1409233534372 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "nios_system:u0\|nios_system_Pixel_Scaler:pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_6m31:auto_generated\|a_dpfifo_pd31:dpfifo\|cntr_sdb:wr_ptr\|counter_reg_bit\[6\] " "Destination node nios_system:u0\|nios_system_Pixel_Scaler:pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_6m31:auto_generated\|a_dpfifo_pd31:dpfifo\|cntr_sdb:wr_ptr\|counter_reg_bit\[6\]" {  } { { "db/cntr_sdb.tdf" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/db/cntr_sdb.tdf" 78 17 0 } } { "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { nios_system:u0|nios_system_Pixel_Scaler:pixel_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_6m31:auto_generated|a_dpfifo_pd31:dpfifo|cntr_sdb:wr_ptr|counter_reg_bit[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/" { { 0 { 0 ""} 0 4859 8288 9036 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1409233534372 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "nios_system:u0\|nios_system_Pixel_Scaler:pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_6m31:auto_generated\|a_dpfifo_pd31:dpfifo\|cntr_sdb:wr_ptr\|counter_reg_bit\[5\] " "Destination node nios_system:u0\|nios_system_Pixel_Scaler:pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_6m31:auto_generated\|a_dpfifo_pd31:dpfifo\|cntr_sdb:wr_ptr\|counter_reg_bit\[5\]" {  } { { "db/cntr_sdb.tdf" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/db/cntr_sdb.tdf" 78 17 0 } } { "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { nios_system:u0|nios_system_Pixel_Scaler:pixel_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_6m31:auto_generated|a_dpfifo_pd31:dpfifo|cntr_sdb:wr_ptr|counter_reg_bit[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/" { { 0 { 0 ""} 0 4860 8288 9036 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1409233534372 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "nios_system:u0\|nios_system_Pixel_Scaler:pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_6m31:auto_generated\|a_dpfifo_pd31:dpfifo\|cntr_sdb:wr_ptr\|counter_reg_bit\[4\] " "Destination node nios_system:u0\|nios_system_Pixel_Scaler:pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_6m31:auto_generated\|a_dpfifo_pd31:dpfifo\|cntr_sdb:wr_ptr\|counter_reg_bit\[4\]" {  } { { "db/cntr_sdb.tdf" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/db/cntr_sdb.tdf" 78 17 0 } } { "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { nios_system:u0|nios_system_Pixel_Scaler:pixel_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_6m31:auto_generated|a_dpfifo_pd31:dpfifo|cntr_sdb:wr_ptr|counter_reg_bit[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/" { { 0 { 0 ""} 0 4861 8288 9036 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1409233534372 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "nios_system:u0\|nios_system_Pixel_Scaler:pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_6m31:auto_generated\|a_dpfifo_pd31:dpfifo\|cntr_sdb:wr_ptr\|counter_reg_bit\[3\] " "Destination node nios_system:u0\|nios_system_Pixel_Scaler:pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_6m31:auto_generated\|a_dpfifo_pd31:dpfifo\|cntr_sdb:wr_ptr\|counter_reg_bit\[3\]" {  } { { "db/cntr_sdb.tdf" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/db/cntr_sdb.tdf" 78 17 0 } } { "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { nios_system:u0|nios_system_Pixel_Scaler:pixel_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_6m31:auto_generated|a_dpfifo_pd31:dpfifo|cntr_sdb:wr_ptr|counter_reg_bit[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/" { { 0 { 0 ""} 0 4862 8288 9036 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1409233534372 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "nios_system:u0\|nios_system_Pixel_Scaler:pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_6m31:auto_generated\|a_dpfifo_pd31:dpfifo\|cntr_sdb:wr_ptr\|counter_reg_bit\[2\] " "Destination node nios_system:u0\|nios_system_Pixel_Scaler:pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_6m31:auto_generated\|a_dpfifo_pd31:dpfifo\|cntr_sdb:wr_ptr\|counter_reg_bit\[2\]" {  } { { "db/cntr_sdb.tdf" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/db/cntr_sdb.tdf" 78 17 0 } } { "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { nios_system:u0|nios_system_Pixel_Scaler:pixel_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_6m31:auto_generated|a_dpfifo_pd31:dpfifo|cntr_sdb:wr_ptr|counter_reg_bit[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/" { { 0 { 0 ""} 0 4863 8288 9036 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1409233534372 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "nios_system:u0\|nios_system_Pixel_Scaler:pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_6m31:auto_generated\|a_dpfifo_pd31:dpfifo\|cntr_sdb:wr_ptr\|counter_reg_bit\[1\] " "Destination node nios_system:u0\|nios_system_Pixel_Scaler:pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_6m31:auto_generated\|a_dpfifo_pd31:dpfifo\|cntr_sdb:wr_ptr\|counter_reg_bit\[1\]" {  } { { "db/cntr_sdb.tdf" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/db/cntr_sdb.tdf" 78 17 0 } } { "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { nios_system:u0|nios_system_Pixel_Scaler:pixel_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_6m31:auto_generated|a_dpfifo_pd31:dpfifo|cntr_sdb:wr_ptr|counter_reg_bit[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/" { { 0 { 0 ""} 0 4864 8288 9036 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1409233534372 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "nios_system:u0\|nios_system_Pixel_Scaler:pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_6m31:auto_generated\|a_dpfifo_pd31:dpfifo\|cntr_sdb:wr_ptr\|counter_reg_bit\[0\] " "Destination node nios_system:u0\|nios_system_Pixel_Scaler:pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_6m31:auto_generated\|a_dpfifo_pd31:dpfifo\|cntr_sdb:wr_ptr\|counter_reg_bit\[0\]" {  } { { "db/cntr_sdb.tdf" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/db/cntr_sdb.tdf" 78 17 0 } } { "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { nios_system:u0|nios_system_Pixel_Scaler:pixel_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_6m31:auto_generated|a_dpfifo_pd31:dpfifo|cntr_sdb:wr_ptr|counter_reg_bit[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/" { { 0 { 0 ""} 0 4865 8288 9036 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1409233534372 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "nios_system:u0\|nios_system_Pixel_Scaler:pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_6m31:auto_generated\|a_dpfifo_pd31:dpfifo\|cntr_8e7:usedw_counter\|counter_reg_bit\[8\] " "Destination node nios_system:u0\|nios_system_Pixel_Scaler:pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_6m31:auto_generated\|a_dpfifo_pd31:dpfifo\|cntr_8e7:usedw_counter\|counter_reg_bit\[8\]" {  } { { "db/cntr_8e7.tdf" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/db/cntr_8e7.tdf" 79 17 0 } } { "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { nios_system:u0|nios_system_Pixel_Scaler:pixel_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_6m31:auto_generated|a_dpfifo_pd31:dpfifo|cntr_8e7:usedw_counter|counter_reg_bit[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/" { { 0 { 0 ""} 0 4886 8288 9036 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1409233534372 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "" 0 -1 1409233534372 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1 1409233534372 ""}  } { { "nios_system/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nios_system/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/" { { 0 { 0 ""} 0 846 8288 9036 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1409233534372 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "nios_system:u0\|altera_reset_controller:rst_controller\|merged_reset~0  " "Automatically promoted node nios_system:u0\|altera_reset_controller:rst_controller\|merged_reset~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1409233534377 ""}  } { { "nios_system/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nios_system/synthesis/submodules/altera_reset_controller.v" 61 -1 0 } } { "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { nios_system:u0|altera_reset_controller:rst_controller|merged_reset~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/" { { 0 { 0 ""} 0 7625 8288 9036 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1409233534377 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "" 0 -1 1409233539773 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1 1409233539809 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1 1409233539811 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1 1409233539850 ""}
{ "Warning" "WFSAC_FSAC_IGNORED_FAST_REGISTER_IO_ASSIGNMENTS" "" "Ignoring invalid fast I/O register assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 176250 "Ignoring invalid fast I/O register assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "" 0 -1 1409233549249 ""}
{ "Warning" "WFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS" "" "Ignoring some wildcard destinations of fast I/O register assignments" { { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Enable Register ON oe " "Wildcard assignment \"Fast Output Enable Register=ON\" to \"oe\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "" 0 -1 1409233549252 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[9\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[9\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "" 0 -1 1409233549252 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[8\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[8\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "" 0 -1 1409233549252 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[7\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[7\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "" 0 -1 1409233549252 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[6\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[6\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "" 0 -1 1409233549252 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[5\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[5\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "" 0 -1 1409233549252 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[4\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[4\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "" 0 -1 1409233549252 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[3\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[3\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "" 0 -1 1409233549252 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[31\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[31\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "" 0 -1 1409233549252 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[30\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[30\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "" 0 -1 1409233549252 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[2\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[2\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "" 0 -1 1409233549252 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[29\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[29\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "" 0 -1 1409233549252 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[28\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[28\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "" 0 -1 1409233549252 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[27\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[27\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "" 0 -1 1409233549252 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[26\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[26\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "" 0 -1 1409233549252 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[25\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[25\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "" 0 -1 1409233549252 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[24\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[24\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "" 0 -1 1409233549252 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[23\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[23\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "" 0 -1 1409233549252 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[22\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[22\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "" 0 -1 1409233549252 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[21\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[21\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "" 0 -1 1409233549252 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[20\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[20\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "" 0 -1 1409233549252 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[1\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[1\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "" 0 -1 1409233549252 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[19\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[19\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "" 0 -1 1409233549252 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[18\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[18\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "" 0 -1 1409233549252 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[17\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[17\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "" 0 -1 1409233549252 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[16\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[16\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "" 0 -1 1409233549252 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[15\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[15\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "" 0 -1 1409233549252 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[14\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[14\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "" 0 -1 1409233549252 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[13\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[13\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "" 0 -1 1409233549252 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[12\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[12\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "" 0 -1 1409233549252 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[11\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[11\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "" 0 -1 1409233549252 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[10\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[10\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "" 0 -1 1409233549252 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[0\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[0\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "" 0 -1 1409233549252 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_cmd\[2\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_cmd\[2\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "" 0 -1 1409233549252 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_cmd\[1\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_cmd\[1\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "" 0 -1 1409233549252 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_cmd\[0\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_cmd\[0\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "" 0 -1 1409233549252 ""}  } {  } 0 176251 "Ignoring some wildcard destinations of fast I/O register assignments" 0 0 "" 0 -1 1409233549252 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1 1409233549258 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "" 0 -1 1409233549295 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "" 0 -1 1409233549295 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1 1409233549332 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1 1409233555018 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "24 EC " "Packed 24 registers into blocks of type EC" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "" 0 -1 1409233560212 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "32 I/O Input Buffer " "Packed 32 registers into blocks of type I/O Input Buffer" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "" 0 -1 1409233560212 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "87 I/O Output Buffer " "Packed 87 registers into blocks of type I/O Output Buffer" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "" 0 -1 1409233560212 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_DUPLICATED" "66 " "Created 66 register duplicates" {  } {  } 1 176220 "Created %1!d! register duplicates" 0 0 "" 0 -1 1409233560212 ""}  } {  } 0 176235 "Finished register packing" 0 0 "" 0 -1 1409233560212 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "nios_system:u0\|nios_system_Clock_Signals:clock_signals\|altpll:DE_Clock_Generator_System\|pll clk\[0\] SSRAM_CLK~output " "PLL \"nios_system:u0\|nios_system_Clock_Signals:clock_signals\|altpll:DE_Clock_Generator_System\|pll\" output port clk\[0\] feeds output pin \"SSRAM_CLK~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "altpll.tdf" "" { Text "c:/altera/quartus/libraries/megafunctions/altpll.tdf" 920 3 0 } } { "nios_system/synthesis/submodules/nios_system_Clock_Signals.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nios_system/synthesis/submodules/nios_system_Clock_Signals.v" 163 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nios_system/synthesis/nios_system.v" 984 0 0 } } { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nes_fpga.v" 204 0 0 } } { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nes_fpga.v" 77 0 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "" 0 -1 1409233561745 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "nios_system:u0\|nios_system_Clock_Signals:clock_signals\|altpll:DE_Clock_Generator_System\|pll clk\[2\] VGA_CLK~output " "PLL \"nios_system:u0\|nios_system_Clock_Signals:clock_signals\|altpll:DE_Clock_Generator_System\|pll\" output port clk\[2\] feeds output pin \"VGA_CLK~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "altpll.tdf" "" { Text "c:/altera/quartus/libraries/megafunctions/altpll.tdf" 920 3 0 } } { "nios_system/synthesis/submodules/nios_system_Clock_Signals.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nios_system/synthesis/submodules/nios_system_Clock_Signals.v" 163 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nios_system/synthesis/nios_system.v" 984 0 0 } } { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nes_fpga.v" 204 0 0 } } { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nes_fpga.v" 63 0 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "" 0 -1 1409233561747 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN" "" "Ignored I/O standard assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "EEP_I2C_SCLK " "Ignored I/O standard assignment to node \"EEP_I2C_SCLK\"" {  } { { "c:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EEP_I2C_SCLK" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1 1409233562295 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "EEP_I2C_SDAT " "Ignored I/O standard assignment to node \"EEP_I2C_SDAT\"" {  } { { "c:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EEP_I2C_SDAT" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1 1409233562295 ""}  } {  } 0 15709 "Ignored I/O standard assignments to the following nodes" 0 0 "" 0 -1 1409233562295 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EEP_I2C_SCLK " "Node \"EEP_I2C_SCLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EEP_I2C_SCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1409233562295 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EEP_I2C_SDAT " "Node \"EEP_I2C_SDAT\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EEP_I2C_SDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1409233562295 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "" 0 -1 1409233562295 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:43 " "Fitter preparation operations ending: elapsed time is 00:00:43" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1409233562296 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "" 0 -1 1409233575037 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:05 " "Fitter placement preparation operations ending: elapsed time is 00:00:05" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1409233580364 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "" 0 -1 1409233580511 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "" 0 -1 1409233591977 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:11 " "Fitter placement operations ending: elapsed time is 00:00:11" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1409233591978 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "" 0 -1 1409233598816 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Router estimated average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "43 X47_Y23 X58_Y33 " "Router estimated peak interconnect usage is 43% of the available device resources in the region that extends from location X47_Y23 to location X58_Y33" {  } { { "loc" "" { Generic "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/" { { 1 { 0 "Router estimated peak interconnect usage is 43% of the available device resources in the region that extends from location X47_Y23 to location X58_Y33"} { { 11 { 0 "Router estimated peak interconnect usage is 43% of the available device resources in the region that extends from location X47_Y23 to location X58_Y33"} 47 23 12 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1 1409233623177 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1 1409233623177 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:25 " "Fitter routing operations ending: elapsed time is 00:00:25" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1409233634537 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1 1409233634547 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1 1409233634547 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1 1409233634547 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "" 0 -1 1409233635269 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "" 0 -1 1409233638500 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "" 0 -1 1409233638729 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "" 0 -1 1409233641927 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:13 " "Fitter post-fit operations ending: elapsed time is 00:00:13" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1409233648042 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "" 0 -1 1409233654512 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "117 Cyclone IV GX " "117 pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV GX Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CLOCK2_50 3.3-V LVTTL A15 " "Pin CLOCK2_50 uses I/O standard 3.3-V LVTTL at A15" {  } { { "c:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin64/pin_planner.ppl" { CLOCK2_50 } } } { "c:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK2_50" } } } } { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nes_fpga.v" 47 0 0 } } { "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLOCK2_50 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/" { { 0 { 0 ""} 0 579 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1409233655662 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CLOCK3_50 2.5 V V11 " "Pin CLOCK3_50 uses I/O standard 2.5 V at V11" {  } { { "c:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin64/pin_planner.ppl" { CLOCK3_50 } } } { "c:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK3_50" } } } } { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nes_fpga.v" 47 0 0 } } { "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLOCK3_50 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/" { { 0 { 0 ""} 0 580 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1409233655662 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SD_WP_N 3.3-V LVTTL AJ27 " "Pin SD_WP_N uses I/O standard 3.3-V LVTTL at AJ27" {  } { { "c:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin64/pin_planner.ppl" { SD_WP_N } } } { "c:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_WP_N" } } } } { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nes_fpga.v" 61 0 0 } } { "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SD_WP_N } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/" { { 0 { 0 ""} 0 587 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1409233655662 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LCD_DATA\[0\] 3.3-V LVTTL AG4 " "Pin LCD_DATA\[0\] uses I/O standard 3.3-V LVTTL at AG4" {  } { { "c:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin64/pin_planner.ppl" { LCD_DATA[0] } } } { "c:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[0\]" } } } } { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nes_fpga.v" 55 0 0 } } { "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LCD_DATA[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/" { { 0 { 0 ""} 0 392 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1409233655662 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LCD_DATA\[1\] 3.3-V LVTTL AF3 " "Pin LCD_DATA\[1\] uses I/O standard 3.3-V LVTTL at AF3" {  } { { "c:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin64/pin_planner.ppl" { LCD_DATA[1] } } } { "c:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[1\]" } } } } { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nes_fpga.v" 55 0 0 } } { "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LCD_DATA[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/" { { 0 { 0 ""} 0 393 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1409233655662 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LCD_DATA\[2\] 3.3-V LVTTL AH3 " "Pin LCD_DATA\[2\] uses I/O standard 3.3-V LVTTL at AH3" {  } { { "c:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin64/pin_planner.ppl" { LCD_DATA[2] } } } { "c:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[2\]" } } } } { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nes_fpga.v" 55 0 0 } } { "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LCD_DATA[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/" { { 0 { 0 ""} 0 394 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1409233655662 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LCD_DATA\[3\] 3.3-V LVTTL AE5 " "Pin LCD_DATA\[3\] uses I/O standard 3.3-V LVTTL at AE5" {  } { { "c:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin64/pin_planner.ppl" { LCD_DATA[3] } } } { "c:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[3\]" } } } } { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nes_fpga.v" 55 0 0 } } { "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LCD_DATA[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/" { { 0 { 0 ""} 0 395 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1409233655662 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LCD_DATA\[4\] 3.3-V LVTTL AH2 " "Pin LCD_DATA\[4\] uses I/O standard 3.3-V LVTTL at AH2" {  } { { "c:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin64/pin_planner.ppl" { LCD_DATA[4] } } } { "c:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[4\]" } } } } { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nes_fpga.v" 55 0 0 } } { "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LCD_DATA[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/" { { 0 { 0 ""} 0 396 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1409233655662 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LCD_DATA\[5\] 3.3-V LVTTL AE3 " "Pin LCD_DATA\[5\] uses I/O standard 3.3-V LVTTL at AE3" {  } { { "c:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin64/pin_planner.ppl" { LCD_DATA[5] } } } { "c:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[5\]" } } } } { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nes_fpga.v" 55 0 0 } } { "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LCD_DATA[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/" { { 0 { 0 ""} 0 397 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1409233655662 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LCD_DATA\[6\] 3.3-V LVTTL AH4 " "Pin LCD_DATA\[6\] uses I/O standard 3.3-V LVTTL at AH4" {  } { { "c:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin64/pin_planner.ppl" { LCD_DATA[6] } } } { "c:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[6\]" } } } } { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nes_fpga.v" 55 0 0 } } { "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LCD_DATA[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/" { { 0 { 0 ""} 0 398 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1409233655662 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LCD_DATA\[7\] 3.3-V LVTTL AE4 " "Pin LCD_DATA\[7\] uses I/O standard 3.3-V LVTTL at AE4" {  } { { "c:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin64/pin_planner.ppl" { LCD_DATA[7] } } } { "c:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[7\]" } } } } { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nes_fpga.v" 55 0 0 } } { "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LCD_DATA[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/" { { 0 { 0 ""} 0 399 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1409233655662 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SD_DAT\[1\] 3.3-V LVTTL AJ28 " "Pin SD_DAT\[1\] uses I/O standard 3.3-V LVTTL at AJ28" {  } { { "c:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin64/pin_planner.ppl" { SD_DAT[1] } } } { "c:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DAT\[1\]" } } } } { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nes_fpga.v" 60 0 0 } } { "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SD_DAT[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/" { { 0 { 0 ""} 0 401 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1409233655662 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SD_DAT\[2\] 3.3-V LVTTL AD24 " "Pin SD_DAT\[2\] uses I/O standard 3.3-V LVTTL at AD24" {  } { { "c:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin64/pin_planner.ppl" { SD_DAT[2] } } } { "c:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DAT\[2\]" } } } } { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nes_fpga.v" 60 0 0 } } { "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SD_DAT[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/" { { 0 { 0 ""} 0 402 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1409233655662 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[3\] 3.3-V LVTTL F18 " "Pin GPIO\[3\] uses I/O standard 3.3-V LVTTL at F18" {  } { { "c:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin64/pin_planner.ppl" { GPIO[3] } } } { "c:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[3\]" } } } } { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nes_fpga.v" 87 0 0 } } { "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/" { { 0 { 0 ""} 0 544 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1409233655662 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[4\] 3.3-V LVTTL D19 " "Pin GPIO\[4\] uses I/O standard 3.3-V LVTTL at D19" {  } { { "c:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin64/pin_planner.ppl" { GPIO[4] } } } { "c:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[4\]" } } } } { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nes_fpga.v" 87 0 0 } } { "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/" { { 0 { 0 ""} 0 545 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1409233655662 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[5\] 3.3-V LVTTL K21 " "Pin GPIO\[5\] uses I/O standard 3.3-V LVTTL at K21" {  } { { "c:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin64/pin_planner.ppl" { GPIO[5] } } } { "c:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[5\]" } } } } { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nes_fpga.v" 87 0 0 } } { "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/" { { 0 { 0 ""} 0 546 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1409233655662 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[6\] 3.3-V LVTTL F19 " "Pin GPIO\[6\] uses I/O standard 3.3-V LVTTL at F19" {  } { { "c:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin64/pin_planner.ppl" { GPIO[6] } } } { "c:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[6\]" } } } } { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nes_fpga.v" 87 0 0 } } { "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/" { { 0 { 0 ""} 0 547 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1409233655662 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[7\] 3.3-V LVTTL K22 " "Pin GPIO\[7\] uses I/O standard 3.3-V LVTTL at K22" {  } { { "c:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin64/pin_planner.ppl" { GPIO[7] } } } { "c:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[7\]" } } } } { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nes_fpga.v" 87 0 0 } } { "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/" { { 0 { 0 ""} 0 548 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1409233655662 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[8\] 3.3-V LVTTL B21 " "Pin GPIO\[8\] uses I/O standard 3.3-V LVTTL at B21" {  } { { "c:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin64/pin_planner.ppl" { GPIO[8] } } } { "c:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[8\]" } } } } { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nes_fpga.v" 87 0 0 } } { "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/" { { 0 { 0 ""} 0 549 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1409233655662 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[9\] 3.3-V LVTTL C21 " "Pin GPIO\[9\] uses I/O standard 3.3-V LVTTL at C21" {  } { { "c:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin64/pin_planner.ppl" { GPIO[9] } } } { "c:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[9\]" } } } } { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nes_fpga.v" 87 0 0 } } { "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/" { { 0 { 0 ""} 0 550 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1409233655662 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[10\] 3.3-V LVTTL D22 " "Pin GPIO\[10\] uses I/O standard 3.3-V LVTTL at D22" {  } { { "c:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin64/pin_planner.ppl" { GPIO[10] } } } { "c:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[10\]" } } } } { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nes_fpga.v" 87 0 0 } } { "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/" { { 0 { 0 ""} 0 551 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1409233655662 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[11\] 3.3-V LVTTL D21 " "Pin GPIO\[11\] uses I/O standard 3.3-V LVTTL at D21" {  } { { "c:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin64/pin_planner.ppl" { GPIO[11] } } } { "c:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[11\]" } } } } { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nes_fpga.v" 87 0 0 } } { "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/" { { 0 { 0 ""} 0 552 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1409233655662 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[12\] 3.3-V LVTTL D23 " "Pin GPIO\[12\] uses I/O standard 3.3-V LVTTL at D23" {  } { { "c:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin64/pin_planner.ppl" { GPIO[12] } } } { "c:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[12\]" } } } } { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nes_fpga.v" 87 0 0 } } { "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/" { { 0 { 0 ""} 0 553 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1409233655662 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[13\] 3.3-V LVTTL D24 " "Pin GPIO\[13\] uses I/O standard 3.3-V LVTTL at D24" {  } { { "c:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin64/pin_planner.ppl" { GPIO[13] } } } { "c:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[13\]" } } } } { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nes_fpga.v" 87 0 0 } } { "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/" { { 0 { 0 ""} 0 554 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1409233655662 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[14\] 3.3-V LVTTL B28 " "Pin GPIO\[14\] uses I/O standard 3.3-V LVTTL at B28" {  } { { "c:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin64/pin_planner.ppl" { GPIO[14] } } } { "c:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[14\]" } } } } { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nes_fpga.v" 87 0 0 } } { "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/" { { 0 { 0 ""} 0 555 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1409233655662 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[15\] 3.3-V LVTTL C25 " "Pin GPIO\[15\] uses I/O standard 3.3-V LVTTL at C25" {  } { { "c:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin64/pin_planner.ppl" { GPIO[15] } } } { "c:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[15\]" } } } } { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nes_fpga.v" 87 0 0 } } { "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/" { { 0 { 0 ""} 0 556 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1409233655662 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[16\] 3.3-V LVTTL C26 " "Pin GPIO\[16\] uses I/O standard 3.3-V LVTTL at C26" {  } { { "c:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin64/pin_planner.ppl" { GPIO[16] } } } { "c:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[16\]" } } } } { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nes_fpga.v" 87 0 0 } } { "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/" { { 0 { 0 ""} 0 557 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1409233655662 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[17\] 3.3-V LVTTL D28 " "Pin GPIO\[17\] uses I/O standard 3.3-V LVTTL at D28" {  } { { "c:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin64/pin_planner.ppl" { GPIO[17] } } } { "c:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[17\]" } } } } { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nes_fpga.v" 87 0 0 } } { "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/" { { 0 { 0 ""} 0 558 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1409233655662 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[18\] 3.3-V LVTTL D25 " "Pin GPIO\[18\] uses I/O standard 3.3-V LVTTL at D25" {  } { { "c:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin64/pin_planner.ppl" { GPIO[18] } } } { "c:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[18\]" } } } } { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nes_fpga.v" 87 0 0 } } { "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/" { { 0 { 0 ""} 0 559 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1409233655662 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[19\] 3.3-V LVTTL F20 " "Pin GPIO\[19\] uses I/O standard 3.3-V LVTTL at F20" {  } { { "c:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin64/pin_planner.ppl" { GPIO[19] } } } { "c:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[19\]" } } } } { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nes_fpga.v" 87 0 0 } } { "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/" { { 0 { 0 ""} 0 560 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1409233655662 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[20\] 3.3-V LVTTL E21 " "Pin GPIO\[20\] uses I/O standard 3.3-V LVTTL at E21" {  } { { "c:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin64/pin_planner.ppl" { GPIO[20] } } } { "c:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[20\]" } } } } { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nes_fpga.v" 87 0 0 } } { "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/" { { 0 { 0 ""} 0 561 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1409233655662 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[21\] 3.3-V LVTTL F23 " "Pin GPIO\[21\] uses I/O standard 3.3-V LVTTL at F23" {  } { { "c:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin64/pin_planner.ppl" { GPIO[21] } } } { "c:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[21\]" } } } } { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nes_fpga.v" 87 0 0 } } { "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/" { { 0 { 0 ""} 0 562 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1409233655662 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[22\] 3.3-V LVTTL G20 " "Pin GPIO\[22\] uses I/O standard 3.3-V LVTTL at G20" {  } { { "c:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin64/pin_planner.ppl" { GPIO[22] } } } { "c:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[22\]" } } } } { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nes_fpga.v" 87 0 0 } } { "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/" { { 0 { 0 ""} 0 563 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1409233655662 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[23\] 3.3-V LVTTL F22 " "Pin GPIO\[23\] uses I/O standard 3.3-V LVTTL at F22" {  } { { "c:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin64/pin_planner.ppl" { GPIO[23] } } } { "c:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[23\]" } } } } { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nes_fpga.v" 87 0 0 } } { "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/" { { 0 { 0 ""} 0 564 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1409233655662 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[24\] 3.3-V LVTTL G22 " "Pin GPIO\[24\] uses I/O standard 3.3-V LVTTL at G22" {  } { { "c:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin64/pin_planner.ppl" { GPIO[24] } } } { "c:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[24\]" } } } } { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nes_fpga.v" 87 0 0 } } { "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/" { { 0 { 0 ""} 0 565 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1409233655662 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[25\] 3.3-V LVTTL G24 " "Pin GPIO\[25\] uses I/O standard 3.3-V LVTTL at G24" {  } { { "c:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin64/pin_planner.ppl" { GPIO[25] } } } { "c:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[25\]" } } } } { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nes_fpga.v" 87 0 0 } } { "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/" { { 0 { 0 ""} 0 566 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1409233655662 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[26\] 3.3-V LVTTL G23 " "Pin GPIO\[26\] uses I/O standard 3.3-V LVTTL at G23" {  } { { "c:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin64/pin_planner.ppl" { GPIO[26] } } } { "c:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[26\]" } } } } { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nes_fpga.v" 87 0 0 } } { "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/" { { 0 { 0 ""} 0 567 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1409233655662 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[27\] 3.3-V LVTTL A25 " "Pin GPIO\[27\] uses I/O standard 3.3-V LVTTL at A25" {  } { { "c:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin64/pin_planner.ppl" { GPIO[27] } } } { "c:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[27\]" } } } } { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nes_fpga.v" 87 0 0 } } { "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/" { { 0 { 0 ""} 0 568 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1409233655662 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[28\] 3.3-V LVTTL A26 " "Pin GPIO\[28\] uses I/O standard 3.3-V LVTTL at A26" {  } { { "c:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin64/pin_planner.ppl" { GPIO[28] } } } { "c:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[28\]" } } } } { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nes_fpga.v" 87 0 0 } } { "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/" { { 0 { 0 ""} 0 569 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1409233655662 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[29\] 3.3-V LVTTL A19 " "Pin GPIO\[29\] uses I/O standard 3.3-V LVTTL at A19" {  } { { "c:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin64/pin_planner.ppl" { GPIO[29] } } } { "c:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[29\]" } } } } { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nes_fpga.v" 87 0 0 } } { "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/" { { 0 { 0 ""} 0 570 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1409233655662 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[30\] 3.3-V LVTTL A28 " "Pin GPIO\[30\] uses I/O standard 3.3-V LVTTL at A28" {  } { { "c:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin64/pin_planner.ppl" { GPIO[30] } } } { "c:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[30\]" } } } } { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nes_fpga.v" 87 0 0 } } { "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/" { { 0 { 0 ""} 0 571 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1409233655662 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[31\] 3.3-V LVTTL A27 " "Pin GPIO\[31\] uses I/O standard 3.3-V LVTTL at A27" {  } { { "c:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin64/pin_planner.ppl" { GPIO[31] } } } { "c:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[31\]" } } } } { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nes_fpga.v" 87 0 0 } } { "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/" { { 0 { 0 ""} 0 572 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1409233655662 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[32\] 3.3-V LVTTL B30 " "Pin GPIO\[32\] uses I/O standard 3.3-V LVTTL at B30" {  } { { "c:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin64/pin_planner.ppl" { GPIO[32] } } } { "c:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[32\]" } } } } { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nes_fpga.v" 87 0 0 } } { "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO[32] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/" { { 0 { 0 ""} 0 573 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1409233655662 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[33\] 3.3-V LVTTL AG28 " "Pin GPIO\[33\] uses I/O standard 3.3-V LVTTL at AG28" {  } { { "c:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin64/pin_planner.ppl" { GPIO[33] } } } { "c:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[33\]" } } } } { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nes_fpga.v" 87 0 0 } } { "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO[33] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/" { { 0 { 0 ""} 0 574 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1409233655662 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[34\] 3.3-V LVTTL AG26 " "Pin GPIO\[34\] uses I/O standard 3.3-V LVTTL at AG26" {  } { { "c:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin64/pin_planner.ppl" { GPIO[34] } } } { "c:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[34\]" } } } } { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nes_fpga.v" 87 0 0 } } { "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO[34] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/" { { 0 { 0 ""} 0 575 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1409233655662 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[35\] 3.3-V LVTTL Y21 " "Pin GPIO\[35\] uses I/O standard 3.3-V LVTTL at Y21" {  } { { "c:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin64/pin_planner.ppl" { GPIO[35] } } } { "c:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[35\]" } } } } { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nes_fpga.v" 87 0 0 } } { "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO[35] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/" { { 0 { 0 ""} 0 576 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1409233655662 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SD_CMD 3.3-V LVTTL AF18 " "Pin SD_CMD uses I/O standard 3.3-V LVTTL at AF18" {  } { { "c:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin64/pin_planner.ppl" { SD_CMD } } } { "c:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_CMD" } } } } { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nes_fpga.v" 59 0 0 } } { "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SD_CMD } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/" { { 0 { 0 ""} 0 586 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1409233655662 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SD_DAT\[0\] 3.3-V LVTTL AH27 " "Pin SD_DAT\[0\] uses I/O standard 3.3-V LVTTL at AH27" {  } { { "c:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin64/pin_planner.ppl" { SD_DAT[0] } } } { "c:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DAT\[0\]" } } } } { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nes_fpga.v" 60 0 0 } } { "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SD_DAT[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/" { { 0 { 0 ""} 0 400 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1409233655662 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SD_DAT\[3\] 3.3-V LVTTL AE18 " "Pin SD_DAT\[3\] uses I/O standard 3.3-V LVTTL at AE18" {  } { { "c:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin64/pin_planner.ppl" { SD_DAT[3] } } } { "c:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DAT\[3\]" } } } } { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nes_fpga.v" 60 0 0 } } { "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SD_DAT[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/" { { 0 { 0 ""} 0 403 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1409233655662 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[0\] 3.3-V LVTTL AD10 " "Pin DRAM_DQ\[0\] uses I/O standard 3.3-V LVTTL at AD10" {  } { { "c:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin64/pin_planner.ppl" { DRAM_DQ[0] } } } { "c:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[0\]" } } } } { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nes_fpga.v" 71 0 0 } } { "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/" { { 0 { 0 ""} 0 443 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1409233655662 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[1\] 3.3-V LVTTL AD9 " "Pin DRAM_DQ\[1\] uses I/O standard 3.3-V LVTTL at AD9" {  } { { "c:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin64/pin_planner.ppl" { DRAM_DQ[1] } } } { "c:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[1\]" } } } } { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nes_fpga.v" 71 0 0 } } { "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/" { { 0 { 0 ""} 0 444 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1409233655662 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[2\] 3.3-V LVTTL AE9 " "Pin DRAM_DQ\[2\] uses I/O standard 3.3-V LVTTL at AE9" {  } { { "c:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin64/pin_planner.ppl" { DRAM_DQ[2] } } } { "c:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[2\]" } } } } { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nes_fpga.v" 71 0 0 } } { "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/" { { 0 { 0 ""} 0 445 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1409233655662 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[3\] 3.3-V LVTTL AE8 " "Pin DRAM_DQ\[3\] uses I/O standard 3.3-V LVTTL at AE8" {  } { { "c:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin64/pin_planner.ppl" { DRAM_DQ[3] } } } { "c:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[3\]" } } } } { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nes_fpga.v" 71 0 0 } } { "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/" { { 0 { 0 ""} 0 446 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1409233655662 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[4\] 3.3-V LVTTL AE7 " "Pin DRAM_DQ\[4\] uses I/O standard 3.3-V LVTTL at AE7" {  } { { "c:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin64/pin_planner.ppl" { DRAM_DQ[4] } } } { "c:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[4\]" } } } } { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nes_fpga.v" 71 0 0 } } { "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/" { { 0 { 0 ""} 0 447 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1409233655662 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[5\] 3.3-V LVTTL AF7 " "Pin DRAM_DQ\[5\] uses I/O standard 3.3-V LVTTL at AF7" {  } { { "c:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin64/pin_planner.ppl" { DRAM_DQ[5] } } } { "c:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[5\]" } } } } { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nes_fpga.v" 71 0 0 } } { "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/" { { 0 { 0 ""} 0 448 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1409233655662 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[6\] 3.3-V LVTTL AF6 " "Pin DRAM_DQ\[6\] uses I/O standard 3.3-V LVTTL at AF6" {  } { { "c:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin64/pin_planner.ppl" { DRAM_DQ[6] } } } { "c:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[6\]" } } } } { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nes_fpga.v" 71 0 0 } } { "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/" { { 0 { 0 ""} 0 449 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1409233655662 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[7\] 3.3-V LVTTL AF9 " "Pin DRAM_DQ\[7\] uses I/O standard 3.3-V LVTTL at AF9" {  } { { "c:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin64/pin_planner.ppl" { DRAM_DQ[7] } } } { "c:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[7\]" } } } } { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nes_fpga.v" 71 0 0 } } { "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/" { { 0 { 0 ""} 0 450 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1409233655662 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[8\] 3.3-V LVTTL AB13 " "Pin DRAM_DQ\[8\] uses I/O standard 3.3-V LVTTL at AB13" {  } { { "c:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin64/pin_planner.ppl" { DRAM_DQ[8] } } } { "c:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[8\]" } } } } { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nes_fpga.v" 71 0 0 } } { "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/" { { 0 { 0 ""} 0 451 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1409233655662 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[9\] 3.3-V LVTTL AF13 " "Pin DRAM_DQ\[9\] uses I/O standard 3.3-V LVTTL at AF13" {  } { { "c:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin64/pin_planner.ppl" { DRAM_DQ[9] } } } { "c:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[9\]" } } } } { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nes_fpga.v" 71 0 0 } } { "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/" { { 0 { 0 ""} 0 452 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1409233655662 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[10\] 3.3-V LVTTL AF12 " "Pin DRAM_DQ\[10\] uses I/O standard 3.3-V LVTTL at AF12" {  } { { "c:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin64/pin_planner.ppl" { DRAM_DQ[10] } } } { "c:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[10\]" } } } } { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nes_fpga.v" 71 0 0 } } { "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/" { { 0 { 0 ""} 0 453 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1409233655662 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[11\] 3.3-V LVTTL AG9 " "Pin DRAM_DQ\[11\] uses I/O standard 3.3-V LVTTL at AG9" {  } { { "c:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin64/pin_planner.ppl" { DRAM_DQ[11] } } } { "c:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[11\]" } } } } { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nes_fpga.v" 71 0 0 } } { "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/" { { 0 { 0 ""} 0 454 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1409233655662 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[12\] 3.3-V LVTTL AA13 " "Pin DRAM_DQ\[12\] uses I/O standard 3.3-V LVTTL at AA13" {  } { { "c:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin64/pin_planner.ppl" { DRAM_DQ[12] } } } { "c:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[12\]" } } } } { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nes_fpga.v" 71 0 0 } } { "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/" { { 0 { 0 ""} 0 455 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1409233655662 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[13\] 3.3-V LVTTL AB11 " "Pin DRAM_DQ\[13\] uses I/O standard 3.3-V LVTTL at AB11" {  } { { "c:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin64/pin_planner.ppl" { DRAM_DQ[13] } } } { "c:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[13\]" } } } } { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nes_fpga.v" 71 0 0 } } { "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/" { { 0 { 0 ""} 0 456 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1409233655662 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[14\] 3.3-V LVTTL AA12 " "Pin DRAM_DQ\[14\] uses I/O standard 3.3-V LVTTL at AA12" {  } { { "c:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin64/pin_planner.ppl" { DRAM_DQ[14] } } } { "c:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[14\]" } } } } { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nes_fpga.v" 71 0 0 } } { "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/" { { 0 { 0 ""} 0 457 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1409233655662 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[15\] 3.3-V LVTTL AA15 " "Pin DRAM_DQ\[15\] uses I/O standard 3.3-V LVTTL at AA15" {  } { { "c:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin64/pin_planner.ppl" { DRAM_DQ[15] } } } { "c:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[15\]" } } } } { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nes_fpga.v" 71 0 0 } } { "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/" { { 0 { 0 ""} 0 458 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1409233655662 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[16\] 3.3-V LVTTL AH11 " "Pin DRAM_DQ\[16\] uses I/O standard 3.3-V LVTTL at AH11" {  } { { "c:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin64/pin_planner.ppl" { DRAM_DQ[16] } } } { "c:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[16\]" } } } } { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nes_fpga.v" 71 0 0 } } { "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/" { { 0 { 0 ""} 0 459 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1409233655662 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[17\] 3.3-V LVTTL AG11 " "Pin DRAM_DQ\[17\] uses I/O standard 3.3-V LVTTL at AG11" {  } { { "c:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin64/pin_planner.ppl" { DRAM_DQ[17] } } } { "c:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[17\]" } } } } { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nes_fpga.v" 71 0 0 } } { "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/" { { 0 { 0 ""} 0 460 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1409233655662 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[18\] 3.3-V LVTTL AH12 " "Pin DRAM_DQ\[18\] uses I/O standard 3.3-V LVTTL at AH12" {  } { { "c:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin64/pin_planner.ppl" { DRAM_DQ[18] } } } { "c:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[18\]" } } } } { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nes_fpga.v" 71 0 0 } } { "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/" { { 0 { 0 ""} 0 461 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1409233655662 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[19\] 3.3-V LVTTL AG12 " "Pin DRAM_DQ\[19\] uses I/O standard 3.3-V LVTTL at AG12" {  } { { "c:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin64/pin_planner.ppl" { DRAM_DQ[19] } } } { "c:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[19\]" } } } } { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nes_fpga.v" 71 0 0 } } { "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/" { { 0 { 0 ""} 0 462 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1409233655662 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[20\] 3.3-V LVTTL AH13 " "Pin DRAM_DQ\[20\] uses I/O standard 3.3-V LVTTL at AH13" {  } { { "c:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin64/pin_planner.ppl" { DRAM_DQ[20] } } } { "c:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[20\]" } } } } { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nes_fpga.v" 71 0 0 } } { "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/" { { 0 { 0 ""} 0 463 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1409233655662 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[21\] 3.3-V LVTTL AG13 " "Pin DRAM_DQ\[21\] uses I/O standard 3.3-V LVTTL at AG13" {  } { { "c:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin64/pin_planner.ppl" { DRAM_DQ[21] } } } { "c:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[21\]" } } } } { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nes_fpga.v" 71 0 0 } } { "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/" { { 0 { 0 ""} 0 464 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1409233655662 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[22\] 3.3-V LVTTL AG14 " "Pin DRAM_DQ\[22\] uses I/O standard 3.3-V LVTTL at AG14" {  } { { "c:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin64/pin_planner.ppl" { DRAM_DQ[22] } } } { "c:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[22\]" } } } } { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nes_fpga.v" 71 0 0 } } { "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/" { { 0 { 0 ""} 0 465 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1409233655662 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[23\] 3.3-V LVTTL AH14 " "Pin DRAM_DQ\[23\] uses I/O standard 3.3-V LVTTL at AH14" {  } { { "c:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin64/pin_planner.ppl" { DRAM_DQ[23] } } } { "c:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[23\]" } } } } { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nes_fpga.v" 71 0 0 } } { "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/" { { 0 { 0 ""} 0 466 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1409233655662 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[24\] 3.3-V LVTTL AH9 " "Pin DRAM_DQ\[24\] uses I/O standard 3.3-V LVTTL at AH9" {  } { { "c:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin64/pin_planner.ppl" { DRAM_DQ[24] } } } { "c:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[24\]" } } } } { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nes_fpga.v" 71 0 0 } } { "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/" { { 0 { 0 ""} 0 467 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1409233655662 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[25\] 3.3-V LVTTL AK8 " "Pin DRAM_DQ\[25\] uses I/O standard 3.3-V LVTTL at AK8" {  } { { "c:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin64/pin_planner.ppl" { DRAM_DQ[25] } } } { "c:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[25\]" } } } } { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nes_fpga.v" 71 0 0 } } { "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/" { { 0 { 0 ""} 0 468 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1409233655662 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[26\] 3.3-V LVTTL AG10 " "Pin DRAM_DQ\[26\] uses I/O standard 3.3-V LVTTL at AG10" {  } { { "c:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin64/pin_planner.ppl" { DRAM_DQ[26] } } } { "c:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[26\]" } } } } { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nes_fpga.v" 71 0 0 } } { "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/" { { 0 { 0 ""} 0 469 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1409233655662 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[27\] 3.3-V LVTTL AK7 " "Pin DRAM_DQ\[27\] uses I/O standard 3.3-V LVTTL at AK7" {  } { { "c:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin64/pin_planner.ppl" { DRAM_DQ[27] } } } { "c:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[27\]" } } } } { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nes_fpga.v" 71 0 0 } } { "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/" { { 0 { 0 ""} 0 470 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1409233655662 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[28\] 3.3-V LVTTL AH7 " "Pin DRAM_DQ\[28\] uses I/O standard 3.3-V LVTTL at AH7" {  } { { "c:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin64/pin_planner.ppl" { DRAM_DQ[28] } } } { "c:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[28\]" } } } } { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nes_fpga.v" 71 0 0 } } { "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/" { { 0 { 0 ""} 0 471 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1409233655662 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[29\] 3.3-V LVTTL AK6 " "Pin DRAM_DQ\[29\] uses I/O standard 3.3-V LVTTL at AK6" {  } { { "c:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin64/pin_planner.ppl" { DRAM_DQ[29] } } } { "c:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[29\]" } } } } { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nes_fpga.v" 71 0 0 } } { "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/" { { 0 { 0 ""} 0 472 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1409233655662 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[30\] 3.3-V LVTTL AJ6 " "Pin DRAM_DQ\[30\] uses I/O standard 3.3-V LVTTL at AJ6" {  } { { "c:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin64/pin_planner.ppl" { DRAM_DQ[30] } } } { "c:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[30\]" } } } } { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nes_fpga.v" 71 0 0 } } { "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/" { { 0 { 0 ""} 0 473 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1409233655662 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[31\] 3.3-V LVTTL AK5 " "Pin DRAM_DQ\[31\] uses I/O standard 3.3-V LVTTL at AK5" {  } { { "c:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin64/pin_planner.ppl" { DRAM_DQ[31] } } } { "c:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[31\]" } } } } { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nes_fpga.v" 71 0 0 } } { "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/" { { 0 { 0 ""} 0 474 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1409233655662 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FS_DQ\[0\] 3.3-V LVTTL AK29 " "Pin FS_DQ\[0\] uses I/O standard 3.3-V LVTTL at AK29" {  } { { "c:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin64/pin_planner.ppl" { FS_DQ[0] } } } { "c:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FS_DQ\[0\]" } } } } { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nes_fpga.v" 85 0 0 } } { "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FS_DQ[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/" { { 0 { 0 ""} 0 509 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1409233655662 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FS_DQ\[1\] 3.3-V LVTTL AE23 " "Pin FS_DQ\[1\] uses I/O standard 3.3-V LVTTL at AE23" {  } { { "c:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin64/pin_planner.ppl" { FS_DQ[1] } } } { "c:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FS_DQ\[1\]" } } } } { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nes_fpga.v" 85 0 0 } } { "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FS_DQ[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/" { { 0 { 0 ""} 0 510 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1409233655662 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FS_DQ\[2\] 3.3-V LVTTL AH24 " "Pin FS_DQ\[2\] uses I/O standard 3.3-V LVTTL at AH24" {  } { { "c:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin64/pin_planner.ppl" { FS_DQ[2] } } } { "c:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FS_DQ\[2\]" } } } } { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nes_fpga.v" 85 0 0 } } { "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FS_DQ[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/" { { 0 { 0 ""} 0 511 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1409233655662 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FS_DQ\[3\] 3.3-V LVTTL AH23 " "Pin FS_DQ\[3\] uses I/O standard 3.3-V LVTTL at AH23" {  } { { "c:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin64/pin_planner.ppl" { FS_DQ[3] } } } { "c:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FS_DQ\[3\]" } } } } { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nes_fpga.v" 85 0 0 } } { "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FS_DQ[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/" { { 0 { 0 ""} 0 512 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1409233655662 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FS_DQ\[4\] 3.3-V LVTTL AA21 " "Pin FS_DQ\[4\] uses I/O standard 3.3-V LVTTL at AA21" {  } { { "c:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin64/pin_planner.ppl" { FS_DQ[4] } } } { "c:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FS_DQ\[4\]" } } } } { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nes_fpga.v" 85 0 0 } } { "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FS_DQ[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/" { { 0 { 0 ""} 0 513 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1409233655662 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FS_DQ\[5\] 3.3-V LVTTL AE20 " "Pin FS_DQ\[5\] uses I/O standard 3.3-V LVTTL at AE20" {  } { { "c:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin64/pin_planner.ppl" { FS_DQ[5] } } } { "c:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FS_DQ\[5\]" } } } } { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nes_fpga.v" 85 0 0 } } { "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FS_DQ[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/" { { 0 { 0 ""} 0 514 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1409233655662 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FS_DQ\[6\] 3.3-V LVTTL Y19 " "Pin FS_DQ\[6\] uses I/O standard 3.3-V LVTTL at Y19" {  } { { "c:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin64/pin_planner.ppl" { FS_DQ[6] } } } { "c:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FS_DQ\[6\]" } } } } { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nes_fpga.v" 85 0 0 } } { "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FS_DQ[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/" { { 0 { 0 ""} 0 515 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1409233655662 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FS_DQ\[7\] 3.3-V LVTTL AA17 " "Pin FS_DQ\[7\] uses I/O standard 3.3-V LVTTL at AA17" {  } { { "c:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin64/pin_planner.ppl" { FS_DQ[7] } } } { "c:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FS_DQ\[7\]" } } } } { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nes_fpga.v" 85 0 0 } } { "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FS_DQ[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/" { { 0 { 0 ""} 0 516 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1409233655662 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FS_DQ\[8\] 3.3-V LVTTL AB17 " "Pin FS_DQ\[8\] uses I/O standard 3.3-V LVTTL at AB17" {  } { { "c:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin64/pin_planner.ppl" { FS_DQ[8] } } } { "c:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FS_DQ\[8\]" } } } } { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nes_fpga.v" 85 0 0 } } { "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FS_DQ[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/" { { 0 { 0 ""} 0 517 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1409233655662 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FS_DQ\[9\] 3.3-V LVTTL Y18 " "Pin FS_DQ\[9\] uses I/O standard 3.3-V LVTTL at Y18" {  } { { "c:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin64/pin_planner.ppl" { FS_DQ[9] } } } { "c:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FS_DQ\[9\]" } } } } { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nes_fpga.v" 85 0 0 } } { "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FS_DQ[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/" { { 0 { 0 ""} 0 518 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1409233655662 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FS_DQ\[10\] 3.3-V LVTTL AA20 " "Pin FS_DQ\[10\] uses I/O standard 3.3-V LVTTL at AA20" {  } { { "c:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin64/pin_planner.ppl" { FS_DQ[10] } } } { "c:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FS_DQ\[10\]" } } } } { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nes_fpga.v" 85 0 0 } } { "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FS_DQ[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/" { { 0 { 0 ""} 0 519 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1409233655662 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FS_DQ\[11\] 3.3-V LVTTL AE21 " "Pin FS_DQ\[11\] uses I/O standard 3.3-V LVTTL at AE21" {  } { { "c:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin64/pin_planner.ppl" { FS_DQ[11] } } } { "c:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FS_DQ\[11\]" } } } } { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nes_fpga.v" 85 0 0 } } { "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FS_DQ[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/" { { 0 { 0 ""} 0 520 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1409233655662 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FS_DQ\[12\] 3.3-V LVTTL AH22 " "Pin FS_DQ\[12\] uses I/O standard 3.3-V LVTTL at AH22" {  } { { "c:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin64/pin_planner.ppl" { FS_DQ[12] } } } { "c:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FS_DQ\[12\]" } } } } { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nes_fpga.v" 85 0 0 } } { "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FS_DQ[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/" { { 0 { 0 ""} 0 521 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1409233655662 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FS_DQ\[13\] 3.3-V LVTTL AJ24 " "Pin FS_DQ\[13\] uses I/O standard 3.3-V LVTTL at AJ24" {  } { { "c:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin64/pin_planner.ppl" { FS_DQ[13] } } } { "c:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FS_DQ\[13\]" } } } } { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nes_fpga.v" 85 0 0 } } { "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FS_DQ[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/" { { 0 { 0 ""} 0 522 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1409233655662 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FS_DQ\[14\] 3.3-V LVTTL AE22 " "Pin FS_DQ\[14\] uses I/O standard 3.3-V LVTTL at AE22" {  } { { "c:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin64/pin_planner.ppl" { FS_DQ[14] } } } { "c:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FS_DQ\[14\]" } } } } { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nes_fpga.v" 85 0 0 } } { "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FS_DQ[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/" { { 0 { 0 ""} 0 523 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1409233655662 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FS_DQ\[15\] 3.3-V LVTTL AK28 " "Pin FS_DQ\[15\] uses I/O standard 3.3-V LVTTL at AK28" {  } { { "c:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin64/pin_planner.ppl" { FS_DQ[15] } } } { "c:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FS_DQ\[15\]" } } } } { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nes_fpga.v" 85 0 0 } } { "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FS_DQ[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/" { { 0 { 0 ""} 0 524 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1409233655662 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FS_DQ\[16\] 3.3-V LVTTL AK9 " "Pin FS_DQ\[16\] uses I/O standard 3.3-V LVTTL at AK9" {  } { { "c:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin64/pin_planner.ppl" { FS_DQ[16] } } } { "c:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FS_DQ\[16\]" } } } } { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nes_fpga.v" 85 0 0 } } { "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FS_DQ[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/" { { 0 { 0 ""} 0 525 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1409233655662 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FS_DQ\[17\] 3.3-V LVTTL AJ10 " "Pin FS_DQ\[17\] uses I/O standard 3.3-V LVTTL at AJ10" {  } { { "c:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin64/pin_planner.ppl" { FS_DQ[17] } } } { "c:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FS_DQ\[17\]" } } } } { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nes_fpga.v" 85 0 0 } } { "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FS_DQ[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/" { { 0 { 0 ""} 0 526 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1409233655662 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FS_DQ\[18\] 3.3-V LVTTL AK11 " "Pin FS_DQ\[18\] uses I/O standard 3.3-V LVTTL at AK11" {  } { { "c:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin64/pin_planner.ppl" { FS_DQ[18] } } } { "c:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FS_DQ\[18\]" } } } } { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nes_fpga.v" 85 0 0 } } { "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FS_DQ[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/" { { 0 { 0 ""} 0 527 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1409233655662 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FS_DQ\[19\] 3.3-V LVTTL AK12 " "Pin FS_DQ\[19\] uses I/O standard 3.3-V LVTTL at AK12" {  } { { "c:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin64/pin_planner.ppl" { FS_DQ[19] } } } { "c:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FS_DQ\[19\]" } } } } { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nes_fpga.v" 85 0 0 } } { "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FS_DQ[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/" { { 0 { 0 ""} 0 528 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1409233655662 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FS_DQ\[20\] 3.3-V LVTTL AJ13 " "Pin FS_DQ\[20\] uses I/O standard 3.3-V LVTTL at AJ13" {  } { { "c:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin64/pin_planner.ppl" { FS_DQ[20] } } } { "c:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FS_DQ\[20\]" } } } } { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nes_fpga.v" 85 0 0 } } { "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FS_DQ[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/" { { 0 { 0 ""} 0 529 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1409233655662 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FS_DQ\[21\] 3.3-V LVTTL AK15 " "Pin FS_DQ\[21\] uses I/O standard 3.3-V LVTTL at AK15" {  } { { "c:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin64/pin_planner.ppl" { FS_DQ[21] } } } { "c:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FS_DQ\[21\]" } } } } { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nes_fpga.v" 85 0 0 } } { "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FS_DQ[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/" { { 0 { 0 ""} 0 530 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1409233655662 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FS_DQ\[22\] 3.3-V LVTTL AC16 " "Pin FS_DQ\[22\] uses I/O standard 3.3-V LVTTL at AC16" {  } { { "c:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin64/pin_planner.ppl" { FS_DQ[22] } } } { "c:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FS_DQ\[22\]" } } } } { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nes_fpga.v" 85 0 0 } } { "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FS_DQ[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/" { { 0 { 0 ""} 0 531 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1409233655662 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FS_DQ\[23\] 3.3-V LVTTL AH16 " "Pin FS_DQ\[23\] uses I/O standard 3.3-V LVTTL at AH16" {  } { { "c:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin64/pin_planner.ppl" { FS_DQ[23] } } } { "c:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FS_DQ\[23\]" } } } } { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nes_fpga.v" 85 0 0 } } { "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FS_DQ[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/" { { 0 { 0 ""} 0 532 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1409233655662 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FS_DQ\[24\] 3.3-V LVTTL AG16 " "Pin FS_DQ\[24\] uses I/O standard 3.3-V LVTTL at AG16" {  } { { "c:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin64/pin_planner.ppl" { FS_DQ[24] } } } { "c:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FS_DQ\[24\]" } } } } { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nes_fpga.v" 85 0 0 } } { "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FS_DQ[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/" { { 0 { 0 ""} 0 533 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1409233655662 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FS_DQ\[25\] 3.3-V LVTTL AD16 " "Pin FS_DQ\[25\] uses I/O standard 3.3-V LVTTL at AD16" {  } { { "c:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin64/pin_planner.ppl" { FS_DQ[25] } } } { "c:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FS_DQ\[25\]" } } } } { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nes_fpga.v" 85 0 0 } } { "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FS_DQ[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/" { { 0 { 0 ""} 0 534 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1409233655662 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FS_DQ\[26\] 3.3-V LVTTL AJ15 " "Pin FS_DQ\[26\] uses I/O standard 3.3-V LVTTL at AJ15" {  } { { "c:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin64/pin_planner.ppl" { FS_DQ[26] } } } { "c:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FS_DQ\[26\]" } } } } { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nes_fpga.v" 85 0 0 } } { "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FS_DQ[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/" { { 0 { 0 ""} 0 535 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1409233655662 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FS_DQ\[27\] 3.3-V LVTTL AK14 " "Pin FS_DQ\[27\] uses I/O standard 3.3-V LVTTL at AK14" {  } { { "c:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin64/pin_planner.ppl" { FS_DQ[27] } } } { "c:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FS_DQ\[27\]" } } } } { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nes_fpga.v" 85 0 0 } } { "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FS_DQ[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/" { { 0 { 0 ""} 0 536 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1409233655662 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FS_DQ\[28\] 3.3-V LVTTL AK13 " "Pin FS_DQ\[28\] uses I/O standard 3.3-V LVTTL at AK13" {  } { { "c:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin64/pin_planner.ppl" { FS_DQ[28] } } } { "c:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FS_DQ\[28\]" } } } } { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nes_fpga.v" 85 0 0 } } { "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FS_DQ[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/" { { 0 { 0 ""} 0 537 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1409233655662 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FS_DQ\[29\] 3.3-V LVTTL AJ12 " "Pin FS_DQ\[29\] uses I/O standard 3.3-V LVTTL at AJ12" {  } { { "c:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin64/pin_planner.ppl" { FS_DQ[29] } } } { "c:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FS_DQ\[29\]" } } } } { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nes_fpga.v" 85 0 0 } } { "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FS_DQ[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/" { { 0 { 0 ""} 0 538 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1409233655662 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FS_DQ\[30\] 3.3-V LVTTL AK10 " "Pin FS_DQ\[30\] uses I/O standard 3.3-V LVTTL at AK10" {  } { { "c:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin64/pin_planner.ppl" { FS_DQ[30] } } } { "c:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FS_DQ\[30\]" } } } } { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nes_fpga.v" 85 0 0 } } { "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FS_DQ[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/" { { 0 { 0 ""} 0 539 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1409233655662 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FS_DQ\[31\] 3.3-V LVTTL AJ9 " "Pin FS_DQ\[31\] uses I/O standard 3.3-V LVTTL at AJ9" {  } { { "c:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin64/pin_planner.ppl" { FS_DQ[31] } } } { "c:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FS_DQ\[31\]" } } } } { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nes_fpga.v" 85 0 0 } } { "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FS_DQ[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/" { { 0 { 0 ""} 0 540 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1409233655662 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[0\] 3.3-V LVTTL G16 " "Pin GPIO\[0\] uses I/O standard 3.3-V LVTTL at G16" {  } { { "c:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin64/pin_planner.ppl" { GPIO[0] } } } { "c:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[0\]" } } } } { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nes_fpga.v" 87 0 0 } } { "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/" { { 0 { 0 ""} 0 541 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1409233655662 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[1\] 3.3-V LVTTL F17 " "Pin GPIO\[1\] uses I/O standard 3.3-V LVTTL at F17" {  } { { "c:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin64/pin_planner.ppl" { GPIO[1] } } } { "c:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[1\]" } } } } { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nes_fpga.v" 87 0 0 } } { "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/" { { 0 { 0 ""} 0 542 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1409233655662 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[2\] 3.3-V LVTTL D18 " "Pin GPIO\[2\] uses I/O standard 3.3-V LVTTL at D18" {  } { { "c:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin64/pin_planner.ppl" { GPIO[2] } } } { "c:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[2\]" } } } } { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nes_fpga.v" 87 0 0 } } { "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/" { { 0 { 0 ""} 0 543 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1409233655662 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CLOCK_50 3.3-V LVTTL AJ16 " "Pin CLOCK_50 uses I/O standard 3.3-V LVTTL at AJ16" {  } { { "c:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin64/pin_planner.ppl" { CLOCK_50 } } } { "c:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK_50" } } } } { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nes_fpga.v" 46 0 0 } } { "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/" { { 0 { 0 ""} 0 578 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1409233655662 ""}  } {  } 0 169177 "%1!d! pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "" 0 -1 1409233655662 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "48 " "Following 48 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[0\] a permanently disabled " "Pin LCD_DATA\[0\] has a permanently disabled output enable" {  } { { "c:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin64/pin_planner.ppl" { LCD_DATA[0] } } } { "c:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[0\]" } } } } { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nes_fpga.v" 55 0 0 } } { "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LCD_DATA[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/" { { 0 { 0 ""} 0 392 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1409233655698 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[1\] a permanently disabled " "Pin LCD_DATA\[1\] has a permanently disabled output enable" {  } { { "c:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin64/pin_planner.ppl" { LCD_DATA[1] } } } { "c:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[1\]" } } } } { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nes_fpga.v" 55 0 0 } } { "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LCD_DATA[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/" { { 0 { 0 ""} 0 393 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1409233655698 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[2\] a permanently disabled " "Pin LCD_DATA\[2\] has a permanently disabled output enable" {  } { { "c:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin64/pin_planner.ppl" { LCD_DATA[2] } } } { "c:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[2\]" } } } } { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nes_fpga.v" 55 0 0 } } { "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LCD_DATA[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/" { { 0 { 0 ""} 0 394 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1409233655698 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[3\] a permanently disabled " "Pin LCD_DATA\[3\] has a permanently disabled output enable" {  } { { "c:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin64/pin_planner.ppl" { LCD_DATA[3] } } } { "c:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[3\]" } } } } { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nes_fpga.v" 55 0 0 } } { "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LCD_DATA[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/" { { 0 { 0 ""} 0 395 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1409233655698 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[4\] a permanently disabled " "Pin LCD_DATA\[4\] has a permanently disabled output enable" {  } { { "c:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin64/pin_planner.ppl" { LCD_DATA[4] } } } { "c:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[4\]" } } } } { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nes_fpga.v" 55 0 0 } } { "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LCD_DATA[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/" { { 0 { 0 ""} 0 396 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1409233655698 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[5\] a permanently disabled " "Pin LCD_DATA\[5\] has a permanently disabled output enable" {  } { { "c:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin64/pin_planner.ppl" { LCD_DATA[5] } } } { "c:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[5\]" } } } } { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nes_fpga.v" 55 0 0 } } { "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LCD_DATA[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/" { { 0 { 0 ""} 0 397 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1409233655698 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[6\] a permanently disabled " "Pin LCD_DATA\[6\] has a permanently disabled output enable" {  } { { "c:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin64/pin_planner.ppl" { LCD_DATA[6] } } } { "c:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[6\]" } } } } { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nes_fpga.v" 55 0 0 } } { "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LCD_DATA[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/" { { 0 { 0 ""} 0 398 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1409233655698 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[7\] a permanently disabled " "Pin LCD_DATA\[7\] has a permanently disabled output enable" {  } { { "c:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin64/pin_planner.ppl" { LCD_DATA[7] } } } { "c:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[7\]" } } } } { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nes_fpga.v" 55 0 0 } } { "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LCD_DATA[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/" { { 0 { 0 ""} 0 399 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1409233655698 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SD_DAT\[1\] a permanently disabled " "Pin SD_DAT\[1\] has a permanently disabled output enable" {  } { { "c:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin64/pin_planner.ppl" { SD_DAT[1] } } } { "c:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DAT\[1\]" } } } } { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nes_fpga.v" 60 0 0 } } { "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SD_DAT[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/" { { 0 { 0 ""} 0 401 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1409233655698 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SD_DAT\[2\] a permanently disabled " "Pin SD_DAT\[2\] has a permanently disabled output enable" {  } { { "c:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin64/pin_planner.ppl" { SD_DAT[2] } } } { "c:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DAT\[2\]" } } } } { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nes_fpga.v" 60 0 0 } } { "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SD_DAT[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/" { { 0 { 0 ""} 0 402 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1409233655698 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[3\] a permanently disabled " "Pin GPIO\[3\] has a permanently disabled output enable" {  } { { "c:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin64/pin_planner.ppl" { GPIO[3] } } } { "c:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[3\]" } } } } { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nes_fpga.v" 87 0 0 } } { "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/" { { 0 { 0 ""} 0 544 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1409233655698 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[4\] a permanently disabled " "Pin GPIO\[4\] has a permanently disabled output enable" {  } { { "c:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin64/pin_planner.ppl" { GPIO[4] } } } { "c:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[4\]" } } } } { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nes_fpga.v" 87 0 0 } } { "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/" { { 0 { 0 ""} 0 545 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1409233655698 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[5\] a permanently disabled " "Pin GPIO\[5\] has a permanently disabled output enable" {  } { { "c:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin64/pin_planner.ppl" { GPIO[5] } } } { "c:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[5\]" } } } } { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nes_fpga.v" 87 0 0 } } { "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/" { { 0 { 0 ""} 0 546 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1409233655698 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[6\] a permanently disabled " "Pin GPIO\[6\] has a permanently disabled output enable" {  } { { "c:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin64/pin_planner.ppl" { GPIO[6] } } } { "c:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[6\]" } } } } { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nes_fpga.v" 87 0 0 } } { "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/" { { 0 { 0 ""} 0 547 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1409233655698 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[7\] a permanently disabled " "Pin GPIO\[7\] has a permanently disabled output enable" {  } { { "c:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin64/pin_planner.ppl" { GPIO[7] } } } { "c:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[7\]" } } } } { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nes_fpga.v" 87 0 0 } } { "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/" { { 0 { 0 ""} 0 548 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1409233655698 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[8\] a permanently disabled " "Pin GPIO\[8\] has a permanently disabled output enable" {  } { { "c:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin64/pin_planner.ppl" { GPIO[8] } } } { "c:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[8\]" } } } } { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nes_fpga.v" 87 0 0 } } { "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/" { { 0 { 0 ""} 0 549 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1409233655698 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[9\] a permanently disabled " "Pin GPIO\[9\] has a permanently disabled output enable" {  } { { "c:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin64/pin_planner.ppl" { GPIO[9] } } } { "c:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[9\]" } } } } { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nes_fpga.v" 87 0 0 } } { "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/" { { 0 { 0 ""} 0 550 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1409233655698 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[10\] a permanently disabled " "Pin GPIO\[10\] has a permanently disabled output enable" {  } { { "c:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin64/pin_planner.ppl" { GPIO[10] } } } { "c:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[10\]" } } } } { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nes_fpga.v" 87 0 0 } } { "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/" { { 0 { 0 ""} 0 551 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1409233655698 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[11\] a permanently disabled " "Pin GPIO\[11\] has a permanently disabled output enable" {  } { { "c:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin64/pin_planner.ppl" { GPIO[11] } } } { "c:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[11\]" } } } } { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nes_fpga.v" 87 0 0 } } { "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/" { { 0 { 0 ""} 0 552 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1409233655698 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[12\] a permanently disabled " "Pin GPIO\[12\] has a permanently disabled output enable" {  } { { "c:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin64/pin_planner.ppl" { GPIO[12] } } } { "c:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[12\]" } } } } { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nes_fpga.v" 87 0 0 } } { "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/" { { 0 { 0 ""} 0 553 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1409233655698 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[13\] a permanently disabled " "Pin GPIO\[13\] has a permanently disabled output enable" {  } { { "c:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin64/pin_planner.ppl" { GPIO[13] } } } { "c:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[13\]" } } } } { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nes_fpga.v" 87 0 0 } } { "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/" { { 0 { 0 ""} 0 554 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1409233655698 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[14\] a permanently disabled " "Pin GPIO\[14\] has a permanently disabled output enable" {  } { { "c:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin64/pin_planner.ppl" { GPIO[14] } } } { "c:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[14\]" } } } } { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nes_fpga.v" 87 0 0 } } { "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/" { { 0 { 0 ""} 0 555 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1409233655698 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[15\] a permanently disabled " "Pin GPIO\[15\] has a permanently disabled output enable" {  } { { "c:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin64/pin_planner.ppl" { GPIO[15] } } } { "c:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[15\]" } } } } { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nes_fpga.v" 87 0 0 } } { "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/" { { 0 { 0 ""} 0 556 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1409233655698 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[16\] a permanently disabled " "Pin GPIO\[16\] has a permanently disabled output enable" {  } { { "c:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin64/pin_planner.ppl" { GPIO[16] } } } { "c:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[16\]" } } } } { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nes_fpga.v" 87 0 0 } } { "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/" { { 0 { 0 ""} 0 557 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1409233655698 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[17\] a permanently disabled " "Pin GPIO\[17\] has a permanently disabled output enable" {  } { { "c:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin64/pin_planner.ppl" { GPIO[17] } } } { "c:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[17\]" } } } } { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nes_fpga.v" 87 0 0 } } { "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/" { { 0 { 0 ""} 0 558 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1409233655698 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[18\] a permanently disabled " "Pin GPIO\[18\] has a permanently disabled output enable" {  } { { "c:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin64/pin_planner.ppl" { GPIO[18] } } } { "c:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[18\]" } } } } { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nes_fpga.v" 87 0 0 } } { "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/" { { 0 { 0 ""} 0 559 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1409233655698 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[19\] a permanently disabled " "Pin GPIO\[19\] has a permanently disabled output enable" {  } { { "c:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin64/pin_planner.ppl" { GPIO[19] } } } { "c:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[19\]" } } } } { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nes_fpga.v" 87 0 0 } } { "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/" { { 0 { 0 ""} 0 560 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1409233655698 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[20\] a permanently disabled " "Pin GPIO\[20\] has a permanently disabled output enable" {  } { { "c:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin64/pin_planner.ppl" { GPIO[20] } } } { "c:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[20\]" } } } } { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nes_fpga.v" 87 0 0 } } { "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/" { { 0 { 0 ""} 0 561 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1409233655698 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[21\] a permanently disabled " "Pin GPIO\[21\] has a permanently disabled output enable" {  } { { "c:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin64/pin_planner.ppl" { GPIO[21] } } } { "c:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[21\]" } } } } { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nes_fpga.v" 87 0 0 } } { "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/" { { 0 { 0 ""} 0 562 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1409233655698 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[22\] a permanently disabled " "Pin GPIO\[22\] has a permanently disabled output enable" {  } { { "c:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin64/pin_planner.ppl" { GPIO[22] } } } { "c:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[22\]" } } } } { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nes_fpga.v" 87 0 0 } } { "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/" { { 0 { 0 ""} 0 563 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1409233655698 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[23\] a permanently disabled " "Pin GPIO\[23\] has a permanently disabled output enable" {  } { { "c:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin64/pin_planner.ppl" { GPIO[23] } } } { "c:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[23\]" } } } } { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nes_fpga.v" 87 0 0 } } { "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/" { { 0 { 0 ""} 0 564 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1409233655698 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[24\] a permanently disabled " "Pin GPIO\[24\] has a permanently disabled output enable" {  } { { "c:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin64/pin_planner.ppl" { GPIO[24] } } } { "c:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[24\]" } } } } { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nes_fpga.v" 87 0 0 } } { "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/" { { 0 { 0 ""} 0 565 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1409233655698 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[25\] a permanently disabled " "Pin GPIO\[25\] has a permanently disabled output enable" {  } { { "c:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin64/pin_planner.ppl" { GPIO[25] } } } { "c:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[25\]" } } } } { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nes_fpga.v" 87 0 0 } } { "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/" { { 0 { 0 ""} 0 566 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1409233655698 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[26\] a permanently disabled " "Pin GPIO\[26\] has a permanently disabled output enable" {  } { { "c:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin64/pin_planner.ppl" { GPIO[26] } } } { "c:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[26\]" } } } } { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nes_fpga.v" 87 0 0 } } { "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/" { { 0 { 0 ""} 0 567 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1409233655698 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[27\] a permanently disabled " "Pin GPIO\[27\] has a permanently disabled output enable" {  } { { "c:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin64/pin_planner.ppl" { GPIO[27] } } } { "c:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[27\]" } } } } { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nes_fpga.v" 87 0 0 } } { "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/" { { 0 { 0 ""} 0 568 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1409233655698 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[28\] a permanently disabled " "Pin GPIO\[28\] has a permanently disabled output enable" {  } { { "c:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin64/pin_planner.ppl" { GPIO[28] } } } { "c:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[28\]" } } } } { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nes_fpga.v" 87 0 0 } } { "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/" { { 0 { 0 ""} 0 569 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1409233655698 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[29\] a permanently disabled " "Pin GPIO\[29\] has a permanently disabled output enable" {  } { { "c:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin64/pin_planner.ppl" { GPIO[29] } } } { "c:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[29\]" } } } } { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nes_fpga.v" 87 0 0 } } { "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/" { { 0 { 0 ""} 0 570 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1409233655698 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[30\] a permanently disabled " "Pin GPIO\[30\] has a permanently disabled output enable" {  } { { "c:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin64/pin_planner.ppl" { GPIO[30] } } } { "c:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[30\]" } } } } { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nes_fpga.v" 87 0 0 } } { "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/" { { 0 { 0 ""} 0 571 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1409233655698 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[31\] a permanently disabled " "Pin GPIO\[31\] has a permanently disabled output enable" {  } { { "c:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin64/pin_planner.ppl" { GPIO[31] } } } { "c:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[31\]" } } } } { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nes_fpga.v" 87 0 0 } } { "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/" { { 0 { 0 ""} 0 572 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1409233655698 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[32\] a permanently disabled " "Pin GPIO\[32\] has a permanently disabled output enable" {  } { { "c:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin64/pin_planner.ppl" { GPIO[32] } } } { "c:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[32\]" } } } } { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nes_fpga.v" 87 0 0 } } { "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO[32] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/" { { 0 { 0 ""} 0 573 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1409233655698 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[33\] a permanently disabled " "Pin GPIO\[33\] has a permanently disabled output enable" {  } { { "c:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin64/pin_planner.ppl" { GPIO[33] } } } { "c:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[33\]" } } } } { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nes_fpga.v" 87 0 0 } } { "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO[33] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/" { { 0 { 0 ""} 0 574 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1409233655698 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[34\] a permanently disabled " "Pin GPIO\[34\] has a permanently disabled output enable" {  } { { "c:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin64/pin_planner.ppl" { GPIO[34] } } } { "c:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[34\]" } } } } { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nes_fpga.v" 87 0 0 } } { "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO[34] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/" { { 0 { 0 ""} 0 575 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1409233655698 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[35\] a permanently disabled " "Pin GPIO\[35\] has a permanently disabled output enable" {  } { { "c:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin64/pin_planner.ppl" { GPIO[35] } } } { "c:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[35\]" } } } } { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nes_fpga.v" 87 0 0 } } { "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO[35] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/" { { 0 { 0 ""} 0 576 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1409233655698 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SD_DAT\[3\] a permanently disabled " "Pin SD_DAT\[3\] has a permanently disabled output enable" {  } { { "c:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin64/pin_planner.ppl" { SD_DAT[3] } } } { "c:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DAT\[3\]" } } } } { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nes_fpga.v" 60 0 0 } } { "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SD_DAT[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/" { { 0 { 0 ""} 0 403 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1409233655698 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[0\] a permanently enabled " "Pin GPIO\[0\] has a permanently enabled output enable" {  } { { "c:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin64/pin_planner.ppl" { GPIO[0] } } } { "c:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[0\]" } } } } { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nes_fpga.v" 87 0 0 } } { "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/" { { 0 { 0 ""} 0 541 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1409233655698 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[1\] a permanently disabled " "Pin GPIO\[1\] has a permanently disabled output enable" {  } { { "c:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin64/pin_planner.ppl" { GPIO[1] } } } { "c:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[1\]" } } } } { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nes_fpga.v" 87 0 0 } } { "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/" { { 0 { 0 ""} 0 542 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1409233655698 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[2\] a permanently enabled " "Pin GPIO\[2\] has a permanently enabled output enable" {  } { { "c:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin64/pin_planner.ppl" { GPIO[2] } } } { "c:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[2\]" } } } } { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nes_fpga.v" 87 0 0 } } { "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/" { { 0 { 0 ""} 0 543 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1409233655698 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FAN_CTRL a permanently disabled " "Pin FAN_CTRL has a permanently disabled output enable" {  } { { "c:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin64/pin_planner.ppl" { FAN_CTRL } } } { "c:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FAN_CTRL" } } } } { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/nes_fpga.v" 88 0 0 } } { "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FAN_CTRL } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/" { { 0 { 0 ""} 0 577 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1409233655698 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "" 0 -1 1409233655698 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/NES_FPGA.fit.smsg " "Generated suppressed messages file C:/Users/Sergio/Desktop/NES_FPGA/source/NES_FPGA/NES_FPGA.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1 1409233657774 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 16 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 16 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1110 " "Peak virtual memory: 1110 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1409233662836 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Aug 28 15:47:42 2014 " "Processing ended: Thu Aug 28 15:47:42 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1409233662836 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:02:26 " "Elapsed time: 00:02:26" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1409233662836 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:59 " "Total CPU time (on all processors): 00:02:59" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1409233662836 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1409233662836 ""}
