// Seed: 278857237
module module_0 (
    input  tri1 id_0,
    output wor  id_1
);
  specify
    (id_3 => id_4) = (1  : id_3  : 1, 1'b0 : id_0  : 1);
    (posedge id_5 => (id_6 +: id_0)) = (1, id_5);
    (id_7 => id_8) = 1;
  endspecify
endmodule
module module_1 (
    input wor id_0,
    input tri1 id_1,
    input tri1 id_2,
    output wor id_3,
    output uwire id_4,
    output tri1 id_5,
    input supply1 id_6,
    input wor id_7
);
  module_0(
      id_2, id_5
  );
  wire id_9;
  wire id_11;
  assign id_5 = 1;
endmodule
