// Generated by CIRCT firtool-1.62.0
module SimpleCounter(
  input  clock,
         reset,
         io_load,
  output io_done
);

  reg  [3:0] countReg;
  wire       io_done_0 = countReg == 4'h0;
  always @(posedge clock) begin
    if (reset)
      countReg <= 4'h0;
    else if (io_load)
      countReg <= 4'h2;
    else if (~io_done_0)
      countReg <= countReg - 4'h1;
  end // always @(posedge)
  assign io_done = io_done_0;
endmodule

