INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/User/Documents/GitHub/G23SED/FPGA/GLOBAL_V1/DISPLAY-FSM/DISPLAY.srcs/sim_1/new/tb_FSM.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'FSM_tb'
