{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1576466603865 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1576466603877 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 15 20:23:23 2019 " "Processing started: Sun Dec 15 20:23:23 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1576466603877 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576466603877 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off maxV_chip -c maxV_chip " "Command: quartus_map --read_settings_files=on --write_settings_files=off maxV_chip -c maxV_chip" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576466603877 ""}
{ "Info" "IQCU_OPT_MODE_DESCRIPTION" "Aggressive Performance timing performance increased logic area and compilation time " "Aggressive Performance optimization mode selected -- timing performance will be prioritized at the potential cost of increased logic area and compilation time" {  } {  } 0 16303 "%1!s! optimization mode selected -- %2!s! will be prioritized at the potential cost of %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1576466604635 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "4 " "Parallel compilation is enabled and will use up to 4 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Analysis & Synthesis" 0 -1 1576466604667 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "maxv_pwm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file maxv_pwm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pwm-Behavioral " "Found design unit 1: pwm-Behavioral" {  } { { "maxV_pwm.vhd" "" { Text "C:/Users/aaron/Documents/00-CPLD/maxV_chip/maxV_pwm.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576466613976 ""} { "Info" "ISGN_ENTITY_NAME" "1 pwm " "Found entity 1: pwm" {  } { { "maxV_pwm.vhd" "" { Text "C:/Users/aaron/Documents/00-CPLD/maxV_chip/maxV_pwm.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576466613976 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576466613976 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "maxv_chip.vhd 2 1 " "Found 2 design units, including 1 entities, in source file maxv_chip.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MAXV_CHIP-Behavioral " "Found design unit 1: MAXV_CHIP-Behavioral" {  } { { "maxV_chip.vhd" "" { Text "C:/Users/aaron/Documents/00-CPLD/maxV_chip/maxV_chip.vhd" 100 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576466613985 ""} { "Info" "ISGN_ENTITY_NAME" "1 MAXV_CHIP " "Found entity 1: MAXV_CHIP" {  } { { "maxV_chip.vhd" "" { Text "C:/Users/aaron/Documents/00-CPLD/maxV_chip/maxV_chip.vhd" 62 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576466613985 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576466613985 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "maxV_chip " "Elaborating entity \"maxV_chip\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1576466614036 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "LED_R maxV_chip.vhd(68) " "VHDL Signal Declaration warning at maxV_chip.vhd(68): used implicit default value for signal \"LED_R\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "maxV_chip.vhd" "" { Text "C:/Users/aaron/Documents/00-CPLD/maxV_chip/maxV_chip.vhd" 68 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1576466614037 "|maxV_chip"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "LED_G maxV_chip.vhd(69) " "VHDL Signal Declaration warning at maxV_chip.vhd(69): used implicit default value for signal \"LED_G\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "maxV_chip.vhd" "" { Text "C:/Users/aaron/Documents/00-CPLD/maxV_chip/maxV_chip.vhd" 69 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1576466614037 "|maxV_chip"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "LED_B maxV_chip.vhd(70) " "VHDL Signal Declaration warning at maxV_chip.vhd(70): used implicit default value for signal \"LED_B\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "maxV_chip.vhd" "" { Text "C:/Users/aaron/Documents/00-CPLD/maxV_chip/maxV_chip.vhd" 70 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1576466614037 "|maxV_chip"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "REG_XBLAST_IO maxV_chip.vhd(165) " "Verilog HDL or VHDL warning at maxV_chip.vhd(165): object \"REG_XBLAST_IO\" assigned a value but never read" {  } { { "maxV_chip.vhd" "" { Text "C:/Users/aaron/Documents/00-CPLD/maxV_chip/maxV_chip.vhd" 165 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1576466614038 "|maxV_chip"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "REG_XODUS_CONTROL maxV_chip.vhd(186) " "Verilog HDL or VHDL warning at maxV_chip.vhd(186): object \"REG_XODUS_CONTROL\" assigned a value but never read" {  } { { "maxV_chip.vhd" "" { Text "C:/Users/aaron/Documents/00-CPLD/maxV_chip/maxV_chip.vhd" 186 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1576466614038 "|maxV_chip"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "REG_LCD_BL maxV_chip.vhd(188) " "Verilog HDL or VHDL warning at maxV_chip.vhd(188): object \"REG_LCD_BL\" assigned a value but never read" {  } { { "maxV_chip.vhd" "" { Text "C:/Users/aaron/Documents/00-CPLD/maxV_chip/maxV_chip.vhd" 188 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1576466614038 "|maxV_chip"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "REG_LCD_CT maxV_chip.vhd(189) " "Verilog HDL or VHDL warning at maxV_chip.vhd(189): object \"REG_LCD_CT\" assigned a value but never read" {  } { { "maxV_chip.vhd" "" { Text "C:/Users/aaron/Documents/00-CPLD/maxV_chip/maxV_chip.vhd" 189 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1576466614038 "|maxV_chip"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "REG_SYSCON_REG_READ maxV_chip.vhd(195) " "VHDL Signal Declaration warning at maxV_chip.vhd(195): used explicit default value for signal \"REG_SYSCON_REG_READ\" because signal was never assigned a value" {  } { { "maxV_chip.vhd" "" { Text "C:/Users/aaron/Documents/00-CPLD/maxV_chip/maxV_chip.vhd" 195 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1576466614038 "|maxV_chip"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "REG_XBLAST_IO_READ maxV_chip.vhd(196) " "VHDL Signal Declaration warning at maxV_chip.vhd(196): used explicit default value for signal \"REG_XBLAST_IO_READ\" because signal was never assigned a value" {  } { { "maxV_chip.vhd" "" { Text "C:/Users/aaron/Documents/00-CPLD/maxV_chip/maxV_chip.vhd" 196 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1576466614038 "|maxV_chip"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "reset maxV_chip.vhd(200) " "VHDL Signal Declaration warning at maxV_chip.vhd(200): used explicit default value for signal \"reset\" because signal was never assigned a value" {  } { { "maxV_chip.vhd" "" { Text "C:/Users/aaron/Documents/00-CPLD/maxV_chip/maxV_chip.vhd" 200 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1576466614038 "|maxV_chip"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "pos maxV_chip.vhd(202) " "VHDL Signal Declaration warning at maxV_chip.vhd(202): used explicit default value for signal \"pos\" because signal was never assigned a value" {  } { { "maxV_chip.vhd" "" { Text "C:/Users/aaron/Documents/00-CPLD/maxV_chip/maxV_chip.vhd" 202 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1576466614038 "|maxV_chip"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pwm pwm:PW " "Elaborating entity \"pwm\" for hierarchy \"pwm:PW\"" {  } { { "maxV_chip.vhd" "PW" { Text "C:/Users/aaron/Documents/00-CPLD/maxV_chip/maxV_chip.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576466614074 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LED_R GND " "Pin \"LED_R\" is stuck at GND" {  } { { "maxV_chip.vhd" "" { Text "C:/Users/aaron/Documents/00-CPLD/maxV_chip/maxV_chip.vhd" 68 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1576466614394 "|MAXV_CHIP|LED_R"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED_G GND " "Pin \"LED_G\" is stuck at GND" {  } { { "maxV_chip.vhd" "" { Text "C:/Users/aaron/Documents/00-CPLD/maxV_chip/maxV_chip.vhd" 69 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1576466614394 "|MAXV_CHIP|LED_G"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED_B GND " "Pin \"LED_B\" is stuck at GND" {  } { { "maxV_chip.vhd" "" { Text "C:/Users/aaron/Documents/00-CPLD/maxV_chip/maxV_chip.vhd" 70 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1576466614394 "|MAXV_CHIP|LED_B"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1576466614394 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "LCD_PWM " "No output dependent on input pin \"LCD_PWM\"" {  } { { "maxV_chip.vhd" "" { Text "C:/Users/aaron/Documents/00-CPLD/maxV_chip/maxV_chip.vhd" 93 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1576466614434 "|MAXV_CHIP|LCD_PWM"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1576466614434 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "205 " "Implemented 205 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1576466614435 ""} { "Info" "ICUT_CUT_TM_OPINS" "34 " "Implemented 34 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1576466614435 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "12 " "Implemented 12 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1576466614435 ""} { "Info" "ICUT_CUT_TM_LCELLS" "156 " "Implemented 156 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1576466614435 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1576466614435 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 17 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 17 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4770 " "Peak virtual memory: 4770 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1576466614496 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec 15 20:23:34 2019 " "Processing ended: Sun Dec 15 20:23:34 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1576466614496 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1576466614496 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1576466614496 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1576466614496 ""}
