

******* Archived project restoration attempt on Sun Nov 11 22:51:50 2018
Source archive file:	C:/Users/DHL/Desktop/cpu550-2018Fall_Verilog.qar
Archive was extracted into	C:/Users/DHL/Desktop/cpu550-2018Fall_Verilog_restored/
		 - successfully.


******* Archived project restoration attempt on Mon Nov 12 09:27:10 2018
Source archive file:	C:/Users/DHL/Desktop/cpu550-2018Fall_Verilog.qar
Archive was extracted into	C:/Users/DHL/Desktop/cpu550-2018Fall_Verilog_restored/
		 - successfully.


******* Archived project restoration attempt on Tue Nov 13 21:02:54 2018
Source archive file:	C:/Users/DHL/Desktop/cpu550-2018Fall_Verilog.qar
Archive was extracted into	C:/Users/DHL/Desktop/cpu550-2018Fall_Verilog_restored/
		 - successfully.


******* Archived project restoration attempt on Wed Nov 14 10:09:09 2018
Source archive file:	C:/Users/DHL/Desktop/cpu550-2018Fall_Verilog.qar
Archive was extracted into	C:/Users/DHL/Desktop/cpu550-2018Fall_Verilog_restored/
		 - successfully.


******* Archived project restoration attempt on Thu Nov 15 00:04:48 2018
Source archive file:	C:/Users/DHL/Desktop/cpu550-2018Fall_Verilog.qar
Archive was extracted into	C:/Users/DHL/Desktop/cpu550-2018Fall_Verilog_restored/
		 - successfully.


******* Archived project restoration attempt on Thu Nov 15 00:09:13 2018
Source archive file:	C:/Users/DHL/Desktop/cpu550-2018Fall_Verilog.qar
Archive was extracted into	C:/Users/DHL/Desktop/cpu550-2018Fall_Verilog_restored/
		 - successfully.
