// Seed: 1693917891
module module_0;
  always id_1 <= 1'd0;
  tri id_4;
  always @(*) begin : LABEL_0
    id_4 = 1;
  end
  reg id_5 = id_1;
endmodule
module module_1 (
    output wor id_0,
    input wire id_1,
    input wire id_2,
    input wand id_3,
    output tri id_4,
    input tri1 id_5,
    input supply1 id_6,
    output tri1 id_7,
    input supply0 id_8,
    output tri0 id_9,
    output supply1 id_10,
    input supply0 id_11,
    input supply1 id_12,
    input tri0 id_13,
    output tri0 id_14,
    output tri1 id_15,
    input tri0 id_16,
    input tri id_17,
    output wand id_18,
    output wire id_19,
    input wire id_20,
    output supply1 id_21,
    input tri id_22,
    output tri id_23,
    input supply0 id_24
);
  wire id_26, id_27;
  module_0 modCall_1 ();
  wire id_28;
  nor primCall (
      id_0,
      id_1,
      id_11,
      id_12,
      id_13,
      id_16,
      id_17,
      id_2,
      id_20,
      id_22,
      id_24,
      id_26,
      id_27,
      id_3,
      id_5,
      id_6,
      id_8
  );
endmodule
