{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1618097205722 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1618097205723 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Apr 10 20:26:45 2021 " "Processing started: Sat Apr 10 20:26:45 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1618097205723 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1618097205723 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ula_neander -c ula_neander " "Command: quartus_map --read_settings_files=on --write_settings_files=off ula_neander -c ula_neander" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1618097205723 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1618097208518 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1618097208518 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ulaneander1bit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file ulaneander1bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ulaneander1bit " "Found entity 1: ulaneander1bit" {  } { { "ulaneander1bit.bdf" "" { Schematic "D:/intelFPGA_lite/20.1/ula_neander/ulaneander1bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618097227092 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1618097227092 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "somadorcompleto.bdf 1 1 " "Found 1 design units, including 1 entities, in source file somadorcompleto.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 somadorcompleto " "Found entity 1: somadorcompleto" {  } { { "somadorcompleto.bdf" "" { Schematic "D:/intelFPGA_lite/20.1/ula_neander/somadorcompleto.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618097227111 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1618097227111 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "meiosomador.bdf 1 1 " "Found 1 design units, including 1 entities, in source file meiosomador.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 meiosomador " "Found entity 1: meiosomador" {  } { { "meiosomador.bdf" "" { Schematic "D:/intelFPGA_lite/20.1/ula_neander/meiosomador.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618097227135 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1618097227135 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula.bdf 1 1 " "Found 1 design units, including 1 entities, in source file ula.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ula " "Found entity 1: ula" {  } { { "ula.bdf" "" { Schematic "D:/intelFPGA_lite/20.1/ula_neander/ula.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618097227162 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1618097227162 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula_neander.bdf 1 1 " "Found 1 design units, including 1 entities, in source file ula_neander.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ula_neander " "Found entity 1: ula_neander" {  } { { "ula_neander.bdf" "" { Schematic "D:/intelFPGA_lite/20.1/ula_neander/ula_neander.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618097227188 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1618097227188 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux5x1.bdf 1 1 " "Found 1 design units, including 1 entities, in source file mux5x1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux5x1 " "Found entity 1: mux5x1" {  } { { "mux5x1.bdf" "" { Schematic "D:/intelFPGA_lite/20.1/ula_neander/mux5x1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618097227212 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1618097227212 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ulaneander1bitfa.bdf 1 1 " "Found 1 design units, including 1 entities, in source file ulaneander1bitfa.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ulaneander1bitFA " "Found entity 1: ulaneander1bitFA" {  } { { "ulaneander1bitFA.bdf" "" { Schematic "D:/intelFPGA_lite/20.1/ula_neander/ulaneander1bitFA.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618097227257 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1618097227257 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ula_neander " "Elaborating entity \"ula_neander\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1618097227575 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ulaneander1bit ulaneander1bit:inst " "Elaborating entity \"ulaneander1bit\" for hierarchy \"ulaneander1bit:inst\"" {  } { { "ula_neander.bdf" "inst" { Schematic "D:/intelFPGA_lite/20.1/ula_neander/ula_neander.bdf" { { 208 456 568 304 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1618097227766 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux5x1 ulaneander1bit:inst\|mux5x1:mux " "Elaborating entity \"mux5x1\" for hierarchy \"ulaneander1bit:inst\|mux5x1:mux\"" {  } { { "ulaneander1bit.bdf" "mux" { Schematic "D:/intelFPGA_lite/20.1/ula_neander/ulaneander1bit.bdf" { { 0 392 504 160 "mux" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1618097227827 ""}
{ "Warning" "WSGN_SEARCH_FILE" "multiplexador-2-1.bdf 1 1 " "Using design file multiplexador-2-1.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 multiplexador-2-1 " "Found entity 1: multiplexador-2-1" {  } { { "multiplexador-2-1.bdf" "" { Schematic "D:/intelFPGA_lite/20.1/ula_neander/multiplexador-2-1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618097227859 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1618097227859 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplexador-2-1 ulaneander1bit:inst\|mux5x1:mux\|multiplexador-2-1:inst6 " "Elaborating entity \"multiplexador-2-1\" for hierarchy \"ulaneander1bit:inst\|mux5x1:mux\|multiplexador-2-1:inst6\"" {  } { { "mux5x1.bdf" "inst6" { Schematic "D:/intelFPGA_lite/20.1/ula_neander/mux5x1.bdf" { { 376 536 632 472 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1618097227859 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "meiosomador ulaneander1bit:inst\|meiosomador:inst7 " "Elaborating entity \"meiosomador\" for hierarchy \"ulaneander1bit:inst\|meiosomador:inst7\"" {  } { { "ulaneander1bit.bdf" "inst7" { Schematic "D:/intelFPGA_lite/20.1/ula_neander/ulaneander1bit.bdf" { { 216 224 320 312 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1618097227880 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ulaneander1bitFA ulaneander1bitFA:inst4 " "Elaborating entity \"ulaneander1bitFA\" for hierarchy \"ulaneander1bitFA:inst4\"" {  } { { "ula_neander.bdf" "inst4" { Schematic "D:/intelFPGA_lite/20.1/ula_neander/ula_neander.bdf" { { 320 456 592 448 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1618097227895 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "somadorcompleto ulaneander1bitFA:inst4\|somadorcompleto:inst " "Elaborating entity \"somadorcompleto\" for hierarchy \"ulaneander1bitFA:inst4\|somadorcompleto:inst\"" {  } { { "ulaneander1bitFA.bdf" "inst" { Schematic "D:/intelFPGA_lite/20.1/ula_neander/ulaneander1bitFA.bdf" { { 216 224 336 312 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1618097227922 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1618097230585 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1618097232981 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1618097232981 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "59 " "Implemented 59 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "19 " "Implemented 19 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1618097234002 ""} { "Info" "ICUT_CUT_TM_OPINS" "9 " "Implemented 9 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1618097234002 ""} { "Info" "ICUT_CUT_TM_LCELLS" "31 " "Implemented 31 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1618097234002 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1618097234002 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "676 " "Peak virtual memory: 676 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1618097234060 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Apr 10 20:27:14 2021 " "Processing ended: Sat Apr 10 20:27:14 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1618097234060 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:29 " "Elapsed time: 00:00:29" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1618097234060 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:26 " "Total CPU time (on all processors): 00:00:26" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1618097234060 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1618097234060 ""}
