|finalProject_Q4
GameLengthSwitches[0] => GameLengthSwitches[0].IN1
GameLengthSwitches[1] => GameLengthSwitches[1].IN1
GameLengthSwitches[2] => GameLengthSwitches[2].IN1
GameLengthSwitches[3] => GameLengthSwitches[3].IN1
PWSwitches[0] => PWSwitches[0].IN1
PWSwitches[1] => PWSwitches[1].IN1
PWSwitches[2] => PWSwitches[2].IN1
PWSwitches[3] => PWSwitches[3].IN1
GameStartRawBtn => GameStartRawBtn.IN1
PswdEnterRawBtn => PswdEnterRawBtn.IN1
LogOutRawBtn => LogOutRawBtn.IN1
TenLEDOutput[0] <= LED_Animator:LEDDisplay.port4
TenLEDOutput[1] <= LED_Animator:LEDDisplay.port4
TenLEDOutput[2] <= LED_Animator:LEDDisplay.port4
TenLEDOutput[3] <= LED_Animator:LEDDisplay.port4
TenLEDOutput[4] <= LED_Animator:LEDDisplay.port4
TenLEDOutput[5] <= LED_Animator:LEDDisplay.port4
TenLEDOutput[6] <= LED_Animator:LEDDisplay.port4
TenLEDOutput[7] <= LED_Animator:LEDDisplay.port4
TenLEDOutput[8] <= LED_Animator:LEDDisplay.port4
TenLEDOutput[9] <= LED_Animator:LEDDisplay.port4
SevenSegDisplay[0] <= Seg_7_Control:segControl.port6
SevenSegDisplay[1] <= Seg_7_Control:segControl.port6
SevenSegDisplay[2] <= Seg_7_Control:segControl.port6
SevenSegDisplay[3] <= Seg_7_Control:segControl.port6
SevenSegDisplay[4] <= Seg_7_Control:segControl.port6
SevenSegDisplay[5] <= Seg_7_Control:segControl.port6
SevenSegDisplay[6] <= Seg_7_Control:segControl.port6
SevenSegDisplay[7] <= Seg_7_Control:segControl.port5
SevenSegDisplay[8] <= Seg_7_Control:segControl.port5
SevenSegDisplay[9] <= Seg_7_Control:segControl.port5
SevenSegDisplay[10] <= Seg_7_Control:segControl.port5
SevenSegDisplay[11] <= Seg_7_Control:segControl.port5
SevenSegDisplay[12] <= Seg_7_Control:segControl.port5
SevenSegDisplay[13] <= Seg_7_Control:segControl.port5
SevenSegDisplay[14] <= Seg_7_Control:segControl.port4
SevenSegDisplay[15] <= Seg_7_Control:segControl.port4
SevenSegDisplay[16] <= Seg_7_Control:segControl.port4
SevenSegDisplay[17] <= Seg_7_Control:segControl.port4
SevenSegDisplay[18] <= Seg_7_Control:segControl.port4
SevenSegDisplay[19] <= Seg_7_Control:segControl.port4
SevenSegDisplay[20] <= Seg_7_Control:segControl.port4
SevenSegDisplay[21] <= Seg_7_Control:segControl.port3
SevenSegDisplay[22] <= Seg_7_Control:segControl.port3
SevenSegDisplay[23] <= Seg_7_Control:segControl.port3
SevenSegDisplay[24] <= Seg_7_Control:segControl.port3
SevenSegDisplay[25] <= Seg_7_Control:segControl.port3
SevenSegDisplay[26] <= Seg_7_Control:segControl.port3
SevenSegDisplay[27] <= Seg_7_Control:segControl.port3
SevenSegDisplay[28] <= Seg_7_Control:segControl.port2
SevenSegDisplay[29] <= Seg_7_Control:segControl.port2
SevenSegDisplay[30] <= Seg_7_Control:segControl.port2
SevenSegDisplay[31] <= Seg_7_Control:segControl.port2
SevenSegDisplay[32] <= Seg_7_Control:segControl.port2
SevenSegDisplay[33] <= Seg_7_Control:segControl.port2
SevenSegDisplay[34] <= Seg_7_Control:segControl.port2
SevenSegDisplay[35] <= Seg_7_Control:segControl.port1
SevenSegDisplay[36] <= Seg_7_Control:segControl.port1
SevenSegDisplay[37] <= Seg_7_Control:segControl.port1
SevenSegDisplay[38] <= Seg_7_Control:segControl.port1
SevenSegDisplay[39] <= Seg_7_Control:segControl.port1
SevenSegDisplay[40] <= Seg_7_Control:segControl.port1
SevenSegDisplay[41] <= Seg_7_Control:segControl.port1
clk => clk.IN12
rst => rst.IN12


|finalProject_Q4|ButtonShaper:GameStartButton
B_in => Selector0.IN1
B_in => StateNext.PULSE.DATAB
B_in => Selector1.IN2
B_out <= B_out.DB_MAX_OUTPUT_PORT_TYPE
clk => State~1.DATAIN
rst => State.OUTPUTSELECT
rst => State.OUTPUTSELECT
rst => State.OUTPUTSELECT


|finalProject_Q4|ButtonShaper:PWEnterButton
B_in => Selector0.IN1
B_in => StateNext.PULSE.DATAB
B_in => Selector1.IN2
B_out <= B_out.DB_MAX_OUTPUT_PORT_TYPE
clk => State~1.DATAIN
rst => State.OUTPUTSELECT
rst => State.OUTPUTSELECT
rst => State.OUTPUTSELECT


|finalProject_Q4|ButtonShaper:LogOutButton
B_in => Selector0.IN1
B_in => StateNext.PULSE.DATAB
B_in => Selector1.IN2
B_out <= B_out.DB_MAX_OUTPUT_PORT_TYPE
clk => State~1.DATAIN
rst => State.OUTPUTSELECT
rst => State.OUTPUTSELECT
rst => State.OUTPUTSELECT


|finalProject_Q4|AccessController:MultiAuthGameCtrl
Clk => Clk.IN3
Reset => Reset.IN3
InputSwitches[0] => InputSwitches[0].IN1
InputSwitches[1] => InputSwitches[1].IN1
InputSwitches[2] => InputSwitches[2].IN1
InputSwitches[3] => InputSwitches[3].IN1
EnterPswd => EnterPswd.IN1
GameStartBtn => GameStartBtn.IN1
LogOutBtn => LogOutBtn.IN1
CrashDetected => CrashDetected.IN1
LEDTimeOut => LEDTimeOut.IN1
NewGamePulse <= GameController:GameControl.port8
PassedRoundPulse <= GameController:GameControl.port9
GameOverPulse <= GameController:GameControl.port10
EnableGameElements <= GameController:GameControl.port11
Difficulty[0] <= GameController:GameControl.port12
Difficulty[1] <= GameController:GameControl.port12
DisplayMode[0] <= ModeWire[0].DB_MAX_OUTPUT_PORT_TYPE
DisplayMode[1] <= ModeWire[1].DB_MAX_OUTPUT_PORT_TYPE
DisplayMode[2] <= ModeWire[2].DB_MAX_OUTPUT_PORT_TYPE
PlayerId[0] <= MultiUserAuthentication:Multi_Authen.port7
PlayerId[1] <= MultiUserAuthentication:Multi_Authen.port7
PlayerId[2] <= MultiUserAuthentication:Multi_Authen.port7
PlayerId[3] <= MultiUserAuthentication:Multi_Authen.port7
PlayerId[4] <= MultiUserAuthentication:Multi_Authen.port7
Hex1Out[0] <= MultiUserAuthentication:Multi_Authen.port8
Hex1Out[1] <= MultiUserAuthentication:Multi_Authen.port8
Hex1Out[2] <= MultiUserAuthentication:Multi_Authen.port8
Hex1Out[3] <= MultiUserAuthentication:Multi_Authen.port8
Hex1Out[4] <= MultiUserAuthentication:Multi_Authen.port8
Hex1Out[5] <= MultiUserAuthentication:Multi_Authen.port8
Hex1Out[6] <= MultiUserAuthentication:Multi_Authen.port8
Hex2Out[0] <= MultiUserAuthentication:Multi_Authen.port9
Hex2Out[1] <= MultiUserAuthentication:Multi_Authen.port9
Hex2Out[2] <= MultiUserAuthentication:Multi_Authen.port9
Hex2Out[3] <= MultiUserAuthentication:Multi_Authen.port9
Hex2Out[4] <= MultiUserAuthentication:Multi_Authen.port9
Hex2Out[5] <= MultiUserAuthentication:Multi_Authen.port9
Hex2Out[6] <= MultiUserAuthentication:Multi_Authen.port9
Hex3Out[0] <= MultiUserAuthentication:Multi_Authen.port10
Hex3Out[1] <= MultiUserAuthentication:Multi_Authen.port10
Hex3Out[2] <= MultiUserAuthentication:Multi_Authen.port10
Hex3Out[3] <= MultiUserAuthentication:Multi_Authen.port10
Hex3Out[4] <= MultiUserAuthentication:Multi_Authen.port10
Hex3Out[5] <= MultiUserAuthentication:Multi_Authen.port10
Hex3Out[6] <= MultiUserAuthentication:Multi_Authen.port10
Hex4Out[0] <= MultiUserAuthentication:Multi_Authen.port11
Hex4Out[1] <= MultiUserAuthentication:Multi_Authen.port11
Hex4Out[2] <= MultiUserAuthentication:Multi_Authen.port11
Hex4Out[3] <= MultiUserAuthentication:Multi_Authen.port11
Hex4Out[4] <= MultiUserAuthentication:Multi_Authen.port11
Hex4Out[5] <= MultiUserAuthentication:Multi_Authen.port11
Hex4Out[6] <= MultiUserAuthentication:Multi_Authen.port11
Hex5Out[0] <= MultiUserAuthentication:Multi_Authen.port12
Hex5Out[1] <= MultiUserAuthentication:Multi_Authen.port12
Hex5Out[2] <= MultiUserAuthentication:Multi_Authen.port12
Hex5Out[3] <= MultiUserAuthentication:Multi_Authen.port12
Hex5Out[4] <= MultiUserAuthentication:Multi_Authen.port12
Hex5Out[5] <= MultiUserAuthentication:Multi_Authen.port12
Hex5Out[6] <= MultiUserAuthentication:Multi_Authen.port12
Hex6Out[0] <= MultiUserAuthentication:Multi_Authen.port13
Hex6Out[1] <= MultiUserAuthentication:Multi_Authen.port13
Hex6Out[2] <= MultiUserAuthentication:Multi_Authen.port13
Hex6Out[3] <= MultiUserAuthentication:Multi_Authen.port13
Hex6Out[4] <= MultiUserAuthentication:Multi_Authen.port13
Hex6Out[5] <= MultiUserAuthentication:Multi_Authen.port13
Hex6Out[6] <= MultiUserAuthentication:Multi_Authen.port13


|finalProject_Q4|AccessController:MultiAuthGameCtrl|MultiUserAuthentication:Multi_Authen
Clk => Clk.IN2
Reset => Reset.IN2
InputSwitches[0] => InputSwitches[0].IN2
InputSwitches[1] => InputSwitches[1].IN2
InputSwitches[2] => InputSwitches[2].IN2
InputSwitches[3] => InputSwitches[3].IN2
EnterPswd => EnterPswd.IN2
LogOutPulse => LogOutPulse.IN2
Mode[0] => Mode[0].IN1
Mode[1] => Mode[1].IN1
Mode[2] => Mode[2].IN1
Successful <= SuccessSignal.DB_MAX_OUTPUT_PORT_TYPE
PlayerID[0] <= InternalID[0].DB_MAX_OUTPUT_PORT_TYPE
PlayerID[1] <= InternalID[1].DB_MAX_OUTPUT_PORT_TYPE
PlayerID[2] <= InternalID[2].DB_MAX_OUTPUT_PORT_TYPE
PlayerID[3] <= InternalID[3].DB_MAX_OUTPUT_PORT_TYPE
PlayerID[4] <= InternalID[4].DB_MAX_OUTPUT_PORT_TYPE
SevenSegOut1[0] <= Display:HEXDisplay.port3
SevenSegOut1[1] <= Display:HEXDisplay.port3
SevenSegOut1[2] <= Display:HEXDisplay.port3
SevenSegOut1[3] <= Display:HEXDisplay.port3
SevenSegOut1[4] <= Display:HEXDisplay.port3
SevenSegOut1[5] <= Display:HEXDisplay.port3
SevenSegOut1[6] <= Display:HEXDisplay.port3
SevenSegOut2[0] <= Display:HEXDisplay.port4
SevenSegOut2[1] <= Display:HEXDisplay.port4
SevenSegOut2[2] <= Display:HEXDisplay.port4
SevenSegOut2[3] <= Display:HEXDisplay.port4
SevenSegOut2[4] <= Display:HEXDisplay.port4
SevenSegOut2[5] <= Display:HEXDisplay.port4
SevenSegOut2[6] <= Display:HEXDisplay.port4
SevenSegOut3[0] <= Display:HEXDisplay.port5
SevenSegOut3[1] <= Display:HEXDisplay.port5
SevenSegOut3[2] <= Display:HEXDisplay.port5
SevenSegOut3[3] <= Display:HEXDisplay.port5
SevenSegOut3[4] <= Display:HEXDisplay.port5
SevenSegOut3[5] <= Display:HEXDisplay.port5
SevenSegOut3[6] <= Display:HEXDisplay.port5
SevenSegOut4[0] <= Display:HEXDisplay.port6
SevenSegOut4[1] <= Display:HEXDisplay.port6
SevenSegOut4[2] <= Display:HEXDisplay.port6
SevenSegOut4[3] <= Display:HEXDisplay.port6
SevenSegOut4[4] <= Display:HEXDisplay.port6
SevenSegOut4[5] <= Display:HEXDisplay.port6
SevenSegOut4[6] <= Display:HEXDisplay.port6
SevenSegOut5[0] <= Display:HEXDisplay.port7
SevenSegOut5[1] <= Display:HEXDisplay.port7
SevenSegOut5[2] <= Display:HEXDisplay.port7
SevenSegOut5[3] <= Display:HEXDisplay.port7
SevenSegOut5[4] <= Display:HEXDisplay.port7
SevenSegOut5[5] <= Display:HEXDisplay.port7
SevenSegOut5[6] <= Display:HEXDisplay.port7
SevenSegOut6[0] <= Display:HEXDisplay.port8
SevenSegOut6[1] <= Display:HEXDisplay.port8
SevenSegOut6[2] <= Display:HEXDisplay.port8
SevenSegOut6[3] <= Display:HEXDisplay.port8
SevenSegOut6[4] <= Display:HEXDisplay.port8
SevenSegOut6[5] <= Display:HEXDisplay.port8
SevenSegOut6[6] <= Display:HEXDisplay.port8


|finalProject_Q4|AccessController:MultiAuthGameCtrl|MultiUserAuthentication:Multi_Authen|CheckID:IdVerification
Clk => Clk.IN1
Reset => Matched.OUTPUTSELECT
Reset => IDOK.OUTPUTSELECT
Reset => AddrCounter.OUTPUTSELECT
Reset => AddrCounter.OUTPUTSELECT
Reset => AddrCounter.OUTPUTSELECT
Reset => Address.OUTPUTSELECT
Reset => Address.OUTPUTSELECT
Reset => Address.OUTPUTSELECT
Reset => Address.OUTPUTSELECT
Reset => Address.OUTPUTSELECT
Reset => InternalID.OUTPUTSELECT
Reset => InternalID.OUTPUTSELECT
Reset => InternalID.OUTPUTSELECT
Reset => InternalID.OUTPUTSELECT
Reset => InternalID.OUTPUTSELECT
Reset => UserId.OUTPUTSELECT
Reset => UserId.OUTPUTSELECT
Reset => UserId.OUTPUTSELECT
Reset => UserId.OUTPUTSELECT
Reset => UserId.OUTPUTSELECT
Reset => UserId.OUTPUTSELECT
Reset => UserId.OUTPUTSELECT
Reset => UserId.OUTPUTSELECT
Reset => UserId.OUTPUTSELECT
Reset => UserId.OUTPUTSELECT
Reset => UserId.OUTPUTSELECT
Reset => UserId.OUTPUTSELECT
Reset => UserId.OUTPUTSELECT
Reset => UserId.OUTPUTSELECT
Reset => UserId.OUTPUTSELECT
Reset => UserId.OUTPUTSELECT
Reset => FetchedID.OUTPUTSELECT
Reset => FetchedID.OUTPUTSELECT
Reset => FetchedID.OUTPUTSELECT
Reset => FetchedID.OUTPUTSELECT
Reset => FetchedID.OUTPUTSELECT
Reset => FetchedID.OUTPUTSELECT
Reset => FetchedID.OUTPUTSELECT
Reset => FetchedID.OUTPUTSELECT
Reset => FetchedID.OUTPUTSELECT
Reset => FetchedID.OUTPUTSELECT
Reset => FetchedID.OUTPUTSELECT
Reset => FetchedID.OUTPUTSELECT
Reset => FetchedID.OUTPUTSELECT
Reset => FetchedID.OUTPUTSELECT
Reset => FetchedID.OUTPUTSELECT
Reset => FetchedID.OUTPUTSELECT
Reset => WaitCounter.OUTPUTSELECT
Reset => WaitCounter.OUTPUTSELECT
Reset => EnteredVerifyCount.OUTPUTSELECT
Reset => EnteredVerifyCount.OUTPUTSELECT
Reset => EnteredVerifyCount.OUTPUTSELECT
Reset => State.OUTPUTSELECT
Reset => State.OUTPUTSELECT
Reset => State.OUTPUTSELECT
Reset => State.OUTPUTSELECT
Reset => State.OUTPUTSELECT
Reset => State.OUTPUTSELECT
Reset => State.OUTPUTSELECT
Reset => State.OUTPUTSELECT
Reset => State.OUTPUTSELECT
Reset => State.OUTPUTSELECT
InputSwitches[0] => UserId.DATAB
InputSwitches[0] => UserId.DATAB
InputSwitches[0] => UserId.DATAB
InputSwitches[0] => UserId.DATAB
InputSwitches[1] => UserId.DATAB
InputSwitches[1] => UserId.DATAB
InputSwitches[1] => UserId.DATAB
InputSwitches[1] => UserId.DATAB
InputSwitches[2] => UserId.DATAB
InputSwitches[2] => UserId.DATAB
InputSwitches[2] => UserId.DATAB
InputSwitches[2] => UserId.DATAB
InputSwitches[3] => UserId.DATAB
InputSwitches[3] => UserId.DATAB
InputSwitches[3] => UserId.DATAB
InputSwitches[3] => UserId.DATAB
EnterPswd => UserId.OUTPUTSELECT
EnterPswd => UserId.OUTPUTSELECT
EnterPswd => UserId.OUTPUTSELECT
EnterPswd => UserId.OUTPUTSELECT
EnterPswd => UserId.OUTPUTSELECT
EnterPswd => UserId.OUTPUTSELECT
EnterPswd => UserId.OUTPUTSELECT
EnterPswd => UserId.OUTPUTSELECT
EnterPswd => UserId.OUTPUTSELECT
EnterPswd => UserId.OUTPUTSELECT
EnterPswd => UserId.OUTPUTSELECT
EnterPswd => UserId.OUTPUTSELECT
EnterPswd => UserId.OUTPUTSELECT
EnterPswd => UserId.OUTPUTSELECT
EnterPswd => UserId.OUTPUTSELECT
EnterPswd => UserId.OUTPUTSELECT
EnterPswd => Selector47.IN3
EnterPswd => Selector48.IN3
EnterPswd => Selector49.IN3
EnterPswd => Selector50.IN3
EnterPswd => Selector46.IN1
EnterPswd => Selector47.IN1
EnterPswd => Selector48.IN1
EnterPswd => Selector49.IN1
LogOutPulse => Selector46.IN4
LogOutPulse => Selector1.IN1
LogOutPulse => Selector52.IN1
IDOK <= IDOK~reg0.DB_MAX_OUTPUT_PORT_TYPE
InternalID[0] <= InternalID[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
InternalID[1] <= InternalID[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
InternalID[2] <= InternalID[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
InternalID[3] <= InternalID[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
InternalID[4] <= InternalID[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|finalProject_Q4|AccessController:MultiAuthGameCtrl|MultiUserAuthentication:Multi_Authen|CheckID:IdVerification|UserIds:ROM_IDS
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
clock => clock.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a
q[8] <= altsyncram:altsyncram_component.q_a
q[9] <= altsyncram:altsyncram_component.q_a
q[10] <= altsyncram:altsyncram_component.q_a
q[11] <= altsyncram:altsyncram_component.q_a
q[12] <= altsyncram:altsyncram_component.q_a
q[13] <= altsyncram:altsyncram_component.q_a
q[14] <= altsyncram:altsyncram_component.q_a
q[15] <= altsyncram:altsyncram_component.q_a


|finalProject_Q4|AccessController:MultiAuthGameCtrl|MultiUserAuthentication:Multi_Authen|CheckID:IdVerification|UserIds:ROM_IDS|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_a[8] => ~NO_FANOUT~
data_a[9] => ~NO_FANOUT~
data_a[10] => ~NO_FANOUT~
data_a[11] => ~NO_FANOUT~
data_a[12] => ~NO_FANOUT~
data_a[13] => ~NO_FANOUT~
data_a[14] => ~NO_FANOUT~
data_a[15] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_3if1:auto_generated.address_a[0]
address_a[1] => altsyncram_3if1:auto_generated.address_a[1]
address_a[2] => altsyncram_3if1:auto_generated.address_a[2]
address_a[3] => altsyncram_3if1:auto_generated.address_a[3]
address_a[4] => altsyncram_3if1:auto_generated.address_a[4]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_3if1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_3if1:auto_generated.q_a[0]
q_a[1] <= altsyncram_3if1:auto_generated.q_a[1]
q_a[2] <= altsyncram_3if1:auto_generated.q_a[2]
q_a[3] <= altsyncram_3if1:auto_generated.q_a[3]
q_a[4] <= altsyncram_3if1:auto_generated.q_a[4]
q_a[5] <= altsyncram_3if1:auto_generated.q_a[5]
q_a[6] <= altsyncram_3if1:auto_generated.q_a[6]
q_a[7] <= altsyncram_3if1:auto_generated.q_a[7]
q_a[8] <= altsyncram_3if1:auto_generated.q_a[8]
q_a[9] <= altsyncram_3if1:auto_generated.q_a[9]
q_a[10] <= altsyncram_3if1:auto_generated.q_a[10]
q_a[11] <= altsyncram_3if1:auto_generated.q_a[11]
q_a[12] <= altsyncram_3if1:auto_generated.q_a[12]
q_a[13] <= altsyncram_3if1:auto_generated.q_a[13]
q_a[14] <= altsyncram_3if1:auto_generated.q_a[14]
q_a[15] <= altsyncram_3if1:auto_generated.q_a[15]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|finalProject_Q4|AccessController:MultiAuthGameCtrl|MultiUserAuthentication:Multi_Authen|CheckID:IdVerification|UserIds:ROM_IDS|altsyncram:altsyncram_component|altsyncram_3if1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT


|finalProject_Q4|AccessController:MultiAuthGameCtrl|MultiUserAuthentication:Multi_Authen|CheckPswd:PswdVerification
Clk => Clk.IN1
Reset => Authenticated.OUTPUTSELECT
Reset => Match.OUTPUTSELECT
Reset => DigCounter.OUTPUTSELECT
Reset => DigCounter.OUTPUTSELECT
Reset => DigCounter.OUTPUTSELECT
Reset => AddrCounter.OUTPUTSELECT
Reset => AddrCounter.OUTPUTSELECT
Reset => AddrCounter.OUTPUTSELECT
Reset => DelayCounter.OUTPUTSELECT
Reset => DelayCounter.OUTPUTSELECT
Reset => Address.OUTPUTSELECT
Reset => Address.OUTPUTSELECT
Reset => Address.OUTPUTSELECT
Reset => Address.OUTPUTSELECT
Reset => Address.OUTPUTSELECT
Reset => UserEnteredPswd.OUTPUTSELECT
Reset => UserEnteredPswd.OUTPUTSELECT
Reset => UserEnteredPswd.OUTPUTSELECT
Reset => UserEnteredPswd.OUTPUTSELECT
Reset => UserEnteredPswd.OUTPUTSELECT
Reset => UserEnteredPswd.OUTPUTSELECT
Reset => UserEnteredPswd.OUTPUTSELECT
Reset => UserEnteredPswd.OUTPUTSELECT
Reset => UserEnteredPswd.OUTPUTSELECT
Reset => UserEnteredPswd.OUTPUTSELECT
Reset => UserEnteredPswd.OUTPUTSELECT
Reset => UserEnteredPswd.OUTPUTSELECT
Reset => UserEnteredPswd.OUTPUTSELECT
Reset => UserEnteredPswd.OUTPUTSELECT
Reset => UserEnteredPswd.OUTPUTSELECT
Reset => UserEnteredPswd.OUTPUTSELECT
Reset => UserEnteredPswd.OUTPUTSELECT
Reset => UserEnteredPswd.OUTPUTSELECT
Reset => UserEnteredPswd.OUTPUTSELECT
Reset => UserEnteredPswd.OUTPUTSELECT
Reset => UserEnteredPswd.OUTPUTSELECT
Reset => UserEnteredPswd.OUTPUTSELECT
Reset => UserEnteredPswd.OUTPUTSELECT
Reset => UserEnteredPswd.OUTPUTSELECT
Reset => ROMQValue.OUTPUTSELECT
Reset => ROMQValue.OUTPUTSELECT
Reset => ROMQValue.OUTPUTSELECT
Reset => ROMQValue.OUTPUTSELECT
Reset => ROMQValue.OUTPUTSELECT
Reset => ROMQValue.OUTPUTSELECT
Reset => ROMQValue.OUTPUTSELECT
Reset => ROMQValue.OUTPUTSELECT
Reset => ROMQValue.OUTPUTSELECT
Reset => ROMQValue.OUTPUTSELECT
Reset => ROMQValue.OUTPUTSELECT
Reset => ROMQValue.OUTPUTSELECT
Reset => ROMQValue.OUTPUTSELECT
Reset => ROMQValue.OUTPUTSELECT
Reset => ROMQValue.OUTPUTSELECT
Reset => ROMQValue.OUTPUTSELECT
Reset => ROMQValue.OUTPUTSELECT
Reset => ROMQValue.OUTPUTSELECT
Reset => ROMQValue.OUTPUTSELECT
Reset => ROMQValue.OUTPUTSELECT
Reset => ROMQValue.OUTPUTSELECT
Reset => ROMQValue.OUTPUTSELECT
Reset => ROMQValue.OUTPUTSELECT
Reset => ROMQValue.OUTPUTSELECT
Reset => State.OUTPUTSELECT
Reset => State.OUTPUTSELECT
Reset => State.OUTPUTSELECT
Reset => State.OUTPUTSELECT
Reset => State.OUTPUTSELECT
Reset => State.OUTPUTSELECT
Reset => State.OUTPUTSELECT
Reset => State.OUTPUTSELECT
EnterPswd => UserEnteredPswd.OUTPUTSELECT
EnterPswd => UserEnteredPswd.OUTPUTSELECT
EnterPswd => UserEnteredPswd.OUTPUTSELECT
EnterPswd => UserEnteredPswd.OUTPUTSELECT
EnterPswd => UserEnteredPswd.OUTPUTSELECT
EnterPswd => UserEnteredPswd.OUTPUTSELECT
EnterPswd => UserEnteredPswd.OUTPUTSELECT
EnterPswd => UserEnteredPswd.OUTPUTSELECT
EnterPswd => UserEnteredPswd.OUTPUTSELECT
EnterPswd => UserEnteredPswd.OUTPUTSELECT
EnterPswd => UserEnteredPswd.OUTPUTSELECT
EnterPswd => UserEnteredPswd.OUTPUTSELECT
EnterPswd => UserEnteredPswd.OUTPUTSELECT
EnterPswd => UserEnteredPswd.OUTPUTSELECT
EnterPswd => UserEnteredPswd.OUTPUTSELECT
EnterPswd => UserEnteredPswd.OUTPUTSELECT
EnterPswd => UserEnteredPswd.OUTPUTSELECT
EnterPswd => UserEnteredPswd.OUTPUTSELECT
EnterPswd => UserEnteredPswd.OUTPUTSELECT
EnterPswd => UserEnteredPswd.OUTPUTSELECT
EnterPswd => UserEnteredPswd.OUTPUTSELECT
EnterPswd => UserEnteredPswd.OUTPUTSELECT
EnterPswd => UserEnteredPswd.OUTPUTSELECT
EnterPswd => UserEnteredPswd.OUTPUTSELECT
EnterPswd => DigCounter.OUTPUTSELECT
EnterPswd => DigCounter.OUTPUTSELECT
EnterPswd => DigCounter.OUTPUTSELECT
BeginCheck => Selector62.IN3
BeginCheck => Selector61.IN1
InputSwitches[0] => UserEnteredPswd.DATAB
InputSwitches[0] => UserEnteredPswd.DATAB
InputSwitches[0] => UserEnteredPswd.DATAB
InputSwitches[0] => UserEnteredPswd.DATAB
InputSwitches[0] => UserEnteredPswd.DATAB
InputSwitches[0] => UserEnteredPswd.DATAB
InputSwitches[1] => UserEnteredPswd.DATAB
InputSwitches[1] => UserEnteredPswd.DATAB
InputSwitches[1] => UserEnteredPswd.DATAB
InputSwitches[1] => UserEnteredPswd.DATAB
InputSwitches[1] => UserEnteredPswd.DATAB
InputSwitches[1] => UserEnteredPswd.DATAB
InputSwitches[2] => UserEnteredPswd.DATAB
InputSwitches[2] => UserEnteredPswd.DATAB
InputSwitches[2] => UserEnteredPswd.DATAB
InputSwitches[2] => UserEnteredPswd.DATAB
InputSwitches[2] => UserEnteredPswd.DATAB
InputSwitches[2] => UserEnteredPswd.DATAB
InputSwitches[3] => UserEnteredPswd.DATAB
InputSwitches[3] => UserEnteredPswd.DATAB
InputSwitches[3] => UserEnteredPswd.DATAB
InputSwitches[3] => UserEnteredPswd.DATAB
InputSwitches[3] => UserEnteredPswd.DATAB
InputSwitches[3] => UserEnteredPswd.DATAB
LogOutPulse => Selector61.IN4
LogOutPulse => Selector0.IN1
LogOutPulse => Selector65.IN2
InternalID[0] => Equal9.IN4
InternalID[1] => Equal9.IN3
InternalID[2] => Equal9.IN2
InternalID[3] => Equal9.IN1
InternalID[4] => Equal9.IN0
Authenticated <= Authenticated~reg0.DB_MAX_OUTPUT_PORT_TYPE


|finalProject_Q4|AccessController:MultiAuthGameCtrl|MultiUserAuthentication:Multi_Authen|CheckPswd:PswdVerification|UserPswds:ROM_Pswds
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
clock => clock.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a
q[8] <= altsyncram:altsyncram_component.q_a
q[9] <= altsyncram:altsyncram_component.q_a
q[10] <= altsyncram:altsyncram_component.q_a
q[11] <= altsyncram:altsyncram_component.q_a
q[12] <= altsyncram:altsyncram_component.q_a
q[13] <= altsyncram:altsyncram_component.q_a
q[14] <= altsyncram:altsyncram_component.q_a
q[15] <= altsyncram:altsyncram_component.q_a
q[16] <= altsyncram:altsyncram_component.q_a
q[17] <= altsyncram:altsyncram_component.q_a
q[18] <= altsyncram:altsyncram_component.q_a
q[19] <= altsyncram:altsyncram_component.q_a
q[20] <= altsyncram:altsyncram_component.q_a
q[21] <= altsyncram:altsyncram_component.q_a
q[22] <= altsyncram:altsyncram_component.q_a
q[23] <= altsyncram:altsyncram_component.q_a


|finalProject_Q4|AccessController:MultiAuthGameCtrl|MultiUserAuthentication:Multi_Authen|CheckPswd:PswdVerification|UserPswds:ROM_Pswds|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_a[8] => ~NO_FANOUT~
data_a[9] => ~NO_FANOUT~
data_a[10] => ~NO_FANOUT~
data_a[11] => ~NO_FANOUT~
data_a[12] => ~NO_FANOUT~
data_a[13] => ~NO_FANOUT~
data_a[14] => ~NO_FANOUT~
data_a[15] => ~NO_FANOUT~
data_a[16] => ~NO_FANOUT~
data_a[17] => ~NO_FANOUT~
data_a[18] => ~NO_FANOUT~
data_a[19] => ~NO_FANOUT~
data_a[20] => ~NO_FANOUT~
data_a[21] => ~NO_FANOUT~
data_a[22] => ~NO_FANOUT~
data_a[23] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_spf1:auto_generated.address_a[0]
address_a[1] => altsyncram_spf1:auto_generated.address_a[1]
address_a[2] => altsyncram_spf1:auto_generated.address_a[2]
address_a[3] => altsyncram_spf1:auto_generated.address_a[3]
address_a[4] => altsyncram_spf1:auto_generated.address_a[4]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_spf1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_spf1:auto_generated.q_a[0]
q_a[1] <= altsyncram_spf1:auto_generated.q_a[1]
q_a[2] <= altsyncram_spf1:auto_generated.q_a[2]
q_a[3] <= altsyncram_spf1:auto_generated.q_a[3]
q_a[4] <= altsyncram_spf1:auto_generated.q_a[4]
q_a[5] <= altsyncram_spf1:auto_generated.q_a[5]
q_a[6] <= altsyncram_spf1:auto_generated.q_a[6]
q_a[7] <= altsyncram_spf1:auto_generated.q_a[7]
q_a[8] <= altsyncram_spf1:auto_generated.q_a[8]
q_a[9] <= altsyncram_spf1:auto_generated.q_a[9]
q_a[10] <= altsyncram_spf1:auto_generated.q_a[10]
q_a[11] <= altsyncram_spf1:auto_generated.q_a[11]
q_a[12] <= altsyncram_spf1:auto_generated.q_a[12]
q_a[13] <= altsyncram_spf1:auto_generated.q_a[13]
q_a[14] <= altsyncram_spf1:auto_generated.q_a[14]
q_a[15] <= altsyncram_spf1:auto_generated.q_a[15]
q_a[16] <= altsyncram_spf1:auto_generated.q_a[16]
q_a[17] <= altsyncram_spf1:auto_generated.q_a[17]
q_a[18] <= altsyncram_spf1:auto_generated.q_a[18]
q_a[19] <= altsyncram_spf1:auto_generated.q_a[19]
q_a[20] <= altsyncram_spf1:auto_generated.q_a[20]
q_a[21] <= altsyncram_spf1:auto_generated.q_a[21]
q_a[22] <= altsyncram_spf1:auto_generated.q_a[22]
q_a[23] <= altsyncram_spf1:auto_generated.q_a[23]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|finalProject_Q4|AccessController:MultiAuthGameCtrl|MultiUserAuthentication:Multi_Authen|CheckPswd:PswdVerification|UserPswds:ROM_Pswds|altsyncram:altsyncram_component|altsyncram_spf1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT
q_a[16] <= ram_block1a16.PORTADATAOUT
q_a[17] <= ram_block1a17.PORTADATAOUT
q_a[18] <= ram_block1a18.PORTADATAOUT
q_a[19] <= ram_block1a19.PORTADATAOUT
q_a[20] <= ram_block1a20.PORTADATAOUT
q_a[21] <= ram_block1a21.PORTADATAOUT
q_a[22] <= ram_block1a22.PORTADATAOUT
q_a[23] <= ram_block1a23.PORTADATAOUT


|finalProject_Q4|AccessController:MultiAuthGameCtrl|MultiUserAuthentication:Multi_Authen|Display:HEXDisplay
IdOk => always0.IN0
IdOk => DecoderTwoInput.OUTPUTSELECT
IdOk => DecoderTwoInput.OUTPUTSELECT
IdOk => DecoderTwoInput.OUTPUTSELECT
IdOk => DecoderThreeInput.OUTPUTSELECT
IdOk => DecoderThreeInput.OUTPUTSELECT
IdOk => DecoderFourInput.OUTPUTSELECT
IdOk => DecoderFourInput.OUTPUTSELECT
IdOk => DecoderFiveInput.OUTPUTSELECT
IdOk => DecoderFiveInput.OUTPUTSELECT
IdOk => DecoderFiveInput.OUTPUTSELECT
IdOk => DecoderThreeInput.DATAA
IdOk => DecoderFourInput.DATAA
PswdOk => always0.IN1
Mode[0] => Equal0.IN1
Mode[0] => Equal1.IN2
Mode[1] => Equal0.IN0
Mode[1] => Equal1.IN1
Mode[2] => Equal0.IN2
Mode[2] => Equal1.IN0
HexOut1[0] <= LetterSevenSegDecoder:DecoderOne.port1
HexOut1[1] <= LetterSevenSegDecoder:DecoderOne.port1
HexOut1[2] <= LetterSevenSegDecoder:DecoderOne.port1
HexOut1[3] <= LetterSevenSegDecoder:DecoderOne.port1
HexOut1[4] <= LetterSevenSegDecoder:DecoderOne.port1
HexOut1[5] <= LetterSevenSegDecoder:DecoderOne.port1
HexOut1[6] <= LetterSevenSegDecoder:DecoderOne.port1
HexOut2[0] <= LetterSevenSegDecoder:DecoderTwo.port1
HexOut2[1] <= LetterSevenSegDecoder:DecoderTwo.port1
HexOut2[2] <= LetterSevenSegDecoder:DecoderTwo.port1
HexOut2[3] <= LetterSevenSegDecoder:DecoderTwo.port1
HexOut2[4] <= LetterSevenSegDecoder:DecoderTwo.port1
HexOut2[5] <= LetterSevenSegDecoder:DecoderTwo.port1
HexOut2[6] <= LetterSevenSegDecoder:DecoderTwo.port1
HexOut3[0] <= LetterSevenSegDecoder:DecoderThree.port1
HexOut3[1] <= LetterSevenSegDecoder:DecoderThree.port1
HexOut3[2] <= LetterSevenSegDecoder:DecoderThree.port1
HexOut3[3] <= LetterSevenSegDecoder:DecoderThree.port1
HexOut3[4] <= LetterSevenSegDecoder:DecoderThree.port1
HexOut3[5] <= LetterSevenSegDecoder:DecoderThree.port1
HexOut3[6] <= LetterSevenSegDecoder:DecoderThree.port1
HexOut4[0] <= LetterSevenSegDecoder:DecoderFour.port1
HexOut4[1] <= LetterSevenSegDecoder:DecoderFour.port1
HexOut4[2] <= LetterSevenSegDecoder:DecoderFour.port1
HexOut4[3] <= LetterSevenSegDecoder:DecoderFour.port1
HexOut4[4] <= LetterSevenSegDecoder:DecoderFour.port1
HexOut4[5] <= LetterSevenSegDecoder:DecoderFour.port1
HexOut4[6] <= LetterSevenSegDecoder:DecoderFour.port1
HexOut5[0] <= LetterSevenSegDecoder:DecoderFive.port1
HexOut5[1] <= LetterSevenSegDecoder:DecoderFive.port1
HexOut5[2] <= LetterSevenSegDecoder:DecoderFive.port1
HexOut5[3] <= LetterSevenSegDecoder:DecoderFive.port1
HexOut5[4] <= LetterSevenSegDecoder:DecoderFive.port1
HexOut5[5] <= LetterSevenSegDecoder:DecoderFive.port1
HexOut5[6] <= LetterSevenSegDecoder:DecoderFive.port1
HexOut6[0] <= LetterSevenSegDecoder:DecoderSix.port1
HexOut6[1] <= LetterSevenSegDecoder:DecoderSix.port1
HexOut6[2] <= LetterSevenSegDecoder:DecoderSix.port1
HexOut6[3] <= LetterSevenSegDecoder:DecoderSix.port1
HexOut6[4] <= LetterSevenSegDecoder:DecoderSix.port1
HexOut6[5] <= LetterSevenSegDecoder:DecoderSix.port1
HexOut6[6] <= LetterSevenSegDecoder:DecoderSix.port1


|finalProject_Q4|AccessController:MultiAuthGameCtrl|MultiUserAuthentication:Multi_Authen|Display:HEXDisplay|LetterSevenSegDecoder:DecoderOne
DecoderInput[0] => Decoder0.IN4
DecoderInput[1] => Decoder0.IN3
DecoderInput[2] => Decoder0.IN2
DecoderInput[3] => Decoder0.IN1
DecoderInput[4] => Decoder0.IN0
DecoderOutput[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
DecoderOutput[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
DecoderOutput[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
DecoderOutput[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
DecoderOutput[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
DecoderOutput[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
DecoderOutput[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|finalProject_Q4|AccessController:MultiAuthGameCtrl|MultiUserAuthentication:Multi_Authen|Display:HEXDisplay|LetterSevenSegDecoder:DecoderTwo
DecoderInput[0] => Decoder0.IN4
DecoderInput[1] => Decoder0.IN3
DecoderInput[2] => Decoder0.IN2
DecoderInput[3] => Decoder0.IN1
DecoderInput[4] => Decoder0.IN0
DecoderOutput[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
DecoderOutput[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
DecoderOutput[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
DecoderOutput[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
DecoderOutput[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
DecoderOutput[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
DecoderOutput[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|finalProject_Q4|AccessController:MultiAuthGameCtrl|MultiUserAuthentication:Multi_Authen|Display:HEXDisplay|LetterSevenSegDecoder:DecoderThree
DecoderInput[0] => Decoder0.IN4
DecoderInput[1] => Decoder0.IN3
DecoderInput[2] => Decoder0.IN2
DecoderInput[3] => Decoder0.IN1
DecoderInput[4] => Decoder0.IN0
DecoderOutput[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
DecoderOutput[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
DecoderOutput[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
DecoderOutput[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
DecoderOutput[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
DecoderOutput[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
DecoderOutput[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|finalProject_Q4|AccessController:MultiAuthGameCtrl|MultiUserAuthentication:Multi_Authen|Display:HEXDisplay|LetterSevenSegDecoder:DecoderFour
DecoderInput[0] => Decoder0.IN4
DecoderInput[1] => Decoder0.IN3
DecoderInput[2] => Decoder0.IN2
DecoderInput[3] => Decoder0.IN1
DecoderInput[4] => Decoder0.IN0
DecoderOutput[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
DecoderOutput[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
DecoderOutput[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
DecoderOutput[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
DecoderOutput[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
DecoderOutput[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
DecoderOutput[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|finalProject_Q4|AccessController:MultiAuthGameCtrl|MultiUserAuthentication:Multi_Authen|Display:HEXDisplay|LetterSevenSegDecoder:DecoderFive
DecoderInput[0] => Decoder0.IN4
DecoderInput[1] => Decoder0.IN3
DecoderInput[2] => Decoder0.IN2
DecoderInput[3] => Decoder0.IN1
DecoderInput[4] => Decoder0.IN0
DecoderOutput[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
DecoderOutput[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
DecoderOutput[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
DecoderOutput[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
DecoderOutput[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
DecoderOutput[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
DecoderOutput[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|finalProject_Q4|AccessController:MultiAuthGameCtrl|MultiUserAuthentication:Multi_Authen|Display:HEXDisplay|LetterSevenSegDecoder:DecoderSix
DecoderInput[0] => Decoder0.IN4
DecoderInput[1] => Decoder0.IN3
DecoderInput[2] => Decoder0.IN2
DecoderInput[3] => Decoder0.IN1
DecoderInput[4] => Decoder0.IN0
DecoderOutput[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
DecoderOutput[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
DecoderOutput[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
DecoderOutput[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
DecoderOutput[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
DecoderOutput[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
DecoderOutput[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|finalProject_Q4|AccessController:MultiAuthGameCtrl|GameController:GameControl
Clk => StayCounter[0].CLK
Clk => StayCounter[1].CLK
Clk => StayCounter[2].CLK
Clk => Mode[0]~reg0.CLK
Clk => Mode[1]~reg0.CLK
Clk => Mode[2]~reg0.CLK
Clk => Difficulty[0]~reg0.CLK
Clk => Difficulty[1]~reg0.CLK
Clk => UpdatedInPass.CLK
Clk => LogOutPulse~reg0.CLK
Clk => EnableTimer~reg0.CLK
Clk => EnableGameElements~reg0.CLK
Clk => GameOverPulse~reg0.CLK
Clk => PassedRoundPulse~reg0.CLK
Clk => NewGamePulse~reg0.CLK
Clk => State~8.DATAIN
Reset => NewGamePulse.OUTPUTSELECT
Reset => PassedRoundPulse.OUTPUTSELECT
Reset => GameOverPulse.OUTPUTSELECT
Reset => EnableGameElements.OUTPUTSELECT
Reset => EnableTimer.OUTPUTSELECT
Reset => LogOutPulse.OUTPUTSELECT
Reset => UpdatedInPass.OUTPUTSELECT
Reset => Difficulty.OUTPUTSELECT
Reset => Difficulty.OUTPUTSELECT
Reset => Mode.OUTPUTSELECT
Reset => Mode.OUTPUTSELECT
Reset => Mode.OUTPUTSELECT
Reset => StayCounter.OUTPUTSELECT
Reset => StayCounter.OUTPUTSELECT
Reset => StayCounter.OUTPUTSELECT
Reset => State.OUTPUTSELECT
Reset => State.OUTPUTSELECT
Reset => State.OUTPUTSELECT
Reset => State.OUTPUTSELECT
Reset => State.OUTPUTSELECT
Reset => State.OUTPUTSELECT
Reset => State.OUTPUTSELECT
Authenticated => Selector9.IN3
Authenticated => Selector11.IN5
Authenticated => Selector17.IN3
Authenticated => Selector18.IN5
Authenticated => Selector10.IN1
GameStartBtn => Difficulty.OUTPUTSELECT
GameStartBtn => Difficulty.OUTPUTSELECT
GameStartBtn => UpdatedInPass.OUTPUTSELECT
GameStartBtn => State.OUTPUTSELECT
GameStartBtn => State.OUTPUTSELECT
GameStartBtn => StayCounter.OUTPUTSELECT
GameStartBtn => StayCounter.OUTPUTSELECT
GameStartBtn => StayCounter.OUTPUTSELECT
GameStartBtn => LogOutPulse.OUTPUTSELECT
GameStartBtn => Selector18.IN6
GameStartBtn => Selector15.IN5
LogOutBtn => StayCounter.OUTPUTSELECT
LogOutBtn => StayCounter.OUTPUTSELECT
LogOutBtn => StayCounter.OUTPUTSELECT
LogOutBtn => LogOutPulse.OUTPUTSELECT
LogOutBtn => StayCounter.OUTPUTSELECT
LogOutBtn => StayCounter.OUTPUTSELECT
LogOutBtn => StayCounter.OUTPUTSELECT
LogOutBtn => State.OUTPUTSELECT
LogOutBtn => State.OUTPUTSELECT
LogOutBtn => StayCounter.OUTPUTSELECT
LogOutBtn => StayCounter.OUTPUTSELECT
LogOutBtn => StayCounter.OUTPUTSELECT
LogOutBtn => State.OUTPUTSELECT
LogOutBtn => State.OUTPUTSELECT
LogOutBtn => State.OUTPUTSELECT
LogOutBtn => State.OUTPUTSELECT
LogOutBtn => State.OUTPUTSELECT
LogOutBtn => State.OUTPUTSELECT
LogOutBtn => State.OUTPUTSELECT
LogOutBtn => State.DATAA
LogOutBtn => State.DATAA
LogOutBtn => Selector2.IN4
LogOutBtn => Selector16.IN6
LogOutBtn => Selector2.IN5
LogOutBtn => State.DATAA
LogOutBtn => State.DATAA
CrashDetected => GameOverPulse.DATAA
CrashDetected => State.DATAA
LEDTrackerTimeOut => PassedRoundPulse.OUTPUTSELECT
LEDTrackerTimeOut => State.OUTPUTSELECT
LEDTrackerTimeOut => GameOverPulse.OUTPUTSELECT
LEDTrackerTimeOut => Selector13.IN5
OneSecPulse => StayCounter.OUTPUTSELECT
OneSecPulse => StayCounter.OUTPUTSELECT
OneSecPulse => StayCounter.OUTPUTSELECT
OneSecPulse => StayCounter.OUTPUTSELECT
OneSecPulse => StayCounter.OUTPUTSELECT
OneSecPulse => StayCounter.OUTPUTSELECT
NewGamePulse <= NewGamePulse~reg0.DB_MAX_OUTPUT_PORT_TYPE
PassedRoundPulse <= PassedRoundPulse~reg0.DB_MAX_OUTPUT_PORT_TYPE
GameOverPulse <= GameOverPulse~reg0.DB_MAX_OUTPUT_PORT_TYPE
EnableGameElements <= EnableGameElements~reg0.DB_MAX_OUTPUT_PORT_TYPE
Difficulty[0] <= Difficulty[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Difficulty[1] <= Difficulty[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
LogOutPulse <= LogOutPulse~reg0.DB_MAX_OUTPUT_PORT_TYPE
EnableTimer <= EnableTimer~reg0.DB_MAX_OUTPUT_PORT_TYPE
Mode[0] <= Mode[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Mode[1] <= Mode[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Mode[2] <= Mode[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|finalProject_Q4|AccessController:MultiAuthGameCtrl|OneSecondTimer:OneSecTimer
enable => enable.IN1
timeoutPulse <= timeoutPulse~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => clk.IN1
rst => rst.IN1


|finalProject_Q4|AccessController:MultiAuthGameCtrl|OneSecondTimer:OneSecTimer|Timer_100ms:internalTimer
clock => clock.IN1
reset => reset.IN1
enable => enable.IN1
time_Out <= time_Out~reg0.DB_MAX_OUTPUT_PORT_TYPE


|finalProject_Q4|AccessController:MultiAuthGameCtrl|OneSecondTimer:OneSecTimer|Timer_100ms:internalTimer|Timer_1ms:Timer_100
clock => time_Out~reg0.CLK
clock => LFSR[0].CLK
clock => LFSR[1].CLK
clock => LFSR[2].CLK
clock => LFSR[3].CLK
clock => LFSR[4].CLK
clock => LFSR[5].CLK
clock => LFSR[6].CLK
clock => LFSR[7].CLK
clock => LFSR[8].CLK
clock => LFSR[9].CLK
clock => LFSR[10].CLK
clock => LFSR[11].CLK
clock => LFSR[12].CLK
clock => LFSR[13].CLK
clock => LFSR[14].CLK
clock => LFSR[15].CLK
reset => LFSR.OUTPUTSELECT
reset => LFSR.OUTPUTSELECT
reset => LFSR.OUTPUTSELECT
reset => LFSR.OUTPUTSELECT
reset => LFSR.OUTPUTSELECT
reset => LFSR.OUTPUTSELECT
reset => LFSR.OUTPUTSELECT
reset => LFSR.OUTPUTSELECT
reset => LFSR.OUTPUTSELECT
reset => LFSR.OUTPUTSELECT
reset => LFSR.OUTPUTSELECT
reset => LFSR.OUTPUTSELECT
reset => LFSR.OUTPUTSELECT
reset => LFSR.OUTPUTSELECT
reset => LFSR.OUTPUTSELECT
reset => LFSR.OUTPUTSELECT
reset => time_Out.OUTPUTSELECT
enable => LFSR.OUTPUTSELECT
enable => LFSR.OUTPUTSELECT
enable => LFSR.OUTPUTSELECT
enable => LFSR.OUTPUTSELECT
enable => LFSR.OUTPUTSELECT
enable => LFSR.OUTPUTSELECT
enable => LFSR.OUTPUTSELECT
enable => LFSR.OUTPUTSELECT
enable => LFSR.OUTPUTSELECT
enable => LFSR.OUTPUTSELECT
enable => LFSR.OUTPUTSELECT
enable => LFSR.OUTPUTSELECT
enable => LFSR.OUTPUTSELECT
enable => LFSR.OUTPUTSELECT
enable => LFSR.OUTPUTSELECT
enable => LFSR.OUTPUTSELECT
enable => time_Out.OUTPUTSELECT
time_Out <= time_Out~reg0.DB_MAX_OUTPUT_PORT_TYPE


|finalProject_Q4|LED_Animator:LEDDisplay
FuelGaugeIn[0] => LEDDispOut.DATAA
FuelGaugeIn[1] => LEDDispOut.DATAA
FuelGaugeIn[2] => LEDDispOut.DATAA
FuelGaugeIn[3] => LEDDispOut.DATAA
FuelGaugeIn[4] => LEDDispOut.DATAA
FuelGaugeIn[5] => LEDDispOut.DATAA
FuelGaugeIn[6] => LEDDispOut.DATAA
FuelGaugeIn[7] => LEDDispOut.DATAA
FuelGaugeIn[8] => LEDDispOut.DATAA
FuelGaugeIn[9] => LEDDispOut.DATAA
DispMode[0] => Equal0.IN2
DispMode[1] => Equal0.IN1
DispMode[2] => Equal0.IN0
NewPersonalBest => State.OUTPUTSELECT
NewPersonalBest => State.OUTPUTSELECT
NewPersonalBest => State.OUTPUTSELECT
NewPersonalBest => LEDDispOut.OUTPUTSELECT
NewPersonalBest => LEDDispOut.OUTPUTSELECT
NewPersonalBest => LEDDispOut.OUTPUTSELECT
NewPersonalBest => LEDDispOut.OUTPUTSELECT
NewPersonalBest => LEDDispOut.OUTPUTSELECT
NewPersonalBest => LEDDispOut.OUTPUTSELECT
NewPersonalBest => LEDDispOut.OUTPUTSELECT
NewPersonalBest => LEDDispOut.OUTPUTSELECT
NewPersonalBest => LEDDispOut.OUTPUTSELECT
NewPersonalBest => LEDDispOut.OUTPUTSELECT
NewGlobalBest => State.OUTPUTSELECT
NewGlobalBest => State.OUTPUTSELECT
NewGlobalBest => State.OUTPUTSELECT
NewGlobalBest => LEDDispOut.OUTPUTSELECT
NewGlobalBest => LEDDispOut.OUTPUTSELECT
NewGlobalBest => LEDDispOut.OUTPUTSELECT
NewGlobalBest => LEDDispOut.OUTPUTSELECT
NewGlobalBest => LEDDispOut.OUTPUTSELECT
NewGlobalBest => LEDDispOut.OUTPUTSELECT
NewGlobalBest => LEDDispOut.OUTPUTSELECT
NewGlobalBest => LEDDispOut.OUTPUTSELECT
NewGlobalBest => LEDDispOut.OUTPUTSELECT
NewGlobalBest => LEDDispOut.OUTPUTSELECT
LEDDispOut[0] <= LEDDispOut[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
LEDDispOut[1] <= LEDDispOut[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
LEDDispOut[2] <= LEDDispOut[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
LEDDispOut[3] <= LEDDispOut[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
LEDDispOut[4] <= LEDDispOut[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
LEDDispOut[5] <= LEDDispOut[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
LEDDispOut[6] <= LEDDispOut[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
LEDDispOut[7] <= LEDDispOut[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
LEDDispOut[8] <= LEDDispOut[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
LEDDispOut[9] <= LEDDispOut[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => clk.IN1
rst => rst.IN1


|finalProject_Q4|LED_Animator:LEDDisplay|Variable_Timer:PBestTimer
Clk => Clk.IN1
Rst => Rst.IN1
VarTimerEnable => VarTimerEnable.IN1
TimeoutPulse <= TimeoutPulse~reg0.DB_MAX_OUTPUT_PORT_TYPE
Speed[0] => LessThan0.IN2
Speed[1] => Add0.IN1


|finalProject_Q4|LED_Animator:LEDDisplay|Variable_Timer:PBestTimer|Timer_100ms:Timer_1
clock => clock.IN1
reset => reset.IN1
enable => enable.IN1
time_Out <= time_Out~reg0.DB_MAX_OUTPUT_PORT_TYPE


|finalProject_Q4|LED_Animator:LEDDisplay|Variable_Timer:PBestTimer|Timer_100ms:Timer_1|Timer_1ms:Timer_100
clock => time_Out~reg0.CLK
clock => LFSR[0].CLK
clock => LFSR[1].CLK
clock => LFSR[2].CLK
clock => LFSR[3].CLK
clock => LFSR[4].CLK
clock => LFSR[5].CLK
clock => LFSR[6].CLK
clock => LFSR[7].CLK
clock => LFSR[8].CLK
clock => LFSR[9].CLK
clock => LFSR[10].CLK
clock => LFSR[11].CLK
clock => LFSR[12].CLK
clock => LFSR[13].CLK
clock => LFSR[14].CLK
clock => LFSR[15].CLK
reset => LFSR.OUTPUTSELECT
reset => LFSR.OUTPUTSELECT
reset => LFSR.OUTPUTSELECT
reset => LFSR.OUTPUTSELECT
reset => LFSR.OUTPUTSELECT
reset => LFSR.OUTPUTSELECT
reset => LFSR.OUTPUTSELECT
reset => LFSR.OUTPUTSELECT
reset => LFSR.OUTPUTSELECT
reset => LFSR.OUTPUTSELECT
reset => LFSR.OUTPUTSELECT
reset => LFSR.OUTPUTSELECT
reset => LFSR.OUTPUTSELECT
reset => LFSR.OUTPUTSELECT
reset => LFSR.OUTPUTSELECT
reset => LFSR.OUTPUTSELECT
reset => time_Out.OUTPUTSELECT
enable => LFSR.OUTPUTSELECT
enable => LFSR.OUTPUTSELECT
enable => LFSR.OUTPUTSELECT
enable => LFSR.OUTPUTSELECT
enable => LFSR.OUTPUTSELECT
enable => LFSR.OUTPUTSELECT
enable => LFSR.OUTPUTSELECT
enable => LFSR.OUTPUTSELECT
enable => LFSR.OUTPUTSELECT
enable => LFSR.OUTPUTSELECT
enable => LFSR.OUTPUTSELECT
enable => LFSR.OUTPUTSELECT
enable => LFSR.OUTPUTSELECT
enable => LFSR.OUTPUTSELECT
enable => LFSR.OUTPUTSELECT
enable => LFSR.OUTPUTSELECT
enable => time_Out.OUTPUTSELECT
time_Out <= time_Out~reg0.DB_MAX_OUTPUT_PORT_TYPE


|finalProject_Q4|Variable_Timer:SpeedControl
Clk => Clk.IN1
Rst => Rst.IN1
VarTimerEnable => VarTimerEnable.IN1
TimeoutPulse <= TimeoutPulse~reg0.DB_MAX_OUTPUT_PORT_TYPE
Speed[0] => LessThan0.IN2
Speed[1] => Add0.IN1


|finalProject_Q4|Variable_Timer:SpeedControl|Timer_100ms:Timer_1
clock => clock.IN1
reset => reset.IN1
enable => enable.IN1
time_Out <= time_Out~reg0.DB_MAX_OUTPUT_PORT_TYPE


|finalProject_Q4|Variable_Timer:SpeedControl|Timer_100ms:Timer_1|Timer_1ms:Timer_100
clock => time_Out~reg0.CLK
clock => LFSR[0].CLK
clock => LFSR[1].CLK
clock => LFSR[2].CLK
clock => LFSR[3].CLK
clock => LFSR[4].CLK
clock => LFSR[5].CLK
clock => LFSR[6].CLK
clock => LFSR[7].CLK
clock => LFSR[8].CLK
clock => LFSR[9].CLK
clock => LFSR[10].CLK
clock => LFSR[11].CLK
clock => LFSR[12].CLK
clock => LFSR[13].CLK
clock => LFSR[14].CLK
clock => LFSR[15].CLK
reset => LFSR.OUTPUTSELECT
reset => LFSR.OUTPUTSELECT
reset => LFSR.OUTPUTSELECT
reset => LFSR.OUTPUTSELECT
reset => LFSR.OUTPUTSELECT
reset => LFSR.OUTPUTSELECT
reset => LFSR.OUTPUTSELECT
reset => LFSR.OUTPUTSELECT
reset => LFSR.OUTPUTSELECT
reset => LFSR.OUTPUTSELECT
reset => LFSR.OUTPUTSELECT
reset => LFSR.OUTPUTSELECT
reset => LFSR.OUTPUTSELECT
reset => LFSR.OUTPUTSELECT
reset => LFSR.OUTPUTSELECT
reset => LFSR.OUTPUTSELECT
reset => time_Out.OUTPUTSELECT
enable => LFSR.OUTPUTSELECT
enable => LFSR.OUTPUTSELECT
enable => LFSR.OUTPUTSELECT
enable => LFSR.OUTPUTSELECT
enable => LFSR.OUTPUTSELECT
enable => LFSR.OUTPUTSELECT
enable => LFSR.OUTPUTSELECT
enable => LFSR.OUTPUTSELECT
enable => LFSR.OUTPUTSELECT
enable => LFSR.OUTPUTSELECT
enable => LFSR.OUTPUTSELECT
enable => LFSR.OUTPUTSELECT
enable => LFSR.OUTPUTSELECT
enable => LFSR.OUTPUTSELECT
enable => LFSR.OUTPUTSELECT
enable => LFSR.OUTPUTSELECT
enable => time_Out.OUTPUTSELECT
time_Out <= time_Out~reg0.DB_MAX_OUTPUT_PORT_TYPE


|finalProject_Q4|RNG_LFSR_3b:RandomShape
RNG_Gen => LFSR.OUTPUTSELECT
RNG_Gen => LFSR.OUTPUTSELECT
RNG_Gen => LFSR.OUTPUTSELECT
RNG_Gen => LFSR.OUTPUTSELECT
RNG_Gen => LFSR.OUTPUTSELECT
RNG_Gen => LFSR.OUTPUTSELECT
RNG_Gen => LFSR.OUTPUTSELECT
RNG_Gen => LFSR.OUTPUTSELECT
RNG_Gen => LFSR.OUTPUTSELECT
RNG_Gen => LFSR.OUTPUTSELECT
RNG_Gen => LFSR.OUTPUTSELECT
RNG_Gen => LFSR.OUTPUTSELECT
RNG_Gen => LFSR.OUTPUTSELECT
RNG_Gen => LFSR.OUTPUTSELECT
RNG_Gen => LFSR.OUTPUTSELECT
RNG_Gen => LFSR.OUTPUTSELECT
Random_Num[0] <= LFSR[10].DB_MAX_OUTPUT_PORT_TYPE
Random_Num[1] <= LFSR[5].DB_MAX_OUTPUT_PORT_TYPE
Random_Num[2] <= LFSR[1].DB_MAX_OUTPUT_PORT_TYPE
clk => LFSR[0].CLK
clk => LFSR[1].CLK
clk => LFSR[2].CLK
clk => LFSR[3].CLK
clk => LFSR[4].CLK
clk => LFSR[5].CLK
clk => LFSR[6].CLK
clk => LFSR[7].CLK
clk => LFSR[8].CLK
clk => LFSR[9].CLK
clk => LFSR[10].CLK
clk => LFSR[11].CLK
clk => LFSR[12].CLK
clk => LFSR[13].CLK
clk => LFSR[14].CLK
clk => LFSR[15].CLK
rst => LFSR.OUTPUTSELECT
rst => LFSR.OUTPUTSELECT
rst => LFSR.OUTPUTSELECT
rst => LFSR.OUTPUTSELECT
rst => LFSR.OUTPUTSELECT
rst => LFSR.OUTPUTSELECT
rst => LFSR.OUTPUTSELECT
rst => LFSR.OUTPUTSELECT
rst => LFSR.OUTPUTSELECT
rst => LFSR.OUTPUTSELECT
rst => LFSR.OUTPUTSELECT
rst => LFSR.OUTPUTSELECT
rst => LFSR.OUTPUTSELECT
rst => LFSR.OUTPUTSELECT
rst => LFSR.OUTPUTSELECT
rst => LFSR.OUTPUTSELECT


|finalProject_Q4|ObjectShifter:ShiftObj
ShiftPulse => State.OUTPUTSELECT
ShiftPulse => State.OUTPUTSELECT
ShiftPulse => State.OUTPUTSELECT
ShiftPulse => State.OUTPUTSELECT
ObjShifterEnable => State.OUTPUTSELECT
ObjShifterEnable => State.OUTPUTSELECT
ObjShifterEnable => State.OUTPUTSELECT
ObjShifterEnable => State.OUTPUTSELECT
ObjShifterEnable => State.OUTPUTSELECT
ObjShifterEnable => State.OUTPUTSELECT
ObjShifterEnable => State.OUTPUTSELECT
ObjShifterEnable => State.OUTPUTSELECT
Reconfig => ~NO_FANOUT~
RNGReadIn[0] => Selector45.IN2
RNGReadIn[1] => Selector44.IN2
RNGReadIn[2] => Selector43.IN2
Out5[0] <= Out5[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Out5[1] <= Out5[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Out5[2] <= Out5[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Out5[3] <= Out5[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Out5[4] <= Out5[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Out5[5] <= Out5[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Out5[6] <= Out5[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Out4[0] <= Out4[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Out4[1] <= Out4[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Out4[2] <= Out4[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Out4[3] <= Out4[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Out4[4] <= Out4[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Out4[5] <= Out4[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Out4[6] <= Out4[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Out3[0] <= Out3[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Out3[1] <= Out3[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Out3[2] <= Out3[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Out3[3] <= Out3[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Out3[4] <= Out3[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Out3[5] <= Out3[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Out3[6] <= Out3[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Out2[0] <= Out2[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Out2[1] <= Out2[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Out2[2] <= Out2[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Out2[3] <= Out2[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Out2[4] <= Out2[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Out2[5] <= Out2[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Out2[6] <= Out2[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Out1[0] <= Out1[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Out1[1] <= Out1[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Out1[2] <= Out1[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Out1[3] <= Out1[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Out1[4] <= Out1[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Out1[5] <= Out1[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Out1[6] <= Out1[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Out0[0] <= Out0[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Out0[1] <= Out0[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Out0[2] <= Out0[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Out0[3] <= Out0[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Out0[4] <= Out0[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Out0[5] <= Out0[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Out0[6] <= Out0[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DebrisDodge <= DebrisDodge~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => DebrisDodge~reg0.CLK
clk => RandNum3b[0].CLK
clk => RandNum3b[1].CLK
clk => RandNum3b[2].CLK
clk => ShapeSent.CLK
clk => Out0[0]~reg0.CLK
clk => Out0[1]~reg0.CLK
clk => Out0[2]~reg0.CLK
clk => Out0[3]~reg0.CLK
clk => Out0[4]~reg0.CLK
clk => Out0[5]~reg0.CLK
clk => Out0[6]~reg0.CLK
clk => Out1[0]~reg0.CLK
clk => Out1[1]~reg0.CLK
clk => Out1[2]~reg0.CLK
clk => Out1[3]~reg0.CLK
clk => Out1[4]~reg0.CLK
clk => Out1[5]~reg0.CLK
clk => Out1[6]~reg0.CLK
clk => Out2[0]~reg0.CLK
clk => Out2[1]~reg0.CLK
clk => Out2[2]~reg0.CLK
clk => Out2[3]~reg0.CLK
clk => Out2[4]~reg0.CLK
clk => Out2[5]~reg0.CLK
clk => Out2[6]~reg0.CLK
clk => Out3[0]~reg0.CLK
clk => Out3[1]~reg0.CLK
clk => Out3[2]~reg0.CLK
clk => Out3[3]~reg0.CLK
clk => Out3[4]~reg0.CLK
clk => Out3[5]~reg0.CLK
clk => Out3[6]~reg0.CLK
clk => Out4[0]~reg0.CLK
clk => Out4[1]~reg0.CLK
clk => Out4[2]~reg0.CLK
clk => Out4[3]~reg0.CLK
clk => Out4[4]~reg0.CLK
clk => Out4[5]~reg0.CLK
clk => Out4[6]~reg0.CLK
clk => Out5[0]~reg0.CLK
clk => Out5[1]~reg0.CLK
clk => Out5[2]~reg0.CLK
clk => Out5[3]~reg0.CLK
clk => Out5[4]~reg0.CLK
clk => Out5[5]~reg0.CLK
clk => Out5[6]~reg0.CLK
clk => State~5.DATAIN
rst => Out5.OUTPUTSELECT
rst => Out5.OUTPUTSELECT
rst => Out5.OUTPUTSELECT
rst => Out5.OUTPUTSELECT
rst => Out5.OUTPUTSELECT
rst => Out5.OUTPUTSELECT
rst => Out5.OUTPUTSELECT
rst => Out4.OUTPUTSELECT
rst => Out4.OUTPUTSELECT
rst => Out4.OUTPUTSELECT
rst => Out4.OUTPUTSELECT
rst => Out4.OUTPUTSELECT
rst => Out4.OUTPUTSELECT
rst => Out4.OUTPUTSELECT
rst => Out3.OUTPUTSELECT
rst => Out3.OUTPUTSELECT
rst => Out3.OUTPUTSELECT
rst => Out3.OUTPUTSELECT
rst => Out3.OUTPUTSELECT
rst => Out3.OUTPUTSELECT
rst => Out3.OUTPUTSELECT
rst => Out2.OUTPUTSELECT
rst => Out2.OUTPUTSELECT
rst => Out2.OUTPUTSELECT
rst => Out2.OUTPUTSELECT
rst => Out2.OUTPUTSELECT
rst => Out2.OUTPUTSELECT
rst => Out2.OUTPUTSELECT
rst => Out1.OUTPUTSELECT
rst => Out1.OUTPUTSELECT
rst => Out1.OUTPUTSELECT
rst => Out1.OUTPUTSELECT
rst => Out1.OUTPUTSELECT
rst => Out1.OUTPUTSELECT
rst => Out1.OUTPUTSELECT
rst => Out0.OUTPUTSELECT
rst => Out0.OUTPUTSELECT
rst => Out0.OUTPUTSELECT
rst => Out0.OUTPUTSELECT
rst => Out0.OUTPUTSELECT
rst => Out0.OUTPUTSELECT
rst => Out0.OUTPUTSELECT
rst => ShapeSent.OUTPUTSELECT
rst => RandNum3b.OUTPUTSELECT
rst => RandNum3b.OUTPUTSELECT
rst => RandNum3b.OUTPUTSELECT
rst => DebrisDodge.OUTPUTSELECT
rst => State.OUTPUTSELECT
rst => State.OUTPUTSELECT
rst => State.OUTPUTSELECT
rst => State.OUTPUTSELECT


|finalProject_Q4|ObjectShifter:ShiftObj|Decoder_3bTo7bShape:RandomShape
Decoder3bIn[0] => Decoder0.IN2
Decoder3bIn[1] => Decoder0.IN1
Decoder3bIn[1] => Decoder7bOut[6].DATAIN
Decoder3bIn[2] => Decoder0.IN0
Decoder3bIn[2] => Decoder7bOut[5].DATAIN
Decoder7bOut[0] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
Decoder7bOut[1] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
Decoder7bOut[2] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
Decoder7bOut[3] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
Decoder7bOut[4] <= Decoder7bOut.DB_MAX_OUTPUT_PORT_TYPE
Decoder7bOut[5] <= Decoder3bIn[2].DB_MAX_OUTPUT_PORT_TYPE
Decoder7bOut[6] <= Decoder3bIn[1].DB_MAX_OUTPUT_PORT_TYPE


|finalProject_Q4|CrashDetector:Crashed
ObjectPosition[0] => DisplayOut.IN0
ObjectPosition[0] => always0.IN0
ObjectPosition[1] => DisplayOut.IN0
ObjectPosition[1] => always0.IN0
ObjectPosition[2] => DisplayOut.IN0
ObjectPosition[2] => always0.IN0
ObjectPosition[3] => DisplayOut.IN0
ObjectPosition[3] => always0.IN0
ObjectPosition[4] => DisplayOut.IN0
ObjectPosition[4] => always0.IN0
ObjectPosition[5] => DisplayOut.IN0
ObjectPosition[5] => always0.IN0
ObjectPosition[6] => DisplayOut.IN0
PlayerPosition[0] => DisplayOut.IN1
PlayerPosition[0] => always0.IN1
PlayerPosition[1] => DisplayOut.IN1
PlayerPosition[1] => always0.IN1
PlayerPosition[2] => DisplayOut.IN1
PlayerPosition[2] => always0.IN1
PlayerPosition[3] => DisplayOut.IN1
PlayerPosition[3] => always0.IN1
PlayerPosition[4] => DisplayOut.IN1
PlayerPosition[4] => always0.IN1
PlayerPosition[5] => DisplayOut.IN1
PlayerPosition[5] => always0.IN1
PlayerPosition[6] => DisplayOut.IN1
DisplayOut[0] <= DisplayOut[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DisplayOut[1] <= DisplayOut[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DisplayOut[2] <= DisplayOut[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DisplayOut[3] <= DisplayOut[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DisplayOut[4] <= DisplayOut[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DisplayOut[5] <= DisplayOut[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DisplayOut[6] <= DisplayOut[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CrashDetected <= CrashDetected~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => CrashDetected~reg0.CLK
clk => DisplayOut[0]~reg0.CLK
clk => DisplayOut[1]~reg0.CLK
clk => DisplayOut[2]~reg0.CLK
clk => DisplayOut[3]~reg0.CLK
clk => DisplayOut[4]~reg0.CLK
clk => DisplayOut[5]~reg0.CLK
clk => DisplayOut[6]~reg0.CLK
clk => State~4.DATAIN
rst => DisplayOut.OUTPUTSELECT
rst => DisplayOut.OUTPUTSELECT
rst => DisplayOut.OUTPUTSELECT
rst => DisplayOut.OUTPUTSELECT
rst => DisplayOut.OUTPUTSELECT
rst => DisplayOut.OUTPUTSELECT
rst => DisplayOut.OUTPUTSELECT
rst => State.OUTPUTSELECT
rst => State.OUTPUTSELECT
rst => State.OUTPUTSELECT
rst => CrashDetected.OUTPUTSELECT


|finalProject_Q4|PlayerPosition:PlayerPos
PlayerToggle => State.OUTPUTSELECT
PlayerToggle => State.OUTPUTSELECT
PlayerToggle => State.OUTPUTSELECT
PlayerToggle => State.OUTPUTSELECT
PlayerToggle => State.OUTPUTSELECT
PlayerPosition[0] <= PlayerPosition[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PlayerPosition[1] <= PlayerPosition[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PlayerPosition[2] <= PlayerPosition[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PlayerPosition[3] <= PlayerPosition[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PlayerPosition[4] <= PlayerPosition[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PlayerPosition[5] <= PlayerPosition[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PlayerPosition[6] <= PlayerPosition[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => PlayerPosition[0]~reg0.CLK
clk => PlayerPosition[1]~reg0.CLK
clk => PlayerPosition[2]~reg0.CLK
clk => PlayerPosition[3]~reg0.CLK
clk => PlayerPosition[4]~reg0.CLK
clk => PlayerPosition[5]~reg0.CLK
clk => PlayerPosition[6]~reg0.CLK
clk => State~4.DATAIN
rst => PlayerPosition.OUTPUTSELECT
rst => PlayerPosition.OUTPUTSELECT
rst => PlayerPosition.OUTPUTSELECT
rst => State.OUTPUTSELECT
rst => State.OUTPUTSELECT
rst => State.OUTPUTSELECT


|finalProject_Q4|Nhat_LEDBarTimer:FuelGaugeGen
startTime[0] => startTime[0].IN1
startTime[1] => startTime[1].IN1
startTime[2] => startTime[2].IN1
startTime[3] => startTime[3].IN1
enable => enable.IN1
timeout <= Nhat_LEDTimeTracker:LEDTimer.port1
decoderOut[0] <= Nhat_LEDBarDecoder:Decoder.port1
decoderOut[1] <= Nhat_LEDBarDecoder:Decoder.port1
decoderOut[2] <= Nhat_LEDBarDecoder:Decoder.port1
decoderOut[3] <= Nhat_LEDBarDecoder:Decoder.port1
decoderOut[4] <= Nhat_LEDBarDecoder:Decoder.port1
decoderOut[5] <= Nhat_LEDBarDecoder:Decoder.port1
decoderOut[6] <= Nhat_LEDBarDecoder:Decoder.port1
decoderOut[7] <= Nhat_LEDBarDecoder:Decoder.port1
decoderOut[8] <= Nhat_LEDBarDecoder:Decoder.port1
decoderOut[9] <= Nhat_LEDBarDecoder:Decoder.port1
clk => clk.IN1
rst => rst.IN1


|finalProject_Q4|Nhat_LEDBarTimer:FuelGaugeGen|Nhat_LEDTimeTracker:LEDTimer
enable => enable.IN1
timeout <= timeout~reg0.DB_MAX_OUTPUT_PORT_TYPE
timeOutput[0] <= timeOutput[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
timeOutput[1] <= timeOutput[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
timeOutput[2] <= timeOutput[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
timeOutput[3] <= timeOutput[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
startTime[0] => timeOutput.DATAA
startTime[0] => Equal0.IN3
startTime[1] => timeOutput.DATAA
startTime[1] => Equal0.IN2
startTime[2] => timeOutput.DATAA
startTime[2] => Equal0.IN1
startTime[3] => timeOutput.DATAA
startTime[3] => Equal0.IN0
clk => clk.IN1
rst => rst.IN1


|finalProject_Q4|Nhat_LEDBarTimer:FuelGaugeGen|Nhat_LEDTimeTracker:LEDTimer|OneSecondTimer:OneSecModule
enable => enable.IN1
timeoutPulse <= timeoutPulse~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => clk.IN1
rst => rst.IN1


|finalProject_Q4|Nhat_LEDBarTimer:FuelGaugeGen|Nhat_LEDTimeTracker:LEDTimer|OneSecondTimer:OneSecModule|Timer_100ms:internalTimer
clock => clock.IN1
reset => reset.IN1
enable => enable.IN1
time_Out <= time_Out~reg0.DB_MAX_OUTPUT_PORT_TYPE


|finalProject_Q4|Nhat_LEDBarTimer:FuelGaugeGen|Nhat_LEDTimeTracker:LEDTimer|OneSecondTimer:OneSecModule|Timer_100ms:internalTimer|Timer_1ms:Timer_100
clock => time_Out~reg0.CLK
clock => LFSR[0].CLK
clock => LFSR[1].CLK
clock => LFSR[2].CLK
clock => LFSR[3].CLK
clock => LFSR[4].CLK
clock => LFSR[5].CLK
clock => LFSR[6].CLK
clock => LFSR[7].CLK
clock => LFSR[8].CLK
clock => LFSR[9].CLK
clock => LFSR[10].CLK
clock => LFSR[11].CLK
clock => LFSR[12].CLK
clock => LFSR[13].CLK
clock => LFSR[14].CLK
clock => LFSR[15].CLK
reset => LFSR.OUTPUTSELECT
reset => LFSR.OUTPUTSELECT
reset => LFSR.OUTPUTSELECT
reset => LFSR.OUTPUTSELECT
reset => LFSR.OUTPUTSELECT
reset => LFSR.OUTPUTSELECT
reset => LFSR.OUTPUTSELECT
reset => LFSR.OUTPUTSELECT
reset => LFSR.OUTPUTSELECT
reset => LFSR.OUTPUTSELECT
reset => LFSR.OUTPUTSELECT
reset => LFSR.OUTPUTSELECT
reset => LFSR.OUTPUTSELECT
reset => LFSR.OUTPUTSELECT
reset => LFSR.OUTPUTSELECT
reset => LFSR.OUTPUTSELECT
reset => time_Out.OUTPUTSELECT
enable => LFSR.OUTPUTSELECT
enable => LFSR.OUTPUTSELECT
enable => LFSR.OUTPUTSELECT
enable => LFSR.OUTPUTSELECT
enable => LFSR.OUTPUTSELECT
enable => LFSR.OUTPUTSELECT
enable => LFSR.OUTPUTSELECT
enable => LFSR.OUTPUTSELECT
enable => LFSR.OUTPUTSELECT
enable => LFSR.OUTPUTSELECT
enable => LFSR.OUTPUTSELECT
enable => LFSR.OUTPUTSELECT
enable => LFSR.OUTPUTSELECT
enable => LFSR.OUTPUTSELECT
enable => LFSR.OUTPUTSELECT
enable => LFSR.OUTPUTSELECT
enable => time_Out.OUTPUTSELECT
time_Out <= time_Out~reg0.DB_MAX_OUTPUT_PORT_TYPE


|finalProject_Q4|Nhat_LEDBarTimer:FuelGaugeGen|Nhat_LEDBarDecoder:Decoder
hexInput[0] => Decoder0.IN3
hexInput[1] => Decoder0.IN2
hexInput[1] => Decoder1.IN2
hexInput[2] => Decoder0.IN1
hexInput[2] => Decoder1.IN1
hexInput[2] => Decoder2.IN1
hexInput[3] => Decoder0.IN0
hexInput[3] => Decoder1.IN0
hexInput[3] => Decoder2.IN0
hexInput[3] => decoderOut[2].DATAIN
decoderOut[0] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
decoderOut[1] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
decoderOut[2] <= hexInput[3].DB_MAX_OUTPUT_PORT_TYPE
decoderOut[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
decoderOut[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
decoderOut[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
decoderOut[6] <= Decoder2.DB_MAX_OUTPUT_PORT_TYPE
decoderOut[7] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
decoderOut[8] <= Decoder1.DB_MAX_OUTPUT_PORT_TYPE
decoderOut[9] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE


|finalProject_Q4|Score_Control_Unit:Scorer
Clk => Clk.IN3
Rst => Rst.IN2
score_Up_Pulse => score_Up_Pulse.IN1
reconfig => reconfig.IN1
PID[0] => PID[0].IN2
PID[1] => PID[1].IN2
PID[2] => PID[2].IN2
PID[3] => PID[3].IN2
PID[4] => PID[4].IN2
score_Request_Pulse => score_Request_Pulse.IN1
score_Request_Complate_Pulse <= Score_Tracker:score_Unit.port5
new_PB_Pulse <= Score_Tracker:score_Unit.port6
new_GB_Pulse <= Score_Tracker:score_Unit.port7
pScore[0] <= Player_Score_Display:pScore_Display.port1
pScore[1] <= Player_Score_Display:pScore_Display.port1
pScore[2] <= Player_Score_Display:pScore_Display.port1
pScore[3] <= Player_Score_Display:pScore_Display.port1
pScore[4] <= Player_Score_Display:pScore_Display.port1
pScore[5] <= Player_Score_Display:pScore_Display.port1
pScore[6] <= Player_Score_Display:pScore_Display.port1
pScore[7] <= Player_Score_Display:pScore_Display.port1
pScore[8] <= Player_Score_Display:pScore_Display.port1
pScore[9] <= Player_Score_Display:pScore_Display.port1
pScore[10] <= Player_Score_Display:pScore_Display.port1
pScore[11] <= Player_Score_Display:pScore_Display.port1
pScore[12] <= Player_Score_Display:pScore_Display.port1
pScore[13] <= Player_Score_Display:pScore_Display.port1
pScore[14] <= Player_Score_Display:pScore_Display.port1
pScore[15] <= Player_Score_Display:pScore_Display.port1
pScore[16] <= Player_Score_Display:pScore_Display.port1
pScore[17] <= Player_Score_Display:pScore_Display.port1
pScore[18] <= Player_Score_Display:pScore_Display.port1
pScore[19] <= Player_Score_Display:pScore_Display.port1
pScore[20] <= Player_Score_Display:pScore_Display.port1
pScore[21] <= Player_Score_Display:pScore_Display.port1
pScore[22] <= Player_Score_Display:pScore_Display.port1
pScore[23] <= Player_Score_Display:pScore_Display.port1
pScore[24] <= Player_Score_Display:pScore_Display.port1
pScore[25] <= Player_Score_Display:pScore_Display.port1
pScore[26] <= Player_Score_Display:pScore_Display.port1
pScore[27] <= Player_Score_Display:pScore_Display.port1
pScore[28] <= Player_Score_Display:pScore_Display.port1
pScore[29] <= Player_Score_Display:pScore_Display.port1
pScore[30] <= Player_Score_Display:pScore_Display.port1
pScore[31] <= Player_Score_Display:pScore_Display.port1
pScore[32] <= Player_Score_Display:pScore_Display.port1
pScore[33] <= Player_Score_Display:pScore_Display.port1
pScore[34] <= Player_Score_Display:pScore_Display.port1
pScore[35] <= Player_Score_Display:pScore_Display.port1
pScore[36] <= Player_Score_Display:pScore_Display.port1
pScore[37] <= Player_Score_Display:pScore_Display.port1
pScore[38] <= Player_Score_Display:pScore_Display.port1
pScore[39] <= Player_Score_Display:pScore_Display.port1
pScore[40] <= Player_Score_Display:pScore_Display.port1
pScore[41] <= Player_Score_Display:pScore_Display.port1
bScore[0] <= Best_Score_Display:best_Display.port4
bScore[1] <= Best_Score_Display:best_Display.port4
bScore[2] <= Best_Score_Display:best_Display.port4
bScore[3] <= Best_Score_Display:best_Display.port4
bScore[4] <= Best_Score_Display:best_Display.port4
bScore[5] <= Best_Score_Display:best_Display.port4
bScore[6] <= Best_Score_Display:best_Display.port4
bScore[7] <= Best_Score_Display:best_Display.port4
bScore[8] <= Best_Score_Display:best_Display.port4
bScore[9] <= Best_Score_Display:best_Display.port4
bScore[10] <= Best_Score_Display:best_Display.port4
bScore[11] <= Best_Score_Display:best_Display.port4
bScore[12] <= Best_Score_Display:best_Display.port4
bScore[13] <= Best_Score_Display:best_Display.port4
bScore[14] <= Best_Score_Display:best_Display.port4
bScore[15] <= Best_Score_Display:best_Display.port4
bScore[16] <= Best_Score_Display:best_Display.port4
bScore[17] <= Best_Score_Display:best_Display.port4
bScore[18] <= Best_Score_Display:best_Display.port4
bScore[19] <= Best_Score_Display:best_Display.port4
bScore[20] <= Best_Score_Display:best_Display.port4
bScore[21] <= Best_Score_Display:best_Display.port4
bScore[22] <= Best_Score_Display:best_Display.port4
bScore[23] <= Best_Score_Display:best_Display.port4
bScore[24] <= Best_Score_Display:best_Display.port4
bScore[25] <= Best_Score_Display:best_Display.port4
bScore[26] <= Best_Score_Display:best_Display.port4
bScore[27] <= Best_Score_Display:best_Display.port4
bScore[28] <= Best_Score_Display:best_Display.port4
bScore[29] <= Best_Score_Display:best_Display.port4
bScore[30] <= Best_Score_Display:best_Display.port4
bScore[31] <= Best_Score_Display:best_Display.port4
bScore[32] <= Best_Score_Display:best_Display.port4
bScore[33] <= Best_Score_Display:best_Display.port4
bScore[34] <= Best_Score_Display:best_Display.port4
bScore[35] <= Best_Score_Display:best_Display.port4
bScore[36] <= Best_Score_Display:best_Display.port4
bScore[37] <= Best_Score_Display:best_Display.port4
bScore[38] <= Best_Score_Display:best_Display.port4
bScore[39] <= Best_Score_Display:best_Display.port4
bScore[40] <= Best_Score_Display:best_Display.port4
bScore[41] <= Best_Score_Display:best_Display.port4


|finalProject_Q4|Score_Control_Unit:Scorer|Best_Score_Display:best_Display
global_Best[0] => global_Best[0].IN1
global_Best[1] => global_Best[1].IN1
global_Best[2] => global_Best[2].IN1
global_Best[3] => global_Best[3].IN1
global_Best[4] => global_Best[4].IN1
global_Best[5] => global_Best[5].IN1
global_Best[6] => global_Best[6].IN1
global_Best[7] => global_Best[7].IN1
global_Best_ID[0] => global_Best_ID[0].IN1
global_Best_ID[1] => global_Best_ID[1].IN1
global_Best_ID[2] => global_Best_ID[2].IN1
global_Best_ID[3] => global_Best_ID[3].IN1
global_Best_ID[4] => ~NO_FANOUT~
pB[0] => pB[0].IN1
pB[1] => pB[1].IN1
pB[2] => pB[2].IN1
pB[3] => pB[3].IN1
pB[4] => pB[4].IN1
pB[5] => pB[5].IN1
pB[6] => pB[6].IN1
pB[7] => pB[7].IN1
PID[0] => PID[0].IN1
PID[1] => PID[1].IN1
PID[2] => PID[2].IN1
PID[3] => PID[3].IN1
PID[4] => ~NO_FANOUT~
bScore[0] <= Decoder_7SegAnode:gB_D0.port1
bScore[1] <= Decoder_7SegAnode:gB_D0.port1
bScore[2] <= Decoder_7SegAnode:gB_D0.port1
bScore[3] <= Decoder_7SegAnode:gB_D0.port1
bScore[4] <= Decoder_7SegAnode:gB_D0.port1
bScore[5] <= Decoder_7SegAnode:gB_D0.port1
bScore[6] <= Decoder_7SegAnode:gB_D0.port1
bScore[7] <= Decoder_7SegAnode:gB_D1.port1
bScore[8] <= Decoder_7SegAnode:gB_D1.port1
bScore[9] <= Decoder_7SegAnode:gB_D1.port1
bScore[10] <= Decoder_7SegAnode:gB_D1.port1
bScore[11] <= Decoder_7SegAnode:gB_D1.port1
bScore[12] <= Decoder_7SegAnode:gB_D1.port1
bScore[13] <= Decoder_7SegAnode:gB_D1.port1
bScore[14] <= Decoder_7SegAnode:best_ID.port1
bScore[15] <= Decoder_7SegAnode:best_ID.port1
bScore[16] <= Decoder_7SegAnode:best_ID.port1
bScore[17] <= Decoder_7SegAnode:best_ID.port1
bScore[18] <= Decoder_7SegAnode:best_ID.port1
bScore[19] <= Decoder_7SegAnode:best_ID.port1
bScore[20] <= Decoder_7SegAnode:best_ID.port1
bScore[21] <= Decoder_7SegAnode:pB_D0.port1
bScore[22] <= Decoder_7SegAnode:pB_D0.port1
bScore[23] <= Decoder_7SegAnode:pB_D0.port1
bScore[24] <= Decoder_7SegAnode:pB_D0.port1
bScore[25] <= Decoder_7SegAnode:pB_D0.port1
bScore[26] <= Decoder_7SegAnode:pB_D0.port1
bScore[27] <= Decoder_7SegAnode:pB_D0.port1
bScore[28] <= Decoder_7SegAnode:pB_D1.port1
bScore[29] <= Decoder_7SegAnode:pB_D1.port1
bScore[30] <= Decoder_7SegAnode:pB_D1.port1
bScore[31] <= Decoder_7SegAnode:pB_D1.port1
bScore[32] <= Decoder_7SegAnode:pB_D1.port1
bScore[33] <= Decoder_7SegAnode:pB_D1.port1
bScore[34] <= Decoder_7SegAnode:pB_D1.port1
bScore[35] <= Decoder_7SegAnode:player_ID.port1
bScore[36] <= Decoder_7SegAnode:player_ID.port1
bScore[37] <= Decoder_7SegAnode:player_ID.port1
bScore[38] <= Decoder_7SegAnode:player_ID.port1
bScore[39] <= Decoder_7SegAnode:player_ID.port1
bScore[40] <= Decoder_7SegAnode:player_ID.port1
bScore[41] <= Decoder_7SegAnode:player_ID.port1


|finalProject_Q4|Score_Control_Unit:Scorer|Best_Score_Display:best_Display|Decoder_7SegAnode:player_ID
dataIn4[0] => Decoder0.IN3
dataIn4[1] => Decoder0.IN2
dataIn4[2] => Decoder0.IN1
dataIn4[3] => Decoder0.IN0
seg7Out[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
seg7Out[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
seg7Out[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
seg7Out[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
seg7Out[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
seg7Out[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
seg7Out[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|finalProject_Q4|Score_Control_Unit:Scorer|Best_Score_Display:best_Display|Decoder_7SegAnode:pB_D1
dataIn4[0] => Decoder0.IN3
dataIn4[1] => Decoder0.IN2
dataIn4[2] => Decoder0.IN1
dataIn4[3] => Decoder0.IN0
seg7Out[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
seg7Out[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
seg7Out[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
seg7Out[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
seg7Out[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
seg7Out[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
seg7Out[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|finalProject_Q4|Score_Control_Unit:Scorer|Best_Score_Display:best_Display|Decoder_7SegAnode:pB_D0
dataIn4[0] => Decoder0.IN3
dataIn4[1] => Decoder0.IN2
dataIn4[2] => Decoder0.IN1
dataIn4[3] => Decoder0.IN0
seg7Out[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
seg7Out[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
seg7Out[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
seg7Out[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
seg7Out[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
seg7Out[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
seg7Out[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|finalProject_Q4|Score_Control_Unit:Scorer|Best_Score_Display:best_Display|Decoder_7SegAnode:best_ID
dataIn4[0] => Decoder0.IN3
dataIn4[1] => Decoder0.IN2
dataIn4[2] => Decoder0.IN1
dataIn4[3] => Decoder0.IN0
seg7Out[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
seg7Out[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
seg7Out[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
seg7Out[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
seg7Out[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
seg7Out[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
seg7Out[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|finalProject_Q4|Score_Control_Unit:Scorer|Best_Score_Display:best_Display|Decoder_7SegAnode:gB_D1
dataIn4[0] => Decoder0.IN3
dataIn4[1] => Decoder0.IN2
dataIn4[2] => Decoder0.IN1
dataIn4[3] => Decoder0.IN0
seg7Out[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
seg7Out[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
seg7Out[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
seg7Out[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
seg7Out[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
seg7Out[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
seg7Out[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|finalProject_Q4|Score_Control_Unit:Scorer|Best_Score_Display:best_Display|Decoder_7SegAnode:gB_D0
dataIn4[0] => Decoder0.IN3
dataIn4[1] => Decoder0.IN2
dataIn4[2] => Decoder0.IN1
dataIn4[3] => Decoder0.IN0
seg7Out[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
seg7Out[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
seg7Out[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
seg7Out[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
seg7Out[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
seg7Out[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
seg7Out[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|finalProject_Q4|Score_Control_Unit:Scorer|Player_Score_Display:pScore_Display
final_Score[0] => final_Score[0].IN1
final_Score[1] => final_Score[1].IN1
final_Score[2] => final_Score[2].IN1
final_Score[3] => final_Score[3].IN1
final_Score[4] => final_Score[4].IN1
final_Score[5] => final_Score[5].IN1
final_Score[6] => final_Score[6].IN1
final_Score[7] => final_Score[7].IN1
pScore[0] <= Decoder_7SegAnode:digit0.port1
pScore[1] <= Decoder_7SegAnode:digit0.port1
pScore[2] <= Decoder_7SegAnode:digit0.port1
pScore[3] <= Decoder_7SegAnode:digit0.port1
pScore[4] <= Decoder_7SegAnode:digit0.port1
pScore[5] <= Decoder_7SegAnode:digit0.port1
pScore[6] <= Decoder_7SegAnode:digit0.port1
pScore[7] <= Decoder_7SegAnode:digit1.port1
pScore[8] <= Decoder_7SegAnode:digit1.port1
pScore[9] <= Decoder_7SegAnode:digit1.port1
pScore[10] <= Decoder_7SegAnode:digit1.port1
pScore[11] <= Decoder_7SegAnode:digit1.port1
pScore[12] <= Decoder_7SegAnode:digit1.port1
pScore[13] <= Decoder_7SegAnode:digit1.port1
pScore[14] <= <VCC>
pScore[15] <= <VCC>
pScore[16] <= <VCC>
pScore[17] <= <VCC>
pScore[18] <= <GND>
pScore[19] <= <VCC>
pScore[20] <= <GND>
pScore[21] <= <GND>
pScore[22] <= <GND>
pScore[23] <= <GND>
pScore[24] <= <GND>
pScore[25] <= <GND>
pScore[26] <= <GND>
pScore[27] <= <VCC>
pScore[28] <= <GND>
pScore[29] <= <VCC>
pScore[30] <= <VCC>
pScore[31] <= <GND>
pScore[32] <= <GND>
pScore[33] <= <GND>
pScore[34] <= <VCC>
pScore[35] <= <GND>
pScore[36] <= <VCC>
pScore[37] <= <GND>
pScore[38] <= <GND>
pScore[39] <= <VCC>
pScore[40] <= <GND>
pScore[41] <= <GND>


|finalProject_Q4|Score_Control_Unit:Scorer|Player_Score_Display:pScore_Display|Decoder_7SegAnode:digit0
dataIn4[0] => Decoder0.IN3
dataIn4[1] => Decoder0.IN2
dataIn4[2] => Decoder0.IN1
dataIn4[3] => Decoder0.IN0
seg7Out[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
seg7Out[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
seg7Out[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
seg7Out[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
seg7Out[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
seg7Out[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
seg7Out[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|finalProject_Q4|Score_Control_Unit:Scorer|Player_Score_Display:pScore_Display|Decoder_7SegAnode:digit1
dataIn4[0] => Decoder0.IN3
dataIn4[1] => Decoder0.IN2
dataIn4[2] => Decoder0.IN1
dataIn4[3] => Decoder0.IN0
seg7Out[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
seg7Out[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
seg7Out[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
seg7Out[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
seg7Out[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
seg7Out[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
seg7Out[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|finalProject_Q4|Score_Control_Unit:Scorer|Score_Tracker:score_Unit
clock => final_Score[0]~reg0.CLK
clock => final_Score[1]~reg0.CLK
clock => final_Score[2]~reg0.CLK
clock => final_Score[3]~reg0.CLK
clock => final_Score[4]~reg0.CLK
clock => final_Score[5]~reg0.CLK
clock => final_Score[6]~reg0.CLK
clock => final_Score[7]~reg0.CLK
clock => pB_O[0]~reg0.CLK
clock => pB_O[1]~reg0.CLK
clock => pB_O[2]~reg0.CLK
clock => pB_O[3]~reg0.CLK
clock => pB_O[4]~reg0.CLK
clock => pB_O[5]~reg0.CLK
clock => pB_O[6]~reg0.CLK
clock => pB_O[7]~reg0.CLK
clock => best_Score_O[0]~reg0.CLK
clock => best_Score_O[1]~reg0.CLK
clock => best_Score_O[2]~reg0.CLK
clock => best_Score_O[3]~reg0.CLK
clock => best_Score_O[4]~reg0.CLK
clock => best_Score_O[5]~reg0.CLK
clock => best_Score_O[6]~reg0.CLK
clock => best_Score_O[7]~reg0.CLK
clock => best_PID_O[0]~reg0.CLK
clock => best_PID_O[1]~reg0.CLK
clock => best_PID_O[2]~reg0.CLK
clock => best_PID_O[3]~reg0.CLK
clock => best_PID_O[4]~reg0.CLK
clock => best_Player[0].CLK
clock => best_Player[1].CLK
clock => best_Player[2].CLK
clock => best_Player[3].CLK
clock => best_Player[4].CLK
clock => i_Final_Score[0].CLK
clock => i_Final_Score[1].CLK
clock => i_Final_Score[2].CLK
clock => i_Final_Score[3].CLK
clock => i_Final_Score[4].CLK
clock => i_Final_Score[5].CLK
clock => i_Final_Score[6].CLK
clock => i_Final_Score[7].CLK
clock => catch_RAM[0].CLK
clock => catch_RAM[1].CLK
clock => catch_RAM[2].CLK
clock => catch_RAM[3].CLK
clock => catch_RAM[4].CLK
clock => catch_RAM[5].CLK
clock => catch_RAM[6].CLK
clock => catch_RAM[7].CLK
clock => R_W~reg0.CLK
clock => score_Write[0]~reg0.CLK
clock => score_Write[1]~reg0.CLK
clock => score_Write[2]~reg0.CLK
clock => score_Write[3]~reg0.CLK
clock => score_Write[4]~reg0.CLK
clock => score_Write[5]~reg0.CLK
clock => score_Write[6]~reg0.CLK
clock => score_Write[7]~reg0.CLK
clock => address[0]~reg0.CLK
clock => address[1]~reg0.CLK
clock => address[2]~reg0.CLK
clock => address[3]~reg0.CLK
clock => address[4]~reg0.CLK
clock => new_GB~reg0.CLK
clock => new_PB~reg0.CLK
clock => global_Best_Score[0].CLK
clock => global_Best_Score[1].CLK
clock => global_Best_Score[2].CLK
clock => global_Best_Score[3].CLK
clock => global_Best_Score[4].CLK
clock => global_Best_Score[5].CLK
clock => global_Best_Score[6].CLK
clock => global_Best_Score[7].CLK
clock => valid~reg0.CLK
clock => state~11.DATAIN
reset => valid.OUTPUTSELECT
reset => global_Best_Score.OUTPUTSELECT
reset => global_Best_Score.OUTPUTSELECT
reset => global_Best_Score.OUTPUTSELECT
reset => global_Best_Score.OUTPUTSELECT
reset => global_Best_Score.OUTPUTSELECT
reset => global_Best_Score.OUTPUTSELECT
reset => global_Best_Score.OUTPUTSELECT
reset => global_Best_Score.OUTPUTSELECT
reset => new_PB.OUTPUTSELECT
reset => new_GB.OUTPUTSELECT
reset => address.OUTPUTSELECT
reset => address.OUTPUTSELECT
reset => address.OUTPUTSELECT
reset => address.OUTPUTSELECT
reset => address.OUTPUTSELECT
reset => score_Write.OUTPUTSELECT
reset => score_Write.OUTPUTSELECT
reset => score_Write.OUTPUTSELECT
reset => score_Write.OUTPUTSELECT
reset => score_Write.OUTPUTSELECT
reset => score_Write.OUTPUTSELECT
reset => score_Write.OUTPUTSELECT
reset => score_Write.OUTPUTSELECT
reset => R_W.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => catch_RAM.OUTPUTSELECT
reset => catch_RAM.OUTPUTSELECT
reset => catch_RAM.OUTPUTSELECT
reset => catch_RAM.OUTPUTSELECT
reset => catch_RAM.OUTPUTSELECT
reset => catch_RAM.OUTPUTSELECT
reset => catch_RAM.OUTPUTSELECT
reset => catch_RAM.OUTPUTSELECT
reset => i_Final_Score.OUTPUTSELECT
reset => i_Final_Score.OUTPUTSELECT
reset => i_Final_Score.OUTPUTSELECT
reset => i_Final_Score.OUTPUTSELECT
reset => i_Final_Score.OUTPUTSELECT
reset => i_Final_Score.OUTPUTSELECT
reset => i_Final_Score.OUTPUTSELECT
reset => i_Final_Score.OUTPUTSELECT
reset => best_Player.OUTPUTSELECT
reset => best_Player.OUTPUTSELECT
reset => best_Player.OUTPUTSELECT
reset => best_Player.OUTPUTSELECT
reset => best_Player.OUTPUTSELECT
reset => best_PID_O.OUTPUTSELECT
reset => best_PID_O.OUTPUTSELECT
reset => best_PID_O.OUTPUTSELECT
reset => best_PID_O.OUTPUTSELECT
reset => best_PID_O.OUTPUTSELECT
reset => best_Score_O.OUTPUTSELECT
reset => best_Score_O.OUTPUTSELECT
reset => best_Score_O.OUTPUTSELECT
reset => best_Score_O.OUTPUTSELECT
reset => best_Score_O.OUTPUTSELECT
reset => best_Score_O.OUTPUTSELECT
reset => best_Score_O.OUTPUTSELECT
reset => best_Score_O.OUTPUTSELECT
reset => pB_O.OUTPUTSELECT
reset => pB_O.OUTPUTSELECT
reset => pB_O.OUTPUTSELECT
reset => pB_O.OUTPUTSELECT
reset => pB_O.OUTPUTSELECT
reset => pB_O.OUTPUTSELECT
reset => pB_O.OUTPUTSELECT
reset => pB_O.OUTPUTSELECT
reset => final_Score.OUTPUTSELECT
reset => final_Score.OUTPUTSELECT
reset => final_Score.OUTPUTSELECT
reset => final_Score.OUTPUTSELECT
reset => final_Score.OUTPUTSELECT
reset => final_Score.OUTPUTSELECT
reset => final_Score.OUTPUTSELECT
reset => final_Score.OUTPUTSELECT
score_Request => state.OUTPUTSELECT
score_Request => state.OUTPUTSELECT
score_Request => state.OUTPUTSELECT
score_Request => state.OUTPUTSELECT
score_Request => state.OUTPUTSELECT
score_Request => state.OUTPUTSELECT
score_Request => state.OUTPUTSELECT
score_Request => state.OUTPUTSELECT
score_Request => state.OUTPUTSELECT
score_Request => state.OUTPUTSELECT
score_Request => i_Final_Score.OUTPUTSELECT
score_Request => i_Final_Score.OUTPUTSELECT
score_Request => i_Final_Score.OUTPUTSELECT
score_Request => i_Final_Score.OUTPUTSELECT
score_Request => i_Final_Score.OUTPUTSELECT
score_Request => i_Final_Score.OUTPUTSELECT
score_Request => i_Final_Score.OUTPUTSELECT
score_Request => i_Final_Score.OUTPUTSELECT
score_Request => state.OUTPUTSELECT
score_Request => state.OUTPUTSELECT
score_Request => state.OUTPUTSELECT
score_Request => state.OUTPUTSELECT
score_Request => state.OUTPUTSELECT
score_Request => state.OUTPUTSELECT
score_Request => state.OUTPUTSELECT
score_Request => state.OUTPUTSELECT
score_Request => state.OUTPUTSELECT
score_Request => state.OUTPUTSELECT
PID[0] => best_Player.DATAB
PID[0] => Selector15.IN4
PID[1] => best_Player.DATAB
PID[1] => Selector14.IN4
PID[2] => best_Player.DATAB
PID[2] => Selector13.IN4
PID[3] => best_Player.DATAB
PID[3] => Selector12.IN4
PID[4] => best_Player.DATAB
PID[4] => Selector11.IN4
score[0] => i_Final_Score.DATAB
score[1] => i_Final_Score.DATAB
score[2] => i_Final_Score.DATAB
score[3] => i_Final_Score.DATAB
score[4] => i_Final_Score.DATAB
score[5] => i_Final_Score.DATAB
score[6] => i_Final_Score.DATAB
score[7] => i_Final_Score.DATAB
valid <= valid~reg0.DB_MAX_OUTPUT_PORT_TYPE
new_PB <= new_PB~reg0.DB_MAX_OUTPUT_PORT_TYPE
new_GB <= new_GB~reg0.DB_MAX_OUTPUT_PORT_TYPE
address[0] <= address[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address[1] <= address[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address[2] <= address[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address[3] <= address[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address[4] <= address[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
score_Write[0] <= score_Write[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
score_Write[1] <= score_Write[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
score_Write[2] <= score_Write[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
score_Write[3] <= score_Write[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
score_Write[4] <= score_Write[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
score_Write[5] <= score_Write[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
score_Write[6] <= score_Write[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
score_Write[7] <= score_Write[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
R_W <= R_W~reg0.DB_MAX_OUTPUT_PORT_TYPE
score_Read[0] => Selector23.IN1
score_Read[1] => Selector22.IN1
score_Read[2] => Selector21.IN1
score_Read[3] => Selector20.IN1
score_Read[4] => Selector19.IN1
score_Read[5] => Selector18.IN1
score_Read[6] => Selector17.IN1
score_Read[7] => Selector16.IN1
best_Score_O[0] <= best_Score_O[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
best_Score_O[1] <= best_Score_O[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
best_Score_O[2] <= best_Score_O[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
best_Score_O[3] <= best_Score_O[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
best_Score_O[4] <= best_Score_O[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
best_Score_O[5] <= best_Score_O[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
best_Score_O[6] <= best_Score_O[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
best_Score_O[7] <= best_Score_O[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
best_PID_O[0] <= best_PID_O[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
best_PID_O[1] <= best_PID_O[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
best_PID_O[2] <= best_PID_O[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
best_PID_O[3] <= best_PID_O[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
best_PID_O[4] <= best_PID_O[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pB_O[0] <= pB_O[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pB_O[1] <= pB_O[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pB_O[2] <= pB_O[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pB_O[3] <= pB_O[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pB_O[4] <= pB_O[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pB_O[5] <= pB_O[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pB_O[6] <= pB_O[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pB_O[7] <= pB_O[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
final_Score[0] <= final_Score[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
final_Score[1] <= final_Score[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
final_Score[2] <= final_Score[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
final_Score[3] <= final_Score[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
final_Score[4] <= final_Score[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
final_Score[5] <= final_Score[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
final_Score[6] <= final_Score[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
final_Score[7] <= final_Score[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|finalProject_Q4|Score_Control_Unit:Scorer|Score_RAM:RAM
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a


|finalProject_Q4|Score_Control_Unit:Scorer|Score_RAM:RAM|altsyncram:altsyncram_component
wren_a => altsyncram_7jl1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_7jl1:auto_generated.data_a[0]
data_a[1] => altsyncram_7jl1:auto_generated.data_a[1]
data_a[2] => altsyncram_7jl1:auto_generated.data_a[2]
data_a[3] => altsyncram_7jl1:auto_generated.data_a[3]
data_a[4] => altsyncram_7jl1:auto_generated.data_a[4]
data_a[5] => altsyncram_7jl1:auto_generated.data_a[5]
data_a[6] => altsyncram_7jl1:auto_generated.data_a[6]
data_a[7] => altsyncram_7jl1:auto_generated.data_a[7]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_7jl1:auto_generated.address_a[0]
address_a[1] => altsyncram_7jl1:auto_generated.address_a[1]
address_a[2] => altsyncram_7jl1:auto_generated.address_a[2]
address_a[3] => altsyncram_7jl1:auto_generated.address_a[3]
address_a[4] => altsyncram_7jl1:auto_generated.address_a[4]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_7jl1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_7jl1:auto_generated.q_a[0]
q_a[1] <= altsyncram_7jl1:auto_generated.q_a[1]
q_a[2] <= altsyncram_7jl1:auto_generated.q_a[2]
q_a[3] <= altsyncram_7jl1:auto_generated.q_a[3]
q_a[4] <= altsyncram_7jl1:auto_generated.q_a[4]
q_a[5] <= altsyncram_7jl1:auto_generated.q_a[5]
q_a[6] <= altsyncram_7jl1:auto_generated.q_a[6]
q_a[7] <= altsyncram_7jl1:auto_generated.q_a[7]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|finalProject_Q4|Score_Control_Unit:Scorer|Score_RAM:RAM|altsyncram:altsyncram_component|altsyncram_7jl1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE


|finalProject_Q4|Score_Control_Unit:Scorer|Digit_2_Count_Up:score_Keeper
clock => clock.IN2
reset => reset.IN2
count_Up => count_Up.IN1
reconfig => reconfig.IN2
count[0] <= Digit_Count_Up:digit_Count_0.port4
count[1] <= Digit_Count_Up:digit_Count_0.port4
count[2] <= Digit_Count_Up:digit_Count_0.port4
count[3] <= Digit_Count_Up:digit_Count_0.port4
count[4] <= Digit_Count_Up:digit_Count_1.port4
count[5] <= Digit_Count_Up:digit_Count_1.port4
count[6] <= Digit_Count_Up:digit_Count_1.port4
count[7] <= Digit_Count_Up:digit_Count_1.port4


|finalProject_Q4|Score_Control_Unit:Scorer|Digit_2_Count_Up:score_Keeper|Digit_Count_Up:digit_Count_0
clock => digit[0]~reg0.CLK
clock => digit[1]~reg0.CLK
clock => digit[2]~reg0.CLK
clock => digit[3]~reg0.CLK
clock => carry~reg0.CLK
reset => always0.IN0
count_Up => digit.OUTPUTSELECT
count_Up => digit.OUTPUTSELECT
count_Up => digit.OUTPUTSELECT
count_Up => digit.OUTPUTSELECT
count_Up => carry.OUTPUTSELECT
carry <= carry~reg0.DB_MAX_OUTPUT_PORT_TYPE
digit[0] <= digit[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
digit[1] <= digit[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
digit[2] <= digit[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
digit[3] <= digit[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reconfig => always0.IN1


|finalProject_Q4|Score_Control_Unit:Scorer|Digit_2_Count_Up:score_Keeper|Digit_Count_Up:digit_Count_1
clock => digit[0]~reg0.CLK
clock => digit[1]~reg0.CLK
clock => digit[2]~reg0.CLK
clock => digit[3]~reg0.CLK
clock => carry~reg0.CLK
reset => always0.IN0
count_Up => digit.OUTPUTSELECT
count_Up => digit.OUTPUTSELECT
count_Up => digit.OUTPUTSELECT
count_Up => digit.OUTPUTSELECT
count_Up => carry.OUTPUTSELECT
carry <= carry~reg0.DB_MAX_OUTPUT_PORT_TYPE
digit[0] <= digit[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
digit[1] <= digit[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
digit[2] <= digit[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
digit[3] <= digit[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reconfig => always0.IN1


|finalProject_Q4|Seg_7_Control:segControl
mode[0] => Mux0.IN2
mode[0] => Mux1.IN2
mode[0] => Mux2.IN2
mode[0] => Mux3.IN2
mode[0] => Mux4.IN2
mode[0] => Mux5.IN2
mode[0] => Mux6.IN2
mode[0] => Mux7.IN2
mode[0] => Mux8.IN2
mode[0] => Mux9.IN2
mode[0] => Mux10.IN2
mode[0] => Mux11.IN2
mode[0] => Mux12.IN2
mode[0] => Mux13.IN2
mode[0] => Mux14.IN2
mode[0] => Mux15.IN2
mode[0] => Mux16.IN2
mode[0] => Mux17.IN2
mode[0] => Mux18.IN2
mode[0] => Mux19.IN2
mode[0] => Mux20.IN2
mode[0] => Mux21.IN2
mode[0] => Mux22.IN2
mode[0] => Mux23.IN2
mode[0] => Mux24.IN2
mode[0] => Mux25.IN2
mode[0] => Mux26.IN2
mode[0] => Mux27.IN2
mode[0] => Mux28.IN2
mode[0] => Mux29.IN2
mode[0] => Mux30.IN2
mode[0] => Mux31.IN2
mode[0] => Mux32.IN2
mode[0] => Mux33.IN2
mode[0] => Mux34.IN2
mode[0] => Mux35.IN2
mode[0] => Mux36.IN2
mode[0] => Mux37.IN2
mode[0] => Mux38.IN2
mode[0] => Mux39.IN2
mode[0] => Mux40.IN2
mode[0] => Mux41.IN2
mode[1] => Mux0.IN1
mode[1] => Mux1.IN1
mode[1] => Mux2.IN1
mode[1] => Mux3.IN1
mode[1] => Mux4.IN1
mode[1] => Mux5.IN1
mode[1] => Mux6.IN1
mode[1] => Mux7.IN1
mode[1] => Mux8.IN1
mode[1] => Mux9.IN1
mode[1] => Mux10.IN1
mode[1] => Mux11.IN1
mode[1] => Mux12.IN1
mode[1] => Mux13.IN1
mode[1] => Mux14.IN1
mode[1] => Mux15.IN1
mode[1] => Mux16.IN1
mode[1] => Mux17.IN1
mode[1] => Mux18.IN1
mode[1] => Mux19.IN1
mode[1] => Mux20.IN1
mode[1] => Mux21.IN1
mode[1] => Mux22.IN1
mode[1] => Mux23.IN1
mode[1] => Mux24.IN1
mode[1] => Mux25.IN1
mode[1] => Mux26.IN1
mode[1] => Mux27.IN1
mode[1] => Mux28.IN1
mode[1] => Mux29.IN1
mode[1] => Mux30.IN1
mode[1] => Mux31.IN1
mode[1] => Mux32.IN1
mode[1] => Mux33.IN1
mode[1] => Mux34.IN1
mode[1] => Mux35.IN1
mode[1] => Mux36.IN1
mode[1] => Mux37.IN1
mode[1] => Mux38.IN1
mode[1] => Mux39.IN1
mode[1] => Mux40.IN1
mode[1] => Mux41.IN1
mode[2] => Mux0.IN0
mode[2] => Mux1.IN0
mode[2] => Mux2.IN0
mode[2] => Mux3.IN0
mode[2] => Mux4.IN0
mode[2] => Mux5.IN0
mode[2] => Mux6.IN0
mode[2] => Mux7.IN0
mode[2] => Mux8.IN0
mode[2] => Mux9.IN0
mode[2] => Mux10.IN0
mode[2] => Mux11.IN0
mode[2] => Mux12.IN0
mode[2] => Mux13.IN0
mode[2] => Mux14.IN0
mode[2] => Mux15.IN0
mode[2] => Mux16.IN0
mode[2] => Mux17.IN0
mode[2] => Mux18.IN0
mode[2] => Mux19.IN0
mode[2] => Mux20.IN0
mode[2] => Mux21.IN0
mode[2] => Mux22.IN0
mode[2] => Mux23.IN0
mode[2] => Mux24.IN0
mode[2] => Mux25.IN0
mode[2] => Mux26.IN0
mode[2] => Mux27.IN0
mode[2] => Mux28.IN0
mode[2] => Mux29.IN0
mode[2] => Mux30.IN0
mode[2] => Mux31.IN0
mode[2] => Mux32.IN0
mode[2] => Mux33.IN0
mode[2] => Mux34.IN0
mode[2] => Mux35.IN0
mode[2] => Mux36.IN0
mode[2] => Mux37.IN0
mode[2] => Mux38.IN0
mode[2] => Mux39.IN0
mode[2] => Mux40.IN0
mode[2] => Mux41.IN0
hex5[0] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
hex5[1] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
hex5[2] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
hex5[3] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
hex5[4] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
hex5[5] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
hex5[6] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
hex4[0] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
hex4[1] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
hex4[2] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
hex4[3] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
hex4[4] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
hex4[5] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
hex4[6] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
hex3[0] <= Mux20.DB_MAX_OUTPUT_PORT_TYPE
hex3[1] <= Mux19.DB_MAX_OUTPUT_PORT_TYPE
hex3[2] <= Mux18.DB_MAX_OUTPUT_PORT_TYPE
hex3[3] <= Mux17.DB_MAX_OUTPUT_PORT_TYPE
hex3[4] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE
hex3[5] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
hex3[6] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
hex2[0] <= Mux27.DB_MAX_OUTPUT_PORT_TYPE
hex2[1] <= Mux26.DB_MAX_OUTPUT_PORT_TYPE
hex2[2] <= Mux25.DB_MAX_OUTPUT_PORT_TYPE
hex2[3] <= Mux24.DB_MAX_OUTPUT_PORT_TYPE
hex2[4] <= Mux23.DB_MAX_OUTPUT_PORT_TYPE
hex2[5] <= Mux22.DB_MAX_OUTPUT_PORT_TYPE
hex2[6] <= Mux21.DB_MAX_OUTPUT_PORT_TYPE
hex1[0] <= Mux34.DB_MAX_OUTPUT_PORT_TYPE
hex1[1] <= Mux33.DB_MAX_OUTPUT_PORT_TYPE
hex1[2] <= Mux32.DB_MAX_OUTPUT_PORT_TYPE
hex1[3] <= Mux31.DB_MAX_OUTPUT_PORT_TYPE
hex1[4] <= Mux30.DB_MAX_OUTPUT_PORT_TYPE
hex1[5] <= Mux29.DB_MAX_OUTPUT_PORT_TYPE
hex1[6] <= Mux28.DB_MAX_OUTPUT_PORT_TYPE
hex0[0] <= Mux41.DB_MAX_OUTPUT_PORT_TYPE
hex0[1] <= Mux40.DB_MAX_OUTPUT_PORT_TYPE
hex0[2] <= Mux39.DB_MAX_OUTPUT_PORT_TYPE
hex0[3] <= Mux38.DB_MAX_OUTPUT_PORT_TYPE
hex0[4] <= Mux37.DB_MAX_OUTPUT_PORT_TYPE
hex0[5] <= Mux36.DB_MAX_OUTPUT_PORT_TYPE
hex0[6] <= Mux35.DB_MAX_OUTPUT_PORT_TYPE
inputSet1[0] => Mux41.IN3
inputSet1[1] => Mux40.IN3
inputSet1[2] => Mux39.IN3
inputSet1[3] => Mux38.IN3
inputSet1[4] => Mux37.IN3
inputSet1[5] => Mux36.IN3
inputSet1[6] => Mux35.IN3
inputSet1[7] => Mux34.IN3
inputSet1[8] => Mux33.IN3
inputSet1[9] => Mux32.IN3
inputSet1[10] => Mux31.IN3
inputSet1[11] => Mux30.IN3
inputSet1[12] => Mux29.IN3
inputSet1[13] => Mux28.IN3
inputSet1[14] => Mux27.IN3
inputSet1[15] => Mux26.IN3
inputSet1[16] => Mux25.IN3
inputSet1[17] => Mux24.IN3
inputSet1[18] => Mux23.IN3
inputSet1[19] => Mux22.IN3
inputSet1[20] => Mux21.IN3
inputSet1[21] => Mux20.IN3
inputSet1[22] => Mux19.IN3
inputSet1[23] => Mux18.IN3
inputSet1[24] => Mux17.IN3
inputSet1[25] => Mux16.IN3
inputSet1[26] => Mux15.IN3
inputSet1[27] => Mux14.IN3
inputSet1[28] => Mux13.IN3
inputSet1[29] => Mux12.IN3
inputSet1[30] => Mux11.IN3
inputSet1[31] => Mux10.IN3
inputSet1[32] => Mux9.IN3
inputSet1[33] => Mux8.IN3
inputSet1[34] => Mux7.IN3
inputSet1[35] => Mux6.IN3
inputSet1[36] => Mux5.IN3
inputSet1[37] => Mux4.IN3
inputSet1[38] => Mux3.IN3
inputSet1[39] => Mux2.IN3
inputSet1[40] => Mux1.IN3
inputSet1[41] => Mux0.IN3
inputSet2[0] => Mux41.IN4
inputSet2[1] => Mux40.IN4
inputSet2[2] => Mux39.IN4
inputSet2[3] => Mux38.IN4
inputSet2[4] => Mux37.IN4
inputSet2[5] => Mux36.IN4
inputSet2[6] => Mux35.IN4
inputSet2[7] => Mux34.IN4
inputSet2[8] => Mux33.IN4
inputSet2[9] => Mux32.IN4
inputSet2[10] => Mux31.IN4
inputSet2[11] => Mux30.IN4
inputSet2[12] => Mux29.IN4
inputSet2[13] => Mux28.IN4
inputSet2[14] => Mux27.IN4
inputSet2[15] => Mux26.IN4
inputSet2[16] => Mux25.IN4
inputSet2[17] => Mux24.IN4
inputSet2[18] => Mux23.IN4
inputSet2[19] => Mux22.IN4
inputSet2[20] => Mux21.IN4
inputSet2[21] => Mux20.IN4
inputSet2[22] => Mux19.IN4
inputSet2[23] => Mux18.IN4
inputSet2[24] => Mux17.IN4
inputSet2[25] => Mux16.IN4
inputSet2[26] => Mux15.IN4
inputSet2[27] => Mux14.IN4
inputSet2[28] => Mux13.IN4
inputSet2[29] => Mux12.IN4
inputSet2[30] => Mux11.IN4
inputSet2[31] => Mux10.IN4
inputSet2[32] => Mux9.IN4
inputSet2[33] => Mux8.IN4
inputSet2[34] => Mux7.IN4
inputSet2[35] => Mux6.IN4
inputSet2[36] => Mux5.IN4
inputSet2[37] => Mux4.IN4
inputSet2[38] => Mux3.IN4
inputSet2[39] => Mux2.IN4
inputSet2[40] => Mux1.IN4
inputSet2[41] => Mux0.IN4
inputSet3[0] => Mux41.IN5
inputSet3[1] => Mux40.IN5
inputSet3[2] => Mux39.IN5
inputSet3[3] => Mux38.IN5
inputSet3[4] => Mux37.IN5
inputSet3[5] => Mux36.IN5
inputSet3[6] => Mux35.IN5
inputSet3[7] => Mux34.IN5
inputSet3[8] => Mux33.IN5
inputSet3[9] => Mux32.IN5
inputSet3[10] => Mux31.IN5
inputSet3[11] => Mux30.IN5
inputSet3[12] => Mux29.IN5
inputSet3[13] => Mux28.IN5
inputSet3[14] => Mux27.IN5
inputSet3[15] => Mux26.IN5
inputSet3[16] => Mux25.IN5
inputSet3[17] => Mux24.IN5
inputSet3[18] => Mux23.IN5
inputSet3[19] => Mux22.IN5
inputSet3[20] => Mux21.IN5
inputSet3[21] => Mux20.IN5
inputSet3[22] => Mux19.IN5
inputSet3[23] => Mux18.IN5
inputSet3[24] => Mux17.IN5
inputSet3[25] => Mux16.IN5
inputSet3[26] => Mux15.IN5
inputSet3[27] => Mux14.IN5
inputSet3[28] => Mux13.IN5
inputSet3[29] => Mux12.IN5
inputSet3[30] => Mux11.IN5
inputSet3[31] => Mux10.IN5
inputSet3[32] => Mux9.IN5
inputSet3[33] => Mux8.IN5
inputSet3[34] => Mux7.IN5
inputSet3[35] => Mux6.IN5
inputSet3[36] => Mux5.IN5
inputSet3[37] => Mux4.IN5
inputSet3[38] => Mux3.IN5
inputSet3[39] => Mux2.IN5
inputSet3[40] => Mux1.IN5
inputSet3[41] => Mux0.IN5
inputSet4[0] => Mux41.IN6
inputSet4[1] => Mux40.IN6
inputSet4[2] => Mux39.IN6
inputSet4[3] => Mux38.IN6
inputSet4[4] => Mux37.IN6
inputSet4[5] => Mux36.IN6
inputSet4[6] => Mux35.IN6
inputSet4[7] => Mux34.IN6
inputSet4[8] => Mux33.IN6
inputSet4[9] => Mux32.IN6
inputSet4[10] => Mux31.IN6
inputSet4[11] => Mux30.IN6
inputSet4[12] => Mux29.IN6
inputSet4[13] => Mux28.IN6
inputSet4[14] => Mux27.IN6
inputSet4[15] => Mux26.IN6
inputSet4[16] => Mux25.IN6
inputSet4[17] => Mux24.IN6
inputSet4[18] => Mux23.IN6
inputSet4[19] => Mux22.IN6
inputSet4[20] => Mux21.IN6
inputSet4[21] => Mux20.IN6
inputSet4[22] => Mux19.IN6
inputSet4[23] => Mux18.IN6
inputSet4[24] => Mux17.IN6
inputSet4[25] => Mux16.IN6
inputSet4[26] => Mux15.IN6
inputSet4[27] => Mux14.IN6
inputSet4[28] => Mux13.IN6
inputSet4[29] => Mux12.IN6
inputSet4[30] => Mux11.IN6
inputSet4[31] => Mux10.IN6
inputSet4[32] => Mux9.IN6
inputSet4[33] => Mux8.IN6
inputSet4[34] => Mux7.IN6
inputSet4[35] => Mux6.IN6
inputSet4[36] => Mux5.IN6
inputSet4[37] => Mux4.IN6
inputSet4[38] => Mux3.IN6
inputSet4[39] => Mux2.IN6
inputSet4[40] => Mux1.IN6
inputSet4[41] => Mux0.IN6
inputSet5[0] => Mux41.IN7
inputSet5[1] => Mux40.IN7
inputSet5[2] => Mux39.IN7
inputSet5[3] => Mux38.IN7
inputSet5[4] => Mux37.IN7
inputSet5[5] => Mux36.IN7
inputSet5[6] => Mux35.IN7
inputSet5[7] => Mux34.IN7
inputSet5[8] => Mux33.IN7
inputSet5[9] => Mux32.IN7
inputSet5[10] => Mux31.IN7
inputSet5[11] => Mux30.IN7
inputSet5[12] => Mux29.IN7
inputSet5[13] => Mux28.IN7
inputSet5[14] => Mux27.IN7
inputSet5[15] => Mux26.IN7
inputSet5[16] => Mux25.IN7
inputSet5[17] => Mux24.IN7
inputSet5[18] => Mux23.IN7
inputSet5[19] => Mux22.IN7
inputSet5[20] => Mux21.IN7
inputSet5[21] => Mux20.IN7
inputSet5[22] => Mux19.IN7
inputSet5[23] => Mux18.IN7
inputSet5[24] => Mux17.IN7
inputSet5[25] => Mux16.IN7
inputSet5[26] => Mux15.IN7
inputSet5[27] => Mux14.IN7
inputSet5[28] => Mux13.IN7
inputSet5[29] => Mux12.IN7
inputSet5[30] => Mux11.IN7
inputSet5[31] => Mux10.IN7
inputSet5[32] => Mux9.IN7
inputSet5[33] => Mux8.IN7
inputSet5[34] => Mux7.IN7
inputSet5[35] => Mux6.IN7
inputSet5[36] => Mux5.IN7
inputSet5[37] => Mux4.IN7
inputSet5[38] => Mux3.IN7
inputSet5[39] => Mux2.IN7
inputSet5[40] => Mux1.IN7
inputSet5[41] => Mux0.IN7
inputSet6[0] => Mux41.IN8
inputSet6[1] => Mux40.IN8
inputSet6[2] => Mux39.IN8
inputSet6[3] => Mux38.IN8
inputSet6[4] => Mux37.IN8
inputSet6[5] => Mux36.IN8
inputSet6[6] => Mux35.IN8
inputSet6[7] => Mux34.IN8
inputSet6[8] => Mux33.IN8
inputSet6[9] => Mux32.IN8
inputSet6[10] => Mux31.IN8
inputSet6[11] => Mux30.IN8
inputSet6[12] => Mux29.IN8
inputSet6[13] => Mux28.IN8
inputSet6[14] => Mux27.IN8
inputSet6[15] => Mux26.IN8
inputSet6[16] => Mux25.IN8
inputSet6[17] => Mux24.IN8
inputSet6[18] => Mux23.IN8
inputSet6[19] => Mux22.IN8
inputSet6[20] => Mux21.IN8
inputSet6[21] => Mux20.IN8
inputSet6[22] => Mux19.IN8
inputSet6[23] => Mux18.IN8
inputSet6[24] => Mux17.IN8
inputSet6[25] => Mux16.IN8
inputSet6[26] => Mux15.IN8
inputSet6[27] => Mux14.IN8
inputSet6[28] => Mux13.IN8
inputSet6[29] => Mux12.IN8
inputSet6[30] => Mux11.IN8
inputSet6[31] => Mux10.IN8
inputSet6[32] => Mux9.IN8
inputSet6[33] => Mux8.IN8
inputSet6[34] => Mux7.IN8
inputSet6[35] => Mux6.IN8
inputSet6[36] => Mux5.IN8
inputSet6[37] => Mux4.IN8
inputSet6[38] => Mux3.IN8
inputSet6[39] => Mux2.IN8
inputSet6[40] => Mux1.IN8
inputSet6[41] => Mux0.IN8
inputSet7[0] => Mux41.IN9
inputSet7[1] => Mux40.IN9
inputSet7[2] => Mux39.IN9
inputSet7[3] => Mux38.IN9
inputSet7[4] => Mux37.IN9
inputSet7[5] => Mux36.IN9
inputSet7[6] => Mux35.IN9
inputSet7[7] => Mux34.IN9
inputSet7[8] => Mux33.IN9
inputSet7[9] => Mux32.IN9
inputSet7[10] => Mux31.IN9
inputSet7[11] => Mux30.IN9
inputSet7[12] => Mux29.IN9
inputSet7[13] => Mux28.IN9
inputSet7[14] => Mux27.IN9
inputSet7[15] => Mux26.IN9
inputSet7[16] => Mux25.IN9
inputSet7[17] => Mux24.IN9
inputSet7[18] => Mux23.IN9
inputSet7[19] => Mux22.IN9
inputSet7[20] => Mux21.IN9
inputSet7[21] => Mux20.IN9
inputSet7[22] => Mux19.IN9
inputSet7[23] => Mux18.IN9
inputSet7[24] => Mux17.IN9
inputSet7[25] => Mux16.IN9
inputSet7[26] => Mux15.IN9
inputSet7[27] => Mux14.IN9
inputSet7[28] => Mux13.IN9
inputSet7[29] => Mux12.IN9
inputSet7[30] => Mux11.IN9
inputSet7[31] => Mux10.IN9
inputSet7[32] => Mux9.IN9
inputSet7[33] => Mux8.IN9
inputSet7[34] => Mux7.IN9
inputSet7[35] => Mux6.IN9
inputSet7[36] => Mux5.IN9
inputSet7[37] => Mux4.IN9
inputSet7[38] => Mux3.IN9
inputSet7[39] => Mux2.IN9
inputSet7[40] => Mux1.IN9
inputSet7[41] => Mux0.IN9
inputSet8[0] => Mux41.IN10
inputSet8[1] => Mux40.IN10
inputSet8[2] => Mux39.IN10
inputSet8[3] => Mux38.IN10
inputSet8[4] => Mux37.IN10
inputSet8[5] => Mux36.IN10
inputSet8[6] => Mux35.IN10
inputSet8[7] => Mux34.IN10
inputSet8[8] => Mux33.IN10
inputSet8[9] => Mux32.IN10
inputSet8[10] => Mux31.IN10
inputSet8[11] => Mux30.IN10
inputSet8[12] => Mux29.IN10
inputSet8[13] => Mux28.IN10
inputSet8[14] => Mux27.IN10
inputSet8[15] => Mux26.IN10
inputSet8[16] => Mux25.IN10
inputSet8[17] => Mux24.IN10
inputSet8[18] => Mux23.IN10
inputSet8[19] => Mux22.IN10
inputSet8[20] => Mux21.IN10
inputSet8[21] => Mux20.IN10
inputSet8[22] => Mux19.IN10
inputSet8[23] => Mux18.IN10
inputSet8[24] => Mux17.IN10
inputSet8[25] => Mux16.IN10
inputSet8[26] => Mux15.IN10
inputSet8[27] => Mux14.IN10
inputSet8[28] => Mux13.IN10
inputSet8[29] => Mux12.IN10
inputSet8[30] => Mux11.IN10
inputSet8[31] => Mux10.IN10
inputSet8[32] => Mux9.IN10
inputSet8[33] => Mux8.IN10
inputSet8[34] => Mux7.IN10
inputSet8[35] => Mux6.IN10
inputSet8[36] => Mux5.IN10
inputSet8[37] => Mux4.IN10
inputSet8[38] => Mux3.IN10
inputSet8[39] => Mux2.IN10
inputSet8[40] => Mux1.IN10
inputSet8[41] => Mux0.IN10


