Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto e1b8d8caeeb34f12ba2b4ea7be943b7f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.RGB_Decoder
Compiling module xil_defaultlib.system_RGB_Decoder_0_0
Compiling module xil_defaultlib.Video_Background
Compiling module xil_defaultlib.system_Video_Background_0_0
Compiling module xil_defaultlib.Video_timing_controler
Compiling module xil_defaultlib.system_Video_timing_control_0_0
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=10.0,...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.system_clk_wiz_0_0_clk_wiz
Compiling module xil_defaultlib.system_clk_wiz_0_0
Compiling module xil_defaultlib.system
Compiling module xil_defaultlib.system_wrapper
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
