INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pjack/branchers/branchers.srcs/sim_1/imports/HDL-Implementation-of-a-Global-Predictor-with-Indexing/src/Shared Components/PredictionDecoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module prediction_decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pjack/branchers/branchers.srcs/sim_1/imports/HDL-Implementation-of-a-Global-Predictor-with-Indexing/src/Shared Components/SaturatingCounterUpdater.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module saturating_counter_updater
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pjack/branchers/branchers.srcs/sim_1/imports/HDL-Implementation-of-a-Global-Predictor-with-Indexing/src/Shared Components/bht.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bht
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pjack/branchers/branchers.srcs/sim_1/imports/HDL-Implementation-of-a-Global-Predictor-with-Indexing/src/Shared Components/ghr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ghr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pjack/branchers/branchers.srcs/sim_1/imports/HDL-Implementation-of-a-Global-Predictor-with-Indexing/src/gshare.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gshare
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pjack/branchers/branchers.srcs/sim_1/imports/HDL-Implementation-of-a-Global-Predictor-with-Indexing/src/gshare_index.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gshare_index
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pjack/branchers/branchers.srcs/sim_1/imports/HDL-Implementation-of-a-Global-Predictor-with-Indexing/sim/tb_gshare.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_gshare
WARNING: [VRFC 10-3248] data object 'file' is already declared [C:/Users/pjack/branchers/branchers.srcs/sim_1/imports/HDL-Implementation-of-a-Global-Predictor-with-Indexing/sim/tb_gshare.v:28]
WARNING: [VRFC 10-9364] second declaration of 'file' is ignored [C:/Users/pjack/branchers/branchers.srcs/sim_1/imports/HDL-Implementation-of-a-Global-Predictor-with-Indexing/sim/tb_gshare.v:28]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pjack/branchers/branchers.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
