// Seed: 1668185725
module module_0 ();
  parameter id_1 = {id_1{1}};
  parameter integer id_2 = id_2;
endmodule
program module_1 (
    input wire id_0
);
  id_2 :
  assert property (@(posedge id_2) id_0) #1 id_3 = -1'd0;
  module_0 modCall_1 ();
endmodule
module module_2 (
    output supply1 id_0,
    input wand id_1,
    input supply0 id_2,
    output wand id_3,
    output tri id_4,
    id_18,
    output tri id_5,
    output wand id_6,
    input uwire id_7,
    output wire id_8,
    output wor id_9,
    input wand id_10,
    input supply0 id_11,
    input supply0 id_12,
    inout supply0 id_13,
    input supply0 id_14,
    id_19,
    input supply1 id_15,
    output wire id_16
);
  wire id_20;
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
  parameter id_21 = 1;
  assign id_4 = id_14;
endmodule
