$date
	Thu Jan 15 12:19:06 2026
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tb $end
$var wire 4 ! q [3:0] $end
$var reg 1 " clk $end
$var reg 1 # reset $end
$var reg 1 $ serial_in $end
$scope module DUT $end
$var wire 1 " clk $end
$var wire 1 # reset $end
$var wire 1 $ serial_in $end
$var wire 4 % q [3:0] $end
$scope module D0 $end
$var wire 1 " clk $end
$var wire 1 $ d $end
$var wire 1 # reset $end
$var reg 1 & q $end
$upscope $end
$scope module D1 $end
$var wire 1 " clk $end
$var wire 1 ' d $end
$var wire 1 # reset $end
$var reg 1 ( q $end
$upscope $end
$scope module D2 $end
$var wire 1 " clk $end
$var wire 1 ) d $end
$var wire 1 # reset $end
$var reg 1 * q $end
$upscope $end
$scope module D3 $end
$var wire 1 " clk $end
$var wire 1 + d $end
$var wire 1 # reset $end
$var reg 1 , q $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0,
0+
0*
0)
0(
0'
0&
b0 %
0$
0#
0"
b0 !
$end
#5000
1"
#10000
0"
#12000
1$
1#
#15000
0$
1"
#20000
0"
#25000
1'
b1 !
b1 %
1&
1$
1"
#30000
0"
#35000
1)
b11 !
b11 %
1(
1"
#40000
0"
#45000
1+
b111 !
b111 %
1*
1"
#50000
0"
#55000
b1111 !
b1111 %
1,
1"
