INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/user/project_practice/project_practice.srcs/sources_1/imports/lab2_template/Practice_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Counter_Practice
WARNING: [VRFC 10-3676] redeclaration of ansi port 'out' is not allowed [C:/Users/user/project_practice/project_practice.srcs/sources_1/imports/lab2_template/Practice_1.v:7]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/user/project_practice/project_practice.srcs/sources_1/imports/lab2_template/Practice_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FSM_Practice
WARNING: [VRFC 10-3676] redeclaration of ansi port 'out_data' is not allowed [C:/Users/user/project_practice/project_practice.srcs/sources_1/imports/lab2_template/Practice_2.v:11]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'state' is not allowed [C:/Users/user/project_practice/project_practice.srcs/sources_1/imports/lab2_template/Practice_2.v:12]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'offset_cnt' is not allowed [C:/Users/user/project_practice/project_practice.srcs/sources_1/imports/lab2_template/Practice_2.v:20]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/user/project_practice/project_practice.srcs/sim_1/imports/lab2_template/Practice_2_t.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FSM_Practice_t
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/user/project_practice/project_practice.srcs/sim_1/imports/lab2_template/Practice_1_t.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Counter_Practice_t
