INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Wed Dec 17 01:30:37 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : jacobi_1d_imper
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -0.180ns  (required time - arrival time)
  Source:                 buffer31/control/outputValid_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.850ns period=3.700ns})
  Destination:            buffer27/dataReg_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.850ns period=3.700ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.700ns  (clk rise@3.700ns - clk rise@0.000ns)
  Data Path Delay:        3.627ns  (logic 0.646ns (17.811%)  route 2.981ns (82.189%))
  Logic Levels:           8  (LUT4=1 LUT6=7)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 4.183 - 3.700 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=675, unset)          0.508     0.508    buffer31/control/clk
                         FDRE                                         r  buffer31/control/outputValid_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.226     0.734 f  buffer31/control/outputValid_reg/Q
                         net (fo=50, unplaced)        0.470     1.204    buffer60/fifo/buffer31_outs_valid
                         LUT4 (Prop_lut4_I1_O)        0.119     1.323 r  buffer60/fifo/fullReg_i_5__0/O
                         net (fo=4, unplaced)         0.401     1.724    buffer60/fifo/fullReg_i_5__0_n_0
                         LUT6 (Prop_lut6_I1_O)        0.043     1.767 r  buffer60/fifo/start_ready_INST_0_i_6/O
                         net (fo=5, unplaced)         0.272     2.039    fork28/generateBlocks[1].regblock/transmitValue_i_2__1
                         LUT6 (Prop_lut6_I0_O)        0.043     2.082 r  fork28/generateBlocks[1].regblock/transmitValue_i_6/O
                         net (fo=2, unplaced)         0.255     2.337    buffer60/fifo/transmitValue_reg_8
                         LUT6 (Prop_lut6_I1_O)        0.043     2.380 r  buffer60/fifo/transmitValue_i_2__1/O
                         net (fo=4, unplaced)         0.358     2.738    control_merge0/tehb/control/transmitValue_i_3__0
                         LUT6 (Prop_lut6_I0_O)        0.043     2.781 f  control_merge0/tehb/control/transmitValue_i_8/O
                         net (fo=2, unplaced)         0.255     3.036    buffer31/control/transmitValue_reg_1
                         LUT6 (Prop_lut6_I4_O)        0.043     3.079 f  buffer31/control/transmitValue_i_3__0/O
                         net (fo=2, unplaced)         0.388     3.467    fork25/control/generateBlocks[5].regblock/transmitValue_reg_5
                         LUT6 (Prop_lut6_I2_O)        0.043     3.510 f  fork25/control/generateBlocks[5].regblock/transmitValue_i_3/O
                         net (fo=16, unplaced)        0.298     3.808    fork19/control/generateBlocks[1].regblock/dataReg_reg[7]_1
                         LUT6 (Prop_lut6_I4_O)        0.043     3.851 r  fork19/control/generateBlocks[1].regblock/dataReg[7]_i_1/O
                         net (fo=8, unplaced)         0.284     4.135    buffer27/E[0]
                         FDRE                                         r  buffer27/dataReg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        3.700     3.700 r  
                                                      0.000     3.700 r  clk (IN)
                         net (fo=675, unset)          0.483     4.183    buffer27/clk
                         FDRE                                         r  buffer27/dataReg_reg[0]/C
                         clock pessimism              0.000     4.183    
                         clock uncertainty           -0.035     4.147    
                         FDRE (Setup_fdre_C_CE)      -0.192     3.955    buffer27/dataReg_reg[0]
  -------------------------------------------------------------------
                         required time                          3.955    
                         arrival time                          -4.135    
  -------------------------------------------------------------------
                         slack                                 -0.180    




