INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado Projects/Lab_08/Lab_08.srcs/sources_1/new/Acc.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Accumulator
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado Projects/Lab_08/Lab_08.srcs/sources_1/new/Lab_08.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Lab_08
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado Projects/Lab_08/Lab_08.srcs/sources_1/new/Multiply_FSM.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Multiply_FSM
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado Projects/Lab_08/Lab_08.srcs/sources_1/new/Shift_Reg.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Shift_Reg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado Projects/Lab_08/Lab_08.srcs/sources_1/new/Univ_SSeg.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Univ_SSeg
INFO: [VRFC 10-2458] undeclared symbol sclk, assumed default net type wire [D:/Vivado Projects/Lab_08/Lab_08.srcs/sources_1/new/Univ_SSeg.sv:94]
INFO: [VRFC 10-311] analyzing module clk_divder
INFO: [VRFC 10-311] analyzing module cnt_convert_14b
INFO: [VRFC 10-311] analyzing module cnt_convert_7b
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado Projects/Lab_08/Lab_08.srcs/sim_1/new/Lab_08_Sim.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Lab_08_Sim
