{
   "ActiveEmotionalView":"No Loops",
   "Default View_ScaleFactor":"1.0",
   "Default View_TopLeft":"-435,-212",
   "DisplayTieOff":"1",
   "ExpandedHierarchyInLayout":"",
   "No Loops_ExpandedHierarchyInLayout":"",
   "No Loops_Layout":"# # String gsaved with Nlview 7.0r4  2019-12-20 bk=1.5203 VDI=41 GEI=36 GUI=JA:10.0 TLS
#  -string -flagsOSRD
preplace port AXI -pg 1 -lvl 3 -x 840 -y 300 -defaultsOSRD
preplace port M_AXI -pg 1 -lvl 3 -x 840 -y 0 -defaultsOSRD
preplace port port-id_start_write_async -pg 1 -lvl 0 -x -80 -y 60 -defaultsOSRD
preplace port port-id_start_read_async -pg 1 -lvl 0 -x -80 -y 80 -defaultsOSRD
preplace port port-id_reset -pg 1 -lvl 0 -x -80 -y 220 -defaultsOSRD
preplace port port-id_clk -pg 1 -lvl 0 -x -80 -y 240 -defaultsOSRD
preplace portBus probe0 -pg 1 -lvl 0 -x -80 -y 260 -defaultsOSRD
preplace portBus Res -pg 1 -lvl 3 -x 840 -y 440 -defaultsOSRD
preplace portBus dout -pg 1 -lvl 3 -x 840 -y 540 -defaultsOSRD
preplace inst axi4_master_plug -pg 1 -lvl 1 -x 200 -y 340 -defaultsOSRD -pinDir AXI right -pinY AXI 0R -pinDir clk left -pinY clk 0L
preplace inst fill_ram -pg 1 -lvl 1 -x 200 -y 40 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 41 40 38 37 39 35 36} -defaultsOSRD -pinDir M_AXI right -pinY M_AXI 0R -pinDir clk left -pinY clk 60L -pinDir reset left -pinY reset 40L -pinBusDir elapsed right -pinBusY elapsed 40R -pinDir idle right -pinY idle 20R -pinBusDir read_duration right -pinBusY read_duration 60R -pinDir start_write_async left -pinY start_write_async 0L -pinDir start_read_async left -pinY start_read_async 20L
preplace inst zero -pg 1 -lvl 1 -x 200 -y 580 -defaultsOSRD -pinBusDir dout right -pinBusY dout 0R
preplace inst reset_inverter -pg 1 -lvl 1 -x 200 -y 460 -defaultsOSRD -pinBusDir Op1 left -pinBusY Op1 0L -pinBusDir Res right -pinBusY Res 0R
preplace inst system_ila -pg 1 -lvl 2 -x 630 -y 60 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 42 40 41 38 39} -defaultsOSRD -pinDir SLOT_0_AXI left -pinY SLOT_0_AXI 0L -pinDir clk left -pinY clk 100L -pinDir resetn left -pinY resetn 60L -pinBusDir probe0 left -pinBusY probe0 80L -pinBusDir probe1 left -pinBusY probe1 20L -pinBusDir probe2 left -pinBusY probe2 40L
preplace netloc ddr4_c0_ddr4_ui_clk 1 0 2 0J 280 400
preplace netloc ddr4_c0_ddr4_ui_clk_sync_rst 1 0 1 -20J 80n
preplace netloc start_write_async_1 1 0 1 -60J 40n
preplace netloc start_read_async_1 1 0 1 -40J 60n
preplace netloc fill_ram_elapsed 1 1 1 N 80
preplace netloc fill_ram_read_duration 1 1 1 N 100
preplace netloc probe0_1 1 0 2 20J 240 380J
preplace netloc reset_inverter_Res 1 1 2 380 440 NJ
preplace netloc zero_dout 1 1 2 400J 540 N
preplace netloc fill_ram_0_M_AXI 1 1 2 380 0 NJ
preplace netloc axi4_master_plug_AXI 1 1 2 400 300 NJ
levelinfo -pg 1 -80 200 630 840
pagesize -pg 1 -db -bbox -sgen -260 -20 960 640
",
   "No Loops_ScaleFactor":"1.0",
   "No Loops_TopLeft":"-272,-33",
   "guistr":"# # String gsaved with Nlview 7.0r4  2019-12-20 bk=1.5203 VDI=41 GEI=36 GUI=JA:10.0 TLS
#  -string -flagsOSRD
preplace port m0_ddr4_clk -pg 1 -lvl 0 -x 0 -y 70 -defaultsOSRD
preplace port m0_ddr4 -pg 1 -lvl 2 -x 400 -y 50 -defaultsOSRD
preplace inst ddr4_0 -pg 1 -lvl 1 -x 200 -y 110 -defaultsOSRD
preplace netloc C0_SYS_CLK_0_1 1 0 1 NJ 70
preplace netloc ddr4_0_C0_DDR4 1 1 1 NJ 50
levelinfo -pg 1 0 200 400
pagesize -pg 1 -db -bbox -sgen -130 0 500 220
"
}

