LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL; 
ENTITY multi IS
PORT(
	sel : IN STD_LOGIC_VECTOR (2 DOWNTO 0);
	X   : IN STD_LOGIC_VECTOR (3 DOWNTO 0);
	y   : OUT STD_LOGIC_VECTOR (3 DOWNTO 0)
);
END multi;
ARCHITECTURE prueba OF multi IS
BEGIN
	PROCESS(sel)
		y<= x(0) & x(3 DOWNTO 1);
		y<= x(2 DOWNTO 0) & x(3);
		y<= '0' & x(3 DOWNTO 0);
		y<= x(2 DOWNTO 0) & '0';
	END PROCESS;
END prueba;