{
    "TRA": 81,
    "CP": 53,
    "ACC": 65.4320987654321,
    "TRR": 47,
    "TRRC": 42,
    "TRRW": 5,
    "ACCRR": 89.36170212765957,
    "MISSREGS": [],
    "MISSCATS": [],
    "MISCAT_READ": [
        [
            "Base address",
            "Reg address",
            "Reg name",
            "Reg cat",
            "Model Cat",
            "Read",
            "Write",
            "Correct cat",
            "Comments GT"
        ],
        [
            "0x40000000",
            "0x40000010",
            "18TIM1&TIM8 status register (TIMx_SR)   ",
            "SR",
            "DR",
            1,
            1,
            "NO",
            ""
        ],
        [
            "0x40004400",
            "0x40004400",
            "Status register (USART_SR)  ",
            "SR",
            "C&SR",
            1,
            1,
            "NO",
            ""
        ],
        [
            "0x40021000",
            "0x40021014",
            "GPIO port output data register (GPIOx_ODR) (x = A..I/J/K)  ",
            "DR",
            "CR",
            1,
            1,
            "NO",
            ""
        ],
        [
            "0x40023800",
            "0x40023800",
            "RCC clock control register (RCC_CR) ",
            "CR",
            "C&SR",
            1,
            1,
            "NO",
            ""
        ],
        [
            "0x40023800",
            "0x40023808",
            "RCC clock configuration register (RCC_CFGR)  ",
            "CR",
            "C&SR",
            1,
            1,
            "NO",
            ""
        ]
    ],
    "NUMPER": 12,
    "NUMSRSITES": 5,
    "SRSITES": [
        "0x8007e16",
        "0x8005d66",
        "0x80060f4",
        "0x8006228",
        "0x8007dd0"
    ],
    "INTERRUPTS": [
        44,
        15
    ],
    "NUMINTERRUPTS": 2
}