Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2022.1 (lin64) Build 3526262 Mon Apr 18 15:47:01 MDT 2022
| Date              : Mon Jun 19 23:18:06 2023
| Host              : HLS03 running 64-bit Ubuntu 20.04.3 LTS
| Command           : report_clock_utilization -file hw_bb_locked_clock_utilization_routed.rpt
| Design            : level0_wrapper
| Device            : xcu50-fsvh2104
| Speed File        : -2  PRODUCTION 1.29 11-17-2020
| Temperature Grade : E
| Design State      : Routed
-----------------------------------------------------------------------------------------------

Clock Utilization Report

Table of Contents
-----------------
1. Clock Primitive Utilization
2. Global Clock Resources
3. Global Clock Source Details
4. Clock Regions : Clock Primitives
5. Clock Regions : Load Primitives
6. Clock Regions : Global Clock Summary
7. Clock Regions : Routing Resource Utilization
8. Device Cell Placement Summary for Global Clock g0
9. Device Cell Placement Summary for Global Clock g1
10. Device Cell Placement Summary for Global Clock g2
11. Device Cell Placement Summary for Global Clock g3
12. Device Cell Placement Summary for Global Clock g4
13. Device Cell Placement Summary for Global Clock g5
14. Device Cell Placement Summary for Global Clock g6
15. Device Cell Placement Summary for Global Clock g7
16. Device Cell Placement Summary for Global Clock g8
17. Device Cell Placement Summary for Global Clock g9
18. Device Cell Placement Summary for Global Clock g10
19. Device Cell Placement Summary for Global Clock g11
20. Device Cell Placement Summary for Global Clock g12
21. Device Cell Placement Summary for Global Clock g13
22. Device Cell Placement Summary for Global Clock g14
23. Device Cell Placement Summary for Global Clock g15
24. Device Cell Placement Summary for Global Clock g16
25. Device Cell Placement Summary for Global Clock g17
26. Device Cell Placement Summary for Global Clock g18
27. Device Cell Placement Summary for Global Clock g19
28. Device Cell Placement Summary for Global Clock g20
29. Device Cell Placement Summary for Global Clock g21
30. Device Cell Placement Summary for Global Clock g22
31. Device Cell Placement Summary for Global Clock g23
32. Device Cell Placement Summary for Global Clock g24
33. Device Cell Placement Summary for Global Clock g25
34. Device Cell Placement Summary for Global Clock g26
35. Device Cell Placement Summary for Global Clock g27
36. Device Cell Placement Summary for Global Clock g28
37. Device Cell Placement Summary for Global Clock g29
38. Device Cell Placement Summary for Global Clock g30
39. Device Cell Placement Summary for Global Clock g31
40. Device Cell Placement Summary for Global Clock g32
41. Device Cell Placement Summary for Global Clock g33
42. Device Cell Placement Summary for Global Clock g34
43. Device Cell Placement Summary for Global Clock g35
44. Device Cell Placement Summary for Global Clock g36
45. Device Cell Placement Summary for Global Clock g37
46. Clock Region Cell Placement per Global Clock: Region X0Y0
47. Clock Region Cell Placement per Global Clock: Region X1Y0
48. Clock Region Cell Placement per Global Clock: Region X2Y0
49. Clock Region Cell Placement per Global Clock: Region X3Y0
50. Clock Region Cell Placement per Global Clock: Region X4Y0
51. Clock Region Cell Placement per Global Clock: Region X5Y0
52. Clock Region Cell Placement per Global Clock: Region X6Y0
53. Clock Region Cell Placement per Global Clock: Region X7Y0
54. Clock Region Cell Placement per Global Clock: Region X0Y1
55. Clock Region Cell Placement per Global Clock: Region X1Y1
56. Clock Region Cell Placement per Global Clock: Region X2Y1
57. Clock Region Cell Placement per Global Clock: Region X3Y1
58. Clock Region Cell Placement per Global Clock: Region X4Y1
59. Clock Region Cell Placement per Global Clock: Region X5Y1
60. Clock Region Cell Placement per Global Clock: Region X6Y1
61. Clock Region Cell Placement per Global Clock: Region X7Y1
62. Clock Region Cell Placement per Global Clock: Region X0Y2
63. Clock Region Cell Placement per Global Clock: Region X1Y2
64. Clock Region Cell Placement per Global Clock: Region X2Y2
65. Clock Region Cell Placement per Global Clock: Region X3Y2
66. Clock Region Cell Placement per Global Clock: Region X4Y2
67. Clock Region Cell Placement per Global Clock: Region X5Y2
68. Clock Region Cell Placement per Global Clock: Region X6Y2
69. Clock Region Cell Placement per Global Clock: Region X7Y2
70. Clock Region Cell Placement per Global Clock: Region X0Y3
71. Clock Region Cell Placement per Global Clock: Region X1Y3
72. Clock Region Cell Placement per Global Clock: Region X2Y3
73. Clock Region Cell Placement per Global Clock: Region X3Y3
74. Clock Region Cell Placement per Global Clock: Region X4Y3
75. Clock Region Cell Placement per Global Clock: Region X5Y3
76. Clock Region Cell Placement per Global Clock: Region X6Y3
77. Clock Region Cell Placement per Global Clock: Region X7Y3
78. Clock Region Cell Placement per Global Clock: Region X0Y4
79. Clock Region Cell Placement per Global Clock: Region X1Y4
80. Clock Region Cell Placement per Global Clock: Region X2Y4
81. Clock Region Cell Placement per Global Clock: Region X3Y4
82. Clock Region Cell Placement per Global Clock: Region X4Y4
83. Clock Region Cell Placement per Global Clock: Region X5Y4
84. Clock Region Cell Placement per Global Clock: Region X6Y4
85. Clock Region Cell Placement per Global Clock: Region X7Y4
86. Clock Region Cell Placement per Global Clock: Region X0Y5
87. Clock Region Cell Placement per Global Clock: Region X1Y5
88. Clock Region Cell Placement per Global Clock: Region X2Y5
89. Clock Region Cell Placement per Global Clock: Region X3Y5
90. Clock Region Cell Placement per Global Clock: Region X4Y5
91. Clock Region Cell Placement per Global Clock: Region X5Y5
92. Clock Region Cell Placement per Global Clock: Region X6Y5
93. Clock Region Cell Placement per Global Clock: Region X7Y5
94. Clock Region Cell Placement per Global Clock: Region X0Y6
95. Clock Region Cell Placement per Global Clock: Region X1Y6
96. Clock Region Cell Placement per Global Clock: Region X2Y6
97. Clock Region Cell Placement per Global Clock: Region X3Y6
98. Clock Region Cell Placement per Global Clock: Region X4Y6
99. Clock Region Cell Placement per Global Clock: Region X5Y6
100. Clock Region Cell Placement per Global Clock: Region X6Y6
101. Clock Region Cell Placement per Global Clock: Region X7Y6
102. Clock Region Cell Placement per Global Clock: Region X0Y7
103. Clock Region Cell Placement per Global Clock: Region X1Y7
104. Clock Region Cell Placement per Global Clock: Region X2Y7
105. Clock Region Cell Placement per Global Clock: Region X3Y7
106. Clock Region Cell Placement per Global Clock: Region X4Y7
107. Clock Region Cell Placement per Global Clock: Region X5Y7
108. Clock Region Cell Placement per Global Clock: Region X6Y7
109. Clock Region Cell Placement per Global Clock: Region X7Y7

1. Clock Primitive Utilization
------------------------------

+------------+------+-----------+-----+--------------+--------+
| Type       | Used | Available | LOC | Clock Region | Pblock |
+------------+------+-----------+-----+--------------+--------+
| BUFGCE     |   14 |       192 |   6 |            0 |     14 |
| BUFGCE_DIV |    1 |        32 |   1 |            0 |      1 |
| BUFGCTRL   |    1 |        64 |   1 |            0 |      1 |
| BUFG_GT    |   22 |       384 |  22 |            0 |     22 |
| MMCM       |    3 |         8 |   1 |            0 |      3 |
| PLL        |    1 |        16 |   1 |            0 |      1 |
+------------+------+-----------+-----+--------------+--------+


2. Global Clock Resources
-------------------------

+-----------+-----------+-----------------+-------------------+------------------+--------------+-----------+------------------------------------------------------------------+-------------------+-------------+-----------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------+
| Global Id | Source Id | Driver Type/Pin | Constraint        | Site             | Clock Region | Root      | Clock Delay Group                                                | Load Clock Region | Clock Loads | Non-Clock Loads | Clock Period | Clock                                                                                                                                                                                                                                                                                                                                                                                                                    | Driver Pin                                                                                                                                                                                                                                                                                                                                                                                                               | Net                                                                                                                                                                                                                                                                                                                                                                                                       | PR Clock Type                   |
+-----------+-----------+-----------------+-------------------+------------------+--------------+-----------+------------------------------------------------------------------+-------------------+-------------+-----------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------+
| g0        | src0      | BUFGCE/O        | PBlock            | BUFGCE_X0Y82     | X4Y3         | X3Y1      |                                                                  |                25 |      130699 |               0 |        3.333 | clk_kernel_00_unbuffered_net                                                                                                                                                                                                                                                                                                                                                                                             | level0_i/ulp/ulp_ucs/inst/aclk_kernel_00_hierarchy/clock_throttling_aclk_kernel_00/U0/GC.FCLK/O                                                                                                                                                                                                                                                                                                                          | level0_i/ulp/ulp_ucs/inst/aclk_kernel_00_hierarchy/clock_throttling_aclk_kernel_00/U0/Clk_Out                                                                                                                                                                                                                                                                                                             | RM active (25)                  |
| g1        | src0      | BUFGCE/O        | PBlock            | BUFGCE_X0Y75     | X4Y3         | X3Y1      |                                                                  |                 2 |          74 |               0 |        3.333 | clk_kernel_00_unbuffered_net                                                                                                                                                                                                                                                                                                                                                                                             | level0_i/ulp/ulp_ucs/inst/aclk_kernel_00_hierarchy/clock_throttling_aclk_kernel_00/U0/ECCLK/O                                                                                                                                                                                                                                                                                                                            | level0_i/ulp/ulp_ucs/inst/aclk_kernel_00_hierarchy/clock_throttling_aclk_kernel_00/U0/Clk_Out_Cont                                                                                                                                                                                                                                                                                                        | RM active (2),RM reserved (2)   |
| g2        | src0      | BUFGCE/O        | PBlock            | BUFGCE_X0Y72     | X4Y3         | X4Y3      |                                                                  |                 1 |          54 |               0 |        3.333 | clk_kernel_00_unbuffered_net                                                                                                                                                                                                                                                                                                                                                                                             | level0_i/ulp/ulp_ucs/inst/aclk_kernel_00_hierarchy/clock_throttling_aclk_kernel_00/U0/ICCLK/O                                                                                                                                                                                                                                                                                                                            | level0_i/ulp/ulp_ucs/inst/aclk_kernel_00_hierarchy/clock_throttling_aclk_kernel_00/U0/Clk_Int_Cont                                                                                                                                                                                                                                                                                                        | RM active (1)                   |
| g3        | src1      | BUFG_GT/O       | BUFG_GT_X1Y90*    | BUFG_GT_X1Y90    | X7Y3         | X7Y3      | level0_i_blp_blp_i_ss_hif_inst_pcie_inst_bd_39ab_pcie_0_group_i0 |                24 |      116767 |               1 |        4.000 | dma_ip_axi_aclk_1                                                                                                                                                                                                                                                                                                                                                                                                        | level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O                                                                                                                                                                                                                                                                                             | level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                    | RM active (24),RM reserved (40) |
| g4        | src1      | BUFG_GT/O       | BUFG_GT_X1Y91*    | BUFG_GT_X1Y91    | X7Y3         | X7Y3      | level0_i_blp_blp_i_ss_hif_inst_pcie_inst_bd_39ab_pcie_0_group_i0 |                 5 |        6110 |               0 |        2.000 | GTYE4_CHANNEL_TXOUTCLK[3]_7                                                                                                                                                                                                                                                                                                                                                                                              | level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_coreclk/O                                                                                                                                                                                                                                                                                             | level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_CORECLK                                                                                                                                                                                                                                                                                    | RM active (5),Static (1)        |
| g5        | src1      | BUFG_GT/O       | BUFG_GT_X1Y93*    | BUFG_GT_X1Y93    | X7Y3         | X7Y3      |                                                                  |                 5 |        4811 |               0 |        4.000 | pipe_clk_1                                                                                                                                                                                                                                                                                                                                                                                                               | level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_pclk/O                                                                                                                                                                                                                                                                                                | level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_PCLK2_GT                                                                                                                                                                                                                                                                                   | RM active (5)                   |
| g6        | src1      | BUFG_GT/O       | BUFG_GT_X1Y89*    | BUFG_GT_X1Y89    | X7Y3         | X7Y3      |                                                                  |                 1 |          31 |               0 |        8.000 | level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[15].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O | level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[15].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O | level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[15].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/txoutclkmon | RM active (1)                   |
| g7        | src1      | BUFG_GT/O       | BUFG_GT_X1Y84*    | BUFG_GT_X1Y84    | X7Y3         | X7Y1      |                                                                  |                 2 |          13 |               0 |     1000.000 | level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O                                                                                                                                                                                                                                                                                              | level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O                                                                                                                                                                                                                                                                                              | level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_INTCLK                                                                                                                                                                                                                                                                                     | RM active (2),Static (1)        |
| g8        | src1      | BUFG_GT/O       | BUFG_GT_X1Y94*    | BUFG_GT_X1Y94    | X7Y3         | X7Y0      |                                                                  |                 1 |           1 |               0 |        8.000 | mcap_clk_1                                                                                                                                                                                                                                                                                                                                                                                                               | level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_mcapclk/O                                                                                                                                                                                                                                                                                             | level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/mcap_clk                                                                                                                                                                                                                                                                                       | RM active (1),Static (3)        |
| g9        | src2      | BUFGCE/O        | BUFGCE_X0Y44*     | BUFGCE_X0Y44     | X4Y1         | X3Y3      |                                                                  |                22 |       23562 |               0 |       20.000 | clk_out2_bd_39ab_clkwiz_level0_periph_0_1                                                                                                                                                                                                                                                                                                                                                                                | level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clkout2_buf/O                                                                                                                                                                                                                                                                                                                                                   | level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_out2                                                                                                                                                                                                                                                                                                                                         | RM active (22),RM reserved (40) |
| g10       | src3      | BUFG_GT/O       | BUFG_GT_X1Y37*    | BUFG_GT_X1Y37    | X7Y1         | X6Y1      |                                                                  |                 5 |        8321 |               0 |       10.000 | io_clk_pcie_user_00                                                                                                                                                                                                                                                                                                                                                                                                      | level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bufg_gt_sysclk/O                                                                                                                                                                                                                                                                                                                                                                | level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                               | RM active (5),Static (3)        |
| g11       | src4      | BUFGCE/O        | PBlock            | BUFGCE_X0Y6      | X4Y0         | X1Y1      |                                                                  |                 8 |        7040 |               0 |        2.222 | hbm_aclk                                                                                                                                                                                                                                                                                                                                                                                                                 | level0_i/ulp/ulp_ucs/inst/aclk_hbm_hierarchy/clkwiz_hbm/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O                                                                                                                                                                                                                                                                                                                       | level0_i/ulp/ulp_ucs/inst/aclk_hbm_hierarchy/clkwiz_hbm/inst/CLK_CORE_DRP_I/clk_inst/clk_out1                                                                                                                                                                                                                                                                                                             | RM active (8),RM reserved (6)   |
| g12       | src5      | BUFGCE_DIV/O    | BUFGCE_DIV_X0Y16* | BUFGCE_DIV_X0Y16 | X4Y4         | X3Y3      |                                                                  |                 4 |        1144 |               3 |       10.000 | io_clk_freerun_00                                                                                                                                                                                                                                                                                                                                                                                                        | level0_i/blp/blp_i/freerun_clk/bufg_div/U0/USE_BUFGCE_DIV2.GEN_BUFGCE_DIV2[0].BUFGCE_DIV2_I/O                                                                                                                                                                                                                                                                                                                            | level0_i/blp/blp_i/freerun_clk/bufg_div/U0/BUFGCE_O[0]                                                                                                                                                                                                                                                                                                                                                    | RM active (4),RM reserved (50)  |
| g13       | src6      | BUFGCTRL/O      | BUFGCTRL_X0Y8*    | BUFGCTRL_X0Y8    | X4Y1         | X6Y1      |                                                                  |                 3 |         625 |               0 |      160.000 | level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q                                                                                                                                                                                                                                                                                                                              | level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bs_mux/inst/u_bufg_mux/O                                                                                                                                                                                                                                                                                                                                           | level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bs_mux/inst/tck                                                                                                                                                                                                                                                                                                                                     | RM active (3),Static (3)        |
| g13       | src7      | BUFGCTRL/O      | BUFGCTRL_X0Y8*    | BUFGCTRL_X0Y8    | X4Y1         | X6Y1      |                                                                  |                 3 |         625 |               0 |      160.000 | level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q                                                                                                                                                                                                                                                                                                                              | level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bs_mux/inst/u_bufg_mux/O                                                                                                                                                                                                                                                                                                                                           | level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bs_mux/inst/tck                                                                                                                                                                                                                                                                                                                                     | RM active (3),Static (3)        |
| g14       | src8      | BUFGCE/O        | BUFGCE_X0Y26*     | BUFGCE_X0Y26     | X4Y1         | X6Y1      |                                                                  |                 4 |         527 |               0 |       10.000 | clk_out1_bd_39ab_clkwiz_level0_periph_0_1                                                                                                                                                                                                                                                                                                                                                                                | level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clkout1_buf/O                                                                                                                                                                                                                                                                                                                                                   | level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_out1                                                                                                                                                                                                                                                                                                                                         | RM active (4),Static (2)        |
| g15       | src6      | BUFGCE/O        | BUFGCE_X0Y28*     | BUFGCE_X0Y28     | X4Y1         | X6Y2      |                                                                  |                 4 |         380 |               0 |      160.000 | level0_i/blp/blp_i/ss_cmp/inst/mdm_board_control/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O                                                                                                                                                                                                                                                                                                                      | level0_i/blp/blp_i/ss_cmp/inst/mdm_board_control/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O                                                                                                                                                                                                                                                                                                                      | level0_i/blp/blp_i/ss_cmp/inst/mdm_board_control/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0                                                                                                                                                                                                                                                                                                                 | RM active (4),Static (3)        |
| g16       | src7      | BUFGCE/O        | BUFGCE_X0Y32*     | BUFGCE_X0Y32     | X4Y1         | X4Y1,X5Y1 |                                                                  |                 2 |         292 |               0 |       50.000 | level0_i/blp/blp_i/ss_cmp/inst/jtag_fallback/inst/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK                                                                                                                                                                                                                                                                               | level0_i/blp/blp_i/ss_cmp/inst/jtag_fallback/inst/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.u_bufg_icon_tck/O                                                                                                                                                                                                                                                                                                              | level0_i/blp/blp_i/ss_cmp/inst/jtag_fallback/inst/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.itck_i                                                                                                                                                                                                                                                                                                          | RM active (2),Static (1)        |
| g17       | src9      | BUFGCE/O        | PBlock            | BUFGCE_X0Y2      | X4Y0         | X4Y0      |                                                                  |                 2 |         194 |               1 |      160.000 | level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q                                                                                                                                                                                                                                                                                                                                   | level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O                                                                                                                                                                                                                                                                                                                                 | level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/bsip/inst/tck                                                                                                                                                                                                                                                                                                                                            | RM active (2),RM reserved (1)   |
| g18       | src10     | BUFGCE/O        | PBlock            | BUFGCE_X0Y50     | X4Y2         | X3Y2      |                                                                  |                 2 |          74 |               0 |        2.000 | clk_kernel_01_unbuffered_net                                                                                                                                                                                                                                                                                                                                                                                             | level0_i/ulp/ulp_ucs/inst/aclk_kernel_01_hierarchy/clock_throttling_aclk_kernel_01/U0/ECCLK/O                                                                                                                                                                                                                                                                                                                            | level0_i/ulp/ulp_ucs/inst/aclk_kernel_01_hierarchy/clock_throttling_aclk_kernel_01/U0/Clk_Out_Cont                                                                                                                                                                                                                                                                                                        | RM active (2),RM reserved (1)   |
| g19       | src10     | BUFGCE/O        | PBlock            | BUFGCE_X0Y48     | X4Y2         | X4Y2      |                                                                  |                 1 |          54 |               0 |        2.000 | clk_kernel_01_unbuffered_net                                                                                                                                                                                                                                                                                                                                                                                             | level0_i/ulp/ulp_ucs/inst/aclk_kernel_01_hierarchy/clock_throttling_aclk_kernel_01/U0/ICCLK/O                                                                                                                                                                                                                                                                                                                            | level0_i/ulp/ulp_ucs/inst/aclk_kernel_01_hierarchy/clock_throttling_aclk_kernel_01/U0/Clk_Int_Cont                                                                                                                                                                                                                                                                                                        | RM active (1)                   |
| g20       | src10     | BUFGCE/O        | PBlock            | BUFGCE_X0Y52     | X4Y2         | X3Y2      |                                                                  |                 1 |          38 |               0 |        2.000 | clk_kernel_01_unbuffered_net                                                                                                                                                                                                                                                                                                                                                                                             | level0_i/ulp/ulp_ucs/inst/aclk_kernel_01_hierarchy/clock_throttling_aclk_kernel_01/U0/GC.FCLK/O                                                                                                                                                                                                                                                                                                                          | level0_i/ulp/ulp_ucs/inst/aclk_kernel_01_hierarchy/clock_throttling_aclk_kernel_01/U0/Clk_Out                                                                                                                                                                                                                                                                                                             | RM active (1),RM reserved (2)   |
| g21       | src6      | BUFGCE/O        | BUFGCE_X0Y31*     | BUFGCE_X0Y31     | X4Y1         | X4Y1,X5Y1 |                                                                  |                 2 |          59 |               1 |      160.000 | level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q                                                                                                                                                                                                                                                                                                                              | level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O                                                                                                                                                                                                                                                                                                                            | level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bsip/inst/tck                                                                                                                                                                                                                                                                                                                                       | RM active (2),Static (1)        |
| g22       | src11     | BUFGCE/O        | BUFGCE_X0Y29*     | BUFGCE_X0Y29     | X4Y1         | X6Y2      |                                                                  |                 3 |          52 |               1 |      100.000 | level0_i/blp/blp_i/ss_cmp/inst/mdm_board_control/U0/Use_External.Use_BSCANID.No_Dbg_Reg_Access.BUFG_UPDATE/Using_FPGA.Native/O                                                                                                                                                                                                                                                                                           | level0_i/blp/blp_i/ss_cmp/inst/mdm_board_control/U0/Use_External.Use_BSCANID.No_Dbg_Reg_Access.BUFG_UPDATE/Using_FPGA.Native/O                                                                                                                                                                                                                                                                                           | level0_i/blp/blp_i/ss_cmp/inst/mdm_board_control/U0/Use_External.Use_BSCANID.No_Dbg_Reg_Access.BUFG_UPDATE/Dbg_Update_0                                                                                                                                                                                                                                                                                   | RM active (3),Static (4)        |
| g23       | src12     | BUFG_GT/O       | BUFG_GT_X1Y16*    | BUFG_GT_X1Y16    | X7Y0         | X7Y0      |                                                                  |                 1 |          31 |               0 |        8.000 | level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  | level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  | level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/txoutclkmon  | RM active (1)                   |
| g24       | src13     | BUFG_GT/O       | BUFG_GT_X1Y65*    | BUFG_GT_X1Y65    | X7Y2         | X7Y2      |                                                                  |                 1 |          31 |               0 |        8.000 | level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[10].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O | level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[10].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O | level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[10].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/txoutclkmon | RM active (1)                   |
| g25       | src14     | BUFG_GT/O       | BUFG_GT_X1Y62*    | BUFG_GT_X1Y62    | X7Y2         | X7Y2      |                                                                  |                 2 |          31 |               0 |        8.000 | level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[11].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O | level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[11].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O | level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[11].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/txoutclkmon | RM active (2)                   |
| g26       | src15     | BUFG_GT/O       | BUFG_GT_X1Y78*    | BUFG_GT_X1Y78    | X7Y3         | X7Y3      |                                                                  |                 1 |          31 |               0 |        8.000 | level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[12].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O | level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[12].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O | level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[12].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/txoutclkmon | RM active (1)                   |
| g27       | src16     | BUFG_GT/O       | BUFG_GT_X1Y95*    | BUFG_GT_X1Y95    | X7Y3         | X7Y3      |                                                                  |                 1 |          31 |               0 |        8.000 | level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[13].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O | level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[13].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O | level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[13].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/txoutclkmon | RM active (1)                   |
| g28       | src17     | BUFG_GT/O       | BUFG_GT_X1Y87*    | BUFG_GT_X1Y87    | X7Y3         | X7Y3      |                                                                  |                 1 |          31 |               0 |        8.000 | level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[14].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O | level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[14].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O | level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[14].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/txoutclkmon | RM active (1)                   |
| g29       | src18     | BUFG_GT/O       | BUFG_GT_X1Y11*    | BUFG_GT_X1Y11    | X7Y0         | X7Y1      |                                                                  |                 1 |          31 |               0 |        8.000 | level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  | level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  | level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/txoutclkmon  | RM active (1),Static (1)        |
| g30       | src19     | BUFG_GT/O       | BUFG_GT_X1Y15*    | BUFG_GT_X1Y15    | X7Y0         | X7Y0      |                                                                  |                 1 |          31 |               0 |        8.000 | level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  | level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  | level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/txoutclkmon  | RM active (1)                   |
| g31       | src20     | BUFG_GT/O       | BUFG_GT_X1Y17*    | BUFG_GT_X1Y17    | X7Y0         | X7Y1      |                                                                  |                 1 |          31 |               0 |        8.000 | level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  | level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  | level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/txoutclkmon  | RM active (1),Static (1)        |
| g32       | src21     | BUFG_GT/O       | BUFG_GT_X1Y30*    | BUFG_GT_X1Y30    | X7Y1         | X7Y1      |                                                                  |                 1 |          31 |               0 |        8.000 | level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[4].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  | level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[4].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  | level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[4].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/txoutclkmon  | RM active (1)                   |
| g33       | src22     | BUFG_GT/O       | BUFG_GT_X1Y34*    | BUFG_GT_X1Y34    | X7Y1         | X7Y1      |                                                                  |                 1 |          31 |               0 |        8.000 | level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[5].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  | level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[5].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  | level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[5].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/txoutclkmon  | RM active (1)                   |
| g34       | src23     | BUFG_GT/O       | BUFG_GT_X1Y39*    | BUFG_GT_X1Y39    | X7Y1         | X7Y1      |                                                                  |                 1 |          31 |               0 |        8.000 | level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[6].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  | level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[6].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  | level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[6].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/txoutclkmon  | RM active (1)                   |
| g35       | src24     | BUFG_GT/O       | BUFG_GT_X1Y24*    | BUFG_GT_X1Y24    | X7Y1         | X7Y1      |                                                                  |                 1 |          31 |               0 |        8.000 | level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[7].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  | level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[7].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  | level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[7].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/txoutclkmon  | RM active (1)                   |
| g36       | src25     | BUFG_GT/O       | BUFG_GT_X1Y71*    | BUFG_GT_X1Y71    | X7Y2         | X7Y2      |                                                                  |                 1 |          31 |               0 |        8.000 | level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[8].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  | level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[8].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  | level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[8].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/txoutclkmon  | RM active (1)                   |
| g37       | src26     | BUFG_GT/O       | BUFG_GT_X1Y51*    | BUFG_GT_X1Y51    | X7Y2         | X7Y2      |                                                                  |                 1 |          31 |               0 |        8.000 | level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[9].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  | level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[9].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  | level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[9].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/txoutclkmon  | RM active (1)                   |
+-----------+-----------+-----------------+-------------------+------------------+--------------+-----------+------------------------------------------------------------------+-------------------+-------------+-----------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------+
* Clock Loads column represents the clock pin loads (pin count). Internal cell leaf pins are not counted
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** PR Clock Type column represents the clock spine usage in the clock regions (by module requirement)
**** In Constraint column, symbol '*' indicates multiple constraint types applied to the driver. Please check for potential conflicts.


3. Global Clock Source Details
------------------------------

+-----------+-----------+------------------------+----------------------+---------------------+--------------+-------------+-----------------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
| Source Id | Global Id | Driver Type/Pin        | Constraint           | Site                | Clock Region | Clock Loads | Non-Clock Loads | Source Clock Period | Source Clock                                                                                                                               | Driver Pin                                                                                                                                                                                                                                                                                                                                                                                            | Net                                                                                                                                                                                                                                                                                                                                                | PR Clock Source |
+-----------+-----------+------------------------+----------------------+---------------------+--------------+-------------+-----------------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
| src0      | g0        | MMCME4_ADV/CLKOUT0     | PBlock               | MMCM_X0Y3           | X4Y3         |           3 |               0 |               3.333 | clk_kernel_00_unbuffered_net                                                                                                               | level0_i/ulp/ulp_ucs/inst/aclk_kernel_00_hierarchy/clkwiz_aclk_kernel_00/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0                                                                                                                                                                                                                                                                         | level0_i/ulp/ulp_ucs/inst/aclk_kernel_00_hierarchy/clkwiz_aclk_kernel_00/inst/CLK_CORE_DRP_I/clk_inst/clk_out1                                                                                                                                                                                                                                     | RM: ulp         |
| src0      | g1        | MMCME4_ADV/CLKOUT0     | PBlock               | MMCM_X0Y3           | X4Y3         |           3 |               0 |               3.333 | clk_kernel_00_unbuffered_net                                                                                                               | level0_i/ulp/ulp_ucs/inst/aclk_kernel_00_hierarchy/clkwiz_aclk_kernel_00/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0                                                                                                                                                                                                                                                                         | level0_i/ulp/ulp_ucs/inst/aclk_kernel_00_hierarchy/clkwiz_aclk_kernel_00/inst/CLK_CORE_DRP_I/clk_inst/clk_out1                                                                                                                                                                                                                                     | RM: ulp         |
| src0      | g2        | MMCME4_ADV/CLKOUT0     | PBlock               | MMCM_X0Y3           | X4Y3         |           3 |               0 |               3.333 | clk_kernel_00_unbuffered_net                                                                                                               | level0_i/ulp/ulp_ucs/inst/aclk_kernel_00_hierarchy/clkwiz_aclk_kernel_00/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0                                                                                                                                                                                                                                                                         | level0_i/ulp/ulp_ucs/inst/aclk_kernel_00_hierarchy/clkwiz_aclk_kernel_00/inst/CLK_CORE_DRP_I/clk_inst/clk_out1                                                                                                                                                                                                                                     | RM: ulp         |
| src1      | g3        | GTYE4_CHANNEL/TXOUTCLK | GTYE4_CHANNEL_X1Y15* | GTYE4_CHANNEL_X1Y15 | X7Y3         |           7 |               0 |               2.000 | GTYE4_CHANNEL_TXOUTCLK[3]_7                                                                                                                | level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK | level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/GTYE4_CHANNEL_TXOUTCLK[3] | Static          |
| src1      | g4        | GTYE4_CHANNEL/TXOUTCLK | GTYE4_CHANNEL_X1Y15* | GTYE4_CHANNEL_X1Y15 | X7Y3         |           7 |               0 |               2.000 | GTYE4_CHANNEL_TXOUTCLK[3]_7                                                                                                                | level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK | level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/GTYE4_CHANNEL_TXOUTCLK[3] | Static          |
| src1      | g5        | GTYE4_CHANNEL/TXOUTCLK | GTYE4_CHANNEL_X1Y15* | GTYE4_CHANNEL_X1Y15 | X7Y3         |           7 |               0 |               2.000 | GTYE4_CHANNEL_TXOUTCLK[3]_7                                                                                                                | level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK | level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/GTYE4_CHANNEL_TXOUTCLK[3] | Static          |
| src1      | g6        | GTYE4_CHANNEL/TXOUTCLK | GTYE4_CHANNEL_X1Y15* | GTYE4_CHANNEL_X1Y15 | X7Y3         |           7 |               0 |               2.000 | GTYE4_CHANNEL_TXOUTCLK[3]_7                                                                                                                | level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK | level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/GTYE4_CHANNEL_TXOUTCLK[3] | Static          |
| src1      | g7        | GTYE4_CHANNEL/TXOUTCLK | GTYE4_CHANNEL_X1Y15* | GTYE4_CHANNEL_X1Y15 | X7Y3         |           7 |               0 |               2.000 | GTYE4_CHANNEL_TXOUTCLK[3]_7                                                                                                                | level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK | level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/GTYE4_CHANNEL_TXOUTCLK[3] | Static          |
| src1      | g8        | GTYE4_CHANNEL/TXOUTCLK | GTYE4_CHANNEL_X1Y15* | GTYE4_CHANNEL_X1Y15 | X7Y3         |           7 |               0 |               2.000 | GTYE4_CHANNEL_TXOUTCLK[3]_7                                                                                                                | level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK | level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/GTYE4_CHANNEL_TXOUTCLK[3] | Static          |
| src2      | g9        | PLLE4_ADV/CLKOUT1      | PLL_X0Y2*            | PLL_X0Y2            | X4Y1         |           1 |               0 |              20.000 | clk_out2_bd_39ab_clkwiz_level0_periph_0_1                                                                                                  | level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/plle4_adv_inst/CLKOUT1                                                                                                                                                                                                                                                                                                                       | level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_out2_bd_39ab_clkwiz_level0_periph_0                                                                                                                                                                                                                                                   | Static          |
| src3      | g10       | IBUFDS_GTE4/ODIV2      | GTYE4_COMMON_X1Y1*   | GTYE4_COMMON_X1Y1   | X7Y1         |           2 |               0 |              10.000 | io_clk_pcie_user_00                                                                                                                        | level0_i/blp/blp_i/ss_hif/inst/pcie_refclk_ibuf/U0/USE_IBUFDS_GTE4.GEN_IBUFDS_GTE4[0].IBUFDS_GTE4_I/ODIV2                                                                                                                                                                                                                                                                                             | level0_i/blp/blp_i/ss_hif/inst/pcie_refclk_ibuf/U0/IBUF_DS_ODIV2[0]                                                                                                                                                                                                                                                                                | Static          |
| src4      | g11       | MMCME4_ADV/CLKOUT0     | MMCM_X0Y0*           | MMCM_X0Y0           | X4Y0         |           1 |               0 |               2.222 | hbm_aclk                                                                                                                                   | level0_i/ulp/ulp_ucs/inst/aclk_hbm_hierarchy/clkwiz_hbm/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0                                                                                                                                                                                                                                                                                          | level0_i/ulp/ulp_ucs/inst/aclk_hbm_hierarchy/clkwiz_hbm/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_bd_22c0_clkwiz_hbm_0                                                                                                                                                                                                                                 | RM: ulp         |
| src5      | g12       | IBUFCTRL/O             | IOB_X0Y229*          | IOB_X0Y229          | X4Y4         |           1 |               0 |              10.000 | io_clk_freerun_00                                                                                                                          | level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O                                                                                                                                                                                                                                                                                                | level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O                                                                                                                                                                                                                                                           | Static          |
| src6      | g13       | BUFGCE/O               | BUFGCE_X0Y31*        | BUFGCE_X0Y31        | X4Y1         |          59 |               1 |             160.000 | level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q                                                | level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O                                                                                                                                                                                                                                                                                                         | level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bsip/inst/tck                                                                                                                                                                                                                                                                                | Static          |
| src6      | g15       | LUT6/O                 | SLICE_X117Y91*       | SLICE_X117Y91       | X4Y1         |           1 |               0 |             160.000 | level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q                                                | level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_hub/inst/bs_switch/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/m_bscan_drck[1]_INST_0/O                                                                                                                                                                                                                                                                        | level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_hub/inst/bs_switch/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/m_bscan_drck[1]                                                                                                                                                                                                                              | Static          |
| src6      | g21       | FDRE/Q                 | SLICE_X179Y124*      | SLICE_X179Y124      | X6Y2         |           1 |               1 |             160.000 | level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q                                                | level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q                                                                                                                                                                                                                                                                                                           | level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck                                                                                                                                                                                                                                                                | Static          |
| src7      | g13       | BUFGCE/O               | BUFGCE_X0Y32*        | BUFGCE_X0Y32        | X4Y1         |           0 |               0 |              50.000 | level0_i/blp/blp_i/ss_cmp/inst/jtag_fallback/inst/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK | level0_i/blp/blp_i/ss_cmp/inst/jtag_fallback/inst/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.u_bufg_icon_tck/O                                                                                                                                                                                                                                                                                           | level0_i/blp/blp_i/ss_cmp/inst/jtag_fallback/inst/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.itck_i                                                                                                                                                                                                                                                   | Static          |
| src7      | g16       | BSCANE2/TCK            | CONFIG_SITE_X0Y0*    | CONFIG_SITE_X0Y0    | X7Y1         |           1 |               0 |              50.000 | level0_i/blp/blp_i/ss_cmp/inst/jtag_fallback/inst/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK | level0_i/blp/blp_i/ss_cmp/inst/jtag_fallback/inst/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK                                                                                                                                                                                                                                                                     | level0_i/blp/blp_i/ss_cmp/inst/jtag_fallback/inst/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/BSCAN_SWITCH.N_EXT_BSCAN.tck_bs                                                                                                                                                                                                               | Static          |
| src8      | g14       | PLLE4_ADV/CLKOUT0      | PLL_X0Y2*            | PLL_X0Y2            | X4Y1         |           1 |               0 |              10.000 | clk_out1_bd_39ab_clkwiz_level0_periph_0_1                                                                                                  | level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/plle4_adv_inst/CLKOUT0                                                                                                                                                                                                                                                                                                                       | level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_out1_bd_39ab_clkwiz_level0_periph_0                                                                                                                                                                                                                                                   | Static          |
| src9      | g17       | FDRE/Q                 | PBlock               | SLICE_X167Y208      | X5Y3         |           1 |               1 |             160.000 | level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q                                                     | level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q                                                                                                                                                                                                                                                                                                                | level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck                                                                                                                                                                                                                                                                     | RM: ulp         |
| src10     | g18       | MMCME4_ADV/CLKOUT0     | PBlock               | MMCM_X0Y2           | X4Y2         |           3 |               0 |               2.000 | clk_kernel_01_unbuffered_net                                                                                                               | level0_i/ulp/ulp_ucs/inst/aclk_kernel_01_hierarchy/clkwiz_aclk_kernel_01/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0                                                                                                                                                                                                                                                                         | level0_i/ulp/ulp_ucs/inst/aclk_kernel_01_hierarchy/clkwiz_aclk_kernel_01/inst/CLK_CORE_DRP_I/clk_inst/clk_out1                                                                                                                                                                                                                                     | RM: ulp         |
| src10     | g19       | MMCME4_ADV/CLKOUT0     | PBlock               | MMCM_X0Y2           | X4Y2         |           3 |               0 |               2.000 | clk_kernel_01_unbuffered_net                                                                                                               | level0_i/ulp/ulp_ucs/inst/aclk_kernel_01_hierarchy/clkwiz_aclk_kernel_01/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0                                                                                                                                                                                                                                                                         | level0_i/ulp/ulp_ucs/inst/aclk_kernel_01_hierarchy/clkwiz_aclk_kernel_01/inst/CLK_CORE_DRP_I/clk_inst/clk_out1                                                                                                                                                                                                                                     | RM: ulp         |
| src10     | g20       | MMCME4_ADV/CLKOUT0     | PBlock               | MMCM_X0Y2           | X4Y2         |           3 |               0 |               2.000 | clk_kernel_01_unbuffered_net                                                                                                               | level0_i/ulp/ulp_ucs/inst/aclk_kernel_01_hierarchy/clkwiz_aclk_kernel_01/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0                                                                                                                                                                                                                                                                         | level0_i/ulp/ulp_ucs/inst/aclk_kernel_01_hierarchy/clkwiz_aclk_kernel_01/inst/CLK_CORE_DRP_I/clk_inst/clk_out1                                                                                                                                                                                                                                     | RM: ulp         |
| src11     | g22       | LUT3/O                 | SLICE_X179Y75*       | SLICE_X179Y75       | X6Y1         |           1 |               7 |             160.000 | level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q                 | level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bs_mux/inst/update_INST_0/O                                                                                                                                                                                                                                                                                                                     | level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bs_mux/inst/update                                                                                                                                                                                                                                                                           | Static          |
| src12     | g23       | GTYE4_CHANNEL/TXOUTCLK | GTYE4_CHANNEL_X1Y0*  | GTYE4_CHANNEL_X1Y0  | X7Y0         |           2 |               0 |               2.000 | GTYE4_CHANNEL_TXOUTCLK[0]_4                                                                                                                | level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK | level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/GTYE4_CHANNEL_TXOUTCLK[0] | Static          |
| src13     | g24       | GTYE4_CHANNEL/TXOUTCLK | GTYE4_CHANNEL_X1Y10* | GTYE4_CHANNEL_X1Y10 | X7Y2         |           2 |               0 |               2.000 | GTYE4_CHANNEL_TXOUTCLK[2]_6                                                                                                                | level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[26].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK | level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[26].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/GTYE4_CHANNEL_TXOUTCLK[2] | Static          |
| src14     | g25       | GTYE4_CHANNEL/TXOUTCLK | GTYE4_CHANNEL_X1Y11* | GTYE4_CHANNEL_X1Y11 | X7Y2         |           2 |               0 |               2.000 | GTYE4_CHANNEL_TXOUTCLK[3]_6                                                                                                                | level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[26].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK | level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[26].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/GTYE4_CHANNEL_TXOUTCLK[3] | Static          |
| src15     | g26       | GTYE4_CHANNEL/TXOUTCLK | GTYE4_CHANNEL_X1Y12* | GTYE4_CHANNEL_X1Y12 | X7Y3         |           2 |               0 |               2.000 | GTYE4_CHANNEL_TXOUTCLK[0]_7                                                                                                                | level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK | level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/GTYE4_CHANNEL_TXOUTCLK[0] | Static          |
| src16     | g27       | GTYE4_CHANNEL/TXOUTCLK | GTYE4_CHANNEL_X1Y13* | GTYE4_CHANNEL_X1Y13 | X7Y3         |           2 |               0 |               2.000 | GTYE4_CHANNEL_TXOUTCLK[1]_7                                                                                                                | level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK | level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/GTYE4_CHANNEL_TXOUTCLK[1] | Static          |
| src17     | g28       | GTYE4_CHANNEL/TXOUTCLK | GTYE4_CHANNEL_X1Y14* | GTYE4_CHANNEL_X1Y14 | X7Y3         |           2 |               0 |               2.000 | GTYE4_CHANNEL_TXOUTCLK[2]_7                                                                                                                | level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK | level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/GTYE4_CHANNEL_TXOUTCLK[2] | Static          |
| src18     | g29       | GTYE4_CHANNEL/TXOUTCLK | GTYE4_CHANNEL_X1Y1*  | GTYE4_CHANNEL_X1Y1  | X7Y0         |           2 |               0 |               2.000 | GTYE4_CHANNEL_TXOUTCLK[1]_4                                                                                                                | level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK | level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/GTYE4_CHANNEL_TXOUTCLK[1] | Static          |
| src19     | g30       | GTYE4_CHANNEL/TXOUTCLK | GTYE4_CHANNEL_X1Y2*  | GTYE4_CHANNEL_X1Y2  | X7Y0         |           2 |               0 |               2.000 | GTYE4_CHANNEL_TXOUTCLK[2]_4                                                                                                                | level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK | level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/GTYE4_CHANNEL_TXOUTCLK[2] | Static          |
| src20     | g31       | GTYE4_CHANNEL/TXOUTCLK | GTYE4_CHANNEL_X1Y3*  | GTYE4_CHANNEL_X1Y3  | X7Y0         |           2 |               0 |               2.000 | GTYE4_CHANNEL_TXOUTCLK[3]_4                                                                                                                | level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK | level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/GTYE4_CHANNEL_TXOUTCLK[3] | Static          |
| src21     | g32       | GTYE4_CHANNEL/TXOUTCLK | GTYE4_CHANNEL_X1Y4*  | GTYE4_CHANNEL_X1Y4  | X7Y1         |           2 |               0 |               2.000 | GTYE4_CHANNEL_TXOUTCLK[0]_5                                                                                                                | level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[25].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK | level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[25].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/GTYE4_CHANNEL_TXOUTCLK[0] | Static          |
| src22     | g33       | GTYE4_CHANNEL/TXOUTCLK | GTYE4_CHANNEL_X1Y5*  | GTYE4_CHANNEL_X1Y5  | X7Y1         |           2 |               0 |               2.000 | GTYE4_CHANNEL_TXOUTCLK[1]_5                                                                                                                | level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[25].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK | level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[25].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/GTYE4_CHANNEL_TXOUTCLK[1] | Static          |
| src23     | g34       | GTYE4_CHANNEL/TXOUTCLK | GTYE4_CHANNEL_X1Y6*  | GTYE4_CHANNEL_X1Y6  | X7Y1         |           2 |               0 |               2.000 | GTYE4_CHANNEL_TXOUTCLK[2]_5                                                                                                                | level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[25].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK | level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[25].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/GTYE4_CHANNEL_TXOUTCLK[2] | Static          |
| src24     | g35       | GTYE4_CHANNEL/TXOUTCLK | GTYE4_CHANNEL_X1Y7*  | GTYE4_CHANNEL_X1Y7  | X7Y1         |           2 |               0 |               2.000 | GTYE4_CHANNEL_TXOUTCLK[3]_5                                                                                                                | level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[25].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK | level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[25].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/GTYE4_CHANNEL_TXOUTCLK[3] | Static          |
| src25     | g36       | GTYE4_CHANNEL/TXOUTCLK | GTYE4_CHANNEL_X1Y8*  | GTYE4_CHANNEL_X1Y8  | X7Y2         |           2 |               0 |               2.000 | GTYE4_CHANNEL_TXOUTCLK[0]_6                                                                                                                | level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[26].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK | level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[26].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/GTYE4_CHANNEL_TXOUTCLK[0] | Static          |
| src26     | g37       | GTYE4_CHANNEL/TXOUTCLK | GTYE4_CHANNEL_X1Y9*  | GTYE4_CHANNEL_X1Y9  | X7Y2         |           2 |               0 |               2.000 | GTYE4_CHANNEL_TXOUTCLK[1]_6                                                                                                                | level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[26].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK | level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[26].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/GTYE4_CHANNEL_TXOUTCLK[1] | Static          |
+-----------+-----------+------------------------+----------------------+---------------------+--------------+-------------+-----------------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
* Clock Loads column represents the clock pin loads (pin count). Internal cell leaf pins are not counted
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** In Constraint column, symbol '*' indicates multiple constraint types applied to the clock source. Please check for potential conflicts.


4. Clock Regions : Clock Primitives
-----------------------------------

+-------------------+---------------+---------------+---------------+---------------+---------------+---------------+---------------+
|                   |  Global Clock |     BUFGCE    |   BUFGCE_DIV  |    BUFGCTRL   |    BUFG_GT    |      MMCM     |      PLL      |
+-------------------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+
| Clock Region Name | Used  | Avail | Used  | Avail | Used  | Avail | Used  | Avail | Used  | Avail | Used  | Avail | Used  | Avail |
+-------------------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+
| X0Y0              |     5 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |    24 |     0 |     0 |     0 |     0 |
|  *RP1             |     5 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |    24 |     0 |     0 |     0 |     0 -  -  -  -  -
| X1Y0              |     5 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
|  *RP1             |     5 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 -  -  -  -  -
| X2Y0              |     5 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
|  *RP1             |     5 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 -  -  -  -  -
| X3Y0              |     5 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
|  *RP1             |     5 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 -  -  -  -  -
| X4Y0              |     5 |    24 |     2 |    24 |     0 |     4 |     0 |     8 |     0 |     0 |     1 |     1 |     0 |     2 |
|  *RP1             |     6 |    24 |     2 |    24 |     0 |     4 |     0 |     8 |     0 |     0 |     1 |     1 |     0 |     2 -  -  -  -  -
| X5Y0              |     5 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
|  *RP1             |     5 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 -  -  -  -  -
| X6Y0              |     6 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
|  *RP1             |     6 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 -  -  -  -  -
| X7Y0              |     9 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     4 |    24 |     0 |     0 |     0 |     0 |
|  *RP1             |    11 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     4 |    24 |     0 |     0 |     0 |     0 -  -  -  -  -
| X0Y1              |     4 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |    24 |     0 |     0 |     0 |     0 |
|  *RP1             |     4 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |    24 |     0 |     0 |     0 |     0 -  -  -  -  -
| X1Y1              |     5 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
|  *RP1             |     5 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 -  -  -  -  -
| X2Y1              |     5 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
|  *RP1             |     5 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 -  -  -  -  -
| X3Y1              |     5 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
|  *RP1             |     6 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 -  -  -  -  -
| X4Y1              |     4 |    24 |     6 |    24 |     0 |     4 |     1 |     8 |     0 |     0 |     0 |     1 |     1 |     2 |
|  *RP1             |    10 |    24 |     6 |     0 |     0 |     0 |     1 |     0 |     0 |     0 |     0 |     0 |     1 |     0 -  -  -  -  -
| X5Y1              |     6 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
|  *RP1             |    10 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 -  -  -  -  -
| X6Y1              |     9 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X7Y1              |    14 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     5 |    24 |     0 |     0 |     0 |     0 |
| X0Y2              |     4 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |    24 |     0 |     0 |     0 |     0 |
|  *RP1             |     4 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |    24 |     0 |     0 |     0 |     0 -  -  -  -  -
| X1Y2              |     5 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
|  *RP1             |     5 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 -  -  -  -  -
| X2Y2              |     5 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
|  *RP1             |     5 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 -  -  -  -  -
| X3Y2              |     7 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
|  *RP1             |     8 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 -  -  -  -  -
| X4Y2              |     5 |    24 |     3 |    24 |     0 |     4 |     0 |     8 |     0 |     0 |     1 |     1 |     0 |     2 |
|  *RP1             |     7 |    24 |     3 |    24 |     0 |     4 |     0 |     8 |     0 |     0 |     1 |     1 |     0 |     2 -  -  -  -  -
| X5Y2              |     4 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
|  *RP1             |     4 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 -  -  -  -  -
| X6Y2              |     8 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X7Y2              |    14 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     4 |    24 |     0 |     0 |     0 |     0 |
| X0Y3              |     4 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |    24 |     0 |     0 |     0 |     0 |
|  *RP1             |     4 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |    24 |     0 |     0 |     0 |     0 -  -  -  -  -
| X1Y3              |     5 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
|  *RP1             |     5 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 -  -  -  -  -
| X2Y3              |     5 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
|  *RP1             |     5 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 -  -  -  -  -
| X3Y3              |     8 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
|  *RP1             |     8 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 -  -  -  -  -
| X4Y3              |     5 |    24 |     3 |    24 |     0 |     4 |     0 |     8 |     0 |     0 |     1 |     1 |     0 |     2 |
|  *RP1             |     6 |    24 |     3 |    24 |     0 |     4 |     0 |     8 |     0 |     0 |     1 |     1 |     0 |     2 -  -  -  -  -
| X5Y3              |     4 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
|  *RP1             |     4 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 -  -  -  -  -
| X6Y3              |     5 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X7Y3              |    11 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     9 |    24 |     0 |     0 |     0 |     0 |
| X0Y4              |     3 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |    24 |     0 |     0 |     0 |     0 |
|  *RP1             |     3 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |    24 |     0 |     0 |     0 |     0 -  -  -  -  -
| X1Y4              |     3 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
|  *RP1             |     3 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 -  -  -  -  -
| X2Y4              |     3 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
|  *RP1             |     3 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 -  -  -  -  -
| X3Y4              |     3 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
|  *RP1             |     3 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 -  -  -  -  -
| X4Y4              |     3 |    24 |     0 |    24 |     1 |     4 |     0 |     8 |     0 |     0 |     0 |     1 |     0 |     2 |
|  *RP1             |     3 |    24 |     0 |     0 |     1 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 -  -  -  -  -
| X5Y4              |     3 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
|  *RP1             |     3 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 -  -  -  -  -
| X6Y4              |     2 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X7Y4              |     1 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |    24 |     0 |     0 |     0 |     0 |
| X0Y5              |     3 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |    24 |     0 |     0 |     0 |     0 |
|  *RP1             |     3 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |    24 |     0 |     0 |     0 |     0 -  -  -  -  -
| X1Y5              |     3 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
|  *RP1             |     3 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 -  -  -  -  -
| X2Y5              |     3 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
|  *RP1             |     3 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 -  -  -  -  -
| X3Y5              |     3 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
|  *RP1             |     3 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 -  -  -  -  -
| X4Y5              |     3 |    24 |     0 |    24 |     0 |     4 |     0 |     8 |     0 |     0 |     0 |     1 |     0 |     2 |
|  *RP1             |     3 |    24 |     0 |    24 |     0 |     4 |     0 |     8 |     0 |     0 |     0 |     1 |     0 |     2 -  -  -  -  -
| X5Y5              |     3 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
|  *RP1             |     3 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 -  -  -  -  -
| X6Y5              |     3 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
|  *RP1             |     3 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 -  -  -  -  -
| X7Y5              |     3 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |    24 |     0 |     0 |     0 |     0 |
|  *RP1             |     3 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |    24 |     0 |     0 |     0 |     0 -  -  -  -  -
| X0Y6              |     3 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |    24 |     0 |     0 |     0 |     0 |
|  *RP1             |     3 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |    24 |     0 |     0 |     0 |     0 -  -  -  -  -
| X1Y6              |     3 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
|  *RP1             |     3 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 -  -  -  -  -
| X2Y6              |     3 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
|  *RP1             |     3 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 -  -  -  -  -
| X3Y6              |     3 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
|  *RP1             |     3 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 -  -  -  -  -
| X4Y6              |     3 |    24 |     0 |    24 |     0 |     4 |     0 |     8 |     0 |     0 |     0 |     1 |     0 |     2 |
|  *RP1             |     3 |    24 |     0 |    24 |     0 |     4 |     0 |     8 |     0 |     0 |     0 |     1 |     0 |     2 -  -  -  -  -
| X5Y6              |     3 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
|  *RP1             |     3 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 -  -  -  -  -
| X6Y6              |     2 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X7Y6              |     1 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |    24 |     0 |     0 |     0 |     0 |
| X0Y7              |     3 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |    24 |     0 |     0 |     0 |     0 |
|  *RP1             |     3 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |    24 |     0 |     0 |     0 |     0 -  -  -  -  -
| X1Y7              |     3 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
|  *RP1             |     3 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 -  -  -  -  -
| X2Y7              |     3 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
|  *RP1             |     3 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 -  -  -  -  -
| X3Y7              |     3 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
|  *RP1             |     3 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 -  -  -  -  -
| X4Y7              |     3 |    24 |     0 |    24 |     0 |     4 |     0 |     8 |     0 |     0 |     0 |     1 |     0 |     2 |
|  *RP1             |     3 |    24 |     0 |    24 |     0 |     4 |     0 |     8 |     0 |     0 |     0 |     1 |     0 |     2 -  -  -  -  -
| X5Y7              |     3 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
|  *RP1             |     3 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 -  -  -  -  -
| X6Y7              |     3 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
|  *RP1             |     3 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 -  -  -  -  -
| X7Y7              |     3 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |    24 |     0 |     0 |     0 |     0 |
|  *RP1             |     3 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |    24 |     0 |     0 |     0 |     0 -  -  -  -  -
+-------------------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+
* Global Clock column represents track count; while other columns represents cell counts
** RP to Reconfigurable Instance Names Translation:
***  RP1: level0_i/ulp


5. Clock Regions : Load Primitives
----------------------------------

+-------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+
|                   |   Global Clock   |        FF        |      LUTRAM      |  Block RAM (18K) |       URAM       |        DSP       |        GT        |      HARD IP     |
+-------------------+--------+---------+--------+---------+--------+---------+--------+---------+--------+---------+--------+---------+--------+---------+--------+---------+
| Clock Region Name | Used   | Avail   | Used   | Avail   | Used   | Avail   | Used   | Avail   | Used   | Avail   | Used   | Avail   | Used   | Avail   | Used   | Avail   |
+-------------------+--------+---------+--------+---------+--------+---------+--------+---------+--------+---------+--------+---------+--------+---------+--------+---------+
| X0Y0              |      5 |      24 |   5246 |   29760 |     76 |    6720 |      2 |      48 |      0 |       0 |      0 |      72 |      0 |       4 |      0 |       1 |
|  *RP1             |      5 |      24 |   5246 |   29760 |     76 |    6720 |      0 |      72 |      0 |       0 |      0 |      72 |      0 |       4 |      0 |       4 - 0 - 0 -
| X1Y0              |      5 |      24 |   6778 |   24960 |   1178 |    6720 |     34 |      48 |      0 |      16 |      0 |      72 |      0 |       0 |      0 |       0 |
|  *RP1             |      5 |      24 |   6778 |   24960 |   1178 |    6720 |      0 |      72 |      0 |      16 |      0 |      72 |      0 |       0 |      0 |       0 - 0 - 0 -
| X2Y0              |      5 |      24 |   2607 |   36480 |    233 |    7680 |     37 |      72 |      0 |       0 |      0 |      90 |      0 |       0 |      0 |       0 |
|  *RP1             |      5 |      24 |   2607 |   36480 |    233 |    7680 |      0 |     108 |      0 |       0 |      0 |      90 |      0 |       0 |      0 |       0 - 0 - 0 -
| X3Y0              |      5 |      24 |   1180 |   21120 |      0 |    5760 |     24 |      24 |      0 |      16 |      0 |      54 |      0 |       0 |      0 |       0 |
|  *RP1             |      5 |      24 |   1180 |   21120 |      0 |    5760 |      0 |      36 |      0 |      16 |      0 |      54 |      0 |       0 |      0 |       0 - 0 - 0 -
| X4Y0              |      5 |      24 |   4849 |   27840 |      0 |    6240 |     26 |      48 |      0 |      16 |      0 |      72 |      0 |       0 |      0 |       2 |
|  *RP1             |      6 |      24 |   4849 |   27840 |      0 |    6240 |      0 |      72 |      0 |      16 |      0 |      72 |      0 |       0 |      0 |       0 - 0 - 0 -
| X5Y0              |      5 |      24 |   3480 |   28800 |      2 |    6720 |     10 |      24 |      0 |      16 |      0 |      90 |      0 |       0 |      0 |       0 |
|  *RP1             |      5 |      24 |   3480 |   28800 |      2 |    6720 |      0 |      36 |      0 |      16 |      0 |      90 |      0 |       0 |      0 |       0 - 0 - 0 -
| X6Y0              |      6 |      24 |     68 |   28800 |      0 |    6720 |      0 |      24 |      0 |      16 |      0 |      90 |      0 |       0 |      0 |       0 |
|  *RP1             |      6 |      24 |     68 |   28800 |      0 |    6720 |      0 |      36 |      0 |      16 |      0 |      90 |      0 |       0 |      0 |       0 - 0 - 0 -
| X7Y0              |      9 |      24 |   8695 |   25920 |    269 |    6720 |     24 |      48 |      0 |       0 |      0 |      36 |      4 |       4 |      1 |       1 |
| X0Y1              |      4 |      24 |    734 |   29760 |      0 |    6720 |      2 |      48 |      0 |       0 |     19 |      96 |      0 |       4 |      0 |       1 |
|  *RP1             |      4 |      24 |    734 |   29760 |      0 |    6720 |      0 |      72 |      0 |       0 |      0 |      96 |      0 |       4 |      0 |       4 - 0 - 0 -
| X1Y1              |      5 |      24 |   2258 |   24960 |    188 |    6720 |     48 |      48 |      0 |      16 |      6 |      96 |      0 |       0 |      0 |       0 |
|  *RP1             |      5 |      24 |   2258 |   24960 |    188 |    6720 |      0 |      72 |      0 |      16 |      0 |      96 |      0 |       0 |      0 |       0 - 0 - 0 -
| X2Y1              |      5 |      24 |   8815 |   36480 |    665 |    7680 |     72 |      72 |      0 |       0 |     25 |     120 |      0 |       0 |      0 |       0 |
|  *RP1             |      5 |      24 |   8815 |   36480 |    665 |    7680 |      0 |     108 |      0 |       0 |      0 |     120 |      0 |       0 |      0 |       0 - 0 - 0 -
| X3Y1              |      5 |      24 |   7374 |   21120 |   2728 |    5760 |     24 |      24 |      0 |      16 |     12 |      72 |      0 |       0 |      0 |       0 |
|  *RP1             |      6 |      24 |   7374 |   21120 |   2728 |    5760 |      0 |      36 |      0 |      16 |      0 |      72 |      0 |       0 |      0 |       0 - 0 - 0 -
| X4Y1              |      4 |      24 |   7287 |   27840 |   1352 |    6240 |     48 |      48 |      0 |      16 |     20 |      96 |      0 |       0 |      0 |       0 |
|  *RP1             |     10 |      24 |   7287 |   27840 |   1352 |    6240 |      0 |      72 |      0 |      16 |      0 |      96 |      0 |       0 |      0 |       0 - 0 - 0 -
| X5Y1              |      6 |      24 |   7681 |   28800 |    350 |    6720 |     24 |      24 |      0 |      16 |      0 |     120 |      0 |       0 |      0 |       0 |
|  *RP1             |     10 |      24 |   7681 |   28800 |    350 |    6720 |      0 |      36 |      0 |      16 |      0 |     120 |      0 |       0 |      0 |       0 - 0 - 0 -
| X6Y1              |      9 |      24 |  15735 |   28800 |    724 |    6720 |     20 |      24 |      0 |      16 |      0 |     120 |      0 |       0 |      0 |       0 |
| X7Y1              |     14 |      24 |  13058 |   25920 |   1216 |    6720 |     30 |      48 |      0 |       0 |      0 |      48 |      4 |       4 |      0 |       0 |
| X0Y2              |      4 |      24 |   6199 |   29760 |    625 |    6720 |      8 |      48 |      0 |       0 |     68 |      96 |      0 |       4 |      0 |       1 |
|  *RP1             |      4 |      24 |   6199 |   29760 |    625 |    6720 |      0 |      72 |      0 |       0 |      0 |      96 |      0 |       4 |      0 |       4 - 0 - 0 -
| X1Y2              |      5 |      24 |   8293 |   24960 |   1105 |    6720 |     48 |      48 |      0 |      16 |     79 |      96 |      0 |       0 |      0 |       0 |
|  *RP1             |      5 |      24 |   8293 |   24960 |   1105 |    6720 |      0 |      72 |      0 |      16 |      0 |      96 |      0 |       0 |      0 |       0 - 0 - 0 -
| X2Y2              |      5 |      24 |   9509 |   36480 |    811 |    7680 |     72 |      72 |      0 |       0 |     74 |     120 |      0 |       0 |      0 |       0 |
|  *RP1             |      5 |      24 |   9509 |   36480 |    811 |    7680 |      0 |     108 |      0 |       0 |      0 |     120 |      0 |       0 |      0 |       0 - 0 - 0 -
| X3Y2              |      7 |      24 |   6790 |   21120 |     98 |    5760 |     24 |      24 |      0 |      16 |     10 |      72 |      0 |       0 |      0 |       0 |
|  *RP1             |      8 |      24 |   6790 |   21120 |     98 |    5760 |      0 |      36 |      0 |      16 |      0 |      72 |      0 |       0 |      0 |       0 - 0 - 0 -
| X4Y2              |      5 |      24 |   9521 |   27840 |    420 |    6240 |     44 |      48 |      0 |      16 |     65 |      96 |      0 |       0 |      0 |       0 |
|  *RP1             |      7 |      24 |   9521 |   27840 |    420 |    6240 |      0 |      72 |      0 |      16 |      0 |      96 |      0 |       0 |      0 |       0 - 0 - 0 -
| X5Y2              |      4 |      24 |   7750 |   28800 |    185 |    6720 |     19 |      24 |      0 |      16 |     36 |     120 |      0 |       0 |      0 |       0 |
|  *RP1             |      4 |      24 |   7750 |   28800 |    185 |    6720 |      0 |      36 |      0 |      16 |      0 |     120 |      0 |       0 |      0 |       0 - 0 - 0 -
| X6Y2              |      8 |      24 |  15134 |   28800 |    643 |    6720 |     24 |      24 |      0 |      16 |      4 |     120 |      0 |       0 |      0 |       0 |
| X7Y2              |     14 |      24 |  13559 |   25920 |    464 |    6720 |     48 |      48 |      0 |       0 |      0 |      48 |      4 |       4 |      0 |       0 |
| X0Y3              |      4 |      24 |   6670 |   27840 |    493 |    5760 |      2 |      48 |      0 |       0 |     61 |      96 |      0 |       4 |      0 |       1 |
|  *RP1             |      4 |      24 |   6670 |   27840 |    493 |    5760 |      0 |      72 |      0 |       0 |      0 |      96 |      0 |       4 |      0 |       4 - 0 - 0 -
| X1Y3              |      5 |      24 |   7662 |   23040 |   1073 |    5760 |     46 |      48 |      0 |      16 |     83 |      96 |      0 |       0 |      0 |       0 |
|  *RP1             |      5 |      24 |   7662 |   23040 |   1073 |    5760 |      0 |      72 |      0 |      16 |      0 |      96 |      0 |       0 |      0 |       0 - 0 - 0 -
| X2Y3              |      5 |      24 |   8476 |   34560 |   1352 |    6720 |     62 |      72 |      0 |       0 |     80 |     120 |      0 |       0 |      0 |       0 |
|  *RP1             |      5 |      24 |   8476 |   34560 |   1352 |    6720 |      0 |     108 |      0 |       0 |      0 |     120 |      0 |       0 |      0 |       0 - 0 - 0 -
| X3Y3              |      8 |      24 |   4690 |   19200 |     17 |    4800 |     20 |      24 |      0 |      16 |      0 |      72 |      0 |       0 |      0 |       0 |
|  *RP1             |      8 |      24 |   4690 |   19200 |     17 |    4800 |      0 |      36 |      0 |      16 |      0 |      72 |      0 |       0 |      0 |       0 - 0 - 0 -
| X4Y3              |      5 |      24 |   1254 |   25920 |      0 |    5280 |      8 |      48 |      0 |      16 |      0 |      96 |      0 |       0 |      0 |       0 |
|  *RP1             |      6 |      24 |   1254 |   25920 |      0 |    5280 |      0 |      72 |      0 |      16 |      0 |      96 |      0 |       0 |      0 |       0 - 0 - 0 -
| X5Y3              |      4 |      24 |   2016 |   26880 |      0 |    5760 |      0 |      24 |      0 |      16 |      0 |     120 |      0 |       0 |      0 |       0 |
|  *RP1             |      4 |      24 |   2016 |   26880 |      0 |    5760 |      0 |      36 |      0 |      16 |      0 |     120 |      0 |       0 |      0 |       0 - 0 - 0 -
| X6Y3              |      5 |      24 |  13762 |   26880 |    384 |    5760 |     20 |      24 |      4 |      16 |      0 |     120 |      0 |       0 |      0 |       0 |
| X7Y3              |     11 |      24 |  11573 |   24000 |    343 |    5760 |     41 |      48 |      0 |       0 |      0 |      48 |      4 |       4 |      0 |       1 |
| X0Y4              |      3 |      24 |      0 |   27840 |      0 |    5760 |      0 |      48 |      0 |       0 |      0 |      96 |      0 |       4 |      0 |       1 |
| X1Y4              |      3 |      24 |      0 |   23040 |      0 |    5760 |      0 |      48 |      0 |      16 |      0 |      96 |      0 |       0 |      0 |       0 |
| X2Y4              |      3 |      24 |      0 |   34560 |      0 |    6720 |      0 |      72 |      0 |       0 |      0 |     120 |      0 |       0 |      0 |       0 |
| X3Y4              |      3 |      24 |      0 |   19200 |      0 |    4800 |      0 |      24 |      0 |      16 |      0 |      72 |      0 |       0 |      0 |       0 |
| X4Y4              |      3 |      24 |      0 |   25920 |      0 |    5280 |      0 |      48 |      0 |      16 |      0 |      96 |      0 |       0 |      0 |       0 |
| X5Y4              |      3 |      24 |      5 |   26880 |      0 |    5760 |      0 |      24 |      0 |      16 |      0 |     120 |      0 |       0 |      0 |       0 |
|  *RP1             |      3 |      24 |      5 |   26880 |      0 |    5760 |      0 |      36 |      0 |      16 |      0 |     120 |      0 |       0 |      0 |       0 - 0 - 0 -
| X6Y4              |      2 |      24 |  10439 |   26880 |    465 |    5760 |     18 |      24 |      0 |      16 |      0 |     120 |      0 |       0 |      0 |       0 |
| X7Y4              |      1 |      24 |   9049 |   24000 |    200 |    5760 |     30 |      48 |      0 |       0 |      0 |      48 |      0 |       4 |      0 |       1 |
| X0Y5              |      3 |      24 |      0 |   29760 |      0 |    6720 |      0 |      48 |      0 |       0 |      0 |      96 |      0 |       4 |      0 |       1 |
| X1Y5              |      3 |      24 |      0 |   24960 |      0 |    6720 |      0 |      48 |      0 |      16 |      0 |      96 |      0 |       0 |      0 |       0 |
| X2Y5              |      3 |      24 |      0 |   36480 |      0 |    7680 |      0 |      72 |      0 |       0 |      0 |     120 |      0 |       0 |      0 |       0 |
| X3Y5              |      3 |      24 |      0 |   21120 |      0 |    5760 |      0 |      24 |      0 |      16 |      0 |      72 |      0 |       0 |      0 |       0 |
| X4Y5              |      3 |      24 |      0 |   27840 |      0 |    6240 |      0 |      48 |      0 |      16 |      0 |      96 |      0 |       0 |      0 |       0 |
| X5Y5              |      3 |      24 |    623 |   28800 |      1 |    6720 |      0 |      24 |      0 |      16 |      0 |     120 |      0 |       0 |      0 |       0 |
|  *RP1             |      3 |      24 |    623 |   28800 |      1 |    6720 |      0 |      36 |      0 |      16 |      0 |     120 |      0 |       0 |      0 |       0 - 0 - 0 -
| X6Y5              |      3 |      24 |   9788 |   28800 |    632 |    6720 |     24 |      24 |      0 |      16 |      0 |     120 |      0 |       0 |      0 |       0 |
| X7Y5              |      3 |      24 |   6460 |   25920 |     84 |    6720 |     28 |      48 |      0 |       0 |      0 |      48 |      0 |       4 |      0 |       0 |
| X0Y6              |      3 |      24 |      0 |   29760 |      0 |    6720 |      0 |      48 |      0 |       0 |      0 |      96 |      0 |       4 |      0 |       1 |
| X1Y6              |      3 |      24 |      0 |   24960 |      0 |    6720 |      0 |      48 |      0 |      16 |      0 |      96 |      0 |       0 |      0 |       0 |
| X2Y6              |      3 |      24 |      0 |   36480 |      0 |    7680 |      0 |      72 |      0 |       0 |      0 |     120 |      0 |       0 |      0 |       0 |
| X3Y6              |      3 |      24 |      0 |   21120 |      0 |    5760 |      0 |      24 |      0 |      16 |      0 |      72 |      0 |       0 |      0 |       0 |
| X4Y6              |      3 |      24 |      0 |   27840 |      0 |    6240 |      0 |      48 |      0 |      16 |      0 |      96 |      0 |       0 |      0 |       0 |
| X5Y6              |      3 |      24 |    224 |   28800 |      0 |    6720 |      0 |      24 |      0 |      16 |      0 |     120 |      0 |       0 |      0 |       0 |
|  *RP1             |      3 |      24 |    224 |   28800 |      0 |    6720 |      0 |      36 |      0 |      16 |      0 |     120 |      0 |       0 |      0 |       0 - 0 - 0 -
| X6Y6              |      2 |      24 |  10132 |   28800 |    253 |    6720 |     20 |      24 |      0 |      16 |      0 |     120 |      0 |       0 |      0 |       0 |
| X7Y6              |      1 |      24 |   5487 |   25920 |      2 |    6720 |     32 |      48 |      0 |       0 |      0 |      48 |      0 |       4 |      0 |       0 |
| X0Y7              |      3 |      24 |      0 |   27840 |      0 |    5760 |      0 |      48 |      0 |       0 |      0 |      96 |      0 |       4 |      0 |       1 |
| X1Y7              |      3 |      24 |      0 |   23040 |      0 |    5760 |      0 |      48 |      0 |      16 |      0 |      96 |      0 |       0 |      0 |       0 |
| X2Y7              |      3 |      24 |      0 |   34560 |      0 |    6720 |      0 |      72 |      0 |       0 |      0 |     120 |      0 |       0 |      0 |       0 |
| X3Y7              |      3 |      24 |      0 |   19200 |      0 |    4800 |      0 |      24 |      0 |      16 |      0 |      72 |      0 |       0 |      0 |       0 |
| X4Y7              |      3 |      24 |      0 |   25920 |      0 |    5280 |      0 |      48 |      0 |      16 |      0 |      96 |      0 |       0 |      0 |       0 |
| X5Y7              |      3 |      24 |      0 |   26880 |      0 |    5760 |      0 |      24 |      0 |      16 |      0 |     120 |      0 |       0 |      0 |       0 |
| X6Y7              |      3 |      24 |      0 |   26880 |      0 |    5760 |      0 |      24 |      0 |      16 |      0 |     120 |      0 |       0 |      0 |       0 |
| X7Y7              |      3 |      24 |      0 |   24000 |      0 |    5760 |      0 |      48 |      0 |       0 |      0 |      48 |      0 |       4 |      0 |       1 |
+-------------------+--------+---------+--------+---------+--------+---------+--------+---------+--------+---------+--------+---------+--------+---------+--------+---------+
* Global Clock column represents track count; while other columns represents cell counts
** RP to Reconfigurable Instance Names Translation:
***  RP1: level0_i/ulp


6. Clock Regions : Global Clock Summary
---------------------------------------

All Modules - Total Usage Sums of Static and RP modules
+----+----+----+----+----+----+----+----+----+
|    | X0 | X1 | X2 | X3 | X4 | X5 | X6 | X7 |
+----+----+----+----+----+----+----+----+----+
| Y7 |  3 |  3 |  3 |  3 |  3 |  3 |  3 |  3 |
| Y6 |  3 |  3 |  3 |  3 |  3 |  3 |  2 |  1 |
| Y5 |  3 |  3 |  3 |  3 |  3 |  3 |  3 |  3 |
| Y4 |  3 |  3 |  3 |  3 |  3 |  3 |  2 |  1 |
| Y3 |  4 |  5 |  5 |  8 |  6 |  4 |  5 | 14 |
| Y2 |  4 |  5 |  5 |  8 |  7 |  4 |  8 | 15 |
| Y1 |  4 |  5 |  5 |  6 | 10 | 10 | 11 | 15 |
| Y0 |  5 |  5 |  5 |  5 |  6 |  5 |  6 | 11 |
+----+----+----+----+----+----+----+----+----+


level0_i/ulp - Usages of Clock Resources for Clocks Sourced (if any) in this RP Module
+----+----+----+----+----+----+----+----+----+
|    | X0 | X1 | X2 | X3 | X4 | X5 | X6 | X7 |
+----+----+----+----+----+----+----+----+----+
| Y7 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |
| Y6 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |
| Y5 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |
| Y4 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |
| Y3 |  1 |  2 |  2 |  5 |  3 |  1 |  0 |  0 |
| Y2 |  1 |  2 |  2 |  5 |  4 |  1 |  0 |  0 |
| Y1 |  1 |  2 |  2 |  3 |  1 |  1 |  0 |  0 |
| Y0 |  2 |  2 |  2 |  2 |  3 |  2 |  2 |  0 |
+----+----+----+----+----+----+----+----+----+


7. Clock Regions : Routing Resource Utilization
-----------------------------------------------

All Modules - Total Usage Sums of Static and RP modules
+-------------------+----------------------+----------------------+----------------------+----------------------+
|                   |        HROUTES       |        HDISTRS       |        VROUTES       |        VDISTRS       |
+-------------------+------+-------+-------+------+-------+-------+------+-------+-------+------+-------+-------+
| Clock Region Name | Used | Avail | Util% | Used | Avail | Util% | Used | Avail | Util% | Used | Avail | Util% |
+-------------------+------+-------+-------+------+-------+-------+------+-------+-------+------+-------+-------+
| X0Y0              |    0 |    24 |  0.00 |    5 |    24 | 20.83 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X1Y0              |    2 |    24 |  8.33 |    5 |    24 | 20.83 |    0 |    24 |  0.00 |    1 |    24 |  4.17 |
| X2Y0              |    2 |    24 |  8.33 |    5 |    24 | 20.83 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X3Y0              |    2 |    24 |  8.33 |    5 |    24 | 20.83 |    0 |    24 |  0.00 |    3 |    24 | 12.50 |
| X4Y0              |    1 |    24 |  4.17 |    5 |    24 | 20.83 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X5Y0              |    0 |    24 |  0.00 |    5 |    24 | 20.83 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X6Y0              |    0 |    24 |  0.00 |    6 |    24 | 25.00 |    0 |    24 |  0.00 |    1 |    24 |  4.17 |
| X7Y0              |    3 |    24 | 12.50 |    9 |    24 | 37.50 |    1 |    24 |  4.17 |    4 |    24 | 16.67 |
| X0Y1              |    0 |    24 |  0.00 |    4 |    24 | 16.67 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X1Y1              |    0 |    24 |  0.00 |    5 |    24 | 20.83 |    1 |    24 |  4.17 |    1 |    24 |  4.17 |
| X2Y1              |    0 |    24 |  0.00 |    5 |    24 | 20.83 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X3Y1              |    1 |    24 |  4.17 |    5 |    24 | 20.83 |    2 |    24 |  8.33 |    4 |    24 | 16.67 |
| X4Y1              |   15 |    24 | 62.50 |    4 |    24 | 16.67 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X5Y1              |   10 |    24 | 41.67 |    6 |    24 | 25.00 |    0 |    24 |  0.00 |    2 |    24 |  8.33 |
| X6Y1              |    5 |    24 | 20.83 |    9 |    24 | 37.50 |    0 |    24 |  0.00 |    3 |    24 | 12.50 |
| X7Y1              |    2 |    24 |  8.33 |   14 |    24 | 58.33 |    4 |    24 | 16.67 |    6 |    24 | 25.00 |
| X0Y2              |    0 |    24 |  0.00 |    4 |    24 | 16.67 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X1Y2              |    0 |    24 |  0.00 |    5 |    24 | 20.83 |    0 |    24 |  0.00 |    1 |    24 |  4.17 |
| X2Y2              |    0 |    24 |  0.00 |    5 |    24 | 20.83 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X3Y2              |    4 |    24 | 16.67 |    7 |    24 | 29.17 |    3 |    24 | 12.50 |    6 |    24 | 25.00 |
| X4Y2              |    2 |    24 |  8.33 |    5 |    24 | 20.83 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X5Y2              |    0 |    24 |  0.00 |    4 |    24 | 16.67 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X6Y2              |    0 |    24 |  0.00 |    8 |    24 | 33.33 |    2 |    24 |  8.33 |    3 |    24 | 12.50 |
| X7Y2              |    1 |    24 |  4.17 |   14 |    24 | 58.33 |    2 |    24 |  8.33 |    4 |    24 | 16.67 |
| X0Y3              |    0 |    24 |  0.00 |    4 |    24 | 16.67 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X1Y3              |    0 |    24 |  0.00 |    5 |    24 | 20.83 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X2Y3              |    0 |    24 |  0.00 |    5 |    24 | 20.83 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X3Y3              |    4 |    24 | 16.67 |    8 |    24 | 33.33 |    4 |    24 | 16.67 |    2 |    24 |  8.33 |
| X4Y3              |    2 |    24 |  8.33 |    5 |    24 | 20.83 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X5Y3              |    0 |    24 |  0.00 |    4 |    24 | 16.67 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X6Y3              |    0 |    24 |  0.00 |    5 |    24 | 20.83 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X7Y3              |    5 |    24 | 20.83 |   11 |    24 | 45.83 |    2 |    24 |  8.33 |    3 |    24 | 12.50 |
| X0Y4              |    0 |    24 |  0.00 |    3 |    24 | 12.50 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X1Y4              |    0 |    24 |  0.00 |    3 |    24 | 12.50 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X2Y4              |    0 |    24 |  0.00 |    3 |    24 | 12.50 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X3Y4              |    2 |    24 |  8.33 |    3 |    24 | 12.50 |    1 |    24 |  4.17 |    2 |    24 |  8.33 |
| X4Y4              |    1 |    24 |  4.17 |    3 |    24 | 12.50 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X5Y4              |    0 |    24 |  0.00 |    3 |    24 | 12.50 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X6Y4              |    0 |    24 |  0.00 |    2 |    24 |  8.33 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X7Y4              |    0 |    24 |  0.00 |    1 |    24 |  4.17 |    0 |    24 |  0.00 |    1 |    24 |  4.17 |
| X0Y5              |    0 |    24 |  0.00 |    3 |    24 | 12.50 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X1Y5              |    0 |    24 |  0.00 |    3 |    24 | 12.50 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X2Y5              |    0 |    24 |  0.00 |    3 |    24 | 12.50 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X3Y5              |    0 |    24 |  0.00 |    3 |    24 | 12.50 |    0 |    24 |  0.00 |    2 |    24 |  8.33 |
| X4Y5              |    0 |    24 |  0.00 |    3 |    24 | 12.50 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X5Y5              |    0 |    24 |  0.00 |    3 |    24 | 12.50 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X6Y5              |    0 |    24 |  0.00 |    3 |    24 | 12.50 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X7Y5              |    0 |    24 |  0.00 |    3 |    24 | 12.50 |    0 |    24 |  0.00 |    1 |    24 |  4.17 |
| X0Y6              |    0 |    24 |  0.00 |    3 |    24 | 12.50 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X1Y6              |    0 |    24 |  0.00 |    3 |    24 | 12.50 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X2Y6              |    0 |    24 |  0.00 |    3 |    24 | 12.50 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X3Y6              |    0 |    24 |  0.00 |    3 |    24 | 12.50 |    0 |    24 |  0.00 |    2 |    24 |  8.33 |
| X4Y6              |    0 |    24 |  0.00 |    3 |    24 | 12.50 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X5Y6              |    0 |    24 |  0.00 |    3 |    24 | 12.50 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X6Y6              |    0 |    24 |  0.00 |    2 |    24 |  8.33 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X7Y6              |    0 |    24 |  0.00 |    1 |    24 |  4.17 |    0 |    24 |  0.00 |    1 |    24 |  4.17 |
| X0Y7              |    0 |    24 |  0.00 |    3 |    24 | 12.50 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X1Y7              |    0 |    24 |  0.00 |    3 |    24 | 12.50 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X2Y7              |    0 |    24 |  0.00 |    3 |    24 | 12.50 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X3Y7              |    0 |    24 |  0.00 |    3 |    24 | 12.50 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X4Y7              |    0 |    24 |  0.00 |    3 |    24 | 12.50 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X5Y7              |    0 |    24 |  0.00 |    3 |    24 | 12.50 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X6Y7              |    0 |    24 |  0.00 |    3 |    24 | 12.50 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X7Y7              |    0 |    24 |  0.00 |    3 |    24 | 12.50 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
+-------------------+------+-------+-------+------+-------+-------+------+-------+-------+------+-------+-------+


level0_i/ulp - Usages of Clock Resources for Clocks Sourced (if any) in this RP Module
+-------------------+----------------------+----------------------+----------------------+----------------------+
|                   |        HROUTES       |        HDISTRS       |        VROUTES       |        VDISTRS       |
+-------------------+------+-------+-------+------+-------+-------+------+-------+-------+------+-------+-------+
| Clock Region Name | Used | Avail | Util% | Used | Avail | Util% | Used | Avail | Util% | Used | Avail | Util% |
+-------------------+------+-------+-------+------+-------+-------+------+-------+-------+------+-------+-------+
| X0Y0              |    0 |    24 |  0.00 |    5 |    24 | 20.83 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X1Y0              |    2 |    24 |  8.33 |    5 |    24 | 20.83 |    0 |    24 |  0.00 |    1 |    24 |  4.17 |
| X2Y0              |    2 |    24 |  8.33 |    5 |    24 | 20.83 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X3Y0              |    2 |    24 |  8.33 |    5 |    24 | 20.83 |    0 |    24 |  0.00 |    3 |    24 | 12.50 |
| X4Y0              |    1 |    24 |  4.17 |    5 |    24 | 20.83 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X5Y0              |    0 |    24 |  0.00 |    5 |    24 | 20.83 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X6Y0              |    0 |    24 |  0.00 |    6 |    24 | 25.00 |    0 |    24 |  0.00 |    1 |    24 |  4.17 |
| X7Y0              |    3 |    24 | 12.50 |    9 |    24 | 37.50 |    1 |    24 |  4.17 |    4 |    24 | 16.67 |
| X0Y1              |    0 |    24 |  0.00 |    4 |    24 | 16.67 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X1Y1              |    0 |    24 |  0.00 |    5 |    24 | 20.83 |    1 |    24 |  4.17 |    1 |    24 |  4.17 |
| X2Y1              |    0 |    24 |  0.00 |    5 |    24 | 20.83 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X3Y1              |    1 |    24 |  4.17 |    5 |    24 | 20.83 |    2 |    24 |  8.33 |    4 |    24 | 16.67 |
| X4Y1              |   15 |    24 | 62.50 |    4 |    24 | 16.67 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X5Y1              |   10 |    24 | 41.67 |    6 |    24 | 25.00 |    0 |    24 |  0.00 |    2 |    24 |  8.33 |
| X0Y2              |    0 |    24 |  0.00 |    4 |    24 | 16.67 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X1Y2              |    0 |    24 |  0.00 |    5 |    24 | 20.83 |    0 |    24 |  0.00 |    1 |    24 |  4.17 |
| X2Y2              |    0 |    24 |  0.00 |    5 |    24 | 20.83 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X3Y2              |    4 |    24 | 16.67 |    7 |    24 | 29.17 |    3 |    24 | 12.50 |    6 |    24 | 25.00 |
| X4Y2              |    2 |    24 |  8.33 |    5 |    24 | 20.83 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X5Y2              |    0 |    24 |  0.00 |    4 |    24 | 16.67 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X0Y3              |    0 |    24 |  0.00 |    4 |    24 | 16.67 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X1Y3              |    0 |    24 |  0.00 |    5 |    24 | 20.83 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X2Y3              |    0 |    24 |  0.00 |    5 |    24 | 20.83 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X3Y3              |    4 |    24 | 16.67 |    8 |    24 | 33.33 |    4 |    24 | 16.67 |    2 |    24 |  8.33 |
| X4Y3              |    2 |    24 |  8.33 |    5 |    24 | 20.83 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X5Y3              |    0 |    24 |  0.00 |    4 |    24 | 16.67 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X0Y4              |    0 |    24 |  0.00 |    3 |    24 | 12.50 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X1Y4              |    0 |    24 |  0.00 |    3 |    24 | 12.50 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X2Y4              |    0 |    24 |  0.00 |    3 |    24 | 12.50 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X3Y4              |    2 |    24 |  8.33 |    3 |    24 | 12.50 |    1 |    24 |  4.17 |    2 |    24 |  8.33 |
| X4Y4              |    1 |    24 |  4.17 |    3 |    24 | 12.50 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X5Y4              |    0 |    24 |  0.00 |    3 |    24 | 12.50 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X0Y5              |    0 |    24 |  0.00 |    3 |    24 | 12.50 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X1Y5              |    0 |    24 |  0.00 |    3 |    24 | 12.50 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X2Y5              |    0 |    24 |  0.00 |    3 |    24 | 12.50 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X3Y5              |    0 |    24 |  0.00 |    3 |    24 | 12.50 |    0 |    24 |  0.00 |    2 |    24 |  8.33 |
| X4Y5              |    0 |    24 |  0.00 |    3 |    24 | 12.50 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X5Y5              |    0 |    24 |  0.00 |    3 |    24 | 12.50 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X6Y5              |    0 |    24 |  0.00 |    3 |    24 | 12.50 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X7Y5              |    0 |    24 |  0.00 |    3 |    24 | 12.50 |    0 |    24 |  0.00 |    1 |    24 |  4.17 |
| X0Y6              |    0 |    24 |  0.00 |    3 |    24 | 12.50 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X1Y6              |    0 |    24 |  0.00 |    3 |    24 | 12.50 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X2Y6              |    0 |    24 |  0.00 |    3 |    24 | 12.50 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X3Y6              |    0 |    24 |  0.00 |    3 |    24 | 12.50 |    0 |    24 |  0.00 |    2 |    24 |  8.33 |
| X4Y6              |    0 |    24 |  0.00 |    3 |    24 | 12.50 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X5Y6              |    0 |    24 |  0.00 |    3 |    24 | 12.50 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X0Y7              |    0 |    24 |  0.00 |    3 |    24 | 12.50 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X1Y7              |    0 |    24 |  0.00 |    3 |    24 | 12.50 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X2Y7              |    0 |    24 |  0.00 |    3 |    24 | 12.50 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X3Y7              |    0 |    24 |  0.00 |    3 |    24 | 12.50 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X4Y7              |    0 |    24 |  0.00 |    3 |    24 | 12.50 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X5Y7              |    0 |    24 |  0.00 |    3 |    24 | 12.50 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X6Y7              |    0 |    24 |  0.00 |    3 |    24 | 12.50 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X7Y7              |    0 |    24 |  0.00 |    3 |    24 | 12.50 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
+-------------------+------+-------+-------+------+-------+-------+------+-------+-------+------+-------+-------+


8. Device Cell Placement Summary for Global Clock g0
----------------------------------------------------

+-----------+-----------------+-------------------+------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+-----------------------------------------------------------------------------------------------+------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock                        | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                                           | PR Clock Source  |
+-----------+-----------------+-------------------+------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+-----------------------------------------------------------------------------------------------+------------------+
| g0        | BUFGCE/O        | X4Y3              | clk_kernel_00_unbuffered_net |       3.333 | {0.000 1.667} | X3Y1     |      130349 |        0 |              0 |        0 | level0_i/ulp/ulp_ucs/inst/aclk_kernel_00_hierarchy/clock_throttling_aclk_kernel_00/U0/Clk_Out | RM: level0_i/ulp |
+-----------+-----------------+-------------------+------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+-----------------------------------------------------------------------------------------------+------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+----+-------+-------+--------+----------+-----------+-------+-----+----+-----------------------+
|    | X0    | X1    | X2     | X3       | X4        | X5    | X6  | X7 | HORIZONTAL PROG DELAY |
+----+-------+-------+--------+----------+-----------+-------+-----+----+-----------------------+
| Y7 |     0 |     0 |      0 |        0 |         0 |     0 |   0 |  0 |                     - |
| Y6 |     0 |     0 |      0 |        0 |         0 |     0 |   0 |  0 |                     - |
| Y5 |     0 |     0 |      0 |        0 |         0 |     0 |   0 |  0 |                     - |
| Y4 |     0 |     0 |      0 |        0 |         0 |     0 |   0 |  0 |                     - |
| Y3 |  7225 |  8841 |   9939 |       48 |  (D) 1202 |   488 |   0 |  0 |                     0 |
| Y2 |  6896 |  9501 |  10392 |     1913 |      9923 |  7981 |   0 |  0 |                     1 |
| Y1 |   754 |  2476 |   9160 | (R) 9146 |      8683 |  7920 |   0 |  0 |                     1 |
| Y0 |  1803 |  6318 |    753 |      764 |      4862 |  3334 |  27 |  0 |                     0 |
+----+-------+-------+--------+----------+-----------+-------+-----+----+-----------------------+


9. Device Cell Placement Summary for Global Clock g1
----------------------------------------------------

+-----------+-----------------+-------------------+------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------------------------------------------------------------------------------------------+------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock                        | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                                                | PR Clock Source  |
+-----------+-----------------+-------------------+------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------------------------------------------------------------------------------------------+------------------+
| g1        | BUFGCE/O        | X4Y3              | clk_kernel_00_unbuffered_net |       3.333 | {0.000 1.667} | X3Y1     |          74 |        0 |              0 |        0 | level0_i/ulp/ulp_ucs/inst/aclk_kernel_00_hierarchy/clock_throttling_aclk_kernel_00/U0/Clk_Out_Cont | RM: level0_i/ulp |
+-----------+-----------------+-------------------+------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------------------------------------------------------------------------------------------+------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+----+----+----+----+-------+--------+----+----+----+-----------------------+
|    | X0 | X1 | X2 | X3    | X4     | X5 | X6 | X7 | HORIZONTAL PROG DELAY |
+----+----+----+----+-------+--------+----+----+----+-----------------------+
| Y7 |  0 |  0 |  0 |     0 |      0 |  0 |  0 |  0 |                     - |
| Y6 |  0 |  0 |  0 |     0 |      0 |  0 |  0 |  0 |                     - |
| Y5 |  0 |  0 |  0 |     0 |      0 |  0 |  0 |  0 |                     - |
| Y4 |  0 |  0 |  0 |     0 |      0 |  0 |  0 |  0 |                     - |
| Y3 |  0 |  0 |  0 |    38 |  (D) 0 |  0 |  0 |  0 |                     0 |
| Y2 |  0 |  0 |  0 |    36 |      0 |  0 |  0 |  0 |                     1 |
| Y1 |  0 |  0 |  0 | (R) 0 |      0 |  0 |  0 |  0 |                     - |
| Y0 |  0 |  0 |  0 |     0 |      0 |  0 |  0 |  0 |                     - |
+----+----+----+----+-------+--------+----+----+----+-----------------------+


10. Device Cell Placement Summary for Global Clock g2
-----------------------------------------------------

+-----------+-----------------+-------------------+------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------------------------------------------------------------------------------------------+------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock                        | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                                                | PR Clock Source  |
+-----------+-----------------+-------------------+------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------------------------------------------------------------------------------------------+------------------+
| g2        | BUFGCE/O        | X4Y3              | clk_kernel_00_unbuffered_net |       3.333 | {0.000 1.667} | X4Y3     |          54 |        0 |              0 |        0 | level0_i/ulp/ulp_ucs/inst/aclk_kernel_00_hierarchy/clock_throttling_aclk_kernel_00/U0/Clk_Int_Cont | RM: level0_i/ulp |
+-----------+-----------------+-------------------+------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------------------------------------------------------------------------------------------+------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+----+----+----+----+----+------------+----+----+----+-----------------------+
|    | X0 | X1 | X2 | X3 | X4         | X5 | X6 | X7 | HORIZONTAL PROG DELAY |
+----+----+----+----+----+------------+----+----+----+-----------------------+
| Y7 |  0 |  0 |  0 |  0 |          0 |  0 |  0 |  0 |                     - |
| Y6 |  0 |  0 |  0 |  0 |          0 |  0 |  0 |  0 |                     - |
| Y5 |  0 |  0 |  0 |  0 |          0 |  0 |  0 |  0 |                     - |
| Y4 |  0 |  0 |  0 |  0 |          0 |  0 |  0 |  0 |                     - |
| Y3 |  0 |  0 |  0 |  0 | (R) (D) 54 |  0 |  0 |  0 |                     0 |
| Y2 |  0 |  0 |  0 |  0 |          0 |  0 |  0 |  0 |                     - |
| Y1 |  0 |  0 |  0 |  0 |          0 |  0 |  0 |  0 |                     - |
| Y0 |  0 |  0 |  0 |  0 |          0 |  0 |  0 |  0 |                     - |
+----+----+----+----+----+------------+----+----+----+-----------------------+


11. Device Cell Placement Summary for Global Clock g3
-----------------------------------------------------

+-----------+-----------------+-------------------+-------------------+-------------+---------------+----------+-------------+----------+----------------+----------+------------------------------------------------------------------------------------------------------------------------+-----------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock             | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                                                                    | PR Clock Source |
+-----------+-----------------+-------------------+-------------------+-------------+---------------+----------+-------------+----------+----------------+----------+------------------------------------------------------------------------------------------------------------------------+-----------------+
| g3        | BUFG_GT/O       | X7Y3              | dma_ip_axi_aclk_1 |       4.000 | {0.000 2.000} | X7Y3     |      116658 |        0 |              1 |        0 | level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK | Static          |
+-----------+-----------------+-------------------+-------------------+-------------+---------------+----------+-------------+----------+----------------+----------+------------------------------------------------------------------------------------------------------------------------+-----------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+----+----+----+------+-------+-----+------+--------+--------------+-----------------------+
|    | X0 | X1 | X2   | X3    | X4  | X5   | X6     | X7           | HORIZONTAL PROG DELAY |
+----+----+----+------+-------+-----+------+--------+--------------+-----------------------+
| Y7 |  0 |  0 |    0 |     0 |   0 |    0 |      0 |            0 |                     - |
| Y6 |  0 |  0 |    0 |     0 |   0 |  110 |  10385 |         5505 |                     1 |
| Y5 |  0 |  0 |    0 |     0 |   0 |  180 |  10254 |         6558 |                     2 |
| Y4 |  0 |  0 |    0 |     0 |   0 |    0 |  10554 |         9264 |                     3 |
| Y3 |  0 |  0 |    0 |    76 |   0 |  551 |   9631 | (R) (D) 7974 |                     3 |
| Y2 |  0 |  0 |    0 |  2292 |  51 |    1 |   9652 |        10807 |                     2 |
| Y1 |  0 |  0 |  237 |   903 |   1 |    0 |  13356 |         6154 |                     1 |
| Y0 |  0 |  0 |  509 |     0 |   0 |    0 |      0 |         1654 |                     0 |
+----+----+----+------+-------+-----+------+--------+--------------+-----------------------+


12. Device Cell Placement Summary for Global Clock g4
-----------------------------------------------------

+-----------+-----------------+-------------------+-----------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+------------------------------------------------------------------------------------------------------------------------+-----------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock                       | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                                                                    | PR Clock Source |
+-----------+-----------------+-------------------+-----------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+------------------------------------------------------------------------------------------------------------------------+-----------------+
| g4        | BUFG_GT/O       | X7Y3              | GTYE4_CHANNEL_TXOUTCLK[3]_7 |       2.000 | {0.000 1.000} | X7Y3     |        6081 |        0 |              0 |        0 | level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_CORECLK | Static          |
+-----------+-----------------+-------------------+-----------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+------------------------------------------------------------------------------------------------------------------------+-----------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+----+----+----+----+----+----+----+------+-----------+-----------------------+
|    | X0 | X1 | X2 | X3 | X4 | X5 | X6   | X7        | HORIZONTAL PROG DELAY |
+----+----+----+----+----+----+----+------+-----------+-----------------------+
| Y7 |  0 |  0 |  0 |  0 |  0 |  0 |    0 |         0 |                     - |
| Y6 |  0 |  0 |  0 |  0 |  0 |  0 |    0 |         0 |                     - |
| Y5 |  0 |  0 |  0 |  0 |  0 |  0 |    0 |         0 |                     - |
| Y4 |  0 |  0 |  0 |  0 |  0 |  0 |    0 |         0 |                     - |
| Y3 |  0 |  0 |  0 |  0 |  0 |  0 |    0 | (R) (D) 0 |                     - |
| Y2 |  0 |  0 |  0 |  0 |  0 |  0 |   27 |        27 |                     2 |
| Y1 |  0 |  0 |  0 |  0 |  0 |  0 |  655 |      1802 |                     1 |
| Y0 |  0 |  0 |  0 |  0 |  0 |  0 |    0 |      3570 |                     0 |
+----+----+----+----+----+----+----+------+-----------+-----------------------+


13. Device Cell Placement Summary for Global Clock g5
-----------------------------------------------------

+-----------+-----------------+-------------------+------------+-------------+---------------+----------+-------------+----------+----------------+----------+-------------------------------------------------------------------------------------------------------------------------+-----------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock      | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                                                                     | PR Clock Source |
+-----------+-----------------+-------------------+------------+-------------+---------------+----------+-------------+----------+----------------+----------+-------------------------------------------------------------------------------------------------------------------------+-----------------+
| g5        | BUFG_GT/O       | X7Y3              | pipe_clk_1 |       4.000 | {0.000 2.000} | X7Y3     |        4747 |        0 |              0 |       16 | level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_PCLK2_GT | Static          |
+-----------+-----------------+-------------------+------------+-------------+---------------+----------+-------------+----------+----------------+----------+-------------------------------------------------------------------------------------------------------------------------+-----------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+----+----+----+----+----+----+----+------+------------+-----------------------+
|    | X0 | X1 | X2 | X3 | X4 | X5 | X6   | X7         | HORIZONTAL PROG DELAY |
+----+----+----+----+----+----+----+------+------------+-----------------------+
| Y7 |  0 |  0 |  0 |  0 |  0 |  0 |    0 |          0 |                     - |
| Y6 |  0 |  0 |  0 |  0 |  0 |  0 |    0 |          0 |                     - |
| Y5 |  0 |  0 |  0 |  0 |  0 |  0 |    0 |          0 |                     - |
| Y4 |  0 |  0 |  0 |  0 |  0 |  0 |    0 |          0 |                     - |
| Y3 |  0 |  0 |  0 |  0 |  0 |  0 |    0 | (R) (D) 43 |                     3 |
| Y2 |  0 |  0 |  0 |  0 |  0 |  0 |    0 |        472 |                     2 |
| Y1 |  0 |  0 |  0 |  0 |  0 |  0 |  150 |       1549 |                     1 |
| Y0 |  0 |  0 |  0 |  0 |  0 |  0 |    0 |       2549 |                     0 |
+----+----+----+----+----+----+----+------+------------+-----------------------+


14. Device Cell Placement Summary for Global Clock g6
-----------------------------------------------------

+-----------+-----------------+-------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock                                                                                                                                                                                                                                                                                                                                                                                                                    | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                                                                                                                                                                                                                                                                                                                                                       | PR Clock Source |
+-----------+-----------------+-------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
| g6        | BUFG_GT/O       | X7Y3              | level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[15].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O |       8.000 | {0.000 4.000} | X7Y3     |          31 |        0 |              0 |        0 | level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[15].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/txoutclkmon | Static          |
+-----------+-----------------+-------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+----+----+----+----+----+----+----+----+------------+-----------------------+
|    | X0 | X1 | X2 | X3 | X4 | X5 | X6 | X7         | HORIZONTAL PROG DELAY |
+----+----+----+----+----+----+----+----+------------+-----------------------+
| Y7 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     - |
| Y6 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     - |
| Y5 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     - |
| Y4 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     - |
| Y3 |  0 |  0 |  0 |  0 |  0 |  0 |  0 | (R) (D) 31 |                     0 |
| Y2 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     - |
| Y1 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     - |
| Y0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     - |
+----+----+----+----+----+----+----+----+------------+-----------------------+


15. Device Cell Placement Summary for Global Clock g7
-----------------------------------------------------

+-----------+-----------------+-------------------+-----------------------------------------------------------------------------------------------------------------------------+-------------+-----------------+----------+-------------+----------+----------------+----------+-----------------------------------------------------------------------------------------------------------------------+-----------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock                                                                                                                       | Period (ns) | Waveform (ns)   | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                                                                   | PR Clock Source |
+-----------+-----------------+-------------------+-----------------------------------------------------------------------------------------------------------------------------+-------------+-----------------+----------+-------------+----------+----------------+----------+-----------------------------------------------------------------------------------------------------------------------+-----------------+
| g7        | BUFG_GT/O       | X7Y3              | level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O |    1000.000 | {0.000 500.000} | X7Y1     |          13 |        0 |              0 |        0 | level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_INTCLK | Static          |
+-----------+-----------------+-------------------+-----------------------------------------------------------------------------------------------------------------------------+-------------+-----------------+----------+-------------+----------+----------------+----------+-----------------------------------------------------------------------------------------------------------------------+-----------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+----+----+----+----+----+----+----+----+--------+-----------------------+
|    | X0 | X1 | X2 | X3 | X4 | X5 | X6 | X7     | HORIZONTAL PROG DELAY |
+----+----+----+----+----+----+----+----+--------+-----------------------+
| Y7 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |      0 |                     - |
| Y6 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |      0 |                     - |
| Y5 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |      0 |                     - |
| Y4 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |      0 |                     - |
| Y3 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  (D) 0 |                     - |
| Y2 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |      5 |                     0 |
| Y1 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  (R) 8 |                     0 |
| Y0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |      0 |                     - |
+----+----+----+----+----+----+----+----+--------+-----------------------+


16. Device Cell Placement Summary for Global Clock g8
-----------------------------------------------------

+-----------+-----------------+-------------------+------------+-------------+---------------+----------+-------------+----------+----------------+----------+---------------------------------------------------------------------------------------------------------------------+-----------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock      | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                                                                 | PR Clock Source |
+-----------+-----------------+-------------------+------------+-------------+---------------+----------+-------------+----------+----------------+----------+---------------------------------------------------------------------------------------------------------------------+-----------------+
| g8        | BUFG_GT/O       | X7Y3              | mcap_clk_1 |       8.000 | {0.000 4.000} | X7Y0     |           1 |        0 |              0 |        0 | level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/mcap_clk | Static          |
+-----------+-----------------+-------------------+------------+-------------+---------------+----------+-------------+----------+----------------+----------+---------------------------------------------------------------------------------------------------------------------+-----------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+----+----+----+----+----+----+----+----+--------+-----------------------+
|    | X0 | X1 | X2 | X3 | X4 | X5 | X6 | X7     | HORIZONTAL PROG DELAY |
+----+----+----+----+----+----+----+----+--------+-----------------------+
| Y7 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |      0 |                     - |
| Y6 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |      0 |                     - |
| Y5 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |      0 |                     - |
| Y4 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |      0 |                     - |
| Y3 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  (D) 0 |                     - |
| Y2 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |      0 |                     - |
| Y1 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |      0 |                     - |
| Y0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  (R) 1 |                     0 |
+----+----+----+----+----+----+----+----+--------+-----------------------+


17. Device Cell Placement Summary for Global Clock g9
-----------------------------------------------------

+-----------+-----------------+-------------------+-------------------------------------------+-------------+----------------+----------+-------------+----------+----------------+----------+-------------------------------------------------------------------+-----------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock                                     | Period (ns) | Waveform (ns)  | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                               | PR Clock Source |
+-----------+-----------------+-------------------+-------------------------------------------+-------------+----------------+----------+-------------+----------+----------------+----------+-------------------------------------------------------------------+-----------------+
| g9        | BUFGCE/O        | X4Y1              | clk_out2_bd_39ab_clkwiz_level0_periph_0_1 |      20.000 | {0.000 10.000} | X3Y3     |       23524 |        0 |              3 |        0 | level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_out2 | Static          |
+-----------+-----------------+-------------------+-------------------------------------------+-------------+----------------+----------+-------------+----------+----------------+----------+-------------------------------------------------------------------+-----------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+----+----+----+-----+----------+--------+------+-------+-------+-----------------------+
|    | X0 | X1 | X2  | X3       | X4     | X5   | X6    | X7    | HORIZONTAL PROG DELAY |
+----+----+----+-----+----------+--------+------+-------+-------+-----------------------+
| Y7 |  0 |  0 |   0 |        0 |      0 |    0 |     0 |     0 |                     - |
| Y6 |  0 |  0 |   0 |        0 |      0 |  114 |    10 |     0 |                     1 |
| Y5 |  0 |  0 |   0 |        0 |      0 |  444 |   178 |     0 |                     2 |
| Y4 |  0 |  0 |   0 |        0 |      0 |    5 |   359 |     0 |                     3 |
| Y3 |  0 |  0 |   0 | (R) 3298 |      3 |  977 |  4524 |  1949 |                     3 |
| Y2 |  0 |  0 |  22 |     2590 |      1 |    0 |  5676 |   880 |                     2 |
| Y1 |  0 |  0 |   0 |       66 |  (D) 0 |  124 |  1014 |   864 |                     1 |
| Y0 |  0 |  0 |   0 |      428 |      1 |    0 |     0 |     0 |                     0 |
+----+----+----+-----+----------+--------+------+-------+-------+-----------------------+


18. Device Cell Placement Summary for Global Clock g10
------------------------------------------------------

+-----------+-----------------+-------------------+---------------------+-------------+---------------+----------+-------------+----------+----------------+----------+-------------------------------------------------------------+-----------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock               | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                         | PR Clock Source |
+-----------+-----------------+-------------------+---------------------+-------------+---------------+----------+-------------+----------+----------------+----------+-------------------------------------------------------------+-----------------+
| g10       | BUFG_GT/O       | X7Y1              | io_clk_pcie_user_00 |      10.000 | {0.000 5.000} | X6Y1     |        8285 |        0 |              0 |       20 | level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bufg_gt_sysclk_n_0 | Static          |
+-----------+-----------------+-------------------+---------------------+-------------+---------------+----------+-------------+----------+----------------+----------+-------------------------------------------------------------+-----------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+----+----+----+----+----+----+----+---------+-----------+-----------------------+
|    | X0 | X1 | X2 | X3 | X4 | X5 | X6      | X7        | HORIZONTAL PROG DELAY |
+----+----+----+----+----+----+----+---------+-----------+-----------------------+
| Y7 |  0 |  0 |  0 |  0 |  0 |  0 |       0 |         0 |                     - |
| Y6 |  0 |  0 |  0 |  0 |  0 |  0 |       0 |         0 |                     - |
| Y5 |  0 |  0 |  0 |  0 |  0 |  0 |       0 |         0 |                     - |
| Y4 |  0 |  0 |  0 |  0 |  0 |  0 |       0 |         0 |                     - |
| Y3 |  0 |  0 |  0 |  0 |  0 |  0 |       0 |      1690 |                     0 |
| Y2 |  0 |  0 |  0 |  0 |  0 |  0 |       0 |      1478 |                     1 |
| Y1 |  0 |  0 |  0 |  0 |  0 |  0 | (R) 513 |  (D) 3471 |                     1 |
| Y0 |  0 |  0 |  0 |  0 |  0 |  0 |       0 |      1153 |                     0 |
+----+----+----+----+----+----+----+---------+-----------+-----------------------+


19. Device Cell Placement Summary for Global Clock g11
------------------------------------------------------

+-----------+-----------------+-------------------+----------+-------------+---------------+----------+-------------+----------+----------------+----------+-----------------------------------------------------------------------------------------------+------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock    | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                                           | PR Clock Source  |
+-----------+-----------------+-------------------+----------+-------------+---------------+----------+-------------+----------+----------------+----------+-----------------------------------------------------------------------------------------------+------------------+
| g11       | BUFGCE/O        | X4Y0              | hbm_aclk |       2.222 | {0.000 1.111} | X1Y1     |        7024 |        0 |              0 |        0 | level0_i/ulp/ulp_ucs/inst/aclk_hbm_hierarchy/clkwiz_hbm/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 | RM: level0_i/ulp |
+-----------+-----------------+-------------------+----------+-------------+---------------+----------+-------------+----------+----------------+----------+-----------------------------------------------------------------------------------------------+------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+----+-------+-------+-------+-----+--------+----+----+----+-----------------------+
|    | X0    | X1    | X2    | X3  | X4     | X5 | X6 | X7 | HORIZONTAL PROG DELAY |
+----+-------+-------+-------+-----+--------+----+----+----+-----------------------+
| Y7 |     0 |     0 |     0 |   0 |      0 |  0 |  0 |  0 |                     - |
| Y6 |     0 |     0 |     0 |   0 |      0 |  0 |  0 |  0 |                     - |
| Y5 |     0 |     0 |     0 |   0 |      0 |  0 |  0 |  0 |                     - |
| Y4 |     0 |     0 |     0 |   0 |      0 |  0 |  0 |  0 |                     - |
| Y3 |     0 |     0 |     0 |  38 |      0 |  0 |  0 |  0 |                     0 |
| Y2 |     0 |     0 |    16 |  43 |      0 |  0 |  0 |  0 |                     1 |
| Y1 |     0 | (R) 0 |   144 |  11 |      0 |  0 |  0 |  0 |                     1 |
| Y0 |  3520 |  1655 |  1597 |   0 |  (D) 0 |  0 |  0 |  0 |                     0 |
+----+-------+-------+-------+-----+--------+----+----+----+-----------------------+


20. Device Cell Placement Summary for Global Clock g12
------------------------------------------------------

+-----------+-----------------+-------------------+-------------------+-------------+---------------+----------+-------------+----------+----------------+----------+--------------------------------------------------------+-----------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock             | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                    | PR Clock Source |
+-----------+-----------------+-------------------+-------------------+-------------+---------------+----------+-------------+----------+----------------+----------+--------------------------------------------------------+-----------------+
| g12       | BUFGCE_DIV/O    | X4Y4              | io_clk_freerun_00 |      10.000 | {0.000 5.000} | X3Y3     |        1143 |        0 |              3 |        0 | level0_i/blp/blp_i/freerun_clk/bufg_div/U0/BUFGCE_O[0] | Static          |
+-----------+-----------------+-------------------+-------------------+-------------+---------------+----------+-------------+----------+----------------+----------+--------------------------------------------------------+-----------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+----+----+----+----+----------+--------+----+----+----+-----------------------+
|    | X0 | X1 | X2 | X3       | X4     | X5 | X6 | X7 | HORIZONTAL PROG DELAY |
+----+----+----+----+----------+--------+----+----+----+-----------------------+
| Y7 |  0 |  0 |  0 |        0 |      0 |  0 |  0 |  0 |                     - |
| Y6 |  0 |  0 |  0 |        0 |      0 |  0 |  0 |  0 |                     - |
| Y5 |  0 |  0 |  0 |        0 |      0 |  0 |  0 |  0 |                     - |
| Y4 |  0 |  0 |  0 |        0 |  (D) 0 |  0 |  0 |  0 |                     - |
| Y3 |  0 |  0 |  0 | (R) 1143 |      1 |  0 |  0 |  0 |                     3 |
| Y2 |  0 |  0 |  0 |        0 |      1 |  0 |  0 |  0 |                     2 |
| Y1 |  0 |  0 |  0 |        0 |      0 |  0 |  0 |  0 |                     - |
| Y0 |  0 |  0 |  0 |        0 |      1 |  0 |  0 |  0 |                     0 |
+----+----+----+----+----------+--------+----+----+----+-----------------------+


21. Device Cell Placement Summary for Global Clock g13
------------------------------------------------------

+-----------+-----------------+-------------------+---------------------------------------------------------------------------------------------+-------------+----------------+----------+-------------+----------+----------------+----------+-----------------------------------------------------------------------+-----------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock                                                                                       | Period (ns) | Waveform (ns)  | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                   | PR Clock Source |
+-----------+-----------------+-------------------+---------------------------------------------------------------------------------------------+-------------+----------------+----------+-------------+----------+----------------+----------+-----------------------------------------------------------------------+-----------------+
| g13       | BUFGCTRL/O      | X4Y1              | level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q |     160.000 | {0.000 80.000} | X6Y1     |         625 |        0 |              0 |        0 | level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bs_mux/inst/tck | Static          |
+-----------+-----------------+-------------------+---------------------------------------------------------------------------------------------+-------------+----------------+----------+-------------+----------+----------------+----------+-----------------------------------------------------------------------+-----------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+----+----+----+----+----+--------+----+---------+------+-----------------------+
|    | X0 | X1 | X2 | X3 | X4     | X5 | X6      | X7   | HORIZONTAL PROG DELAY |
+----+----+----+----+----+--------+----+---------+------+-----------------------+
| Y7 |  0 |  0 |  0 |  0 |      0 |  0 |       0 |    0 |                     - |
| Y6 |  0 |  0 |  0 |  0 |      0 |  0 |       0 |    0 |                     - |
| Y5 |  0 |  0 |  0 |  0 |      0 |  0 |       0 |    0 |                     - |
| Y4 |  0 |  0 |  0 |  0 |      0 |  0 |       0 |    0 |                     - |
| Y3 |  0 |  0 |  0 |  0 |      0 |  0 |       0 |    0 |                     - |
| Y2 |  0 |  0 |  0 |  0 |      0 |  0 |       0 |   58 |                     0 |
| Y1 |  0 |  0 |  0 |  0 |  (D) 0 |  0 | (R) 319 |  248 |                     0 |
| Y0 |  0 |  0 |  0 |  0 |      0 |  0 |       0 |    0 |                     - |
+----+----+----+----+----+--------+----+---------+------+-----------------------+


22. Device Cell Placement Summary for Global Clock g14
------------------------------------------------------

+-----------+-----------------+-------------------+-------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+-------------------------------------------------------------------+-----------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock                                     | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                               | PR Clock Source |
+-----------+-----------------+-------------------+-------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+-------------------------------------------------------------------+-----------------+
| g14       | BUFGCE/O        | X4Y1              | clk_out1_bd_39ab_clkwiz_level0_periph_0_1 |      10.000 | {0.000 5.000} | X6Y1     |         527 |        0 |              0 |        0 | level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_out1 | Static          |
+-----------+-----------------+-------------------+-------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+-------------------------------------------------------------------+-----------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+----+----+----+----+----+--------+----+---------+-----+-----------------------+
|    | X0 | X1 | X2 | X3 | X4     | X5 | X6      | X7  | HORIZONTAL PROG DELAY |
+----+----+----+----+----+--------+----+---------+-----+-----------------------+
| Y7 |  0 |  0 |  0 |  0 |      0 |  0 |       0 |   0 |                     - |
| Y6 |  0 |  0 |  0 |  0 |      0 |  0 |       0 |   0 |                     - |
| Y5 |  0 |  0 |  0 |  0 |      0 |  0 |       0 |   0 |                     - |
| Y4 |  0 |  0 |  0 |  0 |      0 |  0 |       0 |   0 |                     - |
| Y3 |  0 |  0 |  0 |  0 |      0 |  0 |       0 |   0 |                     - |
| Y2 |  0 |  0 |  0 |  0 |      0 |  0 |     389 |   4 |                     0 |
| Y1 |  0 |  0 |  0 |  0 |  (D) 0 |  0 | (R) 113 |  21 |                     0 |
| Y0 |  0 |  0 |  0 |  0 |      0 |  0 |       0 |   0 |                     - |
+----+----+----+----+----+--------+----+---------+-----+-----------------------+


23. Device Cell Placement Summary for Global Clock g15
------------------------------------------------------

+-----------+-----------------+-------------------+-----------------------------------------------------------------------------------------------------+-------------+----------------+----------+-------------+----------+----------------+----------+-------------------------------------------------------------------------------------------+-----------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock                                                                                               | Period (ns) | Waveform (ns)  | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                                       | PR Clock Source |
+-----------+-----------------+-------------------+-----------------------------------------------------------------------------------------------------+-------------+----------------+----------+-------------+----------+----------------+----------+-------------------------------------------------------------------------------------------+-----------------+
| g15       | BUFGCE/O        | X4Y1              | level0_i/blp/blp_i/ss_cmp/inst/mdm_board_control/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O |     160.000 | {0.000 80.000} | X6Y2     |         380 |        0 |              0 |        0 | level0_i/blp/blp_i/ss_cmp/inst/mdm_board_control/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | Static          |
+-----------+-----------------+-------------------+-----------------------------------------------------------------------------------------------------+-------------+----------------+----------+-------------+----------+----------------+----------+-------------------------------------------------------------------------------------------+-----------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+----+----+----+----+----+--------+----+--------+------+-----------------------+
|    | X0 | X1 | X2 | X3 | X4     | X5 | X6     | X7   | HORIZONTAL PROG DELAY |
+----+----+----+----+----+--------+----+--------+------+-----------------------+
| Y7 |  0 |  0 |  0 |  0 |      0 |  0 |      0 |    0 |                     - |
| Y6 |  0 |  0 |  0 |  0 |      0 |  0 |      0 |    0 |                     - |
| Y5 |  0 |  0 |  0 |  0 |      0 |  0 |      0 |    0 |                     - |
| Y4 |  0 |  0 |  0 |  0 |      0 |  0 |      0 |    0 |                     - |
| Y3 |  0 |  0 |  0 |  0 |      0 |  0 |      1 |  144 |                     0 |
| Y2 |  0 |  0 |  0 |  0 |      0 |  0 | (R) 50 |  185 |                     0 |
| Y1 |  0 |  0 |  0 |  0 |  (D) 0 |  0 |      0 |    0 |                     - |
| Y0 |  0 |  0 |  0 |  0 |      0 |  0 |      0 |    0 |                     - |
+----+----+----+----+----+--------+----+--------+------+-----------------------+


24. Device Cell Placement Summary for Global Clock g16
------------------------------------------------------

+-----------+-----------------+-------------------+--------------------------------------------------------------------------------------------------------------------------------------------+-------------+----------------+-----------+-------------+----------+----------------+----------+--------------------------------------------------------------------------------------------------+-----------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock                                                                                                                                      | Period (ns) | Waveform (ns)  | Root (R)  | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                                              | PR Clock Source |
+-----------+-----------------+-------------------+--------------------------------------------------------------------------------------------------------------------------------------------+-------------+----------------+-----------+-------------+----------+----------------+----------+--------------------------------------------------------------------------------------------------+-----------------+
| g16       | BUFGCE/O        | X4Y1              | level0_i/blp/blp_i/ss_cmp/inst/jtag_fallback/inst/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK |      50.000 | {0.000 25.000} | X4Y1,X5Y1 |         291 |        0 |              1 |        0 | level0_i/blp/blp_i/ss_cmp/inst/jtag_fallback/inst/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.itck_i | Static          |
+-----------+-----------------+-------------------+--------------------------------------------------------------------------------------------------------------------------------------------+-------------+----------------+-----------+-------------+----------+----------------+----------+--------------------------------------------------------------------------------------------------+-----------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+----+----+----+----+----+-----------+-------+------+----+-----------------------+
|    | X0 | X1 | X2 | X3 | X4        | X5    | X6   | X7 | HORIZONTAL PROG DELAY |
+----+----+----+----+----+-----------+-------+------+----+-----------------------+
| Y7 |  0 |  0 |  0 |  0 |         0 |     0 |    0 |  0 |                     - |
| Y6 |  0 |  0 |  0 |  0 |         0 |     0 |    0 |  0 |                     - |
| Y5 |  0 |  0 |  0 |  0 |         0 |     0 |    0 |  0 |                     - |
| Y4 |  0 |  0 |  0 |  0 |         0 |     0 |    0 |  0 |                     - |
| Y3 |  0 |  0 |  0 |  0 |         0 |     0 |    0 |  0 |                     - |
| Y2 |  0 |  0 |  0 |  0 |         0 |     0 |    0 |  0 |                     - |
| Y1 |  0 |  0 |  0 |  0 | (R) (D) 1 | (R) 0 |  291 |  0 |                     0 |
| Y0 |  0 |  0 |  0 |  0 |         0 |     0 |    0 |  0 |                     - |
+----+----+----+----+----+-----------+-------+------+----+-----------------------+


25. Device Cell Placement Summary for Global Clock g17
------------------------------------------------------

+-----------+-----------------+-------------------+----------------------------------------------------------------------------------------+-------------+----------------+----------+-------------+----------+----------------+----------+----------------------------------------------------------------+------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock                                                                                  | Period (ns) | Waveform (ns)  | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                            | PR Clock Source  |
+-----------+-----------------+-------------------+----------------------------------------------------------------------------------------+-------------+----------------+----------+-------------+----------+----------------+----------+----------------------------------------------------------------+------------------+
| g17       | BUFGCE/O        | X4Y0              | level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q |     160.000 | {0.000 80.000} | X4Y0     |         195 |        0 |              0 |        0 | level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/bsip/inst/tck | RM: level0_i/ulp |
+-----------+-----------------+-------------------+----------------------------------------------------------------------------------------+-------------+----------------+----------+-------------+----------+----------------+----------+----------------------------------------------------------------+------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+----+----+----+----+----+-----------+------+-----+----+-----------------------+
|    | X0 | X1 | X2 | X3 | X4        | X5   | X6  | X7 | HORIZONTAL PROG DELAY |
+----+----+----+----+----+-----------+------+-----+----+-----------------------+
| Y7 |  0 |  0 |  0 |  0 |         0 |    0 |   0 |  0 |                     - |
| Y6 |  0 |  0 |  0 |  0 |         0 |    0 |   0 |  0 |                     - |
| Y5 |  0 |  0 |  0 |  0 |         0 |    0 |   0 |  0 |                     - |
| Y4 |  0 |  0 |  0 |  0 |         0 |    0 |   0 |  0 |                     - |
| Y3 |  0 |  0 |  0 |  0 |         0 |    0 |   0 |  0 |                     - |
| Y2 |  0 |  0 |  0 |  0 |         0 |    0 |   0 |  0 |                     - |
| Y1 |  0 |  0 |  0 |  0 |         0 |    0 |   0 |  0 |                     - |
| Y0 |  0 |  0 |  0 |  0 | (R) (D) 0 |  153 |  42 |  0 |                     0 |
+----+----+----+----+----+-----------+------+-----+----+-----------------------+


26. Device Cell Placement Summary for Global Clock g18
------------------------------------------------------

+-----------+-----------------+-------------------+------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------------------------------------------------------------------------------------------+------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock                        | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                                                | PR Clock Source  |
+-----------+-----------------+-------------------+------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------------------------------------------------------------------------------------------+------------------+
| g18       | BUFGCE/O        | X4Y2              | clk_kernel_01_unbuffered_net |       2.000 | {0.000 1.000} | X3Y2     |          74 |        0 |              0 |        0 | level0_i/ulp/ulp_ucs/inst/aclk_kernel_01_hierarchy/clock_throttling_aclk_kernel_01/U0/Clk_Out_Cont | RM: level0_i/ulp |
+-----------+-----------------+-------------------+------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------------------------------------------------------------------------------------------+------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+----+----+----+----+--------+--------+----+----+----+-----------------------+
|    | X0 | X1 | X2 | X3     | X4     | X5 | X6 | X7 | HORIZONTAL PROG DELAY |
+----+----+----+----+--------+--------+----+----+----+-----------------------+
| Y7 |  0 |  0 |  0 |      0 |      0 |  0 |  0 |  0 |                     - |
| Y6 |  0 |  0 |  0 |      0 |      0 |  0 |  0 |  0 |                     - |
| Y5 |  0 |  0 |  0 |      0 |      0 |  0 |  0 |  0 |                     - |
| Y4 |  0 |  0 |  0 |      0 |      0 |  0 |  0 |  0 |                     - |
| Y3 |  0 |  0 |  0 |     38 |      0 |  0 |  0 |  0 |                     0 |
| Y2 |  0 |  0 |  0 | (R) 36 |  (D) 0 |  0 |  0 |  0 |                     0 |
| Y1 |  0 |  0 |  0 |      0 |      0 |  0 |  0 |  0 |                     - |
| Y0 |  0 |  0 |  0 |      0 |      0 |  0 |  0 |  0 |                     - |
+----+----+----+----+--------+--------+----+----+----+-----------------------+


27. Device Cell Placement Summary for Global Clock g19
------------------------------------------------------

+-----------+-----------------+-------------------+------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------------------------------------------------------------------------------------------+------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock                        | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                                                | PR Clock Source  |
+-----------+-----------------+-------------------+------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------------------------------------------------------------------------------------------+------------------+
| g19       | BUFGCE/O        | X4Y2              | clk_kernel_01_unbuffered_net |       2.000 | {0.000 1.000} | X4Y2     |          54 |        0 |              0 |        0 | level0_i/ulp/ulp_ucs/inst/aclk_kernel_01_hierarchy/clock_throttling_aclk_kernel_01/U0/Clk_Int_Cont | RM: level0_i/ulp |
+-----------+-----------------+-------------------+------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------------------------------------------------------------------------------------------+------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+----+----+----+----+----+------------+----+----+----+-----------------------+
|    | X0 | X1 | X2 | X3 | X4         | X5 | X6 | X7 | HORIZONTAL PROG DELAY |
+----+----+----+----+----+------------+----+----+----+-----------------------+
| Y7 |  0 |  0 |  0 |  0 |          0 |  0 |  0 |  0 |                     - |
| Y6 |  0 |  0 |  0 |  0 |          0 |  0 |  0 |  0 |                     - |
| Y5 |  0 |  0 |  0 |  0 |          0 |  0 |  0 |  0 |                     - |
| Y4 |  0 |  0 |  0 |  0 |          0 |  0 |  0 |  0 |                     - |
| Y3 |  0 |  0 |  0 |  0 |          0 |  0 |  0 |  0 |                     - |
| Y2 |  0 |  0 |  0 |  0 | (R) (D) 54 |  0 |  0 |  0 |                     0 |
| Y1 |  0 |  0 |  0 |  0 |          0 |  0 |  0 |  0 |                     - |
| Y0 |  0 |  0 |  0 |  0 |          0 |  0 |  0 |  0 |                     - |
+----+----+----+----+----+------------+----+----+----+-----------------------+


28. Device Cell Placement Summary for Global Clock g20
------------------------------------------------------

+-----------+-----------------+-------------------+------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+-----------------------------------------------------------------------------------------------+------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock                        | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                                           | PR Clock Source  |
+-----------+-----------------+-------------------+------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+-----------------------------------------------------------------------------------------------+------------------+
| g20       | BUFGCE/O        | X4Y2              | clk_kernel_01_unbuffered_net |       2.000 | {0.000 1.000} | X3Y2     |          38 |        0 |              0 |        0 | level0_i/ulp/ulp_ucs/inst/aclk_kernel_01_hierarchy/clock_throttling_aclk_kernel_01/U0/Clk_Out | RM: level0_i/ulp |
+-----------+-----------------+-------------------+------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+-----------------------------------------------------------------------------------------------+------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+----+----+----+----+-------+--------+----+----+----+-----------------------+
|    | X0 | X1 | X2 | X3    | X4     | X5 | X6 | X7 | HORIZONTAL PROG DELAY |
+----+----+----+----+-------+--------+----+----+----+-----------------------+
| Y7 |  0 |  0 |  0 |     0 |      0 |  0 |  0 |  0 |                     - |
| Y6 |  0 |  0 |  0 |     0 |      0 |  0 |  0 |  0 |                     - |
| Y5 |  0 |  0 |  0 |     0 |      0 |  0 |  0 |  0 |                     - |
| Y4 |  0 |  0 |  0 |     0 |      0 |  0 |  0 |  0 |                     - |
| Y3 |  0 |  0 |  0 |    38 |      0 |  0 |  0 |  0 |                     0 |
| Y2 |  0 |  0 |  0 | (R) 0 |  (D) 0 |  0 |  0 |  0 |                     - |
| Y1 |  0 |  0 |  0 |     0 |      0 |  0 |  0 |  0 |                     - |
| Y0 |  0 |  0 |  0 |     0 |      0 |  0 |  0 |  0 |                     - |
+----+----+----+----+-------+--------+----+----+----+-----------------------+


29. Device Cell Placement Summary for Global Clock g21
------------------------------------------------------

+-----------+-----------------+-------------------+---------------------------------------------------------------------------------------------+-------------+----------------+-----------+-------------+----------+----------------+----------+---------------------------------------------------------------------+-----------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock                                                                                       | Period (ns) | Waveform (ns)  | Root (R)  | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                 | PR Clock Source |
+-----------+-----------------+-------------------+---------------------------------------------------------------------------------------------+-------------+----------------+-----------+-------------+----------+----------------+----------+---------------------------------------------------------------------+-----------------+
| g21       | BUFGCE/O        | X4Y1              | level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q |     160.000 | {0.000 80.000} | X4Y1,X5Y1 |          59 |        0 |              1 |        0 | level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bsip/inst/tck | Static          |
+-----------+-----------------+-------------------+---------------------------------------------------------------------------------------------+-------------+----------------+-----------+-------------+----------+----------------+----------+---------------------------------------------------------------------+-----------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+----+----+----+----+----+-----------+-------+-----+----+-----------------------+
|    | X0 | X1 | X2 | X3 | X4        | X5    | X6  | X7 | HORIZONTAL PROG DELAY |
+----+----+----+----+----+-----------+-------+-----+----+-----------------------+
| Y7 |  0 |  0 |  0 |  0 |         0 |     0 |   0 |  0 |                     - |
| Y6 |  0 |  0 |  0 |  0 |         0 |     0 |   0 |  0 |                     - |
| Y5 |  0 |  0 |  0 |  0 |         0 |     0 |   0 |  0 |                     - |
| Y4 |  0 |  0 |  0 |  0 |         0 |     0 |   0 |  0 |                     - |
| Y3 |  0 |  0 |  0 |  0 |         0 |     0 |   0 |  0 |                     - |
| Y2 |  0 |  0 |  0 |  0 |         0 |     0 |   0 |  0 |                     - |
| Y1 |  0 |  0 |  0 |  0 | (R) (D) 1 | (R) 0 |  59 |  0 |                     0 |
| Y0 |  0 |  0 |  0 |  0 |         0 |     0 |   0 |  0 |                     - |
+----+----+----+----+----+-----------+-------+-----+----+-----------------------+


30. Device Cell Placement Summary for Global Clock g22
------------------------------------------------------

+-----------+-----------------+-------------------+--------------------------------------------------------------------------------------------------------------------------------+-------------+----------------+----------+-------------+----------+----------------+----------+-------------------------------------------------------------------------------------------------------------------------+-----------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock                                                                                                                          | Period (ns) | Waveform (ns)  | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                                                                     | PR Clock Source |
+-----------+-----------------+-------------------+--------------------------------------------------------------------------------------------------------------------------------+-------------+----------------+----------+-------------+----------+----------------+----------+-------------------------------------------------------------------------------------------------------------------------+-----------------+
| g22       | BUFGCE/O        | X4Y1              | level0_i/blp/blp_i/ss_cmp/inst/mdm_board_control/U0/Use_External.Use_BSCANID.No_Dbg_Reg_Access.BUFG_UPDATE/Using_FPGA.Native/O |     100.000 | {0.000 50.000} | X6Y2     |          53 |        0 |              0 |        0 | level0_i/blp/blp_i/ss_cmp/inst/mdm_board_control/U0/Use_External.Use_BSCANID.No_Dbg_Reg_Access.BUFG_UPDATE/Dbg_Update_0 | Static          |
+-----------+-----------------+-------------------+--------------------------------------------------------------------------------------------------------------------------------+-------------+----------------+----------+-------------+----------+----------------+----------+-------------------------------------------------------------------------------------------------------------------------+-----------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+----+----+----+----+----+--------+----+-------+-----+-----------------------+
|    | X0 | X1 | X2 | X3 | X4     | X5 | X6    | X7  | HORIZONTAL PROG DELAY |
+----+----+----+----+----+--------+----+-------+-----+-----------------------+
| Y7 |  0 |  0 |  0 |  0 |      0 |  0 |     0 |   0 |                     - |
| Y6 |  0 |  0 |  0 |  0 |      0 |  0 |     0 |   0 |                     - |
| Y5 |  0 |  0 |  0 |  0 |      0 |  0 |     0 |   0 |                     - |
| Y4 |  0 |  0 |  0 |  0 |      0 |  0 |     0 |   0 |                     - |
| Y3 |  0 |  0 |  0 |  0 |      0 |  0 |     0 |  11 |                     0 |
| Y2 |  0 |  0 |  0 |  0 |      0 |  0 | (R) 2 |  40 |                     0 |
| Y1 |  0 |  0 |  0 |  0 |  (D) 0 |  0 |     0 |   0 |                     - |
| Y0 |  0 |  0 |  0 |  0 |      0 |  0 |     0 |   0 |                     - |
+----+----+----+----+----+--------+----+-------+-----+-----------------------+


31. Device Cell Placement Summary for Global Clock g23
------------------------------------------------------

+-----------+-----------------+-------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock                                                                                                                                                                                                                                                                                                                                                                                                                   | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                                                                                                                                                                                                                                                                                                                                                      | PR Clock Source |
+-----------+-----------------+-------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
| g23       | BUFG_GT/O       | X7Y0              | level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O |       8.000 | {0.000 4.000} | X7Y0     |          31 |        0 |              0 |        0 | level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/txoutclkmon | Static          |
+-----------+-----------------+-------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+----+----+----+----+----+----+----+----+------------+-----------------------+
|    | X0 | X1 | X2 | X3 | X4 | X5 | X6 | X7         | HORIZONTAL PROG DELAY |
+----+----+----+----+----+----+----+----+------------+-----------------------+
| Y7 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     - |
| Y6 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     - |
| Y5 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     - |
| Y4 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     - |
| Y3 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     - |
| Y2 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     - |
| Y1 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     - |
| Y0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 | (R) (D) 31 |                     0 |
+----+----+----+----+----+----+----+----+------------+-----------------------+


32. Device Cell Placement Summary for Global Clock g24
------------------------------------------------------

+-----------+-----------------+-------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock                                                                                                                                                                                                                                                                                                                                                                                                                    | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                                                                                                                                                                                                                                                                                                                                                       | PR Clock Source |
+-----------+-----------------+-------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
| g24       | BUFG_GT/O       | X7Y2              | level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[10].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O |       8.000 | {0.000 4.000} | X7Y2     |          31 |        0 |              0 |        0 | level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[10].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/txoutclkmon | Static          |
+-----------+-----------------+-------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+----+----+----+----+----+----+----+----+------------+-----------------------+
|    | X0 | X1 | X2 | X3 | X4 | X5 | X6 | X7         | HORIZONTAL PROG DELAY |
+----+----+----+----+----+----+----+----+------------+-----------------------+
| Y7 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     - |
| Y6 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     - |
| Y5 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     - |
| Y4 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     - |
| Y3 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     - |
| Y2 |  0 |  0 |  0 |  0 |  0 |  0 |  0 | (R) (D) 31 |                     0 |
| Y1 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     - |
| Y0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     - |
+----+----+----+----+----+----+----+----+------------+-----------------------+


33. Device Cell Placement Summary for Global Clock g25
------------------------------------------------------

+-----------+-----------------+-------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock                                                                                                                                                                                                                                                                                                                                                                                                                    | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                                                                                                                                                                                                                                                                                                                                                       | PR Clock Source |
+-----------+-----------------+-------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
| g25       | BUFG_GT/O       | X7Y2              | level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[11].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O |       8.000 | {0.000 4.000} | X7Y2     |          31 |        0 |              0 |        0 | level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[11].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/txoutclkmon | Static          |
+-----------+-----------------+-------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+----+----+----+----+----+----+----+----+-----------+-----------------------+
|    | X0 | X1 | X2 | X3 | X4 | X5 | X6 | X7        | HORIZONTAL PROG DELAY |
+----+----+----+----+----+----+----+----+-----------+-----------------------+
| Y7 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |         0 |                     - |
| Y6 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |         0 |                     - |
| Y5 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |         0 |                     - |
| Y4 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |         0 |                     - |
| Y3 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |        22 |                     0 |
| Y2 |  0 |  0 |  0 |  0 |  0 |  0 |  0 | (R) (D) 9 |                     0 |
| Y1 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |         0 |                     - |
| Y0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |         0 |                     - |
+----+----+----+----+----+----+----+----+-----------+-----------------------+


34. Device Cell Placement Summary for Global Clock g26
------------------------------------------------------

+-----------+-----------------+-------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock                                                                                                                                                                                                                                                                                                                                                                                                                    | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                                                                                                                                                                                                                                                                                                                                                       | PR Clock Source |
+-----------+-----------------+-------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
| g26       | BUFG_GT/O       | X7Y3              | level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[12].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O |       8.000 | {0.000 4.000} | X7Y3     |          31 |        0 |              0 |        0 | level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[12].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/txoutclkmon | Static          |
+-----------+-----------------+-------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+----+----+----+----+----+----+----+----+------------+-----------------------+
|    | X0 | X1 | X2 | X3 | X4 | X5 | X6 | X7         | HORIZONTAL PROG DELAY |
+----+----+----+----+----+----+----+----+------------+-----------------------+
| Y7 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     - |
| Y6 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     - |
| Y5 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     - |
| Y4 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     - |
| Y3 |  0 |  0 |  0 |  0 |  0 |  0 |  0 | (R) (D) 31 |                     0 |
| Y2 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     - |
| Y1 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     - |
| Y0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     - |
+----+----+----+----+----+----+----+----+------------+-----------------------+


35. Device Cell Placement Summary for Global Clock g27
------------------------------------------------------

+-----------+-----------------+-------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock                                                                                                                                                                                                                                                                                                                                                                                                                    | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                                                                                                                                                                                                                                                                                                                                                       | PR Clock Source |
+-----------+-----------------+-------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
| g27       | BUFG_GT/O       | X7Y3              | level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[13].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O |       8.000 | {0.000 4.000} | X7Y3     |          31 |        0 |              0 |        0 | level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[13].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/txoutclkmon | Static          |
+-----------+-----------------+-------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+----+----+----+----+----+----+----+----+------------+-----------------------+
|    | X0 | X1 | X2 | X3 | X4 | X5 | X6 | X7         | HORIZONTAL PROG DELAY |
+----+----+----+----+----+----+----+----+------------+-----------------------+
| Y7 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     - |
| Y6 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     - |
| Y5 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     - |
| Y4 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     - |
| Y3 |  0 |  0 |  0 |  0 |  0 |  0 |  0 | (R) (D) 31 |                     0 |
| Y2 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     - |
| Y1 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     - |
| Y0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     - |
+----+----+----+----+----+----+----+----+------------+-----------------------+


36. Device Cell Placement Summary for Global Clock g28
------------------------------------------------------

+-----------+-----------------+-------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock                                                                                                                                                                                                                                                                                                                                                                                                                    | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                                                                                                                                                                                                                                                                                                                                                       | PR Clock Source |
+-----------+-----------------+-------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
| g28       | BUFG_GT/O       | X7Y3              | level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[14].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O |       8.000 | {0.000 4.000} | X7Y3     |          31 |        0 |              0 |        0 | level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[14].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/txoutclkmon | Static          |
+-----------+-----------------+-------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+----+----+----+----+----+----+----+----+------------+-----------------------+
|    | X0 | X1 | X2 | X3 | X4 | X5 | X6 | X7         | HORIZONTAL PROG DELAY |
+----+----+----+----+----+----+----+----+------------+-----------------------+
| Y7 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     - |
| Y6 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     - |
| Y5 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     - |
| Y4 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     - |
| Y3 |  0 |  0 |  0 |  0 |  0 |  0 |  0 | (R) (D) 31 |                     0 |
| Y2 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     - |
| Y1 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     - |
| Y0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     - |
+----+----+----+----+----+----+----+----+------------+-----------------------+


37. Device Cell Placement Summary for Global Clock g29
------------------------------------------------------

+-----------+-----------------+-------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock                                                                                                                                                                                                                                                                                                                                                                                                                   | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                                                                                                                                                                                                                                                                                                                                                      | PR Clock Source |
+-----------+-----------------+-------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
| g29       | BUFG_GT/O       | X7Y0              | level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O |       8.000 | {0.000 4.000} | X7Y1     |          31 |        0 |              0 |        0 | level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/txoutclkmon | Static          |
+-----------+-----------------+-------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+----+----+----+----+----+----+----+----+--------+-----------------------+
|    | X0 | X1 | X2 | X3 | X4 | X5 | X6 | X7     | HORIZONTAL PROG DELAY |
+----+----+----+----+----+----+----+----+--------+-----------------------+
| Y7 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |      0 |                     - |
| Y6 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |      0 |                     - |
| Y5 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |      0 |                     - |
| Y4 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |      0 |                     - |
| Y3 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |      0 |                     - |
| Y2 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |      0 |                     - |
| Y1 |  0 |  0 |  0 |  0 |  0 |  0 |  0 | (R) 31 |                     0 |
| Y0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  (D) 0 |                     - |
+----+----+----+----+----+----+----+----+--------+-----------------------+


38. Device Cell Placement Summary for Global Clock g30
------------------------------------------------------

+-----------+-----------------+-------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock                                                                                                                                                                                                                                                                                                                                                                                                                   | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                                                                                                                                                                                                                                                                                                                                                      | PR Clock Source |
+-----------+-----------------+-------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
| g30       | BUFG_GT/O       | X7Y0              | level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O |       8.000 | {0.000 4.000} | X7Y0     |          31 |        0 |              0 |        0 | level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/txoutclkmon | Static          |
+-----------+-----------------+-------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+----+----+----+----+----+----+----+----+------------+-----------------------+
|    | X0 | X1 | X2 | X3 | X4 | X5 | X6 | X7         | HORIZONTAL PROG DELAY |
+----+----+----+----+----+----+----+----+------------+-----------------------+
| Y7 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     - |
| Y6 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     - |
| Y5 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     - |
| Y4 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     - |
| Y3 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     - |
| Y2 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     - |
| Y1 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     - |
| Y0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 | (R) (D) 31 |                     0 |
+----+----+----+----+----+----+----+----+------------+-----------------------+


39. Device Cell Placement Summary for Global Clock g31
------------------------------------------------------

+-----------+-----------------+-------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock                                                                                                                                                                                                                                                                                                                                                                                                                   | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                                                                                                                                                                                                                                                                                                                                                      | PR Clock Source |
+-----------+-----------------+-------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
| g31       | BUFG_GT/O       | X7Y0              | level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O |       8.000 | {0.000 4.000} | X7Y1     |          31 |        0 |              0 |        0 | level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/txoutclkmon | Static          |
+-----------+-----------------+-------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+----+----+----+----+----+----+----+----+--------+-----------------------+
|    | X0 | X1 | X2 | X3 | X4 | X5 | X6 | X7     | HORIZONTAL PROG DELAY |
+----+----+----+----+----+----+----+----+--------+-----------------------+
| Y7 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |      0 |                     - |
| Y6 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |      0 |                     - |
| Y5 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |      0 |                     - |
| Y4 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |      0 |                     - |
| Y3 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |      0 |                     - |
| Y2 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |      0 |                     - |
| Y1 |  0 |  0 |  0 |  0 |  0 |  0 |  0 | (R) 31 |                     0 |
| Y0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  (D) 0 |                     - |
+----+----+----+----+----+----+----+----+--------+-----------------------+


40. Device Cell Placement Summary for Global Clock g32
------------------------------------------------------

+-----------+-----------------+-------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock                                                                                                                                                                                                                                                                                                                                                                                                                   | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                                                                                                                                                                                                                                                                                                                                                      | PR Clock Source |
+-----------+-----------------+-------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
| g32       | BUFG_GT/O       | X7Y1              | level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[4].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O |       8.000 | {0.000 4.000} | X7Y1     |          31 |        0 |              0 |        0 | level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[4].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/txoutclkmon | Static          |
+-----------+-----------------+-------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+----+----+----+----+----+----+----+----+------------+-----------------------+
|    | X0 | X1 | X2 | X3 | X4 | X5 | X6 | X7         | HORIZONTAL PROG DELAY |
+----+----+----+----+----+----+----+----+------------+-----------------------+
| Y7 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     - |
| Y6 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     - |
| Y5 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     - |
| Y4 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     - |
| Y3 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     - |
| Y2 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     - |
| Y1 |  0 |  0 |  0 |  0 |  0 |  0 |  0 | (R) (D) 31 |                     0 |
| Y0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     - |
+----+----+----+----+----+----+----+----+------------+-----------------------+


41. Device Cell Placement Summary for Global Clock g33
------------------------------------------------------

+-----------+-----------------+-------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock                                                                                                                                                                                                                                                                                                                                                                                                                   | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                                                                                                                                                                                                                                                                                                                                                      | PR Clock Source |
+-----------+-----------------+-------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
| g33       | BUFG_GT/O       | X7Y1              | level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[5].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O |       8.000 | {0.000 4.000} | X7Y1     |          31 |        0 |              0 |        0 | level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[5].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/txoutclkmon | Static          |
+-----------+-----------------+-------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+----+----+----+----+----+----+----+----+------------+-----------------------+
|    | X0 | X1 | X2 | X3 | X4 | X5 | X6 | X7         | HORIZONTAL PROG DELAY |
+----+----+----+----+----+----+----+----+------------+-----------------------+
| Y7 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     - |
| Y6 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     - |
| Y5 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     - |
| Y4 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     - |
| Y3 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     - |
| Y2 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     - |
| Y1 |  0 |  0 |  0 |  0 |  0 |  0 |  0 | (R) (D) 31 |                     0 |
| Y0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     - |
+----+----+----+----+----+----+----+----+------------+-----------------------+


42. Device Cell Placement Summary for Global Clock g34
------------------------------------------------------

+-----------+-----------------+-------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock                                                                                                                                                                                                                                                                                                                                                                                                                   | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                                                                                                                                                                                                                                                                                                                                                      | PR Clock Source |
+-----------+-----------------+-------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
| g34       | BUFG_GT/O       | X7Y1              | level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[6].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O |       8.000 | {0.000 4.000} | X7Y1     |          31 |        0 |              0 |        0 | level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[6].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/txoutclkmon | Static          |
+-----------+-----------------+-------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+----+----+----+----+----+----+----+----+------------+-----------------------+
|    | X0 | X1 | X2 | X3 | X4 | X5 | X6 | X7         | HORIZONTAL PROG DELAY |
+----+----+----+----+----+----+----+----+------------+-----------------------+
| Y7 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     - |
| Y6 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     - |
| Y5 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     - |
| Y4 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     - |
| Y3 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     - |
| Y2 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     - |
| Y1 |  0 |  0 |  0 |  0 |  0 |  0 |  0 | (R) (D) 31 |                     0 |
| Y0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     - |
+----+----+----+----+----+----+----+----+------------+-----------------------+


43. Device Cell Placement Summary for Global Clock g35
------------------------------------------------------

+-----------+-----------------+-------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock                                                                                                                                                                                                                                                                                                                                                                                                                   | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                                                                                                                                                                                                                                                                                                                                                      | PR Clock Source |
+-----------+-----------------+-------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
| g35       | BUFG_GT/O       | X7Y1              | level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[7].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O |       8.000 | {0.000 4.000} | X7Y1     |          31 |        0 |              0 |        0 | level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[7].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/txoutclkmon | Static          |
+-----------+-----------------+-------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+----+----+----+----+----+----+----+----+------------+-----------------------+
|    | X0 | X1 | X2 | X3 | X4 | X5 | X6 | X7         | HORIZONTAL PROG DELAY |
+----+----+----+----+----+----+----+----+------------+-----------------------+
| Y7 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     - |
| Y6 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     - |
| Y5 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     - |
| Y4 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     - |
| Y3 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     - |
| Y2 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     - |
| Y1 |  0 |  0 |  0 |  0 |  0 |  0 |  0 | (R) (D) 31 |                     0 |
| Y0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     - |
+----+----+----+----+----+----+----+----+------------+-----------------------+


44. Device Cell Placement Summary for Global Clock g36
------------------------------------------------------

+-----------+-----------------+-------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock                                                                                                                                                                                                                                                                                                                                                                                                                   | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                                                                                                                                                                                                                                                                                                                                                      | PR Clock Source |
+-----------+-----------------+-------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
| g36       | BUFG_GT/O       | X7Y2              | level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[8].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O |       8.000 | {0.000 4.000} | X7Y2     |          31 |        0 |              0 |        0 | level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[8].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/txoutclkmon | Static          |
+-----------+-----------------+-------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+----+----+----+----+----+----+----+----+------------+-----------------------+
|    | X0 | X1 | X2 | X3 | X4 | X5 | X6 | X7         | HORIZONTAL PROG DELAY |
+----+----+----+----+----+----+----+----+------------+-----------------------+
| Y7 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     - |
| Y6 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     - |
| Y5 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     - |
| Y4 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     - |
| Y3 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     - |
| Y2 |  0 |  0 |  0 |  0 |  0 |  0 |  0 | (R) (D) 31 |                     0 |
| Y1 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     - |
| Y0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     - |
+----+----+----+----+----+----+----+----+------------+-----------------------+


45. Device Cell Placement Summary for Global Clock g37
------------------------------------------------------

+-----------+-----------------+-------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock                                                                                                                                                                                                                                                                                                                                                                                                                   | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                                                                                                                                                                                                                                                                                                                                                      | PR Clock Source |
+-----------+-----------------+-------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
| g37       | BUFG_GT/O       | X7Y2              | level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[9].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O |       8.000 | {0.000 4.000} | X7Y2     |          31 |        0 |              0 |        0 | level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[9].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/txoutclkmon | Static          |
+-----------+-----------------+-------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+----+----+----+----+----+----+----+----+------------+-----------------------+
|    | X0 | X1 | X2 | X3 | X4 | X5 | X6 | X7         | HORIZONTAL PROG DELAY |
+----+----+----+----+----+----+----+----+------------+-----------------------+
| Y7 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     - |
| Y6 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     - |
| Y5 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     - |
| Y4 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     - |
| Y3 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     - |
| Y2 |  0 |  0 |  0 |  0 |  0 |  0 |  0 | (R) (D) 31 |                     0 |
| Y1 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     - |
| Y0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     - |
+----+----+----+----+----+----+----+----+------------+-----------------------+


46. Clock Region Cell Placement per Global Clock: Region X0Y0
-------------------------------------------------------------

+-----------+-------+-----------------+-------------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint        | Clock Loads | Non-Clock Loads | FF   | Memory LUTs | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                                    |
+-----------+-------+-----------------+-------------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------------------------------------------------------------+
| g0        | 10    | BUFGCE/O        | PBlock            |        1803 |               0 | 1783 |          19 |    1 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/ulp/ulp_ucs/inst/aclk_kernel_00_hierarchy/clock_throttling_aclk_kernel_00/U0/Clk_Out                          |
| g3+       | 18    | BUFG_GT/O       | BUFG_GT_X1Y90*    |           0 |               0 |    0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK |
| g9+       | 20    | BUFGCE/O        | BUFGCE_X0Y44*     |           0 |               0 |    0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_out2                                                      |
| g11       | 6     | BUFGCE/O        | PBlock            |        3520 |               0 | 3463 |          57 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/ulp/ulp_ucs/inst/aclk_hbm_hierarchy/clkwiz_hbm/inst/CLK_CORE_DRP_I/clk_inst/clk_out1                          |
| g12+      | 1     | BUFGCE_DIV/O    | BUFGCE_DIV_X0Y16* |           0 |               0 |    0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/blp/blp_i/freerun_clk/bufg_div/U0/BUFGCE_O[0]                                                                 |
+-----------+-------+-----------------+-------------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count). Internal cell leaf pins are not counted
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Constraint column, symbol '*' indicates multiple constraint types applied to the clock driver. Please check for potential conflicts.
***** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


47. Clock Region Cell Placement per Global Clock: Region X1Y0
-------------------------------------------------------------

+-----------+-------+-----------------+-------------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint        | Clock Loads | Non-Clock Loads | FF   | Memory LUTs | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                                    |
+-----------+-------+-----------------+-------------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------------------------------------------------------------+
| g0        | 10    | BUFGCE/O        | PBlock            |        6318 |               0 | 5143 |        1158 |   17 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/ulp/ulp_ucs/inst/aclk_kernel_00_hierarchy/clock_throttling_aclk_kernel_00/U0/Clk_Out                          |
| g3+       | 18    | BUFG_GT/O       | BUFG_GT_X1Y90*    |           0 |               0 |    0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK |
| g9+       | 20    | BUFGCE/O        | BUFGCE_X0Y44*     |           0 |               0 |    0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_out2                                                      |
| g11       | 6     | BUFGCE/O        | PBlock            |        1655 |               0 | 1635 |          20 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/ulp/ulp_ucs/inst/aclk_hbm_hierarchy/clkwiz_hbm/inst/CLK_CORE_DRP_I/clk_inst/clk_out1                          |
| g12+      | 1     | BUFGCE_DIV/O    | BUFGCE_DIV_X0Y16* |           0 |               0 |    0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/blp/blp_i/freerun_clk/bufg_div/U0/BUFGCE_O[0]                                                                 |
+-----------+-------+-----------------+-------------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count). Internal cell leaf pins are not counted
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Constraint column, symbol '*' indicates multiple constraint types applied to the clock driver. Please check for potential conflicts.
***** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


48. Clock Region Cell Placement per Global Clock: Region X2Y0
-------------------------------------------------------------

+-----------+-------+-----------------+-------------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint        | Clock Loads | Non-Clock Loads | FF   | Memory LUTs | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                                    |
+-----------+-------+-----------------+-------------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------------------------------------------------------------+
| g0        | 10    | BUFGCE/O        | PBlock            |         753 |               0 |  601 |         133 |   19 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/ulp/ulp_ucs/inst/aclk_kernel_00_hierarchy/clock_throttling_aclk_kernel_00/U0/Clk_Out                          |
| g3        | 18    | BUFG_GT/O       | BUFG_GT_X1Y90*    |         509 |               0 |  467 |          42 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK |
| g9+       | 20    | BUFGCE/O        | BUFGCE_X0Y44*     |           0 |               0 |    0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_out2                                                      |
| g11       | 6     | BUFGCE/O        | PBlock            |        1597 |               0 | 1539 |          58 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/ulp/ulp_ucs/inst/aclk_hbm_hierarchy/clkwiz_hbm/inst/CLK_CORE_DRP_I/clk_inst/clk_out1                          |
| g12+      | 1     | BUFGCE_DIV/O    | BUFGCE_DIV_X0Y16* |           0 |               0 |    0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/blp/blp_i/freerun_clk/bufg_div/U0/BUFGCE_O[0]                                                                 |
+-----------+-------+-----------------+-------------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count). Internal cell leaf pins are not counted
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Constraint column, symbol '*' indicates multiple constraint types applied to the clock driver. Please check for potential conflicts.
***** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


49. Clock Region Cell Placement per Global Clock: Region X3Y0
-------------------------------------------------------------

+-----------+-------+-----------------+-------------------+-------------+-----------------+-----+-------------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint        | Clock Loads | Non-Clock Loads | FF  | Memory LUTs | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                                    |
+-----------+-------+-----------------+-------------------+-------------+-----------------+-----+-------------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------------------------------------------------------------+
| g0        | 10    | BUFGCE/O        | PBlock            |         764 |               0 | 752 |           0 |   12 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/ulp/ulp_ucs/inst/aclk_kernel_00_hierarchy/clock_throttling_aclk_kernel_00/U0/Clk_Out                          |
| g3+       | 18    | BUFG_GT/O       | BUFG_GT_X1Y90*    |           0 |               0 |   0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK |
| g9        | 20    | BUFGCE/O        | BUFGCE_X0Y44*     |         428 |               0 | 428 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_out2                                                      |
| g11+      | 6     | BUFGCE/O        | PBlock            |           0 |               0 |   0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/ulp/ulp_ucs/inst/aclk_hbm_hierarchy/clkwiz_hbm/inst/CLK_CORE_DRP_I/clk_inst/clk_out1                          |
| g12+      | 1     | BUFGCE_DIV/O    | BUFGCE_DIV_X0Y16* |           0 |               0 |   0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/blp/blp_i/freerun_clk/bufg_div/U0/BUFGCE_O[0]                                                                 |
+-----------+-------+-----------------+-------------------+-------------+-----------------+-----+-------------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count). Internal cell leaf pins are not counted
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Constraint column, symbol '*' indicates multiple constraint types applied to the clock driver. Please check for potential conflicts.
***** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


50. Clock Region Cell Placement per Global Clock: Region X4Y0
-------------------------------------------------------------

+-----------+-------+-----------------+-------------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint        | Clock Loads | Non-Clock Loads | FF   | Memory LUTs | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                                    |
+-----------+-------+-----------------+-------------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------------------------------------------------------------+
| g0        | 10    | BUFGCE/O        | PBlock            |        4862 |               0 | 4849 |           0 |   13 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/ulp/ulp_ucs/inst/aclk_kernel_00_hierarchy/clock_throttling_aclk_kernel_00/U0/Clk_Out                          |
| g3+       | 18    | BUFG_GT/O       | BUFG_GT_X1Y90*    |           0 |               0 |    0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK |
| g9        | 20    | BUFGCE/O        | BUFGCE_X0Y44*     |           1 |               0 |    0 |           0 |    0 |    0 |   0 |  0 |    1 |   0 |       0 | level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_out2                                                      |
| g11+      | 6     | BUFGCE/O        | PBlock            |           0 |               0 |    0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/ulp/ulp_ucs/inst/aclk_hbm_hierarchy/clkwiz_hbm/inst/CLK_CORE_DRP_I/clk_inst/clk_out1                          |
| g12       | 1     | BUFGCE_DIV/O    | BUFGCE_DIV_X0Y16* |           0 |               1 |    0 |           0 |    0 |    0 |   0 |  0 |    1 |   0 |       0 | level0_i/blp/blp_i/freerun_clk/bufg_div/U0/BUFGCE_O[0]                                                                 |
| g17+      | 2     | BUFGCE/O        | PBlock            |           0 |               0 |    0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/bsip/inst/tck                                                         |
+-----------+-------+-----------------+-------------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count). Internal cell leaf pins are not counted
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Constraint column, symbol '*' indicates multiple constraint types applied to the clock driver. Please check for potential conflicts.
***** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


51. Clock Region Cell Placement per Global Clock: Region X5Y0
-------------------------------------------------------------

+-----------+-------+-----------------+-------------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint        | Clock Loads | Non-Clock Loads | FF   | Memory LUTs | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                                    |
+-----------+-------+-----------------+-------------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------------------------------------------------------------+
| g0        | 10    | BUFGCE/O        | PBlock            |        3334 |               0 | 3327 |           2 |    5 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/ulp/ulp_ucs/inst/aclk_kernel_00_hierarchy/clock_throttling_aclk_kernel_00/U0/Clk_Out                          |
| g3+       | 18    | BUFG_GT/O       | BUFG_GT_X1Y90*    |           0 |               0 |    0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK |
| g9+       | 20    | BUFGCE/O        | BUFGCE_X0Y44*     |           0 |               0 |    0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_out2                                                      |
| g12+      | 1     | BUFGCE_DIV/O    | BUFGCE_DIV_X0Y16* |           0 |               0 |    0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/blp/blp_i/freerun_clk/bufg_div/U0/BUFGCE_O[0]                                                                 |
| g17       | 2     | BUFGCE/O        | PBlock            |         153 |               0 |  153 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/bsip/inst/tck                                                         |
+-----------+-------+-----------------+-------------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count). Internal cell leaf pins are not counted
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Constraint column, symbol '*' indicates multiple constraint types applied to the clock driver. Please check for potential conflicts.
***** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


52. Clock Region Cell Placement per Global Clock: Region X6Y0
-------------------------------------------------------------

+-----------+-------+-----------------+-------------------+-------------+-----------------+----+-------------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint        | Clock Loads | Non-Clock Loads | FF | Memory LUTs | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                                    |
+-----------+-------+-----------------+-------------------+-------------+-----------------+----+-------------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------------------------------------------------------------+
| g0        | 10    | BUFGCE/O        | PBlock            |          27 |               0 | 27 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/ulp/ulp_ucs/inst/aclk_kernel_00_hierarchy/clock_throttling_aclk_kernel_00/U0/Clk_Out                          |
| g3+       | 18    | BUFG_GT/O       | BUFG_GT_X1Y90*    |           0 |               0 |  0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK |
| g9+       | 20    | BUFGCE/O        | BUFGCE_X0Y44*     |           0 |               0 |  0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_out2                                                      |
| g10+      | 13    | BUFG_GT/O       | BUFG_GT_X1Y37*    |           0 |               0 |  0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bufg_gt_sysclk_n_0                                                            |
| g12+      | 1     | BUFGCE_DIV/O    | BUFGCE_DIV_X0Y16* |           0 |               0 |  0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/blp/blp_i/freerun_clk/bufg_div/U0/BUFGCE_O[0]                                                                 |
| g17       | 2     | BUFGCE/O        | PBlock            |          41 |               1 | 41 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/bsip/inst/tck                                                         |
+-----------+-------+-----------------+-------------------+-------------+-----------------+----+-------------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count). Internal cell leaf pins are not counted
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Constraint column, symbol '*' indicates multiple constraint types applied to the clock driver. Please check for potential conflicts.
***** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


53. Clock Region Cell Placement per Global Clock: Region X7Y0
-------------------------------------------------------------

+-----------+-------+-----------------+-------------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint        | Clock Loads | Non-Clock Loads | FF   | Memory LUTs | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                                                                                                                                                                                                                                                                                                                      |
+-----------+-------+-----------------+-------------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| g3        | 18    | BUFG_GT/O       | BUFG_GT_X1Y90*    |        1654 |               0 | 1573 |          80 |    0 |    0 |   0 |  0 |    0 |   0 |       1 | level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                   |
| g9+       | 20    | BUFGCE/O        | BUFGCE_X0Y44*     |           0 |               0 |    0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_out2                                                                                                                                                                                                                                                                                                                                        |
| g10       | 13    | BUFG_GT/O       | BUFG_GT_X1Y37*    |        1153 |               0 | 1144 |           4 |    0 |    0 |   0 |  4 |    0 |   0 |       0 | level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                              |
| g4        | 19    | BUFG_GT/O       | BUFG_GT_X1Y91*    |        3570 |               0 | 3372 |         185 |   12 |    0 |   0 |  0 |    0 |   0 |       1 | level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_CORECLK                                                                                                                                                                                                                                                                                   |
| g5        | 21    | BUFG_GT/O       | BUFG_GT_X1Y93*    |        2549 |               0 | 2544 |           0 |    0 |    0 |   0 |  4 |    0 |   0 |       1 | level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_PCLK2_GT                                                                                                                                                                                                                                                                                  |
| g12+      | 1     | BUFGCE_DIV/O    | BUFGCE_DIV_X0Y16* |           0 |               0 |    0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/blp/blp_i/freerun_clk/bufg_div/U0/BUFGCE_O[0]                                                                                                                                                                                                                                                                                                                                                   |
| g23       | 16    | BUFG_GT/O       | BUFG_GT_X1Y16*    |          31 |               0 |   31 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/txoutclkmon |
| g29+      | 11    | BUFG_GT/O       | BUFG_GT_X1Y11*    |           0 |               0 |    0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/txoutclkmon |
| g30       | 15    | BUFG_GT/O       | BUFG_GT_X1Y15*    |          31 |               0 |   31 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/txoutclkmon |
| g31+      | 17    | BUFG_GT/O       | BUFG_GT_X1Y17*    |           0 |               0 |    0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/txoutclkmon |
| g8        | 22    | BUFG_GT/O       | BUFG_GT_X1Y94*    |           1 |               0 |    0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       1 | level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/mcap_clk                                                                                                                                                                                                                                                                                      |
+-----------+-------+-----------------+-------------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count). Internal cell leaf pins are not counted
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Constraint column, symbol '*' indicates multiple constraint types applied to the clock driver. Please check for potential conflicts.
***** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


54. Clock Region Cell Placement per Global Clock: Region X0Y1
-------------------------------------------------------------

+-----------+-------+-----------------+-------------------+-------------+-----------------+-----+-------------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint        | Clock Loads | Non-Clock Loads | FF  | Memory LUTs | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                                    |
+-----------+-------+-----------------+-------------------+-------------+-----------------+-----+-------------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------------------------------------------------------------+
| g0        | 10    | BUFGCE/O        | PBlock            |         754 |               0 | 734 |           0 |    1 |    0 |  19 |  0 |    0 |   0 |       0 | level0_i/ulp/ulp_ucs/inst/aclk_kernel_00_hierarchy/clock_throttling_aclk_kernel_00/U0/Clk_Out                          |
| g3+       | 18    | BUFG_GT/O       | BUFG_GT_X1Y90*    |           0 |               0 |   0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK |
| g9+       | 20    | BUFGCE/O        | BUFGCE_X0Y44*     |           0 |               0 |   0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_out2                                                      |
| g12+      | 1     | BUFGCE_DIV/O    | BUFGCE_DIV_X0Y16* |           0 |               0 |   0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/blp/blp_i/freerun_clk/bufg_div/U0/BUFGCE_O[0]                                                                 |
+-----------+-------+-----------------+-------------------+-------------+-----------------+-----+-------------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count). Internal cell leaf pins are not counted
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Constraint column, symbol '*' indicates multiple constraint types applied to the clock driver. Please check for potential conflicts.
***** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


55. Clock Region Cell Placement per Global Clock: Region X1Y1
-------------------------------------------------------------

+-----------+-------+-----------------+-------------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint        | Clock Loads | Non-Clock Loads | FF   | Memory LUTs | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                                    |
+-----------+-------+-----------------+-------------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------------------------------------------------------------+
| g0        | 10    | BUFGCE/O        | PBlock            |        2476 |               0 | 2258 |         188 |   24 |    0 |   6 |  0 |    0 |   0 |       0 | level0_i/ulp/ulp_ucs/inst/aclk_kernel_00_hierarchy/clock_throttling_aclk_kernel_00/U0/Clk_Out                          |
| g3+       | 18    | BUFG_GT/O       | BUFG_GT_X1Y90*    |           0 |               0 |    0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK |
| g9+       | 20    | BUFGCE/O        | BUFGCE_X0Y44*     |           0 |               0 |    0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_out2                                                      |
| g11+      | 6     | BUFGCE/O        | PBlock            |           0 |               0 |    0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/ulp/ulp_ucs/inst/aclk_hbm_hierarchy/clkwiz_hbm/inst/CLK_CORE_DRP_I/clk_inst/clk_out1                          |
| g12+      | 1     | BUFGCE_DIV/O    | BUFGCE_DIV_X0Y16* |           0 |               0 |    0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/blp/blp_i/freerun_clk/bufg_div/U0/BUFGCE_O[0]                                                                 |
+-----------+-------+-----------------+-------------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count). Internal cell leaf pins are not counted
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Constraint column, symbol '*' indicates multiple constraint types applied to the clock driver. Please check for potential conflicts.
***** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


56. Clock Region Cell Placement per Global Clock: Region X2Y1
-------------------------------------------------------------

+-----------+-------+-----------------+-------------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint        | Clock Loads | Non-Clock Loads | FF   | Memory LUTs | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                                    |
+-----------+-------+-----------------+-------------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------------------------------------------------------------+
| g0        | 10    | BUFGCE/O        | PBlock            |        9160 |               0 | 8439 |         660 |   36 |    0 |  25 |  0 |    0 |   0 |       0 | level0_i/ulp/ulp_ucs/inst/aclk_kernel_00_hierarchy/clock_throttling_aclk_kernel_00/U0/Clk_Out                          |
| g3        | 18    | BUFG_GT/O       | BUFG_GT_X1Y90*    |         237 |               0 |  232 |           5 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK |
| g9+       | 20    | BUFGCE/O        | BUFGCE_X0Y44*     |           0 |               0 |    0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_out2                                                      |
| g11       | 6     | BUFGCE/O        | PBlock            |         144 |               0 |  144 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/ulp/ulp_ucs/inst/aclk_hbm_hierarchy/clkwiz_hbm/inst/CLK_CORE_DRP_I/clk_inst/clk_out1                          |
| g12+      | 1     | BUFGCE_DIV/O    | BUFGCE_DIV_X0Y16* |           0 |               0 |    0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/blp/blp_i/freerun_clk/bufg_div/U0/BUFGCE_O[0]                                                                 |
+-----------+-------+-----------------+-------------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count). Internal cell leaf pins are not counted
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Constraint column, symbol '*' indicates multiple constraint types applied to the clock driver. Please check for potential conflicts.
***** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


57. Clock Region Cell Placement per Global Clock: Region X3Y1
-------------------------------------------------------------

+-----------+-------+-----------------+-------------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint        | Clock Loads | Non-Clock Loads | FF   | Memory LUTs | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                                    |
+-----------+-------+-----------------+-------------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------------------------------------------------------------+
| g0        | 10    | BUFGCE/O        | PBlock            |        9146 |               0 | 6400 |        2722 |   12 |    0 |  12 |  0 |    0 |   0 |       0 | level0_i/ulp/ulp_ucs/inst/aclk_kernel_00_hierarchy/clock_throttling_aclk_kernel_00/U0/Clk_Out                          |
| g3        | 18    | BUFG_GT/O       | BUFG_GT_X1Y90*    |         903 |               0 |  898 |           5 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK |
| g9        | 20    | BUFGCE/O        | BUFGCE_X0Y44*     |          66 |               0 |   65 |           1 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_out2                                                      |
| g11       | 6     | BUFGCE/O        | PBlock            |          11 |               0 |   11 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/ulp/ulp_ucs/inst/aclk_hbm_hierarchy/clkwiz_hbm/inst/CLK_CORE_DRP_I/clk_inst/clk_out1                          |
| g12+      | 1     | BUFGCE_DIV/O    | BUFGCE_DIV_X0Y16* |           0 |               0 |    0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/blp/blp_i/freerun_clk/bufg_div/U0/BUFGCE_O[0]                                                                 |
| g1+       | 3     | BUFGCE/O        | PBlock            |           0 |               0 |    0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/ulp/ulp_ucs/inst/aclk_kernel_00_hierarchy/clock_throttling_aclk_kernel_00/U0/Clk_Out_Cont                     |
+-----------+-------+-----------------+-------------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count). Internal cell leaf pins are not counted
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Constraint column, symbol '*' indicates multiple constraint types applied to the clock driver. Please check for potential conflicts.
***** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


58. Clock Region Cell Placement per Global Clock: Region X4Y1
-------------------------------------------------------------

+-----------+-------+-----------------+-------------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+-------------------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint        | Clock Loads | Non-Clock Loads | FF   | Memory LUTs | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                                     |
+-----------+-------+-----------------+-------------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+-------------------------------------------------------------------------------------------------------------------------+
| g0        | 10    | BUFGCE/O        | PBlock            |        8683 |               0 | 7287 |        1352 |   24 |    0 |  20 |  0 |    0 |   0 |       0 | level0_i/ulp/ulp_ucs/inst/aclk_kernel_00_hierarchy/clock_throttling_aclk_kernel_00/U0/Clk_Out                           |
| g3        | 18    | BUFG_GT/O       | BUFG_GT_X1Y90*    |           0 |               1 |    0 |           0 |    0 |    0 |   0 |  0 |    0 |   1 |       0 | level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK  |
| g9+       | 20    | BUFGCE/O        | BUFGCE_X0Y44*     |           0 |               0 |    0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_out2                                                       |
| g12+      | 1     | BUFGCE_DIV/O    | BUFGCE_DIV_X0Y16* |           0 |               0 |    0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/blp/blp_i/freerun_clk/bufg_div/U0/BUFGCE_O[0]                                                                  |
| g13+      | 9     | BUFGCTRL/O      | BUFGCTRL_X0Y8*    |           0 |               0 |    0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bs_mux/inst/tck                                                   |
| g14+      | 2     | BUFGCE/O        | BUFGCE_X0Y26*     |           0 |               0 |    0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_out1                                                       |
| g15+      | 4     | BUFGCE/O        | BUFGCE_X0Y28*     |           0 |               0 |    0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/blp/blp_i/ss_cmp/inst/mdm_board_control/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0                               |
| g16       | 8     | BUFGCE/O        | BUFGCE_X0Y32*     |           1 |               0 |    0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/blp/blp_i/ss_cmp/inst/jtag_fallback/inst/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.itck_i                        |
| g21       | 7     | BUFGCE/O        | BUFGCE_X0Y31*     |           1 |               0 |    0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bsip/inst/tck                                                     |
| g22+      | 5     | BUFGCE/O        | BUFGCE_X0Y29*     |           0 |               0 |    0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/blp/blp_i/ss_cmp/inst/mdm_board_control/U0/Use_External.Use_BSCANID.No_Dbg_Reg_Access.BUFG_UPDATE/Dbg_Update_0 |
+-----------+-------+-----------------+-------------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+-------------------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count). Internal cell leaf pins are not counted
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Constraint column, symbol '*' indicates multiple constraint types applied to the clock driver. Please check for potential conflicts.
***** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


59. Clock Region Cell Placement per Global Clock: Region X5Y1
-------------------------------------------------------------

+-----------+-------+-----------------+-------------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+-------------------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint        | Clock Loads | Non-Clock Loads | FF   | Memory LUTs | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                                     |
+-----------+-------+-----------------+-------------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+-------------------------------------------------------------------------------------------------------------------------+
| g0        | 10    | BUFGCE/O        | PBlock            |        7920 |               0 | 7557 |         350 |   13 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/ulp/ulp_ucs/inst/aclk_kernel_00_hierarchy/clock_throttling_aclk_kernel_00/U0/Clk_Out                           |
| g3+       | 18    | BUFG_GT/O       | BUFG_GT_X1Y90*    |           0 |               0 |    0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK  |
| g9        | 20    | BUFGCE/O        | BUFGCE_X0Y44*     |         124 |               0 |  124 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_out2                                                       |
| g12+      | 1     | BUFGCE_DIV/O    | BUFGCE_DIV_X0Y16* |           0 |               0 |    0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/blp/blp_i/freerun_clk/bufg_div/U0/BUFGCE_O[0]                                                                  |
| g13+      | 9     | BUFGCTRL/O      | BUFGCTRL_X0Y8*    |           0 |               0 |    0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bs_mux/inst/tck                                                   |
| g14+      | 2     | BUFGCE/O        | BUFGCE_X0Y26*     |           0 |               0 |    0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_out1                                                       |
| g15+      | 4     | BUFGCE/O        | BUFGCE_X0Y28*     |           0 |               0 |    0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/blp/blp_i/ss_cmp/inst/mdm_board_control/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0                               |
| g16+      | 8     | BUFGCE/O        | BUFGCE_X0Y32*     |           0 |               0 |    0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/blp/blp_i/ss_cmp/inst/jtag_fallback/inst/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.itck_i                        |
| g21+      | 7     | BUFGCE/O        | BUFGCE_X0Y31*     |           0 |               0 |    0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bsip/inst/tck                                                     |
| g22+      | 5     | BUFGCE/O        | BUFGCE_X0Y29*     |           0 |               0 |    0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/blp/blp_i/ss_cmp/inst/mdm_board_control/U0/Use_External.Use_BSCANID.No_Dbg_Reg_Access.BUFG_UPDATE/Dbg_Update_0 |
+-----------+-------+-----------------+-------------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+-------------------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count). Internal cell leaf pins are not counted
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Constraint column, symbol '*' indicates multiple constraint types applied to the clock driver. Please check for potential conflicts.
***** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


60. Clock Region Cell Placement per Global Clock: Region X6Y1
-------------------------------------------------------------

+-----------+-------+-----------------+----------------+-------------+-----------------+-------+-------------+------+------+-----+----+------+-----+---------+-------------------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint     | Clock Loads | Non-Clock Loads | FF    | Memory LUTs | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                                     |
+-----------+-------+-----------------+----------------+-------------+-----------------+-------+-------------+------+------+-----+----+------+-----+---------+-------------------------------------------------------------------------------------------------------------------------+
| g3        | 18    | BUFG_GT/O       | BUFG_GT_X1Y90* |       13356 |               0 | 12882 |         467 |    7 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK  |
| g9        | 20    | BUFGCE/O        | BUFGCE_X0Y44*  |        1014 |               0 |  1003 |           9 |    2 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_out2                                                       |
| g10       | 13    | BUFG_GT/O       | BUFG_GT_X1Y37* |         513 |               0 |   513 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bufg_gt_sysclk_n_0                                                             |
| g4        | 19    | BUFG_GT/O       | BUFG_GT_X1Y91* |         655 |               0 |   542 |         112 |    1 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_CORECLK  |
| g5        | 21    | BUFG_GT/O       | BUFG_GT_X1Y93* |         150 |               0 |    14 |         136 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_PCLK2_GT |
| g13       | 9     | BUFGCTRL/O      | BUFGCTRL_X0Y8* |         319 |               0 |   319 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bs_mux/inst/tck                                                   |
| g14       | 2     | BUFGCE/O        | BUFGCE_X0Y26*  |         113 |               0 |   113 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_out1                                                       |
| g15+      | 4     | BUFGCE/O        | BUFGCE_X0Y28*  |           0 |               0 |     0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/blp/blp_i/ss_cmp/inst/mdm_board_control/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0                               |
| g16       | 8     | BUFGCE/O        | BUFGCE_X0Y32*  |         291 |               0 |   291 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/blp/blp_i/ss_cmp/inst/jtag_fallback/inst/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.itck_i                        |
| g21       | 7     | BUFGCE/O        | BUFGCE_X0Y31*  |          58 |               1 |    58 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bsip/inst/tck                                                     |
| g22+      | 5     | BUFGCE/O        | BUFGCE_X0Y29*  |           0 |               0 |     0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/blp/blp_i/ss_cmp/inst/mdm_board_control/U0/Use_External.Use_BSCANID.No_Dbg_Reg_Access.BUFG_UPDATE/Dbg_Update_0 |
+-----------+-------+-----------------+----------------+-------------+-----------------+-------+-------------+------+------+-----+----+------+-----+---------+-------------------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count). Internal cell leaf pins are not counted
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Constraint column, symbol '*' indicates multiple constraint types applied to the clock driver. Please check for potential conflicts.
***** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


61. Clock Region Cell Placement per Global Clock: Region X7Y1
-------------------------------------------------------------

+-----------+-------+-----------------+----------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint     | Clock Loads | Non-Clock Loads | FF   | Memory LUTs | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                                                                                                                                                                                                                                                                                                                      |
+-----------+-------+-----------------+----------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| g3        | 18    | BUFG_GT/O       | BUFG_GT_X1Y90* |        6154 |               0 | 5372 |         779 |    3 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                   |
| g9        | 20    | BUFGCE/O        | BUFGCE_X0Y44*  |         864 |               0 |  852 |           8 |    4 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_out2                                                                                                                                                                                                                                                                                                                                        |
| g10       | 13    | BUFG_GT/O       | BUFG_GT_X1Y37* |        3471 |               0 | 3432 |          31 |    3 |    0 |   0 |  4 |    0 |   0 |       0 | level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                              |
| g4        | 19    | BUFG_GT/O       | BUFG_GT_X1Y91* |        1802 |               0 | 1515 |         278 |    9 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_CORECLK                                                                                                                                                                                                                                                                                   |
| g5        | 21    | BUFG_GT/O       | BUFG_GT_X1Y93* |        1549 |               0 | 1425 |         120 |    0 |    0 |   0 |  4 |    0 |   0 |       0 | level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_PCLK2_GT                                                                                                                                                                                                                                                                                  |
| g13       | 9     | BUFGCTRL/O      | BUFGCTRL_X0Y8* |         248 |               0 |  248 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bs_mux/inst/tck                                                                                                                                                                                                                                                                                                                                    |
| g14       | 2     | BUFGCE/O        | BUFGCE_X0Y26*  |          21 |               0 |   20 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_out1                                                                                                                                                                                                                                                                                                                                        |
| g29       | 11    | BUFG_GT/O       | BUFG_GT_X1Y11* |          31 |               0 |   31 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/txoutclkmon |
| g31       | 17    | BUFG_GT/O       | BUFG_GT_X1Y17* |          31 |               0 |   31 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/txoutclkmon |
| g32       | 6     | BUFG_GT/O       | BUFG_GT_X1Y30* |          31 |               0 |   31 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[4].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/txoutclkmon |
| g33       | 10    | BUFG_GT/O       | BUFG_GT_X1Y34* |          31 |               0 |   31 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[5].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/txoutclkmon |
| g34       | 15    | BUFG_GT/O       | BUFG_GT_X1Y39* |          31 |               0 |   31 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[6].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/txoutclkmon |
| g35       | 0     | BUFG_GT/O       | BUFG_GT_X1Y24* |          31 |               0 |   31 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[7].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/txoutclkmon |
| g7        | 12    | BUFG_GT/O       | BUFG_GT_X1Y84* |           8 |               0 |    8 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_INTCLK                                                                                                                                                                                                                                                                                    |
| g8+       | 22    | BUFG_GT/O       | BUFG_GT_X1Y94* |           0 |               0 |    0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/mcap_clk                                                                                                                                                                                                                                                                                      |
+-----------+-------+-----------------+----------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count). Internal cell leaf pins are not counted
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Constraint column, symbol '*' indicates multiple constraint types applied to the clock driver. Please check for potential conflicts.
***** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


62. Clock Region Cell Placement per Global Clock: Region X0Y2
-------------------------------------------------------------

+-----------+-------+-----------------+-------------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint        | Clock Loads | Non-Clock Loads | FF   | Memory LUTs | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                                    |
+-----------+-------+-----------------+-------------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------------------------------------------------------------+
| g0        | 10    | BUFGCE/O        | PBlock            |        6896 |               0 | 6199 |         625 |    4 |    0 |  68 |  0 |    0 |   0 |       0 | level0_i/ulp/ulp_ucs/inst/aclk_kernel_00_hierarchy/clock_throttling_aclk_kernel_00/U0/Clk_Out                          |
| g3+       | 18    | BUFG_GT/O       | BUFG_GT_X1Y90*    |           0 |               0 |    0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK |
| g9+       | 20    | BUFGCE/O        | BUFGCE_X0Y44*     |           0 |               0 |    0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_out2                                                      |
| g12+      | 1     | BUFGCE_DIV/O    | BUFGCE_DIV_X0Y16* |           0 |               0 |    0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/blp/blp_i/freerun_clk/bufg_div/U0/BUFGCE_O[0]                                                                 |
+-----------+-------+-----------------+-------------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count). Internal cell leaf pins are not counted
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Constraint column, symbol '*' indicates multiple constraint types applied to the clock driver. Please check for potential conflicts.
***** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


63. Clock Region Cell Placement per Global Clock: Region X1Y2
-------------------------------------------------------------

+-----------+-------+-----------------+-------------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint        | Clock Loads | Non-Clock Loads | FF   | Memory LUTs | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                                    |
+-----------+-------+-----------------+-------------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------------------------------------------------------------+
| g0        | 10    | BUFGCE/O        | PBlock            |        9501 |               0 | 8293 |        1105 |   24 |    0 |  79 |  0 |    0 |   0 |       0 | level0_i/ulp/ulp_ucs/inst/aclk_kernel_00_hierarchy/clock_throttling_aclk_kernel_00/U0/Clk_Out                          |
| g3+       | 18    | BUFG_GT/O       | BUFG_GT_X1Y90*    |           0 |               0 |    0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK |
| g9+       | 20    | BUFGCE/O        | BUFGCE_X0Y44*     |           0 |               0 |    0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_out2                                                      |
| g11+      | 6     | BUFGCE/O        | PBlock            |           0 |               0 |    0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/ulp/ulp_ucs/inst/aclk_hbm_hierarchy/clkwiz_hbm/inst/CLK_CORE_DRP_I/clk_inst/clk_out1                          |
| g12+      | 1     | BUFGCE_DIV/O    | BUFGCE_DIV_X0Y16* |           0 |               0 |    0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/blp/blp_i/freerun_clk/bufg_div/U0/BUFGCE_O[0]                                                                 |
+-----------+-------+-----------------+-------------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count). Internal cell leaf pins are not counted
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Constraint column, symbol '*' indicates multiple constraint types applied to the clock driver. Please check for potential conflicts.
***** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


64. Clock Region Cell Placement per Global Clock: Region X2Y2
-------------------------------------------------------------

+-----------+-------+-----------------+-------------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint        | Clock Loads | Non-Clock Loads | FF   | Memory LUTs | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                                    |
+-----------+-------+-----------------+-------------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------------------------------------------------------------+
| g0        | 10    | BUFGCE/O        | PBlock            |       10392 |               0 | 9471 |         811 |   36 |    0 |  74 |  0 |    0 |   0 |       0 | level0_i/ulp/ulp_ucs/inst/aclk_kernel_00_hierarchy/clock_throttling_aclk_kernel_00/U0/Clk_Out                          |
| g3+       | 18    | BUFG_GT/O       | BUFG_GT_X1Y90*    |           0 |               0 |    0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK |
| g9        | 20    | BUFGCE/O        | BUFGCE_X0Y44*     |          22 |               0 |   22 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_out2                                                      |
| g11       | 6     | BUFGCE/O        | PBlock            |          16 |               0 |   16 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/ulp/ulp_ucs/inst/aclk_hbm_hierarchy/clkwiz_hbm/inst/CLK_CORE_DRP_I/clk_inst/clk_out1                          |
| g12+      | 1     | BUFGCE_DIV/O    | BUFGCE_DIV_X0Y16* |           0 |               0 |    0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/blp/blp_i/freerun_clk/bufg_div/U0/BUFGCE_O[0]                                                                 |
+-----------+-------+-----------------+-------------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count). Internal cell leaf pins are not counted
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Constraint column, symbol '*' indicates multiple constraint types applied to the clock driver. Please check for potential conflicts.
***** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


65. Clock Region Cell Placement per Global Clock: Region X3Y2
-------------------------------------------------------------

+-----------+-------+-----------------+-------------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint        | Clock Loads | Non-Clock Loads | FF   | Memory LUTs | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                                    |
+-----------+-------+-----------------+-------------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------------------------------------------------------------+
| g0        | 10    | BUFGCE/O        | PBlock            |        1913 |               0 | 1802 |          89 |   12 |    0 |  10 |  0 |    0 |   0 |       0 | level0_i/ulp/ulp_ucs/inst/aclk_kernel_00_hierarchy/clock_throttling_aclk_kernel_00/U0/Clk_Out                          |
| g3        | 18    | BUFG_GT/O       | BUFG_GT_X1Y90*    |        2292 |               0 | 2287 |           5 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK |
| g9        | 20    | BUFGCE/O        | BUFGCE_X0Y44*     |        2590 |               0 | 2590 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_out2                                                      |
| g11       | 6     | BUFGCE/O        | PBlock            |          43 |               0 |   41 |           2 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/ulp/ulp_ucs/inst/aclk_hbm_hierarchy/clkwiz_hbm/inst/CLK_CORE_DRP_I/clk_inst/clk_out1                          |
| g12+      | 1     | BUFGCE_DIV/O    | BUFGCE_DIV_X0Y16* |           0 |               0 |    0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/blp/blp_i/freerun_clk/bufg_div/U0/BUFGCE_O[0]                                                                 |
| g1        | 3     | BUFGCE/O        | PBlock            |          36 |               0 |   35 |           1 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/ulp/ulp_ucs/inst/aclk_kernel_00_hierarchy/clock_throttling_aclk_kernel_00/U0/Clk_Out_Cont                     |
| g18       | 2     | BUFGCE/O        | PBlock            |          36 |               0 |   35 |           1 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/ulp/ulp_ucs/inst/aclk_kernel_01_hierarchy/clock_throttling_aclk_kernel_01/U0/Clk_Out_Cont                     |
| g20+      | 4     | BUFGCE/O        | PBlock            |           0 |               0 |    0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/ulp/ulp_ucs/inst/aclk_kernel_01_hierarchy/clock_throttling_aclk_kernel_01/U0/Clk_Out                          |
+-----------+-------+-----------------+-------------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count). Internal cell leaf pins are not counted
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Constraint column, symbol '*' indicates multiple constraint types applied to the clock driver. Please check for potential conflicts.
***** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


66. Clock Region Cell Placement per Global Clock: Region X4Y2
-------------------------------------------------------------

+-----------+-------+-----------------+-------------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint        | Clock Loads | Non-Clock Loads | FF   | Memory LUTs | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                                    |
+-----------+-------+-----------------+-------------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------------------------------------------------------------+
| g0        | 10    | BUFGCE/O        | PBlock            |        9923 |               0 | 9416 |         420 |   22 |    0 |  65 |  0 |    0 |   0 |       0 | level0_i/ulp/ulp_ucs/inst/aclk_kernel_00_hierarchy/clock_throttling_aclk_kernel_00/U0/Clk_Out                          |
| g3        | 18    | BUFG_GT/O       | BUFG_GT_X1Y90*    |          51 |               0 |   51 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK |
| g9        | 20    | BUFGCE/O        | BUFGCE_X0Y44*     |           1 |               0 |    0 |           0 |    0 |    0 |   0 |  0 |    1 |   0 |       0 | level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_out2                                                      |
| g12       | 1     | BUFGCE_DIV/O    | BUFGCE_DIV_X0Y16* |           0 |               1 |    0 |           0 |    0 |    0 |   0 |  0 |    1 |   0 |       0 | level0_i/blp/blp_i/freerun_clk/bufg_div/U0/BUFGCE_O[0]                                                                 |
| g18+      | 2     | BUFGCE/O        | PBlock            |           0 |               0 |    0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/ulp/ulp_ucs/inst/aclk_kernel_01_hierarchy/clock_throttling_aclk_kernel_01/U0/Clk_Out_Cont                     |
| g19       | 0     | BUFGCE/O        | PBlock            |          54 |               0 |   54 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/ulp/ulp_ucs/inst/aclk_kernel_01_hierarchy/clock_throttling_aclk_kernel_01/U0/Clk_Int_Cont                     |
| g20+      | 4     | BUFGCE/O        | PBlock            |           0 |               0 |    0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/ulp/ulp_ucs/inst/aclk_kernel_01_hierarchy/clock_throttling_aclk_kernel_01/U0/Clk_Out                          |
+-----------+-------+-----------------+-------------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count). Internal cell leaf pins are not counted
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


67. Clock Region Cell Placement per Global Clock: Region X5Y2
-------------------------------------------------------------

+-----------+-------+-----------------+-------------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint        | Clock Loads | Non-Clock Loads | FF   | Memory LUTs | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                                    |
+-----------+-------+-----------------+-------------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------------------------------------------------------------+
| g0        | 10    | BUFGCE/O        | PBlock            |        7981 |               0 | 7749 |         185 |   11 |    0 |  36 |  0 |    0 |   0 |       0 | level0_i/ulp/ulp_ucs/inst/aclk_kernel_00_hierarchy/clock_throttling_aclk_kernel_00/U0/Clk_Out                          |
| g3        | 18    | BUFG_GT/O       | BUFG_GT_X1Y90*    |           1 |               0 |    1 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK |
| g9+       | 20    | BUFGCE/O        | BUFGCE_X0Y44*     |           0 |               0 |    0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_out2                                                      |
| g12+      | 1     | BUFGCE_DIV/O    | BUFGCE_DIV_X0Y16* |           0 |               0 |    0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/blp/blp_i/freerun_clk/bufg_div/U0/BUFGCE_O[0]                                                                 |
+-----------+-------+-----------------+-------------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count). Internal cell leaf pins are not counted
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Constraint column, symbol '*' indicates multiple constraint types applied to the clock driver. Please check for potential conflicts.
***** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


68. Clock Region Cell Placement per Global Clock: Region X6Y2
-------------------------------------------------------------

+-----------+-------+-----------------+----------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+-------------------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint     | Clock Loads | Non-Clock Loads | FF   | Memory LUTs | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                                     |
+-----------+-------+-----------------+----------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+-------------------------------------------------------------------------------------------------------------------------+
| g3        | 18    | BUFG_GT/O       | BUFG_GT_X1Y90* |        9652 |               0 | 9175 |         471 |    6 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK  |
| g9        | 20    | BUFGCE/O        | BUFGCE_X0Y44*  |        5676 |               0 | 5504 |         161 |    7 |    0 |   4 |  0 |    0 |   0 |       0 | level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_out2                                                       |
| g10+      | 13    | BUFG_GT/O       | BUFG_GT_X1Y37* |           0 |               0 |    0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bufg_gt_sysclk_n_0                                                             |
| g4        | 19    | BUFG_GT/O       | BUFG_GT_X1Y91* |          27 |               0 |   27 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_CORECLK  |
| g13+      | 9     | BUFGCTRL/O      | BUFGCTRL_X0Y8* |           0 |               0 |    0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bs_mux/inst/tck                                                   |
| g14       | 2     | BUFGCE/O        | BUFGCE_X0Y26*  |         389 |               0 |  387 |           0 |    2 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_out1                                                       |
| g15       | 4     | BUFGCE/O        | BUFGCE_X0Y28*  |          50 |               0 |   39 |          11 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/blp/blp_i/ss_cmp/inst/mdm_board_control/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0                               |
| g22       | 5     | BUFGCE/O        | BUFGCE_X0Y29*  |           2 |               0 |    2 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/blp/blp_i/ss_cmp/inst/mdm_board_control/U0/Use_External.Use_BSCANID.No_Dbg_Reg_Access.BUFG_UPDATE/Dbg_Update_0 |
+-----------+-------+-----------------+----------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+-------------------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count). Internal cell leaf pins are not counted
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Constraint column, symbol '*' indicates multiple constraint types applied to the clock driver. Please check for potential conflicts.
***** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


69. Clock Region Cell Placement per Global Clock: Region X7Y2
-------------------------------------------------------------

+-----------+-------+-----------------+----------------+-------------+-----------------+-------+-------------+------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint     | Clock Loads | Non-Clock Loads | FF    | Memory LUTs | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                                                                                                                                                                                                                                                                                                                       |
+-----------+-------+-----------------+----------------+-------------+-----------------+-------+-------------+------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| g3        | 18    | BUFG_GT/O       | BUFG_GT_X1Y90* |       10807 |               0 | 10395 |         400 |   12 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                    |
| g9        | 20    | BUFGCE/O        | BUFGCE_X0Y44*  |         880 |               0 |   824 |          44 |   12 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_out2                                                                                                                                                                                                                                                                                                                                         |
| g10       | 13    | BUFG_GT/O       | BUFG_GT_X1Y37* |        1478 |               0 |  1468 |           4 |    1 |    0 |   0 |  4 |    0 |   0 |       0 | level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                               |
| g4        | 19    | BUFG_GT/O       | BUFG_GT_X1Y91* |          27 |               0 |    27 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_CORECLK                                                                                                                                                                                                                                                                                    |
| g5        | 21    | BUFG_GT/O       | BUFG_GT_X1Y93* |         472 |               0 |   468 |           0 |    0 |    0 |   0 |  4 |    0 |   0 |       0 | level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_PCLK2_GT                                                                                                                                                                                                                                                                                   |
| g13       | 9     | BUFGCTRL/O      | BUFGCTRL_X0Y8* |          58 |               0 |    55 |           3 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bs_mux/inst/tck                                                                                                                                                                                                                                                                                                                                     |
| g14       | 2     | BUFGCE/O        | BUFGCE_X0Y26*  |           4 |               0 |     4 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_out1                                                                                                                                                                                                                                                                                                                                         |
| g15       | 4     | BUFGCE/O        | BUFGCE_X0Y28*  |         185 |               0 |   172 |          13 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/blp/blp_i/ss_cmp/inst/mdm_board_control/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0                                                                                                                                                                                                                                                                                                                 |
| g22       | 5     | BUFGCE/O        | BUFGCE_X0Y29*  |          39 |               1 |    39 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/blp/blp_i/ss_cmp/inst/mdm_board_control/U0/Use_External.Use_BSCANID.No_Dbg_Reg_Access.BUFG_UPDATE/Dbg_Update_0                                                                                                                                                                                                                                                                                   |
| g24       | 17    | BUFG_GT/O       | BUFG_GT_X1Y65* |          31 |               0 |    31 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[10].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/txoutclkmon |
| g25       | 14    | BUFG_GT/O       | BUFG_GT_X1Y62* |           9 |               0 |     9 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[11].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/txoutclkmon |
| g36       | 23    | BUFG_GT/O       | BUFG_GT_X1Y71* |          31 |               0 |    31 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[8].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/txoutclkmon  |
| g37       | 3     | BUFG_GT/O       | BUFG_GT_X1Y51* |          31 |               0 |    31 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[9].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/txoutclkmon  |
| g7        | 12    | BUFG_GT/O       | BUFG_GT_X1Y84* |           5 |               0 |     5 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_INTCLK                                                                                                                                                                                                                                                                                     |
| g8+       | 22    | BUFG_GT/O       | BUFG_GT_X1Y94* |           0 |               0 |     0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/mcap_clk                                                                                                                                                                                                                                                                                       |
+-----------+-------+-----------------+----------------+-------------+-----------------+-------+-------------+------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count). Internal cell leaf pins are not counted
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Constraint column, symbol '*' indicates multiple constraint types applied to the clock driver. Please check for potential conflicts.
***** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


70. Clock Region Cell Placement per Global Clock: Region X0Y3
-------------------------------------------------------------

+-----------+-------+-----------------+-------------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint        | Clock Loads | Non-Clock Loads | FF   | Memory LUTs | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                                    |
+-----------+-------+-----------------+-------------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------------------------------------------------------------+
| g0        | 10    | BUFGCE/O        | PBlock            |        7225 |               0 | 6670 |         493 |    1 |    0 |  61 |  0 |    0 |   0 |       0 | level0_i/ulp/ulp_ucs/inst/aclk_kernel_00_hierarchy/clock_throttling_aclk_kernel_00/U0/Clk_Out                          |
| g3+       | 18    | BUFG_GT/O       | BUFG_GT_X1Y90*    |           0 |               0 |    0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK |
| g9+       | 20    | BUFGCE/O        | BUFGCE_X0Y44*     |           0 |               0 |    0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_out2                                                      |
| g12+      | 1     | BUFGCE_DIV/O    | BUFGCE_DIV_X0Y16* |           0 |               0 |    0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/blp/blp_i/freerun_clk/bufg_div/U0/BUFGCE_O[0]                                                                 |
+-----------+-------+-----------------+-------------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count). Internal cell leaf pins are not counted
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Constraint column, symbol '*' indicates multiple constraint types applied to the clock driver. Please check for potential conflicts.
***** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


71. Clock Region Cell Placement per Global Clock: Region X1Y3
-------------------------------------------------------------

+-----------+-------+-----------------+-------------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint        | Clock Loads | Non-Clock Loads | FF   | Memory LUTs | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                                    |
+-----------+-------+-----------------+-------------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------------------------------------------------------------+
| g0        | 10    | BUFGCE/O        | PBlock            |        8841 |               0 | 7662 |        1073 |   23 |    0 |  83 |  0 |    0 |   0 |       0 | level0_i/ulp/ulp_ucs/inst/aclk_kernel_00_hierarchy/clock_throttling_aclk_kernel_00/U0/Clk_Out                          |
| g3+       | 18    | BUFG_GT/O       | BUFG_GT_X1Y90*    |           0 |               0 |    0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK |
| g9+       | 20    | BUFGCE/O        | BUFGCE_X0Y44*     |           0 |               0 |    0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_out2                                                      |
| g11+      | 6     | BUFGCE/O        | PBlock            |           0 |               0 |    0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/ulp/ulp_ucs/inst/aclk_hbm_hierarchy/clkwiz_hbm/inst/CLK_CORE_DRP_I/clk_inst/clk_out1                          |
| g12+      | 1     | BUFGCE_DIV/O    | BUFGCE_DIV_X0Y16* |           0 |               0 |    0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/blp/blp_i/freerun_clk/bufg_div/U0/BUFGCE_O[0]                                                                 |
+-----------+-------+-----------------+-------------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count). Internal cell leaf pins are not counted
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Constraint column, symbol '*' indicates multiple constraint types applied to the clock driver. Please check for potential conflicts.
***** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


72. Clock Region Cell Placement per Global Clock: Region X2Y3
-------------------------------------------------------------

+-----------+-------+-----------------+-------------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint        | Clock Loads | Non-Clock Loads | FF   | Memory LUTs | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                                    |
+-----------+-------+-----------------+-------------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------------------------------------------------------------+
| g0        | 10    | BUFGCE/O        | PBlock            |        9939 |               0 | 8476 |        1352 |   31 |    0 |  80 |  0 |    0 |   0 |       0 | level0_i/ulp/ulp_ucs/inst/aclk_kernel_00_hierarchy/clock_throttling_aclk_kernel_00/U0/Clk_Out                          |
| g3+       | 18    | BUFG_GT/O       | BUFG_GT_X1Y90*    |           0 |               0 |    0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK |
| g9+       | 20    | BUFGCE/O        | BUFGCE_X0Y44*     |           0 |               0 |    0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_out2                                                      |
| g11+      | 6     | BUFGCE/O        | PBlock            |           0 |               0 |    0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/ulp/ulp_ucs/inst/aclk_hbm_hierarchy/clkwiz_hbm/inst/CLK_CORE_DRP_I/clk_inst/clk_out1                          |
| g12+      | 1     | BUFGCE_DIV/O    | BUFGCE_DIV_X0Y16* |           0 |               0 |    0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/blp/blp_i/freerun_clk/bufg_div/U0/BUFGCE_O[0]                                                                 |
+-----------+-------+-----------------+-------------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count). Internal cell leaf pins are not counted
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Constraint column, symbol '*' indicates multiple constraint types applied to the clock driver. Please check for potential conflicts.
***** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


73. Clock Region Cell Placement per Global Clock: Region X3Y3
-------------------------------------------------------------

+-----------+-------+-----------------+-------------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint        | Clock Loads | Non-Clock Loads | FF   | Memory LUTs | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                                    |
+-----------+-------+-----------------+-------------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------------------------------------------------------------+
| g0        | 10    | BUFGCE/O        | PBlock            |          48 |               0 |   38 |           0 |   10 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/ulp/ulp_ucs/inst/aclk_kernel_00_hierarchy/clock_throttling_aclk_kernel_00/U0/Clk_Out                          |
| g3        | 18    | BUFG_GT/O       | BUFG_GT_X1Y90*    |          76 |               0 |   76 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK |
| g9        | 20    | BUFGCE/O        | BUFGCE_X0Y44*     |        3298 |               0 | 3282 |          16 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_out2                                                      |
| g11       | 6     | BUFGCE/O        | PBlock            |          38 |               0 |   38 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/ulp/ulp_ucs/inst/aclk_hbm_hierarchy/clkwiz_hbm/inst/CLK_CORE_DRP_I/clk_inst/clk_out1                          |
| g12       | 1     | BUFGCE_DIV/O    | BUFGCE_DIV_X0Y16* |        1143 |               0 | 1142 |           1 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/blp/blp_i/freerun_clk/bufg_div/U0/BUFGCE_O[0]                                                                 |
| g1        | 3     | BUFGCE/O        | PBlock            |          38 |               0 |   38 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/ulp/ulp_ucs/inst/aclk_kernel_00_hierarchy/clock_throttling_aclk_kernel_00/U0/Clk_Out_Cont                     |
| g18       | 2     | BUFGCE/O        | PBlock            |          38 |               0 |   38 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/ulp/ulp_ucs/inst/aclk_kernel_01_hierarchy/clock_throttling_aclk_kernel_01/U0/Clk_Out_Cont                     |
| g20       | 4     | BUFGCE/O        | PBlock            |          38 |               0 |   38 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/ulp/ulp_ucs/inst/aclk_kernel_01_hierarchy/clock_throttling_aclk_kernel_01/U0/Clk_Out                          |
+-----------+-------+-----------------+-------------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count). Internal cell leaf pins are not counted
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


74. Clock Region Cell Placement per Global Clock: Region X4Y3
-------------------------------------------------------------

+-----------+-------+-----------------+-------------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint        | Clock Loads | Non-Clock Loads | FF   | Memory LUTs | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                                    |
+-----------+-------+-----------------+-------------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------------------------------------------------------------+
| g0        | 10    | BUFGCE/O        | PBlock            |        1202 |               0 | 1200 |           0 |    2 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/ulp/ulp_ucs/inst/aclk_kernel_00_hierarchy/clock_throttling_aclk_kernel_00/U0/Clk_Out                          |
| g3+       | 18    | BUFG_GT/O       | BUFG_GT_X1Y90*    |           0 |               0 |    0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK |
| g9        | 20    | BUFGCE/O        | BUFGCE_X0Y44*     |           3 |               0 |    0 |           0 |    2 |    0 |   0 |  0 |    1 |   0 |       0 | level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_out2                                                      |
| g12       | 1     | BUFGCE_DIV/O    | BUFGCE_DIV_X0Y16* |           0 |               1 |    0 |           0 |    0 |    0 |   0 |  0 |    1 |   0 |       0 | level0_i/blp/blp_i/freerun_clk/bufg_div/U0/BUFGCE_O[0]                                                                 |
| g1+       | 3     | BUFGCE/O        | PBlock            |           0 |               0 |    0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/ulp/ulp_ucs/inst/aclk_kernel_00_hierarchy/clock_throttling_aclk_kernel_00/U0/Clk_Out_Cont                     |
| g2        | 0     | BUFGCE/O        | PBlock            |          54 |               0 |   54 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/ulp/ulp_ucs/inst/aclk_kernel_00_hierarchy/clock_throttling_aclk_kernel_00/U0/Clk_Int_Cont                     |
+-----------+-------+-----------------+-------------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count). Internal cell leaf pins are not counted
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Constraint column, symbol '*' indicates multiple constraint types applied to the clock driver. Please check for potential conflicts.
***** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


75. Clock Region Cell Placement per Global Clock: Region X5Y3
-------------------------------------------------------------

+-----------+-------+-----------------+-------------------+-------------+-----------------+-----+-------------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint        | Clock Loads | Non-Clock Loads | FF  | Memory LUTs | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                                    |
+-----------+-------+-----------------+-------------------+-------------+-----------------+-----+-------------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------------------------------------------------------------+
| g0        | 10    | BUFGCE/O        | PBlock            |         488 |               0 | 488 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/ulp/ulp_ucs/inst/aclk_kernel_00_hierarchy/clock_throttling_aclk_kernel_00/U0/Clk_Out                          |
| g3        | 18    | BUFG_GT/O       | BUFG_GT_X1Y90*    |         551 |               0 | 551 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK |
| g9        | 20    | BUFGCE/O        | BUFGCE_X0Y44*     |         977 |               0 | 977 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_out2                                                      |
| g12+      | 1     | BUFGCE_DIV/O    | BUFGCE_DIV_X0Y16* |           0 |               0 |   0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/blp/blp_i/freerun_clk/bufg_div/U0/BUFGCE_O[0]                                                                 |
+-----------+-------+-----------------+-------------------+-------------+-----------------+-----+-------------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count). Internal cell leaf pins are not counted
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Constraint column, symbol '*' indicates multiple constraint types applied to the clock driver. Please check for potential conflicts.
***** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


76. Clock Region Cell Placement per Global Clock: Region X6Y3
-------------------------------------------------------------

+-----------+-------+-----------------+----------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+-------------------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint     | Clock Loads | Non-Clock Loads | FF   | Memory LUTs | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                                     |
+-----------+-------+-----------------+----------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+-------------------------------------------------------------------------------------------------------------------------+
| g3        | 18    | BUFG_GT/O       | BUFG_GT_X1Y90* |        9631 |               0 | 9248 |         381 |    2 |    4 |   0 |  0 |    0 |   0 |       0 | level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK  |
| g9        | 20    | BUFGCE/O        | BUFGCE_X0Y44*  |        4524 |               0 | 4513 |           3 |    8 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_out2                                                       |
| g10+      | 13    | BUFG_GT/O       | BUFG_GT_X1Y37* |           0 |               0 |    0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bufg_gt_sysclk_n_0                                                             |
| g15       | 4     | BUFGCE/O        | BUFGCE_X0Y28*  |           1 |               0 |    1 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/blp/blp_i/ss_cmp/inst/mdm_board_control/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0                               |
| g22+      | 5     | BUFGCE/O        | BUFGCE_X0Y29*  |           0 |               0 |    0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/blp/blp_i/ss_cmp/inst/mdm_board_control/U0/Use_External.Use_BSCANID.No_Dbg_Reg_Access.BUFG_UPDATE/Dbg_Update_0 |
+-----------+-------+-----------------+----------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+-------------------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count). Internal cell leaf pins are not counted
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Constraint column, symbol '*' indicates multiple constraint types applied to the clock driver. Please check for potential conflicts.
***** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


77. Clock Region Cell Placement per Global Clock: Region X7Y3
-------------------------------------------------------------

+-----------+-------+-----------------+----------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint     | Clock Loads | Non-Clock Loads | FF   | Memory LUTs | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                                                                                                                                                                                                                                                                                                                       |
+-----------+-------+-----------------+----------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| g3        | 18    | BUFG_GT/O       | BUFG_GT_X1Y90* |        7974 |               0 | 7698 |         259 |   17 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                    |
| g9        | 20    | BUFGCE/O        | BUFGCE_X0Y44*  |        1949 |               0 | 1871 |          63 |   15 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_out2                                                                                                                                                                                                                                                                                                                                         |
| g10       | 13    | BUFG_GT/O       | BUFG_GT_X1Y37* |        1690 |               0 | 1681 |           4 |    0 |    0 |   0 |  4 |    0 |   0 |       0 | level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                               |
| g4+       | 19    | BUFG_GT/O       | BUFG_GT_X1Y91* |           0 |               0 |    0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_CORECLK                                                                                                                                                                                                                                                                                    |
| g5        | 21    | BUFG_GT/O       | BUFG_GT_X1Y93* |          43 |               0 |   39 |           0 |    0 |    0 |   0 |  4 |    0 |   0 |       0 | level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_PCLK2_GT                                                                                                                                                                                                                                                                                   |
| g15       | 4     | BUFGCE/O        | BUFGCE_X0Y28*  |         144 |               0 |  127 |          17 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/blp/blp_i/ss_cmp/inst/mdm_board_control/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0                                                                                                                                                                                                                                                                                                                 |
| g22       | 5     | BUFGCE/O        | BUFGCE_X0Y29*  |          11 |               0 |   11 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/blp/blp_i/ss_cmp/inst/mdm_board_control/U0/Use_External.Use_BSCANID.No_Dbg_Reg_Access.BUFG_UPDATE/Dbg_Update_0                                                                                                                                                                                                                                                                                   |
| g25       | 14    | BUFG_GT/O       | BUFG_GT_X1Y62* |          22 |               0 |   22 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[11].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/txoutclkmon |
| g26       | 6     | BUFG_GT/O       | BUFG_GT_X1Y78* |          31 |               0 |   31 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[12].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/txoutclkmon |
| g27       | 23    | BUFG_GT/O       | BUFG_GT_X1Y95* |          31 |               0 |   31 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[13].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/txoutclkmon |
| g28       | 15    | BUFG_GT/O       | BUFG_GT_X1Y87* |          31 |               0 |   31 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[14].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/txoutclkmon |
| g6        | 17    | BUFG_GT/O       | BUFG_GT_X1Y89* |          31 |               0 |   31 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[15].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gtye4_cpll_cal_tx_i/txoutclkmon |
| g7+       | 12    | BUFG_GT/O       | BUFG_GT_X1Y84* |           0 |               0 |    0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_INTCLK                                                                                                                                                                                                                                                                                     |
| g8+       | 22    | BUFG_GT/O       | BUFG_GT_X1Y94* |           0 |               0 |    0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/mcap_clk                                                                                                                                                                                                                                                                                       |
+-----------+-------+-----------------+----------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count). Internal cell leaf pins are not counted
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Constraint column, symbol '*' indicates multiple constraint types applied to the clock driver. Please check for potential conflicts.
***** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


78. Clock Region Cell Placement per Global Clock: Region X0Y4
-------------------------------------------------------------

+-----------+-------+-----------------+-------------------+-------------+-----------------+----+-------------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint        | Clock Loads | Non-Clock Loads | FF | Memory LUTs | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                                    |
+-----------+-------+-----------------+-------------------+-------------+-----------------+----+-------------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------------------------------------------------------------+
| g3+       | 18    | BUFG_GT/O       | BUFG_GT_X1Y90*    |           0 |               0 |  0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK |
| g9+       | 20    | BUFGCE/O        | BUFGCE_X0Y44*     |           0 |               0 |  0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_out2                                                      |
| g12+      | 1     | BUFGCE_DIV/O    | BUFGCE_DIV_X0Y16* |           0 |               0 |  0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/blp/blp_i/freerun_clk/bufg_div/U0/BUFGCE_O[0]                                                                 |
+-----------+-------+-----------------+-------------------+-------------+-----------------+----+-------------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count). Internal cell leaf pins are not counted
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Constraint column, symbol '*' indicates multiple constraint types applied to the clock driver. Please check for potential conflicts.
***** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


79. Clock Region Cell Placement per Global Clock: Region X1Y4
-------------------------------------------------------------

+-----------+-------+-----------------+-------------------+-------------+-----------------+----+-------------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint        | Clock Loads | Non-Clock Loads | FF | Memory LUTs | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                                    |
+-----------+-------+-----------------+-------------------+-------------+-----------------+----+-------------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------------------------------------------------------------+
| g3+       | 18    | BUFG_GT/O       | BUFG_GT_X1Y90*    |           0 |               0 |  0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK |
| g9+       | 20    | BUFGCE/O        | BUFGCE_X0Y44*     |           0 |               0 |  0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_out2                                                      |
| g12+      | 1     | BUFGCE_DIV/O    | BUFGCE_DIV_X0Y16* |           0 |               0 |  0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/blp/blp_i/freerun_clk/bufg_div/U0/BUFGCE_O[0]                                                                 |
+-----------+-------+-----------------+-------------------+-------------+-----------------+----+-------------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count). Internal cell leaf pins are not counted
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Constraint column, symbol '*' indicates multiple constraint types applied to the clock driver. Please check for potential conflicts.
***** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


80. Clock Region Cell Placement per Global Clock: Region X2Y4
-------------------------------------------------------------

+-----------+-------+-----------------+-------------------+-------------+-----------------+----+-------------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint        | Clock Loads | Non-Clock Loads | FF | Memory LUTs | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                                    |
+-----------+-------+-----------------+-------------------+-------------+-----------------+----+-------------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------------------------------------------------------------+
| g3+       | 18    | BUFG_GT/O       | BUFG_GT_X1Y90*    |           0 |               0 |  0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK |
| g9+       | 20    | BUFGCE/O        | BUFGCE_X0Y44*     |           0 |               0 |  0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_out2                                                      |
| g12+      | 1     | BUFGCE_DIV/O    | BUFGCE_DIV_X0Y16* |           0 |               0 |  0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/blp/blp_i/freerun_clk/bufg_div/U0/BUFGCE_O[0]                                                                 |
+-----------+-------+-----------------+-------------------+-------------+-----------------+----+-------------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count). Internal cell leaf pins are not counted
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Constraint column, symbol '*' indicates multiple constraint types applied to the clock driver. Please check for potential conflicts.
***** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


81. Clock Region Cell Placement per Global Clock: Region X3Y4
-------------------------------------------------------------

+-----------+-------+-----------------+-------------------+-------------+-----------------+----+-------------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint        | Clock Loads | Non-Clock Loads | FF | Memory LUTs | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                                    |
+-----------+-------+-----------------+-------------------+-------------+-----------------+----+-------------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------------------------------------------------------------+
| g3+       | 18    | BUFG_GT/O       | BUFG_GT_X1Y90*    |           0 |               0 |  0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK |
| g9+       | 20    | BUFGCE/O        | BUFGCE_X0Y44*     |           0 |               0 |  0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_out2                                                      |
| g12+      | 1     | BUFGCE_DIV/O    | BUFGCE_DIV_X0Y16* |           0 |               0 |  0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/blp/blp_i/freerun_clk/bufg_div/U0/BUFGCE_O[0]                                                                 |
+-----------+-------+-----------------+-------------------+-------------+-----------------+----+-------------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count). Internal cell leaf pins are not counted
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Constraint column, symbol '*' indicates multiple constraint types applied to the clock driver. Please check for potential conflicts.
***** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


82. Clock Region Cell Placement per Global Clock: Region X4Y4
-------------------------------------------------------------

+-----------+-------+-----------------+-------------------+-------------+-----------------+----+-------------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint        | Clock Loads | Non-Clock Loads | FF | Memory LUTs | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                                    |
+-----------+-------+-----------------+-------------------+-------------+-----------------+----+-------------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------------------------------------------------------------+
| g3+       | 18    | BUFG_GT/O       | BUFG_GT_X1Y90*    |           0 |               0 |  0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK |
| g9+       | 20    | BUFGCE/O        | BUFGCE_X0Y44*     |           0 |               0 |  0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_out2                                                      |
| g12+      | 1     | BUFGCE_DIV/O    | BUFGCE_DIV_X0Y16* |           0 |               0 |  0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/blp/blp_i/freerun_clk/bufg_div/U0/BUFGCE_O[0]                                                                 |
+-----------+-------+-----------------+-------------------+-------------+-----------------+----+-------------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count). Internal cell leaf pins are not counted
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Constraint column, symbol '*' indicates multiple constraint types applied to the clock driver. Please check for potential conflicts.
***** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


83. Clock Region Cell Placement per Global Clock: Region X5Y4
-------------------------------------------------------------

+-----------+-------+-----------------+-------------------+-------------+-----------------+----+-------------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint        | Clock Loads | Non-Clock Loads | FF | Memory LUTs | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                                    |
+-----------+-------+-----------------+-------------------+-------------+-----------------+----+-------------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------------------------------------------------------------+
| g3+       | 18    | BUFG_GT/O       | BUFG_GT_X1Y90*    |           0 |               0 |  0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK |
| g9        | 20    | BUFGCE/O        | BUFGCE_X0Y44*     |           5 |               0 |  5 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_out2                                                      |
| g12+      | 1     | BUFGCE_DIV/O    | BUFGCE_DIV_X0Y16* |           0 |               0 |  0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/blp/blp_i/freerun_clk/bufg_div/U0/BUFGCE_O[0]                                                                 |
+-----------+-------+-----------------+-------------------+-------------+-----------------+----+-------------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count). Internal cell leaf pins are not counted
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Constraint column, symbol '*' indicates multiple constraint types applied to the clock driver. Please check for potential conflicts.
***** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


84. Clock Region Cell Placement per Global Clock: Region X6Y4
-------------------------------------------------------------

+-----------+-------+-----------------+----------------+-------------+-----------------+-------+-------------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint     | Clock Loads | Non-Clock Loads | FF    | Memory LUTs | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                                    |
+-----------+-------+-----------------+----------------+-------------+-----------------+-------+-------------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------------------------------------------------------------+
| g3        | 18    | BUFG_GT/O       | BUFG_GT_X1Y90* |       10554 |               0 | 10080 |         465 |    9 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK |
| g9        | 20    | BUFGCE/O        | BUFGCE_X0Y44*  |         359 |               0 |   359 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_out2                                                      |
+-----------+-------+-----------------+----------------+-------------+-----------------+-------+-------------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count). Internal cell leaf pins are not counted
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Constraint column, symbol '*' indicates multiple constraint types applied to the clock driver. Please check for potential conflicts.


85. Clock Region Cell Placement per Global Clock: Region X7Y4
-------------------------------------------------------------

+-----------+-------+-----------------+----------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint     | Clock Loads | Non-Clock Loads | FF   | Memory LUTs | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                                    |
+-----------+-------+-----------------+----------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------------------------------------------------------------+
| g3        | 18    | BUFG_GT/O       | BUFG_GT_X1Y90* |        9264 |               0 | 9049 |         200 |   15 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK |
+-----------+-------+-----------------+----------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count). Internal cell leaf pins are not counted
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Constraint column, symbol '*' indicates multiple constraint types applied to the clock driver. Please check for potential conflicts.


86. Clock Region Cell Placement per Global Clock: Region X0Y5
-------------------------------------------------------------

+-----------+-------+-----------------+-------------------+-------------+-----------------+----+-------------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint        | Clock Loads | Non-Clock Loads | FF | Memory LUTs | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                                    |
+-----------+-------+-----------------+-------------------+-------------+-----------------+----+-------------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------------------------------------------------------------+
| g3+       | 18    | BUFG_GT/O       | BUFG_GT_X1Y90*    |           0 |               0 |  0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK |
| g9+       | 20    | BUFGCE/O        | BUFGCE_X0Y44*     |           0 |               0 |  0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_out2                                                      |
| g12+      | 1     | BUFGCE_DIV/O    | BUFGCE_DIV_X0Y16* |           0 |               0 |  0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/blp/blp_i/freerun_clk/bufg_div/U0/BUFGCE_O[0]                                                                 |
+-----------+-------+-----------------+-------------------+-------------+-----------------+----+-------------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count). Internal cell leaf pins are not counted
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Constraint column, symbol '*' indicates multiple constraint types applied to the clock driver. Please check for potential conflicts.
***** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


87. Clock Region Cell Placement per Global Clock: Region X1Y5
-------------------------------------------------------------

+-----------+-------+-----------------+-------------------+-------------+-----------------+----+-------------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint        | Clock Loads | Non-Clock Loads | FF | Memory LUTs | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                                    |
+-----------+-------+-----------------+-------------------+-------------+-----------------+----+-------------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------------------------------------------------------------+
| g3+       | 18    | BUFG_GT/O       | BUFG_GT_X1Y90*    |           0 |               0 |  0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK |
| g9+       | 20    | BUFGCE/O        | BUFGCE_X0Y44*     |           0 |               0 |  0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_out2                                                      |
| g12+      | 1     | BUFGCE_DIV/O    | BUFGCE_DIV_X0Y16* |           0 |               0 |  0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/blp/blp_i/freerun_clk/bufg_div/U0/BUFGCE_O[0]                                                                 |
+-----------+-------+-----------------+-------------------+-------------+-----------------+----+-------------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count). Internal cell leaf pins are not counted
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Constraint column, symbol '*' indicates multiple constraint types applied to the clock driver. Please check for potential conflicts.
***** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


88. Clock Region Cell Placement per Global Clock: Region X2Y5
-------------------------------------------------------------

+-----------+-------+-----------------+-------------------+-------------+-----------------+----+-------------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint        | Clock Loads | Non-Clock Loads | FF | Memory LUTs | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                                    |
+-----------+-------+-----------------+-------------------+-------------+-----------------+----+-------------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------------------------------------------------------------+
| g3+       | 18    | BUFG_GT/O       | BUFG_GT_X1Y90*    |           0 |               0 |  0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK |
| g9+       | 20    | BUFGCE/O        | BUFGCE_X0Y44*     |           0 |               0 |  0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_out2                                                      |
| g12+      | 1     | BUFGCE_DIV/O    | BUFGCE_DIV_X0Y16* |           0 |               0 |  0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/blp/blp_i/freerun_clk/bufg_div/U0/BUFGCE_O[0]                                                                 |
+-----------+-------+-----------------+-------------------+-------------+-----------------+----+-------------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count). Internal cell leaf pins are not counted
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Constraint column, symbol '*' indicates multiple constraint types applied to the clock driver. Please check for potential conflicts.
***** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


89. Clock Region Cell Placement per Global Clock: Region X3Y5
-------------------------------------------------------------

+-----------+-------+-----------------+-------------------+-------------+-----------------+----+-------------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint        | Clock Loads | Non-Clock Loads | FF | Memory LUTs | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                                    |
+-----------+-------+-----------------+-------------------+-------------+-----------------+----+-------------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------------------------------------------------------------+
| g3+       | 18    | BUFG_GT/O       | BUFG_GT_X1Y90*    |           0 |               0 |  0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK |
| g9+       | 20    | BUFGCE/O        | BUFGCE_X0Y44*     |           0 |               0 |  0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_out2                                                      |
| g12+      | 1     | BUFGCE_DIV/O    | BUFGCE_DIV_X0Y16* |           0 |               0 |  0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/blp/blp_i/freerun_clk/bufg_div/U0/BUFGCE_O[0]                                                                 |
+-----------+-------+-----------------+-------------------+-------------+-----------------+----+-------------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count). Internal cell leaf pins are not counted
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Constraint column, symbol '*' indicates multiple constraint types applied to the clock driver. Please check for potential conflicts.
***** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


90. Clock Region Cell Placement per Global Clock: Region X4Y5
-------------------------------------------------------------

+-----------+-------+-----------------+-------------------+-------------+-----------------+----+-------------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint        | Clock Loads | Non-Clock Loads | FF | Memory LUTs | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                                    |
+-----------+-------+-----------------+-------------------+-------------+-----------------+----+-------------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------------------------------------------------------------+
| g3+       | 18    | BUFG_GT/O       | BUFG_GT_X1Y90*    |           0 |               0 |  0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK |
| g9+       | 20    | BUFGCE/O        | BUFGCE_X0Y44*     |           0 |               0 |  0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_out2                                                      |
| g12+      | 1     | BUFGCE_DIV/O    | BUFGCE_DIV_X0Y16* |           0 |               0 |  0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/blp/blp_i/freerun_clk/bufg_div/U0/BUFGCE_O[0]                                                                 |
+-----------+-------+-----------------+-------------------+-------------+-----------------+----+-------------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count). Internal cell leaf pins are not counted
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Constraint column, symbol '*' indicates multiple constraint types applied to the clock driver. Please check for potential conflicts.
***** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


91. Clock Region Cell Placement per Global Clock: Region X5Y5
-------------------------------------------------------------

+-----------+-------+-----------------+-------------------+-------------+-----------------+-----+-------------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint        | Clock Loads | Non-Clock Loads | FF  | Memory LUTs | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                                    |
+-----------+-------+-----------------+-------------------+-------------+-----------------+-----+-------------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------------------------------------------------------------+
| g3        | 18    | BUFG_GT/O       | BUFG_GT_X1Y90*    |         180 |               0 | 180 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK |
| g9        | 20    | BUFGCE/O        | BUFGCE_X0Y44*     |         444 |               0 | 443 |           1 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_out2                                                      |
| g12+      | 1     | BUFGCE_DIV/O    | BUFGCE_DIV_X0Y16* |           0 |               0 |   0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/blp/blp_i/freerun_clk/bufg_div/U0/BUFGCE_O[0]                                                                 |
+-----------+-------+-----------------+-------------------+-------------+-----------------+-----+-------------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count). Internal cell leaf pins are not counted
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Constraint column, symbol '*' indicates multiple constraint types applied to the clock driver. Please check for potential conflicts.
***** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


92. Clock Region Cell Placement per Global Clock: Region X6Y5
-------------------------------------------------------------

+-----------+-------+-----------------+-------------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint        | Clock Loads | Non-Clock Loads | FF   | Memory LUTs | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                                    |
+-----------+-------+-----------------+-------------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------------------------------------------------------------+
| g3        | 18    | BUFG_GT/O       | BUFG_GT_X1Y90*    |       10254 |               0 | 9610 |         632 |   12 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK |
| g9        | 20    | BUFGCE/O        | BUFGCE_X0Y44*     |         178 |               0 |  178 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_out2                                                      |
| g12+      | 1     | BUFGCE_DIV/O    | BUFGCE_DIV_X0Y16* |           0 |               0 |    0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/blp/blp_i/freerun_clk/bufg_div/U0/BUFGCE_O[0]                                                                 |
+-----------+-------+-----------------+-------------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count). Internal cell leaf pins are not counted
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Constraint column, symbol '*' indicates multiple constraint types applied to the clock driver. Please check for potential conflicts.
***** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


93. Clock Region Cell Placement per Global Clock: Region X7Y5
-------------------------------------------------------------

+-----------+-------+-----------------+-------------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint        | Clock Loads | Non-Clock Loads | FF   | Memory LUTs | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                                    |
+-----------+-------+-----------------+-------------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------------------------------------------------------------+
| g3        | 18    | BUFG_GT/O       | BUFG_GT_X1Y90*    |        6558 |               0 | 6460 |          84 |   14 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK |
| g9+       | 20    | BUFGCE/O        | BUFGCE_X0Y44*     |           0 |               0 |    0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_out2                                                      |
| g12+      | 1     | BUFGCE_DIV/O    | BUFGCE_DIV_X0Y16* |           0 |               0 |    0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/blp/blp_i/freerun_clk/bufg_div/U0/BUFGCE_O[0]                                                                 |
+-----------+-------+-----------------+-------------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count). Internal cell leaf pins are not counted
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Constraint column, symbol '*' indicates multiple constraint types applied to the clock driver. Please check for potential conflicts.
***** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


94. Clock Region Cell Placement per Global Clock: Region X0Y6
-------------------------------------------------------------

+-----------+-------+-----------------+-------------------+-------------+-----------------+----+-------------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint        | Clock Loads | Non-Clock Loads | FF | Memory LUTs | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                                    |
+-----------+-------+-----------------+-------------------+-------------+-----------------+----+-------------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------------------------------------------------------------+
| g3+       | 18    | BUFG_GT/O       | BUFG_GT_X1Y90*    |           0 |               0 |  0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK |
| g9+       | 20    | BUFGCE/O        | BUFGCE_X0Y44*     |           0 |               0 |  0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_out2                                                      |
| g12+      | 1     | BUFGCE_DIV/O    | BUFGCE_DIV_X0Y16* |           0 |               0 |  0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/blp/blp_i/freerun_clk/bufg_div/U0/BUFGCE_O[0]                                                                 |
+-----------+-------+-----------------+-------------------+-------------+-----------------+----+-------------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count). Internal cell leaf pins are not counted
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Constraint column, symbol '*' indicates multiple constraint types applied to the clock driver. Please check for potential conflicts.
***** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


95. Clock Region Cell Placement per Global Clock: Region X1Y6
-------------------------------------------------------------

+-----------+-------+-----------------+-------------------+-------------+-----------------+----+-------------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint        | Clock Loads | Non-Clock Loads | FF | Memory LUTs | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                                    |
+-----------+-------+-----------------+-------------------+-------------+-----------------+----+-------------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------------------------------------------------------------+
| g3+       | 18    | BUFG_GT/O       | BUFG_GT_X1Y90*    |           0 |               0 |  0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK |
| g9+       | 20    | BUFGCE/O        | BUFGCE_X0Y44*     |           0 |               0 |  0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_out2                                                      |
| g12+      | 1     | BUFGCE_DIV/O    | BUFGCE_DIV_X0Y16* |           0 |               0 |  0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/blp/blp_i/freerun_clk/bufg_div/U0/BUFGCE_O[0]                                                                 |
+-----------+-------+-----------------+-------------------+-------------+-----------------+----+-------------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count). Internal cell leaf pins are not counted
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Constraint column, symbol '*' indicates multiple constraint types applied to the clock driver. Please check for potential conflicts.
***** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


96. Clock Region Cell Placement per Global Clock: Region X2Y6
-------------------------------------------------------------

+-----------+-------+-----------------+-------------------+-------------+-----------------+----+-------------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint        | Clock Loads | Non-Clock Loads | FF | Memory LUTs | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                                    |
+-----------+-------+-----------------+-------------------+-------------+-----------------+----+-------------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------------------------------------------------------------+
| g3+       | 18    | BUFG_GT/O       | BUFG_GT_X1Y90*    |           0 |               0 |  0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK |
| g9+       | 20    | BUFGCE/O        | BUFGCE_X0Y44*     |           0 |               0 |  0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_out2                                                      |
| g12+      | 1     | BUFGCE_DIV/O    | BUFGCE_DIV_X0Y16* |           0 |               0 |  0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/blp/blp_i/freerun_clk/bufg_div/U0/BUFGCE_O[0]                                                                 |
+-----------+-------+-----------------+-------------------+-------------+-----------------+----+-------------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count). Internal cell leaf pins are not counted
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Constraint column, symbol '*' indicates multiple constraint types applied to the clock driver. Please check for potential conflicts.
***** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


97. Clock Region Cell Placement per Global Clock: Region X3Y6
-------------------------------------------------------------

+-----------+-------+-----------------+-------------------+-------------+-----------------+----+-------------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint        | Clock Loads | Non-Clock Loads | FF | Memory LUTs | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                                    |
+-----------+-------+-----------------+-------------------+-------------+-----------------+----+-------------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------------------------------------------------------------+
| g3+       | 18    | BUFG_GT/O       | BUFG_GT_X1Y90*    |           0 |               0 |  0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK |
| g9+       | 20    | BUFGCE/O        | BUFGCE_X0Y44*     |           0 |               0 |  0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_out2                                                      |
| g12+      | 1     | BUFGCE_DIV/O    | BUFGCE_DIV_X0Y16* |           0 |               0 |  0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/blp/blp_i/freerun_clk/bufg_div/U0/BUFGCE_O[0]                                                                 |
+-----------+-------+-----------------+-------------------+-------------+-----------------+----+-------------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count). Internal cell leaf pins are not counted
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Constraint column, symbol '*' indicates multiple constraint types applied to the clock driver. Please check for potential conflicts.
***** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


98. Clock Region Cell Placement per Global Clock: Region X4Y6
-------------------------------------------------------------

+-----------+-------+-----------------+-------------------+-------------+-----------------+----+-------------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint        | Clock Loads | Non-Clock Loads | FF | Memory LUTs | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                                    |
+-----------+-------+-----------------+-------------------+-------------+-----------------+----+-------------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------------------------------------------------------------+
| g3+       | 18    | BUFG_GT/O       | BUFG_GT_X1Y90*    |           0 |               0 |  0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK |
| g9+       | 20    | BUFGCE/O        | BUFGCE_X0Y44*     |           0 |               0 |  0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_out2                                                      |
| g12+      | 1     | BUFGCE_DIV/O    | BUFGCE_DIV_X0Y16* |           0 |               0 |  0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/blp/blp_i/freerun_clk/bufg_div/U0/BUFGCE_O[0]                                                                 |
+-----------+-------+-----------------+-------------------+-------------+-----------------+----+-------------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count). Internal cell leaf pins are not counted
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Constraint column, symbol '*' indicates multiple constraint types applied to the clock driver. Please check for potential conflicts.
***** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


99. Clock Region Cell Placement per Global Clock: Region X5Y6
-------------------------------------------------------------

+-----------+-------+-----------------+-------------------+-------------+-----------------+-----+-------------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint        | Clock Loads | Non-Clock Loads | FF  | Memory LUTs | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                                    |
+-----------+-------+-----------------+-------------------+-------------+-----------------+-----+-------------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------------------------------------------------------------+
| g3        | 18    | BUFG_GT/O       | BUFG_GT_X1Y90*    |         110 |               0 | 110 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK |
| g9        | 20    | BUFGCE/O        | BUFGCE_X0Y44*     |         114 |               0 | 114 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_out2                                                      |
| g12+      | 1     | BUFGCE_DIV/O    | BUFGCE_DIV_X0Y16* |           0 |               0 |   0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/blp/blp_i/freerun_clk/bufg_div/U0/BUFGCE_O[0]                                                                 |
+-----------+-------+-----------------+-------------------+-------------+-----------------+-----+-------------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count). Internal cell leaf pins are not counted
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Constraint column, symbol '*' indicates multiple constraint types applied to the clock driver. Please check for potential conflicts.
***** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


100. Clock Region Cell Placement per Global Clock: Region X6Y6
--------------------------------------------------------------

+-----------+-------+-----------------+----------------+-------------+-----------------+-------+-------------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint     | Clock Loads | Non-Clock Loads | FF    | Memory LUTs | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                                    |
+-----------+-------+-----------------+----------------+-------------+-----------------+-------+-------------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------------------------------------------------------------+
| g3        | 18    | BUFG_GT/O       | BUFG_GT_X1Y90* |       10385 |               0 | 10122 |         253 |   10 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK |
| g9        | 20    | BUFGCE/O        | BUFGCE_X0Y44*  |          10 |               0 |    10 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_out2                                                      |
+-----------+-------+-----------------+----------------+-------------+-----------------+-------+-------------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count). Internal cell leaf pins are not counted
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Constraint column, symbol '*' indicates multiple constraint types applied to the clock driver. Please check for potential conflicts.


101. Clock Region Cell Placement per Global Clock: Region X7Y6
--------------------------------------------------------------

+-----------+-------+-----------------+----------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint     | Clock Loads | Non-Clock Loads | FF   | Memory LUTs | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                                    |
+-----------+-------+-----------------+----------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------------------------------------------------------------+
| g3        | 18    | BUFG_GT/O       | BUFG_GT_X1Y90* |        5505 |               0 | 5487 |           2 |   16 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK |
+-----------+-------+-----------------+----------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count). Internal cell leaf pins are not counted
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Constraint column, symbol '*' indicates multiple constraint types applied to the clock driver. Please check for potential conflicts.


102. Clock Region Cell Placement per Global Clock: Region X0Y7
--------------------------------------------------------------

+-----------+-------+-----------------+-------------------+-------------+-----------------+----+-------------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint        | Clock Loads | Non-Clock Loads | FF | Memory LUTs | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                                    |
+-----------+-------+-----------------+-------------------+-------------+-----------------+----+-------------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------------------------------------------------------------+
| g3+       | 18    | BUFG_GT/O       | BUFG_GT_X1Y90*    |           0 |               0 |  0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK |
| g9+       | 20    | BUFGCE/O        | BUFGCE_X0Y44*     |           0 |               0 |  0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_out2                                                      |
| g12+      | 1     | BUFGCE_DIV/O    | BUFGCE_DIV_X0Y16* |           0 |               0 |  0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/blp/blp_i/freerun_clk/bufg_div/U0/BUFGCE_O[0]                                                                 |
+-----------+-------+-----------------+-------------------+-------------+-----------------+----+-------------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count). Internal cell leaf pins are not counted
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Constraint column, symbol '*' indicates multiple constraint types applied to the clock driver. Please check for potential conflicts.
***** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


103. Clock Region Cell Placement per Global Clock: Region X1Y7
--------------------------------------------------------------

+-----------+-------+-----------------+-------------------+-------------+-----------------+----+-------------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint        | Clock Loads | Non-Clock Loads | FF | Memory LUTs | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                                    |
+-----------+-------+-----------------+-------------------+-------------+-----------------+----+-------------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------------------------------------------------------------+
| g3+       | 18    | BUFG_GT/O       | BUFG_GT_X1Y90*    |           0 |               0 |  0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK |
| g9+       | 20    | BUFGCE/O        | BUFGCE_X0Y44*     |           0 |               0 |  0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_out2                                                      |
| g12+      | 1     | BUFGCE_DIV/O    | BUFGCE_DIV_X0Y16* |           0 |               0 |  0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/blp/blp_i/freerun_clk/bufg_div/U0/BUFGCE_O[0]                                                                 |
+-----------+-------+-----------------+-------------------+-------------+-----------------+----+-------------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count). Internal cell leaf pins are not counted
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Constraint column, symbol '*' indicates multiple constraint types applied to the clock driver. Please check for potential conflicts.
***** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


104. Clock Region Cell Placement per Global Clock: Region X2Y7
--------------------------------------------------------------

+-----------+-------+-----------------+-------------------+-------------+-----------------+----+-------------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint        | Clock Loads | Non-Clock Loads | FF | Memory LUTs | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                                    |
+-----------+-------+-----------------+-------------------+-------------+-----------------+----+-------------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------------------------------------------------------------+
| g3+       | 18    | BUFG_GT/O       | BUFG_GT_X1Y90*    |           0 |               0 |  0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK |
| g9+       | 20    | BUFGCE/O        | BUFGCE_X0Y44*     |           0 |               0 |  0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_out2                                                      |
| g12+      | 1     | BUFGCE_DIV/O    | BUFGCE_DIV_X0Y16* |           0 |               0 |  0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/blp/blp_i/freerun_clk/bufg_div/U0/BUFGCE_O[0]                                                                 |
+-----------+-------+-----------------+-------------------+-------------+-----------------+----+-------------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count). Internal cell leaf pins are not counted
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Constraint column, symbol '*' indicates multiple constraint types applied to the clock driver. Please check for potential conflicts.
***** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


105. Clock Region Cell Placement per Global Clock: Region X3Y7
--------------------------------------------------------------

+-----------+-------+-----------------+-------------------+-------------+-----------------+----+-------------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint        | Clock Loads | Non-Clock Loads | FF | Memory LUTs | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                                    |
+-----------+-------+-----------------+-------------------+-------------+-----------------+----+-------------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------------------------------------------------------------+
| g3+       | 18    | BUFG_GT/O       | BUFG_GT_X1Y90*    |           0 |               0 |  0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK |
| g9+       | 20    | BUFGCE/O        | BUFGCE_X0Y44*     |           0 |               0 |  0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_out2                                                      |
| g12+      | 1     | BUFGCE_DIV/O    | BUFGCE_DIV_X0Y16* |           0 |               0 |  0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/blp/blp_i/freerun_clk/bufg_div/U0/BUFGCE_O[0]                                                                 |
+-----------+-------+-----------------+-------------------+-------------+-----------------+----+-------------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count). Internal cell leaf pins are not counted
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Constraint column, symbol '*' indicates multiple constraint types applied to the clock driver. Please check for potential conflicts.
***** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


106. Clock Region Cell Placement per Global Clock: Region X4Y7
--------------------------------------------------------------

+-----------+-------+-----------------+-------------------+-------------+-----------------+----+-------------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint        | Clock Loads | Non-Clock Loads | FF | Memory LUTs | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                                    |
+-----------+-------+-----------------+-------------------+-------------+-----------------+----+-------------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------------------------------------------------------------+
| g3+       | 18    | BUFG_GT/O       | BUFG_GT_X1Y90*    |           0 |               0 |  0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK |
| g9+       | 20    | BUFGCE/O        | BUFGCE_X0Y44*     |           0 |               0 |  0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_out2                                                      |
| g12+      | 1     | BUFGCE_DIV/O    | BUFGCE_DIV_X0Y16* |           0 |               0 |  0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/blp/blp_i/freerun_clk/bufg_div/U0/BUFGCE_O[0]                                                                 |
+-----------+-------+-----------------+-------------------+-------------+-----------------+----+-------------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count). Internal cell leaf pins are not counted
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Constraint column, symbol '*' indicates multiple constraint types applied to the clock driver. Please check for potential conflicts.
***** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


107. Clock Region Cell Placement per Global Clock: Region X5Y7
--------------------------------------------------------------

+-----------+-------+-----------------+-------------------+-------------+-----------------+----+-------------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint        | Clock Loads | Non-Clock Loads | FF | Memory LUTs | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                                    |
+-----------+-------+-----------------+-------------------+-------------+-----------------+----+-------------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------------------------------------------------------------+
| g3+       | 18    | BUFG_GT/O       | BUFG_GT_X1Y90*    |           0 |               0 |  0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK |
| g9+       | 20    | BUFGCE/O        | BUFGCE_X0Y44*     |           0 |               0 |  0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_out2                                                      |
| g12+      | 1     | BUFGCE_DIV/O    | BUFGCE_DIV_X0Y16* |           0 |               0 |  0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/blp/blp_i/freerun_clk/bufg_div/U0/BUFGCE_O[0]                                                                 |
+-----------+-------+-----------------+-------------------+-------------+-----------------+----+-------------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count). Internal cell leaf pins are not counted
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Constraint column, symbol '*' indicates multiple constraint types applied to the clock driver. Please check for potential conflicts.
***** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


108. Clock Region Cell Placement per Global Clock: Region X6Y7
--------------------------------------------------------------

+-----------+-------+-----------------+-------------------+-------------+-----------------+----+-------------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint        | Clock Loads | Non-Clock Loads | FF | Memory LUTs | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                                    |
+-----------+-------+-----------------+-------------------+-------------+-----------------+----+-------------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------------------------------------------------------------+
| g3+       | 18    | BUFG_GT/O       | BUFG_GT_X1Y90*    |           0 |               0 |  0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK |
| g9+       | 20    | BUFGCE/O        | BUFGCE_X0Y44*     |           0 |               0 |  0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_out2                                                      |
| g12+      | 1     | BUFGCE_DIV/O    | BUFGCE_DIV_X0Y16* |           0 |               0 |  0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/blp/blp_i/freerun_clk/bufg_div/U0/BUFGCE_O[0]                                                                 |
+-----------+-------+-----------------+-------------------+-------------+-----------------+----+-------------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count). Internal cell leaf pins are not counted
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Constraint column, symbol '*' indicates multiple constraint types applied to the clock driver. Please check for potential conflicts.
***** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


109. Clock Region Cell Placement per Global Clock: Region X7Y7
--------------------------------------------------------------

+-----------+-------+-----------------+-------------------+-------------+-----------------+----+-------------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint        | Clock Loads | Non-Clock Loads | FF | Memory LUTs | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                                    |
+-----------+-------+-----------------+-------------------+-------------+-----------------+----+-------------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------------------------------------------------------------+
| g3+       | 18    | BUFG_GT/O       | BUFG_GT_X1Y90*    |           0 |               0 |  0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK |
| g9+       | 20    | BUFGCE/O        | BUFGCE_X0Y44*     |           0 |               0 |  0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_out2                                                      |
| g12+      | 1     | BUFGCE_DIV/O    | BUFGCE_DIV_X0Y16* |           0 |               0 |  0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | level0_i/blp/blp_i/freerun_clk/bufg_div/U0/BUFGCE_O[0]                                                                 |
+-----------+-------+-----------------+-------------------+-------------+-----------------+----+-------------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count). Internal cell leaf pins are not counted
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Constraint column, symbol '*' indicates multiple constraint types applied to the clock driver. Please check for potential conflicts.
***** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


