[{'role': 'system', 'content': 'You are a technical specialist with expertise in electronics. Your task is to analyze datasheets for electronic components and provide a concise summary of the product’s key characteristics and specifications. In addition, you need to gather textual information about the component, including its description and typical applications.Instructions:    Identify the correct component in the datasheet using the provided product code.    Summarize key parameters, including:        Voltage ratings        Current ratings        Power consumption        Operating temperature range        Package type        Special features or notes (if applicable)        Moisture Sensetive Level JEDEC J-STD-020E    Provide a short description of the component, including what it is (e.g., transistor, microcontroller, sensor) and its primary function.    Explain typical applications for the component (e.g., power management, signal processing, data storage, etc.).    Be thorough and accurate: Ensure the information corresponds specifically to the product code, as some datasheets cover multiple variants.Your goal is to create a clear and accurate technical summary that includes both key specifications and a description of what the component is used for.'}, {'role': 'user', 'content': 'Give me information about the component of TLV70733PDQNR production of TEXAS INSTRUMENTS from the text:TLV707, TLV707P\n200-mA, Low-I Q, Low-Noise, Low-Dropout Regulator for Portable Devices\n1 Features\n•Typical accuracy: 0.5%\n•Supports 200-mA output\n•Low I Q: 25 μA\n•Fixed-output voltage combinations possible from \n0.85 V to 5.0 V(1)\n•High PSRR:\n–70 dB at 100 Hz\n–50 dB at 1 MHz\n•Stable with effective capacitance of 0.1 μF(2)\n•Thermal shutdown and overcurrent protection\n•Package: 1-mm × 1-mm DQN (X2SON) 1 2\n2 Applications\n•Smart phones and wireless handsets\n•Gaming  and toys\n•WLAN  and other PC add-on cards\n•TVs and set-top boxes\n•Wearable electronics3 Description\nThe TLV707 series (TLV707 and TLV707P) of low-\ndropout linear regulators (LDOs) are low quiescent \ncurrent devices with excellent line and load transient \nperformance for power-sensitive applications. These \ndevices provide a typical accuracy of 0.5%. All \nversions have thermal shutdown and overcurrent \nprotection for safety.\nFurthermore, these devices are stable with an \neffective output capacitance of only 0.1 µF. This \nfeature enables the use of cost-effective capacitors \nthat have higher bias voltages and temperature \nderating. These devices also regulate to the specified \naccuracy with no output load.\nThe TLV707P also provides an active pulldown circuit \nto quickly discharge the outputs.\nThe TLV707 series of LDOs are available in a 1-mm \n× 1-mm DQN (X2SON) package that makes them \ndesirable for handheld applications.\nPackage Information\nPART NUMBER PACKAGE(1)PACKAGE SIZE(2)\nTLV707\nDQN (X2SON, 4) 1.00 mm × 1.00 mm\nTLV707P\n(1) For all available packages, see the package option \naddendum at the end of the data sheet.\n(2) The package size (length × width) is a nominal value and \nincludes pins, where applicable.\n \n \nTLV707□Series\nGNDENIN OUTVINVOUT\nOn\nOffCINCOUT1 F\nCeramic/c109\nTypical Application Circuit\n1For all available voltage options, see the package option addendum at the end of the data sheet.\n2See the Mechanical, Packaging, and Orderable Information  section for more details.TLV707 , TLV707P\nSBVS153G  – FEBRUARY 2011 – REVISED JUNE 2023\nAn IMPORTANT NOTICE at the end of this data sheet addresses availability, warranty, changes, use in safety-critical applications, \nintellectual property matters and other important disclaimers. PRODUCTION DATA.\nTable of Contents\n1 Features ............................................................................ 1\n2 Applications ..................................................................... 1\n3 Description ....................................................................... 1\n4 Revision History .............................................................. 2\n5 Pin Configuration and Functions ................................... 3\n6 Specifications .................................................................. 4\n6.1 Absolute Maximum Ratings ........................................ 4\n6.2 ESD Ratings ............................................................... 4\n6.3 Recommended Operating Conditions ......................... 4\n6.4 Thermal Information .................................................... 4\n6.5 Electrical Characteristics ............................................. 5\n6.6 Typical Characteristics ................................................ 6\n7 Detailed Description ...................................................... 16\n7.1 Overview ................................................................... 16\n7.2 Functional Block Diagrams ....................................... 16\n7.3 Feature Description ................................................... 17\n7.4 Device Functional Modes .......................................... 188 Application and Implementation .................................. 19\n8.1 Application Information ............................................. 19\n8.2 Typical Application .................................................... 19\n8.3 Best Design Practices ............................................... 22\n8.4 Power Supply Recommendations ............................. 23\n8.5 Layout ....................................................................... 23\n9 Device and Documentation Support ............................ 25\n9.1 Device Support ......................................................... 25\n9.2 Documentation Support ............................................ 25\n9.3 Receiving Notification of Documentation Updates ....25\n9.4 Support Resources ................................................... 25\n9.5 Trademarks ............................................................... 25\n9.6 Electrostatic Discharge Caution ................................ 26\n9.7 Glossary .................................................................... 26\n10 Mechanical, Packaging, and Orderable \nInformation .................................................................... 26\n4 Revision History\nNOTE: Page numbers for previous revisions may differ from page numbers in the current version.\nChanges from Revision F (May 2018) to Revision G (June 2023) Page\n•Added TLV707xxA information to document ...................................................................................................... 1\n•Added TLV707xxA information to V (DO) and I CL parameters in Electrical Characteristics  table ........................ 5\n•Added TLV707xxA information to Device Nomenclature  section ..................................................................... 25\nChanges from Revision E (February 2016) to Revision F (May 2018) Page\n•Changed V (ESD) HBM value from ±2000 V to ±4000 V in ESD Ratings  table ..................................................... 4TLV707, TLV707P\nSBVS153G – FEBRUARY 2011 – REVISED JUNE 2023\n www.ti.com\n2 Submit Document Feedback Copyright © 2023 Texas Instruments Incorporated\nProduct Folder Links: TLV707  TLV707P\n5 Pin Configuration and Functions\nOUT GNDIN EN\n4\n13\n2Thermal\nPad\nFigure 5-1. DQN Package,  4-Pin X2SON  (Top View) \nTable 5-1. Pin Functions\nPIN\nI/O DESCRIPTION\nNAME NO.\nEN 3 IEnable pin. Driving EN over 0.9 V turns on the regulator. Driving EN below 0.4 V puts the \nregulator into shutdown mode.\nFor TLV707P, output voltage is discharged through an internal 120-Ω resistor when device is shut \ndown.\nGND 2 — Ground pin\nIN 4 IInput pin. For good transient performance, place a small 1-µF ceramic capacitor from this pin to \nground. See Input and Output Capacitor Requirements  for more details.\nOUT 1 ORegulated output voltage pin. A small 1-μF ceramic capacitor is required from this pin to ground \nto assure stability. See Input and Output Capacitor Requirements  for more details.\nwww.ti.comTLV707, TLV707P\nSBVS153G – FEBRUARY 2011 – REVISED JUNE 2023\nCopyright © 2023 Texas Instruments Incorporated Submit Document Feedback 3\nProduct Folder Links: TLV707  TLV707P\n6 Specifications\n6.1 Absolute Maximum Ratings\nover operating junction temperature range (unless otherwise noted)(1)\nMIN MAX UNIT\nVoltage(2)IN –0.3 6.0 V\nEN –0.3 6.0 V\nOUT –0.3 6.0 V\nCurrent (source) OUT Internally limited\nOutput short-circuit duration Indefinite\nTemperatureOperating junction, T J –55 150 °C\nStorage, T stg –55 150 °C\n(1) Stresses beyond those listed under Absolute Maximum Ratings  may cause permanent damage to the device. These are stress ratings \nonly, and functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating \nConditions  is not implied. Exposure to absolute-maximum-rated conditions for extended periods my affect device reliability.\n(2) All voltages are with respect to network ground pin.\n6.2 ESD Ratings\nVALUE UNIT\nV(ESD) Electrostatic dischargeHuman body model (HBM) QSS 009-105 (JESD22-A114A)(1)±4000\nV\nCharged device model (CDM) QSS 009-147 (JESD22-C101B.01)(2)±500\n(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.\n(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.\n6.3 Recommended Operating Conditions\nover operating junction temperature range (unless otherwise noted)\nMIN NOM MAX UNIT\nVIN Input voltage 2.0 5.5 V\nIOUT Output current 0 200 mA\nTJ Operating junction temperature –40 125 °C\n6.4 Thermal Information\nTHERMAL METRIC(1)TLV707, TLV707P\nUNIT DQN (X2SON)\n4 PINS\nRθJA Junction-to-ambient thermal resistance 208.1 °C/W\nRθJC(top) Junction-to-case (top) thermal resistance 108.8 °C/W\nRθJB Junction-to-board thermal resistance 159.4 °C/W\nψJT Junction-to-top characterization parameter 3.8 °C/W\nψJB Junction-to-board characterization parameter 159.4 °C/W\nRθJC(bot) Junction-to-case (bottom) thermal resistance 110.2 °C/W\n(1) For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics  application \nnote.TLV707, TLV707P\nSBVS153G – FEBRUARY 2011 – REVISED JUNE 2023\n www.ti.com\n4 Submit Document Feedback Copyright © 2023 Texas Instruments Incorporated\nProduct Folder Links: TLV707  TLV707P\n6.5 Electrical Characteristics\nat V IN = V OUT(nom)  + 0.5 V or 2.0 V (whichever is greater); I OUT = 1 mA, V EN = V IN, COUT = 0.47 μF, and T J = –40°C to +85°C \n(unless otherwise noted); typical values are at T J = 25°C\nPARAMETER TEST CONDITIONS MIN TYP MAX UNIT\nVOUTOutput voltage range 0.85 5 V\nDC output accuracy0.5%\nVOUT ≥ 0.85 V –1.5% 1.5%\nΔVO (ΔVI) Line regulation 1 5 mV\nΔVO (ΔIO) Load regulation 0 mA ≤ I OUT ≤ 150 mA 10 20 mV\nV(DO) Dropout voltageVIN = 0.98 x \nVOUT(nom)2.0 V < V OUT ≤ 2.4 VIOUT = 30 mA 65\nmVIOUT = 150 mA 325 360\n2.4 V < V OUT ≤ 2.8 VIOUT = 30 mA 50\nIOUT = 150 mA 250 300\n2.8 V < V OUT ≤ 3.3 VIOUT = 30 mA 45\nIOUT = 150 mA 220 270\n3.3 V < V OUT ≤ 5.0 VIOUT = 30 mA 40\nIOUT = 150 mA 200 250\nV(DO)Dropout voltage, \nTLV707xxAVIN = 0.98 × \nVOUT(nom)2.0 V < VOUT ≤ 2.5 VIOUT = 30 mA 65\nmVIOUT = 150 mA 325 360\n2.5 V < VOUT ≤ 3.1 VIOUT = 30 mA 50\nIOUT = 150 mA 250 300\n3.1 V < VOUT ≤ 3.5 VIOUT = 30 mA 45\nIOUT = 150 mA 220 280\n3.5 V < VOUT ≤ 5.0 VIOUT = 30 mA 40\nIOUT = 150 mA 200 260\nICL Output current limit VOUT = 0.9 × V OUT(nom) 240 300 450 mA\nICLOutput current limit, \nTLV707xxAVOUT = 0.9 × V OUT(nom) , VOUT(nom)  ≤ 1.5 V 220 300 450\nmA\nVOUT = 0.9 × V OUT(nom) , VOUT(nom)  > 1.5 V 240 300 450\nI(GND) Ground pin current IOUT = 0 mA 25 50 µA\nI(EN) EN pin current VEN = 5.5 V 0.01 µA\nISHUTDOWN Shutdown current VEN ≤ 0.4 V, 2.0 V ≤ V IN ≤ 4.5 V 1 µA\nVIL(EN)EN pin low-level input \nvoltage (disable device)0 0.4 V\nVIH(EN)EN pin high-level input \nvoltage (enable device)0.9 VIN V\nPSRRPower-supply rejection \nratioVIN = 3.3 V, V OUT = 2.8 V,\nIOUT = 30 mAf = 100 Hz 70\ndB f = 10 kHz 55\nf = 1 MHz 50\nVn Output noise voltageBW = 100 Hz to 100 kHz, V IN = 2.3 V, V OUT = 1.8 V,\nIOUT = 10 mA45 µVRMS\ntSTR Start-up time(1)COUT = 1.0 µF, I OUT = 150 mA 100 µs\nRPULLDOWNPulldown resistance \n(TLV707P only)120 Ω\n(1) Start-up time = time from EN assertion to 0.98 × V OUT.\nwww.ti.comTLV707, TLV707P\nSBVS153G – FEBRUARY 2011 – REVISED JUNE 2023\nCopyright © 2023 Texas Instruments Incorporated Submit Document Feedback 5\nProduct Folder Links: TLV707  TLV707P\n6.6 Typical Characteristics\nat T J = –40°C to +85°C, V IN = V OUT(nom)  + 0.5 V or 2.0 V (whichever is greater), I OUT = 10 mA, V EN = V IN, and C OUT = 1 μF \n(unless otherwise noted); typical values are at T J = 25°C\n0 200\nOutput Current (mA)1.3\n1.28\n1.26\n1.24\n1.22\n1.2\n1.18\n1.16\n1.14\n1.12\n1.1Output Voltage (V)\n20 40 60 80 100 120 140 160 18085 C/c176\n25 C/c176\n/c45 /c17640 C\nVOUT = 1.2 V\nFigure 6-1. Load Regulation\n0 200\nOutput Current (mA)2.9\n2.88\n2.86\n2.84\n2.82\n2.8\n2.78\n2.76\n2.74\n2.72\n2.7Output Voltage (V)\n20 40 60 80 100 120 140 160 18085 C/c176\n25 C/c176\n/c45 /c17640 CVOUT = 2.8 V\nFigure 6-2. Load Regulation\n0 200\nOutput Current (mA)5.1\n5.08\n5.06\n5.04\n5.02\n5\n4.98\n4.96\n4.94\n4.92\n4.9Output Voltage (V)\n20 40 60 80 100 120 140 160 18085 C/c176\n25 C/c176\n/c45 /c17640 C\nVOUT = 5.0 V\nFigure 6-3. Load Regulation\n2 5.5\nInput Voltage (V)1.3\n1.28\n1.26\n1.24\n1.22\n1.2\n1.18\n1.16\n1.14\n1.12\n1.1Output Voltage (V)\n85 C/c176\n25 C/c176\n/c45 /c17640 C\n2.5 3 3.5 4 4.5 5VOUT = 1.2 V, I OUT = 10 mA\nFigure 6-4. Line Regulation\n3.1 5.5\nInput Voltage (V)2.9\n2.88\n2.86\n2.84\n2.82\n2.8\n2.78\n2.76\n2.74\n2.72\n2.7Output Voltage (V)\n85 C/c176\n25 C/c176\n/c45 /c17640 C\n3.7 4.3 4.9\nVOUT = 2.8 V, I OUT = 10 mA\nFigure 6-5. Line Regulation\n5.3 5.5\nInput Voltage (V)5.1\n5.08\n5.06\n5.04\n5.02\n5\n4.98\n4.96\n4.94\n4.92\n4.9Output Voltage (V)\n85 C/c176\n25 C/c176\n/c45 /c17640 C\n5.35 5.4 5.45VOUT = 5.0 V, I OUT = 10 mA\nFigure 6-6. Line RegulationTLV707, TLV707P\nSBVS153G – FEBRUARY 2011 – REVISED JUNE 2023\n www.ti.com\n6 Submit Document Feedback Copyright © 2023 Texas Instruments Incorporated\nProduct Folder Links: TLV707  TLV707P\n6.6 Typical Characteristics (continued)\nat T J = –40°C to +85°C, V IN = V OUT(nom)  + 0.5 V or 2.0 V (whichever is greater), I OUT = 10 mA, V EN = V IN, and C OUT = 1 μF \n(unless otherwise noted); typical values are at T J = 25°C\n2 5.5\nInput Voltage (V)1.3\n1.28\n1.26\n1.24\n1.22\n1.2\n1.18\n1.16\n1.14\n1.12\n1.1Output Voltage (V)\n85 C/c176\n25 C/c176\n/c45 /c17640 C\n2.5 3 3.5 4 4.5 5\nVOUT = 1.2 V, I OUT = 150 mA\nFigure 6-7. Line Regulation\n3.1 5.5\nInput Voltage (V)2.9\n2.88\n2.86\n2.84\n2.82\n2.8\n2.78\n2.76\n2.74\n2.72\n2.7Output Voltage (V)\n85 C/c176\n25 C/c176\n/c45 /c17640 C\n3.7 4.3 4.9VOUT = 2.8 V, I OUT = 150 mA\nFigure 6-8. Line Regulation\n5.3 5.5\nInput Voltage (V)5.1\n5.08\n5.06\n5.04\n5.02\n5\n4.98\n4.96\n4.94\n4.92\n4.9Output Voltage (V)\n85 C/c176\n25 C/c176\n/c45 /c17640 C\n5.35 5.4 5.45\nVOUT = 5.0 V, I OUT = 150 mA\nFigure 6-9. Line Regulation\n/c4540 85\nTemperature ( C) /c1761.3\n1.28\n1.26\n1.24\n1.22\n1.2\n1.18\n1.16\n1.14\n1.12\n1.1Output Voltage (V)\nI = 10 mA\nI = 150 mAOUT\nOUT\n/c4515 10 35 60VOUT = 1.2 V\nFigure 6-10. Output Voltage vs Temperature\n/c4540 85\nTemperature ( C) /c1762.9\n2.88\n2.86\n2.84\n2.82\n2.8\n2.78\n2.76\n2.74\n2.72\n2.7Output Voltage (V)\nI = 10 mA\nI = 150 mAOUT\nOUT\n/c4515 10 35 60\nVOUT = 2.8 V\nFigure 6-11. Output Voltage vs Temperature\n/c4540 85\nTemperature ( C) /c1765.1\n5.08\n5.06\n5.04\n5.02\n5\n4.98\n4.96\n4.94\n4.92\n4.9Output Voltage (V)\nI = 10 mA\nI = 150 mAOUT\nOUT\n/c4515 10 35 60VOUT = 5.0 V\nFigure 6-12. Output Voltage vs Temperature\nwww.ti.comTLV707, TLV707P\nSBVS153G – FEBRUARY 2011 – REVISED JUNE 2023\nCopyright © 2023 Texas Instruments Incorporated Submit Document Feedback 7\nProduct Folder Links: TLV707  TLV707P\n6.6 Typical Characteristics (continued)\nat T J = –40°C to +85°C, V IN = V OUT(nom)  + 0.5 V or 2.0 V (whichever is greater), I OUT = 10 mA, V EN = V IN, and C OUT = 1 μF \n(unless otherwise noted); typical values are at T J = 25°C\n2 5\nInput Voltage (V)400\n350\n300\n250\n200\n150\n100\n50\n0Dropout Voltage (mV)\n85 C/c176\n25 C/c176\n/c45 /c17640 C\n2.5 3 3.5 4 4.5\nIOUT = 150 mA\nFigure 6-13. Dropout Voltage vs Input Voltage\n2 5\nInput Voltage (V)600\n500\n400\n300\n200\n100\n0Dropout Voltage (mV)\n85 C/c176\n25 C/c176\n/c45 /c17640 C\n2.5 3 3.5 4 4.5IOUT = 200 mA\nFigure 6-14. Dropout Voltage vs Input Voltage\n0 200\nOutput Current (mA)350\n300\n250\n200\n150\n100\n50\n0Dropout Voltage (mV)\n20 40 60 80 100 120 140 160 18085 C/c176\n25 C/c176\n/c45 /c17640 C\nVOUT = 2.8 V\nFigure 6-15. Dropout Voltage vs Output Current\n0 200\nOutput Current (mA)350\n300\n250\n200\n150\n100\n50\n0Dropout Voltage (mV)\n20 40 60 80 100 120 140 160 18085 C/c176\n25 C/c176\n/c45 /c17640 CVOUT = 5.0 V\nFigure 6-16. Dropout Voltage vs Output Current\n2 5.5\nInput Voltage (V)35\n30\n25\n20\n15\n10\n5\n0G Pin Current ( A)/c109\nround\n85 C/c176\n25 C/c176\n/c45 /c17640 C\n2.5 3 3.5 4 4.5 5\nVOUT = 1.2 V, I OUT = 0 mA\nFigure 6-17. Ground Pin Current vs Input Voltage\n3.1 5.5\nInput Voltage (V)3.7 4.3 4.935\n30\n25\n20\n15\n10\n5\n0G Pin Current ( A)/c109\nround\n85 C/c176\n25 C/c176\n/c45 /c17640 CVOUT = 2.8 V, I OUT = 0 mA\nFigure 6-18. Ground Pin Current vs Input VoltageTLV707, TLV707P\nSBVS153G – FEBRUARY 2011 – REVISED JUNE 2023\n www.ti.com\n8 Submit Document Feedback Copyright © 2023 Texas Instruments Incorporated\nProduct Folder Links: TLV707  TLV707P\n6.6 Typical Characteristics (continued)\nat T J = –40°C to +85°C, V IN = V OUT(nom)  + 0.5 V or 2.0 V (whichever is greater), I OUT = 10 mA, V EN = V IN, and C OUT = 1 μF \n(unless otherwise noted); typical values are at T J = 25°C\n5.3 5.5\nInput Voltage (V)5.35 5.4 5.4535\n30\n25\n20\n15\n10\n5\n0Ground Pin Current ( A)/c109\n85 C/c176\n25 C/c176\n/c45 /c17640 C\nVOUT = 5.0 V, I OUT = 0 mA\nFigure 6-19. Ground Pin Current vs Input Voltage\n/c4540 85\nTemperature ( C) /c17640\n35\n30\n25\n20\n15\n10\n5\n0Ground Pin Current ( A)/c109\n/c4515 10 35 60VOUT = 1.2 V, I OUT = 0 mA\nFigure 6-20. Ground Pin Current vs Temperature\n/c4540 85\nTemperature ( C) /c17640\n35\n30\n25\n20\n15\n10\n5\n0Ground Pin Current ( A)/c109\n/c4515 10 35 60\nVOUT = 2.8 V, I OUT = 0 mA\nFigure 6-21. Ground Pin Current vs Temperature\n/c4540 85\nTemperature ( C) /c17640\n35\n30\n25\n20\n15\n10\n5\n0Ground Pin Current ( A)/c109\n/c4515 10 35 60VOUT = 5.0 V, I OUT = 0 mA\nFigure 6-22. Ground Pin Current vs Temperature\n0 200\nOutput Current (mA)1200\n1000\n800\n600\n400\n200\n0Ground Pin Current ( A)/c109\n20 40 60 80 100 120 140 160 18085 C/c176\n25 C/c176\n/c45 /c17640 C\nVOUT = 1.2 V\nFigure 6-23. Ground Pin Current vs Output Current\n0 200\nOutput Current (mA)1200\n1000\n800\n600\n400\n200\n0Ground Pin Current ( A)/c109\n20 40 60 80 100 120 140 160 18085 C/c176\n25 C/c176\n/c45 /c17640 CVOUT = 2.8 V\nFigure 6-24. Ground Pin Current vs Output Current\nwww.ti.comTLV707, TLV707P\nSBVS153G – FEBRUARY 2011 – REVISED JUNE 2023\nCopyright © 2023 Texas Instruments Incorporated Submit Document Feedback 9\nProduct Folder Links: TLV707  TLV707P\n6.6 Typical Characteristics (continued)\nat T J = –40°C to +85°C, V IN = V OUT(nom)  + 0.5 V or 2.0 V (whichever is greater), I OUT = 10 mA, V EN = V IN, and C OUT = 1 μF \n(unless otherwise noted); typical values are at T J = 25°C\n0 200\nOutput Current (mA)1200\n1000\n800\n600\n400\n200\n0Ground Pin Current ( A)/c109\n20 40 60 80 100 120 140 160 18085 C/c176\n25 C/c176\n/c45 /c17640 C\nVOUT = 5.0 V\nFigure 6-25. Ground Pin Current vs Output Current\n2 5.5\nInput Voltage (V)2\n1.8\n1.6\n1.4\n1.2\n1\n0.8\n0.6\n0.4\n0.2\n0Shutdown Current ( A)/c109\n85 C/c176\n25 C/c176\n/c45 /c17640 C\n2.5 3 3.5 4 4.5 5VOUT = 1.2 V\nFigure 6-26. Shutdown Current vs Input Voltage\n2 5.5\nInput Voltage (V)2\n1.8\n1.6\n1.4\n1.2\n1\n0.8\n0.6\n0.4\n0.2\n0Shutdown Current ( A)/c109\n85 C/c176\n25 C/c176\n/c45 /c17640 C\n2.5 3 3.5 4 4.5 5\nVOUT = 2.8 V\nFigure 6-27. Shutdown Current vs Input Voltage\n2 5.5\nInput Voltage (V)2\n1.8\n1.6\n1.4\n1.2\n1\n0.8\n0.6\n0.4\n0.2\n0Shutdown Current ( A)/c109\n85 C/c176\n25 C/c176\n/c45 /c17640 C\n2.5 3 3.5 4 4.5 5VOUT = 5.0 V\nFigure 6-28. Shutdown Current vs Input Voltage\n450\n425\n400\n375\n350\n325\n300\n275\n250Current Limit (mA)\n2 5.5\nInput Voltage (V)2.5 3 3.5 4 4.5 525 C/c176\n/c45 /c17640 C\nVOUT = 1.2 V\nFigure 6-29. Current Limit vs Input Voltage\n3.1 5.5\nInput Voltage (V)3.7 4.3 4.9450\n425\n400\n375\n350\n325\n300\n275\n250Current Limit (mA)\n25 C/c176\n/c45 /c17640 CVOUT = 2.8 V\nFigure 6-30. Current Limit vs Input VoltageTLV707, TLV707P\nSBVS153G – FEBRUARY 2011 – REVISED JUNE 2023\n www.ti.com\n10 Submit Document Feedback Copyright © 2023 Texas Instruments Incorporated\nProduct Folder Links: TLV707  TLV707P\n6.6 Typical Characteristics (continued)\nat T J = –40°C to +85°C, V IN = V OUT(nom)  + 0.5 V or 2.0 V (whichever is greater), I OUT = 10 mA, V EN = V IN, and C OUT = 1 μF \n(unless otherwise noted); typical values are at T J = 25°C\nInput Voltage (V)450\n425\n400\n375\n350\n325\n300\n275\n250Current Limit (mA)\n3.1 5.5 3.7 4.3 4.925 C/c176\n/c45 /c17640 C\nVOUT = 5.0 V\nFigure 6-31. Current Limit vs Input Voltage\n10 10M\nFrequency (Hz)90\n80\n70\n60\n50\n40\n30\n20\n10\n0Power-Supply Ripple Rejection (dB)\n100 1k 10k 100k 1MI = 30 mA\nI = 150 mAOUT\nOUTVOUT = 1.2 V\nFigure 6-32. Power-Supply Ripple Rejection vs Frequency\n10 10M\nFrequency (Hz)90\n80\n70\n60\n50\n40\n30\n20\n10\n0Power-Supply Ripple Rejection (dB)\n100 1k 10k 100k 1MI = 30 mA\nI = 150 mAOUT\nOUT\nVOUT = 2.8 V\nFigure 6-33. Power-Supply Ripple Rejection vs Frequency\n10 10M\nFrequency (Hz)90\n80\n70\n60\n50\n40\n30\n20\n10\n0Power-Supply Ripple Rejection (dB)\n100 1k 10k 100k 1MI = 30 mA\nI = 150 mAOUT\nOUTVOUT = 5.0 V\nFigure 6-34. Power-Supply Ripple Rejection vs Frequency\n3.1 3.8\nInput Voltage (V)70\n60\n50\n40\n30\n20\n10\n0Power-Supply Ripple Rejection (dB)1 kHz\n1 MHz\n3.2 3.3 3.4 3.5 3.6 3.7\nVOUT = 2.8 V, I OUT = 30 mA\nFigure 6-35. Power-Supply Ripple Rejection vs Input Voltage\n3.1 3.8\nInput Voltage (V)70\n60\n50\n40\n30\n20\n10\n0Power-Supply Ripple Rejection (dB)1 kHz\n1 MHz\n3.2 3.3 3.4 3.5 3.6 3.7VOUT = 2.8 V, I OUT = 150 mA\nFigure 6-36. Power-Supply Ripple Rejection vs Input Voltage\nwww.ti.comTLV707, TLV707P\nSBVS153G – FEBRUARY 2011 – REVISED JUNE 2023\nCopyright © 2023 Texas Instruments Incorporated Submit Document Feedback 11\nProduct Folder Links: TLV707  TLV707P\n6.6 Typical Characteristics (continued)\nat T J = –40°C to +85°C, V IN = V OUT(nom)  + 0.5 V or 2.0 V (whichever is greater), I OUT = 10 mA, V EN = V IN, and C OUT = 1 μF \n(unless otherwise noted); typical values are at T J = 25°C\n3.6 4.3\nInput Voltage (V)70\n60\n50\n40\n30\n20\n10\n0Power-Supply Ripple Rejection (dB)1 kHz\n1 MHz\n3.7 3.8 3.9 4 4.1 4.2\nVOUT = 3.3 V, I OUT = 30 mA\nFigure 6-37. Power-Supply Ripple Rejection vs Input Voltage\n3.6 4.3\nInput Voltage (V)70\n60\n50\n40\n30\n20\n10\n0Power-Supply Ripple Rejection (dB)1 kHz\n1 MHz\n3.7 3.8 3.9 4 4.1 4.2VOUT = 3.3 V, I OUT = 150 mA\nFigure 6-38. Power-Supply Ripple Rejection vs Input Voltage\n10 10M\nFrequency (Hz)100\n10\n1\n0.1\n0.01\n0.001Output Spectral Noise Density ( V/ )/c109 /c214Hz\n100 1k 10k 100k 1M5 V\n2.8 V\n1.2 V\n \nFigure 6-39. Output Spectral Noise Density vs Frequency\nTime (100 s/div) /c109100 mA/div\n50 mV/div50 mA150 mA\nVOUTIOUTVOUT = 1.2 V\nFigure 6-40. Load Transient Response\nTime (100 s/div) /c109200 mA/div\n50 mV/div1 mA150 mA\nVOUTIOUT\nVOUT = 1.2 V\nFigure 6-41. Load Transient Response\nTime (100 s/div) /c10950 mA/div\n50 mV/div50 mA100 mA\nVOUTIOUTVOUT = 2.8 V\nFigure 6-42. Load Transient ResponseTLV707, TLV707P\nSBVS153G – FEBRUARY 2011 – REVISED JUNE 2023\n www.ti.com\n12 Submit Document Feedback Copyright © 2023 Texas Instruments Incorporated\nProduct Folder Links: TLV707  TLV707P\n6.6 Typical Characteristics (continued)\nat T J = –40°C to +85°C, V IN = V OUT(nom)  + 0.5 V or 2.0 V (whichever is greater), I OUT = 10 mA, V EN = V IN, and C OUT = 1 μF \n(unless otherwise noted); typical values are at T J = 25°C\nTime (100 s/div) /c109100 mA/div\n50 mV/div1 mA150 mA\nVOUTIOUT\nVOUT = 2.8 V\nFigure 6-43. Load Transient Response\nTime (100 s/div) /c10950 mA/div\n50 mV/div50 mA100 mA\nIOUT\nVOUTVOUT = 5.0 V\nFigure 6-44. Load Transient Response\nTime (100 s/div) /c109100 mA/div\n100 mV/div1 mA150 mA\nIOUT\nVOUT\nVOUT = 5.0 V\nFigure 6-45. Load Transient Response\nTime (100 s/div) /c1091 V/div\n10 mV/divVIN\nVOUTVOUT = 1.2 V, I OUT = 150 mA\nFigure 6-46. Line Transient Response\nTime (100 s/div) /c1091 V/div\n20 mV/divVIN\nVOUT\nVOUT = 1.2 V, I OUT = 200 mA\nFigure 6-47. Line Transient Response\nTime (100 s/div) /c1092 V/div\n20 mV/divVIN\nVOUTVOUT = 1.2 V, I OUT = 150 mA\nFigure 6-48. Line Transient Response\nwww.ti.comTLV707, TLV707P\nSBVS153G – FEBRUARY 2011 – REVISED JUNE 2023\nCopyright © 2023 Texas Instruments Incorporated Submit Document Feedback 13\nProduct Folder Links: TLV707  TLV707P\n6.6 Typical Characteristics (continued)\nat T J = –40°C to +85°C, V IN = V OUT(nom)  + 0.5 V or 2.0 V (whichever is greater), I OUT = 10 mA, V EN = V IN, and C OUT = 1 μF \n(unless otherwise noted); typical values are at T J = 25°C\nTime (100 s/div) /c1092 V/div\n20 mV/divVIN\nVOUT\nVOUT = 1.2 V, I OUT = 200 mA\nFigure 6-49. Line Transient Response\nTime (100 s/div) /c1091 V/div\n10 mV/divVIN\nVOUTVOUT = 2.8 V, I OUT = 150 mA\nFigure 6-50. Line Transient Response\nTime (100 s/div) /c1091 V/div\n10 mV/divVIN\nVOUT\nVOUT = 2.8 V, I OUT = 200 mA\nFigure 6-51. Line Transient Response\nTime (100 s/div) /c1091 V/div\n20 mV/divVIN\nVOUTVOUT = 2.8 V, I OUT = 200 mA\nFigure 6-52. Line Transient Response\nTime (100 s/div) /c1091 V/div\n20 mV/divVOVI\nVOUT = 2.8 V, I OUT = 200 mA\nFigure 6-53. Line Transient Response\nTime (100 ms/div)2 V/divVOUTVINVOUT = 1.2 V, I OUT = 30 mA\nFigure 6-54. VIN Ramp Up, Ramp Down ResponseTLV707, TLV707P\nSBVS153G – FEBRUARY 2011 – REVISED JUNE 2023\n www.ti.com\n14 Submit Document Feedback Copyright © 2023 Texas Instruments Incorporated\nProduct Folder Links: TLV707  TLV707P\n6.6 Typical Characteristics (continued)\nat T J = –40°C to +85°C, V IN = V OUT(nom)  + 0.5 V or 2.0 V (whichever is greater), I OUT = 10 mA, V EN = V IN, and C OUT = 1 μF \n(unless otherwise noted); typical values are at T J = 25°C\nTime (100 ms/div)1 V/divVIN\nVOUT\nVOUT = 2.8 V, I OUT = 30 mA\nFigure 6-55. VIN Ramp Up, Ramp Down Response\nTime (100 ms/div)1 V/divVIN\nVOUTVOUT = 5 V, I OUT = 30 mA\nFigure 6-56. VIN Ramp Up, Ramp Down Response\nwww.ti.comTLV707, TLV707P\nSBVS153G – FEBRUARY 2011 – REVISED JUNE 2023\nCopyright © 2023 Texas Instruments Incorporated Submit Document Feedback 15\nProduct Folder Links: TLV707  TLV707P\n7 Detailed Description\n7.1 Overview\nThe TLV707 series (TLV707 and TLV707P) belongs to a family of low-dropout regulators (LDOs). This \ndevice consumes low quiescent current and delivers excellent line and load transient performance. These \ncharacteristics, combined with low noise and very good PSRR with little (V IN – V OUT) headroom, make this \ndevice designed for portable RF applications.\n7.2 Functional Block Diagrams\nThermal\nShutdownCurrent\nLimit\nBandgapIN\nENOUT\nLOGIC\nGNDTLV707\nFigure 7-1. TLV707 Block DiagramTLV707, TLV707P\nSBVS153G – FEBRUARY 2011 – REVISED JUNE 2023\n www.ti.com\n16 Submit Document Feedback Copyright © 2023 Texas Instruments Incorporated\nProduct Folder Links: TLV707  TLV707P\nThermal\nShutdownCurrent\nLimit\nBandgapIN\nENOUT\nLOGIC\nGNDTLV707P120 /c87Figure 7-2. TLV707P Block Diagram\n7.3 Feature Description\nThis LDO regulator offers current limit and thermal protection. The operating junction temperature of this device \nis –40°C to +125°C.\n7.3.1 Internal Current Limit\nThe internal current limit helps protect the regulator during fault conditions. During current limit, the output \nsources a fixed amount of current that is largely independent of the output voltage. In such a case, the output \nvoltage is not regulated, and is V OUT = I LIMIT × R LOAD. The PMOS pass transistor dissipates (V IN – V OUT) × \nILIMIT until thermal shutdown is triggered and the device turns off. When the device cools, the internal thermal \nshutdown circuit turns the device back on. If the fault condition continues, the device cycles between current limit \nand thermal shutdown; see the Thermal Information  table for more details.\nThe PMOS pass transistor has a built-in body diode that conducts current when the voltage at OUT exceeds the \nvoltage at IN. This current is not limited, so if extended reverse voltage operation is anticipated, external limiting \nto 5% of the rated output current is recommended.\nwww.ti.comTLV707, TLV707P\nSBVS153G – FEBRUARY 2011 – REVISED JUNE 2023\nCopyright © 2023 Texas Instruments Incorporated Submit Document Feedback 17\nProduct Folder Links: TLV707  TLV707P\n7.3.2 Shutdown\nThe enable pin (EN) is active high. The device is enabled when voltage at the EN pin goes above 0.9 V. \nThis relatively lower voltage value required to turn on the LDO can also be used to power the device when \nconnected to a GPIO of a newer processor, where the GPIO logic 1 voltage level is lower than that of traditional \nmicrocontrollers. The device is turned off when the EN pin is held at less than 0.4 V. When shutdown capability is \nnot required, EN can be connected to the IN pin.\nThe TLV707P version has internal active pulldown circuitry that discharges the output with a time constant as \ngiven by Equation 1 :\n/c116=(120 R )\n(120□+□R )L\nL/c183/c183COUT\n(1)\nwhere:\n•RL = Load resistance\n•COUT = Output capacitor\n7.4 Device Functional Modes\nThe TLV707 series is specified over the recommended operating conditions (see the Recommended Operating \nConditions  table). The specifications can possibly not be met when exposed to conditions outside of the \nrecommended operating range.\nIn order to turn on the regulator, the EN pin must be driven over 0.9 V. Driving the EN pin below 0.4 V causes the \nregulator to enter shutdown mode.\nIn shutdown, the current consumption of the device is reduced to 1 μA, typically.TLV707, TLV707P\nSBVS153G – FEBRUARY 2011 – REVISED JUNE 2023\n www.ti.com\n18 Submit Document Feedback Copyright © 2023 Texas Instruments Incorporated\nProduct Folder Links: TLV707  TLV707P\n8 Application and Implementation\nNote\nInformation in the following applications sections is not part of the TI component specification, \nand TI does not warrant its accuracy or completeness. TI’s customers are responsible for \ndetermining suitability of components for their purposes, as well as validating and testing their design \nimplementation to confirm system functionality.\n8.1 Application Information\nThe TLV707 series is a low-dropout regulator (LDO) with low quiescent current that delivers excellent line and \nload transient performance. This LDO regulator offers current limit and thermal protection. The operating junction \ntemperature of this device series is –40°C to +125°C.\n8.2 Typical Application\nTLV707□Series\nGNDENIN OUTVINVOUT\nOn\nOffCINCOUT1 F\nCeramic/c109\nFigure 8-1. Typical Application Circuit\n8.2.1 Design Requirements\nProvide an input supply with adequate headroom to meet minimum VIN requirements (as shown in Table 8-1 ), \ncompensate for the GND pin current, and to power the load.\nTable 8-1. Design Parameters\nPARAMETER DESIGN REQUIREMENT\nInput voltage 1.8 V–3.6 V\nOutput voltage 1.2 V\nOutput current 100 mA\n8.2.2 Detailed Design Procedure\n8.2.2.1 Input and Output Capacitor Requirements\nGenerally, 1.0-µF X5R- and X7R-type ceramic capacitors are recommended because these capacitors have \nminimal variation in value and equivalent series resistance (ESR) over temperature.\nHowever, the TLV707 is designed to be stable with an effective capacitance of 0.1 µF or larger at the output. \nThus, the device is stable with capacitors of other dielectric types as well, as long as the effective capacitance \nunder operating bias voltage and temperature is greater than 0.1 µF. This effective capacitance refers to \nthe capacitance that the LDO detects under operating bias voltage and temperature conditions; that is, the \ncapacitance after taking both bias voltage and temperature derating into consideration. In addition to allowing the \nuse of less expensive dielectrics, this capability of being stable with 0.1-µF effective capacitance also enables \nthe use of smaller footprint capacitors that have higher derating in size- and space-constrained applications.\nUsing a 0.1-µF rated capacitor at the output of the LDO does not ensure stability because the effective \ncapacitance under the specified operating conditions is less than 0.1 µF. Maximum ESR must be less than \n200 m Ω.\nAlthough an input capacitor is not required for stability, good analog design practice is to connect a 0.1- μF to \n1.0-μ F, low ESR capacitor across the IN pin and GND pin of the regulator. This capacitor counteracts reactive \nwww.ti.comTLV707, TLV707P\nSBVS153G – FEBRUARY 2011 – REVISED JUNE 2023\nCopyright © 2023 Texas Instruments Incorporated Submit Document Feedback 19\nProduct Folder Links: TLV707  TLV707P\ninput sources and improves transient response, noise rejection, and ripple rejection. A higher-value capacitor \ncan be necessary if large, fast rise-time load transients are anticipated, or if the device is not located close to \nthe power source. If source impedance is more than 2- Ω, a 0.1- μF input capacitor can be necessary to provide \nstability.\n8.2.2.2 Dropout Voltage\nThe TLV707 series of LDOs use a PMOS pass transistor to achieve low dropout. When (V IN – V OUT) is less than \nthe dropout voltage (V DO), the PMOS pass transistor is in the linear region of operation and the input-to-output \nresistance is the R DS(ON)  of the PMOS pass transistor. V DO scales approximately with output current because the \nPMOS transistor functions similar to a resistor in dropout.\nAs with any linear regulator, PSRR and transient response are degraded when (V IN – V OUT) approaches dropout.\n8.2.2.3 Transient Response\nAs with any regulator, increasing the size of the output capacitor reduces over- and undershoot magnitude but \nincreases the duration of the transient response.TLV707, TLV707P\nSBVS153G – FEBRUARY 2011 – REVISED JUNE 2023\n www.ti.com\n20 Submit Document Feedback Copyright © 2023 Texas Instruments Incorporated\nProduct Folder Links: TLV707  TLV707P\n8.2.3 Application Curves\n10 10M\nFrequency (Hz)90\n80\n70\n60\n50\n40\n30\n20\n10\n0Power-Supply Ripple Rejection (dB)\n100 1k 10k 100k 1MI = 30 mA\nI = 150 mAOUT\nOUT\nVOUT = 1.2 V\nFigure 8-2. Power-Supply Ripple Rejection vs \nFrequency\n10 10M\nFrequency (Hz)100\n10\n1\n0.1\n0.01\n0.001Output Spectral Noise Density ( V/ )/c109 /c214Hz\n100 1k 10k 100k 1M5 V\n2.8 V\n1.2 V \nFigure 8-3. Output Spectral Noise Density vs \nFrequency\nTime (100 s/div) /c109200 mA/div\n50 mV/div1 mA150 mA\nVOUTIOUT\nVOUT = 1.2 V\nFigure 8-4. Load Transient Response\nTime (100 s/div) /c1091 V/div\n10 mV/divVIN\nVOUTVOUT = 1.2 V, I OUT = 150 mA\nFigure 8-5. Line Transient Response\nTime (100 s/div) /c1091 V/div\n20 mV/divVIN\nVOUT\nVOUT = 1.2 V, I OUT = 200 mA\nFigure 8-6. Line Transient Response\nTime (100 s/div) /c1092 V/div\n20 mV/divVIN\nVOUTVOUT = 1.2 V, I OUT = 150 mA\nFigure 8-7. Line Transient Response\nwww.ti.comTLV707, TLV707P\nSBVS153G – FEBRUARY 2011 – REVISED JUNE 2023\nCopyright © 2023 Texas Instruments Incorporated Submit Document Feedback 21\nProduct Folder Links: TLV707  TLV707P\nTime (100 s/div) /c1092 V/div\n20 mV/divVIN\nVOUTVOUT = 1.2 V, I OUT = 200 mA\nFigure 8-8. Line Transient Response\nTime (100 ms/div)2 V/divVOUTVINVOUT = 1.2 V, I OUT = 30 mA\nFigure 8-9. VIN Ramp Up, Ramp Down Response\n8.3 Best Design Practices\nPlace at least one 1.0-µF ceramic capacitor as close as possible to the OUT pin of the regulator.\nDo not place the output capacitor more than 10 mm away from the regulator.\nConnect a 1.0- μF low equivalent series resistance (ESR) capacitor across the IN pin and GND input of the \nregulator for improved transient performance.\nDo not exceed the absolute maximum ratings.TLV707, TLV707P\nSBVS153G – FEBRUARY 2011 – REVISED JUNE 2023\n www.ti.com\n22 Submit Document Feedback Copyright © 2023 Texas Instruments Incorporated\nProduct Folder Links: TLV707  TLV707P\n8.4 Power Supply Recommendations\nThe device is designed to operate from an input voltage supply range between 2.0 V and 5.5 V. The input \nvoltage range provides adequate headroom in order for the device to have a regulated output. This input supply \nmust be well regulated (see Figure 6-46  through Figure 6-53 ). If the input supply is noisy, additional input \ncapacitors with low ESR help improve the output noise performance.\n8.5 Layout\n8.5.1 Layout Guidelines\n8.5.1.1 Board Layout Recommendations to Improve PSRR and Noise Performance\nPlace input and output capacitors as close to the device pins as possible. To improve ac performance (such as \nPSRR, output noise, and transient response), design the board with separate ground planes for V IN and V OUT, \nwith the ground plane connected only at the GND pin of the device, as shown in Figure 8-10 . In addition, connect \nthe ground connection for the output capacitor directly to the GND pin of the device. High ESR capacitors can \ndegrade PSRR performance.\n8.5.1.2 Package Mounting\nSolder pad footprint recommendations are available from TI\'s website at www.ti.com . The recommended land \npattern for the DQN (X2SON-4) package is provided in the Mechanical, Packaging, and Orderable Information \nsection.\n8.5.1.3 Thermal Considerations\nThermal protection disables the output when the junction temperature rises to approximately 160°C, allowing \nthe device to cool. When the junction temperature cools to approximately 140°C, the output circuitry is again \nenabled. Depending on power dissipation, thermal resistance, and ambient temperature, the thermal protection \ncircuit can cycle on and off. This cycling limits the dissipation of the regulator, thus protecting the regulator from \ndamage as a result of overheating.\nAny tendency to activate the thermal protection circuit indicates excessive power dissipation or an inadequate \nheat sink. For reliable operation, limit junction temperature to 125°C (maximum). To estimate the margin of \nsafety in a complete design (including heat sink), increase the ambient temperature until the thermal protection is \ntriggered; use worst-case loads and signal conditions.\nFor good reliability, thermal protection triggers at least 35°C above the maximum expected ambient condition of \nthe particular application. This configuration produces a worst-case junction temperature of 125°C at the highest \nexpected ambient temperature and worst-case load.\nThe internal protection circuitry of the LDO is designed to protect against overload conditions. This circuitry is not \nintended to replace proper heat sinking. Continuously running the LDO into thermal shutdown degrades device \nreliability.\n8.5.1.4 Power Dissipation\nThe ability to remove heat from the die is different for each package type, presenting different considerations in \nthe printed-circuit-board (PCB) layout. The PCB area around the device that is free of other components moves \nthe heat from the device to the ambient air.\nPerformance data for JEDEC low- and high-K boards are given in the Thermal Information  table. Using heavier \ncopper increases the effectiveness in removing heat from the device. The addition of plated through-holes to \nheat-dissipating layers also improves heat sink effectiveness.\nPower dissipation depends on input voltage and load conditions. Power dissipation (P D) is equal to the product \nof the output current and the voltage drop across the output pass element, as shown in Equation 2 .\nP =□(V V ) I /c45 /c180D IN OUT OUT\n(2)\nwww.ti.comTLV707, TLV707P\nSBVS153G – FEBRUARY 2011 – REVISED JUNE 2023\nCopyright © 2023 Texas Instruments Incorporated Submit Document Feedback 23\nProduct Folder Links: TLV707  TLV707P\n8.5.2 Layout Example\n    \nCOUT  VOUT VIN\nGND PLANECIN\nRepresents via used for \napplication specific connections1\n2 34\nCopyright © 2016, Texas Instruments Incorporated\nFigure 8-10. Recommended Layout ExampleTLV707, TLV707P\nSBVS153G – FEBRUARY 2011 – REVISED JUNE 2023\n www.ti.com\n24 Submit Document Feedback Copyright © 2023 Texas Instruments Incorporated\nProduct Folder Links: TLV707  TLV707P\n9 Device and Documentation Support\n9.1 Device Support\n9.1.1 Development Support\n9.1.1.1 Evaluation Modules\nAn evaluation module (EVM) is available to assist in the initial circuit performance evaluation using the TLV707 \nand TLV707P. SLVU416  details the design kits and evaluation modules for TLV70728EVM-612.\nThe EVM can be requested at the Texas Instruments web site through the TLV707  and TLV707P  product folders, \nor purchased directly from the TI eStore .\n9.1.1.2 Spice Models\nComputer simulation of circuit performance using SPICE is often useful when analyzing the performance of \nanalog circuits and systems. A SPICE model for the TLV707 and TLV707P is available through the respective \ndevice product folders under Simulation Models .\n9.1.2 Device Nomenclature\nTable 9-1. Ordering Information(1) \nPRODUCT VOUT (2)\nTLV707 xx(x)(A)( P)yyyz xx(x)  is the nominal output voltage. For output voltages with a resolution of 100 mV, two digits are used in the \nordering number; otherwise, three digits are used (for example, 18 = 1.8 V, 285 = 2.85 V).\nA indicates a more recent design revision.\nP is optional; devices with P have an LDO regulator with an active output discharge.\nyyy is the package designator.\nz is the package quantity. Use R for reel (3000 pieces), and T for tape (250 pieces).\n(1) For the most current package and ordering information see the Package Option Addendum at the end of this document, or visit the \ndevice product folder at www.ti.com .\n(2) Output voltages from 0.85 V to 5.0 V in 50-mV increments are available. Contact factory for details and availability.\n9.2 Documentation Support\n9.2.1 Related Documentation\nFor related documentation see the following:\n•Texas Instruments, TLV70728EVM-612 Evaluation Module  user guide\n9.3 Receiving Notification of Documentation Updates\nTo receive notification of documentation updates, navigate to the device product folder on ti.com . Click on \nSubscribe to updates  to register and receive a weekly digest of any product information that has changed. For \nchange details, review the revision history included in any revised document.\n9.4 Support Resources\nTI E2E™ support forums  are an engineer\'s go-to source for fast, verified answers and design help — straight \nfrom the experts. Search existing answers or ask your own question to get the quick design help you need.\nLinked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do \nnot necessarily reflect TI\'s views; see TI\'s Terms of Use .\n9.5 Trademarks\nTI E2E™ is a trademark of Texas Instruments.\nAll trademarks are the property of their respective owners.\nwww.ti.comTLV707, TLV707P\nSBVS153G – FEBRUARY 2011 – REVISED JUNE 2023\nCopyright © 2023 Texas Instruments Incorporated Submit Document Feedback 25\nProduct Folder Links: TLV707  TLV707P\n9.6 Electrostatic Discharge Caution\nThis integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled \nwith appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.\nESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may \nbe more susceptible to damage because very small parametric changes could cause the device not to meet its published \nspecifications.\n9.7 Glossary\nTI Glossary This glossary lists and explains terms, acronyms, and definitions.\n10 Mechanical, Packaging, and Orderable Information\nThe following pages include mechanical, packaging, and orderable information. This information is the most \ncurrent data available for the designated family of devices. This data is subject to change without notice and \nrevision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.TLV707, TLV707P\nSBVS153G – FEBRUARY 2011 – REVISED JUNE 2023\n www.ti.com\n26 Submit Document Feedback Copyright © 2023 Texas Instruments Incorporated\nProduct Folder Links: TLV707  TLV707P\nPACKAGE OPTION ADDENDUM\nwww.ti.com 21-Jun-2023\nPACKAGING INFORMATION\nOrderable Device Status\n(1)Package Type Package\nDrawingPinsPackage\nQtyEco Plan\n(2)Lead finish/\nBall material\n(6)MSL Peak Temp\n(3)Op Temp (°C) Device Marking\n(4/5)Samples\nTLV707085DQNR ACTIVE X2SON DQN 43000RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 125 BYSamples\nTLV707085DQNT ACTIVE X2SON DQN 4250RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 125 BYSamples\nTLV70710DQNR ACTIVE X2SON DQN 43000RoHS & Green NIPDAU | NIPDAUAG Level-1-260C-UNLIM -40 to 125 BBSamples\nTLV70710DQNT ACTIVE X2SON DQN 4250RoHS & Green NIPDAU | NIPDAUAG Level-1-260C-UNLIM -40 to 125 BBSamples\nTLV70710PDQNR ACTIVE X2SON DQN 43000RoHS & Green NIPDAU | NIPDAUAG Level-1-260C-UNLIM -40 to 125 BCSamples\nTLV70710PDQNT ACTIVE X2SON DQN 4250RoHS & Green NIPDAU | NIPDAUAG Level-1-260C-UNLIM -40 to 125 BCSamples\nTLV707115DQNR ACTIVE X2SON DQN 43000RoHS & Green NIPDAU | NIPDAUAG Level-1-260C-UNLIM -40 to 125 B3Samples\nTLV707115DQNT ACTIVE X2SON DQN 4250RoHS & Green NIPDAU | NIPDAUAG Level-1-260C-UNLIM -40 to 125 B3Samples\nTLV70711PDQNR ACTIVE X2SON DQN 43000RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 125 C3Samples\nTLV70711PDQNT ACTIVE X2SON DQN 4250RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 125 C3Samples\nTLV70712APDQNR ACTIVE X2SON DQN 43000RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 125 N6Samples\nTLV70712PDQNR ACTIVE X2SON DQN 43000RoHS & Green NIPDAU | NIPDAUAG Level-1-260C-UNLIM -40 to 125 WJSamples\nTLV70712PDQNT ACTIVE X2SON DQN 4250RoHS & Green NIPDAU | NIPDAUAG Level-1-260C-UNLIM -40 to 125 WJSamples\nTLV707135DQNR ACTIVE X2SON DQN 43000RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 125 BDSamples\nTLV707135DQNT ACTIVE X2SON DQN 4250RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 125 BDSamples\nTLV70715PDQNR ACTIVE X2SON DQN 43000RoHS & Green NIPDAU | NIPDAUAG Level-1-260C-UNLIM -40 to 125 WISamples\nTLV70715PDQNT ACTIVE X2SON DQN 4250RoHS & Green NIPDAU | NIPDAUAG Level-1-260C-UNLIM -40 to 125 WISamples\nTLV70717DQNR ACTIVE X2SON DQN 43000RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 125 GDSamples\nTLV70717DQNT ACTIVE X2SON DQN 4250RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 125 GDSamples\nTLV707185DQNR ACTIVE X2SON DQN 43000RoHS & Green NIPDAU | NIPDAUAG Level-1-260C-UNLIM -40 to 125 ZNSamples\nAddendum-Page 1\nPACKAGE OPTION ADDENDUM\nwww.ti.com 21-Jun-2023\nOrderable Device Status\n(1)Package Type Package\nDrawingPinsPackage\nQtyEco Plan\n(2)Lead finish/\nBall material\n(6)MSL Peak Temp\n(3)Op Temp (°C) Device Marking\n(4/5)Samples\nTLV707185DQNT ACTIVE X2SON DQN 4250RoHS & Green NIPDAU | NIPDAUAG Level-1-260C-UNLIM -40 to 125 ZNSamples\nTLV707185PDQNR ACTIVE X2SON DQN 43000RoHS & Green NIPDAU | NIPDAUAG Level-1-260C-UNLIM -40 to 125 B1Samples\nTLV707185PDQNT ACTIVE X2SON DQN 4250RoHS & Green NIPDAU | NIPDAUAG Level-1-260C-UNLIM -40 to 125 B1Samples\nTLV70718APDQNR ACTIVE X2SON DQN 43000RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 125 N7Samples\nTLV70718DQNR ACTIVE X2SON DQN 43000RoHS & Green NIPDAU | NIPDAUAG Level-1-260C-UNLIM -40 to 125 ZCSamples\nTLV70718DQNT ACTIVE X2SON DQN 4250RoHS & Green NIPDAU | NIPDAUAG Level-1-260C-UNLIM -40 to 125 ZCSamples\nTLV70718PDQNR ACTIVE X2SON DQN 43000RoHS & Green NIPDAU | NIPDAUAG Level-1-260C-UNLIM -40 to 125 SBSamples\nTLV70718PDQNT ACTIVE X2SON DQN 4250RoHS & Green NIPDAU | NIPDAUAG Level-1-260C-UNLIM -40 to 125 SBSamples\nTLV70719PDQNR ACTIVE X2SON DQN 43000RoHS & Green NIPDAU | NIPDAUAG Level-1-260C-UNLIM -40 to 125 ZMSamples\nTLV70719PDQNT ACTIVE X2SON DQN 4250RoHS & Green NIPDAU | NIPDAUAG Level-1-260C-UNLIM -40 to 125 ZMSamples\nTLV70725DQNR ACTIVE X2SON DQN 43000RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 125 BMSamples\nTLV70725DQNT ACTIVE X2SON DQN 4250RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 125 BMSamples\nTLV70725PDQNR ACTIVE X2SON DQN 43000RoHS & Green NIPDAU | NIPDAUAG Level-1-260C-UNLIM -40 to 125 ATSamples\nTLV70725PDQNT ACTIVE X2SON DQN 4250RoHS & Green NIPDAU | NIPDAUAG Level-1-260C-UNLIM -40 to 125 ATSamples\nTLV70726DQNR ACTIVE X2SON DQN 43000RoHS & Green NIPDAU | NIPDAUAG Level-1-260C-UNLIM -40 to 125 RFSamples\nTLV70726DQNT ACTIVE X2SON DQN 4250RoHS & Green NIPDAU | NIPDAUAG Level-1-260C-UNLIM -40 to 125 RFSamples\nTLV70726PDQNR ACTIVE X2SON DQN 43000RoHS & Green NIPDAU | NIPDAUAG Level-1-260C-UNLIM -40 to 125 SCSamples\nTLV70726PDQNT ACTIVE X2SON DQN 4250RoHS & Green NIPDAU | NIPDAUAG Level-1-260C-UNLIM -40 to 125 SCSamples\nTLV70727PDQNR ACTIVE X2SON DQN 43000RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 125 C6Samples\nTLV70727PDQNT ACTIVE X2SON DQN 4250RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 125 C6Samples\nTLV707285DQNR ACTIVE X2SON DQN 43000RoHS & Green NIPDAU | NIPDAUAG Level-1-260C-UNLIM -40 to 125 RZSamples\nAddendum-Page 2\nPACKAGE OPTION ADDENDUM\nwww.ti.com 21-Jun-2023\nOrderable Device Status\n(1)Package Type Package\nDrawingPinsPackage\nQtyEco Plan\n(2)Lead finish/\nBall material\n(6)MSL Peak Temp\n(3)Op Temp (°C) Device Marking\n(4/5)Samples\nTLV707285DQNT ACTIVE X2SON DQN 4250RoHS & Green NIPDAU | NIPDAUAG Level-1-260C-UNLIM -40 to 125 RZSamples\nTLV707285PDQNR ACTIVE X2SON DQN 43000RoHS & Green NIPDAU | NIPDAUAG Level-1-260C-UNLIM -40 to 125 XESamples\nTLV707285PDQNT ACTIVE X2SON DQN 4250RoHS & Green NIPDAU | NIPDAUAG Level-1-260C-UNLIM -40 to 125 XESamples\nTLV70728APDQNR ACTIVE X2SON DQN 43000RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 125 N8Samples\nTLV70728PDQNR ACTIVE X2SON DQN 43000RoHS & Green NIPDAU | NIPDAUAG Level-1-260C-UNLIM -40 to 125 SDSamples\nTLV70728PDQNT ACTIVE X2SON DQN 4250RoHS & Green NIPDAU | NIPDAUAG Level-1-260C-UNLIM -40 to 125 SDSamples\nTLV70729DQNR ACTIVE X2SON DQN 43000RoHS & Green NIPDAU | NIPDAUAG Level-1-260C-UNLIM -40 to 125 BFSamples\nTLV70729DQNT ACTIVE X2SON DQN 4250RoHS & Green NIPDAU | NIPDAUAG Level-1-260C-UNLIM -40 to 125 BFSamples\nTLV70729PDQNR ACTIVE X2SON DQN 43000RoHS & Green NIPDAU | NIPDAUAG Level-1-260C-UNLIM -40 to 125 BGSamples\nTLV70729PDQNT ACTIVE X2SON DQN 4250RoHS & Green NIPDAU | NIPDAUAG Level-1-260C-UNLIM -40 to 125 BGSamples\nTLV70730APDQNR ACTIVE X2SON DQN 43000RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 125 N2Samples\nTLV70730DQNR ACTIVE X2SON DQN 43000RoHS & Green NIPDAU | NIPDAUAG Level-1-260C-UNLIM -40 to 125 HJSamples\nTLV70730DQNT ACTIVE X2SON DQN 4250RoHS & Green NIPDAU | NIPDAUAG Level-1-260C-UNLIM -40 to 125 HJSamples\nTLV70730PDQNR ACTIVE X2SON DQN 43000RoHS & Green NIPDAU | NIPDAUAG Level-1-260C-UNLIM -40 to 125 SESamples\nTLV70730PDQNT ACTIVE X2SON DQN 4250RoHS & Green NIPDAU | NIPDAUAG Level-1-260C-UNLIM -40 to 125 SESamples\nTLV70731DQNR ACTIVE X2SON DQN 43000RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 125 DISamples\nTLV70731DQNT ACTIVE X2SON DQN 4250RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 125 DISamples\nTLV70732DQNR ACTIVE X2SON DQN 43000RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 125 C8Samples\nTLV70732DQNT ACTIVE X2SON DQN 4250RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 125 C8Samples\nTLV707335DQNR ACTIVE X2SON DQN 43000RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 125 F6Samples\nTLV707335DQNT ACTIVE X2SON DQN 4250RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 125 F6Samples\nAddendum-Page 3\nPACKAGE OPTION ADDENDUM\nwww.ti.com 21-Jun-2023\nOrderable Device Status\n(1)Package Type Package\nDrawingPinsPackage\nQtyEco Plan\n(2)Lead finish/\nBall material\n(6)MSL Peak Temp\n(3)Op Temp (°C) Device Marking\n(4/5)Samples\nTLV70733APDQNR ACTIVE X2SON DQN 43000RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 125 N4Samples\nTLV70733DQNR ACTIVE X2SON DQN 43000RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 125 YHSamples\nTLV70733DQNR1 ACTIVE X2SON DQN 43000RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 125 BNSamples\nTLV70733DQNT ACTIVE X2SON DQN 4250RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 125 YHSamples\nTLV70733PDQNR ACTIVE X2SON DQN 43000RoHS & Green NIPDAU | NIPDAUAG Level-1-260C-UNLIM -40 to 125 TISamples\nTLV70733PDQNT ACTIVE X2SON DQN 4250RoHS & Green NIPDAU | NIPDAUAG Level-1-260C-UNLIM -40 to 125 TISamples\nTLV70734DQNR ACTIVE X2SON DQN 43000RoHS & Green NIPDAU | NIPDAUAG Level-1-260C-UNLIM -40 to 125 AQSamples\nTLV70734DQNT ACTIVE X2SON DQN 4250RoHS & Green NIPDAU | NIPDAUAG Level-1-260C-UNLIM -40 to 125 AQSamples\nTLV70734PDQNR ACTIVE X2SON DQN 43000RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 125 APSamples\nTLV70734PDQNT ACTIVE X2SON DQN 4250RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 125 APSamples\nTLV70736DQNR ACTIVE X2SON DQN 43000RoHS & Green NIPDAU | NIPDAUAG Level-1-260C-UNLIM -40 to 125 CCSamples\nTLV70736DQNT ACTIVE X2SON DQN 4250RoHS & Green NIPDAU | NIPDAUAG Level-1-260C-UNLIM -40 to 125 CCSamples\nTLV70736PDQNR ACTIVE X2SON DQN 43000RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 125 ZOSamples\nTLV70736PDQNT ACTIVE X2SON DQN 4250RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 125 ZOSamples\n \n(1) The marketing status values are defined as follows:\nACTIVE: Product device recommended for new designs.\nLIFEBUY:  TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.\nNRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.\nPREVIEW:  Device has been announced but is not in production. Samples may or may not be available.\nOBSOLETE:  TI has discontinued the production of the device.\n \n(2) RoHS:  TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances,  including the requirement that RoHS substance\ndo not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may\nreference these types of products as "Pb-Free".\nRoHS Exempt:  TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.\nGreen: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold.  Antimony trioxide based\nflame retardants must also meet the <=1000ppm threshold requirement.\nAddendum-Page 4\nPACKAGE OPTION ADDENDUM\nwww.ti.com 21-Jun-2023\n \n(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.\n \n(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.\n \n(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation\nof the previous line and the two combined represent the entire Device Marking for that device.\n \n(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two\nlines if the finish value exceeds the maximum column width.\n \nImportant Information and Disclaimer: The information provided on this page represents TI\'s knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information\nprovided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and\ncontinues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals.\nTI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.\n \nIn no event shall TI\'s liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.\n \nAddendum-Page 5\nPACKAGE MATERIALS INFORMATION\n  \nwww.ti.com 22-Jun-2023\nTAPE AND REEL INFORMATION\nReel Width (W1)REEL DIMENSIONS\nA0\nB0\nK0\nWDimension designed to accommodate the component length\nDimension designed to accommodate the component thickness\nOverall width of the carrier tape\nPitch between successive cavity centersDimension designed to accommodate the component widthTAPE DIMENSIONS\nK0 P1\nB0W\nA0 Cavity\nQUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE\nPocket QuadrantsSprocket Holes\nQ1 Q1 Q2 Q2\nQ3 Q3 Q4 Q4 User Direction of FeedP1Reel\nDiameter\n \n*All dimensions are nominal\nDevice Package\nTypePackage\nDrawingPinsSPQ Reel\nDiameter\n(mm)Reel\nWidth\nW1 (mm)A0\n(mm)B0\n(mm)K0\n(mm)P1\n(mm)W\n(mm)Pin1\nQuadrant\nTLV707085DQNR X2SON DQN 43000 180.0 9.51.161.160.54.08.0 Q2\nTLV707085DQNT X2SON DQN 4250 180.0 9.51.161.160.54.08.0 Q2\nTLV70710DQNR X2SON DQN 43000 180.0 8.41.161.160.634.08.0 Q2\nTLV70710DQNR X2SON DQN 43000 180.0 9.51.161.160.54.08.0 Q2\nTLV70710DQNT X2SON DQN 4250 180.0 8.41.161.160.634.08.0 Q2\nTLV70710DQNT X2SON DQN 4250 180.0 9.51.161.160.54.08.0 Q2\nTLV70710PDQNR X2SON DQN 43000 180.0 8.41.161.160.634.08.0 Q2\nTLV70710PDQNR X2SON DQN 43000 180.0 9.51.161.160.54.08.0 Q2\nTLV70710PDQNT X2SON DQN 4250 180.0 9.51.161.160.54.08.0 Q2\nTLV70710PDQNT X2SON DQN 4250 180.0 8.41.161.160.634.08.0 Q2\nTLV707115DQNR X2SON DQN 43000 180.0 9.51.161.160.54.08.0 Q2\nTLV707115DQNR X2SON DQN 43000 180.0 8.41.161.160.634.08.0 Q2\nTLV707115DQNT X2SON DQN 4250 180.0 9.51.161.160.54.08.0 Q2\nTLV707115DQNT X2SON DQN 4250 180.0 8.41.161.160.634.08.0 Q2\nTLV70711PDQNR X2SON DQN 43000 180.0 9.51.161.160.54.08.0 Q2\nTLV70711PDQNT X2SON DQN 4250 180.0 9.51.161.160.54.08.0 Q2\nPack Materials-Page 1\nPACKAGE MATERIALS INFORMATION\n  \nwww.ti.com 22-Jun-2023\nDevice Package\nTypePackage\nDrawingPinsSPQ Reel\nDiameter\n(mm)Reel\nWidth\nW1 (mm)A0\n(mm)B0\n(mm)K0\n(mm)P1\n(mm)W\n(mm)Pin1\nQuadrant\nTLV70712APDQNR X2SON DQN 43000 180.0 8.41.161.160.54.08.0 Q2\nTLV70712PDQNR X2SON DQN 43000 180.0 8.41.161.160.54.08.0 Q2\nTLV70712PDQNT X2SON DQN 4250 180.0 8.41.161.160.54.08.0 Q2\nTLV707135DQNR X2SON DQN 43000 180.0 9.51.161.160.54.08.0 Q2\nTLV707135DQNT X2SON DQN 4250 180.0 9.51.161.160.54.08.0 Q2\nTLV70715PDQNR X2SON DQN 43000 180.0 8.41.161.160.634.08.0 Q2\nTLV70715PDQNR X2SON DQN 43000 180.0 9.51.161.160.54.08.0 Q2\nTLV70715PDQNT X2SON DQN 4250 180.0 9.51.161.160.54.08.0 Q2\nTLV70715PDQNT X2SON DQN 4250 180.0 8.41.161.160.634.08.0 Q2\nTLV70717DQNR X2SON DQN 43000 180.0 9.51.161.160.54.08.0 Q2\nTLV70717DQNT X2SON DQN 4250 180.0 9.51.161.160.54.08.0 Q2\nTLV707185DQNR X2SON DQN 43000 180.0 8.41.161.160.634.08.0 Q2\nTLV707185DQNR X2SON DQN 43000 180.0 9.51.161.160.54.08.0 Q2\nTLV707185DQNT X2SON DQN 4250 180.0 8.41.161.160.634.08.0 Q2\nTLV707185DQNT X2SON DQN 4250 180.0 9.51.161.160.54.08.0 Q2\nTLV707185PDQNR X2SON DQN 43000 180.0 8.41.161.160.634.08.0 Q2\nTLV707185PDQNR X2SON DQN 43000 180.0 9.51.161.160.54.08.0 Q2\nTLV707185PDQNT X2SON DQN 4250 180.0 8.41.161.160.634.08.0 Q2\nTLV707185PDQNT X2SON DQN 4250 180.0 9.51.161.160.54.08.0 Q2\nTLV70718APDQNR X2SON DQN 43000 180.0 8.41.161.160.54.08.0 Q2\nTLV70718DQNR X2SON DQN 43000 180.0 9.51.161.160.54.08.0 Q2\nTLV70718DQNT X2SON DQN 4250 180.0 9.51.161.160.54.08.0 Q2\nTLV70718DQNT X2SON DQN 4250 180.0 8.41.161.160.634.08.0 Q2\nTLV70718PDQNR X2SON DQN 43000 180.0 8.41.161.160.54.08.0 Q2\nTLV70718PDQNT X2SON DQN 4250 180.0 8.41.161.160.54.08.0 Q2\nTLV70719PDQNR X2SON DQN 43000 180.0 8.41.161.160.54.08.0 Q2\nTLV70719PDQNT X2SON DQN 4250 180.0 8.41.161.160.54.08.0 Q2\nTLV70725DQNR X2SON DQN 43000 180.0 9.51.161.160.54.08.0 Q2\nTLV70725DQNT X2SON DQN 4250 180.0 9.51.161.160.54.08.0 Q2\nTLV70725PDQNR X2SON DQN 43000 180.0 8.41.161.160.54.08.0 Q2\nTLV70725PDQNT X2SON DQN 4250 180.0 8.41.161.160.54.08.0 Q2\nTLV70726DQNR X2SON DQN 43000 180.0 9.51.161.160.54.08.0 Q2\nTLV70726DQNR X2SON DQN 43000 180.0 8.41.161.160.634.08.0 Q2\nTLV70726DQNT X2SON DQN 4250 180.0 9.51.161.160.54.08.0 Q2\nTLV70726DQNT X2SON DQN 4250 180.0 8.41.161.160.634.08.0 Q2\nTLV70726PDQNR X2SON DQN 43000 180.0 8.41.161.160.634.08.0 Q2\nTLV70726PDQNR X2SON DQN 43000 180.0 9.51.161.160.54.08.0 Q2\nTLV70726PDQNT X2SON DQN 4250 180.0 9.51.161.160.54.08.0 Q2\nTLV70726PDQNT X2SON DQN 4250 180.0 8.41.161.160.634.08.0 Q2\nTLV70727PDQNR X2SON DQN 43000 180.0 8.41.161.160.54.08.0 Q2\nTLV70727PDQNT X2SON DQN 4250 180.0 8.41.161.160.54.08.0 Q2\nPack Materials-Page 2\nPACKAGE MATERIALS INFORMATION\n  \nwww.ti.com 22-Jun-2023\nDevice Package\nTypePackage\nDrawingPinsSPQ Reel\nDiameter\n(mm)Reel\nWidth\nW1 (mm)A0\n(mm)B0\n(mm)K0\n(mm)P1\n(mm)W\n(mm)Pin1\nQuadrant\nTLV707285DQNR X2SON DQN 43000 180.0 8.41.161.160.54.08.0 Q2\nTLV707285DQNT X2SON DQN 4250 180.0 8.41.161.160.54.08.0 Q2\nTLV707285PDQNR X2SON DQN 43000 180.0 8.41.161.160.54.08.0 Q2\nTLV707285PDQNT X2SON DQN 4250 180.0 8.41.161.160.54.08.0 Q2\nTLV70728APDQNR X2SON DQN 43000 180.0 8.41.161.160.54.08.0 Q2\nTLV70728PDQNR X2SON DQN 43000 180.0 9.51.161.160.54.08.0 Q2\nTLV70728PDQNR X2SON DQN 43000 180.0 8.41.161.160.634.08.0 Q2\nTLV70728PDQNT X2SON DQN 4250 180.0 9.51.161.160.54.08.0 Q2\nTLV70728PDQNT X2SON DQN 4250 180.0 8.41.161.160.634.08.0 Q2\nTLV70729DQNR X2SON DQN 43000 180.0 9.51.161.160.54.08.0 Q2\nTLV70729DQNR X2SON DQN 43000 180.0 8.41.161.160.634.08.0 Q2\nTLV70729DQNT X2SON DQN 4250 180.0 9.51.161.160.54.08.0 Q2\nTLV70729DQNT X2SON DQN 4250 180.0 8.41.161.160.634.08.0 Q2\nTLV70729PDQNR X2SON DQN 43000 180.0 9.51.161.160.54.08.0 Q2\nTLV70729PDQNR X2SON DQN 43000 180.0 8.41.161.160.634.08.0 Q2\nTLV70729PDQNT X2SON DQN 4250 180.0 9.51.161.160.54.08.0 Q2\nTLV70729PDQNT X2SON DQN 4250 180.0 8.41.161.160.634.08.0 Q2\nTLV70730APDQNR X2SON DQN 43000 180.0 8.41.161.160.54.08.0 Q2\nTLV70730DQNR X2SON DQN 43000 180.0 9.51.161.160.54.08.0 Q2\nTLV70730DQNT X2SON DQN 4250 180.0 8.41.161.160.634.08.0 Q2\nTLV70730DQNT X2SON DQN 4250 180.0 9.51.161.160.54.08.0 Q2\nTLV70730PDQNR X2SON DQN 43000 180.0 9.51.161.160.54.08.0 Q2\nTLV70730PDQNR X2SON DQN 43000 180.0 8.41.161.160.634.08.0 Q2\nTLV70730PDQNT X2SON DQN 4250 180.0 8.41.161.160.634.08.0 Q2\nTLV70730PDQNT X2SON DQN 4250 180.0 9.51.161.160.54.08.0 Q2\nTLV70731DQNR X2SON DQN 43000 180.0 9.51.161.160.54.08.0 Q2\nTLV70731DQNT X2SON DQN 4250 180.0 9.51.161.160.54.08.0 Q2\nTLV70732DQNR X2SON DQN 43000 180.0 8.41.161.160.54.08.0 Q2\nTLV70732DQNT X2SON DQN 4250 180.0 8.41.161.160.54.08.0 Q2\nTLV707335DQNR X2SON DQN 43000 180.0 9.51.161.160.54.08.0 Q2\nTLV707335DQNT X2SON DQN 4250 180.0 9.51.161.160.54.08.0 Q2\nTLV70733APDQNR X2SON DQN 43000 180.0 8.41.161.160.54.08.0 Q2\nTLV70733DQNR X2SON DQN 43000 180.0 9.51.161.160.54.08.0 Q2\nTLV70733DQNR1 X2SON DQN 43000 180.0 9.51.161.160.52.08.0 Q1\nTLV70733DQNT X2SON DQN 4250 180.0 9.51.161.160.54.08.0 Q2\nTLV70733PDQNR X2SON DQN 43000 180.0 9.51.161.160.54.08.0 Q2\nTLV70733PDQNR X2SON DQN 43000 180.0 8.41.161.160.634.08.0 Q2\nTLV70733PDQNT X2SON DQN 4250 180.0 9.51.161.160.54.08.0 Q2\nTLV70733PDQNT X2SON DQN 4250 180.0 8.41.161.160.634.08.0 Q2\nTLV70734DQNR X2SON DQN 43000 180.0 8.41.161.160.634.08.0 Q2\nTLV70734DQNR X2SON DQN 43000 180.0 9.51.161.160.54.08.0 Q2\nPack Materials-Page 3\nPACKAGE MATERIALS INFORMATION\n  \nwww.ti.com 22-Jun-2023\nDevice Package\nTypePackage\nDrawingPinsSPQ Reel\nDiameter\n(mm)Reel\nWidth\nW1 (mm)A0\n(mm)B0\n(mm)K0\n(mm)P1\n(mm)W\n(mm)Pin1\nQuadrant\nTLV70734DQNT X2SON DQN 4250 180.0 8.41.161.160.634.08.0 Q2\nTLV70734DQNT X2SON DQN 4250 180.0 9.51.161.160.54.08.0 Q2\nTLV70734PDQNR X2SON DQN 43000 180.0 9.51.161.160.54.08.0 Q2\nTLV70734PDQNT X2SON DQN 4250 180.0 9.51.161.160.54.08.0 Q2\nTLV70736DQNR X2SON DQN 43000 180.0 8.41.161.160.634.08.0 Q2\nTLV70736DQNR X2SON DQN 43000 180.0 9.51.161.160.54.08.0 Q2\nTLV70736DQNT X2SON DQN 4250 180.0 9.51.161.160.54.08.0 Q2\nTLV70736DQNT X2SON DQN 4250 180.0 8.41.161.160.634.08.0 Q2\nTLV70736PDQNR X2SON DQN 43000 180.0 8.41.161.160.54.08.0 Q2\nTLV70736PDQNT X2SON DQN 4250 180.0 8.41.161.160.54.08.0 Q2\nPack Materials-Page 4\nPACKAGE MATERIALS INFORMATION\n  \nwww.ti.com 22-Jun-2023\nTAPE AND REEL BOX DIMENSIONS\nWidth (mm)\nWLH\n \n*All dimensions are nominal\nDevice Package Type Package Drawing Pins SPQ Length (mm) Width (mm) Height (mm)\nTLV707085DQNR X2SON DQN 43000 184.0 184.0 19.0\nTLV707085DQNT X2SON DQN 4250 184.0 184.0 19.0\nTLV70710DQNR X2SON DQN 43000 183.0 183.0 20.0\nTLV70710DQNR X2SON DQN 43000 184.0 184.0 19.0\nTLV70710DQNT X2SON DQN 4250 183.0 183.0 20.0\nTLV70710DQNT X2SON DQN 4250 184.0 184.0 19.0\nTLV70710PDQNR X2SON DQN 43000 183.0 183.0 20.0\nTLV70710PDQNR X2SON DQN 43000 184.0 184.0 19.0\nTLV70710PDQNT X2SON DQN 4250 184.0 184.0 19.0\nTLV70710PDQNT X2SON DQN 4250 183.0 183.0 20.0\nTLV707115DQNR X2SON DQN 43000 184.0 184.0 19.0\nTLV707115DQNR X2SON DQN 43000 183.0 183.0 20.0\nTLV707115DQNT X2SON DQN 4250 184.0 184.0 19.0\nTLV707115DQNT X2SON DQN 4250 183.0 183.0 20.0\nTLV70711PDQNR X2SON DQN 43000 184.0 184.0 19.0\nTLV70711PDQNT X2SON DQN 4250 184.0 184.0 19.0\nTLV70712APDQNR X2SON DQN 43000 210.0 185.0 35.0\nTLV70712PDQNR X2SON DQN 43000 210.0 185.0 35.0\nPack Materials-Page 5\nPACKAGE MATERIALS INFORMATION\n  \nwww.ti.com 22-Jun-2023\nDevice Package Type Package Drawing Pins SPQ Length (mm) Width (mm) Height (mm)\nTLV70712PDQNT X2SON DQN 4250 210.0 185.0 35.0\nTLV707135DQNR X2SON DQN 43000 184.0 184.0 19.0\nTLV707135DQNT X2SON DQN 4250 184.0 184.0 19.0\nTLV70715PDQNR X2SON DQN 43000 183.0 183.0 20.0\nTLV70715PDQNR X2SON DQN 43000 184.0 184.0 19.0\nTLV70715PDQNT X2SON DQN 4250 184.0 184.0 19.0\nTLV70715PDQNT X2SON DQN 4250 183.0 183.0 20.0\nTLV70717DQNR X2SON DQN 43000 184.0 184.0 19.0\nTLV70717DQNT X2SON DQN 4250 184.0 184.0 19.0\nTLV707185DQNR X2SON DQN 43000 183.0 183.0 20.0\nTLV707185DQNR X2SON DQN 43000 184.0 184.0 19.0\nTLV707185DQNT X2SON DQN 4250 183.0 183.0 20.0\nTLV707185DQNT X2SON DQN 4250 184.0 184.0 19.0\nTLV707185PDQNR X2SON DQN 43000 183.0 183.0 20.0\nTLV707185PDQNR X2SON DQN 43000 184.0 184.0 19.0\nTLV707185PDQNT X2SON DQN 4250 183.0 183.0 20.0\nTLV707185PDQNT X2SON DQN 4250 184.0 184.0 19.0\nTLV70718APDQNR X2SON DQN 43000 210.0 185.0 35.0\nTLV70718DQNR X2SON DQN 43000 184.0 184.0 19.0\nTLV70718DQNT X2SON DQN 4250 184.0 184.0 19.0\nTLV70718DQNT X2SON DQN 4250 183.0 183.0 20.0\nTLV70718PDQNR X2SON DQN 43000 210.0 185.0 35.0\nTLV70718PDQNT X2SON DQN 4250 210.0 185.0 35.0\nTLV70719PDQNR X2SON DQN 43000 210.0 185.0 35.0\nTLV70719PDQNT X2SON DQN 4250 210.0 185.0 35.0\nTLV70725DQNR X2SON DQN 43000 184.0 184.0 19.0\nTLV70725DQNT X2SON DQN 4250 184.0 184.0 19.0\nTLV70725PDQNR X2SON DQN 43000 210.0 185.0 35.0\nTLV70725PDQNT X2SON DQN 4250 210.0 185.0 35.0\nTLV70726DQNR X2SON DQN 43000 184.0 184.0 19.0\nTLV70726DQNR X2SON DQN 43000 183.0 183.0 20.0\nTLV70726DQNT X2SON DQN 4250 184.0 184.0 19.0\nTLV70726DQNT X2SON DQN 4250 183.0 183.0 20.0\nTLV70726PDQNR X2SON DQN 43000 183.0 183.0 20.0\nTLV70726PDQNR X2SON DQN 43000 184.0 184.0 19.0\nTLV70726PDQNT X2SON DQN 4250 184.0 184.0 19.0\nTLV70726PDQNT X2SON DQN 4250 183.0 183.0 20.0\nTLV70727PDQNR X2SON DQN 43000 210.0 185.0 35.0\nTLV70727PDQNT X2SON DQN 4250 210.0 185.0 35.0\nTLV707285DQNR X2SON DQN 43000 210.0 185.0 35.0\nTLV707285DQNT X2SON DQN 4250 210.0 185.0 35.0\nTLV707285PDQNR X2SON DQN 43000 210.0 185.0 35.0\nTLV707285PDQNT X2SON DQN 4250 210.0 185.0 35.0\nPack Materials-Page 6\nPACKAGE MATERIALS INFORMATION\n  \nwww.ti.com 22-Jun-2023\nDevice Package Type Package Drawing Pins SPQ Length (mm) Width (mm) Height (mm)\nTLV70728APDQNR X2SON DQN 43000 210.0 185.0 35.0\nTLV70728PDQNR X2SON DQN 43000 184.0 184.0 19.0\nTLV70728PDQNR X2SON DQN 43000 183.0 183.0 20.0\nTLV70728PDQNT X2SON DQN 4250 184.0 184.0 19.0\nTLV70728PDQNT X2SON DQN 4250 183.0 183.0 20.0\nTLV70729DQNR X2SON DQN 43000 184.0 184.0 19.0\nTLV70729DQNR X2SON DQN 43000 183.0 183.0 20.0\nTLV70729DQNT X2SON DQN 4250 184.0 184.0 19.0\nTLV70729DQNT X2SON DQN 4250 183.0 183.0 20.0\nTLV70729PDQNR X2SON DQN 43000 184.0 184.0 19.0\nTLV70729PDQNR X2SON DQN 43000 183.0 183.0 20.0\nTLV70729PDQNT X2SON DQN 4250 184.0 184.0 19.0\nTLV70729PDQNT X2SON DQN 4250 183.0 183.0 20.0\nTLV70730APDQNR X2SON DQN 43000 210.0 185.0 35.0\nTLV70730DQNR X2SON DQN 43000 184.0 184.0 19.0\nTLV70730DQNT X2SON DQN 4250 183.0 183.0 20.0\nTLV70730DQNT X2SON DQN 4250 184.0 184.0 19.0\nTLV70730PDQNR X2SON DQN 43000 184.0 184.0 19.0\nTLV70730PDQNR X2SON DQN 43000 183.0 183.0 20.0\nTLV70730PDQNT X2SON DQN 4250 183.0 183.0 20.0\nTLV70730PDQNT X2SON DQN 4250 184.0 184.0 19.0\nTLV70731DQNR X2SON DQN 43000 184.0 184.0 19.0\nTLV70731DQNT X2SON DQN 4250 184.0 184.0 19.0\nTLV70732DQNR X2SON DQN 43000 210.0 185.0 35.0\nTLV70732DQNT X2SON DQN 4250 210.0 185.0 35.0\nTLV707335DQNR X2SON DQN 43000 184.0 184.0 19.0\nTLV707335DQNT X2SON DQN 4250 184.0 184.0 19.0\nTLV70733APDQNR X2SON DQN 43000 210.0 185.0 35.0\nTLV70733DQNR X2SON DQN 43000 184.0 184.0 19.0\nTLV70733DQNR1 X2SON DQN 43000 184.0 184.0 19.0\nTLV70733DQNT X2SON DQN 4250 184.0 184.0 19.0\nTLV70733PDQNR X2SON DQN 43000 184.0 184.0 19.0\nTLV70733PDQNR X2SON DQN 43000 183.0 183.0 20.0\nTLV70733PDQNT X2SON DQN 4250 184.0 184.0 19.0\nTLV70733PDQNT X2SON DQN 4250 183.0 183.0 20.0\nTLV70734DQNR X2SON DQN 43000 183.0 183.0 20.0\nTLV70734DQNR X2SON DQN 43000 184.0 184.0 19.0\nTLV70734DQNT X2SON DQN 4250 183.0 183.0 20.0\nTLV70734DQNT X2SON DQN 4250 184.0 184.0 19.0\nTLV70734PDQNR X2SON DQN 43000 184.0 184.0 19.0\nTLV70734PDQNT X2SON DQN 4250 184.0 184.0 19.0\nTLV70736DQNR X2SON DQN 43000 183.0 183.0 20.0\nTLV70736DQNR X2SON DQN 43000 184.0 184.0 19.0\nPack Materials-Page 7\nPACKAGE MATERIALS INFORMATION\n  \nwww.ti.com 22-Jun-2023\nDevice Package Type Package Drawing Pins SPQ Length (mm) Width (mm) Height (mm)\nTLV70736DQNT X2SON DQN 4250 184.0 184.0 19.0\nTLV70736DQNT X2SON DQN 4250 183.0 183.0 20.0\nTLV70736PDQNR X2SON DQN 43000 210.0 185.0 35.0\nTLV70736PDQNT X2SON DQN 4250 210.0 185.0 35.0\nPack Materials-Page 8\n\nPACKAGE OUTLINE\nDQN0004A X2SON - 0.4 mm max height\nPLASTIC SMALL OUTLINE - NO LEAD\n4215302/E  12/2016\nNOTES:\n1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing\n          per ASME Y14.5M.\n2. This drawing is subject to change without notice.\n3. The package thermal pad must be soldered to the printed circuit board for optimal thermal and mechanical performance.\n4. Features may not exist. Recommend use of pin 1 marking on top of package for orientation purposes.\n5. Shape of exposed side leads may differ.\n6. Number and location of exposed tie bars may vary.\nwww.ti.comBA\nSEATING PLANEC\n0.08PIN 1\nINDEX AREA\n0.1 CAB\n0.05 CPIN 1 ID\n(OPTIONAL)\nNOTE 4EXPOSED\nTHERMAL PAD\n123\n411.05\n0.95\n1.05\n0.95\n0.4 MAX\n2X 0.650.48+0.12\n-0.1\n3X 0.30\n0.150.3\n0.24X 0.28\n0.150.05\n0.00(0.11)NOTE 5NOTE 6NOTE 6\n5\n(0.07) TYP(0.05) TYP\nEXAMPLE BOARD LAYOUT\nDQN0004A X2SON - 0.4 mm max height\nPLASTIC SMALL OUTLINE - NO LEAD\n4215302/E 12/2016\nNOTES: (continued)\n7. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature\nnumber SLUA271 (www.ti.com/lit/slua271) .\n8. If any vias are implemented, it is recommended that vias under paste be filled, plugged or tented.\nwww.ti.comSOLDER MASK\nDEFINED\nSOLDER MASK DETAIL0.05 MIN\nALL AROUND\nSOLDER MASK\nOPENING\nMETAL UNDER\nSOLDER MASKLAND PATTERN EXAMPLE\nSCALE: 40XSYMM\nSYMM1\n2\n34\n4X (0.21)4X (0.36)\n(0.65)(0.86)\n(    0.48)SEE DETAIL\n4X (0.18)\n(0.22) TYP\nEXPOSED METAL\nCLEARANCE4X\n(0.03)\nEXPOSED METAL5\nEXAMPLE STENCIL DESIGN\nDQN0004A X2SON - 0.4 mm max height\nPLASTIC SMALL OUTLINE - NO LEAD\n4215302/E 12/2016\nNOTES: (continued)\n9. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate\ndesign recommendations.\nwww.ti.comSOLDER PASTE EXAMPLE\nBASED ON 0.075 - 0.1mm THICK STENCIL\nEXPOSED PAD\n88% PRINTED SOLDER COVERAGE BY AREA\nSCALE: 60XSYMM\nSYMM1\n2\n34\nSOLDER MASK\nEDGE4X (0.21)4X (0.4)\n(0.65)(0.9)\n(    0.45)4X (0.03)\n4X (0.235)4X (0.22)5\nIMPORTANT NOTICE AND DISCLAIMER\nTI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE \nDESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES “AS IS” \nAND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY \nIMPLIED WARRANTIES OF MERCHANTABILIT Y, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD \nPARTY INTELLECTUAL PROPERTY RIGHTS.\nThese resources are intended for skilled developers designing with TI products. Y ou are solely responsible for (1) selecting the appropriate \nTI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable \nstandards, and any other safety, security, regulatory or other requirements.\nThese resources are subject to change without notice. TI grants you permission to use these resources only for development of an \napplication that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license \nis granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for , and you \nwill fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these \nresources.\nTI’s products are provided subject to TI’s Terms of Sale or other applicable terms available either on ti.com  or provided in conjunction with \nsuch TI products. TI’s provision of these resources does not expand or otherwise alter TI’s applicable warranties or warranty disclaimers for \nTI products.\nTI objects to and rejects any additional or different terms you may have proposed. IMPORTANT NOTICE\nMailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265\nCopyright © 202 3, Texas Instruments Incorporated\n'}]
!==============================================================================!
### Component Summary: TLV70733PDQNR

#### Key Specifications:
- **Voltage Ratings**: Input voltage range of 2.0 V to 5.5 V; Output voltage range from 0.85 V to 5.0 V.
- **Current Ratings**: Supports a maximum output current of 200 mA.
- **Power Consumption**: Quiescent current (I_Q) of 25 µA; Shutdown current of 1 µA.
- **Operating Temperature Range**: -40°C to +125°C.
- **Package Type**: 1-mm × 1-mm DQN (X2SON) package.
- **Special Features**: 
  - Thermal shutdown and overcurrent protection.
  - Active pulldown circuit (for TLV707P variant).
  - High Power Supply Rejection Ratio (PSRR): 70 dB at 100 Hz, 50 dB at 1 MHz.
  - Stable with an effective capacitance of 0.1 µF.
- **Moisture Sensitive Level**: MSL Level 1 (JEDEC J-STD-020E).

#### Description:
The TLV70733PDQNR is a low-dropout (LDO) linear voltage regulator designed for portable devices. It features low quiescent current and excellent line and load transient performance, making it suitable for power-sensitive applications. The device provides a typical output voltage accuracy of 0.5% and is stable with minimal output capacitance, allowing for the use of smaller and cost-effective capacitors.

#### Typical Applications:
- **Smartphones and Wireless Handsets**: Provides regulated voltage for various components within mobile devices.
- **Gaming Devices and Toys**: Ensures stable power supply for sensitive electronics.
- **WLAN and PC Add-on Cards**: Supplies power to wireless communication modules.
- **TVs and Set-top Boxes**: Regulates voltage for digital processing units.
- **Wearable Electronics**: Ideal for compact designs requiring efficient power management.

This component is particularly advantageous in applications where space is limited and power efficiency is critical, such as in battery-operated devices.