
 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.54 (git sha1 db72ec3bde296a9512b2d1e6fabf81cfb07c2c1b, clang++ 19.1.7 -fPIC -O3)

1. Executing Verilog-2005 frontend: /home/designer/shared/BASIC/current_generator/digital/DigitalSine/runs/RUN_2026-02-26_20-52-05/tmp/abb50562f5c34b4aa7e62d89f54ad68e.bb.v
Parsing SystemVerilog input from `/home/designer/shared/BASIC/current_generator/digital/DigitalSine/runs/RUN_2026-02-26_20-52-05/tmp/abb50562f5c34b4aa7e62d89f54ad68e.bb.v' to AST representation.
Generating RTLIL representation for module `\sg13g2_a21o_1'.
Generating RTLIL representation for module `\sg13g2_a21o_2'.
Generating RTLIL representation for module `\sg13g2_a21oi_1'.
Generating RTLIL representation for module `\sg13g2_a21oi_2'.
Generating RTLIL representation for module `\sg13g2_a221oi_1'.
Generating RTLIL representation for module `\sg13g2_a22oi_1'.
Generating RTLIL representation for module `\sg13g2_and2_1'.
Generating RTLIL representation for module `\sg13g2_and2_2'.
Generating RTLIL representation for module `\sg13g2_and3_1'.
Generating RTLIL representation for module `\sg13g2_and3_2'.
Generating RTLIL representation for module `\sg13g2_and4_1'.
Generating RTLIL representation for module `\sg13g2_and4_2'.
Generating RTLIL representation for module `\sg13g2_antennanp'.
Generating RTLIL representation for module `\sg13g2_buf_1'.
Generating RTLIL representation for module `\sg13g2_buf_16'.
Generating RTLIL representation for module `\sg13g2_buf_2'.
Generating RTLIL representation for module `\sg13g2_buf_4'.
Generating RTLIL representation for module `\sg13g2_buf_8'.
Generating RTLIL representation for module `\sg13g2_decap_4'.
Generating RTLIL representation for module `\sg13g2_decap_8'.
Generating RTLIL representation for module `\sg13g2_dfrbp_1'.
Generating RTLIL representation for module `\sg13g2_dfrbp_2'.
Generating RTLIL representation for module `\sg13g2_dfrbpq_1'.
Generating RTLIL representation for module `\sg13g2_dfrbpq_2'.
Generating RTLIL representation for module `\sg13g2_dlhq_1'.
Generating RTLIL representation for module `\sg13g2_dlhr_1'.
Generating RTLIL representation for module `\sg13g2_dlhrq_1'.
Generating RTLIL representation for module `\sg13g2_dllr_1'.
Generating RTLIL representation for module `\sg13g2_dllrq_1'.
Generating RTLIL representation for module `\sg13g2_dlygate4sd1_1'.
Generating RTLIL representation for module `\sg13g2_dlygate4sd2_1'.
Generating RTLIL representation for module `\sg13g2_dlygate4sd3_1'.
Generating RTLIL representation for module `\sg13g2_ebufn_2'.
Generating RTLIL representation for module `\sg13g2_ebufn_4'.
Generating RTLIL representation for module `\sg13g2_ebufn_8'.
Generating RTLIL representation for module `\sg13g2_einvn_2'.
Generating RTLIL representation for module `\sg13g2_einvn_4'.
Generating RTLIL representation for module `\sg13g2_einvn_8'.
Generating RTLIL representation for module `\sg13g2_fill_1'.
Generating RTLIL representation for module `\sg13g2_fill_2'.
Generating RTLIL representation for module `\sg13g2_fill_4'.
Generating RTLIL representation for module `\sg13g2_fill_8'.
Generating RTLIL representation for module `\sg13g2_inv_1'.
Generating RTLIL representation for module `\sg13g2_inv_16'.
Generating RTLIL representation for module `\sg13g2_inv_2'.
Generating RTLIL representation for module `\sg13g2_inv_4'.
Generating RTLIL representation for module `\sg13g2_inv_8'.
Generating RTLIL representation for module `\sg13g2_lgcp_1'.
Generating RTLIL representation for module `\sg13g2_mux2_1'.
Generating RTLIL representation for module `\sg13g2_mux2_2'.
Generating RTLIL representation for module `\sg13g2_mux4_1'.
Generating RTLIL representation for module `\sg13g2_nand2_1'.
Generating RTLIL representation for module `\sg13g2_nand2_2'.
Generating RTLIL representation for module `\sg13g2_nand2b_1'.
Generating RTLIL representation for module `\sg13g2_nand2b_2'.
Generating RTLIL representation for module `\sg13g2_nand3_1'.
Generating RTLIL representation for module `\sg13g2_nand3b_1'.
Generating RTLIL representation for module `\sg13g2_nand4_1'.
Generating RTLIL representation for module `\sg13g2_nor2_1'.
Generating RTLIL representation for module `\sg13g2_nor2_2'.
Generating RTLIL representation for module `\sg13g2_nor2b_1'.
Generating RTLIL representation for module `\sg13g2_nor2b_2'.
Generating RTLIL representation for module `\sg13g2_nor3_1'.
Generating RTLIL representation for module `\sg13g2_nor3_2'.
Generating RTLIL representation for module `\sg13g2_nor4_1'.
Generating RTLIL representation for module `\sg13g2_nor4_2'.
Generating RTLIL representation for module `\sg13g2_o21ai_1'.
Generating RTLIL representation for module `\sg13g2_or2_1'.
Generating RTLIL representation for module `\sg13g2_or2_2'.
Generating RTLIL representation for module `\sg13g2_or3_1'.
Generating RTLIL representation for module `\sg13g2_or3_2'.
Generating RTLIL representation for module `\sg13g2_or4_1'.
Generating RTLIL representation for module `\sg13g2_or4_2'.
Generating RTLIL representation for module `\sg13g2_sdfbbp_1'.
Generating RTLIL representation for module `\sg13g2_sdfrbp_1'.
Generating RTLIL representation for module `\sg13g2_sdfrbp_2'.
Generating RTLIL representation for module `\sg13g2_sdfrbpq_1'.
Generating RTLIL representation for module `\sg13g2_sdfrbpq_2'.
Generating RTLIL representation for module `\sg13g2_sighold'.
Generating RTLIL representation for module `\sg13g2_slgcp_1'.
Generating RTLIL representation for module `\sg13g2_tiehi'.
Generating RTLIL representation for module `\sg13g2_tielo'.
Generating RTLIL representation for module `\sg13g2_xnor2_1'.
Generating RTLIL representation for module `\sg13g2_xor2_1'.
Successfully finished Verilog frontend.
wtaf

2. Executing Verilog-2005 frontend: /home/designer/shared/BASIC/current_generator/digital/DigitalSine/files_rtl/control.v
Parsing SystemVerilog input from `/home/designer/shared/BASIC/current_generator/digital/DigitalSine/files_rtl/control.v' to AST representation.
Storing AST representation for module `$abstract\control'.
Successfully finished Verilog frontend.

3. Executing Verilog-2005 frontend: /home/designer/shared/BASIC/current_generator/digital/DigitalSine/files_rtl/sineDecoder.v
Parsing SystemVerilog input from `/home/designer/shared/BASIC/current_generator/digital/DigitalSine/files_rtl/sineDecoder.v' to AST representation.
Storing AST representation for module `$abstract\sineDecoder'.
Successfully finished Verilog frontend.

4. Executing Verilog-2005 frontend: /home/designer/shared/BASIC/current_generator/digital/DigitalSine/files_rtl/register.v
Parsing SystemVerilog input from `/home/designer/shared/BASIC/current_generator/digital/DigitalSine/files_rtl/register.v' to AST representation.
Storing AST representation for module `$abstract\register'.
Successfully finished Verilog frontend.

5. Executing Verilog-2005 frontend: /home/designer/shared/BASIC/current_generator/digital/DigitalSine/files_rtl/DigitalSine.v
Parsing SystemVerilog input from `/home/designer/shared/BASIC/current_generator/digital/DigitalSine/files_rtl/DigitalSine.v' to AST representation.
Storing AST representation for module `$abstract\DigitalSine'.
Successfully finished Verilog frontend.

6. Executing Verilog-2005 frontend: /home/designer/shared/BASIC/current_generator/digital/DigitalSine/files_rtl/adder.v
Parsing SystemVerilog input from `/home/designer/shared/BASIC/current_generator/digital/DigitalSine/files_rtl/adder.v' to AST representation.
Storing AST representation for module `$abstract\adder'.
Successfully finished Verilog frontend.

7. Executing Verilog-2005 frontend: /home/designer/shared/BASIC/current_generator/digital/DigitalSine/files_rtl/datapath.v
Parsing SystemVerilog input from `/home/designer/shared/BASIC/current_generator/digital/DigitalSine/files_rtl/datapath.v' to AST representation.
Storing AST representation for module `$abstract\datapath'.
Successfully finished Verilog frontend.

8. Executing Verilog-2005 frontend: /home/designer/shared/BASIC/current_generator/digital/DigitalSine/files_rtl/flipflop.v
Parsing SystemVerilog input from `/home/designer/shared/BASIC/current_generator/digital/DigitalSine/files_rtl/flipflop.v' to AST representation.
Storing AST representation for module `$abstract\flipflop'.
Successfully finished Verilog frontend.

9. Executing Verilog-2005 frontend: /home/designer/shared/BASIC/current_generator/digital/DigitalSine/files_rtl/fulladder.v
Parsing SystemVerilog input from `/home/designer/shared/BASIC/current_generator/digital/DigitalSine/files_rtl/fulladder.v' to AST representation.
Storing AST representation for module `$abstract\fulladder'.
Successfully finished Verilog frontend.

10. Executing Verilog-2005 frontend: /home/designer/shared/BASIC/current_generator/digital/DigitalSine/files_rtl/halfadder.v
Parsing SystemVerilog input from `/home/designer/shared/BASIC/current_generator/digital/DigitalSine/files_rtl/halfadder.v' to AST representation.
Storing AST representation for module `$abstract\halfadder'.
Successfully finished Verilog frontend.

11. Executing HIERARCHY pass (managing design hierarchy).

12. Executing AST frontend in derive mode using pre-parsed AST for module `\DigitalSine'.
Generating RTLIL representation for module `\DigitalSine'.

12.1. Analyzing design hierarchy..
Top module:  \DigitalSine

12.2. Executing AST frontend in derive mode using pre-parsed AST for module `\control'.
Generating RTLIL representation for module `\control'.

12.3. Executing AST frontend in derive mode using pre-parsed AST for module `\datapath'.
Generating RTLIL representation for module `\datapath'.

12.4. Analyzing design hierarchy..
Top module:  \DigitalSine
Used module:     \control
Used module:     \datapath

12.5. Executing AST frontend in derive mode using pre-parsed AST for module `\adder'.
/home/designer/shared/BASIC/current_generator/digital/DigitalSine/files_rtl/adder.v:70: ERROR: Identifier `\Cout' is implicitly declared and `default_nettype is set to none.
