Fitter report for LogicalStep_Lab4_top
Mon Mar 27 16:35:07 2023
Quartus Prime Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Parallel Compilation
  5. I/O Assignment Warnings
  6. Ignored Assignments
  7. Incremental Compilation Preservation Summary
  8. Incremental Compilation Partition Settings
  9. Incremental Compilation Placement Preservation
 10. Fitter Resource Usage Summary
 11. Input Pins
 12. Output Pins
 13. I/O Bank Usage
 14. All Package Pins
 15. Fitter Resource Utilization by Entity
 16. Delay Chain Summary
 17. Pad To Core Delay Chain Fanout
 18. Control Signals
 19. Global & Other Fast Signals
 20. I/O Rules Summary
 21. I/O Rules Details
 22. I/O Rules Matrix
 23. Fitter Device Options
 24. Operating Settings and Conditions
 25. Fitter Messages
 26. Fitter Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus Prime License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+--------------------------------------------------------------------------------------+
; Fitter Summary                                                                       ;
+------------------------------------+-------------------------------------------------+
; Fitter Status                      ; Failed - Mon Mar 27 16:35:07 2023               ;
; Quartus Prime Version              ; 15.1.0 Build 185 10/21/2015 SJ Standard Edition ;
; Revision Name                      ; LogicalStep_Lab4_top                            ;
; Top-level Entity Name              ; LogicalStep_Lab4_top                            ;
; Family                             ; MAX 10                                          ;
; Device                             ; 10M08SAE144C8G                                  ;
; Timing Models                      ; Final                                           ;
; Total logic elements               ; 69 / 8,064 ( < 1 % )                            ;
;     Total combinational functions  ; 67 / 8,064 ( < 1 % )                            ;
;     Dedicated logic registers      ; 43 / 8,064 ( < 1 % )                            ;
; Total registers                    ; 43                                              ;
; Total pins                         ; 39 / 101 ( 39 % )                               ;
; Total virtual pins                 ; 0                                               ;
; Total memory bits                  ; 0 / 387,072 ( 0 % )                             ;
; Embedded Multiplier 9-bit elements ; 0 / 48 ( 0 % )                                  ;
; Total PLLs                         ; 0 / 1 ( 0 % )                                   ;
; UFM blocks                         ; 0 / 1 ( 0 % )                                   ;
; ADC blocks                         ; 0 / 1 ( 0 % )                                   ;
+------------------------------------+-------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                                                                            ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Option                                                                     ; Setting                               ; Default Value                         ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Device                                                                     ; 10M08SAE144C8G                        ;                                       ;
; Minimum Core Junction Temperature                                          ; 0                                     ;                                       ;
; Maximum Core Junction Temperature                                          ; 85                                    ;                                       ;
; Fit Attempts to Skip                                                       ; 0                                     ; 0.0                                   ;
; Use smart compilation                                                      ; Off                                   ; Off                                   ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                                    ; On                                    ;
; Enable compact report table                                                ; Off                                   ; Off                                   ;
; Auto Merge PLLs                                                            ; On                                    ; On                                    ;
; Router Timing Optimization Level                                           ; Normal                                ; Normal                                ;
; Perform Clocking Topology Analysis During Routing                          ; Off                                   ; Off                                   ;
; Placement Effort Multiplier                                                ; 1.0                                   ; 1.0                                   ;
; Router Effort Multiplier                                                   ; 1.0                                   ; 1.0                                   ;
; Optimize Hold Timing                                                       ; All Paths                             ; All Paths                             ;
; Optimize Multi-Corner Timing                                               ; On                                    ; On                                    ;
; PowerPlay Power Optimization During Fitting                                ; Normal compilation                    ; Normal compilation                    ;
; SSN Optimization                                                           ; Off                                   ; Off                                   ;
; Optimize Timing                                                            ; Normal compilation                    ; Normal compilation                    ;
; Optimize Timing for ECOs                                                   ; Off                                   ; Off                                   ;
; Regenerate Full Fit Report During ECO Compiles                             ; Off                                   ; Off                                   ;
; Optimize IOC Register Placement for Timing                                 ; Normal                                ; Normal                                ;
; Final Placement Optimizations                                              ; Automatically                         ; Automatically                         ;
; Fitter Initial Placement Seed                                              ; 1                                     ; 1                                     ;
; Periphery to Core Placement and Routing Optimization                       ; Off                                   ; Off                                   ;
; PCI I/O                                                                    ; Off                                   ; Off                                   ;
; Weak Pull-Up Resistor                                                      ; Off                                   ; Off                                   ;
; Enable Bus-Hold Circuitry                                                  ; Off                                   ; Off                                   ;
; Auto Packed Registers                                                      ; Auto                                  ; Auto                                  ;
; Auto Delay Chains                                                          ; On                                    ; On                                    ;
; Auto Delay Chains for High Fanout Input Pins                               ; Off                                   ; Off                                   ;
; Allow Single-ended Buffer for Differential-XSTL Input                      ; Off                                   ; Off                                   ;
; Treat Bidirectional Pin as Output Pin                                      ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Fitting             ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Performance         ; Off                                   ; Off                                   ;
; Perform Register Duplication for Performance                               ; Off                                   ; Off                                   ;
; Perform Logic to Memory Mapping for Fitting                                ; Off                                   ; Off                                   ;
; Perform Register Retiming for Performance                                  ; Off                                   ; Off                                   ;
; Perform Asynchronous Signal Pipelining                                     ; Off                                   ; Off                                   ;
; Fitter Effort                                                              ; Auto Fit                              ; Auto Fit                              ;
; Physical Synthesis Effort Level                                            ; Normal                                ; Normal                                ;
; Logic Cell Insertion - Logic Duplication                                   ; Auto                                  ; Auto                                  ;
; Auto Register Duplication                                                  ; Auto                                  ; Auto                                  ;
; Auto Global Clock                                                          ; On                                    ; On                                    ;
; Auto Global Register Control Signals                                       ; On                                    ; On                                    ;
; Reserve all unused pins                                                    ; As input tri-stated with weak pull-up ; As input tri-stated with weak pull-up ;
; Synchronizer Identification                                                ; Auto                                  ; Auto                                  ;
; Enable Beneficial Skew Optimization                                        ; On                                    ; On                                    ;
; Optimize Design for Metastability                                          ; On                                    ; On                                    ;
; Force Fitter to Avoid Periphery Placement Warnings                         ; Off                                   ; Off                                   ;
; Enable input tri-state on active configuration pins in user mode           ; Off                                   ; Off                                   ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ; < 0.1%      ;
+----------------------------+-------------+


+-----------------------------------------------+
; I/O Assignment Warnings                       ;
+---------------+-------------------------------+
; Pin Name      ; Reason                        ;
+---------------+-------------------------------+
; leds[0]       ; Missing drive strength        ;
; leds[1]       ; Missing drive strength        ;
; leds[2]       ; Missing drive strength        ;
; leds[3]       ; Missing drive strength        ;
; leds[4]       ; Missing drive strength        ;
; leds[5]       ; Missing drive strength        ;
; leds[6]       ; Missing drive strength        ;
; leds[7]       ; Missing drive strength        ;
; seg_NS_a      ; Incomplete set of assignments ;
; seg_NS_d      ; Incomplete set of assignments ;
; seg_NS_g      ; Incomplete set of assignments ;
; seg_EW_a      ; Incomplete set of assignments ;
; seg_EW_d      ; Incomplete set of assignments ;
; seg_EW_g      ; Incomplete set of assignments ;
; sm_clk_enable ; Incomplete set of assignments ;
; blink_signal  ; Incomplete set of assignments ;
; seg7_data[0]  ; Missing drive strength        ;
; seg7_data[1]  ; Missing drive strength        ;
; seg7_data[5]  ; Missing drive strength        ;
; seg7_data[6]  ; Missing drive strength        ;
; seg7_char1    ; Missing drive strength        ;
; seg7_char2    ; Missing drive strength        ;
; seg_NS_a      ; Missing location assignment   ;
; seg_NS_d      ; Missing location assignment   ;
; seg_NS_g      ; Missing location assignment   ;
; seg_EW_a      ; Missing location assignment   ;
; seg_EW_d      ; Missing location assignment   ;
; seg_EW_g      ; Missing location assignment   ;
; sm_clk_enable ; Missing location assignment   ;
; blink_signal  ; Missing location assignment   ;
+---------------+-------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Ignored Assignments                                                                                    ;
+------------------+----------------------+--------------+--------------+---------------+----------------+
; Name             ; Ignored Entity       ; Ignored From ; Ignored To   ; Ignored Value ; Ignored Source ;
+------------------+----------------------+--------------+--------------+---------------+----------------+
; Location         ;                      ;              ; aud_adc_dat  ; PIN_22        ; QSF Assignment ;
; Location         ;                      ;              ; aud_adc_lrck ; PIN_21        ; QSF Assignment ;
; Location         ;                      ;              ; aud_bclk     ; PIN_26        ; QSF Assignment ;
; Location         ;                      ;              ; aud_dac_dat  ; PIN_25        ; QSF Assignment ;
; Location         ;                      ;              ; aud_dac_lrck ; PIN_24        ; QSF Assignment ;
; Location         ;                      ;              ; aud_mclk     ; PIN_33        ; QSF Assignment ;
; Location         ;                      ;              ; aud_scl      ; PIN_15        ; QSF Assignment ;
; Location         ;                      ;              ; aud_sda      ; PIN_93        ; QSF Assignment ;
; Location         ;                      ;              ; lcd_d[0]     ; PIN_47        ; QSF Assignment ;
; Location         ;                      ;              ; lcd_d[1]     ; PIN_60        ; QSF Assignment ;
; Location         ;                      ;              ; lcd_d[2]     ; PIN_59        ; QSF Assignment ;
; Location         ;                      ;              ; lcd_d[3]     ; PIN_58        ; QSF Assignment ;
; Location         ;                      ;              ; lcd_d[4]     ; PIN_57        ; QSF Assignment ;
; Location         ;                      ;              ; lcd_d[5]     ; PIN_56        ; QSF Assignment ;
; Location         ;                      ;              ; lcd_d[6]     ; PIN_55        ; QSF Assignment ;
; Location         ;                      ;              ; lcd_d[7]     ; PIN_54        ; QSF Assignment ;
; Location         ;                      ;              ; lcd_en       ; PIN_50        ; QSF Assignment ;
; Location         ;                      ;              ; lcd_rs       ; PIN_48        ; QSF Assignment ;
; Location         ;                      ;              ; lcd_rw       ; PIN_52        ; QSF Assignment ;
; Location         ;                      ;              ; sd_clk       ; PIN_131       ; QSF Assignment ;
; Location         ;                      ;              ; sd_cmd       ; PIN_132       ; QSF Assignment ;
; Location         ;                      ;              ; sd_dat0      ; PIN_130       ; QSF Assignment ;
; Location         ;                      ;              ; sd_dat3      ; PIN_135       ; QSF Assignment ;
; Location         ;                      ;              ; sdram_a[0]   ; PIN_74        ; QSF Assignment ;
; Location         ;                      ;              ; sdram_a[10]  ; PIN_75        ; QSF Assignment ;
; Location         ;                      ;              ; sdram_a[11]  ; PIN_80        ; QSF Assignment ;
; Location         ;                      ;              ; sdram_a[12]  ; PIN_84        ; QSF Assignment ;
; Location         ;                      ;              ; sdram_a[1]   ; PIN_61        ; QSF Assignment ;
; Location         ;                      ;              ; sdram_a[2]   ; PIN_62        ; QSF Assignment ;
; Location         ;                      ;              ; sdram_a[3]   ; PIN_64        ; QSF Assignment ;
; Location         ;                      ;              ; sdram_a[4]   ; PIN_65        ; QSF Assignment ;
; Location         ;                      ;              ; sdram_a[5]   ; PIN_66        ; QSF Assignment ;
; Location         ;                      ;              ; sdram_a[6]   ; PIN_69        ; QSF Assignment ;
; Location         ;                      ;              ; sdram_a[7]   ; PIN_70        ; QSF Assignment ;
; Location         ;                      ;              ; sdram_a[8]   ; PIN_76        ; QSF Assignment ;
; Location         ;                      ;              ; sdram_a[9]   ; PIN_78        ; QSF Assignment ;
; Location         ;                      ;              ; sdram_ba[0]  ; PIN_79        ; QSF Assignment ;
; Location         ;                      ;              ; sdram_ba[1]  ; PIN_77        ; QSF Assignment ;
; Location         ;                      ;              ; sdram_cas_n  ; PIN_86        ; QSF Assignment ;
; Location         ;                      ;              ; sdram_cke    ; PIN_87        ; QSF Assignment ;
; Location         ;                      ;              ; sdram_clk    ; PIN_89        ; QSF Assignment ;
; Location         ;                      ;              ; sdram_cs_n   ; PIN_81        ; QSF Assignment ;
; Location         ;                      ;              ; sdram_dq[0]  ; PIN_110       ; QSF Assignment ;
; Location         ;                      ;              ; sdram_dq[10] ; PIN_100       ; QSF Assignment ;
; Location         ;                      ;              ; sdram_dq[11] ; PIN_112       ; QSF Assignment ;
; Location         ;                      ;              ; sdram_dq[12] ; PIN_113       ; QSF Assignment ;
; Location         ;                      ;              ; sdram_dq[13] ; PIN_114       ; QSF Assignment ;
; Location         ;                      ;              ; sdram_dq[14] ; PIN_118       ; QSF Assignment ;
; Location         ;                      ;              ; sdram_dq[15] ; PIN_119       ; QSF Assignment ;
; Location         ;                      ;              ; sdram_dq[1]  ; PIN_111       ; QSF Assignment ;
; Location         ;                      ;              ; sdram_dq[2]  ; PIN_106       ; QSF Assignment ;
; Location         ;                      ;              ; sdram_dq[3]  ; PIN_102       ; QSF Assignment ;
; Location         ;                      ;              ; sdram_dq[4]  ; PIN_101       ; QSF Assignment ;
; Location         ;                      ;              ; sdram_dq[5]  ; PIN_98        ; QSF Assignment ;
; Location         ;                      ;              ; sdram_dq[6]  ; PIN_96        ; QSF Assignment ;
; Location         ;                      ;              ; sdram_dq[7]  ; PIN_92        ; QSF Assignment ;
; Location         ;                      ;              ; sdram_dq[8]  ; PIN_97        ; QSF Assignment ;
; Location         ;                      ;              ; sdram_dq[9]  ; PIN_99        ; QSF Assignment ;
; Location         ;                      ;              ; sdram_dqm[0] ; PIN_90        ; QSF Assignment ;
; Location         ;                      ;              ; sdram_dqm[1] ; PIN_91        ; QSF Assignment ;
; Location         ;                      ;              ; sdram_ras_n  ; PIN_85        ; QSF Assignment ;
; Location         ;                      ;              ; sdram_we_n   ; PIN_88        ; QSF Assignment ;
; Location         ;                      ;              ; seg7_data[7] ; PIN_126       ; QSF Assignment ;
; Location         ;                      ;              ; uart_rx      ; PIN_127       ; QSF Assignment ;
; Location         ;                      ;              ; uart_tx      ; PIN_124       ; QSF Assignment ;
; Current Strength ; LogicalStep_Lab4_top ;              ; seg7_data[7] ; 2MA           ; QSF Assignment ;
; I/O Standard     ; LogicalStep_Lab4_top ;              ; aud_adc_dat  ; 3.3-V LVCMOS  ; QSF Assignment ;
; I/O Standard     ; LogicalStep_Lab4_top ;              ; aud_adc_lrck ; 3.3-V LVCMOS  ; QSF Assignment ;
; I/O Standard     ; LogicalStep_Lab4_top ;              ; aud_bclk     ; 3.3-V LVCMOS  ; QSF Assignment ;
; I/O Standard     ; LogicalStep_Lab4_top ;              ; aud_dac_dat  ; 3.3-V LVCMOS  ; QSF Assignment ;
; I/O Standard     ; LogicalStep_Lab4_top ;              ; aud_dac_lrck ; 3.3-V LVCMOS  ; QSF Assignment ;
; I/O Standard     ; LogicalStep_Lab4_top ;              ; aud_mclk     ; 3.3-V LVCMOS  ; QSF Assignment ;
; I/O Standard     ; LogicalStep_Lab4_top ;              ; aud_scl      ; 3.3-V LVCMOS  ; QSF Assignment ;
; I/O Standard     ; LogicalStep_Lab4_top ;              ; aud_sda      ; 3.3-V LVCMOS  ; QSF Assignment ;
; I/O Standard     ; LogicalStep_Lab4_top ;              ; lcd_d[0]     ; 3.3-V LVCMOS  ; QSF Assignment ;
; I/O Standard     ; LogicalStep_Lab4_top ;              ; lcd_d[1]     ; 3.3-V LVCMOS  ; QSF Assignment ;
; I/O Standard     ; LogicalStep_Lab4_top ;              ; lcd_d[2]     ; 3.3-V LVCMOS  ; QSF Assignment ;
; I/O Standard     ; LogicalStep_Lab4_top ;              ; lcd_d[3]     ; 3.3-V LVCMOS  ; QSF Assignment ;
; I/O Standard     ; LogicalStep_Lab4_top ;              ; lcd_d[4]     ; 3.3-V LVCMOS  ; QSF Assignment ;
; I/O Standard     ; LogicalStep_Lab4_top ;              ; lcd_d[5]     ; 3.3-V LVCMOS  ; QSF Assignment ;
; I/O Standard     ; LogicalStep_Lab4_top ;              ; lcd_d[6]     ; 3.3-V LVCMOS  ; QSF Assignment ;
; I/O Standard     ; LogicalStep_Lab4_top ;              ; lcd_d[7]     ; 3.3-V LVCMOS  ; QSF Assignment ;
; I/O Standard     ; LogicalStep_Lab4_top ;              ; lcd_en       ; 3.3-V LVCMOS  ; QSF Assignment ;
; I/O Standard     ; LogicalStep_Lab4_top ;              ; lcd_rs       ; 3.3-V LVCMOS  ; QSF Assignment ;
; I/O Standard     ; LogicalStep_Lab4_top ;              ; lcd_rw       ; 3.3-V LVCMOS  ; QSF Assignment ;
; I/O Standard     ; LogicalStep_Lab4_top ;              ; sd_clk       ; 3.3-V LVCMOS  ; QSF Assignment ;
; I/O Standard     ; LogicalStep_Lab4_top ;              ; sd_cmd       ; 3.3-V LVCMOS  ; QSF Assignment ;
; I/O Standard     ; LogicalStep_Lab4_top ;              ; sd_dat0      ; 3.3-V LVCMOS  ; QSF Assignment ;
; I/O Standard     ; LogicalStep_Lab4_top ;              ; sd_dat3      ; 3.3-V LVCMOS  ; QSF Assignment ;
; I/O Standard     ; LogicalStep_Lab4_top ;              ; sdram_a[0]   ; 3.3-V LVCMOS  ; QSF Assignment ;
; I/O Standard     ; LogicalStep_Lab4_top ;              ; sdram_a[10]  ; 3.3-V LVCMOS  ; QSF Assignment ;
; I/O Standard     ; LogicalStep_Lab4_top ;              ; sdram_a[11]  ; 3.3-V LVCMOS  ; QSF Assignment ;
; I/O Standard     ; LogicalStep_Lab4_top ;              ; sdram_a[12]  ; 3.3-V LVCMOS  ; QSF Assignment ;
; I/O Standard     ; LogicalStep_Lab4_top ;              ; sdram_a[1]   ; 3.3-V LVCMOS  ; QSF Assignment ;
; I/O Standard     ; LogicalStep_Lab4_top ;              ; sdram_a[2]   ; 3.3-V LVCMOS  ; QSF Assignment ;
; I/O Standard     ; LogicalStep_Lab4_top ;              ; sdram_a[3]   ; 3.3-V LVCMOS  ; QSF Assignment ;
; I/O Standard     ; LogicalStep_Lab4_top ;              ; sdram_a[4]   ; 3.3-V LVCMOS  ; QSF Assignment ;
; I/O Standard     ; LogicalStep_Lab4_top ;              ; sdram_a[5]   ; 3.3-V LVCMOS  ; QSF Assignment ;
; I/O Standard     ; LogicalStep_Lab4_top ;              ; sdram_a[6]   ; 3.3-V LVCMOS  ; QSF Assignment ;
; I/O Standard     ; LogicalStep_Lab4_top ;              ; sdram_a[7]   ; 3.3-V LVCMOS  ; QSF Assignment ;
; I/O Standard     ; LogicalStep_Lab4_top ;              ; sdram_a[8]   ; 3.3-V LVCMOS  ; QSF Assignment ;
; I/O Standard     ; LogicalStep_Lab4_top ;              ; sdram_a[9]   ; 3.3-V LVCMOS  ; QSF Assignment ;
; I/O Standard     ; LogicalStep_Lab4_top ;              ; sdram_ba[0]  ; 3.3-V LVCMOS  ; QSF Assignment ;
; I/O Standard     ; LogicalStep_Lab4_top ;              ; sdram_ba[1]  ; 3.3-V LVCMOS  ; QSF Assignment ;
; I/O Standard     ; LogicalStep_Lab4_top ;              ; sdram_cas_n  ; 3.3-V LVCMOS  ; QSF Assignment ;
; I/O Standard     ; LogicalStep_Lab4_top ;              ; sdram_cke    ; 3.3-V LVCMOS  ; QSF Assignment ;
; I/O Standard     ; LogicalStep_Lab4_top ;              ; sdram_clk    ; 3.3-V LVCMOS  ; QSF Assignment ;
; I/O Standard     ; LogicalStep_Lab4_top ;              ; sdram_cs_n   ; 3.3-V LVCMOS  ; QSF Assignment ;
; I/O Standard     ; LogicalStep_Lab4_top ;              ; sdram_dq[0]  ; 3.3-V LVCMOS  ; QSF Assignment ;
; I/O Standard     ; LogicalStep_Lab4_top ;              ; sdram_dq[10] ; 3.3-V LVCMOS  ; QSF Assignment ;
; I/O Standard     ; LogicalStep_Lab4_top ;              ; sdram_dq[11] ; 3.3-V LVCMOS  ; QSF Assignment ;
; I/O Standard     ; LogicalStep_Lab4_top ;              ; sdram_dq[12] ; 3.3-V LVCMOS  ; QSF Assignment ;
; I/O Standard     ; LogicalStep_Lab4_top ;              ; sdram_dq[13] ; 3.3-V LVCMOS  ; QSF Assignment ;
; I/O Standard     ; LogicalStep_Lab4_top ;              ; sdram_dq[14] ; 3.3-V LVCMOS  ; QSF Assignment ;
; I/O Standard     ; LogicalStep_Lab4_top ;              ; sdram_dq[15] ; 3.3-V LVCMOS  ; QSF Assignment ;
; I/O Standard     ; LogicalStep_Lab4_top ;              ; sdram_dq[1]  ; 3.3-V LVCMOS  ; QSF Assignment ;
; I/O Standard     ; LogicalStep_Lab4_top ;              ; sdram_dq[2]  ; 3.3-V LVCMOS  ; QSF Assignment ;
; I/O Standard     ; LogicalStep_Lab4_top ;              ; sdram_dq[3]  ; 3.3-V LVCMOS  ; QSF Assignment ;
; I/O Standard     ; LogicalStep_Lab4_top ;              ; sdram_dq[4]  ; 3.3-V LVCMOS  ; QSF Assignment ;
; I/O Standard     ; LogicalStep_Lab4_top ;              ; sdram_dq[5]  ; 3.3-V LVCMOS  ; QSF Assignment ;
; I/O Standard     ; LogicalStep_Lab4_top ;              ; sdram_dq[6]  ; 3.3-V LVCMOS  ; QSF Assignment ;
; I/O Standard     ; LogicalStep_Lab4_top ;              ; sdram_dq[7]  ; 3.3-V LVCMOS  ; QSF Assignment ;
; I/O Standard     ; LogicalStep_Lab4_top ;              ; sdram_dq[8]  ; 3.3-V LVCMOS  ; QSF Assignment ;
; I/O Standard     ; LogicalStep_Lab4_top ;              ; sdram_dq[9]  ; 3.3-V LVCMOS  ; QSF Assignment ;
; I/O Standard     ; LogicalStep_Lab4_top ;              ; sdram_dqm[0] ; 3.3-V LVCMOS  ; QSF Assignment ;
; I/O Standard     ; LogicalStep_Lab4_top ;              ; sdram_dqm[1] ; 3.3-V LVCMOS  ; QSF Assignment ;
; I/O Standard     ; LogicalStep_Lab4_top ;              ; sdram_ras_n  ; 3.3-V LVCMOS  ; QSF Assignment ;
; I/O Standard     ; LogicalStep_Lab4_top ;              ; sdram_we_n   ; 3.3-V LVCMOS  ; QSF Assignment ;
; I/O Standard     ; LogicalStep_Lab4_top ;              ; seg7_data[7] ; 3.3-V LVCMOS  ; QSF Assignment ;
; I/O Standard     ; LogicalStep_Lab4_top ;              ; uart_rx      ; 3.3-V LVCMOS  ; QSF Assignment ;
; I/O Standard     ; LogicalStep_Lab4_top ;              ; uart_tx      ; 3.3-V LVCMOS  ; QSF Assignment ;
+------------------+----------------------+--------------+--------------+---------------+----------------+


+--------------------------------------------------------------------------------------------------+
; Incremental Compilation Preservation Summary                                                     ;
+---------------------+--------------------+----------------------------+--------------------------+
; Type                ; Total [A + B]      ; From Design Partitions [A] ; From Rapid Recompile [B] ;
+---------------------+--------------------+----------------------------+--------------------------+
; Placement (by node) ;                    ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 199 ) ; 0.00 % ( 0 / 199 )         ; 0.00 % ( 0 / 199 )       ;
;     -- Achieved     ; 0.00 % ( 0 / 199 ) ; 0.00 % ( 0 / 199 )         ; 0.00 % ( 0 / 199 )       ;
;                     ;                    ;                            ;                          ;
; Routing (by net)    ;                    ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 0 )   ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
;     -- Achieved     ; 0.00 % ( 0 / 0 )   ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
+---------------------+--------------------+----------------------------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Partition Settings                                                                                                                                             ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Partition Name                 ; Partition Type ; Netlist Type Used ; Preservation Level Used ; Netlist Type Requested ; Preservation Level Requested ; Contents                       ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Top                            ; User-created   ; Source File       ; N/A                     ; Source File            ; N/A                          ;                                ;
; hard_block:auto_generated_inst ; Auto-generated ; Source File       ; N/A                     ; Source File            ; N/A                          ; hard_block:auto_generated_inst ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Placement Preservation                                                                                     ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Partition Name                 ; Preservation Achieved ; Preservation Level Used ; Netlist Type Used ; Preservation Method ; Notes ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Top                            ; 0.00 % ( 0 / 191 )    ; N/A                     ; Source File       ; N/A                 ;       ;
; hard_block:auto_generated_inst ; 0.00 % ( 0 / 8 )      ; N/A                     ; Source File       ; N/A                 ;       ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+


+--------------------------------------------------------------------+
; Fitter Resource Usage Summary                                      ;
+---------------------------------------------+----------------------+
; Resource                                    ; Usage                ;
+---------------------------------------------+----------------------+
; Total logic elements                        ; 69 / 8,064 ( < 1 % ) ;
;     -- Combinational with no register       ; 26                   ;
;     -- Register only                        ; 2                    ;
;     -- Combinational with a register        ; 41                   ;
;                                             ;                      ;
; Logic element usage by number of LUT inputs ;                      ;
;     -- 4 input functions                    ; 28                   ;
;     -- 3 input functions                    ; 8                    ;
;     -- <=2 input functions                  ; 31                   ;
;     -- Register only                        ; 2                    ;
;                                             ;                      ;
; Logic elements by mode                      ;                      ;
;     -- normal mode                          ; 54                   ;
;     -- arithmetic mode                      ; 13                   ;
;                                             ;                      ;
; Total registers*                            ; 43 / 8,542 ( < 1 % ) ;
;     -- Dedicated logic registers            ; 43 / 8,064 ( < 1 % ) ;
;     -- I/O registers                        ; 0 / 478 ( 0 % )      ;
;                                             ;                      ;
; Total LABs                                  ; Not available        ;
; Virtual pins                                ; 0                    ;
; I/O pins                                    ; 39 / 101 ( 39 % )    ;
;     -- Clock pins                           ; 0 / 4 ( 0 % )        ;
;     -- Dedicated input pins                 ; 0 / 1 ( 0 % )        ;
;                                             ;                      ;
; Global signals                              ; 1                    ;
; M9Ks                                        ; 0 / 42 ( 0 % )       ;
; UFM blocks                                  ; 0 / 1 ( 0 % )        ;
; ADC blocks                                  ; 0 / 1 ( 0 % )        ;
; Total block memory bits                     ; 0 / 387,072 ( 0 % )  ;
; Total block memory implementation bits      ; 0 / 387,072 ( 0 % )  ;
; Embedded Multiplier 9-bit elements          ; 0 / 48 ( 0 % )       ;
; PLLs                                        ; 0 / 1 ( 0 % )        ;
; Global clocks                               ; 1 / 10 ( 10 % )      ;
; JTAGs                                       ; 0 / 1 ( 0 % )        ;
; CRC blocks                                  ; 0 / 1 ( 0 % )        ;
; Remote update blocks                        ; 0 / 1 ( 0 % )        ;
; Oscillator blocks                           ; 0 / 1 ( 0 % )        ;
; Maximum fan-out                             ; 43                   ;
; Highest non-global fan-out                  ; 31                   ;
; Total fan-out                               ; 361                  ;
; Average fan-out                             ; 1.81                 ;
+---------------------------------------------+----------------------+
*  Register count does not include registers inside RAM blocks or DSP blocks.



+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                                                                                                                                        ;
+----------+------------+----------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+-----------+
; Name     ; Pin #      ; I/O Bank ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Power Up High ; PCI I/O Enabled ; Bus Hold ; Weak Pull Up ; I/O Standard ; Termination Control Block ; Location assigned by ; Slew Rate ;
+----------+------------+----------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+-----------+
; clkin_50 ; Unassigned ; --       ; 43                    ; 0                  ; yes    ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVCMOS ; --                        ; User                 ; 0         ;
; pb_n[0]  ; Unassigned ; --       ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVCMOS ; --                        ; User                 ; 0         ;
; pb_n[1]  ; Unassigned ; --       ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVCMOS ; --                        ; User                 ; 0         ;
; pb_n[2]  ; Unassigned ; --       ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVCMOS ; --                        ; User                 ; 0         ;
; pb_n[3]  ; Unassigned ; --       ; 31                    ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVCMOS ; --                        ; User                 ; 0         ;
; rst_n    ; Unassigned ; --       ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVCMOS ; --                        ; User                 ; 0         ;
; sw[0]    ; Unassigned ; --       ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVCMOS ; --                        ; User                 ; 0         ;
; sw[1]    ; Unassigned ; --       ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVCMOS ; --                        ; User                 ; 0         ;
; sw[2]    ; Unassigned ; --       ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVCMOS ; --                        ; User                 ; 0         ;
; sw[3]    ; Unassigned ; --       ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVCMOS ; --                        ; User                 ; 0         ;
; sw[4]    ; Unassigned ; --       ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVCMOS ; --                        ; User                 ; 0         ;
; sw[5]    ; Unassigned ; --       ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVCMOS ; --                        ; User                 ; 0         ;
; sw[6]    ; Unassigned ; --       ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVCMOS ; --                        ; User                 ; 0         ;
; sw[7]    ; Unassigned ; --       ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVCMOS ; --                        ; User                 ; 0         ;
+----------+------------+----------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+-----------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Pins                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+------------+----------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; Name          ; Pin #      ; I/O Bank ; Output Register ; Output Enable Register ; Power Up High ; Slew Rate ; PCI I/O Enabled ; Open Drain ; TRI Primitive ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Termination                       ; Termination Control Block ; Output Buffer Pre-emphasis ; Voltage Output Differential ; Location assigned by ; Output Enable Source ; Output Enable Group ;
+---------------+------------+----------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; blink_signal  ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; leds[0]       ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; Default          ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; leds[1]       ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; Default          ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; leds[2]       ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; Default          ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; leds[3]       ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; Default          ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; leds[4]       ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; Default          ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; leds[5]       ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; Default          ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; leds[6]       ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; Default          ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; leds[7]       ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; Default          ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; seg7_char1    ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; Default          ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; seg7_char2    ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; Default          ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; seg7_data[0]  ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; Default          ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; seg7_data[1]  ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; Default          ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; seg7_data[2]  ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; seg7_data[3]  ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; seg7_data[4]  ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; seg7_data[5]  ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; Default          ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; seg7_data[6]  ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; yes        ; no            ; no       ; Off          ; 3.3-V LVCMOS ; Default          ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; seg_EW_a      ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; seg_EW_d      ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; seg_EW_g      ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; seg_NS_a      ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; seg_NS_d      ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; seg_NS_g      ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; sm_clk_enable ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
+---------------+------------+----------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+


+----------------------------------------------------------+
; I/O Bank Usage                                           ;
+----------+----------------+---------------+--------------+
; I/O Bank ; Usage          ; VCCIO Voltage ; VREF Voltage ;
+----------+----------------+---------------+--------------+
; 1A       ; 0 / 8 ( 0 % )  ; 3.3V          ; --           ;
; 1B       ; 0 / 10 ( 0 % ) ; 3.3V          ; --           ;
; 2        ; 0 / 7 ( 0 % )  ; 3.3V          ; --           ;
; 3        ; 0 / 18 ( 0 % ) ; 3.3V          ; --           ;
; 4        ; 0 / 7 ( 0 % )  ; 3.3V          ; --           ;
; 5        ; 0 / 12 ( 0 % ) ; 3.3V          ; --           ;
; 6        ; 0 / 15 ( 0 % ) ; 3.3V          ; --           ;
; 7        ; 0 / 7 ( 0 % )  ; 3.3V          ; --           ;
; 8        ; 0 / 17 ( 0 % ) ; 3.3V          ; --           ;
; Unknown  ; 43             ; --            ;              ;
+----------+----------------+---------------+--------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                                                                               ;
+----------+------------+----------+---------------------------------+-------+--------------+-----------+------------+-----------------+----------+--------------+
; Location ; Pad Number ; I/O Bank ; Pin Name/Usage                  ; Dir.  ; I/O Standard ; Voltage   ; I/O Type   ; User Assignment ; Bus Hold ; Weak Pull Up ;
+----------+------------+----------+---------------------------------+-------+--------------+-----------+------------+-----------------+----------+--------------+
; 1        ;            ; --       ; VCC_ONE                         ; power ;              ; 3.0V/3.3V ; --         ;                 ; --       ; --           ;
; 2        ;            ; --       ; VCCA6                           ; power ;              ; 3.0V      ; --         ;                 ; --       ; --           ;
; 3        ;            ;          ; ANAIN1                          ;       ;              ;           ; --         ;                 ; --       ; --           ;
; 4        ;            ;          ; REFGND                          ;       ;              ;           ; --         ;                 ; --       ; --           ;
; 5        ;            ;          ; ADC_VREF                        ;       ;              ;           ; --         ;                 ; --       ; --           ;
; 6        ; 0          ; 1A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;       ;              ;           ; Row I/O    ;                 ; no       ; On           ;
; 7        ; 2          ; 1A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;       ;              ;           ; Row I/O    ;                 ; no       ; On           ;
; 8        ; 4          ; 1A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;       ;              ;           ; Row I/O    ;                 ; no       ; On           ;
; 9        ;            ; 1A       ; VCCIO1A                         ; power ;              ; 3.3V      ; --         ;                 ; --       ; --           ;
; 10       ; 6          ; 1A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;       ;              ;           ; Row I/O    ;                 ; no       ; On           ;
; 11       ; 8          ; 1A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;       ;              ;           ; Row I/O    ;                 ; no       ; On           ;
; 12       ; 10         ; 1A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;       ;              ;           ; Row I/O    ;                 ; no       ; On           ;
; 13       ; 12         ; 1A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;       ;              ;           ; Row I/O    ;                 ; no       ; On           ;
; 14       ; 14         ; 1A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;       ;              ;           ; Row I/O    ;                 ; no       ; On           ;
; 15       ; 18         ; 1B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;       ;              ;           ; Row I/O    ;                 ; no       ; On           ;
; 16       ; 20         ; 1B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;       ;              ;           ; Row I/O    ;                 ; --       ; --           ;
; 17       ; 21         ; 1B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;       ;              ;           ; Row I/O    ;                 ; --       ; --           ;
; 18       ; 22         ; 1B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;       ;              ;           ; Row I/O    ;                 ; --       ; --           ;
; 19       ; 24         ; 1B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;       ;              ;           ; Row I/O    ;                 ; --       ; --           ;
; 20       ; 26         ; 1B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;       ;              ;           ; Row I/O    ;                 ; --       ; --           ;
; 21       ; 28         ; 1B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;       ;              ;           ; Row I/O    ;                 ; no       ; On           ;
; 22       ; 30         ; 1B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;       ;              ;           ; Row I/O    ;                 ; no       ; On           ;
; 23       ;            ; 1B       ; VCCIO1B                         ; power ;              ; 3.3V      ; --         ;                 ; --       ; --           ;
; 24       ; 32         ; 1B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;       ;              ;           ; Row I/O    ;                 ; no       ; On           ;
; 25       ; 34         ; 1B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;       ;              ;           ; Row I/O    ;                 ; no       ; On           ;
; 26       ; 36         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;       ;              ;           ; Row I/O    ;                 ; no       ; On           ;
; 27       ; 38         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;       ;              ;           ; Row I/O    ;                 ; no       ; On           ;
; 28       ; 40         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;       ;              ;           ; Row I/O    ;                 ; no       ; On           ;
; 29       ; 42         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;       ;              ;           ; Row I/O    ;                 ; no       ; On           ;
; 30       ; 45         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;       ;              ;           ; Row I/O    ;                 ; --       ; --           ;
; 31       ;            ; 2        ; VCCIO2                          ; power ;              ; 3.3V      ; --         ;                 ; --       ; --           ;
; 32       ; 56         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;       ;              ;           ; Row I/O    ;                 ; no       ; On           ;
; 33       ; 58         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;       ;              ;           ; Row I/O    ;                 ; no       ; On           ;
; 34       ;            ; --       ; VCCA2                           ; power ;              ; 3.0V/3.3V ; --         ;                 ; --       ; --           ;
; 35       ;            ; --       ; VCCA1                           ; power ;              ; 3.0V/3.3V ; --         ;                 ; --       ; --           ;
; 36       ;            ; --       ; VCC_ONE                         ; power ;              ; 3.0V/3.3V ; --         ;                 ; --       ; --           ;
; 37       ;            ; --       ; VCC_ONE                         ; power ;              ; 3.0V/3.3V ; --         ;                 ; --       ; --           ;
; 38       ; 60         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;       ;              ;           ; Column I/O ;                 ; no       ; On           ;
; 39       ; 62         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;       ;              ;           ; Column I/O ;                 ; no       ; On           ;
; 40       ;            ; 3        ; VCCIO3                          ; power ;              ; 3.3V      ; --         ;                 ; --       ; --           ;
; 41       ; 64         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;       ;              ;           ; Column I/O ;                 ; no       ; On           ;
; 42       ;            ;          ; GND                             ; gnd   ;              ;           ; --         ;                 ; --       ; --           ;
; 43       ; 66         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;       ;              ;           ; Column I/O ;                 ; no       ; On           ;
; 44       ; 68         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;       ;              ;           ; Column I/O ;                 ; no       ; On           ;
; 45       ; 70         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;       ;              ;           ; Column I/O ;                 ; no       ; On           ;
; 46       ; 72         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;       ;              ;           ; Column I/O ;                 ; no       ; On           ;
; 47       ; 74         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;       ;              ;           ; Column I/O ;                 ; no       ; On           ;
; 48       ; 77         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;       ;              ;           ; Column I/O ;                 ; --       ; --           ;
; 49       ;            ; 3        ; VCCIO3                          ; power ;              ; 3.3V      ; --         ;                 ; --       ; --           ;
; 50       ; 76         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;       ;              ;           ; Column I/O ;                 ; no       ; On           ;
; 51       ;            ; --       ; VCC_ONE                         ; power ;              ; 3.0V/3.3V ; --         ;                 ; --       ; --           ;
; 52       ; 78         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;       ;              ;           ; Column I/O ;                 ; no       ; On           ;
; 53       ;            ;          ; GND                             ; gnd   ;              ;           ; --         ;                 ; --       ; --           ;
; 54       ; 80         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;       ;              ;           ; Column I/O ;                 ; no       ; On           ;
; 55       ; 84         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;       ;              ;           ; Column I/O ;                 ; no       ; On           ;
; 56       ; 86         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;       ;              ;           ; Column I/O ;                 ; no       ; On           ;
; 57       ; 88         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;       ;              ;           ; Column I/O ;                 ; no       ; On           ;
; 58       ; 90         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;       ;              ;           ; Column I/O ;                 ; no       ; On           ;
; 59       ; 92         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;       ;              ;           ; Column I/O ;                 ; no       ; On           ;
; 60       ; 94         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;       ;              ;           ; Column I/O ;                 ; no       ; On           ;
; 61       ; 101        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;       ;              ;           ; Column I/O ;                 ; --       ; --           ;
; 62       ; 102        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;       ;              ;           ; Column I/O ;                 ; no       ; On           ;
; 63       ;            ;          ; GND                             ; gnd   ;              ;           ; --         ;                 ; --       ; --           ;
; 64       ; 108        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;       ;              ;           ; Column I/O ;                 ; no       ; On           ;
; 65       ; 110        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;       ;              ;           ; Column I/O ;                 ; no       ; On           ;
; 66       ; 112        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;       ;              ;           ; Column I/O ;                 ; no       ; On           ;
; 67       ;            ; 4        ; VCCIO4                          ; power ;              ; 3.3V      ; --         ;                 ; --       ; --           ;
; 68       ;            ;          ; GND                             ; gnd   ;              ;           ; --         ;                 ; --       ; --           ;
; 69       ; 116        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;       ;              ;           ; Column I/O ;                 ; no       ; On           ;
; 70       ; 118        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;       ;              ;           ; Column I/O ;                 ; no       ; On           ;
; 71       ;            ; --       ; VCCA5                           ; power ;              ; 3.0V      ; --         ;                 ; --       ; --           ;
; 72       ;            ; --       ; VCC_ONE                         ; power ;              ; 3.0V/3.3V ; --         ;                 ; --       ; --           ;
; 73       ;            ; --       ; VCC_ONE                         ; power ;              ; 3.0V/3.3V ; --         ;                 ; --       ; --           ;
; 74       ; 121        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;       ;              ;           ; Row I/O    ;                 ; no       ; On           ;
; 75       ; 120        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;       ;              ;           ; Row I/O    ;                 ; no       ; On           ;
; 76       ; 123        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;       ;              ;           ; Row I/O    ;                 ; no       ; On           ;
; 77       ; 122        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;       ;              ;           ; Row I/O    ;                 ; no       ; On           ;
; 78       ; 133        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;       ;              ;           ; Row I/O    ;                 ; no       ; On           ;
; 79       ; 132        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;       ;              ;           ; Row I/O    ;                 ; no       ; On           ;
; 80       ; 135        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;       ;              ;           ; Row I/O    ;                 ; --       ; --           ;
; 81       ; 134        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;       ;              ;           ; Row I/O    ;                 ; no       ; On           ;
; 82       ;            ; 5        ; VCCIO5                          ; power ;              ; 3.3V      ; --         ;                 ; --       ; --           ;
; 83       ;            ;          ; GND                             ; gnd   ;              ;           ; --         ;                 ; --       ; --           ;
; 84       ; 141        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;       ;              ;           ; Row I/O    ;                 ; no       ; On           ;
; 85       ; 140        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;       ;              ;           ; Row I/O    ;                 ; no       ; On           ;
; 86       ; 143        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;       ;              ;           ; Row I/O    ;                 ; no       ; On           ;
; 87       ; 142        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;       ;              ;           ; Row I/O    ;                 ; no       ; On           ;
; 88       ; 148        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;       ;              ;           ; Row I/O    ;                 ; no       ; On           ;
; 89       ; 150        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;       ;              ;           ; Row I/O    ;                 ; no       ; On           ;
; 90       ; 152        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;       ;              ;           ; Row I/O    ;                 ; no       ; On           ;
; 91       ; 154        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;       ;              ;           ; Row I/O    ;                 ; no       ; On           ;
; 92       ; 156        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;       ;              ;           ; Row I/O    ;                 ; no       ; On           ;
; 93       ; 158        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;       ;              ;           ; Row I/O    ;                 ; no       ; On           ;
; 94       ;            ; 6        ; VCCIO6                          ; power ;              ; 3.3V      ; --         ;                 ; --       ; --           ;
; 95       ;            ;          ; GND                             ; gnd   ;              ;           ; --         ;                 ; --       ; --           ;
; 96       ; 172        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;       ;              ;           ; Row I/O    ;                 ; no       ; On           ;
; 97       ; 173        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;       ;              ;           ; Row I/O    ;                 ; --       ; --           ;
; 98       ; 174        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;       ;              ;           ; Row I/O    ;                 ; no       ; On           ;
; 99       ; 176        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;       ;              ;           ; Row I/O    ;                 ; no       ; On           ;
; 100      ; 177        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;       ;              ;           ; Row I/O    ;                 ; no       ; On           ;
; 101      ; 178        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;       ;              ;           ; Row I/O    ;                 ; no       ; On           ;
; 102      ; 179        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;       ;              ;           ; Row I/O    ;                 ; no       ; On           ;
; 103      ;            ; 6        ; VCCIO6                          ; power ;              ; 3.3V      ; --         ;                 ; --       ; --           ;
; 104      ;            ;          ; GND                             ; gnd   ;              ;           ; --         ;                 ; --       ; --           ;
; 105      ; 188        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;       ;              ;           ; Row I/O    ;                 ; no       ; On           ;
; 106      ; 190        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;       ;              ;           ; Row I/O    ;                 ; no       ; On           ;
; 107      ;            ; --       ; VCCA3                           ; power ;              ; 3.0V/3.3V ; --         ;                 ; --       ; --           ;
; 108      ;            ; --       ; VCC_ONE                         ; power ;              ; 3.0V/3.3V ; --         ;                 ; --       ; --           ;
; 109      ;            ; --       ; VCC_ONE                         ; power ;              ; 3.0V/3.3V ; --         ;                 ; --       ; --           ;
; 110      ; 192        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;       ;              ;           ; Column I/O ;                 ; no       ; On           ;
; 111      ; 194        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;       ;              ;           ; Column I/O ;                 ; no       ; On           ;
; 112      ; 199        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;       ;              ;           ; Column I/O ;                 ; --       ; --           ;
; 113      ; 202        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;       ;              ;           ; Column I/O ;                 ; no       ; On           ;
; 114      ; 204        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;       ;              ;           ; Column I/O ;                 ; no       ; On           ;
; 115      ;            ; --       ; VCC_ONE                         ; power ;              ; 3.0V/3.3V ; --         ;                 ; --       ; --           ;
; 116      ;            ;          ; GND                             ; gnd   ;              ;           ; --         ;                 ; --       ; --           ;
; 117      ;            ; 7        ; VCCIO7                          ; power ;              ; 3.3V      ; --         ;                 ; --       ; --           ;
; 118      ; 212        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;       ;              ;           ; Column I/O ;                 ; no       ; On           ;
; 119      ; 214        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;       ;              ;           ; Column I/O ;                 ; no       ; On           ;
; 120      ; 224        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;       ;              ;           ; Column I/O ;                 ; no       ; On           ;
; 121      ; 226        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;       ;              ;           ; Column I/O ;                 ; no       ; On           ;
; 122      ; 228        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;       ;              ;           ; Column I/O ;                 ; no       ; On           ;
; 123      ; 231        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;       ;              ;           ; Column I/O ;                 ; --       ; --           ;
; 124      ; 233        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;       ;              ;           ; Column I/O ;                 ; no       ; On           ;
; 125      ;            ;          ; GND                             ; gnd   ;              ;           ; --         ;                 ; --       ; --           ;
; 126      ; 232        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;       ;              ;           ; Column I/O ;                 ; no       ; On           ;
; 127      ; 235        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;       ;              ;           ; Column I/O ;                 ; no       ; On           ;
; 128      ;            ; 8        ; VCCIO8                          ; power ;              ; 3.3V      ; --         ;                 ; --       ; --           ;
; 129      ; 234        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;       ;              ;           ; Column I/O ;                 ; no       ; On           ;
; 130      ; 236        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;       ;              ;           ; Column I/O ;                 ; no       ; On           ;
; 131      ; 238        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;       ;              ;           ; Column I/O ;                 ; no       ; On           ;
; 132      ; 240        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;       ;              ;           ; Column I/O ;                 ; no       ; On           ;
; 133      ;            ;          ; GND                             ; gnd   ;              ;           ; --         ;                 ; --       ; --           ;
; 134      ; 242        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;       ;              ;           ; Column I/O ;                 ; no       ; On           ;
; 135      ; 243        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;       ;              ;           ; Column I/O ;                 ; no       ; On           ;
; 136      ; 244        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;       ;              ;           ; Column I/O ;                 ; no       ; On           ;
; 137      ;            ;          ; GND                             ; gnd   ;              ;           ; --         ;                 ; --       ; --           ;
; 138      ; 246        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;       ;              ;           ; Column I/O ;                 ; no       ; On           ;
; 139      ;            ; 8        ; VCCIO8                          ; power ;              ; 3.3V      ; --         ;                 ; --       ; --           ;
; 140      ; 248        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;       ;              ;           ; Column I/O ;                 ; no       ; On           ;
; 141      ; 250        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;       ;              ;           ; Column I/O ;                 ; no       ; On           ;
; 142      ;            ;          ; GND                             ; gnd   ;              ;           ; --         ;                 ; --       ; --           ;
; 143      ;            ; --       ; VCCA4                           ; power ;              ; 3.0V/3.3V ; --         ;                 ; --       ; --           ;
; 144      ;            ; --       ; VCC_ONE                         ; power ;              ; 3.0V/3.3V ; --         ;                 ; --       ; --           ;
+----------+------------+----------+---------------------------------+-------+--------------+-----------+------------+-----------------+----------+--------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                                                                                                          ;
+------------------------------+-------------+---------------------------+---------------+-------------+------------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+------------+-----------------------------------------------+--------------+
; Compilation Hierarchy Node   ; Logic Cells ; Dedicated Logic Registers ; I/O Registers ; Memory Bits ; UFM Blocks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; LUT-Only LCs ; Register-Only LCs ; LUT/Register LCs ; ADC blocks ; Full Hierarchy Name                           ; Library Name ;
+------------------------------+-------------+---------------------------+---------------+-------------+------------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+------------+-----------------------------------------------+--------------+
; |LogicalStep_Lab4_top        ; 0 (0)       ; 43 (0)                    ; 0 (0)         ; 0           ; 1          ; 0            ; 0       ; 0         ; 39   ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |LogicalStep_Lab4_top                         ; work         ;
;    |Clock_generator:INST2|   ; 0 (0)       ; 8 (8)                     ; 0 (0)         ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |LogicalStep_Lab4_top|Clock_generator:INST2   ; work         ;
;    |ccp_state_machine:INST7| ; 0 (0)       ; 16 (16)                   ; 0 (0)         ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |LogicalStep_Lab4_top|ccp_state_machine:INST7 ; work         ;
;    |holding_register:INST5|  ; 0 (0)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |LogicalStep_Lab4_top|holding_register:INST5  ; work         ;
;    |holding_register:INST6|  ; 0 (0)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |LogicalStep_Lab4_top|holding_register:INST6  ; work         ;
;    |segment7_mux:inst8|      ; 0 (0)       ; 11 (11)                   ; 0 (0)         ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |LogicalStep_Lab4_top|segment7_mux:inst8      ; work         ;
;    |synchronizer:INST3|      ; 0 (0)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |LogicalStep_Lab4_top|synchronizer:INST3      ; work         ;
;    |synchronizer:INST4|      ; 0 (0)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |LogicalStep_Lab4_top|synchronizer:INST4      ; work         ;
+------------------------------+-------------+---------------------------+---------------+-------------+------------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+------------+-----------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------------------+
; Delay Chain Summary                                                                           ;
+---------------+----------+---------------+---------------+-----------------------+-----+------+
; Name          ; Pin Type ; Pad to Core 0 ; Pad to Core 1 ; Pad to Input Register ; TCO ; TCOE ;
+---------------+----------+---------------+---------------+-----------------------+-----+------+
; rst_n         ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; pb_n[2]       ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; sw[0]         ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; sw[1]         ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; sw[2]         ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; sw[3]         ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; sw[4]         ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; sw[5]         ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; sw[6]         ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; sw[7]         ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; leds[0]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; leds[1]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; leds[2]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; leds[3]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; leds[4]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; leds[5]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; leds[6]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; leds[7]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; seg_NS_a      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; seg_NS_d      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; seg_NS_g      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; seg_EW_a      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; seg_EW_d      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; seg_EW_g      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sm_clk_enable ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; blink_signal  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; seg7_data[0]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; seg7_data[1]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; seg7_data[2]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; seg7_data[3]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; seg7_data[4]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; seg7_data[5]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; seg7_data[6]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; seg7_char1    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; seg7_char2    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; pb_n[3]       ; Input    ; 0             ; --            ; --                    ; --  ; --   ;
; clkin_50      ; Input    ; 0             ; --            ; --                    ; --  ; --   ;
; pb_n[0]       ; Input    ; 0             ; --            ; --                    ; --  ; --   ;
; pb_n[1]       ; Input    ; 0             ; --            ; --                    ; --  ; --   ;
+---------------+----------+---------------+---------------+-----------------------+-----+------+


+---------------------------------------------------+
; Pad To Core Delay Chain Fanout                    ;
+---------------------+-------------------+---------+
; Source Pin / Fanout ; Pad To Core Index ; Setting ;
+---------------------+-------------------+---------+
; rst_n               ;                   ;         ;
; pb_n[2]             ;                   ;         ;
; sw[0]               ;                   ;         ;
; sw[1]               ;                   ;         ;
; sw[2]               ;                   ;         ;
; sw[3]               ;                   ;         ;
; sw[4]               ;                   ;         ;
; sw[5]               ;                   ;         ;
; sw[6]               ;                   ;         ;
; sw[7]               ;                   ;         ;
; pb_n[3]             ;                   ;         ;
; clkin_50            ;                   ;         ;
; pb_n[0]             ;                   ;         ;
; pb_n[1]             ;                   ;         ;
+---------------------+-------------------+---------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Control Signals                                                                                                                                               ;
+------------------------------------------+------------+---------+--------------+--------+----------------------+------------------+---------------------------+
; Name                                     ; Location   ; Fan-Out ; Usage        ; Global ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+------------------------------------------+------------+---------+--------------+--------+----------------------+------------------+---------------------------+
; ccp_state_machine:INST7|current_state~37 ; Unassigned ; 4       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; clkin_50                                 ; Unassigned ; 43      ; Clock        ; yes    ; Global Clock         ; Not Available    ; --                        ;
; pb_n[3]                                  ; Unassigned ; 31      ; Sync. clear  ; no     ; --                   ; --               ; --                        ;
+------------------------------------------+------------+---------+--------------+--------+----------------------+------------------+---------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Global & Other Fast Signals                                                                                                                  ;
+----------+------------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; Name     ; Location   ; Fan-Out ; Fan-Out Using Intentional Clock Skew ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+----------+------------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; clkin_50 ; Unassigned ; 43      ; 0                                    ; Global Clock         ; Not Available    ; --                        ;
+----------+------------+---------+--------------------------------------+----------------------+------------------+---------------------------+


+------------------------------------------+
; I/O Rules Summary                        ;
+----------------------------------+-------+
; I/O Rules Statistic              ; Total ;
+----------------------------------+-------+
; Total I/O Rules                  ; 30    ;
; Number of I/O Rules Passed       ; 11    ;
; Number of I/O Rules Failed       ; 0     ;
; Number of I/O Rules Unchecked    ; 6     ;
; Number of I/O Rules Inapplicable ; 13    ;
+----------------------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Details                                                                                                                                                                                                                                                                                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+
; Status       ; ID        ; Category                          ; Rule Description                                                                                     ; Severity ; Information                                                              ; Area                ; Extra Information ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+
; Pass         ; IO_000001 ; Capacity Checks                   ; Number of pins in an I/O bank should not exceed the number of locations available.                   ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000002 ; Capacity Checks                   ; Number of clocks in an I/O bank should not exceed the number of clocks available.                    ; Critical ; No Global Signal assignments found.                                      ; I/O                 ;                   ;
; Pass         ; IO_000003 ; Capacity Checks                   ; Number of pins in a Vrefgroup should not exceed the number of locations available.                   ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000004 ; Voltage Compatibility Checks      ; The I/O bank should support the requested VCCIO.                                                     ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000005 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VREF values.                                                  ; Critical ; No VREF I/O Standard assignments found.                                  ; I/O                 ;                   ;
; Unchecked    ; IO_000006 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VCCIO values.                                                 ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000007 ; Valid Location Checks             ; Checks for unavailable locations.                                                                    ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000008 ; Valid Location Checks             ; Checks for reserved locations.                                                                       ; Critical ; No reserved LogicLock region found.                                      ; I/O                 ;                   ;
; Unchecked    ; IO_000009 ; I/O Properties Checks for One I/O ; The location should support the requested I/O standard.                                              ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Unchecked    ; IO_000010 ; I/O Properties Checks for One I/O ; The location should support the requested I/O direction.                                             ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000011 ; I/O Properties Checks for One I/O ; The location should support the requested Current Strength.                                          ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Unchecked    ; IO_000012 ; I/O Properties Checks for One I/O ; The location should support the requested On Chip Termination value.                                 ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000013 ; I/O Properties Checks for One I/O ; The location should support the requested Bus Hold value.                                            ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000014 ; I/O Properties Checks for One I/O ; The location should support the requested Weak Pull Up value.                                        ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                 ;                   ;
; Pass         ; IO_000015 ; I/O Properties Checks for One I/O ; The location should support the requested PCI Clamp Diode.                                           ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000018 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Current Strength.                                      ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Unchecked    ; IO_000019 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested On Chip Termination value.                             ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000020 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested PCI Clamp Diode.                                       ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000021 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Weak Pull Up value.                                    ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                 ;                   ;
; Inapplicable ; IO_000022 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Bus Hold value.                                        ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                 ;                   ;
; Pass         ; IO_000023 ; I/O Properties Checks for One I/O ; The I/O standard should support the Open Drain value.                                                ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000024 ; I/O Properties Checks for One I/O ; The I/O direction should support the On Chip Termination value.                                      ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000026 ; I/O Properties Checks for One I/O ; On Chip Termination and Current Strength should not be used at the same time.                        ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000027 ; I/O Properties Checks for One I/O ; Weak Pull Up and Bus Hold should not be used at the same time.                                       ; Critical ; No Enable Bus-Hold Circuitry or Weak Pull-Up Resistor assignments found. ; I/O                 ;                   ;
; Inapplicable ; IO_000045 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Slew Rate value.                                       ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Inapplicable ; IO_000046 ; I/O Properties Checks for One I/O ; The location should support the requested Slew Rate value.                                           ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Inapplicable ; IO_000047 ; I/O Properties Checks for One I/O ; On Chip Termination and Slew Rate should not be used at the same time.                               ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Unchecked    ; IO_000033 ; Electromigration Checks           ; Current density for consecutive I/Os should not exceed 160mA for row I/Os and 160mA for column I/Os. ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000034 ; SI Related Distance Checks        ; Single-ended outputs should be 5 LAB row(s) away from a differential I/O.                            ; High     ; No Differential I/O Standard assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000042 ; SI Related SSO Limit Checks       ; No more than 20 outputs are allowed in a VREF group when VREF is being read from.                    ; High     ; No VREF I/O Standard assignments found.                                  ; I/O                 ;                   ;
; ----         ; ----      ; Disclaimer                        ; OCT rules are checked but not reported.                                                              ; None     ; ----                                                                     ; On Chip Termination ;                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Matrix                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+--------------------+--------------+--------------+--------------+-----------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Pin/Rules          ; IO_000001    ; IO_000002    ; IO_000003    ; IO_000004 ; IO_000005    ; IO_000006 ; IO_000007    ; IO_000008    ; IO_000009 ; IO_000010 ; IO_000011    ; IO_000012    ; IO_000013    ; IO_000014    ; IO_000015    ; IO_000018    ; IO_000019    ; IO_000020    ; IO_000021    ; IO_000022    ; IO_000023    ; IO_000024    ; IO_000026    ; IO_000027    ; IO_000045    ; IO_000046    ; IO_000047    ; IO_000033 ; IO_000034    ; IO_000042    ;
+--------------------+--------------+--------------+--------------+-----------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Total Pass         ; 31           ; 0            ; 31           ; 39        ; 0            ; 31        ; 31           ; 0            ; 31        ; 31        ; 3            ; 0            ; 0            ; 0            ; 14           ; 3            ; 0            ; 14           ; 0            ; 0            ; 1            ; 8            ; 11           ; 0            ; 0            ; 0            ; 0            ; 31        ; 0            ; 0            ;
; Total Unchecked    ; 0            ; 0            ; 0            ; 0         ; 0            ; 8         ; 0            ; 0            ; 8         ; 8         ; 0            ; 8            ; 0            ; 0            ; 0            ; 0            ; 8            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 8         ; 0            ; 0            ;
; Total Inapplicable ; 8            ; 39           ; 8            ; 0         ; 39           ; 0         ; 8            ; 39           ; 0         ; 0         ; 36           ; 31           ; 39           ; 39           ; 25           ; 36           ; 31           ; 25           ; 39           ; 39           ; 38           ; 31           ; 28           ; 39           ; 39           ; 39           ; 39           ; 0         ; 39           ; 39           ;
; Total Fail         ; 0            ; 0            ; 0            ; 0         ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; rst_n              ; Pass         ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; pb_n[2]            ; Pass         ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sw[0]              ; Pass         ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sw[1]              ; Pass         ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sw[2]              ; Pass         ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sw[3]              ; Pass         ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sw[4]              ; Pass         ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sw[5]              ; Pass         ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sw[6]              ; Pass         ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sw[7]              ; Pass         ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; leds[0]            ; Pass         ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; leds[1]            ; Pass         ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; leds[2]            ; Pass         ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; leds[3]            ; Pass         ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; leds[4]            ; Pass         ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; leds[5]            ; Pass         ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; leds[6]            ; Pass         ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; leds[7]            ; Pass         ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; seg_NS_a           ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; seg_NS_d           ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; seg_NS_g           ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; seg_EW_a           ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; seg_EW_d           ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; seg_EW_g           ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; sm_clk_enable      ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; blink_signal       ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; seg7_data[0]       ; Pass         ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; seg7_data[1]       ; Pass         ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; seg7_data[2]       ; Pass         ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; seg7_data[3]       ; Pass         ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; seg7_data[4]       ; Pass         ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; seg7_data[5]       ; Pass         ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; seg7_data[6]       ; Pass         ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; seg7_char1         ; Pass         ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; seg7_char2         ; Pass         ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; pb_n[3]            ; Pass         ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; clkin_50           ; Pass         ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; pb_n[0]            ; Pass         ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; pb_n[1]            ; Pass         ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
+--------------------+--------------+--------------+--------------+-----------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+


+-------------------------------------------------------------------------------------------+
; Fitter Device Options                                                                     ;
+------------------------------------------------------------------+------------------------+
; Option                                                           ; Setting                ;
+------------------------------------------------------------------+------------------------+
; Enable user-supplied start-up clock (CLKUSR)                     ; Off                    ;
; Enable device-wide reset (DEV_CLRn)                              ; Off                    ;
; Enable device-wide output enable (DEV_OE)                        ; Off                    ;
; Enable INIT_DONE output                                          ; Off                    ;
; Configuration scheme                                             ; Internal Configuration ;
; Enable Error Detection CRC_ERROR pin                             ; Off                    ;
; Enable open drain on CRC_ERROR pin                               ; Off                    ;
; Enable nCONFIG, nSTATUS, and CONF_DONE pins                      ; Off                    ;
; Enable JTAG pin sharing                                          ; Off                    ;
; Enable nCE pin                                                   ; Off                    ;
; Enable CONFIG_SEL pin                                            ; Off                    ;
; Enable input tri-state on active configuration pins in user mode ; Off                    ;
; Configuration Voltage Level                                      ; Auto                   ;
; Force Configuration Voltage Level                                ; Off                    ;
; Data[0]                                                          ; Unreserved             ;
; Data[1]/ASDO                                                     ; Unreserved             ;
; FLASH_nCE/nCSO                                                   ; Unreserved             ;
; DCLK                                                             ; Unreserved             ;
+------------------------------------------------------------------+------------------------+


+------------------------------------+
; Operating Settings and Conditions  ;
+---------------------------+--------+
; Setting                   ; Value  ;
+---------------------------+--------+
; Nominal Core Voltage      ; 1.20 V ;
; Low Junction Temperature  ; 0 C   ;
; High Junction Temperature ; 85 C  ;
+---------------------------+--------+


+-----------------+
; Fitter Messages ;
+-----------------+
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (119006): Selected device 10M08SAE144C8G for design "LogicalStep_Lab4_top"
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (171003): Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time
Critical Warning (16562): Run the PowerPlay Early Power Estimator File to ensure your design is within the maximum power utilization limit of the single power-supply target device and to avoid functional failures.
Info (176444): Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices
    Info (176445): Device 10M08SAE144C8GES is compatible
    Info (176445): Device 10M16SAE144C8G is compatible
    Info (176445): Device 10M25SAE144C8GES is compatible
    Info (176445): Device 10M25SAE144C8G is compatible
Info (169124): Fitter converted 4 user pins into dedicated programming pins
    Info (169125): Pin ~ALTERA_TMS~ is reserved at location 16
    Info (169125): Pin ~ALTERA_TCK~ is reserved at location 18
    Info (169125): Pin ~ALTERA_TDI~ is reserved at location 19
    Info (169125): Pin ~ALTERA_TDO~ is reserved at location 20
Info (169141): DATA[0] dual-purpose pin not reserved
Info (12825): Data[1]/ASDO dual-purpose pin not reserved
Info (12825): nCSO dual-purpose pin not reserved
Info (12825): DCLK dual-purpose pin not reserved
Warning (15714): Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details
Critical Warning (169085): No exact pin location assignment(s) for 8 pins of 39 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report.
Critical Warning (332012): Synopsys Design Constraints File file not found: 'LogicalStep_Lab4_top.out.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332144): No user constrained base clocks found in the design
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332154): The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers.
Info (332130): Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time.
Info (176353): Automatically promoted node clkin_50~input (placed in PIN 29 (CLK1p, DIFFIO_RX_L20p, DIFFOUT_L20p, High_Speed)) File: N:/ECE 124/Lab4/LogicalStep_Lab4_top.vhd Line: 9
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4
Info (176233): Starting register packing
Info (176235): Finished register packing
    Extra Info (176219): No registers were packed into other blocks
Info (176214): Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement
    Info (176211): Number of I/O pins in group: 8 (unused VREF, 2.5V VCCIO, 0 input, 8 output, 0 bidirectional)
        Info (176212): I/O standards used: 2.5 V.
Info (176215): I/O bank details before I/O pin placement
    Info (176214): Statistics of I/O banks
        Info (176213): I/O bank number 1A does not use VREF pins and has 3.3V VCCIO pins. 8 total pin(s) used --  0 pins available
        Info (176213): I/O bank number 1B does not use VREF pins and has 3.3V VCCIO pins. 5 total pin(s) used --  5 pins available
        Info (176213): I/O bank number 2 does not use VREF pins and has 3.3V VCCIO pins. 5 total pin(s) used --  2 pins available
        Info (176213): I/O bank number 3 does not use VREF pins and has 3.3V VCCIO pins. 7 total pin(s) used --  11 pins available
        Info (176213): I/O bank number 4 does not use VREF pins and has 3.3V VCCIO pins. 0 total pin(s) used --  7 pins available
        Info (176213): I/O bank number 5 does not use VREF pins and has 3.3V VCCIO pins. 0 total pin(s) used --  12 pins available
        Info (176213): I/O bank number 6 does not use VREF pins and has 3.3V VCCIO pins. 1 total pin(s) used --  14 pins available
        Info (176213): I/O bank number 7 does not use VREF pins and has 3.3V VCCIO pins. 0 total pin(s) used --  7 pins available
        Info (176213): I/O bank number 8 does not use VREF pins and has 3.3V VCCIO pins. 9 total pin(s) used --  8 pins available
Info (176215): I/O bank details after I/O pin placement
    Info (176214): Statistics of I/O banks
        Info (176213): I/O bank number 1A does not use VREF pins and has 3.3V VCCIO pins. 8 total pin(s) used --  0 pins available
        Info (176213): I/O bank number 1B does not use VREF pins and has 3.3V VCCIO pins. 5 total pin(s) used --  5 pins available
        Info (176213): I/O bank number 2 does not use VREF pins and has 3.3V VCCIO pins. 5 total pin(s) used --  2 pins available
        Info (176213): I/O bank number 3 does not use VREF pins and has 3.3V VCCIO pins. 7 total pin(s) used --  11 pins available
        Info (176213): I/O bank number 4 does not use VREF pins and has 3.3V VCCIO pins. 0 total pin(s) used --  7 pins available
        Info (176213): I/O bank number 5 does not use VREF pins and has 3.3V VCCIO pins. 0 total pin(s) used --  12 pins available
        Info (176213): I/O bank number 6 does not use VREF pins and has 3.3V VCCIO pins. 1 total pin(s) used --  14 pins available
        Info (176213): I/O bank number 7 does not use VREF pins and has 3.3V VCCIO pins. 0 total pin(s) used --  7 pins available
        Info (176213): I/O bank number 8 does not use VREF pins and has 3.3V VCCIO pins. 9 total pin(s) used --  8 pins available
Error (176208): Design has 39 pins, but Fitter can't place 8 pins
Error (176210): Can't place pin seg_NS_a with I/O standard 2.5 V, Termination setting Off, and PCI I/O setting off due to device constraints File: N:/ECE 124/Lab4/LogicalStep_Lab4_top.vhd Line: 18
    Error (169026): Pin seg_NS_a with I/O standard assignment 2.5 V is incompatible with I/O bank 1B. I/O standard 2.5 V, has a VCCIO requirement of 2.5V, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of 3.3V. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: N:/ECE 124/Lab4/LogicalStep_Lab4_top.vhd Line: 18
        Info (169308): Design partition "Top" has 1 pin(s) in the I/O bank 1B and the pins(s) use VCCIO 3.3V
            Info (169073): Pin leds[2] in I/O bank 1B uses VCCIO 3.3V File: N:/ECE 124/Lab4/LogicalStep_Lab4_top.vhd Line: 13
        Info (169309): Pin seg_NS_a is in design partition "Top" File: N:/ECE 124/Lab4/LogicalStep_Lab4_top.vhd Line: 18
        Info (169308): Design partition "hard_block:auto_generated_inst" has 4 pin(s) in the I/O bank 1B and the pins(s) use VCCIO 3.3V
            Info (169073): Pin ~ALTERA_TMS~ in I/O bank 1B uses VCCIO 3.3V
            Info (169073): Pin ~ALTERA_TCK~ in I/O bank 1B uses VCCIO 3.3V
            Info (169073): Pin ~ALTERA_TDI~ in I/O bank 1B uses VCCIO 3.3V
            Info (169073): Pin ~ALTERA_TDO~ in I/O bank 1B uses VCCIO 3.3V
        Info (169309): Pin seg_NS_a is in design partition "Top" File: N:/ECE 124/Lab4/LogicalStep_Lab4_top.vhd Line: 18
    Error (169026): Pin seg_NS_a with I/O standard assignment 2.5 V is incompatible with I/O bank 2. I/O standard 2.5 V, has a VCCIO requirement of 2.5V, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of 3.3V. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: N:/ECE 124/Lab4/LogicalStep_Lab4_top.vhd Line: 18
        Info (169073): Pin rst_n in I/O bank 2 uses VCCIO 3.3V File: N:/ECE 124/Lab4/LogicalStep_Lab4_top.vhd Line: 10
        Info (169073): Pin sw[0] in I/O bank 2 uses VCCIO 3.3V File: N:/ECE 124/Lab4/LogicalStep_Lab4_top.vhd Line: 12
        Info (169073): Pin leds[0] in I/O bank 2 uses VCCIO 3.3V File: N:/ECE 124/Lab4/LogicalStep_Lab4_top.vhd Line: 13
        Info (169073): Pin leds[1] in I/O bank 2 uses VCCIO 3.3V File: N:/ECE 124/Lab4/LogicalStep_Lab4_top.vhd Line: 13
        Info (169073): Pin clkin_50 in I/O bank 2 uses VCCIO 3.3V File: N:/ECE 124/Lab4/LogicalStep_Lab4_top.vhd Line: 9
    Error (169026): Pin seg_NS_a with I/O standard assignment 2.5 V is incompatible with I/O bank 3. I/O standard 2.5 V, has a VCCIO requirement of 2.5V, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of 3.3V. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: N:/ECE 124/Lab4/LogicalStep_Lab4_top.vhd Line: 18
        Info (169073): Pin pb_n[2] in I/O bank 3 uses VCCIO 3.3V File: N:/ECE 124/Lab4/LogicalStep_Lab4_top.vhd Line: 11
        Info (169073): Pin sw[6] in I/O bank 3 uses VCCIO 3.3V File: N:/ECE 124/Lab4/LogicalStep_Lab4_top.vhd Line: 12
        Info (169073): Pin leds[6] in I/O bank 3 uses VCCIO 3.3V File: N:/ECE 124/Lab4/LogicalStep_Lab4_top.vhd Line: 13
        Info (169073): Pin leds[7] in I/O bank 3 uses VCCIO 3.3V File: N:/ECE 124/Lab4/LogicalStep_Lab4_top.vhd Line: 13
        Info (169073): Pin pb_n[3] in I/O bank 3 uses VCCIO 3.3V File: N:/ECE 124/Lab4/LogicalStep_Lab4_top.vhd Line: 11
        Info (169073): Pin pb_n[0] in I/O bank 3 uses VCCIO 3.3V File: N:/ECE 124/Lab4/LogicalStep_Lab4_top.vhd Line: 11
        Info (169073): Pin pb_n[1] in I/O bank 3 uses VCCIO 3.3V File: N:/ECE 124/Lab4/LogicalStep_Lab4_top.vhd Line: 11
    Error (169026): Pin seg_NS_a with I/O standard assignment 2.5 V is incompatible with I/O bank 4. I/O standard 2.5 V, has a VCCIO requirement of 2.5V, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of 3.3V. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: N:/ECE 124/Lab4/LogicalStep_Lab4_top.vhd Line: 18
    Error (169026): Pin seg_NS_a with I/O standard assignment 2.5 V is incompatible with I/O bank 5. I/O standard 2.5 V, has a VCCIO requirement of 2.5V, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of 3.3V. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: N:/ECE 124/Lab4/LogicalStep_Lab4_top.vhd Line: 18
    Error (169026): Pin seg_NS_a with I/O standard assignment 2.5 V is incompatible with I/O bank 6. I/O standard 2.5 V, has a VCCIO requirement of 2.5V, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of 3.3V. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: N:/ECE 124/Lab4/LogicalStep_Lab4_top.vhd Line: 18
        Info (169073): Pin seg7_data[3] in I/O bank 6 uses VCCIO 3.3V File: N:/ECE 124/Lab4/LogicalStep_Lab4_top.vhd Line: 29
    Error (169026): Pin seg_NS_a with I/O standard assignment 2.5 V is incompatible with I/O bank 7. I/O standard 2.5 V, has a VCCIO requirement of 2.5V, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of 3.3V. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: N:/ECE 124/Lab4/LogicalStep_Lab4_top.vhd Line: 18
    Error (169026): Pin seg_NS_a with I/O standard assignment 2.5 V is incompatible with I/O bank 8. I/O standard 2.5 V, has a VCCIO requirement of 2.5V, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of 3.3V. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: N:/ECE 124/Lab4/LogicalStep_Lab4_top.vhd Line: 18
        Info (169073): Pin sw[7] in I/O bank 8 uses VCCIO 3.3V File: N:/ECE 124/Lab4/LogicalStep_Lab4_top.vhd Line: 12
        Info (169073): Pin seg7_data[0] in I/O bank 8 uses VCCIO 3.3V File: N:/ECE 124/Lab4/LogicalStep_Lab4_top.vhd Line: 29
        Info (169073): Pin seg7_data[1] in I/O bank 8 uses VCCIO 3.3V File: N:/ECE 124/Lab4/LogicalStep_Lab4_top.vhd Line: 29
        Info (169073): Pin seg7_data[2] in I/O bank 8 uses VCCIO 3.3V File: N:/ECE 124/Lab4/LogicalStep_Lab4_top.vhd Line: 29
        Info (169073): Pin seg7_data[4] in I/O bank 8 uses VCCIO 3.3V File: N:/ECE 124/Lab4/LogicalStep_Lab4_top.vhd Line: 29
        Info (169073): Pin seg7_data[5] in I/O bank 8 uses VCCIO 3.3V File: N:/ECE 124/Lab4/LogicalStep_Lab4_top.vhd Line: 29
        Info (169073): Pin seg7_data[6] in I/O bank 8 uses VCCIO 3.3V File: N:/ECE 124/Lab4/LogicalStep_Lab4_top.vhd Line: 29
        Info (169073): Pin seg7_char1 in I/O bank 8 uses VCCIO 3.3V File: N:/ECE 124/Lab4/LogicalStep_Lab4_top.vhd Line: 30
        Info (169073): Pin seg7_char2 in I/O bank 8 uses VCCIO 3.3V File: N:/ECE 124/Lab4/LogicalStep_Lab4_top.vhd Line: 31
    Error (176209): Can't place I/O pins -- can't place pins in any other I/O bank or other I/O banks have no pins available for general purpose I/O placement
Error (176210): Can't place pin seg_NS_d with I/O standard 2.5 V, Termination setting Off, and PCI I/O setting off due to device constraints File: N:/ECE 124/Lab4/LogicalStep_Lab4_top.vhd Line: 19
    Error (169026): Pin seg_NS_d with I/O standard assignment 2.5 V is incompatible with I/O bank 1B. I/O standard 2.5 V, has a VCCIO requirement of 2.5V, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of 3.3V. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: N:/ECE 124/Lab4/LogicalStep_Lab4_top.vhd Line: 19
        Info (169308): Design partition "Top" has 1 pin(s) in the I/O bank 1B and the pins(s) use VCCIO 3.3V
            Info (169073): Pin leds[2] in I/O bank 1B uses VCCIO 3.3V File: N:/ECE 124/Lab4/LogicalStep_Lab4_top.vhd Line: 13
        Info (169309): Pin seg_NS_d is in design partition "Top" File: N:/ECE 124/Lab4/LogicalStep_Lab4_top.vhd Line: 19
        Info (169308): Design partition "hard_block:auto_generated_inst" has 4 pin(s) in the I/O bank 1B and the pins(s) use VCCIO 3.3V
            Info (169073): Pin ~ALTERA_TMS~ in I/O bank 1B uses VCCIO 3.3V
            Info (169073): Pin ~ALTERA_TCK~ in I/O bank 1B uses VCCIO 3.3V
            Info (169073): Pin ~ALTERA_TDI~ in I/O bank 1B uses VCCIO 3.3V
            Info (169073): Pin ~ALTERA_TDO~ in I/O bank 1B uses VCCIO 3.3V
        Info (169309): Pin seg_NS_d is in design partition "Top" File: N:/ECE 124/Lab4/LogicalStep_Lab4_top.vhd Line: 19
    Error (169026): Pin seg_NS_d with I/O standard assignment 2.5 V is incompatible with I/O bank 2. I/O standard 2.5 V, has a VCCIO requirement of 2.5V, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of 3.3V. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: N:/ECE 124/Lab4/LogicalStep_Lab4_top.vhd Line: 19
        Info (169073): Pin rst_n in I/O bank 2 uses VCCIO 3.3V File: N:/ECE 124/Lab4/LogicalStep_Lab4_top.vhd Line: 10
        Info (169073): Pin sw[0] in I/O bank 2 uses VCCIO 3.3V File: N:/ECE 124/Lab4/LogicalStep_Lab4_top.vhd Line: 12
        Info (169073): Pin leds[0] in I/O bank 2 uses VCCIO 3.3V File: N:/ECE 124/Lab4/LogicalStep_Lab4_top.vhd Line: 13
        Info (169073): Pin leds[1] in I/O bank 2 uses VCCIO 3.3V File: N:/ECE 124/Lab4/LogicalStep_Lab4_top.vhd Line: 13
        Info (169073): Pin clkin_50 in I/O bank 2 uses VCCIO 3.3V File: N:/ECE 124/Lab4/LogicalStep_Lab4_top.vhd Line: 9
    Error (169026): Pin seg_NS_d with I/O standard assignment 2.5 V is incompatible with I/O bank 3. I/O standard 2.5 V, has a VCCIO requirement of 2.5V, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of 3.3V. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: N:/ECE 124/Lab4/LogicalStep_Lab4_top.vhd Line: 19
        Info (169073): Pin pb_n[2] in I/O bank 3 uses VCCIO 3.3V File: N:/ECE 124/Lab4/LogicalStep_Lab4_top.vhd Line: 11
        Info (169073): Pin sw[6] in I/O bank 3 uses VCCIO 3.3V File: N:/ECE 124/Lab4/LogicalStep_Lab4_top.vhd Line: 12
        Info (169073): Pin leds[6] in I/O bank 3 uses VCCIO 3.3V File: N:/ECE 124/Lab4/LogicalStep_Lab4_top.vhd Line: 13
        Info (169073): Pin leds[7] in I/O bank 3 uses VCCIO 3.3V File: N:/ECE 124/Lab4/LogicalStep_Lab4_top.vhd Line: 13
        Info (169073): Pin pb_n[3] in I/O bank 3 uses VCCIO 3.3V File: N:/ECE 124/Lab4/LogicalStep_Lab4_top.vhd Line: 11
        Info (169073): Pin pb_n[0] in I/O bank 3 uses VCCIO 3.3V File: N:/ECE 124/Lab4/LogicalStep_Lab4_top.vhd Line: 11
        Info (169073): Pin pb_n[1] in I/O bank 3 uses VCCIO 3.3V File: N:/ECE 124/Lab4/LogicalStep_Lab4_top.vhd Line: 11
    Error (169026): Pin seg_NS_d with I/O standard assignment 2.5 V is incompatible with I/O bank 4. I/O standard 2.5 V, has a VCCIO requirement of 2.5V, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of 3.3V. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: N:/ECE 124/Lab4/LogicalStep_Lab4_top.vhd Line: 19
    Error (169026): Pin seg_NS_d with I/O standard assignment 2.5 V is incompatible with I/O bank 5. I/O standard 2.5 V, has a VCCIO requirement of 2.5V, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of 3.3V. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: N:/ECE 124/Lab4/LogicalStep_Lab4_top.vhd Line: 19
    Error (169026): Pin seg_NS_d with I/O standard assignment 2.5 V is incompatible with I/O bank 6. I/O standard 2.5 V, has a VCCIO requirement of 2.5V, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of 3.3V. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: N:/ECE 124/Lab4/LogicalStep_Lab4_top.vhd Line: 19
        Info (169073): Pin seg7_data[3] in I/O bank 6 uses VCCIO 3.3V File: N:/ECE 124/Lab4/LogicalStep_Lab4_top.vhd Line: 29
    Error (169026): Pin seg_NS_d with I/O standard assignment 2.5 V is incompatible with I/O bank 7. I/O standard 2.5 V, has a VCCIO requirement of 2.5V, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of 3.3V. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: N:/ECE 124/Lab4/LogicalStep_Lab4_top.vhd Line: 19
    Error (169026): Pin seg_NS_d with I/O standard assignment 2.5 V is incompatible with I/O bank 8. I/O standard 2.5 V, has a VCCIO requirement of 2.5V, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of 3.3V. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: N:/ECE 124/Lab4/LogicalStep_Lab4_top.vhd Line: 19
        Info (169073): Pin sw[7] in I/O bank 8 uses VCCIO 3.3V File: N:/ECE 124/Lab4/LogicalStep_Lab4_top.vhd Line: 12
        Info (169073): Pin seg7_data[0] in I/O bank 8 uses VCCIO 3.3V File: N:/ECE 124/Lab4/LogicalStep_Lab4_top.vhd Line: 29
        Info (169073): Pin seg7_data[1] in I/O bank 8 uses VCCIO 3.3V File: N:/ECE 124/Lab4/LogicalStep_Lab4_top.vhd Line: 29
        Info (169073): Pin seg7_data[2] in I/O bank 8 uses VCCIO 3.3V File: N:/ECE 124/Lab4/LogicalStep_Lab4_top.vhd Line: 29
        Info (169073): Pin seg7_data[4] in I/O bank 8 uses VCCIO 3.3V File: N:/ECE 124/Lab4/LogicalStep_Lab4_top.vhd Line: 29
        Info (169073): Pin seg7_data[5] in I/O bank 8 uses VCCIO 3.3V File: N:/ECE 124/Lab4/LogicalStep_Lab4_top.vhd Line: 29
        Info (169073): Pin seg7_data[6] in I/O bank 8 uses VCCIO 3.3V File: N:/ECE 124/Lab4/LogicalStep_Lab4_top.vhd Line: 29
        Info (169073): Pin seg7_char1 in I/O bank 8 uses VCCIO 3.3V File: N:/ECE 124/Lab4/LogicalStep_Lab4_top.vhd Line: 30
        Info (169073): Pin seg7_char2 in I/O bank 8 uses VCCIO 3.3V File: N:/ECE 124/Lab4/LogicalStep_Lab4_top.vhd Line: 31
    Error (176209): Can't place I/O pins -- can't place pins in any other I/O bank or other I/O banks have no pins available for general purpose I/O placement
Error (176210): Can't place pin seg_NS_g with I/O standard 2.5 V, Termination setting Off, and PCI I/O setting off due to device constraints File: N:/ECE 124/Lab4/LogicalStep_Lab4_top.vhd Line: 20
    Error (169026): Pin seg_NS_g with I/O standard assignment 2.5 V is incompatible with I/O bank 1B. I/O standard 2.5 V, has a VCCIO requirement of 2.5V, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of 3.3V. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: N:/ECE 124/Lab4/LogicalStep_Lab4_top.vhd Line: 20
        Info (169308): Design partition "Top" has 1 pin(s) in the I/O bank 1B and the pins(s) use VCCIO 3.3V
            Info (169073): Pin leds[2] in I/O bank 1B uses VCCIO 3.3V File: N:/ECE 124/Lab4/LogicalStep_Lab4_top.vhd Line: 13
        Info (169309): Pin seg_NS_g is in design partition "Top" File: N:/ECE 124/Lab4/LogicalStep_Lab4_top.vhd Line: 20
        Info (169308): Design partition "hard_block:auto_generated_inst" has 4 pin(s) in the I/O bank 1B and the pins(s) use VCCIO 3.3V
            Info (169073): Pin ~ALTERA_TMS~ in I/O bank 1B uses VCCIO 3.3V
            Info (169073): Pin ~ALTERA_TCK~ in I/O bank 1B uses VCCIO 3.3V
            Info (169073): Pin ~ALTERA_TDI~ in I/O bank 1B uses VCCIO 3.3V
            Info (169073): Pin ~ALTERA_TDO~ in I/O bank 1B uses VCCIO 3.3V
        Info (169309): Pin seg_NS_g is in design partition "Top" File: N:/ECE 124/Lab4/LogicalStep_Lab4_top.vhd Line: 20
    Error (169026): Pin seg_NS_g with I/O standard assignment 2.5 V is incompatible with I/O bank 2. I/O standard 2.5 V, has a VCCIO requirement of 2.5V, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of 3.3V. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: N:/ECE 124/Lab4/LogicalStep_Lab4_top.vhd Line: 20
        Info (169073): Pin rst_n in I/O bank 2 uses VCCIO 3.3V File: N:/ECE 124/Lab4/LogicalStep_Lab4_top.vhd Line: 10
        Info (169073): Pin sw[0] in I/O bank 2 uses VCCIO 3.3V File: N:/ECE 124/Lab4/LogicalStep_Lab4_top.vhd Line: 12
        Info (169073): Pin leds[0] in I/O bank 2 uses VCCIO 3.3V File: N:/ECE 124/Lab4/LogicalStep_Lab4_top.vhd Line: 13
        Info (169073): Pin leds[1] in I/O bank 2 uses VCCIO 3.3V File: N:/ECE 124/Lab4/LogicalStep_Lab4_top.vhd Line: 13
        Info (169073): Pin clkin_50 in I/O bank 2 uses VCCIO 3.3V File: N:/ECE 124/Lab4/LogicalStep_Lab4_top.vhd Line: 9
    Error (169026): Pin seg_NS_g with I/O standard assignment 2.5 V is incompatible with I/O bank 3. I/O standard 2.5 V, has a VCCIO requirement of 2.5V, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of 3.3V. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: N:/ECE 124/Lab4/LogicalStep_Lab4_top.vhd Line: 20
        Info (169073): Pin pb_n[2] in I/O bank 3 uses VCCIO 3.3V File: N:/ECE 124/Lab4/LogicalStep_Lab4_top.vhd Line: 11
        Info (169073): Pin sw[6] in I/O bank 3 uses VCCIO 3.3V File: N:/ECE 124/Lab4/LogicalStep_Lab4_top.vhd Line: 12
        Info (169073): Pin leds[6] in I/O bank 3 uses VCCIO 3.3V File: N:/ECE 124/Lab4/LogicalStep_Lab4_top.vhd Line: 13
        Info (169073): Pin leds[7] in I/O bank 3 uses VCCIO 3.3V File: N:/ECE 124/Lab4/LogicalStep_Lab4_top.vhd Line: 13
        Info (169073): Pin pb_n[3] in I/O bank 3 uses VCCIO 3.3V File: N:/ECE 124/Lab4/LogicalStep_Lab4_top.vhd Line: 11
        Info (169073): Pin pb_n[0] in I/O bank 3 uses VCCIO 3.3V File: N:/ECE 124/Lab4/LogicalStep_Lab4_top.vhd Line: 11
        Info (169073): Pin pb_n[1] in I/O bank 3 uses VCCIO 3.3V File: N:/ECE 124/Lab4/LogicalStep_Lab4_top.vhd Line: 11
    Error (169026): Pin seg_NS_g with I/O standard assignment 2.5 V is incompatible with I/O bank 4. I/O standard 2.5 V, has a VCCIO requirement of 2.5V, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of 3.3V. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: N:/ECE 124/Lab4/LogicalStep_Lab4_top.vhd Line: 20
    Error (169026): Pin seg_NS_g with I/O standard assignment 2.5 V is incompatible with I/O bank 5. I/O standard 2.5 V, has a VCCIO requirement of 2.5V, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of 3.3V. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: N:/ECE 124/Lab4/LogicalStep_Lab4_top.vhd Line: 20
    Error (169026): Pin seg_NS_g with I/O standard assignment 2.5 V is incompatible with I/O bank 6. I/O standard 2.5 V, has a VCCIO requirement of 2.5V, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of 3.3V. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: N:/ECE 124/Lab4/LogicalStep_Lab4_top.vhd Line: 20
        Info (169073): Pin seg7_data[3] in I/O bank 6 uses VCCIO 3.3V File: N:/ECE 124/Lab4/LogicalStep_Lab4_top.vhd Line: 29
    Error (169026): Pin seg_NS_g with I/O standard assignment 2.5 V is incompatible with I/O bank 7. I/O standard 2.5 V, has a VCCIO requirement of 2.5V, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of 3.3V. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: N:/ECE 124/Lab4/LogicalStep_Lab4_top.vhd Line: 20
    Error (169026): Pin seg_NS_g with I/O standard assignment 2.5 V is incompatible with I/O bank 8. I/O standard 2.5 V, has a VCCIO requirement of 2.5V, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of 3.3V. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: N:/ECE 124/Lab4/LogicalStep_Lab4_top.vhd Line: 20
        Info (169073): Pin sw[7] in I/O bank 8 uses VCCIO 3.3V File: N:/ECE 124/Lab4/LogicalStep_Lab4_top.vhd Line: 12
        Info (169073): Pin seg7_data[0] in I/O bank 8 uses VCCIO 3.3V File: N:/ECE 124/Lab4/LogicalStep_Lab4_top.vhd Line: 29
        Info (169073): Pin seg7_data[1] in I/O bank 8 uses VCCIO 3.3V File: N:/ECE 124/Lab4/LogicalStep_Lab4_top.vhd Line: 29
        Info (169073): Pin seg7_data[2] in I/O bank 8 uses VCCIO 3.3V File: N:/ECE 124/Lab4/LogicalStep_Lab4_top.vhd Line: 29
        Info (169073): Pin seg7_data[4] in I/O bank 8 uses VCCIO 3.3V File: N:/ECE 124/Lab4/LogicalStep_Lab4_top.vhd Line: 29
        Info (169073): Pin seg7_data[5] in I/O bank 8 uses VCCIO 3.3V File: N:/ECE 124/Lab4/LogicalStep_Lab4_top.vhd Line: 29
        Info (169073): Pin seg7_data[6] in I/O bank 8 uses VCCIO 3.3V File: N:/ECE 124/Lab4/LogicalStep_Lab4_top.vhd Line: 29
        Info (169073): Pin seg7_char1 in I/O bank 8 uses VCCIO 3.3V File: N:/ECE 124/Lab4/LogicalStep_Lab4_top.vhd Line: 30
        Info (169073): Pin seg7_char2 in I/O bank 8 uses VCCIO 3.3V File: N:/ECE 124/Lab4/LogicalStep_Lab4_top.vhd Line: 31
    Error (176209): Can't place I/O pins -- can't place pins in any other I/O bank or other I/O banks have no pins available for general purpose I/O placement
Error (176210): Can't place pin seg_EW_a with I/O standard 2.5 V, Termination setting Off, and PCI I/O setting off due to device constraints File: N:/ECE 124/Lab4/LogicalStep_Lab4_top.vhd Line: 22
    Error (169026): Pin seg_EW_a with I/O standard assignment 2.5 V is incompatible with I/O bank 1B. I/O standard 2.5 V, has a VCCIO requirement of 2.5V, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of 3.3V. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: N:/ECE 124/Lab4/LogicalStep_Lab4_top.vhd Line: 22
        Info (169308): Design partition "Top" has 1 pin(s) in the I/O bank 1B and the pins(s) use VCCIO 3.3V
            Info (169073): Pin leds[2] in I/O bank 1B uses VCCIO 3.3V File: N:/ECE 124/Lab4/LogicalStep_Lab4_top.vhd Line: 13
        Info (169309): Pin seg_EW_a is in design partition "Top" File: N:/ECE 124/Lab4/LogicalStep_Lab4_top.vhd Line: 22
        Info (169308): Design partition "hard_block:auto_generated_inst" has 4 pin(s) in the I/O bank 1B and the pins(s) use VCCIO 3.3V
            Info (169073): Pin ~ALTERA_TMS~ in I/O bank 1B uses VCCIO 3.3V
            Info (169073): Pin ~ALTERA_TCK~ in I/O bank 1B uses VCCIO 3.3V
            Info (169073): Pin ~ALTERA_TDI~ in I/O bank 1B uses VCCIO 3.3V
            Info (169073): Pin ~ALTERA_TDO~ in I/O bank 1B uses VCCIO 3.3V
        Info (169309): Pin seg_EW_a is in design partition "Top" File: N:/ECE 124/Lab4/LogicalStep_Lab4_top.vhd Line: 22
    Error (169026): Pin seg_EW_a with I/O standard assignment 2.5 V is incompatible with I/O bank 2. I/O standard 2.5 V, has a VCCIO requirement of 2.5V, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of 3.3V. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: N:/ECE 124/Lab4/LogicalStep_Lab4_top.vhd Line: 22
        Info (169073): Pin rst_n in I/O bank 2 uses VCCIO 3.3V File: N:/ECE 124/Lab4/LogicalStep_Lab4_top.vhd Line: 10
        Info (169073): Pin sw[0] in I/O bank 2 uses VCCIO 3.3V File: N:/ECE 124/Lab4/LogicalStep_Lab4_top.vhd Line: 12
        Info (169073): Pin leds[0] in I/O bank 2 uses VCCIO 3.3V File: N:/ECE 124/Lab4/LogicalStep_Lab4_top.vhd Line: 13
        Info (169073): Pin leds[1] in I/O bank 2 uses VCCIO 3.3V File: N:/ECE 124/Lab4/LogicalStep_Lab4_top.vhd Line: 13
        Info (169073): Pin clkin_50 in I/O bank 2 uses VCCIO 3.3V File: N:/ECE 124/Lab4/LogicalStep_Lab4_top.vhd Line: 9
    Error (169026): Pin seg_EW_a with I/O standard assignment 2.5 V is incompatible with I/O bank 3. I/O standard 2.5 V, has a VCCIO requirement of 2.5V, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of 3.3V. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: N:/ECE 124/Lab4/LogicalStep_Lab4_top.vhd Line: 22
        Info (169073): Pin pb_n[2] in I/O bank 3 uses VCCIO 3.3V File: N:/ECE 124/Lab4/LogicalStep_Lab4_top.vhd Line: 11
        Info (169073): Pin sw[6] in I/O bank 3 uses VCCIO 3.3V File: N:/ECE 124/Lab4/LogicalStep_Lab4_top.vhd Line: 12
        Info (169073): Pin leds[6] in I/O bank 3 uses VCCIO 3.3V File: N:/ECE 124/Lab4/LogicalStep_Lab4_top.vhd Line: 13
        Info (169073): Pin leds[7] in I/O bank 3 uses VCCIO 3.3V File: N:/ECE 124/Lab4/LogicalStep_Lab4_top.vhd Line: 13
        Info (169073): Pin pb_n[3] in I/O bank 3 uses VCCIO 3.3V File: N:/ECE 124/Lab4/LogicalStep_Lab4_top.vhd Line: 11
        Info (169073): Pin pb_n[0] in I/O bank 3 uses VCCIO 3.3V File: N:/ECE 124/Lab4/LogicalStep_Lab4_top.vhd Line: 11
        Info (169073): Pin pb_n[1] in I/O bank 3 uses VCCIO 3.3V File: N:/ECE 124/Lab4/LogicalStep_Lab4_top.vhd Line: 11
    Error (169026): Pin seg_EW_a with I/O standard assignment 2.5 V is incompatible with I/O bank 4. I/O standard 2.5 V, has a VCCIO requirement of 2.5V, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of 3.3V. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: N:/ECE 124/Lab4/LogicalStep_Lab4_top.vhd Line: 22
    Error (169026): Pin seg_EW_a with I/O standard assignment 2.5 V is incompatible with I/O bank 5. I/O standard 2.5 V, has a VCCIO requirement of 2.5V, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of 3.3V. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: N:/ECE 124/Lab4/LogicalStep_Lab4_top.vhd Line: 22
    Error (169026): Pin seg_EW_a with I/O standard assignment 2.5 V is incompatible with I/O bank 6. I/O standard 2.5 V, has a VCCIO requirement of 2.5V, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of 3.3V. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: N:/ECE 124/Lab4/LogicalStep_Lab4_top.vhd Line: 22
        Info (169073): Pin seg7_data[3] in I/O bank 6 uses VCCIO 3.3V File: N:/ECE 124/Lab4/LogicalStep_Lab4_top.vhd Line: 29
    Error (169026): Pin seg_EW_a with I/O standard assignment 2.5 V is incompatible with I/O bank 7. I/O standard 2.5 V, has a VCCIO requirement of 2.5V, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of 3.3V. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: N:/ECE 124/Lab4/LogicalStep_Lab4_top.vhd Line: 22
    Error (169026): Pin seg_EW_a with I/O standard assignment 2.5 V is incompatible with I/O bank 8. I/O standard 2.5 V, has a VCCIO requirement of 2.5V, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of 3.3V. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: N:/ECE 124/Lab4/LogicalStep_Lab4_top.vhd Line: 22
        Info (169073): Pin sw[7] in I/O bank 8 uses VCCIO 3.3V File: N:/ECE 124/Lab4/LogicalStep_Lab4_top.vhd Line: 12
        Info (169073): Pin seg7_data[0] in I/O bank 8 uses VCCIO 3.3V File: N:/ECE 124/Lab4/LogicalStep_Lab4_top.vhd Line: 29
        Info (169073): Pin seg7_data[1] in I/O bank 8 uses VCCIO 3.3V File: N:/ECE 124/Lab4/LogicalStep_Lab4_top.vhd Line: 29
        Info (169073): Pin seg7_data[2] in I/O bank 8 uses VCCIO 3.3V File: N:/ECE 124/Lab4/LogicalStep_Lab4_top.vhd Line: 29
        Info (169073): Pin seg7_data[4] in I/O bank 8 uses VCCIO 3.3V File: N:/ECE 124/Lab4/LogicalStep_Lab4_top.vhd Line: 29
        Info (169073): Pin seg7_data[5] in I/O bank 8 uses VCCIO 3.3V File: N:/ECE 124/Lab4/LogicalStep_Lab4_top.vhd Line: 29
        Info (169073): Pin seg7_data[6] in I/O bank 8 uses VCCIO 3.3V File: N:/ECE 124/Lab4/LogicalStep_Lab4_top.vhd Line: 29
        Info (169073): Pin seg7_char1 in I/O bank 8 uses VCCIO 3.3V File: N:/ECE 124/Lab4/LogicalStep_Lab4_top.vhd Line: 30
        Info (169073): Pin seg7_char2 in I/O bank 8 uses VCCIO 3.3V File: N:/ECE 124/Lab4/LogicalStep_Lab4_top.vhd Line: 31
    Error (176209): Can't place I/O pins -- can't place pins in any other I/O bank or other I/O banks have no pins available for general purpose I/O placement
Error (176210): Can't place pin seg_EW_d with I/O standard 2.5 V, Termination setting Off, and PCI I/O setting off due to device constraints File: N:/ECE 124/Lab4/LogicalStep_Lab4_top.vhd Line: 23
    Error (169026): Pin seg_EW_d with I/O standard assignment 2.5 V is incompatible with I/O bank 1B. I/O standard 2.5 V, has a VCCIO requirement of 2.5V, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of 3.3V. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: N:/ECE 124/Lab4/LogicalStep_Lab4_top.vhd Line: 23
        Info (169308): Design partition "Top" has 1 pin(s) in the I/O bank 1B and the pins(s) use VCCIO 3.3V
            Info (169073): Pin leds[2] in I/O bank 1B uses VCCIO 3.3V File: N:/ECE 124/Lab4/LogicalStep_Lab4_top.vhd Line: 13
        Info (169309): Pin seg_EW_d is in design partition "Top" File: N:/ECE 124/Lab4/LogicalStep_Lab4_top.vhd Line: 23
        Info (169308): Design partition "hard_block:auto_generated_inst" has 4 pin(s) in the I/O bank 1B and the pins(s) use VCCIO 3.3V
            Info (169073): Pin ~ALTERA_TMS~ in I/O bank 1B uses VCCIO 3.3V
            Info (169073): Pin ~ALTERA_TCK~ in I/O bank 1B uses VCCIO 3.3V
            Info (169073): Pin ~ALTERA_TDI~ in I/O bank 1B uses VCCIO 3.3V
            Info (169073): Pin ~ALTERA_TDO~ in I/O bank 1B uses VCCIO 3.3V
        Info (169309): Pin seg_EW_d is in design partition "Top" File: N:/ECE 124/Lab4/LogicalStep_Lab4_top.vhd Line: 23
    Error (169026): Pin seg_EW_d with I/O standard assignment 2.5 V is incompatible with I/O bank 2. I/O standard 2.5 V, has a VCCIO requirement of 2.5V, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of 3.3V. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: N:/ECE 124/Lab4/LogicalStep_Lab4_top.vhd Line: 23
        Info (169073): Pin rst_n in I/O bank 2 uses VCCIO 3.3V File: N:/ECE 124/Lab4/LogicalStep_Lab4_top.vhd Line: 10
        Info (169073): Pin sw[0] in I/O bank 2 uses VCCIO 3.3V File: N:/ECE 124/Lab4/LogicalStep_Lab4_top.vhd Line: 12
        Info (169073): Pin leds[0] in I/O bank 2 uses VCCIO 3.3V File: N:/ECE 124/Lab4/LogicalStep_Lab4_top.vhd Line: 13
        Info (169073): Pin leds[1] in I/O bank 2 uses VCCIO 3.3V File: N:/ECE 124/Lab4/LogicalStep_Lab4_top.vhd Line: 13
        Info (169073): Pin clkin_50 in I/O bank 2 uses VCCIO 3.3V File: N:/ECE 124/Lab4/LogicalStep_Lab4_top.vhd Line: 9
    Error (169026): Pin seg_EW_d with I/O standard assignment 2.5 V is incompatible with I/O bank 3. I/O standard 2.5 V, has a VCCIO requirement of 2.5V, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of 3.3V. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: N:/ECE 124/Lab4/LogicalStep_Lab4_top.vhd Line: 23
        Info (169073): Pin pb_n[2] in I/O bank 3 uses VCCIO 3.3V File: N:/ECE 124/Lab4/LogicalStep_Lab4_top.vhd Line: 11
        Info (169073): Pin sw[6] in I/O bank 3 uses VCCIO 3.3V File: N:/ECE 124/Lab4/LogicalStep_Lab4_top.vhd Line: 12
        Info (169073): Pin leds[6] in I/O bank 3 uses VCCIO 3.3V File: N:/ECE 124/Lab4/LogicalStep_Lab4_top.vhd Line: 13
        Info (169073): Pin leds[7] in I/O bank 3 uses VCCIO 3.3V File: N:/ECE 124/Lab4/LogicalStep_Lab4_top.vhd Line: 13
        Info (169073): Pin pb_n[3] in I/O bank 3 uses VCCIO 3.3V File: N:/ECE 124/Lab4/LogicalStep_Lab4_top.vhd Line: 11
        Info (169073): Pin pb_n[0] in I/O bank 3 uses VCCIO 3.3V File: N:/ECE 124/Lab4/LogicalStep_Lab4_top.vhd Line: 11
        Info (169073): Pin pb_n[1] in I/O bank 3 uses VCCIO 3.3V File: N:/ECE 124/Lab4/LogicalStep_Lab4_top.vhd Line: 11
    Error (169026): Pin seg_EW_d with I/O standard assignment 2.5 V is incompatible with I/O bank 4. I/O standard 2.5 V, has a VCCIO requirement of 2.5V, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of 3.3V. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: N:/ECE 124/Lab4/LogicalStep_Lab4_top.vhd Line: 23
    Error (169026): Pin seg_EW_d with I/O standard assignment 2.5 V is incompatible with I/O bank 5. I/O standard 2.5 V, has a VCCIO requirement of 2.5V, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of 3.3V. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: N:/ECE 124/Lab4/LogicalStep_Lab4_top.vhd Line: 23
    Error (169026): Pin seg_EW_d with I/O standard assignment 2.5 V is incompatible with I/O bank 6. I/O standard 2.5 V, has a VCCIO requirement of 2.5V, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of 3.3V. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: N:/ECE 124/Lab4/LogicalStep_Lab4_top.vhd Line: 23
        Info (169073): Pin seg7_data[3] in I/O bank 6 uses VCCIO 3.3V File: N:/ECE 124/Lab4/LogicalStep_Lab4_top.vhd Line: 29
    Error (169026): Pin seg_EW_d with I/O standard assignment 2.5 V is incompatible with I/O bank 7. I/O standard 2.5 V, has a VCCIO requirement of 2.5V, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of 3.3V. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: N:/ECE 124/Lab4/LogicalStep_Lab4_top.vhd Line: 23
    Error (169026): Pin seg_EW_d with I/O standard assignment 2.5 V is incompatible with I/O bank 8. I/O standard 2.5 V, has a VCCIO requirement of 2.5V, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of 3.3V. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: N:/ECE 124/Lab4/LogicalStep_Lab4_top.vhd Line: 23
        Info (169073): Pin sw[7] in I/O bank 8 uses VCCIO 3.3V File: N:/ECE 124/Lab4/LogicalStep_Lab4_top.vhd Line: 12
        Info (169073): Pin seg7_data[0] in I/O bank 8 uses VCCIO 3.3V File: N:/ECE 124/Lab4/LogicalStep_Lab4_top.vhd Line: 29
        Info (169073): Pin seg7_data[1] in I/O bank 8 uses VCCIO 3.3V File: N:/ECE 124/Lab4/LogicalStep_Lab4_top.vhd Line: 29
        Info (169073): Pin seg7_data[2] in I/O bank 8 uses VCCIO 3.3V File: N:/ECE 124/Lab4/LogicalStep_Lab4_top.vhd Line: 29
        Info (169073): Pin seg7_data[4] in I/O bank 8 uses VCCIO 3.3V File: N:/ECE 124/Lab4/LogicalStep_Lab4_top.vhd Line: 29
        Info (169073): Pin seg7_data[5] in I/O bank 8 uses VCCIO 3.3V File: N:/ECE 124/Lab4/LogicalStep_Lab4_top.vhd Line: 29
        Info (169073): Pin seg7_data[6] in I/O bank 8 uses VCCIO 3.3V File: N:/ECE 124/Lab4/LogicalStep_Lab4_top.vhd Line: 29
        Info (169073): Pin seg7_char1 in I/O bank 8 uses VCCIO 3.3V File: N:/ECE 124/Lab4/LogicalStep_Lab4_top.vhd Line: 30
        Info (169073): Pin seg7_char2 in I/O bank 8 uses VCCIO 3.3V File: N:/ECE 124/Lab4/LogicalStep_Lab4_top.vhd Line: 31
    Error (176209): Can't place I/O pins -- can't place pins in any other I/O bank or other I/O banks have no pins available for general purpose I/O placement
Error (176210): Can't place pin seg_EW_g with I/O standard 2.5 V, Termination setting Off, and PCI I/O setting off due to device constraints File: N:/ECE 124/Lab4/LogicalStep_Lab4_top.vhd Line: 24
    Error (169026): Pin seg_EW_g with I/O standard assignment 2.5 V is incompatible with I/O bank 1B. I/O standard 2.5 V, has a VCCIO requirement of 2.5V, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of 3.3V. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: N:/ECE 124/Lab4/LogicalStep_Lab4_top.vhd Line: 24
        Info (169308): Design partition "Top" has 1 pin(s) in the I/O bank 1B and the pins(s) use VCCIO 3.3V
            Info (169073): Pin leds[2] in I/O bank 1B uses VCCIO 3.3V File: N:/ECE 124/Lab4/LogicalStep_Lab4_top.vhd Line: 13
        Info (169309): Pin seg_EW_g is in design partition "Top" File: N:/ECE 124/Lab4/LogicalStep_Lab4_top.vhd Line: 24
        Info (169308): Design partition "hard_block:auto_generated_inst" has 4 pin(s) in the I/O bank 1B and the pins(s) use VCCIO 3.3V
            Info (169073): Pin ~ALTERA_TMS~ in I/O bank 1B uses VCCIO 3.3V
            Info (169073): Pin ~ALTERA_TCK~ in I/O bank 1B uses VCCIO 3.3V
            Info (169073): Pin ~ALTERA_TDI~ in I/O bank 1B uses VCCIO 3.3V
            Info (169073): Pin ~ALTERA_TDO~ in I/O bank 1B uses VCCIO 3.3V
        Info (169309): Pin seg_EW_g is in design partition "Top" File: N:/ECE 124/Lab4/LogicalStep_Lab4_top.vhd Line: 24
    Error (169026): Pin seg_EW_g with I/O standard assignment 2.5 V is incompatible with I/O bank 2. I/O standard 2.5 V, has a VCCIO requirement of 2.5V, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of 3.3V. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: N:/ECE 124/Lab4/LogicalStep_Lab4_top.vhd Line: 24
        Info (169073): Pin rst_n in I/O bank 2 uses VCCIO 3.3V File: N:/ECE 124/Lab4/LogicalStep_Lab4_top.vhd Line: 10
        Info (169073): Pin sw[0] in I/O bank 2 uses VCCIO 3.3V File: N:/ECE 124/Lab4/LogicalStep_Lab4_top.vhd Line: 12
        Info (169073): Pin leds[0] in I/O bank 2 uses VCCIO 3.3V File: N:/ECE 124/Lab4/LogicalStep_Lab4_top.vhd Line: 13
        Info (169073): Pin leds[1] in I/O bank 2 uses VCCIO 3.3V File: N:/ECE 124/Lab4/LogicalStep_Lab4_top.vhd Line: 13
        Info (169073): Pin clkin_50 in I/O bank 2 uses VCCIO 3.3V File: N:/ECE 124/Lab4/LogicalStep_Lab4_top.vhd Line: 9
    Error (169026): Pin seg_EW_g with I/O standard assignment 2.5 V is incompatible with I/O bank 3. I/O standard 2.5 V, has a VCCIO requirement of 2.5V, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of 3.3V. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: N:/ECE 124/Lab4/LogicalStep_Lab4_top.vhd Line: 24
        Info (169073): Pin pb_n[2] in I/O bank 3 uses VCCIO 3.3V File: N:/ECE 124/Lab4/LogicalStep_Lab4_top.vhd Line: 11
        Info (169073): Pin sw[6] in I/O bank 3 uses VCCIO 3.3V File: N:/ECE 124/Lab4/LogicalStep_Lab4_top.vhd Line: 12
        Info (169073): Pin leds[6] in I/O bank 3 uses VCCIO 3.3V File: N:/ECE 124/Lab4/LogicalStep_Lab4_top.vhd Line: 13
        Info (169073): Pin leds[7] in I/O bank 3 uses VCCIO 3.3V File: N:/ECE 124/Lab4/LogicalStep_Lab4_top.vhd Line: 13
        Info (169073): Pin pb_n[3] in I/O bank 3 uses VCCIO 3.3V File: N:/ECE 124/Lab4/LogicalStep_Lab4_top.vhd Line: 11
        Info (169073): Pin pb_n[0] in I/O bank 3 uses VCCIO 3.3V File: N:/ECE 124/Lab4/LogicalStep_Lab4_top.vhd Line: 11
        Info (169073): Pin pb_n[1] in I/O bank 3 uses VCCIO 3.3V File: N:/ECE 124/Lab4/LogicalStep_Lab4_top.vhd Line: 11
    Error (169026): Pin seg_EW_g with I/O standard assignment 2.5 V is incompatible with I/O bank 4. I/O standard 2.5 V, has a VCCIO requirement of 2.5V, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of 3.3V. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: N:/ECE 124/Lab4/LogicalStep_Lab4_top.vhd Line: 24
    Error (169026): Pin seg_EW_g with I/O standard assignment 2.5 V is incompatible with I/O bank 5. I/O standard 2.5 V, has a VCCIO requirement of 2.5V, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of 3.3V. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: N:/ECE 124/Lab4/LogicalStep_Lab4_top.vhd Line: 24
    Error (169026): Pin seg_EW_g with I/O standard assignment 2.5 V is incompatible with I/O bank 6. I/O standard 2.5 V, has a VCCIO requirement of 2.5V, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of 3.3V. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: N:/ECE 124/Lab4/LogicalStep_Lab4_top.vhd Line: 24
        Info (169073): Pin seg7_data[3] in I/O bank 6 uses VCCIO 3.3V File: N:/ECE 124/Lab4/LogicalStep_Lab4_top.vhd Line: 29
    Error (169026): Pin seg_EW_g with I/O standard assignment 2.5 V is incompatible with I/O bank 7. I/O standard 2.5 V, has a VCCIO requirement of 2.5V, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of 3.3V. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: N:/ECE 124/Lab4/LogicalStep_Lab4_top.vhd Line: 24
    Error (169026): Pin seg_EW_g with I/O standard assignment 2.5 V is incompatible with I/O bank 8. I/O standard 2.5 V, has a VCCIO requirement of 2.5V, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of 3.3V. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: N:/ECE 124/Lab4/LogicalStep_Lab4_top.vhd Line: 24
        Info (169073): Pin sw[7] in I/O bank 8 uses VCCIO 3.3V File: N:/ECE 124/Lab4/LogicalStep_Lab4_top.vhd Line: 12
        Info (169073): Pin seg7_data[0] in I/O bank 8 uses VCCIO 3.3V File: N:/ECE 124/Lab4/LogicalStep_Lab4_top.vhd Line: 29
        Info (169073): Pin seg7_data[1] in I/O bank 8 uses VCCIO 3.3V File: N:/ECE 124/Lab4/LogicalStep_Lab4_top.vhd Line: 29
        Info (169073): Pin seg7_data[2] in I/O bank 8 uses VCCIO 3.3V File: N:/ECE 124/Lab4/LogicalStep_Lab4_top.vhd Line: 29
        Info (169073): Pin seg7_data[4] in I/O bank 8 uses VCCIO 3.3V File: N:/ECE 124/Lab4/LogicalStep_Lab4_top.vhd Line: 29
        Info (169073): Pin seg7_data[5] in I/O bank 8 uses VCCIO 3.3V File: N:/ECE 124/Lab4/LogicalStep_Lab4_top.vhd Line: 29
        Info (169073): Pin seg7_data[6] in I/O bank 8 uses VCCIO 3.3V File: N:/ECE 124/Lab4/LogicalStep_Lab4_top.vhd Line: 29
        Info (169073): Pin seg7_char1 in I/O bank 8 uses VCCIO 3.3V File: N:/ECE 124/Lab4/LogicalStep_Lab4_top.vhd Line: 30
        Info (169073): Pin seg7_char2 in I/O bank 8 uses VCCIO 3.3V File: N:/ECE 124/Lab4/LogicalStep_Lab4_top.vhd Line: 31
    Error (176209): Can't place I/O pins -- can't place pins in any other I/O bank or other I/O banks have no pins available for general purpose I/O placement
Error (176210): Can't place pin sm_clk_enable with I/O standard 2.5 V, Termination setting Off, and PCI I/O setting off due to device constraints File: N:/ECE 124/Lab4/LogicalStep_Lab4_top.vhd Line: 26
    Error (169026): Pin sm_clk_enable with I/O standard assignment 2.5 V is incompatible with I/O bank 1B. I/O standard 2.5 V, has a VCCIO requirement of 2.5V, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of 3.3V. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: N:/ECE 124/Lab4/LogicalStep_Lab4_top.vhd Line: 26
        Info (169308): Design partition "Top" has 1 pin(s) in the I/O bank 1B and the pins(s) use VCCIO 3.3V
            Info (169073): Pin leds[2] in I/O bank 1B uses VCCIO 3.3V File: N:/ECE 124/Lab4/LogicalStep_Lab4_top.vhd Line: 13
        Info (169309): Pin sm_clk_enable is in design partition "Top" File: N:/ECE 124/Lab4/LogicalStep_Lab4_top.vhd Line: 26
        Info (169308): Design partition "hard_block:auto_generated_inst" has 4 pin(s) in the I/O bank 1B and the pins(s) use VCCIO 3.3V
            Info (169073): Pin ~ALTERA_TMS~ in I/O bank 1B uses VCCIO 3.3V
            Info (169073): Pin ~ALTERA_TCK~ in I/O bank 1B uses VCCIO 3.3V
            Info (169073): Pin ~ALTERA_TDI~ in I/O bank 1B uses VCCIO 3.3V
            Info (169073): Pin ~ALTERA_TDO~ in I/O bank 1B uses VCCIO 3.3V
        Info (169309): Pin sm_clk_enable is in design partition "Top" File: N:/ECE 124/Lab4/LogicalStep_Lab4_top.vhd Line: 26
    Error (169026): Pin sm_clk_enable with I/O standard assignment 2.5 V is incompatible with I/O bank 2. I/O standard 2.5 V, has a VCCIO requirement of 2.5V, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of 3.3V. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: N:/ECE 124/Lab4/LogicalStep_Lab4_top.vhd Line: 26
        Info (169073): Pin rst_n in I/O bank 2 uses VCCIO 3.3V File: N:/ECE 124/Lab4/LogicalStep_Lab4_top.vhd Line: 10
        Info (169073): Pin sw[0] in I/O bank 2 uses VCCIO 3.3V File: N:/ECE 124/Lab4/LogicalStep_Lab4_top.vhd Line: 12
        Info (169073): Pin leds[0] in I/O bank 2 uses VCCIO 3.3V File: N:/ECE 124/Lab4/LogicalStep_Lab4_top.vhd Line: 13
        Info (169073): Pin leds[1] in I/O bank 2 uses VCCIO 3.3V File: N:/ECE 124/Lab4/LogicalStep_Lab4_top.vhd Line: 13
        Info (169073): Pin clkin_50 in I/O bank 2 uses VCCIO 3.3V File: N:/ECE 124/Lab4/LogicalStep_Lab4_top.vhd Line: 9
    Error (169026): Pin sm_clk_enable with I/O standard assignment 2.5 V is incompatible with I/O bank 3. I/O standard 2.5 V, has a VCCIO requirement of 2.5V, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of 3.3V. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: N:/ECE 124/Lab4/LogicalStep_Lab4_top.vhd Line: 26
        Info (169073): Pin pb_n[2] in I/O bank 3 uses VCCIO 3.3V File: N:/ECE 124/Lab4/LogicalStep_Lab4_top.vhd Line: 11
        Info (169073): Pin sw[6] in I/O bank 3 uses VCCIO 3.3V File: N:/ECE 124/Lab4/LogicalStep_Lab4_top.vhd Line: 12
        Info (169073): Pin leds[6] in I/O bank 3 uses VCCIO 3.3V File: N:/ECE 124/Lab4/LogicalStep_Lab4_top.vhd Line: 13
        Info (169073): Pin leds[7] in I/O bank 3 uses VCCIO 3.3V File: N:/ECE 124/Lab4/LogicalStep_Lab4_top.vhd Line: 13
        Info (169073): Pin pb_n[3] in I/O bank 3 uses VCCIO 3.3V File: N:/ECE 124/Lab4/LogicalStep_Lab4_top.vhd Line: 11
        Info (169073): Pin pb_n[0] in I/O bank 3 uses VCCIO 3.3V File: N:/ECE 124/Lab4/LogicalStep_Lab4_top.vhd Line: 11
        Info (169073): Pin pb_n[1] in I/O bank 3 uses VCCIO 3.3V File: N:/ECE 124/Lab4/LogicalStep_Lab4_top.vhd Line: 11
    Error (169026): Pin sm_clk_enable with I/O standard assignment 2.5 V is incompatible with I/O bank 4. I/O standard 2.5 V, has a VCCIO requirement of 2.5V, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of 3.3V. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: N:/ECE 124/Lab4/LogicalStep_Lab4_top.vhd Line: 26
    Error (169026): Pin sm_clk_enable with I/O standard assignment 2.5 V is incompatible with I/O bank 5. I/O standard 2.5 V, has a VCCIO requirement of 2.5V, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of 3.3V. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: N:/ECE 124/Lab4/LogicalStep_Lab4_top.vhd Line: 26
    Error (169026): Pin sm_clk_enable with I/O standard assignment 2.5 V is incompatible with I/O bank 6. I/O standard 2.5 V, has a VCCIO requirement of 2.5V, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of 3.3V. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: N:/ECE 124/Lab4/LogicalStep_Lab4_top.vhd Line: 26
        Info (169073): Pin seg7_data[3] in I/O bank 6 uses VCCIO 3.3V File: N:/ECE 124/Lab4/LogicalStep_Lab4_top.vhd Line: 29
    Error (169026): Pin sm_clk_enable with I/O standard assignment 2.5 V is incompatible with I/O bank 7. I/O standard 2.5 V, has a VCCIO requirement of 2.5V, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of 3.3V. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: N:/ECE 124/Lab4/LogicalStep_Lab4_top.vhd Line: 26
    Error (169026): Pin sm_clk_enable with I/O standard assignment 2.5 V is incompatible with I/O bank 8. I/O standard 2.5 V, has a VCCIO requirement of 2.5V, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of 3.3V. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: N:/ECE 124/Lab4/LogicalStep_Lab4_top.vhd Line: 26
        Info (169073): Pin sw[7] in I/O bank 8 uses VCCIO 3.3V File: N:/ECE 124/Lab4/LogicalStep_Lab4_top.vhd Line: 12
        Info (169073): Pin seg7_data[0] in I/O bank 8 uses VCCIO 3.3V File: N:/ECE 124/Lab4/LogicalStep_Lab4_top.vhd Line: 29
        Info (169073): Pin seg7_data[1] in I/O bank 8 uses VCCIO 3.3V File: N:/ECE 124/Lab4/LogicalStep_Lab4_top.vhd Line: 29
        Info (169073): Pin seg7_data[2] in I/O bank 8 uses VCCIO 3.3V File: N:/ECE 124/Lab4/LogicalStep_Lab4_top.vhd Line: 29
        Info (169073): Pin seg7_data[4] in I/O bank 8 uses VCCIO 3.3V File: N:/ECE 124/Lab4/LogicalStep_Lab4_top.vhd Line: 29
        Info (169073): Pin seg7_data[5] in I/O bank 8 uses VCCIO 3.3V File: N:/ECE 124/Lab4/LogicalStep_Lab4_top.vhd Line: 29
        Info (169073): Pin seg7_data[6] in I/O bank 8 uses VCCIO 3.3V File: N:/ECE 124/Lab4/LogicalStep_Lab4_top.vhd Line: 29
        Info (169073): Pin seg7_char1 in I/O bank 8 uses VCCIO 3.3V File: N:/ECE 124/Lab4/LogicalStep_Lab4_top.vhd Line: 30
        Info (169073): Pin seg7_char2 in I/O bank 8 uses VCCIO 3.3V File: N:/ECE 124/Lab4/LogicalStep_Lab4_top.vhd Line: 31
    Error (176209): Can't place I/O pins -- can't place pins in any other I/O bank or other I/O banks have no pins available for general purpose I/O placement
Error (176210): Can't place pin blink_signal with I/O standard 2.5 V, Termination setting Off, and PCI I/O setting off due to device constraints File: N:/ECE 124/Lab4/LogicalStep_Lab4_top.vhd Line: 27
    Error (169026): Pin blink_signal with I/O standard assignment 2.5 V is incompatible with I/O bank 1B. I/O standard 2.5 V, has a VCCIO requirement of 2.5V, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of 3.3V. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: N:/ECE 124/Lab4/LogicalStep_Lab4_top.vhd Line: 27
        Info (169308): Design partition "Top" has 1 pin(s) in the I/O bank 1B and the pins(s) use VCCIO 3.3V
            Info (169073): Pin leds[2] in I/O bank 1B uses VCCIO 3.3V File: N:/ECE 124/Lab4/LogicalStep_Lab4_top.vhd Line: 13
        Info (169309): Pin blink_signal is in design partition "Top" File: N:/ECE 124/Lab4/LogicalStep_Lab4_top.vhd Line: 27
        Info (169308): Design partition "hard_block:auto_generated_inst" has 4 pin(s) in the I/O bank 1B and the pins(s) use VCCIO 3.3V
            Info (169073): Pin ~ALTERA_TMS~ in I/O bank 1B uses VCCIO 3.3V
            Info (169073): Pin ~ALTERA_TCK~ in I/O bank 1B uses VCCIO 3.3V
            Info (169073): Pin ~ALTERA_TDI~ in I/O bank 1B uses VCCIO 3.3V
            Info (169073): Pin ~ALTERA_TDO~ in I/O bank 1B uses VCCIO 3.3V
        Info (169309): Pin blink_signal is in design partition "Top" File: N:/ECE 124/Lab4/LogicalStep_Lab4_top.vhd Line: 27
    Error (169026): Pin blink_signal with I/O standard assignment 2.5 V is incompatible with I/O bank 2. I/O standard 2.5 V, has a VCCIO requirement of 2.5V, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of 3.3V. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: N:/ECE 124/Lab4/LogicalStep_Lab4_top.vhd Line: 27
        Info (169073): Pin rst_n in I/O bank 2 uses VCCIO 3.3V File: N:/ECE 124/Lab4/LogicalStep_Lab4_top.vhd Line: 10
        Info (169073): Pin sw[0] in I/O bank 2 uses VCCIO 3.3V File: N:/ECE 124/Lab4/LogicalStep_Lab4_top.vhd Line: 12
        Info (169073): Pin leds[0] in I/O bank 2 uses VCCIO 3.3V File: N:/ECE 124/Lab4/LogicalStep_Lab4_top.vhd Line: 13
        Info (169073): Pin leds[1] in I/O bank 2 uses VCCIO 3.3V File: N:/ECE 124/Lab4/LogicalStep_Lab4_top.vhd Line: 13
        Info (169073): Pin clkin_50 in I/O bank 2 uses VCCIO 3.3V File: N:/ECE 124/Lab4/LogicalStep_Lab4_top.vhd Line: 9
    Error (169026): Pin blink_signal with I/O standard assignment 2.5 V is incompatible with I/O bank 3. I/O standard 2.5 V, has a VCCIO requirement of 2.5V, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of 3.3V. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: N:/ECE 124/Lab4/LogicalStep_Lab4_top.vhd Line: 27
        Info (169073): Pin pb_n[2] in I/O bank 3 uses VCCIO 3.3V File: N:/ECE 124/Lab4/LogicalStep_Lab4_top.vhd Line: 11
        Info (169073): Pin sw[6] in I/O bank 3 uses VCCIO 3.3V File: N:/ECE 124/Lab4/LogicalStep_Lab4_top.vhd Line: 12
        Info (169073): Pin leds[6] in I/O bank 3 uses VCCIO 3.3V File: N:/ECE 124/Lab4/LogicalStep_Lab4_top.vhd Line: 13
        Info (169073): Pin leds[7] in I/O bank 3 uses VCCIO 3.3V File: N:/ECE 124/Lab4/LogicalStep_Lab4_top.vhd Line: 13
        Info (169073): Pin pb_n[3] in I/O bank 3 uses VCCIO 3.3V File: N:/ECE 124/Lab4/LogicalStep_Lab4_top.vhd Line: 11
        Info (169073): Pin pb_n[0] in I/O bank 3 uses VCCIO 3.3V File: N:/ECE 124/Lab4/LogicalStep_Lab4_top.vhd Line: 11
        Info (169073): Pin pb_n[1] in I/O bank 3 uses VCCIO 3.3V File: N:/ECE 124/Lab4/LogicalStep_Lab4_top.vhd Line: 11
    Error (169026): Pin blink_signal with I/O standard assignment 2.5 V is incompatible with I/O bank 4. I/O standard 2.5 V, has a VCCIO requirement of 2.5V, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of 3.3V. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: N:/ECE 124/Lab4/LogicalStep_Lab4_top.vhd Line: 27
    Error (169026): Pin blink_signal with I/O standard assignment 2.5 V is incompatible with I/O bank 5. I/O standard 2.5 V, has a VCCIO requirement of 2.5V, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of 3.3V. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: N:/ECE 124/Lab4/LogicalStep_Lab4_top.vhd Line: 27
    Error (169026): Pin blink_signal with I/O standard assignment 2.5 V is incompatible with I/O bank 6. I/O standard 2.5 V, has a VCCIO requirement of 2.5V, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of 3.3V. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: N:/ECE 124/Lab4/LogicalStep_Lab4_top.vhd Line: 27
        Info (169073): Pin seg7_data[3] in I/O bank 6 uses VCCIO 3.3V File: N:/ECE 124/Lab4/LogicalStep_Lab4_top.vhd Line: 29
    Error (169026): Pin blink_signal with I/O standard assignment 2.5 V is incompatible with I/O bank 7. I/O standard 2.5 V, has a VCCIO requirement of 2.5V, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of 3.3V. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: N:/ECE 124/Lab4/LogicalStep_Lab4_top.vhd Line: 27
    Error (169026): Pin blink_signal with I/O standard assignment 2.5 V is incompatible with I/O bank 8. I/O standard 2.5 V, has a VCCIO requirement of 2.5V, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of 3.3V. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: N:/ECE 124/Lab4/LogicalStep_Lab4_top.vhd Line: 27
        Info (169073): Pin sw[7] in I/O bank 8 uses VCCIO 3.3V File: N:/ECE 124/Lab4/LogicalStep_Lab4_top.vhd Line: 12
        Info (169073): Pin seg7_data[0] in I/O bank 8 uses VCCIO 3.3V File: N:/ECE 124/Lab4/LogicalStep_Lab4_top.vhd Line: 29
        Info (169073): Pin seg7_data[1] in I/O bank 8 uses VCCIO 3.3V File: N:/ECE 124/Lab4/LogicalStep_Lab4_top.vhd Line: 29
        Info (169073): Pin seg7_data[2] in I/O bank 8 uses VCCIO 3.3V File: N:/ECE 124/Lab4/LogicalStep_Lab4_top.vhd Line: 29
        Info (169073): Pin seg7_data[4] in I/O bank 8 uses VCCIO 3.3V File: N:/ECE 124/Lab4/LogicalStep_Lab4_top.vhd Line: 29
        Info (169073): Pin seg7_data[5] in I/O bank 8 uses VCCIO 3.3V File: N:/ECE 124/Lab4/LogicalStep_Lab4_top.vhd Line: 29
        Info (169073): Pin seg7_data[6] in I/O bank 8 uses VCCIO 3.3V File: N:/ECE 124/Lab4/LogicalStep_Lab4_top.vhd Line: 29
        Info (169073): Pin seg7_char1 in I/O bank 8 uses VCCIO 3.3V File: N:/ECE 124/Lab4/LogicalStep_Lab4_top.vhd Line: 30
        Info (169073): Pin seg7_char2 in I/O bank 8 uses VCCIO 3.3V File: N:/ECE 124/Lab4/LogicalStep_Lab4_top.vhd Line: 31
    Error (176209): Can't place I/O pins -- can't place pins in any other I/O bank or other I/O banks have no pins available for general purpose I/O placement
Error (176204): Can't place pins due to device constraints
Info (171121): Fitter preparation operations ending: elapsed time is 00:00:01
Warning (171167): Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information.
Error (171000): Can't fit design in device
Warning (169177): 14 pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing MAX 10 Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems.
    Info (169178): Pin rst_n uses I/O standard 3.3-V LVCMOS at 32 File: N:/ECE 124/Lab4/LogicalStep_Lab4_top.vhd Line: 10
    Info (169178): Pin pb_n[2] uses I/O standard 3.3-V LVCMOS at 44 File: N:/ECE 124/Lab4/LogicalStep_Lab4_top.vhd Line: 11
    Info (169178): Pin sw[0] uses I/O standard 3.3-V LVCMOS at 30 File: N:/ECE 124/Lab4/LogicalStep_Lab4_top.vhd Line: 12
    Info (169178): Pin sw[1] uses I/O standard 3.3-V LVCMOS at 13 File: N:/ECE 124/Lab4/LogicalStep_Lab4_top.vhd Line: 12
    Info (169178): Pin sw[2] uses I/O standard 3.3-V LVCMOS at 14 File: N:/ECE 124/Lab4/LogicalStep_Lab4_top.vhd Line: 12
    Info (169178): Pin sw[3] uses I/O standard 3.3-V LVCMOS at 11 File: N:/ECE 124/Lab4/LogicalStep_Lab4_top.vhd Line: 12
    Info (169178): Pin sw[4] uses I/O standard 3.3-V LVCMOS at 8 File: N:/ECE 124/Lab4/LogicalStep_Lab4_top.vhd Line: 12
    Info (169178): Pin sw[5] uses I/O standard 3.3-V LVCMOS at 6 File: N:/ECE 124/Lab4/LogicalStep_Lab4_top.vhd Line: 12
    Info (169178): Pin sw[6] uses I/O standard 3.3-V LVCMOS at 39 File: N:/ECE 124/Lab4/LogicalStep_Lab4_top.vhd Line: 12
    Info (169178): Pin sw[7] uses I/O standard 3.3-V LVCMOS at 141 File: N:/ECE 124/Lab4/LogicalStep_Lab4_top.vhd Line: 12
    Info (169178): Pin pb_n[3] uses I/O standard 3.3-V LVCMOS at 43 File: N:/ECE 124/Lab4/LogicalStep_Lab4_top.vhd Line: 11
    Info (169178): Pin clkin_50 uses I/O standard 3.3-V LVCMOS at 29 File: N:/ECE 124/Lab4/LogicalStep_Lab4_top.vhd Line: 9
    Info (169178): Pin pb_n[0] uses I/O standard 3.3-V LVCMOS at 46 File: N:/ECE 124/Lab4/LogicalStep_Lab4_top.vhd Line: 11
    Info (169178): Pin pb_n[1] uses I/O standard 3.3-V LVCMOS at 45 File: N:/ECE 124/Lab4/LogicalStep_Lab4_top.vhd Line: 11
Warning (14579): Pin sw[1] uses I/O standard 3.3-V LVCMOS located at 13 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed.
Warning (14579): Pin sw[2] uses I/O standard 3.3-V LVCMOS located at 14 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed.
Warning (14579): Pin sw[3] uses I/O standard 3.3-V LVCMOS located at 11 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed.
Warning (14579): Pin sw[4] uses I/O standard 3.3-V LVCMOS located at 8 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed.
Warning (14579): Pin sw[5] uses I/O standard 3.3-V LVCMOS located at 6 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed.
Warning (14579): Pin sw[7] uses I/O standard 3.3-V LVCMOS located at 141 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed.
Warning (14579): Pin leds[2] uses I/O standard 3.3-V LVCMOS located at 17 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed.
Warning (14579): Pin leds[3] uses I/O standard 3.3-V LVCMOS located at 12 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed.
Warning (14579): Pin leds[4] uses I/O standard 3.3-V LVCMOS located at 10 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed.
Warning (14579): Pin leds[5] uses I/O standard 3.3-V LVCMOS located at 7 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed.
Warning (14579): Pin seg7_data[0] uses I/O standard 3.3-V LVCMOS located at 123 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed.
Warning (14579): Pin seg7_data[1] uses I/O standard 3.3-V LVCMOS located at 138 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed.
Warning (14579): Pin seg7_data[2] uses I/O standard 3.3-V LVCMOS located at 140 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed.
Warning (14579): Pin seg7_data[4] uses I/O standard 3.3-V LVCMOS located at 121 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed.
Warning (14579): Pin seg7_data[5] uses I/O standard 3.3-V LVCMOS located at 134 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed.
Warning (14579): Pin seg7_data[6] uses I/O standard 3.3-V LVCMOS located at 136 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed.
Warning (14579): Pin seg7_char1 uses I/O standard 3.3-V LVCMOS located at 122 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed.
Warning (14579): Pin seg7_char2 uses I/O standard 3.3-V LVCMOS located at 120 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed.
Info (144001): Generated suppressed messages file N:/ECE 124/Lab4/output_files/LogicalStep_Lab4_top.fit.smsg
Error: Quartus Prime Fitter was unsuccessful. 83 errors, 24 warnings
    Error: Peak virtual memory: 5375 megabytes
    Error: Processing ended: Mon Mar 27 16:35:08 2023
    Error: Elapsed time: 00:00:05
    Error: Total CPU time (on all processors): 00:00:02


+----------------------------+
; Fitter Suppressed Messages ;
+----------------------------+
The suppressed messages can be found in N:/ECE 124/Lab4/output_files/LogicalStep_Lab4_top.fit.smsg.


