--------------------------------------------------------------------------------
Release 10.1.03 Trace  (lin64)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.

/afs/csail.mit.edu/proj/redsocs/Xilinx10.1/ISE/bin/lin64/unwrapped/trce -ise
/afs/athena.mit.edu/user/p/a/paulinev/Documents/6.111/laser_pinball/camera/ise/nexys2_camera/nexys2_camera.ise
-intstyle ise -v 3 -s 4 -xml camera_test_nexys2 camera_test_nexys2.ncd -o
camera_test_nexys2.twr camera_test_nexys2.pcf -ucf
/afs/athena.mit.edu/user/p/a/paulinev/Documents/6.111/laser_pinball/camera/nexys2/Nexys2_500General.ucf

Design file:              camera_test_nexys2.ncd
Physical constraint file: camera_test_nexys2.pcf
Device,package,speed:     xc3s500e,fg320,-4 (PRODUCTION 1.27 2008-01-09)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: NET "clk_IBUFG" PERIOD = 20 ns HIGH 50%;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PERIOD analysis for net "clock_25mhz_unbuf" derived from  
NET "clk_IBUFG" PERIOD = 20 ns HIGH 50%;  multiplied by 2.00 and duty cycle 
corrected to 40 nS  HIGH 20 nS  

 676 paths analyzed, 92 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum period is   7.068ns.
--------------------------------------------------------------------------------
Slack:                  32.932ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_sr/SRL16E (FF)
  Destination:          sys_reset/count_19 (FF)
  Requirement:          40.000ns
  Data Path Delay:      7.068ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clock_25mhz rising at 0.000ns
  Destination Clock:    clock_25mhz rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: reset_sr/SRL16E to sys_reset/count_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y67.Y       Treg                  3.762   reset
                                                       reset_sr/SRL16E.CE
                                                       reset_sr/SRL16E
    SLICE_X52Y70.F2      net (fanout=6)        0.658   reset
    SLICE_X52Y70.X       Tilo                  0.759   sys_reset/clean
                                                       sys_reset/count_or00001_1
    SLICE_X53Y86.SR      net (fanout=10)       0.979   sys_reset/count_or00001
    SLICE_X53Y86.CLK     Tsrck                 0.910   sys_reset/count<18>
                                                       sys_reset/count_19
    -------------------------------------------------  ---------------------------
    Total                                      7.068ns (5.431ns logic, 1.637ns route)
                                                       (76.8% logic, 23.2% route)

--------------------------------------------------------------------------------
Slack:                  32.932ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_sr/SRL16E (FF)
  Destination:          sys_reset/count_18 (FF)
  Requirement:          40.000ns
  Data Path Delay:      7.068ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clock_25mhz rising at 0.000ns
  Destination Clock:    clock_25mhz rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: reset_sr/SRL16E to sys_reset/count_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y67.Y       Treg                  3.762   reset
                                                       reset_sr/SRL16E.CE
                                                       reset_sr/SRL16E
    SLICE_X52Y70.F2      net (fanout=6)        0.658   reset
    SLICE_X52Y70.X       Tilo                  0.759   sys_reset/clean
                                                       sys_reset/count_or00001_1
    SLICE_X53Y86.SR      net (fanout=10)       0.979   sys_reset/count_or00001
    SLICE_X53Y86.CLK     Tsrck                 0.910   sys_reset/count<18>
                                                       sys_reset/count_18
    -------------------------------------------------  ---------------------------
    Total                                      7.068ns (5.431ns logic, 1.637ns route)
                                                       (76.8% logic, 23.2% route)

--------------------------------------------------------------------------------
Slack:                  32.933ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_sr/SRL16E (FF)
  Destination:          sys_reset/count_17 (FF)
  Requirement:          40.000ns
  Data Path Delay:      7.067ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clock_25mhz rising at 0.000ns
  Destination Clock:    clock_25mhz rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: reset_sr/SRL16E to sys_reset/count_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y67.Y       Treg                  3.762   reset
                                                       reset_sr/SRL16E.CE
                                                       reset_sr/SRL16E
    SLICE_X52Y70.F2      net (fanout=6)        0.658   reset
    SLICE_X52Y70.X       Tilo                  0.759   sys_reset/clean
                                                       sys_reset/count_or00001_1
    SLICE_X53Y85.SR      net (fanout=10)       0.978   sys_reset/count_or00001
    SLICE_X53Y85.CLK     Tsrck                 0.910   sys_reset/count<16>
                                                       sys_reset/count_17
    -------------------------------------------------  ---------------------------
    Total                                      7.067ns (5.431ns logic, 1.636ns route)
                                                       (76.9% logic, 23.1% route)

--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for clk_IBUFG
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|clk_IBUFG                      |     20.000ns|          N/A|      3.534ns|            0|            0|            0|          676|
| clock_25mhz_unbuf             |     40.000ns|      7.068ns|          N/A|            0|            0|          676|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    7.068|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0

Constraints cover 676 paths, 0 nets, and 97 connections

Design statistics:
   Minimum period:   7.068ns{1}   (Maximum frequency: 141.483MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Mon Nov 24 14:30:35 2014 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 222 MB



