

================================================================
== Vitis HLS Report for 'operator_3'
================================================================
* Date:           Tue Feb  8 15:34:28 2022

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:47:39 MDT 2021)
* Project:        ban_interface
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.886 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-------------------------------------------------+--------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |                                                 |                                      |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
        |                     Instance                    |                Module                |   min   |   max   |    min    |    max    | min | max |   Type  |
        +-------------------------------------------------+--------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |grp_p_sum_1_fu_346                               |p_sum_1                               |        ?|        ?|          ?|          ?|    ?|    ?|       no|
        |grp_operator_3_Pipeline_VITIS_LOOP_84_1_fu_355   |operator_3_Pipeline_VITIS_LOOP_84_1   |        ?|        ?|          ?|          ?|    ?|    ?|       no|
        |grp_operator_3_Pipeline_VITIS_LOOP_92_2_fu_365   |operator_3_Pipeline_VITIS_LOOP_92_2   |        3|        5|  30.000 ns|  50.000 ns|    3|    5|       no|
        |grp_operator_3_Pipeline_VITIS_LOOP_104_3_fu_379  |operator_3_Pipeline_VITIS_LOOP_104_3  |        ?|        ?|          ?|          ?|    ?|    ?|       no|
        +-------------------------------------------------+--------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 25
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 23 3 
3 --> 25 24 23 4 6 9 
4 --> 5 
5 --> 23 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 13 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 23 
18 --> 19 
19 --> 20 21 
20 --> 21 
21 --> 22 23 
22 --> 23 
23 --> 
24 --> 23 
25 --> 23 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.78>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%p_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read3"   --->   Operation 26 'read' 'p_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%p_read_6 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read25"   --->   Operation 27 'read' 'p_read_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%p_read_7 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read4"   --->   Operation 28 'read' 'p_read_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%b_p_read_1 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %b_p_read"   --->   Operation 29 'read' 'b_p_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%p_read_8 = read i128 @_ssdm_op_Read.ap_auto.i128, i128 %p_read13"   --->   Operation 30 'read' 'p_read_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%agg_result_12_3_loc = alloca i64 1"   --->   Operation 31 'alloca' 'agg_result_12_3_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%agg_result_112_3_loc = alloca i64 1"   --->   Operation 32 'alloca' 'agg_result_112_3_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%agg_result_1_4_loc = alloca i64 1"   --->   Operation 33 'alloca' 'agg_result_1_4_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%agg_result_12_0_loc = alloca i64 1"   --->   Operation 34 'alloca' 'agg_result_12_0_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%agg_result_112_0_loc = alloca i64 1"   --->   Operation 35 'alloca' 'agg_result_112_0_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%agg_result_1_1_loc = alloca i64 1"   --->   Operation 36 'alloca' 'agg_result_1_1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%idx_tmp_loc = alloca i64 1"   --->   Operation 37 'alloca' 'idx_tmp_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%trunc_ln129 = trunc i128 %p_read_8" [../src/ban.cpp:129]   --->   Operation 38 'trunc' 'trunc_ln129' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%c_p = trunc i128 %p_read_8" [../src/ban.cpp:61]   --->   Operation 39 'trunc' 'c_p' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.99ns)   --->   "%icmp_ln61 = icmp_eq  i32 %c_p, i32 0" [../src/ban.cpp:61]   --->   Operation 40 'icmp' 'icmp_ln61' <Predicate = true> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%br_ln61 = br i1 %icmp_ln61, void %._crit_edge, void" [../src/ban.cpp:61]   --->   Operation 41 'br' 'br_ln61' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%trunc_ln61_s = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %p_read_8, i32 32, i32 63" [../src/ban.cpp:61]   --->   Operation 42 'partselect' 'trunc_ln61_s' <Predicate = (icmp_ln61)> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%bitcast_ln61 = bitcast i32 %trunc_ln61_s" [../src/ban.cpp:61]   --->   Operation 43 'bitcast' 'bitcast_ln61' <Predicate = (icmp_ln61)> <Delay = 0.00>
ST_1 : Operation 44 [2/2] (2.78ns)   --->   "%tmp_48 = fcmp_oeq  i32 %bitcast_ln61, i32 0" [../src/ban.cpp:61]   --->   Operation 44 'fcmp' 'tmp_48' <Predicate = (icmp_ln61)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 3.74>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%tmp_s = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %p_read_8, i32 55, i32 62" [../src/ban.cpp:61]   --->   Operation 45 'partselect' 'tmp_s' <Predicate = (icmp_ln61)> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%trunc_ln61_3 = partselect i23 @_ssdm_op_PartSelect.i23.i128.i32.i32, i128 %p_read_8, i32 32, i32 54" [../src/ban.cpp:61]   --->   Operation 46 'partselect' 'trunc_ln61_3' <Predicate = (icmp_ln61)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.84ns)   --->   "%icmp_ln61_9 = icmp_ne  i8 %tmp_s, i8 255" [../src/ban.cpp:61]   --->   Operation 47 'icmp' 'icmp_ln61_9' <Predicate = (icmp_ln61)> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 48 [1/1] (1.05ns)   --->   "%icmp_ln61_10 = icmp_eq  i23 %trunc_ln61_3, i23 0" [../src/ban.cpp:61]   --->   Operation 48 'icmp' 'icmp_ln61_10' <Predicate = (icmp_ln61)> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 49 [1/1] (0.00ns) (grouped into LUT with out node and_ln61)   --->   "%or_ln61 = or i1 %icmp_ln61_10, i1 %icmp_ln61_9" [../src/ban.cpp:61]   --->   Operation 49 'or' 'or_ln61' <Predicate = (icmp_ln61)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 50 [1/2] (2.78ns)   --->   "%tmp_48 = fcmp_oeq  i32 %bitcast_ln61, i32 0" [../src/ban.cpp:61]   --->   Operation 50 'fcmp' 'tmp_48' <Predicate = (icmp_ln61)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 51 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln61 = and i1 %or_ln61, i1 %tmp_48" [../src/ban.cpp:61]   --->   Operation 51 'and' 'and_ln61' <Predicate = (icmp_ln61)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 52 [1/1] (0.67ns)   --->   "%br_ln61 = br i1 %and_ln61, void %._crit_edge, void %_ZN3Ban4_sumERKS_S1_i.24.36.exit" [../src/ban.cpp:61]   --->   Operation 52 'br' 'br_ln61' <Predicate = (icmp_ln61)> <Delay = 0.67>
ST_2 : Operation 53 [1/1] (0.99ns)   --->   "%icmp_ln61_8 = icmp_eq  i32 %b_p_read_1, i32 0" [../src/ban.cpp:61]   --->   Operation 53 'icmp' 'icmp_ln61_8' <Predicate = (!and_ln61) | (!icmp_ln61)> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%br_ln61 = br i1 %icmp_ln61_8, void %.critedge, void" [../src/ban.cpp:61]   --->   Operation 54 'br' 'br_ln61' <Predicate = (!and_ln61) | (!icmp_ln61)> <Delay = 0.00>
ST_2 : Operation 55 [2/2] (2.78ns)   --->   "%tmp_50 = fcmp_oeq  i32 %p_read_7, i32 0" [../src/ban.cpp:61]   --->   Operation 55 'fcmp' 'tmp_50' <Predicate = (!and_ln61 & icmp_ln61_8) | (!icmp_ln61 & icmp_ln61_8)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 3.56>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%bitcast_ln61_1 = bitcast i32 %p_read_7" [../src/ban.cpp:61]   --->   Operation 56 'bitcast' 'bitcast_ln61_1' <Predicate = (icmp_ln61_8)> <Delay = 0.00>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%tmp_49 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln61_1, i32 23, i32 30" [../src/ban.cpp:61]   --->   Operation 57 'partselect' 'tmp_49' <Predicate = (icmp_ln61_8)> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%trunc_ln61_1 = trunc i32 %bitcast_ln61_1" [../src/ban.cpp:61]   --->   Operation 58 'trunc' 'trunc_ln61_1' <Predicate = (icmp_ln61_8)> <Delay = 0.00>
ST_3 : Operation 59 [1/1] (0.84ns)   --->   "%icmp_ln61_11 = icmp_ne  i8 %tmp_49, i8 255" [../src/ban.cpp:61]   --->   Operation 59 'icmp' 'icmp_ln61_11' <Predicate = (icmp_ln61_8)> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 60 [1/1] (1.05ns)   --->   "%icmp_ln61_12 = icmp_eq  i23 %trunc_ln61_1, i23 0" [../src/ban.cpp:61]   --->   Operation 60 'icmp' 'icmp_ln61_12' <Predicate = (icmp_ln61_8)> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 61 [1/1] (0.00ns) (grouped into LUT with out node and_ln61_4)   --->   "%or_ln61_1 = or i1 %icmp_ln61_12, i1 %icmp_ln61_11" [../src/ban.cpp:61]   --->   Operation 61 'or' 'or_ln61_1' <Predicate = (icmp_ln61_8)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 62 [1/2] (2.78ns)   --->   "%tmp_50 = fcmp_oeq  i32 %p_read_7, i32 0" [../src/ban.cpp:61]   --->   Operation 62 'fcmp' 'tmp_50' <Predicate = (icmp_ln61_8)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 63 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln61_4 = and i1 %or_ln61_1, i1 %tmp_50" [../src/ban.cpp:61]   --->   Operation 63 'and' 'and_ln61_4' <Predicate = (icmp_ln61_8)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "%br_ln61 = br i1 %and_ln61_4, void %.critedge, void %_ZNK3BaneqEf.12.exit" [../src/ban.cpp:61]   --->   Operation 64 'br' 'br_ln61' <Predicate = (icmp_ln61_8)> <Delay = 0.00>
ST_3 : Operation 65 [1/1] (1.01ns)   --->   "%diff_p = sub i32 %c_p, i32 %b_p_read_1" [../src/ban.cpp:138]   --->   Operation 65 'sub' 'diff_p' <Predicate = (!and_ln61_4) | (!icmp_ln61_8)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 66 [1/1] (0.00ns)   --->   "%trunc_ln138 = trunc i32 %diff_p" [../src/ban.cpp:138]   --->   Operation 66 'trunc' 'trunc_ln138' <Predicate = (!and_ln61_4) | (!icmp_ln61_8)> <Delay = 0.00>
ST_3 : Operation 67 [1/1] (0.99ns)   --->   "%icmp_ln141 = icmp_sgt  i32 %diff_p, i32 2" [../src/ban.cpp:141]   --->   Operation 67 'icmp' 'icmp_ln141' <Predicate = (!and_ln61_4) | (!icmp_ln61_8)> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 68 [1/1] (0.00ns)   --->   "%br_ln141 = br i1 %icmp_ln141, void, void" [../src/ban.cpp:141]   --->   Operation 68 'br' 'br_ln141' <Predicate = (!and_ln61_4) | (!icmp_ln61_8)> <Delay = 0.00>
ST_3 : Operation 69 [1/1] (0.99ns)   --->   "%icmp_ln144 = icmp_slt  i32 %diff_p, i32 4294967294" [../src/ban.cpp:144]   --->   Operation 69 'icmp' 'icmp_ln144' <Predicate = (!and_ln61_4 & !icmp_ln141) | (!icmp_ln61_8 & !icmp_ln141)> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 70 [1/1] (0.67ns)   --->   "%br_ln144 = br i1 %icmp_ln144, void, void %_ZN3Ban4_sumERKS_S1_i.24.36.exit" [../src/ban.cpp:144]   --->   Operation 70 'br' 'br_ln144' <Predicate = (!and_ln61_4 & !icmp_ln141) | (!icmp_ln61_8 & !icmp_ln141)> <Delay = 0.67>
ST_3 : Operation 71 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %diff_p, i32 31" [../src/ban.cpp:148]   --->   Operation 71 'bitselect' 'tmp' <Predicate = (!and_ln61_4 & !icmp_ln141 & !icmp_ln144) | (!icmp_ln61_8 & !icmp_ln141 & !icmp_ln144)> <Delay = 0.00>
ST_3 : Operation 72 [1/1] (0.00ns)   --->   "%br_ln148 = br i1 %tmp, void, void" [../src/ban.cpp:148]   --->   Operation 72 'br' 'br_ln148' <Predicate = (!and_ln61_4 & !icmp_ln141 & !icmp_ln144) | (!icmp_ln61_8 & !icmp_ln141 & !icmp_ln144)> <Delay = 0.00>
ST_3 : Operation 73 [1/1] (0.54ns)   --->   "%diff_p_1 = sub i2 0, i2 %trunc_ln138" [../src/ban.cpp:110]   --->   Operation 73 'sub' 'diff_p_1' <Predicate = (!and_ln61_4 & !icmp_ln141 & !icmp_ln144 & tmp) | (!icmp_ln61_8 & !icmp_ln141 & !icmp_ln144 & tmp)> <Delay = 0.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 74 [1/1] (0.99ns)   --->   "%icmp_ln77 = icmp_eq  i32 %c_p, i32 %b_p_read_1" [../src/ban.cpp:77]   --->   Operation 74 'icmp' 'icmp_ln77' <Predicate = (!and_ln61_4 & !icmp_ln141 & !icmp_ln144 & tmp) | (!icmp_ln61_8 & !icmp_ln141 & !icmp_ln144 & tmp)> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 75 [1/1] (0.42ns)   --->   "%br_ln116 = br i1 %icmp_ln77, void %._crit_edge3, void" [../src/ban.cpp:116]   --->   Operation 75 'br' 'br_ln116' <Predicate = (!and_ln61_4 & !icmp_ln141 & !icmp_ln144 & tmp) | (!icmp_ln61_8 & !icmp_ln141 & !icmp_ln144 & tmp)> <Delay = 0.42>
ST_3 : Operation 76 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i32.i5, i32 %diff_p, i5 0" [../src/ban.cpp:117]   --->   Operation 76 'bitconcatenate' 'shl_ln' <Predicate = (!and_ln61_4 & !icmp_ln141 & !icmp_ln144 & tmp & icmp_ln77) | (!icmp_ln61_8 & !icmp_ln141 & !icmp_ln144 & tmp & icmp_ln77)> <Delay = 0.00>
ST_3 : Operation 77 [1/1] (0.00ns)   --->   "%zext_ln117 = zext i37 %shl_ln" [../src/ban.cpp:117]   --->   Operation 77 'zext' 'zext_ln117' <Predicate = (!and_ln61_4 & !icmp_ln141 & !icmp_ln144 & tmp & icmp_ln77) | (!icmp_ln61_8 & !icmp_ln141 & !icmp_ln144 & tmp & icmp_ln77)> <Delay = 0.00>
ST_3 : Operation 78 [1/1] (1.02ns)   --->   "%add_ln117 = add i38 %zext_ln117, i38 32" [../src/ban.cpp:117]   --->   Operation 78 'add' 'add_ln117' <Predicate = (!and_ln61_4 & !icmp_ln141 & !icmp_ln144 & tmp & icmp_ln77) | (!icmp_ln61_8 & !icmp_ln141 & !icmp_ln144 & tmp & icmp_ln77)> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 79 [1/1] (0.00ns)   --->   "%zext_ln117_1 = zext i38 %add_ln117" [../src/ban.cpp:117]   --->   Operation 79 'zext' 'zext_ln117_1' <Predicate = (!and_ln61_4 & !icmp_ln141 & !icmp_ln144 & tmp & icmp_ln77) | (!icmp_ln61_8 & !icmp_ln141 & !icmp_ln144 & tmp & icmp_ln77)> <Delay = 0.00>
ST_3 : Operation 80 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln117)   --->   "%shl_ln117 = shl i128 340282366920938463463374607431768211455, i128 %zext_ln117_1" [../src/ban.cpp:117]   --->   Operation 80 'shl' 'shl_ln117' <Predicate = (!and_ln61_4 & !icmp_ln141 & !icmp_ln144 & tmp & icmp_ln77) | (!icmp_ln61_8 & !icmp_ln141 & !icmp_ln144 & tmp & icmp_ln77)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 81 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln117)   --->   "%and_ln117 = and i128 %shl_ln117, i128 %p_read_8" [../src/ban.cpp:117]   --->   Operation 81 'and' 'and_ln117' <Predicate = (!and_ln61_4 & !icmp_ln141 & !icmp_ln144 & tmp & icmp_ln77) | (!icmp_ln61_8 & !icmp_ln141 & !icmp_ln144 & tmp & icmp_ln77)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 82 [1/1] (1.51ns) (out node of the LUT)   --->   "%lshr_ln117 = lshr i128 %and_ln117, i128 %zext_ln117_1" [../src/ban.cpp:117]   --->   Operation 82 'lshr' 'lshr_ln117' <Predicate = (!and_ln61_4 & !icmp_ln141 & !icmp_ln144 & tmp & icmp_ln77) | (!icmp_ln61_8 & !icmp_ln141 & !icmp_ln144 & tmp & icmp_ln77)> <Delay = 1.51> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 83 [1/1] (0.00ns)   --->   "%trunc_ln117 = trunc i128 %lshr_ln117" [../src/ban.cpp:117]   --->   Operation 83 'trunc' 'trunc_ln117' <Predicate = (!and_ln61_4 & !icmp_ln141 & !icmp_ln144 & tmp & icmp_ln77) | (!icmp_ln61_8 & !icmp_ln141 & !icmp_ln144 & tmp & icmp_ln77)> <Delay = 0.00>

State 4 <SV = 18> <Delay = 6.43>
ST_4 : Operation 84 [2/2] (6.43ns)   --->   "%call_ret = call i128 @_sum.1, i128 %p_read_8, i32 %p_read_7, i32 %p_read_6, i32 %p_read, i2 %trunc_ln138" [../src/ban.cpp:151]   --->   Operation 84 'call' 'call_ret' <Predicate = true> <Delay = 6.43> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 19> <Delay = 0.67>
ST_5 : Operation 85 [1/2] (0.47ns)   --->   "%call_ret = call i128 @_sum.1, i128 %p_read_8, i32 %p_read_7, i32 %p_read_6, i32 %p_read, i2 %trunc_ln138" [../src/ban.cpp:151]   --->   Operation 85 'call' 'call_ret' <Predicate = true> <Delay = 0.47> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 86 [1/1] (0.00ns)   --->   "%c_p_3 = extractvalue i128 %call_ret" [../src/ban.cpp:151]   --->   Operation 86 'extractvalue' 'c_p_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 87 [1/1] (0.00ns)   --->   "%agg_result_1_ret = extractvalue i128 %call_ret" [../src/ban.cpp:151]   --->   Operation 87 'extractvalue' 'agg_result_1_ret' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 88 [1/1] (0.00ns)   --->   "%agg_result_11_ret = extractvalue i128 %call_ret" [../src/ban.cpp:151]   --->   Operation 88 'extractvalue' 'agg_result_11_ret' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 89 [1/1] (0.00ns)   --->   "%agg_result_12_ret = extractvalue i128 %call_ret" [../src/ban.cpp:151]   --->   Operation 89 'extractvalue' 'agg_result_12_ret' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 90 [1/1] (0.67ns)   --->   "%br_ln151 = br void %_ZN3Ban4_sumERKS_S1_i.24.36.exit" [../src/ban.cpp:151]   --->   Operation 90 'br' 'br_ln151' <Predicate = true> <Delay = 0.67>

State 6 <SV = 3> <Delay = 6.43>
ST_6 : Operation 91 [1/1] (0.00ns)   --->   "%zext_ln117_2 = zext i1 %trunc_ln117" [../src/ban.cpp:117]   --->   Operation 91 'zext' 'zext_ln117_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 92 [1/1] (0.00ns)   --->   "%bitcast_ln117 = bitcast i32 %zext_ln117_2" [../src/ban.cpp:117]   --->   Operation 92 'bitcast' 'bitcast_ln117' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 93 [4/4] (6.43ns)   --->   "%tmp_51 = fadd i32 %bitcast_ln117, i32 %p_read_7" [../src/ban.cpp:117]   --->   Operation 93 'fadd' 'tmp_51' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 4> <Delay = 6.43>
ST_7 : Operation 94 [3/4] (6.43ns)   --->   "%tmp_51 = fadd i32 %bitcast_ln117, i32 %p_read_7" [../src/ban.cpp:117]   --->   Operation 94 'fadd' 'tmp_51' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 5> <Delay = 6.43>
ST_8 : Operation 95 [2/4] (6.43ns)   --->   "%tmp_51 = fadd i32 %bitcast_ln117, i32 %p_read_7" [../src/ban.cpp:117]   --->   Operation 95 'fadd' 'tmp_51' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 6> <Delay = 6.86>
ST_9 : Operation 96 [1/4] (6.43ns)   --->   "%tmp_51 = fadd i32 %bitcast_ln117, i32 %p_read_7" [../src/ban.cpp:117]   --->   Operation 96 'fadd' 'tmp_51' <Predicate = (icmp_ln77)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 97 [1/1] (0.42ns)   --->   "%br_ln119 = br void %._crit_edge3" [../src/ban.cpp:119]   --->   Operation 97 'br' 'br_ln119' <Predicate = (icmp_ln77)> <Delay = 0.42>
ST_9 : Operation 98 [1/1] (0.00ns)   --->   "%agg_result_1_0 = phi i32 %tmp_51, void, i32 %p_read_7, void"   --->   Operation 98 'phi' 'agg_result_1_0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 99 [1/1] (0.00ns)   --->   "%tmp_52 = bitselect i1 @_ssdm_op_BitSelect.i1.i2.i32, i2 %diff_p_1, i32 1" [../src/ban.cpp:116]   --->   Operation 99 'bitselect' 'tmp_52' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 100 [1/1] (0.42ns)   --->   "%br_ln116 = br i1 %tmp_52, void, void %._crit_edge4" [../src/ban.cpp:116]   --->   Operation 100 'br' 'br_ln116' <Predicate = true> <Delay = 0.42>
ST_9 : Operation 101 [1/1] (1.01ns)   --->   "%add_ln117_1 = add i32 %diff_p, i32 1" [../src/ban.cpp:117]   --->   Operation 101 'add' 'add_ln117_1' <Predicate = (!tmp_52)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 102 [1/1] (0.00ns)   --->   "%shl_ln117_2 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i32.i5, i32 %add_ln117_1, i5 0" [../src/ban.cpp:117]   --->   Operation 102 'bitconcatenate' 'shl_ln117_2' <Predicate = (!tmp_52)> <Delay = 0.00>
ST_9 : Operation 103 [1/1] (0.00ns)   --->   "%zext_ln117_4 = zext i37 %shl_ln117_2" [../src/ban.cpp:117]   --->   Operation 103 'zext' 'zext_ln117_4' <Predicate = (!tmp_52)> <Delay = 0.00>
ST_9 : Operation 104 [1/1] (1.02ns)   --->   "%add_ln117_2 = add i38 %zext_ln117_4, i38 32" [../src/ban.cpp:117]   --->   Operation 104 'add' 'add_ln117_2' <Predicate = (!tmp_52)> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 105 [1/1] (0.00ns)   --->   "%zext_ln117_3 = zext i38 %add_ln117_2" [../src/ban.cpp:117]   --->   Operation 105 'zext' 'zext_ln117_3' <Predicate = (!tmp_52)> <Delay = 0.00>
ST_9 : Operation 106 [1/1] (1.02ns)   --->   "%add_ln117_3 = add i38 %zext_ln117_4, i38 64" [../src/ban.cpp:117]   --->   Operation 106 'add' 'add_ln117_3' <Predicate = (!tmp_52)> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 107 [1/1] (0.00ns) (grouped into LUT with out node sub_ln117)   --->   "%zext_ln117_5 = zext i38 %add_ln117_3" [../src/ban.cpp:117]   --->   Operation 107 'zext' 'zext_ln117_5' <Predicate = (!tmp_52)> <Delay = 0.00>
ST_9 : Operation 108 [1/1] (0.00ns) (grouped into LUT with out node sub_ln117)   --->   "%shl_ln117_1 = shl i128 1, i128 %zext_ln117_5" [../src/ban.cpp:117]   --->   Operation 108 'shl' 'shl_ln117_1' <Predicate = (!tmp_52)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 109 [1/1] (0.00ns)   --->   "%tmp_53 = partselect i31 @_ssdm_op_PartSelect.i31.i38.i32.i32, i38 %add_ln117_3, i32 7, i32 37" [../src/ban.cpp:117]   --->   Operation 109 'partselect' 'tmp_53' <Predicate = (!tmp_52)> <Delay = 0.00>
ST_9 : Operation 110 [1/1] (0.99ns)   --->   "%icmp_ln117 = icmp_ne  i31 %tmp_53, i31 0" [../src/ban.cpp:117]   --->   Operation 110 'icmp' 'icmp_ln117' <Predicate = (!tmp_52)> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 111 [1/1] (0.00ns) (grouped into LUT with out node sub_ln117)   --->   "%select_ln117 = select i1 %icmp_ln117, i128 0, i128 %shl_ln117_1" [../src/ban.cpp:117]   --->   Operation 111 'select' 'select_ln117' <Predicate = (!tmp_52)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.20> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 112 [1/1] (0.00ns) (grouped into LUT with out node sub_ln117)   --->   "%shl_ln117_3 = shl i128 1, i128 %zext_ln117_3" [../src/ban.cpp:117]   --->   Operation 112 'shl' 'shl_ln117_3' <Predicate = (!tmp_52)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 113 [1/1] (1.57ns) (out node of the LUT)   --->   "%sub_ln117 = sub i128 %select_ln117, i128 %shl_ln117_3" [../src/ban.cpp:117]   --->   Operation 113 'sub' 'sub_ln117' <Predicate = (!tmp_52)> <Delay = 1.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 114 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln117_1)   --->   "%and_ln117_1 = and i128 %sub_ln117, i128 %p_read_8" [../src/ban.cpp:117]   --->   Operation 114 'and' 'and_ln117_1' <Predicate = (!tmp_52)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 115 [1/1] (1.51ns) (out node of the LUT)   --->   "%lshr_ln117_1 = lshr i128 %and_ln117_1, i128 %zext_ln117_3" [../src/ban.cpp:117]   --->   Operation 115 'lshr' 'lshr_ln117_1' <Predicate = (!tmp_52)> <Delay = 1.51> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 116 [1/1] (0.00ns)   --->   "%trunc_ln117_1 = trunc i128 %lshr_ln117_1" [../src/ban.cpp:117]   --->   Operation 116 'trunc' 'trunc_ln117_1' <Predicate = (!tmp_52)> <Delay = 0.00>

State 10 <SV = 7> <Delay = 6.43>
ST_10 : Operation 117 [1/1] (0.00ns)   --->   "%bitcast_ln117_1 = bitcast i32 %trunc_ln117_1" [../src/ban.cpp:117]   --->   Operation 117 'bitcast' 'bitcast_ln117_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 118 [4/4] (6.43ns)   --->   "%tmp_54 = fadd i32 %bitcast_ln117_1, i32 %p_read_6" [../src/ban.cpp:117]   --->   Operation 118 'fadd' 'tmp_54' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 8> <Delay = 6.43>
ST_11 : Operation 119 [3/4] (6.43ns)   --->   "%tmp_54 = fadd i32 %bitcast_ln117_1, i32 %p_read_6" [../src/ban.cpp:117]   --->   Operation 119 'fadd' 'tmp_54' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 9> <Delay = 6.43>
ST_12 : Operation 120 [2/4] (6.43ns)   --->   "%tmp_54 = fadd i32 %bitcast_ln117_1, i32 %p_read_6" [../src/ban.cpp:117]   --->   Operation 120 'fadd' 'tmp_54' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 10> <Delay = 6.43>
ST_13 : Operation 121 [1/4] (6.43ns)   --->   "%tmp_54 = fadd i32 %bitcast_ln117_1, i32 %p_read_6" [../src/ban.cpp:117]   --->   Operation 121 'fadd' 'tmp_54' <Predicate = (!tmp_52)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 122 [1/1] (0.42ns)   --->   "%br_ln119 = br void %._crit_edge4" [../src/ban.cpp:119]   --->   Operation 122 'br' 'br_ln119' <Predicate = (!tmp_52)> <Delay = 0.42>
ST_13 : Operation 123 [1/1] (0.00ns)   --->   "%trunc_ln117_2 = trunc i32 %diff_p" [../src/ban.cpp:117]   --->   Operation 123 'trunc' 'trunc_ln117_2' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 124 [1/1] (0.00ns)   --->   "%shl_ln117_5 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i1.i5, i1 %trunc_ln117_2, i5 0" [../src/ban.cpp:117]   --->   Operation 124 'bitconcatenate' 'shl_ln117_5' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 125 [1/1] (0.00ns)   --->   "%zext_ln117_7 = zext i6 %shl_ln117_5" [../src/ban.cpp:117]   --->   Operation 125 'zext' 'zext_ln117_7' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 126 [1/1] (0.77ns)   --->   "%add_ln117_4 = add i7 %zext_ln117_7, i7 32" [../src/ban.cpp:117]   --->   Operation 126 'add' 'add_ln117_4' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 127 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln117_2)   --->   "%zext_ln117_6 = zext i7 %add_ln117_4" [../src/ban.cpp:117]   --->   Operation 127 'zext' 'zext_ln117_6' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 128 [1/1] (0.00ns) (grouped into LUT with out node sub_ln117_1)   --->   "%zext_ln117_8 = zext i7 %add_ln117_4" [../src/ban.cpp:117]   --->   Operation 128 'zext' 'zext_ln117_8' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 129 [1/1] (0.00ns) (grouped into LUT with out node sub_ln117_1)   --->   "%or_ln = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i1.i1.i5, i1 1, i1 %trunc_ln117_2, i5 0" [../src/ban.cpp:117]   --->   Operation 129 'bitconcatenate' 'or_ln' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 130 [1/1] (0.00ns) (grouped into LUT with out node sub_ln117_1)   --->   "%zext_ln117_9 = zext i7 %or_ln" [../src/ban.cpp:117]   --->   Operation 130 'zext' 'zext_ln117_9' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 131 [1/1] (0.00ns) (grouped into LUT with out node sub_ln117_1)   --->   "%shl_ln117_4 = shl i97 1, i97 %zext_ln117_9" [../src/ban.cpp:117]   --->   Operation 131 'shl' 'shl_ln117_4' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 132 [1/1] (0.00ns) (grouped into LUT with out node sub_ln117_1)   --->   "%trunc_ln117_3 = trunc i97 %shl_ln117_4" [../src/ban.cpp:117]   --->   Operation 132 'trunc' 'trunc_ln117_3' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 133 [1/1] (0.00ns) (grouped into LUT with out node sub_ln117_1)   --->   "%shl_ln117_6 = shl i65 1, i65 %zext_ln117_8" [../src/ban.cpp:117]   --->   Operation 133 'shl' 'shl_ln117_6' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 134 [1/1] (0.00ns) (grouped into LUT with out node sub_ln117_1)   --->   "%zext_ln117_10 = zext i65 %shl_ln117_6" [../src/ban.cpp:117]   --->   Operation 134 'zext' 'zext_ln117_10' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 135 [1/1] (1.33ns) (out node of the LUT)   --->   "%sub_ln117_1 = sub i96 %trunc_ln117_3, i96 %zext_ln117_10" [../src/ban.cpp:117]   --->   Operation 135 'sub' 'sub_ln117_1' <Predicate = true> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 136 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln117_2)   --->   "%and_ln117_2 = and i96 %sub_ln117_1, i96 %trunc_ln129" [../src/ban.cpp:117]   --->   Operation 136 'and' 'and_ln117_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 137 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln117_2)   --->   "%zext_ln117_11 = zext i96 %and_ln117_2" [../src/ban.cpp:117]   --->   Operation 137 'zext' 'zext_ln117_11' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 138 [1/1] (1.51ns) (out node of the LUT)   --->   "%lshr_ln117_2 = lshr i128 %zext_ln117_11, i128 %zext_ln117_6" [../src/ban.cpp:117]   --->   Operation 138 'lshr' 'lshr_ln117_2' <Predicate = true> <Delay = 1.51> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 139 [1/1] (0.00ns)   --->   "%trunc_ln117_4 = trunc i128 %lshr_ln117_2" [../src/ban.cpp:117]   --->   Operation 139 'trunc' 'trunc_ln117_4' <Predicate = true> <Delay = 0.00>

State 14 <SV = 11> <Delay = 6.43>
ST_14 : Operation 140 [1/1] (0.00ns)   --->   "%bitcast_ln117_2 = bitcast i32 %trunc_ln117_4" [../src/ban.cpp:117]   --->   Operation 140 'bitcast' 'bitcast_ln117_2' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 141 [4/4] (6.43ns)   --->   "%tmp_55 = fadd i32 %bitcast_ln117_2, i32 %p_read" [../src/ban.cpp:117]   --->   Operation 141 'fadd' 'tmp_55' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 12> <Delay = 6.43>
ST_15 : Operation 142 [3/4] (6.43ns)   --->   "%tmp_55 = fadd i32 %bitcast_ln117_2, i32 %p_read" [../src/ban.cpp:117]   --->   Operation 142 'fadd' 'tmp_55' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 13> <Delay = 6.43>
ST_16 : Operation 143 [2/4] (6.43ns)   --->   "%tmp_55 = fadd i32 %bitcast_ln117_2, i32 %p_read" [../src/ban.cpp:117]   --->   Operation 143 'fadd' 'tmp_55' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 144 [2/2] (2.78ns)   --->   "%tmp_57 = fcmp_oeq  i32 %agg_result_1_0, i32 0" [../src/ban.cpp:77]   --->   Operation 144 'fcmp' 'tmp_57' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 14> <Delay = 6.43>
ST_17 : Operation 145 [1/1] (0.00ns)   --->   "%agg_result_112_5 = phi i32 %tmp_54, void, i32 %p_read_6, void %._crit_edge3"   --->   Operation 145 'phi' 'agg_result_112_5' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 146 [1/4] (6.43ns)   --->   "%tmp_55 = fadd i32 %bitcast_ln117_2, i32 %p_read" [../src/ban.cpp:117]   --->   Operation 146 'fadd' 'tmp_55' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 147 [1/1] (0.00ns)   --->   "%bitcast_ln77 = bitcast i32 %agg_result_1_0" [../src/ban.cpp:77]   --->   Operation 147 'bitcast' 'bitcast_ln77' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 148 [1/1] (0.00ns)   --->   "%tmp_56 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln77, i32 23, i32 30" [../src/ban.cpp:77]   --->   Operation 148 'partselect' 'tmp_56' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 149 [1/1] (0.00ns)   --->   "%trunc_ln77 = trunc i32 %bitcast_ln77" [../src/ban.cpp:77]   --->   Operation 149 'trunc' 'trunc_ln77' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 150 [1/1] (0.84ns)   --->   "%icmp_ln77_4 = icmp_ne  i8 %tmp_56, i8 255" [../src/ban.cpp:77]   --->   Operation 150 'icmp' 'icmp_ln77_4' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 151 [1/1] (1.05ns)   --->   "%icmp_ln77_5 = icmp_eq  i23 %trunc_ln77, i23 0" [../src/ban.cpp:77]   --->   Operation 151 'icmp' 'icmp_ln77_5' <Predicate = true> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 152 [1/1] (0.00ns) (grouped into LUT with out node and_ln77_1)   --->   "%or_ln77 = or i1 %icmp_ln77_5, i1 %icmp_ln77_4" [../src/ban.cpp:77]   --->   Operation 152 'or' 'or_ln77' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 153 [1/2] (2.78ns)   --->   "%tmp_57 = fcmp_oeq  i32 %agg_result_1_0, i32 0" [../src/ban.cpp:77]   --->   Operation 153 'fcmp' 'tmp_57' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 154 [1/1] (0.00ns) (grouped into LUT with out node and_ln77_1)   --->   "%and_ln77 = and i1 %or_ln77, i1 %tmp_57" [../src/ban.cpp:77]   --->   Operation 154 'and' 'and_ln77' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 155 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln77_1 = and i1 %and_ln77, i1 %icmp_ln77" [../src/ban.cpp:77]   --->   Operation 155 'and' 'and_ln77_1' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 156 [1/1] (0.67ns)   --->   "%br_ln122 = br i1 %and_ln77_1, void %_ZN3Ban4_sumERKS_S1_i.24.36.exit, void %.preheader.preheader" [../src/ban.cpp:122]   --->   Operation 156 'br' 'br_ln122' <Predicate = true> <Delay = 0.67>
ST_17 : Operation 157 [2/2] (0.00ns)   --->   "%call_ln117 = call void @operator+.3_Pipeline_VITIS_LOOP_84_1, i32 %agg_result_1_0, i32 %agg_result_112_5, i32 %tmp_55, i32 %idx_tmp_loc" [../src/ban.cpp:117]   --->   Operation 157 'call' 'call_ln117' <Predicate = (and_ln77_1)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 18 <SV = 15> <Delay = 0.44>
ST_18 : Operation 158 [1/2] (0.44ns)   --->   "%call_ln117 = call void @operator+.3_Pipeline_VITIS_LOOP_84_1, i32 %agg_result_1_0, i32 %agg_result_112_5, i32 %tmp_55, i32 %idx_tmp_loc" [../src/ban.cpp:117]   --->   Operation 158 'call' 'call_ln117' <Predicate = true> <Delay = 0.44> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 19 <SV = 16> <Delay = 1.41>
ST_19 : Operation 159 [1/1] (0.00ns)   --->   "%idx_tmp_loc_load = load i32 %idx_tmp_loc"   --->   Operation 159 'load' 'idx_tmp_loc_load' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 160 [1/1] (0.00ns)   --->   "%empty = trunc i32 %idx_tmp_loc_load"   --->   Operation 160 'trunc' 'empty' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 161 [1/1] (0.99ns)   --->   "%icmp_ln92 = icmp_ult  i32 %idx_tmp_loc_load, i32 3" [../src/ban.cpp:92]   --->   Operation 161 'icmp' 'icmp_ln92' <Predicate = true> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 162 [1/1] (0.42ns)   --->   "%br_ln92 = br i1 %icmp_ln92, void %.lr.ph.i.i, void %.lr.ph7.i.i" [../src/ban.cpp:92]   --->   Operation 162 'br' 'br_ln92' <Predicate = true> <Delay = 0.42>
ST_19 : Operation 163 [1/1] (0.28ns)   --->   "%xor_ln92 = xor i2 %empty, i2 3" [../src/ban.cpp:92]   --->   Operation 163 'xor' 'xor_ln92' <Predicate = (icmp_ln92)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 164 [2/2] (0.42ns)   --->   "%call_ln117 = call void @operator+.3_Pipeline_VITIS_LOOP_92_2, i32 %agg_result_1_0, i32 %agg_result_112_5, i32 %tmp_55, i2 %empty, i2 %xor_ln92, i32 %agg_result_1_1_loc, i32 %agg_result_112_0_loc, i32 %agg_result_12_0_loc" [../src/ban.cpp:117]   --->   Operation 164 'call' 'call_ln117' <Predicate = (icmp_ln92)> <Delay = 0.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 20 <SV = 17> <Delay = 0.44>
ST_20 : Operation 165 [1/2] (0.44ns)   --->   "%call_ln117 = call void @operator+.3_Pipeline_VITIS_LOOP_92_2, i32 %agg_result_1_0, i32 %agg_result_112_5, i32 %tmp_55, i2 %empty, i2 %xor_ln92, i32 %agg_result_1_1_loc, i32 %agg_result_112_0_loc, i32 %agg_result_12_0_loc" [../src/ban.cpp:117]   --->   Operation 165 'call' 'call_ln117' <Predicate = true> <Delay = 0.44> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 21 <SV = 18> <Delay = 3.39>
ST_21 : Operation 166 [1/1] (0.00ns)   --->   "%agg_result_1_1_loc_load = load i32 %agg_result_1_1_loc"   --->   Operation 166 'load' 'agg_result_1_1_loc_load' <Predicate = (icmp_ln92)> <Delay = 0.00>
ST_21 : Operation 167 [1/1] (0.00ns)   --->   "%agg_result_112_0_loc_load = load i32 %agg_result_112_0_loc"   --->   Operation 167 'load' 'agg_result_112_0_loc_load' <Predicate = (icmp_ln92)> <Delay = 0.00>
ST_21 : Operation 168 [1/1] (0.00ns)   --->   "%agg_result_12_0_loc_load = load i32 %agg_result_12_0_loc"   --->   Operation 168 'load' 'agg_result_12_0_loc_load' <Predicate = (icmp_ln92)> <Delay = 0.00>
ST_21 : Operation 169 [1/1] (0.54ns)   --->   "%sub_ln92 = sub i2 2, i2 %empty" [../src/ban.cpp:92]   --->   Operation 169 'sub' 'sub_ln92' <Predicate = (icmp_ln92)> <Delay = 0.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 170 [1/1] (0.54ns)   --->   "%base = add i2 %sub_ln92, i2 1" [../src/ban.cpp:97]   --->   Operation 170 'add' 'base' <Predicate = (icmp_ln92)> <Delay = 0.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 171 [1/1] (0.00ns) (grouped into LUT with out node tmp_59)   --->   "%xor_ln100 = xor i2 %sub_ln92, i2 2" [../src/ban.cpp:100]   --->   Operation 171 'xor' 'xor_ln100' <Predicate = (icmp_ln92)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 172 [1/1] (0.00ns) (grouped into LUT with out node tmp_59)   --->   "%sext_ln100 = sext i2 %xor_ln100" [../src/ban.cpp:100]   --->   Operation 172 'sext' 'sext_ln100' <Predicate = (icmp_ln92)> <Delay = 0.00>
ST_21 : Operation 173 [1/1] (1.01ns) (out node of the LUT)   --->   "%tmp_59 = add i32 %sext_ln100, i32 %b_p_read_1" [../src/ban.cpp:100]   --->   Operation 173 'add' 'tmp_59' <Predicate = (icmp_ln92)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 174 [1/1] (0.44ns)   --->   "%icmp_ln104 = icmp_eq  i2 %base, i2 3" [../src/ban.cpp:104]   --->   Operation 174 'icmp' 'icmp_ln104' <Predicate = (icmp_ln92)> <Delay = 0.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 175 [1/1] (0.67ns)   --->   "%br_ln104 = br i1 %icmp_ln104, void %.lr.ph.i.i, void %_ZN3Ban4_sumERKS_S1_i.24.36.exit" [../src/ban.cpp:104]   --->   Operation 175 'br' 'br_ln104' <Predicate = (icmp_ln92)> <Delay = 0.67>
ST_21 : Operation 176 [1/1] (0.00ns)   --->   "%agg_result_1_3 = phi i32 %agg_result_1_0, void %.preheader.preheader, i32 %agg_result_1_1_loc_load, void %.lr.ph7.i.i" [../src/ban.cpp:117]   --->   Operation 176 'phi' 'agg_result_1_3' <Predicate = (!icmp_ln104) | (!icmp_ln92)> <Delay = 0.00>
ST_21 : Operation 177 [1/1] (0.00ns)   --->   "%agg_result_112_2 = phi i32 %agg_result_112_5, void %.preheader.preheader, i32 %agg_result_112_0_loc_load, void %.lr.ph7.i.i" [../src/ban.cpp:117]   --->   Operation 177 'phi' 'agg_result_112_2' <Predicate = (!icmp_ln104) | (!icmp_ln92)> <Delay = 0.00>
ST_21 : Operation 178 [1/1] (0.00ns)   --->   "%agg_result_12_2 = phi i32 %tmp_55, void %.preheader.preheader, i32 %agg_result_12_0_loc_load, void %.lr.ph7.i.i"   --->   Operation 178 'phi' 'agg_result_12_2' <Predicate = (!icmp_ln104) | (!icmp_ln92)> <Delay = 0.00>
ST_21 : Operation 179 [1/1] (0.00ns)   --->   "%base_0_lcssa_i_i1013 = phi i2 0, void %.preheader.preheader, i2 %base, void %.lr.ph7.i.i"   --->   Operation 179 'phi' 'base_0_lcssa_i_i1013' <Predicate = (!icmp_ln104) | (!icmp_ln92)> <Delay = 0.00>
ST_21 : Operation 180 [1/1] (0.00ns)   --->   "%zext_ln104 = zext i2 %base_0_lcssa_i_i1013" [../src/ban.cpp:104]   --->   Operation 180 'zext' 'zext_ln104' <Predicate = (!icmp_ln104) | (!icmp_ln92)> <Delay = 0.00>
ST_21 : Operation 181 [1/1] (0.44ns)   --->   "%icmp_ln104_4 = icmp_ne  i2 %base_0_lcssa_i_i1013, i2 3" [../src/ban.cpp:104]   --->   Operation 181 'icmp' 'icmp_ln104_4' <Predicate = (!icmp_ln104) | (!icmp_ln92)> <Delay = 0.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 182 [1/1] (0.54ns)   --->   "%add_ln104 = add i3 %zext_ln104, i3 1" [../src/ban.cpp:104]   --->   Operation 182 'add' 'add_ln104' <Predicate = (!icmp_ln104) | (!icmp_ln92)> <Delay = 0.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 183 [1/1] (0.20ns)   --->   "%select_ln104 = select i1 %icmp_ln104_4, i3 3, i3 %add_ln104" [../src/ban.cpp:104]   --->   Operation 183 'select' 'select_ln104' <Predicate = (!icmp_ln104) | (!icmp_ln92)> <Delay = 0.20> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.20> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 184 [2/2] (0.42ns)   --->   "%call_ln117 = call void @operator+.3_Pipeline_VITIS_LOOP_104_3, i32 %agg_result_1_3, i32 %agg_result_112_2, i32 %agg_result_12_2, i2 %base_0_lcssa_i_i1013, i3 %select_ln104, i32 %agg_result_1_4_loc, i32 %agg_result_112_3_loc, i32 %agg_result_12_3_loc" [../src/ban.cpp:117]   --->   Operation 184 'call' 'call_ln117' <Predicate = (!icmp_ln104) | (!icmp_ln92)> <Delay = 0.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 22 <SV = 19> <Delay = 1.13>
ST_22 : Operation 185 [1/2] (1.13ns)   --->   "%call_ln117 = call void @operator+.3_Pipeline_VITIS_LOOP_104_3, i32 %agg_result_1_3, i32 %agg_result_112_2, i32 %agg_result_12_2, i2 %base_0_lcssa_i_i1013, i3 %select_ln104, i32 %agg_result_1_4_loc, i32 %agg_result_112_3_loc, i32 %agg_result_12_3_loc" [../src/ban.cpp:117]   --->   Operation 185 'call' 'call_ln117' <Predicate = true> <Delay = 1.13> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 23 <SV = 20> <Delay = 0.67>
ST_23 : Operation 186 [1/1] (0.00ns)   --->   "%agg_result_01_0 = phi i32 0, void %.preheader.preheader, i32 %tmp_59, void %.lr.ph7.i.i"   --->   Operation 186 'phi' 'agg_result_01_0' <Predicate = (!and_ln61 & !and_ln61_4 & !icmp_ln141 & !icmp_ln144 & tmp & and_ln77_1 & !icmp_ln104) | (!and_ln61 & !and_ln61_4 & !icmp_ln141 & !icmp_ln144 & tmp & and_ln77_1 & !icmp_ln92) | (!and_ln61 & !icmp_ln61_8 & !icmp_ln141 & !icmp_ln144 & tmp & and_ln77_1 & !icmp_ln104) | (!and_ln61 & !icmp_ln61_8 & !icmp_ln141 & !icmp_ln144 & tmp & and_ln77_1 & !icmp_ln92) | (!icmp_ln61 & !and_ln61_4 & !icmp_ln141 & !icmp_ln144 & tmp & and_ln77_1 & !icmp_ln104) | (!icmp_ln61 & !and_ln61_4 & !icmp_ln141 & !icmp_ln144 & tmp & and_ln77_1 & !icmp_ln92) | (!icmp_ln61 & !icmp_ln61_8 & !icmp_ln141 & !icmp_ln144 & tmp & and_ln77_1 & !icmp_ln104) | (!icmp_ln61 & !icmp_ln61_8 & !icmp_ln141 & !icmp_ln144 & tmp & and_ln77_1 & !icmp_ln92)> <Delay = 0.00>
ST_23 : Operation 187 [1/1] (0.00ns)   --->   "%agg_result_1_4_loc_load = load i32 %agg_result_1_4_loc"   --->   Operation 187 'load' 'agg_result_1_4_loc_load' <Predicate = (!and_ln61 & !and_ln61_4 & !icmp_ln141 & !icmp_ln144 & tmp & and_ln77_1 & !icmp_ln104) | (!and_ln61 & !and_ln61_4 & !icmp_ln141 & !icmp_ln144 & tmp & and_ln77_1 & !icmp_ln92) | (!and_ln61 & !icmp_ln61_8 & !icmp_ln141 & !icmp_ln144 & tmp & and_ln77_1 & !icmp_ln104) | (!and_ln61 & !icmp_ln61_8 & !icmp_ln141 & !icmp_ln144 & tmp & and_ln77_1 & !icmp_ln92) | (!icmp_ln61 & !and_ln61_4 & !icmp_ln141 & !icmp_ln144 & tmp & and_ln77_1 & !icmp_ln104) | (!icmp_ln61 & !and_ln61_4 & !icmp_ln141 & !icmp_ln144 & tmp & and_ln77_1 & !icmp_ln92) | (!icmp_ln61 & !icmp_ln61_8 & !icmp_ln141 & !icmp_ln144 & tmp & and_ln77_1 & !icmp_ln104) | (!icmp_ln61 & !icmp_ln61_8 & !icmp_ln141 & !icmp_ln144 & tmp & and_ln77_1 & !icmp_ln92)> <Delay = 0.00>
ST_23 : Operation 188 [1/1] (0.00ns)   --->   "%agg_result_112_3_loc_load = load i32 %agg_result_112_3_loc"   --->   Operation 188 'load' 'agg_result_112_3_loc_load' <Predicate = (!and_ln61 & !and_ln61_4 & !icmp_ln141 & !icmp_ln144 & tmp & and_ln77_1 & !icmp_ln104) | (!and_ln61 & !and_ln61_4 & !icmp_ln141 & !icmp_ln144 & tmp & and_ln77_1 & !icmp_ln92) | (!and_ln61 & !icmp_ln61_8 & !icmp_ln141 & !icmp_ln144 & tmp & and_ln77_1 & !icmp_ln104) | (!and_ln61 & !icmp_ln61_8 & !icmp_ln141 & !icmp_ln144 & tmp & and_ln77_1 & !icmp_ln92) | (!icmp_ln61 & !and_ln61_4 & !icmp_ln141 & !icmp_ln144 & tmp & and_ln77_1 & !icmp_ln104) | (!icmp_ln61 & !and_ln61_4 & !icmp_ln141 & !icmp_ln144 & tmp & and_ln77_1 & !icmp_ln92) | (!icmp_ln61 & !icmp_ln61_8 & !icmp_ln141 & !icmp_ln144 & tmp & and_ln77_1 & !icmp_ln104) | (!icmp_ln61 & !icmp_ln61_8 & !icmp_ln141 & !icmp_ln144 & tmp & and_ln77_1 & !icmp_ln92)> <Delay = 0.00>
ST_23 : Operation 189 [1/1] (0.00ns)   --->   "%agg_result_12_3_loc_load = load i32 %agg_result_12_3_loc"   --->   Operation 189 'load' 'agg_result_12_3_loc_load' <Predicate = (!and_ln61 & !and_ln61_4 & !icmp_ln141 & !icmp_ln144 & tmp & and_ln77_1 & !icmp_ln104) | (!and_ln61 & !and_ln61_4 & !icmp_ln141 & !icmp_ln144 & tmp & and_ln77_1 & !icmp_ln92) | (!and_ln61 & !icmp_ln61_8 & !icmp_ln141 & !icmp_ln144 & tmp & and_ln77_1 & !icmp_ln104) | (!and_ln61 & !icmp_ln61_8 & !icmp_ln141 & !icmp_ln144 & tmp & and_ln77_1 & !icmp_ln92) | (!icmp_ln61 & !and_ln61_4 & !icmp_ln141 & !icmp_ln144 & tmp & and_ln77_1 & !icmp_ln104) | (!icmp_ln61 & !and_ln61_4 & !icmp_ln141 & !icmp_ln144 & tmp & and_ln77_1 & !icmp_ln92) | (!icmp_ln61 & !icmp_ln61_8 & !icmp_ln141 & !icmp_ln144 & tmp & and_ln77_1 & !icmp_ln104) | (!icmp_ln61 & !icmp_ln61_8 & !icmp_ln141 & !icmp_ln144 & tmp & and_ln77_1 & !icmp_ln92)> <Delay = 0.00>
ST_23 : Operation 190 [1/1] (0.67ns)   --->   "%br_ln0 = br void %_ZN3Ban4_sumERKS_S1_i.24.36.exit"   --->   Operation 190 'br' 'br_ln0' <Predicate = (!and_ln61 & !and_ln61_4 & !icmp_ln141 & !icmp_ln144 & tmp & and_ln77_1 & !icmp_ln104) | (!and_ln61 & !and_ln61_4 & !icmp_ln141 & !icmp_ln144 & tmp & and_ln77_1 & !icmp_ln92) | (!and_ln61 & !icmp_ln61_8 & !icmp_ln141 & !icmp_ln144 & tmp & and_ln77_1 & !icmp_ln104) | (!and_ln61 & !icmp_ln61_8 & !icmp_ln141 & !icmp_ln144 & tmp & and_ln77_1 & !icmp_ln92) | (!icmp_ln61 & !and_ln61_4 & !icmp_ln141 & !icmp_ln144 & tmp & and_ln77_1 & !icmp_ln104) | (!icmp_ln61 & !and_ln61_4 & !icmp_ln141 & !icmp_ln144 & tmp & and_ln77_1 & !icmp_ln92) | (!icmp_ln61 & !icmp_ln61_8 & !icmp_ln141 & !icmp_ln144 & tmp & and_ln77_1 & !icmp_ln104) | (!icmp_ln61 & !icmp_ln61_8 & !icmp_ln141 & !icmp_ln144 & tmp & and_ln77_1 & !icmp_ln92)> <Delay = 0.67>
ST_23 : Operation 191 [1/1] (0.00ns)   --->   "%agg_result_1_6 = phi i32 %bitcast_ln142, void, i32 %agg_result_1_ret, void, i32 %bitcast_ln136, void %_ZNK3BaneqEf.12.exit, i32 %agg_result_1_4_loc_load, void %.lr.ph.i.i, i32 %p_read_7, void, i32 %p_read_7, void, i32 %agg_result_1_1_loc_load, void %.lr.ph7.i.i, i32 %agg_result_1_0, void %._crit_edge4" [../src/ban.cpp:142]   --->   Operation 191 'phi' 'agg_result_1_6' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 192 [1/1] (0.00ns)   --->   "%agg_result_112_6 = phi i32 %bitcast_ln142_1, void, i32 %agg_result_11_ret, void, i32 %bitcast_ln136_1, void %_ZNK3BaneqEf.12.exit, i32 %agg_result_112_3_loc_load, void %.lr.ph.i.i, i32 %p_read_6, void, i32 %p_read_6, void, i32 %agg_result_112_0_loc_load, void %.lr.ph7.i.i, i32 %agg_result_112_5, void %._crit_edge4" [../src/ban.cpp:142]   --->   Operation 192 'phi' 'agg_result_112_6' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 193 [1/1] (0.00ns)   --->   "%agg_result_12_5 = phi i32 %bitcast_ln142_2, void, i32 %agg_result_12_ret, void, i32 %bitcast_ln136_2, void %_ZNK3BaneqEf.12.exit, i32 %agg_result_12_3_loc_load, void %.lr.ph.i.i, i32 %p_read, void, i32 %p_read, void, i32 %agg_result_12_0_loc_load, void %.lr.ph7.i.i, i32 %tmp_55, void %._crit_edge4"   --->   Operation 193 'phi' 'agg_result_12_5' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 194 [1/1] (0.00ns)   --->   "%agg_result_01_4 = phi i32 %c_p, void, i32 %c_p_3, void, i32 %c_p, void %_ZNK3BaneqEf.12.exit, i32 %agg_result_01_0, void %.lr.ph.i.i, i32 %b_p_read_1, void, i32 %b_p_read_1, void, i32 %tmp_59, void %.lr.ph7.i.i, i32 %b_p_read_1, void %._crit_edge4"   --->   Operation 194 'phi' 'agg_result_01_4' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 195 [1/1] (0.00ns)   --->   "%mrv = insertvalue i128 <undef>, i32 %agg_result_01_4" [../src/ban.cpp:152]   --->   Operation 195 'insertvalue' 'mrv' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 196 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue i128 %mrv, i32 %agg_result_1_6" [../src/ban.cpp:152]   --->   Operation 196 'insertvalue' 'mrv_1' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 197 [1/1] (0.00ns)   --->   "%mrv_2 = insertvalue i128 %mrv_1, i32 %agg_result_112_6" [../src/ban.cpp:152]   --->   Operation 197 'insertvalue' 'mrv_2' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 198 [1/1] (0.00ns)   --->   "%mrv_3 = insertvalue i128 %mrv_2, i32 %agg_result_12_5" [../src/ban.cpp:152]   --->   Operation 198 'insertvalue' 'mrv_3' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 199 [1/1] (0.00ns)   --->   "%ret_ln152 = ret i128 %mrv_3" [../src/ban.cpp:152]   --->   Operation 199 'ret' 'ret_ln152' <Predicate = true> <Delay = 0.00>

State 24 <SV = 19> <Delay = 0.67>
ST_24 : Operation 200 [1/1] (0.00ns)   --->   "%trunc_ln1 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %p_read_8, i32 32, i32 63" [../src/ban.cpp:142]   --->   Operation 200 'partselect' 'trunc_ln1' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 201 [1/1] (0.00ns)   --->   "%bitcast_ln142 = bitcast i32 %trunc_ln1" [../src/ban.cpp:142]   --->   Operation 201 'bitcast' 'bitcast_ln142' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 202 [1/1] (0.00ns)   --->   "%trunc_ln142_1 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %p_read_8, i32 64, i32 95" [../src/ban.cpp:142]   --->   Operation 202 'partselect' 'trunc_ln142_1' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 203 [1/1] (0.00ns)   --->   "%bitcast_ln142_1 = bitcast i32 %trunc_ln142_1" [../src/ban.cpp:142]   --->   Operation 203 'bitcast' 'bitcast_ln142_1' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 204 [1/1] (0.00ns)   --->   "%trunc_ln142_2 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %p_read_8, i32 96, i32 127" [../src/ban.cpp:142]   --->   Operation 204 'partselect' 'trunc_ln142_2' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 205 [1/1] (0.00ns)   --->   "%bitcast_ln142_2 = bitcast i32 %trunc_ln142_2" [../src/ban.cpp:142]   --->   Operation 205 'bitcast' 'bitcast_ln142_2' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 206 [1/1] (0.67ns)   --->   "%br_ln142 = br void %_ZN3Ban4_sumERKS_S1_i.24.36.exit" [../src/ban.cpp:142]   --->   Operation 206 'br' 'br_ln142' <Predicate = true> <Delay = 0.67>

State 25 <SV = 19> <Delay = 0.67>
ST_25 : Operation 207 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %p_read_8, i32 32, i32 63" [../src/ban.cpp:136]   --->   Operation 207 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 208 [1/1] (0.00ns)   --->   "%bitcast_ln136 = bitcast i32 %trunc_ln" [../src/ban.cpp:136]   --->   Operation 208 'bitcast' 'bitcast_ln136' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 209 [1/1] (0.00ns)   --->   "%trunc_ln136_1 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %p_read_8, i32 64, i32 95" [../src/ban.cpp:136]   --->   Operation 209 'partselect' 'trunc_ln136_1' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 210 [1/1] (0.00ns)   --->   "%bitcast_ln136_1 = bitcast i32 %trunc_ln136_1" [../src/ban.cpp:136]   --->   Operation 210 'bitcast' 'bitcast_ln136_1' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 211 [1/1] (0.00ns)   --->   "%trunc_ln136_2 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %p_read_8, i32 96, i32 127" [../src/ban.cpp:136]   --->   Operation 211 'partselect' 'trunc_ln136_2' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 212 [1/1] (0.00ns)   --->   "%bitcast_ln136_2 = bitcast i32 %trunc_ln136_2" [../src/ban.cpp:136]   --->   Operation 212 'bitcast' 'bitcast_ln136_2' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 213 [1/1] (0.67ns)   --->   "%br_ln136 = br void %_ZN3Ban4_sumERKS_S1_i.24.36.exit" [../src/ban.cpp:136]   --->   Operation 213 'br' 'br_ln136' <Predicate = true> <Delay = 0.67>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ p_read13]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ b_p_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read4]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read25]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read3]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
p_read                    (read          ) [ 00111111111111111111111111]
p_read_6                  (read          ) [ 00111111111111111111111111]
p_read_7                  (read          ) [ 00111111111111111111111111]
b_p_read_1                (read          ) [ 00111111111111111111111111]
p_read_8                  (read          ) [ 00111111110000000000000011]
agg_result_12_3_loc       (alloca        ) [ 00111111111111111111111111]
agg_result_112_3_loc      (alloca        ) [ 00111111111111111111111111]
agg_result_1_4_loc        (alloca        ) [ 00111111111111111111111111]
agg_result_12_0_loc       (alloca        ) [ 00110011111111111111110000]
agg_result_112_0_loc      (alloca        ) [ 00110011111111111111110000]
agg_result_1_1_loc        (alloca        ) [ 00110011111111111111110000]
idx_tmp_loc               (alloca        ) [ 00110011111111111111000000]
trunc_ln129               (trunc         ) [ 00110011111111000000000000]
c_p                       (trunc         ) [ 00111111111111111111111111]
icmp_ln61                 (icmp          ) [ 01111111111111111111111111]
br_ln61                   (br            ) [ 00000000000000000000000000]
trunc_ln61_s              (partselect    ) [ 00000000000000000000000000]
bitcast_ln61              (bitcast       ) [ 00100000000000000000000000]
tmp_s                     (partselect    ) [ 00000000000000000000000000]
trunc_ln61_3              (partselect    ) [ 00000000000000000000000000]
icmp_ln61_9               (icmp          ) [ 00000000000000000000000000]
icmp_ln61_10              (icmp          ) [ 00000000000000000000000000]
or_ln61                   (or            ) [ 00000000000000000000000000]
tmp_48                    (fcmp          ) [ 00000000000000000000000000]
and_ln61                  (and           ) [ 00111111111111111111111111]
br_ln61                   (br            ) [ 00111111111111111111111111]
icmp_ln61_8               (icmp          ) [ 00111111111111111111111111]
br_ln61                   (br            ) [ 00000000000000000000000000]
bitcast_ln61_1            (bitcast       ) [ 00000000000000000000000000]
tmp_49                    (partselect    ) [ 00000000000000000000000000]
trunc_ln61_1              (trunc         ) [ 00000000000000000000000000]
icmp_ln61_11              (icmp          ) [ 00000000000000000000000000]
icmp_ln61_12              (icmp          ) [ 00000000000000000000000000]
or_ln61_1                 (or            ) [ 00000000000000000000000000]
tmp_50                    (fcmp          ) [ 00000000000000000000000000]
and_ln61_4                (and           ) [ 00011111111111111111111111]
br_ln61                   (br            ) [ 00000000000000000000000000]
diff_p                    (sub           ) [ 00000011111111000000000000]
trunc_ln138               (trunc         ) [ 00001100000000000000000000]
icmp_ln141                (icmp          ) [ 00011111111111111111111111]
br_ln141                  (br            ) [ 00000000000000000000000000]
icmp_ln144                (icmp          ) [ 00011111111111111111111111]
br_ln144                  (br            ) [ 00111111111111111111111111]
tmp                       (bitselect     ) [ 00011111111111111111111111]
br_ln148                  (br            ) [ 00000000000000000000000000]
diff_p_1                  (sub           ) [ 00000011110000000000000000]
icmp_ln77                 (icmp          ) [ 00010011111111111100000000]
br_ln116                  (br            ) [ 00010011110000000000000000]
shl_ln                    (bitconcatenate) [ 00000000000000000000000000]
zext_ln117                (zext          ) [ 00000000000000000000000000]
add_ln117                 (add           ) [ 00000000000000000000000000]
zext_ln117_1              (zext          ) [ 00000000000000000000000000]
shl_ln117                 (shl           ) [ 00000000000000000000000000]
and_ln117                 (and           ) [ 00000000000000000000000000]
lshr_ln117                (lshr          ) [ 00000000000000000000000000]
trunc_ln117               (trunc         ) [ 00000010000000000000000000]
call_ret                  (call          ) [ 00000000000000000000000000]
c_p_3                     (extractvalue  ) [ 00110100000000000100010111]
agg_result_1_ret          (extractvalue  ) [ 00110100000000000100010111]
agg_result_11_ret         (extractvalue  ) [ 00110100000000000100010111]
agg_result_12_ret         (extractvalue  ) [ 00110100000000000100010111]
br_ln151                  (br            ) [ 00110100000000000100010111]
zext_ln117_2              (zext          ) [ 00000000000000000000000000]
bitcast_ln117             (bitcast       ) [ 00000001110000000000000000]
tmp_51                    (fadd          ) [ 00000000000000000000000000]
br_ln119                  (br            ) [ 00000000000000000000000000]
agg_result_1_0            (phi           ) [ 00111111111111111111111111]
tmp_52                    (bitselect     ) [ 00000000011111000000000000]
br_ln116                  (br            ) [ 00000000011111111100000000]
add_ln117_1               (add           ) [ 00000000000000000000000000]
shl_ln117_2               (bitconcatenate) [ 00000000000000000000000000]
zext_ln117_4              (zext          ) [ 00000000000000000000000000]
add_ln117_2               (add           ) [ 00000000000000000000000000]
zext_ln117_3              (zext          ) [ 00000000000000000000000000]
add_ln117_3               (add           ) [ 00000000000000000000000000]
zext_ln117_5              (zext          ) [ 00000000000000000000000000]
shl_ln117_1               (shl           ) [ 00000000000000000000000000]
tmp_53                    (partselect    ) [ 00000000000000000000000000]
icmp_ln117                (icmp          ) [ 00000000000000000000000000]
select_ln117              (select        ) [ 00000000000000000000000000]
shl_ln117_3               (shl           ) [ 00000000000000000000000000]
sub_ln117                 (sub           ) [ 00000000000000000000000000]
and_ln117_1               (and           ) [ 00000000000000000000000000]
lshr_ln117_1              (lshr          ) [ 00000000000000000000000000]
trunc_ln117_1             (trunc         ) [ 00000000001000000000000000]
bitcast_ln117_1           (bitcast       ) [ 00000000000111000000000000]
tmp_54                    (fadd          ) [ 00000000010001111100000000]
br_ln119                  (br            ) [ 00000000010001111100000000]
trunc_ln117_2             (trunc         ) [ 00000000000000000000000000]
shl_ln117_5               (bitconcatenate) [ 00000000000000000000000000]
zext_ln117_7              (zext          ) [ 00000000000000000000000000]
add_ln117_4               (add           ) [ 00000000000000000000000000]
zext_ln117_6              (zext          ) [ 00000000000000000000000000]
zext_ln117_8              (zext          ) [ 00000000000000000000000000]
or_ln                     (bitconcatenate) [ 00000000000000000000000000]
zext_ln117_9              (zext          ) [ 00000000000000000000000000]
shl_ln117_4               (shl           ) [ 00000000000000000000000000]
trunc_ln117_3             (trunc         ) [ 00000000000000000000000000]
shl_ln117_6               (shl           ) [ 00000000000000000000000000]
zext_ln117_10             (zext          ) [ 00000000000000000000000000]
sub_ln117_1               (sub           ) [ 00000000000000000000000000]
and_ln117_2               (and           ) [ 00000000000000000000000000]
zext_ln117_11             (zext          ) [ 00000000000000000000000000]
lshr_ln117_2              (lshr          ) [ 00000000000000000000000000]
trunc_ln117_4             (trunc         ) [ 00000000000000100000000000]
bitcast_ln117_2           (bitcast       ) [ 00000000000000011100000000]
agg_result_112_5          (phi           ) [ 00110100000000111111111111]
tmp_55                    (fadd          ) [ 00110100000000000111111111]
bitcast_ln77              (bitcast       ) [ 00000000000000000000000000]
tmp_56                    (partselect    ) [ 00000000000000000000000000]
trunc_ln77                (trunc         ) [ 00000000000000000000000000]
icmp_ln77_4               (icmp          ) [ 00000000000000000000000000]
icmp_ln77_5               (icmp          ) [ 00000000000000000000000000]
or_ln77                   (or            ) [ 00000000000000000000000000]
tmp_57                    (fcmp          ) [ 00000000000000000000000000]
and_ln77                  (and           ) [ 00000000000000000000000000]
and_ln77_1                (and           ) [ 00000000000000000111111100]
br_ln122                  (br            ) [ 00110100000000000111111111]
call_ln117                (call          ) [ 00000000000000000000000000]
idx_tmp_loc_load          (load          ) [ 00000000000000000000000000]
empty                     (trunc         ) [ 00000000000000000000110000]
icmp_ln92                 (icmp          ) [ 00000000000000000001111100]
br_ln92                   (br            ) [ 00000000000000000001111100]
xor_ln92                  (xor           ) [ 00000000000000000000100000]
call_ln117                (call          ) [ 00000000000000000000000000]
agg_result_1_1_loc_load   (load          ) [ 00110100000000000100011111]
agg_result_112_0_loc_load (load          ) [ 00110100000000000100011111]
agg_result_12_0_loc_load  (load          ) [ 00110100000000000100011111]
sub_ln92                  (sub           ) [ 00000000000000000000000000]
base                      (add           ) [ 00000000000000000000000000]
xor_ln100                 (xor           ) [ 00000000000000000000000000]
sext_ln100                (sext          ) [ 00000000000000000000000000]
tmp_59                    (add           ) [ 00110100000000000101011111]
icmp_ln104                (icmp          ) [ 00000000000000000000011100]
br_ln104                  (br            ) [ 00110100000000000101011111]
agg_result_1_3            (phi           ) [ 00000000000000000000111000]
agg_result_112_2          (phi           ) [ 00000000000000000000111000]
agg_result_12_2           (phi           ) [ 00000000000000000000111000]
base_0_lcssa_i_i1013      (phi           ) [ 00000000000000000000111000]
zext_ln104                (zext          ) [ 00000000000000000000000000]
icmp_ln104_4              (icmp          ) [ 00000000000000000000000000]
add_ln104                 (add           ) [ 00000000000000000000000000]
select_ln104              (select        ) [ 00000000000000000000001000]
call_ln117                (call          ) [ 00000000000000000000000000]
agg_result_01_0           (phi           ) [ 00000000000000000000000100]
agg_result_1_4_loc_load   (load          ) [ 00000000000000000000000000]
agg_result_112_3_loc_load (load          ) [ 00000000000000000000000000]
agg_result_12_3_loc_load  (load          ) [ 00000000000000000000000000]
br_ln0                    (br            ) [ 00000000000000000000000000]
agg_result_1_6            (phi           ) [ 00000000000000000000000100]
agg_result_112_6          (phi           ) [ 00000000000000000000000100]
agg_result_12_5           (phi           ) [ 00000000000000000000000100]
agg_result_01_4           (phi           ) [ 00000000000000000000000100]
mrv                       (insertvalue   ) [ 00000000000000000000000000]
mrv_1                     (insertvalue   ) [ 00000000000000000000000000]
mrv_2                     (insertvalue   ) [ 00000000000000000000000000]
mrv_3                     (insertvalue   ) [ 00000000000000000000000000]
ret_ln152                 (ret           ) [ 00000000000000000000000000]
trunc_ln1                 (partselect    ) [ 00000000000000000000000000]
bitcast_ln142             (bitcast       ) [ 00110100000000000100010111]
trunc_ln142_1             (partselect    ) [ 00000000000000000000000000]
bitcast_ln142_1           (bitcast       ) [ 00110100000000000100010111]
trunc_ln142_2             (partselect    ) [ 00000000000000000000000000]
bitcast_ln142_2           (bitcast       ) [ 00110100000000000100010111]
br_ln142                  (br            ) [ 00110100000000000100010111]
trunc_ln                  (partselect    ) [ 00000000000000000000000000]
bitcast_ln136             (bitcast       ) [ 00110100000000000100010111]
trunc_ln136_1             (partselect    ) [ 00000000000000000000000000]
bitcast_ln136_1           (bitcast       ) [ 00110100000000000100010111]
trunc_ln136_2             (partselect    ) [ 00000000000000000000000000]
bitcast_ln136_2           (bitcast       ) [ 00110100000000000100010111]
br_ln136                  (br            ) [ 00110100000000000100010111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="p_read13">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read13"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="b_p_read">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b_p_read"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="p_read4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read4"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="p_read25">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read25"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="p_read3">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read3"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.float"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i128"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i32.i128.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i128.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i23.i128.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i37.i32.i5"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_sum.1"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i2.i32"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i31.i38.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i6.i1.i5"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i1.i1.i5"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="operator+.3_Pipeline_VITIS_LOOP_84_1"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="operator+.3_Pipeline_VITIS_LOOP_92_2"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="operator+.3_Pipeline_VITIS_LOOP_104_3"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1004" name="agg_result_12_3_loc_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="1" slack="0"/>
<pin id="128" dir="1" index="1" bw="32" slack="18"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="agg_result_12_3_loc/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="agg_result_112_3_loc_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="1" slack="0"/>
<pin id="132" dir="1" index="1" bw="32" slack="18"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="agg_result_112_3_loc/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="agg_result_1_4_loc_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="1" slack="0"/>
<pin id="136" dir="1" index="1" bw="32" slack="18"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="agg_result_1_4_loc/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="agg_result_12_0_loc_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="1" slack="0"/>
<pin id="140" dir="1" index="1" bw="32" slack="16"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="agg_result_12_0_loc/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="agg_result_112_0_loc_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="1" slack="0"/>
<pin id="144" dir="1" index="1" bw="32" slack="16"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="agg_result_112_0_loc/1 "/>
</bind>
</comp>

<comp id="146" class="1004" name="agg_result_1_1_loc_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="1" slack="0"/>
<pin id="148" dir="1" index="1" bw="32" slack="16"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="agg_result_1_1_loc/1 "/>
</bind>
</comp>

<comp id="150" class="1004" name="idx_tmp_loc_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="1" slack="0"/>
<pin id="152" dir="1" index="1" bw="32" slack="14"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="idx_tmp_loc/1 "/>
</bind>
</comp>

<comp id="154" class="1004" name="p_read_read_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="32" slack="0"/>
<pin id="156" dir="0" index="1" bw="32" slack="0"/>
<pin id="157" dir="1" index="2" bw="32" slack="11"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read/1 "/>
</bind>
</comp>

<comp id="160" class="1004" name="p_read_6_read_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="32" slack="0"/>
<pin id="162" dir="0" index="1" bw="32" slack="0"/>
<pin id="163" dir="1" index="2" bw="32" slack="7"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_6/1 "/>
</bind>
</comp>

<comp id="166" class="1004" name="p_read_7_read_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="32" slack="0"/>
<pin id="168" dir="0" index="1" bw="32" slack="0"/>
<pin id="169" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_7/1 "/>
</bind>
</comp>

<comp id="172" class="1004" name="b_p_read_1_read_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="32" slack="0"/>
<pin id="174" dir="0" index="1" bw="32" slack="0"/>
<pin id="175" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="b_p_read_1/1 "/>
</bind>
</comp>

<comp id="178" class="1004" name="p_read_8_read_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="128" slack="0"/>
<pin id="180" dir="0" index="1" bw="128" slack="0"/>
<pin id="181" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_8/1 "/>
</bind>
</comp>

<comp id="184" class="1005" name="agg_result_1_0_reg_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="32" slack="7"/>
<pin id="186" dir="1" index="1" bw="32" slack="7"/>
</pin_list>
<bind>
<opset="agg_result_1_0 (phireg) "/>
</bind>
</comp>

<comp id="187" class="1004" name="agg_result_1_0_phi_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="32" slack="0"/>
<pin id="189" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="190" dir="0" index="2" bw="32" slack="6"/>
<pin id="191" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="192" dir="1" index="4" bw="32" slack="7"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="agg_result_1_0/9 "/>
</bind>
</comp>

<comp id="194" class="1005" name="agg_result_112_5_reg_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="32" slack="1"/>
<pin id="196" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="agg_result_112_5 (phireg) "/>
</bind>
</comp>

<comp id="197" class="1004" name="agg_result_112_5_phi_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="32" slack="4"/>
<pin id="199" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="200" dir="0" index="2" bw="32" slack="14"/>
<pin id="201" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="202" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="agg_result_112_5/17 "/>
</bind>
</comp>

<comp id="204" class="1005" name="agg_result_1_3_reg_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="32" slack="1"/>
<pin id="206" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="agg_result_1_3 (phireg) "/>
</bind>
</comp>

<comp id="207" class="1004" name="agg_result_1_3_phi_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="32" slack="12"/>
<pin id="209" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="210" dir="0" index="2" bw="32" slack="0"/>
<pin id="211" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="212" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="agg_result_1_3/21 "/>
</bind>
</comp>

<comp id="215" class="1005" name="agg_result_112_2_reg_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="32" slack="1"/>
<pin id="217" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="agg_result_112_2 (phireg) "/>
</bind>
</comp>

<comp id="218" class="1004" name="agg_result_112_2_phi_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="32" slack="4"/>
<pin id="220" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="221" dir="0" index="2" bw="32" slack="0"/>
<pin id="222" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="223" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="agg_result_112_2/21 "/>
</bind>
</comp>

<comp id="226" class="1005" name="agg_result_12_2_reg_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="32" slack="1"/>
<pin id="228" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="agg_result_12_2 (phireg) "/>
</bind>
</comp>

<comp id="229" class="1004" name="agg_result_12_2_phi_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="32" slack="4"/>
<pin id="231" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="232" dir="0" index="2" bw="32" slack="0"/>
<pin id="233" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="234" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="agg_result_12_2/21 "/>
</bind>
</comp>

<comp id="236" class="1005" name="base_0_lcssa_i_i1013_reg_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="2" slack="1"/>
<pin id="238" dir="1" index="1" bw="2" slack="2"/>
</pin_list>
<bind>
<opset="base_0_lcssa_i_i1013 (phireg) "/>
</bind>
</comp>

<comp id="240" class="1004" name="base_0_lcssa_i_i1013_phi_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="1" slack="2"/>
<pin id="242" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="243" dir="0" index="2" bw="2" slack="0"/>
<pin id="244" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="245" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="base_0_lcssa_i_i1013/21 "/>
</bind>
</comp>

<comp id="248" class="1005" name="agg_result_01_0_reg_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="32" slack="4"/>
<pin id="250" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="agg_result_01_0 (phireg) "/>
</bind>
</comp>

<comp id="252" class="1004" name="agg_result_01_0_phi_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="1" slack="4"/>
<pin id="254" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="255" dir="0" index="2" bw="32" slack="2"/>
<pin id="256" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="257" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="agg_result_01_0/23 "/>
</bind>
</comp>

<comp id="259" class="1005" name="agg_result_1_6_reg_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="261" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="agg_result_1_6 (phireg) "/>
</bind>
</comp>

<comp id="262" class="1004" name="agg_result_1_6_phi_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="32" slack="1"/>
<pin id="264" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="265" dir="0" index="2" bw="32" slack="1"/>
<pin id="266" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="267" dir="0" index="4" bw="32" slack="1"/>
<pin id="268" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="269" dir="0" index="6" bw="32" slack="0"/>
<pin id="270" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="271" dir="0" index="8" bw="32" slack="20"/>
<pin id="272" dir="0" index="9" bw="0" slack="2147483647"/>
<pin id="273" dir="0" index="10" bw="32" slack="20"/>
<pin id="274" dir="0" index="11" bw="0" slack="2147483647"/>
<pin id="275" dir="0" index="12" bw="32" slack="2147483647"/>
<pin id="276" dir="0" index="13" bw="0" slack="2147483647"/>
<pin id="277" dir="0" index="14" bw="32" slack="14"/>
<pin id="278" dir="0" index="15" bw="0" slack="2147483647"/>
<pin id="279" dir="1" index="16" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="agg_result_1_6/23 "/>
</bind>
</comp>

<comp id="281" class="1005" name="agg_result_112_6_reg_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="283" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="agg_result_112_6 (phireg) "/>
</bind>
</comp>

<comp id="284" class="1004" name="agg_result_112_6_phi_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="32" slack="1"/>
<pin id="286" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="287" dir="0" index="2" bw="32" slack="1"/>
<pin id="288" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="289" dir="0" index="4" bw="32" slack="1"/>
<pin id="290" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="291" dir="0" index="6" bw="32" slack="0"/>
<pin id="292" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="293" dir="0" index="8" bw="32" slack="20"/>
<pin id="294" dir="0" index="9" bw="0" slack="2147483647"/>
<pin id="295" dir="0" index="10" bw="32" slack="20"/>
<pin id="296" dir="0" index="11" bw="0" slack="2147483647"/>
<pin id="297" dir="0" index="12" bw="32" slack="2147483647"/>
<pin id="298" dir="0" index="13" bw="0" slack="2147483647"/>
<pin id="299" dir="0" index="14" bw="32" slack="6"/>
<pin id="300" dir="0" index="15" bw="0" slack="2147483647"/>
<pin id="301" dir="1" index="16" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="agg_result_112_6/23 "/>
</bind>
</comp>

<comp id="303" class="1005" name="agg_result_12_5_reg_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="305" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="agg_result_12_5 (phireg) "/>
</bind>
</comp>

<comp id="306" class="1004" name="agg_result_12_5_phi_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="32" slack="1"/>
<pin id="308" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="309" dir="0" index="2" bw="32" slack="1"/>
<pin id="310" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="311" dir="0" index="4" bw="32" slack="1"/>
<pin id="312" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="313" dir="0" index="6" bw="32" slack="0"/>
<pin id="314" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="315" dir="0" index="8" bw="32" slack="20"/>
<pin id="316" dir="0" index="9" bw="0" slack="2147483647"/>
<pin id="317" dir="0" index="10" bw="32" slack="20"/>
<pin id="318" dir="0" index="11" bw="0" slack="2147483647"/>
<pin id="319" dir="0" index="12" bw="32" slack="2147483647"/>
<pin id="320" dir="0" index="13" bw="0" slack="2147483647"/>
<pin id="321" dir="0" index="14" bw="32" slack="6"/>
<pin id="322" dir="0" index="15" bw="0" slack="2147483647"/>
<pin id="323" dir="1" index="16" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="agg_result_12_5/23 "/>
</bind>
</comp>

<comp id="324" class="1005" name="agg_result_01_4_reg_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="326" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="agg_result_01_4 (phireg) "/>
</bind>
</comp>

<comp id="327" class="1004" name="agg_result_01_4_phi_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="32" slack="20"/>
<pin id="329" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="330" dir="0" index="2" bw="32" slack="1"/>
<pin id="331" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="332" dir="0" index="4" bw="32" slack="20"/>
<pin id="333" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="334" dir="0" index="6" bw="32" slack="0"/>
<pin id="335" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="336" dir="0" index="8" bw="32" slack="20"/>
<pin id="337" dir="0" index="9" bw="0" slack="2147483647"/>
<pin id="338" dir="0" index="10" bw="32" slack="20"/>
<pin id="339" dir="0" index="11" bw="0" slack="2147483647"/>
<pin id="340" dir="0" index="12" bw="32" slack="2"/>
<pin id="341" dir="0" index="13" bw="0" slack="2147483647"/>
<pin id="342" dir="0" index="14" bw="32" slack="20"/>
<pin id="343" dir="0" index="15" bw="0" slack="2147483647"/>
<pin id="344" dir="1" index="16" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="agg_result_01_4/23 "/>
</bind>
</comp>

<comp id="346" class="1004" name="grp_p_sum_1_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="128" slack="0"/>
<pin id="348" dir="0" index="1" bw="128" slack="18"/>
<pin id="349" dir="0" index="2" bw="32" slack="18"/>
<pin id="350" dir="0" index="3" bw="32" slack="18"/>
<pin id="351" dir="0" index="4" bw="32" slack="18"/>
<pin id="352" dir="0" index="5" bw="2" slack="16"/>
<pin id="353" dir="1" index="6" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ret/4 "/>
</bind>
</comp>

<comp id="355" class="1004" name="grp_operator_3_Pipeline_VITIS_LOOP_84_1_fu_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="0" slack="0"/>
<pin id="357" dir="0" index="1" bw="32" slack="8"/>
<pin id="358" dir="0" index="2" bw="32" slack="0"/>
<pin id="359" dir="0" index="3" bw="32" slack="0"/>
<pin id="360" dir="0" index="4" bw="32" slack="14"/>
<pin id="361" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln117/17 "/>
</bind>
</comp>

<comp id="365" class="1004" name="grp_operator_3_Pipeline_VITIS_LOOP_92_2_fu_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="0" slack="0"/>
<pin id="367" dir="0" index="1" bw="32" slack="10"/>
<pin id="368" dir="0" index="2" bw="32" slack="2"/>
<pin id="369" dir="0" index="3" bw="32" slack="2"/>
<pin id="370" dir="0" index="4" bw="2" slack="0"/>
<pin id="371" dir="0" index="5" bw="2" slack="0"/>
<pin id="372" dir="0" index="6" bw="32" slack="16"/>
<pin id="373" dir="0" index="7" bw="32" slack="16"/>
<pin id="374" dir="0" index="8" bw="32" slack="16"/>
<pin id="375" dir="1" index="9" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln117/19 "/>
</bind>
</comp>

<comp id="379" class="1004" name="grp_operator_3_Pipeline_VITIS_LOOP_104_3_fu_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="0" slack="0"/>
<pin id="381" dir="0" index="1" bw="32" slack="0"/>
<pin id="382" dir="0" index="2" bw="32" slack="0"/>
<pin id="383" dir="0" index="3" bw="32" slack="0"/>
<pin id="384" dir="0" index="4" bw="2" slack="0"/>
<pin id="385" dir="0" index="5" bw="3" slack="0"/>
<pin id="386" dir="0" index="6" bw="32" slack="18"/>
<pin id="387" dir="0" index="7" bw="32" slack="18"/>
<pin id="388" dir="0" index="8" bw="32" slack="18"/>
<pin id="389" dir="1" index="9" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln117/21 "/>
</bind>
</comp>

<comp id="395" class="1004" name="grp_fu_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="32" slack="0"/>
<pin id="397" dir="0" index="1" bw="32" slack="3"/>
<pin id="398" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="tmp_51/6 tmp_54/10 tmp_55/14 "/>
</bind>
</comp>

<comp id="401" class="1004" name="grp_fu_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="32" slack="0"/>
<pin id="403" dir="0" index="1" bw="32" slack="0"/>
<pin id="404" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_48/1 tmp_50/2 tmp_57/16 "/>
</bind>
</comp>

<comp id="407" class="1004" name="grp_fu_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="32" slack="0"/>
<pin id="409" dir="0" index="1" bw="128" slack="0"/>
<pin id="410" dir="0" index="2" bw="7" slack="0"/>
<pin id="411" dir="0" index="3" bw="7" slack="0"/>
<pin id="412" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln61_s/1 trunc_ln1/24 trunc_ln/25 "/>
</bind>
</comp>

<comp id="417" class="1004" name="grp_fu_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="32" slack="0"/>
<pin id="419" dir="0" index="1" bw="128" slack="19"/>
<pin id="420" dir="0" index="2" bw="8" slack="0"/>
<pin id="421" dir="0" index="3" bw="8" slack="0"/>
<pin id="422" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln142_1/24 trunc_ln136_1/25 "/>
</bind>
</comp>

<comp id="426" class="1004" name="grp_fu_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="32" slack="0"/>
<pin id="428" dir="0" index="1" bw="128" slack="19"/>
<pin id="429" dir="0" index="2" bw="8" slack="0"/>
<pin id="430" dir="0" index="3" bw="8" slack="0"/>
<pin id="431" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln142_2/24 trunc_ln136_2/25 "/>
</bind>
</comp>

<comp id="435" class="1004" name="trunc_ln129_fu_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="128" slack="0"/>
<pin id="437" dir="1" index="1" bw="96" slack="10"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln129/1 "/>
</bind>
</comp>

<comp id="439" class="1004" name="c_p_fu_439">
<pin_list>
<pin id="440" dir="0" index="0" bw="128" slack="0"/>
<pin id="441" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="c_p/1 "/>
</bind>
</comp>

<comp id="443" class="1004" name="icmp_ln61_fu_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="32" slack="0"/>
<pin id="445" dir="0" index="1" bw="1" slack="0"/>
<pin id="446" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln61/1 "/>
</bind>
</comp>

<comp id="449" class="1004" name="bitcast_ln61_fu_449">
<pin_list>
<pin id="450" dir="0" index="0" bw="32" slack="0"/>
<pin id="451" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln61/1 "/>
</bind>
</comp>

<comp id="454" class="1004" name="tmp_s_fu_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="8" slack="0"/>
<pin id="456" dir="0" index="1" bw="128" slack="1"/>
<pin id="457" dir="0" index="2" bw="7" slack="0"/>
<pin id="458" dir="0" index="3" bw="7" slack="0"/>
<pin id="459" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_s/2 "/>
</bind>
</comp>

<comp id="463" class="1004" name="trunc_ln61_3_fu_463">
<pin_list>
<pin id="464" dir="0" index="0" bw="23" slack="0"/>
<pin id="465" dir="0" index="1" bw="128" slack="1"/>
<pin id="466" dir="0" index="2" bw="7" slack="0"/>
<pin id="467" dir="0" index="3" bw="7" slack="0"/>
<pin id="468" dir="1" index="4" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln61_3/2 "/>
</bind>
</comp>

<comp id="472" class="1004" name="icmp_ln61_9_fu_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="8" slack="0"/>
<pin id="474" dir="0" index="1" bw="1" slack="0"/>
<pin id="475" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln61_9/2 "/>
</bind>
</comp>

<comp id="478" class="1004" name="icmp_ln61_10_fu_478">
<pin_list>
<pin id="479" dir="0" index="0" bw="23" slack="0"/>
<pin id="480" dir="0" index="1" bw="1" slack="0"/>
<pin id="481" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln61_10/2 "/>
</bind>
</comp>

<comp id="484" class="1004" name="or_ln61_fu_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="1" slack="0"/>
<pin id="486" dir="0" index="1" bw="1" slack="0"/>
<pin id="487" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln61/2 "/>
</bind>
</comp>

<comp id="490" class="1004" name="and_ln61_fu_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="1" slack="0"/>
<pin id="492" dir="0" index="1" bw="1" slack="0"/>
<pin id="493" dir="1" index="2" bw="1" slack="19"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln61/2 "/>
</bind>
</comp>

<comp id="496" class="1004" name="icmp_ln61_8_fu_496">
<pin_list>
<pin id="497" dir="0" index="0" bw="32" slack="1"/>
<pin id="498" dir="0" index="1" bw="1" slack="0"/>
<pin id="499" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln61_8/2 "/>
</bind>
</comp>

<comp id="501" class="1004" name="bitcast_ln61_1_fu_501">
<pin_list>
<pin id="502" dir="0" index="0" bw="32" slack="2"/>
<pin id="503" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln61_1/3 "/>
</bind>
</comp>

<comp id="504" class="1004" name="tmp_49_fu_504">
<pin_list>
<pin id="505" dir="0" index="0" bw="8" slack="0"/>
<pin id="506" dir="0" index="1" bw="32" slack="0"/>
<pin id="507" dir="0" index="2" bw="6" slack="0"/>
<pin id="508" dir="0" index="3" bw="6" slack="0"/>
<pin id="509" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_49/3 "/>
</bind>
</comp>

<comp id="514" class="1004" name="trunc_ln61_1_fu_514">
<pin_list>
<pin id="515" dir="0" index="0" bw="32" slack="0"/>
<pin id="516" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln61_1/3 "/>
</bind>
</comp>

<comp id="518" class="1004" name="icmp_ln61_11_fu_518">
<pin_list>
<pin id="519" dir="0" index="0" bw="8" slack="0"/>
<pin id="520" dir="0" index="1" bw="1" slack="0"/>
<pin id="521" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln61_11/3 "/>
</bind>
</comp>

<comp id="524" class="1004" name="icmp_ln61_12_fu_524">
<pin_list>
<pin id="525" dir="0" index="0" bw="23" slack="0"/>
<pin id="526" dir="0" index="1" bw="1" slack="0"/>
<pin id="527" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln61_12/3 "/>
</bind>
</comp>

<comp id="530" class="1004" name="or_ln61_1_fu_530">
<pin_list>
<pin id="531" dir="0" index="0" bw="1" slack="0"/>
<pin id="532" dir="0" index="1" bw="1" slack="0"/>
<pin id="533" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln61_1/3 "/>
</bind>
</comp>

<comp id="536" class="1004" name="and_ln61_4_fu_536">
<pin_list>
<pin id="537" dir="0" index="0" bw="1" slack="0"/>
<pin id="538" dir="0" index="1" bw="1" slack="0"/>
<pin id="539" dir="1" index="2" bw="1" slack="18"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln61_4/3 "/>
</bind>
</comp>

<comp id="542" class="1004" name="diff_p_fu_542">
<pin_list>
<pin id="543" dir="0" index="0" bw="32" slack="2"/>
<pin id="544" dir="0" index="1" bw="32" slack="2"/>
<pin id="545" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="diff_p/3 "/>
</bind>
</comp>

<comp id="546" class="1004" name="trunc_ln138_fu_546">
<pin_list>
<pin id="547" dir="0" index="0" bw="32" slack="0"/>
<pin id="548" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln138/3 "/>
</bind>
</comp>

<comp id="550" class="1004" name="icmp_ln141_fu_550">
<pin_list>
<pin id="551" dir="0" index="0" bw="32" slack="0"/>
<pin id="552" dir="0" index="1" bw="3" slack="0"/>
<pin id="553" dir="1" index="2" bw="1" slack="18"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln141/3 "/>
</bind>
</comp>

<comp id="556" class="1004" name="icmp_ln144_fu_556">
<pin_list>
<pin id="557" dir="0" index="0" bw="32" slack="0"/>
<pin id="558" dir="0" index="1" bw="2" slack="0"/>
<pin id="559" dir="1" index="2" bw="1" slack="18"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln144/3 "/>
</bind>
</comp>

<comp id="562" class="1004" name="tmp_fu_562">
<pin_list>
<pin id="563" dir="0" index="0" bw="1" slack="0"/>
<pin id="564" dir="0" index="1" bw="32" slack="0"/>
<pin id="565" dir="0" index="2" bw="6" slack="0"/>
<pin id="566" dir="1" index="3" bw="1" slack="18"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/3 "/>
</bind>
</comp>

<comp id="570" class="1004" name="diff_p_1_fu_570">
<pin_list>
<pin id="571" dir="0" index="0" bw="1" slack="0"/>
<pin id="572" dir="0" index="1" bw="2" slack="0"/>
<pin id="573" dir="1" index="2" bw="2" slack="4"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="diff_p_1/3 "/>
</bind>
</comp>

<comp id="576" class="1004" name="icmp_ln77_fu_576">
<pin_list>
<pin id="577" dir="0" index="0" bw="32" slack="2"/>
<pin id="578" dir="0" index="1" bw="32" slack="2"/>
<pin id="579" dir="1" index="2" bw="1" slack="4"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln77/3 "/>
</bind>
</comp>

<comp id="580" class="1004" name="shl_ln_fu_580">
<pin_list>
<pin id="581" dir="0" index="0" bw="37" slack="0"/>
<pin id="582" dir="0" index="1" bw="32" slack="0"/>
<pin id="583" dir="0" index="2" bw="1" slack="0"/>
<pin id="584" dir="1" index="3" bw="37" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/3 "/>
</bind>
</comp>

<comp id="588" class="1004" name="zext_ln117_fu_588">
<pin_list>
<pin id="589" dir="0" index="0" bw="37" slack="0"/>
<pin id="590" dir="1" index="1" bw="38" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln117/3 "/>
</bind>
</comp>

<comp id="592" class="1004" name="add_ln117_fu_592">
<pin_list>
<pin id="593" dir="0" index="0" bw="37" slack="0"/>
<pin id="594" dir="0" index="1" bw="7" slack="0"/>
<pin id="595" dir="1" index="2" bw="38" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln117/3 "/>
</bind>
</comp>

<comp id="598" class="1004" name="zext_ln117_1_fu_598">
<pin_list>
<pin id="599" dir="0" index="0" bw="38" slack="0"/>
<pin id="600" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln117_1/3 "/>
</bind>
</comp>

<comp id="602" class="1004" name="shl_ln117_fu_602">
<pin_list>
<pin id="603" dir="0" index="0" bw="1" slack="0"/>
<pin id="604" dir="0" index="1" bw="38" slack="0"/>
<pin id="605" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln117/3 "/>
</bind>
</comp>

<comp id="608" class="1004" name="and_ln117_fu_608">
<pin_list>
<pin id="609" dir="0" index="0" bw="128" slack="0"/>
<pin id="610" dir="0" index="1" bw="128" slack="2"/>
<pin id="611" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln117/3 "/>
</bind>
</comp>

<comp id="613" class="1004" name="lshr_ln117_fu_613">
<pin_list>
<pin id="614" dir="0" index="0" bw="128" slack="0"/>
<pin id="615" dir="0" index="1" bw="38" slack="0"/>
<pin id="616" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln117/3 "/>
</bind>
</comp>

<comp id="619" class="1004" name="trunc_ln117_fu_619">
<pin_list>
<pin id="620" dir="0" index="0" bw="128" slack="0"/>
<pin id="621" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln117/3 "/>
</bind>
</comp>

<comp id="623" class="1004" name="c_p_3_fu_623">
<pin_list>
<pin id="624" dir="0" index="0" bw="128" slack="0"/>
<pin id="625" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="c_p_3/5 "/>
</bind>
</comp>

<comp id="627" class="1004" name="agg_result_1_ret_fu_627">
<pin_list>
<pin id="628" dir="0" index="0" bw="128" slack="0"/>
<pin id="629" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="agg_result_1_ret/5 "/>
</bind>
</comp>

<comp id="631" class="1004" name="agg_result_11_ret_fu_631">
<pin_list>
<pin id="632" dir="0" index="0" bw="128" slack="0"/>
<pin id="633" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="agg_result_11_ret/5 "/>
</bind>
</comp>

<comp id="635" class="1004" name="agg_result_12_ret_fu_635">
<pin_list>
<pin id="636" dir="0" index="0" bw="128" slack="0"/>
<pin id="637" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="agg_result_12_ret/5 "/>
</bind>
</comp>

<comp id="639" class="1004" name="zext_ln117_2_fu_639">
<pin_list>
<pin id="640" dir="0" index="0" bw="1" slack="1"/>
<pin id="641" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln117_2/6 "/>
</bind>
</comp>

<comp id="642" class="1004" name="bitcast_ln117_fu_642">
<pin_list>
<pin id="643" dir="0" index="0" bw="1" slack="0"/>
<pin id="644" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln117/6 "/>
</bind>
</comp>

<comp id="647" class="1004" name="tmp_52_fu_647">
<pin_list>
<pin id="648" dir="0" index="0" bw="1" slack="0"/>
<pin id="649" dir="0" index="1" bw="2" slack="4"/>
<pin id="650" dir="0" index="2" bw="1" slack="0"/>
<pin id="651" dir="1" index="3" bw="1" slack="4"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_52/9 "/>
</bind>
</comp>

<comp id="654" class="1004" name="add_ln117_1_fu_654">
<pin_list>
<pin id="655" dir="0" index="0" bw="32" slack="4"/>
<pin id="656" dir="0" index="1" bw="1" slack="0"/>
<pin id="657" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln117_1/9 "/>
</bind>
</comp>

<comp id="659" class="1004" name="shl_ln117_2_fu_659">
<pin_list>
<pin id="660" dir="0" index="0" bw="37" slack="0"/>
<pin id="661" dir="0" index="1" bw="32" slack="0"/>
<pin id="662" dir="0" index="2" bw="1" slack="0"/>
<pin id="663" dir="1" index="3" bw="37" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln117_2/9 "/>
</bind>
</comp>

<comp id="667" class="1004" name="zext_ln117_4_fu_667">
<pin_list>
<pin id="668" dir="0" index="0" bw="37" slack="0"/>
<pin id="669" dir="1" index="1" bw="38" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln117_4/9 "/>
</bind>
</comp>

<comp id="671" class="1004" name="add_ln117_2_fu_671">
<pin_list>
<pin id="672" dir="0" index="0" bw="37" slack="0"/>
<pin id="673" dir="0" index="1" bw="7" slack="0"/>
<pin id="674" dir="1" index="2" bw="38" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln117_2/9 "/>
</bind>
</comp>

<comp id="677" class="1004" name="zext_ln117_3_fu_677">
<pin_list>
<pin id="678" dir="0" index="0" bw="38" slack="0"/>
<pin id="679" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln117_3/9 "/>
</bind>
</comp>

<comp id="681" class="1004" name="add_ln117_3_fu_681">
<pin_list>
<pin id="682" dir="0" index="0" bw="37" slack="0"/>
<pin id="683" dir="0" index="1" bw="8" slack="0"/>
<pin id="684" dir="1" index="2" bw="38" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln117_3/9 "/>
</bind>
</comp>

<comp id="687" class="1004" name="zext_ln117_5_fu_687">
<pin_list>
<pin id="688" dir="0" index="0" bw="38" slack="0"/>
<pin id="689" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln117_5/9 "/>
</bind>
</comp>

<comp id="691" class="1004" name="shl_ln117_1_fu_691">
<pin_list>
<pin id="692" dir="0" index="0" bw="1" slack="0"/>
<pin id="693" dir="0" index="1" bw="38" slack="0"/>
<pin id="694" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln117_1/9 "/>
</bind>
</comp>

<comp id="697" class="1004" name="tmp_53_fu_697">
<pin_list>
<pin id="698" dir="0" index="0" bw="31" slack="0"/>
<pin id="699" dir="0" index="1" bw="38" slack="0"/>
<pin id="700" dir="0" index="2" bw="4" slack="0"/>
<pin id="701" dir="0" index="3" bw="7" slack="0"/>
<pin id="702" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_53/9 "/>
</bind>
</comp>

<comp id="707" class="1004" name="icmp_ln117_fu_707">
<pin_list>
<pin id="708" dir="0" index="0" bw="31" slack="0"/>
<pin id="709" dir="0" index="1" bw="1" slack="0"/>
<pin id="710" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln117/9 "/>
</bind>
</comp>

<comp id="713" class="1004" name="select_ln117_fu_713">
<pin_list>
<pin id="714" dir="0" index="0" bw="1" slack="0"/>
<pin id="715" dir="0" index="1" bw="1" slack="0"/>
<pin id="716" dir="0" index="2" bw="128" slack="0"/>
<pin id="717" dir="1" index="3" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln117/9 "/>
</bind>
</comp>

<comp id="721" class="1004" name="shl_ln117_3_fu_721">
<pin_list>
<pin id="722" dir="0" index="0" bw="1" slack="0"/>
<pin id="723" dir="0" index="1" bw="38" slack="0"/>
<pin id="724" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln117_3/9 "/>
</bind>
</comp>

<comp id="727" class="1004" name="sub_ln117_fu_727">
<pin_list>
<pin id="728" dir="0" index="0" bw="128" slack="0"/>
<pin id="729" dir="0" index="1" bw="128" slack="0"/>
<pin id="730" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln117/9 "/>
</bind>
</comp>

<comp id="733" class="1004" name="and_ln117_1_fu_733">
<pin_list>
<pin id="734" dir="0" index="0" bw="128" slack="0"/>
<pin id="735" dir="0" index="1" bw="128" slack="6"/>
<pin id="736" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln117_1/9 "/>
</bind>
</comp>

<comp id="738" class="1004" name="lshr_ln117_1_fu_738">
<pin_list>
<pin id="739" dir="0" index="0" bw="128" slack="0"/>
<pin id="740" dir="0" index="1" bw="38" slack="0"/>
<pin id="741" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln117_1/9 "/>
</bind>
</comp>

<comp id="744" class="1004" name="trunc_ln117_1_fu_744">
<pin_list>
<pin id="745" dir="0" index="0" bw="128" slack="0"/>
<pin id="746" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln117_1/9 "/>
</bind>
</comp>

<comp id="748" class="1004" name="bitcast_ln117_1_fu_748">
<pin_list>
<pin id="749" dir="0" index="0" bw="32" slack="1"/>
<pin id="750" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln117_1/10 "/>
</bind>
</comp>

<comp id="752" class="1004" name="trunc_ln117_2_fu_752">
<pin_list>
<pin id="753" dir="0" index="0" bw="32" slack="8"/>
<pin id="754" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln117_2/13 "/>
</bind>
</comp>

<comp id="755" class="1004" name="shl_ln117_5_fu_755">
<pin_list>
<pin id="756" dir="0" index="0" bw="6" slack="0"/>
<pin id="757" dir="0" index="1" bw="1" slack="0"/>
<pin id="758" dir="0" index="2" bw="1" slack="0"/>
<pin id="759" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln117_5/13 "/>
</bind>
</comp>

<comp id="763" class="1004" name="zext_ln117_7_fu_763">
<pin_list>
<pin id="764" dir="0" index="0" bw="6" slack="0"/>
<pin id="765" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln117_7/13 "/>
</bind>
</comp>

<comp id="767" class="1004" name="add_ln117_4_fu_767">
<pin_list>
<pin id="768" dir="0" index="0" bw="6" slack="0"/>
<pin id="769" dir="0" index="1" bw="7" slack="0"/>
<pin id="770" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln117_4/13 "/>
</bind>
</comp>

<comp id="773" class="1004" name="zext_ln117_6_fu_773">
<pin_list>
<pin id="774" dir="0" index="0" bw="7" slack="0"/>
<pin id="775" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln117_6/13 "/>
</bind>
</comp>

<comp id="777" class="1004" name="zext_ln117_8_fu_777">
<pin_list>
<pin id="778" dir="0" index="0" bw="7" slack="0"/>
<pin id="779" dir="1" index="1" bw="65" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln117_8/13 "/>
</bind>
</comp>

<comp id="781" class="1004" name="or_ln_fu_781">
<pin_list>
<pin id="782" dir="0" index="0" bw="7" slack="0"/>
<pin id="783" dir="0" index="1" bw="1" slack="0"/>
<pin id="784" dir="0" index="2" bw="1" slack="0"/>
<pin id="785" dir="0" index="3" bw="1" slack="0"/>
<pin id="786" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln/13 "/>
</bind>
</comp>

<comp id="791" class="1004" name="zext_ln117_9_fu_791">
<pin_list>
<pin id="792" dir="0" index="0" bw="7" slack="0"/>
<pin id="793" dir="1" index="1" bw="97" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln117_9/13 "/>
</bind>
</comp>

<comp id="795" class="1004" name="shl_ln117_4_fu_795">
<pin_list>
<pin id="796" dir="0" index="0" bw="1" slack="0"/>
<pin id="797" dir="0" index="1" bw="7" slack="0"/>
<pin id="798" dir="1" index="2" bw="97" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln117_4/13 "/>
</bind>
</comp>

<comp id="801" class="1004" name="trunc_ln117_3_fu_801">
<pin_list>
<pin id="802" dir="0" index="0" bw="96" slack="0"/>
<pin id="803" dir="1" index="1" bw="96" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln117_3/13 "/>
</bind>
</comp>

<comp id="805" class="1004" name="shl_ln117_6_fu_805">
<pin_list>
<pin id="806" dir="0" index="0" bw="1" slack="0"/>
<pin id="807" dir="0" index="1" bw="7" slack="0"/>
<pin id="808" dir="1" index="2" bw="65" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln117_6/13 "/>
</bind>
</comp>

<comp id="811" class="1004" name="zext_ln117_10_fu_811">
<pin_list>
<pin id="812" dir="0" index="0" bw="65" slack="0"/>
<pin id="813" dir="1" index="1" bw="96" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln117_10/13 "/>
</bind>
</comp>

<comp id="815" class="1004" name="sub_ln117_1_fu_815">
<pin_list>
<pin id="816" dir="0" index="0" bw="96" slack="0"/>
<pin id="817" dir="0" index="1" bw="65" slack="0"/>
<pin id="818" dir="1" index="2" bw="96" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln117_1/13 "/>
</bind>
</comp>

<comp id="821" class="1004" name="and_ln117_2_fu_821">
<pin_list>
<pin id="822" dir="0" index="0" bw="96" slack="0"/>
<pin id="823" dir="0" index="1" bw="96" slack="10"/>
<pin id="824" dir="1" index="2" bw="96" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln117_2/13 "/>
</bind>
</comp>

<comp id="826" class="1004" name="zext_ln117_11_fu_826">
<pin_list>
<pin id="827" dir="0" index="0" bw="96" slack="0"/>
<pin id="828" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln117_11/13 "/>
</bind>
</comp>

<comp id="830" class="1004" name="lshr_ln117_2_fu_830">
<pin_list>
<pin id="831" dir="0" index="0" bw="96" slack="0"/>
<pin id="832" dir="0" index="1" bw="7" slack="0"/>
<pin id="833" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln117_2/13 "/>
</bind>
</comp>

<comp id="836" class="1004" name="trunc_ln117_4_fu_836">
<pin_list>
<pin id="837" dir="0" index="0" bw="128" slack="0"/>
<pin id="838" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln117_4/13 "/>
</bind>
</comp>

<comp id="840" class="1004" name="bitcast_ln117_2_fu_840">
<pin_list>
<pin id="841" dir="0" index="0" bw="32" slack="1"/>
<pin id="842" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln117_2/14 "/>
</bind>
</comp>

<comp id="844" class="1004" name="bitcast_ln77_fu_844">
<pin_list>
<pin id="845" dir="0" index="0" bw="32" slack="8"/>
<pin id="846" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln77/17 "/>
</bind>
</comp>

<comp id="848" class="1004" name="tmp_56_fu_848">
<pin_list>
<pin id="849" dir="0" index="0" bw="8" slack="0"/>
<pin id="850" dir="0" index="1" bw="32" slack="0"/>
<pin id="851" dir="0" index="2" bw="6" slack="0"/>
<pin id="852" dir="0" index="3" bw="6" slack="0"/>
<pin id="853" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_56/17 "/>
</bind>
</comp>

<comp id="858" class="1004" name="trunc_ln77_fu_858">
<pin_list>
<pin id="859" dir="0" index="0" bw="32" slack="0"/>
<pin id="860" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln77/17 "/>
</bind>
</comp>

<comp id="862" class="1004" name="icmp_ln77_4_fu_862">
<pin_list>
<pin id="863" dir="0" index="0" bw="8" slack="0"/>
<pin id="864" dir="0" index="1" bw="1" slack="0"/>
<pin id="865" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln77_4/17 "/>
</bind>
</comp>

<comp id="868" class="1004" name="icmp_ln77_5_fu_868">
<pin_list>
<pin id="869" dir="0" index="0" bw="23" slack="0"/>
<pin id="870" dir="0" index="1" bw="1" slack="0"/>
<pin id="871" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln77_5/17 "/>
</bind>
</comp>

<comp id="874" class="1004" name="or_ln77_fu_874">
<pin_list>
<pin id="875" dir="0" index="0" bw="1" slack="0"/>
<pin id="876" dir="0" index="1" bw="1" slack="0"/>
<pin id="877" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln77/17 "/>
</bind>
</comp>

<comp id="880" class="1004" name="and_ln77_fu_880">
<pin_list>
<pin id="881" dir="0" index="0" bw="1" slack="0"/>
<pin id="882" dir="0" index="1" bw="1" slack="0"/>
<pin id="883" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln77/17 "/>
</bind>
</comp>

<comp id="886" class="1004" name="and_ln77_1_fu_886">
<pin_list>
<pin id="887" dir="0" index="0" bw="1" slack="0"/>
<pin id="888" dir="0" index="1" bw="1" slack="12"/>
<pin id="889" dir="1" index="2" bw="1" slack="6"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln77_1/17 "/>
</bind>
</comp>

<comp id="891" class="1004" name="idx_tmp_loc_load_load_fu_891">
<pin_list>
<pin id="892" dir="0" index="0" bw="32" slack="16"/>
<pin id="893" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="idx_tmp_loc_load/19 "/>
</bind>
</comp>

<comp id="894" class="1004" name="empty_fu_894">
<pin_list>
<pin id="895" dir="0" index="0" bw="32" slack="0"/>
<pin id="896" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty/19 "/>
</bind>
</comp>

<comp id="899" class="1004" name="icmp_ln92_fu_899">
<pin_list>
<pin id="900" dir="0" index="0" bw="32" slack="0"/>
<pin id="901" dir="0" index="1" bw="3" slack="0"/>
<pin id="902" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln92/19 "/>
</bind>
</comp>

<comp id="905" class="1004" name="xor_ln92_fu_905">
<pin_list>
<pin id="906" dir="0" index="0" bw="2" slack="0"/>
<pin id="907" dir="0" index="1" bw="1" slack="0"/>
<pin id="908" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln92/19 "/>
</bind>
</comp>

<comp id="912" class="1004" name="agg_result_1_1_loc_load_load_fu_912">
<pin_list>
<pin id="913" dir="0" index="0" bw="32" slack="18"/>
<pin id="914" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="agg_result_1_1_loc_load/21 "/>
</bind>
</comp>

<comp id="916" class="1004" name="agg_result_112_0_loc_load_load_fu_916">
<pin_list>
<pin id="917" dir="0" index="0" bw="32" slack="18"/>
<pin id="918" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="agg_result_112_0_loc_load/21 "/>
</bind>
</comp>

<comp id="920" class="1004" name="agg_result_12_0_loc_load_load_fu_920">
<pin_list>
<pin id="921" dir="0" index="0" bw="32" slack="18"/>
<pin id="922" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="agg_result_12_0_loc_load/21 "/>
</bind>
</comp>

<comp id="924" class="1004" name="sub_ln92_fu_924">
<pin_list>
<pin id="925" dir="0" index="0" bw="2" slack="0"/>
<pin id="926" dir="0" index="1" bw="2" slack="2"/>
<pin id="927" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln92/21 "/>
</bind>
</comp>

<comp id="929" class="1004" name="base_fu_929">
<pin_list>
<pin id="930" dir="0" index="0" bw="2" slack="0"/>
<pin id="931" dir="0" index="1" bw="1" slack="0"/>
<pin id="932" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="base/21 "/>
</bind>
</comp>

<comp id="936" class="1004" name="xor_ln100_fu_936">
<pin_list>
<pin id="937" dir="0" index="0" bw="2" slack="0"/>
<pin id="938" dir="0" index="1" bw="2" slack="0"/>
<pin id="939" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln100/21 "/>
</bind>
</comp>

<comp id="942" class="1004" name="sext_ln100_fu_942">
<pin_list>
<pin id="943" dir="0" index="0" bw="2" slack="0"/>
<pin id="944" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln100/21 "/>
</bind>
</comp>

<comp id="946" class="1004" name="tmp_59_fu_946">
<pin_list>
<pin id="947" dir="0" index="0" bw="2" slack="0"/>
<pin id="948" dir="0" index="1" bw="32" slack="18"/>
<pin id="949" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_59/21 "/>
</bind>
</comp>

<comp id="951" class="1004" name="icmp_ln104_fu_951">
<pin_list>
<pin id="952" dir="0" index="0" bw="2" slack="0"/>
<pin id="953" dir="0" index="1" bw="1" slack="0"/>
<pin id="954" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln104/21 "/>
</bind>
</comp>

<comp id="957" class="1004" name="zext_ln104_fu_957">
<pin_list>
<pin id="958" dir="0" index="0" bw="2" slack="0"/>
<pin id="959" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln104/21 "/>
</bind>
</comp>

<comp id="961" class="1004" name="icmp_ln104_4_fu_961">
<pin_list>
<pin id="962" dir="0" index="0" bw="2" slack="0"/>
<pin id="963" dir="0" index="1" bw="1" slack="0"/>
<pin id="964" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln104_4/21 "/>
</bind>
</comp>

<comp id="967" class="1004" name="add_ln104_fu_967">
<pin_list>
<pin id="968" dir="0" index="0" bw="2" slack="0"/>
<pin id="969" dir="0" index="1" bw="1" slack="0"/>
<pin id="970" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln104/21 "/>
</bind>
</comp>

<comp id="973" class="1004" name="select_ln104_fu_973">
<pin_list>
<pin id="974" dir="0" index="0" bw="1" slack="0"/>
<pin id="975" dir="0" index="1" bw="3" slack="0"/>
<pin id="976" dir="0" index="2" bw="3" slack="0"/>
<pin id="977" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln104/21 "/>
</bind>
</comp>

<comp id="982" class="1004" name="agg_result_1_4_loc_load_load_fu_982">
<pin_list>
<pin id="983" dir="0" index="0" bw="32" slack="20"/>
<pin id="984" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="agg_result_1_4_loc_load/23 "/>
</bind>
</comp>

<comp id="986" class="1004" name="agg_result_112_3_loc_load_load_fu_986">
<pin_list>
<pin id="987" dir="0" index="0" bw="32" slack="20"/>
<pin id="988" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="agg_result_112_3_loc_load/23 "/>
</bind>
</comp>

<comp id="990" class="1004" name="agg_result_12_3_loc_load_load_fu_990">
<pin_list>
<pin id="991" dir="0" index="0" bw="32" slack="20"/>
<pin id="992" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="agg_result_12_3_loc_load/23 "/>
</bind>
</comp>

<comp id="994" class="1004" name="mrv_fu_994">
<pin_list>
<pin id="995" dir="0" index="0" bw="128" slack="0"/>
<pin id="996" dir="0" index="1" bw="32" slack="0"/>
<pin id="997" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv/23 "/>
</bind>
</comp>

<comp id="1000" class="1004" name="mrv_1_fu_1000">
<pin_list>
<pin id="1001" dir="0" index="0" bw="128" slack="0"/>
<pin id="1002" dir="0" index="1" bw="32" slack="0"/>
<pin id="1003" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_1/23 "/>
</bind>
</comp>

<comp id="1006" class="1004" name="mrv_2_fu_1006">
<pin_list>
<pin id="1007" dir="0" index="0" bw="128" slack="0"/>
<pin id="1008" dir="0" index="1" bw="32" slack="0"/>
<pin id="1009" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_2/23 "/>
</bind>
</comp>

<comp id="1012" class="1004" name="mrv_3_fu_1012">
<pin_list>
<pin id="1013" dir="0" index="0" bw="128" slack="0"/>
<pin id="1014" dir="0" index="1" bw="32" slack="0"/>
<pin id="1015" dir="1" index="2" bw="128" slack="2147483647"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_3/23 "/>
</bind>
</comp>

<comp id="1018" class="1004" name="bitcast_ln142_fu_1018">
<pin_list>
<pin id="1019" dir="0" index="0" bw="32" slack="0"/>
<pin id="1020" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln142/24 "/>
</bind>
</comp>

<comp id="1022" class="1004" name="bitcast_ln142_1_fu_1022">
<pin_list>
<pin id="1023" dir="0" index="0" bw="32" slack="0"/>
<pin id="1024" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln142_1/24 "/>
</bind>
</comp>

<comp id="1026" class="1004" name="bitcast_ln142_2_fu_1026">
<pin_list>
<pin id="1027" dir="0" index="0" bw="32" slack="0"/>
<pin id="1028" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln142_2/24 "/>
</bind>
</comp>

<comp id="1030" class="1004" name="bitcast_ln136_fu_1030">
<pin_list>
<pin id="1031" dir="0" index="0" bw="32" slack="0"/>
<pin id="1032" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln136/25 "/>
</bind>
</comp>

<comp id="1034" class="1004" name="bitcast_ln136_1_fu_1034">
<pin_list>
<pin id="1035" dir="0" index="0" bw="32" slack="0"/>
<pin id="1036" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln136_1/25 "/>
</bind>
</comp>

<comp id="1038" class="1004" name="bitcast_ln136_2_fu_1038">
<pin_list>
<pin id="1039" dir="0" index="0" bw="32" slack="0"/>
<pin id="1040" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln136_2/25 "/>
</bind>
</comp>

<comp id="1042" class="1005" name="p_read_reg_1042">
<pin_list>
<pin id="1043" dir="0" index="0" bw="32" slack="11"/>
<pin id="1044" dir="1" index="1" bw="32" slack="11"/>
</pin_list>
<bind>
<opset="p_read "/>
</bind>
</comp>

<comp id="1050" class="1005" name="p_read_6_reg_1050">
<pin_list>
<pin id="1051" dir="0" index="0" bw="32" slack="7"/>
<pin id="1052" dir="1" index="1" bw="32" slack="7"/>
</pin_list>
<bind>
<opset="p_read_6 "/>
</bind>
</comp>

<comp id="1059" class="1005" name="p_read_7_reg_1059">
<pin_list>
<pin id="1060" dir="0" index="0" bw="32" slack="1"/>
<pin id="1061" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_read_7 "/>
</bind>
</comp>

<comp id="1070" class="1005" name="b_p_read_1_reg_1070">
<pin_list>
<pin id="1071" dir="0" index="0" bw="32" slack="1"/>
<pin id="1072" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="b_p_read_1 "/>
</bind>
</comp>

<comp id="1081" class="1005" name="p_read_8_reg_1081">
<pin_list>
<pin id="1082" dir="0" index="0" bw="128" slack="1"/>
<pin id="1083" dir="1" index="1" bw="128" slack="1"/>
</pin_list>
<bind>
<opset="p_read_8 "/>
</bind>
</comp>

<comp id="1093" class="1005" name="agg_result_12_3_loc_reg_1093">
<pin_list>
<pin id="1094" dir="0" index="0" bw="32" slack="18"/>
<pin id="1095" dir="1" index="1" bw="32" slack="18"/>
</pin_list>
<bind>
<opset="agg_result_12_3_loc "/>
</bind>
</comp>

<comp id="1099" class="1005" name="agg_result_112_3_loc_reg_1099">
<pin_list>
<pin id="1100" dir="0" index="0" bw="32" slack="18"/>
<pin id="1101" dir="1" index="1" bw="32" slack="18"/>
</pin_list>
<bind>
<opset="agg_result_112_3_loc "/>
</bind>
</comp>

<comp id="1105" class="1005" name="agg_result_1_4_loc_reg_1105">
<pin_list>
<pin id="1106" dir="0" index="0" bw="32" slack="18"/>
<pin id="1107" dir="1" index="1" bw="32" slack="18"/>
</pin_list>
<bind>
<opset="agg_result_1_4_loc "/>
</bind>
</comp>

<comp id="1111" class="1005" name="agg_result_12_0_loc_reg_1111">
<pin_list>
<pin id="1112" dir="0" index="0" bw="32" slack="16"/>
<pin id="1113" dir="1" index="1" bw="32" slack="16"/>
</pin_list>
<bind>
<opset="agg_result_12_0_loc "/>
</bind>
</comp>

<comp id="1117" class="1005" name="agg_result_112_0_loc_reg_1117">
<pin_list>
<pin id="1118" dir="0" index="0" bw="32" slack="16"/>
<pin id="1119" dir="1" index="1" bw="32" slack="16"/>
</pin_list>
<bind>
<opset="agg_result_112_0_loc "/>
</bind>
</comp>

<comp id="1123" class="1005" name="agg_result_1_1_loc_reg_1123">
<pin_list>
<pin id="1124" dir="0" index="0" bw="32" slack="16"/>
<pin id="1125" dir="1" index="1" bw="32" slack="16"/>
</pin_list>
<bind>
<opset="agg_result_1_1_loc "/>
</bind>
</comp>

<comp id="1129" class="1005" name="idx_tmp_loc_reg_1129">
<pin_list>
<pin id="1130" dir="0" index="0" bw="32" slack="14"/>
<pin id="1131" dir="1" index="1" bw="32" slack="14"/>
</pin_list>
<bind>
<opset="idx_tmp_loc "/>
</bind>
</comp>

<comp id="1135" class="1005" name="trunc_ln129_reg_1135">
<pin_list>
<pin id="1136" dir="0" index="0" bw="96" slack="10"/>
<pin id="1137" dir="1" index="1" bw="96" slack="10"/>
</pin_list>
<bind>
<opset="trunc_ln129 "/>
</bind>
</comp>

<comp id="1140" class="1005" name="c_p_reg_1140">
<pin_list>
<pin id="1141" dir="0" index="0" bw="32" slack="2"/>
<pin id="1142" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="c_p "/>
</bind>
</comp>

<comp id="1148" class="1005" name="icmp_ln61_reg_1148">
<pin_list>
<pin id="1149" dir="0" index="0" bw="1" slack="1"/>
<pin id="1150" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln61 "/>
</bind>
</comp>

<comp id="1152" class="1005" name="bitcast_ln61_reg_1152">
<pin_list>
<pin id="1153" dir="0" index="0" bw="32" slack="1"/>
<pin id="1154" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln61 "/>
</bind>
</comp>

<comp id="1157" class="1005" name="and_ln61_reg_1157">
<pin_list>
<pin id="1158" dir="0" index="0" bw="1" slack="19"/>
<pin id="1159" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="and_ln61 "/>
</bind>
</comp>

<comp id="1161" class="1005" name="icmp_ln61_8_reg_1161">
<pin_list>
<pin id="1162" dir="0" index="0" bw="1" slack="1"/>
<pin id="1163" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln61_8 "/>
</bind>
</comp>

<comp id="1165" class="1005" name="and_ln61_4_reg_1165">
<pin_list>
<pin id="1166" dir="0" index="0" bw="1" slack="18"/>
<pin id="1167" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="and_ln61_4 "/>
</bind>
</comp>

<comp id="1169" class="1005" name="diff_p_reg_1169">
<pin_list>
<pin id="1170" dir="0" index="0" bw="32" slack="4"/>
<pin id="1171" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="diff_p "/>
</bind>
</comp>

<comp id="1175" class="1005" name="trunc_ln138_reg_1175">
<pin_list>
<pin id="1176" dir="0" index="0" bw="2" slack="16"/>
<pin id="1177" dir="1" index="1" bw="2" slack="16"/>
</pin_list>
<bind>
<opset="trunc_ln138 "/>
</bind>
</comp>

<comp id="1180" class="1005" name="icmp_ln141_reg_1180">
<pin_list>
<pin id="1181" dir="0" index="0" bw="1" slack="18"/>
<pin id="1182" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln141 "/>
</bind>
</comp>

<comp id="1184" class="1005" name="icmp_ln144_reg_1184">
<pin_list>
<pin id="1185" dir="0" index="0" bw="1" slack="18"/>
<pin id="1186" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln144 "/>
</bind>
</comp>

<comp id="1188" class="1005" name="tmp_reg_1188">
<pin_list>
<pin id="1189" dir="0" index="0" bw="1" slack="18"/>
<pin id="1190" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="1192" class="1005" name="diff_p_1_reg_1192">
<pin_list>
<pin id="1193" dir="0" index="0" bw="2" slack="4"/>
<pin id="1194" dir="1" index="1" bw="2" slack="4"/>
</pin_list>
<bind>
<opset="diff_p_1 "/>
</bind>
</comp>

<comp id="1197" class="1005" name="icmp_ln77_reg_1197">
<pin_list>
<pin id="1198" dir="0" index="0" bw="1" slack="4"/>
<pin id="1199" dir="1" index="1" bw="1" slack="12"/>
</pin_list>
<bind>
<opset="icmp_ln77 "/>
</bind>
</comp>

<comp id="1202" class="1005" name="trunc_ln117_reg_1202">
<pin_list>
<pin id="1203" dir="0" index="0" bw="1" slack="1"/>
<pin id="1204" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln117 "/>
</bind>
</comp>

<comp id="1207" class="1005" name="c_p_3_reg_1207">
<pin_list>
<pin id="1208" dir="0" index="0" bw="32" slack="1"/>
<pin id="1209" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="c_p_3 "/>
</bind>
</comp>

<comp id="1212" class="1005" name="agg_result_1_ret_reg_1212">
<pin_list>
<pin id="1213" dir="0" index="0" bw="32" slack="1"/>
<pin id="1214" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="agg_result_1_ret "/>
</bind>
</comp>

<comp id="1217" class="1005" name="agg_result_11_ret_reg_1217">
<pin_list>
<pin id="1218" dir="0" index="0" bw="32" slack="1"/>
<pin id="1219" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="agg_result_11_ret "/>
</bind>
</comp>

<comp id="1222" class="1005" name="agg_result_12_ret_reg_1222">
<pin_list>
<pin id="1223" dir="0" index="0" bw="32" slack="1"/>
<pin id="1224" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="agg_result_12_ret "/>
</bind>
</comp>

<comp id="1227" class="1005" name="bitcast_ln117_reg_1227">
<pin_list>
<pin id="1228" dir="0" index="0" bw="32" slack="1"/>
<pin id="1229" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln117 "/>
</bind>
</comp>

<comp id="1232" class="1005" name="tmp_52_reg_1232">
<pin_list>
<pin id="1233" dir="0" index="0" bw="1" slack="4"/>
<pin id="1234" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_52 "/>
</bind>
</comp>

<comp id="1236" class="1005" name="trunc_ln117_1_reg_1236">
<pin_list>
<pin id="1237" dir="0" index="0" bw="32" slack="1"/>
<pin id="1238" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln117_1 "/>
</bind>
</comp>

<comp id="1241" class="1005" name="bitcast_ln117_1_reg_1241">
<pin_list>
<pin id="1242" dir="0" index="0" bw="32" slack="1"/>
<pin id="1243" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln117_1 "/>
</bind>
</comp>

<comp id="1246" class="1005" name="tmp_54_reg_1246">
<pin_list>
<pin id="1247" dir="0" index="0" bw="32" slack="4"/>
<pin id="1248" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="tmp_54 "/>
</bind>
</comp>

<comp id="1251" class="1005" name="trunc_ln117_4_reg_1251">
<pin_list>
<pin id="1252" dir="0" index="0" bw="32" slack="1"/>
<pin id="1253" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln117_4 "/>
</bind>
</comp>

<comp id="1256" class="1005" name="bitcast_ln117_2_reg_1256">
<pin_list>
<pin id="1257" dir="0" index="0" bw="32" slack="1"/>
<pin id="1258" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln117_2 "/>
</bind>
</comp>

<comp id="1261" class="1005" name="tmp_55_reg_1261">
<pin_list>
<pin id="1262" dir="0" index="0" bw="32" slack="1"/>
<pin id="1263" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_55 "/>
</bind>
</comp>

<comp id="1269" class="1005" name="and_ln77_1_reg_1269">
<pin_list>
<pin id="1270" dir="0" index="0" bw="1" slack="6"/>
<pin id="1271" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="and_ln77_1 "/>
</bind>
</comp>

<comp id="1273" class="1005" name="empty_reg_1273">
<pin_list>
<pin id="1274" dir="0" index="0" bw="2" slack="1"/>
<pin id="1275" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="empty "/>
</bind>
</comp>

<comp id="1279" class="1005" name="icmp_ln92_reg_1279">
<pin_list>
<pin id="1280" dir="0" index="0" bw="1" slack="2"/>
<pin id="1281" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln92 "/>
</bind>
</comp>

<comp id="1283" class="1005" name="xor_ln92_reg_1283">
<pin_list>
<pin id="1284" dir="0" index="0" bw="2" slack="1"/>
<pin id="1285" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="xor_ln92 "/>
</bind>
</comp>

<comp id="1297" class="1005" name="tmp_59_reg_1297">
<pin_list>
<pin id="1298" dir="0" index="0" bw="32" slack="2"/>
<pin id="1299" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="tmp_59 "/>
</bind>
</comp>

<comp id="1303" class="1005" name="icmp_ln104_reg_1303">
<pin_list>
<pin id="1304" dir="0" index="0" bw="1" slack="2"/>
<pin id="1305" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln104 "/>
</bind>
</comp>

<comp id="1307" class="1005" name="select_ln104_reg_1307">
<pin_list>
<pin id="1308" dir="0" index="0" bw="3" slack="1"/>
<pin id="1309" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="select_ln104 "/>
</bind>
</comp>

<comp id="1312" class="1005" name="bitcast_ln142_reg_1312">
<pin_list>
<pin id="1313" dir="0" index="0" bw="32" slack="1"/>
<pin id="1314" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln142 "/>
</bind>
</comp>

<comp id="1317" class="1005" name="bitcast_ln142_1_reg_1317">
<pin_list>
<pin id="1318" dir="0" index="0" bw="32" slack="1"/>
<pin id="1319" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln142_1 "/>
</bind>
</comp>

<comp id="1322" class="1005" name="bitcast_ln142_2_reg_1322">
<pin_list>
<pin id="1323" dir="0" index="0" bw="32" slack="1"/>
<pin id="1324" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln142_2 "/>
</bind>
</comp>

<comp id="1327" class="1005" name="bitcast_ln136_reg_1327">
<pin_list>
<pin id="1328" dir="0" index="0" bw="32" slack="1"/>
<pin id="1329" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln136 "/>
</bind>
</comp>

<comp id="1332" class="1005" name="bitcast_ln136_1_reg_1332">
<pin_list>
<pin id="1333" dir="0" index="0" bw="32" slack="1"/>
<pin id="1334" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln136_1 "/>
</bind>
</comp>

<comp id="1337" class="1005" name="bitcast_ln136_2_reg_1337">
<pin_list>
<pin id="1338" dir="0" index="0" bw="32" slack="1"/>
<pin id="1339" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln136_2 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="129"><net_src comp="16" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="133"><net_src comp="16" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="137"><net_src comp="16" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="141"><net_src comp="16" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="145"><net_src comp="16" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="149"><net_src comp="16" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="153"><net_src comp="16" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="158"><net_src comp="10" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="159"><net_src comp="8" pin="0"/><net_sink comp="154" pin=1"/></net>

<net id="164"><net_src comp="10" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="165"><net_src comp="6" pin="0"/><net_sink comp="160" pin=1"/></net>

<net id="170"><net_src comp="10" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="171"><net_src comp="4" pin="0"/><net_sink comp="166" pin=1"/></net>

<net id="176"><net_src comp="12" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="177"><net_src comp="2" pin="0"/><net_sink comp="172" pin=1"/></net>

<net id="182"><net_src comp="14" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="183"><net_src comp="0" pin="0"/><net_sink comp="178" pin=1"/></net>

<net id="193"><net_src comp="187" pin="4"/><net_sink comp="184" pin=0"/></net>

<net id="203"><net_src comp="197" pin="4"/><net_sink comp="194" pin=0"/></net>

<net id="213"><net_src comp="184" pin="1"/><net_sink comp="207" pin=0"/></net>

<net id="214"><net_src comp="207" pin="4"/><net_sink comp="204" pin=0"/></net>

<net id="224"><net_src comp="194" pin="1"/><net_sink comp="218" pin=0"/></net>

<net id="225"><net_src comp="218" pin="4"/><net_sink comp="215" pin=0"/></net>

<net id="235"><net_src comp="229" pin="4"/><net_sink comp="226" pin=0"/></net>

<net id="239"><net_src comp="56" pin="0"/><net_sink comp="236" pin=0"/></net>

<net id="246"><net_src comp="236" pin="1"/><net_sink comp="240" pin=0"/></net>

<net id="247"><net_src comp="240" pin="4"/><net_sink comp="236" pin=0"/></net>

<net id="251"><net_src comp="18" pin="0"/><net_sink comp="248" pin=0"/></net>

<net id="258"><net_src comp="248" pin="1"/><net_sink comp="252" pin=0"/></net>

<net id="280"><net_src comp="184" pin="1"/><net_sink comp="262" pin=14"/></net>

<net id="302"><net_src comp="194" pin="1"/><net_sink comp="284" pin=14"/></net>

<net id="345"><net_src comp="252" pin="4"/><net_sink comp="327" pin=6"/></net>

<net id="354"><net_src comp="66" pin="0"/><net_sink comp="346" pin=0"/></net>

<net id="362"><net_src comp="98" pin="0"/><net_sink comp="355" pin=0"/></net>

<net id="363"><net_src comp="184" pin="1"/><net_sink comp="355" pin=1"/></net>

<net id="364"><net_src comp="197" pin="4"/><net_sink comp="355" pin=2"/></net>

<net id="376"><net_src comp="104" pin="0"/><net_sink comp="365" pin=0"/></net>

<net id="377"><net_src comp="184" pin="1"/><net_sink comp="365" pin=1"/></net>

<net id="378"><net_src comp="194" pin="1"/><net_sink comp="365" pin=2"/></net>

<net id="390"><net_src comp="114" pin="0"/><net_sink comp="379" pin=0"/></net>

<net id="391"><net_src comp="207" pin="4"/><net_sink comp="379" pin=1"/></net>

<net id="392"><net_src comp="218" pin="4"/><net_sink comp="379" pin=2"/></net>

<net id="393"><net_src comp="229" pin="4"/><net_sink comp="379" pin=3"/></net>

<net id="394"><net_src comp="240" pin="4"/><net_sink comp="379" pin=4"/></net>

<net id="399"><net_src comp="395" pin="2"/><net_sink comp="187" pin=0"/></net>

<net id="400"><net_src comp="395" pin="2"/><net_sink comp="355" pin=3"/></net>

<net id="405"><net_src comp="26" pin="0"/><net_sink comp="401" pin=1"/></net>

<net id="406"><net_src comp="184" pin="1"/><net_sink comp="401" pin=0"/></net>

<net id="413"><net_src comp="20" pin="0"/><net_sink comp="407" pin=0"/></net>

<net id="414"><net_src comp="178" pin="2"/><net_sink comp="407" pin=1"/></net>

<net id="415"><net_src comp="22" pin="0"/><net_sink comp="407" pin=2"/></net>

<net id="416"><net_src comp="24" pin="0"/><net_sink comp="407" pin=3"/></net>

<net id="423"><net_src comp="20" pin="0"/><net_sink comp="417" pin=0"/></net>

<net id="424"><net_src comp="118" pin="0"/><net_sink comp="417" pin=2"/></net>

<net id="425"><net_src comp="120" pin="0"/><net_sink comp="417" pin=3"/></net>

<net id="432"><net_src comp="20" pin="0"/><net_sink comp="426" pin=0"/></net>

<net id="433"><net_src comp="122" pin="0"/><net_sink comp="426" pin=2"/></net>

<net id="434"><net_src comp="124" pin="0"/><net_sink comp="426" pin=3"/></net>

<net id="438"><net_src comp="178" pin="2"/><net_sink comp="435" pin=0"/></net>

<net id="442"><net_src comp="178" pin="2"/><net_sink comp="439" pin=0"/></net>

<net id="447"><net_src comp="439" pin="1"/><net_sink comp="443" pin=0"/></net>

<net id="448"><net_src comp="18" pin="0"/><net_sink comp="443" pin=1"/></net>

<net id="452"><net_src comp="407" pin="4"/><net_sink comp="449" pin=0"/></net>

<net id="453"><net_src comp="449" pin="1"/><net_sink comp="401" pin=0"/></net>

<net id="460"><net_src comp="28" pin="0"/><net_sink comp="454" pin=0"/></net>

<net id="461"><net_src comp="30" pin="0"/><net_sink comp="454" pin=2"/></net>

<net id="462"><net_src comp="32" pin="0"/><net_sink comp="454" pin=3"/></net>

<net id="469"><net_src comp="34" pin="0"/><net_sink comp="463" pin=0"/></net>

<net id="470"><net_src comp="22" pin="0"/><net_sink comp="463" pin=2"/></net>

<net id="471"><net_src comp="36" pin="0"/><net_sink comp="463" pin=3"/></net>

<net id="476"><net_src comp="454" pin="4"/><net_sink comp="472" pin=0"/></net>

<net id="477"><net_src comp="38" pin="0"/><net_sink comp="472" pin=1"/></net>

<net id="482"><net_src comp="463" pin="4"/><net_sink comp="478" pin=0"/></net>

<net id="483"><net_src comp="40" pin="0"/><net_sink comp="478" pin=1"/></net>

<net id="488"><net_src comp="478" pin="2"/><net_sink comp="484" pin=0"/></net>

<net id="489"><net_src comp="472" pin="2"/><net_sink comp="484" pin=1"/></net>

<net id="494"><net_src comp="484" pin="2"/><net_sink comp="490" pin=0"/></net>

<net id="495"><net_src comp="401" pin="2"/><net_sink comp="490" pin=1"/></net>

<net id="500"><net_src comp="18" pin="0"/><net_sink comp="496" pin=1"/></net>

<net id="510"><net_src comp="42" pin="0"/><net_sink comp="504" pin=0"/></net>

<net id="511"><net_src comp="501" pin="1"/><net_sink comp="504" pin=1"/></net>

<net id="512"><net_src comp="44" pin="0"/><net_sink comp="504" pin=2"/></net>

<net id="513"><net_src comp="46" pin="0"/><net_sink comp="504" pin=3"/></net>

<net id="517"><net_src comp="501" pin="1"/><net_sink comp="514" pin=0"/></net>

<net id="522"><net_src comp="504" pin="4"/><net_sink comp="518" pin=0"/></net>

<net id="523"><net_src comp="38" pin="0"/><net_sink comp="518" pin=1"/></net>

<net id="528"><net_src comp="514" pin="1"/><net_sink comp="524" pin=0"/></net>

<net id="529"><net_src comp="40" pin="0"/><net_sink comp="524" pin=1"/></net>

<net id="534"><net_src comp="524" pin="2"/><net_sink comp="530" pin=0"/></net>

<net id="535"><net_src comp="518" pin="2"/><net_sink comp="530" pin=1"/></net>

<net id="540"><net_src comp="530" pin="2"/><net_sink comp="536" pin=0"/></net>

<net id="541"><net_src comp="401" pin="2"/><net_sink comp="536" pin=1"/></net>

<net id="549"><net_src comp="542" pin="2"/><net_sink comp="546" pin=0"/></net>

<net id="554"><net_src comp="542" pin="2"/><net_sink comp="550" pin=0"/></net>

<net id="555"><net_src comp="48" pin="0"/><net_sink comp="550" pin=1"/></net>

<net id="560"><net_src comp="542" pin="2"/><net_sink comp="556" pin=0"/></net>

<net id="561"><net_src comp="50" pin="0"/><net_sink comp="556" pin=1"/></net>

<net id="567"><net_src comp="52" pin="0"/><net_sink comp="562" pin=0"/></net>

<net id="568"><net_src comp="542" pin="2"/><net_sink comp="562" pin=1"/></net>

<net id="569"><net_src comp="54" pin="0"/><net_sink comp="562" pin=2"/></net>

<net id="574"><net_src comp="56" pin="0"/><net_sink comp="570" pin=0"/></net>

<net id="575"><net_src comp="546" pin="1"/><net_sink comp="570" pin=1"/></net>

<net id="585"><net_src comp="58" pin="0"/><net_sink comp="580" pin=0"/></net>

<net id="586"><net_src comp="542" pin="2"/><net_sink comp="580" pin=1"/></net>

<net id="587"><net_src comp="60" pin="0"/><net_sink comp="580" pin=2"/></net>

<net id="591"><net_src comp="580" pin="3"/><net_sink comp="588" pin=0"/></net>

<net id="596"><net_src comp="588" pin="1"/><net_sink comp="592" pin=0"/></net>

<net id="597"><net_src comp="62" pin="0"/><net_sink comp="592" pin=1"/></net>

<net id="601"><net_src comp="592" pin="2"/><net_sink comp="598" pin=0"/></net>

<net id="606"><net_src comp="64" pin="0"/><net_sink comp="602" pin=0"/></net>

<net id="607"><net_src comp="598" pin="1"/><net_sink comp="602" pin=1"/></net>

<net id="612"><net_src comp="602" pin="2"/><net_sink comp="608" pin=0"/></net>

<net id="617"><net_src comp="608" pin="2"/><net_sink comp="613" pin=0"/></net>

<net id="618"><net_src comp="598" pin="1"/><net_sink comp="613" pin=1"/></net>

<net id="622"><net_src comp="613" pin="2"/><net_sink comp="619" pin=0"/></net>

<net id="626"><net_src comp="346" pin="6"/><net_sink comp="623" pin=0"/></net>

<net id="630"><net_src comp="346" pin="6"/><net_sink comp="627" pin=0"/></net>

<net id="634"><net_src comp="346" pin="6"/><net_sink comp="631" pin=0"/></net>

<net id="638"><net_src comp="346" pin="6"/><net_sink comp="635" pin=0"/></net>

<net id="645"><net_src comp="639" pin="1"/><net_sink comp="642" pin=0"/></net>

<net id="646"><net_src comp="642" pin="1"/><net_sink comp="395" pin=0"/></net>

<net id="652"><net_src comp="68" pin="0"/><net_sink comp="647" pin=0"/></net>

<net id="653"><net_src comp="70" pin="0"/><net_sink comp="647" pin=2"/></net>

<net id="658"><net_src comp="70" pin="0"/><net_sink comp="654" pin=1"/></net>

<net id="664"><net_src comp="58" pin="0"/><net_sink comp="659" pin=0"/></net>

<net id="665"><net_src comp="654" pin="2"/><net_sink comp="659" pin=1"/></net>

<net id="666"><net_src comp="60" pin="0"/><net_sink comp="659" pin=2"/></net>

<net id="670"><net_src comp="659" pin="3"/><net_sink comp="667" pin=0"/></net>

<net id="675"><net_src comp="667" pin="1"/><net_sink comp="671" pin=0"/></net>

<net id="676"><net_src comp="62" pin="0"/><net_sink comp="671" pin=1"/></net>

<net id="680"><net_src comp="671" pin="2"/><net_sink comp="677" pin=0"/></net>

<net id="685"><net_src comp="667" pin="1"/><net_sink comp="681" pin=0"/></net>

<net id="686"><net_src comp="72" pin="0"/><net_sink comp="681" pin=1"/></net>

<net id="690"><net_src comp="681" pin="2"/><net_sink comp="687" pin=0"/></net>

<net id="695"><net_src comp="74" pin="0"/><net_sink comp="691" pin=0"/></net>

<net id="696"><net_src comp="687" pin="1"/><net_sink comp="691" pin=1"/></net>

<net id="703"><net_src comp="76" pin="0"/><net_sink comp="697" pin=0"/></net>

<net id="704"><net_src comp="681" pin="2"/><net_sink comp="697" pin=1"/></net>

<net id="705"><net_src comp="78" pin="0"/><net_sink comp="697" pin=2"/></net>

<net id="706"><net_src comp="80" pin="0"/><net_sink comp="697" pin=3"/></net>

<net id="711"><net_src comp="697" pin="4"/><net_sink comp="707" pin=0"/></net>

<net id="712"><net_src comp="82" pin="0"/><net_sink comp="707" pin=1"/></net>

<net id="718"><net_src comp="707" pin="2"/><net_sink comp="713" pin=0"/></net>

<net id="719"><net_src comp="84" pin="0"/><net_sink comp="713" pin=1"/></net>

<net id="720"><net_src comp="691" pin="2"/><net_sink comp="713" pin=2"/></net>

<net id="725"><net_src comp="74" pin="0"/><net_sink comp="721" pin=0"/></net>

<net id="726"><net_src comp="677" pin="1"/><net_sink comp="721" pin=1"/></net>

<net id="731"><net_src comp="713" pin="3"/><net_sink comp="727" pin=0"/></net>

<net id="732"><net_src comp="721" pin="2"/><net_sink comp="727" pin=1"/></net>

<net id="737"><net_src comp="727" pin="2"/><net_sink comp="733" pin=0"/></net>

<net id="742"><net_src comp="733" pin="2"/><net_sink comp="738" pin=0"/></net>

<net id="743"><net_src comp="677" pin="1"/><net_sink comp="738" pin=1"/></net>

<net id="747"><net_src comp="738" pin="2"/><net_sink comp="744" pin=0"/></net>

<net id="751"><net_src comp="748" pin="1"/><net_sink comp="395" pin=0"/></net>

<net id="760"><net_src comp="86" pin="0"/><net_sink comp="755" pin=0"/></net>

<net id="761"><net_src comp="752" pin="1"/><net_sink comp="755" pin=1"/></net>

<net id="762"><net_src comp="60" pin="0"/><net_sink comp="755" pin=2"/></net>

<net id="766"><net_src comp="755" pin="3"/><net_sink comp="763" pin=0"/></net>

<net id="771"><net_src comp="763" pin="1"/><net_sink comp="767" pin=0"/></net>

<net id="772"><net_src comp="88" pin="0"/><net_sink comp="767" pin=1"/></net>

<net id="776"><net_src comp="767" pin="2"/><net_sink comp="773" pin=0"/></net>

<net id="780"><net_src comp="767" pin="2"/><net_sink comp="777" pin=0"/></net>

<net id="787"><net_src comp="90" pin="0"/><net_sink comp="781" pin=0"/></net>

<net id="788"><net_src comp="92" pin="0"/><net_sink comp="781" pin=1"/></net>

<net id="789"><net_src comp="752" pin="1"/><net_sink comp="781" pin=2"/></net>

<net id="790"><net_src comp="60" pin="0"/><net_sink comp="781" pin=3"/></net>

<net id="794"><net_src comp="781" pin="4"/><net_sink comp="791" pin=0"/></net>

<net id="799"><net_src comp="94" pin="0"/><net_sink comp="795" pin=0"/></net>

<net id="800"><net_src comp="791" pin="1"/><net_sink comp="795" pin=1"/></net>

<net id="804"><net_src comp="795" pin="2"/><net_sink comp="801" pin=0"/></net>

<net id="809"><net_src comp="96" pin="0"/><net_sink comp="805" pin=0"/></net>

<net id="810"><net_src comp="777" pin="1"/><net_sink comp="805" pin=1"/></net>

<net id="814"><net_src comp="805" pin="2"/><net_sink comp="811" pin=0"/></net>

<net id="819"><net_src comp="801" pin="1"/><net_sink comp="815" pin=0"/></net>

<net id="820"><net_src comp="811" pin="1"/><net_sink comp="815" pin=1"/></net>

<net id="825"><net_src comp="815" pin="2"/><net_sink comp="821" pin=0"/></net>

<net id="829"><net_src comp="821" pin="2"/><net_sink comp="826" pin=0"/></net>

<net id="834"><net_src comp="826" pin="1"/><net_sink comp="830" pin=0"/></net>

<net id="835"><net_src comp="773" pin="1"/><net_sink comp="830" pin=1"/></net>

<net id="839"><net_src comp="830" pin="2"/><net_sink comp="836" pin=0"/></net>

<net id="843"><net_src comp="840" pin="1"/><net_sink comp="395" pin=0"/></net>

<net id="847"><net_src comp="184" pin="1"/><net_sink comp="844" pin=0"/></net>

<net id="854"><net_src comp="42" pin="0"/><net_sink comp="848" pin=0"/></net>

<net id="855"><net_src comp="844" pin="1"/><net_sink comp="848" pin=1"/></net>

<net id="856"><net_src comp="44" pin="0"/><net_sink comp="848" pin=2"/></net>

<net id="857"><net_src comp="46" pin="0"/><net_sink comp="848" pin=3"/></net>

<net id="861"><net_src comp="844" pin="1"/><net_sink comp="858" pin=0"/></net>

<net id="866"><net_src comp="848" pin="4"/><net_sink comp="862" pin=0"/></net>

<net id="867"><net_src comp="38" pin="0"/><net_sink comp="862" pin=1"/></net>

<net id="872"><net_src comp="858" pin="1"/><net_sink comp="868" pin=0"/></net>

<net id="873"><net_src comp="40" pin="0"/><net_sink comp="868" pin=1"/></net>

<net id="878"><net_src comp="868" pin="2"/><net_sink comp="874" pin=0"/></net>

<net id="879"><net_src comp="862" pin="2"/><net_sink comp="874" pin=1"/></net>

<net id="884"><net_src comp="874" pin="2"/><net_sink comp="880" pin=0"/></net>

<net id="885"><net_src comp="401" pin="2"/><net_sink comp="880" pin=1"/></net>

<net id="890"><net_src comp="880" pin="2"/><net_sink comp="886" pin=0"/></net>

<net id="897"><net_src comp="891" pin="1"/><net_sink comp="894" pin=0"/></net>

<net id="898"><net_src comp="894" pin="1"/><net_sink comp="365" pin=4"/></net>

<net id="903"><net_src comp="891" pin="1"/><net_sink comp="899" pin=0"/></net>

<net id="904"><net_src comp="100" pin="0"/><net_sink comp="899" pin=1"/></net>

<net id="909"><net_src comp="894" pin="1"/><net_sink comp="905" pin=0"/></net>

<net id="910"><net_src comp="102" pin="0"/><net_sink comp="905" pin=1"/></net>

<net id="911"><net_src comp="905" pin="2"/><net_sink comp="365" pin=5"/></net>

<net id="915"><net_src comp="912" pin="1"/><net_sink comp="207" pin=2"/></net>

<net id="919"><net_src comp="916" pin="1"/><net_sink comp="218" pin=2"/></net>

<net id="923"><net_src comp="920" pin="1"/><net_sink comp="229" pin=2"/></net>

<net id="928"><net_src comp="106" pin="0"/><net_sink comp="924" pin=0"/></net>

<net id="933"><net_src comp="924" pin="2"/><net_sink comp="929" pin=0"/></net>

<net id="934"><net_src comp="108" pin="0"/><net_sink comp="929" pin=1"/></net>

<net id="935"><net_src comp="929" pin="2"/><net_sink comp="240" pin=2"/></net>

<net id="940"><net_src comp="924" pin="2"/><net_sink comp="936" pin=0"/></net>

<net id="941"><net_src comp="106" pin="0"/><net_sink comp="936" pin=1"/></net>

<net id="945"><net_src comp="936" pin="2"/><net_sink comp="942" pin=0"/></net>

<net id="950"><net_src comp="942" pin="1"/><net_sink comp="946" pin=0"/></net>

<net id="955"><net_src comp="929" pin="2"/><net_sink comp="951" pin=0"/></net>

<net id="956"><net_src comp="102" pin="0"/><net_sink comp="951" pin=1"/></net>

<net id="960"><net_src comp="240" pin="4"/><net_sink comp="957" pin=0"/></net>

<net id="965"><net_src comp="240" pin="4"/><net_sink comp="961" pin=0"/></net>

<net id="966"><net_src comp="102" pin="0"/><net_sink comp="961" pin=1"/></net>

<net id="971"><net_src comp="957" pin="1"/><net_sink comp="967" pin=0"/></net>

<net id="972"><net_src comp="110" pin="0"/><net_sink comp="967" pin=1"/></net>

<net id="978"><net_src comp="961" pin="2"/><net_sink comp="973" pin=0"/></net>

<net id="979"><net_src comp="112" pin="0"/><net_sink comp="973" pin=1"/></net>

<net id="980"><net_src comp="967" pin="2"/><net_sink comp="973" pin=2"/></net>

<net id="981"><net_src comp="973" pin="3"/><net_sink comp="379" pin=5"/></net>

<net id="985"><net_src comp="982" pin="1"/><net_sink comp="262" pin=6"/></net>

<net id="989"><net_src comp="986" pin="1"/><net_sink comp="284" pin=6"/></net>

<net id="993"><net_src comp="990" pin="1"/><net_sink comp="306" pin=6"/></net>

<net id="998"><net_src comp="116" pin="0"/><net_sink comp="994" pin=0"/></net>

<net id="999"><net_src comp="327" pin="16"/><net_sink comp="994" pin=1"/></net>

<net id="1004"><net_src comp="994" pin="2"/><net_sink comp="1000" pin=0"/></net>

<net id="1005"><net_src comp="262" pin="16"/><net_sink comp="1000" pin=1"/></net>

<net id="1010"><net_src comp="1000" pin="2"/><net_sink comp="1006" pin=0"/></net>

<net id="1011"><net_src comp="284" pin="16"/><net_sink comp="1006" pin=1"/></net>

<net id="1016"><net_src comp="1006" pin="2"/><net_sink comp="1012" pin=0"/></net>

<net id="1017"><net_src comp="306" pin="16"/><net_sink comp="1012" pin=1"/></net>

<net id="1021"><net_src comp="407" pin="4"/><net_sink comp="1018" pin=0"/></net>

<net id="1025"><net_src comp="417" pin="4"/><net_sink comp="1022" pin=0"/></net>

<net id="1029"><net_src comp="426" pin="4"/><net_sink comp="1026" pin=0"/></net>

<net id="1033"><net_src comp="407" pin="4"/><net_sink comp="1030" pin=0"/></net>

<net id="1037"><net_src comp="417" pin="4"/><net_sink comp="1034" pin=0"/></net>

<net id="1041"><net_src comp="426" pin="4"/><net_sink comp="1038" pin=0"/></net>

<net id="1045"><net_src comp="154" pin="2"/><net_sink comp="1042" pin=0"/></net>

<net id="1046"><net_src comp="1042" pin="1"/><net_sink comp="346" pin=4"/></net>

<net id="1047"><net_src comp="1042" pin="1"/><net_sink comp="395" pin=1"/></net>

<net id="1048"><net_src comp="1042" pin="1"/><net_sink comp="306" pin=8"/></net>

<net id="1049"><net_src comp="1042" pin="1"/><net_sink comp="306" pin=10"/></net>

<net id="1053"><net_src comp="160" pin="2"/><net_sink comp="1050" pin=0"/></net>

<net id="1054"><net_src comp="1050" pin="1"/><net_sink comp="346" pin=3"/></net>

<net id="1055"><net_src comp="1050" pin="1"/><net_sink comp="395" pin=1"/></net>

<net id="1056"><net_src comp="1050" pin="1"/><net_sink comp="197" pin=2"/></net>

<net id="1057"><net_src comp="1050" pin="1"/><net_sink comp="284" pin=8"/></net>

<net id="1058"><net_src comp="1050" pin="1"/><net_sink comp="284" pin=10"/></net>

<net id="1062"><net_src comp="166" pin="2"/><net_sink comp="1059" pin=0"/></net>

<net id="1063"><net_src comp="1059" pin="1"/><net_sink comp="401" pin=0"/></net>

<net id="1064"><net_src comp="1059" pin="1"/><net_sink comp="501" pin=0"/></net>

<net id="1065"><net_src comp="1059" pin="1"/><net_sink comp="346" pin=2"/></net>

<net id="1066"><net_src comp="1059" pin="1"/><net_sink comp="395" pin=1"/></net>

<net id="1067"><net_src comp="1059" pin="1"/><net_sink comp="187" pin=2"/></net>

<net id="1068"><net_src comp="1059" pin="1"/><net_sink comp="262" pin=8"/></net>

<net id="1069"><net_src comp="1059" pin="1"/><net_sink comp="262" pin=10"/></net>

<net id="1073"><net_src comp="172" pin="2"/><net_sink comp="1070" pin=0"/></net>

<net id="1074"><net_src comp="1070" pin="1"/><net_sink comp="496" pin=0"/></net>

<net id="1075"><net_src comp="1070" pin="1"/><net_sink comp="542" pin=1"/></net>

<net id="1076"><net_src comp="1070" pin="1"/><net_sink comp="576" pin=1"/></net>

<net id="1077"><net_src comp="1070" pin="1"/><net_sink comp="946" pin=1"/></net>

<net id="1078"><net_src comp="1070" pin="1"/><net_sink comp="327" pin=8"/></net>

<net id="1079"><net_src comp="1070" pin="1"/><net_sink comp="327" pin=10"/></net>

<net id="1080"><net_src comp="1070" pin="1"/><net_sink comp="327" pin=14"/></net>

<net id="1084"><net_src comp="178" pin="2"/><net_sink comp="1081" pin=0"/></net>

<net id="1085"><net_src comp="1081" pin="1"/><net_sink comp="454" pin=1"/></net>

<net id="1086"><net_src comp="1081" pin="1"/><net_sink comp="463" pin=1"/></net>

<net id="1087"><net_src comp="1081" pin="1"/><net_sink comp="608" pin=1"/></net>

<net id="1088"><net_src comp="1081" pin="1"/><net_sink comp="346" pin=1"/></net>

<net id="1089"><net_src comp="1081" pin="1"/><net_sink comp="733" pin=1"/></net>

<net id="1090"><net_src comp="1081" pin="1"/><net_sink comp="407" pin=1"/></net>

<net id="1091"><net_src comp="1081" pin="1"/><net_sink comp="417" pin=1"/></net>

<net id="1092"><net_src comp="1081" pin="1"/><net_sink comp="426" pin=1"/></net>

<net id="1096"><net_src comp="126" pin="1"/><net_sink comp="1093" pin=0"/></net>

<net id="1097"><net_src comp="1093" pin="1"/><net_sink comp="379" pin=8"/></net>

<net id="1098"><net_src comp="1093" pin="1"/><net_sink comp="990" pin=0"/></net>

<net id="1102"><net_src comp="130" pin="1"/><net_sink comp="1099" pin=0"/></net>

<net id="1103"><net_src comp="1099" pin="1"/><net_sink comp="379" pin=7"/></net>

<net id="1104"><net_src comp="1099" pin="1"/><net_sink comp="986" pin=0"/></net>

<net id="1108"><net_src comp="134" pin="1"/><net_sink comp="1105" pin=0"/></net>

<net id="1109"><net_src comp="1105" pin="1"/><net_sink comp="379" pin=6"/></net>

<net id="1110"><net_src comp="1105" pin="1"/><net_sink comp="982" pin=0"/></net>

<net id="1114"><net_src comp="138" pin="1"/><net_sink comp="1111" pin=0"/></net>

<net id="1115"><net_src comp="1111" pin="1"/><net_sink comp="365" pin=8"/></net>

<net id="1116"><net_src comp="1111" pin="1"/><net_sink comp="920" pin=0"/></net>

<net id="1120"><net_src comp="142" pin="1"/><net_sink comp="1117" pin=0"/></net>

<net id="1121"><net_src comp="1117" pin="1"/><net_sink comp="365" pin=7"/></net>

<net id="1122"><net_src comp="1117" pin="1"/><net_sink comp="916" pin=0"/></net>

<net id="1126"><net_src comp="146" pin="1"/><net_sink comp="1123" pin=0"/></net>

<net id="1127"><net_src comp="1123" pin="1"/><net_sink comp="365" pin=6"/></net>

<net id="1128"><net_src comp="1123" pin="1"/><net_sink comp="912" pin=0"/></net>

<net id="1132"><net_src comp="150" pin="1"/><net_sink comp="1129" pin=0"/></net>

<net id="1133"><net_src comp="1129" pin="1"/><net_sink comp="355" pin=4"/></net>

<net id="1134"><net_src comp="1129" pin="1"/><net_sink comp="891" pin=0"/></net>

<net id="1138"><net_src comp="435" pin="1"/><net_sink comp="1135" pin=0"/></net>

<net id="1139"><net_src comp="1135" pin="1"/><net_sink comp="821" pin=1"/></net>

<net id="1143"><net_src comp="439" pin="1"/><net_sink comp="1140" pin=0"/></net>

<net id="1144"><net_src comp="1140" pin="1"/><net_sink comp="542" pin=0"/></net>

<net id="1145"><net_src comp="1140" pin="1"/><net_sink comp="576" pin=0"/></net>

<net id="1146"><net_src comp="1140" pin="1"/><net_sink comp="327" pin=0"/></net>

<net id="1147"><net_src comp="1140" pin="1"/><net_sink comp="327" pin=4"/></net>

<net id="1151"><net_src comp="443" pin="2"/><net_sink comp="1148" pin=0"/></net>

<net id="1155"><net_src comp="449" pin="1"/><net_sink comp="1152" pin=0"/></net>

<net id="1156"><net_src comp="1152" pin="1"/><net_sink comp="401" pin=0"/></net>

<net id="1160"><net_src comp="490" pin="2"/><net_sink comp="1157" pin=0"/></net>

<net id="1164"><net_src comp="496" pin="2"/><net_sink comp="1161" pin=0"/></net>

<net id="1168"><net_src comp="536" pin="2"/><net_sink comp="1165" pin=0"/></net>

<net id="1172"><net_src comp="542" pin="2"/><net_sink comp="1169" pin=0"/></net>

<net id="1173"><net_src comp="1169" pin="1"/><net_sink comp="654" pin=0"/></net>

<net id="1174"><net_src comp="1169" pin="1"/><net_sink comp="752" pin=0"/></net>

<net id="1178"><net_src comp="546" pin="1"/><net_sink comp="1175" pin=0"/></net>

<net id="1179"><net_src comp="1175" pin="1"/><net_sink comp="346" pin=5"/></net>

<net id="1183"><net_src comp="550" pin="2"/><net_sink comp="1180" pin=0"/></net>

<net id="1187"><net_src comp="556" pin="2"/><net_sink comp="1184" pin=0"/></net>

<net id="1191"><net_src comp="562" pin="3"/><net_sink comp="1188" pin=0"/></net>

<net id="1195"><net_src comp="570" pin="2"/><net_sink comp="1192" pin=0"/></net>

<net id="1196"><net_src comp="1192" pin="1"/><net_sink comp="647" pin=1"/></net>

<net id="1200"><net_src comp="576" pin="2"/><net_sink comp="1197" pin=0"/></net>

<net id="1201"><net_src comp="1197" pin="1"/><net_sink comp="886" pin=1"/></net>

<net id="1205"><net_src comp="619" pin="1"/><net_sink comp="1202" pin=0"/></net>

<net id="1206"><net_src comp="1202" pin="1"/><net_sink comp="639" pin=0"/></net>

<net id="1210"><net_src comp="623" pin="1"/><net_sink comp="1207" pin=0"/></net>

<net id="1211"><net_src comp="1207" pin="1"/><net_sink comp="327" pin=2"/></net>

<net id="1215"><net_src comp="627" pin="1"/><net_sink comp="1212" pin=0"/></net>

<net id="1216"><net_src comp="1212" pin="1"/><net_sink comp="262" pin=2"/></net>

<net id="1220"><net_src comp="631" pin="1"/><net_sink comp="1217" pin=0"/></net>

<net id="1221"><net_src comp="1217" pin="1"/><net_sink comp="284" pin=2"/></net>

<net id="1225"><net_src comp="635" pin="1"/><net_sink comp="1222" pin=0"/></net>

<net id="1226"><net_src comp="1222" pin="1"/><net_sink comp="306" pin=2"/></net>

<net id="1230"><net_src comp="642" pin="1"/><net_sink comp="1227" pin=0"/></net>

<net id="1231"><net_src comp="1227" pin="1"/><net_sink comp="395" pin=0"/></net>

<net id="1235"><net_src comp="647" pin="3"/><net_sink comp="1232" pin=0"/></net>

<net id="1239"><net_src comp="744" pin="1"/><net_sink comp="1236" pin=0"/></net>

<net id="1240"><net_src comp="1236" pin="1"/><net_sink comp="748" pin=0"/></net>

<net id="1244"><net_src comp="748" pin="1"/><net_sink comp="1241" pin=0"/></net>

<net id="1245"><net_src comp="1241" pin="1"/><net_sink comp="395" pin=0"/></net>

<net id="1249"><net_src comp="395" pin="2"/><net_sink comp="1246" pin=0"/></net>

<net id="1250"><net_src comp="1246" pin="1"/><net_sink comp="197" pin=0"/></net>

<net id="1254"><net_src comp="836" pin="1"/><net_sink comp="1251" pin=0"/></net>

<net id="1255"><net_src comp="1251" pin="1"/><net_sink comp="840" pin=0"/></net>

<net id="1259"><net_src comp="840" pin="1"/><net_sink comp="1256" pin=0"/></net>

<net id="1260"><net_src comp="1256" pin="1"/><net_sink comp="395" pin=0"/></net>

<net id="1264"><net_src comp="395" pin="2"/><net_sink comp="1261" pin=0"/></net>

<net id="1265"><net_src comp="1261" pin="1"/><net_sink comp="355" pin=3"/></net>

<net id="1266"><net_src comp="1261" pin="1"/><net_sink comp="365" pin=3"/></net>

<net id="1267"><net_src comp="1261" pin="1"/><net_sink comp="229" pin=0"/></net>

<net id="1268"><net_src comp="1261" pin="1"/><net_sink comp="306" pin=14"/></net>

<net id="1272"><net_src comp="886" pin="2"/><net_sink comp="1269" pin=0"/></net>

<net id="1276"><net_src comp="894" pin="1"/><net_sink comp="1273" pin=0"/></net>

<net id="1277"><net_src comp="1273" pin="1"/><net_sink comp="365" pin=4"/></net>

<net id="1278"><net_src comp="1273" pin="1"/><net_sink comp="924" pin=1"/></net>

<net id="1282"><net_src comp="899" pin="2"/><net_sink comp="1279" pin=0"/></net>

<net id="1286"><net_src comp="905" pin="2"/><net_sink comp="1283" pin=0"/></net>

<net id="1287"><net_src comp="1283" pin="1"/><net_sink comp="365" pin=5"/></net>

<net id="1300"><net_src comp="946" pin="2"/><net_sink comp="1297" pin=0"/></net>

<net id="1301"><net_src comp="1297" pin="1"/><net_sink comp="252" pin=2"/></net>

<net id="1302"><net_src comp="1297" pin="1"/><net_sink comp="327" pin=12"/></net>

<net id="1306"><net_src comp="951" pin="2"/><net_sink comp="1303" pin=0"/></net>

<net id="1310"><net_src comp="973" pin="3"/><net_sink comp="1307" pin=0"/></net>

<net id="1311"><net_src comp="1307" pin="1"/><net_sink comp="379" pin=5"/></net>

<net id="1315"><net_src comp="1018" pin="1"/><net_sink comp="1312" pin=0"/></net>

<net id="1316"><net_src comp="1312" pin="1"/><net_sink comp="262" pin=0"/></net>

<net id="1320"><net_src comp="1022" pin="1"/><net_sink comp="1317" pin=0"/></net>

<net id="1321"><net_src comp="1317" pin="1"/><net_sink comp="284" pin=0"/></net>

<net id="1325"><net_src comp="1026" pin="1"/><net_sink comp="1322" pin=0"/></net>

<net id="1326"><net_src comp="1322" pin="1"/><net_sink comp="306" pin=0"/></net>

<net id="1330"><net_src comp="1030" pin="1"/><net_sink comp="1327" pin=0"/></net>

<net id="1331"><net_src comp="1327" pin="1"/><net_sink comp="262" pin=4"/></net>

<net id="1335"><net_src comp="1034" pin="1"/><net_sink comp="1332" pin=0"/></net>

<net id="1336"><net_src comp="1332" pin="1"/><net_sink comp="284" pin=4"/></net>

<net id="1340"><net_src comp="1038" pin="1"/><net_sink comp="1337" pin=0"/></net>

<net id="1341"><net_src comp="1337" pin="1"/><net_sink comp="306" pin=4"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: operator+.3 : p_read13 | {1 }
	Port: operator+.3 : b_p_read | {1 }
	Port: operator+.3 : p_read4 | {1 }
	Port: operator+.3 : p_read25 | {1 }
	Port: operator+.3 : p_read3 | {1 }
  - Chain level:
	State 1
		icmp_ln61 : 1
		br_ln61 : 2
		bitcast_ln61 : 1
		tmp_48 : 2
	State 2
		icmp_ln61_9 : 1
		icmp_ln61_10 : 1
		or_ln61 : 2
		and_ln61 : 2
		br_ln61 : 2
		br_ln61 : 1
	State 3
		tmp_49 : 1
		trunc_ln61_1 : 1
		icmp_ln61_11 : 2
		icmp_ln61_12 : 2
		or_ln61_1 : 3
		and_ln61_4 : 3
		br_ln61 : 3
		trunc_ln138 : 1
		icmp_ln141 : 1
		br_ln141 : 2
		icmp_ln144 : 1
		br_ln144 : 2
		tmp : 1
		br_ln148 : 2
		diff_p_1 : 2
		br_ln116 : 1
		shl_ln : 1
		zext_ln117 : 2
		add_ln117 : 3
		zext_ln117_1 : 4
		shl_ln117 : 5
		and_ln117 : 6
		lshr_ln117 : 6
		trunc_ln117 : 7
	State 4
	State 5
		c_p_3 : 1
		agg_result_1_ret : 1
		agg_result_11_ret : 1
		agg_result_12_ret : 1
	State 6
		bitcast_ln117 : 1
		tmp_51 : 2
	State 7
	State 8
	State 9
		agg_result_1_0 : 1
		br_ln116 : 1
		shl_ln117_2 : 1
		zext_ln117_4 : 2
		add_ln117_2 : 3
		zext_ln117_3 : 4
		add_ln117_3 : 3
		zext_ln117_5 : 4
		shl_ln117_1 : 5
		tmp_53 : 4
		icmp_ln117 : 5
		select_ln117 : 6
		shl_ln117_3 : 5
		sub_ln117 : 7
		and_ln117_1 : 8
		lshr_ln117_1 : 8
		trunc_ln117_1 : 9
	State 10
		tmp_54 : 1
	State 11
	State 12
	State 13
		shl_ln117_5 : 1
		zext_ln117_7 : 2
		add_ln117_4 : 3
		zext_ln117_6 : 4
		zext_ln117_8 : 4
		or_ln : 1
		zext_ln117_9 : 2
		shl_ln117_4 : 3
		trunc_ln117_3 : 4
		shl_ln117_6 : 5
		zext_ln117_10 : 6
		sub_ln117_1 : 7
		and_ln117_2 : 8
		zext_ln117_11 : 8
		lshr_ln117_2 : 9
		trunc_ln117_4 : 10
	State 14
		tmp_55 : 1
	State 15
	State 16
	State 17
		tmp_56 : 1
		trunc_ln77 : 1
		icmp_ln77_4 : 2
		icmp_ln77_5 : 2
		or_ln77 : 3
		and_ln77 : 3
		and_ln77_1 : 3
		br_ln122 : 3
		call_ln117 : 1
	State 18
	State 19
		empty : 1
		icmp_ln92 : 1
		br_ln92 : 2
		xor_ln92 : 2
		call_ln117 : 2
	State 20
	State 21
		base : 1
		xor_ln100 : 1
		sext_ln100 : 1
		tmp_59 : 2
		icmp_ln104 : 2
		br_ln104 : 3
		agg_result_1_3 : 4
		agg_result_112_2 : 4
		agg_result_12_2 : 4
		base_0_lcssa_i_i1013 : 4
		zext_ln104 : 5
		icmp_ln104_4 : 5
		add_ln104 : 6
		select_ln104 : 7
		call_ln117 : 8
	State 22
	State 23
		agg_result_1_6 : 1
		agg_result_112_6 : 1
		agg_result_12_5 : 1
		agg_result_01_4 : 1
		mrv : 2
		mrv_1 : 3
		mrv_2 : 4
		mrv_3 : 5
		ret_ln152 : 6
	State 24
		bitcast_ln142 : 1
		bitcast_ln142_1 : 1
		bitcast_ln142_2 : 1
	State 25
		bitcast_ln136 : 1
		bitcast_ln136_1 : 1
		bitcast_ln136_2 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------------------------|---------|---------|---------|---------|
| Operation|                 Functional Unit                 |   DSP   |  Delay  |    FF   |   LUT   |
|----------|-------------------------------------------------|---------|---------|---------|---------|
|          |                grp_p_sum_1_fu_346               |    2    |  3.661  |   1761  |   782   |
|   call   |  grp_operator_3_Pipeline_VITIS_LOOP_84_1_fu_355 |    0    |  0.427  |   199   |   131   |
|          |  grp_operator_3_Pipeline_VITIS_LOOP_92_2_fu_365 |    0    |    0    |   199   |    41   |
|          | grp_operator_3_Pipeline_VITIS_LOOP_104_3_fu_379 |    0    |    0    |   224   |   100   |
|----------|-------------------------------------------------|---------|---------|---------|---------|
|          |                lshr_ln117_fu_613                |    0    |    0    |    0    |   423   |
|   lshr   |               lshr_ln117_1_fu_738               |    0    |    0    |    0    |   423   |
|          |               lshr_ln117_2_fu_830               |    0    |    0    |    0    |   311   |
|----------|-------------------------------------------------|---------|---------|---------|---------|
|   fadd   |                    grp_fu_395                   |    2    |    0    |   227   |   214   |
|----------|-------------------------------------------------|---------|---------|---------|---------|
|          |                 shl_ln117_fu_602                |    0    |    0    |    0    |   125   |
|          |                shl_ln117_1_fu_691               |    0    |    0    |    0    |   125   |
|    shl   |                shl_ln117_3_fu_721               |    0    |    0    |    0    |   125   |
|          |                shl_ln117_4_fu_795               |    0    |    0    |    0    |    14   |
|          |                shl_ln117_6_fu_805               |    0    |    0    |    0    |    14   |
|----------|-------------------------------------------------|---------|---------|---------|---------|
|          |                 and_ln61_fu_490                 |    0    |    0    |    0    |    2    |
|          |                and_ln61_4_fu_536                |    0    |    0    |    0    |    2    |
|          |                 and_ln117_fu_608                |    0    |    0    |    0    |   128   |
|    and   |                and_ln117_1_fu_733               |    0    |    0    |    0    |   128   |
|          |                and_ln117_2_fu_821               |    0    |    0    |    0    |    96   |
|          |                 and_ln77_fu_880                 |    0    |    0    |    0    |    2    |
|          |                and_ln77_1_fu_886                |    0    |    0    |    0    |    2    |
|----------|-------------------------------------------------|---------|---------|---------|---------|
|          |                  diff_p_fu_542                  |    0    |    0    |    0    |    39   |
|          |                 diff_p_1_fu_570                 |    0    |    0    |    0    |    9    |
|    sub   |                 sub_ln117_fu_727                |    0    |    0    |    0    |   135   |
|          |                sub_ln117_1_fu_815               |    0    |    0    |    0    |   103   |
|          |                 sub_ln92_fu_924                 |    0    |    0    |    0    |    9    |
|----------|-------------------------------------------------|---------|---------|---------|---------|
|          |                 add_ln117_fu_592                |    0    |    0    |    0    |    44   |
|          |                add_ln117_1_fu_654               |    0    |    0    |    0    |    39   |
|          |                add_ln117_2_fu_671               |    0    |    0    |    0    |    44   |
|    add   |                add_ln117_3_fu_681               |    0    |    0    |    0    |    44   |
|          |                add_ln117_4_fu_767               |    0    |    0    |    0    |    14   |
|          |                   base_fu_929                   |    0    |    0    |    0    |    9    |
|          |                  tmp_59_fu_946                  |    0    |    0    |    0    |    39   |
|          |                 add_ln104_fu_967                |    0    |    0    |    0    |    9    |
|----------|-------------------------------------------------|---------|---------|---------|---------|
|          |                 icmp_ln61_fu_443                |    0    |    0    |    0    |    20   |
|          |                icmp_ln61_9_fu_472               |    0    |    0    |    0    |    11   |
|          |               icmp_ln61_10_fu_478               |    0    |    0    |    0    |    16   |
|          |                icmp_ln61_8_fu_496               |    0    |    0    |    0    |    20   |
|          |               icmp_ln61_11_fu_518               |    0    |    0    |    0    |    11   |
|          |               icmp_ln61_12_fu_524               |    0    |    0    |    0    |    16   |
|          |                icmp_ln141_fu_550                |    0    |    0    |    0    |    20   |
|   icmp   |                icmp_ln144_fu_556                |    0    |    0    |    0    |    20   |
|          |                 icmp_ln77_fu_576                |    0    |    0    |    0    |    20   |
|          |                icmp_ln117_fu_707                |    0    |    0    |    0    |    19   |
|          |                icmp_ln77_4_fu_862               |    0    |    0    |    0    |    11   |
|          |                icmp_ln77_5_fu_868               |    0    |    0    |    0    |    16   |
|          |                 icmp_ln92_fu_899                |    0    |    0    |    0    |    20   |
|          |                icmp_ln104_fu_951                |    0    |    0    |    0    |    8    |
|          |               icmp_ln104_4_fu_961               |    0    |    0    |    0    |    8    |
|----------|-------------------------------------------------|---------|---------|---------|---------|
|  select  |               select_ln117_fu_713               |    0    |    0    |    0    |   107   |
|          |               select_ln104_fu_973               |    0    |    0    |    0    |    3    |
|----------|-------------------------------------------------|---------|---------|---------|---------|
|          |                  or_ln61_fu_484                 |    0    |    0    |    0    |    2    |
|    or    |                 or_ln61_1_fu_530                |    0    |    0    |    0    |    2    |
|          |                  or_ln77_fu_874                 |    0    |    0    |    0    |    2    |
|----------|-------------------------------------------------|---------|---------|---------|---------|
|    xor   |                 xor_ln92_fu_905                 |    0    |    0    |    0    |    2    |
|          |                 xor_ln100_fu_936                |    0    |    0    |    0    |    2    |
|----------|-------------------------------------------------|---------|---------|---------|---------|
|          |                p_read_read_fu_154               |    0    |    0    |    0    |    0    |
|          |               p_read_6_read_fu_160              |    0    |    0    |    0    |    0    |
|   read   |               p_read_7_read_fu_166              |    0    |    0    |    0    |    0    |
|          |              b_p_read_1_read_fu_172             |    0    |    0    |    0    |    0    |
|          |               p_read_8_read_fu_178              |    0    |    0    |    0    |    0    |
|----------|-------------------------------------------------|---------|---------|---------|---------|
|   fcmp   |                    grp_fu_401                   |    0    |    0    |    0    |    0    |
|----------|-------------------------------------------------|---------|---------|---------|---------|
|          |                    grp_fu_407                   |    0    |    0    |    0    |    0    |
|          |                    grp_fu_417                   |    0    |    0    |    0    |    0    |
|          |                    grp_fu_426                   |    0    |    0    |    0    |    0    |
|partselect|                   tmp_s_fu_454                  |    0    |    0    |    0    |    0    |
|          |               trunc_ln61_3_fu_463               |    0    |    0    |    0    |    0    |
|          |                  tmp_49_fu_504                  |    0    |    0    |    0    |    0    |
|          |                  tmp_53_fu_697                  |    0    |    0    |    0    |    0    |
|          |                  tmp_56_fu_848                  |    0    |    0    |    0    |    0    |
|----------|-------------------------------------------------|---------|---------|---------|---------|
|          |                trunc_ln129_fu_435               |    0    |    0    |    0    |    0    |
|          |                    c_p_fu_439                   |    0    |    0    |    0    |    0    |
|          |               trunc_ln61_1_fu_514               |    0    |    0    |    0    |    0    |
|          |                trunc_ln138_fu_546               |    0    |    0    |    0    |    0    |
|          |                trunc_ln117_fu_619               |    0    |    0    |    0    |    0    |
|   trunc  |               trunc_ln117_1_fu_744              |    0    |    0    |    0    |    0    |
|          |               trunc_ln117_2_fu_752              |    0    |    0    |    0    |    0    |
|          |               trunc_ln117_3_fu_801              |    0    |    0    |    0    |    0    |
|          |               trunc_ln117_4_fu_836              |    0    |    0    |    0    |    0    |
|          |                trunc_ln77_fu_858                |    0    |    0    |    0    |    0    |
|          |                   empty_fu_894                  |    0    |    0    |    0    |    0    |
|----------|-------------------------------------------------|---------|---------|---------|---------|
| bitselect|                    tmp_fu_562                   |    0    |    0    |    0    |    0    |
|          |                  tmp_52_fu_647                  |    0    |    0    |    0    |    0    |
|----------|-------------------------------------------------|---------|---------|---------|---------|
|          |                  shl_ln_fu_580                  |    0    |    0    |    0    |    0    |
|bitconcatenate|                shl_ln117_2_fu_659               |    0    |    0    |    0    |    0    |
|          |                shl_ln117_5_fu_755               |    0    |    0    |    0    |    0    |
|          |                   or_ln_fu_781                  |    0    |    0    |    0    |    0    |
|----------|-------------------------------------------------|---------|---------|---------|---------|
|          |                zext_ln117_fu_588                |    0    |    0    |    0    |    0    |
|          |               zext_ln117_1_fu_598               |    0    |    0    |    0    |    0    |
|          |               zext_ln117_2_fu_639               |    0    |    0    |    0    |    0    |
|          |               zext_ln117_4_fu_667               |    0    |    0    |    0    |    0    |
|          |               zext_ln117_3_fu_677               |    0    |    0    |    0    |    0    |
|          |               zext_ln117_5_fu_687               |    0    |    0    |    0    |    0    |
|   zext   |               zext_ln117_7_fu_763               |    0    |    0    |    0    |    0    |
|          |               zext_ln117_6_fu_773               |    0    |    0    |    0    |    0    |
|          |               zext_ln117_8_fu_777               |    0    |    0    |    0    |    0    |
|          |               zext_ln117_9_fu_791               |    0    |    0    |    0    |    0    |
|          |               zext_ln117_10_fu_811              |    0    |    0    |    0    |    0    |
|          |               zext_ln117_11_fu_826              |    0    |    0    |    0    |    0    |
|          |                zext_ln104_fu_957                |    0    |    0    |    0    |    0    |
|----------|-------------------------------------------------|---------|---------|---------|---------|
|          |                   c_p_3_fu_623                  |    0    |    0    |    0    |    0    |
|extractvalue|             agg_result_1_ret_fu_627             |    0    |    0    |    0    |    0    |
|          |             agg_result_11_ret_fu_631            |    0    |    0    |    0    |    0    |
|          |             agg_result_12_ret_fu_635            |    0    |    0    |    0    |    0    |
|----------|-------------------------------------------------|---------|---------|---------|---------|
|   sext   |                sext_ln100_fu_942                |    0    |    0    |    0    |    0    |
|----------|-------------------------------------------------|---------|---------|---------|---------|
|          |                    mrv_fu_994                   |    0    |    0    |    0    |    0    |
|insertvalue|                  mrv_1_fu_1000                  |    0    |    0    |    0    |    0    |
|          |                  mrv_2_fu_1006                  |    0    |    0    |    0    |    0    |
|          |                  mrv_3_fu_1012                  |    0    |    0    |    0    |    0    |
|----------|-------------------------------------------------|---------|---------|---------|---------|
|   Total  |                                                 |    4    |  4.088  |   2610  |   4081  |
|----------|-------------------------------------------------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------------+--------+
|                             |   FF   |
+-----------------------------+--------+
|   agg_result_01_0_reg_248   |   32   |
|   agg_result_01_4_reg_324   |   32   |
|agg_result_112_0_loc_reg_1117|   32   |
|   agg_result_112_2_reg_215  |   32   |
|agg_result_112_3_loc_reg_1099|   32   |
|   agg_result_112_5_reg_194  |   32   |
|   agg_result_112_6_reg_281  |   32   |
|  agg_result_11_ret_reg_1217 |   32   |
| agg_result_12_0_loc_reg_1111|   32   |
|   agg_result_12_2_reg_226   |   32   |
| agg_result_12_3_loc_reg_1093|   32   |
|   agg_result_12_5_reg_303   |   32   |
|  agg_result_12_ret_reg_1222 |   32   |
|    agg_result_1_0_reg_184   |   32   |
| agg_result_1_1_loc_reg_1123 |   32   |
|    agg_result_1_3_reg_204   |   32   |
| agg_result_1_4_loc_reg_1105 |   32   |
|    agg_result_1_6_reg_259   |   32   |
|  agg_result_1_ret_reg_1212  |   32   |
|     and_ln61_4_reg_1165     |    1   |
|      and_ln61_reg_1157      |    1   |
|     and_ln77_1_reg_1269     |    1   |
|     b_p_read_1_reg_1070     |   32   |
| base_0_lcssa_i_i1013_reg_236|    2   |
|   bitcast_ln117_1_reg_1241  |   32   |
|   bitcast_ln117_2_reg_1256  |   32   |
|    bitcast_ln117_reg_1227   |   32   |
|   bitcast_ln136_1_reg_1332  |   32   |
|   bitcast_ln136_2_reg_1337  |   32   |
|    bitcast_ln136_reg_1327   |   32   |
|   bitcast_ln142_1_reg_1317  |   32   |
|   bitcast_ln142_2_reg_1322  |   32   |
|    bitcast_ln142_reg_1312   |   32   |
|    bitcast_ln61_reg_1152    |   32   |
|        c_p_3_reg_1207       |   32   |
|         c_p_reg_1140        |   32   |
|      diff_p_1_reg_1192      |    2   |
|       diff_p_reg_1169       |   32   |
|        empty_reg_1273       |    2   |
|     icmp_ln104_reg_1303     |    1   |
|     icmp_ln141_reg_1180     |    1   |
|     icmp_ln144_reg_1184     |    1   |
|     icmp_ln61_8_reg_1161    |    1   |
|      icmp_ln61_reg_1148     |    1   |
|      icmp_ln77_reg_1197     |    1   |
|      icmp_ln92_reg_1279     |    1   |
|     idx_tmp_loc_reg_1129    |   32   |
|      p_read_6_reg_1050      |   32   |
|      p_read_7_reg_1059      |   32   |
|      p_read_8_reg_1081      |   128  |
|       p_read_reg_1042       |   32   |
|    select_ln104_reg_1307    |    3   |
|       tmp_52_reg_1232       |    1   |
|       tmp_54_reg_1246       |   32   |
|       tmp_55_reg_1261       |   32   |
|       tmp_59_reg_1297       |   32   |
|         tmp_reg_1188        |    1   |
|    trunc_ln117_1_reg_1236   |   32   |
|    trunc_ln117_4_reg_1251   |   32   |
|     trunc_ln117_reg_1202    |    1   |
|     trunc_ln129_reg_1135    |   96   |
|     trunc_ln138_reg_1175    |    2   |
|      xor_ln92_reg_1283      |    2   |
+-----------------------------+--------+
|            Total            |  1594  |
+-----------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------------------------------------|------|------|------|--------||---------||---------|
|                       Comp                      |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------------------------------------|------|------|------|--------||---------||---------|
|           base_0_lcssa_i_i1013_reg_236          |  p0  |   2  |   2  |    4   ||    9    |
|  grp_operator_3_Pipeline_VITIS_LOOP_84_1_fu_355 |  p3  |   2  |  32  |   64   ||    9    |
|  grp_operator_3_Pipeline_VITIS_LOOP_92_2_fu_365 |  p4  |   2  |   2  |    4   ||    9    |
|  grp_operator_3_Pipeline_VITIS_LOOP_92_2_fu_365 |  p5  |   2  |   2  |    4   ||    9    |
| grp_operator_3_Pipeline_VITIS_LOOP_104_3_fu_379 |  p5  |   2  |   3  |    6   ||    9    |
|                    grp_fu_395                   |  p0  |   6  |  32  |   192  ||    31   |
|                    grp_fu_395                   |  p1  |   3  |  32  |   96   ||    14   |
|                    grp_fu_401                   |  p0  |   4  |  32  |   128  ||    20   |
|                    grp_fu_407                   |  p1  |   2  |  128 |   256  ||    9    |
|-------------------------------------------------|------|------|------|--------||---------||---------|
|                      Total                      |      |      |      |   754  ||  4.186  ||   119   |
|-------------------------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    4   |    4   |  2610  |  4081  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    4   |    -   |   119  |
|  Register |    -   |    -   |  1594  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    4   |    8   |  4204  |  4200  |
+-----------+--------+--------+--------+--------+
