-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
-- Version: 2018.3
-- Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity dummyPCIeJoint is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    inData_V_V_dout : IN STD_LOGIC_VECTOR (31 downto 0);
    inData_V_V_empty_n : IN STD_LOGIC;
    inData_V_V_read : OUT STD_LOGIC;
    outDataFlash_V_V_din : OUT STD_LOGIC_VECTOR (31 downto 0);
    outDataFlash_V_V_full_n : IN STD_LOGIC;
    outDataFlash_V_V_write : OUT STD_LOGIC;
    outDataDram_V_V_din : OUT STD_LOGIC_VECTOR (31 downto 0);
    outDataDram_V_V_full_n : IN STD_LOGIC;
    outDataDram_V_V_write : OUT STD_LOGIC;
    flushReq_V : IN STD_LOGIC_VECTOR (0 downto 0);
    flushAck_V : OUT STD_LOGIC_VECTOR (0 downto 0);
    flushDone_V : IN STD_LOGIC_VECTOR (0 downto 0) );
end;


architecture behav of dummyPCIeJoint is 
    attribute CORE_GENERATION_INFO : STRING;
    attribute CORE_GENERATION_INFO of behav : architecture is
    "dummyPCIeJoint,hls_ip_2018_3,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=1,HLS_INPUT_PART=xcku040-ffva1156-2-e,HLS_INPUT_CLOCK=6.400000,HLS_INPUT_ARCH=pipeline,HLS_SYN_CLOCK=5.929000,HLS_SYN_LAT=3,HLS_SYN_TPT=1,HLS_SYN_MEM=4,HLS_SYN_DSP=1,HLS_SYN_FF=158,HLS_SYN_LUT=324,HLS_VERSION=2018_3}";
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_lv6_0 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv4_3 : STD_LOGIC_VECTOR (3 downto 0) := "0011";
    constant ap_const_lv4_6 : STD_LOGIC_VECTOR (3 downto 0) := "0110";
    constant ap_const_lv4_7 : STD_LOGIC_VECTOR (3 downto 0) := "0111";
    constant ap_const_lv4_9 : STD_LOGIC_VECTOR (3 downto 0) := "1001";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv4_8 : STD_LOGIC_VECTOR (3 downto 0) := "1000";
    constant ap_const_lv4_4 : STD_LOGIC_VECTOR (3 downto 0) := "0100";
    constant ap_const_lv4_5 : STD_LOGIC_VECTOR (3 downto 0) := "0101";
    constant ap_const_lv4_2 : STD_LOGIC_VECTOR (3 downto 0) := "0010";
    constant ap_const_lv4_1 : STD_LOGIC_VECTOR (3 downto 0) := "0001";
    constant ap_const_lv4_A : STD_LOGIC_VECTOR (3 downto 0) := "1010";
    constant ap_const_lv32_C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001100";
    constant ap_const_lv32_1F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011111";
    constant ap_const_lv20_0 : STD_LOGIC_VECTOR (19 downto 0) := "00000000000000000000";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv6_1 : STD_LOGIC_VECTOR (5 downto 0) := "000001";
    constant ap_const_lv7_0 : STD_LOGIC_VECTOR (6 downto 0) := "0000000";
    constant ap_const_lv18_1F06 : STD_LOGIC_VECTOR (17 downto 0) := "000001111100000110";
    constant ap_const_lv18_1000 : STD_LOGIC_VECTOR (17 downto 0) := "000001000000000000";

    signal flushReq_V_0_data_reg : STD_LOGIC_VECTOR (0 downto 0) := "0";
    signal flushReq_V_0_vld_reg : STD_LOGIC := '0';
    signal flushReq_V_0_ack_out : STD_LOGIC;
    signal flushAck_V_1_data_reg : STD_LOGIC_VECTOR (0 downto 0) := "0";
    signal flushAck_V_1_vld_reg : STD_LOGIC := '0';
    signal flushAck_V_1_vld_in : STD_LOGIC;
    signal flushAck_V_1_ack_in : STD_LOGIC;
    signal flushDone_V_0_data_reg : STD_LOGIC_VECTOR (0 downto 0) := "0";
    signal flushDone_V_0_vld_reg : STD_LOGIC := '0';
    signal flushDone_V_0_ack_out : STD_LOGIC;
    signal pcieState : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    signal streamInitializedFla : STD_LOGIC_VECTOR (0 downto 0) := "0";
    signal elementCounterDram_V : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    signal elementCounterFlash_s : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    signal flushFlag : STD_LOGIC_VECTOR (0 downto 0) := "0";
    signal inputAddress_V : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal pcie_flushAck_V : STD_LOGIC_VECTOR (0 downto 0) := "0";
    signal inData_V_V_blk_n : STD_LOGIC;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (0 downto 0) := "1";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal pcieState_load_load_fu_344_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal outDataFlash_V_V_blk_n : STD_LOGIC;
    signal outDataDram_V_V_blk_n : STD_LOGIC;
    signal grp_read_fu_198_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_state1_pp0_stage0_iter0 : BOOLEAN;
    signal freeAddressArrayFlas_1_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal freeAddressArrayFlas_1_empty_n : STD_LOGIC;
    signal freeAddressArrayFlas_1_read : STD_LOGIC;
    signal grp_nbreadreq_fu_210_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_predicate_op25_read_state2 : BOOLEAN;
    signal freeAddressArrayDram_1_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal freeAddressArrayDram_1_empty_n : STD_LOGIC;
    signal freeAddressArrayDram_1_read : STD_LOGIC;
    signal grp_nbreadreq_fu_224_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_predicate_op29_read_state2 : BOOLEAN;
    signal freeAddressArrayFlas_1_din : STD_LOGIC_VECTOR (31 downto 0);
    signal freeAddressArrayFlas_1_full_n : STD_LOGIC;
    signal freeAddressArrayFlas_1_write : STD_LOGIC;
    signal freeAddressArrayDram_1_din : STD_LOGIC_VECTOR (31 downto 0);
    signal freeAddressArrayDram_1_full_n : STD_LOGIC;
    signal freeAddressArrayDram_1_write : STD_LOGIC;
    signal tmp_2_fu_434_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_predicate_op61_write_state2 : BOOLEAN;
    signal tmp_1_fu_486_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_predicate_op77_write_state2 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter2 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter3 : BOOLEAN;
    signal ap_enable_reg_pp0_iter3 : STD_LOGIC := '0';
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal grp_read_fu_204_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal streamInitializedFla_1_load_fu_348_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_fu_416_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_5_nbwritereq_fu_274_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_8_nbwritereq_fu_282_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_11_nbwritereq_fu_290_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_13_nbwritereq_fu_298_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_15_nbreadreq_fu_306_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal ap_phi_mux_storemerge_phi_fu_324_p4 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_phi_reg_pp0_iter1_storemerge_reg_321 : STD_LOGIC_VECTOR (3 downto 0);
    signal flushFlag_load_load_fu_360_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_pp0_stage0_01001 : BOOLEAN;
    signal tmp_V_7_fu_446_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_V_5_fu_506_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_7_fu_511_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_6_fu_450_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_4_fu_406_p4 : STD_LOGIC_VECTOR (19 downto 0);
    signal grp_fu_558_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp_10_fu_494_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_V_4_fu_498_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_fu_558_p0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_fu_558_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_fu_558_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reset_idle_pp0 : STD_LOGIC;
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_enable_pp0 : STD_LOGIC;
    signal grp_fu_558_p00 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_condition_523 : BOOLEAN;
    signal ap_condition_235 : BOOLEAN;
    signal ap_condition_335 : BOOLEAN;
    signal ap_condition_353 : BOOLEAN;

    component dummyPCIeJoint_mac_muladd_6ns_14ns_14ns_18_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (5 downto 0);
        din1 : IN STD_LOGIC_VECTOR (13 downto 0);
        din2 : IN STD_LOGIC_VECTOR (13 downto 0);
        dout : OUT STD_LOGIC_VECTOR (17 downto 0) );
    end component;


    component fifo_w32_d64_A IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (31 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (31 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component fifo_w32_d32_A IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (31 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (31 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;



begin
    dummyPCIeJoint_mac_muladd_6ns_14ns_14ns_18_1_1_U1 : component dummyPCIeJoint_mac_muladd_6ns_14ns_14ns_18_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 6,
        din1_WIDTH => 14,
        din2_WIDTH => 14,
        dout_WIDTH => 18)
    port map (
        din0 => grp_fu_558_p0,
        din1 => grp_fu_558_p1,
        din2 => grp_fu_558_p2,
        dout => grp_fu_558_p3);

    freeAddressArrayDram_1_fifo_U : component fifo_w32_d64_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => freeAddressArrayDram_1_din,
        if_full_n => freeAddressArrayDram_1_full_n,
        if_write => freeAddressArrayDram_1_write,
        if_dout => freeAddressArrayDram_1_dout,
        if_empty_n => freeAddressArrayDram_1_empty_n,
        if_read => freeAddressArrayDram_1_read);

    freeAddressArrayFlas_1_fifo_U : component fifo_w32_d32_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => freeAddressArrayFlas_1_din,
        if_full_n => freeAddressArrayFlas_1_full_n,
        if_write => freeAddressArrayFlas_1_write,
        if_dout => freeAddressArrayFlas_1_dout,
        if_empty_n => freeAddressArrayFlas_1_empty_n,
        if_read => freeAddressArrayFlas_1_read);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter1 <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter3 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
                end if; 
            end if;
        end if;
    end process;


    elementCounterDram_V_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_235)) then
                if (((tmp_1_fu_486_p3 = ap_const_lv1_0) and (pcieState = ap_const_lv4_1))) then 
                    elementCounterDram_V <= tmp_7_fu_511_p2;
                elsif (((grp_nbreadreq_fu_210_p3 = ap_const_lv1_0) and (pcieState = ap_const_lv4_9))) then 
                    elementCounterDram_V <= ap_const_lv6_0;
                end if;
            end if; 
        end if;
    end process;

    elementCounterFlash_s_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_235)) then
                if (((tmp_2_fu_434_p3 = ap_const_lv1_0) and (pcieState = ap_const_lv4_2))) then 
                    elementCounterFlash_s <= tmp_6_fu_450_p2;
                elsif (((grp_nbreadreq_fu_210_p3 = ap_const_lv1_0) and (pcieState = ap_const_lv4_9))) then 
                    elementCounterFlash_s <= ap_const_lv6_0;
                end if;
            end if; 
        end if;
    end process;

    flushAck_V_1_vld_reg_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
        end if;
    end process;

    flushDone_V_0_vld_reg_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
        end if;
    end process;

    flushFlag_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_235)) then
                if ((ap_const_boolean_1 = ap_condition_335)) then 
                    flushFlag <= ap_const_lv1_0;
                elsif (((grp_nbreadreq_fu_210_p3 = ap_const_lv1_0) and (pcieState = ap_const_lv4_9))) then 
                    flushFlag <= ap_const_lv1_1;
                end if;
            end if; 
        end if;
    end process;

    flushReq_V_0_vld_reg_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
        end if;
    end process;

    pcieState_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((pcieState_load_load_fu_344_p1 = ap_const_lv4_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (streamInitializedFla_1_load_fu_348_p1 = ap_const_lv1_1) and (grp_read_fu_204_p2 = ap_const_lv1_1))) then 
                pcieState <= ap_const_lv4_8;
            elsif (((pcieState_load_load_fu_344_p1 = ap_const_lv4_0) and (grp_read_fu_204_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_11_nbwritereq_fu_290_p3 = ap_const_lv1_1) and (streamInitializedFla_1_load_fu_348_p1 = ap_const_lv1_1) and (grp_nbreadreq_fu_210_p3 = ap_const_lv1_1))) then 
                pcieState <= ap_const_lv4_6;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (((pcieState_load_load_fu_344_p1 = ap_const_lv4_0) and (tmp_11_nbwritereq_fu_290_p3 = ap_const_lv1_0) and (grp_read_fu_204_p2 = ap_const_lv1_0) and (tmp_13_nbwritereq_fu_298_p3 = ap_const_lv1_1) and (streamInitializedFla_1_load_fu_348_p1 = ap_const_lv1_1) and (grp_nbreadreq_fu_224_p3 = ap_const_lv1_1)) or ((pcieState_load_load_fu_344_p1 = ap_const_lv4_0) and (grp_read_fu_204_p2 = ap_const_lv1_0) and (grp_nbreadreq_fu_210_p3 = ap_const_lv1_0) and (tmp_13_nbwritereq_fu_298_p3 = ap_const_lv1_1) and (streamInitializedFla_1_load_fu_348_p1 = ap_const_lv1_1) and (grp_nbreadreq_fu_224_p3 = ap_const_lv1_1))))) then 
                pcieState <= ap_const_lv4_7;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (((((pcieState_load_load_fu_344_p1 = ap_const_lv4_0) and (tmp_13_nbwritereq_fu_298_p3 = ap_const_lv1_0) and (grp_read_fu_204_p2 = ap_const_lv1_0) and (grp_nbreadreq_fu_210_p3 = ap_const_lv1_0) and (tmp_15_nbreadreq_fu_306_p3 = ap_const_lv1_1) and (streamInitializedFla_1_load_fu_348_p1 = ap_const_lv1_1)) or ((pcieState_load_load_fu_344_p1 = ap_const_lv4_0) and (grp_read_fu_204_p2 = ap_const_lv1_0) and (grp_nbreadreq_fu_224_p3 = ap_const_lv1_0) and (grp_nbreadreq_fu_210_p3 = ap_const_lv1_0) and (tmp_15_nbreadreq_fu_306_p3 = ap_const_lv1_1) and (streamInitializedFla_1_load_fu_348_p1 = ap_const_lv1_1))) or ((pcieState_load_load_fu_344_p1 = ap_const_lv4_0) and (tmp_11_nbwritereq_fu_290_p3 = ap_const_lv1_0) and (grp_read_fu_204_p2 = ap_const_lv1_0) and (grp_nbreadreq_fu_224_p3 = ap_const_lv1_0) and (tmp_15_nbreadreq_fu_306_p3 = ap_const_lv1_1) and (streamInitializedFla_1_load_fu_348_p1 = ap_const_lv1_1))) or ((pcieState_load_load_fu_344_p1 = ap_const_lv4_0) and (tmp_13_nbwritereq_fu_298_p3 = ap_const_lv1_0) and (tmp_11_nbwritereq_fu_290_p3 = ap_const_lv1_0) and (grp_read_fu_204_p2 = ap_const_lv1_0) and (tmp_15_nbreadreq_fu_306_p3 = ap_const_lv1_1) and (streamInitializedFla_1_load_fu_348_p1 = ap_const_lv1_1))))) then 
                pcieState <= ap_const_lv4_3;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_1_fu_486_p3 = ap_const_lv1_1) and (pcieState = ap_const_lv4_1))) then 
                pcieState <= ap_const_lv4_2;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_2_fu_434_p3 = ap_const_lv1_1) and (pcieState = ap_const_lv4_2))) then 
                pcieState <= ap_phi_mux_storemerge_phi_fu_324_p4;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_5_nbwritereq_fu_274_p3 = ap_const_lv1_1) and (icmp_fu_416_p2 = ap_const_lv1_1) and (pcieState = ap_const_lv4_3))) then 
                pcieState <= ap_const_lv4_5;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (((icmp_fu_416_p2 = ap_const_lv1_0) and (tmp_8_nbwritereq_fu_282_p3 = ap_const_lv1_1) and (pcieState = ap_const_lv4_3)) or ((tmp_5_nbwritereq_fu_274_p3 = ap_const_lv1_0) and (tmp_8_nbwritereq_fu_282_p3 = ap_const_lv1_1) and (pcieState = ap_const_lv4_3))))) then 
                pcieState <= ap_const_lv4_4;
            elsif (((grp_nbreadreq_fu_224_p3 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (pcieState = ap_const_lv4_8))) then 
                pcieState <= ap_const_lv4_9;
            elsif ((((pcieState_load_load_fu_344_p1 = ap_const_lv4_0) and (streamInitializedFla_1_load_fu_348_p1 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((grp_nbreadreq_fu_210_p3 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (pcieState = ap_const_lv4_9)))) then 
                pcieState <= ap_const_lv4_1;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (grp_read_fu_198_p2 = ap_const_lv1_1) and (pcieState_load_load_fu_344_p1 = ap_const_lv4_A)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (pcieState = ap_const_lv4_5)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (pcieState = ap_const_lv4_4)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (pcieState = ap_const_lv4_7)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (pcieState = ap_const_lv4_6)))) then 
                pcieState <= ap_const_lv4_0;
            end if; 
        end if;
    end process;

    pcie_flushAck_V_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_235)) then
                if ((pcieState = ap_const_lv4_1)) then 
                    pcie_flushAck_V <= ap_const_lv1_0;
                elsif (((grp_nbreadreq_fu_210_p3 = ap_const_lv1_0) and (pcieState = ap_const_lv4_9))) then 
                    pcie_flushAck_V <= ap_const_lv1_1;
                end if;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((flushAck_V_1_vld_reg = ap_const_logic_0) and (flushAck_V_1_vld_in = ap_const_logic_1)) or ((ap_const_logic_1 = ap_const_logic_1) and (flushAck_V_1_vld_in = ap_const_logic_1) and (flushAck_V_1_vld_reg = ap_const_logic_1)))) then
                flushAck_V_1_data_reg <= pcie_flushAck_V;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((flushDone_V_0_vld_reg = ap_const_logic_0) and (ap_const_logic_1 = ap_const_logic_1)) or ((flushDone_V_0_ack_out = ap_const_logic_1) and (ap_const_logic_1 = ap_const_logic_1) and (flushDone_V_0_vld_reg = ap_const_logic_1)))) then
                flushDone_V_0_data_reg <= flushDone_V;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((flushReq_V_0_vld_reg = ap_const_logic_0) and (ap_const_logic_1 = ap_const_logic_1)) or ((flushReq_V_0_ack_out = ap_const_logic_1) and (ap_const_logic_1 = ap_const_logic_1) and (flushReq_V_0_vld_reg = ap_const_logic_1)))) then
                flushReq_V_0_data_reg <= flushReq_V;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (pcieState = ap_const_lv4_3))) then
                inputAddress_V <= inData_V_V_dout;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_2_fu_434_p3 = ap_const_lv1_1) and (pcieState = ap_const_lv4_2))) then
                streamInitializedFla <= ap_const_lv1_1;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_CS_fsm, ap_block_pp0_stage0_subdone, ap_reset_idle_pp0)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
            when others =>  
                ap_NS_fsm <= "X";
        end case;
    end process;
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_01001_assign_proc : process(inData_V_V_empty_n, outDataFlash_V_V_full_n, outDataDram_V_V_full_n, flushAck_V_1_ack_in, pcieState, ap_enable_reg_pp0_iter1, freeAddressArrayFlas_1_empty_n, ap_predicate_op25_read_state2, freeAddressArrayDram_1_empty_n, ap_predicate_op29_read_state2, freeAddressArrayFlas_1_full_n, freeAddressArrayDram_1_full_n, ap_predicate_op61_write_state2, ap_predicate_op77_write_state2, ap_enable_reg_pp0_iter3)
    begin
                ap_block_pp0_stage0_01001 <= (((flushAck_V_1_ack_in = ap_const_logic_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (((freeAddressArrayDram_1_full_n = ap_const_logic_0) and (ap_predicate_op77_write_state2 = ap_const_boolean_1)) or ((freeAddressArrayDram_1_full_n = ap_const_logic_0) and (pcieState = ap_const_lv4_5)) or ((freeAddressArrayFlas_1_full_n = ap_const_logic_0) and (ap_predicate_op61_write_state2 = ap_const_boolean_1)) or ((freeAddressArrayFlas_1_full_n = ap_const_logic_0) and (pcieState = ap_const_lv4_4)) or ((freeAddressArrayDram_1_empty_n = ap_const_logic_0) and (ap_predicate_op29_read_state2 = ap_const_boolean_1)) or ((freeAddressArrayFlas_1_empty_n = ap_const_logic_0) and (ap_predicate_op25_read_state2 = ap_const_boolean_1)) or ((outDataDram_V_V_full_n = ap_const_logic_0) and (pcieState = ap_const_lv4_7)) or ((freeAddressArrayDram_1_empty_n = ap_const_logic_0) and (pcieState = ap_const_lv4_7)) or ((outDataFlash_V_V_full_n = ap_const_logic_0) and (pcieState = ap_const_lv4_6)) or ((freeAddressArrayFlas_1_empty_n = ap_const_logic_0) and (pcieState = ap_const_lv4_6)) or ((inData_V_V_empty_n = ap_const_logic_0) and (pcieState = ap_const_lv4_3)))));
    end process;


    ap_block_pp0_stage0_11001_assign_proc : process(inData_V_V_empty_n, outDataFlash_V_V_full_n, outDataDram_V_V_full_n, flushAck_V_1_ack_in, pcieState, ap_enable_reg_pp0_iter1, freeAddressArrayFlas_1_empty_n, ap_predicate_op25_read_state2, freeAddressArrayDram_1_empty_n, ap_predicate_op29_read_state2, freeAddressArrayFlas_1_full_n, freeAddressArrayDram_1_full_n, ap_predicate_op61_write_state2, ap_predicate_op77_write_state2, ap_enable_reg_pp0_iter3)
    begin
                ap_block_pp0_stage0_11001 <= (((flushAck_V_1_ack_in = ap_const_logic_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (((freeAddressArrayDram_1_full_n = ap_const_logic_0) and (ap_predicate_op77_write_state2 = ap_const_boolean_1)) or ((freeAddressArrayDram_1_full_n = ap_const_logic_0) and (pcieState = ap_const_lv4_5)) or ((freeAddressArrayFlas_1_full_n = ap_const_logic_0) and (ap_predicate_op61_write_state2 = ap_const_boolean_1)) or ((freeAddressArrayFlas_1_full_n = ap_const_logic_0) and (pcieState = ap_const_lv4_4)) or ((freeAddressArrayDram_1_empty_n = ap_const_logic_0) and (ap_predicate_op29_read_state2 = ap_const_boolean_1)) or ((freeAddressArrayFlas_1_empty_n = ap_const_logic_0) and (ap_predicate_op25_read_state2 = ap_const_boolean_1)) or ((outDataDram_V_V_full_n = ap_const_logic_0) and (pcieState = ap_const_lv4_7)) or ((freeAddressArrayDram_1_empty_n = ap_const_logic_0) and (pcieState = ap_const_lv4_7)) or ((outDataFlash_V_V_full_n = ap_const_logic_0) and (pcieState = ap_const_lv4_6)) or ((freeAddressArrayFlas_1_empty_n = ap_const_logic_0) and (pcieState = ap_const_lv4_6)) or ((inData_V_V_empty_n = ap_const_logic_0) and (pcieState = ap_const_lv4_3)))));
    end process;


    ap_block_pp0_stage0_subdone_assign_proc : process(inData_V_V_empty_n, outDataFlash_V_V_full_n, outDataDram_V_V_full_n, flushAck_V_1_ack_in, pcieState, ap_enable_reg_pp0_iter1, freeAddressArrayFlas_1_empty_n, ap_predicate_op25_read_state2, freeAddressArrayDram_1_empty_n, ap_predicate_op29_read_state2, freeAddressArrayFlas_1_full_n, freeAddressArrayDram_1_full_n, ap_predicate_op61_write_state2, ap_predicate_op77_write_state2, ap_enable_reg_pp0_iter3)
    begin
                ap_block_pp0_stage0_subdone <= (((flushAck_V_1_ack_in = ap_const_logic_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (((freeAddressArrayDram_1_full_n = ap_const_logic_0) and (ap_predicate_op77_write_state2 = ap_const_boolean_1)) or ((freeAddressArrayDram_1_full_n = ap_const_logic_0) and (pcieState = ap_const_lv4_5)) or ((freeAddressArrayFlas_1_full_n = ap_const_logic_0) and (ap_predicate_op61_write_state2 = ap_const_boolean_1)) or ((freeAddressArrayFlas_1_full_n = ap_const_logic_0) and (pcieState = ap_const_lv4_4)) or ((freeAddressArrayDram_1_empty_n = ap_const_logic_0) and (ap_predicate_op29_read_state2 = ap_const_boolean_1)) or ((freeAddressArrayFlas_1_empty_n = ap_const_logic_0) and (ap_predicate_op25_read_state2 = ap_const_boolean_1)) or ((outDataDram_V_V_full_n = ap_const_logic_0) and (pcieState = ap_const_lv4_7)) or ((freeAddressArrayDram_1_empty_n = ap_const_logic_0) and (pcieState = ap_const_lv4_7)) or ((outDataFlash_V_V_full_n = ap_const_logic_0) and (pcieState = ap_const_lv4_6)) or ((freeAddressArrayFlas_1_empty_n = ap_const_logic_0) and (pcieState = ap_const_lv4_6)) or ((inData_V_V_empty_n = ap_const_logic_0) and (pcieState = ap_const_lv4_3)))));
    end process;

        ap_block_state1_pp0_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state2_pp0_stage0_iter1_assign_proc : process(inData_V_V_empty_n, outDataFlash_V_V_full_n, outDataDram_V_V_full_n, pcieState, freeAddressArrayFlas_1_empty_n, ap_predicate_op25_read_state2, freeAddressArrayDram_1_empty_n, ap_predicate_op29_read_state2, freeAddressArrayFlas_1_full_n, freeAddressArrayDram_1_full_n, ap_predicate_op61_write_state2, ap_predicate_op77_write_state2)
    begin
                ap_block_state2_pp0_stage0_iter1 <= (((freeAddressArrayDram_1_full_n = ap_const_logic_0) and (ap_predicate_op77_write_state2 = ap_const_boolean_1)) or ((freeAddressArrayDram_1_full_n = ap_const_logic_0) and (pcieState = ap_const_lv4_5)) or ((freeAddressArrayFlas_1_full_n = ap_const_logic_0) and (ap_predicate_op61_write_state2 = ap_const_boolean_1)) or ((freeAddressArrayFlas_1_full_n = ap_const_logic_0) and (pcieState = ap_const_lv4_4)) or ((freeAddressArrayDram_1_empty_n = ap_const_logic_0) and (ap_predicate_op29_read_state2 = ap_const_boolean_1)) or ((freeAddressArrayFlas_1_empty_n = ap_const_logic_0) and (ap_predicate_op25_read_state2 = ap_const_boolean_1)) or ((outDataDram_V_V_full_n = ap_const_logic_0) and (pcieState = ap_const_lv4_7)) or ((freeAddressArrayDram_1_empty_n = ap_const_logic_0) and (pcieState = ap_const_lv4_7)) or ((outDataFlash_V_V_full_n = ap_const_logic_0) and (pcieState = ap_const_lv4_6)) or ((freeAddressArrayFlas_1_empty_n = ap_const_logic_0) and (pcieState = ap_const_lv4_6)) or ((inData_V_V_empty_n = ap_const_logic_0) and (pcieState = ap_const_lv4_3)));
    end process;

        ap_block_state3_pp0_stage0_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state4_pp0_stage0_iter3_assign_proc : process(flushAck_V_1_ack_in)
    begin
                ap_block_state4_pp0_stage0_iter3 <= (flushAck_V_1_ack_in = ap_const_logic_0);
    end process;


    ap_condition_235_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
                ap_condition_235 <= ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0));
    end process;


    ap_condition_335_assign_proc : process(pcieState, tmp_2_fu_434_p3, flushFlag_load_load_fu_360_p1)
    begin
                ap_condition_335 <= ((flushFlag_load_load_fu_360_p1 = ap_const_lv1_1) and (tmp_2_fu_434_p3 = ap_const_lv1_1) and (pcieState = ap_const_lv4_2));
    end process;


    ap_condition_353_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_01001)
    begin
                ap_condition_353 <= ((ap_const_boolean_0 = ap_block_pp0_stage0_01001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0));
    end process;


    ap_condition_523_assign_proc : process(pcieState, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0, tmp_2_fu_434_p3)
    begin
                ap_condition_523 <= ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_2_fu_434_p3 = ap_const_lv1_1) and (pcieState = ap_const_lv4_2) and (ap_const_boolean_0 = ap_block_pp0_stage0));
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);

    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter2)
    begin
        if (((ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_const_logic_1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_phi_mux_storemerge_phi_fu_324_p4_assign_proc : process(ap_phi_reg_pp0_iter1_storemerge_reg_321, flushFlag_load_load_fu_360_p1, ap_condition_523)
    begin
        if ((ap_const_boolean_1 = ap_condition_523)) then
            if ((flushFlag_load_load_fu_360_p1 = ap_const_lv1_0)) then 
                ap_phi_mux_storemerge_phi_fu_324_p4 <= ap_const_lv4_0;
            elsif ((flushFlag_load_load_fu_360_p1 = ap_const_lv1_1)) then 
                ap_phi_mux_storemerge_phi_fu_324_p4 <= ap_const_lv4_A;
            else 
                ap_phi_mux_storemerge_phi_fu_324_p4 <= ap_phi_reg_pp0_iter1_storemerge_reg_321;
            end if;
        else 
            ap_phi_mux_storemerge_phi_fu_324_p4 <= ap_phi_reg_pp0_iter1_storemerge_reg_321;
        end if; 
    end process;

    ap_phi_reg_pp0_iter1_storemerge_reg_321 <= "XXXX";

    ap_predicate_op25_read_state2_assign_proc : process(pcieState, grp_nbreadreq_fu_210_p3)
    begin
                ap_predicate_op25_read_state2 <= ((grp_nbreadreq_fu_210_p3 = ap_const_lv1_1) and (pcieState = ap_const_lv4_9));
    end process;


    ap_predicate_op29_read_state2_assign_proc : process(pcieState, grp_nbreadreq_fu_224_p3)
    begin
                ap_predicate_op29_read_state2 <= ((grp_nbreadreq_fu_224_p3 = ap_const_lv1_1) and (pcieState = ap_const_lv4_8));
    end process;


    ap_predicate_op61_write_state2_assign_proc : process(pcieState, tmp_2_fu_434_p3)
    begin
                ap_predicate_op61_write_state2 <= ((tmp_2_fu_434_p3 = ap_const_lv1_0) and (pcieState = ap_const_lv4_2));
    end process;


    ap_predicate_op77_write_state2_assign_proc : process(pcieState, tmp_1_fu_486_p3)
    begin
                ap_predicate_op77_write_state2 <= ((tmp_1_fu_486_p3 = ap_const_lv1_0) and (pcieState = ap_const_lv4_1));
    end process;

    ap_reset_idle_pp0 <= ap_const_logic_0;
    flushAck_V <= flushAck_V_1_data_reg;

    flushAck_V_1_ack_in_assign_proc : process(flushAck_V_1_vld_reg)
    begin
        if (((flushAck_V_1_vld_reg = ap_const_logic_0) or ((ap_const_logic_1 = ap_const_logic_1) and (flushAck_V_1_vld_reg = ap_const_logic_1)))) then 
            flushAck_V_1_ack_in <= ap_const_logic_1;
        else 
            flushAck_V_1_ack_in <= ap_const_logic_0;
        end if; 
    end process;


    flushAck_V_1_vld_in_assign_proc : process(ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter2)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            flushAck_V_1_vld_in <= ap_const_logic_1;
        else 
            flushAck_V_1_vld_in <= ap_const_logic_0;
        end if; 
    end process;


    flushDone_V_0_ack_out_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            flushDone_V_0_ack_out <= ap_const_logic_1;
        else 
            flushDone_V_0_ack_out <= ap_const_logic_0;
        end if; 
    end process;

    flushFlag_load_load_fu_360_p1 <= flushFlag;

    flushReq_V_0_ack_out_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            flushReq_V_0_ack_out <= ap_const_logic_1;
        else 
            flushReq_V_0_ack_out <= ap_const_logic_0;
        end if; 
    end process;


    freeAddressArrayDram_1_din_assign_proc : process(pcieState, inputAddress_V, ap_predicate_op77_write_state2, tmp_V_5_fu_506_p1, ap_condition_353)
    begin
        if ((ap_const_boolean_1 = ap_condition_353)) then
            if ((ap_predicate_op77_write_state2 = ap_const_boolean_1)) then 
                freeAddressArrayDram_1_din <= tmp_V_5_fu_506_p1;
            elsif ((pcieState = ap_const_lv4_5)) then 
                freeAddressArrayDram_1_din <= inputAddress_V;
            else 
                freeAddressArrayDram_1_din <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
            end if;
        else 
            freeAddressArrayDram_1_din <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    freeAddressArrayDram_1_read_assign_proc : process(pcieState, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_predicate_op29_read_state2, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_predicate_op29_read_state2 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (pcieState = ap_const_lv4_7)))) then 
            freeAddressArrayDram_1_read <= ap_const_logic_1;
        else 
            freeAddressArrayDram_1_read <= ap_const_logic_0;
        end if; 
    end process;


    freeAddressArrayDram_1_write_assign_proc : process(pcieState, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_predicate_op77_write_state2, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_predicate_op77_write_state2 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (pcieState = ap_const_lv4_5)))) then 
            freeAddressArrayDram_1_write <= ap_const_logic_1;
        else 
            freeAddressArrayDram_1_write <= ap_const_logic_0;
        end if; 
    end process;


    freeAddressArrayFlas_1_din_assign_proc : process(pcieState, inputAddress_V, ap_predicate_op61_write_state2, tmp_V_7_fu_446_p1, ap_condition_353)
    begin
        if ((ap_const_boolean_1 = ap_condition_353)) then
            if ((ap_predicate_op61_write_state2 = ap_const_boolean_1)) then 
                freeAddressArrayFlas_1_din <= tmp_V_7_fu_446_p1;
            elsif ((pcieState = ap_const_lv4_4)) then 
                freeAddressArrayFlas_1_din <= inputAddress_V;
            else 
                freeAddressArrayFlas_1_din <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
            end if;
        else 
            freeAddressArrayFlas_1_din <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    freeAddressArrayFlas_1_read_assign_proc : process(pcieState, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_predicate_op25_read_state2, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_predicate_op25_read_state2 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (pcieState = ap_const_lv4_6)))) then 
            freeAddressArrayFlas_1_read <= ap_const_logic_1;
        else 
            freeAddressArrayFlas_1_read <= ap_const_logic_0;
        end if; 
    end process;


    freeAddressArrayFlas_1_write_assign_proc : process(pcieState, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_predicate_op61_write_state2, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_predicate_op61_write_state2 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (pcieState = ap_const_lv4_4)))) then 
            freeAddressArrayFlas_1_write <= ap_const_logic_1;
        else 
            freeAddressArrayFlas_1_write <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_558_p0 <= grp_fu_558_p00(6 - 1 downto 0);
    grp_fu_558_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(elementCounterFlash_s),18));
    grp_fu_558_p1 <= ap_const_lv18_1F06(14 - 1 downto 0);
    grp_fu_558_p2 <= ap_const_lv18_1000(14 - 1 downto 0);
    grp_nbreadreq_fu_210_p3 <= (0=>freeAddressArrayFlas_1_empty_n, others=>'-');
    grp_nbreadreq_fu_224_p3 <= (0=>freeAddressArrayDram_1_empty_n, others=>'-');
    grp_read_fu_198_p2 <= flushDone_V_0_data_reg;
    grp_read_fu_204_p2 <= flushReq_V_0_data_reg;
    icmp_fu_416_p2 <= "1" when (tmp_4_fu_406_p4 = ap_const_lv20_0) else "0";

    inData_V_V_blk_n_assign_proc : process(inData_V_V_empty_n, pcieState, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (pcieState = ap_const_lv4_3) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            inData_V_V_blk_n <= inData_V_V_empty_n;
        else 
            inData_V_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    inData_V_V_read_assign_proc : process(pcieState, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (pcieState = ap_const_lv4_3))) then 
            inData_V_V_read <= ap_const_logic_1;
        else 
            inData_V_V_read <= ap_const_logic_0;
        end if; 
    end process;


    outDataDram_V_V_blk_n_assign_proc : process(outDataDram_V_V_full_n, pcieState, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (pcieState = ap_const_lv4_7) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            outDataDram_V_V_blk_n <= outDataDram_V_V_full_n;
        else 
            outDataDram_V_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    outDataDram_V_V_din <= freeAddressArrayDram_1_dout;

    outDataDram_V_V_write_assign_proc : process(pcieState, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (pcieState = ap_const_lv4_7))) then 
            outDataDram_V_V_write <= ap_const_logic_1;
        else 
            outDataDram_V_V_write <= ap_const_logic_0;
        end if; 
    end process;


    outDataFlash_V_V_blk_n_assign_proc : process(outDataFlash_V_V_full_n, pcieState, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (pcieState = ap_const_lv4_6) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            outDataFlash_V_V_blk_n <= outDataFlash_V_V_full_n;
        else 
            outDataFlash_V_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    outDataFlash_V_V_din <= freeAddressArrayFlas_1_dout;

    outDataFlash_V_V_write_assign_proc : process(pcieState, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (pcieState = ap_const_lv4_6))) then 
            outDataFlash_V_V_write <= ap_const_logic_1;
        else 
            outDataFlash_V_V_write <= ap_const_logic_0;
        end if; 
    end process;

    pcieState_load_load_fu_344_p1 <= pcieState;
    streamInitializedFla_1_load_fu_348_p1 <= streamInitializedFla;
    tmp_10_fu_494_p1 <= elementCounterDram_V(5 - 1 downto 0);
    tmp_11_nbwritereq_fu_290_p3 <= (0=>outDataFlash_V_V_full_n, others=>'-');
    tmp_13_nbwritereq_fu_298_p3 <= (0=>outDataDram_V_V_full_n, others=>'-');
    tmp_15_nbreadreq_fu_306_p3 <= (0=>inData_V_V_empty_n, others=>'-');
    tmp_1_fu_486_p3 <= elementCounterDram_V(5 downto 5);
    tmp_2_fu_434_p3 <= elementCounterFlash_s(5 downto 5);
    tmp_4_fu_406_p4 <= inData_V_V_dout(31 downto 12);
    tmp_5_nbwritereq_fu_274_p3 <= (0=>freeAddressArrayDram_1_full_n, others=>'-');
    tmp_6_fu_450_p2 <= std_logic_vector(unsigned(elementCounterFlash_s) + unsigned(ap_const_lv6_1));
    tmp_7_fu_511_p2 <= std_logic_vector(unsigned(ap_const_lv6_1) + unsigned(elementCounterDram_V));
    tmp_8_nbwritereq_fu_282_p3 <= (0=>freeAddressArrayFlas_1_full_n, others=>'-');
    tmp_V_4_fu_498_p3 <= (tmp_10_fu_494_p1 & ap_const_lv7_0);
    tmp_V_5_fu_506_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_V_4_fu_498_p3),32));
    tmp_V_7_fu_446_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(grp_fu_558_p3),32));
end behav;
