// Seed: 1296101055
module module_0 (
    input supply0 id_0,
    input wire id_1,
    input uwire id_2,
    input uwire id_3
);
  reg id_5;
  always @(posedge id_1) id_5 <= 1'b0;
  module_2 modCall_1 ();
  wire id_6;
  wire id_7;
endmodule
module module_1 (
    input wand id_0,
    input supply0 id_1,
    input supply0 id_2,
    output uwire id_3
    , id_5
);
  assign id_5 = id_1;
  module_0 modCall_1 (
      id_0,
      id_2,
      id_5,
      id_5
  );
  assign modCall_1.id_0 = 0;
  wire id_6;
endmodule
module module_2 ();
  id_1 :
  assert property (@(posedge 1 * 1 - 1'b0) !id_1)
  else $display(1 == id_1);
  tri0 id_2;
  assign id_2 = 1'd0;
  assign id_2 = 1;
  id_3(
      .id_0(1),
      .id_1(id_2),
      .id_2(id_1),
      .id_3({id_1{1}}),
      .id_4(id_2),
      .id_5(id_4),
      .id_6(id_4),
      .id_7(id_4),
      .id_8(),
      .id_9(1),
      .id_10($display),
      .id_11(id_4),
      .id_12(id_2),
      .id_13(1),
      .id_14(1),
      .id_15(1'b0),
      .id_16(id_2),
      .id_17(id_4),
      .id_18(1 & 1),
      .id_19(id_4),
      .id_20(1'b0),
      .id_21(1'b0 & 1'b0)
  );
  wire id_5;
  wire id_6;
endmodule
