{
    "Function": "cxl_is_translation_fault",
    "astEdges": [
        [
            5,
            6
        ],
        [
            5,
            7
        ],
        [
            20,
            21
        ],
        [
            18,
            19
        ],
        [
            4,
            5
        ],
        [
            4,
            10
        ],
        [
            12,
            13
        ],
        [
            12,
            18
        ],
        [
            7,
            9
        ],
        [
            7,
            8
        ],
        [
            0,
            2
        ],
        [
            0,
            22
        ],
        [
            0,
            1
        ],
        [
            0,
            3
        ],
        [
            15,
            17
        ],
        [
            15,
            16
        ],
        [
            13,
            14
        ],
        [
            13,
            15
        ],
        [
            3,
            12
        ],
        [
            3,
            4
        ],
        [
            3,
            20
        ],
        [
            10,
            11
        ]
    ],
    "candidateNodeList": [
        8,
        9,
        11,
        16,
        17,
        19,
        21
    ],
    "cfgEdges": [
        [
            14,
            13
        ],
        [
            14,
            15
        ],
        [
            5,
            14
        ],
        [
            5,
            10
        ],
        [
            20,
            22
        ],
        [
            6,
            5
        ],
        [
            6,
            7
        ],
        [
            18,
            22
        ],
        [
            7,
            5
        ],
        [
            0,
            6
        ],
        [
            15,
            13
        ],
        [
            13,
            18
        ],
        [
            13,
            20
        ],
        [
            10,
            22
        ]
    ],
    "ddgEdges": [
        [
            5,
            22
        ],
        [
            5,
            22
        ],
        [
            5,
            22
        ],
        [
            20,
            22
        ],
        [
            18,
            22
        ],
        [
            7,
            5
        ],
        [
            7,
            5
        ],
        [
            7,
            22
        ],
        [
            7,
            22
        ],
        [
            7,
            15
        ],
        [
            0,
            13
        ],
        [
            0,
            7
        ],
        [
            0,
            5
        ],
        [
            0,
            20
        ],
        [
            0,
            15
        ],
        [
            0,
            18
        ],
        [
            0,
            10
        ],
        [
            15,
            22
        ],
        [
            15,
            22
        ],
        [
            15,
            13
        ],
        [
            15,
            13
        ],
        [
            13,
            22
        ],
        [
            13,
            22
        ],
        [
            13,
            22
        ],
        [
            10,
            22
        ]
    ],
    "ncsEdges": [
        [
            1,
            2
        ],
        [
            2,
            6
        ],
        [
            6,
            8
        ],
        [
            8,
            9
        ],
        [
            9,
            11
        ],
        [
            11,
            14
        ],
        [
            14,
            16
        ],
        [
            16,
            17
        ],
        [
            17,
            19
        ],
        [
            19,
            21
        ]
    ],
    "nodeList": {
        "0": "METHOD",
        "1": "PARAM",
        "2": "PARAM",
        "3": "BLOCK",
        "4": "CONTROL_STRUCTURE",
        "5": "<operator>.logicalAnd",
        "6": "cxl_is_power8",
        "7": "<operator>.and",
        "8": "dsisr",
        "9": "CXL_PSL_DSISR_TRANS",
        "10": "RETURN",
        "11": "true",
        "12": "CONTROL_STRUCTURE",
        "13": "<operator>.logicalAnd",
        "14": "cxl_is_power9",
        "15": "<operator>.and",
        "16": "dsisr",
        "17": "CXL_PSL9_DSISR_An_TF",
        "18": "RETURN",
        "19": "true",
        "20": "RETURN",
        "21": "false",
        "22": "METHOD_RETURN"
    }
}