CAPI=1
[main]
name = optimsoc:debug_system:mam_wb_adapter

[fileset src_files]
file_type = systemVerilogSource
usage = sim synth
files =
  verilog/mam_wb_adapter.sv

