;  LST file generated by mikroListExporter - v.2.0 
; Date/Time: 13/12/2017 20:39:17
;----------------------------------------------

;Address Opcode 	ASM
____SysVT:
0x0000	0xFFFC2001  	537001980
0x0004	0x1F010000  	7937
0x0008	0x1B450000  	6981
0x000C	0x1B450000  	6981
0x0010	0x1B450000  	6981
0x0014	0x1B450000  	6981
0x0018	0x1B450000  	6981
0x001C	0x1B450000  	6981
0x0020	0x1B450000  	6981
0x0024	0x1B450000  	6981
0x0028	0x1B450000  	6981
0x002C	0x1B450000  	6981
0x0030	0x1B450000  	6981
0x0034	0x1B450000  	6981
0x0038	0x1B450000  	6981
0x003C	0x1B450000  	6981
0x0040	0x1B450000  	6981
0x0044	0x1B450000  	6981
0x0048	0x1B450000  	6981
0x004C	0x1B450000  	6981
0x0050	0x1B450000  	6981
0x0054	0x1B450000  	6981
0x0058	0x1B450000  	6981
0x005C	0x1B450000  	6981
0x0060	0x1B450000  	6981
0x0064	0x1B450000  	6981
0x0068	0x1B450000  	6981
0x006C	0x1B450000  	6981
0x0070	0x1B450000  	6981
0x0074	0x1B450000  	6981
0x0078	0x1B450000  	6981
0x007C	0x1B450000  	6981
0x0080	0x1B450000  	6981
0x0084	0x1B450000  	6981
0x0088	0x1B450000  	6981
0x008C	0x1B450000  	6981
0x0090	0x1B450000  	6981
0x0094	0x1B450000  	6981
0x0098	0x1B450000  	6981
0x009C	0x1B450000  	6981
0x00A0	0x1B450000  	6981
0x00A4	0x1B450000  	6981
0x00A8	0x1B450000  	6981
0x00AC	0x1B450000  	6981
0x00B0	0x1B790000  	7033
0x00B4	0x1B450000  	6981
0x00B8	0x1B450000  	6981
0x00BC	0x1B450000  	6981
0x00C0	0x1B450000  	6981
0x00C4	0x1B450000  	6981
0x00C8	0x1B450000  	6981
0x00CC	0x1B450000  	6981
0x00D0	0x1B450000  	6981
0x00D4	0x1B450000  	6981
0x00D8	0x1B450000  	6981
0x00DC	0x1B450000  	6981
0x00E0	0x1B450000  	6981
0x00E4	0x1B450000  	6981
0x00E8	0x1B450000  	6981
0x00EC	0x1B450000  	6981
0x00F0	0x1B450000  	6981
0x00F4	0x1B450000  	6981
0x00F8	0x1B450000  	6981
0x00FC	0x1B450000  	6981
0x0100	0x1B450000  	6981
0x0104	0x1B450000  	6981
0x0108	0x1B450000  	6981
0x010C	0x1B450000  	6981
0x0110	0x1B450000  	6981
0x0114	0x1B450000  	6981
0x0118	0x1B450000  	6981
0x011C	0x1B450000  	6981
0x0120	0x1B450000  	6981
0x0124	0x1B450000  	6981
0x0128	0x1B450000  	6981
0x012C	0x1B450000  	6981
0x0130	0x1B450000  	6981
0x0134	0x1B450000  	6981
0x0138	0x1B450000  	6981
0x013C	0x1B450000  	6981
0x0140	0x1B450000  	6981
0x0144	0x1B450000  	6981
0x0148	0x1B450000  	6981
0x014C	0x1B450000  	6981
0x0150	0x1B450000  	6981
0x0154	0x1B450000  	6981
0x0158	0x1B450000  	6981
0x015C	0x1B450000  	6981
0x0160	0x1B450000  	6981
0x0164	0x1B450000  	6981
0x0168	0x1B450000  	6981
0x016C	0x1B450000  	6981
0x0170	0x1B450000  	6981
0x0174	0x1B450000  	6981
0x0178	0x1B450000  	6981
0x017C	0x1B450000  	6981
0x0180	0x1B450000  	6981
0x0184	0x1B450000  	6981
; end of ____SysVT
_main:
;TesteEsp8266.c, 25 :: 		void main(){
0x1F00	0xF7FFFE4E  BL	7072
0x1F04	0xF7FFFE22  BL	6988
0x1F08	0xF000FAAE  BL	9320
0x1F0C	0xF000F888  BL	8224
0x1F10	0xF000FA5C  BL	9164
;TesteEsp8266.c, 26 :: 		setup_inicial();
0x1F14	0xF7FFFCA8  BL	_setup_inicial+0
;TesteEsp8266.c, 27 :: 		Lcd_Init();                        // Initialize LCD
0x1F18	0xF7FFFB62  BL	_Lcd_Init+0
;TesteEsp8266.c, 28 :: 		Lcd_Cmd(_LCD_CLEAR);               // Clear display
0x1F1C	0x2001    MOVS	R0, #1
0x1F1E	0xF7FEFA47  BL	_Lcd_Cmd+0
;TesteEsp8266.c, 29 :: 		Lcd_Cmd(_LCD_CURSOR_OFF);          // Cursor off
0x1F22	0x200C    MOVS	R0, #12
0x1F24	0xF7FEFA44  BL	_Lcd_Cmd+0
;TesteEsp8266.c, 30 :: 		Lcd_Cmd(_LCD_FIRST_ROW);
0x1F28	0x2080    MOVS	R0, #128
0x1F2A	0xF7FEFA41  BL	_Lcd_Cmd+0
;TesteEsp8266.c, 31 :: 		while(chave_pa0() == 1) factory_reset();
L_main0:
0x1F2E	0xF7FFFB37  BL	_chave_pa0+0
0x1F32	0x2801    CMP	R0, #1
0x1F34	0xD102    BNE	L_main1
0x1F36	0xF7FFF887  BL	_factory_reset+0
0x1F3A	0xE7F8    B	L_main0
L_main1:
;TesteEsp8266.c, 32 :: 		Lcd_Out(1,1," Teste ESP 8266 ");
0x1F3C	0x4831    LDR	R0, [PC, #196]
0x1F3E	0x4602    MOV	R2, R0
0x1F40	0x2101    MOVS	R1, #1
0x1F42	0x2001    MOVS	R0, #1
0x1F44	0xF7FEFBA8  BL	_Lcd_Out+0
;TesteEsp8266.c, 33 :: 		configura_ap();
0x1F48	0xF7FFFB0E  BL	_configura_ap+0
;TesteEsp8266.c, 34 :: 		delay_ms(2000);
0x1F4C	0xF2450729  MOVW	R7, #20521
0x1F50	0xF2C007FE  MOVT	R7, #254
0x1F54	0xBF00    NOP
0x1F56	0xBF00    NOP
L_main2:
0x1F58	0x1E7F    SUBS	R7, R7, #1
0x1F5A	0xD1FD    BNE	L_main2
0x1F5C	0xBF00    NOP
0x1F5E	0xBF00    NOP
;TesteEsp8266.c, 35 :: 		conecta_ap();
0x1F60	0xF7FFFC64  BL	_conecta_ap+0
;TesteEsp8266.c, 36 :: 		delay_ms(2000);
0x1F64	0xF2450729  MOVW	R7, #20521
0x1F68	0xF2C007FE  MOVT	R7, #254
0x1F6C	0xBF00    NOP
0x1F6E	0xBF00    NOP
L_main4:
0x1F70	0x1E7F    SUBS	R7, R7, #1
0x1F72	0xD1FD    BNE	L_main4
0x1F74	0xBF00    NOP
0x1F76	0xBF00    NOP
;TesteEsp8266.c, 37 :: 		while(1){
L_main6:
;TesteEsp8266.c, 41 :: 		resultado_conexao = verifica_conexao();
0x1F78	0xF7FFFD3E  BL	_verifica_conexao+0
0x1F7C	0x4922    LDR	R1, [PC, #136]
0x1F7E	0x7008    STRB	R0, [R1, #0]
;TesteEsp8266.c, 42 :: 		if((resultado_conexao == 2) || (resultado_conexao == 4)){
0x1F80	0x2802    CMP	R0, #2
0x1F82	0xD004    BEQ	L__main84
0x1F84	0x4820    LDR	R0, [PC, #128]
0x1F86	0x7800    LDRB	R0, [R0, #0]
0x1F88	0x2804    CMP	R0, #4
0x1F8A	0xD000    BEQ	L__main83
0x1F8C	0xE01C    B	L_main10
L__main84:
L__main83:
;TesteEsp8266.c, 44 :: 		resultado_web = verifica_web();
0x1F8E	0xF7FFF957  BL	_verifica_web+0
0x1F92	0x491E    LDR	R1, [PC, #120]
0x1F94	0x7008    STRB	R0, [R1, #0]
;TesteEsp8266.c, 45 :: 		if((resultado_web ==  2)||(resultado_web == 3)){
0x1F96	0x2802    CMP	R0, #2
0x1F98	0xD004    BEQ	L__main86
0x1F9A	0x481C    LDR	R0, [PC, #112]
0x1F9C	0x7800    LDRB	R0, [R0, #0]
0x1F9E	0x2803    CMP	R0, #3
0x1FA0	0xD000    BEQ	L__main85
0x1FA2	0xE010    B	L_main13
L__main86:
L__main85:
;TesteEsp8266.c, 48 :: 		resultado_tamanho = envia_tamanho();
0x1FA4	0xF7FFF9E8  BL	_envia_tamanho+0
0x1FA8	0x4919    LDR	R1, [PC, #100]
0x1FAA	0x7008    STRB	R0, [R1, #0]
;TesteEsp8266.c, 49 :: 		if(resultado_tamanho == 1){
0x1FAC	0x2801    CMP	R0, #1
0x1FAE	0xD10A    BNE	L_main14
;TesteEsp8266.c, 51 :: 		resultado_mensagem = envia_dados();
0x1FB0	0xF7FFFA56  BL	_envia_dados+0
0x1FB4	0x4917    LDR	R1, [PC, #92]
0x1FB6	0x7008    STRB	R0, [R1, #0]
;TesteEsp8266.c, 52 :: 		if(resultado_mensagem == 1){
0x1FB8	0x2801    CMP	R0, #1
0x1FBA	0xD104    BNE	L_main15
;TesteEsp8266.c, 53 :: 		Lcd_Out(1,1,output);
0x1FBC	0x4A16    LDR	R2, [PC, #88]
0x1FBE	0x2101    MOVS	R1, #1
0x1FC0	0x2001    MOVS	R0, #1
0x1FC2	0xF7FEFB69  BL	_Lcd_Out+0
;TesteEsp8266.c, 55 :: 		}
L_main15:
;TesteEsp8266.c, 56 :: 		}
L_main14:
;TesteEsp8266.c, 57 :: 		}
L_main13:
;TesteEsp8266.c, 58 :: 		}else
0x1FC6	0xE01B    B	L_main16
L_main10:
;TesteEsp8266.c, 59 :: 		if(resultado_conexao == 3){//ja esta conectado
0x1FC8	0x480F    LDR	R0, [PC, #60]
0x1FCA	0x7800    LDRB	R0, [R0, #0]
0x1FCC	0x2803    CMP	R0, #3
0x1FCE	0xD111    BNE	L_main17
;TesteEsp8266.c, 61 :: 		resultado_tamanho = envia_tamanho();
0x1FD0	0xF7FFF9D2  BL	_envia_tamanho+0
0x1FD4	0x490E    LDR	R1, [PC, #56]
0x1FD6	0x7008    STRB	R0, [R1, #0]
;TesteEsp8266.c, 62 :: 		if(resultado_tamanho == 1){
0x1FD8	0x2801    CMP	R0, #1
0x1FDA	0xD10A    BNE	L_main18
;TesteEsp8266.c, 64 :: 		resultado_mensagem = envia_dados();
0x1FDC	0xF7FFFA40  BL	_envia_dados+0
0x1FE0	0x490C    LDR	R1, [PC, #48]
0x1FE2	0x7008    STRB	R0, [R1, #0]
;TesteEsp8266.c, 65 :: 		if(resultado_mensagem == 1){
0x1FE4	0x2801    CMP	R0, #1
0x1FE6	0xD104    BNE	L_main19
;TesteEsp8266.c, 66 :: 		Lcd_Out(1,1,output);
0x1FE8	0x4A0B    LDR	R2, [PC, #44]
0x1FEA	0x2101    MOVS	R1, #1
0x1FEC	0x2001    MOVS	R0, #1
0x1FEE	0xF7FEFB53  BL	_Lcd_Out+0
;TesteEsp8266.c, 68 :: 		}
L_main19:
;TesteEsp8266.c, 69 :: 		}
L_main18:
;TesteEsp8266.c, 70 :: 		}else lcd_out(1,1," Sem conexao AP ");
0x1FF2	0xE005    B	L_main20
L_main17:
0x1FF4	0x4809    LDR	R0, [PC, #36]
0x1FF6	0x4602    MOV	R2, R0
0x1FF8	0x2101    MOVS	R1, #1
0x1FFA	0x2001    MOVS	R0, #1
0x1FFC	0xF7FEFB4C  BL	_Lcd_Out+0
L_main20:
L_main16:
;TesteEsp8266.c, 72 :: 		}
0x2000	0xE7BA    B	L_main6
;TesteEsp8266.c, 73 :: 		}
L_end_main:
L__main_end_loop:
0x2002	0xE7FE    B	L__main_end_loop
0x2004	0x01132000  	?lstr1_TesteEsp8266+0
0x2008	0x052A2000  	_resultado_conexao+0
0x200C	0x052B2000  	_resultado_web+0
0x2010	0x052C2000  	_resultado_tamanho+0
0x2014	0x052D2000  	_resultado_mensagem+0
0x2018	0x031C2000  	_output+0
0x201C	0x01242000  	?lstr2_TesteEsp8266+0
; end of _main
_setup_inicial:
;TesteEsp8266.c, 230 :: 		void setup_inicial(){
0x1868	0xB081    SUB	SP, SP, #4
0x186A	0xF8CDE000  STR	LR, [SP, #0]
;TesteEsp8266.c, 233 :: 		_gpio_cfg_mode_input | _gpio_cfg_pull_up);
0x186E	0x2282    MOVS	R2, #130
;TesteEsp8266.c, 232 :: 		_gpio_pinmask_3 | _gpio_pinmask_4,/*bits 3 e 4*/
0x1870	0x2118    MOVS	R1, #24
;TesteEsp8266.c, 231 :: 		gpio_config(&gpioe_base,/*Configura??o do Porte*/
0x1872	0x4852    LDR	R0, [PC, #328]
;TesteEsp8266.c, 233 :: 		_gpio_cfg_mode_input | _gpio_cfg_pull_up);
0x1874	0xF7FFF9BA  BL	_GPIO_Config+0
;TesteEsp8266.c, 237 :: 		_gpio_cfg_mode_input | _gpio_cfg_pull_down);
0x1878	0xF2401202  MOVW	R2, #258
;TesteEsp8266.c, 236 :: 		_gpio_pinmask_0,/*bit 0*/
0x187C	0xF2400101  MOVW	R1, #1
;TesteEsp8266.c, 235 :: 		gpio_config(&gpioa_base,/*Configura??o do Porta*/
0x1880	0x484F    LDR	R0, [PC, #316]
;TesteEsp8266.c, 237 :: 		_gpio_cfg_mode_input | _gpio_cfg_pull_down);
0x1882	0xF7FFF9B3  BL	_GPIO_Config+0
;TesteEsp8266.c, 240 :: 		GPIO_Analog_Input(&GPIOA_BASE, _GPIO_PINMASK_4);
0x1886	0xF2400110  MOVW	R1, #16
0x188A	0x484D    LDR	R0, [PC, #308]
0x188C	0xF7FFF974  BL	_GPIO_Analog_Input+0
;TesteEsp8266.c, 242 :: 		ADC_Set_Input_Channel(_ADC_CHANNEL_4);
0x1890	0xF2400010  MOVW	R0, #16
0x1894	0xF7FFFACE  BL	_ADC_Set_Input_Channel+0
;TesteEsp8266.c, 243 :: 		ADC1_Init();
0x1898	0xF7FFFBA2  BL	_ADC1_Init+0
;TesteEsp8266.c, 244 :: 		uart2_init(115200);
0x189C	0xF44F30E1  MOV	R0, #115200
0x18A0	0xF7FFFBB8  BL	_UART2_Init+0
;TesteEsp8266.c, 247 :: 		rcc_apb1enr.tim2en = 1;
0x18A4	0x2101    MOVS	R1, #1
0x18A6	0xB249    SXTB	R1, R1
0x18A8	0x4846    LDR	R0, [PC, #280]
0x18AA	0x6001    STR	R1, [R0, #0]
;TesteEsp8266.c, 248 :: 		tim2_cr1.cen = 0;
0x18AC	0x2100    MOVS	R1, #0
0x18AE	0xB249    SXTB	R1, R1
0x18B0	0x4845    LDR	R0, [PC, #276]
0x18B2	0x6001    STR	R1, [R0, #0]
;TesteEsp8266.c, 249 :: 		tim2_psc = 25000;
0x18B4	0xF24611A8  MOVW	R1, #25000
0x18B8	0x4844    LDR	R0, [PC, #272]
0x18BA	0x6001    STR	R1, [R0, #0]
;TesteEsp8266.c, 250 :: 		tim2_arr = 500;
0x18BC	0xF24011F4  MOVW	R1, #500
0x18C0	0x4843    LDR	R0, [PC, #268]
0x18C2	0x6001    STR	R1, [R0, #0]
;TesteEsp8266.c, 251 :: 		nvic_intenable(ivt_int_tim2);
0x18C4	0xF240002C  MOVW	R0, #44
0x18C8	0xF7FFFC02  BL	_NVIC_IntEnable+0
;TesteEsp8266.c, 252 :: 		tim2_dier.uie = 1;
0x18CC	0x2101    MOVS	R1, #1
0x18CE	0xB249    SXTB	R1, R1
0x18D0	0x4840    LDR	R0, [PC, #256]
0x18D2	0x6001    STR	R1, [R0, #0]
;TesteEsp8266.c, 253 :: 		tim2_cr1.cen = 1;
0x18D4	0x483C    LDR	R0, [PC, #240]
0x18D6	0x6001    STR	R1, [R0, #0]
;TesteEsp8266.c, 254 :: 		factory_reset();
0x18D8	0xF7FFFBB6  BL	_factory_reset+0
;TesteEsp8266.c, 255 :: 		delay_ms(2000);
0x18DC	0xF2450729  MOVW	R7, #20521
0x18E0	0xF2C007FE  MOVT	R7, #254
0x18E4	0xBF00    NOP
0x18E6	0xBF00    NOP
L_setup_inicial68:
0x18E8	0x1E7F    SUBS	R7, R7, #1
0x18EA	0xD1FD    BNE	L_setup_inicial68
0x18EC	0xBF00    NOP
0x18EE	0xBF00    NOP
;TesteEsp8266.c, 257 :: 		for(i=0;i<=20;i++)          //média da leitura
0x18F0	0x2100    MOVS	R1, #0
0x18F2	0xB209    SXTH	R1, R1
0x18F4	0x4838    LDR	R0, [PC, #224]
0x18F6	0x8001    STRH	R1, [R0, #0]
L_setup_inicial70:
0x18F8	0x4837    LDR	R0, [PC, #220]
0x18FA	0xF9B00000  LDRSH	R0, [R0, #0]
0x18FE	0x2814    CMP	R0, #20
0x1900	0xDC58    BGT	L_setup_inicial71
;TesteEsp8266.c, 259 :: 		valor = adc1_read(4);
0x1902	0x2004    MOVS	R0, #4
0x1904	0xF7FFFB50  BL	_ADC1_Read+0
0x1908	0x4934    LDR	R1, [PC, #208]
0x190A	0x8008    STRH	R0, [R1, #0]
;TesteEsp8266.c, 260 :: 		media = media + valor;
0x190C	0xB202    SXTH	R2, R0
0x190E	0x4934    LDR	R1, [PC, #208]
0x1910	0xF9B10000  LDRSH	R0, [R1, #0]
0x1914	0x1880    ADDS	R0, R0, R2
0x1916	0x8008    STRH	R0, [R1, #0]
;TesteEsp8266.c, 261 :: 		contador2 ++;
0x1918	0x4932    LDR	R1, [PC, #200]
0x191A	0xF9B10000  LDRSH	R0, [R1, #0]
0x191E	0x1C40    ADDS	R0, R0, #1
0x1920	0xB200    SXTH	R0, R0
0x1922	0x8008    STRH	R0, [R1, #0]
;TesteEsp8266.c, 262 :: 		if (contador2 == 15)
0x1924	0x280F    CMP	R0, #15
0x1926	0xD13F    BNE	L_setup_inicial73
;TesteEsp8266.c, 264 :: 		tensao = media / contador2;
0x1928	0x4C2E    LDR	R4, [PC, #184]
0x192A	0xF9B42000  LDRSH	R2, [R4, #0]
0x192E	0x492C    LDR	R1, [PC, #176]
0x1930	0xF9B10000  LDRSH	R0, [R1, #0]
0x1934	0xFB90F2F2  SDIV	R2, R0, R2
0x1938	0xB212    SXTH	R2, R2
0x193A	0x4B2B    LDR	R3, [PC, #172]
0x193C	0x801A    STRH	R2, [R3, #0]
;TesteEsp8266.c, 265 :: 		contador2 = 0;
0x193E	0x2000    MOVS	R0, #0
0x1940	0xB200    SXTH	R0, R0
0x1942	0x8020    STRH	R0, [R4, #0]
;TesteEsp8266.c, 266 :: 		media = 0;
0x1944	0x2000    MOVS	R0, #0
0x1946	0xB200    SXTH	R0, R0
0x1948	0x8008    STRH	R0, [R1, #0]
;TesteEsp8266.c, 267 :: 		tensao = tensao - (tensao * 100 /515); //ajusta volt ;
0x194A	0x2064    MOVS	R0, #100
0x194C	0xB200    SXTH	R0, R0
0x194E	0xFB02F100  MUL	R1, R2, R0
0x1952	0xB209    SXTH	R1, R1
0x1954	0xF2402003  MOVW	R0, #515
0x1958	0xB200    SXTH	R0, R0
0x195A	0xFB91F0F0  SDIV	R0, R1, R0
0x195E	0xB200    SXTH	R0, R0
0x1960	0x1A10    SUB	R0, R2, R0
0x1962	0x8018    STRH	R0, [R3, #0]
;TesteEsp8266.c, 268 :: 		tensao = ((valor * 3.3 / 4096) /0.01);
0x1964	0x481D    LDR	R0, [PC, #116]
0x1966	0xF9B00000  LDRSH	R0, [R0, #0]
0x196A	0xEE000A90  VMOV	S1, R0
0x196E	0xEEF80AE0  VCVT.F32.S32	S1, S1
0x1972	0x481E    LDR	R0, [PC, #120]
0x1974	0xEE000A10  VMOV	S0, R0
0x1978	0xEE600A80  VMUL.F32	S1, S1, S0
0x197C	0xF04F408B  MOV	R0, #1166016512
0x1980	0xEE000A10  VMOV	S0, R0
0x1984	0xEEC00A80  VDIV.F32	S1, S1, S0
0x1988	0x4819    LDR	R0, [PC, #100]
0x198A	0xEE000A10  VMOV	S0, R0
0x198E	0xEE800A80  VDIV.F32	S0, S1, S0
0x1992	0xEEBD0A40  VCVT.S32.F32	S0, S0
0x1996	0xEE102A10  VMOV	R2, S0
0x199A	0xB212    SXTH	R2, R2
0x199C	0x801A    STRH	R2, [R3, #0]
;TesteEsp8266.c, 269 :: 		inttostr (tensao, txt3);
0x199E	0x4815    LDR	R0, [PC, #84]
0x19A0	0x7801    LDRB	R1, [R0, #0]
0x19A2	0xB210    SXTH	R0, R2
0x19A4	0xF7FFFBD0  BL	_IntToStr+0
;TesteEsp8266.c, 270 :: 		}
L_setup_inicial73:
;TesteEsp8266.c, 257 :: 		for(i=0;i<=20;i++)          //média da leitura
0x19A8	0x490B    LDR	R1, [PC, #44]
0x19AA	0xF9B10000  LDRSH	R0, [R1, #0]
0x19AE	0x1C40    ADDS	R0, R0, #1
0x19B0	0x8008    STRH	R0, [R1, #0]
;TesteEsp8266.c, 271 :: 		}
0x19B2	0xE7A1    B	L_setup_inicial70
L_setup_inicial71:
;TesteEsp8266.c, 272 :: 		}
L_end_setup_inicial:
0x19B4	0xF8DDE000  LDR	LR, [SP, #0]
0x19B8	0xB001    ADD	SP, SP, #4
0x19BA	0x4770    BX	LR
0x19BC	0x10004002  	GPIOE_BASE+0
0x19C0	0x00004002  	GPIOA_BASE+0
0x19C4	0x08004247  	RCC_APB1ENR+0
0x19C8	0x00004200  	TIM2_CR1+0
0x19CC	0x00284000  	TIM2_PSC+0
0x19D0	0x002C4000  	TIM2_ARR+0
0x19D4	0x01804200  	TIM2_DIER+0
0x19D8	0x05202000  	_i+0
0x19DC	0x05222000  	_valor+0
0x19E0	0x05242000  	_media+0
0x19E4	0x05262000  	_contador2+0
0x19E8	0x05282000  	_tensao+0
0x19EC	0x33334053  	#1079194419
0x19F0	0xD70A3C23  	#1008981770
0x19F4	0x051F2000  	_txt3+0
; end of _setup_inicial
_GPIO_Config:
;__Lib_GPIO_32F4xx.c, 74 :: 		
; config start address is: 8 (R2)
; pin_mask start address is: 4 (R1)
; port start address is: 0 (R0)
0x0BEC	0xB084    SUB	SP, SP, #16
0x0BEE	0xF8CDE000  STR	LR, [SP, #0]
0x0BF2	0xB28D    UXTH	R5, R1
0x0BF4	0x4616    MOV	R6, R2
; config end address is: 8 (R2)
; pin_mask end address is: 4 (R1)
; port end address is: 0 (R0)
; port start address is: 0 (R0)
; pin_mask start address is: 20 (R5)
; config start address is: 24 (R6)
;__Lib_GPIO_32F4xx.c, 75 :: 		
;__Lib_GPIO_32F4xx.c, 76 :: 		
;__Lib_GPIO_32F4xx.c, 80 :: 		
0x0BF6	0x4B86    LDR	R3, [PC, #536]
0x0BF8	0xEA000303  AND	R3, R0, R3, LSL #0
; port end address is: 0 (R0)
; port start address is: 28 (R7)
0x0BFC	0x461F    MOV	R7, R3
;__Lib_GPIO_32F4xx.c, 82 :: 		
0x0BFE	0x4618    MOV	R0, R3
0x0C00	0xF7FFFECE  BL	_GPIO_Clk_Enable+0
;__Lib_GPIO_32F4xx.c, 85 :: 		
0x0C04	0xF1B50FFF  CMP	R5, #255
0x0C08	0xD120    BNE	L_GPIO_Config22
;__Lib_GPIO_32F4xx.c, 86 :: 		
0x0C0A	0x683C    LDR	R4, [R7, #0]
;__Lib_GPIO_32F4xx.c, 87 :: 		
0x0C0C	0x4B81    LDR	R3, [PC, #516]
0x0C0E	0xEA040303  AND	R3, R4, R3, LSL #0
; tmp start address is: 0 (R0)
0x0C12	0x4618    MOV	R0, R3
;__Lib_GPIO_32F4xx.c, 88 :: 		
0x0C14	0x4B80    LDR	R3, [PC, #512]
0x0C16	0x429E    CMP	R6, R3
0x0C18	0xD114    BNE	L_GPIO_Config23
; pin_mask end address is: 20 (R5)
; config end address is: 24 (R6)
;__Lib_GPIO_32F4xx.c, 89 :: 		
0x0C1A	0xF2455355  MOVW	R3, #21845
0x0C1E	0xEA400303  ORR	R3, R0, R3, LSL #0
; tmp end address is: 0 (R0)
;__Lib_GPIO_32F4xx.c, 90 :: 		
0x0C22	0x603B    STR	R3, [R7, #0]
;__Lib_GPIO_32F4xx.c, 91 :: 		
0x0C24	0x1D3D    ADDS	R5, R7, #4
0x0C26	0x682C    LDR	R4, [R5, #0]
0x0C28	0xF06F03FF  MVN	R3, #255
0x0C2C	0xEA040303  AND	R3, R4, R3, LSL #0
0x0C30	0x602B    STR	R3, [R5, #0]
;__Lib_GPIO_32F4xx.c, 92 :: 		
0x0C32	0xF2070508  ADDW	R5, R7, #8
; port end address is: 28 (R7)
0x0C36	0x682C    LDR	R4, [R5, #0]
0x0C38	0xF64F73FF  MOVW	R3, #65535
0x0C3C	0xEA440303  ORR	R3, R4, R3, LSL #0
0x0C40	0x602B    STR	R3, [R5, #0]
;__Lib_GPIO_32F4xx.c, 93 :: 		
0x0C42	0xE0E1    B	L_end_GPIO_Config
;__Lib_GPIO_32F4xx.c, 94 :: 		
L_GPIO_Config23:
;__Lib_GPIO_32F4xx.c, 95 :: 		
; port start address is: 28 (R7)
; tmp start address is: 0 (R0)
; config start address is: 24 (R6)
; pin_mask start address is: 20 (R5)
0x0C44	0x2E42    CMP	R6, #66
0x0C46	0xD101    BNE	L_GPIO_Config24
; pin_mask end address is: 20 (R5)
; config end address is: 24 (R6)
;__Lib_GPIO_32F4xx.c, 96 :: 		
0x0C48	0x6038    STR	R0, [R7, #0]
; tmp end address is: 0 (R0)
; port end address is: 28 (R7)
;__Lib_GPIO_32F4xx.c, 97 :: 		
0x0C4A	0xE0DD    B	L_end_GPIO_Config
;__Lib_GPIO_32F4xx.c, 98 :: 		
L_GPIO_Config24:
;__Lib_GPIO_32F4xx.c, 99 :: 		
; port start address is: 28 (R7)
; config start address is: 24 (R6)
; pin_mask start address is: 20 (R5)
L_GPIO_Config22:
;__Lib_GPIO_32F4xx.c, 101 :: 		
0x0C4C	0xF64F73FF  MOVW	R3, #65535
0x0C50	0x429D    CMP	R5, R3
0x0C52	0xD113    BNE	L_GPIO_Config25
;__Lib_GPIO_32F4xx.c, 102 :: 		
0x0C54	0x4B70    LDR	R3, [PC, #448]
0x0C56	0x429E    CMP	R6, R3
0x0C58	0xD10B    BNE	L_GPIO_Config26
; pin_mask end address is: 20 (R5)
; config end address is: 24 (R6)
;__Lib_GPIO_32F4xx.c, 103 :: 		
0x0C5A	0xF04F3355  MOV	R3, #1431655765
0x0C5E	0x603B    STR	R3, [R7, #0]
;__Lib_GPIO_32F4xx.c, 104 :: 		
0x0C60	0x1D3C    ADDS	R4, R7, #4
0x0C62	0x2300    MOVS	R3, #0
0x0C64	0x6023    STR	R3, [R4, #0]
;__Lib_GPIO_32F4xx.c, 105 :: 		
0x0C66	0xF2070408  ADDW	R4, R7, #8
; port end address is: 28 (R7)
0x0C6A	0xF04F33FF  MOV	R3, #-1
0x0C6E	0x6023    STR	R3, [R4, #0]
;__Lib_GPIO_32F4xx.c, 106 :: 		
0x0C70	0xE0CA    B	L_end_GPIO_Config
;__Lib_GPIO_32F4xx.c, 107 :: 		
L_GPIO_Config26:
;__Lib_GPIO_32F4xx.c, 108 :: 		
; port start address is: 28 (R7)
; config start address is: 24 (R6)
; pin_mask start address is: 20 (R5)
0x0C72	0x2E42    CMP	R6, #66
0x0C74	0xD102    BNE	L_GPIO_Config27
; pin_mask end address is: 20 (R5)
; config end address is: 24 (R6)
;__Lib_GPIO_32F4xx.c, 109 :: 		
0x0C76	0x2300    MOVS	R3, #0
0x0C78	0x603B    STR	R3, [R7, #0]
; port end address is: 28 (R7)
;__Lib_GPIO_32F4xx.c, 110 :: 		
0x0C7A	0xE0C5    B	L_end_GPIO_Config
;__Lib_GPIO_32F4xx.c, 111 :: 		
L_GPIO_Config27:
;__Lib_GPIO_32F4xx.c, 112 :: 		
; port start address is: 28 (R7)
; config start address is: 24 (R6)
; pin_mask start address is: 20 (R5)
L_GPIO_Config25:
;__Lib_GPIO_32F4xx.c, 114 :: 		
0x0C7C	0xF0060301  AND	R3, R6, #1
0x0C80	0xB10B    CBZ	R3, L_GPIO_Config28
;__Lib_GPIO_32F4xx.c, 115 :: 		
; mode start address is: 0 (R0)
0x0C82	0x2003    MOVS	R0, #3
; mode end address is: 0 (R0)
0x0C84	0xE00A    B	L_GPIO_Config29
L_GPIO_Config28:
;__Lib_GPIO_32F4xx.c, 116 :: 		
0x0C86	0xF0060308  AND	R3, R6, #8
0x0C8A	0xB10B    CBZ	R3, L_GPIO_Config30
;__Lib_GPIO_32F4xx.c, 117 :: 		
; mode start address is: 0 (R0)
0x0C8C	0x2002    MOVS	R0, #2
; mode end address is: 0 (R0)
0x0C8E	0xE005    B	L_GPIO_Config31
L_GPIO_Config30:
;__Lib_GPIO_32F4xx.c, 118 :: 		
0x0C90	0xF0060304  AND	R3, R6, #4
0x0C94	0xB10B    CBZ	R3, L_GPIO_Config32
;__Lib_GPIO_32F4xx.c, 119 :: 		
; mode start address is: 0 (R0)
0x0C96	0x2001    MOVS	R0, #1
; mode end address is: 0 (R0)
0x0C98	0xE000    B	L_GPIO_Config33
L_GPIO_Config32:
;__Lib_GPIO_32F4xx.c, 121 :: 		
; mode start address is: 0 (R0)
0x0C9A	0x2000    MOVS	R0, #0
; mode end address is: 0 (R0)
L_GPIO_Config33:
; mode start address is: 0 (R0)
; mode end address is: 0 (R0)
L_GPIO_Config31:
; mode start address is: 0 (R0)
; mode end address is: 0 (R0)
L_GPIO_Config29:
;__Lib_GPIO_32F4xx.c, 123 :: 		
; mode start address is: 0 (R0)
0x0C9C	0xF4062301  AND	R3, R6, #528384
0x0CA0	0xB10B    CBZ	R3, L_GPIO_Config34
;__Lib_GPIO_32F4xx.c, 124 :: 		
; speed start address is: 4 (R1)
0x0CA2	0x2103    MOVS	R1, #3
; speed end address is: 4 (R1)
0x0CA4	0xE00A    B	L_GPIO_Config35
L_GPIO_Config34:
;__Lib_GPIO_32F4xx.c, 125 :: 		
0x0CA6	0xF4066300  AND	R3, R6, #2048
0x0CAA	0xB10B    CBZ	R3, L_GPIO_Config36
;__Lib_GPIO_32F4xx.c, 126 :: 		
; speed start address is: 4 (R1)
0x0CAC	0x2102    MOVS	R1, #2
; speed end address is: 4 (R1)
0x0CAE	0xE005    B	L_GPIO_Config37
L_GPIO_Config36:
;__Lib_GPIO_32F4xx.c, 127 :: 		
0x0CB0	0xF4066380  AND	R3, R6, #1024
0x0CB4	0xB10B    CBZ	R3, L_GPIO_Config38
;__Lib_GPIO_32F4xx.c, 128 :: 		
; speed start address is: 4 (R1)
0x0CB6	0x2101    MOVS	R1, #1
; speed end address is: 4 (R1)
0x0CB8	0xE000    B	L_GPIO_Config39
L_GPIO_Config38:
;__Lib_GPIO_32F4xx.c, 130 :: 		
; speed start address is: 4 (R1)
0x0CBA	0x2100    MOVS	R1, #0
; speed end address is: 4 (R1)
L_GPIO_Config39:
; speed start address is: 4 (R1)
; speed end address is: 4 (R1)
L_GPIO_Config37:
; speed start address is: 4 (R1)
; speed end address is: 4 (R1)
L_GPIO_Config35:
;__Lib_GPIO_32F4xx.c, 132 :: 		
; speed start address is: 4 (R1)
0x0CBC	0xF0060320  AND	R3, R6, #32
0x0CC0	0xB10B    CBZ	R3, L_GPIO_Config40
;__Lib_GPIO_32F4xx.c, 133 :: 		
; otype start address is: 8 (R2)
0x0CC2	0x2201    MOVS	R2, #1
; otype end address is: 8 (R2)
0x0CC4	0xE000    B	L_GPIO_Config41
L_GPIO_Config40:
;__Lib_GPIO_32F4xx.c, 135 :: 		
; otype start address is: 8 (R2)
0x0CC6	0x2200    MOVS	R2, #0
; otype end address is: 8 (R2)
L_GPIO_Config41:
;__Lib_GPIO_32F4xx.c, 137 :: 		
; otype start address is: 8 (R2)
0x0CC8	0xF4067380  AND	R3, R6, #256
0x0CCC	0xB10B    CBZ	R3, L_GPIO_Config42
;__Lib_GPIO_32F4xx.c, 138 :: 		
; pull start address is: 12 (R3)
0x0CCE	0x2302    MOVS	R3, #2
; pull end address is: 12 (R3)
0x0CD0	0xE005    B	L_GPIO_Config43
L_GPIO_Config42:
;__Lib_GPIO_32F4xx.c, 139 :: 		
0x0CD2	0xF0060380  AND	R3, R6, #128
0x0CD6	0xB10B    CBZ	R3, L_GPIO_Config44
;__Lib_GPIO_32F4xx.c, 140 :: 		
; pull start address is: 12 (R3)
0x0CD8	0x2301    MOVS	R3, #1
; pull end address is: 12 (R3)
0x0CDA	0xE000    B	L_GPIO_Config45
L_GPIO_Config44:
;__Lib_GPIO_32F4xx.c, 142 :: 		
; pull start address is: 12 (R3)
0x0CDC	0x2300    MOVS	R3, #0
; pull end address is: 12 (R3)
L_GPIO_Config45:
; pull start address is: 12 (R3)
; pull end address is: 12 (R3)
L_GPIO_Config43:
;__Lib_GPIO_32F4xx.c, 146 :: 		
; pull start address is: 12 (R3)
; pinpos start address is: 40 (R10)
0x0CDE	0xF2400A00  MOVW	R10, #0
; pin_mask end address is: 20 (R5)
; config end address is: 24 (R6)
; mode end address is: 0 (R0)
; speed end address is: 4 (R1)
; otype end address is: 8 (R2)
; pull end address is: 12 (R3)
; pinpos end address is: 40 (R10)
0x0CE2	0x9201    STR	R2, [SP, #4]
0x0CE4	0xFA1FF985  UXTH	R9, R5
0x0CE8	0x46B0    MOV	R8, R6
0x0CEA	0x4606    MOV	R6, R0
0x0CEC	0x4618    MOV	R0, R3
0x0CEE	0x460A    MOV	R2, R1
0x0CF0	0x9901    LDR	R1, [SP, #4]
L_GPIO_Config46:
; pinpos start address is: 40 (R10)
; pin_mask start address is: 36 (R9)
; config start address is: 32 (R8)
; mode start address is: 24 (R6)
; speed start address is: 8 (R2)
; otype start address is: 4 (R1)
; pull start address is: 0 (R0)
; pull start address is: 0 (R0)
; pull end address is: 0 (R0)
; otype start address is: 4 (R1)
; otype end address is: 4 (R1)
; speed start address is: 8 (R2)
; speed end address is: 8 (R2)
; mode start address is: 24 (R6)
; mode end address is: 24 (R6)
; port start address is: 28 (R7)
; port end address is: 28 (R7)
; config start address is: 32 (R8)
; config end address is: 32 (R8)
; pin_mask start address is: 36 (R9)
; pin_mask end address is: 36 (R9)
0x0CF2	0xF1BA0F10  CMP	R10, #16
0x0CF6	0xF0808087  BCS	L_GPIO_Config47
; pull end address is: 0 (R0)
; otype end address is: 4 (R1)
; speed end address is: 8 (R2)
; mode end address is: 24 (R6)
; port end address is: 28 (R7)
; config end address is: 32 (R8)
; pin_mask end address is: 36 (R9)
;__Lib_GPIO_32F4xx.c, 148 :: 		
; pin_mask start address is: 36 (R9)
; config start address is: 32 (R8)
; port start address is: 28 (R7)
; mode start address is: 24 (R6)
; speed start address is: 8 (R2)
; otype start address is: 4 (R1)
; pull start address is: 0 (R0)
0x0CFA	0xF04F0301  MOV	R3, #1
0x0CFE	0xFA03F40A  LSL	R4, R3, R10
;__Lib_GPIO_32F4xx.c, 150 :: 		
0x0D02	0xEA090304  AND	R3, R9, R4, LSL #0
;__Lib_GPIO_32F4xx.c, 152 :: 		
0x0D06	0x42A3    CMP	R3, R4
0x0D08	0xF040807B  BNE	L_GPIO_Config49
;__Lib_GPIO_32F4xx.c, 154 :: 		
0x0D0C	0xEA4F044A  LSL	R4, R10, #1
0x0D10	0xF04F0303  MOV	R3, #3
0x0D14	0x40A3    LSLS	R3, R4
0x0D16	0x43DC    MVN	R4, R3
0x0D18	0x683B    LDR	R3, [R7, #0]
0x0D1A	0x4023    ANDS	R3, R4
0x0D1C	0x603B    STR	R3, [R7, #0]
;__Lib_GPIO_32F4xx.c, 155 :: 		
0x0D1E	0xEA4F034A  LSL	R3, R10, #1
0x0D22	0xFA06F403  LSL	R4, R6, R3
0x0D26	0x683B    LDR	R3, [R7, #0]
0x0D28	0x4323    ORRS	R3, R4
0x0D2A	0x603B    STR	R3, [R7, #0]
;__Lib_GPIO_32F4xx.c, 157 :: 		
0x0D2C	0xF008030C  AND	R3, R8, #12
0x0D30	0xB33B    CBZ	R3, L_GPIO_Config50
;__Lib_GPIO_32F4xx.c, 160 :: 		
0x0D32	0xF2070508  ADDW	R5, R7, #8
0x0D36	0xEA4F044A  LSL	R4, R10, #1
0x0D3A	0xF04F0303  MOV	R3, #3
0x0D3E	0x40A3    LSLS	R3, R4
0x0D40	0x43DC    MVN	R4, R3
0x0D42	0x682B    LDR	R3, [R5, #0]
0x0D44	0x4023    ANDS	R3, R4
0x0D46	0x602B    STR	R3, [R5, #0]
;__Lib_GPIO_32F4xx.c, 161 :: 		
0x0D48	0xF2070508  ADDW	R5, R7, #8
0x0D4C	0xEA4F034A  LSL	R3, R10, #1
0x0D50	0xFA02F403  LSL	R4, R2, R3
0x0D54	0x682B    LDR	R3, [R5, #0]
0x0D56	0x4323    ORRS	R3, R4
0x0D58	0x602B    STR	R3, [R5, #0]
;__Lib_GPIO_32F4xx.c, 164 :: 		
0x0D5A	0x1D3D    ADDS	R5, R7, #4
0x0D5C	0xFA1FF48A  UXTH	R4, R10
0x0D60	0xF04F0301  MOV	R3, #1
0x0D64	0x40A3    LSLS	R3, R4
0x0D66	0x43DC    MVN	R4, R3
0x0D68	0x682B    LDR	R3, [R5, #0]
0x0D6A	0x4023    ANDS	R3, R4
0x0D6C	0x602B    STR	R3, [R5, #0]
;__Lib_GPIO_32F4xx.c, 165 :: 		
0x0D6E	0x1D3D    ADDS	R5, R7, #4
0x0D70	0xFA1FF48A  UXTH	R4, R10
0x0D74	0xB28B    UXTH	R3, R1
0x0D76	0xFA03F404  LSL	R4, R3, R4
0x0D7A	0xB2A4    UXTH	R4, R4
0x0D7C	0x682B    LDR	R3, [R5, #0]
0x0D7E	0x4323    ORRS	R3, R4
0x0D80	0x602B    STR	R3, [R5, #0]
;__Lib_GPIO_32F4xx.c, 166 :: 		
L_GPIO_Config50:
;__Lib_GPIO_32F4xx.c, 169 :: 		
0x0D82	0xF207050C  ADDW	R5, R7, #12
0x0D86	0xFA1FF38A  UXTH	R3, R10
0x0D8A	0x005C    LSLS	R4, R3, #1
0x0D8C	0xB2A4    UXTH	R4, R4
0x0D8E	0xF04F0303  MOV	R3, #3
0x0D92	0x40A3    LSLS	R3, R4
0x0D94	0x43DC    MVN	R4, R3
0x0D96	0x682B    LDR	R3, [R5, #0]
0x0D98	0x4023    ANDS	R3, R4
0x0D9A	0x602B    STR	R3, [R5, #0]
;__Lib_GPIO_32F4xx.c, 170 :: 		
0x0D9C	0xF207050C  ADDW	R5, R7, #12
0x0DA0	0xEA4F034A  LSL	R3, R10, #1
0x0DA4	0xFA00F403  LSL	R4, R0, R3
0x0DA8	0x682B    LDR	R3, [R5, #0]
0x0DAA	0x4323    ORRS	R3, R4
0x0DAC	0x602B    STR	R3, [R5, #0]
;__Lib_GPIO_32F4xx.c, 172 :: 		
0x0DAE	0xF0080308  AND	R3, R8, #8
0x0DB2	0xB333    CBZ	R3, L_GPIO_Config51
;__Lib_GPIO_32F4xx.c, 173 :: 		
0x0DB4	0xF4080370  AND	R3, R8, #15728640
0x0DB8	0x0D1B    LSRS	R3, R3, #20
0x0DBA	0xF88D300C  STRB	R3, [SP, #12]
;__Lib_GPIO_32F4xx.c, 174 :: 		
0x0DBE	0xF1BA0F07  CMP	R10, #7
0x0DC2	0xD905    BLS	L_GPIO_Config52
;__Lib_GPIO_32F4xx.c, 175 :: 		
0x0DC4	0xF2070324  ADDW	R3, R7, #36
0x0DC8	0x9302    STR	R3, [SP, #8]
;__Lib_GPIO_32F4xx.c, 176 :: 		
0x0DCA	0xF1AA0508  SUB	R5, R10, #8
; pos start address is: 20 (R5)
;__Lib_GPIO_32F4xx.c, 177 :: 		
; pos end address is: 20 (R5)
0x0DCE	0xE003    B	L_GPIO_Config53
L_GPIO_Config52:
;__Lib_GPIO_32F4xx.c, 178 :: 		
0x0DD0	0xF2070320  ADDW	R3, R7, #32
0x0DD4	0x9302    STR	R3, [SP, #8]
;__Lib_GPIO_32F4xx.c, 179 :: 		
; pos start address is: 20 (R5)
0x0DD6	0x4655    MOV	R5, R10
; pos end address is: 20 (R5)
;__Lib_GPIO_32F4xx.c, 180 :: 		
L_GPIO_Config53:
;__Lib_GPIO_32F4xx.c, 181 :: 		
; pos start address is: 20 (R5)
0x0DD8	0x00AC    LSLS	R4, R5, #2
0x0DDA	0xF04F030F  MOV	R3, #15
0x0DDE	0x40A3    LSLS	R3, R4
0x0DE0	0x43DC    MVN	R4, R3
0x0DE2	0x9B02    LDR	R3, [SP, #8]
0x0DE4	0x681B    LDR	R3, [R3, #0]
0x0DE6	0xEA030404  AND	R4, R3, R4, LSL #0
0x0DEA	0x9B02    LDR	R3, [SP, #8]
0x0DEC	0x601C    STR	R4, [R3, #0]
;__Lib_GPIO_32F4xx.c, 182 :: 		
0x0DEE	0xF89D400C  LDRB	R4, [SP, #12]
0x0DF2	0x00AB    LSLS	R3, R5, #2
; pos end address is: 20 (R5)
0x0DF4	0x409C    LSLS	R4, R3
0x0DF6	0x9B02    LDR	R3, [SP, #8]
0x0DF8	0x681B    LDR	R3, [R3, #0]
0x0DFA	0xEA430404  ORR	R4, R3, R4, LSL #0
0x0DFE	0x9B02    LDR	R3, [SP, #8]
0x0E00	0x601C    STR	R4, [R3, #0]
;__Lib_GPIO_32F4xx.c, 183 :: 		
L_GPIO_Config51:
;__Lib_GPIO_32F4xx.c, 185 :: 		
L_GPIO_Config49:
;__Lib_GPIO_32F4xx.c, 146 :: 		
0x0E02	0xF10A0A01  ADD	R10, R10, #1
;__Lib_GPIO_32F4xx.c, 186 :: 		
; pull end address is: 0 (R0)
; otype end address is: 4 (R1)
; speed end address is: 8 (R2)
; mode end address is: 24 (R6)
; port end address is: 28 (R7)
; config end address is: 32 (R8)
; pin_mask end address is: 36 (R9)
; pinpos end address is: 40 (R10)
0x0E06	0xE774    B	L_GPIO_Config46
L_GPIO_Config47:
;__Lib_GPIO_32F4xx.c, 187 :: 		
L_end_GPIO_Config:
0x0E08	0xF8DDE000  LDR	LR, [SP, #0]
0x0E0C	0xB004    ADD	SP, SP, #16
0x0E0E	0x4770    BX	LR
0x0E10	0xFC00FFFF  	#-1024
0x0E14	0x0000FFFF  	#-65536
0x0E18	0x00140008  	#524308
; end of _GPIO_Config
_GPIO_Clk_Enable:
;__Lib_GPIO_32F4xx.c, 26 :: 		
; gpio_port start address is: 0 (R0)
0x09A0	0xB081    SUB	SP, SP, #4
; gpio_port end address is: 0 (R0)
; gpio_port start address is: 0 (R0)
;__Lib_GPIO_32F4xx.c, 28 :: 		
0x09A2	0x491E    LDR	R1, [PC, #120]
0x09A4	0xEA000101  AND	R1, R0, R1, LSL #0
; gpio_port end address is: 0 (R0)
; prt start address is: 0 (R0)
0x09A8	0x4608    MOV	R0, R1
;__Lib_GPIO_32F4xx.c, 29 :: 		
; pos start address is: 8 (R2)
0x09AA	0x2200    MOVS	R2, #0
;__Lib_GPIO_32F4xx.c, 30 :: 		
0x09AC	0xE012    B	L_GPIO_Clk_Enable0
; prt end address is: 0 (R0)
; pos end address is: 8 (R2)
;__Lib_GPIO_32F4xx.c, 31 :: 		
L_GPIO_Clk_Enable2:
; pos start address is: 0 (R0)
0x09AE	0x2001    MOVS	R0, #1
; pos end address is: 0 (R0)
0x09B0	0xE02C    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F4xx.c, 32 :: 		
L_GPIO_Clk_Enable3:
; pos start address is: 0 (R0)
0x09B2	0x2002    MOVS	R0, #2
; pos end address is: 0 (R0)
0x09B4	0xE02A    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F4xx.c, 33 :: 		
L_GPIO_Clk_Enable4:
; pos start address is: 0 (R0)
0x09B6	0x2004    MOVS	R0, #4
; pos end address is: 0 (R0)
0x09B8	0xE028    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F4xx.c, 34 :: 		
L_GPIO_Clk_Enable5:
; pos start address is: 0 (R0)
0x09BA	0x2008    MOVS	R0, #8
; pos end address is: 0 (R0)
0x09BC	0xE026    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F4xx.c, 35 :: 		
L_GPIO_Clk_Enable6:
; pos start address is: 0 (R0)
0x09BE	0x2010    MOVS	R0, #16
; pos end address is: 0 (R0)
0x09C0	0xE024    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F4xx.c, 36 :: 		
L_GPIO_Clk_Enable7:
; pos start address is: 0 (R0)
0x09C2	0x2020    MOVS	R0, #32
; pos end address is: 0 (R0)
0x09C4	0xE022    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F4xx.c, 37 :: 		
L_GPIO_Clk_Enable8:
; pos start address is: 0 (R0)
0x09C6	0x2040    MOVS	R0, #64
; pos end address is: 0 (R0)
0x09C8	0xE020    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F4xx.c, 38 :: 		
L_GPIO_Clk_Enable9:
; pos start address is: 0 (R0)
0x09CA	0x2080    MOVS	R0, #128
; pos end address is: 0 (R0)
0x09CC	0xE01E    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F4xx.c, 39 :: 		
L_GPIO_Clk_Enable10:
; pos start address is: 0 (R0)
0x09CE	0xF2401000  MOVW	R0, #256
; pos end address is: 0 (R0)
0x09D2	0xE01B    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F4xx.c, 40 :: 		
L_GPIO_Clk_Enable0:
; pos start address is: 8 (R2)
; prt start address is: 0 (R0)
0x09D4	0x4912    LDR	R1, [PC, #72]
0x09D6	0x4288    CMP	R0, R1
0x09D8	0xD0E9    BEQ	L_GPIO_Clk_Enable2
0x09DA	0x4912    LDR	R1, [PC, #72]
0x09DC	0x4288    CMP	R0, R1
0x09DE	0xD0E8    BEQ	L_GPIO_Clk_Enable3
0x09E0	0x4911    LDR	R1, [PC, #68]
0x09E2	0x4288    CMP	R0, R1
0x09E4	0xD0E7    BEQ	L_GPIO_Clk_Enable4
0x09E6	0x4911    LDR	R1, [PC, #68]
0x09E8	0x4288    CMP	R0, R1
0x09EA	0xD0E6    BEQ	L_GPIO_Clk_Enable5
0x09EC	0x4910    LDR	R1, [PC, #64]
0x09EE	0x4288    CMP	R0, R1
0x09F0	0xD0E5    BEQ	L_GPIO_Clk_Enable6
0x09F2	0x4910    LDR	R1, [PC, #64]
0x09F4	0x4288    CMP	R0, R1
0x09F6	0xD0E4    BEQ	L_GPIO_Clk_Enable7
0x09F8	0x490F    LDR	R1, [PC, #60]
0x09FA	0x4288    CMP	R0, R1
0x09FC	0xD0E3    BEQ	L_GPIO_Clk_Enable8
0x09FE	0x490F    LDR	R1, [PC, #60]
0x0A00	0x4288    CMP	R0, R1
0x0A02	0xD0E2    BEQ	L_GPIO_Clk_Enable9
0x0A04	0x490E    LDR	R1, [PC, #56]
0x0A06	0x4288    CMP	R0, R1
0x0A08	0xD0E1    BEQ	L_GPIO_Clk_Enable10
; prt end address is: 0 (R0)
; pos end address is: 8 (R2)
0x0A0A	0x4610    MOV	R0, R2
L_GPIO_Clk_Enable1:
;__Lib_GPIO_32F4xx.c, 42 :: 		
; pos start address is: 0 (R0)
0x0A0C	0x490D    LDR	R1, [PC, #52]
0x0A0E	0x6809    LDR	R1, [R1, #0]
0x0A10	0xEA410200  ORR	R2, R1, R0, LSL #0
; pos end address is: 0 (R0)
0x0A14	0x490B    LDR	R1, [PC, #44]
0x0A16	0x600A    STR	R2, [R1, #0]
;__Lib_GPIO_32F4xx.c, 43 :: 		
L_end_GPIO_Clk_Enable:
0x0A18	0xB001    ADD	SP, SP, #4
0x0A1A	0x4770    BX	LR
0x0A1C	0xFC00FFFF  	#-1024
0x0A20	0x00004002  	#1073872896
0x0A24	0x04004002  	#1073873920
0x0A28	0x08004002  	#1073874944
0x0A2C	0x0C004002  	#1073875968
0x0A30	0x10004002  	#1073876992
0x0A34	0x14004002  	#1073878016
0x0A38	0x18004002  	#1073879040
0x0A3C	0x1C004002  	#1073880064
0x0A40	0x20004002  	#1073881088
0x0A44	0x38304002  	RCC_AHB1ENR+0
; end of _GPIO_Clk_Enable
_GPIO_Analog_Input:
;__Lib_GPIO_32F4xx.c, 241 :: 		
; pin_mask start address is: 4 (R1)
; port start address is: 0 (R0)
0x0B78	0xB081    SUB	SP, SP, #4
0x0B7A	0xF8CDE000  STR	LR, [SP, #0]
; pin_mask end address is: 4 (R1)
; port end address is: 0 (R0)
; port start address is: 0 (R0)
; pin_mask start address is: 4 (R1)
;__Lib_GPIO_32F4xx.c, 242 :: 		
0x0B7E	0xF04F0201  MOV	R2, #1
0x0B82	0xB289    UXTH	R1, R1
; pin_mask end address is: 4 (R1)
; port end address is: 0 (R0)
0x0B84	0xF000F832  BL	_GPIO_Config+0
;__Lib_GPIO_32F4xx.c, 243 :: 		
L_end_GPIO_Analog_Input:
0x0B88	0xF8DDE000  LDR	LR, [SP, #0]
0x0B8C	0xB001    ADD	SP, SP, #4
0x0B8E	0x4770    BX	LR
; end of _GPIO_Analog_Input
_ADC_Set_Input_Channel:
;__Lib_ADC_123_32F20x_16ch.c, 44 :: 		
; input_mask start address is: 0 (R0)
0x0E34	0xB081    SUB	SP, SP, #4
0x0E36	0xF8CDE000  STR	LR, [SP, #0]
0x0E3A	0xFA1FFB80  UXTH	R11, R0
; input_mask end address is: 0 (R0)
; input_mask start address is: 44 (R11)
;__Lib_ADC_123_32F20x_16ch.c, 45 :: 		
0x0E3E	0xF3CB0100  UBFX	R1, R11, #0, #1
0x0E42	0xB121    CBZ	R1, L_ADC_Set_Input_Channel0
;__Lib_ADC_123_32F20x_16ch.c, 46 :: 		
0x0E44	0xF2400101  MOVW	R1, #1
0x0E48	0x4853    LDR	R0, [PC, #332]
0x0E4A	0xF7FFFE95  BL	_GPIO_Analog_Input+0
L_ADC_Set_Input_Channel0:
;__Lib_ADC_123_32F20x_16ch.c, 47 :: 		
0x0E4E	0xF3CB0140  UBFX	R1, R11, #1, #1
0x0E52	0xB121    CBZ	R1, L_ADC_Set_Input_Channel1
;__Lib_ADC_123_32F20x_16ch.c, 48 :: 		
0x0E54	0xF2400102  MOVW	R1, #2
0x0E58	0x484F    LDR	R0, [PC, #316]
0x0E5A	0xF7FFFE8D  BL	_GPIO_Analog_Input+0
L_ADC_Set_Input_Channel1:
;__Lib_ADC_123_32F20x_16ch.c, 49 :: 		
0x0E5E	0xF3CB0180  UBFX	R1, R11, #2, #1
0x0E62	0xB121    CBZ	R1, L_ADC_Set_Input_Channel2
;__Lib_ADC_123_32F20x_16ch.c, 50 :: 		
0x0E64	0xF2400104  MOVW	R1, #4
0x0E68	0x484B    LDR	R0, [PC, #300]
0x0E6A	0xF7FFFE85  BL	_GPIO_Analog_Input+0
L_ADC_Set_Input_Channel2:
;__Lib_ADC_123_32F20x_16ch.c, 51 :: 		
0x0E6E	0xF3CB01C0  UBFX	R1, R11, #3, #1
0x0E72	0xB121    CBZ	R1, L_ADC_Set_Input_Channel3
;__Lib_ADC_123_32F20x_16ch.c, 52 :: 		
0x0E74	0xF2400108  MOVW	R1, #8
0x0E78	0x4847    LDR	R0, [PC, #284]
0x0E7A	0xF7FFFE7D  BL	_GPIO_Analog_Input+0
L_ADC_Set_Input_Channel3:
;__Lib_ADC_123_32F20x_16ch.c, 53 :: 		
0x0E7E	0xF3CB1100  UBFX	R1, R11, #4, #1
0x0E82	0xB149    CBZ	R1, L_ADC_Set_Input_Channel4
;__Lib_ADC_123_32F20x_16ch.c, 54 :: 		
0x0E84	0xF2400110  MOVW	R1, #16
0x0E88	0x4843    LDR	R0, [PC, #268]
0x0E8A	0xF7FFFE75  BL	_GPIO_Analog_Input+0
;__Lib_ADC_123_32F20x_16ch.c, 55 :: 		
0x0E8E	0xF2400140  MOVW	R1, #64
0x0E92	0x4842    LDR	R0, [PC, #264]
0x0E94	0xF7FFFE70  BL	_GPIO_Analog_Input+0
;__Lib_ADC_123_32F20x_16ch.c, 56 :: 		
L_ADC_Set_Input_Channel4:
;__Lib_ADC_123_32F20x_16ch.c, 57 :: 		
0x0E98	0xF3CB1140  UBFX	R1, R11, #5, #1
0x0E9C	0xB149    CBZ	R1, L_ADC_Set_Input_Channel5
;__Lib_ADC_123_32F20x_16ch.c, 58 :: 		
0x0E9E	0xF2400120  MOVW	R1, #32
0x0EA2	0x483D    LDR	R0, [PC, #244]
0x0EA4	0xF7FFFE68  BL	_GPIO_Analog_Input+0
;__Lib_ADC_123_32F20x_16ch.c, 59 :: 		
0x0EA8	0xF2400180  MOVW	R1, #128
0x0EAC	0x483B    LDR	R0, [PC, #236]
0x0EAE	0xF7FFFE63  BL	_GPIO_Analog_Input+0
;__Lib_ADC_123_32F20x_16ch.c, 60 :: 		
L_ADC_Set_Input_Channel5:
;__Lib_ADC_123_32F20x_16ch.c, 61 :: 		
0x0EB2	0xF3CB1180  UBFX	R1, R11, #6, #1
0x0EB6	0xB149    CBZ	R1, L_ADC_Set_Input_Channel6
;__Lib_ADC_123_32F20x_16ch.c, 62 :: 		
0x0EB8	0xF2400140  MOVW	R1, #64
0x0EBC	0x4836    LDR	R0, [PC, #216]
0x0EBE	0xF7FFFE5B  BL	_GPIO_Analog_Input+0
;__Lib_ADC_123_32F20x_16ch.c, 63 :: 		
0x0EC2	0xF2401100  MOVW	R1, #256
0x0EC6	0x4835    LDR	R0, [PC, #212]
0x0EC8	0xF7FFFE56  BL	_GPIO_Analog_Input+0
;__Lib_ADC_123_32F20x_16ch.c, 64 :: 		
L_ADC_Set_Input_Channel6:
;__Lib_ADC_123_32F20x_16ch.c, 65 :: 		
0x0ECC	0xF3CB11C0  UBFX	R1, R11, #7, #1
0x0ED0	0xB149    CBZ	R1, L_ADC_Set_Input_Channel7
;__Lib_ADC_123_32F20x_16ch.c, 66 :: 		
0x0ED2	0xF2400180  MOVW	R1, #128
0x0ED6	0x4830    LDR	R0, [PC, #192]
0x0ED8	0xF7FFFE4E  BL	_GPIO_Analog_Input+0
;__Lib_ADC_123_32F20x_16ch.c, 67 :: 		
0x0EDC	0xF2402100  MOVW	R1, #512
0x0EE0	0x482E    LDR	R0, [PC, #184]
0x0EE2	0xF7FFFE49  BL	_GPIO_Analog_Input+0
;__Lib_ADC_123_32F20x_16ch.c, 68 :: 		
L_ADC_Set_Input_Channel7:
;__Lib_ADC_123_32F20x_16ch.c, 69 :: 		
0x0EE6	0xF3CB2100  UBFX	R1, R11, #8, #1
0x0EEA	0xB149    CBZ	R1, L_ADC_Set_Input_Channel8
;__Lib_ADC_123_32F20x_16ch.c, 70 :: 		
0x0EEC	0xF2400101  MOVW	R1, #1
0x0EF0	0x482B    LDR	R0, [PC, #172]
0x0EF2	0xF7FFFE41  BL	_GPIO_Analog_Input+0
;__Lib_ADC_123_32F20x_16ch.c, 71 :: 		
0x0EF6	0xF2404100  MOVW	R1, #1024
0x0EFA	0x4828    LDR	R0, [PC, #160]
0x0EFC	0xF7FFFE3C  BL	_GPIO_Analog_Input+0
;__Lib_ADC_123_32F20x_16ch.c, 72 :: 		
L_ADC_Set_Input_Channel8:
;__Lib_ADC_123_32F20x_16ch.c, 73 :: 		
0x0F00	0xF3CB2140  UBFX	R1, R11, #9, #1
0x0F04	0xB149    CBZ	R1, L_ADC_Set_Input_Channel9
;__Lib_ADC_123_32F20x_16ch.c, 74 :: 		
0x0F06	0xF2400102  MOVW	R1, #2
0x0F0A	0x4825    LDR	R0, [PC, #148]
0x0F0C	0xF7FFFE34  BL	_GPIO_Analog_Input+0
;__Lib_ADC_123_32F20x_16ch.c, 75 :: 		
0x0F10	0xF2400108  MOVW	R1, #8
0x0F14	0x4821    LDR	R0, [PC, #132]
0x0F16	0xF7FFFE2F  BL	_GPIO_Analog_Input+0
;__Lib_ADC_123_32F20x_16ch.c, 76 :: 		
L_ADC_Set_Input_Channel9:
;__Lib_ADC_123_32F20x_16ch.c, 77 :: 		
0x0F1A	0xF3CB2180  UBFX	R1, R11, #10, #1
0x0F1E	0xB121    CBZ	R1, L_ADC_Set_Input_Channel10
;__Lib_ADC_123_32F20x_16ch.c, 78 :: 		
0x0F20	0xF2400101  MOVW	R1, #1
0x0F24	0x481F    LDR	R0, [PC, #124]
0x0F26	0xF7FFFE27  BL	_GPIO_Analog_Input+0
L_ADC_Set_Input_Channel10:
;__Lib_ADC_123_32F20x_16ch.c, 79 :: 		
0x0F2A	0xF3CB21C0  UBFX	R1, R11, #11, #1
0x0F2E	0xB121    CBZ	R1, L_ADC_Set_Input_Channel11
;__Lib_ADC_123_32F20x_16ch.c, 80 :: 		
0x0F30	0xF2400102  MOVW	R1, #2
0x0F34	0x481B    LDR	R0, [PC, #108]
0x0F36	0xF7FFFE1F  BL	_GPIO_Analog_Input+0
L_ADC_Set_Input_Channel11:
;__Lib_ADC_123_32F20x_16ch.c, 81 :: 		
0x0F3A	0xF3CB3100  UBFX	R1, R11, #12, #1
0x0F3E	0xB121    CBZ	R1, L_ADC_Set_Input_Channel12
;__Lib_ADC_123_32F20x_16ch.c, 82 :: 		
0x0F40	0xF2400104  MOVW	R1, #4
0x0F44	0x4817    LDR	R0, [PC, #92]
0x0F46	0xF7FFFE17  BL	_GPIO_Analog_Input+0
L_ADC_Set_Input_Channel12:
;__Lib_ADC_123_32F20x_16ch.c, 83 :: 		
0x0F4A	0xF3CB3140  UBFX	R1, R11, #13, #1
0x0F4E	0xB121    CBZ	R1, L_ADC_Set_Input_Channel13
;__Lib_ADC_123_32F20x_16ch.c, 84 :: 		
0x0F50	0xF2400108  MOVW	R1, #8
0x0F54	0x4813    LDR	R0, [PC, #76]
0x0F56	0xF7FFFE0F  BL	_GPIO_Analog_Input+0
L_ADC_Set_Input_Channel13:
;__Lib_ADC_123_32F20x_16ch.c, 85 :: 		
0x0F5A	0xF3CB3180  UBFX	R1, R11, #14, #1
0x0F5E	0xB149    CBZ	R1, L_ADC_Set_Input_Channel14
;__Lib_ADC_123_32F20x_16ch.c, 86 :: 		
0x0F60	0xF2400110  MOVW	R1, #16
0x0F64	0x480F    LDR	R0, [PC, #60]
0x0F66	0xF7FFFE07  BL	_GPIO_Analog_Input+0
;__Lib_ADC_123_32F20x_16ch.c, 87 :: 		
0x0F6A	0xF2400110  MOVW	R1, #16
0x0F6E	0x480B    LDR	R0, [PC, #44]
0x0F70	0xF7FFFE02  BL	_GPIO_Analog_Input+0
;__Lib_ADC_123_32F20x_16ch.c, 88 :: 		
L_ADC_Set_Input_Channel14:
;__Lib_ADC_123_32F20x_16ch.c, 89 :: 		
0x0F74	0xF3CB31C0  UBFX	R1, R11, #15, #1
; input_mask end address is: 44 (R11)
0x0F78	0xB149    CBZ	R1, L_ADC_Set_Input_Channel15
;__Lib_ADC_123_32F20x_16ch.c, 90 :: 		
0x0F7A	0xF2400120  MOVW	R1, #32
0x0F7E	0x4809    LDR	R0, [PC, #36]
0x0F80	0xF7FFFDFA  BL	_GPIO_Analog_Input+0
;__Lib_ADC_123_32F20x_16ch.c, 91 :: 		
0x0F84	0xF2400120  MOVW	R1, #32
0x0F88	0x4804    LDR	R0, [PC, #16]
0x0F8A	0xF7FFFDF5  BL	_GPIO_Analog_Input+0
;__Lib_ADC_123_32F20x_16ch.c, 92 :: 		
L_ADC_Set_Input_Channel15:
;__Lib_ADC_123_32F20x_16ch.c, 93 :: 		
L_end_ADC_Set_Input_Channel:
0x0F8E	0xF8DDE000  LDR	LR, [SP, #0]
0x0F92	0xB001    ADD	SP, SP, #4
0x0F94	0x4770    BX	LR
0x0F96	0xBF00    NOP
0x0F98	0x00004002  	GPIOA_BASE+0
0x0F9C	0x14004002  	GPIOF_BASE+0
0x0FA0	0x04004002  	GPIOB_BASE+0
0x0FA4	0x08004002  	GPIOC_BASE+0
; end of _ADC_Set_Input_Channel
_ADC1_Init:
;__Lib_ADC_123_32F20x_16ch.c, 190 :: 		
0x0FE0	0xB081    SUB	SP, SP, #4
0x0FE2	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_ADC_123_32F20x_16ch.c, 191 :: 		
0x0FE6	0x4907    LDR	R1, [PC, #28]
0x0FE8	0x4807    LDR	R0, [PC, #28]
0x0FEA	0x6001    STR	R1, [R0, #0]
;__Lib_ADC_123_32F20x_16ch.c, 193 :: 		
0x0FEC	0x2101    MOVS	R1, #1
0x0FEE	0xB249    SXTB	R1, R1
0x0FF0	0x4806    LDR	R0, [PC, #24]
0x0FF2	0x6001    STR	R1, [R0, #0]
;__Lib_ADC_123_32F20x_16ch.c, 195 :: 		
0x0FF4	0x4806    LDR	R0, [PC, #24]
0x0FF6	0xF7FFFD27  BL	__Lib_ADC_123_32F20x_16ch_ADCx_Init+0
;__Lib_ADC_123_32F20x_16ch.c, 228 :: 		
L_end_ADC1_Init:
0x0FFA	0xF8DDE000  LDR	LR, [SP, #0]
0x0FFE	0xB001    ADD	SP, SP, #4
0x1000	0x4770    BX	LR
0x1002	0xBF00    NOP
0x1004	0x05A50000  	_ADC1_Get_Sample+0
0x1008	0x05302000  	_ADC_Get_Sample_Ptr+0
0x100C	0x08A04247  	RCC_APB2ENRbits+0
0x1010	0x20004001  	ADC1_SR+0
; end of _ADC1_Init
__Lib_ADC_123_32F20x_16ch_ADCx_Init:
;__Lib_ADC_123_32F20x_16ch.c, 95 :: 		
; base start address is: 0 (R0)
0x0A48	0xB086    SUB	SP, SP, #24
0x0A4A	0xF8CDE000  STR	LR, [SP, #0]
0x0A4E	0x4604    MOV	R4, R0
; base end address is: 0 (R0)
; base start address is: 16 (R4)
;__Lib_ADC_123_32F20x_16ch.c, 103 :: 		
0x0A50	0xA901    ADD	R1, SP, #4
0x0A52	0x4608    MOV	R0, R1
0x0A54	0xF7FFFD12  BL	_RCC_GetClocksFrequency+0
;__Lib_ADC_123_32F20x_16ch.c, 105 :: 		
0x0A58	0x9A04    LDR	R2, [SP, #16]
0x0A5A	0x4939    LDR	R1, [PC, #228]
0x0A5C	0x428A    CMP	R2, R1
0x0A5E	0xD906    BLS	L___Lib_ADC_123_32F20x_16ch_ADCx_Init16
;__Lib_ADC_123_32F20x_16ch.c, 107 :: 		
0x0A60	0x2201    MOVS	R2, #1
0x0A62	0xB252    SXTB	R2, R2
0x0A64	0x4937    LDR	R1, [PC, #220]
0x0A66	0x600A    STR	R2, [R1, #0]
;__Lib_ADC_123_32F20x_16ch.c, 108 :: 		
0x0A68	0x4937    LDR	R1, [PC, #220]
0x0A6A	0x600A    STR	R2, [R1, #0]
;__Lib_ADC_123_32F20x_16ch.c, 109 :: 		
0x0A6C	0xE01F    B	L___Lib_ADC_123_32F20x_16ch_ADCx_Init17
L___Lib_ADC_123_32F20x_16ch_ADCx_Init16:
0x0A6E	0x9A04    LDR	R2, [SP, #16]
0x0A70	0x4936    LDR	R1, [PC, #216]
0x0A72	0x428A    CMP	R2, R1
0x0A74	0xD908    BLS	L___Lib_ADC_123_32F20x_16ch_ADCx_Init18
;__Lib_ADC_123_32F20x_16ch.c, 111 :: 		
0x0A76	0x2200    MOVS	R2, #0
0x0A78	0xB252    SXTB	R2, R2
0x0A7A	0x4932    LDR	R1, [PC, #200]
0x0A7C	0x600A    STR	R2, [R1, #0]
;__Lib_ADC_123_32F20x_16ch.c, 112 :: 		
0x0A7E	0x2201    MOVS	R2, #1
0x0A80	0xB252    SXTB	R2, R2
0x0A82	0x4931    LDR	R1, [PC, #196]
0x0A84	0x600A    STR	R2, [R1, #0]
;__Lib_ADC_123_32F20x_16ch.c, 113 :: 		
0x0A86	0xE012    B	L___Lib_ADC_123_32F20x_16ch_ADCx_Init19
L___Lib_ADC_123_32F20x_16ch_ADCx_Init18:
0x0A88	0x9A04    LDR	R2, [SP, #16]
0x0A8A	0x4931    LDR	R1, [PC, #196]
0x0A8C	0x428A    CMP	R2, R1
0x0A8E	0xD908    BLS	L___Lib_ADC_123_32F20x_16ch_ADCx_Init20
;__Lib_ADC_123_32F20x_16ch.c, 115 :: 		
0x0A90	0x2201    MOVS	R2, #1
0x0A92	0xB252    SXTB	R2, R2
0x0A94	0x492B    LDR	R1, [PC, #172]
0x0A96	0x600A    STR	R2, [R1, #0]
;__Lib_ADC_123_32F20x_16ch.c, 116 :: 		
0x0A98	0x2200    MOVS	R2, #0
0x0A9A	0xB252    SXTB	R2, R2
0x0A9C	0x492A    LDR	R1, [PC, #168]
0x0A9E	0x600A    STR	R2, [R1, #0]
;__Lib_ADC_123_32F20x_16ch.c, 117 :: 		
0x0AA0	0xE005    B	L___Lib_ADC_123_32F20x_16ch_ADCx_Init21
L___Lib_ADC_123_32F20x_16ch_ADCx_Init20:
;__Lib_ADC_123_32F20x_16ch.c, 119 :: 		
0x0AA2	0x2200    MOVS	R2, #0
0x0AA4	0xB252    SXTB	R2, R2
0x0AA6	0x4927    LDR	R1, [PC, #156]
0x0AA8	0x600A    STR	R2, [R1, #0]
;__Lib_ADC_123_32F20x_16ch.c, 120 :: 		
0x0AAA	0x4927    LDR	R1, [PC, #156]
0x0AAC	0x600A    STR	R2, [R1, #0]
;__Lib_ADC_123_32F20x_16ch.c, 121 :: 		
L___Lib_ADC_123_32F20x_16ch_ADCx_Init21:
L___Lib_ADC_123_32F20x_16ch_ADCx_Init19:
L___Lib_ADC_123_32F20x_16ch_ADCx_Init17:
;__Lib_ADC_123_32F20x_16ch.c, 124 :: 		
0x0AAE	0x1D23    ADDS	R3, R4, #4
0x0AB0	0x681A    LDR	R2, [R3, #0]
0x0AB2	0x4928    LDR	R1, [PC, #160]
0x0AB4	0xEA020101  AND	R1, R2, R1, LSL #0
0x0AB8	0x6019    STR	R1, [R3, #0]
;__Lib_ADC_123_32F20x_16ch.c, 126 :: 		
0x0ABA	0xF2040308  ADDW	R3, R4, #8
0x0ABE	0x681A    LDR	R2, [R3, #0]
0x0AC0	0x4925    LDR	R1, [PC, #148]
0x0AC2	0xEA020101  AND	R1, R2, R1, LSL #0
0x0AC6	0x6019    STR	R1, [R3, #0]
;__Lib_ADC_123_32F20x_16ch.c, 134 :: 		
0x0AC8	0x1D23    ADDS	R3, R4, #4
0x0ACA	0x2200    MOVS	R2, #0
0x0ACC	0x6819    LDR	R1, [R3, #0]
0x0ACE	0xF3622108  BFI	R1, R2, #8, #1
0x0AD2	0x6019    STR	R1, [R3, #0]
;__Lib_ADC_123_32F20x_16ch.c, 137 :: 		
0x0AD4	0xF2040308  ADDW	R3, R4, #8
0x0AD8	0x2200    MOVS	R2, #0
0x0ADA	0x6819    LDR	R1, [R3, #0]
0x0ADC	0xF3620141  BFI	R1, R2, #1, #1
0x0AE0	0x6019    STR	R1, [R3, #0]
;__Lib_ADC_123_32F20x_16ch.c, 139 :: 		
0x0AE2	0xF2040308  ADDW	R3, R4, #8
0x0AE6	0x2200    MOVS	R2, #0
0x0AE8	0x6819    LDR	R1, [R3, #0]
0x0AEA	0xF36221CB  BFI	R1, R2, #11, #1
0x0AEE	0x6019    STR	R1, [R3, #0]
;__Lib_ADC_123_32F20x_16ch.c, 147 :: 		
0x0AF0	0xF204032C  ADDW	R3, R4, #44
0x0AF4	0x2200    MOVS	R2, #0
0x0AF6	0x6819    LDR	R1, [R3, #0]
0x0AF8	0xF3625114  BFI	R1, R2, #20, #1
0x0AFC	0x6019    STR	R1, [R3, #0]
;__Lib_ADC_123_32F20x_16ch.c, 148 :: 		
0x0AFE	0xF204032C  ADDW	R3, R4, #44
0x0B02	0x2200    MOVS	R2, #0
0x0B04	0x6819    LDR	R1, [R3, #0]
0x0B06	0xF3625155  BFI	R1, R2, #21, #1
0x0B0A	0x6019    STR	R1, [R3, #0]
;__Lib_ADC_123_32F20x_16ch.c, 149 :: 		
0x0B0C	0xF204032C  ADDW	R3, R4, #44
0x0B10	0x2200    MOVS	R2, #0
0x0B12	0x6819    LDR	R1, [R3, #0]
0x0B14	0xF3625196  BFI	R1, R2, #22, #1
0x0B18	0x6019    STR	R1, [R3, #0]
;__Lib_ADC_123_32F20x_16ch.c, 150 :: 		
0x0B1A	0xF204032C  ADDW	R3, R4, #44
0x0B1E	0x2200    MOVS	R2, #0
0x0B20	0x6819    LDR	R1, [R3, #0]
0x0B22	0xF36251D7  BFI	R1, R2, #23, #1
0x0B26	0x6019    STR	R1, [R3, #0]
;__Lib_ADC_123_32F20x_16ch.c, 154 :: 		
0x0B28	0xF2040308  ADDW	R3, R4, #8
; base end address is: 16 (R4)
0x0B2C	0x2201    MOVS	R2, #1
0x0B2E	0x6819    LDR	R1, [R3, #0]
0x0B30	0xF3620100  BFI	R1, R2, #0, #1
0x0B34	0x6019    STR	R1, [R3, #0]
;__Lib_ADC_123_32F20x_16ch.c, 165 :: 		
L_end_ADCx_Init:
0x0B36	0xF8DDE000  LDR	LR, [SP, #0]
0x0B3A	0xB006    ADD	SP, SP, #24
0x0B3C	0x4770    BX	LR
0x0B3E	0xBF00    NOP
0x0B40	0x95000ABA  	#180000000
0x0B44	0x60C04224  	ADC_CCR+0
0x0B48	0x60C44224  	ADC_CCR+0
0x0B4C	0x0E000727  	#120000000
0x0B50	0x87000393  	#60000000
0x0B54	0xFEFFFFF0  	#-983297
0x0B58	0xF7FDFFF1  	#-919555
; end of __Lib_ADC_123_32F20x_16ch_ADCx_Init
_RCC_GetClocksFrequency:
;__Lib_System_4XX.c, 389 :: 		
; RCC_Clocks start address is: 0 (R0)
0x047C	0xB082    SUB	SP, SP, #8
0x047E	0xF8CDE000  STR	LR, [SP, #0]
0x0482	0x4603    MOV	R3, R0
; RCC_Clocks end address is: 0 (R0)
; RCC_Clocks start address is: 12 (R3)
;__Lib_System_4XX.c, 391 :: 		
;__Lib_System_4XX.c, 393 :: 		
0x0484	0x4619    MOV	R1, R3
0x0486	0x9101    STR	R1, [SP, #4]
0x0488	0xF7FFFF0A  BL	_Get_Fosc_kHz+0
0x048C	0xF24031E8  MOVW	R1, #1000
0x0490	0xFB00F201  MUL	R2, R0, R1
0x0494	0x9901    LDR	R1, [SP, #4]
0x0496	0x600A    STR	R2, [R1, #0]
;__Lib_System_4XX.c, 396 :: 		
0x0498	0x4917    LDR	R1, [PC, #92]
0x049A	0x6809    LDR	R1, [R1, #0]
0x049C	0xF00101F0  AND	R1, R1, #240
;__Lib_System_4XX.c, 397 :: 		
0x04A0	0x090A    LSRS	R2, R1, #4
;__Lib_System_4XX.c, 398 :: 		
0x04A2	0x4916    LDR	R1, [PC, #88]
0x04A4	0x1889    ADDS	R1, R1, R2
0x04A6	0x7808    LDRB	R0, [R1, #0]
; presc start address is: 0 (R0)
0x04A8	0xB2C0    UXTB	R0, R0
;__Lib_System_4XX.c, 400 :: 		
0x04AA	0x1D1A    ADDS	R2, R3, #4
0x04AC	0x6819    LDR	R1, [R3, #0]
0x04AE	0x40C1    LSRS	R1, R0
; presc end address is: 0 (R0)
0x04B0	0x6011    STR	R1, [R2, #0]
;__Lib_System_4XX.c, 403 :: 		
0x04B2	0x4911    LDR	R1, [PC, #68]
0x04B4	0x6809    LDR	R1, [R1, #0]
0x04B6	0xF40151E0  AND	R1, R1, #7168
;__Lib_System_4XX.c, 404 :: 		
0x04BA	0x0A8A    LSRS	R2, R1, #10
;__Lib_System_4XX.c, 405 :: 		
0x04BC	0x490F    LDR	R1, [PC, #60]
0x04BE	0x1889    ADDS	R1, R1, R2
0x04C0	0x7808    LDRB	R0, [R1, #0]
; presc start address is: 0 (R0)
0x04C2	0xB2C0    UXTB	R0, R0
;__Lib_System_4XX.c, 407 :: 		
0x04C4	0xF2030208  ADDW	R2, R3, #8
0x04C8	0x1D19    ADDS	R1, R3, #4
0x04CA	0x6809    LDR	R1, [R1, #0]
0x04CC	0x40C1    LSRS	R1, R0
; presc end address is: 0 (R0)
0x04CE	0x6011    STR	R1, [R2, #0]
;__Lib_System_4XX.c, 410 :: 		
0x04D0	0x4909    LDR	R1, [PC, #36]
0x04D2	0x6809    LDR	R1, [R1, #0]
0x04D4	0xF4014160  AND	R1, R1, #57344
;__Lib_System_4XX.c, 411 :: 		
0x04D8	0x0B4A    LSRS	R2, R1, #13
;__Lib_System_4XX.c, 412 :: 		
0x04DA	0x4908    LDR	R1, [PC, #32]
0x04DC	0x1889    ADDS	R1, R1, R2
0x04DE	0x7809    LDRB	R1, [R1, #0]
; presc start address is: 0 (R0)
0x04E0	0xB2C8    UXTB	R0, R1
;__Lib_System_4XX.c, 414 :: 		
0x04E2	0xF203020C  ADDW	R2, R3, #12
0x04E6	0x1D19    ADDS	R1, R3, #4
; RCC_Clocks end address is: 12 (R3)
0x04E8	0x6809    LDR	R1, [R1, #0]
0x04EA	0x40C1    LSRS	R1, R0
; presc end address is: 0 (R0)
0x04EC	0x6011    STR	R1, [R2, #0]
;__Lib_System_4XX.c, 415 :: 		
L_end_RCC_GetClocksFrequency:
0x04EE	0xF8DDE000  LDR	LR, [SP, #0]
0x04F2	0xB002    ADD	SP, SP, #8
0x04F4	0x4770    BX	LR
0x04F6	0xBF00    NOP
0x04F8	0x38084002  	RCC_CFGR+0
0x04FC	0x02DF2000  	__Lib_System_4XX_APBAHBPrescTable+0
; end of _RCC_GetClocksFrequency
_Get_Fosc_kHz:
;__Lib_Delays.c, 9 :: 		unsigned long Get_Fosc_kHz(){
;__Lib_Delays.c, 10 :: 		return __System_CLOCK_IN_KHZ;
0x02A0	0x4801    LDR	R0, [PC, #4]
0x02A2	0x6800    LDR	R0, [R0, #0]
;__Lib_Delays.c, 11 :: 		}
L_end_Get_Fosc_kHz:
0x02A4	0x4770    BX	LR
0x02A6	0xBF00    NOP
0x02A8	0x05342000  	___System_CLOCK_IN_KHZ+0
; end of _Get_Fosc_kHz
_UART2_Init:
;__Lib_UART_123_45_6.c, 443 :: 		
; baud_rate start address is: 0 (R0)
0x1014	0xB081    SUB	SP, SP, #4
0x1016	0xF8CDE000  STR	LR, [SP, #0]
; baud_rate end address is: 0 (R0)
; baud_rate start address is: 0 (R0)
;__Lib_UART_123_45_6.c, 444 :: 		
0x101A	0x4A09    LDR	R2, [PC, #36]
0x101C	0xF2400100  MOVW	R1, #0
0x1020	0xB404    PUSH	(R2)
0x1022	0xB402    PUSH	(R1)
0x1024	0xF2400300  MOVW	R3, #0
0x1028	0xF2400200  MOVW	R2, #0
0x102C	0x4601    MOV	R1, R0
; baud_rate end address is: 0 (R0)
0x102E	0x4805    LDR	R0, [PC, #20]
0x1030	0xF7FFFB6C  BL	__Lib_UART_123_45_6_UARTx_Init_Advanced+0
0x1034	0xB002    ADD	SP, SP, #8
;__Lib_UART_123_45_6.c, 445 :: 		
L_end_UART2_Init:
0x1036	0xF8DDE000  LDR	LR, [SP, #0]
0x103A	0xB001    ADD	SP, SP, #4
0x103C	0x4770    BX	LR
0x103E	0xBF00    NOP
0x1040	0x23340000  	__GPIO_MODULE_USART2_PA23+0
0x1044	0x44004000  	USART2_SR+0
; end of _UART2_Init
__Lib_UART_123_45_6_UARTx_Init_Advanced:
;__Lib_UART_123_45_6.c, 319 :: 		
; parity start address is: 12 (R3)
; baud_rate start address is: 4 (R1)
; UART_Base start address is: 0 (R0)
0x070C	0xB08B    SUB	SP, SP, #44
0x070E	0xF8CDE000  STR	LR, [SP, #0]
0x0712	0xB29A    UXTH	R2, R3
; parity end address is: 12 (R3)
; baud_rate end address is: 4 (R1)
; UART_Base end address is: 0 (R0)
; UART_Base start address is: 0 (R0)
; baud_rate start address is: 4 (R1)
; parity start address is: 8 (R2)
; stop_bits start address is: 12 (R3)
0x0714	0xF8BD302C  LDRH	R3, [SP, #44]
; module start address is: 24 (R6)
0x0718	0x9E0C    LDR	R6, [SP, #48]
;__Lib_UART_123_45_6.c, 323 :: 		
0x071A	0xAC06    ADD	R4, SP, #24
0x071C	0xF8AD3004  STRH	R3, [SP, #4]
0x0720	0xF8AD2008  STRH	R2, [SP, #8]
0x0724	0x9103    STR	R1, [SP, #12]
0x0726	0x9004    STR	R0, [SP, #16]
0x0728	0x4620    MOV	R0, R4
0x072A	0xF7FFFEA7  BL	_RCC_GetClocksFrequency+0
0x072E	0x9804    LDR	R0, [SP, #16]
0x0730	0x9903    LDR	R1, [SP, #12]
0x0732	0xF8BD2008  LDRH	R2, [SP, #8]
0x0736	0xF8BD3004  LDRH	R3, [SP, #4]
;__Lib_UART_123_45_6.c, 325 :: 		
0x073A	0x4C71    LDR	R4, [PC, #452]
0x073C	0x42A0    CMP	R0, R4
0x073E	0xD112    BNE	L___Lib_UART_123_45_6_UARTx_Init_Advanced15
;__Lib_UART_123_45_6.c, 326 :: 		
0x0740	0x2501    MOVS	R5, #1
0x0742	0xB26D    SXTB	R5, R5
0x0744	0x4C6F    LDR	R4, [PC, #444]
0x0746	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 327 :: 		
0x0748	0x4D6F    LDR	R5, [PC, #444]
0x074A	0x4C70    LDR	R4, [PC, #448]
0x074C	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 328 :: 		
0x074E	0x4D70    LDR	R5, [PC, #448]
0x0750	0x4C70    LDR	R4, [PC, #448]
0x0752	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 329 :: 		
0x0754	0x4D70    LDR	R5, [PC, #448]
0x0756	0x4C71    LDR	R4, [PC, #452]
0x0758	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 330 :: 		
0x075A	0x4D71    LDR	R5, [PC, #452]
0x075C	0x4C71    LDR	R4, [PC, #452]
0x075E	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 331 :: 		
0x0760	0x9C09    LDR	R4, [SP, #36]
0x0762	0x9405    STR	R4, [SP, #20]
;__Lib_UART_123_45_6.c, 332 :: 		
0x0764	0xE06C    B	L___Lib_UART_123_45_6_UARTx_Init_Advanced16
L___Lib_UART_123_45_6_UARTx_Init_Advanced15:
;__Lib_UART_123_45_6.c, 333 :: 		
0x0766	0x4C70    LDR	R4, [PC, #448]
0x0768	0x42A0    CMP	R0, R4
0x076A	0xD112    BNE	L___Lib_UART_123_45_6_UARTx_Init_Advanced17
;__Lib_UART_123_45_6.c, 334 :: 		
0x076C	0x2501    MOVS	R5, #1
0x076E	0xB26D    SXTB	R5, R5
0x0770	0x4C6E    LDR	R4, [PC, #440]
0x0772	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 335 :: 		
0x0774	0x4D6E    LDR	R5, [PC, #440]
0x0776	0x4C65    LDR	R4, [PC, #404]
0x0778	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 336 :: 		
0x077A	0x4D6E    LDR	R5, [PC, #440]
0x077C	0x4C65    LDR	R4, [PC, #404]
0x077E	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 337 :: 		
0x0780	0x4D6D    LDR	R5, [PC, #436]
0x0782	0x4C66    LDR	R4, [PC, #408]
0x0784	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 338 :: 		
0x0786	0x4D6D    LDR	R5, [PC, #436]
0x0788	0x4C66    LDR	R4, [PC, #408]
0x078A	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 339 :: 		
0x078C	0x9C08    LDR	R4, [SP, #32]
0x078E	0x9405    STR	R4, [SP, #20]
;__Lib_UART_123_45_6.c, 340 :: 		
0x0790	0xE056    B	L___Lib_UART_123_45_6_UARTx_Init_Advanced18
L___Lib_UART_123_45_6_UARTx_Init_Advanced17:
;__Lib_UART_123_45_6.c, 341 :: 		
0x0792	0x4C6B    LDR	R4, [PC, #428]
0x0794	0x42A0    CMP	R0, R4
0x0796	0xD112    BNE	L___Lib_UART_123_45_6_UARTx_Init_Advanced19
;__Lib_UART_123_45_6.c, 342 :: 		
0x0798	0x2501    MOVS	R5, #1
0x079A	0xB26D    SXTB	R5, R5
0x079C	0x4C69    LDR	R4, [PC, #420]
0x079E	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 343 :: 		
0x07A0	0x4D69    LDR	R5, [PC, #420]
0x07A2	0x4C5A    LDR	R4, [PC, #360]
0x07A4	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 344 :: 		
0x07A6	0x4D69    LDR	R5, [PC, #420]
0x07A8	0x4C5A    LDR	R4, [PC, #360]
0x07AA	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 345 :: 		
0x07AC	0x4D68    LDR	R5, [PC, #416]
0x07AE	0x4C5B    LDR	R4, [PC, #364]
0x07B0	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 346 :: 		
0x07B2	0x4D68    LDR	R5, [PC, #416]
0x07B4	0x4C5B    LDR	R4, [PC, #364]
0x07B6	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 347 :: 		
0x07B8	0x9C08    LDR	R4, [SP, #32]
0x07BA	0x9405    STR	R4, [SP, #20]
;__Lib_UART_123_45_6.c, 348 :: 		
0x07BC	0xE040    B	L___Lib_UART_123_45_6_UARTx_Init_Advanced20
L___Lib_UART_123_45_6_UARTx_Init_Advanced19:
;__Lib_UART_123_45_6.c, 349 :: 		
0x07BE	0x4C66    LDR	R4, [PC, #408]
0x07C0	0x42A0    CMP	R0, R4
0x07C2	0xD112    BNE	L___Lib_UART_123_45_6_UARTx_Init_Advanced21
;__Lib_UART_123_45_6.c, 350 :: 		
0x07C4	0x2501    MOVS	R5, #1
0x07C6	0xB26D    SXTB	R5, R5
0x07C8	0x4C64    LDR	R4, [PC, #400]
0x07CA	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 351 :: 		
0x07CC	0x4D64    LDR	R5, [PC, #400]
0x07CE	0x4C4F    LDR	R4, [PC, #316]
0x07D0	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 352 :: 		
0x07D2	0x4D64    LDR	R5, [PC, #400]
0x07D4	0x4C4F    LDR	R4, [PC, #316]
0x07D6	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 353 :: 		
0x07D8	0x4D63    LDR	R5, [PC, #396]
0x07DA	0x4C50    LDR	R4, [PC, #320]
0x07DC	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 354 :: 		
0x07DE	0x4D63    LDR	R5, [PC, #396]
0x07E0	0x4C50    LDR	R4, [PC, #320]
0x07E2	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 355 :: 		
0x07E4	0x9C08    LDR	R4, [SP, #32]
0x07E6	0x9405    STR	R4, [SP, #20]
;__Lib_UART_123_45_6.c, 356 :: 		
0x07E8	0xE02A    B	L___Lib_UART_123_45_6_UARTx_Init_Advanced22
L___Lib_UART_123_45_6_UARTx_Init_Advanced21:
;__Lib_UART_123_45_6.c, 357 :: 		
0x07EA	0x4C61    LDR	R4, [PC, #388]
0x07EC	0x42A0    CMP	R0, R4
0x07EE	0xD112    BNE	L___Lib_UART_123_45_6_UARTx_Init_Advanced23
;__Lib_UART_123_45_6.c, 358 :: 		
0x07F0	0x2501    MOVS	R5, #1
0x07F2	0xB26D    SXTB	R5, R5
0x07F4	0x4C5F    LDR	R4, [PC, #380]
0x07F6	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 359 :: 		
0x07F8	0x4D5F    LDR	R5, [PC, #380]
0x07FA	0x4C44    LDR	R4, [PC, #272]
0x07FC	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 360 :: 		
0x07FE	0x4D5F    LDR	R5, [PC, #380]
0x0800	0x4C44    LDR	R4, [PC, #272]
0x0802	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 361 :: 		
0x0804	0x4D5E    LDR	R5, [PC, #376]
0x0806	0x4C45    LDR	R4, [PC, #276]
0x0808	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 362 :: 		
0x080A	0x4D5E    LDR	R5, [PC, #376]
0x080C	0x4C45    LDR	R4, [PC, #276]
0x080E	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 363 :: 		
0x0810	0x9C08    LDR	R4, [SP, #32]
0x0812	0x9405    STR	R4, [SP, #20]
;__Lib_UART_123_45_6.c, 364 :: 		
0x0814	0xE014    B	L___Lib_UART_123_45_6_UARTx_Init_Advanced24
L___Lib_UART_123_45_6_UARTx_Init_Advanced23:
;__Lib_UART_123_45_6.c, 365 :: 		
0x0816	0x4C5C    LDR	R4, [PC, #368]
0x0818	0x42A0    CMP	R0, R4
0x081A	0xD111    BNE	L___Lib_UART_123_45_6_UARTx_Init_Advanced25
;__Lib_UART_123_45_6.c, 366 :: 		
0x081C	0x2501    MOVS	R5, #1
0x081E	0xB26D    SXTB	R5, R5
0x0820	0x4C5A    LDR	R4, [PC, #360]
0x0822	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 367 :: 		
0x0824	0x4D5A    LDR	R5, [PC, #360]
0x0826	0x4C39    LDR	R4, [PC, #228]
0x0828	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 368 :: 		
0x082A	0x4D5A    LDR	R5, [PC, #360]
0x082C	0x4C39    LDR	R4, [PC, #228]
0x082E	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 369 :: 		
0x0830	0x4D59    LDR	R5, [PC, #356]
0x0832	0x4C3A    LDR	R4, [PC, #232]
0x0834	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 370 :: 		
0x0836	0x4D59    LDR	R5, [PC, #356]
0x0838	0x4C3A    LDR	R4, [PC, #232]
0x083A	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 371 :: 		
0x083C	0x9C09    LDR	R4, [SP, #36]
0x083E	0x9405    STR	R4, [SP, #20]
;__Lib_UART_123_45_6.c, 372 :: 		
L___Lib_UART_123_45_6_UARTx_Init_Advanced25:
L___Lib_UART_123_45_6_UARTx_Init_Advanced24:
L___Lib_UART_123_45_6_UARTx_Init_Advanced22:
L___Lib_UART_123_45_6_UARTx_Init_Advanced20:
L___Lib_UART_123_45_6_UARTx_Init_Advanced18:
L___Lib_UART_123_45_6_UARTx_Init_Advanced16:
;__Lib_UART_123_45_6.c, 374 :: 		
0x0840	0xF8AD3004  STRH	R3, [SP, #4]
; module end address is: 24 (R6)
0x0844	0xF8AD2008  STRH	R2, [SP, #8]
0x0848	0x9103    STR	R1, [SP, #12]
0x084A	0x9004    STR	R0, [SP, #16]
0x084C	0x4630    MOV	R0, R6
0x084E	0xF7FFFD5D  BL	_GPIO_Alternate_Function_Enable+0
0x0852	0x9804    LDR	R0, [SP, #16]
0x0854	0x9903    LDR	R1, [SP, #12]
0x0856	0xF8BD2008  LDRH	R2, [SP, #8]
0x085A	0xF8BD3004  LDRH	R3, [SP, #4]
;__Lib_UART_123_45_6.c, 376 :: 		
0x085E	0xF2000510  ADDW	R5, R0, #16
0x0862	0x2400    MOVS	R4, #0
0x0864	0x602C    STR	R4, [R5, #0]
;__Lib_UART_123_45_6.c, 377 :: 		
0x0866	0xF2000510  ADDW	R5, R0, #16
0x086A	0x682C    LDR	R4, [R5, #0]
0x086C	0x431C    ORRS	R4, R3
; stop_bits end address is: 12 (R3)
0x086E	0x602C    STR	R4, [R5, #0]
;__Lib_UART_123_45_6.c, 378 :: 		
0x0870	0xF200050C  ADDW	R5, R0, #12
0x0874	0x2400    MOVS	R4, #0
0x0876	0x602C    STR	R4, [R5, #0]
;__Lib_UART_123_45_6.c, 380 :: 		
0x0878	0xB11A    CBZ	R2, L___Lib_UART_123_45_6_UARTx_Init_Advanced40
;__Lib_UART_123_45_6.c, 381 :: 		
0x087A	0xF4426280  ORR	R2, R2, #1024
0x087E	0xB292    UXTH	R2, R2
; parity end address is: 8 (R2)
;__Lib_UART_123_45_6.c, 382 :: 		
0x0880	0xE7FF    B	L___Lib_UART_123_45_6_UARTx_Init_Advanced26
L___Lib_UART_123_45_6_UARTx_Init_Advanced40:
;__Lib_UART_123_45_6.c, 380 :: 		
;__Lib_UART_123_45_6.c, 382 :: 		
L___Lib_UART_123_45_6_UARTx_Init_Advanced26:
;__Lib_UART_123_45_6.c, 384 :: 		
; parity start address is: 8 (R2)
0x0882	0xF200050C  ADDW	R5, R0, #12
0x0886	0x682C    LDR	R4, [R5, #0]
0x0888	0x4314    ORRS	R4, R2
; parity end address is: 8 (R2)
0x088A	0x602C    STR	R4, [R5, #0]
;__Lib_UART_123_45_6.c, 386 :: 		
0x088C	0xF200060C  ADDW	R6, R0, #12
0x0890	0x2501    MOVS	R5, #1
0x0892	0x6834    LDR	R4, [R6, #0]
0x0894	0xF365344D  BFI	R4, R5, #13, #1
0x0898	0x6034    STR	R4, [R6, #0]
;__Lib_UART_123_45_6.c, 387 :: 		
0x089A	0xF200060C  ADDW	R6, R0, #12
0x089E	0x2501    MOVS	R5, #1
0x08A0	0x6834    LDR	R4, [R6, #0]
0x08A2	0xF36504C3  BFI	R4, R5, #3, #1
0x08A6	0x6034    STR	R4, [R6, #0]
;__Lib_UART_123_45_6.c, 388 :: 		
0x08A8	0xF200060C  ADDW	R6, R0, #12
0x08AC	0x2501    MOVS	R5, #1
0x08AE	0x6834    LDR	R4, [R6, #0]
0x08B0	0xF3650482  BFI	R4, R5, #2, #1
0x08B4	0x6034    STR	R4, [R6, #0]
;__Lib_UART_123_45_6.c, 389 :: 		
0x08B6	0xF2000514  ADDW	R5, R0, #20
0x08BA	0x2400    MOVS	R4, #0
0x08BC	0x602C    STR	R4, [R5, #0]
;__Lib_UART_123_45_6.c, 394 :: 		
0x08BE	0x9D05    LDR	R5, [SP, #20]
0x08C0	0x2419    MOVS	R4, #25
0x08C2	0x4365    MULS	R5, R4, R5
0x08C4	0x008C    LSLS	R4, R1, #2
; baud_rate end address is: 4 (R1)
0x08C6	0xFBB5F7F4  UDIV	R7, R5, R4
;__Lib_UART_123_45_6.c, 395 :: 		
0x08CA	0x2464    MOVS	R4, #100
0x08CC	0xFBB7F4F4  UDIV	R4, R7, R4
0x08D0	0x0126    LSLS	R6, R4, #4
;__Lib_UART_123_45_6.c, 397 :: 		
0x08D2	0x0935    LSRS	R5, R6, #4
0x08D4	0x2464    MOVS	R4, #100
0x08D6	0x436C    MULS	R4, R5, R4
0x08D8	0x1B3C    SUB	R4, R7, R4
;__Lib_UART_123_45_6.c, 398 :: 		
0x08DA	0x0124    LSLS	R4, R4, #4
0x08DC	0xF2040532  ADDW	R5, R4, #50
0x08E0	0x2464    MOVS	R4, #100
0x08E2	0xFBB5F4F4  UDIV	R4, R5, R4
0x08E6	0xF004040F  AND	R4, R4, #15
0x08EA	0xEA460404  ORR	R4, R6, R4, LSL #0
;__Lib_UART_123_45_6.c, 400 :: 		
0x08EE	0xF2000508  ADDW	R5, R0, #8
; UART_Base end address is: 0 (R0)
0x08F2	0xB2A4    UXTH	R4, R4
0x08F4	0x602C    STR	R4, [R5, #0]
;__Lib_UART_123_45_6.c, 401 :: 		
L_end_UARTx_Init_Advanced:
0x08F6	0xF8DDE000  LDR	LR, [SP, #0]
0x08FA	0xB00B    ADD	SP, SP, #44
0x08FC	0x4770    BX	LR
0x08FE	0xBF00    NOP
0x0900	0x10004001  	USART1_SR+0
0x0904	0x08904247  	RCC_APB2ENR+0
0x0908	0xFFFFFFFF  	_UART1_Write+0
0x090C	0x053C2000  	_UART_Wr_Ptr+0
0x0910	0xFFFFFFFF  	_UART1_Read+0
0x0914	0x05402000  	_UART_Rd_Ptr+0
0x0918	0xFFFFFFFF  	_UART1_Data_Ready+0
0x091C	0x05442000  	_UART_Rdy_Ptr+0
0x0920	0xFFFFFFFF  	_UART1_Tx_Idle+0
0x0924	0x05482000  	_UART_Tx_Idle_Ptr+0
0x0928	0x44004000  	USART2_SR+0
0x092C	0x08444247  	RCC_APB1ENR+0
0x0930	0xFFFFFFFF  	_UART2_Write+0
0x0934	0x0E1D0000  	_UART2_Read+0
0x0938	0x0B910000  	_UART2_Data_Ready+0
0x093C	0xFFFFFFFF  	_UART2_Tx_Idle+0
0x0940	0x48004000  	USART3_SR+0
0x0944	0x08484247  	RCC_APB1ENR+0
0x0948	0xFFFFFFFF  	_UART3_Write+0
0x094C	0xFFFFFFFF  	_UART3_Read+0
0x0950	0xFFFFFFFF  	_UART3_Data_Ready+0
0x0954	0xFFFFFFFF  	_UART3_Tx_Idle+0
0x0958	0x4C004000  	UART4_SR+0
0x095C	0x084C4247  	RCC_APB1ENR+0
0x0960	0xFFFFFFFF  	_UART4_Write+0
0x0964	0xFFFFFFFF  	_UART4_Read+0
0x0968	0xFFFFFFFF  	_UART4_Data_Ready+0
0x096C	0xFFFFFFFF  	_UART4_Tx_Idle+0
0x0970	0x50004000  	UART5_SR+0
0x0974	0x08504247  	RCC_APB1ENR+0
0x0978	0xFFFFFFFF  	_UART5_Write+0
0x097C	0xFFFFFFFF  	_UART5_Read+0
0x0980	0xFFFFFFFF  	_UART5_Data_Ready+0
0x0984	0xFFFFFFFF  	_UART5_Tx_Idle+0
0x0988	0x14004001  	USART6_SR+0
0x098C	0x08944247  	RCC_APB2ENR+0
0x0990	0xFFFFFFFF  	_UART6_Write+0
0x0994	0xFFFFFFFF  	_UART6_Read+0
0x0998	0xFFFFFFFF  	_UART6_Data_Ready+0
0x099C	0xFFFFFFFF  	_UART6_Tx_Idle+0
; end of __Lib_UART_123_45_6_UARTx_Init_Advanced
_GPIO_Alternate_Function_Enable:
;__Lib_GPIO_32F4xx.c, 223 :: 		
; module start address is: 0 (R0)
0x030C	0xB083    SUB	SP, SP, #12
0x030E	0xF8CDE000  STR	LR, [SP, #0]
; module end address is: 0 (R0)
; module start address is: 0 (R0)
;__Lib_GPIO_32F4xx.c, 226 :: 		
; i start address is: 16 (R4)
0x0312	0x2400    MOVS	R4, #0
; module end address is: 0 (R0)
; i end address is: 16 (R4)
;__Lib_GPIO_32F4xx.c, 227 :: 		
L_GPIO_Alternate_Function_Enable66:
; i start address is: 16 (R4)
; module start address is: 0 (R0)
0x0314	0x00A1    LSLS	R1, R4, #2
0x0316	0x1841    ADDS	R1, R0, R1
0x0318	0x6809    LDR	R1, [R1, #0]
0x031A	0xF1B13FFF  CMP	R1, #-1
0x031E	0xD014    BEQ	L_GPIO_Alternate_Function_Enable67
;__Lib_GPIO_32F4xx.c, 228 :: 		
0x0320	0xF2000134  ADDW	R1, R0, #52
0x0324	0x00A3    LSLS	R3, R4, #2
0x0326	0x18C9    ADDS	R1, R1, R3
0x0328	0x6809    LDR	R1, [R1, #0]
0x032A	0x460A    MOV	R2, R1
0x032C	0x18C1    ADDS	R1, R0, R3
0x032E	0x6809    LDR	R1, [R1, #0]
0x0330	0x9001    STR	R0, [SP, #4]
0x0332	0xF8AD4008  STRH	R4, [SP, #8]
0x0336	0x4608    MOV	R0, R1
0x0338	0x4611    MOV	R1, R2
0x033A	0xF7FFFF25  BL	__Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function+0
0x033E	0xF8BD4008  LDRH	R4, [SP, #8]
0x0342	0x9801    LDR	R0, [SP, #4]
;__Lib_GPIO_32F4xx.c, 229 :: 		
0x0344	0x1C64    ADDS	R4, R4, #1
0x0346	0xB2A4    UXTH	R4, R4
;__Lib_GPIO_32F4xx.c, 230 :: 		
; module end address is: 0 (R0)
; i end address is: 16 (R4)
0x0348	0xE7E4    B	L_GPIO_Alternate_Function_Enable66
L_GPIO_Alternate_Function_Enable67:
;__Lib_GPIO_32F4xx.c, 231 :: 		
L_end_GPIO_Alternate_Function_Enable:
0x034A	0xF8DDE000  LDR	LR, [SP, #0]
0x034E	0xB003    ADD	SP, SP, #12
0x0350	0x4770    BX	LR
; end of _GPIO_Alternate_Function_Enable
__Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function:
;__Lib_GPIO_32F4xx.c, 190 :: 		
; configs start address is: 4 (R1)
; af_pin start address is: 0 (R0)
0x0188	0xB083    SUB	SP, SP, #12
0x018A	0xF8CDE000  STR	LR, [SP, #0]
0x018E	0x4604    MOV	R4, R0
; configs end address is: 4 (R1)
; af_pin end address is: 0 (R0)
; af_pin start address is: 16 (R4)
; configs start address is: 4 (R1)
;__Lib_GPIO_32F4xx.c, 195 :: 		
0x0190	0xF00403FF  AND	R3, R4, #255
0x0194	0x091A    LSRS	R2, R3, #4
; port start address is: 0 (R0)
0x0196	0x4610    MOV	R0, R2
;__Lib_GPIO_32F4xx.c, 196 :: 		
0x0198	0xF003020F  AND	R2, R3, #15
; pin start address is: 48 (R12)
0x019C	0x4694    MOV	R12, R2
;__Lib_GPIO_32F4xx.c, 197 :: 		
0x019E	0x0A22    LSRS	R2, R4, #8
; af_pin end address is: 16 (R4)
0x01A0	0xF002020F  AND	R2, R2, #15
; af start address is: 44 (R11)
0x01A4	0x4693    MOV	R11, R2
;__Lib_GPIO_32F4xx.c, 199 :: 		
0x01A6	0xE01A    B	L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function54
; port end address is: 0 (R0)
;__Lib_GPIO_32F4xx.c, 200 :: 		
L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function56:
0x01A8	0x4A2D    LDR	R2, [PC, #180]
0x01AA	0x9202    STR	R2, [SP, #8]
0x01AC	0xE029    B	L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function55
;__Lib_GPIO_32F4xx.c, 201 :: 		
L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function57:
0x01AE	0x4A2D    LDR	R2, [PC, #180]
0x01B0	0x9202    STR	R2, [SP, #8]
0x01B2	0xE026    B	L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function55
;__Lib_GPIO_32F4xx.c, 202 :: 		
L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function58:
0x01B4	0x4A2C    LDR	R2, [PC, #176]
0x01B6	0x9202    STR	R2, [SP, #8]
0x01B8	0xE023    B	L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function55
;__Lib_GPIO_32F4xx.c, 203 :: 		
L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function59:
0x01BA	0x4A2C    LDR	R2, [PC, #176]
0x01BC	0x9202    STR	R2, [SP, #8]
0x01BE	0xE020    B	L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function55
;__Lib_GPIO_32F4xx.c, 204 :: 		
L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function60:
0x01C0	0x4A2B    LDR	R2, [PC, #172]
0x01C2	0x9202    STR	R2, [SP, #8]
0x01C4	0xE01D    B	L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function55
;__Lib_GPIO_32F4xx.c, 205 :: 		
L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function61:
0x01C6	0x4A2B    LDR	R2, [PC, #172]
0x01C8	0x9202    STR	R2, [SP, #8]
0x01CA	0xE01A    B	L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function55
;__Lib_GPIO_32F4xx.c, 206 :: 		
L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function62:
0x01CC	0x4A2A    LDR	R2, [PC, #168]
0x01CE	0x9202    STR	R2, [SP, #8]
0x01D0	0xE017    B	L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function55
;__Lib_GPIO_32F4xx.c, 207 :: 		
L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function63:
0x01D2	0x4A2A    LDR	R2, [PC, #168]
0x01D4	0x9202    STR	R2, [SP, #8]
0x01D6	0xE014    B	L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function55
;__Lib_GPIO_32F4xx.c, 208 :: 		
L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function64:
0x01D8	0x4A29    LDR	R2, [PC, #164]
0x01DA	0x9202    STR	R2, [SP, #8]
0x01DC	0xE011    B	L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function55
;__Lib_GPIO_32F4xx.c, 209 :: 		
L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function54:
; port start address is: 0 (R0)
0x01DE	0x2800    CMP	R0, #0
0x01E0	0xD0E2    BEQ	L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function56
0x01E2	0x2801    CMP	R0, #1
0x01E4	0xD0E3    BEQ	L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function57
0x01E6	0x2802    CMP	R0, #2
0x01E8	0xD0E4    BEQ	L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function58
0x01EA	0x2803    CMP	R0, #3
0x01EC	0xD0E5    BEQ	L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function59
0x01EE	0x2804    CMP	R0, #4
0x01F0	0xD0E6    BEQ	L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function60
0x01F2	0x2805    CMP	R0, #5
0x01F4	0xD0E7    BEQ	L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function61
0x01F6	0x2806    CMP	R0, #6
0x01F8	0xD0E8    BEQ	L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function62
0x01FA	0x2807    CMP	R0, #7
0x01FC	0xD0E9    BEQ	L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function63
0x01FE	0x2808    CMP	R0, #8
0x0200	0xD0EA    BEQ	L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function64
; port end address is: 0 (R0)
L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function55:
;__Lib_GPIO_32F4xx.c, 211 :: 		
0x0202	0x2201    MOVS	R2, #1
0x0204	0xB212    SXTH	R2, R2
0x0206	0xFA02F20C  LSL	R2, R2, R12
0x020A	0xF8AD2004  STRH	R2, [SP, #4]
; configs end address is: 4 (R1)
0x020E	0x9802    LDR	R0, [SP, #8]
0x0210	0x460A    MOV	R2, R1
0x0212	0xF8BD1004  LDRH	R1, [SP, #4]
0x0216	0xF000FCE9  BL	_GPIO_Config+0
;__Lib_GPIO_32F4xx.c, 213 :: 		
0x021A	0x9A02    LDR	R2, [SP, #8]
0x021C	0xF2020120  ADDW	R1, R2, #32
; tmp_ptr start address is: 4 (R1)
;__Lib_GPIO_32F4xx.c, 214 :: 		
0x0220	0xF1BC0F07  CMP	R12, #7
0x0224	0xD908    BLS	L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function90
;__Lib_GPIO_32F4xx.c, 215 :: 		
0x0226	0x1D0A    ADDS	R2, R1, #4
; tmp_ptr end address is: 4 (R1)
; tmp_ptr start address is: 0 (R0)
0x0228	0x4610    MOV	R0, R2
;__Lib_GPIO_32F4xx.c, 216 :: 		
0x022A	0xF1AC0208  SUB	R2, R12, #8
; pin end address is: 48 (R12)
; pin start address is: 4 (R1)
0x022E	0x4611    MOV	R1, R2
; tmp_ptr end address is: 0 (R0)
; pin end address is: 4 (R1)
0x0230	0x9101    STR	R1, [SP, #4]
0x0232	0x4601    MOV	R1, R0
0x0234	0x9801    LDR	R0, [SP, #4]
;__Lib_GPIO_32F4xx.c, 217 :: 		
0x0236	0xE000    B	L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function65
L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function90:
;__Lib_GPIO_32F4xx.c, 214 :: 		
0x0238	0x4660    MOV	R0, R12
;__Lib_GPIO_32F4xx.c, 217 :: 		
L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function65:
;__Lib_GPIO_32F4xx.c, 218 :: 		
; pin start address is: 0 (R0)
; tmp_ptr start address is: 4 (R1)
0x023A	0x0083    LSLS	R3, R0, #2
0x023C	0xF04F020F  MOV	R2, #15
0x0240	0x409A    LSLS	R2, R3
0x0242	0x43D3    MVN	R3, R2
0x0244	0x680A    LDR	R2, [R1, #0]
0x0246	0x401A    ANDS	R2, R3
0x0248	0x600A    STR	R2, [R1, #0]
;__Lib_GPIO_32F4xx.c, 219 :: 		
0x024A	0x0082    LSLS	R2, R0, #2
; pin end address is: 0 (R0)
0x024C	0xFA0BF302  LSL	R3, R11, R2
; af end address is: 44 (R11)
0x0250	0x680A    LDR	R2, [R1, #0]
0x0252	0x431A    ORRS	R2, R3
0x0254	0x600A    STR	R2, [R1, #0]
; tmp_ptr end address is: 4 (R1)
;__Lib_GPIO_32F4xx.c, 220 :: 		
L_end_GPIO_Config_Pin_Alternate_Function:
0x0256	0xF8DDE000  LDR	LR, [SP, #0]
0x025A	0xB003    ADD	SP, SP, #12
0x025C	0x4770    BX	LR
0x025E	0xBF00    NOP
0x0260	0x00004002  	#1073872896
0x0264	0x04004002  	#1073873920
0x0268	0x08004002  	#1073874944
0x026C	0x0C004002  	#1073875968
0x0270	0x10004002  	#1073876992
0x0274	0x14004002  	#1073878016
0x0278	0x18004002  	#1073879040
0x027C	0x1C004002  	#1073880064
0x0280	0x20004002  	#1073881088
; end of __Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function
_NVIC_IntEnable:
;__Lib_System_4XX.c, 171 :: 		
; ivt start address is: 0 (R0)
0x10D0	0xB081    SUB	SP, SP, #4
; ivt end address is: 0 (R0)
; ivt start address is: 0 (R0)
;__Lib_System_4XX.c, 183 :: 		
0x10D2	0x2804    CMP	R0, #4
0x10D4	0xD106    BNE	L_NVIC_IntEnable6
; ivt end address is: 0 (R0)
;__Lib_System_4XX.c, 188 :: 		
0x10D6	0x4919    LDR	R1, [PC, #100]
0x10D8	0x6809    LDR	R1, [R1, #0]
0x10DA	0xF4413280  ORR	R2, R1, #65536
0x10DE	0x4917    LDR	R1, [PC, #92]
0x10E0	0x600A    STR	R2, [R1, #0]
;__Lib_System_4XX.c, 189 :: 		
0x10E2	0xE028    B	L_NVIC_IntEnable7
L_NVIC_IntEnable6:
;__Lib_System_4XX.c, 190 :: 		
; ivt start address is: 0 (R0)
0x10E4	0x2805    CMP	R0, #5
0x10E6	0xD106    BNE	L_NVIC_IntEnable8
; ivt end address is: 0 (R0)
;__Lib_System_4XX.c, 195 :: 		
0x10E8	0x4914    LDR	R1, [PC, #80]
0x10EA	0x6809    LDR	R1, [R1, #0]
0x10EC	0xF4413200  ORR	R2, R1, #131072
0x10F0	0x4912    LDR	R1, [PC, #72]
0x10F2	0x600A    STR	R2, [R1, #0]
;__Lib_System_4XX.c, 196 :: 		
0x10F4	0xE01F    B	L_NVIC_IntEnable9
L_NVIC_IntEnable8:
;__Lib_System_4XX.c, 197 :: 		
; ivt start address is: 0 (R0)
0x10F6	0x2806    CMP	R0, #6
0x10F8	0xD106    BNE	L_NVIC_IntEnable10
; ivt end address is: 0 (R0)
;__Lib_System_4XX.c, 202 :: 		
0x10FA	0x4910    LDR	R1, [PC, #64]
0x10FC	0x6809    LDR	R1, [R1, #0]
0x10FE	0xF4412280  ORR	R2, R1, #262144
0x1102	0x490E    LDR	R1, [PC, #56]
0x1104	0x600A    STR	R2, [R1, #0]
;__Lib_System_4XX.c, 203 :: 		
0x1106	0xE016    B	L_NVIC_IntEnable11
L_NVIC_IntEnable10:
;__Lib_System_4XX.c, 204 :: 		
; ivt start address is: 0 (R0)
0x1108	0x280F    CMP	R0, #15
0x110A	0xD106    BNE	L_NVIC_IntEnable12
; ivt end address is: 0 (R0)
;__Lib_System_4XX.c, 209 :: 		
0x110C	0x490C    LDR	R1, [PC, #48]
0x110E	0x6809    LDR	R1, [R1, #0]
0x1110	0xF0410202  ORR	R2, R1, #2
0x1114	0x490A    LDR	R1, [PC, #40]
0x1116	0x600A    STR	R2, [R1, #0]
;__Lib_System_4XX.c, 210 :: 		
0x1118	0xE00D    B	L_NVIC_IntEnable13
L_NVIC_IntEnable12:
;__Lib_System_4XX.c, 211 :: 		
; ivt start address is: 0 (R0)
0x111A	0x2810    CMP	R0, #16
0x111C	0xD30B    BCC	L_NVIC_IntEnable14
;__Lib_System_4XX.c, 216 :: 		
0x111E	0xF2A00410  SUBW	R4, R0, #16
; ivt end address is: 0 (R0)
0x1122	0x0961    LSRS	R1, R4, #5
0x1124	0x008A    LSLS	R2, R1, #2
0x1126	0x4907    LDR	R1, [PC, #28]
0x1128	0x188B    ADDS	R3, R1, R2
;__Lib_System_4XX.c, 217 :: 		
0x112A	0xF004021F  AND	R2, R4, #31
0x112E	0xF04F0101  MOV	R1, #1
0x1132	0x4091    LSLS	R1, R2
0x1134	0x6019    STR	R1, [R3, #0]
;__Lib_System_4XX.c, 218 :: 		
L_NVIC_IntEnable14:
L_NVIC_IntEnable13:
L_NVIC_IntEnable11:
L_NVIC_IntEnable9:
L_NVIC_IntEnable7:
;__Lib_System_4XX.c, 219 :: 		
L_end_NVIC_IntEnable:
0x1136	0xB001    ADD	SP, SP, #4
0x1138	0x4770    BX	LR
0x113A	0xBF00    NOP
0x113C	0xED24E000  	NVIC_SHCSR+0
0x1140	0xE010E000  	NVIC_SYSTICKCSR+0
0x1144	0xE100E000  	NVIC_SETENA0+0
; end of _NVIC_IntEnable
_factory_reset:
;TesteEsp8266.c, 287 :: 		void factory_reset(){
0x1048	0xB081    SUB	SP, SP, #4
0x104A	0xF8CDE000  STR	LR, [SP, #0]
;TesteEsp8266.c, 288 :: 		UART2_write_text("AT+RESTORE\r\n");
0x104E	0x481D    LDR	R0, [PC, #116]
0x1050	0xF7FFFD84  BL	_UART2_Write_Text+0
;TesteEsp8266.c, 289 :: 		Lcd_Out(1,1,"Factory Reset   ");
0x1054	0x481C    LDR	R0, [PC, #112]
0x1056	0x4602    MOV	R2, R0
0x1058	0x2101    MOVS	R1, #1
0x105A	0x2001    MOVS	R0, #1
0x105C	0xF7FFFB1C  BL	_Lcd_Out+0
;TesteEsp8266.c, 290 :: 		delay_ms(250);
0x1060	0xF64C2703  MOVW	R7, #51715
0x1064	0xF2C0071F  MOVT	R7, #31
L_factory_reset74:
0x1068	0x1E7F    SUBS	R7, R7, #1
0x106A	0xD1FD    BNE	L_factory_reset74
0x106C	0xBF00    NOP
0x106E	0xBF00    NOP
0x1070	0xBF00    NOP
0x1072	0xBF00    NOP
0x1074	0xBF00    NOP
0x1076	0xBF00    NOP
;TesteEsp8266.c, 291 :: 		Lcd_Out(2,1,"AT+RESTORE      ");
0x1078	0x4814    LDR	R0, [PC, #80]
0x107A	0x4602    MOV	R2, R0
0x107C	0x2101    MOVS	R1, #1
0x107E	0x2002    MOVS	R0, #2
0x1080	0xF7FFFB0A  BL	_Lcd_Out+0
;TesteEsp8266.c, 292 :: 		delay_ms(250);
0x1084	0xF64C2703  MOVW	R7, #51715
0x1088	0xF2C0071F  MOVT	R7, #31
0x108C	0xBF00    NOP
0x108E	0xBF00    NOP
L_factory_reset76:
0x1090	0x1E7F    SUBS	R7, R7, #1
0x1092	0xD1FD    BNE	L_factory_reset76
0x1094	0xBF00    NOP
0x1096	0xBF00    NOP
0x1098	0xBF00    NOP
0x109A	0xBF00    NOP
;TesteEsp8266.c, 293 :: 		Lcd_Cmd(_lcd_clear);
0x109C	0x2001    MOVS	R0, #1
0x109E	0xF7FFF987  BL	_Lcd_Cmd+0
;TesteEsp8266.c, 294 :: 		delay_ms(250);
0x10A2	0xF64C2703  MOVW	R7, #51715
0x10A6	0xF2C0071F  MOVT	R7, #31
L_factory_reset78:
0x10AA	0x1E7F    SUBS	R7, R7, #1
0x10AC	0xD1FD    BNE	L_factory_reset78
0x10AE	0xBF00    NOP
0x10B0	0xBF00    NOP
0x10B2	0xBF00    NOP
0x10B4	0xBF00    NOP
0x10B6	0xBF00    NOP
0x10B8	0xBF00    NOP
;TesteEsp8266.c, 295 :: 		}
L_end_factory_reset:
0x10BA	0xF8DDE000  LDR	LR, [SP, #0]
0x10BE	0xB001    ADD	SP, SP, #4
0x10C0	0x4770    BX	LR
0x10C2	0xBF00    NOP
0x10C4	0x00E42000  	?lstr37_TesteEsp8266+0
0x10C8	0x00F12000  	?lstr38_TesteEsp8266+0
0x10CC	0x01022000  	?lstr39_TesteEsp8266+0
; end of _factory_reset
_UART2_Write_Text:
;__Lib_UART_123_45_6.c, 82 :: 		
; uart_text start address is: 0 (R0)
0x0B5C	0xB081    SUB	SP, SP, #4
0x0B5E	0xF8CDE000  STR	LR, [SP, #0]
; uart_text end address is: 0 (R0)
; uart_text start address is: 0 (R0)
;__Lib_UART_123_45_6.c, 83 :: 		
0x0B62	0x4601    MOV	R1, R0
; uart_text end address is: 0 (R0)
0x0B64	0x4803    LDR	R0, [PC, #12]
0x0B66	0xF7FFFC09  BL	__Lib_UART_123_45_6_UARTx_Write_Text+0
;__Lib_UART_123_45_6.c, 84 :: 		
L_end_UART2_Write_Text:
0x0B6A	0xF8DDE000  LDR	LR, [SP, #0]
0x0B6E	0xB001    ADD	SP, SP, #4
0x0B70	0x4770    BX	LR
0x0B72	0xBF00    NOP
0x0B74	0x44004000  	USART2_SR+0
; end of _UART2_Write_Text
__Lib_UART_123_45_6_UARTx_Write_Text:
;__Lib_UART_123_45_6.c, 67 :: 		
; uart_text start address is: 4 (R1)
; UART_Base start address is: 0 (R0)
0x037C	0xB081    SUB	SP, SP, #4
0x037E	0xF8CDE000  STR	LR, [SP, #0]
; uart_text end address is: 4 (R1)
; UART_Base end address is: 0 (R0)
; UART_Base start address is: 0 (R0)
; uart_text start address is: 4 (R1)
;__Lib_UART_123_45_6.c, 68 :: 		
; counter start address is: 24 (R6)
0x0382	0x2600    MOVS	R6, #0
;__Lib_UART_123_45_6.c, 70 :: 		
0x0384	0x780A    LDRB	R2, [R1, #0]
; data_ start address is: 12 (R3)
0x0386	0xB2D3    UXTB	R3, R2
; UART_Base end address is: 0 (R0)
; uart_text end address is: 4 (R1)
; data_ end address is: 12 (R3)
; counter end address is: 24 (R6)
0x0388	0x4605    MOV	R5, R0
0x038A	0xB2D8    UXTB	R0, R3
0x038C	0x460C    MOV	R4, R1
;__Lib_UART_123_45_6.c, 71 :: 		
L___Lib_UART_123_45_6_UARTx_Write_Text2:
; data_ start address is: 0 (R0)
; UART_Base start address is: 20 (R5)
; uart_text start address is: 16 (R4)
; counter start address is: 24 (R6)
; uart_text start address is: 16 (R4)
; uart_text end address is: 16 (R4)
; UART_Base start address is: 20 (R5)
; UART_Base end address is: 20 (R5)
0x038E	0xB150    CBZ	R0, L___Lib_UART_123_45_6_UARTx_Write_Text3
; uart_text end address is: 16 (R4)
; UART_Base end address is: 20 (R5)
;__Lib_UART_123_45_6.c, 72 :: 		
; UART_Base start address is: 20 (R5)
; uart_text start address is: 16 (R4)
0x0390	0xB2C1    UXTB	R1, R0
; data_ end address is: 0 (R0)
0x0392	0x4628    MOV	R0, R5
0x0394	0xF7FFFF8A  BL	__Lib_UART_123_45_6_UARTx_Write+0
;__Lib_UART_123_45_6.c, 73 :: 		
0x0398	0x1C72    ADDS	R2, R6, #1
0x039A	0xB2D2    UXTB	R2, R2
0x039C	0xB2D6    UXTB	R6, R2
;__Lib_UART_123_45_6.c, 74 :: 		
0x039E	0x18A2    ADDS	R2, R4, R2
0x03A0	0x7812    LDRB	R2, [R2, #0]
; data_ start address is: 0 (R0)
0x03A2	0xB2D0    UXTB	R0, R2
;__Lib_UART_123_45_6.c, 75 :: 		
; uart_text end address is: 16 (R4)
; UART_Base end address is: 20 (R5)
; counter end address is: 24 (R6)
; data_ end address is: 0 (R0)
0x03A4	0xE7F3    B	L___Lib_UART_123_45_6_UARTx_Write_Text2
L___Lib_UART_123_45_6_UARTx_Write_Text3:
;__Lib_UART_123_45_6.c, 76 :: 		
L_end_UARTx_Write_Text:
0x03A6	0xF8DDE000  LDR	LR, [SP, #0]
0x03AA	0xB001    ADD	SP, SP, #4
0x03AC	0x4770    BX	LR
; end of __Lib_UART_123_45_6_UARTx_Write_Text
__Lib_UART_123_45_6_UARTx_Write:
;__Lib_UART_123_45_6.c, 35 :: 		
; _data start address is: 4 (R1)
; UART_Base start address is: 0 (R0)
0x02AC	0xB081    SUB	SP, SP, #4
; _data end address is: 4 (R1)
; UART_Base end address is: 0 (R0)
; UART_Base start address is: 0 (R0)
; _data start address is: 4 (R1)
0x02AE	0xF8AD1000  STRH	R1, [SP, #0]
; UART_Base end address is: 0 (R0)
; _data end address is: 4 (R1)
0x02B2	0x4601    MOV	R1, R0
0x02B4	0xF8BD0000  LDRH	R0, [SP, #0]
;__Lib_UART_123_45_6.c, 36 :: 		
L___Lib_UART_123_45_6_UARTx_Write0:
; _data start address is: 0 (R0)
; UART_Base start address is: 4 (R1)
0x02B8	0x680B    LDR	R3, [R1, #0]
0x02BA	0xF3C312C0  UBFX	R2, R3, #7, #1
0x02BE	0xB902    CBNZ	R2, L___Lib_UART_123_45_6_UARTx_Write1
;__Lib_UART_123_45_6.c, 37 :: 		
0x02C0	0xE7FA    B	L___Lib_UART_123_45_6_UARTx_Write0
L___Lib_UART_123_45_6_UARTx_Write1:
;__Lib_UART_123_45_6.c, 38 :: 		
0x02C2	0x1D0A    ADDS	R2, R1, #4
; UART_Base end address is: 4 (R1)
0x02C4	0x6010    STR	R0, [R2, #0]
; _data end address is: 0 (R0)
;__Lib_UART_123_45_6.c, 39 :: 		
L_end_UARTx_Write:
0x02C6	0xB001    ADD	SP, SP, #4
0x02C8	0x4770    BX	LR
; end of __Lib_UART_123_45_6_UARTx_Write
_Lcd_Out:
;__Lib_Lcd.c, 218 :: 		
; text start address is: 8 (R2)
; column start address is: 4 (R1)
; row start address is: 0 (R0)
0x0698	0xB081    SUB	SP, SP, #4
0x069A	0xF8CDE000  STR	LR, [SP, #0]
0x069E	0x4615    MOV	R5, R2
; text end address is: 8 (R2)
; column end address is: 4 (R1)
; row end address is: 0 (R0)
; row start address is: 0 (R0)
; column start address is: 4 (R1)
; text start address is: 20 (R5)
;__Lib_Lcd.c, 221 :: 		
0x06A0	0xE009    B	L_Lcd_Out11
; row end address is: 0 (R0)
;__Lib_Lcd.c, 222 :: 		
L_Lcd_Out13:
; row start address is: 0 (R0)
0x06A2	0x2080    MOVS	R0, #128
; row end address is: 0 (R0)
0x06A4	0xE010    B	L_Lcd_Out12
;__Lib_Lcd.c, 223 :: 		
L_Lcd_Out14:
; row start address is: 0 (R0)
0x06A6	0x20C0    MOVS	R0, #192
; row end address is: 0 (R0)
0x06A8	0xE00E    B	L_Lcd_Out12
;__Lib_Lcd.c, 224 :: 		
L_Lcd_Out15:
; row start address is: 0 (R0)
0x06AA	0x2094    MOVS	R0, #148
; row end address is: 0 (R0)
0x06AC	0xE00C    B	L_Lcd_Out12
;__Lib_Lcd.c, 225 :: 		
L_Lcd_Out16:
; row start address is: 0 (R0)
0x06AE	0x20D4    MOVS	R0, #212
; row end address is: 0 (R0)
0x06B0	0xE00A    B	L_Lcd_Out12
;__Lib_Lcd.c, 226 :: 		
L_Lcd_Out17:
; row start address is: 0 (R0)
0x06B2	0x2080    MOVS	R0, #128
;__Lib_Lcd.c, 227 :: 		
0x06B4	0xE008    B	L_Lcd_Out12
L_Lcd_Out11:
0x06B6	0x2801    CMP	R0, #1
0x06B8	0xD0F3    BEQ	L_Lcd_Out13
0x06BA	0x2802    CMP	R0, #2
0x06BC	0xD0F3    BEQ	L_Lcd_Out14
0x06BE	0x2803    CMP	R0, #3
0x06C0	0xD0F3    BEQ	L_Lcd_Out15
0x06C2	0x2804    CMP	R0, #4
0x06C4	0xD0F3    BEQ	L_Lcd_Out16
; row end address is: 0 (R0)
0x06C6	0xE7F4    B	L_Lcd_Out17
L_Lcd_Out12:
;__Lib_Lcd.c, 228 :: 		
; row start address is: 0 (R0)
0x06C8	0x1E4B    SUBS	R3, R1, #1
0x06CA	0xB21B    SXTH	R3, R3
; column end address is: 4 (R1)
0x06CC	0x18C3    ADDS	R3, R0, R3
; row end address is: 0 (R0)
;__Lib_Lcd.c, 230 :: 		
0x06CE	0xB2D8    UXTB	R0, R3
0x06D0	0xF7FFFE6E  BL	_Lcd_Cmd+0
;__Lib_Lcd.c, 231 :: 		
0x06D4	0x2400    MOVS	R4, #0
0x06D6	0xB264    SXTB	R4, R4
0x06D8	0x4B0B    LDR	R3, [PC, #44]
0x06DA	0x601C    STR	R4, [R3, #0]
;__Lib_Lcd.c, 232 :: 		
; i start address is: 0 (R0)
0x06DC	0x2000    MOVS	R0, #0
; text end address is: 20 (R5)
; i end address is: 0 (R0)
0x06DE	0x462C    MOV	R4, R5
0x06E0	0xB2C5    UXTB	R5, R0
;__Lib_Lcd.c, 233 :: 		
L_Lcd_Out18:
; i start address is: 20 (R5)
; text start address is: 16 (R4)
0x06E2	0x1963    ADDS	R3, R4, R5
0x06E4	0x781B    LDRB	R3, [R3, #0]
0x06E6	0xB13B    CBZ	R3, L_Lcd_Out19
;__Lib_Lcd.c, 234 :: 		
0x06E8	0x1963    ADDS	R3, R4, R5
0x06EA	0x781B    LDRB	R3, [R3, #0]
0x06EC	0xB2D8    UXTB	R0, R3
0x06EE	0xF7FFFE31  BL	_Lcd_Chr_CP+0
0x06F2	0x1C6D    ADDS	R5, R5, #1
0x06F4	0xB2ED    UXTB	R5, R5
; text end address is: 16 (R4)
; i end address is: 20 (R5)
0x06F6	0xE7F4    B	L_Lcd_Out18
L_Lcd_Out19:
;__Lib_Lcd.c, 235 :: 		
0x06F8	0x2401    MOVS	R4, #1
0x06FA	0xB264    SXTB	R4, R4
0x06FC	0x4B02    LDR	R3, [PC, #8]
0x06FE	0x601C    STR	R4, [R3, #0]
;__Lib_Lcd.c, 236 :: 		
L_end_Lcd_Out:
0x0700	0xF8DDE000  LDR	LR, [SP, #0]
0x0704	0xB001    ADD	SP, SP, #4
0x0706	0x4770    BX	LR
0x0708	0xA5C02200  	__Lib_Lcd_cmd_status+0
; end of _Lcd_Out
_Lcd_Cmd:
;__Lib_Lcd.c, 11 :: 		
; out_char start address is: 0 (R0)
0x03B0	0xB088    SUB	SP, SP, #32
0x03B2	0xF8CDE000  STR	LR, [SP, #0]
; out_char end address is: 0 (R0)
; out_char start address is: 0 (R0)
;__Lib_Lcd.c, 13 :: 		
0x03B6	0xF3C012C0  UBFX	R2, R0, #7, #1
0x03BA	0x4929    LDR	R1, [PC, #164]
0x03BC	0x9107    STR	R1, [SP, #28]
0x03BE	0x600A    STR	R2, [R1, #0]
;__Lib_Lcd.c, 14 :: 		
0x03C0	0xF3C01280  UBFX	R2, R0, #6, #1
0x03C4	0x4927    LDR	R1, [PC, #156]
0x03C6	0x9106    STR	R1, [SP, #24]
0x03C8	0x600A    STR	R2, [R1, #0]
;__Lib_Lcd.c, 15 :: 		
0x03CA	0xF3C01240  UBFX	R2, R0, #5, #1
0x03CE	0x4926    LDR	R1, [PC, #152]
0x03D0	0x9105    STR	R1, [SP, #20]
0x03D2	0x600A    STR	R2, [R1, #0]
;__Lib_Lcd.c, 16 :: 		
0x03D4	0xF3C01200  UBFX	R2, R0, #4, #1
0x03D8	0x4924    LDR	R1, [PC, #144]
0x03DA	0x9104    STR	R1, [SP, #16]
0x03DC	0x600A    STR	R2, [R1, #0]
;__Lib_Lcd.c, 18 :: 		
0x03DE	0x4A24    LDR	R2, [PC, #144]
0x03E0	0x9203    STR	R2, [SP, #12]
0x03E2	0x6811    LDR	R1, [R2, #0]
0x03E4	0xF0810201  EOR	R2, R1, #1
0x03E8	0x4922    LDR	R1, [PC, #136]
0x03EA	0x9102    STR	R1, [SP, #8]
0x03EC	0x600A    STR	R2, [R1, #0]
;__Lib_Lcd.c, 21 :: 		
0x03EE	0x2201    MOVS	R2, #1
0x03F0	0xB252    SXTB	R2, R2
0x03F2	0x4921    LDR	R1, [PC, #132]
0x03F4	0x9101    STR	R1, [SP, #4]
0x03F6	0x600A    STR	R2, [R1, #0]
;__Lib_Lcd.c, 22 :: 		
0x03F8	0xF7FFFF6A  BL	_Delay_1us+0
;__Lib_Lcd.c, 23 :: 		
0x03FC	0x2200    MOVS	R2, #0
0x03FE	0xB252    SXTB	R2, R2
0x0400	0x491D    LDR	R1, [PC, #116]
0x0402	0x600A    STR	R2, [R1, #0]
;__Lib_Lcd.c, 26 :: 		
0x0404	0xF3C002C0  UBFX	R2, R0, #3, #1
0x0408	0x9907    LDR	R1, [SP, #28]
0x040A	0x600A    STR	R2, [R1, #0]
;__Lib_Lcd.c, 27 :: 		
0x040C	0xF3C00280  UBFX	R2, R0, #2, #1
0x0410	0x9906    LDR	R1, [SP, #24]
0x0412	0x600A    STR	R2, [R1, #0]
;__Lib_Lcd.c, 28 :: 		
0x0414	0xF3C00240  UBFX	R2, R0, #1, #1
0x0418	0x9905    LDR	R1, [SP, #20]
0x041A	0x600A    STR	R2, [R1, #0]
;__Lib_Lcd.c, 29 :: 		
0x041C	0xF3C00200  UBFX	R2, R0, #0, #1
; out_char end address is: 0 (R0)
0x0420	0x9904    LDR	R1, [SP, #16]
0x0422	0x600A    STR	R2, [R1, #0]
;__Lib_Lcd.c, 31 :: 		
0x0424	0x9903    LDR	R1, [SP, #12]
0x0426	0x460A    MOV	R2, R1
0x0428	0x6811    LDR	R1, [R2, #0]
0x042A	0xF0810201  EOR	R2, R1, #1
0x042E	0x9902    LDR	R1, [SP, #8]
0x0430	0x600A    STR	R2, [R1, #0]
;__Lib_Lcd.c, 33 :: 		
0x0432	0x2201    MOVS	R2, #1
0x0434	0xB252    SXTB	R2, R2
0x0436	0x9901    LDR	R1, [SP, #4]
0x0438	0x600A    STR	R2, [R1, #0]
;__Lib_Lcd.c, 34 :: 		
0x043A	0xF7FFFF49  BL	_Delay_1us+0
;__Lib_Lcd.c, 35 :: 		
0x043E	0x2200    MOVS	R2, #0
0x0440	0xB252    SXTB	R2, R2
0x0442	0x490D    LDR	R1, [PC, #52]
0x0444	0x600A    STR	R2, [R1, #0]
;__Lib_Lcd.c, 37 :: 		
0x0446	0x9903    LDR	R1, [SP, #12]
0x0448	0x460A    MOV	R2, R1
0x044A	0x6811    LDR	R1, [R2, #0]
0x044C	0xB111    CBZ	R1, L_Lcd_Cmd0
;__Lib_Lcd.c, 38 :: 		
0x044E	0xF7FFFF4F  BL	_Delay_5500us+0
0x0452	0xE001    B	L_Lcd_Cmd1
L_Lcd_Cmd0:
;__Lib_Lcd.c, 40 :: 		
0x0454	0xF7FFFF18  BL	_Delay_50us+0
L_Lcd_Cmd1:
;__Lib_Lcd.c, 41 :: 		
L_end_Lcd_Cmd:
0x0458	0xF8DDE000  LDR	LR, [SP, #0]
0x045C	0xB008    ADD	SP, SP, #32
0x045E	0x4770    BX	LR
0x0460	0x829C4241  	LCD_D7+0
0x0464	0x82984241  	LCD_D6+0
0x0468	0x82944241  	LCD_D5+0
0x046C	0x82904241  	LCD_D4+0
0x0470	0xA5C02200  	__Lib_Lcd_cmd_status+0
0x0474	0x82884241  	LCD_RS+0
0x0478	0x828C4241  	LCD_EN+0
; end of _Lcd_Cmd
_Delay_1us:
;__Lib_Delays.c, 13 :: 		void Delay_1us() {
;__Lib_Delays.c, 14 :: 		Delay_us(1);
0x02D0	0xF2400706  MOVW	R7, #6
0x02D4	0xF2C00700  MOVT	R7, #0
L_Delay_1us0:
0x02D8	0x1E7F    SUBS	R7, R7, #1
0x02DA	0xD1FD    BNE	L_Delay_1us0
0x02DC	0xBF00    NOP
0x02DE	0xBF00    NOP
0x02E0	0xBF00    NOP
0x02E2	0xBF00    NOP
0x02E4	0xBF00    NOP
0x02E6	0xBF00    NOP
;__Lib_Delays.c, 15 :: 		}
L_end_Delay_1us:
0x02E8	0x4770    BX	LR
; end of _Delay_1us
_Delay_5500us:
;__Lib_Delays.c, 37 :: 		void Delay_5500us() {
;__Lib_Delays.c, 38 :: 		Delay_us(5500);
0x02F0	0xF24B3707  MOVW	R7, #45831
0x02F4	0xF2C00700  MOVT	R7, #0
L_Delay_5500us12:
0x02F8	0x1E7F    SUBS	R7, R7, #1
0x02FA	0xD1FD    BNE	L_Delay_5500us12
0x02FC	0xBF00    NOP
0x02FE	0xBF00    NOP
0x0300	0xBF00    NOP
0x0302	0xBF00    NOP
0x0304	0xBF00    NOP
0x0306	0xBF00    NOP
;__Lib_Delays.c, 39 :: 		}
L_end_Delay_5500us:
0x0308	0x4770    BX	LR
; end of _Delay_5500us
_Delay_50us:
;__Lib_Delays.c, 25 :: 		void Delay_50us() {
;__Lib_Delays.c, 26 :: 		Delay_us(50);
0x0288	0xF240179F  MOVW	R7, #415
0x028C	0xF2C00700  MOVT	R7, #0
L_Delay_50us6:
0x0290	0x1E7F    SUBS	R7, R7, #1
0x0292	0xD1FD    BNE	L_Delay_50us6
0x0294	0xBF00    NOP
0x0296	0xBF00    NOP
0x0298	0xBF00    NOP
0x029A	0xBF00    NOP
;__Lib_Delays.c, 27 :: 		}
L_end_Delay_50us:
0x029C	0x4770    BX	LR
; end of _Delay_50us
_Lcd_Chr_CP:
;__Lib_Lcd.c, 43 :: 		
; out_char start address is: 0 (R0)
0x0354	0xB081    SUB	SP, SP, #4
0x0356	0xF8CDE000  STR	LR, [SP, #0]
; out_char end address is: 0 (R0)
; out_char start address is: 0 (R0)
;__Lib_Lcd.c, 45 :: 		
0x035A	0x2200    MOVS	R2, #0
0x035C	0xB252    SXTB	R2, R2
0x035E	0x4906    LDR	R1, [PC, #24]
0x0360	0x600A    STR	R2, [R1, #0]
;__Lib_Lcd.c, 46 :: 		
; out_char end address is: 0 (R0)
0x0362	0xF000F825  BL	_Lcd_Cmd+0
;__Lib_Lcd.c, 47 :: 		
0x0366	0x2201    MOVS	R2, #1
0x0368	0xB252    SXTB	R2, R2
0x036A	0x4903    LDR	R1, [PC, #12]
0x036C	0x600A    STR	R2, [R1, #0]
;__Lib_Lcd.c, 48 :: 		
L_end_Lcd_Chr_CP:
0x036E	0xF8DDE000  LDR	LR, [SP, #0]
0x0372	0xB001    ADD	SP, SP, #4
0x0374	0x4770    BX	LR
0x0376	0xBF00    NOP
0x0378	0xA5C02200  	__Lib_Lcd_cmd_status+0
; end of _Lcd_Chr_CP
_ADC1_Read:
;__Lib_ADC_123_32F20x_16ch.c, 246 :: 		
; channel start address is: 0 (R0)
0x0FA8	0xB081    SUB	SP, SP, #4
0x0FAA	0xF8CDE000  STR	LR, [SP, #0]
0x0FAE	0xFA1FFC80  UXTH	R12, R0
; channel end address is: 0 (R0)
; channel start address is: 48 (R12)
;__Lib_ADC_123_32F20x_16ch.c, 250 :: 		
0x0FB2	0x2101    MOVS	R1, #1
0x0FB4	0xB209    SXTH	R1, R1
0x0FB6	0xFA01F10C  LSL	R1, R1, R12
;__Lib_ADC_123_32F20x_16ch.c, 251 :: 		
0x0FBA	0xB288    UXTH	R0, R1
0x0FBC	0xF7FFFF3A  BL	_ADC_Set_Input_Channel+0
;__Lib_ADC_123_32F20x_16ch.c, 252 :: 		
0x0FC0	0xF000F80E  BL	_ADC1_Init+0
;__Lib_ADC_123_32F20x_16ch.c, 253 :: 		
0x0FC4	0xFA1FF08C  UXTH	R0, R12
; channel end address is: 48 (R12)
0x0FC8	0xF7FFFAEC  BL	_ADC1_Get_Sample+0
;__Lib_ADC_123_32F20x_16ch.c, 255 :: 		
0x0FCC	0x2201    MOVS	R2, #1
0x0FCE	0xB252    SXTB	R2, R2
0x0FD0	0x4902    LDR	R1, [PC, #8]
0x0FD2	0x600A    STR	R2, [R1, #0]
;__Lib_ADC_123_32F20x_16ch.c, 256 :: 		
;__Lib_ADC_123_32F20x_16ch.c, 257 :: 		
L_end_ADC1_Read:
0x0FD4	0xF8DDE000  LDR	LR, [SP, #0]
0x0FD8	0xB001    ADD	SP, SP, #4
0x0FDA	0x4770    BX	LR
0x0FDC	0x01004224  	ADC1_CR2bits+0
; end of _ADC1_Read
_ADC1_Get_Sample:
;__Lib_ADC_123_32F20x_16ch.c, 180 :: 		
; channel start address is: 0 (R0)
0x05A4	0xB081    SUB	SP, SP, #4
0x05A6	0xF8CDE000  STR	LR, [SP, #0]
; channel end address is: 0 (R0)
; channel start address is: 0 (R0)
;__Lib_ADC_123_32F20x_16ch.c, 181 :: 		
0x05AA	0xB281    UXTH	R1, R0
; channel end address is: 0 (R0)
0x05AC	0x4803    LDR	R0, [PC, #12]
0x05AE	0xF7FFFFA7  BL	__Lib_ADC_123_32F20x_16ch_ADCx_Get_Sample+0
;__Lib_ADC_123_32F20x_16ch.c, 188 :: 		
L_end_ADC1_Get_Sample:
0x05B2	0xF8DDE000  LDR	LR, [SP, #0]
0x05B6	0xB001    ADD	SP, SP, #4
0x05B8	0x4770    BX	LR
0x05BA	0xBF00    NOP
0x05BC	0x20004001  	ADC1_SR+0
; end of _ADC1_Get_Sample
__Lib_ADC_123_32F20x_16ch_ADCx_Get_Sample:
;__Lib_ADC_123_32F20x_16ch.c, 167 :: 		
; channel start address is: 4 (R1)
; base start address is: 0 (R0)
0x0500	0xB081    SUB	SP, SP, #4
0x0502	0xF8CDE000  STR	LR, [SP, #0]
; channel end address is: 4 (R1)
; base end address is: 0 (R0)
; base start address is: 0 (R0)
; channel start address is: 4 (R1)
;__Lib_ADC_123_32F20x_16ch.c, 168 :: 		
0x0506	0xF2000434  ADDW	R4, R0, #52
0x050A	0x090A    LSRS	R2, R1, #4
0x050C	0xB292    UXTH	R2, R2
0x050E	0xB293    UXTH	R3, R2
0x0510	0x6822    LDR	R2, [R4, #0]
0x0512	0xF3631204  BFI	R2, R3, #4, #1
0x0516	0x6022    STR	R2, [R4, #0]
;__Lib_ADC_123_32F20x_16ch.c, 169 :: 		
0x0518	0xF2000434  ADDW	R4, R0, #52
0x051C	0x08CA    LSRS	R2, R1, #3
0x051E	0xB292    UXTH	R2, R2
0x0520	0xB293    UXTH	R3, R2
0x0522	0x6822    LDR	R2, [R4, #0]
0x0524	0xF36302C3  BFI	R2, R3, #3, #1
0x0528	0x6022    STR	R2, [R4, #0]
;__Lib_ADC_123_32F20x_16ch.c, 170 :: 		
0x052A	0xF2000434  ADDW	R4, R0, #52
0x052E	0x088A    LSRS	R2, R1, #2
0x0530	0xB292    UXTH	R2, R2
0x0532	0xB293    UXTH	R3, R2
0x0534	0x6822    LDR	R2, [R4, #0]
0x0536	0xF3630282  BFI	R2, R3, #2, #1
0x053A	0x6022    STR	R2, [R4, #0]
;__Lib_ADC_123_32F20x_16ch.c, 171 :: 		
0x053C	0xF2000434  ADDW	R4, R0, #52
0x0540	0x084A    LSRS	R2, R1, #1
0x0542	0xB292    UXTH	R2, R2
0x0544	0xB293    UXTH	R3, R2
0x0546	0x6822    LDR	R2, [R4, #0]
0x0548	0xF3630241  BFI	R2, R3, #1, #1
0x054C	0x6022    STR	R2, [R4, #0]
;__Lib_ADC_123_32F20x_16ch.c, 172 :: 		
0x054E	0xF2000434  ADDW	R4, R0, #52
0x0552	0xB28B    UXTH	R3, R1
; channel end address is: 4 (R1)
0x0554	0x6822    LDR	R2, [R4, #0]
0x0556	0xF3630200  BFI	R2, R3, #0, #1
0x055A	0x6022    STR	R2, [R4, #0]
;__Lib_ADC_123_32F20x_16ch.c, 173 :: 		
0x055C	0xF2000408  ADDW	R4, R0, #8
0x0560	0x2301    MOVS	R3, #1
0x0562	0x6822    LDR	R2, [R4, #0]
0x0564	0xF363729E  BFI	R2, R3, #30, #1
0x0568	0x6022    STR	R2, [R4, #0]
;__Lib_ADC_123_32F20x_16ch.c, 174 :: 		
0x056A	0xF7FFFEB1  BL	_Delay_1us+0
; base end address is: 0 (R0)
;__Lib_ADC_123_32F20x_16ch.c, 175 :: 		
L___Lib_ADC_123_32F20x_16ch_ADCx_Get_Sample22:
; base start address is: 0 (R0)
0x056E	0x6803    LDR	R3, [R0, #0]
0x0570	0xF3C30240  UBFX	R2, R3, #1, #1
0x0574	0xB902    CBNZ	R2, L___Lib_ADC_123_32F20x_16ch_ADCx_Get_Sample23
0x0576	0xE7FA    B	L___Lib_ADC_123_32F20x_16ch_ADCx_Get_Sample22
L___Lib_ADC_123_32F20x_16ch_ADCx_Get_Sample23:
;__Lib_ADC_123_32F20x_16ch.c, 176 :: 		
0x0578	0xF200024C  ADDW	R2, R0, #76
; base end address is: 0 (R0)
0x057C	0x6812    LDR	R2, [R2, #0]
0x057E	0xB290    UXTH	R0, R2
;__Lib_ADC_123_32F20x_16ch.c, 177 :: 		
L_end_ADCx_Get_Sample:
0x0580	0xF8DDE000  LDR	LR, [SP, #0]
0x0584	0xB001    ADD	SP, SP, #4
0x0586	0x4770    BX	LR
; end of __Lib_ADC_123_32F20x_16ch_ADCx_Get_Sample
_IntToStr:
;__Lib_Conversions.c, 211 :: 		
; output start address is: 4 (R1)
; input start address is: 0 (R0)
0x1148	0xB081    SUB	SP, SP, #4
0x114A	0xF8CDE000  STR	LR, [SP, #0]
0x114E	0x460E    MOV	R6, R1
; output end address is: 4 (R1)
; input end address is: 0 (R0)
; input start address is: 0 (R0)
; output start address is: 24 (R6)
;__Lib_Conversions.c, 217 :: 		
; negative start address is: 4 (R1)
0x1150	0x2100    MOVS	R1, #0
;__Lib_Conversions.c, 218 :: 		
; inword start address is: 12 (R3)
0x1152	0xB283    UXTH	R3, R0
;__Lib_Conversions.c, 219 :: 		
0x1154	0x2800    CMP	R0, #0
0x1156	0xDA05    BGE	L__IntToStr165
; inword end address is: 12 (R3)
;__Lib_Conversions.c, 220 :: 		
0x1158	0x2101    MOVS	R1, #1
;__Lib_Conversions.c, 221 :: 		
0x115A	0x4240    RSBS	R0, R0, #0
0x115C	0xB280    UXTH	R0, R0
; input end address is: 0 (R0)
; inword start address is: 0 (R0)
0x115E	0xB280    UXTH	R0, R0
; negative end address is: 4 (R1)
; inword end address is: 0 (R0)
0x1160	0xB28F    UXTH	R7, R1
;__Lib_Conversions.c, 222 :: 		
0x1162	0xE001    B	L_IntToStr37
L__IntToStr165:
;__Lib_Conversions.c, 219 :: 		
0x1164	0xB298    UXTH	R0, R3
0x1166	0xB28F    UXTH	R7, R1
;__Lib_Conversions.c, 222 :: 		
L_IntToStr37:
;__Lib_Conversions.c, 223 :: 		
; inword start address is: 0 (R0)
; negative start address is: 28 (R7)
0x1168	0x4631    MOV	R1, R6
; inword end address is: 0 (R0)
0x116A	0xF7FFFA43  BL	_WordToStr+0
;__Lib_Conversions.c, 225 :: 		
; i start address is: 4 (R1)
0x116E	0x2106    MOVS	R1, #6
; output end address is: 24 (R6)
; negative end address is: 28 (R7)
; i end address is: 4 (R1)
0x1170	0x4634    MOV	R4, R6
0x1172	0xB2B8    UXTH	R0, R7
;__Lib_Conversions.c, 226 :: 		
L_IntToStr38:
; i start address is: 4 (R1)
; negative start address is: 0 (R0)
; output start address is: 16 (R4)
0x1174	0x2900    CMP	R1, #0
0x1176	0xD908    BLS	L_IntToStr39
;__Lib_Conversions.c, 227 :: 		
0x1178	0x1863    ADDS	R3, R4, R1
0x117A	0x1E4A    SUBS	R2, R1, #1
0x117C	0xB292    UXTH	R2, R2
0x117E	0x18A2    ADDS	R2, R4, R2
0x1180	0x7812    LDRB	R2, [R2, #0]
0x1182	0x701A    STRB	R2, [R3, #0]
;__Lib_Conversions.c, 228 :: 		
0x1184	0x1E49    SUBS	R1, R1, #1
0x1186	0xB289    UXTH	R1, R1
;__Lib_Conversions.c, 229 :: 		
; i end address is: 4 (R1)
0x1188	0xE7F4    B	L_IntToStr38
L_IntToStr39:
;__Lib_Conversions.c, 230 :: 		
0x118A	0x2220    MOVS	R2, #32
0x118C	0x7022    STRB	R2, [R4, #0]
;__Lib_Conversions.c, 231 :: 		
0x118E	0xB170    CBZ	R0, L_IntToStr40
; negative end address is: 0 (R0)
;__Lib_Conversions.c, 232 :: 		
; i start address is: 0 (R0)
0x1190	0x2000    MOVS	R0, #0
; output end address is: 16 (R4)
; i end address is: 0 (R0)
0x1192	0xB281    UXTH	R1, R0
0x1194	0x4620    MOV	R0, R4
;__Lib_Conversions.c, 233 :: 		
L_IntToStr41:
; i start address is: 4 (R1)
; output start address is: 0 (R0)
0x1196	0x1842    ADDS	R2, R0, R1
0x1198	0x7812    LDRB	R2, [R2, #0]
0x119A	0x2A20    CMP	R2, #32
0x119C	0xD102    BNE	L_IntToStr42
0x119E	0x1C49    ADDS	R1, R1, #1
0x11A0	0xB289    UXTH	R1, R1
0x11A2	0xE7F8    B	L_IntToStr41
L_IntToStr42:
;__Lib_Conversions.c, 234 :: 		
0x11A4	0x1E4A    SUBS	R2, R1, #1
0x11A6	0xB292    UXTH	R2, R2
; i end address is: 4 (R1)
;__Lib_Conversions.c, 235 :: 		
0x11A8	0x1883    ADDS	R3, R0, R2
; output end address is: 0 (R0)
0x11AA	0x222D    MOVS	R2, #45
0x11AC	0x701A    STRB	R2, [R3, #0]
L_IntToStr40:
;__Lib_Conversions.c, 236 :: 		
L_end_IntToStr:
0x11AE	0xF8DDE000  LDR	LR, [SP, #0]
0x11B2	0xB001    ADD	SP, SP, #4
0x11B4	0x4770    BX	LR
; end of _IntToStr
_WordToStr:
;__Lib_Conversions.c, 114 :: 		
; output start address is: 4 (R1)
; input start address is: 0 (R0)
0x05F4	0xB081    SUB	SP, SP, #4
0x05F6	0x460A    MOV	R2, R1
0x05F8	0xB281    UXTH	R1, R0
; output end address is: 4 (R1)
; input end address is: 0 (R0)
; input start address is: 4 (R1)
; output start address is: 8 (R2)
;__Lib_Conversions.c, 119 :: 		
; len start address is: 0 (R0)
0x05FA	0x2000    MOVS	R0, #0
; input end address is: 4 (R1)
; output end address is: 8 (R2)
; len end address is: 0 (R0)
0x05FC	0xB28D    UXTH	R5, R1
0x05FE	0x4611    MOV	R1, R2
L_WordToStr11:
; len start address is: 0 (R0)
; output start address is: 4 (R1)
; input start address is: 20 (R5)
0x0600	0x2805    CMP	R0, #5
0x0602	0xD205    BCS	L_WordToStr12
;__Lib_Conversions.c, 120 :: 		
0x0604	0x180B    ADDS	R3, R1, R0
0x0606	0x2220    MOVS	R2, #32
0x0608	0x701A    STRB	R2, [R3, #0]
;__Lib_Conversions.c, 119 :: 		
0x060A	0x1C40    ADDS	R0, R0, #1
0x060C	0xB2C0    UXTB	R0, R0
;__Lib_Conversions.c, 120 :: 		
0x060E	0xE7F7    B	L_WordToStr11
L_WordToStr12:
;__Lib_Conversions.c, 121 :: 		
0x0610	0x180B    ADDS	R3, R1, R0
0x0612	0x2200    MOVS	R2, #0
0x0614	0x701A    STRB	R2, [R3, #0]
0x0616	0x1E40    SUBS	R0, R0, #1
0x0618	0xB2C0    UXTB	R0, R0
; output end address is: 4 (R1)
; len end address is: 0 (R0)
;__Lib_Conversions.c, 123 :: 		
L_WordToStr14:
;__Lib_Conversions.c, 124 :: 		
; len start address is: 0 (R0)
; input start address is: 20 (R5)
; output start address is: 4 (R1)
0x061A	0x180C    ADDS	R4, R1, R0
0x061C	0x230A    MOVS	R3, #10
0x061E	0xFBB5F2F3  UDIV	R2, R5, R3
0x0622	0xFB035212  MLS	R2, R3, R2, R5
0x0626	0xB292    UXTH	R2, R2
0x0628	0x3230    ADDS	R2, #48
0x062A	0x7022    STRB	R2, [R4, #0]
;__Lib_Conversions.c, 125 :: 		
0x062C	0x220A    MOVS	R2, #10
0x062E	0xFBB5F2F2  UDIV	R2, R5, R2
0x0632	0xB292    UXTH	R2, R2
0x0634	0xB295    UXTH	R5, R2
; input end address is: 20 (R5)
;__Lib_Conversions.c, 126 :: 		
0x0636	0xB902    CBNZ	R2, L_WordToStr16
; output end address is: 4 (R1)
; input end address is: 20 (R5)
; len end address is: 0 (R0)
;__Lib_Conversions.c, 127 :: 		
0x0638	0xE002    B	L_WordToStr15
L_WordToStr16:
;__Lib_Conversions.c, 128 :: 		
; len start address is: 0 (R0)
; input start address is: 20 (R5)
; output start address is: 4 (R1)
0x063A	0x1E40    SUBS	R0, R0, #1
0x063C	0xB2C0    UXTB	R0, R0
;__Lib_Conversions.c, 129 :: 		
; output end address is: 4 (R1)
; input end address is: 20 (R5)
; len end address is: 0 (R0)
0x063E	0xE7EC    B	L_WordToStr14
L_WordToStr15:
;__Lib_Conversions.c, 130 :: 		
L_end_WordToStr:
0x0640	0xB001    ADD	SP, SP, #4
0x0642	0x4770    BX	LR
; end of _WordToStr
_Lcd_Init:
;__Lib_Lcd.c, 77 :: 		
0x15E0	0xB086    SUB	SP, SP, #24
0x15E2	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_Lcd.c, 80 :: 		
0x15E6	0xF6404014  MOVW	R0, #lo_addr(LCD_EN+0)
;__Lib_Lcd.c, 81 :: 		
0x15EA	0xF2C40002  MOVT	R0, #hi_addr(LCD_EN+0)
;__Lib_Lcd.c, 82 :: 		
0x15EE	0xF04F0101  MOV	R1, #1
;__Lib_Lcd.c, 83 :: 		
0x15F2	0xEA4F01C1  LSL	R1, R1, BitPos(LCD_EN+0)
;__Lib_Lcd.c, 85 :: 		
0x15F6	0x4A85    LDR	R2, [PC, #532]
0x15F8	0xB289    UXTH	R1, R1
0x15FA	0xF7FFFAF7  BL	_GPIO_Config+0
;__Lib_Lcd.c, 88 :: 		
0x15FE	0xF6404014  MOVW	R0, #lo_addr(LCD_RS+0)
;__Lib_Lcd.c, 89 :: 		
0x1602	0xF2C40002  MOVT	R0, #hi_addr(LCD_RS+0)
;__Lib_Lcd.c, 90 :: 		
0x1606	0xF04F0101  MOV	R1, #1
;__Lib_Lcd.c, 91 :: 		
0x160A	0xEA4F0181  LSL	R1, R1, BitPos(LCD_RS+0)
;__Lib_Lcd.c, 93 :: 		
0x160E	0x4A7F    LDR	R2, [PC, #508]
0x1610	0xB289    UXTH	R1, R1
0x1612	0xF7FFFAEB  BL	_GPIO_Config+0
;__Lib_Lcd.c, 96 :: 		
0x1616	0xF6404014  MOVW	R0, #lo_addr(LCD_D4+0)
;__Lib_Lcd.c, 97 :: 		
0x161A	0xF2C40002  MOVT	R0, #hi_addr(LCD_D4+0)
;__Lib_Lcd.c, 98 :: 		
0x161E	0xF04F0101  MOV	R1, #1
;__Lib_Lcd.c, 99 :: 		
0x1622	0xEA4F1101  LSL	R1, R1, BitPos(LCD_D4+0)
;__Lib_Lcd.c, 101 :: 		
0x1626	0x4A79    LDR	R2, [PC, #484]
0x1628	0xB289    UXTH	R1, R1
0x162A	0xF7FFFADF  BL	_GPIO_Config+0
;__Lib_Lcd.c, 104 :: 		
0x162E	0xF6404014  MOVW	R0, #lo_addr(LCD_D5+0)
;__Lib_Lcd.c, 105 :: 		
0x1632	0xF2C40002  MOVT	R0, #hi_addr(LCD_D5+0)
;__Lib_Lcd.c, 106 :: 		
0x1636	0xF04F0101  MOV	R1, #1
;__Lib_Lcd.c, 107 :: 		
0x163A	0xEA4F1141  LSL	R1, R1, BitPos(LCD_D5+0)
;__Lib_Lcd.c, 109 :: 		
0x163E	0x4A73    LDR	R2, [PC, #460]
0x1640	0xB289    UXTH	R1, R1
0x1642	0xF7FFFAD3  BL	_GPIO_Config+0
;__Lib_Lcd.c, 112 :: 		
0x1646	0xF6404014  MOVW	R0, #lo_addr(LCD_D6+0)
;__Lib_Lcd.c, 113 :: 		
0x164A	0xF2C40002  MOVT	R0, #hi_addr(LCD_D6+0)
;__Lib_Lcd.c, 114 :: 		
0x164E	0xF04F0101  MOV	R1, #1
;__Lib_Lcd.c, 115 :: 		
0x1652	0xEA4F1181  LSL	R1, R1, BitPos(LCD_D6+0)
;__Lib_Lcd.c, 117 :: 		
0x1656	0x4A6D    LDR	R2, [PC, #436]
0x1658	0xB289    UXTH	R1, R1
0x165A	0xF7FFFAC7  BL	_GPIO_Config+0
;__Lib_Lcd.c, 120 :: 		
0x165E	0xF6404014  MOVW	R0, #lo_addr(LCD_D7+0)
;__Lib_Lcd.c, 121 :: 		
0x1662	0xF2C40002  MOVT	R0, #hi_addr(LCD_D7+0)
;__Lib_Lcd.c, 122 :: 		
0x1666	0xF04F0101  MOV	R1, #1
;__Lib_Lcd.c, 123 :: 		
0x166A	0xEA4F11C1  LSL	R1, R1, BitPos(LCD_D7+0)
;__Lib_Lcd.c, 125 :: 		
0x166E	0x4A67    LDR	R2, [PC, #412]
0x1670	0xB289    UXTH	R1, R1
0x1672	0xF7FFFABB  BL	_GPIO_Config+0
;__Lib_Lcd.c, 127 :: 		
0x1676	0x2100    MOVS	R1, #0
0x1678	0xB249    SXTB	R1, R1
0x167A	0x4865    LDR	R0, [PC, #404]
0x167C	0x9005    STR	R0, [SP, #20]
0x167E	0x6001    STR	R1, [R0, #0]
;__Lib_Lcd.c, 128 :: 		
0x1680	0x4864    LDR	R0, [PC, #400]
0x1682	0x6001    STR	R1, [R0, #0]
;__Lib_Lcd.c, 129 :: 		
0x1684	0x4864    LDR	R0, [PC, #400]
0x1686	0x9004    STR	R0, [SP, #16]
0x1688	0x6001    STR	R1, [R0, #0]
;__Lib_Lcd.c, 130 :: 		
0x168A	0x4864    LDR	R0, [PC, #400]
0x168C	0x9003    STR	R0, [SP, #12]
0x168E	0x6001    STR	R1, [R0, #0]
;__Lib_Lcd.c, 131 :: 		
0x1690	0x4863    LDR	R0, [PC, #396]
0x1692	0x9002    STR	R0, [SP, #8]
0x1694	0x6001    STR	R1, [R0, #0]
;__Lib_Lcd.c, 132 :: 		
0x1696	0x4863    LDR	R0, [PC, #396]
0x1698	0x9001    STR	R0, [SP, #4]
0x169A	0x6001    STR	R1, [R0, #0]
;__Lib_Lcd.c, 134 :: 		
0x169C	0xF7FEFE28  BL	_Delay_5500us+0
;__Lib_Lcd.c, 135 :: 		
0x16A0	0xF7FEFE26  BL	_Delay_5500us+0
;__Lib_Lcd.c, 136 :: 		
0x16A4	0xF7FEFE24  BL	_Delay_5500us+0
;__Lib_Lcd.c, 139 :: 		
0x16A8	0x2101    MOVS	R1, #1
0x16AA	0xB249    SXTB	R1, R1
0x16AC	0x485C    LDR	R0, [PC, #368]
0x16AE	0x6001    STR	R1, [R0, #0]
;__Lib_Lcd.c, 140 :: 		
0x16B0	0x9801    LDR	R0, [SP, #4]
0x16B2	0x6001    STR	R1, [R0, #0]
;__Lib_Lcd.c, 141 :: 		
0x16B4	0x9805    LDR	R0, [SP, #20]
0x16B6	0x6001    STR	R1, [R0, #0]
;__Lib_Lcd.c, 142 :: 		
0x16B8	0xF7FEFE0A  BL	_Delay_1us+0
;__Lib_Lcd.c, 143 :: 		
0x16BC	0x2100    MOVS	R1, #0
0x16BE	0xB249    SXTB	R1, R1
0x16C0	0x4853    LDR	R0, [PC, #332]
0x16C2	0x6001    STR	R1, [R0, #0]
;__Lib_Lcd.c, 144 :: 		
0x16C4	0xF7FEFE14  BL	_Delay_5500us+0
;__Lib_Lcd.c, 146 :: 		
0x16C8	0x2101    MOVS	R1, #1
0x16CA	0xB249    SXTB	R1, R1
0x16CC	0x4850    LDR	R0, [PC, #320]
0x16CE	0x6001    STR	R1, [R0, #0]
;__Lib_Lcd.c, 147 :: 		
0x16D0	0xF7FEFDFE  BL	_Delay_1us+0
;__Lib_Lcd.c, 148 :: 		
0x16D4	0x2100    MOVS	R1, #0
0x16D6	0xB249    SXTB	R1, R1
0x16D8	0x484D    LDR	R0, [PC, #308]
0x16DA	0x6001    STR	R1, [R0, #0]
;__Lib_Lcd.c, 149 :: 		
0x16DC	0xF7FEFE08  BL	_Delay_5500us+0
;__Lib_Lcd.c, 151 :: 		
0x16E0	0x2101    MOVS	R1, #1
0x16E2	0xB249    SXTB	R1, R1
0x16E4	0x484A    LDR	R0, [PC, #296]
0x16E6	0x6001    STR	R1, [R0, #0]
;__Lib_Lcd.c, 152 :: 		
0x16E8	0xF7FEFDF2  BL	_Delay_1us+0
;__Lib_Lcd.c, 153 :: 		
0x16EC	0x2100    MOVS	R1, #0
0x16EE	0xB249    SXTB	R1, R1
0x16F0	0x4847    LDR	R0, [PC, #284]
0x16F2	0x6001    STR	R1, [R0, #0]
;__Lib_Lcd.c, 154 :: 		
0x16F4	0xF7FEFDFC  BL	_Delay_5500us+0
;__Lib_Lcd.c, 157 :: 		
0x16F8	0x2100    MOVS	R1, #0
0x16FA	0xB249    SXTB	R1, R1
0x16FC	0x4849    LDR	R0, [PC, #292]
0x16FE	0x6001    STR	R1, [R0, #0]
;__Lib_Lcd.c, 158 :: 		
0x1700	0x2101    MOVS	R1, #1
0x1702	0xB249    SXTB	R1, R1
0x1704	0x9805    LDR	R0, [SP, #20]
0x1706	0x6001    STR	R1, [R0, #0]
;__Lib_Lcd.c, 159 :: 		
0x1708	0xF7FEFDE2  BL	_Delay_1us+0
;__Lib_Lcd.c, 160 :: 		
0x170C	0x2100    MOVS	R1, #0
0x170E	0xB249    SXTB	R1, R1
0x1710	0x483F    LDR	R0, [PC, #252]
0x1712	0x6001    STR	R1, [R0, #0]
;__Lib_Lcd.c, 161 :: 		
0x1714	0xF7FEFDEC  BL	_Delay_5500us+0
;__Lib_Lcd.c, 164 :: 		
0x1718	0x2101    MOVS	R1, #1
0x171A	0xB249    SXTB	R1, R1
0x171C	0x483C    LDR	R0, [PC, #240]
0x171E	0x6001    STR	R1, [R0, #0]
;__Lib_Lcd.c, 165 :: 		
0x1720	0xF7FEFDD6  BL	_Delay_1us+0
;__Lib_Lcd.c, 166 :: 		
0x1724	0x2100    MOVS	R1, #0
0x1726	0xB249    SXTB	R1, R1
0x1728	0x4839    LDR	R0, [PC, #228]
0x172A	0x6001    STR	R1, [R0, #0]
;__Lib_Lcd.c, 168 :: 		
0x172C	0x9802    LDR	R0, [SP, #8]
0x172E	0x6001    STR	R1, [R0, #0]
;__Lib_Lcd.c, 169 :: 		
0x1730	0x2101    MOVS	R1, #1
0x1732	0xB249    SXTB	R1, R1
0x1734	0x9804    LDR	R0, [SP, #16]
0x1736	0x6001    STR	R1, [R0, #0]
;__Lib_Lcd.c, 170 :: 		
0x1738	0x9805    LDR	R0, [SP, #20]
0x173A	0x6001    STR	R1, [R0, #0]
;__Lib_Lcd.c, 171 :: 		
0x173C	0xF7FEFDC8  BL	_Delay_1us+0
;__Lib_Lcd.c, 172 :: 		
0x1740	0x2100    MOVS	R1, #0
0x1742	0xB249    SXTB	R1, R1
0x1744	0x4832    LDR	R0, [PC, #200]
0x1746	0x6001    STR	R1, [R0, #0]
;__Lib_Lcd.c, 173 :: 		
0x1748	0xF7FEFDD2  BL	_Delay_5500us+0
;__Lib_Lcd.c, 176 :: 		
0x174C	0x2100    MOVS	R1, #0
0x174E	0xB249    SXTB	R1, R1
0x1750	0x4831    LDR	R0, [PC, #196]
0x1752	0x6001    STR	R1, [R0, #0]
;__Lib_Lcd.c, 177 :: 		
0x1754	0x2101    MOVS	R1, #1
0x1756	0xB249    SXTB	R1, R1
0x1758	0x9801    LDR	R0, [SP, #4]
0x175A	0x6001    STR	R1, [R0, #0]
;__Lib_Lcd.c, 178 :: 		
0x175C	0x9805    LDR	R0, [SP, #20]
0x175E	0x6001    STR	R1, [R0, #0]
;__Lib_Lcd.c, 179 :: 		
0x1760	0xF7FEFDB6  BL	_Delay_1us+0
;__Lib_Lcd.c, 180 :: 		
0x1764	0x2100    MOVS	R1, #0
0x1766	0xB249    SXTB	R1, R1
0x1768	0x4829    LDR	R0, [PC, #164]
0x176A	0x6001    STR	R1, [R0, #0]
;__Lib_Lcd.c, 182 :: 		
0x176C	0x9801    LDR	R0, [SP, #4]
0x176E	0x6001    STR	R1, [R0, #0]
;__Lib_Lcd.c, 183 :: 		
0x1770	0x2101    MOVS	R1, #1
0x1772	0xB249    SXTB	R1, R1
0x1774	0x9805    LDR	R0, [SP, #20]
0x1776	0x6001    STR	R1, [R0, #0]
;__Lib_Lcd.c, 184 :: 		
0x1778	0xF7FEFDAA  BL	_Delay_1us+0
;__Lib_Lcd.c, 185 :: 		
0x177C	0x2100    MOVS	R1, #0
0x177E	0xB249    SXTB	R1, R1
0x1780	0x4823    LDR	R0, [PC, #140]
0x1782	0x6001    STR	R1, [R0, #0]
;__Lib_Lcd.c, 186 :: 		
0x1784	0xF7FEFDB4  BL	_Delay_5500us+0
;__Lib_Lcd.c, 189 :: 		
0x1788	0x2101    MOVS	R1, #1
0x178A	0xB249    SXTB	R1, R1
0x178C	0x4820    LDR	R0, [PC, #128]
0x178E	0x6001    STR	R1, [R0, #0]
;__Lib_Lcd.c, 190 :: 		
0x1790	0xF7FEFD9E  BL	_Delay_1us+0
;__Lib_Lcd.c, 191 :: 		
0x1794	0x2100    MOVS	R1, #0
0x1796	0xB249    SXTB	R1, R1
0x1798	0x481D    LDR	R0, [PC, #116]
0x179A	0x6001    STR	R1, [R0, #0]
;__Lib_Lcd.c, 193 :: 		
0x179C	0x2101    MOVS	R1, #1
0x179E	0xB249    SXTB	R1, R1
0x17A0	0x9801    LDR	R0, [SP, #4]
0x17A2	0x6001    STR	R1, [R0, #0]
;__Lib_Lcd.c, 194 :: 		
0x17A4	0x9805    LDR	R0, [SP, #20]
0x17A6	0x6001    STR	R1, [R0, #0]
;__Lib_Lcd.c, 195 :: 		
0x17A8	0xF7FEFD92  BL	_Delay_1us+0
;__Lib_Lcd.c, 196 :: 		
0x17AC	0x2100    MOVS	R1, #0
0x17AE	0xB249    SXTB	R1, R1
0x17B0	0x4817    LDR	R0, [PC, #92]
0x17B2	0x6001    STR	R1, [R0, #0]
;__Lib_Lcd.c, 197 :: 		
0x17B4	0xF7FEFD9C  BL	_Delay_5500us+0
;__Lib_Lcd.c, 200 :: 		
0x17B8	0x2100    MOVS	R1, #0
0x17BA	0xB249    SXTB	R1, R1
0x17BC	0x4819    LDR	R0, [PC, #100]
0x17BE	0x6001    STR	R1, [R0, #0]
;__Lib_Lcd.c, 201 :: 		
0x17C0	0x2101    MOVS	R1, #1
0x17C2	0xB249    SXTB	R1, R1
0x17C4	0x9805    LDR	R0, [SP, #20]
0x17C6	0x6001    STR	R1, [R0, #0]
;__Lib_Lcd.c, 202 :: 		
0x17C8	0xF7FEFD82  BL	_Delay_1us+0
;__Lib_Lcd.c, 203 :: 		
0x17CC	0x2100    MOVS	R1, #0
0x17CE	0xB249    SXTB	R1, R1
0x17D0	0x480F    LDR	R0, [PC, #60]
0x17D2	0x6001    STR	R1, [R0, #0]
;__Lib_Lcd.c, 205 :: 		
0x17D4	0x2101    MOVS	R1, #1
0x17D6	0xB249    SXTB	R1, R1
0x17D8	0x9804    LDR	R0, [SP, #16]
0x17DA	0x6001    STR	R1, [R0, #0]
;__Lib_Lcd.c, 206 :: 		
0x17DC	0x9803    LDR	R0, [SP, #12]
0x17DE	0x6001    STR	R1, [R0, #0]
;__Lib_Lcd.c, 207 :: 		
0x17E0	0x9802    LDR	R0, [SP, #8]
0x17E2	0x6001    STR	R1, [R0, #0]
;__Lib_Lcd.c, 208 :: 		
0x17E4	0x9801    LDR	R0, [SP, #4]
0x17E6	0x6001    STR	R1, [R0, #0]
;__Lib_Lcd.c, 209 :: 		
0x17E8	0x9805    LDR	R0, [SP, #20]
0x17EA	0x6001    STR	R1, [R0, #0]
;__Lib_Lcd.c, 210 :: 		
0x17EC	0xF7FEFD70  BL	_Delay_1us+0
;__Lib_Lcd.c, 211 :: 		
0x17F0	0x2100    MOVS	R1, #0
0x17F2	0xB249    SXTB	R1, R1
0x17F4	0x4806    LDR	R0, [PC, #24]
0x17F6	0x6001    STR	R1, [R0, #0]
;__Lib_Lcd.c, 213 :: 		
0x17F8	0xF7FEFD7A  BL	_Delay_5500us+0
;__Lib_Lcd.c, 215 :: 		
0x17FC	0x2101    MOVS	R1, #1
0x17FE	0xB249    SXTB	R1, R1
0x1800	0x4809    LDR	R0, [PC, #36]
0x1802	0x6001    STR	R1, [R0, #0]
;__Lib_Lcd.c, 216 :: 		
L_end_Lcd_Init:
0x1804	0xF8DDE000  LDR	LR, [SP, #0]
0x1808	0xB006    ADD	SP, SP, #24
0x180A	0x4770    BX	LR
0x180C	0x00140008  	#524308
0x1810	0x828C4241  	LCD_EN+0
0x1814	0x82884241  	LCD_RS+0
0x1818	0x829C4241  	LCD_D7+0
0x181C	0x82984241  	LCD_D6+0
0x1820	0x82944241  	LCD_D5+0
0x1824	0x82904241  	LCD_D4+0
0x1828	0xA5C02200  	__Lib_Lcd_cmd_status+0
; end of _Lcd_Init
_chave_pa0:
;TesteEsp8266.c, 203 :: 		char chave_pa0(){
;TesteEsp8266.c, 204 :: 		saida = 0;
0x15A0	0x2100    MOVS	R1, #0
0x15A2	0x480D    LDR	R0, [PC, #52]
0x15A4	0x7001    STRB	R1, [R0, #0]
;TesteEsp8266.c, 205 :: 		if(gpioa_idr.b0 == 1){//verifica se o bit PA0 foi acionado
0x15A6	0x490D    LDR	R1, [PC, #52]
0x15A8	0x6808    LDR	R0, [R1, #0]
0x15AA	0xB190    CBZ	R0, L_chave_pa053
;TesteEsp8266.c, 206 :: 		while(gpioa_idr.b0 == 1) delay_ms(100);
L_chave_pa054:
0x15AC	0x490B    LDR	R1, [PC, #44]
0x15AE	0x6808    LDR	R0, [R1, #0]
0x15B0	0xB160    CBZ	R0, L_chave_pa055
0x15B2	0xF24B7733  MOVW	R7, #46899
0x15B6	0xF2C0070C  MOVT	R7, #12
L_chave_pa056:
0x15BA	0x1E7F    SUBS	R7, R7, #1
0x15BC	0xD1FD    BNE	L_chave_pa056
0x15BE	0xBF00    NOP
0x15C0	0xBF00    NOP
0x15C2	0xBF00    NOP
0x15C4	0xBF00    NOP
0x15C6	0xBF00    NOP
0x15C8	0xBF00    NOP
0x15CA	0xE7EF    B	L_chave_pa054
L_chave_pa055:
;TesteEsp8266.c, 207 :: 		saida = 1;
0x15CC	0x2101    MOVS	R1, #1
0x15CE	0x4802    LDR	R0, [PC, #8]
0x15D0	0x7001    STRB	R1, [R0, #0]
;TesteEsp8266.c, 208 :: 		}
L_chave_pa053:
;TesteEsp8266.c, 209 :: 		return (saida);
0x15D2	0x4801    LDR	R0, [PC, #4]
0x15D4	0x7800    LDRB	R0, [R0, #0]
;TesteEsp8266.c, 210 :: 		}
L_end_chave_pa0:
0x15D6	0x4770    BX	LR
0x15D8	0x02EF2000  	_saida+0
0x15DC	0x02004240  	GPIOA_IDR+0
; end of _chave_pa0
_configura_ap:
;TesteEsp8266.c, 280 :: 		void configura_ap(){
0x1568	0xB081    SUB	SP, SP, #4
0x156A	0xF8CDE000  STR	LR, [SP, #0]
;TesteEsp8266.c, 281 :: 		UART2_write_text("AT+CWMODE_DEF=3\r\n");
0x156E	0x4809    LDR	R0, [PC, #36]
0x1570	0xF7FFFAF4  BL	_UART2_Write_Text+0
;TesteEsp8266.c, 282 :: 		Lcd_Out(1,1,"Config   ESP8266");
0x1574	0x4808    LDR	R0, [PC, #32]
0x1576	0x4602    MOV	R2, R0
0x1578	0x2101    MOVS	R1, #1
0x157A	0x2001    MOVS	R0, #1
0x157C	0xF7FFF88C  BL	_Lcd_Out+0
;TesteEsp8266.c, 283 :: 		Lcd_Out(2,1,"AT+CWMODE=3     ");
0x1580	0x4806    LDR	R0, [PC, #24]
0x1582	0x4602    MOV	R2, R0
0x1584	0x2101    MOVS	R1, #1
0x1586	0x2002    MOVS	R0, #2
0x1588	0xF7FFF886  BL	_Lcd_Out+0
;TesteEsp8266.c, 285 :: 		}
L_end_configura_ap:
0x158C	0xF8DDE000  LDR	LR, [SP, #0]
0x1590	0xB001    ADD	SP, SP, #4
0x1592	0x4770    BX	LR
0x1594	0x00B02000  	?lstr34_TesteEsp8266+0
0x1598	0x00C22000  	?lstr35_TesteEsp8266+0
0x159C	0x00D32000  	?lstr36_TesteEsp8266+0
; end of _configura_ap
_conecta_ap:
;TesteEsp8266.c, 274 :: 		void conecta_ap(){
0x182C	0xB081    SUB	SP, SP, #4
0x182E	0xF8CDE000  STR	LR, [SP, #0]
;TesteEsp8266.c, 275 :: 		UART2_write_text("AT+CWJAP_DEF=\"ASUS\",\"teste12345\"\r\n");
0x1832	0x4809    LDR	R0, [PC, #36]
0x1834	0xF7FFF992  BL	_UART2_Write_Text+0
;TesteEsp8266.c, 276 :: 		Lcd_Out(1,1,"Conecta ao AP    ");
0x1838	0x4808    LDR	R0, [PC, #32]
0x183A	0x4602    MOV	R2, R0
0x183C	0x2101    MOVS	R1, #1
0x183E	0x2001    MOVS	R0, #1
0x1840	0xF7FEFF2A  BL	_Lcd_Out+0
;TesteEsp8266.c, 277 :: 		Lcd_Out(2,1,"AT+CWJAP_DEF     ");
0x1844	0x4806    LDR	R0, [PC, #24]
0x1846	0x4602    MOV	R2, R0
0x1848	0x2101    MOVS	R1, #1
0x184A	0x2002    MOVS	R0, #2
0x184C	0xF7FEFF24  BL	_Lcd_Out+0
;TesteEsp8266.c, 278 :: 		}
L_end_conecta_ap:
0x1850	0xF8DDE000  LDR	LR, [SP, #0]
0x1854	0xB001    ADD	SP, SP, #4
0x1856	0x4770    BX	LR
0x1858	0x00002000  	?lstr31_TesteEsp8266+0
0x185C	0x00232000  	?lstr32_TesteEsp8266+0
0x1860	0x00352000  	?lstr33_TesteEsp8266+0
; end of _conecta_ap
_verifica_conexao:
;TesteEsp8266.c, 75 :: 		char verifica_conexao(){
0x19F8	0xB083    SUB	SP, SP, #12
0x19FA	0xF8CDE000  STR	LR, [SP, #0]
;TesteEsp8266.c, 76 :: 		saida = 0;
0x19FE	0x2100    MOVS	R1, #0
0x1A00	0x4843    LDR	R0, [PC, #268]
0x1A02	0x7001    STRB	R1, [R0, #0]
;TesteEsp8266.c, 77 :: 		lcd_out(1,1,"Testa Conexao...");
0x1A04	0x4843    LDR	R0, [PC, #268]
0x1A06	0x4602    MOV	R2, R0
0x1A08	0x2101    MOVS	R1, #1
0x1A0A	0x2001    MOVS	R0, #1
0x1A0C	0xF7FEFE44  BL	_Lcd_Out+0
;TesteEsp8266.c, 78 :: 		lcd_out(2,1,"AT+CIPSTATUS    ");
0x1A10	0x4841    LDR	R0, [PC, #260]
0x1A12	0x4602    MOV	R2, R0
0x1A14	0x2101    MOVS	R1, #1
0x1A16	0x2002    MOVS	R0, #2
0x1A18	0xF7FEFE3E  BL	_Lcd_Out+0
;TesteEsp8266.c, 79 :: 		output[0] = '\0';//inicia a string com null
0x1A1C	0x2100    MOVS	R1, #0
0x1A1E	0x483F    LDR	R0, [PC, #252]
0x1A20	0x7001    STRB	R1, [R0, #0]
;TesteEsp8266.c, 80 :: 		indice_output = 0;
0x1A22	0x2100    MOVS	R1, #0
0x1A24	0xB209    SXTH	R1, R1
0x1A26	0x483E    LDR	R0, [PC, #248]
0x1A28	0x8001    STRH	R1, [R0, #0]
;TesteEsp8266.c, 81 :: 		segundo = 0;
0x1A2A	0x2100    MOVS	R1, #0
0x1A2C	0x483D    LDR	R0, [PC, #244]
0x1A2E	0x7001    STRB	R1, [R0, #0]
;TesteEsp8266.c, 82 :: 		UART2_Write_Text("AT+CIPSTATUS\r\n");//envia o comando
0x1A30	0x483D    LDR	R0, [PC, #244]
0x1A32	0xF7FFF893  BL	_UART2_Write_Text+0
;TesteEsp8266.c, 83 :: 		while(segundo < 1){
L_verifica_conexao21:
0x1A36	0x483B    LDR	R0, [PC, #236]
0x1A38	0x7800    LDRB	R0, [R0, #0]
0x1A3A	0x2801    CMP	R0, #1
0x1A3C	0xD218    BCS	L_verifica_conexao22
;TesteEsp8266.c, 85 :: 		if(UART2_Data_Ready()==1){
0x1A3E	0xF7FFF8A7  BL	_UART2_Data_Ready+0
0x1A42	0x2801    CMP	R0, #1
0x1A44	0xD113    BNE	L_verifica_conexao23
;TesteEsp8266.c, 86 :: 		output[indice_output] = UART2_Read();
0x1A46	0x4836    LDR	R0, [PC, #216]
0x1A48	0x9002    STR	R0, [SP, #8]
0x1A4A	0xF9B01000  LDRSH	R1, [R0, #0]
0x1A4E	0x4833    LDR	R0, [PC, #204]
0x1A50	0x1840    ADDS	R0, R0, R1
0x1A52	0x9001    STR	R0, [SP, #4]
0x1A54	0xF7FFF9E2  BL	_UART2_Read+0
0x1A58	0x9901    LDR	R1, [SP, #4]
0x1A5A	0x7008    STRB	R0, [R1, #0]
;TesteEsp8266.c, 87 :: 		indice_output ++;
0x1A5C	0x9902    LDR	R1, [SP, #8]
0x1A5E	0x4608    MOV	R0, R1
0x1A60	0xF9B00000  LDRSH	R0, [R0, #0]
0x1A64	0x1C40    ADDS	R0, R0, #1
0x1A66	0x8008    STRH	R0, [R1, #0]
;TesteEsp8266.c, 88 :: 		segundo = 0;
0x1A68	0x2100    MOVS	R1, #0
0x1A6A	0x482E    LDR	R0, [PC, #184]
0x1A6C	0x7001    STRB	R1, [R0, #0]
;TesteEsp8266.c, 89 :: 		}
L_verifica_conexao23:
;TesteEsp8266.c, 90 :: 		}
0x1A6E	0xE7E2    B	L_verifica_conexao21
L_verifica_conexao22:
;TesteEsp8266.c, 91 :: 		if(indice_output >= 510) indice_output = 510;
0x1A70	0x482B    LDR	R0, [PC, #172]
0x1A72	0xF9B00000  LDRSH	R0, [R0, #0]
0x1A76	0xF5B07FFF  CMP	R0, #510
0x1A7A	0xDB04    BLT	L_verifica_conexao24
0x1A7C	0xF24011FE  MOVW	R1, #510
0x1A80	0xB209    SXTH	R1, R1
0x1A82	0x4827    LDR	R0, [PC, #156]
0x1A84	0x8001    STRH	R1, [R0, #0]
L_verifica_conexao24:
;TesteEsp8266.c, 92 :: 		output[indice_output] = '\0';//finaliza string com null
0x1A86	0x4826    LDR	R0, [PC, #152]
0x1A88	0xF9B01000  LDRSH	R1, [R0, #0]
0x1A8C	0x4823    LDR	R0, [PC, #140]
0x1A8E	0x1841    ADDS	R1, R0, R1
0x1A90	0x2000    MOVS	R0, #0
0x1A92	0x7008    STRB	R0, [R1, #0]
;TesteEsp8266.c, 93 :: 		if(strstr(output,"STATUS:2")){
0x1A94	0x4825    LDR	R0, [PC, #148]
0x1A96	0x4601    MOV	R1, R0
0x1A98	0x4820    LDR	R0, [PC, #128]
0x1A9A	0xF7FFF885  BL	_strstr+0
0x1A9E	0xB118    CBZ	R0, L_verifica_conexao25
;TesteEsp8266.c, 95 :: 		saida = 2;
0x1AA0	0x2102    MOVS	R1, #2
0x1AA2	0x481B    LDR	R0, [PC, #108]
0x1AA4	0x7001    STRB	R1, [R0, #0]
;TesteEsp8266.c, 96 :: 		}else
0x1AA6	0xE02C    B	L_verifica_conexao26
L_verifica_conexao25:
;TesteEsp8266.c, 97 :: 		if(strstr(output,"STATUS:3")){
0x1AA8	0x4821    LDR	R0, [PC, #132]
0x1AAA	0x4601    MOV	R1, R0
0x1AAC	0x481B    LDR	R0, [PC, #108]
0x1AAE	0xF7FFF87B  BL	_strstr+0
0x1AB2	0xB118    CBZ	R0, L_verifica_conexao27
;TesteEsp8266.c, 99 :: 		saida = 3;
0x1AB4	0x2103    MOVS	R1, #3
0x1AB6	0x4816    LDR	R0, [PC, #88]
0x1AB8	0x7001    STRB	R1, [R0, #0]
;TesteEsp8266.c, 100 :: 		}else
0x1ABA	0xE022    B	L_verifica_conexao28
L_verifica_conexao27:
;TesteEsp8266.c, 101 :: 		if(strstr(output,"STATUS:4")){
0x1ABC	0x481D    LDR	R0, [PC, #116]
0x1ABE	0x4601    MOV	R1, R0
0x1AC0	0x4816    LDR	R0, [PC, #88]
0x1AC2	0xF7FFF871  BL	_strstr+0
0x1AC6	0xB148    CBZ	R0, L_verifica_conexao29
;TesteEsp8266.c, 103 :: 		saida = 4;
0x1AC8	0x2104    MOVS	R1, #4
0x1ACA	0x4811    LDR	R0, [PC, #68]
0x1ACC	0x7001    STRB	R1, [R0, #0]
;TesteEsp8266.c, 104 :: 		lcd_out(2,1,"Desconectado  ");
0x1ACE	0x481A    LDR	R0, [PC, #104]
0x1AD0	0x4602    MOV	R2, R0
0x1AD2	0x2101    MOVS	R1, #1
0x1AD4	0x2002    MOVS	R0, #2
0x1AD6	0xF7FEFDDF  BL	_Lcd_Out+0
;TesteEsp8266.c, 105 :: 		}else
0x1ADA	0xE012    B	L_verifica_conexao30
L_verifica_conexao29:
;TesteEsp8266.c, 106 :: 		if(strstr(output,"STATUS:5")){
0x1ADC	0x4817    LDR	R0, [PC, #92]
0x1ADE	0x4601    MOV	R1, R0
0x1AE0	0x480E    LDR	R0, [PC, #56]
0x1AE2	0xF7FFF861  BL	_strstr+0
0x1AE6	0xB118    CBZ	R0, L_verifica_conexao31
;TesteEsp8266.c, 108 :: 		saida = 5;
0x1AE8	0x2105    MOVS	R1, #5
0x1AEA	0x4809    LDR	R0, [PC, #36]
0x1AEC	0x7001    STRB	R1, [R0, #0]
;TesteEsp8266.c, 109 :: 		}else
0x1AEE	0xE008    B	L_verifica_conexao32
L_verifica_conexao31:
;TesteEsp8266.c, 110 :: 		if(strstr(output,"busy")){
0x1AF0	0x4813    LDR	R0, [PC, #76]
0x1AF2	0x4601    MOV	R1, R0
0x1AF4	0x4809    LDR	R0, [PC, #36]
0x1AF6	0xF7FFF857  BL	_strstr+0
0x1AFA	0xB110    CBZ	R0, L_verifica_conexao33
;TesteEsp8266.c, 112 :: 		saida = 6;
0x1AFC	0x2106    MOVS	R1, #6
0x1AFE	0x4804    LDR	R0, [PC, #16]
0x1B00	0x7001    STRB	R1, [R0, #0]
;TesteEsp8266.c, 113 :: 		}
L_verifica_conexao33:
L_verifica_conexao32:
L_verifica_conexao30:
L_verifica_conexao28:
L_verifica_conexao26:
;TesteEsp8266.c, 114 :: 		return(saida);
0x1B02	0x4803    LDR	R0, [PC, #12]
0x1B04	0x7800    LDRB	R0, [R0, #0]
;TesteEsp8266.c, 115 :: 		}
L_end_verifica_conexao:
0x1B06	0xF8DDE000  LDR	LR, [SP, #0]
0x1B0A	0xB003    ADD	SP, SP, #12
0x1B0C	0x4770    BX	LR
0x1B0E	0xBF00    NOP
0x1B10	0x02EF2000  	_saida+0
0x1B14	0x00472000  	?lstr3_TesteEsp8266+0
0x1B18	0x00582000  	?lstr4_TesteEsp8266+0
0x1B1C	0x031C2000  	_output+0
0x1B20	0x051C2000  	_indice_output+0
0x1B24	0x051E2000  	_segundo+0
0x1B28	0x00692000  	?lstr5_TesteEsp8266+0
0x1B2C	0x00782000  	?lstr6_TesteEsp8266+0
0x1B30	0x00812000  	?lstr7_TesteEsp8266+0
0x1B34	0x008A2000  	?lstr8_TesteEsp8266+0
0x1B38	0x00932000  	?lstr9_TesteEsp8266+0
0x1B3C	0x00A22000  	?lstr10_TesteEsp8266+0
0x1B40	0x00AB2000  	?lstr11_TesteEsp8266+0
; end of _verifica_conexao
_UART2_Data_Ready:
;__Lib_UART_123_45_6.c, 144 :: 		
0x0B90	0xB081    SUB	SP, SP, #4
0x0B92	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_UART_123_45_6.c, 145 :: 		
0x0B96	0x4803    LDR	R0, [PC, #12]
0x0B98	0xF7FFFD26  BL	__Lib_UART_123_45_6_UARTx_Data_Ready+0
;__Lib_UART_123_45_6.c, 146 :: 		
L_end_UART2_Data_Ready:
0x0B9C	0xF8DDE000  LDR	LR, [SP, #0]
0x0BA0	0xB001    ADD	SP, SP, #4
0x0BA2	0x4770    BX	LR
0x0BA4	0x44004000  	USART2_SR+0
; end of _UART2_Data_Ready
__Lib_UART_123_45_6_UARTx_Data_Ready:
;__Lib_UART_123_45_6.c, 135 :: 		
; UART_Base start address is: 0 (R0)
0x05E8	0xB081    SUB	SP, SP, #4
; UART_Base end address is: 0 (R0)
; UART_Base start address is: 0 (R0)
;__Lib_UART_123_45_6.c, 137 :: 		
0x05EA	0x6801    LDR	R1, [R0, #0]
; UART_Base end address is: 0 (R0)
0x05EC	0xF3C11040  UBFX	R0, R1, #5, #1
;__Lib_UART_123_45_6.c, 138 :: 		
L_end_UARTx_Data_Ready:
0x05F0	0xB001    ADD	SP, SP, #4
0x05F2	0x4770    BX	LR
; end of __Lib_UART_123_45_6_UARTx_Data_Ready
_UART2_Read:
;__Lib_UART_123_45_6.c, 114 :: 		
0x0E1C	0xB081    SUB	SP, SP, #4
0x0E1E	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_UART_123_45_6.c, 115 :: 		
0x0E22	0x4803    LDR	R0, [PC, #12]
0x0E24	0xF7FFFC2C  BL	__Lib_UART_123_45_6_UARTx_Read+0
;__Lib_UART_123_45_6.c, 116 :: 		
L_end_UART2_Read:
0x0E28	0xF8DDE000  LDR	LR, [SP, #0]
0x0E2C	0xB001    ADD	SP, SP, #4
0x0E2E	0x4770    BX	LR
0x0E30	0x44004000  	USART2_SR+0
; end of _UART2_Read
__Lib_UART_123_45_6_UARTx_Read:
;__Lib_UART_123_45_6.c, 102 :: 		
; UART_Base start address is: 0 (R0)
0x0680	0xB081    SUB	SP, SP, #4
; UART_Base end address is: 0 (R0)
; UART_Base start address is: 0 (R0)
; UART_Base end address is: 0 (R0)
;__Lib_UART_123_45_6.c, 104 :: 		
L___Lib_UART_123_45_6_UARTx_Read4:
; UART_Base start address is: 0 (R0)
0x0682	0x6802    LDR	R2, [R0, #0]
0x0684	0xF3C21140  UBFX	R1, R2, #5, #1
0x0688	0xB901    CBNZ	R1, L___Lib_UART_123_45_6_UARTx_Read5
0x068A	0xE7FA    B	L___Lib_UART_123_45_6_UARTx_Read4
L___Lib_UART_123_45_6_UARTx_Read5:
;__Lib_UART_123_45_6.c, 107 :: 		
0x068C	0x1D01    ADDS	R1, R0, #4
; UART_Base end address is: 0 (R0)
0x068E	0x6809    LDR	R1, [R1, #0]
0x0690	0xB288    UXTH	R0, R1
;__Lib_UART_123_45_6.c, 108 :: 		
L_end_UARTx_Read:
0x0692	0xB001    ADD	SP, SP, #4
0x0694	0x4770    BX	LR
; end of __Lib_UART_123_45_6_UARTx_Read
_strstr:
;__Lib_CString.c, 280 :: 		
; s2 start address is: 4 (R1)
; s1 start address is: 0 (R0)
0x0BA8	0xB081    SUB	SP, SP, #4
0x0BAA	0xF8CDE000  STR	LR, [SP, #0]
; s2 end address is: 4 (R1)
; s1 end address is: 0 (R0)
; s1 start address is: 0 (R0)
; s2 start address is: 4 (R1)
0x0BAE	0x4606    MOV	R6, R0
; s1 end address is: 0 (R0)
; s2 end address is: 4 (R1)
0x0BB0	0x460D    MOV	R5, R1
;__Lib_CString.c, 281 :: 		
L_strstr70:
; s2 start address is: 20 (R5)
; s2 start address is: 20 (R5)
; s2 end address is: 20 (R5)
; s1 start address is: 24 (R6)
0x0BB2	0xB1AE    CBZ	R6, L__strstr107
; s2 end address is: 20 (R5)
; s2 start address is: 20 (R5)
0x0BB4	0x7832    LDRB	R2, [R6, #0]
0x0BB6	0xB19A    CBZ	R2, L__strstr106
L__strstr105:
;__Lib_CString.c, 282 :: 		
0x0BB8	0x4628    MOV	R0, R5
0x0BBA	0xF7FFFCE5  BL	_strlen+0
0x0BBE	0xB2C2    UXTB	R2, R0
0x0BC0	0x4629    MOV	R1, R5
0x0BC2	0x4630    MOV	R0, R6
0x0BC4	0xF7FFFD3E  BL	_strncmp+0
0x0BC8	0xB908    CBNZ	R0, L_strstr74
; s2 end address is: 20 (R5)
;__Lib_CString.c, 283 :: 		
0x0BCA	0x4630    MOV	R0, R6
; s1 end address is: 24 (R6)
0x0BCC	0xE009    B	L_end_strstr
L_strstr74:
;__Lib_CString.c, 284 :: 		
; s1 start address is: 24 (R6)
; s2 start address is: 20 (R5)
0x0BCE	0x782A    LDRB	R2, [R5, #0]
0x0BD0	0xB2D3    UXTB	R3, R2
0x0BD2	0x1C72    ADDS	R2, R6, #1
; s1 end address is: 24 (R6)
0x0BD4	0xB2D9    UXTB	R1, R3
0x0BD6	0x4610    MOV	R0, R2
0x0BD8	0xF7FFFCF2  BL	_strchr+0
; s1 start address is: 24 (R6)
0x0BDC	0x4606    MOV	R6, R0
;__Lib_CString.c, 285 :: 		
; s2 end address is: 20 (R5)
; s1 end address is: 24 (R6)
0x0BDE	0xE7E8    B	L_strstr70
;__Lib_CString.c, 281 :: 		
L__strstr107:
L__strstr106:
;__Lib_CString.c, 286 :: 		
0x0BE0	0x2000    MOVS	R0, #0
;__Lib_CString.c, 287 :: 		
L_end_strstr:
0x0BE2	0xF8DDE000  LDR	LR, [SP, #0]
0x0BE6	0xB001    ADD	SP, SP, #4
0x0BE8	0x4770    BX	LR
; end of _strstr
_strncmp:
;__Lib_CString.c, 226 :: 		
; len start address is: 8 (R2)
; s2 start address is: 4 (R1)
; s1 start address is: 0 (R0)
0x0644	0xB081    SUB	SP, SP, #4
; len end address is: 8 (R2)
; s2 end address is: 4 (R1)
; s1 end address is: 0 (R0)
; s1 start address is: 0 (R0)
; s2 start address is: 4 (R1)
; len start address is: 8 (R2)
0x0646	0xF88D2000  STRB	R2, [SP, #0]
; s1 end address is: 0 (R0)
; len end address is: 8 (R2)
; s2 end address is: 4 (R1)
0x064A	0x4602    MOV	R2, R0
0x064C	0xF89D0000  LDRB	R0, [SP, #0]
;__Lib_CString.c, 228 :: 		
L_strncmp58:
; len start address is: 0 (R0)
; len start address is: 0 (R0)
; s2 start address is: 4 (R1)
; s1 start address is: 8 (R2)
0x0650	0xB2C4    UXTB	R4, R0
0x0652	0x1E43    SUBS	R3, R0, #1
0x0654	0xB2D8    UXTB	R0, R3
; len end address is: 0 (R0)
0x0656	0xB174    CBZ	R4, L_strncmp59
; len end address is: 0 (R0)
;__Lib_CString.c, 229 :: 		
; len start address is: 0 (R0)
0x0658	0x7813    LDRB	R3, [R2, #0]
0x065A	0xB123    CBZ	R3, L__strncmp103
0x065C	0x780C    LDRB	R4, [R1, #0]
0x065E	0x7813    LDRB	R3, [R2, #0]
0x0660	0x42A3    CMP	R3, R4
0x0662	0xD100    BNE	L__strncmp102
0x0664	0xE004    B	L_strncmp62
; len end address is: 0 (R0)
L__strncmp103:
L__strncmp102:
;__Lib_CString.c, 230 :: 		
0x0666	0x7814    LDRB	R4, [R2, #0]
; s1 end address is: 8 (R2)
0x0668	0x780B    LDRB	R3, [R1, #0]
; s2 end address is: 4 (R1)
0x066A	0x1AE3    SUB	R3, R4, R3
0x066C	0xB218    SXTH	R0, R3
0x066E	0xE004    B	L_end_strncmp
L_strncmp62:
;__Lib_CString.c, 231 :: 		
; s2 start address is: 4 (R1)
; s1 start address is: 8 (R2)
; len start address is: 0 (R0)
0x0670	0x1C52    ADDS	R2, R2, #1
;__Lib_CString.c, 232 :: 		
0x0672	0x1C49    ADDS	R1, R1, #1
;__Lib_CString.c, 233 :: 		
; len end address is: 0 (R0)
; s1 end address is: 8 (R2)
; s2 end address is: 4 (R1)
0x0674	0xE7EC    B	L_strncmp58
L_strncmp59:
;__Lib_CString.c, 234 :: 		
0x0676	0x2000    MOVS	R0, #0
0x0678	0xB200    SXTH	R0, R0
;__Lib_CString.c, 235 :: 		
L_end_strncmp:
0x067A	0xB001    ADD	SP, SP, #4
0x067C	0x4770    BX	LR
; end of _strncmp
_strlen:
;__Lib_CString.c, 143 :: 		
; s start address is: 0 (R0)
0x0588	0xB081    SUB	SP, SP, #4
0x058A	0x4601    MOV	R1, R0
; s end address is: 0 (R0)
; s start address is: 4 (R1)
;__Lib_CString.c, 146 :: 		
; cp start address is: 0 (R0)
0x058C	0x4608    MOV	R0, R1
; s end address is: 4 (R1)
; cp end address is: 0 (R0)
0x058E	0x460B    MOV	R3, R1
;__Lib_CString.c, 147 :: 		
L_strlen36:
; cp start address is: 0 (R0)
; s start address is: 12 (R3)
0x0590	0x4602    MOV	R2, R0
0x0592	0x1C40    ADDS	R0, R0, #1
0x0594	0x7811    LDRB	R1, [R2, #0]
0x0596	0xB101    CBZ	R1, L_strlen37
;__Lib_CString.c, 148 :: 		
0x0598	0xE7FA    B	L_strlen36
L_strlen37:
;__Lib_CString.c, 149 :: 		
0x059A	0x1AC1    SUB	R1, R0, R3
; s end address is: 12 (R3)
; cp end address is: 0 (R0)
0x059C	0x1E49    SUBS	R1, R1, #1
0x059E	0xB208    SXTH	R0, R1
;__Lib_CString.c, 150 :: 		
L_end_strlen:
0x05A0	0xB001    ADD	SP, SP, #4
0x05A2	0x4770    BX	LR
; end of _strlen
_strchr:
;__Lib_CString.c, 109 :: 		
; chr start address is: 4 (R1)
; ptr start address is: 0 (R0)
0x05C0	0xB081    SUB	SP, SP, #4
; chr end address is: 4 (R1)
; ptr end address is: 0 (R0)
; ptr start address is: 0 (R0)
; chr start address is: 4 (R1)
0x05C2	0xF88D1000  STRB	R1, [SP, #0]
; ptr end address is: 0 (R0)
; chr end address is: 4 (R1)
0x05C6	0x4601    MOV	R1, R0
0x05C8	0xF89D0000  LDRB	R0, [SP, #0]
;__Lib_CString.c, 110 :: 		
0x05CC	0xE7FF    B	L_strchr26
L__strchr86:
;__Lib_CString.c, 113 :: 		
;__Lib_CString.c, 110 :: 		
L_strchr26:
;__Lib_CString.c, 111 :: 		
; chr start address is: 0 (R0)
; ptr start address is: 4 (R1)
0x05CE	0x780A    LDRB	R2, [R1, #0]
0x05D0	0x4282    CMP	R2, R0
0x05D2	0xD101    BNE	L_strchr29
; chr end address is: 0 (R0)
;__Lib_CString.c, 112 :: 		
0x05D4	0x4608    MOV	R0, R1
; ptr end address is: 4 (R1)
0x05D6	0xE005    B	L_end_strchr
L_strchr29:
;__Lib_CString.c, 113 :: 		
; ptr start address is: 4 (R1)
; chr start address is: 0 (R0)
0x05D8	0x460B    MOV	R3, R1
0x05DA	0x1C49    ADDS	R1, R1, #1
0x05DC	0x781A    LDRB	R2, [R3, #0]
0x05DE	0x2A00    CMP	R2, #0
0x05E0	0xD1F5    BNE	L__strchr86
; chr end address is: 0 (R0)
; ptr end address is: 4 (R1)
;__Lib_CString.c, 115 :: 		
0x05E2	0x2000    MOVS	R0, #0
;__Lib_CString.c, 116 :: 		
L_end_strchr:
0x05E4	0xB001    ADD	SP, SP, #4
0x05E6	0x4770    BX	LR
; end of _strchr
_verifica_web:
;TesteEsp8266.c, 117 :: 		char verifica_web(){
0x1240	0xB083    SUB	SP, SP, #12
0x1242	0xF8CDE000  STR	LR, [SP, #0]
;TesteEsp8266.c, 118 :: 		saida = 0;
0x1246	0x2100    MOVS	R1, #0
0x1248	0x483E    LDR	R0, [PC, #248]
0x124A	0x7001    STRB	R1, [R0, #0]
;TesteEsp8266.c, 119 :: 		lcd_out(1,1,"Verifica WEB ...");
0x124C	0x483E    LDR	R0, [PC, #248]
0x124E	0x4602    MOV	R2, R0
0x1250	0x2101    MOVS	R1, #1
0x1252	0x2001    MOVS	R0, #1
0x1254	0xF7FFFA20  BL	_Lcd_Out+0
;TesteEsp8266.c, 120 :: 		lcd_out(2,1,"AT+CIPSTART=\"TCP");
0x1258	0x483C    LDR	R0, [PC, #240]
0x125A	0x4602    MOV	R2, R0
0x125C	0x2101    MOVS	R1, #1
0x125E	0x2002    MOVS	R0, #2
0x1260	0xF7FFFA1A  BL	_Lcd_Out+0
;TesteEsp8266.c, 121 :: 		output[0] = '\0';//inicia a string com null
0x1264	0x2100    MOVS	R1, #0
0x1266	0x483A    LDR	R0, [PC, #232]
0x1268	0x7001    STRB	R1, [R0, #0]
;TesteEsp8266.c, 122 :: 		indice_output = 0;
0x126A	0x2100    MOVS	R1, #0
0x126C	0xB209    SXTH	R1, R1
0x126E	0x4839    LDR	R0, [PC, #228]
0x1270	0x8001    STRH	R1, [R0, #0]
;TesteEsp8266.c, 123 :: 		segundo = 0;
0x1272	0x2100    MOVS	R1, #0
0x1274	0x4838    LDR	R0, [PC, #224]
0x1276	0x7001    STRB	R1, [R0, #0]
;TesteEsp8266.c, 124 :: 		UART2_Write_Text("AT+CIPSTART=\"TCP\",\"192.168.43.118\",8080\r\n");
0x1278	0x4838    LDR	R0, [PC, #224]
0x127A	0xF7FFFC6F  BL	_UART2_Write_Text+0
;TesteEsp8266.c, 126 :: 		while(segundo < 2){
L_verifica_web34:
0x127E	0x4836    LDR	R0, [PC, #216]
0x1280	0x7800    LDRB	R0, [R0, #0]
0x1282	0x2802    CMP	R0, #2
0x1284	0xD217    BCS	L_verifica_web35
;TesteEsp8266.c, 128 :: 		if(UART2_Data_Ready()){
0x1286	0xF7FFFC83  BL	_UART2_Data_Ready+0
0x128A	0xB198    CBZ	R0, L_verifica_web36
;TesteEsp8266.c, 129 :: 		output[indice_output] = UART2_Read();
0x128C	0x4831    LDR	R0, [PC, #196]
0x128E	0x9002    STR	R0, [SP, #8]
0x1290	0xF9B01000  LDRSH	R1, [R0, #0]
0x1294	0x482E    LDR	R0, [PC, #184]
0x1296	0x1840    ADDS	R0, R0, R1
0x1298	0x9001    STR	R0, [SP, #4]
0x129A	0xF7FFFDBF  BL	_UART2_Read+0
0x129E	0x9901    LDR	R1, [SP, #4]
0x12A0	0x7008    STRB	R0, [R1, #0]
;TesteEsp8266.c, 130 :: 		indice_output ++;
0x12A2	0x9902    LDR	R1, [SP, #8]
0x12A4	0x4608    MOV	R0, R1
0x12A6	0xF9B00000  LDRSH	R0, [R0, #0]
0x12AA	0x1C40    ADDS	R0, R0, #1
0x12AC	0x8008    STRH	R0, [R1, #0]
;TesteEsp8266.c, 131 :: 		segundo = 0;
0x12AE	0x2100    MOVS	R1, #0
0x12B0	0x4829    LDR	R0, [PC, #164]
0x12B2	0x7001    STRB	R1, [R0, #0]
;TesteEsp8266.c, 132 :: 		}
L_verifica_web36:
;TesteEsp8266.c, 133 :: 		}
0x12B4	0xE7E3    B	L_verifica_web34
L_verifica_web35:
;TesteEsp8266.c, 134 :: 		if(indice_output >= 510) indice_output = 510;
0x12B6	0x4827    LDR	R0, [PC, #156]
0x12B8	0xF9B00000  LDRSH	R0, [R0, #0]
0x12BC	0xF5B07FFF  CMP	R0, #510
0x12C0	0xDB04    BLT	L_verifica_web37
0x12C2	0xF24011FE  MOVW	R1, #510
0x12C6	0xB209    SXTH	R1, R1
0x12C8	0x4822    LDR	R0, [PC, #136]
0x12CA	0x8001    STRH	R1, [R0, #0]
L_verifica_web37:
;TesteEsp8266.c, 135 :: 		output[indice_output] = '\0';//finaliza string com null
0x12CC	0x4821    LDR	R0, [PC, #132]
0x12CE	0xF9B01000  LDRSH	R1, [R0, #0]
0x12D2	0x481F    LDR	R0, [PC, #124]
0x12D4	0x1841    ADDS	R1, R0, R1
0x12D6	0x2000    MOVS	R0, #0
0x12D8	0x7008    STRB	R0, [R1, #0]
;TesteEsp8266.c, 136 :: 		if(strstr(output,"CONNECT")){
0x12DA	0x4821    LDR	R0, [PC, #132]
0x12DC	0x4601    MOV	R1, R0
0x12DE	0x481C    LDR	R0, [PC, #112]
0x12E0	0xF7FFFC62  BL	_strstr+0
0x12E4	0xB148    CBZ	R0, L_verifica_web38
;TesteEsp8266.c, 138 :: 		saida = 2;
0x12E6	0x2102    MOVS	R1, #2
0x12E8	0x4816    LDR	R0, [PC, #88]
0x12EA	0x7001    STRB	R1, [R0, #0]
;TesteEsp8266.c, 139 :: 		lcd_out(2,1,"CONNECT         ");
0x12EC	0x481D    LDR	R0, [PC, #116]
0x12EE	0x4602    MOV	R2, R0
0x12F0	0x2101    MOVS	R1, #1
0x12F2	0x2002    MOVS	R0, #2
0x12F4	0xF7FFF9D0  BL	_Lcd_Out+0
;TesteEsp8266.c, 140 :: 		}else
0x12F8	0xE01E    B	L_verifica_web39
L_verifica_web38:
;TesteEsp8266.c, 141 :: 		if(strstr(output,"ALREADY")){
0x12FA	0x481B    LDR	R0, [PC, #108]
0x12FC	0x4601    MOV	R1, R0
0x12FE	0x4814    LDR	R0, [PC, #80]
0x1300	0xF7FFFC52  BL	_strstr+0
0x1304	0xB148    CBZ	R0, L_verifica_web40
;TesteEsp8266.c, 143 :: 		saida = 3;
0x1306	0x2103    MOVS	R1, #3
0x1308	0x480E    LDR	R0, [PC, #56]
0x130A	0x7001    STRB	R1, [R0, #0]
;TesteEsp8266.c, 144 :: 		lcd_out(2,1,"ALREADY         ");
0x130C	0x4817    LDR	R0, [PC, #92]
0x130E	0x4602    MOV	R2, R0
0x1310	0x2101    MOVS	R1, #1
0x1312	0x2002    MOVS	R0, #2
0x1314	0xF7FFF9C0  BL	_Lcd_Out+0
;TesteEsp8266.c, 145 :: 		}else
0x1318	0xE00E    B	L_verifica_web41
L_verifica_web40:
;TesteEsp8266.c, 146 :: 		if(strstr(output,"CLOSED")){
0x131A	0x4815    LDR	R0, [PC, #84]
0x131C	0x4601    MOV	R1, R0
0x131E	0x480C    LDR	R0, [PC, #48]
0x1320	0xF7FFFC42  BL	_strstr+0
0x1324	0xB140    CBZ	R0, L_verifica_web42
;TesteEsp8266.c, 148 :: 		saida = 4;
0x1326	0x2104    MOVS	R1, #4
0x1328	0x4806    LDR	R0, [PC, #24]
0x132A	0x7001    STRB	R1, [R0, #0]
;TesteEsp8266.c, 149 :: 		lcd_out(2,1,"CLOSED          ");
0x132C	0x4811    LDR	R0, [PC, #68]
0x132E	0x4602    MOV	R2, R0
0x1330	0x2101    MOVS	R1, #1
0x1332	0x2002    MOVS	R0, #2
0x1334	0xF7FFF9B0  BL	_Lcd_Out+0
;TesteEsp8266.c, 150 :: 		}
L_verifica_web42:
L_verifica_web41:
L_verifica_web39:
;TesteEsp8266.c, 151 :: 		return(saida);
0x1338	0x4802    LDR	R0, [PC, #8]
0x133A	0x7800    LDRB	R0, [R0, #0]
;TesteEsp8266.c, 152 :: 		}
L_end_verifica_web:
0x133C	0xF8DDE000  LDR	LR, [SP, #0]
0x1340	0xB003    ADD	SP, SP, #12
0x1342	0x4770    BX	LR
0x1344	0x02EF2000  	_saida+0
0x1348	0x02002000  	?lstr12_TesteEsp8266+0
0x134C	0x02112000  	?lstr13_TesteEsp8266+0
0x1350	0x031C2000  	_output+0
0x1354	0x051C2000  	_indice_output+0
0x1358	0x051E2000  	_segundo+0
0x135C	0x02222000  	?lstr14_TesteEsp8266+0
0x1360	0x024C2000  	?lstr15_TesteEsp8266+0
0x1364	0x02542000  	?lstr16_TesteEsp8266+0
0x1368	0x02652000  	?lstr17_TesteEsp8266+0
0x136C	0x026D2000  	?lstr18_TesteEsp8266+0
0x1370	0x027E2000  	?lstr19_TesteEsp8266+0
0x1374	0x02852000  	?lstr20_TesteEsp8266+0
; end of _verifica_web
_envia_tamanho:
;TesteEsp8266.c, 179 :: 		char envia_tamanho(){
0x1378	0xB083    SUB	SP, SP, #12
0x137A	0xF8CDE000  STR	LR, [SP, #0]
;TesteEsp8266.c, 180 :: 		saida = 0;
0x137E	0x2100    MOVS	R1, #0
0x1380	0x482E    LDR	R0, [PC, #184]
0x1382	0x7001    STRB	R1, [R0, #0]
;TesteEsp8266.c, 181 :: 		lcd_out(1,1,"Envia tamanho...");
0x1384	0x482E    LDR	R0, [PC, #184]
0x1386	0x4602    MOV	R2, R0
0x1388	0x2101    MOVS	R1, #1
0x138A	0x2001    MOVS	R0, #1
0x138C	0xF7FFF984  BL	_Lcd_Out+0
;TesteEsp8266.c, 182 :: 		lcd_out(2,1,"AT+CIPSEND=55   ");
0x1390	0x482C    LDR	R0, [PC, #176]
0x1392	0x4602    MOV	R2, R0
0x1394	0x2101    MOVS	R1, #1
0x1396	0x2002    MOVS	R0, #2
0x1398	0xF7FFF97E  BL	_Lcd_Out+0
;TesteEsp8266.c, 183 :: 		output[0] = '\0';//inicia a string com null
0x139C	0x2100    MOVS	R1, #0
0x139E	0x482A    LDR	R0, [PC, #168]
0x13A0	0x7001    STRB	R1, [R0, #0]
;TesteEsp8266.c, 184 :: 		UART2_Write_Text("AT+CIPSEND=55\r\n");
0x13A2	0x482A    LDR	R0, [PC, #168]
0x13A4	0xF7FFFBDA  BL	_UART2_Write_Text+0
;TesteEsp8266.c, 185 :: 		indice_output = 0;
0x13A8	0x2100    MOVS	R1, #0
0x13AA	0xB209    SXTH	R1, R1
0x13AC	0x4828    LDR	R0, [PC, #160]
0x13AE	0x8001    STRH	R1, [R0, #0]
;TesteEsp8266.c, 186 :: 		segundo = 0;
0x13B0	0x2100    MOVS	R1, #0
0x13B2	0x4828    LDR	R0, [PC, #160]
0x13B4	0x7001    STRB	R1, [R0, #0]
;TesteEsp8266.c, 187 :: 		while(segundo < 1){
L_envia_tamanho48:
0x13B6	0x4827    LDR	R0, [PC, #156]
0x13B8	0x7800    LDRB	R0, [R0, #0]
0x13BA	0x2801    CMP	R0, #1
0x13BC	0xD217    BCS	L_envia_tamanho49
;TesteEsp8266.c, 188 :: 		if(UART2_Data_Ready()){
0x13BE	0xF7FFFBE7  BL	_UART2_Data_Ready+0
0x13C2	0xB198    CBZ	R0, L_envia_tamanho50
;TesteEsp8266.c, 189 :: 		output[indice_output] = UART2_Read();
0x13C4	0x4822    LDR	R0, [PC, #136]
0x13C6	0x9002    STR	R0, [SP, #8]
0x13C8	0xF9B01000  LDRSH	R1, [R0, #0]
0x13CC	0x481E    LDR	R0, [PC, #120]
0x13CE	0x1840    ADDS	R0, R0, R1
0x13D0	0x9001    STR	R0, [SP, #4]
0x13D2	0xF7FFFD23  BL	_UART2_Read+0
0x13D6	0x9901    LDR	R1, [SP, #4]
0x13D8	0x7008    STRB	R0, [R1, #0]
;TesteEsp8266.c, 190 :: 		indice_output ++;
0x13DA	0x9902    LDR	R1, [SP, #8]
0x13DC	0x4608    MOV	R0, R1
0x13DE	0xF9B00000  LDRSH	R0, [R0, #0]
0x13E2	0x1C40    ADDS	R0, R0, #1
0x13E4	0x8008    STRH	R0, [R1, #0]
;TesteEsp8266.c, 191 :: 		segundo = 0;
0x13E6	0x2100    MOVS	R1, #0
0x13E8	0x481A    LDR	R0, [PC, #104]
0x13EA	0x7001    STRB	R1, [R0, #0]
;TesteEsp8266.c, 192 :: 		}
L_envia_tamanho50:
;TesteEsp8266.c, 193 :: 		}
0x13EC	0xE7E3    B	L_envia_tamanho48
L_envia_tamanho49:
;TesteEsp8266.c, 194 :: 		if(indice_output >= 510) indice_output = 510;
0x13EE	0x4818    LDR	R0, [PC, #96]
0x13F0	0xF9B00000  LDRSH	R0, [R0, #0]
0x13F4	0xF5B07FFF  CMP	R0, #510
0x13F8	0xDB04    BLT	L_envia_tamanho51
0x13FA	0xF24011FE  MOVW	R1, #510
0x13FE	0xB209    SXTH	R1, R1
0x1400	0x4813    LDR	R0, [PC, #76]
0x1402	0x8001    STRH	R1, [R0, #0]
L_envia_tamanho51:
;TesteEsp8266.c, 195 :: 		output[indice_output] = '\0';//finaliza string ocm null
0x1404	0x4812    LDR	R0, [PC, #72]
0x1406	0xF9B01000  LDRSH	R1, [R0, #0]
0x140A	0x480F    LDR	R0, [PC, #60]
0x140C	0x1841    ADDS	R1, R0, R1
0x140E	0x2000    MOVS	R0, #0
0x1410	0x7008    STRB	R0, [R1, #0]
;TesteEsp8266.c, 196 :: 		if(strstr(output,"OK\r\n>")){
0x1412	0x4811    LDR	R0, [PC, #68]
0x1414	0x4601    MOV	R1, R0
0x1416	0x480C    LDR	R0, [PC, #48]
0x1418	0xF7FFFBC6  BL	_strstr+0
0x141C	0xB140    CBZ	R0, L_envia_tamanho52
;TesteEsp8266.c, 197 :: 		saida = 1;
0x141E	0x2101    MOVS	R1, #1
0x1420	0x4806    LDR	R0, [PC, #24]
0x1422	0x7001    STRB	R1, [R0, #0]
;TesteEsp8266.c, 198 :: 		lcd_out(2,1,"OK >            ");
0x1424	0x480D    LDR	R0, [PC, #52]
0x1426	0x4602    MOV	R2, R0
0x1428	0x2101    MOVS	R1, #1
0x142A	0x2002    MOVS	R0, #2
0x142C	0xF7FFF934  BL	_Lcd_Out+0
;TesteEsp8266.c, 199 :: 		}
L_envia_tamanho52:
;TesteEsp8266.c, 200 :: 		return(saida);
0x1430	0x4802    LDR	R0, [PC, #8]
0x1432	0x7800    LDRB	R0, [R0, #0]
;TesteEsp8266.c, 201 :: 		}
L_end_envia_tamanho:
0x1434	0xF8DDE000  LDR	LR, [SP, #0]
0x1438	0xB003    ADD	SP, SP, #12
0x143A	0x4770    BX	LR
0x143C	0x02EF2000  	_saida+0
0x1440	0x02962000  	?lstr26_TesteEsp8266+0
0x1444	0x02A72000  	?lstr27_TesteEsp8266+0
0x1448	0x031C2000  	_output+0
0x144C	0x02B82000  	?lstr28_TesteEsp8266+0
0x1450	0x051C2000  	_indice_output+0
0x1454	0x051E2000  	_segundo+0
0x1458	0x02C82000  	?lstr29_TesteEsp8266+0
0x145C	0x02CE2000  	?lstr30_TesteEsp8266+0
; end of _envia_tamanho
_envia_dados:
;TesteEsp8266.c, 154 :: 		char envia_dados(){
0x1460	0xB083    SUB	SP, SP, #12
0x1462	0xF8CDE000  STR	LR, [SP, #0]
;TesteEsp8266.c, 155 :: 		saida = 0;
0x1466	0x2100    MOVS	R1, #0
0x1468	0x4830    LDR	R0, [PC, #192]
0x146A	0x7001    STRB	R1, [R0, #0]
;TesteEsp8266.c, 156 :: 		valor = 0;
0x146C	0x2100    MOVS	R1, #0
0x146E	0xB209    SXTH	R1, R1
0x1470	0x482F    LDR	R0, [PC, #188]
0x1472	0x8001    STRH	R1, [R0, #0]
;TesteEsp8266.c, 157 :: 		lcd_out(1,1,"Envia   Dados");
0x1474	0x482F    LDR	R0, [PC, #188]
0x1476	0x4602    MOV	R2, R0
0x1478	0x2101    MOVS	R1, #1
0x147A	0x2001    MOVS	R0, #1
0x147C	0xF7FFF90C  BL	_Lcd_Out+0
;TesteEsp8266.c, 158 :: 		lcd_out(2,1,"POST ");
0x1480	0x482D    LDR	R0, [PC, #180]
0x1482	0x4602    MOV	R2, R0
0x1484	0x2101    MOVS	R1, #1
0x1486	0x2002    MOVS	R0, #2
0x1488	0xF7FFF906  BL	_Lcd_Out+0
;TesteEsp8266.c, 159 :: 		output[0] = '\0';//inicia a string com null
0x148C	0x2100    MOVS	R1, #0
0x148E	0x482B    LDR	R0, [PC, #172]
0x1490	0x7001    STRB	R1, [R0, #0]
;TesteEsp8266.c, 160 :: 		indice_output = 0;
0x1492	0x2100    MOVS	R1, #0
0x1494	0xB209    SXTH	R1, R1
0x1496	0x482A    LDR	R0, [PC, #168]
0x1498	0x8001    STRH	R1, [R0, #0]
;TesteEsp8266.c, 161 :: 		segundo = 0;
0x149A	0x2100    MOVS	R1, #0
0x149C	0x4829    LDR	R0, [PC, #164]
0x149E	0x7001    STRB	R1, [R0, #0]
;TesteEsp8266.c, 162 :: 		UART2_Write_Text("POST /workspace/Projeto/sensor/ HTTP/1.1\r\nHost: 192.168.43.118:8080\r\nContent-Type: application/x-www-form-urlencoded\r\nContent-Length:20\r\n\r\n{""id"":0,""valor"":1}\r\n\r\n");
0x14A0	0x4829    LDR	R0, [PC, #164]
0x14A2	0xF7FFFB5B  BL	_UART2_Write_Text+0
;TesteEsp8266.c, 163 :: 		while(segundo < 3){
L_envia_dados43:
0x14A6	0x4827    LDR	R0, [PC, #156]
0x14A8	0x7800    LDRB	R0, [R0, #0]
0x14AA	0x2803    CMP	R0, #3
0x14AC	0xD217    BCS	L_envia_dados44
;TesteEsp8266.c, 164 :: 		if(UART2_Data_Ready()){
0x14AE	0xF7FFFB6F  BL	_UART2_Data_Ready+0
0x14B2	0xB198    CBZ	R0, L_envia_dados45
;TesteEsp8266.c, 165 :: 		output[indice_output] = UART2_Read();
0x14B4	0x4822    LDR	R0, [PC, #136]
0x14B6	0x9002    STR	R0, [SP, #8]
0x14B8	0xF9B01000  LDRSH	R1, [R0, #0]
0x14BC	0x481F    LDR	R0, [PC, #124]
0x14BE	0x1840    ADDS	R0, R0, R1
0x14C0	0x9001    STR	R0, [SP, #4]
0x14C2	0xF7FFFCAB  BL	_UART2_Read+0
0x14C6	0x9901    LDR	R1, [SP, #4]
0x14C8	0x7008    STRB	R0, [R1, #0]
;TesteEsp8266.c, 166 :: 		indice_output ++;
0x14CA	0x9902    LDR	R1, [SP, #8]
0x14CC	0x4608    MOV	R0, R1
0x14CE	0xF9B00000  LDRSH	R0, [R0, #0]
0x14D2	0x1C40    ADDS	R0, R0, #1
0x14D4	0x8008    STRH	R0, [R1, #0]
;TesteEsp8266.c, 167 :: 		segundo = 0;
0x14D6	0x2100    MOVS	R1, #0
0x14D8	0x481A    LDR	R0, [PC, #104]
0x14DA	0x7001    STRB	R1, [R0, #0]
;TesteEsp8266.c, 168 :: 		}
L_envia_dados45:
;TesteEsp8266.c, 169 :: 		}
0x14DC	0xE7E3    B	L_envia_dados43
L_envia_dados44:
;TesteEsp8266.c, 170 :: 		if(indice_output >= 510) indice_output = 510;
0x14DE	0x4818    LDR	R0, [PC, #96]
0x14E0	0xF9B00000  LDRSH	R0, [R0, #0]
0x14E4	0xF5B07FFF  CMP	R0, #510
0x14E8	0xDB04    BLT	L_envia_dados46
0x14EA	0xF24011FE  MOVW	R1, #510
0x14EE	0xB209    SXTH	R1, R1
0x14F0	0x4813    LDR	R0, [PC, #76]
0x14F2	0x8001    STRH	R1, [R0, #0]
L_envia_dados46:
;TesteEsp8266.c, 171 :: 		output[indice_output] = '\0';//finaliza string com null
0x14F4	0x4812    LDR	R0, [PC, #72]
0x14F6	0xF9B01000  LDRSH	R1, [R0, #0]
0x14FA	0x4810    LDR	R0, [PC, #64]
0x14FC	0x1841    ADDS	R1, R0, R1
0x14FE	0x2000    MOVS	R0, #0
0x1500	0x7008    STRB	R0, [R1, #0]
;TesteEsp8266.c, 172 :: 		if(strstr(output,"SEND OK")){
0x1502	0x4812    LDR	R0, [PC, #72]
0x1504	0x4601    MOV	R1, R0
0x1506	0x480D    LDR	R0, [PC, #52]
0x1508	0xF7FFFB4E  BL	_strstr+0
0x150C	0xB140    CBZ	R0, L_envia_dados47
;TesteEsp8266.c, 173 :: 		saida = 1;
0x150E	0x2101    MOVS	R1, #1
0x1510	0x4806    LDR	R0, [PC, #24]
0x1512	0x7001    STRB	R1, [R0, #0]
;TesteEsp8266.c, 174 :: 		lcd_out(2,1,"HTTP/1.1 200 OK ");
0x1514	0x480E    LDR	R0, [PC, #56]
0x1516	0x4602    MOV	R2, R0
0x1518	0x2101    MOVS	R1, #1
0x151A	0x2002    MOVS	R0, #2
0x151C	0xF7FFF8BC  BL	_Lcd_Out+0
;TesteEsp8266.c, 175 :: 		}
L_envia_dados47:
;TesteEsp8266.c, 176 :: 		return(saida);
0x1520	0x4802    LDR	R0, [PC, #8]
0x1522	0x7800    LDRB	R0, [R0, #0]
;TesteEsp8266.c, 177 :: 		}
L_end_envia_dados:
0x1524	0xF8DDE000  LDR	LR, [SP, #0]
0x1528	0xB003    ADD	SP, SP, #12
0x152A	0x4770    BX	LR
0x152C	0x02EF2000  	_saida+0
0x1530	0x05222000  	_valor+0
0x1534	0x01352000  	?lstr21_TesteEsp8266+0
0x1538	0x01432000  	?lstr22_TesteEsp8266+0
0x153C	0x031C2000  	_output+0
0x1540	0x051C2000  	_indice_output+0
0x1544	0x051E2000  	_segundo+0
0x1548	0x01492000  	?lstr23_TesteEsp8266+0
0x154C	0x01E72000  	?lstr24_TesteEsp8266+0
0x1550	0x01EF2000  	?lstr25_TesteEsp8266+0
; end of _envia_dados
___CC2DW:
;__Lib_System_4XX.c, 43 :: 		
0x1554	0xB081    SUB	SP, SP, #4
;__Lib_System_4XX.c, 45 :: 		
L_loopDW:
;__Lib_System_4XX.c, 46 :: 		
0x1556	0xF81C9B01  LDRB	R9, [R12], #1
;__Lib_System_4XX.c, 47 :: 		
0x155A	0xF80B9B01  STRB	R9, [R11], #1
;__Lib_System_4XX.c, 48 :: 		
0x155E	0xEBBB0F0A  CMP	R11, R10, LSL #0
;__Lib_System_4XX.c, 49 :: 		
0x1562	0xD1F8    BNE	L_loopDW
;__Lib_System_4XX.c, 51 :: 		
L_end___CC2DW:
0x1564	0xB001    ADD	SP, SP, #4
0x1566	0x4770    BX	LR
; end of ___CC2DW
___FillZeros:
;__Lib_System_4XX.c, 85 :: 		
0x11B8	0xB081    SUB	SP, SP, #4
;__Lib_System_4XX.c, 87 :: 		
0x11BA	0xF04F0900  MOV	R9, #0
;__Lib_System_4XX.c, 88 :: 		
0x11BE	0xF04F0C00  MOV	R12, #0
;__Lib_System_4XX.c, 89 :: 		
0x11C2	0xEBBD0F0A  CMP	SP, R10, LSL #0
;__Lib_System_4XX.c, 90 :: 		
0x11C6	0xDC04    BGT	L_loopFZs
;__Lib_System_4XX.c, 91 :: 		
0x11C8	0xEBBD0F0B  CMP	SP, R11, LSL #0
;__Lib_System_4XX.c, 92 :: 		
0x11CC	0xDB01    BLT	L_loopFZs
;__Lib_System_4XX.c, 93 :: 		
0x11CE	0x46D4    MOV	R12, R10
;__Lib_System_4XX.c, 94 :: 		
0x11D0	0x46EA    MOV	R10, SP
;__Lib_System_4XX.c, 95 :: 		
L_loopFZs:
;__Lib_System_4XX.c, 96 :: 		
0x11D2	0xF84B9B04  STR	R9, [R11], #4
;__Lib_System_4XX.c, 97 :: 		
0x11D6	0xEBBB0F0A  CMP	R11, R10, LSL #0
;__Lib_System_4XX.c, 98 :: 		
0x11DA	0xD1FA    BNE	L_loopFZs
;__Lib_System_4XX.c, 99 :: 		
0x11DC	0xEBBC0F0A  CMP	R12, R10, LSL #0
;__Lib_System_4XX.c, 100 :: 		
0x11E0	0xDD05    BLE	L_norep
;__Lib_System_4XX.c, 101 :: 		
0x11E2	0x46E2    MOV	R10, R12
;__Lib_System_4XX.c, 102 :: 		
0x11E4	0xF8D9B000  LDR	R11, [R9, #0]
;__Lib_System_4XX.c, 103 :: 		
0x11E8	0xF10B0B04  ADD	R11, R11, #4
;__Lib_System_4XX.c, 104 :: 		
0x11EC	0xE7F1    B	L_loopFZs
;__Lib_System_4XX.c, 105 :: 		
L_norep:
;__Lib_System_4XX.c, 107 :: 		
L_end___FillZeros:
0x11EE	0xB001    ADD	SP, SP, #4
0x11F0	0x4770    BX	LR
; end of ___FillZeros
__Lib_System_4XX_InitialSetUpRCCRCC2:
;__Lib_System_4XX.c, 452 :: 		
0x1BA0	0xB082    SUB	SP, SP, #8
0x1BA2	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_System_4XX.c, 455 :: 		
; ulRCC_CR start address is: 8 (R2)
0x1BA6	0x4A92    LDR	R2, [PC, #584]
;__Lib_System_4XX.c, 456 :: 		
; ulRCC_PLLCFGR start address is: 12 (R3)
0x1BA8	0x4B92    LDR	R3, [PC, #584]
;__Lib_System_4XX.c, 457 :: 		
; ulRCC_CFGR start address is: 16 (R4)
0x1BAA	0x4C93    LDR	R4, [PC, #588]
;__Lib_System_4XX.c, 458 :: 		
; ulVOLTAGE_RANGE start address is: 0 (R0)
0x1BAC	0x4893    LDR	R0, [PC, #588]
;__Lib_System_4XX.c, 459 :: 		
; Fosc_kHz start address is: 4 (R1)
0x1BAE	0x4994    LDR	R1, [PC, #592]
;__Lib_System_4XX.c, 461 :: 		
0x1BB0	0x2803    CMP	R0, #3
0x1BB2	0xF040803C  BNE	L___Lib_System_4XX_InitialSetUpRCCRCC231
; ulVOLTAGE_RANGE end address is: 0 (R0)
;__Lib_System_4XX.c, 462 :: 		
0x1BB6	0x4893    LDR	R0, [PC, #588]
0x1BB8	0x4281    CMP	R1, R0
0x1BBA	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC232
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 463 :: 		
0x1BBC	0x4892    LDR	R0, [PC, #584]
0x1BBE	0x6800    LDR	R0, [R0, #0]
0x1BC0	0xF0400105  ORR	R1, R0, #5
0x1BC4	0x4890    LDR	R0, [PC, #576]
0x1BC6	0x6001    STR	R1, [R0, #0]
0x1BC8	0xE030    B	L___Lib_System_4XX_InitialSetUpRCCRCC233
L___Lib_System_4XX_InitialSetUpRCCRCC232:
;__Lib_System_4XX.c, 464 :: 		
; Fosc_kHz start address is: 4 (R1)
0x1BCA	0x4890    LDR	R0, [PC, #576]
0x1BCC	0x4281    CMP	R1, R0
0x1BCE	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC234
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 465 :: 		
0x1BD0	0x488D    LDR	R0, [PC, #564]
0x1BD2	0x6800    LDR	R0, [R0, #0]
0x1BD4	0xF0400104  ORR	R1, R0, #4
0x1BD8	0x488B    LDR	R0, [PC, #556]
0x1BDA	0x6001    STR	R1, [R0, #0]
0x1BDC	0xE026    B	L___Lib_System_4XX_InitialSetUpRCCRCC235
L___Lib_System_4XX_InitialSetUpRCCRCC234:
;__Lib_System_4XX.c, 466 :: 		
; Fosc_kHz start address is: 4 (R1)
0x1BDE	0x488C    LDR	R0, [PC, #560]
0x1BE0	0x4281    CMP	R1, R0
0x1BE2	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC236
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 467 :: 		
0x1BE4	0x4888    LDR	R0, [PC, #544]
0x1BE6	0x6800    LDR	R0, [R0, #0]
0x1BE8	0xF0400103  ORR	R1, R0, #3
0x1BEC	0x4886    LDR	R0, [PC, #536]
0x1BEE	0x6001    STR	R1, [R0, #0]
0x1BF0	0xE01C    B	L___Lib_System_4XX_InitialSetUpRCCRCC237
L___Lib_System_4XX_InitialSetUpRCCRCC236:
;__Lib_System_4XX.c, 468 :: 		
; Fosc_kHz start address is: 4 (R1)
0x1BF2	0xF64E2060  MOVW	R0, #60000
0x1BF6	0x4281    CMP	R1, R0
0x1BF8	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC238
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 469 :: 		
0x1BFA	0x4883    LDR	R0, [PC, #524]
0x1BFC	0x6800    LDR	R0, [R0, #0]
0x1BFE	0xF0400102  ORR	R1, R0, #2
0x1C02	0x4881    LDR	R0, [PC, #516]
0x1C04	0x6001    STR	R1, [R0, #0]
0x1C06	0xE011    B	L___Lib_System_4XX_InitialSetUpRCCRCC239
L___Lib_System_4XX_InitialSetUpRCCRCC238:
;__Lib_System_4XX.c, 470 :: 		
; Fosc_kHz start address is: 4 (R1)
0x1C08	0xF2475030  MOVW	R0, #30000
0x1C0C	0x4281    CMP	R1, R0
0x1C0E	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC240
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 471 :: 		
0x1C10	0x487D    LDR	R0, [PC, #500]
0x1C12	0x6800    LDR	R0, [R0, #0]
0x1C14	0xF0400101  ORR	R1, R0, #1
0x1C18	0x487B    LDR	R0, [PC, #492]
0x1C1A	0x6001    STR	R1, [R0, #0]
0x1C1C	0xE006    B	L___Lib_System_4XX_InitialSetUpRCCRCC241
L___Lib_System_4XX_InitialSetUpRCCRCC240:
;__Lib_System_4XX.c, 473 :: 		
0x1C1E	0x487A    LDR	R0, [PC, #488]
0x1C20	0x6801    LDR	R1, [R0, #0]
0x1C22	0xF06F0007  MVN	R0, #7
0x1C26	0x4001    ANDS	R1, R0
0x1C28	0x4877    LDR	R0, [PC, #476]
0x1C2A	0x6001    STR	R1, [R0, #0]
L___Lib_System_4XX_InitialSetUpRCCRCC241:
L___Lib_System_4XX_InitialSetUpRCCRCC239:
L___Lib_System_4XX_InitialSetUpRCCRCC237:
L___Lib_System_4XX_InitialSetUpRCCRCC235:
L___Lib_System_4XX_InitialSetUpRCCRCC233:
;__Lib_System_4XX.c, 474 :: 		
0x1C2C	0xE10C    B	L___Lib_System_4XX_InitialSetUpRCCRCC242
L___Lib_System_4XX_InitialSetUpRCCRCC231:
;__Lib_System_4XX.c, 475 :: 		
; Fosc_kHz start address is: 4 (R1)
; ulVOLTAGE_RANGE start address is: 0 (R0)
0x1C2E	0x2802    CMP	R0, #2
0x1C30	0xF0408046  BNE	L___Lib_System_4XX_InitialSetUpRCCRCC243
; ulVOLTAGE_RANGE end address is: 0 (R0)
;__Lib_System_4XX.c, 476 :: 		
0x1C34	0x4877    LDR	R0, [PC, #476]
0x1C36	0x4281    CMP	R1, R0
0x1C38	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC244
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 477 :: 		
0x1C3A	0x4873    LDR	R0, [PC, #460]
0x1C3C	0x6800    LDR	R0, [R0, #0]
0x1C3E	0xF0400106  ORR	R1, R0, #6
0x1C42	0x4871    LDR	R0, [PC, #452]
0x1C44	0x6001    STR	R1, [R0, #0]
0x1C46	0xE03A    B	L___Lib_System_4XX_InitialSetUpRCCRCC245
L___Lib_System_4XX_InitialSetUpRCCRCC244:
;__Lib_System_4XX.c, 478 :: 		
; Fosc_kHz start address is: 4 (R1)
0x1C48	0x4870    LDR	R0, [PC, #448]
0x1C4A	0x4281    CMP	R1, R0
0x1C4C	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC246
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 479 :: 		
0x1C4E	0x486E    LDR	R0, [PC, #440]
0x1C50	0x6800    LDR	R0, [R0, #0]
0x1C52	0xF0400105  ORR	R1, R0, #5
0x1C56	0x486C    LDR	R0, [PC, #432]
0x1C58	0x6001    STR	R1, [R0, #0]
0x1C5A	0xE030    B	L___Lib_System_4XX_InitialSetUpRCCRCC247
L___Lib_System_4XX_InitialSetUpRCCRCC246:
;__Lib_System_4XX.c, 480 :: 		
; Fosc_kHz start address is: 4 (R1)
0x1C5C	0x486E    LDR	R0, [PC, #440]
0x1C5E	0x4281    CMP	R1, R0
0x1C60	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC248
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 481 :: 		
0x1C62	0x4869    LDR	R0, [PC, #420]
0x1C64	0x6800    LDR	R0, [R0, #0]
0x1C66	0xF0400104  ORR	R1, R0, #4
0x1C6A	0x4867    LDR	R0, [PC, #412]
0x1C6C	0x6001    STR	R1, [R0, #0]
0x1C6E	0xE026    B	L___Lib_System_4XX_InitialSetUpRCCRCC249
L___Lib_System_4XX_InitialSetUpRCCRCC248:
;__Lib_System_4XX.c, 482 :: 		
; Fosc_kHz start address is: 4 (R1)
0x1C70	0x486A    LDR	R0, [PC, #424]
0x1C72	0x4281    CMP	R1, R0
0x1C74	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC250
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 483 :: 		
0x1C76	0x4864    LDR	R0, [PC, #400]
0x1C78	0x6800    LDR	R0, [R0, #0]
0x1C7A	0xF0400103  ORR	R1, R0, #3
0x1C7E	0x4862    LDR	R0, [PC, #392]
0x1C80	0x6001    STR	R1, [R0, #0]
0x1C82	0xE01C    B	L___Lib_System_4XX_InitialSetUpRCCRCC251
L___Lib_System_4XX_InitialSetUpRCCRCC250:
;__Lib_System_4XX.c, 484 :: 		
; Fosc_kHz start address is: 4 (R1)
0x1C84	0xF64B3080  MOVW	R0, #48000
0x1C88	0x4281    CMP	R1, R0
0x1C8A	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC252
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 485 :: 		
0x1C8C	0x485E    LDR	R0, [PC, #376]
0x1C8E	0x6800    LDR	R0, [R0, #0]
0x1C90	0xF0400102  ORR	R1, R0, #2
0x1C94	0x485C    LDR	R0, [PC, #368]
0x1C96	0x6001    STR	R1, [R0, #0]
0x1C98	0xE011    B	L___Lib_System_4XX_InitialSetUpRCCRCC253
L___Lib_System_4XX_InitialSetUpRCCRCC252:
;__Lib_System_4XX.c, 486 :: 		
; Fosc_kHz start address is: 4 (R1)
0x1C9A	0xF64550C0  MOVW	R0, #24000
0x1C9E	0x4281    CMP	R1, R0
0x1CA0	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC254
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 487 :: 		
0x1CA2	0x4859    LDR	R0, [PC, #356]
0x1CA4	0x6800    LDR	R0, [R0, #0]
0x1CA6	0xF0400101  ORR	R1, R0, #1
0x1CAA	0x4857    LDR	R0, [PC, #348]
0x1CAC	0x6001    STR	R1, [R0, #0]
0x1CAE	0xE006    B	L___Lib_System_4XX_InitialSetUpRCCRCC255
L___Lib_System_4XX_InitialSetUpRCCRCC254:
;__Lib_System_4XX.c, 489 :: 		
0x1CB0	0x4855    LDR	R0, [PC, #340]
0x1CB2	0x6801    LDR	R1, [R0, #0]
0x1CB4	0xF06F0007  MVN	R0, #7
0x1CB8	0x4001    ANDS	R1, R0
0x1CBA	0x4853    LDR	R0, [PC, #332]
0x1CBC	0x6001    STR	R1, [R0, #0]
L___Lib_System_4XX_InitialSetUpRCCRCC255:
L___Lib_System_4XX_InitialSetUpRCCRCC253:
L___Lib_System_4XX_InitialSetUpRCCRCC251:
L___Lib_System_4XX_InitialSetUpRCCRCC249:
L___Lib_System_4XX_InitialSetUpRCCRCC247:
L___Lib_System_4XX_InitialSetUpRCCRCC245:
;__Lib_System_4XX.c, 490 :: 		
0x1CBE	0xE0C3    B	L___Lib_System_4XX_InitialSetUpRCCRCC256
L___Lib_System_4XX_InitialSetUpRCCRCC243:
;__Lib_System_4XX.c, 491 :: 		
; Fosc_kHz start address is: 4 (R1)
; ulVOLTAGE_RANGE start address is: 0 (R0)
0x1CC0	0x2801    CMP	R0, #1
0x1CC2	0xF0408051  BNE	L___Lib_System_4XX_InitialSetUpRCCRCC257
; ulVOLTAGE_RANGE end address is: 0 (R0)
;__Lib_System_4XX.c, 492 :: 		
0x1CC6	0x4851    LDR	R0, [PC, #324]
0x1CC8	0x4281    CMP	R1, R0
0x1CCA	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC258
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 493 :: 		
0x1CCC	0x484E    LDR	R0, [PC, #312]
0x1CCE	0x6800    LDR	R0, [R0, #0]
0x1CD0	0xF0400107  ORR	R1, R0, #7
0x1CD4	0x484C    LDR	R0, [PC, #304]
0x1CD6	0x6001    STR	R1, [R0, #0]
0x1CD8	0xE045    B	L___Lib_System_4XX_InitialSetUpRCCRCC259
L___Lib_System_4XX_InitialSetUpRCCRCC258:
;__Lib_System_4XX.c, 494 :: 		
; Fosc_kHz start address is: 4 (R1)
0x1CDA	0x4851    LDR	R0, [PC, #324]
0x1CDC	0x4281    CMP	R1, R0
0x1CDE	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC260
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 495 :: 		
0x1CE0	0x4849    LDR	R0, [PC, #292]
0x1CE2	0x6800    LDR	R0, [R0, #0]
0x1CE4	0xF0400106  ORR	R1, R0, #6
0x1CE8	0x4847    LDR	R0, [PC, #284]
0x1CEA	0x6001    STR	R1, [R0, #0]
0x1CEC	0xE03B    B	L___Lib_System_4XX_InitialSetUpRCCRCC261
L___Lib_System_4XX_InitialSetUpRCCRCC260:
;__Lib_System_4XX.c, 496 :: 		
; Fosc_kHz start address is: 4 (R1)
0x1CEE	0x4848    LDR	R0, [PC, #288]
0x1CF0	0x4281    CMP	R1, R0
0x1CF2	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC262
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 497 :: 		
0x1CF4	0x4844    LDR	R0, [PC, #272]
0x1CF6	0x6800    LDR	R0, [R0, #0]
0x1CF8	0xF0400105  ORR	R1, R0, #5
0x1CFC	0x4842    LDR	R0, [PC, #264]
0x1CFE	0x6001    STR	R1, [R0, #0]
0x1D00	0xE031    B	L___Lib_System_4XX_InitialSetUpRCCRCC263
L___Lib_System_4XX_InitialSetUpRCCRCC262:
;__Lib_System_4XX.c, 498 :: 		
; Fosc_kHz start address is: 4 (R1)
0x1D02	0x4846    LDR	R0, [PC, #280]
0x1D04	0x4281    CMP	R1, R0
0x1D06	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC264
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 499 :: 		
0x1D08	0x483F    LDR	R0, [PC, #252]
0x1D0A	0x6800    LDR	R0, [R0, #0]
0x1D0C	0xF0400104  ORR	R1, R0, #4
0x1D10	0x483D    LDR	R0, [PC, #244]
0x1D12	0x6001    STR	R1, [R0, #0]
0x1D14	0xE027    B	L___Lib_System_4XX_InitialSetUpRCCRCC265
L___Lib_System_4XX_InitialSetUpRCCRCC264:
;__Lib_System_4XX.c, 500 :: 		
; Fosc_kHz start address is: 4 (R1)
0x1D16	0xF24D20F0  MOVW	R0, #54000
0x1D1A	0x4281    CMP	R1, R0
0x1D1C	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC266
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 501 :: 		
0x1D1E	0x483A    LDR	R0, [PC, #232]
0x1D20	0x6800    LDR	R0, [R0, #0]
0x1D22	0xF0400103  ORR	R1, R0, #3
0x1D26	0x4838    LDR	R0, [PC, #224]
0x1D28	0x6001    STR	R1, [R0, #0]
0x1D2A	0xE01C    B	L___Lib_System_4XX_InitialSetUpRCCRCC267
L___Lib_System_4XX_InitialSetUpRCCRCC266:
;__Lib_System_4XX.c, 502 :: 		
; Fosc_kHz start address is: 4 (R1)
0x1D2C	0xF64840A0  MOVW	R0, #36000
0x1D30	0x4281    CMP	R1, R0
0x1D32	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC268
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 503 :: 		
0x1D34	0x4834    LDR	R0, [PC, #208]
0x1D36	0x6800    LDR	R0, [R0, #0]
0x1D38	0xF0400102  ORR	R1, R0, #2
0x1D3C	0x4832    LDR	R0, [PC, #200]
0x1D3E	0x6001    STR	R1, [R0, #0]
0x1D40	0xE011    B	L___Lib_System_4XX_InitialSetUpRCCRCC269
L___Lib_System_4XX_InitialSetUpRCCRCC268:
;__Lib_System_4XX.c, 504 :: 		
; Fosc_kHz start address is: 4 (R1)
0x1D42	0xF2446050  MOVW	R0, #18000
0x1D46	0x4281    CMP	R1, R0
0x1D48	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC270
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 505 :: 		
0x1D4A	0x482F    LDR	R0, [PC, #188]
0x1D4C	0x6800    LDR	R0, [R0, #0]
0x1D4E	0xF0400101  ORR	R1, R0, #1
0x1D52	0x482D    LDR	R0, [PC, #180]
0x1D54	0x6001    STR	R1, [R0, #0]
0x1D56	0xE006    B	L___Lib_System_4XX_InitialSetUpRCCRCC271
L___Lib_System_4XX_InitialSetUpRCCRCC270:
;__Lib_System_4XX.c, 507 :: 		
0x1D58	0x482B    LDR	R0, [PC, #172]
0x1D5A	0x6801    LDR	R1, [R0, #0]
0x1D5C	0xF06F0007  MVN	R0, #7
0x1D60	0x4001    ANDS	R1, R0
0x1D62	0x4829    LDR	R0, [PC, #164]
0x1D64	0x6001    STR	R1, [R0, #0]
L___Lib_System_4XX_InitialSetUpRCCRCC271:
L___Lib_System_4XX_InitialSetUpRCCRCC269:
L___Lib_System_4XX_InitialSetUpRCCRCC267:
L___Lib_System_4XX_InitialSetUpRCCRCC265:
L___Lib_System_4XX_InitialSetUpRCCRCC263:
L___Lib_System_4XX_InitialSetUpRCCRCC261:
L___Lib_System_4XX_InitialSetUpRCCRCC259:
;__Lib_System_4XX.c, 508 :: 		
0x1D66	0xE06F    B	L___Lib_System_4XX_InitialSetUpRCCRCC272
L___Lib_System_4XX_InitialSetUpRCCRCC257:
;__Lib_System_4XX.c, 509 :: 		
; Fosc_kHz start address is: 4 (R1)
; ulVOLTAGE_RANGE start address is: 0 (R0)
0x1D68	0x2800    CMP	R0, #0
0x1D6A	0xF040806D  BNE	L___Lib_System_4XX_InitialSetUpRCCRCC273
; ulVOLTAGE_RANGE end address is: 0 (R0)
;__Lib_System_4XX.c, 510 :: 		
0x1D6E	0x482D    LDR	R0, [PC, #180]
0x1D70	0x4281    CMP	R1, R0
0x1D72	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC274
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 511 :: 		
0x1D74	0x4824    LDR	R0, [PC, #144]
0x1D76	0x6800    LDR	R0, [R0, #0]
0x1D78	0xF0400107  ORR	R1, R0, #7
0x1D7C	0x4822    LDR	R0, [PC, #136]
0x1D7E	0x6001    STR	R1, [R0, #0]
0x1D80	0xE062    B	L___Lib_System_4XX_InitialSetUpRCCRCC275
L___Lib_System_4XX_InitialSetUpRCCRCC274:
;__Lib_System_4XX.c, 512 :: 		
; Fosc_kHz start address is: 4 (R1)
0x1D82	0x4825    LDR	R0, [PC, #148]
0x1D84	0x4281    CMP	R1, R0
0x1D86	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC276
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 513 :: 		
0x1D88	0x481F    LDR	R0, [PC, #124]
0x1D8A	0x6800    LDR	R0, [R0, #0]
0x1D8C	0xF0400106  ORR	R1, R0, #6
0x1D90	0x481D    LDR	R0, [PC, #116]
0x1D92	0x6001    STR	R1, [R0, #0]
0x1D94	0xE058    B	L___Lib_System_4XX_InitialSetUpRCCRCC277
L___Lib_System_4XX_InitialSetUpRCCRCC276:
;__Lib_System_4XX.c, 514 :: 		
; Fosc_kHz start address is: 4 (R1)
0x1D96	0x4824    LDR	R0, [PC, #144]
0x1D98	0x4281    CMP	R1, R0
0x1D9A	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC278
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 515 :: 		
0x1D9C	0x481A    LDR	R0, [PC, #104]
0x1D9E	0x6800    LDR	R0, [R0, #0]
0x1DA0	0xF0400105  ORR	R1, R0, #5
0x1DA4	0x4818    LDR	R0, [PC, #96]
0x1DA6	0x6001    STR	R1, [R0, #0]
0x1DA8	0xE04E    B	L___Lib_System_4XX_InitialSetUpRCCRCC279
L___Lib_System_4XX_InitialSetUpRCCRCC278:
;__Lib_System_4XX.c, 516 :: 		
; Fosc_kHz start address is: 4 (R1)
0x1DAA	0xF5B14F7A  CMP	R1, #64000
0x1DAE	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC280
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 517 :: 		
0x1DB0	0x4815    LDR	R0, [PC, #84]
0x1DB2	0x6800    LDR	R0, [R0, #0]
0x1DB4	0xF0400104  ORR	R1, R0, #4
0x1DB8	0x4813    LDR	R0, [PC, #76]
0x1DBA	0x6001    STR	R1, [R0, #0]
0x1DBC	0xE044    B	L___Lib_System_4XX_InitialSetUpRCCRCC281
L___Lib_System_4XX_InitialSetUpRCCRCC280:
;__Lib_System_4XX.c, 518 :: 		
; Fosc_kHz start address is: 4 (R1)
0x1DBE	0xF64B3080  MOVW	R0, #48000
0x1DC2	0x4281    CMP	R1, R0
0x1DC4	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC282
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 519 :: 		
0x1DC6	0x4810    LDR	R0, [PC, #64]
0x1DC8	0x6800    LDR	R0, [R0, #0]
0x1DCA	0xF0400103  ORR	R1, R0, #3
0x1DCE	0x480E    LDR	R0, [PC, #56]
0x1DD0	0x6001    STR	R1, [R0, #0]
0x1DD2	0xE039    B	L___Lib_System_4XX_InitialSetUpRCCRCC283
L___Lib_System_4XX_InitialSetUpRCCRCC282:
;__Lib_System_4XX.c, 520 :: 		
; Fosc_kHz start address is: 4 (R1)
0x1DD4	0xF5B14FFA  CMP	R1, #32000
0x1DD8	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC284
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 521 :: 		
0x1DDA	0x480B    LDR	R0, [PC, #44]
0x1DDC	0x6800    LDR	R0, [R0, #0]
0x1DDE	0xF0400102  ORR	R1, R0, #2
0x1DE2	0x4809    LDR	R0, [PC, #36]
0x1DE4	0x6001    STR	R1, [R0, #0]
0x1DE6	0xE02F    B	L___Lib_System_4XX_InitialSetUpRCCRCC285
L___Lib_System_4XX_InitialSetUpRCCRCC284:
;__Lib_System_4XX.c, 522 :: 		
; Fosc_kHz start address is: 4 (R1)
0x1DE8	0xF5B15F7A  CMP	R1, #16000
0x1DEC	0xD925    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC286
0x1DEE	0xE01D    B	#58
0x1DF0	0x00810000  	#129
0x1DF4	0x00100400  	#67108880
0x1DF8	0x00000000  	#0
0x1DFC	0x00030000  	#3
0x1E00	0x61A80000  	#25000
0x1E04	0x49F00002  	#150000
0x1E08	0x3C004002  	FLASH_ACR+0
0x1E0C	0xD4C00001  	#120000
0x1E10	0x5F900001  	#90000
0x1E14	0x32800002  	#144000
0x1E18	0x77000001  	#96000
0x1E1C	0x19400001  	#72000
0x1E20	0xA5E00001  	#108000
0x1E24	0xB5800001  	#112000
0x1E28	0x38800001  	#80000
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 523 :: 		
0x1E2C	0x482D    LDR	R0, [PC, #180]
0x1E2E	0x6800    LDR	R0, [R0, #0]
0x1E30	0xF0400101  ORR	R1, R0, #1
0x1E34	0x482B    LDR	R0, [PC, #172]
0x1E36	0x6001    STR	R1, [R0, #0]
0x1E38	0xE006    B	L___Lib_System_4XX_InitialSetUpRCCRCC287
L___Lib_System_4XX_InitialSetUpRCCRCC286:
;__Lib_System_4XX.c, 525 :: 		
0x1E3A	0x482A    LDR	R0, [PC, #168]
0x1E3C	0x6801    LDR	R1, [R0, #0]
0x1E3E	0xF06F0007  MVN	R0, #7
0x1E42	0x4001    ANDS	R1, R0
0x1E44	0x4827    LDR	R0, [PC, #156]
0x1E46	0x6001    STR	R1, [R0, #0]
L___Lib_System_4XX_InitialSetUpRCCRCC287:
L___Lib_System_4XX_InitialSetUpRCCRCC285:
L___Lib_System_4XX_InitialSetUpRCCRCC283:
L___Lib_System_4XX_InitialSetUpRCCRCC281:
L___Lib_System_4XX_InitialSetUpRCCRCC279:
L___Lib_System_4XX_InitialSetUpRCCRCC277:
L___Lib_System_4XX_InitialSetUpRCCRCC275:
;__Lib_System_4XX.c, 526 :: 		
L___Lib_System_4XX_InitialSetUpRCCRCC273:
L___Lib_System_4XX_InitialSetUpRCCRCC272:
L___Lib_System_4XX_InitialSetUpRCCRCC256:
L___Lib_System_4XX_InitialSetUpRCCRCC242:
;__Lib_System_4XX.c, 528 :: 		
0x1E48	0x2101    MOVS	R1, #1
0x1E4A	0xB249    SXTB	R1, R1
0x1E4C	0x4826    LDR	R0, [PC, #152]
0x1E4E	0x6001    STR	R1, [R0, #0]
;__Lib_System_4XX.c, 529 :: 		
0x1E50	0x4826    LDR	R0, [PC, #152]
0x1E52	0x6001    STR	R1, [R0, #0]
;__Lib_System_4XX.c, 531 :: 		
0x1E54	0xF7FFF9CE  BL	__Lib_System_4XX_SystemClockSetDefault+0
;__Lib_System_4XX.c, 533 :: 		
0x1E58	0x4825    LDR	R0, [PC, #148]
0x1E5A	0x6003    STR	R3, [R0, #0]
; ulRCC_PLLCFGR end address is: 12 (R3)
;__Lib_System_4XX.c, 534 :: 		
0x1E5C	0x4825    LDR	R0, [PC, #148]
0x1E5E	0x6004    STR	R4, [R0, #0]
;__Lib_System_4XX.c, 535 :: 		
0x1E60	0x4825    LDR	R0, [PC, #148]
0x1E62	0xEA020100  AND	R1, R2, R0, LSL #0
0x1E66	0x4825    LDR	R0, [PC, #148]
0x1E68	0x6001    STR	R1, [R0, #0]
;__Lib_System_4XX.c, 537 :: 		
0x1E6A	0xF0020001  AND	R0, R2, #1
0x1E6E	0xB140    CBZ	R0, L___Lib_System_4XX_InitialSetUpRCCRCC299
; ulRCC_CFGR end address is: 16 (R4)
; ulRCC_CR end address is: 8 (R2)
0x1E70	0x4621    MOV	R1, R4
;__Lib_System_4XX.c, 538 :: 		
L___Lib_System_4XX_InitialSetUpRCCRCC289:
; ulRCC_CFGR start address is: 4 (R1)
; ulRCC_CR start address is: 8 (R2)
0x1E72	0x4822    LDR	R0, [PC, #136]
0x1E74	0x6800    LDR	R0, [R0, #0]
0x1E76	0xF0000002  AND	R0, R0, #2
0x1E7A	0x2800    CMP	R0, #0
0x1E7C	0xD100    BNE	L___Lib_System_4XX_InitialSetUpRCCRCC290
;__Lib_System_4XX.c, 539 :: 		
0x1E7E	0xE7F8    B	L___Lib_System_4XX_InitialSetUpRCCRCC289
L___Lib_System_4XX_InitialSetUpRCCRCC290:
;__Lib_System_4XX.c, 540 :: 		
; ulRCC_CFGR end address is: 4 (R1)
0x1E80	0xE000    B	L___Lib_System_4XX_InitialSetUpRCCRCC288
; ulRCC_CR end address is: 8 (R2)
L___Lib_System_4XX_InitialSetUpRCCRCC299:
;__Lib_System_4XX.c, 537 :: 		
0x1E82	0x4621    MOV	R1, R4
;__Lib_System_4XX.c, 540 :: 		
L___Lib_System_4XX_InitialSetUpRCCRCC288:
;__Lib_System_4XX.c, 542 :: 		
; ulRCC_CFGR start address is: 4 (R1)
; ulRCC_CR start address is: 8 (R2)
0x1E84	0xF4023080  AND	R0, R2, #65536
0x1E88	0xB148    CBZ	R0, L___Lib_System_4XX_InitialSetUpRCCRCC2100
; ulRCC_CR end address is: 8 (R2)
; ulRCC_CFGR end address is: 4 (R1)
;__Lib_System_4XX.c, 543 :: 		
L___Lib_System_4XX_InitialSetUpRCCRCC292:
; ulRCC_CR start address is: 8 (R2)
; ulRCC_CFGR start address is: 4 (R1)
0x1E8A	0x481C    LDR	R0, [PC, #112]
0x1E8C	0x6800    LDR	R0, [R0, #0]
0x1E8E	0xF4003000  AND	R0, R0, #131072
0x1E92	0xB900    CBNZ	R0, L___Lib_System_4XX_InitialSetUpRCCRCC293
;__Lib_System_4XX.c, 544 :: 		
0x1E94	0xE7F9    B	L___Lib_System_4XX_InitialSetUpRCCRCC292
L___Lib_System_4XX_InitialSetUpRCCRCC293:
;__Lib_System_4XX.c, 545 :: 		
0x1E96	0x9201    STR	R2, [SP, #4]
; ulRCC_CFGR end address is: 4 (R1)
0x1E98	0x460A    MOV	R2, R1
0x1E9A	0x9901    LDR	R1, [SP, #4]
0x1E9C	0xE002    B	L___Lib_System_4XX_InitialSetUpRCCRCC291
; ulRCC_CR end address is: 8 (R2)
L___Lib_System_4XX_InitialSetUpRCCRCC2100:
;__Lib_System_4XX.c, 542 :: 		
0x1E9E	0x9101    STR	R1, [SP, #4]
0x1EA0	0x4611    MOV	R1, R2
0x1EA2	0x9A01    LDR	R2, [SP, #4]
;__Lib_System_4XX.c, 545 :: 		
L___Lib_System_4XX_InitialSetUpRCCRCC291:
;__Lib_System_4XX.c, 547 :: 		
; ulRCC_CR start address is: 4 (R1)
; ulRCC_CFGR start address is: 8 (R2)
0x1EA4	0xF0017080  AND	R0, R1, #16777216
; ulRCC_CR end address is: 4 (R1)
0x1EA8	0xB170    CBZ	R0, L___Lib_System_4XX_InitialSetUpRCCRCC2101
;__Lib_System_4XX.c, 548 :: 		
0x1EAA	0x4814    LDR	R0, [PC, #80]
0x1EAC	0x6800    LDR	R0, [R0, #0]
0x1EAE	0xF0407180  ORR	R1, R0, #16777216
0x1EB2	0x4812    LDR	R0, [PC, #72]
0x1EB4	0x6001    STR	R1, [R0, #0]
; ulRCC_CFGR end address is: 8 (R2)
0x1EB6	0x4611    MOV	R1, R2
;__Lib_System_4XX.c, 549 :: 		
L___Lib_System_4XX_InitialSetUpRCCRCC295:
; ulRCC_CFGR start address is: 4 (R1)
0x1EB8	0x4810    LDR	R0, [PC, #64]
0x1EBA	0x6800    LDR	R0, [R0, #0]
0x1EBC	0xF0007000  AND	R0, R0, #33554432
0x1EC0	0xB900    CBNZ	R0, L___Lib_System_4XX_InitialSetUpRCCRCC296
;__Lib_System_4XX.c, 550 :: 		
0x1EC2	0xE7F9    B	L___Lib_System_4XX_InitialSetUpRCCRCC295
L___Lib_System_4XX_InitialSetUpRCCRCC296:
;__Lib_System_4XX.c, 551 :: 		
0x1EC4	0x460A    MOV	R2, R1
0x1EC6	0xE7FF    B	L___Lib_System_4XX_InitialSetUpRCCRCC294
; ulRCC_CFGR end address is: 4 (R1)
L___Lib_System_4XX_InitialSetUpRCCRCC2101:
;__Lib_System_4XX.c, 547 :: 		
;__Lib_System_4XX.c, 551 :: 		
L___Lib_System_4XX_InitialSetUpRCCRCC294:
;__Lib_System_4XX.c, 554 :: 		
; ulRCC_CFGR start address is: 8 (R2)
; ulRCC_CFGR end address is: 8 (R2)
L___Lib_System_4XX_InitialSetUpRCCRCC297:
; ulRCC_CFGR start address is: 8 (R2)
0x1EC8	0x480A    LDR	R0, [PC, #40]
0x1ECA	0x6800    LDR	R0, [R0, #0]
0x1ECC	0xF000010C  AND	R1, R0, #12
0x1ED0	0x0090    LSLS	R0, R2, #2
0x1ED2	0xF000000C  AND	R0, R0, #12
0x1ED6	0x4281    CMP	R1, R0
0x1ED8	0xD000    BEQ	L___Lib_System_4XX_InitialSetUpRCCRCC298
;__Lib_System_4XX.c, 555 :: 		
; ulRCC_CFGR end address is: 8 (R2)
0x1EDA	0xE7F5    B	L___Lib_System_4XX_InitialSetUpRCCRCC297
L___Lib_System_4XX_InitialSetUpRCCRCC298:
;__Lib_System_4XX.c, 557 :: 		
L_end_InitialSetUpRCCRCC2:
0x1EDC	0xF8DDE000  LDR	LR, [SP, #0]
0x1EE0	0xB002    ADD	SP, SP, #8
0x1EE2	0x4770    BX	LR
0x1EE4	0x3C004002  	FLASH_ACR+0
0x1EE8	0x80204247  	FLASH_ACR+0
0x1EEC	0x80244247  	FLASH_ACR+0
0x1EF0	0x38044002  	RCC_PLLCFGR+0
0x1EF4	0x38084002  	RCC_CFGR+0
0x1EF8	0xFFFF000F  	#1048575
0x1EFC	0x38004002  	RCC_CR+0
; end of __Lib_System_4XX_InitialSetUpRCCRCC2
__Lib_System_4XX_SystemClockSetDefault:
;__Lib_System_4XX.c, 431 :: 		
0x11F4	0xB081    SUB	SP, SP, #4
;__Lib_System_4XX.c, 434 :: 		
0x11F6	0x480D    LDR	R0, [PC, #52]
0x11F8	0x6800    LDR	R0, [R0, #0]
0x11FA	0xF0400101  ORR	R1, R0, #1
0x11FE	0x480B    LDR	R0, [PC, #44]
0x1200	0x6001    STR	R1, [R0, #0]
;__Lib_System_4XX.c, 437 :: 		
0x1202	0x2100    MOVS	R1, #0
0x1204	0x480A    LDR	R0, [PC, #40]
0x1206	0x6001    STR	R1, [R0, #0]
;__Lib_System_4XX.c, 440 :: 		
0x1208	0x4808    LDR	R0, [PC, #32]
0x120A	0x6801    LDR	R1, [R0, #0]
0x120C	0x4809    LDR	R0, [PC, #36]
0x120E	0x4001    ANDS	R1, R0
0x1210	0x4806    LDR	R0, [PC, #24]
0x1212	0x6001    STR	R1, [R0, #0]
;__Lib_System_4XX.c, 443 :: 		
0x1214	0x4908    LDR	R1, [PC, #32]
0x1216	0x4809    LDR	R0, [PC, #36]
0x1218	0x6001    STR	R1, [R0, #0]
;__Lib_System_4XX.c, 446 :: 		
0x121A	0x4804    LDR	R0, [PC, #16]
0x121C	0x6801    LDR	R1, [R0, #0]
0x121E	0xF46F2080  MVN	R0, #262144
0x1222	0x4001    ANDS	R1, R0
0x1224	0x4801    LDR	R0, [PC, #4]
0x1226	0x6001    STR	R1, [R0, #0]
;__Lib_System_4XX.c, 450 :: 		
L_end_SystemClockSetDefault:
0x1228	0xB001    ADD	SP, SP, #4
0x122A	0x4770    BX	LR
0x122C	0x38004002  	RCC_CR+0
0x1230	0x38084002  	RCC_CFGR+0
0x1234	0xFFFFFEF6  	#-17367041
0x1238	0x30102400  	#603992080
0x123C	0x38044002  	RCC_PLLCFGR+0
; end of __Lib_System_4XX_SystemClockSetDefault
__Lib_System_4XX_InitialSetUpFosc:
;__Lib_System_4XX.c, 369 :: 		
0x2020	0xB081    SUB	SP, SP, #4
;__Lib_System_4XX.c, 370 :: 		
0x2022	0x4904    LDR	R1, [PC, #16]
0x2024	0x4804    LDR	R0, [PC, #16]
0x2026	0x6001    STR	R1, [R0, #0]
;__Lib_System_4XX.c, 371 :: 		
0x2028	0x4904    LDR	R1, [PC, #16]
0x202A	0x4805    LDR	R0, [PC, #20]
0x202C	0x6001    STR	R1, [R0, #0]
;__Lib_System_4XX.c, 372 :: 		
L_end_InitialSetUpFosc:
0x202E	0xB001    ADD	SP, SP, #4
0x2030	0x4770    BX	LR
0x2032	0xBF00    NOP
0x2034	0x61A80000  	#25000
0x2038	0x05342000  	___System_CLOCK_IN_KHZ+0
0x203C	0x00030000  	#3
0x2040	0x05382000  	__VOLTAGE_RANGE+0
; end of __Lib_System_4XX_InitialSetUpFosc
___GenExcept:
;__Lib_System_4XX.c, 314 :: 		
0x1B44	0xB081    SUB	SP, SP, #4
;__Lib_System_4XX.c, 315 :: 		
L___GenExcept27:
0x1B46	0xE7FE    B	L___GenExcept27
;__Lib_System_4XX.c, 316 :: 		
L_end___GenExcept:
0x1B48	0xB001    ADD	SP, SP, #4
0x1B4A	0x4770    BX	LR
; end of ___GenExcept
___EnableFPU:
;__Lib_System_4XX.c, 347 :: 		
0x1B4C	0xB081    SUB	SP, SP, #4
;__Lib_System_4XX.c, 350 :: 		
0x1B4E	0xF64E5088  MOVW	R0, #60808
;__Lib_System_4XX.c, 351 :: 		
0x1B52	0xF2CE0000  MOVT	R0, #57344
;__Lib_System_4XX.c, 353 :: 		
0x1B56	0x6801    LDR	R1, [R0, #0]
;__Lib_System_4XX.c, 355 :: 		
0x1B58	0xF4410170  ORR	R1, R1, #15728640
;__Lib_System_4XX.c, 357 :: 		
0x1B5C	0x6001    STR	R1, [R0, #0]
;__Lib_System_4XX.c, 359 :: 		
0x1B5E	0xBF00    NOP
;__Lib_System_4XX.c, 360 :: 		
0x1B60	0xBF00    NOP
;__Lib_System_4XX.c, 361 :: 		
0x1B62	0xBF00    NOP
;__Lib_System_4XX.c, 362 :: 		
0x1B64	0xBF00    NOP
;__Lib_System_4XX.c, 364 :: 		
0x1B66	0xEEF10A10  VMRS	R0, FPSCR
;__Lib_System_4XX.c, 365 :: 		
0x1B6A	0xF4400040  ORR	R0, R0, #12582912
;__Lib_System_4XX.c, 366 :: 		
0x1B6E	0xEEE10A10  VMSR	FPSCR, R0
;__Lib_System_4XX.c, 367 :: 		
L_end___EnableFPU:
0x1B72	0xB001    ADD	SP, SP, #4
0x1B74	0x4770    BX	LR
; end of ___EnableFPU
0x23CC	0xB500    PUSH	(R14)
0x23CE	0xF8DFB024  LDR	R11, [PC, #36]
0x23D2	0xF8DFA024  LDR	R10, [PC, #36]
0x23D6	0xF8DFC024  LDR	R12, [PC, #36]
0x23DA	0xF7FFF8BB  BL	5460
0x23DE	0xF8DFB020  LDR	R11, [PC, #32]
0x23E2	0xF8DFA020  LDR	R10, [PC, #32]
0x23E6	0xF8DFC020  LDR	R12, [PC, #32]
0x23EA	0xF7FFF8B3  BL	5460
0x23EE	0xBD00    POP	(R15)
0x23F0	0x4770    BX	LR
0x23F2	0xBF00    NOP
0x23F4	0x00002000  	#536870912
0x23F8	0x02EF2000  	#536871663
0x23FC	0x20440000  	#8260
0x2400	0x02F02000  	#536871664
0x2404	0x031C2000  	#536871708
0x2408	0x23A00000  	#9120
0x2468	0xB500    PUSH	(R14)
0x246A	0xF8DFB010  LDR	R11, [PC, #16]
0x246E	0xF8DFA010  LDR	R10, [PC, #16]
0x2472	0xF7FEFEA1  BL	4536
0x2476	0xBD00    POP	(R15)
0x2478	0x4770    BX	LR
0x247A	0xBF00    NOP
0x247C	0x00002000  	#536870912
0x2480	0x054C2000  	#536872268
_timer2_interrupt:
;TesteEsp8266.c, 297 :: 		void timer2_interrupt() iv ivt_int_tim2 {
;TesteEsp8266.c, 299 :: 		tim2_sr.uif = 0;//reset da flag de sinaliza??o
0x1B78	0x2100    MOVS	R1, #0
0x1B7A	0xB249    SXTB	R1, R1
0x1B7C	0x4806    LDR	R0, [PC, #24]
0x1B7E	0x6001    STR	R1, [R0, #0]
;TesteEsp8266.c, 300 :: 		segundo ++;
0x1B80	0x4906    LDR	R1, [PC, #24]
0x1B82	0x7808    LDRB	R0, [R1, #0]
0x1B84	0x1C40    ADDS	R0, R0, #1
0x1B86	0xB2C0    UXTB	R0, R0
0x1B88	0x7008    STRB	R0, [R1, #0]
;TesteEsp8266.c, 301 :: 		if(segundo >= 60) segundo = 0;
0x1B8A	0x283C    CMP	R0, #60
0x1B8C	0xD302    BCC	L_timer2_interrupt80
0x1B8E	0x2100    MOVS	R1, #0
0x1B90	0x4802    LDR	R0, [PC, #8]
0x1B92	0x7001    STRB	R1, [R0, #0]
L_timer2_interrupt80:
;TesteEsp8266.c, 302 :: 		}
L_end_timer2_interrupt:
0x1B94	0x4770    BX	LR
0x1B96	0xBF00    NOP
0x1B98	0x02004200  	TIM2_SR+0
0x1B9C	0x051E2000  	_segundo+0
; end of _timer2_interrupt
;,0 :: _initBlock_0 [88]
; Containing: ?ICS?lstr31_TesteEsp8266 [35]
;             ?ICS?lstr32_TesteEsp8266 [18]
;             ?ICS?lstr33_TesteEsp8266 [18]
;             ?ICS?lstr3_TesteEsp8266 [17]
0x2044	0x432B5441 ;_initBlock_0+0 : ?ICS?lstr31_TesteEsp8266 at 0x2044
0x2048	0x50414A57 ;_initBlock_0+4
0x204C	0x4645445F ;_initBlock_0+8
0x2050	0x5341223D ;_initBlock_0+12
0x2054	0x2C225355 ;_initBlock_0+16
0x2058	0x73657422 ;_initBlock_0+20
0x205C	0x32316574 ;_initBlock_0+24
0x2060	0x22353433 ;_initBlock_0+28
0x2064	0x43000A0D ;_initBlock_0+32 : ?ICS?lstr32_TesteEsp8266 at 0x2067
0x2068	0x63656E6F ;_initBlock_0+36
0x206C	0x61206174 ;_initBlock_0+40
0x2070	0x5041206F ;_initBlock_0+44
0x2074	0x20202020 ;_initBlock_0+48
0x2078	0x2B544100 ;_initBlock_0+52 : ?ICS?lstr33_TesteEsp8266 at 0x2079
0x207C	0x414A5743 ;_initBlock_0+56
0x2080	0x45445F50 ;_initBlock_0+60
0x2084	0x20202046 ;_initBlock_0+64
0x2088	0x54002020 ;_initBlock_0+68 : ?ICS?lstr3_TesteEsp8266 at 0x208B
0x208C	0x61747365 ;_initBlock_0+72
0x2090	0x6E6F4320 ;_initBlock_0+76
0x2094	0x6F617865 ;_initBlock_0+80
0x2098	0x002E2E2E ;_initBlock_0+84
; end of _initBlock_0
;,0 :: _initBlock_1 [32]
; Containing: ?ICS?lstr4_TesteEsp8266 [17]
;             ?ICS?lstr5_TesteEsp8266 [15]
0x209C	0x432B5441 ;_initBlock_1+0 : ?ICS?lstr4_TesteEsp8266 at 0x209C
0x20A0	0x54535049 ;_initBlock_1+4
0x20A4	0x53555441 ;_initBlock_1+8
0x20A8	0x20202020 ;_initBlock_1+12
0x20AC	0x2B544100 ;_initBlock_1+16 : ?ICS?lstr5_TesteEsp8266 at 0x20AD
0x20B0	0x53504943 ;_initBlock_1+20
0x20B4	0x55544154 ;_initBlock_1+24
0x20B8	0x000A0D53 ;_initBlock_1+28
; end of _initBlock_1
;,0 :: _initBlock_2 [18]
; Containing: ?ICS?lstr6_TesteEsp8266 [9]
;             ?ICS?lstr7_TesteEsp8266 [9]
0x20BC	0x54415453 ;_initBlock_2+0 : ?ICS?lstr6_TesteEsp8266 at 0x20BC
0x20C0	0x323A5355 ;_initBlock_2+4
0x20C4	0x41545300 ;_initBlock_2+8 : ?ICS?lstr7_TesteEsp8266 at 0x20C5
0x20C8	0x3A535554 ;_initBlock_2+12
0x20CC	0x0033 ;_initBlock_2+16
; end of _initBlock_2
;,0 :: _initBlock_3 [24]
; Containing: ?ICS?lstr8_TesteEsp8266 [9]
;             ?ICS?lstr9_TesteEsp8266 [15]
0x20CE	0x54415453 ;_initBlock_3+0 : ?ICS?lstr8_TesteEsp8266 at 0x20CE
0x20D2	0x343A5355 ;_initBlock_3+4
0x20D6	0x73654400 ;_initBlock_3+8 : ?ICS?lstr9_TesteEsp8266 at 0x20D7
0x20DA	0x656E6F63 ;_initBlock_3+12
0x20DE	0x64617463 ;_initBlock_3+16
0x20E2	0x0020206F ;_initBlock_3+20
; end of _initBlock_3
;,0 :: _initBlock_4 [14]
; Containing: ?ICS?lstr10_TesteEsp8266 [9]
;             ?ICS?lstr11_TesteEsp8266 [5]
0x20E6	0x54415453 ;_initBlock_4+0 : ?ICS?lstr10_TesteEsp8266 at 0x20E6
0x20EA	0x353A5355 ;_initBlock_4+4
0x20EE	0x73756200 ;_initBlock_4+8 : ?ICS?lstr11_TesteEsp8266 at 0x20EF
0x20F2	0x0079 ;_initBlock_4+12
; end of _initBlock_4
;TesteEsp8266.c,0 :: ?ICS?lstr34_TesteEsp8266 [18]
0x20F4	0x432B5441 ;?ICS?lstr34_TesteEsp8266+0
0x20F8	0x444F4D57 ;?ICS?lstr34_TesteEsp8266+4
0x20FC	0x45445F45 ;?ICS?lstr34_TesteEsp8266+8
0x2100	0x0D333D46 ;?ICS?lstr34_TesteEsp8266+12
0x2104	0x000A ;?ICS?lstr34_TesteEsp8266+16
; end of ?ICS?lstr34_TesteEsp8266
;,0 :: _initBlock_6 [34]
; Containing: ?ICS?lstr35_TesteEsp8266 [17]
;             ?ICS?lstr36_TesteEsp8266 [17]
0x2106	0x666E6F43 ;_initBlock_6+0 : ?ICS?lstr35_TesteEsp8266 at 0x2106
0x210A	0x20206769 ;_initBlock_6+4
0x210E	0x50534520 ;_initBlock_6+8
0x2112	0x36363238 ;_initBlock_6+12
0x2116	0x2B544100 ;_initBlock_6+16 : ?ICS?lstr36_TesteEsp8266 at 0x2117
0x211A	0x4F4D5743 ;_initBlock_6+20
0x211E	0x333D4544 ;_initBlock_6+24
0x2122	0x20202020 ;_initBlock_6+28
0x2126	0x0020 ;_initBlock_6+32
; end of _initBlock_6
;,0 :: _initBlock_7 [30]
; Containing: ?ICS?lstr37_TesteEsp8266 [13]
;             ?ICS?lstr38_TesteEsp8266 [17]
0x2128	0x522B5441 ;_initBlock_7+0 : ?ICS?lstr37_TesteEsp8266 at 0x2128
0x212C	0x4F545345 ;_initBlock_7+4
0x2130	0x0A0D4552 ;_initBlock_7+8
0x2134	0x63614600 ;_initBlock_7+12 : ?ICS?lstr38_TesteEsp8266 at 0x2135
0x2138	0x79726F74 ;_initBlock_7+16
0x213C	0x73655220 ;_initBlock_7+20
0x2140	0x20207465 ;_initBlock_7+24
0x2144	0x0020 ;_initBlock_7+28
; end of _initBlock_7
;,0 :: _initBlock_8 [34]
; Containing: ?ICS?lstr39_TesteEsp8266 [17]
;             ?ICS?lstr1_TesteEsp8266 [17]
0x2146	0x522B5441 ;_initBlock_8+0 : ?ICS?lstr39_TesteEsp8266 at 0x2146
0x214A	0x4F545345 ;_initBlock_8+4
0x214E	0x20204552 ;_initBlock_8+8
0x2152	0x20202020 ;_initBlock_8+12
0x2156	0x65542000 ;_initBlock_8+16 : ?ICS?lstr1_TesteEsp8266 at 0x2157
0x215A	0x20657473 ;_initBlock_8+20
0x215E	0x20505345 ;_initBlock_8+24
0x2162	0x36363238 ;_initBlock_8+28
0x2166	0x0020 ;_initBlock_8+32
; end of _initBlock_8
;,0 :: _initBlock_9 [220]
; Containing: ?ICS?lstr2_TesteEsp8266 [17]
;             ?ICS?lstr21_TesteEsp8266 [14]
;             ?ICS?lstr22_TesteEsp8266 [6]
;             ?ICS?lstr23_TesteEsp8266 [158]
;             ?ICS?lstr24_TesteEsp8266 [8]
;             ?ICS?lstr25_TesteEsp8266 [17]
0x2168	0x6D655320 ;_initBlock_9+0 : ?ICS?lstr2_TesteEsp8266 at 0x2168
0x216C	0x6E6F6320 ;_initBlock_9+4
0x2170	0x6F617865 ;_initBlock_9+8
0x2174	0x20504120 ;_initBlock_9+12
0x2178	0x766E4500 ;_initBlock_9+16 : ?ICS?lstr21_TesteEsp8266 at 0x2179
0x217C	0x20206169 ;_initBlock_9+20
0x2180	0x64614420 ;_initBlock_9+24
0x2184	0x5000736F ;_initBlock_9+28 : ?ICS?lstr22_TesteEsp8266 at 0x2187
0x2188	0x2054534F ;_initBlock_9+32
0x218C	0x534F5000 ;_initBlock_9+36 : ?ICS?lstr23_TesteEsp8266 at 0x218D
0x2190	0x772F2054 ;_initBlock_9+40
0x2194	0x736B726F ;_initBlock_9+44
0x2198	0x65636170 ;_initBlock_9+48
0x219C	0x6F72502F ;_initBlock_9+52
0x21A0	0x6F74656A ;_initBlock_9+56
0x21A4	0x6E65732F ;_initBlock_9+60
0x21A8	0x2F726F73 ;_initBlock_9+64
0x21AC	0x54544820 ;_initBlock_9+68
0x21B0	0x2E312F50 ;_initBlock_9+72
0x21B4	0x480A0D31 ;_initBlock_9+76
0x21B8	0x3A74736F ;_initBlock_9+80
0x21BC	0x32393120 ;_initBlock_9+84
0x21C0	0x3836312E ;_initBlock_9+88
0x21C4	0x2E33342E ;_initBlock_9+92
0x21C8	0x3A383131 ;_initBlock_9+96
0x21CC	0x30383038 ;_initBlock_9+100
0x21D0	0x6F430A0D ;_initBlock_9+104
0x21D4	0x6E65746E ;_initBlock_9+108
0x21D8	0x79542D74 ;_initBlock_9+112
0x21DC	0x203A6570 ;_initBlock_9+116
0x21E0	0x6C707061 ;_initBlock_9+120
0x21E4	0x74616369 ;_initBlock_9+124
0x21E8	0x2F6E6F69 ;_initBlock_9+128
0x21EC	0x77772D78 ;_initBlock_9+132
0x21F0	0x6F662D77 ;_initBlock_9+136
0x21F4	0x752D6D72 ;_initBlock_9+140
0x21F8	0x6E656C72 ;_initBlock_9+144
0x21FC	0x65646F63 ;_initBlock_9+148
0x2200	0x430A0D64 ;_initBlock_9+152
0x2204	0x65746E6F ;_initBlock_9+156
0x2208	0x4C2D746E ;_initBlock_9+160
0x220C	0x74676E65 ;_initBlock_9+164
0x2210	0x30323A68 ;_initBlock_9+168
0x2214	0x0A0D0A0D ;_initBlock_9+172
0x2218	0x3A64697B ;_initBlock_9+176
0x221C	0x61762C30 ;_initBlock_9+180
0x2220	0x3A726F6C ;_initBlock_9+184
0x2224	0x0A0D7D31 ;_initBlock_9+188
0x2228	0x53000A0D ;_initBlock_9+192 : ?ICS?lstr24_TesteEsp8266 at 0x222B
0x222C	0x20444E45 ;_initBlock_9+196
0x2230	0x48004B4F ;_initBlock_9+200 : ?ICS?lstr25_TesteEsp8266 at 0x2233
0x2234	0x2F505454 ;_initBlock_9+204
0x2238	0x20312E31 ;_initBlock_9+208
0x223C	0x20303032 ;_initBlock_9+212
0x2240	0x00204B4F ;_initBlock_9+216
; end of _initBlock_9
;,0 :: _initBlock_10 [34]
; Containing: ?ICS?lstr12_TesteEsp8266 [17]
;             ?ICS?lstr13_TesteEsp8266 [17]
0x2244	0x69726556 ;_initBlock_10+0 : ?ICS?lstr12_TesteEsp8266 at 0x2244
0x2248	0x61636966 ;_initBlock_10+4
0x224C	0x42455720 ;_initBlock_10+8
0x2250	0x2E2E2E20 ;_initBlock_10+12
0x2254	0x2B544100 ;_initBlock_10+16 : ?ICS?lstr13_TesteEsp8266 at 0x2255
0x2258	0x53504943 ;_initBlock_10+20
0x225C	0x54524154 ;_initBlock_10+24
0x2260	0x4354223D ;_initBlock_10+28
0x2264	0x0050 ;_initBlock_10+32
; end of _initBlock_10
;TesteEsp8266.c,0 :: ?ICS?lstr14_TesteEsp8266 [42]
0x2266	0x432B5441 ;?ICS?lstr14_TesteEsp8266+0
0x226A	0x54535049 ;?ICS?lstr14_TesteEsp8266+4
0x226E	0x3D545241 ;?ICS?lstr14_TesteEsp8266+8
0x2272	0x50435422 ;?ICS?lstr14_TesteEsp8266+12
0x2276	0x31222C22 ;?ICS?lstr14_TesteEsp8266+16
0x227A	0x312E3239 ;?ICS?lstr14_TesteEsp8266+20
0x227E	0x342E3836 ;?ICS?lstr14_TesteEsp8266+24
0x2282	0x31312E33 ;?ICS?lstr14_TesteEsp8266+28
0x2286	0x382C2238 ;?ICS?lstr14_TesteEsp8266+32
0x228A	0x0D303830 ;?ICS?lstr14_TesteEsp8266+36
0x228E	0x000A ;?ICS?lstr14_TesteEsp8266+40
; end of ?ICS?lstr14_TesteEsp8266
;TesteEsp8266.c,0 :: ?ICS?lstr15_TesteEsp8266 [8]
0x2290	0x4E4E4F43 ;?ICS?lstr15_TesteEsp8266+0
0x2294	0x00544345 ;?ICS?lstr15_TesteEsp8266+4
; end of ?ICS?lstr15_TesteEsp8266
;,0 :: _initBlock_13 [42]
; Containing: ?ICS?lstr16_TesteEsp8266 [17]
;             ?ICS?lstr17_TesteEsp8266 [8]
;             ?ICS?lstr18_TesteEsp8266 [17]
0x2298	0x4E4E4F43 ;_initBlock_13+0 : ?ICS?lstr16_TesteEsp8266 at 0x2298
0x229C	0x20544345 ;_initBlock_13+4
0x22A0	0x20202020 ;_initBlock_13+8
0x22A4	0x20202020 ;_initBlock_13+12
0x22A8	0x524C4100 ;_initBlock_13+16 : ?ICS?lstr17_TesteEsp8266 at 0x22A9
0x22AC	0x59444145 ;_initBlock_13+20
0x22B0	0x524C4100 ;_initBlock_13+24 : ?ICS?lstr18_TesteEsp8266 at 0x22B1
0x22B4	0x59444145 ;_initBlock_13+28
0x22B8	0x20202020 ;_initBlock_13+32
0x22BC	0x20202020 ;_initBlock_13+36
0x22C0	0x0020 ;_initBlock_13+40
; end of _initBlock_13
;,0 :: _initBlock_14 [24]
; Containing: ?ICS?lstr19_TesteEsp8266 [7]
;             ?ICS?lstr20_TesteEsp8266 [17]
0x22C2	0x534F4C43 ;_initBlock_14+0 : ?ICS?lstr19_TesteEsp8266 at 0x22C2
0x22C6	0x43004445 ;_initBlock_14+4 : ?ICS?lstr20_TesteEsp8266 at 0x22C9
0x22CA	0x45534F4C ;_initBlock_14+8
0x22CE	0x20202044 ;_initBlock_14+12
0x22D2	0x20202020 ;_initBlock_14+16
0x22D6	0x00202020 ;_initBlock_14+20
; end of _initBlock_14
;,0 :: _initBlock_15 [34]
; Containing: ?ICS?lstr26_TesteEsp8266 [17]
;             ?ICS?lstr27_TesteEsp8266 [17]
0x22DA	0x69766E45 ;_initBlock_15+0 : ?ICS?lstr26_TesteEsp8266 at 0x22DA
0x22DE	0x61742061 ;_initBlock_15+4
0x22E2	0x686E616D ;_initBlock_15+8
0x22E6	0x2E2E2E6F ;_initBlock_15+12
0x22EA	0x2B544100 ;_initBlock_15+16 : ?ICS?lstr27_TesteEsp8266 at 0x22EB
0x22EE	0x53504943 ;_initBlock_15+20
0x22F2	0x3D444E45 ;_initBlock_15+24
0x22F6	0x20203535 ;_initBlock_15+28
0x22FA	0x0020 ;_initBlock_15+32
; end of _initBlock_15
;TesteEsp8266.c,0 :: ?ICS?lstr28_TesteEsp8266 [16]
0x22FC	0x432B5441 ;?ICS?lstr28_TesteEsp8266+0
0x2300	0x45535049 ;?ICS?lstr28_TesteEsp8266+4
0x2304	0x353D444E ;?ICS?lstr28_TesteEsp8266+8
0x2308	0x000A0D35 ;?ICS?lstr28_TesteEsp8266+12
; end of ?ICS?lstr28_TesteEsp8266
;TesteEsp8266.c,0 :: ?ICS?lstr29_TesteEsp8266 [6]
0x230C	0x0A0D4B4F ;?ICS?lstr29_TesteEsp8266+0
0x2310	0x003E ;?ICS?lstr29_TesteEsp8266+4
; end of ?ICS?lstr29_TesteEsp8266
;,0 :: _initBlock_18 [33]
; Containing: ?ICS?lstr30_TesteEsp8266 [17]
;             ?ICS__Lib_System_4XX_APBAHBPrescTable [16]
0x2312	0x3E204B4F ;_initBlock_18+0 : ?ICS?lstr30_TesteEsp8266 at 0x2312
0x2316	0x20202020 ;_initBlock_18+4
0x231A	0x20202020 ;_initBlock_18+8
0x231E	0x20202020 ;_initBlock_18+12
0x2322	0x00000000 ;_initBlock_18+16 : ?ICS__Lib_System_4XX_APBAHBPrescTable at 0x2323
0x2326	0x03020100 ;_initBlock_18+20
0x232A	0x03020104 ;_initBlock_18+24
0x232E	0x08070604 ;_initBlock_18+28
0x2332	0x09 ;_initBlock_18+32
; end of _initBlock_18
;__Lib_GPIO_32F4xx_Defs.c,797 :: __GPIO_MODULE_USART2_PA23 [108]
0x2334	0x00000702 ;__GPIO_MODULE_USART2_PA23+0
0x2338	0x00000703 ;__GPIO_MODULE_USART2_PA23+4
0x233C	0xFFFFFFFF ;__GPIO_MODULE_USART2_PA23+8
0x2340	0x00000000 ;__GPIO_MODULE_USART2_PA23+12
0x2344	0x00000000 ;__GPIO_MODULE_USART2_PA23+16
0x2348	0x00000000 ;__GPIO_MODULE_USART2_PA23+20
0x234C	0x00000000 ;__GPIO_MODULE_USART2_PA23+24
0x2350	0x00000000 ;__GPIO_MODULE_USART2_PA23+28
0x2354	0x00000000 ;__GPIO_MODULE_USART2_PA23+32
0x2358	0x00000000 ;__GPIO_MODULE_USART2_PA23+36
0x235C	0x00000000 ;__GPIO_MODULE_USART2_PA23+40
0x2360	0x00000000 ;__GPIO_MODULE_USART2_PA23+44
0x2364	0x00000000 ;__GPIO_MODULE_USART2_PA23+48
0x2368	0x00001018 ;__GPIO_MODULE_USART2_PA23+52
0x236C	0x00001018 ;__GPIO_MODULE_USART2_PA23+56
0x2370	0x00000000 ;__GPIO_MODULE_USART2_PA23+60
0x2374	0x00000000 ;__GPIO_MODULE_USART2_PA23+64
0x2378	0x00000000 ;__GPIO_MODULE_USART2_PA23+68
0x237C	0x00000000 ;__GPIO_MODULE_USART2_PA23+72
0x2380	0x00000000 ;__GPIO_MODULE_USART2_PA23+76
0x2384	0x00000000 ;__GPIO_MODULE_USART2_PA23+80
0x2388	0x00000000 ;__GPIO_MODULE_USART2_PA23+84
0x238C	0x00000000 ;__GPIO_MODULE_USART2_PA23+88
0x2390	0x00000000 ;__GPIO_MODULE_USART2_PA23+92
0x2394	0x00000000 ;__GPIO_MODULE_USART2_PA23+96
0x2398	0x00000000 ;__GPIO_MODULE_USART2_PA23+100
0x239C	0x00000000 ;__GPIO_MODULE_USART2_PA23+104
; end of __GPIO_MODULE_USART2_PA23
;__Lib_USB_32F4xx.c,0 :: ?ICS__Lib_USB_32F4xx_USBD_DCD_INT_cb [44]
0x23A0	0xFFFFFFFF ;?ICS__Lib_USB_32F4xx_USBD_DCD_INT_cb+0
0x23A4	0xFFFFFFFF ;?ICS__Lib_USB_32F4xx_USBD_DCD_INT_cb+4
0x23A8	0xFFFFFFFF ;?ICS__Lib_USB_32F4xx_USBD_DCD_INT_cb+8
0x23AC	0xFFFFFFFF ;?ICS__Lib_USB_32F4xx_USBD_DCD_INT_cb+12
0x23B0	0xFFFFFFFF ;?ICS__Lib_USB_32F4xx_USBD_DCD_INT_cb+16
0x23B4	0xFFFFFFFF ;?ICS__Lib_USB_32F4xx_USBD_DCD_INT_cb+20
0x23B8	0xFFFFFFFF ;?ICS__Lib_USB_32F4xx_USBD_DCD_INT_cb+24
0x23BC	0xFFFFFFFF ;?ICS__Lib_USB_32F4xx_USBD_DCD_INT_cb+28
0x23C0	0xFFFFFFFF ;?ICS__Lib_USB_32F4xx_USBD_DCD_INT_cb+32
0x23C4	0xFFFFFFFF ;?ICS__Lib_USB_32F4xx_USBD_DCD_INT_cb+36
0x23C8	0xFFFFFFFF ;?ICS__Lib_USB_32F4xx_USBD_DCD_INT_cb+40
; end of ?ICS__Lib_USB_32F4xx_USBD_DCD_INT_cb
Symbol List:
//** Routines locations **
//ADDRESS    SIZE    PROCEDURE
//----------------------------------------------
0x0188     [252]    __Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function
0x0288      [22]    _Delay_50us
0x02A0      [12]    _Get_Fosc_kHz
0x02AC      [30]    __Lib_UART_123_45_6_UARTx_Write
0x02D0      [26]    _Delay_1us
0x02F0      [26]    _Delay_5500us
0x030C      [70]    _GPIO_Alternate_Function_Enable
0x0354      [40]    _Lcd_Chr_CP
0x037C      [50]    __Lib_UART_123_45_6_UARTx_Write_Text
0x03B0     [204]    _Lcd_Cmd
0x047C     [132]    _RCC_GetClocksFrequency
0x0500     [136]    __Lib_ADC_123_32F20x_16ch_ADCx_Get_Sample
0x0588      [28]    _strlen
0x05A4      [28]    _ADC1_Get_Sample
0x05C0      [40]    _strchr
0x05E8      [12]    __Lib_UART_123_45_6_UARTx_Data_Ready
0x05F4      [80]    _WordToStr
0x0644      [58]    _strncmp
0x0680      [22]    __Lib_UART_123_45_6_UARTx_Read
0x0698     [116]    _Lcd_Out
0x070C     [660]    __Lib_UART_123_45_6_UARTx_Init_Advanced
0x09A0     [168]    _GPIO_Clk_Enable
0x0A48     [276]    __Lib_ADC_123_32F20x_16ch_ADCx_Init
0x0B5C      [28]    _UART2_Write_Text
0x0B78      [24]    _GPIO_Analog_Input
0x0B90      [24]    _UART2_Data_Ready
0x0BA8      [66]    _strstr
0x0BEC     [560]    _GPIO_Config
0x0E1C      [24]    _UART2_Read
0x0E34     [372]    _ADC_Set_Input_Channel
0x0FA8      [56]    _ADC1_Read
0x0FE0      [52]    _ADC1_Init
0x1014      [52]    _UART2_Init
0x1048     [136]    _factory_reset
0x10D0     [120]    _NVIC_IntEnable
0x1148     [110]    _IntToStr
0x11B8      [58]    ___FillZeros
0x11F4      [76]    __Lib_System_4XX_SystemClockSetDefault
0x1240     [312]    _verifica_web
0x1378     [232]    _envia_tamanho
0x1460     [244]    _envia_dados
0x1554      [20]    ___CC2DW
0x1568      [56]    _configura_ap
0x15A0      [64]    _chave_pa0
0x15E0     [588]    _Lcd_Init
0x182C      [56]    _conecta_ap
0x1868     [400]    _setup_inicial
0x19F8     [332]    _verifica_conexao
0x1B44       [8]    ___GenExcept
0x1B4C      [42]    ___EnableFPU
0x1B78      [40]    _timer2_interrupt
0x1BA0     [864]    __Lib_System_4XX_InitialSetUpRCCRCC2
0x1F00     [288]    _main
0x2020      [36]    __Lib_System_4XX_InitialSetUpFosc
//** Variables locations ** 
//ADDRESS    SIZE    VARIABLE
//----------------------------------------------
0x0000       [4]    FARG_acos_x
0x0000       [4]    FARG_atan2_y
0x0000       [4]    FARG_asin_x
0x0000       [4]    FARG_cos_f
0x0000       [4]    FARG_tan_x
0x0000       [4]    FARG_sin_f
0x0000       [4]    FARG___Lib_CMath_eval_poly_x
0x0000       [4]    FARG_ceil_x
0x0000       [4]    FARG_ldexp_value
0x0000       [4]    FARG_frexp_value
0x0000       [4]    FARG_fabs_d
0x0000       [4]    FARG_atan_f
0x0000       [4]    FARG_modf_val
0x0000       [4]    FARG_sqrt_x
0x0000       [4]    FARG_floor_x
0x0000       [4]    FARG_pow_x
0x0000       [4]    FARG_sinh_x
0x0000       [4]    FARG_exp_x
0x0000       [4]    FARG_log10_x
0x0000       [4]    FARG_log_x
0x0000       [4]    FARG_tanh_x
0x0000       [4]    FARG_cosh_x
0x0000       [4]    FARG_Q31_Ftoi_f
0x0000       [4]    FARG_Q15_Ftoi_f
0x0000       [4]    FARG_FloatToStr_fnum
0x0000       [8]    FARG_LongDoubleToStr_dnum
0x0004       [4]    FARG_pow_y
0x0004       [4]    FARG_atan2_x
0x20000000      [35]    ?lstr31_TesteEsp8266
0x20000023      [18]    ?lstr32_TesteEsp8266
0x20000035      [18]    ?lstr33_TesteEsp8266
0x20000047      [17]    ?lstr3_TesteEsp8266
0x20000058      [17]    ?lstr4_TesteEsp8266
0x20000069      [15]    ?lstr5_TesteEsp8266
0x20000078       [9]    ?lstr6_TesteEsp8266
0x20000081       [9]    ?lstr7_TesteEsp8266
0x2000008A       [9]    ?lstr8_TesteEsp8266
0x20000093      [15]    ?lstr9_TesteEsp8266
0x200000A2       [9]    ?lstr10_TesteEsp8266
0x200000AB       [5]    ?lstr11_TesteEsp8266
0x200000B0      [18]    ?lstr34_TesteEsp8266
0x200000C2      [17]    ?lstr35_TesteEsp8266
0x200000D3      [17]    ?lstr36_TesteEsp8266
0x200000E4      [13]    ?lstr37_TesteEsp8266
0x200000F1      [17]    ?lstr38_TesteEsp8266
0x20000102      [17]    ?lstr39_TesteEsp8266
0x20000113      [17]    ?lstr1_TesteEsp8266
0x20000124      [17]    ?lstr2_TesteEsp8266
0x20000135      [14]    ?lstr21_TesteEsp8266
0x20000143       [6]    ?lstr22_TesteEsp8266
0x20000149     [158]    ?lstr23_TesteEsp8266
0x200001E7       [8]    ?lstr24_TesteEsp8266
0x200001EF      [17]    ?lstr25_TesteEsp8266
0x20000200      [17]    ?lstr12_TesteEsp8266
0x20000211      [17]    ?lstr13_TesteEsp8266
0x20000222      [42]    ?lstr14_TesteEsp8266
0x2000024C       [8]    ?lstr15_TesteEsp8266
0x20000254      [17]    ?lstr16_TesteEsp8266
0x20000265       [8]    ?lstr17_TesteEsp8266
0x2000026D      [17]    ?lstr18_TesteEsp8266
0x2000027E       [7]    ?lstr19_TesteEsp8266
0x20000285      [17]    ?lstr20_TesteEsp8266
0x20000296      [17]    ?lstr26_TesteEsp8266
0x200002A7      [17]    ?lstr27_TesteEsp8266
0x200002B8      [16]    ?lstr28_TesteEsp8266
0x200002C8       [6]    ?lstr29_TesteEsp8266
0x200002CE      [17]    ?lstr30_TesteEsp8266
0x200002DF      [16]    __Lib_System_4XX_APBAHBPrescTable
0x200002EF       [1]    _saida
0x200002F0      [44]    __Lib_USB_32F4xx_USBD_DCD_INT_cb
0x2000031C     [512]    _output
0x2000051C       [2]    _indice_output
0x2000051E       [1]    _segundo
0x2000051F       [1]    _txt3
0x20000520       [2]    _i
0x20000522       [2]    _valor
0x20000524       [2]    _media
0x20000526       [2]    _contador2
0x20000528       [2]    _tensao
0x2000052A       [1]    _resultado_conexao
0x2000052B       [1]    _resultado_web
0x2000052C       [1]    _resultado_tamanho
0x2000052D       [1]    _resultado_mensagem
0x2000052E       [0]    __Lib_Lcd_cmd_status
0x20000530       [4]    _ADC_Get_Sample_Ptr
0x20000534       [4]    ___System_CLOCK_IN_KHZ
0x20000538       [4]    __VOLTAGE_RANGE
0x2000053C       [4]    _UART_Wr_Ptr
0x20000540       [4]    _UART_Rd_Ptr
0x20000544       [4]    _UART_Rdy_Ptr
0x20000548       [4]    _UART_Tx_Idle_Ptr
//** Constants locations ** 
//ADDRESS    SIZE    CONSTANT
//----------------------------------------------
0x2044      [35]    ?ICS?lstr31_TesteEsp8266
0x2067      [18]    ?ICS?lstr32_TesteEsp8266
0x2079      [18]    ?ICS?lstr33_TesteEsp8266
0x208B      [17]    ?ICS?lstr3_TesteEsp8266
0x209C      [17]    ?ICS?lstr4_TesteEsp8266
0x20AD      [15]    ?ICS?lstr5_TesteEsp8266
0x20BC       [9]    ?ICS?lstr6_TesteEsp8266
0x20C5       [9]    ?ICS?lstr7_TesteEsp8266
0x20CE       [9]    ?ICS?lstr8_TesteEsp8266
0x20D7      [15]    ?ICS?lstr9_TesteEsp8266
0x20E6       [9]    ?ICS?lstr10_TesteEsp8266
0x20EF       [5]    ?ICS?lstr11_TesteEsp8266
0x20F4      [18]    ?ICS?lstr34_TesteEsp8266
0x2106      [17]    ?ICS?lstr35_TesteEsp8266
0x2117      [17]    ?ICS?lstr36_TesteEsp8266
0x2128      [13]    ?ICS?lstr37_TesteEsp8266
0x2135      [17]    ?ICS?lstr38_TesteEsp8266
0x2146      [17]    ?ICS?lstr39_TesteEsp8266
0x2157      [17]    ?ICS?lstr1_TesteEsp8266
0x2168      [17]    ?ICS?lstr2_TesteEsp8266
0x2179      [14]    ?ICS?lstr21_TesteEsp8266
0x2187       [6]    ?ICS?lstr22_TesteEsp8266
0x218D     [158]    ?ICS?lstr23_TesteEsp8266
0x222B       [8]    ?ICS?lstr24_TesteEsp8266
0x2233      [17]    ?ICS?lstr25_TesteEsp8266
0x2244      [17]    ?ICS?lstr12_TesteEsp8266
0x2255      [17]    ?ICS?lstr13_TesteEsp8266
0x2266      [42]    ?ICS?lstr14_TesteEsp8266
0x2290       [8]    ?ICS?lstr15_TesteEsp8266
0x2298      [17]    ?ICS?lstr16_TesteEsp8266
0x22A9       [8]    ?ICS?lstr17_TesteEsp8266
0x22B1      [17]    ?ICS?lstr18_TesteEsp8266
0x22C2       [7]    ?ICS?lstr19_TesteEsp8266
0x22C9      [17]    ?ICS?lstr20_TesteEsp8266
0x22DA      [17]    ?ICS?lstr26_TesteEsp8266
0x22EB      [17]    ?ICS?lstr27_TesteEsp8266
0x22FC      [16]    ?ICS?lstr28_TesteEsp8266
0x230C       [6]    ?ICS?lstr29_TesteEsp8266
0x2312      [17]    ?ICS?lstr30_TesteEsp8266
0x2323      [16]    ?ICS__Lib_System_4XX_APBAHBPrescTable
0x2334     [108]    __GPIO_MODULE_USART2_PA23
0x23A0      [44]    ?ICS__Lib_USB_32F4xx_USBD_DCD_INT_cb
