// ==============================================================
// Generated by Vitis HLS v2025.1
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module unet_pvm_top_pvm_merge_and_project_config_enc5_Pipeline_VITIS_LOOP_118_6 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        merged_reload,
        merged_1_reload,
        merged_2_reload,
        merged_3_reload,
        merged_4_reload,
        merged_5_reload,
        merged_6_reload,
        merged_7_reload,
        merged_8_reload,
        merged_9_reload,
        merged_10_reload,
        merged_11_reload,
        merged_12_reload,
        merged_13_reload,
        merged_14_reload,
        merged_15_reload,
        merged_16_reload,
        merged_17_reload,
        merged_18_reload,
        merged_19_reload,
        merged_20_reload,
        merged_21_reload,
        merged_22_reload,
        merged_23_reload,
        merged_24_reload,
        merged_25_reload,
        merged_26_reload,
        merged_27_reload,
        merged_28_reload,
        merged_29_reload,
        merged_30_reload,
        merged_31_reload,
        mean_4_out,
        mean_4_out_ap_vld
);

parameter    ap_ST_fsm_state1 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [17:0] merged_reload;
input  [17:0] merged_1_reload;
input  [17:0] merged_2_reload;
input  [17:0] merged_3_reload;
input  [17:0] merged_4_reload;
input  [17:0] merged_5_reload;
input  [17:0] merged_6_reload;
input  [17:0] merged_7_reload;
input  [17:0] merged_8_reload;
input  [17:0] merged_9_reload;
input  [17:0] merged_10_reload;
input  [17:0] merged_11_reload;
input  [17:0] merged_12_reload;
input  [17:0] merged_13_reload;
input  [17:0] merged_14_reload;
input  [17:0] merged_15_reload;
input  [17:0] merged_16_reload;
input  [17:0] merged_17_reload;
input  [17:0] merged_18_reload;
input  [17:0] merged_19_reload;
input  [17:0] merged_20_reload;
input  [17:0] merged_21_reload;
input  [17:0] merged_22_reload;
input  [17:0] merged_23_reload;
input  [17:0] merged_24_reload;
input  [17:0] merged_25_reload;
input  [17:0] merged_26_reload;
input  [17:0] merged_27_reload;
input  [17:0] merged_28_reload;
input  [17:0] merged_29_reload;
input  [17:0] merged_30_reload;
input  [17:0] merged_31_reload;
output  [17:0] mean_4_out;
output   mean_4_out_ap_vld;

reg ap_idle;
reg mean_4_out_ap_vld;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    ap_block_state1_pp0_stage0_iter0;
wire   [0:0] icmp_ln118_fu_396_p2;
reg    ap_condition_exit_pp0_iter0_stage0;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
reg   [17:0] mean_fu_176;
wire   [17:0] mean_4_fu_613_p3;
wire    ap_loop_init;
reg   [17:0] ap_sig_allocacmp_mean_load_2;
reg   [5:0] c_fu_180;
wire   [5:0] add_ln118_fu_402_p2;
reg   [5:0] ap_sig_allocacmp_c_4;
wire  signed [17:0] sext_ln120_fu_415_p0;
wire   [17:0] tmp_94_fu_419_p65;
wire   [4:0] tmp_94_fu_419_p66;
wire  signed [17:0] tmp_94_fu_419_p67;
wire  signed [17:0] mean_3_fu_559_p1;
wire  signed [18:0] sext_ln120_1_fu_555_p1;
wire  signed [18:0] sext_ln120_fu_415_p1;
wire   [18:0] add_ln120_1_fu_565_p2;
wire   [17:0] mean_3_fu_559_p2;
wire   [0:0] tmp_fu_571_p3;
wire   [0:0] tmp_293_fu_579_p3;
wire   [0:0] xor_ln120_fu_587_p2;
wire   [0:0] and_ln120_fu_593_p2;
wire   [0:0] xor_ln120_1_fu_599_p2;
wire   [17:0] select_ln120_fu_605_p3;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg   [0:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
wire    ap_start_int;
wire    ap_ready_sig;
wire    ap_done_sig;
wire   [4:0] tmp_94_fu_419_p1;
wire   [4:0] tmp_94_fu_419_p3;
wire   [4:0] tmp_94_fu_419_p5;
wire   [4:0] tmp_94_fu_419_p7;
wire   [4:0] tmp_94_fu_419_p9;
wire   [4:0] tmp_94_fu_419_p11;
wire   [4:0] tmp_94_fu_419_p13;
wire   [4:0] tmp_94_fu_419_p15;
wire   [4:0] tmp_94_fu_419_p17;
wire   [4:0] tmp_94_fu_419_p19;
wire   [4:0] tmp_94_fu_419_p21;
wire   [4:0] tmp_94_fu_419_p23;
wire   [4:0] tmp_94_fu_419_p25;
wire   [4:0] tmp_94_fu_419_p27;
wire   [4:0] tmp_94_fu_419_p29;
wire   [4:0] tmp_94_fu_419_p31;
wire  signed [4:0] tmp_94_fu_419_p33;
wire  signed [4:0] tmp_94_fu_419_p35;
wire  signed [4:0] tmp_94_fu_419_p37;
wire  signed [4:0] tmp_94_fu_419_p39;
wire  signed [4:0] tmp_94_fu_419_p41;
wire  signed [4:0] tmp_94_fu_419_p43;
wire  signed [4:0] tmp_94_fu_419_p45;
wire  signed [4:0] tmp_94_fu_419_p47;
wire  signed [4:0] tmp_94_fu_419_p49;
wire  signed [4:0] tmp_94_fu_419_p51;
wire  signed [4:0] tmp_94_fu_419_p53;
wire  signed [4:0] tmp_94_fu_419_p55;
wire  signed [4:0] tmp_94_fu_419_p57;
wire  signed [4:0] tmp_94_fu_419_p59;
wire  signed [4:0] tmp_94_fu_419_p61;
wire  signed [4:0] tmp_94_fu_419_p63;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 mean_fu_176 = 18'd0;
#0 c_fu_180 = 6'd0;
#0 ap_done_reg = 1'b0;
end

(* dissolve_hierarchy = "yes" *) unet_pvm_top_sparsemux_65_5_18_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 5'h0 ),
    .din0_WIDTH( 18 ),
    .CASE1( 5'h1 ),
    .din1_WIDTH( 18 ),
    .CASE2( 5'h2 ),
    .din2_WIDTH( 18 ),
    .CASE3( 5'h3 ),
    .din3_WIDTH( 18 ),
    .CASE4( 5'h4 ),
    .din4_WIDTH( 18 ),
    .CASE5( 5'h5 ),
    .din5_WIDTH( 18 ),
    .CASE6( 5'h6 ),
    .din6_WIDTH( 18 ),
    .CASE7( 5'h7 ),
    .din7_WIDTH( 18 ),
    .CASE8( 5'h8 ),
    .din8_WIDTH( 18 ),
    .CASE9( 5'h9 ),
    .din9_WIDTH( 18 ),
    .CASE10( 5'hA ),
    .din10_WIDTH( 18 ),
    .CASE11( 5'hB ),
    .din11_WIDTH( 18 ),
    .CASE12( 5'hC ),
    .din12_WIDTH( 18 ),
    .CASE13( 5'hD ),
    .din13_WIDTH( 18 ),
    .CASE14( 5'hE ),
    .din14_WIDTH( 18 ),
    .CASE15( 5'hF ),
    .din15_WIDTH( 18 ),
    .CASE16( 5'h10 ),
    .din16_WIDTH( 18 ),
    .CASE17( 5'h11 ),
    .din17_WIDTH( 18 ),
    .CASE18( 5'h12 ),
    .din18_WIDTH( 18 ),
    .CASE19( 5'h13 ),
    .din19_WIDTH( 18 ),
    .CASE20( 5'h14 ),
    .din20_WIDTH( 18 ),
    .CASE21( 5'h15 ),
    .din21_WIDTH( 18 ),
    .CASE22( 5'h16 ),
    .din22_WIDTH( 18 ),
    .CASE23( 5'h17 ),
    .din23_WIDTH( 18 ),
    .CASE24( 5'h18 ),
    .din24_WIDTH( 18 ),
    .CASE25( 5'h19 ),
    .din25_WIDTH( 18 ),
    .CASE26( 5'h1A ),
    .din26_WIDTH( 18 ),
    .CASE27( 5'h1B ),
    .din27_WIDTH( 18 ),
    .CASE28( 5'h1C ),
    .din28_WIDTH( 18 ),
    .CASE29( 5'h1D ),
    .din29_WIDTH( 18 ),
    .CASE30( 5'h1E ),
    .din30_WIDTH( 18 ),
    .CASE31( 5'h1F ),
    .din31_WIDTH( 18 ),
    .def_WIDTH( 18 ),
    .sel_WIDTH( 5 ),
    .dout_WIDTH( 18 ))
sparsemux_65_5_18_1_1_U857(
    .din0(merged_reload),
    .din1(merged_1_reload),
    .din2(merged_2_reload),
    .din3(merged_3_reload),
    .din4(merged_4_reload),
    .din5(merged_5_reload),
    .din6(merged_6_reload),
    .din7(merged_7_reload),
    .din8(merged_8_reload),
    .din9(merged_9_reload),
    .din10(merged_10_reload),
    .din11(merged_11_reload),
    .din12(merged_12_reload),
    .din13(merged_13_reload),
    .din14(merged_14_reload),
    .din15(merged_15_reload),
    .din16(merged_16_reload),
    .din17(merged_17_reload),
    .din18(merged_18_reload),
    .din19(merged_19_reload),
    .din20(merged_20_reload),
    .din21(merged_21_reload),
    .din22(merged_22_reload),
    .din23(merged_23_reload),
    .din24(merged_24_reload),
    .din25(merged_25_reload),
    .din26(merged_26_reload),
    .din27(merged_27_reload),
    .din28(merged_28_reload),
    .din29(merged_29_reload),
    .din30(merged_30_reload),
    .din31(merged_31_reload),
    .def(tmp_94_fu_419_p65),
    .sel(tmp_94_fu_419_p66),
    .dout(tmp_94_fu_419_p67)
);

unet_pvm_top_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready_sig),
    .ap_done(ap_done_sig),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage0),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((ap_loop_exit_ready == 1'b1) & (1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1))) begin
        if ((icmp_ln118_fu_396_p2 == 1'd0)) begin
            c_fu_180 <= add_ln118_fu_402_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            c_fu_180 <= 6'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1))) begin
        if ((icmp_ln118_fu_396_p2 == 1'd0)) begin
            mean_fu_176 <= mean_4_fu_613_p3;
        end else if ((ap_loop_init == 1'b1)) begin
            mean_fu_176 <= 18'd0;
        end
    end
end

always @ (*) begin
    if ((1'b1 == ap_block_state1_pp0_stage0_iter0)) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln118_fu_396_p2 == 1'd1) & (1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_start_int == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_sig_allocacmp_c_4 = 6'd0;
    end else begin
        ap_sig_allocacmp_c_4 = c_fu_180;
    end
end

always @ (*) begin
    if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_sig_allocacmp_mean_load_2 = 18'd0;
    end else begin
        ap_sig_allocacmp_mean_load_2 = mean_fu_176;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (icmp_ln118_fu_396_p2 == 1'd1) & (1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1))) begin
        mean_4_out_ap_vld = 1'b1;
    end else begin
        mean_4_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            ap_NS_fsm = ap_ST_fsm_state1;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln118_fu_402_p2 = (ap_sig_allocacmp_c_4 + 6'd1);

assign add_ln120_1_fu_565_p2 = ($signed(sext_ln120_1_fu_555_p1) + $signed(sext_ln120_fu_415_p1));

assign and_ln120_fu_593_p2 = (xor_ln120_fu_587_p2 & tmp_293_fu_579_p3);

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0 = (ap_start_int == 1'b0);
end

assign ap_done = ap_done_sig;

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage0;

assign ap_ready = ap_ready_sig;

assign icmp_ln118_fu_396_p2 = ((ap_sig_allocacmp_c_4 == 6'd32) ? 1'b1 : 1'b0);

assign mean_3_fu_559_p1 = ap_sig_allocacmp_mean_load_2;

assign mean_3_fu_559_p2 = ($signed(tmp_94_fu_419_p67) + $signed(mean_3_fu_559_p1));

assign mean_4_fu_613_p3 = ((xor_ln120_1_fu_599_p2[0:0] == 1'b1) ? select_ln120_fu_605_p3 : mean_3_fu_559_p2);

assign mean_4_out = mean_fu_176;

assign select_ln120_fu_605_p3 = ((and_ln120_fu_593_p2[0:0] == 1'b1) ? 18'd131071 : 18'd131072);

assign sext_ln120_1_fu_555_p1 = tmp_94_fu_419_p67;

assign sext_ln120_fu_415_p0 = ap_sig_allocacmp_mean_load_2;

assign sext_ln120_fu_415_p1 = sext_ln120_fu_415_p0;

assign tmp_293_fu_579_p3 = mean_3_fu_559_p2[32'd17];

assign tmp_94_fu_419_p65 = 'bx;

assign tmp_94_fu_419_p66 = ap_sig_allocacmp_c_4[4:0];

assign tmp_fu_571_p3 = add_ln120_1_fu_565_p2[32'd18];

assign xor_ln120_1_fu_599_p2 = (tmp_fu_571_p3 ^ tmp_293_fu_579_p3);

assign xor_ln120_fu_587_p2 = (tmp_fu_571_p3 ^ 1'd1);

endmodule //unet_pvm_top_pvm_merge_and_project_config_enc5_Pipeline_VITIS_LOOP_118_6
