Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Wed Apr 16 01:09:40 2025
| Host         : PC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file alchitry_top_timing_summary_routed.rpt -pb alchitry_top_timing_summary_routed.pb -rpx alchitry_top_timing_summary_routed.rpx -warn_on_violation
| Design       : alchitry_top
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                         Violations  
---------  ----------------  --------------------------------------------------  ----------  
TIMING-4   Critical Warning  Invalid primary clock redefinition on a clock tree  1           
TIMING-27  Critical Warning  Invalid primary clock on hierarchical pin           1           
SYNTH-6    Warning           Timing of a RAM block might be sub-optimal          2           
TIMING-9   Warning           Unknown CDC Logic                                   1           
TIMING-18  Warning           Missing input or output delay                       36          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (8)
6. checking no_output_delay (55)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (8)
------------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (55)
--------------------------------
 There are 55 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.099        0.000                      0                 1036        0.102        0.000                      0                 1036        3.000        0.000                       0                   426  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                     Waveform(ns)         Period(ns)      Frequency(MHz)
-----                     ------------         ----------      --------------
clk_0                     {0.000 5.000}        10.000          100.000         
slowclk_gen/inst/clk_in1  {0.000 5.000}        10.000          100.000         
  clk_out1_clk_10         {0.000 50.000}       100.000         10.000          
  clkfbout_clk_10         {0.000 10.000}       20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                         WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                         -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0                           6.099        0.000                      0                  108        0.261        0.000                      0                  108        4.500        0.000                       0                    55  
slowclk_gen/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out1_clk_10              80.553        0.000                      0                  928        0.102        0.000                      0                  928       49.500        0.000                       0                   367  
  clkfbout_clk_10                                                                                                                                                          17.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group       From Clock       To Clock       
----------       ----------       --------       
(none)           clk_out1_clk_10  clk_0            


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group       From Clock       To Clock       
----------       ----------       --------       
(none)                                             
(none)           clk_0                             
(none)           clk_out1_clk_10                   
(none)           clkfbout_clk_10                   
(none)                            clk_out1_clk_10  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack        6.099ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.261ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.099ns  (required time - arrival time)
  Source:                 timerseg_driver/ctr/D_ctr_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timerseg_driver/ctr/D_ctr_q_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.436ns  (logic 0.704ns (20.487%)  route 2.732ns (79.513%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.143ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.559     5.143    timerseg_driver/ctr/clk
    SLICE_X57Y30         FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y30         FDRE (Prop_fdre_C_Q)         0.456     5.599 r  timerseg_driver/ctr/D_ctr_q_reg[17]/Q
                         net (fo=16, routed)          1.049     6.649    timerseg_driver/ctr/S[1]
    SLICE_X53Y25         LUT2 (Prop_lut2_I0_O)        0.124     6.773 f  timerseg_driver/ctr/D_ctr_q[0]_i_5__1/O
                         net (fo=1, routed)           0.838     7.610    timerseg_driver/ctr/M_timerseg_driver_out[11]
    SLICE_X56Y26         LUT6 (Prop_lut6_I2_O)        0.124     7.734 r  timerseg_driver/ctr/D_ctr_q[0]_i_1__1/O
                         net (fo=18, routed)          0.845     8.580    timerseg_driver/ctr/D_ctr_q[0]_i_1__1_n_0
    SLICE_X57Y30         FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.442    14.847    timerseg_driver/ctr/clk
    SLICE_X57Y30         FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[16]/C
                         clock pessimism              0.296    15.143    
                         clock uncertainty           -0.035    15.108    
    SLICE_X57Y30         FDRE (Setup_fdre_C_R)       -0.429    14.679    timerseg_driver/ctr/D_ctr_q_reg[16]
  -------------------------------------------------------------------
                         required time                         14.679    
                         arrival time                          -8.580    
  -------------------------------------------------------------------
                         slack                                  6.099    

Slack (MET) :             6.099ns  (required time - arrival time)
  Source:                 timerseg_driver/ctr/D_ctr_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timerseg_driver/ctr/D_ctr_q_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.436ns  (logic 0.704ns (20.487%)  route 2.732ns (79.513%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.143ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.559     5.143    timerseg_driver/ctr/clk
    SLICE_X57Y30         FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y30         FDRE (Prop_fdre_C_Q)         0.456     5.599 r  timerseg_driver/ctr/D_ctr_q_reg[17]/Q
                         net (fo=16, routed)          1.049     6.649    timerseg_driver/ctr/S[1]
    SLICE_X53Y25         LUT2 (Prop_lut2_I0_O)        0.124     6.773 f  timerseg_driver/ctr/D_ctr_q[0]_i_5__1/O
                         net (fo=1, routed)           0.838     7.610    timerseg_driver/ctr/M_timerseg_driver_out[11]
    SLICE_X56Y26         LUT6 (Prop_lut6_I2_O)        0.124     7.734 r  timerseg_driver/ctr/D_ctr_q[0]_i_1__1/O
                         net (fo=18, routed)          0.845     8.580    timerseg_driver/ctr/D_ctr_q[0]_i_1__1_n_0
    SLICE_X57Y30         FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.442    14.847    timerseg_driver/ctr/clk
    SLICE_X57Y30         FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[17]/C
                         clock pessimism              0.296    15.143    
                         clock uncertainty           -0.035    15.108    
    SLICE_X57Y30         FDRE (Setup_fdre_C_R)       -0.429    14.679    timerseg_driver/ctr/D_ctr_q_reg[17]
  -------------------------------------------------------------------
                         required time                         14.679    
                         arrival time                          -8.580    
  -------------------------------------------------------------------
                         slack                                  6.099    

Slack (MET) :             6.149ns  (required time - arrival time)
  Source:                 timerseg_driver/ctr/D_ctr_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timerseg_driver/ctr/D_ctr_q_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.363ns  (logic 0.704ns (20.933%)  route 2.659ns (79.067%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.143ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.559     5.143    timerseg_driver/ctr/clk
    SLICE_X57Y30         FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y30         FDRE (Prop_fdre_C_Q)         0.456     5.599 r  timerseg_driver/ctr/D_ctr_q_reg[17]/Q
                         net (fo=16, routed)          1.049     6.649    timerseg_driver/ctr/S[1]
    SLICE_X53Y25         LUT2 (Prop_lut2_I0_O)        0.124     6.773 f  timerseg_driver/ctr/D_ctr_q[0]_i_5__1/O
                         net (fo=1, routed)           0.838     7.610    timerseg_driver/ctr/M_timerseg_driver_out[11]
    SLICE_X56Y26         LUT6 (Prop_lut6_I2_O)        0.124     7.734 r  timerseg_driver/ctr/D_ctr_q[0]_i_1__1/O
                         net (fo=18, routed)          0.772     8.506    timerseg_driver/ctr/D_ctr_q[0]_i_1__1_n_0
    SLICE_X57Y29         FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.442    14.847    timerseg_driver/ctr/clk
    SLICE_X57Y29         FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[12]/C
                         clock pessimism              0.272    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X57Y29         FDRE (Setup_fdre_C_R)       -0.429    14.655    timerseg_driver/ctr/D_ctr_q_reg[12]
  -------------------------------------------------------------------
                         required time                         14.655    
                         arrival time                          -8.506    
  -------------------------------------------------------------------
                         slack                                  6.149    

Slack (MET) :             6.149ns  (required time - arrival time)
  Source:                 timerseg_driver/ctr/D_ctr_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timerseg_driver/ctr/D_ctr_q_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.363ns  (logic 0.704ns (20.933%)  route 2.659ns (79.067%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.143ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.559     5.143    timerseg_driver/ctr/clk
    SLICE_X57Y30         FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y30         FDRE (Prop_fdre_C_Q)         0.456     5.599 r  timerseg_driver/ctr/D_ctr_q_reg[17]/Q
                         net (fo=16, routed)          1.049     6.649    timerseg_driver/ctr/S[1]
    SLICE_X53Y25         LUT2 (Prop_lut2_I0_O)        0.124     6.773 f  timerseg_driver/ctr/D_ctr_q[0]_i_5__1/O
                         net (fo=1, routed)           0.838     7.610    timerseg_driver/ctr/M_timerseg_driver_out[11]
    SLICE_X56Y26         LUT6 (Prop_lut6_I2_O)        0.124     7.734 r  timerseg_driver/ctr/D_ctr_q[0]_i_1__1/O
                         net (fo=18, routed)          0.772     8.506    timerseg_driver/ctr/D_ctr_q[0]_i_1__1_n_0
    SLICE_X57Y29         FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.442    14.847    timerseg_driver/ctr/clk
    SLICE_X57Y29         FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[13]/C
                         clock pessimism              0.272    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X57Y29         FDRE (Setup_fdre_C_R)       -0.429    14.655    timerseg_driver/ctr/D_ctr_q_reg[13]
  -------------------------------------------------------------------
                         required time                         14.655    
                         arrival time                          -8.506    
  -------------------------------------------------------------------
                         slack                                  6.149    

Slack (MET) :             6.149ns  (required time - arrival time)
  Source:                 timerseg_driver/ctr/D_ctr_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timerseg_driver/ctr/D_ctr_q_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.363ns  (logic 0.704ns (20.933%)  route 2.659ns (79.067%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.143ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.559     5.143    timerseg_driver/ctr/clk
    SLICE_X57Y30         FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y30         FDRE (Prop_fdre_C_Q)         0.456     5.599 r  timerseg_driver/ctr/D_ctr_q_reg[17]/Q
                         net (fo=16, routed)          1.049     6.649    timerseg_driver/ctr/S[1]
    SLICE_X53Y25         LUT2 (Prop_lut2_I0_O)        0.124     6.773 f  timerseg_driver/ctr/D_ctr_q[0]_i_5__1/O
                         net (fo=1, routed)           0.838     7.610    timerseg_driver/ctr/M_timerseg_driver_out[11]
    SLICE_X56Y26         LUT6 (Prop_lut6_I2_O)        0.124     7.734 r  timerseg_driver/ctr/D_ctr_q[0]_i_1__1/O
                         net (fo=18, routed)          0.772     8.506    timerseg_driver/ctr/D_ctr_q[0]_i_1__1_n_0
    SLICE_X57Y29         FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.442    14.847    timerseg_driver/ctr/clk
    SLICE_X57Y29         FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[14]/C
                         clock pessimism              0.272    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X57Y29         FDRE (Setup_fdre_C_R)       -0.429    14.655    timerseg_driver/ctr/D_ctr_q_reg[14]
  -------------------------------------------------------------------
                         required time                         14.655    
                         arrival time                          -8.506    
  -------------------------------------------------------------------
                         slack                                  6.149    

Slack (MET) :             6.149ns  (required time - arrival time)
  Source:                 timerseg_driver/ctr/D_ctr_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timerseg_driver/ctr/D_ctr_q_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.363ns  (logic 0.704ns (20.933%)  route 2.659ns (79.067%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.143ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.559     5.143    timerseg_driver/ctr/clk
    SLICE_X57Y30         FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y30         FDRE (Prop_fdre_C_Q)         0.456     5.599 r  timerseg_driver/ctr/D_ctr_q_reg[17]/Q
                         net (fo=16, routed)          1.049     6.649    timerseg_driver/ctr/S[1]
    SLICE_X53Y25         LUT2 (Prop_lut2_I0_O)        0.124     6.773 f  timerseg_driver/ctr/D_ctr_q[0]_i_5__1/O
                         net (fo=1, routed)           0.838     7.610    timerseg_driver/ctr/M_timerseg_driver_out[11]
    SLICE_X56Y26         LUT6 (Prop_lut6_I2_O)        0.124     7.734 r  timerseg_driver/ctr/D_ctr_q[0]_i_1__1/O
                         net (fo=18, routed)          0.772     8.506    timerseg_driver/ctr/D_ctr_q[0]_i_1__1_n_0
    SLICE_X57Y29         FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.442    14.847    timerseg_driver/ctr/clk
    SLICE_X57Y29         FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[15]/C
                         clock pessimism              0.272    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X57Y29         FDRE (Setup_fdre_C_R)       -0.429    14.655    timerseg_driver/ctr/D_ctr_q_reg[15]
  -------------------------------------------------------------------
                         required time                         14.655    
                         arrival time                          -8.506    
  -------------------------------------------------------------------
                         slack                                  6.149    

Slack (MET) :             6.216ns  (required time - arrival time)
  Source:                 timerseg_driver/ctr/D_ctr_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timerseg_driver/ctr/D_ctr_q_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.294ns  (logic 0.704ns (21.370%)  route 2.590ns (78.630%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.143ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.559     5.143    timerseg_driver/ctr/clk
    SLICE_X57Y30         FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y30         FDRE (Prop_fdre_C_Q)         0.456     5.599 r  timerseg_driver/ctr/D_ctr_q_reg[17]/Q
                         net (fo=16, routed)          1.049     6.649    timerseg_driver/ctr/S[1]
    SLICE_X53Y25         LUT2 (Prop_lut2_I0_O)        0.124     6.773 f  timerseg_driver/ctr/D_ctr_q[0]_i_5__1/O
                         net (fo=1, routed)           0.838     7.610    timerseg_driver/ctr/M_timerseg_driver_out[11]
    SLICE_X56Y26         LUT6 (Prop_lut6_I2_O)        0.124     7.734 r  timerseg_driver/ctr/D_ctr_q[0]_i_1__1/O
                         net (fo=18, routed)          0.703     8.438    timerseg_driver/ctr/D_ctr_q[0]_i_1__1_n_0
    SLICE_X57Y28         FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.441    14.846    timerseg_driver/ctr/clk
    SLICE_X57Y28         FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[10]/C
                         clock pessimism              0.272    15.118    
                         clock uncertainty           -0.035    15.083    
    SLICE_X57Y28         FDRE (Setup_fdre_C_R)       -0.429    14.654    timerseg_driver/ctr/D_ctr_q_reg[10]
  -------------------------------------------------------------------
                         required time                         14.654    
                         arrival time                          -8.438    
  -------------------------------------------------------------------
                         slack                                  6.216    

Slack (MET) :             6.216ns  (required time - arrival time)
  Source:                 timerseg_driver/ctr/D_ctr_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timerseg_driver/ctr/D_ctr_q_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.294ns  (logic 0.704ns (21.370%)  route 2.590ns (78.630%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.143ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.559     5.143    timerseg_driver/ctr/clk
    SLICE_X57Y30         FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y30         FDRE (Prop_fdre_C_Q)         0.456     5.599 r  timerseg_driver/ctr/D_ctr_q_reg[17]/Q
                         net (fo=16, routed)          1.049     6.649    timerseg_driver/ctr/S[1]
    SLICE_X53Y25         LUT2 (Prop_lut2_I0_O)        0.124     6.773 f  timerseg_driver/ctr/D_ctr_q[0]_i_5__1/O
                         net (fo=1, routed)           0.838     7.610    timerseg_driver/ctr/M_timerseg_driver_out[11]
    SLICE_X56Y26         LUT6 (Prop_lut6_I2_O)        0.124     7.734 r  timerseg_driver/ctr/D_ctr_q[0]_i_1__1/O
                         net (fo=18, routed)          0.703     8.438    timerseg_driver/ctr/D_ctr_q[0]_i_1__1_n_0
    SLICE_X57Y28         FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.441    14.846    timerseg_driver/ctr/clk
    SLICE_X57Y28         FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[11]/C
                         clock pessimism              0.272    15.118    
                         clock uncertainty           -0.035    15.083    
    SLICE_X57Y28         FDRE (Setup_fdre_C_R)       -0.429    14.654    timerseg_driver/ctr/D_ctr_q_reg[11]
  -------------------------------------------------------------------
                         required time                         14.654    
                         arrival time                          -8.438    
  -------------------------------------------------------------------
                         slack                                  6.216    

Slack (MET) :             6.216ns  (required time - arrival time)
  Source:                 timerseg_driver/ctr/D_ctr_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timerseg_driver/ctr/D_ctr_q_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.294ns  (logic 0.704ns (21.370%)  route 2.590ns (78.630%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.143ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.559     5.143    timerseg_driver/ctr/clk
    SLICE_X57Y30         FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y30         FDRE (Prop_fdre_C_Q)         0.456     5.599 r  timerseg_driver/ctr/D_ctr_q_reg[17]/Q
                         net (fo=16, routed)          1.049     6.649    timerseg_driver/ctr/S[1]
    SLICE_X53Y25         LUT2 (Prop_lut2_I0_O)        0.124     6.773 f  timerseg_driver/ctr/D_ctr_q[0]_i_5__1/O
                         net (fo=1, routed)           0.838     7.610    timerseg_driver/ctr/M_timerseg_driver_out[11]
    SLICE_X56Y26         LUT6 (Prop_lut6_I2_O)        0.124     7.734 r  timerseg_driver/ctr/D_ctr_q[0]_i_1__1/O
                         net (fo=18, routed)          0.703     8.438    timerseg_driver/ctr/D_ctr_q[0]_i_1__1_n_0
    SLICE_X57Y28         FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.441    14.846    timerseg_driver/ctr/clk
    SLICE_X57Y28         FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[8]/C
                         clock pessimism              0.272    15.118    
                         clock uncertainty           -0.035    15.083    
    SLICE_X57Y28         FDRE (Setup_fdre_C_R)       -0.429    14.654    timerseg_driver/ctr/D_ctr_q_reg[8]
  -------------------------------------------------------------------
                         required time                         14.654    
                         arrival time                          -8.438    
  -------------------------------------------------------------------
                         slack                                  6.216    

Slack (MET) :             6.216ns  (required time - arrival time)
  Source:                 timerseg_driver/ctr/D_ctr_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timerseg_driver/ctr/D_ctr_q_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.294ns  (logic 0.704ns (21.370%)  route 2.590ns (78.630%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.143ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.559     5.143    timerseg_driver/ctr/clk
    SLICE_X57Y30         FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y30         FDRE (Prop_fdre_C_Q)         0.456     5.599 r  timerseg_driver/ctr/D_ctr_q_reg[17]/Q
                         net (fo=16, routed)          1.049     6.649    timerseg_driver/ctr/S[1]
    SLICE_X53Y25         LUT2 (Prop_lut2_I0_O)        0.124     6.773 f  timerseg_driver/ctr/D_ctr_q[0]_i_5__1/O
                         net (fo=1, routed)           0.838     7.610    timerseg_driver/ctr/M_timerseg_driver_out[11]
    SLICE_X56Y26         LUT6 (Prop_lut6_I2_O)        0.124     7.734 r  timerseg_driver/ctr/D_ctr_q[0]_i_1__1/O
                         net (fo=18, routed)          0.703     8.438    timerseg_driver/ctr/D_ctr_q[0]_i_1__1_n_0
    SLICE_X57Y28         FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.441    14.846    timerseg_driver/ctr/clk
    SLICE_X57Y28         FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[9]/C
                         clock pessimism              0.272    15.118    
                         clock uncertainty           -0.035    15.083    
    SLICE_X57Y28         FDRE (Setup_fdre_C_R)       -0.429    14.654    timerseg_driver/ctr/D_ctr_q_reg[9]
  -------------------------------------------------------------------
                         required time                         14.654    
                         arrival time                          -8.438    
  -------------------------------------------------------------------
                         slack                                  6.216    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 timerseg_driver/ctr/D_ctr_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timerseg_driver/ctr/D_ctr_q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.556     1.500    timerseg_driver/ctr/clk
    SLICE_X57Y26         FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y26         FDRE (Prop_fdre_C_Q)         0.141     1.641 r  timerseg_driver/ctr/D_ctr_q_reg[3]/Q
                         net (fo=2, routed)           0.117     1.758    timerseg_driver/ctr/D_ctr_q_reg[3]
    SLICE_X57Y26         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.866 r  timerseg_driver/ctr/D_ctr_q_reg[0]_i_2__1/O[3]
                         net (fo=1, routed)           0.000     1.866    timerseg_driver/ctr/D_ctr_q_reg[0]_i_2__1_n_4
    SLICE_X57Y26         FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.822     2.012    timerseg_driver/ctr/clk
    SLICE_X57Y26         FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[3]/C
                         clock pessimism             -0.512     1.500    
    SLICE_X57Y26         FDRE (Hold_fdre_C_D)         0.105     1.605    timerseg_driver/ctr/D_ctr_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           1.866    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 timerseg_driver/ctr/D_ctr_q_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timerseg_driver/ctr/D_ctr_q_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.559     1.503    timerseg_driver/ctr/clk
    SLICE_X57Y29         FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y29         FDRE (Prop_fdre_C_Q)         0.141     1.644 r  timerseg_driver/ctr/D_ctr_q_reg[15]/Q
                         net (fo=2, routed)           0.117     1.761    timerseg_driver/ctr/D_ctr_q_reg[15]
    SLICE_X57Y29         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.869 r  timerseg_driver/ctr/D_ctr_q_reg[12]_i_1__1/O[3]
                         net (fo=1, routed)           0.000     1.869    timerseg_driver/ctr/D_ctr_q_reg[12]_i_1__1_n_4
    SLICE_X57Y29         FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.826     2.016    timerseg_driver/ctr/clk
    SLICE_X57Y29         FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[15]/C
                         clock pessimism             -0.513     1.503    
    SLICE_X57Y29         FDRE (Hold_fdre_C_D)         0.105     1.608    timerseg_driver/ctr/D_ctr_q_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.608    
                         arrival time                           1.869    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 bseg_driver/ctr/D_ctr_q_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bseg_driver/ctr/D_ctr_q_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.838%)  route 0.118ns (32.162%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.009ns
    Source Clock Delay      (SCD):    1.496ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.552     1.496    bseg_driver/ctr/clk
    SLICE_X47Y23         FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y23         FDRE (Prop_fdre_C_Q)         0.141     1.637 r  bseg_driver/ctr/D_ctr_q_reg[15]/Q
                         net (fo=2, routed)           0.118     1.755    bseg_driver/ctr/D_ctr_q_reg[15]
    SLICE_X47Y23         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.863 r  bseg_driver/ctr/D_ctr_q_reg[12]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.863    bseg_driver/ctr/D_ctr_q_reg[12]_i_1__0_n_4
    SLICE_X47Y23         FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.819     2.009    bseg_driver/ctr/clk
    SLICE_X47Y23         FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[15]/C
                         clock pessimism             -0.513     1.496    
    SLICE_X47Y23         FDRE (Hold_fdre_C_D)         0.105     1.601    bseg_driver/ctr/D_ctr_q_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.601    
                         arrival time                           1.863    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 bseg_driver/ctr/D_ctr_q_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bseg_driver/ctr/D_ctr_q_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.554     1.498    bseg_driver/ctr/clk
    SLICE_X47Y22         FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y22         FDRE (Prop_fdre_C_Q)         0.141     1.639 r  bseg_driver/ctr/D_ctr_q_reg[11]/Q
                         net (fo=2, routed)           0.119     1.758    bseg_driver/ctr/D_ctr_q_reg[11]
    SLICE_X47Y22         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.866 r  bseg_driver/ctr/D_ctr_q_reg[8]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.866    bseg_driver/ctr/D_ctr_q_reg[8]_i_1__0_n_4
    SLICE_X47Y22         FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.821     2.011    bseg_driver/ctr/clk
    SLICE_X47Y22         FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[11]/C
                         clock pessimism             -0.513     1.498    
    SLICE_X47Y22         FDRE (Hold_fdre_C_D)         0.105     1.603    bseg_driver/ctr/D_ctr_q_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.603    
                         arrival time                           1.866    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 bseg_driver/ctr/D_ctr_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bseg_driver/ctr/D_ctr_q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    1.499ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.555     1.499    bseg_driver/ctr/clk
    SLICE_X47Y20         FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y20         FDRE (Prop_fdre_C_Q)         0.141     1.640 r  bseg_driver/ctr/D_ctr_q_reg[3]/Q
                         net (fo=2, routed)           0.120     1.760    bseg_driver/ctr/D_ctr_q_reg[3]
    SLICE_X47Y20         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.868 r  bseg_driver/ctr/D_ctr_q_reg[0]_i_2__0/O[3]
                         net (fo=1, routed)           0.000     1.868    bseg_driver/ctr/D_ctr_q_reg[0]_i_2__0_n_4
    SLICE_X47Y20         FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.823     2.013    bseg_driver/ctr/clk
    SLICE_X47Y20         FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[3]/C
                         clock pessimism             -0.514     1.499    
    SLICE_X47Y20         FDRE (Hold_fdre_C_D)         0.105     1.604    bseg_driver/ctr/D_ctr_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.604    
                         arrival time                           1.868    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 bseg_driver/ctr/D_ctr_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bseg_driver/ctr/D_ctr_q_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.554     1.498    bseg_driver/ctr/clk
    SLICE_X47Y21         FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y21         FDRE (Prop_fdre_C_Q)         0.141     1.639 r  bseg_driver/ctr/D_ctr_q_reg[7]/Q
                         net (fo=2, routed)           0.120     1.759    bseg_driver/ctr/D_ctr_q_reg[7]
    SLICE_X47Y21         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.867 r  bseg_driver/ctr/D_ctr_q_reg[4]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.867    bseg_driver/ctr/D_ctr_q_reg[4]_i_1__0_n_4
    SLICE_X47Y21         FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.822     2.012    bseg_driver/ctr/clk
    SLICE_X47Y21         FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[7]/C
                         clock pessimism             -0.514     1.498    
    SLICE_X47Y21         FDRE (Hold_fdre_C_D)         0.105     1.603    bseg_driver/ctr/D_ctr_q_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.603    
                         arrival time                           1.867    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 timerseg_driver/ctr/D_ctr_q_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timerseg_driver/ctr/D_ctr_q_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.558     1.502    timerseg_driver/ctr/clk
    SLICE_X57Y28         FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y28         FDRE (Prop_fdre_C_Q)         0.141     1.643 r  timerseg_driver/ctr/D_ctr_q_reg[11]/Q
                         net (fo=2, routed)           0.120     1.763    timerseg_driver/ctr/D_ctr_q_reg[11]
    SLICE_X57Y28         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.871 r  timerseg_driver/ctr/D_ctr_q_reg[8]_i_1__1/O[3]
                         net (fo=1, routed)           0.000     1.871    timerseg_driver/ctr/D_ctr_q_reg[8]_i_1__1_n_4
    SLICE_X57Y28         FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.825     2.015    timerseg_driver/ctr/clk
    SLICE_X57Y28         FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[11]/C
                         clock pessimism             -0.513     1.502    
    SLICE_X57Y28         FDRE (Hold_fdre_C_D)         0.105     1.607    timerseg_driver/ctr/D_ctr_q_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.607    
                         arrival time                           1.871    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 timerseg_driver/ctr/D_ctr_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timerseg_driver/ctr/D_ctr_q_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.014ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.558     1.502    timerseg_driver/ctr/clk
    SLICE_X57Y27         FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y27         FDRE (Prop_fdre_C_Q)         0.141     1.643 r  timerseg_driver/ctr/D_ctr_q_reg[7]/Q
                         net (fo=2, routed)           0.120     1.763    timerseg_driver/ctr/D_ctr_q_reg[7]
    SLICE_X57Y27         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.871 r  timerseg_driver/ctr/D_ctr_q_reg[4]_i_1__1/O[3]
                         net (fo=1, routed)           0.000     1.871    timerseg_driver/ctr/D_ctr_q_reg[4]_i_1__1_n_4
    SLICE_X57Y27         FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.824     2.014    timerseg_driver/ctr/clk
    SLICE_X57Y27         FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[7]/C
                         clock pessimism             -0.512     1.502    
    SLICE_X57Y27         FDRE (Hold_fdre_C_D)         0.105     1.607    timerseg_driver/ctr/D_ctr_q_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.607    
                         arrival time                           1.871    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 bseg_driver/ctr/D_ctr_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bseg_driver/ctr/D_ctr_q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.256ns (69.181%)  route 0.114ns (30.819%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.554     1.498    bseg_driver/ctr/clk
    SLICE_X47Y21         FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y21         FDRE (Prop_fdre_C_Q)         0.141     1.639 r  bseg_driver/ctr/D_ctr_q_reg[4]/Q
                         net (fo=2, routed)           0.114     1.753    bseg_driver/ctr/D_ctr_q_reg[4]
    SLICE_X47Y21         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.868 r  bseg_driver/ctr/D_ctr_q_reg[4]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     1.868    bseg_driver/ctr/D_ctr_q_reg[4]_i_1__0_n_7
    SLICE_X47Y21         FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.822     2.012    bseg_driver/ctr/clk
    SLICE_X47Y21         FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[4]/C
                         clock pessimism             -0.514     1.498    
    SLICE_X47Y21         FDRE (Hold_fdre_C_D)         0.105     1.603    bseg_driver/ctr/D_ctr_q_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.603    
                         arrival time                           1.868    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 aseg_driver/ctr/D_ctr_q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aseg_driver/ctr/D_ctr_q_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.493ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.549     1.493    aseg_driver/ctr/clk
    SLICE_X34Y24         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y24         FDRE (Prop_fdre_C_Q)         0.164     1.657 r  aseg_driver/ctr/D_ctr_q_reg[10]/Q
                         net (fo=2, routed)           0.125     1.782    aseg_driver/ctr/D_ctr_q_reg[10]
    SLICE_X34Y24         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.892 r  aseg_driver/ctr/D_ctr_q_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.892    aseg_driver/ctr/D_ctr_q_reg[8]_i_1_n_5
    SLICE_X34Y24         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.815     2.005    aseg_driver/ctr/clk
    SLICE_X34Y24         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[10]/C
                         clock pessimism             -0.512     1.493    
    SLICE_X34Y24         FDRE (Hold_fdre_C_D)         0.134     1.627    aseg_driver/ctr/D_ctr_q_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.627    
                         arrival time                           1.892    
  -------------------------------------------------------------------
                         slack                                  0.265    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X34Y22   aseg_driver/ctr/D_ctr_q_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X34Y24   aseg_driver/ctr/D_ctr_q_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X34Y24   aseg_driver/ctr/D_ctr_q_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X34Y25   aseg_driver/ctr/D_ctr_q_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X34Y25   aseg_driver/ctr/D_ctr_q_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X34Y25   aseg_driver/ctr/D_ctr_q_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X34Y25   aseg_driver/ctr/D_ctr_q_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X34Y26   aseg_driver/ctr/D_ctr_q_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X34Y26   aseg_driver/ctr/D_ctr_q_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y22   aseg_driver/ctr/D_ctr_q_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y22   aseg_driver/ctr/D_ctr_q_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y24   aseg_driver/ctr/D_ctr_q_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y24   aseg_driver/ctr/D_ctr_q_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y24   aseg_driver/ctr/D_ctr_q_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y24   aseg_driver/ctr/D_ctr_q_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y25   aseg_driver/ctr/D_ctr_q_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y25   aseg_driver/ctr/D_ctr_q_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y25   aseg_driver/ctr/D_ctr_q_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y25   aseg_driver/ctr/D_ctr_q_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y22   aseg_driver/ctr/D_ctr_q_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y22   aseg_driver/ctr/D_ctr_q_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y24   aseg_driver/ctr/D_ctr_q_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y24   aseg_driver/ctr/D_ctr_q_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y24   aseg_driver/ctr/D_ctr_q_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y24   aseg_driver/ctr/D_ctr_q_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y25   aseg_driver/ctr/D_ctr_q_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y25   aseg_driver/ctr/D_ctr_q_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y25   aseg_driver/ctr/D_ctr_q_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y25   aseg_driver/ctr/D_ctr_q_reg[13]/C



---------------------------------------------------------------------------------------------------
From Clock:  slowclk_gen/inst/clk_in1
  To Clock:  slowclk_gen/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         slowclk_gen/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { slowclk_gen/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  slowclk_gen/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  slowclk_gen/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  slowclk_gen/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  slowclk_gen/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  slowclk_gen/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  slowclk_gen/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_10
  To Clock:  clk_out1_clk_10

Setup :            0  Failing Endpoints,  Worst Slack       80.553ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.102ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             80.553ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            brams/bram2/ram_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_10
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_10 rise@100.000ns - clk_out1_clk_10 rise@0.000ns)
  Data Path Delay:        18.532ns  (logic 3.010ns (16.242%)  route 15.522ns (83.758%))
  Logic Levels:           11  (CARRY4=3 LUT3=2 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.487ns = ( 101.487 - 100.000 ) 
    Source Clock Delay      (SCD):    1.564ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.575     1.575    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         1.564     1.564    sm/clk_out1
    SLICE_X42Y40         FDSE                                         r  sm/D_states_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y40         FDSE (Prop_fdse_C_Q)         0.518     2.082 f  sm/D_states_q_reg[7]/Q
                         net (fo=140, routed)         3.940     6.022    sm/D_states_q_reg[7]_0[2]
    SLICE_X37Y37         LUT4 (Prop_lut4_I0_O)        0.124     6.146 r  sm/D_accel_q[3]_i_11/O
                         net (fo=19, routed)          2.202     8.348    sm/D_accel_q[3]_i_11_n_0
    SLICE_X39Y40         LUT6 (Prop_lut6_I1_O)        0.124     8.472 r  sm/ram_reg_i_69/O
                         net (fo=1, routed)           1.015     9.487    sm/ram_reg_i_69_n_0
    SLICE_X39Y38         LUT6 (Prop_lut6_I3_O)        0.124     9.611 r  sm/ram_reg_i_19/O
                         net (fo=72, routed)          3.674    13.285    sm/M_sm_ra1[2]
    SLICE_X45Y27         LUT6 (Prop_lut6_I2_O)        0.124    13.409 r  sm/D_states_q[1]_i_55/O
                         net (fo=6, routed)           0.855    14.264    sm/M_alum_a[3]
    SLICE_X43Y29         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    14.649 r  sm/ram_reg_i_159/CO[3]
                         net (fo=1, routed)           0.000    14.649    L_reg/CO[0]
    SLICE_X43Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.763 r  L_reg/ram_reg_i_156/CO[3]
                         net (fo=1, routed)           0.000    14.763    L_reg/ram_reg_i_156_n_0
    SLICE_X43Y31         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.097 r  L_reg/D_registers_q_reg[7][11]_i_7/O[1]
                         net (fo=1, routed)           0.950    16.046    sm/D_registers_q[7][11]_i_2_0[5]
    SLICE_X44Y31         LUT3 (Prop_lut3_I2_O)        0.331    16.377 r  sm/D_registers_q[7][9]_i_4/O
                         net (fo=1, routed)           0.436    16.814    sm/D_registers_q[7][9]_i_4_n_0
    SLICE_X44Y31         LUT5 (Prop_lut5_I3_O)        0.326    17.140 r  sm/D_registers_q[7][9]_i_2/O
                         net (fo=3, routed)           0.845    17.985    display/M_alum_out[7]
    SLICE_X40Y31         LUT3 (Prop_lut3_I1_O)        0.152    18.137 r  display/ram_reg_i_28/O
                         net (fo=2, routed)           0.945    19.082    L_reg/override_address[6]
    SLICE_X47Y31         LUT5 (Prop_lut5_I3_O)        0.354    19.436 r  L_reg/ram_reg_i_4__0/O
                         net (fo=1, routed)           0.661    20.097    brams/bram2/ram_reg_0[9]
    RAMB18_X1Y13         RAMB18E1                                     r  brams/bram2/ram_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   100.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.457   101.457    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    98.328 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    99.909    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   100.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         1.487   101.487    brams/bram2/clk_out1
    RAMB18_X1Y13         RAMB18E1                                     r  brams/bram2/ram_reg/CLKARDCLK
                         clock pessimism              0.080   101.567    
                         clock uncertainty           -0.149   101.417    
    RAMB18_X1Y13         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.768   100.649    brams/bram2/ram_reg
  -------------------------------------------------------------------
                         required time                        100.649    
                         arrival time                         -20.097    
  -------------------------------------------------------------------
                         slack                                 80.553    

Slack (MET) :             80.705ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            brams/bram2/ram_reg/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_10
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_10 rise@100.000ns - clk_out1_clk_10 rise@0.000ns)
  Data Path Delay:        18.380ns  (logic 2.548ns (13.863%)  route 15.832ns (86.137%))
  Logic Levels:           10  (CARRY4=2 LUT3=2 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.487ns = ( 101.487 - 100.000 ) 
    Source Clock Delay      (SCD):    1.564ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.575     1.575    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         1.564     1.564    sm/clk_out1
    SLICE_X42Y40         FDSE                                         r  sm/D_states_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y40         FDSE (Prop_fdse_C_Q)         0.518     2.082 f  sm/D_states_q_reg[7]/Q
                         net (fo=140, routed)         3.940     6.022    sm/D_states_q_reg[7]_0[2]
    SLICE_X37Y37         LUT4 (Prop_lut4_I0_O)        0.124     6.146 r  sm/D_accel_q[3]_i_11/O
                         net (fo=19, routed)          2.202     8.348    sm/D_accel_q[3]_i_11_n_0
    SLICE_X39Y40         LUT6 (Prop_lut6_I1_O)        0.124     8.472 r  sm/ram_reg_i_69/O
                         net (fo=1, routed)           1.015     9.487    sm/ram_reg_i_69_n_0
    SLICE_X39Y38         LUT6 (Prop_lut6_I3_O)        0.124     9.611 r  sm/ram_reg_i_19/O
                         net (fo=72, routed)          3.674    13.285    sm/M_sm_ra1[2]
    SLICE_X45Y27         LUT6 (Prop_lut6_I2_O)        0.124    13.409 r  sm/D_states_q[1]_i_55/O
                         net (fo=6, routed)           0.855    14.264    sm/M_alum_a[3]
    SLICE_X43Y29         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    14.649 r  sm/ram_reg_i_159/CO[3]
                         net (fo=1, routed)           0.000    14.649    L_reg/CO[0]
    SLICE_X43Y30         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    14.871 r  L_reg/ram_reg_i_156/O[0]
                         net (fo=1, routed)           0.806    15.677    sm/D_registers_q[7][11]_i_2_0[0]
    SLICE_X44Y30         LUT3 (Prop_lut3_I2_O)        0.299    15.976 r  sm/D_registers_q[7][4]_i_4/O
                         net (fo=1, routed)           0.294    16.270    sm/D_registers_q[7][4]_i_4_n_0
    SLICE_X45Y30         LUT5 (Prop_lut5_I3_O)        0.124    16.394 r  sm/D_registers_q[7][4]_i_2/O
                         net (fo=3, routed)           0.798    17.191    display/M_alum_out[2]
    SLICE_X45Y33         LUT3 (Prop_lut3_I1_O)        0.150    17.341 r  display/ram_reg_i_42/O
                         net (fo=2, routed)           1.294    18.635    L_reg/override_address[2]
    SLICE_X47Y30         LUT5 (Prop_lut5_I3_O)        0.354    18.989 r  L_reg/ram_reg_i_9__0/O
                         net (fo=1, routed)           0.955    19.944    brams/bram2/ram_reg_0[4]
    RAMB18_X1Y13         RAMB18E1                                     r  brams/bram2/ram_reg/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   100.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.457   101.457    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    98.328 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    99.909    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   100.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         1.487   101.487    brams/bram2/clk_out1
    RAMB18_X1Y13         RAMB18E1                                     r  brams/bram2/ram_reg/CLKARDCLK
                         clock pessimism              0.080   101.567    
                         clock uncertainty           -0.149   101.417    
    RAMB18_X1Y13         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                     -0.768   100.649    brams/bram2/ram_reg
  -------------------------------------------------------------------
                         required time                        100.649    
                         arrival time                         -19.944    
  -------------------------------------------------------------------
                         slack                                 80.705    

Slack (MET) :             80.779ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            brams/bram1/ram_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_10
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_10 rise@100.000ns - clk_out1_clk_10 rise@0.000ns)
  Data Path Delay:        18.508ns  (logic 2.982ns (16.112%)  route 15.526ns (83.888%))
  Logic Levels:           11  (CARRY4=3 LUT3=2 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.487ns = ( 101.487 - 100.000 ) 
    Source Clock Delay      (SCD):    1.564ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.575     1.575    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         1.564     1.564    sm/clk_out1
    SLICE_X42Y40         FDSE                                         r  sm/D_states_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y40         FDSE (Prop_fdse_C_Q)         0.518     2.082 f  sm/D_states_q_reg[7]/Q
                         net (fo=140, routed)         3.940     6.022    sm/D_states_q_reg[7]_0[2]
    SLICE_X37Y37         LUT4 (Prop_lut4_I0_O)        0.124     6.146 r  sm/D_accel_q[3]_i_11/O
                         net (fo=19, routed)          2.202     8.348    sm/D_accel_q[3]_i_11_n_0
    SLICE_X39Y40         LUT6 (Prop_lut6_I1_O)        0.124     8.472 r  sm/ram_reg_i_69/O
                         net (fo=1, routed)           1.015     9.487    sm/ram_reg_i_69_n_0
    SLICE_X39Y38         LUT6 (Prop_lut6_I3_O)        0.124     9.611 r  sm/ram_reg_i_19/O
                         net (fo=72, routed)          3.674    13.285    sm/M_sm_ra1[2]
    SLICE_X45Y27         LUT6 (Prop_lut6_I2_O)        0.124    13.409 r  sm/D_states_q[1]_i_55/O
                         net (fo=6, routed)           0.855    14.264    sm/M_alum_a[3]
    SLICE_X43Y29         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    14.649 r  sm/ram_reg_i_159/CO[3]
                         net (fo=1, routed)           0.000    14.649    L_reg/CO[0]
    SLICE_X43Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.763 r  L_reg/ram_reg_i_156/CO[3]
                         net (fo=1, routed)           0.000    14.763    L_reg/ram_reg_i_156_n_0
    SLICE_X43Y31         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.097 r  L_reg/D_registers_q_reg[7][11]_i_7/O[1]
                         net (fo=1, routed)           0.950    16.046    sm/D_registers_q[7][11]_i_2_0[5]
    SLICE_X44Y31         LUT3 (Prop_lut3_I2_O)        0.331    16.377 r  sm/D_registers_q[7][9]_i_4/O
                         net (fo=1, routed)           0.436    16.814    sm/D_registers_q[7][9]_i_4_n_0
    SLICE_X44Y31         LUT5 (Prop_lut5_I3_O)        0.326    17.140 r  sm/D_registers_q[7][9]_i_2/O
                         net (fo=3, routed)           0.845    17.985    display/M_alum_out[7]
    SLICE_X40Y31         LUT3 (Prop_lut3_I1_O)        0.152    18.137 r  display/ram_reg_i_28/O
                         net (fo=2, routed)           0.945    19.082    L_reg/override_address[6]
    SLICE_X47Y31         LUT5 (Prop_lut5_I0_O)        0.326    19.408 r  L_reg/ram_reg_i_4/O
                         net (fo=1, routed)           0.665    20.073    brams/bram1/ADDRARDADDR[9]
    RAMB18_X1Y12         RAMB18E1                                     r  brams/bram1/ram_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   100.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.457   101.457    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    98.328 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    99.909    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   100.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         1.487   101.487    brams/bram1/clk_out1
    RAMB18_X1Y12         RAMB18E1                                     r  brams/bram1/ram_reg/CLKARDCLK
                         clock pessimism              0.080   101.567    
                         clock uncertainty           -0.149   101.417    
    RAMB18_X1Y12         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566   100.851    brams/bram1/ram_reg
  -------------------------------------------------------------------
                         required time                        100.851    
                         arrival time                         -20.073    
  -------------------------------------------------------------------
                         slack                                 80.779    

Slack (MET) :             80.910ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            brams/bram2/ram_reg/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_10
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_10 rise@100.000ns - clk_out1_clk_10 rise@0.000ns)
  Data Path Delay:        18.153ns  (logic 2.668ns (14.697%)  route 15.485ns (85.303%))
  Logic Levels:           11  (CARRY4=3 LUT3=2 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.487ns = ( 101.487 - 100.000 ) 
    Source Clock Delay      (SCD):    1.564ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.575     1.575    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         1.564     1.564    sm/clk_out1
    SLICE_X42Y40         FDSE                                         r  sm/D_states_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y40         FDSE (Prop_fdse_C_Q)         0.518     2.082 f  sm/D_states_q_reg[7]/Q
                         net (fo=140, routed)         3.940     6.022    sm/D_states_q_reg[7]_0[2]
    SLICE_X37Y37         LUT4 (Prop_lut4_I0_O)        0.124     6.146 r  sm/D_accel_q[3]_i_11/O
                         net (fo=19, routed)          2.202     8.348    sm/D_accel_q[3]_i_11_n_0
    SLICE_X39Y40         LUT6 (Prop_lut6_I1_O)        0.124     8.472 r  sm/ram_reg_i_69/O
                         net (fo=1, routed)           1.015     9.487    sm/ram_reg_i_69_n_0
    SLICE_X39Y38         LUT6 (Prop_lut6_I3_O)        0.124     9.611 r  sm/ram_reg_i_19/O
                         net (fo=72, routed)          3.674    13.285    sm/M_sm_ra1[2]
    SLICE_X45Y27         LUT6 (Prop_lut6_I2_O)        0.124    13.409 r  sm/D_states_q[1]_i_55/O
                         net (fo=6, routed)           0.855    14.264    sm/M_alum_a[3]
    SLICE_X43Y29         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    14.649 r  sm/ram_reg_i_159/CO[3]
                         net (fo=1, routed)           0.000    14.649    L_reg/CO[0]
    SLICE_X43Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.763 r  L_reg/ram_reg_i_156/CO[3]
                         net (fo=1, routed)           0.000    14.763    L_reg/ram_reg_i_156_n_0
    SLICE_X43Y31         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    14.985 r  L_reg/D_registers_q_reg[7][11]_i_7/O[0]
                         net (fo=1, routed)           0.947    15.932    sm/D_registers_q[7][11]_i_2_0[4]
    SLICE_X41Y31         LUT3 (Prop_lut3_I2_O)        0.327    16.259 r  sm/D_registers_q[7][8]_i_4/O
                         net (fo=1, routed)           0.407    16.666    sm/D_registers_q[7][8]_i_4_n_0
    SLICE_X41Y30         LUT5 (Prop_lut5_I3_O)        0.332    16.998 r  sm/D_registers_q[7][8]_i_2/O
                         net (fo=3, routed)           0.904    17.902    display/M_alum_out[6]
    SLICE_X42Y33         LUT3 (Prop_lut3_I1_O)        0.124    18.026 r  display/ram_reg_i_31/O
                         net (fo=2, routed)           0.854    18.880    L_reg/override_address[5]
    SLICE_X46Y30         LUT5 (Prop_lut5_I3_O)        0.150    19.030 r  L_reg/ram_reg_i_5__0/O
                         net (fo=1, routed)           0.688    19.718    brams/bram2/ram_reg_0[8]
    RAMB18_X1Y13         RAMB18E1                                     r  brams/bram2/ram_reg/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   100.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.457   101.457    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    98.328 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    99.909    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   100.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         1.487   101.487    brams/bram2/clk_out1
    RAMB18_X1Y13         RAMB18E1                                     r  brams/bram2/ram_reg/CLKARDCLK
                         clock pessimism              0.080   101.567    
                         clock uncertainty           -0.149   101.417    
    RAMB18_X1Y13         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.790   100.627    brams/bram2/ram_reg
  -------------------------------------------------------------------
                         required time                        100.627    
                         arrival time                         -19.718    
  -------------------------------------------------------------------
                         slack                                 80.910    

Slack (MET) :             81.026ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            brams/bram1/ram_reg/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_10
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_10 rise@100.000ns - clk_out1_clk_10 rise@0.000ns)
  Data Path Delay:        18.261ns  (logic 2.642ns (14.468%)  route 15.619ns (85.532%))
  Logic Levels:           11  (CARRY4=3 LUT3=2 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.487ns = ( 101.487 - 100.000 ) 
    Source Clock Delay      (SCD):    1.564ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.575     1.575    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         1.564     1.564    sm/clk_out1
    SLICE_X42Y40         FDSE                                         r  sm/D_states_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y40         FDSE (Prop_fdse_C_Q)         0.518     2.082 f  sm/D_states_q_reg[7]/Q
                         net (fo=140, routed)         3.940     6.022    sm/D_states_q_reg[7]_0[2]
    SLICE_X37Y37         LUT4 (Prop_lut4_I0_O)        0.124     6.146 r  sm/D_accel_q[3]_i_11/O
                         net (fo=19, routed)          2.202     8.348    sm/D_accel_q[3]_i_11_n_0
    SLICE_X39Y40         LUT6 (Prop_lut6_I1_O)        0.124     8.472 r  sm/ram_reg_i_69/O
                         net (fo=1, routed)           1.015     9.487    sm/ram_reg_i_69_n_0
    SLICE_X39Y38         LUT6 (Prop_lut6_I3_O)        0.124     9.611 r  sm/ram_reg_i_19/O
                         net (fo=72, routed)          3.674    13.285    sm/M_sm_ra1[2]
    SLICE_X45Y27         LUT6 (Prop_lut6_I2_O)        0.124    13.409 r  sm/D_states_q[1]_i_55/O
                         net (fo=6, routed)           0.855    14.264    sm/M_alum_a[3]
    SLICE_X43Y29         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    14.649 r  sm/ram_reg_i_159/CO[3]
                         net (fo=1, routed)           0.000    14.649    L_reg/CO[0]
    SLICE_X43Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.763 r  L_reg/ram_reg_i_156/CO[3]
                         net (fo=1, routed)           0.000    14.763    L_reg/ram_reg_i_156_n_0
    SLICE_X43Y31         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    14.985 r  L_reg/D_registers_q_reg[7][11]_i_7/O[0]
                         net (fo=1, routed)           0.947    15.932    sm/D_registers_q[7][11]_i_2_0[4]
    SLICE_X41Y31         LUT3 (Prop_lut3_I2_O)        0.327    16.259 r  sm/D_registers_q[7][8]_i_4/O
                         net (fo=1, routed)           0.407    16.666    sm/D_registers_q[7][8]_i_4_n_0
    SLICE_X41Y30         LUT5 (Prop_lut5_I3_O)        0.332    16.998 r  sm/D_registers_q[7][8]_i_2/O
                         net (fo=3, routed)           0.904    17.902    display/M_alum_out[6]
    SLICE_X42Y33         LUT3 (Prop_lut3_I1_O)        0.124    18.026 r  display/ram_reg_i_31/O
                         net (fo=2, routed)           0.854    18.880    L_reg/override_address[5]
    SLICE_X46Y30         LUT5 (Prop_lut5_I0_O)        0.124    19.004 r  L_reg/ram_reg_i_5/O
                         net (fo=1, routed)           0.822    19.826    brams/bram1/ADDRARDADDR[8]
    RAMB18_X1Y12         RAMB18E1                                     r  brams/bram1/ram_reg/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   100.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.457   101.457    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    98.328 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    99.909    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   100.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         1.487   101.487    brams/bram1/clk_out1
    RAMB18_X1Y12         RAMB18E1                                     r  brams/bram1/ram_reg/CLKARDCLK
                         clock pessimism              0.080   101.567    
                         clock uncertainty           -0.149   101.417    
    RAMB18_X1Y12         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.566   100.851    brams/bram1/ram_reg
  -------------------------------------------------------------------
                         required time                        100.851    
                         arrival time                         -19.826    
  -------------------------------------------------------------------
                         slack                                 81.026    

Slack (MET) :             81.093ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            brams/bram2/ram_reg/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_10
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_10 rise@100.000ns - clk_out1_clk_10 rise@0.000ns)
  Data Path Delay:        17.990ns  (logic 2.714ns (15.086%)  route 15.276ns (84.914%))
  Logic Levels:           10  (CARRY4=1 LUT2=1 LUT3=2 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.487ns = ( 101.487 - 100.000 ) 
    Source Clock Delay      (SCD):    1.564ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.575     1.575    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         1.564     1.564    sm/clk_out1
    SLICE_X42Y40         FDSE                                         r  sm/D_states_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y40         FDSE (Prop_fdse_C_Q)         0.518     2.082 f  sm/D_states_q_reg[7]/Q
                         net (fo=140, routed)         3.940     6.022    sm/D_states_q_reg[7]_0[2]
    SLICE_X37Y37         LUT4 (Prop_lut4_I0_O)        0.124     6.146 r  sm/D_accel_q[3]_i_11/O
                         net (fo=19, routed)          2.202     8.348    sm/D_accel_q[3]_i_11_n_0
    SLICE_X39Y40         LUT6 (Prop_lut6_I1_O)        0.124     8.472 r  sm/ram_reg_i_69/O
                         net (fo=1, routed)           1.015     9.487    sm/ram_reg_i_69_n_0
    SLICE_X39Y38         LUT6 (Prop_lut6_I3_O)        0.124     9.611 r  sm/ram_reg_i_19/O
                         net (fo=72, routed)          2.526    12.137    sm/M_sm_ra1[2]
    SLICE_X50Y32         LUT6 (Prop_lut6_I2_O)        0.124    12.261 r  sm/ram_reg_i_52/O
                         net (fo=21, routed)          1.531    13.792    sm/D_registers_q_reg[7][11][1]
    SLICE_X42Y29         LUT2 (Prop_lut2_I1_O)        0.124    13.916 r  sm/ram_reg_i_200/O
                         net (fo=1, routed)           0.000    13.916    sm/ram_reg_i_200_n_0
    SLICE_X42Y29         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    14.559 r  sm/ram_reg_i_158/O[3]
                         net (fo=1, routed)           0.588    15.147    sm/alum/data1[3]
    SLICE_X44Y29         LUT6 (Prop_lut6_I3_O)        0.307    15.454 r  sm/D_registers_q[7][3]_i_3/O
                         net (fo=1, routed)           0.940    16.393    sm/D_registers_q[7][3]_i_3_n_0
    SLICE_X44Y32         LUT3 (Prop_lut3_I1_O)        0.152    16.545 r  sm/D_registers_q[7][3]_i_2/O
                         net (fo=3, routed)           1.033    17.579    display/M_alum_out[1]
    SLICE_X44Y33         LUT3 (Prop_lut3_I1_O)        0.326    17.905 r  display/ram_reg_i_45/O
                         net (fo=2, routed)           0.813    18.717    L_reg/override_address[1]
    SLICE_X46Y30         LUT5 (Prop_lut5_I3_O)        0.148    18.865 r  L_reg/ram_reg_i_10__0/O
                         net (fo=1, routed)           0.689    19.555    brams/bram2/ram_reg_0[3]
    RAMB18_X1Y13         RAMB18E1                                     r  brams/bram2/ram_reg/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   100.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.457   101.457    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    98.328 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    99.909    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   100.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         1.487   101.487    brams/bram2/clk_out1
    RAMB18_X1Y13         RAMB18E1                                     r  brams/bram2/ram_reg/CLKARDCLK
                         clock pessimism              0.080   101.567    
                         clock uncertainty           -0.149   101.417    
    RAMB18_X1Y13         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[4])
                                                     -0.770   100.647    brams/bram2/ram_reg
  -------------------------------------------------------------------
                         required time                        100.647    
                         arrival time                         -19.555    
  -------------------------------------------------------------------
                         slack                                 81.093    

Slack (MET) :             81.144ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            brams/bram1/ram_reg/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_10
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_10 rise@100.000ns - clk_out1_clk_10 rise@0.000ns)
  Data Path Delay:        18.143ns  (logic 2.690ns (14.827%)  route 15.453ns (85.173%))
  Logic Levels:           10  (CARRY4=1 LUT2=1 LUT3=2 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.487ns = ( 101.487 - 100.000 ) 
    Source Clock Delay      (SCD):    1.564ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.575     1.575    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         1.564     1.564    sm/clk_out1
    SLICE_X42Y40         FDSE                                         r  sm/D_states_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y40         FDSE (Prop_fdse_C_Q)         0.518     2.082 f  sm/D_states_q_reg[7]/Q
                         net (fo=140, routed)         3.940     6.022    sm/D_states_q_reg[7]_0[2]
    SLICE_X37Y37         LUT4 (Prop_lut4_I0_O)        0.124     6.146 r  sm/D_accel_q[3]_i_11/O
                         net (fo=19, routed)          2.202     8.348    sm/D_accel_q[3]_i_11_n_0
    SLICE_X39Y40         LUT6 (Prop_lut6_I1_O)        0.124     8.472 r  sm/ram_reg_i_69/O
                         net (fo=1, routed)           1.015     9.487    sm/ram_reg_i_69_n_0
    SLICE_X39Y38         LUT6 (Prop_lut6_I3_O)        0.124     9.611 r  sm/ram_reg_i_19/O
                         net (fo=72, routed)          2.526    12.137    sm/M_sm_ra1[2]
    SLICE_X50Y32         LUT6 (Prop_lut6_I2_O)        0.124    12.261 r  sm/ram_reg_i_52/O
                         net (fo=21, routed)          1.531    13.792    sm/D_registers_q_reg[7][11][1]
    SLICE_X42Y29         LUT2 (Prop_lut2_I1_O)        0.124    13.916 r  sm/ram_reg_i_200/O
                         net (fo=1, routed)           0.000    13.916    sm/ram_reg_i_200_n_0
    SLICE_X42Y29         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    14.559 r  sm/ram_reg_i_158/O[3]
                         net (fo=1, routed)           0.588    15.147    sm/alum/data1[3]
    SLICE_X44Y29         LUT6 (Prop_lut6_I3_O)        0.307    15.454 r  sm/D_registers_q[7][3]_i_3/O
                         net (fo=1, routed)           0.940    16.393    sm/D_registers_q[7][3]_i_3_n_0
    SLICE_X44Y32         LUT3 (Prop_lut3_I1_O)        0.152    16.545 r  sm/D_registers_q[7][3]_i_2/O
                         net (fo=3, routed)           1.033    17.579    display/M_alum_out[1]
    SLICE_X44Y33         LUT3 (Prop_lut3_I1_O)        0.326    17.905 r  display/ram_reg_i_45/O
                         net (fo=2, routed)           0.813    18.717    L_reg/override_address[1]
    SLICE_X46Y30         LUT5 (Prop_lut5_I0_O)        0.124    18.841 r  L_reg/ram_reg_i_10/O
                         net (fo=1, routed)           0.866    19.707    brams/bram1/ADDRARDADDR[3]
    RAMB18_X1Y12         RAMB18E1                                     r  brams/bram1/ram_reg/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   100.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.457   101.457    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    98.328 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    99.909    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   100.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         1.487   101.487    brams/bram1/clk_out1
    RAMB18_X1Y12         RAMB18E1                                     r  brams/bram1/ram_reg/CLKARDCLK
                         clock pessimism              0.080   101.567    
                         clock uncertainty           -0.149   101.417    
    RAMB18_X1Y12         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[4])
                                                     -0.566   100.851    brams/bram1/ram_reg
  -------------------------------------------------------------------
                         required time                        100.851    
                         arrival time                         -19.707    
  -------------------------------------------------------------------
                         slack                                 81.144    

Slack (MET) :             81.211ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            brams/bram1/ram_reg/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_10
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_10 rise@100.000ns - clk_out1_clk_10 rise@0.000ns)
  Data Path Delay:        18.076ns  (logic 2.520ns (13.941%)  route 15.556ns (86.059%))
  Logic Levels:           10  (CARRY4=2 LUT3=2 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.487ns = ( 101.487 - 100.000 ) 
    Source Clock Delay      (SCD):    1.564ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.575     1.575    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         1.564     1.564    sm/clk_out1
    SLICE_X42Y40         FDSE                                         r  sm/D_states_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y40         FDSE (Prop_fdse_C_Q)         0.518     2.082 f  sm/D_states_q_reg[7]/Q
                         net (fo=140, routed)         3.940     6.022    sm/D_states_q_reg[7]_0[2]
    SLICE_X37Y37         LUT4 (Prop_lut4_I0_O)        0.124     6.146 r  sm/D_accel_q[3]_i_11/O
                         net (fo=19, routed)          2.202     8.348    sm/D_accel_q[3]_i_11_n_0
    SLICE_X39Y40         LUT6 (Prop_lut6_I1_O)        0.124     8.472 r  sm/ram_reg_i_69/O
                         net (fo=1, routed)           1.015     9.487    sm/ram_reg_i_69_n_0
    SLICE_X39Y38         LUT6 (Prop_lut6_I3_O)        0.124     9.611 r  sm/ram_reg_i_19/O
                         net (fo=72, routed)          3.674    13.285    sm/M_sm_ra1[2]
    SLICE_X45Y27         LUT6 (Prop_lut6_I2_O)        0.124    13.409 r  sm/D_states_q[1]_i_55/O
                         net (fo=6, routed)           0.855    14.264    sm/M_alum_a[3]
    SLICE_X43Y29         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    14.649 r  sm/ram_reg_i_159/CO[3]
                         net (fo=1, routed)           0.000    14.649    L_reg/CO[0]
    SLICE_X43Y30         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    14.871 r  L_reg/ram_reg_i_156/O[0]
                         net (fo=1, routed)           0.806    15.677    sm/D_registers_q[7][11]_i_2_0[0]
    SLICE_X44Y30         LUT3 (Prop_lut3_I2_O)        0.299    15.976 r  sm/D_registers_q[7][4]_i_4/O
                         net (fo=1, routed)           0.294    16.270    sm/D_registers_q[7][4]_i_4_n_0
    SLICE_X45Y30         LUT5 (Prop_lut5_I3_O)        0.124    16.394 r  sm/D_registers_q[7][4]_i_2/O
                         net (fo=3, routed)           0.798    17.191    display/M_alum_out[2]
    SLICE_X45Y33         LUT3 (Prop_lut3_I1_O)        0.150    17.341 r  display/ram_reg_i_42/O
                         net (fo=2, routed)           1.294    18.635    L_reg/override_address[2]
    SLICE_X47Y30         LUT5 (Prop_lut5_I0_O)        0.326    18.961 r  L_reg/ram_reg_i_9/O
                         net (fo=1, routed)           0.679    19.640    brams/bram1/ADDRARDADDR[4]
    RAMB18_X1Y12         RAMB18E1                                     r  brams/bram1/ram_reg/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   100.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.457   101.457    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    98.328 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    99.909    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   100.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         1.487   101.487    brams/bram1/clk_out1
    RAMB18_X1Y12         RAMB18E1                                     r  brams/bram1/ram_reg/CLKARDCLK
                         clock pessimism              0.080   101.567    
                         clock uncertainty           -0.149   101.417    
    RAMB18_X1Y12         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                     -0.566   100.851    brams/bram1/ram_reg
  -------------------------------------------------------------------
                         required time                        100.851    
                         arrival time                         -19.640    
  -------------------------------------------------------------------
                         slack                                 81.211    

Slack (MET) :             81.231ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            brams/bram2/ram_reg/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_10
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_10 rise@100.000ns - clk_out1_clk_10 rise@0.000ns)
  Data Path Delay:        17.853ns  (logic 2.698ns (15.112%)  route 15.155ns (84.888%))
  Logic Levels:           11  (CARRY4=3 LUT3=2 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.487ns = ( 101.487 - 100.000 ) 
    Source Clock Delay      (SCD):    1.564ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.575     1.575    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         1.564     1.564    sm/clk_out1
    SLICE_X42Y40         FDSE                                         r  sm/D_states_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y40         FDSE (Prop_fdse_C_Q)         0.518     2.082 f  sm/D_states_q_reg[7]/Q
                         net (fo=140, routed)         3.940     6.022    sm/D_states_q_reg[7]_0[2]
    SLICE_X37Y37         LUT4 (Prop_lut4_I0_O)        0.124     6.146 r  sm/D_accel_q[3]_i_11/O
                         net (fo=19, routed)          2.202     8.348    sm/D_accel_q[3]_i_11_n_0
    SLICE_X39Y40         LUT6 (Prop_lut6_I1_O)        0.124     8.472 r  sm/ram_reg_i_69/O
                         net (fo=1, routed)           1.015     9.487    sm/ram_reg_i_69_n_0
    SLICE_X39Y38         LUT6 (Prop_lut6_I3_O)        0.124     9.611 r  sm/ram_reg_i_19/O
                         net (fo=72, routed)          3.674    13.285    sm/M_sm_ra1[2]
    SLICE_X45Y27         LUT6 (Prop_lut6_I2_O)        0.124    13.409 r  sm/D_states_q[1]_i_55/O
                         net (fo=6, routed)           0.666    14.075    sm/M_alum_a[3]
    SLICE_X42Y29         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    14.471 r  sm/ram_reg_i_158/CO[3]
                         net (fo=1, routed)           0.000    14.471    sm/ram_reg_i_158_n_0
    SLICE_X42Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.588 r  sm/ram_reg_i_155/CO[3]
                         net (fo=1, routed)           0.000    14.588    sm/ram_reg_i_155_n_0
    SLICE_X42Y31         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    14.827 r  sm/D_registers_q_reg[7][11]_i_6/O[2]
                         net (fo=1, routed)           0.724    15.550    sm/alum/data1[10]
    SLICE_X41Y31         LUT3 (Prop_lut3_I0_O)        0.301    15.851 r  sm/D_registers_q[7][10]_i_4/O
                         net (fo=1, routed)           0.301    16.152    sm/D_registers_q[7][10]_i_4_n_0
    SLICE_X41Y30         LUT5 (Prop_lut5_I3_O)        0.124    16.276 r  sm/D_registers_q[7][10]_i_2/O
                         net (fo=3, routed)           0.818    17.094    display/M_alum_out[8]
    SLICE_X41Y31         LUT3 (Prop_lut3_I1_O)        0.152    17.246 r  display/ram_reg_i_25/O
                         net (fo=2, routed)           0.862    18.108    L_reg/override_address[7]
    SLICE_X47Y30         LUT5 (Prop_lut5_I3_O)        0.355    18.463 r  L_reg/ram_reg_i_3__0/O
                         net (fo=1, routed)           0.955    19.418    brams/bram2/ram_reg_0[10]
    RAMB18_X1Y13         RAMB18E1                                     r  brams/bram2/ram_reg/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   100.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.457   101.457    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    98.328 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    99.909    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   100.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         1.487   101.487    brams/bram2/clk_out1
    RAMB18_X1Y13         RAMB18E1                                     r  brams/bram2/ram_reg/CLKARDCLK
                         clock pessimism              0.080   101.567    
                         clock uncertainty           -0.149   101.417    
    RAMB18_X1Y13         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.769   100.648    brams/bram2/ram_reg
  -------------------------------------------------------------------
                         required time                        100.648    
                         arrival time                         -19.418    
  -------------------------------------------------------------------
                         slack                                 81.231    

Slack (MET) :             81.298ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            brams/bram2/ram_reg/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_10
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_10 rise@100.000ns - clk_out1_clk_10 rise@0.000ns)
  Data Path Delay:        17.781ns  (logic 2.621ns (14.740%)  route 15.160ns (85.260%))
  Logic Levels:           10  (CARRY4=2 LUT3=2 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.487ns = ( 101.487 - 100.000 ) 
    Source Clock Delay      (SCD):    1.564ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.575     1.575    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         1.564     1.564    sm/clk_out1
    SLICE_X42Y40         FDSE                                         r  sm/D_states_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y40         FDSE (Prop_fdse_C_Q)         0.518     2.082 f  sm/D_states_q_reg[7]/Q
                         net (fo=140, routed)         3.940     6.022    sm/D_states_q_reg[7]_0[2]
    SLICE_X37Y37         LUT4 (Prop_lut4_I0_O)        0.124     6.146 r  sm/D_accel_q[3]_i_11/O
                         net (fo=19, routed)          2.202     8.348    sm/D_accel_q[3]_i_11_n_0
    SLICE_X39Y40         LUT6 (Prop_lut6_I1_O)        0.124     8.472 r  sm/ram_reg_i_69/O
                         net (fo=1, routed)           1.015     9.487    sm/ram_reg_i_69_n_0
    SLICE_X39Y38         LUT6 (Prop_lut6_I3_O)        0.124     9.611 r  sm/ram_reg_i_19/O
                         net (fo=72, routed)          3.674    13.285    sm/M_sm_ra1[2]
    SLICE_X45Y27         LUT6 (Prop_lut6_I2_O)        0.124    13.409 r  sm/D_states_q[1]_i_55/O
                         net (fo=6, routed)           0.855    14.264    sm/M_alum_a[3]
    SLICE_X43Y29         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    14.649 r  sm/ram_reg_i_159/CO[3]
                         net (fo=1, routed)           0.000    14.649    L_reg/CO[0]
    SLICE_X43Y30         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    14.962 r  L_reg/ram_reg_i_156/O[3]
                         net (fo=1, routed)           0.998    15.960    sm/D_registers_q[7][11]_i_2_0[3]
    SLICE_X44Y30         LUT3 (Prop_lut3_I2_O)        0.334    16.294 r  sm/D_registers_q[7][7]_i_4/O
                         net (fo=1, routed)           0.299    16.594    sm/D_registers_q[7][7]_i_4_n_0
    SLICE_X45Y30         LUT5 (Prop_lut5_I3_O)        0.332    16.926 r  sm/D_registers_q[7][7]_i_2/O
                         net (fo=3, routed)           0.741    17.667    display/M_alum_out[5]
    SLICE_X45Y33         LUT3 (Prop_lut3_I1_O)        0.124    17.791 r  display/ram_reg_i_34/O
                         net (fo=2, routed)           0.557    18.348    L_reg/override_address[4]
    SLICE_X47Y30         LUT5 (Prop_lut5_I3_O)        0.119    18.467 r  L_reg/ram_reg_i_6__0/O
                         net (fo=1, routed)           0.879    19.345    brams/bram2/ram_reg_0[7]
    RAMB18_X1Y13         RAMB18E1                                     r  brams/bram2/ram_reg/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   100.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.457   101.457    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    98.328 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    99.909    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   100.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         1.487   101.487    brams/bram2/clk_out1
    RAMB18_X1Y13         RAMB18E1                                     r  brams/bram2/ram_reg/CLKARDCLK
                         clock pessimism              0.080   101.567    
                         clock uncertainty           -0.149   101.417    
    RAMB18_X1Y13         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.774   100.643    brams/bram2/ram_reg
  -------------------------------------------------------------------
                         required time                        100.643    
                         arrival time                         -19.345    
  -------------------------------------------------------------------
                         slack                                 81.298    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 forLoop_idx_0_1523001446[0].cond_butt_dirs/D_ctr_q_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            forLoop_idx_0_1523001446[0].cond_butt_dirs/D_ctr_q_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_10
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_10 rise@0.000ns - clk_out1_clk_10 rise@0.000ns)
  Data Path Delay:        0.475ns  (logic 0.355ns (74.742%)  route 0.120ns (25.258%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.863ns
    Source Clock Delay      (SCD):    0.595ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.549     0.549    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         0.595     0.595    forLoop_idx_0_1523001446[0].cond_butt_dirs/clk_out1
    SLICE_X61Y49         FDRE                                         r  forLoop_idx_0_1523001446[0].cond_butt_dirs/D_ctr_q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y49         FDRE (Prop_fdre_C_Q)         0.141     0.736 r  forLoop_idx_0_1523001446[0].cond_butt_dirs/D_ctr_q_reg[11]/Q
                         net (fo=2, routed)           0.119     0.855    forLoop_idx_0_1523001446[0].cond_butt_dirs/D_ctr_q_reg[11]
    SLICE_X61Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.015 r  forLoop_idx_0_1523001446[0].cond_butt_dirs/D_ctr_q_reg[8]_i_1__6/CO[3]
                         net (fo=1, routed)           0.001     1.016    forLoop_idx_0_1523001446[0].cond_butt_dirs/D_ctr_q_reg[8]_i_1__6_n_0
    SLICE_X61Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.070 r  forLoop_idx_0_1523001446[0].cond_butt_dirs/D_ctr_q_reg[12]_i_1__6/O[0]
                         net (fo=1, routed)           0.000     1.070    forLoop_idx_0_1523001446[0].cond_butt_dirs/D_ctr_q_reg[12]_i_1__6_n_7
    SLICE_X61Y50         FDRE                                         r  forLoop_idx_0_1523001446[0].cond_butt_dirs/D_ctr_q_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.817     0.817    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         0.863     0.863    forLoop_idx_0_1523001446[0].cond_butt_dirs/clk_out1
    SLICE_X61Y50         FDRE                                         r  forLoop_idx_0_1523001446[0].cond_butt_dirs/D_ctr_q_reg[12]/C
                         clock pessimism              0.000     0.863    
    SLICE_X61Y50         FDRE (Hold_fdre_C_D)         0.105     0.968    forLoop_idx_0_1523001446[0].cond_butt_dirs/D_ctr_q_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.968    
                         arrival time                           1.070    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 forLoop_idx_0_1523001446[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            forLoop_idx_0_1523001446[0].cond_butt_dirs/sync/D_pipe_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_10
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_10 rise@0.000ns - clk_out1_clk_10 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.862ns
    Source Clock Delay      (SCD):    0.592ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.549     0.549    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         0.592     0.592    forLoop_idx_0_1523001446[0].cond_butt_dirs/sync/clk_out1
    SLICE_X61Y54         FDRE                                         r  forLoop_idx_0_1523001446[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y54         FDRE (Prop_fdre_C_Q)         0.141     0.733 r  forLoop_idx_0_1523001446[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/Q
                         net (fo=1, routed)           0.056     0.789    forLoop_idx_0_1523001446[0].cond_butt_dirs/sync/D_pipe_q[0]
    SLICE_X61Y54         FDRE                                         r  forLoop_idx_0_1523001446[0].cond_butt_dirs/sync/D_pipe_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.817     0.817    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         0.861     0.861    forLoop_idx_0_1523001446[0].cond_butt_dirs/sync/clk_out1
    SLICE_X61Y54         FDRE                                         r  forLoop_idx_0_1523001446[0].cond_butt_dirs/sync/D_pipe_q_reg[1]/C
                         clock pessimism             -0.270     0.592    
    SLICE_X61Y54         FDRE (Hold_fdre_C_D)         0.075     0.667    forLoop_idx_0_1523001446[0].cond_butt_dirs/sync/D_pipe_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.667    
                         arrival time                           0.789    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 forLoop_idx_0_1523001446[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            forLoop_idx_0_1523001446[2].cond_butt_dirs/sync/D_pipe_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_10
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_10 rise@0.000ns - clk_out1_clk_10 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.864ns
    Source Clock Delay      (SCD):    0.594ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.549     0.549    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         0.594     0.594    forLoop_idx_0_1523001446[2].cond_butt_dirs/sync/clk_out1
    SLICE_X58Y44         FDRE                                         r  forLoop_idx_0_1523001446[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y44         FDRE (Prop_fdre_C_Q)         0.141     0.735 r  forLoop_idx_0_1523001446[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/Q
                         net (fo=1, routed)           0.065     0.800    forLoop_idx_0_1523001446[2].cond_butt_dirs/sync/D_pipe_q_reg_n_0_[0]
    SLICE_X58Y44         FDRE                                         r  forLoop_idx_0_1523001446[2].cond_butt_dirs/sync/D_pipe_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.817     0.817    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         0.864     0.864    forLoop_idx_0_1523001446[2].cond_butt_dirs/sync/clk_out1
    SLICE_X58Y44         FDRE                                         r  forLoop_idx_0_1523001446[2].cond_butt_dirs/sync/D_pipe_q_reg[1]/C
                         clock pessimism             -0.270     0.594    
    SLICE_X58Y44         FDRE (Hold_fdre_C_D)         0.075     0.669    forLoop_idx_0_1523001446[2].cond_butt_dirs/sync/D_pipe_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.669    
                         arrival time                           0.800    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 forLoop_idx_0_1523001446[0].cond_butt_dirs/D_ctr_q_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            forLoop_idx_0_1523001446[0].cond_butt_dirs/D_ctr_q_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_10
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_10 rise@0.000ns - clk_out1_clk_10 rise@0.000ns)
  Data Path Delay:        0.511ns  (logic 0.391ns (76.521%)  route 0.120ns (23.479%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.863ns
    Source Clock Delay      (SCD):    0.595ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.549     0.549    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         0.595     0.595    forLoop_idx_0_1523001446[0].cond_butt_dirs/clk_out1
    SLICE_X61Y49         FDRE                                         r  forLoop_idx_0_1523001446[0].cond_butt_dirs/D_ctr_q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y49         FDRE (Prop_fdre_C_Q)         0.141     0.736 r  forLoop_idx_0_1523001446[0].cond_butt_dirs/D_ctr_q_reg[11]/Q
                         net (fo=2, routed)           0.119     0.855    forLoop_idx_0_1523001446[0].cond_butt_dirs/D_ctr_q_reg[11]
    SLICE_X61Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.015 r  forLoop_idx_0_1523001446[0].cond_butt_dirs/D_ctr_q_reg[8]_i_1__6/CO[3]
                         net (fo=1, routed)           0.001     1.016    forLoop_idx_0_1523001446[0].cond_butt_dirs/D_ctr_q_reg[8]_i_1__6_n_0
    SLICE_X61Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     1.106 r  forLoop_idx_0_1523001446[0].cond_butt_dirs/D_ctr_q_reg[12]_i_1__6/O[1]
                         net (fo=1, routed)           0.000     1.106    forLoop_idx_0_1523001446[0].cond_butt_dirs/D_ctr_q_reg[12]_i_1__6_n_6
    SLICE_X61Y50         FDRE                                         r  forLoop_idx_0_1523001446[0].cond_butt_dirs/D_ctr_q_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.817     0.817    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         0.863     0.863    forLoop_idx_0_1523001446[0].cond_butt_dirs/clk_out1
    SLICE_X61Y50         FDRE                                         r  forLoop_idx_0_1523001446[0].cond_butt_dirs/D_ctr_q_reg[13]/C
                         clock pessimism              0.000     0.863    
    SLICE_X61Y50         FDRE (Hold_fdre_C_D)         0.105     0.968    forLoop_idx_0_1523001446[0].cond_butt_dirs/D_ctr_q_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.968    
                         arrival time                           1.106    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 forLoop_idx_0_1523001446[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            forLoop_idx_0_1523001446[1].cond_butt_dirs/sync/D_pipe_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_10
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_10 rise@0.000ns - clk_out1_clk_10 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.863ns
    Source Clock Delay      (SCD):    0.593ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.549     0.549    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         0.593     0.593    forLoop_idx_0_1523001446[1].cond_butt_dirs/sync/clk_out1
    SLICE_X60Y41         FDRE                                         r  forLoop_idx_0_1523001446[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y41         FDRE (Prop_fdre_C_Q)         0.164     0.757 r  forLoop_idx_0_1523001446[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/Q
                         net (fo=1, routed)           0.056     0.812    forLoop_idx_0_1523001446[1].cond_butt_dirs/sync/D_pipe_q_reg_n_0_[0]
    SLICE_X60Y41         FDRE                                         r  forLoop_idx_0_1523001446[1].cond_butt_dirs/sync/D_pipe_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.817     0.817    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         0.863     0.863    forLoop_idx_0_1523001446[1].cond_butt_dirs/sync/clk_out1
    SLICE_X60Y41         FDRE                                         r  forLoop_idx_0_1523001446[1].cond_butt_dirs/sync/D_pipe_q_reg[1]/C
                         clock pessimism             -0.270     0.593    
    SLICE_X60Y41         FDRE (Hold_fdre_C_D)         0.060     0.653    forLoop_idx_0_1523001446[1].cond_butt_dirs/sync/D_pipe_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.653    
                         arrival time                           0.812    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 cond_butt_next_play/sync/D_pipe_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cond_butt_next_play/sync/D_pipe_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_10
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_10 rise@0.000ns - clk_out1_clk_10 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.838ns
    Source Clock Delay      (SCD):    0.569ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.549     0.549    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         0.569     0.569    cond_butt_next_play/sync/clk_out1
    SLICE_X56Y47         FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y47         FDRE (Prop_fdre_C_Q)         0.164     0.733 r  cond_butt_next_play/sync/D_pipe_q_reg[0]/Q
                         net (fo=1, routed)           0.056     0.788    cond_butt_next_play/sync/D_pipe_q_reg_n_0_[0]
    SLICE_X56Y47         FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.817     0.817    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         0.838     0.838    cond_butt_next_play/sync/clk_out1
    SLICE_X56Y47         FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[1]/C
                         clock pessimism             -0.269     0.569    
    SLICE_X56Y47         FDRE (Hold_fdre_C_D)         0.060     0.629    cond_butt_next_play/sync/D_pipe_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.629    
                         arrival time                           0.788    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 forLoop_idx_0_1049328847[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            forLoop_idx_0_1049328847[0].cond_butt_sel_desel/sync/D_pipe_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_10
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_10 rise@0.000ns - clk_out1_clk_10 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.862ns
    Source Clock Delay      (SCD):    0.592ns
    Clock Pessimism Removal (CPR):    0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.549     0.549    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         0.592     0.592    forLoop_idx_0_1049328847[0].cond_butt_sel_desel/sync/clk_out1
    SLICE_X64Y57         FDRE                                         r  forLoop_idx_0_1049328847[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y57         FDRE (Prop_fdre_C_Q)         0.164     0.756 r  forLoop_idx_0_1049328847[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/Q
                         net (fo=1, routed)           0.056     0.812    forLoop_idx_0_1049328847[0].cond_butt_sel_desel/sync/D_pipe_q_reg_n_0_[0]
    SLICE_X64Y57         FDRE                                         r  forLoop_idx_0_1049328847[0].cond_butt_sel_desel/sync/D_pipe_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.817     0.817    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         0.862     0.862    forLoop_idx_0_1049328847[0].cond_butt_sel_desel/sync/clk_out1
    SLICE_X64Y57         FDRE                                         r  forLoop_idx_0_1049328847[0].cond_butt_sel_desel/sync/D_pipe_q_reg[1]/C
                         clock pessimism             -0.271     0.592    
    SLICE_X64Y57         FDRE (Hold_fdre_C_D)         0.060     0.652    forLoop_idx_0_1049328847[0].cond_butt_sel_desel/sync/D_pipe_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.652    
                         arrival time                           0.812    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 forLoop_idx_0_1523001446[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            forLoop_idx_0_1523001446[3].cond_butt_dirs/sync/D_pipe_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_10
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_10 rise@0.000ns - clk_out1_clk_10 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.838ns
    Source Clock Delay      (SCD):    0.569ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.549     0.549    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         0.569     0.569    forLoop_idx_0_1523001446[3].cond_butt_dirs/sync/clk_out1
    SLICE_X56Y47         FDRE                                         r  forLoop_idx_0_1523001446[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y47         FDRE (Prop_fdre_C_Q)         0.164     0.733 r  forLoop_idx_0_1523001446[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/Q
                         net (fo=1, routed)           0.056     0.788    forLoop_idx_0_1523001446[3].cond_butt_dirs/sync/D_pipe_q_reg_n_0_[0]
    SLICE_X56Y47         FDRE                                         r  forLoop_idx_0_1523001446[3].cond_butt_dirs/sync/D_pipe_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.817     0.817    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         0.838     0.838    forLoop_idx_0_1523001446[3].cond_butt_dirs/sync/clk_out1
    SLICE_X56Y47         FDRE                                         r  forLoop_idx_0_1523001446[3].cond_butt_dirs/sync/D_pipe_q_reg[1]/C
                         clock pessimism             -0.269     0.569    
    SLICE_X56Y47         FDRE (Hold_fdre_C_D)         0.053     0.622    forLoop_idx_0_1523001446[3].cond_butt_dirs/sync/D_pipe_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.622    
                         arrival time                           0.788    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 forLoop_idx_0_1049328847[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            forLoop_idx_0_1049328847[1].cond_butt_sel_desel/sync/D_pipe_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_10
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_10 rise@0.000ns - clk_out1_clk_10 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.862ns
    Source Clock Delay      (SCD):    0.592ns
    Clock Pessimism Removal (CPR):    0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.549     0.549    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         0.592     0.592    forLoop_idx_0_1049328847[1].cond_butt_sel_desel/sync/clk_out1
    SLICE_X64Y57         FDRE                                         r  forLoop_idx_0_1049328847[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y57         FDRE (Prop_fdre_C_Q)         0.164     0.756 r  forLoop_idx_0_1049328847[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/Q
                         net (fo=1, routed)           0.056     0.812    forLoop_idx_0_1049328847[1].cond_butt_sel_desel/sync/D_pipe_q_reg_n_0_[0]
    SLICE_X64Y57         FDRE                                         r  forLoop_idx_0_1049328847[1].cond_butt_sel_desel/sync/D_pipe_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.817     0.817    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         0.862     0.862    forLoop_idx_0_1049328847[1].cond_butt_sel_desel/sync/clk_out1
    SLICE_X64Y57         FDRE                                         r  forLoop_idx_0_1049328847[1].cond_butt_sel_desel/sync/D_pipe_q_reg[1]/C
                         clock pessimism             -0.271     0.592    
    SLICE_X64Y57         FDRE (Hold_fdre_C_D)         0.053     0.645    forLoop_idx_0_1049328847[1].cond_butt_sel_desel/sync/D_pipe_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.645    
                         arrival time                           0.812    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 gameclk/D_last_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sm/D_game_tick_q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_10
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_10 rise@0.000ns - clk_out1_clk_10 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.246ns (81.119%)  route 0.057ns (18.881%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.549     0.549    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         0.562     0.562    gameclk/clk_out1
    SLICE_X50Y36         FDRE                                         r  gameclk/D_last_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y36         FDRE (Prop_fdre_C_Q)         0.148     0.710 f  gameclk/D_last_q_reg/Q
                         net (fo=1, routed)           0.057     0.767    sm/D_last_q_2
    SLICE_X50Y36         LUT6 (Prop_lut6_I0_O)        0.098     0.865 r  sm/D_game_tick_q_i_1/O
                         net (fo=1, routed)           0.000     0.865    sm/D_game_tick_q_i_1_n_0
    SLICE_X50Y36         FDRE                                         r  sm/D_game_tick_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.817     0.817    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         0.832     0.832    sm/clk_out1
    SLICE_X50Y36         FDRE                                         r  sm/D_game_tick_q_reg/C
                         clock pessimism             -0.270     0.562    
    SLICE_X50Y36         FDRE (Hold_fdre_C_D)         0.121     0.683    sm/D_game_tick_q_reg
  -------------------------------------------------------------------
                         required time                         -0.683    
                         arrival time                           0.865    
  -------------------------------------------------------------------
                         slack                                  0.182    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_10
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { slowclk_gen/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         100.000     97.424     RAMB18_X1Y12     brams/bram1/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         100.000     97.424     RAMB18_X1Y13     brams/bram2/ram_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         100.000     97.845     BUFGCTRL_X0Y0    slowclk_gen/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         100.000     98.751     MMCME2_ADV_X1Y0  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X65Y59     D_buff4_q_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X65Y59     D_buff4_q_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X65Y59     D_buff4_q_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X65Y59     D_buff4_q_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X51Y32     L_reg/D_registers_q_reg[0][0]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X46Y31     L_reg/D_registers_q_reg[0][10]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       100.000     113.360    MMCME2_ADV_X1Y0  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X65Y59     D_buff4_q_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X65Y59     D_buff4_q_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X65Y59     D_buff4_q_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X65Y59     D_buff4_q_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X65Y59     D_buff4_q_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X65Y59     D_buff4_q_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X65Y59     D_buff4_q_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X65Y59     D_buff4_q_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X51Y32     L_reg/D_registers_q_reg[0][0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X51Y32     L_reg/D_registers_q_reg[0][0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X65Y59     D_buff4_q_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X65Y59     D_buff4_q_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X65Y59     D_buff4_q_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X65Y59     D_buff4_q_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X65Y59     D_buff4_q_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X65Y59     D_buff4_q_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X65Y59     D_buff4_q_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X65Y59     D_buff4_q_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X51Y32     L_reg/D_registers_q_reg[0][0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X51Y32     L_reg/D_registers_q_reg[0][0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_10
  To Clock:  clkfbout_clk_10

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       17.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_10
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { slowclk_gen/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         20.000      17.845     BUFGCTRL_X0Y2    slowclk_gen/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y0  slowclk_gen/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y0  slowclk_gen/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       20.000      80.000     MMCME2_ADV_X1Y0  slowclk_gen/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y0  slowclk_gen/inst/mmcm_adv_inst/CLKFBOUT



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_10
  To Clock:  clk_0

Max Delay            54 Endpoints
Min Delay            54 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            bseg_driver/ctr/D_ctr_q_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.805ns  (logic 0.642ns (9.434%)  route 6.163ns (90.566%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        3.213ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.838ns
    Source Clock Delay      (SCD):    1.625ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.283ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.575     1.575    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         1.625     1.625    reset_cond/clk_out1
    SLICE_X64Y58         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y58         FDPE (Prop_fdpe_C_Q)         0.518     2.143 r  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=153, routed)         5.450     7.593    bseg_driver/ctr/Q[0]
    SLICE_X46Y22         LUT5 (Prop_lut5_I0_O)        0.124     7.717 r  bseg_driver/ctr/D_ctr_q[0]_i_1__0/O
                         net (fo=18, routed)          0.713     8.430    bseg_driver/ctr/D_ctr_q[0]_i_1__0_n_0
    SLICE_X47Y23         FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.433     4.838    bseg_driver/ctr/clk
    SLICE_X47Y23         FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[12]/C

Slack:                    inf
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            bseg_driver/ctr/D_ctr_q_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.805ns  (logic 0.642ns (9.434%)  route 6.163ns (90.566%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        3.213ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.838ns
    Source Clock Delay      (SCD):    1.625ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.283ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.575     1.575    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         1.625     1.625    reset_cond/clk_out1
    SLICE_X64Y58         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y58         FDPE (Prop_fdpe_C_Q)         0.518     2.143 r  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=153, routed)         5.450     7.593    bseg_driver/ctr/Q[0]
    SLICE_X46Y22         LUT5 (Prop_lut5_I0_O)        0.124     7.717 r  bseg_driver/ctr/D_ctr_q[0]_i_1__0/O
                         net (fo=18, routed)          0.713     8.430    bseg_driver/ctr/D_ctr_q[0]_i_1__0_n_0
    SLICE_X47Y23         FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.433     4.838    bseg_driver/ctr/clk
    SLICE_X47Y23         FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[13]/C

Slack:                    inf
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            bseg_driver/ctr/D_ctr_q_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.805ns  (logic 0.642ns (9.434%)  route 6.163ns (90.566%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        3.213ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.838ns
    Source Clock Delay      (SCD):    1.625ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.283ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.575     1.575    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         1.625     1.625    reset_cond/clk_out1
    SLICE_X64Y58         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y58         FDPE (Prop_fdpe_C_Q)         0.518     2.143 r  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=153, routed)         5.450     7.593    bseg_driver/ctr/Q[0]
    SLICE_X46Y22         LUT5 (Prop_lut5_I0_O)        0.124     7.717 r  bseg_driver/ctr/D_ctr_q[0]_i_1__0/O
                         net (fo=18, routed)          0.713     8.430    bseg_driver/ctr/D_ctr_q[0]_i_1__0_n_0
    SLICE_X47Y23         FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.433     4.838    bseg_driver/ctr/clk
    SLICE_X47Y23         FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[14]/C

Slack:                    inf
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            bseg_driver/ctr/D_ctr_q_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.805ns  (logic 0.642ns (9.434%)  route 6.163ns (90.566%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        3.213ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.838ns
    Source Clock Delay      (SCD):    1.625ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.283ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.575     1.575    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         1.625     1.625    reset_cond/clk_out1
    SLICE_X64Y58         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y58         FDPE (Prop_fdpe_C_Q)         0.518     2.143 r  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=153, routed)         5.450     7.593    bseg_driver/ctr/Q[0]
    SLICE_X46Y22         LUT5 (Prop_lut5_I0_O)        0.124     7.717 r  bseg_driver/ctr/D_ctr_q[0]_i_1__0/O
                         net (fo=18, routed)          0.713     8.430    bseg_driver/ctr/D_ctr_q[0]_i_1__0_n_0
    SLICE_X47Y23         FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.433     4.838    bseg_driver/ctr/clk
    SLICE_X47Y23         FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[15]/C

Slack:                    inf
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            bseg_driver/ctr/D_ctr_q_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.757ns  (logic 0.642ns (9.501%)  route 6.115ns (90.499%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        3.211ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.836ns
    Source Clock Delay      (SCD):    1.625ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.283ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.575     1.575    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         1.625     1.625    reset_cond/clk_out1
    SLICE_X64Y58         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y58         FDPE (Prop_fdpe_C_Q)         0.518     2.143 r  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=153, routed)         5.450     7.593    bseg_driver/ctr/Q[0]
    SLICE_X46Y22         LUT5 (Prop_lut5_I0_O)        0.124     7.717 r  bseg_driver/ctr/D_ctr_q[0]_i_1__0/O
                         net (fo=18, routed)          0.665     8.382    bseg_driver/ctr/D_ctr_q[0]_i_1__0_n_0
    SLICE_X47Y24         FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.431     4.836    bseg_driver/ctr/clk
    SLICE_X47Y24         FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[16]/C

Slack:                    inf
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            bseg_driver/ctr/D_ctr_q_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.757ns  (logic 0.642ns (9.501%)  route 6.115ns (90.499%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        3.211ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.836ns
    Source Clock Delay      (SCD):    1.625ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.283ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.575     1.575    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         1.625     1.625    reset_cond/clk_out1
    SLICE_X64Y58         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y58         FDPE (Prop_fdpe_C_Q)         0.518     2.143 r  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=153, routed)         5.450     7.593    bseg_driver/ctr/Q[0]
    SLICE_X46Y22         LUT5 (Prop_lut5_I0_O)        0.124     7.717 r  bseg_driver/ctr/D_ctr_q[0]_i_1__0/O
                         net (fo=18, routed)          0.665     8.382    bseg_driver/ctr/D_ctr_q[0]_i_1__0_n_0
    SLICE_X47Y24         FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.431     4.836    bseg_driver/ctr/clk
    SLICE_X47Y24         FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[17]/C

Slack:                    inf
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            bseg_driver/ctr/D_ctr_q_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.723ns  (logic 0.642ns (9.549%)  route 6.081ns (90.451%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        3.216ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.841ns
    Source Clock Delay      (SCD):    1.625ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.283ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.575     1.575    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         1.625     1.625    reset_cond/clk_out1
    SLICE_X64Y58         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y58         FDPE (Prop_fdpe_C_Q)         0.518     2.143 r  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=153, routed)         5.450     7.593    bseg_driver/ctr/Q[0]
    SLICE_X46Y22         LUT5 (Prop_lut5_I0_O)        0.124     7.717 r  bseg_driver/ctr/D_ctr_q[0]_i_1__0/O
                         net (fo=18, routed)          0.631     8.348    bseg_driver/ctr/D_ctr_q[0]_i_1__0_n_0
    SLICE_X47Y21         FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.436     4.841    bseg_driver/ctr/clk
    SLICE_X47Y21         FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[4]/C

Slack:                    inf
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            bseg_driver/ctr/D_ctr_q_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.723ns  (logic 0.642ns (9.549%)  route 6.081ns (90.451%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        3.216ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.841ns
    Source Clock Delay      (SCD):    1.625ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.283ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.575     1.575    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         1.625     1.625    reset_cond/clk_out1
    SLICE_X64Y58         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y58         FDPE (Prop_fdpe_C_Q)         0.518     2.143 r  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=153, routed)         5.450     7.593    bseg_driver/ctr/Q[0]
    SLICE_X46Y22         LUT5 (Prop_lut5_I0_O)        0.124     7.717 r  bseg_driver/ctr/D_ctr_q[0]_i_1__0/O
                         net (fo=18, routed)          0.631     8.348    bseg_driver/ctr/D_ctr_q[0]_i_1__0_n_0
    SLICE_X47Y21         FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.436     4.841    bseg_driver/ctr/clk
    SLICE_X47Y21         FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[5]/C

Slack:                    inf
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            bseg_driver/ctr/D_ctr_q_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.723ns  (logic 0.642ns (9.549%)  route 6.081ns (90.451%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        3.216ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.841ns
    Source Clock Delay      (SCD):    1.625ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.283ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.575     1.575    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         1.625     1.625    reset_cond/clk_out1
    SLICE_X64Y58         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y58         FDPE (Prop_fdpe_C_Q)         0.518     2.143 r  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=153, routed)         5.450     7.593    bseg_driver/ctr/Q[0]
    SLICE_X46Y22         LUT5 (Prop_lut5_I0_O)        0.124     7.717 r  bseg_driver/ctr/D_ctr_q[0]_i_1__0/O
                         net (fo=18, routed)          0.631     8.348    bseg_driver/ctr/D_ctr_q[0]_i_1__0_n_0
    SLICE_X47Y21         FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.436     4.841    bseg_driver/ctr/clk
    SLICE_X47Y21         FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[6]/C

Slack:                    inf
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            bseg_driver/ctr/D_ctr_q_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.723ns  (logic 0.642ns (9.549%)  route 6.081ns (90.451%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        3.216ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.841ns
    Source Clock Delay      (SCD):    1.625ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.283ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.575     1.575    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         1.625     1.625    reset_cond/clk_out1
    SLICE_X64Y58         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y58         FDPE (Prop_fdpe_C_Q)         0.518     2.143 r  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=153, routed)         5.450     7.593    bseg_driver/ctr/Q[0]
    SLICE_X46Y22         LUT5 (Prop_lut5_I0_O)        0.124     7.717 r  bseg_driver/ctr/D_ctr_q[0]_i_1__0/O
                         net (fo=18, routed)          0.631     8.348    bseg_driver/ctr/D_ctr_q[0]_i_1__0_n_0
    SLICE_X47Y21         FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.436     4.841    bseg_driver/ctr/clk
    SLICE_X47Y21         FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[7]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            aseg_driver/ctr/D_ctr_q_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.343ns  (logic 0.209ns (8.920%)  route 2.134ns (91.080%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.416ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.008ns
    Source Clock Delay      (SCD):    0.592ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.283ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.549     0.549    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         0.592     0.592    reset_cond/clk_out1
    SLICE_X64Y58         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y58         FDPE (Prop_fdpe_C_Q)         0.164     0.756 r  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=153, routed)         1.930     2.686    aseg_driver/ctr/D_ctr_q_reg[0]_0[0]
    SLICE_X35Y24         LUT5 (Prop_lut5_I0_O)        0.045     2.731 r  aseg_driver/ctr/D_ctr_q[0]_i_1/O
                         net (fo=18, routed)          0.204     2.935    aseg_driver/ctr/D_ctr_q[0]_i_1_n_0
    SLICE_X34Y22         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.818     2.008    aseg_driver/ctr/clk
    SLICE_X34Y22         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[0]/C

Slack:                    inf
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            aseg_driver/ctr/D_ctr_q_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.343ns  (logic 0.209ns (8.920%)  route 2.134ns (91.080%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.416ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.008ns
    Source Clock Delay      (SCD):    0.592ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.283ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.549     0.549    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         0.592     0.592    reset_cond/clk_out1
    SLICE_X64Y58         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y58         FDPE (Prop_fdpe_C_Q)         0.164     0.756 r  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=153, routed)         1.930     2.686    aseg_driver/ctr/D_ctr_q_reg[0]_0[0]
    SLICE_X35Y24         LUT5 (Prop_lut5_I0_O)        0.045     2.731 r  aseg_driver/ctr/D_ctr_q[0]_i_1/O
                         net (fo=18, routed)          0.204     2.935    aseg_driver/ctr/D_ctr_q[0]_i_1_n_0
    SLICE_X34Y22         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.818     2.008    aseg_driver/ctr/clk
    SLICE_X34Y22         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[1]/C

Slack:                    inf
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            aseg_driver/ctr/D_ctr_q_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.343ns  (logic 0.209ns (8.920%)  route 2.134ns (91.080%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.416ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.008ns
    Source Clock Delay      (SCD):    0.592ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.283ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.549     0.549    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         0.592     0.592    reset_cond/clk_out1
    SLICE_X64Y58         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y58         FDPE (Prop_fdpe_C_Q)         0.164     0.756 r  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=153, routed)         1.930     2.686    aseg_driver/ctr/D_ctr_q_reg[0]_0[0]
    SLICE_X35Y24         LUT5 (Prop_lut5_I0_O)        0.045     2.731 r  aseg_driver/ctr/D_ctr_q[0]_i_1/O
                         net (fo=18, routed)          0.204     2.935    aseg_driver/ctr/D_ctr_q[0]_i_1_n_0
    SLICE_X34Y22         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.818     2.008    aseg_driver/ctr/clk
    SLICE_X34Y22         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[2]/C

Slack:                    inf
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            aseg_driver/ctr/D_ctr_q_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.343ns  (logic 0.209ns (8.920%)  route 2.134ns (91.080%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.416ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.008ns
    Source Clock Delay      (SCD):    0.592ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.283ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.549     0.549    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         0.592     0.592    reset_cond/clk_out1
    SLICE_X64Y58         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y58         FDPE (Prop_fdpe_C_Q)         0.164     0.756 r  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=153, routed)         1.930     2.686    aseg_driver/ctr/D_ctr_q_reg[0]_0[0]
    SLICE_X35Y24         LUT5 (Prop_lut5_I0_O)        0.045     2.731 r  aseg_driver/ctr/D_ctr_q[0]_i_1/O
                         net (fo=18, routed)          0.204     2.935    aseg_driver/ctr/D_ctr_q[0]_i_1_n_0
    SLICE_X34Y22         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.818     2.008    aseg_driver/ctr/clk
    SLICE_X34Y22         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[3]/C

Slack:                    inf
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            aseg_driver/ctr/D_ctr_q_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.352ns  (logic 0.209ns (8.888%)  route 2.143ns (91.112%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.414ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    0.592ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.283ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.549     0.549    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         0.592     0.592    reset_cond/clk_out1
    SLICE_X64Y58         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y58         FDPE (Prop_fdpe_C_Q)         0.164     0.756 r  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=153, routed)         1.930     2.686    aseg_driver/ctr/D_ctr_q_reg[0]_0[0]
    SLICE_X35Y24         LUT5 (Prop_lut5_I0_O)        0.045     2.731 r  aseg_driver/ctr/D_ctr_q[0]_i_1/O
                         net (fo=18, routed)          0.213     2.943    aseg_driver/ctr/D_ctr_q[0]_i_1_n_0
    SLICE_X34Y23         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.816     2.006    aseg_driver/ctr/clk
    SLICE_X34Y23         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[4]/C

Slack:                    inf
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            aseg_driver/ctr/D_ctr_q_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.352ns  (logic 0.209ns (8.888%)  route 2.143ns (91.112%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.414ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    0.592ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.283ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.549     0.549    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         0.592     0.592    reset_cond/clk_out1
    SLICE_X64Y58         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y58         FDPE (Prop_fdpe_C_Q)         0.164     0.756 r  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=153, routed)         1.930     2.686    aseg_driver/ctr/D_ctr_q_reg[0]_0[0]
    SLICE_X35Y24         LUT5 (Prop_lut5_I0_O)        0.045     2.731 r  aseg_driver/ctr/D_ctr_q[0]_i_1/O
                         net (fo=18, routed)          0.213     2.943    aseg_driver/ctr/D_ctr_q[0]_i_1_n_0
    SLICE_X34Y23         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.816     2.006    aseg_driver/ctr/clk
    SLICE_X34Y23         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[5]/C

Slack:                    inf
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            aseg_driver/ctr/D_ctr_q_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.352ns  (logic 0.209ns (8.888%)  route 2.143ns (91.112%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.414ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    0.592ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.283ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.549     0.549    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         0.592     0.592    reset_cond/clk_out1
    SLICE_X64Y58         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y58         FDPE (Prop_fdpe_C_Q)         0.164     0.756 r  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=153, routed)         1.930     2.686    aseg_driver/ctr/D_ctr_q_reg[0]_0[0]
    SLICE_X35Y24         LUT5 (Prop_lut5_I0_O)        0.045     2.731 r  aseg_driver/ctr/D_ctr_q[0]_i_1/O
                         net (fo=18, routed)          0.213     2.943    aseg_driver/ctr/D_ctr_q[0]_i_1_n_0
    SLICE_X34Y23         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.816     2.006    aseg_driver/ctr/clk
    SLICE_X34Y23         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[6]/C

Slack:                    inf
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            aseg_driver/ctr/D_ctr_q_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.352ns  (logic 0.209ns (8.888%)  route 2.143ns (91.112%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.414ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    0.592ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.283ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.549     0.549    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         0.592     0.592    reset_cond/clk_out1
    SLICE_X64Y58         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y58         FDPE (Prop_fdpe_C_Q)         0.164     0.756 r  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=153, routed)         1.930     2.686    aseg_driver/ctr/D_ctr_q_reg[0]_0[0]
    SLICE_X35Y24         LUT5 (Prop_lut5_I0_O)        0.045     2.731 r  aseg_driver/ctr/D_ctr_q[0]_i_1/O
                         net (fo=18, routed)          0.213     2.943    aseg_driver/ctr/D_ctr_q[0]_i_1_n_0
    SLICE_X34Y23         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.816     2.006    aseg_driver/ctr/clk
    SLICE_X34Y23         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[7]/C

Slack:                    inf
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            aseg_driver/ctr/D_ctr_q_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.399ns  (logic 0.209ns (8.713%)  route 2.190ns (91.287%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.413ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    0.592ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.283ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.549     0.549    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         0.592     0.592    reset_cond/clk_out1
    SLICE_X64Y58         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y58         FDPE (Prop_fdpe_C_Q)         0.164     0.756 r  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=153, routed)         1.930     2.686    aseg_driver/ctr/D_ctr_q_reg[0]_0[0]
    SLICE_X35Y24         LUT5 (Prop_lut5_I0_O)        0.045     2.731 r  aseg_driver/ctr/D_ctr_q[0]_i_1/O
                         net (fo=18, routed)          0.260     2.990    aseg_driver/ctr/D_ctr_q[0]_i_1_n_0
    SLICE_X34Y24         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.815     2.005    aseg_driver/ctr/clk
    SLICE_X34Y24         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[10]/C

Slack:                    inf
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            aseg_driver/ctr/D_ctr_q_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.399ns  (logic 0.209ns (8.713%)  route 2.190ns (91.287%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.413ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    0.592ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.283ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.549     0.549    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         0.592     0.592    reset_cond/clk_out1
    SLICE_X64Y58         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y58         FDPE (Prop_fdpe_C_Q)         0.164     0.756 r  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=153, routed)         1.930     2.686    aseg_driver/ctr/D_ctr_q_reg[0]_0[0]
    SLICE_X35Y24         LUT5 (Prop_lut5_I0_O)        0.045     2.731 r  aseg_driver/ctr/D_ctr_q[0]_i_1/O
                         net (fo=18, routed)          0.260     2.990    aseg_driver/ctr/D_ctr_q[0]_i_1_n_0
    SLICE_X34Y24         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.815     2.005    aseg_driver/ctr/clk
    SLICE_X34Y24         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[11]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.972ns  (logic 5.041ns (72.308%)  route 1.931ns (27.692%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         1.495     1.495 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           1.931     3.426    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         3.546     6.972 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     6.972    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.872ns  (logic 1.510ns (80.671%)  route 0.362ns (19.329%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         0.263     0.263 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           0.362     0.625    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         1.247     1.872 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     1.872    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_0
  To Clock:  

Max Delay            33 Endpoints
Min Delay            33 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 timerseg_driver/ctr/D_ctr_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timerseg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.765ns  (logic 4.725ns (37.015%)  route 8.040ns (62.985%))
  Logic Levels:           5  (LUT3=1 LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.559     5.143    timerseg_driver/ctr/clk
    SLICE_X57Y30         FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y30         FDRE (Prop_fdre_C_Q)         0.456     5.599 f  timerseg_driver/ctr/D_ctr_q_reg[16]/Q
                         net (fo=16, routed)          2.103     7.702    L_reg/M_ctr_value_2[0]
    SLICE_X52Y26         LUT5 (Prop_lut5_I0_O)        0.146     7.848 f  L_reg/timerseg_OBUF[10]_inst_i_32/O
                         net (fo=1, routed)           0.165     8.013    L_reg/timerseg_OBUF[10]_inst_i_32_n_0
    SLICE_X52Y26         LUT6 (Prop_lut6_I4_O)        0.328     8.341 r  L_reg/timerseg_OBUF[10]_inst_i_18/O
                         net (fo=1, routed)           0.962     9.303    L_reg/timerseg_OBUF[10]_inst_i_18_n_0
    SLICE_X55Y27         LUT6 (Prop_lut6_I5_O)        0.124     9.427 f  L_reg/timerseg_OBUF[10]_inst_i_4/O
                         net (fo=7, routed)           0.633    10.060    L_reg/timerseg_OBUF[10]_inst_i_4_n_0
    SLICE_X56Y27         LUT3 (Prop_lut3_I2_O)        0.124    10.184 r  L_reg/timerseg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           4.177    14.361    timerseg_OBUF[0]
    C6                   OBUF (Prop_obuf_I_O)         3.547    17.908 r  timerseg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    17.908    timerseg[0]
    C6                                                                r  timerseg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 timerseg_driver/ctr/D_ctr_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timerseg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.754ns  (logic 4.704ns (36.881%)  route 8.050ns (63.119%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.559     5.143    timerseg_driver/ctr/clk
    SLICE_X57Y30         FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y30         FDRE (Prop_fdre_C_Q)         0.456     5.599 r  timerseg_driver/ctr/D_ctr_q_reg[16]/Q
                         net (fo=16, routed)          2.103     7.702    L_reg/M_ctr_value_2[0]
    SLICE_X52Y26         LUT5 (Prop_lut5_I0_O)        0.146     7.848 r  L_reg/timerseg_OBUF[10]_inst_i_32/O
                         net (fo=1, routed)           0.165     8.013    L_reg/timerseg_OBUF[10]_inst_i_32_n_0
    SLICE_X52Y26         LUT6 (Prop_lut6_I4_O)        0.328     8.341 f  L_reg/timerseg_OBUF[10]_inst_i_18/O
                         net (fo=1, routed)           0.962     9.303    L_reg/timerseg_OBUF[10]_inst_i_18_n_0
    SLICE_X55Y27         LUT6 (Prop_lut6_I5_O)        0.124     9.427 r  L_reg/timerseg_OBUF[10]_inst_i_4/O
                         net (fo=7, routed)           1.021    10.448    L_reg/timerseg_OBUF[10]_inst_i_4_n_0
    SLICE_X56Y27         LUT4 (Prop_lut4_I0_O)        0.124    10.572 r  L_reg/timerseg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.800    14.372    timerseg_OBUF[1]
    D5                   OBUF (Prop_obuf_I_O)         3.526    17.897 r  timerseg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    17.897    timerseg[1]
    D5                                                                r  timerseg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 timerseg_driver/ctr/D_ctr_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timerseg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.564ns  (logic 4.958ns (39.458%)  route 7.607ns (60.542%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.559     5.143    timerseg_driver/ctr/clk
    SLICE_X57Y30         FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y30         FDRE (Prop_fdre_C_Q)         0.456     5.599 r  timerseg_driver/ctr/D_ctr_q_reg[16]/Q
                         net (fo=16, routed)          2.103     7.702    L_reg/M_ctr_value_2[0]
    SLICE_X52Y26         LUT5 (Prop_lut5_I0_O)        0.146     7.848 r  L_reg/timerseg_OBUF[10]_inst_i_32/O
                         net (fo=1, routed)           0.165     8.013    L_reg/timerseg_OBUF[10]_inst_i_32_n_0
    SLICE_X52Y26         LUT6 (Prop_lut6_I4_O)        0.328     8.341 f  L_reg/timerseg_OBUF[10]_inst_i_18/O
                         net (fo=1, routed)           0.962     9.303    L_reg/timerseg_OBUF[10]_inst_i_18_n_0
    SLICE_X55Y27         LUT6 (Prop_lut6_I5_O)        0.124     9.427 r  L_reg/timerseg_OBUF[10]_inst_i_4/O
                         net (fo=7, routed)           0.684    10.111    L_reg/timerseg_OBUF[10]_inst_i_4_n_0
    SLICE_X56Y27         LUT4 (Prop_lut4_I0_O)        0.153    10.264 r  L_reg/timerseg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           3.693    13.957    timerseg_OBUF[6]
    C7                   OBUF (Prop_obuf_I_O)         3.751    17.708 r  timerseg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    17.708    timerseg[6]
    C7                                                                r  timerseg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 timerseg_driver/ctr/D_ctr_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timerseg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.521ns  (logic 4.947ns (39.507%)  route 7.574ns (60.493%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.559     5.143    timerseg_driver/ctr/clk
    SLICE_X57Y30         FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y30         FDRE (Prop_fdre_C_Q)         0.456     5.599 r  timerseg_driver/ctr/D_ctr_q_reg[16]/Q
                         net (fo=16, routed)          2.103     7.702    L_reg/M_ctr_value_2[0]
    SLICE_X52Y26         LUT5 (Prop_lut5_I0_O)        0.146     7.848 r  L_reg/timerseg_OBUF[10]_inst_i_32/O
                         net (fo=1, routed)           0.165     8.013    L_reg/timerseg_OBUF[10]_inst_i_32_n_0
    SLICE_X52Y26         LUT6 (Prop_lut6_I4_O)        0.328     8.341 f  L_reg/timerseg_OBUF[10]_inst_i_18/O
                         net (fo=1, routed)           0.962     9.303    L_reg/timerseg_OBUF[10]_inst_i_18_n_0
    SLICE_X55Y27         LUT6 (Prop_lut6_I5_O)        0.124     9.427 r  L_reg/timerseg_OBUF[10]_inst_i_4/O
                         net (fo=7, routed)           1.021    10.448    L_reg/timerseg_OBUF[10]_inst_i_4_n_0
    SLICE_X56Y27         LUT4 (Prop_lut4_I0_O)        0.152    10.600 r  L_reg/timerseg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.324    13.924    timerseg_OBUF[3]
    G4                   OBUF (Prop_obuf_I_O)         3.741    17.665 r  timerseg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    17.665    timerseg[3]
    G4                                                                r  timerseg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 timerseg_driver/ctr/D_ctr_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timerseg[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.517ns  (logic 4.927ns (39.361%)  route 7.590ns (60.639%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.559     5.143    timerseg_driver/ctr/clk
    SLICE_X57Y30         FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y30         FDRE (Prop_fdre_C_Q)         0.456     5.599 f  timerseg_driver/ctr/D_ctr_q_reg[16]/Q
                         net (fo=16, routed)          2.103     7.702    L_reg/M_ctr_value_2[0]
    SLICE_X52Y26         LUT5 (Prop_lut5_I0_O)        0.146     7.848 f  L_reg/timerseg_OBUF[10]_inst_i_32/O
                         net (fo=1, routed)           0.165     8.013    L_reg/timerseg_OBUF[10]_inst_i_32_n_0
    SLICE_X52Y26         LUT6 (Prop_lut6_I4_O)        0.328     8.341 r  L_reg/timerseg_OBUF[10]_inst_i_18/O
                         net (fo=1, routed)           0.962     9.303    L_reg/timerseg_OBUF[10]_inst_i_18_n_0
    SLICE_X55Y27         LUT6 (Prop_lut6_I5_O)        0.124     9.427 f  L_reg/timerseg_OBUF[10]_inst_i_4/O
                         net (fo=7, routed)           1.029    10.456    L_reg/timerseg_OBUF[10]_inst_i_4_n_0
    SLICE_X56Y27         LUT4 (Prop_lut4_I1_O)        0.146    10.602 r  L_reg/timerseg_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           3.332    13.934    timerseg_OBUF[9]
    G5                   OBUF (Prop_obuf_I_O)         3.727    17.660 r  timerseg_OBUF[9]_inst/O
                         net (fo=0)                   0.000    17.660    timerseg[9]
    G5                                                                r  timerseg[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 timerseg_driver/ctr/D_ctr_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timerseg[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.344ns  (logic 4.752ns (38.496%)  route 7.592ns (61.504%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.559     5.143    timerseg_driver/ctr/clk
    SLICE_X57Y30         FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y30         FDRE (Prop_fdre_C_Q)         0.456     5.599 r  timerseg_driver/ctr/D_ctr_q_reg[16]/Q
                         net (fo=16, routed)          2.103     7.702    L_reg/M_ctr_value_2[0]
    SLICE_X52Y26         LUT5 (Prop_lut5_I0_O)        0.146     7.848 r  L_reg/timerseg_OBUF[10]_inst_i_32/O
                         net (fo=1, routed)           0.165     8.013    L_reg/timerseg_OBUF[10]_inst_i_32_n_0
    SLICE_X52Y26         LUT6 (Prop_lut6_I4_O)        0.328     8.341 f  L_reg/timerseg_OBUF[10]_inst_i_18/O
                         net (fo=1, routed)           0.962     9.303    L_reg/timerseg_OBUF[10]_inst_i_18_n_0
    SLICE_X55Y27         LUT6 (Prop_lut6_I5_O)        0.124     9.427 r  L_reg/timerseg_OBUF[10]_inst_i_4/O
                         net (fo=7, routed)           1.029    10.456    L_reg/timerseg_OBUF[10]_inst_i_4_n_0
    SLICE_X56Y27         LUT4 (Prop_lut4_I2_O)        0.124    10.580 r  L_reg/timerseg_OBUF[10]_inst_i_1/O
                         net (fo=1, routed)           3.334    13.913    timerseg_OBUF[10]
    D4                   OBUF (Prop_obuf_I_O)         3.574    17.487 r  timerseg_OBUF[10]_inst/O
                         net (fo=0)                   0.000    17.487    timerseg[10]
    D4                                                                r  timerseg[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 aseg_driver/ctr/D_ctr_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aseg[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.277ns  (logic 5.002ns (40.742%)  route 7.275ns (59.258%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.546     5.130    aseg_driver/ctr/clk
    SLICE_X34Y26         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y26         FDRE (Prop_fdre_C_Q)         0.518     5.648 f  aseg_driver/ctr/D_ctr_q_reg[16]/Q
                         net (fo=14, routed)          1.192     6.840    aseg_driver/ctr/S[0]
    SLICE_X33Y27         LUT2 (Prop_lut2_I1_O)        0.152     6.992 r  aseg_driver/ctr/aseg_OBUF[5]_inst_i_1/O
                         net (fo=4, routed)           0.979     7.971    L_reg/aseg_OBUF[0]
    SLICE_X32Y26         LUT6 (Prop_lut6_I5_O)        0.326     8.297 r  L_reg/aseg_OBUF[10]_inst_i_21/O
                         net (fo=1, routed)           0.789     9.087    L_reg/aseg_OBUF[10]_inst_i_21_n_0
    SLICE_X31Y26         LUT6 (Prop_lut6_I4_O)        0.124     9.211 r  L_reg/aseg_OBUF[10]_inst_i_5/O
                         net (fo=7, routed)           1.375    10.586    L_reg/aseg_OBUF[10]_inst_i_5_n_0
    SLICE_X40Y30         LUT4 (Prop_lut4_I3_O)        0.152    10.738 r  L_reg/aseg_OBUF[10]_inst_i_1/O
                         net (fo=1, routed)           2.940    13.677    aseg_OBUF[10]
    N2                   OBUF (Prop_obuf_I_O)         3.730    17.407 r  aseg_OBUF[10]_inst/O
                         net (fo=0)                   0.000    17.407    aseg[10]
    N2                                                                r  aseg[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 timerseg_driver/ctr/D_ctr_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timerseg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.249ns  (logic 4.757ns (38.839%)  route 7.492ns (61.161%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.559     5.143    timerseg_driver/ctr/clk
    SLICE_X57Y30         FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y30         FDRE (Prop_fdre_C_Q)         0.456     5.599 f  timerseg_driver/ctr/D_ctr_q_reg[16]/Q
                         net (fo=16, routed)          2.103     7.702    L_reg/M_ctr_value_2[0]
    SLICE_X52Y26         LUT5 (Prop_lut5_I0_O)        0.146     7.848 f  L_reg/timerseg_OBUF[10]_inst_i_32/O
                         net (fo=1, routed)           0.165     8.013    L_reg/timerseg_OBUF[10]_inst_i_32_n_0
    SLICE_X52Y26         LUT6 (Prop_lut6_I4_O)        0.328     8.341 r  L_reg/timerseg_OBUF[10]_inst_i_18/O
                         net (fo=1, routed)           0.962     9.303    L_reg/timerseg_OBUF[10]_inst_i_18_n_0
    SLICE_X55Y27         LUT6 (Prop_lut6_I5_O)        0.124     9.427 f  L_reg/timerseg_OBUF[10]_inst_i_4/O
                         net (fo=7, routed)           0.684    10.111    L_reg/timerseg_OBUF[10]_inst_i_4_n_0
    SLICE_X56Y27         LUT4 (Prop_lut4_I0_O)        0.124    10.235 r  L_reg/timerseg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           3.578    13.813    timerseg_OBUF[4]
    C4                   OBUF (Prop_obuf_I_O)         3.579    17.392 r  timerseg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    17.392    timerseg[4]
    C4                                                                r  timerseg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 aseg_driver/ctr/D_ctr_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aseg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.997ns  (logic 4.508ns (37.579%)  route 7.488ns (62.421%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.546     5.130    aseg_driver/ctr/clk
    SLICE_X34Y26         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y26         FDRE (Prop_fdre_C_Q)         0.518     5.648 f  aseg_driver/ctr/D_ctr_q_reg[16]/Q
                         net (fo=14, routed)          1.192     6.840    aseg_driver/ctr/S[0]
    SLICE_X33Y27         LUT3 (Prop_lut3_I1_O)        0.124     6.964 r  aseg_driver/ctr/aseg_OBUF[10]_inst_i_30/O
                         net (fo=1, routed)           0.951     7.915    L_reg/aseg_OBUF[10]_inst_i_4_0
    SLICE_X35Y27         LUT6 (Prop_lut6_I4_O)        0.124     8.039 f  L_reg/aseg_OBUF[10]_inst_i_16/O
                         net (fo=1, routed)           0.807     8.847    L_reg/aseg_OBUF[10]_inst_i_16_n_0
    SLICE_X32Y27         LUT6 (Prop_lut6_I3_O)        0.124     8.971 r  L_reg/aseg_OBUF[10]_inst_i_4/O
                         net (fo=7, routed)           1.391    10.362    L_reg/aseg_OBUF[10]_inst_i_4_n_0
    SLICE_X40Y30         LUT4 (Prop_lut4_I0_O)        0.124    10.486 r  L_reg/aseg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           3.147    13.633    aseg_OBUF[6]
    L5                   OBUF (Prop_obuf_I_O)         3.494    17.127 r  aseg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    17.127    aseg[6]
    L5                                                                r  aseg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 aseg_driver/ctr/D_ctr_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aseg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.920ns  (logic 4.767ns (39.990%)  route 7.153ns (60.010%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.546     5.130    aseg_driver/ctr/clk
    SLICE_X34Y26         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y26         FDRE (Prop_fdre_C_Q)         0.518     5.648 f  aseg_driver/ctr/D_ctr_q_reg[16]/Q
                         net (fo=14, routed)          1.192     6.840    aseg_driver/ctr/S[0]
    SLICE_X33Y27         LUT2 (Prop_lut2_I1_O)        0.152     6.992 r  aseg_driver/ctr/aseg_OBUF[5]_inst_i_1/O
                         net (fo=4, routed)           0.979     7.971    L_reg/aseg_OBUF[0]
    SLICE_X32Y26         LUT6 (Prop_lut6_I5_O)        0.326     8.297 r  L_reg/aseg_OBUF[10]_inst_i_21/O
                         net (fo=1, routed)           0.789     9.087    L_reg/aseg_OBUF[10]_inst_i_21_n_0
    SLICE_X31Y26         LUT6 (Prop_lut6_I4_O)        0.124     9.211 r  L_reg/aseg_OBUF[10]_inst_i_5/O
                         net (fo=7, routed)           1.375    10.586    L_reg/aseg_OBUF[10]_inst_i_5_n_0
    SLICE_X40Y30         LUT4 (Prop_lut4_I2_O)        0.124    10.710 r  L_reg/aseg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.818    13.528    aseg_OBUF[4]
    N3                   OBUF (Prop_obuf_I_O)         3.523    17.051 r  aseg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    17.051    aseg[4]
    N3                                                                r  aseg[4] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 bseg_driver/ctr/D_ctr_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bseg[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.445ns  (logic 1.433ns (58.609%)  route 1.012ns (41.391%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.551     1.495    bseg_driver/ctr/clk
    SLICE_X47Y24         FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y24         FDRE (Prop_fdre_C_Q)         0.141     1.636 r  bseg_driver/ctr/D_ctr_q_reg[16]/Q
                         net (fo=14, routed)          0.111     1.747    bseg_driver/ctr/S[0]
    SLICE_X46Y24         LUT2 (Prop_lut2_I0_O)        0.045     1.792 r  bseg_driver/ctr/bseg_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           0.901     2.693    bseg_OBUF[7]
    T2                   OBUF (Prop_obuf_I_O)         1.247     3.940 r  bseg_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.940    bseg[7]
    T2                                                                r  bseg[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bseg_driver/ctr/D_ctr_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bseg[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.487ns  (logic 1.501ns (60.356%)  route 0.986ns (39.644%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.551     1.495    bseg_driver/ctr/clk
    SLICE_X47Y24         FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y24         FDRE (Prop_fdre_C_Q)         0.141     1.636 f  bseg_driver/ctr/D_ctr_q_reg[16]/Q
                         net (fo=14, routed)          0.111     1.747    bseg_driver/ctr/S[0]
    SLICE_X46Y24         LUT2 (Prop_lut2_I1_O)        0.048     1.795 r  bseg_driver/ctr/bseg_OBUF[8]_inst_i_1/O
                         net (fo=1, routed)           0.875     2.670    bseg_OBUF[8]
    R1                   OBUF (Prop_obuf_I_O)         1.312     3.982 r  bseg_OBUF[8]_inst/O
                         net (fo=0)                   0.000     3.982    bseg[8]
    R1                                                                r  bseg[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 aseg_driver/ctr/D_ctr_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aseg[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.543ns  (logic 1.478ns (58.113%)  route 1.065ns (41.887%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.550     1.494    aseg_driver/ctr/clk
    SLICE_X34Y26         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y26         FDRE (Prop_fdre_C_Q)         0.164     1.658 r  aseg_driver/ctr/D_ctr_q_reg[16]/Q
                         net (fo=14, routed)          0.121     1.778    aseg_driver/ctr/S[0]
    SLICE_X35Y26         LUT2 (Prop_lut2_I1_O)        0.045     1.823 r  aseg_driver/ctr/aseg_OBUF[11]_inst_i_1/O
                         net (fo=2, routed)           0.944     2.768    aseg_OBUF[11]
    R11                  OBUF (Prop_obuf_I_O)         1.269     4.036 r  aseg_OBUF[11]_inst/O
                         net (fo=0)                   0.000     4.036    aseg[11]
    R11                                                               r  aseg[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 aseg_driver/ctr/D_ctr_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aseg[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.675ns  (logic 1.475ns (55.127%)  route 1.200ns (44.873%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.550     1.494    aseg_driver/ctr/clk
    SLICE_X34Y26         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y26         FDRE (Prop_fdre_C_Q)         0.164     1.658 r  aseg_driver/ctr/D_ctr_q_reg[16]/Q
                         net (fo=14, routed)          0.336     1.994    aseg_driver/ctr/S[0]
    SLICE_X37Y32         LUT2 (Prop_lut2_I0_O)        0.042     2.036 r  aseg_driver/ctr/aseg_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           0.864     2.900    aseg_OBUF[7]
    N4                   OBUF (Prop_obuf_I_O)         1.269     4.169 r  aseg_OBUF[7]_inst/O
                         net (fo=0)                   0.000     4.169    aseg[7]
    N4                                                                r  aseg[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 timerseg_driver/ctr/D_ctr_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timerseg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.738ns  (logic 1.437ns (52.495%)  route 1.301ns (47.505%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.560     1.504    timerseg_driver/ctr/clk
    SLICE_X57Y30         FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y30         FDRE (Prop_fdre_C_Q)         0.141     1.645 f  timerseg_driver/ctr/D_ctr_q_reg[17]/Q
                         net (fo=16, routed)          0.328     1.972    timerseg_driver/ctr/S[1]
    SLICE_X58Y30         LUT2 (Prop_lut2_I0_O)        0.045     2.017 r  timerseg_driver/ctr/timerseg_OBUF[5]_inst_i_1/O
                         net (fo=4, routed)           0.973     2.990    timerseg_OBUF[5]
    D3                   OBUF (Prop_obuf_I_O)         1.251     4.242 r  timerseg_OBUF[5]_inst/O
                         net (fo=0)                   0.000     4.242    timerseg[5]
    D3                                                                r  timerseg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 aseg_driver/ctr/D_ctr_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aseg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.766ns  (logic 1.546ns (55.892%)  route 1.220ns (44.108%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.550     1.494    aseg_driver/ctr/clk
    SLICE_X34Y26         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y26         FDRE (Prop_fdre_C_Q)         0.164     1.658 f  aseg_driver/ctr/D_ctr_q_reg[17]/Q
                         net (fo=14, routed)          0.261     1.918    aseg_driver/ctr/S[1]
    SLICE_X33Y27         LUT2 (Prop_lut2_I0_O)        0.046     1.964 r  aseg_driver/ctr/aseg_OBUF[5]_inst_i_1/O
                         net (fo=4, routed)           0.959     2.924    aseg_OBUF[5]
    R10                  OBUF (Prop_obuf_I_O)         1.336     4.259 r  aseg_OBUF[5]_inst/O
                         net (fo=0)                   0.000     4.259    aseg[5]
    R10                                                               r  aseg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bseg_driver/ctr/D_ctr_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bseg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.781ns  (logic 1.521ns (54.685%)  route 1.260ns (45.315%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.551     1.495    bseg_driver/ctr/clk
    SLICE_X47Y24         FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y24         FDRE (Prop_fdre_C_Q)         0.141     1.636 f  bseg_driver/ctr/D_ctr_q_reg[16]/Q
                         net (fo=14, routed)          0.372     2.008    bseg_driver/ctr/S[0]
    SLICE_X43Y21         LUT2 (Prop_lut2_I1_O)        0.046     2.054 r  bseg_driver/ctr/bseg_OBUF[5]_inst_i_1/O
                         net (fo=4, routed)           0.888     2.942    bseg_OBUF[5]
    N13                  OBUF (Prop_obuf_I_O)         1.334     4.275 r  bseg_OBUF[5]_inst/O
                         net (fo=0)                   0.000     4.275    bseg[5]
    N13                                                               r  bseg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 aseg_driver/ctr/D_ctr_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aseg[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.785ns  (logic 1.424ns (51.142%)  route 1.361ns (48.858%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.550     1.494    aseg_driver/ctr/clk
    SLICE_X34Y26         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y26         FDRE (Prop_fdre_C_Q)         0.164     1.658 f  aseg_driver/ctr/D_ctr_q_reg[16]/Q
                         net (fo=14, routed)          0.336     1.994    aseg_driver/ctr/S[0]
    SLICE_X37Y32         LUT2 (Prop_lut2_I1_O)        0.045     2.039 r  aseg_driver/ctr/aseg_OBUF[8]_inst_i_1/O
                         net (fo=1, routed)           1.024     3.063    aseg_OBUF[8]
    M4                   OBUF (Prop_obuf_I_O)         1.215     4.278 r  aseg_OBUF[8]_inst/O
                         net (fo=0)                   0.000     4.278    aseg[8]
    M4                                                                r  aseg[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bseg_driver/ctr/D_ctr_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bseg[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.817ns  (logic 1.529ns (54.272%)  route 1.288ns (45.728%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.551     1.495    bseg_driver/ctr/clk
    SLICE_X47Y24         FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y24         FDRE (Prop_fdre_C_Q)         0.141     1.636 r  bseg_driver/ctr/D_ctr_q_reg[16]/Q
                         net (fo=14, routed)          0.301     1.937    bseg_driver/ctr/S[0]
    SLICE_X43Y22         LUT2 (Prop_lut2_I1_O)        0.045     1.982 r  bseg_driver/ctr/bseg_OBUF[11]_inst_i_1/O
                         net (fo=2, routed)           0.987     2.969    bseg_OBUF[11]
    P13                  OBUF (Prop_obuf_I_O)         1.343     4.312 r  bseg_OBUF[11]_inst/O
                         net (fo=0)                   0.000     4.312    bseg[11]
    P13                                                               r  bseg[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 aseg_driver/ctr/D_ctr_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aseg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.934ns  (logic 1.542ns (52.548%)  route 1.392ns (47.452%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.550     1.494    aseg_driver/ctr/clk
    SLICE_X34Y26         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y26         FDRE (Prop_fdre_C_Q)         0.164     1.658 r  aseg_driver/ctr/D_ctr_q_reg[17]/Q
                         net (fo=14, routed)          0.266     1.924    aseg_driver/ctr/S[1]
    SLICE_X35Y27         LUT6 (Prop_lut6_I2_O)        0.045     1.969 f  aseg_driver/ctr/aseg_OBUF[10]_inst_i_3/O
                         net (fo=6, routed)           0.415     2.384    L_reg/aseg[1]
    SLICE_X40Y30         LUT4 (Prop_lut4_I3_O)        0.046     2.430 r  L_reg/aseg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.711     3.141    aseg_OBUF[3]
    P4                   OBUF (Prop_obuf_I_O)         1.287     4.428 r  aseg_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.428    aseg[3]
    P4                                                                r  aseg[3] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_10
  To Clock:  

Max Delay            43 Endpoints
Min Delay            43 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[2][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            aseg[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.154ns  (logic 10.821ns (30.782%)  route 24.333ns (69.218%))
  Logic Levels:           33  (CARRY4=8 LUT2=2 LUT3=1 LUT4=7 LUT5=9 LUT6=5 OBUF=1)
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.575     1.575    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         1.554     1.554    L_reg/clk_out1
    SLICE_X42Y30         FDRE                                         r  L_reg/D_registers_q_reg[2][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y30         FDRE (Prop_fdre_C_Q)         0.518     2.072 r  L_reg/D_registers_q_reg[2][9]/Q
                         net (fo=18, routed)          1.173     3.246    L_reg/Q[8]
    SLICE_X39Y29         LUT3 (Prop_lut3_I1_O)        0.124     3.370 f  L_reg/L_627a4342_remainder0__0_carry__1_i_9__0/O
                         net (fo=5, routed)           0.844     4.214    L_reg/L_627a4342_remainder0__0_carry__1_i_9__0_n_0
    SLICE_X37Y28         LUT5 (Prop_lut5_I1_O)        0.152     4.366 f  L_reg/L_627a4342_remainder0__0_carry_i_18/O
                         net (fo=1, routed)           0.848     5.214    L_reg/L_627a4342_remainder0__0_carry_i_18_n_0
    SLICE_X37Y28         LUT4 (Prop_lut4_I3_O)        0.326     5.540 f  L_reg/L_627a4342_remainder0__0_carry_i_12/O
                         net (fo=7, routed)           0.875     6.415    L_reg/L_627a4342_remainder0__0_carry_i_12_n_0
    SLICE_X37Y27         LUT2 (Prop_lut2_I0_O)        0.124     6.539 f  L_reg/L_627a4342_remainder0__0_carry_i_14/O
                         net (fo=2, routed)           0.594     7.133    L_reg/L_627a4342_remainder0__0_carry_i_14_n_0
    SLICE_X38Y27         LUT4 (Prop_lut4_I3_O)        0.150     7.283 r  L_reg/L_627a4342_remainder0__0_carry_i_8/O
                         net (fo=3, routed)           0.818     8.101    L_reg/L_627a4342_remainder0__0_carry_i_8_n_0
    SLICE_X36Y26         LUT5 (Prop_lut5_I1_O)        0.328     8.429 r  L_reg/L_627a4342_remainder0__0_carry_i_4/O
                         net (fo=1, routed)           0.000     8.429    aseg_driver/decimal_renderer/i__carry_i_28__0_0[3]
    SLICE_X36Y26         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.830 r  aseg_driver/decimal_renderer/L_627a4342_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000     8.830    aseg_driver/decimal_renderer/L_627a4342_remainder0__0_carry_n_0
    SLICE_X36Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.944 r  aseg_driver/decimal_renderer/L_627a4342_remainder0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.944    aseg_driver/decimal_renderer/L_627a4342_remainder0__0_carry__0_n_0
    SLICE_X36Y28         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.166 f  aseg_driver/decimal_renderer/L_627a4342_remainder0__0_carry__1/O[0]
                         net (fo=5, routed)           1.362    10.528    L_reg/L_627a4342_remainder0[8]
    SLICE_X37Y31         LUT5 (Prop_lut5_I4_O)        0.299    10.827 f  L_reg/i__carry_i_20__0/O
                         net (fo=7, routed)           1.442    12.269    L_reg/i__carry_i_20__0_n_0
    SLICE_X34Y28         LUT4 (Prop_lut4_I0_O)        0.150    12.419 r  L_reg/i__carry_i_23__0/O
                         net (fo=3, routed)           0.823    13.242    L_reg/i__carry_i_23__0_n_0
    SLICE_X34Y29         LUT5 (Prop_lut5_I4_O)        0.328    13.570 f  L_reg/i__carry_i_13__0/O
                         net (fo=5, routed)           0.668    14.238    L_reg/i__carry_i_13__0_n_0
    SLICE_X35Y29         LUT6 (Prop_lut6_I2_O)        0.124    14.362 f  L_reg/i__carry_i_33/O
                         net (fo=2, routed)           0.978    15.340    L_reg/i__carry_i_33_n_0
    SLICE_X37Y31         LUT2 (Prop_lut2_I1_O)        0.124    15.464 f  L_reg/i__carry_i_16/O
                         net (fo=2, routed)           0.414    15.878    L_reg/i__carry_i_16_n_0
    SLICE_X37Y30         LUT4 (Prop_lut4_I3_O)        0.124    16.002 r  L_reg/i__carry__0_i_4__1/O
                         net (fo=2, routed)           0.728    16.730    L_reg/D_registers_q_reg[2][8]_1[0]
    SLICE_X36Y30         LUT5 (Prop_lut5_I0_O)        0.124    16.854 r  L_reg/i__carry__0_i_8/O
                         net (fo=1, routed)           0.000    16.854    aseg_driver/decimal_renderer/i__carry__0_i_9_0[0]
    SLICE_X36Y30         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    17.386 r  aseg_driver/decimal_renderer/L_627a4342_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    17.386    aseg_driver/decimal_renderer/L_627a4342_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X36Y31         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    17.625 r  aseg_driver/decimal_renderer/L_627a4342_remainder0_inferred__0/i__carry__1/O[2]
                         net (fo=3, routed)           1.311    18.936    L_reg/L_627a4342_remainder0_inferred__1/i__carry__2[2]
    SLICE_X32Y29         LUT5 (Prop_lut5_I1_O)        0.302    19.238 r  L_reg/i__carry_i_30/O
                         net (fo=10, routed)          0.443    19.681    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_21
    SLICE_X31Y28         LUT5 (Prop_lut5_I4_O)        0.124    19.805 f  aseg_driver/decimal_renderer/i__carry_i_31/O
                         net (fo=4, routed)           0.971    20.776    L_reg/i__carry_i_12_0
    SLICE_X31Y27         LUT6 (Prop_lut6_I5_O)        0.124    20.900 r  L_reg/i__carry__0_i_10/O
                         net (fo=5, routed)           0.816    21.716    L_reg/i__carry__0_i_10_n_0
    SLICE_X30Y27         LUT5 (Prop_lut5_I3_O)        0.124    21.840 f  L_reg/i__carry_i_12/O
                         net (fo=3, routed)           0.685    22.525    L_reg/i__carry_i_12_n_0
    SLICE_X28Y26         LUT4 (Prop_lut4_I1_O)        0.124    22.649 r  L_reg/i__carry_i_3/O
                         net (fo=1, routed)           0.569    23.217    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_15[0]
    SLICE_X29Y26         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    23.724 r  aseg_driver/decimal_renderer/L_627a4342_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    23.724    aseg_driver/decimal_renderer/L_627a4342_remainder0_inferred__1/i__carry_n_0
    SLICE_X29Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.838 r  aseg_driver/decimal_renderer/L_627a4342_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    23.838    aseg_driver/decimal_renderer/L_627a4342_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X29Y28         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    24.060 r  aseg_driver/decimal_renderer/L_627a4342_remainder0_inferred__1/i__carry__1/O[0]
                         net (fo=1, routed)           0.860    24.920    aseg_driver/decimal_renderer/L_627a4342_remainder0_inferred__1/i__carry__1_n_7
    SLICE_X28Y28         LUT4 (Prop_lut4_I2_O)        0.299    25.219 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_35/O
                         net (fo=1, routed)           0.444    25.663    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_35_n_0
    SLICE_X28Y28         LUT5 (Prop_lut5_I4_O)        0.124    25.787 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_26/O
                         net (fo=3, routed)           1.283    27.070    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_26_n_0
    SLICE_X32Y26         LUT6 (Prop_lut6_I5_O)        0.124    27.194 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_34/O
                         net (fo=1, routed)           0.280    27.474    L_reg/aseg_OBUF[10]_inst_i_5_0
    SLICE_X32Y26         LUT6 (Prop_lut6_I1_O)        0.124    27.598 r  L_reg/aseg_OBUF[10]_inst_i_21/O
                         net (fo=1, routed)           0.789    28.387    L_reg/aseg_OBUF[10]_inst_i_21_n_0
    SLICE_X31Y26         LUT6 (Prop_lut6_I4_O)        0.124    28.511 r  L_reg/aseg_OBUF[10]_inst_i_5/O
                         net (fo=7, routed)           1.375    29.887    L_reg/aseg_OBUF[10]_inst_i_5_n_0
    SLICE_X40Y30         LUT4 (Prop_lut4_I3_O)        0.152    30.039 r  L_reg/aseg_OBUF[10]_inst_i_1/O
                         net (fo=1, routed)           2.940    32.978    aseg_OBUF[10]
    N2                   OBUF (Prop_obuf_I_O)         3.730    36.708 r  aseg_OBUF[10]_inst/O
                         net (fo=0)                   0.000    36.708    aseg[10]
    N2                                                                r  aseg[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[2][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            aseg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        34.797ns  (logic 10.586ns (30.422%)  route 24.211ns (69.578%))
  Logic Levels:           33  (CARRY4=8 LUT2=2 LUT3=1 LUT4=7 LUT5=9 LUT6=5 OBUF=1)
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.575     1.575    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         1.554     1.554    L_reg/clk_out1
    SLICE_X42Y30         FDRE                                         r  L_reg/D_registers_q_reg[2][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y30         FDRE (Prop_fdre_C_Q)         0.518     2.072 r  L_reg/D_registers_q_reg[2][9]/Q
                         net (fo=18, routed)          1.173     3.246    L_reg/Q[8]
    SLICE_X39Y29         LUT3 (Prop_lut3_I1_O)        0.124     3.370 f  L_reg/L_627a4342_remainder0__0_carry__1_i_9__0/O
                         net (fo=5, routed)           0.844     4.214    L_reg/L_627a4342_remainder0__0_carry__1_i_9__0_n_0
    SLICE_X37Y28         LUT5 (Prop_lut5_I1_O)        0.152     4.366 f  L_reg/L_627a4342_remainder0__0_carry_i_18/O
                         net (fo=1, routed)           0.848     5.214    L_reg/L_627a4342_remainder0__0_carry_i_18_n_0
    SLICE_X37Y28         LUT4 (Prop_lut4_I3_O)        0.326     5.540 f  L_reg/L_627a4342_remainder0__0_carry_i_12/O
                         net (fo=7, routed)           0.875     6.415    L_reg/L_627a4342_remainder0__0_carry_i_12_n_0
    SLICE_X37Y27         LUT2 (Prop_lut2_I0_O)        0.124     6.539 f  L_reg/L_627a4342_remainder0__0_carry_i_14/O
                         net (fo=2, routed)           0.594     7.133    L_reg/L_627a4342_remainder0__0_carry_i_14_n_0
    SLICE_X38Y27         LUT4 (Prop_lut4_I3_O)        0.150     7.283 r  L_reg/L_627a4342_remainder0__0_carry_i_8/O
                         net (fo=3, routed)           0.818     8.101    L_reg/L_627a4342_remainder0__0_carry_i_8_n_0
    SLICE_X36Y26         LUT5 (Prop_lut5_I1_O)        0.328     8.429 r  L_reg/L_627a4342_remainder0__0_carry_i_4/O
                         net (fo=1, routed)           0.000     8.429    aseg_driver/decimal_renderer/i__carry_i_28__0_0[3]
    SLICE_X36Y26         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.830 r  aseg_driver/decimal_renderer/L_627a4342_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000     8.830    aseg_driver/decimal_renderer/L_627a4342_remainder0__0_carry_n_0
    SLICE_X36Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.944 r  aseg_driver/decimal_renderer/L_627a4342_remainder0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.944    aseg_driver/decimal_renderer/L_627a4342_remainder0__0_carry__0_n_0
    SLICE_X36Y28         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.166 f  aseg_driver/decimal_renderer/L_627a4342_remainder0__0_carry__1/O[0]
                         net (fo=5, routed)           1.362    10.528    L_reg/L_627a4342_remainder0[8]
    SLICE_X37Y31         LUT5 (Prop_lut5_I4_O)        0.299    10.827 f  L_reg/i__carry_i_20__0/O
                         net (fo=7, routed)           1.442    12.269    L_reg/i__carry_i_20__0_n_0
    SLICE_X34Y28         LUT4 (Prop_lut4_I0_O)        0.150    12.419 r  L_reg/i__carry_i_23__0/O
                         net (fo=3, routed)           0.823    13.242    L_reg/i__carry_i_23__0_n_0
    SLICE_X34Y29         LUT5 (Prop_lut5_I4_O)        0.328    13.570 f  L_reg/i__carry_i_13__0/O
                         net (fo=5, routed)           0.668    14.238    L_reg/i__carry_i_13__0_n_0
    SLICE_X35Y29         LUT6 (Prop_lut6_I2_O)        0.124    14.362 f  L_reg/i__carry_i_33/O
                         net (fo=2, routed)           0.978    15.340    L_reg/i__carry_i_33_n_0
    SLICE_X37Y31         LUT2 (Prop_lut2_I1_O)        0.124    15.464 f  L_reg/i__carry_i_16/O
                         net (fo=2, routed)           0.414    15.878    L_reg/i__carry_i_16_n_0
    SLICE_X37Y30         LUT4 (Prop_lut4_I3_O)        0.124    16.002 r  L_reg/i__carry__0_i_4__1/O
                         net (fo=2, routed)           0.728    16.730    L_reg/D_registers_q_reg[2][8]_1[0]
    SLICE_X36Y30         LUT5 (Prop_lut5_I0_O)        0.124    16.854 r  L_reg/i__carry__0_i_8/O
                         net (fo=1, routed)           0.000    16.854    aseg_driver/decimal_renderer/i__carry__0_i_9_0[0]
    SLICE_X36Y30         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    17.386 r  aseg_driver/decimal_renderer/L_627a4342_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    17.386    aseg_driver/decimal_renderer/L_627a4342_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X36Y31         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    17.625 r  aseg_driver/decimal_renderer/L_627a4342_remainder0_inferred__0/i__carry__1/O[2]
                         net (fo=3, routed)           1.311    18.936    L_reg/L_627a4342_remainder0_inferred__1/i__carry__2[2]
    SLICE_X32Y29         LUT5 (Prop_lut5_I1_O)        0.302    19.238 r  L_reg/i__carry_i_30/O
                         net (fo=10, routed)          0.443    19.681    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_21
    SLICE_X31Y28         LUT5 (Prop_lut5_I4_O)        0.124    19.805 f  aseg_driver/decimal_renderer/i__carry_i_31/O
                         net (fo=4, routed)           0.971    20.776    L_reg/i__carry_i_12_0
    SLICE_X31Y27         LUT6 (Prop_lut6_I5_O)        0.124    20.900 r  L_reg/i__carry__0_i_10/O
                         net (fo=5, routed)           0.816    21.716    L_reg/i__carry__0_i_10_n_0
    SLICE_X30Y27         LUT5 (Prop_lut5_I3_O)        0.124    21.840 f  L_reg/i__carry_i_12/O
                         net (fo=3, routed)           0.685    22.525    L_reg/i__carry_i_12_n_0
    SLICE_X28Y26         LUT4 (Prop_lut4_I1_O)        0.124    22.649 r  L_reg/i__carry_i_3/O
                         net (fo=1, routed)           0.569    23.217    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_15[0]
    SLICE_X29Y26         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    23.724 r  aseg_driver/decimal_renderer/L_627a4342_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    23.724    aseg_driver/decimal_renderer/L_627a4342_remainder0_inferred__1/i__carry_n_0
    SLICE_X29Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.838 r  aseg_driver/decimal_renderer/L_627a4342_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    23.838    aseg_driver/decimal_renderer/L_627a4342_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X29Y28         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    24.060 r  aseg_driver/decimal_renderer/L_627a4342_remainder0_inferred__1/i__carry__1/O[0]
                         net (fo=1, routed)           0.860    24.920    aseg_driver/decimal_renderer/L_627a4342_remainder0_inferred__1/i__carry__1_n_7
    SLICE_X28Y28         LUT4 (Prop_lut4_I2_O)        0.299    25.219 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_35/O
                         net (fo=1, routed)           0.444    25.663    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_35_n_0
    SLICE_X28Y28         LUT5 (Prop_lut5_I4_O)        0.124    25.787 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_26/O
                         net (fo=3, routed)           1.283    27.070    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_26_n_0
    SLICE_X32Y26         LUT6 (Prop_lut6_I5_O)        0.124    27.194 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_34/O
                         net (fo=1, routed)           0.280    27.474    L_reg/aseg_OBUF[10]_inst_i_5_0
    SLICE_X32Y26         LUT6 (Prop_lut6_I1_O)        0.124    27.598 r  L_reg/aseg_OBUF[10]_inst_i_21/O
                         net (fo=1, routed)           0.789    28.387    L_reg/aseg_OBUF[10]_inst_i_21_n_0
    SLICE_X31Y26         LUT6 (Prop_lut6_I4_O)        0.124    28.511 r  L_reg/aseg_OBUF[10]_inst_i_5/O
                         net (fo=7, routed)           1.375    29.887    L_reg/aseg_OBUF[10]_inst_i_5_n_0
    SLICE_X40Y30         LUT4 (Prop_lut4_I2_O)        0.124    30.011 r  L_reg/aseg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.818    32.829    aseg_OBUF[4]
    N3                   OBUF (Prop_obuf_I_O)         3.523    36.352 r  aseg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    36.352    aseg[4]
    N3                                                                r  aseg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[2][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            aseg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        34.770ns  (logic 10.817ns (31.111%)  route 23.953ns (68.889%))
  Logic Levels:           33  (CARRY4=8 LUT2=2 LUT3=1 LUT4=7 LUT5=9 LUT6=5 OBUF=1)
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.575     1.575    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         1.554     1.554    L_reg/clk_out1
    SLICE_X42Y30         FDRE                                         r  L_reg/D_registers_q_reg[2][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y30         FDRE (Prop_fdre_C_Q)         0.518     2.072 r  L_reg/D_registers_q_reg[2][9]/Q
                         net (fo=18, routed)          1.173     3.246    L_reg/Q[8]
    SLICE_X39Y29         LUT3 (Prop_lut3_I1_O)        0.124     3.370 f  L_reg/L_627a4342_remainder0__0_carry__1_i_9__0/O
                         net (fo=5, routed)           0.844     4.214    L_reg/L_627a4342_remainder0__0_carry__1_i_9__0_n_0
    SLICE_X37Y28         LUT5 (Prop_lut5_I1_O)        0.152     4.366 f  L_reg/L_627a4342_remainder0__0_carry_i_18/O
                         net (fo=1, routed)           0.848     5.214    L_reg/L_627a4342_remainder0__0_carry_i_18_n_0
    SLICE_X37Y28         LUT4 (Prop_lut4_I3_O)        0.326     5.540 f  L_reg/L_627a4342_remainder0__0_carry_i_12/O
                         net (fo=7, routed)           0.875     6.415    L_reg/L_627a4342_remainder0__0_carry_i_12_n_0
    SLICE_X37Y27         LUT2 (Prop_lut2_I0_O)        0.124     6.539 f  L_reg/L_627a4342_remainder0__0_carry_i_14/O
                         net (fo=2, routed)           0.594     7.133    L_reg/L_627a4342_remainder0__0_carry_i_14_n_0
    SLICE_X38Y27         LUT4 (Prop_lut4_I3_O)        0.150     7.283 r  L_reg/L_627a4342_remainder0__0_carry_i_8/O
                         net (fo=3, routed)           0.818     8.101    L_reg/L_627a4342_remainder0__0_carry_i_8_n_0
    SLICE_X36Y26         LUT5 (Prop_lut5_I1_O)        0.328     8.429 r  L_reg/L_627a4342_remainder0__0_carry_i_4/O
                         net (fo=1, routed)           0.000     8.429    aseg_driver/decimal_renderer/i__carry_i_28__0_0[3]
    SLICE_X36Y26         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.830 r  aseg_driver/decimal_renderer/L_627a4342_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000     8.830    aseg_driver/decimal_renderer/L_627a4342_remainder0__0_carry_n_0
    SLICE_X36Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.944 r  aseg_driver/decimal_renderer/L_627a4342_remainder0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.944    aseg_driver/decimal_renderer/L_627a4342_remainder0__0_carry__0_n_0
    SLICE_X36Y28         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.166 f  aseg_driver/decimal_renderer/L_627a4342_remainder0__0_carry__1/O[0]
                         net (fo=5, routed)           1.362    10.528    L_reg/L_627a4342_remainder0[8]
    SLICE_X37Y31         LUT5 (Prop_lut5_I4_O)        0.299    10.827 f  L_reg/i__carry_i_20__0/O
                         net (fo=7, routed)           1.442    12.269    L_reg/i__carry_i_20__0_n_0
    SLICE_X34Y28         LUT4 (Prop_lut4_I0_O)        0.150    12.419 r  L_reg/i__carry_i_23__0/O
                         net (fo=3, routed)           0.823    13.242    L_reg/i__carry_i_23__0_n_0
    SLICE_X34Y29         LUT5 (Prop_lut5_I4_O)        0.328    13.570 f  L_reg/i__carry_i_13__0/O
                         net (fo=5, routed)           0.668    14.238    L_reg/i__carry_i_13__0_n_0
    SLICE_X35Y29         LUT6 (Prop_lut6_I2_O)        0.124    14.362 f  L_reg/i__carry_i_33/O
                         net (fo=2, routed)           0.978    15.340    L_reg/i__carry_i_33_n_0
    SLICE_X37Y31         LUT2 (Prop_lut2_I1_O)        0.124    15.464 f  L_reg/i__carry_i_16/O
                         net (fo=2, routed)           0.414    15.878    L_reg/i__carry_i_16_n_0
    SLICE_X37Y30         LUT4 (Prop_lut4_I3_O)        0.124    16.002 r  L_reg/i__carry__0_i_4__1/O
                         net (fo=2, routed)           0.728    16.730    L_reg/D_registers_q_reg[2][8]_1[0]
    SLICE_X36Y30         LUT5 (Prop_lut5_I0_O)        0.124    16.854 r  L_reg/i__carry__0_i_8/O
                         net (fo=1, routed)           0.000    16.854    aseg_driver/decimal_renderer/i__carry__0_i_9_0[0]
    SLICE_X36Y30         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    17.386 r  aseg_driver/decimal_renderer/L_627a4342_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    17.386    aseg_driver/decimal_renderer/L_627a4342_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X36Y31         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    17.625 r  aseg_driver/decimal_renderer/L_627a4342_remainder0_inferred__0/i__carry__1/O[2]
                         net (fo=3, routed)           1.311    18.936    L_reg/L_627a4342_remainder0_inferred__1/i__carry__2[2]
    SLICE_X32Y29         LUT5 (Prop_lut5_I1_O)        0.302    19.238 r  L_reg/i__carry_i_30/O
                         net (fo=10, routed)          0.443    19.681    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_21
    SLICE_X31Y28         LUT5 (Prop_lut5_I4_O)        0.124    19.805 f  aseg_driver/decimal_renderer/i__carry_i_31/O
                         net (fo=4, routed)           0.971    20.776    L_reg/i__carry_i_12_0
    SLICE_X31Y27         LUT6 (Prop_lut6_I5_O)        0.124    20.900 r  L_reg/i__carry__0_i_10/O
                         net (fo=5, routed)           0.816    21.716    L_reg/i__carry__0_i_10_n_0
    SLICE_X30Y27         LUT5 (Prop_lut5_I3_O)        0.124    21.840 f  L_reg/i__carry_i_12/O
                         net (fo=3, routed)           0.685    22.525    L_reg/i__carry_i_12_n_0
    SLICE_X28Y26         LUT4 (Prop_lut4_I1_O)        0.124    22.649 r  L_reg/i__carry_i_3/O
                         net (fo=1, routed)           0.569    23.217    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_15[0]
    SLICE_X29Y26         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    23.724 r  aseg_driver/decimal_renderer/L_627a4342_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    23.724    aseg_driver/decimal_renderer/L_627a4342_remainder0_inferred__1/i__carry_n_0
    SLICE_X29Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.838 r  aseg_driver/decimal_renderer/L_627a4342_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    23.838    aseg_driver/decimal_renderer/L_627a4342_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X29Y28         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    24.060 r  aseg_driver/decimal_renderer/L_627a4342_remainder0_inferred__1/i__carry__1/O[0]
                         net (fo=1, routed)           0.860    24.920    aseg_driver/decimal_renderer/L_627a4342_remainder0_inferred__1/i__carry__1_n_7
    SLICE_X28Y28         LUT4 (Prop_lut4_I2_O)        0.299    25.219 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_35/O
                         net (fo=1, routed)           0.444    25.663    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_35_n_0
    SLICE_X28Y28         LUT5 (Prop_lut5_I4_O)        0.124    25.787 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_26/O
                         net (fo=3, routed)           1.283    27.070    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_26_n_0
    SLICE_X32Y26         LUT6 (Prop_lut6_I5_O)        0.124    27.194 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_34/O
                         net (fo=1, routed)           0.280    27.474    L_reg/aseg_OBUF[10]_inst_i_5_0
    SLICE_X32Y26         LUT6 (Prop_lut6_I1_O)        0.124    27.598 r  L_reg/aseg_OBUF[10]_inst_i_21/O
                         net (fo=1, routed)           0.789    28.387    L_reg/aseg_OBUF[10]_inst_i_21_n_0
    SLICE_X31Y26         LUT6 (Prop_lut6_I4_O)        0.124    28.511 r  L_reg/aseg_OBUF[10]_inst_i_5/O
                         net (fo=7, routed)           1.382    29.894    L_reg/aseg_OBUF[10]_inst_i_5_n_0
    SLICE_X40Y30         LUT4 (Prop_lut4_I2_O)        0.152    30.046 r  L_reg/aseg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.552    32.598    aseg_OBUF[3]
    P4                   OBUF (Prop_obuf_I_O)         3.726    36.324 r  aseg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    36.324    aseg[3]
    P4                                                                r  aseg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[2][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            aseg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        34.717ns  (logic 10.570ns (30.445%)  route 24.147ns (69.555%))
  Logic Levels:           33  (CARRY4=8 LUT2=2 LUT3=1 LUT4=7 LUT5=9 LUT6=5 OBUF=1)
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.575     1.575    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         1.554     1.554    L_reg/clk_out1
    SLICE_X42Y30         FDRE                                         r  L_reg/D_registers_q_reg[2][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y30         FDRE (Prop_fdre_C_Q)         0.518     2.072 r  L_reg/D_registers_q_reg[2][9]/Q
                         net (fo=18, routed)          1.173     3.246    L_reg/Q[8]
    SLICE_X39Y29         LUT3 (Prop_lut3_I1_O)        0.124     3.370 f  L_reg/L_627a4342_remainder0__0_carry__1_i_9__0/O
                         net (fo=5, routed)           0.844     4.214    L_reg/L_627a4342_remainder0__0_carry__1_i_9__0_n_0
    SLICE_X37Y28         LUT5 (Prop_lut5_I1_O)        0.152     4.366 f  L_reg/L_627a4342_remainder0__0_carry_i_18/O
                         net (fo=1, routed)           0.848     5.214    L_reg/L_627a4342_remainder0__0_carry_i_18_n_0
    SLICE_X37Y28         LUT4 (Prop_lut4_I3_O)        0.326     5.540 f  L_reg/L_627a4342_remainder0__0_carry_i_12/O
                         net (fo=7, routed)           0.875     6.415    L_reg/L_627a4342_remainder0__0_carry_i_12_n_0
    SLICE_X37Y27         LUT2 (Prop_lut2_I0_O)        0.124     6.539 f  L_reg/L_627a4342_remainder0__0_carry_i_14/O
                         net (fo=2, routed)           0.594     7.133    L_reg/L_627a4342_remainder0__0_carry_i_14_n_0
    SLICE_X38Y27         LUT4 (Prop_lut4_I3_O)        0.150     7.283 r  L_reg/L_627a4342_remainder0__0_carry_i_8/O
                         net (fo=3, routed)           0.818     8.101    L_reg/L_627a4342_remainder0__0_carry_i_8_n_0
    SLICE_X36Y26         LUT5 (Prop_lut5_I1_O)        0.328     8.429 r  L_reg/L_627a4342_remainder0__0_carry_i_4/O
                         net (fo=1, routed)           0.000     8.429    aseg_driver/decimal_renderer/i__carry_i_28__0_0[3]
    SLICE_X36Y26         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.830 r  aseg_driver/decimal_renderer/L_627a4342_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000     8.830    aseg_driver/decimal_renderer/L_627a4342_remainder0__0_carry_n_0
    SLICE_X36Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.944 r  aseg_driver/decimal_renderer/L_627a4342_remainder0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.944    aseg_driver/decimal_renderer/L_627a4342_remainder0__0_carry__0_n_0
    SLICE_X36Y28         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.166 f  aseg_driver/decimal_renderer/L_627a4342_remainder0__0_carry__1/O[0]
                         net (fo=5, routed)           1.362    10.528    L_reg/L_627a4342_remainder0[8]
    SLICE_X37Y31         LUT5 (Prop_lut5_I4_O)        0.299    10.827 f  L_reg/i__carry_i_20__0/O
                         net (fo=7, routed)           1.442    12.269    L_reg/i__carry_i_20__0_n_0
    SLICE_X34Y28         LUT4 (Prop_lut4_I0_O)        0.150    12.419 r  L_reg/i__carry_i_23__0/O
                         net (fo=3, routed)           0.823    13.242    L_reg/i__carry_i_23__0_n_0
    SLICE_X34Y29         LUT5 (Prop_lut5_I4_O)        0.328    13.570 f  L_reg/i__carry_i_13__0/O
                         net (fo=5, routed)           0.668    14.238    L_reg/i__carry_i_13__0_n_0
    SLICE_X35Y29         LUT6 (Prop_lut6_I2_O)        0.124    14.362 f  L_reg/i__carry_i_33/O
                         net (fo=2, routed)           0.978    15.340    L_reg/i__carry_i_33_n_0
    SLICE_X37Y31         LUT2 (Prop_lut2_I1_O)        0.124    15.464 f  L_reg/i__carry_i_16/O
                         net (fo=2, routed)           0.414    15.878    L_reg/i__carry_i_16_n_0
    SLICE_X37Y30         LUT4 (Prop_lut4_I3_O)        0.124    16.002 r  L_reg/i__carry__0_i_4__1/O
                         net (fo=2, routed)           0.728    16.730    L_reg/D_registers_q_reg[2][8]_1[0]
    SLICE_X36Y30         LUT5 (Prop_lut5_I0_O)        0.124    16.854 r  L_reg/i__carry__0_i_8/O
                         net (fo=1, routed)           0.000    16.854    aseg_driver/decimal_renderer/i__carry__0_i_9_0[0]
    SLICE_X36Y30         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    17.386 r  aseg_driver/decimal_renderer/L_627a4342_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    17.386    aseg_driver/decimal_renderer/L_627a4342_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X36Y31         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    17.625 r  aseg_driver/decimal_renderer/L_627a4342_remainder0_inferred__0/i__carry__1/O[2]
                         net (fo=3, routed)           1.311    18.936    L_reg/L_627a4342_remainder0_inferred__1/i__carry__2[2]
    SLICE_X32Y29         LUT5 (Prop_lut5_I1_O)        0.302    19.238 r  L_reg/i__carry_i_30/O
                         net (fo=10, routed)          0.443    19.681    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_21
    SLICE_X31Y28         LUT5 (Prop_lut5_I4_O)        0.124    19.805 f  aseg_driver/decimal_renderer/i__carry_i_31/O
                         net (fo=4, routed)           0.971    20.776    L_reg/i__carry_i_12_0
    SLICE_X31Y27         LUT6 (Prop_lut6_I5_O)        0.124    20.900 r  L_reg/i__carry__0_i_10/O
                         net (fo=5, routed)           0.816    21.716    L_reg/i__carry__0_i_10_n_0
    SLICE_X30Y27         LUT5 (Prop_lut5_I3_O)        0.124    21.840 f  L_reg/i__carry_i_12/O
                         net (fo=3, routed)           0.685    22.525    L_reg/i__carry_i_12_n_0
    SLICE_X28Y26         LUT4 (Prop_lut4_I1_O)        0.124    22.649 r  L_reg/i__carry_i_3/O
                         net (fo=1, routed)           0.569    23.217    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_15[0]
    SLICE_X29Y26         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    23.724 r  aseg_driver/decimal_renderer/L_627a4342_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    23.724    aseg_driver/decimal_renderer/L_627a4342_remainder0_inferred__1/i__carry_n_0
    SLICE_X29Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.838 r  aseg_driver/decimal_renderer/L_627a4342_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    23.838    aseg_driver/decimal_renderer/L_627a4342_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X29Y28         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    24.060 r  aseg_driver/decimal_renderer/L_627a4342_remainder0_inferred__1/i__carry__1/O[0]
                         net (fo=1, routed)           0.860    24.920    aseg_driver/decimal_renderer/L_627a4342_remainder0_inferred__1/i__carry__1_n_7
    SLICE_X28Y28         LUT4 (Prop_lut4_I2_O)        0.299    25.219 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_35/O
                         net (fo=1, routed)           0.444    25.663    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_35_n_0
    SLICE_X28Y28         LUT5 (Prop_lut5_I4_O)        0.124    25.787 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_26/O
                         net (fo=3, routed)           1.283    27.070    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_26_n_0
    SLICE_X32Y26         LUT6 (Prop_lut6_I5_O)        0.124    27.194 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_34/O
                         net (fo=1, routed)           0.280    27.474    L_reg/aseg_OBUF[10]_inst_i_5_0
    SLICE_X32Y26         LUT6 (Prop_lut6_I1_O)        0.124    27.598 r  L_reg/aseg_OBUF[10]_inst_i_21/O
                         net (fo=1, routed)           0.789    28.387    L_reg/aseg_OBUF[10]_inst_i_21_n_0
    SLICE_X31Y26         LUT6 (Prop_lut6_I4_O)        0.124    28.511 r  L_reg/aseg_OBUF[10]_inst_i_5/O
                         net (fo=7, routed)           1.382    29.894    L_reg/aseg_OBUF[10]_inst_i_5_n_0
    SLICE_X40Y30         LUT4 (Prop_lut4_I2_O)        0.124    30.018 r  L_reg/aseg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.747    32.765    aseg_OBUF[1]
    M5                   OBUF (Prop_obuf_I_O)         3.507    36.272 r  aseg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    36.272    aseg[1]
    M5                                                                r  aseg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[2][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            aseg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        34.710ns  (logic 10.557ns (30.416%)  route 24.153ns (69.584%))
  Logic Levels:           33  (CARRY4=8 LUT2=2 LUT3=1 LUT4=7 LUT5=9 LUT6=5 OBUF=1)
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.575     1.575    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         1.554     1.554    L_reg/clk_out1
    SLICE_X42Y30         FDRE                                         r  L_reg/D_registers_q_reg[2][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y30         FDRE (Prop_fdre_C_Q)         0.518     2.072 r  L_reg/D_registers_q_reg[2][9]/Q
                         net (fo=18, routed)          1.173     3.246    L_reg/Q[8]
    SLICE_X39Y29         LUT3 (Prop_lut3_I1_O)        0.124     3.370 f  L_reg/L_627a4342_remainder0__0_carry__1_i_9__0/O
                         net (fo=5, routed)           0.844     4.214    L_reg/L_627a4342_remainder0__0_carry__1_i_9__0_n_0
    SLICE_X37Y28         LUT5 (Prop_lut5_I1_O)        0.152     4.366 f  L_reg/L_627a4342_remainder0__0_carry_i_18/O
                         net (fo=1, routed)           0.848     5.214    L_reg/L_627a4342_remainder0__0_carry_i_18_n_0
    SLICE_X37Y28         LUT4 (Prop_lut4_I3_O)        0.326     5.540 f  L_reg/L_627a4342_remainder0__0_carry_i_12/O
                         net (fo=7, routed)           0.875     6.415    L_reg/L_627a4342_remainder0__0_carry_i_12_n_0
    SLICE_X37Y27         LUT2 (Prop_lut2_I0_O)        0.124     6.539 f  L_reg/L_627a4342_remainder0__0_carry_i_14/O
                         net (fo=2, routed)           0.594     7.133    L_reg/L_627a4342_remainder0__0_carry_i_14_n_0
    SLICE_X38Y27         LUT4 (Prop_lut4_I3_O)        0.150     7.283 r  L_reg/L_627a4342_remainder0__0_carry_i_8/O
                         net (fo=3, routed)           0.818     8.101    L_reg/L_627a4342_remainder0__0_carry_i_8_n_0
    SLICE_X36Y26         LUT5 (Prop_lut5_I1_O)        0.328     8.429 r  L_reg/L_627a4342_remainder0__0_carry_i_4/O
                         net (fo=1, routed)           0.000     8.429    aseg_driver/decimal_renderer/i__carry_i_28__0_0[3]
    SLICE_X36Y26         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.830 r  aseg_driver/decimal_renderer/L_627a4342_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000     8.830    aseg_driver/decimal_renderer/L_627a4342_remainder0__0_carry_n_0
    SLICE_X36Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.944 r  aseg_driver/decimal_renderer/L_627a4342_remainder0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.944    aseg_driver/decimal_renderer/L_627a4342_remainder0__0_carry__0_n_0
    SLICE_X36Y28         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.166 f  aseg_driver/decimal_renderer/L_627a4342_remainder0__0_carry__1/O[0]
                         net (fo=5, routed)           1.362    10.528    L_reg/L_627a4342_remainder0[8]
    SLICE_X37Y31         LUT5 (Prop_lut5_I4_O)        0.299    10.827 f  L_reg/i__carry_i_20__0/O
                         net (fo=7, routed)           1.442    12.269    L_reg/i__carry_i_20__0_n_0
    SLICE_X34Y28         LUT4 (Prop_lut4_I0_O)        0.150    12.419 r  L_reg/i__carry_i_23__0/O
                         net (fo=3, routed)           0.823    13.242    L_reg/i__carry_i_23__0_n_0
    SLICE_X34Y29         LUT5 (Prop_lut5_I4_O)        0.328    13.570 f  L_reg/i__carry_i_13__0/O
                         net (fo=5, routed)           0.668    14.238    L_reg/i__carry_i_13__0_n_0
    SLICE_X35Y29         LUT6 (Prop_lut6_I2_O)        0.124    14.362 f  L_reg/i__carry_i_33/O
                         net (fo=2, routed)           0.978    15.340    L_reg/i__carry_i_33_n_0
    SLICE_X37Y31         LUT2 (Prop_lut2_I1_O)        0.124    15.464 f  L_reg/i__carry_i_16/O
                         net (fo=2, routed)           0.414    15.878    L_reg/i__carry_i_16_n_0
    SLICE_X37Y30         LUT4 (Prop_lut4_I3_O)        0.124    16.002 r  L_reg/i__carry__0_i_4__1/O
                         net (fo=2, routed)           0.728    16.730    L_reg/D_registers_q_reg[2][8]_1[0]
    SLICE_X36Y30         LUT5 (Prop_lut5_I0_O)        0.124    16.854 r  L_reg/i__carry__0_i_8/O
                         net (fo=1, routed)           0.000    16.854    aseg_driver/decimal_renderer/i__carry__0_i_9_0[0]
    SLICE_X36Y30         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    17.386 r  aseg_driver/decimal_renderer/L_627a4342_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    17.386    aseg_driver/decimal_renderer/L_627a4342_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X36Y31         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    17.625 r  aseg_driver/decimal_renderer/L_627a4342_remainder0_inferred__0/i__carry__1/O[2]
                         net (fo=3, routed)           1.311    18.936    L_reg/L_627a4342_remainder0_inferred__1/i__carry__2[2]
    SLICE_X32Y29         LUT5 (Prop_lut5_I1_O)        0.302    19.238 r  L_reg/i__carry_i_30/O
                         net (fo=10, routed)          0.443    19.681    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_21
    SLICE_X31Y28         LUT5 (Prop_lut5_I4_O)        0.124    19.805 f  aseg_driver/decimal_renderer/i__carry_i_31/O
                         net (fo=4, routed)           0.971    20.776    L_reg/i__carry_i_12_0
    SLICE_X31Y27         LUT6 (Prop_lut6_I5_O)        0.124    20.900 r  L_reg/i__carry__0_i_10/O
                         net (fo=5, routed)           0.816    21.716    L_reg/i__carry__0_i_10_n_0
    SLICE_X30Y27         LUT5 (Prop_lut5_I3_O)        0.124    21.840 f  L_reg/i__carry_i_12/O
                         net (fo=3, routed)           0.685    22.525    L_reg/i__carry_i_12_n_0
    SLICE_X28Y26         LUT4 (Prop_lut4_I1_O)        0.124    22.649 r  L_reg/i__carry_i_3/O
                         net (fo=1, routed)           0.569    23.217    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_15[0]
    SLICE_X29Y26         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    23.724 r  aseg_driver/decimal_renderer/L_627a4342_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    23.724    aseg_driver/decimal_renderer/L_627a4342_remainder0_inferred__1/i__carry_n_0
    SLICE_X29Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.838 r  aseg_driver/decimal_renderer/L_627a4342_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    23.838    aseg_driver/decimal_renderer/L_627a4342_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X29Y28         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    24.060 r  aseg_driver/decimal_renderer/L_627a4342_remainder0_inferred__1/i__carry__1/O[0]
                         net (fo=1, routed)           0.860    24.920    aseg_driver/decimal_renderer/L_627a4342_remainder0_inferred__1/i__carry__1_n_7
    SLICE_X28Y28         LUT4 (Prop_lut4_I2_O)        0.299    25.219 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_35/O
                         net (fo=1, routed)           0.444    25.663    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_35_n_0
    SLICE_X28Y28         LUT5 (Prop_lut5_I4_O)        0.124    25.787 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_26/O
                         net (fo=3, routed)           1.283    27.070    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_26_n_0
    SLICE_X32Y26         LUT6 (Prop_lut6_I5_O)        0.124    27.194 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_34/O
                         net (fo=1, routed)           0.280    27.474    L_reg/aseg_OBUF[10]_inst_i_5_0
    SLICE_X32Y26         LUT6 (Prop_lut6_I1_O)        0.124    27.598 r  L_reg/aseg_OBUF[10]_inst_i_21/O
                         net (fo=1, routed)           0.789    28.387    L_reg/aseg_OBUF[10]_inst_i_21_n_0
    SLICE_X31Y26         LUT6 (Prop_lut6_I4_O)        0.124    28.511 r  L_reg/aseg_OBUF[10]_inst_i_5/O
                         net (fo=7, routed)           0.988    29.499    L_reg/aseg_OBUF[10]_inst_i_5_n_0
    SLICE_X40Y30         LUT4 (Prop_lut4_I1_O)        0.124    29.623 r  L_reg/aseg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           3.147    32.770    aseg_OBUF[6]
    L5                   OBUF (Prop_obuf_I_O)         3.494    36.264 r  aseg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    36.264    aseg[6]
    L5                                                                r  aseg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[2][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            aseg[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        34.554ns  (logic 10.791ns (31.229%)  route 23.763ns (68.771%))
  Logic Levels:           33  (CARRY4=8 LUT2=2 LUT3=1 LUT4=7 LUT5=9 LUT6=5 OBUF=1)
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.575     1.575    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         1.554     1.554    L_reg/clk_out1
    SLICE_X42Y30         FDRE                                         r  L_reg/D_registers_q_reg[2][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y30         FDRE (Prop_fdre_C_Q)         0.518     2.072 r  L_reg/D_registers_q_reg[2][9]/Q
                         net (fo=18, routed)          1.173     3.246    L_reg/Q[8]
    SLICE_X39Y29         LUT3 (Prop_lut3_I1_O)        0.124     3.370 f  L_reg/L_627a4342_remainder0__0_carry__1_i_9__0/O
                         net (fo=5, routed)           0.844     4.214    L_reg/L_627a4342_remainder0__0_carry__1_i_9__0_n_0
    SLICE_X37Y28         LUT5 (Prop_lut5_I1_O)        0.152     4.366 f  L_reg/L_627a4342_remainder0__0_carry_i_18/O
                         net (fo=1, routed)           0.848     5.214    L_reg/L_627a4342_remainder0__0_carry_i_18_n_0
    SLICE_X37Y28         LUT4 (Prop_lut4_I3_O)        0.326     5.540 f  L_reg/L_627a4342_remainder0__0_carry_i_12/O
                         net (fo=7, routed)           0.875     6.415    L_reg/L_627a4342_remainder0__0_carry_i_12_n_0
    SLICE_X37Y27         LUT2 (Prop_lut2_I0_O)        0.124     6.539 f  L_reg/L_627a4342_remainder0__0_carry_i_14/O
                         net (fo=2, routed)           0.594     7.133    L_reg/L_627a4342_remainder0__0_carry_i_14_n_0
    SLICE_X38Y27         LUT4 (Prop_lut4_I3_O)        0.150     7.283 r  L_reg/L_627a4342_remainder0__0_carry_i_8/O
                         net (fo=3, routed)           0.818     8.101    L_reg/L_627a4342_remainder0__0_carry_i_8_n_0
    SLICE_X36Y26         LUT5 (Prop_lut5_I1_O)        0.328     8.429 r  L_reg/L_627a4342_remainder0__0_carry_i_4/O
                         net (fo=1, routed)           0.000     8.429    aseg_driver/decimal_renderer/i__carry_i_28__0_0[3]
    SLICE_X36Y26         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.830 r  aseg_driver/decimal_renderer/L_627a4342_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000     8.830    aseg_driver/decimal_renderer/L_627a4342_remainder0__0_carry_n_0
    SLICE_X36Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.944 r  aseg_driver/decimal_renderer/L_627a4342_remainder0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.944    aseg_driver/decimal_renderer/L_627a4342_remainder0__0_carry__0_n_0
    SLICE_X36Y28         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.166 f  aseg_driver/decimal_renderer/L_627a4342_remainder0__0_carry__1/O[0]
                         net (fo=5, routed)           1.362    10.528    L_reg/L_627a4342_remainder0[8]
    SLICE_X37Y31         LUT5 (Prop_lut5_I4_O)        0.299    10.827 f  L_reg/i__carry_i_20__0/O
                         net (fo=7, routed)           1.442    12.269    L_reg/i__carry_i_20__0_n_0
    SLICE_X34Y28         LUT4 (Prop_lut4_I0_O)        0.150    12.419 r  L_reg/i__carry_i_23__0/O
                         net (fo=3, routed)           0.823    13.242    L_reg/i__carry_i_23__0_n_0
    SLICE_X34Y29         LUT5 (Prop_lut5_I4_O)        0.328    13.570 f  L_reg/i__carry_i_13__0/O
                         net (fo=5, routed)           0.668    14.238    L_reg/i__carry_i_13__0_n_0
    SLICE_X35Y29         LUT6 (Prop_lut6_I2_O)        0.124    14.362 f  L_reg/i__carry_i_33/O
                         net (fo=2, routed)           0.978    15.340    L_reg/i__carry_i_33_n_0
    SLICE_X37Y31         LUT2 (Prop_lut2_I1_O)        0.124    15.464 f  L_reg/i__carry_i_16/O
                         net (fo=2, routed)           0.414    15.878    L_reg/i__carry_i_16_n_0
    SLICE_X37Y30         LUT4 (Prop_lut4_I3_O)        0.124    16.002 r  L_reg/i__carry__0_i_4__1/O
                         net (fo=2, routed)           0.728    16.730    L_reg/D_registers_q_reg[2][8]_1[0]
    SLICE_X36Y30         LUT5 (Prop_lut5_I0_O)        0.124    16.854 r  L_reg/i__carry__0_i_8/O
                         net (fo=1, routed)           0.000    16.854    aseg_driver/decimal_renderer/i__carry__0_i_9_0[0]
    SLICE_X36Y30         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    17.386 r  aseg_driver/decimal_renderer/L_627a4342_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    17.386    aseg_driver/decimal_renderer/L_627a4342_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X36Y31         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    17.625 r  aseg_driver/decimal_renderer/L_627a4342_remainder0_inferred__0/i__carry__1/O[2]
                         net (fo=3, routed)           1.311    18.936    L_reg/L_627a4342_remainder0_inferred__1/i__carry__2[2]
    SLICE_X32Y29         LUT5 (Prop_lut5_I1_O)        0.302    19.238 r  L_reg/i__carry_i_30/O
                         net (fo=10, routed)          0.443    19.681    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_21
    SLICE_X31Y28         LUT5 (Prop_lut5_I4_O)        0.124    19.805 f  aseg_driver/decimal_renderer/i__carry_i_31/O
                         net (fo=4, routed)           0.971    20.776    L_reg/i__carry_i_12_0
    SLICE_X31Y27         LUT6 (Prop_lut6_I5_O)        0.124    20.900 r  L_reg/i__carry__0_i_10/O
                         net (fo=5, routed)           0.816    21.716    L_reg/i__carry__0_i_10_n_0
    SLICE_X30Y27         LUT5 (Prop_lut5_I3_O)        0.124    21.840 f  L_reg/i__carry_i_12/O
                         net (fo=3, routed)           0.685    22.525    L_reg/i__carry_i_12_n_0
    SLICE_X28Y26         LUT4 (Prop_lut4_I1_O)        0.124    22.649 r  L_reg/i__carry_i_3/O
                         net (fo=1, routed)           0.569    23.217    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_15[0]
    SLICE_X29Y26         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    23.724 r  aseg_driver/decimal_renderer/L_627a4342_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    23.724    aseg_driver/decimal_renderer/L_627a4342_remainder0_inferred__1/i__carry_n_0
    SLICE_X29Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.838 r  aseg_driver/decimal_renderer/L_627a4342_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    23.838    aseg_driver/decimal_renderer/L_627a4342_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X29Y28         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    24.060 r  aseg_driver/decimal_renderer/L_627a4342_remainder0_inferred__1/i__carry__1/O[0]
                         net (fo=1, routed)           0.860    24.920    aseg_driver/decimal_renderer/L_627a4342_remainder0_inferred__1/i__carry__1_n_7
    SLICE_X28Y28         LUT4 (Prop_lut4_I2_O)        0.299    25.219 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_35/O
                         net (fo=1, routed)           0.444    25.663    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_35_n_0
    SLICE_X28Y28         LUT5 (Prop_lut5_I4_O)        0.124    25.787 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_26/O
                         net (fo=3, routed)           1.283    27.070    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_26_n_0
    SLICE_X32Y26         LUT6 (Prop_lut6_I5_O)        0.124    27.194 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_34/O
                         net (fo=1, routed)           0.280    27.474    L_reg/aseg_OBUF[10]_inst_i_5_0
    SLICE_X32Y26         LUT6 (Prop_lut6_I1_O)        0.124    27.598 r  L_reg/aseg_OBUF[10]_inst_i_21/O
                         net (fo=1, routed)           0.789    28.387    L_reg/aseg_OBUF[10]_inst_i_21_n_0
    SLICE_X31Y26         LUT6 (Prop_lut6_I4_O)        0.124    28.511 r  L_reg/aseg_OBUF[10]_inst_i_5/O
                         net (fo=7, routed)           0.988    29.499    L_reg/aseg_OBUF[10]_inst_i_5_n_0
    SLICE_X40Y30         LUT4 (Prop_lut4_I2_O)        0.120    29.619 r  L_reg/aseg_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           2.757    32.376    aseg_OBUF[9]
    P3                   OBUF (Prop_obuf_I_O)         3.732    36.108 r  aseg_OBUF[9]_inst/O
                         net (fo=0)                   0.000    36.108    aseg[9]
    P3                                                                r  aseg[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[2][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            aseg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        33.920ns  (logic 10.580ns (31.191%)  route 23.340ns (68.809%))
  Logic Levels:           33  (CARRY4=8 LUT2=2 LUT3=2 LUT4=6 LUT5=9 LUT6=5 OBUF=1)
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.575     1.575    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         1.554     1.554    L_reg/clk_out1
    SLICE_X42Y30         FDRE                                         r  L_reg/D_registers_q_reg[2][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y30         FDRE (Prop_fdre_C_Q)         0.518     2.072 r  L_reg/D_registers_q_reg[2][9]/Q
                         net (fo=18, routed)          1.173     3.246    L_reg/Q[8]
    SLICE_X39Y29         LUT3 (Prop_lut3_I1_O)        0.124     3.370 f  L_reg/L_627a4342_remainder0__0_carry__1_i_9__0/O
                         net (fo=5, routed)           0.844     4.214    L_reg/L_627a4342_remainder0__0_carry__1_i_9__0_n_0
    SLICE_X37Y28         LUT5 (Prop_lut5_I1_O)        0.152     4.366 f  L_reg/L_627a4342_remainder0__0_carry_i_18/O
                         net (fo=1, routed)           0.848     5.214    L_reg/L_627a4342_remainder0__0_carry_i_18_n_0
    SLICE_X37Y28         LUT4 (Prop_lut4_I3_O)        0.326     5.540 f  L_reg/L_627a4342_remainder0__0_carry_i_12/O
                         net (fo=7, routed)           0.875     6.415    L_reg/L_627a4342_remainder0__0_carry_i_12_n_0
    SLICE_X37Y27         LUT2 (Prop_lut2_I0_O)        0.124     6.539 f  L_reg/L_627a4342_remainder0__0_carry_i_14/O
                         net (fo=2, routed)           0.594     7.133    L_reg/L_627a4342_remainder0__0_carry_i_14_n_0
    SLICE_X38Y27         LUT4 (Prop_lut4_I3_O)        0.150     7.283 r  L_reg/L_627a4342_remainder0__0_carry_i_8/O
                         net (fo=3, routed)           0.818     8.101    L_reg/L_627a4342_remainder0__0_carry_i_8_n_0
    SLICE_X36Y26         LUT5 (Prop_lut5_I1_O)        0.328     8.429 r  L_reg/L_627a4342_remainder0__0_carry_i_4/O
                         net (fo=1, routed)           0.000     8.429    aseg_driver/decimal_renderer/i__carry_i_28__0_0[3]
    SLICE_X36Y26         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.830 r  aseg_driver/decimal_renderer/L_627a4342_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000     8.830    aseg_driver/decimal_renderer/L_627a4342_remainder0__0_carry_n_0
    SLICE_X36Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.944 r  aseg_driver/decimal_renderer/L_627a4342_remainder0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.944    aseg_driver/decimal_renderer/L_627a4342_remainder0__0_carry__0_n_0
    SLICE_X36Y28         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.166 f  aseg_driver/decimal_renderer/L_627a4342_remainder0__0_carry__1/O[0]
                         net (fo=5, routed)           1.362    10.528    L_reg/L_627a4342_remainder0[8]
    SLICE_X37Y31         LUT5 (Prop_lut5_I4_O)        0.299    10.827 f  L_reg/i__carry_i_20__0/O
                         net (fo=7, routed)           1.442    12.269    L_reg/i__carry_i_20__0_n_0
    SLICE_X34Y28         LUT4 (Prop_lut4_I0_O)        0.150    12.419 r  L_reg/i__carry_i_23__0/O
                         net (fo=3, routed)           0.823    13.242    L_reg/i__carry_i_23__0_n_0
    SLICE_X34Y29         LUT5 (Prop_lut5_I4_O)        0.328    13.570 f  L_reg/i__carry_i_13__0/O
                         net (fo=5, routed)           0.668    14.238    L_reg/i__carry_i_13__0_n_0
    SLICE_X35Y29         LUT6 (Prop_lut6_I2_O)        0.124    14.362 f  L_reg/i__carry_i_33/O
                         net (fo=2, routed)           0.978    15.340    L_reg/i__carry_i_33_n_0
    SLICE_X37Y31         LUT2 (Prop_lut2_I1_O)        0.124    15.464 f  L_reg/i__carry_i_16/O
                         net (fo=2, routed)           0.414    15.878    L_reg/i__carry_i_16_n_0
    SLICE_X37Y30         LUT4 (Prop_lut4_I3_O)        0.124    16.002 r  L_reg/i__carry__0_i_4__1/O
                         net (fo=2, routed)           0.728    16.730    L_reg/D_registers_q_reg[2][8]_1[0]
    SLICE_X36Y30         LUT5 (Prop_lut5_I0_O)        0.124    16.854 r  L_reg/i__carry__0_i_8/O
                         net (fo=1, routed)           0.000    16.854    aseg_driver/decimal_renderer/i__carry__0_i_9_0[0]
    SLICE_X36Y30         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    17.386 r  aseg_driver/decimal_renderer/L_627a4342_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    17.386    aseg_driver/decimal_renderer/L_627a4342_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X36Y31         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    17.625 r  aseg_driver/decimal_renderer/L_627a4342_remainder0_inferred__0/i__carry__1/O[2]
                         net (fo=3, routed)           1.311    18.936    L_reg/L_627a4342_remainder0_inferred__1/i__carry__2[2]
    SLICE_X32Y29         LUT5 (Prop_lut5_I1_O)        0.302    19.238 r  L_reg/i__carry_i_30/O
                         net (fo=10, routed)          0.443    19.681    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_21
    SLICE_X31Y28         LUT5 (Prop_lut5_I4_O)        0.124    19.805 f  aseg_driver/decimal_renderer/i__carry_i_31/O
                         net (fo=4, routed)           0.971    20.776    L_reg/i__carry_i_12_0
    SLICE_X31Y27         LUT6 (Prop_lut6_I5_O)        0.124    20.900 r  L_reg/i__carry__0_i_10/O
                         net (fo=5, routed)           0.816    21.716    L_reg/i__carry__0_i_10_n_0
    SLICE_X30Y27         LUT5 (Prop_lut5_I3_O)        0.124    21.840 f  L_reg/i__carry_i_12/O
                         net (fo=3, routed)           0.685    22.525    L_reg/i__carry_i_12_n_0
    SLICE_X28Y26         LUT4 (Prop_lut4_I1_O)        0.124    22.649 r  L_reg/i__carry_i_3/O
                         net (fo=1, routed)           0.569    23.217    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_15[0]
    SLICE_X29Y26         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    23.724 r  aseg_driver/decimal_renderer/L_627a4342_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    23.724    aseg_driver/decimal_renderer/L_627a4342_remainder0_inferred__1/i__carry_n_0
    SLICE_X29Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.838 r  aseg_driver/decimal_renderer/L_627a4342_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    23.838    aseg_driver/decimal_renderer/L_627a4342_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X29Y28         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    24.060 f  aseg_driver/decimal_renderer/L_627a4342_remainder0_inferred__1/i__carry__1/O[0]
                         net (fo=1, routed)           0.860    24.920    aseg_driver/decimal_renderer/L_627a4342_remainder0_inferred__1/i__carry__1_n_7
    SLICE_X28Y28         LUT4 (Prop_lut4_I2_O)        0.299    25.219 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_35/O
                         net (fo=1, routed)           0.444    25.663    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_35_n_0
    SLICE_X28Y28         LUT5 (Prop_lut5_I4_O)        0.124    25.787 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_26/O
                         net (fo=3, routed)           1.283    27.070    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_26_n_0
    SLICE_X32Y26         LUT6 (Prop_lut6_I5_O)        0.124    27.194 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_34/O
                         net (fo=1, routed)           0.280    27.474    L_reg/aseg_OBUF[10]_inst_i_5_0
    SLICE_X32Y26         LUT6 (Prop_lut6_I1_O)        0.124    27.598 f  L_reg/aseg_OBUF[10]_inst_i_21/O
                         net (fo=1, routed)           0.789    28.387    L_reg/aseg_OBUF[10]_inst_i_21_n_0
    SLICE_X31Y26         LUT6 (Prop_lut6_I4_O)        0.124    28.511 f  L_reg/aseg_OBUF[10]_inst_i_5/O
                         net (fo=7, routed)           0.797    29.309    L_reg/aseg_OBUF[10]_inst_i_5_n_0
    SLICE_X40Y29         LUT3 (Prop_lut3_I1_O)        0.124    29.433 r  L_reg/aseg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.525    31.957    aseg_OBUF[0]
    P5                   OBUF (Prop_obuf_I_O)         3.517    35.474 r  aseg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    35.474    aseg[0]
    P5                                                                r  aseg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[3][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            bseg[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        33.676ns  (logic 10.883ns (32.317%)  route 22.793ns (67.683%))
  Logic Levels:           32  (CARRY4=7 LUT2=3 LUT3=1 LUT4=6 LUT5=7 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.575     1.575    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         1.554     1.554    L_reg/clk_out1
    SLICE_X43Y30         FDRE                                         r  L_reg/D_registers_q_reg[3][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y30         FDRE (Prop_fdre_C_Q)         0.456     2.010 f  L_reg/D_registers_q_reg[3][8]/Q
                         net (fo=16, routed)          1.274     3.284    L_reg/D_registers_q_reg[3][12]_1[7]
    SLICE_X45Y25         LUT3 (Prop_lut3_I0_O)        0.124     3.408 r  L_reg/L_627a4342_remainder0__0_carry__1_i_9__1/O
                         net (fo=5, routed)           0.706     4.115    L_reg/L_627a4342_remainder0__0_carry__1_i_9__1_n_0
    SLICE_X44Y24         LUT5 (Prop_lut5_I1_O)        0.150     4.265 r  L_reg/L_627a4342_remainder0__0_carry_i_18__0/O
                         net (fo=1, routed)           0.851     5.116    L_reg/L_627a4342_remainder0__0_carry_i_18__0_n_0
    SLICE_X44Y24         LUT4 (Prop_lut4_I3_O)        0.354     5.470 r  L_reg/L_627a4342_remainder0__0_carry_i_12__0/O
                         net (fo=7, routed)           0.957     6.427    L_reg/L_627a4342_remainder0__0_carry_i_12__0_n_0
    SLICE_X44Y23         LUT2 (Prop_lut2_I0_O)        0.332     6.759 r  L_reg/L_627a4342_remainder0__0_carry_i_14__0/O
                         net (fo=2, routed)           0.821     7.580    L_reg/L_627a4342_remainder0__0_carry_i_14__0_n_0
    SLICE_X44Y24         LUT6 (Prop_lut6_I5_O)        0.124     7.704 r  L_reg/L_627a4342_remainder0__0_carry_i_10__0/O
                         net (fo=7, routed)           1.297     9.002    L_reg/L_627a4342_remainder0__0_carry_i_10__0_n_0
    SLICE_X42Y22         LUT4 (Prop_lut4_I0_O)        0.124     9.126 r  L_reg/L_627a4342_remainder0__0_carry_i_6__0/O
                         net (fo=1, routed)           0.000     9.126    bseg_driver/decimal_renderer/i__carry_i_28__2_0[1]
    SLICE_X42Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.659 r  bseg_driver/decimal_renderer/L_627a4342_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000     9.659    bseg_driver/decimal_renderer/L_627a4342_remainder0__0_carry_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     9.974 f  bseg_driver/decimal_renderer/L_627a4342_remainder0__0_carry__0/O[3]
                         net (fo=5, routed)           0.964    10.937    L_reg/L_627a4342_remainder0_1[7]
    SLICE_X41Y24         LUT5 (Prop_lut5_I2_O)        0.307    11.244 f  L_reg/i__carry_i_20__2/O
                         net (fo=7, routed)           0.886    12.131    L_reg/i__carry_i_20__2_n_0
    SLICE_X40Y25         LUT4 (Prop_lut4_I0_O)        0.152    12.283 r  L_reg/i__carry_i_23__2/O
                         net (fo=3, routed)           0.691    12.974    L_reg/i__carry_i_23__2_n_0
    SLICE_X41Y25         LUT5 (Prop_lut5_I4_O)        0.326    13.300 f  L_reg/i__carry_i_13__2/O
                         net (fo=5, routed)           0.979    14.279    L_reg/i__carry_i_13__2_n_0
    SLICE_X43Y23         LUT6 (Prop_lut6_I2_O)        0.124    14.403 f  L_reg/i__carry_i_33__0/O
                         net (fo=2, routed)           0.166    14.569    L_reg/i__carry_i_33__0_n_0
    SLICE_X43Y23         LUT2 (Prop_lut2_I1_O)        0.124    14.693 f  L_reg/i__carry_i_16__0/O
                         net (fo=2, routed)           1.015    15.708    L_reg/i__carry_i_16__0_n_0
    SLICE_X41Y23         LUT4 (Prop_lut4_I3_O)        0.124    15.832 r  L_reg/i__carry__0_i_4__2/O
                         net (fo=2, routed)           0.882    16.714    L_reg/D_registers_q_reg[3][8]_2[0]
    SLICE_X40Y23         LUT5 (Prop_lut5_I0_O)        0.124    16.838 r  L_reg/i__carry__0_i_8__0/O
                         net (fo=1, routed)           0.000    16.838    bseg_driver/decimal_renderer/i__carry__0_i_9__1_0[0]
    SLICE_X40Y23         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    17.370 r  bseg_driver/decimal_renderer/L_627a4342_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    17.370    bseg_driver/decimal_renderer/L_627a4342_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.592 f  bseg_driver/decimal_renderer/L_627a4342_remainder0_inferred__0/i__carry__1/O[0]
                         net (fo=4, routed)           1.127    18.720    L_reg/L_627a4342_remainder0_inferred__1/i__carry__2_0[0]
    SLICE_X39Y22         LUT5 (Prop_lut5_I2_O)        0.299    19.019 f  L_reg/i__carry_i_30__1/O
                         net (fo=10, routed)          0.599    19.618    L_reg/D_registers_q_reg[3][2]_4
    SLICE_X37Y21         LUT6 (Prop_lut6_I0_O)        0.124    19.742 r  L_reg/i__carry_i_24__1/O
                         net (fo=9, routed)           1.141    20.883    L_reg/i__carry_i_24__1_n_0
    SLICE_X39Y18         LUT6 (Prop_lut6_I4_O)        0.124    21.007 r  L_reg/i__carry_i_22__1/O
                         net (fo=1, routed)           0.797    21.804    L_reg/i__carry_i_22__1_n_0
    SLICE_X39Y19         LUT5 (Prop_lut5_I4_O)        0.124    21.928 f  L_reg/i__carry_i_9__1/O
                         net (fo=3, routed)           0.822    22.750    L_reg/i__carry_i_9__1_n_0
    SLICE_X39Y18         LUT2 (Prop_lut2_I1_O)        0.124    22.874 r  L_reg/i__carry_i_1__1/O
                         net (fo=1, routed)           0.331    23.205    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_15[2]
    SLICE_X38Y19         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    23.601 r  bseg_driver/decimal_renderer/L_627a4342_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    23.601    bseg_driver/decimal_renderer/L_627a4342_remainder0_inferred__1/i__carry_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.718 r  bseg_driver/decimal_renderer/L_627a4342_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    23.718    bseg_driver/decimal_renderer/L_627a4342_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    24.033 r  bseg_driver/decimal_renderer/L_627a4342_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.626    24.658    bseg_driver/decimal_renderer/L_627a4342_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X39Y21         LUT4 (Prop_lut4_I0_O)        0.307    24.965 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_35/O
                         net (fo=1, routed)           0.263    25.228    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_35_n_0
    SLICE_X39Y21         LUT5 (Prop_lut5_I4_O)        0.124    25.352 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_26/O
                         net (fo=3, routed)           0.638    25.990    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_26_n_0
    SLICE_X41Y20         LUT6 (Prop_lut6_I5_O)        0.124    26.114 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_34/O
                         net (fo=1, routed)           0.801    26.915    L_reg/bseg_OBUF[10]_inst_i_5_0
    SLICE_X40Y20         LUT6 (Prop_lut6_I1_O)        0.124    27.039 r  L_reg/bseg_OBUF[10]_inst_i_21/O
                         net (fo=1, routed)           0.158    27.197    L_reg/bseg_OBUF[10]_inst_i_21_n_0
    SLICE_X40Y20         LUT6 (Prop_lut6_I4_O)        0.124    27.321 r  L_reg/bseg_OBUF[10]_inst_i_5/O
                         net (fo=7, routed)           0.819    28.139    L_reg/bseg_OBUF[10]_inst_i_5_n_0
    SLICE_X42Y20         LUT4 (Prop_lut4_I2_O)        0.152    28.291 r  L_reg/bseg_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           3.181    31.472    bseg_OBUF[9]
    P1                   OBUF (Prop_obuf_I_O)         3.758    35.230 r  bseg_OBUF[9]_inst/O
                         net (fo=0)                   0.000    35.230    bseg[9]
    P1                                                                r  bseg[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[3][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            bseg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        33.516ns  (logic 10.865ns (32.419%)  route 22.650ns (67.581%))
  Logic Levels:           32  (CARRY4=7 LUT2=3 LUT3=1 LUT4=6 LUT5=7 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.575     1.575    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         1.554     1.554    L_reg/clk_out1
    SLICE_X43Y30         FDRE                                         r  L_reg/D_registers_q_reg[3][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y30         FDRE (Prop_fdre_C_Q)         0.456     2.010 f  L_reg/D_registers_q_reg[3][8]/Q
                         net (fo=16, routed)          1.274     3.284    L_reg/D_registers_q_reg[3][12]_1[7]
    SLICE_X45Y25         LUT3 (Prop_lut3_I0_O)        0.124     3.408 r  L_reg/L_627a4342_remainder0__0_carry__1_i_9__1/O
                         net (fo=5, routed)           0.706     4.115    L_reg/L_627a4342_remainder0__0_carry__1_i_9__1_n_0
    SLICE_X44Y24         LUT5 (Prop_lut5_I1_O)        0.150     4.265 r  L_reg/L_627a4342_remainder0__0_carry_i_18__0/O
                         net (fo=1, routed)           0.851     5.116    L_reg/L_627a4342_remainder0__0_carry_i_18__0_n_0
    SLICE_X44Y24         LUT4 (Prop_lut4_I3_O)        0.354     5.470 r  L_reg/L_627a4342_remainder0__0_carry_i_12__0/O
                         net (fo=7, routed)           0.957     6.427    L_reg/L_627a4342_remainder0__0_carry_i_12__0_n_0
    SLICE_X44Y23         LUT2 (Prop_lut2_I0_O)        0.332     6.759 r  L_reg/L_627a4342_remainder0__0_carry_i_14__0/O
                         net (fo=2, routed)           0.821     7.580    L_reg/L_627a4342_remainder0__0_carry_i_14__0_n_0
    SLICE_X44Y24         LUT6 (Prop_lut6_I5_O)        0.124     7.704 r  L_reg/L_627a4342_remainder0__0_carry_i_10__0/O
                         net (fo=7, routed)           1.297     9.002    L_reg/L_627a4342_remainder0__0_carry_i_10__0_n_0
    SLICE_X42Y22         LUT4 (Prop_lut4_I0_O)        0.124     9.126 r  L_reg/L_627a4342_remainder0__0_carry_i_6__0/O
                         net (fo=1, routed)           0.000     9.126    bseg_driver/decimal_renderer/i__carry_i_28__2_0[1]
    SLICE_X42Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.659 r  bseg_driver/decimal_renderer/L_627a4342_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000     9.659    bseg_driver/decimal_renderer/L_627a4342_remainder0__0_carry_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     9.974 f  bseg_driver/decimal_renderer/L_627a4342_remainder0__0_carry__0/O[3]
                         net (fo=5, routed)           0.964    10.937    L_reg/L_627a4342_remainder0_1[7]
    SLICE_X41Y24         LUT5 (Prop_lut5_I2_O)        0.307    11.244 f  L_reg/i__carry_i_20__2/O
                         net (fo=7, routed)           0.886    12.131    L_reg/i__carry_i_20__2_n_0
    SLICE_X40Y25         LUT4 (Prop_lut4_I0_O)        0.152    12.283 r  L_reg/i__carry_i_23__2/O
                         net (fo=3, routed)           0.691    12.974    L_reg/i__carry_i_23__2_n_0
    SLICE_X41Y25         LUT5 (Prop_lut5_I4_O)        0.326    13.300 f  L_reg/i__carry_i_13__2/O
                         net (fo=5, routed)           0.979    14.279    L_reg/i__carry_i_13__2_n_0
    SLICE_X43Y23         LUT6 (Prop_lut6_I2_O)        0.124    14.403 f  L_reg/i__carry_i_33__0/O
                         net (fo=2, routed)           0.166    14.569    L_reg/i__carry_i_33__0_n_0
    SLICE_X43Y23         LUT2 (Prop_lut2_I1_O)        0.124    14.693 f  L_reg/i__carry_i_16__0/O
                         net (fo=2, routed)           1.015    15.708    L_reg/i__carry_i_16__0_n_0
    SLICE_X41Y23         LUT4 (Prop_lut4_I3_O)        0.124    15.832 r  L_reg/i__carry__0_i_4__2/O
                         net (fo=2, routed)           0.882    16.714    L_reg/D_registers_q_reg[3][8]_2[0]
    SLICE_X40Y23         LUT5 (Prop_lut5_I0_O)        0.124    16.838 r  L_reg/i__carry__0_i_8__0/O
                         net (fo=1, routed)           0.000    16.838    bseg_driver/decimal_renderer/i__carry__0_i_9__1_0[0]
    SLICE_X40Y23         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    17.370 r  bseg_driver/decimal_renderer/L_627a4342_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    17.370    bseg_driver/decimal_renderer/L_627a4342_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.592 f  bseg_driver/decimal_renderer/L_627a4342_remainder0_inferred__0/i__carry__1/O[0]
                         net (fo=4, routed)           1.127    18.720    L_reg/L_627a4342_remainder0_inferred__1/i__carry__2_0[0]
    SLICE_X39Y22         LUT5 (Prop_lut5_I2_O)        0.299    19.019 f  L_reg/i__carry_i_30__1/O
                         net (fo=10, routed)          0.599    19.618    L_reg/D_registers_q_reg[3][2]_4
    SLICE_X37Y21         LUT6 (Prop_lut6_I0_O)        0.124    19.742 r  L_reg/i__carry_i_24__1/O
                         net (fo=9, routed)           1.141    20.883    L_reg/i__carry_i_24__1_n_0
    SLICE_X39Y18         LUT6 (Prop_lut6_I4_O)        0.124    21.007 r  L_reg/i__carry_i_22__1/O
                         net (fo=1, routed)           0.797    21.804    L_reg/i__carry_i_22__1_n_0
    SLICE_X39Y19         LUT5 (Prop_lut5_I4_O)        0.124    21.928 f  L_reg/i__carry_i_9__1/O
                         net (fo=3, routed)           0.822    22.750    L_reg/i__carry_i_9__1_n_0
    SLICE_X39Y18         LUT2 (Prop_lut2_I1_O)        0.124    22.874 r  L_reg/i__carry_i_1__1/O
                         net (fo=1, routed)           0.331    23.205    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_15[2]
    SLICE_X38Y19         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    23.601 r  bseg_driver/decimal_renderer/L_627a4342_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    23.601    bseg_driver/decimal_renderer/L_627a4342_remainder0_inferred__1/i__carry_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.718 r  bseg_driver/decimal_renderer/L_627a4342_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    23.718    bseg_driver/decimal_renderer/L_627a4342_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    24.033 r  bseg_driver/decimal_renderer/L_627a4342_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.626    24.658    bseg_driver/decimal_renderer/L_627a4342_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X39Y21         LUT4 (Prop_lut4_I0_O)        0.307    24.965 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_35/O
                         net (fo=1, routed)           0.263    25.228    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_35_n_0
    SLICE_X39Y21         LUT5 (Prop_lut5_I4_O)        0.124    25.352 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_26/O
                         net (fo=3, routed)           0.638    25.990    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_26_n_0
    SLICE_X41Y20         LUT6 (Prop_lut6_I5_O)        0.124    26.114 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_34/O
                         net (fo=1, routed)           0.801    26.915    L_reg/bseg_OBUF[10]_inst_i_5_0
    SLICE_X40Y20         LUT6 (Prop_lut6_I1_O)        0.124    27.039 r  L_reg/bseg_OBUF[10]_inst_i_21/O
                         net (fo=1, routed)           0.158    27.197    L_reg/bseg_OBUF[10]_inst_i_21_n_0
    SLICE_X40Y20         LUT6 (Prop_lut6_I4_O)        0.124    27.321 r  L_reg/bseg_OBUF[10]_inst_i_5/O
                         net (fo=7, routed)           0.618    27.938    L_reg/bseg_OBUF[10]_inst_i_5_n_0
    SLICE_X42Y20         LUT4 (Prop_lut4_I2_O)        0.150    28.088 r  L_reg/bseg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           3.239    31.328    bseg_OBUF[4]
    M2                   OBUF (Prop_obuf_I_O)         3.742    35.070 r  bseg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    35.070    bseg[4]
    M2                                                                r  bseg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[3][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            bseg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        33.456ns  (logic 10.863ns (32.470%)  route 22.593ns (67.530%))
  Logic Levels:           32  (CARRY4=7 LUT2=3 LUT3=1 LUT4=6 LUT5=7 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.575     1.575    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         1.554     1.554    L_reg/clk_out1
    SLICE_X43Y30         FDRE                                         r  L_reg/D_registers_q_reg[3][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y30         FDRE (Prop_fdre_C_Q)         0.456     2.010 f  L_reg/D_registers_q_reg[3][8]/Q
                         net (fo=16, routed)          1.274     3.284    L_reg/D_registers_q_reg[3][12]_1[7]
    SLICE_X45Y25         LUT3 (Prop_lut3_I0_O)        0.124     3.408 r  L_reg/L_627a4342_remainder0__0_carry__1_i_9__1/O
                         net (fo=5, routed)           0.706     4.115    L_reg/L_627a4342_remainder0__0_carry__1_i_9__1_n_0
    SLICE_X44Y24         LUT5 (Prop_lut5_I1_O)        0.150     4.265 r  L_reg/L_627a4342_remainder0__0_carry_i_18__0/O
                         net (fo=1, routed)           0.851     5.116    L_reg/L_627a4342_remainder0__0_carry_i_18__0_n_0
    SLICE_X44Y24         LUT4 (Prop_lut4_I3_O)        0.354     5.470 r  L_reg/L_627a4342_remainder0__0_carry_i_12__0/O
                         net (fo=7, routed)           0.957     6.427    L_reg/L_627a4342_remainder0__0_carry_i_12__0_n_0
    SLICE_X44Y23         LUT2 (Prop_lut2_I0_O)        0.332     6.759 r  L_reg/L_627a4342_remainder0__0_carry_i_14__0/O
                         net (fo=2, routed)           0.821     7.580    L_reg/L_627a4342_remainder0__0_carry_i_14__0_n_0
    SLICE_X44Y24         LUT6 (Prop_lut6_I5_O)        0.124     7.704 r  L_reg/L_627a4342_remainder0__0_carry_i_10__0/O
                         net (fo=7, routed)           1.297     9.002    L_reg/L_627a4342_remainder0__0_carry_i_10__0_n_0
    SLICE_X42Y22         LUT4 (Prop_lut4_I0_O)        0.124     9.126 r  L_reg/L_627a4342_remainder0__0_carry_i_6__0/O
                         net (fo=1, routed)           0.000     9.126    bseg_driver/decimal_renderer/i__carry_i_28__2_0[1]
    SLICE_X42Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.659 r  bseg_driver/decimal_renderer/L_627a4342_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000     9.659    bseg_driver/decimal_renderer/L_627a4342_remainder0__0_carry_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     9.974 f  bseg_driver/decimal_renderer/L_627a4342_remainder0__0_carry__0/O[3]
                         net (fo=5, routed)           0.964    10.937    L_reg/L_627a4342_remainder0_1[7]
    SLICE_X41Y24         LUT5 (Prop_lut5_I2_O)        0.307    11.244 f  L_reg/i__carry_i_20__2/O
                         net (fo=7, routed)           0.886    12.131    L_reg/i__carry_i_20__2_n_0
    SLICE_X40Y25         LUT4 (Prop_lut4_I0_O)        0.152    12.283 r  L_reg/i__carry_i_23__2/O
                         net (fo=3, routed)           0.691    12.974    L_reg/i__carry_i_23__2_n_0
    SLICE_X41Y25         LUT5 (Prop_lut5_I4_O)        0.326    13.300 f  L_reg/i__carry_i_13__2/O
                         net (fo=5, routed)           0.979    14.279    L_reg/i__carry_i_13__2_n_0
    SLICE_X43Y23         LUT6 (Prop_lut6_I2_O)        0.124    14.403 f  L_reg/i__carry_i_33__0/O
                         net (fo=2, routed)           0.166    14.569    L_reg/i__carry_i_33__0_n_0
    SLICE_X43Y23         LUT2 (Prop_lut2_I1_O)        0.124    14.693 f  L_reg/i__carry_i_16__0/O
                         net (fo=2, routed)           1.015    15.708    L_reg/i__carry_i_16__0_n_0
    SLICE_X41Y23         LUT4 (Prop_lut4_I3_O)        0.124    15.832 r  L_reg/i__carry__0_i_4__2/O
                         net (fo=2, routed)           0.882    16.714    L_reg/D_registers_q_reg[3][8]_2[0]
    SLICE_X40Y23         LUT5 (Prop_lut5_I0_O)        0.124    16.838 r  L_reg/i__carry__0_i_8__0/O
                         net (fo=1, routed)           0.000    16.838    bseg_driver/decimal_renderer/i__carry__0_i_9__1_0[0]
    SLICE_X40Y23         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    17.370 r  bseg_driver/decimal_renderer/L_627a4342_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    17.370    bseg_driver/decimal_renderer/L_627a4342_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.592 f  bseg_driver/decimal_renderer/L_627a4342_remainder0_inferred__0/i__carry__1/O[0]
                         net (fo=4, routed)           1.127    18.720    L_reg/L_627a4342_remainder0_inferred__1/i__carry__2_0[0]
    SLICE_X39Y22         LUT5 (Prop_lut5_I2_O)        0.299    19.019 f  L_reg/i__carry_i_30__1/O
                         net (fo=10, routed)          0.599    19.618    L_reg/D_registers_q_reg[3][2]_4
    SLICE_X37Y21         LUT6 (Prop_lut6_I0_O)        0.124    19.742 r  L_reg/i__carry_i_24__1/O
                         net (fo=9, routed)           1.141    20.883    L_reg/i__carry_i_24__1_n_0
    SLICE_X39Y18         LUT6 (Prop_lut6_I4_O)        0.124    21.007 r  L_reg/i__carry_i_22__1/O
                         net (fo=1, routed)           0.797    21.804    L_reg/i__carry_i_22__1_n_0
    SLICE_X39Y19         LUT5 (Prop_lut5_I4_O)        0.124    21.928 f  L_reg/i__carry_i_9__1/O
                         net (fo=3, routed)           0.822    22.750    L_reg/i__carry_i_9__1_n_0
    SLICE_X39Y18         LUT2 (Prop_lut2_I1_O)        0.124    22.874 r  L_reg/i__carry_i_1__1/O
                         net (fo=1, routed)           0.331    23.205    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_15[2]
    SLICE_X38Y19         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    23.601 r  bseg_driver/decimal_renderer/L_627a4342_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    23.601    bseg_driver/decimal_renderer/L_627a4342_remainder0_inferred__1/i__carry_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.718 r  bseg_driver/decimal_renderer/L_627a4342_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    23.718    bseg_driver/decimal_renderer/L_627a4342_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    24.033 r  bseg_driver/decimal_renderer/L_627a4342_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.626    24.658    bseg_driver/decimal_renderer/L_627a4342_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X39Y21         LUT4 (Prop_lut4_I0_O)        0.307    24.965 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_35/O
                         net (fo=1, routed)           0.263    25.228    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_35_n_0
    SLICE_X39Y21         LUT5 (Prop_lut5_I4_O)        0.124    25.352 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_26/O
                         net (fo=3, routed)           0.638    25.990    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_26_n_0
    SLICE_X41Y20         LUT6 (Prop_lut6_I5_O)        0.124    26.114 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_34/O
                         net (fo=1, routed)           0.801    26.915    L_reg/bseg_OBUF[10]_inst_i_5_0
    SLICE_X40Y20         LUT6 (Prop_lut6_I1_O)        0.124    27.039 r  L_reg/bseg_OBUF[10]_inst_i_21/O
                         net (fo=1, routed)           0.158    27.197    L_reg/bseg_OBUF[10]_inst_i_21_n_0
    SLICE_X40Y20         LUT6 (Prop_lut6_I4_O)        0.124    27.321 r  L_reg/bseg_OBUF[10]_inst_i_5/O
                         net (fo=7, routed)           0.759    28.079    L_reg/bseg_OBUF[10]_inst_i_5_n_0
    SLICE_X42Y21         LUT4 (Prop_lut4_I2_O)        0.150    28.229 r  L_reg/bseg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.041    31.270    bseg_OBUF[3]
    N1                   OBUF (Prop_obuf_I_O)         3.740    35.011 r  bseg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    35.011    bseg[3]
    N1                                                                r  bseg[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 D_buff4_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.711ns  (logic 1.363ns (79.671%)  route 0.348ns (20.329%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.549     0.549    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         0.592     0.592    slowclk
    SLICE_X65Y59         FDRE                                         r  D_buff4_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y59         FDRE (Prop_fdre_C_Q)         0.141     0.733 r  D_buff4_q_reg[2]/Q
                         net (fo=3, routed)           0.348     1.081    io_led_OBUF[2]
    H2                   OBUF (Prop_obuf_I_O)         1.222     2.303 r  io_led_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.303    io_led[2]
    H2                                                                r  io_led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D_buff4_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.748ns  (logic 1.404ns (80.310%)  route 0.344ns (19.690%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.549     0.549    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         0.592     0.592    slowclk
    SLICE_X65Y59         FDRE                                         r  D_buff4_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y59         FDRE (Prop_fdre_C_Q)         0.128     0.720 r  D_buff4_q_reg[3]/Q
                         net (fo=2, routed)           0.344     1.064    io_led_OBUF[3]
    H1                   OBUF (Prop_obuf_I_O)         1.276     2.340 r  io_led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.340    io_led[3]
    H1                                                                r  io_led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_cond/D_stage_q_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.810ns  (logic 1.396ns (77.151%)  route 0.413ns (22.849%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.549     0.549    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         0.592     0.592    reset_cond/clk_out1
    SLICE_X64Y58         FDPE                                         r  reset_cond/D_stage_q_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y58         FDPE (Prop_fdpe_C_Q)         0.164     0.756 r  reset_cond/D_stage_q_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           0.413     1.169    lopt
    L2                   OBUF (Prop_obuf_I_O)         1.232     2.401 r  io_led_OBUF[7]_inst/O
                         net (fo=0)                   0.000     2.401    io_led[7]
    L2                                                                r  io_led[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D_buff4_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.814ns  (logic 1.367ns (75.358%)  route 0.447ns (24.642%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.549     0.549    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         0.592     0.592    slowclk
    SLICE_X65Y59         FDRE                                         r  D_buff4_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y59         FDRE (Prop_fdre_C_Q)         0.141     0.733 r  D_buff4_q_reg[0]/Q
                         net (fo=5, routed)           0.447     1.180    io_led_OBUF[0]
    G2                   OBUF (Prop_obuf_I_O)         1.226     2.405 r  io_led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.405    io_led[0]
    G2                                                                r  io_led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D_buff4_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.843ns  (logic 1.409ns (76.429%)  route 0.434ns (23.571%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.549     0.549    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         0.592     0.592    slowclk
    SLICE_X65Y59         FDRE                                         r  D_buff4_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y59         FDRE (Prop_fdre_C_Q)         0.128     0.720 r  D_buff4_q_reg[1]/Q
                         net (fo=4, routed)           0.434     1.154    io_led_OBUF[1]
    G1                   OBUF (Prop_obuf_I_O)         1.281     2.435 r  io_led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.435    io_led[1]
    G1                                                                r  io_led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 forLoop_idx_0_1049328847[1].cond_butt_sel_desel/D_ctr_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.070ns  (logic 1.483ns (71.659%)  route 0.587ns (28.341%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.549     0.549    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         0.594     0.594    forLoop_idx_0_1049328847[1].cond_butt_sel_desel/clk_out1
    SLICE_X64Y51         FDRE                                         r  forLoop_idx_0_1049328847[1].cond_butt_sel_desel/D_ctr_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y51         FDRE (Prop_fdre_C_Q)         0.164     0.758 r  forLoop_idx_0_1049328847[1].cond_butt_sel_desel/D_ctr_q_reg[4]/Q
                         net (fo=3, routed)           0.106     0.864    forLoop_idx_0_1049328847[1].cond_butt_sel_desel/D_ctr_q_reg[4]
    SLICE_X65Y51         LUT6 (Prop_lut6_I0_O)        0.045     0.909 r  forLoop_idx_0_1049328847[1].cond_butt_sel_desel/io_led_OBUF[5]_inst_i_3/O
                         net (fo=1, routed)           0.052     0.961    forLoop_idx_0_1049328847[1].cond_butt_sel_desel/io_led_OBUF[5]_inst_i_3_n_0
    SLICE_X65Y51         LUT4 (Prop_lut4_I3_O)        0.045     1.006 r  forLoop_idx_0_1049328847[1].cond_butt_sel_desel/io_led_OBUF[5]_inst_i_1/O
                         net (fo=4, routed)           0.428     1.434    io_led_OBUF[5]
    J1                   OBUF (Prop_obuf_I_O)         1.229     2.664 r  io_led_OBUF[5]_inst/O
                         net (fo=0)                   0.000     2.664    io_led[5]
    J1                                                                r  io_led[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 forLoop_idx_0_1049328847[0].cond_butt_sel_desel/D_ctr_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.098ns  (logic 1.489ns (70.945%)  route 0.610ns (29.055%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.549     0.549    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         0.592     0.592    forLoop_idx_0_1049328847[0].cond_butt_sel_desel/clk_out1
    SLICE_X60Y53         FDRE                                         r  forLoop_idx_0_1049328847[0].cond_butt_sel_desel/D_ctr_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y53         FDRE (Prop_fdre_C_Q)         0.164     0.756 r  forLoop_idx_0_1049328847[0].cond_butt_sel_desel/D_ctr_q_reg[6]/Q
                         net (fo=3, routed)           0.073     0.829    forLoop_idx_0_1049328847[0].cond_butt_sel_desel/D_ctr_q_reg[6]
    SLICE_X61Y53         LUT6 (Prop_lut6_I5_O)        0.045     0.874 r  forLoop_idx_0_1049328847[0].cond_butt_sel_desel/io_led_OBUF[4]_inst_i_3/O
                         net (fo=1, routed)           0.052     0.926    forLoop_idx_0_1049328847[0].cond_butt_sel_desel/io_led_OBUF[4]_inst_i_3_n_0
    SLICE_X61Y53         LUT4 (Prop_lut4_I3_O)        0.045     0.971 r  forLoop_idx_0_1049328847[0].cond_butt_sel_desel/io_led_OBUF[4]_inst_i_1/O
                         net (fo=11, routed)          0.484     1.455    io_led_OBUF[4]
    K1                   OBUF (Prop_obuf_I_O)         1.235     2.690 r  io_led_OBUF[4]_inst/O
                         net (fo=0)                   0.000     2.690    io_led[4]
    K1                                                                r  io_led[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_rgb_data_1_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            matbot[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.329ns  (logic 1.406ns (60.362%)  route 0.923ns (39.638%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.549     0.549    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         0.562     0.562    display/clk_out1
    SLICE_X42Y42         FDRE                                         r  display/D_rgb_data_1_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y42         FDRE (Prop_fdre_C_Q)         0.164     0.726 r  display/D_rgb_data_1_q_reg[1]/Q
                         net (fo=1, routed)           0.923     1.649    matbot_OBUF[1]
    J3                   OBUF (Prop_obuf_I_O)         1.242     2.891 r  matbot_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.891    matbot[1]
    J3                                                                r  matbot[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_latch_blank_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            matoe
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.354ns  (logic 1.431ns (60.800%)  route 0.923ns (39.200%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.549     0.549    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         0.556     0.556    display/clk_out1
    SLICE_X38Y31         FDRE                                         r  display/D_latch_blank_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y31         FDRE (Prop_fdre_C_Q)         0.164     0.720 r  display/D_latch_blank_q_reg[0]/Q
                         net (fo=1, routed)           0.923     1.642    matoe_OBUF
    T10                  OBUF (Prop_obuf_I_O)         1.267     2.909 r  matoe_OBUF_inst/O
                         net (fo=0)                   0.000     2.909    matoe
    T10                                                               r  matoe (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_rgb_data_1_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            matbot[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.380ns  (logic 1.409ns (59.179%)  route 0.972ns (40.821%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.549     0.549    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         0.562     0.562    display/clk_out1
    SLICE_X42Y42         FDRE                                         r  display/D_rgb_data_1_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y42         FDRE (Prop_fdre_C_Q)         0.164     0.726 r  display/D_rgb_data_1_q_reg[2]/Q
                         net (fo=1, routed)           0.972     1.697    matbot_OBUF[2]
    H3                   OBUF (Prop_obuf_I_O)         1.245     2.942 r  matbot_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.942    matbot[2]
    H3                                                                r  matbot[2] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_10
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 slowclk_gen/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_10'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            slowclk_gen/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.333ns  (logic 0.096ns (2.880%)  route 3.237ns (97.120%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_10 fall edge)
                                                     10.000    10.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000    10.000 f  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.575    11.575    slowclk_gen/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.333     8.243 f  slowclk_gen/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.661     9.904    slowclk_gen/inst/clkfbout_clk_10
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    10.000 f  slowclk_gen/inst/clkf_buf/O
                         net (fo=1, routed)           1.575    11.575    slowclk_gen/inst/clkfbout_buf_clk_10
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   f  slowclk_gen/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 slowclk_gen/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_10'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            slowclk_gen/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.061ns  (logic 0.026ns (2.452%)  route 1.035ns (97.548%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.549     0.549    slowclk_gen/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.061    -0.512 r  slowclk_gen/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.486    -0.026    slowclk_gen/inst/clkfbout_clk_10
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  slowclk_gen/inst/clkf_buf/O
                         net (fo=1, routed)           0.549     0.549    slowclk_gen/inst/clkfbout_buf_clk_10
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   r  slowclk_gen/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_clk_10

Max Delay            12 Endpoints
Min Delay            12 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 butt_dirs[1]
                            (input port)
  Destination:            forLoop_idx_0_1523001446[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.711ns  (logic 1.615ns (34.281%)  route 3.096ns (65.719%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.517ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.517ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B5                                                0.000     0.000 f  butt_dirs[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[1]
    B5                   IBUF (Prop_ibuf_I_O)         1.491     1.491 f  butt_dirs_IBUF[1]_inst/O
                         net (fo=1, routed)           3.096     4.587    forLoop_idx_0_1523001446[1].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X60Y41         LUT1 (Prop_lut1_I0_O)        0.124     4.711 r  forLoop_idx_0_1523001446[1].cond_butt_dirs/sync/D_pipe_q[0]_i_1__2/O
                         net (fo=1, routed)           0.000     4.711    forLoop_idx_0_1523001446[1].cond_butt_dirs/sync/M_cond_butt_dirs_in[1]
    SLICE_X60Y41         FDRE                                         r  forLoop_idx_0_1523001446[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.457     1.457    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         1.517     1.517    forLoop_idx_0_1523001446[1].cond_butt_dirs/sync/clk_out1
    SLICE_X60Y41         FDRE                                         r  forLoop_idx_0_1523001446[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[2]
                            (input port)
  Destination:            forLoop_idx_0_1523001446[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.141ns  (logic 1.619ns (39.094%)  route 2.522ns (60.906%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.518ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.518ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A4                                                0.000     0.000 f  butt_dirs[2] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[2]
    A4                   IBUF (Prop_ibuf_I_O)         1.495     1.495 f  butt_dirs_IBUF[2]_inst/O
                         net (fo=1, routed)           2.522     4.017    forLoop_idx_0_1523001446[2].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X58Y44         LUT1 (Prop_lut1_I0_O)        0.124     4.141 r  forLoop_idx_0_1523001446[2].cond_butt_dirs/sync/D_pipe_q[0]_i_1__3/O
                         net (fo=1, routed)           0.000     4.141    forLoop_idx_0_1523001446[2].cond_butt_dirs/sync/M_cond_butt_dirs_in[2]
    SLICE_X58Y44         FDRE                                         r  forLoop_idx_0_1523001446[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.457     1.457    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         1.518     1.518    forLoop_idx_0_1523001446[2].cond_butt_dirs/sync/clk_out1
    SLICE_X58Y44         FDRE                                         r  forLoop_idx_0_1523001446[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[0]
                            (input port)
  Destination:            forLoop_idx_0_1523001446[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.051ns  (logic 1.625ns (40.104%)  route 2.427ns (59.896%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.508ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.508ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A7                                                0.000     0.000 f  butt_dirs[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[0]
    A7                   IBUF (Prop_ibuf_I_O)         1.501     1.501 f  butt_dirs_IBUF[0]_inst/O
                         net (fo=1, routed)           2.427     3.927    forLoop_idx_0_1523001446[0].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X61Y54         LUT1 (Prop_lut1_I0_O)        0.124     4.051 r  forLoop_idx_0_1523001446[0].cond_butt_dirs/sync/D_pipe_q[0]_i_1__1/O
                         net (fo=1, routed)           0.000     4.051    forLoop_idx_0_1523001446[0].cond_butt_dirs/sync/M_cond_butt_dirs_in[0]
    SLICE_X61Y54         FDRE                                         r  forLoop_idx_0_1523001446[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.457     1.457    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         1.508     1.508    forLoop_idx_0_1523001446[0].cond_butt_dirs/sync/clk_out1
    SLICE_X61Y54         FDRE                                         r  forLoop_idx_0_1523001446[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.003ns  (logic 1.628ns (40.667%)  route 2.375ns (59.333%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.508ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.508ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         1.504     1.504 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           1.837     3.341    reset_cond/butt_reset_IBUF
    SLICE_X64Y58         LUT1 (Prop_lut1_I0_O)        0.124     3.465 f  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.538     4.003    reset_cond/M_reset_cond_in
    SLICE_X65Y58         FDPE                                         f  reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.457     1.457    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         1.508     1.508    reset_cond/clk_out1
    SLICE_X65Y58         FDPE                                         r  reset_cond/D_stage_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.003ns  (logic 1.628ns (40.667%)  route 2.375ns (59.333%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.508ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.508ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         1.504     1.504 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           1.837     3.341    reset_cond/butt_reset_IBUF
    SLICE_X64Y58         LUT1 (Prop_lut1_I0_O)        0.124     3.465 f  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.538     4.003    reset_cond/M_reset_cond_in
    SLICE_X64Y58         FDPE                                         f  reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.457     1.457    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         1.508     1.508    reset_cond/clk_out1
    SLICE_X64Y58         FDPE                                         r  reset_cond/D_stage_q_reg[1]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[2]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.003ns  (logic 1.628ns (40.667%)  route 2.375ns (59.333%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.508ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.508ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         1.504     1.504 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           1.837     3.341    reset_cond/butt_reset_IBUF
    SLICE_X64Y58         LUT1 (Prop_lut1_I0_O)        0.124     3.465 f  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.538     4.003    reset_cond/M_reset_cond_in
    SLICE_X64Y58         FDPE                                         f  reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.457     1.457    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         1.508     1.508    reset_cond/clk_out1
    SLICE_X64Y58         FDPE                                         r  reset_cond/D_stage_q_reg[2]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.003ns  (logic 1.628ns (40.667%)  route 2.375ns (59.333%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.508ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.508ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         1.504     1.504 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           1.837     3.341    reset_cond/butt_reset_IBUF
    SLICE_X64Y58         LUT1 (Prop_lut1_I0_O)        0.124     3.465 f  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.538     4.003    reset_cond/M_reset_cond_in
    SLICE_X64Y58         FDPE                                         f  reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.457     1.457    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         1.508     1.508    reset_cond/clk_out1
    SLICE_X64Y58         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]_lopt_replica/PRE
                            (recovery check against rising-edge clock clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.003ns  (logic 1.628ns (40.667%)  route 2.375ns (59.333%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.508ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.508ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         1.504     1.504 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           1.837     3.341    reset_cond/butt_reset_IBUF
    SLICE_X64Y58         LUT1 (Prop_lut1_I0_O)        0.124     3.465 f  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.538     4.003    reset_cond/M_reset_cond_in
    SLICE_X64Y58         FDPE                                         f  reset_cond/D_stage_q_reg[3]_lopt_replica/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.457     1.457    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         1.508     1.508    reset_cond/clk_out1
    SLICE_X64Y58         FDPE                                         r  reset_cond/D_stage_q_reg[3]_lopt_replica/C

Slack:                    inf
  Source:                 butt_next_play
                            (input port)
  Destination:            cond_butt_next_play/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.938ns  (logic 1.622ns (41.197%)  route 2.316ns (58.803%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.454ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.454ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D1                                                0.000     0.000 f  butt_next_play (IN)
                         net (fo=0)                   0.000     0.000    butt_next_play
    D1                   IBUF (Prop_ibuf_I_O)         1.498     1.498 f  butt_next_play_IBUF_inst/O
                         net (fo=1, routed)           2.316     3.814    cond_butt_next_play/sync/butt_next_play_IBUF
    SLICE_X56Y47         LUT1 (Prop_lut1_I0_O)        0.124     3.938 r  cond_butt_next_play/sync/D_pipe_q[0]_i_1__5/O
                         net (fo=1, routed)           0.000     3.938    cond_butt_next_play/sync/D_pipe_d[0]
    SLICE_X56Y47         FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.457     1.457    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         1.454     1.454    cond_butt_next_play/sync/clk_out1
    SLICE_X56Y47         FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[3]
                            (input port)
  Destination:            forLoop_idx_0_1523001446[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.673ns  (logic 1.617ns (44.034%)  route 2.056ns (55.966%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.454ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.454ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A3                                                0.000     0.000 f  butt_dirs[3] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[3]
    A3                   IBUF (Prop_ibuf_I_O)         1.493     1.493 f  butt_dirs_IBUF[3]_inst/O
                         net (fo=1, routed)           2.056     3.549    forLoop_idx_0_1523001446[3].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X56Y47         LUT1 (Prop_lut1_I0_O)        0.124     3.673 r  forLoop_idx_0_1523001446[3].cond_butt_dirs/sync/D_pipe_q[0]_i_1__4/O
                         net (fo=1, routed)           0.000     3.673    forLoop_idx_0_1523001446[3].cond_butt_dirs/sync/M_cond_butt_dirs_in[3]
    SLICE_X56Y47         FDRE                                         r  forLoop_idx_0_1523001446[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.457     1.457    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         1.454     1.454    forLoop_idx_0_1523001446[3].cond_butt_dirs/sync/clk_out1
    SLICE_X56Y47         FDRE                                         r  forLoop_idx_0_1523001446[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 butt_sel_desel[1]
                            (input port)
  Destination:            forLoop_idx_0_1049328847[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.903ns  (logic 0.307ns (34.013%)  route 0.596ns (65.987%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        0.862ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.862ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E1                                                0.000     0.000 f  butt_sel_desel[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[1]
    E1                   IBUF (Prop_ibuf_I_O)         0.262     0.262 f  butt_sel_desel_IBUF[1]_inst/O
                         net (fo=1, routed)           0.596     0.858    forLoop_idx_0_1049328847[1].cond_butt_sel_desel/sync/butt_sel_desel_IBUF[0]
    SLICE_X64Y57         LUT1 (Prop_lut1_I0_O)        0.045     0.903 r  forLoop_idx_0_1049328847[1].cond_butt_sel_desel/sync/D_pipe_q[0]_i_1__0/O
                         net (fo=1, routed)           0.000     0.903    forLoop_idx_0_1049328847[1].cond_butt_sel_desel/sync/M_cond_butt_sel_desel_in[1]
    SLICE_X64Y57         FDRE                                         r  forLoop_idx_0_1049328847[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.817     0.817    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         0.862     0.862    forLoop_idx_0_1049328847[1].cond_butt_sel_desel/sync/clk_out1
    SLICE_X64Y57         FDRE                                         r  forLoop_idx_0_1049328847[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_sel_desel[0]
                            (input port)
  Destination:            forLoop_idx_0_1049328847[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.934ns  (logic 0.300ns (32.081%)  route 0.634ns (67.919%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        0.862ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.862ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F3                                                0.000     0.000 f  butt_sel_desel[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[0]
    F3                   IBUF (Prop_ibuf_I_O)         0.255     0.255 f  butt_sel_desel_IBUF[0]_inst/O
                         net (fo=1, routed)           0.634     0.889    forLoop_idx_0_1049328847[0].cond_butt_sel_desel/sync/butt_sel_desel_IBUF[0]
    SLICE_X64Y57         LUT1 (Prop_lut1_I0_O)        0.045     0.934 r  forLoop_idx_0_1049328847[0].cond_butt_sel_desel/sync/D_pipe_q[0]_i_1/O
                         net (fo=1, routed)           0.000     0.934    forLoop_idx_0_1049328847[0].cond_butt_sel_desel/sync/M_cond_butt_sel_desel_in[0]
    SLICE_X64Y57         FDRE                                         r  forLoop_idx_0_1049328847[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.817     0.817    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         0.862     0.862    forLoop_idx_0_1049328847[0].cond_butt_sel_desel/sync/clk_out1
    SLICE_X64Y57         FDRE                                         r  forLoop_idx_0_1049328847[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[3]
                            (input port)
  Destination:            forLoop_idx_0_1523001446[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.159ns  (logic 0.306ns (26.415%)  route 0.853ns (73.585%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        0.838ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.838ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A3                                                0.000     0.000 f  butt_dirs[3] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[3]
    A3                   IBUF (Prop_ibuf_I_O)         0.261     0.261 f  butt_dirs_IBUF[3]_inst/O
                         net (fo=1, routed)           0.853     1.114    forLoop_idx_0_1523001446[3].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X56Y47         LUT1 (Prop_lut1_I0_O)        0.045     1.159 r  forLoop_idx_0_1523001446[3].cond_butt_dirs/sync/D_pipe_q[0]_i_1__4/O
                         net (fo=1, routed)           0.000     1.159    forLoop_idx_0_1523001446[3].cond_butt_dirs/sync/M_cond_butt_dirs_in[3]
    SLICE_X56Y47         FDRE                                         r  forLoop_idx_0_1523001446[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.817     0.817    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         0.838     0.838    forLoop_idx_0_1523001446[3].cond_butt_dirs/sync/clk_out1
    SLICE_X56Y47         FDRE                                         r  forLoop_idx_0_1523001446[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.241ns  (logic 0.316ns (25.488%)  route 0.925ns (74.512%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        0.862ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.862ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         0.271     0.271 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           0.742     1.013    reset_cond/butt_reset_IBUF
    SLICE_X64Y58         LUT1 (Prop_lut1_I0_O)        0.045     1.058 f  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.183     1.241    reset_cond/M_reset_cond_in
    SLICE_X65Y58         FDPE                                         f  reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.817     0.817    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         0.862     0.862    reset_cond/clk_out1
    SLICE_X65Y58         FDPE                                         r  reset_cond/D_stage_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[1]/PRE
                            (removal check against rising-edge clock clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.241ns  (logic 0.316ns (25.488%)  route 0.925ns (74.512%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        0.862ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.862ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         0.271     0.271 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           0.742     1.013    reset_cond/butt_reset_IBUF
    SLICE_X64Y58         LUT1 (Prop_lut1_I0_O)        0.045     1.058 f  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.183     1.241    reset_cond/M_reset_cond_in
    SLICE_X64Y58         FDPE                                         f  reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.817     0.817    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         0.862     0.862    reset_cond/clk_out1
    SLICE_X64Y58         FDPE                                         r  reset_cond/D_stage_q_reg[1]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[2]/PRE
                            (removal check against rising-edge clock clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.241ns  (logic 0.316ns (25.488%)  route 0.925ns (74.512%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        0.862ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.862ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         0.271     0.271 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           0.742     1.013    reset_cond/butt_reset_IBUF
    SLICE_X64Y58         LUT1 (Prop_lut1_I0_O)        0.045     1.058 f  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.183     1.241    reset_cond/M_reset_cond_in
    SLICE_X64Y58         FDPE                                         f  reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.817     0.817    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         0.862     0.862    reset_cond/clk_out1
    SLICE_X64Y58         FDPE                                         r  reset_cond/D_stage_q_reg[2]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]/PRE
                            (removal check against rising-edge clock clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.241ns  (logic 0.316ns (25.488%)  route 0.925ns (74.512%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        0.862ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.862ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         0.271     0.271 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           0.742     1.013    reset_cond/butt_reset_IBUF
    SLICE_X64Y58         LUT1 (Prop_lut1_I0_O)        0.045     1.058 f  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.183     1.241    reset_cond/M_reset_cond_in
    SLICE_X64Y58         FDPE                                         f  reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.817     0.817    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         0.862     0.862    reset_cond/clk_out1
    SLICE_X64Y58         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]_lopt_replica/PRE
                            (removal check against rising-edge clock clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.241ns  (logic 0.316ns (25.488%)  route 0.925ns (74.512%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        0.862ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.862ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         0.271     0.271 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           0.742     1.013    reset_cond/butt_reset_IBUF
    SLICE_X64Y58         LUT1 (Prop_lut1_I0_O)        0.045     1.058 f  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.183     1.241    reset_cond/M_reset_cond_in
    SLICE_X64Y58         FDPE                                         f  reset_cond/D_stage_q_reg[3]_lopt_replica/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.817     0.817    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         0.862     0.862    reset_cond/clk_out1
    SLICE_X64Y58         FDPE                                         r  reset_cond/D_stage_q_reg[3]_lopt_replica/C

Slack:                    inf
  Source:                 butt_dirs[2]
                            (input port)
  Destination:            forLoop_idx_0_1523001446[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.258ns  (logic 0.307ns (24.429%)  route 0.951ns (75.571%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        0.864ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.864ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A4                                                0.000     0.000 f  butt_dirs[2] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[2]
    A4                   IBUF (Prop_ibuf_I_O)         0.262     0.262 f  butt_dirs_IBUF[2]_inst/O
                         net (fo=1, routed)           0.951     1.213    forLoop_idx_0_1523001446[2].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X58Y44         LUT1 (Prop_lut1_I0_O)        0.045     1.258 r  forLoop_idx_0_1523001446[2].cond_butt_dirs/sync/D_pipe_q[0]_i_1__3/O
                         net (fo=1, routed)           0.000     1.258    forLoop_idx_0_1523001446[2].cond_butt_dirs/sync/M_cond_butt_dirs_in[2]
    SLICE_X58Y44         FDRE                                         r  forLoop_idx_0_1523001446[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.817     0.817    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         0.864     0.864    forLoop_idx_0_1523001446[2].cond_butt_dirs/sync/clk_out1
    SLICE_X58Y44         FDRE                                         r  forLoop_idx_0_1523001446[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[0]
                            (input port)
  Destination:            forLoop_idx_0_1523001446[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.263ns  (logic 0.313ns (24.814%)  route 0.950ns (75.186%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        0.862ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.862ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A7                                                0.000     0.000 f  butt_dirs[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[0]
    A7                   IBUF (Prop_ibuf_I_O)         0.268     0.268 f  butt_dirs_IBUF[0]_inst/O
                         net (fo=1, routed)           0.950     1.218    forLoop_idx_0_1523001446[0].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X61Y54         LUT1 (Prop_lut1_I0_O)        0.045     1.263 r  forLoop_idx_0_1523001446[0].cond_butt_dirs/sync/D_pipe_q[0]_i_1__1/O
                         net (fo=1, routed)           0.000     1.263    forLoop_idx_0_1523001446[0].cond_butt_dirs/sync/M_cond_butt_dirs_in[0]
    SLICE_X61Y54         FDRE                                         r  forLoop_idx_0_1523001446[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.817     0.817    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         0.861     0.861    forLoop_idx_0_1523001446[0].cond_butt_dirs/sync/clk_out1
    SLICE_X61Y54         FDRE                                         r  forLoop_idx_0_1523001446[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/C





