// Seed: 2243493913
module module_0 (
    input wire id_0,
    output wor id_1,
    output supply0 id_2,
    input supply1 id_3
);
  assign id_1 = id_3;
  assign id_1 = 1;
  assign id_2 = 1;
endmodule
module module_1 (
    input wand id_0,
    output supply1 id_1,
    input wand id_2,
    input wire id_3
);
  assign id_1 = id_2;
  buf (id_1, id_0);
  module_0(
      id_2, id_1, id_1, id_2
  );
endmodule
macromodule module_2 (
    output wor  id_0,
    input  tri  id_1,
    output tri0 id_2
);
  wire id_4;
  module_0(
      id_1, id_2, id_0, id_1
  );
endmodule
module module_3 (
    output wire id_0,
    output tri id_1,
    input tri0 id_2,
    input tri id_3,
    output wire id_4
    , id_23,
    output tri0 id_5,
    output supply0 id_6,
    input wire id_7,
    input tri id_8,
    input wor id_9,
    output tri1 id_10,
    output tri0 id_11,
    output tri id_12,
    output wand id_13,
    input tri id_14,
    input tri0 id_15,
    input tri id_16,
    input wor id_17,
    output wor id_18,
    input wor id_19,
    input supply0 id_20,
    input supply0 id_21
);
  wire id_24;
  module_0(
      id_2, id_18, id_13, id_2
  );
endmodule
