{
  "module_name": "dispcc-sdm845.c",
  "hash_id": "408c6ef711914f1e9f207e92cb88988b2fbdf6b39dc2faeae7b5823476f4d14f",
  "original_prompt": "Ingested from linux-6.6.14/drivers/clk/qcom/dispcc-sdm845.c",
  "human_readable_source": "\n \n\n#include <linux/clk-provider.h>\n#include <linux/module.h>\n#include <linux/platform_device.h>\n#include <linux/regmap.h>\n#include <linux/reset-controller.h>\n\n#include <dt-bindings/clock/qcom,dispcc-sdm845.h>\n\n#include \"clk-alpha-pll.h\"\n#include \"clk-branch.h\"\n#include \"clk-rcg.h\"\n#include \"clk-regmap-divider.h\"\n#include \"common.h\"\n#include \"gdsc.h\"\n#include \"reset.h\"\n\nenum {\n\tP_BI_TCXO,\n\tP_DISP_CC_PLL0_OUT_MAIN,\n\tP_DSI0_PHY_PLL_OUT_BYTECLK,\n\tP_DSI0_PHY_PLL_OUT_DSICLK,\n\tP_DSI1_PHY_PLL_OUT_BYTECLK,\n\tP_DSI1_PHY_PLL_OUT_DSICLK,\n\tP_GPLL0_OUT_MAIN,\n\tP_GPLL0_OUT_MAIN_DIV,\n\tP_DP_PHY_PLL_LINK_CLK,\n\tP_DP_PHY_PLL_VCO_DIV_CLK,\n};\n\nstatic struct clk_alpha_pll disp_cc_pll0 = {\n\t.offset = 0x0,\n\t.regs = clk_alpha_pll_regs[CLK_ALPHA_PLL_TYPE_FABIA],\n\t.clkr = {\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"disp_cc_pll0\",\n\t\t\t.parent_data = &(const struct clk_parent_data){\n\t\t\t\t.fw_name = \"bi_tcxo\", .name = \"bi_tcxo\",\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_alpha_pll_fabia_ops,\n\t\t},\n\t},\n};\n\nstatic const struct parent_map disp_cc_parent_map_0[] = {\n\t{ P_BI_TCXO, 0 },\n\t{ P_DSI0_PHY_PLL_OUT_BYTECLK, 1 },\n\t{ P_DSI1_PHY_PLL_OUT_BYTECLK, 2 },\n};\n\nstatic const struct clk_parent_data disp_cc_parent_data_0[] = {\n\t{ .fw_name = \"bi_tcxo\", .name = \"bi_tcxo\" },\n\t{ .fw_name = \"dsi0_phy_pll_out_byteclk\", .name = \"dsi0_phy_pll_out_byteclk\" },\n\t{ .fw_name = \"dsi1_phy_pll_out_byteclk\", .name = \"dsi1_phy_pll_out_byteclk\" },\n};\n\nstatic const struct parent_map disp_cc_parent_map_1[] = {\n\t{ P_BI_TCXO, 0 },\n\t{ P_DP_PHY_PLL_LINK_CLK, 1 },\n\t{ P_DP_PHY_PLL_VCO_DIV_CLK, 2 },\n};\n\nstatic const struct clk_parent_data disp_cc_parent_data_1[] = {\n\t{ .fw_name = \"bi_tcxo\", .name = \"bi_tcxo\" },\n\t{ .fw_name = \"dp_link_clk_divsel_ten\", .name = \"dp_link_clk_divsel_ten\" },\n\t{ .fw_name = \"dp_vco_divided_clk_src_mux\", .name = \"dp_vco_divided_clk_src_mux\" },\n};\n\nstatic const struct parent_map disp_cc_parent_map_2[] = {\n\t{ P_BI_TCXO, 0 },\n};\n\nstatic const struct clk_parent_data disp_cc_parent_data_2[] = {\n\t{ .fw_name = \"bi_tcxo\", .name = \"bi_tcxo\" },\n};\n\nstatic const struct parent_map disp_cc_parent_map_3[] = {\n\t{ P_BI_TCXO, 0 },\n\t{ P_DISP_CC_PLL0_OUT_MAIN, 1 },\n\t{ P_GPLL0_OUT_MAIN, 4 },\n\t{ P_GPLL0_OUT_MAIN_DIV, 5 },\n};\n\nstatic const struct clk_parent_data disp_cc_parent_data_3[] = {\n\t{ .fw_name = \"bi_tcxo\", .name = \"bi_tcxo\" },\n\t{ .hw = &disp_cc_pll0.clkr.hw },\n\t{ .fw_name = \"gcc_disp_gpll0_clk_src\", .name = \"gcc_disp_gpll0_clk_src\" },\n\t{ .fw_name = \"gcc_disp_gpll0_div_clk_src\", .name = \"gcc_disp_gpll0_div_clk_src\" },\n};\n\nstatic const struct parent_map disp_cc_parent_map_4[] = {\n\t{ P_BI_TCXO, 0 },\n\t{ P_DSI0_PHY_PLL_OUT_DSICLK, 1 },\n\t{ P_DSI1_PHY_PLL_OUT_DSICLK, 2 },\n};\n\nstatic const struct clk_parent_data disp_cc_parent_data_4[] = {\n\t{ .fw_name = \"bi_tcxo\", .name = \"bi_tcxo\" },\n\t{ .fw_name = \"dsi0_phy_pll_out_dsiclk\", .name = \"dsi0_phy_pll_out_dsiclk\" },\n\t{ .fw_name = \"dsi1_phy_pll_out_dsiclk\", .name = \"dsi1_phy_pll_out_dsiclk\" },\n};\n\n \nstatic struct clk_rcg2 disp_cc_mdss_byte0_clk_src = {\n\t.cmd_rcgr = 0x20d0,\n\t.mnd_width = 0,\n\t.hid_width = 5,\n\t.parent_map = disp_cc_parent_map_0,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"disp_cc_mdss_byte0_clk_src\",\n\t\t.parent_data = disp_cc_parent_data_0,\n\t\t.num_parents = ARRAY_SIZE(disp_cc_parent_data_0),\n\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t.ops = &clk_byte2_ops,\n\t},\n};\n\n \nstatic struct clk_rcg2 disp_cc_mdss_byte1_clk_src = {\n\t.cmd_rcgr = 0x20ec,\n\t.mnd_width = 0,\n\t.hid_width = 5,\n\t.parent_map = disp_cc_parent_map_0,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"disp_cc_mdss_byte1_clk_src\",\n\t\t.parent_data = disp_cc_parent_data_0,\n\t\t.num_parents = ARRAY_SIZE(disp_cc_parent_data_0),\n\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t.ops = &clk_byte2_ops,\n\t},\n};\n\nstatic const struct freq_tbl ftbl_disp_cc_mdss_dp_aux_clk_src[] = {\n\tF(19200000, P_BI_TCXO, 1, 0, 0),\n\t{ }\n};\n\nstatic struct clk_rcg2 disp_cc_mdss_dp_aux_clk_src = {\n\t.cmd_rcgr = 0x219c,\n\t.mnd_width = 0,\n\t.hid_width = 5,\n\t.parent_map = disp_cc_parent_map_2,\n\t.freq_tbl = ftbl_disp_cc_mdss_dp_aux_clk_src,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"disp_cc_mdss_dp_aux_clk_src\",\n\t\t.parent_data = disp_cc_parent_data_2,\n\t\t.num_parents = ARRAY_SIZE(disp_cc_parent_data_2),\n\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic struct clk_rcg2 disp_cc_mdss_dp_crypto_clk_src = {\n\t.cmd_rcgr = 0x2154,\n\t.mnd_width = 0,\n\t.hid_width = 5,\n\t.parent_map = disp_cc_parent_map_1,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"disp_cc_mdss_dp_crypto_clk_src\",\n\t\t.parent_data = disp_cc_parent_data_1,\n\t\t.num_parents = ARRAY_SIZE(disp_cc_parent_data_1),\n\t\t.ops = &clk_byte2_ops,\n\t},\n};\n\nstatic struct clk_rcg2 disp_cc_mdss_dp_link_clk_src = {\n\t.cmd_rcgr = 0x2138,\n\t.mnd_width = 0,\n\t.hid_width = 5,\n\t.parent_map = disp_cc_parent_map_1,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"disp_cc_mdss_dp_link_clk_src\",\n\t\t.parent_data = disp_cc_parent_data_1,\n\t\t.num_parents = ARRAY_SIZE(disp_cc_parent_data_1),\n\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t.ops = &clk_byte2_ops,\n\t},\n};\n\nstatic struct clk_rcg2 disp_cc_mdss_dp_pixel1_clk_src = {\n\t.cmd_rcgr = 0x2184,\n\t.mnd_width = 16,\n\t.hid_width = 5,\n\t.parent_map = disp_cc_parent_map_1,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"disp_cc_mdss_dp_pixel1_clk_src\",\n\t\t.parent_data = disp_cc_parent_data_1,\n\t\t.num_parents = ARRAY_SIZE(disp_cc_parent_data_1),\n\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t.ops = &clk_dp_ops,\n\t},\n};\n\nstatic struct clk_rcg2 disp_cc_mdss_dp_pixel_clk_src = {\n\t.cmd_rcgr = 0x216c,\n\t.mnd_width = 16,\n\t.hid_width = 5,\n\t.parent_map = disp_cc_parent_map_1,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"disp_cc_mdss_dp_pixel_clk_src\",\n\t\t.parent_data = disp_cc_parent_data_1,\n\t\t.num_parents = ARRAY_SIZE(disp_cc_parent_data_1),\n\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t.ops = &clk_dp_ops,\n\t},\n};\n\nstatic const struct freq_tbl ftbl_disp_cc_mdss_esc0_clk_src[] = {\n\tF(19200000, P_BI_TCXO, 1, 0, 0),\n\t{ }\n};\n\nstatic struct clk_rcg2 disp_cc_mdss_esc0_clk_src = {\n\t.cmd_rcgr = 0x2108,\n\t.mnd_width = 0,\n\t.hid_width = 5,\n\t.parent_map = disp_cc_parent_map_0,\n\t.freq_tbl = ftbl_disp_cc_mdss_esc0_clk_src,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"disp_cc_mdss_esc0_clk_src\",\n\t\t.parent_data = disp_cc_parent_data_0,\n\t\t.num_parents = ARRAY_SIZE(disp_cc_parent_data_0),\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic struct clk_rcg2 disp_cc_mdss_esc1_clk_src = {\n\t.cmd_rcgr = 0x2120,\n\t.mnd_width = 0,\n\t.hid_width = 5,\n\t.parent_map = disp_cc_parent_map_0,\n\t.freq_tbl = ftbl_disp_cc_mdss_esc0_clk_src,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"disp_cc_mdss_esc1_clk_src\",\n\t\t.parent_data = disp_cc_parent_data_0,\n\t\t.num_parents = ARRAY_SIZE(disp_cc_parent_data_0),\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic const struct freq_tbl ftbl_disp_cc_mdss_mdp_clk_src[] = {\n\tF(19200000, P_BI_TCXO, 1, 0, 0),\n\tF(85714286, P_GPLL0_OUT_MAIN, 7, 0, 0),\n\tF(100000000, P_GPLL0_OUT_MAIN, 6, 0, 0),\n\tF(150000000, P_GPLL0_OUT_MAIN, 4, 0, 0),\n\tF(171428571, P_GPLL0_OUT_MAIN, 3.5, 0, 0),\n\tF(200000000, P_GPLL0_OUT_MAIN, 3, 0, 0),\n\tF(300000000, P_GPLL0_OUT_MAIN, 2, 0, 0),\n\tF(344000000, P_DISP_CC_PLL0_OUT_MAIN, 2.5, 0, 0),\n\tF(430000000, P_DISP_CC_PLL0_OUT_MAIN, 2, 0, 0),\n\t{ }\n};\n\nstatic struct clk_rcg2 disp_cc_mdss_mdp_clk_src = {\n\t.cmd_rcgr = 0x2088,\n\t.mnd_width = 0,\n\t.hid_width = 5,\n\t.parent_map = disp_cc_parent_map_3,\n\t.freq_tbl = ftbl_disp_cc_mdss_mdp_clk_src,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"disp_cc_mdss_mdp_clk_src\",\n\t\t.parent_data = disp_cc_parent_data_3,\n\t\t.num_parents = ARRAY_SIZE(disp_cc_parent_data_3),\n\t\t.ops = &clk_rcg2_shared_ops,\n\t},\n};\n\n \nstatic struct clk_rcg2 disp_cc_mdss_pclk0_clk_src = {\n\t.cmd_rcgr = 0x2058,\n\t.mnd_width = 8,\n\t.hid_width = 5,\n\t.parent_map = disp_cc_parent_map_4,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"disp_cc_mdss_pclk0_clk_src\",\n\t\t.parent_data = disp_cc_parent_data_4,\n\t\t.num_parents = ARRAY_SIZE(disp_cc_parent_data_4),\n\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t.ops = &clk_pixel_ops,\n\t},\n};\n\n \nstatic struct clk_rcg2 disp_cc_mdss_pclk1_clk_src = {\n\t.cmd_rcgr = 0x2070,\n\t.mnd_width = 8,\n\t.hid_width = 5,\n\t.parent_map = disp_cc_parent_map_4,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"disp_cc_mdss_pclk1_clk_src\",\n\t\t.parent_data = disp_cc_parent_data_4,\n\t\t.num_parents = ARRAY_SIZE(disp_cc_parent_data_4),\n\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t.ops = &clk_pixel_ops,\n\t},\n};\n\nstatic const struct freq_tbl ftbl_disp_cc_mdss_rot_clk_src[] = {\n\tF(19200000, P_BI_TCXO, 1, 0, 0),\n\tF(171428571, P_GPLL0_OUT_MAIN, 3.5, 0, 0),\n\tF(300000000, P_GPLL0_OUT_MAIN, 2, 0, 0),\n\tF(344000000, P_DISP_CC_PLL0_OUT_MAIN, 2.5, 0, 0),\n\tF(430000000, P_DISP_CC_PLL0_OUT_MAIN, 2, 0, 0),\n\t{ }\n};\n\nstatic struct clk_rcg2 disp_cc_mdss_rot_clk_src = {\n\t.cmd_rcgr = 0x20a0,\n\t.mnd_width = 0,\n\t.hid_width = 5,\n\t.parent_map = disp_cc_parent_map_3,\n\t.freq_tbl = ftbl_disp_cc_mdss_rot_clk_src,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"disp_cc_mdss_rot_clk_src\",\n\t\t.parent_data = disp_cc_parent_data_3,\n\t\t.num_parents = ARRAY_SIZE(disp_cc_parent_data_3),\n\t\t.ops = &clk_rcg2_shared_ops,\n\t},\n};\n\nstatic struct clk_rcg2 disp_cc_mdss_vsync_clk_src = {\n\t.cmd_rcgr = 0x20b8,\n\t.mnd_width = 0,\n\t.hid_width = 5,\n\t.parent_map = disp_cc_parent_map_2,\n\t.freq_tbl = ftbl_disp_cc_mdss_esc0_clk_src,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"disp_cc_mdss_vsync_clk_src\",\n\t\t.parent_data = disp_cc_parent_data_2,\n\t\t.num_parents = ARRAY_SIZE(disp_cc_parent_data_2),\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic struct clk_branch disp_cc_mdss_ahb_clk = {\n\t.halt_reg = 0x4004,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x4004,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"disp_cc_mdss_ahb_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch disp_cc_mdss_axi_clk = {\n\t.halt_reg = 0x4008,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x4008,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"disp_cc_mdss_axi_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\n \nstatic struct clk_branch disp_cc_mdss_byte0_clk = {\n\t.halt_reg = 0x2028,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x2028,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"disp_cc_mdss_byte0_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&disp_cc_mdss_byte0_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\n \nstatic struct clk_regmap_div disp_cc_mdss_byte0_div_clk_src = {\n\t.reg = 0x20e8,\n\t.shift = 0,\n\t.width = 2,\n\t.clkr = {\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"disp_cc_mdss_byte0_div_clk_src\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&disp_cc_mdss_byte0_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_regmap_div_ops,\n\t\t},\n\t},\n};\n\n \nstatic struct clk_branch disp_cc_mdss_byte0_intf_clk = {\n\t.halt_reg = 0x202c,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x202c,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"disp_cc_mdss_byte0_intf_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&disp_cc_mdss_byte0_div_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\n \nstatic struct clk_branch disp_cc_mdss_byte1_clk = {\n\t.halt_reg = 0x2030,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x2030,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"disp_cc_mdss_byte1_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&disp_cc_mdss_byte1_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\n \nstatic struct clk_regmap_div disp_cc_mdss_byte1_div_clk_src = {\n\t.reg = 0x2104,\n\t.shift = 0,\n\t.width = 2,\n\t.clkr = {\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"disp_cc_mdss_byte1_div_clk_src\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&disp_cc_mdss_byte1_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_regmap_div_ops,\n\t\t},\n\t},\n};\n\n \nstatic struct clk_branch disp_cc_mdss_byte1_intf_clk = {\n\t.halt_reg = 0x2034,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x2034,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"disp_cc_mdss_byte1_intf_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&disp_cc_mdss_byte1_div_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch disp_cc_mdss_dp_aux_clk = {\n\t.halt_reg = 0x2054,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x2054,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"disp_cc_mdss_dp_aux_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&disp_cc_mdss_dp_aux_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch disp_cc_mdss_dp_crypto_clk = {\n\t.halt_reg = 0x2048,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x2048,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"disp_cc_mdss_dp_crypto_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&disp_cc_mdss_dp_crypto_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch disp_cc_mdss_dp_link_clk = {\n\t.halt_reg = 0x2040,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x2040,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"disp_cc_mdss_dp_link_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&disp_cc_mdss_dp_link_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\n \nstatic struct clk_branch disp_cc_mdss_dp_link_intf_clk = {\n\t.halt_reg = 0x2044,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x2044,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"disp_cc_mdss_dp_link_intf_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&disp_cc_mdss_dp_link_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch disp_cc_mdss_dp_pixel1_clk = {\n\t.halt_reg = 0x2050,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x2050,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"disp_cc_mdss_dp_pixel1_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&disp_cc_mdss_dp_pixel1_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch disp_cc_mdss_dp_pixel_clk = {\n\t.halt_reg = 0x204c,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x204c,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"disp_cc_mdss_dp_pixel_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&disp_cc_mdss_dp_pixel_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch disp_cc_mdss_esc0_clk = {\n\t.halt_reg = 0x2038,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x2038,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"disp_cc_mdss_esc0_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&disp_cc_mdss_esc0_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch disp_cc_mdss_esc1_clk = {\n\t.halt_reg = 0x203c,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x203c,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"disp_cc_mdss_esc1_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&disp_cc_mdss_esc1_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch disp_cc_mdss_mdp_clk = {\n\t.halt_reg = 0x200c,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x200c,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"disp_cc_mdss_mdp_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&disp_cc_mdss_mdp_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch disp_cc_mdss_mdp_lut_clk = {\n\t.halt_reg = 0x201c,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x201c,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"disp_cc_mdss_mdp_lut_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&disp_cc_mdss_mdp_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\n \nstatic struct clk_branch disp_cc_mdss_pclk0_clk = {\n\t.halt_reg = 0x2004,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x2004,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"disp_cc_mdss_pclk0_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&disp_cc_mdss_pclk0_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\n \nstatic struct clk_branch disp_cc_mdss_pclk1_clk = {\n\t.halt_reg = 0x2008,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x2008,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"disp_cc_mdss_pclk1_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&disp_cc_mdss_pclk1_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch disp_cc_mdss_rot_clk = {\n\t.halt_reg = 0x2014,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x2014,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"disp_cc_mdss_rot_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&disp_cc_mdss_rot_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch disp_cc_mdss_rscc_ahb_clk = {\n\t.halt_reg = 0x5004,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x5004,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"disp_cc_mdss_rscc_ahb_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch disp_cc_mdss_rscc_vsync_clk = {\n\t.halt_reg = 0x5008,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x5008,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"disp_cc_mdss_rscc_vsync_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&disp_cc_mdss_vsync_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch disp_cc_mdss_vsync_clk = {\n\t.halt_reg = 0x2024,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x2024,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"disp_cc_mdss_vsync_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&disp_cc_mdss_vsync_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct gdsc mdss_gdsc = {\n\t.gdscr = 0x3000,\n\t.pd = {\n\t\t.name = \"mdss_gdsc\",\n\t},\n\t.pwrsts = PWRSTS_OFF_ON,\n\t.flags = HW_CTRL | POLL_CFG_GDSCR,\n};\n\nstatic struct clk_regmap *disp_cc_sdm845_clocks[] = {\n\t[DISP_CC_MDSS_AHB_CLK] = &disp_cc_mdss_ahb_clk.clkr,\n\t[DISP_CC_MDSS_AXI_CLK] = &disp_cc_mdss_axi_clk.clkr,\n\t[DISP_CC_MDSS_BYTE0_CLK] = &disp_cc_mdss_byte0_clk.clkr,\n\t[DISP_CC_MDSS_BYTE0_CLK_SRC] = &disp_cc_mdss_byte0_clk_src.clkr,\n\t[DISP_CC_MDSS_BYTE0_INTF_CLK] = &disp_cc_mdss_byte0_intf_clk.clkr,\n\t[DISP_CC_MDSS_BYTE0_DIV_CLK_SRC] =\n\t\t\t\t\t&disp_cc_mdss_byte0_div_clk_src.clkr,\n\t[DISP_CC_MDSS_BYTE1_CLK] = &disp_cc_mdss_byte1_clk.clkr,\n\t[DISP_CC_MDSS_BYTE1_CLK_SRC] = &disp_cc_mdss_byte1_clk_src.clkr,\n\t[DISP_CC_MDSS_BYTE1_INTF_CLK] = &disp_cc_mdss_byte1_intf_clk.clkr,\n\t[DISP_CC_MDSS_BYTE1_DIV_CLK_SRC] =\n\t\t\t\t\t&disp_cc_mdss_byte1_div_clk_src.clkr,\n\t[DISP_CC_MDSS_DP_AUX_CLK] = &disp_cc_mdss_dp_aux_clk.clkr,\n\t[DISP_CC_MDSS_DP_AUX_CLK_SRC] = &disp_cc_mdss_dp_aux_clk_src.clkr,\n\t[DISP_CC_MDSS_DP_CRYPTO_CLK] = &disp_cc_mdss_dp_crypto_clk.clkr,\n\t[DISP_CC_MDSS_DP_CRYPTO_CLK_SRC] =\n\t\t\t\t\t&disp_cc_mdss_dp_crypto_clk_src.clkr,\n\t[DISP_CC_MDSS_DP_LINK_CLK] = &disp_cc_mdss_dp_link_clk.clkr,\n\t[DISP_CC_MDSS_DP_LINK_CLK_SRC] = &disp_cc_mdss_dp_link_clk_src.clkr,\n\t[DISP_CC_MDSS_DP_LINK_INTF_CLK] = &disp_cc_mdss_dp_link_intf_clk.clkr,\n\t[DISP_CC_MDSS_DP_PIXEL1_CLK] = &disp_cc_mdss_dp_pixel1_clk.clkr,\n\t[DISP_CC_MDSS_DP_PIXEL1_CLK_SRC] =\n\t\t\t\t\t&disp_cc_mdss_dp_pixel1_clk_src.clkr,\n\t[DISP_CC_MDSS_DP_PIXEL_CLK] = &disp_cc_mdss_dp_pixel_clk.clkr,\n\t[DISP_CC_MDSS_DP_PIXEL_CLK_SRC] = &disp_cc_mdss_dp_pixel_clk_src.clkr,\n\t[DISP_CC_MDSS_ESC0_CLK] = &disp_cc_mdss_esc0_clk.clkr,\n\t[DISP_CC_MDSS_ESC0_CLK_SRC] = &disp_cc_mdss_esc0_clk_src.clkr,\n\t[DISP_CC_MDSS_ESC1_CLK] = &disp_cc_mdss_esc1_clk.clkr,\n\t[DISP_CC_MDSS_ESC1_CLK_SRC] = &disp_cc_mdss_esc1_clk_src.clkr,\n\t[DISP_CC_MDSS_MDP_CLK] = &disp_cc_mdss_mdp_clk.clkr,\n\t[DISP_CC_MDSS_MDP_CLK_SRC] = &disp_cc_mdss_mdp_clk_src.clkr,\n\t[DISP_CC_MDSS_MDP_LUT_CLK] = &disp_cc_mdss_mdp_lut_clk.clkr,\n\t[DISP_CC_MDSS_PCLK0_CLK] = &disp_cc_mdss_pclk0_clk.clkr,\n\t[DISP_CC_MDSS_PCLK0_CLK_SRC] = &disp_cc_mdss_pclk0_clk_src.clkr,\n\t[DISP_CC_MDSS_PCLK1_CLK] = &disp_cc_mdss_pclk1_clk.clkr,\n\t[DISP_CC_MDSS_PCLK1_CLK_SRC] = &disp_cc_mdss_pclk1_clk_src.clkr,\n\t[DISP_CC_MDSS_ROT_CLK] = &disp_cc_mdss_rot_clk.clkr,\n\t[DISP_CC_MDSS_ROT_CLK_SRC] = &disp_cc_mdss_rot_clk_src.clkr,\n\t[DISP_CC_MDSS_RSCC_AHB_CLK] = &disp_cc_mdss_rscc_ahb_clk.clkr,\n\t[DISP_CC_MDSS_RSCC_VSYNC_CLK] = &disp_cc_mdss_rscc_vsync_clk.clkr,\n\t[DISP_CC_MDSS_VSYNC_CLK] = &disp_cc_mdss_vsync_clk.clkr,\n\t[DISP_CC_MDSS_VSYNC_CLK_SRC] = &disp_cc_mdss_vsync_clk_src.clkr,\n\t[DISP_CC_PLL0] = &disp_cc_pll0.clkr,\n};\n\nstatic const struct qcom_reset_map disp_cc_sdm845_resets[] = {\n\t[DISP_CC_MDSS_RSCC_BCR] = { 0x5000 },\n};\n\nstatic struct gdsc *disp_cc_sdm845_gdscs[] = {\n\t[MDSS_GDSC] = &mdss_gdsc,\n};\n\nstatic const struct regmap_config disp_cc_sdm845_regmap_config = {\n\t.reg_bits\t= 32,\n\t.reg_stride\t= 4,\n\t.val_bits\t= 32,\n\t.max_register\t= 0x10000,\n\t.fast_io\t= true,\n};\n\nstatic const struct qcom_cc_desc disp_cc_sdm845_desc = {\n\t.config = &disp_cc_sdm845_regmap_config,\n\t.clks = disp_cc_sdm845_clocks,\n\t.num_clks = ARRAY_SIZE(disp_cc_sdm845_clocks),\n\t.resets = disp_cc_sdm845_resets,\n\t.num_resets = ARRAY_SIZE(disp_cc_sdm845_resets),\n\t.gdscs = disp_cc_sdm845_gdscs,\n\t.num_gdscs = ARRAY_SIZE(disp_cc_sdm845_gdscs),\n};\n\nstatic const struct of_device_id disp_cc_sdm845_match_table[] = {\n\t{ .compatible = \"qcom,sdm845-dispcc\" },\n\t{ }\n};\nMODULE_DEVICE_TABLE(of, disp_cc_sdm845_match_table);\n\nstatic int disp_cc_sdm845_probe(struct platform_device *pdev)\n{\n\tstruct regmap *regmap;\n\tstruct alpha_pll_config disp_cc_pll0_config = {};\n\n\tregmap = qcom_cc_map(pdev, &disp_cc_sdm845_desc);\n\tif (IS_ERR(regmap))\n\t\treturn PTR_ERR(regmap);\n\n\tdisp_cc_pll0_config.l = 0x2c;\n\tdisp_cc_pll0_config.alpha = 0xcaaa;\n\n\tclk_fabia_pll_configure(&disp_cc_pll0, regmap, &disp_cc_pll0_config);\n\n\t \n\tregmap_update_bits(regmap, 0x8000, 0x7f0, 0x7f0);\n\n\treturn qcom_cc_really_probe(pdev, &disp_cc_sdm845_desc, regmap);\n}\n\nstatic struct platform_driver disp_cc_sdm845_driver = {\n\t.probe\t\t= disp_cc_sdm845_probe,\n\t.driver\t\t= {\n\t\t.name\t= \"disp_cc-sdm845\",\n\t\t.of_match_table = disp_cc_sdm845_match_table,\n\t},\n};\n\nstatic int __init disp_cc_sdm845_init(void)\n{\n\treturn platform_driver_register(&disp_cc_sdm845_driver);\n}\nsubsys_initcall(disp_cc_sdm845_init);\n\nstatic void __exit disp_cc_sdm845_exit(void)\n{\n\tplatform_driver_unregister(&disp_cc_sdm845_driver);\n}\nmodule_exit(disp_cc_sdm845_exit);\n\nMODULE_LICENSE(\"GPL v2\");\nMODULE_DESCRIPTION(\"QTI DISPCC SDM845 Driver\");\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}