<VitisHLS:BurstInfo>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="cnn.cc:56:26" msg_id="214-116" msg_severity="INFO" msg_body="Sequential read of length 784 has been inferred" BundleName="INPUT" VarName="image" LoopLoc="cnn.cc:56:26" LoopName="clone_for_rows" ParentFunc="write_to_stream(hls::stream_of_blocks&lt;float [28][28], 2&gt;&amp;, float (*) [28])" Length="784" Direction="read" AccessID="image2seq" OrigID="for.inc.load.5" OrigAccess-DebugLoc="cnn.cc:59:15" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="activation.cc:25:26" msg_id="214-116" msg_severity="INFO" msg_body="Sequential write of length 10 has been inferred" BundleName="OUTPUT" VarName="prediction" LoopLoc="activation.cc:25:26" LoopName="VITIS_LOOP_25_3" ParentFunc="dense_layer(hls::stream_of_blocks&lt;float [1250], 2&gt;&amp;, float*)" Length="10" Direction="write" AccessID="prediction5seq" OrigID="for.inc22.i.store.4" OrigAccess-DebugLoc="activation.cc:26:24" OrigDirection="write"/>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="activation.cc:32:22" msg_id="214-116" msg_severity="INFO" msg_body="Sequential write of length 10 has been inferred" BundleName="OUTPUT" VarName="prediction" LoopLoc="activation.cc:32:22" LoopName="VITIS_LOOP_32_4" ParentFunc="dense_layer(hls::stream_of_blocks&lt;float [1250], 2&gt;&amp;, float*)" Length="10" Direction="write" AccessID="prediction5seq6" OrigID="for.inc37.i.store.10" OrigAccess-DebugLoc="activation.cc:33:20" OrigDirection="write"/>
    <burst group="BURST_VERBOSE_WIDEN_MISSED" fe_name="GreaterOrEqualThresholdMissed" src_info="cnn.cc:57:27" msg_id="214-353" msg_severity="INFO" msg_body="Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0" resolution="214-353" BundleName="INPUT" VarName="image" LoopLoc="cnn.cc:57:27" LoopName="clone_for_cols" ParentFunc="write_to_stream(hls::stream_of_blocks&lt;float [28][28], 2&gt;&amp;, float (*) [28])" OrigID="image2seq" OrigAccess-DebugLoc="cnn.cc:56:26" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_WIDEN_MISSED" fe_name="GreaterOrEqualThresholdMissed" src_info="activation.cc:25:26" msg_id="214-353" msg_severity="INFO" msg_body="Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0" resolution="214-353" BundleName="OUTPUT" VarName="prediction" LoopLoc="activation.cc:25:26" LoopName="VITIS_LOOP_25_3" ParentFunc="dense_layer(hls::stream_of_blocks&lt;float [1250], 2&gt;&amp;, float*)" OrigID="prediction5seq" OrigAccess-DebugLoc="activation.cc:25:26" OrigDirection="write"/>
    <burst group="BURST_VERBOSE_WIDEN_MISSED" fe_name="GreaterOrEqualThresholdMissed" src_info="activation.cc:32:22" msg_id="214-353" msg_severity="INFO" msg_body="Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0" resolution="214-353" BundleName="OUTPUT" VarName="prediction" LoopLoc="activation.cc:32:22" LoopName="VITIS_LOOP_32_4" ParentFunc="dense_layer(hls::stream_of_blocks&lt;float [1250], 2&gt;&amp;, float*)" OrigID="prediction5seq6" OrigAccess-DebugLoc="activation.cc:32:22" OrigDirection="write"/>
    <burst group="BURST_SUMMARY" fe_name="BurstInferredSummaryPassed" src_info="cnn.cc:56:26" msg_id="214-115" msg_severity="INFO" msg_body="Multiple burst reads of length 784 and bit width 32 in loop 'clone_for_rows' has been inferred on bundle 'INPUT_r'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings." BundleName="INPUT_r" LoopLoc="cnn.cc:56:26" LoopName="clone_for_rows" Length="784" Width="32" Direction="read"/>
    <burst group="BURST_SUMMARY" fe_name="BurstInferredSummaryPassed" src_info="activation.cc:25:26" msg_id="214-115" msg_severity="INFO" msg_body="Multiple burst writes of length 10 and bit width 32 in loop 'VITIS_LOOP_25_3' has been inferred on bundle 'OUTPUT_r'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings." BundleName="OUTPUT_r" LoopLoc="activation.cc:25:26" LoopName="VITIS_LOOP_25_3" Length="10" Width="32" Direction="write"/>
    <burst group="BURST_SUMMARY" fe_name="BurstInferredSummaryPassed" src_info="activation.cc:32:22" msg_id="214-115" msg_severity="INFO" msg_body="Multiple burst writes of length 10 and bit width 32 in loop 'VITIS_LOOP_32_4' has been inferred on bundle 'OUTPUT_r'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings." BundleName="OUTPUT_r" LoopLoc="activation.cc:32:22" LoopName="VITIS_LOOP_32_4" Length="10" Width="32" Direction="write"/>
</VitisHLS:BurstInfo>

