Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -o C:/Users/RicardoWin7/Documents/git/TOC/practica1/Solucion_PR1/practica1c/tb_isim_beh.exe -prj C:/Users/RicardoWin7/Documents/git/TOC/practica1/Solucion_PR1/practica1c/tb_beh.prj work.tb 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 1
Turning on mult-threading, number of parallel sub-compilation jobs: 0 
Determining compilation order of HDL files
Parsing VHDL file "C:/Users/RicardoWin7/Documents/git/TOC/practica1/Solucion_PR1/practica1c/recursos/practica1b.vhd" into library work
Parsing VHDL file "C:/Users/RicardoWin7/Documents/git/TOC/practica1/Solucion_PR1/practica1c/recursos/adder.vhd" into library work
Parsing VHDL file "C:/Users/RicardoWin7/Documents/git/TOC/practica1/Solucion_PR1/practica1c/recursos/counter.vhd" into library work
Parsing VHDL file "C:/Users/RicardoWin7/Documents/git/TOC/practica1/Solucion_PR1/practica1c/recursos/tb.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling package std_logic_arith
Compiling package std_logic_unsigned
Compiling architecture behavioral of entity adder [adder_default]
Compiling architecture circuito of entity reg_paralelo [reg_paralelo_default]
Compiling architecture behavioral of entity counter [counter_default]
Compiling architecture behavior of entity tb
Time Resolution for simulation is 1ps.
Compiled 11 VHDL Units
Built simulation executable C:/Users/RicardoWin7/Documents/git/TOC/practica1/Solucion_PR1/practica1c/tb_isim_beh.exe
Fuse Memory Usage: 32264 KB
Fuse CPU Usage: 514 ms
