## âš›ï¸ IMPORTANT POINT OF STA 

### â™Ÿï¸ first we will the see the image of the launch and capture filp flop


<img width="600" height="242" alt="image" src="https://github.com/user-attachments/assets/9ab2f8db-34f5-472a-9dba-d5774663cfa1" />


- as we can see there are the two ff one is for launch and othe own is for the capture ff
- as we can see here there are the four timing paths and we consdier the timing path as flop clk in/input port and end point - flop d pin/output port

##### ğŸ…°ï¸ Arrival time 

- it means that the signal arrives at which time after the clock edge that lunched it.
- if the clk time period is of 1ns and it arrives at 0.8ns and that 0.8ns is arrival time.
  
#### Â®ï¸ Required time 

- the latest time by which the signal must arrive at point to meet the timing reqirnments.
- RT= CLOCK TIME -SETUP TIME .

#### ğŸ† Slack
- it is the reqire time - arrival time for the hold analiysis so it should be positive(hold analysis)
- it should be positive â• for met timing reqiurnment


#### â™ˆ hold and setput
- SETUP(max delay) : Latest time by which data must arrive before the next active clock edge
- HOLD(min dealy): Earliest time after the clock edge that data must remain stable



### types of timing analysis
  
  #### 1. ğŸ§œâ€â™‚ï¸ reg to reg
  #### 2. ğŸª in2reg
  #### 3. ğŸ¬ reg2out
  #### 4. ğŸ¼ in2out

## so i hav edone the reg2reg analysis only so now we will see the path based analysis

  ![WhatsApp Image 2025-10-11 at 18 07 34_5d5dbec1](https://github.com/user-attachments/assets/c92fb537-6677-43b2-886c-766a812dbbe9)




  

 

  

