5:34:45 AM - ARM Physical IP, Inc.
5:34:45 AM - SunOS CC 5.9 Generic_117171-07 sun4u sparc SUNW,Ultra-Enterprise
5:34:45 AM - Version 2005Q3V1
5:34:45 AM - GUI version 4.58.20
5:34:45 AM - 
5:34:45 AM - CONFIDENTIAL AND PROPRIETARY SOFTWARE OF ARM PHYSICAL IP, INC.
5:34:45 AM - 
5:34:45 AM - Copyright (c) 1993 - 2002 ARM Physical IP, Inc.  All Rights Reserved.
5:34:45 AM - 
5:34:45 AM - Use of this Software is subject to the terms and conditions of the
5:34:45 AM - applicable license agreement with ARM Physical IP, Inc. 
5:34:45 AM - In addition, this Software is protected by patents, copyright law 
5:34:45 AM - and international treaties.
5:34:45 AM - 
5:34:45 AM - The copyright notice(s) in this Software does not indicate actual or
5:34:45 AM - intended publication of this Software.
5:34:45 AM - 
5:34:45 AM - High Speed/Density Single-Port SRAM, SMIC 0.18um Logic018 Process
5:34:45 AM - 
5:34:45 AM - Log file is ACI.log
5:34:45 AM - 
5:35:30 AM - ASCII Datatable updated
5:36:04 AM - command: /export/home/SMIC180nm_MC/MEM_IP_20MHz/RA1SHD512X64/../../ra1shd/bin/ra1shd postscript -instname RA1SHD512X64 -words 512 -bits 64 -frequency 20 -ring_width 2 -mux 4 -drive 12 -write_mask on -wp_size 8 -top_layer met6 -power_type rings -horiz met3 -vert met4 -cust_comment "" -left_bus_delim "[" -right_bus_delim "]" -pwr_gnd_rename "VDD:VDD,GND:VSS" -prefix "" -pin_space 0.0 -name_case upper -check_instname on -diodes on -inside_ring_type GND -asvm on
5:36:06 AM - PostScript Datasheet generator succeeded, created:
5:36:06 AM -    RA1SHD512X64.ps
5:36:06 AM - command: /export/home/SMIC180nm_MC/MEM_IP_20MHz/RA1SHD512X64/../../ra1shd/bin/ra1shd ascii -instname RA1SHD512X64 -words 512 -bits 64 -frequency 20 -ring_width 2 -mux 4 -drive 12 -write_mask on -wp_size 8 -top_layer met6 -power_type rings -horiz met3 -vert met4 -cust_comment "" -left_bus_delim "[" -right_bus_delim "]" -pwr_gnd_rename "VDD:VDD,GND:VSS" -prefix "" -pin_space 0.0 -name_case upper -check_instname on -diodes on -inside_ring_type GND -asvm on
5:36:07 AM - ASCII Datatable generator succeeded, created:
5:36:07 AM -    RA1SHD512X64.dat
5:36:08 AM - command: /export/home/SMIC180nm_MC/MEM_IP_20MHz/RA1SHD512X64/../../ra1shd/bin/ra1shd verilog -instname RA1SHD512X64 -words 512 -bits 64 -frequency 20 -ring_width 2 -mux 4 -drive 12 -write_mask on -wp_size 8 -top_layer met6 -power_type rings -horiz met3 -vert met4 -cust_comment "" -left_bus_delim "[" -right_bus_delim "]" -pwr_gnd_rename "VDD:VDD,GND:VSS" -prefix "" -pin_space 0.0 -name_case upper -check_instname on -diodes on -inside_ring_type GND -asvm on
5:36:09 AM - Verilog Model generator succeeded, created:
5:36:09 AM -    RA1SHD512X64.v
5:36:09 AM - command: /export/home/SMIC180nm_MC/MEM_IP_20MHz/RA1SHD512X64/../../ra1shd/bin/ra1shd vhdl -instname RA1SHD512X64 -words 512 -bits 64 -frequency 20 -ring_width 2 -mux 4 -drive 12 -write_mask on -wp_size 8 -top_layer met6 -power_type rings -horiz met3 -vert met4 -cust_comment "" -left_bus_delim "[" -right_bus_delim "]" -pwr_gnd_rename "VDD:VDD,GND:VSS" -prefix "" -pin_space 0.0 -name_case upper -check_instname on -diodes on -inside_ring_type GND -asvm on
5:36:10 AM - VHDL Model generator succeeded, created:
5:36:10 AM -    RA1SHD512X64.vhd
5:36:13 AM - command: /export/home/SMIC180nm_MC/MEM_IP_20MHz/RA1SHD512X64/../../ra1shd/bin/ra1shd synopsys -instname RA1SHD512X64 -words 512 -bits 64 -frequency 20 -ring_width 2 -mux 4 -drive 12 -write_mask on -wp_size 8 -top_layer met6 -power_type rings -horiz met3 -vert met4 -cust_comment "" -left_bus_delim "[" -right_bus_delim "]" -pwr_gnd_rename "VDD:VDD,GND:VSS" -prefix "" -pin_space 0.0 -name_case upper -check_instname on -diodes on -inside_ring_type GND -asvm on -libname USERLIB
5:36:53 AM - Synopsys Model generator succeeded, created:
5:36:53 AM -    RA1SHD512X64_fast@-40C_syn.lib
5:36:53 AM -    RA1SHD512X64_fast@0C_syn.lib
5:36:53 AM -    RA1SHD512X64_typical_syn.lib
5:36:53 AM -    RA1SHD512X64_slow_syn.lib
5:36:53 AM - command: /export/home/SMIC180nm_MC/MEM_IP_20MHz/RA1SHD512X64/../../ra1shd/bin/ra1shd primetime -instname RA1SHD512X64 -words 512 -bits 64 -frequency 20 -ring_width 2 -mux 4 -drive 12 -write_mask on -wp_size 8 -top_layer met6 -power_type rings -horiz met3 -vert met4 -cust_comment "" -left_bus_delim "[" -right_bus_delim "]" -pwr_gnd_rename "VDD:VDD,GND:VSS" -prefix "" -pin_space 0.0 -name_case upper -check_instname on -diodes on -inside_ring_type GND -asvm on
5:37:29 AM - PrimeTime Model generator succeeded, created:
5:37:29 AM -    RA1SHD512X64_fast@-40C.data
5:37:29 AM -    RA1SHD512X64_fast@0C.data
5:37:29 AM -    RA1SHD512X64_typical.data
5:37:29 AM -    RA1SHD512X64_slow.data
5:37:29 AM -    RA1SHD512X64.mod
5:37:29 AM - command: /export/home/SMIC180nm_MC/MEM_IP_20MHz/RA1SHD512X64/../../ra1shd/bin/ra1shd tlf -instname RA1SHD512X64 -words 512 -bits 64 -frequency 20 -ring_width 2 -mux 4 -drive 12 -write_mask on -wp_size 8 -top_layer met6 -power_type rings -horiz met3 -vert met4 -cust_comment "" -left_bus_delim "[" -right_bus_delim "]" -pwr_gnd_rename "VDD:VDD,GND:VSS" -prefix "" -pin_space 0.0 -name_case upper -check_instname on -diodes on -inside_ring_type GND -asvm on -libname USERLIB
5:39:05 AM - TLF Model generator succeeded, created:
5:39:05 AM -    RA1SHD512X64_fast@-40C.tlf
5:39:05 AM -    RA1SHD512X64_fast@0C.tlf
5:39:05 AM -    RA1SHD512X64_typical.tlf
5:39:05 AM -    RA1SHD512X64_slow.tlf
5:39:06 AM - command: /export/home/SMIC180nm_MC/MEM_IP_20MHz/RA1SHD512X64/../../ra1shd/bin/ra1shd vclef-fp -instname RA1SHD512X64 -words 512 -bits 64 -frequency 20 -ring_width 2 -mux 4 -drive 12 -write_mask on -wp_size 8 -top_layer met6 -power_type rings -horiz met3 -vert met4 -cust_comment "" -left_bus_delim "[" -right_bus_delim "]" -pwr_gnd_rename "VDD:VDD,GND:VSS" -prefix "" -pin_space 0.0 -name_case upper -check_instname on -diodes on -inside_ring_type GND -asvm on -inst2ring blockages -site_def off
5:39:34 AM - VCLEF Footprint generator succeeded, created:
5:39:34 AM -    RA1SHD512X64.vclef
5:39:35 AM - command: /export/home/SMIC180nm_MC/MEM_IP_20MHz/RA1SHD512X64/../../ra1shd/bin/ra1shd gds2 -instname RA1SHD512X64 -words 512 -bits 64 -frequency 20 -ring_width 2 -mux 4 -drive 12 -write_mask on -wp_size 8 -top_layer met6 -power_type rings -horiz met3 -vert met4 -cust_comment "" -left_bus_delim "[" -right_bus_delim "]" -pwr_gnd_rename "VDD:VDD,GND:VSS" -prefix "" -pin_space 0.0 -name_case upper -check_instname on -diodes on -inside_ring_type GND -asvm on
5:40:14 AM - GDSII Layout generator succeeded, created:
5:40:14 AM -    RA1SHD512X64.gds2
5:40:15 AM - command: /export/home/SMIC180nm_MC/MEM_IP_20MHz/RA1SHD512X64/../../ra1shd/bin/ra1shd lvs -instname RA1SHD512X64 -words 512 -bits 64 -frequency 20 -ring_width 2 -mux 4 -drive 12 -write_mask on -wp_size 8 -top_layer met6 -power_type rings -horiz met3 -vert met4 -cust_comment "" -left_bus_delim "[" -right_bus_delim "]" -pwr_gnd_rename "VDD:VDD,GND:VSS" -prefix "" -pin_space 0.0 -name_case upper -check_instname on -diodes on -inside_ring_type GND -asvm on
5:40:44 AM - LVS Netlist generator succeeded, created:
5:40:44 AM -    RA1SHD512X64.cdl
5:40:44 AM - command: /export/home/SMIC180nm_MC/MEM_IP_20MHz/RA1SHD512X64/../../ra1shd/bin/ra1shd tmax -instname RA1SHD512X64 -words 512 -bits 64 -frequency 20 -ring_width 2 -mux 4 -drive 12 -write_mask on -wp_size 8 -top_layer met6 -power_type rings -horiz met3 -vert met4 -cust_comment "" -left_bus_delim "[" -right_bus_delim "]" -pwr_gnd_rename "VDD:VDD,GND:VSS" -prefix "" -pin_space 0.0 -name_case upper -check_instname on -diodes on -inside_ring_type GND -asvm on
5:40:45 AM - TetraMax Model generator succeeded, created:
5:40:45 AM -    RA1SHD512X64.tv
