{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1657798043087 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1657798043087 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jul 14 15:27:22 2022 " "Processing started: Thu Jul 14 15:27:22 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1657798043087 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1657798043087 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CPU_UI -c CPU_UI " "Command: quartus_map --read_settings_files=on --write_settings_files=off CPU_UI -c CPU_UI" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1657798043087 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1657798043541 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1657798043541 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu_ui.v 8 8 " "Found 8 design units, including 8 entities, in source file cpu_ui.v" { { "Info" "ISGN_ENTITY_NAME" "1 CPU_UI " "Found entity 1: CPU_UI" {  } { { "CPU_UI.v" "" { Text "C:/Users/Leonid/Documents/QuartusProjects/CPU_UI.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1657798055613 ""} { "Info" "ISGN_ENTITY_NAME" "2 CPU " "Found entity 2: CPU" {  } { { "CPU_UI.v" "" { Text "C:/Users/Leonid/Documents/QuartusProjects/CPU_UI.v" 63 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1657798055613 ""} { "Info" "ISGN_ENTITY_NAME" "3 DataProcIns " "Found entity 3: DataProcIns" {  } { { "CPU_UI.v" "" { Text "C:/Users/Leonid/Documents/QuartusProjects/CPU_UI.v" 226 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1657798055613 ""} { "Info" "ISGN_ENTITY_NAME" "4 Op2Mod " "Found entity 4: Op2Mod" {  } { { "CPU_UI.v" "" { Text "C:/Users/Leonid/Documents/QuartusProjects/CPU_UI.v" 272 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1657798055613 ""} { "Info" "ISGN_ENTITY_NAME" "5 ShiftMod " "Found entity 5: ShiftMod" {  } { { "CPU_UI.v" "" { Text "C:/Users/Leonid/Documents/QuartusProjects/CPU_UI.v" 291 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1657798055613 ""} { "Info" "ISGN_ENTITY_NAME" "6 MultiplyIns " "Found entity 6: MultiplyIns" {  } { { "CPU_UI.v" "" { Text "C:/Users/Leonid/Documents/QuartusProjects/CPU_UI.v" 320 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1657798055613 ""} { "Info" "ISGN_ENTITY_NAME" "7 DataMod " "Found entity 7: DataMod" {  } { { "CPU_UI.v" "" { Text "C:/Users/Leonid/Documents/QuartusProjects/CPU_UI.v" 346 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1657798055613 ""} { "Info" "ISGN_ENTITY_NAME" "8 ProgMod " "Found entity 8: ProgMod" {  } { { "CPU_UI.v" "" { Text "C:/Users/Leonid/Documents/QuartusProjects/CPU_UI.v" 473 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1657798055613 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1657798055613 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "SelM64 CPU_UI.v(139) " "Verilog HDL Implicit Net warning at CPU_UI.v(139): created implicit net for \"SelM64\"" {  } { { "CPU_UI.v" "" { Text "C:/Users/Leonid/Documents/QuartusProjects/CPU_UI.v" 139 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1657798055613 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "RdVal CPU_UI.v(145) " "Verilog HDL Implicit Net warning at CPU_UI.v(145): created implicit net for \"RdVal\"" {  } { { "CPU_UI.v" "" { Text "C:/Users/Leonid/Documents/QuartusProjects/CPU_UI.v" 145 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1657798055613 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "CPU_UI.v(142) " "Verilog HDL Instantiation warning at CPU_UI.v(142): instance has no name" {  } { { "CPU_UI.v" "" { Text "C:/Users/Leonid/Documents/QuartusProjects/CPU_UI.v" 142 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1657798055613 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "CPU_UI.v(284) " "Verilog HDL Instantiation warning at CPU_UI.v(284): instance has no name" {  } { { "CPU_UI.v" "" { Text "C:/Users/Leonid/Documents/QuartusProjects/CPU_UI.v" 284 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1657798055613 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "CPU_UI.v(143) " "Verilog HDL Instantiation warning at CPU_UI.v(143): instance has no name" {  } { { "CPU_UI.v" "" { Text "C:/Users/Leonid/Documents/QuartusProjects/CPU_UI.v" 143 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1657798055613 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "CPU_UI.v(144) " "Verilog HDL Instantiation warning at CPU_UI.v(144): instance has no name" {  } { { "CPU_UI.v" "" { Text "C:/Users/Leonid/Documents/QuartusProjects/CPU_UI.v" 144 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1657798055613 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "CPU_UI.v(145) " "Verilog HDL Instantiation warning at CPU_UI.v(145): instance has no name" {  } { { "CPU_UI.v" "" { Text "C:/Users/Leonid/Documents/QuartusProjects/CPU_UI.v" 145 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1657798055613 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "CPU_UI.v(146) " "Verilog HDL Instantiation warning at CPU_UI.v(146): instance has no name" {  } { { "CPU_UI.v" "" { Text "C:/Users/Leonid/Documents/QuartusProjects/CPU_UI.v" 146 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1657798055613 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "CPU_UI.v(57) " "Verilog HDL Instantiation warning at CPU_UI.v(57): instance has no name" {  } { { "CPU_UI.v" "" { Text "C:/Users/Leonid/Documents/QuartusProjects/CPU_UI.v" 57 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1657798055613 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "CPU_UI " "Elaborating entity \"CPU_UI\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1657798055660 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU CPU:comb_286 " "Elaborating entity \"CPU\" for hierarchy \"CPU:comb_286\"" {  } { { "CPU_UI.v" "comb_286" { Text "C:/Users/Leonid/Documents/QuartusProjects/CPU_UI.v" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1657798055691 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ProgMod CPU:comb_286\|ProgMod:comb_72 " "Elaborating entity \"ProgMod\" for hierarchy \"CPU:comb_286\|ProgMod:comb_72\"" {  } { { "CPU_UI.v" "comb_72" { Text "C:/Users/Leonid/Documents/QuartusProjects/CPU_UI.v" 142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1657798055738 ""}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "CPU_UI.v(787) " "Verilog HDL or VHDL warning at the CPU_UI.v(787): index expression is not wide enough to address all of the elements in the array" {  } { { "CPU_UI.v" "" { Text "C:/Users/Leonid/Documents/QuartusProjects/CPU_UI.v" 787 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Analysis & Synthesis" 0 -1 1657798055754 "|CPU_UI|CPU:comb_286|ProgMod:comb_72"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "40 32 CPU_UI.v(779) " "Verilog HDL assignment warning at CPU_UI.v(779): truncated value with size 40 to match size of target (32)" {  } { { "CPU_UI.v" "" { Text "C:/Users/Leonid/Documents/QuartusProjects/CPU_UI.v" 779 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1657798055754 "|CPU_UI|CPU:comb_286|ProgMod:comb_72"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "progMem\[40..148\] 0 CPU_UI.v(782) " "Net \"progMem\[40..148\]\" at CPU_UI.v(782) has no driver or initial value, using a default initial value '0'" {  } { { "CPU_UI.v" "" { Text "C:/Users/Leonid/Documents/QuartusProjects/CPU_UI.v" 782 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1657798055754 "|CPU_UI|CPU:comb_286|ProgMod:comb_72"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Op2Mod CPU:comb_286\|Op2Mod:comb_73 " "Elaborating entity \"Op2Mod\" for hierarchy \"CPU:comb_286\|Op2Mod:comb_73\"" {  } { { "CPU_UI.v" "comb_73" { Text "C:/Users/Leonid/Documents/QuartusProjects/CPU_UI.v" 143 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1657798055754 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "40 32 CPU_UI.v(282) " "Verilog HDL assignment warning at CPU_UI.v(282): truncated value with size 40 to match size of target (32)" {  } { { "CPU_UI.v" "" { Text "C:/Users/Leonid/Documents/QuartusProjects/CPU_UI.v" 282 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1657798055754 "|CPU_UI|CPU:comb_286|Op2Mod:comb_73"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ShiftMod CPU:comb_286\|Op2Mod:comb_73\|ShiftMod:comb_36 " "Elaborating entity \"ShiftMod\" for hierarchy \"CPU:comb_286\|Op2Mod:comb_73\|ShiftMod:comb_36\"" {  } { { "CPU_UI.v" "comb_36" { Text "C:/Users/Leonid/Documents/QuartusProjects/CPU_UI.v" 284 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1657798055754 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 CPU_UI.v(306) " "Verilog HDL assignment warning at CPU_UI.v(306): truncated value with size 32 to match size of target (1)" {  } { { "CPU_UI.v" "" { Text "C:/Users/Leonid/Documents/QuartusProjects/CPU_UI.v" 306 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1657798055769 "|CPU_UI|CPU:comb_286|Op2Mod:comb_73|ShiftMod:comb_36"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DataProcIns CPU:comb_286\|DataProcIns:comb_74 " "Elaborating entity \"DataProcIns\" for hierarchy \"CPU:comb_286\|DataProcIns:comb_74\"" {  } { { "CPU_UI.v" "comb_74" { Text "C:/Users/Leonid/Documents/QuartusProjects/CPU_UI.v" 144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1657798055769 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 CPU_UI.v(246) " "Verilog HDL assignment warning at CPU_UI.v(246): truncated value with size 32 to match size of target (1)" {  } { { "CPU_UI.v" "" { Text "C:/Users/Leonid/Documents/QuartusProjects/CPU_UI.v" 246 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1657798055785 "|CPU_UI|CPU:comb_286|DataProcIns:comb_74"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "CPSR_DP\[27..0\] CPU_UI.v(234) " "Output port \"CPSR_DP\[27..0\]\" at CPU_UI.v(234) has no driver" {  } { { "CPU_UI.v" "" { Text "C:/Users/Leonid/Documents/QuartusProjects/CPU_UI.v" 234 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1657798055785 "|CPU_UI|CPU:comb_286|DataProcIns:comb_74"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MultiplyIns CPU:comb_286\|MultiplyIns:comb_76 " "Elaborating entity \"MultiplyIns\" for hierarchy \"CPU:comb_286\|MultiplyIns:comb_76\"" {  } { { "CPU_UI.v" "comb_76" { Text "C:/Users/Leonid/Documents/QuartusProjects/CPU_UI.v" 145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1657798055785 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DataMod CPU:comb_286\|DataMod:comb_78 " "Elaborating entity \"DataMod\" for hierarchy \"CPU:comb_286\|DataMod:comb_78\"" {  } { { "CPU_UI.v" "comb_78" { Text "C:/Users/Leonid/Documents/QuartusProjects/CPU_UI.v" 146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1657798055832 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "CPU:comb_286\|MultiplyIns:comb_76\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"CPU:comb_286\|MultiplyIns:comb_76\|Mult0\"" {  } { { "CPU_UI.v" "Mult0" { Text "C:/Users/Leonid/Documents/QuartusProjects/CPU_UI.v" 335 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1657798073329 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1657798073329 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "CPU:comb_286\|MultiplyIns:comb_76\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"CPU:comb_286\|MultiplyIns:comb_76\|lpm_mult:Mult0\"" {  } { { "CPU_UI.v" "" { Text "C:/Users/Leonid/Documents/QuartusProjects/CPU_UI.v" 335 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1657798073441 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "CPU:comb_286\|MultiplyIns:comb_76\|lpm_mult:Mult0 " "Instantiated megafunction \"CPU:comb_286\|MultiplyIns:comb_76\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 32 " "Parameter \"LPM_WIDTHA\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657798073441 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 32 " "Parameter \"LPM_WIDTHB\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657798073441 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 64 " "Parameter \"LPM_WIDTHP\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657798073441 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 64 " "Parameter \"LPM_WIDTHR\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657798073441 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657798073441 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657798073441 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657798073441 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657798073441 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657798073441 ""}  } { { "CPU_UI.v" "" { Text "C:/Users/Leonid/Documents/QuartusProjects/CPU_UI.v" 335 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1657798073441 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_tns.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_tns.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_tns " "Found entity 1: mult_tns" {  } { { "db/mult_tns.tdf" "" { Text "C:/Users/Leonid/Documents/QuartusProjects/db/mult_tns.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1657798073519 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1657798073519 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "4 " "4 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1657798076633 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "208 " "Ignored 208 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "208 " "Ignored 208 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 -1 1657798076680 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1657798076680 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[7\] VCC " "Pin \"HEX0\[7\]\" is stuck at VCC" {  } { { "CPU_UI.v" "" { Text "C:/Users/Leonid/Documents/QuartusProjects/CPU_UI.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1657798090734 "|CPU_UI|HEX0[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[7\] VCC " "Pin \"HEX1\[7\]\" is stuck at VCC" {  } { { "CPU_UI.v" "" { Text "C:/Users/Leonid/Documents/QuartusProjects/CPU_UI.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1657798090734 "|CPU_UI|HEX1[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[7\] VCC " "Pin \"HEX2\[7\]\" is stuck at VCC" {  } { { "CPU_UI.v" "" { Text "C:/Users/Leonid/Documents/QuartusProjects/CPU_UI.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1657798090734 "|CPU_UI|HEX2[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[7\] VCC " "Pin \"HEX3\[7\]\" is stuck at VCC" {  } { { "CPU_UI.v" "" { Text "C:/Users/Leonid/Documents/QuartusProjects/CPU_UI.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1657798090734 "|CPU_UI|HEX3[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[0\] VCC " "Pin \"HEX4\[0\]\" is stuck at VCC" {  } { { "CPU_UI.v" "" { Text "C:/Users/Leonid/Documents/QuartusProjects/CPU_UI.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1657798090734 "|CPU_UI|HEX4[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[1\] VCC " "Pin \"HEX4\[1\]\" is stuck at VCC" {  } { { "CPU_UI.v" "" { Text "C:/Users/Leonid/Documents/QuartusProjects/CPU_UI.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1657798090734 "|CPU_UI|HEX4[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[2\] VCC " "Pin \"HEX4\[2\]\" is stuck at VCC" {  } { { "CPU_UI.v" "" { Text "C:/Users/Leonid/Documents/QuartusProjects/CPU_UI.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1657798090734 "|CPU_UI|HEX4[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[3\] VCC " "Pin \"HEX4\[3\]\" is stuck at VCC" {  } { { "CPU_UI.v" "" { Text "C:/Users/Leonid/Documents/QuartusProjects/CPU_UI.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1657798090734 "|CPU_UI|HEX4[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[4\] VCC " "Pin \"HEX4\[4\]\" is stuck at VCC" {  } { { "CPU_UI.v" "" { Text "C:/Users/Leonid/Documents/QuartusProjects/CPU_UI.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1657798090734 "|CPU_UI|HEX4[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[5\] VCC " "Pin \"HEX4\[5\]\" is stuck at VCC" {  } { { "CPU_UI.v" "" { Text "C:/Users/Leonid/Documents/QuartusProjects/CPU_UI.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1657798090734 "|CPU_UI|HEX4[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[6\] VCC " "Pin \"HEX4\[6\]\" is stuck at VCC" {  } { { "CPU_UI.v" "" { Text "C:/Users/Leonid/Documents/QuartusProjects/CPU_UI.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1657798090734 "|CPU_UI|HEX4[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[7\] VCC " "Pin \"HEX4\[7\]\" is stuck at VCC" {  } { { "CPU_UI.v" "" { Text "C:/Users/Leonid/Documents/QuartusProjects/CPU_UI.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1657798090734 "|CPU_UI|HEX4[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[0\] VCC " "Pin \"HEX5\[0\]\" is stuck at VCC" {  } { { "CPU_UI.v" "" { Text "C:/Users/Leonid/Documents/QuartusProjects/CPU_UI.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1657798090734 "|CPU_UI|HEX5[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[1\] VCC " "Pin \"HEX5\[1\]\" is stuck at VCC" {  } { { "CPU_UI.v" "" { Text "C:/Users/Leonid/Documents/QuartusProjects/CPU_UI.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1657798090734 "|CPU_UI|HEX5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[2\] VCC " "Pin \"HEX5\[2\]\" is stuck at VCC" {  } { { "CPU_UI.v" "" { Text "C:/Users/Leonid/Documents/QuartusProjects/CPU_UI.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1657798090734 "|CPU_UI|HEX5[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[3\] VCC " "Pin \"HEX5\[3\]\" is stuck at VCC" {  } { { "CPU_UI.v" "" { Text "C:/Users/Leonid/Documents/QuartusProjects/CPU_UI.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1657798090734 "|CPU_UI|HEX5[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[4\] VCC " "Pin \"HEX5\[4\]\" is stuck at VCC" {  } { { "CPU_UI.v" "" { Text "C:/Users/Leonid/Documents/QuartusProjects/CPU_UI.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1657798090734 "|CPU_UI|HEX5[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[5\] VCC " "Pin \"HEX5\[5\]\" is stuck at VCC" {  } { { "CPU_UI.v" "" { Text "C:/Users/Leonid/Documents/QuartusProjects/CPU_UI.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1657798090734 "|CPU_UI|HEX5[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[6\] VCC " "Pin \"HEX5\[6\]\" is stuck at VCC" {  } { { "CPU_UI.v" "" { Text "C:/Users/Leonid/Documents/QuartusProjects/CPU_UI.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1657798090734 "|CPU_UI|HEX5[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[7\] VCC " "Pin \"HEX5\[7\]\" is stuck at VCC" {  } { { "CPU_UI.v" "" { Text "C:/Users/Leonid/Documents/QuartusProjects/CPU_UI.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1657798090734 "|CPU_UI|HEX5[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1657798090734 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1657798091222 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "2 " "2 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1657798102664 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1657798103473 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1657798103473 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "CPU_UI.v" "" { Text "C:/Users/Leonid/Documents/QuartusProjects/CPU_UI.v" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1657798104039 "|CPU_UI|SW[9]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1657798104039 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "11021 " "Implemented 11021 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "13 " "Implemented 13 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1657798104039 ""} { "Info" "ICUT_CUT_TM_OPINS" "58 " "Implemented 58 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1657798104039 ""} { "Info" "ICUT_CUT_TM_LCELLS" "10942 " "Implemented 10942 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1657798104039 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "8 " "Implemented 8 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1657798104039 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1657798104039 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 41 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 41 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "669 " "Peak virtual memory: 669 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1657798104141 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jul 14 15:28:24 2022 " "Processing ended: Thu Jul 14 15:28:24 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1657798104141 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:02 " "Elapsed time: 00:01:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1657798104141 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:17 " "Total CPU time (on all processors): 00:01:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1657798104141 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1657798104141 ""}
