{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Web Edition " "Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Sat Apr 13 13:28:19 2024 " "Info: Processing started: Sat Apr 13 13:28:19 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off microprogram-access -c microprogram-access --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off microprogram-access -c microprogram-access --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CP-Constant " "Info: Assuming node \"CP-Constant\" is an undefined clock" {  } { { "microprogram-access.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/microprogram-access/microprogram-access.bdf" { { 192 16 184 208 "CP-Constant" "" } } } } { "e:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "CP-Constant" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "HALT " "Info: Assuming node \"HALT\" is an undefined clock" {  } { { "microprogram-access.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/microprogram-access/microprogram-access.bdf" { { 176 16 184 192 "HALT" "" } } } } { "e:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "HALT" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "CP-Single " "Info: Assuming node \"CP-Single\" is an undefined clock" {  } { { "microprogram-access.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/microprogram-access/microprogram-access.bdf" { { 208 16 184 224 "CP-Single" "" } } } } { "e:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "CP-Single" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "cpMAR " "Info: Assuming node \"cpMAR\" is an undefined clock" {  } { { "microprogram-access.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/microprogram-access/microprogram-access.bdf" { { 376 16 184 392 "cpMAR" "" } } } } { "e:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "cpMAR" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "cpMBR " "Info: Assuming node \"cpMBR\" is an undefined clock" {  } { { "microprogram-access.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/microprogram-access/microprogram-access.bdf" { { 424 16 184 440 "cpMBR" "" } } } } { "e:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "cpMBR" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "cpPC " "Info: Assuming node \"cpPC\" is an undefined clock" {  } { { "microprogram-access.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/microprogram-access/microprogram-access.bdf" { { 328 16 184 344 "cpPC" "" } } } } { "e:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "cpPC" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 0}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "5 " "Warning: Found 5 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "inst11 " "Info: Detected gated clock \"inst11\" as buffer" {  } { { "microprogram-access.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/microprogram-access/microprogram-access.bdf" { { 320 720 784 368 "inst11" "" } } } } { "e:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst11" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "inst13 " "Info: Detected gated clock \"inst13\" as buffer" {  } { { "microprogram-access.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/microprogram-access/microprogram-access.bdf" { { 416 720 784 464 "inst13" "" } } } } { "e:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst13" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "inst12 " "Info: Detected gated clock \"inst12\" as buffer" {  } { { "microprogram-access.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/microprogram-access/microprogram-access.bdf" { { 368 720 784 416 "inst12" "" } } } } { "e:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst12" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "start_stop:inst\|inst1 " "Info: Detected ripple clock \"start_stop:inst\|inst1\" as buffer" {  } { { "../start_stop/start_stop.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/start_stop/start_stop.bdf" { { 480 288 352 560 "inst1" "" } } } } { "e:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "start_stop:inst\|inst1" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "start_stop:inst\|inst9 " "Info: Detected gated clock \"start_stop:inst\|inst9\" as buffer" {  } { { "../start_stop/start_stop.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/start_stop/start_stop.bdf" { { 408 528 592 456 "inst9" "" } } } } { "e:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "start_stop:inst\|inst9" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "CP-Constant register register ripple_counter_256_advanced:inst2\|74161:inst1\|f74161:sub\|99 ripple_counter_256_advanced:inst2\|74161:inst\|f74161:sub\|99 340.02 MHz Internal " "Info: Clock \"CP-Constant\" Internal fmax is restricted to 340.02 MHz between source register \"ripple_counter_256_advanced:inst2\|74161:inst1\|f74161:sub\|99\" and destination register \"ripple_counter_256_advanced:inst2\|74161:inst\|f74161:sub\|99\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.941 ns " "Info: fmax restricted to clock pin edge rate 2.941 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.267 ns + Longest register register " "Info: + Longest register to register delay is 2.267 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ripple_counter_256_advanced:inst2\|74161:inst1\|f74161:sub\|99 1 REG LCFF_X22_Y15_N5 8 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X22_Y15_N5; Fanout = 8; REG Node = 'ripple_counter_256_advanced:inst2\|74161:inst1\|f74161:sub\|99'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { ripple_counter_256_advanced:inst2|74161:inst1|f74161:sub|99 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "e:/altera/81/quartus/libraries/others/maxplus2/f74161.bdf" { { 544 640 704 624 "99" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.477 ns) + CELL(0.624 ns) 1.101 ns ripple_counter_256_advanced:inst2\|74161:inst\|f74161:sub\|99~6 2 COMB LCCOMB_X22_Y15_N12 1 " "Info: 2: + IC(0.477 ns) + CELL(0.624 ns) = 1.101 ns; Loc. = LCCOMB_X22_Y15_N12; Fanout = 1; COMB Node = 'ripple_counter_256_advanced:inst2\|74161:inst\|f74161:sub\|99~6'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.101 ns" { ripple_counter_256_advanced:inst2|74161:inst1|f74161:sub|99 ripple_counter_256_advanced:inst2|74161:inst|f74161:sub|99~6 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "e:/altera/81/quartus/libraries/others/maxplus2/f74161.bdf" { { 544 640 704 624 "99" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.407 ns) + CELL(0.651 ns) 2.159 ns ripple_counter_256_advanced:inst2\|74161:inst\|f74161:sub\|99~7 3 COMB LCCOMB_X22_Y15_N28 1 " "Info: 3: + IC(0.407 ns) + CELL(0.651 ns) = 2.159 ns; Loc. = LCCOMB_X22_Y15_N28; Fanout = 1; COMB Node = 'ripple_counter_256_advanced:inst2\|74161:inst\|f74161:sub\|99~7'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.058 ns" { ripple_counter_256_advanced:inst2|74161:inst|f74161:sub|99~6 ripple_counter_256_advanced:inst2|74161:inst|f74161:sub|99~7 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "e:/altera/81/quartus/libraries/others/maxplus2/f74161.bdf" { { 544 640 704 624 "99" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 2.267 ns ripple_counter_256_advanced:inst2\|74161:inst\|f74161:sub\|99 4 REG LCFF_X22_Y15_N29 4 " "Info: 4: + IC(0.000 ns) + CELL(0.108 ns) = 2.267 ns; Loc. = LCFF_X22_Y15_N29; Fanout = 4; REG Node = 'ripple_counter_256_advanced:inst2\|74161:inst\|f74161:sub\|99'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { ripple_counter_256_advanced:inst2|74161:inst|f74161:sub|99~7 ripple_counter_256_advanced:inst2|74161:inst|f74161:sub|99 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "e:/altera/81/quartus/libraries/others/maxplus2/f74161.bdf" { { 544 640 704 624 "99" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.383 ns ( 61.01 % ) " "Info: Total cell delay = 1.383 ns ( 61.01 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.884 ns ( 38.99 % ) " "Info: Total interconnect delay = 0.884 ns ( 38.99 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.267 ns" { ripple_counter_256_advanced:inst2|74161:inst1|f74161:sub|99 ripple_counter_256_advanced:inst2|74161:inst|f74161:sub|99~6 ripple_counter_256_advanced:inst2|74161:inst|f74161:sub|99~7 ripple_counter_256_advanced:inst2|74161:inst|f74161:sub|99 } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.267 ns" { ripple_counter_256_advanced:inst2|74161:inst1|f74161:sub|99 {} ripple_counter_256_advanced:inst2|74161:inst|f74161:sub|99~6 {} ripple_counter_256_advanced:inst2|74161:inst|f74161:sub|99~7 {} ripple_counter_256_advanced:inst2|74161:inst|f74161:sub|99 {} } { 0.000ns 0.477ns 0.407ns 0.000ns } { 0.000ns 0.624ns 0.651ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CP-Constant destination 6.739 ns + Shortest register " "Info: + Shortest clock path from clock \"CP-Constant\" to destination register is 6.739 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.150 ns) 1.150 ns CP-Constant 1 CLK PIN_131 1 " "Info: 1: + IC(0.000 ns) + CELL(1.150 ns) = 1.150 ns; Loc. = PIN_131; Fanout = 1; CLK Node = 'CP-Constant'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { CP-Constant } "NODE_NAME" } } { "microprogram-access.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/microprogram-access/microprogram-access.bdf" { { 192 16 184 208 "CP-Constant" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.521 ns) + CELL(0.206 ns) 2.877 ns start_stop:inst\|inst9 2 COMB LCCOMB_X21_Y14_N18 6 " "Info: 2: + IC(1.521 ns) + CELL(0.206 ns) = 2.877 ns; Loc. = LCCOMB_X21_Y14_N18; Fanout = 6; COMB Node = 'start_stop:inst\|inst9'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.727 ns" { CP-Constant start_stop:inst|inst9 } "NODE_NAME" } } { "../start_stop/start_stop.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/start_stop/start_stop.bdf" { { 408 528 592 456 "inst9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.283 ns) + CELL(0.000 ns) 5.160 ns start_stop:inst\|inst9~clkctrl 3 COMB CLKCTRL_G3 8 " "Info: 3: + IC(2.283 ns) + CELL(0.000 ns) = 5.160 ns; Loc. = CLKCTRL_G3; Fanout = 8; COMB Node = 'start_stop:inst\|inst9~clkctrl'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.283 ns" { start_stop:inst|inst9 start_stop:inst|inst9~clkctrl } "NODE_NAME" } } { "../start_stop/start_stop.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/start_stop/start_stop.bdf" { { 408 528 592 456 "inst9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.913 ns) + CELL(0.666 ns) 6.739 ns ripple_counter_256_advanced:inst2\|74161:inst\|f74161:sub\|99 4 REG LCFF_X22_Y15_N29 4 " "Info: 4: + IC(0.913 ns) + CELL(0.666 ns) = 6.739 ns; Loc. = LCFF_X22_Y15_N29; Fanout = 4; REG Node = 'ripple_counter_256_advanced:inst2\|74161:inst\|f74161:sub\|99'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.579 ns" { start_stop:inst|inst9~clkctrl ripple_counter_256_advanced:inst2|74161:inst|f74161:sub|99 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "e:/altera/81/quartus/libraries/others/maxplus2/f74161.bdf" { { 544 640 704 624 "99" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.022 ns ( 30.00 % ) " "Info: Total cell delay = 2.022 ns ( 30.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.717 ns ( 70.00 % ) " "Info: Total interconnect delay = 4.717 ns ( 70.00 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.739 ns" { CP-Constant start_stop:inst|inst9 start_stop:inst|inst9~clkctrl ripple_counter_256_advanced:inst2|74161:inst|f74161:sub|99 } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.739 ns" { CP-Constant {} CP-Constant~combout {} start_stop:inst|inst9 {} start_stop:inst|inst9~clkctrl {} ripple_counter_256_advanced:inst2|74161:inst|f74161:sub|99 {} } { 0.000ns 0.000ns 1.521ns 2.283ns 0.913ns } { 0.000ns 1.150ns 0.206ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CP-Constant source 6.739 ns - Longest register " "Info: - Longest clock path from clock \"CP-Constant\" to source register is 6.739 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.150 ns) 1.150 ns CP-Constant 1 CLK PIN_131 1 " "Info: 1: + IC(0.000 ns) + CELL(1.150 ns) = 1.150 ns; Loc. = PIN_131; Fanout = 1; CLK Node = 'CP-Constant'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { CP-Constant } "NODE_NAME" } } { "microprogram-access.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/microprogram-access/microprogram-access.bdf" { { 192 16 184 208 "CP-Constant" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.521 ns) + CELL(0.206 ns) 2.877 ns start_stop:inst\|inst9 2 COMB LCCOMB_X21_Y14_N18 6 " "Info: 2: + IC(1.521 ns) + CELL(0.206 ns) = 2.877 ns; Loc. = LCCOMB_X21_Y14_N18; Fanout = 6; COMB Node = 'start_stop:inst\|inst9'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.727 ns" { CP-Constant start_stop:inst|inst9 } "NODE_NAME" } } { "../start_stop/start_stop.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/start_stop/start_stop.bdf" { { 408 528 592 456 "inst9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.283 ns) + CELL(0.000 ns) 5.160 ns start_stop:inst\|inst9~clkctrl 3 COMB CLKCTRL_G3 8 " "Info: 3: + IC(2.283 ns) + CELL(0.000 ns) = 5.160 ns; Loc. = CLKCTRL_G3; Fanout = 8; COMB Node = 'start_stop:inst\|inst9~clkctrl'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.283 ns" { start_stop:inst|inst9 start_stop:inst|inst9~clkctrl } "NODE_NAME" } } { "../start_stop/start_stop.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/start_stop/start_stop.bdf" { { 408 528 592 456 "inst9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.913 ns) + CELL(0.666 ns) 6.739 ns ripple_counter_256_advanced:inst2\|74161:inst1\|f74161:sub\|99 4 REG LCFF_X22_Y15_N5 8 " "Info: 4: + IC(0.913 ns) + CELL(0.666 ns) = 6.739 ns; Loc. = LCFF_X22_Y15_N5; Fanout = 8; REG Node = 'ripple_counter_256_advanced:inst2\|74161:inst1\|f74161:sub\|99'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.579 ns" { start_stop:inst|inst9~clkctrl ripple_counter_256_advanced:inst2|74161:inst1|f74161:sub|99 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "e:/altera/81/quartus/libraries/others/maxplus2/f74161.bdf" { { 544 640 704 624 "99" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.022 ns ( 30.00 % ) " "Info: Total cell delay = 2.022 ns ( 30.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.717 ns ( 70.00 % ) " "Info: Total interconnect delay = 4.717 ns ( 70.00 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.739 ns" { CP-Constant start_stop:inst|inst9 start_stop:inst|inst9~clkctrl ripple_counter_256_advanced:inst2|74161:inst1|f74161:sub|99 } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.739 ns" { CP-Constant {} CP-Constant~combout {} start_stop:inst|inst9 {} start_stop:inst|inst9~clkctrl {} ripple_counter_256_advanced:inst2|74161:inst1|f74161:sub|99 {} } { 0.000ns 0.000ns 1.521ns 2.283ns 0.913ns } { 0.000ns 1.150ns 0.206ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.739 ns" { CP-Constant start_stop:inst|inst9 start_stop:inst|inst9~clkctrl ripple_counter_256_advanced:inst2|74161:inst|f74161:sub|99 } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.739 ns" { CP-Constant {} CP-Constant~combout {} start_stop:inst|inst9 {} start_stop:inst|inst9~clkctrl {} ripple_counter_256_advanced:inst2|74161:inst|f74161:sub|99 {} } { 0.000ns 0.000ns 1.521ns 2.283ns 0.913ns } { 0.000ns 1.150ns 0.206ns 0.000ns 0.666ns } "" } } { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.739 ns" { CP-Constant start_stop:inst|inst9 start_stop:inst|inst9~clkctrl ripple_counter_256_advanced:inst2|74161:inst1|f74161:sub|99 } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.739 ns" { CP-Constant {} CP-Constant~combout {} start_stop:inst|inst9 {} start_stop:inst|inst9~clkctrl {} ripple_counter_256_advanced:inst2|74161:inst1|f74161:sub|99 {} } { 0.000ns 0.000ns 1.521ns 2.283ns 0.913ns } { 0.000ns 1.150ns 0.206ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "f74161.bdf" "" { Schematic "e:/altera/81/quartus/libraries/others/maxplus2/f74161.bdf" { { 544 640 704 624 "99" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "f74161.bdf" "" { Schematic "e:/altera/81/quartus/libraries/others/maxplus2/f74161.bdf" { { 544 640 704 624 "99" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.267 ns" { ripple_counter_256_advanced:inst2|74161:inst1|f74161:sub|99 ripple_counter_256_advanced:inst2|74161:inst|f74161:sub|99~6 ripple_counter_256_advanced:inst2|74161:inst|f74161:sub|99~7 ripple_counter_256_advanced:inst2|74161:inst|f74161:sub|99 } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.267 ns" { ripple_counter_256_advanced:inst2|74161:inst1|f74161:sub|99 {} ripple_counter_256_advanced:inst2|74161:inst|f74161:sub|99~6 {} ripple_counter_256_advanced:inst2|74161:inst|f74161:sub|99~7 {} ripple_counter_256_advanced:inst2|74161:inst|f74161:sub|99 {} } { 0.000ns 0.477ns 0.407ns 0.000ns } { 0.000ns 0.624ns 0.651ns 0.108ns } "" } } { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.739 ns" { CP-Constant start_stop:inst|inst9 start_stop:inst|inst9~clkctrl ripple_counter_256_advanced:inst2|74161:inst|f74161:sub|99 } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.739 ns" { CP-Constant {} CP-Constant~combout {} start_stop:inst|inst9 {} start_stop:inst|inst9~clkctrl {} ripple_counter_256_advanced:inst2|74161:inst|f74161:sub|99 {} } { 0.000ns 0.000ns 1.521ns 2.283ns 0.913ns } { 0.000ns 1.150ns 0.206ns 0.000ns 0.666ns } "" } } { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.739 ns" { CP-Constant start_stop:inst|inst9 start_stop:inst|inst9~clkctrl ripple_counter_256_advanced:inst2|74161:inst1|f74161:sub|99 } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.739 ns" { CP-Constant {} CP-Constant~combout {} start_stop:inst|inst9 {} start_stop:inst|inst9~clkctrl {} ripple_counter_256_advanced:inst2|74161:inst1|f74161:sub|99 {} } { 0.000ns 0.000ns 1.521ns 2.283ns 0.913ns } { 0.000ns 1.150ns 0.206ns 0.000ns 0.666ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { ripple_counter_256_advanced:inst2|74161:inst|f74161:sub|99 } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { ripple_counter_256_advanced:inst2|74161:inst|f74161:sub|99 {} } {  } {  } "" } } { "f74161.bdf" "" { Schematic "e:/altera/81/quartus/libraries/others/maxplus2/f74161.bdf" { { 544 640 704 624 "99" "" } } } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "HALT register register ripple_counter_256_advanced:inst2\|74161:inst1\|f74161:sub\|99 ripple_counter_256_advanced:inst2\|74161:inst\|f74161:sub\|99 360.1 MHz Internal " "Info: Clock \"HALT\" Internal fmax is restricted to 360.1 MHz between source register \"ripple_counter_256_advanced:inst2\|74161:inst1\|f74161:sub\|99\" and destination register \"ripple_counter_256_advanced:inst2\|74161:inst\|f74161:sub\|99\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.777 ns " "Info: fmax restricted to clock pin edge rate 2.777 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.267 ns + Longest register register " "Info: + Longest register to register delay is 2.267 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ripple_counter_256_advanced:inst2\|74161:inst1\|f74161:sub\|99 1 REG LCFF_X22_Y15_N5 8 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X22_Y15_N5; Fanout = 8; REG Node = 'ripple_counter_256_advanced:inst2\|74161:inst1\|f74161:sub\|99'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { ripple_counter_256_advanced:inst2|74161:inst1|f74161:sub|99 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "e:/altera/81/quartus/libraries/others/maxplus2/f74161.bdf" { { 544 640 704 624 "99" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.477 ns) + CELL(0.624 ns) 1.101 ns ripple_counter_256_advanced:inst2\|74161:inst\|f74161:sub\|99~6 2 COMB LCCOMB_X22_Y15_N12 1 " "Info: 2: + IC(0.477 ns) + CELL(0.624 ns) = 1.101 ns; Loc. = LCCOMB_X22_Y15_N12; Fanout = 1; COMB Node = 'ripple_counter_256_advanced:inst2\|74161:inst\|f74161:sub\|99~6'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.101 ns" { ripple_counter_256_advanced:inst2|74161:inst1|f74161:sub|99 ripple_counter_256_advanced:inst2|74161:inst|f74161:sub|99~6 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "e:/altera/81/quartus/libraries/others/maxplus2/f74161.bdf" { { 544 640 704 624 "99" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.407 ns) + CELL(0.651 ns) 2.159 ns ripple_counter_256_advanced:inst2\|74161:inst\|f74161:sub\|99~7 3 COMB LCCOMB_X22_Y15_N28 1 " "Info: 3: + IC(0.407 ns) + CELL(0.651 ns) = 2.159 ns; Loc. = LCCOMB_X22_Y15_N28; Fanout = 1; COMB Node = 'ripple_counter_256_advanced:inst2\|74161:inst\|f74161:sub\|99~7'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.058 ns" { ripple_counter_256_advanced:inst2|74161:inst|f74161:sub|99~6 ripple_counter_256_advanced:inst2|74161:inst|f74161:sub|99~7 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "e:/altera/81/quartus/libraries/others/maxplus2/f74161.bdf" { { 544 640 704 624 "99" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 2.267 ns ripple_counter_256_advanced:inst2\|74161:inst\|f74161:sub\|99 4 REG LCFF_X22_Y15_N29 4 " "Info: 4: + IC(0.000 ns) + CELL(0.108 ns) = 2.267 ns; Loc. = LCFF_X22_Y15_N29; Fanout = 4; REG Node = 'ripple_counter_256_advanced:inst2\|74161:inst\|f74161:sub\|99'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { ripple_counter_256_advanced:inst2|74161:inst|f74161:sub|99~7 ripple_counter_256_advanced:inst2|74161:inst|f74161:sub|99 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "e:/altera/81/quartus/libraries/others/maxplus2/f74161.bdf" { { 544 640 704 624 "99" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.383 ns ( 61.01 % ) " "Info: Total cell delay = 1.383 ns ( 61.01 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.884 ns ( 38.99 % ) " "Info: Total interconnect delay = 0.884 ns ( 38.99 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.267 ns" { ripple_counter_256_advanced:inst2|74161:inst1|f74161:sub|99 ripple_counter_256_advanced:inst2|74161:inst|f74161:sub|99~6 ripple_counter_256_advanced:inst2|74161:inst|f74161:sub|99~7 ripple_counter_256_advanced:inst2|74161:inst|f74161:sub|99 } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.267 ns" { ripple_counter_256_advanced:inst2|74161:inst1|f74161:sub|99 {} ripple_counter_256_advanced:inst2|74161:inst|f74161:sub|99~6 {} ripple_counter_256_advanced:inst2|74161:inst|f74161:sub|99~7 {} ripple_counter_256_advanced:inst2|74161:inst|f74161:sub|99 {} } { 0.000ns 0.477ns 0.407ns 0.000ns } { 0.000ns 0.624ns 0.651ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "HALT destination 7.890 ns + Shortest register " "Info: + Shortest clock path from clock \"HALT\" to destination register is 7.890 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.974 ns) 0.974 ns HALT 1 CLK PIN_99 1 " "Info: 1: + IC(0.000 ns) + CELL(0.974 ns) = 0.974 ns; Loc. = PIN_99; Fanout = 1; CLK Node = 'HALT'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { HALT } "NODE_NAME" } } { "microprogram-access.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/microprogram-access/microprogram-access.bdf" { { 176 16 184 192 "HALT" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.684 ns) + CELL(0.370 ns) 4.028 ns start_stop:inst\|inst9 2 COMB LCCOMB_X21_Y14_N18 6 " "Info: 2: + IC(2.684 ns) + CELL(0.370 ns) = 4.028 ns; Loc. = LCCOMB_X21_Y14_N18; Fanout = 6; COMB Node = 'start_stop:inst\|inst9'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.054 ns" { HALT start_stop:inst|inst9 } "NODE_NAME" } } { "../start_stop/start_stop.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/start_stop/start_stop.bdf" { { 408 528 592 456 "inst9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.283 ns) + CELL(0.000 ns) 6.311 ns start_stop:inst\|inst9~clkctrl 3 COMB CLKCTRL_G3 8 " "Info: 3: + IC(2.283 ns) + CELL(0.000 ns) = 6.311 ns; Loc. = CLKCTRL_G3; Fanout = 8; COMB Node = 'start_stop:inst\|inst9~clkctrl'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.283 ns" { start_stop:inst|inst9 start_stop:inst|inst9~clkctrl } "NODE_NAME" } } { "../start_stop/start_stop.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/start_stop/start_stop.bdf" { { 408 528 592 456 "inst9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.913 ns) + CELL(0.666 ns) 7.890 ns ripple_counter_256_advanced:inst2\|74161:inst\|f74161:sub\|99 4 REG LCFF_X22_Y15_N29 4 " "Info: 4: + IC(0.913 ns) + CELL(0.666 ns) = 7.890 ns; Loc. = LCFF_X22_Y15_N29; Fanout = 4; REG Node = 'ripple_counter_256_advanced:inst2\|74161:inst\|f74161:sub\|99'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.579 ns" { start_stop:inst|inst9~clkctrl ripple_counter_256_advanced:inst2|74161:inst|f74161:sub|99 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "e:/altera/81/quartus/libraries/others/maxplus2/f74161.bdf" { { 544 640 704 624 "99" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.010 ns ( 25.48 % ) " "Info: Total cell delay = 2.010 ns ( 25.48 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.880 ns ( 74.52 % ) " "Info: Total interconnect delay = 5.880 ns ( 74.52 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.890 ns" { HALT start_stop:inst|inst9 start_stop:inst|inst9~clkctrl ripple_counter_256_advanced:inst2|74161:inst|f74161:sub|99 } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.890 ns" { HALT {} HALT~combout {} start_stop:inst|inst9 {} start_stop:inst|inst9~clkctrl {} ripple_counter_256_advanced:inst2|74161:inst|f74161:sub|99 {} } { 0.000ns 0.000ns 2.684ns 2.283ns 0.913ns } { 0.000ns 0.974ns 0.370ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "HALT source 7.890 ns - Longest register " "Info: - Longest clock path from clock \"HALT\" to source register is 7.890 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.974 ns) 0.974 ns HALT 1 CLK PIN_99 1 " "Info: 1: + IC(0.000 ns) + CELL(0.974 ns) = 0.974 ns; Loc. = PIN_99; Fanout = 1; CLK Node = 'HALT'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { HALT } "NODE_NAME" } } { "microprogram-access.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/microprogram-access/microprogram-access.bdf" { { 176 16 184 192 "HALT" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.684 ns) + CELL(0.370 ns) 4.028 ns start_stop:inst\|inst9 2 COMB LCCOMB_X21_Y14_N18 6 " "Info: 2: + IC(2.684 ns) + CELL(0.370 ns) = 4.028 ns; Loc. = LCCOMB_X21_Y14_N18; Fanout = 6; COMB Node = 'start_stop:inst\|inst9'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.054 ns" { HALT start_stop:inst|inst9 } "NODE_NAME" } } { "../start_stop/start_stop.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/start_stop/start_stop.bdf" { { 408 528 592 456 "inst9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.283 ns) + CELL(0.000 ns) 6.311 ns start_stop:inst\|inst9~clkctrl 3 COMB CLKCTRL_G3 8 " "Info: 3: + IC(2.283 ns) + CELL(0.000 ns) = 6.311 ns; Loc. = CLKCTRL_G3; Fanout = 8; COMB Node = 'start_stop:inst\|inst9~clkctrl'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.283 ns" { start_stop:inst|inst9 start_stop:inst|inst9~clkctrl } "NODE_NAME" } } { "../start_stop/start_stop.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/start_stop/start_stop.bdf" { { 408 528 592 456 "inst9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.913 ns) + CELL(0.666 ns) 7.890 ns ripple_counter_256_advanced:inst2\|74161:inst1\|f74161:sub\|99 4 REG LCFF_X22_Y15_N5 8 " "Info: 4: + IC(0.913 ns) + CELL(0.666 ns) = 7.890 ns; Loc. = LCFF_X22_Y15_N5; Fanout = 8; REG Node = 'ripple_counter_256_advanced:inst2\|74161:inst1\|f74161:sub\|99'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.579 ns" { start_stop:inst|inst9~clkctrl ripple_counter_256_advanced:inst2|74161:inst1|f74161:sub|99 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "e:/altera/81/quartus/libraries/others/maxplus2/f74161.bdf" { { 544 640 704 624 "99" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.010 ns ( 25.48 % ) " "Info: Total cell delay = 2.010 ns ( 25.48 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.880 ns ( 74.52 % ) " "Info: Total interconnect delay = 5.880 ns ( 74.52 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.890 ns" { HALT start_stop:inst|inst9 start_stop:inst|inst9~clkctrl ripple_counter_256_advanced:inst2|74161:inst1|f74161:sub|99 } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.890 ns" { HALT {} HALT~combout {} start_stop:inst|inst9 {} start_stop:inst|inst9~clkctrl {} ripple_counter_256_advanced:inst2|74161:inst1|f74161:sub|99 {} } { 0.000ns 0.000ns 2.684ns 2.283ns 0.913ns } { 0.000ns 0.974ns 0.370ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.890 ns" { HALT start_stop:inst|inst9 start_stop:inst|inst9~clkctrl ripple_counter_256_advanced:inst2|74161:inst|f74161:sub|99 } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.890 ns" { HALT {} HALT~combout {} start_stop:inst|inst9 {} start_stop:inst|inst9~clkctrl {} ripple_counter_256_advanced:inst2|74161:inst|f74161:sub|99 {} } { 0.000ns 0.000ns 2.684ns 2.283ns 0.913ns } { 0.000ns 0.974ns 0.370ns 0.000ns 0.666ns } "" } } { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.890 ns" { HALT start_stop:inst|inst9 start_stop:inst|inst9~clkctrl ripple_counter_256_advanced:inst2|74161:inst1|f74161:sub|99 } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.890 ns" { HALT {} HALT~combout {} start_stop:inst|inst9 {} start_stop:inst|inst9~clkctrl {} ripple_counter_256_advanced:inst2|74161:inst1|f74161:sub|99 {} } { 0.000ns 0.000ns 2.684ns 2.283ns 0.913ns } { 0.000ns 0.974ns 0.370ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "f74161.bdf" "" { Schematic "e:/altera/81/quartus/libraries/others/maxplus2/f74161.bdf" { { 544 640 704 624 "99" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "f74161.bdf" "" { Schematic "e:/altera/81/quartus/libraries/others/maxplus2/f74161.bdf" { { 544 640 704 624 "99" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.267 ns" { ripple_counter_256_advanced:inst2|74161:inst1|f74161:sub|99 ripple_counter_256_advanced:inst2|74161:inst|f74161:sub|99~6 ripple_counter_256_advanced:inst2|74161:inst|f74161:sub|99~7 ripple_counter_256_advanced:inst2|74161:inst|f74161:sub|99 } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.267 ns" { ripple_counter_256_advanced:inst2|74161:inst1|f74161:sub|99 {} ripple_counter_256_advanced:inst2|74161:inst|f74161:sub|99~6 {} ripple_counter_256_advanced:inst2|74161:inst|f74161:sub|99~7 {} ripple_counter_256_advanced:inst2|74161:inst|f74161:sub|99 {} } { 0.000ns 0.477ns 0.407ns 0.000ns } { 0.000ns 0.624ns 0.651ns 0.108ns } "" } } { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.890 ns" { HALT start_stop:inst|inst9 start_stop:inst|inst9~clkctrl ripple_counter_256_advanced:inst2|74161:inst|f74161:sub|99 } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.890 ns" { HALT {} HALT~combout {} start_stop:inst|inst9 {} start_stop:inst|inst9~clkctrl {} ripple_counter_256_advanced:inst2|74161:inst|f74161:sub|99 {} } { 0.000ns 0.000ns 2.684ns 2.283ns 0.913ns } { 0.000ns 0.974ns 0.370ns 0.000ns 0.666ns } "" } } { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.890 ns" { HALT start_stop:inst|inst9 start_stop:inst|inst9~clkctrl ripple_counter_256_advanced:inst2|74161:inst1|f74161:sub|99 } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.890 ns" { HALT {} HALT~combout {} start_stop:inst|inst9 {} start_stop:inst|inst9~clkctrl {} ripple_counter_256_advanced:inst2|74161:inst1|f74161:sub|99 {} } { 0.000ns 0.000ns 2.684ns 2.283ns 0.913ns } { 0.000ns 0.974ns 0.370ns 0.000ns 0.666ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { ripple_counter_256_advanced:inst2|74161:inst|f74161:sub|99 } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { ripple_counter_256_advanced:inst2|74161:inst|f74161:sub|99 {} } {  } {  } "" } } { "f74161.bdf" "" { Schematic "e:/altera/81/quartus/libraries/others/maxplus2/f74161.bdf" { { 544 640 704 624 "99" "" } } } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "CP-Single register register ripple_counter_256_advanced:inst2\|74161:inst1\|f74161:sub\|99 ripple_counter_256_advanced:inst2\|74161:inst\|f74161:sub\|99 340.02 MHz Internal " "Info: Clock \"CP-Single\" Internal fmax is restricted to 340.02 MHz between source register \"ripple_counter_256_advanced:inst2\|74161:inst1\|f74161:sub\|99\" and destination register \"ripple_counter_256_advanced:inst2\|74161:inst\|f74161:sub\|99\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.941 ns " "Info: fmax restricted to clock pin edge rate 2.941 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.267 ns + Longest register register " "Info: + Longest register to register delay is 2.267 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ripple_counter_256_advanced:inst2\|74161:inst1\|f74161:sub\|99 1 REG LCFF_X22_Y15_N5 8 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X22_Y15_N5; Fanout = 8; REG Node = 'ripple_counter_256_advanced:inst2\|74161:inst1\|f74161:sub\|99'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { ripple_counter_256_advanced:inst2|74161:inst1|f74161:sub|99 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "e:/altera/81/quartus/libraries/others/maxplus2/f74161.bdf" { { 544 640 704 624 "99" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.477 ns) + CELL(0.624 ns) 1.101 ns ripple_counter_256_advanced:inst2\|74161:inst\|f74161:sub\|99~6 2 COMB LCCOMB_X22_Y15_N12 1 " "Info: 2: + IC(0.477 ns) + CELL(0.624 ns) = 1.101 ns; Loc. = LCCOMB_X22_Y15_N12; Fanout = 1; COMB Node = 'ripple_counter_256_advanced:inst2\|74161:inst\|f74161:sub\|99~6'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.101 ns" { ripple_counter_256_advanced:inst2|74161:inst1|f74161:sub|99 ripple_counter_256_advanced:inst2|74161:inst|f74161:sub|99~6 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "e:/altera/81/quartus/libraries/others/maxplus2/f74161.bdf" { { 544 640 704 624 "99" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.407 ns) + CELL(0.651 ns) 2.159 ns ripple_counter_256_advanced:inst2\|74161:inst\|f74161:sub\|99~7 3 COMB LCCOMB_X22_Y15_N28 1 " "Info: 3: + IC(0.407 ns) + CELL(0.651 ns) = 2.159 ns; Loc. = LCCOMB_X22_Y15_N28; Fanout = 1; COMB Node = 'ripple_counter_256_advanced:inst2\|74161:inst\|f74161:sub\|99~7'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.058 ns" { ripple_counter_256_advanced:inst2|74161:inst|f74161:sub|99~6 ripple_counter_256_advanced:inst2|74161:inst|f74161:sub|99~7 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "e:/altera/81/quartus/libraries/others/maxplus2/f74161.bdf" { { 544 640 704 624 "99" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 2.267 ns ripple_counter_256_advanced:inst2\|74161:inst\|f74161:sub\|99 4 REG LCFF_X22_Y15_N29 4 " "Info: 4: + IC(0.000 ns) + CELL(0.108 ns) = 2.267 ns; Loc. = LCFF_X22_Y15_N29; Fanout = 4; REG Node = 'ripple_counter_256_advanced:inst2\|74161:inst\|f74161:sub\|99'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { ripple_counter_256_advanced:inst2|74161:inst|f74161:sub|99~7 ripple_counter_256_advanced:inst2|74161:inst|f74161:sub|99 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "e:/altera/81/quartus/libraries/others/maxplus2/f74161.bdf" { { 544 640 704 624 "99" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.383 ns ( 61.01 % ) " "Info: Total cell delay = 1.383 ns ( 61.01 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.884 ns ( 38.99 % ) " "Info: Total interconnect delay = 0.884 ns ( 38.99 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.267 ns" { ripple_counter_256_advanced:inst2|74161:inst1|f74161:sub|99 ripple_counter_256_advanced:inst2|74161:inst|f74161:sub|99~6 ripple_counter_256_advanced:inst2|74161:inst|f74161:sub|99~7 ripple_counter_256_advanced:inst2|74161:inst|f74161:sub|99 } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.267 ns" { ripple_counter_256_advanced:inst2|74161:inst1|f74161:sub|99 {} ripple_counter_256_advanced:inst2|74161:inst|f74161:sub|99~6 {} ripple_counter_256_advanced:inst2|74161:inst|f74161:sub|99~7 {} ripple_counter_256_advanced:inst2|74161:inst|f74161:sub|99 {} } { 0.000ns 0.477ns 0.407ns 0.000ns } { 0.000ns 0.624ns 0.651ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CP-Single destination 8.517 ns + Shortest register " "Info: + Shortest clock path from clock \"CP-Single\" to destination register is 8.517 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.150 ns) 1.150 ns CP-Single 1 CLK PIN_132 1 " "Info: 1: + IC(0.000 ns) + CELL(1.150 ns) = 1.150 ns; Loc. = PIN_132; Fanout = 1; CLK Node = 'CP-Single'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { CP-Single } "NODE_NAME" } } { "microprogram-access.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/microprogram-access/microprogram-access.bdf" { { 208 16 184 224 "CP-Single" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.524 ns) + CELL(0.970 ns) 3.644 ns start_stop:inst\|inst1 2 REG LCFF_X21_Y14_N1 1 " "Info: 2: + IC(1.524 ns) + CELL(0.970 ns) = 3.644 ns; Loc. = LCFF_X21_Y14_N1; Fanout = 1; REG Node = 'start_stop:inst\|inst1'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.494 ns" { CP-Single start_stop:inst|inst1 } "NODE_NAME" } } { "../start_stop/start_stop.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/start_stop/start_stop.bdf" { { 480 288 352 560 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.434 ns) + CELL(0.577 ns) 4.655 ns start_stop:inst\|inst9 3 COMB LCCOMB_X21_Y14_N18 6 " "Info: 3: + IC(0.434 ns) + CELL(0.577 ns) = 4.655 ns; Loc. = LCCOMB_X21_Y14_N18; Fanout = 6; COMB Node = 'start_stop:inst\|inst9'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.011 ns" { start_stop:inst|inst1 start_stop:inst|inst9 } "NODE_NAME" } } { "../start_stop/start_stop.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/start_stop/start_stop.bdf" { { 408 528 592 456 "inst9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.283 ns) + CELL(0.000 ns) 6.938 ns start_stop:inst\|inst9~clkctrl 4 COMB CLKCTRL_G3 8 " "Info: 4: + IC(2.283 ns) + CELL(0.000 ns) = 6.938 ns; Loc. = CLKCTRL_G3; Fanout = 8; COMB Node = 'start_stop:inst\|inst9~clkctrl'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.283 ns" { start_stop:inst|inst9 start_stop:inst|inst9~clkctrl } "NODE_NAME" } } { "../start_stop/start_stop.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/start_stop/start_stop.bdf" { { 408 528 592 456 "inst9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.913 ns) + CELL(0.666 ns) 8.517 ns ripple_counter_256_advanced:inst2\|74161:inst\|f74161:sub\|99 5 REG LCFF_X22_Y15_N29 4 " "Info: 5: + IC(0.913 ns) + CELL(0.666 ns) = 8.517 ns; Loc. = LCFF_X22_Y15_N29; Fanout = 4; REG Node = 'ripple_counter_256_advanced:inst2\|74161:inst\|f74161:sub\|99'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.579 ns" { start_stop:inst|inst9~clkctrl ripple_counter_256_advanced:inst2|74161:inst|f74161:sub|99 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "e:/altera/81/quartus/libraries/others/maxplus2/f74161.bdf" { { 544 640 704 624 "99" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.363 ns ( 39.49 % ) " "Info: Total cell delay = 3.363 ns ( 39.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.154 ns ( 60.51 % ) " "Info: Total interconnect delay = 5.154 ns ( 60.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.517 ns" { CP-Single start_stop:inst|inst1 start_stop:inst|inst9 start_stop:inst|inst9~clkctrl ripple_counter_256_advanced:inst2|74161:inst|f74161:sub|99 } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "8.517 ns" { CP-Single {} CP-Single~combout {} start_stop:inst|inst1 {} start_stop:inst|inst9 {} start_stop:inst|inst9~clkctrl {} ripple_counter_256_advanced:inst2|74161:inst|f74161:sub|99 {} } { 0.000ns 0.000ns 1.524ns 0.434ns 2.283ns 0.913ns } { 0.000ns 1.150ns 0.970ns 0.577ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CP-Single source 8.517 ns - Longest register " "Info: - Longest clock path from clock \"CP-Single\" to source register is 8.517 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.150 ns) 1.150 ns CP-Single 1 CLK PIN_132 1 " "Info: 1: + IC(0.000 ns) + CELL(1.150 ns) = 1.150 ns; Loc. = PIN_132; Fanout = 1; CLK Node = 'CP-Single'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { CP-Single } "NODE_NAME" } } { "microprogram-access.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/microprogram-access/microprogram-access.bdf" { { 208 16 184 224 "CP-Single" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.524 ns) + CELL(0.970 ns) 3.644 ns start_stop:inst\|inst1 2 REG LCFF_X21_Y14_N1 1 " "Info: 2: + IC(1.524 ns) + CELL(0.970 ns) = 3.644 ns; Loc. = LCFF_X21_Y14_N1; Fanout = 1; REG Node = 'start_stop:inst\|inst1'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.494 ns" { CP-Single start_stop:inst|inst1 } "NODE_NAME" } } { "../start_stop/start_stop.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/start_stop/start_stop.bdf" { { 480 288 352 560 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.434 ns) + CELL(0.577 ns) 4.655 ns start_stop:inst\|inst9 3 COMB LCCOMB_X21_Y14_N18 6 " "Info: 3: + IC(0.434 ns) + CELL(0.577 ns) = 4.655 ns; Loc. = LCCOMB_X21_Y14_N18; Fanout = 6; COMB Node = 'start_stop:inst\|inst9'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.011 ns" { start_stop:inst|inst1 start_stop:inst|inst9 } "NODE_NAME" } } { "../start_stop/start_stop.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/start_stop/start_stop.bdf" { { 408 528 592 456 "inst9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.283 ns) + CELL(0.000 ns) 6.938 ns start_stop:inst\|inst9~clkctrl 4 COMB CLKCTRL_G3 8 " "Info: 4: + IC(2.283 ns) + CELL(0.000 ns) = 6.938 ns; Loc. = CLKCTRL_G3; Fanout = 8; COMB Node = 'start_stop:inst\|inst9~clkctrl'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.283 ns" { start_stop:inst|inst9 start_stop:inst|inst9~clkctrl } "NODE_NAME" } } { "../start_stop/start_stop.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/start_stop/start_stop.bdf" { { 408 528 592 456 "inst9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.913 ns) + CELL(0.666 ns) 8.517 ns ripple_counter_256_advanced:inst2\|74161:inst1\|f74161:sub\|99 5 REG LCFF_X22_Y15_N5 8 " "Info: 5: + IC(0.913 ns) + CELL(0.666 ns) = 8.517 ns; Loc. = LCFF_X22_Y15_N5; Fanout = 8; REG Node = 'ripple_counter_256_advanced:inst2\|74161:inst1\|f74161:sub\|99'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.579 ns" { start_stop:inst|inst9~clkctrl ripple_counter_256_advanced:inst2|74161:inst1|f74161:sub|99 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "e:/altera/81/quartus/libraries/others/maxplus2/f74161.bdf" { { 544 640 704 624 "99" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.363 ns ( 39.49 % ) " "Info: Total cell delay = 3.363 ns ( 39.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.154 ns ( 60.51 % ) " "Info: Total interconnect delay = 5.154 ns ( 60.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.517 ns" { CP-Single start_stop:inst|inst1 start_stop:inst|inst9 start_stop:inst|inst9~clkctrl ripple_counter_256_advanced:inst2|74161:inst1|f74161:sub|99 } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "8.517 ns" { CP-Single {} CP-Single~combout {} start_stop:inst|inst1 {} start_stop:inst|inst9 {} start_stop:inst|inst9~clkctrl {} ripple_counter_256_advanced:inst2|74161:inst1|f74161:sub|99 {} } { 0.000ns 0.000ns 1.524ns 0.434ns 2.283ns 0.913ns } { 0.000ns 1.150ns 0.970ns 0.577ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.517 ns" { CP-Single start_stop:inst|inst1 start_stop:inst|inst9 start_stop:inst|inst9~clkctrl ripple_counter_256_advanced:inst2|74161:inst|f74161:sub|99 } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "8.517 ns" { CP-Single {} CP-Single~combout {} start_stop:inst|inst1 {} start_stop:inst|inst9 {} start_stop:inst|inst9~clkctrl {} ripple_counter_256_advanced:inst2|74161:inst|f74161:sub|99 {} } { 0.000ns 0.000ns 1.524ns 0.434ns 2.283ns 0.913ns } { 0.000ns 1.150ns 0.970ns 0.577ns 0.000ns 0.666ns } "" } } { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.517 ns" { CP-Single start_stop:inst|inst1 start_stop:inst|inst9 start_stop:inst|inst9~clkctrl ripple_counter_256_advanced:inst2|74161:inst1|f74161:sub|99 } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "8.517 ns" { CP-Single {} CP-Single~combout {} start_stop:inst|inst1 {} start_stop:inst|inst9 {} start_stop:inst|inst9~clkctrl {} ripple_counter_256_advanced:inst2|74161:inst1|f74161:sub|99 {} } { 0.000ns 0.000ns 1.524ns 0.434ns 2.283ns 0.913ns } { 0.000ns 1.150ns 0.970ns 0.577ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "f74161.bdf" "" { Schematic "e:/altera/81/quartus/libraries/others/maxplus2/f74161.bdf" { { 544 640 704 624 "99" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "f74161.bdf" "" { Schematic "e:/altera/81/quartus/libraries/others/maxplus2/f74161.bdf" { { 544 640 704 624 "99" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.267 ns" { ripple_counter_256_advanced:inst2|74161:inst1|f74161:sub|99 ripple_counter_256_advanced:inst2|74161:inst|f74161:sub|99~6 ripple_counter_256_advanced:inst2|74161:inst|f74161:sub|99~7 ripple_counter_256_advanced:inst2|74161:inst|f74161:sub|99 } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.267 ns" { ripple_counter_256_advanced:inst2|74161:inst1|f74161:sub|99 {} ripple_counter_256_advanced:inst2|74161:inst|f74161:sub|99~6 {} ripple_counter_256_advanced:inst2|74161:inst|f74161:sub|99~7 {} ripple_counter_256_advanced:inst2|74161:inst|f74161:sub|99 {} } { 0.000ns 0.477ns 0.407ns 0.000ns } { 0.000ns 0.624ns 0.651ns 0.108ns } "" } } { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.517 ns" { CP-Single start_stop:inst|inst1 start_stop:inst|inst9 start_stop:inst|inst9~clkctrl ripple_counter_256_advanced:inst2|74161:inst|f74161:sub|99 } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "8.517 ns" { CP-Single {} CP-Single~combout {} start_stop:inst|inst1 {} start_stop:inst|inst9 {} start_stop:inst|inst9~clkctrl {} ripple_counter_256_advanced:inst2|74161:inst|f74161:sub|99 {} } { 0.000ns 0.000ns 1.524ns 0.434ns 2.283ns 0.913ns } { 0.000ns 1.150ns 0.970ns 0.577ns 0.000ns 0.666ns } "" } } { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.517 ns" { CP-Single start_stop:inst|inst1 start_stop:inst|inst9 start_stop:inst|inst9~clkctrl ripple_counter_256_advanced:inst2|74161:inst1|f74161:sub|99 } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "8.517 ns" { CP-Single {} CP-Single~combout {} start_stop:inst|inst1 {} start_stop:inst|inst9 {} start_stop:inst|inst9~clkctrl {} ripple_counter_256_advanced:inst2|74161:inst1|f74161:sub|99 {} } { 0.000ns 0.000ns 1.524ns 0.434ns 2.283ns 0.913ns } { 0.000ns 1.150ns 0.970ns 0.577ns 0.000ns 0.666ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { ripple_counter_256_advanced:inst2|74161:inst|f74161:sub|99 } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { ripple_counter_256_advanced:inst2|74161:inst|f74161:sub|99 {} } {  } {  } "" } } { "f74161.bdf" "" { Schematic "e:/altera/81/quartus/libraries/others/maxplus2/f74161.bdf" { { 544 640 704 624 "99" "" } } } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 0}
{ "Info" "ITAN_NO_REG2REG_EXIST" "cpMAR " "Info: No valid register-to-register data paths exist for clock \"cpMAR\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ITAN_NO_REG2REG_EXIST" "cpMBR " "Info: No valid register-to-register data paths exist for clock \"cpMBR\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "cpPC register register ripple_counter_256_advanced:PC\|74161:inst1\|f74161:sub\|87 ripple_counter_256_advanced:PC\|74161:inst\|f74161:sub\|110 360.1 MHz Internal " "Info: Clock \"cpPC\" Internal fmax is restricted to 360.1 MHz between source register \"ripple_counter_256_advanced:PC\|74161:inst1\|f74161:sub\|87\" and destination register \"ripple_counter_256_advanced:PC\|74161:inst\|f74161:sub\|110\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.777 ns " "Info: fmax restricted to clock pin edge rate 2.777 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.245 ns + Longest register register " "Info: + Longest register to register delay is 2.245 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ripple_counter_256_advanced:PC\|74161:inst1\|f74161:sub\|87 1 REG LCFF_X29_Y8_N25 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X29_Y8_N25; Fanout = 5; REG Node = 'ripple_counter_256_advanced:PC\|74161:inst1\|f74161:sub\|87'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { ripple_counter_256_advanced:PC|74161:inst1|f74161:sub|87 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "e:/altera/81/quartus/libraries/others/maxplus2/f74161.bdf" { { 336 640 704 416 "87" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.505 ns) + CELL(0.615 ns) 1.120 ns ripple_counter_256_advanced:PC\|74161:inst\|f74161:sub\|89~11 2 COMB LCCOMB_X29_Y8_N0 4 " "Info: 2: + IC(0.505 ns) + CELL(0.615 ns) = 1.120 ns; Loc. = LCCOMB_X29_Y8_N0; Fanout = 4; COMB Node = 'ripple_counter_256_advanced:PC\|74161:inst\|f74161:sub\|89~11'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.120 ns" { ripple_counter_256_advanced:PC|74161:inst1|f74161:sub|87 ripple_counter_256_advanced:PC|74161:inst|f74161:sub|89~11 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "e:/altera/81/quartus/libraries/others/maxplus2/f74161.bdf" { { 344 224 288 384 "89" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.394 ns) + CELL(0.623 ns) 2.137 ns ripple_counter_256_advanced:PC\|74161:inst\|f74161:sub\|110~7 3 COMB LCCOMB_X29_Y8_N8 1 " "Info: 3: + IC(0.394 ns) + CELL(0.623 ns) = 2.137 ns; Loc. = LCCOMB_X29_Y8_N8; Fanout = 1; COMB Node = 'ripple_counter_256_advanced:PC\|74161:inst\|f74161:sub\|110~7'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.017 ns" { ripple_counter_256_advanced:PC|74161:inst|f74161:sub|89~11 ripple_counter_256_advanced:PC|74161:inst|f74161:sub|110~7 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "e:/altera/81/quartus/libraries/others/maxplus2/f74161.bdf" { { 752 640 704 832 "110" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 2.245 ns ripple_counter_256_advanced:PC\|74161:inst\|f74161:sub\|110 4 REG LCFF_X29_Y8_N9 2 " "Info: 4: + IC(0.000 ns) + CELL(0.108 ns) = 2.245 ns; Loc. = LCFF_X29_Y8_N9; Fanout = 2; REG Node = 'ripple_counter_256_advanced:PC\|74161:inst\|f74161:sub\|110'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { ripple_counter_256_advanced:PC|74161:inst|f74161:sub|110~7 ripple_counter_256_advanced:PC|74161:inst|f74161:sub|110 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "e:/altera/81/quartus/libraries/others/maxplus2/f74161.bdf" { { 752 640 704 832 "110" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.346 ns ( 59.96 % ) " "Info: Total cell delay = 1.346 ns ( 59.96 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.899 ns ( 40.04 % ) " "Info: Total interconnect delay = 0.899 ns ( 40.04 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.245 ns" { ripple_counter_256_advanced:PC|74161:inst1|f74161:sub|87 ripple_counter_256_advanced:PC|74161:inst|f74161:sub|89~11 ripple_counter_256_advanced:PC|74161:inst|f74161:sub|110~7 ripple_counter_256_advanced:PC|74161:inst|f74161:sub|110 } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.245 ns" { ripple_counter_256_advanced:PC|74161:inst1|f74161:sub|87 {} ripple_counter_256_advanced:PC|74161:inst|f74161:sub|89~11 {} ripple_counter_256_advanced:PC|74161:inst|f74161:sub|110~7 {} ripple_counter_256_advanced:PC|74161:inst|f74161:sub|110 {} } { 0.000ns 0.505ns 0.394ns 0.000ns } { 0.000ns 0.615ns 0.623ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "cpPC destination 7.859 ns + Shortest register " "Info: + Shortest clock path from clock \"cpPC\" to destination register is 7.859 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.984 ns) 0.984 ns cpPC 1 CLK PIN_95 1 " "Info: 1: + IC(0.000 ns) + CELL(0.984 ns) = 0.984 ns; Loc. = PIN_95; Fanout = 1; CLK Node = 'cpPC'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { cpPC } "NODE_NAME" } } { "microprogram-access.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/microprogram-access/microprogram-access.bdf" { { 328 16 184 344 "cpPC" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.602 ns) + CELL(0.624 ns) 4.210 ns inst11 2 COMB LCCOMB_X21_Y14_N22 1 " "Info: 2: + IC(2.602 ns) + CELL(0.624 ns) = 4.210 ns; Loc. = LCCOMB_X21_Y14_N22; Fanout = 1; COMB Node = 'inst11'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.226 ns" { cpPC inst11 } "NODE_NAME" } } { "microprogram-access.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/microprogram-access/microprogram-access.bdf" { { 320 720 784 368 "inst11" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.084 ns) + CELL(0.000 ns) 6.294 ns inst11~clkctrl 3 COMB CLKCTRL_G7 8 " "Info: 3: + IC(2.084 ns) + CELL(0.000 ns) = 6.294 ns; Loc. = CLKCTRL_G7; Fanout = 8; COMB Node = 'inst11~clkctrl'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.084 ns" { inst11 inst11~clkctrl } "NODE_NAME" } } { "microprogram-access.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/microprogram-access/microprogram-access.bdf" { { 320 720 784 368 "inst11" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.899 ns) + CELL(0.666 ns) 7.859 ns ripple_counter_256_advanced:PC\|74161:inst\|f74161:sub\|110 4 REG LCFF_X29_Y8_N9 2 " "Info: 4: + IC(0.899 ns) + CELL(0.666 ns) = 7.859 ns; Loc. = LCFF_X29_Y8_N9; Fanout = 2; REG Node = 'ripple_counter_256_advanced:PC\|74161:inst\|f74161:sub\|110'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.565 ns" { inst11~clkctrl ripple_counter_256_advanced:PC|74161:inst|f74161:sub|110 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "e:/altera/81/quartus/libraries/others/maxplus2/f74161.bdf" { { 752 640 704 832 "110" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.274 ns ( 28.93 % ) " "Info: Total cell delay = 2.274 ns ( 28.93 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.585 ns ( 71.07 % ) " "Info: Total interconnect delay = 5.585 ns ( 71.07 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.859 ns" { cpPC inst11 inst11~clkctrl ripple_counter_256_advanced:PC|74161:inst|f74161:sub|110 } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.859 ns" { cpPC {} cpPC~combout {} inst11 {} inst11~clkctrl {} ripple_counter_256_advanced:PC|74161:inst|f74161:sub|110 {} } { 0.000ns 0.000ns 2.602ns 2.084ns 0.899ns } { 0.000ns 0.984ns 0.624ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "cpPC source 7.859 ns - Longest register " "Info: - Longest clock path from clock \"cpPC\" to source register is 7.859 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.984 ns) 0.984 ns cpPC 1 CLK PIN_95 1 " "Info: 1: + IC(0.000 ns) + CELL(0.984 ns) = 0.984 ns; Loc. = PIN_95; Fanout = 1; CLK Node = 'cpPC'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { cpPC } "NODE_NAME" } } { "microprogram-access.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/microprogram-access/microprogram-access.bdf" { { 328 16 184 344 "cpPC" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.602 ns) + CELL(0.624 ns) 4.210 ns inst11 2 COMB LCCOMB_X21_Y14_N22 1 " "Info: 2: + IC(2.602 ns) + CELL(0.624 ns) = 4.210 ns; Loc. = LCCOMB_X21_Y14_N22; Fanout = 1; COMB Node = 'inst11'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.226 ns" { cpPC inst11 } "NODE_NAME" } } { "microprogram-access.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/microprogram-access/microprogram-access.bdf" { { 320 720 784 368 "inst11" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.084 ns) + CELL(0.000 ns) 6.294 ns inst11~clkctrl 3 COMB CLKCTRL_G7 8 " "Info: 3: + IC(2.084 ns) + CELL(0.000 ns) = 6.294 ns; Loc. = CLKCTRL_G7; Fanout = 8; COMB Node = 'inst11~clkctrl'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.084 ns" { inst11 inst11~clkctrl } "NODE_NAME" } } { "microprogram-access.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/microprogram-access/microprogram-access.bdf" { { 320 720 784 368 "inst11" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.899 ns) + CELL(0.666 ns) 7.859 ns ripple_counter_256_advanced:PC\|74161:inst1\|f74161:sub\|87 4 REG LCFF_X29_Y8_N25 5 " "Info: 4: + IC(0.899 ns) + CELL(0.666 ns) = 7.859 ns; Loc. = LCFF_X29_Y8_N25; Fanout = 5; REG Node = 'ripple_counter_256_advanced:PC\|74161:inst1\|f74161:sub\|87'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.565 ns" { inst11~clkctrl ripple_counter_256_advanced:PC|74161:inst1|f74161:sub|87 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "e:/altera/81/quartus/libraries/others/maxplus2/f74161.bdf" { { 336 640 704 416 "87" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.274 ns ( 28.93 % ) " "Info: Total cell delay = 2.274 ns ( 28.93 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.585 ns ( 71.07 % ) " "Info: Total interconnect delay = 5.585 ns ( 71.07 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.859 ns" { cpPC inst11 inst11~clkctrl ripple_counter_256_advanced:PC|74161:inst1|f74161:sub|87 } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.859 ns" { cpPC {} cpPC~combout {} inst11 {} inst11~clkctrl {} ripple_counter_256_advanced:PC|74161:inst1|f74161:sub|87 {} } { 0.000ns 0.000ns 2.602ns 2.084ns 0.899ns } { 0.000ns 0.984ns 0.624ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.859 ns" { cpPC inst11 inst11~clkctrl ripple_counter_256_advanced:PC|74161:inst|f74161:sub|110 } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.859 ns" { cpPC {} cpPC~combout {} inst11 {} inst11~clkctrl {} ripple_counter_256_advanced:PC|74161:inst|f74161:sub|110 {} } { 0.000ns 0.000ns 2.602ns 2.084ns 0.899ns } { 0.000ns 0.984ns 0.624ns 0.000ns 0.666ns } "" } } { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.859 ns" { cpPC inst11 inst11~clkctrl ripple_counter_256_advanced:PC|74161:inst1|f74161:sub|87 } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.859 ns" { cpPC {} cpPC~combout {} inst11 {} inst11~clkctrl {} ripple_counter_256_advanced:PC|74161:inst1|f74161:sub|87 {} } { 0.000ns 0.000ns 2.602ns 2.084ns 0.899ns } { 0.000ns 0.984ns 0.624ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "f74161.bdf" "" { Schematic "e:/altera/81/quartus/libraries/others/maxplus2/f74161.bdf" { { 336 640 704 416 "87" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "f74161.bdf" "" { Schematic "e:/altera/81/quartus/libraries/others/maxplus2/f74161.bdf" { { 752 640 704 832 "110" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.245 ns" { ripple_counter_256_advanced:PC|74161:inst1|f74161:sub|87 ripple_counter_256_advanced:PC|74161:inst|f74161:sub|89~11 ripple_counter_256_advanced:PC|74161:inst|f74161:sub|110~7 ripple_counter_256_advanced:PC|74161:inst|f74161:sub|110 } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.245 ns" { ripple_counter_256_advanced:PC|74161:inst1|f74161:sub|87 {} ripple_counter_256_advanced:PC|74161:inst|f74161:sub|89~11 {} ripple_counter_256_advanced:PC|74161:inst|f74161:sub|110~7 {} ripple_counter_256_advanced:PC|74161:inst|f74161:sub|110 {} } { 0.000ns 0.505ns 0.394ns 0.000ns } { 0.000ns 0.615ns 0.623ns 0.108ns } "" } } { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.859 ns" { cpPC inst11 inst11~clkctrl ripple_counter_256_advanced:PC|74161:inst|f74161:sub|110 } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.859 ns" { cpPC {} cpPC~combout {} inst11 {} inst11~clkctrl {} ripple_counter_256_advanced:PC|74161:inst|f74161:sub|110 {} } { 0.000ns 0.000ns 2.602ns 2.084ns 0.899ns } { 0.000ns 0.984ns 0.624ns 0.000ns 0.666ns } "" } } { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.859 ns" { cpPC inst11 inst11~clkctrl ripple_counter_256_advanced:PC|74161:inst1|f74161:sub|87 } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.859 ns" { cpPC {} cpPC~combout {} inst11 {} inst11~clkctrl {} ripple_counter_256_advanced:PC|74161:inst1|f74161:sub|87 {} } { 0.000ns 0.000ns 2.602ns 2.084ns 0.899ns } { 0.000ns 0.984ns 0.624ns 0.000ns 0.666ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { ripple_counter_256_advanced:PC|74161:inst|f74161:sub|110 } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { ripple_counter_256_advanced:PC|74161:inst|f74161:sub|110 {} } {  } {  } "" } } { "f74161.bdf" "" { Schematic "e:/altera/81/quartus/libraries/others/maxplus2/f74161.bdf" { { 752 640 704 832 "110" "" } } } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 0}
{ "Info" "ITDB_TSU_RESULT" "register-8_with_CLR:MAR\|register-4_with_CLR:inst2\|inst C7 CP-Constant 2.088 ns register " "Info: tsu for register \"register-8_with_CLR:MAR\|register-4_with_CLR:inst2\|inst\" (data pin = \"C7\", clock pin = \"CP-Constant\") is 2.088 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.232 ns + Longest pin register " "Info: + Longest pin to register delay is 9.232 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns C7 1 PIN PIN_201 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_201; Fanout = 1; PIN Node = 'C7'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { C7 } "NODE_NAME" } } { "microprogram-access.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/microprogram-access/microprogram-access.bdf" { { 640 1712 1888 656 "C7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.994 ns) 0.994 ns C7~0 2 COMB IOC_X3_Y19_N2 3 " "Info: 2: + IC(0.000 ns) + CELL(0.994 ns) = 0.994 ns; Loc. = IOC_X3_Y19_N2; Fanout = 3; COMB Node = 'C7~0'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.994 ns" { C7 C7~0 } "NODE_NAME" } } { "microprogram-access.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/microprogram-access/microprogram-access.bdf" { { 640 1712 1888 656 "C7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(7.778 ns) + CELL(0.460 ns) 9.232 ns register-8_with_CLR:MAR\|register-4_with_CLR:inst2\|inst 3 REG LCFF_X22_Y15_N17 1 " "Info: 3: + IC(7.778 ns) + CELL(0.460 ns) = 9.232 ns; Loc. = LCFF_X22_Y15_N17; Fanout = 1; REG Node = 'register-8_with_CLR:MAR\|register-4_with_CLR:inst2\|inst'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.238 ns" { C7~0 register-8_with_CLR:MAR|register-4_with_CLR:inst2|inst } "NODE_NAME" } } { "../register-8_with_CLR/register-4_with_CLR.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/register-8_with_CLR/register-4_with_CLR.bdf" { { 88 392 456 168 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.454 ns ( 15.75 % ) " "Info: Total cell delay = 1.454 ns ( 15.75 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "7.778 ns ( 84.25 % ) " "Info: Total interconnect delay = 7.778 ns ( 84.25 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "9.232 ns" { C7 C7~0 register-8_with_CLR:MAR|register-4_with_CLR:inst2|inst } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "9.232 ns" { C7 {} C7~0 {} register-8_with_CLR:MAR|register-4_with_CLR:inst2|inst {} } { 0.000ns 0.000ns 7.778ns } { 0.000ns 0.994ns 0.460ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "../register-8_with_CLR/register-4_with_CLR.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/register-8_with_CLR/register-4_with_CLR.bdf" { { 88 392 456 168 "inst" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CP-Constant destination 7.104 ns - Shortest register " "Info: - Shortest clock path from clock \"CP-Constant\" to destination register is 7.104 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.150 ns) 1.150 ns CP-Constant 1 CLK PIN_131 1 " "Info: 1: + IC(0.000 ns) + CELL(1.150 ns) = 1.150 ns; Loc. = PIN_131; Fanout = 1; CLK Node = 'CP-Constant'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { CP-Constant } "NODE_NAME" } } { "microprogram-access.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/microprogram-access/microprogram-access.bdf" { { 192 16 184 208 "CP-Constant" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.521 ns) + CELL(0.206 ns) 2.877 ns start_stop:inst\|inst9 2 COMB LCCOMB_X21_Y14_N18 6 " "Info: 2: + IC(1.521 ns) + CELL(0.206 ns) = 2.877 ns; Loc. = LCCOMB_X21_Y14_N18; Fanout = 6; COMB Node = 'start_stop:inst\|inst9'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.727 ns" { CP-Constant start_stop:inst|inst9 } "NODE_NAME" } } { "../start_stop/start_stop.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/start_stop/start_stop.bdf" { { 408 528 592 456 "inst9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.384 ns) + CELL(0.202 ns) 3.463 ns inst12 3 COMB LCCOMB_X21_Y14_N4 1 " "Info: 3: + IC(0.384 ns) + CELL(0.202 ns) = 3.463 ns; Loc. = LCCOMB_X21_Y14_N4; Fanout = 1; COMB Node = 'inst12'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.586 ns" { start_stop:inst|inst9 inst12 } "NODE_NAME" } } { "microprogram-access.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/microprogram-access/microprogram-access.bdf" { { 368 720 784 416 "inst12" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.062 ns) + CELL(0.000 ns) 5.525 ns inst12~clkctrl 4 COMB CLKCTRL_G4 8 " "Info: 4: + IC(2.062 ns) + CELL(0.000 ns) = 5.525 ns; Loc. = CLKCTRL_G4; Fanout = 8; COMB Node = 'inst12~clkctrl'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.062 ns" { inst12 inst12~clkctrl } "NODE_NAME" } } { "microprogram-access.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/microprogram-access/microprogram-access.bdf" { { 368 720 784 416 "inst12" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.913 ns) + CELL(0.666 ns) 7.104 ns register-8_with_CLR:MAR\|register-4_with_CLR:inst2\|inst 5 REG LCFF_X22_Y15_N17 1 " "Info: 5: + IC(0.913 ns) + CELL(0.666 ns) = 7.104 ns; Loc. = LCFF_X22_Y15_N17; Fanout = 1; REG Node = 'register-8_with_CLR:MAR\|register-4_with_CLR:inst2\|inst'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.579 ns" { inst12~clkctrl register-8_with_CLR:MAR|register-4_with_CLR:inst2|inst } "NODE_NAME" } } { "../register-8_with_CLR/register-4_with_CLR.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/register-8_with_CLR/register-4_with_CLR.bdf" { { 88 392 456 168 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.224 ns ( 31.31 % ) " "Info: Total cell delay = 2.224 ns ( 31.31 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.880 ns ( 68.69 % ) " "Info: Total interconnect delay = 4.880 ns ( 68.69 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.104 ns" { CP-Constant start_stop:inst|inst9 inst12 inst12~clkctrl register-8_with_CLR:MAR|register-4_with_CLR:inst2|inst } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.104 ns" { CP-Constant {} CP-Constant~combout {} start_stop:inst|inst9 {} inst12 {} inst12~clkctrl {} register-8_with_CLR:MAR|register-4_with_CLR:inst2|inst {} } { 0.000ns 0.000ns 1.521ns 0.384ns 2.062ns 0.913ns } { 0.000ns 1.150ns 0.206ns 0.202ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "9.232 ns" { C7 C7~0 register-8_with_CLR:MAR|register-4_with_CLR:inst2|inst } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "9.232 ns" { C7 {} C7~0 {} register-8_with_CLR:MAR|register-4_with_CLR:inst2|inst {} } { 0.000ns 0.000ns 7.778ns } { 0.000ns 0.994ns 0.460ns } "" } } { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.104 ns" { CP-Constant start_stop:inst|inst9 inst12 inst12~clkctrl register-8_with_CLR:MAR|register-4_with_CLR:inst2|inst } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.104 ns" { CP-Constant {} CP-Constant~combout {} start_stop:inst|inst9 {} inst12 {} inst12~clkctrl {} register-8_with_CLR:MAR|register-4_with_CLR:inst2|inst {} } { 0.000ns 0.000ns 1.521ns 0.384ns 2.062ns 0.913ns } { 0.000ns 1.150ns 0.206ns 0.202ns 0.000ns 0.666ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "CP-Single Y4 ripple_counter_256_advanced:PC\|74161:inst\|f74161:sub\|9 16.737 ns register " "Info: tco from clock \"CP-Single\" to destination pin \"Y4\" through register \"ripple_counter_256_advanced:PC\|74161:inst\|f74161:sub\|9\" is 16.737 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CP-Single source 8.885 ns + Longest register " "Info: + Longest clock path from clock \"CP-Single\" to source register is 8.885 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.150 ns) 1.150 ns CP-Single 1 CLK PIN_132 1 " "Info: 1: + IC(0.000 ns) + CELL(1.150 ns) = 1.150 ns; Loc. = PIN_132; Fanout = 1; CLK Node = 'CP-Single'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { CP-Single } "NODE_NAME" } } { "microprogram-access.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/microprogram-access/microprogram-access.bdf" { { 208 16 184 224 "CP-Single" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.524 ns) + CELL(0.970 ns) 3.644 ns start_stop:inst\|inst1 2 REG LCFF_X21_Y14_N1 1 " "Info: 2: + IC(1.524 ns) + CELL(0.970 ns) = 3.644 ns; Loc. = LCFF_X21_Y14_N1; Fanout = 1; REG Node = 'start_stop:inst\|inst1'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.494 ns" { CP-Single start_stop:inst|inst1 } "NODE_NAME" } } { "../start_stop/start_stop.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/start_stop/start_stop.bdf" { { 480 288 352 560 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.434 ns) + CELL(0.577 ns) 4.655 ns start_stop:inst\|inst9 3 COMB LCCOMB_X21_Y14_N18 6 " "Info: 3: + IC(0.434 ns) + CELL(0.577 ns) = 4.655 ns; Loc. = LCCOMB_X21_Y14_N18; Fanout = 6; COMB Node = 'start_stop:inst\|inst9'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.011 ns" { start_stop:inst|inst1 start_stop:inst|inst9 } "NODE_NAME" } } { "../start_stop/start_stop.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/start_stop/start_stop.bdf" { { 408 528 592 456 "inst9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.379 ns) + CELL(0.202 ns) 5.236 ns inst11 4 COMB LCCOMB_X21_Y14_N22 1 " "Info: 4: + IC(0.379 ns) + CELL(0.202 ns) = 5.236 ns; Loc. = LCCOMB_X21_Y14_N22; Fanout = 1; COMB Node = 'inst11'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.581 ns" { start_stop:inst|inst9 inst11 } "NODE_NAME" } } { "microprogram-access.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/microprogram-access/microprogram-access.bdf" { { 320 720 784 368 "inst11" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.084 ns) + CELL(0.000 ns) 7.320 ns inst11~clkctrl 5 COMB CLKCTRL_G7 8 " "Info: 5: + IC(2.084 ns) + CELL(0.000 ns) = 7.320 ns; Loc. = CLKCTRL_G7; Fanout = 8; COMB Node = 'inst11~clkctrl'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.084 ns" { inst11 inst11~clkctrl } "NODE_NAME" } } { "microprogram-access.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/microprogram-access/microprogram-access.bdf" { { 320 720 784 368 "inst11" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.899 ns) + CELL(0.666 ns) 8.885 ns ripple_counter_256_advanced:PC\|74161:inst\|f74161:sub\|9 6 REG LCFF_X29_Y8_N31 5 " "Info: 6: + IC(0.899 ns) + CELL(0.666 ns) = 8.885 ns; Loc. = LCFF_X29_Y8_N31; Fanout = 5; REG Node = 'ripple_counter_256_advanced:PC\|74161:inst\|f74161:sub\|9'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.565 ns" { inst11~clkctrl ripple_counter_256_advanced:PC|74161:inst|f74161:sub|9 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "e:/altera/81/quartus/libraries/others/maxplus2/f74161.bdf" { { 128 640 704 208 "9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.565 ns ( 40.12 % ) " "Info: Total cell delay = 3.565 ns ( 40.12 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.320 ns ( 59.88 % ) " "Info: Total interconnect delay = 5.320 ns ( 59.88 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.885 ns" { CP-Single start_stop:inst|inst1 start_stop:inst|inst9 inst11 inst11~clkctrl ripple_counter_256_advanced:PC|74161:inst|f74161:sub|9 } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "8.885 ns" { CP-Single {} CP-Single~combout {} start_stop:inst|inst1 {} start_stop:inst|inst9 {} inst11 {} inst11~clkctrl {} ripple_counter_256_advanced:PC|74161:inst|f74161:sub|9 {} } { 0.000ns 0.000ns 1.524ns 0.434ns 0.379ns 2.084ns 0.899ns } { 0.000ns 1.150ns 0.970ns 0.577ns 0.202ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "f74161.bdf" "" { Schematic "e:/altera/81/quartus/libraries/others/maxplus2/f74161.bdf" { { 128 640 704 208 "9" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.548 ns + Longest register pin " "Info: + Longest register to pin delay is 7.548 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ripple_counter_256_advanced:PC\|74161:inst\|f74161:sub\|9 1 REG LCFF_X29_Y8_N31 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X29_Y8_N31; Fanout = 5; REG Node = 'ripple_counter_256_advanced:PC\|74161:inst\|f74161:sub\|9'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { ripple_counter_256_advanced:PC|74161:inst|f74161:sub|9 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "e:/altera/81/quartus/libraries/others/maxplus2/f74161.bdf" { { 128 640 704 208 "9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.381 ns) + CELL(0.624 ns) 3.005 ns mux2-8:inst1\|inst13 2 COMB LCCOMB_X22_Y15_N30 1 " "Info: 2: + IC(2.381 ns) + CELL(0.624 ns) = 3.005 ns; Loc. = LCCOMB_X22_Y15_N30; Fanout = 1; COMB Node = 'mux2-8:inst1\|inst13'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.005 ns" { ripple_counter_256_advanced:PC|74161:inst|f74161:sub|9 mux2-8:inst1|inst13 } "NODE_NAME" } } { "../mux2-8/mux2-8.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/mux2-8/mux2-8.bdf" { { 512 408 472 560 "inst13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.287 ns) + CELL(3.256 ns) 7.548 ns Y4 3 PIN PIN_173 0 " "Info: 3: + IC(1.287 ns) + CELL(3.256 ns) = 7.548 ns; Loc. = PIN_173; Fanout = 0; PIN Node = 'Y4'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.543 ns" { mux2-8:inst1|inst13 Y4 } "NODE_NAME" } } { "microprogram-access.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/microprogram-access/microprogram-access.bdf" { { -64 1960 2136 -48 "Y4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.880 ns ( 51.40 % ) " "Info: Total cell delay = 3.880 ns ( 51.40 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.668 ns ( 48.60 % ) " "Info: Total interconnect delay = 3.668 ns ( 48.60 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.548 ns" { ripple_counter_256_advanced:PC|74161:inst|f74161:sub|9 mux2-8:inst1|inst13 Y4 } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.548 ns" { ripple_counter_256_advanced:PC|74161:inst|f74161:sub|9 {} mux2-8:inst1|inst13 {} Y4 {} } { 0.000ns 2.381ns 1.287ns } { 0.000ns 0.624ns 3.256ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.885 ns" { CP-Single start_stop:inst|inst1 start_stop:inst|inst9 inst11 inst11~clkctrl ripple_counter_256_advanced:PC|74161:inst|f74161:sub|9 } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "8.885 ns" { CP-Single {} CP-Single~combout {} start_stop:inst|inst1 {} start_stop:inst|inst9 {} inst11 {} inst11~clkctrl {} ripple_counter_256_advanced:PC|74161:inst|f74161:sub|9 {} } { 0.000ns 0.000ns 1.524ns 0.434ns 0.379ns 2.084ns 0.899ns } { 0.000ns 1.150ns 0.970ns 0.577ns 0.202ns 0.000ns 0.666ns } "" } } { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.548 ns" { ripple_counter_256_advanced:PC|74161:inst|f74161:sub|9 mux2-8:inst1|inst13 Y4 } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.548 ns" { ripple_counter_256_advanced:PC|74161:inst|f74161:sub|9 {} mux2-8:inst1|inst13 {} Y4 {} } { 0.000ns 2.381ns 1.287ns } { 0.000ns 0.624ns 3.256ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TPD_RESULT" "mux-B Y7 13.733 ns Longest " "Info: Longest tpd from source pin \"mux-B\" to destination pin \"Y7\" is 13.733 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.994 ns) 0.994 ns mux-B 1 PIN PIN_97 8 " "Info: 1: + IC(0.000 ns) + CELL(0.994 ns) = 0.994 ns; Loc. = PIN_97; Fanout = 8; PIN Node = 'mux-B'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { mux-B } "NODE_NAME" } } { "microprogram-access.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/microprogram-access/microprogram-access.bdf" { { 632 16 184 648 "mux-B" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(7.543 ns) + CELL(0.651 ns) 9.188 ns mux2-8:inst1\|inst7 2 COMB LCCOMB_X22_Y15_N16 1 " "Info: 2: + IC(7.543 ns) + CELL(0.651 ns) = 9.188 ns; Loc. = LCCOMB_X22_Y15_N16; Fanout = 1; COMB Node = 'mux2-8:inst1\|inst7'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.194 ns" { mux-B mux2-8:inst1|inst7 } "NODE_NAME" } } { "../mux2-8/mux2-8.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/mux2-8/mux2-8.bdf" { { 104 408 472 152 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.279 ns) + CELL(3.266 ns) 13.733 ns Y7 3 PIN PIN_179 0 " "Info: 3: + IC(1.279 ns) + CELL(3.266 ns) = 13.733 ns; Loc. = PIN_179; Fanout = 0; PIN Node = 'Y7'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.545 ns" { mux2-8:inst1|inst7 Y7 } "NODE_NAME" } } { "microprogram-access.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/microprogram-access/microprogram-access.bdf" { { -112 1960 2136 -96 "Y7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.911 ns ( 35.76 % ) " "Info: Total cell delay = 4.911 ns ( 35.76 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "8.822 ns ( 64.24 % ) " "Info: Total interconnect delay = 8.822 ns ( 64.24 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "13.733 ns" { mux-B mux2-8:inst1|inst7 Y7 } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "13.733 ns" { mux-B {} mux-B~combout {} mux2-8:inst1|inst7 {} Y7 {} } { 0.000ns 0.000ns 7.543ns 1.279ns } { 0.000ns 0.994ns 0.651ns 3.266ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 0}
{ "Info" "ITDB_TH_RESULT" "MBR-with-tri:MBR\|register-8_with_CLR:inst\|register-4_with_CLR:inst\|inst1 C2 CP-Single 1.408 ns register " "Info: th for register \"MBR-with-tri:MBR\|register-8_with_CLR:inst\|register-4_with_CLR:inst\|inst1\" (data pin = \"C2\", clock pin = \"CP-Single\") is 1.408 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CP-Single destination 9.267 ns + Longest register " "Info: + Longest clock path from clock \"CP-Single\" to destination register is 9.267 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.150 ns) 1.150 ns CP-Single 1 CLK PIN_132 1 " "Info: 1: + IC(0.000 ns) + CELL(1.150 ns) = 1.150 ns; Loc. = PIN_132; Fanout = 1; CLK Node = 'CP-Single'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { CP-Single } "NODE_NAME" } } { "microprogram-access.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/microprogram-access/microprogram-access.bdf" { { 208 16 184 224 "CP-Single" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.524 ns) + CELL(0.970 ns) 3.644 ns start_stop:inst\|inst1 2 REG LCFF_X21_Y14_N1 1 " "Info: 2: + IC(1.524 ns) + CELL(0.970 ns) = 3.644 ns; Loc. = LCFF_X21_Y14_N1; Fanout = 1; REG Node = 'start_stop:inst\|inst1'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.494 ns" { CP-Single start_stop:inst|inst1 } "NODE_NAME" } } { "../start_stop/start_stop.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/start_stop/start_stop.bdf" { { 480 288 352 560 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.434 ns) + CELL(0.577 ns) 4.655 ns start_stop:inst\|inst9 3 COMB LCCOMB_X21_Y14_N18 6 " "Info: 3: + IC(0.434 ns) + CELL(0.577 ns) = 4.655 ns; Loc. = LCCOMB_X21_Y14_N18; Fanout = 6; COMB Node = 'start_stop:inst\|inst9'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.011 ns" { start_stop:inst|inst1 start_stop:inst|inst9 } "NODE_NAME" } } { "../start_stop/start_stop.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/start_stop/start_stop.bdf" { { 408 528 592 456 "inst9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.384 ns) + CELL(0.202 ns) 5.241 ns inst13 4 COMB LCCOMB_X21_Y14_N8 1 " "Info: 4: + IC(0.384 ns) + CELL(0.202 ns) = 5.241 ns; Loc. = LCCOMB_X21_Y14_N8; Fanout = 1; COMB Node = 'inst13'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.586 ns" { start_stop:inst|inst9 inst13 } "NODE_NAME" } } { "microprogram-access.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/microprogram-access/microprogram-access.bdf" { { 416 720 784 464 "inst13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.453 ns) + CELL(0.000 ns) 7.694 ns inst13~clkctrl 5 COMB CLKCTRL_G0 8 " "Info: 5: + IC(2.453 ns) + CELL(0.000 ns) = 7.694 ns; Loc. = CLKCTRL_G0; Fanout = 8; COMB Node = 'inst13~clkctrl'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.453 ns" { inst13 inst13~clkctrl } "NODE_NAME" } } { "microprogram-access.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/microprogram-access/microprogram-access.bdf" { { 416 720 784 464 "inst13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.907 ns) + CELL(0.666 ns) 9.267 ns MBR-with-tri:MBR\|register-8_with_CLR:inst\|register-4_with_CLR:inst\|inst1 6 REG LCFF_X21_Y14_N3 1 " "Info: 6: + IC(0.907 ns) + CELL(0.666 ns) = 9.267 ns; Loc. = LCFF_X21_Y14_N3; Fanout = 1; REG Node = 'MBR-with-tri:MBR\|register-8_with_CLR:inst\|register-4_with_CLR:inst\|inst1'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.573 ns" { inst13~clkctrl MBR-with-tri:MBR|register-8_with_CLR:inst|register-4_with_CLR:inst|inst1 } "NODE_NAME" } } { "../register-8_with_CLR/register-4_with_CLR.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/register-8_with_CLR/register-4_with_CLR.bdf" { { 208 392 456 288 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.565 ns ( 38.47 % ) " "Info: Total cell delay = 3.565 ns ( 38.47 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.702 ns ( 61.53 % ) " "Info: Total interconnect delay = 5.702 ns ( 61.53 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "9.267 ns" { CP-Single start_stop:inst|inst1 start_stop:inst|inst9 inst13 inst13~clkctrl MBR-with-tri:MBR|register-8_with_CLR:inst|register-4_with_CLR:inst|inst1 } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "9.267 ns" { CP-Single {} CP-Single~combout {} start_stop:inst|inst1 {} start_stop:inst|inst9 {} inst13 {} inst13~clkctrl {} MBR-with-tri:MBR|register-8_with_CLR:inst|register-4_with_CLR:inst|inst1 {} } { 0.000ns 0.000ns 1.524ns 0.434ns 0.384ns 2.453ns 0.907ns } { 0.000ns 1.150ns 0.970ns 0.577ns 0.202ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "../register-8_with_CLR/register-4_with_CLR.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/register-8_with_CLR/register-4_with_CLR.bdf" { { 208 392 456 288 "inst1" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.165 ns - Shortest pin register " "Info: - Shortest pin to register delay is 8.165 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns C2 1 PIN PIN_195 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_195; Fanout = 1; PIN Node = 'C2'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { C2 } "NODE_NAME" } } { "microprogram-access.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/microprogram-access/microprogram-access.bdf" { { 520 1712 1888 536 "C2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.964 ns) 0.964 ns C2~0 2 COMB IOC_X9_Y19_N2 3 " "Info: 2: + IC(0.000 ns) + CELL(0.964 ns) = 0.964 ns; Loc. = IOC_X9_Y19_N2; Fanout = 3; COMB Node = 'C2~0'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.964 ns" { C2 C2~0 } "NODE_NAME" } } { "microprogram-access.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/microprogram-access/microprogram-access.bdf" { { 520 1712 1888 536 "C2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(6.887 ns) + CELL(0.206 ns) 8.057 ns MBR-with-tri:MBR\|register-8_with_CLR:inst\|register-4_with_CLR:inst\|inst1~feeder 3 COMB LCCOMB_X21_Y14_N2 1 " "Info: 3: + IC(6.887 ns) + CELL(0.206 ns) = 8.057 ns; Loc. = LCCOMB_X21_Y14_N2; Fanout = 1; COMB Node = 'MBR-with-tri:MBR\|register-8_with_CLR:inst\|register-4_with_CLR:inst\|inst1~feeder'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.093 ns" { C2~0 MBR-with-tri:MBR|register-8_with_CLR:inst|register-4_with_CLR:inst|inst1~feeder } "NODE_NAME" } } { "../register-8_with_CLR/register-4_with_CLR.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/register-8_with_CLR/register-4_with_CLR.bdf" { { 208 392 456 288 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 8.165 ns MBR-with-tri:MBR\|register-8_with_CLR:inst\|register-4_with_CLR:inst\|inst1 4 REG LCFF_X21_Y14_N3 1 " "Info: 4: + IC(0.000 ns) + CELL(0.108 ns) = 8.165 ns; Loc. = LCFF_X21_Y14_N3; Fanout = 1; REG Node = 'MBR-with-tri:MBR\|register-8_with_CLR:inst\|register-4_with_CLR:inst\|inst1'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { MBR-with-tri:MBR|register-8_with_CLR:inst|register-4_with_CLR:inst|inst1~feeder MBR-with-tri:MBR|register-8_with_CLR:inst|register-4_with_CLR:inst|inst1 } "NODE_NAME" } } { "../register-8_with_CLR/register-4_with_CLR.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/register-8_with_CLR/register-4_with_CLR.bdf" { { 208 392 456 288 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.278 ns ( 15.65 % ) " "Info: Total cell delay = 1.278 ns ( 15.65 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.887 ns ( 84.35 % ) " "Info: Total interconnect delay = 6.887 ns ( 84.35 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.165 ns" { C2 C2~0 MBR-with-tri:MBR|register-8_with_CLR:inst|register-4_with_CLR:inst|inst1~feeder MBR-with-tri:MBR|register-8_with_CLR:inst|register-4_with_CLR:inst|inst1 } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "8.165 ns" { C2 {} C2~0 {} MBR-with-tri:MBR|register-8_with_CLR:inst|register-4_with_CLR:inst|inst1~feeder {} MBR-with-tri:MBR|register-8_with_CLR:inst|register-4_with_CLR:inst|inst1 {} } { 0.000ns 0.000ns 6.887ns 0.000ns } { 0.000ns 0.964ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "9.267 ns" { CP-Single start_stop:inst|inst1 start_stop:inst|inst9 inst13 inst13~clkctrl MBR-with-tri:MBR|register-8_with_CLR:inst|register-4_with_CLR:inst|inst1 } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "9.267 ns" { CP-Single {} CP-Single~combout {} start_stop:inst|inst1 {} start_stop:inst|inst9 {} inst13 {} inst13~clkctrl {} MBR-with-tri:MBR|register-8_with_CLR:inst|register-4_with_CLR:inst|inst1 {} } { 0.000ns 0.000ns 1.524ns 0.434ns 0.384ns 2.453ns 0.907ns } { 0.000ns 1.150ns 0.970ns 0.577ns 0.202ns 0.000ns 0.666ns } "" } } { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.165 ns" { C2 C2~0 MBR-with-tri:MBR|register-8_with_CLR:inst|register-4_with_CLR:inst|inst1~feeder MBR-with-tri:MBR|register-8_with_CLR:inst|register-4_with_CLR:inst|inst1 } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "8.165 ns" { C2 {} C2~0 {} MBR-with-tri:MBR|register-8_with_CLR:inst|register-4_with_CLR:inst|inst1~feeder {} MBR-with-tri:MBR|register-8_with_CLR:inst|register-4_with_CLR:inst|inst1 {} } { 0.000ns 0.000ns 6.887ns 0.000ns } { 0.000ns 0.964ns 0.206ns 0.108ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "184 " "Info: Peak virtual memory: 184 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Sat Apr 13 13:28:19 2024 " "Info: Processing ended: Sat Apr 13 13:28:19 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
