chickDie_rom.v,verilog,xil_defaultlib,../../../../Final_Project.gen/sources_1/ip/chickDie_rom/sim/chickDie_rom.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
