v++ -c -k  xilGzipZlibCompressMM -I/home/jiong/bsc-project/components/security/include -I/home/jiong/bsc-project/kernels/security/include -I/home/jiong/bsc-project/components/data_compression/include -I/home/jiong/bsc-project/kernels/data_compression/include /home/jiong/bsc-project/kernels/data_compression/src/xilGzipZlibCompressMM.cpp -o xilGzipZlibCompressMM.xo -t hw -g --platform /opt/xilinx/platforms/xilinx_u50_gen3x16_xdma_201920_3/xilinx_u50_gen3x16_xdma_201920_3.xpfm --log_dir log --report_dir report
Option Map File Used: '/share/xilinx/Vitis/2020.2/data/vitis/vpp/optMap.xml'

****** v++ v2020.2 (64-bit)
  **** SW Build (by xbuild) on 2020-11-18-05:13:29
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

INFO: [v++ 60-1306] Additional information associated with this v++ compile can be found at:
	Reports: /home/jiong/bsc-project/xclbin/build/data_compression_U50/gzip_zlib_compress/report/xilGzipZlibCompressMM
	Log files: /home/jiong/bsc-project/xclbin/build/data_compression_U50/gzip_zlib_compress/log/xilGzipZlibCompressMM
Running Dispatch Server on port:43283
INFO: [v++ 60-1548] Creating build summary session with primary output /home/jiong/bsc-project/xclbin/build/data_compression_U50/gzip_zlib_compress/xilGzipZlibCompressMM.xo.compile_summary, at Mon Jan  9 04:53:40 2023
INFO: [v++ 60-1316] Initiating connection to rulecheck server, at Mon Jan  9 04:53:40 2023
Running Rule Check Server on port:41393
INFO: [v++ 60-1315] Creating rulecheck session with output '/home/jiong/bsc-project/xclbin/build/data_compression_U50/gzip_zlib_compress/report/xilGzipZlibCompressMM/v++_compile_xilGzipZlibCompressMM_guidance.html', at Mon Jan  9 04:53:44 2023
INFO: [v++ 60-895]   Target platform: /opt/xilinx/platforms/xilinx_u50_gen3x16_xdma_201920_3/xilinx_u50_gen3x16_xdma_201920_3.xpfm
INFO: [v++ 60-1578]   This platform contains Xilinx Shell Archive '/opt/xilinx/platforms/xilinx_u50_gen3x16_xdma_201920_3/hw/hw.xsa'
INFO: [v++ 74-74] Compiler Version string: 2020.2
INFO: [v++ 60-585] Compiling for hardware target
INFO: [v++ 60-423]   Target device: xilinx_u50_gen3x16_xdma_201920_3
INFO: [v++ 60-242] Creating kernel: 'xilGzipZlibCompressMM'
WARNING: /share/xilinx/Vitis/2020.2/tps/lnx64/jre9.0.4 does not exist.

===>The following messages were generated while  performing high-level synthesis for kernel: xilGzipZlibCompressMM Log file: /home/jiong/bsc-project/xclbin/build/data_compression_U50/gzip_zlib_compress/_x/xilGzipZlibCompressMM/xilGzipZlibCompressMM/vitis_hls.log :
INFO: [v++ 204-61] Pipelining loop 'mm2s_VITIS_LOOP_697_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'mm2s_VITIS_LOOP_697_1'
INFO: [v++ 204-61] Pipelining loop 'duplicator'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'duplicator'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_244_2'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 9, loop 'VITIS_LOOP_244_2'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_278_5'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'VITIS_LOOP_278_5'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_2412_4'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'VITIS_LOOP_2412_4'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_2443_7'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'VITIS_LOOP_2443_7'
INFO: [v++ 204-61] Pipelining loop 'multicoreDistributor'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'multicoreDistributor'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_167_2'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_167_2'
INFO: [v++ 204-61] Pipelining loop 'downsizer_assign'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'downsizer_assign'
INFO: [v++ 204-61] Pipelining loop 'downsizer_assign'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'downsizer_assign'
INFO: [v++ 204-61] Pipelining loop 'downsizer_assign'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'downsizer_assign'
INFO: [v++ 204-61] Pipelining loop 'downsizer_assign'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'downsizer_assign'
INFO: [v++ 204-61] Pipelining loop 'downsizer_assign'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'downsizer_assign'
INFO: [v++ 204-61] Pipelining loop 'downsizer_assign'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'downsizer_assign'
INFO: [v++ 204-61] Pipelining loop 'downsizer_assign'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'downsizer_assign'
INFO: [v++ 204-61] Pipelining loop 'downsizer_assign'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'downsizer_assign'
INFO: [v++ 204-61] Pipelining loop 'dict_flush'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'dict_flush'
INFO: [v++ 204-61] Pipelining loop 'lz_fill_present_win'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'lz_fill_present_win'
INFO: [v++ 204-61] Pipelining loop 'lz_fill_circular_buf'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'lz_fill_circular_buf'
INFO: [v++ 204-61] Pipelining loop 'lz_compress'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 9, loop 'lz_compress'
INFO: [v++ 204-61] Pipelining loop 'lz_compress_leftover'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'lz_compress_leftover'
INFO: [v++ 204-61] Pipelining loop 'lz_left_bytes'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'lz_left_bytes'
INFO: [v++ 204-61] Pipelining loop 'lz_bestMatchFilter'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'lz_bestMatchFilter'
INFO: [v++ 204-61] Pipelining loop 'lz_booster_init_buf'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'lz_booster_init_buf'
INFO: [v++ 204-61] Pipelining loop 'lz_booster'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'lz_booster'
INFO: [v++ 204-61] Pipelining loop 'lz_booster_left_bytes'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'lz_booster_left_bytes'
INFO: [v++ 204-61] Pipelining loop 'ltree_init'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'ltree_init'
INFO: [v++ 204-61] Pipelining loop 'dtree_init'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'dtree_init'
INFO: [v++ 204-61] Pipelining loop 'lz77_divide'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'lz77_divide'
INFO: [v++ 204-61] Pipelining loop 'read_write_ltree'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'read_write_ltree'
INFO: [v++ 204-61] Pipelining loop 'read_write_dtree'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'read_write_dtree'
INFO: [v++ 204-61] Pipelining loop 'dict_flush'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'dict_flush'
INFO: [v++ 204-61] Pipelining loop 'lz_fill_present_win'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'lz_fill_present_win'
INFO: [v++ 204-61] Pipelining loop 'lz_fill_circular_buf'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'lz_fill_circular_buf'
INFO: [v++ 204-61] Pipelining loop 'lz_compress'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 9, loop 'lz_compress'
INFO: [v++ 204-61] Pipelining loop 'lz_compress_leftover'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'lz_compress_leftover'
INFO: [v++ 204-61] Pipelining loop 'lz_left_bytes'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'lz_left_bytes'
INFO: [v++ 204-61] Pipelining loop 'lz_bestMatchFilter'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'lz_bestMatchFilter'
INFO: [v++ 204-61] Pipelining loop 'lz_booster_init_buf'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'lz_booster_init_buf'
INFO: [v++ 204-61] Pipelining loop 'lz_booster'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'lz_booster'
INFO: [v++ 204-61] Pipelining loop 'lz_booster_left_bytes'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'lz_booster_left_bytes'
INFO: [v++ 204-61] Pipelining loop 'ltree_init'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'ltree_init'
INFO: [v++ 204-61] Pipelining loop 'dtree_init'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'dtree_init'
INFO: [v++ 204-61] Pipelining loop 'lz77_divide'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'lz77_divide'
INFO: [v++ 204-61] Pipelining loop 'read_write_ltree'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'read_write_ltree'
INFO: [v++ 204-61] Pipelining loop 'read_write_dtree'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'read_write_dtree'
INFO: [v++ 204-61] Pipelining loop 'dict_flush'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'dict_flush'
INFO: [v++ 204-61] Pipelining loop 'lz_fill_present_win'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'lz_fill_present_win'
INFO: [v++ 204-61] Pipelining loop 'lz_fill_circular_buf'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'lz_fill_circular_buf'
INFO: [v++ 204-61] Pipelining loop 'lz_compress'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 9, loop 'lz_compress'
INFO: [v++ 204-61] Pipelining loop 'lz_compress_leftover'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'lz_compress_leftover'
INFO: [v++ 204-61] Pipelining loop 'lz_left_bytes'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'lz_left_bytes'
INFO: [v++ 204-61] Pipelining loop 'lz_bestMatchFilter'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'lz_bestMatchFilter'
INFO: [v++ 204-61] Pipelining loop 'lz_booster_init_buf'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'lz_booster_init_buf'
INFO: [v++ 204-61] Pipelining loop 'lz_booster'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'lz_booster'
INFO: [v++ 204-61] Pipelining loop 'lz_booster_left_bytes'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'lz_booster_left_bytes'
INFO: [v++ 204-61] Pipelining loop 'ltree_init'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'ltree_init'
INFO: [v++ 204-61] Pipelining loop 'dtree_init'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'dtree_init'
INFO: [v++ 204-61] Pipelining loop 'lz77_divide'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'lz77_divide'
INFO: [v++ 204-61] Pipelining loop 'read_write_ltree'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'read_write_ltree'
INFO: [v++ 204-61] Pipelining loop 'read_write_dtree'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'read_write_dtree'
INFO: [v++ 204-61] Pipelining loop 'dict_flush'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'dict_flush'
INFO: [v++ 204-61] Pipelining loop 'lz_fill_present_win'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'lz_fill_present_win'
INFO: [v++ 204-61] Pipelining loop 'lz_fill_circular_buf'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'lz_fill_circular_buf'
INFO: [v++ 204-61] Pipelining loop 'lz_compress'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 9, loop 'lz_compress'
INFO: [v++ 204-61] Pipelining loop 'lz_compress_leftover'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'lz_compress_leftover'
INFO: [v++ 204-61] Pipelining loop 'lz_left_bytes'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'lz_left_bytes'
INFO: [v++ 204-61] Pipelining loop 'lz_bestMatchFilter'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'lz_bestMatchFilter'
INFO: [v++ 204-61] Pipelining loop 'lz_booster_init_buf'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'lz_booster_init_buf'
INFO: [v++ 204-61] Pipelining loop 'lz_booster'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'lz_booster'
INFO: [v++ 204-61] Pipelining loop 'lz_booster_left_bytes'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'lz_booster_left_bytes'
INFO: [v++ 204-61] Pipelining loop 'ltree_init'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'ltree_init'
INFO: [v++ 204-61] Pipelining loop 'dtree_init'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'dtree_init'
INFO: [v++ 204-61] Pipelining loop 'lz77_divide'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'lz77_divide'
INFO: [v++ 204-61] Pipelining loop 'read_write_ltree'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'read_write_ltree'
INFO: [v++ 204-61] Pipelining loop 'read_write_dtree'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'read_write_dtree'
INFO: [v++ 204-61] Pipelining loop 'dict_flush'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'dict_flush'
INFO: [v++ 204-61] Pipelining loop 'lz_fill_present_win'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'lz_fill_present_win'
INFO: [v++ 204-61] Pipelining loop 'lz_fill_circular_buf'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'lz_fill_circular_buf'
INFO: [v++ 204-61] Pipelining loop 'lz_compress'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 9, loop 'lz_compress'
INFO: [v++ 204-61] Pipelining loop 'lz_compress_leftover'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'lz_compress_leftover'
INFO: [v++ 204-61] Pipelining loop 'lz_left_bytes'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'lz_left_bytes'
INFO: [v++ 204-61] Pipelining loop 'lz_bestMatchFilter'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'lz_bestMatchFilter'
INFO: [v++ 204-61] Pipelining loop 'lz_booster_init_buf'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'lz_booster_init_buf'
INFO: [v++ 204-61] Pipelining loop 'lz_booster'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'lz_booster'
INFO: [v++ 204-61] Pipelining loop 'lz_booster_left_bytes'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'lz_booster_left_bytes'
INFO: [v++ 204-61] Pipelining loop 'ltree_init'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'ltree_init'
INFO: [v++ 204-61] Pipelining loop 'dtree_init'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'dtree_init'
INFO: [v++ 204-61] Pipelining loop 'lz77_divide'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'lz77_divide'
INFO: [v++ 204-61] Pipelining loop 'read_write_ltree'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'read_write_ltree'
INFO: [v++ 204-61] Pipelining loop 'read_write_dtree'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'read_write_dtree'
INFO: [v++ 204-61] Pipelining loop 'dict_flush'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'dict_flush'
INFO: [v++ 204-61] Pipelining loop 'lz_fill_present_win'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'lz_fill_present_win'
INFO: [v++ 204-61] Pipelining loop 'lz_fill_circular_buf'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'lz_fill_circular_buf'
INFO: [v++ 204-61] Pipelining loop 'lz_compress'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 9, loop 'lz_compress'
INFO: [v++ 204-61] Pipelining loop 'lz_compress_leftover'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'lz_compress_leftover'
INFO: [v++ 204-61] Pipelining loop 'lz_left_bytes'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'lz_left_bytes'
INFO: [v++ 204-61] Pipelining loop 'lz_bestMatchFilter'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'lz_bestMatchFilter'
INFO: [v++ 204-61] Pipelining loop 'lz_booster_init_buf'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'lz_booster_init_buf'
INFO: [v++ 204-61] Pipelining loop 'lz_booster'.
INFO: [v++ 17-14] Message 'v++ 204-61' appears 100 times and further instances of the messages will be disabled.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'lz_booster'
INFO: [v++ 17-14] Message 'v++ 200-1470' appears 100 times and further instances of the messages will be disabled.
INFO: [v++ 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [v++ 200-789] **** Estimated Fmax: 249.04 MHz
INFO: [v++ 60-594] Finished kernel compilation
INFO: [v++ 60-244] Generating system estimate report...
INFO: [v++ 60-1092] Generated system estimate report: /home/jiong/bsc-project/xclbin/build/data_compression_U50/gzip_zlib_compress/report/xilGzipZlibCompressMM/system_estimate_xilGzipZlibCompressMM.xtxt
INFO: [v++ 60-586] Created xilGzipZlibCompressMM.xo
INFO: [v++ 60-2343] Use the vitis_analyzer tool to visualize and navigate the relevant reports. Run the following command. 
    vitis_analyzer /home/jiong/bsc-project/xclbin/build/data_compression_U50/gzip_zlib_compress/xilGzipZlibCompressMM.xo.compile_summary 
INFO: [v++ 60-791] Total elapsed time: 0h 29m 9s
INFO: [v++ 60-1653] Closing dispatch client.
v++ -l xilGzipZlibCompressMM.xo -o gzip_zlib_compress.xclbin -t hw -g --platform /opt/xilinx/platforms/xilinx_u50_gen3x16_xdma_201920_3/xilinx_u50_gen3x16_xdma_201920_3.xpfm --config config_link.cfg --optimize 2
Option Map File Used: '/share/xilinx/Vitis/2020.2/data/vitis/vpp/optMap.xml'

****** v++ v2020.2 (64-bit)
  **** SW Build (by xbuild) on 2020-11-18-05:13:29
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

INFO: [v++ 60-1306] Additional information associated with this v++ link can be found at:
	Reports: /home/jiong/bsc-project/xclbin/build/data_compression_U50/gzip_zlib_compress/_x/reports/link
	Log files: /home/jiong/bsc-project/xclbin/build/data_compression_U50/gzip_zlib_compress/_x/logs/link
Running Dispatch Server on port:37947
INFO: [v++ 60-1548] Creating build summary session with primary output /home/jiong/bsc-project/xclbin/build/data_compression_U50/gzip_zlib_compress/gzip_zlib_compress.xclbin.link_summary, at Mon Jan  9 05:22:55 2023
INFO: [v++ 60-1316] Initiating connection to rulecheck server, at Mon Jan  9 05:22:55 2023
Running Rule Check Server on port:38483
INFO: [v++ 60-1315] Creating rulecheck session with output '/home/jiong/bsc-project/xclbin/build/data_compression_U50/gzip_zlib_compress/_x/reports/link/v++_link_gzip_zlib_compress_guidance.html', at Mon Jan  9 05:22:58 2023
INFO: [v++ 60-895]   Target platform: /opt/xilinx/platforms/xilinx_u50_gen3x16_xdma_201920_3/xilinx_u50_gen3x16_xdma_201920_3.xpfm
INFO: [v++ 60-1578]   This platform contains Xilinx Shell Archive '/opt/xilinx/platforms/xilinx_u50_gen3x16_xdma_201920_3/hw/hw.xsa'
INFO: [v++ 74-74] Compiler Version string: 2020.2
INFO: [v++ 60-629] Linking for hardware target
INFO: [v++ 60-423]   Target device: xilinx_u50_gen3x16_xdma_201920_3
INFO: [v++ 60-1332] Run 'run_link' status: Not started
INFO: [v++ 60-1443] [05:23:15] Run run_link: Step system_link: Started
INFO: [v++ 60-1453] Command Line: system_link --xo /home/jiong/bsc-project/xclbin/build/data_compression_U50/gzip_zlib_compress/xilGzipZlibCompressMM.xo --config /home/jiong/bsc-project/xclbin/build/data_compression_U50/gzip_zlib_compress/_x/link/int/syslinkConfig.ini --xpfm /opt/xilinx/platforms/xilinx_u50_gen3x16_xdma_201920_3/xilinx_u50_gen3x16_xdma_201920_3.xpfm --target hw --output_dir /home/jiong/bsc-project/xclbin/build/data_compression_U50/gzip_zlib_compress/_x/link/int --temp_dir /home/jiong/bsc-project/xclbin/build/data_compression_U50/gzip_zlib_compress/_x/link/sys_link
INFO: [v++ 60-1454] Run Directory: /home/jiong/bsc-project/xclbin/build/data_compression_U50/gzip_zlib_compress/_x/link/run_link
INFO: [SYSTEM_LINK 60-1316] Initiating connection to rulecheck server, at Mon Jan  9 05:23:19 2023
INFO: [SYSTEM_LINK 82-70] Extracting xo v3 file /home/jiong/bsc-project/xclbin/build/data_compression_U50/gzip_zlib_compress/xilGzipZlibCompressMM.xo
INFO: [SYSTEM_LINK 82-53] Creating IP database /home/jiong/bsc-project/xclbin/build/data_compression_U50/gzip_zlib_compress/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml
INFO: [SYSTEM_LINK 82-38] [05:23:20] build_xd_ip_db started: /share/xilinx/Vitis/2020.2/bin/build_xd_ip_db -ip_search 0  -sds-pf /home/jiong/bsc-project/xclbin/build/data_compression_U50/gzip_zlib_compress/_x/link/sys_link/hw.hpfm -clkid 0 -ip /home/jiong/bsc-project/xclbin/build/data_compression_U50/gzip_zlib_compress/_x/link/sys_link/iprepo/xilinx_com_hls_xilGzipZlibCompressMM_1_0,xilGzipZlibCompressMM -o /home/jiong/bsc-project/xclbin/build/data_compression_U50/gzip_zlib_compress/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml
INFO: [SYSTEM_LINK 82-37] [05:23:35] build_xd_ip_db finished successfully
Time (s): cpu = 00:00:19 ; elapsed = 00:00:15 . Memory (MB): peak = 1684.055 ; gain = 0.000 ; free physical = 112427 ; free virtual = 220144
INFO: [SYSTEM_LINK 82-51] Create system connectivity graph
INFO: [SYSTEM_LINK 82-102] Applying explicit connections to the system connectivity graph: /home/jiong/bsc-project/xclbin/build/data_compression_U50/gzip_zlib_compress/_x/link/sys_link/cfgraph/cfgen_cfgraph.xml
INFO: [SYSTEM_LINK 82-38] [05:23:36] cfgen started: /share/xilinx/Vitis/2020.2/bin/cfgen  -nk xilGzipZlibCompressMM:1:xilGzipZlibCompressMM_1 -dmclkid 0 -r /home/jiong/bsc-project/xclbin/build/data_compression_U50/gzip_zlib_compress/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml -o /home/jiong/bsc-project/xclbin/build/data_compression_U50/gzip_zlib_compress/_x/link/sys_link/cfgraph/cfgen_cfgraph.xml
INFO: [CFGEN 83-0] Kernel Specs: 
INFO: [CFGEN 83-0]   kernel: xilGzipZlibCompressMM, num: 1  {xilGzipZlibCompressMM_1}
INFO: [CFGEN 83-2226] Inferring mapping for argument xilGzipZlibCompressMM_1.in to HBM[0]
INFO: [CFGEN 83-2226] Inferring mapping for argument xilGzipZlibCompressMM_1.out to HBM[0]
INFO: [CFGEN 83-2226] Inferring mapping for argument xilGzipZlibCompressMM_1.compressd_size to HBM[0]
INFO: [CFGEN 83-2226] Inferring mapping for argument xilGzipZlibCompressMM_1.checksumData to HBM[0]
INFO: [SYSTEM_LINK 82-37] [05:23:45] cfgen finished successfully
Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1684.055 ; gain = 0.000 ; free physical = 112426 ; free virtual = 220143
INFO: [SYSTEM_LINK 82-52] Create top-level block diagram
INFO: [SYSTEM_LINK 82-38] [05:23:45] cf2bd started: /share/xilinx/Vitis/2020.2/bin/cf2bd  --linux --trace_buffer 1024 --input_file /home/jiong/bsc-project/xclbin/build/data_compression_U50/gzip_zlib_compress/_x/link/sys_link/cfgraph/cfgen_cfgraph.xml --ip_db /home/jiong/bsc-project/xclbin/build/data_compression_U50/gzip_zlib_compress/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml --cf_name dr --working_dir /home/jiong/bsc-project/xclbin/build/data_compression_U50/gzip_zlib_compress/_x/link/sys_link/_sysl/.xsd --temp_dir /home/jiong/bsc-project/xclbin/build/data_compression_U50/gzip_zlib_compress/_x/link/sys_link --output_dir /home/jiong/bsc-project/xclbin/build/data_compression_U50/gzip_zlib_compress/_x/link/int --target_bd ulp.bd
INFO: [CF2BD 82-31] Launching cf2xd: cf2xd -linux -trace-buffer 1024 -i /home/jiong/bsc-project/xclbin/build/data_compression_U50/gzip_zlib_compress/_x/link/sys_link/cfgraph/cfgen_cfgraph.xml -r /home/jiong/bsc-project/xclbin/build/data_compression_U50/gzip_zlib_compress/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml -o dr.xml
INFO: [CF2BD 82-28] cf2xd finished successfully
INFO: [CF2BD 82-31] Launching cf_xsd: cf_xsd -disable-address-gen -bd ulp.bd -dn dr -dp /home/jiong/bsc-project/xclbin/build/data_compression_U50/gzip_zlib_compress/_x/link/sys_link/_sysl/.xsd
INFO: [CF2BD 82-28] cf_xsd finished successfully
INFO: [SYSTEM_LINK 82-37] [05:23:51] cf2bd finished successfully
Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1684.055 ; gain = 0.000 ; free physical = 112413 ; free virtual = 220135
INFO: [v++ 60-1441] [05:23:51] Run run_link: Step system_link: Completed
Time (s): cpu = 00:00:40 ; elapsed = 00:00:36 . Memory (MB): peak = 1580.086 ; gain = 0.000 ; free physical = 112466 ; free virtual = 220185
INFO: [v++ 60-1443] [05:23:51] Run run_link: Step cf2sw: Started
INFO: [v++ 60-1453] Command Line: cf2sw -sdsl /home/jiong/bsc-project/xclbin/build/data_compression_U50/gzip_zlib_compress/_x/link/int/sdsl.dat -rtd /home/jiong/bsc-project/xclbin/build/data_compression_U50/gzip_zlib_compress/_x/link/int/cf2sw.rtd -nofilter /home/jiong/bsc-project/xclbin/build/data_compression_U50/gzip_zlib_compress/_x/link/int/cf2sw_full.rtd -xclbin /home/jiong/bsc-project/xclbin/build/data_compression_U50/gzip_zlib_compress/_x/link/int/xclbin_orig.xml -o /home/jiong/bsc-project/xclbin/build/data_compression_U50/gzip_zlib_compress/_x/link/int/xclbin_orig.1.xml
INFO: [v++ 60-1454] Run Directory: /home/jiong/bsc-project/xclbin/build/data_compression_U50/gzip_zlib_compress/_x/link/run_link
INFO: [v++ 60-1441] [05:23:55] Run run_link: Step cf2sw: Completed
Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1580.086 ; gain = 0.000 ; free physical = 112462 ; free virtual = 220180
INFO: [v++ 60-1443] [05:23:55] Run run_link: Step rtd2_system_diagram: Started
INFO: [v++ 60-1453] Command Line: rtd2SystemDiagram
INFO: [v++ 60-1454] Run Directory: /home/jiong/bsc-project/xclbin/build/data_compression_U50/gzip_zlib_compress/_x/link/run_link
INFO: [v++ 60-1441] [05:23:59] Run run_link: Step rtd2_system_diagram: Completed
Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:04 . Memory (MB): peak = 1580.086 ; gain = 0.000 ; free physical = 111971 ; free virtual = 219690
INFO: [v++ 60-1443] [05:23:59] Run run_link: Step vpl: Started
INFO: [v++ 60-1453] Command Line: vpl -t hw -f /opt/xilinx/platforms/xilinx_u50_gen3x16_xdma_201920_3/xilinx_u50_gen3x16_xdma_201920_3.xpfm -g --remote_ip_cache /home/jiong/bsc-project/xclbin/build/data_compression_U50/gzip_zlib_compress/.ipcache --output_dir /home/jiong/bsc-project/xclbin/build/data_compression_U50/gzip_zlib_compress/_x/link/int --log_dir /home/jiong/bsc-project/xclbin/build/data_compression_U50/gzip_zlib_compress/_x/logs/link --report_dir /home/jiong/bsc-project/xclbin/build/data_compression_U50/gzip_zlib_compress/_x/reports/link --config /home/jiong/bsc-project/xclbin/build/data_compression_U50/gzip_zlib_compress/_x/link/int/vplConfig.ini -k /home/jiong/bsc-project/xclbin/build/data_compression_U50/gzip_zlib_compress/_x/link/int/kernel_info.dat --webtalk_flag Vitis --temp_dir /home/jiong/bsc-project/xclbin/build/data_compression_U50/gzip_zlib_compress/_x/link --no-info --iprepo /home/jiong/bsc-project/xclbin/build/data_compression_U50/gzip_zlib_compress/_x/link/int/xo/ip_repo/xilinx_com_hls_xilGzipZlibCompressMM_1_0 --messageDb /home/jiong/bsc-project/xclbin/build/data_compression_U50/gzip_zlib_compress/_x/link/run_link/vpl.pb /home/jiong/bsc-project/xclbin/build/data_compression_U50/gzip_zlib_compress/_x/link/int/dr.bd.tcl
INFO: [v++ 60-1454] Run Directory: /home/jiong/bsc-project/xclbin/build/data_compression_U50/gzip_zlib_compress/_x/link/run_link

****** vpl v2020.2 (64-bit)
  **** SW Build (by xbuild) on 2020-11-18-05:13:29
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

INFO: [VPL 60-839] Read in kernel information from file '/home/jiong/bsc-project/xclbin/build/data_compression_U50/gzip_zlib_compress/_x/link/int/kernel_info.dat'.
INFO: [VPL 74-74] Compiler Version string: 2020.2
INFO: [VPL 60-423]   Target device: xilinx_u50_gen3x16_xdma_201920_3
INFO: [VPL 60-1032] Extracting hardware platform to /home/jiong/bsc-project/xclbin/build/data_compression_U50/gzip_zlib_compress/_x/link/vivado/vpl/.local/hw_platform
WARNING: /share/xilinx/Vitis/2020.2/tps/lnx64/jre9.0.4 does not exist.
[05:24:45] Run vpl: Step create_project: Started
Creating Vivado project.
[05:24:53] Run vpl: Step create_project: Completed
[05:24:53] Run vpl: Step create_bd: Started
[05:26:10] Run vpl: Step create_bd: RUNNING...
[05:26:42] Run vpl: Step create_bd: Completed
[05:26:42] Run vpl: Step update_bd: Started
[05:26:43] Run vpl: Step update_bd: Completed
[05:26:43] Run vpl: Step generate_target: Started
[05:27:59] Run vpl: Step generate_target: RUNNING...
[05:28:15] Run vpl: Step generate_target: Completed
[05:28:15] Run vpl: Step config_hw_runs: Started
[05:28:17] Run vpl: Step config_hw_runs: Completed
[05:28:17] Run vpl: Step synth: Started
[05:28:48] Block-level synthesis in progress, 0 of 9 jobs complete, 6 jobs running.
[05:29:18] Block-level synthesis in progress, 0 of 9 jobs complete, 6 jobs running.
[05:29:48] Block-level synthesis in progress, 0 of 9 jobs complete, 6 jobs running.
[05:30:19] Block-level synthesis in progress, 0 of 9 jobs complete, 6 jobs running.
[05:30:49] Block-level synthesis in progress, 1 of 9 jobs complete, 5 jobs running.
[05:31:19] Block-level synthesis in progress, 4 of 9 jobs complete, 3 jobs running.
[05:31:49] Block-level synthesis in progress, 5 of 9 jobs complete, 3 jobs running.
[05:32:20] Block-level synthesis in progress, 5 of 9 jobs complete, 3 jobs running.
[05:32:50] Block-level synthesis in progress, 6 of 9 jobs complete, 2 jobs running.
[05:33:20] Block-level synthesis in progress, 7 of 9 jobs complete, 1 job running.
[05:33:51] Block-level synthesis in progress, 7 of 9 jobs complete, 2 jobs running.
[05:34:21] Block-level synthesis in progress, 7 of 9 jobs complete, 2 jobs running.
[05:34:51] Block-level synthesis in progress, 7 of 9 jobs complete, 2 jobs running.
[05:35:21] Block-level synthesis in progress, 7 of 9 jobs complete, 2 jobs running.
[05:35:51] Block-level synthesis in progress, 7 of 9 jobs complete, 2 jobs running.
[05:36:22] Block-level synthesis in progress, 8 of 9 jobs complete, 1 job running.
[05:36:52] Block-level synthesis in progress, 8 of 9 jobs complete, 1 job running.
[05:37:22] Block-level synthesis in progress, 8 of 9 jobs complete, 1 job running.
[05:37:52] Block-level synthesis in progress, 8 of 9 jobs complete, 1 job running.
[05:38:23] Block-level synthesis in progress, 8 of 9 jobs complete, 1 job running.
[05:38:53] Block-level synthesis in progress, 8 of 9 jobs complete, 1 job running.
[05:39:23] Block-level synthesis in progress, 8 of 9 jobs complete, 1 job running.
[05:39:53] Block-level synthesis in progress, 8 of 9 jobs complete, 1 job running.
[05:40:24] Block-level synthesis in progress, 8 of 9 jobs complete, 1 job running.
[05:40:54] Block-level synthesis in progress, 8 of 9 jobs complete, 1 job running.
[05:41:25] Block-level synthesis in progress, 8 of 9 jobs complete, 1 job running.
[05:41:55] Block-level synthesis in progress, 8 of 9 jobs complete, 1 job running.
[05:42:26] Block-level synthesis in progress, 8 of 9 jobs complete, 1 job running.
[05:42:56] Block-level synthesis in progress, 8 of 9 jobs complete, 1 job running.
[05:43:26] Block-level synthesis in progress, 8 of 9 jobs complete, 1 job running.
[05:43:57] Block-level synthesis in progress, 8 of 9 jobs complete, 1 job running.
[05:44:27] Block-level synthesis in progress, 8 of 9 jobs complete, 1 job running.
[05:44:57] Block-level synthesis in progress, 8 of 9 jobs complete, 1 job running.
[05:45:27] Block-level synthesis in progress, 8 of 9 jobs complete, 1 job running.
[05:45:58] Block-level synthesis in progress, 8 of 9 jobs complete, 1 job running.
[05:46:28] Block-level synthesis in progress, 8 of 9 jobs complete, 1 job running.
[05:46:58] Block-level synthesis in progress, 8 of 9 jobs complete, 1 job running.
[05:47:28] Block-level synthesis in progress, 8 of 9 jobs complete, 1 job running.
[05:47:59] Block-level synthesis in progress, 8 of 9 jobs complete, 1 job running.
[05:48:29] Block-level synthesis in progress, 8 of 9 jobs complete, 1 job running.
[05:49:00] Block-level synthesis in progress, 8 of 9 jobs complete, 1 job running.
[05:49:30] Block-level synthesis in progress, 8 of 9 jobs complete, 1 job running.
[05:50:00] Block-level synthesis in progress, 8 of 9 jobs complete, 1 job running.
[05:50:31] Block-level synthesis in progress, 8 of 9 jobs complete, 1 job running.
[05:51:01] Block-level synthesis in progress, 8 of 9 jobs complete, 1 job running.
[05:51:32] Block-level synthesis in progress, 8 of 9 jobs complete, 1 job running.
[05:52:02] Block-level synthesis in progress, 8 of 9 jobs complete, 1 job running.
[05:52:33] Block-level synthesis in progress, 8 of 9 jobs complete, 1 job running.
[05:53:03] Block-level synthesis in progress, 8 of 9 jobs complete, 1 job running.
[05:53:34] Block-level synthesis in progress, 8 of 9 jobs complete, 1 job running.
[05:54:04] Block-level synthesis in progress, 8 of 9 jobs complete, 1 job running.
[05:54:34] Block-level synthesis in progress, 8 of 9 jobs complete, 1 job running.
[05:55:05] Block-level synthesis in progress, 8 of 9 jobs complete, 1 job running.
[05:55:35] Block-level synthesis in progress, 8 of 9 jobs complete, 1 job running.
[05:56:06] Block-level synthesis in progress, 8 of 9 jobs complete, 1 job running.
[05:56:36] Block-level synthesis in progress, 8 of 9 jobs complete, 1 job running.
[05:57:07] Block-level synthesis in progress, 8 of 9 jobs complete, 1 job running.
[05:57:37] Block-level synthesis in progress, 8 of 9 jobs complete, 1 job running.
[05:58:07] Block-level synthesis in progress, 8 of 9 jobs complete, 1 job running.
[05:58:38] Block-level synthesis in progress, 8 of 9 jobs complete, 1 job running.
[05:59:08] Block-level synthesis in progress, 8 of 9 jobs complete, 1 job running.
[05:59:39] Block-level synthesis in progress, 8 of 9 jobs complete, 1 job running.
[06:00:09] Block-level synthesis in progress, 8 of 9 jobs complete, 1 job running.
[06:00:40] Block-level synthesis in progress, 8 of 9 jobs complete, 1 job running.
[06:01:10] Block-level synthesis in progress, 8 of 9 jobs complete, 1 job running.
[06:01:40] Block-level synthesis in progress, 8 of 9 jobs complete, 1 job running.
[06:02:11] Block-level synthesis in progress, 8 of 9 jobs complete, 1 job running.
[06:02:41] Block-level synthesis in progress, 8 of 9 jobs complete, 1 job running.
[06:03:11] Block-level synthesis in progress, 8 of 9 jobs complete, 1 job running.
[06:03:42] Block-level synthesis in progress, 8 of 9 jobs complete, 1 job running.
[06:04:12] Block-level synthesis in progress, 8 of 9 jobs complete, 1 job running.
[06:04:42] Block-level synthesis in progress, 8 of 9 jobs complete, 1 job running.
[06:05:13] Block-level synthesis in progress, 8 of 9 jobs complete, 1 job running.
[06:05:43] Block-level synthesis in progress, 8 of 9 jobs complete, 1 job running.
[06:06:13] Block-level synthesis in progress, 8 of 9 jobs complete, 1 job running.
[06:06:43] Block-level synthesis in progress, 8 of 9 jobs complete, 1 job running.
[06:07:14] Block-level synthesis in progress, 8 of 9 jobs complete, 1 job running.
[06:07:44] Block-level synthesis in progress, 8 of 9 jobs complete, 1 job running.
[06:08:14] Block-level synthesis in progress, 8 of 9 jobs complete, 1 job running.
[06:08:44] Block-level synthesis in progress, 8 of 9 jobs complete, 1 job running.
[06:09:15] Block-level synthesis in progress, 8 of 9 jobs complete, 1 job running.
[06:09:45] Block-level synthesis in progress, 8 of 9 jobs complete, 1 job running.
[06:10:15] Block-level synthesis in progress, 8 of 9 jobs complete, 1 job running.
[06:10:46] Block-level synthesis in progress, 9 of 9 jobs complete, 0 jobs running.
[06:11:16] Top-level synthesis in progress.
[06:11:46] Top-level synthesis in progress.
[06:12:17] Top-level synthesis in progress.
[06:12:47] Top-level synthesis in progress.
[06:13:18] Top-level synthesis in progress.
[06:13:48] Top-level synthesis in progress.
[06:14:17] Run vpl: Step synth: Completed
[06:14:17] Run vpl: Step impl: Started
[06:29:27] Finished 2nd of 6 tasks (FPGA linking synthesized kernels to platform). Elapsed time: 01h 05m 23s 

[06:29:27] Starting logic optimization..
[06:31:29] Phase 1 Retarget
[06:31:59] Phase 2 Constant propagation
[06:32:29] Phase 3 Sweep
[06:33:30] Phase 4 BUFG optimization
[06:33:30] Phase 5 Shift Register Optimization
[06:33:30] Phase 6 Post Processing Netlist
[06:37:33] Finished 3rd of 6 tasks (FPGA logic optimization). Elapsed time: 00h 08m 05s 

[06:37:33] Starting logic placement..
[06:38:34] Phase 1 Placer Initialization
[06:38:34] Phase 1.1 Placer Initialization Netlist Sorting
[06:44:08] Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
[06:45:40] Phase 1.3 Build Placer Netlist Model
[06:48:42] Phase 1.4 Constrain Clocks/Macros
[06:49:43] Phase 2 Global Placement
[06:49:43] Phase 2.1 Floorplanning
[06:50:44] Phase 2.1.1 Partition Driven Placement
[06:50:44] Phase 2.1.1.1 PBP: Partition Driven Placement
[06:52:45] Phase 2.1.1.2 PBP: Clock Region Placement
[06:56:17] Phase 2.1.1.3 PBP: Compute Congestion
[06:56:48] Phase 2.1.1.4 PBP: UpdateTiming
[06:56:48] Phase 2.1.1.5 PBP: Add part constraints
[06:57:18] Phase 2.2 Update Timing before SLR Path Opt
[06:57:18] Phase 2.3 Global Placement Core
[07:08:29] Phase 2.3.1 Physical Synthesis In Placer
[07:13:03] Phase 3 Detail Placement
[07:13:03] Phase 3.1 Commit Multi Column Macros
[07:13:03] Phase 3.2 Commit Most Macros & LUTRAMs
[07:14:35] Phase 3.3 Small Shape DP
[07:14:35] Phase 3.3.1 Small Shape Clustering
[07:15:36] Phase 3.3.2 Flow Legalize Slice Clusters
[07:16:06] Phase 3.3.3 Slice Area Swap
[07:18:08] Phase 3.4 Place Remaining
[07:18:08] Phase 3.5 Re-assign LUT pins
[07:19:09] Phase 3.6 Pipeline Register Optimization
[07:19:09] Phase 3.7 Fast Optimization
[07:20:41] Phase 4 Post Placement Optimization and Clean-Up
[07:20:41] Phase 4.1 Post Commit Optimization
[07:22:12] Phase 4.1.1 Post Placement Optimization
[07:22:12] Phase 4.1.1.1 BUFG Insertion
[07:22:12] Phase 1 Physical Synthesis Initialization
[07:22:43] Phase 4.1.1.2 BUFG Replication
[07:27:17] Phase 4.1.1.3 Replication
[07:29:19] Phase 4.2 Post Placement Cleanup
[07:29:19] Phase 4.3 Placer Reporting
[07:29:19] Phase 4.3.1 Print Estimated Congestion
[07:29:49] Phase 4.4 Final Placement Cleanup
[07:45:32] Finished 4th of 6 tasks (FPGA logic placement). Elapsed time: 01h 07m 59s 

[07:45:32] Starting logic routing..
[07:46:33] Phase 1 Build RT Design
[07:49:06] Phase 2 Router Initialization
[07:49:06] Phase 2.1 Fix Topology Constraints
[07:54:11] Phase 2.2 Pre Route Cleanup
[07:54:11] Phase 2.3 Global Clock Net Routing
[07:55:12] Phase 2.4 Update Timing
[07:58:15] Phase 2.5 Update Timing for Bus Skew
[07:58:15] Phase 2.5.1 Update Timing
[07:59:46] Phase 3 Initial Routing
[07:59:46] Phase 3.1 Global Routing
[08:01:18] Phase 4 Rip-up And Reroute
[08:01:18] Phase 4.1 Global Iteration 0
[08:09:25] Phase 4.2 Global Iteration 1
[08:11:58] Phase 4.3 Global Iteration 2
[08:14:30] Phase 4.4 Global Iteration 3
[08:18:03] Phase 4.5 Global Iteration 4
[08:22:08] Phase 4.6 Global Iteration 5
[08:24:40] Phase 4.7 Global Iteration 6
[08:28:13] Phase 4.8 Global Iteration 7
[08:30:45] Phase 5 Delay and Skew Optimization
[08:30:45] Phase 5.1 Delay CleanUp
[08:30:45] Phase 5.1.1 Update Timing
[08:32:17] Phase 5.1.2 Update Timing
[08:34:18] Phase 5.2 Clock Skew Optimization
[08:34:49] Phase 6 Post Hold Fix
[08:34:49] Phase 6.1 Hold Fix Iter
[08:34:49] Phase 6.1.1 Update Timing
[08:35:50] Phase 7 Leaf Clock Prog Delay Opt
[08:38:23] Phase 7.1 Delay CleanUp
[08:38:23] Phase 7.1.1 Update Timing
[08:39:24] Phase 7.1.2 Update Timing
[08:40:25] Phase 7.2 Hold Fix Iter
[08:40:25] Phase 7.2.1 Update Timing
[08:41:26] Phase 7.3 Additional Hold Fix
[08:42:58] Phase 7.4 Global Iteration for Hold
[08:42:58] Phase 7.4.1 Update Timing
[08:46:01] Phase 8 Route finalize
[08:46:31] Phase 9 Verifying routed nets
[08:46:31] Phase 10 Depositing Routes
[08:47:32] Phase 11 Post Router Timing
[08:48:03] Phase 12 Physical Synthesis in Router
[08:48:03] Phase 12.1 Physical Synthesis Initialization
[08:50:05] Phase 12.2 Critical Path Optimization
[08:51:06] Finished 5th of 6 tasks (FPGA routing). Elapsed time: 01h 05m 33s 

[08:51:06] Starting bitstream generation..
[09:08:52] Creating bitmap...
[09:21:03] Writing bitstream ./level0_i_ulp_my_rm_partial.bit...
[09:21:03] Finished 6th of 6 tasks (FPGA bitstream generation). Elapsed time: 00h 29m 57s 
[09:22:21] Run vpl: Step impl: Completed
[09:22:22] Run vpl: FINISHED. Run Status: impl Complete!
INFO: [v++ 60-1441] [09:22:23] Run run_link: Step vpl: Completed
Time (s): cpu = 00:03:02 ; elapsed = 03:58:24 . Memory (MB): peak = 1580.086 ; gain = 0.000 ; free physical = 24772 ; free virtual = 142207
INFO: [v++ 60-1443] [09:22:23] Run run_link: Step rtdgen: Started
INFO: [v++ 60-1453] Command Line: rtdgen
INFO: [v++ 60-1454] Run Directory: /home/jiong/bsc-project/xclbin/build/data_compression_U50/gzip_zlib_compress/_x/link/run_link
INFO: [v++ 60-991] clock name 'clk_kernel2_in' (clock ID '1') is being mapped to clock name 'KERNEL_CLK' in the xclbin
INFO: [v++ 60-991] clock name 'clk_kernel_in' (clock ID '0') is being mapped to clock name 'DATA_CLK' in the xclbin
INFO: [v++ 60-991] clock name 'hbm_aclk' (clock ID '') is being mapped to clock name 'hbm_aclk' in the xclbin
INFO: [v++ 60-1230] The compiler selected the following frequencies for the runtime controllable kernel clock(s) and scalable system clock(s): System (SYSTEM) clock: hbm_aclk = 450, Kernel (KERNEL) clock: clk_kernel2_in = 500, Kernel (DATA) clock: clk_kernel_in = 289
INFO: [v++ 60-1453] Command Line: cf2sw -a /home/jiong/bsc-project/xclbin/build/data_compression_U50/gzip_zlib_compress/_x/link/int/address_map.xml -sdsl /home/jiong/bsc-project/xclbin/build/data_compression_U50/gzip_zlib_compress/_x/link/int/sdsl.dat -xclbin /home/jiong/bsc-project/xclbin/build/data_compression_U50/gzip_zlib_compress/_x/link/int/xclbin_orig.xml -rtd /home/jiong/bsc-project/xclbin/build/data_compression_U50/gzip_zlib_compress/_x/link/int/gzip_zlib_compress.rtd -o /home/jiong/bsc-project/xclbin/build/data_compression_U50/gzip_zlib_compress/_x/link/int/gzip_zlib_compress.xml
INFO: [v++ 60-1652] Cf2sw returned exit code: 0
INFO: [v++ 60-2311] HPISystemDiagram::writeSystemDiagramAfterRunningVivado, rtdInputFilePath: /home/jiong/bsc-project/xclbin/build/data_compression_U50/gzip_zlib_compress/_x/link/int/gzip_zlib_compress.rtd
INFO: [v++ 60-2312] HPISystemDiagram::writeSystemDiagramAfterRunningVivado, systemDiagramOutputFilePath: /home/jiong/bsc-project/xclbin/build/data_compression_U50/gzip_zlib_compress/_x/link/int/systemDiagramModelSlrBaseAddress.json
INFO: [v++ 60-1618] Launching 
INFO: [v++ 60-1441] [09:22:28] Run run_link: Step rtdgen: Completed
Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1580.086 ; gain = 0.000 ; free physical = 26959 ; free virtual = 144411
INFO: [v++ 60-1443] [09:22:28] Run run_link: Step xclbinutil: Started
INFO: [v++ 60-1453] Command Line: xclbinutil --add-section BITSTREAM:RAW:/home/jiong/bsc-project/xclbin/build/data_compression_U50/gzip_zlib_compress/_x/link/int/partial.bit --force --target hw --key-value SYS:dfx_enable:true --add-section :JSON:/home/jiong/bsc-project/xclbin/build/data_compression_U50/gzip_zlib_compress/_x/link/int/gzip_zlib_compress.rtd --append-section :JSON:/home/jiong/bsc-project/xclbin/build/data_compression_U50/gzip_zlib_compress/_x/link/int/appendSection.rtd --add-section CLOCK_FREQ_TOPOLOGY:JSON:/home/jiong/bsc-project/xclbin/build/data_compression_U50/gzip_zlib_compress/_x/link/int/gzip_zlib_compress_xml.rtd --add-section BUILD_METADATA:JSON:/home/jiong/bsc-project/xclbin/build/data_compression_U50/gzip_zlib_compress/_x/link/int/gzip_zlib_compress_build.rtd --add-section EMBEDDED_METADATA:RAW:/home/jiong/bsc-project/xclbin/build/data_compression_U50/gzip_zlib_compress/_x/link/int/gzip_zlib_compress.xml --add-section SYSTEM_METADATA:RAW:/home/jiong/bsc-project/xclbin/build/data_compression_U50/gzip_zlib_compress/_x/link/int/systemDiagramModelSlrBaseAddress.json --key-value SYS:PlatformVBNV:xilinx_u50_gen3x16_xdma_201920_3 --output /home/jiong/bsc-project/xclbin/build/data_compression_U50/gzip_zlib_compress/gzip_zlib_compress.xclbin
INFO: [v++ 60-1454] Run Directory: /home/jiong/bsc-project/xclbin/build/data_compression_U50/gzip_zlib_compress/_x/link/run_link
XRT Build Version: 2.12.427 (2021.2)
       Build Date: 2021-10-08 22:06:50
          Hash ID: 2719b6027e185000fc49783171631db03fc0ef79
Creating a default 'in-memory' xclbin image.

Section: 'BITSTREAM'(0) was successfully added.
Size   : 34513896 bytes
Format : RAW
File   : '/home/jiong/bsc-project/xclbin/build/data_compression_U50/gzip_zlib_compress/_x/link/int/partial.bit'

Section: 'MEM_TOPOLOGY'(6) was successfully added.
Format : JSON
File   : 'mem_topology'

Section: 'IP_LAYOUT'(8) was successfully added.
Format : JSON
File   : 'ip_layout'

Section: 'CONNECTIVITY'(7) was successfully added.
Format : JSON
File   : 'connectivity'

Section: 'CLOCK_FREQ_TOPOLOGY'(11) was successfully added.
Size   : 410 bytes
Format : JSON
File   : '/home/jiong/bsc-project/xclbin/build/data_compression_U50/gzip_zlib_compress/_x/link/int/gzip_zlib_compress_xml.rtd'

Section: 'BUILD_METADATA'(14) was successfully added.
Size   : 2553 bytes
Format : JSON
File   : '/home/jiong/bsc-project/xclbin/build/data_compression_U50/gzip_zlib_compress/_x/link/int/gzip_zlib_compress_build.rtd'

Section: 'EMBEDDED_METADATA'(2) was successfully added.
Size   : 168505 bytes
Format : RAW
File   : '/home/jiong/bsc-project/xclbin/build/data_compression_U50/gzip_zlib_compress/_x/link/int/gzip_zlib_compress.xml'

Section: 'SYSTEM_METADATA'(22) was successfully added.
Size   : 13601 bytes
Format : RAW
File   : '/home/jiong/bsc-project/xclbin/build/data_compression_U50/gzip_zlib_compress/_x/link/int/systemDiagramModelSlrBaseAddress.json'

Section: 'PARTITION_METADATA'(20) was successfully appended to.
Format : JSON
File   : 'partition_metadata'

Section: 'IP_LAYOUT'(8) was successfully appended to.
Format : JSON
File   : 'ip_layout'
Successfully wrote (34725684 bytes) to the output file: /home/jiong/bsc-project/xclbin/build/data_compression_U50/gzip_zlib_compress/gzip_zlib_compress.xclbin
Leaving xclbinutil.
INFO: [v++ 60-1441] [09:22:29] Run run_link: Step xclbinutil: Completed
Time (s): cpu = 00:00:00.18 ; elapsed = 00:00:00.35 . Memory (MB): peak = 1580.086 ; gain = 0.000 ; free physical = 26901 ; free virtual = 144387
INFO: [v++ 60-1443] [09:22:29] Run run_link: Step xclbinutilinfo: Started
INFO: [v++ 60-1453] Command Line: xclbinutil --quiet --force --info /home/jiong/bsc-project/xclbin/build/data_compression_U50/gzip_zlib_compress/gzip_zlib_compress.xclbin.info --input /home/jiong/bsc-project/xclbin/build/data_compression_U50/gzip_zlib_compress/gzip_zlib_compress.xclbin
INFO: [v++ 60-1454] Run Directory: /home/jiong/bsc-project/xclbin/build/data_compression_U50/gzip_zlib_compress/_x/link/run_link
INFO: [v++ 60-1441] [09:22:30] Run run_link: Step xclbinutilinfo: Completed
Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1580.086 ; gain = 0.000 ; free physical = 26883 ; free virtual = 144372
INFO: [v++ 60-1443] [09:22:30] Run run_link: Step generate_sc_driver: Started
INFO: [v++ 60-1453] Command Line: 
INFO: [v++ 60-1454] Run Directory: /home/jiong/bsc-project/xclbin/build/data_compression_U50/gzip_zlib_compress/_x/link/run_link
INFO: [v++ 60-1441] [09:22:30] Run run_link: Step generate_sc_driver: Completed
Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 1580.086 ; gain = 0.000 ; free physical = 26883 ; free virtual = 144372
INFO: [v++ 60-244] Generating system estimate report...
INFO: [v++ 60-1092] Generated system estimate report: /home/jiong/bsc-project/xclbin/build/data_compression_U50/gzip_zlib_compress/_x/reports/link/system_estimate_gzip_zlib_compress.xtxt
INFO: [v++ 60-586] Created /home/jiong/bsc-project/xclbin/build/data_compression_U50/gzip_zlib_compress/gzip_zlib_compress.ltx
INFO: [v++ 60-586] Created gzip_zlib_compress.xclbin
INFO: [v++ 60-1307] Run completed. Additional information can be found in:
	Guidance: /home/jiong/bsc-project/xclbin/build/data_compression_U50/gzip_zlib_compress/_x/reports/link/v++_link_gzip_zlib_compress_guidance.html
	Timing Report: /home/jiong/bsc-project/xclbin/build/data_compression_U50/gzip_zlib_compress/_x/reports/link/imp/impl_1_hw_bb_locked_timing_summary_routed.rpt
	Vivado Log: /home/jiong/bsc-project/xclbin/build/data_compression_U50/gzip_zlib_compress/_x/logs/link/vivado.log
	Steps Log File: /home/jiong/bsc-project/xclbin/build/data_compression_U50/gzip_zlib_compress/_x/logs/link/link.steps.log

INFO: [v++ 60-2343] Use the vitis_analyzer tool to visualize and navigate the relevant reports. Run the following command. 
    vitis_analyzer /home/jiong/bsc-project/xclbin/build/data_compression_U50/gzip_zlib_compress/gzip_zlib_compress.xclbin.link_summary 
INFO: [v++ 60-791] Total elapsed time: 3h 59m 45s
INFO: [v++ 60-1653] Closing dispatch client.
