// Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
// Date        : Mon Nov 18 00:43:11 2019
// Host        : DESKTOP-PEH8PNC running 64-bit major release  (build 9200)
// Command     : write_verilog -force -mode synth_stub -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix
//               decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ four_sixteen_three_eight_0_0_stub.v
// Design      : four_sixteen_three_eight_0_0
// Purpose     : Stub declaration of top-level module interface
// Device      : xc7a100tfgg484-1
// --------------------------------------------------------------------------------

// This empty module with port declaration file causes synthesis tools to infer a black box for IP.
// The synthesis directives are for Synopsys Synplify support to prevent IO buffer insertion.
// Please paste the declaration into a Verilog source file or add the file as an additional source.
(* X_CORE_INFO = "three_eight,Vivado 2017.4" *)
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix(I0, I1, I2, en, Y0, Y1, Y2, Y3, Y4, Y5, Y6, Y7)
/* synthesis syn_black_box black_box_pad_pin="I0,I1,I2,en,Y0,Y1,Y2,Y3,Y4,Y5,Y6,Y7" */;
  input I0;
  input I1;
  input I2;
  input en;
  output Y0;
  output Y1;
  output Y2;
  output Y3;
  output Y4;
  output Y5;
  output Y6;
  output Y7;
endmodule
