{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1690944740261 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1690944740261 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Aug  1 22:52:19 2023 " "Processing started: Tue Aug  1 22:52:19 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1690944740261 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1690944740261 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Z80_FPGA -c Z80_FPGA " "Command: quartus_sta Z80_FPGA -c Z80_FPGA" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1690944740261 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1690944740413 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1690944740640 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1690944740640 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature -40 degrees C " "Low junction temperature is -40 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1690944740682 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 125 degrees C " "High junction temperature is 125 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1690944740682 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "160 " "The Timing Analyzer is analyzing 160 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1690944740929 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Z80_FPGA.sdc " "Synopsys Design Constraints File file not found: 'Z80_FPGA.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1690944741029 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "generated clocks \"derive_pll_clocks -create_base_clocks\" " "No user constrained generated clocks found in the design. Calling \"derive_pll_clocks -create_base_clocks\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1690944741030 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 20.000 -waveform \{0.000 10.000\} -name CLK_50 CLK_50 " "create_clock -period 20.000 -waveform \{0.000 10.000\} -name CLK_50 CLK_50" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1690944741037 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{inst4\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 25 -duty_cycle 50.00 -name \{inst4\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{inst4\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{inst4\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 25 -duty_cycle 50.00 -name \{inst4\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{inst4\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1690944741037 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{inst4\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 125 -duty_cycle 50.00 -name \{inst4\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{inst4\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} " "create_generated_clock -source \{inst4\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 125 -duty_cycle 50.00 -name \{inst4\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{inst4\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1690944741037 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{inst4\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 5 -duty_cycle 50.00 -name \{inst4\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} \{inst4\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} " "create_generated_clock -source \{inst4\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 5 -duty_cycle 50.00 -name \{inst4\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} \{inst4\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1690944741037 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{inst4\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -duty_cycle 50.00 -name \{inst4\|altpll_component\|auto_generated\|pll1\|clk\[3\]\} \{inst4\|altpll_component\|auto_generated\|pll1\|clk\[3\]\} " "create_generated_clock -source \{inst4\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -duty_cycle 50.00 -name \{inst4\|altpll_component\|auto_generated\|pll1\|clk\[3\]\} \{inst4\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1690944741037 ""}  } {  } 0 332110 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1690944741037 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1690944741038 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Microcomputer:inst\|cpuClock Microcomputer:inst\|cpuClock " "create_clock -period 1.000 -name Microcomputer:inst\|cpuClock Microcomputer:inst\|cpuClock" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1690944741042 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name FPGA_IN_CDSB- FPGA_IN_CDSB- " "create_clock -period 1.000 -name FPGA_IN_CDSB- FPGA_IN_CDSB-" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1690944741042 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Counter01_32:inst5\|lpm_counter:LPM_COUNTER_component\|cntr_rqh:auto_generated\|counter_reg_bit\[4\] Counter01_32:inst5\|lpm_counter:LPM_COUNTER_component\|cntr_rqh:auto_generated\|counter_reg_bit\[4\] " "create_clock -period 1.000 -name Counter01_32:inst5\|lpm_counter:LPM_COUNTER_component\|cntr_rqh:auto_generated\|counter_reg_bit\[4\] Counter01_32:inst5\|lpm_counter:LPM_COUNTER_component\|cntr_rqh:auto_generated\|counter_reg_bit\[4\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1690944741042 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name FPGA_IN_BOARD_RESET- FPGA_IN_BOARD_RESET- " "create_clock -period 1.000 -name FPGA_IN_BOARD_RESET- FPGA_IN_BOARD_RESET-" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1690944741042 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name ps2_keyboard_to_ascii:inst162\|ps2_keyboard:ps2_keyboard_0\|debounce:debounce_ps2_clk\|result ps2_keyboard_to_ascii:inst162\|ps2_keyboard:ps2_keyboard_0\|debounce:debounce_ps2_clk\|result " "create_clock -period 1.000 -name ps2_keyboard_to_ascii:inst162\|ps2_keyboard:ps2_keyboard_0\|debounce:debounce_ps2_clk\|result ps2_keyboard_to_ascii:inst162\|ps2_keyboard:ps2_keyboard_0\|debounce:debounce_ps2_clk\|result" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1690944741042 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name FPGA_IN_SDSB- FPGA_IN_SDSB- " "create_clock -period 1.000 -name FPGA_IN_SDSB- FPGA_IN_SDSB-" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1690944741042 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name ps2_keyboard_to_ascii:inst162\|ascii_new ps2_keyboard_to_ascii:inst162\|ascii_new " "create_clock -period 1.000 -name ps2_keyboard_to_ascii:inst162\|ascii_new ps2_keyboard_to_ascii:inst162\|ascii_new" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1690944741042 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Counter01_32:inst5\|lpm_counter:LPM_COUNTER_component\|cntr_rqh:auto_generated\|counter_reg_bit\[16\] Counter01_32:inst5\|lpm_counter:LPM_COUNTER_component\|cntr_rqh:auto_generated\|counter_reg_bit\[16\] " "create_clock -period 1.000 -name Counter01_32:inst5\|lpm_counter:LPM_COUNTER_component\|cntr_rqh:auto_generated\|counter_reg_bit\[16\] Counter01_32:inst5\|lpm_counter:LPM_COUNTER_component\|cntr_rqh:auto_generated\|counter_reg_bit\[16\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1690944741042 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1690944741042 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1690944741064 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1690944741069 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1690944741071 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 125C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 125C Model" 0 0 "Timing Analyzer" 0 0 1690944741085 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1690944741299 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1690944741299 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -13.428 " "Worst-case setup slack is -13.428" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690944741301 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690944741301 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -13.428           -3624.378 Microcomputer:inst\|cpuClock  " "  -13.428           -3624.378 Microcomputer:inst\|cpuClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690944741301 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.155            -121.045 inst4\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "   -8.155            -121.045 inst4\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690944741301 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.818            -278.814 FPGA_IN_SDSB-  " "   -5.818            -278.814 FPGA_IN_SDSB- " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690944741301 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.756            -345.585 FPGA_IN_CDSB-  " "   -5.756            -345.585 FPGA_IN_CDSB- " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690944741301 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.918              -4.947 Counter01_32:inst5\|lpm_counter:LPM_COUNTER_component\|cntr_rqh:auto_generated\|counter_reg_bit\[16\]  " "   -4.918              -4.947 Counter01_32:inst5\|lpm_counter:LPM_COUNTER_component\|cntr_rqh:auto_generated\|counter_reg_bit\[16\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690944741301 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.439            -293.427 Counter01_32:inst5\|lpm_counter:LPM_COUNTER_component\|cntr_rqh:auto_generated\|counter_reg_bit\[4\]  " "   -4.439            -293.427 Counter01_32:inst5\|lpm_counter:LPM_COUNTER_component\|cntr_rqh:auto_generated\|counter_reg_bit\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690944741301 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.261             -72.832 inst4\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   -4.261             -72.832 inst4\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690944741301 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.247             -90.909 inst4\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -4.247             -90.909 inst4\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690944741301 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.208             -69.758 inst4\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "   -4.208             -69.758 inst4\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690944741301 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.435            -171.074 CLK_50  " "   -3.435            -171.074 CLK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690944741301 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.530              -2.296 ps2_keyboard_to_ascii:inst162\|ps2_keyboard:ps2_keyboard_0\|debounce:debounce_ps2_clk\|result  " "   -1.530              -2.296 ps2_keyboard_to_ascii:inst162\|ps2_keyboard:ps2_keyboard_0\|debounce:debounce_ps2_clk\|result " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690944741301 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1690944741301 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -2.550 " "Worst-case hold slack is -2.550" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690944741335 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690944741335 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.550             -57.819 FPGA_IN_SDSB-  " "   -2.550             -57.819 FPGA_IN_SDSB- " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690944741335 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.231             -18.561 FPGA_IN_CDSB-  " "   -1.231             -18.561 FPGA_IN_CDSB- " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690944741335 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.124              -0.314 Counter01_32:inst5\|lpm_counter:LPM_COUNTER_component\|cntr_rqh:auto_generated\|counter_reg_bit\[4\]  " "   -0.124              -0.314 Counter01_32:inst5\|lpm_counter:LPM_COUNTER_component\|cntr_rqh:auto_generated\|counter_reg_bit\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690944741335 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.041               0.000 inst4\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    0.041               0.000 inst4\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690944741335 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.117               0.000 inst4\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    0.117               0.000 inst4\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690944741335 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.284               0.000 inst4\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "    0.284               0.000 inst4\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690944741335 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.408               0.000 Microcomputer:inst\|cpuClock  " "    0.408               0.000 Microcomputer:inst\|cpuClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690944741335 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.414               0.000 inst4\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.414               0.000 inst4\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690944741335 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.426               0.000 CLK_50  " "    0.426               0.000 CLK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690944741335 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.499               0.000 ps2_keyboard_to_ascii:inst162\|ps2_keyboard:ps2_keyboard_0\|debounce:debounce_ps2_clk\|result  " "    0.499               0.000 ps2_keyboard_to_ascii:inst162\|ps2_keyboard:ps2_keyboard_0\|debounce:debounce_ps2_clk\|result " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690944741335 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.645               0.000 Counter01_32:inst5\|lpm_counter:LPM_COUNTER_component\|cntr_rqh:auto_generated\|counter_reg_bit\[16\]  " "    0.645               0.000 Counter01_32:inst5\|lpm_counter:LPM_COUNTER_component\|cntr_rqh:auto_generated\|counter_reg_bit\[16\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690944741335 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1690944741335 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -5.660 " "Worst-case recovery slack is -5.660" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690944741349 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690944741349 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.660            -316.643 FPGA_IN_SDSB-  " "   -5.660            -316.643 FPGA_IN_SDSB- " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690944741349 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.598            -321.591 FPGA_IN_CDSB-  " "   -5.598            -321.591 FPGA_IN_CDSB- " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690944741349 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.462             -10.924 Counter01_32:inst5\|lpm_counter:LPM_COUNTER_component\|cntr_rqh:auto_generated\|counter_reg_bit\[16\]  " "   -5.462             -10.924 Counter01_32:inst5\|lpm_counter:LPM_COUNTER_component\|cntr_rqh:auto_generated\|counter_reg_bit\[16\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690944741349 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.188            -165.953 inst4\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "   -4.188            -165.953 inst4\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690944741349 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.122              -4.122 ps2_keyboard_to_ascii:inst162\|ascii_new  " "   -4.122              -4.122 ps2_keyboard_to_ascii:inst162\|ascii_new " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690944741349 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.887              -7.694 FPGA_IN_BOARD_RESET-  " "   -3.887              -7.694 FPGA_IN_BOARD_RESET- " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690944741349 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.377             -16.896 inst4\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   -3.377             -16.896 inst4\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690944741349 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.324             -16.101 inst4\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "   -3.324             -16.101 inst4\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690944741349 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.833             -25.159 inst4\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -2.833             -25.159 inst4\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690944741349 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.786            -192.274 Microcomputer:inst\|cpuClock  " "   -1.786            -192.274 Microcomputer:inst\|cpuClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690944741349 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.351              -4.061 Counter01_32:inst5\|lpm_counter:LPM_COUNTER_component\|cntr_rqh:auto_generated\|counter_reg_bit\[4\]  " "   -1.351              -4.061 Counter01_32:inst5\|lpm_counter:LPM_COUNTER_component\|cntr_rqh:auto_generated\|counter_reg_bit\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690944741349 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1690944741349 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -0.423 " "Worst-case removal slack is -0.423" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690944741362 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690944741362 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.423              -3.322 FPGA_IN_SDSB-  " "   -0.423              -3.322 FPGA_IN_SDSB- " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690944741362 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.306              -2.945 Counter01_32:inst5\|lpm_counter:LPM_COUNTER_component\|cntr_rqh:auto_generated\|counter_reg_bit\[4\]  " "   -0.306              -2.945 Counter01_32:inst5\|lpm_counter:LPM_COUNTER_component\|cntr_rqh:auto_generated\|counter_reg_bit\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690944741362 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.236              -0.339 inst4\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "   -0.236              -0.339 inst4\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690944741362 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.160              -0.187 inst4\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   -0.160              -0.187 inst4\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690944741362 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.005              -0.010 inst4\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "   -0.005              -0.010 inst4\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690944741362 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.058               0.000 Microcomputer:inst\|cpuClock  " "    0.058               0.000 Microcomputer:inst\|cpuClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690944741362 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.129               0.000 inst4\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.129               0.000 inst4\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690944741362 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.870               0.000 FPGA_IN_CDSB-  " "    0.870               0.000 FPGA_IN_CDSB- " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690944741362 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.688               0.000 ps2_keyboard_to_ascii:inst162\|ascii_new  " "    1.688               0.000 ps2_keyboard_to_ascii:inst162\|ascii_new " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690944741362 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.971               0.000 FPGA_IN_BOARD_RESET-  " "    1.971               0.000 FPGA_IN_BOARD_RESET- " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690944741362 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.073               0.000 Counter01_32:inst5\|lpm_counter:LPM_COUNTER_component\|cntr_rqh:auto_generated\|counter_reg_bit\[16\]  " "    5.073               0.000 Counter01_32:inst5\|lpm_counter:LPM_COUNTER_component\|cntr_rqh:auto_generated\|counter_reg_bit\[16\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690944741362 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1690944741362 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690944741385 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690944741385 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -956.392 FPGA_IN_SDSB-  " "   -3.000            -956.392 FPGA_IN_SDSB- " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690944741385 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -62.654 FPGA_IN_CDSB-  " "   -3.000             -62.654 FPGA_IN_CDSB- " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690944741385 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -5.974 FPGA_IN_BOARD_RESET-  " "   -3.000              -5.974 FPGA_IN_BOARD_RESET- " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690944741385 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487            -529.372 Microcomputer:inst\|cpuClock  " "   -1.487            -529.372 Microcomputer:inst\|cpuClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690944741385 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487            -118.960 Counter01_32:inst5\|lpm_counter:LPM_COUNTER_component\|cntr_rqh:auto_generated\|counter_reg_bit\[4\]  " "   -1.487            -118.960 Counter01_32:inst5\|lpm_counter:LPM_COUNTER_component\|cntr_rqh:auto_generated\|counter_reg_bit\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690944741385 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -16.357 ps2_keyboard_to_ascii:inst162\|ps2_keyboard:ps2_keyboard_0\|debounce:debounce_ps2_clk\|result  " "   -1.487             -16.357 ps2_keyboard_to_ascii:inst162\|ps2_keyboard:ps2_keyboard_0\|debounce:debounce_ps2_clk\|result " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690944741385 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487              -2.974 Counter01_32:inst5\|lpm_counter:LPM_COUNTER_component\|cntr_rqh:auto_generated\|counter_reg_bit\[16\]  " "   -1.487              -2.974 Counter01_32:inst5\|lpm_counter:LPM_COUNTER_component\|cntr_rqh:auto_generated\|counter_reg_bit\[16\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690944741385 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487              -1.487 ps2_keyboard_to_ascii:inst162\|ascii_new  " "   -1.487              -1.487 ps2_keyboard_to_ascii:inst162\|ascii_new " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690944741385 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.712               0.000 CLK_50  " "    9.712               0.000 CLK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690944741385 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.702               0.000 inst4\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "   19.702               0.000 inst4\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690944741385 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.700               0.000 inst4\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "   49.700               0.000 inst4\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690944741385 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  249.739               0.000 inst4\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "  249.739               0.000 inst4\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690944741385 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" " 1249.721               0.000 inst4\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " " 1249.721               0.000 inst4\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690944741385 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1690944741385 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 8 synchronizer chains. " "Report Metastability: Found 8 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1690944742013 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1690944742013 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV -40C Model" {  } {  } 0 0 "Analyzing Slow 1200mV -40C Model" 0 0 "Timing Analyzer" 0 0 1690944742024 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1690944742055 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1690944743050 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1690944743385 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1690944743450 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1690944743450 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -11.389 " "Worst-case setup slack is -11.389" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690944743458 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690944743458 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -11.389           -3109.626 Microcomputer:inst\|cpuClock  " "  -11.389           -3109.626 Microcomputer:inst\|cpuClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690944743458 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.706             -92.746 inst4\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "   -6.706             -92.746 inst4\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690944743458 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.201            -253.339 FPGA_IN_SDSB-  " "   -5.201            -253.339 FPGA_IN_SDSB- " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690944743458 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.163            -308.701 FPGA_IN_CDSB-  " "   -5.163            -308.701 FPGA_IN_CDSB- " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690944743458 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.179              -4.179 Counter01_32:inst5\|lpm_counter:LPM_COUNTER_component\|cntr_rqh:auto_generated\|counter_reg_bit\[16\]  " "   -4.179              -4.179 Counter01_32:inst5\|lpm_counter:LPM_COUNTER_component\|cntr_rqh:auto_generated\|counter_reg_bit\[16\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690944743458 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.877            -245.192 Counter01_32:inst5\|lpm_counter:LPM_COUNTER_component\|cntr_rqh:auto_generated\|counter_reg_bit\[4\]  " "   -3.877            -245.192 Counter01_32:inst5\|lpm_counter:LPM_COUNTER_component\|cntr_rqh:auto_generated\|counter_reg_bit\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690944743458 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.369             -64.655 inst4\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -3.369             -64.655 inst4\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690944743458 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.294             -36.729 inst4\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   -3.294             -36.729 inst4\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690944743458 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.258             -34.641 inst4\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "   -3.258             -34.641 inst4\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690944743458 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.990            -137.918 CLK_50  " "   -2.990            -137.918 CLK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690944743458 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285              -1.320 ps2_keyboard_to_ascii:inst162\|ps2_keyboard:ps2_keyboard_0\|debounce:debounce_ps2_clk\|result  " "   -1.285              -1.320 ps2_keyboard_to_ascii:inst162\|ps2_keyboard:ps2_keyboard_0\|debounce:debounce_ps2_clk\|result " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690944743458 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1690944743458 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -2.290 " "Worst-case hold slack is -2.290" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690944743495 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690944743495 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.290             -49.585 FPGA_IN_SDSB-  " "   -2.290             -49.585 FPGA_IN_SDSB- " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690944743495 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.202             -16.164 FPGA_IN_CDSB-  " "   -1.202             -16.164 FPGA_IN_CDSB- " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690944743495 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.214              -1.100 inst4\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "   -0.214              -1.100 inst4\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690944743495 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.151              -0.558 inst4\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   -0.151              -0.558 inst4\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690944743495 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.073              -0.202 Counter01_32:inst5\|lpm_counter:LPM_COUNTER_component\|cntr_rqh:auto_generated\|counter_reg_bit\[4\]  " "   -0.073              -0.202 Counter01_32:inst5\|lpm_counter:LPM_COUNTER_component\|cntr_rqh:auto_generated\|counter_reg_bit\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690944743495 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.063               0.000 inst4\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "    0.063               0.000 inst4\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690944743495 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.114               0.000 inst4\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.114               0.000 inst4\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690944743495 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.343               0.000 CLK_50  " "    0.343               0.000 CLK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690944743495 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.343               0.000 Microcomputer:inst\|cpuClock  " "    0.343               0.000 Microcomputer:inst\|cpuClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690944743495 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.440               0.000 ps2_keyboard_to_ascii:inst162\|ps2_keyboard:ps2_keyboard_0\|debounce:debounce_ps2_clk\|result  " "    0.440               0.000 ps2_keyboard_to_ascii:inst162\|ps2_keyboard:ps2_keyboard_0\|debounce:debounce_ps2_clk\|result " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690944743495 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.566               0.000 Counter01_32:inst5\|lpm_counter:LPM_COUNTER_component\|cntr_rqh:auto_generated\|counter_reg_bit\[16\]  " "    0.566               0.000 Counter01_32:inst5\|lpm_counter:LPM_COUNTER_component\|cntr_rqh:auto_generated\|counter_reg_bit\[16\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690944743495 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1690944743495 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -5.183 " "Worst-case recovery slack is -5.183" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690944743514 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690944743514 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.183            -269.138 FPGA_IN_SDSB-  " "   -5.183            -269.138 FPGA_IN_SDSB- " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690944743514 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.145            -282.216 FPGA_IN_CDSB-  " "   -5.145            -282.216 FPGA_IN_CDSB- " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690944743514 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.783              -9.566 Counter01_32:inst5\|lpm_counter:LPM_COUNTER_component\|cntr_rqh:auto_generated\|counter_reg_bit\[16\]  " "   -4.783              -9.566 Counter01_32:inst5\|lpm_counter:LPM_COUNTER_component\|cntr_rqh:auto_generated\|counter_reg_bit\[16\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690944743514 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.634              -3.634 ps2_keyboard_to_ascii:inst162\|ascii_new  " "   -3.634              -3.634 ps2_keyboard_to_ascii:inst162\|ascii_new " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690944743514 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.325              -6.637 FPGA_IN_BOARD_RESET-  " "   -3.325              -6.637 FPGA_IN_BOARD_RESET- " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690944743514 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.196            -118.821 inst4\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "   -3.196            -118.821 inst4\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690944743514 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.544              -7.633 inst4\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   -2.544              -7.633 inst4\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690944743514 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.508              -7.129 inst4\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "   -2.508              -7.129 inst4\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690944743514 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.205             -18.396 inst4\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -2.205             -18.396 inst4\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690944743514 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.351            -135.034 Microcomputer:inst\|cpuClock  " "   -1.351            -135.034 Microcomputer:inst\|cpuClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690944743514 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.075              -3.917 Counter01_32:inst5\|lpm_counter:LPM_COUNTER_component\|cntr_rqh:auto_generated\|counter_reg_bit\[4\]  " "   -1.075              -3.917 Counter01_32:inst5\|lpm_counter:LPM_COUNTER_component\|cntr_rqh:auto_generated\|counter_reg_bit\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690944743514 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1690944743514 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -0.404 " "Worst-case removal slack is -0.404" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690944743619 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690944743619 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.404              -1.920 inst4\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "   -0.404              -1.920 inst4\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690944743619 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.361              -5.357 FPGA_IN_SDSB-  " "   -0.361              -5.357 FPGA_IN_SDSB- " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690944743619 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.341              -1.229 inst4\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   -0.341              -1.229 inst4\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690944743619 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.254              -0.508 inst4\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "   -0.254              -0.508 inst4\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690944743619 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.232              -2.223 Counter01_32:inst5\|lpm_counter:LPM_COUNTER_component\|cntr_rqh:auto_generated\|counter_reg_bit\[4\]  " "   -0.232              -2.223 Counter01_32:inst5\|lpm_counter:LPM_COUNTER_component\|cntr_rqh:auto_generated\|counter_reg_bit\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690944743619 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.137              -0.274 inst4\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -0.137              -0.274 inst4\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690944743619 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.166               0.000 Microcomputer:inst\|cpuClock  " "    0.166               0.000 Microcomputer:inst\|cpuClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690944743619 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.699               0.000 FPGA_IN_CDSB-  " "    0.699               0.000 FPGA_IN_CDSB- " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690944743619 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.506               0.000 ps2_keyboard_to_ascii:inst162\|ascii_new  " "    1.506               0.000 ps2_keyboard_to_ascii:inst162\|ascii_new " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690944743619 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.515               0.000 FPGA_IN_BOARD_RESET-  " "    1.515               0.000 FPGA_IN_BOARD_RESET- " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690944743619 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.343               0.000 Counter01_32:inst5\|lpm_counter:LPM_COUNTER_component\|cntr_rqh:auto_generated\|counter_reg_bit\[16\]  " "    4.343               0.000 Counter01_32:inst5\|lpm_counter:LPM_COUNTER_component\|cntr_rqh:auto_generated\|counter_reg_bit\[16\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690944743619 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1690944743619 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690944743629 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690944743629 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -757.949 FPGA_IN_SDSB-  " "   -3.000            -757.949 FPGA_IN_SDSB- " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690944743629 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -58.234 FPGA_IN_CDSB-  " "   -3.000             -58.234 FPGA_IN_CDSB- " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690944743629 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -5.570 FPGA_IN_BOARD_RESET-  " "   -3.000              -5.570 FPGA_IN_BOARD_RESET- " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690944743629 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285            -457.460 Microcomputer:inst\|cpuClock  " "   -1.285            -457.460 Microcomputer:inst\|cpuClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690944743629 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285            -102.800 Counter01_32:inst5\|lpm_counter:LPM_COUNTER_component\|cntr_rqh:auto_generated\|counter_reg_bit\[4\]  " "   -1.285            -102.800 Counter01_32:inst5\|lpm_counter:LPM_COUNTER_component\|cntr_rqh:auto_generated\|counter_reg_bit\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690944743629 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285             -14.135 ps2_keyboard_to_ascii:inst162\|ps2_keyboard:ps2_keyboard_0\|debounce:debounce_ps2_clk\|result  " "   -1.285             -14.135 ps2_keyboard_to_ascii:inst162\|ps2_keyboard:ps2_keyboard_0\|debounce:debounce_ps2_clk\|result " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690944743629 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285              -2.570 Counter01_32:inst5\|lpm_counter:LPM_COUNTER_component\|cntr_rqh:auto_generated\|counter_reg_bit\[16\]  " "   -1.285              -2.570 Counter01_32:inst5\|lpm_counter:LPM_COUNTER_component\|cntr_rqh:auto_generated\|counter_reg_bit\[16\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690944743629 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285              -1.285 ps2_keyboard_to_ascii:inst162\|ascii_new  " "   -1.285              -1.285 ps2_keyboard_to_ascii:inst162\|ascii_new " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690944743629 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.752               0.000 CLK_50  " "    9.752               0.000 CLK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690944743629 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.641               0.000 inst4\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "   19.641               0.000 inst4\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690944743629 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.622               0.000 inst4\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "   49.622               0.000 inst4\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690944743629 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  249.612               0.000 inst4\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "  249.612               0.000 inst4\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690944743629 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" " 1249.612               0.000 inst4\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " " 1249.612               0.000 inst4\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690944743629 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1690944743629 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 8 synchronizer chains. " "Report Metastability: Found 8 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1690944744508 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1690944744508 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV -40C Model" {  } {  } 0 0 "Analyzing Fast 1200mV -40C Model" 0 0 "Timing Analyzer" 0 0 1690944744528 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1690944744768 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1690944744797 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1690944744797 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.696 " "Worst-case setup slack is -5.696" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690944744812 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690944744812 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.696           -1519.524 Microcomputer:inst\|cpuClock  " "   -5.696           -1519.524 Microcomputer:inst\|cpuClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690944744812 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.922             -44.101 inst4\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "   -3.922             -44.101 inst4\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690944744812 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.461            -111.994 FPGA_IN_CDSB-  " "   -2.461            -111.994 FPGA_IN_CDSB- " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690944744812 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.396             -92.109 FPGA_IN_SDSB-  " "   -2.396             -92.109 FPGA_IN_SDSB- " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690944744812 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.315              -2.315 Counter01_32:inst5\|lpm_counter:LPM_COUNTER_component\|cntr_rqh:auto_generated\|counter_reg_bit\[16\]  " "   -2.315              -2.315 Counter01_32:inst5\|lpm_counter:LPM_COUNTER_component\|cntr_rqh:auto_generated\|counter_reg_bit\[16\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690944744812 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.061             -42.875 inst4\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   -2.061             -42.875 inst4\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690944744812 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.034             -41.309 inst4\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "   -2.034             -41.309 inst4\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690944744812 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.676             -82.662 CLK_50  " "   -1.676             -82.662 CLK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690944744812 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.665             -26.993 inst4\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -1.665             -26.993 inst4\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690944744812 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.518             -92.302 Counter01_32:inst5\|lpm_counter:LPM_COUNTER_component\|cntr_rqh:auto_generated\|counter_reg_bit\[4\]  " "   -1.518             -92.302 Counter01_32:inst5\|lpm_counter:LPM_COUNTER_component\|cntr_rqh:auto_generated\|counter_reg_bit\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690944744812 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.436              -0.436 ps2_keyboard_to_ascii:inst162\|ps2_keyboard:ps2_keyboard_0\|debounce:debounce_ps2_clk\|result  " "   -0.436              -0.436 ps2_keyboard_to_ascii:inst162\|ps2_keyboard:ps2_keyboard_0\|debounce:debounce_ps2_clk\|result " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690944744812 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1690944744812 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.238 " "Worst-case hold slack is -1.238" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690944744854 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690944744854 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.238             -31.126 FPGA_IN_SDSB-  " "   -1.238             -31.126 FPGA_IN_SDSB- " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690944744854 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.531              -8.687 FPGA_IN_CDSB-  " "   -0.531              -8.687 FPGA_IN_CDSB- " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690944744854 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.159              -2.284 inst4\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "   -0.159              -2.284 inst4\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690944744854 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.121              -0.870 inst4\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   -0.121              -0.870 inst4\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690944744854 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.030               0.000 inst4\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "    0.030               0.000 inst4\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690944744854 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.085               0.000 inst4\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.085               0.000 inst4\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690944744854 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.134               0.000 Microcomputer:inst\|cpuClock  " "    0.134               0.000 Microcomputer:inst\|cpuClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690944744854 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.179               0.000 CLK_50  " "    0.179               0.000 CLK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690944744854 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.179               0.000 Counter01_32:inst5\|lpm_counter:LPM_COUNTER_component\|cntr_rqh:auto_generated\|counter_reg_bit\[4\]  " "    0.179               0.000 Counter01_32:inst5\|lpm_counter:LPM_COUNTER_component\|cntr_rqh:auto_generated\|counter_reg_bit\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690944744854 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.211               0.000 ps2_keyboard_to_ascii:inst162\|ps2_keyboard:ps2_keyboard_0\|debounce:debounce_ps2_clk\|result  " "    0.211               0.000 ps2_keyboard_to_ascii:inst162\|ps2_keyboard:ps2_keyboard_0\|debounce:debounce_ps2_clk\|result " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690944744854 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.270               0.000 Counter01_32:inst5\|lpm_counter:LPM_COUNTER_component\|cntr_rqh:auto_generated\|counter_reg_bit\[16\]  " "    0.270               0.000 Counter01_32:inst5\|lpm_counter:LPM_COUNTER_component\|cntr_rqh:auto_generated\|counter_reg_bit\[16\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690944744854 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1690944744854 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -2.725 " "Worst-case recovery slack is -2.725" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690944744880 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690944744880 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.725              -5.450 Counter01_32:inst5\|lpm_counter:LPM_COUNTER_component\|cntr_rqh:auto_generated\|counter_reg_bit\[16\]  " "   -2.725              -5.450 Counter01_32:inst5\|lpm_counter:LPM_COUNTER_component\|cntr_rqh:auto_generated\|counter_reg_bit\[16\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690944744880 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.700            -186.187 FPGA_IN_SDSB-  " "   -2.700            -186.187 FPGA_IN_SDSB- " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690944744880 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.378            -136.372 FPGA_IN_CDSB-  " "   -2.378            -136.372 FPGA_IN_CDSB- " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690944744880 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.114             -77.984 inst4\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "   -2.114             -77.984 inst4\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690944744880 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.023              -3.835 FPGA_IN_BOARD_RESET-  " "   -2.023              -3.835 FPGA_IN_BOARD_RESET- " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690944744880 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.888              -1.888 ps2_keyboard_to_ascii:inst162\|ascii_new  " "   -1.888              -1.888 ps2_keyboard_to_ascii:inst162\|ascii_new " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690944744880 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.724             -11.037 inst4\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   -1.724             -11.037 inst4\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690944744880 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.697             -10.632 inst4\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "   -1.697             -10.632 inst4\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690944744880 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.098            -127.641 Microcomputer:inst\|cpuClock  " "   -1.098            -127.641 Microcomputer:inst\|cpuClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690944744880 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.789              -6.126 inst4\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -0.789              -6.126 inst4\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690944744880 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.081              -0.162 Counter01_32:inst5\|lpm_counter:LPM_COUNTER_component\|cntr_rqh:auto_generated\|counter_reg_bit\[4\]  " "   -0.081              -0.162 Counter01_32:inst5\|lpm_counter:LPM_COUNTER_component\|cntr_rqh:auto_generated\|counter_reg_bit\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690944744880 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1690944744880 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -0.200 " "Worst-case removal slack is -0.200" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690944744905 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690944744905 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.200              -1.096 inst4\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "   -0.200              -1.096 inst4\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690944744905 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.175              -0.405 FPGA_IN_SDSB-  " "   -0.175              -0.405 FPGA_IN_SDSB- " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690944744905 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.162              -0.626 inst4\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   -0.162              -0.626 inst4\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690944744905 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.102              -0.254 inst4\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "   -0.102              -0.254 inst4\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690944744905 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.050              -0.100 Microcomputer:inst\|cpuClock  " "   -0.050              -0.100 Microcomputer:inst\|cpuClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690944744905 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.043              -0.086 inst4\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -0.043              -0.086 inst4\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690944744905 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.123               0.000 Counter01_32:inst5\|lpm_counter:LPM_COUNTER_component\|cntr_rqh:auto_generated\|counter_reg_bit\[4\]  " "    0.123               0.000 Counter01_32:inst5\|lpm_counter:LPM_COUNTER_component\|cntr_rqh:auto_generated\|counter_reg_bit\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690944744905 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.373               0.000 FPGA_IN_CDSB-  " "    0.373               0.000 FPGA_IN_CDSB- " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690944744905 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.770               0.000 ps2_keyboard_to_ascii:inst162\|ascii_new  " "    0.770               0.000 ps2_keyboard_to_ascii:inst162\|ascii_new " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690944744905 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.781               0.000 FPGA_IN_BOARD_RESET-  " "    0.781               0.000 FPGA_IN_BOARD_RESET- " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690944744905 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.382               0.000 Counter01_32:inst5\|lpm_counter:LPM_COUNTER_component\|cntr_rqh:auto_generated\|counter_reg_bit\[16\]  " "    2.382               0.000 Counter01_32:inst5\|lpm_counter:LPM_COUNTER_component\|cntr_rqh:auto_generated\|counter_reg_bit\[16\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690944744905 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1690944744905 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690944744922 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690944744922 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -379.597 FPGA_IN_SDSB-  " "   -3.000            -379.597 FPGA_IN_SDSB- " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690944744922 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -35.146 FPGA_IN_CDSB-  " "   -3.000             -35.146 FPGA_IN_CDSB- " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690944744922 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -5.294 FPGA_IN_BOARD_RESET-  " "   -3.000              -5.294 FPGA_IN_BOARD_RESET- " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690944744922 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000            -356.000 Microcomputer:inst\|cpuClock  " "   -1.000            -356.000 Microcomputer:inst\|cpuClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690944744922 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -80.000 Counter01_32:inst5\|lpm_counter:LPM_COUNTER_component\|cntr_rqh:auto_generated\|counter_reg_bit\[4\]  " "   -1.000             -80.000 Counter01_32:inst5\|lpm_counter:LPM_COUNTER_component\|cntr_rqh:auto_generated\|counter_reg_bit\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690944744922 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -11.000 ps2_keyboard_to_ascii:inst162\|ps2_keyboard:ps2_keyboard_0\|debounce:debounce_ps2_clk\|result  " "   -1.000             -11.000 ps2_keyboard_to_ascii:inst162\|ps2_keyboard:ps2_keyboard_0\|debounce:debounce_ps2_clk\|result " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690944744922 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -2.000 Counter01_32:inst5\|lpm_counter:LPM_COUNTER_component\|cntr_rqh:auto_generated\|counter_reg_bit\[16\]  " "   -1.000              -2.000 Counter01_32:inst5\|lpm_counter:LPM_COUNTER_component\|cntr_rqh:auto_generated\|counter_reg_bit\[16\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690944744922 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -1.000 ps2_keyboard_to_ascii:inst162\|ascii_new  " "   -1.000              -1.000 ps2_keyboard_to_ascii:inst162\|ascii_new " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690944744922 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.417               0.000 CLK_50  " "    9.417               0.000 CLK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690944744922 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.625               0.000 inst4\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "   19.625               0.000 inst4\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690944744922 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.611               0.000 inst4\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "   49.611               0.000 inst4\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690944744922 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  249.638               0.000 inst4\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "  249.638               0.000 inst4\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690944744922 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" " 1249.620               0.000 inst4\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " " 1249.620               0.000 inst4\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690944744922 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1690944744922 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 8 synchronizer chains. " "Report Metastability: Found 8 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1690944746073 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1690944746073 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1690944746625 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1690944746629 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 8 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4854 " "Peak virtual memory: 4854 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1690944746891 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Aug  1 22:52:26 2023 " "Processing ended: Tue Aug  1 22:52:26 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1690944746891 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1690944746891 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1690944746891 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1690944746891 ""}
