// Seed: 3056592557
module module_0 (
    input tri id_0,
    input tri0 id_1,
    input supply0 id_2,
    input wor id_3,
    output tri0 id_4,
    input supply1 id_5
);
  assign id_4 = 1;
  assign id_4 = 1;
  tri   id_7;
  uwire id_8;
  assign id_7 = 1 * id_8;
  assign id_4 = id_8;
  tri1 id_9;
  assign id_9 = id_3;
endmodule
module module_1 (
    input  tri0  id_0,
    input  tri1  id_1,
    output tri   id_2,
    output logic id_3,
    output tri0  id_4,
    input  wand  id_5,
    input  wor   id_6,
    input  tri   id_7
);
  always @(1 & 1'b0) id_3 <= 1;
  module_0(
      id_7, id_5, id_5, id_0, id_4, id_6
  );
  wire id_9;
endmodule
