<!DOCTYPE html>
<html>
  <head>
    <meta charset="utf-8" />
    <title>Old src/hotspot/cpu/x86/vm_version_x86.cpp</title>
    <link rel="stylesheet" href="../../../../style.css" />
  </head>
  <body>
    <pre>
   1 /*
   2  * Copyright (c) 1997, 2020, Oracle and/or its affiliates. All rights reserved.
   3  * DO NOT ALTER OR REMOVE COPYRIGHT NOTICES OR THIS FILE HEADER.
   4  *
   5  * This code is free software; you can redistribute it and/or modify it
   6  * under the terms of the GNU General Public License version 2 only, as
   7  * published by the Free Software Foundation.
   8  *
   9  * This code is distributed in the hope that it will be useful, but WITHOUT
  10  * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
  11  * FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License
  12  * version 2 for more details (a copy is included in the LICENSE file that
  13  * accompanied this code).
  14  *
  15  * You should have received a copy of the GNU General Public License version
  16  * 2 along with this work; if not, write to the Free Software Foundation,
  17  * Inc., 51 Franklin St, Fifth Floor, Boston, MA 02110-1301 USA.
  18  *
  19  * Please contact Oracle, 500 Oracle Parkway, Redwood Shores, CA 94065 USA
  20  * or visit www.oracle.com if you need additional information or have any
  21  * questions.
  22  *
  23  */
  24 
  25 #include &quot;precompiled.hpp&quot;
  26 #include &quot;jvm.h&quot;
  27 #include &quot;asm/macroAssembler.hpp&quot;
  28 #include &quot;asm/macroAssembler.inline.hpp&quot;
  29 #include &quot;logging/log.hpp&quot;
  30 #include &quot;logging/logStream.hpp&quot;
  31 #include &quot;memory/resourceArea.hpp&quot;
  32 #include &quot;runtime/java.hpp&quot;
  33 #include &quot;runtime/os.hpp&quot;
  34 #include &quot;runtime/stubCodeGenerator.hpp&quot;
  35 #include &quot;runtime/vm_version.hpp&quot;
  36 #include &quot;utilities/powerOfTwo.hpp&quot;
  37 #include &quot;utilities/virtualizationSupport.hpp&quot;
  38 
  39 #include OS_HEADER_INLINE(os)
  40 
  41 int VM_Version::_cpu;
  42 int VM_Version::_model;
  43 int VM_Version::_stepping;
  44 bool VM_Version::_has_intel_jcc_erratum;
  45 VM_Version::CpuidInfo VM_Version::_cpuid_info = { 0, };
  46 
  47 // Address of instruction which causes SEGV
  48 address VM_Version::_cpuinfo_segv_addr = 0;
  49 // Address of instruction after the one which causes SEGV
  50 address VM_Version::_cpuinfo_cont_addr = 0;
  51 
  52 static BufferBlob* stub_blob;
  53 static const int stub_size = 1100;
  54 
  55 extern &quot;C&quot; {
  56   typedef void (*get_cpu_info_stub_t)(void*);
  57 }
  58 static get_cpu_info_stub_t get_cpu_info_stub = NULL;
  59 
  60 
  61 class VM_Version_StubGenerator: public StubCodeGenerator {
  62  public:
  63 
  64   VM_Version_StubGenerator(CodeBuffer *c) : StubCodeGenerator(c) {}
  65 
  66   address generate_get_cpu_info() {
  67     // Flags to test CPU type.
  68     const uint32_t HS_EFL_AC = 0x40000;
  69     const uint32_t HS_EFL_ID = 0x200000;
  70     // Values for when we don&#39;t have a CPUID instruction.
  71     const int      CPU_FAMILY_SHIFT = 8;
  72     const uint32_t CPU_FAMILY_386 = (3 &lt;&lt; CPU_FAMILY_SHIFT);
  73     const uint32_t CPU_FAMILY_486 = (4 &lt;&lt; CPU_FAMILY_SHIFT);
  74     bool use_evex = FLAG_IS_DEFAULT(UseAVX) || (UseAVX &gt; 2);
  75 
  76     Label detect_486, cpu486, detect_586, std_cpuid1, std_cpuid4;
  77     Label sef_cpuid, ext_cpuid, ext_cpuid1, ext_cpuid5, ext_cpuid7, ext_cpuid8, done, wrapup;
  78     Label legacy_setup, save_restore_except, legacy_save_restore, start_simd_check;
  79 
  80     StubCodeMark mark(this, &quot;VM_Version&quot;, &quot;get_cpu_info_stub&quot;);
  81 #   define __ _masm-&gt;
  82 
  83     address start = __ pc();
  84 
  85     //
  86     // void get_cpu_info(VM_Version::CpuidInfo* cpuid_info);
  87     //
  88     // LP64: rcx and rdx are first and second argument registers on windows
  89 
  90     __ push(rbp);
  91 #ifdef _LP64
  92     __ mov(rbp, c_rarg0); // cpuid_info address
  93 #else
  94     __ movptr(rbp, Address(rsp, 8)); // cpuid_info address
  95 #endif
  96     __ push(rbx);
  97     __ push(rsi);
  98     __ pushf();          // preserve rbx, and flags
  99     __ pop(rax);
 100     __ push(rax);
 101     __ mov(rcx, rax);
 102     //
 103     // if we are unable to change the AC flag, we have a 386
 104     //
 105     __ xorl(rax, HS_EFL_AC);
 106     __ push(rax);
 107     __ popf();
 108     __ pushf();
 109     __ pop(rax);
 110     __ cmpptr(rax, rcx);
 111     __ jccb(Assembler::notEqual, detect_486);
 112 
 113     __ movl(rax, CPU_FAMILY_386);
 114     __ movl(Address(rbp, in_bytes(VM_Version::std_cpuid1_offset())), rax);
 115     __ jmp(done);
 116 
 117     //
 118     // If we are unable to change the ID flag, we have a 486 which does
 119     // not support the &quot;cpuid&quot; instruction.
 120     //
 121     __ bind(detect_486);
 122     __ mov(rax, rcx);
 123     __ xorl(rax, HS_EFL_ID);
 124     __ push(rax);
 125     __ popf();
 126     __ pushf();
 127     __ pop(rax);
 128     __ cmpptr(rcx, rax);
 129     __ jccb(Assembler::notEqual, detect_586);
 130 
 131     __ bind(cpu486);
 132     __ movl(rax, CPU_FAMILY_486);
 133     __ movl(Address(rbp, in_bytes(VM_Version::std_cpuid1_offset())), rax);
 134     __ jmp(done);
 135 
 136     //
 137     // At this point, we have a chip which supports the &quot;cpuid&quot; instruction
 138     //
 139     __ bind(detect_586);
 140     __ xorl(rax, rax);
 141     __ cpuid();
 142     __ orl(rax, rax);
 143     __ jcc(Assembler::equal, cpu486);   // if cpuid doesn&#39;t support an input
 144                                         // value of at least 1, we give up and
 145                                         // assume a 486
 146     __ lea(rsi, Address(rbp, in_bytes(VM_Version::std_cpuid0_offset())));
 147     __ movl(Address(rsi, 0), rax);
 148     __ movl(Address(rsi, 4), rbx);
 149     __ movl(Address(rsi, 8), rcx);
 150     __ movl(Address(rsi,12), rdx);
 151 
 152     __ cmpl(rax, 0xa);                  // Is cpuid(0xB) supported?
 153     __ jccb(Assembler::belowEqual, std_cpuid4);
 154 
 155     //
 156     // cpuid(0xB) Processor Topology
 157     //
 158     __ movl(rax, 0xb);
 159     __ xorl(rcx, rcx);   // Threads level
 160     __ cpuid();
 161 
 162     __ lea(rsi, Address(rbp, in_bytes(VM_Version::tpl_cpuidB0_offset())));
 163     __ movl(Address(rsi, 0), rax);
 164     __ movl(Address(rsi, 4), rbx);
 165     __ movl(Address(rsi, 8), rcx);
 166     __ movl(Address(rsi,12), rdx);
 167 
 168     __ movl(rax, 0xb);
 169     __ movl(rcx, 1);     // Cores level
 170     __ cpuid();
 171     __ push(rax);
 172     __ andl(rax, 0x1f);  // Determine if valid topology level
 173     __ orl(rax, rbx);    // eax[4:0] | ebx[0:15] == 0 indicates invalid level
 174     __ andl(rax, 0xffff);
 175     __ pop(rax);
 176     __ jccb(Assembler::equal, std_cpuid4);
 177 
 178     __ lea(rsi, Address(rbp, in_bytes(VM_Version::tpl_cpuidB1_offset())));
 179     __ movl(Address(rsi, 0), rax);
 180     __ movl(Address(rsi, 4), rbx);
 181     __ movl(Address(rsi, 8), rcx);
 182     __ movl(Address(rsi,12), rdx);
 183 
 184     __ movl(rax, 0xb);
 185     __ movl(rcx, 2);     // Packages level
 186     __ cpuid();
 187     __ push(rax);
 188     __ andl(rax, 0x1f);  // Determine if valid topology level
 189     __ orl(rax, rbx);    // eax[4:0] | ebx[0:15] == 0 indicates invalid level
 190     __ andl(rax, 0xffff);
 191     __ pop(rax);
 192     __ jccb(Assembler::equal, std_cpuid4);
 193 
 194     __ lea(rsi, Address(rbp, in_bytes(VM_Version::tpl_cpuidB2_offset())));
 195     __ movl(Address(rsi, 0), rax);
 196     __ movl(Address(rsi, 4), rbx);
 197     __ movl(Address(rsi, 8), rcx);
 198     __ movl(Address(rsi,12), rdx);
 199 
 200     //
 201     // cpuid(0x4) Deterministic cache params
 202     //
 203     __ bind(std_cpuid4);
 204     __ movl(rax, 4);
 205     __ cmpl(rax, Address(rbp, in_bytes(VM_Version::std_cpuid0_offset()))); // Is cpuid(0x4) supported?
 206     __ jccb(Assembler::greater, std_cpuid1);
 207 
 208     __ xorl(rcx, rcx);   // L1 cache
 209     __ cpuid();
 210     __ push(rax);
 211     __ andl(rax, 0x1f);  // Determine if valid cache parameters used
 212     __ orl(rax, rax);    // eax[4:0] == 0 indicates invalid cache
 213     __ pop(rax);
 214     __ jccb(Assembler::equal, std_cpuid1);
 215 
 216     __ lea(rsi, Address(rbp, in_bytes(VM_Version::dcp_cpuid4_offset())));
 217     __ movl(Address(rsi, 0), rax);
 218     __ movl(Address(rsi, 4), rbx);
 219     __ movl(Address(rsi, 8), rcx);
 220     __ movl(Address(rsi,12), rdx);
 221 
 222     //
 223     // Standard cpuid(0x1)
 224     //
 225     __ bind(std_cpuid1);
 226     __ movl(rax, 1);
 227     __ cpuid();
 228     __ lea(rsi, Address(rbp, in_bytes(VM_Version::std_cpuid1_offset())));
 229     __ movl(Address(rsi, 0), rax);
 230     __ movl(Address(rsi, 4), rbx);
 231     __ movl(Address(rsi, 8), rcx);
 232     __ movl(Address(rsi,12), rdx);
 233 
 234     //
 235     // Check if OS has enabled XGETBV instruction to access XCR0
 236     // (OSXSAVE feature flag) and CPU supports AVX
 237     //
 238     __ andl(rcx, 0x18000000); // cpuid1 bits osxsave | avx
 239     __ cmpl(rcx, 0x18000000);
 240     __ jccb(Assembler::notEqual, sef_cpuid); // jump if AVX is not supported
 241 
 242     //
 243     // XCR0, XFEATURE_ENABLED_MASK register
 244     //
 245     __ xorl(rcx, rcx);   // zero for XCR0 register
 246     __ xgetbv();
 247     __ lea(rsi, Address(rbp, in_bytes(VM_Version::xem_xcr0_offset())));
 248     __ movl(Address(rsi, 0), rax);
 249     __ movl(Address(rsi, 4), rdx);
 250 
 251     //
 252     // cpuid(0x7) Structured Extended Features
 253     //
 254     __ bind(sef_cpuid);
 255     __ movl(rax, 7);
 256     __ cmpl(rax, Address(rbp, in_bytes(VM_Version::std_cpuid0_offset()))); // Is cpuid(0x7) supported?
 257     __ jccb(Assembler::greater, ext_cpuid);
 258 
 259     __ xorl(rcx, rcx);
 260     __ cpuid();
 261     __ lea(rsi, Address(rbp, in_bytes(VM_Version::sef_cpuid7_offset())));
 262     __ movl(Address(rsi, 0), rax);
 263     __ movl(Address(rsi, 4), rbx);
 264     __ movl(Address(rsi, 8), rcx);
 265     __ movl(Address(rsi, 12), rdx);
 266 
 267     //
 268     // Extended cpuid(0x80000000)
 269     //
 270     __ bind(ext_cpuid);
 271     __ movl(rax, 0x80000000);
 272     __ cpuid();
 273     __ cmpl(rax, 0x80000000);     // Is cpuid(0x80000001) supported?
 274     __ jcc(Assembler::belowEqual, done);
 275     __ cmpl(rax, 0x80000004);     // Is cpuid(0x80000005) supported?
 276     __ jcc(Assembler::belowEqual, ext_cpuid1);
 277     __ cmpl(rax, 0x80000006);     // Is cpuid(0x80000007) supported?
 278     __ jccb(Assembler::belowEqual, ext_cpuid5);
 279     __ cmpl(rax, 0x80000007);     // Is cpuid(0x80000008) supported?
 280     __ jccb(Assembler::belowEqual, ext_cpuid7);
 281     __ cmpl(rax, 0x80000008);     // Is cpuid(0x80000009 and above) supported?
 282     __ jccb(Assembler::belowEqual, ext_cpuid8);
 283     __ cmpl(rax, 0x8000001E);     // Is cpuid(0x8000001E) supported?
 284     __ jccb(Assembler::below, ext_cpuid8);
 285     //
 286     // Extended cpuid(0x8000001E)
 287     //
 288     __ movl(rax, 0x8000001E);
 289     __ cpuid();
 290     __ lea(rsi, Address(rbp, in_bytes(VM_Version::ext_cpuid1E_offset())));
 291     __ movl(Address(rsi, 0), rax);
 292     __ movl(Address(rsi, 4), rbx);
 293     __ movl(Address(rsi, 8), rcx);
 294     __ movl(Address(rsi,12), rdx);
 295 
 296     //
 297     // Extended cpuid(0x80000008)
 298     //
 299     __ bind(ext_cpuid8);
 300     __ movl(rax, 0x80000008);
 301     __ cpuid();
 302     __ lea(rsi, Address(rbp, in_bytes(VM_Version::ext_cpuid8_offset())));
 303     __ movl(Address(rsi, 0), rax);
 304     __ movl(Address(rsi, 4), rbx);
 305     __ movl(Address(rsi, 8), rcx);
 306     __ movl(Address(rsi,12), rdx);
 307 
 308     //
 309     // Extended cpuid(0x80000007)
 310     //
 311     __ bind(ext_cpuid7);
 312     __ movl(rax, 0x80000007);
 313     __ cpuid();
 314     __ lea(rsi, Address(rbp, in_bytes(VM_Version::ext_cpuid7_offset())));
 315     __ movl(Address(rsi, 0), rax);
 316     __ movl(Address(rsi, 4), rbx);
 317     __ movl(Address(rsi, 8), rcx);
 318     __ movl(Address(rsi,12), rdx);
 319 
 320     //
 321     // Extended cpuid(0x80000005)
 322     //
 323     __ bind(ext_cpuid5);
 324     __ movl(rax, 0x80000005);
 325     __ cpuid();
 326     __ lea(rsi, Address(rbp, in_bytes(VM_Version::ext_cpuid5_offset())));
 327     __ movl(Address(rsi, 0), rax);
 328     __ movl(Address(rsi, 4), rbx);
 329     __ movl(Address(rsi, 8), rcx);
 330     __ movl(Address(rsi,12), rdx);
 331 
 332     //
 333     // Extended cpuid(0x80000001)
 334     //
 335     __ bind(ext_cpuid1);
 336     __ movl(rax, 0x80000001);
 337     __ cpuid();
 338     __ lea(rsi, Address(rbp, in_bytes(VM_Version::ext_cpuid1_offset())));
 339     __ movl(Address(rsi, 0), rax);
 340     __ movl(Address(rsi, 4), rbx);
 341     __ movl(Address(rsi, 8), rcx);
 342     __ movl(Address(rsi,12), rdx);
 343 
 344     //
 345     // Check if OS has enabled XGETBV instruction to access XCR0
 346     // (OSXSAVE feature flag) and CPU supports AVX
 347     //
 348     __ lea(rsi, Address(rbp, in_bytes(VM_Version::std_cpuid1_offset())));
 349     __ movl(rcx, 0x18000000); // cpuid1 bits osxsave | avx
 350     __ andl(rcx, Address(rsi, 8)); // cpuid1 bits osxsave | avx
 351     __ cmpl(rcx, 0x18000000);
 352     __ jccb(Assembler::notEqual, done); // jump if AVX is not supported
 353 
 354     __ movl(rax, 0x6);
 355     __ andl(rax, Address(rbp, in_bytes(VM_Version::xem_xcr0_offset()))); // xcr0 bits sse | ymm
 356     __ cmpl(rax, 0x6);
 357     __ jccb(Assembler::equal, start_simd_check); // return if AVX is not supported
 358 
 359     // we need to bridge farther than imm8, so we use this island as a thunk
 360     __ bind(done);
 361     __ jmp(wrapup);
 362 
 363     __ bind(start_simd_check);
 364     //
 365     // Some OSs have a bug when upper 128/256bits of YMM/ZMM
 366     // registers are not restored after a signal processing.
 367     // Generate SEGV here (reference through NULL)
 368     // and check upper YMM/ZMM bits after it.
 369     //
 370     intx saved_useavx = UseAVX;
 371     intx saved_usesse = UseSSE;
 372 
 373     // If UseAVX is unitialized or is set by the user to include EVEX
 374     if (use_evex) {
 375       // check _cpuid_info.sef_cpuid7_ebx.bits.avx512f
 376       __ lea(rsi, Address(rbp, in_bytes(VM_Version::sef_cpuid7_offset())));
 377       __ movl(rax, 0x10000);
 378       __ andl(rax, Address(rsi, 4)); // xcr0 bits sse | ymm
 379       __ cmpl(rax, 0x10000);
 380       __ jccb(Assembler::notEqual, legacy_setup); // jump if EVEX is not supported
 381       // check _cpuid_info.xem_xcr0_eax.bits.opmask
 382       // check _cpuid_info.xem_xcr0_eax.bits.zmm512
 383       // check _cpuid_info.xem_xcr0_eax.bits.zmm32
 384       __ movl(rax, 0xE0);
 385       __ andl(rax, Address(rbp, in_bytes(VM_Version::xem_xcr0_offset()))); // xcr0 bits sse | ymm
 386       __ cmpl(rax, 0xE0);
 387       __ jccb(Assembler::notEqual, legacy_setup); // jump if EVEX is not supported
 388 
 389       if (FLAG_IS_DEFAULT(UseAVX)) {
 390         __ lea(rsi, Address(rbp, in_bytes(VM_Version::std_cpuid1_offset())));
 391         __ movl(rax, Address(rsi, 0));
 392         __ cmpl(rax, 0x50654);              // If it is Skylake
 393         __ jcc(Assembler::equal, legacy_setup);
 394       }
 395       // EVEX setup: run in lowest evex mode
 396       VM_Version::set_evex_cpuFeatures(); // Enable temporary to pass asserts
 397       UseAVX = 3;
 398       UseSSE = 2;
 399 #ifdef _WINDOWS
 400       // xmm5-xmm15 are not preserved by caller on windows
 401       // https://msdn.microsoft.com/en-us/library/9z1stfyw.aspx
 402       __ subptr(rsp, 64);
 403       __ evmovdqul(Address(rsp, 0), xmm7, Assembler::AVX_512bit);
 404 #ifdef _LP64
 405       __ subptr(rsp, 64);
 406       __ evmovdqul(Address(rsp, 0), xmm8, Assembler::AVX_512bit);
 407       __ subptr(rsp, 64);
 408       __ evmovdqul(Address(rsp, 0), xmm31, Assembler::AVX_512bit);
 409 #endif // _LP64
 410 #endif // _WINDOWS
 411 
 412       // load value into all 64 bytes of zmm7 register
 413       __ movl(rcx, VM_Version::ymm_test_value());
 414       __ movdl(xmm0, rcx);
 415       __ vpbroadcastd(xmm0, xmm0, Assembler::AVX_512bit);
 416       __ evmovdqul(xmm7, xmm0, Assembler::AVX_512bit);
 417 #ifdef _LP64
 418       __ evmovdqul(xmm8, xmm0, Assembler::AVX_512bit);
 419       __ evmovdqul(xmm31, xmm0, Assembler::AVX_512bit);
 420 #endif
 421       VM_Version::clean_cpuFeatures();
 422       __ jmp(save_restore_except);
 423     }
 424 
 425     __ bind(legacy_setup);
 426     // AVX setup
 427     VM_Version::set_avx_cpuFeatures(); // Enable temporary to pass asserts
 428     UseAVX = 1;
 429     UseSSE = 2;
 430 #ifdef _WINDOWS
 431     __ subptr(rsp, 32);
 432     __ vmovdqu(Address(rsp, 0), xmm7);
 433 #ifdef _LP64
 434     __ subptr(rsp, 32);
 435     __ vmovdqu(Address(rsp, 0), xmm8);
 436     __ subptr(rsp, 32);
 437     __ vmovdqu(Address(rsp, 0), xmm15);
 438 #endif // _LP64
 439 #endif // _WINDOWS
 440 
 441     // load value into all 32 bytes of ymm7 register
 442     __ movl(rcx, VM_Version::ymm_test_value());
 443 
 444     __ movdl(xmm0, rcx);
 445     __ pshufd(xmm0, xmm0, 0x00);
 446     __ vinsertf128_high(xmm0, xmm0);
 447     __ vmovdqu(xmm7, xmm0);
 448 #ifdef _LP64
 449     __ vmovdqu(xmm8, xmm0);
 450     __ vmovdqu(xmm15, xmm0);
 451 #endif
 452     VM_Version::clean_cpuFeatures();
 453 
 454     __ bind(save_restore_except);
 455     __ xorl(rsi, rsi);
 456     VM_Version::set_cpuinfo_segv_addr(__ pc());
 457     // Generate SEGV
 458     __ movl(rax, Address(rsi, 0));
 459 
 460     VM_Version::set_cpuinfo_cont_addr(__ pc());
 461     // Returns here after signal. Save xmm0 to check it later.
 462 
 463     // If UseAVX is unitialized or is set by the user to include EVEX
 464     if (use_evex) {
 465       // check _cpuid_info.sef_cpuid7_ebx.bits.avx512f
 466       __ lea(rsi, Address(rbp, in_bytes(VM_Version::sef_cpuid7_offset())));
 467       __ movl(rax, 0x10000);
 468       __ andl(rax, Address(rsi, 4));
 469       __ cmpl(rax, 0x10000);
 470       __ jcc(Assembler::notEqual, legacy_save_restore);
 471       // check _cpuid_info.xem_xcr0_eax.bits.opmask
 472       // check _cpuid_info.xem_xcr0_eax.bits.zmm512
 473       // check _cpuid_info.xem_xcr0_eax.bits.zmm32
 474       __ movl(rax, 0xE0);
 475       __ andl(rax, Address(rbp, in_bytes(VM_Version::xem_xcr0_offset()))); // xcr0 bits sse | ymm
 476       __ cmpl(rax, 0xE0);
 477       __ jcc(Assembler::notEqual, legacy_save_restore);
 478 
 479       if (FLAG_IS_DEFAULT(UseAVX)) {
 480         __ lea(rsi, Address(rbp, in_bytes(VM_Version::std_cpuid1_offset())));
 481         __ movl(rax, Address(rsi, 0));
 482         __ cmpl(rax, 0x50654);              // If it is Skylake
 483         __ jcc(Assembler::equal, legacy_save_restore);
 484       }
 485       // EVEX check: run in lowest evex mode
 486       VM_Version::set_evex_cpuFeatures(); // Enable temporary to pass asserts
 487       UseAVX = 3;
 488       UseSSE = 2;
 489       __ lea(rsi, Address(rbp, in_bytes(VM_Version::zmm_save_offset())));
 490       __ evmovdqul(Address(rsi, 0), xmm0, Assembler::AVX_512bit);
 491       __ evmovdqul(Address(rsi, 64), xmm7, Assembler::AVX_512bit);
 492 #ifdef _LP64
 493       __ evmovdqul(Address(rsi, 128), xmm8, Assembler::AVX_512bit);
 494       __ evmovdqul(Address(rsi, 192), xmm31, Assembler::AVX_512bit);
 495 #endif
 496 
 497 #ifdef _WINDOWS
 498 #ifdef _LP64
 499       __ evmovdqul(xmm31, Address(rsp, 0), Assembler::AVX_512bit);
 500       __ addptr(rsp, 64);
 501       __ evmovdqul(xmm8, Address(rsp, 0), Assembler::AVX_512bit);
 502       __ addptr(rsp, 64);
 503 #endif // _LP64
 504       __ evmovdqul(xmm7, Address(rsp, 0), Assembler::AVX_512bit);
 505       __ addptr(rsp, 64);
 506 #endif // _WINDOWS
 507       generate_vzeroupper(wrapup);
 508       VM_Version::clean_cpuFeatures();
 509       UseAVX = saved_useavx;
 510       UseSSE = saved_usesse;
 511       __ jmp(wrapup);
 512    }
 513 
 514     __ bind(legacy_save_restore);
 515     // AVX check
 516     VM_Version::set_avx_cpuFeatures(); // Enable temporary to pass asserts
 517     UseAVX = 1;
 518     UseSSE = 2;
 519     __ lea(rsi, Address(rbp, in_bytes(VM_Version::ymm_save_offset())));
 520     __ vmovdqu(Address(rsi, 0), xmm0);
 521     __ vmovdqu(Address(rsi, 32), xmm7);
 522 #ifdef _LP64
 523     __ vmovdqu(Address(rsi, 64), xmm8);
 524     __ vmovdqu(Address(rsi, 96), xmm15);
 525 #endif
 526 
 527 #ifdef _WINDOWS
 528 #ifdef _LP64
 529     __ vmovdqu(xmm15, Address(rsp, 0));
 530     __ addptr(rsp, 32);
 531     __ vmovdqu(xmm8, Address(rsp, 0));
 532     __ addptr(rsp, 32);
 533 #endif // _LP64
 534     __ vmovdqu(xmm7, Address(rsp, 0));
 535     __ addptr(rsp, 32);
 536 #endif // _WINDOWS
 537     generate_vzeroupper(wrapup);
 538     VM_Version::clean_cpuFeatures();
 539     UseAVX = saved_useavx;
 540     UseSSE = saved_usesse;
 541 
 542     __ bind(wrapup);
 543     __ popf();
 544     __ pop(rsi);
 545     __ pop(rbx);
 546     __ pop(rbp);
 547     __ ret(0);
 548 
 549 #   undef __
 550 
 551     return start;
 552   };
 553   void generate_vzeroupper(Label&amp; L_wrapup) {
 554 #   define __ _masm-&gt;
 555     __ lea(rsi, Address(rbp, in_bytes(VM_Version::std_cpuid0_offset())));
 556     __ cmpl(Address(rsi, 4), 0x756e6547);  // &#39;uneG&#39;
 557     __ jcc(Assembler::notEqual, L_wrapup);
 558     __ movl(rcx, 0x0FFF0FF0);
 559     __ lea(rsi, Address(rbp, in_bytes(VM_Version::std_cpuid1_offset())));
 560     __ andl(rcx, Address(rsi, 0));
 561     __ cmpl(rcx, 0x00050670);              // If it is Xeon Phi 3200/5200/7200
 562     __ jcc(Assembler::equal, L_wrapup);
 563     __ cmpl(rcx, 0x00080650);              // If it is Future Xeon Phi
 564     __ jcc(Assembler::equal, L_wrapup);
 565     __ vzeroupper();
 566 #   undef __
 567   }
 568 };
 569 
 570 void VM_Version::get_processor_features() {
 571 
 572   _cpu = 4; // 486 by default
 573   _model = 0;
 574   _stepping = 0;
 575   _features = 0;
 576   _logical_processors_per_package = 1;
 577   // i486 internal cache is both I&amp;D and has a 16-byte line size
 578   _L1_data_cache_line_size = 16;
 579 
 580   // Get raw processor info
 581 
 582   get_cpu_info_stub(&amp;_cpuid_info);
 583 
 584   assert_is_initialized();
 585   _cpu = extended_cpu_family();
 586   _model = extended_cpu_model();
 587   _stepping = cpu_stepping();
 588 
 589   if (cpu_family() &gt; 4) { // it supports CPUID
 590     _features = feature_flags();
 591     // Logical processors are only available on P4s and above,
 592     // and only if hyperthreading is available.
 593     _logical_processors_per_package = logical_processor_count();
 594     _L1_data_cache_line_size = L1_line_size();
 595   }
 596 
 597   _supports_cx8 = supports_cmpxchg8();
 598   // xchg and xadd instructions
 599   _supports_atomic_getset4 = true;
 600   _supports_atomic_getadd4 = true;
 601   LP64_ONLY(_supports_atomic_getset8 = true);
 602   LP64_ONLY(_supports_atomic_getadd8 = true);
 603 
 604 #ifdef _LP64
 605   // OS should support SSE for x64 and hardware should support at least SSE2.
 606   if (!VM_Version::supports_sse2()) {
 607     vm_exit_during_initialization(&quot;Unknown x64 processor: SSE2 not supported&quot;);
 608   }
 609   // in 64 bit the use of SSE2 is the minimum
 610   if (UseSSE &lt; 2) UseSSE = 2;
 611 #endif
 612 
 613 #ifdef AMD64
 614   // flush_icache_stub have to be generated first.
 615   // That is why Icache line size is hard coded in ICache class,
 616   // see icache_x86.hpp. It is also the reason why we can&#39;t use
 617   // clflush instruction in 32-bit VM since it could be running
 618   // on CPU which does not support it.
 619   //
 620   // The only thing we can do is to verify that flushed
 621   // ICache::line_size has correct value.
 622   guarantee(_cpuid_info.std_cpuid1_edx.bits.clflush != 0, &quot;clflush is not supported&quot;);
 623   // clflush_size is size in quadwords (8 bytes).
 624   guarantee(_cpuid_info.std_cpuid1_ebx.bits.clflush_size == 8, &quot;such clflush size is not supported&quot;);
 625 #endif
 626 
 627 #ifdef _LP64
 628   // assigning this field effectively enables Unsafe.writebackMemory()
 629   // by initing UnsafeConstant.DATA_CACHE_LINE_FLUSH_SIZE to non-zero
 630   // that is only implemented on x86_64 and only if the OS plays ball
 631   if (os::supports_map_sync()) {
 632     // publish data cache line flush size to generic field, otherwise
 633     // let if default to zero thereby disabling writeback
 634     _data_cache_line_flush_size = _cpuid_info.std_cpuid1_ebx.bits.clflush_size * 8;
 635   }
 636 #endif
 637   // If the OS doesn&#39;t support SSE, we can&#39;t use this feature even if the HW does
 638   if (!os::supports_sse())
 639     _features &amp;= ~(CPU_SSE|CPU_SSE2|CPU_SSE3|CPU_SSSE3|CPU_SSE4A|CPU_SSE4_1|CPU_SSE4_2);
 640 
 641   if (UseSSE &lt; 4) {
 642     _features &amp;= ~CPU_SSE4_1;
 643     _features &amp;= ~CPU_SSE4_2;
 644   }
 645 
 646   if (UseSSE &lt; 3) {
 647     _features &amp;= ~CPU_SSE3;
 648     _features &amp;= ~CPU_SSSE3;
 649     _features &amp;= ~CPU_SSE4A;
 650   }
 651 
 652   if (UseSSE &lt; 2)
 653     _features &amp;= ~CPU_SSE2;
 654 
 655   if (UseSSE &lt; 1)
 656     _features &amp;= ~CPU_SSE;
 657 
 658   //since AVX instructions is slower than SSE in some ZX cpus, force USEAVX=0.
 659   if (is_zx() &amp;&amp; ((cpu_family() == 6) || (cpu_family() == 7))) {
 660     UseAVX = 0;
 661   }
 662 
 663   // first try initial setting and detect what we can support
 664   int use_avx_limit = 0;
 665   if (UseAVX &gt; 0) {
 666     if (UseAVX &gt; 2 &amp;&amp; supports_evex()) {
 667       use_avx_limit = 3;
 668     } else if (UseAVX &gt; 1 &amp;&amp; supports_avx2()) {
 669       use_avx_limit = 2;
 670     } else if (UseAVX &gt; 0 &amp;&amp; supports_avx()) {
 671       use_avx_limit = 1;
 672     } else {
 673       use_avx_limit = 0;
 674     }
 675   }
 676   if (FLAG_IS_DEFAULT(UseAVX)) {
 677     // Don&#39;t use AVX-512 on older Skylakes unless explicitly requested.
 678     if (use_avx_limit &gt; 2 &amp;&amp; is_intel_skylake() &amp;&amp; _stepping &lt; 5) {
 679       FLAG_SET_DEFAULT(UseAVX, 2);
 680     } else {
 681       FLAG_SET_DEFAULT(UseAVX, use_avx_limit);
 682     }
 683   }
 684   if (UseAVX &gt; use_avx_limit) {
 685     warning(&quot;UseAVX=%d is not supported on this CPU, setting it to UseAVX=%d&quot;, (int) UseAVX, use_avx_limit);
 686     FLAG_SET_DEFAULT(UseAVX, use_avx_limit);
 687   } else if (UseAVX &lt; 0) {
 688     warning(&quot;UseAVX=%d is not valid, setting it to UseAVX=0&quot;, (int) UseAVX);
 689     FLAG_SET_DEFAULT(UseAVX, 0);
 690   }
 691 
 692   if (UseAVX &lt; 3) {
 693     _features &amp;= ~CPU_AVX512F;
 694     _features &amp;= ~CPU_AVX512DQ;
 695     _features &amp;= ~CPU_AVX512CD;
 696     _features &amp;= ~CPU_AVX512BW;
 697     _features &amp;= ~CPU_AVX512VL;
 698     _features &amp;= ~CPU_AVX512_VPOPCNTDQ;
 699     _features &amp;= ~CPU_AVX512_VPCLMULQDQ;
 700     _features &amp;= ~CPU_VAES;
 701     _features &amp;= ~CPU_VNNI;
 702     _features &amp;= ~CPU_VBMI2;
 703   }
 704 
 705   if (UseAVX &lt; 2)
 706     _features &amp;= ~CPU_AVX2;
 707 
 708   if (UseAVX &lt; 1) {
 709     _features &amp;= ~CPU_AVX;
 710     _features &amp;= ~CPU_VZEROUPPER;
 711   }
 712 
 713   if (logical_processors_per_package() == 1) {
 714     // HT processor could be installed on a system which doesn&#39;t support HT.
 715     _features &amp;= ~CPU_HT;
 716   }
 717 
 718   if (is_intel()) { // Intel cpus specific settings
 719     if (is_knights_family()) {
 720       _features &amp;= ~CPU_VZEROUPPER;
 721     }
 722   }
 723 
 724   if (FLAG_IS_DEFAULT(IntelJccErratumMitigation)) {
 725     _has_intel_jcc_erratum = compute_has_intel_jcc_erratum();
 726   } else {
 727     _has_intel_jcc_erratum = IntelJccErratumMitigation;
 728   }
 729 
 730   char buf[256];
 731   jio_snprintf(buf, sizeof(buf), &quot;(%u cores per cpu, %u threads per core) family %d model %d stepping %d%s%s%s%s%s%s%s%s%s%s%s%s%s%s%s%s%s%s%s%s%s%s%s%s%s%s%s%s%s%s%s%s%s%s&quot;,
 732                cores_per_cpu(), threads_per_core(),
 733                cpu_family(), _model, _stepping,
 734                (supports_cmov() ? &quot;, cmov&quot; : &quot;&quot;),
 735                (supports_cmpxchg8() ? &quot;, cx8&quot; : &quot;&quot;),
 736                (supports_fxsr() ? &quot;, fxsr&quot; : &quot;&quot;),
 737                (supports_mmx()  ? &quot;, mmx&quot;  : &quot;&quot;),
 738                (supports_sse()  ? &quot;, sse&quot;  : &quot;&quot;),
 739                (supports_sse2() ? &quot;, sse2&quot; : &quot;&quot;),
 740                (supports_sse3() ? &quot;, sse3&quot; : &quot;&quot;),
 741                (supports_ssse3()? &quot;, ssse3&quot;: &quot;&quot;),
 742                (supports_sse4_1() ? &quot;, sse4.1&quot; : &quot;&quot;),
 743                (supports_sse4_2() ? &quot;, sse4.2&quot; : &quot;&quot;),
 744                (supports_popcnt() ? &quot;, popcnt&quot; : &quot;&quot;),
 745                (supports_avx()    ? &quot;, avx&quot; : &quot;&quot;),
 746                (supports_avx2()   ? &quot;, avx2&quot; : &quot;&quot;),
 747                (supports_aes()    ? &quot;, aes&quot; : &quot;&quot;),
 748                (supports_clmul()  ? &quot;, clmul&quot; : &quot;&quot;),
 749                (supports_erms()   ? &quot;, erms&quot; : &quot;&quot;),
 750                (supports_rtm()    ? &quot;, rtm&quot; : &quot;&quot;),
 751                (supports_mmx_ext() ? &quot;, mmxext&quot; : &quot;&quot;),
 752                (supports_3dnow_prefetch() ? &quot;, 3dnowpref&quot; : &quot;&quot;),
 753                (supports_lzcnt()   ? &quot;, lzcnt&quot;: &quot;&quot;),
 754                (supports_sse4a()   ? &quot;, sse4a&quot;: &quot;&quot;),
 755                (supports_ht() ? &quot;, ht&quot;: &quot;&quot;),
 756                (supports_tsc() ? &quot;, tsc&quot;: &quot;&quot;),
 757                (supports_tscinv_bit() ? &quot;, tscinvbit&quot;: &quot;&quot;),
 758                (supports_tscinv() ? &quot;, tscinv&quot;: &quot;&quot;),
 759                (supports_bmi1() ? &quot;, bmi1&quot; : &quot;&quot;),
 760                (supports_bmi2() ? &quot;, bmi2&quot; : &quot;&quot;),
 761                (supports_adx() ? &quot;, adx&quot; : &quot;&quot;),
 762                (supports_evex() ? &quot;, evex&quot; : &quot;&quot;),
 763                (supports_sha() ? &quot;, sha&quot; : &quot;&quot;),
 764                (supports_fma() ? &quot;, fma&quot; : &quot;&quot;),
 765                (supports_vbmi2() ? &quot;, vbmi2&quot; : &quot;&quot;),
 766                (supports_vaes() ? &quot;, vaes&quot; : &quot;&quot;),
 767                (supports_vnni() ? &quot;, vnni&quot; : &quot;&quot;));
 768   _features_string = os::strdup(buf);
 769 
 770   // UseSSE is set to the smaller of what hardware supports and what
 771   // the command line requires.  I.e., you cannot set UseSSE to 2 on
 772   // older Pentiums which do not support it.
 773   int use_sse_limit = 0;
 774   if (UseSSE &gt; 0) {
 775     if (UseSSE &gt; 3 &amp;&amp; supports_sse4_1()) {
 776       use_sse_limit = 4;
 777     } else if (UseSSE &gt; 2 &amp;&amp; supports_sse3()) {
 778       use_sse_limit = 3;
 779     } else if (UseSSE &gt; 1 &amp;&amp; supports_sse2()) {
 780       use_sse_limit = 2;
 781     } else if (UseSSE &gt; 0 &amp;&amp; supports_sse()) {
 782       use_sse_limit = 1;
 783     } else {
 784       use_sse_limit = 0;
 785     }
 786   }
 787   if (FLAG_IS_DEFAULT(UseSSE)) {
 788     FLAG_SET_DEFAULT(UseSSE, use_sse_limit);
 789   } else if (UseSSE &gt; use_sse_limit) {
 790     warning(&quot;UseSSE=%d is not supported on this CPU, setting it to UseSSE=%d&quot;, (int) UseSSE, use_sse_limit);
 791     FLAG_SET_DEFAULT(UseSSE, use_sse_limit);
 792   } else if (UseSSE &lt; 0) {
 793     warning(&quot;UseSSE=%d is not valid, setting it to UseSSE=0&quot;, (int) UseSSE);
 794     FLAG_SET_DEFAULT(UseSSE, 0);
 795   }
 796 
 797   // Use AES instructions if available.
 798   if (supports_aes()) {
 799     if (FLAG_IS_DEFAULT(UseAES)) {
 800       FLAG_SET_DEFAULT(UseAES, true);
 801     }
 802     if (!UseAES) {
 803       if (UseAESIntrinsics &amp;&amp; !FLAG_IS_DEFAULT(UseAESIntrinsics)) {
 804         warning(&quot;AES intrinsics require UseAES flag to be enabled. Intrinsics will be disabled.&quot;);
 805       }
 806       FLAG_SET_DEFAULT(UseAESIntrinsics, false);
 807     } else {
 808       if (UseSSE &gt; 2) {
 809         if (FLAG_IS_DEFAULT(UseAESIntrinsics)) {
 810           FLAG_SET_DEFAULT(UseAESIntrinsics, true);
 811         }
 812       } else {
 813         // The AES intrinsic stubs require AES instruction support (of course)
 814         // but also require sse3 mode or higher for instructions it use.
 815         if (UseAESIntrinsics &amp;&amp; !FLAG_IS_DEFAULT(UseAESIntrinsics)) {
 816           warning(&quot;X86 AES intrinsics require SSE3 instructions or higher. Intrinsics will be disabled.&quot;);
 817         }
 818         FLAG_SET_DEFAULT(UseAESIntrinsics, false);
 819       }
 820 
 821       // --AES-CTR begins--
 822       if (!UseAESIntrinsics) {
 823         if (UseAESCTRIntrinsics &amp;&amp; !FLAG_IS_DEFAULT(UseAESCTRIntrinsics)) {
 824           warning(&quot;AES-CTR intrinsics require UseAESIntrinsics flag to be enabled. Intrinsics will be disabled.&quot;);
 825           FLAG_SET_DEFAULT(UseAESCTRIntrinsics, false);
 826         }
 827       } else {
 828         if (supports_sse4_1()) {
 829           if (FLAG_IS_DEFAULT(UseAESCTRIntrinsics)) {
 830             FLAG_SET_DEFAULT(UseAESCTRIntrinsics, true);
 831           }
 832         } else {
 833            // The AES-CTR intrinsic stubs require AES instruction support (of course)
 834            // but also require sse4.1 mode or higher for instructions it use.
 835           if (UseAESCTRIntrinsics &amp;&amp; !FLAG_IS_DEFAULT(UseAESCTRIntrinsics)) {
 836              warning(&quot;X86 AES-CTR intrinsics require SSE4.1 instructions or higher. Intrinsics will be disabled.&quot;);
 837            }
 838            FLAG_SET_DEFAULT(UseAESCTRIntrinsics, false);
 839         }
 840       }
 841       // --AES-CTR ends--
 842     }
 843   } else if (UseAES || UseAESIntrinsics || UseAESCTRIntrinsics) {
 844     if (UseAES &amp;&amp; !FLAG_IS_DEFAULT(UseAES)) {
 845       warning(&quot;AES instructions are not available on this CPU&quot;);
 846       FLAG_SET_DEFAULT(UseAES, false);
 847     }
 848     if (UseAESIntrinsics &amp;&amp; !FLAG_IS_DEFAULT(UseAESIntrinsics)) {
 849       warning(&quot;AES intrinsics are not available on this CPU&quot;);
 850       FLAG_SET_DEFAULT(UseAESIntrinsics, false);
 851     }
 852     if (UseAESCTRIntrinsics &amp;&amp; !FLAG_IS_DEFAULT(UseAESCTRIntrinsics)) {
 853       warning(&quot;AES-CTR intrinsics are not available on this CPU&quot;);
 854       FLAG_SET_DEFAULT(UseAESCTRIntrinsics, false);
 855     }
 856   }
 857 
 858   // Use CLMUL instructions if available.
 859   if (supports_clmul()) {
 860     if (FLAG_IS_DEFAULT(UseCLMUL)) {
 861       UseCLMUL = true;
 862     }
 863   } else if (UseCLMUL) {
 864     if (!FLAG_IS_DEFAULT(UseCLMUL))
 865       warning(&quot;CLMUL instructions not available on this CPU (AVX may also be required)&quot;);
 866     FLAG_SET_DEFAULT(UseCLMUL, false);
 867   }
 868 
 869   if (UseCLMUL &amp;&amp; (UseSSE &gt; 2)) {
 870     if (FLAG_IS_DEFAULT(UseCRC32Intrinsics)) {
 871       UseCRC32Intrinsics = true;
 872     }
 873   } else if (UseCRC32Intrinsics) {
 874     if (!FLAG_IS_DEFAULT(UseCRC32Intrinsics))
 875       warning(&quot;CRC32 Intrinsics requires CLMUL instructions (not available on this CPU)&quot;);
 876     FLAG_SET_DEFAULT(UseCRC32Intrinsics, false);
 877   }
 878 
 879   if (supports_sse4_2() &amp;&amp; supports_clmul()) {
 880     if (FLAG_IS_DEFAULT(UseCRC32CIntrinsics)) {
 881       UseCRC32CIntrinsics = true;
 882     }
 883   } else if (UseCRC32CIntrinsics) {
 884     if (!FLAG_IS_DEFAULT(UseCRC32CIntrinsics)) {
 885       warning(&quot;CRC32C intrinsics are not available on this CPU&quot;);
 886     }
 887     FLAG_SET_DEFAULT(UseCRC32CIntrinsics, false);
 888   }
 889 
 890   // GHASH/GCM intrinsics
 891   if (UseCLMUL &amp;&amp; (UseSSE &gt; 2)) {
 892     if (FLAG_IS_DEFAULT(UseGHASHIntrinsics)) {
 893       UseGHASHIntrinsics = true;
 894     }
 895   } else if (UseGHASHIntrinsics) {
 896     if (!FLAG_IS_DEFAULT(UseGHASHIntrinsics))
 897       warning(&quot;GHASH intrinsic requires CLMUL and SSE2 instructions on this CPU&quot;);
 898     FLAG_SET_DEFAULT(UseGHASHIntrinsics, false);
 899   }
 900 
 901   // Base64 Intrinsics (Check the condition for which the intrinsic will be active)
 902   if ((UseAVX &gt; 2) &amp;&amp; supports_avx512vl() &amp;&amp; supports_avx512bw()) {
 903     if (FLAG_IS_DEFAULT(UseBASE64Intrinsics)) {
 904       UseBASE64Intrinsics = true;
 905     }
 906   } else if (UseBASE64Intrinsics) {
 907      if (!FLAG_IS_DEFAULT(UseBASE64Intrinsics))
 908       warning(&quot;Base64 intrinsic requires EVEX instructions on this CPU&quot;);
 909     FLAG_SET_DEFAULT(UseBASE64Intrinsics, false);
 910   }
 911 
 912   if (supports_fma() &amp;&amp; UseSSE &gt;= 2) { // Check UseSSE since FMA code uses SSE instructions
 913     if (FLAG_IS_DEFAULT(UseFMA)) {
 914       UseFMA = true;
 915     }
 916   } else if (UseFMA) {
 917     warning(&quot;FMA instructions are not available on this CPU&quot;);
 918     FLAG_SET_DEFAULT(UseFMA, false);
 919   }
 920 
 921   if (supports_sha() LP64_ONLY(|| supports_avx2() &amp;&amp; supports_bmi2())) {
 922     if (FLAG_IS_DEFAULT(UseSHA)) {
 923       UseSHA = true;
 924     }
 925   } else if (UseSHA) {
 926     warning(&quot;SHA instructions are not available on this CPU&quot;);
 927     FLAG_SET_DEFAULT(UseSHA, false);
 928   }
 929 
 930   if (supports_sha() &amp;&amp; supports_sse4_1() &amp;&amp; UseSHA) {
 931     if (FLAG_IS_DEFAULT(UseSHA1Intrinsics)) {
 932       FLAG_SET_DEFAULT(UseSHA1Intrinsics, true);
 933     }
 934   } else if (UseSHA1Intrinsics) {
 935     warning(&quot;Intrinsics for SHA-1 crypto hash functions not available on this CPU.&quot;);
 936     FLAG_SET_DEFAULT(UseSHA1Intrinsics, false);
 937   }
 938 
 939   if (supports_sse4_1() &amp;&amp; UseSHA) {
 940     if (FLAG_IS_DEFAULT(UseSHA256Intrinsics)) {
 941       FLAG_SET_DEFAULT(UseSHA256Intrinsics, true);
 942     }
 943   } else if (UseSHA256Intrinsics) {
 944     warning(&quot;Intrinsics for SHA-224 and SHA-256 crypto hash functions not available on this CPU.&quot;);
 945     FLAG_SET_DEFAULT(UseSHA256Intrinsics, false);
 946   }
 947 
 948 #ifdef _LP64
 949   // These are only supported on 64-bit
 950   if (UseSHA &amp;&amp; supports_avx2() &amp;&amp; supports_bmi2()) {
 951     if (FLAG_IS_DEFAULT(UseSHA512Intrinsics)) {
 952       FLAG_SET_DEFAULT(UseSHA512Intrinsics, true);
 953     }
 954   } else
 955 #endif
 956   if (UseSHA512Intrinsics) {
 957     warning(&quot;Intrinsics for SHA-384 and SHA-512 crypto hash functions not available on this CPU.&quot;);
 958     FLAG_SET_DEFAULT(UseSHA512Intrinsics, false);
 959   }
 960 
 961   if (!(UseSHA1Intrinsics || UseSHA256Intrinsics || UseSHA512Intrinsics)) {
 962     FLAG_SET_DEFAULT(UseSHA, false);
 963   }
 964 
 965   if (UseAdler32Intrinsics) {
 966     warning(&quot;Adler32Intrinsics not available on this CPU.&quot;);
 967     FLAG_SET_DEFAULT(UseAdler32Intrinsics, false);
 968   }
 969 
 970   if (!supports_rtm() &amp;&amp; UseRTMLocking) {
 971     // Can&#39;t continue because UseRTMLocking affects UseBiasedLocking flag
 972     // setting during arguments processing. See use_biased_locking().
 973     // VM_Version_init() is executed after UseBiasedLocking is used
 974     // in Thread::allocate().
 975     vm_exit_during_initialization(&quot;RTM instructions are not available on this CPU&quot;);
 976   }
 977 
 978 #if INCLUDE_RTM_OPT
 979   if (UseRTMLocking) {
 980     if (is_client_compilation_mode_vm()) {
 981       // Only C2 does RTM locking optimization.
 982       // Can&#39;t continue because UseRTMLocking affects UseBiasedLocking flag
 983       // setting during arguments processing. See use_biased_locking().
 984       vm_exit_during_initialization(&quot;RTM locking optimization is not supported in this VM&quot;);
 985     }
 986     if (is_intel_family_core()) {
 987       if ((_model == CPU_MODEL_HASWELL_E3) ||
 988           (_model == CPU_MODEL_HASWELL_E7 &amp;&amp; _stepping &lt; 3) ||
 989           (_model == CPU_MODEL_BROADWELL  &amp;&amp; _stepping &lt; 4)) {
 990         // currently a collision between SKL and HSW_E3
 991         if (!UnlockExperimentalVMOptions &amp;&amp; UseAVX &lt; 3) {
 992           vm_exit_during_initialization(&quot;UseRTMLocking is only available as experimental option on this &quot;
 993                                         &quot;platform. It must be enabled via -XX:+UnlockExperimentalVMOptions flag.&quot;);
 994         } else {
 995           warning(&quot;UseRTMLocking is only available as experimental option on this platform.&quot;);
 996         }
 997       }
 998     }
 999     if (!FLAG_IS_CMDLINE(UseRTMLocking)) {
1000       // RTM locking should be used only for applications with
1001       // high lock contention. For now we do not use it by default.
1002       vm_exit_during_initialization(&quot;UseRTMLocking flag should be only set on command line&quot;);
1003     }
1004   } else { // !UseRTMLocking
1005     if (UseRTMForStackLocks) {
1006       if (!FLAG_IS_DEFAULT(UseRTMForStackLocks)) {
1007         warning(&quot;UseRTMForStackLocks flag should be off when UseRTMLocking flag is off&quot;);
1008       }
1009       FLAG_SET_DEFAULT(UseRTMForStackLocks, false);
1010     }
1011     if (UseRTMDeopt) {
1012       FLAG_SET_DEFAULT(UseRTMDeopt, false);
1013     }
1014     if (PrintPreciseRTMLockingStatistics) {
1015       FLAG_SET_DEFAULT(PrintPreciseRTMLockingStatistics, false);
1016     }
1017   }
1018 #else
1019   if (UseRTMLocking) {
1020     // Only C2 does RTM locking optimization.
1021     // Can&#39;t continue because UseRTMLocking affects UseBiasedLocking flag
1022     // setting during arguments processing. See use_biased_locking().
1023     vm_exit_during_initialization(&quot;RTM locking optimization is not supported in this VM&quot;);
1024   }
1025 #endif
1026 
1027 #ifdef COMPILER2
1028   if (UseFPUForSpilling) {
1029     if (UseSSE &lt; 2) {
1030       // Only supported with SSE2+
1031       FLAG_SET_DEFAULT(UseFPUForSpilling, false);
1032     }
1033   }
1034 #endif
1035 
1036 #if COMPILER2_OR_JVMCI
1037   int max_vector_size = 0;
1038   if (UseSSE &lt; 2) {
1039     // Vectors (in XMM) are only supported with SSE2+
1040     // SSE is always 2 on x64.
1041     max_vector_size = 0;
1042   } else if (UseAVX == 0 || !os_supports_avx_vectors()) {
1043     // 16 byte vectors (in XMM) are supported with SSE2+
1044     max_vector_size = 16;
1045   } else if (UseAVX == 1 || UseAVX == 2) {
1046     // 32 bytes vectors (in YMM) are only supported with AVX+
1047     max_vector_size = 32;
1048   } else if (UseAVX &gt; 2) {
1049     // 64 bytes vectors (in ZMM) are only supported with AVX 3
1050     max_vector_size = 64;
1051   }
1052 
1053 #ifdef _LP64
1054   int min_vector_size = 4; // We require MaxVectorSize to be at least 4 on 64bit
1055 #else
1056   int min_vector_size = 0;
1057 #endif
1058 
1059   if (!FLAG_IS_DEFAULT(MaxVectorSize)) {
1060     if (MaxVectorSize &lt; min_vector_size) {
1061       warning(&quot;MaxVectorSize must be at least %i on this platform&quot;, min_vector_size);
1062       FLAG_SET_DEFAULT(MaxVectorSize, min_vector_size);
1063     }
1064     if (MaxVectorSize &gt; max_vector_size) {
1065       warning(&quot;MaxVectorSize must be at most %i on this platform&quot;, max_vector_size);
1066       FLAG_SET_DEFAULT(MaxVectorSize, max_vector_size);
1067     }
1068     if (!is_power_of_2(MaxVectorSize)) {
1069       warning(&quot;MaxVectorSize must be a power of 2, setting to default: %i&quot;, max_vector_size);
1070       FLAG_SET_DEFAULT(MaxVectorSize, max_vector_size);
1071     }
1072   } else {
1073     // If default, use highest supported configuration
1074     FLAG_SET_DEFAULT(MaxVectorSize, max_vector_size);
1075   }
1076 
1077 #if defined(COMPILER2) &amp;&amp; defined(ASSERT)
1078   if (MaxVectorSize &gt; 0) {
1079     if (supports_avx() &amp;&amp; PrintMiscellaneous &amp;&amp; Verbose &amp;&amp; TraceNewVectors) {
1080       tty-&gt;print_cr(&quot;State of YMM registers after signal handle:&quot;);
1081       int nreg = 2 LP64_ONLY(+2);
1082       const char* ymm_name[4] = {&quot;0&quot;, &quot;7&quot;, &quot;8&quot;, &quot;15&quot;};
1083       for (int i = 0; i &lt; nreg; i++) {
1084         tty-&gt;print(&quot;YMM%s:&quot;, ymm_name[i]);
1085         for (int j = 7; j &gt;=0; j--) {
1086           tty-&gt;print(&quot; %x&quot;, _cpuid_info.ymm_save[i*8 + j]);
1087         }
1088         tty-&gt;cr();
1089       }
1090     }
1091   }
1092 #endif // COMPILER2 &amp;&amp; ASSERT
1093 
1094   if (!FLAG_IS_DEFAULT(AVX3Threshold)) {
1095     if (!is_power_of_2(AVX3Threshold)) {
1096       warning(&quot;AVX3Threshold must be a power of 2&quot;);
1097       FLAG_SET_DEFAULT(AVX3Threshold, 4096);
1098     }
1099   }
1100 
1101 #ifdef _LP64
1102   if (FLAG_IS_DEFAULT(UseMultiplyToLenIntrinsic)) {
1103     UseMultiplyToLenIntrinsic = true;
1104   }
1105   if (FLAG_IS_DEFAULT(UseSquareToLenIntrinsic)) {
1106     UseSquareToLenIntrinsic = true;
1107   }
1108   if (FLAG_IS_DEFAULT(UseMulAddIntrinsic)) {
1109     UseMulAddIntrinsic = true;
1110   }
1111   if (FLAG_IS_DEFAULT(UseMontgomeryMultiplyIntrinsic)) {
1112     UseMontgomeryMultiplyIntrinsic = true;
1113   }
1114   if (FLAG_IS_DEFAULT(UseMontgomerySquareIntrinsic)) {
1115     UseMontgomerySquareIntrinsic = true;
1116   }
1117 #else
1118   if (UseMultiplyToLenIntrinsic) {
1119     if (!FLAG_IS_DEFAULT(UseMultiplyToLenIntrinsic)) {
1120       warning(&quot;multiplyToLen intrinsic is not available in 32-bit VM&quot;);
1121     }
1122     FLAG_SET_DEFAULT(UseMultiplyToLenIntrinsic, false);
1123   }
1124   if (UseMontgomeryMultiplyIntrinsic) {
1125     if (!FLAG_IS_DEFAULT(UseMontgomeryMultiplyIntrinsic)) {
1126       warning(&quot;montgomeryMultiply intrinsic is not available in 32-bit VM&quot;);
1127     }
1128     FLAG_SET_DEFAULT(UseMontgomeryMultiplyIntrinsic, false);
1129   }
1130   if (UseMontgomerySquareIntrinsic) {
1131     if (!FLAG_IS_DEFAULT(UseMontgomerySquareIntrinsic)) {
1132       warning(&quot;montgomerySquare intrinsic is not available in 32-bit VM&quot;);
1133     }
1134     FLAG_SET_DEFAULT(UseMontgomerySquareIntrinsic, false);
1135   }
1136   if (UseSquareToLenIntrinsic) {
1137     if (!FLAG_IS_DEFAULT(UseSquareToLenIntrinsic)) {
1138       warning(&quot;squareToLen intrinsic is not available in 32-bit VM&quot;);
1139     }
1140     FLAG_SET_DEFAULT(UseSquareToLenIntrinsic, false);
1141   }
1142   if (UseMulAddIntrinsic) {
1143     if (!FLAG_IS_DEFAULT(UseMulAddIntrinsic)) {
1144       warning(&quot;mulAdd intrinsic is not available in 32-bit VM&quot;);
1145     }
1146     FLAG_SET_DEFAULT(UseMulAddIntrinsic, false);
1147   }
1148 #endif // _LP64
1149 #endif // COMPILER2_OR_JVMCI
1150 
1151   // On new cpus instructions which update whole XMM register should be used
1152   // to prevent partial register stall due to dependencies on high half.
1153   //
1154   // UseXmmLoadAndClearUpper == true  --&gt; movsd(xmm, mem)
1155   // UseXmmLoadAndClearUpper == false --&gt; movlpd(xmm, mem)
1156   // UseXmmRegToRegMoveAll == true  --&gt; movaps(xmm, xmm), movapd(xmm, xmm).
1157   // UseXmmRegToRegMoveAll == false --&gt; movss(xmm, xmm),  movsd(xmm, xmm).
1158 
1159 
1160   if (is_zx()) { // ZX cpus specific settings
1161     if (FLAG_IS_DEFAULT(UseStoreImmI16)) {
1162       UseStoreImmI16 = false; // don&#39;t use it on ZX cpus
1163     }
1164     if ((cpu_family() == 6) || (cpu_family() == 7)) {
1165       if (FLAG_IS_DEFAULT(UseAddressNop)) {
1166         // Use it on all ZX cpus
1167         UseAddressNop = true;
1168       }
1169     }
1170     if (FLAG_IS_DEFAULT(UseXmmLoadAndClearUpper)) {
1171       UseXmmLoadAndClearUpper = true; // use movsd on all ZX cpus
1172     }
1173     if (FLAG_IS_DEFAULT(UseXmmRegToRegMoveAll)) {
1174       if (supports_sse3()) {
1175         UseXmmRegToRegMoveAll = true; // use movaps, movapd on new ZX cpus
1176       } else {
1177         UseXmmRegToRegMoveAll = false;
1178       }
1179     }
1180     if (((cpu_family() == 6) || (cpu_family() == 7)) &amp;&amp; supports_sse3()) { // new ZX cpus
1181 #ifdef COMPILER2
1182       if (FLAG_IS_DEFAULT(MaxLoopPad)) {
1183         // For new ZX cpus do the next optimization:
1184         // don&#39;t align the beginning of a loop if there are enough instructions
1185         // left (NumberOfLoopInstrToAlign defined in c2_globals.hpp)
1186         // in current fetch line (OptoLoopAlignment) or the padding
1187         // is big (&gt; MaxLoopPad).
1188         // Set MaxLoopPad to 11 for new ZX cpus to reduce number of
1189         // generated NOP instructions. 11 is the largest size of one
1190         // address NOP instruction &#39;0F 1F&#39; (see Assembler::nop(i)).
1191         MaxLoopPad = 11;
1192       }
1193 #endif // COMPILER2
1194       if (FLAG_IS_DEFAULT(UseXMMForArrayCopy)) {
1195         UseXMMForArrayCopy = true; // use SSE2 movq on new ZX cpus
1196       }
1197       if (supports_sse4_2()) { // new ZX cpus
1198         if (FLAG_IS_DEFAULT(UseUnalignedLoadStores)) {
1199           UseUnalignedLoadStores = true; // use movdqu on newest ZX cpus
1200         }
1201       }
1202       if (supports_sse4_2()) {
1203         if (FLAG_IS_DEFAULT(UseSSE42Intrinsics)) {
1204           FLAG_SET_DEFAULT(UseSSE42Intrinsics, true);
1205         }
1206       } else {
1207         if (UseSSE42Intrinsics &amp;&amp; !FLAG_IS_DEFAULT(UseAESIntrinsics)) {
1208           warning(&quot;SSE4.2 intrinsics require SSE4.2 instructions or higher. Intrinsics will be disabled.&quot;);
1209         }
1210         FLAG_SET_DEFAULT(UseSSE42Intrinsics, false);
1211       }
1212     }
1213 
1214     if (FLAG_IS_DEFAULT(AllocatePrefetchInstr) &amp;&amp; supports_3dnow_prefetch()) {
1215       FLAG_SET_DEFAULT(AllocatePrefetchInstr, 3);
1216     }
1217   }
1218 
1219   if (is_amd_family()) { // AMD cpus specific settings
1220     if (supports_sse2() &amp;&amp; FLAG_IS_DEFAULT(UseAddressNop)) {
1221       // Use it on new AMD cpus starting from Opteron.
1222       UseAddressNop = true;
1223     }
1224     if (supports_sse2() &amp;&amp; FLAG_IS_DEFAULT(UseNewLongLShift)) {
1225       // Use it on new AMD cpus starting from Opteron.
1226       UseNewLongLShift = true;
1227     }
1228     if (FLAG_IS_DEFAULT(UseXmmLoadAndClearUpper)) {
1229       if (supports_sse4a()) {
1230         UseXmmLoadAndClearUpper = true; // use movsd only on &#39;10h&#39; Opteron
1231       } else {
1232         UseXmmLoadAndClearUpper = false;
1233       }
1234     }
1235     if (FLAG_IS_DEFAULT(UseXmmRegToRegMoveAll)) {
1236       if (supports_sse4a()) {
1237         UseXmmRegToRegMoveAll = true; // use movaps, movapd only on &#39;10h&#39;
1238       } else {
1239         UseXmmRegToRegMoveAll = false;
1240       }
1241     }
1242     if (FLAG_IS_DEFAULT(UseXmmI2F)) {
1243       if (supports_sse4a()) {
1244         UseXmmI2F = true;
1245       } else {
1246         UseXmmI2F = false;
1247       }
1248     }
1249     if (FLAG_IS_DEFAULT(UseXmmI2D)) {
1250       if (supports_sse4a()) {
1251         UseXmmI2D = true;
1252       } else {
1253         UseXmmI2D = false;
1254       }
1255     }
1256     if (supports_sse4_2()) {
1257       if (FLAG_IS_DEFAULT(UseSSE42Intrinsics)) {
1258         FLAG_SET_DEFAULT(UseSSE42Intrinsics, true);
1259       }
1260     } else {
1261       if (UseSSE42Intrinsics &amp;&amp; !FLAG_IS_DEFAULT(UseAESIntrinsics)) {
1262         warning(&quot;SSE4.2 intrinsics require SSE4.2 instructions or higher. Intrinsics will be disabled.&quot;);
1263       }
1264       FLAG_SET_DEFAULT(UseSSE42Intrinsics, false);
1265     }
1266 
1267     // some defaults for AMD family 15h
1268     if (cpu_family() == 0x15) {
1269       // On family 15h processors default is no sw prefetch
1270       if (FLAG_IS_DEFAULT(AllocatePrefetchStyle)) {
1271         FLAG_SET_DEFAULT(AllocatePrefetchStyle, 0);
1272       }
1273       // Also, if some other prefetch style is specified, default instruction type is PREFETCHW
1274       if (FLAG_IS_DEFAULT(AllocatePrefetchInstr)) {
1275         FLAG_SET_DEFAULT(AllocatePrefetchInstr, 3);
1276       }
1277       // On family 15h processors use XMM and UnalignedLoadStores for Array Copy
1278       if (supports_sse2() &amp;&amp; FLAG_IS_DEFAULT(UseXMMForArrayCopy)) {
1279         FLAG_SET_DEFAULT(UseXMMForArrayCopy, true);
1280       }
1281       if (supports_sse2() &amp;&amp; FLAG_IS_DEFAULT(UseUnalignedLoadStores)) {
1282         FLAG_SET_DEFAULT(UseUnalignedLoadStores, true);
1283       }
1284     }
1285 
1286 #ifdef COMPILER2
1287     if (cpu_family() &lt; 0x17 &amp;&amp; MaxVectorSize &gt; 16) {
1288       // Limit vectors size to 16 bytes on AMD cpus &lt; 17h.
1289       FLAG_SET_DEFAULT(MaxVectorSize, 16);
1290     }
1291 #endif // COMPILER2
1292 
1293     // Some defaults for AMD family 17h || Hygon family 18h
1294     if (cpu_family() == 0x17 || cpu_family() == 0x18) {
1295       // On family 17h processors use XMM and UnalignedLoadStores for Array Copy
1296       if (supports_sse2() &amp;&amp; FLAG_IS_DEFAULT(UseXMMForArrayCopy)) {
1297         FLAG_SET_DEFAULT(UseXMMForArrayCopy, true);
1298       }
1299       if (supports_sse2() &amp;&amp; FLAG_IS_DEFAULT(UseUnalignedLoadStores)) {
1300         FLAG_SET_DEFAULT(UseUnalignedLoadStores, true);
1301       }
1302 #ifdef COMPILER2
1303       if (supports_sse4_2() &amp;&amp; FLAG_IS_DEFAULT(UseFPUForSpilling)) {
1304         FLAG_SET_DEFAULT(UseFPUForSpilling, true);
1305       }
1306 #endif
1307     }
1308   }
1309 
1310   if (is_intel()) { // Intel cpus specific settings
1311     if (FLAG_IS_DEFAULT(UseStoreImmI16)) {
1312       UseStoreImmI16 = false; // don&#39;t use it on Intel cpus
1313     }
1314     if (cpu_family() == 6 || cpu_family() == 15) {
1315       if (FLAG_IS_DEFAULT(UseAddressNop)) {
1316         // Use it on all Intel cpus starting from PentiumPro
1317         UseAddressNop = true;
1318       }
1319     }
1320     if (FLAG_IS_DEFAULT(UseXmmLoadAndClearUpper)) {
1321       UseXmmLoadAndClearUpper = true; // use movsd on all Intel cpus
1322     }
1323     if (FLAG_IS_DEFAULT(UseXmmRegToRegMoveAll)) {
1324       if (supports_sse3()) {
1325         UseXmmRegToRegMoveAll = true; // use movaps, movapd on new Intel cpus
1326       } else {
1327         UseXmmRegToRegMoveAll = false;
1328       }
1329     }
1330     if (cpu_family() == 6 &amp;&amp; supports_sse3()) { // New Intel cpus
1331 #ifdef COMPILER2
1332       if (FLAG_IS_DEFAULT(MaxLoopPad)) {
1333         // For new Intel cpus do the next optimization:
1334         // don&#39;t align the beginning of a loop if there are enough instructions
1335         // left (NumberOfLoopInstrToAlign defined in c2_globals.hpp)
1336         // in current fetch line (OptoLoopAlignment) or the padding
1337         // is big (&gt; MaxLoopPad).
1338         // Set MaxLoopPad to 11 for new Intel cpus to reduce number of
1339         // generated NOP instructions. 11 is the largest size of one
1340         // address NOP instruction &#39;0F 1F&#39; (see Assembler::nop(i)).
1341         MaxLoopPad = 11;
1342       }
1343 #endif // COMPILER2
1344       if (FLAG_IS_DEFAULT(UseXMMForArrayCopy)) {
1345         UseXMMForArrayCopy = true; // use SSE2 movq on new Intel cpus
1346       }
1347       if ((supports_sse4_2() &amp;&amp; supports_ht()) || supports_avx()) { // Newest Intel cpus
1348         if (FLAG_IS_DEFAULT(UseUnalignedLoadStores)) {
1349           UseUnalignedLoadStores = true; // use movdqu on newest Intel cpus
1350         }
1351       }
1352       if (supports_sse4_2()) {
1353         if (FLAG_IS_DEFAULT(UseSSE42Intrinsics)) {
1354           FLAG_SET_DEFAULT(UseSSE42Intrinsics, true);
1355         }
1356       } else {
1357         if (UseSSE42Intrinsics &amp;&amp; !FLAG_IS_DEFAULT(UseAESIntrinsics)) {
1358           warning(&quot;SSE4.2 intrinsics require SSE4.2 instructions or higher. Intrinsics will be disabled.&quot;);
1359         }
1360         FLAG_SET_DEFAULT(UseSSE42Intrinsics, false);
1361       }
1362     }
1363     if (is_atom_family() || is_knights_family()) {
1364 #ifdef COMPILER2
1365       if (FLAG_IS_DEFAULT(OptoScheduling)) {
1366         OptoScheduling = true;
1367       }
1368 #endif
1369       if (supports_sse4_2()) { // Silvermont
1370         if (FLAG_IS_DEFAULT(UseUnalignedLoadStores)) {
1371           UseUnalignedLoadStores = true; // use movdqu on newest Intel cpus
1372         }
1373       }
1374       if (FLAG_IS_DEFAULT(UseIncDec)) {
1375         FLAG_SET_DEFAULT(UseIncDec, false);
1376       }
1377     }
1378     if (FLAG_IS_DEFAULT(AllocatePrefetchInstr) &amp;&amp; supports_3dnow_prefetch()) {
1379       FLAG_SET_DEFAULT(AllocatePrefetchInstr, 3);
1380     }
1381   }
1382 
1383 #ifdef _LP64
1384   if (UseSSE42Intrinsics) {
1385     if (FLAG_IS_DEFAULT(UseVectorizedMismatchIntrinsic)) {
1386       UseVectorizedMismatchIntrinsic = true;
1387     }
1388   } else if (UseVectorizedMismatchIntrinsic) {
1389     if (!FLAG_IS_DEFAULT(UseVectorizedMismatchIntrinsic))
1390       warning(&quot;vectorizedMismatch intrinsics are not available on this CPU&quot;);
1391     FLAG_SET_DEFAULT(UseVectorizedMismatchIntrinsic, false);
1392   }
1393 #else
1394   if (UseVectorizedMismatchIntrinsic) {
1395     if (!FLAG_IS_DEFAULT(UseVectorizedMismatchIntrinsic)) {
1396       warning(&quot;vectorizedMismatch intrinsic is not available in 32-bit VM&quot;);
1397     }
1398     FLAG_SET_DEFAULT(UseVectorizedMismatchIntrinsic, false);
1399   }
1400 #endif // _LP64
1401 
1402   // Use count leading zeros count instruction if available.
1403   if (supports_lzcnt()) {
1404     if (FLAG_IS_DEFAULT(UseCountLeadingZerosInstruction)) {
1405       UseCountLeadingZerosInstruction = true;
1406     }
1407    } else if (UseCountLeadingZerosInstruction) {
1408     warning(&quot;lzcnt instruction is not available on this CPU&quot;);
1409     FLAG_SET_DEFAULT(UseCountLeadingZerosInstruction, false);
1410   }
1411 
1412   // Use count trailing zeros instruction if available
1413   if (supports_bmi1()) {
1414     // tzcnt does not require VEX prefix
1415     if (FLAG_IS_DEFAULT(UseCountTrailingZerosInstruction)) {
1416       if (!UseBMI1Instructions &amp;&amp; !FLAG_IS_DEFAULT(UseBMI1Instructions)) {
1417         // Don&#39;t use tzcnt if BMI1 is switched off on command line.
1418         UseCountTrailingZerosInstruction = false;
1419       } else {
1420         UseCountTrailingZerosInstruction = true;
1421       }
1422     }
1423   } else if (UseCountTrailingZerosInstruction) {
1424     warning(&quot;tzcnt instruction is not available on this CPU&quot;);
1425     FLAG_SET_DEFAULT(UseCountTrailingZerosInstruction, false);
1426   }
1427 
1428   // BMI instructions (except tzcnt) use an encoding with VEX prefix.
1429   // VEX prefix is generated only when AVX &gt; 0.
1430   if (supports_bmi1() &amp;&amp; supports_avx()) {
1431     if (FLAG_IS_DEFAULT(UseBMI1Instructions)) {
1432       UseBMI1Instructions = true;
1433     }
1434   } else if (UseBMI1Instructions) {
1435     warning(&quot;BMI1 instructions are not available on this CPU (AVX is also required)&quot;);
1436     FLAG_SET_DEFAULT(UseBMI1Instructions, false);
1437   }
1438 
1439   if (supports_bmi2() &amp;&amp; supports_avx()) {
1440     if (FLAG_IS_DEFAULT(UseBMI2Instructions)) {
1441       UseBMI2Instructions = true;
1442     }
1443   } else if (UseBMI2Instructions) {
1444     warning(&quot;BMI2 instructions are not available on this CPU (AVX is also required)&quot;);
1445     FLAG_SET_DEFAULT(UseBMI2Instructions, false);
1446   }
1447 
1448   // Use population count instruction if available.
1449   if (supports_popcnt()) {
1450     if (FLAG_IS_DEFAULT(UsePopCountInstruction)) {
1451       UsePopCountInstruction = true;
1452     }
1453   } else if (UsePopCountInstruction) {
1454     warning(&quot;POPCNT instruction is not available on this CPU&quot;);
1455     FLAG_SET_DEFAULT(UsePopCountInstruction, false);
1456   }
1457 
1458   // Use fast-string operations if available.
1459   if (supports_erms()) {
1460     if (FLAG_IS_DEFAULT(UseFastStosb)) {
1461       UseFastStosb = true;
1462     }
1463   } else if (UseFastStosb) {
1464     warning(&quot;fast-string operations are not available on this CPU&quot;);
1465     FLAG_SET_DEFAULT(UseFastStosb, false);
1466   }
1467 
1468   // Use XMM/YMM MOVDQU instruction for Object Initialization
1469   if (!UseFastStosb &amp;&amp; UseSSE &gt;= 2 &amp;&amp; UseUnalignedLoadStores) {
1470     if (FLAG_IS_DEFAULT(UseXMMForObjInit)) {
1471       UseXMMForObjInit = true;
1472     }
1473   } else if (UseXMMForObjInit) {
1474     warning(&quot;UseXMMForObjInit requires SSE2 and unaligned load/stores. Feature is switched off.&quot;);
1475     FLAG_SET_DEFAULT(UseXMMForObjInit, false);
1476   }
1477 
1478 #ifdef COMPILER2
1479   if (FLAG_IS_DEFAULT(AlignVector)) {
1480     // Modern processors allow misaligned memory operations for vectors.
1481     AlignVector = !UseUnalignedLoadStores;
1482   }
1483 #endif // COMPILER2
1484 
1485   if (FLAG_IS_DEFAULT(AllocatePrefetchInstr)) {
1486     if (AllocatePrefetchInstr == 3 &amp;&amp; !supports_3dnow_prefetch()) {
1487       FLAG_SET_DEFAULT(AllocatePrefetchInstr, 0);
1488     } else if (!supports_sse() &amp;&amp; supports_3dnow_prefetch()) {
1489       FLAG_SET_DEFAULT(AllocatePrefetchInstr, 3);
1490     }
1491   }
1492 
1493   // Allocation prefetch settings
1494   intx cache_line_size = prefetch_data_size();
1495   if (FLAG_IS_DEFAULT(AllocatePrefetchStepSize) &amp;&amp;
1496       (cache_line_size &gt; AllocatePrefetchStepSize)) {
1497     FLAG_SET_DEFAULT(AllocatePrefetchStepSize, cache_line_size);
1498   }
1499 
1500   if ((AllocatePrefetchDistance == 0) &amp;&amp; (AllocatePrefetchStyle != 0)) {
1501     assert(!FLAG_IS_DEFAULT(AllocatePrefetchDistance), &quot;default value should not be 0&quot;);
1502     if (!FLAG_IS_DEFAULT(AllocatePrefetchStyle)) {
1503       warning(&quot;AllocatePrefetchDistance is set to 0 which disable prefetching. Ignoring AllocatePrefetchStyle flag.&quot;);
1504     }
1505     FLAG_SET_DEFAULT(AllocatePrefetchStyle, 0);
1506   }
1507 
1508   if (FLAG_IS_DEFAULT(AllocatePrefetchDistance)) {
1509     bool use_watermark_prefetch = (AllocatePrefetchStyle == 2);
1510     FLAG_SET_DEFAULT(AllocatePrefetchDistance, allocate_prefetch_distance(use_watermark_prefetch));
1511   }
1512 
1513   if (is_intel() &amp;&amp; cpu_family() == 6 &amp;&amp; supports_sse3()) {
1514     if (FLAG_IS_DEFAULT(AllocatePrefetchLines) &amp;&amp;
1515         supports_sse4_2() &amp;&amp; supports_ht()) { // Nehalem based cpus
1516       FLAG_SET_DEFAULT(AllocatePrefetchLines, 4);
1517     }
1518 #ifdef COMPILER2
1519     if (FLAG_IS_DEFAULT(UseFPUForSpilling) &amp;&amp; supports_sse4_2()) {
1520       FLAG_SET_DEFAULT(UseFPUForSpilling, true);
1521     }
1522 #endif
1523   }
1524 
1525   if (is_zx() &amp;&amp; ((cpu_family() == 6) || (cpu_family() == 7)) &amp;&amp; supports_sse4_2()) {
1526 #ifdef COMPILER2
1527     if (FLAG_IS_DEFAULT(UseFPUForSpilling)) {
1528       FLAG_SET_DEFAULT(UseFPUForSpilling, true);
1529     }
1530 #endif
1531   }
1532 
1533 #ifdef _LP64
1534   // Prefetch settings
1535 
1536   // Prefetch interval for gc copy/scan == 9 dcache lines.  Derived from
1537   // 50-warehouse specjbb runs on a 2-way 1.8ghz opteron using a 4gb heap.
1538   // Tested intervals from 128 to 2048 in increments of 64 == one cache line.
1539   // 256 bytes (4 dcache lines) was the nearest runner-up to 576.
1540 
1541   // gc copy/scan is disabled if prefetchw isn&#39;t supported, because
1542   // Prefetch::write emits an inlined prefetchw on Linux.
1543   // Do not use the 3dnow prefetchw instruction.  It isn&#39;t supported on em64t.
1544   // The used prefetcht0 instruction works for both amd64 and em64t.
1545 
1546   if (FLAG_IS_DEFAULT(PrefetchCopyIntervalInBytes)) {
1547     FLAG_SET_DEFAULT(PrefetchCopyIntervalInBytes, 576);
1548   }
1549   if (FLAG_IS_DEFAULT(PrefetchScanIntervalInBytes)) {
1550     FLAG_SET_DEFAULT(PrefetchScanIntervalInBytes, 576);
1551   }
1552   if (FLAG_IS_DEFAULT(PrefetchFieldsAhead)) {
1553     FLAG_SET_DEFAULT(PrefetchFieldsAhead, 1);
1554   }
1555 #endif
1556 
1557   if (FLAG_IS_DEFAULT(ContendedPaddingWidth) &amp;&amp;
1558      (cache_line_size &gt; ContendedPaddingWidth))
1559      ContendedPaddingWidth = cache_line_size;
1560 
1561   // This machine allows unaligned memory accesses
1562   if (FLAG_IS_DEFAULT(UseUnalignedAccesses)) {
1563     FLAG_SET_DEFAULT(UseUnalignedAccesses, true);
1564   }
1565 
1566 #ifndef PRODUCT
1567   if (log_is_enabled(Info, os, cpu)) {
1568     LogStream ls(Log(os, cpu)::info());
1569     outputStream* log = &amp;ls;
1570     log-&gt;print_cr(&quot;Logical CPUs per core: %u&quot;,
1571                   logical_processors_per_package());
1572     log-&gt;print_cr(&quot;L1 data cache line size: %u&quot;, L1_data_cache_line_size());
1573     log-&gt;print(&quot;UseSSE=%d&quot;, (int) UseSSE);
1574     if (UseAVX &gt; 0) {
1575       log-&gt;print(&quot;  UseAVX=%d&quot;, (int) UseAVX);
1576     }
1577     if (UseAES) {
1578       log-&gt;print(&quot;  UseAES=1&quot;);
1579     }
1580 #ifdef COMPILER2
1581     if (MaxVectorSize &gt; 0) {
1582       log-&gt;print(&quot;  MaxVectorSize=%d&quot;, (int) MaxVectorSize);
1583     }
1584 #endif
1585     log-&gt;cr();
1586     log-&gt;print(&quot;Allocation&quot;);
1587     if (AllocatePrefetchStyle &lt;= 0 || (UseSSE == 0 &amp;&amp; !supports_3dnow_prefetch())) {
1588       log-&gt;print_cr(&quot;: no prefetching&quot;);
1589     } else {
1590       log-&gt;print(&quot; prefetching: &quot;);
1591       if (UseSSE == 0 &amp;&amp; supports_3dnow_prefetch()) {
1592         log-&gt;print(&quot;PREFETCHW&quot;);
1593       } else if (UseSSE &gt;= 1) {
1594         if (AllocatePrefetchInstr == 0) {
1595           log-&gt;print(&quot;PREFETCHNTA&quot;);
1596         } else if (AllocatePrefetchInstr == 1) {
1597           log-&gt;print(&quot;PREFETCHT0&quot;);
1598         } else if (AllocatePrefetchInstr == 2) {
1599           log-&gt;print(&quot;PREFETCHT2&quot;);
1600         } else if (AllocatePrefetchInstr == 3) {
1601           log-&gt;print(&quot;PREFETCHW&quot;);
1602         }
1603       }
1604       if (AllocatePrefetchLines &gt; 1) {
1605         log-&gt;print_cr(&quot; at distance %d, %d lines of %d bytes&quot;, (int) AllocatePrefetchDistance, (int) AllocatePrefetchLines, (int) AllocatePrefetchStepSize);
1606       } else {
1607         log-&gt;print_cr(&quot; at distance %d, one line of %d bytes&quot;, (int) AllocatePrefetchDistance, (int) AllocatePrefetchStepSize);
1608       }
1609     }
1610 
1611     if (PrefetchCopyIntervalInBytes &gt; 0) {
1612       log-&gt;print_cr(&quot;PrefetchCopyIntervalInBytes %d&quot;, (int) PrefetchCopyIntervalInBytes);
1613     }
1614     if (PrefetchScanIntervalInBytes &gt; 0) {
1615       log-&gt;print_cr(&quot;PrefetchScanIntervalInBytes %d&quot;, (int) PrefetchScanIntervalInBytes);
1616     }
1617     if (PrefetchFieldsAhead &gt; 0) {
1618       log-&gt;print_cr(&quot;PrefetchFieldsAhead %d&quot;, (int) PrefetchFieldsAhead);
1619     }
1620     if (ContendedPaddingWidth &gt; 0) {
1621       log-&gt;print_cr(&quot;ContendedPaddingWidth %d&quot;, (int) ContendedPaddingWidth);
1622     }
1623   }
1624 #endif // !PRODUCT
1625 }
1626 
1627 void VM_Version::print_platform_virtualization_info(outputStream* st) {
1628   VirtualizationType vrt = VM_Version::get_detected_virtualization();
1629   if (vrt == XenHVM) {
1630     st-&gt;print_cr(&quot;Xen hardware-assisted virtualization detected&quot;);
1631   } else if (vrt == KVM) {
1632     st-&gt;print_cr(&quot;KVM virtualization detected&quot;);
1633   } else if (vrt == VMWare) {
1634     st-&gt;print_cr(&quot;VMWare virtualization detected&quot;);
1635     VirtualizationSupport::print_virtualization_info(st);
1636   } else if (vrt == HyperV) {
1637     st-&gt;print_cr(&quot;HyperV virtualization detected&quot;);
1638   }
1639 }
1640 
1641 void VM_Version::check_virt_cpuid(uint32_t idx, uint32_t *regs) {
1642 // TODO support 32 bit
1643 #if defined(_LP64)
1644 #if defined(_MSC_VER)
1645   // Allocate space for the code
1646   const int code_size = 100;
1647   ResourceMark rm;
1648   CodeBuffer cb(&quot;detect_virt&quot;, code_size, 0);
1649   MacroAssembler* a = new MacroAssembler(&amp;cb);
1650   address code = a-&gt;pc();
1651   void (*test)(uint32_t idx, uint32_t *regs) = (void(*)(uint32_t idx, uint32_t *regs))code;
1652 
1653   a-&gt;movq(r9, rbx); // save nonvolatile register
1654 
1655   // next line would not work on 32-bit
1656   a-&gt;movq(rax, c_rarg0 /* rcx */);
1657   a-&gt;movq(r8, c_rarg1 /* rdx */);
1658   a-&gt;cpuid();
1659   a-&gt;movl(Address(r8,  0), rax);
1660   a-&gt;movl(Address(r8,  4), rbx);
1661   a-&gt;movl(Address(r8,  8), rcx);
1662   a-&gt;movl(Address(r8, 12), rdx);
1663 
1664   a-&gt;movq(rbx, r9); // restore nonvolatile register
1665   a-&gt;ret(0);
1666 
1667   uint32_t *code_end = (uint32_t *)a-&gt;pc();
1668   a-&gt;flush();
1669 
1670   // execute code
1671   (*test)(idx, regs);
1672 #elif defined(__GNUC__)
1673   __asm__ volatile (
1674      &quot;        cpuid;&quot;
1675      &quot;        mov %%eax,(%1);&quot;
1676      &quot;        mov %%ebx,4(%1);&quot;
1677      &quot;        mov %%ecx,8(%1);&quot;
1678      &quot;        mov %%edx,12(%1);&quot;
1679      : &quot;+a&quot; (idx)
1680      : &quot;S&quot; (regs)
1681      : &quot;ebx&quot;, &quot;ecx&quot;, &quot;edx&quot;, &quot;memory&quot; );
1682 #endif
1683 #endif
1684 }
1685 
1686 
1687 bool VM_Version::use_biased_locking() {
1688 #if INCLUDE_RTM_OPT
1689   // RTM locking is most useful when there is high lock contention and
1690   // low data contention.  With high lock contention the lock is usually
1691   // inflated and biased locking is not suitable for that case.
1692   // RTM locking code requires that biased locking is off.
1693   // Note: we can&#39;t switch off UseBiasedLocking in get_processor_features()
1694   // because it is used by Thread::allocate() which is called before
1695   // VM_Version::initialize().
1696   if (UseRTMLocking &amp;&amp; UseBiasedLocking) {
1697     if (FLAG_IS_DEFAULT(UseBiasedLocking)) {
1698       FLAG_SET_DEFAULT(UseBiasedLocking, false);
1699     } else {
1700       warning(&quot;Biased locking is not supported with RTM locking; ignoring UseBiasedLocking flag.&quot; );
1701       UseBiasedLocking = false;
1702     }
1703   }
1704 #endif
1705   return UseBiasedLocking;
1706 }
1707 
1708 bool VM_Version::compute_has_intel_jcc_erratum() {
1709   if (!is_intel_family_core()) {
1710     // Only Intel CPUs are affected.
1711     return false;
1712   }
1713   // The following table of affected CPUs is based on the following document released by Intel:
1714   // https://www.intel.com/content/dam/support/us/en/documents/processors/mitigations-jump-conditional-code-erratum.pdf
1715   switch (_model) {
1716   case 0x8E:
1717     // 06_8EH | 9 | 8th Generation Intel® Core™ Processor Family based on microarchitecture code name Amber Lake Y
1718     // 06_8EH | 9 | 7th Generation Intel® Core™ Processor Family based on microarchitecture code name Kaby Lake U
1719     // 06_8EH | 9 | 7th Generation Intel® Core™ Processor Family based on microarchitecture code name Kaby Lake U 23e
1720     // 06_8EH | 9 | 7th Generation Intel® Core™ Processor Family based on microarchitecture code name Kaby Lake Y
1721     // 06_8EH | A | 8th Generation Intel® Core™ Processor Family based on microarchitecture code name Coffee Lake U43e
1722     // 06_8EH | B | 8th Generation Intel® Core™ Processors based on microarchitecture code name Whiskey Lake U
1723     // 06_8EH | C | 8th Generation Intel® Core™ Processor Family based on microarchitecture code name Amber Lake Y
1724     // 06_8EH | C | 10th Generation Intel® Core™ Processor Family based on microarchitecture code name Comet Lake U42
1725     // 06_8EH | C | 8th Generation Intel® Core™ Processors based on microarchitecture code name Whiskey Lake U
1726     return _stepping == 0x9 || _stepping == 0xA || _stepping == 0xB || _stepping == 0xC;
1727   case 0x4E:
1728     // 06_4E  | 3 | 6th Generation Intel® Core™ Processors based on microarchitecture code name Skylake U
1729     // 06_4E  | 3 | 6th Generation Intel® Core™ Processor Family based on microarchitecture code name Skylake U23e
1730     // 06_4E  | 3 | 6th Generation Intel® Core™ Processors based on microarchitecture code name Skylake Y
1731     return _stepping == 0x3;
1732   case 0x55:
1733     // 06_55H | 4 | Intel® Xeon® Processor D Family based on microarchitecture code name Skylake D, Bakerville
1734     // 06_55H | 4 | Intel® Xeon® Scalable Processors based on microarchitecture code name Skylake Server
1735     // 06_55H | 4 | Intel® Xeon® Processor W Family based on microarchitecture code name Skylake W
1736     // 06_55H | 4 | Intel® Core™ X-series Processors based on microarchitecture code name Skylake X
1737     // 06_55H | 4 | Intel® Xeon® Processor E3 v5 Family based on microarchitecture code name Skylake Xeon E3
1738     // 06_55  | 7 | 2nd Generation Intel® Xeon® Scalable Processors based on microarchitecture code name Cascade Lake (server)
1739     return _stepping == 0x4 || _stepping == 0x7;
1740   case 0x5E:
1741     // 06_5E  | 3 | 6th Generation Intel® Core™ Processor Family based on microarchitecture code name Skylake H
1742     // 06_5E  | 3 | 6th Generation Intel® Core™ Processor Family based on microarchitecture code name Skylake S
1743     return _stepping == 0x3;
1744   case 0x9E:
1745     // 06_9EH | 9 | 8th Generation Intel® Core™ Processor Family based on microarchitecture code name Kaby Lake G
1746     // 06_9EH | 9 | 7th Generation Intel® Core™ Processor Family based on microarchitecture code name Kaby Lake H
1747     // 06_9EH | 9 | 7th Generation Intel® Core™ Processor Family based on microarchitecture code name Kaby Lake S
1748     // 06_9EH | 9 | Intel® Core™ X-series Processors based on microarchitecture code name Kaby Lake X
1749     // 06_9EH | 9 | Intel® Xeon® Processor E3 v6 Family Kaby Lake Xeon E3
1750     // 06_9EH | A | 8th Generation Intel® Core™ Processor Family based on microarchitecture code name Coffee Lake H
1751     // 06_9EH | A | 8th Generation Intel® Core™ Processor Family based on microarchitecture code name Coffee Lake S
1752     // 06_9EH | A | 8th Generation Intel® Core™ Processor Family based on microarchitecture code name Coffee Lake S (6+2) x/KBP
1753     // 06_9EH | A | Intel® Xeon® Processor E Family based on microarchitecture code name Coffee Lake S (6+2)
1754     // 06_9EH | A | Intel® Xeon® Processor E Family based on microarchitecture code name Coffee Lake S (4+2)
1755     // 06_9EH | B | 8th Generation Intel® Core™ Processor Family based on microarchitecture code name Coffee Lake S (4+2)
1756     // 06_9EH | B | Intel® Celeron® Processor G Series based on microarchitecture code name Coffee Lake S (4+2)
1757     // 06_9EH | D | 9th Generation Intel® Core™ Processor Family based on microarchitecturecode name Coffee Lake H (8+2)
1758     // 06_9EH | D | 9th Generation Intel® Core™ Processor Family based on microarchitecture code name Coffee Lake S (8+2)
1759     return _stepping == 0x9 || _stepping == 0xA || _stepping == 0xB || _stepping == 0xD;
1760   case 0xA6:
1761     // 06_A6H | 0  | 10th Generation Intel® Core™ Processor Family based on microarchitecture code name Comet Lake U62
1762     return _stepping == 0x0;
1763   case 0xAE:
1764     // 06_AEH | A | 8th Generation Intel® Core™ Processor Family based on microarchitecture code name Kaby Lake Refresh U (4+2)
1765     return _stepping == 0xA;
1766   default:
1767     // If we are running on another intel machine not recognized in the table, we are okay.
1768     return false;
1769   }
1770 }
1771 
1772 // On Xen, the cpuid instruction returns
1773 //  eax / registers[0]: Version of Xen
1774 //  ebx / registers[1]: chars &#39;XenV&#39;
1775 //  ecx / registers[2]: chars &#39;MMXe&#39;
1776 //  edx / registers[3]: chars &#39;nVMM&#39;
1777 //
1778 // On KVM / VMWare / MS Hyper-V, the cpuid instruction returns
1779 //  ebx / registers[1]: chars &#39;KVMK&#39; / &#39;VMwa&#39; / &#39;Micr&#39;
1780 //  ecx / registers[2]: chars &#39;VMKV&#39; / &#39;reVM&#39; / &#39;osof&#39;
1781 //  edx / registers[3]: chars &#39;M&#39;    / &#39;ware&#39; / &#39;t Hv&#39;
1782 //
1783 // more information :
1784 // https://kb.vmware.com/s/article/1009458
1785 //
1786 void VM_Version::check_virtualizations() {
1787 #if defined(_LP64)
1788   uint32_t registers[4];
1789   char signature[13];
1790   uint32_t base;
1791   signature[12] = &#39;\0&#39;;
1792   memset((void*)registers, 0, 4*sizeof(uint32_t));
1793 
1794   for (base = 0x40000000; base &lt; 0x40010000; base += 0x100) {
1795     check_virt_cpuid(base, registers);
1796 
1797     *(uint32_t *)(signature + 0) = registers[1];
1798     *(uint32_t *)(signature + 4) = registers[2];
1799     *(uint32_t *)(signature + 8) = registers[3];
1800 
1801     if (strncmp(&quot;VMwareVMware&quot;, signature, 12) == 0) {
1802       Abstract_VM_Version::_detected_virtualization = VMWare;
1803       // check for extended metrics from guestlib
1804       VirtualizationSupport::initialize();
1805     }
1806 
1807     if (strncmp(&quot;Microsoft Hv&quot;, signature, 12) == 0) {
1808       Abstract_VM_Version::_detected_virtualization = HyperV;
1809     }
1810 
1811     if (strncmp(&quot;KVMKVMKVM&quot;, signature, 9) == 0) {
1812       Abstract_VM_Version::_detected_virtualization = KVM;
1813     }
1814 
1815     if (strncmp(&quot;XenVMMXenVMM&quot;, signature, 12) == 0) {
1816       Abstract_VM_Version::_detected_virtualization = XenHVM;
1817     }
1818   }
1819 #endif
1820 }
1821 
1822 void VM_Version::initialize() {
1823   ResourceMark rm;
1824   // Making this stub must be FIRST use of assembler
1825 
1826   stub_blob = BufferBlob::create(&quot;get_cpu_info_stub&quot;, stub_size);
1827   if (stub_blob == NULL) {
1828     vm_exit_during_initialization(&quot;Unable to allocate get_cpu_info_stub&quot;);
1829   }
1830   CodeBuffer c(stub_blob);
1831   VM_Version_StubGenerator g(&amp;c);
1832   get_cpu_info_stub = CAST_TO_FN_PTR(get_cpu_info_stub_t,
1833                                      g.generate_get_cpu_info());
1834 
1835   get_processor_features();
1836   if (cpu_family() &gt; 4) { // it supports CPUID
1837     check_virtualizations();
1838   }
1839 }
    </pre>
  </body>
</html>