#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
S_0x1496193c0 .scope module, "testbench" "testbench" 2 1;
 .timescale 0 0;
v0x14963b770_0 .var "decayed_potential", 31 0;
v0x14963b860_0 .net "potential_to_mem", 31 0, v0x14963add0_0;  1 drivers
v0x14963b930_0 .var "spike_in", 3 0;
v0x14963ba00_0 .net "spiked", 0 0, v0x14963b4d0_0;  1 drivers
v0x14963ba90_0 .var "v_threshold", 31 0;
v0x14963bb60_0 .var "weight", 127 0;
S_0x149619530 .scope module, "a1" "accelerator" 2 11, 3 1 0, S_0x1496193c0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "spike_in";
    .port_info 1 /INPUT 128 "weight";
    .port_info 2 /INPUT 32 "v_threshold";
    .port_info 3 /INPUT 32 "decayed_potential";
    .port_info 4 /OUTPUT 1 "spiked";
    .port_info 5 /OUTPUT 32 "potential_to_mem";
v0x14963b030_0 .net "adder_out", 31 0, L_0x14963bc30;  1 drivers
v0x14963b120_0 .net "decayed_potential", 31 0, v0x14963b770_0;  1 drivers
v0x14963b1b0_0 .net "mac_out", 31 0, v0x14963a7e0_0;  1 drivers
v0x14963b2a0_0 .net "potential_to_mem", 31 0, v0x14963add0_0;  alias, 1 drivers
v0x14963b330_0 .net "spike_adder", 0 0, L_0x14963bd30;  1 drivers
v0x14963b440_0 .net "spike_in", 3 0, v0x14963b930_0;  1 drivers
v0x14963b4d0_0 .var "spiked", 0 0;
v0x14963b560_0 .net "v_threshold", 31 0, v0x14963ba90_0;  1 drivers
v0x14963b630_0 .net "weight", 127 0, v0x14963bb60_0;  1 drivers
E_0x149619bf0 .event anyedge, v0x14963a210_0;
S_0x149617940 .scope module, "a1" "potential_adder" 3 20, 4 1 0, S_0x149619530;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "v_threshold";
    .port_info 1 /INPUT 32 "input_weight";
    .port_info 2 /INPUT 32 "decayed_potential";
    .port_info 3 /OUTPUT 32 "potential";
    .port_info 4 /OUTPUT 1 "spike";
v0x149628530_0 .net "decayed_potential", 31 0, v0x14963b770_0;  alias, 1 drivers
v0x14963a0c0_0 .net "input_weight", 31 0, v0x14963a7e0_0;  alias, 1 drivers
v0x14963a160_0 .net "potential", 31 0, L_0x14963bc30;  alias, 1 drivers
v0x14963a210_0 .net "spike", 0 0, L_0x14963bd30;  alias, 1 drivers
v0x14963a2b0_0 .net "v_threshold", 31 0, v0x14963ba90_0;  alias, 1 drivers
L_0x14963bc30 .arith/sum 32, v0x14963a7e0_0, v0x14963b770_0;
L_0x14963bd30 .cmp/ge 32, L_0x14963bc30, v0x14963ba90_0;
S_0x14963a420 .scope module, "m1" "mac" 3 18, 5 8 0, S_0x149619530;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "spike_in";
    .port_info 1 /INPUT 128 "weight";
    .port_info 2 /OUTPUT 32 "mult_output";
v0x14963a690_0 .var "mask", 127 0;
v0x14963a730_0 .var "mult_ans", 127 0;
v0x14963a7e0_0 .var "mult_output", 31 0;
v0x14963a8b0_0 .net "spike_in", 3 0, v0x14963b930_0;  alias, 1 drivers
v0x14963a950_0 .net "weight", 127 0, v0x14963bb60_0;  alias, 1 drivers
E_0x14963a630 .event anyedge, v0x14963a8b0_0, v0x14963a950_0, v0x14963a690_0, v0x14963a730_0;
S_0x14963aa70 .scope module, "r1" "reset" 3 21, 6 1 0, S_0x149619530;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "adder_potential";
    .port_info 1 /INPUT 1 "spiked";
    .port_info 2 /INPUT 32 "v_threshold";
    .port_info 3 /OUTPUT 32 "potential_to_mem";
v0x14963ad00_0 .net "adder_potential", 31 0, L_0x14963bc30;  alias, 1 drivers
v0x14963add0_0 .var "potential_to_mem", 31 0;
v0x14963ae70_0 .net "spiked", 0 0, L_0x14963bd30;  alias, 1 drivers
v0x14963af40_0 .net "v_threshold", 31 0, v0x14963ba90_0;  alias, 1 drivers
E_0x14963acb0 .event anyedge, v0x14963a210_0, v0x14963a160_0;
    .scope S_0x14963a420;
T_0 ;
    %wait E_0x14963a630;
    %load/vec4 v0x14963a8b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_0.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_0.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_0.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_0.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_0.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_0.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_0.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_0.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_0.14, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_0.15, 6;
    %pushi/vec4 15, 15, 128;
    %assign/vec4 v0x14963a730_0, 0;
    %jmp T_0.17;
T_0.0 ;
    %pushi/vec4 0, 0, 128;
    %assign/vec4 v0x14963a730_0, 0;
    %jmp T_0.17;
T_0.1 ;
    %pushi/vec4 0, 0, 128;
    %store/vec4 v0x14963a690_0, 0, 128;
    %pushi/vec4 4294967295, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x14963a690_0, 4, 32;
    %load/vec4 v0x14963a950_0;
    %load/vec4 v0x14963a690_0;
    %and;
    %assign/vec4 v0x14963a730_0, 0;
    %jmp T_0.17;
T_0.2 ;
    %pushi/vec4 0, 0, 128;
    %store/vec4 v0x14963a690_0, 0, 128;
    %pushi/vec4 4294967295, 0, 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x14963a690_0, 4, 32;
    %load/vec4 v0x14963a950_0;
    %load/vec4 v0x14963a690_0;
    %and;
    %assign/vec4 v0x14963a730_0, 0;
    %jmp T_0.17;
T_0.3 ;
    %pushi/vec4 0, 0, 128;
    %store/vec4 v0x14963a690_0, 0, 128;
    %pushi/vec4 4294967295, 0, 64;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x14963a690_0, 4, 64;
    %load/vec4 v0x14963a950_0;
    %load/vec4 v0x14963a690_0;
    %and;
    %assign/vec4 v0x14963a730_0, 0;
    %jmp T_0.17;
T_0.4 ;
    %pushi/vec4 0, 0, 128;
    %store/vec4 v0x14963a690_0, 0, 128;
    %pushi/vec4 4294967295, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x14963a690_0, 4, 32;
    %load/vec4 v0x14963a950_0;
    %load/vec4 v0x14963a690_0;
    %and;
    %assign/vec4 v0x14963a730_0, 0;
    %jmp T_0.17;
T_0.5 ;
    %pushi/vec4 0, 0, 128;
    %store/vec4 v0x14963a690_0, 0, 128;
    %pushi/vec4 4294967295, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x14963a690_0, 4, 32;
    %pushi/vec4 4294967295, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x14963a690_0, 4, 32;
    %load/vec4 v0x14963a950_0;
    %load/vec4 v0x14963a690_0;
    %and;
    %assign/vec4 v0x14963a730_0, 0;
    %jmp T_0.17;
T_0.6 ;
    %pushi/vec4 0, 0, 128;
    %store/vec4 v0x14963a690_0, 0, 128;
    %pushi/vec4 4294967295, 0, 64;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x14963a690_0, 4, 64;
    %load/vec4 v0x14963a950_0;
    %load/vec4 v0x14963a690_0;
    %and;
    %assign/vec4 v0x14963a730_0, 0;
    %jmp T_0.17;
T_0.7 ;
    %pushi/vec4 0, 0, 128;
    %store/vec4 v0x14963a690_0, 0, 128;
    %pushi/vec4 4294967295, 0, 96;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x14963a690_0, 4, 96;
    %load/vec4 v0x14963a950_0;
    %load/vec4 v0x14963a690_0;
    %and;
    %assign/vec4 v0x14963a730_0, 0;
    %jmp T_0.17;
T_0.8 ;
    %pushi/vec4 0, 0, 128;
    %store/vec4 v0x14963a690_0, 0, 128;
    %pushi/vec4 4294967295, 0, 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x14963a690_0, 4, 32;
    %load/vec4 v0x14963a950_0;
    %load/vec4 v0x14963a690_0;
    %and;
    %assign/vec4 v0x14963a730_0, 0;
    %jmp T_0.17;
T_0.9 ;
    %pushi/vec4 0, 0, 128;
    %store/vec4 v0x14963a690_0, 0, 128;
    %pushi/vec4 4294967295, 0, 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x14963a690_0, 4, 32;
    %pushi/vec4 4294967295, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x14963a690_0, 4, 32;
    %load/vec4 v0x14963a950_0;
    %load/vec4 v0x14963a690_0;
    %and;
    %assign/vec4 v0x14963a730_0, 0;
    %jmp T_0.17;
T_0.10 ;
    %pushi/vec4 0, 0, 128;
    %store/vec4 v0x14963a690_0, 0, 128;
    %pushi/vec4 4294967295, 0, 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x14963a690_0, 4, 32;
    %pushi/vec4 4294967295, 0, 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x14963a690_0, 4, 32;
    %load/vec4 v0x14963a950_0;
    %load/vec4 v0x14963a690_0;
    %and;
    %assign/vec4 v0x14963a730_0, 0;
    %jmp T_0.17;
T_0.11 ;
    %pushi/vec4 0, 0, 128;
    %store/vec4 v0x14963a690_0, 0, 128;
    %pushi/vec4 4294967295, 0, 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x14963a690_0, 4, 32;
    %pushi/vec4 4294967295, 0, 64;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x14963a690_0, 4, 64;
    %load/vec4 v0x14963a950_0;
    %load/vec4 v0x14963a690_0;
    %and;
    %assign/vec4 v0x14963a730_0, 0;
    %jmp T_0.17;
T_0.12 ;
    %pushi/vec4 0, 0, 128;
    %store/vec4 v0x14963a690_0, 0, 128;
    %pushi/vec4 4294967295, 0, 64;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x14963a690_0, 4, 64;
    %load/vec4 v0x14963a950_0;
    %load/vec4 v0x14963a690_0;
    %and;
    %assign/vec4 v0x14963a730_0, 0;
    %jmp T_0.17;
T_0.13 ;
    %pushi/vec4 0, 0, 128;
    %store/vec4 v0x14963a690_0, 0, 128;
    %pushi/vec4 4294967295, 0, 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x14963a690_0, 4, 32;
    %pushi/vec4 4294967295, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x14963a690_0, 4, 32;
    %load/vec4 v0x14963a950_0;
    %load/vec4 v0x14963a690_0;
    %and;
    %assign/vec4 v0x14963a730_0, 0;
    %jmp T_0.17;
T_0.14 ;
    %pushi/vec4 0, 0, 128;
    %store/vec4 v0x14963a690_0, 0, 128;
    %pushi/vec4 4294967295, 0, 96;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x14963a690_0, 4, 96;
    %load/vec4 v0x14963a950_0;
    %load/vec4 v0x14963a690_0;
    %and;
    %assign/vec4 v0x14963a730_0, 0;
    %jmp T_0.17;
T_0.15 ;
    %load/vec4 v0x14963a950_0;
    %assign/vec4 v0x14963a730_0, 0;
    %jmp T_0.17;
T_0.17 ;
    %pop/vec4 1;
    %load/vec4 v0x14963a730_0;
    %parti/s 32, 0, 2;
    %load/vec4 v0x14963a730_0;
    %parti/s 32, 32, 7;
    %add;
    %load/vec4 v0x14963a730_0;
    %parti/s 32, 64, 8;
    %add;
    %load/vec4 v0x14963a730_0;
    %parti/s 32, 96, 8;
    %add;
    %store/vec4 v0x14963a7e0_0, 0, 32;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x14963aa70;
T_1 ;
    %wait E_0x14963acb0;
    %load/vec4 v0x14963ae70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %load/vec4 v0x14963ad00_0;
    %load/vec4 v0x14963af40_0;
    %sub;
    %store/vec4 v0x14963add0_0, 0, 32;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x14963ad00_0;
    %store/vec4 v0x14963add0_0, 0, 32;
T_1.1 ;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x149619530;
T_2 ;
    %wait E_0x149619bf0;
    %load/vec4 v0x14963b330_0;
    %cassign/vec4 v0x14963b4d0_0;
    %cassign/link v0x14963b4d0_0, v0x14963b330_0;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x1496193c0;
T_3 ;
    %vpi_call 2 16 "$monitor", $time, "  spike_in: %b             weight: %b              v_threshold: %b     decayed_potential: %b           spiked: %b              potential_to_mem: %b", v0x14963b930_0, v0x14963bb60_0, v0x14963ba90_0, v0x14963b770_0, v0x14963ba00_0, v0x14963b860_0 {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x1496193c0;
T_4 ;
    %vpi_call 2 22 "$dumpfile", "accelerator_wavedata.vcd" {0 0 0};
    %vpi_call 2 23 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x1496193c0 {0 0 0};
    %end;
    .thread T_4;
    .scope S_0x1496193c0;
T_5 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x14963b930_0, 0, 4;
    %pushi/vec4 64, 0, 128;
    %store/vec4 v0x14963bb60_0, 0, 128;
    %pushi/vec4 1700, 0, 32;
    %store/vec4 v0x14963ba90_0, 0, 32;
    %pushi/vec4 1894, 0, 32;
    %store/vec4 v0x14963b770_0, 0, 32;
    %delay 5, 0;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x14963b930_0, 0, 4;
    %pushi/vec4 64, 0, 128;
    %store/vec4 v0x14963bb60_0, 0, 128;
    %pushi/vec4 1700, 0, 32;
    %store/vec4 v0x14963ba90_0, 0, 32;
    %pushi/vec4 1020, 0, 32;
    %store/vec4 v0x14963b770_0, 0, 32;
    %delay 5, 0;
    %vpi_call 2 44 "$finish" {0 0 0};
    %end;
    .thread T_5;
# The file index is used to find the file name in the following table.
:file_names 7;
    "N/A";
    "<interactive>";
    "accelerator_TESTBENCH.v";
    "accelerator.v";
    "potential_adder.v";
    "mac.v";
    "reset.v";
