Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.3 (lin64) Build 2018833 Wed Oct  4 19:58:07 MDT 2017
| Date         : Tue Jan 23 01:35:07 2018
| Host         : travis-job-timvideos-hdmi2usb-litex-332075612.travisci.net running 64-bit Ubuntu 14.04.5 LTS
| Command      : report_timing_summary -datasheet -max_paths 10 -file top_timing.rpt
| Design       : top
| Device       : 7a200t-sbg484
| Speed File   : -1  PRODUCTION 1.19 2017-08-11
--------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There is 1 register/latch pin with no clock driven by root clock pin: videosoc_info_dna_cnt_reg[0]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 2 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 31 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 69 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.182        0.000                      0                21620        0.033        0.000                      0                21620       -0.822       -7.222                      21                  7814  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                           Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                           ------------         ----------      --------------
clk100                                          {0.000 5.000}        10.000          100.000         
  hdmi_out0_driver_s7hdmioutclocking_mmcm_clk0  {0.000 3.333}        6.667           150.000         
  hdmi_out0_driver_s7hdmioutclocking_mmcm_clk1  {0.000 0.667}        1.333           749.999         
  hdmi_out0_driver_s7hdmioutclocking_mmcm_fb    {0.000 10.000}       20.000          50.000          
  videosoc_pll_clk200                           {0.000 2.500}        5.000           200.000         
  videosoc_pll_fb                               {0.000 5.000}        10.000          100.000         
  videosoc_pll_sys                              {0.000 5.000}        10.000          100.000         
  videosoc_pll_sys4x                            {0.000 1.250}        2.500           400.000         
  videosoc_pll_sys4x_dqs                        {0.625 1.875}        2.500           400.000         
eth_clocks_rx                                   {0.000 4.000}        8.000           125.000         
eth_rx_clk                                      {0.000 4.000}        8.000           125.000         
  ethphy_pll_clk_tx                             {0.000 4.000}        8.000           125.000         
  ethphy_pll_clk_tx90                           {2.000 6.000}        8.000           125.000         
  ethphy_pll_fb                                 {0.000 4.000}        8.000           125.000         
eth_tx_clk                                      {0.000 4.000}        8.000           125.000         
hdmi_in0_pix5x_clk                              {0.000 0.673}        1.347           742.391         
hdmi_in0_pix_clk                                {0.000 3.367}        6.734           148.500         
hdmi_out0_pix5x_clk                             {0.000 0.673}        1.347           742.391         
hdmi_out0_pix_clk                               {0.000 3.367}        6.734           148.500         
pix1p25x_clk                                    {0.000 2.693}        5.387           185.632         
sys_clk                                         {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk100                                                                                                                                                                                            3.000        0.000                       0                     3  
  hdmi_out0_driver_s7hdmioutclocking_mmcm_clk0                                                                                                                                                    4.511        0.000                       0                     2  
  hdmi_out0_driver_s7hdmioutclocking_mmcm_clk1                                                                                                                                                   -0.822       -0.822                       1                     2  
  hdmi_out0_driver_s7hdmioutclocking_mmcm_fb                                                                                                                                                     18.751        0.000                       0                     2  
  videosoc_pll_clk200                                 1.245        0.000                      0                   14        0.131        0.000                      0                   14        0.264        0.000                       0                    12  
  videosoc_pll_fb                                                                                                                                                                                 8.751        0.000                       0                     2  
  videosoc_pll_sys                                                                                                                                                                                7.845        0.000                       0                     2  
  videosoc_pll_sys4x                                                                                                                                                                              0.345        0.000                       0                    77  
  videosoc_pll_sys4x_dqs                                                                                                                                                                          0.345        0.000                       0                     4  
eth_clocks_rx                                                                                                                                                                                     5.845        0.000                       0                     1  
eth_rx_clk                                            1.241        0.000                      0                  381        0.104        0.000                      0                  381        2.000        0.000                       0                   152  
  ethphy_pll_clk_tx                                                                                                                                                                               5.845        0.000                       0                     2  
  ethphy_pll_clk_tx90                                                                                                                                                                             5.845        0.000                       0                     3  
  ethphy_pll_fb                                                                                                                                                                                   6.751        0.000                       0                     2  
eth_tx_clk                                            0.879        0.000                      0                  227        0.119        0.000                      0                  227        3.500        0.000                       0                   102  
hdmi_in0_pix5x_clk                                                                                                                                                                               -0.320       -3.840                      12                    12  
hdmi_in0_pix_clk                                      0.523        0.000                      0                 2662        0.033        0.000                      0                 2662        2.117        0.000                       0                  1084  
hdmi_out0_pix5x_clk                                                                                                                                                                              -0.320       -2.560                       8                     8  
hdmi_out0_pix_clk                                     0.456        0.000                      0                 1484        0.035        0.000                      0                 1484        2.117        0.000                       0                   857  
pix1p25x_clk                                          1.099        0.000                      0                  685        0.122        0.000                      0                  685        2.193        0.000                       0                   368  
sys_clk                                               0.182        0.000                      0                16167        0.047        0.000                      0                16167        2.500        0.000                       0                  5117  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk100
  To Clock:  clk100

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk100
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk100 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I             n/a            2.155         10.000      7.845      BUFGCTRL_X0Y10   BUFG_4/I
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  MMCME2_ADV_1/CLKIN1
Min Period        n/a     PLLE2_ADV/CLKIN1   n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2   PLLE2_BASE/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1   n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y2   PLLE2_BASE/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  MMCME2_ADV_1/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  MMCME2_ADV_1/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  MMCME2_ADV_1/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1   n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2   PLLE2_BASE/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1   n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2   PLLE2_BASE/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1   n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2   PLLE2_BASE/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  MMCME2_ADV_1/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1   n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2   PLLE2_BASE/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  MMCME2_ADV_1/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  hdmi_out0_driver_s7hdmioutclocking_mmcm_clk0
  To Clock:  hdmi_out0_driver_s7hdmioutclocking_mmcm_clk0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        4.511ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         hdmi_out0_driver_s7hdmioutclocking_mmcm_clk0
Waveform(ns):       { 0.000 3.333 }
Period(ns):         6.667
Sources:            { MMCME2_ADV_1/CLKOUT0 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         6.667       4.511      BUFGCTRL_X0Y1    BUFG_10/I
Min Period  n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         6.667       5.418      MMCME2_ADV_X1Y0  MMCME2_ADV_1/CLKOUT0
Max Period  n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       6.667       206.693    MMCME2_ADV_X1Y0  MMCME2_ADV_1/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  hdmi_out0_driver_s7hdmioutclocking_mmcm_clk1
  To Clock:  hdmi_out0_driver_s7hdmioutclocking_mmcm_clk1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            1  Failing Endpoint ,  Worst Slack       -0.822ns,  Total Violation       -0.822ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         hdmi_out0_driver_s7hdmioutclocking_mmcm_clk1
Waveform(ns):       { 0.000 0.667 }
Period(ns):         1.333
Sources:            { MMCME2_ADV_1/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         1.333       -0.822     BUFGCTRL_X0Y5    BUFG_11/I
Min Period  n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         1.333       0.084      MMCME2_ADV_X1Y0  MMCME2_ADV_1/CLKOUT1
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       1.333       212.027    MMCME2_ADV_X1Y0  MMCME2_ADV_1/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  hdmi_out0_driver_s7hdmioutclocking_mmcm_fb
  To Clock:  hdmi_out0_driver_s7hdmioutclocking_mmcm_fb

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       18.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         hdmi_out0_driver_s7hdmioutclocking_mmcm_fb
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { MMCME2_ADV_1/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y0  MMCME2_ADV_1/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y0  MMCME2_ADV_1/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       20.000      80.000     MMCME2_ADV_X1Y0  MMCME2_ADV_1/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y0  MMCME2_ADV_1/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  videosoc_pll_clk200
  To Clock:  videosoc_pll_clk200

Setup :            0  Failing Endpoints,  Worst Slack        1.245ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.131ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.245ns  (required time - arrival time)
  Source:                 FDPE_2/C
                            (rising edge-triggered cell FDPE clocked by videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            FDPE_3/D
                            (rising edge-triggered cell FDPE clocked by videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             videosoc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.655ns  (logic 0.456ns (69.583%)  route 0.199ns (30.417%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.040ns
    Source Clock Delay      (SCD):    6.397ns
    Clock Pessimism Removal (CPR):    0.357ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock videosoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.728    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.816 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.802     4.619    videosoc_pll_clk200
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096     4.715 r  BUFG_3/O
                         net (fo=10, routed)          1.682     6.397    clk200_clk
    SLICE_X110Y139       FDPE                                         r  FDPE_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y139       FDPE (Prop_fdpe_C_Q)         0.456     6.853 r  FDPE_2/Q
                         net (fo=1, routed)           0.199     7.052    xilinxasyncresetsynchronizerimpl1_rst_meta
    SLICE_X110Y139       FDPE                                         r  FDPE_3/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    R4                                                0.000     2.000 r  clk100 (IN)
                         net (fo=0)                   0.000     2.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.405     3.405 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     4.586    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     4.669 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.718     6.387    videosoc_pll_clk200
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091     6.478 r  BUFG_3/O
                         net (fo=10, routed)          1.562     8.040    clk200_clk
    SLICE_X110Y139       FDPE                                         r  FDPE_3/C
                         clock pessimism              0.357     8.397    
                         clock uncertainty           -0.053     8.344    
    SLICE_X110Y139       FDPE (Setup_fdpe_C_D)       -0.047     8.297    FDPE_3
  -------------------------------------------------------------------
                         required time                          8.297    
                         arrival time                          -7.052    
  -------------------------------------------------------------------
                         slack                                  1.245    

Slack (MET) :             2.769ns  (required time - arrival time)
  Source:                 videosoc_reset_counter_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            videosoc_ic_reset_reg/D
                            (rising edge-triggered cell FDRE clocked by videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             videosoc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (videosoc_pll_clk200 rise@5.000ns - videosoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        2.086ns  (logic 0.718ns (34.413%)  route 1.368ns (65.587%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.037ns = ( 11.037 - 5.000 ) 
    Source Clock Delay      (SCD):    6.394ns
    Clock Pessimism Removal (CPR):    0.332ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock videosoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.728    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.816 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.802     4.619    videosoc_pll_clk200
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096     4.715 r  BUFG_3/O
                         net (fo=10, routed)          1.679     6.394    clk200_clk
    SLICE_X110Y136       FDSE                                         r  videosoc_reset_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y136       FDSE (Prop_fdse_C_Q)         0.419     6.813 r  videosoc_reset_counter_reg[1]/Q
                         net (fo=5, routed)           0.856     7.669    videosoc_reset_counter[1]
    SLICE_X110Y136       LUT6 (Prop_lut6_I0_O)        0.299     7.968 r  videosoc_ic_reset_i_1/O
                         net (fo=1, routed)           0.512     8.480    videosoc_ic_reset_i_1_n_0
    SLICE_X109Y136       FDRE                                         r  videosoc_ic_reset_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock videosoc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.586    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.669 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.718     9.387    videosoc_pll_clk200
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091     9.478 r  BUFG_3/O
                         net (fo=10, routed)          1.559    11.037    clk200_clk
    SLICE_X109Y136       FDRE                                         r  videosoc_ic_reset_reg/C
                         clock pessimism              0.332    11.369    
                         clock uncertainty           -0.053    11.316    
    SLICE_X109Y136       FDRE (Setup_fdre_C_D)       -0.067    11.249    videosoc_ic_reset_reg
  -------------------------------------------------------------------
                         required time                         11.249    
                         arrival time                          -8.480    
  -------------------------------------------------------------------
                         slack                                  2.769    

Slack (MET) :             2.963ns  (required time - arrival time)
  Source:                 videosoc_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            videosoc_reset_counter_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             videosoc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (videosoc_pll_clk200 rise@5.000ns - videosoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        1.780ns  (logic 0.580ns (32.590%)  route 1.200ns (67.410%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.037ns = ( 11.037 - 5.000 ) 
    Source Clock Delay      (SCD):    6.394ns
    Clock Pessimism Removal (CPR):    0.357ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock videosoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.728    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.816 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.802     4.619    videosoc_pll_clk200
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096     4.715 r  BUFG_3/O
                         net (fo=10, routed)          1.679     6.394    clk200_clk
    SLICE_X110Y136       FDSE                                         r  videosoc_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y136       FDSE (Prop_fdse_C_Q)         0.456     6.850 r  videosoc_reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.821     7.671    videosoc_reset_counter[0]
    SLICE_X110Y136       LUT4 (Prop_lut4_I1_O)        0.124     7.795 r  videosoc_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.379     8.174    videosoc_reset_counter[3]_i_1_n_0
    SLICE_X110Y136       FDSE                                         r  videosoc_reset_counter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock videosoc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.586    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.669 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.718     9.387    videosoc_pll_clk200
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091     9.478 r  BUFG_3/O
                         net (fo=10, routed)          1.559    11.037    clk200_clk
    SLICE_X110Y136       FDSE                                         r  videosoc_reset_counter_reg[0]/C
                         clock pessimism              0.357    11.394    
                         clock uncertainty           -0.053    11.341    
    SLICE_X110Y136       FDSE (Setup_fdse_C_CE)      -0.205    11.136    videosoc_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         11.136    
                         arrival time                          -8.174    
  -------------------------------------------------------------------
                         slack                                  2.963    

Slack (MET) :             2.963ns  (required time - arrival time)
  Source:                 videosoc_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            videosoc_reset_counter_reg[1]/CE
                            (rising edge-triggered cell FDSE clocked by videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             videosoc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (videosoc_pll_clk200 rise@5.000ns - videosoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        1.780ns  (logic 0.580ns (32.590%)  route 1.200ns (67.410%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.037ns = ( 11.037 - 5.000 ) 
    Source Clock Delay      (SCD):    6.394ns
    Clock Pessimism Removal (CPR):    0.357ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock videosoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.728    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.816 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.802     4.619    videosoc_pll_clk200
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096     4.715 r  BUFG_3/O
                         net (fo=10, routed)          1.679     6.394    clk200_clk
    SLICE_X110Y136       FDSE                                         r  videosoc_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y136       FDSE (Prop_fdse_C_Q)         0.456     6.850 r  videosoc_reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.821     7.671    videosoc_reset_counter[0]
    SLICE_X110Y136       LUT4 (Prop_lut4_I1_O)        0.124     7.795 r  videosoc_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.379     8.174    videosoc_reset_counter[3]_i_1_n_0
    SLICE_X110Y136       FDSE                                         r  videosoc_reset_counter_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock videosoc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.586    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.669 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.718     9.387    videosoc_pll_clk200
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091     9.478 r  BUFG_3/O
                         net (fo=10, routed)          1.559    11.037    clk200_clk
    SLICE_X110Y136       FDSE                                         r  videosoc_reset_counter_reg[1]/C
                         clock pessimism              0.357    11.394    
                         clock uncertainty           -0.053    11.341    
    SLICE_X110Y136       FDSE (Setup_fdse_C_CE)      -0.205    11.136    videosoc_reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         11.136    
                         arrival time                          -8.174    
  -------------------------------------------------------------------
                         slack                                  2.963    

Slack (MET) :             2.963ns  (required time - arrival time)
  Source:                 videosoc_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            videosoc_reset_counter_reg[2]/CE
                            (rising edge-triggered cell FDSE clocked by videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             videosoc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (videosoc_pll_clk200 rise@5.000ns - videosoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        1.780ns  (logic 0.580ns (32.590%)  route 1.200ns (67.410%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.037ns = ( 11.037 - 5.000 ) 
    Source Clock Delay      (SCD):    6.394ns
    Clock Pessimism Removal (CPR):    0.357ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock videosoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.728    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.816 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.802     4.619    videosoc_pll_clk200
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096     4.715 r  BUFG_3/O
                         net (fo=10, routed)          1.679     6.394    clk200_clk
    SLICE_X110Y136       FDSE                                         r  videosoc_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y136       FDSE (Prop_fdse_C_Q)         0.456     6.850 r  videosoc_reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.821     7.671    videosoc_reset_counter[0]
    SLICE_X110Y136       LUT4 (Prop_lut4_I1_O)        0.124     7.795 r  videosoc_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.379     8.174    videosoc_reset_counter[3]_i_1_n_0
    SLICE_X110Y136       FDSE                                         r  videosoc_reset_counter_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock videosoc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.586    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.669 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.718     9.387    videosoc_pll_clk200
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091     9.478 r  BUFG_3/O
                         net (fo=10, routed)          1.559    11.037    clk200_clk
    SLICE_X110Y136       FDSE                                         r  videosoc_reset_counter_reg[2]/C
                         clock pessimism              0.357    11.394    
                         clock uncertainty           -0.053    11.341    
    SLICE_X110Y136       FDSE (Setup_fdse_C_CE)      -0.205    11.136    videosoc_reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         11.136    
                         arrival time                          -8.174    
  -------------------------------------------------------------------
                         slack                                  2.963    

Slack (MET) :             2.963ns  (required time - arrival time)
  Source:                 videosoc_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            videosoc_reset_counter_reg[3]/CE
                            (rising edge-triggered cell FDSE clocked by videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             videosoc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (videosoc_pll_clk200 rise@5.000ns - videosoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        1.780ns  (logic 0.580ns (32.590%)  route 1.200ns (67.410%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.037ns = ( 11.037 - 5.000 ) 
    Source Clock Delay      (SCD):    6.394ns
    Clock Pessimism Removal (CPR):    0.357ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock videosoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.728    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.816 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.802     4.619    videosoc_pll_clk200
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096     4.715 r  BUFG_3/O
                         net (fo=10, routed)          1.679     6.394    clk200_clk
    SLICE_X110Y136       FDSE                                         r  videosoc_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y136       FDSE (Prop_fdse_C_Q)         0.456     6.850 r  videosoc_reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.821     7.671    videosoc_reset_counter[0]
    SLICE_X110Y136       LUT4 (Prop_lut4_I1_O)        0.124     7.795 r  videosoc_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.379     8.174    videosoc_reset_counter[3]_i_1_n_0
    SLICE_X110Y136       FDSE                                         r  videosoc_reset_counter_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock videosoc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.586    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.669 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.718     9.387    videosoc_pll_clk200
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091     9.478 r  BUFG_3/O
                         net (fo=10, routed)          1.559    11.037    clk200_clk
    SLICE_X110Y136       FDSE                                         r  videosoc_reset_counter_reg[3]/C
                         clock pessimism              0.357    11.394    
                         clock uncertainty           -0.053    11.341    
    SLICE_X110Y136       FDSE (Setup_fdse_C_CE)      -0.205    11.136    videosoc_reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         11.136    
                         arrival time                          -8.174    
  -------------------------------------------------------------------
                         slack                                  2.963    

Slack (MET) :             3.210ns  (required time - arrival time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            videosoc_reset_counter_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             videosoc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (videosoc_pll_clk200 rise@5.000ns - videosoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        1.106ns  (logic 0.419ns (37.894%)  route 0.687ns (62.106%))
  Logic Levels:           0  
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.037ns = ( 11.037 - 5.000 ) 
    Source Clock Delay      (SCD):    6.397ns
    Clock Pessimism Removal (CPR):    0.332ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock videosoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.728    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.816 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.802     4.619    videosoc_pll_clk200
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096     4.715 r  BUFG_3/O
                         net (fo=10, routed)          1.682     6.397    clk200_clk
    SLICE_X110Y139       FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y139       FDPE (Prop_fdpe_C_Q)         0.419     6.816 r  FDPE_3/Q
                         net (fo=5, routed)           0.687     7.503    clk200_rst
    SLICE_X110Y136       FDSE                                         r  videosoc_reset_counter_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock videosoc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.586    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.669 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.718     9.387    videosoc_pll_clk200
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091     9.478 r  BUFG_3/O
                         net (fo=10, routed)          1.559    11.037    clk200_clk
    SLICE_X110Y136       FDSE                                         r  videosoc_reset_counter_reg[0]/C
                         clock pessimism              0.332    11.369    
                         clock uncertainty           -0.053    11.316    
    SLICE_X110Y136       FDSE (Setup_fdse_C_S)       -0.604    10.712    videosoc_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         10.712    
                         arrival time                          -7.503    
  -------------------------------------------------------------------
                         slack                                  3.210    

Slack (MET) :             3.210ns  (required time - arrival time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            videosoc_reset_counter_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             videosoc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (videosoc_pll_clk200 rise@5.000ns - videosoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        1.106ns  (logic 0.419ns (37.894%)  route 0.687ns (62.106%))
  Logic Levels:           0  
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.037ns = ( 11.037 - 5.000 ) 
    Source Clock Delay      (SCD):    6.397ns
    Clock Pessimism Removal (CPR):    0.332ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock videosoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.728    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.816 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.802     4.619    videosoc_pll_clk200
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096     4.715 r  BUFG_3/O
                         net (fo=10, routed)          1.682     6.397    clk200_clk
    SLICE_X110Y139       FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y139       FDPE (Prop_fdpe_C_Q)         0.419     6.816 r  FDPE_3/Q
                         net (fo=5, routed)           0.687     7.503    clk200_rst
    SLICE_X110Y136       FDSE                                         r  videosoc_reset_counter_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock videosoc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.586    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.669 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.718     9.387    videosoc_pll_clk200
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091     9.478 r  BUFG_3/O
                         net (fo=10, routed)          1.559    11.037    clk200_clk
    SLICE_X110Y136       FDSE                                         r  videosoc_reset_counter_reg[1]/C
                         clock pessimism              0.332    11.369    
                         clock uncertainty           -0.053    11.316    
    SLICE_X110Y136       FDSE (Setup_fdse_C_S)       -0.604    10.712    videosoc_reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         10.712    
                         arrival time                          -7.503    
  -------------------------------------------------------------------
                         slack                                  3.210    

Slack (MET) :             3.210ns  (required time - arrival time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            videosoc_reset_counter_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             videosoc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (videosoc_pll_clk200 rise@5.000ns - videosoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        1.106ns  (logic 0.419ns (37.894%)  route 0.687ns (62.106%))
  Logic Levels:           0  
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.037ns = ( 11.037 - 5.000 ) 
    Source Clock Delay      (SCD):    6.397ns
    Clock Pessimism Removal (CPR):    0.332ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock videosoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.728    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.816 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.802     4.619    videosoc_pll_clk200
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096     4.715 r  BUFG_3/O
                         net (fo=10, routed)          1.682     6.397    clk200_clk
    SLICE_X110Y139       FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y139       FDPE (Prop_fdpe_C_Q)         0.419     6.816 r  FDPE_3/Q
                         net (fo=5, routed)           0.687     7.503    clk200_rst
    SLICE_X110Y136       FDSE                                         r  videosoc_reset_counter_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock videosoc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.586    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.669 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.718     9.387    videosoc_pll_clk200
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091     9.478 r  BUFG_3/O
                         net (fo=10, routed)          1.559    11.037    clk200_clk
    SLICE_X110Y136       FDSE                                         r  videosoc_reset_counter_reg[2]/C
                         clock pessimism              0.332    11.369    
                         clock uncertainty           -0.053    11.316    
    SLICE_X110Y136       FDSE (Setup_fdse_C_S)       -0.604    10.712    videosoc_reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         10.712    
                         arrival time                          -7.503    
  -------------------------------------------------------------------
                         slack                                  3.210    

Slack (MET) :             3.210ns  (required time - arrival time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            videosoc_reset_counter_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             videosoc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (videosoc_pll_clk200 rise@5.000ns - videosoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        1.106ns  (logic 0.419ns (37.894%)  route 0.687ns (62.106%))
  Logic Levels:           0  
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.037ns = ( 11.037 - 5.000 ) 
    Source Clock Delay      (SCD):    6.397ns
    Clock Pessimism Removal (CPR):    0.332ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock videosoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.728    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.816 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.802     4.619    videosoc_pll_clk200
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096     4.715 r  BUFG_3/O
                         net (fo=10, routed)          1.682     6.397    clk200_clk
    SLICE_X110Y139       FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y139       FDPE (Prop_fdpe_C_Q)         0.419     6.816 r  FDPE_3/Q
                         net (fo=5, routed)           0.687     7.503    clk200_rst
    SLICE_X110Y136       FDSE                                         r  videosoc_reset_counter_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock videosoc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.586    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.669 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.718     9.387    videosoc_pll_clk200
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091     9.478 r  BUFG_3/O
                         net (fo=10, routed)          1.559    11.037    clk200_clk
    SLICE_X110Y136       FDSE                                         r  videosoc_reset_counter_reg[3]/C
                         clock pessimism              0.332    11.369    
                         clock uncertainty           -0.053    11.316    
    SLICE_X110Y136       FDSE (Setup_fdse_C_S)       -0.604    10.712    videosoc_reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         10.712    
                         arrival time                          -7.503    
  -------------------------------------------------------------------
                         slack                                  3.210    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 FDPE_2/C
                            (rising edge-triggered cell FDPE clocked by videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            FDPE_3/D
                            (rising edge-triggered cell FDPE clocked by videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             videosoc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (videosoc_pll_clk200 rise@0.000ns - videosoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.448ns
    Source Clock Delay      (SCD):    1.894ns
    Clock Pessimism Removal (CPR):    0.554ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock videosoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.683    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.733 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.279    videosoc_pll_clk200
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.305 r  BUFG_3/O
                         net (fo=10, routed)          0.589     1.894    clk200_clk
    SLICE_X110Y139       FDPE                                         r  FDPE_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y139       FDPE (Prop_fdpe_C_Q)         0.141     2.035 r  FDPE_2/Q
                         net (fo=1, routed)           0.065     2.100    xilinxasyncresetsynchronizerimpl1_rst_meta
    SLICE_X110Y139       FDPE                                         r  FDPE_3/D
  -------------------------------------------------------------------    -------------------

                         (clock videosoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.912    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.965 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.595     1.560    videosoc_pll_clk200
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.589 r  BUFG_3/O
                         net (fo=10, routed)          0.860     2.448    clk200_clk
    SLICE_X110Y139       FDPE                                         r  FDPE_3/C
                         clock pessimism             -0.554     1.894    
    SLICE_X110Y139       FDPE (Hold_fdpe_C_D)         0.075     1.969    FDPE_3
  -------------------------------------------------------------------
                         required time                         -1.969    
                         arrival time                           2.100    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 videosoc_reset_counter_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            videosoc_reset_counter_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             videosoc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (videosoc_pll_clk200 rise@0.000ns - videosoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.184ns (43.860%)  route 0.236ns (56.140%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.445ns
    Source Clock Delay      (SCD):    1.892ns
    Clock Pessimism Removal (CPR):    0.553ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock videosoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.683    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.733 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.279    videosoc_pll_clk200
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.305 r  BUFG_3/O
                         net (fo=10, routed)          0.587     1.892    clk200_clk
    SLICE_X110Y136       FDSE                                         r  videosoc_reset_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y136       FDSE (Prop_fdse_C_Q)         0.141     2.033 r  videosoc_reset_counter_reg[2]/Q
                         net (fo=4, routed)           0.236     2.268    videosoc_reset_counter[2]
    SLICE_X110Y136       LUT4 (Prop_lut4_I0_O)        0.043     2.311 r  videosoc_reset_counter[3]_i_2/O
                         net (fo=1, routed)           0.000     2.311    videosoc_reset_counter[3]_i_2_n_0
    SLICE_X110Y136       FDSE                                         r  videosoc_reset_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock videosoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.912    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.965 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.595     1.560    videosoc_pll_clk200
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.589 r  BUFG_3/O
                         net (fo=10, routed)          0.857     2.445    clk200_clk
    SLICE_X110Y136       FDSE                                         r  videosoc_reset_counter_reg[3]/C
                         clock pessimism             -0.553     1.892    
    SLICE_X110Y136       FDSE (Hold_fdse_C_D)         0.107     1.999    videosoc_reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.999    
                         arrival time                           2.311    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 videosoc_reset_counter_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            videosoc_reset_counter_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             videosoc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (videosoc_pll_clk200 rise@0.000ns - videosoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.230ns (54.758%)  route 0.190ns (45.242%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.445ns
    Source Clock Delay      (SCD):    1.892ns
    Clock Pessimism Removal (CPR):    0.553ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock videosoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.683    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.733 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.279    videosoc_pll_clk200
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.305 r  BUFG_3/O
                         net (fo=10, routed)          0.587     1.892    clk200_clk
    SLICE_X110Y136       FDSE                                         r  videosoc_reset_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y136       FDSE (Prop_fdse_C_Q)         0.128     2.020 r  videosoc_reset_counter_reg[1]/Q
                         net (fo=5, routed)           0.190     2.210    videosoc_reset_counter[1]
    SLICE_X110Y136       LUT2 (Prop_lut2_I1_O)        0.102     2.312 r  videosoc_reset_counter[1]_i_1/O
                         net (fo=1, routed)           0.000     2.312    videosoc_reset_counter[1]_i_1_n_0
    SLICE_X110Y136       FDSE                                         r  videosoc_reset_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock videosoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.912    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.965 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.595     1.560    videosoc_pll_clk200
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.589 r  BUFG_3/O
                         net (fo=10, routed)          0.857     2.445    clk200_clk
    SLICE_X110Y136       FDSE                                         r  videosoc_reset_counter_reg[1]/C
                         clock pessimism             -0.553     1.892    
    SLICE_X110Y136       FDSE (Hold_fdse_C_D)         0.107     1.999    videosoc_reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.999    
                         arrival time                           2.312    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.326ns  (arrival time - required time)
  Source:                 videosoc_reset_counter_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            videosoc_reset_counter_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             videosoc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (videosoc_pll_clk200 rise@0.000ns - videosoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.227ns (54.302%)  route 0.191ns (45.698%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.445ns
    Source Clock Delay      (SCD):    1.892ns
    Clock Pessimism Removal (CPR):    0.553ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock videosoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.683    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.733 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.279    videosoc_pll_clk200
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.305 r  BUFG_3/O
                         net (fo=10, routed)          0.587     1.892    clk200_clk
    SLICE_X110Y136       FDSE                                         r  videosoc_reset_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y136       FDSE (Prop_fdse_C_Q)         0.128     2.020 r  videosoc_reset_counter_reg[1]/Q
                         net (fo=5, routed)           0.191     2.211    videosoc_reset_counter[1]
    SLICE_X110Y136       LUT3 (Prop_lut3_I0_O)        0.099     2.310 r  videosoc_reset_counter[2]_i_1/O
                         net (fo=1, routed)           0.000     2.310    videosoc_reset_counter[2]_i_1_n_0
    SLICE_X110Y136       FDSE                                         r  videosoc_reset_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock videosoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.912    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.965 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.595     1.560    videosoc_pll_clk200
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.589 r  BUFG_3/O
                         net (fo=10, routed)          0.857     2.445    clk200_clk
    SLICE_X110Y136       FDSE                                         r  videosoc_reset_counter_reg[2]/C
                         clock pessimism             -0.553     1.892    
    SLICE_X110Y136       FDSE (Hold_fdse_C_D)         0.092     1.984    videosoc_reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.984    
                         arrival time                           2.310    
  -------------------------------------------------------------------
                         slack                                  0.326    

Slack (MET) :             0.389ns  (arrival time - required time)
  Source:                 videosoc_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            videosoc_reset_counter_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             videosoc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (videosoc_pll_clk200 rise@0.000ns - videosoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.480ns  (logic 0.186ns (38.775%)  route 0.294ns (61.225%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.445ns
    Source Clock Delay      (SCD):    1.892ns
    Clock Pessimism Removal (CPR):    0.553ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock videosoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.683    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.733 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.279    videosoc_pll_clk200
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.305 r  BUFG_3/O
                         net (fo=10, routed)          0.587     1.892    clk200_clk
    SLICE_X110Y136       FDSE                                         r  videosoc_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y136       FDSE (Prop_fdse_C_Q)         0.141     2.033 f  videosoc_reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.294     2.326    videosoc_reset_counter[0]
    SLICE_X110Y136       LUT1 (Prop_lut1_I0_O)        0.045     2.371 r  videosoc_reset_counter[0]_i_1/O
                         net (fo=1, routed)           0.000     2.371    videosoc_reset_counter0[0]
    SLICE_X110Y136       FDSE                                         r  videosoc_reset_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock videosoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.912    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.965 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.595     1.560    videosoc_pll_clk200
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.589 r  BUFG_3/O
                         net (fo=10, routed)          0.857     2.445    clk200_clk
    SLICE_X110Y136       FDSE                                         r  videosoc_reset_counter_reg[0]/C
                         clock pessimism             -0.553     1.892    
    SLICE_X110Y136       FDSE (Hold_fdse_C_D)         0.091     1.983    videosoc_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.983    
                         arrival time                           2.371    
  -------------------------------------------------------------------
                         slack                                  0.389    

Slack (MET) :             0.394ns  (arrival time - required time)
  Source:                 videosoc_ic_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            videosoc_ic_reset_reg/D
                            (rising edge-triggered cell FDRE clocked by videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             videosoc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (videosoc_pll_clk200 rise@0.000ns - videosoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.464ns  (logic 0.186ns (40.049%)  route 0.278ns (59.951%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.445ns
    Source Clock Delay      (SCD):    1.892ns
    Clock Pessimism Removal (CPR):    0.553ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock videosoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.683    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.733 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.279    videosoc_pll_clk200
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.305 r  BUFG_3/O
                         net (fo=10, routed)          0.587     1.892    clk200_clk
    SLICE_X109Y136       FDRE                                         r  videosoc_ic_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y136       FDRE (Prop_fdre_C_Q)         0.141     2.033 r  videosoc_ic_reset_reg/Q
                         net (fo=4, routed)           0.118     2.151    videosoc_ic_reset
    SLICE_X110Y136       LUT6 (Prop_lut6_I4_O)        0.045     2.196 r  videosoc_ic_reset_i_1/O
                         net (fo=1, routed)           0.160     2.356    videosoc_ic_reset_i_1_n_0
    SLICE_X109Y136       FDRE                                         r  videosoc_ic_reset_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock videosoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.912    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.965 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.595     1.560    videosoc_pll_clk200
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.589 r  BUFG_3/O
                         net (fo=10, routed)          0.857     2.445    clk200_clk
    SLICE_X109Y136       FDRE                                         r  videosoc_ic_reset_reg/C
                         clock pessimism             -0.553     1.892    
    SLICE_X109Y136       FDRE (Hold_fdre_C_D)         0.070     1.962    videosoc_ic_reset_reg
  -------------------------------------------------------------------
                         required time                         -1.962    
                         arrival time                           2.356    
  -------------------------------------------------------------------
                         slack                                  0.394    

Slack (MET) :             0.437ns  (arrival time - required time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            videosoc_reset_counter_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             videosoc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (videosoc_pll_clk200 rise@0.000ns - videosoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.128ns (33.889%)  route 0.250ns (66.111%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.445ns
    Source Clock Delay      (SCD):    1.894ns
    Clock Pessimism Removal (CPR):    0.538ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock videosoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.683    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.733 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.279    videosoc_pll_clk200
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.305 r  BUFG_3/O
                         net (fo=10, routed)          0.589     1.894    clk200_clk
    SLICE_X110Y139       FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y139       FDPE (Prop_fdpe_C_Q)         0.128     2.022 r  FDPE_3/Q
                         net (fo=5, routed)           0.250     2.271    clk200_rst
    SLICE_X110Y136       FDSE                                         r  videosoc_reset_counter_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock videosoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.912    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.965 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.595     1.560    videosoc_pll_clk200
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.589 r  BUFG_3/O
                         net (fo=10, routed)          0.857     2.445    clk200_clk
    SLICE_X110Y136       FDSE                                         r  videosoc_reset_counter_reg[0]/C
                         clock pessimism             -0.538     1.907    
    SLICE_X110Y136       FDSE (Hold_fdse_C_S)        -0.072     1.835    videosoc_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.835    
                         arrival time                           2.271    
  -------------------------------------------------------------------
                         slack                                  0.437    

Slack (MET) :             0.437ns  (arrival time - required time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            videosoc_reset_counter_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             videosoc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (videosoc_pll_clk200 rise@0.000ns - videosoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.128ns (33.889%)  route 0.250ns (66.111%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.445ns
    Source Clock Delay      (SCD):    1.894ns
    Clock Pessimism Removal (CPR):    0.538ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock videosoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.683    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.733 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.279    videosoc_pll_clk200
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.305 r  BUFG_3/O
                         net (fo=10, routed)          0.589     1.894    clk200_clk
    SLICE_X110Y139       FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y139       FDPE (Prop_fdpe_C_Q)         0.128     2.022 r  FDPE_3/Q
                         net (fo=5, routed)           0.250     2.271    clk200_rst
    SLICE_X110Y136       FDSE                                         r  videosoc_reset_counter_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock videosoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.912    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.965 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.595     1.560    videosoc_pll_clk200
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.589 r  BUFG_3/O
                         net (fo=10, routed)          0.857     2.445    clk200_clk
    SLICE_X110Y136       FDSE                                         r  videosoc_reset_counter_reg[1]/C
                         clock pessimism             -0.538     1.907    
    SLICE_X110Y136       FDSE (Hold_fdse_C_S)        -0.072     1.835    videosoc_reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.835    
                         arrival time                           2.271    
  -------------------------------------------------------------------
                         slack                                  0.437    

Slack (MET) :             0.437ns  (arrival time - required time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            videosoc_reset_counter_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             videosoc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (videosoc_pll_clk200 rise@0.000ns - videosoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.128ns (33.889%)  route 0.250ns (66.111%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.445ns
    Source Clock Delay      (SCD):    1.894ns
    Clock Pessimism Removal (CPR):    0.538ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock videosoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.683    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.733 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.279    videosoc_pll_clk200
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.305 r  BUFG_3/O
                         net (fo=10, routed)          0.589     1.894    clk200_clk
    SLICE_X110Y139       FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y139       FDPE (Prop_fdpe_C_Q)         0.128     2.022 r  FDPE_3/Q
                         net (fo=5, routed)           0.250     2.271    clk200_rst
    SLICE_X110Y136       FDSE                                         r  videosoc_reset_counter_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock videosoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.912    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.965 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.595     1.560    videosoc_pll_clk200
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.589 r  BUFG_3/O
                         net (fo=10, routed)          0.857     2.445    clk200_clk
    SLICE_X110Y136       FDSE                                         r  videosoc_reset_counter_reg[2]/C
                         clock pessimism             -0.538     1.907    
    SLICE_X110Y136       FDSE (Hold_fdse_C_S)        -0.072     1.835    videosoc_reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.835    
                         arrival time                           2.271    
  -------------------------------------------------------------------
                         slack                                  0.437    

Slack (MET) :             0.437ns  (arrival time - required time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            videosoc_reset_counter_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             videosoc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (videosoc_pll_clk200 rise@0.000ns - videosoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.128ns (33.889%)  route 0.250ns (66.111%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.445ns
    Source Clock Delay      (SCD):    1.894ns
    Clock Pessimism Removal (CPR):    0.538ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock videosoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.683    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.733 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.279    videosoc_pll_clk200
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.305 r  BUFG_3/O
                         net (fo=10, routed)          0.589     1.894    clk200_clk
    SLICE_X110Y139       FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y139       FDPE (Prop_fdpe_C_Q)         0.128     2.022 r  FDPE_3/Q
                         net (fo=5, routed)           0.250     2.271    clk200_rst
    SLICE_X110Y136       FDSE                                         r  videosoc_reset_counter_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock videosoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.912    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.965 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.595     1.560    videosoc_pll_clk200
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.589 r  BUFG_3/O
                         net (fo=10, routed)          0.857     2.445    clk200_clk
    SLICE_X110Y136       FDSE                                         r  videosoc_reset_counter_reg[3]/C
                         clock pessimism             -0.538     1.907    
    SLICE_X110Y136       FDSE (Hold_fdse_C_S)        -0.072     1.835    videosoc_reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.835    
                         arrival time                           2.271    
  -------------------------------------------------------------------
                         slack                                  0.437    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         videosoc_pll_clk200
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { PLLE2_BASE/CLKOUT3 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     IDELAYCTRL/REFCLK  n/a            3.225         5.000       1.775      IDELAYCTRL_X0Y1  IDELAYCTRL/REFCLK
Min Period        n/a     IDELAYCTRL/REFCLK  n/a            3.225         5.000       1.775      IDELAYCTRL_X1Y2  IDELAYCTRL_REPLICATED_0/REFCLK
Min Period        n/a     IDELAYCTRL/REFCLK  n/a            3.225         5.000       1.775      IDELAYCTRL_X1Y3  IDELAYCTRL_REPLICATED_0_2/REFCLK
Min Period        n/a     BUFG/I             n/a            2.155         5.000       2.845      BUFGCTRL_X0Y6    BUFG_3/I
Min Period        n/a     PLLE2_ADV/CLKOUT3  n/a            1.249         5.000       3.751      PLLE2_ADV_X1Y2   PLLE2_BASE/CLKOUT3
Min Period        n/a     FDPE/C             n/a            1.000         5.000       4.000      SLICE_X110Y139   FDPE_2/C
Min Period        n/a     FDPE/C             n/a            1.000         5.000       4.000      SLICE_X110Y139   FDPE_3/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X109Y136   videosoc_ic_reset_reg/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X110Y136   videosoc_reset_counter_reg[0]/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X110Y136   videosoc_reset_counter_reg[1]/C
Max Period        n/a     IDELAYCTRL/REFCLK  n/a            5.264         5.000       0.264      IDELAYCTRL_X0Y1  IDELAYCTRL/REFCLK
Max Period        n/a     IDELAYCTRL/REFCLK  n/a            5.264         5.000       0.264      IDELAYCTRL_X1Y2  IDELAYCTRL_REPLICATED_0/REFCLK
Max Period        n/a     IDELAYCTRL/REFCLK  n/a            5.264         5.000       0.264      IDELAYCTRL_X1Y3  IDELAYCTRL_REPLICATED_0_2/REFCLK
Max Period        n/a     PLLE2_ADV/CLKOUT3  n/a            160.000       5.000       155.000    PLLE2_ADV_X1Y2   PLLE2_BASE/CLKOUT3
Low Pulse Width   Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X110Y139   FDPE_2/C
Low Pulse Width   Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X110Y139   FDPE_3/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X109Y136   videosoc_ic_reset_reg/C
Low Pulse Width   Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X110Y136   videosoc_reset_counter_reg[0]/C
Low Pulse Width   Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X110Y136   videosoc_reset_counter_reg[1]/C
Low Pulse Width   Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X110Y136   videosoc_reset_counter_reg[2]/C
Low Pulse Width   Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X110Y136   videosoc_reset_counter_reg[3]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X109Y136   videosoc_ic_reset_reg/C
Low Pulse Width   Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X110Y136   videosoc_reset_counter_reg[0]/C
Low Pulse Width   Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X110Y136   videosoc_reset_counter_reg[1]/C
High Pulse Width  Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X110Y139   FDPE_2/C
High Pulse Width  Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X110Y139   FDPE_3/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X109Y136   videosoc_ic_reset_reg/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X110Y136   videosoc_reset_counter_reg[0]/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X110Y136   videosoc_reset_counter_reg[1]/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X110Y136   videosoc_reset_counter_reg[2]/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X110Y136   videosoc_reset_counter_reg[3]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X109Y136   videosoc_ic_reset_reg/C
High Pulse Width  Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X110Y136   videosoc_reset_counter_reg[0]/C
High Pulse Width  Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X110Y136   videosoc_reset_counter_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  videosoc_pll_fb
  To Clock:  videosoc_pll_fb

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         videosoc_pll_fb
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { PLLE2_BASE/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  PLLE2_BASE/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  PLLE2_BASE/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y2  PLLE2_BASE/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y2  PLLE2_BASE/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  videosoc_pll_sys
  To Clock:  videosoc_pll_sys

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         videosoc_pll_sys
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { PLLE2_BASE/CLKOUT0 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0   BUFG/I
Min Period  n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  PLLE2_BASE/CLKOUT0
Max Period  n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y2  PLLE2_BASE/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  videosoc_pll_sys4x
  To Clock:  videosoc_pll_sys4x

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.345ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         videosoc_pll_sys4x
Waveform(ns):       { 0.000 1.250 }
Period(ns):         2.500
Sources:            { PLLE2_BASE/CLKOUT1 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         2.500       0.345      BUFGCTRL_X0Y4   BUFG_1/I
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         2.500       0.833      ILOGIC_X1Y183   ISERDESE2/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         2.500       0.833      ILOGIC_X1Y183   ISERDESE2/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         2.500       0.833      ILOGIC_X1Y176   ISERDESE2_1/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         2.500       0.833      ILOGIC_X1Y176   ISERDESE2_1/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         2.500       0.833      ILOGIC_X1Y188   ISERDESE2_10/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         2.500       0.833      ILOGIC_X1Y188   ISERDESE2_10/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         2.500       0.833      ILOGIC_X1Y191   ISERDESE2_11/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         2.500       0.833      ILOGIC_X1Y191   ISERDESE2_11/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         2.500       0.833      ILOGIC_X1Y196   ISERDESE2_12/CLK
Max Period  n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       2.500       157.500    PLLE2_ADV_X1Y2  PLLE2_BASE/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  videosoc_pll_sys4x_dqs
  To Clock:  videosoc_pll_sys4x_dqs

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.345ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         videosoc_pll_sys4x_dqs
Waveform(ns):       { 0.625 1.875 }
Period(ns):         2.500
Sources:            { PLLE2_BASE/CLKOUT2 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         2.500       0.345      BUFGCTRL_X0Y7   BUFG_2/I
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         2.500       0.833      OLOGIC_X1Y182   OSERDESE2_26/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         2.500       0.833      OLOGIC_X1Y194   OSERDESE2_28/CLK
Min Period  n/a     PLLE2_ADV/CLKOUT2  n/a            1.249         2.500       1.251      PLLE2_ADV_X1Y2  PLLE2_BASE/CLKOUT2
Max Period  n/a     PLLE2_ADV/CLKOUT2  n/a            160.000       2.500       157.500    PLLE2_ADV_X1Y2  PLLE2_BASE/CLKOUT2



---------------------------------------------------------------------------------------------------
From Clock:  eth_clocks_rx
  To Clock:  eth_clocks_rx

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         eth_clocks_rx
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { eth_clocks_rx }

Check Type  Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period  n/a     BUFG/I   n/a            2.155         8.000       5.845      BUFGCTRL_X0Y2  BUFG_5/I



---------------------------------------------------------------------------------------------------
From Clock:  eth_rx_clk
  To Clock:  eth_rx_clk

Setup :            0  Failing Endpoints,  Worst Slack        1.241ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.104ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.241ns  (required time - arrival time)
  Source:                 FDPE_8/C
                            (rising edge-triggered cell FDPE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            FDPE_9/D
                            (rising edge-triggered cell FDPE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.708ns  (logic 0.518ns (73.174%)  route 0.190ns (26.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.527ns
    Source Clock Delay      (SCD):    1.648ns
    Clock Pessimism Removal (CPR):    0.121ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         1.648     1.648    eth_rx_clk
    SLICE_X84Y103        FDPE                                         r  FDPE_8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y103        FDPE (Prop_fdpe_C_Q)         0.518     2.166 r  FDPE_8/Q
                         net (fo=1, routed)           0.190     2.356    xilinxasyncresetsynchronizerimpl4_rst_meta
    SLICE_X84Y103        FDPE                                         r  FDPE_9/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    BUFGCTRL_X0Y2        BUFG                         0.000     2.000 r  BUFG_5/O
                         net (fo=152, routed)         1.527     3.527    eth_rx_clk
    SLICE_X84Y103        FDPE                                         r  FDPE_9/C
                         clock pessimism              0.121     3.648    
                         clock uncertainty           -0.035     3.613    
    SLICE_X84Y103        FDPE (Setup_fdpe_C_D)       -0.016     3.597    FDPE_9
  -------------------------------------------------------------------
                         required time                          3.597    
                         arrival time                          -2.356    
  -------------------------------------------------------------------
                         slack                                  1.241    

Slack (MET) :             1.260ns  (required time - arrival time)
  Source:                 IDDR/C
                            (rising edge-triggered cell IDDR clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            liteethmacpreamblechecker_state_reg/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_rx_clk rise@8.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        5.931ns  (logic 0.847ns (14.280%)  route 5.084ns (85.720%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.490ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.519ns = ( 9.519 - 8.000 ) 
    Source Clock Delay      (SCD):    2.018ns
    Clock Pessimism Removal (CPR):    0.008ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         2.018     2.018    eth_rx_clk
    ILOGIC_X0Y79         IDDR                                         r  IDDR/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y79         IDDR (Prop_iddr_C_Q1)        0.517     2.535 r  IDDR/Q1
                         net (fo=6, routed)           4.258     6.793    ethphy_rx_ctl
    SLICE_X82Y106        LUT6 (Prop_lut6_I2_O)        0.180     6.973 r  liteethmacpreamblechecker_state_i_2/O
                         net (fo=1, routed)           0.444     7.417    liteethmacpreamblechecker_next_state
    SLICE_X82Y106        LUT5 (Prop_lut5_I4_O)        0.150     7.567 r  liteethmacpreamblechecker_state_i_1/O
                         net (fo=1, routed)           0.382     7.949    liteethmacpreamblechecker_state_i_1_n_0
    SLICE_X82Y106        FDRE                                         r  liteethmacpreamblechecker_state_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     8.000 r  BUFG_5/O
                         net (fo=152, routed)         1.519     9.519    eth_rx_clk
    SLICE_X82Y106        FDRE                                         r  liteethmacpreamblechecker_state_reg/C
                         clock pessimism              0.008     9.527    
                         clock uncertainty           -0.035     9.492    
    SLICE_X82Y106        FDRE (Setup_fdre_C_D)       -0.283     9.209    liteethmacpreamblechecker_state_reg
  -------------------------------------------------------------------
                         required time                          9.209    
                         arrival time                          -7.949    
  -------------------------------------------------------------------
                         slack                                  1.260    

Slack (MET) :             1.466ns  (required time - arrival time)
  Source:                 IDDR/C
                            (rising edge-triggered cell IDDR clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ethmac_ps_crc_error_toggle_i_reg/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_rx_clk rise@8.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        6.058ns  (logic 0.821ns (13.553%)  route 5.237ns (86.447%))
  Logic Levels:           2  (LUT3=1 LUT4=1)
  Clock Path Skew:        -0.469ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.540ns = ( 9.540 - 8.000 ) 
    Source Clock Delay      (SCD):    2.018ns
    Clock Pessimism Removal (CPR):    0.008ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         2.018     2.018    eth_rx_clk
    ILOGIC_X0Y79         IDDR                                         r  IDDR/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y79         IDDR (Prop_iddr_C_Q1)        0.517     2.535 f  IDDR/Q1
                         net (fo=6, routed)           4.254     6.789    ethphy_rx_ctl
    SLICE_X82Y106        LUT3 (Prop_lut3_I1_O)        0.180     6.969 r  ethmac_rx_converter_converter_source_payload_data[38]_i_1/O
                         net (fo=9, routed)           0.983     7.952    ethmac_preamble_checker_source_last
    SLICE_X89Y106        LUT4 (Prop_lut4_I1_O)        0.124     8.076 r  ethmac_ps_crc_error_toggle_i_i_1/O
                         net (fo=1, routed)           0.000     8.076    ethmac_ps_crc_error_toggle_i_i_1_n_0
    SLICE_X89Y106        FDRE                                         r  ethmac_ps_crc_error_toggle_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     8.000 r  BUFG_5/O
                         net (fo=152, routed)         1.540     9.540    eth_rx_clk
    SLICE_X89Y106        FDRE                                         r  ethmac_ps_crc_error_toggle_i_reg/C
                         clock pessimism              0.008     9.548    
                         clock uncertainty           -0.035     9.513    
    SLICE_X89Y106        FDRE (Setup_fdre_C_D)        0.029     9.542    ethmac_ps_crc_error_toggle_i_reg
  -------------------------------------------------------------------
                         required time                          9.542    
                         arrival time                          -8.076    
  -------------------------------------------------------------------
                         slack                                  1.466    

Slack (MET) :             1.575ns  (required time - arrival time)
  Source:                 IDDR/C
                            (rising edge-triggered cell IDDR clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ethmac_rx_converter_converter_source_payload_data_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_rx_clk rise@8.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        5.840ns  (logic 0.697ns (11.936%)  route 5.143ns (88.064%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.469ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.540ns = ( 9.540 - 8.000 ) 
    Source Clock Delay      (SCD):    2.018ns
    Clock Pessimism Removal (CPR):    0.008ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         2.018     2.018    eth_rx_clk
    ILOGIC_X0Y79         IDDR                                         r  IDDR/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y79         IDDR (Prop_iddr_C_Q1)        0.517     2.535 f  IDDR/Q1
                         net (fo=6, routed)           4.254     6.789    ethphy_rx_ctl
    SLICE_X82Y106        LUT3 (Prop_lut3_I1_O)        0.180     6.969 r  ethmac_rx_converter_converter_source_payload_data[38]_i_1/O
                         net (fo=9, routed)           0.889     7.857    ethmac_preamble_checker_source_last
    SLICE_X89Y105        FDRE                                         r  ethmac_rx_converter_converter_source_payload_data_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     8.000 r  BUFG_5/O
                         net (fo=152, routed)         1.540     9.540    eth_rx_clk
    SLICE_X89Y105        FDRE                                         r  ethmac_rx_converter_converter_source_payload_data_reg[28]/C
                         clock pessimism              0.008     9.548    
                         clock uncertainty           -0.035     9.513    
    SLICE_X89Y105        FDRE (Setup_fdre_C_D)       -0.081     9.432    ethmac_rx_converter_converter_source_payload_data_reg[28]
  -------------------------------------------------------------------
                         required time                          9.432    
                         arrival time                          -7.857    
  -------------------------------------------------------------------
                         slack                                  1.575    

Slack (MET) :             1.606ns  (required time - arrival time)
  Source:                 IDDR/C
                            (rising edge-triggered cell IDDR clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ethmac_rx_converter_converter_source_last_reg/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_rx_clk rise@8.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        5.906ns  (logic 0.821ns (13.900%)  route 5.085ns (86.100%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.483ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.526ns = ( 9.526 - 8.000 ) 
    Source Clock Delay      (SCD):    2.018ns
    Clock Pessimism Removal (CPR):    0.008ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         2.018     2.018    eth_rx_clk
    ILOGIC_X0Y79         IDDR                                         r  IDDR/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y79         IDDR (Prop_iddr_C_Q1)        0.517     2.535 f  IDDR/Q1
                         net (fo=6, routed)           4.254     6.789    ethphy_rx_ctl
    SLICE_X82Y106        LUT3 (Prop_lut3_I1_O)        0.180     6.969 r  ethmac_rx_converter_converter_source_payload_data[38]_i_1/O
                         net (fo=9, routed)           0.831     7.800    ethmac_preamble_checker_source_last
    SLICE_X86Y107        LUT5 (Prop_lut5_I0_O)        0.124     7.924 r  ethmac_rx_converter_converter_source_last_i_1/O
                         net (fo=1, routed)           0.000     7.924    ethmac_rx_converter_converter_source_last_i_1_n_0
    SLICE_X86Y107        FDRE                                         r  ethmac_rx_converter_converter_source_last_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     8.000 r  BUFG_5/O
                         net (fo=152, routed)         1.526     9.526    eth_rx_clk
    SLICE_X86Y107        FDRE                                         r  ethmac_rx_converter_converter_source_last_reg/C
                         clock pessimism              0.008     9.534    
                         clock uncertainty           -0.035     9.499    
    SLICE_X86Y107        FDRE (Setup_fdre_C_D)        0.031     9.530    ethmac_rx_converter_converter_source_last_reg
  -------------------------------------------------------------------
                         required time                          9.530    
                         arrival time                          -7.924    
  -------------------------------------------------------------------
                         slack                                  1.606    

Slack (MET) :             1.626ns  (required time - arrival time)
  Source:                 IDDR/C
                            (rising edge-triggered cell IDDR clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ethmac_rx_converter_converter_source_payload_data_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_rx_clk rise@8.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        5.840ns  (logic 0.697ns (11.936%)  route 5.143ns (88.064%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.469ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.540ns = ( 9.540 - 8.000 ) 
    Source Clock Delay      (SCD):    2.018ns
    Clock Pessimism Removal (CPR):    0.008ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         2.018     2.018    eth_rx_clk
    ILOGIC_X0Y79         IDDR                                         r  IDDR/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y79         IDDR (Prop_iddr_C_Q1)        0.517     2.535 f  IDDR/Q1
                         net (fo=6, routed)           4.254     6.789    ethphy_rx_ctl
    SLICE_X82Y106        LUT3 (Prop_lut3_I1_O)        0.180     6.969 r  ethmac_rx_converter_converter_source_payload_data[38]_i_1/O
                         net (fo=9, routed)           0.889     7.857    ethmac_preamble_checker_source_last
    SLICE_X88Y105        FDRE                                         r  ethmac_rx_converter_converter_source_payload_data_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     8.000 r  BUFG_5/O
                         net (fo=152, routed)         1.540     9.540    eth_rx_clk
    SLICE_X88Y105        FDRE                                         r  ethmac_rx_converter_converter_source_payload_data_reg[8]/C
                         clock pessimism              0.008     9.548    
                         clock uncertainty           -0.035     9.513    
    SLICE_X88Y105        FDRE (Setup_fdre_C_D)       -0.030     9.483    ethmac_rx_converter_converter_source_payload_data_reg[8]
  -------------------------------------------------------------------
                         required time                          9.483    
                         arrival time                          -7.857    
  -------------------------------------------------------------------
                         slack                                  1.626    

Slack (MET) :             1.646ns  (required time - arrival time)
  Source:                 IDDR/C
                            (rising edge-triggered cell IDDR clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ethmac_rx_converter_converter_strobe_all_reg/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_rx_clk rise@8.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        5.928ns  (logic 0.821ns (13.849%)  route 5.107ns (86.151%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.469ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.540ns = ( 9.540 - 8.000 ) 
    Source Clock Delay      (SCD):    2.018ns
    Clock Pessimism Removal (CPR):    0.008ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         2.018     2.018    eth_rx_clk
    ILOGIC_X0Y79         IDDR                                         r  IDDR/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y79         IDDR (Prop_iddr_C_Q1)        0.517     2.535 f  IDDR/Q1
                         net (fo=6, routed)           4.254     6.789    ethphy_rx_ctl
    SLICE_X82Y106        LUT3 (Prop_lut3_I1_O)        0.180     6.969 r  ethmac_rx_converter_converter_source_payload_data[38]_i_1/O
                         net (fo=9, routed)           0.853     7.822    ethmac_preamble_checker_source_last
    SLICE_X88Y104        LUT6 (Prop_lut6_I3_O)        0.124     7.946 r  ethmac_rx_converter_converter_strobe_all_i_1/O
                         net (fo=1, routed)           0.000     7.946    ethmac_rx_converter_converter_strobe_all_i_1_n_0
    SLICE_X88Y104        FDRE                                         r  ethmac_rx_converter_converter_strobe_all_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     8.000 r  BUFG_5/O
                         net (fo=152, routed)         1.540     9.540    eth_rx_clk
    SLICE_X88Y104        FDRE                                         r  ethmac_rx_converter_converter_strobe_all_reg/C
                         clock pessimism              0.008     9.548    
                         clock uncertainty           -0.035     9.513    
    SLICE_X88Y104        FDRE (Setup_fdre_C_D)        0.079     9.592    ethmac_rx_converter_converter_strobe_all_reg
  -------------------------------------------------------------------
                         required time                          9.592    
                         arrival time                          -7.946    
  -------------------------------------------------------------------
                         slack                                  1.646    

Slack (MET) :             1.892ns  (required time - arrival time)
  Source:                 ethphy_source_payload_data_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ethmac_rx_converter_converter_source_payload_data_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_rx_clk rise@8.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        5.914ns  (logic 1.312ns (22.185%)  route 4.602ns (77.815%))
  Logic Levels:           5  (LUT2=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.539ns = ( 9.539 - 8.000 ) 
    Source Clock Delay      (SCD):    1.644ns
    Clock Pessimism Removal (CPR):    0.008ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         1.644     1.644    eth_rx_clk
    SLICE_X78Y105        FDRE                                         r  ethphy_source_payload_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y105        FDRE (Prop_fdre_C_Q)         0.456     2.100 r  ethphy_source_payload_data_reg[2]/Q
                         net (fo=10, routed)          1.350     3.451    ethphy_source_payload_data_reg_n_0_[2]
    SLICE_X78Y111        LUT2 (Prop_lut2_I0_O)        0.152     3.603 r  ethmac_crc32_checker_crc_reg[27]_i_4/O
                         net (fo=8, routed)           0.693     4.296    ethmac_crc32_checker_crc_reg[27]_i_4_n_0
    SLICE_X81Y110        LUT6 (Prop_lut6_I0_O)        0.332     4.628 r  ethmac_crc32_checker_crc_reg[13]_i_2/O
                         net (fo=2, routed)           0.668     5.295    ethmac_crc32_checker_crc_reg[13]_i_2_n_0
    SLICE_X80Y110        LUT5 (Prop_lut5_I2_O)        0.124     5.419 f  ethmac_crc32_checker_crc_reg[5]_i_1/O
                         net (fo=2, routed)           0.645     6.064    ethmac_crc32_checker_crc_next_reg[5]
    SLICE_X79Y110        LUT6 (Prop_lut6_I4_O)        0.124     6.188 r  ethmac_rx_converter_converter_source_payload_data[39]_i_5/O
                         net (fo=1, routed)           0.348     6.536    ethmac_rx_converter_converter_source_payload_data[39]_i_5_n_0
    SLICE_X78Y110        LUT6 (Prop_lut6_I4_O)        0.124     6.660 r  ethmac_rx_converter_converter_source_payload_data[39]_i_2/O
                         net (fo=5, routed)           0.898     7.558    ethmac_crc32_checker_source_source_payload_error
    SLICE_X89Y108        FDRE                                         r  ethmac_rx_converter_converter_source_payload_data_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     8.000 r  BUFG_5/O
                         net (fo=152, routed)         1.539     9.539    eth_rx_clk
    SLICE_X89Y108        FDRE                                         r  ethmac_rx_converter_converter_source_payload_data_reg[19]/C
                         clock pessimism              0.008     9.547    
                         clock uncertainty           -0.035     9.512    
    SLICE_X89Y108        FDRE (Setup_fdre_C_D)       -0.062     9.450    ethmac_rx_converter_converter_source_payload_data_reg[19]
  -------------------------------------------------------------------
                         required time                          9.450    
                         arrival time                          -7.558    
  -------------------------------------------------------------------
                         slack                                  1.892    

Slack (MET) :             1.950ns  (required time - arrival time)
  Source:                 IDDR/C
                            (rising edge-triggered cell IDDR clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ethmac_rx_converter_converter_source_payload_data_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_rx_clk rise@8.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        5.474ns  (logic 0.697ns (12.732%)  route 4.777ns (87.268%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.482ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.527ns = ( 9.527 - 8.000 ) 
    Source Clock Delay      (SCD):    2.018ns
    Clock Pessimism Removal (CPR):    0.008ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         2.018     2.018    eth_rx_clk
    ILOGIC_X0Y79         IDDR                                         r  IDDR/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y79         IDDR (Prop_iddr_C_Q1)        0.517     2.535 f  IDDR/Q1
                         net (fo=6, routed)           4.254     6.789    ethphy_rx_ctl
    SLICE_X82Y106        LUT3 (Prop_lut3_I1_O)        0.180     6.969 r  ethmac_rx_converter_converter_source_payload_data[38]_i_1/O
                         net (fo=9, routed)           0.523     7.492    ethmac_preamble_checker_source_last
    SLICE_X87Y106        FDRE                                         r  ethmac_rx_converter_converter_source_payload_data_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     8.000 r  BUFG_5/O
                         net (fo=152, routed)         1.527     9.527    eth_rx_clk
    SLICE_X87Y106        FDRE                                         r  ethmac_rx_converter_converter_source_payload_data_reg[18]/C
                         clock pessimism              0.008     9.535    
                         clock uncertainty           -0.035     9.500    
    SLICE_X87Y106        FDRE (Setup_fdre_C_D)       -0.058     9.442    ethmac_rx_converter_converter_source_payload_data_reg[18]
  -------------------------------------------------------------------
                         required time                          9.442    
                         arrival time                          -7.492    
  -------------------------------------------------------------------
                         slack                                  1.950    

Slack (MET) :             1.960ns  (required time - arrival time)
  Source:                 IDDR/C
                            (rising edge-triggered cell IDDR clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ethmac_rx_converter_converter_source_payload_data_reg[38]/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_rx_clk rise@8.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        5.474ns  (logic 0.697ns (12.732%)  route 4.777ns (87.268%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.483ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.526ns = ( 9.526 - 8.000 ) 
    Source Clock Delay      (SCD):    2.018ns
    Clock Pessimism Removal (CPR):    0.008ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         2.018     2.018    eth_rx_clk
    ILOGIC_X0Y79         IDDR                                         r  IDDR/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y79         IDDR (Prop_iddr_C_Q1)        0.517     2.535 f  IDDR/Q1
                         net (fo=6, routed)           4.254     6.789    ethphy_rx_ctl
    SLICE_X82Y106        LUT3 (Prop_lut3_I1_O)        0.180     6.969 r  ethmac_rx_converter_converter_source_payload_data[38]_i_1/O
                         net (fo=9, routed)           0.523     7.492    ethmac_preamble_checker_source_last
    SLICE_X87Y107        FDRE                                         r  ethmac_rx_converter_converter_source_payload_data_reg[38]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     8.000 r  BUFG_5/O
                         net (fo=152, routed)         1.526     9.526    eth_rx_clk
    SLICE_X87Y107        FDRE                                         r  ethmac_rx_converter_converter_source_payload_data_reg[38]/C
                         clock pessimism              0.008     9.534    
                         clock uncertainty           -0.035     9.499    
    SLICE_X87Y107        FDRE (Setup_fdre_C_D)       -0.047     9.452    ethmac_rx_converter_converter_source_payload_data_reg[38]
  -------------------------------------------------------------------
                         required time                          9.452    
                         arrival time                          -7.492    
  -------------------------------------------------------------------
                         slack                                  1.960    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 ethmac_crc32_checker_syncfifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_10_reg_0_7_0_5/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.427ns  (logic 0.141ns (33.059%)  route 0.286ns (66.941%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.837ns
    Source Clock Delay      (SCD):    0.566ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         0.566     0.566    eth_rx_clk
    SLICE_X81Y106        FDRE                                         r  ethmac_crc32_checker_syncfifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y106        FDRE (Prop_fdre_C_Q)         0.141     0.707 r  ethmac_crc32_checker_syncfifo_produce_reg[0]/Q
                         net (fo=19, routed)          0.286     0.992    storage_10_reg_0_7_0_5/ADDRD0
    SLICE_X80Y106        RAMD32                                       r  storage_10_reg_0_7_0_5/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         0.837     0.837    storage_10_reg_0_7_0_5/WCLK
    SLICE_X80Y106        RAMD32                                       r  storage_10_reg_0_7_0_5/RAMA/CLK
                         clock pessimism             -0.258     0.579    
    SLICE_X80Y106        RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.889    storage_10_reg_0_7_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -0.889    
                         arrival time                           0.992    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 ethmac_crc32_checker_syncfifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_10_reg_0_7_0_5/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.427ns  (logic 0.141ns (33.059%)  route 0.286ns (66.941%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.837ns
    Source Clock Delay      (SCD):    0.566ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         0.566     0.566    eth_rx_clk
    SLICE_X81Y106        FDRE                                         r  ethmac_crc32_checker_syncfifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y106        FDRE (Prop_fdre_C_Q)         0.141     0.707 r  ethmac_crc32_checker_syncfifo_produce_reg[0]/Q
                         net (fo=19, routed)          0.286     0.992    storage_10_reg_0_7_0_5/ADDRD0
    SLICE_X80Y106        RAMD32                                       r  storage_10_reg_0_7_0_5/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         0.837     0.837    storage_10_reg_0_7_0_5/WCLK
    SLICE_X80Y106        RAMD32                                       r  storage_10_reg_0_7_0_5/RAMA_D1/CLK
                         clock pessimism             -0.258     0.579    
    SLICE_X80Y106        RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.889    storage_10_reg_0_7_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -0.889    
                         arrival time                           0.992    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 ethmac_crc32_checker_syncfifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_10_reg_0_7_0_5/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.427ns  (logic 0.141ns (33.059%)  route 0.286ns (66.941%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.837ns
    Source Clock Delay      (SCD):    0.566ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         0.566     0.566    eth_rx_clk
    SLICE_X81Y106        FDRE                                         r  ethmac_crc32_checker_syncfifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y106        FDRE (Prop_fdre_C_Q)         0.141     0.707 r  ethmac_crc32_checker_syncfifo_produce_reg[0]/Q
                         net (fo=19, routed)          0.286     0.992    storage_10_reg_0_7_0_5/ADDRD0
    SLICE_X80Y106        RAMD32                                       r  storage_10_reg_0_7_0_5/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         0.837     0.837    storage_10_reg_0_7_0_5/WCLK
    SLICE_X80Y106        RAMD32                                       r  storage_10_reg_0_7_0_5/RAMB/CLK
                         clock pessimism             -0.258     0.579    
    SLICE_X80Y106        RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.889    storage_10_reg_0_7_0_5/RAMB
  -------------------------------------------------------------------
                         required time                         -0.889    
                         arrival time                           0.992    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 ethmac_crc32_checker_syncfifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_10_reg_0_7_0_5/RAMB_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.427ns  (logic 0.141ns (33.059%)  route 0.286ns (66.941%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.837ns
    Source Clock Delay      (SCD):    0.566ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         0.566     0.566    eth_rx_clk
    SLICE_X81Y106        FDRE                                         r  ethmac_crc32_checker_syncfifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y106        FDRE (Prop_fdre_C_Q)         0.141     0.707 r  ethmac_crc32_checker_syncfifo_produce_reg[0]/Q
                         net (fo=19, routed)          0.286     0.992    storage_10_reg_0_7_0_5/ADDRD0
    SLICE_X80Y106        RAMD32                                       r  storage_10_reg_0_7_0_5/RAMB_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         0.837     0.837    storage_10_reg_0_7_0_5/WCLK
    SLICE_X80Y106        RAMD32                                       r  storage_10_reg_0_7_0_5/RAMB_D1/CLK
                         clock pessimism             -0.258     0.579    
    SLICE_X80Y106        RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.889    storage_10_reg_0_7_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -0.889    
                         arrival time                           0.992    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 ethmac_crc32_checker_syncfifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_10_reg_0_7_0_5/RAMC/WADR0
                            (rising edge-triggered cell RAMD32 clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.427ns  (logic 0.141ns (33.059%)  route 0.286ns (66.941%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.837ns
    Source Clock Delay      (SCD):    0.566ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         0.566     0.566    eth_rx_clk
    SLICE_X81Y106        FDRE                                         r  ethmac_crc32_checker_syncfifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y106        FDRE (Prop_fdre_C_Q)         0.141     0.707 r  ethmac_crc32_checker_syncfifo_produce_reg[0]/Q
                         net (fo=19, routed)          0.286     0.992    storage_10_reg_0_7_0_5/ADDRD0
    SLICE_X80Y106        RAMD32                                       r  storage_10_reg_0_7_0_5/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         0.837     0.837    storage_10_reg_0_7_0_5/WCLK
    SLICE_X80Y106        RAMD32                                       r  storage_10_reg_0_7_0_5/RAMC/CLK
                         clock pessimism             -0.258     0.579    
    SLICE_X80Y106        RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.889    storage_10_reg_0_7_0_5/RAMC
  -------------------------------------------------------------------
                         required time                         -0.889    
                         arrival time                           0.992    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 ethmac_crc32_checker_syncfifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_10_reg_0_7_0_5/RAMC_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.427ns  (logic 0.141ns (33.059%)  route 0.286ns (66.941%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.837ns
    Source Clock Delay      (SCD):    0.566ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         0.566     0.566    eth_rx_clk
    SLICE_X81Y106        FDRE                                         r  ethmac_crc32_checker_syncfifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y106        FDRE (Prop_fdre_C_Q)         0.141     0.707 r  ethmac_crc32_checker_syncfifo_produce_reg[0]/Q
                         net (fo=19, routed)          0.286     0.992    storage_10_reg_0_7_0_5/ADDRD0
    SLICE_X80Y106        RAMD32                                       r  storage_10_reg_0_7_0_5/RAMC_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         0.837     0.837    storage_10_reg_0_7_0_5/WCLK
    SLICE_X80Y106        RAMD32                                       r  storage_10_reg_0_7_0_5/RAMC_D1/CLK
                         clock pessimism             -0.258     0.579    
    SLICE_X80Y106        RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.889    storage_10_reg_0_7_0_5/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -0.889    
                         arrival time                           0.992    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 ethmac_crc32_checker_syncfifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_10_reg_0_7_0_5/RAMD/ADR0
                            (rising edge-triggered cell RAMS32 clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.427ns  (logic 0.141ns (33.059%)  route 0.286ns (66.941%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.837ns
    Source Clock Delay      (SCD):    0.566ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         0.566     0.566    eth_rx_clk
    SLICE_X81Y106        FDRE                                         r  ethmac_crc32_checker_syncfifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y106        FDRE (Prop_fdre_C_Q)         0.141     0.707 r  ethmac_crc32_checker_syncfifo_produce_reg[0]/Q
                         net (fo=19, routed)          0.286     0.992    storage_10_reg_0_7_0_5/ADDRD0
    SLICE_X80Y106        RAMS32                                       r  storage_10_reg_0_7_0_5/RAMD/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         0.837     0.837    storage_10_reg_0_7_0_5/WCLK
    SLICE_X80Y106        RAMS32                                       r  storage_10_reg_0_7_0_5/RAMD/CLK
                         clock pessimism             -0.258     0.579    
    SLICE_X80Y106        RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     0.889    storage_10_reg_0_7_0_5/RAMD
  -------------------------------------------------------------------
                         required time                         -0.889    
                         arrival time                           0.992    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 ethmac_crc32_checker_syncfifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_10_reg_0_7_0_5/RAMD_D1/ADR0
                            (rising edge-triggered cell RAMS32 clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.427ns  (logic 0.141ns (33.059%)  route 0.286ns (66.941%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.837ns
    Source Clock Delay      (SCD):    0.566ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         0.566     0.566    eth_rx_clk
    SLICE_X81Y106        FDRE                                         r  ethmac_crc32_checker_syncfifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y106        FDRE (Prop_fdre_C_Q)         0.141     0.707 r  ethmac_crc32_checker_syncfifo_produce_reg[0]/Q
                         net (fo=19, routed)          0.286     0.992    storage_10_reg_0_7_0_5/ADDRD0
    SLICE_X80Y106        RAMS32                                       r  storage_10_reg_0_7_0_5/RAMD_D1/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         0.837     0.837    storage_10_reg_0_7_0_5/WCLK
    SLICE_X80Y106        RAMS32                                       r  storage_10_reg_0_7_0_5/RAMD_D1/CLK
                         clock pessimism             -0.258     0.579    
    SLICE_X80Y106        RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     0.889    storage_10_reg_0_7_0_5/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -0.889    
                         arrival time                           0.992    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 ethphy_source_payload_data_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_10_reg_0_7_0_5/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.141ns (50.217%)  route 0.140ns (49.783%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.837ns
    Source Clock Delay      (SCD):    0.566ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         0.566     0.566    eth_rx_clk
    SLICE_X78Y105        FDRE                                         r  ethphy_source_payload_data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y105        FDRE (Prop_fdre_C_Q)         0.141     0.707 r  ethphy_source_payload_data_reg[4]/Q
                         net (fo=12, routed)          0.140     0.846    storage_10_reg_0_7_0_5/DIC0
    SLICE_X80Y106        RAMD32                                       r  storage_10_reg_0_7_0_5/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         0.837     0.837    storage_10_reg_0_7_0_5/WCLK
    SLICE_X80Y106        RAMD32                                       r  storage_10_reg_0_7_0_5/RAMC/CLK
                         clock pessimism             -0.255     0.582    
    SLICE_X80Y106        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.144     0.726    storage_10_reg_0_7_0_5/RAMC
  -------------------------------------------------------------------
                         required time                         -0.726    
                         arrival time                           0.846    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 xilinxmultiregimpl7_regs0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            xilinxmultiregimpl7_regs1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.847ns
    Source Clock Delay      (SCD):    0.576ns
    Clock Pessimism Removal (CPR):    0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         0.576     0.576    eth_rx_clk
    SLICE_X91Y104        FDRE                                         r  xilinxmultiregimpl7_regs0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y104        FDRE (Prop_fdre_C_Q)         0.141     0.717 r  xilinxmultiregimpl7_regs0_reg[0]/Q
                         net (fo=1, routed)           0.056     0.772    xilinxmultiregimpl7_regs0[0]
    SLICE_X91Y104        FDRE                                         r  xilinxmultiregimpl7_regs1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         0.847     0.847    eth_rx_clk
    SLICE_X91Y104        FDRE                                         r  xilinxmultiregimpl7_regs1_reg[0]/C
                         clock pessimism             -0.271     0.576    
    SLICE_X91Y104        FDRE (Hold_fdre_C_D)         0.075     0.651    xilinxmultiregimpl7_regs1_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.651    
                         arrival time                           0.772    
  -------------------------------------------------------------------
                         slack                                  0.122    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         eth_rx_clk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { BUFG_5/O }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         8.000       5.424      RAMB36_X5Y21    storage_12_reg/CLKBWRCLK
Min Period        n/a     IDDR/C              n/a            1.474         8.000       6.526      ILOGIC_X0Y79    IDDR/C
Min Period        n/a     IDDR/C              n/a            1.474         8.000       6.526      ILOGIC_X0Y96    IDDR_1/C
Min Period        n/a     IDDR/C              n/a            1.474         8.000       6.526      ILOGIC_X0Y92    IDDR_2/C
Min Period        n/a     IDDR/C              n/a            1.474         8.000       6.526      ILOGIC_X0Y91    IDDR_3/C
Min Period        n/a     IDDR/C              n/a            1.474         8.000       6.526      ILOGIC_X0Y86    IDDR_4/C
Min Period        n/a     PLLE2_ADV/CLKIN1    n/a            1.249         8.000       6.751      PLLE2_ADV_X1Y0  PLLE2_BASE_1/CLKIN1
Min Period        n/a     FDPE/C              n/a            1.000         8.000       7.000      SLICE_X84Y103   FDPE_8/C
Min Period        n/a     FDPE/C              n/a            1.000         8.000       7.000      SLICE_X84Y103   FDPE_9/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X91Y104   xilinxmultiregimpl7_regs0_reg[0]/C
Max Period        n/a     PLLE2_ADV/CLKIN1    n/a            52.633        8.000       44.633     PLLE2_ADV_X1Y0  PLLE2_BASE_1/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1    n/a            2.000         4.000       2.000      PLLE2_ADV_X1Y0  PLLE2_BASE_1/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1    n/a            2.000         4.000       2.000      PLLE2_ADV_X1Y0  PLLE2_BASE_1/CLKIN1
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X80Y106   storage_10_reg_0_7_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X80Y106   storage_10_reg_0_7_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X80Y106   storage_10_reg_0_7_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X80Y106   storage_10_reg_0_7_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X80Y106   storage_10_reg_0_7_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X80Y106   storage_10_reg_0_7_0_5/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         4.000       2.750      SLICE_X80Y106   storage_10_reg_0_7_0_5/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         4.000       2.750      SLICE_X80Y106   storage_10_reg_0_7_0_5/RAMD_D1/CLK
High Pulse Width  Slow    PLLE2_ADV/CLKIN1    n/a            2.000         4.000       2.000      PLLE2_ADV_X1Y0  PLLE2_BASE_1/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1    n/a            2.000         4.000       2.000      PLLE2_ADV_X1Y0  PLLE2_BASE_1/CLKIN1
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X80Y106   storage_10_reg_0_7_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X80Y106   storage_10_reg_0_7_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X80Y106   storage_10_reg_0_7_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X80Y106   storage_10_reg_0_7_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X80Y106   storage_10_reg_0_7_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X80Y106   storage_10_reg_0_7_0_5/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         4.000       2.750      SLICE_X80Y106   storage_10_reg_0_7_0_5/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         4.000       2.750      SLICE_X80Y106   storage_10_reg_0_7_0_5/RAMD_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  ethphy_pll_clk_tx
  To Clock:  ethphy_pll_clk_tx

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ethphy_pll_clk_tx
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { PLLE2_BASE_1/CLKOUT0 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         8.000       5.845      BUFGCTRL_X0Y3   BUFG_6/I
Min Period  n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         8.000       6.751      PLLE2_ADV_X1Y0  PLLE2_BASE_1/CLKOUT0
Max Period  n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       8.000       152.000    PLLE2_ADV_X1Y0  PLLE2_BASE_1/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  ethphy_pll_clk_tx90
  To Clock:  ethphy_pll_clk_tx90

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ethphy_pll_clk_tx90
Waveform(ns):       { 2.000 6.000 }
Period(ns):         8.000
Sources:            { PLLE2_BASE_1/CLKOUT1 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         8.000       5.845      BUFGCTRL_X0Y8   BUFG_7/I
Min Period  n/a     ODDR/C             n/a            1.474         8.000       6.526      OLOGIC_X0Y89    ODDR/C
Min Period  n/a     PLLE2_ADV/CLKOUT1  n/a            1.249         8.000       6.751      PLLE2_ADV_X1Y0  PLLE2_BASE_1/CLKOUT1
Max Period  n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       8.000       152.000    PLLE2_ADV_X1Y0  PLLE2_BASE_1/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  ethphy_pll_fb
  To Clock:  ethphy_pll_fb

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        6.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ethphy_pll_fb
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { PLLE2_BASE_1/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         8.000       6.751      PLLE2_ADV_X1Y0  PLLE2_BASE_1/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         8.000       6.751      PLLE2_ADV_X1Y0  PLLE2_BASE_1/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        8.000       44.633     PLLE2_ADV_X1Y0  PLLE2_BASE_1/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       8.000       152.000    PLLE2_ADV_X1Y0  PLLE2_BASE_1/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  eth_tx_clk
  To Clock:  eth_tx_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.879ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.119ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.879ns  (required time - arrival time)
  Source:                 xilinxmultiregimpl4_regs1_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_11_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_tx_clk rise@8.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        6.489ns  (logic 1.782ns (27.463%)  route 4.707ns (72.537%))
  Logic Levels:           8  (LUT3=3 LUT4=1 LUT6=4)
  Clock Path Skew:        0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.857ns = ( 9.857 - 8.000 ) 
    Source Clock Delay      (SCD):    1.943ns
    Clock Pessimism Removal (CPR):    0.088ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         1.943     1.943    eth_tx_clk
    SLICE_X11Y87         FDRE                                         r  xilinxmultiregimpl4_regs1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y87         FDRE (Prop_fdre_C_Q)         0.419     2.362 r  xilinxmultiregimpl4_regs1_reg[6]/Q
                         net (fo=1, routed)           0.862     3.225    xilinxmultiregimpl4_regs1[6]
    SLICE_X10Y87         LUT6 (Prop_lut6_I0_O)        0.299     3.524 f  ethmac_tx_converter_converter_mux[1]_i_5/O
                         net (fo=1, routed)           0.292     3.816    ethmac_tx_converter_converter_mux[1]_i_5_n_0
    SLICE_X11Y85         LUT6 (Prop_lut6_I5_O)        0.124     3.940 f  ethmac_tx_converter_converter_mux[1]_i_3/O
                         net (fo=2, routed)           0.330     4.270    ethmac_tx_cdc_asyncfifo_readable
    SLICE_X8Y85          LUT3 (Prop_lut3_I0_O)        0.124     4.394 f  liteethmaccrc32inserter_state[1]_i_3/O
                         net (fo=5, routed)           0.744     5.139    ethmac_padding_inserter_source_valid
    SLICE_X11Y81         LUT3 (Prop_lut3_I0_O)        0.124     5.263 f  ODDR_1_i_2/O
                         net (fo=5, routed)           0.448     5.711    ethmac_crc32_inserter_source_valid
    SLICE_X8Y82          LUT4 (Prop_lut4_I1_O)        0.116     5.827 r  ethmac_crc32_inserter_cnt[1]_i_2/O
                         net (fo=5, routed)           0.468     6.295    ethmac_preamble_inserter_sink_ready
    SLICE_X9Y84          LUT6 (Prop_lut6_I5_O)        0.328     6.623 r  ethmac_tx_converter_converter_mux[1]_i_2/O
                         net (fo=5, routed)           0.331     6.954    ethmac_tx_converter_converter_mux0
    SLICE_X11Y84         LUT3 (Prop_lut3_I2_O)        0.124     7.078 r  storage_11_reg_i_47/O
                         net (fo=9, routed)           0.482     7.560    ethmac_tx_converter_converter_mux__0
    SLICE_X9Y85          LUT6 (Prop_lut6_I1_O)        0.124     7.684 r  storage_11_reg_i_3/O
                         net (fo=2, routed)           0.748     8.432    ethmac_tx_cdc_graycounter1_q_next_binary[4]
    RAMB36_X0Y17         RAMB36E1                                     r  storage_11_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     8.000 r  BUFG_6/O
                         net (fo=102, routed)         1.857     9.857    eth_tx_clk
    RAMB36_X0Y17         RAMB36E1                                     r  storage_11_reg/CLKARDCLK
                         clock pessimism              0.088     9.946    
                         clock uncertainty           -0.069     9.877    
    RAMB36_X0Y17         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566     9.311    storage_11_reg
  -------------------------------------------------------------------
                         required time                          9.311    
                         arrival time                          -8.432    
  -------------------------------------------------------------------
                         slack                                  0.879    

Slack (MET) :             0.958ns  (required time - arrival time)
  Source:                 xilinxmultiregimpl4_regs1_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_11_reg/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_tx_clk rise@8.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        6.409ns  (logic 1.782ns (27.803%)  route 4.627ns (72.197%))
  Logic Levels:           8  (LUT2=1 LUT3=3 LUT4=1 LUT6=3)
  Clock Path Skew:        0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.857ns = ( 9.857 - 8.000 ) 
    Source Clock Delay      (SCD):    1.943ns
    Clock Pessimism Removal (CPR):    0.088ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         1.943     1.943    eth_tx_clk
    SLICE_X11Y87         FDRE                                         r  xilinxmultiregimpl4_regs1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y87         FDRE (Prop_fdre_C_Q)         0.419     2.362 r  xilinxmultiregimpl4_regs1_reg[6]/Q
                         net (fo=1, routed)           0.862     3.225    xilinxmultiregimpl4_regs1[6]
    SLICE_X10Y87         LUT6 (Prop_lut6_I0_O)        0.299     3.524 f  ethmac_tx_converter_converter_mux[1]_i_5/O
                         net (fo=1, routed)           0.292     3.816    ethmac_tx_converter_converter_mux[1]_i_5_n_0
    SLICE_X11Y85         LUT6 (Prop_lut6_I5_O)        0.124     3.940 f  ethmac_tx_converter_converter_mux[1]_i_3/O
                         net (fo=2, routed)           0.330     4.270    ethmac_tx_cdc_asyncfifo_readable
    SLICE_X8Y85          LUT3 (Prop_lut3_I0_O)        0.124     4.394 f  liteethmaccrc32inserter_state[1]_i_3/O
                         net (fo=5, routed)           0.744     5.139    ethmac_padding_inserter_source_valid
    SLICE_X11Y81         LUT3 (Prop_lut3_I0_O)        0.124     5.263 f  ODDR_1_i_2/O
                         net (fo=5, routed)           0.448     5.711    ethmac_crc32_inserter_source_valid
    SLICE_X8Y82          LUT4 (Prop_lut4_I1_O)        0.116     5.827 r  ethmac_crc32_inserter_cnt[1]_i_2/O
                         net (fo=5, routed)           0.468     6.295    ethmac_preamble_inserter_sink_ready
    SLICE_X9Y84          LUT6 (Prop_lut6_I5_O)        0.328     6.623 r  ethmac_tx_converter_converter_mux[1]_i_2/O
                         net (fo=5, routed)           0.331     6.954    ethmac_tx_converter_converter_mux0
    SLICE_X11Y84         LUT3 (Prop_lut3_I2_O)        0.124     7.078 r  storage_11_reg_i_47/O
                         net (fo=9, routed)           0.488     7.565    ethmac_tx_converter_converter_mux__0
    SLICE_X9Y86          LUT2 (Prop_lut2_I1_O)        0.124     7.689 r  storage_11_reg_i_7/O
                         net (fo=2, routed)           0.663     8.353    ethmac_tx_cdc_graycounter1_q_next_binary[0]
    RAMB36_X0Y17         RAMB36E1                                     r  storage_11_reg/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     8.000 r  BUFG_6/O
                         net (fo=102, routed)         1.857     9.857    eth_tx_clk
    RAMB36_X0Y17         RAMB36E1                                     r  storage_11_reg/CLKARDCLK
                         clock pessimism              0.088     9.946    
                         clock uncertainty           -0.069     9.877    
    RAMB36_X0Y17         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.566     9.311    storage_11_reg
  -------------------------------------------------------------------
                         required time                          9.311    
                         arrival time                          -8.353    
  -------------------------------------------------------------------
                         slack                                  0.958    

Slack (MET) :             0.982ns  (required time - arrival time)
  Source:                 xilinxmultiregimpl4_regs1_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_11_reg/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_tx_clk rise@8.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        6.386ns  (logic 1.782ns (27.906%)  route 4.604ns (72.094%))
  Logic Levels:           8  (LUT3=3 LUT4=2 LUT6=3)
  Clock Path Skew:        0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.857ns = ( 9.857 - 8.000 ) 
    Source Clock Delay      (SCD):    1.943ns
    Clock Pessimism Removal (CPR):    0.088ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         1.943     1.943    eth_tx_clk
    SLICE_X11Y87         FDRE                                         r  xilinxmultiregimpl4_regs1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y87         FDRE (Prop_fdre_C_Q)         0.419     2.362 r  xilinxmultiregimpl4_regs1_reg[6]/Q
                         net (fo=1, routed)           0.862     3.225    xilinxmultiregimpl4_regs1[6]
    SLICE_X10Y87         LUT6 (Prop_lut6_I0_O)        0.299     3.524 f  ethmac_tx_converter_converter_mux[1]_i_5/O
                         net (fo=1, routed)           0.292     3.816    ethmac_tx_converter_converter_mux[1]_i_5_n_0
    SLICE_X11Y85         LUT6 (Prop_lut6_I5_O)        0.124     3.940 f  ethmac_tx_converter_converter_mux[1]_i_3/O
                         net (fo=2, routed)           0.330     4.270    ethmac_tx_cdc_asyncfifo_readable
    SLICE_X8Y85          LUT3 (Prop_lut3_I0_O)        0.124     4.394 f  liteethmaccrc32inserter_state[1]_i_3/O
                         net (fo=5, routed)           0.744     5.139    ethmac_padding_inserter_source_valid
    SLICE_X11Y81         LUT3 (Prop_lut3_I0_O)        0.124     5.263 f  ODDR_1_i_2/O
                         net (fo=5, routed)           0.448     5.711    ethmac_crc32_inserter_source_valid
    SLICE_X8Y82          LUT4 (Prop_lut4_I1_O)        0.116     5.827 r  ethmac_crc32_inserter_cnt[1]_i_2/O
                         net (fo=5, routed)           0.468     6.295    ethmac_preamble_inserter_sink_ready
    SLICE_X9Y84          LUT6 (Prop_lut6_I5_O)        0.328     6.623 r  ethmac_tx_converter_converter_mux[1]_i_2/O
                         net (fo=5, routed)           0.331     6.954    ethmac_tx_converter_converter_mux0
    SLICE_X11Y84         LUT3 (Prop_lut3_I2_O)        0.124     7.078 r  storage_11_reg_i_47/O
                         net (fo=9, routed)           0.522     7.600    ethmac_tx_converter_converter_mux__0
    SLICE_X10Y86         LUT4 (Prop_lut4_I0_O)        0.124     7.724 r  storage_11_reg_i_5/O
                         net (fo=2, routed)           0.605     8.329    ethmac_tx_cdc_graycounter1_q_next_binary[2]
    RAMB36_X0Y17         RAMB36E1                                     r  storage_11_reg/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     8.000 r  BUFG_6/O
                         net (fo=102, routed)         1.857     9.857    eth_tx_clk
    RAMB36_X0Y17         RAMB36E1                                     r  storage_11_reg/CLKARDCLK
                         clock pessimism              0.088     9.946    
                         clock uncertainty           -0.069     9.877    
    RAMB36_X0Y17         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566     9.311    storage_11_reg
  -------------------------------------------------------------------
                         required time                          9.311    
                         arrival time                          -8.329    
  -------------------------------------------------------------------
                         slack                                  0.982    

Slack (MET) :             1.007ns  (required time - arrival time)
  Source:                 storage_11_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ODDR_4/D1
                            (rising edge-triggered cell ODDR clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_tx_clk rise@8.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        6.057ns  (logic 3.022ns (49.895%)  route 3.035ns (50.105%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.863ns = ( 9.863 - 8.000 ) 
    Source Clock Delay      (SCD):    1.985ns
    Clock Pessimism Removal (CPR):    0.088ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         1.985     1.985    eth_tx_clk
    RAMB36_X0Y17         RAMB36E1                                     r  storage_11_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y17         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[18])
                                                      2.454     4.439 r  storage_11_reg/DOADO[18]
                         net (fo=1, routed)           1.155     5.594    ethmac_tx_converter_converter_sink_payload_data_reg[22]
    SLICE_X8Y85          LUT6 (Prop_lut6_I1_O)        0.124     5.718 r  ODDR_4_i_7/O
                         net (fo=2, routed)           0.856     6.574    ODDR_4_i_7_n_0
    SLICE_X4Y81          LUT4 (Prop_lut4_I3_O)        0.118     6.692 r  ODDR_4_i_4/O
                         net (fo=1, routed)           0.462     7.154    ODDR_4_i_4_n_0
    SLICE_X3Y79          LUT6 (Prop_lut6_I3_O)        0.326     7.480 r  ODDR_4_i_1/O
                         net (fo=1, routed)           0.562     8.042    ethmac_tx_gap_inserter_source_payload_data[2]
    OLOGIC_X0Y76         ODDR                                         r  ODDR_4/D1
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     8.000 r  BUFG_6/O
                         net (fo=102, routed)         1.863     9.863    eth_tx_clk
    OLOGIC_X0Y76         ODDR                                         r  ODDR_4/C
                         clock pessimism              0.088     9.952    
                         clock uncertainty           -0.069     9.883    
    OLOGIC_X0Y76         ODDR (Setup_oddr_C_D1)      -0.834     9.049    ODDR_4
  -------------------------------------------------------------------
                         required time                          9.049    
                         arrival time                          -8.042    
  -------------------------------------------------------------------
                         slack                                  1.007    

Slack (MET) :             1.019ns  (required time - arrival time)
  Source:                 xilinxmultiregimpl4_regs1_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_11_reg/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_tx_clk rise@8.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        6.348ns  (logic 1.782ns (28.070%)  route 4.566ns (71.930%))
  Logic Levels:           8  (LUT3=4 LUT4=1 LUT6=3)
  Clock Path Skew:        0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.857ns = ( 9.857 - 8.000 ) 
    Source Clock Delay      (SCD):    1.943ns
    Clock Pessimism Removal (CPR):    0.088ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         1.943     1.943    eth_tx_clk
    SLICE_X11Y87         FDRE                                         r  xilinxmultiregimpl4_regs1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y87         FDRE (Prop_fdre_C_Q)         0.419     2.362 r  xilinxmultiregimpl4_regs1_reg[6]/Q
                         net (fo=1, routed)           0.862     3.225    xilinxmultiregimpl4_regs1[6]
    SLICE_X10Y87         LUT6 (Prop_lut6_I0_O)        0.299     3.524 f  ethmac_tx_converter_converter_mux[1]_i_5/O
                         net (fo=1, routed)           0.292     3.816    ethmac_tx_converter_converter_mux[1]_i_5_n_0
    SLICE_X11Y85         LUT6 (Prop_lut6_I5_O)        0.124     3.940 f  ethmac_tx_converter_converter_mux[1]_i_3/O
                         net (fo=2, routed)           0.330     4.270    ethmac_tx_cdc_asyncfifo_readable
    SLICE_X8Y85          LUT3 (Prop_lut3_I0_O)        0.124     4.394 f  liteethmaccrc32inserter_state[1]_i_3/O
                         net (fo=5, routed)           0.744     5.139    ethmac_padding_inserter_source_valid
    SLICE_X11Y81         LUT3 (Prop_lut3_I0_O)        0.124     5.263 f  ODDR_1_i_2/O
                         net (fo=5, routed)           0.448     5.711    ethmac_crc32_inserter_source_valid
    SLICE_X8Y82          LUT4 (Prop_lut4_I1_O)        0.116     5.827 r  ethmac_crc32_inserter_cnt[1]_i_2/O
                         net (fo=5, routed)           0.468     6.295    ethmac_preamble_inserter_sink_ready
    SLICE_X9Y84          LUT6 (Prop_lut6_I5_O)        0.328     6.623 r  ethmac_tx_converter_converter_mux[1]_i_2/O
                         net (fo=5, routed)           0.331     6.954    ethmac_tx_converter_converter_mux0
    SLICE_X11Y84         LUT3 (Prop_lut3_I2_O)        0.124     7.078 r  storage_11_reg_i_47/O
                         net (fo=9, routed)           0.491     7.568    ethmac_tx_converter_converter_mux__0
    SLICE_X9Y86          LUT3 (Prop_lut3_I1_O)        0.124     7.692 r  storage_11_reg_i_6/O
                         net (fo=2, routed)           0.599     8.292    ethmac_tx_cdc_graycounter1_q_next_binary[1]
    RAMB36_X0Y17         RAMB36E1                                     r  storage_11_reg/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     8.000 r  BUFG_6/O
                         net (fo=102, routed)         1.857     9.857    eth_tx_clk
    RAMB36_X0Y17         RAMB36E1                                     r  storage_11_reg/CLKARDCLK
                         clock pessimism              0.088     9.946    
                         clock uncertainty           -0.069     9.877    
    RAMB36_X0Y17         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.566     9.311    storage_11_reg
  -------------------------------------------------------------------
                         required time                          9.311    
                         arrival time                          -8.292    
  -------------------------------------------------------------------
                         slack                                  1.019    

Slack (MET) :             1.075ns  (required time - arrival time)
  Source:                 storage_11_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ODDR_2/D2
                            (rising edge-triggered cell ODDR clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_tx_clk rise@8.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        5.991ns  (logic 3.025ns (50.490%)  route 2.966ns (49.510%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.865ns = ( 9.865 - 8.000 ) 
    Source Clock Delay      (SCD):    1.985ns
    Clock Pessimism Removal (CPR):    0.088ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         1.985     1.985    eth_tx_clk
    RAMB36_X0Y17         RAMB36E1                                     r  storage_11_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y17         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[12])
                                                      2.454     4.439 r  storage_11_reg/DOADO[12]
                         net (fo=1, routed)           1.148     5.587    ethmac_tx_converter_converter_sink_payload_data_reg[14]
    SLICE_X8Y85          LUT6 (Prop_lut6_I0_O)        0.124     5.711 r  ODDR_2_i_9/O
                         net (fo=2, routed)           0.707     6.418    ODDR_2_i_9_n_0
    SLICE_X4Y80          LUT4 (Prop_lut4_I3_O)        0.120     6.538 r  ODDR_2_i_7/O
                         net (fo=1, routed)           0.448     6.986    ODDR_2_i_7_n_0
    SLICE_X3Y80          LUT6 (Prop_lut6_I3_O)        0.327     7.313 r  ODDR_2_i_2/O
                         net (fo=1, routed)           0.663     7.976    ethmac_tx_gap_inserter_source_payload_data[4]
    OLOGIC_X0Y77         ODDR                                         r  ODDR_2/D2
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     8.000 r  BUFG_6/O
                         net (fo=102, routed)         1.865     9.865    eth_tx_clk
    OLOGIC_X0Y77         ODDR                                         r  ODDR_2/C
                         clock pessimism              0.088     9.954    
                         clock uncertainty           -0.069     9.885    
    OLOGIC_X0Y77         ODDR (Setup_oddr_C_D2)      -0.834     9.051    ODDR_2
  -------------------------------------------------------------------
                         required time                          9.051    
                         arrival time                          -7.976    
  -------------------------------------------------------------------
                         slack                                  1.075    

Slack (MET) :             1.123ns  (required time - arrival time)
  Source:                 xilinxmultiregimpl4_regs1_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_11_reg/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_tx_clk rise@8.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        6.245ns  (logic 1.782ns (28.535%)  route 4.463ns (71.465%))
  Logic Levels:           8  (LUT3=3 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.857ns = ( 9.857 - 8.000 ) 
    Source Clock Delay      (SCD):    1.943ns
    Clock Pessimism Removal (CPR):    0.088ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         1.943     1.943    eth_tx_clk
    SLICE_X11Y87         FDRE                                         r  xilinxmultiregimpl4_regs1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y87         FDRE (Prop_fdre_C_Q)         0.419     2.362 r  xilinxmultiregimpl4_regs1_reg[6]/Q
                         net (fo=1, routed)           0.862     3.225    xilinxmultiregimpl4_regs1[6]
    SLICE_X10Y87         LUT6 (Prop_lut6_I0_O)        0.299     3.524 f  ethmac_tx_converter_converter_mux[1]_i_5/O
                         net (fo=1, routed)           0.292     3.816    ethmac_tx_converter_converter_mux[1]_i_5_n_0
    SLICE_X11Y85         LUT6 (Prop_lut6_I5_O)        0.124     3.940 f  ethmac_tx_converter_converter_mux[1]_i_3/O
                         net (fo=2, routed)           0.330     4.270    ethmac_tx_cdc_asyncfifo_readable
    SLICE_X8Y85          LUT3 (Prop_lut3_I0_O)        0.124     4.394 f  liteethmaccrc32inserter_state[1]_i_3/O
                         net (fo=5, routed)           0.744     5.139    ethmac_padding_inserter_source_valid
    SLICE_X11Y81         LUT3 (Prop_lut3_I0_O)        0.124     5.263 f  ODDR_1_i_2/O
                         net (fo=5, routed)           0.448     5.711    ethmac_crc32_inserter_source_valid
    SLICE_X8Y82          LUT4 (Prop_lut4_I1_O)        0.116     5.827 r  ethmac_crc32_inserter_cnt[1]_i_2/O
                         net (fo=5, routed)           0.468     6.295    ethmac_preamble_inserter_sink_ready
    SLICE_X9Y84          LUT6 (Prop_lut6_I5_O)        0.328     6.623 r  ethmac_tx_converter_converter_mux[1]_i_2/O
                         net (fo=5, routed)           0.331     6.954    ethmac_tx_converter_converter_mux0
    SLICE_X11Y84         LUT3 (Prop_lut3_I2_O)        0.124     7.078 r  storage_11_reg_i_47/O
                         net (fo=9, routed)           0.370     7.448    ethmac_tx_converter_converter_mux__0
    SLICE_X9Y85          LUT5 (Prop_lut5_I2_O)        0.124     7.572 r  storage_11_reg_i_4/O
                         net (fo=2, routed)           0.616     8.188    ethmac_tx_cdc_graycounter1_q_next_binary[3]
    RAMB36_X0Y17         RAMB36E1                                     r  storage_11_reg/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     8.000 r  BUFG_6/O
                         net (fo=102, routed)         1.857     9.857    eth_tx_clk
    RAMB36_X0Y17         RAMB36E1                                     r  storage_11_reg/CLKARDCLK
                         clock pessimism              0.088     9.946    
                         clock uncertainty           -0.069     9.877    
    RAMB36_X0Y17         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.566     9.311    storage_11_reg
  -------------------------------------------------------------------
                         required time                          9.311    
                         arrival time                          -8.188    
  -------------------------------------------------------------------
                         slack                                  1.123    

Slack (MET) :             1.126ns  (required time - arrival time)
  Source:                 storage_11_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ethmac_crc32_inserter_reg_reg[11]/D
                            (rising edge-triggered cell FDSE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_tx_clk rise@8.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        6.823ns  (logic 3.182ns (46.638%)  route 3.641ns (53.362%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.885ns = ( 9.885 - 8.000 ) 
    Source Clock Delay      (SCD):    1.985ns
    Clock Pessimism Removal (CPR):    0.088ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         1.985     1.985    eth_tx_clk
    RAMB36_X0Y17         RAMB36E1                                     r  storage_11_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y17         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[11])
                                                      2.454     4.439 r  storage_11_reg/DOADO[11]
                         net (fo=1, routed)           1.206     5.644    ethmac_tx_converter_converter_sink_payload_data_reg[13]
    SLICE_X8Y88          LUT6 (Prop_lut6_I0_O)        0.124     5.768 r  ODDR_5_i_4/O
                         net (fo=3, routed)           1.100     6.869    ODDR_5_i_4_n_0
    SLICE_X4Y79          LUT4 (Prop_lut4_I3_O)        0.153     7.022 r  ethmac_crc32_inserter_reg[11]_i_3/O
                         net (fo=1, routed)           0.674     7.696    ethmac_crc32_inserter_data0[3]
    SLICE_X4Y79          LUT6 (Prop_lut6_I3_O)        0.327     8.023 r  ethmac_crc32_inserter_reg[11]_i_2/O
                         net (fo=2, routed)           0.661     8.684    ethmac_crc32_inserter_reg[11]_i_2_n_0
    SLICE_X4Y79          LUT2 (Prop_lut2_I0_O)        0.124     8.808 r  ethmac_crc32_inserter_reg[11]_i_1/O
                         net (fo=1, routed)           0.000     8.808    ethmac_crc32_inserter_next_reg[11]
    SLICE_X4Y79          FDSE                                         r  ethmac_crc32_inserter_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     8.000 r  BUFG_6/O
                         net (fo=102, routed)         1.885     9.885    eth_tx_clk
    SLICE_X4Y79          FDSE                                         r  ethmac_crc32_inserter_reg_reg[11]/C
                         clock pessimism              0.088     9.973    
                         clock uncertainty           -0.069     9.904    
    SLICE_X4Y79          FDSE (Setup_fdse_C_D)        0.029     9.933    ethmac_crc32_inserter_reg_reg[11]
  -------------------------------------------------------------------
                         required time                          9.933    
                         arrival time                          -8.808    
  -------------------------------------------------------------------
                         slack                                  1.126    

Slack (MET) :             1.146ns  (required time - arrival time)
  Source:                 storage_11_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ethmac_crc32_inserter_reg_reg[8]/D
                            (rising edge-triggered cell FDSE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_tx_clk rise@8.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        6.849ns  (logic 3.208ns (46.841%)  route 3.641ns (53.159%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.885ns = ( 9.885 - 8.000 ) 
    Source Clock Delay      (SCD):    1.985ns
    Clock Pessimism Removal (CPR):    0.088ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         1.985     1.985    eth_tx_clk
    RAMB36_X0Y17         RAMB36E1                                     r  storage_11_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y17         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[11])
                                                      2.454     4.439 r  storage_11_reg/DOADO[11]
                         net (fo=1, routed)           1.206     5.644    ethmac_tx_converter_converter_sink_payload_data_reg[13]
    SLICE_X8Y88          LUT6 (Prop_lut6_I0_O)        0.124     5.768 r  ODDR_5_i_4/O
                         net (fo=3, routed)           1.100     6.869    ODDR_5_i_4_n_0
    SLICE_X4Y79          LUT4 (Prop_lut4_I3_O)        0.153     7.022 r  ethmac_crc32_inserter_reg[11]_i_3/O
                         net (fo=1, routed)           0.674     7.696    ethmac_crc32_inserter_data0[3]
    SLICE_X4Y79          LUT6 (Prop_lut6_I3_O)        0.327     8.023 r  ethmac_crc32_inserter_reg[11]_i_2/O
                         net (fo=2, routed)           0.661     8.684    ethmac_crc32_inserter_reg[11]_i_2_n_0
    SLICE_X4Y79          LUT2 (Prop_lut2_I0_O)        0.150     8.834 r  ethmac_crc32_inserter_reg[8]_i_1/O
                         net (fo=1, routed)           0.000     8.834    ethmac_crc32_inserter_next_reg[8]
    SLICE_X4Y79          FDSE                                         r  ethmac_crc32_inserter_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     8.000 r  BUFG_6/O
                         net (fo=102, routed)         1.885     9.885    eth_tx_clk
    SLICE_X4Y79          FDSE                                         r  ethmac_crc32_inserter_reg_reg[8]/C
                         clock pessimism              0.088     9.973    
                         clock uncertainty           -0.069     9.904    
    SLICE_X4Y79          FDSE (Setup_fdse_C_D)        0.075     9.979    ethmac_crc32_inserter_reg_reg[8]
  -------------------------------------------------------------------
                         required time                          9.979    
                         arrival time                          -8.834    
  -------------------------------------------------------------------
                         slack                                  1.146    

Slack (MET) :             1.193ns  (required time - arrival time)
  Source:                 storage_11_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ODDR_4/D2
                            (rising edge-triggered cell ODDR clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_tx_clk rise@8.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        5.871ns  (logic 3.029ns (51.593%)  route 2.842ns (48.407%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.863ns = ( 9.863 - 8.000 ) 
    Source Clock Delay      (SCD):    1.985ns
    Clock Pessimism Removal (CPR):    0.088ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         1.985     1.985    eth_tx_clk
    RAMB36_X0Y17         RAMB36E1                                     r  storage_11_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y17         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[22])
                                                      2.454     4.439 r  storage_11_reg/DOADO[22]
                         net (fo=1, routed)           1.031     5.470    ethmac_tx_converter_converter_sink_payload_data_reg[26]
    SLICE_X8Y86          LUT6 (Prop_lut6_I1_O)        0.124     5.594 r  ODDR_4_i_8/O
                         net (fo=2, routed)           0.842     6.437    ODDR_4_i_8_n_0
    SLICE_X7Y79          LUT4 (Prop_lut4_I3_O)        0.119     6.556 r  ODDR_4_i_6/O
                         net (fo=1, routed)           0.267     6.822    ODDR_4_i_6_n_0
    SLICE_X7Y79          LUT6 (Prop_lut6_I3_O)        0.332     7.154 r  ODDR_4_i_2/O
                         net (fo=1, routed)           0.702     7.856    ethmac_tx_gap_inserter_source_payload_data[6]
    OLOGIC_X0Y76         ODDR                                         r  ODDR_4/D2
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     8.000 r  BUFG_6/O
                         net (fo=102, routed)         1.863     9.863    eth_tx_clk
    OLOGIC_X0Y76         ODDR                                         r  ODDR_4/C
                         clock pessimism              0.088     9.952    
                         clock uncertainty           -0.069     9.883    
    OLOGIC_X0Y76         ODDR (Setup_oddr_C_D2)      -0.834     9.049    ODDR_4
  -------------------------------------------------------------------
                         required time                          9.049    
                         arrival time                          -7.856    
  -------------------------------------------------------------------
                         slack                                  1.193    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 xilinxmultiregimpl4_regs0_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            xilinxmultiregimpl4_regs1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.966ns
    Source Clock Delay      (SCD):    0.690ns
    Clock Pessimism Removal (CPR):    0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.690     0.690    eth_tx_clk
    SLICE_X11Y87         FDRE                                         r  xilinxmultiregimpl4_regs0_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y87         FDRE (Prop_fdre_C_Q)         0.141     0.831 r  xilinxmultiregimpl4_regs0_reg[6]/Q
                         net (fo=1, routed)           0.056     0.887    xilinxmultiregimpl4_regs0[6]
    SLICE_X11Y87         FDRE                                         r  xilinxmultiregimpl4_regs1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.966     0.966    eth_tx_clk
    SLICE_X11Y87         FDRE                                         r  xilinxmultiregimpl4_regs1_reg[6]/C
                         clock pessimism             -0.275     0.690    
    SLICE_X11Y87         FDRE (Hold_fdre_C_D)         0.078     0.768    xilinxmultiregimpl4_regs1_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.768    
                         arrival time                           0.887    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 xilinxmultiregimpl4_regs0_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            xilinxmultiregimpl4_regs1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.966ns
    Source Clock Delay      (SCD):    0.690ns
    Clock Pessimism Removal (CPR):    0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.690     0.690    eth_tx_clk
    SLICE_X11Y87         FDRE                                         r  xilinxmultiregimpl4_regs0_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y87         FDRE (Prop_fdre_C_Q)         0.141     0.831 r  xilinxmultiregimpl4_regs0_reg[4]/Q
                         net (fo=1, routed)           0.056     0.887    xilinxmultiregimpl4_regs0[4]
    SLICE_X11Y87         FDRE                                         r  xilinxmultiregimpl4_regs1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.966     0.966    eth_tx_clk
    SLICE_X11Y87         FDRE                                         r  xilinxmultiregimpl4_regs1_reg[4]/C
                         clock pessimism             -0.275     0.690    
    SLICE_X11Y87         FDRE (Hold_fdre_C_D)         0.076     0.766    xilinxmultiregimpl4_regs1_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.766    
                         arrival time                           0.887    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 FDPE_6/C
                            (rising edge-triggered cell FDPE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            FDPE_7/D
                            (rising edge-triggered cell FDPE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.964ns
    Source Clock Delay      (SCD):    0.688ns
    Clock Pessimism Removal (CPR):    0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.688     0.688    eth_tx_clk
    SLICE_X21Y87         FDPE                                         r  FDPE_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y87         FDPE (Prop_fdpe_C_Q)         0.141     0.829 r  FDPE_6/Q
                         net (fo=1, routed)           0.056     0.885    xilinxasyncresetsynchronizerimpl3_rst_meta
    SLICE_X21Y87         FDPE                                         r  FDPE_7/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.964     0.964    eth_tx_clk
    SLICE_X21Y87         FDPE                                         r  FDPE_7/C
                         clock pessimism             -0.275     0.688    
    SLICE_X21Y87         FDPE (Hold_fdpe_C_D)         0.075     0.763    FDPE_7
  -------------------------------------------------------------------
                         required time                         -0.763    
                         arrival time                           0.885    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 xilinxmultiregimpl4_regs0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            xilinxmultiregimpl4_regs1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.966ns
    Source Clock Delay      (SCD):    0.690ns
    Clock Pessimism Removal (CPR):    0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.690     0.690    eth_tx_clk
    SLICE_X11Y87         FDRE                                         r  xilinxmultiregimpl4_regs0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y87         FDRE (Prop_fdre_C_Q)         0.141     0.831 r  xilinxmultiregimpl4_regs0_reg[1]/Q
                         net (fo=1, routed)           0.056     0.887    xilinxmultiregimpl4_regs0[1]
    SLICE_X11Y87         FDRE                                         r  xilinxmultiregimpl4_regs1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.966     0.966    eth_tx_clk
    SLICE_X11Y87         FDRE                                         r  xilinxmultiregimpl4_regs1_reg[1]/C
                         clock pessimism             -0.275     0.690    
    SLICE_X11Y87         FDRE (Hold_fdre_C_D)         0.075     0.765    xilinxmultiregimpl4_regs1_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.765    
                         arrival time                           0.887    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 xilinxmultiregimpl4_regs0_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            xilinxmultiregimpl4_regs1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.966ns
    Source Clock Delay      (SCD):    0.690ns
    Clock Pessimism Removal (CPR):    0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.690     0.690    eth_tx_clk
    SLICE_X11Y87         FDRE                                         r  xilinxmultiregimpl4_regs0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y87         FDRE (Prop_fdre_C_Q)         0.141     0.831 r  xilinxmultiregimpl4_regs0_reg[2]/Q
                         net (fo=1, routed)           0.056     0.887    xilinxmultiregimpl4_regs0[2]
    SLICE_X11Y87         FDRE                                         r  xilinxmultiregimpl4_regs1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.966     0.966    eth_tx_clk
    SLICE_X11Y87         FDRE                                         r  xilinxmultiregimpl4_regs1_reg[2]/C
                         clock pessimism             -0.275     0.690    
    SLICE_X11Y87         FDRE (Hold_fdre_C_D)         0.071     0.761    xilinxmultiregimpl4_regs1_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.761    
                         arrival time                           0.887    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 xilinxmultiregimpl4_regs0_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            xilinxmultiregimpl4_regs1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.965ns
    Source Clock Delay      (SCD):    0.690ns
    Clock Pessimism Removal (CPR):    0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.690     0.690    eth_tx_clk
    SLICE_X12Y87         FDRE                                         r  xilinxmultiregimpl4_regs0_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y87         FDRE (Prop_fdre_C_Q)         0.164     0.854 r  xilinxmultiregimpl4_regs0_reg[5]/Q
                         net (fo=1, routed)           0.056     0.910    xilinxmultiregimpl4_regs0[5]
    SLICE_X12Y87         FDRE                                         r  xilinxmultiregimpl4_regs1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.965     0.965    eth_tx_clk
    SLICE_X12Y87         FDRE                                         r  xilinxmultiregimpl4_regs1_reg[5]/C
                         clock pessimism             -0.274     0.690    
    SLICE_X12Y87         FDRE (Hold_fdre_C_D)         0.064     0.754    xilinxmultiregimpl4_regs1_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.754    
                         arrival time                           0.910    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 xilinxmultiregimpl4_regs0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            xilinxmultiregimpl4_regs1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.965ns
    Source Clock Delay      (SCD):    0.690ns
    Clock Pessimism Removal (CPR):    0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.690     0.690    eth_tx_clk
    SLICE_X12Y87         FDRE                                         r  xilinxmultiregimpl4_regs0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y87         FDRE (Prop_fdre_C_Q)         0.164     0.854 r  xilinxmultiregimpl4_regs0_reg[0]/Q
                         net (fo=1, routed)           0.056     0.910    xilinxmultiregimpl4_regs0[0]
    SLICE_X12Y87         FDRE                                         r  xilinxmultiregimpl4_regs1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.965     0.965    eth_tx_clk
    SLICE_X12Y87         FDRE                                         r  xilinxmultiregimpl4_regs1_reg[0]/C
                         clock pessimism             -0.274     0.690    
    SLICE_X12Y87         FDRE (Hold_fdre_C_D)         0.060     0.750    xilinxmultiregimpl4_regs1_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.750    
                         arrival time                           0.910    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 ethmac_tx_gap_inserter_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            liteethmacgap_state_reg/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.186ns (62.984%)  route 0.109ns (37.016%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.960ns
    Source Clock Delay      (SCD):    0.685ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.685     0.685    eth_tx_clk
    SLICE_X21Y82         FDRE                                         r  ethmac_tx_gap_inserter_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y82         FDRE (Prop_fdre_C_Q)         0.141     0.826 f  ethmac_tx_gap_inserter_counter_reg[0]/Q
                         net (fo=5, routed)           0.109     0.936    ethmac_tx_gap_inserter_counter_reg__0[0]
    SLICE_X20Y82         LUT6 (Prop_lut6_I3_O)        0.045     0.981 r  liteethmacgap_state_i_1/O
                         net (fo=1, routed)           0.000     0.981    liteethmacgap_state_i_1_n_0
    SLICE_X20Y82         FDRE                                         r  liteethmacgap_state_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.960     0.960    eth_tx_clk
    SLICE_X20Y82         FDRE                                         r  liteethmacgap_state_reg/C
                         clock pessimism             -0.261     0.698    
    SLICE_X20Y82         FDRE (Hold_fdre_C_D)         0.120     0.818    liteethmacgap_state_reg
  -------------------------------------------------------------------
                         required time                         -0.818    
                         arrival time                           0.981    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 xilinxmultiregimpl4_regs0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            xilinxmultiregimpl4_regs1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.965ns
    Source Clock Delay      (SCD):    0.690ns
    Clock Pessimism Removal (CPR):    0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.690     0.690    eth_tx_clk
    SLICE_X12Y87         FDRE                                         r  xilinxmultiregimpl4_regs0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y87         FDRE (Prop_fdre_C_Q)         0.164     0.854 r  xilinxmultiregimpl4_regs0_reg[3]/Q
                         net (fo=1, routed)           0.056     0.910    xilinxmultiregimpl4_regs0[3]
    SLICE_X12Y87         FDRE                                         r  xilinxmultiregimpl4_regs1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.965     0.965    eth_tx_clk
    SLICE_X12Y87         FDRE                                         r  xilinxmultiregimpl4_regs1_reg[3]/C
                         clock pessimism             -0.274     0.690    
    SLICE_X12Y87         FDRE (Hold_fdre_C_D)         0.053     0.743    xilinxmultiregimpl4_regs1_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.743    
                         arrival time                           0.910    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 ethmac_tx_cdc_graycounter1_q_binary_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ethmac_tx_cdc_graycounter1_q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.186ns (45.964%)  route 0.219ns (54.036%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.965ns
    Source Clock Delay      (SCD):    0.689ns
    Clock Pessimism Removal (CPR):    0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.689     0.689    eth_tx_clk
    SLICE_X9Y85          FDRE                                         r  ethmac_tx_cdc_graycounter1_q_binary_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y85          FDRE (Prop_fdre_C_Q)         0.141     0.830 r  ethmac_tx_cdc_graycounter1_q_binary_reg[5]/Q
                         net (fo=4, routed)           0.219     1.049    ethmac_tx_cdc_graycounter1_q_binary_reg__0[5]
    SLICE_X10Y86         LUT4 (Prop_lut4_I0_O)        0.045     1.094 r  ethmac_tx_cdc_graycounter1_q[4]_i_1/O
                         net (fo=1, routed)           0.000     1.094    ethmac_tx_cdc_graycounter1_q_next[4]
    SLICE_X10Y86         FDRE                                         r  ethmac_tx_cdc_graycounter1_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.965     0.965    eth_tx_clk
    SLICE_X10Y86         FDRE                                         r  ethmac_tx_cdc_graycounter1_q_reg[4]/C
                         clock pessimism             -0.237     0.727    
    SLICE_X10Y86         FDRE (Hold_fdre_C_D)         0.121     0.848    ethmac_tx_cdc_graycounter1_q_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.848    
                         arrival time                           1.094    
  -------------------------------------------------------------------
                         slack                                  0.246    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         eth_tx_clk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { BUFG_6/O }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         8.000       5.424      RAMB36_X0Y17  storage_11_reg/CLKARDCLK
Min Period        n/a     ODDR/C              n/a            1.474         8.000       6.526      OLOGIC_X0Y80  ODDR_1/C
Min Period        n/a     ODDR/C              n/a            1.474         8.000       6.526      OLOGIC_X0Y77  ODDR_2/C
Min Period        n/a     ODDR/C              n/a            1.474         8.000       6.526      OLOGIC_X0Y75  ODDR_3/C
Min Period        n/a     ODDR/C              n/a            1.474         8.000       6.526      OLOGIC_X0Y76  ODDR_4/C
Min Period        n/a     ODDR/C              n/a            1.474         8.000       6.526      OLOGIC_X0Y78  ODDR_5/C
Min Period        n/a     FDPE/C              n/a            1.000         8.000       7.000      SLICE_X21Y87  FDPE_6/C
Min Period        n/a     FDPE/C              n/a            1.000         8.000       7.000      SLICE_X21Y87  FDPE_7/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X12Y87  xilinxmultiregimpl4_regs0_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X11Y87  xilinxmultiregimpl4_regs0_reg[1]/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         4.000       3.500      SLICE_X21Y87  FDPE_6/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         4.000       3.500      SLICE_X21Y87  FDPE_7/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X11Y83  liteethmacpaddinginserter_state_reg/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         4.000       3.500      SLICE_X6Y80   ethmac_crc32_inserter_reg_reg[0]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         4.000       3.500      SLICE_X6Y80   ethmac_crc32_inserter_reg_reg[10]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         4.000       3.500      SLICE_X4Y79   ethmac_crc32_inserter_reg_reg[11]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         4.000       3.500      SLICE_X4Y79   ethmac_crc32_inserter_reg_reg[11]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         4.000       3.500      SLICE_X6Y78   ethmac_crc32_inserter_reg_reg[12]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         4.000       3.500      SLICE_X6Y79   ethmac_crc32_inserter_reg_reg[13]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         4.000       3.500      SLICE_X6Y79   ethmac_crc32_inserter_reg_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X12Y87  xilinxmultiregimpl4_regs0_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X11Y87  xilinxmultiregimpl4_regs0_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X11Y87  xilinxmultiregimpl4_regs0_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X12Y87  xilinxmultiregimpl4_regs0_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X11Y87  xilinxmultiregimpl4_regs0_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X12Y87  xilinxmultiregimpl4_regs0_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X11Y87  xilinxmultiregimpl4_regs0_reg[6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X12Y87  xilinxmultiregimpl4_regs1_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X11Y87  xilinxmultiregimpl4_regs1_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X11Y87  xilinxmultiregimpl4_regs1_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  hdmi_in0_pix5x_clk
  To Clock:  hdmi_in0_pix5x_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :           12  Failing Endpoints,  Worst Slack       -0.320ns,  Total Violation       -3.840ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         hdmi_in0_pix5x_clk
Waveform(ns):       { 0.000 0.674 }
Period(ns):         1.347
Sources:            { BUFIO/O }

Check Type  Corner  Lib Pin         Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period  n/a     ISERDESE2/CLK   n/a            1.667         1.347       -0.320     ILOGIC_X1Y132  ISERDESE2_16/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.667         1.347       -0.320     ILOGIC_X1Y132  ISERDESE2_16/CLKB
Min Period  n/a     ISERDESE2/CLK   n/a            1.667         1.347       -0.320     ILOGIC_X1Y131  ISERDESE2_17/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.667         1.347       -0.320     ILOGIC_X1Y131  ISERDESE2_17/CLKB
Min Period  n/a     ISERDESE2/CLK   n/a            1.667         1.347       -0.320     ILOGIC_X1Y142  ISERDESE2_18/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.667         1.347       -0.320     ILOGIC_X1Y142  ISERDESE2_18/CLKB
Min Period  n/a     ISERDESE2/CLK   n/a            1.667         1.347       -0.320     ILOGIC_X1Y141  ISERDESE2_19/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.667         1.347       -0.320     ILOGIC_X1Y141  ISERDESE2_19/CLKB
Min Period  n/a     ISERDESE2/CLK   n/a            1.667         1.347       -0.320     ILOGIC_X1Y146  ISERDESE2_20/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.667         1.347       -0.320     ILOGIC_X1Y146  ISERDESE2_20/CLKB



---------------------------------------------------------------------------------------------------
From Clock:  hdmi_in0_pix_clk
  To Clock:  hdmi_in0_pix_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.523ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.033ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.117ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.523ns  (required time - arrival time)
  Source:                 FDPE_11/C
                            (rising edge-triggered cell FDPE clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            frame_chroma_downsampler_valid_n0_reg_r/R
                            (rising edge-triggered cell FDRE clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_in0_pix_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (hdmi_in0_pix_clk rise@6.734ns - hdmi_in0_pix_clk rise@0.000ns)
  Data Path Delay:        5.198ns  (logic 0.419ns (8.060%)  route 4.779ns (91.940%))
  Logic Levels:           0  
  Clock Path Skew:        -0.257ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.561ns = ( 8.295 - 6.734 ) 
    Source Clock Delay      (SCD):    1.817ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_in0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y9        BUFG                         0.000     0.000 r  BUFG_9/O
                         net (fo=1084, routed)        1.817     1.817    hdmi_in0_pix_clk
    SLICE_X159Y129       FDPE                                         r  FDPE_11/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y129       FDPE (Prop_fdpe_C_Q)         0.419     2.236 r  FDPE_11/Q
                         net (fo=840, routed)         4.779     7.016    hdmi_in0_pix_rst
    SLICE_X136Y155       FDRE                                         r  frame_chroma_downsampler_valid_n0_reg_r/R
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_in0_pix_clk rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y9        BUFG                         0.000     6.734 r  BUFG_9/O
                         net (fo=1084, routed)        1.561     8.295    hdmi_in0_pix_clk
    SLICE_X136Y155       FDRE                                         r  frame_chroma_downsampler_valid_n0_reg_r/C
                         clock pessimism              0.000     8.295    
                         clock uncertainty           -0.057     8.238    
    SLICE_X136Y155       FDRE (Setup_fdre_C_R)       -0.699     7.539    frame_chroma_downsampler_valid_n0_reg_r
  -------------------------------------------------------------------
                         required time                          7.539    
                         arrival time                          -7.016    
  -------------------------------------------------------------------
                         slack                                  0.523    

Slack (MET) :             0.523ns  (required time - arrival time)
  Source:                 FDPE_11/C
                            (rising edge-triggered cell FDPE clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            frame_chroma_downsampler_valid_n1_reg_r/R
                            (rising edge-triggered cell FDRE clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_in0_pix_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (hdmi_in0_pix_clk rise@6.734ns - hdmi_in0_pix_clk rise@0.000ns)
  Data Path Delay:        5.198ns  (logic 0.419ns (8.060%)  route 4.779ns (91.940%))
  Logic Levels:           0  
  Clock Path Skew:        -0.257ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.561ns = ( 8.295 - 6.734 ) 
    Source Clock Delay      (SCD):    1.817ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_in0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y9        BUFG                         0.000     0.000 r  BUFG_9/O
                         net (fo=1084, routed)        1.817     1.817    hdmi_in0_pix_clk
    SLICE_X159Y129       FDPE                                         r  FDPE_11/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y129       FDPE (Prop_fdpe_C_Q)         0.419     2.236 r  FDPE_11/Q
                         net (fo=840, routed)         4.779     7.016    hdmi_in0_pix_rst
    SLICE_X136Y155       FDRE                                         r  frame_chroma_downsampler_valid_n1_reg_r/R
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_in0_pix_clk rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y9        BUFG                         0.000     6.734 r  BUFG_9/O
                         net (fo=1084, routed)        1.561     8.295    hdmi_in0_pix_clk
    SLICE_X136Y155       FDRE                                         r  frame_chroma_downsampler_valid_n1_reg_r/C
                         clock pessimism              0.000     8.295    
                         clock uncertainty           -0.057     8.238    
    SLICE_X136Y155       FDRE (Setup_fdre_C_R)       -0.699     7.539    frame_chroma_downsampler_valid_n1_reg_r
  -------------------------------------------------------------------
                         required time                          7.539    
                         arrival time                          -7.016    
  -------------------------------------------------------------------
                         slack                                  0.523    

Slack (MET) :             0.523ns  (required time - arrival time)
  Source:                 FDPE_11/C
                            (rising edge-triggered cell FDPE clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            frame_next_de10_reg/R
                            (rising edge-triggered cell FDRE clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_in0_pix_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (hdmi_in0_pix_clk rise@6.734ns - hdmi_in0_pix_clk rise@0.000ns)
  Data Path Delay:        5.198ns  (logic 0.419ns (8.060%)  route 4.779ns (91.940%))
  Logic Levels:           0  
  Clock Path Skew:        -0.257ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.561ns = ( 8.295 - 6.734 ) 
    Source Clock Delay      (SCD):    1.817ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_in0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y9        BUFG                         0.000     0.000 r  BUFG_9/O
                         net (fo=1084, routed)        1.817     1.817    hdmi_in0_pix_clk
    SLICE_X159Y129       FDPE                                         r  FDPE_11/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y129       FDPE (Prop_fdpe_C_Q)         0.419     2.236 r  FDPE_11/Q
                         net (fo=840, routed)         4.779     7.016    hdmi_in0_pix_rst
    SLICE_X136Y155       FDRE                                         r  frame_next_de10_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_in0_pix_clk rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y9        BUFG                         0.000     6.734 r  BUFG_9/O
                         net (fo=1084, routed)        1.561     8.295    hdmi_in0_pix_clk
    SLICE_X136Y155       FDRE                                         r  frame_next_de10_reg/C
                         clock pessimism              0.000     8.295    
                         clock uncertainty           -0.057     8.238    
    SLICE_X136Y155       FDRE (Setup_fdre_C_R)       -0.699     7.539    frame_next_de10_reg
  -------------------------------------------------------------------
                         required time                          7.539    
                         arrival time                          -7.016    
  -------------------------------------------------------------------
                         slack                                  0.523    

Slack (MET) :             0.523ns  (required time - arrival time)
  Source:                 FDPE_11/C
                            (rising edge-triggered cell FDPE clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            frame_next_vsync10_reg/R
                            (rising edge-triggered cell FDRE clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_in0_pix_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (hdmi_in0_pix_clk rise@6.734ns - hdmi_in0_pix_clk rise@0.000ns)
  Data Path Delay:        5.198ns  (logic 0.419ns (8.060%)  route 4.779ns (91.940%))
  Logic Levels:           0  
  Clock Path Skew:        -0.257ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.561ns = ( 8.295 - 6.734 ) 
    Source Clock Delay      (SCD):    1.817ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_in0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y9        BUFG                         0.000     0.000 r  BUFG_9/O
                         net (fo=1084, routed)        1.817     1.817    hdmi_in0_pix_clk
    SLICE_X159Y129       FDPE                                         r  FDPE_11/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y129       FDPE (Prop_fdpe_C_Q)         0.419     2.236 r  FDPE_11/Q
                         net (fo=840, routed)         4.779     7.016    hdmi_in0_pix_rst
    SLICE_X136Y155       FDRE                                         r  frame_next_vsync10_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_in0_pix_clk rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y9        BUFG                         0.000     6.734 r  BUFG_9/O
                         net (fo=1084, routed)        1.561     8.295    hdmi_in0_pix_clk
    SLICE_X136Y155       FDRE                                         r  frame_next_vsync10_reg/C
                         clock pessimism              0.000     8.295    
                         clock uncertainty           -0.057     8.238    
    SLICE_X136Y155       FDRE (Setup_fdre_C_R)       -0.699     7.539    frame_next_vsync10_reg
  -------------------------------------------------------------------
                         required time                          7.539    
                         arrival time                          -7.016    
  -------------------------------------------------------------------
                         slack                                  0.523    

Slack (MET) :             0.560ns  (required time - arrival time)
  Source:                 FDPE_11/C
                            (rising edge-triggered cell FDPE clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            frame_cur_word_reg[33]/R
                            (rising edge-triggered cell FDRE clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_in0_pix_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (hdmi_in0_pix_clk rise@6.734ns - hdmi_in0_pix_clk rise@0.000ns)
  Data Path Delay:        5.255ns  (logic 0.419ns (7.974%)  route 4.836ns (92.026%))
  Logic Levels:           0  
  Clock Path Skew:        -0.259ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.559ns = ( 8.293 - 6.734 ) 
    Source Clock Delay      (SCD):    1.817ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_in0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y9        BUFG                         0.000     0.000 r  BUFG_9/O
                         net (fo=1084, routed)        1.817     1.817    hdmi_in0_pix_clk
    SLICE_X159Y129       FDPE                                         r  FDPE_11/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y129       FDPE (Prop_fdpe_C_Q)         0.419     2.236 r  FDPE_11/Q
                         net (fo=840, routed)         4.836     7.072    hdmi_in0_pix_rst
    SLICE_X137Y160       FDRE                                         r  frame_cur_word_reg[33]/R
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_in0_pix_clk rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y9        BUFG                         0.000     6.734 r  BUFG_9/O
                         net (fo=1084, routed)        1.559     8.293    hdmi_in0_pix_clk
    SLICE_X137Y160       FDRE                                         r  frame_cur_word_reg[33]/C
                         clock pessimism              0.000     8.293    
                         clock uncertainty           -0.057     8.236    
    SLICE_X137Y160       FDRE (Setup_fdre_C_R)       -0.604     7.632    frame_cur_word_reg[33]
  -------------------------------------------------------------------
                         required time                          7.632    
                         arrival time                          -7.072    
  -------------------------------------------------------------------
                         slack                                  0.560    

Slack (MET) :             0.560ns  (required time - arrival time)
  Source:                 FDPE_11/C
                            (rising edge-triggered cell FDPE clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            frame_cur_word_reg[35]/R
                            (rising edge-triggered cell FDRE clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_in0_pix_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (hdmi_in0_pix_clk rise@6.734ns - hdmi_in0_pix_clk rise@0.000ns)
  Data Path Delay:        5.255ns  (logic 0.419ns (7.974%)  route 4.836ns (92.026%))
  Logic Levels:           0  
  Clock Path Skew:        -0.259ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.559ns = ( 8.293 - 6.734 ) 
    Source Clock Delay      (SCD):    1.817ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_in0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y9        BUFG                         0.000     0.000 r  BUFG_9/O
                         net (fo=1084, routed)        1.817     1.817    hdmi_in0_pix_clk
    SLICE_X159Y129       FDPE                                         r  FDPE_11/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y129       FDPE (Prop_fdpe_C_Q)         0.419     2.236 r  FDPE_11/Q
                         net (fo=840, routed)         4.836     7.072    hdmi_in0_pix_rst
    SLICE_X137Y160       FDRE                                         r  frame_cur_word_reg[35]/R
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_in0_pix_clk rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y9        BUFG                         0.000     6.734 r  BUFG_9/O
                         net (fo=1084, routed)        1.559     8.293    hdmi_in0_pix_clk
    SLICE_X137Y160       FDRE                                         r  frame_cur_word_reg[35]/C
                         clock pessimism              0.000     8.293    
                         clock uncertainty           -0.057     8.236    
    SLICE_X137Y160       FDRE (Setup_fdre_C_R)       -0.604     7.632    frame_cur_word_reg[35]
  -------------------------------------------------------------------
                         required time                          7.632    
                         arrival time                          -7.072    
  -------------------------------------------------------------------
                         slack                                  0.560    

Slack (MET) :             0.560ns  (required time - arrival time)
  Source:                 FDPE_11/C
                            (rising edge-triggered cell FDPE clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            frame_cur_word_reg[37]/R
                            (rising edge-triggered cell FDRE clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_in0_pix_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (hdmi_in0_pix_clk rise@6.734ns - hdmi_in0_pix_clk rise@0.000ns)
  Data Path Delay:        5.255ns  (logic 0.419ns (7.974%)  route 4.836ns (92.026%))
  Logic Levels:           0  
  Clock Path Skew:        -0.259ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.559ns = ( 8.293 - 6.734 ) 
    Source Clock Delay      (SCD):    1.817ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_in0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y9        BUFG                         0.000     0.000 r  BUFG_9/O
                         net (fo=1084, routed)        1.817     1.817    hdmi_in0_pix_clk
    SLICE_X159Y129       FDPE                                         r  FDPE_11/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y129       FDPE (Prop_fdpe_C_Q)         0.419     2.236 r  FDPE_11/Q
                         net (fo=840, routed)         4.836     7.072    hdmi_in0_pix_rst
    SLICE_X137Y160       FDRE                                         r  frame_cur_word_reg[37]/R
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_in0_pix_clk rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y9        BUFG                         0.000     6.734 r  BUFG_9/O
                         net (fo=1084, routed)        1.559     8.293    hdmi_in0_pix_clk
    SLICE_X137Y160       FDRE                                         r  frame_cur_word_reg[37]/C
                         clock pessimism              0.000     8.293    
                         clock uncertainty           -0.057     8.236    
    SLICE_X137Y160       FDRE (Setup_fdre_C_R)       -0.604     7.632    frame_cur_word_reg[37]
  -------------------------------------------------------------------
                         required time                          7.632    
                         arrival time                          -7.072    
  -------------------------------------------------------------------
                         slack                                  0.560    

Slack (MET) :             0.560ns  (required time - arrival time)
  Source:                 FDPE_11/C
                            (rising edge-triggered cell FDPE clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            frame_cur_word_reg[43]/R
                            (rising edge-triggered cell FDRE clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_in0_pix_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (hdmi_in0_pix_clk rise@6.734ns - hdmi_in0_pix_clk rise@0.000ns)
  Data Path Delay:        5.255ns  (logic 0.419ns (7.974%)  route 4.836ns (92.026%))
  Logic Levels:           0  
  Clock Path Skew:        -0.259ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.559ns = ( 8.293 - 6.734 ) 
    Source Clock Delay      (SCD):    1.817ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_in0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y9        BUFG                         0.000     0.000 r  BUFG_9/O
                         net (fo=1084, routed)        1.817     1.817    hdmi_in0_pix_clk
    SLICE_X159Y129       FDPE                                         r  FDPE_11/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y129       FDPE (Prop_fdpe_C_Q)         0.419     2.236 r  FDPE_11/Q
                         net (fo=840, routed)         4.836     7.072    hdmi_in0_pix_rst
    SLICE_X137Y160       FDRE                                         r  frame_cur_word_reg[43]/R
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_in0_pix_clk rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y9        BUFG                         0.000     6.734 r  BUFG_9/O
                         net (fo=1084, routed)        1.559     8.293    hdmi_in0_pix_clk
    SLICE_X137Y160       FDRE                                         r  frame_cur_word_reg[43]/C
                         clock pessimism              0.000     8.293    
                         clock uncertainty           -0.057     8.236    
    SLICE_X137Y160       FDRE (Setup_fdre_C_R)       -0.604     7.632    frame_cur_word_reg[43]
  -------------------------------------------------------------------
                         required time                          7.632    
                         arrival time                          -7.072    
  -------------------------------------------------------------------
                         slack                                  0.560    

Slack (MET) :             0.560ns  (required time - arrival time)
  Source:                 FDPE_11/C
                            (rising edge-triggered cell FDPE clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            frame_cur_word_reg[47]/R
                            (rising edge-triggered cell FDRE clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_in0_pix_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (hdmi_in0_pix_clk rise@6.734ns - hdmi_in0_pix_clk rise@0.000ns)
  Data Path Delay:        5.255ns  (logic 0.419ns (7.974%)  route 4.836ns (92.026%))
  Logic Levels:           0  
  Clock Path Skew:        -0.259ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.559ns = ( 8.293 - 6.734 ) 
    Source Clock Delay      (SCD):    1.817ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_in0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y9        BUFG                         0.000     0.000 r  BUFG_9/O
                         net (fo=1084, routed)        1.817     1.817    hdmi_in0_pix_clk
    SLICE_X159Y129       FDPE                                         r  FDPE_11/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y129       FDPE (Prop_fdpe_C_Q)         0.419     2.236 r  FDPE_11/Q
                         net (fo=840, routed)         4.836     7.072    hdmi_in0_pix_rst
    SLICE_X137Y160       FDRE                                         r  frame_cur_word_reg[47]/R
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_in0_pix_clk rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y9        BUFG                         0.000     6.734 r  BUFG_9/O
                         net (fo=1084, routed)        1.559     8.293    hdmi_in0_pix_clk
    SLICE_X137Y160       FDRE                                         r  frame_cur_word_reg[47]/C
                         clock pessimism              0.000     8.293    
                         clock uncertainty           -0.057     8.236    
    SLICE_X137Y160       FDRE (Setup_fdre_C_R)       -0.604     7.632    frame_cur_word_reg[47]
  -------------------------------------------------------------------
                         required time                          7.632    
                         arrival time                          -7.072    
  -------------------------------------------------------------------
                         slack                                  0.560    

Slack (MET) :             0.574ns  (required time - arrival time)
  Source:                 FDPE_11/C
                            (rising edge-triggered cell FDPE clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            frame_rgb2ycbcr_record2_rgb_n_b_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_in0_pix_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (hdmi_in0_pix_clk rise@6.734ns - hdmi_in0_pix_clk rise@0.000ns)
  Data Path Delay:        5.232ns  (logic 0.419ns (8.008%)  route 4.813ns (91.992%))
  Logic Levels:           0  
  Clock Path Skew:        -0.172ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.565ns = ( 8.299 - 6.734 ) 
    Source Clock Delay      (SCD):    1.817ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_in0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y9        BUFG                         0.000     0.000 r  BUFG_9/O
                         net (fo=1084, routed)        1.817     1.817    hdmi_in0_pix_clk
    SLICE_X159Y129       FDPE                                         r  FDPE_11/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y129       FDPE (Prop_fdpe_C_Q)         0.419     2.236 r  FDPE_11/Q
                         net (fo=840, routed)         4.813     7.050    hdmi_in0_pix_rst
    SLICE_X108Y149       FDRE                                         r  frame_rgb2ycbcr_record2_rgb_n_b_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_in0_pix_clk rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y9        BUFG                         0.000     6.734 r  BUFG_9/O
                         net (fo=1084, routed)        1.565     8.299    hdmi_in0_pix_clk
    SLICE_X108Y149       FDRE                                         r  frame_rgb2ycbcr_record2_rgb_n_b_reg[0]/C
                         clock pessimism              0.080     8.379    
                         clock uncertainty           -0.057     8.323    
    SLICE_X108Y149       FDRE (Setup_fdre_C_R)       -0.699     7.624    frame_rgb2ycbcr_record2_rgb_n_b_reg[0]
  -------------------------------------------------------------------
                         required time                          7.624    
                         arrival time                          -7.050    
  -------------------------------------------------------------------
                         slack                                  0.574    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 frame_rgb2ycbcr_record2_rgb_n_g_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            frame_rgb2ycbcr_yraw_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_in0_pix_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hdmi_in0_pix_clk rise@0.000ns - hdmi_in0_pix_clk rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.273ns (63.263%)  route 0.159ns (36.737%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.864ns
    Source Clock Delay      (SCD):    0.596ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_in0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y9        BUFG                         0.000     0.000 r  BUFG_9/O
                         net (fo=1084, routed)        0.596     0.596    hdmi_in0_pix_clk
    SLICE_X136Y149       FDRE                                         r  frame_rgb2ycbcr_record2_rgb_n_g_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X136Y149       FDRE (Prop_fdre_C_Q)         0.164     0.760 r  frame_rgb2ycbcr_record2_rgb_n_g_reg[7]/Q
                         net (fo=1, routed)           0.159     0.918    frame_rgb2ycbcr_record2_rgb_n_g[7]
    SLICE_X132Y150       LUT2 (Prop_lut2_I1_O)        0.045     0.963 r  frame_rgb2ycbcr_yraw[7]_i_2/O
                         net (fo=1, routed)           0.000     0.963    frame_rgb2ycbcr_yraw[7]_i_2_n_0
    SLICE_X132Y150       CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.027 r  frame_rgb2ycbcr_yraw_reg[7]_i_1/O[3]
                         net (fo=3, routed)           0.000     1.027    frame_rgb2ycbcr_yraw_reg[7]_i_1_n_4
    SLICE_X132Y150       FDRE                                         r  frame_rgb2ycbcr_yraw_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_in0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y9        BUFG                         0.000     0.000 r  BUFG_9/O
                         net (fo=1084, routed)        0.864     0.864    hdmi_in0_pix_clk
    SLICE_X132Y150       FDRE                                         r  frame_rgb2ycbcr_yraw_reg[7]/C
                         clock pessimism              0.000     0.864    
    SLICE_X132Y150       FDRE (Hold_fdre_C_D)         0.130     0.994    frame_rgb2ycbcr_yraw_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.994    
                         arrival time                           1.027    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 frame_rgb2ycbcr_ca_mult_rg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            frame_rgb2ycbcr_carg_plus_cbbg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_in0_pix_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hdmi_in0_pix_clk rise@0.000ns - hdmi_in0_pix_clk rise@0.000ns)
  Data Path Delay:        0.416ns  (logic 0.249ns (59.872%)  route 0.167ns (40.128%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.867ns
    Source Clock Delay      (SCD):    0.594ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_in0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y9        BUFG                         0.000     0.000 r  BUFG_9/O
                         net (fo=1084, routed)        0.594     0.594    hdmi_in0_pix_clk
    SLICE_X135Y151       FDRE                                         r  frame_rgb2ycbcr_ca_mult_rg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X135Y151       FDRE (Prop_fdre_C_Q)         0.141     0.735 r  frame_rgb2ycbcr_ca_mult_rg_reg[8]/Q
                         net (fo=2, routed)           0.167     0.902    frame_rgb2ycbcr_ca_mult_rg[8]
    SLICE_X133Y148       LUT2 (Prop_lut2_I0_O)        0.045     0.947 r  frame_rgb2ycbcr_carg_plus_cbbg[8]_i_3/O
                         net (fo=1, routed)           0.000     0.947    frame_rgb2ycbcr_carg_plus_cbbg[8]_i_3_n_0
    SLICE_X133Y148       CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.010 r  frame_rgb2ycbcr_carg_plus_cbbg_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.010    frame_rgb2ycbcr_carg_plus_cbbg0[8]
    SLICE_X133Y148       FDRE                                         r  frame_rgb2ycbcr_carg_plus_cbbg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_in0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y9        BUFG                         0.000     0.000 r  BUFG_9/O
                         net (fo=1084, routed)        0.867     0.867    hdmi_in0_pix_clk
    SLICE_X133Y148       FDRE                                         r  frame_rgb2ycbcr_carg_plus_cbbg_reg[8]/C
                         clock pessimism              0.000     0.867    
    SLICE_X133Y148       FDRE (Hold_fdre_C_D)         0.105     0.972    frame_rgb2ycbcr_carg_plus_cbbg_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.972    
                         arrival time                           1.010    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 chansync_syncbuffer1_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            storage_16_reg_0_7_6_10/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_in0_pix_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hdmi_in0_pix_clk rise@0.000ns - hdmi_in0_pix_clk rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.141ns (38.159%)  route 0.229ns (61.841%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.891ns
    Source Clock Delay      (SCD):    0.619ns
    Clock Pessimism Removal (CPR):    0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_in0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y9        BUFG                         0.000     0.000 r  BUFG_9/O
                         net (fo=1084, routed)        0.619     0.619    hdmi_in0_pix_clk
    SLICE_X143Y146       FDRE                                         r  chansync_syncbuffer1_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X143Y146       FDRE (Prop_fdre_C_Q)         0.141     0.760 r  chansync_syncbuffer1_produce_reg[0]/Q
                         net (fo=19, routed)          0.229     0.988    storage_16_reg_0_7_6_10/ADDRD0
    SLICE_X142Y146       RAMD32                                       r  storage_16_reg_0_7_6_10/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_in0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y9        BUFG                         0.000     0.000 r  BUFG_9/O
                         net (fo=1084, routed)        0.891     0.891    storage_16_reg_0_7_6_10/WCLK
    SLICE_X142Y146       RAMD32                                       r  storage_16_reg_0_7_6_10/RAMA/CLK
                         clock pessimism             -0.259     0.632    
    SLICE_X142Y146       RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.942    storage_16_reg_0_7_6_10/RAMA
  -------------------------------------------------------------------
                         required time                         -0.942    
                         arrival time                           0.988    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 chansync_syncbuffer1_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            storage_16_reg_0_7_6_10/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_in0_pix_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hdmi_in0_pix_clk rise@0.000ns - hdmi_in0_pix_clk rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.141ns (38.159%)  route 0.229ns (61.841%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.891ns
    Source Clock Delay      (SCD):    0.619ns
    Clock Pessimism Removal (CPR):    0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_in0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y9        BUFG                         0.000     0.000 r  BUFG_9/O
                         net (fo=1084, routed)        0.619     0.619    hdmi_in0_pix_clk
    SLICE_X143Y146       FDRE                                         r  chansync_syncbuffer1_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X143Y146       FDRE (Prop_fdre_C_Q)         0.141     0.760 r  chansync_syncbuffer1_produce_reg[0]/Q
                         net (fo=19, routed)          0.229     0.988    storage_16_reg_0_7_6_10/ADDRD0
    SLICE_X142Y146       RAMD32                                       r  storage_16_reg_0_7_6_10/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_in0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y9        BUFG                         0.000     0.000 r  BUFG_9/O
                         net (fo=1084, routed)        0.891     0.891    storage_16_reg_0_7_6_10/WCLK
    SLICE_X142Y146       RAMD32                                       r  storage_16_reg_0_7_6_10/RAMA_D1/CLK
                         clock pessimism             -0.259     0.632    
    SLICE_X142Y146       RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.942    storage_16_reg_0_7_6_10/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -0.942    
                         arrival time                           0.988    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 chansync_syncbuffer1_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            storage_16_reg_0_7_6_10/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_in0_pix_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hdmi_in0_pix_clk rise@0.000ns - hdmi_in0_pix_clk rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.141ns (38.159%)  route 0.229ns (61.841%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.891ns
    Source Clock Delay      (SCD):    0.619ns
    Clock Pessimism Removal (CPR):    0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_in0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y9        BUFG                         0.000     0.000 r  BUFG_9/O
                         net (fo=1084, routed)        0.619     0.619    hdmi_in0_pix_clk
    SLICE_X143Y146       FDRE                                         r  chansync_syncbuffer1_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X143Y146       FDRE (Prop_fdre_C_Q)         0.141     0.760 r  chansync_syncbuffer1_produce_reg[0]/Q
                         net (fo=19, routed)          0.229     0.988    storage_16_reg_0_7_6_10/ADDRD0
    SLICE_X142Y146       RAMD32                                       r  storage_16_reg_0_7_6_10/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_in0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y9        BUFG                         0.000     0.000 r  BUFG_9/O
                         net (fo=1084, routed)        0.891     0.891    storage_16_reg_0_7_6_10/WCLK
    SLICE_X142Y146       RAMD32                                       r  storage_16_reg_0_7_6_10/RAMB/CLK
                         clock pessimism             -0.259     0.632    
    SLICE_X142Y146       RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.942    storage_16_reg_0_7_6_10/RAMB
  -------------------------------------------------------------------
                         required time                         -0.942    
                         arrival time                           0.988    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 chansync_syncbuffer1_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            storage_16_reg_0_7_6_10/RAMB_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_in0_pix_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hdmi_in0_pix_clk rise@0.000ns - hdmi_in0_pix_clk rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.141ns (38.159%)  route 0.229ns (61.841%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.891ns
    Source Clock Delay      (SCD):    0.619ns
    Clock Pessimism Removal (CPR):    0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_in0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y9        BUFG                         0.000     0.000 r  BUFG_9/O
                         net (fo=1084, routed)        0.619     0.619    hdmi_in0_pix_clk
    SLICE_X143Y146       FDRE                                         r  chansync_syncbuffer1_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X143Y146       FDRE (Prop_fdre_C_Q)         0.141     0.760 r  chansync_syncbuffer1_produce_reg[0]/Q
                         net (fo=19, routed)          0.229     0.988    storage_16_reg_0_7_6_10/ADDRD0
    SLICE_X142Y146       RAMD32                                       r  storage_16_reg_0_7_6_10/RAMB_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_in0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y9        BUFG                         0.000     0.000 r  BUFG_9/O
                         net (fo=1084, routed)        0.891     0.891    storage_16_reg_0_7_6_10/WCLK
    SLICE_X142Y146       RAMD32                                       r  storage_16_reg_0_7_6_10/RAMB_D1/CLK
                         clock pessimism             -0.259     0.632    
    SLICE_X142Y146       RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.942    storage_16_reg_0_7_6_10/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -0.942    
                         arrival time                           0.988    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 chansync_syncbuffer1_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            storage_16_reg_0_7_6_10/RAMC/WADR0
                            (rising edge-triggered cell RAMD32 clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_in0_pix_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hdmi_in0_pix_clk rise@0.000ns - hdmi_in0_pix_clk rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.141ns (38.159%)  route 0.229ns (61.841%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.891ns
    Source Clock Delay      (SCD):    0.619ns
    Clock Pessimism Removal (CPR):    0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_in0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y9        BUFG                         0.000     0.000 r  BUFG_9/O
                         net (fo=1084, routed)        0.619     0.619    hdmi_in0_pix_clk
    SLICE_X143Y146       FDRE                                         r  chansync_syncbuffer1_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X143Y146       FDRE (Prop_fdre_C_Q)         0.141     0.760 r  chansync_syncbuffer1_produce_reg[0]/Q
                         net (fo=19, routed)          0.229     0.988    storage_16_reg_0_7_6_10/ADDRD0
    SLICE_X142Y146       RAMD32                                       r  storage_16_reg_0_7_6_10/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_in0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y9        BUFG                         0.000     0.000 r  BUFG_9/O
                         net (fo=1084, routed)        0.891     0.891    storage_16_reg_0_7_6_10/WCLK
    SLICE_X142Y146       RAMD32                                       r  storage_16_reg_0_7_6_10/RAMC/CLK
                         clock pessimism             -0.259     0.632    
    SLICE_X142Y146       RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.942    storage_16_reg_0_7_6_10/RAMC
  -------------------------------------------------------------------
                         required time                         -0.942    
                         arrival time                           0.988    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 chansync_syncbuffer1_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            storage_16_reg_0_7_6_10/RAMC_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_in0_pix_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hdmi_in0_pix_clk rise@0.000ns - hdmi_in0_pix_clk rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.141ns (38.159%)  route 0.229ns (61.841%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.891ns
    Source Clock Delay      (SCD):    0.619ns
    Clock Pessimism Removal (CPR):    0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_in0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y9        BUFG                         0.000     0.000 r  BUFG_9/O
                         net (fo=1084, routed)        0.619     0.619    hdmi_in0_pix_clk
    SLICE_X143Y146       FDRE                                         r  chansync_syncbuffer1_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X143Y146       FDRE (Prop_fdre_C_Q)         0.141     0.760 r  chansync_syncbuffer1_produce_reg[0]/Q
                         net (fo=19, routed)          0.229     0.988    storage_16_reg_0_7_6_10/ADDRD0
    SLICE_X142Y146       RAMD32                                       r  storage_16_reg_0_7_6_10/RAMC_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_in0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y9        BUFG                         0.000     0.000 r  BUFG_9/O
                         net (fo=1084, routed)        0.891     0.891    storage_16_reg_0_7_6_10/WCLK
    SLICE_X142Y146       RAMD32                                       r  storage_16_reg_0_7_6_10/RAMC_D1/CLK
                         clock pessimism             -0.259     0.632    
    SLICE_X142Y146       RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.942    storage_16_reg_0_7_6_10/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -0.942    
                         arrival time                           0.988    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 chansync_syncbuffer1_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            storage_16_reg_0_7_6_10/RAMD/ADR0
                            (rising edge-triggered cell RAMS32 clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_in0_pix_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hdmi_in0_pix_clk rise@0.000ns - hdmi_in0_pix_clk rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.141ns (38.159%)  route 0.229ns (61.841%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.891ns
    Source Clock Delay      (SCD):    0.619ns
    Clock Pessimism Removal (CPR):    0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_in0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y9        BUFG                         0.000     0.000 r  BUFG_9/O
                         net (fo=1084, routed)        0.619     0.619    hdmi_in0_pix_clk
    SLICE_X143Y146       FDRE                                         r  chansync_syncbuffer1_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X143Y146       FDRE (Prop_fdre_C_Q)         0.141     0.760 r  chansync_syncbuffer1_produce_reg[0]/Q
                         net (fo=19, routed)          0.229     0.988    storage_16_reg_0_7_6_10/ADDRD0
    SLICE_X142Y146       RAMS32                                       r  storage_16_reg_0_7_6_10/RAMD/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_in0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y9        BUFG                         0.000     0.000 r  BUFG_9/O
                         net (fo=1084, routed)        0.891     0.891    storage_16_reg_0_7_6_10/WCLK
    SLICE_X142Y146       RAMS32                                       r  storage_16_reg_0_7_6_10/RAMD/CLK
                         clock pessimism             -0.259     0.632    
    SLICE_X142Y146       RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     0.942    storage_16_reg_0_7_6_10/RAMD
  -------------------------------------------------------------------
                         required time                         -0.942    
                         arrival time                           0.988    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 chansync_syncbuffer1_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            storage_16_reg_0_7_6_10/RAMD_D1/ADR0
                            (rising edge-triggered cell RAMS32 clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_in0_pix_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hdmi_in0_pix_clk rise@0.000ns - hdmi_in0_pix_clk rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.141ns (38.159%)  route 0.229ns (61.841%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.891ns
    Source Clock Delay      (SCD):    0.619ns
    Clock Pessimism Removal (CPR):    0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_in0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y9        BUFG                         0.000     0.000 r  BUFG_9/O
                         net (fo=1084, routed)        0.619     0.619    hdmi_in0_pix_clk
    SLICE_X143Y146       FDRE                                         r  chansync_syncbuffer1_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X143Y146       FDRE (Prop_fdre_C_Q)         0.141     0.760 r  chansync_syncbuffer1_produce_reg[0]/Q
                         net (fo=19, routed)          0.229     0.988    storage_16_reg_0_7_6_10/ADDRD0
    SLICE_X142Y146       RAMS32                                       r  storage_16_reg_0_7_6_10/RAMD_D1/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_in0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y9        BUFG                         0.000     0.000 r  BUFG_9/O
                         net (fo=1084, routed)        0.891     0.891    storage_16_reg_0_7_6_10/WCLK
    SLICE_X142Y146       RAMS32                                       r  storage_16_reg_0_7_6_10/RAMD_D1/CLK
                         clock pessimism             -0.259     0.632    
    SLICE_X142Y146       RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     0.942    storage_16_reg_0_7_6_10/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -0.942    
                         arrival time                           0.988    
  -------------------------------------------------------------------
                         slack                                  0.047    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         hdmi_in0_pix_clk
Waveform(ns):       { 0.000 3.367 }
Period(ns):         6.734
Sources:            { BUFG_9/O }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     DSP48E1/CLK         n/a            3.395         6.734       3.339      DSP48_X6Y61     frame_rgb2ycbcr_cd_mult_byraw_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.395         6.734       3.339      DSP48_X6Y60     frame_rgb2ycbcr_cc_mult_ryraw_reg/CLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         6.734       4.158      RAMB36_X7Y32    storage_18_reg_0/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         6.734       4.158      RAMB36_X7Y33    storage_18_reg_1/CLKBWRCLK
Min Period        n/a     FDRE/C              n/a            1.000         6.734       5.734      SLICE_X136Y149  C[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         6.734       5.734      SLICE_X136Y149  C[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         6.734       5.734      SLICE_X136Y149  C[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         6.734       5.734      SLICE_X109Y152  frame_rgb2ycbcr_cr_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         6.734       5.734      SLICE_X100Y154  frame_rgb2ycbcr_cr_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         6.734       5.734      SLICE_X100Y154  frame_rgb2ycbcr_cr_reg[11]/C
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         3.367       2.117      SLICE_X140Y145  storage_15_reg_0_7_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         3.367       2.117      SLICE_X140Y145  storage_15_reg_0_7_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         3.367       2.117      SLICE_X140Y145  storage_15_reg_0_7_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         3.367       2.117      SLICE_X140Y145  storage_15_reg_0_7_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         3.367       2.117      SLICE_X140Y145  storage_15_reg_0_7_0_5/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         3.367       2.117      SLICE_X140Y145  storage_15_reg_0_7_0_5/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         3.367       2.117      SLICE_X140Y145  storage_15_reg_0_7_0_5/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         3.367       2.117      SLICE_X140Y145  storage_15_reg_0_7_0_5/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         3.367       2.117      SLICE_X140Y144  storage_15_reg_0_7_6_10/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         3.367       2.117      SLICE_X140Y144  storage_15_reg_0_7_6_10/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         3.367       2.117      SLICE_X140Y145  storage_15_reg_0_7_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         3.367       2.117      SLICE_X140Y145  storage_15_reg_0_7_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         3.367       2.117      SLICE_X140Y145  storage_15_reg_0_7_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         3.367       2.117      SLICE_X140Y145  storage_15_reg_0_7_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         3.367       2.117      SLICE_X140Y145  storage_15_reg_0_7_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         3.367       2.117      SLICE_X140Y145  storage_15_reg_0_7_0_5/RAMC_D1/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         3.367       2.117      SLICE_X140Y145  storage_15_reg_0_7_0_5/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         3.367       2.117      SLICE_X140Y145  storage_15_reg_0_7_0_5/RAMD_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         3.367       2.117      SLICE_X140Y144  storage_15_reg_0_7_6_10/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         3.367       2.117      SLICE_X140Y144  storage_15_reg_0_7_6_10/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  hdmi_out0_pix5x_clk
  To Clock:  hdmi_out0_pix5x_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            8  Failing Endpoints,  Worst Slack       -0.320ns,  Total Violation       -2.560ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         hdmi_out0_pix5x_clk
Waveform(ns):       { 0.000 0.674 }
Period(ns):         1.347
Sources:            { BUFG_11/O }

Check Type  Corner  Lib Pin        Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         1.347       -0.320     OLOGIC_X1Y148  OSERDESE2_45/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         1.347       -0.320     OLOGIC_X1Y147  OSERDESE2_46/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         1.347       -0.320     OLOGIC_X1Y140  OSERDESE2_47/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         1.347       -0.320     OLOGIC_X1Y139  OSERDESE2_48/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         1.347       -0.320     OLOGIC_X1Y136  OSERDESE2_49/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         1.347       -0.320     OLOGIC_X1Y135  OSERDESE2_50/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         1.347       -0.320     OLOGIC_X1Y134  OSERDESE2_51/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         1.347       -0.320     OLOGIC_X1Y133  OSERDESE2_52/CLK



---------------------------------------------------------------------------------------------------
From Clock:  hdmi_out0_pix_clk
  To Clock:  hdmi_out0_pix_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.456ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.035ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.117ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.456ns  (required time - arrival time)
  Source:                 hdmi_out0_dram_port_cmd_buffer_consume_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_out0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            storage_21_reg_0/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by hdmi_out0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_out0_pix_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (hdmi_out0_pix_clk rise@6.734ns - hdmi_out0_pix_clk rise@0.000ns)
  Data Path Delay:        5.645ns  (logic 1.698ns (30.079%)  route 3.947ns (69.921%))
  Logic Levels:           7  (LUT3=1 LUT4=1 LUT5=2 LUT6=2 RAMD32=1)
  Clock Path Skew:        -0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.659ns = ( 8.393 - 6.734 ) 
    Source Clock Delay      (SCD):    1.743ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_out0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_10/O
                         net (fo=857, routed)         1.743     1.743    hdmi_out0_pix_clk
    SLICE_X143Y150       FDRE                                         r  hdmi_out0_dram_port_cmd_buffer_consume_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X143Y150       FDRE (Prop_fdre_C_Q)         0.419     2.162 r  hdmi_out0_dram_port_cmd_buffer_consume_reg[1]/Q
                         net (fo=13, routed)          0.987     3.149    storage_22_reg_0_3_0_5/ADDRC1
    SLICE_X142Y151       RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.328     3.477 f  storage_22_reg_0_3_0_5/RAMC/O
                         net (fo=1, routed)           0.436     3.913    hdmi_out0_dram_port_cmd_buffer_fifo_out_payload_sel[4]
    SLICE_X143Y152       LUT4 (Prop_lut4_I2_O)        0.331     4.244 f  storage_21_reg_0_i_86/O
                         net (fo=1, routed)           0.404     4.648    storage_21_reg_0_i_86_n_0
    SLICE_X143Y153       LUT5 (Prop_lut5_I4_O)        0.124     4.772 f  storage_21_reg_0_i_85/O
                         net (fo=1, routed)           0.292     5.064    storage_21_reg_0_i_85_n_0
    SLICE_X143Y152       LUT6 (Prop_lut6_I5_O)        0.124     5.188 f  storage_21_reg_0_i_82/O
                         net (fo=2, routed)           0.160     5.348    hdmi_out0_dram_port_rdata_chunk_valid
    SLICE_X143Y152       LUT5 (Prop_lut5_I2_O)        0.124     5.472 r  storage_21_reg_0_i_79/O
                         net (fo=9, routed)           0.351     5.823    hdmi_out0_dram_port_rdata_converter_source_ready
    SLICE_X142Y154       LUT6 (Prop_lut6_I3_O)        0.124     5.947 r  storage_21_reg_0_i_80/O
                         net (fo=9, routed)           0.565     6.512    hdmi_out0_dram_port_rdata_fifo_graycounter1_ce
    SLICE_X141Y155       LUT3 (Prop_lut3_I1_O)        0.124     6.636 r  storage_21_reg_0_i_4/O
                         net (fo=3, routed)           0.752     7.388    hdmi_out0_dram_port_rdata_fifo_graycounter1_q_next_binary[1]
    RAMB36_X7Y30         RAMB36E1                                     r  storage_21_reg_0/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_out0_pix_clk rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     6.734 r  BUFG_10/O
                         net (fo=857, routed)         1.659     8.393    hdmi_out0_pix_clk
    RAMB36_X7Y30         RAMB36E1                                     r  storage_21_reg_0/CLKARDCLK
                         clock pessimism              0.078     8.471    
                         clock uncertainty           -0.062     8.410    
    RAMB36_X7Y30         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.566     7.844    storage_21_reg_0
  -------------------------------------------------------------------
                         required time                          7.844    
                         arrival time                          -7.388    
  -------------------------------------------------------------------
                         slack                                  0.456    

Slack (MET) :             0.582ns  (required time - arrival time)
  Source:                 hdmi_out0_dram_port_cmd_buffer_consume_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_out0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            storage_21_reg_1/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by hdmi_out0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_out0_pix_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (hdmi_out0_pix_clk rise@6.734ns - hdmi_out0_pix_clk rise@0.000ns)
  Data Path Delay:        5.517ns  (logic 1.698ns (30.779%)  route 3.819ns (69.221%))
  Logic Levels:           7  (LUT4=1 LUT5=3 LUT6=2 RAMD32=1)
  Clock Path Skew:        -0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.657ns = ( 8.391 - 6.734 ) 
    Source Clock Delay      (SCD):    1.743ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_out0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_10/O
                         net (fo=857, routed)         1.743     1.743    hdmi_out0_pix_clk
    SLICE_X143Y150       FDRE                                         r  hdmi_out0_dram_port_cmd_buffer_consume_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X143Y150       FDRE (Prop_fdre_C_Q)         0.419     2.162 r  hdmi_out0_dram_port_cmd_buffer_consume_reg[1]/Q
                         net (fo=13, routed)          0.987     3.149    storage_22_reg_0_3_0_5/ADDRC1
    SLICE_X142Y151       RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.328     3.477 f  storage_22_reg_0_3_0_5/RAMC/O
                         net (fo=1, routed)           0.436     3.913    hdmi_out0_dram_port_cmd_buffer_fifo_out_payload_sel[4]
    SLICE_X143Y152       LUT4 (Prop_lut4_I2_O)        0.331     4.244 f  storage_21_reg_0_i_86/O
                         net (fo=1, routed)           0.404     4.648    storage_21_reg_0_i_86_n_0
    SLICE_X143Y153       LUT5 (Prop_lut5_I4_O)        0.124     4.772 f  storage_21_reg_0_i_85/O
                         net (fo=1, routed)           0.292     5.064    storage_21_reg_0_i_85_n_0
    SLICE_X143Y152       LUT6 (Prop_lut6_I5_O)        0.124     5.188 f  storage_21_reg_0_i_82/O
                         net (fo=2, routed)           0.160     5.348    hdmi_out0_dram_port_rdata_chunk_valid
    SLICE_X143Y152       LUT5 (Prop_lut5_I2_O)        0.124     5.472 r  storage_21_reg_0_i_79/O
                         net (fo=9, routed)           0.351     5.823    hdmi_out0_dram_port_rdata_converter_source_ready
    SLICE_X142Y154       LUT6 (Prop_lut6_I3_O)        0.124     5.947 r  storage_21_reg_0_i_80/O
                         net (fo=9, routed)           0.560     6.507    hdmi_out0_dram_port_rdata_fifo_graycounter1_ce
    SLICE_X141Y155       LUT5 (Prop_lut5_I3_O)        0.124     6.631 r  storage_21_reg_0_i_2/O
                         net (fo=3, routed)           0.629     7.260    hdmi_out0_dram_port_rdata_fifo_graycounter1_q_next_binary[3]
    RAMB36_X7Y31         RAMB36E1                                     r  storage_21_reg_1/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_out0_pix_clk rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     6.734 r  BUFG_10/O
                         net (fo=857, routed)         1.657     8.391    hdmi_out0_pix_clk
    RAMB36_X7Y31         RAMB36E1                                     r  storage_21_reg_1/CLKARDCLK
                         clock pessimism              0.078     8.469    
                         clock uncertainty           -0.062     8.408    
    RAMB36_X7Y31         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.566     7.842    storage_21_reg_1
  -------------------------------------------------------------------
                         required time                          7.842    
                         arrival time                          -7.260    
  -------------------------------------------------------------------
                         slack                                  0.582    

Slack (MET) :             0.594ns  (required time - arrival time)
  Source:                 hdmi_out0_dram_port_cmd_buffer_consume_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_out0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            hdmi_out0_core_dmareader_fifo_level0_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by hdmi_out0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_out0_pix_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (hdmi_out0_pix_clk rise@6.734ns - hdmi_out0_pix_clk rise@0.000ns)
  Data Path Delay:        6.147ns  (logic 2.664ns (43.337%)  route 3.483ns (56.663%))
  Logic Levels:           11  (CARRY4=4 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=2 RAMD32=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.625ns = ( 8.359 - 6.734 ) 
    Source Clock Delay      (SCD):    1.743ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_out0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_10/O
                         net (fo=857, routed)         1.743     1.743    hdmi_out0_pix_clk
    SLICE_X143Y150       FDRE                                         r  hdmi_out0_dram_port_cmd_buffer_consume_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X143Y150       FDRE (Prop_fdre_C_Q)         0.419     2.162 r  hdmi_out0_dram_port_cmd_buffer_consume_reg[1]/Q
                         net (fo=13, routed)          0.987     3.149    storage_22_reg_0_3_0_5/ADDRC1
    SLICE_X142Y151       RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.328     3.477 r  storage_22_reg_0_3_0_5/RAMC/O
                         net (fo=1, routed)           0.436     3.913    hdmi_out0_dram_port_cmd_buffer_fifo_out_payload_sel[4]
    SLICE_X143Y152       LUT4 (Prop_lut4_I2_O)        0.331     4.244 r  storage_21_reg_0_i_86/O
                         net (fo=1, routed)           0.404     4.648    storage_21_reg_0_i_86_n_0
    SLICE_X143Y153       LUT5 (Prop_lut5_I4_O)        0.124     4.772 r  storage_21_reg_0_i_85/O
                         net (fo=1, routed)           0.292     5.064    storage_21_reg_0_i_85_n_0
    SLICE_X143Y152       LUT6 (Prop_lut6_I5_O)        0.124     5.188 r  storage_21_reg_0_i_82/O
                         net (fo=2, routed)           0.362     5.550    hdmi_out0_dram_port_rdata_chunk_valid
    SLICE_X142Y152       LUT6 (Prop_lut6_I5_O)        0.124     5.674 r  storage_24_reg_0_i_16/O
                         net (fo=19, routed)          0.211     5.885    storage_24_reg_0_i_16_n_0
    SLICE_X142Y152       LUT3 (Prop_lut3_I0_O)        0.124     6.009 r  hdmi_out0_core_dmareader_fifo_produce[0]_i_1/O
                         net (fo=27, routed)          0.791     6.800    hdmi_out0_core_dmareader_fifo_wrport_we
    SLICE_X144Y150       LUT2 (Prop_lut2_I0_O)        0.124     6.924 r  hdmi_out0_core_dmareader_fifo_level0[0]_i_8/O
                         net (fo=1, routed)           0.000     6.924    hdmi_out0_core_dmareader_fifo_level0[0]_i_8_n_0
    SLICE_X144Y150       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.437 r  hdmi_out0_core_dmareader_fifo_level0_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.437    hdmi_out0_core_dmareader_fifo_level0_reg[0]_i_2_n_0
    SLICE_X144Y151       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.554 r  hdmi_out0_core_dmareader_fifo_level0_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.554    hdmi_out0_core_dmareader_fifo_level0_reg[4]_i_1_n_0
    SLICE_X144Y152       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.671 r  hdmi_out0_core_dmareader_fifo_level0_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.671    hdmi_out0_core_dmareader_fifo_level0_reg[8]_i_1_n_0
    SLICE_X144Y153       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.890 r  hdmi_out0_core_dmareader_fifo_level0_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.890    hdmi_out0_core_dmareader_fifo_level0_reg[12]_i_1_n_7
    SLICE_X144Y153       FDRE                                         r  hdmi_out0_core_dmareader_fifo_level0_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_out0_pix_clk rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     6.734 r  BUFG_10/O
                         net (fo=857, routed)         1.625     8.359    hdmi_out0_pix_clk
    SLICE_X144Y153       FDRE                                         r  hdmi_out0_core_dmareader_fifo_level0_reg[12]/C
                         clock pessimism              0.078     8.437    
                         clock uncertainty           -0.062     8.375    
    SLICE_X144Y153       FDRE (Setup_fdre_C_D)        0.109     8.484    hdmi_out0_core_dmareader_fifo_level0_reg[12]
  -------------------------------------------------------------------
                         required time                          8.484    
                         arrival time                          -7.890    
  -------------------------------------------------------------------
                         slack                                  0.594    

Slack (MET) :             0.597ns  (required time - arrival time)
  Source:                 hdmi_out0_dram_port_cmd_buffer_consume_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_out0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            storage_21_reg_1/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by hdmi_out0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_out0_pix_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (hdmi_out0_pix_clk rise@6.734ns - hdmi_out0_pix_clk rise@0.000ns)
  Data Path Delay:        5.501ns  (logic 1.698ns (30.866%)  route 3.803ns (69.134%))
  Logic Levels:           7  (LUT3=1 LUT4=1 LUT5=2 LUT6=2 RAMD32=1)
  Clock Path Skew:        -0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.657ns = ( 8.391 - 6.734 ) 
    Source Clock Delay      (SCD):    1.743ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_out0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_10/O
                         net (fo=857, routed)         1.743     1.743    hdmi_out0_pix_clk
    SLICE_X143Y150       FDRE                                         r  hdmi_out0_dram_port_cmd_buffer_consume_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X143Y150       FDRE (Prop_fdre_C_Q)         0.419     2.162 r  hdmi_out0_dram_port_cmd_buffer_consume_reg[1]/Q
                         net (fo=13, routed)          0.987     3.149    storage_22_reg_0_3_0_5/ADDRC1
    SLICE_X142Y151       RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.328     3.477 f  storage_22_reg_0_3_0_5/RAMC/O
                         net (fo=1, routed)           0.436     3.913    hdmi_out0_dram_port_cmd_buffer_fifo_out_payload_sel[4]
    SLICE_X143Y152       LUT4 (Prop_lut4_I2_O)        0.331     4.244 f  storage_21_reg_0_i_86/O
                         net (fo=1, routed)           0.404     4.648    storage_21_reg_0_i_86_n_0
    SLICE_X143Y153       LUT5 (Prop_lut5_I4_O)        0.124     4.772 f  storage_21_reg_0_i_85/O
                         net (fo=1, routed)           0.292     5.064    storage_21_reg_0_i_85_n_0
    SLICE_X143Y152       LUT6 (Prop_lut6_I5_O)        0.124     5.188 f  storage_21_reg_0_i_82/O
                         net (fo=2, routed)           0.160     5.348    hdmi_out0_dram_port_rdata_chunk_valid
    SLICE_X143Y152       LUT5 (Prop_lut5_I2_O)        0.124     5.472 r  storage_21_reg_0_i_79/O
                         net (fo=9, routed)           0.351     5.823    hdmi_out0_dram_port_rdata_converter_source_ready
    SLICE_X142Y154       LUT6 (Prop_lut6_I3_O)        0.124     5.947 r  storage_21_reg_0_i_80/O
                         net (fo=9, routed)           0.565     6.512    hdmi_out0_dram_port_rdata_fifo_graycounter1_ce
    SLICE_X141Y155       LUT3 (Prop_lut3_I1_O)        0.124     6.636 r  storage_21_reg_0_i_4/O
                         net (fo=3, routed)           0.608     7.244    hdmi_out0_dram_port_rdata_fifo_graycounter1_q_next_binary[1]
    RAMB36_X7Y31         RAMB36E1                                     r  storage_21_reg_1/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_out0_pix_clk rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     6.734 r  BUFG_10/O
                         net (fo=857, routed)         1.657     8.391    hdmi_out0_pix_clk
    RAMB36_X7Y31         RAMB36E1                                     r  storage_21_reg_1/CLKARDCLK
                         clock pessimism              0.078     8.469    
                         clock uncertainty           -0.062     8.408    
    RAMB36_X7Y31         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.566     7.842    storage_21_reg_1
  -------------------------------------------------------------------
                         required time                          7.842    
                         arrival time                          -7.244    
  -------------------------------------------------------------------
                         slack                                  0.597    

Slack (MET) :             0.603ns  (required time - arrival time)
  Source:                 hdmi_out0_dram_port_cmd_buffer_consume_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_out0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            storage_21_reg_0/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by hdmi_out0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_out0_pix_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (hdmi_out0_pix_clk rise@6.734ns - hdmi_out0_pix_clk rise@0.000ns)
  Data Path Delay:        5.497ns  (logic 1.698ns (30.888%)  route 3.799ns (69.112%))
  Logic Levels:           7  (LUT4=1 LUT5=3 LUT6=2 RAMD32=1)
  Clock Path Skew:        -0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.659ns = ( 8.393 - 6.734 ) 
    Source Clock Delay      (SCD):    1.743ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_out0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_10/O
                         net (fo=857, routed)         1.743     1.743    hdmi_out0_pix_clk
    SLICE_X143Y150       FDRE                                         r  hdmi_out0_dram_port_cmd_buffer_consume_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X143Y150       FDRE (Prop_fdre_C_Q)         0.419     2.162 r  hdmi_out0_dram_port_cmd_buffer_consume_reg[1]/Q
                         net (fo=13, routed)          0.987     3.149    storage_22_reg_0_3_0_5/ADDRC1
    SLICE_X142Y151       RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.328     3.477 f  storage_22_reg_0_3_0_5/RAMC/O
                         net (fo=1, routed)           0.436     3.913    hdmi_out0_dram_port_cmd_buffer_fifo_out_payload_sel[4]
    SLICE_X143Y152       LUT4 (Prop_lut4_I2_O)        0.331     4.244 f  storage_21_reg_0_i_86/O
                         net (fo=1, routed)           0.404     4.648    storage_21_reg_0_i_86_n_0
    SLICE_X143Y153       LUT5 (Prop_lut5_I4_O)        0.124     4.772 f  storage_21_reg_0_i_85/O
                         net (fo=1, routed)           0.292     5.064    storage_21_reg_0_i_85_n_0
    SLICE_X143Y152       LUT6 (Prop_lut6_I5_O)        0.124     5.188 f  storage_21_reg_0_i_82/O
                         net (fo=2, routed)           0.160     5.348    hdmi_out0_dram_port_rdata_chunk_valid
    SLICE_X143Y152       LUT5 (Prop_lut5_I2_O)        0.124     5.472 r  storage_21_reg_0_i_79/O
                         net (fo=9, routed)           0.351     5.823    hdmi_out0_dram_port_rdata_converter_source_ready
    SLICE_X142Y154       LUT6 (Prop_lut6_I3_O)        0.124     5.947 r  storage_21_reg_0_i_80/O
                         net (fo=9, routed)           0.560     6.507    hdmi_out0_dram_port_rdata_fifo_graycounter1_ce
    SLICE_X141Y155       LUT5 (Prop_lut5_I3_O)        0.124     6.631 r  storage_21_reg_0_i_2/O
                         net (fo=3, routed)           0.609     7.240    hdmi_out0_dram_port_rdata_fifo_graycounter1_q_next_binary[3]
    RAMB36_X7Y30         RAMB36E1                                     r  storage_21_reg_0/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_out0_pix_clk rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     6.734 r  BUFG_10/O
                         net (fo=857, routed)         1.659     8.393    hdmi_out0_pix_clk
    RAMB36_X7Y30         RAMB36E1                                     r  storage_21_reg_0/CLKARDCLK
                         clock pessimism              0.078     8.471    
                         clock uncertainty           -0.062     8.410    
    RAMB36_X7Y30         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.566     7.844    storage_21_reg_0
  -------------------------------------------------------------------
                         required time                          7.844    
                         arrival time                          -7.240    
  -------------------------------------------------------------------
                         slack                                  0.603    

Slack (MET) :             0.608ns  (required time - arrival time)
  Source:                 hdmi_out0_dram_port_cmd_buffer_consume_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_out0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            hdmi_out0_core_dmareader_fifo_level0_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by hdmi_out0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_out0_pix_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (hdmi_out0_pix_clk rise@6.734ns - hdmi_out0_pix_clk rise@0.000ns)
  Data Path Delay:        6.134ns  (logic 2.651ns (43.217%)  route 3.483ns (56.783%))
  Logic Levels:           10  (CARRY4=3 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=2 RAMD32=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.626ns = ( 8.360 - 6.734 ) 
    Source Clock Delay      (SCD):    1.743ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_out0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_10/O
                         net (fo=857, routed)         1.743     1.743    hdmi_out0_pix_clk
    SLICE_X143Y150       FDRE                                         r  hdmi_out0_dram_port_cmd_buffer_consume_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X143Y150       FDRE (Prop_fdre_C_Q)         0.419     2.162 r  hdmi_out0_dram_port_cmd_buffer_consume_reg[1]/Q
                         net (fo=13, routed)          0.987     3.149    storage_22_reg_0_3_0_5/ADDRC1
    SLICE_X142Y151       RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.328     3.477 r  storage_22_reg_0_3_0_5/RAMC/O
                         net (fo=1, routed)           0.436     3.913    hdmi_out0_dram_port_cmd_buffer_fifo_out_payload_sel[4]
    SLICE_X143Y152       LUT4 (Prop_lut4_I2_O)        0.331     4.244 r  storage_21_reg_0_i_86/O
                         net (fo=1, routed)           0.404     4.648    storage_21_reg_0_i_86_n_0
    SLICE_X143Y153       LUT5 (Prop_lut5_I4_O)        0.124     4.772 r  storage_21_reg_0_i_85/O
                         net (fo=1, routed)           0.292     5.064    storage_21_reg_0_i_85_n_0
    SLICE_X143Y152       LUT6 (Prop_lut6_I5_O)        0.124     5.188 r  storage_21_reg_0_i_82/O
                         net (fo=2, routed)           0.362     5.550    hdmi_out0_dram_port_rdata_chunk_valid
    SLICE_X142Y152       LUT6 (Prop_lut6_I5_O)        0.124     5.674 r  storage_24_reg_0_i_16/O
                         net (fo=19, routed)          0.211     5.885    storage_24_reg_0_i_16_n_0
    SLICE_X142Y152       LUT3 (Prop_lut3_I0_O)        0.124     6.009 r  hdmi_out0_core_dmareader_fifo_produce[0]_i_1/O
                         net (fo=27, routed)          0.791     6.800    hdmi_out0_core_dmareader_fifo_wrport_we
    SLICE_X144Y150       LUT2 (Prop_lut2_I0_O)        0.124     6.924 r  hdmi_out0_core_dmareader_fifo_level0[0]_i_8/O
                         net (fo=1, routed)           0.000     6.924    hdmi_out0_core_dmareader_fifo_level0[0]_i_8_n_0
    SLICE_X144Y150       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.437 r  hdmi_out0_core_dmareader_fifo_level0_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.437    hdmi_out0_core_dmareader_fifo_level0_reg[0]_i_2_n_0
    SLICE_X144Y151       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.554 r  hdmi_out0_core_dmareader_fifo_level0_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.554    hdmi_out0_core_dmareader_fifo_level0_reg[4]_i_1_n_0
    SLICE_X144Y152       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.877 r  hdmi_out0_core_dmareader_fifo_level0_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.877    hdmi_out0_core_dmareader_fifo_level0_reg[8]_i_1_n_6
    SLICE_X144Y152       FDRE                                         r  hdmi_out0_core_dmareader_fifo_level0_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_out0_pix_clk rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     6.734 r  BUFG_10/O
                         net (fo=857, routed)         1.626     8.360    hdmi_out0_pix_clk
    SLICE_X144Y152       FDRE                                         r  hdmi_out0_core_dmareader_fifo_level0_reg[9]/C
                         clock pessimism              0.078     8.438    
                         clock uncertainty           -0.062     8.376    
    SLICE_X144Y152       FDRE (Setup_fdre_C_D)        0.109     8.485    hdmi_out0_core_dmareader_fifo_level0_reg[9]
  -------------------------------------------------------------------
                         required time                          8.485    
                         arrival time                          -7.877    
  -------------------------------------------------------------------
                         slack                                  0.608    

Slack (MET) :             0.616ns  (required time - arrival time)
  Source:                 hdmi_out0_dram_port_cmd_buffer_consume_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_out0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            hdmi_out0_core_dmareader_fifo_level0_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by hdmi_out0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_out0_pix_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (hdmi_out0_pix_clk rise@6.734ns - hdmi_out0_pix_clk rise@0.000ns)
  Data Path Delay:        6.126ns  (logic 2.643ns (43.143%)  route 3.483ns (56.857%))
  Logic Levels:           10  (CARRY4=3 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=2 RAMD32=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.626ns = ( 8.360 - 6.734 ) 
    Source Clock Delay      (SCD):    1.743ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_out0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_10/O
                         net (fo=857, routed)         1.743     1.743    hdmi_out0_pix_clk
    SLICE_X143Y150       FDRE                                         r  hdmi_out0_dram_port_cmd_buffer_consume_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X143Y150       FDRE (Prop_fdre_C_Q)         0.419     2.162 r  hdmi_out0_dram_port_cmd_buffer_consume_reg[1]/Q
                         net (fo=13, routed)          0.987     3.149    storage_22_reg_0_3_0_5/ADDRC1
    SLICE_X142Y151       RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.328     3.477 r  storage_22_reg_0_3_0_5/RAMC/O
                         net (fo=1, routed)           0.436     3.913    hdmi_out0_dram_port_cmd_buffer_fifo_out_payload_sel[4]
    SLICE_X143Y152       LUT4 (Prop_lut4_I2_O)        0.331     4.244 r  storage_21_reg_0_i_86/O
                         net (fo=1, routed)           0.404     4.648    storage_21_reg_0_i_86_n_0
    SLICE_X143Y153       LUT5 (Prop_lut5_I4_O)        0.124     4.772 r  storage_21_reg_0_i_85/O
                         net (fo=1, routed)           0.292     5.064    storage_21_reg_0_i_85_n_0
    SLICE_X143Y152       LUT6 (Prop_lut6_I5_O)        0.124     5.188 r  storage_21_reg_0_i_82/O
                         net (fo=2, routed)           0.362     5.550    hdmi_out0_dram_port_rdata_chunk_valid
    SLICE_X142Y152       LUT6 (Prop_lut6_I5_O)        0.124     5.674 r  storage_24_reg_0_i_16/O
                         net (fo=19, routed)          0.211     5.885    storage_24_reg_0_i_16_n_0
    SLICE_X142Y152       LUT3 (Prop_lut3_I0_O)        0.124     6.009 r  hdmi_out0_core_dmareader_fifo_produce[0]_i_1/O
                         net (fo=27, routed)          0.791     6.800    hdmi_out0_core_dmareader_fifo_wrport_we
    SLICE_X144Y150       LUT2 (Prop_lut2_I0_O)        0.124     6.924 r  hdmi_out0_core_dmareader_fifo_level0[0]_i_8/O
                         net (fo=1, routed)           0.000     6.924    hdmi_out0_core_dmareader_fifo_level0[0]_i_8_n_0
    SLICE_X144Y150       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.437 r  hdmi_out0_core_dmareader_fifo_level0_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.437    hdmi_out0_core_dmareader_fifo_level0_reg[0]_i_2_n_0
    SLICE_X144Y151       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.554 r  hdmi_out0_core_dmareader_fifo_level0_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.554    hdmi_out0_core_dmareader_fifo_level0_reg[4]_i_1_n_0
    SLICE_X144Y152       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.869 r  hdmi_out0_core_dmareader_fifo_level0_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.869    hdmi_out0_core_dmareader_fifo_level0_reg[8]_i_1_n_4
    SLICE_X144Y152       FDRE                                         r  hdmi_out0_core_dmareader_fifo_level0_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_out0_pix_clk rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     6.734 r  BUFG_10/O
                         net (fo=857, routed)         1.626     8.360    hdmi_out0_pix_clk
    SLICE_X144Y152       FDRE                                         r  hdmi_out0_core_dmareader_fifo_level0_reg[11]/C
                         clock pessimism              0.078     8.438    
                         clock uncertainty           -0.062     8.376    
    SLICE_X144Y152       FDRE (Setup_fdre_C_D)        0.109     8.485    hdmi_out0_core_dmareader_fifo_level0_reg[11]
  -------------------------------------------------------------------
                         required time                          8.485    
                         arrival time                          -7.869    
  -------------------------------------------------------------------
                         slack                                  0.616    

Slack (MET) :             0.651ns  (required time - arrival time)
  Source:                 hdmi_out0_dram_port_cmd_buffer_consume_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_out0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            storage_24_reg_1/DIADI[6]
                            (rising edge-triggered cell RAMB36E1 clocked by hdmi_out0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_out0_pix_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (hdmi_out0_pix_clk rise@6.734ns - hdmi_out0_pix_clk rise@0.000ns)
  Data Path Delay:        5.713ns  (logic 1.574ns (27.549%)  route 4.139ns (72.451%))
  Logic Levels:           6  (LUT4=2 LUT5=1 LUT6=2 RAMD32=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.676ns = ( 8.410 - 6.734 ) 
    Source Clock Delay      (SCD):    1.743ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_out0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_10/O
                         net (fo=857, routed)         1.743     1.743    hdmi_out0_pix_clk
    SLICE_X143Y150       FDRE                                         r  hdmi_out0_dram_port_cmd_buffer_consume_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X143Y150       FDRE (Prop_fdre_C_Q)         0.419     2.162 r  hdmi_out0_dram_port_cmd_buffer_consume_reg[1]/Q
                         net (fo=13, routed)          0.987     3.149    storage_22_reg_0_3_0_5/ADDRC1
    SLICE_X142Y151       RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.328     3.477 r  storage_22_reg_0_3_0_5/RAMC/O
                         net (fo=1, routed)           0.436     3.913    hdmi_out0_dram_port_cmd_buffer_fifo_out_payload_sel[4]
    SLICE_X143Y152       LUT4 (Prop_lut4_I2_O)        0.331     4.244 r  storage_21_reg_0_i_86/O
                         net (fo=1, routed)           0.404     4.648    storage_21_reg_0_i_86_n_0
    SLICE_X143Y153       LUT5 (Prop_lut5_I4_O)        0.124     4.772 r  storage_21_reg_0_i_85/O
                         net (fo=1, routed)           0.292     5.064    storage_21_reg_0_i_85_n_0
    SLICE_X143Y152       LUT6 (Prop_lut6_I5_O)        0.124     5.188 r  storage_21_reg_0_i_82/O
                         net (fo=2, routed)           0.362     5.550    hdmi_out0_dram_port_rdata_chunk_valid
    SLICE_X142Y152       LUT6 (Prop_lut6_I5_O)        0.124     5.674 r  storage_24_reg_0_i_16/O
                         net (fo=19, routed)          0.720     6.394    storage_24_reg_0_i_16_n_0
    SLICE_X139Y153       LUT4 (Prop_lut4_I0_O)        0.124     6.518 r  storage_24_reg_1_i_1/O
                         net (fo=1, routed)           0.939     7.456    hdmi_out0_dram_port_litedramport1_rdata_payload_data[15]
    RAMB36_X7Y28         RAMB36E1                                     r  storage_24_reg_1/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_out0_pix_clk rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     6.734 r  BUFG_10/O
                         net (fo=857, routed)         1.676     8.410    hdmi_out0_pix_clk
    RAMB36_X7Y28         RAMB36E1                                     r  storage_24_reg_1/CLKARDCLK
                         clock pessimism              0.000     8.410    
                         clock uncertainty           -0.062     8.348    
    RAMB36_X7Y28         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[6])
                                                     -0.241     8.107    storage_24_reg_1
  -------------------------------------------------------------------
                         required time                          8.107    
                         arrival time                          -7.456    
  -------------------------------------------------------------------
                         slack                                  0.651    

Slack (MET) :             0.663ns  (required time - arrival time)
  Source:                 hdmi_out0_dram_port_cmd_buffer_consume_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_out0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            storage_21_reg_0/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by hdmi_out0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_out0_pix_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (hdmi_out0_pix_clk rise@6.734ns - hdmi_out0_pix_clk rise@0.000ns)
  Data Path Delay:        5.438ns  (logic 1.698ns (31.224%)  route 3.740ns (68.776%))
  Logic Levels:           7  (LUT2=1 LUT4=1 LUT5=2 LUT6=2 RAMD32=1)
  Clock Path Skew:        -0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.659ns = ( 8.393 - 6.734 ) 
    Source Clock Delay      (SCD):    1.743ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_out0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_10/O
                         net (fo=857, routed)         1.743     1.743    hdmi_out0_pix_clk
    SLICE_X143Y150       FDRE                                         r  hdmi_out0_dram_port_cmd_buffer_consume_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X143Y150       FDRE (Prop_fdre_C_Q)         0.419     2.162 r  hdmi_out0_dram_port_cmd_buffer_consume_reg[1]/Q
                         net (fo=13, routed)          0.987     3.149    storage_22_reg_0_3_0_5/ADDRC1
    SLICE_X142Y151       RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.328     3.477 f  storage_22_reg_0_3_0_5/RAMC/O
                         net (fo=1, routed)           0.436     3.913    hdmi_out0_dram_port_cmd_buffer_fifo_out_payload_sel[4]
    SLICE_X143Y152       LUT4 (Prop_lut4_I2_O)        0.331     4.244 f  storage_21_reg_0_i_86/O
                         net (fo=1, routed)           0.404     4.648    storage_21_reg_0_i_86_n_0
    SLICE_X143Y153       LUT5 (Prop_lut5_I4_O)        0.124     4.772 f  storage_21_reg_0_i_85/O
                         net (fo=1, routed)           0.292     5.064    storage_21_reg_0_i_85_n_0
    SLICE_X143Y152       LUT6 (Prop_lut6_I5_O)        0.124     5.188 f  storage_21_reg_0_i_82/O
                         net (fo=2, routed)           0.160     5.348    hdmi_out0_dram_port_rdata_chunk_valid
    SLICE_X143Y152       LUT5 (Prop_lut5_I2_O)        0.124     5.472 r  storage_21_reg_0_i_79/O
                         net (fo=9, routed)           0.351     5.823    hdmi_out0_dram_port_rdata_converter_source_ready
    SLICE_X142Y154       LUT6 (Prop_lut6_I3_O)        0.124     5.947 r  storage_21_reg_0_i_80/O
                         net (fo=9, routed)           0.333     6.280    hdmi_out0_dram_port_rdata_fifo_graycounter1_ce
    SLICE_X143Y155       LUT2 (Prop_lut2_I0_O)        0.124     6.404 r  storage_21_reg_0_i_5/O
                         net (fo=3, routed)           0.777     7.181    hdmi_out0_dram_port_rdata_fifo_graycounter1_q_next_binary[0]
    RAMB36_X7Y30         RAMB36E1                                     r  storage_21_reg_0/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_out0_pix_clk rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     6.734 r  BUFG_10/O
                         net (fo=857, routed)         1.659     8.393    hdmi_out0_pix_clk
    RAMB36_X7Y30         RAMB36E1                                     r  storage_21_reg_0/CLKARDCLK
                         clock pessimism              0.078     8.471    
                         clock uncertainty           -0.062     8.410    
    RAMB36_X7Y30         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.566     7.844    storage_21_reg_0
  -------------------------------------------------------------------
                         required time                          7.844    
                         arrival time                          -7.181    
  -------------------------------------------------------------------
                         slack                                  0.663    

Slack (MET) :             0.678ns  (required time - arrival time)
  Source:                 hdmi_out0_dram_port_cmd_buffer_consume_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_out0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            storage_21_reg_1/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by hdmi_out0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_out0_pix_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (hdmi_out0_pix_clk rise@6.734ns - hdmi_out0_pix_clk rise@0.000ns)
  Data Path Delay:        5.420ns  (logic 1.698ns (31.326%)  route 3.722ns (68.674%))
  Logic Levels:           7  (LUT2=1 LUT4=1 LUT5=2 LUT6=2 RAMD32=1)
  Clock Path Skew:        -0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.657ns = ( 8.391 - 6.734 ) 
    Source Clock Delay      (SCD):    1.743ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_out0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_10/O
                         net (fo=857, routed)         1.743     1.743    hdmi_out0_pix_clk
    SLICE_X143Y150       FDRE                                         r  hdmi_out0_dram_port_cmd_buffer_consume_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X143Y150       FDRE (Prop_fdre_C_Q)         0.419     2.162 r  hdmi_out0_dram_port_cmd_buffer_consume_reg[1]/Q
                         net (fo=13, routed)          0.987     3.149    storage_22_reg_0_3_0_5/ADDRC1
    SLICE_X142Y151       RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.328     3.477 f  storage_22_reg_0_3_0_5/RAMC/O
                         net (fo=1, routed)           0.436     3.913    hdmi_out0_dram_port_cmd_buffer_fifo_out_payload_sel[4]
    SLICE_X143Y152       LUT4 (Prop_lut4_I2_O)        0.331     4.244 f  storage_21_reg_0_i_86/O
                         net (fo=1, routed)           0.404     4.648    storage_21_reg_0_i_86_n_0
    SLICE_X143Y153       LUT5 (Prop_lut5_I4_O)        0.124     4.772 f  storage_21_reg_0_i_85/O
                         net (fo=1, routed)           0.292     5.064    storage_21_reg_0_i_85_n_0
    SLICE_X143Y152       LUT6 (Prop_lut6_I5_O)        0.124     5.188 f  storage_21_reg_0_i_82/O
                         net (fo=2, routed)           0.160     5.348    hdmi_out0_dram_port_rdata_chunk_valid
    SLICE_X143Y152       LUT5 (Prop_lut5_I2_O)        0.124     5.472 r  storage_21_reg_0_i_79/O
                         net (fo=9, routed)           0.351     5.823    hdmi_out0_dram_port_rdata_converter_source_ready
    SLICE_X142Y154       LUT6 (Prop_lut6_I3_O)        0.124     5.947 r  storage_21_reg_0_i_80/O
                         net (fo=9, routed)           0.333     6.280    hdmi_out0_dram_port_rdata_fifo_graycounter1_ce
    SLICE_X143Y155       LUT2 (Prop_lut2_I0_O)        0.124     6.404 r  storage_21_reg_0_i_5/O
                         net (fo=3, routed)           0.759     7.163    hdmi_out0_dram_port_rdata_fifo_graycounter1_q_next_binary[0]
    RAMB36_X7Y31         RAMB36E1                                     r  storage_21_reg_1/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_out0_pix_clk rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     6.734 r  BUFG_10/O
                         net (fo=857, routed)         1.657     8.391    hdmi_out0_pix_clk
    RAMB36_X7Y31         RAMB36E1                                     r  storage_21_reg_1/CLKARDCLK
                         clock pessimism              0.078     8.469    
                         clock uncertainty           -0.062     8.408    
    RAMB36_X7Y31         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.566     7.842    storage_21_reg_1
  -------------------------------------------------------------------
                         required time                          7.842    
                         arrival time                          -7.163    
  -------------------------------------------------------------------
                         slack                                  0.678    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 hdmi_out0_resetinserter_cr_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_out0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            storage_27_reg_0_3_6_7/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by hdmi_out0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_out0_pix_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hdmi_out0_pix_clk rise@0.000ns - hdmi_out0_pix_clk rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.348%)  route 0.217ns (60.652%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.883ns
    Source Clock Delay      (SCD):    0.613ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_out0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_10/O
                         net (fo=857, routed)         0.613     0.613    hdmi_out0_pix_clk
    SLICE_X147Y131       FDRE                                         r  hdmi_out0_resetinserter_cr_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X147Y131       FDRE (Prop_fdre_C_Q)         0.141     0.754 r  hdmi_out0_resetinserter_cr_fifo_produce_reg[0]/Q
                         net (fo=18, routed)          0.217     0.971    storage_27_reg_0_3_6_7/ADDRD0
    SLICE_X146Y131       RAMD32                                       r  storage_27_reg_0_3_6_7/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_out0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_10/O
                         net (fo=857, routed)         0.883     0.883    storage_27_reg_0_3_6_7/WCLK
    SLICE_X146Y131       RAMD32                                       r  storage_27_reg_0_3_6_7/RAMA/CLK
                         clock pessimism             -0.257     0.626    
    SLICE_X146Y131       RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.936    storage_27_reg_0_3_6_7/RAMA
  -------------------------------------------------------------------
                         required time                         -0.936    
                         arrival time                           0.971    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 hdmi_out0_resetinserter_cr_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_out0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            storage_27_reg_0_3_6_7/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by hdmi_out0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_out0_pix_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hdmi_out0_pix_clk rise@0.000ns - hdmi_out0_pix_clk rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.348%)  route 0.217ns (60.652%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.883ns
    Source Clock Delay      (SCD):    0.613ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_out0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_10/O
                         net (fo=857, routed)         0.613     0.613    hdmi_out0_pix_clk
    SLICE_X147Y131       FDRE                                         r  hdmi_out0_resetinserter_cr_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X147Y131       FDRE (Prop_fdre_C_Q)         0.141     0.754 r  hdmi_out0_resetinserter_cr_fifo_produce_reg[0]/Q
                         net (fo=18, routed)          0.217     0.971    storage_27_reg_0_3_6_7/ADDRD0
    SLICE_X146Y131       RAMD32                                       r  storage_27_reg_0_3_6_7/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_out0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_10/O
                         net (fo=857, routed)         0.883     0.883    storage_27_reg_0_3_6_7/WCLK
    SLICE_X146Y131       RAMD32                                       r  storage_27_reg_0_3_6_7/RAMA_D1/CLK
                         clock pessimism             -0.257     0.626    
    SLICE_X146Y131       RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.936    storage_27_reg_0_3_6_7/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -0.936    
                         arrival time                           0.971    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 hdmi_out0_resetinserter_cr_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_out0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            storage_27_reg_0_3_6_7/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by hdmi_out0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_out0_pix_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hdmi_out0_pix_clk rise@0.000ns - hdmi_out0_pix_clk rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.348%)  route 0.217ns (60.652%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.883ns
    Source Clock Delay      (SCD):    0.613ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_out0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_10/O
                         net (fo=857, routed)         0.613     0.613    hdmi_out0_pix_clk
    SLICE_X147Y131       FDRE                                         r  hdmi_out0_resetinserter_cr_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X147Y131       FDRE (Prop_fdre_C_Q)         0.141     0.754 r  hdmi_out0_resetinserter_cr_fifo_produce_reg[0]/Q
                         net (fo=18, routed)          0.217     0.971    storage_27_reg_0_3_6_7/ADDRD0
    SLICE_X146Y131       RAMD32                                       r  storage_27_reg_0_3_6_7/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_out0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_10/O
                         net (fo=857, routed)         0.883     0.883    storage_27_reg_0_3_6_7/WCLK
    SLICE_X146Y131       RAMD32                                       r  storage_27_reg_0_3_6_7/RAMB/CLK
                         clock pessimism             -0.257     0.626    
    SLICE_X146Y131       RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.936    storage_27_reg_0_3_6_7/RAMB
  -------------------------------------------------------------------
                         required time                         -0.936    
                         arrival time                           0.971    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 hdmi_out0_resetinserter_cr_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_out0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            storage_27_reg_0_3_6_7/RAMB_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by hdmi_out0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_out0_pix_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hdmi_out0_pix_clk rise@0.000ns - hdmi_out0_pix_clk rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.348%)  route 0.217ns (60.652%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.883ns
    Source Clock Delay      (SCD):    0.613ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_out0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_10/O
                         net (fo=857, routed)         0.613     0.613    hdmi_out0_pix_clk
    SLICE_X147Y131       FDRE                                         r  hdmi_out0_resetinserter_cr_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X147Y131       FDRE (Prop_fdre_C_Q)         0.141     0.754 r  hdmi_out0_resetinserter_cr_fifo_produce_reg[0]/Q
                         net (fo=18, routed)          0.217     0.971    storage_27_reg_0_3_6_7/ADDRD0
    SLICE_X146Y131       RAMD32                                       r  storage_27_reg_0_3_6_7/RAMB_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_out0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_10/O
                         net (fo=857, routed)         0.883     0.883    storage_27_reg_0_3_6_7/WCLK
    SLICE_X146Y131       RAMD32                                       r  storage_27_reg_0_3_6_7/RAMB_D1/CLK
                         clock pessimism             -0.257     0.626    
    SLICE_X146Y131       RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.936    storage_27_reg_0_3_6_7/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -0.936    
                         arrival time                           0.971    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 hdmi_out0_resetinserter_cr_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_out0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            storage_27_reg_0_3_6_7/RAMC/WADR0
                            (rising edge-triggered cell RAMD32 clocked by hdmi_out0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_out0_pix_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hdmi_out0_pix_clk rise@0.000ns - hdmi_out0_pix_clk rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.348%)  route 0.217ns (60.652%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.883ns
    Source Clock Delay      (SCD):    0.613ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_out0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_10/O
                         net (fo=857, routed)         0.613     0.613    hdmi_out0_pix_clk
    SLICE_X147Y131       FDRE                                         r  hdmi_out0_resetinserter_cr_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X147Y131       FDRE (Prop_fdre_C_Q)         0.141     0.754 r  hdmi_out0_resetinserter_cr_fifo_produce_reg[0]/Q
                         net (fo=18, routed)          0.217     0.971    storage_27_reg_0_3_6_7/ADDRD0
    SLICE_X146Y131       RAMD32                                       r  storage_27_reg_0_3_6_7/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_out0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_10/O
                         net (fo=857, routed)         0.883     0.883    storage_27_reg_0_3_6_7/WCLK
    SLICE_X146Y131       RAMD32                                       r  storage_27_reg_0_3_6_7/RAMC/CLK
                         clock pessimism             -0.257     0.626    
    SLICE_X146Y131       RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.936    storage_27_reg_0_3_6_7/RAMC
  -------------------------------------------------------------------
                         required time                         -0.936    
                         arrival time                           0.971    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 hdmi_out0_resetinserter_cr_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_out0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            storage_27_reg_0_3_6_7/RAMC_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by hdmi_out0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_out0_pix_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hdmi_out0_pix_clk rise@0.000ns - hdmi_out0_pix_clk rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.348%)  route 0.217ns (60.652%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.883ns
    Source Clock Delay      (SCD):    0.613ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_out0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_10/O
                         net (fo=857, routed)         0.613     0.613    hdmi_out0_pix_clk
    SLICE_X147Y131       FDRE                                         r  hdmi_out0_resetinserter_cr_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X147Y131       FDRE (Prop_fdre_C_Q)         0.141     0.754 r  hdmi_out0_resetinserter_cr_fifo_produce_reg[0]/Q
                         net (fo=18, routed)          0.217     0.971    storage_27_reg_0_3_6_7/ADDRD0
    SLICE_X146Y131       RAMD32                                       r  storage_27_reg_0_3_6_7/RAMC_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_out0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_10/O
                         net (fo=857, routed)         0.883     0.883    storage_27_reg_0_3_6_7/WCLK
    SLICE_X146Y131       RAMD32                                       r  storage_27_reg_0_3_6_7/RAMC_D1/CLK
                         clock pessimism             -0.257     0.626    
    SLICE_X146Y131       RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.936    storage_27_reg_0_3_6_7/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -0.936    
                         arrival time                           0.971    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 hdmi_out0_resetinserter_cr_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_out0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            storage_27_reg_0_3_6_7/RAMD/ADR0
                            (rising edge-triggered cell RAMS32 clocked by hdmi_out0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_out0_pix_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hdmi_out0_pix_clk rise@0.000ns - hdmi_out0_pix_clk rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.348%)  route 0.217ns (60.652%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.883ns
    Source Clock Delay      (SCD):    0.613ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_out0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_10/O
                         net (fo=857, routed)         0.613     0.613    hdmi_out0_pix_clk
    SLICE_X147Y131       FDRE                                         r  hdmi_out0_resetinserter_cr_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X147Y131       FDRE (Prop_fdre_C_Q)         0.141     0.754 r  hdmi_out0_resetinserter_cr_fifo_produce_reg[0]/Q
                         net (fo=18, routed)          0.217     0.971    storage_27_reg_0_3_6_7/ADDRD0
    SLICE_X146Y131       RAMS32                                       r  storage_27_reg_0_3_6_7/RAMD/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_out0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_10/O
                         net (fo=857, routed)         0.883     0.883    storage_27_reg_0_3_6_7/WCLK
    SLICE_X146Y131       RAMS32                                       r  storage_27_reg_0_3_6_7/RAMD/CLK
                         clock pessimism             -0.257     0.626    
    SLICE_X146Y131       RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     0.936    storage_27_reg_0_3_6_7/RAMD
  -------------------------------------------------------------------
                         required time                         -0.936    
                         arrival time                           0.971    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 hdmi_out0_resetinserter_cr_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_out0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            storage_27_reg_0_3_6_7/RAMD_D1/ADR0
                            (rising edge-triggered cell RAMS32 clocked by hdmi_out0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_out0_pix_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hdmi_out0_pix_clk rise@0.000ns - hdmi_out0_pix_clk rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.348%)  route 0.217ns (60.652%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.883ns
    Source Clock Delay      (SCD):    0.613ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_out0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_10/O
                         net (fo=857, routed)         0.613     0.613    hdmi_out0_pix_clk
    SLICE_X147Y131       FDRE                                         r  hdmi_out0_resetinserter_cr_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X147Y131       FDRE (Prop_fdre_C_Q)         0.141     0.754 r  hdmi_out0_resetinserter_cr_fifo_produce_reg[0]/Q
                         net (fo=18, routed)          0.217     0.971    storage_27_reg_0_3_6_7/ADDRD0
    SLICE_X146Y131       RAMS32                                       r  storage_27_reg_0_3_6_7/RAMD_D1/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_out0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_10/O
                         net (fo=857, routed)         0.883     0.883    storage_27_reg_0_3_6_7/WCLK
    SLICE_X146Y131       RAMS32                                       r  storage_27_reg_0_3_6_7/RAMD_D1/CLK
                         clock pessimism             -0.257     0.626    
    SLICE_X146Y131       RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     0.936    storage_27_reg_0_3_6_7/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -0.936    
                         arrival time                           0.971    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 hdmi_out0_resetinserter_y_fifo_produce_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_out0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            storage_25_reg_0_3_0_5/RAMA/WADR1
                            (rising edge-triggered cell RAMD32 clocked by hdmi_out0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_out0_pix_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hdmi_out0_pix_clk rise@0.000ns - hdmi_out0_pix_clk rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.141ns (36.425%)  route 0.246ns (63.575%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.887ns
    Source Clock Delay      (SCD):    0.616ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_out0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_10/O
                         net (fo=857, routed)         0.616     0.616    hdmi_out0_pix_clk
    SLICE_X145Y136       FDRE                                         r  hdmi_out0_resetinserter_y_fifo_produce_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X145Y136       FDRE (Prop_fdre_C_Q)         0.141     0.757 r  hdmi_out0_resetinserter_y_fifo_produce_reg[1]/Q
                         net (fo=17, routed)          0.246     1.003    storage_25_reg_0_3_0_5/ADDRD1
    SLICE_X146Y136       RAMD32                                       r  storage_25_reg_0_3_0_5/RAMA/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_out0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_10/O
                         net (fo=857, routed)         0.887     0.887    storage_25_reg_0_3_0_5/WCLK
    SLICE_X146Y136       RAMD32                                       r  storage_25_reg_0_3_0_5/RAMA/CLK
                         clock pessimism             -0.256     0.631    
    SLICE_X146Y136       RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     0.940    storage_25_reg_0_3_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -0.940    
                         arrival time                           1.003    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 hdmi_out0_resetinserter_y_fifo_produce_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_out0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            storage_25_reg_0_3_0_5/RAMA_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by hdmi_out0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_out0_pix_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hdmi_out0_pix_clk rise@0.000ns - hdmi_out0_pix_clk rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.141ns (36.425%)  route 0.246ns (63.575%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.887ns
    Source Clock Delay      (SCD):    0.616ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_out0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_10/O
                         net (fo=857, routed)         0.616     0.616    hdmi_out0_pix_clk
    SLICE_X145Y136       FDRE                                         r  hdmi_out0_resetinserter_y_fifo_produce_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X145Y136       FDRE (Prop_fdre_C_Q)         0.141     0.757 r  hdmi_out0_resetinserter_y_fifo_produce_reg[1]/Q
                         net (fo=17, routed)          0.246     1.003    storage_25_reg_0_3_0_5/ADDRD1
    SLICE_X146Y136       RAMD32                                       r  storage_25_reg_0_3_0_5/RAMA_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_out0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_10/O
                         net (fo=857, routed)         0.887     0.887    storage_25_reg_0_3_0_5/WCLK
    SLICE_X146Y136       RAMD32                                       r  storage_25_reg_0_3_0_5/RAMA_D1/CLK
                         clock pessimism             -0.256     0.631    
    SLICE_X146Y136       RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     0.940    storage_25_reg_0_3_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -0.940    
                         arrival time                           1.003    
  -------------------------------------------------------------------
                         slack                                  0.063    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         hdmi_out0_pix_clk
Waveform(ns):       { 0.000 3.367 }
Period(ns):         6.734
Sources:            { BUFG_10/O }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         6.734       3.790      RAMB36_X7Y29    storage_24_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         6.734       3.790      RAMB36_X7Y28    storage_24_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         6.734       4.158      RAMB36_X7Y30    storage_21_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         6.734       4.158      RAMB36_X7Y31    storage_21_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         6.734       4.158      RAMB36_X7Y29    storage_24_reg_0/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         6.734       4.158      RAMB36_X7Y28    storage_24_reg_1/CLKBWRCLK
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         6.734       5.067      OLOGIC_X1Y148   OSERDESE2_45/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         6.734       5.067      OLOGIC_X1Y147   OSERDESE2_46/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         6.734       5.067      OLOGIC_X1Y140   OSERDESE2_47/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         6.734       5.067      OLOGIC_X1Y139   OSERDESE2_48/CLKDIV
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         3.367       2.117      SLICE_X146Y131  storage_27_reg_0_3_6_7/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         3.367       2.117      SLICE_X146Y131  storage_27_reg_0_3_6_7/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         3.367       2.117      SLICE_X146Y131  storage_27_reg_0_3_6_7/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         3.367       2.117      SLICE_X146Y131  storage_27_reg_0_3_6_7/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         3.367       2.117      SLICE_X146Y131  storage_27_reg_0_3_6_7/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         3.367       2.117      SLICE_X146Y131  storage_27_reg_0_3_6_7/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         3.367       2.117      SLICE_X146Y131  storage_27_reg_0_3_6_7/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         3.367       2.117      SLICE_X146Y131  storage_27_reg_0_3_6_7/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         3.367       2.117      SLICE_X128Y137  storage_20_reg_0_3_18_23/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         3.367       2.117      SLICE_X128Y137  storage_20_reg_0_3_18_23/RAMD/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         3.367       2.117      SLICE_X128Y137  storage_20_reg_0_3_18_23/RAMC_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         3.367       2.117      SLICE_X128Y137  storage_20_reg_0_3_18_23/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         3.367       2.117      SLICE_X128Y137  storage_20_reg_0_3_18_23/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         3.367       2.117      SLICE_X128Y137  storage_20_reg_0_3_18_23/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         3.367       2.117      SLICE_X128Y137  storage_20_reg_0_3_18_23/RAMD_D1/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         3.367       2.117      SLICE_X128Y137  storage_20_reg_0_3_18_23/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         3.367       2.117      SLICE_X132Y138  storage_20_reg_0_3_24_25/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         3.367       2.117      SLICE_X132Y138  storage_20_reg_0_3_24_25/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         3.367       2.117      SLICE_X132Y138  storage_20_reg_0_3_24_25/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         3.367       2.117      SLICE_X132Y138  storage_20_reg_0_3_24_25/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  pix1p25x_clk
  To Clock:  pix1p25x_clk

Setup :            0  Failing Endpoints,  Worst Slack        1.099ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.193ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.099ns  (required time - arrival time)
  Source:                 ISERDESE2_16/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Destination:            s7datacapture0_lateness_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Path Group:             pix1p25x_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.387ns  (pix1p25x_clk rise@5.387ns - pix1p25x_clk rise@0.000ns)
  Data Path Delay:        4.308ns  (logic 1.861ns (43.194%)  route 2.447ns (56.806%))
  Logic Levels:           5  (CARRY4=2 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.754ns = ( 6.141 - 5.387 ) 
    Source Clock Delay      (SCD):    0.787ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.055ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.085ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix1p25x_clk rise edge)
                                                      0.000     0.000 r  
    BUFR_X1Y9            BUFR                         0.000     0.000 r  BUFR/O
                         net (fo=368, routed)         0.787     0.787    pix1p25x_clk
    ILOGIC_X1Y132        ISERDESE2                                    r  ISERDESE2_16/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y132        ISERDESE2 (Prop_iserdese2_CLKDIV_Q5)
                                                      0.653     1.440 r  ISERDESE2_16/Q5
                         net (fo=13, routed)          1.239     2.679    p_9_in[3]
    SLICE_X163Y132       LUT6 (Prop_lut6_I0_O)        0.124     2.803 f  s7datacapture0_lateness[4]_i_9/O
                         net (fo=1, routed)           0.548     3.351    s7datacapture0_lateness[4]_i_9_n_0
    SLICE_X163Y131       LUT6 (Prop_lut6_I1_O)        0.124     3.475 r  s7datacapture0_lateness[4]_i_7/O
                         net (fo=1, routed)           0.661     4.135    s7datacapture0_lateness[4]_i_7_n_0
    SLICE_X162Y131       LUT3 (Prop_lut3_I1_O)        0.124     4.259 r  s7datacapture0_lateness[4]_i_6/O
                         net (fo=1, routed)           0.000     4.259    s7datacapture0_lateness[4]_i_6_n_0
    SLICE_X162Y131       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     4.772 r  s7datacapture0_lateness_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.772    s7datacapture0_lateness_reg[4]_i_1_n_0
    SLICE_X162Y132       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     5.095 r  s7datacapture0_lateness_reg[7]_i_3/O[1]
                         net (fo=1, routed)           0.000     5.095    s7datacapture0_lateness_reg[7]_i_3_n_6
    SLICE_X162Y132       FDRE                                         r  s7datacapture0_lateness_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock pix1p25x_clk rise edge)
                                                      5.387     5.387 r  
    BUFR_X1Y9            BUFR                         0.000     5.387 r  BUFR/O
                         net (fo=368, routed)         0.754     6.141    pix1p25x_clk
    SLICE_X162Y132       FDRE                                         r  s7datacapture0_lateness_reg[6]/C
                         clock pessimism              0.000     6.141    
                         clock uncertainty           -0.055     6.086    
    SLICE_X162Y132       FDRE (Setup_fdre_C_D)        0.109     6.195    s7datacapture0_lateness_reg[6]
  -------------------------------------------------------------------
                         required time                          6.195    
                         arrival time                          -5.095    
  -------------------------------------------------------------------
                         slack                                  1.099    

Slack (MET) :             1.159ns  (required time - arrival time)
  Source:                 ISERDESE2_20/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Destination:            s7datacapture2_lateness_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Path Group:             pix1p25x_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.387ns  (pix1p25x_clk rise@5.387ns - pix1p25x_clk rise@0.000ns)
  Data Path Delay:        4.202ns  (logic 1.891ns (45.006%)  route 2.311ns (54.994%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.763ns = ( 6.150 - 5.387 ) 
    Source Clock Delay      (SCD):    0.796ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.055ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.085ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix1p25x_clk rise edge)
                                                      0.000     0.000 r  
    BUFR_X1Y9            BUFR                         0.000     0.000 r  BUFR/O
                         net (fo=368, routed)         0.796     0.796    pix1p25x_clk
    ILOGIC_X1Y146        ISERDESE2                                    r  ISERDESE2_20/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y146        ISERDESE2 (Prop_iserdese2_CLKDIV_Q1)
                                                      0.653     1.449 r  ISERDESE2_20/Q1
                         net (fo=13, routed)          1.308     2.757    s7datacapture2_serdes_m_q[7]
    SLICE_X163Y145       LUT6 (Prop_lut6_I0_O)        0.124     2.881 r  s7datacapture2_lateness[4]_i_10/O
                         net (fo=1, routed)           0.402     3.283    s7datacapture2_lateness[4]_i_10_n_0
    SLICE_X163Y145       LUT5 (Prop_lut5_I4_O)        0.124     3.407 r  s7datacapture2_lateness[4]_i_8/O
                         net (fo=1, routed)           0.601     4.008    s7datacapture2_lateness[4]_i_8_n_0
    SLICE_X161Y147       LUT4 (Prop_lut4_I2_O)        0.124     4.132 r  s7datacapture2_lateness[4]_i_6/O
                         net (fo=1, routed)           0.000     4.132    s7datacapture2_lateness[4]_i_6_n_0
    SLICE_X161Y147       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.664 r  s7datacapture2_lateness_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.664    s7datacapture2_lateness_reg[4]_i_1_n_0
    SLICE_X161Y148       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.998 r  s7datacapture2_lateness_reg[7]_i_3/O[1]
                         net (fo=1, routed)           0.000     4.998    s7datacapture2_lateness_reg[7]_i_3_n_6
    SLICE_X161Y148       FDRE                                         r  s7datacapture2_lateness_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock pix1p25x_clk rise edge)
                                                      5.387     5.387 r  
    BUFR_X1Y9            BUFR                         0.000     5.387 r  BUFR/O
                         net (fo=368, routed)         0.763     6.150    pix1p25x_clk
    SLICE_X161Y148       FDRE                                         r  s7datacapture2_lateness_reg[6]/C
                         clock pessimism              0.000     6.150    
                         clock uncertainty           -0.055     6.095    
    SLICE_X161Y148       FDRE (Setup_fdre_C_D)        0.062     6.157    s7datacapture2_lateness_reg[6]
  -------------------------------------------------------------------
                         required time                          6.157    
                         arrival time                          -4.998    
  -------------------------------------------------------------------
                         slack                                  1.159    

Slack (MET) :             1.163ns  (required time - arrival time)
  Source:                 ISERDESE2_18/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Destination:            s7datacapture1_lateness_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Path Group:             pix1p25x_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.387ns  (pix1p25x_clk rise@5.387ns - pix1p25x_clk rise@0.000ns)
  Data Path Delay:        3.929ns  (logic 1.025ns (26.090%)  route 2.904ns (73.910%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.760ns = ( 6.147 - 5.387 ) 
    Source Clock Delay      (SCD):    0.795ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.055ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.085ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix1p25x_clk rise edge)
                                                      0.000     0.000 r  
    BUFR_X1Y9            BUFR                         0.000     0.000 r  BUFR/O
                         net (fo=368, routed)         0.795     0.795    pix1p25x_clk
    ILOGIC_X1Y142        ISERDESE2                                    r  ISERDESE2_18/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y142        ISERDESE2 (Prop_iserdese2_CLKDIV_Q7)
                                                      0.653     1.448 r  ISERDESE2_18/Q7
                         net (fo=13, routed)          1.235     2.683    s7datacapture1_serdes_m_q[1]
    SLICE_X163Y142       LUT6 (Prop_lut6_I0_O)        0.124     2.807 r  s7datacapture1_lateness[7]_i_8/O
                         net (fo=1, routed)           0.520     3.327    s7datacapture1_lateness[7]_i_8_n_0
    SLICE_X162Y142       LUT6 (Prop_lut6_I0_O)        0.124     3.451 r  s7datacapture1_lateness[7]_i_4/O
                         net (fo=2, routed)           0.568     4.019    s7datacapture1_lateness[7]_i_4_n_0
    SLICE_X163Y140       LUT3 (Prop_lut3_I0_O)        0.124     4.143 r  s7datacapture1_lateness[7]_i_2/O
                         net (fo=8, routed)           0.581     4.724    s7datacapture1_lateness
    SLICE_X163Y140       FDRE                                         r  s7datacapture1_lateness_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pix1p25x_clk rise edge)
                                                      5.387     5.387 r  
    BUFR_X1Y9            BUFR                         0.000     5.387 r  BUFR/O
                         net (fo=368, routed)         0.760     6.147    pix1p25x_clk
    SLICE_X163Y140       FDRE                                         r  s7datacapture1_lateness_reg[0]/C
                         clock pessimism              0.000     6.147    
                         clock uncertainty           -0.055     6.092    
    SLICE_X163Y140       FDRE (Setup_fdre_C_CE)      -0.205     5.887    s7datacapture1_lateness_reg[0]
  -------------------------------------------------------------------
                         required time                          5.887    
                         arrival time                          -4.724    
  -------------------------------------------------------------------
                         slack                                  1.163    

Slack (MET) :             1.170ns  (required time - arrival time)
  Source:                 ISERDESE2_18/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Destination:            s7datacapture1_lateness_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Path Group:             pix1p25x_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.387ns  (pix1p25x_clk rise@5.387ns - pix1p25x_clk rise@0.000ns)
  Data Path Delay:        4.236ns  (logic 1.861ns (43.930%)  route 2.375ns (56.070%))
  Logic Levels:           5  (CARRY4=2 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.761ns = ( 6.148 - 5.387 ) 
    Source Clock Delay      (SCD):    0.795ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.055ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.085ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix1p25x_clk rise edge)
                                                      0.000     0.000 r  
    BUFR_X1Y9            BUFR                         0.000     0.000 r  BUFR/O
                         net (fo=368, routed)         0.795     0.795    pix1p25x_clk
    ILOGIC_X1Y142        ISERDESE2                                    r  ISERDESE2_18/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y142        ISERDESE2 (Prop_iserdese2_CLKDIV_Q5)
                                                      0.653     1.448 r  ISERDESE2_18/Q5
                         net (fo=13, routed)          1.375     2.823    s7datacapture1_serdes_m_q[3]
    SLICE_X163Y141       LUT6 (Prop_lut6_I0_O)        0.124     2.947 f  s7datacapture1_lateness[4]_i_9/O
                         net (fo=1, routed)           0.407     3.354    s7datacapture1_lateness[4]_i_9_n_0
    SLICE_X163Y141       LUT6 (Prop_lut6_I5_O)        0.124     3.478 r  s7datacapture1_lateness[4]_i_7/O
                         net (fo=1, routed)           0.593     4.071    s7datacapture1_lateness[4]_i_7_n_0
    SLICE_X162Y140       LUT3 (Prop_lut3_I1_O)        0.124     4.195 r  s7datacapture1_lateness[4]_i_6/O
                         net (fo=1, routed)           0.000     4.195    s7datacapture1_lateness[4]_i_6_n_0
    SLICE_X162Y140       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     4.708 r  s7datacapture1_lateness_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.708    s7datacapture1_lateness_reg[4]_i_1_n_0
    SLICE_X162Y141       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     5.031 r  s7datacapture1_lateness_reg[7]_i_3/O[1]
                         net (fo=1, routed)           0.000     5.031    s7datacapture1_lateness_reg[7]_i_3_n_6
    SLICE_X162Y141       FDRE                                         r  s7datacapture1_lateness_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock pix1p25x_clk rise edge)
                                                      5.387     5.387 r  
    BUFR_X1Y9            BUFR                         0.000     5.387 r  BUFR/O
                         net (fo=368, routed)         0.761     6.148    pix1p25x_clk
    SLICE_X162Y141       FDRE                                         r  s7datacapture1_lateness_reg[6]/C
                         clock pessimism              0.000     6.148    
                         clock uncertainty           -0.055     6.093    
    SLICE_X162Y141       FDRE (Setup_fdre_C_D)        0.109     6.202    s7datacapture1_lateness_reg[6]
  -------------------------------------------------------------------
                         required time                          6.202    
                         arrival time                          -5.031    
  -------------------------------------------------------------------
                         slack                                  1.170    

Slack (MET) :             1.183ns  (required time - arrival time)
  Source:                 ISERDESE2_16/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Destination:            s7datacapture0_lateness_reg[7]/D
                            (rising edge-triggered cell FDSE clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Path Group:             pix1p25x_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.387ns  (pix1p25x_clk rise@5.387ns - pix1p25x_clk rise@0.000ns)
  Data Path Delay:        4.224ns  (logic 1.777ns (42.064%)  route 2.447ns (57.936%))
  Logic Levels:           5  (CARRY4=2 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.754ns = ( 6.141 - 5.387 ) 
    Source Clock Delay      (SCD):    0.787ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.055ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.085ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix1p25x_clk rise edge)
                                                      0.000     0.000 r  
    BUFR_X1Y9            BUFR                         0.000     0.000 r  BUFR/O
                         net (fo=368, routed)         0.787     0.787    pix1p25x_clk
    ILOGIC_X1Y132        ISERDESE2                                    r  ISERDESE2_16/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y132        ISERDESE2 (Prop_iserdese2_CLKDIV_Q5)
                                                      0.653     1.440 r  ISERDESE2_16/Q5
                         net (fo=13, routed)          1.239     2.679    p_9_in[3]
    SLICE_X163Y132       LUT6 (Prop_lut6_I0_O)        0.124     2.803 f  s7datacapture0_lateness[4]_i_9/O
                         net (fo=1, routed)           0.548     3.351    s7datacapture0_lateness[4]_i_9_n_0
    SLICE_X163Y131       LUT6 (Prop_lut6_I1_O)        0.124     3.475 r  s7datacapture0_lateness[4]_i_7/O
                         net (fo=1, routed)           0.661     4.135    s7datacapture0_lateness[4]_i_7_n_0
    SLICE_X162Y131       LUT3 (Prop_lut3_I1_O)        0.124     4.259 r  s7datacapture0_lateness[4]_i_6/O
                         net (fo=1, routed)           0.000     4.259    s7datacapture0_lateness[4]_i_6_n_0
    SLICE_X162Y131       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     4.772 r  s7datacapture0_lateness_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.772    s7datacapture0_lateness_reg[4]_i_1_n_0
    SLICE_X162Y132       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.011 r  s7datacapture0_lateness_reg[7]_i_3/O[2]
                         net (fo=1, routed)           0.000     5.011    s7datacapture0_lateness_reg[7]_i_3_n_5
    SLICE_X162Y132       FDSE                                         r  s7datacapture0_lateness_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock pix1p25x_clk rise edge)
                                                      5.387     5.387 r  
    BUFR_X1Y9            BUFR                         0.000     5.387 r  BUFR/O
                         net (fo=368, routed)         0.754     6.141    pix1p25x_clk
    SLICE_X162Y132       FDSE                                         r  s7datacapture0_lateness_reg[7]/C
                         clock pessimism              0.000     6.141    
                         clock uncertainty           -0.055     6.086    
    SLICE_X162Y132       FDSE (Setup_fdse_C_D)        0.109     6.195    s7datacapture0_lateness_reg[7]
  -------------------------------------------------------------------
                         required time                          6.195    
                         arrival time                          -5.011    
  -------------------------------------------------------------------
                         slack                                  1.183    

Slack (MET) :             1.203ns  (required time - arrival time)
  Source:                 ISERDESE2_16/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Destination:            s7datacapture0_lateness_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Path Group:             pix1p25x_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.387ns  (pix1p25x_clk rise@5.387ns - pix1p25x_clk rise@0.000ns)
  Data Path Delay:        4.204ns  (logic 1.757ns (41.789%)  route 2.447ns (58.211%))
  Logic Levels:           5  (CARRY4=2 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.754ns = ( 6.141 - 5.387 ) 
    Source Clock Delay      (SCD):    0.787ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.055ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.085ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix1p25x_clk rise edge)
                                                      0.000     0.000 r  
    BUFR_X1Y9            BUFR                         0.000     0.000 r  BUFR/O
                         net (fo=368, routed)         0.787     0.787    pix1p25x_clk
    ILOGIC_X1Y132        ISERDESE2                                    r  ISERDESE2_16/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y132        ISERDESE2 (Prop_iserdese2_CLKDIV_Q5)
                                                      0.653     1.440 r  ISERDESE2_16/Q5
                         net (fo=13, routed)          1.239     2.679    p_9_in[3]
    SLICE_X163Y132       LUT6 (Prop_lut6_I0_O)        0.124     2.803 f  s7datacapture0_lateness[4]_i_9/O
                         net (fo=1, routed)           0.548     3.351    s7datacapture0_lateness[4]_i_9_n_0
    SLICE_X163Y131       LUT6 (Prop_lut6_I1_O)        0.124     3.475 r  s7datacapture0_lateness[4]_i_7/O
                         net (fo=1, routed)           0.661     4.135    s7datacapture0_lateness[4]_i_7_n_0
    SLICE_X162Y131       LUT3 (Prop_lut3_I1_O)        0.124     4.259 r  s7datacapture0_lateness[4]_i_6/O
                         net (fo=1, routed)           0.000     4.259    s7datacapture0_lateness[4]_i_6_n_0
    SLICE_X162Y131       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     4.772 r  s7datacapture0_lateness_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.772    s7datacapture0_lateness_reg[4]_i_1_n_0
    SLICE_X162Y132       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     4.991 r  s7datacapture0_lateness_reg[7]_i_3/O[0]
                         net (fo=1, routed)           0.000     4.991    s7datacapture0_lateness_reg[7]_i_3_n_7
    SLICE_X162Y132       FDRE                                         r  s7datacapture0_lateness_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock pix1p25x_clk rise edge)
                                                      5.387     5.387 r  
    BUFR_X1Y9            BUFR                         0.000     5.387 r  BUFR/O
                         net (fo=368, routed)         0.754     6.141    pix1p25x_clk
    SLICE_X162Y132       FDRE                                         r  s7datacapture0_lateness_reg[5]/C
                         clock pessimism              0.000     6.141    
                         clock uncertainty           -0.055     6.086    
    SLICE_X162Y132       FDRE (Setup_fdre_C_D)        0.109     6.195    s7datacapture0_lateness_reg[5]
  -------------------------------------------------------------------
                         required time                          6.195    
                         arrival time                          -4.991    
  -------------------------------------------------------------------
                         slack                                  1.203    

Slack (MET) :             1.252ns  (required time - arrival time)
  Source:                 FDPE_12/C
                            (rising edge-triggered cell FDPE clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Destination:            FDPE_13/D
                            (rising edge-triggered cell FDPE clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Path Group:             pix1p25x_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.646ns  (logic 0.456ns (70.599%)  route 0.190ns (29.401%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.755ns
    Source Clock Delay      (SCD):    0.795ns
    Clock Pessimism Removal (CPR):    0.040ns
  Clock Uncertainty:      0.055ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.085ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix1p25x_clk rise edge)
                                                      0.000     0.000 r  
    BUFR_X1Y9            BUFR                         0.000     0.000 r  BUFR/O
                         net (fo=368, routed)         0.795     0.795    pix1p25x_clk
    SLICE_X161Y133       FDPE                                         r  FDPE_12/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y133       FDPE (Prop_fdpe_C_Q)         0.456     1.251 r  FDPE_12/Q
                         net (fo=1, routed)           0.190     1.441    xilinxasyncresetsynchronizerimpl6_rst_meta
    SLICE_X161Y133       FDPE                                         r  FDPE_13/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    BUFR_X1Y9            BUFR                         0.000     2.000 r  BUFR/O
                         net (fo=368, routed)         0.755     2.755    pix1p25x_clk
    SLICE_X161Y133       FDPE                                         r  FDPE_13/C
                         clock pessimism              0.040     2.795    
                         clock uncertainty           -0.055     2.740    
    SLICE_X161Y133       FDPE (Setup_fdpe_C_D)       -0.047     2.693    FDPE_13
  -------------------------------------------------------------------
                         required time                          2.693    
                         arrival time                          -1.441    
  -------------------------------------------------------------------
                         slack                                  1.252    

Slack (MET) :             1.254ns  (required time - arrival time)
  Source:                 ISERDESE2_20/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Destination:            s7datacapture2_lateness_reg[7]/D
                            (rising edge-triggered cell FDSE clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Path Group:             pix1p25x_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.387ns  (pix1p25x_clk rise@5.387ns - pix1p25x_clk rise@0.000ns)
  Data Path Delay:        4.107ns  (logic 1.796ns (43.734%)  route 2.311ns (56.266%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.763ns = ( 6.150 - 5.387 ) 
    Source Clock Delay      (SCD):    0.796ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.055ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.085ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix1p25x_clk rise edge)
                                                      0.000     0.000 r  
    BUFR_X1Y9            BUFR                         0.000     0.000 r  BUFR/O
                         net (fo=368, routed)         0.796     0.796    pix1p25x_clk
    ILOGIC_X1Y146        ISERDESE2                                    r  ISERDESE2_20/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y146        ISERDESE2 (Prop_iserdese2_CLKDIV_Q1)
                                                      0.653     1.449 r  ISERDESE2_20/Q1
                         net (fo=13, routed)          1.308     2.757    s7datacapture2_serdes_m_q[7]
    SLICE_X163Y145       LUT6 (Prop_lut6_I0_O)        0.124     2.881 r  s7datacapture2_lateness[4]_i_10/O
                         net (fo=1, routed)           0.402     3.283    s7datacapture2_lateness[4]_i_10_n_0
    SLICE_X163Y145       LUT5 (Prop_lut5_I4_O)        0.124     3.407 r  s7datacapture2_lateness[4]_i_8/O
                         net (fo=1, routed)           0.601     4.008    s7datacapture2_lateness[4]_i_8_n_0
    SLICE_X161Y147       LUT4 (Prop_lut4_I2_O)        0.124     4.132 r  s7datacapture2_lateness[4]_i_6/O
                         net (fo=1, routed)           0.000     4.132    s7datacapture2_lateness[4]_i_6_n_0
    SLICE_X161Y147       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.664 r  s7datacapture2_lateness_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.664    s7datacapture2_lateness_reg[4]_i_1_n_0
    SLICE_X161Y148       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.903 r  s7datacapture2_lateness_reg[7]_i_3/O[2]
                         net (fo=1, routed)           0.000     4.903    s7datacapture2_lateness_reg[7]_i_3_n_5
    SLICE_X161Y148       FDSE                                         r  s7datacapture2_lateness_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock pix1p25x_clk rise edge)
                                                      5.387     5.387 r  
    BUFR_X1Y9            BUFR                         0.000     5.387 r  BUFR/O
                         net (fo=368, routed)         0.763     6.150    pix1p25x_clk
    SLICE_X161Y148       FDSE                                         r  s7datacapture2_lateness_reg[7]/C
                         clock pessimism              0.000     6.150    
                         clock uncertainty           -0.055     6.095    
    SLICE_X161Y148       FDSE (Setup_fdse_C_D)        0.062     6.157    s7datacapture2_lateness_reg[7]
  -------------------------------------------------------------------
                         required time                          6.157    
                         arrival time                          -4.903    
  -------------------------------------------------------------------
                         slack                                  1.254    

Slack (MET) :             1.254ns  (required time - arrival time)
  Source:                 ISERDESE2_18/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Destination:            s7datacapture1_lateness_reg[7]/D
                            (rising edge-triggered cell FDSE clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Path Group:             pix1p25x_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.387ns  (pix1p25x_clk rise@5.387ns - pix1p25x_clk rise@0.000ns)
  Data Path Delay:        4.152ns  (logic 1.777ns (42.796%)  route 2.375ns (57.204%))
  Logic Levels:           5  (CARRY4=2 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.761ns = ( 6.148 - 5.387 ) 
    Source Clock Delay      (SCD):    0.795ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.055ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.085ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix1p25x_clk rise edge)
                                                      0.000     0.000 r  
    BUFR_X1Y9            BUFR                         0.000     0.000 r  BUFR/O
                         net (fo=368, routed)         0.795     0.795    pix1p25x_clk
    ILOGIC_X1Y142        ISERDESE2                                    r  ISERDESE2_18/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y142        ISERDESE2 (Prop_iserdese2_CLKDIV_Q5)
                                                      0.653     1.448 r  ISERDESE2_18/Q5
                         net (fo=13, routed)          1.375     2.823    s7datacapture1_serdes_m_q[3]
    SLICE_X163Y141       LUT6 (Prop_lut6_I0_O)        0.124     2.947 f  s7datacapture1_lateness[4]_i_9/O
                         net (fo=1, routed)           0.407     3.354    s7datacapture1_lateness[4]_i_9_n_0
    SLICE_X163Y141       LUT6 (Prop_lut6_I5_O)        0.124     3.478 r  s7datacapture1_lateness[4]_i_7/O
                         net (fo=1, routed)           0.593     4.071    s7datacapture1_lateness[4]_i_7_n_0
    SLICE_X162Y140       LUT3 (Prop_lut3_I1_O)        0.124     4.195 r  s7datacapture1_lateness[4]_i_6/O
                         net (fo=1, routed)           0.000     4.195    s7datacapture1_lateness[4]_i_6_n_0
    SLICE_X162Y140       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     4.708 r  s7datacapture1_lateness_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.708    s7datacapture1_lateness_reg[4]_i_1_n_0
    SLICE_X162Y141       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.947 r  s7datacapture1_lateness_reg[7]_i_3/O[2]
                         net (fo=1, routed)           0.000     4.947    s7datacapture1_lateness_reg[7]_i_3_n_5
    SLICE_X162Y141       FDSE                                         r  s7datacapture1_lateness_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock pix1p25x_clk rise edge)
                                                      5.387     5.387 r  
    BUFR_X1Y9            BUFR                         0.000     5.387 r  BUFR/O
                         net (fo=368, routed)         0.761     6.148    pix1p25x_clk
    SLICE_X162Y141       FDSE                                         r  s7datacapture1_lateness_reg[7]/C
                         clock pessimism              0.000     6.148    
                         clock uncertainty           -0.055     6.093    
    SLICE_X162Y141       FDSE (Setup_fdse_C_D)        0.109     6.202    s7datacapture1_lateness_reg[7]
  -------------------------------------------------------------------
                         required time                          6.202    
                         arrival time                          -4.947    
  -------------------------------------------------------------------
                         slack                                  1.254    

Slack (MET) :             1.270ns  (required time - arrival time)
  Source:                 ISERDESE2_20/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Destination:            s7datacapture2_lateness_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Path Group:             pix1p25x_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.387ns  (pix1p25x_clk rise@5.387ns - pix1p25x_clk rise@0.000ns)
  Data Path Delay:        4.091ns  (logic 1.780ns (43.514%)  route 2.311ns (56.486%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.763ns = ( 6.150 - 5.387 ) 
    Source Clock Delay      (SCD):    0.796ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.055ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.085ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix1p25x_clk rise edge)
                                                      0.000     0.000 r  
    BUFR_X1Y9            BUFR                         0.000     0.000 r  BUFR/O
                         net (fo=368, routed)         0.796     0.796    pix1p25x_clk
    ILOGIC_X1Y146        ISERDESE2                                    r  ISERDESE2_20/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y146        ISERDESE2 (Prop_iserdese2_CLKDIV_Q1)
                                                      0.653     1.449 r  ISERDESE2_20/Q1
                         net (fo=13, routed)          1.308     2.757    s7datacapture2_serdes_m_q[7]
    SLICE_X163Y145       LUT6 (Prop_lut6_I0_O)        0.124     2.881 r  s7datacapture2_lateness[4]_i_10/O
                         net (fo=1, routed)           0.402     3.283    s7datacapture2_lateness[4]_i_10_n_0
    SLICE_X163Y145       LUT5 (Prop_lut5_I4_O)        0.124     3.407 r  s7datacapture2_lateness[4]_i_8/O
                         net (fo=1, routed)           0.601     4.008    s7datacapture2_lateness[4]_i_8_n_0
    SLICE_X161Y147       LUT4 (Prop_lut4_I2_O)        0.124     4.132 r  s7datacapture2_lateness[4]_i_6/O
                         net (fo=1, routed)           0.000     4.132    s7datacapture2_lateness[4]_i_6_n_0
    SLICE_X161Y147       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.664 r  s7datacapture2_lateness_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.664    s7datacapture2_lateness_reg[4]_i_1_n_0
    SLICE_X161Y148       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     4.887 r  s7datacapture2_lateness_reg[7]_i_3/O[0]
                         net (fo=1, routed)           0.000     4.887    s7datacapture2_lateness_reg[7]_i_3_n_7
    SLICE_X161Y148       FDRE                                         r  s7datacapture2_lateness_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock pix1p25x_clk rise edge)
                                                      5.387     5.387 r  
    BUFR_X1Y9            BUFR                         0.000     5.387 r  BUFR/O
                         net (fo=368, routed)         0.763     6.150    pix1p25x_clk
    SLICE_X161Y148       FDRE                                         r  s7datacapture2_lateness_reg[5]/C
                         clock pessimism              0.000     6.150    
                         clock uncertainty           -0.055     6.095    
    SLICE_X161Y148       FDRE (Setup_fdre_C_D)        0.062     6.157    s7datacapture2_lateness_reg[5]
  -------------------------------------------------------------------
                         required time                          6.157    
                         arrival time                          -4.887    
  -------------------------------------------------------------------
                         slack                                  1.270    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 FDPE_12/C
                            (rising edge-triggered cell FDPE clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Destination:            FDPE_13/D
                            (rising edge-triggered cell FDPE clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Path Group:             pix1p25x_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pix1p25x_clk rise@0.000ns - pix1p25x_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.292ns
    Source Clock Delay      (SCD):    0.258ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix1p25x_clk rise edge)
                                                      0.000     0.000 r  
    BUFR_X1Y9            BUFR                         0.000     0.000 r  BUFR/O
                         net (fo=368, routed)         0.258     0.258    pix1p25x_clk
    SLICE_X161Y133       FDPE                                         r  FDPE_12/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y133       FDPE (Prop_fdpe_C_Q)         0.141     0.399 r  FDPE_12/Q
                         net (fo=1, routed)           0.056     0.455    xilinxasyncresetsynchronizerimpl6_rst_meta
    SLICE_X161Y133       FDPE                                         r  FDPE_13/D
  -------------------------------------------------------------------    -------------------

                         (clock pix1p25x_clk rise edge)
                                                      0.000     0.000 r  
    BUFR_X1Y9            BUFR                         0.000     0.000 r  BUFR/O
                         net (fo=368, routed)         0.292     0.292    pix1p25x_clk
    SLICE_X161Y133       FDPE                                         r  FDPE_13/C
                         clock pessimism             -0.034     0.258    
    SLICE_X161Y133       FDPE (Hold_fdpe_C_D)         0.075     0.333    FDPE_13
  -------------------------------------------------------------------
                         required time                         -0.333    
                         arrival time                           0.455    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 xilinxmultiregimpl11_regs0_reg/C
                            (rising edge-triggered cell FDRE clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Destination:            xilinxmultiregimpl11_regs1_reg/D
                            (rising edge-triggered cell FDRE clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Path Group:             pix1p25x_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pix1p25x_clk rise@0.000ns - pix1p25x_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.288ns
    Source Clock Delay      (SCD):    0.254ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix1p25x_clk rise edge)
                                                      0.000     0.000 r  
    BUFR_X1Y9            BUFR                         0.000     0.000 r  BUFR/O
                         net (fo=368, routed)         0.254     0.254    pix1p25x_clk
    SLICE_X163Y129       FDRE                                         r  xilinxmultiregimpl11_regs0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y129       FDRE (Prop_fdre_C_Q)         0.141     0.395 r  xilinxmultiregimpl11_regs0_reg/Q
                         net (fo=1, routed)           0.056     0.451    xilinxmultiregimpl11_regs0
    SLICE_X163Y129       FDRE                                         r  xilinxmultiregimpl11_regs1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock pix1p25x_clk rise edge)
                                                      0.000     0.000 r  
    BUFR_X1Y9            BUFR                         0.000     0.000 r  BUFR/O
                         net (fo=368, routed)         0.288     0.288    pix1p25x_clk
    SLICE_X163Y129       FDRE                                         r  xilinxmultiregimpl11_regs1_reg/C
                         clock pessimism             -0.034     0.254    
    SLICE_X163Y129       FDRE (Hold_fdre_C_D)         0.075     0.329    xilinxmultiregimpl11_regs1_reg
  -------------------------------------------------------------------
                         required time                         -0.329    
                         arrival time                           0.451    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 xilinxmultiregimpl21_regs0_reg/C
                            (rising edge-triggered cell FDRE clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Destination:            xilinxmultiregimpl21_regs1_reg/D
                            (rising edge-triggered cell FDRE clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Path Group:             pix1p25x_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pix1p25x_clk rise@0.000ns - pix1p25x_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.299ns
    Source Clock Delay      (SCD):    0.263ns
    Clock Pessimism Removal (CPR):    0.036ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix1p25x_clk rise edge)
                                                      0.000     0.000 r  
    BUFR_X1Y9            BUFR                         0.000     0.000 r  BUFR/O
                         net (fo=368, routed)         0.263     0.263    pix1p25x_clk
    SLICE_X163Y144       FDRE                                         r  xilinxmultiregimpl21_regs0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y144       FDRE (Prop_fdre_C_Q)         0.141     0.404 r  xilinxmultiregimpl21_regs0_reg/Q
                         net (fo=1, routed)           0.056     0.460    xilinxmultiregimpl21_regs0
    SLICE_X163Y144       FDRE                                         r  xilinxmultiregimpl21_regs1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock pix1p25x_clk rise edge)
                                                      0.000     0.000 r  
    BUFR_X1Y9            BUFR                         0.000     0.000 r  BUFR/O
                         net (fo=368, routed)         0.299     0.299    pix1p25x_clk
    SLICE_X163Y144       FDRE                                         r  xilinxmultiregimpl21_regs1_reg/C
                         clock pessimism             -0.036     0.263    
    SLICE_X163Y144       FDRE (Hold_fdre_C_D)         0.075     0.338    xilinxmultiregimpl21_regs1_reg
  -------------------------------------------------------------------
                         required time                         -0.338    
                         arrival time                           0.460    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 xilinxmultiregimpl22_regs0_reg/C
                            (rising edge-triggered cell FDRE clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Destination:            xilinxmultiregimpl22_regs1_reg/D
                            (rising edge-triggered cell FDRE clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Path Group:             pix1p25x_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pix1p25x_clk rise@0.000ns - pix1p25x_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.299ns
    Source Clock Delay      (SCD):    0.263ns
    Clock Pessimism Removal (CPR):    0.036ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix1p25x_clk rise edge)
                                                      0.000     0.000 r  
    BUFR_X1Y9            BUFR                         0.000     0.000 r  BUFR/O
                         net (fo=368, routed)         0.263     0.263    pix1p25x_clk
    SLICE_X163Y143       FDRE                                         r  xilinxmultiregimpl22_regs0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y143       FDRE (Prop_fdre_C_Q)         0.141     0.404 r  xilinxmultiregimpl22_regs0_reg/Q
                         net (fo=1, routed)           0.056     0.460    xilinxmultiregimpl22_regs0
    SLICE_X163Y143       FDRE                                         r  xilinxmultiregimpl22_regs1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock pix1p25x_clk rise edge)
                                                      0.000     0.000 r  
    BUFR_X1Y9            BUFR                         0.000     0.000 r  BUFR/O
                         net (fo=368, routed)         0.299     0.299    pix1p25x_clk
    SLICE_X163Y143       FDRE                                         r  xilinxmultiregimpl22_regs1_reg/C
                         clock pessimism             -0.036     0.263    
    SLICE_X163Y143       FDRE (Hold_fdre_C_D)         0.075     0.338    xilinxmultiregimpl22_regs1_reg
  -------------------------------------------------------------------
                         required time                         -0.338    
                         arrival time                           0.460    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 xilinxmultiregimpl32_regs0_reg/C
                            (rising edge-triggered cell FDRE clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Destination:            xilinxmultiregimpl32_regs1_reg/D
                            (rising edge-triggered cell FDRE clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Path Group:             pix1p25x_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pix1p25x_clk rise@0.000ns - pix1p25x_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.300ns
    Source Clock Delay      (SCD):    0.264ns
    Clock Pessimism Removal (CPR):    0.036ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix1p25x_clk rise edge)
                                                      0.000     0.000 r  
    BUFR_X1Y9            BUFR                         0.000     0.000 r  BUFR/O
                         net (fo=368, routed)         0.264     0.264    pix1p25x_clk
    SLICE_X163Y149       FDRE                                         r  xilinxmultiregimpl32_regs0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y149       FDRE (Prop_fdre_C_Q)         0.141     0.405 r  xilinxmultiregimpl32_regs0_reg/Q
                         net (fo=1, routed)           0.056     0.461    xilinxmultiregimpl32_regs0
    SLICE_X163Y149       FDRE                                         r  xilinxmultiregimpl32_regs1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock pix1p25x_clk rise edge)
                                                      0.000     0.000 r  
    BUFR_X1Y9            BUFR                         0.000     0.000 r  BUFR/O
                         net (fo=368, routed)         0.300     0.300    pix1p25x_clk
    SLICE_X163Y149       FDRE                                         r  xilinxmultiregimpl32_regs1_reg/C
                         clock pessimism             -0.036     0.264    
    SLICE_X163Y149       FDRE (Hold_fdre_C_D)         0.075     0.339    xilinxmultiregimpl32_regs1_reg
  -------------------------------------------------------------------
                         required time                         -0.339    
                         arrival time                           0.461    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 xilinxmultiregimpl34_regs0_reg/C
                            (rising edge-triggered cell FDRE clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Destination:            xilinxmultiregimpl34_regs1_reg/D
                            (rising edge-triggered cell FDRE clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Path Group:             pix1p25x_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pix1p25x_clk rise@0.000ns - pix1p25x_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.299ns
    Source Clock Delay      (SCD):    0.263ns
    Clock Pessimism Removal (CPR):    0.036ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix1p25x_clk rise edge)
                                                      0.000     0.000 r  
    BUFR_X1Y9            BUFR                         0.000     0.000 r  BUFR/O
                         net (fo=368, routed)         0.263     0.263    pix1p25x_clk
    SLICE_X161Y145       FDRE                                         r  xilinxmultiregimpl34_regs0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y145       FDRE (Prop_fdre_C_Q)         0.141     0.404 r  xilinxmultiregimpl34_regs0_reg/Q
                         net (fo=1, routed)           0.056     0.460    xilinxmultiregimpl34_regs0
    SLICE_X161Y145       FDRE                                         r  xilinxmultiregimpl34_regs1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock pix1p25x_clk rise edge)
                                                      0.000     0.000 r  
    BUFR_X1Y9            BUFR                         0.000     0.000 r  BUFR/O
                         net (fo=368, routed)         0.299     0.299    pix1p25x_clk
    SLICE_X161Y145       FDRE                                         r  xilinxmultiregimpl34_regs1_reg/C
                         clock pessimism             -0.036     0.263    
    SLICE_X161Y145       FDRE (Hold_fdre_C_D)         0.075     0.338    xilinxmultiregimpl34_regs1_reg
  -------------------------------------------------------------------
                         required time                         -0.338    
                         arrival time                           0.460    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 xilinxmultiregimpl35_regs0_reg/C
                            (rising edge-triggered cell FDRE clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Destination:            xilinxmultiregimpl35_regs1_reg/D
                            (rising edge-triggered cell FDRE clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Path Group:             pix1p25x_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pix1p25x_clk rise@0.000ns - pix1p25x_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.299ns
    Source Clock Delay      (SCD):    0.263ns
    Clock Pessimism Removal (CPR):    0.036ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix1p25x_clk rise edge)
                                                      0.000     0.000 r  
    BUFR_X1Y9            BUFR                         0.000     0.000 r  BUFR/O
                         net (fo=368, routed)         0.263     0.263    pix1p25x_clk
    SLICE_X161Y144       FDRE                                         r  xilinxmultiregimpl35_regs0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y144       FDRE (Prop_fdre_C_Q)         0.141     0.404 r  xilinxmultiregimpl35_regs0_reg/Q
                         net (fo=1, routed)           0.056     0.460    xilinxmultiregimpl35_regs0
    SLICE_X161Y144       FDRE                                         r  xilinxmultiregimpl35_regs1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock pix1p25x_clk rise edge)
                                                      0.000     0.000 r  
    BUFR_X1Y9            BUFR                         0.000     0.000 r  BUFR/O
                         net (fo=368, routed)         0.299     0.299    pix1p25x_clk
    SLICE_X161Y144       FDRE                                         r  xilinxmultiregimpl35_regs1_reg/C
                         clock pessimism             -0.036     0.263    
    SLICE_X161Y144       FDRE (Hold_fdre_C_D)         0.075     0.338    xilinxmultiregimpl35_regs1_reg
  -------------------------------------------------------------------
                         required time                         -0.338    
                         arrival time                           0.460    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 xilinxmultiregimpl12_regs0_reg/C
                            (rising edge-triggered cell FDRE clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Destination:            xilinxmultiregimpl12_regs1_reg/D
                            (rising edge-triggered cell FDRE clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Path Group:             pix1p25x_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pix1p25x_clk rise@0.000ns - pix1p25x_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.291ns
    Source Clock Delay      (SCD):    0.257ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix1p25x_clk rise edge)
                                                      0.000     0.000 r  
    BUFR_X1Y9            BUFR                         0.000     0.000 r  BUFR/O
                         net (fo=368, routed)         0.257     0.257    pix1p25x_clk
    SLICE_X163Y132       FDRE                                         r  xilinxmultiregimpl12_regs0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y132       FDRE (Prop_fdre_C_Q)         0.141     0.398 r  xilinxmultiregimpl12_regs0_reg/Q
                         net (fo=1, routed)           0.056     0.454    xilinxmultiregimpl12_regs0
    SLICE_X163Y132       FDRE                                         r  xilinxmultiregimpl12_regs1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock pix1p25x_clk rise edge)
                                                      0.000     0.000 r  
    BUFR_X1Y9            BUFR                         0.000     0.000 r  BUFR/O
                         net (fo=368, routed)         0.291     0.291    pix1p25x_clk
    SLICE_X163Y132       FDRE                                         r  xilinxmultiregimpl12_regs1_reg/C
                         clock pessimism             -0.034     0.257    
    SLICE_X163Y132       FDRE (Hold_fdre_C_D)         0.075     0.332    xilinxmultiregimpl12_regs1_reg
  -------------------------------------------------------------------
                         required time                         -0.332    
                         arrival time                           0.454    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 xilinxmultiregimpl13_regs0_reg/C
                            (rising edge-triggered cell FDRE clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Destination:            xilinxmultiregimpl13_regs1_reg/D
                            (rising edge-triggered cell FDRE clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Path Group:             pix1p25x_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pix1p25x_clk rise@0.000ns - pix1p25x_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.289ns
    Source Clock Delay      (SCD):    0.255ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix1p25x_clk rise edge)
                                                      0.000     0.000 r  
    BUFR_X1Y9            BUFR                         0.000     0.000 r  BUFR/O
                         net (fo=368, routed)         0.255     0.255    pix1p25x_clk
    SLICE_X163Y130       FDRE                                         r  xilinxmultiregimpl13_regs0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y130       FDRE (Prop_fdre_C_Q)         0.141     0.396 r  xilinxmultiregimpl13_regs0_reg/Q
                         net (fo=1, routed)           0.056     0.452    xilinxmultiregimpl13_regs0
    SLICE_X163Y130       FDRE                                         r  xilinxmultiregimpl13_regs1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock pix1p25x_clk rise edge)
                                                      0.000     0.000 r  
    BUFR_X1Y9            BUFR                         0.000     0.000 r  BUFR/O
                         net (fo=368, routed)         0.289     0.289    pix1p25x_clk
    SLICE_X163Y130       FDRE                                         r  xilinxmultiregimpl13_regs1_reg/C
                         clock pessimism             -0.034     0.255    
    SLICE_X163Y130       FDRE (Hold_fdre_C_D)         0.075     0.330    xilinxmultiregimpl13_regs1_reg
  -------------------------------------------------------------------
                         required time                         -0.330    
                         arrival time                           0.452    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 xilinxmultiregimpl23_regs0_reg/C
                            (rising edge-triggered cell FDRE clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Destination:            xilinxmultiregimpl23_regs1_reg/D
                            (rising edge-triggered cell FDRE clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Path Group:             pix1p25x_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pix1p25x_clk rise@0.000ns - pix1p25x_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.262ns
    Clock Pessimism Removal (CPR):    0.036ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix1p25x_clk rise edge)
                                                      0.000     0.000 r  
    BUFR_X1Y9            BUFR                         0.000     0.000 r  BUFR/O
                         net (fo=368, routed)         0.262     0.262    pix1p25x_clk
    SLICE_X161Y142       FDRE                                         r  xilinxmultiregimpl23_regs0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y142       FDRE (Prop_fdre_C_Q)         0.141     0.403 r  xilinxmultiregimpl23_regs0_reg/Q
                         net (fo=1, routed)           0.056     0.459    xilinxmultiregimpl23_regs0
    SLICE_X161Y142       FDRE                                         r  xilinxmultiregimpl23_regs1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock pix1p25x_clk rise edge)
                                                      0.000     0.000 r  
    BUFR_X1Y9            BUFR                         0.000     0.000 r  BUFR/O
                         net (fo=368, routed)         0.298     0.298    pix1p25x_clk
    SLICE_X161Y142       FDRE                                         r  xilinxmultiregimpl23_regs1_reg/C
                         clock pessimism             -0.036     0.262    
    SLICE_X161Y142       FDRE (Hold_fdre_C_D)         0.075     0.337    xilinxmultiregimpl23_regs1_reg
  -------------------------------------------------------------------
                         required time                         -0.337    
                         arrival time                           0.459    
  -------------------------------------------------------------------
                         slack                                  0.122    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pix1p25x_clk
Waveform(ns):       { 0.000 2.694 }
Period(ns):         5.387
Sources:            { BUFR/O }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     IDELAYE2/C        n/a            2.360         5.387       3.027      IDELAY_X1Y132   IDELAYE2_21/C
Min Period        n/a     IDELAYE2/C        n/a            2.360         5.387       3.027      IDELAY_X1Y131   IDELAYE2_22/C
Min Period        n/a     IDELAYE2/C        n/a            2.360         5.387       3.027      IDELAY_X1Y142   IDELAYE2_23/C
Min Period        n/a     IDELAYE2/C        n/a            2.360         5.387       3.027      IDELAY_X1Y141   IDELAYE2_24/C
Min Period        n/a     IDELAYE2/C        n/a            2.360         5.387       3.027      IDELAY_X1Y146   IDELAYE2_25/C
Min Period        n/a     IDELAYE2/C        n/a            2.360         5.387       3.027      IDELAY_X1Y145   IDELAYE2_26/C
Min Period        n/a     ISERDESE2/CLKDIV  n/a            1.667         5.387       3.720      ILOGIC_X1Y132   ISERDESE2_16/CLKDIV
Min Period        n/a     ISERDESE2/CLKDIV  n/a            1.667         5.387       3.720      ILOGIC_X1Y131   ISERDESE2_17/CLKDIV
Min Period        n/a     ISERDESE2/CLKDIV  n/a            1.667         5.387       3.720      ILOGIC_X1Y142   ISERDESE2_18/CLKDIV
Min Period        n/a     ISERDESE2/CLKDIV  n/a            1.667         5.387       3.720      ILOGIC_X1Y141   ISERDESE2_19/CLKDIV
Low Pulse Width   Fast    FDPE/C            n/a            0.500         2.693       2.193      SLICE_X161Y133  FDPE_12/C
Low Pulse Width   Fast    FDPE/C            n/a            0.500         2.693       2.193      SLICE_X161Y133  FDPE_13/C
Low Pulse Width   Fast    FDRE/C            n/a            0.500         2.693       2.193      SLICE_X163Y129  s7datacapture0_do_delay_rst_toggle_o_r_reg/C
Low Pulse Width   Slow    FDRE/C            n/a            0.500         2.693       2.193      SLICE_X162Y137  s7datacapture0_gearbox_storage_reg[0]/C
Low Pulse Width   Slow    FDRE/C            n/a            0.500         2.693       2.193      SLICE_X161Y138  s7datacapture0_gearbox_storage_reg[10]/C
Low Pulse Width   Fast    FDRE/C            n/a            0.500         2.693       2.193      SLICE_X161Y134  s7datacapture0_gearbox_storage_reg[11]/C
Low Pulse Width   Slow    FDRE/C            n/a            0.500         2.693       2.193      SLICE_X161Y138  s7datacapture0_gearbox_storage_reg[12]/C
Low Pulse Width   Slow    FDRE/C            n/a            0.500         2.693       2.193      SLICE_X161Y138  s7datacapture0_gearbox_storage_reg[13]/C
Low Pulse Width   Slow    FDRE/C            n/a            0.500         2.693       2.193      SLICE_X161Y138  s7datacapture0_gearbox_storage_reg[14]/C
Low Pulse Width   Slow    FDRE/C            n/a            0.500         2.693       2.193      SLICE_X161Y138  s7datacapture0_gearbox_storage_reg[15]/C
High Pulse Width  Fast    FDRE/C            n/a            0.500         2.693       2.193      SLICE_X161Y132  s7datacapture0_do_delay_master_dec_toggle_o_r_reg/C
High Pulse Width  Fast    FDRE/C            n/a            0.500         2.693       2.193      SLICE_X161Y132  s7datacapture0_do_delay_master_inc_toggle_o_r_reg/C
High Pulse Width  Fast    FDRE/C            n/a            0.500         2.693       2.193      SLICE_X161Y132  s7datacapture0_do_reset_lateness_toggle_o_r_reg/C
High Pulse Width  Fast    FDRE/C            n/a            0.500         2.693       2.193      SLICE_X162Y132  s7datacapture0_lateness_reg[5]/C
High Pulse Width  Fast    FDRE/C            n/a            0.500         2.693       2.193      SLICE_X162Y132  s7datacapture0_lateness_reg[6]/C
High Pulse Width  Fast    FDSE/C            n/a            0.500         2.693       2.193      SLICE_X162Y132  s7datacapture0_lateness_reg[7]/C
High Pulse Width  Fast    FDRE/C            n/a            0.500         2.693       2.193      SLICE_X160Y132  s7datacapture0_mdata_d_reg[0]/C
High Pulse Width  Fast    FDRE/C            n/a            0.500         2.693       2.193      SLICE_X160Y132  s7datacapture0_mdata_d_reg[1]/C
High Pulse Width  Fast    FDRE/C            n/a            0.500         2.693       2.193      SLICE_X160Y132  s7datacapture0_mdata_d_reg[2]/C
High Pulse Width  Fast    FDRE/C            n/a            0.500         2.693       2.193      SLICE_X160Y132  s7datacapture0_mdata_d_reg[3]/C



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk
  To Clock:  sys_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.182ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.047ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.182ns  (required time - arrival time)
  Source:                 videosoc_videosoc_interface_dat_w_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hdmi_out0_core_initiator_csrstorage1_storage_full_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.746ns  (logic 0.456ns (4.679%)  route 9.290ns (95.321%))
  Logic Levels:           0  
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.700ns = ( 11.700 - 10.000 ) 
    Source Clock Delay      (SCD):    1.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=5118, routed)        1.672     1.672    sys_clk
    SLICE_X110Y154       FDRE                                         r  videosoc_videosoc_interface_dat_w_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y154       FDRE (Prop_fdre_C_Q)         0.456     2.128 r  videosoc_videosoc_interface_dat_w_reg[7]/Q
                         net (fo=66, routed)          9.290    11.418    videosoc_videosoc_interface_dat_w_reg_n_0_[7]
    SLICE_X157Y119       FDRE                                         r  hdmi_out0_core_initiator_csrstorage1_storage_full_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=5118, routed)        1.700    11.700    sys_clk
    SLICE_X157Y119       FDRE                                         r  hdmi_out0_core_initiator_csrstorage1_storage_full_reg[7]/C
                         clock pessimism              0.000    11.700    
                         clock uncertainty           -0.057    11.644    
    SLICE_X157Y119       FDRE (Setup_fdre_C_D)       -0.043    11.601    hdmi_out0_core_initiator_csrstorage1_storage_full_reg[7]
  -------------------------------------------------------------------
                         required time                         11.601    
                         arrival time                         -11.418    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.214ns  (required time - arrival time)
  Source:                 videosoc_videosoc_interface_dat_w_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hdmi_out0_driver_s7hdmioutclocking_mmcm_dat_w_storage_full_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.865ns  (logic 0.456ns (4.622%)  route 9.409ns (95.378%))
  Logic Levels:           0  
  Clock Path Skew:        0.198ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.870ns = ( 11.870 - 10.000 ) 
    Source Clock Delay      (SCD):    1.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=5118, routed)        1.672     1.672    sys_clk
    SLICE_X110Y154       FDRE                                         r  videosoc_videosoc_interface_dat_w_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y154       FDRE (Prop_fdre_C_Q)         0.456     2.128 r  videosoc_videosoc_interface_dat_w_reg[7]/Q
                         net (fo=66, routed)          9.409    11.537    videosoc_videosoc_interface_dat_w_reg_n_0_[7]
    SLICE_X163Y82        FDRE                                         r  hdmi_out0_driver_s7hdmioutclocking_mmcm_dat_w_storage_full_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=5118, routed)        1.870    11.870    sys_clk
    SLICE_X163Y82        FDRE                                         r  hdmi_out0_driver_s7hdmioutclocking_mmcm_dat_w_storage_full_reg[15]/C
                         clock pessimism              0.000    11.870    
                         clock uncertainty           -0.057    11.813    
    SLICE_X163Y82        FDRE (Setup_fdre_C_D)       -0.062    11.751    hdmi_out0_driver_s7hdmioutclocking_mmcm_dat_w_storage_full_reg[15]
  -------------------------------------------------------------------
                         required time                         11.751    
                         arrival time                         -11.537    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.236ns  (required time - arrival time)
  Source:                 videosoc_videosoc_interface_dat_w_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mmcm_dat_w_storage_full_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.692ns  (logic 0.456ns (4.705%)  route 9.236ns (95.295%))
  Logic Levels:           0  
  Clock Path Skew:        0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.714ns = ( 11.714 - 10.000 ) 
    Source Clock Delay      (SCD):    1.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=5118, routed)        1.672     1.672    sys_clk
    SLICE_X110Y154       FDRE                                         r  videosoc_videosoc_interface_dat_w_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y154       FDRE (Prop_fdre_C_Q)         0.456     2.128 r  videosoc_videosoc_interface_dat_w_reg[7]/Q
                         net (fo=66, routed)          9.236    11.364    videosoc_videosoc_interface_dat_w_reg_n_0_[7]
    SLICE_X163Y100       FDRE                                         r  mmcm_dat_w_storage_full_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=5118, routed)        1.714    11.714    sys_clk
    SLICE_X163Y100       FDRE                                         r  mmcm_dat_w_storage_full_reg[7]/C
                         clock pessimism              0.000    11.714    
                         clock uncertainty           -0.057    11.658    
    SLICE_X163Y100       FDRE (Setup_fdre_C_D)       -0.058    11.600    mmcm_dat_w_storage_full_reg[7]
  -------------------------------------------------------------------
                         required time                         11.600    
                         arrival time                         -11.364    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.250ns  (required time - arrival time)
  Source:                 videosoc_videosoc_interface_dat_w_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mmcm_dat_w_storage_full_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.691ns  (logic 0.456ns (4.705%)  route 9.235ns (95.295%))
  Logic Levels:           0  
  Clock Path Skew:        0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.714ns = ( 11.714 - 10.000 ) 
    Source Clock Delay      (SCD):    1.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=5118, routed)        1.672     1.672    sys_clk
    SLICE_X110Y154       FDRE                                         r  videosoc_videosoc_interface_dat_w_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y154       FDRE (Prop_fdre_C_Q)         0.456     2.128 r  videosoc_videosoc_interface_dat_w_reg[7]/Q
                         net (fo=66, routed)          9.235    11.363    videosoc_videosoc_interface_dat_w_reg_n_0_[7]
    SLICE_X162Y101       FDRE                                         r  mmcm_dat_w_storage_full_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=5118, routed)        1.714    11.714    sys_clk
    SLICE_X162Y101       FDRE                                         r  mmcm_dat_w_storage_full_reg[15]/C
                         clock pessimism              0.000    11.714    
                         clock uncertainty           -0.057    11.658    
    SLICE_X162Y101       FDRE (Setup_fdre_C_D)       -0.045    11.613    mmcm_dat_w_storage_full_reg[15]
  -------------------------------------------------------------------
                         required time                         11.613    
                         arrival time                         -11.363    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.323ns  (required time - arrival time)
  Source:                 videosoc_videosoc_interface_dat_w_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hdmi_out0_core_initiator_csrstorage3_storage_full_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.607ns  (logic 0.456ns (4.747%)  route 9.151ns (95.253%))
  Logic Levels:           0  
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.701ns = ( 11.701 - 10.000 ) 
    Source Clock Delay      (SCD):    1.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=5118, routed)        1.672     1.672    sys_clk
    SLICE_X110Y154       FDRE                                         r  videosoc_videosoc_interface_dat_w_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y154       FDRE (Prop_fdre_C_Q)         0.456     2.128 r  videosoc_videosoc_interface_dat_w_reg[7]/Q
                         net (fo=66, routed)          9.151    11.279    videosoc_videosoc_interface_dat_w_reg_n_0_[7]
    SLICE_X157Y118       FDRE                                         r  hdmi_out0_core_initiator_csrstorage3_storage_full_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=5118, routed)        1.701    11.701    sys_clk
    SLICE_X157Y118       FDRE                                         r  hdmi_out0_core_initiator_csrstorage3_storage_full_reg[7]/C
                         clock pessimism              0.000    11.701    
                         clock uncertainty           -0.057    11.645    
    SLICE_X157Y118       FDRE (Setup_fdre_C_D)       -0.043    11.602    hdmi_out0_core_initiator_csrstorage3_storage_full_reg[7]
  -------------------------------------------------------------------
                         required time                         11.602    
                         arrival time                         -11.279    
  -------------------------------------------------------------------
                         slack                                  0.323    

Slack (MET) :             0.428ns  (required time - arrival time)
  Source:                 videosoc_videosoc_interface_dat_w_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            videosoc_sdram_phaseinjector0_command_storage_full_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.373ns  (logic 0.456ns (4.865%)  route 8.917ns (95.135%))
  Logic Levels:           0  
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.627ns = ( 11.627 - 10.000 ) 
    Source Clock Delay      (SCD):    1.687ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=5118, routed)        1.687     1.687    sys_clk
    SLICE_X135Y112       FDRE                                         r  videosoc_videosoc_interface_dat_w_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X135Y112       FDRE (Prop_fdre_C_Q)         0.456     2.143 r  videosoc_videosoc_interface_dat_w_reg[0]/Q
                         net (fo=122, routed)         8.917    11.061    videosoc_videosoc_interface_dat_w_reg_n_0_[0]
    SLICE_X155Y156       FDRE                                         r  videosoc_sdram_phaseinjector0_command_storage_full_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=5118, routed)        1.627    11.627    sys_clk
    SLICE_X155Y156       FDRE                                         r  videosoc_sdram_phaseinjector0_command_storage_full_reg[0]/C
                         clock pessimism              0.000    11.627    
                         clock uncertainty           -0.057    11.570    
    SLICE_X155Y156       FDRE (Setup_fdre_C_D)       -0.081    11.489    videosoc_sdram_phaseinjector0_command_storage_full_reg[0]
  -------------------------------------------------------------------
                         required time                         11.489    
                         arrival time                         -11.061    
  -------------------------------------------------------------------
                         slack                                  0.428    

Slack (MET) :             0.437ns  (required time - arrival time)
  Source:                 videosoc_sdram_bankmachine1_consume_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            videosoc_sdram_choose_req_grant_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.400ns  (logic 2.922ns (31.086%)  route 6.478ns (68.914%))
  Logic Levels:           10  (CARRY4=2 LUT3=1 LUT4=1 LUT6=5 RAMD32=1)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.554ns = ( 11.554 - 10.000 ) 
    Source Clock Delay      (SCD):    1.689ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=5118, routed)        1.689     1.689    sys_clk
    SLICE_X129Y140       FDRE                                         r  videosoc_sdram_bankmachine1_consume_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X129Y140       FDRE (Prop_fdre_C_Q)         0.456     2.145 r  videosoc_sdram_bankmachine1_consume_reg[1]/Q
                         net (fo=26, routed)          1.225     3.370    storage_3_reg_0_7_6_11/ADDRC1
    SLICE_X128Y143       RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.153     3.523 r  storage_3_reg_0_7_6_11/RAMC/O
                         net (fo=4, routed)           1.221     4.744    p_0_in[2]
    SLICE_X128Y147       LUT6 (Prop_lut6_I1_O)        0.331     5.075 r  bankmachine1_state[2]_i_14/O
                         net (fo=1, routed)           0.000     5.075    bankmachine1_state[2]_i_14_n_0
    SLICE_X128Y147       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.588 r  bankmachine1_state_reg[2]_i_9/CO[3]
                         net (fo=1, routed)           0.000     5.588    bankmachine1_state_reg[2]_i_9_n_0
    SLICE_X128Y148       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     5.842 f  bankmachine1_state_reg[2]_i_7/CO[0]
                         net (fo=2, routed)           0.680     6.523    videosoc_sdram_bankmachine1_hit
    SLICE_X112Y146       LUT6 (Prop_lut6_I1_O)        0.367     6.890 r  videosoc_sdram_bankmachine1_count[2]_i_4/O
                         net (fo=3, routed)           0.446     7.336    videosoc_sdram_bankmachine1_count[2]_i_4_n_0
    SLICE_X111Y147       LUT6 (Prop_lut6_I4_O)        0.124     7.460 f  videosoc_sdram_bankmachine1_consume[2]_i_8/O
                         net (fo=13, routed)          0.831     8.291    videosoc_sdram_bankmachine1_consume[2]_i_8_n_0
    SLICE_X110Y149       LUT3 (Prop_lut3_I1_O)        0.150     8.441 f  videosoc_sdram_choose_req_grant[2]_i_23/O
                         net (fo=1, routed)           0.830     9.271    videosoc_sdram_choose_req_grant[2]_i_23_n_0
    SLICE_X108Y149       LUT6 (Prop_lut6_I0_O)        0.326     9.597 r  videosoc_sdram_choose_req_grant[2]_i_15/O
                         net (fo=1, routed)           0.778    10.375    videosoc_sdram_choose_req_grant[2]_i_15_n_0
    SLICE_X108Y150       LUT6 (Prop_lut6_I4_O)        0.124    10.499 r  videosoc_sdram_choose_req_grant[2]_i_4/O
                         net (fo=3, routed)           0.466    10.965    videosoc_sdram_choose_req_grant[2]_i_4_n_0
    SLICE_X106Y150       LUT4 (Prop_lut4_I2_O)        0.124    11.089 r  videosoc_sdram_choose_req_grant[2]_i_1/O
                         net (fo=1, routed)           0.000    11.089    videosoc_sdram_choose_req_grant[2]_i_1_n_0
    SLICE_X106Y150       FDRE                                         r  videosoc_sdram_choose_req_grant_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=5118, routed)        1.554    11.554    sys_clk
    SLICE_X106Y150       FDRE                                         r  videosoc_sdram_choose_req_grant_reg[2]/C
                         clock pessimism              0.000    11.554    
                         clock uncertainty           -0.057    11.497    
    SLICE_X106Y150       FDRE (Setup_fdre_C_D)        0.029    11.526    videosoc_sdram_choose_req_grant_reg[2]
  -------------------------------------------------------------------
                         required time                         11.526    
                         arrival time                         -11.089    
  -------------------------------------------------------------------
                         slack                                  0.437    

Slack (MET) :             0.488ns  (required time - arrival time)
  Source:                 videosoc_sdram_bankmachine1_consume_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            multiplexer_state_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.154ns  (logic 2.694ns (29.431%)  route 6.460ns (70.569%))
  Logic Levels:           10  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=4 RAMD32=1)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.557ns = ( 11.557 - 10.000 ) 
    Source Clock Delay      (SCD):    1.689ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=5118, routed)        1.689     1.689    sys_clk
    SLICE_X129Y140       FDRE                                         r  videosoc_sdram_bankmachine1_consume_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X129Y140       FDRE (Prop_fdre_C_Q)         0.456     2.145 r  videosoc_sdram_bankmachine1_consume_reg[1]/Q
                         net (fo=26, routed)          1.225     3.370    storage_3_reg_0_7_6_11/ADDRC1
    SLICE_X128Y143       RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.153     3.523 r  storage_3_reg_0_7_6_11/RAMC/O
                         net (fo=4, routed)           1.221     4.744    p_0_in[2]
    SLICE_X128Y147       LUT6 (Prop_lut6_I1_O)        0.331     5.075 r  bankmachine1_state[2]_i_14/O
                         net (fo=1, routed)           0.000     5.075    bankmachine1_state[2]_i_14_n_0
    SLICE_X128Y147       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.588 r  bankmachine1_state_reg[2]_i_9/CO[3]
                         net (fo=1, routed)           0.000     5.588    bankmachine1_state_reg[2]_i_9_n_0
    SLICE_X128Y148       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     5.842 r  bankmachine1_state_reg[2]_i_7/CO[0]
                         net (fo=2, routed)           0.680     6.523    videosoc_sdram_bankmachine1_hit
    SLICE_X112Y146       LUT6 (Prop_lut6_I1_O)        0.367     6.890 f  videosoc_sdram_bankmachine1_count[2]_i_4/O
                         net (fo=3, routed)           0.558     7.448    videosoc_sdram_bankmachine1_count[2]_i_4_n_0
    SLICE_X111Y147       LUT3 (Prop_lut3_I1_O)        0.124     7.572 r  videosoc_sdram_bandwidth_cmd_is_read_i_6/O
                         net (fo=4, routed)           0.875     8.447    videosoc_sdram_bandwidth_cmd_is_read_i_6_n_0
    SLICE_X113Y145       LUT4 (Prop_lut4_I2_O)        0.124     8.571 r  multiplexer_state[3]_i_17/O
                         net (fo=1, routed)           0.501     9.072    multiplexer_state[3]_i_17_n_0
    SLICE_X112Y146       LUT5 (Prop_lut5_I4_O)        0.124     9.196 f  multiplexer_state[3]_i_9/O
                         net (fo=2, routed)           0.575     9.771    multiplexer_state[3]_i_9_n_0
    SLICE_X112Y149       LUT6 (Prop_lut6_I0_O)        0.124     9.895 f  multiplexer_state[3]_i_3/O
                         net (fo=1, routed)           0.634    10.529    multiplexer_state[3]_i_3_n_0
    SLICE_X112Y150       LUT6 (Prop_lut6_I0_O)        0.124    10.653 r  multiplexer_state[3]_i_1/O
                         net (fo=4, routed)           0.190    10.843    multiplexer_next_state
    SLICE_X112Y150       FDRE                                         r  multiplexer_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=5118, routed)        1.557    11.557    sys_clk
    SLICE_X112Y150       FDRE                                         r  multiplexer_state_reg[0]/C
                         clock pessimism              0.000    11.557    
                         clock uncertainty           -0.057    11.500    
    SLICE_X112Y150       FDRE (Setup_fdre_C_CE)      -0.169    11.331    multiplexer_state_reg[0]
  -------------------------------------------------------------------
                         required time                         11.331    
                         arrival time                         -10.843    
  -------------------------------------------------------------------
                         slack                                  0.488    

Slack (MET) :             0.488ns  (required time - arrival time)
  Source:                 videosoc_sdram_bankmachine1_consume_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            multiplexer_state_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.154ns  (logic 2.694ns (29.431%)  route 6.460ns (70.569%))
  Logic Levels:           10  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=4 RAMD32=1)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.557ns = ( 11.557 - 10.000 ) 
    Source Clock Delay      (SCD):    1.689ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=5118, routed)        1.689     1.689    sys_clk
    SLICE_X129Y140       FDRE                                         r  videosoc_sdram_bankmachine1_consume_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X129Y140       FDRE (Prop_fdre_C_Q)         0.456     2.145 r  videosoc_sdram_bankmachine1_consume_reg[1]/Q
                         net (fo=26, routed)          1.225     3.370    storage_3_reg_0_7_6_11/ADDRC1
    SLICE_X128Y143       RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.153     3.523 r  storage_3_reg_0_7_6_11/RAMC/O
                         net (fo=4, routed)           1.221     4.744    p_0_in[2]
    SLICE_X128Y147       LUT6 (Prop_lut6_I1_O)        0.331     5.075 r  bankmachine1_state[2]_i_14/O
                         net (fo=1, routed)           0.000     5.075    bankmachine1_state[2]_i_14_n_0
    SLICE_X128Y147       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.588 r  bankmachine1_state_reg[2]_i_9/CO[3]
                         net (fo=1, routed)           0.000     5.588    bankmachine1_state_reg[2]_i_9_n_0
    SLICE_X128Y148       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     5.842 r  bankmachine1_state_reg[2]_i_7/CO[0]
                         net (fo=2, routed)           0.680     6.523    videosoc_sdram_bankmachine1_hit
    SLICE_X112Y146       LUT6 (Prop_lut6_I1_O)        0.367     6.890 f  videosoc_sdram_bankmachine1_count[2]_i_4/O
                         net (fo=3, routed)           0.558     7.448    videosoc_sdram_bankmachine1_count[2]_i_4_n_0
    SLICE_X111Y147       LUT3 (Prop_lut3_I1_O)        0.124     7.572 r  videosoc_sdram_bandwidth_cmd_is_read_i_6/O
                         net (fo=4, routed)           0.875     8.447    videosoc_sdram_bandwidth_cmd_is_read_i_6_n_0
    SLICE_X113Y145       LUT4 (Prop_lut4_I2_O)        0.124     8.571 r  multiplexer_state[3]_i_17/O
                         net (fo=1, routed)           0.501     9.072    multiplexer_state[3]_i_17_n_0
    SLICE_X112Y146       LUT5 (Prop_lut5_I4_O)        0.124     9.196 f  multiplexer_state[3]_i_9/O
                         net (fo=2, routed)           0.575     9.771    multiplexer_state[3]_i_9_n_0
    SLICE_X112Y149       LUT6 (Prop_lut6_I0_O)        0.124     9.895 f  multiplexer_state[3]_i_3/O
                         net (fo=1, routed)           0.634    10.529    multiplexer_state[3]_i_3_n_0
    SLICE_X112Y150       LUT6 (Prop_lut6_I0_O)        0.124    10.653 r  multiplexer_state[3]_i_1/O
                         net (fo=4, routed)           0.190    10.843    multiplexer_next_state
    SLICE_X112Y150       FDRE                                         r  multiplexer_state_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=5118, routed)        1.557    11.557    sys_clk
    SLICE_X112Y150       FDRE                                         r  multiplexer_state_reg[1]/C
                         clock pessimism              0.000    11.557    
                         clock uncertainty           -0.057    11.500    
    SLICE_X112Y150       FDRE (Setup_fdre_C_CE)      -0.169    11.331    multiplexer_state_reg[1]
  -------------------------------------------------------------------
                         required time                         11.331    
                         arrival time                         -10.843    
  -------------------------------------------------------------------
                         slack                                  0.488    

Slack (MET) :             0.488ns  (required time - arrival time)
  Source:                 videosoc_sdram_bankmachine1_consume_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            multiplexer_state_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.154ns  (logic 2.694ns (29.431%)  route 6.460ns (70.569%))
  Logic Levels:           10  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=4 RAMD32=1)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.557ns = ( 11.557 - 10.000 ) 
    Source Clock Delay      (SCD):    1.689ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=5118, routed)        1.689     1.689    sys_clk
    SLICE_X129Y140       FDRE                                         r  videosoc_sdram_bankmachine1_consume_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X129Y140       FDRE (Prop_fdre_C_Q)         0.456     2.145 r  videosoc_sdram_bankmachine1_consume_reg[1]/Q
                         net (fo=26, routed)          1.225     3.370    storage_3_reg_0_7_6_11/ADDRC1
    SLICE_X128Y143       RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.153     3.523 r  storage_3_reg_0_7_6_11/RAMC/O
                         net (fo=4, routed)           1.221     4.744    p_0_in[2]
    SLICE_X128Y147       LUT6 (Prop_lut6_I1_O)        0.331     5.075 r  bankmachine1_state[2]_i_14/O
                         net (fo=1, routed)           0.000     5.075    bankmachine1_state[2]_i_14_n_0
    SLICE_X128Y147       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.588 r  bankmachine1_state_reg[2]_i_9/CO[3]
                         net (fo=1, routed)           0.000     5.588    bankmachine1_state_reg[2]_i_9_n_0
    SLICE_X128Y148       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     5.842 r  bankmachine1_state_reg[2]_i_7/CO[0]
                         net (fo=2, routed)           0.680     6.523    videosoc_sdram_bankmachine1_hit
    SLICE_X112Y146       LUT6 (Prop_lut6_I1_O)        0.367     6.890 f  videosoc_sdram_bankmachine1_count[2]_i_4/O
                         net (fo=3, routed)           0.558     7.448    videosoc_sdram_bankmachine1_count[2]_i_4_n_0
    SLICE_X111Y147       LUT3 (Prop_lut3_I1_O)        0.124     7.572 r  videosoc_sdram_bandwidth_cmd_is_read_i_6/O
                         net (fo=4, routed)           0.875     8.447    videosoc_sdram_bandwidth_cmd_is_read_i_6_n_0
    SLICE_X113Y145       LUT4 (Prop_lut4_I2_O)        0.124     8.571 r  multiplexer_state[3]_i_17/O
                         net (fo=1, routed)           0.501     9.072    multiplexer_state[3]_i_17_n_0
    SLICE_X112Y146       LUT5 (Prop_lut5_I4_O)        0.124     9.196 f  multiplexer_state[3]_i_9/O
                         net (fo=2, routed)           0.575     9.771    multiplexer_state[3]_i_9_n_0
    SLICE_X112Y149       LUT6 (Prop_lut6_I0_O)        0.124     9.895 f  multiplexer_state[3]_i_3/O
                         net (fo=1, routed)           0.634    10.529    multiplexer_state[3]_i_3_n_0
    SLICE_X112Y150       LUT6 (Prop_lut6_I0_O)        0.124    10.653 r  multiplexer_state[3]_i_1/O
                         net (fo=4, routed)           0.190    10.843    multiplexer_next_state
    SLICE_X112Y150       FDRE                                         r  multiplexer_state_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=5118, routed)        1.557    11.557    sys_clk
    SLICE_X112Y150       FDRE                                         r  multiplexer_state_reg[2]/C
                         clock pessimism              0.000    11.557    
                         clock uncertainty           -0.057    11.500    
    SLICE_X112Y150       FDRE (Setup_fdre_C_CE)      -0.169    11.331    multiplexer_state_reg[2]
  -------------------------------------------------------------------
                         required time                         11.331    
                         arrival time                         -10.843    
  -------------------------------------------------------------------
                         slack                                  0.488    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 lm32_cpu/instruction_unit/icache_refill_data_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/mem_reg/DIADI[4]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.164ns (38.467%)  route 0.262ns (61.533%))
  Logic Levels:           0  
  Clock Path Skew:        0.083ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.889ns
    Source Clock Delay      (SCD):    0.572ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=5118, routed)        0.572     0.572    lm32_cpu/instruction_unit/out
    SLICE_X96Y120        FDRE                                         r  lm32_cpu/instruction_unit/icache_refill_data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y120        FDRE (Prop_fdre_C_Q)         0.164     0.736 r  lm32_cpu/instruction_unit/icache_refill_data_reg[4]/Q
                         net (fo=1, routed)           0.262     0.998    lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/icache_refill_data_reg[31][4]
    RAMB36_X6Y23         RAMB36E1                                     r  lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/mem_reg/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=5118, routed)        0.889     0.889    lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/out
    RAMB36_X6Y23         RAMB36E1                                     r  lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/mem_reg/CLKARDCLK
                         clock pessimism             -0.234     0.655    
    RAMB36_X6Y23         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[4])
                                                      0.296     0.951    lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/mem_reg
  -------------------------------------------------------------------
                         required time                         -0.951    
                         arrival time                           0.998    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 videosoc_uart_tx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_reg_0_15_6_7/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.141ns (38.080%)  route 0.229ns (61.920%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.863ns
    Source Clock Delay      (SCD):    0.592ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=5118, routed)        0.592     0.592    sys_clk
    SLICE_X129Y111       FDRE                                         r  videosoc_uart_tx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X129Y111       FDRE (Prop_fdre_C_Q)         0.141     0.733 r  videosoc_uart_tx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.229     0.962    storage_reg_0_15_6_7/ADDRD0
    SLICE_X128Y111       RAMD32                                       r  storage_reg_0_15_6_7/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=5118, routed)        0.863     0.863    storage_reg_0_15_6_7/WCLK
    SLICE_X128Y111       RAMD32                                       r  storage_reg_0_15_6_7/RAMA/CLK
                         clock pessimism             -0.258     0.605    
    SLICE_X128Y111       RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.915    storage_reg_0_15_6_7/RAMA
  -------------------------------------------------------------------
                         required time                         -0.915    
                         arrival time                           0.962    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 videosoc_uart_tx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_reg_0_15_6_7/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.141ns (38.080%)  route 0.229ns (61.920%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.863ns
    Source Clock Delay      (SCD):    0.592ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=5118, routed)        0.592     0.592    sys_clk
    SLICE_X129Y111       FDRE                                         r  videosoc_uart_tx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X129Y111       FDRE (Prop_fdre_C_Q)         0.141     0.733 r  videosoc_uart_tx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.229     0.962    storage_reg_0_15_6_7/ADDRD0
    SLICE_X128Y111       RAMD32                                       r  storage_reg_0_15_6_7/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=5118, routed)        0.863     0.863    storage_reg_0_15_6_7/WCLK
    SLICE_X128Y111       RAMD32                                       r  storage_reg_0_15_6_7/RAMA_D1/CLK
                         clock pessimism             -0.258     0.605    
    SLICE_X128Y111       RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.915    storage_reg_0_15_6_7/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -0.915    
                         arrival time                           0.962    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 videosoc_uart_tx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_reg_0_15_6_7/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.141ns (38.080%)  route 0.229ns (61.920%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.863ns
    Source Clock Delay      (SCD):    0.592ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=5118, routed)        0.592     0.592    sys_clk
    SLICE_X129Y111       FDRE                                         r  videosoc_uart_tx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X129Y111       FDRE (Prop_fdre_C_Q)         0.141     0.733 r  videosoc_uart_tx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.229     0.962    storage_reg_0_15_6_7/ADDRD0
    SLICE_X128Y111       RAMD32                                       r  storage_reg_0_15_6_7/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=5118, routed)        0.863     0.863    storage_reg_0_15_6_7/WCLK
    SLICE_X128Y111       RAMD32                                       r  storage_reg_0_15_6_7/RAMB/CLK
                         clock pessimism             -0.258     0.605    
    SLICE_X128Y111       RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.915    storage_reg_0_15_6_7/RAMB
  -------------------------------------------------------------------
                         required time                         -0.915    
                         arrival time                           0.962    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 videosoc_uart_tx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_reg_0_15_6_7/RAMB_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.141ns (38.080%)  route 0.229ns (61.920%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.863ns
    Source Clock Delay      (SCD):    0.592ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=5118, routed)        0.592     0.592    sys_clk
    SLICE_X129Y111       FDRE                                         r  videosoc_uart_tx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X129Y111       FDRE (Prop_fdre_C_Q)         0.141     0.733 r  videosoc_uart_tx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.229     0.962    storage_reg_0_15_6_7/ADDRD0
    SLICE_X128Y111       RAMD32                                       r  storage_reg_0_15_6_7/RAMB_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=5118, routed)        0.863     0.863    storage_reg_0_15_6_7/WCLK
    SLICE_X128Y111       RAMD32                                       r  storage_reg_0_15_6_7/RAMB_D1/CLK
                         clock pessimism             -0.258     0.605    
    SLICE_X128Y111       RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.915    storage_reg_0_15_6_7/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -0.915    
                         arrival time                           0.962    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 videosoc_uart_tx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_reg_0_15_6_7/RAMC/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.141ns (38.080%)  route 0.229ns (61.920%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.863ns
    Source Clock Delay      (SCD):    0.592ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=5118, routed)        0.592     0.592    sys_clk
    SLICE_X129Y111       FDRE                                         r  videosoc_uart_tx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X129Y111       FDRE (Prop_fdre_C_Q)         0.141     0.733 r  videosoc_uart_tx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.229     0.962    storage_reg_0_15_6_7/ADDRD0
    SLICE_X128Y111       RAMD32                                       r  storage_reg_0_15_6_7/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=5118, routed)        0.863     0.863    storage_reg_0_15_6_7/WCLK
    SLICE_X128Y111       RAMD32                                       r  storage_reg_0_15_6_7/RAMC/CLK
                         clock pessimism             -0.258     0.605    
    SLICE_X128Y111       RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.915    storage_reg_0_15_6_7/RAMC
  -------------------------------------------------------------------
                         required time                         -0.915    
                         arrival time                           0.962    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 videosoc_uart_tx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_reg_0_15_6_7/RAMC_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.141ns (38.080%)  route 0.229ns (61.920%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.863ns
    Source Clock Delay      (SCD):    0.592ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=5118, routed)        0.592     0.592    sys_clk
    SLICE_X129Y111       FDRE                                         r  videosoc_uart_tx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X129Y111       FDRE (Prop_fdre_C_Q)         0.141     0.733 r  videosoc_uart_tx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.229     0.962    storage_reg_0_15_6_7/ADDRD0
    SLICE_X128Y111       RAMD32                                       r  storage_reg_0_15_6_7/RAMC_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=5118, routed)        0.863     0.863    storage_reg_0_15_6_7/WCLK
    SLICE_X128Y111       RAMD32                                       r  storage_reg_0_15_6_7/RAMC_D1/CLK
                         clock pessimism             -0.258     0.605    
    SLICE_X128Y111       RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.915    storage_reg_0_15_6_7/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -0.915    
                         arrival time                           0.962    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 videosoc_uart_tx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_reg_0_15_6_7/RAMD/ADR0
                            (rising edge-triggered cell RAMS32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.141ns (38.080%)  route 0.229ns (61.920%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.863ns
    Source Clock Delay      (SCD):    0.592ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=5118, routed)        0.592     0.592    sys_clk
    SLICE_X129Y111       FDRE                                         r  videosoc_uart_tx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X129Y111       FDRE (Prop_fdre_C_Q)         0.141     0.733 r  videosoc_uart_tx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.229     0.962    storage_reg_0_15_6_7/ADDRD0
    SLICE_X128Y111       RAMS32                                       r  storage_reg_0_15_6_7/RAMD/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=5118, routed)        0.863     0.863    storage_reg_0_15_6_7/WCLK
    SLICE_X128Y111       RAMS32                                       r  storage_reg_0_15_6_7/RAMD/CLK
                         clock pessimism             -0.258     0.605    
    SLICE_X128Y111       RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     0.915    storage_reg_0_15_6_7/RAMD
  -------------------------------------------------------------------
                         required time                         -0.915    
                         arrival time                           0.962    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 videosoc_uart_tx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_reg_0_15_6_7/RAMD_D1/ADR0
                            (rising edge-triggered cell RAMS32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.141ns (38.080%)  route 0.229ns (61.920%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.863ns
    Source Clock Delay      (SCD):    0.592ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=5118, routed)        0.592     0.592    sys_clk
    SLICE_X129Y111       FDRE                                         r  videosoc_uart_tx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X129Y111       FDRE (Prop_fdre_C_Q)         0.141     0.733 r  videosoc_uart_tx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.229     0.962    storage_reg_0_15_6_7/ADDRD0
    SLICE_X128Y111       RAMS32                                       r  storage_reg_0_15_6_7/RAMD_D1/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=5118, routed)        0.863     0.863    storage_reg_0_15_6_7/WCLK
    SLICE_X128Y111       RAMS32                                       r  storage_reg_0_15_6_7/RAMD_D1/CLK
                         clock pessimism             -0.258     0.605    
    SLICE_X128Y111       RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     0.915    storage_reg_0_15_6_7/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -0.915    
                         arrival time                           0.962    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 hdmi_out0_core_initiator_csrstorage6_storage_full_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_23_reg_0_1_78_83/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.141ns (67.788%)  route 0.067ns (32.212%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.887ns
    Source Clock Delay      (SCD):    0.617ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=5118, routed)        0.617     0.617    sys_clk
    SLICE_X155Y115       FDRE                                         r  hdmi_out0_core_initiator_csrstorage6_storage_full_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X155Y115       FDRE (Prop_fdre_C_Q)         0.141     0.758 r  hdmi_out0_core_initiator_csrstorage6_storage_full_reg[6]/Q
                         net (fo=2, routed)           0.067     0.825    storage_23_reg_0_1_78_83/DIA0
    SLICE_X154Y115       RAMD32                                       r  storage_23_reg_0_1_78_83/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=5118, routed)        0.887     0.887    storage_23_reg_0_1_78_83/WCLK
    SLICE_X154Y115       RAMD32                                       r  storage_23_reg_0_1_78_83/RAMA/CLK
                         clock pessimism             -0.257     0.630    
    SLICE_X154Y115       RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     0.777    storage_23_reg_0_1_78_83/RAMA
  -------------------------------------------------------------------
                         required time                         -0.777    
                         arrival time                           0.825    
  -------------------------------------------------------------------
                         slack                                  0.048    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { BUFG/O }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/DCLK     n/a            4.999         10.000      5.001      MMCME2_ADV_X1Y2  MMCME2_ADV/DCLK
Min Period        n/a     MMCME2_ADV/DCLK     n/a            4.999         10.000      5.001      MMCME2_ADV_X1Y0  MMCME2_ADV_1/DCLK
Min Period        n/a     XADC/DCLK           n/a            4.000         10.000      6.000      XADC_X0Y0        XADC/DCLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         10.000      6.116      DSP48_X6Y50      lm32_cpu/multiplier/product_reg__0/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         10.000      6.116      DSP48_X6Y48      lm32_cpu/multiplier/product0/CLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X5Y44     mem_3_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X5Y44     mem_3_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X5Y45     mem_4_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X5Y45     mem_4_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X8Y22     memdat_reg_2/CLKARDCLK
Low Pulse Width   Fast    MMCME2_ADV/DCLK     n/a            2.500         5.000       2.500      MMCME2_ADV_X1Y2  MMCME2_ADV/DCLK
Low Pulse Width   Slow    MMCME2_ADV/DCLK     n/a            2.500         5.000       2.500      MMCME2_ADV_X1Y0  MMCME2_ADV_1/DCLK
Low Pulse Width   Fast    MMCME2_ADV/DCLK     n/a            2.500         5.000       2.500      MMCME2_ADV_X1Y0  MMCME2_ADV_1/DCLK
Low Pulse Width   Slow    MMCME2_ADV/DCLK     n/a            2.500         5.000       2.501      MMCME2_ADV_X1Y2  MMCME2_ADV/DCLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X120Y126   lm32_cpu/registers_reg_r1_0_31_18_23/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X120Y126   lm32_cpu/registers_reg_r1_0_31_18_23/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X120Y126   lm32_cpu/registers_reg_r1_0_31_18_23/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X120Y126   lm32_cpu/registers_reg_r1_0_31_18_23/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X120Y126   lm32_cpu/registers_reg_r1_0_31_18_23/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X120Y126   lm32_cpu/registers_reg_r1_0_31_18_23/RAMC_D1/CLK
High Pulse Width  Slow    MMCME2_ADV/DCLK     n/a            2.500         5.000       2.501      MMCME2_ADV_X1Y2  MMCME2_ADV/DCLK
High Pulse Width  Fast    MMCME2_ADV/DCLK     n/a            2.500         5.000       2.501      MMCME2_ADV_X1Y2  MMCME2_ADV/DCLK
High Pulse Width  Slow    MMCME2_ADV/DCLK     n/a            2.500         5.000       2.501      MMCME2_ADV_X1Y0  MMCME2_ADV_1/DCLK
High Pulse Width  Fast    MMCME2_ADV/DCLK     n/a            2.500         5.000       2.501      MMCME2_ADV_X1Y0  MMCME2_ADV_1/DCLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X120Y124   lm32_cpu/registers_reg_r1_0_31_12_17/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X120Y124   lm32_cpu/registers_reg_r1_0_31_12_17/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X120Y124   lm32_cpu/registers_reg_r1_0_31_12_17/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X120Y124   lm32_cpu/registers_reg_r1_0_31_12_17/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X120Y124   lm32_cpu/registers_reg_r1_0_31_12_17/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X120Y124   lm32_cpu/registers_reg_r1_0_31_12_17/RAMC_D1/CLK



------------------------------------------------------------------------------------------------
| Data sheet
| ----------
------------------------------------------------------------------------------------------------

Input Ports Setup/Hold

-------------------+------------------+----------------+----------+---------------+---------+---------------+---------+---------------------+
Reference          | Input            | IO Reg         | Delay    |     Setup(ns) | Process |      Hold(ns) | Process | Internal            |
Clock              | Port             | Type           | Type     | to Clk (Edge) | Corner  | to Clk (Edge) | Corner  | Clock               |
-------------------+------------------+----------------+----------+---------------+---------+---------------+---------+---------------------+
clk100             | cpu_reset        | FDPE           | -        |     0.913 (r) | FAST    |     1.288 (r) | SLOW    | videosoc_pll_clk200 |
clk100             | ddram_dq[0]      | ISERDESE2 (IO) | VARIABLE |    -0.738 (r) | FAST    |     4.766 (r) | SLOW    | videosoc_pll_sys4x  |
clk100             | ddram_dq[0]      | ISERDESE2 (IO) | VARIABLE |    -0.666 (f) | FAST    |     4.766 (f) | SLOW    | videosoc_pll_sys4x  |
clk100             | ddram_dq[1]      | ISERDESE2 (IO) | VARIABLE |    -0.743 (r) | FAST    |     4.766 (r) | SLOW    | videosoc_pll_sys4x  |
clk100             | ddram_dq[1]      | ISERDESE2 (IO) | VARIABLE |    -0.671 (f) | FAST    |     4.766 (f) | SLOW    | videosoc_pll_sys4x  |
clk100             | ddram_dq[2]      | ISERDESE2 (IO) | VARIABLE |    -0.749 (r) | FAST    |     4.774 (r) | SLOW    | videosoc_pll_sys4x  |
clk100             | ddram_dq[2]      | ISERDESE2 (IO) | VARIABLE |    -0.677 (f) | FAST    |     4.774 (f) | SLOW    | videosoc_pll_sys4x  |
clk100             | ddram_dq[3]      | ISERDESE2 (IO) | VARIABLE |    -0.722 (r) | FAST    |     4.752 (r) | SLOW    | videosoc_pll_sys4x  |
clk100             | ddram_dq[3]      | ISERDESE2 (IO) | VARIABLE |    -0.650 (f) | FAST    |     4.752 (f) | SLOW    | videosoc_pll_sys4x  |
clk100             | ddram_dq[4]      | ISERDESE2 (IO) | VARIABLE |    -0.720 (r) | FAST    |     4.750 (r) | SLOW    | videosoc_pll_sys4x  |
clk100             | ddram_dq[4]      | ISERDESE2 (IO) | VARIABLE |    -0.648 (f) | FAST    |     4.750 (f) | SLOW    | videosoc_pll_sys4x  |
clk100             | ddram_dq[5]      | ISERDESE2 (IO) | VARIABLE |    -0.742 (r) | FAST    |     4.766 (r) | SLOW    | videosoc_pll_sys4x  |
clk100             | ddram_dq[5]      | ISERDESE2 (IO) | VARIABLE |    -0.670 (f) | FAST    |     4.766 (f) | SLOW    | videosoc_pll_sys4x  |
clk100             | ddram_dq[6]      | ISERDESE2 (IO) | VARIABLE |    -0.737 (r) | FAST    |     4.766 (r) | SLOW    | videosoc_pll_sys4x  |
clk100             | ddram_dq[6]      | ISERDESE2 (IO) | VARIABLE |    -0.665 (f) | FAST    |     4.766 (f) | SLOW    | videosoc_pll_sys4x  |
clk100             | ddram_dq[7]      | ISERDESE2 (IO) | VARIABLE |    -0.752 (r) | FAST    |     4.776 (r) | SLOW    | videosoc_pll_sys4x  |
clk100             | ddram_dq[7]      | ISERDESE2 (IO) | VARIABLE |    -0.680 (f) | FAST    |     4.776 (f) | SLOW    | videosoc_pll_sys4x  |
clk100             | ddram_dq[8]      | ISERDESE2 (IO) | VARIABLE |    -0.734 (r) | FAST    |     4.765 (r) | SLOW    | videosoc_pll_sys4x  |
clk100             | ddram_dq[8]      | ISERDESE2 (IO) | VARIABLE |    -0.662 (f) | FAST    |     4.765 (f) | SLOW    | videosoc_pll_sys4x  |
clk100             | ddram_dq[9]      | ISERDESE2 (IO) | VARIABLE |    -0.723 (r) | FAST    |     4.754 (r) | SLOW    | videosoc_pll_sys4x  |
clk100             | ddram_dq[9]      | ISERDESE2 (IO) | VARIABLE |    -0.651 (f) | FAST    |     4.754 (f) | SLOW    | videosoc_pll_sys4x  |
clk100             | ddram_dq[10]     | ISERDESE2 (IO) | VARIABLE |    -0.746 (r) | FAST    |     4.777 (r) | SLOW    | videosoc_pll_sys4x  |
clk100             | ddram_dq[10]     | ISERDESE2 (IO) | VARIABLE |    -0.674 (f) | FAST    |     4.777 (f) | SLOW    | videosoc_pll_sys4x  |
clk100             | ddram_dq[11]     | ISERDESE2 (IO) | VARIABLE |    -0.726 (r) | FAST    |     4.758 (r) | SLOW    | videosoc_pll_sys4x  |
clk100             | ddram_dq[11]     | ISERDESE2 (IO) | VARIABLE |    -0.654 (f) | FAST    |     4.758 (f) | SLOW    | videosoc_pll_sys4x  |
clk100             | ddram_dq[12]     | ISERDESE2 (IO) | VARIABLE |    -0.731 (r) | FAST    |     4.763 (r) | SLOW    | videosoc_pll_sys4x  |
clk100             | ddram_dq[12]     | ISERDESE2 (IO) | VARIABLE |    -0.659 (f) | FAST    |     4.763 (f) | SLOW    | videosoc_pll_sys4x  |
clk100             | ddram_dq[13]     | ISERDESE2 (IO) | VARIABLE |    -0.716 (r) | FAST    |     4.748 (r) | SLOW    | videosoc_pll_sys4x  |
clk100             | ddram_dq[13]     | ISERDESE2 (IO) | VARIABLE |    -0.644 (f) | FAST    |     4.748 (f) | SLOW    | videosoc_pll_sys4x  |
clk100             | ddram_dq[14]     | ISERDESE2 (IO) | VARIABLE |    -0.733 (r) | FAST    |     4.765 (r) | SLOW    | videosoc_pll_sys4x  |
clk100             | ddram_dq[14]     | ISERDESE2 (IO) | VARIABLE |    -0.661 (f) | FAST    |     4.765 (f) | SLOW    | videosoc_pll_sys4x  |
clk100             | ddram_dq[15]     | ISERDESE2 (IO) | VARIABLE |    -0.726 (r) | FAST    |     4.758 (r) | SLOW    | videosoc_pll_sys4x  |
clk100             | ddram_dq[15]     | ISERDESE2 (IO) | VARIABLE |    -0.654 (f) | FAST    |     4.758 (f) | SLOW    | videosoc_pll_sys4x  |
eth_rx_clk         | eth_rx_ctl       | IDDR (IO)      | FIXED    |     0.392 (r) | FAST    |     0.346 (r) | FAST    |                     |
eth_rx_clk         | eth_rx_ctl       | IDDR (IO)      | FIXED    |     0.392 (f) | FAST    |     0.346 (f) | FAST    |                     |
eth_rx_clk         | eth_rx_data[0]   | IDDR (IO)      | FIXED    |     0.374 (r) | FAST    |     0.364 (r) | FAST    |                     |
eth_rx_clk         | eth_rx_data[0]   | IDDR (IO)      | FIXED    |     0.374 (f) | FAST    |     0.364 (f) | FAST    |                     |
eth_rx_clk         | eth_rx_data[1]   | IDDR (IO)      | FIXED    |     0.371 (r) | FAST    |     0.367 (r) | FAST    |                     |
eth_rx_clk         | eth_rx_data[1]   | IDDR (IO)      | FIXED    |     0.371 (f) | FAST    |     0.367 (f) | FAST    |                     |
eth_rx_clk         | eth_rx_data[2]   | IDDR (IO)      | FIXED    |     0.383 (r) | FAST    |     0.356 (r) | FAST    |                     |
eth_rx_clk         | eth_rx_data[2]   | IDDR (IO)      | FIXED    |     0.383 (f) | FAST    |     0.356 (f) | FAST    |                     |
eth_rx_clk         | eth_rx_data[3]   | IDDR (IO)      | FIXED    |     0.381 (r) | FAST    |     0.357 (r) | FAST    |                     |
eth_rx_clk         | eth_rx_data[3]   | IDDR (IO)      | FIXED    |     0.381 (f) | FAST    |     0.357 (f) | FAST    |                     |
hdmi_in0_pix5x_clk | hdmi_in_data0_n  | ISERDESE2 (IO) | VARIABLE |     1.474 (r) | SLOW    |    -0.573 (r) | FAST    |                     |
hdmi_in0_pix5x_clk | hdmi_in_data0_n  | ISERDESE2 (IO) | VARIABLE |     1.673 (f) | SLOW    |    -0.573 (f) | FAST    |                     |
hdmi_in0_pix5x_clk | hdmi_in_data0_p  | ISERDESE2 (IO) | VARIABLE |     1.474 (r) | SLOW    |    -0.573 (r) | FAST    |                     |
hdmi_in0_pix5x_clk | hdmi_in_data0_p  | ISERDESE2 (IO) | VARIABLE |     1.673 (f) | SLOW    |    -0.573 (f) | FAST    |                     |
hdmi_in0_pix5x_clk | hdmi_in_data1_n  | ISERDESE2 (IO) | VARIABLE |     1.470 (r) | SLOW    |    -0.571 (r) | FAST    |                     |
hdmi_in0_pix5x_clk | hdmi_in_data1_n  | ISERDESE2 (IO) | VARIABLE |     1.669 (f) | SLOW    |    -0.571 (f) | FAST    |                     |
hdmi_in0_pix5x_clk | hdmi_in_data1_p  | ISERDESE2 (IO) | VARIABLE |     1.470 (r) | SLOW    |    -0.571 (r) | FAST    |                     |
hdmi_in0_pix5x_clk | hdmi_in_data1_p  | ISERDESE2 (IO) | VARIABLE |     1.669 (f) | SLOW    |    -0.571 (f) | FAST    |                     |
hdmi_in0_pix5x_clk | hdmi_in_data2_n  | ISERDESE2 (IO) | VARIABLE |     1.459 (r) | SLOW    |    -0.560 (r) | FAST    |                     |
hdmi_in0_pix5x_clk | hdmi_in_data2_n  | ISERDESE2 (IO) | VARIABLE |     1.658 (f) | SLOW    |    -0.560 (f) | FAST    |                     |
hdmi_in0_pix5x_clk | hdmi_in_data2_p  | ISERDESE2 (IO) | VARIABLE |     1.459 (r) | SLOW    |    -0.560 (r) | FAST    |                     |
hdmi_in0_pix5x_clk | hdmi_in_data2_p  | ISERDESE2 (IO) | VARIABLE |     1.658 (f) | SLOW    |    -0.560 (f) | FAST    |                     |
sys_clk            | cpu_reset        | FDPE           | -        |     4.123 (r) | SLOW    |    -1.197 (r) | FAST    |                     |
sys_clk            | eth_mdio         | FDRE           | -        |     4.263 (r) | SLOW    |    -1.535 (r) | FAST    |                     |
sys_clk            | hdmi_in_scl      | FDRE           | -        |     1.384 (r) | SLOW    |     0.069 (r) | FAST    |                     |
sys_clk            | hdmi_in_sda      | FDRE           | -        |     1.729 (r) | SLOW    |    -0.113 (r) | FAST    |                     |
sys_clk            | serial_rx        | FDRE           | -        |     6.501 (r) | SLOW    |    -2.641 (r) | FAST    |                     |
sys_clk            | spiflash_1x_miso | FDRE           | -        |     6.180 (r) | SLOW    |    -2.170 (r) | FAST    |                     |
sys_clk            | user_sw0         | FDRE           | -        |    13.265 (r) | SLOW    |    -2.726 (r) | FAST    |                     |
-------------------+------------------+----------------+----------+---------------+---------+---------------+---------+---------------------+


Output Ports Clock-to-out

--------------------+------------------+----------------+-------+----------------+---------+----------------+---------+------------------------+
Reference           | Output           | IO Reg         | Delay | Max Clk (Edge) | Process | Min Clk (Edge) | Process | Internal               |
Clock               | Port             | Type           | Type  |    to port(ns) | Corner  |    to port(ns) | Corner  | Clock                  |
--------------------+------------------+----------------+-------+----------------+---------+----------------+---------+------------------------+
clk100              | ddram_a[0]       | OSERDESE2 (IO) | -     |      8.627 (r) | SLOW    |      2.538 (r) | FAST    | videosoc_pll_sys4x     |
clk100              | ddram_a[1]       | OSERDESE2 (IO) | -     |      8.647 (r) | SLOW    |      2.553 (r) | FAST    | videosoc_pll_sys4x     |
clk100              | ddram_a[2]       | OSERDESE2 (IO) | -     |      8.639 (r) | SLOW    |      2.550 (r) | FAST    | videosoc_pll_sys4x     |
clk100              | ddram_a[3]       | OSERDESE2 (IO) | -     |      8.635 (r) | SLOW    |      2.549 (r) | FAST    | videosoc_pll_sys4x     |
clk100              | ddram_a[4]       | OSERDESE2 (IO) | -     |      8.611 (r) | SLOW    |      2.518 (r) | FAST    | videosoc_pll_sys4x     |
clk100              | ddram_a[5]       | OSERDESE2 (IO) | -     |      8.649 (r) | SLOW    |      2.557 (r) | FAST    | videosoc_pll_sys4x     |
clk100              | ddram_a[6]       | OSERDESE2 (IO) | -     |      8.651 (r) | SLOW    |      2.559 (r) | FAST    | videosoc_pll_sys4x     |
clk100              | ddram_a[7]       | OSERDESE2 (IO) | -     |      8.636 (r) | SLOW    |      2.543 (r) | FAST    | videosoc_pll_sys4x     |
clk100              | ddram_a[8]       | OSERDESE2 (IO) | -     |      8.649 (r) | SLOW    |      2.556 (r) | FAST    | videosoc_pll_sys4x     |
clk100              | ddram_a[9]       | OSERDESE2 (IO) | -     |      8.657 (r) | SLOW    |      2.565 (r) | FAST    | videosoc_pll_sys4x     |
clk100              | ddram_a[10]      | OSERDESE2 (IO) | -     |      8.614 (r) | SLOW    |      2.523 (r) | FAST    | videosoc_pll_sys4x     |
clk100              | ddram_a[11]      | OSERDESE2 (IO) | -     |      8.637 (r) | SLOW    |      2.544 (r) | FAST    | videosoc_pll_sys4x     |
clk100              | ddram_a[12]      | OSERDESE2 (IO) | -     |      8.661 (r) | SLOW    |      2.569 (r) | FAST    | videosoc_pll_sys4x     |
clk100              | ddram_a[13]      | OSERDESE2 (IO) | -     |      8.644 (r) | SLOW    |      2.551 (r) | FAST    | videosoc_pll_sys4x     |
clk100              | ddram_a[14]      | OSERDESE2 (IO) | -     |      8.635 (r) | SLOW    |      2.542 (r) | FAST    | videosoc_pll_sys4x     |
clk100              | ddram_ba[0]      | OSERDESE2 (IO) | -     |      8.618 (r) | SLOW    |      2.532 (r) | FAST    | videosoc_pll_sys4x     |
clk100              | ddram_ba[1]      | OSERDESE2 (IO) | -     |      8.607 (r) | SLOW    |      2.517 (r) | FAST    | videosoc_pll_sys4x     |
clk100              | ddram_ba[2]      | OSERDESE2 (IO) | -     |      8.622 (r) | SLOW    |      2.531 (r) | FAST    | videosoc_pll_sys4x     |
clk100              | ddram_cas_n      | OSERDESE2 (IO) | -     |      8.612 (r) | SLOW    |      2.526 (r) | FAST    | videosoc_pll_sys4x     |
clk100              | ddram_cke        | OSERDESE2 (IO) | -     |      8.609 (r) | SLOW    |      2.519 (r) | FAST    | videosoc_pll_sys4x     |
clk100              | ddram_clk_n      | OSERDESE2 (IO) | -     |      8.793 (r) | SLOW    |      2.544 (r) | FAST    | videosoc_pll_sys4x     |
clk100              | ddram_clk_p      | OSERDESE2 (IO) | -     |      8.795 (r) | SLOW    |      2.547 (r) | FAST    | videosoc_pll_sys4x     |
clk100              | ddram_dm[0]      | OSERDESE2 (IO) | -     |      8.613 (r) | SLOW    |      2.528 (r) | FAST    | videosoc_pll_sys4x     |
clk100              | ddram_dm[1]      | OSERDESE2 (IO) | -     |      8.635 (r) | SLOW    |      2.543 (r) | FAST    | videosoc_pll_sys4x     |
clk100              | ddram_dq[0]      | OSERDESE2 (IO) | -     |      9.570 (r) | SLOW    |      2.221 (r) | FAST    | videosoc_pll_sys4x     |
clk100              | ddram_dq[1]      | OSERDESE2 (IO) | -     |      9.560 (r) | SLOW    |      2.206 (r) | FAST    | videosoc_pll_sys4x     |
clk100              | ddram_dq[2]      | OSERDESE2 (IO) | -     |      9.563 (r) | SLOW    |      2.203 (r) | FAST    | videosoc_pll_sys4x     |
clk100              | ddram_dq[3]      | OSERDESE2 (IO) | -     |      9.571 (r) | SLOW    |      2.237 (r) | FAST    | videosoc_pll_sys4x     |
clk100              | ddram_dq[4]      | OSERDESE2 (IO) | -     |      9.571 (r) | SLOW    |      2.239 (r) | FAST    | videosoc_pll_sys4x     |
clk100              | ddram_dq[5]      | OSERDESE2 (IO) | -     |      9.562 (r) | SLOW    |      2.209 (r) | FAST    | videosoc_pll_sys4x     |
clk100              | ddram_dq[6]      | OSERDESE2 (IO) | -     |      9.570 (r) | SLOW    |      2.222 (r) | FAST    | videosoc_pll_sys4x     |
clk100              | ddram_dq[7]      | OSERDESE2 (IO) | -     |      9.563 (r) | SLOW    |      2.201 (r) | FAST    | videosoc_pll_sys4x     |
clk100              | ddram_dq[8]      | OSERDESE2 (IO) | -     |      9.574 (r) | SLOW    |      2.228 (r) | FAST    | videosoc_pll_sys4x     |
clk100              | ddram_dq[9]      | OSERDESE2 (IO) | -     |      9.576 (r) | SLOW    |      2.242 (r) | FAST    | videosoc_pll_sys4x     |
clk100              | ddram_dq[10]     | OSERDESE2 (IO) | -     |      9.574 (r) | SLOW    |      2.216 (r) | FAST    | videosoc_pll_sys4x     |
clk100              | ddram_dq[11]     | OSERDESE2 (IO) | -     |      9.575 (r) | SLOW    |      2.236 (r) | FAST    | videosoc_pll_sys4x     |
clk100              | ddram_dq[12]     | OSERDESE2 (IO) | -     |      9.576 (r) | SLOW    |      2.233 (r) | FAST    | videosoc_pll_sys4x     |
clk100              | ddram_dq[13]     | OSERDESE2 (IO) | -     |      9.577 (r) | SLOW    |      2.250 (r) | FAST    | videosoc_pll_sys4x     |
clk100              | ddram_dq[14]     | OSERDESE2 (IO) | -     |      9.575 (r) | SLOW    |      2.229 (r) | FAST    | videosoc_pll_sys4x     |
clk100              | ddram_dq[15]     | OSERDESE2 (IO) | -     |      9.577 (r) | SLOW    |      2.241 (r) | FAST    | videosoc_pll_sys4x     |
clk100              | ddram_odt        | OSERDESE2 (IO) | -     |      8.608 (r) | SLOW    |      2.523 (r) | FAST    | videosoc_pll_sys4x     |
clk100              | ddram_ras_n      | OSERDESE2 (IO) | -     |      8.605 (r) | SLOW    |      2.520 (r) | FAST    | videosoc_pll_sys4x     |
clk100              | ddram_reset_n    | OSERDESE2 (IO) | -     |      8.632 (r) | SLOW    |      2.540 (r) | FAST    | videosoc_pll_sys4x     |
clk100              | ddram_we_n       | OSERDESE2 (IO) | -     |      8.630 (r) | SLOW    |      2.544 (r) | FAST    | videosoc_pll_sys4x     |
clk100              | ddram_dqs_n[0]   | OSERDESE2 (IO) | -     |     10.192 (r) | SLOW    |      2.824 (r) | FAST    | videosoc_pll_sys4x_dqs |
clk100              | ddram_dqs_n[1]   | OSERDESE2 (IO) | -     |     10.199 (r) | SLOW    |      2.829 (r) | FAST    | videosoc_pll_sys4x_dqs |
clk100              | ddram_dqs_p[0]   | OSERDESE2 (IO) | -     |     10.193 (r) | SLOW    |      2.826 (r) | FAST    | videosoc_pll_sys4x_dqs |
clk100              | ddram_dqs_p[1]   | OSERDESE2 (IO) | -     |     10.200 (r) | SLOW    |      2.827 (r) | FAST    | videosoc_pll_sys4x_dqs |
eth_rx_clk          | eth_clocks_tx    | ODDR (IO)      | -     |     12.625 (r) | SLOW    |      5.703 (r) | FAST    | ethphy_pll_clk_tx90    |
eth_rx_clk          | eth_clocks_tx    | ODDR (IO)      | -     |     12.625 (f) | SLOW    |      5.703 (f) | FAST    | ethphy_pll_clk_tx90    |
eth_tx_clk          | eth_tx_ctl       | ODDR (IO)      | -     |      5.633 (r) | SLOW    |      1.969 (r) | FAST    |                        |
eth_tx_clk          | eth_tx_ctl       | ODDR (IO)      | -     |      5.633 (f) | SLOW    |      1.969 (f) | FAST    |                        |
eth_tx_clk          | eth_tx_data[0]   | ODDR (IO)      | -     |      5.602 (r) | SLOW    |      1.939 (r) | FAST    |                        |
eth_tx_clk          | eth_tx_data[0]   | ODDR (IO)      | -     |      5.602 (f) | SLOW    |      1.939 (f) | FAST    |                        |
eth_tx_clk          | eth_tx_data[1]   | ODDR (IO)      | -     |      5.607 (r) | SLOW    |      1.944 (r) | FAST    |                        |
eth_tx_clk          | eth_tx_data[1]   | ODDR (IO)      | -     |      5.607 (f) | SLOW    |      1.944 (f) | FAST    |                        |
eth_tx_clk          | eth_tx_data[2]   | ODDR (IO)      | -     |      5.607 (r) | SLOW    |      1.944 (r) | FAST    |                        |
eth_tx_clk          | eth_tx_data[2]   | ODDR (IO)      | -     |      5.607 (f) | SLOW    |      1.944 (f) | FAST    |                        |
eth_tx_clk          | eth_tx_data[3]   | ODDR (IO)      | -     |      5.604 (r) | SLOW    |      1.941 (r) | FAST    |                        |
eth_tx_clk          | eth_tx_data[3]   | ODDR (IO)      | -     |      5.604 (f) | SLOW    |      1.941 (f) | FAST    |                        |
hdmi_out0_pix5x_clk | hdmi_out_clk_n   | OSERDESE2 (IO) | -     |      4.355 (r) | SLOW    |      1.459 (r) | FAST    |                        |
hdmi_out0_pix5x_clk | hdmi_out_clk_p   | OSERDESE2 (IO) | -     |      4.354 (r) | SLOW    |      1.458 (r) | FAST    |                        |
hdmi_out0_pix5x_clk | hdmi_out_data0_n | OSERDESE2 (IO) | -     |      4.369 (r) | SLOW    |      1.473 (r) | FAST    |                        |
hdmi_out0_pix5x_clk | hdmi_out_data0_p | OSERDESE2 (IO) | -     |      4.368 (r) | SLOW    |      1.472 (r) | FAST    |                        |
hdmi_out0_pix5x_clk | hdmi_out_data1_n | OSERDESE2 (IO) | -     |      4.377 (r) | SLOW    |      1.482 (r) | FAST    |                        |
hdmi_out0_pix5x_clk | hdmi_out_data1_p | OSERDESE2 (IO) | -     |      4.376 (r) | SLOW    |      1.481 (r) | FAST    |                        |
hdmi_out0_pix5x_clk | hdmi_out_data2_n | OSERDESE2 (IO) | -     |      4.377 (r) | SLOW    |      1.484 (r) | FAST    |                        |
hdmi_out0_pix5x_clk | hdmi_out_data2_p | OSERDESE2 (IO) | -     |      4.376 (r) | SLOW    |      1.483 (r) | FAST    |                        |
sys_clk             | ddram_dq[0]      | FDRE           | -     |      7.268 (r) | SLOW    |      1.866 (r) | FAST    |                        |
sys_clk             | ddram_dq[1]      | FDRE           | -     |      6.666 (r) | SLOW    |      1.591 (r) | FAST    |                        |
sys_clk             | ddram_dq[2]      | FDRE           | -     |      6.816 (r) | SLOW    |      1.652 (r) | FAST    |                        |
sys_clk             | ddram_dq[3]      | FDRE           | -     |      7.568 (r) | SLOW    |      2.012 (r) | FAST    |                        |
sys_clk             | ddram_dq[4]      | FDRE           | -     |      7.718 (r) | SLOW    |      2.079 (r) | FAST    |                        |
sys_clk             | ddram_dq[5]      | FDRE           | -     |      6.666 (r) | SLOW    |      1.594 (r) | FAST    |                        |
sys_clk             | ddram_dq[6]      | FDRE           | -     |      7.418 (r) | SLOW    |      1.932 (r) | FAST    |                        |
sys_clk             | ddram_dq[7]      | FDRE           | -     |      6.966 (r) | SLOW    |      1.715 (r) | FAST    |                        |
sys_clk             | ddram_dq[8]      | FDRE           | -     |      7.868 (r) | SLOW    |      2.131 (r) | FAST    |                        |
sys_clk             | ddram_dq[9]      | FDRE           | -     |      8.627 (r) | SLOW    |      2.484 (r) | FAST    |                        |
sys_clk             | ddram_dq[10]     | FDRE           | -     |      8.018 (r) | SLOW    |      2.184 (r) | FAST    |                        |
sys_clk             | ddram_dq[11]     | FDRE           | -     |      8.311 (r) | SLOW    |      2.329 (r) | FAST    |                        |
sys_clk             | ddram_dq[12]     | FDRE           | -     |      8.777 (r) | SLOW    |      2.540 (r) | FAST    |                        |
sys_clk             | ddram_dq[13]     | FDRE           | -     |      8.769 (r) | SLOW    |      2.550 (r) | FAST    |                        |
sys_clk             | ddram_dq[14]     | FDRE           | -     |      8.623 (r) | SLOW    |      2.459 (r) | FAST    |                        |
sys_clk             | ddram_dq[15]     | FDRE           | -     |      8.919 (r) | SLOW    |      2.606 (r) | FAST    |                        |
sys_clk             | ddram_dqs_n[0]   | FDRE           | -     |      7.117 (r) | SLOW    |      1.780 (r) | FAST    |                        |
sys_clk             | ddram_dqs_n[1]   | FDRE           | -     |      8.623 (r) | SLOW    |      2.443 (r) | FAST    |                        |
sys_clk             | ddram_dqs_p[0]   | FDRE           | -     |      7.118 (r) | SLOW    |      1.782 (r) | FAST    |                        |
sys_clk             | ddram_dqs_p[1]   | FDRE           | -     |      8.624 (r) | SLOW    |      2.440 (r) | FAST    |                        |
sys_clk             | eth_mdc          | FDRE           | -     |     13.510 (r) | SLOW    |      5.349 (r) | FAST    |                        |
sys_clk             | eth_mdio         | FDRE           | -     |     13.699 (r) | SLOW    |      5.207 (r) | FAST    |                        |
sys_clk             | eth_rst_n        | FDRE           | -     |     12.381 (r) | SLOW    |      3.583 (r) | FAST    |                        |
sys_clk             | hdmi_in_hpd_en   | FDRE           | -     |     10.440 (r) | SLOW    |      3.704 (r) | FAST    |                        |
sys_clk             | hdmi_in_sda      | FDSE           | -     |      8.582 (r) | SLOW    |      2.528 (r) | FAST    |                        |
sys_clk             | oled_dc          | FDRE           | -     |     12.830 (r) | SLOW    |      4.826 (r) | FAST    |                        |
sys_clk             | oled_res         | FDRE           | -     |     10.803 (r) | SLOW    |      3.694 (r) | FAST    |                        |
sys_clk             | oled_sclk        | FDRE           | -     |     12.551 (r) | SLOW    |      4.712 (r) | FAST    |                        |
sys_clk             | oled_sdin        | FDRE           | -     |     10.411 (r) | SLOW    |      3.519 (r) | FAST    |                        |
sys_clk             | oled_vbat        | FDRE           | -     |     13.005 (r) | SLOW    |      4.905 (r) | FAST    |                        |
sys_clk             | oled_vdd         | FDRE           | -     |     10.889 (r) | SLOW    |      3.805 (r) | FAST    |                        |
sys_clk             | serial_tx        | FDSE           | -     |     10.376 (r) | SLOW    |      3.527 (r) | FAST    |                        |
sys_clk             | spiflash_1x_cs_n | FDRE           | -     |     11.322 (r) | SLOW    |      3.720 (r) | FAST    |                        |
sys_clk             | spiflash_1x_mosi | FDRE           | -     |     13.960 (r) | SLOW    |      4.956 (r) | FAST    |                        |
--------------------+------------------+----------------+-------+----------------+---------+----------------+---------+------------------------+


Setup between Clocks

------------------+---------------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+
Source            | Destination         |  Src:Rise     | Process |  Src:Rise     | Process |  Src:Fall     | Process |  Src:Fall     | Process |
Clock             | Clock               | Dest:Rise(ns) | Corner  | Dest:Fall(ns) | Corner  | Dest:Rise(ns) | Corner  | Dest:Fall(ns) | Corner  |
------------------+---------------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+
clk100            | clk100              |         2.231 | SLOW    |               |         |               |         |               |         |
eth_rx_clk        | eth_rx_clk          |         6.740 | SLOW    |               |         |               |         |               |         |
sys_clk           | eth_rx_clk          |         4.025 | SLOW    |               |         |               |         |               |         |
eth_tx_clk        | eth_tx_clk          |         7.121 | SLOW    |               |         |               |         |               |         |
sys_clk           | eth_tx_clk          |         6.156 | SLOW    |               |         |               |         |               |         |
hdmi_in0_pix_clk  | hdmi_in0_pix_clk    |         6.211 | SLOW    |               |         |               |         |               |         |
pix1p25x_clk      | hdmi_in0_pix_clk    |         3.090 | SLOW    |               |         |               |         |               |         |
sys_clk           | hdmi_in0_pix_clk    |         1.989 | SLOW    |               |         |               |         |               |         |
hdmi_out0_pix_clk | hdmi_out0_pix5x_clk |         2.803 | SLOW    |               |         |               |         |               |         |
hdmi_out0_pix_clk | hdmi_out0_pix_clk   |         6.278 | SLOW    |               |         |               |         |               |         |
sys_clk           | hdmi_out0_pix_clk   |         3.842 | SLOW    |               |         |               |         |               |         |
hdmi_in0_pix_clk  | pix1p25x_clk        |         4.865 | SLOW    |               |         |               |         |               |         |
pix1p25x_clk      | pix1p25x_clk        |         4.288 | SLOW    |               |         |               |         |               |         |
sys_clk           | pix1p25x_clk        |         2.712 | SLOW    |               |         |               |         |               |         |
eth_rx_clk        | sys_clk             |         1.708 | SLOW    |               |         |               |         |               |         |
eth_tx_clk        | sys_clk             |         1.915 | SLOW    |               |         |               |         |               |         |
hdmi_in0_pix_clk  | sys_clk             |         2.430 | SLOW    |               |         |               |         |               |         |
hdmi_out0_pix_clk | sys_clk             |         4.395 | SLOW    |               |         |               |         |               |         |
pix1p25x_clk      | sys_clk             |         2.990 | SLOW    |               |         |               |         |               |         |
sys_clk           | sys_clk             |         9.818 | SLOW    |               |         |               |         |               |         |
------------------+---------------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+


Setup / Hold times for input bus
Clocked by: clk100
Worst Case Data Window: 4.133 ns
Ideal Clock Offset to Actual Clock: 2.711 ns
-------------------+------------+---------+-------------+---------+-----------+-----------+---------------+
                   |            | Process |             | Process | Setup     |  Hold     | Source Offset |
Source             |  Setup(ns) | Corner  |    Hold(ns) | Corner  | Slack(ns) | Slack(ns) | to Center(ns) |
-------------------+------------+---------+-------------+---------+-----------+-----------+---------------+
ddram_dq[0]        | -0.738 (r) | FAST    |   4.766 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[0]        | -0.666 (f) | FAST    |   4.766 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[1]        | -0.743 (r) | FAST    |   4.766 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[1]        | -0.671 (f) | FAST    |   4.766 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[2]        | -0.749 (r) | FAST    |   4.774 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[2]        | -0.677 (f) | FAST    |   4.774 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[3]        | -0.722 (r) | FAST    |   4.752 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[3]        | -0.650 (f) | FAST    |   4.752 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[4]        | -0.720 (r) | FAST    |   4.750 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[4]        | -0.648 (f) | FAST    |   4.750 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[5]        | -0.742 (r) | FAST    |   4.766 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[5]        | -0.670 (f) | FAST    |   4.766 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[6]        | -0.737 (r) | FAST    |   4.766 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[6]        | -0.665 (f) | FAST    |   4.766 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[7]        | -0.752 (r) | FAST    |   4.776 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[7]        | -0.680 (f) | FAST    |   4.776 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[8]        | -0.734 (r) | FAST    |   4.765 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[8]        | -0.662 (f) | FAST    |   4.765 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[9]        | -0.723 (r) | FAST    |   4.754 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[9]        | -0.651 (f) | FAST    |   4.754 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[10]       | -0.746 (r) | FAST    |   4.777 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[10]       | -0.674 (f) | FAST    |   4.777 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[11]       | -0.726 (r) | FAST    |   4.758 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[11]       | -0.654 (f) | FAST    |   4.758 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[12]       | -0.731 (r) | FAST    |   4.763 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[12]       | -0.659 (f) | FAST    |   4.763 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[13]       | -0.716 (r) | FAST    |   4.748 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[13]       | -0.644 (f) | FAST    |   4.748 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[14]       | -0.733 (r) | FAST    |   4.765 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[14]       | -0.661 (f) | FAST    |   4.765 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[15]       | -0.726 (r) | FAST    |   4.758 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[15]       | -0.654 (f) | FAST    |   4.758 (f) | SLOW    |       inf |       inf |             - |
-------------------+------------+---------+-------------+---------+-----------+-----------+---------------+
Worst Case Summary | -0.644 (f) | FAST    |   4.777 (r) | SLOW    |       inf |       inf |             - |
-------------------+------------+---------+-------------+---------+-----------+-----------+---------------+



Setup / Hold times for input bus
Clocked by: eth_rx_clk
Worst Case Data Window: 0.750 ns
Ideal Clock Offset to Actual Clock: -0.008 ns
-------------------+------------+---------+------------+---------+-----------+-----------+---------------+
                   |            | Process |            | Process | Setup     |  Hold     | Source Offset |
Source             |  Setup(ns) | Corner  |   Hold(ns) | Corner  | Slack(ns) | Slack(ns) | to Center(ns) |
-------------------+------------+---------+------------+---------+-----------+-----------+---------------+
eth_rx_data[0]     |  0.374 (r) | FAST    |  0.364 (r) | FAST    |       inf |       inf |             - |
eth_rx_data[0]     |  0.374 (f) | FAST    |  0.364 (f) | FAST    |       inf |       inf |             - |
eth_rx_data[1]     |  0.371 (r) | FAST    |  0.367 (r) | FAST    |       inf |       inf |             - |
eth_rx_data[1]     |  0.371 (f) | FAST    |  0.367 (f) | FAST    |       inf |       inf |             - |
eth_rx_data[2]     |  0.383 (r) | FAST    |  0.356 (r) | FAST    |       inf |       inf |             - |
eth_rx_data[2]     |  0.383 (f) | FAST    |  0.356 (f) | FAST    |       inf |       inf |             - |
eth_rx_data[3]     |  0.381 (r) | FAST    |  0.357 (r) | FAST    |       inf |       inf |             - |
eth_rx_data[3]     |  0.381 (f) | FAST    |  0.357 (f) | FAST    |       inf |       inf |             - |
-------------------+------------+---------+------------+---------+-----------+-----------+---------------+
Worst Case Summary |  0.383 (r) | FAST    |  0.367 (r) | FAST    |       inf |       inf |             - |
-------------------+------------+---------+------------+---------+-----------+-----------+---------------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.051 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_a[0]         |   8.627 (r) | SLOW    |   2.538 (r) | FAST    |    0.019 |
ddram_a[1]         |   8.647 (r) | SLOW    |   2.553 (r) | FAST    |    0.036 |
ddram_a[2]         |   8.639 (r) | SLOW    |   2.550 (r) | FAST    |    0.032 |
ddram_a[3]         |   8.635 (r) | SLOW    |   2.549 (r) | FAST    |    0.030 |
ddram_a[4]         |   8.611 (r) | SLOW    |   2.518 (r) | FAST    |    0.000 |
ddram_a[5]         |   8.649 (r) | SLOW    |   2.557 (r) | FAST    |    0.039 |
ddram_a[6]         |   8.651 (r) | SLOW    |   2.559 (r) | FAST    |    0.041 |
ddram_a[7]         |   8.636 (r) | SLOW    |   2.543 (r) | FAST    |    0.025 |
ddram_a[8]         |   8.649 (r) | SLOW    |   2.556 (r) | FAST    |    0.038 |
ddram_a[9]         |   8.657 (r) | SLOW    |   2.565 (r) | FAST    |    0.047 |
ddram_a[10]        |   8.614 (r) | SLOW    |   2.523 (r) | FAST    |    0.005 |
ddram_a[11]        |   8.637 (r) | SLOW    |   2.544 (r) | FAST    |    0.026 |
ddram_a[12]        |   8.661 (r) | SLOW    |   2.569 (r) | FAST    |    0.051 |
ddram_a[13]        |   8.644 (r) | SLOW    |   2.551 (r) | FAST    |    0.033 |
ddram_a[14]        |   8.635 (r) | SLOW    |   2.542 (r) | FAST    |    0.024 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   8.661 (r) | SLOW    |   2.518 (r) | FAST    |    0.051 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.015 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_ba[0]        |   8.618 (r) | SLOW    |   2.532 (r) | FAST    |    0.015 |
ddram_ba[1]        |   8.607 (r) | SLOW    |   2.517 (r) | FAST    |    0.000 |
ddram_ba[2]        |   8.622 (r) | SLOW    |   2.531 (r) | FAST    |    0.015 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   8.622 (r) | SLOW    |   2.517 (r) | FAST    |    0.015 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.022 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_dm[0]        |   8.613 (r) | SLOW    |   2.528 (r) | FAST    |    0.000 |
ddram_dm[1]        |   8.635 (r) | SLOW    |   2.543 (r) | FAST    |    0.022 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   8.635 (r) | SLOW    |   2.528 (r) | FAST    |    0.022 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.049 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_dq[0]        |   9.570 (r) | SLOW    |   2.221 (r) | FAST    |    0.020 |
ddram_dq[1]        |   9.560 (r) | SLOW    |   2.206 (r) | FAST    |    0.005 |
ddram_dq[2]        |   9.563 (r) | SLOW    |   2.203 (r) | FAST    |    0.003 |
ddram_dq[3]        |   9.571 (r) | SLOW    |   2.237 (r) | FAST    |    0.035 |
ddram_dq[4]        |   9.571 (r) | SLOW    |   2.239 (r) | FAST    |    0.037 |
ddram_dq[5]        |   9.562 (r) | SLOW    |   2.209 (r) | FAST    |    0.008 |
ddram_dq[6]        |   9.570 (r) | SLOW    |   2.222 (r) | FAST    |    0.020 |
ddram_dq[7]        |   9.563 (r) | SLOW    |   2.201 (r) | FAST    |    0.003 |
ddram_dq[8]        |   9.574 (r) | SLOW    |   2.228 (r) | FAST    |    0.027 |
ddram_dq[9]        |   9.576 (r) | SLOW    |   2.242 (r) | FAST    |    0.041 |
ddram_dq[10]       |   9.574 (r) | SLOW    |   2.216 (r) | FAST    |    0.015 |
ddram_dq[11]       |   9.575 (r) | SLOW    |   2.236 (r) | FAST    |    0.035 |
ddram_dq[12]       |   9.576 (r) | SLOW    |   2.233 (r) | FAST    |    0.032 |
ddram_dq[13]       |   9.577 (r) | SLOW    |   2.250 (r) | FAST    |    0.049 |
ddram_dq[14]       |   9.575 (r) | SLOW    |   2.229 (r) | FAST    |    0.028 |
ddram_dq[15]       |   9.577 (r) | SLOW    |   2.241 (r) | FAST    |    0.039 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   9.577 (r) | SLOW    |   2.201 (r) | FAST    |    0.049 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: sys_clk
Bus Skew: 2.253 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_dq[0]        |   7.268 (r) | SLOW    |   1.866 (r) | FAST    |    0.602 |
ddram_dq[1]        |   6.666 (r) | SLOW    |   1.591 (r) | FAST    |    0.000 |
ddram_dq[2]        |   6.816 (r) | SLOW    |   1.652 (r) | FAST    |    0.150 |
ddram_dq[3]        |   7.568 (r) | SLOW    |   2.012 (r) | FAST    |    0.902 |
ddram_dq[4]        |   7.718 (r) | SLOW    |   2.079 (r) | FAST    |    1.052 |
ddram_dq[5]        |   6.666 (r) | SLOW    |   1.594 (r) | FAST    |    0.003 |
ddram_dq[6]        |   7.418 (r) | SLOW    |   1.932 (r) | FAST    |    0.752 |
ddram_dq[7]        |   6.966 (r) | SLOW    |   1.715 (r) | FAST    |    0.300 |
ddram_dq[8]        |   7.868 (r) | SLOW    |   2.131 (r) | FAST    |    1.202 |
ddram_dq[9]        |   8.627 (r) | SLOW    |   2.484 (r) | FAST    |    1.961 |
ddram_dq[10]       |   8.018 (r) | SLOW    |   2.184 (r) | FAST    |    1.352 |
ddram_dq[11]       |   8.311 (r) | SLOW    |   2.329 (r) | FAST    |    1.645 |
ddram_dq[12]       |   8.777 (r) | SLOW    |   2.540 (r) | FAST    |    2.111 |
ddram_dq[13]       |   8.769 (r) | SLOW    |   2.550 (r) | FAST    |    2.103 |
ddram_dq[14]       |   8.623 (r) | SLOW    |   2.459 (r) | FAST    |    1.958 |
ddram_dq[15]       |   8.919 (r) | SLOW    |   2.606 (r) | FAST    |    2.253 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   8.919 (r) | SLOW    |   1.591 (r) | FAST    |    2.253 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.008 ns
-------------------+--------------+---------+-------------+---------+----------+
                   |      Max     | Process |     Min     | Process | Edge     |
Pad                |    Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+--------------+---------+-------------+---------+----------+
ddram_dqs_n[0]     |   10.192 (r) | SLOW    |   2.824 (r) | FAST    |    0.000 |
ddram_dqs_n[1]     |   10.199 (r) | SLOW    |   2.829 (r) | FAST    |    0.007 |
ddram_dqs_p[0]     |   10.193 (r) | SLOW    |   2.826 (r) | FAST    |    0.002 |
ddram_dqs_p[1]     |   10.200 (r) | SLOW    |   2.827 (r) | FAST    |    0.008 |
-------------------+--------------+---------+-------------+---------+----------+
Worst Case Summary |   10.200 (r) | SLOW    |   2.824 (r) | FAST    |    0.008 |
-------------------+--------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: sys_clk
Bus Skew: 1.507 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_dqs_n[0]     |   7.117 (r) | SLOW    |   1.780 (r) | FAST    |    0.000 |
ddram_dqs_n[1]     |   8.623 (r) | SLOW    |   2.443 (r) | FAST    |    1.506 |
ddram_dqs_p[0]     |   7.118 (r) | SLOW    |   1.782 (r) | FAST    |    0.002 |
ddram_dqs_p[1]     |   8.624 (r) | SLOW    |   2.440 (r) | FAST    |    1.507 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   8.624 (r) | SLOW    |   1.780 (r) | FAST    |    1.507 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: eth_tx_clk
Bus Skew: 0.006 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
eth_tx_data[0]     |   5.602 (r) | SLOW    |   1.939 (r) | FAST    |    0.000 |
eth_tx_data[0]     |   5.602 (f) | SLOW    |   1.939 (f) | FAST    |    0.000 |
eth_tx_data[1]     |   5.607 (r) | SLOW    |   1.944 (r) | FAST    |    0.006 |
eth_tx_data[1]     |   5.607 (f) | SLOW    |   1.944 (f) | FAST    |    0.006 |
eth_tx_data[2]     |   5.607 (r) | SLOW    |   1.944 (r) | FAST    |    0.006 |
eth_tx_data[2]     |   5.607 (f) | SLOW    |   1.944 (f) | FAST    |    0.006 |
eth_tx_data[3]     |   5.604 (r) | SLOW    |   1.941 (r) | FAST    |    0.002 |
eth_tx_data[3]     |   5.604 (f) | SLOW    |   1.941 (f) | FAST    |    0.002 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   5.607 (r) | SLOW    |   1.939 (r) | FAST    |    0.006 |
-------------------+-------------+---------+-------------+---------+----------+




