# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../TL-UART-Arty.srcs/sources_1/new/tl_adapter.v" \
"../../../../TL-UART-Arty.srcs/sources_1/new/top.v" \
"../../../../TL-UART-Arty.srcs/sources_1/new/uart.v" \

sv xil_defaultlib  \
"../../../../TL-UART-Arty.srcs/sim_1/new/tb_basic.sv" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
