{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1671216338311 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1671216338312 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 16 15:45:38 2022 " "Processing started: Fri Dec 16 15:45:38 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1671216338312 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1671216338312 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Data_path -c Data_path " "Command: quartus_map --read_settings_files=on --write_settings_files=off Data_path -c Data_path" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1671216338312 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1671216338709 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd/lcd_driver_fsm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lcd/lcd_driver_fsm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lcd_driver_fsm-fsm " "Found design unit 1: lcd_driver_fsm-fsm" {  } { { "lcd/lcd_driver_fsm.vhd" "" { Text "D:/2022-2/Laboratorio SD/Trabalho final/Data_path/lcd/lcd_driver_fsm.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1671216339316 ""} { "Info" "ISGN_ENTITY_NAME" "1 lcd_driver_fsm " "Found entity 1: lcd_driver_fsm" {  } { { "lcd/lcd_driver_fsm.vhd" "" { Text "D:/2022-2/Laboratorio SD/Trabalho final/Data_path/lcd/lcd_driver_fsm.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1671216339316 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1671216339316 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd/tb_reg_4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lcd/tb_reg_4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tb_reg_4-tb " "Found design unit 1: tb_reg_4-tb" {  } { { "lcd/tb_reg_4.vhd" "" { Text "D:/2022-2/Laboratorio SD/Trabalho final/Data_path/lcd/tb_reg_4.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1671216339320 ""} { "Info" "ISGN_ENTITY_NAME" "1 tb_reg_4 " "Found entity 1: tb_reg_4" {  } { { "lcd/tb_reg_4.vhd" "" { Text "D:/2022-2/Laboratorio SD/Trabalho final/Data_path/lcd/tb_reg_4.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1671216339320 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1671216339320 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd/reg_1bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lcd/reg_1bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg_1bit-RTL " "Found design unit 1: reg_1bit-RTL" {  } { { "lcd/reg_1bit.vhd" "" { Text "D:/2022-2/Laboratorio SD/Trabalho final/Data_path/lcd/reg_1bit.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1671216339323 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg_1bit " "Found entity 1: reg_1bit" {  } { { "lcd/reg_1bit.vhd" "" { Text "D:/2022-2/Laboratorio SD/Trabalho final/Data_path/lcd/reg_1bit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1671216339323 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1671216339323 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd/mux_15.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lcd/mux_15.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_15-arch " "Found design unit 1: mux_15-arch" {  } { { "lcd/mux_15.vhd" "" { Text "D:/2022-2/Laboratorio SD/Trabalho final/Data_path/lcd/mux_15.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1671216339326 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_15 " "Found entity 1: mux_15" {  } { { "lcd/mux_15.vhd" "" { Text "D:/2022-2/Laboratorio SD/Trabalho final/Data_path/lcd/mux_15.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1671216339326 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1671216339326 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd/mux_2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lcd/mux_2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_2-arch " "Found design unit 1: mux_2-arch" {  } { { "lcd/mux_2.vhd" "" { Text "D:/2022-2/Laboratorio SD/Trabalho final/Data_path/lcd/mux_2.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1671216339330 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_2 " "Found entity 1: mux_2" {  } { { "lcd/mux_2.vhd" "" { Text "D:/2022-2/Laboratorio SD/Trabalho final/Data_path/lcd/mux_2.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1671216339330 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1671216339330 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd/lcd_driver_dp.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lcd/lcd_driver_dp.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lcd_driver_dp-estrutural " "Found design unit 1: lcd_driver_dp-estrutural" {  } { { "lcd/lcd_driver_dp.vhd" "" { Text "D:/2022-2/Laboratorio SD/Trabalho final/Data_path/lcd/lcd_driver_dp.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1671216339334 ""} { "Info" "ISGN_ENTITY_NAME" "1 lcd_driver_dp " "Found entity 1: lcd_driver_dp" {  } { { "lcd/lcd_driver_dp.vhd" "" { Text "D:/2022-2/Laboratorio SD/Trabalho final/Data_path/lcd/lcd_driver_dp.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1671216339334 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1671216339334 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd/lcd_driver.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lcd/lcd_driver.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lcd_driver-arch " "Found design unit 1: lcd_driver-arch" {  } { { "lcd/lcd_driver.vhd" "" { Text "D:/2022-2/Laboratorio SD/Trabalho final/Data_path/lcd/lcd_driver.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1671216339337 ""} { "Info" "ISGN_ENTITY_NAME" "1 lcd_driver " "Found entity 1: lcd_driver" {  } { { "lcd/lcd_driver.vhd" "" { Text "D:/2022-2/Laboratorio SD/Trabalho final/Data_path/lcd/lcd_driver.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1671216339337 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1671216339337 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd/contador_2_bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lcd/contador_2_bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Contador_2_bits-arch " "Found design unit 1: Contador_2_bits-arch" {  } { { "lcd/Contador_2_bits.vhd" "" { Text "D:/2022-2/Laboratorio SD/Trabalho final/Data_path/lcd/Contador_2_bits.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1671216339341 ""} { "Info" "ISGN_ENTITY_NAME" "1 Contador_2_bits " "Found entity 1: Contador_2_bits" {  } { { "lcd/Contador_2_bits.vhd" "" { Text "D:/2022-2/Laboratorio SD/Trabalho final/Data_path/lcd/Contador_2_bits.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1671216339341 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1671216339341 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd/cont_10.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lcd/cont_10.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cont_10-arch " "Found design unit 1: cont_10-arch" {  } { { "lcd/cont_10.vhd" "" { Text "D:/2022-2/Laboratorio SD/Trabalho final/Data_path/lcd/cont_10.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1671216339344 ""} { "Info" "ISGN_ENTITY_NAME" "1 cont_10 " "Found entity 1: cont_10" {  } { { "lcd/cont_10.vhd" "" { Text "D:/2022-2/Laboratorio SD/Trabalho final/Data_path/lcd/cont_10.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1671216339344 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1671216339344 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd/cont_4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lcd/cont_4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cont_4-arch " "Found design unit 1: cont_4-arch" {  } { { "lcd/cont_4.vhd" "" { Text "D:/2022-2/Laboratorio SD/Trabalho final/Data_path/lcd/cont_4.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1671216339348 ""} { "Info" "ISGN_ENTITY_NAME" "1 cont_4 " "Found entity 1: cont_4" {  } { { "lcd/cont_4.vhd" "" { Text "D:/2022-2/Laboratorio SD/Trabalho final/Data_path/lcd/cont_4.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1671216339348 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1671216339348 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd/comp_10.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lcd/comp_10.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 comp_10-arch " "Found design unit 1: comp_10-arch" {  } { { "lcd/comp_10.vhd" "" { Text "D:/2022-2/Laboratorio SD/Trabalho final/Data_path/lcd/comp_10.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1671216339351 ""} { "Info" "ISGN_ENTITY_NAME" "1 comp_10 " "Found entity 1: comp_10" {  } { { "lcd/comp_10.vhd" "" { Text "D:/2022-2/Laboratorio SD/Trabalho final/Data_path/lcd/comp_10.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1671216339351 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1671216339351 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd/comp_2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lcd/comp_2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 comp_2-arch " "Found design unit 1: comp_2-arch" {  } { { "lcd/comp_2.vhd" "" { Text "D:/2022-2/Laboratorio SD/Trabalho final/Data_path/lcd/comp_2.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1671216339355 ""} { "Info" "ISGN_ENTITY_NAME" "1 comp_2 " "Found entity 1: comp_2" {  } { { "lcd/comp_2.vhd" "" { Text "D:/2022-2/Laboratorio SD/Trabalho final/Data_path/lcd/comp_2.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1671216339355 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1671216339355 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "div_freq_5000.vhd 2 1 " "Found 2 design units, including 1 entities, in source file div_freq_5000.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 div_freq_5000-arch " "Found design unit 1: div_freq_5000-arch" {  } { { "div_freq_5000.vhd" "" { Text "D:/2022-2/Laboratorio SD/Trabalho final/Data_path/div_freq_5000.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1671216339358 ""} { "Info" "ISGN_ENTITY_NAME" "1 div_freq_5000 " "Found entity 1: div_freq_5000" {  } { { "div_freq_5000.vhd" "" { Text "D:/2022-2/Laboratorio SD/Trabalho final/Data_path/div_freq_5000.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1671216339358 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1671216339358 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "div_freq.vhd 2 1 " "Found 2 design units, including 1 entities, in source file div_freq.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 div_freq-arch " "Found design unit 1: div_freq-arch" {  } { { "div_freq.vhd" "" { Text "D:/2022-2/Laboratorio SD/Trabalho final/Data_path/div_freq.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1671216339362 ""} { "Info" "ISGN_ENTITY_NAME" "1 div_freq " "Found entity 1: div_freq" {  } { { "div_freq.vhd" "" { Text "D:/2022-2/Laboratorio SD/Trabalho final/Data_path/div_freq.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1671216339362 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1671216339362 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contador_4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file contador_4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 contador_2_bits_no_en-arch " "Found design unit 1: contador_2_bits_no_en-arch" {  } { { "contador_4.vhd" "" { Text "D:/2022-2/Laboratorio SD/Trabalho final/Data_path/contador_4.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1671216339367 ""} { "Info" "ISGN_ENTITY_NAME" "1 contador_2_bits_no_en " "Found entity 1: contador_2_bits_no_en" {  } { { "contador_4.vhd" "" { Text "D:/2022-2/Laboratorio SD/Trabalho final/Data_path/contador_4.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1671216339367 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1671216339367 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "timer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file timer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 timer-arch " "Found design unit 1: timer-arch" {  } { { "timer.vhd" "" { Text "D:/2022-2/Laboratorio SD/Trabalho final/Data_path/timer.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1671216339372 ""} { "Info" "ISGN_ENTITY_NAME" "1 timer " "Found entity 1: timer" {  } { { "timer.vhd" "" { Text "D:/2022-2/Laboratorio SD/Trabalho final/Data_path/timer.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1671216339372 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1671216339372 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lfsr.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lfsr.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lfsr-arch " "Found design unit 1: lfsr-arch" {  } { { "lfsr.vhd" "" { Text "D:/2022-2/Laboratorio SD/Trabalho final/Data_path/lfsr.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1671216339376 ""} { "Info" "ISGN_ENTITY_NAME" "1 lfsr " "Found entity 1: lfsr" {  } { { "lfsr.vhd" "" { Text "D:/2022-2/Laboratorio SD/Trabalho final/Data_path/lfsr.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1671216339376 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1671216339376 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sr18bits_dual.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sr18bits_dual.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sr18bits_dual-arch " "Found design unit 1: sr18bits_dual-arch" {  } { { "sr18bits_dual.vhd" "" { Text "D:/2022-2/Laboratorio SD/Trabalho final/Data_path/sr18bits_dual.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1671216339380 ""} { "Info" "ISGN_ENTITY_NAME" "1 sr18bits_dual " "Found entity 1: sr18bits_dual" {  } { { "sr18bits_dual.vhd" "" { Text "D:/2022-2/Laboratorio SD/Trabalho final/Data_path/sr18bits_dual.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1671216339380 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1671216339380 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg18bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reg18bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg18bits-arch " "Found design unit 1: reg18bits-arch" {  } { { "reg18bits.vhd" "" { Text "D:/2022-2/Laboratorio SD/Trabalho final/Data_path/reg18bits.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1671216339383 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg18bits " "Found entity 1: reg18bits" {  } { { "reg18bits.vhd" "" { Text "D:/2022-2/Laboratorio SD/Trabalho final/Data_path/reg18bits.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1671216339383 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1671216339383 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "reg_1bit.vhd " "Can't analyze file -- file reg_1bit.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1671216339389 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contador_7_bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file contador_7_bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Contador_7_bits-arch " "Found design unit 1: Contador_7_bits-arch" {  } { { "contador_7_bits.vhd" "" { Text "D:/2022-2/Laboratorio SD/Trabalho final/Data_path/contador_7_bits.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1671216339392 ""} { "Info" "ISGN_ENTITY_NAME" "1 Contador_7_bits " "Found entity 1: Contador_7_bits" {  } { { "contador_7_bits.vhd" "" { Text "D:/2022-2/Laboratorio SD/Trabalho final/Data_path/contador_7_bits.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1671216339392 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1671216339392 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg2bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reg2bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg2bits-arch " "Found design unit 1: reg2bits-arch" {  } { { "reg2bits.vhd" "" { Text "D:/2022-2/Laboratorio SD/Trabalho final/Data_path/reg2bits.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1671216339396 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg2bits " "Found entity 1: reg2bits" {  } { { "reg2bits.vhd" "" { Text "D:/2022-2/Laboratorio SD/Trabalho final/Data_path/reg2bits.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1671216339396 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1671216339396 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comparador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file comparador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Comparador-arch " "Found design unit 1: Comparador-arch" {  } { { "Comparador.vhd" "" { Text "D:/2022-2/Laboratorio SD/Trabalho final/Data_path/Comparador.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1671216339399 ""} { "Info" "ISGN_ENTITY_NAME" "1 Comparador " "Found entity 1: Comparador" {  } { { "Comparador.vhd" "" { Text "D:/2022-2/Laboratorio SD/Trabalho final/Data_path/Comparador.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1671216339399 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1671216339399 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_path.vhd 2 1 " "Found 2 design units, including 1 entities, in source file data_path.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Data_path-estrutural " "Found design unit 1: Data_path-estrutural" {  } { { "Data_path.vhd" "" { Text "D:/2022-2/Laboratorio SD/Trabalho final/Data_path/Data_path.vhd" 44 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1671216339404 ""} { "Info" "ISGN_ENTITY_NAME" "1 Data_path " "Found entity 1: Data_path" {  } { { "Data_path.vhd" "" { Text "D:/2022-2/Laboratorio SD/Trabalho final/Data_path/Data_path.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1671216339404 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1671216339404 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comparador_7_bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file comparador_7_bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 comparador_7_bits-arch " "Found design unit 1: comparador_7_bits-arch" {  } { { "comparador_7_bits.vhd" "" { Text "D:/2022-2/Laboratorio SD/Trabalho final/Data_path/comparador_7_bits.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1671216339407 ""} { "Info" "ISGN_ENTITY_NAME" "1 comparador_7_bits " "Found entity 1: comparador_7_bits" {  } { { "comparador_7_bits.vhd" "" { Text "D:/2022-2/Laboratorio SD/Trabalho final/Data_path/comparador_7_bits.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1671216339407 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1671216339407 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Data_path " "Elaborating entity \"Data_path\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1671216339471 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Contador_7_bits Contador_7_bits:contador_moedas_1 " "Elaborating entity \"Contador_7_bits\" for hierarchy \"Contador_7_bits:contador_moedas_1\"" {  } { { "Data_path.vhd" "contador_moedas_1" { Text "D:/2022-2/Laboratorio SD/Trabalho final/Data_path/Data_path.vhd" 171 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671216339475 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comparador_7_bits comparador_7_bits:comparador_moedas " "Elaborating entity \"comparador_7_bits\" for hierarchy \"comparador_7_bits:comparador_moedas\"" {  } { { "Data_path.vhd" "comparador_moedas" { Text "D:/2022-2/Laboratorio SD/Trabalho final/Data_path/Data_path.vhd" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671216339478 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_1bit reg_1bit:player_reg " "Elaborating entity \"reg_1bit\" for hierarchy \"reg_1bit:player_reg\"" {  } { { "Data_path.vhd" "player_reg" { Text "D:/2022-2/Laboratorio SD/Trabalho final/Data_path/Data_path.vhd" 187 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671216339481 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "d reg_1bit.vhd(18) " "VHDL Signal Declaration warning at reg_1bit.vhd(18): used explicit default value for signal \"d\" because signal was never assigned a value" {  } { { "lcd/reg_1bit.vhd" "" { Text "D:/2022-2/Laboratorio SD/Trabalho final/Data_path/lcd/reg_1bit.vhd" 18 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1671216339482 "|Data_path|reg_1bit:player_reg"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "timer timer:frame_timer " "Elaborating entity \"timer\" for hierarchy \"timer:frame_timer\"" {  } { { "Data_path.vhd" "frame_timer" { Text "D:/2022-2/Laboratorio SD/Trabalho final/Data_path/Data_path.vhd" 197 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671216339488 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "div_freq div_freq:divisor_freq " "Elaborating entity \"div_freq\" for hierarchy \"div_freq:divisor_freq\"" {  } { { "Data_path.vhd" "divisor_freq" { Text "D:/2022-2/Laboratorio SD/Trabalho final/Data_path/Data_path.vhd" 206 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671216339492 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "div_RESET div_freq.vhd(23) " "VHDL Process Statement warning at div_freq.vhd(23): signal \"div_RESET\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "div_freq.vhd" "" { Text "D:/2022-2/Laboratorio SD/Trabalho final/Data_path/div_freq.vhd" 23 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1671216339493 "|Data_path|div_freq:divisor_freq"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "tmp div_freq.vhd(32) " "VHDL Process Statement warning at div_freq.vhd(32): signal \"tmp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "div_freq.vhd" "" { Text "D:/2022-2/Laboratorio SD/Trabalho final/Data_path/div_freq.vhd" 32 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1671216339493 "|Data_path|div_freq:divisor_freq"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "tmp div_freq.vhd(20) " "VHDL Process Statement warning at div_freq.vhd(20): inferring latch(es) for signal or variable \"tmp\", which holds its previous value in one or more paths through the process" {  } { { "div_freq.vhd" "" { Text "D:/2022-2/Laboratorio SD/Trabalho final/Data_path/div_freq.vhd" 20 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1671216339493 "|Data_path|div_freq:divisor_freq"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp div_freq.vhd(20) " "Inferred latch for \"tmp\" at div_freq.vhd(20)" {  } { { "div_freq.vhd" "" { Text "D:/2022-2/Laboratorio SD/Trabalho final/Data_path/div_freq.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1671216339493 "|Data_path|div_freq:divisor_freq"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lfsr lfsr:lfsr_instance " "Elaborating entity \"lfsr\" for hierarchy \"lfsr:lfsr_instance\"" {  } { { "Data_path.vhd" "lfsr_instance" { Text "D:/2022-2/Laboratorio SD/Trabalho final/Data_path/Data_path.vhd" 210 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671216339494 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contador_2_bits_no_en contador_2_bits_no_en:cont_2b " "Elaborating entity \"contador_2_bits_no_en\" for hierarchy \"contador_2_bits_no_en:cont_2b\"" {  } { { "Data_path.vhd" "cont_2b" { Text "D:/2022-2/Laboratorio SD/Trabalho final/Data_path/Data_path.vhd" 214 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671216339497 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sr18bits_dual sr18bits_dual:sr_moeda " "Elaborating entity \"sr18bits_dual\" for hierarchy \"sr18bits_dual:sr_moeda\"" {  } { { "Data_path.vhd" "sr_moeda" { Text "D:/2022-2/Laboratorio SD/Trabalho final/Data_path/Data_path.vhd" 219 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671216339499 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg18bits sr18bits_dual:sr_moeda\|reg18bits:instancia0_reg " "Elaborating entity \"reg18bits\" for hierarchy \"sr18bits_dual:sr_moeda\|reg18bits:instancia0_reg\"" {  } { { "sr18bits_dual.vhd" "instancia0_reg" { Text "D:/2022-2/Laboratorio SD/Trabalho final/Data_path/sr18bits_dual.vhd" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671216339504 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reg18_CLR reg18bits.vhd(22) " "VHDL Process Statement warning at reg18bits.vhd(22): signal \"reg18_CLR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "reg18bits.vhd" "" { Text "D:/2022-2/Laboratorio SD/Trabalho final/Data_path/reg18bits.vhd" 22 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1671216339505 "|Data_path|sr18bits_dual:sr_moedas|reg18bits:instancia0_reg"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reg18_E reg18bits.vhd(25) " "VHDL Process Statement warning at reg18bits.vhd(25): signal \"reg18_E\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "reg18bits.vhd" "" { Text "D:/2022-2/Laboratorio SD/Trabalho final/Data_path/reg18bits.vhd" 25 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1671216339505 "|Data_path|sr18bits_dual:sr_moedas|reg18bits:instancia0_reg"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Comparador Comparador:comp1 " "Elaborating entity \"Comparador\" for hierarchy \"Comparador:comp1\"" {  } { { "Data_path.vhd" "comp1" { Text "D:/2022-2/Laboratorio SD/Trabalho final/Data_path/Data_path.vhd" 236 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671216339511 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "div_freq_5000 div_freq_5000:div_freq_10kHz " "Elaborating entity \"div_freq_5000\" for hierarchy \"div_freq_5000:div_freq_10kHz\"" {  } { { "Data_path.vhd" "div_freq_10kHz" { Text "D:/2022-2/Laboratorio SD/Trabalho final/Data_path/Data_path.vhd" 244 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671216339515 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "div_RESET div_freq_5000.vhd(23) " "VHDL Process Statement warning at div_freq_5000.vhd(23): signal \"div_RESET\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "div_freq_5000.vhd" "" { Text "D:/2022-2/Laboratorio SD/Trabalho final/Data_path/div_freq_5000.vhd" 23 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1671216339516 "|Data_path|div_freq_5000:div_freq_10kHz"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "tmp div_freq_5000.vhd(32) " "VHDL Process Statement warning at div_freq_5000.vhd(32): signal \"tmp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "div_freq_5000.vhd" "" { Text "D:/2022-2/Laboratorio SD/Trabalho final/Data_path/div_freq_5000.vhd" 32 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1671216339516 "|Data_path|div_freq_5000:div_freq_10kHz"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "tmp div_freq_5000.vhd(20) " "VHDL Process Statement warning at div_freq_5000.vhd(20): inferring latch(es) for signal or variable \"tmp\", which holds its previous value in one or more paths through the process" {  } { { "div_freq_5000.vhd" "" { Text "D:/2022-2/Laboratorio SD/Trabalho final/Data_path/div_freq_5000.vhd" 20 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1671216339516 "|Data_path|div_freq_5000:div_freq_10kHz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp div_freq_5000.vhd(20) " "Inferred latch for \"tmp\" at div_freq_5000.vhd(20)" {  } { { "div_freq_5000.vhd" "" { Text "D:/2022-2/Laboratorio SD/Trabalho final/Data_path/div_freq_5000.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1671216339516 "|Data_path|div_freq_5000:div_freq_10kHz"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lcd_driver lcd_driver:lcd " "Elaborating entity \"lcd_driver\" for hierarchy \"lcd_driver:lcd\"" {  } { { "Data_path.vhd" "lcd" { Text "D:/2022-2/Laboratorio SD/Trabalho final/Data_path/Data_path.vhd" 247 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671216339518 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lcd_driver_fsm lcd_driver:lcd\|lcd_driver_fsm:controladora " "Elaborating entity \"lcd_driver_fsm\" for hierarchy \"lcd_driver:lcd\|lcd_driver_fsm:controladora\"" {  } { { "lcd/lcd_driver.vhd" "controladora" { Text "D:/2022-2/Laboratorio SD/Trabalho final/Data_path/lcd/lcd_driver.vhd" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671216339521 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "fsm_t1000 lcd_driver_fsm.vhd(90) " "VHDL Process Statement warning at lcd_driver_fsm.vhd(90): signal \"fsm_t1000\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "lcd/lcd_driver_fsm.vhd" "" { Text "D:/2022-2/Laboratorio SD/Trabalho final/Data_path/lcd/lcd_driver_fsm.vhd" 90 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1671216339525 "|Data_path|lcd_driver:lcd|lcd_driver_fsm:controladora"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "fsm_t100 lcd_driver_fsm.vhd(126) " "VHDL Process Statement warning at lcd_driver_fsm.vhd(126): signal \"fsm_t100\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "lcd/lcd_driver_fsm.vhd" "" { Text "D:/2022-2/Laboratorio SD/Trabalho final/Data_path/lcd/lcd_driver_fsm.vhd" 126 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1671216339525 "|Data_path|lcd_driver:lcd|lcd_driver_fsm:controladora"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "fsm_t2 lcd_driver_fsm.vhd(162) " "VHDL Process Statement warning at lcd_driver_fsm.vhd(162): signal \"fsm_t2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "lcd/lcd_driver_fsm.vhd" "" { Text "D:/2022-2/Laboratorio SD/Trabalho final/Data_path/lcd/lcd_driver_fsm.vhd" 162 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1671216339525 "|Data_path|lcd_driver:lcd|lcd_driver_fsm:controladora"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "fsm_t2 lcd_driver_fsm.vhd(199) " "VHDL Process Statement warning at lcd_driver_fsm.vhd(199): signal \"fsm_t2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "lcd/lcd_driver_fsm.vhd" "" { Text "D:/2022-2/Laboratorio SD/Trabalho final/Data_path/lcd/lcd_driver_fsm.vhd" 199 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1671216339525 "|Data_path|lcd_driver:lcd|lcd_driver_fsm:controladora"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "fsm_t40 lcd_driver_fsm.vhd(270) " "VHDL Process Statement warning at lcd_driver_fsm.vhd(270): signal \"fsm_t40\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "lcd/lcd_driver_fsm.vhd" "" { Text "D:/2022-2/Laboratorio SD/Trabalho final/Data_path/lcd/lcd_driver_fsm.vhd" 270 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1671216339525 "|Data_path|lcd_driver:lcd|lcd_driver_fsm:controladora"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "fsm_render lcd_driver_fsm.vhd(325) " "VHDL Process Statement warning at lcd_driver_fsm.vhd(325): signal \"fsm_render\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "lcd/lcd_driver_fsm.vhd" "" { Text "D:/2022-2/Laboratorio SD/Trabalho final/Data_path/lcd/lcd_driver_fsm.vhd" 325 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1671216339526 "|Data_path|lcd_driver:lcd|lcd_driver_fsm:controladora"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "fsm_t40 lcd_driver_fsm.vhd(362) " "VHDL Process Statement warning at lcd_driver_fsm.vhd(362): signal \"fsm_t40\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "lcd/lcd_driver_fsm.vhd" "" { Text "D:/2022-2/Laboratorio SD/Trabalho final/Data_path/lcd/lcd_driver_fsm.vhd" 362 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1671216339526 "|Data_path|lcd_driver:lcd|lcd_driver_fsm:controladora"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "fsm_cmd lcd_driver_fsm.vhd(382) " "VHDL Process Statement warning at lcd_driver_fsm.vhd(382): signal \"fsm_cmd\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "lcd/lcd_driver_fsm.vhd" "" { Text "D:/2022-2/Laboratorio SD/Trabalho final/Data_path/lcd/lcd_driver_fsm.vhd" 382 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1671216339526 "|Data_path|lcd_driver:lcd|lcd_driver_fsm:controladora"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "fsm_obj lcd_driver_fsm.vhd(419) " "VHDL Process Statement warning at lcd_driver_fsm.vhd(419): signal \"fsm_obj\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "lcd/lcd_driver_fsm.vhd" "" { Text "D:/2022-2/Laboratorio SD/Trabalho final/Data_path/lcd/lcd_driver_fsm.vhd" 419 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1671216339526 "|Data_path|lcd_driver:lcd|lcd_driver_fsm:controladora"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "fsm_obj lcd_driver_fsm.vhd(479) " "VHDL Process Statement warning at lcd_driver_fsm.vhd(479): signal \"fsm_obj\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "lcd/lcd_driver_fsm.vhd" "" { Text "D:/2022-2/Laboratorio SD/Trabalho final/Data_path/lcd/lcd_driver_fsm.vhd" 479 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1671216339526 "|Data_path|lcd_driver:lcd|lcd_driver_fsm:controladora"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "fsm_linha lcd_driver_fsm.vhd(531) " "VHDL Process Statement warning at lcd_driver_fsm.vhd(531): signal \"fsm_linha\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "lcd/lcd_driver_fsm.vhd" "" { Text "D:/2022-2/Laboratorio SD/Trabalho final/Data_path/lcd/lcd_driver_fsm.vhd" 531 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1671216339527 "|Data_path|lcd_driver:lcd|lcd_driver_fsm:controladora"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "fsm_pos lcd_driver_fsm.vhd(567) " "VHDL Process Statement warning at lcd_driver_fsm.vhd(567): signal \"fsm_pos\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "lcd/lcd_driver_fsm.vhd" "" { Text "D:/2022-2/Laboratorio SD/Trabalho final/Data_path/lcd/lcd_driver_fsm.vhd" 567 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1671216339527 "|Data_path|lcd_driver:lcd|lcd_driver_fsm:controladora"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "fsm_linha lcd_driver_fsm.vhd(603) " "VHDL Process Statement warning at lcd_driver_fsm.vhd(603): signal \"fsm_linha\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "lcd/lcd_driver_fsm.vhd" "" { Text "D:/2022-2/Laboratorio SD/Trabalho final/Data_path/lcd/lcd_driver_fsm.vhd" 603 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1671216339527 "|Data_path|lcd_driver:lcd|lcd_driver_fsm:controladora"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "fsm_player_pos lcd_driver_fsm.vhd(671) " "VHDL Process Statement warning at lcd_driver_fsm.vhd(671): signal \"fsm_player_pos\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "lcd/lcd_driver_fsm.vhd" "" { Text "D:/2022-2/Laboratorio SD/Trabalho final/Data_path/lcd/lcd_driver_fsm.vhd" 671 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1671216339527 "|Data_path|lcd_driver:lcd|lcd_driver_fsm:controladora"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "fsm_cmd lcd_driver_fsm.vhd(739) " "VHDL Process Statement warning at lcd_driver_fsm.vhd(739): signal \"fsm_cmd\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "lcd/lcd_driver_fsm.vhd" "" { Text "D:/2022-2/Laboratorio SD/Trabalho final/Data_path/lcd/lcd_driver_fsm.vhd" 739 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1671216339527 "|Data_path|lcd_driver:lcd|lcd_driver_fsm:controladora"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "fsm_cmd lcd_driver_fsm.vhd(741) " "VHDL Process Statement warning at lcd_driver_fsm.vhd(741): signal \"fsm_cmd\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "lcd/lcd_driver_fsm.vhd" "" { Text "D:/2022-2/Laboratorio SD/Trabalho final/Data_path/lcd/lcd_driver_fsm.vhd" 741 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1671216339527 "|Data_path|lcd_driver:lcd|lcd_driver_fsm:controladora"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "fsm_cmd lcd_driver_fsm.vhd(777) " "VHDL Process Statement warning at lcd_driver_fsm.vhd(777): signal \"fsm_cmd\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "lcd/lcd_driver_fsm.vhd" "" { Text "D:/2022-2/Laboratorio SD/Trabalho final/Data_path/lcd/lcd_driver_fsm.vhd" 777 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1671216339528 "|Data_path|lcd_driver:lcd|lcd_driver_fsm:controladora"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "fsm_cmd lcd_driver_fsm.vhd(845) " "VHDL Process Statement warning at lcd_driver_fsm.vhd(845): signal \"fsm_cmd\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "lcd/lcd_driver_fsm.vhd" "" { Text "D:/2022-2/Laboratorio SD/Trabalho final/Data_path/lcd/lcd_driver_fsm.vhd" 845 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1671216339528 "|Data_path|lcd_driver:lcd|lcd_driver_fsm:controladora"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lcd_driver_dp lcd_driver:lcd\|lcd_driver_dp:datapath " "Elaborating entity \"lcd_driver_dp\" for hierarchy \"lcd_driver:lcd\|lcd_driver_dp:datapath\"" {  } { { "lcd/lcd_driver.vhd" "datapath" { Text "D:/2022-2/Laboratorio SD/Trabalho final/Data_path/lcd/lcd_driver.vhd" 123 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671216339572 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "s_2 lcd_driver_dp.vhd(102) " "VHDL Signal Declaration warning at lcd_driver_dp.vhd(102): used explicit default value for signal \"s_2\" because signal was never assigned a value" {  } { { "lcd/lcd_driver_dp.vhd" "" { Text "D:/2022-2/Laboratorio SD/Trabalho final/Data_path/lcd/lcd_driver_dp.vhd" 102 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1671216339574 "|Data_path|lcd_driver:lcd|lcd_driver_dp:datapath"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "s_40 lcd_driver_dp.vhd(103) " "VHDL Signal Declaration warning at lcd_driver_dp.vhd(103): used explicit default value for signal \"s_40\" because signal was never assigned a value" {  } { { "lcd/lcd_driver_dp.vhd" "" { Text "D:/2022-2/Laboratorio SD/Trabalho final/Data_path/lcd/lcd_driver_dp.vhd" 103 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1671216339574 "|Data_path|lcd_driver:lcd|lcd_driver_dp:datapath"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "s_100 lcd_driver_dp.vhd(104) " "VHDL Signal Declaration warning at lcd_driver_dp.vhd(104): used explicit default value for signal \"s_100\" because signal was never assigned a value" {  } { { "lcd/lcd_driver_dp.vhd" "" { Text "D:/2022-2/Laboratorio SD/Trabalho final/Data_path/lcd/lcd_driver_dp.vhd" 104 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1671216339574 "|Data_path|lcd_driver:lcd|lcd_driver_dp:datapath"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "s_1000 lcd_driver_dp.vhd(105) " "VHDL Signal Declaration warning at lcd_driver_dp.vhd(105): used explicit default value for signal \"s_1000\" because signal was never assigned a value" {  } { { "lcd/lcd_driver_dp.vhd" "" { Text "D:/2022-2/Laboratorio SD/Trabalho final/Data_path/lcd/lcd_driver_dp.vhd" 105 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1671216339574 "|Data_path|lcd_driver:lcd|lcd_driver_dp:datapath"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_15 lcd_driver:lcd\|lcd_driver_dp:datapath\|mux_15:mux15_obstaculo_q0 " "Elaborating entity \"mux_15\" for hierarchy \"lcd_driver:lcd\|lcd_driver_dp:datapath\|mux_15:mux15_obstaculo_q0\"" {  } { { "lcd/lcd_driver_dp.vhd" "mux15_obstaculo_q0" { Text "D:/2022-2/Laboratorio SD/Trabalho final/Data_path/lcd/lcd_driver_dp.vhd" 109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671216339576 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_2 lcd_driver:lcd\|lcd_driver_dp:datapath\|mux_2:mux2_q0 " "Elaborating entity \"mux_2\" for hierarchy \"lcd_driver:lcd\|lcd_driver_dp:datapath\|mux_2:mux2_q0\"" {  } { { "lcd/lcd_driver_dp.vhd" "mux2_q0" { Text "D:/2022-2/Laboratorio SD/Trabalho final/Data_path/lcd/lcd_driver_dp.vhd" 114 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671216339583 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cont_4 lcd_driver:lcd\|lcd_driver_dp:datapath\|cont_4:cont_pos " "Elaborating entity \"cont_4\" for hierarchy \"lcd_driver:lcd\|lcd_driver_dp:datapath\|cont_4:cont_pos\"" {  } { { "lcd/lcd_driver_dp.vhd" "cont_pos" { Text "D:/2022-2/Laboratorio SD/Trabalho final/Data_path/lcd/lcd_driver_dp.vhd" 124 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671216339587 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cont4_H cont_4.vhd(22) " "VHDL Process Statement warning at cont_4.vhd(22): signal \"cont4_H\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "lcd/cont_4.vhd" "" { Text "D:/2022-2/Laboratorio SD/Trabalho final/Data_path/lcd/cont_4.vhd" 22 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1671216339588 "|Data_path|lcd_driver:lcd|lcd_driver_dp:datapath|cont_4:cont_pos"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Contador_2_bits lcd_driver:lcd\|lcd_driver_dp:datapath\|Contador_2_bits:cont_obj " "Elaborating entity \"Contador_2_bits\" for hierarchy \"lcd_driver:lcd\|lcd_driver_dp:datapath\|Contador_2_bits:cont_obj\"" {  } { { "lcd/lcd_driver_dp.vhd" "cont_obj" { Text "D:/2022-2/Laboratorio SD/Trabalho final/Data_path/lcd/lcd_driver_dp.vhd" 131 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671216339590 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cont_10 lcd_driver:lcd\|lcd_driver_dp:datapath\|cont_10:timer " "Elaborating entity \"cont_10\" for hierarchy \"lcd_driver:lcd\|lcd_driver_dp:datapath\|cont_10:timer\"" {  } { { "lcd/lcd_driver_dp.vhd" "timer" { Text "D:/2022-2/Laboratorio SD/Trabalho final/Data_path/lcd/lcd_driver_dp.vhd" 142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671216339594 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cnt10_h cont_10.vhd(23) " "VHDL Process Statement warning at cont_10.vhd(23): signal \"cnt10_h\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "lcd/cont_10.vhd" "" { Text "D:/2022-2/Laboratorio SD/Trabalho final/Data_path/lcd/cont_10.vhd" 23 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1671216339594 "|Data_path|lcd_driver:lcd|lcd_driver_dp:datapath|cont_10:timer"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comp_10 lcd_driver:lcd\|lcd_driver_dp:datapath\|comp_10:comp_t2 " "Elaborating entity \"comp_10\" for hierarchy \"lcd_driver:lcd\|lcd_driver_dp:datapath\|comp_10:comp_t2\"" {  } { { "lcd/lcd_driver_dp.vhd" "comp_t2" { Text "D:/2022-2/Laboratorio SD/Trabalho final/Data_path/lcd/lcd_driver_dp.vhd" 147 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671216339596 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "div_freq_5000:div_freq_10kHz\|tmp " "Latch div_freq_5000:div_freq_10kHz\|tmp has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA div_freq_5000:div_freq_10kHz\|cnt\[0\] " "Ports D and ENA on the latch are fed by the same signal div_freq_5000:div_freq_10kHz\|cnt\[0\]" {  } { { "div_freq_5000.vhd" "" { Text "D:/2022-2/Laboratorio SD/Trabalho final/Data_path/div_freq_5000.vhd" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1671216340473 ""}  } { { "div_freq_5000.vhd" "" { Text "D:/2022-2/Laboratorio SD/Trabalho final/Data_path/div_freq_5000.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1671216340473 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "div_freq:divisor_freq\|tmp " "Latch div_freq:divisor_freq\|tmp has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA div_freq:divisor_freq\|cnt\[0\] " "Ports D and ENA on the latch are fed by the same signal div_freq:divisor_freq\|cnt\[0\]" {  } { { "div_freq.vhd" "" { Text "D:/2022-2/Laboratorio SD/Trabalho final/Data_path/div_freq.vhd" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1671216340473 ""}  } { { "div_freq.vhd" "" { Text "D:/2022-2/Laboratorio SD/Trabalho final/Data_path/div_freq.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1671216340473 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "reg_1bit:player_reg\|qi reg_1bit:player_reg\|qi~_emulated reg_1bit:player_reg\|qi~1 " "Register \"reg_1bit:player_reg\|qi\" is converted into an equivalent circuit using register \"reg_1bit:player_reg\|qi~_emulated\" and latch \"reg_1bit:player_reg\|qi~1\"" {  } { { "lcd/reg_1bit.vhd" "" { Text "D:/2022-2/Laboratorio SD/Trabalho final/Data_path/lcd/reg_1bit.vhd" 31 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1671216340476 "|Data_path|reg_1bit:player_reg|qi"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "reg_1bit:start_reg\|qi reg_1bit:start_reg\|qi~_emulated reg_1bit:start_reg\|qi~1 " "Register \"reg_1bit:start_reg\|qi\" is converted into an equivalent circuit using register \"reg_1bit:start_reg\|qi~_emulated\" and latch \"reg_1bit:start_reg\|qi~1\"" {  } { { "lcd/reg_1bit.vhd" "" { Text "D:/2022-2/Laboratorio SD/Trabalho final/Data_path/lcd/reg_1bit.vhd" 31 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1671216340476 "|Data_path|reg_1bit:start_reg|qi"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "reg_1bit:player_position\|qi reg_1bit:player_position\|qi~_emulated reg_1bit:player_position\|qi~1 " "Register \"reg_1bit:player_position\|qi\" is converted into an equivalent circuit using register \"reg_1bit:player_position\|qi~_emulated\" and latch \"reg_1bit:player_position\|qi~1\"" {  } { { "lcd/reg_1bit.vhd" "" { Text "D:/2022-2/Laboratorio SD/Trabalho final/Data_path/lcd/reg_1bit.vhd" 31 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1671216340476 "|Data_path|reg_1bit:player_position|qi"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Contador_7_bits:contador_moedas_1\|cnt\[0\] Contador_7_bits:contador_moedas_1\|cnt\[0\]~_emulated Contador_7_bits:contador_moedas_1\|cnt\[0\]~1 " "Register \"Contador_7_bits:contador_moedas_1\|cnt\[0\]\" is converted into an equivalent circuit using register \"Contador_7_bits:contador_moedas_1\|cnt\[0\]~_emulated\" and latch \"Contador_7_bits:contador_moedas_1\|cnt\[0\]~1\"" {  } { { "contador_7_bits.vhd" "" { Text "D:/2022-2/Laboratorio SD/Trabalho final/Data_path/contador_7_bits.vhd" 20 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1671216340476 "|Data_path|Contador_7_bits:contador_moedas_1|cnt[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Contador_7_bits:contador_moedas_2\|cnt\[0\] Contador_7_bits:contador_moedas_2\|cnt\[0\]~_emulated Contador_7_bits:contador_moedas_2\|cnt\[0\]~1 " "Register \"Contador_7_bits:contador_moedas_2\|cnt\[0\]\" is converted into an equivalent circuit using register \"Contador_7_bits:contador_moedas_2\|cnt\[0\]~_emulated\" and latch \"Contador_7_bits:contador_moedas_2\|cnt\[0\]~1\"" {  } { { "contador_7_bits.vhd" "" { Text "D:/2022-2/Laboratorio SD/Trabalho final/Data_path/contador_7_bits.vhd" 20 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1671216340476 "|Data_path|Contador_7_bits:contador_moedas_2|cnt[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Contador_7_bits:contador_moedas_1\|cnt\[1\] Contador_7_bits:contador_moedas_1\|cnt\[1\]~_emulated Contador_7_bits:contador_moedas_1\|cnt\[0\]~1 " "Register \"Contador_7_bits:contador_moedas_1\|cnt\[1\]\" is converted into an equivalent circuit using register \"Contador_7_bits:contador_moedas_1\|cnt\[1\]~_emulated\" and latch \"Contador_7_bits:contador_moedas_1\|cnt\[0\]~1\"" {  } { { "contador_7_bits.vhd" "" { Text "D:/2022-2/Laboratorio SD/Trabalho final/Data_path/contador_7_bits.vhd" 20 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1671216340476 "|Data_path|Contador_7_bits:contador_moedas_1|cnt[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Contador_7_bits:contador_moedas_2\|cnt\[1\] Contador_7_bits:contador_moedas_2\|cnt\[1\]~_emulated Contador_7_bits:contador_moedas_2\|cnt\[0\]~1 " "Register \"Contador_7_bits:contador_moedas_2\|cnt\[1\]\" is converted into an equivalent circuit using register \"Contador_7_bits:contador_moedas_2\|cnt\[1\]~_emulated\" and latch \"Contador_7_bits:contador_moedas_2\|cnt\[0\]~1\"" {  } { { "contador_7_bits.vhd" "" { Text "D:/2022-2/Laboratorio SD/Trabalho final/Data_path/contador_7_bits.vhd" 20 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1671216340476 "|Data_path|Contador_7_bits:contador_moedas_2|cnt[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Contador_7_bits:contador_moedas_1\|cnt\[5\] Contador_7_bits:contador_moedas_1\|cnt\[5\]~_emulated Contador_7_bits:contador_moedas_1\|cnt\[0\]~1 " "Register \"Contador_7_bits:contador_moedas_1\|cnt\[5\]\" is converted into an equivalent circuit using register \"Contador_7_bits:contador_moedas_1\|cnt\[5\]~_emulated\" and latch \"Contador_7_bits:contador_moedas_1\|cnt\[0\]~1\"" {  } { { "contador_7_bits.vhd" "" { Text "D:/2022-2/Laboratorio SD/Trabalho final/Data_path/contador_7_bits.vhd" 20 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1671216340476 "|Data_path|Contador_7_bits:contador_moedas_1|cnt[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Contador_7_bits:contador_moedas_2\|cnt\[5\] Contador_7_bits:contador_moedas_2\|cnt\[5\]~_emulated Contador_7_bits:contador_moedas_2\|cnt\[0\]~1 " "Register \"Contador_7_bits:contador_moedas_2\|cnt\[5\]\" is converted into an equivalent circuit using register \"Contador_7_bits:contador_moedas_2\|cnt\[5\]~_emulated\" and latch \"Contador_7_bits:contador_moedas_2\|cnt\[0\]~1\"" {  } { { "contador_7_bits.vhd" "" { Text "D:/2022-2/Laboratorio SD/Trabalho final/Data_path/contador_7_bits.vhd" 20 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1671216340476 "|Data_path|Contador_7_bits:contador_moedas_2|cnt[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Contador_7_bits:contador_moedas_1\|cnt\[6\] Contador_7_bits:contador_moedas_1\|cnt\[6\]~_emulated Contador_7_bits:contador_moedas_1\|cnt\[0\]~1 " "Register \"Contador_7_bits:contador_moedas_1\|cnt\[6\]\" is converted into an equivalent circuit using register \"Contador_7_bits:contador_moedas_1\|cnt\[6\]~_emulated\" and latch \"Contador_7_bits:contador_moedas_1\|cnt\[0\]~1\"" {  } { { "contador_7_bits.vhd" "" { Text "D:/2022-2/Laboratorio SD/Trabalho final/Data_path/contador_7_bits.vhd" 20 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1671216340476 "|Data_path|Contador_7_bits:contador_moedas_1|cnt[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Contador_7_bits:contador_moedas_2\|cnt\[6\] Contador_7_bits:contador_moedas_2\|cnt\[6\]~_emulated Contador_7_bits:contador_moedas_2\|cnt\[0\]~1 " "Register \"Contador_7_bits:contador_moedas_2\|cnt\[6\]\" is converted into an equivalent circuit using register \"Contador_7_bits:contador_moedas_2\|cnt\[6\]~_emulated\" and latch \"Contador_7_bits:contador_moedas_2\|cnt\[0\]~1\"" {  } { { "contador_7_bits.vhd" "" { Text "D:/2022-2/Laboratorio SD/Trabalho final/Data_path/contador_7_bits.vhd" 20 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1671216340476 "|Data_path|Contador_7_bits:contador_moedas_2|cnt[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "lcd_driver:lcd\|lcd_driver_dp:datapath\|reg_1bit:reg_linha\|qi lcd_driver:lcd\|lcd_driver_dp:datapath\|reg_1bit:reg_linha\|qi~_emulated lcd_driver:lcd\|lcd_driver_dp:datapath\|reg_1bit:reg_linha\|qi~1 " "Register \"lcd_driver:lcd\|lcd_driver_dp:datapath\|reg_1bit:reg_linha\|qi\" is converted into an equivalent circuit using register \"lcd_driver:lcd\|lcd_driver_dp:datapath\|reg_1bit:reg_linha\|qi~_emulated\" and latch \"lcd_driver:lcd\|lcd_driver_dp:datapath\|reg_1bit:reg_linha\|qi~1\"" {  } { { "lcd/reg_1bit.vhd" "" { Text "D:/2022-2/Laboratorio SD/Trabalho final/Data_path/lcd/reg_1bit.vhd" 31 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1671216340476 "|Data_path|lcd_driver:lcd|lcd_driver_dp:datapath|reg_1bit:reg_linha|qi"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Quartus II" 0 -1 1671216340476 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1671216340775 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1671216341433 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1671216341433 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dt_rmv_moeda " "No output dependent on input pin \"dt_rmv_moeda\"" {  } { { "Data_path.vhd" "" { Text "D:/2022-2/Laboratorio SD/Trabalho final/Data_path/Data_path.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1671216341571 "|Data_path|dt_rmv_moeda"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dt_rmv_obst " "No output dependent on input pin \"dt_rmv_obst\"" {  } { { "Data_path.vhd" "" { Text "D:/2022-2/Laboratorio SD/Trabalho final/Data_path/Data_path.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1671216341571 "|Data_path|dt_rmv_obst"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1671216341571 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "384 " "Implemented 384 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "18 " "Implemented 18 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1671216341571 ""} { "Info" "ICUT_CUT_TM_OPINS" "21 " "Implemented 21 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1671216341571 ""} { "Info" "ICUT_CUT_TM_LCELLS" "345 " "Implemented 345 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1671216341571 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1671216341571 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 55 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 55 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4684 " "Peak virtual memory: 4684 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1671216341638 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 16 15:45:41 2022 " "Processing ended: Fri Dec 16 15:45:41 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1671216341638 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1671216341638 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1671216341638 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1671216341638 ""}
