#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Sat Oct 22 11:52:30 2022
# Process ID: 7496
# Current directory: C:/Users/Winter/Desktop/vivado/Homework/Week7/Drink_machine
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent22808 C:\Users\Winter\Desktop\vivado\Homework\Week7\Drink_machine\Drink_machine.xpr
# Log file: C:/Users/Winter/Desktop/vivado/Homework/Week7/Drink_machine/vivado.log
# Journal file: C:/Users/Winter/Desktop/vivado/Homework/Week7/Drink_machine\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/Winter/Desktop/vivado/Homework/Week7/Drink_machine/Drink_machine.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Software/Xilinx/Vivado/2019.1/data/ip'.
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Sat Oct 22 11:52:48 2022] Launched synth_1...
Run output will be captured here: C:/Users/Winter/Desktop/vivado/Homework/Week7/Drink_machine/Drink_machine.runs/synth_1/runme.log
[Sat Oct 22 11:52:48 2022] Launched impl_1...
Run output will be captured here: C:/Users/Winter/Desktop/vivado/Homework/Week7/Drink_machine/Drink_machine.runs/impl_1/runme.log
reset_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Sat Oct 22 11:53:27 2022] Launched impl_1...
Run output will be captured here: C:/Users/Winter/Desktop/vivado/Homework/Week7/Drink_machine/Drink_machine.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2019.1
  **** Build date : May 24 2019 at 15:13:31
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183ACAB2FA
set_property PROGRAM.FILE {C:/Users/Winter/Desktop/vivado/Homework/Week7/Drink_machine/Drink_machine.runs/impl_1/Drink_machine_top.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/Winter/Desktop/vivado/Homework/Week7/Drink_machine/Drink_machine.runs/impl_1/Drink_machine_top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/Winter/Desktop/vivado/Homework/Week7/Drink_machine/Drink_machine.runs/impl_1/Drink_machine_top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a35tcpg236-1
Top: Drink_machine_top
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2372.867 ; gain = 177.781
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Drink_machine_top' [C:/Users/Winter/Desktop/vivado/Homework/Week7/Code/Drink_machine_top.v:1]
INFO: [Synth 8-6157] synthesizing module 'Clk_div' [C:/Users/Winter/Desktop/vivado/Homework/Week7/Code/Clk_div.v:1]
	Parameter N bound to: 99999999 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Clk_div' (1#1) [C:/Users/Winter/Desktop/vivado/Homework/Week7/Code/Clk_div.v:1]
WARNING: [Synth 8-7023] instance 'U1' of module 'Clk_div' has 4 connections declared, but only 3 given [C:/Users/Winter/Desktop/vivado/Homework/Week7/Code/Drink_machine_top.v:17]
INFO: [Synth 8-6157] synthesizing module 'Key_dejitter' [C:/Users/Winter/Desktop/vivado/Homework/Week7/Code/Key_dejitter.v:1]
INFO: [Synth 8-6155] done synthesizing module 'Key_dejitter' (2#1) [C:/Users/Winter/Desktop/vivado/Homework/Week7/Code/Key_dejitter.v:1]
INFO: [Synth 8-6157] synthesizing module 'Drink_machine' [C:/Users/Winter/Desktop/vivado/Homework/Week7/Code/Drink_machine.v:1]
	Parameter no_input bound to: 2'b00 
	Parameter fifty_cents bound to: 2'b01 
	Parameter one_yuan bound to: 2'b10 
	Parameter S0 bound to: 3'b000 
	Parameter S1 bound to: 3'b010 
	Parameter S2 bound to: 3'b011 
	Parameter S3 bound to: 3'b001 
	Parameter S4 bound to: 3'b100 
	Parameter Do_nothing bound to: 2'b00 
	Parameter Only_drink bound to: 2'b10 
	Parameter Drink_and_change bound to: 2'b11 
INFO: [Synth 8-6155] done synthesizing module 'Drink_machine' (3#1) [C:/Users/Winter/Desktop/vivado/Homework/Week7/Code/Drink_machine.v:1]
INFO: [Synth 8-6157] synthesizing module 'x7seg' [C:/Users/Winter/Desktop/vivado/Homework/Week7/Code/x7seg.v:1]
	Parameter S0 bound to: 3'b000 
	Parameter S1 bound to: 3'b010 
	Parameter S2 bound to: 3'b011 
	Parameter S3 bound to: 3'b001 
	Parameter S4 bound to: 3'b100 
INFO: [Synth 8-226] default block is never used [C:/Users/Winter/Desktop/vivado/Homework/Week7/Code/x7seg.v:36]
INFO: [Synth 8-6155] done synthesizing module 'x7seg' (4#1) [C:/Users/Winter/Desktop/vivado/Homework/Week7/Code/x7seg.v:1]
INFO: [Synth 8-6155] done synthesizing module 'Drink_machine_top' (5#1) [C:/Users/Winter/Desktop/vivado/Homework/Week7/Code/Drink_machine_top.v:1]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2406.668 ; gain = 211.582
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2426.574 ; gain = 231.488
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2426.574 ; gain = 231.488
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-141] Inserted 3 OBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Winter/Desktop/vivado/Homework/Week7/Code/Drink_machine_ctr.xdc]
CRITICAL WARNING: [Vivado 12-1411] Cannot set LOC property of ports, Terminal Rst_async_n cannot be placed on R2 (IOB_X1Y48) because the pad is already occupied by terminal led[2] possibly due to user constraint [C:/Users/Winter/Desktop/vivado/Homework/Week7/Code/Drink_machine_ctr.xdc:8]
CRITICAL WARNING: [Vivado 12-1411] Cannot set LOC property of ports, Terminal Button[1] cannot be placed on T18 (IOB_X0Y15) because the pad is already occupied by terminal led[1] possibly due to user constraint [C:/Users/Winter/Desktop/vivado/Homework/Week7/Code/Drink_machine_ctr.xdc:11]
CRITICAL WARNING: [Vivado 12-1411] Cannot set LOC property of ports, Terminal Button[0] cannot be placed on W19 (IOB_X0Y17) because the pad is already occupied by terminal led[0] possibly due to user constraint [C:/Users/Winter/Desktop/vivado/Homework/Week7/Code/Drink_machine_ctr.xdc:14]
Finished Parsing XDC File [C:/Users/Winter/Desktop/vivado/Homework/Week7/Code/Drink_machine_ctr.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-140] Inserted 3 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2547.285 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 2624.965 ; gain = 429.879
17 Infos, 1 Warnings, 3 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 2624.965 ; gain = 655.031
open_run impl_1
INFO: [Netlist 29-17] Analyzing 11 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.028 . Memory (MB): peak = 3163.406 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.028 . Memory (MB): peak = 3163.406 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3163.406 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 3237.410 ; gain = 612.445
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
report_utilization -name utilization_1
close_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Sat Oct 22 12:36:20 2022] Launched synth_1...
Run output will be captured here: C:/Users/Winter/Desktop/vivado/Homework/Week7/Drink_machine/Drink_machine.runs/synth_1/runme.log
[Sat Oct 22 12:36:20 2022] Launched impl_1...
Run output will be captured here: C:/Users/Winter/Desktop/vivado/Homework/Week7/Drink_machine/Drink_machine.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/Winter/Desktop/vivado/Homework/Week7/Drink_machine/Drink_machine.runs/impl_1/Drink_machine_top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Sat Oct 22 12:41:16 2022] Launched synth_1...
Run output will be captured here: C:/Users/Winter/Desktop/vivado/Homework/Week7/Drink_machine/Drink_machine.runs/synth_1/runme.log
[Sat Oct 22 12:41:16 2022] Launched impl_1...
Run output will be captured here: C:/Users/Winter/Desktop/vivado/Homework/Week7/Drink_machine/Drink_machine.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/Winter/Desktop/vivado/Homework/Week7/Drink_machine/Drink_machine.runs/impl_1/Drink_machine_top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a35tcpg236-1
INFO: [Netlist 29-17] Analyzing 11 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/Winter/Desktop/vivado/Homework/Week7/Code/Drink_machine_ctr.xdc]
Finished Parsing XDC File [C:/Users/Winter/Desktop/vivado/Homework/Week7/Code/Drink_machine_ctr.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3300.039 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

current_design rtl_1
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 3300.039 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Drink_machine_top' [C:/Users/Winter/Desktop/vivado/Homework/Week7/Code/Drink_machine_top.v:1]
INFO: [Synth 8-6157] synthesizing module 'Clk_div' [C:/Users/Winter/Desktop/vivado/Homework/Week7/Code/Clk_div.v:1]
	Parameter N bound to: 99999999 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Clk_div' (1#1) [C:/Users/Winter/Desktop/vivado/Homework/Week7/Code/Clk_div.v:1]
INFO: [Synth 8-6157] synthesizing module 'Key_dejitter' [C:/Users/Winter/Desktop/vivado/Homework/Week7/Code/Key_dejitter.v:1]
INFO: [Synth 8-6155] done synthesizing module 'Key_dejitter' (2#1) [C:/Users/Winter/Desktop/vivado/Homework/Week7/Code/Key_dejitter.v:1]
INFO: [Synth 8-6157] synthesizing module 'Drink_machine' [C:/Users/Winter/Desktop/vivado/Homework/Week7/Code/Drink_machine.v:1]
	Parameter no_input bound to: 2'b00 
	Parameter fifty_cents bound to: 2'b01 
	Parameter one_yuan bound to: 2'b10 
	Parameter S0 bound to: 3'b000 
	Parameter S1 bound to: 3'b010 
	Parameter S2 bound to: 3'b011 
	Parameter S3 bound to: 3'b001 
	Parameter S4 bound to: 3'b100 
	Parameter Do_nothing bound to: 2'b00 
	Parameter Only_drink bound to: 2'b10 
	Parameter Drink_and_change bound to: 2'b11 
INFO: [Synth 8-6155] done synthesizing module 'Drink_machine' (3#1) [C:/Users/Winter/Desktop/vivado/Homework/Week7/Code/Drink_machine.v:1]
INFO: [Synth 8-6157] synthesizing module 'x7seg' [C:/Users/Winter/Desktop/vivado/Homework/Week7/Code/x7seg.v:1]
	Parameter S0 bound to: 3'b000 
	Parameter S1 bound to: 3'b010 
	Parameter S2 bound to: 3'b011 
	Parameter S3 bound to: 3'b001 
	Parameter S4 bound to: 3'b100 
INFO: [Synth 8-226] default block is never used [C:/Users/Winter/Desktop/vivado/Homework/Week7/Code/x7seg.v:36]
INFO: [Synth 8-6155] done synthesizing module 'x7seg' (4#1) [C:/Users/Winter/Desktop/vivado/Homework/Week7/Code/x7seg.v:1]
INFO: [Synth 8-6155] done synthesizing module 'Drink_machine_top' (5#1) [C:/Users/Winter/Desktop/vivado/Homework/Week7/Code/Drink_machine_top.v:1]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 3327.473 ; gain = 27.434
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 3351.344 ; gain = 51.305
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 3351.344 ; gain = 51.305
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-141] Inserted 3 OBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Winter/Desktop/vivado/Homework/Week7/Code/Drink_machine_ctr.xdc]
CRITICAL WARNING: [Vivado 12-1411] Cannot set LOC property of ports, Terminal Rst_async_n cannot be placed on R2 (IOB_X1Y48) because the pad is already occupied by terminal led[2] possibly due to user constraint [C:/Users/Winter/Desktop/vivado/Homework/Week7/Code/Drink_machine_ctr.xdc:8]
CRITICAL WARNING: [Vivado 12-1411] Cannot set LOC property of ports, Terminal Button[1] cannot be placed on T18 (IOB_X0Y15) because the pad is already occupied by terminal led[1] possibly due to user constraint [C:/Users/Winter/Desktop/vivado/Homework/Week7/Code/Drink_machine_ctr.xdc:11]
CRITICAL WARNING: [Vivado 12-1411] Cannot set LOC property of ports, Terminal Button[0] cannot be placed on W19 (IOB_X0Y17) because the pad is already occupied by terminal led[0] possibly due to user constraint [C:/Users/Winter/Desktop/vivado/Homework/Week7/Code/Drink_machine_ctr.xdc:14]
Finished Parsing XDC File [C:/Users/Winter/Desktop/vivado/Homework/Week7/Code/Drink_machine_ctr.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-140] Inserted 3 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
close_design
close_design
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a35tcpg236-1
Top: Drink_machine_top
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 3627.934 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Drink_machine_top' [C:/Users/Winter/Desktop/vivado/Homework/Week7/Code/Drink_machine_top.v:1]
INFO: [Synth 8-6157] synthesizing module 'Clk_div' [C:/Users/Winter/Desktop/vivado/Homework/Week7/Code/Clk_div.v:1]
	Parameter N bound to: 99999999 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Clk_div' (1#1) [C:/Users/Winter/Desktop/vivado/Homework/Week7/Code/Clk_div.v:1]
INFO: [Synth 8-6157] synthesizing module 'Key_dejitter' [C:/Users/Winter/Desktop/vivado/Homework/Week7/Code/Key_dejitter.v:1]
INFO: [Synth 8-6155] done synthesizing module 'Key_dejitter' (2#1) [C:/Users/Winter/Desktop/vivado/Homework/Week7/Code/Key_dejitter.v:1]
INFO: [Synth 8-6157] synthesizing module 'Drink_machine' [C:/Users/Winter/Desktop/vivado/Homework/Week7/Code/Drink_machine.v:1]
	Parameter no_input bound to: 2'b00 
	Parameter fifty_cents bound to: 2'b01 
	Parameter one_yuan bound to: 2'b10 
	Parameter S0 bound to: 3'b000 
	Parameter S1 bound to: 3'b010 
	Parameter S2 bound to: 3'b011 
	Parameter S3 bound to: 3'b001 
	Parameter S4 bound to: 3'b100 
	Parameter Do_nothing bound to: 2'b00 
	Parameter Only_drink bound to: 2'b10 
	Parameter Drink_and_change bound to: 2'b11 
INFO: [Synth 8-6155] done synthesizing module 'Drink_machine' (3#1) [C:/Users/Winter/Desktop/vivado/Homework/Week7/Code/Drink_machine.v:1]
INFO: [Synth 8-6157] synthesizing module 'x7seg' [C:/Users/Winter/Desktop/vivado/Homework/Week7/Code/x7seg.v:1]
	Parameter S0 bound to: 3'b000 
	Parameter S1 bound to: 3'b010 
	Parameter S2 bound to: 3'b011 
	Parameter S3 bound to: 3'b001 
	Parameter S4 bound to: 3'b100 
INFO: [Synth 8-226] default block is never used [C:/Users/Winter/Desktop/vivado/Homework/Week7/Code/x7seg.v:36]
INFO: [Synth 8-6155] done synthesizing module 'x7seg' (4#1) [C:/Users/Winter/Desktop/vivado/Homework/Week7/Code/x7seg.v:1]
INFO: [Synth 8-6155] done synthesizing module 'Drink_machine_top' (5#1) [C:/Users/Winter/Desktop/vivado/Homework/Week7/Code/Drink_machine_top.v:1]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 3627.934 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 3627.934 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 3627.934 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-141] Inserted 3 OBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Winter/Desktop/vivado/Homework/Week7/Code/Drink_machine_ctr.xdc]
CRITICAL WARNING: [Vivado 12-1411] Cannot set LOC property of ports, Terminal Rst_async_n cannot be placed on R2 (IOB_X1Y48) because the pad is already occupied by terminal led[2] possibly due to user constraint [C:/Users/Winter/Desktop/vivado/Homework/Week7/Code/Drink_machine_ctr.xdc:8]
CRITICAL WARNING: [Vivado 12-1411] Cannot set LOC property of ports, Terminal Button[1] cannot be placed on T18 (IOB_X0Y15) because the pad is already occupied by terminal led[1] possibly due to user constraint [C:/Users/Winter/Desktop/vivado/Homework/Week7/Code/Drink_machine_ctr.xdc:11]
CRITICAL WARNING: [Vivado 12-1411] Cannot set LOC property of ports, Terminal Button[0] cannot be placed on W19 (IOB_X0Y17) because the pad is already occupied by terminal led[0] possibly due to user constraint [C:/Users/Winter/Desktop/vivado/Homework/Week7/Code/Drink_machine_ctr.xdc:14]
Finished Parsing XDC File [C:/Users/Winter/Desktop/vivado/Homework/Week7/Code/Drink_machine_ctr.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-140] Inserted 3 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3627.934 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 3627.934 ; gain = 0.000
16 Infos, 0 Warnings, 3 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Sat Oct 22 12:51:12 2022] Launched synth_1...
Run output will be captured here: C:/Users/Winter/Desktop/vivado/Homework/Week7/Drink_machine/Drink_machine.runs/synth_1/runme.log
[Sat Oct 22 12:51:12 2022] Launched impl_1...
Run output will be captured here: C:/Users/Winter/Desktop/vivado/Homework/Week7/Drink_machine/Drink_machine.runs/impl_1/runme.log
open_run impl_1
INFO: [Netlist 29-17] Analyzing 11 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.025 . Memory (MB): peak = 3627.934 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.025 . Memory (MB): peak = 3627.934 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3627.934 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
report_utilization -name utilization_1
current_design rtl_1
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a35tcpg236-1
INFO: [Netlist 29-17] Analyzing 11 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/Winter/Desktop/vivado/Homework/Week7/Code/Drink_machine_ctr.xdc]
Finished Parsing XDC File [C:/Users/Winter/Desktop/vivado/Homework/Week7/Code/Drink_machine_ctr.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3832.160 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

report_utilization -name utilization_1
exit
INFO: [Common 17-206] Exiting Vivado at Sat Oct 22 13:11:17 2022...
