var RET_CONTROL_GLITCH_com0cmnlogiccmn_suswellI_MUX_ret_sleep_en_hOUT = [['com0/cmnlane/cl_fuse_retention_flop', 'com0/cmnlogic/cmn_suswell/o_ret_sleep_en_h']] ;
var RET_CONTROL_GLITCH_com0cmnlogiccmn_suswellI_MUX_ret_sleep_en_hOUT_TracePath = [[1, 'com0/cmnlogic/cmn_suswell/I_MUX_ret_sleep_en_h/SEL', 'MUX'], [2, 'com0/cmnlogic/cmn_suswell/i_dfx_fscan_mode', 'input pin'], [3, 'com0/cmnlogic/cmn_vnnaonwell/o_dfx_fscan_mode_prot', 'output pin'], [4, 'com0/cmnlogic/cmn_vnnaonwell/bi_scan_disable/o_dfx_fscan_mode_prot', 'output pin'], [5, 'com0/cmnlogic/cmn_vnnaonwell/bi_scan_disable/dfx_fscan_mode_bi_prot/o', 'output pin'], [6, 'com0/cmnlogic/cmn_vnnaonwell/bi_scan_disable/dfx_fscan_mode_bi_prot/ctech_lib_clk_and_inst/clkout', 'output pin'], [7, 'com0/cmnlogic/cmn_vnnaonwell/bi_scan_disable/dfx_fscan_mode_bi_prot/ctech_lib_clk_and_inst/ctech_lib_clk_and_dcszo2/clkout', 'output pin'], [8, 'com0/cmnlogic/cmn_vnnaonwell/bi_scan_disable/dfx_fscan_mode_bi_prot/ctech_lib_clk_and_inst/ctech_lib_clk_and_dcszo2/ctech_lib_clk_inv_dcszo1/clkout', 'INVERTER'], [9, 'com0/cmnlogic/cmn_vnnaonwell/bi_scan_disable/dfx_fscan_mode_bi_prot/ctech_lib_clk_and_inst/ctech_lib_clk_and_dcszo1/clkout', 'output pin'], [10, 'com0/cmnlogic/cmn_vnnaonwell/bi_scan_disable/dfx_fscan_mode_bi_prot/ctech_lib_clk_and_inst/ctech_lib_clk_and_dcszo1/ctech_lib_clk_nand_dcszo1/clkout', 'NAND'], [11, 'com0/cmnlogic/cmn_vnnaonwell/bi_scan_disable/I_BNOT_dfx_bi_mode_b/OUT', 'BITWISE_NOT'], [12, 'com0/cmnlogic/cmn_vnnaonwell/bi_scan_disable/I_OR_dfx_bi_mode/OUT', 'BITWISE_OR'], [13, 'com0/cmnlogic/cmn_vnnaonwell/bi_scan_disable/I_AND_N_13/OUT', 'BITWISE_AND'], [14, 'com0/cmnlogic/cmn_vnnaonwell/bi_scan_disable/I_BNOT_N_12/OUT', 'BITWISE_NOT'], [15, 'com0/cmnlogic/i_cmn_dfx_ug/o_enable_scan_isolation', 'output pin'], [16, 'com0/cmnlogic/i_cmn_dfx_ug/cmn_dfxmaster_sus/o_enable_scan_isolation', 'output pin'], [17, 'com0/cmnlogic/i_cmn_dfx_ug/cmn_dfxmaster_sus/tap_sus_cfg_datareg/pdataout[28]', 'output pin'], [18, 'com0/cmnlogic/i_cmn_dfx_ug/cmn_dfxmaster_sus/tap_sus_cfg_datareg/pdataout/Q[28]', 'SEQ_FF']] ;
var RET_CONTROL_GLITCH_lane_0pcs_acu_glueacu_top0acu_suswell_top0acu_suswell_pwrctrl0I_MUX_os_dig_retention_en_hOUT = [['lane_0/datablock/dl_retention_flop', 'lane_0/pcs_acu_glue/acu_top0/os_vccdg_retention_en_h']] ;
var RET_CONTROL_GLITCH_lane_0pcs_acu_glueacu_top0acu_suswell_top0acu_suswell_pwrctrl0I_MUX_os_dig_retention_en_hOUT_TracePath = [[1, 'lane_0/pcs_acu_glue/acu_top0/acu_suswell_top0/acu_suswell_pwrctrl0/I_MUX_os_dig_retention_en_h/SEL', 'MUX'], [2, 'lane_0/pcs_acu_glue/acu_top0/acu_suswell_top0/acu_suswell_pwrctrl0/ig_dfx_fscan_mode', 'input pin'], [3, 'lane_0/pcs_acu_glue/acu_top0/acu_suswell_top0/ig_dfx_fscan_mode', 'input pin'], [4, 'lane_0/pcs_acu_glue/acu_top0/ig_dfx_fscan_mode', 'input pin'], [5, 'lane_0/pcs_acu_glue/id_dfx_fscan_mode', 'input pin'], [6, 'lane_0/i_abutdfx_fscan_mode', 'input pin'], [7, 'lane_1/o_abutdfx_fscan_mode', 'output pin'], [8, 'lane_1/pcs_acu_glue/og_dfx_fscan_mode', 'output pin'], [9, 'lane_1/pcs_acu_glue/acu_top0/og_dfx_fscan_mode', 'output pin'], [10, 'lane_1/pcs_acu_glue/acu_top0/acu_gaonwell_top0/og_dfx_fscan_mode', 'output pin'], [11, 'lane_2/o_abutdfx_fscan_mode', 'output pin'], [12, 'lane_2/pcs_acu_glue/og_dfx_fscan_mode', 'output pin'], [13, 'lane_2/pcs_acu_glue/acu_top0/og_dfx_fscan_mode', 'output pin'], [14, 'lane_2/pcs_acu_glue/acu_top0/acu_gaonwell_top0/og_dfx_fscan_mode', 'output pin'], [15, 'lane_3/o_abutdfx_fscan_mode', 'output pin'], [16, 'lane_3/pcs_acu_glue/og_dfx_fscan_mode', 'output pin'], [17, 'lane_3/pcs_acu_glue/acu_top0/og_dfx_fscan_mode', 'output pin'], [18, 'lane_3/pcs_acu_glue/acu_top0/acu_gaonwell_top0/og_dfx_fscan_mode', 'output pin'], [19, 'lane_4/o_abutdfx_fscan_mode', 'output pin'], [20, 'lane_4/pcs_acu_glue/og_dfx_fscan_mode', 'output pin'], [21, 'lane_4/pcs_acu_glue/acu_top0/og_dfx_fscan_mode', 'output pin'], [22, 'lane_4/pcs_acu_glue/acu_top0/acu_gaonwell_top0/og_dfx_fscan_mode', 'output pin'], [23, 'lane_5/o_abutdfx_fscan_mode', 'output pin'], [24, 'lane_5/pcs_acu_glue/og_dfx_fscan_mode', 'output pin'], [25, 'lane_5/pcs_acu_glue/acu_top0/og_dfx_fscan_mode', 'output pin'], [26, 'lane_5/pcs_acu_glue/acu_top0/acu_gaonwell_top0/og_dfx_fscan_mode', 'output pin'], [27, 'lane_6/o_abutdfx_fscan_mode', 'output pin'], [28, 'lane_6/pcs_acu_glue/og_dfx_fscan_mode', 'output pin'], [29, 'lane_6/pcs_acu_glue/acu_top0/og_dfx_fscan_mode', 'output pin'], [30, 'lane_6/pcs_acu_glue/acu_top0/acu_gaonwell_top0/og_dfx_fscan_mode', 'output pin'], [31, 'lane_7/o_abutdfx_fscan_mode', 'output pin'], [32, 'lane_7/pcs_acu_glue/og_dfx_fscan_mode', 'output pin'], [33, 'lane_7/pcs_acu_glue/acu_top0/og_dfx_fscan_mode', 'output pin'], [34, 'lane_7/pcs_acu_glue/acu_top0/acu_gaonwell_top0/og_dfx_fscan_mode', 'output pin'], [35, 'com0/od_abut_left_dfx_fscan_mode', 'output pin'], [36, 'com0/cmnlogic/og_abut_left_dfx_fscan_mode', 'output pin'], [37, 'com0/cmnlogic/i_cpc_cmn_left_abut/od_abut_left_dfx_fscan_mode', 'output pin'], [38, 'com0/cmnlogic/i_cpc_cmn_aongated_outputs/og_abut_left_dfx_fscan_mode', 'output pin'], [39, 'com0/cmnlogic/i_cpc_cmn_aongated_outputs/I_AND__ASN_322/OUT', 'BITWISE_AND'], [40, 'com0/cmnlogic/i_cpc_cmn_aongated_outputs/I_BNOT_N_26/OUT', 'BITWISE_NOT'], [41, 'com0/cmnlogic/i_cmn_dfx_ug/burnin_enable_sus', 'output pin'], [42, 'com0/cmnlogic/i_cmn_dfx_ug/cmn_dfxmaster_sus/burnin_enable_sus', 'output pin'], [43, 'com0/cmnlogic/i_cmn_dfx_ug/cmn_dfxmaster_sus/tap_sus_cfg_datareg/pdataout[27]', 'output pin'], [44, 'com0/cmnlogic/i_cmn_dfx_ug/cmn_dfxmaster_sus/tap_sus_cfg_datareg/pdataout/Q[27]', 'SEQ_FF']] ;
var RET_CONTROL_GLITCH_lane_0pcs_acu_gluecpc_pcs_mg_wrapperpcscpc_pcs_base0cpc_pcs_suswelltop0I_MUX_o_retention_en_pclkOUT = [['lane_0/datablock/dl_retention_flop_pclk', 'lane_0/pcs_acu_glue/cpc_pcs_mg_wrapper/pcs/cpc_pcs_base0/cpc_pcs_suswelltop0/o_retention_en_pclk']] ;
var RET_CONTROL_GLITCH_lane_0pcs_acu_gluecpc_pcs_mg_wrapperpcscpc_pcs_base0cpc_pcs_suswelltop0I_MUX_o_retention_en_pclkOUT_TracePath = [[1, 'lane_0/pcs_acu_glue/cpc_pcs_mg_wrapper/pcs/cpc_pcs_base0/cpc_pcs_suswelltop0/I_MUX_o_retention_en_pclk/SEL', 'MUX'], [2, 'lane_0/pcs_acu_glue/cpc_pcs_mg_wrapper/pcs/cpc_pcs_base0/cpc_pcs_suswelltop0/i_dfx_fscan_mode', 'input pin'], [3, 'lane_0/pcs_acu_glue/cpc_pcs_mg_wrapper/pcs/cpc_pcs_base0/cpc_pcs_aonwelltop0/o_dfx_fscan_mode_aon', 'output pin'], [4, 'lane_0/pcs_acu_glue/cpc_pcs_mg_wrapper/pcs/cpc_pcs_base0/i_dfx_fscan_mode', 'input pin'], [5, 'lane_0/pcs_acu_glue/cpc_pcs_mg_wrapper/pcs/i_dfx_fscan_mode', 'input pin'], [6, 'lane_0/pcs_acu_glue/cpc_pcs_mg_wrapper/is_dfx_fscan_mode', 'input pin'], [7, 'lane_0/pcs_acu_glue/id_dfx_fscan_mode', 'input pin'], [8, 'lane_0/i_abutdfx_fscan_mode', 'input pin'], [9, 'lane_1/o_abutdfx_fscan_mode', 'output pin'], [10, 'lane_1/pcs_acu_glue/og_dfx_fscan_mode', 'output pin'], [11, 'lane_1/pcs_acu_glue/acu_top0/og_dfx_fscan_mode', 'output pin'], [12, 'lane_1/pcs_acu_glue/acu_top0/acu_gaonwell_top0/og_dfx_fscan_mode', 'output pin'], [13, 'lane_2/o_abutdfx_fscan_mode', 'output pin'], [14, 'lane_2/pcs_acu_glue/og_dfx_fscan_mode', 'output pin'], [15, 'lane_2/pcs_acu_glue/acu_top0/og_dfx_fscan_mode', 'output pin'], [16, 'lane_2/pcs_acu_glue/acu_top0/acu_gaonwell_top0/og_dfx_fscan_mode', 'output pin'], [17, 'lane_3/o_abutdfx_fscan_mode', 'output pin'], [18, 'lane_3/pcs_acu_glue/og_dfx_fscan_mode', 'output pin'], [19, 'lane_3/pcs_acu_glue/acu_top0/og_dfx_fscan_mode', 'output pin'], [20, 'lane_3/pcs_acu_glue/acu_top0/acu_gaonwell_top0/og_dfx_fscan_mode', 'output pin'], [21, 'lane_4/o_abutdfx_fscan_mode', 'output pin'], [22, 'lane_4/pcs_acu_glue/og_dfx_fscan_mode', 'output pin'], [23, 'lane_4/pcs_acu_glue/acu_top0/og_dfx_fscan_mode', 'output pin'], [24, 'lane_4/pcs_acu_glue/acu_top0/acu_gaonwell_top0/og_dfx_fscan_mode', 'output pin'], [25, 'lane_5/o_abutdfx_fscan_mode', 'output pin'], [26, 'lane_5/pcs_acu_glue/og_dfx_fscan_mode', 'output pin'], [27, 'lane_5/pcs_acu_glue/acu_top0/og_dfx_fscan_mode', 'output pin'], [28, 'lane_5/pcs_acu_glue/acu_top0/acu_gaonwell_top0/og_dfx_fscan_mode', 'output pin'], [29, 'lane_6/o_abutdfx_fscan_mode', 'output pin'], [30, 'lane_6/pcs_acu_glue/og_dfx_fscan_mode', 'output pin'], [31, 'lane_6/pcs_acu_glue/acu_top0/og_dfx_fscan_mode', 'output pin'], [32, 'lane_6/pcs_acu_glue/acu_top0/acu_gaonwell_top0/og_dfx_fscan_mode', 'output pin'], [33, 'lane_7/o_abutdfx_fscan_mode', 'output pin'], [34, 'lane_7/pcs_acu_glue/og_dfx_fscan_mode', 'output pin'], [35, 'lane_7/pcs_acu_glue/acu_top0/og_dfx_fscan_mode', 'output pin'], [36, 'lane_7/pcs_acu_glue/acu_top0/acu_gaonwell_top0/og_dfx_fscan_mode', 'output pin'], [37, 'com0/od_abut_left_dfx_fscan_mode', 'output pin'], [38, 'com0/cmnlogic/og_abut_left_dfx_fscan_mode', 'output pin'], [39, 'com0/cmnlogic/i_cpc_cmn_left_abut/od_abut_left_dfx_fscan_mode', 'output pin'], [40, 'com0/cmnlogic/i_cpc_cmn_aongated_outputs/og_abut_left_dfx_fscan_mode', 'output pin'], [41, 'com0/cmnlogic/i_cpc_cmn_aongated_outputs/I_AND__ASN_322/OUT', 'BITWISE_AND'], [42, 'com0/cmnlogic/i_cpc_cmn_aongated_outputs/I_BNOT_N_26/OUT', 'BITWISE_NOT'], [43, 'com0/cmnlogic/i_cmn_dfx_ug/burnin_enable_sus', 'output pin'], [44, 'com0/cmnlogic/i_cmn_dfx_ug/cmn_dfxmaster_sus/burnin_enable_sus', 'output pin'], [45, 'com0/cmnlogic/i_cmn_dfx_ug/cmn_dfxmaster_sus/tap_sus_cfg_datareg/pdataout[27]', 'output pin'], [46, 'com0/cmnlogic/i_cmn_dfx_ug/cmn_dfxmaster_sus/tap_sus_cfg_datareg/pdataout/Q[27]', 'SEQ_FF']] ;
var RET_CONTROL_GLITCH_lane_1pcs_acu_glueacu_top0acu_suswell_top0acu_suswell_pwrctrl0I_MUX_os_dig_retention_en_hOUT = [['lane_1/datablock/dl_retention_flop', 'lane_1/pcs_acu_glue/acu_top0/os_vccdg_retention_en_h']] ;
var RET_CONTROL_GLITCH_lane_1pcs_acu_glueacu_top0acu_suswell_top0acu_suswell_pwrctrl0I_MUX_os_dig_retention_en_hOUT_TracePath = [[1, 'lane_1/pcs_acu_glue/acu_top0/acu_suswell_top0/acu_suswell_pwrctrl0/I_MUX_os_dig_retention_en_h/SEL', 'MUX'], [2, 'lane_1/pcs_acu_glue/acu_top0/acu_suswell_top0/acu_suswell_pwrctrl0/ig_dfx_fscan_mode', 'input pin'], [3, 'lane_1/pcs_acu_glue/acu_top0/acu_suswell_top0/ig_dfx_fscan_mode', 'input pin'], [4, 'lane_1/pcs_acu_glue/acu_top0/ig_dfx_fscan_mode', 'input pin'], [5, 'lane_1/pcs_acu_glue/id_dfx_fscan_mode', 'input pin'], [6, 'lane_1/i_abutdfx_fscan_mode', 'input pin'], [7, 'lane_2/o_abutdfx_fscan_mode', 'output pin'], [8, 'lane_2/pcs_acu_glue/og_dfx_fscan_mode', 'output pin'], [9, 'lane_2/pcs_acu_glue/acu_top0/og_dfx_fscan_mode', 'output pin'], [10, 'lane_2/pcs_acu_glue/acu_top0/acu_gaonwell_top0/og_dfx_fscan_mode', 'output pin'], [11, 'lane_3/o_abutdfx_fscan_mode', 'output pin'], [12, 'lane_3/pcs_acu_glue/og_dfx_fscan_mode', 'output pin'], [13, 'lane_3/pcs_acu_glue/acu_top0/og_dfx_fscan_mode', 'output pin'], [14, 'lane_3/pcs_acu_glue/acu_top0/acu_gaonwell_top0/og_dfx_fscan_mode', 'output pin'], [15, 'lane_4/o_abutdfx_fscan_mode', 'output pin'], [16, 'lane_4/pcs_acu_glue/og_dfx_fscan_mode', 'output pin'], [17, 'lane_4/pcs_acu_glue/acu_top0/og_dfx_fscan_mode', 'output pin'], [18, 'lane_4/pcs_acu_glue/acu_top0/acu_gaonwell_top0/og_dfx_fscan_mode', 'output pin'], [19, 'lane_5/o_abutdfx_fscan_mode', 'output pin'], [20, 'lane_5/pcs_acu_glue/og_dfx_fscan_mode', 'output pin'], [21, 'lane_5/pcs_acu_glue/acu_top0/og_dfx_fscan_mode', 'output pin'], [22, 'lane_5/pcs_acu_glue/acu_top0/acu_gaonwell_top0/og_dfx_fscan_mode', 'output pin'], [23, 'lane_6/o_abutdfx_fscan_mode', 'output pin'], [24, 'lane_6/pcs_acu_glue/og_dfx_fscan_mode', 'output pin'], [25, 'lane_6/pcs_acu_glue/acu_top0/og_dfx_fscan_mode', 'output pin'], [26, 'lane_6/pcs_acu_glue/acu_top0/acu_gaonwell_top0/og_dfx_fscan_mode', 'output pin'], [27, 'lane_7/o_abutdfx_fscan_mode', 'output pin'], [28, 'lane_7/pcs_acu_glue/og_dfx_fscan_mode', 'output pin'], [29, 'lane_7/pcs_acu_glue/acu_top0/og_dfx_fscan_mode', 'output pin'], [30, 'lane_7/pcs_acu_glue/acu_top0/acu_gaonwell_top0/og_dfx_fscan_mode', 'output pin'], [31, 'com0/od_abut_left_dfx_fscan_mode', 'output pin'], [32, 'com0/cmnlogic/og_abut_left_dfx_fscan_mode', 'output pin'], [33, 'com0/cmnlogic/i_cpc_cmn_left_abut/od_abut_left_dfx_fscan_mode', 'output pin'], [34, 'com0/cmnlogic/i_cpc_cmn_aongated_outputs/og_abut_left_dfx_fscan_mode', 'output pin'], [35, 'com0/cmnlogic/i_cpc_cmn_aongated_outputs/I_AND__ASN_322/OUT', 'BITWISE_AND'], [36, 'com0/cmnlogic/i_cpc_cmn_aongated_outputs/I_BNOT_N_26/OUT', 'BITWISE_NOT'], [37, 'com0/cmnlogic/i_cmn_dfx_ug/burnin_enable_sus', 'output pin'], [38, 'com0/cmnlogic/i_cmn_dfx_ug/cmn_dfxmaster_sus/burnin_enable_sus', 'output pin'], [39, 'com0/cmnlogic/i_cmn_dfx_ug/cmn_dfxmaster_sus/tap_sus_cfg_datareg/pdataout[27]', 'output pin'], [40, 'com0/cmnlogic/i_cmn_dfx_ug/cmn_dfxmaster_sus/tap_sus_cfg_datareg/pdataout/Q[27]', 'SEQ_FF']] ;
var RET_CONTROL_GLITCH_lane_1pcs_acu_gluecpc_pcs_mg_wrapperpcscpc_pcs_base0cpc_pcs_suswelltop0I_MUX_o_retention_en_pclkOUT = [['lane_1/datablock/dl_retention_flop_pclk', 'lane_1/pcs_acu_glue/cpc_pcs_mg_wrapper/pcs/cpc_pcs_base0/cpc_pcs_suswelltop0/o_retention_en_pclk']] ;
var RET_CONTROL_GLITCH_lane_1pcs_acu_gluecpc_pcs_mg_wrapperpcscpc_pcs_base0cpc_pcs_suswelltop0I_MUX_o_retention_en_pclkOUT_TracePath = [[1, 'lane_1/pcs_acu_glue/cpc_pcs_mg_wrapper/pcs/cpc_pcs_base0/cpc_pcs_suswelltop0/I_MUX_o_retention_en_pclk/SEL', 'MUX'], [2, 'lane_1/pcs_acu_glue/cpc_pcs_mg_wrapper/pcs/cpc_pcs_base0/cpc_pcs_suswelltop0/i_dfx_fscan_mode', 'input pin'], [3, 'lane_1/pcs_acu_glue/cpc_pcs_mg_wrapper/pcs/cpc_pcs_base0/cpc_pcs_aonwelltop0/o_dfx_fscan_mode_aon', 'output pin'], [4, 'lane_1/pcs_acu_glue/cpc_pcs_mg_wrapper/pcs/cpc_pcs_base0/i_dfx_fscan_mode', 'input pin'], [5, 'lane_1/pcs_acu_glue/cpc_pcs_mg_wrapper/pcs/i_dfx_fscan_mode', 'input pin'], [6, 'lane_1/pcs_acu_glue/cpc_pcs_mg_wrapper/is_dfx_fscan_mode', 'input pin'], [7, 'lane_1/pcs_acu_glue/id_dfx_fscan_mode', 'input pin'], [8, 'lane_1/i_abutdfx_fscan_mode', 'input pin'], [9, 'lane_2/o_abutdfx_fscan_mode', 'output pin'], [10, 'lane_2/pcs_acu_glue/og_dfx_fscan_mode', 'output pin'], [11, 'lane_2/pcs_acu_glue/acu_top0/og_dfx_fscan_mode', 'output pin'], [12, 'lane_2/pcs_acu_glue/acu_top0/acu_gaonwell_top0/og_dfx_fscan_mode', 'output pin'], [13, 'lane_3/o_abutdfx_fscan_mode', 'output pin'], [14, 'lane_3/pcs_acu_glue/og_dfx_fscan_mode', 'output pin'], [15, 'lane_3/pcs_acu_glue/acu_top0/og_dfx_fscan_mode', 'output pin'], [16, 'lane_3/pcs_acu_glue/acu_top0/acu_gaonwell_top0/og_dfx_fscan_mode', 'output pin'], [17, 'lane_4/o_abutdfx_fscan_mode', 'output pin'], [18, 'lane_4/pcs_acu_glue/og_dfx_fscan_mode', 'output pin'], [19, 'lane_4/pcs_acu_glue/acu_top0/og_dfx_fscan_mode', 'output pin'], [20, 'lane_4/pcs_acu_glue/acu_top0/acu_gaonwell_top0/og_dfx_fscan_mode', 'output pin'], [21, 'lane_5/o_abutdfx_fscan_mode', 'output pin'], [22, 'lane_5/pcs_acu_glue/og_dfx_fscan_mode', 'output pin'], [23, 'lane_5/pcs_acu_glue/acu_top0/og_dfx_fscan_mode', 'output pin'], [24, 'lane_5/pcs_acu_glue/acu_top0/acu_gaonwell_top0/og_dfx_fscan_mode', 'output pin'], [25, 'lane_6/o_abutdfx_fscan_mode', 'output pin'], [26, 'lane_6/pcs_acu_glue/og_dfx_fscan_mode', 'output pin'], [27, 'lane_6/pcs_acu_glue/acu_top0/og_dfx_fscan_mode', 'output pin'], [28, 'lane_6/pcs_acu_glue/acu_top0/acu_gaonwell_top0/og_dfx_fscan_mode', 'output pin'], [29, 'lane_7/o_abutdfx_fscan_mode', 'output pin'], [30, 'lane_7/pcs_acu_glue/og_dfx_fscan_mode', 'output pin'], [31, 'lane_7/pcs_acu_glue/acu_top0/og_dfx_fscan_mode', 'output pin'], [32, 'lane_7/pcs_acu_glue/acu_top0/acu_gaonwell_top0/og_dfx_fscan_mode', 'output pin'], [33, 'com0/od_abut_left_dfx_fscan_mode', 'output pin'], [34, 'com0/cmnlogic/og_abut_left_dfx_fscan_mode', 'output pin'], [35, 'com0/cmnlogic/i_cpc_cmn_left_abut/od_abut_left_dfx_fscan_mode', 'output pin'], [36, 'com0/cmnlogic/i_cpc_cmn_aongated_outputs/og_abut_left_dfx_fscan_mode', 'output pin'], [37, 'com0/cmnlogic/i_cpc_cmn_aongated_outputs/I_AND__ASN_322/OUT', 'BITWISE_AND'], [38, 'com0/cmnlogic/i_cpc_cmn_aongated_outputs/I_BNOT_N_26/OUT', 'BITWISE_NOT'], [39, 'com0/cmnlogic/i_cmn_dfx_ug/burnin_enable_sus', 'output pin'], [40, 'com0/cmnlogic/i_cmn_dfx_ug/cmn_dfxmaster_sus/burnin_enable_sus', 'output pin'], [41, 'com0/cmnlogic/i_cmn_dfx_ug/cmn_dfxmaster_sus/tap_sus_cfg_datareg/pdataout[27]', 'output pin'], [42, 'com0/cmnlogic/i_cmn_dfx_ug/cmn_dfxmaster_sus/tap_sus_cfg_datareg/pdataout/Q[27]', 'SEQ_FF']] ;
var RET_CONTROL_GLITCH_lane_10pcs_acu_glueacu_top0acu_suswell_top0acu_suswell_pwrctrl0I_MUX_os_dig_retention_en_hOUT = [['lane_10/datablock/dl_retention_flop', 'lane_10/pcs_acu_glue/acu_top0/os_vccdg_retention_en_h']] ;
var RET_CONTROL_GLITCH_lane_10pcs_acu_glueacu_top0acu_suswell_top0acu_suswell_pwrctrl0I_MUX_os_dig_retention_en_hOUT_TracePath = [[1, 'lane_10/pcs_acu_glue/acu_top0/acu_suswell_top0/acu_suswell_pwrctrl0/I_MUX_os_dig_retention_en_h/SEL', 'MUX'], [2, 'lane_10/pcs_acu_glue/acu_top0/acu_suswell_top0/acu_suswell_pwrctrl0/ig_dfx_fscan_mode', 'input pin'], [3, 'lane_10/pcs_acu_glue/acu_top0/acu_suswell_top0/ig_dfx_fscan_mode', 'input pin'], [4, 'lane_10/pcs_acu_glue/acu_top0/ig_dfx_fscan_mode', 'input pin'], [5, 'lane_10/pcs_acu_glue/id_dfx_fscan_mode', 'input pin'], [6, 'lane_10/i_abutdfx_fscan_mode', 'input pin'], [7, 'lane_9/o_abutdfx_fscan_mode', 'output pin'], [8, 'lane_9/pcs_acu_glue/og_dfx_fscan_mode', 'output pin'], [9, 'lane_9/pcs_acu_glue/acu_top0/og_dfx_fscan_mode', 'output pin'], [10, 'lane_9/pcs_acu_glue/acu_top0/acu_gaonwell_top0/og_dfx_fscan_mode', 'output pin'], [11, 'lane_8/o_abutdfx_fscan_mode', 'output pin'], [12, 'lane_8/pcs_acu_glue/og_dfx_fscan_mode', 'output pin'], [13, 'lane_8/pcs_acu_glue/acu_top0/og_dfx_fscan_mode', 'output pin'], [14, 'lane_8/pcs_acu_glue/acu_top0/acu_gaonwell_top0/og_dfx_fscan_mode', 'output pin'], [15, 'com0/od_abut_right_dfx_fscan_mode', 'output pin'], [16, 'com0/cmnlogic/og_abut_right_dfx_fscan_mode', 'output pin'], [17, 'com0/cmnlogic/i_cpc_cmn_right_abut/od_abut_right_dfx_fscan_mode', 'output pin'], [18, 'com0/cmnlogic/i_cpc_cmn_aongated_outputs/og_abut_right_dfx_fscan_mode', 'output pin'], [19, 'com0/cmnlogic/i_cpc_cmn_aongated_outputs/I_AND__ASN_332/OUT', 'BITWISE_AND'], [20, 'com0/cmnlogic/i_cpc_cmn_aongated_outputs/I_BNOT_N_26/OUT', 'BITWISE_NOT'], [21, 'com0/cmnlogic/i_cmn_dfx_ug/burnin_enable_sus', 'output pin'], [22, 'com0/cmnlogic/i_cmn_dfx_ug/cmn_dfxmaster_sus/burnin_enable_sus', 'output pin'], [23, 'com0/cmnlogic/i_cmn_dfx_ug/cmn_dfxmaster_sus/tap_sus_cfg_datareg/pdataout[27]', 'output pin'], [24, 'com0/cmnlogic/i_cmn_dfx_ug/cmn_dfxmaster_sus/tap_sus_cfg_datareg/pdataout/Q[27]', 'SEQ_FF']] ;
var RET_CONTROL_GLITCH_lane_10pcs_acu_gluecpc_pcs_mg_wrapperpcscpc_pcs_base0cpc_pcs_suswelltop0I_MUX_o_retention_en_pclkOUT = [['lane_10/datablock/dl_retention_flop_pclk', 'lane_10/pcs_acu_glue/cpc_pcs_mg_wrapper/pcs/cpc_pcs_base0/cpc_pcs_suswelltop0/o_retention_en_pclk']] ;
var RET_CONTROL_GLITCH_lane_10pcs_acu_gluecpc_pcs_mg_wrapperpcscpc_pcs_base0cpc_pcs_suswelltop0I_MUX_o_retention_en_pclkOUT_TracePath = [[1, 'lane_10/pcs_acu_glue/cpc_pcs_mg_wrapper/pcs/cpc_pcs_base0/cpc_pcs_suswelltop0/I_MUX_o_retention_en_pclk/SEL', 'MUX'], [2, 'lane_10/pcs_acu_glue/cpc_pcs_mg_wrapper/pcs/cpc_pcs_base0/cpc_pcs_suswelltop0/i_dfx_fscan_mode', 'input pin'], [3, 'lane_10/pcs_acu_glue/cpc_pcs_mg_wrapper/pcs/cpc_pcs_base0/cpc_pcs_aonwelltop0/o_dfx_fscan_mode_aon', 'output pin'], [4, 'lane_10/pcs_acu_glue/cpc_pcs_mg_wrapper/pcs/cpc_pcs_base0/i_dfx_fscan_mode', 'input pin'], [5, 'lane_10/pcs_acu_glue/cpc_pcs_mg_wrapper/pcs/i_dfx_fscan_mode', 'input pin'], [6, 'lane_10/pcs_acu_glue/cpc_pcs_mg_wrapper/is_dfx_fscan_mode', 'input pin'], [7, 'lane_10/pcs_acu_glue/id_dfx_fscan_mode', 'input pin'], [8, 'lane_10/i_abutdfx_fscan_mode', 'input pin'], [9, 'lane_9/o_abutdfx_fscan_mode', 'output pin'], [10, 'lane_9/pcs_acu_glue/og_dfx_fscan_mode', 'output pin'], [11, 'lane_9/pcs_acu_glue/acu_top0/og_dfx_fscan_mode', 'output pin'], [12, 'lane_9/pcs_acu_glue/acu_top0/acu_gaonwell_top0/og_dfx_fscan_mode', 'output pin'], [13, 'lane_8/o_abutdfx_fscan_mode', 'output pin'], [14, 'lane_8/pcs_acu_glue/og_dfx_fscan_mode', 'output pin'], [15, 'lane_8/pcs_acu_glue/acu_top0/og_dfx_fscan_mode', 'output pin'], [16, 'lane_8/pcs_acu_glue/acu_top0/acu_gaonwell_top0/og_dfx_fscan_mode', 'output pin'], [17, 'com0/od_abut_right_dfx_fscan_mode', 'output pin'], [18, 'com0/cmnlogic/og_abut_right_dfx_fscan_mode', 'output pin'], [19, 'com0/cmnlogic/i_cpc_cmn_right_abut/od_abut_right_dfx_fscan_mode', 'output pin'], [20, 'com0/cmnlogic/i_cpc_cmn_aongated_outputs/og_abut_right_dfx_fscan_mode', 'output pin'], [21, 'com0/cmnlogic/i_cpc_cmn_aongated_outputs/I_AND__ASN_332/OUT', 'BITWISE_AND'], [22, 'com0/cmnlogic/i_cpc_cmn_aongated_outputs/I_BNOT_N_26/OUT', 'BITWISE_NOT'], [23, 'com0/cmnlogic/i_cmn_dfx_ug/burnin_enable_sus', 'output pin'], [24, 'com0/cmnlogic/i_cmn_dfx_ug/cmn_dfxmaster_sus/burnin_enable_sus', 'output pin'], [25, 'com0/cmnlogic/i_cmn_dfx_ug/cmn_dfxmaster_sus/tap_sus_cfg_datareg/pdataout[27]', 'output pin'], [26, 'com0/cmnlogic/i_cmn_dfx_ug/cmn_dfxmaster_sus/tap_sus_cfg_datareg/pdataout/Q[27]', 'SEQ_FF']] ;
var RET_CONTROL_GLITCH_lane_11pcs_acu_glueacu_top0acu_suswell_top0acu_suswell_pwrctrl0I_MUX_os_dig_retention_en_hOUT = [['lane_11/datablock/dl_retention_flop', 'lane_11/pcs_acu_glue/acu_top0/os_vccdg_retention_en_h']] ;
var RET_CONTROL_GLITCH_lane_11pcs_acu_glueacu_top0acu_suswell_top0acu_suswell_pwrctrl0I_MUX_os_dig_retention_en_hOUT_TracePath = [[1, 'lane_11/pcs_acu_glue/acu_top0/acu_suswell_top0/acu_suswell_pwrctrl0/I_MUX_os_dig_retention_en_h/SEL', 'MUX'], [2, 'lane_11/pcs_acu_glue/acu_top0/acu_suswell_top0/acu_suswell_pwrctrl0/ig_dfx_fscan_mode', 'input pin'], [3, 'lane_11/pcs_acu_glue/acu_top0/acu_suswell_top0/ig_dfx_fscan_mode', 'input pin'], [4, 'lane_11/pcs_acu_glue/acu_top0/ig_dfx_fscan_mode', 'input pin'], [5, 'lane_11/pcs_acu_glue/id_dfx_fscan_mode', 'input pin'], [6, 'lane_11/i_abutdfx_fscan_mode', 'input pin'], [7, 'lane_10/o_abutdfx_fscan_mode', 'output pin'], [8, 'lane_10/pcs_acu_glue/og_dfx_fscan_mode', 'output pin'], [9, 'lane_10/pcs_acu_glue/acu_top0/og_dfx_fscan_mode', 'output pin'], [10, 'lane_10/pcs_acu_glue/acu_top0/acu_gaonwell_top0/og_dfx_fscan_mode', 'output pin'], [11, 'lane_9/o_abutdfx_fscan_mode', 'output pin'], [12, 'lane_9/pcs_acu_glue/og_dfx_fscan_mode', 'output pin'], [13, 'lane_9/pcs_acu_glue/acu_top0/og_dfx_fscan_mode', 'output pin'], [14, 'lane_9/pcs_acu_glue/acu_top0/acu_gaonwell_top0/og_dfx_fscan_mode', 'output pin'], [15, 'lane_8/o_abutdfx_fscan_mode', 'output pin'], [16, 'lane_8/pcs_acu_glue/og_dfx_fscan_mode', 'output pin'], [17, 'lane_8/pcs_acu_glue/acu_top0/og_dfx_fscan_mode', 'output pin'], [18, 'lane_8/pcs_acu_glue/acu_top0/acu_gaonwell_top0/og_dfx_fscan_mode', 'output pin'], [19, 'com0/od_abut_right_dfx_fscan_mode', 'output pin'], [20, 'com0/cmnlogic/og_abut_right_dfx_fscan_mode', 'output pin'], [21, 'com0/cmnlogic/i_cpc_cmn_right_abut/od_abut_right_dfx_fscan_mode', 'output pin'], [22, 'com0/cmnlogic/i_cpc_cmn_aongated_outputs/og_abut_right_dfx_fscan_mode', 'output pin'], [23, 'com0/cmnlogic/i_cpc_cmn_aongated_outputs/I_AND__ASN_332/OUT', 'BITWISE_AND'], [24, 'com0/cmnlogic/i_cpc_cmn_aongated_outputs/I_BNOT_N_26/OUT', 'BITWISE_NOT'], [25, 'com0/cmnlogic/i_cmn_dfx_ug/burnin_enable_sus', 'output pin'], [26, 'com0/cmnlogic/i_cmn_dfx_ug/cmn_dfxmaster_sus/burnin_enable_sus', 'output pin'], [27, 'com0/cmnlogic/i_cmn_dfx_ug/cmn_dfxmaster_sus/tap_sus_cfg_datareg/pdataout[27]', 'output pin'], [28, 'com0/cmnlogic/i_cmn_dfx_ug/cmn_dfxmaster_sus/tap_sus_cfg_datareg/pdataout/Q[27]', 'SEQ_FF']] ;
var RET_CONTROL_GLITCH_lane_11pcs_acu_gluecpc_pcs_mg_wrapperpcscpc_pcs_base0cpc_pcs_suswelltop0I_MUX_o_retention_en_pclkOUT = [['lane_11/datablock/dl_retention_flop_pclk', 'lane_11/pcs_acu_glue/cpc_pcs_mg_wrapper/pcs/cpc_pcs_base0/cpc_pcs_suswelltop0/o_retention_en_pclk']] ;
var RET_CONTROL_GLITCH_lane_11pcs_acu_gluecpc_pcs_mg_wrapperpcscpc_pcs_base0cpc_pcs_suswelltop0I_MUX_o_retention_en_pclkOUT_TracePath = [[1, 'lane_11/pcs_acu_glue/cpc_pcs_mg_wrapper/pcs/cpc_pcs_base0/cpc_pcs_suswelltop0/I_MUX_o_retention_en_pclk/SEL', 'MUX'], [2, 'lane_11/pcs_acu_glue/cpc_pcs_mg_wrapper/pcs/cpc_pcs_base0/cpc_pcs_suswelltop0/i_dfx_fscan_mode', 'input pin'], [3, 'lane_11/pcs_acu_glue/cpc_pcs_mg_wrapper/pcs/cpc_pcs_base0/cpc_pcs_aonwelltop0/o_dfx_fscan_mode_aon', 'output pin'], [4, 'lane_11/pcs_acu_glue/cpc_pcs_mg_wrapper/pcs/cpc_pcs_base0/i_dfx_fscan_mode', 'input pin'], [5, 'lane_11/pcs_acu_glue/cpc_pcs_mg_wrapper/pcs/i_dfx_fscan_mode', 'input pin'], [6, 'lane_11/pcs_acu_glue/cpc_pcs_mg_wrapper/is_dfx_fscan_mode', 'input pin'], [7, 'lane_11/pcs_acu_glue/id_dfx_fscan_mode', 'input pin'], [8, 'lane_11/i_abutdfx_fscan_mode', 'input pin'], [9, 'lane_10/o_abutdfx_fscan_mode', 'output pin'], [10, 'lane_10/pcs_acu_glue/og_dfx_fscan_mode', 'output pin'], [11, 'lane_10/pcs_acu_glue/acu_top0/og_dfx_fscan_mode', 'output pin'], [12, 'lane_10/pcs_acu_glue/acu_top0/acu_gaonwell_top0/og_dfx_fscan_mode', 'output pin'], [13, 'lane_9/o_abutdfx_fscan_mode', 'output pin'], [14, 'lane_9/pcs_acu_glue/og_dfx_fscan_mode', 'output pin'], [15, 'lane_9/pcs_acu_glue/acu_top0/og_dfx_fscan_mode', 'output pin'], [16, 'lane_9/pcs_acu_glue/acu_top0/acu_gaonwell_top0/og_dfx_fscan_mode', 'output pin'], [17, 'lane_8/o_abutdfx_fscan_mode', 'output pin'], [18, 'lane_8/pcs_acu_glue/og_dfx_fscan_mode', 'output pin'], [19, 'lane_8/pcs_acu_glue/acu_top0/og_dfx_fscan_mode', 'output pin'], [20, 'lane_8/pcs_acu_glue/acu_top0/acu_gaonwell_top0/og_dfx_fscan_mode', 'output pin'], [21, 'com0/od_abut_right_dfx_fscan_mode', 'output pin'], [22, 'com0/cmnlogic/og_abut_right_dfx_fscan_mode', 'output pin'], [23, 'com0/cmnlogic/i_cpc_cmn_right_abut/od_abut_right_dfx_fscan_mode', 'output pin'], [24, 'com0/cmnlogic/i_cpc_cmn_aongated_outputs/og_abut_right_dfx_fscan_mode', 'output pin'], [25, 'com0/cmnlogic/i_cpc_cmn_aongated_outputs/I_AND__ASN_332/OUT', 'BITWISE_AND'], [26, 'com0/cmnlogic/i_cpc_cmn_aongated_outputs/I_BNOT_N_26/OUT', 'BITWISE_NOT'], [27, 'com0/cmnlogic/i_cmn_dfx_ug/burnin_enable_sus', 'output pin'], [28, 'com0/cmnlogic/i_cmn_dfx_ug/cmn_dfxmaster_sus/burnin_enable_sus', 'output pin'], [29, 'com0/cmnlogic/i_cmn_dfx_ug/cmn_dfxmaster_sus/tap_sus_cfg_datareg/pdataout[27]', 'output pin'], [30, 'com0/cmnlogic/i_cmn_dfx_ug/cmn_dfxmaster_sus/tap_sus_cfg_datareg/pdataout/Q[27]', 'SEQ_FF']] ;
var RET_CONTROL_GLITCH_lane_12pcs_acu_glueacu_top0acu_suswell_top0acu_suswell_pwrctrl0I_MUX_os_dig_retention_en_hOUT = [['lane_12/datablock/dl_retention_flop', 'lane_12/pcs_acu_glue/acu_top0/os_vccdg_retention_en_h']] ;
var RET_CONTROL_GLITCH_lane_12pcs_acu_glueacu_top0acu_suswell_top0acu_suswell_pwrctrl0I_MUX_os_dig_retention_en_hOUT_TracePath = [[1, 'lane_12/pcs_acu_glue/acu_top0/acu_suswell_top0/acu_suswell_pwrctrl0/I_MUX_os_dig_retention_en_h/SEL', 'MUX'], [2, 'lane_12/pcs_acu_glue/acu_top0/acu_suswell_top0/acu_suswell_pwrctrl0/ig_dfx_fscan_mode', 'input pin'], [3, 'lane_12/pcs_acu_glue/acu_top0/acu_suswell_top0/ig_dfx_fscan_mode', 'input pin'], [4, 'lane_12/pcs_acu_glue/acu_top0/ig_dfx_fscan_mode', 'input pin'], [5, 'lane_12/pcs_acu_glue/id_dfx_fscan_mode', 'input pin'], [6, 'lane_12/i_abutdfx_fscan_mode', 'input pin'], [7, 'lane_11/o_abutdfx_fscan_mode', 'output pin'], [8, 'lane_11/pcs_acu_glue/og_dfx_fscan_mode', 'output pin'], [9, 'lane_11/pcs_acu_glue/acu_top0/og_dfx_fscan_mode', 'output pin'], [10, 'lane_11/pcs_acu_glue/acu_top0/acu_gaonwell_top0/og_dfx_fscan_mode', 'output pin'], [11, 'lane_10/o_abutdfx_fscan_mode', 'output pin'], [12, 'lane_10/pcs_acu_glue/og_dfx_fscan_mode', 'output pin'], [13, 'lane_10/pcs_acu_glue/acu_top0/og_dfx_fscan_mode', 'output pin'], [14, 'lane_10/pcs_acu_glue/acu_top0/acu_gaonwell_top0/og_dfx_fscan_mode', 'output pin'], [15, 'lane_9/o_abutdfx_fscan_mode', 'output pin'], [16, 'lane_9/pcs_acu_glue/og_dfx_fscan_mode', 'output pin'], [17, 'lane_9/pcs_acu_glue/acu_top0/og_dfx_fscan_mode', 'output pin'], [18, 'lane_9/pcs_acu_glue/acu_top0/acu_gaonwell_top0/og_dfx_fscan_mode', 'output pin'], [19, 'lane_8/o_abutdfx_fscan_mode', 'output pin'], [20, 'lane_8/pcs_acu_glue/og_dfx_fscan_mode', 'output pin'], [21, 'lane_8/pcs_acu_glue/acu_top0/og_dfx_fscan_mode', 'output pin'], [22, 'lane_8/pcs_acu_glue/acu_top0/acu_gaonwell_top0/og_dfx_fscan_mode', 'output pin'], [23, 'com0/od_abut_right_dfx_fscan_mode', 'output pin'], [24, 'com0/cmnlogic/og_abut_right_dfx_fscan_mode', 'output pin'], [25, 'com0/cmnlogic/i_cpc_cmn_right_abut/od_abut_right_dfx_fscan_mode', 'output pin'], [26, 'com0/cmnlogic/i_cpc_cmn_aongated_outputs/og_abut_right_dfx_fscan_mode', 'output pin'], [27, 'com0/cmnlogic/i_cpc_cmn_aongated_outputs/I_AND__ASN_332/OUT', 'BITWISE_AND'], [28, 'com0/cmnlogic/i_cpc_cmn_aongated_outputs/I_BNOT_N_26/OUT', 'BITWISE_NOT'], [29, 'com0/cmnlogic/i_cmn_dfx_ug/burnin_enable_sus', 'output pin'], [30, 'com0/cmnlogic/i_cmn_dfx_ug/cmn_dfxmaster_sus/burnin_enable_sus', 'output pin'], [31, 'com0/cmnlogic/i_cmn_dfx_ug/cmn_dfxmaster_sus/tap_sus_cfg_datareg/pdataout[27]', 'output pin'], [32, 'com0/cmnlogic/i_cmn_dfx_ug/cmn_dfxmaster_sus/tap_sus_cfg_datareg/pdataout/Q[27]', 'SEQ_FF']] ;
var RET_CONTROL_GLITCH_lane_12pcs_acu_gluecpc_pcs_mg_wrapperpcscpc_pcs_base0cpc_pcs_suswelltop0I_MUX_o_retention_en_pclkOUT = [['lane_12/datablock/dl_retention_flop_pclk', 'lane_12/pcs_acu_glue/cpc_pcs_mg_wrapper/pcs/cpc_pcs_base0/cpc_pcs_suswelltop0/o_retention_en_pclk']] ;
var RET_CONTROL_GLITCH_lane_12pcs_acu_gluecpc_pcs_mg_wrapperpcscpc_pcs_base0cpc_pcs_suswelltop0I_MUX_o_retention_en_pclkOUT_TracePath = [[1, 'lane_12/pcs_acu_glue/cpc_pcs_mg_wrapper/pcs/cpc_pcs_base0/cpc_pcs_suswelltop0/I_MUX_o_retention_en_pclk/SEL', 'MUX'], [2, 'lane_12/pcs_acu_glue/cpc_pcs_mg_wrapper/pcs/cpc_pcs_base0/cpc_pcs_suswelltop0/i_dfx_fscan_mode', 'input pin'], [3, 'lane_12/pcs_acu_glue/cpc_pcs_mg_wrapper/pcs/cpc_pcs_base0/cpc_pcs_aonwelltop0/o_dfx_fscan_mode_aon', 'output pin'], [4, 'lane_12/pcs_acu_glue/cpc_pcs_mg_wrapper/pcs/cpc_pcs_base0/i_dfx_fscan_mode', 'input pin'], [5, 'lane_12/pcs_acu_glue/cpc_pcs_mg_wrapper/pcs/i_dfx_fscan_mode', 'input pin'], [6, 'lane_12/pcs_acu_glue/cpc_pcs_mg_wrapper/is_dfx_fscan_mode', 'input pin'], [7, 'lane_12/pcs_acu_glue/id_dfx_fscan_mode', 'input pin'], [8, 'lane_12/i_abutdfx_fscan_mode', 'input pin'], [9, 'lane_11/o_abutdfx_fscan_mode', 'output pin'], [10, 'lane_11/pcs_acu_glue/og_dfx_fscan_mode', 'output pin'], [11, 'lane_11/pcs_acu_glue/acu_top0/og_dfx_fscan_mode', 'output pin'], [12, 'lane_11/pcs_acu_glue/acu_top0/acu_gaonwell_top0/og_dfx_fscan_mode', 'output pin'], [13, 'lane_10/o_abutdfx_fscan_mode', 'output pin'], [14, 'lane_10/pcs_acu_glue/og_dfx_fscan_mode', 'output pin'], [15, 'lane_10/pcs_acu_glue/acu_top0/og_dfx_fscan_mode', 'output pin'], [16, 'lane_10/pcs_acu_glue/acu_top0/acu_gaonwell_top0/og_dfx_fscan_mode', 'output pin'], [17, 'lane_9/o_abutdfx_fscan_mode', 'output pin'], [18, 'lane_9/pcs_acu_glue/og_dfx_fscan_mode', 'output pin'], [19, 'lane_9/pcs_acu_glue/acu_top0/og_dfx_fscan_mode', 'output pin'], [20, 'lane_9/pcs_acu_glue/acu_top0/acu_gaonwell_top0/og_dfx_fscan_mode', 'output pin'], [21, 'lane_8/o_abutdfx_fscan_mode', 'output pin'], [22, 'lane_8/pcs_acu_glue/og_dfx_fscan_mode', 'output pin'], [23, 'lane_8/pcs_acu_glue/acu_top0/og_dfx_fscan_mode', 'output pin'], [24, 'lane_8/pcs_acu_glue/acu_top0/acu_gaonwell_top0/og_dfx_fscan_mode', 'output pin'], [25, 'com0/od_abut_right_dfx_fscan_mode', 'output pin'], [26, 'com0/cmnlogic/og_abut_right_dfx_fscan_mode', 'output pin'], [27, 'com0/cmnlogic/i_cpc_cmn_right_abut/od_abut_right_dfx_fscan_mode', 'output pin'], [28, 'com0/cmnlogic/i_cpc_cmn_aongated_outputs/og_abut_right_dfx_fscan_mode', 'output pin'], [29, 'com0/cmnlogic/i_cpc_cmn_aongated_outputs/I_AND__ASN_332/OUT', 'BITWISE_AND'], [30, 'com0/cmnlogic/i_cpc_cmn_aongated_outputs/I_BNOT_N_26/OUT', 'BITWISE_NOT'], [31, 'com0/cmnlogic/i_cmn_dfx_ug/burnin_enable_sus', 'output pin'], [32, 'com0/cmnlogic/i_cmn_dfx_ug/cmn_dfxmaster_sus/burnin_enable_sus', 'output pin'], [33, 'com0/cmnlogic/i_cmn_dfx_ug/cmn_dfxmaster_sus/tap_sus_cfg_datareg/pdataout[27]', 'output pin'], [34, 'com0/cmnlogic/i_cmn_dfx_ug/cmn_dfxmaster_sus/tap_sus_cfg_datareg/pdataout/Q[27]', 'SEQ_FF']] ;
var RET_CONTROL_GLITCH_lane_13pcs_acu_glueacu_top0acu_suswell_top0acu_suswell_pwrctrl0I_MUX_os_dig_retention_en_hOUT = [['lane_13/datablock/dl_retention_flop', 'lane_13/pcs_acu_glue/acu_top0/os_vccdg_retention_en_h']] ;
var RET_CONTROL_GLITCH_lane_13pcs_acu_glueacu_top0acu_suswell_top0acu_suswell_pwrctrl0I_MUX_os_dig_retention_en_hOUT_TracePath = [[1, 'lane_13/pcs_acu_glue/acu_top0/acu_suswell_top0/acu_suswell_pwrctrl0/I_MUX_os_dig_retention_en_h/SEL', 'MUX'], [2, 'lane_13/pcs_acu_glue/acu_top0/acu_suswell_top0/acu_suswell_pwrctrl0/ig_dfx_fscan_mode', 'input pin'], [3, 'lane_13/pcs_acu_glue/acu_top0/acu_suswell_top0/ig_dfx_fscan_mode', 'input pin'], [4, 'lane_13/pcs_acu_glue/acu_top0/ig_dfx_fscan_mode', 'input pin'], [5, 'lane_13/pcs_acu_glue/id_dfx_fscan_mode', 'input pin'], [6, 'lane_13/i_abutdfx_fscan_mode', 'input pin'], [7, 'lane_12/o_abutdfx_fscan_mode', 'output pin'], [8, 'lane_12/pcs_acu_glue/og_dfx_fscan_mode', 'output pin'], [9, 'lane_12/pcs_acu_glue/acu_top0/og_dfx_fscan_mode', 'output pin'], [10, 'lane_12/pcs_acu_glue/acu_top0/acu_gaonwell_top0/og_dfx_fscan_mode', 'output pin'], [11, 'lane_11/o_abutdfx_fscan_mode', 'output pin'], [12, 'lane_11/pcs_acu_glue/og_dfx_fscan_mode', 'output pin'], [13, 'lane_11/pcs_acu_glue/acu_top0/og_dfx_fscan_mode', 'output pin'], [14, 'lane_11/pcs_acu_glue/acu_top0/acu_gaonwell_top0/og_dfx_fscan_mode', 'output pin'], [15, 'lane_10/o_abutdfx_fscan_mode', 'output pin'], [16, 'lane_10/pcs_acu_glue/og_dfx_fscan_mode', 'output pin'], [17, 'lane_10/pcs_acu_glue/acu_top0/og_dfx_fscan_mode', 'output pin'], [18, 'lane_10/pcs_acu_glue/acu_top0/acu_gaonwell_top0/og_dfx_fscan_mode', 'output pin'], [19, 'lane_9/o_abutdfx_fscan_mode', 'output pin'], [20, 'lane_9/pcs_acu_glue/og_dfx_fscan_mode', 'output pin'], [21, 'lane_9/pcs_acu_glue/acu_top0/og_dfx_fscan_mode', 'output pin'], [22, 'lane_9/pcs_acu_glue/acu_top0/acu_gaonwell_top0/og_dfx_fscan_mode', 'output pin'], [23, 'lane_8/o_abutdfx_fscan_mode', 'output pin'], [24, 'lane_8/pcs_acu_glue/og_dfx_fscan_mode', 'output pin'], [25, 'lane_8/pcs_acu_glue/acu_top0/og_dfx_fscan_mode', 'output pin'], [26, 'lane_8/pcs_acu_glue/acu_top0/acu_gaonwell_top0/og_dfx_fscan_mode', 'output pin'], [27, 'com0/od_abut_right_dfx_fscan_mode', 'output pin'], [28, 'com0/cmnlogic/og_abut_right_dfx_fscan_mode', 'output pin'], [29, 'com0/cmnlogic/i_cpc_cmn_right_abut/od_abut_right_dfx_fscan_mode', 'output pin'], [30, 'com0/cmnlogic/i_cpc_cmn_aongated_outputs/og_abut_right_dfx_fscan_mode', 'output pin'], [31, 'com0/cmnlogic/i_cpc_cmn_aongated_outputs/I_AND__ASN_332/OUT', 'BITWISE_AND'], [32, 'com0/cmnlogic/i_cpc_cmn_aongated_outputs/I_BNOT_N_26/OUT', 'BITWISE_NOT'], [33, 'com0/cmnlogic/i_cmn_dfx_ug/burnin_enable_sus', 'output pin'], [34, 'com0/cmnlogic/i_cmn_dfx_ug/cmn_dfxmaster_sus/burnin_enable_sus', 'output pin'], [35, 'com0/cmnlogic/i_cmn_dfx_ug/cmn_dfxmaster_sus/tap_sus_cfg_datareg/pdataout[27]', 'output pin'], [36, 'com0/cmnlogic/i_cmn_dfx_ug/cmn_dfxmaster_sus/tap_sus_cfg_datareg/pdataout/Q[27]', 'SEQ_FF']] ;
var RET_CONTROL_GLITCH_lane_13pcs_acu_gluecpc_pcs_mg_wrapperpcscpc_pcs_base0cpc_pcs_suswelltop0I_MUX_o_retention_en_pclkOUT = [['lane_13/datablock/dl_retention_flop_pclk', 'lane_13/pcs_acu_glue/cpc_pcs_mg_wrapper/pcs/cpc_pcs_base0/cpc_pcs_suswelltop0/o_retention_en_pclk']] ;
var RET_CONTROL_GLITCH_lane_13pcs_acu_gluecpc_pcs_mg_wrapperpcscpc_pcs_base0cpc_pcs_suswelltop0I_MUX_o_retention_en_pclkOUT_TracePath = [[1, 'lane_13/pcs_acu_glue/cpc_pcs_mg_wrapper/pcs/cpc_pcs_base0/cpc_pcs_suswelltop0/I_MUX_o_retention_en_pclk/SEL', 'MUX'], [2, 'lane_13/pcs_acu_glue/cpc_pcs_mg_wrapper/pcs/cpc_pcs_base0/cpc_pcs_suswelltop0/i_dfx_fscan_mode', 'input pin'], [3, 'lane_13/pcs_acu_glue/cpc_pcs_mg_wrapper/pcs/cpc_pcs_base0/cpc_pcs_aonwelltop0/o_dfx_fscan_mode_aon', 'output pin'], [4, 'lane_13/pcs_acu_glue/cpc_pcs_mg_wrapper/pcs/cpc_pcs_base0/i_dfx_fscan_mode', 'input pin'], [5, 'lane_13/pcs_acu_glue/cpc_pcs_mg_wrapper/pcs/i_dfx_fscan_mode', 'input pin'], [6, 'lane_13/pcs_acu_glue/cpc_pcs_mg_wrapper/is_dfx_fscan_mode', 'input pin'], [7, 'lane_13/pcs_acu_glue/id_dfx_fscan_mode', 'input pin'], [8, 'lane_13/i_abutdfx_fscan_mode', 'input pin'], [9, 'lane_12/o_abutdfx_fscan_mode', 'output pin'], [10, 'lane_12/pcs_acu_glue/og_dfx_fscan_mode', 'output pin'], [11, 'lane_12/pcs_acu_glue/acu_top0/og_dfx_fscan_mode', 'output pin'], [12, 'lane_12/pcs_acu_glue/acu_top0/acu_gaonwell_top0/og_dfx_fscan_mode', 'output pin'], [13, 'lane_11/o_abutdfx_fscan_mode', 'output pin'], [14, 'lane_11/pcs_acu_glue/og_dfx_fscan_mode', 'output pin'], [15, 'lane_11/pcs_acu_glue/acu_top0/og_dfx_fscan_mode', 'output pin'], [16, 'lane_11/pcs_acu_glue/acu_top0/acu_gaonwell_top0/og_dfx_fscan_mode', 'output pin'], [17, 'lane_10/o_abutdfx_fscan_mode', 'output pin'], [18, 'lane_10/pcs_acu_glue/og_dfx_fscan_mode', 'output pin'], [19, 'lane_10/pcs_acu_glue/acu_top0/og_dfx_fscan_mode', 'output pin'], [20, 'lane_10/pcs_acu_glue/acu_top0/acu_gaonwell_top0/og_dfx_fscan_mode', 'output pin'], [21, 'lane_9/o_abutdfx_fscan_mode', 'output pin'], [22, 'lane_9/pcs_acu_glue/og_dfx_fscan_mode', 'output pin'], [23, 'lane_9/pcs_acu_glue/acu_top0/og_dfx_fscan_mode', 'output pin'], [24, 'lane_9/pcs_acu_glue/acu_top0/acu_gaonwell_top0/og_dfx_fscan_mode', 'output pin'], [25, 'lane_8/o_abutdfx_fscan_mode', 'output pin'], [26, 'lane_8/pcs_acu_glue/og_dfx_fscan_mode', 'output pin'], [27, 'lane_8/pcs_acu_glue/acu_top0/og_dfx_fscan_mode', 'output pin'], [28, 'lane_8/pcs_acu_glue/acu_top0/acu_gaonwell_top0/og_dfx_fscan_mode', 'output pin'], [29, 'com0/od_abut_right_dfx_fscan_mode', 'output pin'], [30, 'com0/cmnlogic/og_abut_right_dfx_fscan_mode', 'output pin'], [31, 'com0/cmnlogic/i_cpc_cmn_right_abut/od_abut_right_dfx_fscan_mode', 'output pin'], [32, 'com0/cmnlogic/i_cpc_cmn_aongated_outputs/og_abut_right_dfx_fscan_mode', 'output pin'], [33, 'com0/cmnlogic/i_cpc_cmn_aongated_outputs/I_AND__ASN_332/OUT', 'BITWISE_AND'], [34, 'com0/cmnlogic/i_cpc_cmn_aongated_outputs/I_BNOT_N_26/OUT', 'BITWISE_NOT'], [35, 'com0/cmnlogic/i_cmn_dfx_ug/burnin_enable_sus', 'output pin'], [36, 'com0/cmnlogic/i_cmn_dfx_ug/cmn_dfxmaster_sus/burnin_enable_sus', 'output pin'], [37, 'com0/cmnlogic/i_cmn_dfx_ug/cmn_dfxmaster_sus/tap_sus_cfg_datareg/pdataout[27]', 'output pin'], [38, 'com0/cmnlogic/i_cmn_dfx_ug/cmn_dfxmaster_sus/tap_sus_cfg_datareg/pdataout/Q[27]', 'SEQ_FF']] ;
var RET_CONTROL_GLITCH_lane_14pcs_acu_glueacu_top0acu_suswell_top0acu_suswell_pwrctrl0I_MUX_os_dig_retention_en_hOUT = [['lane_14/datablock/dl_retention_flop', 'lane_14/pcs_acu_glue/acu_top0/os_vccdg_retention_en_h']] ;
var RET_CONTROL_GLITCH_lane_14pcs_acu_glueacu_top0acu_suswell_top0acu_suswell_pwrctrl0I_MUX_os_dig_retention_en_hOUT_TracePath = [[1, 'lane_14/pcs_acu_glue/acu_top0/acu_suswell_top0/acu_suswell_pwrctrl0/I_MUX_os_dig_retention_en_h/SEL', 'MUX'], [2, 'lane_14/pcs_acu_glue/acu_top0/acu_suswell_top0/acu_suswell_pwrctrl0/ig_dfx_fscan_mode', 'input pin'], [3, 'lane_14/pcs_acu_glue/acu_top0/acu_suswell_top0/ig_dfx_fscan_mode', 'input pin'], [4, 'lane_14/pcs_acu_glue/acu_top0/ig_dfx_fscan_mode', 'input pin'], [5, 'lane_14/pcs_acu_glue/id_dfx_fscan_mode', 'input pin'], [6, 'lane_14/i_abutdfx_fscan_mode', 'input pin'], [7, 'lane_13/o_abutdfx_fscan_mode', 'output pin'], [8, 'lane_13/pcs_acu_glue/og_dfx_fscan_mode', 'output pin'], [9, 'lane_13/pcs_acu_glue/acu_top0/og_dfx_fscan_mode', 'output pin'], [10, 'lane_13/pcs_acu_glue/acu_top0/acu_gaonwell_top0/og_dfx_fscan_mode', 'output pin'], [11, 'lane_12/o_abutdfx_fscan_mode', 'output pin'], [12, 'lane_12/pcs_acu_glue/og_dfx_fscan_mode', 'output pin'], [13, 'lane_12/pcs_acu_glue/acu_top0/og_dfx_fscan_mode', 'output pin'], [14, 'lane_12/pcs_acu_glue/acu_top0/acu_gaonwell_top0/og_dfx_fscan_mode', 'output pin'], [15, 'lane_11/o_abutdfx_fscan_mode', 'output pin'], [16, 'lane_11/pcs_acu_glue/og_dfx_fscan_mode', 'output pin'], [17, 'lane_11/pcs_acu_glue/acu_top0/og_dfx_fscan_mode', 'output pin'], [18, 'lane_11/pcs_acu_glue/acu_top0/acu_gaonwell_top0/og_dfx_fscan_mode', 'output pin'], [19, 'lane_10/o_abutdfx_fscan_mode', 'output pin'], [20, 'lane_10/pcs_acu_glue/og_dfx_fscan_mode', 'output pin'], [21, 'lane_10/pcs_acu_glue/acu_top0/og_dfx_fscan_mode', 'output pin'], [22, 'lane_10/pcs_acu_glue/acu_top0/acu_gaonwell_top0/og_dfx_fscan_mode', 'output pin'], [23, 'lane_9/o_abutdfx_fscan_mode', 'output pin'], [24, 'lane_9/pcs_acu_glue/og_dfx_fscan_mode', 'output pin'], [25, 'lane_9/pcs_acu_glue/acu_top0/og_dfx_fscan_mode', 'output pin'], [26, 'lane_9/pcs_acu_glue/acu_top0/acu_gaonwell_top0/og_dfx_fscan_mode', 'output pin'], [27, 'lane_8/o_abutdfx_fscan_mode', 'output pin'], [28, 'lane_8/pcs_acu_glue/og_dfx_fscan_mode', 'output pin'], [29, 'lane_8/pcs_acu_glue/acu_top0/og_dfx_fscan_mode', 'output pin'], [30, 'lane_8/pcs_acu_glue/acu_top0/acu_gaonwell_top0/og_dfx_fscan_mode', 'output pin'], [31, 'com0/od_abut_right_dfx_fscan_mode', 'output pin'], [32, 'com0/cmnlogic/og_abut_right_dfx_fscan_mode', 'output pin'], [33, 'com0/cmnlogic/i_cpc_cmn_right_abut/od_abut_right_dfx_fscan_mode', 'output pin'], [34, 'com0/cmnlogic/i_cpc_cmn_aongated_outputs/og_abut_right_dfx_fscan_mode', 'output pin'], [35, 'com0/cmnlogic/i_cpc_cmn_aongated_outputs/I_AND__ASN_332/OUT', 'BITWISE_AND'], [36, 'com0/cmnlogic/i_cpc_cmn_aongated_outputs/I_BNOT_N_26/OUT', 'BITWISE_NOT'], [37, 'com0/cmnlogic/i_cmn_dfx_ug/burnin_enable_sus', 'output pin'], [38, 'com0/cmnlogic/i_cmn_dfx_ug/cmn_dfxmaster_sus/burnin_enable_sus', 'output pin'], [39, 'com0/cmnlogic/i_cmn_dfx_ug/cmn_dfxmaster_sus/tap_sus_cfg_datareg/pdataout[27]', 'output pin'], [40, 'com0/cmnlogic/i_cmn_dfx_ug/cmn_dfxmaster_sus/tap_sus_cfg_datareg/pdataout/Q[27]', 'SEQ_FF']] ;
var RET_CONTROL_GLITCH_lane_14pcs_acu_gluecpc_pcs_mg_wrapperpcscpc_pcs_base0cpc_pcs_suswelltop0I_MUX_o_retention_en_pclkOUT = [['lane_14/datablock/dl_retention_flop_pclk', 'lane_14/pcs_acu_glue/cpc_pcs_mg_wrapper/pcs/cpc_pcs_base0/cpc_pcs_suswelltop0/o_retention_en_pclk']] ;
var RET_CONTROL_GLITCH_lane_14pcs_acu_gluecpc_pcs_mg_wrapperpcscpc_pcs_base0cpc_pcs_suswelltop0I_MUX_o_retention_en_pclkOUT_TracePath = [[1, 'lane_14/pcs_acu_glue/cpc_pcs_mg_wrapper/pcs/cpc_pcs_base0/cpc_pcs_suswelltop0/I_MUX_o_retention_en_pclk/SEL', 'MUX'], [2, 'lane_14/pcs_acu_glue/cpc_pcs_mg_wrapper/pcs/cpc_pcs_base0/cpc_pcs_suswelltop0/i_dfx_fscan_mode', 'input pin'], [3, 'lane_14/pcs_acu_glue/cpc_pcs_mg_wrapper/pcs/cpc_pcs_base0/cpc_pcs_aonwelltop0/o_dfx_fscan_mode_aon', 'output pin'], [4, 'lane_14/pcs_acu_glue/cpc_pcs_mg_wrapper/pcs/cpc_pcs_base0/i_dfx_fscan_mode', 'input pin'], [5, 'lane_14/pcs_acu_glue/cpc_pcs_mg_wrapper/pcs/i_dfx_fscan_mode', 'input pin'], [6, 'lane_14/pcs_acu_glue/cpc_pcs_mg_wrapper/is_dfx_fscan_mode', 'input pin'], [7, 'lane_14/pcs_acu_glue/id_dfx_fscan_mode', 'input pin'], [8, 'lane_14/i_abutdfx_fscan_mode', 'input pin'], [9, 'lane_13/o_abutdfx_fscan_mode', 'output pin'], [10, 'lane_13/pcs_acu_glue/og_dfx_fscan_mode', 'output pin'], [11, 'lane_13/pcs_acu_glue/acu_top0/og_dfx_fscan_mode', 'output pin'], [12, 'lane_13/pcs_acu_glue/acu_top0/acu_gaonwell_top0/og_dfx_fscan_mode', 'output pin'], [13, 'lane_12/o_abutdfx_fscan_mode', 'output pin'], [14, 'lane_12/pcs_acu_glue/og_dfx_fscan_mode', 'output pin'], [15, 'lane_12/pcs_acu_glue/acu_top0/og_dfx_fscan_mode', 'output pin'], [16, 'lane_12/pcs_acu_glue/acu_top0/acu_gaonwell_top0/og_dfx_fscan_mode', 'output pin'], [17, 'lane_11/o_abutdfx_fscan_mode', 'output pin'], [18, 'lane_11/pcs_acu_glue/og_dfx_fscan_mode', 'output pin'], [19, 'lane_11/pcs_acu_glue/acu_top0/og_dfx_fscan_mode', 'output pin'], [20, 'lane_11/pcs_acu_glue/acu_top0/acu_gaonwell_top0/og_dfx_fscan_mode', 'output pin'], [21, 'lane_10/o_abutdfx_fscan_mode', 'output pin'], [22, 'lane_10/pcs_acu_glue/og_dfx_fscan_mode', 'output pin'], [23, 'lane_10/pcs_acu_glue/acu_top0/og_dfx_fscan_mode', 'output pin'], [24, 'lane_10/pcs_acu_glue/acu_top0/acu_gaonwell_top0/og_dfx_fscan_mode', 'output pin'], [25, 'lane_9/o_abutdfx_fscan_mode', 'output pin'], [26, 'lane_9/pcs_acu_glue/og_dfx_fscan_mode', 'output pin'], [27, 'lane_9/pcs_acu_glue/acu_top0/og_dfx_fscan_mode', 'output pin'], [28, 'lane_9/pcs_acu_glue/acu_top0/acu_gaonwell_top0/og_dfx_fscan_mode', 'output pin'], [29, 'lane_8/o_abutdfx_fscan_mode', 'output pin'], [30, 'lane_8/pcs_acu_glue/og_dfx_fscan_mode', 'output pin'], [31, 'lane_8/pcs_acu_glue/acu_top0/og_dfx_fscan_mode', 'output pin'], [32, 'lane_8/pcs_acu_glue/acu_top0/acu_gaonwell_top0/og_dfx_fscan_mode', 'output pin'], [33, 'com0/od_abut_right_dfx_fscan_mode', 'output pin'], [34, 'com0/cmnlogic/og_abut_right_dfx_fscan_mode', 'output pin'], [35, 'com0/cmnlogic/i_cpc_cmn_right_abut/od_abut_right_dfx_fscan_mode', 'output pin'], [36, 'com0/cmnlogic/i_cpc_cmn_aongated_outputs/og_abut_right_dfx_fscan_mode', 'output pin'], [37, 'com0/cmnlogic/i_cpc_cmn_aongated_outputs/I_AND__ASN_332/OUT', 'BITWISE_AND'], [38, 'com0/cmnlogic/i_cpc_cmn_aongated_outputs/I_BNOT_N_26/OUT', 'BITWISE_NOT'], [39, 'com0/cmnlogic/i_cmn_dfx_ug/burnin_enable_sus', 'output pin'], [40, 'com0/cmnlogic/i_cmn_dfx_ug/cmn_dfxmaster_sus/burnin_enable_sus', 'output pin'], [41, 'com0/cmnlogic/i_cmn_dfx_ug/cmn_dfxmaster_sus/tap_sus_cfg_datareg/pdataout[27]', 'output pin'], [42, 'com0/cmnlogic/i_cmn_dfx_ug/cmn_dfxmaster_sus/tap_sus_cfg_datareg/pdataout/Q[27]', 'SEQ_FF']] ;
var RET_CONTROL_GLITCH_lane_15pcs_acu_glueacu_top0acu_suswell_top0acu_suswell_pwrctrl0I_MUX_os_dig_retention_en_hOUT = [['lane_15/datablock/dl_retention_flop', 'lane_15/pcs_acu_glue/acu_top0/os_vccdg_retention_en_h']] ;
var RET_CONTROL_GLITCH_lane_15pcs_acu_glueacu_top0acu_suswell_top0acu_suswell_pwrctrl0I_MUX_os_dig_retention_en_hOUT_TracePath = [[1, 'lane_15/pcs_acu_glue/acu_top0/acu_suswell_top0/acu_suswell_pwrctrl0/I_MUX_os_dig_retention_en_h/SEL', 'MUX'], [2, 'lane_15/pcs_acu_glue/acu_top0/acu_suswell_top0/acu_suswell_pwrctrl0/ig_dfx_fscan_mode', 'input pin'], [3, 'lane_15/pcs_acu_glue/acu_top0/acu_suswell_top0/ig_dfx_fscan_mode', 'input pin'], [4, 'lane_15/pcs_acu_glue/acu_top0/ig_dfx_fscan_mode', 'input pin'], [5, 'lane_15/pcs_acu_glue/id_dfx_fscan_mode', 'input pin'], [6, 'lane_15/i_abutdfx_fscan_mode', 'input pin'], [7, 'lane_14/o_abutdfx_fscan_mode', 'output pin'], [8, 'lane_14/pcs_acu_glue/og_dfx_fscan_mode', 'output pin'], [9, 'lane_14/pcs_acu_glue/acu_top0/og_dfx_fscan_mode', 'output pin'], [10, 'lane_14/pcs_acu_glue/acu_top0/acu_gaonwell_top0/og_dfx_fscan_mode', 'output pin'], [11, 'lane_13/o_abutdfx_fscan_mode', 'output pin'], [12, 'lane_13/pcs_acu_glue/og_dfx_fscan_mode', 'output pin'], [13, 'lane_13/pcs_acu_glue/acu_top0/og_dfx_fscan_mode', 'output pin'], [14, 'lane_13/pcs_acu_glue/acu_top0/acu_gaonwell_top0/og_dfx_fscan_mode', 'output pin'], [15, 'lane_12/o_abutdfx_fscan_mode', 'output pin'], [16, 'lane_12/pcs_acu_glue/og_dfx_fscan_mode', 'output pin'], [17, 'lane_12/pcs_acu_glue/acu_top0/og_dfx_fscan_mode', 'output pin'], [18, 'lane_12/pcs_acu_glue/acu_top0/acu_gaonwell_top0/og_dfx_fscan_mode', 'output pin'], [19, 'lane_11/o_abutdfx_fscan_mode', 'output pin'], [20, 'lane_11/pcs_acu_glue/og_dfx_fscan_mode', 'output pin'], [21, 'lane_11/pcs_acu_glue/acu_top0/og_dfx_fscan_mode', 'output pin'], [22, 'lane_11/pcs_acu_glue/acu_top0/acu_gaonwell_top0/og_dfx_fscan_mode', 'output pin'], [23, 'lane_10/o_abutdfx_fscan_mode', 'output pin'], [24, 'lane_10/pcs_acu_glue/og_dfx_fscan_mode', 'output pin'], [25, 'lane_10/pcs_acu_glue/acu_top0/og_dfx_fscan_mode', 'output pin'], [26, 'lane_10/pcs_acu_glue/acu_top0/acu_gaonwell_top0/og_dfx_fscan_mode', 'output pin'], [27, 'lane_9/o_abutdfx_fscan_mode', 'output pin'], [28, 'lane_9/pcs_acu_glue/og_dfx_fscan_mode', 'output pin'], [29, 'lane_9/pcs_acu_glue/acu_top0/og_dfx_fscan_mode', 'output pin'], [30, 'lane_9/pcs_acu_glue/acu_top0/acu_gaonwell_top0/og_dfx_fscan_mode', 'output pin'], [31, 'lane_8/o_abutdfx_fscan_mode', 'output pin'], [32, 'lane_8/pcs_acu_glue/og_dfx_fscan_mode', 'output pin'], [33, 'lane_8/pcs_acu_glue/acu_top0/og_dfx_fscan_mode', 'output pin'], [34, 'lane_8/pcs_acu_glue/acu_top0/acu_gaonwell_top0/og_dfx_fscan_mode', 'output pin'], [35, 'com0/od_abut_right_dfx_fscan_mode', 'output pin'], [36, 'com0/cmnlogic/og_abut_right_dfx_fscan_mode', 'output pin'], [37, 'com0/cmnlogic/i_cpc_cmn_right_abut/od_abut_right_dfx_fscan_mode', 'output pin'], [38, 'com0/cmnlogic/i_cpc_cmn_aongated_outputs/og_abut_right_dfx_fscan_mode', 'output pin'], [39, 'com0/cmnlogic/i_cpc_cmn_aongated_outputs/I_AND__ASN_332/OUT', 'BITWISE_AND'], [40, 'com0/cmnlogic/i_cpc_cmn_aongated_outputs/I_BNOT_N_26/OUT', 'BITWISE_NOT'], [41, 'com0/cmnlogic/i_cmn_dfx_ug/burnin_enable_sus', 'output pin'], [42, 'com0/cmnlogic/i_cmn_dfx_ug/cmn_dfxmaster_sus/burnin_enable_sus', 'output pin'], [43, 'com0/cmnlogic/i_cmn_dfx_ug/cmn_dfxmaster_sus/tap_sus_cfg_datareg/pdataout[27]', 'output pin'], [44, 'com0/cmnlogic/i_cmn_dfx_ug/cmn_dfxmaster_sus/tap_sus_cfg_datareg/pdataout/Q[27]', 'SEQ_FF']] ;
var RET_CONTROL_GLITCH_lane_15pcs_acu_gluecpc_pcs_mg_wrapperpcscpc_pcs_base0cpc_pcs_suswelltop0I_MUX_o_retention_en_pclkOUT = [['lane_15/datablock/dl_retention_flop_pclk', 'lane_15/pcs_acu_glue/cpc_pcs_mg_wrapper/pcs/cpc_pcs_base0/cpc_pcs_suswelltop0/o_retention_en_pclk']] ;
var RET_CONTROL_GLITCH_lane_15pcs_acu_gluecpc_pcs_mg_wrapperpcscpc_pcs_base0cpc_pcs_suswelltop0I_MUX_o_retention_en_pclkOUT_TracePath = [[1, 'lane_15/pcs_acu_glue/cpc_pcs_mg_wrapper/pcs/cpc_pcs_base0/cpc_pcs_suswelltop0/I_MUX_o_retention_en_pclk/SEL', 'MUX'], [2, 'lane_15/pcs_acu_glue/cpc_pcs_mg_wrapper/pcs/cpc_pcs_base0/cpc_pcs_suswelltop0/i_dfx_fscan_mode', 'input pin'], [3, 'lane_15/pcs_acu_glue/cpc_pcs_mg_wrapper/pcs/cpc_pcs_base0/cpc_pcs_aonwelltop0/o_dfx_fscan_mode_aon', 'output pin'], [4, 'lane_15/pcs_acu_glue/cpc_pcs_mg_wrapper/pcs/cpc_pcs_base0/i_dfx_fscan_mode', 'input pin'], [5, 'lane_15/pcs_acu_glue/cpc_pcs_mg_wrapper/pcs/i_dfx_fscan_mode', 'input pin'], [6, 'lane_15/pcs_acu_glue/cpc_pcs_mg_wrapper/is_dfx_fscan_mode', 'input pin'], [7, 'lane_15/pcs_acu_glue/id_dfx_fscan_mode', 'input pin'], [8, 'lane_15/i_abutdfx_fscan_mode', 'input pin'], [9, 'lane_14/o_abutdfx_fscan_mode', 'output pin'], [10, 'lane_14/pcs_acu_glue/og_dfx_fscan_mode', 'output pin'], [11, 'lane_14/pcs_acu_glue/acu_top0/og_dfx_fscan_mode', 'output pin'], [12, 'lane_14/pcs_acu_glue/acu_top0/acu_gaonwell_top0/og_dfx_fscan_mode', 'output pin'], [13, 'lane_13/o_abutdfx_fscan_mode', 'output pin'], [14, 'lane_13/pcs_acu_glue/og_dfx_fscan_mode', 'output pin'], [15, 'lane_13/pcs_acu_glue/acu_top0/og_dfx_fscan_mode', 'output pin'], [16, 'lane_13/pcs_acu_glue/acu_top0/acu_gaonwell_top0/og_dfx_fscan_mode', 'output pin'], [17, 'lane_12/o_abutdfx_fscan_mode', 'output pin'], [18, 'lane_12/pcs_acu_glue/og_dfx_fscan_mode', 'output pin'], [19, 'lane_12/pcs_acu_glue/acu_top0/og_dfx_fscan_mode', 'output pin'], [20, 'lane_12/pcs_acu_glue/acu_top0/acu_gaonwell_top0/og_dfx_fscan_mode', 'output pin'], [21, 'lane_11/o_abutdfx_fscan_mode', 'output pin'], [22, 'lane_11/pcs_acu_glue/og_dfx_fscan_mode', 'output pin'], [23, 'lane_11/pcs_acu_glue/acu_top0/og_dfx_fscan_mode', 'output pin'], [24, 'lane_11/pcs_acu_glue/acu_top0/acu_gaonwell_top0/og_dfx_fscan_mode', 'output pin'], [25, 'lane_10/o_abutdfx_fscan_mode', 'output pin'], [26, 'lane_10/pcs_acu_glue/og_dfx_fscan_mode', 'output pin'], [27, 'lane_10/pcs_acu_glue/acu_top0/og_dfx_fscan_mode', 'output pin'], [28, 'lane_10/pcs_acu_glue/acu_top0/acu_gaonwell_top0/og_dfx_fscan_mode', 'output pin'], [29, 'lane_9/o_abutdfx_fscan_mode', 'output pin'], [30, 'lane_9/pcs_acu_glue/og_dfx_fscan_mode', 'output pin'], [31, 'lane_9/pcs_acu_glue/acu_top0/og_dfx_fscan_mode', 'output pin'], [32, 'lane_9/pcs_acu_glue/acu_top0/acu_gaonwell_top0/og_dfx_fscan_mode', 'output pin'], [33, 'lane_8/o_abutdfx_fscan_mode', 'output pin'], [34, 'lane_8/pcs_acu_glue/og_dfx_fscan_mode', 'output pin'], [35, 'lane_8/pcs_acu_glue/acu_top0/og_dfx_fscan_mode', 'output pin'], [36, 'lane_8/pcs_acu_glue/acu_top0/acu_gaonwell_top0/og_dfx_fscan_mode', 'output pin'], [37, 'com0/od_abut_right_dfx_fscan_mode', 'output pin'], [38, 'com0/cmnlogic/og_abut_right_dfx_fscan_mode', 'output pin'], [39, 'com0/cmnlogic/i_cpc_cmn_right_abut/od_abut_right_dfx_fscan_mode', 'output pin'], [40, 'com0/cmnlogic/i_cpc_cmn_aongated_outputs/og_abut_right_dfx_fscan_mode', 'output pin'], [41, 'com0/cmnlogic/i_cpc_cmn_aongated_outputs/I_AND__ASN_332/OUT', 'BITWISE_AND'], [42, 'com0/cmnlogic/i_cpc_cmn_aongated_outputs/I_BNOT_N_26/OUT', 'BITWISE_NOT'], [43, 'com0/cmnlogic/i_cmn_dfx_ug/burnin_enable_sus', 'output pin'], [44, 'com0/cmnlogic/i_cmn_dfx_ug/cmn_dfxmaster_sus/burnin_enable_sus', 'output pin'], [45, 'com0/cmnlogic/i_cmn_dfx_ug/cmn_dfxmaster_sus/tap_sus_cfg_datareg/pdataout[27]', 'output pin'], [46, 'com0/cmnlogic/i_cmn_dfx_ug/cmn_dfxmaster_sus/tap_sus_cfg_datareg/pdataout/Q[27]', 'SEQ_FF']] ;
var RET_CONTROL_GLITCH_lane_2pcs_acu_glueacu_top0acu_suswell_top0acu_suswell_pwrctrl0I_MUX_os_dig_retention_en_hOUT = [['lane_2/datablock/dl_retention_flop', 'lane_2/pcs_acu_glue/acu_top0/os_vccdg_retention_en_h']] ;
var RET_CONTROL_GLITCH_lane_2pcs_acu_glueacu_top0acu_suswell_top0acu_suswell_pwrctrl0I_MUX_os_dig_retention_en_hOUT_TracePath = [[1, 'lane_2/pcs_acu_glue/acu_top0/acu_suswell_top0/acu_suswell_pwrctrl0/I_MUX_os_dig_retention_en_h/SEL', 'MUX'], [2, 'lane_2/pcs_acu_glue/acu_top0/acu_suswell_top0/acu_suswell_pwrctrl0/ig_dfx_fscan_mode', 'input pin'], [3, 'lane_2/pcs_acu_glue/acu_top0/acu_suswell_top0/ig_dfx_fscan_mode', 'input pin'], [4, 'lane_2/pcs_acu_glue/acu_top0/ig_dfx_fscan_mode', 'input pin'], [5, 'lane_2/pcs_acu_glue/id_dfx_fscan_mode', 'input pin'], [6, 'lane_2/i_abutdfx_fscan_mode', 'input pin'], [7, 'lane_3/o_abutdfx_fscan_mode', 'output pin'], [8, 'lane_3/pcs_acu_glue/og_dfx_fscan_mode', 'output pin'], [9, 'lane_3/pcs_acu_glue/acu_top0/og_dfx_fscan_mode', 'output pin'], [10, 'lane_3/pcs_acu_glue/acu_top0/acu_gaonwell_top0/og_dfx_fscan_mode', 'output pin'], [11, 'lane_4/o_abutdfx_fscan_mode', 'output pin'], [12, 'lane_4/pcs_acu_glue/og_dfx_fscan_mode', 'output pin'], [13, 'lane_4/pcs_acu_glue/acu_top0/og_dfx_fscan_mode', 'output pin'], [14, 'lane_4/pcs_acu_glue/acu_top0/acu_gaonwell_top0/og_dfx_fscan_mode', 'output pin'], [15, 'lane_5/o_abutdfx_fscan_mode', 'output pin'], [16, 'lane_5/pcs_acu_glue/og_dfx_fscan_mode', 'output pin'], [17, 'lane_5/pcs_acu_glue/acu_top0/og_dfx_fscan_mode', 'output pin'], [18, 'lane_5/pcs_acu_glue/acu_top0/acu_gaonwell_top0/og_dfx_fscan_mode', 'output pin'], [19, 'lane_6/o_abutdfx_fscan_mode', 'output pin'], [20, 'lane_6/pcs_acu_glue/og_dfx_fscan_mode', 'output pin'], [21, 'lane_6/pcs_acu_glue/acu_top0/og_dfx_fscan_mode', 'output pin'], [22, 'lane_6/pcs_acu_glue/acu_top0/acu_gaonwell_top0/og_dfx_fscan_mode', 'output pin'], [23, 'lane_7/o_abutdfx_fscan_mode', 'output pin'], [24, 'lane_7/pcs_acu_glue/og_dfx_fscan_mode', 'output pin'], [25, 'lane_7/pcs_acu_glue/acu_top0/og_dfx_fscan_mode', 'output pin'], [26, 'lane_7/pcs_acu_glue/acu_top0/acu_gaonwell_top0/og_dfx_fscan_mode', 'output pin'], [27, 'com0/od_abut_left_dfx_fscan_mode', 'output pin'], [28, 'com0/cmnlogic/og_abut_left_dfx_fscan_mode', 'output pin'], [29, 'com0/cmnlogic/i_cpc_cmn_left_abut/od_abut_left_dfx_fscan_mode', 'output pin'], [30, 'com0/cmnlogic/i_cpc_cmn_aongated_outputs/og_abut_left_dfx_fscan_mode', 'output pin'], [31, 'com0/cmnlogic/i_cpc_cmn_aongated_outputs/I_AND__ASN_322/OUT', 'BITWISE_AND'], [32, 'com0/cmnlogic/i_cpc_cmn_aongated_outputs/I_BNOT_N_26/OUT', 'BITWISE_NOT'], [33, 'com0/cmnlogic/i_cmn_dfx_ug/burnin_enable_sus', 'output pin'], [34, 'com0/cmnlogic/i_cmn_dfx_ug/cmn_dfxmaster_sus/burnin_enable_sus', 'output pin'], [35, 'com0/cmnlogic/i_cmn_dfx_ug/cmn_dfxmaster_sus/tap_sus_cfg_datareg/pdataout[27]', 'output pin'], [36, 'com0/cmnlogic/i_cmn_dfx_ug/cmn_dfxmaster_sus/tap_sus_cfg_datareg/pdataout/Q[27]', 'SEQ_FF']] ;
var RET_CONTROL_GLITCH_lane_2pcs_acu_gluecpc_pcs_mg_wrapperpcscpc_pcs_base0cpc_pcs_suswelltop0I_MUX_o_retention_en_pclkOUT = [['lane_2/datablock/dl_retention_flop_pclk', 'lane_2/pcs_acu_glue/cpc_pcs_mg_wrapper/pcs/cpc_pcs_base0/cpc_pcs_suswelltop0/o_retention_en_pclk']] ;
var RET_CONTROL_GLITCH_lane_2pcs_acu_gluecpc_pcs_mg_wrapperpcscpc_pcs_base0cpc_pcs_suswelltop0I_MUX_o_retention_en_pclkOUT_TracePath = [[1, 'lane_2/pcs_acu_glue/cpc_pcs_mg_wrapper/pcs/cpc_pcs_base0/cpc_pcs_suswelltop0/I_MUX_o_retention_en_pclk/SEL', 'MUX'], [2, 'lane_2/pcs_acu_glue/cpc_pcs_mg_wrapper/pcs/cpc_pcs_base0/cpc_pcs_suswelltop0/i_dfx_fscan_mode', 'input pin'], [3, 'lane_2/pcs_acu_glue/cpc_pcs_mg_wrapper/pcs/cpc_pcs_base0/cpc_pcs_aonwelltop0/o_dfx_fscan_mode_aon', 'output pin'], [4, 'lane_2/pcs_acu_glue/cpc_pcs_mg_wrapper/pcs/cpc_pcs_base0/i_dfx_fscan_mode', 'input pin'], [5, 'lane_2/pcs_acu_glue/cpc_pcs_mg_wrapper/pcs/i_dfx_fscan_mode', 'input pin'], [6, 'lane_2/pcs_acu_glue/cpc_pcs_mg_wrapper/is_dfx_fscan_mode', 'input pin'], [7, 'lane_2/pcs_acu_glue/id_dfx_fscan_mode', 'input pin'], [8, 'lane_2/i_abutdfx_fscan_mode', 'input pin'], [9, 'lane_3/o_abutdfx_fscan_mode', 'output pin'], [10, 'lane_3/pcs_acu_glue/og_dfx_fscan_mode', 'output pin'], [11, 'lane_3/pcs_acu_glue/acu_top0/og_dfx_fscan_mode', 'output pin'], [12, 'lane_3/pcs_acu_glue/acu_top0/acu_gaonwell_top0/og_dfx_fscan_mode', 'output pin'], [13, 'lane_4/o_abutdfx_fscan_mode', 'output pin'], [14, 'lane_4/pcs_acu_glue/og_dfx_fscan_mode', 'output pin'], [15, 'lane_4/pcs_acu_glue/acu_top0/og_dfx_fscan_mode', 'output pin'], [16, 'lane_4/pcs_acu_glue/acu_top0/acu_gaonwell_top0/og_dfx_fscan_mode', 'output pin'], [17, 'lane_5/o_abutdfx_fscan_mode', 'output pin'], [18, 'lane_5/pcs_acu_glue/og_dfx_fscan_mode', 'output pin'], [19, 'lane_5/pcs_acu_glue/acu_top0/og_dfx_fscan_mode', 'output pin'], [20, 'lane_5/pcs_acu_glue/acu_top0/acu_gaonwell_top0/og_dfx_fscan_mode', 'output pin'], [21, 'lane_6/o_abutdfx_fscan_mode', 'output pin'], [22, 'lane_6/pcs_acu_glue/og_dfx_fscan_mode', 'output pin'], [23, 'lane_6/pcs_acu_glue/acu_top0/og_dfx_fscan_mode', 'output pin'], [24, 'lane_6/pcs_acu_glue/acu_top0/acu_gaonwell_top0/og_dfx_fscan_mode', 'output pin'], [25, 'lane_7/o_abutdfx_fscan_mode', 'output pin'], [26, 'lane_7/pcs_acu_glue/og_dfx_fscan_mode', 'output pin'], [27, 'lane_7/pcs_acu_glue/acu_top0/og_dfx_fscan_mode', 'output pin'], [28, 'lane_7/pcs_acu_glue/acu_top0/acu_gaonwell_top0/og_dfx_fscan_mode', 'output pin'], [29, 'com0/od_abut_left_dfx_fscan_mode', 'output pin'], [30, 'com0/cmnlogic/og_abut_left_dfx_fscan_mode', 'output pin'], [31, 'com0/cmnlogic/i_cpc_cmn_left_abut/od_abut_left_dfx_fscan_mode', 'output pin'], [32, 'com0/cmnlogic/i_cpc_cmn_aongated_outputs/og_abut_left_dfx_fscan_mode', 'output pin'], [33, 'com0/cmnlogic/i_cpc_cmn_aongated_outputs/I_AND__ASN_322/OUT', 'BITWISE_AND'], [34, 'com0/cmnlogic/i_cpc_cmn_aongated_outputs/I_BNOT_N_26/OUT', 'BITWISE_NOT'], [35, 'com0/cmnlogic/i_cmn_dfx_ug/burnin_enable_sus', 'output pin'], [36, 'com0/cmnlogic/i_cmn_dfx_ug/cmn_dfxmaster_sus/burnin_enable_sus', 'output pin'], [37, 'com0/cmnlogic/i_cmn_dfx_ug/cmn_dfxmaster_sus/tap_sus_cfg_datareg/pdataout[27]', 'output pin'], [38, 'com0/cmnlogic/i_cmn_dfx_ug/cmn_dfxmaster_sus/tap_sus_cfg_datareg/pdataout/Q[27]', 'SEQ_FF']] ;
var RET_CONTROL_GLITCH_lane_3pcs_acu_glueacu_top0acu_suswell_top0acu_suswell_pwrctrl0I_MUX_os_dig_retention_en_hOUT = [['lane_3/datablock/dl_retention_flop', 'lane_3/pcs_acu_glue/acu_top0/os_vccdg_retention_en_h']] ;
var RET_CONTROL_GLITCH_lane_3pcs_acu_glueacu_top0acu_suswell_top0acu_suswell_pwrctrl0I_MUX_os_dig_retention_en_hOUT_TracePath = [[1, 'lane_3/pcs_acu_glue/acu_top0/acu_suswell_top0/acu_suswell_pwrctrl0/I_MUX_os_dig_retention_en_h/SEL', 'MUX'], [2, 'lane_3/pcs_acu_glue/acu_top0/acu_suswell_top0/acu_suswell_pwrctrl0/ig_dfx_fscan_mode', 'input pin'], [3, 'lane_3/pcs_acu_glue/acu_top0/acu_suswell_top0/ig_dfx_fscan_mode', 'input pin'], [4, 'lane_3/pcs_acu_glue/acu_top0/ig_dfx_fscan_mode', 'input pin'], [5, 'lane_3/pcs_acu_glue/id_dfx_fscan_mode', 'input pin'], [6, 'lane_3/i_abutdfx_fscan_mode', 'input pin'], [7, 'lane_4/o_abutdfx_fscan_mode', 'output pin'], [8, 'lane_4/pcs_acu_glue/og_dfx_fscan_mode', 'output pin'], [9, 'lane_4/pcs_acu_glue/acu_top0/og_dfx_fscan_mode', 'output pin'], [10, 'lane_4/pcs_acu_glue/acu_top0/acu_gaonwell_top0/og_dfx_fscan_mode', 'output pin'], [11, 'lane_5/o_abutdfx_fscan_mode', 'output pin'], [12, 'lane_5/pcs_acu_glue/og_dfx_fscan_mode', 'output pin'], [13, 'lane_5/pcs_acu_glue/acu_top0/og_dfx_fscan_mode', 'output pin'], [14, 'lane_5/pcs_acu_glue/acu_top0/acu_gaonwell_top0/og_dfx_fscan_mode', 'output pin'], [15, 'lane_6/o_abutdfx_fscan_mode', 'output pin'], [16, 'lane_6/pcs_acu_glue/og_dfx_fscan_mode', 'output pin'], [17, 'lane_6/pcs_acu_glue/acu_top0/og_dfx_fscan_mode', 'output pin'], [18, 'lane_6/pcs_acu_glue/acu_top0/acu_gaonwell_top0/og_dfx_fscan_mode', 'output pin'], [19, 'lane_7/o_abutdfx_fscan_mode', 'output pin'], [20, 'lane_7/pcs_acu_glue/og_dfx_fscan_mode', 'output pin'], [21, 'lane_7/pcs_acu_glue/acu_top0/og_dfx_fscan_mode', 'output pin'], [22, 'lane_7/pcs_acu_glue/acu_top0/acu_gaonwell_top0/og_dfx_fscan_mode', 'output pin'], [23, 'com0/od_abut_left_dfx_fscan_mode', 'output pin'], [24, 'com0/cmnlogic/og_abut_left_dfx_fscan_mode', 'output pin'], [25, 'com0/cmnlogic/i_cpc_cmn_left_abut/od_abut_left_dfx_fscan_mode', 'output pin'], [26, 'com0/cmnlogic/i_cpc_cmn_aongated_outputs/og_abut_left_dfx_fscan_mode', 'output pin'], [27, 'com0/cmnlogic/i_cpc_cmn_aongated_outputs/I_AND__ASN_322/OUT', 'BITWISE_AND'], [28, 'com0/cmnlogic/i_cpc_cmn_aongated_outputs/I_BNOT_N_26/OUT', 'BITWISE_NOT'], [29, 'com0/cmnlogic/i_cmn_dfx_ug/burnin_enable_sus', 'output pin'], [30, 'com0/cmnlogic/i_cmn_dfx_ug/cmn_dfxmaster_sus/burnin_enable_sus', 'output pin'], [31, 'com0/cmnlogic/i_cmn_dfx_ug/cmn_dfxmaster_sus/tap_sus_cfg_datareg/pdataout[27]', 'output pin'], [32, 'com0/cmnlogic/i_cmn_dfx_ug/cmn_dfxmaster_sus/tap_sus_cfg_datareg/pdataout/Q[27]', 'SEQ_FF']] ;
var RET_CONTROL_GLITCH_lane_3pcs_acu_gluecpc_pcs_mg_wrapperpcscpc_pcs_base0cpc_pcs_suswelltop0I_MUX_o_retention_en_pclkOUT = [['lane_3/datablock/dl_retention_flop_pclk', 'lane_3/pcs_acu_glue/cpc_pcs_mg_wrapper/pcs/cpc_pcs_base0/cpc_pcs_suswelltop0/o_retention_en_pclk']] ;
var RET_CONTROL_GLITCH_lane_3pcs_acu_gluecpc_pcs_mg_wrapperpcscpc_pcs_base0cpc_pcs_suswelltop0I_MUX_o_retention_en_pclkOUT_TracePath = [[1, 'lane_3/pcs_acu_glue/cpc_pcs_mg_wrapper/pcs/cpc_pcs_base0/cpc_pcs_suswelltop0/I_MUX_o_retention_en_pclk/SEL', 'MUX'], [2, 'lane_3/pcs_acu_glue/cpc_pcs_mg_wrapper/pcs/cpc_pcs_base0/cpc_pcs_suswelltop0/i_dfx_fscan_mode', 'input pin'], [3, 'lane_3/pcs_acu_glue/cpc_pcs_mg_wrapper/pcs/cpc_pcs_base0/cpc_pcs_aonwelltop0/o_dfx_fscan_mode_aon', 'output pin'], [4, 'lane_3/pcs_acu_glue/cpc_pcs_mg_wrapper/pcs/cpc_pcs_base0/i_dfx_fscan_mode', 'input pin'], [5, 'lane_3/pcs_acu_glue/cpc_pcs_mg_wrapper/pcs/i_dfx_fscan_mode', 'input pin'], [6, 'lane_3/pcs_acu_glue/cpc_pcs_mg_wrapper/is_dfx_fscan_mode', 'input pin'], [7, 'lane_3/pcs_acu_glue/id_dfx_fscan_mode', 'input pin'], [8, 'lane_3/i_abutdfx_fscan_mode', 'input pin'], [9, 'lane_4/o_abutdfx_fscan_mode', 'output pin'], [10, 'lane_4/pcs_acu_glue/og_dfx_fscan_mode', 'output pin'], [11, 'lane_4/pcs_acu_glue/acu_top0/og_dfx_fscan_mode', 'output pin'], [12, 'lane_4/pcs_acu_glue/acu_top0/acu_gaonwell_top0/og_dfx_fscan_mode', 'output pin'], [13, 'lane_5/o_abutdfx_fscan_mode', 'output pin'], [14, 'lane_5/pcs_acu_glue/og_dfx_fscan_mode', 'output pin'], [15, 'lane_5/pcs_acu_glue/acu_top0/og_dfx_fscan_mode', 'output pin'], [16, 'lane_5/pcs_acu_glue/acu_top0/acu_gaonwell_top0/og_dfx_fscan_mode', 'output pin'], [17, 'lane_6/o_abutdfx_fscan_mode', 'output pin'], [18, 'lane_6/pcs_acu_glue/og_dfx_fscan_mode', 'output pin'], [19, 'lane_6/pcs_acu_glue/acu_top0/og_dfx_fscan_mode', 'output pin'], [20, 'lane_6/pcs_acu_glue/acu_top0/acu_gaonwell_top0/og_dfx_fscan_mode', 'output pin'], [21, 'lane_7/o_abutdfx_fscan_mode', 'output pin'], [22, 'lane_7/pcs_acu_glue/og_dfx_fscan_mode', 'output pin'], [23, 'lane_7/pcs_acu_glue/acu_top0/og_dfx_fscan_mode', 'output pin'], [24, 'lane_7/pcs_acu_glue/acu_top0/acu_gaonwell_top0/og_dfx_fscan_mode', 'output pin'], [25, 'com0/od_abut_left_dfx_fscan_mode', 'output pin'], [26, 'com0/cmnlogic/og_abut_left_dfx_fscan_mode', 'output pin'], [27, 'com0/cmnlogic/i_cpc_cmn_left_abut/od_abut_left_dfx_fscan_mode', 'output pin'], [28, 'com0/cmnlogic/i_cpc_cmn_aongated_outputs/og_abut_left_dfx_fscan_mode', 'output pin'], [29, 'com0/cmnlogic/i_cpc_cmn_aongated_outputs/I_AND__ASN_322/OUT', 'BITWISE_AND'], [30, 'com0/cmnlogic/i_cpc_cmn_aongated_outputs/I_BNOT_N_26/OUT', 'BITWISE_NOT'], [31, 'com0/cmnlogic/i_cmn_dfx_ug/burnin_enable_sus', 'output pin'], [32, 'com0/cmnlogic/i_cmn_dfx_ug/cmn_dfxmaster_sus/burnin_enable_sus', 'output pin'], [33, 'com0/cmnlogic/i_cmn_dfx_ug/cmn_dfxmaster_sus/tap_sus_cfg_datareg/pdataout[27]', 'output pin'], [34, 'com0/cmnlogic/i_cmn_dfx_ug/cmn_dfxmaster_sus/tap_sus_cfg_datareg/pdataout/Q[27]', 'SEQ_FF']] ;
var RET_CONTROL_GLITCH_lane_4pcs_acu_glueacu_top0acu_suswell_top0acu_suswell_pwrctrl0I_MUX_os_dig_retention_en_hOUT = [['lane_4/datablock/dl_retention_flop', 'lane_4/pcs_acu_glue/acu_top0/os_vccdg_retention_en_h']] ;
var RET_CONTROL_GLITCH_lane_4pcs_acu_glueacu_top0acu_suswell_top0acu_suswell_pwrctrl0I_MUX_os_dig_retention_en_hOUT_TracePath = [[1, 'lane_4/pcs_acu_glue/acu_top0/acu_suswell_top0/acu_suswell_pwrctrl0/I_MUX_os_dig_retention_en_h/SEL', 'MUX'], [2, 'lane_4/pcs_acu_glue/acu_top0/acu_suswell_top0/acu_suswell_pwrctrl0/ig_dfx_fscan_mode', 'input pin'], [3, 'lane_4/pcs_acu_glue/acu_top0/acu_suswell_top0/ig_dfx_fscan_mode', 'input pin'], [4, 'lane_4/pcs_acu_glue/acu_top0/ig_dfx_fscan_mode', 'input pin'], [5, 'lane_4/pcs_acu_glue/id_dfx_fscan_mode', 'input pin'], [6, 'lane_4/i_abutdfx_fscan_mode', 'input pin'], [7, 'lane_5/o_abutdfx_fscan_mode', 'output pin'], [8, 'lane_5/pcs_acu_glue/og_dfx_fscan_mode', 'output pin'], [9, 'lane_5/pcs_acu_glue/acu_top0/og_dfx_fscan_mode', 'output pin'], [10, 'lane_5/pcs_acu_glue/acu_top0/acu_gaonwell_top0/og_dfx_fscan_mode', 'output pin'], [11, 'lane_6/o_abutdfx_fscan_mode', 'output pin'], [12, 'lane_6/pcs_acu_glue/og_dfx_fscan_mode', 'output pin'], [13, 'lane_6/pcs_acu_glue/acu_top0/og_dfx_fscan_mode', 'output pin'], [14, 'lane_6/pcs_acu_glue/acu_top0/acu_gaonwell_top0/og_dfx_fscan_mode', 'output pin'], [15, 'lane_7/o_abutdfx_fscan_mode', 'output pin'], [16, 'lane_7/pcs_acu_glue/og_dfx_fscan_mode', 'output pin'], [17, 'lane_7/pcs_acu_glue/acu_top0/og_dfx_fscan_mode', 'output pin'], [18, 'lane_7/pcs_acu_glue/acu_top0/acu_gaonwell_top0/og_dfx_fscan_mode', 'output pin'], [19, 'com0/od_abut_left_dfx_fscan_mode', 'output pin'], [20, 'com0/cmnlogic/og_abut_left_dfx_fscan_mode', 'output pin'], [21, 'com0/cmnlogic/i_cpc_cmn_left_abut/od_abut_left_dfx_fscan_mode', 'output pin'], [22, 'com0/cmnlogic/i_cpc_cmn_aongated_outputs/og_abut_left_dfx_fscan_mode', 'output pin'], [23, 'com0/cmnlogic/i_cpc_cmn_aongated_outputs/I_AND__ASN_322/OUT', 'BITWISE_AND'], [24, 'com0/cmnlogic/i_cpc_cmn_aongated_outputs/I_BNOT_N_26/OUT', 'BITWISE_NOT'], [25, 'com0/cmnlogic/i_cmn_dfx_ug/burnin_enable_sus', 'output pin'], [26, 'com0/cmnlogic/i_cmn_dfx_ug/cmn_dfxmaster_sus/burnin_enable_sus', 'output pin'], [27, 'com0/cmnlogic/i_cmn_dfx_ug/cmn_dfxmaster_sus/tap_sus_cfg_datareg/pdataout[27]', 'output pin'], [28, 'com0/cmnlogic/i_cmn_dfx_ug/cmn_dfxmaster_sus/tap_sus_cfg_datareg/pdataout/Q[27]', 'SEQ_FF']] ;
var RET_CONTROL_GLITCH_lane_4pcs_acu_gluecpc_pcs_mg_wrapperpcscpc_pcs_base0cpc_pcs_suswelltop0I_MUX_o_retention_en_pclkOUT = [['lane_4/datablock/dl_retention_flop_pclk', 'lane_4/pcs_acu_glue/cpc_pcs_mg_wrapper/pcs/cpc_pcs_base0/cpc_pcs_suswelltop0/o_retention_en_pclk']] ;
var RET_CONTROL_GLITCH_lane_4pcs_acu_gluecpc_pcs_mg_wrapperpcscpc_pcs_base0cpc_pcs_suswelltop0I_MUX_o_retention_en_pclkOUT_TracePath = [[1, 'lane_4/pcs_acu_glue/cpc_pcs_mg_wrapper/pcs/cpc_pcs_base0/cpc_pcs_suswelltop0/I_MUX_o_retention_en_pclk/SEL', 'MUX'], [2, 'lane_4/pcs_acu_glue/cpc_pcs_mg_wrapper/pcs/cpc_pcs_base0/cpc_pcs_suswelltop0/i_dfx_fscan_mode', 'input pin'], [3, 'lane_4/pcs_acu_glue/cpc_pcs_mg_wrapper/pcs/cpc_pcs_base0/cpc_pcs_aonwelltop0/o_dfx_fscan_mode_aon', 'output pin'], [4, 'lane_4/pcs_acu_glue/cpc_pcs_mg_wrapper/pcs/cpc_pcs_base0/i_dfx_fscan_mode', 'input pin'], [5, 'lane_4/pcs_acu_glue/cpc_pcs_mg_wrapper/pcs/i_dfx_fscan_mode', 'input pin'], [6, 'lane_4/pcs_acu_glue/cpc_pcs_mg_wrapper/is_dfx_fscan_mode', 'input pin'], [7, 'lane_4/pcs_acu_glue/id_dfx_fscan_mode', 'input pin'], [8, 'lane_4/i_abutdfx_fscan_mode', 'input pin'], [9, 'lane_5/o_abutdfx_fscan_mode', 'output pin'], [10, 'lane_5/pcs_acu_glue/og_dfx_fscan_mode', 'output pin'], [11, 'lane_5/pcs_acu_glue/acu_top0/og_dfx_fscan_mode', 'output pin'], [12, 'lane_5/pcs_acu_glue/acu_top0/acu_gaonwell_top0/og_dfx_fscan_mode', 'output pin'], [13, 'lane_6/o_abutdfx_fscan_mode', 'output pin'], [14, 'lane_6/pcs_acu_glue/og_dfx_fscan_mode', 'output pin'], [15, 'lane_6/pcs_acu_glue/acu_top0/og_dfx_fscan_mode', 'output pin'], [16, 'lane_6/pcs_acu_glue/acu_top0/acu_gaonwell_top0/og_dfx_fscan_mode', 'output pin'], [17, 'lane_7/o_abutdfx_fscan_mode', 'output pin'], [18, 'lane_7/pcs_acu_glue/og_dfx_fscan_mode', 'output pin'], [19, 'lane_7/pcs_acu_glue/acu_top0/og_dfx_fscan_mode', 'output pin'], [20, 'lane_7/pcs_acu_glue/acu_top0/acu_gaonwell_top0/og_dfx_fscan_mode', 'output pin'], [21, 'com0/od_abut_left_dfx_fscan_mode', 'output pin'], [22, 'com0/cmnlogic/og_abut_left_dfx_fscan_mode', 'output pin'], [23, 'com0/cmnlogic/i_cpc_cmn_left_abut/od_abut_left_dfx_fscan_mode', 'output pin'], [24, 'com0/cmnlogic/i_cpc_cmn_aongated_outputs/og_abut_left_dfx_fscan_mode', 'output pin'], [25, 'com0/cmnlogic/i_cpc_cmn_aongated_outputs/I_AND__ASN_322/OUT', 'BITWISE_AND'], [26, 'com0/cmnlogic/i_cpc_cmn_aongated_outputs/I_BNOT_N_26/OUT', 'BITWISE_NOT'], [27, 'com0/cmnlogic/i_cmn_dfx_ug/burnin_enable_sus', 'output pin'], [28, 'com0/cmnlogic/i_cmn_dfx_ug/cmn_dfxmaster_sus/burnin_enable_sus', 'output pin'], [29, 'com0/cmnlogic/i_cmn_dfx_ug/cmn_dfxmaster_sus/tap_sus_cfg_datareg/pdataout[27]', 'output pin'], [30, 'com0/cmnlogic/i_cmn_dfx_ug/cmn_dfxmaster_sus/tap_sus_cfg_datareg/pdataout/Q[27]', 'SEQ_FF']] ;
var RET_CONTROL_GLITCH_lane_5pcs_acu_glueacu_top0acu_suswell_top0acu_suswell_pwrctrl0I_MUX_os_dig_retention_en_hOUT = [['lane_5/datablock/dl_retention_flop', 'lane_5/pcs_acu_glue/acu_top0/os_vccdg_retention_en_h']] ;
var RET_CONTROL_GLITCH_lane_5pcs_acu_glueacu_top0acu_suswell_top0acu_suswell_pwrctrl0I_MUX_os_dig_retention_en_hOUT_TracePath = [[1, 'lane_5/pcs_acu_glue/acu_top0/acu_suswell_top0/acu_suswell_pwrctrl0/I_MUX_os_dig_retention_en_h/SEL', 'MUX'], [2, 'lane_5/pcs_acu_glue/acu_top0/acu_suswell_top0/acu_suswell_pwrctrl0/ig_dfx_fscan_mode', 'input pin'], [3, 'lane_5/pcs_acu_glue/acu_top0/acu_suswell_top0/ig_dfx_fscan_mode', 'input pin'], [4, 'lane_5/pcs_acu_glue/acu_top0/ig_dfx_fscan_mode', 'input pin'], [5, 'lane_5/pcs_acu_glue/id_dfx_fscan_mode', 'input pin'], [6, 'lane_5/i_abutdfx_fscan_mode', 'input pin'], [7, 'lane_6/o_abutdfx_fscan_mode', 'output pin'], [8, 'lane_6/pcs_acu_glue/og_dfx_fscan_mode', 'output pin'], [9, 'lane_6/pcs_acu_glue/acu_top0/og_dfx_fscan_mode', 'output pin'], [10, 'lane_6/pcs_acu_glue/acu_top0/acu_gaonwell_top0/og_dfx_fscan_mode', 'output pin'], [11, 'lane_7/o_abutdfx_fscan_mode', 'output pin'], [12, 'lane_7/pcs_acu_glue/og_dfx_fscan_mode', 'output pin'], [13, 'lane_7/pcs_acu_glue/acu_top0/og_dfx_fscan_mode', 'output pin'], [14, 'lane_7/pcs_acu_glue/acu_top0/acu_gaonwell_top0/og_dfx_fscan_mode', 'output pin'], [15, 'com0/od_abut_left_dfx_fscan_mode', 'output pin'], [16, 'com0/cmnlogic/og_abut_left_dfx_fscan_mode', 'output pin'], [17, 'com0/cmnlogic/i_cpc_cmn_left_abut/od_abut_left_dfx_fscan_mode', 'output pin'], [18, 'com0/cmnlogic/i_cpc_cmn_aongated_outputs/og_abut_left_dfx_fscan_mode', 'output pin'], [19, 'com0/cmnlogic/i_cpc_cmn_aongated_outputs/I_AND__ASN_322/OUT', 'BITWISE_AND'], [20, 'com0/cmnlogic/i_cpc_cmn_aongated_outputs/I_BNOT_N_26/OUT', 'BITWISE_NOT'], [21, 'com0/cmnlogic/i_cmn_dfx_ug/burnin_enable_sus', 'output pin'], [22, 'com0/cmnlogic/i_cmn_dfx_ug/cmn_dfxmaster_sus/burnin_enable_sus', 'output pin'], [23, 'com0/cmnlogic/i_cmn_dfx_ug/cmn_dfxmaster_sus/tap_sus_cfg_datareg/pdataout[27]', 'output pin'], [24, 'com0/cmnlogic/i_cmn_dfx_ug/cmn_dfxmaster_sus/tap_sus_cfg_datareg/pdataout/Q[27]', 'SEQ_FF']] ;
var RET_CONTROL_GLITCH_lane_5pcs_acu_gluecpc_pcs_mg_wrapperpcscpc_pcs_base0cpc_pcs_suswelltop0I_MUX_o_retention_en_pclkOUT = [['lane_5/datablock/dl_retention_flop_pclk', 'lane_5/pcs_acu_glue/cpc_pcs_mg_wrapper/pcs/cpc_pcs_base0/cpc_pcs_suswelltop0/o_retention_en_pclk']] ;
var RET_CONTROL_GLITCH_lane_5pcs_acu_gluecpc_pcs_mg_wrapperpcscpc_pcs_base0cpc_pcs_suswelltop0I_MUX_o_retention_en_pclkOUT_TracePath = [[1, 'lane_5/pcs_acu_glue/cpc_pcs_mg_wrapper/pcs/cpc_pcs_base0/cpc_pcs_suswelltop0/I_MUX_o_retention_en_pclk/SEL', 'MUX'], [2, 'lane_5/pcs_acu_glue/cpc_pcs_mg_wrapper/pcs/cpc_pcs_base0/cpc_pcs_suswelltop0/i_dfx_fscan_mode', 'input pin'], [3, 'lane_5/pcs_acu_glue/cpc_pcs_mg_wrapper/pcs/cpc_pcs_base0/cpc_pcs_aonwelltop0/o_dfx_fscan_mode_aon', 'output pin'], [4, 'lane_5/pcs_acu_glue/cpc_pcs_mg_wrapper/pcs/cpc_pcs_base0/i_dfx_fscan_mode', 'input pin'], [5, 'lane_5/pcs_acu_glue/cpc_pcs_mg_wrapper/pcs/i_dfx_fscan_mode', 'input pin'], [6, 'lane_5/pcs_acu_glue/cpc_pcs_mg_wrapper/is_dfx_fscan_mode', 'input pin'], [7, 'lane_5/pcs_acu_glue/id_dfx_fscan_mode', 'input pin'], [8, 'lane_5/i_abutdfx_fscan_mode', 'input pin'], [9, 'lane_6/o_abutdfx_fscan_mode', 'output pin'], [10, 'lane_6/pcs_acu_glue/og_dfx_fscan_mode', 'output pin'], [11, 'lane_6/pcs_acu_glue/acu_top0/og_dfx_fscan_mode', 'output pin'], [12, 'lane_6/pcs_acu_glue/acu_top0/acu_gaonwell_top0/og_dfx_fscan_mode', 'output pin'], [13, 'lane_7/o_abutdfx_fscan_mode', 'output pin'], [14, 'lane_7/pcs_acu_glue/og_dfx_fscan_mode', 'output pin'], [15, 'lane_7/pcs_acu_glue/acu_top0/og_dfx_fscan_mode', 'output pin'], [16, 'lane_7/pcs_acu_glue/acu_top0/acu_gaonwell_top0/og_dfx_fscan_mode', 'output pin'], [17, 'com0/od_abut_left_dfx_fscan_mode', 'output pin'], [18, 'com0/cmnlogic/og_abut_left_dfx_fscan_mode', 'output pin'], [19, 'com0/cmnlogic/i_cpc_cmn_left_abut/od_abut_left_dfx_fscan_mode', 'output pin'], [20, 'com0/cmnlogic/i_cpc_cmn_aongated_outputs/og_abut_left_dfx_fscan_mode', 'output pin'], [21, 'com0/cmnlogic/i_cpc_cmn_aongated_outputs/I_AND__ASN_322/OUT', 'BITWISE_AND'], [22, 'com0/cmnlogic/i_cpc_cmn_aongated_outputs/I_BNOT_N_26/OUT', 'BITWISE_NOT'], [23, 'com0/cmnlogic/i_cmn_dfx_ug/burnin_enable_sus', 'output pin'], [24, 'com0/cmnlogic/i_cmn_dfx_ug/cmn_dfxmaster_sus/burnin_enable_sus', 'output pin'], [25, 'com0/cmnlogic/i_cmn_dfx_ug/cmn_dfxmaster_sus/tap_sus_cfg_datareg/pdataout[27]', 'output pin'], [26, 'com0/cmnlogic/i_cmn_dfx_ug/cmn_dfxmaster_sus/tap_sus_cfg_datareg/pdataout/Q[27]', 'SEQ_FF']] ;
var RET_CONTROL_GLITCH_lane_6pcs_acu_glueacu_top0acu_suswell_top0acu_suswell_pwrctrl0I_MUX_os_dig_retention_en_hOUT = [['lane_6/datablock/dl_retention_flop', 'lane_6/pcs_acu_glue/acu_top0/os_vccdg_retention_en_h']] ;
var RET_CONTROL_GLITCH_lane_6pcs_acu_glueacu_top0acu_suswell_top0acu_suswell_pwrctrl0I_MUX_os_dig_retention_en_hOUT_TracePath = [[1, 'lane_6/pcs_acu_glue/acu_top0/acu_suswell_top0/acu_suswell_pwrctrl0/I_MUX_os_dig_retention_en_h/SEL', 'MUX'], [2, 'lane_6/pcs_acu_glue/acu_top0/acu_suswell_top0/acu_suswell_pwrctrl0/ig_dfx_fscan_mode', 'input pin'], [3, 'lane_6/pcs_acu_glue/acu_top0/acu_suswell_top0/ig_dfx_fscan_mode', 'input pin'], [4, 'lane_6/pcs_acu_glue/acu_top0/ig_dfx_fscan_mode', 'input pin'], [5, 'lane_6/pcs_acu_glue/id_dfx_fscan_mode', 'input pin'], [6, 'lane_6/i_abutdfx_fscan_mode', 'input pin'], [7, 'lane_7/o_abutdfx_fscan_mode', 'output pin'], [8, 'lane_7/pcs_acu_glue/og_dfx_fscan_mode', 'output pin'], [9, 'lane_7/pcs_acu_glue/acu_top0/og_dfx_fscan_mode', 'output pin'], [10, 'lane_7/pcs_acu_glue/acu_top0/acu_gaonwell_top0/og_dfx_fscan_mode', 'output pin'], [11, 'com0/od_abut_left_dfx_fscan_mode', 'output pin'], [12, 'com0/cmnlogic/og_abut_left_dfx_fscan_mode', 'output pin'], [13, 'com0/cmnlogic/i_cpc_cmn_left_abut/od_abut_left_dfx_fscan_mode', 'output pin'], [14, 'com0/cmnlogic/i_cpc_cmn_aongated_outputs/og_abut_left_dfx_fscan_mode', 'output pin'], [15, 'com0/cmnlogic/i_cpc_cmn_aongated_outputs/I_AND__ASN_322/OUT', 'BITWISE_AND'], [16, 'com0/cmnlogic/i_cpc_cmn_aongated_outputs/I_BNOT_N_26/OUT', 'BITWISE_NOT'], [17, 'com0/cmnlogic/i_cmn_dfx_ug/burnin_enable_sus', 'output pin'], [18, 'com0/cmnlogic/i_cmn_dfx_ug/cmn_dfxmaster_sus/burnin_enable_sus', 'output pin'], [19, 'com0/cmnlogic/i_cmn_dfx_ug/cmn_dfxmaster_sus/tap_sus_cfg_datareg/pdataout[27]', 'output pin'], [20, 'com0/cmnlogic/i_cmn_dfx_ug/cmn_dfxmaster_sus/tap_sus_cfg_datareg/pdataout/Q[27]', 'SEQ_FF']] ;
var RET_CONTROL_GLITCH_lane_6pcs_acu_gluecpc_pcs_mg_wrapperpcscpc_pcs_base0cpc_pcs_suswelltop0I_MUX_o_retention_en_pclkOUT = [['lane_6/datablock/dl_retention_flop_pclk', 'lane_6/pcs_acu_glue/cpc_pcs_mg_wrapper/pcs/cpc_pcs_base0/cpc_pcs_suswelltop0/o_retention_en_pclk']] ;
var RET_CONTROL_GLITCH_lane_6pcs_acu_gluecpc_pcs_mg_wrapperpcscpc_pcs_base0cpc_pcs_suswelltop0I_MUX_o_retention_en_pclkOUT_TracePath = [[1, 'lane_6/pcs_acu_glue/cpc_pcs_mg_wrapper/pcs/cpc_pcs_base0/cpc_pcs_suswelltop0/I_MUX_o_retention_en_pclk/SEL', 'MUX'], [2, 'lane_6/pcs_acu_glue/cpc_pcs_mg_wrapper/pcs/cpc_pcs_base0/cpc_pcs_suswelltop0/i_dfx_fscan_mode', 'input pin'], [3, 'lane_6/pcs_acu_glue/cpc_pcs_mg_wrapper/pcs/cpc_pcs_base0/cpc_pcs_aonwelltop0/o_dfx_fscan_mode_aon', 'output pin'], [4, 'lane_6/pcs_acu_glue/cpc_pcs_mg_wrapper/pcs/cpc_pcs_base0/i_dfx_fscan_mode', 'input pin'], [5, 'lane_6/pcs_acu_glue/cpc_pcs_mg_wrapper/pcs/i_dfx_fscan_mode', 'input pin'], [6, 'lane_6/pcs_acu_glue/cpc_pcs_mg_wrapper/is_dfx_fscan_mode', 'input pin'], [7, 'lane_6/pcs_acu_glue/id_dfx_fscan_mode', 'input pin'], [8, 'lane_6/i_abutdfx_fscan_mode', 'input pin'], [9, 'lane_7/o_abutdfx_fscan_mode', 'output pin'], [10, 'lane_7/pcs_acu_glue/og_dfx_fscan_mode', 'output pin'], [11, 'lane_7/pcs_acu_glue/acu_top0/og_dfx_fscan_mode', 'output pin'], [12, 'lane_7/pcs_acu_glue/acu_top0/acu_gaonwell_top0/og_dfx_fscan_mode', 'output pin'], [13, 'com0/od_abut_left_dfx_fscan_mode', 'output pin'], [14, 'com0/cmnlogic/og_abut_left_dfx_fscan_mode', 'output pin'], [15, 'com0/cmnlogic/i_cpc_cmn_left_abut/od_abut_left_dfx_fscan_mode', 'output pin'], [16, 'com0/cmnlogic/i_cpc_cmn_aongated_outputs/og_abut_left_dfx_fscan_mode', 'output pin'], [17, 'com0/cmnlogic/i_cpc_cmn_aongated_outputs/I_AND__ASN_322/OUT', 'BITWISE_AND'], [18, 'com0/cmnlogic/i_cpc_cmn_aongated_outputs/I_BNOT_N_26/OUT', 'BITWISE_NOT'], [19, 'com0/cmnlogic/i_cmn_dfx_ug/burnin_enable_sus', 'output pin'], [20, 'com0/cmnlogic/i_cmn_dfx_ug/cmn_dfxmaster_sus/burnin_enable_sus', 'output pin'], [21, 'com0/cmnlogic/i_cmn_dfx_ug/cmn_dfxmaster_sus/tap_sus_cfg_datareg/pdataout[27]', 'output pin'], [22, 'com0/cmnlogic/i_cmn_dfx_ug/cmn_dfxmaster_sus/tap_sus_cfg_datareg/pdataout/Q[27]', 'SEQ_FF']] ;
var RET_CONTROL_GLITCH_lane_7pcs_acu_glueacu_top0acu_suswell_top0acu_suswell_pwrctrl0I_MUX_os_dig_retention_en_hOUT = [['lane_7/datablock/dl_retention_flop', 'lane_7/pcs_acu_glue/acu_top0/os_vccdg_retention_en_h']] ;
var RET_CONTROL_GLITCH_lane_7pcs_acu_glueacu_top0acu_suswell_top0acu_suswell_pwrctrl0I_MUX_os_dig_retention_en_hOUT_TracePath = [[1, 'lane_7/pcs_acu_glue/acu_top0/acu_suswell_top0/acu_suswell_pwrctrl0/I_MUX_os_dig_retention_en_h/SEL', 'MUX'], [2, 'lane_7/pcs_acu_glue/acu_top0/acu_suswell_top0/acu_suswell_pwrctrl0/ig_dfx_fscan_mode', 'input pin'], [3, 'lane_7/pcs_acu_glue/acu_top0/acu_suswell_top0/ig_dfx_fscan_mode', 'input pin'], [4, 'lane_7/pcs_acu_glue/acu_top0/ig_dfx_fscan_mode', 'input pin'], [5, 'lane_7/pcs_acu_glue/id_dfx_fscan_mode', 'input pin'], [6, 'lane_7/i_abutdfx_fscan_mode', 'input pin'], [7, 'com0/od_abut_left_dfx_fscan_mode', 'output pin'], [8, 'com0/cmnlogic/og_abut_left_dfx_fscan_mode', 'output pin'], [9, 'com0/cmnlogic/i_cpc_cmn_left_abut/od_abut_left_dfx_fscan_mode', 'output pin'], [10, 'com0/cmnlogic/i_cpc_cmn_aongated_outputs/og_abut_left_dfx_fscan_mode', 'output pin'], [11, 'com0/cmnlogic/i_cpc_cmn_aongated_outputs/I_AND__ASN_322/OUT', 'BITWISE_AND'], [12, 'com0/cmnlogic/i_cpc_cmn_aongated_outputs/I_BNOT_N_26/OUT', 'BITWISE_NOT'], [13, 'com0/cmnlogic/i_cmn_dfx_ug/burnin_enable_sus', 'output pin'], [14, 'com0/cmnlogic/i_cmn_dfx_ug/cmn_dfxmaster_sus/burnin_enable_sus', 'output pin'], [15, 'com0/cmnlogic/i_cmn_dfx_ug/cmn_dfxmaster_sus/tap_sus_cfg_datareg/pdataout[27]', 'output pin'], [16, 'com0/cmnlogic/i_cmn_dfx_ug/cmn_dfxmaster_sus/tap_sus_cfg_datareg/pdataout/Q[27]', 'SEQ_FF']] ;
var RET_CONTROL_GLITCH_lane_7pcs_acu_gluecpc_pcs_mg_wrapperpcscpc_pcs_base0cpc_pcs_suswelltop0I_MUX_o_retention_en_pclkOUT = [['lane_7/datablock/dl_retention_flop_pclk', 'lane_7/pcs_acu_glue/cpc_pcs_mg_wrapper/pcs/cpc_pcs_base0/cpc_pcs_suswelltop0/o_retention_en_pclk']] ;
var RET_CONTROL_GLITCH_lane_7pcs_acu_gluecpc_pcs_mg_wrapperpcscpc_pcs_base0cpc_pcs_suswelltop0I_MUX_o_retention_en_pclkOUT_TracePath = [[1, 'lane_7/pcs_acu_glue/cpc_pcs_mg_wrapper/pcs/cpc_pcs_base0/cpc_pcs_suswelltop0/I_MUX_o_retention_en_pclk/SEL', 'MUX'], [2, 'lane_7/pcs_acu_glue/cpc_pcs_mg_wrapper/pcs/cpc_pcs_base0/cpc_pcs_suswelltop0/i_dfx_fscan_mode', 'input pin'], [3, 'lane_7/pcs_acu_glue/cpc_pcs_mg_wrapper/pcs/cpc_pcs_base0/cpc_pcs_aonwelltop0/o_dfx_fscan_mode_aon', 'output pin'], [4, 'lane_7/pcs_acu_glue/cpc_pcs_mg_wrapper/pcs/cpc_pcs_base0/i_dfx_fscan_mode', 'input pin'], [5, 'lane_7/pcs_acu_glue/cpc_pcs_mg_wrapper/pcs/i_dfx_fscan_mode', 'input pin'], [6, 'lane_7/pcs_acu_glue/cpc_pcs_mg_wrapper/is_dfx_fscan_mode', 'input pin'], [7, 'lane_7/pcs_acu_glue/id_dfx_fscan_mode', 'input pin'], [8, 'lane_7/i_abutdfx_fscan_mode', 'input pin'], [9, 'com0/od_abut_left_dfx_fscan_mode', 'output pin'], [10, 'com0/cmnlogic/og_abut_left_dfx_fscan_mode', 'output pin'], [11, 'com0/cmnlogic/i_cpc_cmn_left_abut/od_abut_left_dfx_fscan_mode', 'output pin'], [12, 'com0/cmnlogic/i_cpc_cmn_aongated_outputs/og_abut_left_dfx_fscan_mode', 'output pin'], [13, 'com0/cmnlogic/i_cpc_cmn_aongated_outputs/I_AND__ASN_322/OUT', 'BITWISE_AND'], [14, 'com0/cmnlogic/i_cpc_cmn_aongated_outputs/I_BNOT_N_26/OUT', 'BITWISE_NOT'], [15, 'com0/cmnlogic/i_cmn_dfx_ug/burnin_enable_sus', 'output pin'], [16, 'com0/cmnlogic/i_cmn_dfx_ug/cmn_dfxmaster_sus/burnin_enable_sus', 'output pin'], [17, 'com0/cmnlogic/i_cmn_dfx_ug/cmn_dfxmaster_sus/tap_sus_cfg_datareg/pdataout[27]', 'output pin'], [18, 'com0/cmnlogic/i_cmn_dfx_ug/cmn_dfxmaster_sus/tap_sus_cfg_datareg/pdataout/Q[27]', 'SEQ_FF']] ;
var RET_CONTROL_GLITCH_lane_8pcs_acu_glueacu_top0acu_suswell_top0acu_suswell_pwrctrl0I_MUX_os_dig_retention_en_hOUT = [['lane_8/datablock/dl_retention_flop', 'lane_8/pcs_acu_glue/acu_top0/os_vccdg_retention_en_h']] ;
var RET_CONTROL_GLITCH_lane_8pcs_acu_glueacu_top0acu_suswell_top0acu_suswell_pwrctrl0I_MUX_os_dig_retention_en_hOUT_TracePath = [[1, 'lane_8/pcs_acu_glue/acu_top0/acu_suswell_top0/acu_suswell_pwrctrl0/I_MUX_os_dig_retention_en_h/SEL', 'MUX'], [2, 'lane_8/pcs_acu_glue/acu_top0/acu_suswell_top0/acu_suswell_pwrctrl0/ig_dfx_fscan_mode', 'input pin'], [3, 'lane_8/pcs_acu_glue/acu_top0/acu_suswell_top0/ig_dfx_fscan_mode', 'input pin'], [4, 'lane_8/pcs_acu_glue/acu_top0/ig_dfx_fscan_mode', 'input pin'], [5, 'lane_8/pcs_acu_glue/id_dfx_fscan_mode', 'input pin'], [6, 'lane_8/i_abutdfx_fscan_mode', 'input pin'], [7, 'com0/od_abut_right_dfx_fscan_mode', 'output pin'], [8, 'com0/cmnlogic/og_abut_right_dfx_fscan_mode', 'output pin'], [9, 'com0/cmnlogic/i_cpc_cmn_right_abut/od_abut_right_dfx_fscan_mode', 'output pin'], [10, 'com0/cmnlogic/i_cpc_cmn_aongated_outputs/og_abut_right_dfx_fscan_mode', 'output pin'], [11, 'com0/cmnlogic/i_cpc_cmn_aongated_outputs/I_AND__ASN_332/OUT', 'BITWISE_AND'], [12, 'com0/cmnlogic/i_cpc_cmn_aongated_outputs/I_BNOT_N_26/OUT', 'BITWISE_NOT'], [13, 'com0/cmnlogic/i_cmn_dfx_ug/burnin_enable_sus', 'output pin'], [14, 'com0/cmnlogic/i_cmn_dfx_ug/cmn_dfxmaster_sus/burnin_enable_sus', 'output pin'], [15, 'com0/cmnlogic/i_cmn_dfx_ug/cmn_dfxmaster_sus/tap_sus_cfg_datareg/pdataout[27]', 'output pin'], [16, 'com0/cmnlogic/i_cmn_dfx_ug/cmn_dfxmaster_sus/tap_sus_cfg_datareg/pdataout/Q[27]', 'SEQ_FF']] ;
var RET_CONTROL_GLITCH_lane_8pcs_acu_gluecpc_pcs_mg_wrapperpcscpc_pcs_base0cpc_pcs_suswelltop0I_MUX_o_retention_en_pclkOUT = [['lane_8/datablock/dl_retention_flop_pclk', 'lane_8/pcs_acu_glue/cpc_pcs_mg_wrapper/pcs/cpc_pcs_base0/cpc_pcs_suswelltop0/o_retention_en_pclk']] ;
var RET_CONTROL_GLITCH_lane_8pcs_acu_gluecpc_pcs_mg_wrapperpcscpc_pcs_base0cpc_pcs_suswelltop0I_MUX_o_retention_en_pclkOUT_TracePath = [[1, 'lane_8/pcs_acu_glue/cpc_pcs_mg_wrapper/pcs/cpc_pcs_base0/cpc_pcs_suswelltop0/I_MUX_o_retention_en_pclk/SEL', 'MUX'], [2, 'lane_8/pcs_acu_glue/cpc_pcs_mg_wrapper/pcs/cpc_pcs_base0/cpc_pcs_suswelltop0/i_dfx_fscan_mode', 'input pin'], [3, 'lane_8/pcs_acu_glue/cpc_pcs_mg_wrapper/pcs/cpc_pcs_base0/cpc_pcs_aonwelltop0/o_dfx_fscan_mode_aon', 'output pin'], [4, 'lane_8/pcs_acu_glue/cpc_pcs_mg_wrapper/pcs/cpc_pcs_base0/i_dfx_fscan_mode', 'input pin'], [5, 'lane_8/pcs_acu_glue/cpc_pcs_mg_wrapper/pcs/i_dfx_fscan_mode', 'input pin'], [6, 'lane_8/pcs_acu_glue/cpc_pcs_mg_wrapper/is_dfx_fscan_mode', 'input pin'], [7, 'lane_8/pcs_acu_glue/id_dfx_fscan_mode', 'input pin'], [8, 'lane_8/i_abutdfx_fscan_mode', 'input pin'], [9, 'com0/od_abut_right_dfx_fscan_mode', 'output pin'], [10, 'com0/cmnlogic/og_abut_right_dfx_fscan_mode', 'output pin'], [11, 'com0/cmnlogic/i_cpc_cmn_right_abut/od_abut_right_dfx_fscan_mode', 'output pin'], [12, 'com0/cmnlogic/i_cpc_cmn_aongated_outputs/og_abut_right_dfx_fscan_mode', 'output pin'], [13, 'com0/cmnlogic/i_cpc_cmn_aongated_outputs/I_AND__ASN_332/OUT', 'BITWISE_AND'], [14, 'com0/cmnlogic/i_cpc_cmn_aongated_outputs/I_BNOT_N_26/OUT', 'BITWISE_NOT'], [15, 'com0/cmnlogic/i_cmn_dfx_ug/burnin_enable_sus', 'output pin'], [16, 'com0/cmnlogic/i_cmn_dfx_ug/cmn_dfxmaster_sus/burnin_enable_sus', 'output pin'], [17, 'com0/cmnlogic/i_cmn_dfx_ug/cmn_dfxmaster_sus/tap_sus_cfg_datareg/pdataout[27]', 'output pin'], [18, 'com0/cmnlogic/i_cmn_dfx_ug/cmn_dfxmaster_sus/tap_sus_cfg_datareg/pdataout/Q[27]', 'SEQ_FF']] ;
var RET_CONTROL_GLITCH_lane_9pcs_acu_glueacu_top0acu_suswell_top0acu_suswell_pwrctrl0I_MUX_os_dig_retention_en_hOUT = [['lane_9/datablock/dl_retention_flop', 'lane_9/pcs_acu_glue/acu_top0/os_vccdg_retention_en_h']] ;
var RET_CONTROL_GLITCH_lane_9pcs_acu_glueacu_top0acu_suswell_top0acu_suswell_pwrctrl0I_MUX_os_dig_retention_en_hOUT_TracePath = [[1, 'lane_9/pcs_acu_glue/acu_top0/acu_suswell_top0/acu_suswell_pwrctrl0/I_MUX_os_dig_retention_en_h/SEL', 'MUX'], [2, 'lane_9/pcs_acu_glue/acu_top0/acu_suswell_top0/acu_suswell_pwrctrl0/ig_dfx_fscan_mode', 'input pin'], [3, 'lane_9/pcs_acu_glue/acu_top0/acu_suswell_top0/ig_dfx_fscan_mode', 'input pin'], [4, 'lane_9/pcs_acu_glue/acu_top0/ig_dfx_fscan_mode', 'input pin'], [5, 'lane_9/pcs_acu_glue/id_dfx_fscan_mode', 'input pin'], [6, 'lane_9/i_abutdfx_fscan_mode', 'input pin'], [7, 'lane_8/o_abutdfx_fscan_mode', 'output pin'], [8, 'lane_8/pcs_acu_glue/og_dfx_fscan_mode', 'output pin'], [9, 'lane_8/pcs_acu_glue/acu_top0/og_dfx_fscan_mode', 'output pin'], [10, 'lane_8/pcs_acu_glue/acu_top0/acu_gaonwell_top0/og_dfx_fscan_mode', 'output pin'], [11, 'com0/od_abut_right_dfx_fscan_mode', 'output pin'], [12, 'com0/cmnlogic/og_abut_right_dfx_fscan_mode', 'output pin'], [13, 'com0/cmnlogic/i_cpc_cmn_right_abut/od_abut_right_dfx_fscan_mode', 'output pin'], [14, 'com0/cmnlogic/i_cpc_cmn_aongated_outputs/og_abut_right_dfx_fscan_mode', 'output pin'], [15, 'com0/cmnlogic/i_cpc_cmn_aongated_outputs/I_AND__ASN_332/OUT', 'BITWISE_AND'], [16, 'com0/cmnlogic/i_cpc_cmn_aongated_outputs/I_BNOT_N_26/OUT', 'BITWISE_NOT'], [17, 'com0/cmnlogic/i_cmn_dfx_ug/burnin_enable_sus', 'output pin'], [18, 'com0/cmnlogic/i_cmn_dfx_ug/cmn_dfxmaster_sus/burnin_enable_sus', 'output pin'], [19, 'com0/cmnlogic/i_cmn_dfx_ug/cmn_dfxmaster_sus/tap_sus_cfg_datareg/pdataout[27]', 'output pin'], [20, 'com0/cmnlogic/i_cmn_dfx_ug/cmn_dfxmaster_sus/tap_sus_cfg_datareg/pdataout/Q[27]', 'SEQ_FF']] ;
var RET_CONTROL_GLITCH_lane_9pcs_acu_gluecpc_pcs_mg_wrapperpcscpc_pcs_base0cpc_pcs_suswelltop0I_MUX_o_retention_en_pclkOUT = [['lane_9/datablock/dl_retention_flop_pclk', 'lane_9/pcs_acu_glue/cpc_pcs_mg_wrapper/pcs/cpc_pcs_base0/cpc_pcs_suswelltop0/o_retention_en_pclk']] ;
var RET_CONTROL_GLITCH_lane_9pcs_acu_gluecpc_pcs_mg_wrapperpcscpc_pcs_base0cpc_pcs_suswelltop0I_MUX_o_retention_en_pclkOUT_TracePath = [[1, 'lane_9/pcs_acu_glue/cpc_pcs_mg_wrapper/pcs/cpc_pcs_base0/cpc_pcs_suswelltop0/I_MUX_o_retention_en_pclk/SEL', 'MUX'], [2, 'lane_9/pcs_acu_glue/cpc_pcs_mg_wrapper/pcs/cpc_pcs_base0/cpc_pcs_suswelltop0/i_dfx_fscan_mode', 'input pin'], [3, 'lane_9/pcs_acu_glue/cpc_pcs_mg_wrapper/pcs/cpc_pcs_base0/cpc_pcs_aonwelltop0/o_dfx_fscan_mode_aon', 'output pin'], [4, 'lane_9/pcs_acu_glue/cpc_pcs_mg_wrapper/pcs/cpc_pcs_base0/i_dfx_fscan_mode', 'input pin'], [5, 'lane_9/pcs_acu_glue/cpc_pcs_mg_wrapper/pcs/i_dfx_fscan_mode', 'input pin'], [6, 'lane_9/pcs_acu_glue/cpc_pcs_mg_wrapper/is_dfx_fscan_mode', 'input pin'], [7, 'lane_9/pcs_acu_glue/id_dfx_fscan_mode', 'input pin'], [8, 'lane_9/i_abutdfx_fscan_mode', 'input pin'], [9, 'lane_8/o_abutdfx_fscan_mode', 'output pin'], [10, 'lane_8/pcs_acu_glue/og_dfx_fscan_mode', 'output pin'], [11, 'lane_8/pcs_acu_glue/acu_top0/og_dfx_fscan_mode', 'output pin'], [12, 'lane_8/pcs_acu_glue/acu_top0/acu_gaonwell_top0/og_dfx_fscan_mode', 'output pin'], [13, 'com0/od_abut_right_dfx_fscan_mode', 'output pin'], [14, 'com0/cmnlogic/og_abut_right_dfx_fscan_mode', 'output pin'], [15, 'com0/cmnlogic/i_cpc_cmn_right_abut/od_abut_right_dfx_fscan_mode', 'output pin'], [16, 'com0/cmnlogic/i_cpc_cmn_aongated_outputs/og_abut_right_dfx_fscan_mode', 'output pin'], [17, 'com0/cmnlogic/i_cpc_cmn_aongated_outputs/I_AND__ASN_332/OUT', 'BITWISE_AND'], [18, 'com0/cmnlogic/i_cpc_cmn_aongated_outputs/I_BNOT_N_26/OUT', 'BITWISE_NOT'], [19, 'com0/cmnlogic/i_cmn_dfx_ug/burnin_enable_sus', 'output pin'], [20, 'com0/cmnlogic/i_cmn_dfx_ug/cmn_dfxmaster_sus/burnin_enable_sus', 'output pin'], [21, 'com0/cmnlogic/i_cmn_dfx_ug/cmn_dfxmaster_sus/tap_sus_cfg_datareg/pdataout[27]', 'output pin'], [22, 'com0/cmnlogic/i_cmn_dfx_ug/cmn_dfxmaster_sus/tap_sus_cfg_datareg/pdataout/Q[27]', 'SEQ_FF']] ;
var RET_CONTROL_GLITCHsummary = [['com0/cmnlogic/cmn_suswell/I_MUX_ret_sleep_en_h/OUT', 'input pin', 1, 'com0/cmnlogic/cmn_suswell/I_MUX_ret_sleep_en_h/OUT'], ['lane_0/pcs_acu_glue/acu_top0/acu_suswell_top0/acu_suswell_pwrctrl0/I_MUX_os_dig_retention_en_h/OUT', 'input pin', 1, 'lane_0/pcs_acu_glue/acu_top0/acu_suswell_top0/acu_suswell_pwrctrl0/I_MUX_os_dig_retention_en_h/OUT'], ['lane_0/pcs_acu_glue/cpc_pcs_mg_wrapper/pcs/cpc_pcs_base0/cpc_pcs_suswelltop0/I_MUX_o_retention_en_pclk/OUT', 'input pin', 1, 'lane_0/pcs_acu_glue/cpc_pcs_mg_wrapper/pcs/cpc_pcs_base0/cpc_pcs_suswelltop0/I_MUX_o_retention_en_pclk/OUT'], ['lane_1/pcs_acu_glue/acu_top0/acu_suswell_top0/acu_suswell_pwrctrl0/I_MUX_os_dig_retention_en_h/OUT', 'input pin', 1, 'lane_1/pcs_acu_glue/acu_top0/acu_suswell_top0/acu_suswell_pwrctrl0/I_MUX_os_dig_retention_en_h/OUT'], ['lane_1/pcs_acu_glue/cpc_pcs_mg_wrapper/pcs/cpc_pcs_base0/cpc_pcs_suswelltop0/I_MUX_o_retention_en_pclk/OUT', 'input pin', 1, 'lane_1/pcs_acu_glue/cpc_pcs_mg_wrapper/pcs/cpc_pcs_base0/cpc_pcs_suswelltop0/I_MUX_o_retention_en_pclk/OUT'], ['lane_10/pcs_acu_glue/acu_top0/acu_suswell_top0/acu_suswell_pwrctrl0/I_MUX_os_dig_retention_en_h/OUT', 'input pin', 1, 'lane_10/pcs_acu_glue/acu_top0/acu_suswell_top0/acu_suswell_pwrctrl0/I_MUX_os_dig_retention_en_h/OUT'], ['lane_10/pcs_acu_glue/cpc_pcs_mg_wrapper/pcs/cpc_pcs_base0/cpc_pcs_suswelltop0/I_MUX_o_retention_en_pclk/OUT', 'input pin', 1, 'lane_10/pcs_acu_glue/cpc_pcs_mg_wrapper/pcs/cpc_pcs_base0/cpc_pcs_suswelltop0/I_MUX_o_retention_en_pclk/OUT'], ['lane_11/pcs_acu_glue/acu_top0/acu_suswell_top0/acu_suswell_pwrctrl0/I_MUX_os_dig_retention_en_h/OUT', 'input pin', 1, 'lane_11/pcs_acu_glue/acu_top0/acu_suswell_top0/acu_suswell_pwrctrl0/I_MUX_os_dig_retention_en_h/OUT'], ['lane_11/pcs_acu_glue/cpc_pcs_mg_wrapper/pcs/cpc_pcs_base0/cpc_pcs_suswelltop0/I_MUX_o_retention_en_pclk/OUT', 'input pin', 1, 'lane_11/pcs_acu_glue/cpc_pcs_mg_wrapper/pcs/cpc_pcs_base0/cpc_pcs_suswelltop0/I_MUX_o_retention_en_pclk/OUT'], ['lane_12/pcs_acu_glue/acu_top0/acu_suswell_top0/acu_suswell_pwrctrl0/I_MUX_os_dig_retention_en_h/OUT', 'input pin', 1, 'lane_12/pcs_acu_glue/acu_top0/acu_suswell_top0/acu_suswell_pwrctrl0/I_MUX_os_dig_retention_en_h/OUT'], ['lane_12/pcs_acu_glue/cpc_pcs_mg_wrapper/pcs/cpc_pcs_base0/cpc_pcs_suswelltop0/I_MUX_o_retention_en_pclk/OUT', 'input pin', 1, 'lane_12/pcs_acu_glue/cpc_pcs_mg_wrapper/pcs/cpc_pcs_base0/cpc_pcs_suswelltop0/I_MUX_o_retention_en_pclk/OUT'], ['lane_13/pcs_acu_glue/acu_top0/acu_suswell_top0/acu_suswell_pwrctrl0/I_MUX_os_dig_retention_en_h/OUT', 'input pin', 1, 'lane_13/pcs_acu_glue/acu_top0/acu_suswell_top0/acu_suswell_pwrctrl0/I_MUX_os_dig_retention_en_h/OUT'], ['lane_13/pcs_acu_glue/cpc_pcs_mg_wrapper/pcs/cpc_pcs_base0/cpc_pcs_suswelltop0/I_MUX_o_retention_en_pclk/OUT', 'input pin', 1, 'lane_13/pcs_acu_glue/cpc_pcs_mg_wrapper/pcs/cpc_pcs_base0/cpc_pcs_suswelltop0/I_MUX_o_retention_en_pclk/OUT'], ['lane_14/pcs_acu_glue/acu_top0/acu_suswell_top0/acu_suswell_pwrctrl0/I_MUX_os_dig_retention_en_h/OUT', 'input pin', 1, 'lane_14/pcs_acu_glue/acu_top0/acu_suswell_top0/acu_suswell_pwrctrl0/I_MUX_os_dig_retention_en_h/OUT'], ['lane_14/pcs_acu_glue/cpc_pcs_mg_wrapper/pcs/cpc_pcs_base0/cpc_pcs_suswelltop0/I_MUX_o_retention_en_pclk/OUT', 'input pin', 1, 'lane_14/pcs_acu_glue/cpc_pcs_mg_wrapper/pcs/cpc_pcs_base0/cpc_pcs_suswelltop0/I_MUX_o_retention_en_pclk/OUT'], ['lane_15/pcs_acu_glue/acu_top0/acu_suswell_top0/acu_suswell_pwrctrl0/I_MUX_os_dig_retention_en_h/OUT', 'input pin', 1, 'lane_15/pcs_acu_glue/acu_top0/acu_suswell_top0/acu_suswell_pwrctrl0/I_MUX_os_dig_retention_en_h/OUT'], ['lane_15/pcs_acu_glue/cpc_pcs_mg_wrapper/pcs/cpc_pcs_base0/cpc_pcs_suswelltop0/I_MUX_o_retention_en_pclk/OUT', 'input pin', 1, 'lane_15/pcs_acu_glue/cpc_pcs_mg_wrapper/pcs/cpc_pcs_base0/cpc_pcs_suswelltop0/I_MUX_o_retention_en_pclk/OUT'], ['lane_2/pcs_acu_glue/acu_top0/acu_suswell_top0/acu_suswell_pwrctrl0/I_MUX_os_dig_retention_en_h/OUT', 'input pin', 1, 'lane_2/pcs_acu_glue/acu_top0/acu_suswell_top0/acu_suswell_pwrctrl0/I_MUX_os_dig_retention_en_h/OUT'], ['lane_2/pcs_acu_glue/cpc_pcs_mg_wrapper/pcs/cpc_pcs_base0/cpc_pcs_suswelltop0/I_MUX_o_retention_en_pclk/OUT', 'input pin', 1, 'lane_2/pcs_acu_glue/cpc_pcs_mg_wrapper/pcs/cpc_pcs_base0/cpc_pcs_suswelltop0/I_MUX_o_retention_en_pclk/OUT'], ['lane_3/pcs_acu_glue/acu_top0/acu_suswell_top0/acu_suswell_pwrctrl0/I_MUX_os_dig_retention_en_h/OUT', 'input pin', 1, 'lane_3/pcs_acu_glue/acu_top0/acu_suswell_top0/acu_suswell_pwrctrl0/I_MUX_os_dig_retention_en_h/OUT'], ['lane_3/pcs_acu_glue/cpc_pcs_mg_wrapper/pcs/cpc_pcs_base0/cpc_pcs_suswelltop0/I_MUX_o_retention_en_pclk/OUT', 'input pin', 1, 'lane_3/pcs_acu_glue/cpc_pcs_mg_wrapper/pcs/cpc_pcs_base0/cpc_pcs_suswelltop0/I_MUX_o_retention_en_pclk/OUT'], ['lane_4/pcs_acu_glue/acu_top0/acu_suswell_top0/acu_suswell_pwrctrl0/I_MUX_os_dig_retention_en_h/OUT', 'input pin', 1, 'lane_4/pcs_acu_glue/acu_top0/acu_suswell_top0/acu_suswell_pwrctrl0/I_MUX_os_dig_retention_en_h/OUT'], ['lane_4/pcs_acu_glue/cpc_pcs_mg_wrapper/pcs/cpc_pcs_base0/cpc_pcs_suswelltop0/I_MUX_o_retention_en_pclk/OUT', 'input pin', 1, 'lane_4/pcs_acu_glue/cpc_pcs_mg_wrapper/pcs/cpc_pcs_base0/cpc_pcs_suswelltop0/I_MUX_o_retention_en_pclk/OUT'], ['lane_5/pcs_acu_glue/acu_top0/acu_suswell_top0/acu_suswell_pwrctrl0/I_MUX_os_dig_retention_en_h/OUT', 'input pin', 1, 'lane_5/pcs_acu_glue/acu_top0/acu_suswell_top0/acu_suswell_pwrctrl0/I_MUX_os_dig_retention_en_h/OUT'], ['lane_5/pcs_acu_glue/cpc_pcs_mg_wrapper/pcs/cpc_pcs_base0/cpc_pcs_suswelltop0/I_MUX_o_retention_en_pclk/OUT', 'input pin', 1, 'lane_5/pcs_acu_glue/cpc_pcs_mg_wrapper/pcs/cpc_pcs_base0/cpc_pcs_suswelltop0/I_MUX_o_retention_en_pclk/OUT'], ['lane_6/pcs_acu_glue/acu_top0/acu_suswell_top0/acu_suswell_pwrctrl0/I_MUX_os_dig_retention_en_h/OUT', 'input pin', 1, 'lane_6/pcs_acu_glue/acu_top0/acu_suswell_top0/acu_suswell_pwrctrl0/I_MUX_os_dig_retention_en_h/OUT'], ['lane_6/pcs_acu_glue/cpc_pcs_mg_wrapper/pcs/cpc_pcs_base0/cpc_pcs_suswelltop0/I_MUX_o_retention_en_pclk/OUT', 'input pin', 1, 'lane_6/pcs_acu_glue/cpc_pcs_mg_wrapper/pcs/cpc_pcs_base0/cpc_pcs_suswelltop0/I_MUX_o_retention_en_pclk/OUT'], ['lane_7/pcs_acu_glue/acu_top0/acu_suswell_top0/acu_suswell_pwrctrl0/I_MUX_os_dig_retention_en_h/OUT', 'input pin', 1, 'lane_7/pcs_acu_glue/acu_top0/acu_suswell_top0/acu_suswell_pwrctrl0/I_MUX_os_dig_retention_en_h/OUT'], ['lane_7/pcs_acu_glue/cpc_pcs_mg_wrapper/pcs/cpc_pcs_base0/cpc_pcs_suswelltop0/I_MUX_o_retention_en_pclk/OUT', 'input pin', 1, 'lane_7/pcs_acu_glue/cpc_pcs_mg_wrapper/pcs/cpc_pcs_base0/cpc_pcs_suswelltop0/I_MUX_o_retention_en_pclk/OUT'], ['lane_8/pcs_acu_glue/acu_top0/acu_suswell_top0/acu_suswell_pwrctrl0/I_MUX_os_dig_retention_en_h/OUT', 'input pin', 1, 'lane_8/pcs_acu_glue/acu_top0/acu_suswell_top0/acu_suswell_pwrctrl0/I_MUX_os_dig_retention_en_h/OUT'], ['lane_8/pcs_acu_glue/cpc_pcs_mg_wrapper/pcs/cpc_pcs_base0/cpc_pcs_suswelltop0/I_MUX_o_retention_en_pclk/OUT', 'input pin', 1, 'lane_8/pcs_acu_glue/cpc_pcs_mg_wrapper/pcs/cpc_pcs_base0/cpc_pcs_suswelltop0/I_MUX_o_retention_en_pclk/OUT'], ['lane_9/pcs_acu_glue/acu_top0/acu_suswell_top0/acu_suswell_pwrctrl0/I_MUX_os_dig_retention_en_h/OUT', 'input pin', 1, 'lane_9/pcs_acu_glue/acu_top0/acu_suswell_top0/acu_suswell_pwrctrl0/I_MUX_os_dig_retention_en_h/OUT'], ['lane_9/pcs_acu_glue/cpc_pcs_mg_wrapper/pcs/cpc_pcs_base0/cpc_pcs_suswelltop0/I_MUX_o_retention_en_pclk/OUT', 'input pin', 1, 'lane_9/pcs_acu_glue/cpc_pcs_mg_wrapper/pcs/cpc_pcs_base0/cpc_pcs_suswelltop0/I_MUX_o_retention_en_pclk/OUT']] ;
