{
  "name": "core_arch::x86::avx512f::_mm_mask_expandloadu_ps",
  "safe": false,
  "callees": {
    "core_arch::x86::__m128::as_f32x4": {
      "safe": true,
      "tags": {
        "tags": [],
        "spec": {},
        "docs": []
      },
      "doc": "",
      "adt": {
        "core_arch::simd::f32x4": "Constructor"
      }
    },
    "core_arch::x86::avx512f::expandloadps_128": {
      "safe": false,
      "tags": {
        "tags": [],
        "spec": {},
        "docs": []
      },
      "doc": "",
      "adt": {}
    }
  },
  "adts": {
    "core_arch::x86::__m128": [
      "Plain"
    ],
    "core_arch::simd::f32x4": [
      "Plain"
    ]
  },
  "path": {
    "type": "Local",
    "path": "core::core_arch::x86::avx512f::_mm_mask_expandloadu_ps"
  },
  "span": "/home/gh-zjp-CN/.rustup/toolchains/nightly-2025-12-06-aarch64-unknown-linux-gnu/lib/rustlib/src/rust/library/core/src/../../stdarch/crates/core_arch/src/x86/avx512f.rs:36043:1: 36045:2",
  "src": "pub unsafe fn _mm_mask_expandloadu_ps(src: __m128, k: __mmask8, mem_addr: *const f32) -> __m128 {\n    transmute(expandloadps_128(mem_addr, src.as_f32x4(), k))\n}",
  "mir": "fn core_arch::x86::avx512f::_mm_mask_expandloadu_ps(_1: core_arch::x86::__m128, _2: u8, _3: *const f32) -> core_arch::x86::__m128 {\n    let mut _0: core_arch::x86::__m128;\n    let mut _4: core_arch::simd::f32x4;\n    let mut _5: core_arch::simd::f32x4;\n    debug src => _1;\n    debug k => _2;\n    debug mem_addr => _3;\n    bb0: {\n        StorageLive(_4);\n        StorageLive(_5);\n        _5 = core_arch::x86::__m128::as_f32x4(_1) -> [return: bb1, unwind unreachable];\n    }\n    bb1: {\n        _4 = core_arch::x86::avx512f::expandloadps_128(_3, move _5, _2) -> [return: bb2, unwind unreachable];\n    }\n    bb2: {\n        StorageDead(_5);\n        _0 = move _4 as core_arch::x86::__m128;\n        StorageDead(_4);\n        return;\n    }\n}\n",
  "doc": " Load contiguous active single-precision (32-bit) floating-point elements from unaligned memory at mem_addr (those with their respective bit set in mask k), and store the results in dst using writemask k (elements are copied from src when the corresponding mask bit is not set).\n\n [Intel's documentation](https://www.intel.com/content/www/us/en/docs/intrinsics-guide/index.html#text=_mm_mask_expandloadu_ps)\n",
  "tags": {
    "tags": [],
    "spec": {},
    "docs": []
  }
}