{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1717724152297 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "14 14 " "Parallel compilation is enabled and will use 14 of the 14 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1717724152298 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "DDAV 10M50DAF484C7G " "Selected device 10M50DAF484C7G for design \"DDAV\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1717724152317 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1717724152380 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1717724152380 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "clock:clk_\|altpll:altpll_component\|clock_altpll:auto_generated\|pll1 MAX 10 PLL " "Implemented PLL \"clock:clk_\|altpll:altpll_component\|clock_altpll:auto_generated\|pll1\" as MAX 10 PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "clock:clk_\|altpll:altpll_component\|clock_altpll:auto_generated\|wire_pll1_clk\[0\] 1 2 0 0 " "Implementing clock multiplication of 1, clock division of 2, and phase shift of 0 degrees (0 ps) for clock:clk_\|altpll:altpll_component\|clock_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/clock_altpll.v" "" { Text "C:/Users/parth/Documents/DAV/DDAV/db/clock_altpll.v" 44 -1 0 } } { "" "" { Generic "C:/Users/parth/Documents/DAV/DDAV/" { { 0 { 0 ""} 0 461 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1717724152459 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "clock:clk_\|altpll:altpll_component\|clock_altpll:auto_generated\|wire_pll1_clk\[1\] 1 50 0 0 " "Implementing clock multiplication of 1, clock division of 50, and phase shift of 0 degrees (0 ps) for clock:clk_\|altpll:altpll_component\|clock_altpll:auto_generated\|wire_pll1_clk\[1\] port" {  } { { "db/clock_altpll.v" "" { Text "C:/Users/parth/Documents/DAV/DDAV/db/clock_altpll.v" 44 -1 0 } } { "" "" { Generic "C:/Users/parth/Documents/DAV/DDAV/" { { 0 { 0 ""} 0 462 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1717724152459 ""}  } { { "db/clock_altpll.v" "" { Text "C:/Users/parth/Documents/DAV/DDAV/db/clock_altpll.v" 44 -1 0 } } { "" "" { Generic "C:/Users/parth/Documents/DAV/DDAV/" { { 0 { 0 ""} 0 461 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1717724152459 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1717724152680 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1717724152688 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7G " "Device 10M08DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1717724152859 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7P " "Device 10M08DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1717724152859 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484A7G " "Device 10M16DAF484A7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1717724152859 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484C7G " "Device 10M16DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1717724152859 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I7G " "Device 10M16DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1717724152859 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I7P " "Device 10M16DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1717724152859 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484A7G " "Device 10M25DAF484A7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1717724152859 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484C7G " "Device 10M25DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1717724152859 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484I7G " "Device 10M25DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1717724152859 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7G " "Device 10M50DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1717724152859 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7P " "Device 10M50DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1717724152859 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484C7G " "Device 10M40DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1717724152859 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484I7G " "Device 10M40DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1717724152859 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1717724152859 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "8 " "Fitter converted 8 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TMS~ H2 " "Pin ~ALTERA_TMS~ is reserved at location H2" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TMS~ } } } { "temporary_test_loc" "" { Generic "C:/Users/parth/Documents/DAV/DDAV/" { { 0 { 0 ""} 0 3698 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1717724152866 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TCK~ G2 " "Pin ~ALTERA_TCK~ is reserved at location G2" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TCK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/parth/Documents/DAV/DDAV/" { { 0 { 0 ""} 0 3700 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1717724152866 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDI~ L4 " "Pin ~ALTERA_TDI~ is reserved at location L4" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDI~ } } } { "temporary_test_loc" "" { Generic "C:/Users/parth/Documents/DAV/DDAV/" { { 0 { 0 ""} 0 3702 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1717724152866 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDO~ M5 " "Pin ~ALTERA_TDO~ is reserved at location M5" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/parth/Documents/DAV/DDAV/" { { 0 { 0 ""} 0 3704 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1717724152866 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONFIG_SEL~ H10 " "Pin ~ALTERA_CONFIG_SEL~ is reserved at location H10" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONFIG_SEL~ } } } { "temporary_test_loc" "" { Generic "C:/Users/parth/Documents/DAV/DDAV/" { { 0 { 0 ""} 0 3706 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1717724152866 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCONFIG~ H9 " "Pin ~ALTERA_nCONFIG~ is reserved at location H9" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCONFIG~ } } } { "temporary_test_loc" "" { Generic "C:/Users/parth/Documents/DAV/DDAV/" { { 0 { 0 ""} 0 3708 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1717724152866 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nSTATUS~ G9 " "Pin ~ALTERA_nSTATUS~ is reserved at location G9" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nSTATUS~ } } } { "temporary_test_loc" "" { Generic "C:/Users/parth/Documents/DAV/DDAV/" { { 0 { 0 ""} 0 3710 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1717724152866 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONF_DONE~ F8 " "Pin ~ALTERA_CONF_DONE~ is reserved at location F8" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONF_DONE~ } } } { "temporary_test_loc" "" { Generic "C:/Users/parth/Documents/DAV/DDAV/" { { 0 { 0 ""} 0 3712 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1717724152866 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1717724152866 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1717724152866 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1717724152866 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1717724152866 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1717724152866 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1717724152869 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1717724153025 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "DDAV.sdc " "Synopsys Design Constraints File file not found: 'DDAV.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1717724154191 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "generated clocks " "No user constrained generated clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1717724154191 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1717724154194 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1717724154208 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1717724154209 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1717724154209 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clock:clk_\|altpll:altpll_component\|clock_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1) " "Automatically promoted node clock:clk_\|altpll:altpll_component\|clock_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G18 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G18" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1717724154348 ""}  } { { "db/clock_altpll.v" "" { Text "C:/Users/parth/Documents/DAV/DDAV/db/clock_altpll.v" 78 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/parth/Documents/DAV/DDAV/" { { 0 { 0 ""} 0 461 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1717724154348 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clock:clk_\|altpll:altpll_component\|clock_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C1 of PLL_1) " "Automatically promoted node clock:clk_\|altpll:altpll_component\|clock_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C1 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G19 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G19" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1717724154349 ""}  } { { "db/clock_altpll.v" "" { Text "C:/Users/parth/Documents/DAV/DDAV/db/clock_altpll.v" 78 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/parth/Documents/DAV/DDAV/" { { 0 { 0 ""} 0 461 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1717724154349 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ping_pong_ram:ram_\|player_clk  " "Automatically promoted node ping_pong_ram:ram_\|player_clk " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1717724154349 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ping_pong_ram:ram_\|player_clk " "Destination node ping_pong_ram:ram_\|player_clk" {  } { { "ping_pong_ram.sv" "" { Text "C:/Users/parth/Documents/DAV/DDAV/ping_pong_ram.sv" 9 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/parth/Documents/DAV/DDAV/" { { 0 { 0 ""} 0 393 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1717724154349 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fireball:fireball_one_\|y\[1\] " "Destination node fireball:fireball_one_\|y\[1\]" {  } { { "fireball.sv" "" { Text "C:/Users/parth/Documents/DAV/DDAV/fireball.sv" 29 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/parth/Documents/DAV/DDAV/" { { 0 { 0 ""} 0 163 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1717724154349 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fireball:fireball_one_\|y\[2\] " "Destination node fireball:fireball_one_\|y\[2\]" {  } { { "fireball.sv" "" { Text "C:/Users/parth/Documents/DAV/DDAV/fireball.sv" 29 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/parth/Documents/DAV/DDAV/" { { 0 { 0 ""} 0 162 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1717724154349 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fireball:fireball_one_\|y\[3\] " "Destination node fireball:fireball_one_\|y\[3\]" {  } { { "fireball.sv" "" { Text "C:/Users/parth/Documents/DAV/DDAV/fireball.sv" 29 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/parth/Documents/DAV/DDAV/" { { 0 { 0 ""} 0 161 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1717724154349 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fireball:fireball_one_\|y\[4\] " "Destination node fireball:fireball_one_\|y\[4\]" {  } { { "fireball.sv" "" { Text "C:/Users/parth/Documents/DAV/DDAV/fireball.sv" 29 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/parth/Documents/DAV/DDAV/" { { 0 { 0 ""} 0 160 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1717724154349 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fireball:fireball_one_\|y\[5\] " "Destination node fireball:fireball_one_\|y\[5\]" {  } { { "fireball.sv" "" { Text "C:/Users/parth/Documents/DAV/DDAV/fireball.sv" 29 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/parth/Documents/DAV/DDAV/" { { 0 { 0 ""} 0 159 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1717724154349 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fireball:fireball_one_\|y\[6\] " "Destination node fireball:fireball_one_\|y\[6\]" {  } { { "fireball.sv" "" { Text "C:/Users/parth/Documents/DAV/DDAV/fireball.sv" 29 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/parth/Documents/DAV/DDAV/" { { 0 { 0 ""} 0 158 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1717724154349 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fireball:fireball_one_\|y\[7\] " "Destination node fireball:fireball_one_\|y\[7\]" {  } { { "fireball.sv" "" { Text "C:/Users/parth/Documents/DAV/DDAV/fireball.sv" 29 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/parth/Documents/DAV/DDAV/" { { 0 { 0 ""} 0 157 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1717724154349 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fireball:fireball_one_\|y\[8\] " "Destination node fireball:fireball_one_\|y\[8\]" {  } { { "fireball.sv" "" { Text "C:/Users/parth/Documents/DAV/DDAV/fireball.sv" 29 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/parth/Documents/DAV/DDAV/" { { 0 { 0 ""} 0 156 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1717724154349 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fireball:fireball_one_\|y\[9\] " "Destination node fireball:fireball_one_\|y\[9\]" {  } { { "fireball.sv" "" { Text "C:/Users/parth/Documents/DAV/DDAV/fireball.sv" 29 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/parth/Documents/DAV/DDAV/" { { 0 { 0 ""} 0 155 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1717724154349 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1717724154349 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1717724154349 ""}  } { { "ping_pong_ram.sv" "" { Text "C:/Users/parth/Documents/DAV/DDAV/ping_pong_ram.sv" 9 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/parth/Documents/DAV/DDAV/" { { 0 { 0 ""} 0 393 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1717724154349 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "game_handler:game_handler_\|player_one_hit  " "Automatically promoted node game_handler:game_handler_\|player_one_hit " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1717724154349 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fireball:fireball_two_\|opponent_hit_sr\[0\] " "Destination node fireball:fireball_two_\|opponent_hit_sr\[0\]" {  } { { "fireball.sv" "" { Text "C:/Users/parth/Documents/DAV/DDAV/fireball.sv" 29 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/parth/Documents/DAV/DDAV/" { { 0 { 0 ""} 0 521 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1717724154349 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "player:player_one_\|state_d.MELEE_STATE_RIGHT~1 " "Destination node player:player_one_\|state_d.MELEE_STATE_RIGHT~1" {  } { { "player.sv" "" { Text "C:/Users/parth/Documents/DAV/DDAV/player.sv" 23 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/parth/Documents/DAV/DDAV/" { { 0 { 0 ""} 0 2284 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1717724154349 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "player:player_one_\|state~4 " "Destination node player:player_one_\|state~4" {  } { { "player.sv" "" { Text "C:/Users/parth/Documents/DAV/DDAV/player.sv" 15 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/parth/Documents/DAV/DDAV/" { { 0 { 0 ""} 0 2323 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1717724154349 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "player:player_one_\|x_d\[9\]~0 " "Destination node player:player_one_\|x_d\[9\]~0" {  } { { "player.sv" "" { Text "C:/Users/parth/Documents/DAV/DDAV/player.sv" 25 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/parth/Documents/DAV/DDAV/" { { 0 { 0 ""} 0 2282 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1717724154349 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "player:player_one_\|state~1 " "Destination node player:player_one_\|state~1" {  } { { "player.sv" "" { Text "C:/Users/parth/Documents/DAV/DDAV/player.sv" 15 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/parth/Documents/DAV/DDAV/" { { 0 { 0 ""} 0 2280 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1717724154349 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "player:player_one_\|x\[4\]~16 " "Destination node player:player_one_\|x\[4\]~16" {  } { { "player.sv" "" { Text "C:/Users/parth/Documents/DAV/DDAV/player.sv" 39 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/parth/Documents/DAV/DDAV/" { { 0 { 0 ""} 0 2320 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1717724154349 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "player:player_one_\|y\[8\]~17 " "Destination node player:player_one_\|y\[8\]~17" {  } { { "player.sv" "" { Text "C:/Users/parth/Documents/DAV/DDAV/player.sv" 39 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/parth/Documents/DAV/DDAV/" { { 0 { 0 ""} 0 2300 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1717724154349 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "player:player_one_\|melee_cooldown_timer\[3\]~2 " "Destination node player:player_one_\|melee_cooldown_timer\[3\]~2" {  } { { "player.sv" "" { Text "C:/Users/parth/Documents/DAV/DDAV/player.sv" 39 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/parth/Documents/DAV/DDAV/" { { 0 { 0 ""} 0 2991 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1717724154349 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "player:player_one_\|melee_cooldown_timer\[3\]~3 " "Destination node player:player_one_\|melee_cooldown_timer\[3\]~3" {  } { { "player.sv" "" { Text "C:/Users/parth/Documents/DAV/DDAV/player.sv" 39 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/parth/Documents/DAV/DDAV/" { { 0 { 0 ""} 0 2992 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1717724154349 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "player:player_one_\|y_velocity\[5\]~4 " "Destination node player:player_one_\|y_velocity\[5\]~4" {  } { { "player.sv" "" { Text "C:/Users/parth/Documents/DAV/DDAV/player.sv" 39 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/parth/Documents/DAV/DDAV/" { { 0 { 0 ""} 0 3001 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1717724154349 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1717724154349 ""}  } { { "game_handler.sv" "" { Text "C:/Users/parth/Documents/DAV/DDAV/game_handler.sv" 18 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/parth/Documents/DAV/DDAV/" { { 0 { 0 ""} 0 134 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1717724154349 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "game_handler:game_handler_\|player_two_hit  " "Automatically promoted node game_handler:game_handler_\|player_two_hit " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1717724154350 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fireball:fireball_one_\|opponent_hit_sr\[0\] " "Destination node fireball:fireball_one_\|opponent_hit_sr\[0\]" {  } { { "fireball.sv" "" { Text "C:/Users/parth/Documents/DAV/DDAV/fireball.sv" 29 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/parth/Documents/DAV/DDAV/" { { 0 { 0 ""} 0 168 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1717724154350 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "player:player_two_\|state_d.MELEE_STATE_RIGHT~1 " "Destination node player:player_two_\|state_d.MELEE_STATE_RIGHT~1" {  } { { "player.sv" "" { Text "C:/Users/parth/Documents/DAV/DDAV/player.sv" 23 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/parth/Documents/DAV/DDAV/" { { 0 { 0 ""} 0 2262 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1717724154350 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "player:player_two_\|state~0 " "Destination node player:player_two_\|state~0" {  } { { "player.sv" "" { Text "C:/Users/parth/Documents/DAV/DDAV/player.sv" 15 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/parth/Documents/DAV/DDAV/" { { 0 { 0 ""} 0 2263 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1717724154350 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "player:player_two_\|x_d\[9\]~0 " "Destination node player:player_two_\|x_d\[9\]~0" {  } { { "player.sv" "" { Text "C:/Users/parth/Documents/DAV/DDAV/player.sv" 25 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/parth/Documents/DAV/DDAV/" { { 0 { 0 ""} 0 2265 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1717724154350 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "player:player_two_\|state~4 " "Destination node player:player_two_\|state~4" {  } { { "player.sv" "" { Text "C:/Users/parth/Documents/DAV/DDAV/player.sv" 15 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/parth/Documents/DAV/DDAV/" { { 0 { 0 ""} 0 2268 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1717724154350 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "player:player_two_\|x\[3\]~34 " "Destination node player:player_two_\|x\[3\]~34" {  } { { "player.sv" "" { Text "C:/Users/parth/Documents/DAV/DDAV/player.sv" 39 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/parth/Documents/DAV/DDAV/" { { 0 { 0 ""} 0 2256 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1717724154350 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "player:player_two_\|y\[0\]~35 " "Destination node player:player_two_\|y\[0\]~35" {  } { { "player.sv" "" { Text "C:/Users/parth/Documents/DAV/DDAV/player.sv" 39 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/parth/Documents/DAV/DDAV/" { { 0 { 0 ""} 0 2220 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1717724154350 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "player:player_two_\|y_velocity\[4\]~6 " "Destination node player:player_two_\|y_velocity\[4\]~6" {  } { { "player.sv" "" { Text "C:/Users/parth/Documents/DAV/DDAV/player.sv" 39 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/parth/Documents/DAV/DDAV/" { { 0 { 0 ""} 0 2963 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1717724154350 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "player:player_two_\|melee_cooldown_timer\[3\]~2 " "Destination node player:player_two_\|melee_cooldown_timer\[3\]~2" {  } { { "player.sv" "" { Text "C:/Users/parth/Documents/DAV/DDAV/player.sv" 39 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/parth/Documents/DAV/DDAV/" { { 0 { 0 ""} 0 2975 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1717724154350 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "player:player_two_\|melee_cooldown_timer\[2\]~3 " "Destination node player:player_two_\|melee_cooldown_timer\[2\]~3" {  } { { "player.sv" "" { Text "C:/Users/parth/Documents/DAV/DDAV/player.sv" 39 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/parth/Documents/DAV/DDAV/" { { 0 { 0 ""} 0 2976 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1717724154350 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1717724154350 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1717724154350 ""}  } { { "game_handler.sv" "" { Text "C:/Users/parth/Documents/DAV/DDAV/game_handler.sv" 17 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/parth/Documents/DAV/DDAV/" { { 0 { 0 ""} 0 120 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1717724154350 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1717724154971 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1717724154972 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1717724154972 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1717724154974 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1717724154976 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1717724154978 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1717724154978 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1717724154979 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1717724155090 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1717724155091 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1717724155091 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "clock:clk_\|altpll:altpll_component\|clock_altpll:auto_generated\|pll1 clk\[1\] nes_clk_two~output " "PLL \"clock:clk_\|altpll:altpll_component\|clock_altpll:auto_generated\|pll1\" output port clk\[1\] feeds output pin \"nes_clk_two~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/clock_altpll.v" "" { Text "C:/Users/parth/Documents/DAV/DDAV/db/clock_altpll.v" 44 -1 0 } } { "altpll.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altpll.tdf" 898 0 0 } } { "clock.v" "" { Text "C:/Users/parth/Documents/DAV/DDAV/clock.v" 95 0 0 } } { "game_top.sv" "" { Text "C:/Users/parth/Documents/DAV/DDAV/game_top.sv" 22 0 0 } } { "game_top.sv" "" { Text "C:/Users/parth/Documents/DAV/DDAV/game_top.sv" 16 0 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1717724155177 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "clock:clk_\|altpll:altpll_component\|clock_altpll:auto_generated\|pll1 clk\[1\] nes_clk_one~output " "PLL \"clock:clk_\|altpll:altpll_component\|clock_altpll:auto_generated\|pll1\" output port clk\[1\] feeds output pin \"nes_clk_one~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/clock_altpll.v" "" { Text "C:/Users/parth/Documents/DAV/DDAV/db/clock_altpll.v" 44 -1 0 } } { "altpll.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altpll.tdf" 898 0 0 } } { "clock.v" "" { Text "C:/Users/parth/Documents/DAV/DDAV/clock.v" 95 0 0 } } { "game_top.sv" "" { Text "C:/Users/parth/Documents/DAV/DDAV/game_top.sv" 22 0 0 } } { "game_top.sv" "" { Text "C:/Users/parth/Documents/DAV/DDAV/game_top.sv" 15 0 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1717724155178 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:03 " "Fitter preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1717724155327 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1717724155336 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1717724157247 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1717724157603 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1717724157647 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1717724169856 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:12 " "Fitter placement operations ending: elapsed time is 00:00:12" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1717724169857 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1717724170895 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Router estimated average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "16 X33_Y11 X44_Y21 " "Router estimated peak interconnect usage is 16% of the available device resources in the region that extends from location X33_Y11 to location X44_Y21" {  } { { "loc" "" { Generic "C:/Users/parth/Documents/DAV/DDAV/" { { 1 { 0 "Router estimated peak interconnect usage is 16% of the available device resources in the region that extends from location X33_Y11 to location X44_Y21"} { { 12 { 0 ""} 33 11 12 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1717724174524 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1717724174524 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1717724179899 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1717724179899 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:08 " "Fitter routing operations ending: elapsed time is 00:00:08" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1717724179904 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 2.96 " "Total time spent on timing analysis during the Fitter is 2.96 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1717724180149 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1717724180169 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1717724180930 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1717724180931 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1717724181916 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1717724182740 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/parth/Documents/DAV/DDAV/output_files/DDAV.fit.smsg " "Generated suppressed messages file C:/Users/parth/Documents/DAV/DDAV/output_files/DDAV.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1717724183425 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6449 " "Peak virtual memory: 6449 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1717724184290 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jun  6 18:36:24 2024 " "Processing ended: Thu Jun  6 18:36:24 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1717724184290 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:33 " "Elapsed time: 00:00:33" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1717724184290 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:14 " "Total CPU time (on all processors): 00:00:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1717724184290 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1717724184290 ""}
