\t (00:00:26) allegro 16.6-2015 S066 (v16-6-112FJ) Windows 32
\t (00:00:26)     Journal start - Sun Apr 09 20:50:43 2017
\t (00:00:26)         Host=DAQI-PC User=DaQi Pid=11356 CPUs=4
\t (00:00:26) CmdLine= D:\Cadence\Cadence_SPB_16.6-2015\tools\pcb\bin\allegro.exe
\t (00:00:26) 
\d (00:00:26) Design opened: F:/对外部分项目/信号发生器改版/Hardware/Pcb/DDS.brd
\i (00:00:26) generaledit 
\i (00:00:27) zoom out 1 
\i (00:00:27) setwindow pcb
\i (00:00:27) zoom out 1956.319 2078.370
\i (00:00:27) trapsize 26972
\i (00:00:27) zoom out 1 
\i (00:00:27) setwindow pcb
\i (00:00:27) zoom out 1956.320 2078.370
\i (00:00:27) trapsize 53945
\i (00:00:28) settoggle no_etch_shape_display 
\i (00:00:28) redraw 
\i (00:00:28) trapsize 53945
\i (00:00:29) zoom in 1 
\i (00:00:29) setwindow pcb
\i (00:00:29) zoom in 3684.903 1689.968
\i (00:00:29) trapsize 26972
\i (00:00:30) zoom in 1 
\i (00:00:30) setwindow pcb
\i (00:00:30) zoom in 4067.911 1404.061
\i (00:00:30) trapsize 13486
\i (00:00:30) zoom in 1 
\i (00:00:30) setwindow pcb
\i (00:00:30) zoom in 3930.352 1538.923
\i (00:00:30) trapsize 6743
\i (00:12:51) zoom out 1 
\i (00:12:51) setwindow pcb
\i (00:12:51) zoom out 4275.598 1679.180
\i (00:12:51) trapsize 13486
\i (00:12:54) open 
\i (00:13:03) fillin "F:\计量采集模块部分\Ven1.0\Pcb\DataCollection.brd"
\i (00:13:03) cd "F:\计量采集模块部分\Ven1.0\Pcb"
\t (00:13:03) Opening existing design...
\i (00:13:03) trapsize 39365
\t (00:13:03)     Journal end - Sun Apr 09 21:03:21 2017
