# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../project_Multi_4bit_Lab5.srcs/sources_1/new/mod_add_4BIT_ds.vhd" \
"../../../../project_Multi_4bit_Lab5.srcs/sources_1/new/sum_4bits.vhd" \
"../../../../project_Multi_4bit_Lab5.srcs/sim_1/new/mod_add_4BIT_tb.vhd" \

# Do not sort compile order
nosort
