// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2015.4
// Copyright (C) 2015 Xilinx Inc. All rights reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="averaging,hls_ip_2015_4,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=1,HLS_INPUT_PART=xc7k325tffg900-2,HLS_INPUT_CLOCK=5.000000,HLS_INPUT_ARCH=pipeline,HLS_SYN_CLOCK=4.275250,HLS_SYN_LAT=5,HLS_SYN_TPT=1,HLS_SYN_MEM=5,HLS_SYN_DSP=0,HLS_SYN_FF=497,HLS_SYN_LUT=932}" *)

module averaging (
        ap_clk,
        ap_rst_n,
        i_data_TDATA,
        i_data_TVALID,
        i_data_TREADY,
        i_data_TLAST,
        o_data_TDATA,
        o_data_TVALID,
        o_data_TREADY,
        o_data_TLAST,
        threshold_V,
        seq_len_V,
        log_avg_size_V
);

parameter    ap_const_logic_1 = 1'b1;
parameter    ap_const_logic_0 = 1'b0;
parameter    ap_ST_pp0_stg0_fsm_0 = 1'b1;
parameter    ap_const_lv2_0 = 2'b00;
parameter    ap_const_lv1_0 = 1'b0;
parameter    ap_const_lv10_0 = 10'b0000000000;
parameter    ap_const_lv8_0 = 8'b00000000;
parameter    ap_const_lv32_0 = 32'b00000000000000000000000000000000;
parameter    ap_const_lv9_0 = 9'b000000000;
parameter    ap_true = 1'b1;
parameter    ap_const_lv2_2 = 2'b10;
parameter    ap_const_lv2_1 = 2'b1;
parameter    ap_const_lv1_1 = 1'b1;
parameter    ap_const_lv8_1 = 8'b1;
parameter    ap_const_lv10_1 = 10'b1;
parameter    ap_const_lv9_1FF = 9'b111111111;
parameter    ap_const_lv11_7FF = 11'b11111111111;
parameter    ap_const_lv6_1F = 6'b11111;
parameter    ap_const_lv6_28 = 6'b101000;
parameter    ap_const_lv41_1FFFFFFFFFF = 41'b11111111111111111111111111111111111111111;
parameter    ap_const_lv9_103 = 9'b100000011;
parameter    ap_const_lv9_1 = 9'b1;

input   ap_clk;
input   ap_rst_n;
input  [31:0] i_data_TDATA;
input   i_data_TVALID;
output   i_data_TREADY;
input  [0:0] i_data_TLAST;
output  [31:0] o_data_TDATA;
output   o_data_TVALID;
input   o_data_TREADY;
output  [0:0] o_data_TLAST;
input  [31:0] threshold_V;
input  [9:0] seq_len_V;
input  [2:0] log_avg_size_V;

reg i_data_TREADY;
reg o_data_TVALID;
reg    ap_rst_n_inv;
reg   [1:0] currentState = 2'b00;
reg   [0:0] data_in_valid_V = 1'b0;
reg   [9:0] seq_len_reg_V = 10'b0000000000;
reg   [7:0] avg_size_reg_V = 8'b00000000;
reg   [31:0] data_in_reg_V = 32'b00000000000000000000000000000000;
reg   [9:0] wr_cnt_V = 10'b0000000000;
reg   [7:0] blk_cnt_V = 8'b00000000;
reg   [0:0] threshold_met_V = 1'b0;
reg   [2:0] log_avg_size_reg_V = 3'b000;
wire   [39:0] data_fifo_V_V_dout;
wire    data_fifo_V_V_empty_n;
reg    data_fifo_V_V_read;
reg   [39:0] data_fifo_V_V_din;
wire    data_fifo_V_V_full_n;
reg    data_fifo_V_V_write;
wire   [31:0] out_fifo_V_V_dout;
wire    out_fifo_V_V_empty_n;
reg    out_fifo_V_V_read;
wire   [31:0] out_fifo_V_V_din;
wire    out_fifo_V_V_full_n;
reg    out_fifo_V_V_write;
reg   [8:0] out_sample_cnt_V = 9'b000000000;
reg   [9:0] rd_cnt_V = 10'b0000000000;
reg   [9:0] seq_len_reg_V_loc_3_reg_246;
reg   [9:0] ap_reg_ppstg_seq_len_reg_V_loc_3_reg_246_pp0_it3;
wire   [0:0] tmp_15_nbreadreq_fu_152_p4;
reg    ap_sig_bdd_69;
wire    ap_reg_ppiten_pp0_it0;
reg   [1:0] currentState_load_reg_677;
reg   [0:0] data_in_valid_V_load_reg_681;
reg    ap_sig_bdd_82;
reg    ap_reg_ppiten_pp0_it1 = 1'b0;
reg   [1:0] ap_reg_ppstg_currentState_load_reg_677_pp0_it1;
reg   [0:0] ap_reg_ppstg_data_in_valid_V_load_reg_681_pp0_it1;
reg   [0:0] tmp_s_reg_702;
reg   [0:0] ap_reg_ppstg_tmp_s_reg_702_pp0_it1;
reg   [0:0] threshold_met_V_load_reg_717;
reg   [0:0] ap_reg_ppstg_threshold_met_V_load_reg_717_pp0_it1;
reg   [0:0] tmp_3_reg_721;
reg   [0:0] ap_reg_ppstg_tmp_3_reg_721_pp0_it1;
reg    ap_sig_bdd_120;
reg    ap_reg_ppiten_pp0_it2 = 1'b0;
reg   [1:0] ap_reg_ppstg_currentState_load_reg_677_pp0_it2;
reg   [0:0] ap_reg_ppstg_data_in_valid_V_load_reg_681_pp0_it2;
reg   [0:0] ap_reg_ppstg_tmp_s_reg_702_pp0_it2;
reg    ap_sig_bdd_136;
reg    ap_reg_ppiten_pp0_it3 = 1'b0;
wire   [0:0] tmp_nbreadreq_fu_190_p3;
reg    ap_sig_bdd_146;
reg    ap_reg_ppiten_pp0_it4 = 1'b0;
reg   [0:0] tmp_reg_744;
reg    ap_sig_ioackin_o_data_TREADY;
reg    ap_reg_ppiten_pp0_it5 = 1'b0;
reg   [2:0] log_avg_size_V_read_reg_666;
(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm = 1'b1;
reg    ap_sig_cseq_ST_pp0_stg0_fsm_0;
reg    ap_sig_bdd_170;
wire   [1:0] currentState_load_load_fu_282_p1;
wire   [0:0] data_in_valid_V_load_load_fu_286_p1;
reg   [9:0] seq_len_reg_V_load_reg_685;
reg   [31:0] data_in_reg_V_load_reg_694;
reg   [31:0] ap_reg_ppstg_data_in_reg_V_load_reg_694_pp0_it1;
wire   [0:0] tmp_s_fu_325_p2;
wire   [0:0] tmp_1_fu_345_p2;
wire   [0:0] tmp_8_fu_377_p2;
wire   [0:0] threshold_met_V_load_load_fu_433_p1;
wire   [0:0] tmp_3_fu_459_p2;
reg   [39:0] tmp_V_1_reg_728;
wire   [5:0] tmp_18_fu_534_p2;
reg   [5:0] tmp_18_reg_734;
wire   [40:0] tmp_21_fu_544_p2;
reg   [40:0] tmp_21_reg_739;
reg   [31:0] tmp_V_6_reg_748;
wire   [0:0] tmp_12_fu_604_p2;
reg   [0:0] tmp_12_reg_753;
wire   [1:0] ap_reg_phiprechg_storemerge1_reg_214pp0_it0;
wire   [0:0] tmp_6_fu_415_p2;
reg   [1:0] storemerge1_phi_fu_217_p4;
wire   [0:0] ap_reg_phiprechg_storemerge3_reg_225pp0_it0;
reg   [0:0] storemerge3_phi_fu_228_p4;
wire   [9:0] ap_reg_phiprechg_seq_len_reg_V_loc_reg_236pp0_it0;
reg   [9:0] ap_reg_phiprechg_seq_len_reg_V_loc_reg_236pp0_it1;
wire   [9:0] ap_reg_phiprechg_seq_len_reg_V_loc_3_reg_246pp0_it0;
reg   [9:0] ap_reg_phiprechg_seq_len_reg_V_loc_3_reg_246pp0_it1;
reg   [9:0] ap_reg_phiprechg_seq_len_reg_V_loc_3_reg_246pp0_it2;
wire   [39:0] tmp_V_2_fu_553_p2;
wire   [39:0] tmp_V_fu_559_p1;
wire   [39:0] tmp_V_4_fu_563_p1;
wire   [7:0] val_assign_fu_447_p2;
wire   [9:0] grp_fu_265_p2;
wire   [7:0] tmp_2_fu_383_p2;
wire   [8:0] storemerge_fu_652_p3;
wire   [9:0] storemerge2_fu_616_p3;
wire   [0:0] tmp_last_V_fu_646_p2;
reg    ap_reg_ioackin_o_data_TREADY = 1'b0;
wire   [8:0] lhs_V_1_cast_fu_311_p1;
wire   [8:0] tmp_9_cast_fu_321_p1;
wire   [8:0] r_V_1_fu_315_p2;
wire   [10:0] lhs_V_4_cast_fu_331_p1;
wire   [10:0] tmp_10_cast_fu_341_p1;
wire   [10:0] r_V_4_fu_335_p2;
wire   [10:0] lhs_V_2_cast_fu_363_p1;
wire   [10:0] tmp_1_cast_fu_373_p1;
wire   [10:0] r_V_2_fu_367_p2;
wire   [10:0] lhs_V_cast_fu_401_p1;
wire   [10:0] tmp_5_cast_fu_411_p1;
wire   [10:0] r_V_fu_405_p2;
wire   [7:0] tmp_2_cast_fu_443_p1;
wire   [40:0] rhs_V_fu_501_p1;
wire   [40:0] lhs_V_fu_498_p1;
wire   [5:0] Lo_assign_cast_fu_514_p1;
wire   [5:0] tmp_16_fu_524_p1;
wire   [5:0] Hi_assign_fu_518_p2;
wire   [5:0] tmp_17_fu_528_p2;
wire   [40:0] r_V_6_fu_504_p2;
wire   [40:0] tmp_19_fu_540_p1;
wire   [39:0] tmp_7_fu_550_p1;
wire   [40:0] tmp_20_fu_567_p1;
wire   [40:0] tmp_22_fu_570_p2;
wire   [40:0] p_Result_s_fu_576_p2;
wire   [10:0] lhs_V_5_cast_fu_590_p1;
wire   [10:0] tmp_18_cast_fu_600_p1;
wire   [10:0] r_V_5_fu_594_p2;
wire   [9:0] tmp_14_fu_610_p2;
wire   [0:0] tmp_11_fu_634_p2;
wire   [8:0] tmp_13_fu_640_p2;
reg   [0:0] ap_NS_fsm;
wire    ap_sig_pprstidle_pp0;
wire    data_fifo_V_V_data_fifo_V_V_fifo_U_ap_dummy_ce;
wire    out_fifo_V_V_out_fifo_V_V_fifo_U_ap_dummy_ce;
reg    ap_sig_bdd_270;
reg    ap_sig_bdd_275;
reg    ap_sig_bdd_245;
reg    ap_sig_bdd_626;
reg    ap_sig_bdd_629;
reg    ap_sig_bdd_631;
reg    ap_sig_bdd_624;
reg    ap_sig_bdd_338;
reg    ap_sig_bdd_342;
reg    ap_sig_bdd_247;
reg    ap_sig_bdd_346;
reg    ap_sig_bdd_99;
reg    ap_sig_bdd_103;
reg    ap_sig_bdd_117;
reg    ap_sig_bdd_320;
reg    ap_sig_bdd_643;
reg    ap_sig_bdd_244;


FIFO_averaging_data_fifo_V_V data_fifo_V_V_data_fifo_V_V_fifo_U(
    .clk( ap_clk ),
    .reset( ap_rst_n_inv ),
    .if_read_ce( data_fifo_V_V_data_fifo_V_V_fifo_U_ap_dummy_ce ),
    .if_write_ce( data_fifo_V_V_data_fifo_V_V_fifo_U_ap_dummy_ce ),
    .if_din( data_fifo_V_V_din ),
    .if_full_n( data_fifo_V_V_full_n ),
    .if_write( data_fifo_V_V_write ),
    .if_dout( data_fifo_V_V_dout ),
    .if_empty_n( data_fifo_V_V_empty_n ),
    .if_read( data_fifo_V_V_read )
);

FIFO_averaging_out_fifo_V_V out_fifo_V_V_out_fifo_V_V_fifo_U(
    .clk( ap_clk ),
    .reset( ap_rst_n_inv ),
    .if_read_ce( out_fifo_V_V_out_fifo_V_V_fifo_U_ap_dummy_ce ),
    .if_write_ce( out_fifo_V_V_out_fifo_V_V_fifo_U_ap_dummy_ce ),
    .if_din( out_fifo_V_V_din ),
    .if_full_n( out_fifo_V_V_full_n ),
    .if_write( out_fifo_V_V_write ),
    .if_dout( out_fifo_V_V_dout ),
    .if_empty_n( out_fifo_V_V_empty_n ),
    .if_read( out_fifo_V_V_read )
);



always @ (posedge ap_clk) begin : ap_ret_ap_CS_fsm
    if (ap_rst_n_inv == 1'b1) begin
        ap_CS_fsm <= ap_ST_pp0_stg0_fsm_0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ioackin_o_data_TREADY
    if (ap_rst_n_inv == 1'b1) begin
        ap_reg_ioackin_o_data_TREADY <= ap_const_logic_0;
    end else begin
        if ((~(ap_const_lv1_0 == tmp_reg_744) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it5) & ~((ap_sig_bdd_69 & (ap_const_logic_1 == ap_const_logic_1)) | (ap_sig_bdd_82 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_120 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_136 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3)) | (ap_sig_bdd_146 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)) | (~(ap_const_lv1_0 == tmp_reg_744) & (ap_const_logic_0 == ap_sig_ioackin_o_data_TREADY) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it5))))) begin
            ap_reg_ioackin_o_data_TREADY <= ap_const_logic_0;
        end else if ((~(ap_const_lv1_0 == tmp_reg_744) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it5) & ~((ap_sig_bdd_69 & (ap_const_logic_1 == ap_const_logic_1)) | (ap_sig_bdd_82 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_120 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_136 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3)) | (ap_sig_bdd_146 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4))) & (ap_const_logic_1 == o_data_TREADY))) begin
            ap_reg_ioackin_o_data_TREADY <= ap_const_logic_1;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it1
    if (ap_rst_n_inv == 1'b1) begin
        ap_reg_ppiten_pp0_it1 <= ap_const_logic_0;
    end else begin
        if ((~((ap_sig_bdd_69 & (ap_const_logic_1 == ap_const_logic_1)) | (ap_sig_bdd_82 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_120 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_136 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3)) | (ap_sig_bdd_146 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)) | (~(ap_const_lv1_0 == tmp_reg_744) & (ap_const_logic_0 == ap_sig_ioackin_o_data_TREADY) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it5))) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0))) begin
            ap_reg_ppiten_pp0_it1 <= ap_reg_ppiten_pp0_it0;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it2
    if (ap_rst_n_inv == 1'b1) begin
        ap_reg_ppiten_pp0_it2 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_69 & (ap_const_logic_1 == ap_const_logic_1)) | (ap_sig_bdd_82 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_120 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_136 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3)) | (ap_sig_bdd_146 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)) | (~(ap_const_lv1_0 == tmp_reg_744) & (ap_const_logic_0 == ap_sig_ioackin_o_data_TREADY) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it5)))) begin
            ap_reg_ppiten_pp0_it2 <= ap_reg_ppiten_pp0_it1;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it3
    if (ap_rst_n_inv == 1'b1) begin
        ap_reg_ppiten_pp0_it3 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_69 & (ap_const_logic_1 == ap_const_logic_1)) | (ap_sig_bdd_82 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_120 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_136 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3)) | (ap_sig_bdd_146 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)) | (~(ap_const_lv1_0 == tmp_reg_744) & (ap_const_logic_0 == ap_sig_ioackin_o_data_TREADY) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it5)))) begin
            ap_reg_ppiten_pp0_it3 <= ap_reg_ppiten_pp0_it2;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it4
    if (ap_rst_n_inv == 1'b1) begin
        ap_reg_ppiten_pp0_it4 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_69 & (ap_const_logic_1 == ap_const_logic_1)) | (ap_sig_bdd_82 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_120 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_136 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3)) | (ap_sig_bdd_146 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)) | (~(ap_const_lv1_0 == tmp_reg_744) & (ap_const_logic_0 == ap_sig_ioackin_o_data_TREADY) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it5)))) begin
            ap_reg_ppiten_pp0_it4 <= ap_reg_ppiten_pp0_it3;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it5
    if (ap_rst_n_inv == 1'b1) begin
        ap_reg_ppiten_pp0_it5 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_69 & (ap_const_logic_1 == ap_const_logic_1)) | (ap_sig_bdd_82 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_120 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_136 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3)) | (ap_sig_bdd_146 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)) | (~(ap_const_lv1_0 == tmp_reg_744) & (ap_const_logic_0 == ap_sig_ioackin_o_data_TREADY) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it5)))) begin
            ap_reg_ppiten_pp0_it5 <= ap_reg_ppiten_pp0_it4;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_currentState
    if (ap_rst_n_inv == 1'b1) begin
        currentState <= ap_const_lv2_0;
    end else begin
        if (ap_sig_bdd_245) begin
            if (ap_sig_bdd_346) begin
                currentState <= ap_const_lv2_1;
            end else if (ap_sig_bdd_247) begin
                currentState <= storemerge1_phi_fu_217_p4;
            end else if (ap_sig_bdd_342) begin
                currentState <= ap_const_lv2_2;
            end else if (ap_sig_bdd_338) begin
                currentState <= ap_const_lv2_0;
            end
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_rd_cnt_V
    if (ap_rst_n_inv == 1'b1) begin
        rd_cnt_V <= ap_const_lv10_0;
    end else begin
        if ((~(ap_const_lv1_0 == tmp_nbreadreq_fu_190_p3) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~((ap_sig_bdd_69 & (ap_const_logic_1 == ap_const_logic_1)) | (ap_sig_bdd_82 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_120 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_136 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3)) | (ap_sig_bdd_146 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)) | (~(ap_const_lv1_0 == tmp_reg_744) & (ap_const_logic_0 == ap_sig_ioackin_o_data_TREADY) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it5))))) begin
            rd_cnt_V <= storemerge2_fu_616_p3;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_threshold_met_V
    if (ap_rst_n_inv == 1'b1) begin
        threshold_met_V <= ap_const_lv1_0;
    end else begin
        if (((ap_const_logic_1 == ap_const_logic_1) & ~((ap_sig_bdd_69 & (ap_const_logic_1 == ap_const_logic_1)) | (ap_sig_bdd_82 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_120 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_136 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3)) | (ap_sig_bdd_146 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)) | (~(ap_const_lv1_0 == tmp_reg_744) & (ap_const_logic_0 == ap_sig_ioackin_o_data_TREADY) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it5))) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & ~(ap_const_lv1_0 == data_in_valid_V_load_load_fu_286_p1) & (ap_const_lv2_0 == currentState_load_load_fu_282_p1) & (ap_const_lv1_0 == threshold_met_V_load_load_fu_433_p1) & ~(ap_const_lv1_0 == tmp_3_fu_459_p2))) begin
            threshold_met_V <= ap_const_lv1_1;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_wr_cnt_V
    if (ap_rst_n_inv == 1'b1) begin
        wr_cnt_V <= ap_const_lv10_0;
    end else begin
        if ((((ap_const_logic_1 == ap_const_logic_1) & ~((ap_sig_bdd_69 & (ap_const_logic_1 == ap_const_logic_1)) | (ap_sig_bdd_82 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_120 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_136 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3)) | (ap_sig_bdd_146 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)) | (~(ap_const_lv1_0 == tmp_reg_744) & (ap_const_logic_0 == ap_sig_ioackin_o_data_TREADY) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it5))) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & ~(ap_const_lv1_0 == data_in_valid_V_load_load_fu_286_p1) & (ap_const_lv2_1 == currentState_load_load_fu_282_p1) & ~(ap_const_lv1_0 == tmp_6_fu_415_p2)) | ((ap_const_logic_1 == ap_const_logic_1) & ~((ap_sig_bdd_69 & (ap_const_logic_1 == ap_const_logic_1)) | (ap_sig_bdd_82 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_120 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_136 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3)) | (ap_sig_bdd_146 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)) | (~(ap_const_lv1_0 == tmp_reg_744) & (ap_const_logic_0 == ap_sig_ioackin_o_data_TREADY) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it5))) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_lv2_2 == currentState_load_load_fu_282_p1) & ~(ap_const_lv1_0 == data_in_valid_V_load_load_fu_286_p1) & (ap_const_lv1_0 == tmp_s_fu_325_p2) & ~(ap_const_lv1_0 == tmp_1_fu_345_p2)) | ((ap_const_logic_1 == ap_const_logic_1) & ~((ap_sig_bdd_69 & (ap_const_logic_1 == ap_const_logic_1)) | (ap_sig_bdd_82 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_120 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_136 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3)) | (ap_sig_bdd_146 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)) | (~(ap_const_lv1_0 == tmp_reg_744) & (ap_const_logic_0 == ap_sig_ioackin_o_data_TREADY) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it5))) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_lv2_2 == currentState_load_load_fu_282_p1) & ~(ap_const_lv1_0 == data_in_valid_V_load_load_fu_286_p1) & ~(ap_const_lv1_0 == tmp_s_fu_325_p2) & ~(ap_const_lv1_0 == tmp_8_fu_377_p2)))) begin
            wr_cnt_V <= ap_const_lv10_0;
        end else if ((((ap_const_logic_1 == ap_const_logic_1) & ~((ap_sig_bdd_69 & (ap_const_logic_1 == ap_const_logic_1)) | (ap_sig_bdd_82 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_120 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_136 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3)) | (ap_sig_bdd_146 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)) | (~(ap_const_lv1_0 == tmp_reg_744) & (ap_const_logic_0 == ap_sig_ioackin_o_data_TREADY) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it5))) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & ~(ap_const_lv1_0 == data_in_valid_V_load_load_fu_286_p1) & (ap_const_lv2_1 == currentState_load_load_fu_282_p1) & (ap_const_lv1_0 == tmp_6_fu_415_p2)) | ((ap_const_logic_1 == ap_const_logic_1) & ~((ap_sig_bdd_69 & (ap_const_logic_1 == ap_const_logic_1)) | (ap_sig_bdd_82 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_120 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_136 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3)) | (ap_sig_bdd_146 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)) | (~(ap_const_lv1_0 == tmp_reg_744) & (ap_const_logic_0 == ap_sig_ioackin_o_data_TREADY) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it5))) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & ((~(ap_const_lv1_0 == data_in_valid_V_load_load_fu_286_p1) & (ap_const_lv2_0 == currentState_load_load_fu_282_p1) & ~(ap_const_lv1_0 == threshold_met_V_load_load_fu_433_p1)) | (~(ap_const_lv1_0 == data_in_valid_V_load_load_fu_286_p1) & (ap_const_lv2_0 == currentState_load_load_fu_282_p1) & ~(ap_const_lv1_0 == tmp_3_fu_459_p2)))) | ((ap_const_logic_1 == ap_const_logic_1) & ~((ap_sig_bdd_69 & (ap_const_logic_1 == ap_const_logic_1)) | (ap_sig_bdd_82 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_120 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_136 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3)) | (ap_sig_bdd_146 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)) | (~(ap_const_lv1_0 == tmp_reg_744) & (ap_const_logic_0 == ap_sig_ioackin_o_data_TREADY) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it5))) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_lv2_2 == currentState_load_load_fu_282_p1) & ~(ap_const_lv1_0 == data_in_valid_V_load_load_fu_286_p1) & (ap_const_lv1_0 == tmp_s_fu_325_p2) & (ap_const_lv1_0 == tmp_1_fu_345_p2)) | ((ap_const_logic_1 == ap_const_logic_1) & ~((ap_sig_bdd_69 & (ap_const_logic_1 == ap_const_logic_1)) | (ap_sig_bdd_82 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_120 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_136 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3)) | (ap_sig_bdd_146 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)) | (~(ap_const_lv1_0 == tmp_reg_744) & (ap_const_logic_0 == ap_sig_ioackin_o_data_TREADY) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it5))) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_lv2_2 == currentState_load_load_fu_282_p1) & ~(ap_const_lv1_0 == data_in_valid_V_load_load_fu_286_p1) & ~(ap_const_lv1_0 == tmp_s_fu_325_p2) & (ap_const_lv1_0 == tmp_8_fu_377_p2)))) begin
            wr_cnt_V <= grp_fu_265_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_const_logic_1) & ~((ap_sig_bdd_69 & (ap_const_logic_1 == ap_const_logic_1)) | (ap_sig_bdd_82 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_120 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_136 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3)) | (ap_sig_bdd_146 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)) | (~(ap_const_lv1_0 == tmp_reg_744) & (ap_const_logic_0 == ap_sig_ioackin_o_data_TREADY) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it5))) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & ~(ap_const_lv1_0 == data_in_valid_V_load_load_fu_286_p1) & (ap_const_lv2_0 == currentState_load_load_fu_282_p1) & (ap_const_lv1_0 == threshold_met_V_load_load_fu_433_p1) & (ap_const_lv1_0 == tmp_3_fu_459_p2))) begin
        ap_reg_phiprechg_seq_len_reg_V_loc_3_reg_246pp0_it1 <= seq_len_V;
    end else if ((((ap_const_logic_1 == ap_const_logic_1) & ~((ap_sig_bdd_69 & (ap_const_logic_1 == ap_const_logic_1)) | (ap_sig_bdd_82 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_120 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_136 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3)) | (ap_sig_bdd_146 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)) | (~(ap_const_lv1_0 == tmp_reg_744) & (ap_const_logic_0 == ap_sig_ioackin_o_data_TREADY) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it5))) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & ~(ap_const_lv2_2 == currentState_load_load_fu_282_p1) & ~(ap_const_lv2_1 == currentState_load_load_fu_282_p1) & ~(ap_const_lv2_0 == currentState_load_load_fu_282_p1)) | ((ap_const_logic_1 == ap_const_logic_1) & ~((ap_sig_bdd_69 & (ap_const_logic_1 == ap_const_logic_1)) | (ap_sig_bdd_82 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_120 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_136 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3)) | (ap_sig_bdd_146 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)) | (~(ap_const_lv1_0 == tmp_reg_744) & (ap_const_logic_0 == ap_sig_ioackin_o_data_TREADY) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it5))) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_lv1_0 == data_in_valid_V_load_load_fu_286_p1) & (ap_const_lv2_0 == currentState_load_load_fu_282_p1)))) begin
        ap_reg_phiprechg_seq_len_reg_V_loc_3_reg_246pp0_it1 <= seq_len_reg_V;
    end else if (((ap_const_logic_1 == ap_const_logic_1) & ~((ap_sig_bdd_69 & (ap_const_logic_1 == ap_const_logic_1)) | (ap_sig_bdd_82 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_120 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_136 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3)) | (ap_sig_bdd_146 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)) | (~(ap_const_lv1_0 == tmp_reg_744) & (ap_const_logic_0 == ap_sig_ioackin_o_data_TREADY) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it5))) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0))) begin
        ap_reg_phiprechg_seq_len_reg_V_loc_3_reg_246pp0_it1 <= ap_reg_phiprechg_seq_len_reg_V_loc_3_reg_246pp0_it0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_69 & (ap_const_logic_1 == ap_const_logic_1)) | (ap_sig_bdd_82 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_120 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_136 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3)) | (ap_sig_bdd_146 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)) | (~(ap_const_lv1_0 == tmp_reg_744) & (ap_const_logic_0 == ap_sig_ioackin_o_data_TREADY) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it5))) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & ((~(ap_const_lv1_0 == data_in_valid_V_load_reg_681) & (ap_const_lv2_0 == currentState_load_reg_677) & ~(ap_const_lv1_0 == threshold_met_V_load_reg_717)) | (~(ap_const_lv1_0 == data_in_valid_V_load_reg_681) & (ap_const_lv2_0 == currentState_load_reg_677) & ~(ap_const_lv1_0 == tmp_3_reg_721))))) begin
        ap_reg_phiprechg_seq_len_reg_V_loc_3_reg_246pp0_it2 <= ap_reg_phiprechg_seq_len_reg_V_loc_reg_236pp0_it1;
    end else if ((((currentState_load_reg_677 == ap_const_lv2_2) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_69 & (ap_const_logic_1 == ap_const_logic_1)) | (ap_sig_bdd_82 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_120 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_136 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3)) | (ap_sig_bdd_146 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)) | (~(ap_const_lv1_0 == tmp_reg_744) & (ap_const_logic_0 == ap_sig_ioackin_o_data_TREADY) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it5))) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_69 & (ap_const_logic_1 == ap_const_logic_1)) | (ap_sig_bdd_82 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_120 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_136 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3)) | (ap_sig_bdd_146 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)) | (~(ap_const_lv1_0 == tmp_reg_744) & (ap_const_logic_0 == ap_sig_ioackin_o_data_TREADY) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it5))) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (currentState_load_reg_677 == ap_const_lv2_1)))) begin
        ap_reg_phiprechg_seq_len_reg_V_loc_3_reg_246pp0_it2 <= seq_len_reg_V_load_reg_685;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_69 & (ap_const_logic_1 == ap_const_logic_1)) | (ap_sig_bdd_82 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_120 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_136 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3)) | (ap_sig_bdd_146 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)) | (~(ap_const_lv1_0 == tmp_reg_744) & (ap_const_logic_0 == ap_sig_ioackin_o_data_TREADY) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it5))) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0))) begin
        ap_reg_phiprechg_seq_len_reg_V_loc_3_reg_246pp0_it2 <= ap_reg_phiprechg_seq_len_reg_V_loc_3_reg_246pp0_it1;
    end
end

always @ (posedge ap_clk) begin
    if (ap_sig_bdd_245) begin
        if (ap_sig_bdd_275) begin
            ap_reg_phiprechg_seq_len_reg_V_loc_reg_236pp0_it1 <= seq_len_V;
        end else if (ap_sig_bdd_270) begin
            ap_reg_phiprechg_seq_len_reg_V_loc_reg_236pp0_it1 <= seq_len_reg_V;
        end else if ((ap_true == ap_true)) begin
            ap_reg_phiprechg_seq_len_reg_V_loc_reg_236pp0_it1 <= ap_reg_phiprechg_seq_len_reg_V_loc_reg_236pp0_it0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_sig_bdd_624) begin
        if (ap_sig_bdd_631) begin
            blk_cnt_V <= ap_const_lv8_1;
        end else if (ap_sig_bdd_629) begin
            blk_cnt_V <= tmp_2_fu_383_p2;
        end else if (ap_sig_bdd_626) begin
            blk_cnt_V <= ap_const_lv8_0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_69 & (ap_const_logic_1 == ap_const_logic_1)) | (ap_sig_bdd_82 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_120 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_136 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3)) | (ap_sig_bdd_146 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)) | (~(ap_const_lv1_0 == tmp_reg_744) & (ap_const_logic_0 == ap_sig_ioackin_o_data_TREADY) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it5))) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0))) begin
        ap_reg_ppstg_currentState_load_reg_677_pp0_it1 <= currentState_load_reg_677;
        ap_reg_ppstg_data_in_reg_V_load_reg_694_pp0_it1 <= data_in_reg_V_load_reg_694;
        ap_reg_ppstg_data_in_valid_V_load_reg_681_pp0_it1 <= data_in_valid_V_load_reg_681;
        ap_reg_ppstg_threshold_met_V_load_reg_717_pp0_it1 <= threshold_met_V_load_reg_717;
        ap_reg_ppstg_tmp_3_reg_721_pp0_it1 <= tmp_3_reg_721;
        ap_reg_ppstg_tmp_s_reg_702_pp0_it1 <= tmp_s_reg_702;
        currentState_load_reg_677 <= currentState;
        data_in_reg_V_load_reg_694 <= data_in_reg_V;
        data_in_valid_V_load_reg_681 <= data_in_valid_V;
        log_avg_size_V_read_reg_666 <= log_avg_size_V;
        seq_len_reg_V_load_reg_685 <= seq_len_reg_V;
    end
end

always @ (posedge ap_clk) begin
    if (~((ap_sig_bdd_69 & (ap_const_logic_1 == ap_const_logic_1)) | (ap_sig_bdd_82 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_120 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_136 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3)) | (ap_sig_bdd_146 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)) | (~(ap_const_lv1_0 == tmp_reg_744) & (ap_const_logic_0 == ap_sig_ioackin_o_data_TREADY) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it5)))) begin
        ap_reg_ppstg_currentState_load_reg_677_pp0_it2 <= ap_reg_ppstg_currentState_load_reg_677_pp0_it1;
        ap_reg_ppstg_data_in_valid_V_load_reg_681_pp0_it2 <= ap_reg_ppstg_data_in_valid_V_load_reg_681_pp0_it1;
        ap_reg_ppstg_seq_len_reg_V_loc_3_reg_246_pp0_it3 <= seq_len_reg_V_loc_3_reg_246;
        ap_reg_ppstg_tmp_s_reg_702_pp0_it2 <= ap_reg_ppstg_tmp_s_reg_702_pp0_it1;
        tmp_reg_744 <= tmp_nbreadreq_fu_190_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_const_logic_1) & ~((ap_sig_bdd_69 & (ap_const_logic_1 == ap_const_logic_1)) | (ap_sig_bdd_82 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_120 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_136 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3)) | (ap_sig_bdd_146 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)) | (~(ap_const_lv1_0 == tmp_reg_744) & (ap_const_logic_0 == ap_sig_ioackin_o_data_TREADY) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it5))) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & ~(ap_const_lv1_0 == data_in_valid_V_load_load_fu_286_p1) & (ap_const_lv2_0 == currentState_load_load_fu_282_p1) & (ap_const_lv1_0 == threshold_met_V_load_load_fu_433_p1))) begin
        avg_size_reg_V <= val_assign_fu_447_p2;
        seq_len_reg_V <= seq_len_V;
    end
end

always @ (posedge ap_clk) begin
    if ((~(ap_const_lv1_0 == tmp_15_nbreadreq_fu_152_p4) & (ap_const_logic_1 == ap_const_logic_1) & ~((ap_sig_bdd_69 & (ap_const_logic_1 == ap_const_logic_1)) | (ap_sig_bdd_82 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_120 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_136 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3)) | (ap_sig_bdd_146 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)) | (~(ap_const_lv1_0 == tmp_reg_744) & (ap_const_logic_0 == ap_sig_ioackin_o_data_TREADY) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it5))) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0))) begin
        data_in_reg_V <= i_data_TDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_const_logic_1) & ~((ap_sig_bdd_69 & (ap_const_logic_1 == ap_const_logic_1)) | (ap_sig_bdd_82 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_120 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_136 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3)) | (ap_sig_bdd_146 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)) | (~(ap_const_lv1_0 == tmp_reg_744) & (ap_const_logic_0 == ap_sig_ioackin_o_data_TREADY) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it5))) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0))) begin
        data_in_valid_V <= storemerge3_phi_fu_228_p4;
    end
end

always @ (posedge ap_clk) begin
    if ((~(ap_const_lv1_0 == data_in_valid_V_load_reg_681) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_69 & (ap_const_logic_1 == ap_const_logic_1)) | (ap_sig_bdd_82 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_120 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_136 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3)) | (ap_sig_bdd_146 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)) | (~(ap_const_lv1_0 == tmp_reg_744) & (ap_const_logic_0 == ap_sig_ioackin_o_data_TREADY) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it5))) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_lv2_0 == currentState_load_reg_677) & (ap_const_lv1_0 == threshold_met_V_load_reg_717))) begin
        log_avg_size_reg_V <= log_avg_size_V_read_reg_666;
    end
end

always @ (posedge ap_clk) begin
    if ((~(ap_const_lv1_0 == tmp_reg_744) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it5) & ~((ap_sig_bdd_69 & (ap_const_logic_1 == ap_const_logic_1)) | (ap_sig_bdd_82 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_120 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_136 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3)) | (ap_sig_bdd_146 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)) | (~(ap_const_lv1_0 == tmp_reg_744) & (ap_const_logic_0 == ap_sig_ioackin_o_data_TREADY) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it5))))) begin
        out_sample_cnt_V <= storemerge_fu_652_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_69 & (ap_const_logic_1 == ap_const_logic_1)) | (ap_sig_bdd_82 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_120 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_136 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3)) | (ap_sig_bdd_146 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)) | (~(ap_const_lv1_0 == tmp_reg_744) & (ap_const_logic_0 == ap_sig_ioackin_o_data_TREADY) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it5))))) begin
        seq_len_reg_V_loc_3_reg_246 <= ap_reg_phiprechg_seq_len_reg_V_loc_3_reg_246pp0_it2;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_69 & (ap_const_logic_1 == ap_const_logic_1)) | (ap_sig_bdd_82 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_120 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_136 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3)) | (ap_sig_bdd_146 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)) | (~(ap_const_lv1_0 == tmp_reg_744) & (ap_const_logic_0 == ap_sig_ioackin_o_data_TREADY) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it5))) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & ~(ap_const_lv1_0 == data_in_valid_V_load_load_fu_286_p1) & (ap_const_lv2_0 == currentState_load_load_fu_282_p1))) begin
        threshold_met_V_load_reg_717 <= threshold_met_V;
    end
end

always @ (posedge ap_clk) begin
    if ((~(ap_const_lv1_0 == tmp_nbreadreq_fu_190_p3) & ~((ap_sig_bdd_69 & (ap_const_logic_1 == ap_const_logic_1)) | (ap_sig_bdd_82 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_120 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_136 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3)) | (ap_sig_bdd_146 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)) | (~(ap_const_lv1_0 == tmp_reg_744) & (ap_const_logic_0 == ap_sig_ioackin_o_data_TREADY) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it5))))) begin
        tmp_12_reg_753 <= tmp_12_fu_604_p2;
        tmp_V_6_reg_748 <= out_fifo_V_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_lv2_2 == ap_reg_ppstg_currentState_load_reg_677_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_data_in_valid_V_load_reg_681_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_s_reg_702_pp0_it1) & ~((ap_sig_bdd_69 & (ap_const_logic_1 == ap_const_logic_1)) | (ap_sig_bdd_82 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_120 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_136 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3)) | (ap_sig_bdd_146 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)) | (~(ap_const_lv1_0 == tmp_reg_744) & (ap_const_logic_0 == ap_sig_ioackin_o_data_TREADY) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it5))))) begin
        tmp_18_reg_734 <= tmp_18_fu_534_p2;
        tmp_21_reg_739 <= tmp_21_fu_544_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_69 & (ap_const_logic_1 == ap_const_logic_1)) | (ap_sig_bdd_82 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_120 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_136 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3)) | (ap_sig_bdd_146 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)) | (~(ap_const_lv1_0 == tmp_reg_744) & (ap_const_logic_0 == ap_sig_ioackin_o_data_TREADY) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it5))) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & ~(ap_const_lv1_0 == data_in_valid_V_load_load_fu_286_p1) & (ap_const_lv2_0 == currentState_load_load_fu_282_p1) & (ap_const_lv1_0 == threshold_met_V_load_load_fu_433_p1))) begin
        tmp_3_reg_721 <= tmp_3_fu_459_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((currentState_load_reg_677 == ap_const_lv2_2) & ~(ap_const_lv1_0 == data_in_valid_V_load_reg_681) & ~((ap_sig_bdd_69 & (ap_const_logic_1 == ap_const_logic_1)) | (ap_sig_bdd_82 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_120 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_136 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3)) | (ap_sig_bdd_146 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)) | (~(ap_const_lv1_0 == tmp_reg_744) & (ap_const_logic_0 == ap_sig_ioackin_o_data_TREADY) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it5))) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0))) begin
        tmp_V_1_reg_728 <= data_fifo_V_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_69 & (ap_const_logic_1 == ap_const_logic_1)) | (ap_sig_bdd_82 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_120 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_136 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3)) | (ap_sig_bdd_146 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)) | (~(ap_const_lv1_0 == tmp_reg_744) & (ap_const_logic_0 == ap_sig_ioackin_o_data_TREADY) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it5))) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_lv2_2 == currentState_load_load_fu_282_p1) & ~(ap_const_lv1_0 == data_in_valid_V_load_load_fu_286_p1))) begin
        tmp_s_reg_702 <= tmp_s_fu_325_p2;
    end
end

always @ (ap_sig_bdd_170) begin
    if (ap_sig_bdd_170) begin
        ap_sig_cseq_ST_pp0_stg0_fsm_0 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_pp0_stg0_fsm_0 = ap_const_logic_0;
    end
end

always @ (o_data_TREADY or ap_reg_ioackin_o_data_TREADY) begin
    if ((ap_const_logic_0 == ap_reg_ioackin_o_data_TREADY)) begin
        ap_sig_ioackin_o_data_TREADY = o_data_TREADY;
    end else begin
        ap_sig_ioackin_o_data_TREADY = ap_const_logic_1;
    end
end

assign ap_sig_pprstidle_pp0 = ap_const_logic_0;

always @ (tmp_V_2_fu_553_p2 or tmp_V_fu_559_p1 or tmp_V_4_fu_563_p1 or ap_sig_bdd_99 or ap_sig_bdd_103 or ap_sig_bdd_117 or ap_sig_bdd_320) begin
    if (ap_sig_bdd_320) begin
        if (ap_sig_bdd_117) begin
            data_fifo_V_V_din = tmp_V_4_fu_563_p1;
        end else if (ap_sig_bdd_103) begin
            data_fifo_V_V_din = tmp_V_fu_559_p1;
        end else if (ap_sig_bdd_99) begin
            data_fifo_V_V_din = tmp_V_2_fu_553_p2;
        end else begin
            data_fifo_V_V_din = 'bx;
        end
    end else begin
        data_fifo_V_V_din = 'bx;
    end
end

always @ (ap_sig_bdd_69 or currentState_load_reg_677 or data_in_valid_V_load_reg_681 or ap_sig_bdd_82 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_120 or ap_reg_ppiten_pp0_it2 or ap_sig_bdd_136 or ap_reg_ppiten_pp0_it3 or ap_sig_bdd_146 or ap_reg_ppiten_pp0_it4 or tmp_reg_744 or ap_sig_ioackin_o_data_TREADY or ap_reg_ppiten_pp0_it5 or ap_sig_cseq_ST_pp0_stg0_fsm_0) begin
    if (((currentState_load_reg_677 == ap_const_lv2_2) & ~(ap_const_lv1_0 == data_in_valid_V_load_reg_681) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_69 & (ap_const_logic_1 == ap_const_logic_1)) | (ap_sig_bdd_82 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_120 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_136 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3)) | (ap_sig_bdd_146 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)) | (~(ap_const_lv1_0 == tmp_reg_744) & (ap_const_logic_0 == ap_sig_ioackin_o_data_TREADY) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it5))) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0))) begin
        data_fifo_V_V_read = ap_const_logic_1;
    end else begin
        data_fifo_V_V_read = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_69 or ap_sig_bdd_82 or ap_reg_ppiten_pp0_it1 or ap_reg_ppstg_currentState_load_reg_677_pp0_it1 or ap_reg_ppstg_data_in_valid_V_load_reg_681_pp0_it1 or ap_reg_ppstg_tmp_s_reg_702_pp0_it1 or ap_reg_ppstg_threshold_met_V_load_reg_717_pp0_it1 or ap_reg_ppstg_tmp_3_reg_721_pp0_it1 or ap_sig_bdd_120 or ap_reg_ppiten_pp0_it2 or ap_sig_bdd_136 or ap_reg_ppiten_pp0_it3 or ap_sig_bdd_146 or ap_reg_ppiten_pp0_it4 or tmp_reg_744 or ap_sig_ioackin_o_data_TREADY or ap_reg_ppiten_pp0_it5) begin
    if ((((ap_const_lv2_2 == ap_reg_ppstg_currentState_load_reg_677_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_data_in_valid_V_load_reg_681_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_s_reg_702_pp0_it1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_69 & (ap_const_logic_1 == ap_const_logic_1)) | (ap_sig_bdd_82 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_120 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_136 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3)) | (ap_sig_bdd_146 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)) | (~(ap_const_lv1_0 == tmp_reg_744) & (ap_const_logic_0 == ap_sig_ioackin_o_data_TREADY) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it5)))) | (~(ap_const_lv1_0 == ap_reg_ppstg_data_in_valid_V_load_reg_681_pp0_it1) & (ap_reg_ppstg_currentState_load_reg_677_pp0_it1 == ap_const_lv2_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_69 & (ap_const_logic_1 == ap_const_logic_1)) | (ap_sig_bdd_82 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_120 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_136 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3)) | (ap_sig_bdd_146 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)) | (~(ap_const_lv1_0 == tmp_reg_744) & (ap_const_logic_0 == ap_sig_ioackin_o_data_TREADY) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it5)))) | (((~(ap_const_lv1_0 == ap_reg_ppstg_data_in_valid_V_load_reg_681_pp0_it1) & (ap_const_lv2_0 == ap_reg_ppstg_currentState_load_reg_677_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_threshold_met_V_load_reg_717_pp0_it1)) | (~(ap_const_lv1_0 == ap_reg_ppstg_data_in_valid_V_load_reg_681_pp0_it1) & (ap_const_lv2_0 == ap_reg_ppstg_currentState_load_reg_677_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_3_reg_721_pp0_it1))) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_69 & (ap_const_logic_1 == ap_const_logic_1)) | (ap_sig_bdd_82 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_120 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_136 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3)) | (ap_sig_bdd_146 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)) | (~(ap_const_lv1_0 == tmp_reg_744) & (ap_const_logic_0 == ap_sig_ioackin_o_data_TREADY) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it5)))))) begin
        data_fifo_V_V_write = ap_const_logic_1;
    end else begin
        data_fifo_V_V_write = ap_const_logic_0;
    end
end

always @ (tmp_15_nbreadreq_fu_152_p4 or ap_sig_bdd_69 or ap_sig_bdd_82 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_120 or ap_reg_ppiten_pp0_it2 or ap_sig_bdd_136 or ap_reg_ppiten_pp0_it3 or ap_sig_bdd_146 or ap_reg_ppiten_pp0_it4 or tmp_reg_744 or ap_sig_ioackin_o_data_TREADY or ap_reg_ppiten_pp0_it5 or ap_sig_cseq_ST_pp0_stg0_fsm_0) begin
    if ((~(ap_const_lv1_0 == tmp_15_nbreadreq_fu_152_p4) & (ap_const_logic_1 == ap_const_logic_1) & ~((ap_sig_bdd_69 & (ap_const_logic_1 == ap_const_logic_1)) | (ap_sig_bdd_82 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_120 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_136 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3)) | (ap_sig_bdd_146 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)) | (~(ap_const_lv1_0 == tmp_reg_744) & (ap_const_logic_0 == ap_sig_ioackin_o_data_TREADY) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it5))) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0))) begin
        i_data_TREADY = ap_const_logic_1;
    end else begin
        i_data_TREADY = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_69 or ap_sig_bdd_82 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_120 or ap_reg_ppiten_pp0_it2 or ap_sig_bdd_136 or ap_reg_ppiten_pp0_it3 or ap_sig_bdd_146 or ap_reg_ppiten_pp0_it4 or tmp_reg_744 or ap_reg_ppiten_pp0_it5 or ap_reg_ioackin_o_data_TREADY) begin
    if ((~(ap_const_lv1_0 == tmp_reg_744) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it5) & ~((ap_sig_bdd_69 & (ap_const_logic_1 == ap_const_logic_1)) | (ap_sig_bdd_82 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_120 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_136 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3)) | (ap_sig_bdd_146 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4))) & (ap_const_logic_0 == ap_reg_ioackin_o_data_TREADY))) begin
        o_data_TVALID = ap_const_logic_1;
    end else begin
        o_data_TVALID = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_69 or ap_sig_bdd_82 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_120 or ap_reg_ppiten_pp0_it2 or ap_sig_bdd_136 or ap_reg_ppiten_pp0_it3 or tmp_nbreadreq_fu_190_p3 or ap_sig_bdd_146 or ap_reg_ppiten_pp0_it4 or tmp_reg_744 or ap_sig_ioackin_o_data_TREADY or ap_reg_ppiten_pp0_it5) begin
    if ((~(ap_const_lv1_0 == tmp_nbreadreq_fu_190_p3) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~((ap_sig_bdd_69 & (ap_const_logic_1 == ap_const_logic_1)) | (ap_sig_bdd_82 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_120 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_136 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3)) | (ap_sig_bdd_146 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)) | (~(ap_const_lv1_0 == tmp_reg_744) & (ap_const_logic_0 == ap_sig_ioackin_o_data_TREADY) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it5))))) begin
        out_fifo_V_V_read = ap_const_logic_1;
    end else begin
        out_fifo_V_V_read = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_69 or ap_sig_bdd_82 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_120 or ap_reg_ppiten_pp0_it2 or ap_reg_ppstg_currentState_load_reg_677_pp0_it2 or ap_reg_ppstg_data_in_valid_V_load_reg_681_pp0_it2 or ap_reg_ppstg_tmp_s_reg_702_pp0_it2 or ap_sig_bdd_136 or ap_reg_ppiten_pp0_it3 or ap_sig_bdd_146 or ap_reg_ppiten_pp0_it4 or tmp_reg_744 or ap_sig_ioackin_o_data_TREADY or ap_reg_ppiten_pp0_it5) begin
    if (((ap_const_lv2_2 == ap_reg_ppstg_currentState_load_reg_677_pp0_it2) & ~(ap_const_lv1_0 == ap_reg_ppstg_data_in_valid_V_load_reg_681_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_s_reg_702_pp0_it2) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_69 & (ap_const_logic_1 == ap_const_logic_1)) | (ap_sig_bdd_82 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_120 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_136 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3)) | (ap_sig_bdd_146 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)) | (~(ap_const_lv1_0 == tmp_reg_744) & (ap_const_logic_0 == ap_sig_ioackin_o_data_TREADY) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it5))))) begin
        out_fifo_V_V_write = ap_const_logic_1;
    end else begin
        out_fifo_V_V_write = ap_const_logic_0;
    end
end

always @ (ap_reg_phiprechg_storemerge1_reg_214pp0_it0 or tmp_6_fu_415_p2 or ap_sig_bdd_643) begin
    if (ap_sig_bdd_643) begin
        if (~(ap_const_lv1_0 == tmp_6_fu_415_p2)) begin
            storemerge1_phi_fu_217_p4 = ap_const_lv2_2;
        end else if ((ap_const_lv1_0 == tmp_6_fu_415_p2)) begin
            storemerge1_phi_fu_217_p4 = ap_const_lv2_1;
        end else begin
            storemerge1_phi_fu_217_p4 = ap_reg_phiprechg_storemerge1_reg_214pp0_it0;
        end
    end else begin
        storemerge1_phi_fu_217_p4 = ap_reg_phiprechg_storemerge1_reg_214pp0_it0;
    end
end

always @ (tmp_15_nbreadreq_fu_152_p4 or ap_reg_phiprechg_storemerge3_reg_225pp0_it0 or ap_sig_bdd_244) begin
    if (ap_sig_bdd_244) begin
        if ((ap_const_lv1_0 == tmp_15_nbreadreq_fu_152_p4)) begin
            storemerge3_phi_fu_228_p4 = ap_const_lv1_0;
        end else if (~(ap_const_lv1_0 == tmp_15_nbreadreq_fu_152_p4)) begin
            storemerge3_phi_fu_228_p4 = ap_const_lv1_1;
        end else begin
            storemerge3_phi_fu_228_p4 = ap_reg_phiprechg_storemerge3_reg_225pp0_it0;
        end
    end else begin
        storemerge3_phi_fu_228_p4 = ap_reg_phiprechg_storemerge3_reg_225pp0_it0;
    end
end
always @ (ap_sig_bdd_69 or ap_sig_bdd_82 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_120 or ap_reg_ppiten_pp0_it2 or ap_sig_bdd_136 or ap_reg_ppiten_pp0_it3 or ap_sig_bdd_146 or ap_reg_ppiten_pp0_it4 or tmp_reg_744 or ap_sig_ioackin_o_data_TREADY or ap_reg_ppiten_pp0_it5 or ap_CS_fsm or ap_sig_pprstidle_pp0) begin
    case (ap_CS_fsm)
        ap_ST_pp0_stg0_fsm_0 : 
        begin
            ap_NS_fsm = ap_ST_pp0_stg0_fsm_0;
        end
        default : 
        begin
            ap_NS_fsm = 'bx;
        end
    endcase
end


assign Hi_assign_fu_518_p2 = (ap_const_lv6_1F + Lo_assign_cast_fu_514_p1);

assign Lo_assign_cast_fu_514_p1 = log_avg_size_reg_V;

assign ap_reg_phiprechg_seq_len_reg_V_loc_3_reg_246pp0_it0 = 'bx;

assign ap_reg_phiprechg_seq_len_reg_V_loc_reg_236pp0_it0 = 'bx;

assign ap_reg_phiprechg_storemerge1_reg_214pp0_it0 = 'bx;

assign ap_reg_phiprechg_storemerge3_reg_225pp0_it0 = 'bx;

assign ap_reg_ppiten_pp0_it0 = ap_const_logic_1;


always @ (ap_rst_n) begin
    ap_rst_n_inv = ~ap_rst_n;
end


always @ (ap_reg_ppstg_currentState_load_reg_677_pp0_it1 or ap_reg_ppstg_data_in_valid_V_load_reg_681_pp0_it1) begin
    ap_sig_bdd_103 = (~(ap_const_lv1_0 == ap_reg_ppstg_data_in_valid_V_load_reg_681_pp0_it1) & (ap_reg_ppstg_currentState_load_reg_677_pp0_it1 == ap_const_lv2_1));
end


always @ (ap_reg_ppstg_currentState_load_reg_677_pp0_it1 or ap_reg_ppstg_data_in_valid_V_load_reg_681_pp0_it1 or ap_reg_ppstg_threshold_met_V_load_reg_717_pp0_it1 or ap_reg_ppstg_tmp_3_reg_721_pp0_it1) begin
    ap_sig_bdd_117 = ((~(ap_const_lv1_0 == ap_reg_ppstg_data_in_valid_V_load_reg_681_pp0_it1) & (ap_const_lv2_0 == ap_reg_ppstg_currentState_load_reg_677_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_threshold_met_V_load_reg_717_pp0_it1)) | (~(ap_const_lv1_0 == ap_reg_ppstg_data_in_valid_V_load_reg_681_pp0_it1) & (ap_const_lv2_0 == ap_reg_ppstg_currentState_load_reg_677_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_3_reg_721_pp0_it1)));
end


always @ (data_fifo_V_V_full_n or ap_reg_ppstg_currentState_load_reg_677_pp0_it1 or ap_reg_ppstg_data_in_valid_V_load_reg_681_pp0_it1 or ap_reg_ppstg_tmp_s_reg_702_pp0_it1 or ap_reg_ppstg_threshold_met_V_load_reg_717_pp0_it1 or ap_reg_ppstg_tmp_3_reg_721_pp0_it1) begin
    ap_sig_bdd_120 = (((data_fifo_V_V_full_n == ap_const_logic_0) & (ap_const_lv2_2 == ap_reg_ppstg_currentState_load_reg_677_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_data_in_valid_V_load_reg_681_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_s_reg_702_pp0_it1)) | ((data_fifo_V_V_full_n == ap_const_logic_0) & ~(ap_const_lv1_0 == ap_reg_ppstg_data_in_valid_V_load_reg_681_pp0_it1) & (ap_reg_ppstg_currentState_load_reg_677_pp0_it1 == ap_const_lv2_1)) | ((data_fifo_V_V_full_n == ap_const_logic_0) & ((~(ap_const_lv1_0 == ap_reg_ppstg_data_in_valid_V_load_reg_681_pp0_it1) & (ap_const_lv2_0 == ap_reg_ppstg_currentState_load_reg_677_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_threshold_met_V_load_reg_717_pp0_it1)) | (~(ap_const_lv1_0 == ap_reg_ppstg_data_in_valid_V_load_reg_681_pp0_it1) & (ap_const_lv2_0 == ap_reg_ppstg_currentState_load_reg_677_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_3_reg_721_pp0_it1)))));
end


always @ (out_fifo_V_V_full_n or ap_reg_ppstg_currentState_load_reg_677_pp0_it2 or ap_reg_ppstg_data_in_valid_V_load_reg_681_pp0_it2 or ap_reg_ppstg_tmp_s_reg_702_pp0_it2) begin
    ap_sig_bdd_136 = ((out_fifo_V_V_full_n == ap_const_logic_0) & (ap_const_lv2_2 == ap_reg_ppstg_currentState_load_reg_677_pp0_it2) & ~(ap_const_lv1_0 == ap_reg_ppstg_data_in_valid_V_load_reg_681_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_s_reg_702_pp0_it2));
end


always @ (out_fifo_V_V_empty_n or tmp_nbreadreq_fu_190_p3) begin
    ap_sig_bdd_146 = ((out_fifo_V_V_empty_n == ap_const_logic_0) & ~(ap_const_lv1_0 == tmp_nbreadreq_fu_190_p3));
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_170 = (ap_CS_fsm[ap_const_lv32_0] == ap_const_lv1_1);
end


always @ (ap_sig_cseq_ST_pp0_stg0_fsm_0) begin
    ap_sig_bdd_244 = ((ap_const_logic_1 == ap_const_logic_1) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0));
end


always @ (ap_sig_bdd_69 or ap_sig_bdd_82 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_120 or ap_reg_ppiten_pp0_it2 or ap_sig_bdd_136 or ap_reg_ppiten_pp0_it3 or ap_sig_bdd_146 or ap_reg_ppiten_pp0_it4 or tmp_reg_744 or ap_sig_ioackin_o_data_TREADY or ap_reg_ppiten_pp0_it5 or ap_sig_cseq_ST_pp0_stg0_fsm_0) begin
    ap_sig_bdd_245 = ((ap_const_logic_1 == ap_const_logic_1) & ~((ap_sig_bdd_69 & (ap_const_logic_1 == ap_const_logic_1)) | (ap_sig_bdd_82 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_120 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_136 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3)) | (ap_sig_bdd_146 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)) | (~(ap_const_lv1_0 == tmp_reg_744) & (ap_const_logic_0 == ap_sig_ioackin_o_data_TREADY) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it5))) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0));
end


always @ (currentState_load_load_fu_282_p1 or data_in_valid_V_load_load_fu_286_p1) begin
    ap_sig_bdd_247 = (~(ap_const_lv1_0 == data_in_valid_V_load_load_fu_286_p1) & (ap_const_lv2_1 == currentState_load_load_fu_282_p1));
end


always @ (currentState_load_load_fu_282_p1 or data_in_valid_V_load_load_fu_286_p1 or threshold_met_V_load_load_fu_433_p1) begin
    ap_sig_bdd_270 = (~(ap_const_lv1_0 == data_in_valid_V_load_load_fu_286_p1) & (ap_const_lv2_0 == currentState_load_load_fu_282_p1) & ~(ap_const_lv1_0 == threshold_met_V_load_load_fu_433_p1));
end


always @ (currentState_load_load_fu_282_p1 or data_in_valid_V_load_load_fu_286_p1 or threshold_met_V_load_load_fu_433_p1 or tmp_3_fu_459_p2) begin
    ap_sig_bdd_275 = (~(ap_const_lv1_0 == data_in_valid_V_load_load_fu_286_p1) & (ap_const_lv2_0 == currentState_load_load_fu_282_p1) & (ap_const_lv1_0 == threshold_met_V_load_load_fu_433_p1) & ~(ap_const_lv1_0 == tmp_3_fu_459_p2));
end


always @ (ap_sig_bdd_69 or ap_sig_bdd_82 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_120 or ap_reg_ppiten_pp0_it2 or ap_sig_bdd_136 or ap_reg_ppiten_pp0_it3 or ap_sig_bdd_146 or ap_reg_ppiten_pp0_it4) begin
    ap_sig_bdd_320 = ((ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_69 & (ap_const_logic_1 == ap_const_logic_1)) | (ap_sig_bdd_82 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_120 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_136 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3)) | (ap_sig_bdd_146 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4))));
end


always @ (currentState_load_load_fu_282_p1 or data_in_valid_V_load_load_fu_286_p1 or tmp_s_fu_325_p2 or tmp_1_fu_345_p2) begin
    ap_sig_bdd_338 = ((ap_const_lv2_2 == currentState_load_load_fu_282_p1) & ~(ap_const_lv1_0 == data_in_valid_V_load_load_fu_286_p1) & (ap_const_lv1_0 == tmp_s_fu_325_p2) & ~(ap_const_lv1_0 == tmp_1_fu_345_p2));
end


always @ (currentState_load_load_fu_282_p1 or data_in_valid_V_load_load_fu_286_p1 or tmp_s_fu_325_p2 or tmp_8_fu_377_p2) begin
    ap_sig_bdd_342 = ((ap_const_lv2_2 == currentState_load_load_fu_282_p1) & ~(ap_const_lv1_0 == data_in_valid_V_load_load_fu_286_p1) & ~(ap_const_lv1_0 == tmp_s_fu_325_p2) & ~(ap_const_lv1_0 == tmp_8_fu_377_p2));
end


always @ (currentState_load_load_fu_282_p1 or data_in_valid_V_load_load_fu_286_p1 or threshold_met_V_load_load_fu_433_p1 or tmp_3_fu_459_p2) begin
    ap_sig_bdd_346 = ((~(ap_const_lv1_0 == data_in_valid_V_load_load_fu_286_p1) & (ap_const_lv2_0 == currentState_load_load_fu_282_p1) & ~(ap_const_lv1_0 == threshold_met_V_load_load_fu_433_p1)) | (~(ap_const_lv1_0 == data_in_valid_V_load_load_fu_286_p1) & (ap_const_lv2_0 == currentState_load_load_fu_282_p1) & ~(ap_const_lv1_0 == tmp_3_fu_459_p2)));
end


always @ (ap_sig_bdd_69 or ap_sig_bdd_82 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_120 or ap_reg_ppiten_pp0_it2 or ap_sig_bdd_136 or ap_reg_ppiten_pp0_it3 or ap_sig_bdd_146 or ap_reg_ppiten_pp0_it4 or tmp_reg_744 or ap_sig_ioackin_o_data_TREADY or ap_reg_ppiten_pp0_it5 or ap_sig_cseq_ST_pp0_stg0_fsm_0 or data_in_valid_V_load_load_fu_286_p1) begin
    ap_sig_bdd_624 = ((ap_const_logic_1 == ap_const_logic_1) & ~((ap_sig_bdd_69 & (ap_const_logic_1 == ap_const_logic_1)) | (ap_sig_bdd_82 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_120 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_136 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3)) | (ap_sig_bdd_146 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)) | (~(ap_const_lv1_0 == tmp_reg_744) & (ap_const_logic_0 == ap_sig_ioackin_o_data_TREADY) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it5))) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & ~(ap_const_lv1_0 == data_in_valid_V_load_load_fu_286_p1));
end


always @ (currentState_load_load_fu_282_p1 or tmp_s_fu_325_p2 or tmp_1_fu_345_p2) begin
    ap_sig_bdd_626 = ((ap_const_lv2_2 == currentState_load_load_fu_282_p1) & (ap_const_lv1_0 == tmp_s_fu_325_p2) & ~(ap_const_lv1_0 == tmp_1_fu_345_p2));
end


always @ (currentState_load_load_fu_282_p1 or tmp_s_fu_325_p2 or tmp_8_fu_377_p2) begin
    ap_sig_bdd_629 = ((ap_const_lv2_2 == currentState_load_load_fu_282_p1) & ~(ap_const_lv1_0 == tmp_s_fu_325_p2) & ~(ap_const_lv1_0 == tmp_8_fu_377_p2));
end


always @ (currentState_load_load_fu_282_p1 or tmp_6_fu_415_p2) begin
    ap_sig_bdd_631 = ((ap_const_lv2_1 == currentState_load_load_fu_282_p1) & ~(ap_const_lv1_0 == tmp_6_fu_415_p2));
end


always @ (ap_sig_cseq_ST_pp0_stg0_fsm_0 or currentState_load_load_fu_282_p1 or data_in_valid_V_load_load_fu_286_p1) begin
    ap_sig_bdd_643 = ((ap_const_logic_1 == ap_const_logic_1) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & ~(ap_const_lv1_0 == data_in_valid_V_load_load_fu_286_p1) & (ap_const_lv2_1 == currentState_load_load_fu_282_p1));
end


always @ (i_data_TVALID or tmp_15_nbreadreq_fu_152_p4) begin
    ap_sig_bdd_69 = ((i_data_TVALID == ap_const_logic_0) & ~(ap_const_lv1_0 == tmp_15_nbreadreq_fu_152_p4));
end


always @ (data_fifo_V_V_empty_n or currentState_load_reg_677 or data_in_valid_V_load_reg_681) begin
    ap_sig_bdd_82 = ((data_fifo_V_V_empty_n == ap_const_logic_0) & (currentState_load_reg_677 == ap_const_lv2_2) & ~(ap_const_lv1_0 == data_in_valid_V_load_reg_681));
end


always @ (ap_reg_ppstg_currentState_load_reg_677_pp0_it1 or ap_reg_ppstg_data_in_valid_V_load_reg_681_pp0_it1 or ap_reg_ppstg_tmp_s_reg_702_pp0_it1) begin
    ap_sig_bdd_99 = ((ap_const_lv2_2 == ap_reg_ppstg_currentState_load_reg_677_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_data_in_valid_V_load_reg_681_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_s_reg_702_pp0_it1));
end

assign currentState_load_load_fu_282_p1 = currentState;

assign data_fifo_V_V_data_fifo_V_V_fifo_U_ap_dummy_ce = ap_const_logic_1;

assign data_in_valid_V_load_load_fu_286_p1 = data_in_valid_V;

assign grp_fu_265_p2 = (wr_cnt_V + ap_const_lv10_1);

assign lhs_V_1_cast_fu_311_p1 = avg_size_reg_V;

assign lhs_V_2_cast_fu_363_p1 = seq_len_reg_V;

assign lhs_V_4_cast_fu_331_p1 = seq_len_reg_V;

assign lhs_V_5_cast_fu_590_p1 = ap_reg_ppstg_seq_len_reg_V_loc_3_reg_246_pp0_it3;

assign lhs_V_cast_fu_401_p1 = seq_len_reg_V;

assign lhs_V_fu_498_p1 = ap_reg_ppstg_data_in_reg_V_load_reg_694_pp0_it1;

assign o_data_TDATA = tmp_V_6_reg_748;

assign o_data_TLAST = tmp_last_V_fu_646_p2;

assign out_fifo_V_V_din = p_Result_s_fu_576_p2[31:0];

assign out_fifo_V_V_out_fifo_V_V_fifo_U_ap_dummy_ce = ap_const_logic_1;

assign p_Result_s_fu_576_p2 = (tmp_21_reg_739 & tmp_22_fu_570_p2);

assign r_V_1_fu_315_p2 = ($signed(lhs_V_1_cast_fu_311_p1) + $signed(ap_const_lv9_1FF));

assign r_V_2_fu_367_p2 = ($signed(lhs_V_2_cast_fu_363_p1) + $signed(ap_const_lv11_7FF));

assign r_V_4_fu_335_p2 = ($signed(ap_const_lv11_7FF) + $signed(lhs_V_4_cast_fu_331_p1));

assign r_V_5_fu_594_p2 = ($signed(lhs_V_5_cast_fu_590_p1) + $signed(ap_const_lv11_7FF));

assign r_V_6_fu_504_p2 = (rhs_V_fu_501_p1 + lhs_V_fu_498_p1);

assign r_V_fu_405_p2 = ($signed(lhs_V_cast_fu_401_p1) + $signed(ap_const_lv11_7FF));

assign rhs_V_fu_501_p1 = tmp_V_1_reg_728;

assign storemerge2_fu_616_p3 = ((tmp_12_fu_604_p2[0:0] === 1'b1) ? ap_const_lv10_0 : tmp_14_fu_610_p2);

assign storemerge_fu_652_p3 = ((tmp_last_V_fu_646_p2[0:0] === 1'b1) ? ap_const_lv9_0 : tmp_13_fu_640_p2);

assign threshold_met_V_load_load_fu_433_p1 = threshold_met_V;

assign tmp_10_cast_fu_341_p1 = wr_cnt_V;

assign tmp_11_fu_634_p2 = (out_sample_cnt_V == ap_const_lv9_103? 1'b1: 1'b0);

assign tmp_12_fu_604_p2 = (tmp_18_cast_fu_600_p1 == r_V_5_fu_594_p2? 1'b1: 1'b0);

assign tmp_13_fu_640_p2 = (out_sample_cnt_V + ap_const_lv9_1);

assign tmp_14_fu_610_p2 = (rd_cnt_V + ap_const_lv10_1);

assign tmp_15_nbreadreq_fu_152_p4 = i_data_TVALID;

assign tmp_16_fu_524_p1 = log_avg_size_reg_V;

assign tmp_17_fu_528_p2 = (tmp_16_fu_524_p1 - Hi_assign_fu_518_p2);

assign tmp_18_cast_fu_600_p1 = rd_cnt_V;

assign tmp_18_fu_534_p2 = ($signed(ap_const_lv6_28) + $signed(tmp_17_fu_528_p2));

assign tmp_19_fu_540_p1 = log_avg_size_reg_V;

assign tmp_1_cast_fu_373_p1 = wr_cnt_V;

assign tmp_1_fu_345_p2 = (tmp_10_cast_fu_341_p1 == r_V_4_fu_335_p2? 1'b1: 1'b0);

assign tmp_20_fu_567_p1 = tmp_18_reg_734;

assign tmp_21_fu_544_p2 = r_V_6_fu_504_p2 >> tmp_19_fu_540_p1;

assign tmp_22_fu_570_p2 = ap_const_lv41_1FFFFFFFFFF >> tmp_20_fu_567_p1;

assign tmp_2_cast_fu_443_p1 = log_avg_size_V;

assign tmp_2_fu_383_p2 = (blk_cnt_V + ap_const_lv8_1);

assign tmp_3_fu_459_p2 = (data_in_reg_V > threshold_V? 1'b1: 1'b0);

assign tmp_5_cast_fu_411_p1 = wr_cnt_V;

assign tmp_6_fu_415_p2 = (tmp_5_cast_fu_411_p1 == r_V_fu_405_p2? 1'b1: 1'b0);

assign tmp_7_fu_550_p1 = ap_reg_ppstg_data_in_reg_V_load_reg_694_pp0_it1;

assign tmp_8_fu_377_p2 = (tmp_1_cast_fu_373_p1 == r_V_2_fu_367_p2? 1'b1: 1'b0);

assign tmp_9_cast_fu_321_p1 = blk_cnt_V;

assign tmp_V_2_fu_553_p2 = (tmp_V_1_reg_728 + tmp_7_fu_550_p1);

assign tmp_V_4_fu_563_p1 = ap_reg_ppstg_data_in_reg_V_load_reg_694_pp0_it1;

assign tmp_V_fu_559_p1 = ap_reg_ppstg_data_in_reg_V_load_reg_694_pp0_it1;

assign tmp_last_V_fu_646_p2 = (tmp_11_fu_634_p2 | tmp_12_reg_753);

assign tmp_nbreadreq_fu_190_p3 = out_fifo_V_V_empty_n;

assign tmp_s_fu_325_p2 = ($signed(tmp_9_cast_fu_321_p1) < $signed(r_V_1_fu_315_p2)? 1'b1: 1'b0);

assign val_assign_fu_447_p2 = ap_const_lv8_1 << tmp_2_cast_fu_443_p1;


endmodule //averaging

