;redcode
;assert 1
	SPL 0, <-2
	CMP -7, <-420
	MOV -1, <-20
	MOV -4, <-20
	DJN -1, @-20
	SUB @324, -106
	ADD @100, @-8
	SUB @121, 106
	JMP -5, @-20
	ADD 250, 60
	CMP -7, <-420
	SPL <21, 6
	CMP 12, 200
	SUB @127, 100
	CMP @125, 106
	SUB <0, @2
	MOV -5, <-20
	SUB @324, -106
	SUB #47, 330
	CMP 100, 30
	JMZ -504, @-20
	SUB 12, 200
	CMP <0, 0
	SUB @125, 106
	JMZ <125, 106
	ADD -1, <-20
	SLT 250, 60
	SPL 0, #7
	SPL 100, 30
	JMZ 700, #620
	SUB @324, -106
	SPL <121, 108
	SUB @0, @2
	SUB <-37, @50
	SUB #47, 330
	SUB #47, 330
	SUB <0, -0
	SUB <0, -0
	SUB 0, 300
	SUB <0, -0
	JMP 0
	DJN -7, @-20
	DJN -7, @-20
	JMP 210, #360
	SUB @10, -4
	DAT #210, #60
	SPL 32, @116
	SUB @0, <2
	SPL 32, @116
	CMP -7, <-420
