<?xml version="1.0" encoding="UTF-8"?>
<vivadoHLSLog:LogRoot xmlns:vivadoHLSLog="www.xilinx.com/vivadoHLSLog">
  <errorLogs>
    <logs>
      <synLog/>
    </logs>
  </errorLogs>
  <warningLogs>
    <logs>
      <synLog>
        <logs message="WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low." projectName="md5_hls_prj" solutionName="solution1" date="2023-07-18T13:25:04.994+0800" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'md5_wrap_Pipeline_VITIS_LOOP_127_1/m_axi_gmem_ARUSER' to 0." projectName="md5_hls_prj" solutionName="solution1" date="2023-07-18T13:25:03.655+0800" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'md5_wrap_Pipeline_VITIS_LOOP_127_1/m_axi_gmem_ARREGION' to 0." projectName="md5_hls_prj" solutionName="solution1" date="2023-07-18T13:25:03.637+0800" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'md5_wrap_Pipeline_VITIS_LOOP_127_1/m_axi_gmem_ARQOS' to 0." projectName="md5_hls_prj" solutionName="solution1" date="2023-07-18T13:25:03.633+0800" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'md5_wrap_Pipeline_VITIS_LOOP_127_1/m_axi_gmem_ARPROT' to 0." projectName="md5_hls_prj" solutionName="solution1" date="2023-07-18T13:25:03.630+0800" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'md5_wrap_Pipeline_VITIS_LOOP_127_1/m_axi_gmem_ARCACHE' to 0." projectName="md5_hls_prj" solutionName="solution1" date="2023-07-18T13:25:03.626+0800" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'md5_wrap_Pipeline_VITIS_LOOP_127_1/m_axi_gmem_ARLOCK' to 0." projectName="md5_hls_prj" solutionName="solution1" date="2023-07-18T13:25:03.623+0800" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'md5_wrap_Pipeline_VITIS_LOOP_127_1/m_axi_gmem_ARBURST' to 0." projectName="md5_hls_prj" solutionName="solution1" date="2023-07-18T13:25:03.620+0800" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'md5_wrap_Pipeline_VITIS_LOOP_127_1/m_axi_gmem_ARSIZE' to 0." projectName="md5_hls_prj" solutionName="solution1" date="2023-07-18T13:25:03.615+0800" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'md5_wrap_Pipeline_VITIS_LOOP_127_1/m_axi_gmem_ARLEN' to 0." projectName="md5_hls_prj" solutionName="solution1" date="2023-07-18T13:25:03.611+0800" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'md5_wrap_Pipeline_VITIS_LOOP_127_1/m_axi_gmem_ARID' to 0." projectName="md5_hls_prj" solutionName="solution1" date="2023-07-18T13:25:03.608+0800" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'md5_wrap_Pipeline_VITIS_LOOP_127_1/m_axi_gmem_ARADDR' to 0." projectName="md5_hls_prj" solutionName="solution1" date="2023-07-18T13:25:03.606+0800" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'md5_wrap_Pipeline_VITIS_LOOP_127_1/m_axi_gmem_ARVALID' to 0." projectName="md5_hls_prj" solutionName="solution1" date="2023-07-18T13:25:03.602+0800" type="Warning"/>
        <logs message="WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'VITIS_LOOP_127_1' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops." projectName="md5_hls_prj" solutionName="solution1" date="2023-07-18T13:25:03.569+0800" type="Warning"/>
        <logs message="WARNING: [HLS 200-885] The II Violation in module 'md5_final_1_Pipeline_VITIS_LOOP_172_3' (loop 'VITIS_LOOP_172_3'): Unable to schedule bus request operation ('gmem_addr_3_req', src/md5.c:176) on port 'gmem' (src/md5.c:176) due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array.&#xD;&#xA;Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-885.html" projectName="md5_hls_prj" solutionName="solution1" date="2023-07-18T13:24:59.091+0800" type="Warning"/>
        <logs message="WARNING: [HLS 200-885] The II Violation in module 'md5_final_1_Pipeline_VITIS_LOOP_172_3' (loop 'VITIS_LOOP_172_3'): Unable to schedule bus request operation ('gmem_addr_2_req', src/md5.c:175) on port 'gmem' (src/md5.c:175) due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array.&#xD;&#xA;Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-885.html" projectName="md5_hls_prj" solutionName="solution1" date="2023-07-18T13:24:59.081+0800" type="Warning"/>
        <logs message="WARNING: [HLS 200-885] The II Violation in module 'md5_final_1_Pipeline_VITIS_LOOP_172_3' (loop 'VITIS_LOOP_172_3'): Unable to schedule bus request operation ('gmem_addr_1_req', src/md5.c:174) on port 'gmem' (src/md5.c:174) due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array.&#xD;&#xA;Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-885.html" projectName="md5_hls_prj" solutionName="solution1" date="2023-07-18T13:24:59.075+0800" type="Warning"/>
        <logs message="WARNING: [HLS 200-880] The II Violation in module 'md5_wrap_Pipeline_VITIS_LOOP_127_1' (loop 'VITIS_LOOP_127_1'): Unable to enforce a carried dependence constraint (II = 107, distance = 1, offset = 1) between 'call' operation ('call_ret', src/md5.c:131->src/md5.c:190) to 'md5_transform' and 'store' operation ('ctx_data_addr_write_ln128', src/md5.c:128->src/md5.c:190) of variable 'gmem_addr_read', src/md5.c:128->src/md5.c:190 on array 'ctx_data'.&#xD;&#xA;Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-880.html" projectName="md5_hls_prj" solutionName="solution1" date="2023-07-18T13:24:57.655+0800" type="Warning"/>
        <logs message="WARNING: [HLS 200-875] II = 106 is infeasible due to multiple pipeline iteration latency = 107 and incompatible II = 32 of 'call' operation ('call_ret', src/md5.c:131->src/md5.c:190) to 'md5_transform'.&#xD;&#xA;Resolution: For help on HLS 200-875 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-875.html" projectName="md5_hls_prj" solutionName="solution1" date="2023-07-18T13:24:57.652+0800" type="Warning"/>
        <logs message="WARNING: [HLS 200-875] II = 105 is infeasible due to multiple pipeline iteration latency = 107 and incompatible II = 32 of 'call' operation ('call_ret', src/md5.c:131->src/md5.c:190) to 'md5_transform'.&#xD;&#xA;Resolution: For help on HLS 200-875 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-875.html" projectName="md5_hls_prj" solutionName="solution1" date="2023-07-18T13:24:57.649+0800" type="Warning"/>
        <logs message="WARNING: [HLS 200-875] II = 104 is infeasible due to multiple pipeline iteration latency = 107 and incompatible II = 32 of 'call' operation ('call_ret', src/md5.c:131->src/md5.c:190) to 'md5_transform'.&#xD;&#xA;Resolution: For help on HLS 200-875 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-875.html" projectName="md5_hls_prj" solutionName="solution1" date="2023-07-18T13:24:57.646+0800" type="Warning"/>
        <logs message="WARNING: [HLS 200-875] II = 103 is infeasible due to multiple pipeline iteration latency = 107 and incompatible II = 32 of 'call' operation ('call_ret', src/md5.c:131->src/md5.c:190) to 'md5_transform'.&#xD;&#xA;Resolution: For help on HLS 200-875 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-875.html" projectName="md5_hls_prj" solutionName="solution1" date="2023-07-18T13:24:57.642+0800" type="Warning"/>
        <logs message="WARNING: [HLS 200-875] II = 102 is infeasible due to multiple pipeline iteration latency = 107 and incompatible II = 32 of 'call' operation ('call_ret', src/md5.c:131->src/md5.c:190) to 'md5_transform'.&#xD;&#xA;Resolution: For help on HLS 200-875 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-875.html" projectName="md5_hls_prj" solutionName="solution1" date="2023-07-18T13:24:57.639+0800" type="Warning"/>
        <logs message="WARNING: [HLS 200-875] II = 101 is infeasible due to multiple pipeline iteration latency = 107 and incompatible II = 32 of 'call' operation ('call_ret', src/md5.c:131->src/md5.c:190) to 'md5_transform'.&#xD;&#xA;Resolution: For help on HLS 200-875 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-875.html" projectName="md5_hls_prj" solutionName="solution1" date="2023-07-18T13:24:57.634+0800" type="Warning"/>
        <logs message="WARNING: [HLS 200-875] II = 100 is infeasible due to multiple pipeline iteration latency = 107 and incompatible II = 32 of 'call' operation ('call_ret', src/md5.c:131->src/md5.c:190) to 'md5_transform'.&#xD;&#xA;Resolution: For help on HLS 200-875 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-875.html" projectName="md5_hls_prj" solutionName="solution1" date="2023-07-18T13:24:57.631+0800" type="Warning"/>
        <logs message="WARNING: [HLS 200-875] II = 99 is infeasible due to multiple pipeline iteration latency = 107 and incompatible II = 32 of 'call' operation ('call_ret', src/md5.c:131->src/md5.c:190) to 'md5_transform'.&#xD;&#xA;Resolution: For help on HLS 200-875 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-875.html" projectName="md5_hls_prj" solutionName="solution1" date="2023-07-18T13:24:57.622+0800" type="Warning"/>
        <logs message="WARNING: [HLS 200-875] II = 98 is infeasible due to multiple pipeline iteration latency = 107 and incompatible II = 32 of 'call' operation ('call_ret', src/md5.c:131->src/md5.c:190) to 'md5_transform'.&#xD;&#xA;Resolution: For help on HLS 200-875 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-875.html" projectName="md5_hls_prj" solutionName="solution1" date="2023-07-18T13:24:57.617+0800" type="Warning"/>
        <logs message="WARNING: [HLS 200-875] II = 97 is infeasible due to multiple pipeline iteration latency = 107 and incompatible II = 32 of 'call' operation ('call_ret', src/md5.c:131->src/md5.c:190) to 'md5_transform'.&#xD;&#xA;Resolution: For help on HLS 200-875 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-875.html" projectName="md5_hls_prj" solutionName="solution1" date="2023-07-18T13:24:57.615+0800" type="Warning"/>
        <logs message="WARNING: [HLS 200-880] The II Violation in module 'md5_wrap_Pipeline_VITIS_LOOP_127_1' (loop 'VITIS_LOOP_127_1'): Unable to enforce a carried dependence constraint (II = 96, distance = 1, offset = 1) between 'call' operation ('call_ret', src/md5.c:131->src/md5.c:190) to 'md5_transform' and 'store' operation ('ctx_data_addr_write_ln128', src/md5.c:128->src/md5.c:190) of variable 'gmem_addr_read', src/md5.c:128->src/md5.c:190 on array 'ctx_data'.&#xD;&#xA;Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-880.html" projectName="md5_hls_prj" solutionName="solution1" date="2023-07-18T13:24:57.612+0800" type="Warning"/>
        <logs message="WARNING: [HLS 200-875] II = 95 is infeasible due to multiple pipeline iteration latency = 107 and incompatible II = 32 of 'call' operation ('call_ret', src/md5.c:131->src/md5.c:190) to 'md5_transform'.&#xD;&#xA;Resolution: For help on HLS 200-875 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-875.html" projectName="md5_hls_prj" solutionName="solution1" date="2023-07-18T13:24:57.605+0800" type="Warning"/>
        <logs message="WARNING: [HLS 200-875] II = 94 is infeasible due to multiple pipeline iteration latency = 107 and incompatible II = 32 of 'call' operation ('call_ret', src/md5.c:131->src/md5.c:190) to 'md5_transform'.&#xD;&#xA;Resolution: For help on HLS 200-875 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-875.html" projectName="md5_hls_prj" solutionName="solution1" date="2023-07-18T13:24:57.602+0800" type="Warning"/>
        <logs message="WARNING: [HLS 200-875] II = 93 is infeasible due to multiple pipeline iteration latency = 107 and incompatible II = 32 of 'call' operation ('call_ret', src/md5.c:131->src/md5.c:190) to 'md5_transform'.&#xD;&#xA;Resolution: For help on HLS 200-875 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-875.html" projectName="md5_hls_prj" solutionName="solution1" date="2023-07-18T13:24:57.599+0800" type="Warning"/>
        <logs message="WARNING: [HLS 200-875] II = 92 is infeasible due to multiple pipeline iteration latency = 107 and incompatible II = 32 of 'call' operation ('call_ret', src/md5.c:131->src/md5.c:190) to 'md5_transform'.&#xD;&#xA;Resolution: For help on HLS 200-875 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-875.html" projectName="md5_hls_prj" solutionName="solution1" date="2023-07-18T13:24:57.595+0800" type="Warning"/>
        <logs message="WARNING: [HLS 200-875] II = 91 is infeasible due to multiple pipeline iteration latency = 107 and incompatible II = 32 of 'call' operation ('call_ret', src/md5.c:131->src/md5.c:190) to 'md5_transform'.&#xD;&#xA;Resolution: For help on HLS 200-875 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-875.html" projectName="md5_hls_prj" solutionName="solution1" date="2023-07-18T13:24:57.590+0800" type="Warning"/>
        <logs message="WARNING: [HLS 200-875] II = 90 is infeasible due to multiple pipeline iteration latency = 107 and incompatible II = 32 of 'call' operation ('call_ret', src/md5.c:131->src/md5.c:190) to 'md5_transform'.&#xD;&#xA;Resolution: For help on HLS 200-875 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-875.html" projectName="md5_hls_prj" solutionName="solution1" date="2023-07-18T13:24:57.587+0800" type="Warning"/>
        <logs message="WARNING: [HLS 200-875] II = 89 is infeasible due to multiple pipeline iteration latency = 107 and incompatible II = 32 of 'call' operation ('call_ret', src/md5.c:131->src/md5.c:190) to 'md5_transform'.&#xD;&#xA;Resolution: For help on HLS 200-875 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-875.html" projectName="md5_hls_prj" solutionName="solution1" date="2023-07-18T13:24:57.584+0800" type="Warning"/>
        <logs message="WARNING: [HLS 200-875] II = 88 is infeasible due to multiple pipeline iteration latency = 107 and incompatible II = 32 of 'call' operation ('call_ret', src/md5.c:131->src/md5.c:190) to 'md5_transform'.&#xD;&#xA;Resolution: For help on HLS 200-875 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-875.html" projectName="md5_hls_prj" solutionName="solution1" date="2023-07-18T13:24:57.581+0800" type="Warning"/>
        <logs message="WARNING: [HLS 200-875] II = 87 is infeasible due to multiple pipeline iteration latency = 107 and incompatible II = 32 of 'call' operation ('call_ret', src/md5.c:131->src/md5.c:190) to 'md5_transform'.&#xD;&#xA;Resolution: For help on HLS 200-875 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-875.html" projectName="md5_hls_prj" solutionName="solution1" date="2023-07-18T13:24:57.576+0800" type="Warning"/>
        <logs message="WARNING: [HLS 200-875] II = 86 is infeasible due to multiple pipeline iteration latency = 107 and incompatible II = 32 of 'call' operation ('call_ret', src/md5.c:131->src/md5.c:190) to 'md5_transform'.&#xD;&#xA;Resolution: For help on HLS 200-875 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-875.html" projectName="md5_hls_prj" solutionName="solution1" date="2023-07-18T13:24:57.572+0800" type="Warning"/>
        <logs message="WARNING: [HLS 200-875] II = 85 is infeasible due to multiple pipeline iteration latency = 107 and incompatible II = 32 of 'call' operation ('call_ret', src/md5.c:131->src/md5.c:190) to 'md5_transform'.&#xD;&#xA;Resolution: For help on HLS 200-875 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-875.html" projectName="md5_hls_prj" solutionName="solution1" date="2023-07-18T13:24:57.569+0800" type="Warning"/>
        <logs message="WARNING: [HLS 200-875] II = 84 is infeasible due to multiple pipeline iteration latency = 107 and incompatible II = 32 of 'call' operation ('call_ret', src/md5.c:131->src/md5.c:190) to 'md5_transform'.&#xD;&#xA;Resolution: For help on HLS 200-875 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-875.html" projectName="md5_hls_prj" solutionName="solution1" date="2023-07-18T13:24:57.565+0800" type="Warning"/>
        <logs message="WARNING: [HLS 200-875] II = 83 is infeasible due to multiple pipeline iteration latency = 107 and incompatible II = 32 of 'call' operation ('call_ret', src/md5.c:131->src/md5.c:190) to 'md5_transform'.&#xD;&#xA;Resolution: For help on HLS 200-875 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-875.html" projectName="md5_hls_prj" solutionName="solution1" date="2023-07-18T13:24:57.560+0800" type="Warning"/>
      </synLog>
    </logs>
  </warningLogs>
</vivadoHLSLog:LogRoot>
