# Generated by Yosys 0.8+190 (git sha1 7a40294e, clang 3.8.1-24+rpi1 -fPIC -Os)

.model tb
.inputs clk
.outputs b0 b1 b2 b3 b4 b5 b6 b7
.names $false
.names $true
1
.names $undef
.gate SB_LUT4 I0=$abc$340334$techmap$shiftx$tb_sobel.v:38$2.$35\buffer[21791:0][16389] I1=$abc$340334$techmap$shiftx$tb_sobel.v:38$2.$35\buffer[21791:0][16388]_inv I2=i[0] I3=$false O=$0\b4[0:0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10100011
.gate SB_LUT4 I0=$abc$340334$n849 I1=$abc$340334$n150 I2=$abc$340334$n25 I3=$abc$340334$n70 O=$abc$340334$techmap$shiftx$tb_sobel.v:38$2.$35\buffer[21791:0][16388]_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011000010111011
.gate SB_LUT4 I0=$abc$340334$n26 I1=$abc$340334$n50 I2=$false I3=$false O=$abc$340334$n25
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$340334$n38 I1=$abc$340334$n27 I2=i[7] I3=i[4] O=$abc$340334$n26
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$abc$340334$n33 I1=$abc$340334$n35 I2=$abc$340334$n28 I3=$abc$340334$n30 O=$abc$340334$n27
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0111000001110111
.gate SB_LUT4 I0=$abc$340334$techmap$shiftx$tb_sobel.v:38$2.$17\buffer[21791:0][16501]_inv I1=i[8] I2=$false I3=$false O=$abc$340334$n28
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0001
.gate SB_LUT4 I0=i[12] I1=i[9] I2=i[11] I3=i[10] O=$abc$340334$techmap$shiftx$tb_sobel.v:38$2.$17\buffer[21791:0][16501]_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111110111001111
.gate SB_LUT4 I0=i[8] I1=$abc$340334$techmap$shiftx$tb_sobel.v:38$2.$14\buffer[21791:0][17617]_inv I2=i[6] I3=$abc$340334$n32 O=$abc$340334$n30
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000111
.gate SB_LUT4 I0=i[12] I1=i[11] I2=i[10] I3=$false O=$abc$340334$techmap$shiftx$tb_sobel.v:38$2.$14\buffer[21791:0][17617]_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00001110
.gate SB_LUT4 I0=i[11] I1=i[8] I2=i[10] I3=i[9] O=$abc$340334$n32
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=i[11] I1=$abc$340334$techmap$shiftx$tb_sobel.v:38$2.$14\buffer[21791:0][17680]_inv I2=i[9] I3=i[8] O=$abc$340334$n33
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000001101011111
.gate SB_LUT4 I0=i[10] I1=i[12] I2=i[11] I3=$false O=$abc$340334$techmap$shiftx$tb_sobel.v:38$2.$14\buffer[21791:0][17680]_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11110100
.gate SB_LUT4 I0=$abc$340334$techmap$shiftx$tb_sobel.v:38$2.$17\buffer[21791:0][17544] I1=$abc$340334$techmap$shiftx$tb_sobel.v:38$2.$17\buffer[21791:0][16671] I2=i[8] I3=i[6] O=$abc$340334$n35
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111000100000000
.gate SB_LUT4 I0=i[9] I1=i[11] I2=i[12] I3=i[10] O=$abc$340334$techmap$shiftx$tb_sobel.v:38$2.$17\buffer[21791:0][16671]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000100000000
.gate SB_LUT4 I0=i[9] I1=i[11] I2=i[10] I3=i[12] O=$abc$340334$techmap$shiftx$tb_sobel.v:38$2.$17\buffer[21791:0][17544]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000100000000
.gate SB_LUT4 I0=$abc$340334$n47 I1=$abc$340334$techmap$shiftx$tb_sobel.v:38$2.$14\buffer[21791:0][18645]_inv I2=$abc$340334$n39 I3=$abc$340334$n44 O=$abc$340334$n38
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100001101011111
.gate SB_LUT4 I0=$abc$340334$techmap$shiftx$tb_sobel.v:38$2.$14\buffer[21791:0][18645]_inv I1=$abc$340334$techmap$shiftx$tb_sobel.v:38$2.$17\buffer[21791:0][17576] I2=i[8] I3=$false O=$abc$340334$n39
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00011111
.gate SB_LUT4 I0=i[12] I1=i[11] I2=i[10] I3=i[9] O=$abc$340334$techmap$shiftx$tb_sobel.v:38$2.$17\buffer[21791:0][17576]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000001110
.gate SB_LUT4 I0=i[11] I1=i[10] I2=$false I3=$false O=$abc$340334$techmap$shiftx$tb_sobel.v:38$2.$14\buffer[21791:0][18645]_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=i[12] I1=i[11] I2=i[9] I3=$false O=$abc$340334$n43
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00001110
.gate SB_LUT4 I0=$abc$340334$n45 I1=$abc$340334$n46 I2=i[6] I3=$false O=$abc$340334$n44
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00000001
.gate SB_LUT4 I0=i[11] I1=i[12] I2=i[9] I3=i[8] O=$abc$340334$n45
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000011110100
.gate SB_LUT4 I0=i[11] I1=i[9] I2=i[10] I3=i[8] O=$abc$340334$n46
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011000000000000
.gate SB_LUT4 I0=$abc$340334$techmap$shiftx$tb_sobel.v:38$2.$17\buffer[21791:0][17032] I1=$abc$340334$n48 I2=i[8] I3=i[6] O=$abc$340334$n47
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111000100000000
.gate SB_LUT4 I0=i[12] I1=i[11] I2=i[10] I3=i[9] O=$abc$340334$n48
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000011111110
.gate SB_LUT4 I0=i[11] I1=i[10] I2=i[9] I3=i[12] O=$abc$340334$techmap$shiftx$tb_sobel.v:38$2.$17\buffer[21791:0][17032]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=i[4] I1=$abc$340334$n62 I2=$abc$340334$n51 I3=i[5] O=$abc$340334$n50
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111111000000000
.gate SB_LUT4 I0=$abc$340334$n56 I1=$abc$340334$n59 I2=$abc$340334$n52 I3=i[6] O=$abc$340334$n51
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111100000000000
.gate SB_LUT4 I0=$abc$340334$n55 I1=$abc$340334$techmap$shiftx$tb_sobel.v:38$2.$11\buffer[21791:0][17695] I2=$abc$340334$n54 I3=i[7] O=$abc$340334$n52
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011100000000
.gate SB_LUT4 I0=i[11] I1=i[12] I2=$false I3=$false O=$abc$340334$techmap$shiftx$tb_sobel.v:38$2.$11\buffer[21791:0][17695]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0001
.gate SB_LUT4 I0=i[9] I1=i[10] I2=i[11] I3=i[8] O=$abc$340334$n54
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001111000000000
.gate SB_LUT4 I0=i[10] I1=i[8] I2=i[9] I3=$false O=$abc$340334$n55
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00010000
.gate SB_LUT4 I0=$abc$340334$techmap$shiftx$tb_sobel.v:38$2.$14\buffer[21791:0][17692] I1=i[9] I2=$abc$340334$n58 I3=i[8] O=$abc$340334$n56
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111111100001011
.gate SB_LUT4 I0=i[12] I1=i[11] I2=i[10] I3=$false O=$abc$340334$techmap$shiftx$tb_sobel.v:38$2.$14\buffer[21791:0][17692]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00001101
.gate SB_LUT4 I0=i[12] I1=i[9] I2=i[11] I3=i[10] O=$abc$340334$n58
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000100110000
.gate SB_LUT4 I0=i[8] I1=$abc$340334$techmap$shiftx$tb_sobel.v:38$2.$17\buffer[21791:0][17624] I2=i[7] I3=$abc$340334$n61 O=$abc$340334$n59
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000111
.gate SB_LUT4 I0=i[12] I1=i[9] I2=i[10] I3=i[11] O=$abc$340334$techmap$shiftx$tb_sobel.v:38$2.$17\buffer[21791:0][17624]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011000000000010
.gate SB_LUT4 I0=i[11] I1=i[10] I2=i[9] I3=i[8] O=$abc$340334$n61
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=$abc$340334$techmap$shiftx$tb_sobel.v:38$2.$17\buffer[21791:0][17146] I1=$abc$340334$n68 I2=$abc$340334$n63 I3=i[6] O=$abc$340334$n62
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000011110100
.gate SB_LUT4 I0=$abc$340334$n64 I1=$abc$340334$n32 I2=$abc$340334$n65 I3=i[7] O=$abc$340334$n63
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000100000000
.gate SB_LUT4 I0=i[11] I1=i[10] I2=i[8] I3=i[12] O=$abc$340334$n64
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000100000000
.gate SB_LUT4 I0=i[10] I1=i[9] I2=i[11] I3=i[8] O=$abc$340334$n65
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000111000000000
.gate SB_LUT4 I0=i[12] I1=i[11] I2=i[10] I3=i[9] O=$abc$340334$techmap$shiftx$tb_sobel.v:38$2.$17\buffer[21791:0][17146]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100000100000000
.gate SB_LUT4 I0=i[8] I1=$abc$340334$techmap$shiftx$tb_sobel.v:38$2.$17\buffer[21791:0][17576] I2=i[7] I3=$abc$340334$n69 O=$abc$340334$n68
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000111
.gate SB_LUT4 I0=i[10] I1=i[11] I2=i[9] I3=i[8] O=$abc$340334$n69
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1101000000000000
.gate SB_LUT4 I0=$abc$340334$n71 I1=$abc$340334$n93 I2=i[5] I3=i[3] O=$abc$340334$n70
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000011111110
.gate SB_LUT4 I0=$abc$340334$n72 I1=$abc$340334$n80 I2=$abc$340334$n87 I3=i[4] O=$abc$340334$n71
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000011110100
.gate SB_LUT4 I0=$abc$340334$n73 I1=$abc$340334$n76 I2=$abc$340334$n79 I3=i[6] O=$abc$340334$n72
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000100000000
.gate SB_LUT4 I0=$abc$340334$techmap$shiftx$tb_sobel.v:38$2.$14\buffer[21791:0][16657] I1=i[8] I2=$abc$340334$techmap$shiftx$tb_sobel.v:38$2.$17\buffer[21791:0][16942] I3=$false O=$abc$340334$n73
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00010000
.gate SB_LUT4 I0=i[11] I1=i[10] I2=i[12] I3=$false O=$abc$340334$techmap$shiftx$tb_sobel.v:38$2.$14\buffer[21791:0][16657]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01000000
.gate SB_LUT4 I0=i[11] I1=i[12] I2=i[10] I3=i[9] O=$abc$340334$techmap$shiftx$tb_sobel.v:38$2.$17\buffer[21791:0][16942]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000011110100
.gate SB_LUT4 I0=$abc$340334$techmap$shiftx$tb_sobel.v:38$2.$17\buffer[21791:0][20244] I1=$abc$340334$techmap$shiftx$tb_sobel.v:38$2.$17\buffer[21791:0][17573] I2=i[8] I3=$false O=$abc$340334$n76
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00010000
.gate SB_LUT4 I0=i[9] I1=i[10] I2=$false I3=$false O=$abc$340334$techmap$shiftx$tb_sobel.v:38$2.$17\buffer[21791:0][20244]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=i[10] I1=i[12] I2=i[11] I3=i[9] O=$abc$340334$techmap$shiftx$tb_sobel.v:38$2.$17\buffer[21791:0][17573]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000011110100
.gate SB_LUT4 I0=i[10] I1=i[11] I2=i[8] I3=i[9] O=$abc$340334$n79
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000111000000000
.gate SB_LUT4 I0=i[6] I1=$abc$340334$n81 I2=$abc$340334$n84 I3=i[7] O=$abc$340334$n80
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011111100000000
.gate SB_LUT4 I0=i[9] I1=$abc$340334$n82 I2=$abc$340334$techmap$shiftx$tb_sobel.v:38$2.$20\buffer[21791:0][19356] I3=$false O=$abc$340334$n81
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00001011
.gate SB_LUT4 I0=i[12] I1=i[10] I2=i[11] I3=i[8] O=$abc$340334$n82
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000111000000000
.gate SB_LUT4 I0=i[9] I1=i[10] I2=i[11] I3=i[8] O=$abc$340334$techmap$shiftx$tb_sobel.v:38$2.$20\buffer[21791:0][19356]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=i[8] I1=$abc$340334$techmap$shiftx$tb_sobel.v:38$2.$17\buffer[21791:0][16795] I2=$abc$340334$n85 I3=$false O=$abc$340334$n84
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00000111
.gate SB_LUT4 I0=i[9] I1=i[8] I2=i[11] I3=$false O=$abc$340334$n85
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00010000
.gate SB_LUT4 I0=i[12] I1=i[11] I2=i[10] I3=i[9] O=$abc$340334$techmap$shiftx$tb_sobel.v:38$2.$17\buffer[21791:0][16795]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000110100000000
.gate SB_LUT4 I0=i[6] I1=$abc$340334$techmap$shiftx$tb_sobel.v:38$2.$20\buffer[21791:0][16452] I2=i[7] I3=$abc$340334$n92 O=$abc$340334$n87
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000001101
.gate SB_LUT4 I0=$abc$340334$n91 I1=$abc$340334$techmap$shiftx$tb_sobel.v:38$2.$17\buffer[21791:0][17013] I2=$abc$340334$techmap$shiftx$tb_sobel.v:38$2.$17\buffer[21791:0][19731] I3=i[8] O=$abc$340334$techmap$shiftx$tb_sobel.v:38$2.$20\buffer[21791:0][16452]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111110011111010
.gate SB_LUT4 I0=i[9] I1=i[10] I2=i[11] I3=$false O=$abc$340334$techmap$shiftx$tb_sobel.v:38$2.$17\buffer[21791:0][19731]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00010000
.gate SB_LUT4 I0=i[12] I1=i[10] I2=i[11] I3=i[9] O=$abc$340334$techmap$shiftx$tb_sobel.v:38$2.$17\buffer[21791:0][17013]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000111000000000
.gate SB_LUT4 I0=i[12] I1=i[11] I2=i[10] I3=i[9] O=$abc$340334$n91
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111111000000000
.gate SB_LUT4 I0=$abc$340334$n55 I1=$abc$340334$techmap$shiftx$tb_sobel.v:38$2.$11\buffer[21791:0][17695] I2=$abc$340334$n61 I3=i[6] O=$abc$340334$n92
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000111
.gate SB_LUT4 I0=$abc$340334$n101 I1=$abc$340334$n94 I2=i[6] I3=$abc$340334$n105 O=$abc$340334$n93
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001111100000000
.gate SB_LUT4 I0=$abc$340334$n97 I1=$abc$340334$n99 I2=$abc$340334$n95 I3=i[7] O=$abc$340334$n94
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=i[10] I1=$abc$340334$techmap$shiftx$tb_sobel.v:38$2.$11\buffer[21791:0][17693]_inv I2=i[9] I3=i[8] O=$abc$340334$n95
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100101111111111
.gate SB_LUT4 I0=i[11] I1=i[12] I2=$false I3=$false O=$abc$340334$techmap$shiftx$tb_sobel.v:38$2.$11\buffer[21791:0][17693]_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$340334$techmap$shiftx$tb_sobel.v:38$2.$14\buffer[21791:0][17617]_inv I1=$abc$340334$n98 I2=$false I3=$false O=$abc$340334$n97
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=i[8] I1=i[9] I2=$false I3=$false O=$abc$340334$n98
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$340334$n43 I1=$abc$340334$n100 I2=$false I3=$false O=$abc$340334$n99
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=i[10] I1=i[11] I2=i[8] I3=$false O=$abc$340334$n100
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00000111
.gate SB_LUT4 I0=i[8] I1=$abc$340334$techmap$shiftx$tb_sobel.v:38$2.$17\buffer[21791:0][17336]_inv I2=i[7] I3=$abc$340334$n102 O=$abc$340334$n101
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000110100000000
.gate SB_LUT4 I0=$abc$340334$n100 I1=$abc$340334$n91 I2=$abc$340334$n103 I3=$false O=$abc$340334$n102
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00000111
.gate SB_LUT4 I0=i[9] I1=i[8] I2=i[10] I3=i[11] O=$abc$340334$n103
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=i[12] I1=i[9] I2=i[11] I3=i[10] O=$abc$340334$techmap$shiftx$tb_sobel.v:38$2.$17\buffer[21791:0][17336]_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011110011001101
.gate SB_LUT4 I0=$abc$340334$n109 I1=$abc$340334$n106 I2=i[6] I3=i[4] O=$abc$340334$n105
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111000100000000
.gate SB_LUT4 I0=i[8] I1=$abc$340334$n107 I2=$abc$340334$techmap$shiftx$tb_sobel.v:38$2.$17\buffer[21791:0][16795] I3=$abc$340334$n108 O=$abc$340334$n106
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000110100000000
.gate SB_LUT4 I0=i[10] I1=i[12] I2=i[11] I3=i[9] O=$abc$340334$n107
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111111100000111
.gate SB_LUT4 I0=i[10] I1=i[8] I2=i[9] I3=i[7] O=$abc$340334$n108
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000011101111
.gate SB_LUT4 I0=i[9] I1=i[12] I2=$abc$340334$techmap$shiftx$tb_sobel.v:38$2.$14\buffer[21791:0][18645]_inv I3=$abc$340334$n110 O=$abc$340334$n109
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100111100000000
.gate SB_LUT4 I0=i[9] I1=i[10] I2=i[8] I3=i[7] O=$abc$340334$n110
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011111100000000
.gate SB_LUT4 I0=$abc$340334$n114 I1=$abc$340334$n117 I2=$abc$340334$n116 I3=$false O=$abc$340334$n113
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00010000
.gate SB_LUT4 I0=i[9] I1=$abc$340334$n115 I2=$false I3=$false O=$abc$340334$n114
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=i[11] I1=i[12] I2=i[10] I3=i[8] O=$abc$340334$n115
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111010000000000
.gate SB_LUT4 I0=i[8] I1=$abc$340334$techmap$shiftx$tb_sobel.v:38$2.$17\buffer[21791:0][17573] I2=i[7] I3=$false O=$abc$340334$n116
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10110000
.gate SB_LUT4 I0=i[11] I1=i[9] I2=i[10] I3=i[8] O=$abc$340334$n117
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100000000000000
.gate SB_LUT4 I0=$abc$340334$n120 I1=$abc$340334$n119 I2=i[6] I3=$false O=$abc$340334$n118
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00000111
.gate SB_LUT4 I0=i[8] I1=$abc$340334$techmap$shiftx$tb_sobel.v:38$2.$17\buffer[21791:0][16671] I2=i[7] I3=$false O=$abc$340334$n119
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00000111
.gate SB_LUT4 I0=$abc$340334$techmap$shiftx$tb_sobel.v:38$2.$14\buffer[21791:0][17610]_inv I1=$abc$340334$techmap$shiftx$tb_sobel.v:38$2.$14\buffer[21791:0][17617]_inv I2=$abc$340334$n122 I3=$false O=$abc$340334$n120
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00110101
.gate SB_LUT4 I0=i[11] I1=i[10] I2=i[12] I3=$false O=$abc$340334$techmap$shiftx$tb_sobel.v:38$2.$14\buffer[21791:0][17610]_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00010000
.gate SB_LUT4 I0=i[9] I1=i[8] I2=$false I3=$false O=$abc$340334$n122
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$340334$techmap$shiftx$tb_sobel.v:38$2.$17\buffer[21791:0][17013] I1=i[8] I2=$false I3=$false O=$abc$340334$n125
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$340334$n127 I1=i[7] I2=$false I3=$false O=$abc$340334$n126
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0001
.gate SB_LUT4 I0=i[8] I1=i[11] I2=i[10] I3=i[9] O=$abc$340334$n127
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100000000000000
.gate SB_LUT4 I0=$abc$340334$n103 I1=$abc$340334$n129 I2=$abc$340334$n130 I3=i[6] O=$abc$340334$n128
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1110111100000000
.gate SB_LUT4 I0=$abc$340334$n98 I1=$abc$340334$techmap$shiftx$tb_sobel.v:38$2.$14\buffer[21791:0][17680]_inv I2=$false I3=$false O=$abc$340334$n129
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$340334$n131 I1=i[7] I2=$false I3=$false O=$abc$340334$n130
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=i[10] I1=i[11] I2=i[9] I3=i[8] O=$abc$340334$n131
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100000000000000
.gate SB_LUT4 I0=$abc$340334$n28 I1=$abc$340334$n134 I2=$abc$340334$n137 I3=i[7] O=$abc$340334$n133
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111010000000000
.gate SB_LUT4 I0=$abc$340334$n135 I1=$abc$340334$n136 I2=i[6] I3=$false O=$abc$340334$n134
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00000001
.gate SB_LUT4 I0=i[9] I1=i[11] I2=i[10] I3=i[8] O=$abc$340334$n135
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001010000000000
.gate SB_LUT4 I0=i[12] I1=i[10] I2=i[11] I3=i[9] O=$abc$340334$n136
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000110100000000
.gate SB_LUT4 I0=i[12] I1=$abc$340334$n138 I2=$abc$340334$n139 I3=$abc$340334$n140 O=$abc$340334$n137
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011100000000
.gate SB_LUT4 I0=i[9] I1=i[11] I2=i[8] I3=i[10] O=$abc$340334$n138
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000100000000
.gate SB_LUT4 I0=i[10] I1=i[9] I2=i[11] I3=i[8] O=$abc$340334$n139
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0101110000000000
.gate SB_LUT4 I0=i[8] I1=i[11] I2=i[9] I3=i[6] O=$abc$340334$n140
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011111100000000
.gate SB_LUT4 I0=i[12] I1=i[11] I2=i[9] I3=i[10] O=$abc$340334$n145
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000110100000000
.gate SB_LUT4 I0=i[9] I1=i[11] I2=$false I3=$false O=$abc$340334$techmap$shiftx$tb_sobel.v:38$2.$17\buffer[21791:0][17788]_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1001
.gate SB_LUT4 I0=i[7] I1=i[6] I2=$false I3=$false O=$abc$340334$n148
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0001
.gate SB_LUT4 I0=i[9] I1=$abc$340334$n82 I2=$abc$340334$techmap$shiftx$tb_sobel.v:38$2.$20\buffer[21791:0][19356] I3=$abc$340334$n61 O=$abc$340334$n149
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000001011
.gate SB_LUT4 I0=$abc$340334$n171 I1=$abc$340334$n151 I2=i[5] I3=i[3] O=$abc$340334$n150
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1110111100000000
.gate SB_LUT4 I0=i[6] I1=$abc$340334$techmap$shiftx$tb_sobel.v:38$2.$23\buffer[21791:0][16444]_inv I2=$abc$340334$n152 I3=i[4] O=$abc$340334$n151
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000101100000000
.gate SB_LUT4 I0=$abc$340334$n154 I1=$abc$340334$n157 I2=$abc$340334$n153 I3=$abc$340334$n158 O=$abc$340334$n152
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111010000000000
.gate SB_LUT4 I0=$abc$340334$n58 I1=$abc$340334$techmap$shiftx$tb_sobel.v:38$2.$17\buffer[21791:0][17032] I2=i[8] I3=i[7] O=$abc$340334$n153
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000011110001
.gate SB_LUT4 I0=$abc$340334$techmap$shiftx$tb_sobel.v:38$2.$17\buffer[21791:0][16463] I1=$abc$340334$techmap$shiftx$tb_sobel.v:38$2.$17\buffer[21791:0][16803]_inv I2=i[8] I3=$false O=$abc$340334$n154
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00010000
.gate SB_LUT4 I0=i[12] I1=i[11] I2=i[10] I3=i[9] O=$abc$340334$techmap$shiftx$tb_sobel.v:38$2.$17\buffer[21791:0][16463]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011111000000000
.gate SB_LUT4 I0=i[12] I1=i[9] I2=i[10] I3=i[11] O=$abc$340334$techmap$shiftx$tb_sobel.v:38$2.$17\buffer[21791:0][16803]_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011000000000001
.gate SB_LUT4 I0=$abc$340334$n79 I1=$abc$340334$n138 I2=i[7] I3=$false O=$abc$340334$n157
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00010000
.gate SB_LUT4 I0=$abc$340334$techmap$shiftx$tb_sobel.v:38$2.$17\buffer[21791:0][19217] I1=$abc$340334$techmap$shiftx$tb_sobel.v:38$2.$17\buffer[21791:0][17415]_inv I2=$abc$340334$n159 I3=i[6] O=$abc$340334$n158
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100111100000000
.gate SB_LUT4 I0=i[7] I1=i[8] I2=$false I3=$false O=$abc$340334$n159
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=i[12] I1=i[9] I2=i[11] I3=i[10] O=$abc$340334$techmap$shiftx$tb_sobel.v:38$2.$17\buffer[21791:0][17415]_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100001111111101
.gate SB_LUT4 I0=i[10] I1=i[11] I2=i[9] I3=$false O=$abc$340334$techmap$shiftx$tb_sobel.v:38$2.$17\buffer[21791:0][19217]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01000000
.gate SB_LUT4 I0=$abc$340334$techmap$shiftx$tb_sobel.v:38$2.$17\buffer[21791:0][17683]_inv I1=$abc$340334$n169 I2=$abc$340334$n167 I3=$abc$340334$n163 O=$abc$340334$techmap$shiftx$tb_sobel.v:38$2.$23\buffer[21791:0][16444]_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000101100000000
.gate SB_LUT4 I0=$abc$340334$techmap$shiftx$tb_sobel.v:38$2.$17\buffer[21791:0][16876]_inv I1=$abc$340334$n164 I2=$abc$340334$n115 I3=$abc$340334$n166 O=$abc$340334$n163
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=i[7] I1=i[8] I2=$false I3=$false O=$abc$340334$n164
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0001
.gate SB_LUT4 I0=i[11] I1=i[12] I2=i[10] I3=i[9] O=$abc$340334$techmap$shiftx$tb_sobel.v:38$2.$17\buffer[21791:0][16876]_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111000100001110
.gate SB_LUT4 I0=i[9] I1=i[11] I2=i[10] I3=i[7] O=$abc$340334$n166
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000011101111
.gate SB_LUT4 I0=$abc$340334$techmap$shiftx$tb_sobel.v:38$2.$14\buffer[21791:0][17692] I1=$abc$340334$n98 I2=$abc$340334$n168 I3=i[7] O=$abc$340334$n167
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111100000000000
.gate SB_LUT4 I0=i[11] I1=i[10] I2=i[8] I3=i[12] O=$abc$340334$n168
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=i[8] I1=i[7] I2=$false I3=$false O=$abc$340334$n169
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=i[9] I1=i[12] I2=i[10] I3=i[11] O=$abc$340334$techmap$shiftx$tb_sobel.v:38$2.$17\buffer[21791:0][17683]_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111111100001011
.gate SB_LUT4 I0=$abc$340334$n172 I1=$abc$340334$n174 I2=$abc$340334$n176 I3=i[4] O=$abc$340334$n171
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000011110100
.gate SB_LUT4 I0=$abc$340334$n28 I1=$abc$340334$n125 I2=$abc$340334$n173 I3=$abc$340334$n126 O=$abc$340334$n172
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000100000000
.gate SB_LUT4 I0=i[9] I1=i[10] I2=i[8] I3=$false O=$abc$340334$n173
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01000000
.gate SB_LUT4 I0=$abc$340334$n175 I1=i[6] I2=$false I3=$false O=$abc$340334$n174
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$340334$techmap$shiftx$tb_sobel.v:38$2.$17\buffer[21791:0][16876]_inv I1=$abc$340334$techmap$shiftx$tb_sobel.v:38$2.$17\buffer[21791:0][20244] I2=i[8] I3=i[7] O=$abc$340334$n175
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0101110011111111
.gate SB_LUT4 I0=$abc$340334$n180 I1=$abc$340334$n179 I2=i[6] I3=$abc$340334$n177 O=$abc$340334$n176
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000110100000000
.gate SB_LUT4 I0=$abc$340334$techmap$shiftx$tb_sobel.v:38$2.$17\buffer[21791:0][16654]_inv I1=$abc$340334$techmap$shiftx$tb_sobel.v:38$2.$17\buffer[21791:0][17683]_inv I2=i[7] I3=i[8] O=$abc$340334$n177
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111001111110101
.gate SB_LUT4 I0=i[12] I1=i[9] I2=i[11] I3=i[10] O=$abc$340334$techmap$shiftx$tb_sobel.v:38$2.$17\buffer[21791:0][16654]_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111000000110111
.gate SB_LUT4 I0=$abc$340334$techmap$shiftx$tb_sobel.v:38$2.$14\buffer[21791:0][17692] I1=$abc$340334$n69 I2=$false I3=$false O=$abc$340334$n179
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$340334$n100 I1=$abc$340334$n181 I2=$abc$340334$techmap$shiftx$tb_sobel.v:38$2.$20\buffer[21791:0][17647] I3=i[7] O=$abc$340334$n180
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000110100000000
.gate SB_LUT4 I0=i[9] I1=i[10] I2=$false I3=$false O=$abc$340334$n181
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0001
.gate SB_LUT4 I0=i[9] I1=i[11] I2=i[10] I3=i[8] O=$abc$340334$techmap$shiftx$tb_sobel.v:38$2.$20\buffer[21791:0][17647]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=$abc$340334$n243 I1=$abc$340334$n270 I2=$abc$340334$n184 I3=$abc$340334$n214 O=$abc$340334$techmap$shiftx$tb_sobel.v:38$2.$35\buffer[21791:0][16389]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011000010111011
.gate SB_LUT4 I0=$abc$340334$n195 I1=$abc$340334$n185 I2=$abc$340334$n201 I3=i[4] O=$abc$340334$n184
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000110100000000
.gate SB_LUT4 I0=$abc$340334$n194 I1=$abc$340334$n191 I2=$abc$340334$n186 I3=i[5] O=$abc$340334$n185
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011100000000
.gate SB_LUT4 I0=$abc$340334$n187 I1=$abc$340334$techmap$shiftx$tb_sobel.v:38$2.$17\buffer[21791:0][17183] I2=$abc$340334$n65 I3=i[7] O=$abc$340334$n186
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=$abc$340334$techmap$shiftx$tb_sobel.v:38$2.$11\buffer[21791:0][17695] I1=$abc$340334$n188 I2=$false I3=$false O=$abc$340334$n187
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=i[9] I1=i[8] I2=i[10] I3=$false O=$abc$340334$n188
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00010000
.gate SB_LUT4 I0=i[11] I1=i[10] I2=i[12] I3=i[9] O=$abc$340334$techmap$shiftx$tb_sobel.v:38$2.$17\buffer[21791:0][17183]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000100000000
.gate SB_LUT4 I0=i[8] I1=$abc$340334$techmap$shiftx$tb_sobel.v:38$2.$14\buffer[21791:0][17680]_inv I2=i[9] I3=$abc$340334$n192 O=$abc$340334$n191
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000011101011
.gate SB_LUT4 I0=$abc$340334$techmap$shiftx$tb_sobel.v:38$2.$14\buffer[21791:0][19658]_inv I1=$abc$340334$n69 I2=$false I3=$false O=$abc$340334$n192
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=i[10] I1=i[11] I2=$false I3=$false O=$abc$340334$techmap$shiftx$tb_sobel.v:38$2.$14\buffer[21791:0][19658]_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=i[9] I1=$abc$340334$n168 I2=i[7] I3=$false O=$abc$340334$n194
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10110000
.gate SB_LUT4 I0=$abc$340334$n196 I1=$abc$340334$n198 I2=i[5] I3=i[6] O=$abc$340334$n195
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000011110100
.gate SB_LUT4 I0=$abc$340334$n154 I1=$abc$340334$n197 I2=$abc$340334$n103 I3=i[7] O=$abc$340334$n196
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111111000000000
.gate SB_LUT4 I0=i[9] I1=i[11] I2=i[8] I3=i[12] O=$abc$340334$n197
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000100000000
.gate SB_LUT4 I0=i[9] I1=i[7] I2=i[8] I3=$abc$340334$techmap$shiftx$tb_sobel.v:38$2.$17\buffer[21791:0][16661] O=$abc$340334$n198
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100111111111101
.gate SB_LUT4 I0=i[12] I1=i[9] I2=i[11] I3=i[10] O=$abc$340334$techmap$shiftx$tb_sobel.v:38$2.$17\buffer[21791:0][16661]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100110111000000
.gate SB_LUT4 I0=$abc$340334$techmap$shiftx$tb_sobel.v:38$2.$23\buffer[21791:0][16469] I1=$abc$340334$techmap$shiftx$tb_sobel.v:38$2.$23\buffer[21791:0][16501] I2=i[5] I3=i[6] O=$abc$340334$n201
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011010100000000
.gate SB_LUT4 I0=$abc$340334$n204 I1=$abc$340334$n205 I2=$abc$340334$n28 I3=$abc$340334$n203 O=$abc$340334$techmap$shiftx$tb_sobel.v:38$2.$23\buffer[21791:0][16501]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011000010111011
.gate SB_LUT4 I0=$abc$340334$techmap$shiftx$tb_sobel.v:38$2.$17\buffer[21791:0][17013] I1=$abc$340334$techmap$shiftx$tb_sobel.v:38$2.$17\buffer[21791:0][17576] I2=i[8] I3=i[7] O=$abc$340334$n203
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000011111
.gate SB_LUT4 I0=i[10] I1=$abc$340334$n45 I2=$false I3=$false O=$abc$340334$n204
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=i[8] I1=$abc$340334$n206 I2=$abc$340334$n61 I3=i[7] O=$abc$340334$n205
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000110100000000
.gate SB_LUT4 I0=i[11] I1=i[12] I2=i[10] I3=i[9] O=$abc$340334$n206
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111111100001110
.gate SB_LUT4 I0=$abc$340334$n211 I1=$abc$340334$n212 I2=$abc$340334$n208 I3=$abc$340334$n209 O=$abc$340334$techmap$shiftx$tb_sobel.v:38$2.$23\buffer[21791:0][16469]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=i[9] I1=$abc$340334$n82 I2=i[7] I3=$false O=$abc$340334$n208
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10110000
.gate SB_LUT4 I0=$abc$340334$n100 I1=$abc$340334$n43 I2=$abc$340334$n55 I3=$abc$340334$techmap$shiftx$tb_sobel.v:38$2.$17\buffer[21791:0][18136] O=$abc$340334$n209
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000111
.gate SB_LUT4 I0=i[9] I1=i[11] I2=$false I3=$false O=$abc$340334$techmap$shiftx$tb_sobel.v:38$2.$17\buffer[21791:0][18136]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$340334$n98 I1=$abc$340334$techmap$shiftx$tb_sobel.v:38$2.$14\buffer[21791:0][17617]_inv I2=i[7] I3=$false O=$abc$340334$n211
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00000111
.gate SB_LUT4 I0=i[8] I1=$abc$340334$techmap$shiftx$tb_sobel.v:38$2.$17\buffer[21791:0][16935]_inv I2=$abc$340334$n85 I3=$false O=$abc$340334$n212
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00001101
.gate SB_LUT4 I0=i[12] I1=i[9] I2=i[10] I3=i[11] O=$abc$340334$techmap$shiftx$tb_sobel.v:38$2.$17\buffer[21791:0][16935]_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100111111110101
.gate SB_LUT4 I0=$abc$340334$n215 I1=i[6] I2=$abc$340334$n230 I3=i[3] O=$abc$340334$n214
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000001001111
.gate SB_LUT4 I0=$abc$340334$n223 I1=$abc$340334$n228 I2=$abc$340334$techmap$shiftx$tb_sobel.v:38$2.$23\buffer[21791:0][16453] I3=i[5] O=$abc$340334$n215
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1110111011110000
.gate SB_LUT4 I0=$abc$340334$n258 I1=$abc$340334$techmap$shiftx$tb_sobel.v:38$2.$17\buffer[21791:0][17146] I2=$abc$340334$n217 I3=$abc$340334$n220 O=$abc$340334$techmap$shiftx$tb_sobel.v:38$2.$23\buffer[21791:0][16453]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1110111000001111
.gate SB_LUT4 I0=i[8] I1=$abc$340334$techmap$shiftx$tb_sobel.v:38$2.$17\buffer[21791:0][16584]_inv I2=$abc$340334$n218 I3=$false O=$abc$340334$n217
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11100000
.gate SB_LUT4 I0=i[9] I1=i[11] I2=i[8] I3=i[7] O=$abc$340334$n218
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000010111111
.gate SB_LUT4 I0=i[9] I1=i[10] I2=i[12] I3=i[11] O=$abc$340334$techmap$shiftx$tb_sobel.v:38$2.$17\buffer[21791:0][16584]_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1101110100110101
.gate SB_LUT4 I0=$abc$340334$techmap$shiftx$tb_sobel.v:38$2.$14\buffer[21791:0][16657] I1=i[8] I2=$abc$340334$techmap$shiftx$tb_sobel.v:38$2.$17\buffer[21791:0][16942] I3=i[7] O=$abc$340334$n220
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1110111100000000
.gate SB_LUT4 I0=i[10] I1=i[9] I2=i[8] I3=$false O=$abc$340334$n222
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11010000
.gate SB_LUT4 I0=$abc$340334$n226 I1=$abc$340334$n225 I2=$abc$340334$n224 I3=$abc$340334$n227 O=$abc$340334$n223
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0111000001110111
.gate SB_LUT4 I0=i[9] I1=$abc$340334$n168 I2=$false I3=$false O=$abc$340334$n224
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$340334$techmap$shiftx$tb_sobel.v:38$2.$20\buffer[21791:0][19356] I1=i[7] I2=$false I3=$false O=$abc$340334$n225
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$340334$n122 I1=$abc$340334$techmap$shiftx$tb_sobel.v:38$2.$14\buffer[21791:0][17610]_inv I2=$abc$340334$n197 I3=$false O=$abc$340334$n226
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00000111
.gate SB_LUT4 I0=$abc$340334$n188 I1=$abc$340334$n117 I2=i[7] I3=$false O=$abc$340334$n227
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00000001
.gate SB_LUT4 I0=$abc$340334$techmap$shiftx$tb_sobel.v:38$2.$14\buffer[21791:0][17692] I1=$abc$340334$n229 I2=$false I3=$false O=$abc$340334$n228
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=i[10] I1=i[11] I2=i[8] I3=i[9] O=$abc$340334$n229
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000110100000000
.gate SB_LUT4 I0=i[6] I1=$abc$340334$n239 I2=$abc$340334$n231 I3=i[4] O=$abc$340334$n230
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000011111110
.gate SB_LUT4 I0=$abc$340334$n234 I1=$abc$340334$n236 I2=$abc$340334$n232 I3=$abc$340334$n237 O=$abc$340334$n231
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011111100000000
.gate SB_LUT4 I0=$abc$340334$n233 I1=i[8] I2=$false I3=$false O=$abc$340334$n232
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1110
.gate SB_LUT4 I0=i[12] I1=i[9] I2=i[10] I3=i[11] O=$abc$340334$n233
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111110011001101
.gate SB_LUT4 I0=$abc$340334$techmap$shiftx$tb_sobel.v:38$2.$17\buffer[21791:0][16424]_inv I1=$abc$340334$n82 I2=$false I3=$false O=$abc$340334$n234
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=i[12] I1=i[11] I2=i[9] I3=$false O=$abc$340334$techmap$shiftx$tb_sobel.v:38$2.$17\buffer[21791:0][16424]_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00001101
.gate SB_LUT4 I0=$abc$340334$n229 I1=$abc$340334$techmap$shiftx$tb_sobel.v:38$2.$11\buffer[21791:0][17693]_inv I2=i[7] I3=$false O=$abc$340334$n236
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00001101
.gate SB_LUT4 I0=$abc$340334$n238 I1=$abc$340334$techmap$shiftx$tb_sobel.v:38$2.$17\buffer[21791:0][17544] I2=i[5] I3=$false O=$abc$340334$n237
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00001101
.gate SB_LUT4 I0=i[8] I1=i[9] I2=i[10] I3=i[7] O=$abc$340334$n238
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0111111100000000
.gate SB_LUT4 I0=$abc$340334$n242 I1=$abc$340334$n240 I2=$abc$340334$n241 I3=i[5] O=$abc$340334$n239
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011100000000
.gate SB_LUT4 I0=$abc$340334$n188 I1=$abc$340334$techmap$shiftx$tb_sobel.v:38$2.$11\buffer[21791:0][17693]_inv I2=i[7] I3=$false O=$abc$340334$n240
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00000111
.gate SB_LUT4 I0=$abc$340334$n197 I1=$abc$340334$n103 I2=$abc$340334$techmap$shiftx$tb_sobel.v:38$2.$20\buffer[21791:0][17647] I3=$abc$340334$n238 O=$abc$340334$n241
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000100000000
.gate SB_LUT4 I0=i[8] I1=i[9] I2=i[10] I3=i[11] O=$abc$340334$n242
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001111111111011
.gate SB_LUT4 I0=$abc$340334$techmap$shiftx$tb_sobel.v:38$2.$26\buffer[21791:0][16397]_inv I1=$abc$340334$techmap$shiftx$tb_sobel.v:38$2.$26\buffer[21791:0][16429]_inv I2=i[4] I3=i[5] O=$abc$340334$n243
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000001100000101
.gate SB_LUT4 I0=$abc$340334$n248 I1=$abc$340334$n251 I2=$abc$340334$n245 I3=$abc$340334$n247 O=$abc$340334$techmap$shiftx$tb_sobel.v:38$2.$26\buffer[21791:0][16429]_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011000010111011
.gate SB_LUT4 I0=$abc$340334$techmap$shiftx$tb_sobel.v:38$2.$14\buffer[21791:0][17690]_inv I1=$abc$340334$techmap$shiftx$tb_sobel.v:38$2.$14\buffer[21791:0][17617]_inv I2=$abc$340334$n122 I3=$abc$340334$n225 O=$abc$340334$n245
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011101000000000
.gate SB_LUT4 I0=i[10] I1=i[12] I2=i[11] I3=$false O=$abc$340334$techmap$shiftx$tb_sobel.v:38$2.$14\buffer[21791:0][17690]_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11110001
.gate SB_LUT4 I0=$abc$340334$n129 I1=$abc$340334$n240 I2=$abc$340334$n39 I3=i[6] O=$abc$340334$n247
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000010111111
.gate SB_LUT4 I0=$abc$340334$n250 I1=$abc$340334$techmap$shiftx$tb_sobel.v:38$2.$14\buffer[21791:0][17690]_inv I2=$abc$340334$techmap$shiftx$tb_sobel.v:38$2.$17\buffer[21791:0][17183] I3=$abc$340334$n249 O=$abc$340334$n248
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011100000000
.gate SB_LUT4 I0=i[8] I1=$abc$340334$techmap$shiftx$tb_sobel.v:38$2.$17\buffer[21791:0][17576] I2=i[7] I3=$false O=$abc$340334$n249
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10110000
.gate SB_LUT4 I0=i[10] I1=i[9] I2=i[11] I3=i[8] O=$abc$340334$n250
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1110111100000000
.gate SB_LUT4 I0=$abc$340334$n253 I1=$abc$340334$n275 I2=$abc$340334$techmap$shiftx$tb_sobel.v:38$2.$17\buffer[21791:0][16558]_inv I3=i[6] O=$abc$340334$n251
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0111111100000000
.gate SB_LUT4 I0=$abc$340334$n136 I1=$abc$340334$n48 I2=i[8] I3=$false O=$abc$340334$n253
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00011111
.gate SB_LUT4 I0=$abc$340334$n145 I1=$abc$340334$techmap$shiftx$tb_sobel.v:38$2.$17\buffer[21791:0][17576] I2=$false I3=$false O=$abc$340334$techmap$shiftx$tb_sobel.v:38$2.$17\buffer[21791:0][16558]_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0001
.gate SB_LUT4 I0=$abc$340334$n265 I1=$abc$340334$n267 I2=$abc$340334$n256 I3=$abc$340334$n262 O=$abc$340334$techmap$shiftx$tb_sobel.v:38$2.$26\buffer[21791:0][16397]_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000101110111011
.gate SB_LUT4 I0=i[7] I1=$abc$340334$n257 I2=$abc$340334$n258 I3=$false O=$abc$340334$n256
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00000111
.gate SB_LUT4 I0=$abc$340334$n43 I1=$abc$340334$techmap$shiftx$tb_sobel.v:38$2.$17\buffer[21791:0][17032] I2=i[8] I3=$false O=$abc$340334$n257
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00000001
.gate SB_LUT4 I0=$abc$340334$techmap$shiftx$tb_sobel.v:38$2.$17\buffer[21791:0][19672] I1=$abc$340334$n261 I2=$abc$340334$n260 I3=$false O=$abc$340334$n258
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00010000
.gate SB_LUT4 I0=i[10] I1=i[11] I2=i[9] I3=$false O=$abc$340334$techmap$shiftx$tb_sobel.v:38$2.$17\buffer[21791:0][19672]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00001110
.gate SB_LUT4 I0=i[7] I1=i[8] I2=$false I3=$false O=$abc$340334$n260
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=i[12] I1=i[11] I2=i[10] I3=i[9] O=$abc$340334$n261
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011110100000000
.gate SB_LUT4 I0=$abc$340334$n263 I1=$abc$340334$n264 I2=$abc$340334$n119 I3=i[6] O=$abc$340334$n262
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000010111111
.gate SB_LUT4 I0=$abc$340334$techmap$shiftx$tb_sobel.v:38$2.$14\buffer[21791:0][17680]_inv I1=$abc$340334$n122 I2=$false I3=$false O=$abc$340334$n263
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$340334$n188 I1=$abc$340334$techmap$shiftx$tb_sobel.v:38$2.$11\buffer[21791:0][17693]_inv I2=$abc$340334$n32 I3=$false O=$abc$340334$n264
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00000111
.gate SB_LUT4 I0=i[8] I1=$abc$340334$techmap$shiftx$tb_sobel.v:38$2.$17\buffer[21791:0][16661] I2=$abc$340334$n266 I3=i[7] O=$abc$340334$n265
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000101100000000
.gate SB_LUT4 I0=i[10] I1=$abc$340334$techmap$shiftx$tb_sobel.v:38$2.$14\buffer[21791:0][17690]_inv I2=i[9] I3=i[8] O=$abc$340334$n266
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0101001100000000
.gate SB_LUT4 I0=$abc$340334$n268 I1=$abc$340334$n269 I2=$abc$340334$n56 I3=i[6] O=$abc$340334$n267
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011111100000000
.gate SB_LUT4 I0=$abc$340334$techmap$shiftx$tb_sobel.v:38$2.$14\buffer[21791:0][17610]_inv I1=$abc$340334$n122 I2=$false I3=$false O=$abc$340334$n268
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$340334$techmap$shiftx$tb_sobel.v:38$2.$20\buffer[21791:0][19356] I1=i[7] I2=$false I3=$false O=$abc$340334$n269
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0001
.gate SB_LUT4 I0=$abc$340334$n285 I1=$abc$340334$n271 I2=i[4] I3=i[3] O=$abc$340334$n270
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1110111100000000
.gate SB_LUT4 I0=$abc$340334$n276 I1=$abc$340334$n272 I2=$abc$340334$n278 I3=i[5] O=$abc$340334$n271
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000110100000000
.gate SB_LUT4 I0=i[8] I1=$abc$340334$techmap$shiftx$tb_sobel.v:38$2.$17\buffer[21791:0][16765]_inv I2=$abc$340334$n273 I3=$abc$340334$n275 O=$abc$340334$n272
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000110100000000
.gate SB_LUT4 I0=i[8] I1=$abc$340334$techmap$shiftx$tb_sobel.v:38$2.$17\buffer[21791:0][17544] I2=$false I3=$false O=$abc$340334$n273
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$340334$techmap$shiftx$tb_sobel.v:38$2.$17\buffer[21791:0][17624] I1=$abc$340334$techmap$shiftx$tb_sobel.v:38$2.$17\buffer[21791:0][16463] I2=$false I3=$false O=$abc$340334$techmap$shiftx$tb_sobel.v:38$2.$17\buffer[21791:0][16765]_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0001
.gate SB_LUT4 I0=$abc$340334$techmap$shiftx$tb_sobel.v:38$2.$17\buffer[21791:0][16671] I1=$abc$340334$techmap$shiftx$tb_sobel.v:38$2.$17\buffer[21791:0][17032] I2=i[8] I3=i[7] O=$abc$340334$n275
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000011110001
.gate SB_LUT4 I0=$abc$340334$n268 I1=$abc$340334$n229 I2=$abc$340334$n277 I3=i[6] O=$abc$340334$n276
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1110111100000000
.gate SB_LUT4 I0=$abc$340334$techmap$shiftx$tb_sobel.v:38$2.$20\buffer[21791:0][17647] I1=i[7] I2=$false I3=$false O=$abc$340334$n277
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$340334$n279 I1=$abc$340334$n280 I2=$abc$340334$n281 I3=$abc$340334$n283 O=$abc$340334$n278
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0111111100000000
.gate SB_LUT4 I0=$abc$340334$n197 I1=i[7] I2=$false I3=$false O=$abc$340334$n279
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$340334$n122 I1=$abc$340334$techmap$shiftx$tb_sobel.v:38$2.$14\buffer[21791:0][17617]_inv I2=$abc$340334$techmap$shiftx$tb_sobel.v:38$2.$20\buffer[21791:0][19356] I3=$false O=$abc$340334$n280
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00000111
.gate SB_LUT4 I0=$abc$340334$techmap$shiftx$tb_sobel.v:38$2.$17\buffer[21791:0][17788]_inv I1=$abc$340334$n282 I2=$abc$340334$n98 I3=$abc$340334$techmap$shiftx$tb_sobel.v:38$2.$14\buffer[21791:0][17692] O=$abc$340334$n281
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000101110111011
.gate SB_LUT4 I0=i[8] I1=i[10] I2=$false I3=$false O=$abc$340334$n282
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=i[7] I1=$abc$340334$techmap$shiftx$tb_sobel.v:38$2.$20\buffer[21791:0][16445]_inv I2=i[6] I3=$false O=$abc$340334$n283
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00001011
.gate SB_LUT4 I0=i[9] I1=i[11] I2=i[8] I3=i[10] O=$abc$340334$techmap$shiftx$tb_sobel.v:38$2.$20\buffer[21791:0][16445]_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1110110111111011
.gate SB_LUT4 I0=$abc$340334$n297 I1=$abc$340334$n286 I2=$abc$340334$n797 I3=i[5] O=$abc$340334$n285
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000001101
.gate SB_LUT4 I0=$abc$340334$n287 I1=$abc$340334$n288 I2=$false I3=$false O=$abc$340334$n286
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=i[8] I1=$abc$340334$techmap$shiftx$tb_sobel.v:38$2.$17\buffer[21791:0][17576] I2=$false I3=$false O=$abc$340334$n287
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$340334$techmap$shiftx$tb_sobel.v:38$2.$14\buffer[21791:0][18634]_inv I1=$abc$340334$n98 I2=i[7] I3=$false O=$abc$340334$n288
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10110000
.gate SB_LUT4 I0=i[11] I1=i[10] I2=$false I3=$false O=$abc$340334$techmap$shiftx$tb_sobel.v:38$2.$14\buffer[21791:0][18634]_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=i[12] I1=i[10] I2=i[11] I3=i[9] O=$abc$340334$n292
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000011110100
.gate SB_LUT4 I0=i[10] I1=i[8] I2=i[9] I3=i[11] O=$abc$340334$n295
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=$abc$340334$n114 I1=$abc$340334$n298 I2=$abc$340334$n102 I3=i[6] O=$abc$340334$n297
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011111100000000
.gate SB_LUT4 I0=i[12] I1=$abc$340334$n61 I2=i[7] I3=$false O=$abc$340334$n298
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00001011
.gate SB_LUT4 I0=$abc$340334$techmap$shiftx$tb_sobel.v:38$2.$35\buffer[21791:0][16390] I1=$abc$340334$techmap$shiftx$tb_sobel.v:38$2.$35\buffer[21791:0][16389] I2=i[0] I3=$false O=$0\b5[0:0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10101100
.gate SB_LUT4 I0=$abc$340334$techmap$shiftx$tb_sobel.v:38$2.$23\buffer[21791:0][16502]_inv I1=$abc$340334$techmap$shiftx$tb_sobel.v:38$2.$23\buffer[21791:0][16438] I2=i[6] I3=i[5] O=$abc$340334$n302
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1010001100000000
.gate SB_LUT4 I0=$abc$340334$n224 I1=$abc$340334$n32 I2=$abc$340334$n305 I3=$abc$340334$n304 O=$abc$340334$techmap$shiftx$tb_sobel.v:38$2.$23\buffer[21791:0][16438]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000011101111
.gate SB_LUT4 I0=$abc$340334$n98 I1=$abc$340334$techmap$shiftx$tb_sobel.v:38$2.$14\buffer[21791:0][17617]_inv I2=$abc$340334$n115 I3=$abc$340334$n218 O=$abc$340334$n304
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000110100000000
.gate SB_LUT4 I0=$abc$340334$n306 I1=$abc$340334$n307 I2=$false I3=$false O=$abc$340334$n305
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1110
.gate SB_LUT4 I0=i[9] I1=i[8] I2=i[10] I3=i[7] O=$abc$340334$n306
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1110111100000000
.gate SB_LUT4 I0=i[11] I1=i[12] I2=i[7] I3=$false O=$abc$340334$n307
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00010000
.gate SB_LUT4 I0=$abc$340334$techmap$shiftx$tb_sobel.v:38$2.$20\buffer[21791:0][17647] I1=$abc$340334$n309 I2=$abc$340334$n311 I3=$false O=$abc$340334$techmap$shiftx$tb_sobel.v:38$2.$23\buffer[21791:0][16502]_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00000001
.gate SB_LUT4 I0=$abc$340334$techmap$shiftx$tb_sobel.v:38$2.$14\buffer[21791:0][17692] I1=$abc$340334$n310 I2=$abc$340334$n79 I3=i[7] O=$abc$340334$n309
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111010000000000
.gate SB_LUT4 I0=i[11] I1=i[10] I2=i[9] I3=i[8] O=$abc$340334$n310
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111010000000000
.gate SB_LUT4 I0=$abc$340334$n292 I1=$abc$340334$techmap$shiftx$tb_sobel.v:38$2.$17\buffer[21791:0][17013] I2=$abc$340334$n164 I3=$false O=$abc$340334$n311
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11100000
.gate SB_LUT4 I0=i[12] I1=i[11] I2=i[10] I3=i[9] O=$abc$340334$techmap$shiftx$tb_sobel.v:38$2.$17\buffer[21791:0][17686]_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011111111110001
.gate SB_LUT4 I0=$abc$340334$n318 I1=$abc$340334$n317 I2=$abc$340334$n319 I3=i[6] O=$abc$340334$n316
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011100000000
.gate SB_LUT4 I0=$abc$340334$techmap$shiftx$tb_sobel.v:38$2.$14\buffer[21791:0][17610]_inv I1=i[9] I2=$abc$340334$n58 I3=i[8] O=$abc$340334$n317
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111111100001011
.gate SB_LUT4 I0=$abc$340334$techmap$shiftx$tb_sobel.v:38$2.$14\buffer[21791:0][17692] I1=$abc$340334$n122 I2=$abc$340334$techmap$shiftx$tb_sobel.v:38$2.$20\buffer[21791:0][17647] I3=i[7] O=$abc$340334$n318
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011100000000
.gate SB_LUT4 I0=i[8] I1=$abc$340334$n58 I2=i[7] I3=$abc$340334$n320 O=$abc$340334$n319
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000101100000000
.gate SB_LUT4 I0=i[9] I1=i[11] I2=i[8] I3=i[10] O=$abc$340334$n320
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011110111111111
.gate SB_LUT4 I0=$abc$340334$n122 I1=$abc$340334$techmap$shiftx$tb_sobel.v:38$2.$14\buffer[21791:0][17610]_inv I2=$abc$340334$n306 I3=i[6] O=$abc$340334$n321
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000001001111
.gate SB_LUT4 I0=$abc$340334$n334 I1=$abc$340334$n323 I2=i[4] I3=i[3] O=$abc$340334$n322
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000011110001
.gate SB_LUT4 I0=$abc$340334$n324 I1=$abc$340334$n328 I2=$abc$340334$n331 I3=i[5] O=$abc$340334$n323
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111010000000000
.gate SB_LUT4 I0=i[8] I1=$abc$340334$techmap$shiftx$tb_sobel.v:38$2.$17\buffer[21791:0][16651]_inv I2=$abc$340334$n325 I3=$abc$340334$n194 O=$abc$340334$n324
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000111000000000
.gate SB_LUT4 I0=i[12] I1=$abc$340334$n61 I2=$false I3=$false O=$abc$340334$n325
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$340334$techmap$shiftx$tb_sobel.v:38$2.$17\buffer[21791:0][17032] I1=$abc$340334$techmap$shiftx$tb_sobel.v:38$2.$17\buffer[21791:0][18615]_inv I2=$false I3=$false O=$abc$340334$techmap$shiftx$tb_sobel.v:38$2.$17\buffer[21791:0][16651]_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=i[9] I1=i[11] I2=i[10] I3=$false O=$abc$340334$techmap$shiftx$tb_sobel.v:38$2.$17\buffer[21791:0][18615]_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11101011
.gate SB_LUT4 I0=$abc$340334$n263 I1=$abc$340334$n329 I2=$abc$340334$n330 I3=i[6] O=$abc$340334$n328
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000011101111
.gate SB_LUT4 I0=i[9] I1=$abc$340334$n82 I2=$false I3=$false O=$abc$340334$n329
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$340334$n295 I1=i[7] I2=$false I3=$false O=$abc$340334$n330
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0001
.gate SB_LUT4 I0=$abc$340334$n61 I1=$abc$340334$n126 I2=$abc$340334$n332 I3=i[6] O=$abc$340334$n331
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000101100000000
.gate SB_LUT4 I0=$abc$340334$techmap$shiftx$tb_sobel.v:38$2.$14\buffer[21791:0][17692] I1=$abc$340334$n98 I2=$abc$340334$n333 I3=$abc$340334$n238 O=$abc$340334$n332
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000101100000000
.gate SB_LUT4 I0=i[9] I1=i[10] I2=i[8] I3=i[11] O=$abc$340334$n333
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000100000000
.gate SB_LUT4 I0=$abc$340334$n335 I1=$abc$340334$n337 I2=$abc$340334$n341 I3=i[5] O=$abc$340334$n334
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000011110100
.gate SB_LUT4 I0=$abc$340334$n268 I1=$abc$340334$n269 I2=$abc$340334$techmap$shiftx$tb_sobel.v:38$2.$20\buffer[21791:0][16479]_inv I3=$false O=$abc$340334$n335
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01000000
.gate SB_LUT4 I0=i[8] I1=$abc$340334$n58 I2=$abc$340334$techmap$shiftx$tb_sobel.v:38$2.$14\buffer[21791:0][17692] I3=$abc$340334$n229 O=$abc$340334$techmap$shiftx$tb_sobel.v:38$2.$20\buffer[21791:0][16479]_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011000010111011
.gate SB_LUT4 I0=$abc$340334$n338 I1=$abc$340334$n339 I2=$abc$340334$n305 I3=i[6] O=$abc$340334$n337
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1110111100000000
.gate SB_LUT4 I0=$abc$340334$techmap$shiftx$tb_sobel.v:38$2.$14\buffer[21791:0][17680]_inv I1=$abc$340334$n98 I2=$false I3=$false O=$abc$340334$n338
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$340334$techmap$shiftx$tb_sobel.v:38$2.$14\buffer[21791:0][17690]_inv I1=$abc$340334$n340 I2=$false I3=$false O=$abc$340334$n339
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=i[10] I1=i[11] I2=i[9] I3=i[8] O=$abc$340334$n340
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011000000000000
.gate SB_LUT4 I0=$abc$340334$n345 I1=$abc$340334$n344 I2=$abc$340334$n342 I3=i[6] O=$abc$340334$n341
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000001101
.gate SB_LUT4 I0=$abc$340334$n173 I1=$abc$340334$techmap$shiftx$tb_sobel.v:38$2.$11\buffer[21791:0][17695] I2=i[7] I3=$abc$340334$n343 O=$abc$340334$n342
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011100000000
.gate SB_LUT4 I0=i[8] I1=i[10] I2=i[9] I3=i[11] O=$abc$340334$n343
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0101111011001111
.gate SB_LUT4 I0=$abc$340334$n261 I1=i[8] I2=$false I3=$false O=$abc$340334$n344
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$340334$n188 I1=$abc$340334$techmap$shiftx$tb_sobel.v:38$2.$11\buffer[21791:0][17695] I2=$abc$340334$n110 I3=$false O=$abc$340334$n345
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11010000
.gate SB_LUT4 I0=$abc$340334$n354 I1=$abc$340334$n353 I2=$abc$340334$n348 I3=i[5] O=$abc$340334$n347
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000001101
.gate SB_LUT4 I0=$abc$340334$n350 I1=$abc$340334$n349 I2=$abc$340334$n351 I3=i[6] O=$abc$340334$n348
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011100000000
.gate SB_LUT4 I0=$abc$340334$techmap$shiftx$tb_sobel.v:38$2.$17\buffer[21791:0][17544] I1=$abc$340334$techmap$shiftx$tb_sobel.v:38$2.$17\buffer[21791:0][16671] I2=i[7] I3=$false O=$abc$340334$n349
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00010000
.gate SB_LUT4 I0=$abc$340334$n82 I1=$abc$340334$techmap$shiftx$tb_sobel.v:38$2.$17\buffer[21791:0][20244] I2=$abc$340334$n127 I3=$false O=$abc$340334$n350
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00001101
.gate SB_LUT4 I0=$abc$340334$techmap$shiftx$tb_sobel.v:38$2.$14\buffer[21791:0][17690]_inv I1=$abc$340334$n98 I2=i[7] I3=$abc$340334$n352 O=$abc$340334$n351
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000101100000000
.gate SB_LUT4 I0=i[9] I1=i[11] I2=i[10] I3=i[8] O=$abc$340334$n352
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1110110111111011
.gate SB_LUT4 I0=$abc$340334$n310 I1=$abc$340334$techmap$shiftx$tb_sobel.v:38$2.$17\buffer[21791:0][17013] I2=$abc$340334$techmap$shiftx$tb_sobel.v:38$2.$17\buffer[21791:0][17146] I3=i[7] O=$abc$340334$n353
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000001101
.gate SB_LUT4 I0=$abc$340334$techmap$shiftx$tb_sobel.v:38$2.$17\buffer[21791:0][17683]_inv I1=i[8] I2=$abc$340334$n355 I3=i[6] O=$abc$340334$n354
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000001001111
.gate SB_LUT4 I0=$abc$340334$n306 I1=$abc$340334$n307 I2=$abc$340334$techmap$shiftx$tb_sobel.v:38$2.$14\buffer[21791:0][17610]_inv I3=$abc$340334$n98 O=$abc$340334$n355
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000111011101110
.gate SB_LUT4 I0=i[11] I1=i[10] I2=i[12] I3=$false O=$abc$340334$techmap$shiftx$tb_sobel.v:38$2.$14\buffer[21791:0][17568]_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00000001
.gate SB_LUT4 I0=$abc$340334$n98 I1=$abc$340334$techmap$shiftx$tb_sobel.v:38$2.$14\buffer[21791:0][17610]_inv I2=i[7] I3=$false O=$abc$340334$n360
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00001101
.gate SB_LUT4 I0=$abc$340334$n61 I1=$abc$340334$n97 I2=$abc$340334$n194 I3=i[6] O=$abc$340334$n361
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000011101111
.gate SB_LUT4 I0=$abc$340334$n367 I1=$abc$340334$n363 I2=$abc$340334$n364 I3=$abc$340334$n365 O=$abc$340334$n362
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011111100000000
.gate SB_LUT4 I0=$abc$340334$techmap$shiftx$tb_sobel.v:38$2.$17\buffer[21791:0][17544] I1=$abc$340334$techmap$shiftx$tb_sobel.v:38$2.$17\buffer[21791:0][16671] I2=i[8] I3=$false O=$abc$340334$n363
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11110001
.gate SB_LUT4 I0=$abc$340334$n79 I1=i[7] I2=$false I3=$false O=$abc$340334$n364
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=i[7] I1=$abc$340334$techmap$shiftx$tb_sobel.v:38$2.$20\buffer[21791:0][16510] I2=i[6] I3=$false O=$abc$340334$n365
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11100000
.gate SB_LUT4 I0=i[10] I1=i[8] I2=i[9] I3=i[11] O=$abc$340334$techmap$shiftx$tb_sobel.v:38$2.$20\buffer[21791:0][16510]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000110011100000
.gate SB_LUT4 I0=i[9] I1=i[11] I2=i[10] I3=i[8] O=$abc$340334$n367
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110000000000000
.gate SB_LUT4 I0=$abc$340334$n369 I1=$abc$340334$n380 I2=i[4] I3=i[3] O=$abc$340334$n368
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111111000000000
.gate SB_LUT4 I0=$abc$340334$techmap$shiftx$tb_sobel.v:38$2.$23\buffer[21791:0][16494]_inv I1=$abc$340334$techmap$shiftx$tb_sobel.v:38$2.$23\buffer[21791:0][16430] I2=i[6] I3=i[5] O=$abc$340334$n369
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1010001100000000
.gate SB_LUT4 I0=$abc$340334$n373 I1=$abc$340334$n371 I2=$abc$340334$n374 I3=$false O=$abc$340334$techmap$shiftx$tb_sobel.v:38$2.$23\buffer[21791:0][16430]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00001101
.gate SB_LUT4 I0=$abc$340334$techmap$shiftx$tb_sobel.v:38$2.$17\buffer[21791:0][17628]_inv I1=i[8] I2=$false I3=$false O=$abc$340334$n371
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=i[12] I1=i[11] I2=i[10] I3=i[9] O=$abc$340334$techmap$shiftx$tb_sobel.v:38$2.$17\buffer[21791:0][17628]_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100001111111101
.gate SB_LUT4 I0=$abc$340334$n145 I1=$abc$340334$techmap$shiftx$tb_sobel.v:38$2.$17\buffer[21791:0][17576] I2=i[8] I3=i[7] O=$abc$340334$n373
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111000100000000
.gate SB_LUT4 I0=$abc$340334$techmap$shiftx$tb_sobel.v:38$2.$14\buffer[21791:0][17692] I1=$abc$340334$n98 I2=$abc$340334$n375 I3=i[7] O=$abc$340334$n374
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000001011
.gate SB_LUT4 I0=i[9] I1=i[11] I2=i[10] I3=i[8] O=$abc$340334$n375
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100000000000000
.gate SB_LUT4 I0=$abc$340334$n329 I1=$abc$340334$n377 I2=$abc$340334$n288 I3=$abc$340334$n379 O=$abc$340334$techmap$shiftx$tb_sobel.v:38$2.$23\buffer[21791:0][16494]_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000011110100
.gate SB_LUT4 I0=$abc$340334$techmap$shiftx$tb_sobel.v:38$2.$14\buffer[21791:0][17690]_inv I1=$abc$340334$n98 I2=i[7] I3=$abc$340334$n378 O=$abc$340334$n377
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000101100000000
.gate SB_LUT4 I0=i[10] I1=i[9] I2=i[8] I3=i[11] O=$abc$340334$n378
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111111010111111
.gate SB_LUT4 I0=$abc$340334$techmap$shiftx$tb_sobel.v:38$2.$17\buffer[21791:0][18615]_inv I1=$abc$340334$n91 I2=$abc$340334$n260 I3=$false O=$abc$340334$n379
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11010000
.gate SB_LUT4 I0=$abc$340334$n386 I1=$abc$340334$n381 I2=$abc$340334$n383 I3=$abc$340334$n387 O=$abc$340334$n380
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111010000000000
.gate SB_LUT4 I0=$abc$340334$techmap$shiftx$tb_sobel.v:38$2.$17\buffer[21791:0][16654]_inv I1=$abc$340334$n159 I2=$abc$340334$n382 I3=i[6] O=$abc$340334$n381
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000001011
.gate SB_LUT4 I0=$abc$340334$techmap$shiftx$tb_sobel.v:38$2.$17\buffer[21791:0][20244] I1=$abc$340334$techmap$shiftx$tb_sobel.v:38$2.$17\buffer[21791:0][17624] I2=$abc$340334$n260 I3=$false O=$abc$340334$n382
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11100000
.gate SB_LUT4 I0=$abc$340334$n384 I1=$abc$340334$n269 I2=$abc$340334$n385 I3=$false O=$abc$340334$n383
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11100000
.gate SB_LUT4 I0=i[9] I1=$abc$340334$techmap$shiftx$tb_sobel.v:38$2.$14\buffer[21791:0][17617]_inv I2=i[8] I3=$abc$340334$n306 O=$abc$340334$n384
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0111110100000000
.gate SB_LUT4 I0=$abc$340334$n91 I1=$abc$340334$techmap$shiftx$tb_sobel.v:38$2.$17\buffer[21791:0][18615]_inv I2=$abc$340334$n164 I3=i[6] O=$abc$340334$n385
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100111100000000
.gate SB_LUT4 I0=$abc$340334$techmap$shiftx$tb_sobel.v:38$2.$17\buffer[21791:0][16795] I1=$abc$340334$techmap$shiftx$tb_sobel.v:38$2.$17\buffer[21791:0][17544] I2=i[7] I3=i[8] O=$abc$340334$n386
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000001110
.gate SB_LUT4 I0=i[7] I1=$abc$340334$n138 I2=i[5] I3=$false O=$abc$340334$n387
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00000111
.gate SB_LUT4 I0=$abc$340334$techmap$shiftx$tb_sobel.v:38$2.$35\buffer[21791:0][16391]_inv I1=$abc$340334$techmap$shiftx$tb_sobel.v:38$2.$35\buffer[21791:0][16390] I2=i[0] I3=$false O=$0\b6[0:0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01011100
.gate SB_LUT4 I0=$abc$340334$techmap$shiftx$tb_sobel.v:38$2.$23\buffer[21791:0][16415]_inv I1=i[6] I2=$abc$340334$n392 I3=i[5] O=$abc$340334$n391
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000011110001
.gate SB_LUT4 I0=i[7] I1=$abc$340334$techmap$shiftx$tb_sobel.v:38$2.$20\buffer[21791:0][16479]_inv I2=$abc$340334$n393 I3=i[6] O=$abc$340334$n392
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000101100000000
.gate SB_LUT4 I0=$abc$340334$techmap$shiftx$tb_sobel.v:38$2.$14\buffer[21791:0][17692] I1=$abc$340334$n98 I2=$abc$340334$n333 I3=$abc$340334$n394 O=$abc$340334$n393
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011100000000
.gate SB_LUT4 I0=i[8] I1=i[9] I2=i[11] I3=i[7] O=$abc$340334$n394
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0111111100000000
.gate SB_LUT4 I0=$abc$340334$n371 I1=$abc$340334$n187 I2=i[7] I3=$abc$340334$n396 O=$abc$340334$techmap$shiftx$tb_sobel.v:38$2.$23\buffer[21791:0][16415]_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000011111
.gate SB_LUT4 I0=i[7] I1=i[8] I2=i[12] I3=$abc$340334$techmap$shiftx$tb_sobel.v:38$2.$17\buffer[21791:0][18627] O=$abc$340334$n396
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001010000000000
.gate SB_LUT4 I0=i[9] I1=i[11] I2=i[10] I3=$false O=$abc$340334$techmap$shiftx$tb_sobel.v:38$2.$17\buffer[21791:0][18627]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00010000
.gate SB_LUT4 I0=$abc$340334$techmap$shiftx$tb_sobel.v:38$2.$20\buffer[21791:0][16455]_inv I1=$abc$340334$n339 I2=$abc$340334$n401 I3=i[7] O=$abc$340334$n399
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000001100001010
.gate SB_LUT4 I0=$abc$340334$n122 I1=$abc$340334$techmap$shiftx$tb_sobel.v:38$2.$14\buffer[21791:0][17610]_inv I2=$abc$340334$n127 I3=$abc$340334$techmap$shiftx$tb_sobel.v:38$2.$20\buffer[21791:0][17647] O=$abc$340334$techmap$shiftx$tb_sobel.v:38$2.$20\buffer[21791:0][16455]_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000111
.gate SB_LUT4 I0=$abc$340334$techmap$shiftx$tb_sobel.v:38$2.$17\buffer[21791:0][17683]_inv I1=$abc$340334$n402 I2=$abc$340334$n169 I3=i[6] O=$abc$340334$n401
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111111100010000
.gate SB_LUT4 I0=i[9] I1=i[10] I2=$false I3=$false O=$abc$340334$n402
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$340334$n179 I1=$abc$340334$n404 I2=$abc$340334$n405 I3=i[7] O=$abc$340334$n403
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111111000000000
.gate SB_LUT4 I0=$abc$340334$techmap$shiftx$tb_sobel.v:38$2.$14\buffer[21791:0][19658]_inv I1=$abc$340334$n229 I2=$false I3=$false O=$abc$340334$n404
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=i[9] I1=i[12] I2=i[8] I3=$abc$340334$techmap$shiftx$tb_sobel.v:38$2.$14\buffer[21791:0][19717]_inv O=$abc$340334$n405
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=i[11] I1=i[10] I2=$false I3=$false O=$abc$340334$techmap$shiftx$tb_sobel.v:38$2.$14\buffer[21791:0][19717]_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0001
.gate SB_LUT4 I0=i[12] I1=i[9] I2=i[10] I3=i[11] O=$abc$340334$techmap$shiftx$tb_sobel.v:38$2.$17\buffer[21791:0][17201]_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100001100001101
.gate SB_LUT4 I0=$abc$340334$n419 I1=$abc$340334$n411 I2=i[4] I3=i[3] O=$abc$340334$n410
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111000100000000
.gate SB_LUT4 I0=$abc$340334$n418 I1=$abc$340334$n412 I2=i[6] I3=$abc$340334$n415 O=$abc$340334$n411
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111000100000000
.gate SB_LUT4 I0=$abc$340334$n73 I1=$abc$340334$n413 I2=$abc$340334$n414 I3=$abc$340334$n298 O=$abc$340334$n412
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000011101111
.gate SB_LUT4 I0=$abc$340334$techmap$shiftx$tb_sobel.v:38$2.$17\buffer[21791:0][17624] I1=i[8] I2=$false I3=$false O=$abc$340334$n413
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=i[8] I1=$abc$340334$techmap$shiftx$tb_sobel.v:38$2.$17\buffer[21791:0][16795] I2=$false I3=$false O=$abc$340334$n414
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0111
.gate SB_LUT4 I0=$abc$340334$n417 I1=$abc$340334$n416 I2=i[6] I3=i[5] O=$abc$340334$n415
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000011101111
.gate SB_LUT4 I0=$abc$340334$n100 I1=$abc$340334$n91 I2=$abc$340334$n367 I3=i[7] O=$abc$340334$n416
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000111
.gate SB_LUT4 I0=i[8] I1=$abc$340334$techmap$shiftx$tb_sobel.v:38$2.$17\buffer[21791:0][17576] I2=$abc$340334$n394 I3=$false O=$abc$340334$n417
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10110000
.gate SB_LUT4 I0=$abc$340334$techmap$shiftx$tb_sobel.v:38$2.$14\buffer[21791:0][17692] I1=$abc$340334$techmap$shiftx$tb_sobel.v:38$2.$17\buffer[21791:0][17788]_inv I2=$abc$340334$n164 I3=$false O=$abc$340334$n418
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01000000
.gate SB_LUT4 I0=$abc$340334$n422 I1=$abc$340334$n420 I2=$abc$340334$n425 I3=i[5] O=$abc$340334$n419
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000110100000000
.gate SB_LUT4 I0=$abc$340334$n277 I1=$abc$340334$n421 I2=$false I3=$false O=$abc$340334$n420
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$340334$techmap$shiftx$tb_sobel.v:38$2.$17\buffer[21791:0][17544] I1=$abc$340334$techmap$shiftx$tb_sobel.v:38$2.$17\buffer[21791:0][16671] I2=i[8] I3=$abc$340334$n32 O=$abc$340334$n421
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000011110001
.gate SB_LUT4 I0=$abc$340334$n135 I1=$abc$340334$n179 I2=$abc$340334$n423 I3=i[6] O=$abc$340334$n422
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000011101111
.gate SB_LUT4 I0=$abc$340334$n424 I1=i[7] I2=$false I3=$false O=$abc$340334$n423
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0001
.gate SB_LUT4 I0=i[11] I1=i[10] I2=i[8] I3=i[9] O=$abc$340334$n424
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000100000000
.gate SB_LUT4 I0=i[7] I1=$abc$340334$n228 I2=$abc$340334$n224 I3=$abc$340334$n426 O=$abc$340334$n425
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111111000000000
.gate SB_LUT4 I0=i[7] I1=$abc$340334$techmap$shiftx$tb_sobel.v:38$2.$20\buffer[21791:0][19356] I2=i[6] I3=$false O=$abc$340334$n426
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11010000
.gate SB_LUT4 I0=$abc$340334$n431 I1=$abc$340334$n428 I2=$abc$340334$n436 I3=i[4] O=$abc$340334$n427
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000001101
.gate SB_LUT4 I0=$abc$340334$n127 I1=$abc$340334$n430 I2=$abc$340334$n429 I3=i[5] O=$abc$340334$n428
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000011110100
.gate SB_LUT4 I0=$abc$340334$n295 I1=$abc$340334$n363 I2=$abc$340334$n394 I3=$false O=$abc$340334$n429
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01000000
.gate SB_LUT4 I0=$abc$340334$n122 I1=$abc$340334$techmap$shiftx$tb_sobel.v:38$2.$14\buffer[21791:0][17610]_inv I2=$abc$340334$techmap$shiftx$tb_sobel.v:38$2.$20\buffer[21791:0][17647] I3=i[7] O=$abc$340334$n430
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000111
.gate SB_LUT4 I0=$abc$340334$n435 I1=i[5] I2=$abc$340334$n432 I3=i[6] O=$abc$340334$n431
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011111100000000
.gate SB_LUT4 I0=$abc$340334$n433 I1=$abc$340334$n434 I2=$abc$340334$n333 I3=i[7] O=$abc$340334$n432
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100010000001111
.gate SB_LUT4 I0=$abc$340334$techmap$shiftx$tb_sobel.v:38$2.$11\buffer[21791:0][17693]_inv I1=$abc$340334$n229 I2=$false I3=$false O=$abc$340334$n433
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=i[12] I1=$abc$340334$n61 I2=$abc$340334$techmap$shiftx$tb_sobel.v:38$2.$20\buffer[21791:0][19356] I3=$false O=$abc$340334$n434
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00001011
.gate SB_LUT4 I0=$abc$340334$techmap$shiftx$tb_sobel.v:38$2.$17\buffer[21791:0][16942] I1=$abc$340334$techmap$shiftx$tb_sobel.v:38$2.$17\buffer[21791:0][17032] I2=i[7] I3=i[8] O=$abc$340334$n435
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000101000001100
.gate SB_LUT4 I0=i[5] I1=$abc$340334$techmap$shiftx$tb_sobel.v:38$2.$23\buffer[21791:0][16391] I2=$abc$340334$n437 I3=$abc$340334$n441 O=$abc$340334$n436
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000111000000000
.gate SB_LUT4 I0=$abc$340334$n325 I1=$abc$340334$n194 I2=$abc$340334$n421 I3=i[5] O=$abc$340334$n437
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100000000000000
.gate SB_LUT4 I0=$abc$340334$n439 I1=$abc$340334$n440 I2=$abc$340334$n226 I3=$abc$340334$n330 O=$abc$340334$techmap$shiftx$tb_sobel.v:38$2.$23\buffer[21791:0][16391]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=i[12] I1=$abc$340334$n61 I2=i[7] I3=$false O=$abc$340334$n439
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10110000
.gate SB_LUT4 I0=$abc$340334$n145 I1=$abc$340334$techmap$shiftx$tb_sobel.v:38$2.$17\buffer[21791:0][17032] I2=i[8] I3=$abc$340334$n375 O=$abc$340334$n440
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000011110001
.gate SB_LUT4 I0=$abc$340334$n228 I1=i[5] I2=$abc$340334$n442 I3=i[6] O=$abc$340334$n441
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000010111111
.gate SB_LUT4 I0=i[12] I1=$abc$340334$n138 I2=i[7] I3=$abc$340334$n375 O=$abc$340334$n442
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000111
.gate SB_LUT4 I0=$abc$340334$n446 I1=$abc$340334$n447 I2=$abc$340334$n448 I3=$false O=$abc$340334$n445
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00010000
.gate SB_LUT4 I0=$abc$340334$n98 I1=$abc$340334$techmap$shiftx$tb_sobel.v:38$2.$14\buffer[21791:0][17617]_inv I2=$abc$340334$n135 I3=i[7] O=$abc$340334$n446
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000011111000
.gate SB_LUT4 I0=$abc$340334$techmap$shiftx$tb_sobel.v:38$2.$17\buffer[21791:0][17415]_inv I1=$abc$340334$n169 I2=$false I3=$false O=$abc$340334$n447
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$340334$techmap$shiftx$tb_sobel.v:38$2.$17\buffer[21791:0][17340]_inv I1=$abc$340334$n260 I2=i[5] I3=$false O=$abc$340334$n448
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10110000
.gate SB_LUT4 I0=i[12] I1=i[11] I2=i[10] I3=i[9] O=$abc$340334$techmap$shiftx$tb_sobel.v:38$2.$17\buffer[21791:0][17340]_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011111111111101
.gate SB_LUT4 I0=$abc$340334$n451 I1=$abc$340334$n220 I2=$abc$340334$n396 I3=$abc$340334$n452 O=$abc$340334$n450
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000111000000000
.gate SB_LUT4 I0=$abc$340334$n122 I1=$abc$340334$techmap$shiftx$tb_sobel.v:38$2.$14\buffer[21791:0][17617]_inv I2=$abc$340334$n295 I3=i[7] O=$abc$340334$n451
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000111
.gate SB_LUT4 I0=$abc$340334$techmap$shiftx$tb_sobel.v:38$2.$17\buffer[21791:0][17053]_inv I1=$abc$340334$n260 I2=i[5] I3=$false O=$abc$340334$n452
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00001011
.gate SB_LUT4 I0=i[12] I1=i[11] I2=i[10] I3=i[9] O=$abc$340334$techmap$shiftx$tb_sobel.v:38$2.$17\buffer[21791:0][17053]_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100001011111101
.gate SB_LUT4 I0=$abc$340334$n339 I1=$abc$340334$n273 I2=i[7] I3=$abc$340334$n435 O=$abc$340334$techmap$shiftx$tb_sobel.v:38$2.$23\buffer[21791:0][16471]_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000011111
.gate SB_LUT4 I0=$abc$340334$n98 I1=$abc$340334$techmap$shiftx$tb_sobel.v:38$2.$14\buffer[21791:0][17692] I2=$abc$340334$n458 I3=i[7] O=$abc$340334$n457
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111100000000000
.gate SB_LUT4 I0=i[11] I1=i[10] I2=i[8] I3=$false O=$abc$340334$n458
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01100000
.gate SB_LUT4 I0=$abc$340334$n460 I1=$abc$340334$n508 I2=$abc$340334$techmap$shiftx$tb_sobel.v:38$2.$35\buffer[21791:0][16391]_inv I3=i[0] O=$0\b7[0:0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1110111000001111
.gate SB_LUT4 I0=i[4] I1=$abc$340334$techmap$shiftx$tb_sobel.v:38$2.$29\buffer[21791:0][16400] I2=$abc$340334$n486 I3=i[3] O=$abc$340334$n460
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000111000000000
.gate SB_LUT4 I0=$abc$340334$techmap$shiftx$tb_sobel.v:38$2.$17\buffer[21791:0][16671] I1=$abc$340334$techmap$shiftx$tb_sobel.v:38$2.$17\buffer[21791:0][17576] I2=i[8] I3=$false O=$abc$340334$n464
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11110001
.gate SB_LUT4 I0=i[8] I1=i[9] I2=$abc$340334$techmap$shiftx$tb_sobel.v:38$2.$14\buffer[21791:0][17610]_inv I3=i[6] O=$abc$340334$n465
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000011010111
.gate SB_LUT4 I0=$abc$340334$techmap$shiftx$tb_sobel.v:38$2.$14\buffer[21791:0][17692] I1=$abc$340334$n122 I2=$abc$340334$n135 I3=i[6] O=$abc$340334$n466
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011100000000
.gate SB_LUT4 I0=i[8] I1=i[11] I2=i[10] I3=i[9] O=$abc$340334$n468
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001010000000000
.gate SB_LUT4 I0=i[10] I1=i[9] I2=i[8] I3=$false O=$abc$340334$n471
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00000111
.gate SB_LUT4 I0=$abc$340334$techmap$shiftx$tb_sobel.v:38$2.$17\buffer[21791:0][17573] I1=$abc$340334$techmap$shiftx$tb_sobel.v:38$2.$17\buffer[21791:0][17183] I2=i[8] I3=$abc$340334$techmap$shiftx$tb_sobel.v:38$2.$14\buffer[21791:0][17693]_inv O=$abc$340334$techmap$shiftx$tb_sobel.v:38$2.$20\buffer[21791:0][16432]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111110010101110
.gate SB_LUT4 I0=i[12] I1=i[11] I2=i[10] I3=$false O=$abc$340334$techmap$shiftx$tb_sobel.v:38$2.$14\buffer[21791:0][17693]_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11000010
.gate SB_LUT4 I0=$abc$340334$n478 I1=$abc$340334$n479 I2=$abc$340334$n211 I3=$abc$340334$n476 O=$abc$340334$n475
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1110111100000000
.gate SB_LUT4 I0=$abc$340334$n413 I1=$abc$340334$n477 I2=$abc$340334$n264 I3=i[6] O=$abc$340334$n476
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000010111111
.gate SB_LUT4 I0=i[8] I1=$abc$340334$n136 I2=i[7] I3=$false O=$abc$340334$n477
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01110000
.gate SB_LUT4 I0=$abc$340334$techmap$shiftx$tb_sobel.v:38$2.$11\buffer[21791:0][17693]_inv I1=$abc$340334$n188 I2=$false I3=$false O=$abc$340334$n478
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$340334$techmap$shiftx$tb_sobel.v:38$2.$17\buffer[21791:0][16463] I1=$abc$340334$n58 I2=i[8] I3=$false O=$abc$340334$n479
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11100000
.gate SB_LUT4 I0=$abc$340334$n484 I1=$abc$340334$n485 I2=i[7] I3=$abc$340334$n481 O=$abc$340334$n480
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1110111100000000
.gate SB_LUT4 I0=$abc$340334$n482 I1=$abc$340334$n192 I2=$abc$340334$n483 I3=i[6] O=$abc$340334$n481
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1110111100000000
.gate SB_LUT4 I0=$abc$340334$techmap$shiftx$tb_sobel.v:38$2.$11\buffer[21791:0][17693]_inv I1=$abc$340334$n188 I2=$false I3=$false O=$abc$340334$n482
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=i[11] I1=i[8] I2=i[9] I3=i[7] O=$abc$340334$n483
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000011101111
.gate SB_LUT4 I0=$abc$340334$techmap$shiftx$tb_sobel.v:38$2.$11\buffer[21791:0][17695] I1=i[9] I2=i[10] I3=i[8] O=$abc$340334$n484
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100000100000000
.gate SB_LUT4 I0=$abc$340334$techmap$shiftx$tb_sobel.v:38$2.$17\buffer[21791:0][19217] I1=$abc$340334$n45 I2=$false I3=$false O=$abc$340334$n485
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=i[5] I1=$abc$340334$techmap$shiftx$tb_sobel.v:38$2.$26\buffer[21791:0][16416] I2=$abc$340334$n500 I3=i[4] O=$abc$340334$n486
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000101100000000
.gate SB_LUT4 I0=$abc$340334$n488 I1=$abc$340334$n494 I2=$abc$340334$n497 I3=$false O=$abc$340334$techmap$shiftx$tb_sobel.v:38$2.$26\buffer[21791:0][16416]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00000001
.gate SB_LUT4 I0=$abc$340334$n489 I1=$abc$340334$n490 I2=$abc$340334$n492 I3=$false O=$abc$340334$n488
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00010000
.gate SB_LUT4 I0=$abc$340334$techmap$shiftx$tb_sobel.v:38$2.$17\buffer[21791:0][16463] I1=$abc$340334$techmap$shiftx$tb_sobel.v:38$2.$17\buffer[21791:0][16803]_inv I2=i[7] I3=i[8] O=$abc$340334$n489
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000100000000
.gate SB_LUT4 I0=$abc$340334$techmap$shiftx$tb_sobel.v:38$2.$17\buffer[21791:0][17032] I1=$abc$340334$n491 I2=i[7] I3=$false O=$abc$340334$n490
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01000000
.gate SB_LUT4 I0=i[10] I1=i[9] I2=i[8] I3=i[11] O=$abc$340334$n491
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000010100001100
.gate SB_LUT4 I0=$abc$340334$techmap$shiftx$tb_sobel.v:38$2.$17\buffer[21791:0][16864]_inv I1=i[7] I2=i[8] I3=i[6] O=$abc$340334$n492
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011111000000000
.gate SB_LUT4 I0=i[12] I1=i[11] I2=i[10] I3=i[9] O=$abc$340334$techmap$shiftx$tb_sobel.v:38$2.$17\buffer[21791:0][16864]_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111111011000011
.gate SB_LUT4 I0=$abc$340334$n187 I1=$abc$340334$n495 I2=$abc$340334$n496 I3=$abc$340334$n148 O=$abc$340334$n494
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000100000000
.gate SB_LUT4 I0=$abc$340334$techmap$shiftx$tb_sobel.v:38$2.$14\buffer[21791:0][18634]_inv I1=$abc$340334$n98 I2=$false I3=$false O=$abc$340334$n495
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$340334$techmap$shiftx$tb_sobel.v:38$2.$17\buffer[21791:0][17183] I1=$abc$340334$n310 I2=$false I3=$false O=$abc$340334$n496
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$340334$n499 I1=$abc$340334$n498 I2=i[6] I3=i[7] O=$abc$340334$n497
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000111000000000
.gate SB_LUT4 I0=$abc$340334$techmap$shiftx$tb_sobel.v:38$2.$14\buffer[21791:0][18634]_inv I1=$abc$340334$techmap$shiftx$tb_sobel.v:38$2.$11\buffer[21791:0][17695] I2=i[8] I3=i[9] O=$abc$340334$n498
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000101000001100
.gate SB_LUT4 I0=$abc$340334$techmap$shiftx$tb_sobel.v:38$2.$14\buffer[21791:0][18645]_inv I1=$abc$340334$techmap$shiftx$tb_sobel.v:38$2.$17\buffer[21791:0][16795] I2=i[8] I3=$false O=$abc$340334$n499
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00010000
.gate SB_LUT4 I0=i[6] I1=$abc$340334$techmap$shiftx$tb_sobel.v:38$2.$23\buffer[21791:0][16448] I2=$abc$340334$n504 I3=i[5] O=$abc$340334$n500
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000111000000000
.gate SB_LUT4 I0=$abc$340334$n502 I1=$abc$340334$n208 I2=$abc$340334$n503 I3=$false O=$abc$340334$techmap$shiftx$tb_sobel.v:38$2.$23\buffer[21791:0][16448]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00001011
.gate SB_LUT4 I0=$abc$340334$techmap$shiftx$tb_sobel.v:38$2.$14\buffer[21791:0][18645]_inv I1=$abc$340334$techmap$shiftx$tb_sobel.v:38$2.$17\buffer[21791:0][17576] I2=$abc$340334$techmap$shiftx$tb_sobel.v:38$2.$17\buffer[21791:0][16795] I3=i[8] O=$abc$340334$n502
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111000011101110
.gate SB_LUT4 I0=$abc$340334$n55 I1=$abc$340334$techmap$shiftx$tb_sobel.v:38$2.$20\buffer[21791:0][19356] I2=$abc$340334$n85 I3=i[7] O=$abc$340334$n503
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=$abc$340334$n506 I1=$abc$340334$n507 I2=i[7] I3=$abc$340334$n505 O=$abc$340334$n504
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1110111100000000
.gate SB_LUT4 I0=$abc$340334$n103 I1=$abc$340334$techmap$shiftx$tb_sobel.v:38$2.$17\buffer[21791:0][17544] I2=i[7] I3=i[6] O=$abc$340334$n505
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111000100000000
.gate SB_LUT4 I0=$abc$340334$techmap$shiftx$tb_sobel.v:38$2.$17\buffer[21791:0][16424]_inv I1=$abc$340334$techmap$shiftx$tb_sobel.v:38$2.$14\buffer[21791:0][17617]_inv I2=i[8] I3=$false O=$abc$340334$n506
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00001110
.gate SB_LUT4 I0=i[11] I1=$abc$340334$techmap$shiftx$tb_sobel.v:38$2.$14\buffer[21791:0][17680]_inv I2=i[9] I3=i[8] O=$abc$340334$n507
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1010110000000000
.gate SB_LUT4 I0=$abc$340334$techmap$shiftx$tb_sobel.v:38$2.$29\buffer[21791:0][16408]_inv I1=i[4] I2=$abc$340334$n821 I3=i[3] O=$abc$340334$n508
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000011110100
.gate SB_LUT4 I0=$abc$340334$n518 I1=$abc$340334$n524 I2=$abc$340334$techmap$shiftx$tb_sobel.v:38$2.$26\buffer[21791:0][16408]_inv I3=i[5] O=$abc$340334$techmap$shiftx$tb_sobel.v:38$2.$29\buffer[21791:0][16408]_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1110111011110000
.gate SB_LUT4 I0=$abc$340334$n514 I1=$abc$340334$n516 I2=$abc$340334$n511 I3=$abc$340334$n512 O=$abc$340334$techmap$shiftx$tb_sobel.v:38$2.$26\buffer[21791:0][16408]_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011000010111011
.gate SB_LUT4 I0=$abc$340334$n287 I1=$abc$340334$n192 I2=$abc$340334$n228 I3=$abc$340334$n269 O=$abc$340334$n511
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000100000000
.gate SB_LUT4 I0=$abc$340334$n513 I1=$abc$340334$n279 I2=i[6] I3=$false O=$abc$340334$n512
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10110000
.gate SB_LUT4 I0=$abc$340334$techmap$shiftx$tb_sobel.v:38$2.$14\buffer[21791:0][17568]_inv I1=$abc$340334$n402 I2=i[8] I3=$false O=$abc$340334$n513
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00010000
.gate SB_LUT4 I0=$abc$340334$n122 I1=$abc$340334$techmap$shiftx$tb_sobel.v:38$2.$14\buffer[21791:0][17617]_inv I2=$abc$340334$n208 I3=$abc$340334$n515 O=$abc$340334$n514
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1101000000000000
.gate SB_LUT4 I0=i[11] I1=$abc$340334$n98 I2=$abc$340334$n64 I3=$false O=$abc$340334$n515
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00001011
.gate SB_LUT4 I0=$abc$340334$n179 I1=$abc$340334$n273 I2=$abc$340334$n517 I3=i[6] O=$abc$340334$n516
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000011101111
.gate SB_LUT4 I0=$abc$340334$n295 I1=$abc$340334$n375 I2=i[7] I3=$false O=$abc$340334$n517
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00000001
.gate SB_LUT4 I0=$abc$340334$n260 I1=$abc$340334$techmap$shiftx$tb_sobel.v:38$2.$17\buffer[21791:0][16824]_inv I2=$abc$340334$n519 I3=i[6] O=$abc$340334$n518
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000001101
.gate SB_LUT4 I0=$abc$340334$n521 I1=$abc$340334$n520 I2=$abc$340334$n464 I3=i[7] O=$abc$340334$n519
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000011101111
.gate SB_LUT4 I0=$abc$340334$n91 I1=$abc$340334$n100 I2=$false I3=$false O=$abc$340334$n520
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$340334$n122 I1=$abc$340334$techmap$shiftx$tb_sobel.v:38$2.$14\buffer[21791:0][17610]_inv I2=$abc$340334$n375 I3=$false O=$abc$340334$n521
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11111000
.gate SB_LUT4 I0=i[10] I1=$abc$340334$n523 I2=$abc$340334$techmap$shiftx$tb_sobel.v:38$2.$17\buffer[21791:0][16463] I3=$false O=$abc$340334$techmap$shiftx$tb_sobel.v:38$2.$17\buffer[21791:0][16824]_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00001011
.gate SB_LUT4 I0=i[9] I1=i[11] I2=$false I3=$false O=$abc$340334$n523
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0001
.gate SB_LUT4 I0=$abc$340334$n433 I1=$abc$340334$n279 I2=$abc$340334$n526 I3=$abc$340334$n525 O=$abc$340334$n524
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111010000000000
.gate SB_LUT4 I0=$abc$340334$techmap$shiftx$tb_sobel.v:38$2.$14\buffer[21791:0][17568]_inv I1=$abc$340334$techmap$shiftx$tb_sobel.v:38$2.$17\buffer[21791:0][19672] I2=$abc$340334$n260 I3=$abc$340334$n505 O=$abc$340334$n525
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001111100000000
.gate SB_LUT4 I0=$abc$340334$n122 I1=$abc$340334$techmap$shiftx$tb_sobel.v:38$2.$14\buffer[21791:0][17617]_inv I2=i[7] I3=$false O=$abc$340334$n526
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00000111
.gate SB_LUT4 I0=$abc$340334$techmap$shiftx$tb_sobel.v:38$2.$14\buffer[21791:0][17610]_inv I1=$abc$340334$techmap$shiftx$tb_sobel.v:38$2.$14\buffer[21791:0][17617]_inv I2=i[9] I3=i[8] O=$abc$340334$n530
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011101000000000
.gate SB_LUT4 I0=i[8] I1=i[10] I2=i[9] I3=i[11] O=$abc$340334$techmap$shiftx$tb_sobel.v:38$2.$20\buffer[21791:0][16616]_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011110111001111
.gate SB_LUT4 I0=$abc$340334$n535 I1=$abc$340334$n620 I2=$abc$340334$n534 I3=$abc$340334$n538 O=$abc$340334$techmap$shiftx$tb_sobel.v:38$2.$23\buffer[21791:0][16456]_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111111100001011
.gate SB_LUT4 I0=i[9] I1=i[10] I2=i[11] I3=$abc$340334$n164 O=$abc$340334$n534
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1001000000000000
.gate SB_LUT4 I0=$abc$340334$techmap$shiftx$tb_sobel.v:38$2.$17\buffer[21791:0][20244] I1=$abc$340334$techmap$shiftx$tb_sobel.v:38$2.$17\buffer[21791:0][17544] I2=i[8] I3=i[7] O=$abc$340334$n535
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000011111
.gate SB_LUT4 I0=i[9] I1=i[11] I2=i[8] I3=$false O=$abc$340334$n537
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01000000
.gate SB_LUT4 I0=$abc$340334$n169 I1=$abc$340334$techmap$shiftx$tb_sobel.v:38$2.$17\buffer[21791:0][16584]_inv I2=$false I3=$false O=$abc$340334$n538
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$340334$n45 I1=$abc$340334$n131 I2=$abc$340334$n135 I3=i[7] O=$abc$340334$n541
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=$abc$340334$n131 I1=$abc$340334$n208 I2=$abc$340334$n543 I3=$false O=$abc$340334$n542
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00001011
.gate SB_LUT4 I0=$abc$340334$n310 I1=$abc$340334$n136 I2=$abc$340334$n127 I3=i[7] O=$abc$340334$n543
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000001101
.gate SB_LUT4 I0=$abc$340334$n630 I1=$abc$340334$n638 I2=$abc$340334$techmap$shiftx$tb_sobel.v:38$2.$35\buffer[21791:0][16385] I3=i[0] O=$0\b0[0:0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111000011101110
.gate SB_LUT4 I0=$abc$340334$n591 I1=$abc$340334$n609 I2=$abc$340334$n547 I3=$abc$340334$n825 O=$abc$340334$techmap$shiftx$tb_sobel.v:38$2.$35\buffer[21791:0][16385]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011000010111011
.gate SB_LUT4 I0=i[5] I1=$abc$340334$techmap$shiftx$tb_sobel.v:38$2.$26\buffer[21791:0][16409] I2=$abc$340334$n558 I3=i[3] O=$abc$340334$n547
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000111000000000
.gate SB_LUT4 I0=$abc$340334$n553 I1=$abc$340334$n555 I2=i[7] I3=$abc$340334$n549 O=$abc$340334$techmap$shiftx$tb_sobel.v:38$2.$26\buffer[21791:0][16409]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000011110001
.gate SB_LUT4 I0=$abc$340334$n551 I1=$abc$340334$n550 I2=$abc$340334$n135 I3=$abc$340334$n552 O=$abc$340334$n549
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000111000000000
.gate SB_LUT4 I0=$abc$340334$techmap$shiftx$tb_sobel.v:38$2.$14\buffer[21791:0][19658]_inv I1=$abc$340334$n98 I2=$abc$340334$n64 I3=i[6] O=$abc$340334$n550
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000101100000000
.gate SB_LUT4 I0=i[8] I1=$abc$340334$techmap$shiftx$tb_sobel.v:38$2.$17\buffer[21791:0][17576] I2=i[6] I3=$abc$340334$n424 O=$abc$340334$n551
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000001011
.gate SB_LUT4 I0=$abc$340334$n122 I1=$abc$340334$techmap$shiftx$tb_sobel.v:38$2.$14\buffer[21791:0][17610]_inv I2=i[7] I3=$false O=$abc$340334$n552
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11010000
.gate SB_LUT4 I0=$abc$340334$n82 I1=$abc$340334$techmap$shiftx$tb_sobel.v:38$2.$17\buffer[21791:0][20244] I2=$abc$340334$n287 I3=$abc$340334$n554 O=$abc$340334$n553
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000110100000000
.gate SB_LUT4 I0=i[10] I1=$abc$340334$n98 I2=i[6] I3=$false O=$abc$340334$n554
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01110000
.gate SB_LUT4 I0=$abc$340334$n28 I1=$abc$340334$n556 I2=$abc$340334$n263 I3=$abc$340334$n557 O=$abc$340334$n555
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000100000000
.gate SB_LUT4 I0=$abc$340334$n107 I1=i[8] I2=$false I3=$false O=$abc$340334$n556
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$340334$n79 I1=i[6] I2=$false I3=$false O=$abc$340334$n557
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0001
.gate SB_LUT4 I0=$abc$340334$n563 I1=$abc$340334$n559 I2=$abc$340334$n565 I3=i[5] O=$abc$340334$n558
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000110100000000
.gate SB_LUT4 I0=$abc$340334$n224 I1=$abc$340334$n561 I2=$abc$340334$n562 I3=$abc$340334$n560 O=$abc$340334$n559
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000100000000
.gate SB_LUT4 I0=$abc$340334$n117 I1=i[7] I2=$false I3=$false O=$abc$340334$n560
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0001
.gate SB_LUT4 I0=i[8] I1=$abc$340334$techmap$shiftx$tb_sobel.v:38$2.$17\buffer[21791:0][17013] I2=$false I3=$false O=$abc$340334$n561
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$340334$n107 I1=i[8] I2=$false I3=$false O=$abc$340334$n562
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0001
.gate SB_LUT4 I0=$abc$340334$n564 I1=$abc$340334$n405 I2=$abc$340334$n477 I3=i[6] O=$abc$340334$n563
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1110111100000000
.gate SB_LUT4 I0=$abc$340334$n282 I1=$abc$340334$techmap$shiftx$tb_sobel.v:38$2.$17\buffer[21791:0][17788]_inv I2=$false I3=$false O=$abc$340334$n564
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=i[8] I1=$abc$340334$techmap$shiftx$tb_sobel.v:38$2.$17\buffer[21791:0][16942] I2=$abc$340334$n566 I3=$abc$340334$n568 O=$abc$340334$n565
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000001001111
.gate SB_LUT4 I0=$abc$340334$n98 I1=$abc$340334$techmap$shiftx$tb_sobel.v:38$2.$14\buffer[21791:0][17610]_inv I2=$abc$340334$n567 I3=$false O=$abc$340334$n566
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11010000
.gate SB_LUT4 I0=i[10] I1=i[7] I2=i[11] I3=i[8] O=$abc$340334$n567
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1010110011001100
.gate SB_LUT4 I0=i[7] I1=$abc$340334$techmap$shiftx$tb_sobel.v:38$2.$20\buffer[21791:0][16441] I2=i[6] I3=$false O=$abc$340334$n568
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11110001
.gate SB_LUT4 I0=i[9] I1=i[11] I2=i[10] I3=i[8] O=$abc$340334$techmap$shiftx$tb_sobel.v:38$2.$20\buffer[21791:0][16441]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011001000001110
.gate SB_LUT4 I0=$abc$340334$n317 I1=$abc$340334$n573 I2=$false I3=$false O=$abc$340334$n572
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=i[8] I1=$abc$340334$techmap$shiftx$tb_sobel.v:38$2.$14\buffer[21791:0][19717]_inv I2=i[9] I3=i[7] O=$abc$340334$n573
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000001111101
.gate SB_LUT4 I0=i[8] I1=$abc$340334$techmap$shiftx$tb_sobel.v:38$2.$14\buffer[21791:0][17617]_inv I2=$abc$340334$n537 I3=$false O=$abc$340334$n575
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00000111
.gate SB_LUT4 I0=i[10] I1=i[9] I2=i[11] I3=i[12] O=$abc$340334$techmap$shiftx$tb_sobel.v:38$2.$17\buffer[21791:0][16657]_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111010111110011
.gate SB_LUT4 I0=$abc$340334$n81 I1=$abc$340334$n464 I2=$abc$340334$n580 I3=i[6] O=$abc$340334$n579
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0111111100000000
.gate SB_LUT4 I0=$abc$340334$n581 I1=$abc$340334$n238 I2=$false I3=$false O=$abc$340334$n580
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=i[8] I1=i[11] I2=i[9] I3=$false O=$abc$340334$n581
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01000000
.gate SB_LUT4 I0=$abc$340334$n222 I1=$abc$340334$n136 I2=$abc$340334$n197 I3=i[7] O=$abc$340334$n586
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000110100000000
.gate SB_LUT4 I0=$abc$340334$n590 I1=$abc$340334$n589 I2=$abc$340334$n194 I3=$abc$340334$n588 O=$abc$340334$techmap$shiftx$tb_sobel.v:38$2.$23\buffer[21791:0][16433]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000101110111011
.gate SB_LUT4 I0=$abc$340334$techmap$shiftx$tb_sobel.v:38$2.$17\buffer[21791:0][16795] I1=$abc$340334$techmap$shiftx$tb_sobel.v:38$2.$17\buffer[21791:0][17146] I2=$abc$340334$n103 I3=i[8] O=$abc$340334$n588
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000001100000101
.gate SB_LUT4 I0=$abc$340334$techmap$shiftx$tb_sobel.v:38$2.$17\buffer[21791:0][16795] I1=$abc$340334$n523 I2=i[8] I3=i[7] O=$abc$340334$n589
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000011101111
.gate SB_LUT4 I0=$abc$340334$techmap$shiftx$tb_sobel.v:38$2.$14\buffer[21791:0][17610]_inv I1=$abc$340334$techmap$shiftx$tb_sobel.v:38$2.$14\buffer[21791:0][17617]_inv I2=i[8] I3=i[9] O=$abc$340334$n590
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000001100001010
.gate SB_LUT4 I0=$abc$340334$techmap$shiftx$tb_sobel.v:38$2.$26\buffer[21791:0][16417]_inv I1=$abc$340334$techmap$shiftx$tb_sobel.v:38$2.$26\buffer[21791:0][16385]_inv I2=i[3] I3=i[5] O=$abc$340334$n591
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000010100000011
.gate SB_LUT4 I0=$abc$340334$n596 I1=$abc$340334$n598 I2=$abc$340334$n593 I3=$abc$340334$n595 O=$abc$340334$techmap$shiftx$tb_sobel.v:38$2.$26\buffer[21791:0][16385]_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011101110110000
.gate SB_LUT4 I0=i[7] I1=$abc$340334$n594 I2=$abc$340334$techmap$shiftx$tb_sobel.v:38$2.$20\buffer[21791:0][16479]_inv I3=$false O=$abc$340334$n593
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01000000
.gate SB_LUT4 I0=i[8] I1=$abc$340334$techmap$shiftx$tb_sobel.v:38$2.$17\buffer[21791:0][16463] I2=$abc$340334$n135 I3=$false O=$abc$340334$n594
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00000111
.gate SB_LUT4 I0=$abc$340334$n367 I1=i[7] I2=$abc$340334$n84 I3=i[6] O=$abc$340334$n595
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111111101000000
.gate SB_LUT4 I0=$abc$340334$n597 I1=$abc$340334$n562 I2=$abc$340334$n168 I3=$abc$340334$n560 O=$abc$340334$n596
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000100000000
.gate SB_LUT4 I0=$abc$340334$techmap$shiftx$tb_sobel.v:38$2.$14\buffer[21791:0][17692] I1=$abc$340334$n98 I2=$false I3=$false O=$abc$340334$n597
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$340334$n599 I1=$abc$340334$n99 I2=$abc$340334$n288 I3=i[6] O=$abc$340334$n598
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1110111100000000
.gate SB_LUT4 I0=$abc$340334$n91 I1=$abc$340334$n310 I2=$false I3=$false O=$abc$340334$n599
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$340334$n603 I1=$abc$340334$n601 I2=$abc$340334$techmap$shiftx$tb_sobel.v:38$2.$23\buffer[21791:0][16417]_inv I3=i[6] O=$abc$340334$techmap$shiftx$tb_sobel.v:38$2.$26\buffer[21791:0][16417]_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1110111011110000
.gate SB_LUT4 I0=$abc$340334$n338 I1=$abc$340334$n562 I2=$abc$340334$n602 I3=i[7] O=$abc$340334$n601
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=$abc$340334$techmap$shiftx$tb_sobel.v:38$2.$17\buffer[21791:0][17788]_inv I1=i[10] I2=i[8] I3=$false O=$abc$340334$n602
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00010000
.gate SB_LUT4 I0=$abc$340334$n599 I1=$abc$340334$n64 I2=$abc$340334$n32 I3=i[7] O=$abc$340334$n603
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000100000000
.gate SB_LUT4 I0=$abc$340334$n260 I1=$abc$340334$techmap$shiftx$tb_sobel.v:38$2.$17\buffer[21791:0][16801] I2=$abc$340334$n606 I3=$abc$340334$n607 O=$abc$340334$techmap$shiftx$tb_sobel.v:38$2.$23\buffer[21791:0][16417]_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011100000000
.gate SB_LUT4 I0=i[10] I1=$abc$340334$techmap$shiftx$tb_sobel.v:38$2.$17\buffer[21791:0][17788]_inv I2=$abc$340334$techmap$shiftx$tb_sobel.v:38$2.$14\buffer[21791:0][17568]_inv I3=$false O=$abc$340334$techmap$shiftx$tb_sobel.v:38$2.$17\buffer[21791:0][16801]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00001101
.gate SB_LUT4 I0=i[10] I1=i[9] I2=i[11] I3=$abc$340334$n169 O=$abc$340334$n606
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001110000000000
.gate SB_LUT4 I0=$abc$340334$techmap$shiftx$tb_sobel.v:38$2.$14\buffer[21791:0][18645]_inv I1=i[9] I2=$abc$340334$n164 I3=$abc$340334$n608 O=$abc$340334$n607
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000011111
.gate SB_LUT4 I0=i[7] I1=i[11] I2=i[10] I3=i[8] O=$abc$340334$n608
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100000000000000
.gate SB_LUT4 I0=$abc$340334$n621 I1=$abc$340334$n610 I2=i[3] I3=i[4] O=$abc$340334$n609
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000011101111
.gate SB_LUT4 I0=$abc$340334$n619 I1=$abc$340334$n616 I2=$abc$340334$n611 I3=i[5] O=$abc$340334$n610
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000110100000000
.gate SB_LUT4 I0=$abc$340334$n615 I1=$abc$340334$n612 I2=$abc$340334$n613 I3=i[6] O=$abc$340334$n611
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000111
.gate SB_LUT4 I0=$abc$340334$n98 I1=$abc$340334$techmap$shiftx$tb_sobel.v:38$2.$14\buffer[21791:0][17610]_inv I2=$abc$340334$n138 I3=i[7] O=$abc$340334$n612
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000001101
.gate SB_LUT4 I0=$abc$340334$n471 I1=$abc$340334$n206 I2=$abc$340334$n614 I3=i[7] O=$abc$340334$n613
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0111000000000000
.gate SB_LUT4 I0=i[8] I1=i[9] I2=i[10] I3=i[11] O=$abc$340334$n614
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0111010101010111
.gate SB_LUT4 I0=i[8] I1=i[9] I2=i[10] I3=i[11] O=$abc$340334$n615
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0111110101010111
.gate SB_LUT4 I0=$abc$340334$n618 I1=$abc$340334$n617 I2=i[7] I3=$false O=$abc$340334$n616
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11100000
.gate SB_LUT4 I0=i[9] I1=$abc$340334$techmap$shiftx$tb_sobel.v:38$2.$14\buffer[21791:0][17680]_inv I2=i[8] I3=$abc$340334$techmap$shiftx$tb_sobel.v:38$2.$17\buffer[21791:0][16501]_inv O=$abc$340334$n617
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011100000000
.gate SB_LUT4 I0=$abc$340334$n402 I1=$abc$340334$techmap$shiftx$tb_sobel.v:38$2.$17\buffer[21791:0][16795] I2=i[8] I3=$false O=$abc$340334$n618
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00010000
.gate SB_LUT4 I0=i[7] I1=$abc$340334$n620 I2=$abc$340334$n56 I3=i[6] O=$abc$340334$n619
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011111100000000
.gate SB_LUT4 I0=$abc$340334$n122 I1=$abc$340334$techmap$shiftx$tb_sobel.v:38$2.$14\buffer[21791:0][17610]_inv I2=$abc$340334$n537 I3=$false O=$abc$340334$n620
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00000111
.gate SB_LUT4 I0=$abc$340334$n622 I1=$abc$340334$n629 I2=$abc$340334$n625 I3=i[5] O=$abc$340334$n621
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000011110100
.gate SB_LUT4 I0=$abc$340334$n623 I1=$abc$340334$n32 I2=$abc$340334$n279 I3=$abc$340334$n624 O=$abc$340334$n622
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000011101111
.gate SB_LUT4 I0=$abc$340334$n136 I1=$abc$340334$n310 I2=$false I3=$false O=$abc$340334$n623
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=i[9] I1=$abc$340334$n115 I2=i[7] I3=$abc$340334$n117 O=$abc$340334$n624
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000001011
.gate SB_LUT4 I0=$abc$340334$techmap$shiftx$tb_sobel.v:38$2.$20\buffer[21791:0][16521]_inv I1=i[7] I2=$abc$340334$n628 I3=i[6] O=$abc$340334$n625
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000011111000
.gate SB_LUT4 I0=$abc$340334$techmap$shiftx$tb_sobel.v:38$2.$17\buffer[21791:0][17183] I1=$abc$340334$n107 I2=$abc$340334$techmap$shiftx$tb_sobel.v:38$2.$17\buffer[21791:0][16796]_inv I3=i[8] O=$abc$340334$techmap$shiftx$tb_sobel.v:38$2.$20\buffer[21791:0][16521]_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111000001000100
.gate SB_LUT4 I0=i[12] I1=i[10] I2=i[9] I3=i[11] O=$abc$340334$techmap$shiftx$tb_sobel.v:38$2.$17\buffer[21791:0][16796]_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111110000100011
.gate SB_LUT4 I0=i[8] I1=$abc$340334$techmap$shiftx$tb_sobel.v:38$2.$17\buffer[21791:0][16501]_inv I2=$abc$340334$n139 I3=$abc$340334$n108 O=$abc$340334$n628
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000111000000000
.gate SB_LUT4 I0=$abc$340334$n164 I1=$abc$340334$techmap$shiftx$tb_sobel.v:38$2.$17\buffer[21791:0][19672] I2=i[6] I3=$false O=$abc$340334$n629
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01110000
.gate SB_LUT4 I0=i[4] I1=$abc$340334$techmap$shiftx$tb_sobel.v:38$2.$29\buffer[21791:0][16400] I2=$abc$340334$n631 I3=$false O=$abc$340334$n630
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11010000
.gate SB_LUT4 I0=$abc$340334$n632 I1=$abc$340334$n637 I2=i[4] I3=i[3] O=$abc$340334$n631
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000011111110
.gate SB_LUT4 I0=i[6] I1=$abc$340334$techmap$shiftx$tb_sobel.v:38$2.$23\buffer[21791:0][16448] I2=i[5] I3=$abc$340334$n633 O=$abc$340334$n632
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000001101
.gate SB_LUT4 I0=$abc$340334$n635 I1=$abc$340334$techmap$shiftx$tb_sobel.v:38$2.$20\buffer[21791:0][16512]_inv I2=i[7] I3=$abc$340334$n636 O=$abc$340334$n633
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$abc$340334$techmap$shiftx$tb_sobel.v:38$2.$17\buffer[21791:0][17544] I1=$abc$340334$n103 I2=$false I3=$false O=$abc$340334$techmap$shiftx$tb_sobel.v:38$2.$20\buffer[21791:0][16512]_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0001
.gate SB_LUT4 I0=$abc$340334$techmap$shiftx$tb_sobel.v:38$2.$17\buffer[21791:0][16796]_inv I1=i[8] I2=$false I3=$false O=$abc$340334$n635
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1110
.gate SB_LUT4 I0=$abc$340334$techmap$shiftx$tb_sobel.v:38$2.$17\buffer[21791:0][16424]_inv I1=$abc$340334$techmap$shiftx$tb_sobel.v:38$2.$14\buffer[21791:0][17617]_inv I2=$abc$340334$n159 I3=i[6] O=$abc$340334$n636
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000011101111
.gate SB_LUT4 I0=$abc$340334$n488 I1=$abc$340334$n494 I2=$abc$340334$n497 I3=i[5] O=$abc$340334$n637
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000100000000
.gate SB_LUT4 I0=$abc$340334$techmap$shiftx$tb_sobel.v:38$2.$29\buffer[21791:0][16408]_inv I1=i[4] I2=$abc$340334$n821 I3=i[3] O=$abc$340334$n638
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111010000000000
.gate SB_LUT4 I0=$abc$340334$techmap$shiftx$tb_sobel.v:38$2.$35\buffer[21791:0][16386]_inv I1=$abc$340334$techmap$shiftx$tb_sobel.v:38$2.$35\buffer[21791:0][16385] I2=i[0] I3=$false O=$0\b1[0:0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01011100
.gate SB_LUT4 I0=$abc$340334$n644 I1=$abc$340334$n645 I2=$abc$340334$n149 I3=$abc$340334$n349 O=$abc$340334$techmap$shiftx$tb_sobel.v:38$2.$23\buffer[21791:0][16506]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$340334$techmap$shiftx$tb_sobel.v:38$2.$14\buffer[21791:0][18634]_inv I1=$abc$340334$n122 I2=$abc$340334$techmap$shiftx$tb_sobel.v:38$2.$11\buffer[21791:0][17695] I3=$abc$340334$n188 O=$abc$340334$n644
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000101110111011
.gate SB_LUT4 I0=$abc$340334$n98 I1=$abc$340334$techmap$shiftx$tb_sobel.v:38$2.$14\buffer[21791:0][17610]_inv I2=$abc$340334$n135 I3=i[7] O=$abc$340334$n645
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000111
.gate SB_LUT4 I0=i[9] I1=i[12] I2=i[10] I3=i[11] O=$abc$340334$techmap$shiftx$tb_sobel.v:38$2.$17\buffer[21791:0][16570]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111111110110000
.gate SB_LUT4 I0=$abc$340334$techmap$shiftx$tb_sobel.v:38$2.$17\buffer[21791:0][17340]_inv I1=$abc$340334$techmap$shiftx$tb_sobel.v:38$2.$17\buffer[21791:0][17415]_inv I2=i[7] I3=i[8] O=$abc$340334$n649
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111110011111010
.gate SB_LUT4 I0=$abc$340334$n652 I1=$abc$340334$n635 I2=$abc$340334$n653 I3=i[6] O=$abc$340334$n651
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111100000000000
.gate SB_LUT4 I0=$abc$340334$techmap$shiftx$tb_sobel.v:38$2.$14\buffer[21791:0][17690]_inv I1=$abc$340334$n122 I2=$abc$340334$n135 I3=i[7] O=$abc$340334$n652
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000101100000000
.gate SB_LUT4 I0=$abc$340334$techmap$shiftx$tb_sobel.v:38$2.$17\buffer[21791:0][17624] I1=$abc$340334$techmap$shiftx$tb_sobel.v:38$2.$17\buffer[21791:0][17576] I2=i[8] I3=$abc$340334$n483 O=$abc$340334$n653
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011010100000000
.gate SB_LUT4 I0=$abc$340334$n222 I1=$abc$340334$techmap$shiftx$tb_sobel.v:38$2.$14\buffer[21791:0][17692] I2=$abc$340334$n32 I3=$abc$340334$n659 O=$abc$340334$n658
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000110100000000
.gate SB_LUT4 I0=i[9] I1=i[8] I2=i[11] I3=i[6] O=$abc$340334$n659
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000011101111
.gate SB_LUT4 I0=$abc$340334$n661 I1=$abc$340334$n670 I2=i[4] I3=i[3] O=$abc$340334$n660
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111111000000000
.gate SB_LUT4 I0=i[6] I1=$abc$340334$techmap$shiftx$tb_sobel.v:38$2.$23\buffer[21791:0][16394] I2=i[5] I3=$abc$340334$n662 O=$abc$340334$n661
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000001110
.gate SB_LUT4 I0=$abc$340334$n663 I1=$abc$340334$n373 I2=$abc$340334$n664 I3=$abc$340334$n665 O=$abc$340334$n662
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111100000000000
.gate SB_LUT4 I0=$abc$340334$n523 I1=$abc$340334$n261 I2=$abc$340334$techmap$shiftx$tb_sobel.v:38$2.$17\buffer[21791:0][20244] I3=i[8] O=$abc$340334$n663
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001000100001111
.gate SB_LUT4 I0=i[10] I1=$abc$340334$n122 I2=i[7] I3=$abc$340334$n135 O=$abc$340334$n664
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000111
.gate SB_LUT4 I0=$abc$340334$n164 I1=$abc$340334$techmap$shiftx$tb_sobel.v:38$2.$14\buffer[21791:0][19658]_inv I2=i[9] I3=i[6] O=$abc$340334$n665
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1101011100000000
.gate SB_LUT4 I0=$abc$340334$n668 I1=$abc$340334$n669 I2=$abc$340334$n119 I3=$abc$340334$n667 O=$abc$340334$techmap$shiftx$tb_sobel.v:38$2.$23\buffer[21791:0][16394]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=i[8] I1=i[9] I2=$abc$340334$techmap$shiftx$tb_sobel.v:38$2.$14\buffer[21791:0][17610]_inv I3=$abc$340334$n491 O=$abc$340334$n667
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000011010111
.gate SB_LUT4 I0=i[9] I1=i[8] I2=$abc$340334$techmap$shiftx$tb_sobel.v:38$2.$11\buffer[21791:0][17693]_inv I3=i[10] O=$abc$340334$n668
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111111011001111
.gate SB_LUT4 I0=$abc$340334$n91 I1=$abc$340334$n181 I2=i[8] I3=i[7] O=$abc$340334$n669
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1110111100000000
.gate SB_LUT4 I0=$abc$340334$n671 I1=$abc$340334$n674 I2=i[5] I3=$false O=$abc$340334$n670
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00010000
.gate SB_LUT4 I0=$abc$340334$n672 I1=$abc$340334$n423 I2=$abc$340334$n673 I3=i[6] O=$abc$340334$n671
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111010000000000
.gate SB_LUT4 I0=$abc$340334$techmap$shiftx$tb_sobel.v:38$2.$14\buffer[21791:0][18645]_inv I1=i[8] I2=$abc$340334$techmap$shiftx$tb_sobel.v:38$2.$11\buffer[21791:0][17695] I3=i[9] O=$abc$340334$n672
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100100000000111
.gate SB_LUT4 I0=i[8] I1=$abc$340334$techmap$shiftx$tb_sobel.v:38$2.$17\buffer[21791:0][17146] I2=$abc$340334$n394 I3=$false O=$abc$340334$n673
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10110000
.gate SB_LUT4 I0=$abc$340334$n561 I1=$abc$340334$n675 I2=$abc$340334$n676 I3=i[6] O=$abc$340334$n674
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=$abc$340334$techmap$shiftx$tb_sobel.v:38$2.$14\buffer[21791:0][16657] I1=i[8] I2=i[7] I3=$abc$340334$techmap$shiftx$tb_sobel.v:38$2.$17\buffer[21791:0][16942] O=$abc$340334$n675
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=$abc$340334$n197 I1=$abc$340334$n367 I2=$abc$340334$n69 I3=i[7] O=$abc$340334$n676
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111000011101110
.gate SB_LUT4 I0=$abc$340334$n687 I1=$abc$340334$n691 I2=$abc$340334$n678 I3=i[4] O=$abc$340334$n677
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000011110100
.gate SB_LUT4 I0=$abc$340334$n148 I1=$abc$340334$techmap$shiftx$tb_sobel.v:38$2.$20\buffer[21791:0][16386]_inv I2=$abc$340334$n679 I3=$abc$340334$n685 O=$abc$340334$n678
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000110100000000
.gate SB_LUT4 I0=$abc$340334$n468 I1=$abc$340334$n680 I2=$abc$340334$n681 I3=i[6] O=$abc$340334$n679
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000101100000000
.gate SB_LUT4 I0=i[8] I1=$abc$340334$techmap$shiftx$tb_sobel.v:38$2.$17\buffer[21791:0][17686]_inv I2=i[7] I3=$abc$340334$n103 O=$abc$340334$n680
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000001101
.gate SB_LUT4 I0=$abc$340334$n98 I1=$abc$340334$techmap$shiftx$tb_sobel.v:38$2.$14\buffer[21791:0][17610]_inv I2=$abc$340334$n682 I3=i[7] O=$abc$340334$n681
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0111000000000000
.gate SB_LUT4 I0=i[9] I1=i[10] I2=i[11] I3=i[8] O=$abc$340334$n682
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111111011101111
.gate SB_LUT4 I0=i[8] I1=$abc$340334$techmap$shiftx$tb_sobel.v:38$2.$17\buffer[21791:0][17298]_inv I2=$abc$340334$n433 I3=$abc$340334$n478 O=$abc$340334$techmap$shiftx$tb_sobel.v:38$2.$20\buffer[21791:0][16386]_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000001101
.gate SB_LUT4 I0=i[12] I1=i[10] I2=i[11] I3=i[9] O=$abc$340334$techmap$shiftx$tb_sobel.v:38$2.$17\buffer[21791:0][17298]_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111000011001101
.gate SB_LUT4 I0=i[8] I1=$abc$340334$techmap$shiftx$tb_sobel.v:38$2.$17\buffer[21791:0][16935]_inv I2=$abc$340334$n686 I3=i[5] O=$abc$340334$n685
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000001001111
.gate SB_LUT4 I0=$abc$340334$n222 I1=$abc$340334$techmap$shiftx$tb_sobel.v:38$2.$14\buffer[21791:0][19658]_inv I2=i[6] I3=i[7] O=$abc$340334$n686
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000110100000000
.gate SB_LUT4 I0=$abc$340334$n690 I1=$abc$340334$n126 I2=$abc$340334$n363 I3=$abc$340334$n688 O=$abc$340334$n687
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011111100000000
.gate SB_LUT4 I0=$abc$340334$n689 I1=$abc$340334$n28 I2=$abc$340334$n364 I3=i[6] O=$abc$340334$n688
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1110111100000000
.gate SB_LUT4 I0=i[10] I1=i[9] I2=$abc$340334$techmap$shiftx$tb_sobel.v:38$2.$14\buffer[21791:0][17690]_inv I3=i[8] O=$abc$340334$n689
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011000000000000
.gate SB_LUT4 I0=$abc$340334$techmap$shiftx$tb_sobel.v:38$2.$14\buffer[21791:0][17617]_inv I1=$abc$340334$techmap$shiftx$tb_sobel.v:38$2.$17\buffer[21791:0][17788]_inv I2=i[8] I3=$false O=$abc$340334$n690
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00010000
.gate SB_LUT4 I0=$abc$340334$n692 I1=i[6] I2=$abc$340334$n694 I3=i[5] O=$abc$340334$n691
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1110111100000000
.gate SB_LUT4 I0=$abc$340334$n561 I1=$abc$340334$n693 I2=$false I3=$false O=$abc$340334$n692
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$340334$techmap$shiftx$tb_sobel.v:38$2.$17\buffer[21791:0][19731] I1=$abc$340334$n69 I2=$abc$340334$n85 I3=i[7] O=$abc$340334$n693
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000100000000
.gate SB_LUT4 I0=$abc$340334$techmap$shiftx$tb_sobel.v:38$2.$17\buffer[21791:0][17046] I1=$abc$340334$techmap$shiftx$tb_sobel.v:38$2.$17\buffer[21791:0][16418] I2=i[7] I3=i[8] O=$abc$340334$n694
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111101011111100
.gate SB_LUT4 I0=$abc$340334$n181 I1=$abc$340334$techmap$shiftx$tb_sobel.v:38$2.$17\buffer[21791:0][16424]_inv I2=$false I3=$false O=$abc$340334$techmap$shiftx$tb_sobel.v:38$2.$17\buffer[21791:0][16418]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0001
.gate SB_LUT4 I0=i[12] I1=i[9] I2=i[11] I3=i[10] O=$abc$340334$techmap$shiftx$tb_sobel.v:38$2.$17\buffer[21791:0][17046]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100000011001110
.gate SB_LUT4 I0=i[11] I1=i[9] I2=$abc$340334$n233 I3=i[8] O=$abc$340334$n700
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011000000000000
.gate SB_LUT4 I0=i[8] I1=$abc$340334$n261 I2=$abc$340334$techmap$shiftx$tb_sobel.v:38$2.$17\buffer[21791:0][16671] I3=i[7] O=$abc$340334$n701
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111111000000000
.gate SB_LUT4 I0=$abc$340334$n64 I1=$abc$340334$n537 I2=$abc$340334$n581 I3=i[7] O=$abc$340334$n702
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000011111110
.gate SB_LUT4 I0=$abc$340334$n229 I1=$abc$340334$n188 I2=$abc$340334$techmap$shiftx$tb_sobel.v:38$2.$11\buffer[21791:0][17693]_inv I3=$abc$340334$n706 O=$abc$340334$n705
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011010100000000
.gate SB_LUT4 I0=i[8] I1=i[11] I2=i[7] I3=$false O=$abc$340334$n706
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00000111
.gate SB_LUT4 I0=$abc$340334$techmap$shiftx$tb_sobel.v:38$2.$14\buffer[21791:0][17617]_inv I1=i[9] I2=$abc$340334$n58 I3=i[8] O=$abc$340334$n707
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0111011100001111
.gate SB_LUT4 I0=i[8] I1=$abc$340334$n136 I2=$abc$340334$n135 I3=i[7] O=$abc$340334$n708
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000101100000000
.gate SB_LUT4 I0=$abc$340334$n711 I1=$abc$340334$n464 I2=$abc$340334$n712 I3=$abc$340334$n713 O=$abc$340334$n710
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011100000000
.gate SB_LUT4 I0=i[9] I1=$abc$340334$n136 I2=i[8] I3=i[7] O=$abc$340334$n711
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0101001100000000
.gate SB_LUT4 I0=$abc$340334$n164 I1=$abc$340334$techmap$shiftx$tb_sobel.v:38$2.$17\buffer[21791:0][16657]_inv I2=$false I3=$false O=$abc$340334$n712
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=i[7] I1=$abc$340334$techmap$shiftx$tb_sobel.v:38$2.$17\buffer[21791:0][17013] I2=$abc$340334$n250 I3=i[6] O=$abc$340334$n713
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000011101111
.gate SB_LUT4 I0=$abc$340334$n718 I1=$abc$340334$n717 I2=$abc$340334$n715 I3=i[6] O=$abc$340334$n714
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000101100000000
.gate SB_LUT4 I0=$abc$340334$techmap$shiftx$tb_sobel.v:38$2.$17\buffer[21791:0][17046] I1=$abc$340334$techmap$shiftx$tb_sobel.v:38$2.$17\buffer[21791:0][17525] I2=i[8] I3=i[7] O=$abc$340334$n715
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011010100000000
.gate SB_LUT4 I0=i[12] I1=i[10] I2=i[9] I3=i[11] O=$abc$340334$techmap$shiftx$tb_sobel.v:38$2.$17\buffer[21791:0][17525]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000001110
.gate SB_LUT4 I0=$abc$340334$n103 I1=i[7] I2=$false I3=$false O=$abc$340334$n717
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0001
.gate SB_LUT4 I0=$abc$340334$techmap$shiftx$tb_sobel.v:38$2.$14\buffer[21791:0][17692] I1=$abc$340334$techmap$shiftx$tb_sobel.v:38$2.$14\buffer[21791:0][19717]_inv I2=i[9] I3=i[8] O=$abc$340334$n718
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1010001100000000
.gate SB_LUT4 I0=$abc$340334$techmap$shiftx$tb_sobel.v:38$2.$35\buffer[21791:0][16387]_inv I1=$abc$340334$techmap$shiftx$tb_sobel.v:38$2.$35\buffer[21791:0][16386]_inv I2=i[0] I3=$false O=$0\b2[0:0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01010011
.gate SB_LUT4 I0=$abc$340334$n846 I1=$abc$340334$n770 I2=$abc$340334$n721 I3=$abc$340334$n737 O=$abc$340334$techmap$shiftx$tb_sobel.v:38$2.$35\buffer[21791:0][16387]_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011000010111011
.gate SB_LUT4 I0=$abc$340334$techmap$shiftx$tb_sobel.v:38$2.$26\buffer[21791:0][16395]_inv I1=$abc$340334$techmap$shiftx$tb_sobel.v:38$2.$26\buffer[21791:0][16411] I2=i[4] I3=i[3] O=$abc$340334$n721
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011101000000000
.gate SB_LUT4 I0=$abc$340334$n724 I1=$abc$340334$n723 I2=i[6] I3=$abc$340334$n726 O=$abc$340334$techmap$shiftx$tb_sobel.v:38$2.$26\buffer[21791:0][16411]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000011111
.gate SB_LUT4 I0=$abc$340334$n581 I1=$abc$340334$n644 I2=$abc$340334$n194 I3=$false O=$abc$340334$n723
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01000000
.gate SB_LUT4 I0=$abc$340334$n329 I1=$abc$340334$n179 I2=$abc$340334$n725 I3=$abc$340334$n360 O=$abc$340334$n724
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000100000000
.gate SB_LUT4 I0=i[8] I1=$abc$340334$n292 I2=$false I3=$false O=$abc$340334$n725
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$340334$n447 I1=$abc$340334$n727 I2=$abc$340334$n728 I3=i[6] O=$abc$340334$n726
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=$abc$340334$techmap$shiftx$tb_sobel.v:38$2.$17\buffer[21791:0][17298]_inv I1=$abc$340334$techmap$shiftx$tb_sobel.v:38$2.$17\buffer[21791:0][16795] I2=i[7] I3=i[8] O=$abc$340334$n727
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100000000000101
.gate SB_LUT4 I0=$abc$340334$techmap$shiftx$tb_sobel.v:38$2.$11\buffer[21791:0][17695] I1=i[10] I2=i[9] I3=$abc$340334$n159 O=$abc$340334$n728
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111010000000000
.gate SB_LUT4 I0=$abc$340334$n129 I1=$abc$340334$n735 I2=$abc$340334$n736 I3=$abc$340334$n730 O=$abc$340334$techmap$shiftx$tb_sobel.v:38$2.$26\buffer[21791:0][16395]_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000001001111
.gate SB_LUT4 I0=$abc$340334$n732 I1=$abc$340334$n731 I2=$abc$340334$n733 I3=i[6] O=$abc$340334$n730
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000001101
.gate SB_LUT4 I0=$abc$340334$techmap$shiftx$tb_sobel.v:38$2.$14\buffer[21791:0][18645]_inv I1=$abc$340334$techmap$shiftx$tb_sobel.v:38$2.$17\buffer[21791:0][17576] I2=$abc$340334$n402 I3=i[8] O=$abc$340334$n731
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000111000000000
.gate SB_LUT4 I0=$abc$340334$techmap$shiftx$tb_sobel.v:38$2.$14\buffer[21791:0][17610]_inv I1=$abc$340334$techmap$shiftx$tb_sobel.v:38$2.$17\buffer[21791:0][18615]_inv I2=i[8] I3=i[7] O=$abc$340334$n732
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111010000000000
.gate SB_LUT4 I0=$abc$340334$n122 I1=$abc$340334$techmap$shiftx$tb_sobel.v:38$2.$14\buffer[21791:0][17610]_inv I2=i[7] I3=$abc$340334$n734 O=$abc$340334$n733
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011100000000
.gate SB_LUT4 I0=i[10] I1=i[9] I2=i[11] I3=i[8] O=$abc$340334$n734
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1110110100111111
.gate SB_LUT4 I0=$abc$340334$n82 I1=$abc$340334$n717 I2=$false I3=$false O=$abc$340334$n735
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$340334$n520 I1=$abc$340334$n682 I2=$abc$340334$n130 I3=i[6] O=$abc$340334$n736
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011111100000000
.gate SB_LUT4 I0=i[3] I1=$abc$340334$n746 I2=$abc$340334$n738 I3=i[5] O=$abc$340334$n737
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000011111110
.gate SB_LUT4 I0=i[7] I1=$abc$340334$n739 I2=$abc$340334$n743 I3=$abc$340334$n744 O=$abc$340334$n738
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000110100000000
.gate SB_LUT4 I0=$abc$340334$n741 I1=$abc$340334$n464 I2=$abc$340334$n740 I3=$abc$340334$n742 O=$abc$340334$n739
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0111000001110111
.gate SB_LUT4 I0=i[9] I1=$abc$340334$n82 I2=$abc$340334$n61 I3=$false O=$abc$340334$n740
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11110100
.gate SB_LUT4 I0=i[11] I1=$abc$340334$n222 I2=i[6] I3=$false O=$abc$340334$n741
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00000111
.gate SB_LUT4 I0=$abc$340334$techmap$shiftx$tb_sobel.v:38$2.$17\buffer[21791:0][17788]_inv I1=$abc$340334$n282 I2=i[6] I3=$false O=$abc$340334$n742
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10110000
.gate SB_LUT4 I0=i[8] I1=$abc$340334$techmap$shiftx$tb_sobel.v:38$2.$17\buffer[21791:0][16801] I2=$abc$340334$n458 I3=$abc$340334$n148 O=$abc$340334$n743
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000101100000000
.gate SB_LUT4 I0=$abc$340334$n745 I1=$abc$340334$n430 I2=i[4] I3=$false O=$abc$340334$n744
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00000111
.gate SB_LUT4 I0=$abc$340334$n188 I1=$abc$340334$techmap$shiftx$tb_sobel.v:38$2.$11\buffer[21791:0][17695] I2=$abc$340334$n295 I3=i[6] O=$abc$340334$n745
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011100000000
.gate SB_LUT4 I0=i[7] I1=$abc$340334$n751 I2=$abc$340334$n747 I3=i[4] O=$abc$340334$n746
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000111000000000
.gate SB_LUT4 I0=i[8] I1=$abc$340334$n748 I2=$abc$340334$n750 I3=$abc$340334$n194 O=$abc$340334$n747
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000111000000000
.gate SB_LUT4 I0=$abc$340334$n402 I1=$abc$340334$techmap$shiftx$tb_sobel.v:38$2.$14\buffer[21791:0][17568]_inv I2=$abc$340334$techmap$shiftx$tb_sobel.v:38$2.$17\buffer[21791:0][16531]_inv I3=i[6] O=$abc$340334$n748
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1110111011110000
.gate SB_LUT4 I0=i[12] I1=i[11] I2=i[10] I3=i[9] O=$abc$340334$techmap$shiftx$tb_sobel.v:38$2.$17\buffer[21791:0][16531]_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111110000100011
.gate SB_LUT4 I0=$abc$340334$techmap$shiftx$tb_sobel.v:38$2.$14\buffer[21791:0][17692] I1=i[6] I2=$abc$340334$n69 I3=$false O=$abc$340334$n750
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00010000
.gate SB_LUT4 I0=$abc$340334$techmap$shiftx$tb_sobel.v:38$2.$20\buffer[21791:0][16403]_inv I1=$abc$340334$techmap$shiftx$tb_sobel.v:38$2.$20\buffer[21791:0][17647] I2=$abc$340334$n554 I3=$false O=$abc$340334$n751
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11000101
.gate SB_LUT4 I0=i[12] I1=$abc$340334$techmap$shiftx$tb_sobel.v:38$2.$17\buffer[21791:0][18627] I2=$abc$340334$n753 I3=$abc$340334$n98 O=$abc$340334$techmap$shiftx$tb_sobel.v:38$2.$20\buffer[21791:0][16403]_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000111
.gate SB_LUT4 I0=i[10] I1=i[11] I2=i[8] I3=$false O=$abc$340334$n753
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01000000
.gate SB_LUT4 I0=i[7] I1=$abc$340334$n756 I2=$abc$340334$n759 I3=$abc$340334$n760 O=$abc$340334$n755
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000110100000000
.gate SB_LUT4 I0=$abc$340334$n757 I1=$abc$340334$n363 I2=$abc$340334$techmap$shiftx$tb_sobel.v:38$2.$20\buffer[21791:0][16571]_inv I3=i[6] O=$abc$340334$n756
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011101100001111
.gate SB_LUT4 I0=$abc$340334$techmap$shiftx$tb_sobel.v:38$2.$14\buffer[21791:0][17692] I1=$abc$340334$n122 I2=$abc$340334$techmap$shiftx$tb_sobel.v:38$2.$20\buffer[21791:0][17647] I3=$abc$340334$n471 O=$abc$340334$n757
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000111
.gate SB_LUT4 I0=$abc$340334$n402 I1=$abc$340334$n136 I2=$abc$340334$techmap$shiftx$tb_sobel.v:38$2.$17\buffer[21791:0][17336]_inv I3=i[8] O=$abc$340334$techmap$shiftx$tb_sobel.v:38$2.$20\buffer[21791:0][16571]_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1110111011110000
.gate SB_LUT4 I0=i[6] I1=$abc$340334$n434 I2=$abc$340334$n108 I3=$abc$340334$n232 O=$abc$340334$n759
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100000000000000
.gate SB_LUT4 I0=$abc$340334$n329 I1=$abc$340334$n761 I2=$abc$340334$n275 I3=i[4] O=$abc$340334$n760
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011111100000000
.gate SB_LUT4 I0=i[12] I1=$abc$340334$n61 I2=$abc$340334$techmap$shiftx$tb_sobel.v:38$2.$20\buffer[21791:0][19356] I3=i[6] O=$abc$340334$n761
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000101100000000
.gate SB_LUT4 I0=$abc$340334$n64 I1=$abc$340334$n32 I2=$abc$340334$n766 I3=i[7] O=$abc$340334$n765
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=i[9] I1=i[11] I2=i[10] I3=i[8] O=$abc$340334$n766
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110101111111111
.gate SB_LUT4 I0=i[8] I1=$abc$340334$techmap$shiftx$tb_sobel.v:38$2.$17\buffer[21791:0][17340]_inv I2=$abc$340334$n537 I3=i[7] O=$abc$340334$n768
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000111000000000
.gate SB_LUT4 I0=i[3] I1=$abc$340334$n780 I2=$abc$340334$n771 I3=i[5] O=$abc$340334$n770
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111111000000000
.gate SB_LUT4 I0=$abc$340334$n772 I1=$abc$340334$n777 I2=i[4] I3=$false O=$abc$340334$n771
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00000001
.gate SB_LUT4 I0=$abc$340334$n774 I1=$abc$340334$n775 I2=$abc$340334$n773 I3=$abc$340334$n776 O=$abc$340334$n772
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100111100000000
.gate SB_LUT4 I0=$abc$340334$techmap$shiftx$tb_sobel.v:38$2.$17\buffer[21791:0][17032] I1=$abc$340334$n48 I2=i[8] I3=i[7] O=$abc$340334$n773
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111111100001110
.gate SB_LUT4 I0=$abc$340334$techmap$shiftx$tb_sobel.v:38$2.$14\buffer[21791:0][17680]_inv I1=$abc$340334$techmap$shiftx$tb_sobel.v:38$2.$14\buffer[21791:0][19717]_inv I2=i[9] I3=i[8] O=$abc$340334$n774
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011010100000000
.gate SB_LUT4 I0=i[8] I1=$abc$340334$techmap$shiftx$tb_sobel.v:38$2.$17\buffer[21791:0][17576] I2=$abc$340334$n468 I3=i[7] O=$abc$340334$n775
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000101100000000
.gate SB_LUT4 I0=$abc$340334$n159 I1=$abc$340334$techmap$shiftx$tb_sobel.v:38$2.$14\buffer[21791:0][17680]_inv I2=i[9] I3=i[6] O=$abc$340334$n776
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1101011100000000
.gate SB_LUT4 I0=$abc$340334$n363 I1=$abc$340334$n779 I2=$abc$340334$n778 I3=i[6] O=$abc$340334$n777
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000011111000
.gate SB_LUT4 I0=$abc$340334$n98 I1=$abc$340334$techmap$shiftx$tb_sobel.v:38$2.$14\buffer[21791:0][17617]_inv I2=$abc$340334$n46 I3=i[7] O=$abc$340334$n778
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000111
.gate SB_LUT4 I0=$abc$340334$n136 I1=$abc$340334$techmap$shiftx$tb_sobel.v:38$2.$17\buffer[21791:0][16803]_inv I2=i[8] I3=i[7] O=$abc$340334$n779
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100010100000000
.gate SB_LUT4 I0=$abc$340334$techmap$shiftx$tb_sobel.v:38$2.$23\buffer[21791:0][16435] I1=$abc$340334$techmap$shiftx$tb_sobel.v:38$2.$23\buffer[21791:0][16499] I2=i[6] I3=i[4] O=$abc$340334$n780
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$abc$340334$n644 I1=$abc$340334$n320 I2=$abc$340334$techmap$shiftx$tb_sobel.v:38$2.$20\buffer[21791:0][16627] I3=i[7] O=$abc$340334$techmap$shiftx$tb_sobel.v:38$2.$23\buffer[21791:0][16499]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111000001110111
.gate SB_LUT4 I0=i[8] I1=$abc$340334$techmap$shiftx$tb_sobel.v:38$2.$17\buffer[21791:0][17013] I2=$abc$340334$techmap$shiftx$tb_sobel.v:38$2.$17\buffer[21791:0][16671] I3=$abc$340334$n615 O=$abc$340334$techmap$shiftx$tb_sobel.v:38$2.$20\buffer[21791:0][16627]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111111000000000
.gate SB_LUT4 I0=$abc$340334$n281 I1=$abc$340334$n785 I2=$abc$340334$n114 I3=$abc$340334$n784 O=$abc$340334$techmap$shiftx$tb_sobel.v:38$2.$23\buffer[21791:0][16435]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0111000001110111
.gate SB_LUT4 I0=$abc$340334$n64 I1=$abc$340334$n32 I2=$abc$340334$n340 I3=i[7] O=$abc$340334$n784
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=$abc$340334$techmap$shiftx$tb_sobel.v:38$2.$17\buffer[21791:0][18136] I1=$abc$340334$techmap$shiftx$tb_sobel.v:38$2.$14\buffer[21791:0][17617]_inv I2=i[8] I3=i[7] O=$abc$340334$n785
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001111100000000
.gate SB_LUT4 I0=$abc$340334$techmap$shiftx$tb_sobel.v:38$2.$35\buffer[21791:0][16387]_inv I1=$abc$340334$techmap$shiftx$tb_sobel.v:38$2.$35\buffer[21791:0][16388]_inv I2=i[0] I3=$false O=$0\b3[0:0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00110101
.gate SB_LUT4 I0=i[3] I1=$false I2=$false I3=$false O=$0\i[31:0][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=i[4] I1=$false I2=$false I3=$false O=$0\i[31:0][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=i[10] I1=i[8] I2=i[9] I3=i[11] O=$abc$340334$n790
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111111000101111
.gate SB_LUT4 I0=i[7] I1=i[8] I2=$false I3=$false O=$abc$340334$n794
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0110
.gate SB_LUT4 I0=i[10] I1=i[7] I2=i[9] I3=i[11] O=$abc$340334$n795
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001010011000000
.gate SB_LUT4 I0=$abc$340334$techmap$shiftx$tb_sobel.v:38$2.$17\buffer[21791:0][17013] I1=$abc$340334$techmap$shiftx$tb_sobel.v:38$2.$17\buffer[21791:0][17032] I2=$abc$340334$n292 I3=i[7] O=$abc$340334$n796
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000001100000101
.gate SB_LUT4 I0=$abc$340334$n795 I1=$abc$340334$n796 I2=i[6] I3=$abc$340334$n794 O=$abc$340334$n797
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000001100001010
.gate SB_LUT4 I0=$abc$340334$n181 I1=$abc$340334$techmap$shiftx$tb_sobel.v:38$2.$17\buffer[21791:0][16661] I2=$abc$340334$techmap$shiftx$tb_sobel.v:38$2.$17\buffer[21791:0][17686]_inv I3=i[8] O=$abc$340334$techmap$shiftx$tb_sobel.v:38$2.$20\buffer[21791:0][16406]_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1110111011110000
.gate SB_LUT4 I0=i[7] I1=$abc$340334$techmap$shiftx$tb_sobel.v:38$2.$20\buffer[21791:0][16406]_inv I2=$abc$340334$n321 I3=i[5] O=$abc$340334$n799
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000001001111
.gate SB_LUT4 I0=$abc$340334$n316 I1=$abc$340334$n799 I2=$abc$340334$n302 I3=i[4] O=$abc$340334$n800
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111010011111111
.gate SB_LUT4 I0=$abc$340334$n804 I1=$abc$340334$n368 I2=$abc$340334$n800 I3=$abc$340334$n322 O=$abc$340334$techmap$shiftx$tb_sobel.v:38$2.$35\buffer[21791:0][16390]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000101110111011
.gate SB_LUT4 I0=$abc$340334$techmap$shiftx$tb_sobel.v:38$2.$17\buffer[21791:0][17788]_inv I1=$abc$340334$techmap$shiftx$tb_sobel.v:38$2.$14\buffer[21791:0][17568]_inv I2=$abc$340334$n58 I3=i[8] O=$abc$340334$n802
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1110111000001111
.gate SB_LUT4 I0=$abc$340334$n360 I1=$abc$340334$n802 I2=$abc$340334$n361 I3=$abc$340334$n362 O=$abc$340334$techmap$shiftx$tb_sobel.v:38$2.$26\buffer[21791:0][16446]_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000010001111
.gate SB_LUT4 I0=$abc$340334$techmap$shiftx$tb_sobel.v:38$2.$26\buffer[21791:0][16446]_inv I1=i[5] I2=$abc$340334$n347 I3=i[4] O=$abc$340334$n804
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011100000000
.gate SB_LUT4 I0=$abc$340334$techmap$shiftx$tb_sobel.v:38$2.$17\buffer[21791:0][17201]_inv I1=i[8] I2=$abc$340334$n138 I3=i[7] O=$abc$340334$n805
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111111100001011
.gate SB_LUT4 I0=$abc$340334$n403 I1=$abc$340334$n805 I2=i[6] I3=$abc$340334$n399 O=$abc$340334$techmap$shiftx$tb_sobel.v:38$2.$26\buffer[21791:0][16447]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000010111111
.gate SB_LUT4 I0=$abc$340334$techmap$shiftx$tb_sobel.v:38$2.$26\buffer[21791:0][16447] I1=i[5] I2=$abc$340334$n391 I3=i[4] O=$abc$340334$n807
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111100011111111
.gate SB_LUT4 I0=$abc$340334$n427 I1=$abc$340334$n811 I2=$abc$340334$n807 I3=$abc$340334$n410 O=$abc$340334$techmap$shiftx$tb_sobel.v:38$2.$35\buffer[21791:0][16391]_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000101110111011
.gate SB_LUT4 I0=$abc$340334$techmap$shiftx$tb_sobel.v:38$2.$20\buffer[21791:0][17647] I1=$abc$340334$n457 I2=$abc$340334$techmap$shiftx$tb_sobel.v:38$2.$23\buffer[21791:0][16471]_inv I3=i[5] O=$abc$340334$n809
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001000111110000
.gate SB_LUT4 I0=$abc$340334$n445 I1=$abc$340334$n450 I2=i[4] I3=i[6] O=$abc$340334$n810
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111000000011111
.gate SB_LUT4 I0=$abc$340334$n809 I1=$abc$340334$n810 I2=i[3] I3=i[6] O=$abc$340334$n811
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011100001100
.gate SB_LUT4 I0=$abc$340334$n471 I1=$abc$340334$techmap$shiftx$tb_sobel.v:38$2.$14\buffer[21791:0][17690]_inv I2=$abc$340334$n65 I3=$false O=$abc$340334$techmap$shiftx$tb_sobel.v:38$2.$20\buffer[21791:0][16496]_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00001101
.gate SB_LUT4 I0=$abc$340334$techmap$shiftx$tb_sobel.v:38$2.$20\buffer[21791:0][16432] I1=$abc$340334$techmap$shiftx$tb_sobel.v:38$2.$20\buffer[21791:0][16496]_inv I2=i[6] I3=$false O=$abc$340334$n813
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11000101
.gate SB_LUT4 I0=$abc$340334$n465 I1=$abc$340334$n464 I2=$abc$340334$n466 I3=$abc$340334$n468 O=$abc$340334$n814
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000011111000
.gate SB_LUT4 I0=$abc$340334$n813 I1=$abc$340334$n814 I2=i[7] I3=$false O=$abc$340334$techmap$shiftx$tb_sobel.v:38$2.$26\buffer[21791:0][16432]_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=$abc$340334$n475 I1=$abc$340334$n480 I2=$abc$340334$techmap$shiftx$tb_sobel.v:38$2.$26\buffer[21791:0][16432]_inv I3=i[5] O=$abc$340334$techmap$shiftx$tb_sobel.v:38$2.$29\buffer[21791:0][16400]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000111111101110
.gate SB_LUT4 I0=$abc$340334$n530 I1=$abc$340334$techmap$shiftx$tb_sobel.v:38$2.$20\buffer[21791:0][16479]_inv I2=$abc$340334$techmap$shiftx$tb_sobel.v:38$2.$20\buffer[21791:0][16616]_inv I3=i[7] O=$abc$340334$techmap$shiftx$tb_sobel.v:38$2.$23\buffer[21791:0][16488]_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111000001000100
.gate SB_LUT4 I0=$abc$340334$techmap$shiftx$tb_sobel.v:38$2.$23\buffer[21791:0][16456]_inv I1=$abc$340334$techmap$shiftx$tb_sobel.v:38$2.$23\buffer[21791:0][16488]_inv I2=i[6] I3=i[5] O=$abc$340334$n818
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011111101010000
.gate SB_LUT4 I0=$abc$340334$n496 I1=$abc$340334$n305 I2=$abc$340334$n541 I3=$false O=$abc$340334$techmap$shiftx$tb_sobel.v:38$2.$23\buffer[21791:0][16424]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00001011
.gate SB_LUT4 I0=$abc$340334$n478 I1=$abc$340334$n542 I2=$abc$340334$techmap$shiftx$tb_sobel.v:38$2.$23\buffer[21791:0][16424] I3=i[5] O=$abc$340334$n820
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111000000010001
.gate SB_LUT4 I0=i[6] I1=$abc$340334$n820 I2=i[4] I3=$abc$340334$n818 O=$abc$340334$n821
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000111000000001
.gate SB_LUT4 I0=$abc$340334$techmap$shiftx$tb_sobel.v:38$2.$17\buffer[21791:0][18615]_inv I1=$abc$340334$n122 I2=i[8] I3=$abc$340334$techmap$shiftx$tb_sobel.v:38$2.$14\buffer[21791:0][17610]_inv O=$abc$340334$techmap$shiftx$tb_sobel.v:38$2.$20\buffer[21791:0][16497]_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011000011111010
.gate SB_LUT4 I0=$abc$340334$n97 I1=$abc$340334$n586 I2=i[7] I3=$abc$340334$techmap$shiftx$tb_sobel.v:38$2.$20\buffer[21791:0][16497]_inv O=$abc$340334$techmap$shiftx$tb_sobel.v:38$2.$23\buffer[21791:0][16497]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011000010111011
.gate SB_LUT4 I0=$abc$340334$techmap$shiftx$tb_sobel.v:38$2.$23\buffer[21791:0][16433] I1=$abc$340334$techmap$shiftx$tb_sobel.v:38$2.$23\buffer[21791:0][16497] I2=i[6] I3=i[5] O=$abc$340334$n824
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101011111111
.gate SB_LUT4 I0=i[3] I1=$abc$340334$n828 I2=$abc$340334$n824 I3=i[4] O=$abc$340334$n825
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1110111100000000
.gate SB_LUT4 I0=$abc$340334$techmap$shiftx$tb_sobel.v:38$2.$17\buffer[21791:0][17686]_inv I1=$abc$340334$techmap$shiftx$tb_sobel.v:38$2.$17\buffer[21791:0][16657]_inv I2=i[7] I3=i[8] O=$abc$340334$n826
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111001111110101
.gate SB_LUT4 I0=$abc$340334$n575 I1=$abc$340334$n355 I2=i[6] I3=$abc$340334$n826 O=$abc$340334$n827
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111100011111111
.gate SB_LUT4 I0=$abc$340334$n579 I1=$abc$340334$n572 I2=i[5] I3=$abc$340334$n827 O=$abc$340334$n828
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000110100000000
.gate SB_LUT4 I0=$abc$340334$techmap$shiftx$tb_sobel.v:38$2.$17\buffer[21791:0][16570] I1=$abc$340334$n169 I2=$abc$340334$n258 I3=$abc$340334$n649 O=$abc$340334$techmap$shiftx$tb_sobel.v:38$2.$23\buffer[21791:0][16442]_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011100000000
.gate SB_LUT4 I0=$abc$340334$techmap$shiftx$tb_sobel.v:38$2.$23\buffer[21791:0][16442]_inv I1=$abc$340334$techmap$shiftx$tb_sobel.v:38$2.$23\buffer[21791:0][16506] I2=i[6] I3=i[5] O=$abc$340334$n830
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011101011111111
.gate SB_LUT4 I0=$abc$340334$n677 I1=$abc$340334$n841 I2=$abc$340334$n856 I3=$abc$340334$n660 O=$abc$340334$techmap$shiftx$tb_sobel.v:38$2.$35\buffer[21791:0][16386]_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000101110111011
.gate SB_LUT4 I0=$abc$340334$n710 I1=$abc$340334$n714 I2=i[5] I3=i[4] O=$abc$340334$n837
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1110111111110000
.gate SB_LUT4 I0=$abc$340334$n701 I1=$abc$340334$n700 I2=$abc$340334$n608 I3=$abc$340334$n702 O=$abc$340334$techmap$shiftx$tb_sobel.v:38$2.$23\buffer[21791:0][16466]_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000001101
.gate SB_LUT4 I0=$abc$340334$n708 I1=$abc$340334$n707 I2=$abc$340334$n705 I3=$false O=$abc$340334$techmap$shiftx$tb_sobel.v:38$2.$23\buffer[21791:0][16402]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00000111
.gate SB_LUT4 I0=$abc$340334$techmap$shiftx$tb_sobel.v:38$2.$23\buffer[21791:0][16402] I1=$abc$340334$techmap$shiftx$tb_sobel.v:38$2.$23\buffer[21791:0][16466]_inv I2=i[6] I3=$false O=$abc$340334$techmap$shiftx$tb_sobel.v:38$2.$26\buffer[21791:0][16402]_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11000101
.gate SB_LUT4 I0=$abc$340334$techmap$shiftx$tb_sobel.v:38$2.$26\buffer[21791:0][16402]_inv I1=i[5] I2=i[3] I3=$abc$340334$n837 O=$abc$340334$n841
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000110100000011
.gate SB_LUT4 I0=$abc$340334$n765 I1=$abc$340334$n768 I2=i[4] I3=i[6] O=$abc$340334$n842
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000001100000101
.gate SB_LUT4 I0=$abc$340334$n43 I1=$abc$340334$techmap$shiftx$tb_sobel.v:38$2.$17\buffer[21791:0][17146] I2=$abc$340334$techmap$shiftx$tb_sobel.v:38$2.$14\buffer[21791:0][18634]_inv I3=i[6] O=$abc$340334$n843
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1110111000001111
.gate SB_LUT4 I0=$abc$340334$n430 I1=i[8] I2=$abc$340334$n843 I3=i[6] O=$abc$340334$n844
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0111010111000000
.gate SB_LUT4 I0=i[9] I1=$abc$340334$n612 I2=i[6] I3=$abc$340334$n844 O=$abc$340334$n845
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111101100000011
.gate SB_LUT4 I0=$abc$340334$n845 I1=$abc$340334$n842 I2=$abc$340334$n755 I3=i[3] O=$abc$340334$n846
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011100000000
.gate SB_LUT4 I0=$abc$340334$n58 I1=$abc$340334$techmap$shiftx$tb_sobel.v:38$2.$17\buffer[21791:0][17013] I2=i[8] I3=$abc$340334$n126 O=$abc$340334$n847
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101011111111
.gate SB_LUT4 I0=$abc$340334$n113 I1=$abc$340334$n118 I2=$abc$340334$n847 I3=$abc$340334$n128 O=$abc$340334$techmap$shiftx$tb_sobel.v:38$2.$26\buffer[21791:0][16396]_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000101110111011
.gate SB_LUT4 I0=$abc$340334$techmap$shiftx$tb_sobel.v:38$2.$26\buffer[21791:0][16396]_inv I1=$abc$340334$techmap$shiftx$tb_sobel.v:38$2.$26\buffer[21791:0][16412] I2=i[5] I3=i[4] O=$abc$340334$n849
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000001100001010
.gate SB_LUT4 I0=$abc$340334$n129 I1=$abc$340334$n149 I2=$abc$340334$n790 I3=i[6] O=$abc$340334$n850
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100010011110000
.gate SB_LUT4 I0=$abc$340334$n145 I1=$abc$340334$techmap$shiftx$tb_sobel.v:38$2.$17\buffer[21791:0][17624] I2=i[6] I3=i[8] O=$abc$340334$n851
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111010100111111
.gate SB_LUT4 I0=i[7] I1=$abc$340334$n851 I2=$abc$340334$n850 I3=$abc$340334$n133 O=$abc$340334$techmap$shiftx$tb_sobel.v:38$2.$26\buffer[21791:0][16412]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000010111111
.gate SB_LUT4 I0=i[11] I1=i[9] I2=i[12] I3=i[10] O=$abc$340334$n853
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001000010101110
.gate SB_LUT4 I0=i[8] I1=i[7] I2=$abc$340334$n853 I3=i[9] O=$abc$340334$n854
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1110110011001111
.gate SB_LUT4 I0=$abc$340334$n148 I1=$abc$340334$n658 I2=$abc$340334$n854 I3=i[5] O=$abc$340334$n855
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000011111
.gate SB_LUT4 I0=$abc$340334$n651 I1=$abc$340334$n855 I2=i[4] I3=$abc$340334$n830 O=$abc$340334$n856
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100111111111111
.gate SB_LUT4 I0=$false I1=$false I2=i[0] I3=$false O=$0\i[31:0][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "tb_sobel.v:39|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=i[10] I3=$auto$alumacc.cc:474:replace_alu$12892.C[10] O=$0\i[31:0][10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "tb_sobel.v:39|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$12892.C[10] CO=$auto$alumacc.cc:474:replace_alu$12892.C[11] I0=$false I1=i[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "tb_sobel.v:39|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=i[11] I3=$auto$alumacc.cc:474:replace_alu$12892.C[11] O=$0\i[31:0][11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "tb_sobel.v:39|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$12892.C[11] CO=$auto$alumacc.cc:474:replace_alu$12892.C[12] I0=$false I1=i[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "tb_sobel.v:39|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=i[12] I3=$auto$alumacc.cc:474:replace_alu$12892.C[12] O=$0\i[31:0][12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "tb_sobel.v:39|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=i[3] CO=$auto$alumacc.cc:474:replace_alu$12892.C[5] I0=$false I1=i[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "tb_sobel.v:39|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=i[5] I3=$auto$alumacc.cc:474:replace_alu$12892.C[5] O=$0\i[31:0][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "tb_sobel.v:39|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$12892.C[5] CO=$auto$alumacc.cc:474:replace_alu$12892.C[6] I0=$false I1=i[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "tb_sobel.v:39|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=i[6] I3=$auto$alumacc.cc:474:replace_alu$12892.C[6] O=$0\i[31:0][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "tb_sobel.v:39|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$12892.C[6] CO=$auto$alumacc.cc:474:replace_alu$12892.C[7] I0=$false I1=i[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "tb_sobel.v:39|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=i[7] I3=$auto$alumacc.cc:474:replace_alu$12892.C[7] O=$0\i[31:0][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "tb_sobel.v:39|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$12892.C[7] CO=$auto$alumacc.cc:474:replace_alu$12892.C[8] I0=$false I1=i[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "tb_sobel.v:39|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=i[8] I3=$auto$alumacc.cc:474:replace_alu$12892.C[8] O=$0\i[31:0][8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "tb_sobel.v:39|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$12892.C[8] CO=$auto$alumacc.cc:474:replace_alu$12892.C[9] I0=$false I1=i[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "tb_sobel.v:39|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=i[9] I3=$auto$alumacc.cc:474:replace_alu$12892.C[9] O=$0\i[31:0][9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "tb_sobel.v:39|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$12892.C[9] CO=$auto$alumacc.cc:474:replace_alu$12892.C[10] I0=$false I1=i[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "tb_sobel.v:39|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_DFF C=clk D=$0\b0[0:0] Q=b0
.attr module_not_derived 00000000000000000000000000000001
.attr src "tb_sobel.v:37|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=$0\b1[0:0] Q=b1
.attr module_not_derived 00000000000000000000000000000001
.attr src "tb_sobel.v:37|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=$0\b2[0:0] Q=b2
.attr module_not_derived 00000000000000000000000000000001
.attr src "tb_sobel.v:37|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=$0\b3[0:0] Q=b3
.attr module_not_derived 00000000000000000000000000000001
.attr src "tb_sobel.v:37|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=$0\b4[0:0] Q=b4
.attr module_not_derived 00000000000000000000000000000001
.attr src "tb_sobel.v:37|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=$0\b5[0:0] Q=b5
.attr module_not_derived 00000000000000000000000000000001
.attr src "tb_sobel.v:37|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=$0\b6[0:0] Q=b6
.attr module_not_derived 00000000000000000000000000000001
.attr src "tb_sobel.v:37|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=$0\b7[0:0] Q=b7
.attr module_not_derived 00000000000000000000000000000001
.attr src "tb_sobel.v:37|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=$0\i[31:0][0] Q=i[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "tb_sobel.v:37|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=$0\i[31:0][3] Q=i[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "tb_sobel.v:37|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFE C=clk D=$0\i[31:0][4] E=i[3] Q=i[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "tb_sobel.v:37|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFF C=clk D=$0\i[31:0][5] Q=i[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "tb_sobel.v:37|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=$0\i[31:0][6] Q=i[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "tb_sobel.v:37|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=$0\i[31:0][7] Q=i[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "tb_sobel.v:37|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=$0\i[31:0][8] Q=i[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "tb_sobel.v:37|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=$0\i[31:0][9] Q=i[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "tb_sobel.v:37|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=$0\i[31:0][10] Q=i[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "tb_sobel.v:37|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=$0\i[31:0][11] Q=i[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "tb_sobel.v:37|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=$0\i[31:0][12] Q=i[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "tb_sobel.v:37|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.names $false i[1]
1 1
.names $false i[2]
1 1
.names $undef i[13]
1 1
.names $undef i[14]
1 1
.names $undef i[15]
1 1
.names $undef i[16]
1 1
.names $undef i[17]
1 1
.names $undef i[18]
1 1
.names $undef i[19]
1 1
.names $undef i[20]
1 1
.names $undef i[21]
1 1
.names $undef i[22]
1 1
.names $undef i[23]
1 1
.names $undef i[24]
1 1
.names $undef i[25]
1 1
.names $undef i[26]
1 1
.names $undef i[27]
1 1
.names $undef i[28]
1 1
.names $undef i[29]
1 1
.names $undef i[30]
1 1
.names $undef i[31]
1 1
.end
