// SPDX-License-Identifier: GPL-2.0-only
/* Copyright (c) 2026 NVIDIA Corporation & Affiliates */
/*
 * CXL reset support in the PCI core: cache the HDM decoder state of a CXL
 * memory device at enumeration, implement CXL Device Reset, and restore the
 * cached state afterwards without a CXL driver. HDM register formats and
 * programming live in drivers/cxl.
 */
#include <linux/bitfield.h>
#include <linux/cleanup.h>
#include <linux/delay.h>
#include <linux/errno.h>
#include <linux/io.h>
#include <linux/ioport.h>
#include <linux/iommu.h>
#include <linux/jiffies.h>
#include <linux/kernel.h>
#include <linux/memregion.h>
#include <linux/overflow.h>
#include <linux/pci.h>
#include <linux/slab.h>

#include <cxl/hdm.h>
#include <cxl/pci.h>

#include "pci.h"

/* Find the CXL Device DVSEC and read its capability register. */
static int cxl_pci_device_dvsec(struct pci_dev *pdev, u16 *dvsec, u16 *cap)
{
	int rc;

	*dvsec = pci_find_dvsec_capability(pdev, PCI_VENDOR_ID_CXL,
					   PCI_DVSEC_CXL_DEVICE);
	if (!*dvsec)
		return -ENOTTY;

	rc = pci_read_config_word(pdev, *dvsec + PCI_DVSEC_CXL_CAP, cap);
	if (rc)
		return pcibios_err_to_errno(rc);
	if (PCI_POSSIBLE_ERROR(*cap))
		return -ENODEV;

	return 0;
}

static bool cxl_pci_bar_assigned(struct pci_dev *pdev, int bar)
{
	struct resource *res = &pdev->resource[bar];

	return pci_resource_len(pdev, bar) &&
	       !(res->flags & (IORESOURCE_UNSET | IORESOURCE_DISABLED)) &&
	       resource_type(res) == IORESOURCE_MEM && res->start && res->end;
}

static void __iomem *cxl_pci_hdm_map_regs(struct pci_dev *pdev,
					  struct cxl_register_map *map,
					  resource_size_t *hdm_offset,
					  int *decoder_count)
{
	struct cxl_reg_map *hdm_map = &map->component_map.hdm_decoder;
	void __iomem *hdm;
	int rc;

	/* cxl_setup_regs() populates hdm_map, including its valid bit. */
	rc = cxl_setup_regs(map);
	if (rc)
		return ERR_PTR(rc);
	if (!hdm_map->valid)
		return ERR_PTR(-ENODEV);
	if (hdm_map->offset > map->max_size ||
	    hdm_map->size > map->max_size - hdm_map->offset)
		return ERR_PTR(-ENXIO);
	if (check_add_overflow(map->bar_offset,
			       (resource_size_t)hdm_map->offset, hdm_offset))
		return ERR_PTR(-EOVERFLOW);

	hdm = ioremap(map->resource + hdm_map->offset, hdm_map->size);
	if (!hdm)
		return ERR_PTR(-ENOMEM);

	*decoder_count = cxl_hdm_decoder_count_mapped(&pdev->dev, hdm,
					      hdm_map->size);
	if (*decoder_count < 0) {
		iounmap(hdm);
		return ERR_PTR(*decoder_count);
	}

	return hdm;
}

static struct cxl_hdm_info *__cxl_pci_hdm_read_info(struct pci_dev *pdev,
						    struct cxl_register_map *map,
						    int dvsec)
{
	struct cxl_reg_map *hdm_map = &map->component_map.hdm_decoder;
	resource_size_t hdm_offset;
	void __iomem *hdm;
	int decoder_count;
	u16 dvsec_ctrl;
	int rc;

	hdm = cxl_pci_hdm_map_regs(pdev, map, &hdm_offset, &decoder_count);
	if (IS_ERR(hdm))
		return ERR_CAST(hdm);

	rc = pci_read_config_word(pdev, dvsec + PCI_DVSEC_CXL_CTRL,
				  &dvsec_ctrl);
	if (rc) {
		rc = pcibios_err_to_errno(rc);
		goto out_unmap;
	}

	struct cxl_hdm_info *info =
		kzalloc_flex(*info, settings, decoder_count, GFP_KERNEL);
	if (!info) {
		rc = -ENOMEM;
		goto out_unmap;
	}

	info->decoder_count = decoder_count;
	info->hdm_bar = map->bar;
	info->hdm_offset = hdm_offset;
	info->hdm_size = hdm_map->size;
	info->dvsec = dvsec;
	info->dvsec_ctrl = dvsec_ctrl;
	info->dvsec_ctrl_valid = true;

	rc = cxl_hdm_read_state(&pdev->dev, hdm, info);
	if (rc)
		goto out_free;

	iounmap(hdm);
	return info;

out_free:
	kfree(info);
out_unmap:
	iounmap(hdm);
	return ERR_PTR(rc);
}

static struct cxl_hdm_info *cxl_pci_hdm_read_info(struct pci_dev *pdev,
						  struct cxl_register_map *map,
						  int dvsec)
{
	struct cxl_hdm_info *info;
	u16 command;
	int rc;

	guard(pci_dev)(pdev);

	rc = pci_read_config_word(pdev, PCI_COMMAND, &command);
	if (rc)
		return ERR_PTR(pcibios_err_to_errno(rc));

	if (command & PCI_COMMAND_MEMORY)
		return __cxl_pci_hdm_read_info(pdev, map, dvsec);

	rc = pci_write_config_word(pdev, PCI_COMMAND,
				   command | PCI_COMMAND_MEMORY);
	if (rc)
		return ERR_PTR(pcibios_err_to_errno(rc));

	info = __cxl_pci_hdm_read_info(pdev, map, dvsec);
	rc = pci_write_config_word(pdev, PCI_COMMAND, command);
	if (!rc)
		return info;

	pci_err(pdev,
		"failed to restore PCI_COMMAND after CXL HDM cache init: %d\n",
		pcibios_err_to_errno(rc));
	if (IS_ERR(info))
		return info;

	kfree(info);
	return ERR_PTR(pcibios_err_to_errno(rc));
}

static int __pci_cxl_hdm_cache_init(struct pci_dev *pdev)
{
	struct cxl_register_map map = { };
	u16 dvsec, cap;
	int rc;

	/* Avoid duplicate MMIO reads when the cache is already present. */
	if (cxl_hdm_cache_present(&pdev->hdm))
		return 0;

	rc = cxl_pci_device_dvsec(pdev, &dvsec, &cap);
	if (rc == -ENOTTY)
		return 0;
	if (rc)
		return rc;
	if (!(cap & PCI_DVSEC_CXL_MEM_CAPABLE) ||
	    !cxl_dvsec_hdm_count_valid(FIELD_GET(PCI_DVSEC_CXL_HDM_COUNT, cap)))
		return 0;

	rc = cxl_find_regblock(pdev, CXL_REGLOC_RBI_COMPONENT, &map);
	if (rc)
		return rc;
	if (map.bar < 0 || map.bar >= PCI_STD_NUM_BARS ||
	    !cxl_pci_bar_assigned(pdev, map.bar))
		return -ENODEV;

	struct cxl_hdm_info *read_info =
		cxl_pci_hdm_read_info(pdev, &map, dvsec);
	if (IS_ERR(read_info))
		return PTR_ERR(read_info);

	/* Another initializer may have published while we read MMIO. */
	cxl_hdm_cache_publish(&pdev->hdm, read_info);

	return 0;
}

void pci_cxl_hdm_cache_init(struct pci_dev *pdev)
{
	int rc;

	rc = __pci_cxl_hdm_cache_init(pdev);
	if (rc)
		pci_dbg(pdev, "CXL HDM cache init failed: %d\n", rc);
}

void pci_cxl_hdm_cache_release(struct pci_dev *pdev)
{
	cxl_hdm_cache_release(&pdev->hdm);
}

static void __iomem *cxl_pci_hdm_ioremap_current(struct pci_dev *pdev,
						 int bar,
						 resource_size_t offset,
						 resource_size_t size)
{
	struct resource *res;
	resource_size_t hdm_start;
	void __iomem *hdm;

	if (bar < 0 || bar >= PCI_STD_NUM_BARS || !size)
		return IOMEM_ERR_PTR(-EINVAL);
	if (!cxl_pci_bar_assigned(pdev, bar))
		return IOMEM_ERR_PTR(-ENODEV);

	res = &pdev->resource[bar];
	if (offset > resource_size(res) || size > resource_size(res) - offset)
		return IOMEM_ERR_PTR(-ENODEV);
	if (check_add_overflow(res->start, offset, &hdm_start))
		return IOMEM_ERR_PTR(-EOVERFLOW);

	hdm = ioremap(hdm_start, size);
	if (!hdm) {
		pci_err(pdev, "failed to remap CXL HDM decoder registers\n");
		return IOMEM_ERR_PTR(-ENOMEM);
	}

	return hdm;
}

static void cxl_restore_pci_state_for_hdm_restore(struct pci_dev *pdev,
						  u16 *command)
{
	u32 saved_config = pdev->saved_config_space[PCI_COMMAND / 4];
	u32 restore_config;

	device_lock_assert(&pdev->dev);
	*command = saved_config & 0xffff;

	/*
	 * Restore BARs and the related PCI state needed to reach HDM MMIO.
	 * Temporarily alter the saved command value so that
	 * pci_restore_state() enables MSE but cannot enable BME or INTx before
	 * CXL state restoration completes. Preserve the original saved value
	 * for the outer PCI reset path.
	 */
	restore_config = saved_config | PCI_COMMAND_MEMORY |
			 PCI_COMMAND_INTX_DISABLE;
	restore_config &= ~PCI_COMMAND_MASTER;

	pdev->saved_config_space[PCI_COMMAND / 4] = restore_config;
	pci_restore_state(pdev);
	pdev->saved_config_space[PCI_COMMAND / 4] = saved_config;
}

static int cxl_restore_dvsec_ctrl(struct pci_dev *pdev,
				  const struct cxl_hdm_info *snapshot)
{
	int rc;

	if (!snapshot->dvsec_ctrl_valid) {
		pci_err(pdev, "CXL DVSEC control snapshot is invalid\n");
		return -ENXIO;
	}

	rc = pci_write_config_word(pdev, snapshot->dvsec + PCI_DVSEC_CXL_CTRL,
				   snapshot->dvsec_ctrl);
	if (rc) {
		rc = pcibios_err_to_errno(rc);
		pci_err(pdev, "failed to restore CXL DVSEC control: %d\n", rc);
	}

	return rc;
}

static int cxl_restore_state(struct pci_dev *pdev,
			     const struct cxl_hdm_info *snapshot)
{
	void __iomem *hdm;
	int rc;

	hdm = cxl_pci_hdm_ioremap_current(pdev, snapshot->hdm_bar,
					  snapshot->hdm_offset,
					  snapshot->hdm_size);
	if (IS_ERR(hdm)) {
		pci_err(pdev, "failed to map CXL HDM state for restore: %ld\n",
			PTR_ERR(hdm));
		return PTR_ERR(hdm);
	}

	rc = cxl_hdm_restore_state(&pdev->dev, hdm, snapshot);
	iounmap(hdm);
	if (rc)
		return rc;

	return cxl_restore_dvsec_ctrl(pdev, snapshot);
}

static void cxl_reset_save_disabled_state(struct pci_dev *pdev)
{
	u32 *saved_command = &pdev->saved_config_space[PCI_COMMAND / 4];
	int rc;

	rc = pci_write_config_word(pdev, PCI_COMMAND, PCI_COMMAND_INTX_DISABLE);
	if (rc)
		pci_err(pdev,
			"failed to disable device after CXL reset failure: %d\n",
			pcibios_err_to_errno(rc));

	/* Preserve the pre-reset snapshot if PCI state has not been restored. */
	if (!pdev->state_saved) {
		rc = pci_save_state(pdev);
		if (rc)
			pci_err(pdev,
				"failed to save disabled state after CXL reset failure: %d\n",
				rc);
	}

	/* Ensure the outer PCI restore cannot re-enable MSE or BME. */
	*saved_command &= GENMASK(31, 16);
	*saved_command |= PCI_COMMAND_INTX_DISABLE;
}

static int cxl_reset_save_restored_state(struct pci_dev *pdev, u16 command)
{
	int rc;

	rc = pci_write_config_word(pdev, PCI_COMMAND, command);
	if (rc) {
		rc = pcibios_err_to_errno(rc);
		pci_err(pdev, "failed to restore PCI command state: %d\n", rc);
		cxl_reset_save_disabled_state(pdev);
		return rc;
	}

	rc = pci_save_state(pdev);
	if (rc) {
		pci_err(pdev, "failed to save restored state after CXL reset: %d\n",
			rc);
		cxl_reset_save_disabled_state(pdev);
	}

	return rc;
}

/*
 * CXL r4.0 sec 9.7.2 defines the reset completion timeout encodings.
 * Sec 9.7.3 leaves config-space access behavior undefined for 100 ms after
 * initiating CXL Reset, then limits software to CXL Status2 access until
 * reset completion, timeout, or error.
 */
#define CXL_RESET_RRS_WAIT_MS 100
#define CXL_RESET_STATUS_POLL_MS 20
#define CXL_RESET_MAX_WAIT_MS 20000
static const u32 cxl_reset_timeout_ms[] = {
	10, 100, 1000, 10000, 100000,
};

#define CXL_CACHE_WBI_TIMEOUT_US 100000
#define CXL_CACHE_WBI_POLL_US 100

#define CXL_RESET_CTRL2_CMD_MASK \
	(PCI_DVSEC_CXL_INIT_CACHE_WBI | PCI_DVSEC_CXL_INIT_CXL_RST)

static int cxl_reset_update_ctrl2_no_replay(struct pci_dev *pdev, int dvsec,
					    u16 set, u16 clear)
{
	u16 ctrl2;
	int rc;

	rc = pci_read_config_word(pdev, dvsec + PCI_DVSEC_CXL_CTRL2, &ctrl2);
	if (rc)
		return pcibios_err_to_errno(rc);
	if (PCI_POSSIBLE_ERROR(ctrl2))
		return -ENODEV;

	/*
	 * INIT_CACHE_WBI and INIT_CXL_RST are commands. Do not replay a command
	 * that remains set in the value read back while updating persistent
	 * Control2 state.
	 */
	ctrl2 &= ~CXL_RESET_CTRL2_CMD_MASK;
	ctrl2 &= ~clear;
	ctrl2 |= set;

	rc = pci_write_config_word(pdev, dvsec + PCI_DVSEC_CXL_CTRL2, ctrl2);
	if (rc)
		return pcibios_err_to_errno(rc);

	return 0;
}

static int cxl_reset_wait_cache_wbi(struct pci_dev *pdev, int dvsec)
{
	unsigned long deadline;
	u16 status2;
	int rc;

	rc = cxl_reset_update_ctrl2_no_replay(pdev, dvsec,
					      PCI_DVSEC_CXL_INIT_CACHE_WBI, 0);
	if (rc)
		return rc;

	deadline = jiffies + usecs_to_jiffies(CXL_CACHE_WBI_TIMEOUT_US);
	while (time_before(jiffies, deadline)) {
		usleep_range(CXL_CACHE_WBI_POLL_US,
			     CXL_CACHE_WBI_POLL_US * 2);

		rc = pci_read_config_word(pdev, dvsec + PCI_DVSEC_CXL_STATUS2,
					  &status2);
		if (rc)
			return pcibios_err_to_errno(rc);
		if (PCI_POSSIBLE_ERROR(status2))
			return -ENODEV;
		if (status2 & PCI_DVSEC_CXL_CACHE_INV)
			return 0;
	}

	/* Do not miss completion concurrent with the polling deadline. */
	rc = pci_read_config_word(pdev, dvsec + PCI_DVSEC_CXL_STATUS2,
				  &status2);
	if (rc)
		return pcibios_err_to_errno(rc);
	if (PCI_POSSIBLE_ERROR(status2))
		return -ENODEV;
	if (status2 & PCI_DVSEC_CXL_CACHE_INV)
		return 0;

	return -ETIMEDOUT;
}

static int cxl_reset_disable_cache(struct pci_dev *pdev, int dvsec, u16 cap)
{
	int rc;

	rc = cxl_reset_update_ctrl2_no_replay(pdev, dvsec,
					      PCI_DVSEC_CXL_DISABLE_CACHING, 0);
	if (rc || !(cap & PCI_DVSEC_CXL_CACHE_WBI_CAPABLE))
		return rc;

	return cxl_reset_wait_cache_wbi(pdev, dvsec);
}

static int cxl_reset_restore_cache_policy(struct pci_dev *pdev, int dvsec,
					  u16 saved_ctrl2)
{
	int rc;

	rc = cxl_reset_update_ctrl2_no_replay(pdev, dvsec,
					      saved_ctrl2 & PCI_DVSEC_CXL_DISABLE_CACHING,
					      PCI_DVSEC_CXL_DISABLE_CACHING);
	if (rc)
		pci_err(pdev, "failed to restore CXL cache policy: %d\n", rc);

	return rc;
}

static int cxl_reset_wait_done(struct pci_dev *pdev, int dvsec, u16 cap)
{
	unsigned long deadline;
	u32 timeout_ms;
	u16 status2;
	int idx, rc;

	idx = FIELD_GET(PCI_DVSEC_CXL_RST_TIMEOUT, cap);
	if (idx >= ARRAY_SIZE(cxl_reset_timeout_ms)) {
		pci_warn(pdev,
			 "unknown CXL reset timeout encoding %d; using %u ms\n",
			 idx, CXL_RESET_MAX_WAIT_MS);
		idx = ARRAY_SIZE(cxl_reset_timeout_ms) - 1;
	}

	/* Allow one retry after the mandatory 100 ms quiet period. */
	timeout_ms = clamp_t(u32, cxl_reset_timeout_ms[idx],
			     CXL_RESET_RRS_WAIT_MS + CXL_RESET_STATUS_POLL_MS,
			     CXL_RESET_MAX_WAIT_MS);
	msleep(CXL_RESET_RRS_WAIT_MS);
	deadline = jiffies + msecs_to_jiffies(timeout_ms -
					      CXL_RESET_RRS_WAIT_MS);

	for (;;) {
		rc = pci_read_config_word(pdev, dvsec + PCI_DVSEC_CXL_STATUS2,
					  &status2);
		if (rc)
			return pcibios_err_to_errno(rc);
		if (status2 != U16_MAX) {
			if (status2 & PCI_DVSEC_CXL_RST_ERR)
				return -EIO;
			if (status2 & PCI_DVSEC_CXL_RST_DONE)
				return 0;
		}

		if (time_after_eq(jiffies, deadline))
			return -ETIMEDOUT;

		msleep(CXL_RESET_STATUS_POLL_MS);
	}
}

static int cxl_clear_memory(struct pci_dev *pdev, int dvsec, bool initiate)
{
	if (initiate)
		return cxl_reset_update_ctrl2_no_replay(pdev, dvsec,
						      PCI_DVSEC_CXL_INIT_CXL_RST |
						      PCI_DVSEC_CXL_RST_MEM_CLR_EN,
						      0);

	return cxl_reset_update_ctrl2_no_replay(pdev, dvsec, 0,
					      PCI_DVSEC_CXL_RST_MEM_CLR_EN);
}

static int __cxl_reset_execute(struct pci_dev *pdev, int dvsec, u16 cap,
			      const struct cxl_hdm_info *snapshot,
			      struct cxl_hdm_quiesce *q,
			      u16 *command)
{
	int rc, rc2;

	if (!pci_wait_for_pending_transaction(pdev)) {
		pci_err(pdev, "timed out waiting for pending transactions\n");
		return -ETIMEDOUT;
	}

	rc = pci_dev_reset_iommu_prepare(pdev);
	if (rc) {
		pci_err(pdev, "failed to stop IOMMU for CXL reset: %d\n", rc);
		return rc;
	}

	rc = cxl_clear_memory(pdev, dvsec, true);
	if (!rc)
		rc = cxl_reset_wait_done(pdev, dvsec, cap);

	/* Always clear Memory Clear; successful cleanup must not hide reset failure. */
	rc2 = cxl_clear_memory(pdev, dvsec, false);
	if (rc2)
		pci_err(pdev, "failed to clear CXL Reset Memory Clear: %d\n", rc2);
	rc = rc ?: rc2;

	if (!rc) {
		cxl_restore_pci_state_for_hdm_restore(pdev, command);
		rc = cxl_restore_state(pdev, snapshot);
	}

	rc2 = cxl_hdm_quiesce_flush(q);
	rc = rc ?: rc2;
	if (rc)
		cxl_reset_save_disabled_state(pdev);

	pci_dev_reset_iommu_done(pdev);
	return rc;
}

static int cxl_reset_quiesced(struct pci_dev *pdev, int dvsec, u16 cap)
	__must_hold(cxl_region_quiesce)
{
	struct cxl_hdm_info *snapshot __free(kfree) = NULL;
	struct cxl_hdm_quiesce q;
	u16 command, saved_ctrl2;
	int rc, rc2;

	rc = pci_read_config_word(pdev, dvsec + PCI_DVSEC_CXL_CTRL2, &saved_ctrl2);
	if (rc)
		return pcibios_err_to_errno(rc);
	if (PCI_POSSIBLE_ERROR(saved_ctrl2))
		return -ENODEV;

	snapshot = cxl_hdm_cache_snapshot(&pdev->hdm);
	if (IS_ERR(snapshot)) {
		pci_err(pdev, "CXL HDM decoder state unavailable: %ld\n",
			PTR_ERR(snapshot));
		return PTR_ERR(snapshot);
	}

	rc = cxl_hdm_quiesce_prepare(&pdev->dev, &q, snapshot);
	if (rc) {
		cxl_hdm_quiesce_destroy(&q);
		return rc;
	}

	rc = cxl_reset_disable_cache(pdev, dvsec, cap);
	if (!rc)
		rc = __cxl_reset_execute(pdev, dvsec, cap, snapshot, &q,
					 &command);
	/* Restore cache policy after any attempt to disable caching. */
	rc2 = cxl_reset_restore_cache_policy(pdev, dvsec, saved_ctrl2);
	cxl_hdm_quiesce_destroy(&q);
	if (rc)
		return rc;
	if (rc2) {
		cxl_reset_save_disabled_state(pdev);
		return rc2;
	}

	return cxl_reset_save_restored_state(pdev, command);
}

static int cxl_reset_execute(struct pci_dev *pdev, int dvsec, u16 cap)
{
	int rc;

	cxl_region_quiesce_lock();
	rc = cxl_reset_quiesced(pdev, dvsec, cap);
	cxl_region_quiesce_unlock();

	return rc;
}

int cxl_reset_function(struct pci_dev *pdev, bool probe)
{
	u16 dvsec, cap, ctrl;
	int rc;

	rc = cxl_pci_device_dvsec(pdev, &dvsec, &cap);
	if (rc)
		return probe ? -ENOTTY : rc;
	if (!(cap & PCI_DVSEC_CXL_CACHE_CAPABLE) ||
	    !(cap & PCI_DVSEC_CXL_MEM_CAPABLE) ||
	    !(cap & PCI_DVSEC_CXL_RST_CAPABLE) ||
	    !(cap & PCI_DVSEC_CXL_RST_MEM_CLR_CAPABLE))
		return -ENOTTY;

	rc = pci_read_config_word(pdev, dvsec + PCI_DVSEC_CXL_CTRL, &ctrl);
	if (rc)
		return probe ? -ENOTTY : pcibios_err_to_errno(rc);
	if (PCI_POSSIBLE_ERROR(ctrl))
		return probe ? -ENOTTY : -ENODEV;
	if (!(ctrl & PCI_DVSEC_CXL_CACHE_ENABLE) ||
	    !(ctrl & PCI_DVSEC_CXL_MEM_ENABLE))
		return -ENOTTY;

	if (pdev->multifunction || pci_num_vf(pdev))
		return -ENOTTY;

	if (probe)
		return 0;

	/* The cache is owned by @pdev and does not require a bound CXL driver. */
	if (!cxl_hdm_cache_present(&pdev->hdm))
		return -ENOTTY;

	/* Memory decoded through DVSEC ranges has no HPA ranges to quiesce. */
	if (cxl_hdm_cache_dvsec_decode(&pdev->hdm))
		return -ENOTTY;

	if (!cpu_cache_has_invalidate_memregion())
		return -ENOTTY;

	/* Raw reset callers may not have saved the PCI state needed for restore. */
	if (!pdev->state_saved) {
		pci_err(pdev, "CXL reset requires saved PCI state\n");
		return -EINVAL;
	}

	return cxl_reset_execute(pdev, dvsec, cap);
}
