#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Tue Mar 30 13:51:03 2021
# Process ID: 26108
# Current directory: D:/Documents/pPIM/pPIM_ISA
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent8020 D:\Documents\pPIM\pPIM_ISA\pPIM_ISA.xpr
# Log file: D:/Documents/pPIM/pPIM_ISA/vivado.log
# Journal file: D:/Documents/pPIM/pPIM_ISA\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/Documents/pPIM/pPIM_ISA/pPIM_ISA.xpr
WARNING: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'D:/Documents/pPIM/pPIM_ISA/pPIM_ISA.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Application/Xiline/Vivado/2020.2/data/ip'.
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Documents/pPIM/pPIM_ISA/pPIM_ISA.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'microtableTB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Documents/pPIM/pPIM_ISA/pPIM_ISA.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj microtableTB_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Documents/pPIM/pPIM_ISA/pPIM_ISA.sim/sim_1/behav/xsim'
"xelab -wto a83c479ceb964a6e978d303a9b0b4e8e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot microtableTB_behav xil_defaultlib.microtableTB xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Application/Xiline/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto a83c479ceb964a6e978d303a9b0b4e8e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot microtableTB_behav xil_defaultlib.microtableTB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 5 for port 'address' [D:/Documents/pPIM/pPIM_ISA/pPIM_ISA.srcs/sim_1/new/microtableTB.v:27]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 32 for port 'data' [D:/Documents/pPIM/pPIM_ISA/pPIM_ISA.srcs/sim_1/new/microtableTB.v:29]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Documents/pPIM/pPIM_ISA/pPIM_ISA.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "microtableTB_behav -key {Behavioral:sim_1:Functional:microtableTB} -tclbatch {microtableTB.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source microtableTB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'microtableTB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 1014.707 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Documents/pPIM/pPIM_ISA/pPIM_ISA.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'microtableTB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Documents/pPIM/pPIM_ISA/pPIM_ISA.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj microtableTB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/pPIM/pPIM_ISA/pPIM_ISA.srcs/sources_1/new/Microtable.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Microtable
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/pPIM/pPIM_ISA/pPIM_ISA.srcs/sim_1/new/microtableTB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module microtableTB
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Documents/pPIM/pPIM_ISA/pPIM_ISA.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Documents/pPIM/pPIM_ISA/pPIM_ISA.sim/sim_1/behav/xsim'
"xelab -wto a83c479ceb964a6e978d303a9b0b4e8e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot microtableTB_behav xil_defaultlib.microtableTB xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Application/Xiline/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto a83c479ceb964a6e978d303a9b0b4e8e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot microtableTB_behav xil_defaultlib.microtableTB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 5 for port 'address' [D:/Documents/pPIM/pPIM_ISA/pPIM_ISA.srcs/sim_1/new/microtableTB.v:27]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 32 for port 'data' [D:/Documents/pPIM/pPIM_ISA/pPIM_ISA.srcs/sim_1/new/microtableTB.v:29]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Microtable
Compiling module xil_defaultlib.microtableTB
Compiling module xil_defaultlib.glbl
Built simulation snapshot microtableTB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1014.707 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Documents/pPIM/pPIM_ISA/pPIM_ISA.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'microtableTB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Documents/pPIM/pPIM_ISA/pPIM_ISA.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj microtableTB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/pPIM/pPIM_ISA/pPIM_ISA.srcs/sources_1/new/Microtable.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Microtable
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/pPIM/pPIM_ISA/pPIM_ISA.srcs/sim_1/new/microtableTB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module microtableTB
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Documents/pPIM/pPIM_ISA/pPIM_ISA.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Documents/pPIM/pPIM_ISA/pPIM_ISA.sim/sim_1/behav/xsim'
"xelab -wto a83c479ceb964a6e978d303a9b0b4e8e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot microtableTB_behav xil_defaultlib.microtableTB xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Application/Xiline/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto a83c479ceb964a6e978d303a9b0b4e8e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot microtableTB_behav xil_defaultlib.microtableTB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 5 for port 'address' [D:/Documents/pPIM/pPIM_ISA/pPIM_ISA.srcs/sim_1/new/microtableTB.v:27]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Microtable
Compiling module xil_defaultlib.microtableTB
Compiling module xil_defaultlib.glbl
Built simulation snapshot microtableTB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1014.707 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Documents/pPIM/pPIM_ISA/pPIM_ISA.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'microtableTB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Documents/pPIM/pPIM_ISA/pPIM_ISA.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj microtableTB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/pPIM/pPIM_ISA/pPIM_ISA.srcs/sources_1/new/Microtable.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Microtable
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/pPIM/pPIM_ISA/pPIM_ISA.srcs/sim_1/new/microtableTB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module microtableTB
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Documents/pPIM/pPIM_ISA/pPIM_ISA.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Documents/pPIM/pPIM_ISA/pPIM_ISA.sim/sim_1/behav/xsim'
"xelab -wto a83c479ceb964a6e978d303a9b0b4e8e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot microtableTB_behav xil_defaultlib.microtableTB xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Application/Xiline/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto a83c479ceb964a6e978d303a9b0b4e8e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot microtableTB_behav xil_defaultlib.microtableTB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 5 for port 'address' [D:/Documents/pPIM/pPIM_ISA/pPIM_ISA.srcs/sim_1/new/microtableTB.v:27]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Microtable
Compiling module xil_defaultlib.microtableTB
Compiling module xil_defaultlib.glbl
Built simulation snapshot microtableTB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1014.707 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Documents/pPIM/pPIM_ISA/pPIM_ISA.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'microtableTB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Documents/pPIM/pPIM_ISA/pPIM_ISA.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj microtableTB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/pPIM/pPIM_ISA/pPIM_ISA.srcs/sources_1/new/Microtable.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Microtable
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/pPIM/pPIM_ISA/pPIM_ISA.srcs/sim_1/new/microtableTB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module microtableTB
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Documents/pPIM/pPIM_ISA/pPIM_ISA.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Documents/pPIM/pPIM_ISA/pPIM_ISA.sim/sim_1/behav/xsim'
"xelab -wto a83c479ceb964a6e978d303a9b0b4e8e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot microtableTB_behav xil_defaultlib.microtableTB xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Application/Xiline/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto a83c479ceb964a6e978d303a9b0b4e8e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot microtableTB_behav xil_defaultlib.microtableTB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 5 for port 'address' [D:/Documents/pPIM/pPIM_ISA/pPIM_ISA.srcs/sim_1/new/microtableTB.v:27]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Microtable
Compiling module xil_defaultlib.microtableTB
Compiling module xil_defaultlib.glbl
Built simulation snapshot microtableTB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1014.707 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Documents/pPIM/pPIM_ISA/pPIM_ISA.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'microtableTB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Documents/pPIM/pPIM_ISA/pPIM_ISA.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj microtableTB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/pPIM/pPIM_ISA/pPIM_ISA.srcs/sources_1/new/Microtable.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Microtable
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/pPIM/pPIM_ISA/pPIM_ISA.srcs/sim_1/new/microtableTB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module microtableTB
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Documents/pPIM/pPIM_ISA/pPIM_ISA.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Documents/pPIM/pPIM_ISA/pPIM_ISA.sim/sim_1/behav/xsim'
"xelab -wto a83c479ceb964a6e978d303a9b0b4e8e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot microtableTB_behav xil_defaultlib.microtableTB xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Application/Xiline/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto a83c479ceb964a6e978d303a9b0b4e8e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot microtableTB_behav xil_defaultlib.microtableTB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 5 for port 'address' [D:/Documents/pPIM/pPIM_ISA/pPIM_ISA.srcs/sim_1/new/microtableTB.v:28]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Microtable
Compiling module xil_defaultlib.microtableTB
Compiling module xil_defaultlib.glbl
Built simulation snapshot microtableTB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1014.707 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Documents/pPIM/pPIM_ISA/pPIM_ISA.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'microtableTB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Documents/pPIM/pPIM_ISA/pPIM_ISA.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj microtableTB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/pPIM/pPIM_ISA/pPIM_ISA.srcs/sources_1/new/Microtable.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Microtable
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/pPIM/pPIM_ISA/pPIM_ISA.srcs/sim_1/new/microtableTB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module microtableTB
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Documents/pPIM/pPIM_ISA/pPIM_ISA.sim/sim_1/behav/xsim'
"xelab -wto a83c479ceb964a6e978d303a9b0b4e8e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot microtableTB_behav xil_defaultlib.microtableTB xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Application/Xiline/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto a83c479ceb964a6e978d303a9b0b4e8e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot microtableTB_behav xil_defaultlib.microtableTB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 5 for port 'address' [D:/Documents/pPIM/pPIM_ISA/pPIM_ISA.srcs/sim_1/new/microtableTB.v:28]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Microtable
Compiling module xil_defaultlib.microtableTB
Compiling module xil_defaultlib.glbl
Built simulation snapshot microtableTB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Documents/pPIM/pPIM_ISA/pPIM_ISA.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "microtableTB_behav -key {Behavioral:sim_1:Functional:microtableTB} -tclbatch {microtableTB.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source microtableTB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'microtableTB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Documents/pPIM/pPIM_ISA/pPIM_ISA.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'microtableTB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Documents/pPIM/pPIM_ISA/pPIM_ISA.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj microtableTB_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Documents/pPIM/pPIM_ISA/pPIM_ISA.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Documents/pPIM/pPIM_ISA/pPIM_ISA.sim/sim_1/behav/xsim'
"xelab -wto a83c479ceb964a6e978d303a9b0b4e8e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot microtableTB_behav xil_defaultlib.microtableTB xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Application/Xiline/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto a83c479ceb964a6e978d303a9b0b4e8e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot microtableTB_behav xil_defaultlib.microtableTB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 5 for port 'address' [D:/Documents/pPIM/pPIM_ISA/pPIM_ISA.srcs/sim_1/new/microtableTB.v:28]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1014.707 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Documents/pPIM/pPIM_ISA/pPIM_ISA.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'microtableTB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Documents/pPIM/pPIM_ISA/pPIM_ISA.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj microtableTB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/pPIM/pPIM_ISA/pPIM_ISA.srcs/sources_1/new/Microtable.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Microtable
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/pPIM/pPIM_ISA/pPIM_ISA.srcs/sim_1/new/microtableTB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module microtableTB
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Documents/pPIM/pPIM_ISA/pPIM_ISA.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Documents/pPIM/pPIM_ISA/pPIM_ISA.sim/sim_1/behav/xsim'
"xelab -wto a83c479ceb964a6e978d303a9b0b4e8e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot microtableTB_behav xil_defaultlib.microtableTB xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Application/Xiline/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto a83c479ceb964a6e978d303a9b0b4e8e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot microtableTB_behav xil_defaultlib.microtableTB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Microtable
Compiling module xil_defaultlib.microtableTB
Compiling module xil_defaultlib.glbl
Built simulation snapshot microtableTB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1014.707 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Documents/pPIM/pPIM_ISA/pPIM_ISA.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'microtableTB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Documents/pPIM/pPIM_ISA/pPIM_ISA.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj microtableTB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/pPIM/pPIM_ISA/pPIM_ISA.srcs/sources_1/new/Microtable.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Microtable
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/pPIM/pPIM_ISA/pPIM_ISA.srcs/sim_1/new/microtableTB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module microtableTB
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Documents/pPIM/pPIM_ISA/pPIM_ISA.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Documents/pPIM/pPIM_ISA/pPIM_ISA.sim/sim_1/behav/xsim'
"xelab -wto a83c479ceb964a6e978d303a9b0b4e8e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot microtableTB_behav xil_defaultlib.microtableTB xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Application/Xiline/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto a83c479ceb964a6e978d303a9b0b4e8e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot microtableTB_behav xil_defaultlib.microtableTB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Microtable
Compiling module xil_defaultlib.microtableTB
Compiling module xil_defaultlib.glbl
Built simulation snapshot microtableTB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1014.707 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
set_property top Countertb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
set_property top counter [current_fileset]
update_compile_order -fileset sim_1
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Documents/pPIM/pPIM_ISA/pPIM_ISA.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Countertb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Documents/pPIM/pPIM_ISA/pPIM_ISA.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Countertb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/pPIM/presettable_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/pPIM/pPIM_ISA/pPIM_ISA.srcs/sim_1/new/CounterTB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Countertb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Documents/pPIM/pPIM_ISA/pPIM_ISA.sim/sim_1/behav/xsim'
"xelab -wto a83c479ceb964a6e978d303a9b0b4e8e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Countertb_behav xil_defaultlib.Countertb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Application/Xiline/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto a83c479ceb964a6e978d303a9b0b4e8e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Countertb_behav xil_defaultlib.Countertb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/Documents/pPIM/presettable_counter.v" Line 1. Module counter doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/pPIM/presettable_counter.v" Line 1. Module counter doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.counter
Compiling module xil_defaultlib.Countertb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Countertb_behav

****** Webtalk v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source D:/Documents/pPIM/pPIM_ISA/pPIM_ISA.sim/sim_1/behav/xsim/xsim.dir/Countertb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'D:/Documents/pPIM/pPIM_ISA/pPIM_ISA.sim/sim_1/behav/xsim/xsim.dir/Countertb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Tue Mar 30 14:33:09 2021. For additional details about this file, please refer to the WebTalk help file at D:/Application/Xiline/Vivado/2020.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Tue Mar 30 14:33:09 2021...
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Documents/pPIM/pPIM_ISA/pPIM_ISA.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Countertb_behav -key {Behavioral:sim_1:Functional:Countertb} -tclbatch {Countertb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source Countertb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Countertb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 1014.707 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Documents/pPIM/pPIM_ISA/pPIM_ISA.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Countertb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Documents/pPIM/pPIM_ISA/pPIM_ISA.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Countertb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/pPIM/presettable_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/pPIM/pPIM_ISA/pPIM_ISA.srcs/sim_1/new/CounterTB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Countertb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Documents/pPIM/pPIM_ISA/pPIM_ISA.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Documents/pPIM/pPIM_ISA/pPIM_ISA.sim/sim_1/behav/xsim'
"xelab -wto a83c479ceb964a6e978d303a9b0b4e8e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Countertb_behav xil_defaultlib.Countertb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Application/Xiline/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto a83c479ceb964a6e978d303a9b0b4e8e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Countertb_behav xil_defaultlib.Countertb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/Documents/pPIM/presettable_counter.v" Line 1. Module counter doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/pPIM/presettable_counter.v" Line 1. Module counter doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.counter
Compiling module xil_defaultlib.Countertb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Countertb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 1014.707 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_project
exit
INFO: [Common 17-206] Exiting Vivado at Tue Mar 30 14:45:05 2021...
