INFO: [HLS 200-10] Running '/ecelib/eceware/xilinx_2023.1/Vitis_HLS/2023.1/bin/unwrapped/lnx64.o/vitis_hls'
INFO: [HLS 200-10] For user 'yuhuah2' on host 'bondi.eecs.uci.edu' (Linux_x86_64 version 4.18.0-553.5.1.el8_10.x86_64) on Sun Nov 03 23:22:54 PST 2024
INFO: [HLS 200-10] On os "Rocky Linux release 8.10 (Green Obsidian)"
INFO: [HLS 200-10] In directory '/users/ugrad/yuhuah2/eecs298soc'
Sourcing Tcl script '/users/ugrad/yuhuah2/eecs298soc/Matmul_no_op/solution1/export.tcl'
INFO: [HLS 200-1510] Running: source /users/ugrad/yuhuah2/eecs298soc/Matmul_no_op/solution1/export.tcl
INFO: [HLS 200-1510] Running: open_project Matmul_no_op 
INFO: [HLS 200-10] Opening project '/users/ugrad/yuhuah2/eecs298soc/Matmul_no_op'.
INFO: [HLS 200-1510] Running: set_top matmul_plain 
INFO: [HLS 200-1510] Running: add_files Matmul_no_op.cpp 
INFO: [HLS 200-10] Adding design file 'Matmul_no_op.cpp' to the project
INFO: [HLS 200-1510] Running: open_solution solution1 -flow_target vivado 
INFO: [HLS 200-10] Opening solution '/users/ugrad/yuhuah2/eecs298soc/Matmul_no_op/solution1'.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xck26-sfvc784-2LV-c'
INFO: [HLS 200-1505] Using flow_target 'vivado'
Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-1505.html
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -version=1.0.1
INFO: [HLS 200-1510] Running: set_part xck26-sfvc784-2LV-c 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog -version 1.0.1 
INFO: [HLS 200-1510] Running: source ./Matmul_no_op/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name matmul_plain matmul_plain 
INFO: [HLS 200-1510] Running: export_design -rtl verilog -format ip_catalog 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.

****** Vivado v2023.1 (64-bit)
  **** SW Build 3865809 on Sun May  7 15:04:56 MDT 2023
  **** IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
  **** SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source run_ippack.tcl -notrace
create_project: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2127.430 ; gain = 124.984 ; free physical = 31436 ; free virtual = 106306
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/ecelib/eceware/xilinx_2023.1/Vivado/2023.1/data/ip'.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'matmul_plain_fadd_32ns_32ns_32_4_full_dsp_1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'matmul_plain_fadd_32ns_32ns_32_4_full_dsp_1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'matmul_plain_fmul_32ns_32ns_32_3_max_dsp_1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'matmul_plain_fmul_32ns_32ns_32_3_max_dsp_1_ip'...
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/ecelib/eceware/xilinx_2023.1/Vivado/2023.1/data/ip'.
INFO: [Common 17-206] Exiting Vivado at Sun Nov  3 23:23:22 2024...
INFO: [HLS 200-802] Generated output file Matmul_no_op/solution1/impl/export.zip
INFO: [HLS 200-111] Finished Command export_design CPU user time: 19.08 seconds. CPU system time: 2.04 seconds. Elapsed time: 33.81 seconds; current allocated memory: 9.473 MB.
INFO: [HLS 200-112] Total CPU user time: 22.75 seconds. Total CPU system time: 3 seconds. Total elapsed time: 38.92 seconds; peak allocated memory: 1.075 GB.
