
SimonDice_final.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003b68  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000f0  08003cf8  08003cf8  00004cf8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08003de8  08003de8  0000508c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08003de8  08003de8  00004de8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08003df0  08003df0  0000508c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08003df0  08003df0  00004df0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08003df4  08003df4  00004df4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000008c  20000000  08003df8  00005000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  0000508c  2**0
                  CONTENTS
 10 .bss          000002cc  2000008c  2000008c  0000508c  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  20000358  20000358  0000508c  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  0000508c  2**0
                  CONTENTS, READONLY
 13 .debug_info   0000a2a9  00000000  00000000  000050bc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00001a17  00000000  00000000  0000f365  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000b68  00000000  00000000  00010d80  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 000008c1  00000000  00000000  000118e8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00022a63  00000000  00000000  000121a9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0000c8a0  00000000  00000000  00034c0c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000d716c  00000000  00000000  000414ac  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  00118618  2**0
                  CONTENTS, READONLY
 21 .debug_frame  000038cc  00000000  00000000  0011865c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000061  00000000  00000000  0011bf28  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	2000008c 	.word	0x2000008c
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08003ce0 	.word	0x08003ce0

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000090 	.word	0x20000090
 80001cc:	08003ce0 	.word	0x08003ce0

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <__aeabi_uldivmod>:
 8000270:	b953      	cbnz	r3, 8000288 <__aeabi_uldivmod+0x18>
 8000272:	b94a      	cbnz	r2, 8000288 <__aeabi_uldivmod+0x18>
 8000274:	2900      	cmp	r1, #0
 8000276:	bf08      	it	eq
 8000278:	2800      	cmpeq	r0, #0
 800027a:	bf1c      	itt	ne
 800027c:	f04f 31ff 	movne.w	r1, #4294967295
 8000280:	f04f 30ff 	movne.w	r0, #4294967295
 8000284:	f000 b988 	b.w	8000598 <__aeabi_idiv0>
 8000288:	f1ad 0c08 	sub.w	ip, sp, #8
 800028c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000290:	f000 f806 	bl	80002a0 <__udivmoddi4>
 8000294:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000298:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800029c:	b004      	add	sp, #16
 800029e:	4770      	bx	lr

080002a0 <__udivmoddi4>:
 80002a0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002a4:	9d08      	ldr	r5, [sp, #32]
 80002a6:	468e      	mov	lr, r1
 80002a8:	4604      	mov	r4, r0
 80002aa:	4688      	mov	r8, r1
 80002ac:	2b00      	cmp	r3, #0
 80002ae:	d14a      	bne.n	8000346 <__udivmoddi4+0xa6>
 80002b0:	428a      	cmp	r2, r1
 80002b2:	4617      	mov	r7, r2
 80002b4:	d962      	bls.n	800037c <__udivmoddi4+0xdc>
 80002b6:	fab2 f682 	clz	r6, r2
 80002ba:	b14e      	cbz	r6, 80002d0 <__udivmoddi4+0x30>
 80002bc:	f1c6 0320 	rsb	r3, r6, #32
 80002c0:	fa01 f806 	lsl.w	r8, r1, r6
 80002c4:	fa20 f303 	lsr.w	r3, r0, r3
 80002c8:	40b7      	lsls	r7, r6
 80002ca:	ea43 0808 	orr.w	r8, r3, r8
 80002ce:	40b4      	lsls	r4, r6
 80002d0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80002d4:	fa1f fc87 	uxth.w	ip, r7
 80002d8:	fbb8 f1fe 	udiv	r1, r8, lr
 80002dc:	0c23      	lsrs	r3, r4, #16
 80002de:	fb0e 8811 	mls	r8, lr, r1, r8
 80002e2:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80002e6:	fb01 f20c 	mul.w	r2, r1, ip
 80002ea:	429a      	cmp	r2, r3
 80002ec:	d909      	bls.n	8000302 <__udivmoddi4+0x62>
 80002ee:	18fb      	adds	r3, r7, r3
 80002f0:	f101 30ff 	add.w	r0, r1, #4294967295
 80002f4:	f080 80ea 	bcs.w	80004cc <__udivmoddi4+0x22c>
 80002f8:	429a      	cmp	r2, r3
 80002fa:	f240 80e7 	bls.w	80004cc <__udivmoddi4+0x22c>
 80002fe:	3902      	subs	r1, #2
 8000300:	443b      	add	r3, r7
 8000302:	1a9a      	subs	r2, r3, r2
 8000304:	b2a3      	uxth	r3, r4
 8000306:	fbb2 f0fe 	udiv	r0, r2, lr
 800030a:	fb0e 2210 	mls	r2, lr, r0, r2
 800030e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000312:	fb00 fc0c 	mul.w	ip, r0, ip
 8000316:	459c      	cmp	ip, r3
 8000318:	d909      	bls.n	800032e <__udivmoddi4+0x8e>
 800031a:	18fb      	adds	r3, r7, r3
 800031c:	f100 32ff 	add.w	r2, r0, #4294967295
 8000320:	f080 80d6 	bcs.w	80004d0 <__udivmoddi4+0x230>
 8000324:	459c      	cmp	ip, r3
 8000326:	f240 80d3 	bls.w	80004d0 <__udivmoddi4+0x230>
 800032a:	443b      	add	r3, r7
 800032c:	3802      	subs	r0, #2
 800032e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000332:	eba3 030c 	sub.w	r3, r3, ip
 8000336:	2100      	movs	r1, #0
 8000338:	b11d      	cbz	r5, 8000342 <__udivmoddi4+0xa2>
 800033a:	40f3      	lsrs	r3, r6
 800033c:	2200      	movs	r2, #0
 800033e:	e9c5 3200 	strd	r3, r2, [r5]
 8000342:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000346:	428b      	cmp	r3, r1
 8000348:	d905      	bls.n	8000356 <__udivmoddi4+0xb6>
 800034a:	b10d      	cbz	r5, 8000350 <__udivmoddi4+0xb0>
 800034c:	e9c5 0100 	strd	r0, r1, [r5]
 8000350:	2100      	movs	r1, #0
 8000352:	4608      	mov	r0, r1
 8000354:	e7f5      	b.n	8000342 <__udivmoddi4+0xa2>
 8000356:	fab3 f183 	clz	r1, r3
 800035a:	2900      	cmp	r1, #0
 800035c:	d146      	bne.n	80003ec <__udivmoddi4+0x14c>
 800035e:	4573      	cmp	r3, lr
 8000360:	d302      	bcc.n	8000368 <__udivmoddi4+0xc8>
 8000362:	4282      	cmp	r2, r0
 8000364:	f200 8105 	bhi.w	8000572 <__udivmoddi4+0x2d2>
 8000368:	1a84      	subs	r4, r0, r2
 800036a:	eb6e 0203 	sbc.w	r2, lr, r3
 800036e:	2001      	movs	r0, #1
 8000370:	4690      	mov	r8, r2
 8000372:	2d00      	cmp	r5, #0
 8000374:	d0e5      	beq.n	8000342 <__udivmoddi4+0xa2>
 8000376:	e9c5 4800 	strd	r4, r8, [r5]
 800037a:	e7e2      	b.n	8000342 <__udivmoddi4+0xa2>
 800037c:	2a00      	cmp	r2, #0
 800037e:	f000 8090 	beq.w	80004a2 <__udivmoddi4+0x202>
 8000382:	fab2 f682 	clz	r6, r2
 8000386:	2e00      	cmp	r6, #0
 8000388:	f040 80a4 	bne.w	80004d4 <__udivmoddi4+0x234>
 800038c:	1a8a      	subs	r2, r1, r2
 800038e:	0c03      	lsrs	r3, r0, #16
 8000390:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000394:	b280      	uxth	r0, r0
 8000396:	b2bc      	uxth	r4, r7
 8000398:	2101      	movs	r1, #1
 800039a:	fbb2 fcfe 	udiv	ip, r2, lr
 800039e:	fb0e 221c 	mls	r2, lr, ip, r2
 80003a2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80003a6:	fb04 f20c 	mul.w	r2, r4, ip
 80003aa:	429a      	cmp	r2, r3
 80003ac:	d907      	bls.n	80003be <__udivmoddi4+0x11e>
 80003ae:	18fb      	adds	r3, r7, r3
 80003b0:	f10c 38ff 	add.w	r8, ip, #4294967295
 80003b4:	d202      	bcs.n	80003bc <__udivmoddi4+0x11c>
 80003b6:	429a      	cmp	r2, r3
 80003b8:	f200 80e0 	bhi.w	800057c <__udivmoddi4+0x2dc>
 80003bc:	46c4      	mov	ip, r8
 80003be:	1a9b      	subs	r3, r3, r2
 80003c0:	fbb3 f2fe 	udiv	r2, r3, lr
 80003c4:	fb0e 3312 	mls	r3, lr, r2, r3
 80003c8:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 80003cc:	fb02 f404 	mul.w	r4, r2, r4
 80003d0:	429c      	cmp	r4, r3
 80003d2:	d907      	bls.n	80003e4 <__udivmoddi4+0x144>
 80003d4:	18fb      	adds	r3, r7, r3
 80003d6:	f102 30ff 	add.w	r0, r2, #4294967295
 80003da:	d202      	bcs.n	80003e2 <__udivmoddi4+0x142>
 80003dc:	429c      	cmp	r4, r3
 80003de:	f200 80ca 	bhi.w	8000576 <__udivmoddi4+0x2d6>
 80003e2:	4602      	mov	r2, r0
 80003e4:	1b1b      	subs	r3, r3, r4
 80003e6:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 80003ea:	e7a5      	b.n	8000338 <__udivmoddi4+0x98>
 80003ec:	f1c1 0620 	rsb	r6, r1, #32
 80003f0:	408b      	lsls	r3, r1
 80003f2:	fa22 f706 	lsr.w	r7, r2, r6
 80003f6:	431f      	orrs	r7, r3
 80003f8:	fa0e f401 	lsl.w	r4, lr, r1
 80003fc:	fa20 f306 	lsr.w	r3, r0, r6
 8000400:	fa2e fe06 	lsr.w	lr, lr, r6
 8000404:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000408:	4323      	orrs	r3, r4
 800040a:	fa00 f801 	lsl.w	r8, r0, r1
 800040e:	fa1f fc87 	uxth.w	ip, r7
 8000412:	fbbe f0f9 	udiv	r0, lr, r9
 8000416:	0c1c      	lsrs	r4, r3, #16
 8000418:	fb09 ee10 	mls	lr, r9, r0, lr
 800041c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000420:	fb00 fe0c 	mul.w	lr, r0, ip
 8000424:	45a6      	cmp	lr, r4
 8000426:	fa02 f201 	lsl.w	r2, r2, r1
 800042a:	d909      	bls.n	8000440 <__udivmoddi4+0x1a0>
 800042c:	193c      	adds	r4, r7, r4
 800042e:	f100 3aff 	add.w	sl, r0, #4294967295
 8000432:	f080 809c 	bcs.w	800056e <__udivmoddi4+0x2ce>
 8000436:	45a6      	cmp	lr, r4
 8000438:	f240 8099 	bls.w	800056e <__udivmoddi4+0x2ce>
 800043c:	3802      	subs	r0, #2
 800043e:	443c      	add	r4, r7
 8000440:	eba4 040e 	sub.w	r4, r4, lr
 8000444:	fa1f fe83 	uxth.w	lr, r3
 8000448:	fbb4 f3f9 	udiv	r3, r4, r9
 800044c:	fb09 4413 	mls	r4, r9, r3, r4
 8000450:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000454:	fb03 fc0c 	mul.w	ip, r3, ip
 8000458:	45a4      	cmp	ip, r4
 800045a:	d908      	bls.n	800046e <__udivmoddi4+0x1ce>
 800045c:	193c      	adds	r4, r7, r4
 800045e:	f103 3eff 	add.w	lr, r3, #4294967295
 8000462:	f080 8082 	bcs.w	800056a <__udivmoddi4+0x2ca>
 8000466:	45a4      	cmp	ip, r4
 8000468:	d97f      	bls.n	800056a <__udivmoddi4+0x2ca>
 800046a:	3b02      	subs	r3, #2
 800046c:	443c      	add	r4, r7
 800046e:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000472:	eba4 040c 	sub.w	r4, r4, ip
 8000476:	fba0 ec02 	umull	lr, ip, r0, r2
 800047a:	4564      	cmp	r4, ip
 800047c:	4673      	mov	r3, lr
 800047e:	46e1      	mov	r9, ip
 8000480:	d362      	bcc.n	8000548 <__udivmoddi4+0x2a8>
 8000482:	d05f      	beq.n	8000544 <__udivmoddi4+0x2a4>
 8000484:	b15d      	cbz	r5, 800049e <__udivmoddi4+0x1fe>
 8000486:	ebb8 0203 	subs.w	r2, r8, r3
 800048a:	eb64 0409 	sbc.w	r4, r4, r9
 800048e:	fa04 f606 	lsl.w	r6, r4, r6
 8000492:	fa22 f301 	lsr.w	r3, r2, r1
 8000496:	431e      	orrs	r6, r3
 8000498:	40cc      	lsrs	r4, r1
 800049a:	e9c5 6400 	strd	r6, r4, [r5]
 800049e:	2100      	movs	r1, #0
 80004a0:	e74f      	b.n	8000342 <__udivmoddi4+0xa2>
 80004a2:	fbb1 fcf2 	udiv	ip, r1, r2
 80004a6:	0c01      	lsrs	r1, r0, #16
 80004a8:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80004ac:	b280      	uxth	r0, r0
 80004ae:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80004b2:	463b      	mov	r3, r7
 80004b4:	4638      	mov	r0, r7
 80004b6:	463c      	mov	r4, r7
 80004b8:	46b8      	mov	r8, r7
 80004ba:	46be      	mov	lr, r7
 80004bc:	2620      	movs	r6, #32
 80004be:	fbb1 f1f7 	udiv	r1, r1, r7
 80004c2:	eba2 0208 	sub.w	r2, r2, r8
 80004c6:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 80004ca:	e766      	b.n	800039a <__udivmoddi4+0xfa>
 80004cc:	4601      	mov	r1, r0
 80004ce:	e718      	b.n	8000302 <__udivmoddi4+0x62>
 80004d0:	4610      	mov	r0, r2
 80004d2:	e72c      	b.n	800032e <__udivmoddi4+0x8e>
 80004d4:	f1c6 0220 	rsb	r2, r6, #32
 80004d8:	fa2e f302 	lsr.w	r3, lr, r2
 80004dc:	40b7      	lsls	r7, r6
 80004de:	40b1      	lsls	r1, r6
 80004e0:	fa20 f202 	lsr.w	r2, r0, r2
 80004e4:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80004e8:	430a      	orrs	r2, r1
 80004ea:	fbb3 f8fe 	udiv	r8, r3, lr
 80004ee:	b2bc      	uxth	r4, r7
 80004f0:	fb0e 3318 	mls	r3, lr, r8, r3
 80004f4:	0c11      	lsrs	r1, r2, #16
 80004f6:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80004fa:	fb08 f904 	mul.w	r9, r8, r4
 80004fe:	40b0      	lsls	r0, r6
 8000500:	4589      	cmp	r9, r1
 8000502:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000506:	b280      	uxth	r0, r0
 8000508:	d93e      	bls.n	8000588 <__udivmoddi4+0x2e8>
 800050a:	1879      	adds	r1, r7, r1
 800050c:	f108 3cff 	add.w	ip, r8, #4294967295
 8000510:	d201      	bcs.n	8000516 <__udivmoddi4+0x276>
 8000512:	4589      	cmp	r9, r1
 8000514:	d81f      	bhi.n	8000556 <__udivmoddi4+0x2b6>
 8000516:	eba1 0109 	sub.w	r1, r1, r9
 800051a:	fbb1 f9fe 	udiv	r9, r1, lr
 800051e:	fb09 f804 	mul.w	r8, r9, r4
 8000522:	fb0e 1119 	mls	r1, lr, r9, r1
 8000526:	b292      	uxth	r2, r2
 8000528:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800052c:	4542      	cmp	r2, r8
 800052e:	d229      	bcs.n	8000584 <__udivmoddi4+0x2e4>
 8000530:	18ba      	adds	r2, r7, r2
 8000532:	f109 31ff 	add.w	r1, r9, #4294967295
 8000536:	d2c4      	bcs.n	80004c2 <__udivmoddi4+0x222>
 8000538:	4542      	cmp	r2, r8
 800053a:	d2c2      	bcs.n	80004c2 <__udivmoddi4+0x222>
 800053c:	f1a9 0102 	sub.w	r1, r9, #2
 8000540:	443a      	add	r2, r7
 8000542:	e7be      	b.n	80004c2 <__udivmoddi4+0x222>
 8000544:	45f0      	cmp	r8, lr
 8000546:	d29d      	bcs.n	8000484 <__udivmoddi4+0x1e4>
 8000548:	ebbe 0302 	subs.w	r3, lr, r2
 800054c:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000550:	3801      	subs	r0, #1
 8000552:	46e1      	mov	r9, ip
 8000554:	e796      	b.n	8000484 <__udivmoddi4+0x1e4>
 8000556:	eba7 0909 	sub.w	r9, r7, r9
 800055a:	4449      	add	r1, r9
 800055c:	f1a8 0c02 	sub.w	ip, r8, #2
 8000560:	fbb1 f9fe 	udiv	r9, r1, lr
 8000564:	fb09 f804 	mul.w	r8, r9, r4
 8000568:	e7db      	b.n	8000522 <__udivmoddi4+0x282>
 800056a:	4673      	mov	r3, lr
 800056c:	e77f      	b.n	800046e <__udivmoddi4+0x1ce>
 800056e:	4650      	mov	r0, sl
 8000570:	e766      	b.n	8000440 <__udivmoddi4+0x1a0>
 8000572:	4608      	mov	r0, r1
 8000574:	e6fd      	b.n	8000372 <__udivmoddi4+0xd2>
 8000576:	443b      	add	r3, r7
 8000578:	3a02      	subs	r2, #2
 800057a:	e733      	b.n	80003e4 <__udivmoddi4+0x144>
 800057c:	f1ac 0c02 	sub.w	ip, ip, #2
 8000580:	443b      	add	r3, r7
 8000582:	e71c      	b.n	80003be <__udivmoddi4+0x11e>
 8000584:	4649      	mov	r1, r9
 8000586:	e79c      	b.n	80004c2 <__udivmoddi4+0x222>
 8000588:	eba1 0109 	sub.w	r1, r1, r9
 800058c:	46c4      	mov	ip, r8
 800058e:	fbb1 f9fe 	udiv	r9, r1, lr
 8000592:	fb09 f804 	mul.w	r8, r9, r4
 8000596:	e7c4      	b.n	8000522 <__udivmoddi4+0x282>

08000598 <__aeabi_idiv0>:
 8000598:	4770      	bx	lr
 800059a:	bf00      	nop

0800059c <HAL_GPIO_EXTI_Callback>:
/* USER CODE BEGIN 0 */

// --- REQUISITO: INTERRUPCIONES (EXTI) ---
// Esta función salta AUTOMÁTICAMENTE al pulsar un botón
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 800059c:	b580      	push	{r7, lr}
 800059e:	b082      	sub	sp, #8
 80005a0:	af00      	add	r7, sp, #0
 80005a2:	4603      	mov	r3, r0
 80005a4:	80fb      	strh	r3, [r7, #6]
    // Identificamos qué botón se pulsó y guardamos su índice (0-4)
    boton_pulsado_flag = obtener_indice_boton(GPIO_Pin);
 80005a6:	88fb      	ldrh	r3, [r7, #6]
 80005a8:	4618      	mov	r0, r3
 80005aa:	f000 f809 	bl	80005c0 <obtener_indice_boton>
 80005ae:	4603      	mov	r3, r0
 80005b0:	4a02      	ldr	r2, [pc, #8]	@ (80005bc <HAL_GPIO_EXTI_Callback+0x20>)
 80005b2:	6013      	str	r3, [r2, #0]
}
 80005b4:	bf00      	nop
 80005b6:	3708      	adds	r7, #8
 80005b8:	46bd      	mov	sp, r7
 80005ba:	bd80      	pop	{r7, pc}
 80005bc:	20000020 	.word	0x20000020

080005c0 <obtener_indice_boton>:

// Convierte el Pin físico (ej: GPIO_PIN_0) en un índice numérico (0)
int obtener_indice_boton(uint16_t GPIO_Pin) {
 80005c0:	b480      	push	{r7}
 80005c2:	b083      	sub	sp, #12
 80005c4:	af00      	add	r7, sp, #0
 80005c6:	4603      	mov	r3, r0
 80005c8:	80fb      	strh	r3, [r7, #6]
    if(GPIO_Pin == GPIO_PIN_0) return 0;
 80005ca:	88fb      	ldrh	r3, [r7, #6]
 80005cc:	2b01      	cmp	r3, #1
 80005ce:	d101      	bne.n	80005d4 <obtener_indice_boton+0x14>
 80005d0:	2300      	movs	r3, #0
 80005d2:	e018      	b.n	8000606 <obtener_indice_boton+0x46>
    if(GPIO_Pin == GPIO_PIN_1) return 1;
 80005d4:	88fb      	ldrh	r3, [r7, #6]
 80005d6:	2b02      	cmp	r3, #2
 80005d8:	d101      	bne.n	80005de <obtener_indice_boton+0x1e>
 80005da:	2301      	movs	r3, #1
 80005dc:	e013      	b.n	8000606 <obtener_indice_boton+0x46>
    if(GPIO_Pin == GPIO_PIN_10) return 2;
 80005de:	88fb      	ldrh	r3, [r7, #6]
 80005e0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80005e4:	d101      	bne.n	80005ea <obtener_indice_boton+0x2a>
 80005e6:	2302      	movs	r3, #2
 80005e8:	e00d      	b.n	8000606 <obtener_indice_boton+0x46>
    if(GPIO_Pin == GPIO_PIN_11) return 3;
 80005ea:	88fb      	ldrh	r3, [r7, #6]
 80005ec:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80005f0:	d101      	bne.n	80005f6 <obtener_indice_boton+0x36>
 80005f2:	2303      	movs	r3, #3
 80005f4:	e007      	b.n	8000606 <obtener_indice_boton+0x46>
    if(GPIO_Pin == GPIO_PIN_12) return 4;
 80005f6:	88fb      	ldrh	r3, [r7, #6]
 80005f8:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80005fc:	d101      	bne.n	8000602 <obtener_indice_boton+0x42>
 80005fe:	2304      	movs	r3, #4
 8000600:	e001      	b.n	8000606 <obtener_indice_boton+0x46>
    return -1;
 8000602:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000606:	4618      	mov	r0, r3
 8000608:	370c      	adds	r7, #12
 800060a:	46bd      	mov	sp, r7
 800060c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000610:	4770      	bx	lr
	...

08000614 <iniciar_semilla_aleatoria>:

// --- REQUISITO: ADC (ALEATORIEDAD) ---
// Lee ruido eléctrico de un pin al aire para que el juego sea siempre distinto
void iniciar_semilla_aleatoria(void) {
 8000614:	b580      	push	{r7, lr}
 8000616:	b082      	sub	sp, #8
 8000618:	af00      	add	r7, sp, #0
    HAL_ADC_Start(&hadc1);
 800061a:	480a      	ldr	r0, [pc, #40]	@ (8000644 <iniciar_semilla_aleatoria+0x30>)
 800061c:	f000 fd5a 	bl	80010d4 <HAL_ADC_Start>
    HAL_ADC_PollForConversion(&hadc1, 100);
 8000620:	2164      	movs	r1, #100	@ 0x64
 8000622:	4808      	ldr	r0, [pc, #32]	@ (8000644 <iniciar_semilla_aleatoria+0x30>)
 8000624:	f000 fe5b 	bl	80012de <HAL_ADC_PollForConversion>
    uint32_t ruido = HAL_ADC_GetValue(&hadc1);
 8000628:	4806      	ldr	r0, [pc, #24]	@ (8000644 <iniciar_semilla_aleatoria+0x30>)
 800062a:	f000 fee3 	bl	80013f4 <HAL_ADC_GetValue>
 800062e:	6078      	str	r0, [r7, #4]
    srand(ruido); // Semilla real
 8000630:	6878      	ldr	r0, [r7, #4]
 8000632:	f002 fb4b 	bl	8002ccc <srand>
    HAL_ADC_Stop(&hadc1);
 8000636:	4803      	ldr	r0, [pc, #12]	@ (8000644 <iniciar_semilla_aleatoria+0x30>)
 8000638:	f000 fe1e 	bl	8001278 <HAL_ADC_Stop>
}
 800063c:	bf00      	nop
 800063e:	3708      	adds	r7, #8
 8000640:	46bd      	mov	sp, r7
 8000642:	bd80      	pop	{r7, pc}
 8000644:	200000a8 	.word	0x200000a8

08000648 <reproducir_secuencia>:

void reproducir_secuencia(int pasos, int velocidad) {
 8000648:	b580      	push	{r7, lr}
 800064a:	b084      	sub	sp, #16
 800064c:	af00      	add	r7, sp, #0
 800064e:	6078      	str	r0, [r7, #4]
 8000650:	6039      	str	r1, [r7, #0]
    HAL_Delay(500);
 8000652:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8000656:	f000 fcd5 	bl	8001004 <HAL_Delay>
    for(int i = 0; i < pasos; i++) {
 800065a:	2300      	movs	r3, #0
 800065c:	60fb      	str	r3, [r7, #12]
 800065e:	e021      	b.n	80006a4 <reproducir_secuencia+0x5c>
        HAL_GPIO_WritePin(GPIOA, leds_juego[secuencia[i]], GPIO_PIN_SET);
 8000660:	4a15      	ldr	r2, [pc, #84]	@ (80006b8 <reproducir_secuencia+0x70>)
 8000662:	68fb      	ldr	r3, [r7, #12]
 8000664:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000668:	4a14      	ldr	r2, [pc, #80]	@ (80006bc <reproducir_secuencia+0x74>)
 800066a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800066e:	2201      	movs	r2, #1
 8000670:	4619      	mov	r1, r3
 8000672:	4813      	ldr	r0, [pc, #76]	@ (80006c0 <reproducir_secuencia+0x78>)
 8000674:	f001 fb98 	bl	8001da8 <HAL_GPIO_WritePin>
        HAL_Delay(velocidad);
 8000678:	683b      	ldr	r3, [r7, #0]
 800067a:	4618      	mov	r0, r3
 800067c:	f000 fcc2 	bl	8001004 <HAL_Delay>
        HAL_GPIO_WritePin(GPIOA, leds_juego[secuencia[i]], GPIO_PIN_RESET);
 8000680:	4a0d      	ldr	r2, [pc, #52]	@ (80006b8 <reproducir_secuencia+0x70>)
 8000682:	68fb      	ldr	r3, [r7, #12]
 8000684:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000688:	4a0c      	ldr	r2, [pc, #48]	@ (80006bc <reproducir_secuencia+0x74>)
 800068a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800068e:	2200      	movs	r2, #0
 8000690:	4619      	mov	r1, r3
 8000692:	480b      	ldr	r0, [pc, #44]	@ (80006c0 <reproducir_secuencia+0x78>)
 8000694:	f001 fb88 	bl	8001da8 <HAL_GPIO_WritePin>
        HAL_Delay(200);
 8000698:	20c8      	movs	r0, #200	@ 0xc8
 800069a:	f000 fcb3 	bl	8001004 <HAL_Delay>
    for(int i = 0; i < pasos; i++) {
 800069e:	68fb      	ldr	r3, [r7, #12]
 80006a0:	3301      	adds	r3, #1
 80006a2:	60fb      	str	r3, [r7, #12]
 80006a4:	68fa      	ldr	r2, [r7, #12]
 80006a6:	687b      	ldr	r3, [r7, #4]
 80006a8:	429a      	cmp	r2, r3
 80006aa:	dbd9      	blt.n	8000660 <reproducir_secuencia+0x18>
    }
}
 80006ac:	bf00      	nop
 80006ae:	bf00      	nop
 80006b0:	3710      	adds	r7, #16
 80006b2:	46bd      	mov	sp, r7
 80006b4:	bd80      	pop	{r7, pc}
 80006b6:	bf00      	nop
 80006b8:	2000013c 	.word	0x2000013c
 80006bc:	20000014 	.word	0x20000014
 80006c0:	40020000 	.word	0x40020000

080006c4 <efecto_derrota>:

void efecto_derrota(void) {
 80006c4:	b580      	push	{r7, lr}
 80006c6:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(GPIOA, LED_ROJO, GPIO_PIN_SET);
 80006c8:	2201      	movs	r2, #1
 80006ca:	2140      	movs	r1, #64	@ 0x40
 80006cc:	4806      	ldr	r0, [pc, #24]	@ (80006e8 <efecto_derrota+0x24>)
 80006ce:	f001 fb6b 	bl	8001da8 <HAL_GPIO_WritePin>
    HAL_Delay(1000);
 80006d2:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80006d6:	f000 fc95 	bl	8001004 <HAL_Delay>
    HAL_GPIO_WritePin(GPIOA, LED_ROJO, GPIO_PIN_RESET);
 80006da:	2200      	movs	r2, #0
 80006dc:	2140      	movs	r1, #64	@ 0x40
 80006de:	4802      	ldr	r0, [pc, #8]	@ (80006e8 <efecto_derrota+0x24>)
 80006e0:	f001 fb62 	bl	8001da8 <HAL_GPIO_WritePin>
}
 80006e4:	bf00      	nop
 80006e6:	bd80      	pop	{r7, pc}
 80006e8:	40020000 	.word	0x40020000

080006ec <efecto_victoria>:

void efecto_victoria(void) {
 80006ec:	b580      	push	{r7, lr}
 80006ee:	b082      	sub	sp, #8
 80006f0:	af00      	add	r7, sp, #0
    for(int i=0; i<3; i++) {
 80006f2:	2300      	movs	r3, #0
 80006f4:	607b      	str	r3, [r7, #4]
 80006f6:	e012      	b.n	800071e <efecto_victoria+0x32>
        HAL_GPIO_WritePin(GPIOA, LED_VERDE, GPIO_PIN_SET);
 80006f8:	2201      	movs	r2, #1
 80006fa:	2120      	movs	r1, #32
 80006fc:	480c      	ldr	r0, [pc, #48]	@ (8000730 <efecto_victoria+0x44>)
 80006fe:	f001 fb53 	bl	8001da8 <HAL_GPIO_WritePin>
        HAL_Delay(200);
 8000702:	20c8      	movs	r0, #200	@ 0xc8
 8000704:	f000 fc7e 	bl	8001004 <HAL_Delay>
        HAL_GPIO_WritePin(GPIOA, LED_VERDE, GPIO_PIN_RESET);
 8000708:	2200      	movs	r2, #0
 800070a:	2120      	movs	r1, #32
 800070c:	4808      	ldr	r0, [pc, #32]	@ (8000730 <efecto_victoria+0x44>)
 800070e:	f001 fb4b 	bl	8001da8 <HAL_GPIO_WritePin>
        HAL_Delay(200);
 8000712:	20c8      	movs	r0, #200	@ 0xc8
 8000714:	f000 fc76 	bl	8001004 <HAL_Delay>
    for(int i=0; i<3; i++) {
 8000718:	687b      	ldr	r3, [r7, #4]
 800071a:	3301      	adds	r3, #1
 800071c:	607b      	str	r3, [r7, #4]
 800071e:	687b      	ldr	r3, [r7, #4]
 8000720:	2b02      	cmp	r3, #2
 8000722:	dde9      	ble.n	80006f8 <efecto_victoria+0xc>
    }
}
 8000724:	bf00      	nop
 8000726:	bf00      	nop
 8000728:	3708      	adds	r7, #8
 800072a:	46bd      	mov	sp, r7
 800072c:	bd80      	pop	{r7, pc}
 800072e:	bf00      	nop
 8000730:	40020000 	.word	0x40020000

08000734 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000734:	b580      	push	{r7, lr}
 8000736:	b086      	sub	sp, #24
 8000738:	af00      	add	r7, sp, #0
  /* MCU Configuration--------------------------------------------------------*/
  HAL_Init();
 800073a:	f000 fbf1 	bl	8000f20 <HAL_Init>
  SystemClock_Config();
 800073e:	f000 f8cf 	bl	80008e0 <SystemClock_Config>
  MX_GPIO_Init();
 8000742:	f000 f9a7 	bl	8000a94 <MX_GPIO_Init>
  MX_ADC1_Init();
 8000746:	f000 f91f 	bl	8000988 <MX_ADC1_Init>
  MX_TIM2_Init();
 800074a:	f000 f965 	bl	8000a18 <MX_TIM2_Init>

  /* USER CODE BEGIN 2 */
  // 1. Inicializar aleatoriedad (ADC)
  iniciar_semilla_aleatoria();
 800074e:	f7ff ff61 	bl	8000614 <iniciar_semilla_aleatoria>

  // 2. Arrancar Timer (TIM2)
  HAL_TIM_Base_Start(&htim2);
 8000752:	485b      	ldr	r0, [pc, #364]	@ (80008c0 <main+0x18c>)
 8000754:	f001 ffce 	bl	80026f4 <HAL_TIM_Base_Start>

  // Parpadeo de bienvenida
  efecto_victoria();
 8000758:	f7ff ffc8 	bl	80006ec <efecto_victoria>
  nivel_actual = 0;
 800075c:	4b59      	ldr	r3, [pc, #356]	@ (80008c4 <main+0x190>)
 800075e:	2200      	movs	r2, #0
 8000760:	601a      	str	r2, [r3, #0]

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
      int num_pasos = pasos_por_nivel[nivel_actual];
 8000762:	4b58      	ldr	r3, [pc, #352]	@ (80008c4 <main+0x190>)
 8000764:	681b      	ldr	r3, [r3, #0]
 8000766:	4a58      	ldr	r2, [pc, #352]	@ (80008c8 <main+0x194>)
 8000768:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800076c:	607b      	str	r3, [r7, #4]

      // Velocidad aumenta con el nivel
      int velocidad = 600 - (nivel_actual * 100);
 800076e:	4b55      	ldr	r3, [pc, #340]	@ (80008c4 <main+0x190>)
 8000770:	681b      	ldr	r3, [r3, #0]
 8000772:	f06f 0263 	mvn.w	r2, #99	@ 0x63
 8000776:	fb02 f303 	mul.w	r3, r2, r3
 800077a:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 800077e:	617b      	str	r3, [r7, #20]
      if (velocidad < 200) velocidad = 200;
 8000780:	697b      	ldr	r3, [r7, #20]
 8000782:	2bc7      	cmp	r3, #199	@ 0xc7
 8000784:	dc01      	bgt.n	800078a <main+0x56>
 8000786:	23c8      	movs	r3, #200	@ 0xc8
 8000788:	617b      	str	r3, [r7, #20]

      // Generar secuencia nueva
      for(int i=0; i<num_pasos; i++){
 800078a:	2300      	movs	r3, #0
 800078c:	613b      	str	r3, [r7, #16]
 800078e:	e013      	b.n	80007b8 <main+0x84>
          secuencia[i] = rand() % 5;
 8000790:	f002 faca 	bl	8002d28 <rand>
 8000794:	4601      	mov	r1, r0
 8000796:	4b4d      	ldr	r3, [pc, #308]	@ (80008cc <main+0x198>)
 8000798:	fb83 2301 	smull	r2, r3, r3, r1
 800079c:	105a      	asrs	r2, r3, #1
 800079e:	17cb      	asrs	r3, r1, #31
 80007a0:	1ad2      	subs	r2, r2, r3
 80007a2:	4613      	mov	r3, r2
 80007a4:	009b      	lsls	r3, r3, #2
 80007a6:	4413      	add	r3, r2
 80007a8:	1aca      	subs	r2, r1, r3
 80007aa:	4949      	ldr	r1, [pc, #292]	@ (80008d0 <main+0x19c>)
 80007ac:	693b      	ldr	r3, [r7, #16]
 80007ae:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
      for(int i=0; i<num_pasos; i++){
 80007b2:	693b      	ldr	r3, [r7, #16]
 80007b4:	3301      	adds	r3, #1
 80007b6:	613b      	str	r3, [r7, #16]
 80007b8:	693a      	ldr	r2, [r7, #16]
 80007ba:	687b      	ldr	r3, [r7, #4]
 80007bc:	429a      	cmp	r2, r3
 80007be:	dbe7      	blt.n	8000790 <main+0x5c>
      }

      // 1. MOSTRAR SECUENCIA
      reproducir_secuencia(num_pasos, velocidad);
 80007c0:	6979      	ldr	r1, [r7, #20]
 80007c2:	6878      	ldr	r0, [r7, #4]
 80007c4:	f7ff ff40 	bl	8000648 <reproducir_secuencia>

      // 2. TURNO DEL JUGADOR
      int error = 0;
 80007c8:	2300      	movs	r3, #0
 80007ca:	60fb      	str	r3, [r7, #12]
      for(int i = 0; i < num_pasos; i++) {
 80007cc:	2300      	movs	r3, #0
 80007ce:	60bb      	str	r3, [r7, #8]
 80007d0:	e040      	b.n	8000854 <main+0x120>
          boton_pulsado_flag = -1; // Resetear bandera
 80007d2:	4b40      	ldr	r3, [pc, #256]	@ (80008d4 <main+0x1a0>)
 80007d4:	f04f 32ff 	mov.w	r2, #4294967295
 80007d8:	601a      	str	r2, [r3, #0]

          // --- REQUISITO: TEMPORIZADORES (Timeout) ---
          __HAL_TIM_SET_COUNTER(&htim2, 0); // Reiniciar cronómetro
 80007da:	4b39      	ldr	r3, [pc, #228]	@ (80008c0 <main+0x18c>)
 80007dc:	681b      	ldr	r3, [r3, #0]
 80007de:	2200      	movs	r2, #0
 80007e0:	625a      	str	r2, [r3, #36]	@ 0x24

          // Esperar interrupción (botón) O timeout (5 segundos)
          while(boton_pulsado_flag == -1) {
 80007e2:	e009      	b.n	80007f8 <main+0xc4>
              if (__HAL_TIM_GET_COUNTER(&htim2) > 5000) {
 80007e4:	4b36      	ldr	r3, [pc, #216]	@ (80008c0 <main+0x18c>)
 80007e6:	681b      	ldr	r3, [r3, #0]
 80007e8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80007ea:	f241 3288 	movw	r2, #5000	@ 0x1388
 80007ee:	4293      	cmp	r3, r2
 80007f0:	d902      	bls.n	80007f8 <main+0xc4>
                  error = 1; // Tardaste mucho
 80007f2:	2301      	movs	r3, #1
 80007f4:	60fb      	str	r3, [r7, #12]
                  break;
 80007f6:	e004      	b.n	8000802 <main+0xce>
          while(boton_pulsado_flag == -1) {
 80007f8:	4b36      	ldr	r3, [pc, #216]	@ (80008d4 <main+0x1a0>)
 80007fa:	681b      	ldr	r3, [r3, #0]
 80007fc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000800:	d0f0      	beq.n	80007e4 <main+0xb0>
              }
          }

          if(error) break;
 8000802:	68fb      	ldr	r3, [r7, #12]
 8000804:	2b00      	cmp	r3, #0
 8000806:	d12a      	bne.n	800085e <main+0x12a>

          // Verificar acierto
          if(boton_pulsado_flag == secuencia[i]) {
 8000808:	4a31      	ldr	r2, [pc, #196]	@ (80008d0 <main+0x19c>)
 800080a:	68bb      	ldr	r3, [r7, #8]
 800080c:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8000810:	4b30      	ldr	r3, [pc, #192]	@ (80008d4 <main+0x1a0>)
 8000812:	681b      	ldr	r3, [r3, #0]
 8000814:	429a      	cmp	r2, r3
 8000816:	d117      	bne.n	8000848 <main+0x114>
              // Feedback visual (enciende LED pulsado brevemente)
              HAL_GPIO_WritePin(GPIOA, leds_juego[boton_pulsado_flag], GPIO_PIN_SET);
 8000818:	4b2e      	ldr	r3, [pc, #184]	@ (80008d4 <main+0x1a0>)
 800081a:	681b      	ldr	r3, [r3, #0]
 800081c:	4a2e      	ldr	r2, [pc, #184]	@ (80008d8 <main+0x1a4>)
 800081e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8000822:	2201      	movs	r2, #1
 8000824:	4619      	mov	r1, r3
 8000826:	482d      	ldr	r0, [pc, #180]	@ (80008dc <main+0x1a8>)
 8000828:	f001 fabe 	bl	8001da8 <HAL_GPIO_WritePin>
              HAL_Delay(200);
 800082c:	20c8      	movs	r0, #200	@ 0xc8
 800082e:	f000 fbe9 	bl	8001004 <HAL_Delay>
              HAL_GPIO_WritePin(GPIOA, leds_juego[boton_pulsado_flag], GPIO_PIN_RESET);
 8000832:	4b28      	ldr	r3, [pc, #160]	@ (80008d4 <main+0x1a0>)
 8000834:	681b      	ldr	r3, [r3, #0]
 8000836:	4a28      	ldr	r2, [pc, #160]	@ (80008d8 <main+0x1a4>)
 8000838:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800083c:	2200      	movs	r2, #0
 800083e:	4619      	mov	r1, r3
 8000840:	4826      	ldr	r0, [pc, #152]	@ (80008dc <main+0x1a8>)
 8000842:	f001 fab1 	bl	8001da8 <HAL_GPIO_WritePin>
 8000846:	e002      	b.n	800084e <main+0x11a>
          } else {
              error = 1; // Botón incorrecto
 8000848:	2301      	movs	r3, #1
 800084a:	60fb      	str	r3, [r7, #12]
              break;
 800084c:	e008      	b.n	8000860 <main+0x12c>
      for(int i = 0; i < num_pasos; i++) {
 800084e:	68bb      	ldr	r3, [r7, #8]
 8000850:	3301      	adds	r3, #1
 8000852:	60bb      	str	r3, [r7, #8]
 8000854:	68ba      	ldr	r2, [r7, #8]
 8000856:	687b      	ldr	r3, [r7, #4]
 8000858:	429a      	cmp	r2, r3
 800085a:	dbba      	blt.n	80007d2 <main+0x9e>
 800085c:	e000      	b.n	8000860 <main+0x12c>
          if(error) break;
 800085e:	bf00      	nop
          }
      }

      // 3. RESOLUCIÓN
      if(error) {
 8000860:	68fb      	ldr	r3, [r7, #12]
 8000862:	2b00      	cmp	r3, #0
 8000864:	d009      	beq.n	800087a <main+0x146>
          efecto_derrota();
 8000866:	f7ff ff2d 	bl	80006c4 <efecto_derrota>
          nivel_actual = 0; // Reiniciar
 800086a:	4b16      	ldr	r3, [pc, #88]	@ (80008c4 <main+0x190>)
 800086c:	2200      	movs	r2, #0
 800086e:	601a      	str	r2, [r3, #0]
          HAL_Delay(1000);
 8000870:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8000874:	f000 fbc6 	bl	8001004 <HAL_Delay>
 8000878:	e773      	b.n	8000762 <main+0x2e>
      } else {
          // Nivel superado
          HAL_GPIO_WritePin(GPIOA, LED_VERDE, GPIO_PIN_SET);
 800087a:	2201      	movs	r2, #1
 800087c:	2120      	movs	r1, #32
 800087e:	4817      	ldr	r0, [pc, #92]	@ (80008dc <main+0x1a8>)
 8000880:	f001 fa92 	bl	8001da8 <HAL_GPIO_WritePin>
          HAL_Delay(500);
 8000884:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8000888:	f000 fbbc 	bl	8001004 <HAL_Delay>
          HAL_GPIO_WritePin(GPIOA, LED_VERDE, GPIO_PIN_RESET);
 800088c:	2200      	movs	r2, #0
 800088e:	2120      	movs	r1, #32
 8000890:	4812      	ldr	r0, [pc, #72]	@ (80008dc <main+0x1a8>)
 8000892:	f001 fa89 	bl	8001da8 <HAL_GPIO_WritePin>

          if(nivel_actual < 4) {
 8000896:	4b0b      	ldr	r3, [pc, #44]	@ (80008c4 <main+0x190>)
 8000898:	681b      	ldr	r3, [r3, #0]
 800089a:	2b03      	cmp	r3, #3
 800089c:	dc05      	bgt.n	80008aa <main+0x176>
              nivel_actual++;
 800089e:	4b09      	ldr	r3, [pc, #36]	@ (80008c4 <main+0x190>)
 80008a0:	681b      	ldr	r3, [r3, #0]
 80008a2:	3301      	adds	r3, #1
 80008a4:	4a07      	ldr	r2, [pc, #28]	@ (80008c4 <main+0x190>)
 80008a6:	6013      	str	r3, [r2, #0]
 80008a8:	e004      	b.n	80008b4 <main+0x180>
          } else {
              efecto_victoria(); // Ganaste el juego
 80008aa:	f7ff ff1f 	bl	80006ec <efecto_victoria>
              nivel_actual = 0;
 80008ae:	4b05      	ldr	r3, [pc, #20]	@ (80008c4 <main+0x190>)
 80008b0:	2200      	movs	r2, #0
 80008b2:	601a      	str	r2, [r3, #0]
          }
          HAL_Delay(1000);
 80008b4:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80008b8:	f000 fba4 	bl	8001004 <HAL_Delay>
  {
 80008bc:	e751      	b.n	8000762 <main+0x2e>
 80008be:	bf00      	nop
 80008c0:	200000f0 	.word	0x200000f0
 80008c4:	20000138 	.word	0x20000138
 80008c8:	20000000 	.word	0x20000000
 80008cc:	66666667 	.word	0x66666667
 80008d0:	2000013c 	.word	0x2000013c
 80008d4:	20000020 	.word	0x20000020
 80008d8:	20000014 	.word	0x20000014
 80008dc:	40020000 	.word	0x40020000

080008e0 <SystemClock_Config>:
  }
  /* USER CODE END 3 */
}

// --- ZONA DE CONFIGURACIÓN AUTOMÁTICA (No borrar, CubeMX la genera) ---
void SystemClock_Config(void) {
 80008e0:	b580      	push	{r7, lr}
 80008e2:	b094      	sub	sp, #80	@ 0x50
 80008e4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80008e6:	f107 0320 	add.w	r3, r7, #32
 80008ea:	2230      	movs	r2, #48	@ 0x30
 80008ec:	2100      	movs	r1, #0
 80008ee:	4618      	mov	r0, r3
 80008f0:	f002 fb5d 	bl	8002fae <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80008f4:	f107 030c 	add.w	r3, r7, #12
 80008f8:	2200      	movs	r2, #0
 80008fa:	601a      	str	r2, [r3, #0]
 80008fc:	605a      	str	r2, [r3, #4]
 80008fe:	609a      	str	r2, [r3, #8]
 8000900:	60da      	str	r2, [r3, #12]
 8000902:	611a      	str	r2, [r3, #16]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000904:	2300      	movs	r3, #0
 8000906:	60bb      	str	r3, [r7, #8]
 8000908:	4b1d      	ldr	r3, [pc, #116]	@ (8000980 <SystemClock_Config+0xa0>)
 800090a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800090c:	4a1c      	ldr	r2, [pc, #112]	@ (8000980 <SystemClock_Config+0xa0>)
 800090e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000912:	6413      	str	r3, [r2, #64]	@ 0x40
 8000914:	4b1a      	ldr	r3, [pc, #104]	@ (8000980 <SystemClock_Config+0xa0>)
 8000916:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000918:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800091c:	60bb      	str	r3, [r7, #8]
 800091e:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000920:	2300      	movs	r3, #0
 8000922:	607b      	str	r3, [r7, #4]
 8000924:	4b17      	ldr	r3, [pc, #92]	@ (8000984 <SystemClock_Config+0xa4>)
 8000926:	681b      	ldr	r3, [r3, #0]
 8000928:	4a16      	ldr	r2, [pc, #88]	@ (8000984 <SystemClock_Config+0xa4>)
 800092a:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800092e:	6013      	str	r3, [r2, #0]
 8000930:	4b14      	ldr	r3, [pc, #80]	@ (8000984 <SystemClock_Config+0xa4>)
 8000932:	681b      	ldr	r3, [r3, #0]
 8000934:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000938:	607b      	str	r3, [r7, #4]
 800093a:	687b      	ldr	r3, [r7, #4]
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800093c:	2302      	movs	r3, #2
 800093e:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000940:	2301      	movs	r3, #1
 8000942:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000944:	2310      	movs	r3, #16
 8000946:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8000948:	2300      	movs	r3, #0
 800094a:	63bb      	str	r3, [r7, #56]	@ 0x38
  HAL_RCC_OscConfig(&RCC_OscInitStruct);
 800094c:	f107 0320 	add.w	r3, r7, #32
 8000950:	4618      	mov	r0, r3
 8000952:	f001 fa5b 	bl	8001e0c <HAL_RCC_OscConfig>
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000956:	230f      	movs	r3, #15
 8000958:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 800095a:	2300      	movs	r3, #0
 800095c:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800095e:	2300      	movs	r3, #0
 8000960:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000962:	2300      	movs	r3, #0
 8000964:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000966:	2300      	movs	r3, #0
 8000968:	61fb      	str	r3, [r7, #28]
  HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0);
 800096a:	f107 030c 	add.w	r3, r7, #12
 800096e:	2100      	movs	r1, #0
 8000970:	4618      	mov	r0, r3
 8000972:	f001 fcc3 	bl	80022fc <HAL_RCC_ClockConfig>
}
 8000976:	bf00      	nop
 8000978:	3750      	adds	r7, #80	@ 0x50
 800097a:	46bd      	mov	sp, r7
 800097c:	bd80      	pop	{r7, pc}
 800097e:	bf00      	nop
 8000980:	40023800 	.word	0x40023800
 8000984:	40007000 	.word	0x40007000

08000988 <MX_ADC1_Init>:

static void MX_ADC1_Init(void) {
 8000988:	b580      	push	{r7, lr}
 800098a:	b084      	sub	sp, #16
 800098c:	af00      	add	r7, sp, #0
  ADC_ChannelConfTypeDef sConfig = {0};
 800098e:	463b      	mov	r3, r7
 8000990:	2200      	movs	r2, #0
 8000992:	601a      	str	r2, [r3, #0]
 8000994:	605a      	str	r2, [r3, #4]
 8000996:	609a      	str	r2, [r3, #8]
 8000998:	60da      	str	r2, [r3, #12]
  hadc1.Instance = ADC1;
 800099a:	4b1c      	ldr	r3, [pc, #112]	@ (8000a0c <MX_ADC1_Init+0x84>)
 800099c:	4a1c      	ldr	r2, [pc, #112]	@ (8000a10 <MX_ADC1_Init+0x88>)
 800099e:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 80009a0:	4b1a      	ldr	r3, [pc, #104]	@ (8000a0c <MX_ADC1_Init+0x84>)
 80009a2:	2200      	movs	r2, #0
 80009a4:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 80009a6:	4b19      	ldr	r3, [pc, #100]	@ (8000a0c <MX_ADC1_Init+0x84>)
 80009a8:	2200      	movs	r2, #0
 80009aa:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = DISABLE;
 80009ac:	4b17      	ldr	r3, [pc, #92]	@ (8000a0c <MX_ADC1_Init+0x84>)
 80009ae:	2200      	movs	r2, #0
 80009b0:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 80009b2:	4b16      	ldr	r3, [pc, #88]	@ (8000a0c <MX_ADC1_Init+0x84>)
 80009b4:	2200      	movs	r2, #0
 80009b6:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80009b8:	4b14      	ldr	r3, [pc, #80]	@ (8000a0c <MX_ADC1_Init+0x84>)
 80009ba:	2200      	movs	r2, #0
 80009bc:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80009c0:	4b12      	ldr	r3, [pc, #72]	@ (8000a0c <MX_ADC1_Init+0x84>)
 80009c2:	2200      	movs	r2, #0
 80009c4:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80009c6:	4b11      	ldr	r3, [pc, #68]	@ (8000a0c <MX_ADC1_Init+0x84>)
 80009c8:	4a12      	ldr	r2, [pc, #72]	@ (8000a14 <MX_ADC1_Init+0x8c>)
 80009ca:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80009cc:	4b0f      	ldr	r3, [pc, #60]	@ (8000a0c <MX_ADC1_Init+0x84>)
 80009ce:	2200      	movs	r2, #0
 80009d0:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 80009d2:	4b0e      	ldr	r3, [pc, #56]	@ (8000a0c <MX_ADC1_Init+0x84>)
 80009d4:	2201      	movs	r2, #1
 80009d6:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 80009d8:	4b0c      	ldr	r3, [pc, #48]	@ (8000a0c <MX_ADC1_Init+0x84>)
 80009da:	2200      	movs	r2, #0
 80009dc:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80009e0:	4b0a      	ldr	r3, [pc, #40]	@ (8000a0c <MX_ADC1_Init+0x84>)
 80009e2:	2201      	movs	r2, #1
 80009e4:	615a      	str	r2, [r3, #20]
  HAL_ADC_Init(&hadc1);
 80009e6:	4809      	ldr	r0, [pc, #36]	@ (8000a0c <MX_ADC1_Init+0x84>)
 80009e8:	f000 fb30 	bl	800104c <HAL_ADC_Init>
  sConfig.Channel = ADC_CHANNEL_7; // Ajusta según tu pin ADC
 80009ec:	2307      	movs	r3, #7
 80009ee:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 80009f0:	2301      	movs	r3, #1
 80009f2:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 80009f4:	2300      	movs	r3, #0
 80009f6:	60bb      	str	r3, [r7, #8]
  HAL_ADC_ConfigChannel(&hadc1, &sConfig);
 80009f8:	463b      	mov	r3, r7
 80009fa:	4619      	mov	r1, r3
 80009fc:	4803      	ldr	r0, [pc, #12]	@ (8000a0c <MX_ADC1_Init+0x84>)
 80009fe:	f000 fd07 	bl	8001410 <HAL_ADC_ConfigChannel>
}
 8000a02:	bf00      	nop
 8000a04:	3710      	adds	r7, #16
 8000a06:	46bd      	mov	sp, r7
 8000a08:	bd80      	pop	{r7, pc}
 8000a0a:	bf00      	nop
 8000a0c:	200000a8 	.word	0x200000a8
 8000a10:	40012000 	.word	0x40012000
 8000a14:	0f000001 	.word	0x0f000001

08000a18 <MX_TIM2_Init>:

static void MX_TIM2_Init(void) {
 8000a18:	b580      	push	{r7, lr}
 8000a1a:	b086      	sub	sp, #24
 8000a1c:	af00      	add	r7, sp, #0
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000a1e:	f107 0308 	add.w	r3, r7, #8
 8000a22:	2200      	movs	r2, #0
 8000a24:	601a      	str	r2, [r3, #0]
 8000a26:	605a      	str	r2, [r3, #4]
 8000a28:	609a      	str	r2, [r3, #8]
 8000a2a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000a2c:	463b      	mov	r3, r7
 8000a2e:	2200      	movs	r2, #0
 8000a30:	601a      	str	r2, [r3, #0]
 8000a32:	605a      	str	r2, [r3, #4]
  htim2.Instance = TIM2;
 8000a34:	4b16      	ldr	r3, [pc, #88]	@ (8000a90 <MX_TIM2_Init+0x78>)
 8000a36:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8000a3a:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 15999;
 8000a3c:	4b14      	ldr	r3, [pc, #80]	@ (8000a90 <MX_TIM2_Init+0x78>)
 8000a3e:	f643 627f 	movw	r2, #15999	@ 0x3e7f
 8000a42:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000a44:	4b12      	ldr	r3, [pc, #72]	@ (8000a90 <MX_TIM2_Init+0x78>)
 8000a46:	2200      	movs	r2, #0
 8000a48:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 4294967295;
 8000a4a:	4b11      	ldr	r3, [pc, #68]	@ (8000a90 <MX_TIM2_Init+0x78>)
 8000a4c:	f04f 32ff 	mov.w	r2, #4294967295
 8000a50:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000a52:	4b0f      	ldr	r3, [pc, #60]	@ (8000a90 <MX_TIM2_Init+0x78>)
 8000a54:	2200      	movs	r2, #0
 8000a56:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000a58:	4b0d      	ldr	r3, [pc, #52]	@ (8000a90 <MX_TIM2_Init+0x78>)
 8000a5a:	2200      	movs	r2, #0
 8000a5c:	619a      	str	r2, [r3, #24]
  HAL_TIM_Base_Init(&htim2);
 8000a5e:	480c      	ldr	r0, [pc, #48]	@ (8000a90 <MX_TIM2_Init+0x78>)
 8000a60:	f001 fdf8 	bl	8002654 <HAL_TIM_Base_Init>
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000a64:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000a68:	60bb      	str	r3, [r7, #8]
  HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig);
 8000a6a:	f107 0308 	add.w	r3, r7, #8
 8000a6e:	4619      	mov	r1, r3
 8000a70:	4807      	ldr	r0, [pc, #28]	@ (8000a90 <MX_TIM2_Init+0x78>)
 8000a72:	f001 fea7 	bl	80027c4 <HAL_TIM_ConfigClockSource>
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000a76:	2300      	movs	r3, #0
 8000a78:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000a7a:	2300      	movs	r3, #0
 8000a7c:	607b      	str	r3, [r7, #4]
  HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig);
 8000a7e:	463b      	mov	r3, r7
 8000a80:	4619      	mov	r1, r3
 8000a82:	4803      	ldr	r0, [pc, #12]	@ (8000a90 <MX_TIM2_Init+0x78>)
 8000a84:	f002 f8a6 	bl	8002bd4 <HAL_TIMEx_MasterConfigSynchronization>
}
 8000a88:	bf00      	nop
 8000a8a:	3718      	adds	r7, #24
 8000a8c:	46bd      	mov	sp, r7
 8000a8e:	bd80      	pop	{r7, pc}
 8000a90:	200000f0 	.word	0x200000f0

08000a94 <MX_GPIO_Init>:

static void MX_GPIO_Init(void) {
 8000a94:	b580      	push	{r7, lr}
 8000a96:	b088      	sub	sp, #32
 8000a98:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000a9a:	f107 030c 	add.w	r3, r7, #12
 8000a9e:	2200      	movs	r2, #0
 8000aa0:	601a      	str	r2, [r3, #0]
 8000aa2:	605a      	str	r2, [r3, #4]
 8000aa4:	609a      	str	r2, [r3, #8]
 8000aa6:	60da      	str	r2, [r3, #12]
 8000aa8:	611a      	str	r2, [r3, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000aaa:	2300      	movs	r3, #0
 8000aac:	60bb      	str	r3, [r7, #8]
 8000aae:	4b2b      	ldr	r3, [pc, #172]	@ (8000b5c <MX_GPIO_Init+0xc8>)
 8000ab0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000ab2:	4a2a      	ldr	r2, [pc, #168]	@ (8000b5c <MX_GPIO_Init+0xc8>)
 8000ab4:	f043 0301 	orr.w	r3, r3, #1
 8000ab8:	6313      	str	r3, [r2, #48]	@ 0x30
 8000aba:	4b28      	ldr	r3, [pc, #160]	@ (8000b5c <MX_GPIO_Init+0xc8>)
 8000abc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000abe:	f003 0301 	and.w	r3, r3, #1
 8000ac2:	60bb      	str	r3, [r7, #8]
 8000ac4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000ac6:	2300      	movs	r3, #0
 8000ac8:	607b      	str	r3, [r7, #4]
 8000aca:	4b24      	ldr	r3, [pc, #144]	@ (8000b5c <MX_GPIO_Init+0xc8>)
 8000acc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000ace:	4a23      	ldr	r2, [pc, #140]	@ (8000b5c <MX_GPIO_Init+0xc8>)
 8000ad0:	f043 0302 	orr.w	r3, r3, #2
 8000ad4:	6313      	str	r3, [r2, #48]	@ 0x30
 8000ad6:	4b21      	ldr	r3, [pc, #132]	@ (8000b5c <MX_GPIO_Init+0xc8>)
 8000ad8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000ada:	f003 0302 	and.w	r3, r3, #2
 8000ade:	607b      	str	r3, [r7, #4]
 8000ae0:	687b      	ldr	r3, [r7, #4]

  // Salidas
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3
 8000ae2:	2200      	movs	r2, #0
 8000ae4:	217f      	movs	r1, #127	@ 0x7f
 8000ae6:	481e      	ldr	r0, [pc, #120]	@ (8000b60 <MX_GPIO_Init+0xcc>)
 8000ae8:	f001 f95e 	bl	8001da8 <HAL_GPIO_WritePin>
                          |GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6, GPIO_PIN_RESET);
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3
 8000aec:	237f      	movs	r3, #127	@ 0x7f
 8000aee:	60fb      	str	r3, [r7, #12]
                          |GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000af0:	2301      	movs	r3, #1
 8000af2:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000af4:	2300      	movs	r3, #0
 8000af6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000af8:	2300      	movs	r3, #0
 8000afa:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000afc:	f107 030c 	add.w	r3, r7, #12
 8000b00:	4619      	mov	r1, r3
 8000b02:	4817      	ldr	r0, [pc, #92]	@ (8000b60 <MX_GPIO_Init+0xcc>)
 8000b04:	f000 ffb4 	bl	8001a70 <HAL_GPIO_Init>

  // Entradas (Interrupciones)
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12;
 8000b08:	f641 4303 	movw	r3, #7171	@ 0x1c03
 8000b0c:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING; // Interrupción en flanco subida
 8000b0e:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8000b12:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000b14:	2301      	movs	r3, #1
 8000b16:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000b18:	f107 030c 	add.w	r3, r7, #12
 8000b1c:	4619      	mov	r1, r3
 8000b1e:	4811      	ldr	r0, [pc, #68]	@ (8000b64 <MX_GPIO_Init+0xd0>)
 8000b20:	f000 ffa6 	bl	8001a70 <HAL_GPIO_Init>

  // Activar interrupciones en NVIC
  HAL_NVIC_SetPriority(EXTI0_IRQn, 0, 0);
 8000b24:	2200      	movs	r2, #0
 8000b26:	2100      	movs	r1, #0
 8000b28:	2006      	movs	r0, #6
 8000b2a:	f000 ff6a 	bl	8001a02 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI0_IRQn);
 8000b2e:	2006      	movs	r0, #6
 8000b30:	f000 ff83 	bl	8001a3a <HAL_NVIC_EnableIRQ>
  HAL_NVIC_SetPriority(EXTI1_IRQn, 0, 0);
 8000b34:	2200      	movs	r2, #0
 8000b36:	2100      	movs	r1, #0
 8000b38:	2007      	movs	r0, #7
 8000b3a:	f000 ff62 	bl	8001a02 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI1_IRQn);
 8000b3e:	2007      	movs	r0, #7
 8000b40:	f000 ff7b 	bl	8001a3a <HAL_NVIC_EnableIRQ>
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 8000b44:	2200      	movs	r2, #0
 8000b46:	2100      	movs	r1, #0
 8000b48:	2028      	movs	r0, #40	@ 0x28
 8000b4a:	f000 ff5a 	bl	8001a02 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8000b4e:	2028      	movs	r0, #40	@ 0x28
 8000b50:	f000 ff73 	bl	8001a3a <HAL_NVIC_EnableIRQ>
}
 8000b54:	bf00      	nop
 8000b56:	3720      	adds	r7, #32
 8000b58:	46bd      	mov	sp, r7
 8000b5a:	bd80      	pop	{r7, pc}
 8000b5c:	40023800 	.word	0x40023800
 8000b60:	40020000 	.word	0x40020000
 8000b64:	40020400 	.word	0x40020400

08000b68 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000b68:	b480      	push	{r7}
 8000b6a:	b083      	sub	sp, #12
 8000b6c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000b6e:	2300      	movs	r3, #0
 8000b70:	607b      	str	r3, [r7, #4]
 8000b72:	4b10      	ldr	r3, [pc, #64]	@ (8000bb4 <HAL_MspInit+0x4c>)
 8000b74:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000b76:	4a0f      	ldr	r2, [pc, #60]	@ (8000bb4 <HAL_MspInit+0x4c>)
 8000b78:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000b7c:	6453      	str	r3, [r2, #68]	@ 0x44
 8000b7e:	4b0d      	ldr	r3, [pc, #52]	@ (8000bb4 <HAL_MspInit+0x4c>)
 8000b80:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000b82:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000b86:	607b      	str	r3, [r7, #4]
 8000b88:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000b8a:	2300      	movs	r3, #0
 8000b8c:	603b      	str	r3, [r7, #0]
 8000b8e:	4b09      	ldr	r3, [pc, #36]	@ (8000bb4 <HAL_MspInit+0x4c>)
 8000b90:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000b92:	4a08      	ldr	r2, [pc, #32]	@ (8000bb4 <HAL_MspInit+0x4c>)
 8000b94:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000b98:	6413      	str	r3, [r2, #64]	@ 0x40
 8000b9a:	4b06      	ldr	r3, [pc, #24]	@ (8000bb4 <HAL_MspInit+0x4c>)
 8000b9c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000b9e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000ba2:	603b      	str	r3, [r7, #0]
 8000ba4:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000ba6:	bf00      	nop
 8000ba8:	370c      	adds	r7, #12
 8000baa:	46bd      	mov	sp, r7
 8000bac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bb0:	4770      	bx	lr
 8000bb2:	bf00      	nop
 8000bb4:	40023800 	.word	0x40023800

08000bb8 <HAL_ADC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hadc: ADC handle pointer
  * @retval None
  */
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8000bb8:	b580      	push	{r7, lr}
 8000bba:	b08a      	sub	sp, #40	@ 0x28
 8000bbc:	af00      	add	r7, sp, #0
 8000bbe:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000bc0:	f107 0314 	add.w	r3, r7, #20
 8000bc4:	2200      	movs	r2, #0
 8000bc6:	601a      	str	r2, [r3, #0]
 8000bc8:	605a      	str	r2, [r3, #4]
 8000bca:	609a      	str	r2, [r3, #8]
 8000bcc:	60da      	str	r2, [r3, #12]
 8000bce:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8000bd0:	687b      	ldr	r3, [r7, #4]
 8000bd2:	681b      	ldr	r3, [r3, #0]
 8000bd4:	4a17      	ldr	r2, [pc, #92]	@ (8000c34 <HAL_ADC_MspInit+0x7c>)
 8000bd6:	4293      	cmp	r3, r2
 8000bd8:	d127      	bne.n	8000c2a <HAL_ADC_MspInit+0x72>
  {
    /* USER CODE BEGIN ADC1_MspInit 0 */

    /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8000bda:	2300      	movs	r3, #0
 8000bdc:	613b      	str	r3, [r7, #16]
 8000bde:	4b16      	ldr	r3, [pc, #88]	@ (8000c38 <HAL_ADC_MspInit+0x80>)
 8000be0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000be2:	4a15      	ldr	r2, [pc, #84]	@ (8000c38 <HAL_ADC_MspInit+0x80>)
 8000be4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000be8:	6453      	str	r3, [r2, #68]	@ 0x44
 8000bea:	4b13      	ldr	r3, [pc, #76]	@ (8000c38 <HAL_ADC_MspInit+0x80>)
 8000bec:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000bee:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8000bf2:	613b      	str	r3, [r7, #16]
 8000bf4:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000bf6:	2300      	movs	r3, #0
 8000bf8:	60fb      	str	r3, [r7, #12]
 8000bfa:	4b0f      	ldr	r3, [pc, #60]	@ (8000c38 <HAL_ADC_MspInit+0x80>)
 8000bfc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000bfe:	4a0e      	ldr	r2, [pc, #56]	@ (8000c38 <HAL_ADC_MspInit+0x80>)
 8000c00:	f043 0301 	orr.w	r3, r3, #1
 8000c04:	6313      	str	r3, [r2, #48]	@ 0x30
 8000c06:	4b0c      	ldr	r3, [pc, #48]	@ (8000c38 <HAL_ADC_MspInit+0x80>)
 8000c08:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000c0a:	f003 0301 	and.w	r3, r3, #1
 8000c0e:	60fb      	str	r3, [r7, #12]
 8000c10:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA7     ------> ADC1_IN7
    */
    GPIO_InitStruct.Pin = GPIO_PIN_7;
 8000c12:	2380      	movs	r3, #128	@ 0x80
 8000c14:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000c16:	2303      	movs	r3, #3
 8000c18:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c1a:	2300      	movs	r3, #0
 8000c1c:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000c1e:	f107 0314 	add.w	r3, r7, #20
 8000c22:	4619      	mov	r1, r3
 8000c24:	4805      	ldr	r0, [pc, #20]	@ (8000c3c <HAL_ADC_MspInit+0x84>)
 8000c26:	f000 ff23 	bl	8001a70 <HAL_GPIO_Init>

    /* USER CODE END ADC1_MspInit 1 */

  }

}
 8000c2a:	bf00      	nop
 8000c2c:	3728      	adds	r7, #40	@ 0x28
 8000c2e:	46bd      	mov	sp, r7
 8000c30:	bd80      	pop	{r7, pc}
 8000c32:	bf00      	nop
 8000c34:	40012000 	.word	0x40012000
 8000c38:	40023800 	.word	0x40023800
 8000c3c:	40020000 	.word	0x40020000

08000c40 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8000c40:	b480      	push	{r7}
 8000c42:	b085      	sub	sp, #20
 8000c44:	af00      	add	r7, sp, #0
 8000c46:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8000c48:	687b      	ldr	r3, [r7, #4]
 8000c4a:	681b      	ldr	r3, [r3, #0]
 8000c4c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8000c50:	d10d      	bne.n	8000c6e <HAL_TIM_Base_MspInit+0x2e>
  {
    /* USER CODE BEGIN TIM2_MspInit 0 */

    /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8000c52:	2300      	movs	r3, #0
 8000c54:	60fb      	str	r3, [r7, #12]
 8000c56:	4b09      	ldr	r3, [pc, #36]	@ (8000c7c <HAL_TIM_Base_MspInit+0x3c>)
 8000c58:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000c5a:	4a08      	ldr	r2, [pc, #32]	@ (8000c7c <HAL_TIM_Base_MspInit+0x3c>)
 8000c5c:	f043 0301 	orr.w	r3, r3, #1
 8000c60:	6413      	str	r3, [r2, #64]	@ 0x40
 8000c62:	4b06      	ldr	r3, [pc, #24]	@ (8000c7c <HAL_TIM_Base_MspInit+0x3c>)
 8000c64:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000c66:	f003 0301 	and.w	r3, r3, #1
 8000c6a:	60fb      	str	r3, [r7, #12]
 8000c6c:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END TIM2_MspInit 1 */

  }

}
 8000c6e:	bf00      	nop
 8000c70:	3714      	adds	r7, #20
 8000c72:	46bd      	mov	sp, r7
 8000c74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c78:	4770      	bx	lr
 8000c7a:	bf00      	nop
 8000c7c:	40023800 	.word	0x40023800

08000c80 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000c80:	b480      	push	{r7}
 8000c82:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000c84:	bf00      	nop
 8000c86:	e7fd      	b.n	8000c84 <NMI_Handler+0x4>

08000c88 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000c88:	b480      	push	{r7}
 8000c8a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000c8c:	bf00      	nop
 8000c8e:	e7fd      	b.n	8000c8c <HardFault_Handler+0x4>

08000c90 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000c90:	b480      	push	{r7}
 8000c92:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000c94:	bf00      	nop
 8000c96:	e7fd      	b.n	8000c94 <MemManage_Handler+0x4>

08000c98 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000c98:	b480      	push	{r7}
 8000c9a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000c9c:	bf00      	nop
 8000c9e:	e7fd      	b.n	8000c9c <BusFault_Handler+0x4>

08000ca0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000ca0:	b480      	push	{r7}
 8000ca2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000ca4:	bf00      	nop
 8000ca6:	e7fd      	b.n	8000ca4 <UsageFault_Handler+0x4>

08000ca8 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000ca8:	b480      	push	{r7}
 8000caa:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000cac:	bf00      	nop
 8000cae:	46bd      	mov	sp, r7
 8000cb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cb4:	4770      	bx	lr

08000cb6 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000cb6:	b480      	push	{r7}
 8000cb8:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000cba:	bf00      	nop
 8000cbc:	46bd      	mov	sp, r7
 8000cbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cc2:	4770      	bx	lr

08000cc4 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000cc4:	b480      	push	{r7}
 8000cc6:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000cc8:	bf00      	nop
 8000cca:	46bd      	mov	sp, r7
 8000ccc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cd0:	4770      	bx	lr

08000cd2 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000cd2:	b580      	push	{r7, lr}
 8000cd4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000cd6:	f000 f975 	bl	8000fc4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000cda:	bf00      	nop
 8000cdc:	bd80      	pop	{r7, pc}

08000cde <EXTI0_IRQHandler>:

/**
  * @brief This function handles EXTI line0 interrupt.
  */
void EXTI0_IRQHandler(void)
{
 8000cde:	b580      	push	{r7, lr}
 8000ce0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI0_IRQn 0 */

  /* USER CODE END EXTI0_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_0);
 8000ce2:	2001      	movs	r0, #1
 8000ce4:	f001 f87a 	bl	8001ddc <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI0_IRQn 1 */

  /* USER CODE END EXTI0_IRQn 1 */
}
 8000ce8:	bf00      	nop
 8000cea:	bd80      	pop	{r7, pc}

08000cec <EXTI1_IRQHandler>:

/**
  * @brief This function handles EXTI line1 interrupt.
  */
void EXTI1_IRQHandler(void)
{
 8000cec:	b580      	push	{r7, lr}
 8000cee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI1_IRQn 0 */

  /* USER CODE END EXTI1_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_1);
 8000cf0:	2002      	movs	r0, #2
 8000cf2:	f001 f873 	bl	8001ddc <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI1_IRQn 1 */

  /* USER CODE END EXTI1_IRQn 1 */
}
 8000cf6:	bf00      	nop
 8000cf8:	bd80      	pop	{r7, pc}

08000cfa <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8000cfa:	b580      	push	{r7, lr}
 8000cfc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_10);
 8000cfe:	f44f 6080 	mov.w	r0, #1024	@ 0x400
 8000d02:	f001 f86b 	bl	8001ddc <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_11);
 8000d06:	f44f 6000 	mov.w	r0, #2048	@ 0x800
 8000d0a:	f001 f867 	bl	8001ddc <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_12);
 8000d0e:	f44f 5080 	mov.w	r0, #4096	@ 0x1000
 8000d12:	f001 f863 	bl	8001ddc <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8000d16:	bf00      	nop
 8000d18:	bd80      	pop	{r7, pc}

08000d1a <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8000d1a:	b480      	push	{r7}
 8000d1c:	af00      	add	r7, sp, #0
  return 1;
 8000d1e:	2301      	movs	r3, #1
}
 8000d20:	4618      	mov	r0, r3
 8000d22:	46bd      	mov	sp, r7
 8000d24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d28:	4770      	bx	lr

08000d2a <_kill>:

int _kill(int pid, int sig)
{
 8000d2a:	b580      	push	{r7, lr}
 8000d2c:	b082      	sub	sp, #8
 8000d2e:	af00      	add	r7, sp, #0
 8000d30:	6078      	str	r0, [r7, #4]
 8000d32:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8000d34:	f002 f98a 	bl	800304c <__errno>
 8000d38:	4603      	mov	r3, r0
 8000d3a:	2216      	movs	r2, #22
 8000d3c:	601a      	str	r2, [r3, #0]
  return -1;
 8000d3e:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000d42:	4618      	mov	r0, r3
 8000d44:	3708      	adds	r7, #8
 8000d46:	46bd      	mov	sp, r7
 8000d48:	bd80      	pop	{r7, pc}

08000d4a <_exit>:

void _exit (int status)
{
 8000d4a:	b580      	push	{r7, lr}
 8000d4c:	b082      	sub	sp, #8
 8000d4e:	af00      	add	r7, sp, #0
 8000d50:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8000d52:	f04f 31ff 	mov.w	r1, #4294967295
 8000d56:	6878      	ldr	r0, [r7, #4]
 8000d58:	f7ff ffe7 	bl	8000d2a <_kill>
  while (1) {}    /* Make sure we hang here */
 8000d5c:	bf00      	nop
 8000d5e:	e7fd      	b.n	8000d5c <_exit+0x12>

08000d60 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000d60:	b580      	push	{r7, lr}
 8000d62:	b086      	sub	sp, #24
 8000d64:	af00      	add	r7, sp, #0
 8000d66:	60f8      	str	r0, [r7, #12]
 8000d68:	60b9      	str	r1, [r7, #8]
 8000d6a:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000d6c:	2300      	movs	r3, #0
 8000d6e:	617b      	str	r3, [r7, #20]
 8000d70:	e00a      	b.n	8000d88 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8000d72:	f3af 8000 	nop.w
 8000d76:	4601      	mov	r1, r0
 8000d78:	68bb      	ldr	r3, [r7, #8]
 8000d7a:	1c5a      	adds	r2, r3, #1
 8000d7c:	60ba      	str	r2, [r7, #8]
 8000d7e:	b2ca      	uxtb	r2, r1
 8000d80:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000d82:	697b      	ldr	r3, [r7, #20]
 8000d84:	3301      	adds	r3, #1
 8000d86:	617b      	str	r3, [r7, #20]
 8000d88:	697a      	ldr	r2, [r7, #20]
 8000d8a:	687b      	ldr	r3, [r7, #4]
 8000d8c:	429a      	cmp	r2, r3
 8000d8e:	dbf0      	blt.n	8000d72 <_read+0x12>
  }

  return len;
 8000d90:	687b      	ldr	r3, [r7, #4]
}
 8000d92:	4618      	mov	r0, r3
 8000d94:	3718      	adds	r7, #24
 8000d96:	46bd      	mov	sp, r7
 8000d98:	bd80      	pop	{r7, pc}

08000d9a <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8000d9a:	b580      	push	{r7, lr}
 8000d9c:	b086      	sub	sp, #24
 8000d9e:	af00      	add	r7, sp, #0
 8000da0:	60f8      	str	r0, [r7, #12]
 8000da2:	60b9      	str	r1, [r7, #8]
 8000da4:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000da6:	2300      	movs	r3, #0
 8000da8:	617b      	str	r3, [r7, #20]
 8000daa:	e009      	b.n	8000dc0 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8000dac:	68bb      	ldr	r3, [r7, #8]
 8000dae:	1c5a      	adds	r2, r3, #1
 8000db0:	60ba      	str	r2, [r7, #8]
 8000db2:	781b      	ldrb	r3, [r3, #0]
 8000db4:	4618      	mov	r0, r3
 8000db6:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000dba:	697b      	ldr	r3, [r7, #20]
 8000dbc:	3301      	adds	r3, #1
 8000dbe:	617b      	str	r3, [r7, #20]
 8000dc0:	697a      	ldr	r2, [r7, #20]
 8000dc2:	687b      	ldr	r3, [r7, #4]
 8000dc4:	429a      	cmp	r2, r3
 8000dc6:	dbf1      	blt.n	8000dac <_write+0x12>
  }
  return len;
 8000dc8:	687b      	ldr	r3, [r7, #4]
}
 8000dca:	4618      	mov	r0, r3
 8000dcc:	3718      	adds	r7, #24
 8000dce:	46bd      	mov	sp, r7
 8000dd0:	bd80      	pop	{r7, pc}

08000dd2 <_close>:

int _close(int file)
{
 8000dd2:	b480      	push	{r7}
 8000dd4:	b083      	sub	sp, #12
 8000dd6:	af00      	add	r7, sp, #0
 8000dd8:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8000dda:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000dde:	4618      	mov	r0, r3
 8000de0:	370c      	adds	r7, #12
 8000de2:	46bd      	mov	sp, r7
 8000de4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000de8:	4770      	bx	lr

08000dea <_fstat>:


int _fstat(int file, struct stat *st)
{
 8000dea:	b480      	push	{r7}
 8000dec:	b083      	sub	sp, #12
 8000dee:	af00      	add	r7, sp, #0
 8000df0:	6078      	str	r0, [r7, #4]
 8000df2:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8000df4:	683b      	ldr	r3, [r7, #0]
 8000df6:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8000dfa:	605a      	str	r2, [r3, #4]
  return 0;
 8000dfc:	2300      	movs	r3, #0
}
 8000dfe:	4618      	mov	r0, r3
 8000e00:	370c      	adds	r7, #12
 8000e02:	46bd      	mov	sp, r7
 8000e04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e08:	4770      	bx	lr

08000e0a <_isatty>:

int _isatty(int file)
{
 8000e0a:	b480      	push	{r7}
 8000e0c:	b083      	sub	sp, #12
 8000e0e:	af00      	add	r7, sp, #0
 8000e10:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8000e12:	2301      	movs	r3, #1
}
 8000e14:	4618      	mov	r0, r3
 8000e16:	370c      	adds	r7, #12
 8000e18:	46bd      	mov	sp, r7
 8000e1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e1e:	4770      	bx	lr

08000e20 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8000e20:	b480      	push	{r7}
 8000e22:	b085      	sub	sp, #20
 8000e24:	af00      	add	r7, sp, #0
 8000e26:	60f8      	str	r0, [r7, #12]
 8000e28:	60b9      	str	r1, [r7, #8]
 8000e2a:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8000e2c:	2300      	movs	r3, #0
}
 8000e2e:	4618      	mov	r0, r3
 8000e30:	3714      	adds	r7, #20
 8000e32:	46bd      	mov	sp, r7
 8000e34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e38:	4770      	bx	lr
	...

08000e3c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000e3c:	b580      	push	{r7, lr}
 8000e3e:	b086      	sub	sp, #24
 8000e40:	af00      	add	r7, sp, #0
 8000e42:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000e44:	4a14      	ldr	r2, [pc, #80]	@ (8000e98 <_sbrk+0x5c>)
 8000e46:	4b15      	ldr	r3, [pc, #84]	@ (8000e9c <_sbrk+0x60>)
 8000e48:	1ad3      	subs	r3, r2, r3
 8000e4a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000e4c:	697b      	ldr	r3, [r7, #20]
 8000e4e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000e50:	4b13      	ldr	r3, [pc, #76]	@ (8000ea0 <_sbrk+0x64>)
 8000e52:	681b      	ldr	r3, [r3, #0]
 8000e54:	2b00      	cmp	r3, #0
 8000e56:	d102      	bne.n	8000e5e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000e58:	4b11      	ldr	r3, [pc, #68]	@ (8000ea0 <_sbrk+0x64>)
 8000e5a:	4a12      	ldr	r2, [pc, #72]	@ (8000ea4 <_sbrk+0x68>)
 8000e5c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000e5e:	4b10      	ldr	r3, [pc, #64]	@ (8000ea0 <_sbrk+0x64>)
 8000e60:	681a      	ldr	r2, [r3, #0]
 8000e62:	687b      	ldr	r3, [r7, #4]
 8000e64:	4413      	add	r3, r2
 8000e66:	693a      	ldr	r2, [r7, #16]
 8000e68:	429a      	cmp	r2, r3
 8000e6a:	d207      	bcs.n	8000e7c <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000e6c:	f002 f8ee 	bl	800304c <__errno>
 8000e70:	4603      	mov	r3, r0
 8000e72:	220c      	movs	r2, #12
 8000e74:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000e76:	f04f 33ff 	mov.w	r3, #4294967295
 8000e7a:	e009      	b.n	8000e90 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000e7c:	4b08      	ldr	r3, [pc, #32]	@ (8000ea0 <_sbrk+0x64>)
 8000e7e:	681b      	ldr	r3, [r3, #0]
 8000e80:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000e82:	4b07      	ldr	r3, [pc, #28]	@ (8000ea0 <_sbrk+0x64>)
 8000e84:	681a      	ldr	r2, [r3, #0]
 8000e86:	687b      	ldr	r3, [r7, #4]
 8000e88:	4413      	add	r3, r2
 8000e8a:	4a05      	ldr	r2, [pc, #20]	@ (8000ea0 <_sbrk+0x64>)
 8000e8c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000e8e:	68fb      	ldr	r3, [r7, #12]
}
 8000e90:	4618      	mov	r0, r3
 8000e92:	3718      	adds	r7, #24
 8000e94:	46bd      	mov	sp, r7
 8000e96:	bd80      	pop	{r7, pc}
 8000e98:	20020000 	.word	0x20020000
 8000e9c:	00000400 	.word	0x00000400
 8000ea0:	20000204 	.word	0x20000204
 8000ea4:	20000358 	.word	0x20000358

08000ea8 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000ea8:	b480      	push	{r7}
 8000eaa:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000eac:	4b06      	ldr	r3, [pc, #24]	@ (8000ec8 <SystemInit+0x20>)
 8000eae:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000eb2:	4a05      	ldr	r2, [pc, #20]	@ (8000ec8 <SystemInit+0x20>)
 8000eb4:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000eb8:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000ebc:	bf00      	nop
 8000ebe:	46bd      	mov	sp, r7
 8000ec0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ec4:	4770      	bx	lr
 8000ec6:	bf00      	nop
 8000ec8:	e000ed00 	.word	0xe000ed00

08000ecc <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8000ecc:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8000f04 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8000ed0:	f7ff ffea 	bl	8000ea8 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8000ed4:	480c      	ldr	r0, [pc, #48]	@ (8000f08 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8000ed6:	490d      	ldr	r1, [pc, #52]	@ (8000f0c <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8000ed8:	4a0d      	ldr	r2, [pc, #52]	@ (8000f10 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8000eda:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000edc:	e002      	b.n	8000ee4 <LoopCopyDataInit>

08000ede <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000ede:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000ee0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000ee2:	3304      	adds	r3, #4

08000ee4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000ee4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000ee6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000ee8:	d3f9      	bcc.n	8000ede <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000eea:	4a0a      	ldr	r2, [pc, #40]	@ (8000f14 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8000eec:	4c0a      	ldr	r4, [pc, #40]	@ (8000f18 <LoopFillZerobss+0x22>)
  movs r3, #0
 8000eee:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000ef0:	e001      	b.n	8000ef6 <LoopFillZerobss>

08000ef2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000ef2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000ef4:	3204      	adds	r2, #4

08000ef6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000ef6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000ef8:	d3fb      	bcc.n	8000ef2 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000efa:	f002 f8ad 	bl	8003058 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000efe:	f7ff fc19 	bl	8000734 <main>
  bx  lr    
 8000f02:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8000f04:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8000f08:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000f0c:	2000008c 	.word	0x2000008c
  ldr r2, =_sidata
 8000f10:	08003df8 	.word	0x08003df8
  ldr r2, =_sbss
 8000f14:	2000008c 	.word	0x2000008c
  ldr r4, =_ebss
 8000f18:	20000358 	.word	0x20000358

08000f1c <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000f1c:	e7fe      	b.n	8000f1c <ADC_IRQHandler>
	...

08000f20 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000f20:	b580      	push	{r7, lr}
 8000f22:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8000f24:	4b0e      	ldr	r3, [pc, #56]	@ (8000f60 <HAL_Init+0x40>)
 8000f26:	681b      	ldr	r3, [r3, #0]
 8000f28:	4a0d      	ldr	r2, [pc, #52]	@ (8000f60 <HAL_Init+0x40>)
 8000f2a:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8000f2e:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8000f30:	4b0b      	ldr	r3, [pc, #44]	@ (8000f60 <HAL_Init+0x40>)
 8000f32:	681b      	ldr	r3, [r3, #0]
 8000f34:	4a0a      	ldr	r2, [pc, #40]	@ (8000f60 <HAL_Init+0x40>)
 8000f36:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8000f3a:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000f3c:	4b08      	ldr	r3, [pc, #32]	@ (8000f60 <HAL_Init+0x40>)
 8000f3e:	681b      	ldr	r3, [r3, #0]
 8000f40:	4a07      	ldr	r2, [pc, #28]	@ (8000f60 <HAL_Init+0x40>)
 8000f42:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000f46:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000f48:	2003      	movs	r0, #3
 8000f4a:	f000 fd4f 	bl	80019ec <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000f4e:	200f      	movs	r0, #15
 8000f50:	f000 f808 	bl	8000f64 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000f54:	f7ff fe08 	bl	8000b68 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000f58:	2300      	movs	r3, #0
}
 8000f5a:	4618      	mov	r0, r3
 8000f5c:	bd80      	pop	{r7, pc}
 8000f5e:	bf00      	nop
 8000f60:	40023c00 	.word	0x40023c00

08000f64 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000f64:	b580      	push	{r7, lr}
 8000f66:	b082      	sub	sp, #8
 8000f68:	af00      	add	r7, sp, #0
 8000f6a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000f6c:	4b12      	ldr	r3, [pc, #72]	@ (8000fb8 <HAL_InitTick+0x54>)
 8000f6e:	681a      	ldr	r2, [r3, #0]
 8000f70:	4b12      	ldr	r3, [pc, #72]	@ (8000fbc <HAL_InitTick+0x58>)
 8000f72:	781b      	ldrb	r3, [r3, #0]
 8000f74:	4619      	mov	r1, r3
 8000f76:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000f7a:	fbb3 f3f1 	udiv	r3, r3, r1
 8000f7e:	fbb2 f3f3 	udiv	r3, r2, r3
 8000f82:	4618      	mov	r0, r3
 8000f84:	f000 fd67 	bl	8001a56 <HAL_SYSTICK_Config>
 8000f88:	4603      	mov	r3, r0
 8000f8a:	2b00      	cmp	r3, #0
 8000f8c:	d001      	beq.n	8000f92 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000f8e:	2301      	movs	r3, #1
 8000f90:	e00e      	b.n	8000fb0 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000f92:	687b      	ldr	r3, [r7, #4]
 8000f94:	2b0f      	cmp	r3, #15
 8000f96:	d80a      	bhi.n	8000fae <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000f98:	2200      	movs	r2, #0
 8000f9a:	6879      	ldr	r1, [r7, #4]
 8000f9c:	f04f 30ff 	mov.w	r0, #4294967295
 8000fa0:	f000 fd2f 	bl	8001a02 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000fa4:	4a06      	ldr	r2, [pc, #24]	@ (8000fc0 <HAL_InitTick+0x5c>)
 8000fa6:	687b      	ldr	r3, [r7, #4]
 8000fa8:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000faa:	2300      	movs	r3, #0
 8000fac:	e000      	b.n	8000fb0 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000fae:	2301      	movs	r3, #1
}
 8000fb0:	4618      	mov	r0, r3
 8000fb2:	3708      	adds	r7, #8
 8000fb4:	46bd      	mov	sp, r7
 8000fb6:	bd80      	pop	{r7, pc}
 8000fb8:	20000024 	.word	0x20000024
 8000fbc:	2000002c 	.word	0x2000002c
 8000fc0:	20000028 	.word	0x20000028

08000fc4 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000fc4:	b480      	push	{r7}
 8000fc6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000fc8:	4b06      	ldr	r3, [pc, #24]	@ (8000fe4 <HAL_IncTick+0x20>)
 8000fca:	781b      	ldrb	r3, [r3, #0]
 8000fcc:	461a      	mov	r2, r3
 8000fce:	4b06      	ldr	r3, [pc, #24]	@ (8000fe8 <HAL_IncTick+0x24>)
 8000fd0:	681b      	ldr	r3, [r3, #0]
 8000fd2:	4413      	add	r3, r2
 8000fd4:	4a04      	ldr	r2, [pc, #16]	@ (8000fe8 <HAL_IncTick+0x24>)
 8000fd6:	6013      	str	r3, [r2, #0]
}
 8000fd8:	bf00      	nop
 8000fda:	46bd      	mov	sp, r7
 8000fdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fe0:	4770      	bx	lr
 8000fe2:	bf00      	nop
 8000fe4:	2000002c 	.word	0x2000002c
 8000fe8:	20000208 	.word	0x20000208

08000fec <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000fec:	b480      	push	{r7}
 8000fee:	af00      	add	r7, sp, #0
  return uwTick;
 8000ff0:	4b03      	ldr	r3, [pc, #12]	@ (8001000 <HAL_GetTick+0x14>)
 8000ff2:	681b      	ldr	r3, [r3, #0]
}
 8000ff4:	4618      	mov	r0, r3
 8000ff6:	46bd      	mov	sp, r7
 8000ff8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ffc:	4770      	bx	lr
 8000ffe:	bf00      	nop
 8001000:	20000208 	.word	0x20000208

08001004 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001004:	b580      	push	{r7, lr}
 8001006:	b084      	sub	sp, #16
 8001008:	af00      	add	r7, sp, #0
 800100a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800100c:	f7ff ffee 	bl	8000fec <HAL_GetTick>
 8001010:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001012:	687b      	ldr	r3, [r7, #4]
 8001014:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001016:	68fb      	ldr	r3, [r7, #12]
 8001018:	f1b3 3fff 	cmp.w	r3, #4294967295
 800101c:	d005      	beq.n	800102a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800101e:	4b0a      	ldr	r3, [pc, #40]	@ (8001048 <HAL_Delay+0x44>)
 8001020:	781b      	ldrb	r3, [r3, #0]
 8001022:	461a      	mov	r2, r3
 8001024:	68fb      	ldr	r3, [r7, #12]
 8001026:	4413      	add	r3, r2
 8001028:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 800102a:	bf00      	nop
 800102c:	f7ff ffde 	bl	8000fec <HAL_GetTick>
 8001030:	4602      	mov	r2, r0
 8001032:	68bb      	ldr	r3, [r7, #8]
 8001034:	1ad3      	subs	r3, r2, r3
 8001036:	68fa      	ldr	r2, [r7, #12]
 8001038:	429a      	cmp	r2, r3
 800103a:	d8f7      	bhi.n	800102c <HAL_Delay+0x28>
  {
  }
}
 800103c:	bf00      	nop
 800103e:	bf00      	nop
 8001040:	3710      	adds	r7, #16
 8001042:	46bd      	mov	sp, r7
 8001044:	bd80      	pop	{r7, pc}
 8001046:	bf00      	nop
 8001048:	2000002c 	.word	0x2000002c

0800104c <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 800104c:	b580      	push	{r7, lr}
 800104e:	b084      	sub	sp, #16
 8001050:	af00      	add	r7, sp, #0
 8001052:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001054:	2300      	movs	r3, #0
 8001056:	73fb      	strb	r3, [r7, #15]

  /* Check ADC handle */
  if (hadc == NULL)
 8001058:	687b      	ldr	r3, [r7, #4]
 800105a:	2b00      	cmp	r3, #0
 800105c:	d101      	bne.n	8001062 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 800105e:	2301      	movs	r3, #1
 8001060:	e033      	b.n	80010ca <HAL_ADC_Init+0x7e>
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }

  if (hadc->State == HAL_ADC_STATE_RESET)
 8001062:	687b      	ldr	r3, [r7, #4]
 8001064:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001066:	2b00      	cmp	r3, #0
 8001068:	d109      	bne.n	800107e <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 800106a:	6878      	ldr	r0, [r7, #4]
 800106c:	f7ff fda4 	bl	8000bb8 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8001070:	687b      	ldr	r3, [r7, #4]
 8001072:	2200      	movs	r2, #0
 8001074:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8001076:	687b      	ldr	r3, [r7, #4]
 8001078:	2200      	movs	r2, #0
 800107a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  }

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 800107e:	687b      	ldr	r3, [r7, #4]
 8001080:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001082:	f003 0310 	and.w	r3, r3, #16
 8001086:	2b00      	cmp	r3, #0
 8001088:	d118      	bne.n	80010bc <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800108a:	687b      	ldr	r3, [r7, #4]
 800108c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800108e:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8001092:	f023 0302 	bic.w	r3, r3, #2
 8001096:	f043 0202 	orr.w	r2, r3, #2
 800109a:	687b      	ldr	r3, [r7, #4]
 800109c:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Set ADC parameters */
    ADC_Init(hadc);
 800109e:	6878      	ldr	r0, [r7, #4]
 80010a0:	f000 fad8 	bl	8001654 <ADC_Init>

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 80010a4:	687b      	ldr	r3, [r7, #4]
 80010a6:	2200      	movs	r2, #0
 80010a8:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80010aa:	687b      	ldr	r3, [r7, #4]
 80010ac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80010ae:	f023 0303 	bic.w	r3, r3, #3
 80010b2:	f043 0201 	orr.w	r2, r3, #1
 80010b6:	687b      	ldr	r3, [r7, #4]
 80010b8:	641a      	str	r2, [r3, #64]	@ 0x40
 80010ba:	e001      	b.n	80010c0 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 80010bc:	2301      	movs	r3, #1
 80010be:	73fb      	strb	r3, [r7, #15]
  }

  /* Release Lock */
  __HAL_UNLOCK(hadc);
 80010c0:	687b      	ldr	r3, [r7, #4]
 80010c2:	2200      	movs	r2, #0
 80010c4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return tmp_hal_status;
 80010c8:	7bfb      	ldrb	r3, [r7, #15]
}
 80010ca:	4618      	mov	r0, r3
 80010cc:	3710      	adds	r7, #16
 80010ce:	46bd      	mov	sp, r7
 80010d0:	bd80      	pop	{r7, pc}
	...

080010d4 <HAL_ADC_Start>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef *hadc)
{
 80010d4:	b480      	push	{r7}
 80010d6:	b085      	sub	sp, #20
 80010d8:	af00      	add	r7, sp, #0
 80010da:	6078      	str	r0, [r7, #4]
  __IO uint32_t counter = 0U;
 80010dc:	2300      	movs	r3, #0
 80010de:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));

  /* Process locked */
  __HAL_LOCK(hadc);
 80010e0:	687b      	ldr	r3, [r7, #4]
 80010e2:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80010e6:	2b01      	cmp	r3, #1
 80010e8:	d101      	bne.n	80010ee <HAL_ADC_Start+0x1a>
 80010ea:	2302      	movs	r3, #2
 80010ec:	e0b2      	b.n	8001254 <HAL_ADC_Start+0x180>
 80010ee:	687b      	ldr	r3, [r7, #4]
 80010f0:	2201      	movs	r2, #1
 80010f2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during
  Tstab time the ADC's stabilization */
  if ((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 80010f6:	687b      	ldr	r3, [r7, #4]
 80010f8:	681b      	ldr	r3, [r3, #0]
 80010fa:	689b      	ldr	r3, [r3, #8]
 80010fc:	f003 0301 	and.w	r3, r3, #1
 8001100:	2b01      	cmp	r3, #1
 8001102:	d018      	beq.n	8001136 <HAL_ADC_Start+0x62>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8001104:	687b      	ldr	r3, [r7, #4]
 8001106:	681b      	ldr	r3, [r3, #0]
 8001108:	689a      	ldr	r2, [r3, #8]
 800110a:	687b      	ldr	r3, [r7, #4]
 800110c:	681b      	ldr	r3, [r3, #0]
 800110e:	f042 0201 	orr.w	r2, r2, #1
 8001112:	609a      	str	r2, [r3, #8]

    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8001114:	4b52      	ldr	r3, [pc, #328]	@ (8001260 <HAL_ADC_Start+0x18c>)
 8001116:	681b      	ldr	r3, [r3, #0]
 8001118:	4a52      	ldr	r2, [pc, #328]	@ (8001264 <HAL_ADC_Start+0x190>)
 800111a:	fba2 2303 	umull	r2, r3, r2, r3
 800111e:	0c9a      	lsrs	r2, r3, #18
 8001120:	4613      	mov	r3, r2
 8001122:	005b      	lsls	r3, r3, #1
 8001124:	4413      	add	r3, r2
 8001126:	60bb      	str	r3, [r7, #8]
    while (counter != 0U)
 8001128:	e002      	b.n	8001130 <HAL_ADC_Start+0x5c>
    {
      counter--;
 800112a:	68bb      	ldr	r3, [r7, #8]
 800112c:	3b01      	subs	r3, #1
 800112e:	60bb      	str	r3, [r7, #8]
    while (counter != 0U)
 8001130:	68bb      	ldr	r3, [r7, #8]
 8001132:	2b00      	cmp	r3, #0
 8001134:	d1f9      	bne.n	800112a <HAL_ADC_Start+0x56>
    }
  }

  /* Start conversion if ADC is effectively enabled */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 8001136:	687b      	ldr	r3, [r7, #4]
 8001138:	681b      	ldr	r3, [r3, #0]
 800113a:	689b      	ldr	r3, [r3, #8]
 800113c:	f003 0301 	and.w	r3, r3, #1
 8001140:	2b01      	cmp	r3, #1
 8001142:	d17a      	bne.n	800123a <HAL_ADC_Start+0x166>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 8001144:	687b      	ldr	r3, [r7, #4]
 8001146:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001148:	f423 63e0 	bic.w	r3, r3, #1792	@ 0x700
 800114c:	f023 0301 	bic.w	r3, r3, #1
 8001150:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8001154:	687b      	ldr	r3, [r7, #4]
 8001156:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);

    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8001158:	687b      	ldr	r3, [r7, #4]
 800115a:	681b      	ldr	r3, [r3, #0]
 800115c:	685b      	ldr	r3, [r3, #4]
 800115e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001162:	2b00      	cmp	r3, #0
 8001164:	d007      	beq.n	8001176 <HAL_ADC_Start+0xa2>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8001166:	687b      	ldr	r3, [r7, #4]
 8001168:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800116a:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 800116e:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8001172:	687b      	ldr	r3, [r7, #4]
 8001174:	641a      	str	r2, [r3, #64]	@ 0x40
    }

    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8001176:	687b      	ldr	r3, [r7, #4]
 8001178:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800117a:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800117e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8001182:	d106      	bne.n	8001192 <HAL_ADC_Start+0xbe>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8001184:	687b      	ldr	r3, [r7, #4]
 8001186:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001188:	f023 0206 	bic.w	r2, r3, #6
 800118c:	687b      	ldr	r3, [r7, #4]
 800118e:	645a      	str	r2, [r3, #68]	@ 0x44
 8001190:	e002      	b.n	8001198 <HAL_ADC_Start+0xc4>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8001192:	687b      	ldr	r3, [r7, #4]
 8001194:	2200      	movs	r2, #0
 8001196:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 8001198:	687b      	ldr	r3, [r7, #4]
 800119a:	2200      	movs	r2, #0
 800119c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80011a0:	4b31      	ldr	r3, [pc, #196]	@ (8001268 <HAL_ADC_Start+0x194>)
 80011a2:	60fb      	str	r3, [r7, #12]

    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 80011a4:	687b      	ldr	r3, [r7, #4]
 80011a6:	681b      	ldr	r3, [r3, #0]
 80011a8:	f06f 0222 	mvn.w	r2, #34	@ 0x22
 80011ac:	601a      	str	r2, [r3, #0]

    /* Check if Multimode enabled */
    if (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 80011ae:	68fb      	ldr	r3, [r7, #12]
 80011b0:	685b      	ldr	r3, [r3, #4]
 80011b2:	f003 031f 	and.w	r3, r3, #31
 80011b6:	2b00      	cmp	r3, #0
 80011b8:	d12a      	bne.n	8001210 <HAL_ADC_Start+0x13c>
    {
#if defined(ADC2) && defined(ADC3)
      if ((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
 80011ba:	687b      	ldr	r3, [r7, #4]
 80011bc:	681b      	ldr	r3, [r3, #0]
 80011be:	4a2b      	ldr	r2, [pc, #172]	@ (800126c <HAL_ADC_Start+0x198>)
 80011c0:	4293      	cmp	r3, r2
 80011c2:	d015      	beq.n	80011f0 <HAL_ADC_Start+0x11c>
 80011c4:	687b      	ldr	r3, [r7, #4]
 80011c6:	681b      	ldr	r3, [r3, #0]
 80011c8:	4a29      	ldr	r2, [pc, #164]	@ (8001270 <HAL_ADC_Start+0x19c>)
 80011ca:	4293      	cmp	r3, r2
 80011cc:	d105      	bne.n	80011da <HAL_ADC_Start+0x106>
 80011ce:	4b26      	ldr	r3, [pc, #152]	@ (8001268 <HAL_ADC_Start+0x194>)
 80011d0:	685b      	ldr	r3, [r3, #4]
 80011d2:	f003 031f 	and.w	r3, r3, #31
 80011d6:	2b00      	cmp	r3, #0
 80011d8:	d00a      	beq.n	80011f0 <HAL_ADC_Start+0x11c>
          || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
 80011da:	687b      	ldr	r3, [r7, #4]
 80011dc:	681b      	ldr	r3, [r3, #0]
 80011de:	4a25      	ldr	r2, [pc, #148]	@ (8001274 <HAL_ADC_Start+0x1a0>)
 80011e0:	4293      	cmp	r3, r2
 80011e2:	d136      	bne.n	8001252 <HAL_ADC_Start+0x17e>
 80011e4:	4b20      	ldr	r3, [pc, #128]	@ (8001268 <HAL_ADC_Start+0x194>)
 80011e6:	685b      	ldr	r3, [r3, #4]
 80011e8:	f003 0310 	and.w	r3, r3, #16
 80011ec:	2b00      	cmp	r3, #0
 80011ee:	d130      	bne.n	8001252 <HAL_ADC_Start+0x17e>
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET)
 80011f0:	687b      	ldr	r3, [r7, #4]
 80011f2:	681b      	ldr	r3, [r3, #0]
 80011f4:	689b      	ldr	r3, [r3, #8]
 80011f6:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 80011fa:	2b00      	cmp	r3, #0
 80011fc:	d129      	bne.n	8001252 <HAL_ADC_Start+0x17e>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 80011fe:	687b      	ldr	r3, [r7, #4]
 8001200:	681b      	ldr	r3, [r3, #0]
 8001202:	689a      	ldr	r2, [r3, #8]
 8001204:	687b      	ldr	r3, [r7, #4]
 8001206:	681b      	ldr	r3, [r3, #0]
 8001208:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 800120c:	609a      	str	r2, [r3, #8]
 800120e:	e020      	b.n	8001252 <HAL_ADC_Start+0x17e>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if ((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8001210:	687b      	ldr	r3, [r7, #4]
 8001212:	681b      	ldr	r3, [r3, #0]
 8001214:	4a15      	ldr	r2, [pc, #84]	@ (800126c <HAL_ADC_Start+0x198>)
 8001216:	4293      	cmp	r3, r2
 8001218:	d11b      	bne.n	8001252 <HAL_ADC_Start+0x17e>
 800121a:	687b      	ldr	r3, [r7, #4]
 800121c:	681b      	ldr	r3, [r3, #0]
 800121e:	689b      	ldr	r3, [r3, #8]
 8001220:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8001224:	2b00      	cmp	r3, #0
 8001226:	d114      	bne.n	8001252 <HAL_ADC_Start+0x17e>
      {
        /* Enable the selected ADC software conversion for regular group */
        hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8001228:	687b      	ldr	r3, [r7, #4]
 800122a:	681b      	ldr	r3, [r3, #0]
 800122c:	689a      	ldr	r2, [r3, #8]
 800122e:	687b      	ldr	r3, [r7, #4]
 8001230:	681b      	ldr	r3, [r3, #0]
 8001232:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 8001236:	609a      	str	r2, [r3, #8]
 8001238:	e00b      	b.n	8001252 <HAL_ADC_Start+0x17e>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800123a:	687b      	ldr	r3, [r7, #4]
 800123c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800123e:	f043 0210 	orr.w	r2, r3, #16
 8001242:	687b      	ldr	r3, [r7, #4]
 8001244:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001246:	687b      	ldr	r3, [r7, #4]
 8001248:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800124a:	f043 0201 	orr.w	r2, r3, #1
 800124e:	687b      	ldr	r3, [r7, #4]
 8001250:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Return function status */
  return HAL_OK;
 8001252:	2300      	movs	r3, #0
}
 8001254:	4618      	mov	r0, r3
 8001256:	3714      	adds	r7, #20
 8001258:	46bd      	mov	sp, r7
 800125a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800125e:	4770      	bx	lr
 8001260:	20000024 	.word	0x20000024
 8001264:	431bde83 	.word	0x431bde83
 8001268:	40012300 	.word	0x40012300
 800126c:	40012000 	.word	0x40012000
 8001270:	40012100 	.word	0x40012100
 8001274:	40012200 	.word	0x40012200

08001278 <HAL_ADC_Stop>:
  *         the configuration information for the specified ADC.
  *
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop(ADC_HandleTypeDef *hadc)
{
 8001278:	b480      	push	{r7}
 800127a:	b083      	sub	sp, #12
 800127c:	af00      	add	r7, sp, #0
 800127e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 8001280:	687b      	ldr	r3, [r7, #4]
 8001282:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8001286:	2b01      	cmp	r3, #1
 8001288:	d101      	bne.n	800128e <HAL_ADC_Stop+0x16>
 800128a:	2302      	movs	r3, #2
 800128c:	e021      	b.n	80012d2 <HAL_ADC_Stop+0x5a>
 800128e:	687b      	ldr	r3, [r7, #4]
 8001290:	2201      	movs	r2, #1
 8001292:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  __HAL_ADC_DISABLE(hadc);
 8001296:	687b      	ldr	r3, [r7, #4]
 8001298:	681b      	ldr	r3, [r3, #0]
 800129a:	689a      	ldr	r2, [r3, #8]
 800129c:	687b      	ldr	r3, [r7, #4]
 800129e:	681b      	ldr	r3, [r3, #0]
 80012a0:	f022 0201 	bic.w	r2, r2, #1
 80012a4:	609a      	str	r2, [r3, #8]

  /* Check if ADC is effectively disabled */
  if (HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_ADON))
 80012a6:	687b      	ldr	r3, [r7, #4]
 80012a8:	681b      	ldr	r3, [r3, #0]
 80012aa:	689b      	ldr	r3, [r3, #8]
 80012ac:	f003 0301 	and.w	r3, r3, #1
 80012b0:	2b00      	cmp	r3, #0
 80012b2:	d109      	bne.n	80012c8 <HAL_ADC_Stop+0x50>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80012b4:	687b      	ldr	r3, [r7, #4]
 80012b6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80012b8:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 80012bc:	f023 0301 	bic.w	r3, r3, #1
 80012c0:	f043 0201 	orr.w	r2, r3, #1
 80012c4:	687b      	ldr	r3, [r7, #4]
 80012c6:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_READY);
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80012c8:	687b      	ldr	r3, [r7, #4]
 80012ca:	2200      	movs	r2, #0
 80012cc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return HAL_OK;
 80012d0:	2300      	movs	r3, #0
}
 80012d2:	4618      	mov	r0, r3
 80012d4:	370c      	adds	r7, #12
 80012d6:	46bd      	mov	sp, r7
 80012d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012dc:	4770      	bx	lr

080012de <HAL_ADC_PollForConversion>:
  *         the configuration information for the specified ADC.
  * @param  Timeout Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef *hadc, uint32_t Timeout)
{
 80012de:	b580      	push	{r7, lr}
 80012e0:	b084      	sub	sp, #16
 80012e2:	af00      	add	r7, sp, #0
 80012e4:	6078      	str	r0, [r7, #4]
 80012e6:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 80012e8:	2300      	movs	r3, #0
 80012ea:	60fb      	str	r3, [r7, #12]
  /* each conversion:                                                       */
  /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
  /* several ranks and polling for end of each conversion.                  */
  /* For code simplicity sake, this particular case is generalized to       */
  /* ADC configured in DMA mode and polling for end of each conversion.     */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 80012ec:	687b      	ldr	r3, [r7, #4]
 80012ee:	681b      	ldr	r3, [r3, #0]
 80012f0:	689b      	ldr	r3, [r3, #8]
 80012f2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80012f6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80012fa:	d113      	bne.n	8001324 <HAL_ADC_PollForConversion+0x46>
      HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_DMA))
 80012fc:	687b      	ldr	r3, [r7, #4]
 80012fe:	681b      	ldr	r3, [r3, #0]
 8001300:	689b      	ldr	r3, [r3, #8]
 8001302:	f403 7380 	and.w	r3, r3, #256	@ 0x100
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 8001306:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800130a:	d10b      	bne.n	8001324 <HAL_ADC_PollForConversion+0x46>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800130c:	687b      	ldr	r3, [r7, #4]
 800130e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001310:	f043 0220 	orr.w	r2, r3, #32
 8001314:	687b      	ldr	r3, [r7, #4]
 8001316:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8001318:	687b      	ldr	r3, [r7, #4]
 800131a:	2200      	movs	r2, #0
 800131c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 8001320:	2301      	movs	r3, #1
 8001322:	e063      	b.n	80013ec <HAL_ADC_PollForConversion+0x10e>
  }

  /* Get tick */
  tickstart = HAL_GetTick();
 8001324:	f7ff fe62 	bl	8000fec <HAL_GetTick>
 8001328:	60f8      	str	r0, [r7, #12]

  /* Check End of conversion flag */
  while (!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 800132a:	e021      	b.n	8001370 <HAL_ADC_PollForConversion+0x92>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if (Timeout != HAL_MAX_DELAY)
 800132c:	683b      	ldr	r3, [r7, #0]
 800132e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001332:	d01d      	beq.n	8001370 <HAL_ADC_PollForConversion+0x92>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - tickstart) > Timeout))
 8001334:	683b      	ldr	r3, [r7, #0]
 8001336:	2b00      	cmp	r3, #0
 8001338:	d007      	beq.n	800134a <HAL_ADC_PollForConversion+0x6c>
 800133a:	f7ff fe57 	bl	8000fec <HAL_GetTick>
 800133e:	4602      	mov	r2, r0
 8001340:	68fb      	ldr	r3, [r7, #12]
 8001342:	1ad3      	subs	r3, r2, r3
 8001344:	683a      	ldr	r2, [r7, #0]
 8001346:	429a      	cmp	r2, r3
 8001348:	d212      	bcs.n	8001370 <HAL_ADC_PollForConversion+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 800134a:	687b      	ldr	r3, [r7, #4]
 800134c:	681b      	ldr	r3, [r3, #0]
 800134e:	681b      	ldr	r3, [r3, #0]
 8001350:	f003 0302 	and.w	r3, r3, #2
 8001354:	2b02      	cmp	r3, #2
 8001356:	d00b      	beq.n	8001370 <HAL_ADC_PollForConversion+0x92>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8001358:	687b      	ldr	r3, [r7, #4]
 800135a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800135c:	f043 0204 	orr.w	r2, r3, #4
 8001360:	687b      	ldr	r3, [r7, #4]
 8001362:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8001364:	687b      	ldr	r3, [r7, #4]
 8001366:	2200      	movs	r2, #0
 8001368:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_TIMEOUT;
 800136c:	2303      	movs	r3, #3
 800136e:	e03d      	b.n	80013ec <HAL_ADC_PollForConversion+0x10e>
  while (!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8001370:	687b      	ldr	r3, [r7, #4]
 8001372:	681b      	ldr	r3, [r3, #0]
 8001374:	681b      	ldr	r3, [r3, #0]
 8001376:	f003 0302 	and.w	r3, r3, #2
 800137a:	2b02      	cmp	r3, #2
 800137c:	d1d6      	bne.n	800132c <HAL_ADC_PollForConversion+0x4e>
      }
    }
  }

  /* Clear regular group conversion flag */
  __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 800137e:	687b      	ldr	r3, [r7, #4]
 8001380:	681b      	ldr	r3, [r3, #0]
 8001382:	f06f 0212 	mvn.w	r2, #18
 8001386:	601a      	str	r2, [r3, #0]

  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8001388:	687b      	ldr	r3, [r7, #4]
 800138a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800138c:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8001390:	687b      	ldr	r3, [r7, #4]
 8001392:	641a      	str	r2, [r3, #64]	@ 0x40
  /* by external trigger, continuous mode or scan sequence on going.          */
  /* Note: On STM32F4, there is no independent flag of end of sequence.       */
  /*       The test of scan sequence on going is done either with scan        */
  /*       sequence disabled or with end of conversion flag set to            */
  /*       of end of sequence.                                                */
  if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8001394:	687b      	ldr	r3, [r7, #4]
 8001396:	681b      	ldr	r3, [r3, #0]
 8001398:	689b      	ldr	r3, [r3, #8]
 800139a:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 800139e:	2b00      	cmp	r3, #0
 80013a0:	d123      	bne.n	80013ea <HAL_ADC_PollForConversion+0x10c>
      (hadc->Init.ContinuousConvMode == DISABLE)            &&
 80013a2:	687b      	ldr	r3, [r7, #4]
 80013a4:	7e1b      	ldrb	r3, [r3, #24]
  if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 80013a6:	2b00      	cmp	r3, #0
 80013a8:	d11f      	bne.n	80013ea <HAL_ADC_PollForConversion+0x10c>
      (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 80013aa:	687b      	ldr	r3, [r7, #4]
 80013ac:	681b      	ldr	r3, [r3, #0]
 80013ae:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80013b0:	f403 0370 	and.w	r3, r3, #15728640	@ 0xf00000
      (hadc->Init.ContinuousConvMode == DISABLE)            &&
 80013b4:	2b00      	cmp	r3, #0
 80013b6:	d006      	beq.n	80013c6 <HAL_ADC_PollForConversion+0xe8>
       HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)))
 80013b8:	687b      	ldr	r3, [r7, #4]
 80013ba:	681b      	ldr	r3, [r3, #0]
 80013bc:	689b      	ldr	r3, [r3, #8]
 80013be:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
      (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 80013c2:	2b00      	cmp	r3, #0
 80013c4:	d111      	bne.n	80013ea <HAL_ADC_PollForConversion+0x10c>
  {
    /* Set ADC state */
    CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 80013c6:	687b      	ldr	r3, [r7, #4]
 80013c8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80013ca:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80013ce:	687b      	ldr	r3, [r7, #4]
 80013d0:	641a      	str	r2, [r3, #64]	@ 0x40

    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80013d2:	687b      	ldr	r3, [r7, #4]
 80013d4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80013d6:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80013da:	2b00      	cmp	r3, #0
 80013dc:	d105      	bne.n	80013ea <HAL_ADC_PollForConversion+0x10c>
    {
      SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80013de:	687b      	ldr	r3, [r7, #4]
 80013e0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80013e2:	f043 0201 	orr.w	r2, r3, #1
 80013e6:	687b      	ldr	r3, [r7, #4]
 80013e8:	641a      	str	r2, [r3, #64]	@ 0x40
    }
  }

  /* Return ADC state */
  return HAL_OK;
 80013ea:	2300      	movs	r3, #0
}
 80013ec:	4618      	mov	r0, r3
 80013ee:	3710      	adds	r7, #16
 80013f0:	46bd      	mov	sp, r7
 80013f2:	bd80      	pop	{r7, pc}

080013f4 <HAL_ADC_GetValue>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval Converted value
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef *hadc)
{
 80013f4:	b480      	push	{r7}
 80013f6:	b083      	sub	sp, #12
 80013f8:	af00      	add	r7, sp, #0
 80013fa:	6078      	str	r0, [r7, #4]
  /* Return the selected ADC converted value */
  return hadc->Instance->DR;
 80013fc:	687b      	ldr	r3, [r7, #4]
 80013fe:	681b      	ldr	r3, [r3, #0]
 8001400:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
}
 8001402:	4618      	mov	r0, r3
 8001404:	370c      	adds	r7, #12
 8001406:	46bd      	mov	sp, r7
 8001408:	f85d 7b04 	ldr.w	r7, [sp], #4
 800140c:	4770      	bx	lr
	...

08001410 <HAL_ADC_ConfigChannel>:
*         the configuration information for the specified ADC.
* @param  sConfig ADC configuration structure.
* @retval HAL status
*/
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 8001410:	b480      	push	{r7}
 8001412:	b085      	sub	sp, #20
 8001414:	af00      	add	r7, sp, #0
 8001416:	6078      	str	r0, [r7, #4]
 8001418:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 800141a:	2300      	movs	r3, #0
 800141c:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));

  /* Process locked */
  __HAL_LOCK(hadc);
 800141e:	687b      	ldr	r3, [r7, #4]
 8001420:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8001424:	2b01      	cmp	r3, #1
 8001426:	d101      	bne.n	800142c <HAL_ADC_ConfigChannel+0x1c>
 8001428:	2302      	movs	r3, #2
 800142a:	e105      	b.n	8001638 <HAL_ADC_ConfigChannel+0x228>
 800142c:	687b      	ldr	r3, [r7, #4]
 800142e:	2201      	movs	r2, #1
 8001430:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8001434:	683b      	ldr	r3, [r7, #0]
 8001436:	681b      	ldr	r3, [r3, #0]
 8001438:	2b09      	cmp	r3, #9
 800143a:	d925      	bls.n	8001488 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 800143c:	687b      	ldr	r3, [r7, #4]
 800143e:	681b      	ldr	r3, [r3, #0]
 8001440:	68d9      	ldr	r1, [r3, #12]
 8001442:	683b      	ldr	r3, [r7, #0]
 8001444:	681b      	ldr	r3, [r3, #0]
 8001446:	b29b      	uxth	r3, r3
 8001448:	461a      	mov	r2, r3
 800144a:	4613      	mov	r3, r2
 800144c:	005b      	lsls	r3, r3, #1
 800144e:	4413      	add	r3, r2
 8001450:	3b1e      	subs	r3, #30
 8001452:	2207      	movs	r2, #7
 8001454:	fa02 f303 	lsl.w	r3, r2, r3
 8001458:	43da      	mvns	r2, r3
 800145a:	687b      	ldr	r3, [r7, #4]
 800145c:	681b      	ldr	r3, [r3, #0]
 800145e:	400a      	ands	r2, r1
 8001460:	60da      	str	r2, [r3, #12]

    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8001462:	687b      	ldr	r3, [r7, #4]
 8001464:	681b      	ldr	r3, [r3, #0]
 8001466:	68d9      	ldr	r1, [r3, #12]
 8001468:	683b      	ldr	r3, [r7, #0]
 800146a:	689a      	ldr	r2, [r3, #8]
 800146c:	683b      	ldr	r3, [r7, #0]
 800146e:	681b      	ldr	r3, [r3, #0]
 8001470:	b29b      	uxth	r3, r3
 8001472:	4618      	mov	r0, r3
 8001474:	4603      	mov	r3, r0
 8001476:	005b      	lsls	r3, r3, #1
 8001478:	4403      	add	r3, r0
 800147a:	3b1e      	subs	r3, #30
 800147c:	409a      	lsls	r2, r3
 800147e:	687b      	ldr	r3, [r7, #4]
 8001480:	681b      	ldr	r3, [r3, #0]
 8001482:	430a      	orrs	r2, r1
 8001484:	60da      	str	r2, [r3, #12]
 8001486:	e022      	b.n	80014ce <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8001488:	687b      	ldr	r3, [r7, #4]
 800148a:	681b      	ldr	r3, [r3, #0]
 800148c:	6919      	ldr	r1, [r3, #16]
 800148e:	683b      	ldr	r3, [r7, #0]
 8001490:	681b      	ldr	r3, [r3, #0]
 8001492:	b29b      	uxth	r3, r3
 8001494:	461a      	mov	r2, r3
 8001496:	4613      	mov	r3, r2
 8001498:	005b      	lsls	r3, r3, #1
 800149a:	4413      	add	r3, r2
 800149c:	2207      	movs	r2, #7
 800149e:	fa02 f303 	lsl.w	r3, r2, r3
 80014a2:	43da      	mvns	r2, r3
 80014a4:	687b      	ldr	r3, [r7, #4]
 80014a6:	681b      	ldr	r3, [r3, #0]
 80014a8:	400a      	ands	r2, r1
 80014aa:	611a      	str	r2, [r3, #16]

    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 80014ac:	687b      	ldr	r3, [r7, #4]
 80014ae:	681b      	ldr	r3, [r3, #0]
 80014b0:	6919      	ldr	r1, [r3, #16]
 80014b2:	683b      	ldr	r3, [r7, #0]
 80014b4:	689a      	ldr	r2, [r3, #8]
 80014b6:	683b      	ldr	r3, [r7, #0]
 80014b8:	681b      	ldr	r3, [r3, #0]
 80014ba:	b29b      	uxth	r3, r3
 80014bc:	4618      	mov	r0, r3
 80014be:	4603      	mov	r3, r0
 80014c0:	005b      	lsls	r3, r3, #1
 80014c2:	4403      	add	r3, r0
 80014c4:	409a      	lsls	r2, r3
 80014c6:	687b      	ldr	r3, [r7, #4]
 80014c8:	681b      	ldr	r3, [r3, #0]
 80014ca:	430a      	orrs	r2, r1
 80014cc:	611a      	str	r2, [r3, #16]
  }

  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 80014ce:	683b      	ldr	r3, [r7, #0]
 80014d0:	685b      	ldr	r3, [r3, #4]
 80014d2:	2b06      	cmp	r3, #6
 80014d4:	d824      	bhi.n	8001520 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 80014d6:	687b      	ldr	r3, [r7, #4]
 80014d8:	681b      	ldr	r3, [r3, #0]
 80014da:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 80014dc:	683b      	ldr	r3, [r7, #0]
 80014de:	685a      	ldr	r2, [r3, #4]
 80014e0:	4613      	mov	r3, r2
 80014e2:	009b      	lsls	r3, r3, #2
 80014e4:	4413      	add	r3, r2
 80014e6:	3b05      	subs	r3, #5
 80014e8:	221f      	movs	r2, #31
 80014ea:	fa02 f303 	lsl.w	r3, r2, r3
 80014ee:	43da      	mvns	r2, r3
 80014f0:	687b      	ldr	r3, [r7, #4]
 80014f2:	681b      	ldr	r3, [r3, #0]
 80014f4:	400a      	ands	r2, r1
 80014f6:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 80014f8:	687b      	ldr	r3, [r7, #4]
 80014fa:	681b      	ldr	r3, [r3, #0]
 80014fc:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 80014fe:	683b      	ldr	r3, [r7, #0]
 8001500:	681b      	ldr	r3, [r3, #0]
 8001502:	b29b      	uxth	r3, r3
 8001504:	4618      	mov	r0, r3
 8001506:	683b      	ldr	r3, [r7, #0]
 8001508:	685a      	ldr	r2, [r3, #4]
 800150a:	4613      	mov	r3, r2
 800150c:	009b      	lsls	r3, r3, #2
 800150e:	4413      	add	r3, r2
 8001510:	3b05      	subs	r3, #5
 8001512:	fa00 f203 	lsl.w	r2, r0, r3
 8001516:	687b      	ldr	r3, [r7, #4]
 8001518:	681b      	ldr	r3, [r3, #0]
 800151a:	430a      	orrs	r2, r1
 800151c:	635a      	str	r2, [r3, #52]	@ 0x34
 800151e:	e04c      	b.n	80015ba <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8001520:	683b      	ldr	r3, [r7, #0]
 8001522:	685b      	ldr	r3, [r3, #4]
 8001524:	2b0c      	cmp	r3, #12
 8001526:	d824      	bhi.n	8001572 <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8001528:	687b      	ldr	r3, [r7, #4]
 800152a:	681b      	ldr	r3, [r3, #0]
 800152c:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 800152e:	683b      	ldr	r3, [r7, #0]
 8001530:	685a      	ldr	r2, [r3, #4]
 8001532:	4613      	mov	r3, r2
 8001534:	009b      	lsls	r3, r3, #2
 8001536:	4413      	add	r3, r2
 8001538:	3b23      	subs	r3, #35	@ 0x23
 800153a:	221f      	movs	r2, #31
 800153c:	fa02 f303 	lsl.w	r3, r2, r3
 8001540:	43da      	mvns	r2, r3
 8001542:	687b      	ldr	r3, [r7, #4]
 8001544:	681b      	ldr	r3, [r3, #0]
 8001546:	400a      	ands	r2, r1
 8001548:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 800154a:	687b      	ldr	r3, [r7, #4]
 800154c:	681b      	ldr	r3, [r3, #0]
 800154e:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8001550:	683b      	ldr	r3, [r7, #0]
 8001552:	681b      	ldr	r3, [r3, #0]
 8001554:	b29b      	uxth	r3, r3
 8001556:	4618      	mov	r0, r3
 8001558:	683b      	ldr	r3, [r7, #0]
 800155a:	685a      	ldr	r2, [r3, #4]
 800155c:	4613      	mov	r3, r2
 800155e:	009b      	lsls	r3, r3, #2
 8001560:	4413      	add	r3, r2
 8001562:	3b23      	subs	r3, #35	@ 0x23
 8001564:	fa00 f203 	lsl.w	r2, r0, r3
 8001568:	687b      	ldr	r3, [r7, #4]
 800156a:	681b      	ldr	r3, [r3, #0]
 800156c:	430a      	orrs	r2, r1
 800156e:	631a      	str	r2, [r3, #48]	@ 0x30
 8001570:	e023      	b.n	80015ba <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8001572:	687b      	ldr	r3, [r7, #4]
 8001574:	681b      	ldr	r3, [r3, #0]
 8001576:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8001578:	683b      	ldr	r3, [r7, #0]
 800157a:	685a      	ldr	r2, [r3, #4]
 800157c:	4613      	mov	r3, r2
 800157e:	009b      	lsls	r3, r3, #2
 8001580:	4413      	add	r3, r2
 8001582:	3b41      	subs	r3, #65	@ 0x41
 8001584:	221f      	movs	r2, #31
 8001586:	fa02 f303 	lsl.w	r3, r2, r3
 800158a:	43da      	mvns	r2, r3
 800158c:	687b      	ldr	r3, [r7, #4]
 800158e:	681b      	ldr	r3, [r3, #0]
 8001590:	400a      	ands	r2, r1
 8001592:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8001594:	687b      	ldr	r3, [r7, #4]
 8001596:	681b      	ldr	r3, [r3, #0]
 8001598:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 800159a:	683b      	ldr	r3, [r7, #0]
 800159c:	681b      	ldr	r3, [r3, #0]
 800159e:	b29b      	uxth	r3, r3
 80015a0:	4618      	mov	r0, r3
 80015a2:	683b      	ldr	r3, [r7, #0]
 80015a4:	685a      	ldr	r2, [r3, #4]
 80015a6:	4613      	mov	r3, r2
 80015a8:	009b      	lsls	r3, r3, #2
 80015aa:	4413      	add	r3, r2
 80015ac:	3b41      	subs	r3, #65	@ 0x41
 80015ae:	fa00 f203 	lsl.w	r2, r0, r3
 80015b2:	687b      	ldr	r3, [r7, #4]
 80015b4:	681b      	ldr	r3, [r3, #0]
 80015b6:	430a      	orrs	r2, r1
 80015b8:	62da      	str	r2, [r3, #44]	@ 0x2c
  }

  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80015ba:	4b22      	ldr	r3, [pc, #136]	@ (8001644 <HAL_ADC_ConfigChannel+0x234>)
 80015bc:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 80015be:	687b      	ldr	r3, [r7, #4]
 80015c0:	681b      	ldr	r3, [r3, #0]
 80015c2:	4a21      	ldr	r2, [pc, #132]	@ (8001648 <HAL_ADC_ConfigChannel+0x238>)
 80015c4:	4293      	cmp	r3, r2
 80015c6:	d109      	bne.n	80015dc <HAL_ADC_ConfigChannel+0x1cc>
 80015c8:	683b      	ldr	r3, [r7, #0]
 80015ca:	681b      	ldr	r3, [r3, #0]
 80015cc:	2b12      	cmp	r3, #18
 80015ce:	d105      	bne.n	80015dc <HAL_ADC_ConfigChannel+0x1cc>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 80015d0:	68fb      	ldr	r3, [r7, #12]
 80015d2:	685b      	ldr	r3, [r3, #4]
 80015d4:	f443 0280 	orr.w	r2, r3, #4194304	@ 0x400000
 80015d8:	68fb      	ldr	r3, [r7, #12]
 80015da:	605a      	str	r2, [r3, #4]
  }

  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 80015dc:	687b      	ldr	r3, [r7, #4]
 80015de:	681b      	ldr	r3, [r3, #0]
 80015e0:	4a19      	ldr	r2, [pc, #100]	@ (8001648 <HAL_ADC_ConfigChannel+0x238>)
 80015e2:	4293      	cmp	r3, r2
 80015e4:	d123      	bne.n	800162e <HAL_ADC_ConfigChannel+0x21e>
 80015e6:	683b      	ldr	r3, [r7, #0]
 80015e8:	681b      	ldr	r3, [r3, #0]
 80015ea:	2b10      	cmp	r3, #16
 80015ec:	d003      	beq.n	80015f6 <HAL_ADC_ConfigChannel+0x1e6>
 80015ee:	683b      	ldr	r3, [r7, #0]
 80015f0:	681b      	ldr	r3, [r3, #0]
 80015f2:	2b11      	cmp	r3, #17
 80015f4:	d11b      	bne.n	800162e <HAL_ADC_ConfigChannel+0x21e>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 80015f6:	68fb      	ldr	r3, [r7, #12]
 80015f8:	685b      	ldr	r3, [r3, #4]
 80015fa:	f443 0200 	orr.w	r2, r3, #8388608	@ 0x800000
 80015fe:	68fb      	ldr	r3, [r7, #12]
 8001600:	605a      	str	r2, [r3, #4]

    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8001602:	683b      	ldr	r3, [r7, #0]
 8001604:	681b      	ldr	r3, [r3, #0]
 8001606:	2b10      	cmp	r3, #16
 8001608:	d111      	bne.n	800162e <HAL_ADC_ConfigChannel+0x21e>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 800160a:	4b10      	ldr	r3, [pc, #64]	@ (800164c <HAL_ADC_ConfigChannel+0x23c>)
 800160c:	681b      	ldr	r3, [r3, #0]
 800160e:	4a10      	ldr	r2, [pc, #64]	@ (8001650 <HAL_ADC_ConfigChannel+0x240>)
 8001610:	fba2 2303 	umull	r2, r3, r2, r3
 8001614:	0c9a      	lsrs	r2, r3, #18
 8001616:	4613      	mov	r3, r2
 8001618:	009b      	lsls	r3, r3, #2
 800161a:	4413      	add	r3, r2
 800161c:	005b      	lsls	r3, r3, #1
 800161e:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 8001620:	e002      	b.n	8001628 <HAL_ADC_ConfigChannel+0x218>
      {
        counter--;
 8001622:	68bb      	ldr	r3, [r7, #8]
 8001624:	3b01      	subs	r3, #1
 8001626:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 8001628:	68bb      	ldr	r3, [r7, #8]
 800162a:	2b00      	cmp	r3, #0
 800162c:	d1f9      	bne.n	8001622 <HAL_ADC_ConfigChannel+0x212>
      }
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800162e:	687b      	ldr	r3, [r7, #4]
 8001630:	2200      	movs	r2, #0
 8001632:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return HAL_OK;
 8001636:	2300      	movs	r3, #0
}
 8001638:	4618      	mov	r0, r3
 800163a:	3714      	adds	r7, #20
 800163c:	46bd      	mov	sp, r7
 800163e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001642:	4770      	bx	lr
 8001644:	40012300 	.word	0x40012300
 8001648:	40012000 	.word	0x40012000
 800164c:	20000024 	.word	0x20000024
 8001650:	431bde83 	.word	0x431bde83

08001654 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef *hadc)
{
 8001654:	b480      	push	{r7}
 8001656:	b085      	sub	sp, #20
 8001658:	af00      	add	r7, sp, #0
 800165a:	6078      	str	r0, [r7, #4]

  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 800165c:	4b79      	ldr	r3, [pc, #484]	@ (8001844 <ADC_Init+0x1f0>)
 800165e:	60fb      	str	r3, [r7, #12]

  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8001660:	68fb      	ldr	r3, [r7, #12]
 8001662:	685b      	ldr	r3, [r3, #4]
 8001664:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8001668:	68fb      	ldr	r3, [r7, #12]
 800166a:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 800166c:	68fb      	ldr	r3, [r7, #12]
 800166e:	685a      	ldr	r2, [r3, #4]
 8001670:	687b      	ldr	r3, [r7, #4]
 8001672:	685b      	ldr	r3, [r3, #4]
 8001674:	431a      	orrs	r2, r3
 8001676:	68fb      	ldr	r3, [r7, #12]
 8001678:	605a      	str	r2, [r3, #4]

  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 800167a:	687b      	ldr	r3, [r7, #4]
 800167c:	681b      	ldr	r3, [r3, #0]
 800167e:	685a      	ldr	r2, [r3, #4]
 8001680:	687b      	ldr	r3, [r7, #4]
 8001682:	681b      	ldr	r3, [r3, #0]
 8001684:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8001688:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 800168a:	687b      	ldr	r3, [r7, #4]
 800168c:	681b      	ldr	r3, [r3, #0]
 800168e:	6859      	ldr	r1, [r3, #4]
 8001690:	687b      	ldr	r3, [r7, #4]
 8001692:	691b      	ldr	r3, [r3, #16]
 8001694:	021a      	lsls	r2, r3, #8
 8001696:	687b      	ldr	r3, [r7, #4]
 8001698:	681b      	ldr	r3, [r3, #0]
 800169a:	430a      	orrs	r2, r1
 800169c:	605a      	str	r2, [r3, #4]

  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 800169e:	687b      	ldr	r3, [r7, #4]
 80016a0:	681b      	ldr	r3, [r3, #0]
 80016a2:	685a      	ldr	r2, [r3, #4]
 80016a4:	687b      	ldr	r3, [r7, #4]
 80016a6:	681b      	ldr	r3, [r3, #0]
 80016a8:	f022 7240 	bic.w	r2, r2, #50331648	@ 0x3000000
 80016ac:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 80016ae:	687b      	ldr	r3, [r7, #4]
 80016b0:	681b      	ldr	r3, [r3, #0]
 80016b2:	6859      	ldr	r1, [r3, #4]
 80016b4:	687b      	ldr	r3, [r7, #4]
 80016b6:	689a      	ldr	r2, [r3, #8]
 80016b8:	687b      	ldr	r3, [r7, #4]
 80016ba:	681b      	ldr	r3, [r3, #0]
 80016bc:	430a      	orrs	r2, r1
 80016be:	605a      	str	r2, [r3, #4]

  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 80016c0:	687b      	ldr	r3, [r7, #4]
 80016c2:	681b      	ldr	r3, [r3, #0]
 80016c4:	689a      	ldr	r2, [r3, #8]
 80016c6:	687b      	ldr	r3, [r7, #4]
 80016c8:	681b      	ldr	r3, [r3, #0]
 80016ca:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80016ce:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 80016d0:	687b      	ldr	r3, [r7, #4]
 80016d2:	681b      	ldr	r3, [r3, #0]
 80016d4:	6899      	ldr	r1, [r3, #8]
 80016d6:	687b      	ldr	r3, [r7, #4]
 80016d8:	68da      	ldr	r2, [r3, #12]
 80016da:	687b      	ldr	r3, [r7, #4]
 80016dc:	681b      	ldr	r3, [r3, #0]
 80016de:	430a      	orrs	r2, r1
 80016e0:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80016e2:	687b      	ldr	r3, [r7, #4]
 80016e4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80016e6:	4a58      	ldr	r2, [pc, #352]	@ (8001848 <ADC_Init+0x1f4>)
 80016e8:	4293      	cmp	r3, r2
 80016ea:	d022      	beq.n	8001732 <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80016ec:	687b      	ldr	r3, [r7, #4]
 80016ee:	681b      	ldr	r3, [r3, #0]
 80016f0:	689a      	ldr	r2, [r3, #8]
 80016f2:	687b      	ldr	r3, [r7, #4]
 80016f4:	681b      	ldr	r3, [r3, #0]
 80016f6:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 80016fa:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 80016fc:	687b      	ldr	r3, [r7, #4]
 80016fe:	681b      	ldr	r3, [r3, #0]
 8001700:	6899      	ldr	r1, [r3, #8]
 8001702:	687b      	ldr	r3, [r7, #4]
 8001704:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8001706:	687b      	ldr	r3, [r7, #4]
 8001708:	681b      	ldr	r3, [r3, #0]
 800170a:	430a      	orrs	r2, r1
 800170c:	609a      	str	r2, [r3, #8]

    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 800170e:	687b      	ldr	r3, [r7, #4]
 8001710:	681b      	ldr	r3, [r3, #0]
 8001712:	689a      	ldr	r2, [r3, #8]
 8001714:	687b      	ldr	r3, [r7, #4]
 8001716:	681b      	ldr	r3, [r3, #0]
 8001718:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 800171c:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 800171e:	687b      	ldr	r3, [r7, #4]
 8001720:	681b      	ldr	r3, [r3, #0]
 8001722:	6899      	ldr	r1, [r3, #8]
 8001724:	687b      	ldr	r3, [r7, #4]
 8001726:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8001728:	687b      	ldr	r3, [r7, #4]
 800172a:	681b      	ldr	r3, [r3, #0]
 800172c:	430a      	orrs	r2, r1
 800172e:	609a      	str	r2, [r3, #8]
 8001730:	e00f      	b.n	8001752 <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8001732:	687b      	ldr	r3, [r7, #4]
 8001734:	681b      	ldr	r3, [r3, #0]
 8001736:	689a      	ldr	r2, [r3, #8]
 8001738:	687b      	ldr	r3, [r7, #4]
 800173a:	681b      	ldr	r3, [r3, #0]
 800173c:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8001740:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8001742:	687b      	ldr	r3, [r7, #4]
 8001744:	681b      	ldr	r3, [r3, #0]
 8001746:	689a      	ldr	r2, [r3, #8]
 8001748:	687b      	ldr	r3, [r7, #4]
 800174a:	681b      	ldr	r3, [r3, #0]
 800174c:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8001750:	609a      	str	r2, [r3, #8]
  }

  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8001752:	687b      	ldr	r3, [r7, #4]
 8001754:	681b      	ldr	r3, [r3, #0]
 8001756:	689a      	ldr	r2, [r3, #8]
 8001758:	687b      	ldr	r3, [r7, #4]
 800175a:	681b      	ldr	r3, [r3, #0]
 800175c:	f022 0202 	bic.w	r2, r2, #2
 8001760:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8001762:	687b      	ldr	r3, [r7, #4]
 8001764:	681b      	ldr	r3, [r3, #0]
 8001766:	6899      	ldr	r1, [r3, #8]
 8001768:	687b      	ldr	r3, [r7, #4]
 800176a:	7e1b      	ldrb	r3, [r3, #24]
 800176c:	005a      	lsls	r2, r3, #1
 800176e:	687b      	ldr	r3, [r7, #4]
 8001770:	681b      	ldr	r3, [r3, #0]
 8001772:	430a      	orrs	r2, r1
 8001774:	609a      	str	r2, [r3, #8]

  if (hadc->Init.DiscontinuousConvMode != DISABLE)
 8001776:	687b      	ldr	r3, [r7, #4]
 8001778:	f893 3020 	ldrb.w	r3, [r3, #32]
 800177c:	2b00      	cmp	r3, #0
 800177e:	d01b      	beq.n	80017b8 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));

    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8001780:	687b      	ldr	r3, [r7, #4]
 8001782:	681b      	ldr	r3, [r3, #0]
 8001784:	685a      	ldr	r2, [r3, #4]
 8001786:	687b      	ldr	r3, [r7, #4]
 8001788:	681b      	ldr	r3, [r3, #0]
 800178a:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800178e:	605a      	str	r2, [r3, #4]

    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8001790:	687b      	ldr	r3, [r7, #4]
 8001792:	681b      	ldr	r3, [r3, #0]
 8001794:	685a      	ldr	r2, [r3, #4]
 8001796:	687b      	ldr	r3, [r7, #4]
 8001798:	681b      	ldr	r3, [r3, #0]
 800179a:	f422 4260 	bic.w	r2, r2, #57344	@ 0xe000
 800179e:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 80017a0:	687b      	ldr	r3, [r7, #4]
 80017a2:	681b      	ldr	r3, [r3, #0]
 80017a4:	6859      	ldr	r1, [r3, #4]
 80017a6:	687b      	ldr	r3, [r7, #4]
 80017a8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80017aa:	3b01      	subs	r3, #1
 80017ac:	035a      	lsls	r2, r3, #13
 80017ae:	687b      	ldr	r3, [r7, #4]
 80017b0:	681b      	ldr	r3, [r3, #0]
 80017b2:	430a      	orrs	r2, r1
 80017b4:	605a      	str	r2, [r3, #4]
 80017b6:	e007      	b.n	80017c8 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 80017b8:	687b      	ldr	r3, [r7, #4]
 80017ba:	681b      	ldr	r3, [r3, #0]
 80017bc:	685a      	ldr	r2, [r3, #4]
 80017be:	687b      	ldr	r3, [r7, #4]
 80017c0:	681b      	ldr	r3, [r3, #0]
 80017c2:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80017c6:	605a      	str	r2, [r3, #4]
  }

  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 80017c8:	687b      	ldr	r3, [r7, #4]
 80017ca:	681b      	ldr	r3, [r3, #0]
 80017cc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80017ce:	687b      	ldr	r3, [r7, #4]
 80017d0:	681b      	ldr	r3, [r3, #0]
 80017d2:	f422 0270 	bic.w	r2, r2, #15728640	@ 0xf00000
 80017d6:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 80017d8:	687b      	ldr	r3, [r7, #4]
 80017da:	681b      	ldr	r3, [r3, #0]
 80017dc:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 80017de:	687b      	ldr	r3, [r7, #4]
 80017e0:	69db      	ldr	r3, [r3, #28]
 80017e2:	3b01      	subs	r3, #1
 80017e4:	051a      	lsls	r2, r3, #20
 80017e6:	687b      	ldr	r3, [r7, #4]
 80017e8:	681b      	ldr	r3, [r3, #0]
 80017ea:	430a      	orrs	r2, r1
 80017ec:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 80017ee:	687b      	ldr	r3, [r7, #4]
 80017f0:	681b      	ldr	r3, [r3, #0]
 80017f2:	689a      	ldr	r2, [r3, #8]
 80017f4:	687b      	ldr	r3, [r7, #4]
 80017f6:	681b      	ldr	r3, [r3, #0]
 80017f8:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 80017fc:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 80017fe:	687b      	ldr	r3, [r7, #4]
 8001800:	681b      	ldr	r3, [r3, #0]
 8001802:	6899      	ldr	r1, [r3, #8]
 8001804:	687b      	ldr	r3, [r7, #4]
 8001806:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800180a:	025a      	lsls	r2, r3, #9
 800180c:	687b      	ldr	r3, [r7, #4]
 800180e:	681b      	ldr	r3, [r3, #0]
 8001810:	430a      	orrs	r2, r1
 8001812:	609a      	str	r2, [r3, #8]

  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8001814:	687b      	ldr	r3, [r7, #4]
 8001816:	681b      	ldr	r3, [r3, #0]
 8001818:	689a      	ldr	r2, [r3, #8]
 800181a:	687b      	ldr	r3, [r7, #4]
 800181c:	681b      	ldr	r3, [r3, #0]
 800181e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8001822:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8001824:	687b      	ldr	r3, [r7, #4]
 8001826:	681b      	ldr	r3, [r3, #0]
 8001828:	6899      	ldr	r1, [r3, #8]
 800182a:	687b      	ldr	r3, [r7, #4]
 800182c:	695b      	ldr	r3, [r3, #20]
 800182e:	029a      	lsls	r2, r3, #10
 8001830:	687b      	ldr	r3, [r7, #4]
 8001832:	681b      	ldr	r3, [r3, #0]
 8001834:	430a      	orrs	r2, r1
 8001836:	609a      	str	r2, [r3, #8]
}
 8001838:	bf00      	nop
 800183a:	3714      	adds	r7, #20
 800183c:	46bd      	mov	sp, r7
 800183e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001842:	4770      	bx	lr
 8001844:	40012300 	.word	0x40012300
 8001848:	0f000001 	.word	0x0f000001

0800184c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800184c:	b480      	push	{r7}
 800184e:	b085      	sub	sp, #20
 8001850:	af00      	add	r7, sp, #0
 8001852:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001854:	687b      	ldr	r3, [r7, #4]
 8001856:	f003 0307 	and.w	r3, r3, #7
 800185a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800185c:	4b0c      	ldr	r3, [pc, #48]	@ (8001890 <__NVIC_SetPriorityGrouping+0x44>)
 800185e:	68db      	ldr	r3, [r3, #12]
 8001860:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001862:	68ba      	ldr	r2, [r7, #8]
 8001864:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001868:	4013      	ands	r3, r2
 800186a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800186c:	68fb      	ldr	r3, [r7, #12]
 800186e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001870:	68bb      	ldr	r3, [r7, #8]
 8001872:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001874:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001878:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800187c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800187e:	4a04      	ldr	r2, [pc, #16]	@ (8001890 <__NVIC_SetPriorityGrouping+0x44>)
 8001880:	68bb      	ldr	r3, [r7, #8]
 8001882:	60d3      	str	r3, [r2, #12]
}
 8001884:	bf00      	nop
 8001886:	3714      	adds	r7, #20
 8001888:	46bd      	mov	sp, r7
 800188a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800188e:	4770      	bx	lr
 8001890:	e000ed00 	.word	0xe000ed00

08001894 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001894:	b480      	push	{r7}
 8001896:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001898:	4b04      	ldr	r3, [pc, #16]	@ (80018ac <__NVIC_GetPriorityGrouping+0x18>)
 800189a:	68db      	ldr	r3, [r3, #12]
 800189c:	0a1b      	lsrs	r3, r3, #8
 800189e:	f003 0307 	and.w	r3, r3, #7
}
 80018a2:	4618      	mov	r0, r3
 80018a4:	46bd      	mov	sp, r7
 80018a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018aa:	4770      	bx	lr
 80018ac:	e000ed00 	.word	0xe000ed00

080018b0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80018b0:	b480      	push	{r7}
 80018b2:	b083      	sub	sp, #12
 80018b4:	af00      	add	r7, sp, #0
 80018b6:	4603      	mov	r3, r0
 80018b8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80018ba:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80018be:	2b00      	cmp	r3, #0
 80018c0:	db0b      	blt.n	80018da <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80018c2:	79fb      	ldrb	r3, [r7, #7]
 80018c4:	f003 021f 	and.w	r2, r3, #31
 80018c8:	4907      	ldr	r1, [pc, #28]	@ (80018e8 <__NVIC_EnableIRQ+0x38>)
 80018ca:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80018ce:	095b      	lsrs	r3, r3, #5
 80018d0:	2001      	movs	r0, #1
 80018d2:	fa00 f202 	lsl.w	r2, r0, r2
 80018d6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80018da:	bf00      	nop
 80018dc:	370c      	adds	r7, #12
 80018de:	46bd      	mov	sp, r7
 80018e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018e4:	4770      	bx	lr
 80018e6:	bf00      	nop
 80018e8:	e000e100 	.word	0xe000e100

080018ec <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80018ec:	b480      	push	{r7}
 80018ee:	b083      	sub	sp, #12
 80018f0:	af00      	add	r7, sp, #0
 80018f2:	4603      	mov	r3, r0
 80018f4:	6039      	str	r1, [r7, #0]
 80018f6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80018f8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80018fc:	2b00      	cmp	r3, #0
 80018fe:	db0a      	blt.n	8001916 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001900:	683b      	ldr	r3, [r7, #0]
 8001902:	b2da      	uxtb	r2, r3
 8001904:	490c      	ldr	r1, [pc, #48]	@ (8001938 <__NVIC_SetPriority+0x4c>)
 8001906:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800190a:	0112      	lsls	r2, r2, #4
 800190c:	b2d2      	uxtb	r2, r2
 800190e:	440b      	add	r3, r1
 8001910:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001914:	e00a      	b.n	800192c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001916:	683b      	ldr	r3, [r7, #0]
 8001918:	b2da      	uxtb	r2, r3
 800191a:	4908      	ldr	r1, [pc, #32]	@ (800193c <__NVIC_SetPriority+0x50>)
 800191c:	79fb      	ldrb	r3, [r7, #7]
 800191e:	f003 030f 	and.w	r3, r3, #15
 8001922:	3b04      	subs	r3, #4
 8001924:	0112      	lsls	r2, r2, #4
 8001926:	b2d2      	uxtb	r2, r2
 8001928:	440b      	add	r3, r1
 800192a:	761a      	strb	r2, [r3, #24]
}
 800192c:	bf00      	nop
 800192e:	370c      	adds	r7, #12
 8001930:	46bd      	mov	sp, r7
 8001932:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001936:	4770      	bx	lr
 8001938:	e000e100 	.word	0xe000e100
 800193c:	e000ed00 	.word	0xe000ed00

08001940 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001940:	b480      	push	{r7}
 8001942:	b089      	sub	sp, #36	@ 0x24
 8001944:	af00      	add	r7, sp, #0
 8001946:	60f8      	str	r0, [r7, #12]
 8001948:	60b9      	str	r1, [r7, #8]
 800194a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800194c:	68fb      	ldr	r3, [r7, #12]
 800194e:	f003 0307 	and.w	r3, r3, #7
 8001952:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001954:	69fb      	ldr	r3, [r7, #28]
 8001956:	f1c3 0307 	rsb	r3, r3, #7
 800195a:	2b04      	cmp	r3, #4
 800195c:	bf28      	it	cs
 800195e:	2304      	movcs	r3, #4
 8001960:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001962:	69fb      	ldr	r3, [r7, #28]
 8001964:	3304      	adds	r3, #4
 8001966:	2b06      	cmp	r3, #6
 8001968:	d902      	bls.n	8001970 <NVIC_EncodePriority+0x30>
 800196a:	69fb      	ldr	r3, [r7, #28]
 800196c:	3b03      	subs	r3, #3
 800196e:	e000      	b.n	8001972 <NVIC_EncodePriority+0x32>
 8001970:	2300      	movs	r3, #0
 8001972:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001974:	f04f 32ff 	mov.w	r2, #4294967295
 8001978:	69bb      	ldr	r3, [r7, #24]
 800197a:	fa02 f303 	lsl.w	r3, r2, r3
 800197e:	43da      	mvns	r2, r3
 8001980:	68bb      	ldr	r3, [r7, #8]
 8001982:	401a      	ands	r2, r3
 8001984:	697b      	ldr	r3, [r7, #20]
 8001986:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001988:	f04f 31ff 	mov.w	r1, #4294967295
 800198c:	697b      	ldr	r3, [r7, #20]
 800198e:	fa01 f303 	lsl.w	r3, r1, r3
 8001992:	43d9      	mvns	r1, r3
 8001994:	687b      	ldr	r3, [r7, #4]
 8001996:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001998:	4313      	orrs	r3, r2
         );
}
 800199a:	4618      	mov	r0, r3
 800199c:	3724      	adds	r7, #36	@ 0x24
 800199e:	46bd      	mov	sp, r7
 80019a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019a4:	4770      	bx	lr
	...

080019a8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80019a8:	b580      	push	{r7, lr}
 80019aa:	b082      	sub	sp, #8
 80019ac:	af00      	add	r7, sp, #0
 80019ae:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80019b0:	687b      	ldr	r3, [r7, #4]
 80019b2:	3b01      	subs	r3, #1
 80019b4:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80019b8:	d301      	bcc.n	80019be <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80019ba:	2301      	movs	r3, #1
 80019bc:	e00f      	b.n	80019de <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80019be:	4a0a      	ldr	r2, [pc, #40]	@ (80019e8 <SysTick_Config+0x40>)
 80019c0:	687b      	ldr	r3, [r7, #4]
 80019c2:	3b01      	subs	r3, #1
 80019c4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80019c6:	210f      	movs	r1, #15
 80019c8:	f04f 30ff 	mov.w	r0, #4294967295
 80019cc:	f7ff ff8e 	bl	80018ec <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80019d0:	4b05      	ldr	r3, [pc, #20]	@ (80019e8 <SysTick_Config+0x40>)
 80019d2:	2200      	movs	r2, #0
 80019d4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80019d6:	4b04      	ldr	r3, [pc, #16]	@ (80019e8 <SysTick_Config+0x40>)
 80019d8:	2207      	movs	r2, #7
 80019da:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80019dc:	2300      	movs	r3, #0
}
 80019de:	4618      	mov	r0, r3
 80019e0:	3708      	adds	r7, #8
 80019e2:	46bd      	mov	sp, r7
 80019e4:	bd80      	pop	{r7, pc}
 80019e6:	bf00      	nop
 80019e8:	e000e010 	.word	0xe000e010

080019ec <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80019ec:	b580      	push	{r7, lr}
 80019ee:	b082      	sub	sp, #8
 80019f0:	af00      	add	r7, sp, #0
 80019f2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80019f4:	6878      	ldr	r0, [r7, #4]
 80019f6:	f7ff ff29 	bl	800184c <__NVIC_SetPriorityGrouping>
}
 80019fa:	bf00      	nop
 80019fc:	3708      	adds	r7, #8
 80019fe:	46bd      	mov	sp, r7
 8001a00:	bd80      	pop	{r7, pc}

08001a02 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001a02:	b580      	push	{r7, lr}
 8001a04:	b086      	sub	sp, #24
 8001a06:	af00      	add	r7, sp, #0
 8001a08:	4603      	mov	r3, r0
 8001a0a:	60b9      	str	r1, [r7, #8]
 8001a0c:	607a      	str	r2, [r7, #4]
 8001a0e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001a10:	2300      	movs	r3, #0
 8001a12:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001a14:	f7ff ff3e 	bl	8001894 <__NVIC_GetPriorityGrouping>
 8001a18:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001a1a:	687a      	ldr	r2, [r7, #4]
 8001a1c:	68b9      	ldr	r1, [r7, #8]
 8001a1e:	6978      	ldr	r0, [r7, #20]
 8001a20:	f7ff ff8e 	bl	8001940 <NVIC_EncodePriority>
 8001a24:	4602      	mov	r2, r0
 8001a26:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001a2a:	4611      	mov	r1, r2
 8001a2c:	4618      	mov	r0, r3
 8001a2e:	f7ff ff5d 	bl	80018ec <__NVIC_SetPriority>
}
 8001a32:	bf00      	nop
 8001a34:	3718      	adds	r7, #24
 8001a36:	46bd      	mov	sp, r7
 8001a38:	bd80      	pop	{r7, pc}

08001a3a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001a3a:	b580      	push	{r7, lr}
 8001a3c:	b082      	sub	sp, #8
 8001a3e:	af00      	add	r7, sp, #0
 8001a40:	4603      	mov	r3, r0
 8001a42:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001a44:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001a48:	4618      	mov	r0, r3
 8001a4a:	f7ff ff31 	bl	80018b0 <__NVIC_EnableIRQ>
}
 8001a4e:	bf00      	nop
 8001a50:	3708      	adds	r7, #8
 8001a52:	46bd      	mov	sp, r7
 8001a54:	bd80      	pop	{r7, pc}

08001a56 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001a56:	b580      	push	{r7, lr}
 8001a58:	b082      	sub	sp, #8
 8001a5a:	af00      	add	r7, sp, #0
 8001a5c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001a5e:	6878      	ldr	r0, [r7, #4]
 8001a60:	f7ff ffa2 	bl	80019a8 <SysTick_Config>
 8001a64:	4603      	mov	r3, r0
}
 8001a66:	4618      	mov	r0, r3
 8001a68:	3708      	adds	r7, #8
 8001a6a:	46bd      	mov	sp, r7
 8001a6c:	bd80      	pop	{r7, pc}
	...

08001a70 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001a70:	b480      	push	{r7}
 8001a72:	b089      	sub	sp, #36	@ 0x24
 8001a74:	af00      	add	r7, sp, #0
 8001a76:	6078      	str	r0, [r7, #4]
 8001a78:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8001a7a:	2300      	movs	r3, #0
 8001a7c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8001a7e:	2300      	movs	r3, #0
 8001a80:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8001a82:	2300      	movs	r3, #0
 8001a84:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001a86:	2300      	movs	r3, #0
 8001a88:	61fb      	str	r3, [r7, #28]
 8001a8a:	e16b      	b.n	8001d64 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8001a8c:	2201      	movs	r2, #1
 8001a8e:	69fb      	ldr	r3, [r7, #28]
 8001a90:	fa02 f303 	lsl.w	r3, r2, r3
 8001a94:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001a96:	683b      	ldr	r3, [r7, #0]
 8001a98:	681b      	ldr	r3, [r3, #0]
 8001a9a:	697a      	ldr	r2, [r7, #20]
 8001a9c:	4013      	ands	r3, r2
 8001a9e:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8001aa0:	693a      	ldr	r2, [r7, #16]
 8001aa2:	697b      	ldr	r3, [r7, #20]
 8001aa4:	429a      	cmp	r2, r3
 8001aa6:	f040 815a 	bne.w	8001d5e <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001aaa:	683b      	ldr	r3, [r7, #0]
 8001aac:	685b      	ldr	r3, [r3, #4]
 8001aae:	f003 0303 	and.w	r3, r3, #3
 8001ab2:	2b01      	cmp	r3, #1
 8001ab4:	d005      	beq.n	8001ac2 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001ab6:	683b      	ldr	r3, [r7, #0]
 8001ab8:	685b      	ldr	r3, [r3, #4]
 8001aba:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001abe:	2b02      	cmp	r3, #2
 8001ac0:	d130      	bne.n	8001b24 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8001ac2:	687b      	ldr	r3, [r7, #4]
 8001ac4:	689b      	ldr	r3, [r3, #8]
 8001ac6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8001ac8:	69fb      	ldr	r3, [r7, #28]
 8001aca:	005b      	lsls	r3, r3, #1
 8001acc:	2203      	movs	r2, #3
 8001ace:	fa02 f303 	lsl.w	r3, r2, r3
 8001ad2:	43db      	mvns	r3, r3
 8001ad4:	69ba      	ldr	r2, [r7, #24]
 8001ad6:	4013      	ands	r3, r2
 8001ad8:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001ada:	683b      	ldr	r3, [r7, #0]
 8001adc:	68da      	ldr	r2, [r3, #12]
 8001ade:	69fb      	ldr	r3, [r7, #28]
 8001ae0:	005b      	lsls	r3, r3, #1
 8001ae2:	fa02 f303 	lsl.w	r3, r2, r3
 8001ae6:	69ba      	ldr	r2, [r7, #24]
 8001ae8:	4313      	orrs	r3, r2
 8001aea:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001aec:	687b      	ldr	r3, [r7, #4]
 8001aee:	69ba      	ldr	r2, [r7, #24]
 8001af0:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001af2:	687b      	ldr	r3, [r7, #4]
 8001af4:	685b      	ldr	r3, [r3, #4]
 8001af6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001af8:	2201      	movs	r2, #1
 8001afa:	69fb      	ldr	r3, [r7, #28]
 8001afc:	fa02 f303 	lsl.w	r3, r2, r3
 8001b00:	43db      	mvns	r3, r3
 8001b02:	69ba      	ldr	r2, [r7, #24]
 8001b04:	4013      	ands	r3, r2
 8001b06:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001b08:	683b      	ldr	r3, [r7, #0]
 8001b0a:	685b      	ldr	r3, [r3, #4]
 8001b0c:	091b      	lsrs	r3, r3, #4
 8001b0e:	f003 0201 	and.w	r2, r3, #1
 8001b12:	69fb      	ldr	r3, [r7, #28]
 8001b14:	fa02 f303 	lsl.w	r3, r2, r3
 8001b18:	69ba      	ldr	r2, [r7, #24]
 8001b1a:	4313      	orrs	r3, r2
 8001b1c:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8001b1e:	687b      	ldr	r3, [r7, #4]
 8001b20:	69ba      	ldr	r2, [r7, #24]
 8001b22:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001b24:	683b      	ldr	r3, [r7, #0]
 8001b26:	685b      	ldr	r3, [r3, #4]
 8001b28:	f003 0303 	and.w	r3, r3, #3
 8001b2c:	2b03      	cmp	r3, #3
 8001b2e:	d017      	beq.n	8001b60 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001b30:	687b      	ldr	r3, [r7, #4]
 8001b32:	68db      	ldr	r3, [r3, #12]
 8001b34:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8001b36:	69fb      	ldr	r3, [r7, #28]
 8001b38:	005b      	lsls	r3, r3, #1
 8001b3a:	2203      	movs	r2, #3
 8001b3c:	fa02 f303 	lsl.w	r3, r2, r3
 8001b40:	43db      	mvns	r3, r3
 8001b42:	69ba      	ldr	r2, [r7, #24]
 8001b44:	4013      	ands	r3, r2
 8001b46:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001b48:	683b      	ldr	r3, [r7, #0]
 8001b4a:	689a      	ldr	r2, [r3, #8]
 8001b4c:	69fb      	ldr	r3, [r7, #28]
 8001b4e:	005b      	lsls	r3, r3, #1
 8001b50:	fa02 f303 	lsl.w	r3, r2, r3
 8001b54:	69ba      	ldr	r2, [r7, #24]
 8001b56:	4313      	orrs	r3, r2
 8001b58:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8001b5a:	687b      	ldr	r3, [r7, #4]
 8001b5c:	69ba      	ldr	r2, [r7, #24]
 8001b5e:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001b60:	683b      	ldr	r3, [r7, #0]
 8001b62:	685b      	ldr	r3, [r3, #4]
 8001b64:	f003 0303 	and.w	r3, r3, #3
 8001b68:	2b02      	cmp	r3, #2
 8001b6a:	d123      	bne.n	8001bb4 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001b6c:	69fb      	ldr	r3, [r7, #28]
 8001b6e:	08da      	lsrs	r2, r3, #3
 8001b70:	687b      	ldr	r3, [r7, #4]
 8001b72:	3208      	adds	r2, #8
 8001b74:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001b78:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8001b7a:	69fb      	ldr	r3, [r7, #28]
 8001b7c:	f003 0307 	and.w	r3, r3, #7
 8001b80:	009b      	lsls	r3, r3, #2
 8001b82:	220f      	movs	r2, #15
 8001b84:	fa02 f303 	lsl.w	r3, r2, r3
 8001b88:	43db      	mvns	r3, r3
 8001b8a:	69ba      	ldr	r2, [r7, #24]
 8001b8c:	4013      	ands	r3, r2
 8001b8e:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8001b90:	683b      	ldr	r3, [r7, #0]
 8001b92:	691a      	ldr	r2, [r3, #16]
 8001b94:	69fb      	ldr	r3, [r7, #28]
 8001b96:	f003 0307 	and.w	r3, r3, #7
 8001b9a:	009b      	lsls	r3, r3, #2
 8001b9c:	fa02 f303 	lsl.w	r3, r2, r3
 8001ba0:	69ba      	ldr	r2, [r7, #24]
 8001ba2:	4313      	orrs	r3, r2
 8001ba4:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8001ba6:	69fb      	ldr	r3, [r7, #28]
 8001ba8:	08da      	lsrs	r2, r3, #3
 8001baa:	687b      	ldr	r3, [r7, #4]
 8001bac:	3208      	adds	r2, #8
 8001bae:	69b9      	ldr	r1, [r7, #24]
 8001bb0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001bb4:	687b      	ldr	r3, [r7, #4]
 8001bb6:	681b      	ldr	r3, [r3, #0]
 8001bb8:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8001bba:	69fb      	ldr	r3, [r7, #28]
 8001bbc:	005b      	lsls	r3, r3, #1
 8001bbe:	2203      	movs	r2, #3
 8001bc0:	fa02 f303 	lsl.w	r3, r2, r3
 8001bc4:	43db      	mvns	r3, r3
 8001bc6:	69ba      	ldr	r2, [r7, #24]
 8001bc8:	4013      	ands	r3, r2
 8001bca:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001bcc:	683b      	ldr	r3, [r7, #0]
 8001bce:	685b      	ldr	r3, [r3, #4]
 8001bd0:	f003 0203 	and.w	r2, r3, #3
 8001bd4:	69fb      	ldr	r3, [r7, #28]
 8001bd6:	005b      	lsls	r3, r3, #1
 8001bd8:	fa02 f303 	lsl.w	r3, r2, r3
 8001bdc:	69ba      	ldr	r2, [r7, #24]
 8001bde:	4313      	orrs	r3, r2
 8001be0:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8001be2:	687b      	ldr	r3, [r7, #4]
 8001be4:	69ba      	ldr	r2, [r7, #24]
 8001be6:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8001be8:	683b      	ldr	r3, [r7, #0]
 8001bea:	685b      	ldr	r3, [r3, #4]
 8001bec:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8001bf0:	2b00      	cmp	r3, #0
 8001bf2:	f000 80b4 	beq.w	8001d5e <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001bf6:	2300      	movs	r3, #0
 8001bf8:	60fb      	str	r3, [r7, #12]
 8001bfa:	4b60      	ldr	r3, [pc, #384]	@ (8001d7c <HAL_GPIO_Init+0x30c>)
 8001bfc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001bfe:	4a5f      	ldr	r2, [pc, #380]	@ (8001d7c <HAL_GPIO_Init+0x30c>)
 8001c00:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001c04:	6453      	str	r3, [r2, #68]	@ 0x44
 8001c06:	4b5d      	ldr	r3, [pc, #372]	@ (8001d7c <HAL_GPIO_Init+0x30c>)
 8001c08:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001c0a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001c0e:	60fb      	str	r3, [r7, #12]
 8001c10:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8001c12:	4a5b      	ldr	r2, [pc, #364]	@ (8001d80 <HAL_GPIO_Init+0x310>)
 8001c14:	69fb      	ldr	r3, [r7, #28]
 8001c16:	089b      	lsrs	r3, r3, #2
 8001c18:	3302      	adds	r3, #2
 8001c1a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001c1e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8001c20:	69fb      	ldr	r3, [r7, #28]
 8001c22:	f003 0303 	and.w	r3, r3, #3
 8001c26:	009b      	lsls	r3, r3, #2
 8001c28:	220f      	movs	r2, #15
 8001c2a:	fa02 f303 	lsl.w	r3, r2, r3
 8001c2e:	43db      	mvns	r3, r3
 8001c30:	69ba      	ldr	r2, [r7, #24]
 8001c32:	4013      	ands	r3, r2
 8001c34:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8001c36:	687b      	ldr	r3, [r7, #4]
 8001c38:	4a52      	ldr	r2, [pc, #328]	@ (8001d84 <HAL_GPIO_Init+0x314>)
 8001c3a:	4293      	cmp	r3, r2
 8001c3c:	d02b      	beq.n	8001c96 <HAL_GPIO_Init+0x226>
 8001c3e:	687b      	ldr	r3, [r7, #4]
 8001c40:	4a51      	ldr	r2, [pc, #324]	@ (8001d88 <HAL_GPIO_Init+0x318>)
 8001c42:	4293      	cmp	r3, r2
 8001c44:	d025      	beq.n	8001c92 <HAL_GPIO_Init+0x222>
 8001c46:	687b      	ldr	r3, [r7, #4]
 8001c48:	4a50      	ldr	r2, [pc, #320]	@ (8001d8c <HAL_GPIO_Init+0x31c>)
 8001c4a:	4293      	cmp	r3, r2
 8001c4c:	d01f      	beq.n	8001c8e <HAL_GPIO_Init+0x21e>
 8001c4e:	687b      	ldr	r3, [r7, #4]
 8001c50:	4a4f      	ldr	r2, [pc, #316]	@ (8001d90 <HAL_GPIO_Init+0x320>)
 8001c52:	4293      	cmp	r3, r2
 8001c54:	d019      	beq.n	8001c8a <HAL_GPIO_Init+0x21a>
 8001c56:	687b      	ldr	r3, [r7, #4]
 8001c58:	4a4e      	ldr	r2, [pc, #312]	@ (8001d94 <HAL_GPIO_Init+0x324>)
 8001c5a:	4293      	cmp	r3, r2
 8001c5c:	d013      	beq.n	8001c86 <HAL_GPIO_Init+0x216>
 8001c5e:	687b      	ldr	r3, [r7, #4]
 8001c60:	4a4d      	ldr	r2, [pc, #308]	@ (8001d98 <HAL_GPIO_Init+0x328>)
 8001c62:	4293      	cmp	r3, r2
 8001c64:	d00d      	beq.n	8001c82 <HAL_GPIO_Init+0x212>
 8001c66:	687b      	ldr	r3, [r7, #4]
 8001c68:	4a4c      	ldr	r2, [pc, #304]	@ (8001d9c <HAL_GPIO_Init+0x32c>)
 8001c6a:	4293      	cmp	r3, r2
 8001c6c:	d007      	beq.n	8001c7e <HAL_GPIO_Init+0x20e>
 8001c6e:	687b      	ldr	r3, [r7, #4]
 8001c70:	4a4b      	ldr	r2, [pc, #300]	@ (8001da0 <HAL_GPIO_Init+0x330>)
 8001c72:	4293      	cmp	r3, r2
 8001c74:	d101      	bne.n	8001c7a <HAL_GPIO_Init+0x20a>
 8001c76:	2307      	movs	r3, #7
 8001c78:	e00e      	b.n	8001c98 <HAL_GPIO_Init+0x228>
 8001c7a:	2308      	movs	r3, #8
 8001c7c:	e00c      	b.n	8001c98 <HAL_GPIO_Init+0x228>
 8001c7e:	2306      	movs	r3, #6
 8001c80:	e00a      	b.n	8001c98 <HAL_GPIO_Init+0x228>
 8001c82:	2305      	movs	r3, #5
 8001c84:	e008      	b.n	8001c98 <HAL_GPIO_Init+0x228>
 8001c86:	2304      	movs	r3, #4
 8001c88:	e006      	b.n	8001c98 <HAL_GPIO_Init+0x228>
 8001c8a:	2303      	movs	r3, #3
 8001c8c:	e004      	b.n	8001c98 <HAL_GPIO_Init+0x228>
 8001c8e:	2302      	movs	r3, #2
 8001c90:	e002      	b.n	8001c98 <HAL_GPIO_Init+0x228>
 8001c92:	2301      	movs	r3, #1
 8001c94:	e000      	b.n	8001c98 <HAL_GPIO_Init+0x228>
 8001c96:	2300      	movs	r3, #0
 8001c98:	69fa      	ldr	r2, [r7, #28]
 8001c9a:	f002 0203 	and.w	r2, r2, #3
 8001c9e:	0092      	lsls	r2, r2, #2
 8001ca0:	4093      	lsls	r3, r2
 8001ca2:	69ba      	ldr	r2, [r7, #24]
 8001ca4:	4313      	orrs	r3, r2
 8001ca6:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001ca8:	4935      	ldr	r1, [pc, #212]	@ (8001d80 <HAL_GPIO_Init+0x310>)
 8001caa:	69fb      	ldr	r3, [r7, #28]
 8001cac:	089b      	lsrs	r3, r3, #2
 8001cae:	3302      	adds	r3, #2
 8001cb0:	69ba      	ldr	r2, [r7, #24]
 8001cb2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001cb6:	4b3b      	ldr	r3, [pc, #236]	@ (8001da4 <HAL_GPIO_Init+0x334>)
 8001cb8:	689b      	ldr	r3, [r3, #8]
 8001cba:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001cbc:	693b      	ldr	r3, [r7, #16]
 8001cbe:	43db      	mvns	r3, r3
 8001cc0:	69ba      	ldr	r2, [r7, #24]
 8001cc2:	4013      	ands	r3, r2
 8001cc4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8001cc6:	683b      	ldr	r3, [r7, #0]
 8001cc8:	685b      	ldr	r3, [r3, #4]
 8001cca:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001cce:	2b00      	cmp	r3, #0
 8001cd0:	d003      	beq.n	8001cda <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8001cd2:	69ba      	ldr	r2, [r7, #24]
 8001cd4:	693b      	ldr	r3, [r7, #16]
 8001cd6:	4313      	orrs	r3, r2
 8001cd8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8001cda:	4a32      	ldr	r2, [pc, #200]	@ (8001da4 <HAL_GPIO_Init+0x334>)
 8001cdc:	69bb      	ldr	r3, [r7, #24]
 8001cde:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001ce0:	4b30      	ldr	r3, [pc, #192]	@ (8001da4 <HAL_GPIO_Init+0x334>)
 8001ce2:	68db      	ldr	r3, [r3, #12]
 8001ce4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001ce6:	693b      	ldr	r3, [r7, #16]
 8001ce8:	43db      	mvns	r3, r3
 8001cea:	69ba      	ldr	r2, [r7, #24]
 8001cec:	4013      	ands	r3, r2
 8001cee:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001cf0:	683b      	ldr	r3, [r7, #0]
 8001cf2:	685b      	ldr	r3, [r3, #4]
 8001cf4:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001cf8:	2b00      	cmp	r3, #0
 8001cfa:	d003      	beq.n	8001d04 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8001cfc:	69ba      	ldr	r2, [r7, #24]
 8001cfe:	693b      	ldr	r3, [r7, #16]
 8001d00:	4313      	orrs	r3, r2
 8001d02:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8001d04:	4a27      	ldr	r2, [pc, #156]	@ (8001da4 <HAL_GPIO_Init+0x334>)
 8001d06:	69bb      	ldr	r3, [r7, #24]
 8001d08:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8001d0a:	4b26      	ldr	r3, [pc, #152]	@ (8001da4 <HAL_GPIO_Init+0x334>)
 8001d0c:	685b      	ldr	r3, [r3, #4]
 8001d0e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001d10:	693b      	ldr	r3, [r7, #16]
 8001d12:	43db      	mvns	r3, r3
 8001d14:	69ba      	ldr	r2, [r7, #24]
 8001d16:	4013      	ands	r3, r2
 8001d18:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8001d1a:	683b      	ldr	r3, [r7, #0]
 8001d1c:	685b      	ldr	r3, [r3, #4]
 8001d1e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001d22:	2b00      	cmp	r3, #0
 8001d24:	d003      	beq.n	8001d2e <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8001d26:	69ba      	ldr	r2, [r7, #24]
 8001d28:	693b      	ldr	r3, [r7, #16]
 8001d2a:	4313      	orrs	r3, r2
 8001d2c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8001d2e:	4a1d      	ldr	r2, [pc, #116]	@ (8001da4 <HAL_GPIO_Init+0x334>)
 8001d30:	69bb      	ldr	r3, [r7, #24]
 8001d32:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001d34:	4b1b      	ldr	r3, [pc, #108]	@ (8001da4 <HAL_GPIO_Init+0x334>)
 8001d36:	681b      	ldr	r3, [r3, #0]
 8001d38:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001d3a:	693b      	ldr	r3, [r7, #16]
 8001d3c:	43db      	mvns	r3, r3
 8001d3e:	69ba      	ldr	r2, [r7, #24]
 8001d40:	4013      	ands	r3, r2
 8001d42:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001d44:	683b      	ldr	r3, [r7, #0]
 8001d46:	685b      	ldr	r3, [r3, #4]
 8001d48:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001d4c:	2b00      	cmp	r3, #0
 8001d4e:	d003      	beq.n	8001d58 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8001d50:	69ba      	ldr	r2, [r7, #24]
 8001d52:	693b      	ldr	r3, [r7, #16]
 8001d54:	4313      	orrs	r3, r2
 8001d56:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8001d58:	4a12      	ldr	r2, [pc, #72]	@ (8001da4 <HAL_GPIO_Init+0x334>)
 8001d5a:	69bb      	ldr	r3, [r7, #24]
 8001d5c:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001d5e:	69fb      	ldr	r3, [r7, #28]
 8001d60:	3301      	adds	r3, #1
 8001d62:	61fb      	str	r3, [r7, #28]
 8001d64:	69fb      	ldr	r3, [r7, #28]
 8001d66:	2b0f      	cmp	r3, #15
 8001d68:	f67f ae90 	bls.w	8001a8c <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8001d6c:	bf00      	nop
 8001d6e:	bf00      	nop
 8001d70:	3724      	adds	r7, #36	@ 0x24
 8001d72:	46bd      	mov	sp, r7
 8001d74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d78:	4770      	bx	lr
 8001d7a:	bf00      	nop
 8001d7c:	40023800 	.word	0x40023800
 8001d80:	40013800 	.word	0x40013800
 8001d84:	40020000 	.word	0x40020000
 8001d88:	40020400 	.word	0x40020400
 8001d8c:	40020800 	.word	0x40020800
 8001d90:	40020c00 	.word	0x40020c00
 8001d94:	40021000 	.word	0x40021000
 8001d98:	40021400 	.word	0x40021400
 8001d9c:	40021800 	.word	0x40021800
 8001da0:	40021c00 	.word	0x40021c00
 8001da4:	40013c00 	.word	0x40013c00

08001da8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001da8:	b480      	push	{r7}
 8001daa:	b083      	sub	sp, #12
 8001dac:	af00      	add	r7, sp, #0
 8001dae:	6078      	str	r0, [r7, #4]
 8001db0:	460b      	mov	r3, r1
 8001db2:	807b      	strh	r3, [r7, #2]
 8001db4:	4613      	mov	r3, r2
 8001db6:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001db8:	787b      	ldrb	r3, [r7, #1]
 8001dba:	2b00      	cmp	r3, #0
 8001dbc:	d003      	beq.n	8001dc6 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001dbe:	887a      	ldrh	r2, [r7, #2]
 8001dc0:	687b      	ldr	r3, [r7, #4]
 8001dc2:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8001dc4:	e003      	b.n	8001dce <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8001dc6:	887b      	ldrh	r3, [r7, #2]
 8001dc8:	041a      	lsls	r2, r3, #16
 8001dca:	687b      	ldr	r3, [r7, #4]
 8001dcc:	619a      	str	r2, [r3, #24]
}
 8001dce:	bf00      	nop
 8001dd0:	370c      	adds	r7, #12
 8001dd2:	46bd      	mov	sp, r7
 8001dd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dd8:	4770      	bx	lr
	...

08001ddc <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8001ddc:	b580      	push	{r7, lr}
 8001dde:	b082      	sub	sp, #8
 8001de0:	af00      	add	r7, sp, #0
 8001de2:	4603      	mov	r3, r0
 8001de4:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8001de6:	4b08      	ldr	r3, [pc, #32]	@ (8001e08 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8001de8:	695a      	ldr	r2, [r3, #20]
 8001dea:	88fb      	ldrh	r3, [r7, #6]
 8001dec:	4013      	ands	r3, r2
 8001dee:	2b00      	cmp	r3, #0
 8001df0:	d006      	beq.n	8001e00 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8001df2:	4a05      	ldr	r2, [pc, #20]	@ (8001e08 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8001df4:	88fb      	ldrh	r3, [r7, #6]
 8001df6:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8001df8:	88fb      	ldrh	r3, [r7, #6]
 8001dfa:	4618      	mov	r0, r3
 8001dfc:	f7fe fbce 	bl	800059c <HAL_GPIO_EXTI_Callback>
  }
}
 8001e00:	bf00      	nop
 8001e02:	3708      	adds	r7, #8
 8001e04:	46bd      	mov	sp, r7
 8001e06:	bd80      	pop	{r7, pc}
 8001e08:	40013c00 	.word	0x40013c00

08001e0c <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001e0c:	b580      	push	{r7, lr}
 8001e0e:	b086      	sub	sp, #24
 8001e10:	af00      	add	r7, sp, #0
 8001e12:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001e14:	687b      	ldr	r3, [r7, #4]
 8001e16:	2b00      	cmp	r3, #0
 8001e18:	d101      	bne.n	8001e1e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001e1a:	2301      	movs	r3, #1
 8001e1c:	e267      	b.n	80022ee <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001e1e:	687b      	ldr	r3, [r7, #4]
 8001e20:	681b      	ldr	r3, [r3, #0]
 8001e22:	f003 0301 	and.w	r3, r3, #1
 8001e26:	2b00      	cmp	r3, #0
 8001e28:	d075      	beq.n	8001f16 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8001e2a:	4b88      	ldr	r3, [pc, #544]	@ (800204c <HAL_RCC_OscConfig+0x240>)
 8001e2c:	689b      	ldr	r3, [r3, #8]
 8001e2e:	f003 030c 	and.w	r3, r3, #12
 8001e32:	2b04      	cmp	r3, #4
 8001e34:	d00c      	beq.n	8001e50 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001e36:	4b85      	ldr	r3, [pc, #532]	@ (800204c <HAL_RCC_OscConfig+0x240>)
 8001e38:	689b      	ldr	r3, [r3, #8]
 8001e3a:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8001e3e:	2b08      	cmp	r3, #8
 8001e40:	d112      	bne.n	8001e68 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001e42:	4b82      	ldr	r3, [pc, #520]	@ (800204c <HAL_RCC_OscConfig+0x240>)
 8001e44:	685b      	ldr	r3, [r3, #4]
 8001e46:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001e4a:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8001e4e:	d10b      	bne.n	8001e68 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001e50:	4b7e      	ldr	r3, [pc, #504]	@ (800204c <HAL_RCC_OscConfig+0x240>)
 8001e52:	681b      	ldr	r3, [r3, #0]
 8001e54:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001e58:	2b00      	cmp	r3, #0
 8001e5a:	d05b      	beq.n	8001f14 <HAL_RCC_OscConfig+0x108>
 8001e5c:	687b      	ldr	r3, [r7, #4]
 8001e5e:	685b      	ldr	r3, [r3, #4]
 8001e60:	2b00      	cmp	r3, #0
 8001e62:	d157      	bne.n	8001f14 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8001e64:	2301      	movs	r3, #1
 8001e66:	e242      	b.n	80022ee <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001e68:	687b      	ldr	r3, [r7, #4]
 8001e6a:	685b      	ldr	r3, [r3, #4]
 8001e6c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001e70:	d106      	bne.n	8001e80 <HAL_RCC_OscConfig+0x74>
 8001e72:	4b76      	ldr	r3, [pc, #472]	@ (800204c <HAL_RCC_OscConfig+0x240>)
 8001e74:	681b      	ldr	r3, [r3, #0]
 8001e76:	4a75      	ldr	r2, [pc, #468]	@ (800204c <HAL_RCC_OscConfig+0x240>)
 8001e78:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001e7c:	6013      	str	r3, [r2, #0]
 8001e7e:	e01d      	b.n	8001ebc <HAL_RCC_OscConfig+0xb0>
 8001e80:	687b      	ldr	r3, [r7, #4]
 8001e82:	685b      	ldr	r3, [r3, #4]
 8001e84:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8001e88:	d10c      	bne.n	8001ea4 <HAL_RCC_OscConfig+0x98>
 8001e8a:	4b70      	ldr	r3, [pc, #448]	@ (800204c <HAL_RCC_OscConfig+0x240>)
 8001e8c:	681b      	ldr	r3, [r3, #0]
 8001e8e:	4a6f      	ldr	r2, [pc, #444]	@ (800204c <HAL_RCC_OscConfig+0x240>)
 8001e90:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001e94:	6013      	str	r3, [r2, #0]
 8001e96:	4b6d      	ldr	r3, [pc, #436]	@ (800204c <HAL_RCC_OscConfig+0x240>)
 8001e98:	681b      	ldr	r3, [r3, #0]
 8001e9a:	4a6c      	ldr	r2, [pc, #432]	@ (800204c <HAL_RCC_OscConfig+0x240>)
 8001e9c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001ea0:	6013      	str	r3, [r2, #0]
 8001ea2:	e00b      	b.n	8001ebc <HAL_RCC_OscConfig+0xb0>
 8001ea4:	4b69      	ldr	r3, [pc, #420]	@ (800204c <HAL_RCC_OscConfig+0x240>)
 8001ea6:	681b      	ldr	r3, [r3, #0]
 8001ea8:	4a68      	ldr	r2, [pc, #416]	@ (800204c <HAL_RCC_OscConfig+0x240>)
 8001eaa:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001eae:	6013      	str	r3, [r2, #0]
 8001eb0:	4b66      	ldr	r3, [pc, #408]	@ (800204c <HAL_RCC_OscConfig+0x240>)
 8001eb2:	681b      	ldr	r3, [r3, #0]
 8001eb4:	4a65      	ldr	r2, [pc, #404]	@ (800204c <HAL_RCC_OscConfig+0x240>)
 8001eb6:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001eba:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8001ebc:	687b      	ldr	r3, [r7, #4]
 8001ebe:	685b      	ldr	r3, [r3, #4]
 8001ec0:	2b00      	cmp	r3, #0
 8001ec2:	d013      	beq.n	8001eec <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001ec4:	f7ff f892 	bl	8000fec <HAL_GetTick>
 8001ec8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001eca:	e008      	b.n	8001ede <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001ecc:	f7ff f88e 	bl	8000fec <HAL_GetTick>
 8001ed0:	4602      	mov	r2, r0
 8001ed2:	693b      	ldr	r3, [r7, #16]
 8001ed4:	1ad3      	subs	r3, r2, r3
 8001ed6:	2b64      	cmp	r3, #100	@ 0x64
 8001ed8:	d901      	bls.n	8001ede <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8001eda:	2303      	movs	r3, #3
 8001edc:	e207      	b.n	80022ee <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001ede:	4b5b      	ldr	r3, [pc, #364]	@ (800204c <HAL_RCC_OscConfig+0x240>)
 8001ee0:	681b      	ldr	r3, [r3, #0]
 8001ee2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001ee6:	2b00      	cmp	r3, #0
 8001ee8:	d0f0      	beq.n	8001ecc <HAL_RCC_OscConfig+0xc0>
 8001eea:	e014      	b.n	8001f16 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001eec:	f7ff f87e 	bl	8000fec <HAL_GetTick>
 8001ef0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001ef2:	e008      	b.n	8001f06 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001ef4:	f7ff f87a 	bl	8000fec <HAL_GetTick>
 8001ef8:	4602      	mov	r2, r0
 8001efa:	693b      	ldr	r3, [r7, #16]
 8001efc:	1ad3      	subs	r3, r2, r3
 8001efe:	2b64      	cmp	r3, #100	@ 0x64
 8001f00:	d901      	bls.n	8001f06 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8001f02:	2303      	movs	r3, #3
 8001f04:	e1f3      	b.n	80022ee <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001f06:	4b51      	ldr	r3, [pc, #324]	@ (800204c <HAL_RCC_OscConfig+0x240>)
 8001f08:	681b      	ldr	r3, [r3, #0]
 8001f0a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001f0e:	2b00      	cmp	r3, #0
 8001f10:	d1f0      	bne.n	8001ef4 <HAL_RCC_OscConfig+0xe8>
 8001f12:	e000      	b.n	8001f16 <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001f14:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001f16:	687b      	ldr	r3, [r7, #4]
 8001f18:	681b      	ldr	r3, [r3, #0]
 8001f1a:	f003 0302 	and.w	r3, r3, #2
 8001f1e:	2b00      	cmp	r3, #0
 8001f20:	d063      	beq.n	8001fea <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8001f22:	4b4a      	ldr	r3, [pc, #296]	@ (800204c <HAL_RCC_OscConfig+0x240>)
 8001f24:	689b      	ldr	r3, [r3, #8]
 8001f26:	f003 030c 	and.w	r3, r3, #12
 8001f2a:	2b00      	cmp	r3, #0
 8001f2c:	d00b      	beq.n	8001f46 <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001f2e:	4b47      	ldr	r3, [pc, #284]	@ (800204c <HAL_RCC_OscConfig+0x240>)
 8001f30:	689b      	ldr	r3, [r3, #8]
 8001f32:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8001f36:	2b08      	cmp	r3, #8
 8001f38:	d11c      	bne.n	8001f74 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001f3a:	4b44      	ldr	r3, [pc, #272]	@ (800204c <HAL_RCC_OscConfig+0x240>)
 8001f3c:	685b      	ldr	r3, [r3, #4]
 8001f3e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001f42:	2b00      	cmp	r3, #0
 8001f44:	d116      	bne.n	8001f74 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001f46:	4b41      	ldr	r3, [pc, #260]	@ (800204c <HAL_RCC_OscConfig+0x240>)
 8001f48:	681b      	ldr	r3, [r3, #0]
 8001f4a:	f003 0302 	and.w	r3, r3, #2
 8001f4e:	2b00      	cmp	r3, #0
 8001f50:	d005      	beq.n	8001f5e <HAL_RCC_OscConfig+0x152>
 8001f52:	687b      	ldr	r3, [r7, #4]
 8001f54:	68db      	ldr	r3, [r3, #12]
 8001f56:	2b01      	cmp	r3, #1
 8001f58:	d001      	beq.n	8001f5e <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8001f5a:	2301      	movs	r3, #1
 8001f5c:	e1c7      	b.n	80022ee <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001f5e:	4b3b      	ldr	r3, [pc, #236]	@ (800204c <HAL_RCC_OscConfig+0x240>)
 8001f60:	681b      	ldr	r3, [r3, #0]
 8001f62:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8001f66:	687b      	ldr	r3, [r7, #4]
 8001f68:	691b      	ldr	r3, [r3, #16]
 8001f6a:	00db      	lsls	r3, r3, #3
 8001f6c:	4937      	ldr	r1, [pc, #220]	@ (800204c <HAL_RCC_OscConfig+0x240>)
 8001f6e:	4313      	orrs	r3, r2
 8001f70:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001f72:	e03a      	b.n	8001fea <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8001f74:	687b      	ldr	r3, [r7, #4]
 8001f76:	68db      	ldr	r3, [r3, #12]
 8001f78:	2b00      	cmp	r3, #0
 8001f7a:	d020      	beq.n	8001fbe <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001f7c:	4b34      	ldr	r3, [pc, #208]	@ (8002050 <HAL_RCC_OscConfig+0x244>)
 8001f7e:	2201      	movs	r2, #1
 8001f80:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001f82:	f7ff f833 	bl	8000fec <HAL_GetTick>
 8001f86:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001f88:	e008      	b.n	8001f9c <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001f8a:	f7ff f82f 	bl	8000fec <HAL_GetTick>
 8001f8e:	4602      	mov	r2, r0
 8001f90:	693b      	ldr	r3, [r7, #16]
 8001f92:	1ad3      	subs	r3, r2, r3
 8001f94:	2b02      	cmp	r3, #2
 8001f96:	d901      	bls.n	8001f9c <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8001f98:	2303      	movs	r3, #3
 8001f9a:	e1a8      	b.n	80022ee <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001f9c:	4b2b      	ldr	r3, [pc, #172]	@ (800204c <HAL_RCC_OscConfig+0x240>)
 8001f9e:	681b      	ldr	r3, [r3, #0]
 8001fa0:	f003 0302 	and.w	r3, r3, #2
 8001fa4:	2b00      	cmp	r3, #0
 8001fa6:	d0f0      	beq.n	8001f8a <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001fa8:	4b28      	ldr	r3, [pc, #160]	@ (800204c <HAL_RCC_OscConfig+0x240>)
 8001faa:	681b      	ldr	r3, [r3, #0]
 8001fac:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8001fb0:	687b      	ldr	r3, [r7, #4]
 8001fb2:	691b      	ldr	r3, [r3, #16]
 8001fb4:	00db      	lsls	r3, r3, #3
 8001fb6:	4925      	ldr	r1, [pc, #148]	@ (800204c <HAL_RCC_OscConfig+0x240>)
 8001fb8:	4313      	orrs	r3, r2
 8001fba:	600b      	str	r3, [r1, #0]
 8001fbc:	e015      	b.n	8001fea <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001fbe:	4b24      	ldr	r3, [pc, #144]	@ (8002050 <HAL_RCC_OscConfig+0x244>)
 8001fc0:	2200      	movs	r2, #0
 8001fc2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001fc4:	f7ff f812 	bl	8000fec <HAL_GetTick>
 8001fc8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001fca:	e008      	b.n	8001fde <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001fcc:	f7ff f80e 	bl	8000fec <HAL_GetTick>
 8001fd0:	4602      	mov	r2, r0
 8001fd2:	693b      	ldr	r3, [r7, #16]
 8001fd4:	1ad3      	subs	r3, r2, r3
 8001fd6:	2b02      	cmp	r3, #2
 8001fd8:	d901      	bls.n	8001fde <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8001fda:	2303      	movs	r3, #3
 8001fdc:	e187      	b.n	80022ee <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001fde:	4b1b      	ldr	r3, [pc, #108]	@ (800204c <HAL_RCC_OscConfig+0x240>)
 8001fe0:	681b      	ldr	r3, [r3, #0]
 8001fe2:	f003 0302 	and.w	r3, r3, #2
 8001fe6:	2b00      	cmp	r3, #0
 8001fe8:	d1f0      	bne.n	8001fcc <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001fea:	687b      	ldr	r3, [r7, #4]
 8001fec:	681b      	ldr	r3, [r3, #0]
 8001fee:	f003 0308 	and.w	r3, r3, #8
 8001ff2:	2b00      	cmp	r3, #0
 8001ff4:	d036      	beq.n	8002064 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8001ff6:	687b      	ldr	r3, [r7, #4]
 8001ff8:	695b      	ldr	r3, [r3, #20]
 8001ffa:	2b00      	cmp	r3, #0
 8001ffc:	d016      	beq.n	800202c <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001ffe:	4b15      	ldr	r3, [pc, #84]	@ (8002054 <HAL_RCC_OscConfig+0x248>)
 8002000:	2201      	movs	r2, #1
 8002002:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002004:	f7fe fff2 	bl	8000fec <HAL_GetTick>
 8002008:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800200a:	e008      	b.n	800201e <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800200c:	f7fe ffee 	bl	8000fec <HAL_GetTick>
 8002010:	4602      	mov	r2, r0
 8002012:	693b      	ldr	r3, [r7, #16]
 8002014:	1ad3      	subs	r3, r2, r3
 8002016:	2b02      	cmp	r3, #2
 8002018:	d901      	bls.n	800201e <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 800201a:	2303      	movs	r3, #3
 800201c:	e167      	b.n	80022ee <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800201e:	4b0b      	ldr	r3, [pc, #44]	@ (800204c <HAL_RCC_OscConfig+0x240>)
 8002020:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002022:	f003 0302 	and.w	r3, r3, #2
 8002026:	2b00      	cmp	r3, #0
 8002028:	d0f0      	beq.n	800200c <HAL_RCC_OscConfig+0x200>
 800202a:	e01b      	b.n	8002064 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800202c:	4b09      	ldr	r3, [pc, #36]	@ (8002054 <HAL_RCC_OscConfig+0x248>)
 800202e:	2200      	movs	r2, #0
 8002030:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002032:	f7fe ffdb 	bl	8000fec <HAL_GetTick>
 8002036:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002038:	e00e      	b.n	8002058 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800203a:	f7fe ffd7 	bl	8000fec <HAL_GetTick>
 800203e:	4602      	mov	r2, r0
 8002040:	693b      	ldr	r3, [r7, #16]
 8002042:	1ad3      	subs	r3, r2, r3
 8002044:	2b02      	cmp	r3, #2
 8002046:	d907      	bls.n	8002058 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8002048:	2303      	movs	r3, #3
 800204a:	e150      	b.n	80022ee <HAL_RCC_OscConfig+0x4e2>
 800204c:	40023800 	.word	0x40023800
 8002050:	42470000 	.word	0x42470000
 8002054:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002058:	4b88      	ldr	r3, [pc, #544]	@ (800227c <HAL_RCC_OscConfig+0x470>)
 800205a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800205c:	f003 0302 	and.w	r3, r3, #2
 8002060:	2b00      	cmp	r3, #0
 8002062:	d1ea      	bne.n	800203a <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002064:	687b      	ldr	r3, [r7, #4]
 8002066:	681b      	ldr	r3, [r3, #0]
 8002068:	f003 0304 	and.w	r3, r3, #4
 800206c:	2b00      	cmp	r3, #0
 800206e:	f000 8097 	beq.w	80021a0 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002072:	2300      	movs	r3, #0
 8002074:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002076:	4b81      	ldr	r3, [pc, #516]	@ (800227c <HAL_RCC_OscConfig+0x470>)
 8002078:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800207a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800207e:	2b00      	cmp	r3, #0
 8002080:	d10f      	bne.n	80020a2 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002082:	2300      	movs	r3, #0
 8002084:	60bb      	str	r3, [r7, #8]
 8002086:	4b7d      	ldr	r3, [pc, #500]	@ (800227c <HAL_RCC_OscConfig+0x470>)
 8002088:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800208a:	4a7c      	ldr	r2, [pc, #496]	@ (800227c <HAL_RCC_OscConfig+0x470>)
 800208c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002090:	6413      	str	r3, [r2, #64]	@ 0x40
 8002092:	4b7a      	ldr	r3, [pc, #488]	@ (800227c <HAL_RCC_OscConfig+0x470>)
 8002094:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002096:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800209a:	60bb      	str	r3, [r7, #8]
 800209c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800209e:	2301      	movs	r3, #1
 80020a0:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80020a2:	4b77      	ldr	r3, [pc, #476]	@ (8002280 <HAL_RCC_OscConfig+0x474>)
 80020a4:	681b      	ldr	r3, [r3, #0]
 80020a6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80020aa:	2b00      	cmp	r3, #0
 80020ac:	d118      	bne.n	80020e0 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80020ae:	4b74      	ldr	r3, [pc, #464]	@ (8002280 <HAL_RCC_OscConfig+0x474>)
 80020b0:	681b      	ldr	r3, [r3, #0]
 80020b2:	4a73      	ldr	r2, [pc, #460]	@ (8002280 <HAL_RCC_OscConfig+0x474>)
 80020b4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80020b8:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80020ba:	f7fe ff97 	bl	8000fec <HAL_GetTick>
 80020be:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80020c0:	e008      	b.n	80020d4 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80020c2:	f7fe ff93 	bl	8000fec <HAL_GetTick>
 80020c6:	4602      	mov	r2, r0
 80020c8:	693b      	ldr	r3, [r7, #16]
 80020ca:	1ad3      	subs	r3, r2, r3
 80020cc:	2b02      	cmp	r3, #2
 80020ce:	d901      	bls.n	80020d4 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 80020d0:	2303      	movs	r3, #3
 80020d2:	e10c      	b.n	80022ee <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80020d4:	4b6a      	ldr	r3, [pc, #424]	@ (8002280 <HAL_RCC_OscConfig+0x474>)
 80020d6:	681b      	ldr	r3, [r3, #0]
 80020d8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80020dc:	2b00      	cmp	r3, #0
 80020de:	d0f0      	beq.n	80020c2 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80020e0:	687b      	ldr	r3, [r7, #4]
 80020e2:	689b      	ldr	r3, [r3, #8]
 80020e4:	2b01      	cmp	r3, #1
 80020e6:	d106      	bne.n	80020f6 <HAL_RCC_OscConfig+0x2ea>
 80020e8:	4b64      	ldr	r3, [pc, #400]	@ (800227c <HAL_RCC_OscConfig+0x470>)
 80020ea:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80020ec:	4a63      	ldr	r2, [pc, #396]	@ (800227c <HAL_RCC_OscConfig+0x470>)
 80020ee:	f043 0301 	orr.w	r3, r3, #1
 80020f2:	6713      	str	r3, [r2, #112]	@ 0x70
 80020f4:	e01c      	b.n	8002130 <HAL_RCC_OscConfig+0x324>
 80020f6:	687b      	ldr	r3, [r7, #4]
 80020f8:	689b      	ldr	r3, [r3, #8]
 80020fa:	2b05      	cmp	r3, #5
 80020fc:	d10c      	bne.n	8002118 <HAL_RCC_OscConfig+0x30c>
 80020fe:	4b5f      	ldr	r3, [pc, #380]	@ (800227c <HAL_RCC_OscConfig+0x470>)
 8002100:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002102:	4a5e      	ldr	r2, [pc, #376]	@ (800227c <HAL_RCC_OscConfig+0x470>)
 8002104:	f043 0304 	orr.w	r3, r3, #4
 8002108:	6713      	str	r3, [r2, #112]	@ 0x70
 800210a:	4b5c      	ldr	r3, [pc, #368]	@ (800227c <HAL_RCC_OscConfig+0x470>)
 800210c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800210e:	4a5b      	ldr	r2, [pc, #364]	@ (800227c <HAL_RCC_OscConfig+0x470>)
 8002110:	f043 0301 	orr.w	r3, r3, #1
 8002114:	6713      	str	r3, [r2, #112]	@ 0x70
 8002116:	e00b      	b.n	8002130 <HAL_RCC_OscConfig+0x324>
 8002118:	4b58      	ldr	r3, [pc, #352]	@ (800227c <HAL_RCC_OscConfig+0x470>)
 800211a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800211c:	4a57      	ldr	r2, [pc, #348]	@ (800227c <HAL_RCC_OscConfig+0x470>)
 800211e:	f023 0301 	bic.w	r3, r3, #1
 8002122:	6713      	str	r3, [r2, #112]	@ 0x70
 8002124:	4b55      	ldr	r3, [pc, #340]	@ (800227c <HAL_RCC_OscConfig+0x470>)
 8002126:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002128:	4a54      	ldr	r2, [pc, #336]	@ (800227c <HAL_RCC_OscConfig+0x470>)
 800212a:	f023 0304 	bic.w	r3, r3, #4
 800212e:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8002130:	687b      	ldr	r3, [r7, #4]
 8002132:	689b      	ldr	r3, [r3, #8]
 8002134:	2b00      	cmp	r3, #0
 8002136:	d015      	beq.n	8002164 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002138:	f7fe ff58 	bl	8000fec <HAL_GetTick>
 800213c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800213e:	e00a      	b.n	8002156 <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002140:	f7fe ff54 	bl	8000fec <HAL_GetTick>
 8002144:	4602      	mov	r2, r0
 8002146:	693b      	ldr	r3, [r7, #16]
 8002148:	1ad3      	subs	r3, r2, r3
 800214a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800214e:	4293      	cmp	r3, r2
 8002150:	d901      	bls.n	8002156 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8002152:	2303      	movs	r3, #3
 8002154:	e0cb      	b.n	80022ee <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002156:	4b49      	ldr	r3, [pc, #292]	@ (800227c <HAL_RCC_OscConfig+0x470>)
 8002158:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800215a:	f003 0302 	and.w	r3, r3, #2
 800215e:	2b00      	cmp	r3, #0
 8002160:	d0ee      	beq.n	8002140 <HAL_RCC_OscConfig+0x334>
 8002162:	e014      	b.n	800218e <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002164:	f7fe ff42 	bl	8000fec <HAL_GetTick>
 8002168:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800216a:	e00a      	b.n	8002182 <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800216c:	f7fe ff3e 	bl	8000fec <HAL_GetTick>
 8002170:	4602      	mov	r2, r0
 8002172:	693b      	ldr	r3, [r7, #16]
 8002174:	1ad3      	subs	r3, r2, r3
 8002176:	f241 3288 	movw	r2, #5000	@ 0x1388
 800217a:	4293      	cmp	r3, r2
 800217c:	d901      	bls.n	8002182 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 800217e:	2303      	movs	r3, #3
 8002180:	e0b5      	b.n	80022ee <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002182:	4b3e      	ldr	r3, [pc, #248]	@ (800227c <HAL_RCC_OscConfig+0x470>)
 8002184:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002186:	f003 0302 	and.w	r3, r3, #2
 800218a:	2b00      	cmp	r3, #0
 800218c:	d1ee      	bne.n	800216c <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800218e:	7dfb      	ldrb	r3, [r7, #23]
 8002190:	2b01      	cmp	r3, #1
 8002192:	d105      	bne.n	80021a0 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002194:	4b39      	ldr	r3, [pc, #228]	@ (800227c <HAL_RCC_OscConfig+0x470>)
 8002196:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002198:	4a38      	ldr	r2, [pc, #224]	@ (800227c <HAL_RCC_OscConfig+0x470>)
 800219a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800219e:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80021a0:	687b      	ldr	r3, [r7, #4]
 80021a2:	699b      	ldr	r3, [r3, #24]
 80021a4:	2b00      	cmp	r3, #0
 80021a6:	f000 80a1 	beq.w	80022ec <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80021aa:	4b34      	ldr	r3, [pc, #208]	@ (800227c <HAL_RCC_OscConfig+0x470>)
 80021ac:	689b      	ldr	r3, [r3, #8]
 80021ae:	f003 030c 	and.w	r3, r3, #12
 80021b2:	2b08      	cmp	r3, #8
 80021b4:	d05c      	beq.n	8002270 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80021b6:	687b      	ldr	r3, [r7, #4]
 80021b8:	699b      	ldr	r3, [r3, #24]
 80021ba:	2b02      	cmp	r3, #2
 80021bc:	d141      	bne.n	8002242 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80021be:	4b31      	ldr	r3, [pc, #196]	@ (8002284 <HAL_RCC_OscConfig+0x478>)
 80021c0:	2200      	movs	r2, #0
 80021c2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80021c4:	f7fe ff12 	bl	8000fec <HAL_GetTick>
 80021c8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80021ca:	e008      	b.n	80021de <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80021cc:	f7fe ff0e 	bl	8000fec <HAL_GetTick>
 80021d0:	4602      	mov	r2, r0
 80021d2:	693b      	ldr	r3, [r7, #16]
 80021d4:	1ad3      	subs	r3, r2, r3
 80021d6:	2b02      	cmp	r3, #2
 80021d8:	d901      	bls.n	80021de <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 80021da:	2303      	movs	r3, #3
 80021dc:	e087      	b.n	80022ee <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80021de:	4b27      	ldr	r3, [pc, #156]	@ (800227c <HAL_RCC_OscConfig+0x470>)
 80021e0:	681b      	ldr	r3, [r3, #0]
 80021e2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80021e6:	2b00      	cmp	r3, #0
 80021e8:	d1f0      	bne.n	80021cc <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80021ea:	687b      	ldr	r3, [r7, #4]
 80021ec:	69da      	ldr	r2, [r3, #28]
 80021ee:	687b      	ldr	r3, [r7, #4]
 80021f0:	6a1b      	ldr	r3, [r3, #32]
 80021f2:	431a      	orrs	r2, r3
 80021f4:	687b      	ldr	r3, [r7, #4]
 80021f6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80021f8:	019b      	lsls	r3, r3, #6
 80021fa:	431a      	orrs	r2, r3
 80021fc:	687b      	ldr	r3, [r7, #4]
 80021fe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002200:	085b      	lsrs	r3, r3, #1
 8002202:	3b01      	subs	r3, #1
 8002204:	041b      	lsls	r3, r3, #16
 8002206:	431a      	orrs	r2, r3
 8002208:	687b      	ldr	r3, [r7, #4]
 800220a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800220c:	061b      	lsls	r3, r3, #24
 800220e:	491b      	ldr	r1, [pc, #108]	@ (800227c <HAL_RCC_OscConfig+0x470>)
 8002210:	4313      	orrs	r3, r2
 8002212:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002214:	4b1b      	ldr	r3, [pc, #108]	@ (8002284 <HAL_RCC_OscConfig+0x478>)
 8002216:	2201      	movs	r2, #1
 8002218:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800221a:	f7fe fee7 	bl	8000fec <HAL_GetTick>
 800221e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002220:	e008      	b.n	8002234 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002222:	f7fe fee3 	bl	8000fec <HAL_GetTick>
 8002226:	4602      	mov	r2, r0
 8002228:	693b      	ldr	r3, [r7, #16]
 800222a:	1ad3      	subs	r3, r2, r3
 800222c:	2b02      	cmp	r3, #2
 800222e:	d901      	bls.n	8002234 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8002230:	2303      	movs	r3, #3
 8002232:	e05c      	b.n	80022ee <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002234:	4b11      	ldr	r3, [pc, #68]	@ (800227c <HAL_RCC_OscConfig+0x470>)
 8002236:	681b      	ldr	r3, [r3, #0]
 8002238:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800223c:	2b00      	cmp	r3, #0
 800223e:	d0f0      	beq.n	8002222 <HAL_RCC_OscConfig+0x416>
 8002240:	e054      	b.n	80022ec <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002242:	4b10      	ldr	r3, [pc, #64]	@ (8002284 <HAL_RCC_OscConfig+0x478>)
 8002244:	2200      	movs	r2, #0
 8002246:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002248:	f7fe fed0 	bl	8000fec <HAL_GetTick>
 800224c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800224e:	e008      	b.n	8002262 <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002250:	f7fe fecc 	bl	8000fec <HAL_GetTick>
 8002254:	4602      	mov	r2, r0
 8002256:	693b      	ldr	r3, [r7, #16]
 8002258:	1ad3      	subs	r3, r2, r3
 800225a:	2b02      	cmp	r3, #2
 800225c:	d901      	bls.n	8002262 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 800225e:	2303      	movs	r3, #3
 8002260:	e045      	b.n	80022ee <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002262:	4b06      	ldr	r3, [pc, #24]	@ (800227c <HAL_RCC_OscConfig+0x470>)
 8002264:	681b      	ldr	r3, [r3, #0]
 8002266:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800226a:	2b00      	cmp	r3, #0
 800226c:	d1f0      	bne.n	8002250 <HAL_RCC_OscConfig+0x444>
 800226e:	e03d      	b.n	80022ec <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002270:	687b      	ldr	r3, [r7, #4]
 8002272:	699b      	ldr	r3, [r3, #24]
 8002274:	2b01      	cmp	r3, #1
 8002276:	d107      	bne.n	8002288 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8002278:	2301      	movs	r3, #1
 800227a:	e038      	b.n	80022ee <HAL_RCC_OscConfig+0x4e2>
 800227c:	40023800 	.word	0x40023800
 8002280:	40007000 	.word	0x40007000
 8002284:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8002288:	4b1b      	ldr	r3, [pc, #108]	@ (80022f8 <HAL_RCC_OscConfig+0x4ec>)
 800228a:	685b      	ldr	r3, [r3, #4]
 800228c:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800228e:	687b      	ldr	r3, [r7, #4]
 8002290:	699b      	ldr	r3, [r3, #24]
 8002292:	2b01      	cmp	r3, #1
 8002294:	d028      	beq.n	80022e8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002296:	68fb      	ldr	r3, [r7, #12]
 8002298:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 800229c:	687b      	ldr	r3, [r7, #4]
 800229e:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80022a0:	429a      	cmp	r2, r3
 80022a2:	d121      	bne.n	80022e8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80022a4:	68fb      	ldr	r3, [r7, #12]
 80022a6:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 80022aa:	687b      	ldr	r3, [r7, #4]
 80022ac:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80022ae:	429a      	cmp	r2, r3
 80022b0:	d11a      	bne.n	80022e8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80022b2:	68fa      	ldr	r2, [r7, #12]
 80022b4:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 80022b8:	4013      	ands	r3, r2
 80022ba:	687a      	ldr	r2, [r7, #4]
 80022bc:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 80022be:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80022c0:	4293      	cmp	r3, r2
 80022c2:	d111      	bne.n	80022e8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80022c4:	68fb      	ldr	r3, [r7, #12]
 80022c6:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 80022ca:	687b      	ldr	r3, [r7, #4]
 80022cc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80022ce:	085b      	lsrs	r3, r3, #1
 80022d0:	3b01      	subs	r3, #1
 80022d2:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80022d4:	429a      	cmp	r2, r3
 80022d6:	d107      	bne.n	80022e8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 80022d8:	68fb      	ldr	r3, [r7, #12]
 80022da:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 80022de:	687b      	ldr	r3, [r7, #4]
 80022e0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80022e2:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80022e4:	429a      	cmp	r2, r3
 80022e6:	d001      	beq.n	80022ec <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 80022e8:	2301      	movs	r3, #1
 80022ea:	e000      	b.n	80022ee <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 80022ec:	2300      	movs	r3, #0
}
 80022ee:	4618      	mov	r0, r3
 80022f0:	3718      	adds	r7, #24
 80022f2:	46bd      	mov	sp, r7
 80022f4:	bd80      	pop	{r7, pc}
 80022f6:	bf00      	nop
 80022f8:	40023800 	.word	0x40023800

080022fc <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80022fc:	b580      	push	{r7, lr}
 80022fe:	b084      	sub	sp, #16
 8002300:	af00      	add	r7, sp, #0
 8002302:	6078      	str	r0, [r7, #4]
 8002304:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8002306:	687b      	ldr	r3, [r7, #4]
 8002308:	2b00      	cmp	r3, #0
 800230a:	d101      	bne.n	8002310 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800230c:	2301      	movs	r3, #1
 800230e:	e0cc      	b.n	80024aa <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002310:	4b68      	ldr	r3, [pc, #416]	@ (80024b4 <HAL_RCC_ClockConfig+0x1b8>)
 8002312:	681b      	ldr	r3, [r3, #0]
 8002314:	f003 0307 	and.w	r3, r3, #7
 8002318:	683a      	ldr	r2, [r7, #0]
 800231a:	429a      	cmp	r2, r3
 800231c:	d90c      	bls.n	8002338 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800231e:	4b65      	ldr	r3, [pc, #404]	@ (80024b4 <HAL_RCC_ClockConfig+0x1b8>)
 8002320:	683a      	ldr	r2, [r7, #0]
 8002322:	b2d2      	uxtb	r2, r2
 8002324:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002326:	4b63      	ldr	r3, [pc, #396]	@ (80024b4 <HAL_RCC_ClockConfig+0x1b8>)
 8002328:	681b      	ldr	r3, [r3, #0]
 800232a:	f003 0307 	and.w	r3, r3, #7
 800232e:	683a      	ldr	r2, [r7, #0]
 8002330:	429a      	cmp	r2, r3
 8002332:	d001      	beq.n	8002338 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8002334:	2301      	movs	r3, #1
 8002336:	e0b8      	b.n	80024aa <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002338:	687b      	ldr	r3, [r7, #4]
 800233a:	681b      	ldr	r3, [r3, #0]
 800233c:	f003 0302 	and.w	r3, r3, #2
 8002340:	2b00      	cmp	r3, #0
 8002342:	d020      	beq.n	8002386 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002344:	687b      	ldr	r3, [r7, #4]
 8002346:	681b      	ldr	r3, [r3, #0]
 8002348:	f003 0304 	and.w	r3, r3, #4
 800234c:	2b00      	cmp	r3, #0
 800234e:	d005      	beq.n	800235c <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002350:	4b59      	ldr	r3, [pc, #356]	@ (80024b8 <HAL_RCC_ClockConfig+0x1bc>)
 8002352:	689b      	ldr	r3, [r3, #8]
 8002354:	4a58      	ldr	r2, [pc, #352]	@ (80024b8 <HAL_RCC_ClockConfig+0x1bc>)
 8002356:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 800235a:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800235c:	687b      	ldr	r3, [r7, #4]
 800235e:	681b      	ldr	r3, [r3, #0]
 8002360:	f003 0308 	and.w	r3, r3, #8
 8002364:	2b00      	cmp	r3, #0
 8002366:	d005      	beq.n	8002374 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002368:	4b53      	ldr	r3, [pc, #332]	@ (80024b8 <HAL_RCC_ClockConfig+0x1bc>)
 800236a:	689b      	ldr	r3, [r3, #8]
 800236c:	4a52      	ldr	r2, [pc, #328]	@ (80024b8 <HAL_RCC_ClockConfig+0x1bc>)
 800236e:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8002372:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002374:	4b50      	ldr	r3, [pc, #320]	@ (80024b8 <HAL_RCC_ClockConfig+0x1bc>)
 8002376:	689b      	ldr	r3, [r3, #8]
 8002378:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800237c:	687b      	ldr	r3, [r7, #4]
 800237e:	689b      	ldr	r3, [r3, #8]
 8002380:	494d      	ldr	r1, [pc, #308]	@ (80024b8 <HAL_RCC_ClockConfig+0x1bc>)
 8002382:	4313      	orrs	r3, r2
 8002384:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002386:	687b      	ldr	r3, [r7, #4]
 8002388:	681b      	ldr	r3, [r3, #0]
 800238a:	f003 0301 	and.w	r3, r3, #1
 800238e:	2b00      	cmp	r3, #0
 8002390:	d044      	beq.n	800241c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002392:	687b      	ldr	r3, [r7, #4]
 8002394:	685b      	ldr	r3, [r3, #4]
 8002396:	2b01      	cmp	r3, #1
 8002398:	d107      	bne.n	80023aa <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800239a:	4b47      	ldr	r3, [pc, #284]	@ (80024b8 <HAL_RCC_ClockConfig+0x1bc>)
 800239c:	681b      	ldr	r3, [r3, #0]
 800239e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80023a2:	2b00      	cmp	r3, #0
 80023a4:	d119      	bne.n	80023da <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80023a6:	2301      	movs	r3, #1
 80023a8:	e07f      	b.n	80024aa <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80023aa:	687b      	ldr	r3, [r7, #4]
 80023ac:	685b      	ldr	r3, [r3, #4]
 80023ae:	2b02      	cmp	r3, #2
 80023b0:	d003      	beq.n	80023ba <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80023b2:	687b      	ldr	r3, [r7, #4]
 80023b4:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80023b6:	2b03      	cmp	r3, #3
 80023b8:	d107      	bne.n	80023ca <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80023ba:	4b3f      	ldr	r3, [pc, #252]	@ (80024b8 <HAL_RCC_ClockConfig+0x1bc>)
 80023bc:	681b      	ldr	r3, [r3, #0]
 80023be:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80023c2:	2b00      	cmp	r3, #0
 80023c4:	d109      	bne.n	80023da <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80023c6:	2301      	movs	r3, #1
 80023c8:	e06f      	b.n	80024aa <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80023ca:	4b3b      	ldr	r3, [pc, #236]	@ (80024b8 <HAL_RCC_ClockConfig+0x1bc>)
 80023cc:	681b      	ldr	r3, [r3, #0]
 80023ce:	f003 0302 	and.w	r3, r3, #2
 80023d2:	2b00      	cmp	r3, #0
 80023d4:	d101      	bne.n	80023da <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80023d6:	2301      	movs	r3, #1
 80023d8:	e067      	b.n	80024aa <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80023da:	4b37      	ldr	r3, [pc, #220]	@ (80024b8 <HAL_RCC_ClockConfig+0x1bc>)
 80023dc:	689b      	ldr	r3, [r3, #8]
 80023de:	f023 0203 	bic.w	r2, r3, #3
 80023e2:	687b      	ldr	r3, [r7, #4]
 80023e4:	685b      	ldr	r3, [r3, #4]
 80023e6:	4934      	ldr	r1, [pc, #208]	@ (80024b8 <HAL_RCC_ClockConfig+0x1bc>)
 80023e8:	4313      	orrs	r3, r2
 80023ea:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80023ec:	f7fe fdfe 	bl	8000fec <HAL_GetTick>
 80023f0:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80023f2:	e00a      	b.n	800240a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80023f4:	f7fe fdfa 	bl	8000fec <HAL_GetTick>
 80023f8:	4602      	mov	r2, r0
 80023fa:	68fb      	ldr	r3, [r7, #12]
 80023fc:	1ad3      	subs	r3, r2, r3
 80023fe:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002402:	4293      	cmp	r3, r2
 8002404:	d901      	bls.n	800240a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8002406:	2303      	movs	r3, #3
 8002408:	e04f      	b.n	80024aa <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800240a:	4b2b      	ldr	r3, [pc, #172]	@ (80024b8 <HAL_RCC_ClockConfig+0x1bc>)
 800240c:	689b      	ldr	r3, [r3, #8]
 800240e:	f003 020c 	and.w	r2, r3, #12
 8002412:	687b      	ldr	r3, [r7, #4]
 8002414:	685b      	ldr	r3, [r3, #4]
 8002416:	009b      	lsls	r3, r3, #2
 8002418:	429a      	cmp	r2, r3
 800241a:	d1eb      	bne.n	80023f4 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800241c:	4b25      	ldr	r3, [pc, #148]	@ (80024b4 <HAL_RCC_ClockConfig+0x1b8>)
 800241e:	681b      	ldr	r3, [r3, #0]
 8002420:	f003 0307 	and.w	r3, r3, #7
 8002424:	683a      	ldr	r2, [r7, #0]
 8002426:	429a      	cmp	r2, r3
 8002428:	d20c      	bcs.n	8002444 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800242a:	4b22      	ldr	r3, [pc, #136]	@ (80024b4 <HAL_RCC_ClockConfig+0x1b8>)
 800242c:	683a      	ldr	r2, [r7, #0]
 800242e:	b2d2      	uxtb	r2, r2
 8002430:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002432:	4b20      	ldr	r3, [pc, #128]	@ (80024b4 <HAL_RCC_ClockConfig+0x1b8>)
 8002434:	681b      	ldr	r3, [r3, #0]
 8002436:	f003 0307 	and.w	r3, r3, #7
 800243a:	683a      	ldr	r2, [r7, #0]
 800243c:	429a      	cmp	r2, r3
 800243e:	d001      	beq.n	8002444 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8002440:	2301      	movs	r3, #1
 8002442:	e032      	b.n	80024aa <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002444:	687b      	ldr	r3, [r7, #4]
 8002446:	681b      	ldr	r3, [r3, #0]
 8002448:	f003 0304 	and.w	r3, r3, #4
 800244c:	2b00      	cmp	r3, #0
 800244e:	d008      	beq.n	8002462 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002450:	4b19      	ldr	r3, [pc, #100]	@ (80024b8 <HAL_RCC_ClockConfig+0x1bc>)
 8002452:	689b      	ldr	r3, [r3, #8]
 8002454:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8002458:	687b      	ldr	r3, [r7, #4]
 800245a:	68db      	ldr	r3, [r3, #12]
 800245c:	4916      	ldr	r1, [pc, #88]	@ (80024b8 <HAL_RCC_ClockConfig+0x1bc>)
 800245e:	4313      	orrs	r3, r2
 8002460:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002462:	687b      	ldr	r3, [r7, #4]
 8002464:	681b      	ldr	r3, [r3, #0]
 8002466:	f003 0308 	and.w	r3, r3, #8
 800246a:	2b00      	cmp	r3, #0
 800246c:	d009      	beq.n	8002482 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800246e:	4b12      	ldr	r3, [pc, #72]	@ (80024b8 <HAL_RCC_ClockConfig+0x1bc>)
 8002470:	689b      	ldr	r3, [r3, #8]
 8002472:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8002476:	687b      	ldr	r3, [r7, #4]
 8002478:	691b      	ldr	r3, [r3, #16]
 800247a:	00db      	lsls	r3, r3, #3
 800247c:	490e      	ldr	r1, [pc, #56]	@ (80024b8 <HAL_RCC_ClockConfig+0x1bc>)
 800247e:	4313      	orrs	r3, r2
 8002480:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8002482:	f000 f821 	bl	80024c8 <HAL_RCC_GetSysClockFreq>
 8002486:	4602      	mov	r2, r0
 8002488:	4b0b      	ldr	r3, [pc, #44]	@ (80024b8 <HAL_RCC_ClockConfig+0x1bc>)
 800248a:	689b      	ldr	r3, [r3, #8]
 800248c:	091b      	lsrs	r3, r3, #4
 800248e:	f003 030f 	and.w	r3, r3, #15
 8002492:	490a      	ldr	r1, [pc, #40]	@ (80024bc <HAL_RCC_ClockConfig+0x1c0>)
 8002494:	5ccb      	ldrb	r3, [r1, r3]
 8002496:	fa22 f303 	lsr.w	r3, r2, r3
 800249a:	4a09      	ldr	r2, [pc, #36]	@ (80024c0 <HAL_RCC_ClockConfig+0x1c4>)
 800249c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 800249e:	4b09      	ldr	r3, [pc, #36]	@ (80024c4 <HAL_RCC_ClockConfig+0x1c8>)
 80024a0:	681b      	ldr	r3, [r3, #0]
 80024a2:	4618      	mov	r0, r3
 80024a4:	f7fe fd5e 	bl	8000f64 <HAL_InitTick>

  return HAL_OK;
 80024a8:	2300      	movs	r3, #0
}
 80024aa:	4618      	mov	r0, r3
 80024ac:	3710      	adds	r7, #16
 80024ae:	46bd      	mov	sp, r7
 80024b0:	bd80      	pop	{r7, pc}
 80024b2:	bf00      	nop
 80024b4:	40023c00 	.word	0x40023c00
 80024b8:	40023800 	.word	0x40023800
 80024bc:	08003cf8 	.word	0x08003cf8
 80024c0:	20000024 	.word	0x20000024
 80024c4:	20000028 	.word	0x20000028

080024c8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80024c8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80024cc:	b090      	sub	sp, #64	@ 0x40
 80024ce:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 80024d0:	2300      	movs	r3, #0
 80024d2:	637b      	str	r3, [r7, #52]	@ 0x34
  uint32_t pllvco = 0U;
 80024d4:	2300      	movs	r3, #0
 80024d6:	63fb      	str	r3, [r7, #60]	@ 0x3c
  uint32_t pllp = 0U;
 80024d8:	2300      	movs	r3, #0
 80024da:	633b      	str	r3, [r7, #48]	@ 0x30
  uint32_t sysclockfreq = 0U;
 80024dc:	2300      	movs	r3, #0
 80024de:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80024e0:	4b59      	ldr	r3, [pc, #356]	@ (8002648 <HAL_RCC_GetSysClockFreq+0x180>)
 80024e2:	689b      	ldr	r3, [r3, #8]
 80024e4:	f003 030c 	and.w	r3, r3, #12
 80024e8:	2b08      	cmp	r3, #8
 80024ea:	d00d      	beq.n	8002508 <HAL_RCC_GetSysClockFreq+0x40>
 80024ec:	2b08      	cmp	r3, #8
 80024ee:	f200 80a1 	bhi.w	8002634 <HAL_RCC_GetSysClockFreq+0x16c>
 80024f2:	2b00      	cmp	r3, #0
 80024f4:	d002      	beq.n	80024fc <HAL_RCC_GetSysClockFreq+0x34>
 80024f6:	2b04      	cmp	r3, #4
 80024f8:	d003      	beq.n	8002502 <HAL_RCC_GetSysClockFreq+0x3a>
 80024fa:	e09b      	b.n	8002634 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80024fc:	4b53      	ldr	r3, [pc, #332]	@ (800264c <HAL_RCC_GetSysClockFreq+0x184>)
 80024fe:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8002500:	e09b      	b.n	800263a <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8002502:	4b53      	ldr	r3, [pc, #332]	@ (8002650 <HAL_RCC_GetSysClockFreq+0x188>)
 8002504:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8002506:	e098      	b.n	800263a <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8002508:	4b4f      	ldr	r3, [pc, #316]	@ (8002648 <HAL_RCC_GetSysClockFreq+0x180>)
 800250a:	685b      	ldr	r3, [r3, #4]
 800250c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8002510:	637b      	str	r3, [r7, #52]	@ 0x34
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8002512:	4b4d      	ldr	r3, [pc, #308]	@ (8002648 <HAL_RCC_GetSysClockFreq+0x180>)
 8002514:	685b      	ldr	r3, [r3, #4]
 8002516:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800251a:	2b00      	cmp	r3, #0
 800251c:	d028      	beq.n	8002570 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800251e:	4b4a      	ldr	r3, [pc, #296]	@ (8002648 <HAL_RCC_GetSysClockFreq+0x180>)
 8002520:	685b      	ldr	r3, [r3, #4]
 8002522:	099b      	lsrs	r3, r3, #6
 8002524:	2200      	movs	r2, #0
 8002526:	623b      	str	r3, [r7, #32]
 8002528:	627a      	str	r2, [r7, #36]	@ 0x24
 800252a:	6a3b      	ldr	r3, [r7, #32]
 800252c:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8002530:	2100      	movs	r1, #0
 8002532:	4b47      	ldr	r3, [pc, #284]	@ (8002650 <HAL_RCC_GetSysClockFreq+0x188>)
 8002534:	fb03 f201 	mul.w	r2, r3, r1
 8002538:	2300      	movs	r3, #0
 800253a:	fb00 f303 	mul.w	r3, r0, r3
 800253e:	4413      	add	r3, r2
 8002540:	4a43      	ldr	r2, [pc, #268]	@ (8002650 <HAL_RCC_GetSysClockFreq+0x188>)
 8002542:	fba0 1202 	umull	r1, r2, r0, r2
 8002546:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8002548:	460a      	mov	r2, r1
 800254a:	62ba      	str	r2, [r7, #40]	@ 0x28
 800254c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800254e:	4413      	add	r3, r2
 8002550:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8002552:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002554:	2200      	movs	r2, #0
 8002556:	61bb      	str	r3, [r7, #24]
 8002558:	61fa      	str	r2, [r7, #28]
 800255a:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800255e:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 8002562:	f7fd fe85 	bl	8000270 <__aeabi_uldivmod>
 8002566:	4602      	mov	r2, r0
 8002568:	460b      	mov	r3, r1
 800256a:	4613      	mov	r3, r2
 800256c:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800256e:	e053      	b.n	8002618 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002570:	4b35      	ldr	r3, [pc, #212]	@ (8002648 <HAL_RCC_GetSysClockFreq+0x180>)
 8002572:	685b      	ldr	r3, [r3, #4]
 8002574:	099b      	lsrs	r3, r3, #6
 8002576:	2200      	movs	r2, #0
 8002578:	613b      	str	r3, [r7, #16]
 800257a:	617a      	str	r2, [r7, #20]
 800257c:	693b      	ldr	r3, [r7, #16]
 800257e:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 8002582:	f04f 0b00 	mov.w	fp, #0
 8002586:	4652      	mov	r2, sl
 8002588:	465b      	mov	r3, fp
 800258a:	f04f 0000 	mov.w	r0, #0
 800258e:	f04f 0100 	mov.w	r1, #0
 8002592:	0159      	lsls	r1, r3, #5
 8002594:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002598:	0150      	lsls	r0, r2, #5
 800259a:	4602      	mov	r2, r0
 800259c:	460b      	mov	r3, r1
 800259e:	ebb2 080a 	subs.w	r8, r2, sl
 80025a2:	eb63 090b 	sbc.w	r9, r3, fp
 80025a6:	f04f 0200 	mov.w	r2, #0
 80025aa:	f04f 0300 	mov.w	r3, #0
 80025ae:	ea4f 1389 	mov.w	r3, r9, lsl #6
 80025b2:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 80025b6:	ea4f 1288 	mov.w	r2, r8, lsl #6
 80025ba:	ebb2 0408 	subs.w	r4, r2, r8
 80025be:	eb63 0509 	sbc.w	r5, r3, r9
 80025c2:	f04f 0200 	mov.w	r2, #0
 80025c6:	f04f 0300 	mov.w	r3, #0
 80025ca:	00eb      	lsls	r3, r5, #3
 80025cc:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80025d0:	00e2      	lsls	r2, r4, #3
 80025d2:	4614      	mov	r4, r2
 80025d4:	461d      	mov	r5, r3
 80025d6:	eb14 030a 	adds.w	r3, r4, sl
 80025da:	603b      	str	r3, [r7, #0]
 80025dc:	eb45 030b 	adc.w	r3, r5, fp
 80025e0:	607b      	str	r3, [r7, #4]
 80025e2:	f04f 0200 	mov.w	r2, #0
 80025e6:	f04f 0300 	mov.w	r3, #0
 80025ea:	e9d7 4500 	ldrd	r4, r5, [r7]
 80025ee:	4629      	mov	r1, r5
 80025f0:	028b      	lsls	r3, r1, #10
 80025f2:	4621      	mov	r1, r4
 80025f4:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80025f8:	4621      	mov	r1, r4
 80025fa:	028a      	lsls	r2, r1, #10
 80025fc:	4610      	mov	r0, r2
 80025fe:	4619      	mov	r1, r3
 8002600:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002602:	2200      	movs	r2, #0
 8002604:	60bb      	str	r3, [r7, #8]
 8002606:	60fa      	str	r2, [r7, #12]
 8002608:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800260c:	f7fd fe30 	bl	8000270 <__aeabi_uldivmod>
 8002610:	4602      	mov	r2, r0
 8002612:	460b      	mov	r3, r1
 8002614:	4613      	mov	r3, r2
 8002616:	63fb      	str	r3, [r7, #60]	@ 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8002618:	4b0b      	ldr	r3, [pc, #44]	@ (8002648 <HAL_RCC_GetSysClockFreq+0x180>)
 800261a:	685b      	ldr	r3, [r3, #4]
 800261c:	0c1b      	lsrs	r3, r3, #16
 800261e:	f003 0303 	and.w	r3, r3, #3
 8002622:	3301      	adds	r3, #1
 8002624:	005b      	lsls	r3, r3, #1
 8002626:	633b      	str	r3, [r7, #48]	@ 0x30

      sysclockfreq = pllvco / pllp;
 8002628:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800262a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800262c:	fbb2 f3f3 	udiv	r3, r2, r3
 8002630:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8002632:	e002      	b.n	800263a <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8002634:	4b05      	ldr	r3, [pc, #20]	@ (800264c <HAL_RCC_GetSysClockFreq+0x184>)
 8002636:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8002638:	bf00      	nop
    }
  }
  return sysclockfreq;
 800263a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
}
 800263c:	4618      	mov	r0, r3
 800263e:	3740      	adds	r7, #64	@ 0x40
 8002640:	46bd      	mov	sp, r7
 8002642:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8002646:	bf00      	nop
 8002648:	40023800 	.word	0x40023800
 800264c:	00f42400 	.word	0x00f42400
 8002650:	017d7840 	.word	0x017d7840

08002654 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8002654:	b580      	push	{r7, lr}
 8002656:	b082      	sub	sp, #8
 8002658:	af00      	add	r7, sp, #0
 800265a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800265c:	687b      	ldr	r3, [r7, #4]
 800265e:	2b00      	cmp	r3, #0
 8002660:	d101      	bne.n	8002666 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8002662:	2301      	movs	r3, #1
 8002664:	e041      	b.n	80026ea <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002666:	687b      	ldr	r3, [r7, #4]
 8002668:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800266c:	b2db      	uxtb	r3, r3
 800266e:	2b00      	cmp	r3, #0
 8002670:	d106      	bne.n	8002680 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002672:	687b      	ldr	r3, [r7, #4]
 8002674:	2200      	movs	r2, #0
 8002676:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800267a:	6878      	ldr	r0, [r7, #4]
 800267c:	f7fe fae0 	bl	8000c40 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002680:	687b      	ldr	r3, [r7, #4]
 8002682:	2202      	movs	r2, #2
 8002684:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002688:	687b      	ldr	r3, [r7, #4]
 800268a:	681a      	ldr	r2, [r3, #0]
 800268c:	687b      	ldr	r3, [r7, #4]
 800268e:	3304      	adds	r3, #4
 8002690:	4619      	mov	r1, r3
 8002692:	4610      	mov	r0, r2
 8002694:	f000 f95e 	bl	8002954 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002698:	687b      	ldr	r3, [r7, #4]
 800269a:	2201      	movs	r2, #1
 800269c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80026a0:	687b      	ldr	r3, [r7, #4]
 80026a2:	2201      	movs	r2, #1
 80026a4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80026a8:	687b      	ldr	r3, [r7, #4]
 80026aa:	2201      	movs	r2, #1
 80026ac:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80026b0:	687b      	ldr	r3, [r7, #4]
 80026b2:	2201      	movs	r2, #1
 80026b4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80026b8:	687b      	ldr	r3, [r7, #4]
 80026ba:	2201      	movs	r2, #1
 80026bc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80026c0:	687b      	ldr	r3, [r7, #4]
 80026c2:	2201      	movs	r2, #1
 80026c4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80026c8:	687b      	ldr	r3, [r7, #4]
 80026ca:	2201      	movs	r2, #1
 80026cc:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80026d0:	687b      	ldr	r3, [r7, #4]
 80026d2:	2201      	movs	r2, #1
 80026d4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80026d8:	687b      	ldr	r3, [r7, #4]
 80026da:	2201      	movs	r2, #1
 80026dc:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80026e0:	687b      	ldr	r3, [r7, #4]
 80026e2:	2201      	movs	r2, #1
 80026e4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80026e8:	2300      	movs	r3, #0
}
 80026ea:	4618      	mov	r0, r3
 80026ec:	3708      	adds	r7, #8
 80026ee:	46bd      	mov	sp, r7
 80026f0:	bd80      	pop	{r7, pc}
	...

080026f4 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 80026f4:	b480      	push	{r7}
 80026f6:	b085      	sub	sp, #20
 80026f8:	af00      	add	r7, sp, #0
 80026fa:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80026fc:	687b      	ldr	r3, [r7, #4]
 80026fe:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002702:	b2db      	uxtb	r3, r3
 8002704:	2b01      	cmp	r3, #1
 8002706:	d001      	beq.n	800270c <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8002708:	2301      	movs	r3, #1
 800270a:	e046      	b.n	800279a <HAL_TIM_Base_Start+0xa6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800270c:	687b      	ldr	r3, [r7, #4]
 800270e:	2202      	movs	r2, #2
 8002710:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002714:	687b      	ldr	r3, [r7, #4]
 8002716:	681b      	ldr	r3, [r3, #0]
 8002718:	4a23      	ldr	r2, [pc, #140]	@ (80027a8 <HAL_TIM_Base_Start+0xb4>)
 800271a:	4293      	cmp	r3, r2
 800271c:	d022      	beq.n	8002764 <HAL_TIM_Base_Start+0x70>
 800271e:	687b      	ldr	r3, [r7, #4]
 8002720:	681b      	ldr	r3, [r3, #0]
 8002722:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002726:	d01d      	beq.n	8002764 <HAL_TIM_Base_Start+0x70>
 8002728:	687b      	ldr	r3, [r7, #4]
 800272a:	681b      	ldr	r3, [r3, #0]
 800272c:	4a1f      	ldr	r2, [pc, #124]	@ (80027ac <HAL_TIM_Base_Start+0xb8>)
 800272e:	4293      	cmp	r3, r2
 8002730:	d018      	beq.n	8002764 <HAL_TIM_Base_Start+0x70>
 8002732:	687b      	ldr	r3, [r7, #4]
 8002734:	681b      	ldr	r3, [r3, #0]
 8002736:	4a1e      	ldr	r2, [pc, #120]	@ (80027b0 <HAL_TIM_Base_Start+0xbc>)
 8002738:	4293      	cmp	r3, r2
 800273a:	d013      	beq.n	8002764 <HAL_TIM_Base_Start+0x70>
 800273c:	687b      	ldr	r3, [r7, #4]
 800273e:	681b      	ldr	r3, [r3, #0]
 8002740:	4a1c      	ldr	r2, [pc, #112]	@ (80027b4 <HAL_TIM_Base_Start+0xc0>)
 8002742:	4293      	cmp	r3, r2
 8002744:	d00e      	beq.n	8002764 <HAL_TIM_Base_Start+0x70>
 8002746:	687b      	ldr	r3, [r7, #4]
 8002748:	681b      	ldr	r3, [r3, #0]
 800274a:	4a1b      	ldr	r2, [pc, #108]	@ (80027b8 <HAL_TIM_Base_Start+0xc4>)
 800274c:	4293      	cmp	r3, r2
 800274e:	d009      	beq.n	8002764 <HAL_TIM_Base_Start+0x70>
 8002750:	687b      	ldr	r3, [r7, #4]
 8002752:	681b      	ldr	r3, [r3, #0]
 8002754:	4a19      	ldr	r2, [pc, #100]	@ (80027bc <HAL_TIM_Base_Start+0xc8>)
 8002756:	4293      	cmp	r3, r2
 8002758:	d004      	beq.n	8002764 <HAL_TIM_Base_Start+0x70>
 800275a:	687b      	ldr	r3, [r7, #4]
 800275c:	681b      	ldr	r3, [r3, #0]
 800275e:	4a18      	ldr	r2, [pc, #96]	@ (80027c0 <HAL_TIM_Base_Start+0xcc>)
 8002760:	4293      	cmp	r3, r2
 8002762:	d111      	bne.n	8002788 <HAL_TIM_Base_Start+0x94>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002764:	687b      	ldr	r3, [r7, #4]
 8002766:	681b      	ldr	r3, [r3, #0]
 8002768:	689b      	ldr	r3, [r3, #8]
 800276a:	f003 0307 	and.w	r3, r3, #7
 800276e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002770:	68fb      	ldr	r3, [r7, #12]
 8002772:	2b06      	cmp	r3, #6
 8002774:	d010      	beq.n	8002798 <HAL_TIM_Base_Start+0xa4>
    {
      __HAL_TIM_ENABLE(htim);
 8002776:	687b      	ldr	r3, [r7, #4]
 8002778:	681b      	ldr	r3, [r3, #0]
 800277a:	681a      	ldr	r2, [r3, #0]
 800277c:	687b      	ldr	r3, [r7, #4]
 800277e:	681b      	ldr	r3, [r3, #0]
 8002780:	f042 0201 	orr.w	r2, r2, #1
 8002784:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002786:	e007      	b.n	8002798 <HAL_TIM_Base_Start+0xa4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8002788:	687b      	ldr	r3, [r7, #4]
 800278a:	681b      	ldr	r3, [r3, #0]
 800278c:	681a      	ldr	r2, [r3, #0]
 800278e:	687b      	ldr	r3, [r7, #4]
 8002790:	681b      	ldr	r3, [r3, #0]
 8002792:	f042 0201 	orr.w	r2, r2, #1
 8002796:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8002798:	2300      	movs	r3, #0
}
 800279a:	4618      	mov	r0, r3
 800279c:	3714      	adds	r7, #20
 800279e:	46bd      	mov	sp, r7
 80027a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027a4:	4770      	bx	lr
 80027a6:	bf00      	nop
 80027a8:	40010000 	.word	0x40010000
 80027ac:	40000400 	.word	0x40000400
 80027b0:	40000800 	.word	0x40000800
 80027b4:	40000c00 	.word	0x40000c00
 80027b8:	40010400 	.word	0x40010400
 80027bc:	40014000 	.word	0x40014000
 80027c0:	40001800 	.word	0x40001800

080027c4 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80027c4:	b580      	push	{r7, lr}
 80027c6:	b084      	sub	sp, #16
 80027c8:	af00      	add	r7, sp, #0
 80027ca:	6078      	str	r0, [r7, #4]
 80027cc:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80027ce:	2300      	movs	r3, #0
 80027d0:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80027d2:	687b      	ldr	r3, [r7, #4]
 80027d4:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80027d8:	2b01      	cmp	r3, #1
 80027da:	d101      	bne.n	80027e0 <HAL_TIM_ConfigClockSource+0x1c>
 80027dc:	2302      	movs	r3, #2
 80027de:	e0b4      	b.n	800294a <HAL_TIM_ConfigClockSource+0x186>
 80027e0:	687b      	ldr	r3, [r7, #4]
 80027e2:	2201      	movs	r2, #1
 80027e4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80027e8:	687b      	ldr	r3, [r7, #4]
 80027ea:	2202      	movs	r2, #2
 80027ec:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80027f0:	687b      	ldr	r3, [r7, #4]
 80027f2:	681b      	ldr	r3, [r3, #0]
 80027f4:	689b      	ldr	r3, [r3, #8]
 80027f6:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80027f8:	68bb      	ldr	r3, [r7, #8]
 80027fa:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 80027fe:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002800:	68bb      	ldr	r3, [r7, #8]
 8002802:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8002806:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8002808:	687b      	ldr	r3, [r7, #4]
 800280a:	681b      	ldr	r3, [r3, #0]
 800280c:	68ba      	ldr	r2, [r7, #8]
 800280e:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8002810:	683b      	ldr	r3, [r7, #0]
 8002812:	681b      	ldr	r3, [r3, #0]
 8002814:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8002818:	d03e      	beq.n	8002898 <HAL_TIM_ConfigClockSource+0xd4>
 800281a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800281e:	f200 8087 	bhi.w	8002930 <HAL_TIM_ConfigClockSource+0x16c>
 8002822:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002826:	f000 8086 	beq.w	8002936 <HAL_TIM_ConfigClockSource+0x172>
 800282a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800282e:	d87f      	bhi.n	8002930 <HAL_TIM_ConfigClockSource+0x16c>
 8002830:	2b70      	cmp	r3, #112	@ 0x70
 8002832:	d01a      	beq.n	800286a <HAL_TIM_ConfigClockSource+0xa6>
 8002834:	2b70      	cmp	r3, #112	@ 0x70
 8002836:	d87b      	bhi.n	8002930 <HAL_TIM_ConfigClockSource+0x16c>
 8002838:	2b60      	cmp	r3, #96	@ 0x60
 800283a:	d050      	beq.n	80028de <HAL_TIM_ConfigClockSource+0x11a>
 800283c:	2b60      	cmp	r3, #96	@ 0x60
 800283e:	d877      	bhi.n	8002930 <HAL_TIM_ConfigClockSource+0x16c>
 8002840:	2b50      	cmp	r3, #80	@ 0x50
 8002842:	d03c      	beq.n	80028be <HAL_TIM_ConfigClockSource+0xfa>
 8002844:	2b50      	cmp	r3, #80	@ 0x50
 8002846:	d873      	bhi.n	8002930 <HAL_TIM_ConfigClockSource+0x16c>
 8002848:	2b40      	cmp	r3, #64	@ 0x40
 800284a:	d058      	beq.n	80028fe <HAL_TIM_ConfigClockSource+0x13a>
 800284c:	2b40      	cmp	r3, #64	@ 0x40
 800284e:	d86f      	bhi.n	8002930 <HAL_TIM_ConfigClockSource+0x16c>
 8002850:	2b30      	cmp	r3, #48	@ 0x30
 8002852:	d064      	beq.n	800291e <HAL_TIM_ConfigClockSource+0x15a>
 8002854:	2b30      	cmp	r3, #48	@ 0x30
 8002856:	d86b      	bhi.n	8002930 <HAL_TIM_ConfigClockSource+0x16c>
 8002858:	2b20      	cmp	r3, #32
 800285a:	d060      	beq.n	800291e <HAL_TIM_ConfigClockSource+0x15a>
 800285c:	2b20      	cmp	r3, #32
 800285e:	d867      	bhi.n	8002930 <HAL_TIM_ConfigClockSource+0x16c>
 8002860:	2b00      	cmp	r3, #0
 8002862:	d05c      	beq.n	800291e <HAL_TIM_ConfigClockSource+0x15a>
 8002864:	2b10      	cmp	r3, #16
 8002866:	d05a      	beq.n	800291e <HAL_TIM_ConfigClockSource+0x15a>
 8002868:	e062      	b.n	8002930 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800286a:	687b      	ldr	r3, [r7, #4]
 800286c:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800286e:	683b      	ldr	r3, [r7, #0]
 8002870:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8002872:	683b      	ldr	r3, [r7, #0]
 8002874:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8002876:	683b      	ldr	r3, [r7, #0]
 8002878:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800287a:	f000 f98b 	bl	8002b94 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800287e:	687b      	ldr	r3, [r7, #4]
 8002880:	681b      	ldr	r3, [r3, #0]
 8002882:	689b      	ldr	r3, [r3, #8]
 8002884:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8002886:	68bb      	ldr	r3, [r7, #8]
 8002888:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 800288c:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800288e:	687b      	ldr	r3, [r7, #4]
 8002890:	681b      	ldr	r3, [r3, #0]
 8002892:	68ba      	ldr	r2, [r7, #8]
 8002894:	609a      	str	r2, [r3, #8]
      break;
 8002896:	e04f      	b.n	8002938 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8002898:	687b      	ldr	r3, [r7, #4]
 800289a:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800289c:	683b      	ldr	r3, [r7, #0]
 800289e:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80028a0:	683b      	ldr	r3, [r7, #0]
 80028a2:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80028a4:	683b      	ldr	r3, [r7, #0]
 80028a6:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80028a8:	f000 f974 	bl	8002b94 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80028ac:	687b      	ldr	r3, [r7, #4]
 80028ae:	681b      	ldr	r3, [r3, #0]
 80028b0:	689a      	ldr	r2, [r3, #8]
 80028b2:	687b      	ldr	r3, [r7, #4]
 80028b4:	681b      	ldr	r3, [r3, #0]
 80028b6:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80028ba:	609a      	str	r2, [r3, #8]
      break;
 80028bc:	e03c      	b.n	8002938 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80028be:	687b      	ldr	r3, [r7, #4]
 80028c0:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80028c2:	683b      	ldr	r3, [r7, #0]
 80028c4:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80028c6:	683b      	ldr	r3, [r7, #0]
 80028c8:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80028ca:	461a      	mov	r2, r3
 80028cc:	f000 f8e8 	bl	8002aa0 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80028d0:	687b      	ldr	r3, [r7, #4]
 80028d2:	681b      	ldr	r3, [r3, #0]
 80028d4:	2150      	movs	r1, #80	@ 0x50
 80028d6:	4618      	mov	r0, r3
 80028d8:	f000 f941 	bl	8002b5e <TIM_ITRx_SetConfig>
      break;
 80028dc:	e02c      	b.n	8002938 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80028de:	687b      	ldr	r3, [r7, #4]
 80028e0:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80028e2:	683b      	ldr	r3, [r7, #0]
 80028e4:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80028e6:	683b      	ldr	r3, [r7, #0]
 80028e8:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 80028ea:	461a      	mov	r2, r3
 80028ec:	f000 f907 	bl	8002afe <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80028f0:	687b      	ldr	r3, [r7, #4]
 80028f2:	681b      	ldr	r3, [r3, #0]
 80028f4:	2160      	movs	r1, #96	@ 0x60
 80028f6:	4618      	mov	r0, r3
 80028f8:	f000 f931 	bl	8002b5e <TIM_ITRx_SetConfig>
      break;
 80028fc:	e01c      	b.n	8002938 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80028fe:	687b      	ldr	r3, [r7, #4]
 8002900:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8002902:	683b      	ldr	r3, [r7, #0]
 8002904:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8002906:	683b      	ldr	r3, [r7, #0]
 8002908:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800290a:	461a      	mov	r2, r3
 800290c:	f000 f8c8 	bl	8002aa0 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8002910:	687b      	ldr	r3, [r7, #4]
 8002912:	681b      	ldr	r3, [r3, #0]
 8002914:	2140      	movs	r1, #64	@ 0x40
 8002916:	4618      	mov	r0, r3
 8002918:	f000 f921 	bl	8002b5e <TIM_ITRx_SetConfig>
      break;
 800291c:	e00c      	b.n	8002938 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800291e:	687b      	ldr	r3, [r7, #4]
 8002920:	681a      	ldr	r2, [r3, #0]
 8002922:	683b      	ldr	r3, [r7, #0]
 8002924:	681b      	ldr	r3, [r3, #0]
 8002926:	4619      	mov	r1, r3
 8002928:	4610      	mov	r0, r2
 800292a:	f000 f918 	bl	8002b5e <TIM_ITRx_SetConfig>
      break;
 800292e:	e003      	b.n	8002938 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8002930:	2301      	movs	r3, #1
 8002932:	73fb      	strb	r3, [r7, #15]
      break;
 8002934:	e000      	b.n	8002938 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8002936:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8002938:	687b      	ldr	r3, [r7, #4]
 800293a:	2201      	movs	r2, #1
 800293c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8002940:	687b      	ldr	r3, [r7, #4]
 8002942:	2200      	movs	r2, #0
 8002944:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8002948:	7bfb      	ldrb	r3, [r7, #15]
}
 800294a:	4618      	mov	r0, r3
 800294c:	3710      	adds	r7, #16
 800294e:	46bd      	mov	sp, r7
 8002950:	bd80      	pop	{r7, pc}
	...

08002954 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8002954:	b480      	push	{r7}
 8002956:	b085      	sub	sp, #20
 8002958:	af00      	add	r7, sp, #0
 800295a:	6078      	str	r0, [r7, #4]
 800295c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800295e:	687b      	ldr	r3, [r7, #4]
 8002960:	681b      	ldr	r3, [r3, #0]
 8002962:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002964:	687b      	ldr	r3, [r7, #4]
 8002966:	4a43      	ldr	r2, [pc, #268]	@ (8002a74 <TIM_Base_SetConfig+0x120>)
 8002968:	4293      	cmp	r3, r2
 800296a:	d013      	beq.n	8002994 <TIM_Base_SetConfig+0x40>
 800296c:	687b      	ldr	r3, [r7, #4]
 800296e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002972:	d00f      	beq.n	8002994 <TIM_Base_SetConfig+0x40>
 8002974:	687b      	ldr	r3, [r7, #4]
 8002976:	4a40      	ldr	r2, [pc, #256]	@ (8002a78 <TIM_Base_SetConfig+0x124>)
 8002978:	4293      	cmp	r3, r2
 800297a:	d00b      	beq.n	8002994 <TIM_Base_SetConfig+0x40>
 800297c:	687b      	ldr	r3, [r7, #4]
 800297e:	4a3f      	ldr	r2, [pc, #252]	@ (8002a7c <TIM_Base_SetConfig+0x128>)
 8002980:	4293      	cmp	r3, r2
 8002982:	d007      	beq.n	8002994 <TIM_Base_SetConfig+0x40>
 8002984:	687b      	ldr	r3, [r7, #4]
 8002986:	4a3e      	ldr	r2, [pc, #248]	@ (8002a80 <TIM_Base_SetConfig+0x12c>)
 8002988:	4293      	cmp	r3, r2
 800298a:	d003      	beq.n	8002994 <TIM_Base_SetConfig+0x40>
 800298c:	687b      	ldr	r3, [r7, #4]
 800298e:	4a3d      	ldr	r2, [pc, #244]	@ (8002a84 <TIM_Base_SetConfig+0x130>)
 8002990:	4293      	cmp	r3, r2
 8002992:	d108      	bne.n	80029a6 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8002994:	68fb      	ldr	r3, [r7, #12]
 8002996:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800299a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800299c:	683b      	ldr	r3, [r7, #0]
 800299e:	685b      	ldr	r3, [r3, #4]
 80029a0:	68fa      	ldr	r2, [r7, #12]
 80029a2:	4313      	orrs	r3, r2
 80029a4:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80029a6:	687b      	ldr	r3, [r7, #4]
 80029a8:	4a32      	ldr	r2, [pc, #200]	@ (8002a74 <TIM_Base_SetConfig+0x120>)
 80029aa:	4293      	cmp	r3, r2
 80029ac:	d02b      	beq.n	8002a06 <TIM_Base_SetConfig+0xb2>
 80029ae:	687b      	ldr	r3, [r7, #4]
 80029b0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80029b4:	d027      	beq.n	8002a06 <TIM_Base_SetConfig+0xb2>
 80029b6:	687b      	ldr	r3, [r7, #4]
 80029b8:	4a2f      	ldr	r2, [pc, #188]	@ (8002a78 <TIM_Base_SetConfig+0x124>)
 80029ba:	4293      	cmp	r3, r2
 80029bc:	d023      	beq.n	8002a06 <TIM_Base_SetConfig+0xb2>
 80029be:	687b      	ldr	r3, [r7, #4]
 80029c0:	4a2e      	ldr	r2, [pc, #184]	@ (8002a7c <TIM_Base_SetConfig+0x128>)
 80029c2:	4293      	cmp	r3, r2
 80029c4:	d01f      	beq.n	8002a06 <TIM_Base_SetConfig+0xb2>
 80029c6:	687b      	ldr	r3, [r7, #4]
 80029c8:	4a2d      	ldr	r2, [pc, #180]	@ (8002a80 <TIM_Base_SetConfig+0x12c>)
 80029ca:	4293      	cmp	r3, r2
 80029cc:	d01b      	beq.n	8002a06 <TIM_Base_SetConfig+0xb2>
 80029ce:	687b      	ldr	r3, [r7, #4]
 80029d0:	4a2c      	ldr	r2, [pc, #176]	@ (8002a84 <TIM_Base_SetConfig+0x130>)
 80029d2:	4293      	cmp	r3, r2
 80029d4:	d017      	beq.n	8002a06 <TIM_Base_SetConfig+0xb2>
 80029d6:	687b      	ldr	r3, [r7, #4]
 80029d8:	4a2b      	ldr	r2, [pc, #172]	@ (8002a88 <TIM_Base_SetConfig+0x134>)
 80029da:	4293      	cmp	r3, r2
 80029dc:	d013      	beq.n	8002a06 <TIM_Base_SetConfig+0xb2>
 80029de:	687b      	ldr	r3, [r7, #4]
 80029e0:	4a2a      	ldr	r2, [pc, #168]	@ (8002a8c <TIM_Base_SetConfig+0x138>)
 80029e2:	4293      	cmp	r3, r2
 80029e4:	d00f      	beq.n	8002a06 <TIM_Base_SetConfig+0xb2>
 80029e6:	687b      	ldr	r3, [r7, #4]
 80029e8:	4a29      	ldr	r2, [pc, #164]	@ (8002a90 <TIM_Base_SetConfig+0x13c>)
 80029ea:	4293      	cmp	r3, r2
 80029ec:	d00b      	beq.n	8002a06 <TIM_Base_SetConfig+0xb2>
 80029ee:	687b      	ldr	r3, [r7, #4]
 80029f0:	4a28      	ldr	r2, [pc, #160]	@ (8002a94 <TIM_Base_SetConfig+0x140>)
 80029f2:	4293      	cmp	r3, r2
 80029f4:	d007      	beq.n	8002a06 <TIM_Base_SetConfig+0xb2>
 80029f6:	687b      	ldr	r3, [r7, #4]
 80029f8:	4a27      	ldr	r2, [pc, #156]	@ (8002a98 <TIM_Base_SetConfig+0x144>)
 80029fa:	4293      	cmp	r3, r2
 80029fc:	d003      	beq.n	8002a06 <TIM_Base_SetConfig+0xb2>
 80029fe:	687b      	ldr	r3, [r7, #4]
 8002a00:	4a26      	ldr	r2, [pc, #152]	@ (8002a9c <TIM_Base_SetConfig+0x148>)
 8002a02:	4293      	cmp	r3, r2
 8002a04:	d108      	bne.n	8002a18 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8002a06:	68fb      	ldr	r3, [r7, #12]
 8002a08:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8002a0c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8002a0e:	683b      	ldr	r3, [r7, #0]
 8002a10:	68db      	ldr	r3, [r3, #12]
 8002a12:	68fa      	ldr	r2, [r7, #12]
 8002a14:	4313      	orrs	r3, r2
 8002a16:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002a18:	68fb      	ldr	r3, [r7, #12]
 8002a1a:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8002a1e:	683b      	ldr	r3, [r7, #0]
 8002a20:	695b      	ldr	r3, [r3, #20]
 8002a22:	4313      	orrs	r3, r2
 8002a24:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002a26:	683b      	ldr	r3, [r7, #0]
 8002a28:	689a      	ldr	r2, [r3, #8]
 8002a2a:	687b      	ldr	r3, [r7, #4]
 8002a2c:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8002a2e:	683b      	ldr	r3, [r7, #0]
 8002a30:	681a      	ldr	r2, [r3, #0]
 8002a32:	687b      	ldr	r3, [r7, #4]
 8002a34:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8002a36:	687b      	ldr	r3, [r7, #4]
 8002a38:	4a0e      	ldr	r2, [pc, #56]	@ (8002a74 <TIM_Base_SetConfig+0x120>)
 8002a3a:	4293      	cmp	r3, r2
 8002a3c:	d003      	beq.n	8002a46 <TIM_Base_SetConfig+0xf2>
 8002a3e:	687b      	ldr	r3, [r7, #4]
 8002a40:	4a10      	ldr	r2, [pc, #64]	@ (8002a84 <TIM_Base_SetConfig+0x130>)
 8002a42:	4293      	cmp	r3, r2
 8002a44:	d103      	bne.n	8002a4e <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8002a46:	683b      	ldr	r3, [r7, #0]
 8002a48:	691a      	ldr	r2, [r3, #16]
 8002a4a:	687b      	ldr	r3, [r7, #4]
 8002a4c:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 8002a4e:	687b      	ldr	r3, [r7, #4]
 8002a50:	681b      	ldr	r3, [r3, #0]
 8002a52:	f043 0204 	orr.w	r2, r3, #4
 8002a56:	687b      	ldr	r3, [r7, #4]
 8002a58:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8002a5a:	687b      	ldr	r3, [r7, #4]
 8002a5c:	2201      	movs	r2, #1
 8002a5e:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 8002a60:	687b      	ldr	r3, [r7, #4]
 8002a62:	68fa      	ldr	r2, [r7, #12]
 8002a64:	601a      	str	r2, [r3, #0]
}
 8002a66:	bf00      	nop
 8002a68:	3714      	adds	r7, #20
 8002a6a:	46bd      	mov	sp, r7
 8002a6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a70:	4770      	bx	lr
 8002a72:	bf00      	nop
 8002a74:	40010000 	.word	0x40010000
 8002a78:	40000400 	.word	0x40000400
 8002a7c:	40000800 	.word	0x40000800
 8002a80:	40000c00 	.word	0x40000c00
 8002a84:	40010400 	.word	0x40010400
 8002a88:	40014000 	.word	0x40014000
 8002a8c:	40014400 	.word	0x40014400
 8002a90:	40014800 	.word	0x40014800
 8002a94:	40001800 	.word	0x40001800
 8002a98:	40001c00 	.word	0x40001c00
 8002a9c:	40002000 	.word	0x40002000

08002aa0 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8002aa0:	b480      	push	{r7}
 8002aa2:	b087      	sub	sp, #28
 8002aa4:	af00      	add	r7, sp, #0
 8002aa6:	60f8      	str	r0, [r7, #12]
 8002aa8:	60b9      	str	r1, [r7, #8]
 8002aaa:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8002aac:	68fb      	ldr	r3, [r7, #12]
 8002aae:	6a1b      	ldr	r3, [r3, #32]
 8002ab0:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8002ab2:	68fb      	ldr	r3, [r7, #12]
 8002ab4:	6a1b      	ldr	r3, [r3, #32]
 8002ab6:	f023 0201 	bic.w	r2, r3, #1
 8002aba:	68fb      	ldr	r3, [r7, #12]
 8002abc:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002abe:	68fb      	ldr	r3, [r7, #12]
 8002ac0:	699b      	ldr	r3, [r3, #24]
 8002ac2:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8002ac4:	693b      	ldr	r3, [r7, #16]
 8002ac6:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8002aca:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8002acc:	687b      	ldr	r3, [r7, #4]
 8002ace:	011b      	lsls	r3, r3, #4
 8002ad0:	693a      	ldr	r2, [r7, #16]
 8002ad2:	4313      	orrs	r3, r2
 8002ad4:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8002ad6:	697b      	ldr	r3, [r7, #20]
 8002ad8:	f023 030a 	bic.w	r3, r3, #10
 8002adc:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8002ade:	697a      	ldr	r2, [r7, #20]
 8002ae0:	68bb      	ldr	r3, [r7, #8]
 8002ae2:	4313      	orrs	r3, r2
 8002ae4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8002ae6:	68fb      	ldr	r3, [r7, #12]
 8002ae8:	693a      	ldr	r2, [r7, #16]
 8002aea:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8002aec:	68fb      	ldr	r3, [r7, #12]
 8002aee:	697a      	ldr	r2, [r7, #20]
 8002af0:	621a      	str	r2, [r3, #32]
}
 8002af2:	bf00      	nop
 8002af4:	371c      	adds	r7, #28
 8002af6:	46bd      	mov	sp, r7
 8002af8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002afc:	4770      	bx	lr

08002afe <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8002afe:	b480      	push	{r7}
 8002b00:	b087      	sub	sp, #28
 8002b02:	af00      	add	r7, sp, #0
 8002b04:	60f8      	str	r0, [r7, #12]
 8002b06:	60b9      	str	r1, [r7, #8]
 8002b08:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8002b0a:	68fb      	ldr	r3, [r7, #12]
 8002b0c:	6a1b      	ldr	r3, [r3, #32]
 8002b0e:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8002b10:	68fb      	ldr	r3, [r7, #12]
 8002b12:	6a1b      	ldr	r3, [r3, #32]
 8002b14:	f023 0210 	bic.w	r2, r3, #16
 8002b18:	68fb      	ldr	r3, [r7, #12]
 8002b1a:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002b1c:	68fb      	ldr	r3, [r7, #12]
 8002b1e:	699b      	ldr	r3, [r3, #24]
 8002b20:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8002b22:	693b      	ldr	r3, [r7, #16]
 8002b24:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8002b28:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8002b2a:	687b      	ldr	r3, [r7, #4]
 8002b2c:	031b      	lsls	r3, r3, #12
 8002b2e:	693a      	ldr	r2, [r7, #16]
 8002b30:	4313      	orrs	r3, r2
 8002b32:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8002b34:	697b      	ldr	r3, [r7, #20]
 8002b36:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8002b3a:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8002b3c:	68bb      	ldr	r3, [r7, #8]
 8002b3e:	011b      	lsls	r3, r3, #4
 8002b40:	697a      	ldr	r2, [r7, #20]
 8002b42:	4313      	orrs	r3, r2
 8002b44:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8002b46:	68fb      	ldr	r3, [r7, #12]
 8002b48:	693a      	ldr	r2, [r7, #16]
 8002b4a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8002b4c:	68fb      	ldr	r3, [r7, #12]
 8002b4e:	697a      	ldr	r2, [r7, #20]
 8002b50:	621a      	str	r2, [r3, #32]
}
 8002b52:	bf00      	nop
 8002b54:	371c      	adds	r7, #28
 8002b56:	46bd      	mov	sp, r7
 8002b58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b5c:	4770      	bx	lr

08002b5e <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8002b5e:	b480      	push	{r7}
 8002b60:	b085      	sub	sp, #20
 8002b62:	af00      	add	r7, sp, #0
 8002b64:	6078      	str	r0, [r7, #4]
 8002b66:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8002b68:	687b      	ldr	r3, [r7, #4]
 8002b6a:	689b      	ldr	r3, [r3, #8]
 8002b6c:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8002b6e:	68fb      	ldr	r3, [r7, #12]
 8002b70:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8002b74:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8002b76:	683a      	ldr	r2, [r7, #0]
 8002b78:	68fb      	ldr	r3, [r7, #12]
 8002b7a:	4313      	orrs	r3, r2
 8002b7c:	f043 0307 	orr.w	r3, r3, #7
 8002b80:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8002b82:	687b      	ldr	r3, [r7, #4]
 8002b84:	68fa      	ldr	r2, [r7, #12]
 8002b86:	609a      	str	r2, [r3, #8]
}
 8002b88:	bf00      	nop
 8002b8a:	3714      	adds	r7, #20
 8002b8c:	46bd      	mov	sp, r7
 8002b8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b92:	4770      	bx	lr

08002b94 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8002b94:	b480      	push	{r7}
 8002b96:	b087      	sub	sp, #28
 8002b98:	af00      	add	r7, sp, #0
 8002b9a:	60f8      	str	r0, [r7, #12]
 8002b9c:	60b9      	str	r1, [r7, #8]
 8002b9e:	607a      	str	r2, [r7, #4]
 8002ba0:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8002ba2:	68fb      	ldr	r3, [r7, #12]
 8002ba4:	689b      	ldr	r3, [r3, #8]
 8002ba6:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002ba8:	697b      	ldr	r3, [r7, #20]
 8002baa:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8002bae:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8002bb0:	683b      	ldr	r3, [r7, #0]
 8002bb2:	021a      	lsls	r2, r3, #8
 8002bb4:	687b      	ldr	r3, [r7, #4]
 8002bb6:	431a      	orrs	r2, r3
 8002bb8:	68bb      	ldr	r3, [r7, #8]
 8002bba:	4313      	orrs	r3, r2
 8002bbc:	697a      	ldr	r2, [r7, #20]
 8002bbe:	4313      	orrs	r3, r2
 8002bc0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8002bc2:	68fb      	ldr	r3, [r7, #12]
 8002bc4:	697a      	ldr	r2, [r7, #20]
 8002bc6:	609a      	str	r2, [r3, #8]
}
 8002bc8:	bf00      	nop
 8002bca:	371c      	adds	r7, #28
 8002bcc:	46bd      	mov	sp, r7
 8002bce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bd2:	4770      	bx	lr

08002bd4 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8002bd4:	b480      	push	{r7}
 8002bd6:	b085      	sub	sp, #20
 8002bd8:	af00      	add	r7, sp, #0
 8002bda:	6078      	str	r0, [r7, #4]
 8002bdc:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8002bde:	687b      	ldr	r3, [r7, #4]
 8002be0:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002be4:	2b01      	cmp	r3, #1
 8002be6:	d101      	bne.n	8002bec <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8002be8:	2302      	movs	r3, #2
 8002bea:	e05a      	b.n	8002ca2 <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8002bec:	687b      	ldr	r3, [r7, #4]
 8002bee:	2201      	movs	r2, #1
 8002bf0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002bf4:	687b      	ldr	r3, [r7, #4]
 8002bf6:	2202      	movs	r2, #2
 8002bf8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8002bfc:	687b      	ldr	r3, [r7, #4]
 8002bfe:	681b      	ldr	r3, [r3, #0]
 8002c00:	685b      	ldr	r3, [r3, #4]
 8002c02:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8002c04:	687b      	ldr	r3, [r7, #4]
 8002c06:	681b      	ldr	r3, [r3, #0]
 8002c08:	689b      	ldr	r3, [r3, #8]
 8002c0a:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8002c0c:	68fb      	ldr	r3, [r7, #12]
 8002c0e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8002c12:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8002c14:	683b      	ldr	r3, [r7, #0]
 8002c16:	681b      	ldr	r3, [r3, #0]
 8002c18:	68fa      	ldr	r2, [r7, #12]
 8002c1a:	4313      	orrs	r3, r2
 8002c1c:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8002c1e:	687b      	ldr	r3, [r7, #4]
 8002c20:	681b      	ldr	r3, [r3, #0]
 8002c22:	68fa      	ldr	r2, [r7, #12]
 8002c24:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002c26:	687b      	ldr	r3, [r7, #4]
 8002c28:	681b      	ldr	r3, [r3, #0]
 8002c2a:	4a21      	ldr	r2, [pc, #132]	@ (8002cb0 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8002c2c:	4293      	cmp	r3, r2
 8002c2e:	d022      	beq.n	8002c76 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8002c30:	687b      	ldr	r3, [r7, #4]
 8002c32:	681b      	ldr	r3, [r3, #0]
 8002c34:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002c38:	d01d      	beq.n	8002c76 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8002c3a:	687b      	ldr	r3, [r7, #4]
 8002c3c:	681b      	ldr	r3, [r3, #0]
 8002c3e:	4a1d      	ldr	r2, [pc, #116]	@ (8002cb4 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8002c40:	4293      	cmp	r3, r2
 8002c42:	d018      	beq.n	8002c76 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8002c44:	687b      	ldr	r3, [r7, #4]
 8002c46:	681b      	ldr	r3, [r3, #0]
 8002c48:	4a1b      	ldr	r2, [pc, #108]	@ (8002cb8 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8002c4a:	4293      	cmp	r3, r2
 8002c4c:	d013      	beq.n	8002c76 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8002c4e:	687b      	ldr	r3, [r7, #4]
 8002c50:	681b      	ldr	r3, [r3, #0]
 8002c52:	4a1a      	ldr	r2, [pc, #104]	@ (8002cbc <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8002c54:	4293      	cmp	r3, r2
 8002c56:	d00e      	beq.n	8002c76 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8002c58:	687b      	ldr	r3, [r7, #4]
 8002c5a:	681b      	ldr	r3, [r3, #0]
 8002c5c:	4a18      	ldr	r2, [pc, #96]	@ (8002cc0 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8002c5e:	4293      	cmp	r3, r2
 8002c60:	d009      	beq.n	8002c76 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8002c62:	687b      	ldr	r3, [r7, #4]
 8002c64:	681b      	ldr	r3, [r3, #0]
 8002c66:	4a17      	ldr	r2, [pc, #92]	@ (8002cc4 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8002c68:	4293      	cmp	r3, r2
 8002c6a:	d004      	beq.n	8002c76 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8002c6c:	687b      	ldr	r3, [r7, #4]
 8002c6e:	681b      	ldr	r3, [r3, #0]
 8002c70:	4a15      	ldr	r2, [pc, #84]	@ (8002cc8 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8002c72:	4293      	cmp	r3, r2
 8002c74:	d10c      	bne.n	8002c90 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8002c76:	68bb      	ldr	r3, [r7, #8]
 8002c78:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8002c7c:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8002c7e:	683b      	ldr	r3, [r7, #0]
 8002c80:	685b      	ldr	r3, [r3, #4]
 8002c82:	68ba      	ldr	r2, [r7, #8]
 8002c84:	4313      	orrs	r3, r2
 8002c86:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8002c88:	687b      	ldr	r3, [r7, #4]
 8002c8a:	681b      	ldr	r3, [r3, #0]
 8002c8c:	68ba      	ldr	r2, [r7, #8]
 8002c8e:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8002c90:	687b      	ldr	r3, [r7, #4]
 8002c92:	2201      	movs	r2, #1
 8002c94:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8002c98:	687b      	ldr	r3, [r7, #4]
 8002c9a:	2200      	movs	r2, #0
 8002c9c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8002ca0:	2300      	movs	r3, #0
}
 8002ca2:	4618      	mov	r0, r3
 8002ca4:	3714      	adds	r7, #20
 8002ca6:	46bd      	mov	sp, r7
 8002ca8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cac:	4770      	bx	lr
 8002cae:	bf00      	nop
 8002cb0:	40010000 	.word	0x40010000
 8002cb4:	40000400 	.word	0x40000400
 8002cb8:	40000800 	.word	0x40000800
 8002cbc:	40000c00 	.word	0x40000c00
 8002cc0:	40010400 	.word	0x40010400
 8002cc4:	40014000 	.word	0x40014000
 8002cc8:	40001800 	.word	0x40001800

08002ccc <srand>:
 8002ccc:	b538      	push	{r3, r4, r5, lr}
 8002cce:	4b10      	ldr	r3, [pc, #64]	@ (8002d10 <srand+0x44>)
 8002cd0:	681d      	ldr	r5, [r3, #0]
 8002cd2:	6b2b      	ldr	r3, [r5, #48]	@ 0x30
 8002cd4:	4604      	mov	r4, r0
 8002cd6:	b9b3      	cbnz	r3, 8002d06 <srand+0x3a>
 8002cd8:	2018      	movs	r0, #24
 8002cda:	f000 fa4d 	bl	8003178 <malloc>
 8002cde:	4602      	mov	r2, r0
 8002ce0:	6328      	str	r0, [r5, #48]	@ 0x30
 8002ce2:	b920      	cbnz	r0, 8002cee <srand+0x22>
 8002ce4:	4b0b      	ldr	r3, [pc, #44]	@ (8002d14 <srand+0x48>)
 8002ce6:	480c      	ldr	r0, [pc, #48]	@ (8002d18 <srand+0x4c>)
 8002ce8:	2146      	movs	r1, #70	@ 0x46
 8002cea:	f000 f9dd 	bl	80030a8 <__assert_func>
 8002cee:	490b      	ldr	r1, [pc, #44]	@ (8002d1c <srand+0x50>)
 8002cf0:	4b0b      	ldr	r3, [pc, #44]	@ (8002d20 <srand+0x54>)
 8002cf2:	e9c0 1300 	strd	r1, r3, [r0]
 8002cf6:	4b0b      	ldr	r3, [pc, #44]	@ (8002d24 <srand+0x58>)
 8002cf8:	6083      	str	r3, [r0, #8]
 8002cfa:	230b      	movs	r3, #11
 8002cfc:	8183      	strh	r3, [r0, #12]
 8002cfe:	2100      	movs	r1, #0
 8002d00:	2001      	movs	r0, #1
 8002d02:	e9c2 0104 	strd	r0, r1, [r2, #16]
 8002d06:	6b2b      	ldr	r3, [r5, #48]	@ 0x30
 8002d08:	2200      	movs	r2, #0
 8002d0a:	611c      	str	r4, [r3, #16]
 8002d0c:	615a      	str	r2, [r3, #20]
 8002d0e:	bd38      	pop	{r3, r4, r5, pc}
 8002d10:	2000003c 	.word	0x2000003c
 8002d14:	08003d08 	.word	0x08003d08
 8002d18:	08003d1f 	.word	0x08003d1f
 8002d1c:	abcd330e 	.word	0xabcd330e
 8002d20:	e66d1234 	.word	0xe66d1234
 8002d24:	0005deec 	.word	0x0005deec

08002d28 <rand>:
 8002d28:	4b16      	ldr	r3, [pc, #88]	@ (8002d84 <rand+0x5c>)
 8002d2a:	b510      	push	{r4, lr}
 8002d2c:	681c      	ldr	r4, [r3, #0]
 8002d2e:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 8002d30:	b9b3      	cbnz	r3, 8002d60 <rand+0x38>
 8002d32:	2018      	movs	r0, #24
 8002d34:	f000 fa20 	bl	8003178 <malloc>
 8002d38:	4602      	mov	r2, r0
 8002d3a:	6320      	str	r0, [r4, #48]	@ 0x30
 8002d3c:	b920      	cbnz	r0, 8002d48 <rand+0x20>
 8002d3e:	4b12      	ldr	r3, [pc, #72]	@ (8002d88 <rand+0x60>)
 8002d40:	4812      	ldr	r0, [pc, #72]	@ (8002d8c <rand+0x64>)
 8002d42:	2152      	movs	r1, #82	@ 0x52
 8002d44:	f000 f9b0 	bl	80030a8 <__assert_func>
 8002d48:	4911      	ldr	r1, [pc, #68]	@ (8002d90 <rand+0x68>)
 8002d4a:	4b12      	ldr	r3, [pc, #72]	@ (8002d94 <rand+0x6c>)
 8002d4c:	e9c0 1300 	strd	r1, r3, [r0]
 8002d50:	4b11      	ldr	r3, [pc, #68]	@ (8002d98 <rand+0x70>)
 8002d52:	6083      	str	r3, [r0, #8]
 8002d54:	230b      	movs	r3, #11
 8002d56:	8183      	strh	r3, [r0, #12]
 8002d58:	2100      	movs	r1, #0
 8002d5a:	2001      	movs	r0, #1
 8002d5c:	e9c2 0104 	strd	r0, r1, [r2, #16]
 8002d60:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 8002d62:	480e      	ldr	r0, [pc, #56]	@ (8002d9c <rand+0x74>)
 8002d64:	690b      	ldr	r3, [r1, #16]
 8002d66:	694c      	ldr	r4, [r1, #20]
 8002d68:	4a0d      	ldr	r2, [pc, #52]	@ (8002da0 <rand+0x78>)
 8002d6a:	4358      	muls	r0, r3
 8002d6c:	fb02 0004 	mla	r0, r2, r4, r0
 8002d70:	fba3 3202 	umull	r3, r2, r3, r2
 8002d74:	3301      	adds	r3, #1
 8002d76:	eb40 0002 	adc.w	r0, r0, r2
 8002d7a:	e9c1 3004 	strd	r3, r0, [r1, #16]
 8002d7e:	f020 4000 	bic.w	r0, r0, #2147483648	@ 0x80000000
 8002d82:	bd10      	pop	{r4, pc}
 8002d84:	2000003c 	.word	0x2000003c
 8002d88:	08003d08 	.word	0x08003d08
 8002d8c:	08003d1f 	.word	0x08003d1f
 8002d90:	abcd330e 	.word	0xabcd330e
 8002d94:	e66d1234 	.word	0xe66d1234
 8002d98:	0005deec 	.word	0x0005deec
 8002d9c:	5851f42d 	.word	0x5851f42d
 8002da0:	4c957f2d 	.word	0x4c957f2d

08002da4 <std>:
 8002da4:	2300      	movs	r3, #0
 8002da6:	b510      	push	{r4, lr}
 8002da8:	4604      	mov	r4, r0
 8002daa:	e9c0 3300 	strd	r3, r3, [r0]
 8002dae:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8002db2:	6083      	str	r3, [r0, #8]
 8002db4:	8181      	strh	r1, [r0, #12]
 8002db6:	6643      	str	r3, [r0, #100]	@ 0x64
 8002db8:	81c2      	strh	r2, [r0, #14]
 8002dba:	6183      	str	r3, [r0, #24]
 8002dbc:	4619      	mov	r1, r3
 8002dbe:	2208      	movs	r2, #8
 8002dc0:	305c      	adds	r0, #92	@ 0x5c
 8002dc2:	f000 f8f4 	bl	8002fae <memset>
 8002dc6:	4b0d      	ldr	r3, [pc, #52]	@ (8002dfc <std+0x58>)
 8002dc8:	6263      	str	r3, [r4, #36]	@ 0x24
 8002dca:	4b0d      	ldr	r3, [pc, #52]	@ (8002e00 <std+0x5c>)
 8002dcc:	62a3      	str	r3, [r4, #40]	@ 0x28
 8002dce:	4b0d      	ldr	r3, [pc, #52]	@ (8002e04 <std+0x60>)
 8002dd0:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8002dd2:	4b0d      	ldr	r3, [pc, #52]	@ (8002e08 <std+0x64>)
 8002dd4:	6323      	str	r3, [r4, #48]	@ 0x30
 8002dd6:	4b0d      	ldr	r3, [pc, #52]	@ (8002e0c <std+0x68>)
 8002dd8:	6224      	str	r4, [r4, #32]
 8002dda:	429c      	cmp	r4, r3
 8002ddc:	d006      	beq.n	8002dec <std+0x48>
 8002dde:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8002de2:	4294      	cmp	r4, r2
 8002de4:	d002      	beq.n	8002dec <std+0x48>
 8002de6:	33d0      	adds	r3, #208	@ 0xd0
 8002de8:	429c      	cmp	r4, r3
 8002dea:	d105      	bne.n	8002df8 <std+0x54>
 8002dec:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8002df0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8002df4:	f000 b954 	b.w	80030a0 <__retarget_lock_init_recursive>
 8002df8:	bd10      	pop	{r4, pc}
 8002dfa:	bf00      	nop
 8002dfc:	08002f29 	.word	0x08002f29
 8002e00:	08002f4b 	.word	0x08002f4b
 8002e04:	08002f83 	.word	0x08002f83
 8002e08:	08002fa7 	.word	0x08002fa7
 8002e0c:	2000020c 	.word	0x2000020c

08002e10 <stdio_exit_handler>:
 8002e10:	4a02      	ldr	r2, [pc, #8]	@ (8002e1c <stdio_exit_handler+0xc>)
 8002e12:	4903      	ldr	r1, [pc, #12]	@ (8002e20 <stdio_exit_handler+0x10>)
 8002e14:	4803      	ldr	r0, [pc, #12]	@ (8002e24 <stdio_exit_handler+0x14>)
 8002e16:	f000 b869 	b.w	8002eec <_fwalk_sglue>
 8002e1a:	bf00      	nop
 8002e1c:	20000030 	.word	0x20000030
 8002e20:	080033ed 	.word	0x080033ed
 8002e24:	20000040 	.word	0x20000040

08002e28 <cleanup_stdio>:
 8002e28:	6841      	ldr	r1, [r0, #4]
 8002e2a:	4b0c      	ldr	r3, [pc, #48]	@ (8002e5c <cleanup_stdio+0x34>)
 8002e2c:	4299      	cmp	r1, r3
 8002e2e:	b510      	push	{r4, lr}
 8002e30:	4604      	mov	r4, r0
 8002e32:	d001      	beq.n	8002e38 <cleanup_stdio+0x10>
 8002e34:	f000 fada 	bl	80033ec <_fflush_r>
 8002e38:	68a1      	ldr	r1, [r4, #8]
 8002e3a:	4b09      	ldr	r3, [pc, #36]	@ (8002e60 <cleanup_stdio+0x38>)
 8002e3c:	4299      	cmp	r1, r3
 8002e3e:	d002      	beq.n	8002e46 <cleanup_stdio+0x1e>
 8002e40:	4620      	mov	r0, r4
 8002e42:	f000 fad3 	bl	80033ec <_fflush_r>
 8002e46:	68e1      	ldr	r1, [r4, #12]
 8002e48:	4b06      	ldr	r3, [pc, #24]	@ (8002e64 <cleanup_stdio+0x3c>)
 8002e4a:	4299      	cmp	r1, r3
 8002e4c:	d004      	beq.n	8002e58 <cleanup_stdio+0x30>
 8002e4e:	4620      	mov	r0, r4
 8002e50:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8002e54:	f000 baca 	b.w	80033ec <_fflush_r>
 8002e58:	bd10      	pop	{r4, pc}
 8002e5a:	bf00      	nop
 8002e5c:	2000020c 	.word	0x2000020c
 8002e60:	20000274 	.word	0x20000274
 8002e64:	200002dc 	.word	0x200002dc

08002e68 <global_stdio_init.part.0>:
 8002e68:	b510      	push	{r4, lr}
 8002e6a:	4b0b      	ldr	r3, [pc, #44]	@ (8002e98 <global_stdio_init.part.0+0x30>)
 8002e6c:	4c0b      	ldr	r4, [pc, #44]	@ (8002e9c <global_stdio_init.part.0+0x34>)
 8002e6e:	4a0c      	ldr	r2, [pc, #48]	@ (8002ea0 <global_stdio_init.part.0+0x38>)
 8002e70:	601a      	str	r2, [r3, #0]
 8002e72:	4620      	mov	r0, r4
 8002e74:	2200      	movs	r2, #0
 8002e76:	2104      	movs	r1, #4
 8002e78:	f7ff ff94 	bl	8002da4 <std>
 8002e7c:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8002e80:	2201      	movs	r2, #1
 8002e82:	2109      	movs	r1, #9
 8002e84:	f7ff ff8e 	bl	8002da4 <std>
 8002e88:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8002e8c:	2202      	movs	r2, #2
 8002e8e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8002e92:	2112      	movs	r1, #18
 8002e94:	f7ff bf86 	b.w	8002da4 <std>
 8002e98:	20000344 	.word	0x20000344
 8002e9c:	2000020c 	.word	0x2000020c
 8002ea0:	08002e11 	.word	0x08002e11

08002ea4 <__sfp_lock_acquire>:
 8002ea4:	4801      	ldr	r0, [pc, #4]	@ (8002eac <__sfp_lock_acquire+0x8>)
 8002ea6:	f000 b8fc 	b.w	80030a2 <__retarget_lock_acquire_recursive>
 8002eaa:	bf00      	nop
 8002eac:	2000034d 	.word	0x2000034d

08002eb0 <__sfp_lock_release>:
 8002eb0:	4801      	ldr	r0, [pc, #4]	@ (8002eb8 <__sfp_lock_release+0x8>)
 8002eb2:	f000 b8f7 	b.w	80030a4 <__retarget_lock_release_recursive>
 8002eb6:	bf00      	nop
 8002eb8:	2000034d 	.word	0x2000034d

08002ebc <__sinit>:
 8002ebc:	b510      	push	{r4, lr}
 8002ebe:	4604      	mov	r4, r0
 8002ec0:	f7ff fff0 	bl	8002ea4 <__sfp_lock_acquire>
 8002ec4:	6a23      	ldr	r3, [r4, #32]
 8002ec6:	b11b      	cbz	r3, 8002ed0 <__sinit+0x14>
 8002ec8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8002ecc:	f7ff bff0 	b.w	8002eb0 <__sfp_lock_release>
 8002ed0:	4b04      	ldr	r3, [pc, #16]	@ (8002ee4 <__sinit+0x28>)
 8002ed2:	6223      	str	r3, [r4, #32]
 8002ed4:	4b04      	ldr	r3, [pc, #16]	@ (8002ee8 <__sinit+0x2c>)
 8002ed6:	681b      	ldr	r3, [r3, #0]
 8002ed8:	2b00      	cmp	r3, #0
 8002eda:	d1f5      	bne.n	8002ec8 <__sinit+0xc>
 8002edc:	f7ff ffc4 	bl	8002e68 <global_stdio_init.part.0>
 8002ee0:	e7f2      	b.n	8002ec8 <__sinit+0xc>
 8002ee2:	bf00      	nop
 8002ee4:	08002e29 	.word	0x08002e29
 8002ee8:	20000344 	.word	0x20000344

08002eec <_fwalk_sglue>:
 8002eec:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8002ef0:	4607      	mov	r7, r0
 8002ef2:	4688      	mov	r8, r1
 8002ef4:	4614      	mov	r4, r2
 8002ef6:	2600      	movs	r6, #0
 8002ef8:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8002efc:	f1b9 0901 	subs.w	r9, r9, #1
 8002f00:	d505      	bpl.n	8002f0e <_fwalk_sglue+0x22>
 8002f02:	6824      	ldr	r4, [r4, #0]
 8002f04:	2c00      	cmp	r4, #0
 8002f06:	d1f7      	bne.n	8002ef8 <_fwalk_sglue+0xc>
 8002f08:	4630      	mov	r0, r6
 8002f0a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8002f0e:	89ab      	ldrh	r3, [r5, #12]
 8002f10:	2b01      	cmp	r3, #1
 8002f12:	d907      	bls.n	8002f24 <_fwalk_sglue+0x38>
 8002f14:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8002f18:	3301      	adds	r3, #1
 8002f1a:	d003      	beq.n	8002f24 <_fwalk_sglue+0x38>
 8002f1c:	4629      	mov	r1, r5
 8002f1e:	4638      	mov	r0, r7
 8002f20:	47c0      	blx	r8
 8002f22:	4306      	orrs	r6, r0
 8002f24:	3568      	adds	r5, #104	@ 0x68
 8002f26:	e7e9      	b.n	8002efc <_fwalk_sglue+0x10>

08002f28 <__sread>:
 8002f28:	b510      	push	{r4, lr}
 8002f2a:	460c      	mov	r4, r1
 8002f2c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8002f30:	f000 f868 	bl	8003004 <_read_r>
 8002f34:	2800      	cmp	r0, #0
 8002f36:	bfab      	itete	ge
 8002f38:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8002f3a:	89a3      	ldrhlt	r3, [r4, #12]
 8002f3c:	181b      	addge	r3, r3, r0
 8002f3e:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8002f42:	bfac      	ite	ge
 8002f44:	6563      	strge	r3, [r4, #84]	@ 0x54
 8002f46:	81a3      	strhlt	r3, [r4, #12]
 8002f48:	bd10      	pop	{r4, pc}

08002f4a <__swrite>:
 8002f4a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8002f4e:	461f      	mov	r7, r3
 8002f50:	898b      	ldrh	r3, [r1, #12]
 8002f52:	05db      	lsls	r3, r3, #23
 8002f54:	4605      	mov	r5, r0
 8002f56:	460c      	mov	r4, r1
 8002f58:	4616      	mov	r6, r2
 8002f5a:	d505      	bpl.n	8002f68 <__swrite+0x1e>
 8002f5c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8002f60:	2302      	movs	r3, #2
 8002f62:	2200      	movs	r2, #0
 8002f64:	f000 f83c 	bl	8002fe0 <_lseek_r>
 8002f68:	89a3      	ldrh	r3, [r4, #12]
 8002f6a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8002f6e:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8002f72:	81a3      	strh	r3, [r4, #12]
 8002f74:	4632      	mov	r2, r6
 8002f76:	463b      	mov	r3, r7
 8002f78:	4628      	mov	r0, r5
 8002f7a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8002f7e:	f000 b853 	b.w	8003028 <_write_r>

08002f82 <__sseek>:
 8002f82:	b510      	push	{r4, lr}
 8002f84:	460c      	mov	r4, r1
 8002f86:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8002f8a:	f000 f829 	bl	8002fe0 <_lseek_r>
 8002f8e:	1c43      	adds	r3, r0, #1
 8002f90:	89a3      	ldrh	r3, [r4, #12]
 8002f92:	bf15      	itete	ne
 8002f94:	6560      	strne	r0, [r4, #84]	@ 0x54
 8002f96:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8002f9a:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8002f9e:	81a3      	strheq	r3, [r4, #12]
 8002fa0:	bf18      	it	ne
 8002fa2:	81a3      	strhne	r3, [r4, #12]
 8002fa4:	bd10      	pop	{r4, pc}

08002fa6 <__sclose>:
 8002fa6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8002faa:	f000 b809 	b.w	8002fc0 <_close_r>

08002fae <memset>:
 8002fae:	4402      	add	r2, r0
 8002fb0:	4603      	mov	r3, r0
 8002fb2:	4293      	cmp	r3, r2
 8002fb4:	d100      	bne.n	8002fb8 <memset+0xa>
 8002fb6:	4770      	bx	lr
 8002fb8:	f803 1b01 	strb.w	r1, [r3], #1
 8002fbc:	e7f9      	b.n	8002fb2 <memset+0x4>
	...

08002fc0 <_close_r>:
 8002fc0:	b538      	push	{r3, r4, r5, lr}
 8002fc2:	4d06      	ldr	r5, [pc, #24]	@ (8002fdc <_close_r+0x1c>)
 8002fc4:	2300      	movs	r3, #0
 8002fc6:	4604      	mov	r4, r0
 8002fc8:	4608      	mov	r0, r1
 8002fca:	602b      	str	r3, [r5, #0]
 8002fcc:	f7fd ff01 	bl	8000dd2 <_close>
 8002fd0:	1c43      	adds	r3, r0, #1
 8002fd2:	d102      	bne.n	8002fda <_close_r+0x1a>
 8002fd4:	682b      	ldr	r3, [r5, #0]
 8002fd6:	b103      	cbz	r3, 8002fda <_close_r+0x1a>
 8002fd8:	6023      	str	r3, [r4, #0]
 8002fda:	bd38      	pop	{r3, r4, r5, pc}
 8002fdc:	20000348 	.word	0x20000348

08002fe0 <_lseek_r>:
 8002fe0:	b538      	push	{r3, r4, r5, lr}
 8002fe2:	4d07      	ldr	r5, [pc, #28]	@ (8003000 <_lseek_r+0x20>)
 8002fe4:	4604      	mov	r4, r0
 8002fe6:	4608      	mov	r0, r1
 8002fe8:	4611      	mov	r1, r2
 8002fea:	2200      	movs	r2, #0
 8002fec:	602a      	str	r2, [r5, #0]
 8002fee:	461a      	mov	r2, r3
 8002ff0:	f7fd ff16 	bl	8000e20 <_lseek>
 8002ff4:	1c43      	adds	r3, r0, #1
 8002ff6:	d102      	bne.n	8002ffe <_lseek_r+0x1e>
 8002ff8:	682b      	ldr	r3, [r5, #0]
 8002ffa:	b103      	cbz	r3, 8002ffe <_lseek_r+0x1e>
 8002ffc:	6023      	str	r3, [r4, #0]
 8002ffe:	bd38      	pop	{r3, r4, r5, pc}
 8003000:	20000348 	.word	0x20000348

08003004 <_read_r>:
 8003004:	b538      	push	{r3, r4, r5, lr}
 8003006:	4d07      	ldr	r5, [pc, #28]	@ (8003024 <_read_r+0x20>)
 8003008:	4604      	mov	r4, r0
 800300a:	4608      	mov	r0, r1
 800300c:	4611      	mov	r1, r2
 800300e:	2200      	movs	r2, #0
 8003010:	602a      	str	r2, [r5, #0]
 8003012:	461a      	mov	r2, r3
 8003014:	f7fd fea4 	bl	8000d60 <_read>
 8003018:	1c43      	adds	r3, r0, #1
 800301a:	d102      	bne.n	8003022 <_read_r+0x1e>
 800301c:	682b      	ldr	r3, [r5, #0]
 800301e:	b103      	cbz	r3, 8003022 <_read_r+0x1e>
 8003020:	6023      	str	r3, [r4, #0]
 8003022:	bd38      	pop	{r3, r4, r5, pc}
 8003024:	20000348 	.word	0x20000348

08003028 <_write_r>:
 8003028:	b538      	push	{r3, r4, r5, lr}
 800302a:	4d07      	ldr	r5, [pc, #28]	@ (8003048 <_write_r+0x20>)
 800302c:	4604      	mov	r4, r0
 800302e:	4608      	mov	r0, r1
 8003030:	4611      	mov	r1, r2
 8003032:	2200      	movs	r2, #0
 8003034:	602a      	str	r2, [r5, #0]
 8003036:	461a      	mov	r2, r3
 8003038:	f7fd feaf 	bl	8000d9a <_write>
 800303c:	1c43      	adds	r3, r0, #1
 800303e:	d102      	bne.n	8003046 <_write_r+0x1e>
 8003040:	682b      	ldr	r3, [r5, #0]
 8003042:	b103      	cbz	r3, 8003046 <_write_r+0x1e>
 8003044:	6023      	str	r3, [r4, #0]
 8003046:	bd38      	pop	{r3, r4, r5, pc}
 8003048:	20000348 	.word	0x20000348

0800304c <__errno>:
 800304c:	4b01      	ldr	r3, [pc, #4]	@ (8003054 <__errno+0x8>)
 800304e:	6818      	ldr	r0, [r3, #0]
 8003050:	4770      	bx	lr
 8003052:	bf00      	nop
 8003054:	2000003c 	.word	0x2000003c

08003058 <__libc_init_array>:
 8003058:	b570      	push	{r4, r5, r6, lr}
 800305a:	4d0d      	ldr	r5, [pc, #52]	@ (8003090 <__libc_init_array+0x38>)
 800305c:	4c0d      	ldr	r4, [pc, #52]	@ (8003094 <__libc_init_array+0x3c>)
 800305e:	1b64      	subs	r4, r4, r5
 8003060:	10a4      	asrs	r4, r4, #2
 8003062:	2600      	movs	r6, #0
 8003064:	42a6      	cmp	r6, r4
 8003066:	d109      	bne.n	800307c <__libc_init_array+0x24>
 8003068:	4d0b      	ldr	r5, [pc, #44]	@ (8003098 <__libc_init_array+0x40>)
 800306a:	4c0c      	ldr	r4, [pc, #48]	@ (800309c <__libc_init_array+0x44>)
 800306c:	f000 fe38 	bl	8003ce0 <_init>
 8003070:	1b64      	subs	r4, r4, r5
 8003072:	10a4      	asrs	r4, r4, #2
 8003074:	2600      	movs	r6, #0
 8003076:	42a6      	cmp	r6, r4
 8003078:	d105      	bne.n	8003086 <__libc_init_array+0x2e>
 800307a:	bd70      	pop	{r4, r5, r6, pc}
 800307c:	f855 3b04 	ldr.w	r3, [r5], #4
 8003080:	4798      	blx	r3
 8003082:	3601      	adds	r6, #1
 8003084:	e7ee      	b.n	8003064 <__libc_init_array+0xc>
 8003086:	f855 3b04 	ldr.w	r3, [r5], #4
 800308a:	4798      	blx	r3
 800308c:	3601      	adds	r6, #1
 800308e:	e7f2      	b.n	8003076 <__libc_init_array+0x1e>
 8003090:	08003df0 	.word	0x08003df0
 8003094:	08003df0 	.word	0x08003df0
 8003098:	08003df0 	.word	0x08003df0
 800309c:	08003df4 	.word	0x08003df4

080030a0 <__retarget_lock_init_recursive>:
 80030a0:	4770      	bx	lr

080030a2 <__retarget_lock_acquire_recursive>:
 80030a2:	4770      	bx	lr

080030a4 <__retarget_lock_release_recursive>:
 80030a4:	4770      	bx	lr
	...

080030a8 <__assert_func>:
 80030a8:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80030aa:	4614      	mov	r4, r2
 80030ac:	461a      	mov	r2, r3
 80030ae:	4b09      	ldr	r3, [pc, #36]	@ (80030d4 <__assert_func+0x2c>)
 80030b0:	681b      	ldr	r3, [r3, #0]
 80030b2:	4605      	mov	r5, r0
 80030b4:	68d8      	ldr	r0, [r3, #12]
 80030b6:	b14c      	cbz	r4, 80030cc <__assert_func+0x24>
 80030b8:	4b07      	ldr	r3, [pc, #28]	@ (80030d8 <__assert_func+0x30>)
 80030ba:	9100      	str	r1, [sp, #0]
 80030bc:	e9cd 3401 	strd	r3, r4, [sp, #4]
 80030c0:	4906      	ldr	r1, [pc, #24]	@ (80030dc <__assert_func+0x34>)
 80030c2:	462b      	mov	r3, r5
 80030c4:	f000 f9ba 	bl	800343c <fiprintf>
 80030c8:	f000 f9da 	bl	8003480 <abort>
 80030cc:	4b04      	ldr	r3, [pc, #16]	@ (80030e0 <__assert_func+0x38>)
 80030ce:	461c      	mov	r4, r3
 80030d0:	e7f3      	b.n	80030ba <__assert_func+0x12>
 80030d2:	bf00      	nop
 80030d4:	2000003c 	.word	0x2000003c
 80030d8:	08003d77 	.word	0x08003d77
 80030dc:	08003d84 	.word	0x08003d84
 80030e0:	08003db2 	.word	0x08003db2

080030e4 <_free_r>:
 80030e4:	b538      	push	{r3, r4, r5, lr}
 80030e6:	4605      	mov	r5, r0
 80030e8:	2900      	cmp	r1, #0
 80030ea:	d041      	beq.n	8003170 <_free_r+0x8c>
 80030ec:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80030f0:	1f0c      	subs	r4, r1, #4
 80030f2:	2b00      	cmp	r3, #0
 80030f4:	bfb8      	it	lt
 80030f6:	18e4      	addlt	r4, r4, r3
 80030f8:	f000 f8e8 	bl	80032cc <__malloc_lock>
 80030fc:	4a1d      	ldr	r2, [pc, #116]	@ (8003174 <_free_r+0x90>)
 80030fe:	6813      	ldr	r3, [r2, #0]
 8003100:	b933      	cbnz	r3, 8003110 <_free_r+0x2c>
 8003102:	6063      	str	r3, [r4, #4]
 8003104:	6014      	str	r4, [r2, #0]
 8003106:	4628      	mov	r0, r5
 8003108:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800310c:	f000 b8e4 	b.w	80032d8 <__malloc_unlock>
 8003110:	42a3      	cmp	r3, r4
 8003112:	d908      	bls.n	8003126 <_free_r+0x42>
 8003114:	6820      	ldr	r0, [r4, #0]
 8003116:	1821      	adds	r1, r4, r0
 8003118:	428b      	cmp	r3, r1
 800311a:	bf01      	itttt	eq
 800311c:	6819      	ldreq	r1, [r3, #0]
 800311e:	685b      	ldreq	r3, [r3, #4]
 8003120:	1809      	addeq	r1, r1, r0
 8003122:	6021      	streq	r1, [r4, #0]
 8003124:	e7ed      	b.n	8003102 <_free_r+0x1e>
 8003126:	461a      	mov	r2, r3
 8003128:	685b      	ldr	r3, [r3, #4]
 800312a:	b10b      	cbz	r3, 8003130 <_free_r+0x4c>
 800312c:	42a3      	cmp	r3, r4
 800312e:	d9fa      	bls.n	8003126 <_free_r+0x42>
 8003130:	6811      	ldr	r1, [r2, #0]
 8003132:	1850      	adds	r0, r2, r1
 8003134:	42a0      	cmp	r0, r4
 8003136:	d10b      	bne.n	8003150 <_free_r+0x6c>
 8003138:	6820      	ldr	r0, [r4, #0]
 800313a:	4401      	add	r1, r0
 800313c:	1850      	adds	r0, r2, r1
 800313e:	4283      	cmp	r3, r0
 8003140:	6011      	str	r1, [r2, #0]
 8003142:	d1e0      	bne.n	8003106 <_free_r+0x22>
 8003144:	6818      	ldr	r0, [r3, #0]
 8003146:	685b      	ldr	r3, [r3, #4]
 8003148:	6053      	str	r3, [r2, #4]
 800314a:	4408      	add	r0, r1
 800314c:	6010      	str	r0, [r2, #0]
 800314e:	e7da      	b.n	8003106 <_free_r+0x22>
 8003150:	d902      	bls.n	8003158 <_free_r+0x74>
 8003152:	230c      	movs	r3, #12
 8003154:	602b      	str	r3, [r5, #0]
 8003156:	e7d6      	b.n	8003106 <_free_r+0x22>
 8003158:	6820      	ldr	r0, [r4, #0]
 800315a:	1821      	adds	r1, r4, r0
 800315c:	428b      	cmp	r3, r1
 800315e:	bf04      	itt	eq
 8003160:	6819      	ldreq	r1, [r3, #0]
 8003162:	685b      	ldreq	r3, [r3, #4]
 8003164:	6063      	str	r3, [r4, #4]
 8003166:	bf04      	itt	eq
 8003168:	1809      	addeq	r1, r1, r0
 800316a:	6021      	streq	r1, [r4, #0]
 800316c:	6054      	str	r4, [r2, #4]
 800316e:	e7ca      	b.n	8003106 <_free_r+0x22>
 8003170:	bd38      	pop	{r3, r4, r5, pc}
 8003172:	bf00      	nop
 8003174:	20000354 	.word	0x20000354

08003178 <malloc>:
 8003178:	4b02      	ldr	r3, [pc, #8]	@ (8003184 <malloc+0xc>)
 800317a:	4601      	mov	r1, r0
 800317c:	6818      	ldr	r0, [r3, #0]
 800317e:	f000 b825 	b.w	80031cc <_malloc_r>
 8003182:	bf00      	nop
 8003184:	2000003c 	.word	0x2000003c

08003188 <sbrk_aligned>:
 8003188:	b570      	push	{r4, r5, r6, lr}
 800318a:	4e0f      	ldr	r6, [pc, #60]	@ (80031c8 <sbrk_aligned+0x40>)
 800318c:	460c      	mov	r4, r1
 800318e:	6831      	ldr	r1, [r6, #0]
 8003190:	4605      	mov	r5, r0
 8003192:	b911      	cbnz	r1, 800319a <sbrk_aligned+0x12>
 8003194:	f000 f964 	bl	8003460 <_sbrk_r>
 8003198:	6030      	str	r0, [r6, #0]
 800319a:	4621      	mov	r1, r4
 800319c:	4628      	mov	r0, r5
 800319e:	f000 f95f 	bl	8003460 <_sbrk_r>
 80031a2:	1c43      	adds	r3, r0, #1
 80031a4:	d103      	bne.n	80031ae <sbrk_aligned+0x26>
 80031a6:	f04f 34ff 	mov.w	r4, #4294967295
 80031aa:	4620      	mov	r0, r4
 80031ac:	bd70      	pop	{r4, r5, r6, pc}
 80031ae:	1cc4      	adds	r4, r0, #3
 80031b0:	f024 0403 	bic.w	r4, r4, #3
 80031b4:	42a0      	cmp	r0, r4
 80031b6:	d0f8      	beq.n	80031aa <sbrk_aligned+0x22>
 80031b8:	1a21      	subs	r1, r4, r0
 80031ba:	4628      	mov	r0, r5
 80031bc:	f000 f950 	bl	8003460 <_sbrk_r>
 80031c0:	3001      	adds	r0, #1
 80031c2:	d1f2      	bne.n	80031aa <sbrk_aligned+0x22>
 80031c4:	e7ef      	b.n	80031a6 <sbrk_aligned+0x1e>
 80031c6:	bf00      	nop
 80031c8:	20000350 	.word	0x20000350

080031cc <_malloc_r>:
 80031cc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80031d0:	1ccd      	adds	r5, r1, #3
 80031d2:	f025 0503 	bic.w	r5, r5, #3
 80031d6:	3508      	adds	r5, #8
 80031d8:	2d0c      	cmp	r5, #12
 80031da:	bf38      	it	cc
 80031dc:	250c      	movcc	r5, #12
 80031de:	2d00      	cmp	r5, #0
 80031e0:	4606      	mov	r6, r0
 80031e2:	db01      	blt.n	80031e8 <_malloc_r+0x1c>
 80031e4:	42a9      	cmp	r1, r5
 80031e6:	d904      	bls.n	80031f2 <_malloc_r+0x26>
 80031e8:	230c      	movs	r3, #12
 80031ea:	6033      	str	r3, [r6, #0]
 80031ec:	2000      	movs	r0, #0
 80031ee:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80031f2:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 80032c8 <_malloc_r+0xfc>
 80031f6:	f000 f869 	bl	80032cc <__malloc_lock>
 80031fa:	f8d8 3000 	ldr.w	r3, [r8]
 80031fe:	461c      	mov	r4, r3
 8003200:	bb44      	cbnz	r4, 8003254 <_malloc_r+0x88>
 8003202:	4629      	mov	r1, r5
 8003204:	4630      	mov	r0, r6
 8003206:	f7ff ffbf 	bl	8003188 <sbrk_aligned>
 800320a:	1c43      	adds	r3, r0, #1
 800320c:	4604      	mov	r4, r0
 800320e:	d158      	bne.n	80032c2 <_malloc_r+0xf6>
 8003210:	f8d8 4000 	ldr.w	r4, [r8]
 8003214:	4627      	mov	r7, r4
 8003216:	2f00      	cmp	r7, #0
 8003218:	d143      	bne.n	80032a2 <_malloc_r+0xd6>
 800321a:	2c00      	cmp	r4, #0
 800321c:	d04b      	beq.n	80032b6 <_malloc_r+0xea>
 800321e:	6823      	ldr	r3, [r4, #0]
 8003220:	4639      	mov	r1, r7
 8003222:	4630      	mov	r0, r6
 8003224:	eb04 0903 	add.w	r9, r4, r3
 8003228:	f000 f91a 	bl	8003460 <_sbrk_r>
 800322c:	4581      	cmp	r9, r0
 800322e:	d142      	bne.n	80032b6 <_malloc_r+0xea>
 8003230:	6821      	ldr	r1, [r4, #0]
 8003232:	1a6d      	subs	r5, r5, r1
 8003234:	4629      	mov	r1, r5
 8003236:	4630      	mov	r0, r6
 8003238:	f7ff ffa6 	bl	8003188 <sbrk_aligned>
 800323c:	3001      	adds	r0, #1
 800323e:	d03a      	beq.n	80032b6 <_malloc_r+0xea>
 8003240:	6823      	ldr	r3, [r4, #0]
 8003242:	442b      	add	r3, r5
 8003244:	6023      	str	r3, [r4, #0]
 8003246:	f8d8 3000 	ldr.w	r3, [r8]
 800324a:	685a      	ldr	r2, [r3, #4]
 800324c:	bb62      	cbnz	r2, 80032a8 <_malloc_r+0xdc>
 800324e:	f8c8 7000 	str.w	r7, [r8]
 8003252:	e00f      	b.n	8003274 <_malloc_r+0xa8>
 8003254:	6822      	ldr	r2, [r4, #0]
 8003256:	1b52      	subs	r2, r2, r5
 8003258:	d420      	bmi.n	800329c <_malloc_r+0xd0>
 800325a:	2a0b      	cmp	r2, #11
 800325c:	d917      	bls.n	800328e <_malloc_r+0xc2>
 800325e:	1961      	adds	r1, r4, r5
 8003260:	42a3      	cmp	r3, r4
 8003262:	6025      	str	r5, [r4, #0]
 8003264:	bf18      	it	ne
 8003266:	6059      	strne	r1, [r3, #4]
 8003268:	6863      	ldr	r3, [r4, #4]
 800326a:	bf08      	it	eq
 800326c:	f8c8 1000 	streq.w	r1, [r8]
 8003270:	5162      	str	r2, [r4, r5]
 8003272:	604b      	str	r3, [r1, #4]
 8003274:	4630      	mov	r0, r6
 8003276:	f000 f82f 	bl	80032d8 <__malloc_unlock>
 800327a:	f104 000b 	add.w	r0, r4, #11
 800327e:	1d23      	adds	r3, r4, #4
 8003280:	f020 0007 	bic.w	r0, r0, #7
 8003284:	1ac2      	subs	r2, r0, r3
 8003286:	bf1c      	itt	ne
 8003288:	1a1b      	subne	r3, r3, r0
 800328a:	50a3      	strne	r3, [r4, r2]
 800328c:	e7af      	b.n	80031ee <_malloc_r+0x22>
 800328e:	6862      	ldr	r2, [r4, #4]
 8003290:	42a3      	cmp	r3, r4
 8003292:	bf0c      	ite	eq
 8003294:	f8c8 2000 	streq.w	r2, [r8]
 8003298:	605a      	strne	r2, [r3, #4]
 800329a:	e7eb      	b.n	8003274 <_malloc_r+0xa8>
 800329c:	4623      	mov	r3, r4
 800329e:	6864      	ldr	r4, [r4, #4]
 80032a0:	e7ae      	b.n	8003200 <_malloc_r+0x34>
 80032a2:	463c      	mov	r4, r7
 80032a4:	687f      	ldr	r7, [r7, #4]
 80032a6:	e7b6      	b.n	8003216 <_malloc_r+0x4a>
 80032a8:	461a      	mov	r2, r3
 80032aa:	685b      	ldr	r3, [r3, #4]
 80032ac:	42a3      	cmp	r3, r4
 80032ae:	d1fb      	bne.n	80032a8 <_malloc_r+0xdc>
 80032b0:	2300      	movs	r3, #0
 80032b2:	6053      	str	r3, [r2, #4]
 80032b4:	e7de      	b.n	8003274 <_malloc_r+0xa8>
 80032b6:	230c      	movs	r3, #12
 80032b8:	6033      	str	r3, [r6, #0]
 80032ba:	4630      	mov	r0, r6
 80032bc:	f000 f80c 	bl	80032d8 <__malloc_unlock>
 80032c0:	e794      	b.n	80031ec <_malloc_r+0x20>
 80032c2:	6005      	str	r5, [r0, #0]
 80032c4:	e7d6      	b.n	8003274 <_malloc_r+0xa8>
 80032c6:	bf00      	nop
 80032c8:	20000354 	.word	0x20000354

080032cc <__malloc_lock>:
 80032cc:	4801      	ldr	r0, [pc, #4]	@ (80032d4 <__malloc_lock+0x8>)
 80032ce:	f7ff bee8 	b.w	80030a2 <__retarget_lock_acquire_recursive>
 80032d2:	bf00      	nop
 80032d4:	2000034c 	.word	0x2000034c

080032d8 <__malloc_unlock>:
 80032d8:	4801      	ldr	r0, [pc, #4]	@ (80032e0 <__malloc_unlock+0x8>)
 80032da:	f7ff bee3 	b.w	80030a4 <__retarget_lock_release_recursive>
 80032de:	bf00      	nop
 80032e0:	2000034c 	.word	0x2000034c

080032e4 <__sflush_r>:
 80032e4:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80032e8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80032ec:	0716      	lsls	r6, r2, #28
 80032ee:	4605      	mov	r5, r0
 80032f0:	460c      	mov	r4, r1
 80032f2:	d454      	bmi.n	800339e <__sflush_r+0xba>
 80032f4:	684b      	ldr	r3, [r1, #4]
 80032f6:	2b00      	cmp	r3, #0
 80032f8:	dc02      	bgt.n	8003300 <__sflush_r+0x1c>
 80032fa:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 80032fc:	2b00      	cmp	r3, #0
 80032fe:	dd48      	ble.n	8003392 <__sflush_r+0xae>
 8003300:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8003302:	2e00      	cmp	r6, #0
 8003304:	d045      	beq.n	8003392 <__sflush_r+0xae>
 8003306:	2300      	movs	r3, #0
 8003308:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800330c:	682f      	ldr	r7, [r5, #0]
 800330e:	6a21      	ldr	r1, [r4, #32]
 8003310:	602b      	str	r3, [r5, #0]
 8003312:	d030      	beq.n	8003376 <__sflush_r+0x92>
 8003314:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8003316:	89a3      	ldrh	r3, [r4, #12]
 8003318:	0759      	lsls	r1, r3, #29
 800331a:	d505      	bpl.n	8003328 <__sflush_r+0x44>
 800331c:	6863      	ldr	r3, [r4, #4]
 800331e:	1ad2      	subs	r2, r2, r3
 8003320:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8003322:	b10b      	cbz	r3, 8003328 <__sflush_r+0x44>
 8003324:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8003326:	1ad2      	subs	r2, r2, r3
 8003328:	2300      	movs	r3, #0
 800332a:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800332c:	6a21      	ldr	r1, [r4, #32]
 800332e:	4628      	mov	r0, r5
 8003330:	47b0      	blx	r6
 8003332:	1c43      	adds	r3, r0, #1
 8003334:	89a3      	ldrh	r3, [r4, #12]
 8003336:	d106      	bne.n	8003346 <__sflush_r+0x62>
 8003338:	6829      	ldr	r1, [r5, #0]
 800333a:	291d      	cmp	r1, #29
 800333c:	d82b      	bhi.n	8003396 <__sflush_r+0xb2>
 800333e:	4a2a      	ldr	r2, [pc, #168]	@ (80033e8 <__sflush_r+0x104>)
 8003340:	40ca      	lsrs	r2, r1
 8003342:	07d6      	lsls	r6, r2, #31
 8003344:	d527      	bpl.n	8003396 <__sflush_r+0xb2>
 8003346:	2200      	movs	r2, #0
 8003348:	6062      	str	r2, [r4, #4]
 800334a:	04d9      	lsls	r1, r3, #19
 800334c:	6922      	ldr	r2, [r4, #16]
 800334e:	6022      	str	r2, [r4, #0]
 8003350:	d504      	bpl.n	800335c <__sflush_r+0x78>
 8003352:	1c42      	adds	r2, r0, #1
 8003354:	d101      	bne.n	800335a <__sflush_r+0x76>
 8003356:	682b      	ldr	r3, [r5, #0]
 8003358:	b903      	cbnz	r3, 800335c <__sflush_r+0x78>
 800335a:	6560      	str	r0, [r4, #84]	@ 0x54
 800335c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800335e:	602f      	str	r7, [r5, #0]
 8003360:	b1b9      	cbz	r1, 8003392 <__sflush_r+0xae>
 8003362:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8003366:	4299      	cmp	r1, r3
 8003368:	d002      	beq.n	8003370 <__sflush_r+0x8c>
 800336a:	4628      	mov	r0, r5
 800336c:	f7ff feba 	bl	80030e4 <_free_r>
 8003370:	2300      	movs	r3, #0
 8003372:	6363      	str	r3, [r4, #52]	@ 0x34
 8003374:	e00d      	b.n	8003392 <__sflush_r+0xae>
 8003376:	2301      	movs	r3, #1
 8003378:	4628      	mov	r0, r5
 800337a:	47b0      	blx	r6
 800337c:	4602      	mov	r2, r0
 800337e:	1c50      	adds	r0, r2, #1
 8003380:	d1c9      	bne.n	8003316 <__sflush_r+0x32>
 8003382:	682b      	ldr	r3, [r5, #0]
 8003384:	2b00      	cmp	r3, #0
 8003386:	d0c6      	beq.n	8003316 <__sflush_r+0x32>
 8003388:	2b1d      	cmp	r3, #29
 800338a:	d001      	beq.n	8003390 <__sflush_r+0xac>
 800338c:	2b16      	cmp	r3, #22
 800338e:	d11e      	bne.n	80033ce <__sflush_r+0xea>
 8003390:	602f      	str	r7, [r5, #0]
 8003392:	2000      	movs	r0, #0
 8003394:	e022      	b.n	80033dc <__sflush_r+0xf8>
 8003396:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800339a:	b21b      	sxth	r3, r3
 800339c:	e01b      	b.n	80033d6 <__sflush_r+0xf2>
 800339e:	690f      	ldr	r7, [r1, #16]
 80033a0:	2f00      	cmp	r7, #0
 80033a2:	d0f6      	beq.n	8003392 <__sflush_r+0xae>
 80033a4:	0793      	lsls	r3, r2, #30
 80033a6:	680e      	ldr	r6, [r1, #0]
 80033a8:	bf08      	it	eq
 80033aa:	694b      	ldreq	r3, [r1, #20]
 80033ac:	600f      	str	r7, [r1, #0]
 80033ae:	bf18      	it	ne
 80033b0:	2300      	movne	r3, #0
 80033b2:	eba6 0807 	sub.w	r8, r6, r7
 80033b6:	608b      	str	r3, [r1, #8]
 80033b8:	f1b8 0f00 	cmp.w	r8, #0
 80033bc:	dde9      	ble.n	8003392 <__sflush_r+0xae>
 80033be:	6a21      	ldr	r1, [r4, #32]
 80033c0:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 80033c2:	4643      	mov	r3, r8
 80033c4:	463a      	mov	r2, r7
 80033c6:	4628      	mov	r0, r5
 80033c8:	47b0      	blx	r6
 80033ca:	2800      	cmp	r0, #0
 80033cc:	dc08      	bgt.n	80033e0 <__sflush_r+0xfc>
 80033ce:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80033d2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80033d6:	81a3      	strh	r3, [r4, #12]
 80033d8:	f04f 30ff 	mov.w	r0, #4294967295
 80033dc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80033e0:	4407      	add	r7, r0
 80033e2:	eba8 0800 	sub.w	r8, r8, r0
 80033e6:	e7e7      	b.n	80033b8 <__sflush_r+0xd4>
 80033e8:	20400001 	.word	0x20400001

080033ec <_fflush_r>:
 80033ec:	b538      	push	{r3, r4, r5, lr}
 80033ee:	690b      	ldr	r3, [r1, #16]
 80033f0:	4605      	mov	r5, r0
 80033f2:	460c      	mov	r4, r1
 80033f4:	b913      	cbnz	r3, 80033fc <_fflush_r+0x10>
 80033f6:	2500      	movs	r5, #0
 80033f8:	4628      	mov	r0, r5
 80033fa:	bd38      	pop	{r3, r4, r5, pc}
 80033fc:	b118      	cbz	r0, 8003406 <_fflush_r+0x1a>
 80033fe:	6a03      	ldr	r3, [r0, #32]
 8003400:	b90b      	cbnz	r3, 8003406 <_fflush_r+0x1a>
 8003402:	f7ff fd5b 	bl	8002ebc <__sinit>
 8003406:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800340a:	2b00      	cmp	r3, #0
 800340c:	d0f3      	beq.n	80033f6 <_fflush_r+0xa>
 800340e:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8003410:	07d0      	lsls	r0, r2, #31
 8003412:	d404      	bmi.n	800341e <_fflush_r+0x32>
 8003414:	0599      	lsls	r1, r3, #22
 8003416:	d402      	bmi.n	800341e <_fflush_r+0x32>
 8003418:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800341a:	f7ff fe42 	bl	80030a2 <__retarget_lock_acquire_recursive>
 800341e:	4628      	mov	r0, r5
 8003420:	4621      	mov	r1, r4
 8003422:	f7ff ff5f 	bl	80032e4 <__sflush_r>
 8003426:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8003428:	07da      	lsls	r2, r3, #31
 800342a:	4605      	mov	r5, r0
 800342c:	d4e4      	bmi.n	80033f8 <_fflush_r+0xc>
 800342e:	89a3      	ldrh	r3, [r4, #12]
 8003430:	059b      	lsls	r3, r3, #22
 8003432:	d4e1      	bmi.n	80033f8 <_fflush_r+0xc>
 8003434:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8003436:	f7ff fe35 	bl	80030a4 <__retarget_lock_release_recursive>
 800343a:	e7dd      	b.n	80033f8 <_fflush_r+0xc>

0800343c <fiprintf>:
 800343c:	b40e      	push	{r1, r2, r3}
 800343e:	b503      	push	{r0, r1, lr}
 8003440:	4601      	mov	r1, r0
 8003442:	ab03      	add	r3, sp, #12
 8003444:	4805      	ldr	r0, [pc, #20]	@ (800345c <fiprintf+0x20>)
 8003446:	f853 2b04 	ldr.w	r2, [r3], #4
 800344a:	6800      	ldr	r0, [r0, #0]
 800344c:	9301      	str	r3, [sp, #4]
 800344e:	f000 f847 	bl	80034e0 <_vfiprintf_r>
 8003452:	b002      	add	sp, #8
 8003454:	f85d eb04 	ldr.w	lr, [sp], #4
 8003458:	b003      	add	sp, #12
 800345a:	4770      	bx	lr
 800345c:	2000003c 	.word	0x2000003c

08003460 <_sbrk_r>:
 8003460:	b538      	push	{r3, r4, r5, lr}
 8003462:	4d06      	ldr	r5, [pc, #24]	@ (800347c <_sbrk_r+0x1c>)
 8003464:	2300      	movs	r3, #0
 8003466:	4604      	mov	r4, r0
 8003468:	4608      	mov	r0, r1
 800346a:	602b      	str	r3, [r5, #0]
 800346c:	f7fd fce6 	bl	8000e3c <_sbrk>
 8003470:	1c43      	adds	r3, r0, #1
 8003472:	d102      	bne.n	800347a <_sbrk_r+0x1a>
 8003474:	682b      	ldr	r3, [r5, #0]
 8003476:	b103      	cbz	r3, 800347a <_sbrk_r+0x1a>
 8003478:	6023      	str	r3, [r4, #0]
 800347a:	bd38      	pop	{r3, r4, r5, pc}
 800347c:	20000348 	.word	0x20000348

08003480 <abort>:
 8003480:	b508      	push	{r3, lr}
 8003482:	2006      	movs	r0, #6
 8003484:	f000 fb8c 	bl	8003ba0 <raise>
 8003488:	2001      	movs	r0, #1
 800348a:	f7fd fc5e 	bl	8000d4a <_exit>

0800348e <__sfputc_r>:
 800348e:	6893      	ldr	r3, [r2, #8]
 8003490:	3b01      	subs	r3, #1
 8003492:	2b00      	cmp	r3, #0
 8003494:	b410      	push	{r4}
 8003496:	6093      	str	r3, [r2, #8]
 8003498:	da08      	bge.n	80034ac <__sfputc_r+0x1e>
 800349a:	6994      	ldr	r4, [r2, #24]
 800349c:	42a3      	cmp	r3, r4
 800349e:	db01      	blt.n	80034a4 <__sfputc_r+0x16>
 80034a0:	290a      	cmp	r1, #10
 80034a2:	d103      	bne.n	80034ac <__sfputc_r+0x1e>
 80034a4:	f85d 4b04 	ldr.w	r4, [sp], #4
 80034a8:	f000 babe 	b.w	8003a28 <__swbuf_r>
 80034ac:	6813      	ldr	r3, [r2, #0]
 80034ae:	1c58      	adds	r0, r3, #1
 80034b0:	6010      	str	r0, [r2, #0]
 80034b2:	7019      	strb	r1, [r3, #0]
 80034b4:	4608      	mov	r0, r1
 80034b6:	f85d 4b04 	ldr.w	r4, [sp], #4
 80034ba:	4770      	bx	lr

080034bc <__sfputs_r>:
 80034bc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80034be:	4606      	mov	r6, r0
 80034c0:	460f      	mov	r7, r1
 80034c2:	4614      	mov	r4, r2
 80034c4:	18d5      	adds	r5, r2, r3
 80034c6:	42ac      	cmp	r4, r5
 80034c8:	d101      	bne.n	80034ce <__sfputs_r+0x12>
 80034ca:	2000      	movs	r0, #0
 80034cc:	e007      	b.n	80034de <__sfputs_r+0x22>
 80034ce:	f814 1b01 	ldrb.w	r1, [r4], #1
 80034d2:	463a      	mov	r2, r7
 80034d4:	4630      	mov	r0, r6
 80034d6:	f7ff ffda 	bl	800348e <__sfputc_r>
 80034da:	1c43      	adds	r3, r0, #1
 80034dc:	d1f3      	bne.n	80034c6 <__sfputs_r+0xa>
 80034de:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

080034e0 <_vfiprintf_r>:
 80034e0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80034e4:	460d      	mov	r5, r1
 80034e6:	b09d      	sub	sp, #116	@ 0x74
 80034e8:	4614      	mov	r4, r2
 80034ea:	4698      	mov	r8, r3
 80034ec:	4606      	mov	r6, r0
 80034ee:	b118      	cbz	r0, 80034f8 <_vfiprintf_r+0x18>
 80034f0:	6a03      	ldr	r3, [r0, #32]
 80034f2:	b90b      	cbnz	r3, 80034f8 <_vfiprintf_r+0x18>
 80034f4:	f7ff fce2 	bl	8002ebc <__sinit>
 80034f8:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80034fa:	07d9      	lsls	r1, r3, #31
 80034fc:	d405      	bmi.n	800350a <_vfiprintf_r+0x2a>
 80034fe:	89ab      	ldrh	r3, [r5, #12]
 8003500:	059a      	lsls	r2, r3, #22
 8003502:	d402      	bmi.n	800350a <_vfiprintf_r+0x2a>
 8003504:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8003506:	f7ff fdcc 	bl	80030a2 <__retarget_lock_acquire_recursive>
 800350a:	89ab      	ldrh	r3, [r5, #12]
 800350c:	071b      	lsls	r3, r3, #28
 800350e:	d501      	bpl.n	8003514 <_vfiprintf_r+0x34>
 8003510:	692b      	ldr	r3, [r5, #16]
 8003512:	b99b      	cbnz	r3, 800353c <_vfiprintf_r+0x5c>
 8003514:	4629      	mov	r1, r5
 8003516:	4630      	mov	r0, r6
 8003518:	f000 fac4 	bl	8003aa4 <__swsetup_r>
 800351c:	b170      	cbz	r0, 800353c <_vfiprintf_r+0x5c>
 800351e:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8003520:	07dc      	lsls	r4, r3, #31
 8003522:	d504      	bpl.n	800352e <_vfiprintf_r+0x4e>
 8003524:	f04f 30ff 	mov.w	r0, #4294967295
 8003528:	b01d      	add	sp, #116	@ 0x74
 800352a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800352e:	89ab      	ldrh	r3, [r5, #12]
 8003530:	0598      	lsls	r0, r3, #22
 8003532:	d4f7      	bmi.n	8003524 <_vfiprintf_r+0x44>
 8003534:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8003536:	f7ff fdb5 	bl	80030a4 <__retarget_lock_release_recursive>
 800353a:	e7f3      	b.n	8003524 <_vfiprintf_r+0x44>
 800353c:	2300      	movs	r3, #0
 800353e:	9309      	str	r3, [sp, #36]	@ 0x24
 8003540:	2320      	movs	r3, #32
 8003542:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8003546:	f8cd 800c 	str.w	r8, [sp, #12]
 800354a:	2330      	movs	r3, #48	@ 0x30
 800354c:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 80036fc <_vfiprintf_r+0x21c>
 8003550:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8003554:	f04f 0901 	mov.w	r9, #1
 8003558:	4623      	mov	r3, r4
 800355a:	469a      	mov	sl, r3
 800355c:	f813 2b01 	ldrb.w	r2, [r3], #1
 8003560:	b10a      	cbz	r2, 8003566 <_vfiprintf_r+0x86>
 8003562:	2a25      	cmp	r2, #37	@ 0x25
 8003564:	d1f9      	bne.n	800355a <_vfiprintf_r+0x7a>
 8003566:	ebba 0b04 	subs.w	fp, sl, r4
 800356a:	d00b      	beq.n	8003584 <_vfiprintf_r+0xa4>
 800356c:	465b      	mov	r3, fp
 800356e:	4622      	mov	r2, r4
 8003570:	4629      	mov	r1, r5
 8003572:	4630      	mov	r0, r6
 8003574:	f7ff ffa2 	bl	80034bc <__sfputs_r>
 8003578:	3001      	adds	r0, #1
 800357a:	f000 80a7 	beq.w	80036cc <_vfiprintf_r+0x1ec>
 800357e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8003580:	445a      	add	r2, fp
 8003582:	9209      	str	r2, [sp, #36]	@ 0x24
 8003584:	f89a 3000 	ldrb.w	r3, [sl]
 8003588:	2b00      	cmp	r3, #0
 800358a:	f000 809f 	beq.w	80036cc <_vfiprintf_r+0x1ec>
 800358e:	2300      	movs	r3, #0
 8003590:	f04f 32ff 	mov.w	r2, #4294967295
 8003594:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8003598:	f10a 0a01 	add.w	sl, sl, #1
 800359c:	9304      	str	r3, [sp, #16]
 800359e:	9307      	str	r3, [sp, #28]
 80035a0:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80035a4:	931a      	str	r3, [sp, #104]	@ 0x68
 80035a6:	4654      	mov	r4, sl
 80035a8:	2205      	movs	r2, #5
 80035aa:	f814 1b01 	ldrb.w	r1, [r4], #1
 80035ae:	4853      	ldr	r0, [pc, #332]	@ (80036fc <_vfiprintf_r+0x21c>)
 80035b0:	f7fc fe0e 	bl	80001d0 <memchr>
 80035b4:	9a04      	ldr	r2, [sp, #16]
 80035b6:	b9d8      	cbnz	r0, 80035f0 <_vfiprintf_r+0x110>
 80035b8:	06d1      	lsls	r1, r2, #27
 80035ba:	bf44      	itt	mi
 80035bc:	2320      	movmi	r3, #32
 80035be:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80035c2:	0713      	lsls	r3, r2, #28
 80035c4:	bf44      	itt	mi
 80035c6:	232b      	movmi	r3, #43	@ 0x2b
 80035c8:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80035cc:	f89a 3000 	ldrb.w	r3, [sl]
 80035d0:	2b2a      	cmp	r3, #42	@ 0x2a
 80035d2:	d015      	beq.n	8003600 <_vfiprintf_r+0x120>
 80035d4:	9a07      	ldr	r2, [sp, #28]
 80035d6:	4654      	mov	r4, sl
 80035d8:	2000      	movs	r0, #0
 80035da:	f04f 0c0a 	mov.w	ip, #10
 80035de:	4621      	mov	r1, r4
 80035e0:	f811 3b01 	ldrb.w	r3, [r1], #1
 80035e4:	3b30      	subs	r3, #48	@ 0x30
 80035e6:	2b09      	cmp	r3, #9
 80035e8:	d94b      	bls.n	8003682 <_vfiprintf_r+0x1a2>
 80035ea:	b1b0      	cbz	r0, 800361a <_vfiprintf_r+0x13a>
 80035ec:	9207      	str	r2, [sp, #28]
 80035ee:	e014      	b.n	800361a <_vfiprintf_r+0x13a>
 80035f0:	eba0 0308 	sub.w	r3, r0, r8
 80035f4:	fa09 f303 	lsl.w	r3, r9, r3
 80035f8:	4313      	orrs	r3, r2
 80035fa:	9304      	str	r3, [sp, #16]
 80035fc:	46a2      	mov	sl, r4
 80035fe:	e7d2      	b.n	80035a6 <_vfiprintf_r+0xc6>
 8003600:	9b03      	ldr	r3, [sp, #12]
 8003602:	1d19      	adds	r1, r3, #4
 8003604:	681b      	ldr	r3, [r3, #0]
 8003606:	9103      	str	r1, [sp, #12]
 8003608:	2b00      	cmp	r3, #0
 800360a:	bfbb      	ittet	lt
 800360c:	425b      	neglt	r3, r3
 800360e:	f042 0202 	orrlt.w	r2, r2, #2
 8003612:	9307      	strge	r3, [sp, #28]
 8003614:	9307      	strlt	r3, [sp, #28]
 8003616:	bfb8      	it	lt
 8003618:	9204      	strlt	r2, [sp, #16]
 800361a:	7823      	ldrb	r3, [r4, #0]
 800361c:	2b2e      	cmp	r3, #46	@ 0x2e
 800361e:	d10a      	bne.n	8003636 <_vfiprintf_r+0x156>
 8003620:	7863      	ldrb	r3, [r4, #1]
 8003622:	2b2a      	cmp	r3, #42	@ 0x2a
 8003624:	d132      	bne.n	800368c <_vfiprintf_r+0x1ac>
 8003626:	9b03      	ldr	r3, [sp, #12]
 8003628:	1d1a      	adds	r2, r3, #4
 800362a:	681b      	ldr	r3, [r3, #0]
 800362c:	9203      	str	r2, [sp, #12]
 800362e:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8003632:	3402      	adds	r4, #2
 8003634:	9305      	str	r3, [sp, #20]
 8003636:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800370c <_vfiprintf_r+0x22c>
 800363a:	7821      	ldrb	r1, [r4, #0]
 800363c:	2203      	movs	r2, #3
 800363e:	4650      	mov	r0, sl
 8003640:	f7fc fdc6 	bl	80001d0 <memchr>
 8003644:	b138      	cbz	r0, 8003656 <_vfiprintf_r+0x176>
 8003646:	9b04      	ldr	r3, [sp, #16]
 8003648:	eba0 000a 	sub.w	r0, r0, sl
 800364c:	2240      	movs	r2, #64	@ 0x40
 800364e:	4082      	lsls	r2, r0
 8003650:	4313      	orrs	r3, r2
 8003652:	3401      	adds	r4, #1
 8003654:	9304      	str	r3, [sp, #16]
 8003656:	f814 1b01 	ldrb.w	r1, [r4], #1
 800365a:	4829      	ldr	r0, [pc, #164]	@ (8003700 <_vfiprintf_r+0x220>)
 800365c:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8003660:	2206      	movs	r2, #6
 8003662:	f7fc fdb5 	bl	80001d0 <memchr>
 8003666:	2800      	cmp	r0, #0
 8003668:	d03f      	beq.n	80036ea <_vfiprintf_r+0x20a>
 800366a:	4b26      	ldr	r3, [pc, #152]	@ (8003704 <_vfiprintf_r+0x224>)
 800366c:	bb1b      	cbnz	r3, 80036b6 <_vfiprintf_r+0x1d6>
 800366e:	9b03      	ldr	r3, [sp, #12]
 8003670:	3307      	adds	r3, #7
 8003672:	f023 0307 	bic.w	r3, r3, #7
 8003676:	3308      	adds	r3, #8
 8003678:	9303      	str	r3, [sp, #12]
 800367a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800367c:	443b      	add	r3, r7
 800367e:	9309      	str	r3, [sp, #36]	@ 0x24
 8003680:	e76a      	b.n	8003558 <_vfiprintf_r+0x78>
 8003682:	fb0c 3202 	mla	r2, ip, r2, r3
 8003686:	460c      	mov	r4, r1
 8003688:	2001      	movs	r0, #1
 800368a:	e7a8      	b.n	80035de <_vfiprintf_r+0xfe>
 800368c:	2300      	movs	r3, #0
 800368e:	3401      	adds	r4, #1
 8003690:	9305      	str	r3, [sp, #20]
 8003692:	4619      	mov	r1, r3
 8003694:	f04f 0c0a 	mov.w	ip, #10
 8003698:	4620      	mov	r0, r4
 800369a:	f810 2b01 	ldrb.w	r2, [r0], #1
 800369e:	3a30      	subs	r2, #48	@ 0x30
 80036a0:	2a09      	cmp	r2, #9
 80036a2:	d903      	bls.n	80036ac <_vfiprintf_r+0x1cc>
 80036a4:	2b00      	cmp	r3, #0
 80036a6:	d0c6      	beq.n	8003636 <_vfiprintf_r+0x156>
 80036a8:	9105      	str	r1, [sp, #20]
 80036aa:	e7c4      	b.n	8003636 <_vfiprintf_r+0x156>
 80036ac:	fb0c 2101 	mla	r1, ip, r1, r2
 80036b0:	4604      	mov	r4, r0
 80036b2:	2301      	movs	r3, #1
 80036b4:	e7f0      	b.n	8003698 <_vfiprintf_r+0x1b8>
 80036b6:	ab03      	add	r3, sp, #12
 80036b8:	9300      	str	r3, [sp, #0]
 80036ba:	462a      	mov	r2, r5
 80036bc:	4b12      	ldr	r3, [pc, #72]	@ (8003708 <_vfiprintf_r+0x228>)
 80036be:	a904      	add	r1, sp, #16
 80036c0:	4630      	mov	r0, r6
 80036c2:	f3af 8000 	nop.w
 80036c6:	4607      	mov	r7, r0
 80036c8:	1c78      	adds	r0, r7, #1
 80036ca:	d1d6      	bne.n	800367a <_vfiprintf_r+0x19a>
 80036cc:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80036ce:	07d9      	lsls	r1, r3, #31
 80036d0:	d405      	bmi.n	80036de <_vfiprintf_r+0x1fe>
 80036d2:	89ab      	ldrh	r3, [r5, #12]
 80036d4:	059a      	lsls	r2, r3, #22
 80036d6:	d402      	bmi.n	80036de <_vfiprintf_r+0x1fe>
 80036d8:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80036da:	f7ff fce3 	bl	80030a4 <__retarget_lock_release_recursive>
 80036de:	89ab      	ldrh	r3, [r5, #12]
 80036e0:	065b      	lsls	r3, r3, #25
 80036e2:	f53f af1f 	bmi.w	8003524 <_vfiprintf_r+0x44>
 80036e6:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80036e8:	e71e      	b.n	8003528 <_vfiprintf_r+0x48>
 80036ea:	ab03      	add	r3, sp, #12
 80036ec:	9300      	str	r3, [sp, #0]
 80036ee:	462a      	mov	r2, r5
 80036f0:	4b05      	ldr	r3, [pc, #20]	@ (8003708 <_vfiprintf_r+0x228>)
 80036f2:	a904      	add	r1, sp, #16
 80036f4:	4630      	mov	r0, r6
 80036f6:	f000 f879 	bl	80037ec <_printf_i>
 80036fa:	e7e4      	b.n	80036c6 <_vfiprintf_r+0x1e6>
 80036fc:	08003db3 	.word	0x08003db3
 8003700:	08003dbd 	.word	0x08003dbd
 8003704:	00000000 	.word	0x00000000
 8003708:	080034bd 	.word	0x080034bd
 800370c:	08003db9 	.word	0x08003db9

08003710 <_printf_common>:
 8003710:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003714:	4616      	mov	r6, r2
 8003716:	4698      	mov	r8, r3
 8003718:	688a      	ldr	r2, [r1, #8]
 800371a:	690b      	ldr	r3, [r1, #16]
 800371c:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8003720:	4293      	cmp	r3, r2
 8003722:	bfb8      	it	lt
 8003724:	4613      	movlt	r3, r2
 8003726:	6033      	str	r3, [r6, #0]
 8003728:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800372c:	4607      	mov	r7, r0
 800372e:	460c      	mov	r4, r1
 8003730:	b10a      	cbz	r2, 8003736 <_printf_common+0x26>
 8003732:	3301      	adds	r3, #1
 8003734:	6033      	str	r3, [r6, #0]
 8003736:	6823      	ldr	r3, [r4, #0]
 8003738:	0699      	lsls	r1, r3, #26
 800373a:	bf42      	ittt	mi
 800373c:	6833      	ldrmi	r3, [r6, #0]
 800373e:	3302      	addmi	r3, #2
 8003740:	6033      	strmi	r3, [r6, #0]
 8003742:	6825      	ldr	r5, [r4, #0]
 8003744:	f015 0506 	ands.w	r5, r5, #6
 8003748:	d106      	bne.n	8003758 <_printf_common+0x48>
 800374a:	f104 0a19 	add.w	sl, r4, #25
 800374e:	68e3      	ldr	r3, [r4, #12]
 8003750:	6832      	ldr	r2, [r6, #0]
 8003752:	1a9b      	subs	r3, r3, r2
 8003754:	42ab      	cmp	r3, r5
 8003756:	dc26      	bgt.n	80037a6 <_printf_common+0x96>
 8003758:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800375c:	6822      	ldr	r2, [r4, #0]
 800375e:	3b00      	subs	r3, #0
 8003760:	bf18      	it	ne
 8003762:	2301      	movne	r3, #1
 8003764:	0692      	lsls	r2, r2, #26
 8003766:	d42b      	bmi.n	80037c0 <_printf_common+0xb0>
 8003768:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800376c:	4641      	mov	r1, r8
 800376e:	4638      	mov	r0, r7
 8003770:	47c8      	blx	r9
 8003772:	3001      	adds	r0, #1
 8003774:	d01e      	beq.n	80037b4 <_printf_common+0xa4>
 8003776:	6823      	ldr	r3, [r4, #0]
 8003778:	6922      	ldr	r2, [r4, #16]
 800377a:	f003 0306 	and.w	r3, r3, #6
 800377e:	2b04      	cmp	r3, #4
 8003780:	bf02      	ittt	eq
 8003782:	68e5      	ldreq	r5, [r4, #12]
 8003784:	6833      	ldreq	r3, [r6, #0]
 8003786:	1aed      	subeq	r5, r5, r3
 8003788:	68a3      	ldr	r3, [r4, #8]
 800378a:	bf0c      	ite	eq
 800378c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8003790:	2500      	movne	r5, #0
 8003792:	4293      	cmp	r3, r2
 8003794:	bfc4      	itt	gt
 8003796:	1a9b      	subgt	r3, r3, r2
 8003798:	18ed      	addgt	r5, r5, r3
 800379a:	2600      	movs	r6, #0
 800379c:	341a      	adds	r4, #26
 800379e:	42b5      	cmp	r5, r6
 80037a0:	d11a      	bne.n	80037d8 <_printf_common+0xc8>
 80037a2:	2000      	movs	r0, #0
 80037a4:	e008      	b.n	80037b8 <_printf_common+0xa8>
 80037a6:	2301      	movs	r3, #1
 80037a8:	4652      	mov	r2, sl
 80037aa:	4641      	mov	r1, r8
 80037ac:	4638      	mov	r0, r7
 80037ae:	47c8      	blx	r9
 80037b0:	3001      	adds	r0, #1
 80037b2:	d103      	bne.n	80037bc <_printf_common+0xac>
 80037b4:	f04f 30ff 	mov.w	r0, #4294967295
 80037b8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80037bc:	3501      	adds	r5, #1
 80037be:	e7c6      	b.n	800374e <_printf_common+0x3e>
 80037c0:	18e1      	adds	r1, r4, r3
 80037c2:	1c5a      	adds	r2, r3, #1
 80037c4:	2030      	movs	r0, #48	@ 0x30
 80037c6:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 80037ca:	4422      	add	r2, r4
 80037cc:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 80037d0:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 80037d4:	3302      	adds	r3, #2
 80037d6:	e7c7      	b.n	8003768 <_printf_common+0x58>
 80037d8:	2301      	movs	r3, #1
 80037da:	4622      	mov	r2, r4
 80037dc:	4641      	mov	r1, r8
 80037de:	4638      	mov	r0, r7
 80037e0:	47c8      	blx	r9
 80037e2:	3001      	adds	r0, #1
 80037e4:	d0e6      	beq.n	80037b4 <_printf_common+0xa4>
 80037e6:	3601      	adds	r6, #1
 80037e8:	e7d9      	b.n	800379e <_printf_common+0x8e>
	...

080037ec <_printf_i>:
 80037ec:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80037f0:	7e0f      	ldrb	r7, [r1, #24]
 80037f2:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 80037f4:	2f78      	cmp	r7, #120	@ 0x78
 80037f6:	4691      	mov	r9, r2
 80037f8:	4680      	mov	r8, r0
 80037fa:	460c      	mov	r4, r1
 80037fc:	469a      	mov	sl, r3
 80037fe:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8003802:	d807      	bhi.n	8003814 <_printf_i+0x28>
 8003804:	2f62      	cmp	r7, #98	@ 0x62
 8003806:	d80a      	bhi.n	800381e <_printf_i+0x32>
 8003808:	2f00      	cmp	r7, #0
 800380a:	f000 80d1 	beq.w	80039b0 <_printf_i+0x1c4>
 800380e:	2f58      	cmp	r7, #88	@ 0x58
 8003810:	f000 80b8 	beq.w	8003984 <_printf_i+0x198>
 8003814:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8003818:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800381c:	e03a      	b.n	8003894 <_printf_i+0xa8>
 800381e:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8003822:	2b15      	cmp	r3, #21
 8003824:	d8f6      	bhi.n	8003814 <_printf_i+0x28>
 8003826:	a101      	add	r1, pc, #4	@ (adr r1, 800382c <_printf_i+0x40>)
 8003828:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800382c:	08003885 	.word	0x08003885
 8003830:	08003899 	.word	0x08003899
 8003834:	08003815 	.word	0x08003815
 8003838:	08003815 	.word	0x08003815
 800383c:	08003815 	.word	0x08003815
 8003840:	08003815 	.word	0x08003815
 8003844:	08003899 	.word	0x08003899
 8003848:	08003815 	.word	0x08003815
 800384c:	08003815 	.word	0x08003815
 8003850:	08003815 	.word	0x08003815
 8003854:	08003815 	.word	0x08003815
 8003858:	08003997 	.word	0x08003997
 800385c:	080038c3 	.word	0x080038c3
 8003860:	08003951 	.word	0x08003951
 8003864:	08003815 	.word	0x08003815
 8003868:	08003815 	.word	0x08003815
 800386c:	080039b9 	.word	0x080039b9
 8003870:	08003815 	.word	0x08003815
 8003874:	080038c3 	.word	0x080038c3
 8003878:	08003815 	.word	0x08003815
 800387c:	08003815 	.word	0x08003815
 8003880:	08003959 	.word	0x08003959
 8003884:	6833      	ldr	r3, [r6, #0]
 8003886:	1d1a      	adds	r2, r3, #4
 8003888:	681b      	ldr	r3, [r3, #0]
 800388a:	6032      	str	r2, [r6, #0]
 800388c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8003890:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8003894:	2301      	movs	r3, #1
 8003896:	e09c      	b.n	80039d2 <_printf_i+0x1e6>
 8003898:	6833      	ldr	r3, [r6, #0]
 800389a:	6820      	ldr	r0, [r4, #0]
 800389c:	1d19      	adds	r1, r3, #4
 800389e:	6031      	str	r1, [r6, #0]
 80038a0:	0606      	lsls	r6, r0, #24
 80038a2:	d501      	bpl.n	80038a8 <_printf_i+0xbc>
 80038a4:	681d      	ldr	r5, [r3, #0]
 80038a6:	e003      	b.n	80038b0 <_printf_i+0xc4>
 80038a8:	0645      	lsls	r5, r0, #25
 80038aa:	d5fb      	bpl.n	80038a4 <_printf_i+0xb8>
 80038ac:	f9b3 5000 	ldrsh.w	r5, [r3]
 80038b0:	2d00      	cmp	r5, #0
 80038b2:	da03      	bge.n	80038bc <_printf_i+0xd0>
 80038b4:	232d      	movs	r3, #45	@ 0x2d
 80038b6:	426d      	negs	r5, r5
 80038b8:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80038bc:	4858      	ldr	r0, [pc, #352]	@ (8003a20 <_printf_i+0x234>)
 80038be:	230a      	movs	r3, #10
 80038c0:	e011      	b.n	80038e6 <_printf_i+0xfa>
 80038c2:	6821      	ldr	r1, [r4, #0]
 80038c4:	6833      	ldr	r3, [r6, #0]
 80038c6:	0608      	lsls	r0, r1, #24
 80038c8:	f853 5b04 	ldr.w	r5, [r3], #4
 80038cc:	d402      	bmi.n	80038d4 <_printf_i+0xe8>
 80038ce:	0649      	lsls	r1, r1, #25
 80038d0:	bf48      	it	mi
 80038d2:	b2ad      	uxthmi	r5, r5
 80038d4:	2f6f      	cmp	r7, #111	@ 0x6f
 80038d6:	4852      	ldr	r0, [pc, #328]	@ (8003a20 <_printf_i+0x234>)
 80038d8:	6033      	str	r3, [r6, #0]
 80038da:	bf14      	ite	ne
 80038dc:	230a      	movne	r3, #10
 80038de:	2308      	moveq	r3, #8
 80038e0:	2100      	movs	r1, #0
 80038e2:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 80038e6:	6866      	ldr	r6, [r4, #4]
 80038e8:	60a6      	str	r6, [r4, #8]
 80038ea:	2e00      	cmp	r6, #0
 80038ec:	db05      	blt.n	80038fa <_printf_i+0x10e>
 80038ee:	6821      	ldr	r1, [r4, #0]
 80038f0:	432e      	orrs	r6, r5
 80038f2:	f021 0104 	bic.w	r1, r1, #4
 80038f6:	6021      	str	r1, [r4, #0]
 80038f8:	d04b      	beq.n	8003992 <_printf_i+0x1a6>
 80038fa:	4616      	mov	r6, r2
 80038fc:	fbb5 f1f3 	udiv	r1, r5, r3
 8003900:	fb03 5711 	mls	r7, r3, r1, r5
 8003904:	5dc7      	ldrb	r7, [r0, r7]
 8003906:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800390a:	462f      	mov	r7, r5
 800390c:	42bb      	cmp	r3, r7
 800390e:	460d      	mov	r5, r1
 8003910:	d9f4      	bls.n	80038fc <_printf_i+0x110>
 8003912:	2b08      	cmp	r3, #8
 8003914:	d10b      	bne.n	800392e <_printf_i+0x142>
 8003916:	6823      	ldr	r3, [r4, #0]
 8003918:	07df      	lsls	r7, r3, #31
 800391a:	d508      	bpl.n	800392e <_printf_i+0x142>
 800391c:	6923      	ldr	r3, [r4, #16]
 800391e:	6861      	ldr	r1, [r4, #4]
 8003920:	4299      	cmp	r1, r3
 8003922:	bfde      	ittt	le
 8003924:	2330      	movle	r3, #48	@ 0x30
 8003926:	f806 3c01 	strble.w	r3, [r6, #-1]
 800392a:	f106 36ff 	addle.w	r6, r6, #4294967295
 800392e:	1b92      	subs	r2, r2, r6
 8003930:	6122      	str	r2, [r4, #16]
 8003932:	f8cd a000 	str.w	sl, [sp]
 8003936:	464b      	mov	r3, r9
 8003938:	aa03      	add	r2, sp, #12
 800393a:	4621      	mov	r1, r4
 800393c:	4640      	mov	r0, r8
 800393e:	f7ff fee7 	bl	8003710 <_printf_common>
 8003942:	3001      	adds	r0, #1
 8003944:	d14a      	bne.n	80039dc <_printf_i+0x1f0>
 8003946:	f04f 30ff 	mov.w	r0, #4294967295
 800394a:	b004      	add	sp, #16
 800394c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003950:	6823      	ldr	r3, [r4, #0]
 8003952:	f043 0320 	orr.w	r3, r3, #32
 8003956:	6023      	str	r3, [r4, #0]
 8003958:	4832      	ldr	r0, [pc, #200]	@ (8003a24 <_printf_i+0x238>)
 800395a:	2778      	movs	r7, #120	@ 0x78
 800395c:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8003960:	6823      	ldr	r3, [r4, #0]
 8003962:	6831      	ldr	r1, [r6, #0]
 8003964:	061f      	lsls	r7, r3, #24
 8003966:	f851 5b04 	ldr.w	r5, [r1], #4
 800396a:	d402      	bmi.n	8003972 <_printf_i+0x186>
 800396c:	065f      	lsls	r7, r3, #25
 800396e:	bf48      	it	mi
 8003970:	b2ad      	uxthmi	r5, r5
 8003972:	6031      	str	r1, [r6, #0]
 8003974:	07d9      	lsls	r1, r3, #31
 8003976:	bf44      	itt	mi
 8003978:	f043 0320 	orrmi.w	r3, r3, #32
 800397c:	6023      	strmi	r3, [r4, #0]
 800397e:	b11d      	cbz	r5, 8003988 <_printf_i+0x19c>
 8003980:	2310      	movs	r3, #16
 8003982:	e7ad      	b.n	80038e0 <_printf_i+0xf4>
 8003984:	4826      	ldr	r0, [pc, #152]	@ (8003a20 <_printf_i+0x234>)
 8003986:	e7e9      	b.n	800395c <_printf_i+0x170>
 8003988:	6823      	ldr	r3, [r4, #0]
 800398a:	f023 0320 	bic.w	r3, r3, #32
 800398e:	6023      	str	r3, [r4, #0]
 8003990:	e7f6      	b.n	8003980 <_printf_i+0x194>
 8003992:	4616      	mov	r6, r2
 8003994:	e7bd      	b.n	8003912 <_printf_i+0x126>
 8003996:	6833      	ldr	r3, [r6, #0]
 8003998:	6825      	ldr	r5, [r4, #0]
 800399a:	6961      	ldr	r1, [r4, #20]
 800399c:	1d18      	adds	r0, r3, #4
 800399e:	6030      	str	r0, [r6, #0]
 80039a0:	062e      	lsls	r6, r5, #24
 80039a2:	681b      	ldr	r3, [r3, #0]
 80039a4:	d501      	bpl.n	80039aa <_printf_i+0x1be>
 80039a6:	6019      	str	r1, [r3, #0]
 80039a8:	e002      	b.n	80039b0 <_printf_i+0x1c4>
 80039aa:	0668      	lsls	r0, r5, #25
 80039ac:	d5fb      	bpl.n	80039a6 <_printf_i+0x1ba>
 80039ae:	8019      	strh	r1, [r3, #0]
 80039b0:	2300      	movs	r3, #0
 80039b2:	6123      	str	r3, [r4, #16]
 80039b4:	4616      	mov	r6, r2
 80039b6:	e7bc      	b.n	8003932 <_printf_i+0x146>
 80039b8:	6833      	ldr	r3, [r6, #0]
 80039ba:	1d1a      	adds	r2, r3, #4
 80039bc:	6032      	str	r2, [r6, #0]
 80039be:	681e      	ldr	r6, [r3, #0]
 80039c0:	6862      	ldr	r2, [r4, #4]
 80039c2:	2100      	movs	r1, #0
 80039c4:	4630      	mov	r0, r6
 80039c6:	f7fc fc03 	bl	80001d0 <memchr>
 80039ca:	b108      	cbz	r0, 80039d0 <_printf_i+0x1e4>
 80039cc:	1b80      	subs	r0, r0, r6
 80039ce:	6060      	str	r0, [r4, #4]
 80039d0:	6863      	ldr	r3, [r4, #4]
 80039d2:	6123      	str	r3, [r4, #16]
 80039d4:	2300      	movs	r3, #0
 80039d6:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80039da:	e7aa      	b.n	8003932 <_printf_i+0x146>
 80039dc:	6923      	ldr	r3, [r4, #16]
 80039de:	4632      	mov	r2, r6
 80039e0:	4649      	mov	r1, r9
 80039e2:	4640      	mov	r0, r8
 80039e4:	47d0      	blx	sl
 80039e6:	3001      	adds	r0, #1
 80039e8:	d0ad      	beq.n	8003946 <_printf_i+0x15a>
 80039ea:	6823      	ldr	r3, [r4, #0]
 80039ec:	079b      	lsls	r3, r3, #30
 80039ee:	d413      	bmi.n	8003a18 <_printf_i+0x22c>
 80039f0:	68e0      	ldr	r0, [r4, #12]
 80039f2:	9b03      	ldr	r3, [sp, #12]
 80039f4:	4298      	cmp	r0, r3
 80039f6:	bfb8      	it	lt
 80039f8:	4618      	movlt	r0, r3
 80039fa:	e7a6      	b.n	800394a <_printf_i+0x15e>
 80039fc:	2301      	movs	r3, #1
 80039fe:	4632      	mov	r2, r6
 8003a00:	4649      	mov	r1, r9
 8003a02:	4640      	mov	r0, r8
 8003a04:	47d0      	blx	sl
 8003a06:	3001      	adds	r0, #1
 8003a08:	d09d      	beq.n	8003946 <_printf_i+0x15a>
 8003a0a:	3501      	adds	r5, #1
 8003a0c:	68e3      	ldr	r3, [r4, #12]
 8003a0e:	9903      	ldr	r1, [sp, #12]
 8003a10:	1a5b      	subs	r3, r3, r1
 8003a12:	42ab      	cmp	r3, r5
 8003a14:	dcf2      	bgt.n	80039fc <_printf_i+0x210>
 8003a16:	e7eb      	b.n	80039f0 <_printf_i+0x204>
 8003a18:	2500      	movs	r5, #0
 8003a1a:	f104 0619 	add.w	r6, r4, #25
 8003a1e:	e7f5      	b.n	8003a0c <_printf_i+0x220>
 8003a20:	08003dc4 	.word	0x08003dc4
 8003a24:	08003dd5 	.word	0x08003dd5

08003a28 <__swbuf_r>:
 8003a28:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003a2a:	460e      	mov	r6, r1
 8003a2c:	4614      	mov	r4, r2
 8003a2e:	4605      	mov	r5, r0
 8003a30:	b118      	cbz	r0, 8003a3a <__swbuf_r+0x12>
 8003a32:	6a03      	ldr	r3, [r0, #32]
 8003a34:	b90b      	cbnz	r3, 8003a3a <__swbuf_r+0x12>
 8003a36:	f7ff fa41 	bl	8002ebc <__sinit>
 8003a3a:	69a3      	ldr	r3, [r4, #24]
 8003a3c:	60a3      	str	r3, [r4, #8]
 8003a3e:	89a3      	ldrh	r3, [r4, #12]
 8003a40:	071a      	lsls	r2, r3, #28
 8003a42:	d501      	bpl.n	8003a48 <__swbuf_r+0x20>
 8003a44:	6923      	ldr	r3, [r4, #16]
 8003a46:	b943      	cbnz	r3, 8003a5a <__swbuf_r+0x32>
 8003a48:	4621      	mov	r1, r4
 8003a4a:	4628      	mov	r0, r5
 8003a4c:	f000 f82a 	bl	8003aa4 <__swsetup_r>
 8003a50:	b118      	cbz	r0, 8003a5a <__swbuf_r+0x32>
 8003a52:	f04f 37ff 	mov.w	r7, #4294967295
 8003a56:	4638      	mov	r0, r7
 8003a58:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8003a5a:	6823      	ldr	r3, [r4, #0]
 8003a5c:	6922      	ldr	r2, [r4, #16]
 8003a5e:	1a98      	subs	r0, r3, r2
 8003a60:	6963      	ldr	r3, [r4, #20]
 8003a62:	b2f6      	uxtb	r6, r6
 8003a64:	4283      	cmp	r3, r0
 8003a66:	4637      	mov	r7, r6
 8003a68:	dc05      	bgt.n	8003a76 <__swbuf_r+0x4e>
 8003a6a:	4621      	mov	r1, r4
 8003a6c:	4628      	mov	r0, r5
 8003a6e:	f7ff fcbd 	bl	80033ec <_fflush_r>
 8003a72:	2800      	cmp	r0, #0
 8003a74:	d1ed      	bne.n	8003a52 <__swbuf_r+0x2a>
 8003a76:	68a3      	ldr	r3, [r4, #8]
 8003a78:	3b01      	subs	r3, #1
 8003a7a:	60a3      	str	r3, [r4, #8]
 8003a7c:	6823      	ldr	r3, [r4, #0]
 8003a7e:	1c5a      	adds	r2, r3, #1
 8003a80:	6022      	str	r2, [r4, #0]
 8003a82:	701e      	strb	r6, [r3, #0]
 8003a84:	6962      	ldr	r2, [r4, #20]
 8003a86:	1c43      	adds	r3, r0, #1
 8003a88:	429a      	cmp	r2, r3
 8003a8a:	d004      	beq.n	8003a96 <__swbuf_r+0x6e>
 8003a8c:	89a3      	ldrh	r3, [r4, #12]
 8003a8e:	07db      	lsls	r3, r3, #31
 8003a90:	d5e1      	bpl.n	8003a56 <__swbuf_r+0x2e>
 8003a92:	2e0a      	cmp	r6, #10
 8003a94:	d1df      	bne.n	8003a56 <__swbuf_r+0x2e>
 8003a96:	4621      	mov	r1, r4
 8003a98:	4628      	mov	r0, r5
 8003a9a:	f7ff fca7 	bl	80033ec <_fflush_r>
 8003a9e:	2800      	cmp	r0, #0
 8003aa0:	d0d9      	beq.n	8003a56 <__swbuf_r+0x2e>
 8003aa2:	e7d6      	b.n	8003a52 <__swbuf_r+0x2a>

08003aa4 <__swsetup_r>:
 8003aa4:	b538      	push	{r3, r4, r5, lr}
 8003aa6:	4b29      	ldr	r3, [pc, #164]	@ (8003b4c <__swsetup_r+0xa8>)
 8003aa8:	4605      	mov	r5, r0
 8003aaa:	6818      	ldr	r0, [r3, #0]
 8003aac:	460c      	mov	r4, r1
 8003aae:	b118      	cbz	r0, 8003ab8 <__swsetup_r+0x14>
 8003ab0:	6a03      	ldr	r3, [r0, #32]
 8003ab2:	b90b      	cbnz	r3, 8003ab8 <__swsetup_r+0x14>
 8003ab4:	f7ff fa02 	bl	8002ebc <__sinit>
 8003ab8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8003abc:	0719      	lsls	r1, r3, #28
 8003abe:	d422      	bmi.n	8003b06 <__swsetup_r+0x62>
 8003ac0:	06da      	lsls	r2, r3, #27
 8003ac2:	d407      	bmi.n	8003ad4 <__swsetup_r+0x30>
 8003ac4:	2209      	movs	r2, #9
 8003ac6:	602a      	str	r2, [r5, #0]
 8003ac8:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8003acc:	81a3      	strh	r3, [r4, #12]
 8003ace:	f04f 30ff 	mov.w	r0, #4294967295
 8003ad2:	e033      	b.n	8003b3c <__swsetup_r+0x98>
 8003ad4:	0758      	lsls	r0, r3, #29
 8003ad6:	d512      	bpl.n	8003afe <__swsetup_r+0x5a>
 8003ad8:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8003ada:	b141      	cbz	r1, 8003aee <__swsetup_r+0x4a>
 8003adc:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8003ae0:	4299      	cmp	r1, r3
 8003ae2:	d002      	beq.n	8003aea <__swsetup_r+0x46>
 8003ae4:	4628      	mov	r0, r5
 8003ae6:	f7ff fafd 	bl	80030e4 <_free_r>
 8003aea:	2300      	movs	r3, #0
 8003aec:	6363      	str	r3, [r4, #52]	@ 0x34
 8003aee:	89a3      	ldrh	r3, [r4, #12]
 8003af0:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8003af4:	81a3      	strh	r3, [r4, #12]
 8003af6:	2300      	movs	r3, #0
 8003af8:	6063      	str	r3, [r4, #4]
 8003afa:	6923      	ldr	r3, [r4, #16]
 8003afc:	6023      	str	r3, [r4, #0]
 8003afe:	89a3      	ldrh	r3, [r4, #12]
 8003b00:	f043 0308 	orr.w	r3, r3, #8
 8003b04:	81a3      	strh	r3, [r4, #12]
 8003b06:	6923      	ldr	r3, [r4, #16]
 8003b08:	b94b      	cbnz	r3, 8003b1e <__swsetup_r+0x7a>
 8003b0a:	89a3      	ldrh	r3, [r4, #12]
 8003b0c:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8003b10:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003b14:	d003      	beq.n	8003b1e <__swsetup_r+0x7a>
 8003b16:	4621      	mov	r1, r4
 8003b18:	4628      	mov	r0, r5
 8003b1a:	f000 f883 	bl	8003c24 <__smakebuf_r>
 8003b1e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8003b22:	f013 0201 	ands.w	r2, r3, #1
 8003b26:	d00a      	beq.n	8003b3e <__swsetup_r+0x9a>
 8003b28:	2200      	movs	r2, #0
 8003b2a:	60a2      	str	r2, [r4, #8]
 8003b2c:	6962      	ldr	r2, [r4, #20]
 8003b2e:	4252      	negs	r2, r2
 8003b30:	61a2      	str	r2, [r4, #24]
 8003b32:	6922      	ldr	r2, [r4, #16]
 8003b34:	b942      	cbnz	r2, 8003b48 <__swsetup_r+0xa4>
 8003b36:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8003b3a:	d1c5      	bne.n	8003ac8 <__swsetup_r+0x24>
 8003b3c:	bd38      	pop	{r3, r4, r5, pc}
 8003b3e:	0799      	lsls	r1, r3, #30
 8003b40:	bf58      	it	pl
 8003b42:	6962      	ldrpl	r2, [r4, #20]
 8003b44:	60a2      	str	r2, [r4, #8]
 8003b46:	e7f4      	b.n	8003b32 <__swsetup_r+0x8e>
 8003b48:	2000      	movs	r0, #0
 8003b4a:	e7f7      	b.n	8003b3c <__swsetup_r+0x98>
 8003b4c:	2000003c 	.word	0x2000003c

08003b50 <_raise_r>:
 8003b50:	291f      	cmp	r1, #31
 8003b52:	b538      	push	{r3, r4, r5, lr}
 8003b54:	4605      	mov	r5, r0
 8003b56:	460c      	mov	r4, r1
 8003b58:	d904      	bls.n	8003b64 <_raise_r+0x14>
 8003b5a:	2316      	movs	r3, #22
 8003b5c:	6003      	str	r3, [r0, #0]
 8003b5e:	f04f 30ff 	mov.w	r0, #4294967295
 8003b62:	bd38      	pop	{r3, r4, r5, pc}
 8003b64:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8003b66:	b112      	cbz	r2, 8003b6e <_raise_r+0x1e>
 8003b68:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8003b6c:	b94b      	cbnz	r3, 8003b82 <_raise_r+0x32>
 8003b6e:	4628      	mov	r0, r5
 8003b70:	f000 f830 	bl	8003bd4 <_getpid_r>
 8003b74:	4622      	mov	r2, r4
 8003b76:	4601      	mov	r1, r0
 8003b78:	4628      	mov	r0, r5
 8003b7a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8003b7e:	f000 b817 	b.w	8003bb0 <_kill_r>
 8003b82:	2b01      	cmp	r3, #1
 8003b84:	d00a      	beq.n	8003b9c <_raise_r+0x4c>
 8003b86:	1c59      	adds	r1, r3, #1
 8003b88:	d103      	bne.n	8003b92 <_raise_r+0x42>
 8003b8a:	2316      	movs	r3, #22
 8003b8c:	6003      	str	r3, [r0, #0]
 8003b8e:	2001      	movs	r0, #1
 8003b90:	e7e7      	b.n	8003b62 <_raise_r+0x12>
 8003b92:	2100      	movs	r1, #0
 8003b94:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8003b98:	4620      	mov	r0, r4
 8003b9a:	4798      	blx	r3
 8003b9c:	2000      	movs	r0, #0
 8003b9e:	e7e0      	b.n	8003b62 <_raise_r+0x12>

08003ba0 <raise>:
 8003ba0:	4b02      	ldr	r3, [pc, #8]	@ (8003bac <raise+0xc>)
 8003ba2:	4601      	mov	r1, r0
 8003ba4:	6818      	ldr	r0, [r3, #0]
 8003ba6:	f7ff bfd3 	b.w	8003b50 <_raise_r>
 8003baa:	bf00      	nop
 8003bac:	2000003c 	.word	0x2000003c

08003bb0 <_kill_r>:
 8003bb0:	b538      	push	{r3, r4, r5, lr}
 8003bb2:	4d07      	ldr	r5, [pc, #28]	@ (8003bd0 <_kill_r+0x20>)
 8003bb4:	2300      	movs	r3, #0
 8003bb6:	4604      	mov	r4, r0
 8003bb8:	4608      	mov	r0, r1
 8003bba:	4611      	mov	r1, r2
 8003bbc:	602b      	str	r3, [r5, #0]
 8003bbe:	f7fd f8b4 	bl	8000d2a <_kill>
 8003bc2:	1c43      	adds	r3, r0, #1
 8003bc4:	d102      	bne.n	8003bcc <_kill_r+0x1c>
 8003bc6:	682b      	ldr	r3, [r5, #0]
 8003bc8:	b103      	cbz	r3, 8003bcc <_kill_r+0x1c>
 8003bca:	6023      	str	r3, [r4, #0]
 8003bcc:	bd38      	pop	{r3, r4, r5, pc}
 8003bce:	bf00      	nop
 8003bd0:	20000348 	.word	0x20000348

08003bd4 <_getpid_r>:
 8003bd4:	f7fd b8a1 	b.w	8000d1a <_getpid>

08003bd8 <__swhatbuf_r>:
 8003bd8:	b570      	push	{r4, r5, r6, lr}
 8003bda:	460c      	mov	r4, r1
 8003bdc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003be0:	2900      	cmp	r1, #0
 8003be2:	b096      	sub	sp, #88	@ 0x58
 8003be4:	4615      	mov	r5, r2
 8003be6:	461e      	mov	r6, r3
 8003be8:	da0d      	bge.n	8003c06 <__swhatbuf_r+0x2e>
 8003bea:	89a3      	ldrh	r3, [r4, #12]
 8003bec:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8003bf0:	f04f 0100 	mov.w	r1, #0
 8003bf4:	bf14      	ite	ne
 8003bf6:	2340      	movne	r3, #64	@ 0x40
 8003bf8:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8003bfc:	2000      	movs	r0, #0
 8003bfe:	6031      	str	r1, [r6, #0]
 8003c00:	602b      	str	r3, [r5, #0]
 8003c02:	b016      	add	sp, #88	@ 0x58
 8003c04:	bd70      	pop	{r4, r5, r6, pc}
 8003c06:	466a      	mov	r2, sp
 8003c08:	f000 f848 	bl	8003c9c <_fstat_r>
 8003c0c:	2800      	cmp	r0, #0
 8003c0e:	dbec      	blt.n	8003bea <__swhatbuf_r+0x12>
 8003c10:	9901      	ldr	r1, [sp, #4]
 8003c12:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8003c16:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8003c1a:	4259      	negs	r1, r3
 8003c1c:	4159      	adcs	r1, r3
 8003c1e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8003c22:	e7eb      	b.n	8003bfc <__swhatbuf_r+0x24>

08003c24 <__smakebuf_r>:
 8003c24:	898b      	ldrh	r3, [r1, #12]
 8003c26:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8003c28:	079d      	lsls	r5, r3, #30
 8003c2a:	4606      	mov	r6, r0
 8003c2c:	460c      	mov	r4, r1
 8003c2e:	d507      	bpl.n	8003c40 <__smakebuf_r+0x1c>
 8003c30:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8003c34:	6023      	str	r3, [r4, #0]
 8003c36:	6123      	str	r3, [r4, #16]
 8003c38:	2301      	movs	r3, #1
 8003c3a:	6163      	str	r3, [r4, #20]
 8003c3c:	b003      	add	sp, #12
 8003c3e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003c40:	ab01      	add	r3, sp, #4
 8003c42:	466a      	mov	r2, sp
 8003c44:	f7ff ffc8 	bl	8003bd8 <__swhatbuf_r>
 8003c48:	9f00      	ldr	r7, [sp, #0]
 8003c4a:	4605      	mov	r5, r0
 8003c4c:	4639      	mov	r1, r7
 8003c4e:	4630      	mov	r0, r6
 8003c50:	f7ff fabc 	bl	80031cc <_malloc_r>
 8003c54:	b948      	cbnz	r0, 8003c6a <__smakebuf_r+0x46>
 8003c56:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8003c5a:	059a      	lsls	r2, r3, #22
 8003c5c:	d4ee      	bmi.n	8003c3c <__smakebuf_r+0x18>
 8003c5e:	f023 0303 	bic.w	r3, r3, #3
 8003c62:	f043 0302 	orr.w	r3, r3, #2
 8003c66:	81a3      	strh	r3, [r4, #12]
 8003c68:	e7e2      	b.n	8003c30 <__smakebuf_r+0xc>
 8003c6a:	89a3      	ldrh	r3, [r4, #12]
 8003c6c:	6020      	str	r0, [r4, #0]
 8003c6e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003c72:	81a3      	strh	r3, [r4, #12]
 8003c74:	9b01      	ldr	r3, [sp, #4]
 8003c76:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8003c7a:	b15b      	cbz	r3, 8003c94 <__smakebuf_r+0x70>
 8003c7c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8003c80:	4630      	mov	r0, r6
 8003c82:	f000 f81d 	bl	8003cc0 <_isatty_r>
 8003c86:	b128      	cbz	r0, 8003c94 <__smakebuf_r+0x70>
 8003c88:	89a3      	ldrh	r3, [r4, #12]
 8003c8a:	f023 0303 	bic.w	r3, r3, #3
 8003c8e:	f043 0301 	orr.w	r3, r3, #1
 8003c92:	81a3      	strh	r3, [r4, #12]
 8003c94:	89a3      	ldrh	r3, [r4, #12]
 8003c96:	431d      	orrs	r5, r3
 8003c98:	81a5      	strh	r5, [r4, #12]
 8003c9a:	e7cf      	b.n	8003c3c <__smakebuf_r+0x18>

08003c9c <_fstat_r>:
 8003c9c:	b538      	push	{r3, r4, r5, lr}
 8003c9e:	4d07      	ldr	r5, [pc, #28]	@ (8003cbc <_fstat_r+0x20>)
 8003ca0:	2300      	movs	r3, #0
 8003ca2:	4604      	mov	r4, r0
 8003ca4:	4608      	mov	r0, r1
 8003ca6:	4611      	mov	r1, r2
 8003ca8:	602b      	str	r3, [r5, #0]
 8003caa:	f7fd f89e 	bl	8000dea <_fstat>
 8003cae:	1c43      	adds	r3, r0, #1
 8003cb0:	d102      	bne.n	8003cb8 <_fstat_r+0x1c>
 8003cb2:	682b      	ldr	r3, [r5, #0]
 8003cb4:	b103      	cbz	r3, 8003cb8 <_fstat_r+0x1c>
 8003cb6:	6023      	str	r3, [r4, #0]
 8003cb8:	bd38      	pop	{r3, r4, r5, pc}
 8003cba:	bf00      	nop
 8003cbc:	20000348 	.word	0x20000348

08003cc0 <_isatty_r>:
 8003cc0:	b538      	push	{r3, r4, r5, lr}
 8003cc2:	4d06      	ldr	r5, [pc, #24]	@ (8003cdc <_isatty_r+0x1c>)
 8003cc4:	2300      	movs	r3, #0
 8003cc6:	4604      	mov	r4, r0
 8003cc8:	4608      	mov	r0, r1
 8003cca:	602b      	str	r3, [r5, #0]
 8003ccc:	f7fd f89d 	bl	8000e0a <_isatty>
 8003cd0:	1c43      	adds	r3, r0, #1
 8003cd2:	d102      	bne.n	8003cda <_isatty_r+0x1a>
 8003cd4:	682b      	ldr	r3, [r5, #0]
 8003cd6:	b103      	cbz	r3, 8003cda <_isatty_r+0x1a>
 8003cd8:	6023      	str	r3, [r4, #0]
 8003cda:	bd38      	pop	{r3, r4, r5, pc}
 8003cdc:	20000348 	.word	0x20000348

08003ce0 <_init>:
 8003ce0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003ce2:	bf00      	nop
 8003ce4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003ce6:	bc08      	pop	{r3}
 8003ce8:	469e      	mov	lr, r3
 8003cea:	4770      	bx	lr

08003cec <_fini>:
 8003cec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003cee:	bf00      	nop
 8003cf0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003cf2:	bc08      	pop	{r3}
 8003cf4:	469e      	mov	lr, r3
 8003cf6:	4770      	bx	lr
