INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/giand/Documents/MIT/Senior_Fall/6.111/gims-labyrinth/gims_labyrinth/gims_labyrinth.srcs/sources_1/new/dilation.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dilation
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/giand/Documents/MIT/Senior_Fall/6.111/gims-labyrinth/gims_labyrinth/gims_labyrinth.srcs/sources_1/new/divider.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/giand/Documents/MIT/Senior_Fall/6.111/gims-labyrinth/gims_labyrinth/gims_labyrinth.srcs/sources_1/new/erosion.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module erosion
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/giand/Documents/MIT/Senior_Fall/6.111/gims-labyrinth/gims_labyrinth/gims_labyrinth.srcs/sources_1/new/rgb_2_hsv.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rgb_2_hsv
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/giand/Documents/MIT/Senior_Fall/6.111/gims-labyrinth/gims_labyrinth/gims_labyrinth.srcs/sources_1/new/signal_processing.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signal_processing
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/giand/Documents/MIT/Senior_Fall/6.111/gims-labyrinth/gims_labyrinth/gims_labyrinth.srcs/sources_1/new/thresholder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module thresholder
WARNING: [VRFC 10-937] initial value of parameter H_LOW is omitted [C:/Users/giand/Documents/MIT/Senior_Fall/6.111/gims-labyrinth/gims_labyrinth/gims_labyrinth.srcs/sources_1/new/thresholder.sv:23]
WARNING: [VRFC 10-937] initial value of parameter S_LOW is omitted [C:/Users/giand/Documents/MIT/Senior_Fall/6.111/gims-labyrinth/gims_labyrinth/gims_labyrinth.srcs/sources_1/new/thresholder.sv:24]
WARNING: [VRFC 10-937] initial value of parameter V_LOW is omitted [C:/Users/giand/Documents/MIT/Senior_Fall/6.111/gims-labyrinth/gims_labyrinth/gims_labyrinth.srcs/sources_1/new/thresholder.sv:25]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/giand/Documents/MIT/Senior_Fall/6.111/gims-labyrinth/gims_labyrinth/gims_labyrinth.srcs/sim_1/new/image_processing_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module image_processing_tb
