<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">
<html><head><meta http-equiv="Content-Type" content="text/html;charset=iso-8859-1">
<title>DesignWare USB 2.0 OTG Controller (DWC_otg) Device Driver: gintsts_data Union Reference</title>
<link href="doxygen.css" rel="stylesheet" type="text/css">
<link href="tabs.css" rel="stylesheet" type="text/css">
</head><body>
<!-- Generated by Doxygen 1.4.7 -->
<div class="tabs">
  <ul>
    <li><a href="main.html"><span>Main&nbsp;Page</span></a></li>
    <li id="current"><a href="annotated.html"><span>Data&nbsp;Structures</span></a></li>
    <li><a href="files.html"><span>Files</span></a></li>
    <li><a href="pages.html"><span>Related&nbsp;Pages</span></a></li>
  </ul></div>
<div class="tabs">
  <ul>
    <li><a href="annotated.html"><span>Data&nbsp;Structures</span></a></li>
    <li><a href="functions.html"><span>Data&nbsp;Fields</span></a></li>
  </ul></div>
<h1>gintsts_data Union Reference</h1><!-- doxytag: class="gintsts_data" -->This union represents the bit fields of the Core Interrupt Register (GINTSTS).  
<a href="#_details">More...</a>
<p>
<code>#include &lt;<a class="el" href="dwc__otg__regs_8h-source.html">dwc_otg_regs.h</a>&gt;</code>
<p>
<table border="0" cellpadding="0" cellspacing="0">
<tr><td></td></tr>
<tr><td colspan="2"><br><h2>Data Fields</h2></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="379f34f5a95628b735e3a965f9cea12d"></a><!-- doxytag: member="gintsts_data::d32" ref="379f34f5a95628b735e3a965f9cea12d" args="" -->
uint32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="uniongintsts__data.html#379f34f5a95628b735e3a965f9cea12d">d32</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">raw register data <br></td></tr>
<tr><td class="memItemLeft" nowrap><a class="anchor" name="781da5558468e5dbdc93ae95e4cb872e"></a><!-- doxytag: member="gintsts_data::b" ref="781da5558468e5dbdc93ae95e4cb872e" args="" -->
struct {</td></tr>

<tr><td class="memItemLeft" nowrap>&nbsp;&nbsp;&nbsp;unsigned&nbsp;&nbsp;&nbsp;<a class="el" href="uniongintsts__data.html#f0815c8bea0a37c98b12a08481b2980c">curmode</a>:1</td></tr>

<tr><td class="memItemLeft" nowrap>&nbsp;&nbsp;&nbsp;unsigned&nbsp;&nbsp;&nbsp;<a class="el" href="uniongintsts__data.html#5fda463a80eb6927b2b875d64e8a0753">modemismatch</a>:1</td></tr>

<tr><td class="memItemLeft" nowrap>&nbsp;&nbsp;&nbsp;unsigned&nbsp;&nbsp;&nbsp;<a class="el" href="uniongintsts__data.html#7934c11c40b0b60137edbdaa2be45542">otgintr</a>:1</td></tr>

<tr><td class="memItemLeft" nowrap>&nbsp;&nbsp;&nbsp;unsigned&nbsp;&nbsp;&nbsp;<a class="el" href="uniongintsts__data.html#3f6ba377d6b1449884bb4da1b155c61b">sofintr</a>:1</td></tr>

<tr><td class="memItemLeft" nowrap>&nbsp;&nbsp;&nbsp;unsigned&nbsp;&nbsp;&nbsp;<a class="el" href="uniongintsts__data.html#7595576956c3a0ced9ea387880943012">rxstsqlvl</a>:1</td></tr>

<tr><td class="memItemLeft" nowrap>&nbsp;&nbsp;&nbsp;unsigned&nbsp;&nbsp;&nbsp;<a class="el" href="uniongintsts__data.html#adebf5ff5bdf69a2bcf0bd4b2ba55ef4">nptxfempty</a>:1</td></tr>

<tr><td class="memItemLeft" nowrap>&nbsp;&nbsp;&nbsp;unsigned&nbsp;&nbsp;&nbsp;<a class="el" href="uniongintsts__data.html#15a2e362768704ab6143fea33fc8755b">ginnakeff</a>:1</td></tr>

<tr><td class="memItemLeft" nowrap>&nbsp;&nbsp;&nbsp;unsigned&nbsp;&nbsp;&nbsp;<a class="el" href="uniongintsts__data.html#5fd87ed0462f444df968567f310488f7">goutnakeff</a>:1</td></tr>

<tr><td class="memItemLeft" nowrap>&nbsp;&nbsp;&nbsp;unsigned&nbsp;&nbsp;&nbsp;<a class="el" href="uniongintsts__data.html#704fa166643640f4c9b6c6de037d860a">reserved8</a>:1</td></tr>

<tr><td class="memItemLeft" nowrap>&nbsp;&nbsp;&nbsp;unsigned&nbsp;&nbsp;&nbsp;<a class="el" href="uniongintsts__data.html#2e8bd51ad285fd46db48f9fb5bbb7993">i2cintr</a>:1</td></tr>

<tr><td class="memItemLeft" nowrap>&nbsp;&nbsp;&nbsp;unsigned&nbsp;&nbsp;&nbsp;<a class="el" href="uniongintsts__data.html#2659c4ea7b295a089ee498b21b44992b">erlysuspend</a>:1</td></tr>

<tr><td class="memItemLeft" nowrap>&nbsp;&nbsp;&nbsp;unsigned&nbsp;&nbsp;&nbsp;<a class="el" href="uniongintsts__data.html#de67a7536cdb9305e24f05d771708bce">usbsuspend</a>:1</td></tr>

<tr><td class="memItemLeft" nowrap>&nbsp;&nbsp;&nbsp;unsigned&nbsp;&nbsp;&nbsp;<a class="el" href="uniongintsts__data.html#76926be659d963c79dbcec91e25ce8ed">usbreset</a>:1</td></tr>

<tr><td class="memItemLeft" nowrap>&nbsp;&nbsp;&nbsp;unsigned&nbsp;&nbsp;&nbsp;<a class="el" href="uniongintsts__data.html#84e707787b50ee3867786c8e0995f41e">enumdone</a>:1</td></tr>

<tr><td class="memItemLeft" nowrap>&nbsp;&nbsp;&nbsp;unsigned&nbsp;&nbsp;&nbsp;<a class="el" href="uniongintsts__data.html#e6e931e1d6226dc110a98cd42c9a8e5f">isooutdrop</a>:1</td></tr>

<tr><td class="memItemLeft" nowrap>&nbsp;&nbsp;&nbsp;unsigned&nbsp;&nbsp;&nbsp;<a class="el" href="uniongintsts__data.html#a731c93eb9e131fadde92da363a85527">eopframe</a>:1</td></tr>

<tr><td class="memItemLeft" nowrap>&nbsp;&nbsp;&nbsp;unsigned&nbsp;&nbsp;&nbsp;<a class="el" href="uniongintsts__data.html#912b165c3b774baedd294b678df9c2c0">intokenrx</a>:1</td></tr>

<tr><td class="memItemLeft" nowrap>&nbsp;&nbsp;&nbsp;unsigned&nbsp;&nbsp;&nbsp;<a class="el" href="uniongintsts__data.html#c30e01457b826afc318e5d76e9dfdded">epmismatch</a>:1</td></tr>

<tr><td class="memItemLeft" nowrap>&nbsp;&nbsp;&nbsp;unsigned&nbsp;&nbsp;&nbsp;<a class="el" href="uniongintsts__data.html#e4e48a2a194cf95d934800a85c12784f">inepint</a>:1</td></tr>

<tr><td class="memItemLeft" nowrap>&nbsp;&nbsp;&nbsp;unsigned&nbsp;&nbsp;&nbsp;<a class="el" href="uniongintsts__data.html#58c08d29fa4b120748eb01b0d989facf">outepintr</a>:1</td></tr>

<tr><td class="memItemLeft" nowrap>&nbsp;&nbsp;&nbsp;unsigned&nbsp;&nbsp;&nbsp;<a class="el" href="uniongintsts__data.html#6a2b4a287af4632cec2207fe6fb91e86">incomplisoin</a>:1</td></tr>

<tr><td class="memItemLeft" nowrap>&nbsp;&nbsp;&nbsp;unsigned&nbsp;&nbsp;&nbsp;<a class="el" href="uniongintsts__data.html#519e2237cad3f43ebb7665e8d24c0180">incomplisoout</a>:1</td></tr>

<tr><td class="memItemLeft" nowrap>&nbsp;&nbsp;&nbsp;unsigned&nbsp;&nbsp;&nbsp;<a class="el" href="uniongintsts__data.html#dbb68c65fa6a899acf2bf74dac94790e">reserved22_23</a>:2</td></tr>

<tr><td class="memItemLeft" nowrap>&nbsp;&nbsp;&nbsp;unsigned&nbsp;&nbsp;&nbsp;<a class="el" href="uniongintsts__data.html#7490e48c2c93d20c182f00161f18b8e5">portintr</a>:1</td></tr>

<tr><td class="memItemLeft" nowrap>&nbsp;&nbsp;&nbsp;unsigned&nbsp;&nbsp;&nbsp;<a class="el" href="uniongintsts__data.html#e02f1a50b20ed1c4248fd76e155147e8">hcintr</a>:1</td></tr>

<tr><td class="memItemLeft" nowrap>&nbsp;&nbsp;&nbsp;unsigned&nbsp;&nbsp;&nbsp;<a class="el" href="uniongintsts__data.html#54ed752629e9b8916507beca28d76162">ptxfempty</a>:1</td></tr>

<tr><td class="memItemLeft" nowrap>&nbsp;&nbsp;&nbsp;unsigned&nbsp;&nbsp;&nbsp;<a class="el" href="uniongintsts__data.html#50e73e91df681c835de50f8276058829">lpmtranrcvd</a>:1</td></tr>

<tr><td class="memItemLeft" nowrap>&nbsp;&nbsp;&nbsp;unsigned&nbsp;&nbsp;&nbsp;<a class="el" href="uniongintsts__data.html#86b8b53e53486db96a8faf6307c248df">conidstschng</a>:1</td></tr>

<tr><td class="memItemLeft" nowrap>&nbsp;&nbsp;&nbsp;unsigned&nbsp;&nbsp;&nbsp;<a class="el" href="uniongintsts__data.html#45d8d681263dcfc7c2b6cf30ee689f28">disconnect</a>:1</td></tr>

<tr><td class="memItemLeft" nowrap>&nbsp;&nbsp;&nbsp;unsigned&nbsp;&nbsp;&nbsp;<a class="el" href="uniongintsts__data.html#c8b14c042daab677d0c4ae691d573995">sessreqintr</a>:1</td></tr>

<tr><td class="memItemLeft" nowrap>&nbsp;&nbsp;&nbsp;unsigned&nbsp;&nbsp;&nbsp;<a class="el" href="uniongintsts__data.html#d2e845fd68f2e8abe6b7445dbde9d2a4">wkupintr</a>:1</td></tr>

<tr><td class="memItemLeft" nowrap valign="top">}&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="uniongintsts__data.html#781da5558468e5dbdc93ae95e4cb872e">b</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">register bits <br></td></tr>
</table>
<hr><a name="_details"></a><h2>Detailed Description</h2>
This union represents the bit fields of the Core Interrupt Register (GINTSTS). 
<p>
Set/clear the bits using the bit fields then write the <em>d32</em> value to the register. 
<p>

<p>
Definition at line <a class="el" href="dwc__otg__regs_8h-source.html#l00555">555</a> of file <a class="el" href="dwc__otg__regs_8h-source.html">dwc_otg_regs.h</a>.<hr>The documentation for this union was generated from the following file:<ul>
<li><a class="el" href="dwc__otg__regs_8h-source.html">dwc_otg_regs.h</a></ul>
<hr size="1"><address style="align: right;"><small>Generated on Tue May 5 02:22:49 2009 for DesignWare USB 2.0 OTG Controller (DWC_otg) Device Driver by&nbsp;
<a href="http://www.doxygen.org/index.html">
<img src="doxygen.png" alt="doxygen" align="middle" border="0"></a> 1.4.7 </small></address>
</body>
</html>
