Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Sat Jun  7 11:48:07 2025
| Host         : Heigke running 64-bit Ubuntu 22.04.5 LTS
| Command      : report_control_sets -verbose -file uart_debug_top_control_sets_placed.rpt
| Design       : uart_debug_top
| Device       : xc7a100t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    21 |
|    Minimum number of control sets                        |    21 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    29 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    21 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     2 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |    11 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     1 |
| >= 16              |     4 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              15 |            8 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              10 |            6 |
| Yes          | No                    | No                     |             112 |           33 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              74 |           26 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------+-------------------------------------+------------------+------------------+----------------+--------------+
|     Clock Signal     |            Enable Signal            | Set/Reset Signal | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------------+-------------------------------------+------------------+------------------+----------------+--------------+
|  clk100mhz_IBUF_BUFG | U_TX/tx_o_i_1_n_0                   | u_cmd_proc/rst_w |                1 |              1 |         1.00 |
|  clk100mhz_IBUF_BUFG | u_cmd_proc/tx_cnt[3]_i_1_n_0        | u_cmd_proc/rst_w |                2 |              4 |         2.00 |
|  clk100mhz_IBUF_BUFG | U_RX/rx_stb                         | U_RX/SR[0]       |                3 |              5 |         1.67 |
|  clk100mhz_IBUF_BUFG | U_TX/E[0]                           |                  |                6 |              7 |         1.17 |
|  clk100mhz_IBUF_BUFG | u_cmd_proc/cmd_buffer[7][7]_i_1_n_0 |                  |                3 |              8 |         2.67 |
|  clk100mhz_IBUF_BUFG | U_RX/E[0]                           |                  |                2 |              8 |         4.00 |
|  clk100mhz_IBUF_BUFG | u_cmd_proc/cmd_buffer[6][7]_i_1_n_0 |                  |                1 |              8 |         8.00 |
|  clk100mhz_IBUF_BUFG | u_cmd_proc/cmd_buffer[4][7]_i_1_n_0 |                  |                1 |              8 |         8.00 |
|  clk100mhz_IBUF_BUFG | u_cmd_proc/cmd_buffer[5][7]_i_1_n_0 |                  |                2 |              8 |         4.00 |
|  clk100mhz_IBUF_BUFG | u_cmd_proc/cmd_buffer[2][7]_i_1_n_0 |                  |                2 |              8 |         4.00 |
|  clk100mhz_IBUF_BUFG | U_RX/data_o[7]_i_1_n_0              |                  |                2 |              8 |         4.00 |
|  clk100mhz_IBUF_BUFG | u_cmd_proc/cmd_buffer[1][7]_i_1_n_0 |                  |                2 |              8 |         4.00 |
|  clk100mhz_IBUF_BUFG | u_cmd_proc/cmd_buffer               |                  |                2 |              8 |         4.00 |
|  clk100mhz_IBUF_BUFG | u_cmd_proc/cmd_buffer[3][7]_i_1_n_0 |                  |                2 |              8 |         4.00 |
|  clk100mhz_IBUF_BUFG | U_TX/shift[8]_i_1_n_0               |                  |                4 |              9 |         2.25 |
|  clk100mhz_IBUF_BUFG |                                     | u_cmd_proc/rst_w |                6 |             10 |         1.67 |
|  clk100mhz_IBUF_BUFG |                                     |                  |                8 |             15 |         1.88 |
|  clk100mhz_IBUF_BUFG | U_RX/clk_cnt_0                      | u_cmd_proc/rst_w |                4 |             16 |         4.00 |
|  clk100mhz_IBUF_BUFG | U_TX/tx_busy                        | u_cmd_proc/SR[0] |                5 |             16 |         3.20 |
|  clk100mhz_IBUF_BUFG | rst_w0                              |                  |                4 |             16 |         4.00 |
|  clk100mhz_IBUF_BUFG | u_cmd_proc/timing_twr               | u_cmd_proc/rst_w |               11 |             32 |         2.91 |
+----------------------+-------------------------------------+------------------+------------------+----------------+--------------+


