<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">

<html lang="en">

<head>
  <meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
  <title>LCOV - 6.4 - dev/pci/drm/radeon/ci_dpm.c</title>
  <link rel="stylesheet" type="text/css" href="../../../../gcov.css">
</head>

<body>

  <table width="100%" border=0 cellspacing=0 cellpadding=0>
    <tr><td class="title">LCOV - code coverage report</td></tr>
    <tr><td class="ruler"><img src="../../../../glass.png" width=3 height=3 alt=""></td></tr>

    <tr>
      <td width="100%">
        <table cellpadding=1 border=0 width="100%">
          <tr>
            <td width="10%" class="headerItem">Current view:</td>
            <td width="35%" class="headerValue"><a href="../../../../index.html">top level</a> - <a href="index.html">dev/pci/drm/radeon</a> - ci_dpm.c<span style="font-size: 80%;"> (source / <a href="ci_dpm.c.func-sort-c.html">functions</a>)</span></td>
            <td width="5%"></td>
            <td width="15%"></td>
            <td width="10%" class="headerCovTableHead">Hit</td>
            <td width="10%" class="headerCovTableHead">Total</td>
            <td width="15%" class="headerCovTableHead">Coverage</td>
          </tr>
          <tr>
            <td class="headerItem">Test:</td>
            <td class="headerValue">6.4</td>
            <td></td>
            <td class="headerItem">Lines:</td>
            <td class="headerCovTableEntry">0</td>
            <td class="headerCovTableEntry">3422</td>
            <td class="headerCovTableEntryLo">0.0 %</td>
          </tr>
          <tr>
            <td class="headerItem">Date:</td>
            <td class="headerValue">2018-10-19 03:25:38</td>
            <td></td>
            <td class="headerItem">Functions:</td>
            <td class="headerCovTableEntry">0</td>
            <td class="headerCovTableEntry">190</td>
            <td class="headerCovTableEntryLo">0.0 %</td>
          </tr>
          <tr>
            <td class="headerItem">Legend:</td>
            <td class="headerValueLeg">            Lines:
            <span class="coverLegendCov">hit</span>
            <span class="coverLegendNoCov">not hit</span>
</td>
            <td></td>
          </tr>
          <tr><td><img src="../../../../glass.png" width=3 height=3 alt=""></td></tr>
        </table>
      </td>
    </tr>

    <tr><td class="ruler"><img src="../../../../glass.png" width=3 height=3 alt=""></td></tr>
  </table>

  <table cellpadding=0 cellspacing=0 border=0>
    <tr>
      <td><br></td>
    </tr>
    <tr>
      <td>
<pre class="sourceHeading">          Line data    Source code</pre>
<pre class="source">
<a name="1"><span class="lineNum">       1 </span>            : /*</a>
<span class="lineNum">       2 </span>            :  * Copyright 2013 Advanced Micro Devices, Inc.
<span class="lineNum">       3 </span>            :  *
<span class="lineNum">       4 </span>            :  * Permission is hereby granted, free of charge, to any person obtaining a
<span class="lineNum">       5 </span>            :  * copy of this software and associated documentation files (the &quot;Software&quot;),
<span class="lineNum">       6 </span>            :  * to deal in the Software without restriction, including without limitation
<span class="lineNum">       7 </span>            :  * the rights to use, copy, modify, merge, publish, distribute, sublicense,
<span class="lineNum">       8 </span>            :  * and/or sell copies of the Software, and to permit persons to whom the
<span class="lineNum">       9 </span>            :  * Software is furnished to do so, subject to the following conditions:
<span class="lineNum">      10 </span>            :  *
<span class="lineNum">      11 </span>            :  * The above copyright notice and this permission notice shall be included in
<span class="lineNum">      12 </span>            :  * all copies or substantial portions of the Software.
<span class="lineNum">      13 </span>            :  *
<span class="lineNum">      14 </span>            :  * THE SOFTWARE IS PROVIDED &quot;AS IS&quot;, WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
<span class="lineNum">      15 </span>            :  * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
<span class="lineNum">      16 </span>            :  * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT.  IN NO EVENT SHALL
<span class="lineNum">      17 </span>            :  * THE COPYRIGHT HOLDER(S) OR AUTHOR(S) BE LIABLE FOR ANY CLAIM, DAMAGES OR
<span class="lineNum">      18 </span>            :  * OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE,
<span class="lineNum">      19 </span>            :  * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR
<span class="lineNum">      20 </span>            :  * OTHER DEALINGS IN THE SOFTWARE.
<span class="lineNum">      21 </span>            :  *
<span class="lineNum">      22 </span>            :  */
<span class="lineNum">      23 </span>            : 
<span class="lineNum">      24 </span>            : #include &lt;dev/pci/drm/drmP.h&gt;
<span class="lineNum">      25 </span>            : #include &quot;radeon.h&quot;
<span class="lineNum">      26 </span>            : #include &quot;radeon_asic.h&quot;
<span class="lineNum">      27 </span>            : #include &quot;radeon_ucode.h&quot;
<span class="lineNum">      28 </span>            : #include &quot;cikd.h&quot;
<span class="lineNum">      29 </span>            : #include &quot;r600_dpm.h&quot;
<span class="lineNum">      30 </span>            : #include &quot;ci_dpm.h&quot;
<span class="lineNum">      31 </span>            : #include &quot;atom.h&quot;
<span class="lineNum">      32 </span>            : 
<span class="lineNum">      33 </span>            : #define MC_CG_ARB_FREQ_F0           0x0a
<span class="lineNum">      34 </span>            : #define MC_CG_ARB_FREQ_F1           0x0b
<span class="lineNum">      35 </span>            : #define MC_CG_ARB_FREQ_F2           0x0c
<span class="lineNum">      36 </span>            : #define MC_CG_ARB_FREQ_F3           0x0d
<span class="lineNum">      37 </span>            : 
<span class="lineNum">      38 </span>            : #define SMC_RAM_END 0x40000
<span class="lineNum">      39 </span>            : 
<span class="lineNum">      40 </span>            : #define VOLTAGE_SCALE               4
<span class="lineNum">      41 </span>            : #define VOLTAGE_VID_OFFSET_SCALE1    625
<span class="lineNum">      42 </span>            : #define VOLTAGE_VID_OFFSET_SCALE2    100
<span class="lineNum">      43 </span>            : 
<span class="lineNum">      44 </span>            : static const struct ci_pt_defaults defaults_hawaii_xt =
<span class="lineNum">      45 </span>            : {
<span class="lineNum">      46 </span>            :         1, 0xF, 0xFD, 0x19, 5, 0x14, 0, 0xB0000,
<span class="lineNum">      47 </span>            :         { 0x2E,  0x00,  0x00,  0x88,  0x00,  0x00,  0x72,  0x60,  0x51,  0xA7,  0x79,  0x6B,  0x90,  0xBD,  0x79  },
<span class="lineNum">      48 </span>            :         { 0x217, 0x217, 0x217, 0x242, 0x242, 0x242, 0x269, 0x269, 0x269, 0x2A1, 0x2A1, 0x2A1, 0x2C9, 0x2C9, 0x2C9 }
<span class="lineNum">      49 </span>            : };
<span class="lineNum">      50 </span>            : 
<span class="lineNum">      51 </span>            : static const struct ci_pt_defaults defaults_hawaii_pro =
<span class="lineNum">      52 </span>            : {
<span class="lineNum">      53 </span>            :         1, 0xF, 0xFD, 0x19, 5, 0x14, 0, 0x65062,
<span class="lineNum">      54 </span>            :         { 0x2E,  0x00,  0x00,  0x88,  0x00,  0x00,  0x72,  0x60,  0x51,  0xA7,  0x79,  0x6B,  0x90,  0xBD,  0x79  },
<span class="lineNum">      55 </span>            :         { 0x217, 0x217, 0x217, 0x242, 0x242, 0x242, 0x269, 0x269, 0x269, 0x2A1, 0x2A1, 0x2A1, 0x2C9, 0x2C9, 0x2C9 }
<span class="lineNum">      56 </span>            : };
<span class="lineNum">      57 </span>            : 
<span class="lineNum">      58 </span>            : static const struct ci_pt_defaults defaults_bonaire_xt =
<span class="lineNum">      59 </span>            : {
<span class="lineNum">      60 </span>            :         1, 0xF, 0xFD, 0x19, 5, 45, 0, 0xB0000,
<span class="lineNum">      61 </span>            :         { 0x79,  0x253, 0x25D, 0xAE,  0x72,  0x80,  0x83,  0x86,  0x6F,  0xC8,  0xC9,  0xC9,  0x2F,  0x4D,  0x61  },
<span class="lineNum">      62 </span>            :         { 0x17C, 0x172, 0x180, 0x1BC, 0x1B3, 0x1BD, 0x206, 0x200, 0x203, 0x25D, 0x25A, 0x255, 0x2C3, 0x2C5, 0x2B4 }
<span class="lineNum">      63 </span>            : };
<span class="lineNum">      64 </span>            : 
<span class="lineNum">      65 </span>            : static const struct ci_pt_defaults defaults_bonaire_pro =
<span class="lineNum">      66 </span>            : {
<span class="lineNum">      67 </span>            :         1, 0xF, 0xFD, 0x19, 5, 45, 0, 0x65062,
<span class="lineNum">      68 </span>            :         { 0x8C,  0x23F, 0x244, 0xA6,  0x83,  0x85,  0x86,  0x86,  0x83,  0xDB,  0xDB,  0xDA,  0x67,  0x60,  0x5F  },
<span class="lineNum">      69 </span>            :         { 0x187, 0x193, 0x193, 0x1C7, 0x1D1, 0x1D1, 0x210, 0x219, 0x219, 0x266, 0x26C, 0x26C, 0x2C9, 0x2CB, 0x2CB }
<span class="lineNum">      70 </span>            : };
<span class="lineNum">      71 </span>            : 
<span class="lineNum">      72 </span>            : static const struct ci_pt_defaults defaults_saturn_xt =
<span class="lineNum">      73 </span>            : {
<span class="lineNum">      74 </span>            :         1, 0xF, 0xFD, 0x19, 5, 55, 0, 0x70000,
<span class="lineNum">      75 </span>            :         { 0x8C,  0x247, 0x249, 0xA6,  0x80,  0x81,  0x8B,  0x89,  0x86,  0xC9,  0xCA,  0xC9,  0x4D,  0x4D,  0x4D  },
<span class="lineNum">      76 </span>            :         { 0x187, 0x187, 0x187, 0x1C7, 0x1C7, 0x1C7, 0x210, 0x210, 0x210, 0x266, 0x266, 0x266, 0x2C9, 0x2C9, 0x2C9 }
<span class="lineNum">      77 </span>            : };
<span class="lineNum">      78 </span>            : 
<span class="lineNum">      79 </span>            : static const struct ci_pt_defaults defaults_saturn_pro =
<span class="lineNum">      80 </span>            : {
<span class="lineNum">      81 </span>            :         1, 0xF, 0xFD, 0x19, 5, 55, 0, 0x30000,
<span class="lineNum">      82 </span>            :         { 0x96,  0x21D, 0x23B, 0xA1,  0x85,  0x87,  0x83,  0x84,  0x81,  0xE6,  0xE6,  0xE6,  0x71,  0x6A,  0x6A  },
<span class="lineNum">      83 </span>            :         { 0x193, 0x19E, 0x19E, 0x1D2, 0x1DC, 0x1DC, 0x21A, 0x223, 0x223, 0x26E, 0x27E, 0x274, 0x2CF, 0x2D2, 0x2D2 }
<span class="lineNum">      84 </span>            : };
<span class="lineNum">      85 </span>            : 
<span class="lineNum">      86 </span>            : static const struct ci_pt_config_reg didt_config_ci[] =
<span class="lineNum">      87 </span>            : {
<span class="lineNum">      88 </span>            :         { 0x10, 0x000000ff, 0, 0x0, CISLANDS_CONFIGREG_DIDT_IND },
<span class="lineNum">      89 </span>            :         { 0x10, 0x0000ff00, 8, 0x0, CISLANDS_CONFIGREG_DIDT_IND },
<span class="lineNum">      90 </span>            :         { 0x10, 0x00ff0000, 16, 0x0, CISLANDS_CONFIGREG_DIDT_IND },
<span class="lineNum">      91 </span>            :         { 0x10, 0xff000000, 24, 0x0, CISLANDS_CONFIGREG_DIDT_IND },
<span class="lineNum">      92 </span>            :         { 0x11, 0x000000ff, 0, 0x0, CISLANDS_CONFIGREG_DIDT_IND },
<span class="lineNum">      93 </span>            :         { 0x11, 0x0000ff00, 8, 0x0, CISLANDS_CONFIGREG_DIDT_IND },
<span class="lineNum">      94 </span>            :         { 0x11, 0x00ff0000, 16, 0x0, CISLANDS_CONFIGREG_DIDT_IND },
<span class="lineNum">      95 </span>            :         { 0x11, 0xff000000, 24, 0x0, CISLANDS_CONFIGREG_DIDT_IND },
<span class="lineNum">      96 </span>            :         { 0x12, 0x000000ff, 0, 0x0, CISLANDS_CONFIGREG_DIDT_IND },
<span class="lineNum">      97 </span>            :         { 0x12, 0x0000ff00, 8, 0x0, CISLANDS_CONFIGREG_DIDT_IND },
<span class="lineNum">      98 </span>            :         { 0x12, 0x00ff0000, 16, 0x0, CISLANDS_CONFIGREG_DIDT_IND },
<span class="lineNum">      99 </span>            :         { 0x12, 0xff000000, 24, 0x0, CISLANDS_CONFIGREG_DIDT_IND },
<span class="lineNum">     100 </span>            :         { 0x2, 0x00003fff, 0, 0x4, CISLANDS_CONFIGREG_DIDT_IND },
<span class="lineNum">     101 </span>            :         { 0x2, 0x03ff0000, 16, 0x80, CISLANDS_CONFIGREG_DIDT_IND },
<span class="lineNum">     102 </span>            :         { 0x2, 0x78000000, 27, 0x3, CISLANDS_CONFIGREG_DIDT_IND },
<span class="lineNum">     103 </span>            :         { 0x1, 0x0000ffff, 0, 0x3FFF, CISLANDS_CONFIGREG_DIDT_IND },
<span class="lineNum">     104 </span>            :         { 0x1, 0xffff0000, 16, 0x3FFF, CISLANDS_CONFIGREG_DIDT_IND },
<span class="lineNum">     105 </span>            :         { 0x0, 0x00000001, 0, 0x0, CISLANDS_CONFIGREG_DIDT_IND },
<span class="lineNum">     106 </span>            :         { 0x30, 0x000000ff, 0, 0x0, CISLANDS_CONFIGREG_DIDT_IND },
<span class="lineNum">     107 </span>            :         { 0x30, 0x0000ff00, 8, 0x0, CISLANDS_CONFIGREG_DIDT_IND },
<span class="lineNum">     108 </span>            :         { 0x30, 0x00ff0000, 16, 0x0, CISLANDS_CONFIGREG_DIDT_IND },
<span class="lineNum">     109 </span>            :         { 0x30, 0xff000000, 24, 0x0, CISLANDS_CONFIGREG_DIDT_IND },
<span class="lineNum">     110 </span>            :         { 0x31, 0x000000ff, 0, 0x0, CISLANDS_CONFIGREG_DIDT_IND },
<span class="lineNum">     111 </span>            :         { 0x31, 0x0000ff00, 8, 0x0, CISLANDS_CONFIGREG_DIDT_IND },
<span class="lineNum">     112 </span>            :         { 0x31, 0x00ff0000, 16, 0x0, CISLANDS_CONFIGREG_DIDT_IND },
<span class="lineNum">     113 </span>            :         { 0x31, 0xff000000, 24, 0x0, CISLANDS_CONFIGREG_DIDT_IND },
<span class="lineNum">     114 </span>            :         { 0x32, 0x000000ff, 0, 0x0, CISLANDS_CONFIGREG_DIDT_IND },
<span class="lineNum">     115 </span>            :         { 0x32, 0x0000ff00, 8, 0x0, CISLANDS_CONFIGREG_DIDT_IND },
<span class="lineNum">     116 </span>            :         { 0x32, 0x00ff0000, 16, 0x0, CISLANDS_CONFIGREG_DIDT_IND },
<span class="lineNum">     117 </span>            :         { 0x32, 0xff000000, 24, 0x0, CISLANDS_CONFIGREG_DIDT_IND },
<span class="lineNum">     118 </span>            :         { 0x22, 0x00003fff, 0, 0x4, CISLANDS_CONFIGREG_DIDT_IND },
<span class="lineNum">     119 </span>            :         { 0x22, 0x03ff0000, 16, 0x80, CISLANDS_CONFIGREG_DIDT_IND },
<span class="lineNum">     120 </span>            :         { 0x22, 0x78000000, 27, 0x3, CISLANDS_CONFIGREG_DIDT_IND },
<span class="lineNum">     121 </span>            :         { 0x21, 0x0000ffff, 0, 0x3FFF, CISLANDS_CONFIGREG_DIDT_IND },
<span class="lineNum">     122 </span>            :         { 0x21, 0xffff0000, 16, 0x3FFF, CISLANDS_CONFIGREG_DIDT_IND },
<span class="lineNum">     123 </span>            :         { 0x20, 0x00000001, 0, 0x0, CISLANDS_CONFIGREG_DIDT_IND },
<span class="lineNum">     124 </span>            :         { 0x50, 0x000000ff, 0, 0x0, CISLANDS_CONFIGREG_DIDT_IND },
<span class="lineNum">     125 </span>            :         { 0x50, 0x0000ff00, 8, 0x0, CISLANDS_CONFIGREG_DIDT_IND },
<span class="lineNum">     126 </span>            :         { 0x50, 0x00ff0000, 16, 0x0, CISLANDS_CONFIGREG_DIDT_IND },
<span class="lineNum">     127 </span>            :         { 0x50, 0xff000000, 24, 0x0, CISLANDS_CONFIGREG_DIDT_IND },
<span class="lineNum">     128 </span>            :         { 0x51, 0x000000ff, 0, 0x0, CISLANDS_CONFIGREG_DIDT_IND },
<span class="lineNum">     129 </span>            :         { 0x51, 0x0000ff00, 8, 0x0, CISLANDS_CONFIGREG_DIDT_IND },
<span class="lineNum">     130 </span>            :         { 0x51, 0x00ff0000, 16, 0x0, CISLANDS_CONFIGREG_DIDT_IND },
<span class="lineNum">     131 </span>            :         { 0x51, 0xff000000, 24, 0x0, CISLANDS_CONFIGREG_DIDT_IND },
<span class="lineNum">     132 </span>            :         { 0x52, 0x000000ff, 0, 0x0, CISLANDS_CONFIGREG_DIDT_IND },
<span class="lineNum">     133 </span>            :         { 0x52, 0x0000ff00, 8, 0x0, CISLANDS_CONFIGREG_DIDT_IND },
<span class="lineNum">     134 </span>            :         { 0x52, 0x00ff0000, 16, 0x0, CISLANDS_CONFIGREG_DIDT_IND },
<span class="lineNum">     135 </span>            :         { 0x52, 0xff000000, 24, 0x0, CISLANDS_CONFIGREG_DIDT_IND },
<span class="lineNum">     136 </span>            :         { 0x42, 0x00003fff, 0, 0x4, CISLANDS_CONFIGREG_DIDT_IND },
<span class="lineNum">     137 </span>            :         { 0x42, 0x03ff0000, 16, 0x80, CISLANDS_CONFIGREG_DIDT_IND },
<span class="lineNum">     138 </span>            :         { 0x42, 0x78000000, 27, 0x3, CISLANDS_CONFIGREG_DIDT_IND },
<span class="lineNum">     139 </span>            :         { 0x41, 0x0000ffff, 0, 0x3FFF, CISLANDS_CONFIGREG_DIDT_IND },
<span class="lineNum">     140 </span>            :         { 0x41, 0xffff0000, 16, 0x3FFF, CISLANDS_CONFIGREG_DIDT_IND },
<span class="lineNum">     141 </span>            :         { 0x40, 0x00000001, 0, 0x0, CISLANDS_CONFIGREG_DIDT_IND },
<span class="lineNum">     142 </span>            :         { 0x70, 0x000000ff, 0, 0x0, CISLANDS_CONFIGREG_DIDT_IND },
<span class="lineNum">     143 </span>            :         { 0x70, 0x0000ff00, 8, 0x0, CISLANDS_CONFIGREG_DIDT_IND },
<span class="lineNum">     144 </span>            :         { 0x70, 0x00ff0000, 16, 0x0, CISLANDS_CONFIGREG_DIDT_IND },
<span class="lineNum">     145 </span>            :         { 0x70, 0xff000000, 24, 0x0, CISLANDS_CONFIGREG_DIDT_IND },
<span class="lineNum">     146 </span>            :         { 0x71, 0x000000ff, 0, 0x0, CISLANDS_CONFIGREG_DIDT_IND },
<span class="lineNum">     147 </span>            :         { 0x71, 0x0000ff00, 8, 0x0, CISLANDS_CONFIGREG_DIDT_IND },
<span class="lineNum">     148 </span>            :         { 0x71, 0x00ff0000, 16, 0x0, CISLANDS_CONFIGREG_DIDT_IND },
<span class="lineNum">     149 </span>            :         { 0x71, 0xff000000, 24, 0x0, CISLANDS_CONFIGREG_DIDT_IND },
<span class="lineNum">     150 </span>            :         { 0x72, 0x000000ff, 0, 0x0, CISLANDS_CONFIGREG_DIDT_IND },
<span class="lineNum">     151 </span>            :         { 0x72, 0x0000ff00, 8, 0x0, CISLANDS_CONFIGREG_DIDT_IND },
<span class="lineNum">     152 </span>            :         { 0x72, 0x00ff0000, 16, 0x0, CISLANDS_CONFIGREG_DIDT_IND },
<span class="lineNum">     153 </span>            :         { 0x72, 0xff000000, 24, 0x0, CISLANDS_CONFIGREG_DIDT_IND },
<span class="lineNum">     154 </span>            :         { 0x62, 0x00003fff, 0, 0x4, CISLANDS_CONFIGREG_DIDT_IND },
<span class="lineNum">     155 </span>            :         { 0x62, 0x03ff0000, 16, 0x80, CISLANDS_CONFIGREG_DIDT_IND },
<span class="lineNum">     156 </span>            :         { 0x62, 0x78000000, 27, 0x3, CISLANDS_CONFIGREG_DIDT_IND },
<span class="lineNum">     157 </span>            :         { 0x61, 0x0000ffff, 0, 0x3FFF, CISLANDS_CONFIGREG_DIDT_IND },
<span class="lineNum">     158 </span>            :         { 0x61, 0xffff0000, 16, 0x3FFF, CISLANDS_CONFIGREG_DIDT_IND },
<span class="lineNum">     159 </span>            :         { 0x60, 0x00000001, 0, 0x0, CISLANDS_CONFIGREG_DIDT_IND },
<span class="lineNum">     160 </span>            :         { 0xFFFFFFFF }
<span class="lineNum">     161 </span>            : };
<span class="lineNum">     162 </span>            : 
<span class="lineNum">     163 </span>            : extern u8 rv770_get_memory_module_index(struct radeon_device *rdev);
<span class="lineNum">     164 </span>            : extern int ni_copy_and_switch_arb_sets(struct radeon_device *rdev,
<span class="lineNum">     165 </span>            :                                        u32 arb_freq_src, u32 arb_freq_dest);
<span class="lineNum">     166 </span>            : extern u8 si_get_ddr3_mclk_frequency_ratio(u32 memory_clock);
<span class="lineNum">     167 </span>            : extern u8 si_get_mclk_frequency_ratio(u32 memory_clock, bool strobe_mode);
<span class="lineNum">     168 </span>            : extern void si_trim_voltage_table_to_fit_state_table(struct radeon_device *rdev,
<span class="lineNum">     169 </span>            :                                                      u32 max_voltage_steps,
<span class="lineNum">     170 </span>            :                                                      struct atom_voltage_table *voltage_table);
<span class="lineNum">     171 </span>            : extern void cik_enter_rlc_safe_mode(struct radeon_device *rdev);
<span class="lineNum">     172 </span>            : extern void cik_exit_rlc_safe_mode(struct radeon_device *rdev);
<span class="lineNum">     173 </span>            : extern int ci_mc_load_microcode(struct radeon_device *rdev);
<span class="lineNum">     174 </span>            : extern void cik_update_cg(struct radeon_device *rdev,
<span class="lineNum">     175 </span>            :                           u32 block, bool enable);
<span class="lineNum">     176 </span>            : 
<span class="lineNum">     177 </span>            : static int ci_get_std_voltage_value_sidd(struct radeon_device *rdev,
<span class="lineNum">     178 </span>            :                                          struct atom_voltage_table_entry *voltage_table,
<span class="lineNum">     179 </span>            :                                          u16 *std_voltage_hi_sidd, u16 *std_voltage_lo_sidd);
<span class="lineNum">     180 </span>            : static int ci_set_power_limit(struct radeon_device *rdev, u32 n);
<span class="lineNum">     181 </span>            : static int ci_set_overdrive_target_tdp(struct radeon_device *rdev,
<span class="lineNum">     182 </span>            :                                        u32 target_tdp);
<span class="lineNum">     183 </span>            : static int ci_update_uvd_dpm(struct radeon_device *rdev, bool gate);
<span class="lineNum">     184 </span>            : 
<span class="lineNum">     185 </span>            : static PPSMC_Result ci_send_msg_to_smc_with_parameter(struct radeon_device *rdev,
<span class="lineNum">     186 </span>            :                                                       PPSMC_Msg msg, u32 parameter);
<span class="lineNum">     187 </span>            : 
<span class="lineNum">     188 </span>            : static void ci_thermal_start_smc_fan_control(struct radeon_device *rdev);
<a name="189"><span class="lineNum">     189 </span>            : static void ci_fan_ctrl_set_default_mode(struct radeon_device *rdev);</a>
<span class="lineNum">     190 </span>            : 
<span class="lineNum">     191 </span><span class="lineNoCov">          0 : static struct ci_power_info *ci_get_pi(struct radeon_device *rdev)</span>
<span class="lineNum">     192 </span>            : {
<span class="lineNum">     193 </span><span class="lineNoCov">          0 :         struct ci_power_info *pi = rdev-&gt;pm.dpm.priv;</span>
<span class="lineNum">     194 </span>            : 
<span class="lineNum">     195 </span><span class="lineNoCov">          0 :         return pi;</span>
<a name="196"><span class="lineNum">     196 </span>            : }</a>
<span class="lineNum">     197 </span>            : 
<span class="lineNum">     198 </span><span class="lineNoCov">          0 : static struct ci_ps *ci_get_ps(struct radeon_ps *rps)</span>
<span class="lineNum">     199 </span>            : {
<span class="lineNum">     200 </span><span class="lineNoCov">          0 :         struct ci_ps *ps = rps-&gt;ps_priv;</span>
<span class="lineNum">     201 </span>            : 
<span class="lineNum">     202 </span><span class="lineNoCov">          0 :         return ps;</span>
<a name="203"><span class="lineNum">     203 </span>            : }</a>
<span class="lineNum">     204 </span>            : 
<span class="lineNum">     205 </span><span class="lineNoCov">          0 : static void ci_initialize_powertune_defaults(struct radeon_device *rdev)</span>
<span class="lineNum">     206 </span>            : {
<span class="lineNum">     207 </span><span class="lineNoCov">          0 :         struct ci_power_info *pi = ci_get_pi(rdev);</span>
<span class="lineNum">     208 </span>            : 
<span class="lineNum">     209 </span><span class="lineNoCov">          0 :         switch (rdev-&gt;pdev-&gt;device) {</span>
<span class="lineNum">     210 </span>            :         case 0x6649:
<span class="lineNum">     211 </span>            :         case 0x6650:
<span class="lineNum">     212 </span>            :         case 0x6651:
<span class="lineNum">     213 </span>            :         case 0x6658:
<span class="lineNum">     214 </span>            :         case 0x665C:
<span class="lineNum">     215 </span>            :         case 0x665D:
<span class="lineNum">     216 </span>            :         default:
<span class="lineNum">     217 </span><span class="lineNoCov">          0 :                 pi-&gt;powertune_defaults = &amp;defaults_bonaire_xt;</span>
<span class="lineNum">     218 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">     219 </span>            :         case 0x6640:
<span class="lineNum">     220 </span>            :         case 0x6641:
<span class="lineNum">     221 </span>            :         case 0x6646:
<span class="lineNum">     222 </span>            :         case 0x6647:
<span class="lineNum">     223 </span><span class="lineNoCov">          0 :                 pi-&gt;powertune_defaults = &amp;defaults_saturn_xt;</span>
<span class="lineNum">     224 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">     225 </span>            :         case 0x67B8:
<span class="lineNum">     226 </span>            :         case 0x67B0:
<span class="lineNum">     227 </span><span class="lineNoCov">          0 :                 pi-&gt;powertune_defaults = &amp;defaults_hawaii_xt;</span>
<span class="lineNum">     228 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">     229 </span>            :         case 0x67BA:
<span class="lineNum">     230 </span>            :         case 0x67B1:
<span class="lineNum">     231 </span><span class="lineNoCov">          0 :                 pi-&gt;powertune_defaults = &amp;defaults_hawaii_pro;</span>
<span class="lineNum">     232 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">     233 </span>            :         case 0x67A0:
<span class="lineNum">     234 </span>            :         case 0x67A1:
<span class="lineNum">     235 </span>            :         case 0x67A2:
<span class="lineNum">     236 </span>            :         case 0x67A8:
<span class="lineNum">     237 </span>            :         case 0x67A9:
<span class="lineNum">     238 </span>            :         case 0x67AA:
<span class="lineNum">     239 </span>            :         case 0x67B9:
<span class="lineNum">     240 </span>            :         case 0x67BE:
<span class="lineNum">     241 </span><span class="lineNoCov">          0 :                 pi-&gt;powertune_defaults = &amp;defaults_bonaire_xt;</span>
<span class="lineNum">     242 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">     243 </span>            :         }
<span class="lineNum">     244 </span>            : 
<span class="lineNum">     245 </span><span class="lineNoCov">          0 :         pi-&gt;dte_tj_offset = 0;</span>
<span class="lineNum">     246 </span>            : 
<span class="lineNum">     247 </span><span class="lineNoCov">          0 :         pi-&gt;caps_power_containment = true;</span>
<span class="lineNum">     248 </span><span class="lineNoCov">          0 :         pi-&gt;caps_cac = false;</span>
<span class="lineNum">     249 </span><span class="lineNoCov">          0 :         pi-&gt;caps_sq_ramping = false;</span>
<span class="lineNum">     250 </span><span class="lineNoCov">          0 :         pi-&gt;caps_db_ramping = false;</span>
<span class="lineNum">     251 </span><span class="lineNoCov">          0 :         pi-&gt;caps_td_ramping = false;</span>
<span class="lineNum">     252 </span><span class="lineNoCov">          0 :         pi-&gt;caps_tcp_ramping = false;</span>
<span class="lineNum">     253 </span>            : 
<span class="lineNum">     254 </span><span class="lineNoCov">          0 :         if (pi-&gt;caps_power_containment) {</span>
<span class="lineNum">     255 </span><span class="lineNoCov">          0 :                 pi-&gt;caps_cac = true;</span>
<span class="lineNum">     256 </span><span class="lineNoCov">          0 :                 if (rdev-&gt;family == CHIP_HAWAII)</span>
<span class="lineNum">     257 </span><span class="lineNoCov">          0 :                         pi-&gt;enable_bapm_feature = false;</span>
<span class="lineNum">     258 </span>            :                 else
<span class="lineNum">     259 </span><span class="lineNoCov">          0 :                         pi-&gt;enable_bapm_feature = true;</span>
<span class="lineNum">     260 </span><span class="lineNoCov">          0 :                 pi-&gt;enable_tdc_limit_feature = true;</span>
<span class="lineNum">     261 </span><span class="lineNoCov">          0 :                 pi-&gt;enable_pkg_pwr_tracking_feature = true;</span>
<span class="lineNum">     262 </span><span class="lineNoCov">          0 :         }</span>
<a name="263"><span class="lineNum">     263 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">     264 </span>            : 
<span class="lineNum">     265 </span><span class="lineNoCov">          0 : static u8 ci_convert_to_vid(u16 vddc)</span>
<span class="lineNum">     266 </span>            : {
<span class="lineNum">     267 </span><span class="lineNoCov">          0 :         return (6200 - (vddc * VOLTAGE_SCALE)) / 25;</span>
<a name="268"><span class="lineNum">     268 </span>            : }</a>
<span class="lineNum">     269 </span>            : 
<span class="lineNum">     270 </span><span class="lineNoCov">          0 : static int ci_populate_bapm_vddc_vid_sidd(struct radeon_device *rdev)</span>
<span class="lineNum">     271 </span>            : {
<span class="lineNum">     272 </span><span class="lineNoCov">          0 :         struct ci_power_info *pi = ci_get_pi(rdev);</span>
<span class="lineNum">     273 </span><span class="lineNoCov">          0 :         u8 *hi_vid = pi-&gt;smc_powertune_table.BapmVddCVidHiSidd;</span>
<span class="lineNum">     274 </span><span class="lineNoCov">          0 :         u8 *lo_vid = pi-&gt;smc_powertune_table.BapmVddCVidLoSidd;</span>
<span class="lineNum">     275 </span><span class="lineNoCov">          0 :         u8 *hi2_vid = pi-&gt;smc_powertune_table.BapmVddCVidHiSidd2;</span>
<span class="lineNum">     276 </span>            :         u32 i;
<span class="lineNum">     277 </span>            : 
<span class="lineNum">     278 </span><span class="lineNoCov">          0 :         if (rdev-&gt;pm.dpm.dyn_state.cac_leakage_table.entries == NULL)</span>
<span class="lineNum">     279 </span><span class="lineNoCov">          0 :                 return -EINVAL;</span>
<span class="lineNum">     280 </span><span class="lineNoCov">          0 :         if (rdev-&gt;pm.dpm.dyn_state.cac_leakage_table.count &gt; 8)</span>
<span class="lineNum">     281 </span><span class="lineNoCov">          0 :                 return -EINVAL;</span>
<span class="lineNum">     282 </span><span class="lineNoCov">          0 :         if (rdev-&gt;pm.dpm.dyn_state.cac_leakage_table.count !=</span>
<span class="lineNum">     283 </span><span class="lineNoCov">          0 :             rdev-&gt;pm.dpm.dyn_state.vddc_dependency_on_sclk.count)</span>
<span class="lineNum">     284 </span><span class="lineNoCov">          0 :                 return -EINVAL;</span>
<span class="lineNum">     285 </span>            : 
<span class="lineNum">     286 </span><span class="lineNoCov">          0 :         for (i = 0; i &lt; rdev-&gt;pm.dpm.dyn_state.cac_leakage_table.count; i++) {</span>
<span class="lineNum">     287 </span><span class="lineNoCov">          0 :                 if (rdev-&gt;pm.dpm.platform_caps &amp; ATOM_PP_PLATFORM_CAP_EVV) {</span>
<span class="lineNum">     288 </span><span class="lineNoCov">          0 :                         lo_vid[i] = ci_convert_to_vid(rdev-&gt;pm.dpm.dyn_state.cac_leakage_table.entries[i].vddc1);</span>
<span class="lineNum">     289 </span><span class="lineNoCov">          0 :                         hi_vid[i] = ci_convert_to_vid(rdev-&gt;pm.dpm.dyn_state.cac_leakage_table.entries[i].vddc2);</span>
<span class="lineNum">     290 </span><span class="lineNoCov">          0 :                         hi2_vid[i] = ci_convert_to_vid(rdev-&gt;pm.dpm.dyn_state.cac_leakage_table.entries[i].vddc3);</span>
<span class="lineNum">     291 </span><span class="lineNoCov">          0 :                 } else {</span>
<span class="lineNum">     292 </span><span class="lineNoCov">          0 :                         lo_vid[i] = ci_convert_to_vid(rdev-&gt;pm.dpm.dyn_state.cac_leakage_table.entries[i].vddc);</span>
<span class="lineNum">     293 </span><span class="lineNoCov">          0 :                         hi_vid[i] = ci_convert_to_vid((u16)rdev-&gt;pm.dpm.dyn_state.cac_leakage_table.entries[i].leakage);</span>
<span class="lineNum">     294 </span>            :                 }
<span class="lineNum">     295 </span>            :         }
<span class="lineNum">     296 </span><span class="lineNoCov">          0 :         return 0;</span>
<a name="297"><span class="lineNum">     297 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">     298 </span>            : 
<span class="lineNum">     299 </span><span class="lineNoCov">          0 : static int ci_populate_vddc_vid(struct radeon_device *rdev)</span>
<span class="lineNum">     300 </span>            : {
<span class="lineNum">     301 </span><span class="lineNoCov">          0 :         struct ci_power_info *pi = ci_get_pi(rdev);</span>
<span class="lineNum">     302 </span><span class="lineNoCov">          0 :         u8 *vid = pi-&gt;smc_powertune_table.VddCVid;</span>
<span class="lineNum">     303 </span>            :         u32 i;
<span class="lineNum">     304 </span>            : 
<span class="lineNum">     305 </span><span class="lineNoCov">          0 :         if (pi-&gt;vddc_voltage_table.count &gt; 8)</span>
<span class="lineNum">     306 </span><span class="lineNoCov">          0 :                 return -EINVAL;</span>
<span class="lineNum">     307 </span>            : 
<span class="lineNum">     308 </span><span class="lineNoCov">          0 :         for (i = 0; i &lt; pi-&gt;vddc_voltage_table.count; i++)</span>
<span class="lineNum">     309 </span><span class="lineNoCov">          0 :                 vid[i] = ci_convert_to_vid(pi-&gt;vddc_voltage_table.entries[i].value);</span>
<span class="lineNum">     310 </span>            : 
<span class="lineNum">     311 </span><span class="lineNoCov">          0 :         return 0;</span>
<a name="312"><span class="lineNum">     312 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">     313 </span>            : 
<span class="lineNum">     314 </span><span class="lineNoCov">          0 : static int ci_populate_svi_load_line(struct radeon_device *rdev)</span>
<span class="lineNum">     315 </span>            : {
<span class="lineNum">     316 </span><span class="lineNoCov">          0 :         struct ci_power_info *pi = ci_get_pi(rdev);</span>
<span class="lineNum">     317 </span><span class="lineNoCov">          0 :         const struct ci_pt_defaults *pt_defaults = pi-&gt;powertune_defaults;</span>
<span class="lineNum">     318 </span>            : 
<span class="lineNum">     319 </span><span class="lineNoCov">          0 :         pi-&gt;smc_powertune_table.SviLoadLineEn = pt_defaults-&gt;svi_load_line_en;</span>
<span class="lineNum">     320 </span><span class="lineNoCov">          0 :         pi-&gt;smc_powertune_table.SviLoadLineVddC = pt_defaults-&gt;svi_load_line_vddc;</span>
<span class="lineNum">     321 </span><span class="lineNoCov">          0 :         pi-&gt;smc_powertune_table.SviLoadLineTrimVddC = 3;</span>
<span class="lineNum">     322 </span><span class="lineNoCov">          0 :         pi-&gt;smc_powertune_table.SviLoadLineOffsetVddC = 0;</span>
<span class="lineNum">     323 </span>            : 
<span class="lineNum">     324 </span><span class="lineNoCov">          0 :         return 0;</span>
<a name="325"><span class="lineNum">     325 </span>            : }</a>
<span class="lineNum">     326 </span>            : 
<span class="lineNum">     327 </span><span class="lineNoCov">          0 : static int ci_populate_tdc_limit(struct radeon_device *rdev)</span>
<span class="lineNum">     328 </span>            : {
<span class="lineNum">     329 </span><span class="lineNoCov">          0 :         struct ci_power_info *pi = ci_get_pi(rdev);</span>
<span class="lineNum">     330 </span><span class="lineNoCov">          0 :         const struct ci_pt_defaults *pt_defaults = pi-&gt;powertune_defaults;</span>
<span class="lineNum">     331 </span>            :         u16 tdc_limit;
<span class="lineNum">     332 </span>            : 
<span class="lineNum">     333 </span><span class="lineNoCov">          0 :         tdc_limit = rdev-&gt;pm.dpm.dyn_state.cac_tdp_table-&gt;tdc * 256;</span>
<span class="lineNum">     334 </span><span class="lineNoCov">          0 :         pi-&gt;smc_powertune_table.TDC_VDDC_PkgLimit = cpu_to_be16(tdc_limit);</span>
<span class="lineNum">     335 </span><span class="lineNoCov">          0 :         pi-&gt;smc_powertune_table.TDC_VDDC_ThrottleReleaseLimitPerc =</span>
<span class="lineNum">     336 </span><span class="lineNoCov">          0 :                 pt_defaults-&gt;tdc_vddc_throttle_release_limit_perc;</span>
<span class="lineNum">     337 </span><span class="lineNoCov">          0 :         pi-&gt;smc_powertune_table.TDC_MAWt = pt_defaults-&gt;tdc_mawt;</span>
<span class="lineNum">     338 </span>            : 
<span class="lineNum">     339 </span><span class="lineNoCov">          0 :         return 0;</span>
<a name="340"><span class="lineNum">     340 </span>            : }</a>
<span class="lineNum">     341 </span>            : 
<span class="lineNum">     342 </span><span class="lineNoCov">          0 : static int ci_populate_dw8(struct radeon_device *rdev)</span>
<span class="lineNum">     343 </span>            : {
<span class="lineNum">     344 </span><span class="lineNoCov">          0 :         struct ci_power_info *pi = ci_get_pi(rdev);</span>
<span class="lineNum">     345 </span><span class="lineNoCov">          0 :         const struct ci_pt_defaults *pt_defaults = pi-&gt;powertune_defaults;</span>
<span class="lineNum">     346 </span>            :         int ret;
<span class="lineNum">     347 </span>            : 
<span class="lineNum">     348 </span><span class="lineNoCov">          0 :         ret = ci_read_smc_sram_dword(rdev,</span>
<span class="lineNum">     349 </span>            :                                      SMU7_FIRMWARE_HEADER_LOCATION +
<span class="lineNum">     350 </span>            :                                      offsetof(SMU7_Firmware_Header, PmFuseTable) +
<span class="lineNum">     351 </span>            :                                      offsetof(SMU7_Discrete_PmFuses, TdcWaterfallCtl),
<span class="lineNum">     352 </span><span class="lineNoCov">          0 :                                      (u32 *)&amp;pi-&gt;smc_powertune_table.TdcWaterfallCtl,</span>
<span class="lineNum">     353 </span><span class="lineNoCov">          0 :                                      pi-&gt;sram_end);</span>
<span class="lineNum">     354 </span><span class="lineNoCov">          0 :         if (ret)</span>
<span class="lineNum">     355 </span><span class="lineNoCov">          0 :                 return -EINVAL;</span>
<span class="lineNum">     356 </span>            :         else
<span class="lineNum">     357 </span><span class="lineNoCov">          0 :                 pi-&gt;smc_powertune_table.TdcWaterfallCtl = pt_defaults-&gt;tdc_waterfall_ctl;</span>
<span class="lineNum">     358 </span>            : 
<span class="lineNum">     359 </span><span class="lineNoCov">          0 :         return 0;</span>
<a name="360"><span class="lineNum">     360 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">     361 </span>            : 
<span class="lineNum">     362 </span><span class="lineNoCov">          0 : static int ci_populate_fuzzy_fan(struct radeon_device *rdev)</span>
<span class="lineNum">     363 </span>            : {
<span class="lineNum">     364 </span><span class="lineNoCov">          0 :         struct ci_power_info *pi = ci_get_pi(rdev);</span>
<span class="lineNum">     365 </span>            : 
<span class="lineNum">     366 </span><span class="lineNoCov">          0 :         if ((rdev-&gt;pm.dpm.fan.fan_output_sensitivity &amp; (1 &lt;&lt; 15)) ||</span>
<span class="lineNum">     367 </span><span class="lineNoCov">          0 :             (rdev-&gt;pm.dpm.fan.fan_output_sensitivity == 0))</span>
<span class="lineNum">     368 </span><span class="lineNoCov">          0 :                 rdev-&gt;pm.dpm.fan.fan_output_sensitivity =</span>
<span class="lineNum">     369 </span><span class="lineNoCov">          0 :                         rdev-&gt;pm.dpm.fan.default_fan_output_sensitivity;</span>
<span class="lineNum">     370 </span>            : 
<span class="lineNum">     371 </span><span class="lineNoCov">          0 :         pi-&gt;smc_powertune_table.FuzzyFan_PwmSetDelta =</span>
<span class="lineNum">     372 </span><span class="lineNoCov">          0 :                 cpu_to_be16(rdev-&gt;pm.dpm.fan.fan_output_sensitivity);</span>
<span class="lineNum">     373 </span>            : 
<span class="lineNum">     374 </span><span class="lineNoCov">          0 :         return 0;</span>
<a name="375"><span class="lineNum">     375 </span>            : }</a>
<span class="lineNum">     376 </span>            : 
<span class="lineNum">     377 </span><span class="lineNoCov">          0 : static int ci_min_max_v_gnbl_pm_lid_from_bapm_vddc(struct radeon_device *rdev)</span>
<span class="lineNum">     378 </span>            : {
<span class="lineNum">     379 </span><span class="lineNoCov">          0 :         struct ci_power_info *pi = ci_get_pi(rdev);</span>
<span class="lineNum">     380 </span><span class="lineNoCov">          0 :         u8 *hi_vid = pi-&gt;smc_powertune_table.BapmVddCVidHiSidd;</span>
<span class="lineNum">     381 </span><span class="lineNoCov">          0 :         u8 *lo_vid = pi-&gt;smc_powertune_table.BapmVddCVidLoSidd;</span>
<span class="lineNum">     382 </span>            :         int i, min, max;
<span class="lineNum">     383 </span>            : 
<span class="lineNum">     384 </span><span class="lineNoCov">          0 :         min = max = hi_vid[0];</span>
<span class="lineNum">     385 </span><span class="lineNoCov">          0 :         for (i = 0; i &lt; 8; i++) {</span>
<span class="lineNum">     386 </span><span class="lineNoCov">          0 :                 if (0 != hi_vid[i]) {</span>
<span class="lineNum">     387 </span><span class="lineNoCov">          0 :                         if (min &gt; hi_vid[i])</span>
<span class="lineNum">     388 </span><span class="lineNoCov">          0 :                                 min = hi_vid[i];</span>
<span class="lineNum">     389 </span><span class="lineNoCov">          0 :                         if (max &lt; hi_vid[i])</span>
<span class="lineNum">     390 </span><span class="lineNoCov">          0 :                                 max = hi_vid[i];</span>
<span class="lineNum">     391 </span>            :                 }
<span class="lineNum">     392 </span>            : 
<span class="lineNum">     393 </span><span class="lineNoCov">          0 :                 if (0 != lo_vid[i]) {</span>
<span class="lineNum">     394 </span><span class="lineNoCov">          0 :                         if (min &gt; lo_vid[i])</span>
<span class="lineNum">     395 </span><span class="lineNoCov">          0 :                                 min = lo_vid[i];</span>
<span class="lineNum">     396 </span><span class="lineNoCov">          0 :                         if (max &lt; lo_vid[i])</span>
<span class="lineNum">     397 </span><span class="lineNoCov">          0 :                                 max = lo_vid[i];</span>
<span class="lineNum">     398 </span>            :                 }
<span class="lineNum">     399 </span>            :         }
<span class="lineNum">     400 </span>            : 
<span class="lineNum">     401 </span><span class="lineNoCov">          0 :         if ((min == 0) || (max == 0))</span>
<span class="lineNum">     402 </span><span class="lineNoCov">          0 :                 return -EINVAL;</span>
<span class="lineNum">     403 </span><span class="lineNoCov">          0 :         pi-&gt;smc_powertune_table.GnbLPMLMaxVid = (u8)max;</span>
<span class="lineNum">     404 </span><span class="lineNoCov">          0 :         pi-&gt;smc_powertune_table.GnbLPMLMinVid = (u8)min;</span>
<span class="lineNum">     405 </span>            : 
<span class="lineNum">     406 </span><span class="lineNoCov">          0 :         return 0;</span>
<a name="407"><span class="lineNum">     407 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">     408 </span>            : 
<span class="lineNum">     409 </span><span class="lineNoCov">          0 : static int ci_populate_bapm_vddc_base_leakage_sidd(struct radeon_device *rdev)</span>
<span class="lineNum">     410 </span>            : {
<span class="lineNum">     411 </span><span class="lineNoCov">          0 :         struct ci_power_info *pi = ci_get_pi(rdev);</span>
<span class="lineNum">     412 </span><span class="lineNoCov">          0 :         u16 hi_sidd = pi-&gt;smc_powertune_table.BapmVddCBaseLeakageHiSidd;</span>
<span class="lineNum">     413 </span><span class="lineNoCov">          0 :         u16 lo_sidd = pi-&gt;smc_powertune_table.BapmVddCBaseLeakageLoSidd;</span>
<span class="lineNum">     414 </span>            :         struct radeon_cac_tdp_table *cac_tdp_table =
<span class="lineNum">     415 </span><span class="lineNoCov">          0 :                 rdev-&gt;pm.dpm.dyn_state.cac_tdp_table;</span>
<span class="lineNum">     416 </span>            : 
<span class="lineNum">     417 </span><span class="lineNoCov">          0 :         hi_sidd = cac_tdp_table-&gt;high_cac_leakage / 100 * 256;</span>
<span class="lineNum">     418 </span><span class="lineNoCov">          0 :         lo_sidd = cac_tdp_table-&gt;low_cac_leakage / 100 * 256;</span>
<span class="lineNum">     419 </span>            : 
<span class="lineNum">     420 </span><span class="lineNoCov">          0 :         pi-&gt;smc_powertune_table.BapmVddCBaseLeakageHiSidd = cpu_to_be16(hi_sidd);</span>
<span class="lineNum">     421 </span><span class="lineNoCov">          0 :         pi-&gt;smc_powertune_table.BapmVddCBaseLeakageLoSidd = cpu_to_be16(lo_sidd);</span>
<span class="lineNum">     422 </span>            : 
<span class="lineNum">     423 </span><span class="lineNoCov">          0 :         return 0;</span>
<a name="424"><span class="lineNum">     424 </span>            : }</a>
<span class="lineNum">     425 </span>            : 
<span class="lineNum">     426 </span><span class="lineNoCov">          0 : static int ci_populate_bapm_parameters_in_dpm_table(struct radeon_device *rdev)</span>
<span class="lineNum">     427 </span>            : {
<span class="lineNum">     428 </span><span class="lineNoCov">          0 :         struct ci_power_info *pi = ci_get_pi(rdev);</span>
<span class="lineNum">     429 </span><span class="lineNoCov">          0 :         const struct ci_pt_defaults *pt_defaults = pi-&gt;powertune_defaults;</span>
<span class="lineNum">     430 </span><span class="lineNoCov">          0 :         SMU7_Discrete_DpmTable  *dpm_table = &amp;pi-&gt;smc_state_table;</span>
<span class="lineNum">     431 </span>            :         struct radeon_cac_tdp_table *cac_tdp_table =
<span class="lineNum">     432 </span><span class="lineNoCov">          0 :                 rdev-&gt;pm.dpm.dyn_state.cac_tdp_table;</span>
<span class="lineNum">     433 </span><span class="lineNoCov">          0 :         struct radeon_ppm_table *ppm = rdev-&gt;pm.dpm.dyn_state.ppm_table;</span>
<span class="lineNum">     434 </span>            :         int i, j, k;
<span class="lineNum">     435 </span>            :         const u16 *def1;
<span class="lineNum">     436 </span>            :         const u16 *def2;
<span class="lineNum">     437 </span>            : 
<span class="lineNum">     438 </span><span class="lineNoCov">          0 :         dpm_table-&gt;DefaultTdp = cac_tdp_table-&gt;tdp * 256;</span>
<span class="lineNum">     439 </span><span class="lineNoCov">          0 :         dpm_table-&gt;TargetTdp = cac_tdp_table-&gt;configurable_tdp * 256;</span>
<span class="lineNum">     440 </span>            : 
<span class="lineNum">     441 </span><span class="lineNoCov">          0 :         dpm_table-&gt;DTETjOffset = (u8)pi-&gt;dte_tj_offset;</span>
<span class="lineNum">     442 </span><span class="lineNoCov">          0 :         dpm_table-&gt;GpuTjMax =</span>
<span class="lineNum">     443 </span><span class="lineNoCov">          0 :                 (u8)(pi-&gt;thermal_temp_setting.temperature_high / 1000);</span>
<span class="lineNum">     444 </span><span class="lineNoCov">          0 :         dpm_table-&gt;GpuTjHyst = 8;</span>
<span class="lineNum">     445 </span>            : 
<span class="lineNum">     446 </span><span class="lineNoCov">          0 :         dpm_table-&gt;DTEAmbientTempBase = pt_defaults-&gt;dte_ambient_temp_base;</span>
<span class="lineNum">     447 </span>            : 
<span class="lineNum">     448 </span><span class="lineNoCov">          0 :         if (ppm) {</span>
<span class="lineNum">     449 </span><span class="lineNoCov">          0 :                 dpm_table-&gt;PPM_PkgPwrLimit = cpu_to_be16((u16)ppm-&gt;dgpu_tdp * 256 / 1000);</span>
<span class="lineNum">     450 </span><span class="lineNoCov">          0 :                 dpm_table-&gt;PPM_TemperatureLimit = cpu_to_be16((u16)ppm-&gt;tj_max * 256);</span>
<span class="lineNum">     451 </span><span class="lineNoCov">          0 :         } else {</span>
<span class="lineNum">     452 </span><span class="lineNoCov">          0 :                 dpm_table-&gt;PPM_PkgPwrLimit = cpu_to_be16(0);</span>
<span class="lineNum">     453 </span><span class="lineNoCov">          0 :                 dpm_table-&gt;PPM_TemperatureLimit = cpu_to_be16(0);</span>
<span class="lineNum">     454 </span>            :         }
<span class="lineNum">     455 </span>            : 
<span class="lineNum">     456 </span><span class="lineNoCov">          0 :         dpm_table-&gt;BAPM_TEMP_GRADIENT = cpu_to_be32(pt_defaults-&gt;bapm_temp_gradient);</span>
<span class="lineNum">     457 </span><span class="lineNoCov">          0 :         def1 = pt_defaults-&gt;bapmti_r;</span>
<span class="lineNum">     458 </span><span class="lineNoCov">          0 :         def2 = pt_defaults-&gt;bapmti_rc;</span>
<span class="lineNum">     459 </span>            : 
<span class="lineNum">     460 </span><span class="lineNoCov">          0 :         for (i = 0; i &lt; SMU7_DTE_ITERATIONS; i++) {</span>
<span class="lineNum">     461 </span><span class="lineNoCov">          0 :                 for (j = 0; j &lt; SMU7_DTE_SOURCES; j++) {</span>
<span class="lineNum">     462 </span><span class="lineNoCov">          0 :                         for (k = 0; k &lt; SMU7_DTE_SINKS; k++) {</span>
<span class="lineNum">     463 </span><span class="lineNoCov">          0 :                                 dpm_table-&gt;BAPMTI_R[i][j][k] = cpu_to_be16(*def1);</span>
<span class="lineNum">     464 </span><span class="lineNoCov">          0 :                                 dpm_table-&gt;BAPMTI_RC[i][j][k] = cpu_to_be16(*def2);</span>
<span class="lineNum">     465 </span><span class="lineNoCov">          0 :                                 def1++;</span>
<span class="lineNum">     466 </span><span class="lineNoCov">          0 :                                 def2++;</span>
<span class="lineNum">     467 </span>            :                         }
<span class="lineNum">     468 </span>            :                 }
<span class="lineNum">     469 </span>            :         }
<span class="lineNum">     470 </span>            : 
<span class="lineNum">     471 </span><span class="lineNoCov">          0 :         return 0;</span>
<a name="472"><span class="lineNum">     472 </span>            : }</a>
<span class="lineNum">     473 </span>            : 
<span class="lineNum">     474 </span><span class="lineNoCov">          0 : static int ci_populate_pm_base(struct radeon_device *rdev)</span>
<span class="lineNum">     475 </span>            : {
<span class="lineNum">     476 </span><span class="lineNoCov">          0 :         struct ci_power_info *pi = ci_get_pi(rdev);</span>
<span class="lineNum">     477 </span><span class="lineNoCov">          0 :         u32 pm_fuse_table_offset;</span>
<span class="lineNum">     478 </span>            :         int ret;
<span class="lineNum">     479 </span>            : 
<span class="lineNum">     480 </span><span class="lineNoCov">          0 :         if (pi-&gt;caps_power_containment) {</span>
<span class="lineNum">     481 </span><span class="lineNoCov">          0 :                 ret = ci_read_smc_sram_dword(rdev,</span>
<span class="lineNum">     482 </span>            :                                              SMU7_FIRMWARE_HEADER_LOCATION +
<span class="lineNum">     483 </span>            :                                              offsetof(SMU7_Firmware_Header, PmFuseTable),
<span class="lineNum">     484 </span><span class="lineNoCov">          0 :                                              &amp;pm_fuse_table_offset, pi-&gt;sram_end);</span>
<span class="lineNum">     485 </span><span class="lineNoCov">          0 :                 if (ret)</span>
<span class="lineNum">     486 </span><span class="lineNoCov">          0 :                         return ret;</span>
<span class="lineNum">     487 </span><span class="lineNoCov">          0 :                 ret = ci_populate_bapm_vddc_vid_sidd(rdev);</span>
<span class="lineNum">     488 </span><span class="lineNoCov">          0 :                 if (ret)</span>
<span class="lineNum">     489 </span><span class="lineNoCov">          0 :                         return ret;</span>
<span class="lineNum">     490 </span><span class="lineNoCov">          0 :                 ret = ci_populate_vddc_vid(rdev);</span>
<span class="lineNum">     491 </span><span class="lineNoCov">          0 :                 if (ret)</span>
<span class="lineNum">     492 </span><span class="lineNoCov">          0 :                         return ret;</span>
<span class="lineNum">     493 </span><span class="lineNoCov">          0 :                 ret = ci_populate_svi_load_line(rdev);</span>
<span class="lineNum">     494 </span><span class="lineNoCov">          0 :                 if (ret)</span>
<span class="lineNum">     495 </span><span class="lineNoCov">          0 :                         return ret;</span>
<span class="lineNum">     496 </span><span class="lineNoCov">          0 :                 ret = ci_populate_tdc_limit(rdev);</span>
<span class="lineNum">     497 </span><span class="lineNoCov">          0 :                 if (ret)</span>
<span class="lineNum">     498 </span><span class="lineNoCov">          0 :                         return ret;</span>
<span class="lineNum">     499 </span><span class="lineNoCov">          0 :                 ret = ci_populate_dw8(rdev);</span>
<span class="lineNum">     500 </span><span class="lineNoCov">          0 :                 if (ret)</span>
<span class="lineNum">     501 </span><span class="lineNoCov">          0 :                         return ret;</span>
<span class="lineNum">     502 </span><span class="lineNoCov">          0 :                 ret = ci_populate_fuzzy_fan(rdev);</span>
<span class="lineNum">     503 </span><span class="lineNoCov">          0 :                 if (ret)</span>
<span class="lineNum">     504 </span><span class="lineNoCov">          0 :                         return ret;</span>
<span class="lineNum">     505 </span><span class="lineNoCov">          0 :                 ret = ci_min_max_v_gnbl_pm_lid_from_bapm_vddc(rdev);</span>
<span class="lineNum">     506 </span><span class="lineNoCov">          0 :                 if (ret)</span>
<span class="lineNum">     507 </span><span class="lineNoCov">          0 :                         return ret;</span>
<span class="lineNum">     508 </span><span class="lineNoCov">          0 :                 ret = ci_populate_bapm_vddc_base_leakage_sidd(rdev);</span>
<span class="lineNum">     509 </span><span class="lineNoCov">          0 :                 if (ret)</span>
<span class="lineNum">     510 </span><span class="lineNoCov">          0 :                         return ret;</span>
<span class="lineNum">     511 </span><span class="lineNoCov">          0 :                 ret = ci_copy_bytes_to_smc(rdev, pm_fuse_table_offset,</span>
<span class="lineNum">     512 </span><span class="lineNoCov">          0 :                                            (u8 *)&amp;pi-&gt;smc_powertune_table,</span>
<span class="lineNum">     513 </span><span class="lineNoCov">          0 :                                            sizeof(SMU7_Discrete_PmFuses), pi-&gt;sram_end);</span>
<span class="lineNum">     514 </span><span class="lineNoCov">          0 :                 if (ret)</span>
<span class="lineNum">     515 </span><span class="lineNoCov">          0 :                         return ret;</span>
<span class="lineNum">     516 </span>            :         }
<span class="lineNum">     517 </span>            : 
<span class="lineNum">     518 </span><span class="lineNoCov">          0 :         return 0;</span>
<a name="519"><span class="lineNum">     519 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">     520 </span>            : 
<span class="lineNum">     521 </span><span class="lineNoCov">          0 : static void ci_do_enable_didt(struct radeon_device *rdev, const bool enable)</span>
<span class="lineNum">     522 </span>            : {
<span class="lineNum">     523 </span><span class="lineNoCov">          0 :         struct ci_power_info *pi = ci_get_pi(rdev);</span>
<span class="lineNum">     524 </span>            :         u32 data;
<span class="lineNum">     525 </span>            : 
<span class="lineNum">     526 </span><span class="lineNoCov">          0 :         if (pi-&gt;caps_sq_ramping) {</span>
<span class="lineNum">     527 </span><span class="lineNoCov">          0 :                 data = RREG32_DIDT(DIDT_SQ_CTRL0);</span>
<span class="lineNum">     528 </span><span class="lineNoCov">          0 :                 if (enable)</span>
<span class="lineNum">     529 </span><span class="lineNoCov">          0 :                         data |= DIDT_CTRL_EN;</span>
<span class="lineNum">     530 </span>            :                 else
<span class="lineNum">     531 </span><span class="lineNoCov">          0 :                         data &amp;= ~DIDT_CTRL_EN;</span>
<span class="lineNum">     532 </span><span class="lineNoCov">          0 :                 WREG32_DIDT(DIDT_SQ_CTRL0, data);</span>
<span class="lineNum">     533 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">     534 </span>            : 
<span class="lineNum">     535 </span><span class="lineNoCov">          0 :         if (pi-&gt;caps_db_ramping) {</span>
<span class="lineNum">     536 </span><span class="lineNoCov">          0 :                 data = RREG32_DIDT(DIDT_DB_CTRL0);</span>
<span class="lineNum">     537 </span><span class="lineNoCov">          0 :                 if (enable)</span>
<span class="lineNum">     538 </span><span class="lineNoCov">          0 :                         data |= DIDT_CTRL_EN;</span>
<span class="lineNum">     539 </span>            :                 else
<span class="lineNum">     540 </span><span class="lineNoCov">          0 :                         data &amp;= ~DIDT_CTRL_EN;</span>
<span class="lineNum">     541 </span><span class="lineNoCov">          0 :                 WREG32_DIDT(DIDT_DB_CTRL0, data);</span>
<span class="lineNum">     542 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">     543 </span>            : 
<span class="lineNum">     544 </span><span class="lineNoCov">          0 :         if (pi-&gt;caps_td_ramping) {</span>
<span class="lineNum">     545 </span><span class="lineNoCov">          0 :                 data = RREG32_DIDT(DIDT_TD_CTRL0);</span>
<span class="lineNum">     546 </span><span class="lineNoCov">          0 :                 if (enable)</span>
<span class="lineNum">     547 </span><span class="lineNoCov">          0 :                         data |= DIDT_CTRL_EN;</span>
<span class="lineNum">     548 </span>            :                 else
<span class="lineNum">     549 </span><span class="lineNoCov">          0 :                         data &amp;= ~DIDT_CTRL_EN;</span>
<span class="lineNum">     550 </span><span class="lineNoCov">          0 :                 WREG32_DIDT(DIDT_TD_CTRL0, data);</span>
<span class="lineNum">     551 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">     552 </span>            : 
<span class="lineNum">     553 </span><span class="lineNoCov">          0 :         if (pi-&gt;caps_tcp_ramping) {</span>
<span class="lineNum">     554 </span><span class="lineNoCov">          0 :                 data = RREG32_DIDT(DIDT_TCP_CTRL0);</span>
<span class="lineNum">     555 </span><span class="lineNoCov">          0 :                 if (enable)</span>
<span class="lineNum">     556 </span><span class="lineNoCov">          0 :                         data |= DIDT_CTRL_EN;</span>
<span class="lineNum">     557 </span>            :                 else
<span class="lineNum">     558 </span><span class="lineNoCov">          0 :                         data &amp;= ~DIDT_CTRL_EN;</span>
<span class="lineNum">     559 </span><span class="lineNoCov">          0 :                 WREG32_DIDT(DIDT_TCP_CTRL0, data);</span>
<span class="lineNum">     560 </span><span class="lineNoCov">          0 :         }</span>
<a name="561"><span class="lineNum">     561 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">     562 </span>            : 
<span class="lineNum">     563 </span><span class="lineNoCov">          0 : static int ci_program_pt_config_registers(struct radeon_device *rdev,</span>
<span class="lineNum">     564 </span>            :                                           const struct ci_pt_config_reg *cac_config_regs)
<span class="lineNum">     565 </span>            : {
<span class="lineNum">     566 </span>            :         const struct ci_pt_config_reg *config_regs = cac_config_regs;
<span class="lineNum">     567 </span>            :         u32 data;
<span class="lineNum">     568 </span>            :         u32 cache = 0;
<span class="lineNum">     569 </span>            : 
<span class="lineNum">     570 </span><span class="lineNoCov">          0 :         if (config_regs == NULL)</span>
<span class="lineNum">     571 </span><span class="lineNoCov">          0 :                 return -EINVAL;</span>
<span class="lineNum">     572 </span>            : 
<span class="lineNum">     573 </span><span class="lineNoCov">          0 :         while (config_regs-&gt;offset != 0xFFFFFFFF) {</span>
<span class="lineNum">     574 </span><span class="lineNoCov">          0 :                 if (config_regs-&gt;type == CISLANDS_CONFIGREG_CACHE) {</span>
<span class="lineNum">     575 </span><span class="lineNoCov">          0 :                         cache |= ((config_regs-&gt;value &lt;&lt; config_regs-&gt;shift) &amp; config_regs-&gt;mask);</span>
<span class="lineNum">     576 </span><span class="lineNoCov">          0 :                 } else {</span>
<span class="lineNum">     577 </span><span class="lineNoCov">          0 :                         switch (config_regs-&gt;type) {</span>
<span class="lineNum">     578 </span>            :                         case CISLANDS_CONFIGREG_SMC_IND:
<span class="lineNum">     579 </span><span class="lineNoCov">          0 :                                 data = RREG32_SMC(config_regs-&gt;offset);</span>
<span class="lineNum">     580 </span><span class="lineNoCov">          0 :                                 break;</span>
<span class="lineNum">     581 </span>            :                         case CISLANDS_CONFIGREG_DIDT_IND:
<span class="lineNum">     582 </span><span class="lineNoCov">          0 :                                 data = RREG32_DIDT(config_regs-&gt;offset);</span>
<span class="lineNum">     583 </span><span class="lineNoCov">          0 :                                 break;</span>
<span class="lineNum">     584 </span>            :                         default:
<span class="lineNum">     585 </span><span class="lineNoCov">          0 :                                 data = RREG32(config_regs-&gt;offset &lt;&lt; 2);</span>
<span class="lineNum">     586 </span><span class="lineNoCov">          0 :                                 break;</span>
<span class="lineNum">     587 </span>            :                         }
<span class="lineNum">     588 </span>            : 
<span class="lineNum">     589 </span><span class="lineNoCov">          0 :                         data &amp;= ~config_regs-&gt;mask;</span>
<span class="lineNum">     590 </span><span class="lineNoCov">          0 :                         data |= ((config_regs-&gt;value &lt;&lt; config_regs-&gt;shift) &amp; config_regs-&gt;mask);</span>
<span class="lineNum">     591 </span><span class="lineNoCov">          0 :                         data |= cache;</span>
<span class="lineNum">     592 </span>            : 
<span class="lineNum">     593 </span><span class="lineNoCov">          0 :                         switch (config_regs-&gt;type) {</span>
<span class="lineNum">     594 </span>            :                         case CISLANDS_CONFIGREG_SMC_IND:
<span class="lineNum">     595 </span><span class="lineNoCov">          0 :                                 WREG32_SMC(config_regs-&gt;offset, data);</span>
<span class="lineNum">     596 </span><span class="lineNoCov">          0 :                                 break;</span>
<span class="lineNum">     597 </span>            :                         case CISLANDS_CONFIGREG_DIDT_IND:
<span class="lineNum">     598 </span><span class="lineNoCov">          0 :                                 WREG32_DIDT(config_regs-&gt;offset, data);</span>
<span class="lineNum">     599 </span><span class="lineNoCov">          0 :                                 break;</span>
<span class="lineNum">     600 </span>            :                         default:
<span class="lineNum">     601 </span><span class="lineNoCov">          0 :                                 WREG32(config_regs-&gt;offset &lt;&lt; 2, data);</span>
<span class="lineNum">     602 </span><span class="lineNoCov">          0 :                                 break;</span>
<span class="lineNum">     603 </span>            :                         }
<span class="lineNum">     604 </span>            :                         cache = 0;
<span class="lineNum">     605 </span>            :                 }
<span class="lineNum">     606 </span><span class="lineNoCov">          0 :                 config_regs++;</span>
<span class="lineNum">     607 </span>            :         }
<span class="lineNum">     608 </span><span class="lineNoCov">          0 :         return 0;</span>
<a name="609"><span class="lineNum">     609 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">     610 </span>            : 
<span class="lineNum">     611 </span><span class="lineNoCov">          0 : static int ci_enable_didt(struct radeon_device *rdev, bool enable)</span>
<span class="lineNum">     612 </span>            : {
<span class="lineNum">     613 </span><span class="lineNoCov">          0 :         struct ci_power_info *pi = ci_get_pi(rdev);</span>
<span class="lineNum">     614 </span>            :         int ret;
<span class="lineNum">     615 </span>            : 
<span class="lineNum">     616 </span><span class="lineNoCov">          0 :         if (pi-&gt;caps_sq_ramping || pi-&gt;caps_db_ramping ||</span>
<span class="lineNum">     617 </span><span class="lineNoCov">          0 :             pi-&gt;caps_td_ramping || pi-&gt;caps_tcp_ramping) {</span>
<span class="lineNum">     618 </span><span class="lineNoCov">          0 :                 cik_enter_rlc_safe_mode(rdev);</span>
<span class="lineNum">     619 </span>            : 
<span class="lineNum">     620 </span><span class="lineNoCov">          0 :                 if (enable) {</span>
<span class="lineNum">     621 </span><span class="lineNoCov">          0 :                         ret = ci_program_pt_config_registers(rdev, didt_config_ci);</span>
<span class="lineNum">     622 </span><span class="lineNoCov">          0 :                         if (ret) {</span>
<span class="lineNum">     623 </span><span class="lineNoCov">          0 :                                 cik_exit_rlc_safe_mode(rdev);</span>
<span class="lineNum">     624 </span><span class="lineNoCov">          0 :                                 return ret;</span>
<span class="lineNum">     625 </span>            :                         }
<span class="lineNum">     626 </span>            :                 }
<span class="lineNum">     627 </span>            : 
<span class="lineNum">     628 </span><span class="lineNoCov">          0 :                 ci_do_enable_didt(rdev, enable);</span>
<span class="lineNum">     629 </span>            : 
<span class="lineNum">     630 </span><span class="lineNoCov">          0 :                 cik_exit_rlc_safe_mode(rdev);</span>
<span class="lineNum">     631 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">     632 </span>            : 
<span class="lineNum">     633 </span><span class="lineNoCov">          0 :         return 0;</span>
<a name="634"><span class="lineNum">     634 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">     635 </span>            : 
<span class="lineNum">     636 </span><span class="lineNoCov">          0 : static int ci_enable_power_containment(struct radeon_device *rdev, bool enable)</span>
<span class="lineNum">     637 </span>            : {
<span class="lineNum">     638 </span><span class="lineNoCov">          0 :         struct ci_power_info *pi = ci_get_pi(rdev);</span>
<span class="lineNum">     639 </span>            :         PPSMC_Result smc_result;
<span class="lineNum">     640 </span>            :         int ret = 0;
<span class="lineNum">     641 </span>            : 
<span class="lineNum">     642 </span><span class="lineNoCov">          0 :         if (enable) {</span>
<span class="lineNum">     643 </span><span class="lineNoCov">          0 :                 pi-&gt;power_containment_features = 0;</span>
<span class="lineNum">     644 </span><span class="lineNoCov">          0 :                 if (pi-&gt;caps_power_containment) {</span>
<span class="lineNum">     645 </span><span class="lineNoCov">          0 :                         if (pi-&gt;enable_bapm_feature) {</span>
<span class="lineNum">     646 </span><span class="lineNoCov">          0 :                                 smc_result = ci_send_msg_to_smc(rdev, PPSMC_MSG_EnableDTE);</span>
<span class="lineNum">     647 </span><span class="lineNoCov">          0 :                                 if (smc_result != PPSMC_Result_OK)</span>
<span class="lineNum">     648 </span><span class="lineNoCov">          0 :                                         ret = -EINVAL;</span>
<span class="lineNum">     649 </span>            :                                 else
<span class="lineNum">     650 </span><span class="lineNoCov">          0 :                                         pi-&gt;power_containment_features |= POWERCONTAINMENT_FEATURE_BAPM;</span>
<span class="lineNum">     651 </span>            :                         }
<span class="lineNum">     652 </span>            : 
<span class="lineNum">     653 </span><span class="lineNoCov">          0 :                         if (pi-&gt;enable_tdc_limit_feature) {</span>
<span class="lineNum">     654 </span><span class="lineNoCov">          0 :                                 smc_result = ci_send_msg_to_smc(rdev, PPSMC_MSG_TDCLimitEnable);</span>
<span class="lineNum">     655 </span><span class="lineNoCov">          0 :                                 if (smc_result != PPSMC_Result_OK)</span>
<span class="lineNum">     656 </span><span class="lineNoCov">          0 :                                         ret = -EINVAL;</span>
<span class="lineNum">     657 </span>            :                                 else
<span class="lineNum">     658 </span><span class="lineNoCov">          0 :                                         pi-&gt;power_containment_features |= POWERCONTAINMENT_FEATURE_TDCLimit;</span>
<span class="lineNum">     659 </span>            :                         }
<span class="lineNum">     660 </span>            : 
<span class="lineNum">     661 </span><span class="lineNoCov">          0 :                         if (pi-&gt;enable_pkg_pwr_tracking_feature) {</span>
<span class="lineNum">     662 </span><span class="lineNoCov">          0 :                                 smc_result = ci_send_msg_to_smc(rdev, PPSMC_MSG_PkgPwrLimitEnable);</span>
<span class="lineNum">     663 </span><span class="lineNoCov">          0 :                                 if (smc_result != PPSMC_Result_OK) {</span>
<span class="lineNum">     664 </span>            :                                         ret = -EINVAL;
<span class="lineNum">     665 </span><span class="lineNoCov">          0 :                                 } else {</span>
<span class="lineNum">     666 </span>            :                                         struct radeon_cac_tdp_table *cac_tdp_table =
<span class="lineNum">     667 </span><span class="lineNoCov">          0 :                                                 rdev-&gt;pm.dpm.dyn_state.cac_tdp_table;</span>
<span class="lineNum">     668 </span>            :                                         u32 default_pwr_limit =
<span class="lineNum">     669 </span><span class="lineNoCov">          0 :                                                 (u32)(cac_tdp_table-&gt;maximum_power_delivery_limit * 256);</span>
<span class="lineNum">     670 </span>            : 
<span class="lineNum">     671 </span><span class="lineNoCov">          0 :                                         pi-&gt;power_containment_features |= POWERCONTAINMENT_FEATURE_PkgPwrLimit;</span>
<span class="lineNum">     672 </span>            : 
<span class="lineNum">     673 </span><span class="lineNoCov">          0 :                                         ci_set_power_limit(rdev, default_pwr_limit);</span>
<span class="lineNum">     674 </span>            :                                 }
<span class="lineNum">     675 </span>            :                         }
<span class="lineNum">     676 </span>            :                 }
<span class="lineNum">     677 </span>            :         } else {
<span class="lineNum">     678 </span><span class="lineNoCov">          0 :                 if (pi-&gt;caps_power_containment &amp;&amp; pi-&gt;power_containment_features) {</span>
<span class="lineNum">     679 </span><span class="lineNoCov">          0 :                         if (pi-&gt;power_containment_features &amp; POWERCONTAINMENT_FEATURE_TDCLimit)</span>
<span class="lineNum">     680 </span><span class="lineNoCov">          0 :                                 ci_send_msg_to_smc(rdev, PPSMC_MSG_TDCLimitDisable);</span>
<span class="lineNum">     681 </span>            : 
<span class="lineNum">     682 </span><span class="lineNoCov">          0 :                         if (pi-&gt;power_containment_features &amp; POWERCONTAINMENT_FEATURE_BAPM)</span>
<span class="lineNum">     683 </span><span class="lineNoCov">          0 :                                 ci_send_msg_to_smc(rdev, PPSMC_MSG_DisableDTE);</span>
<span class="lineNum">     684 </span>            : 
<span class="lineNum">     685 </span><span class="lineNoCov">          0 :                         if (pi-&gt;power_containment_features &amp; POWERCONTAINMENT_FEATURE_PkgPwrLimit)</span>
<span class="lineNum">     686 </span><span class="lineNoCov">          0 :                                 ci_send_msg_to_smc(rdev, PPSMC_MSG_PkgPwrLimitDisable);</span>
<span class="lineNum">     687 </span><span class="lineNoCov">          0 :                         pi-&gt;power_containment_features = 0;</span>
<span class="lineNum">     688 </span><span class="lineNoCov">          0 :                 }</span>
<span class="lineNum">     689 </span>            :         }
<span class="lineNum">     690 </span>            : 
<span class="lineNum">     691 </span><span class="lineNoCov">          0 :         return ret;</span>
<a name="692"><span class="lineNum">     692 </span>            : }</a>
<span class="lineNum">     693 </span>            : 
<span class="lineNum">     694 </span><span class="lineNoCov">          0 : static int ci_enable_smc_cac(struct radeon_device *rdev, bool enable)</span>
<span class="lineNum">     695 </span>            : {
<span class="lineNum">     696 </span><span class="lineNoCov">          0 :         struct ci_power_info *pi = ci_get_pi(rdev);</span>
<span class="lineNum">     697 </span>            :         PPSMC_Result smc_result;
<span class="lineNum">     698 </span>            :         int ret = 0;
<span class="lineNum">     699 </span>            : 
<span class="lineNum">     700 </span><span class="lineNoCov">          0 :         if (pi-&gt;caps_cac) {</span>
<span class="lineNum">     701 </span><span class="lineNoCov">          0 :                 if (enable) {</span>
<span class="lineNum">     702 </span><span class="lineNoCov">          0 :                         smc_result = ci_send_msg_to_smc(rdev, PPSMC_MSG_EnableCac);</span>
<span class="lineNum">     703 </span><span class="lineNoCov">          0 :                         if (smc_result != PPSMC_Result_OK) {</span>
<span class="lineNum">     704 </span>            :                                 ret = -EINVAL;
<span class="lineNum">     705 </span><span class="lineNoCov">          0 :                                 pi-&gt;cac_enabled = false;</span>
<span class="lineNum">     706 </span><span class="lineNoCov">          0 :                         } else {</span>
<span class="lineNum">     707 </span><span class="lineNoCov">          0 :                                 pi-&gt;cac_enabled = true;</span>
<span class="lineNum">     708 </span>            :                         }
<span class="lineNum">     709 </span><span class="lineNoCov">          0 :                 } else if (pi-&gt;cac_enabled) {</span>
<span class="lineNum">     710 </span><span class="lineNoCov">          0 :                         ci_send_msg_to_smc(rdev, PPSMC_MSG_DisableCac);</span>
<span class="lineNum">     711 </span><span class="lineNoCov">          0 :                         pi-&gt;cac_enabled = false;</span>
<span class="lineNum">     712 </span><span class="lineNoCov">          0 :                 }</span>
<span class="lineNum">     713 </span>            :         }
<span class="lineNum">     714 </span>            : 
<span class="lineNum">     715 </span><span class="lineNoCov">          0 :         return ret;</span>
<a name="716"><span class="lineNum">     716 </span>            : }</a>
<span class="lineNum">     717 </span>            : 
<span class="lineNum">     718 </span><span class="lineNoCov">          0 : static int ci_enable_thermal_based_sclk_dpm(struct radeon_device *rdev,</span>
<span class="lineNum">     719 </span>            :                                             bool enable)
<span class="lineNum">     720 </span>            : {
<span class="lineNum">     721 </span><span class="lineNoCov">          0 :         struct ci_power_info *pi = ci_get_pi(rdev);</span>
<span class="lineNum">     722 </span>            :         PPSMC_Result smc_result = PPSMC_Result_OK;
<span class="lineNum">     723 </span>            : 
<span class="lineNum">     724 </span><span class="lineNoCov">          0 :         if (pi-&gt;thermal_sclk_dpm_enabled) {</span>
<span class="lineNum">     725 </span><span class="lineNoCov">          0 :                 if (enable)</span>
<span class="lineNum">     726 </span><span class="lineNoCov">          0 :                         smc_result = ci_send_msg_to_smc(rdev, PPSMC_MSG_ENABLE_THERMAL_DPM);</span>
<span class="lineNum">     727 </span>            :                 else
<span class="lineNum">     728 </span><span class="lineNoCov">          0 :                         smc_result = ci_send_msg_to_smc(rdev, PPSMC_MSG_DISABLE_THERMAL_DPM);</span>
<span class="lineNum">     729 </span>            :         }
<span class="lineNum">     730 </span>            : 
<span class="lineNum">     731 </span><span class="lineNoCov">          0 :         if (smc_result == PPSMC_Result_OK)</span>
<span class="lineNum">     732 </span><span class="lineNoCov">          0 :                 return 0;</span>
<span class="lineNum">     733 </span>            :         else
<span class="lineNum">     734 </span><span class="lineNoCov">          0 :                 return -EINVAL;</span>
<a name="735"><span class="lineNum">     735 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">     736 </span>            : 
<span class="lineNum">     737 </span><span class="lineNoCov">          0 : static int ci_power_control_set_level(struct radeon_device *rdev)</span>
<span class="lineNum">     738 </span>            : {
<span class="lineNum">     739 </span><span class="lineNoCov">          0 :         struct ci_power_info *pi = ci_get_pi(rdev);</span>
<span class="lineNum">     740 </span>            :         struct radeon_cac_tdp_table *cac_tdp_table =
<span class="lineNum">     741 </span><span class="lineNoCov">          0 :                 rdev-&gt;pm.dpm.dyn_state.cac_tdp_table;</span>
<span class="lineNum">     742 </span>            :         s32 adjust_percent;
<span class="lineNum">     743 </span>            :         s32 target_tdp;
<span class="lineNum">     744 </span>            :         int ret = 0;
<span class="lineNum">     745 </span>            :         bool adjust_polarity = false; /* ??? */
<span class="lineNum">     746 </span>            : 
<span class="lineNum">     747 </span><span class="lineNoCov">          0 :         if (pi-&gt;caps_power_containment) {</span>
<span class="lineNum">     748 </span>            :                 adjust_percent = adjust_polarity ?
<span class="lineNum">     749 </span><span class="lineNoCov">          0 :                         rdev-&gt;pm.dpm.tdp_adjustment : (-1 * rdev-&gt;pm.dpm.tdp_adjustment);</span>
<span class="lineNum">     750 </span><span class="lineNoCov">          0 :                 target_tdp = ((100 + adjust_percent) *</span>
<span class="lineNum">     751 </span><span class="lineNoCov">          0 :                               (s32)cac_tdp_table-&gt;configurable_tdp) / 100;</span>
<span class="lineNum">     752 </span>            : 
<span class="lineNum">     753 </span><span class="lineNoCov">          0 :                 ret = ci_set_overdrive_target_tdp(rdev, (u32)target_tdp);</span>
<span class="lineNum">     754 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">     755 </span>            : 
<span class="lineNum">     756 </span><span class="lineNoCov">          0 :         return ret;</span>
<a name="757"><span class="lineNum">     757 </span>            : }</a>
<span class="lineNum">     758 </span>            : 
<span class="lineNum">     759 </span><span class="lineNoCov">          0 : void ci_dpm_powergate_uvd(struct radeon_device *rdev, bool gate)</span>
<span class="lineNum">     760 </span>            : {
<span class="lineNum">     761 </span><span class="lineNoCov">          0 :         struct ci_power_info *pi = ci_get_pi(rdev);</span>
<span class="lineNum">     762 </span>            : 
<span class="lineNum">     763 </span><span class="lineNoCov">          0 :         if (pi-&gt;uvd_power_gated == gate)</span>
<span class="lineNum">     764 </span><span class="lineNoCov">          0 :                 return;</span>
<span class="lineNum">     765 </span>            : 
<span class="lineNum">     766 </span><span class="lineNoCov">          0 :         pi-&gt;uvd_power_gated = gate;</span>
<span class="lineNum">     767 </span>            : 
<span class="lineNum">     768 </span><span class="lineNoCov">          0 :         ci_update_uvd_dpm(rdev, gate);</span>
<a name="769"><span class="lineNum">     769 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">     770 </span>            : 
<span class="lineNum">     771 </span><span class="lineNoCov">          0 : bool ci_dpm_vblank_too_short(struct radeon_device *rdev)</span>
<span class="lineNum">     772 </span>            : {
<span class="lineNum">     773 </span><span class="lineNoCov">          0 :         struct ci_power_info *pi = ci_get_pi(rdev);</span>
<span class="lineNum">     774 </span><span class="lineNoCov">          0 :         u32 vblank_time = r600_dpm_get_vblank_time(rdev);</span>
<span class="lineNum">     775 </span><span class="lineNoCov">          0 :         u32 switch_limit = pi-&gt;mem_gddr5 ? 450 : 300;</span>
<span class="lineNum">     776 </span>            : 
<span class="lineNum">     777 </span>            :         /* disable mclk switching if the refresh is &gt;120Hz, even if the
<span class="lineNum">     778 </span>            :         * blanking period would allow it
<span class="lineNum">     779 </span>            :         */
<span class="lineNum">     780 </span><span class="lineNoCov">          0 :         if (r600_dpm_get_vrefresh(rdev) &gt; 120)</span>
<span class="lineNum">     781 </span><span class="lineNoCov">          0 :                 return true;</span>
<span class="lineNum">     782 </span>            : 
<span class="lineNum">     783 </span>            :         /* disable mclk switching if the refresh is &gt;120Hz, even if the
<span class="lineNum">     784 </span>            :         * blanking period would allow it
<span class="lineNum">     785 </span>            :         */
<span class="lineNum">     786 </span><span class="lineNoCov">          0 :         if (r600_dpm_get_vrefresh(rdev) &gt; 120)</span>
<span class="lineNum">     787 </span><span class="lineNoCov">          0 :                 return true;</span>
<span class="lineNum">     788 </span>            : 
<span class="lineNum">     789 </span><span class="lineNoCov">          0 :         if (vblank_time &lt; switch_limit)</span>
<span class="lineNum">     790 </span><span class="lineNoCov">          0 :                 return true;</span>
<span class="lineNum">     791 </span>            :         else
<span class="lineNum">     792 </span><span class="lineNoCov">          0 :                 return false;</span>
<span class="lineNum">     793 </span>            : 
<a name="794"><span class="lineNum">     794 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">     795 </span>            : 
<span class="lineNum">     796 </span><span class="lineNoCov">          0 : static void ci_apply_state_adjust_rules(struct radeon_device *rdev,</span>
<span class="lineNum">     797 </span>            :                                         struct radeon_ps *rps)
<span class="lineNum">     798 </span>            : {
<span class="lineNum">     799 </span><span class="lineNoCov">          0 :         struct ci_ps *ps = ci_get_ps(rps);</span>
<span class="lineNum">     800 </span><span class="lineNoCov">          0 :         struct ci_power_info *pi = ci_get_pi(rdev);</span>
<span class="lineNum">     801 </span>            :         struct radeon_clock_and_voltage_limits *max_limits;
<span class="lineNum">     802 </span>            :         bool disable_mclk_switching;
<span class="lineNum">     803 </span>            :         u32 sclk, mclk;
<span class="lineNum">     804 </span>            :         int i;
<span class="lineNum">     805 </span>            : 
<span class="lineNum">     806 </span><span class="lineNoCov">          0 :         if (rps-&gt;vce_active) {</span>
<span class="lineNum">     807 </span><span class="lineNoCov">          0 :                 rps-&gt;evclk = rdev-&gt;pm.dpm.vce_states[rdev-&gt;pm.dpm.vce_level].evclk;</span>
<span class="lineNum">     808 </span><span class="lineNoCov">          0 :                 rps-&gt;ecclk = rdev-&gt;pm.dpm.vce_states[rdev-&gt;pm.dpm.vce_level].ecclk;</span>
<span class="lineNum">     809 </span><span class="lineNoCov">          0 :         } else {</span>
<span class="lineNum">     810 </span><span class="lineNoCov">          0 :                 rps-&gt;evclk = 0;</span>
<span class="lineNum">     811 </span><span class="lineNoCov">          0 :                 rps-&gt;ecclk = 0;</span>
<span class="lineNum">     812 </span>            :         }
<span class="lineNum">     813 </span>            : 
<span class="lineNum">     814 </span><span class="lineNoCov">          0 :         if ((rdev-&gt;pm.dpm.new_active_crtc_count &gt; 1) ||</span>
<span class="lineNum">     815 </span><span class="lineNoCov">          0 :             ci_dpm_vblank_too_short(rdev))</span>
<span class="lineNum">     816 </span><span class="lineNoCov">          0 :                 disable_mclk_switching = true;</span>
<span class="lineNum">     817 </span>            :         else
<span class="lineNum">     818 </span>            :                 disable_mclk_switching = false;
<span class="lineNum">     819 </span>            : 
<span class="lineNum">     820 </span><span class="lineNoCov">          0 :         if ((rps-&gt;class &amp; ATOM_PPLIB_CLASSIFICATION_UI_MASK) == ATOM_PPLIB_CLASSIFICATION_UI_BATTERY)</span>
<span class="lineNum">     821 </span><span class="lineNoCov">          0 :                 pi-&gt;battery_state = true;</span>
<span class="lineNum">     822 </span>            :         else
<span class="lineNum">     823 </span><span class="lineNoCov">          0 :                 pi-&gt;battery_state = false;</span>
<span class="lineNum">     824 </span>            : 
<span class="lineNum">     825 </span><span class="lineNoCov">          0 :         if (rdev-&gt;pm.dpm.ac_power)</span>
<span class="lineNum">     826 </span><span class="lineNoCov">          0 :                 max_limits = &amp;rdev-&gt;pm.dpm.dyn_state.max_clock_voltage_on_ac;</span>
<span class="lineNum">     827 </span>            :         else
<span class="lineNum">     828 </span><span class="lineNoCov">          0 :                 max_limits = &amp;rdev-&gt;pm.dpm.dyn_state.max_clock_voltage_on_dc;</span>
<span class="lineNum">     829 </span>            : 
<span class="lineNum">     830 </span><span class="lineNoCov">          0 :         if (rdev-&gt;pm.dpm.ac_power == false) {</span>
<span class="lineNum">     831 </span><span class="lineNoCov">          0 :                 for (i = 0; i &lt; ps-&gt;performance_level_count; i++) {</span>
<span class="lineNum">     832 </span><span class="lineNoCov">          0 :                         if (ps-&gt;performance_levels[i].mclk &gt; max_limits-&gt;mclk)</span>
<span class="lineNum">     833 </span><span class="lineNoCov">          0 :                                 ps-&gt;performance_levels[i].mclk = max_limits-&gt;mclk;</span>
<span class="lineNum">     834 </span><span class="lineNoCov">          0 :                         if (ps-&gt;performance_levels[i].sclk &gt; max_limits-&gt;sclk)</span>
<span class="lineNum">     835 </span><span class="lineNoCov">          0 :                                 ps-&gt;performance_levels[i].sclk = max_limits-&gt;sclk;</span>
<span class="lineNum">     836 </span>            :                 }
<span class="lineNum">     837 </span>            :         }
<span class="lineNum">     838 </span>            : 
<span class="lineNum">     839 </span>            :         /* XXX validate the min clocks required for display */
<span class="lineNum">     840 </span>            : 
<span class="lineNum">     841 </span><span class="lineNoCov">          0 :         if (disable_mclk_switching) {</span>
<span class="lineNum">     842 </span><span class="lineNoCov">          0 :                 mclk  = ps-&gt;performance_levels[ps-&gt;performance_level_count - 1].mclk;</span>
<span class="lineNum">     843 </span><span class="lineNoCov">          0 :                 sclk = ps-&gt;performance_levels[0].sclk;</span>
<span class="lineNum">     844 </span><span class="lineNoCov">          0 :         } else {</span>
<span class="lineNum">     845 </span><span class="lineNoCov">          0 :                 mclk = ps-&gt;performance_levels[0].mclk;</span>
<span class="lineNum">     846 </span><span class="lineNoCov">          0 :                 sclk = ps-&gt;performance_levels[0].sclk;</span>
<span class="lineNum">     847 </span>            :         }
<span class="lineNum">     848 </span>            : 
<span class="lineNum">     849 </span><span class="lineNoCov">          0 :         if (rps-&gt;vce_active) {</span>
<span class="lineNum">     850 </span><span class="lineNoCov">          0 :                 if (sclk &lt; rdev-&gt;pm.dpm.vce_states[rdev-&gt;pm.dpm.vce_level].sclk)</span>
<span class="lineNum">     851 </span><span class="lineNoCov">          0 :                         sclk = rdev-&gt;pm.dpm.vce_states[rdev-&gt;pm.dpm.vce_level].sclk;</span>
<span class="lineNum">     852 </span><span class="lineNoCov">          0 :                 if (mclk &lt; rdev-&gt;pm.dpm.vce_states[rdev-&gt;pm.dpm.vce_level].mclk)</span>
<span class="lineNum">     853 </span><span class="lineNoCov">          0 :                         mclk = rdev-&gt;pm.dpm.vce_states[rdev-&gt;pm.dpm.vce_level].mclk;</span>
<span class="lineNum">     854 </span>            :         }
<span class="lineNum">     855 </span>            : 
<span class="lineNum">     856 </span><span class="lineNoCov">          0 :         ps-&gt;performance_levels[0].sclk = sclk;</span>
<span class="lineNum">     857 </span><span class="lineNoCov">          0 :         ps-&gt;performance_levels[0].mclk = mclk;</span>
<span class="lineNum">     858 </span>            : 
<span class="lineNum">     859 </span><span class="lineNoCov">          0 :         if (ps-&gt;performance_levels[1].sclk &lt; ps-&gt;performance_levels[0].sclk)</span>
<span class="lineNum">     860 </span><span class="lineNoCov">          0 :                 ps-&gt;performance_levels[1].sclk = ps-&gt;performance_levels[0].sclk;</span>
<span class="lineNum">     861 </span>            : 
<span class="lineNum">     862 </span><span class="lineNoCov">          0 :         if (disable_mclk_switching) {</span>
<span class="lineNum">     863 </span><span class="lineNoCov">          0 :                 if (ps-&gt;performance_levels[0].mclk &lt; ps-&gt;performance_levels[1].mclk)</span>
<span class="lineNum">     864 </span><span class="lineNoCov">          0 :                         ps-&gt;performance_levels[0].mclk = ps-&gt;performance_levels[1].mclk;</span>
<span class="lineNum">     865 </span>            :         } else {
<span class="lineNum">     866 </span><span class="lineNoCov">          0 :                 if (ps-&gt;performance_levels[1].mclk &lt; ps-&gt;performance_levels[0].mclk)</span>
<span class="lineNum">     867 </span><span class="lineNoCov">          0 :                         ps-&gt;performance_levels[1].mclk = ps-&gt;performance_levels[0].mclk;</span>
<span class="lineNum">     868 </span>            :         }
<a name="869"><span class="lineNum">     869 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">     870 </span>            : 
<span class="lineNum">     871 </span><span class="lineNoCov">          0 : static int ci_thermal_set_temperature_range(struct radeon_device *rdev,</span>
<span class="lineNum">     872 </span>            :                                             int min_temp, int max_temp)
<span class="lineNum">     873 </span>            : {
<span class="lineNum">     874 </span>            :         int low_temp = 0 * 1000;
<span class="lineNum">     875 </span>            :         int high_temp = 255 * 1000;
<span class="lineNum">     876 </span>            :         u32 tmp;
<span class="lineNum">     877 </span>            : 
<span class="lineNum">     878 </span><span class="lineNoCov">          0 :         if (low_temp &lt; min_temp)</span>
<span class="lineNum">     879 </span><span class="lineNoCov">          0 :                 low_temp = min_temp;</span>
<span class="lineNum">     880 </span><span class="lineNoCov">          0 :         if (high_temp &gt; max_temp)</span>
<span class="lineNum">     881 </span><span class="lineNoCov">          0 :                 high_temp = max_temp;</span>
<span class="lineNum">     882 </span><span class="lineNoCov">          0 :         if (high_temp &lt; low_temp) {</span>
<span class="lineNum">     883 </span><span class="lineNoCov">          0 :                 DRM_ERROR(&quot;invalid thermal range: %d - %d\n&quot;, low_temp, high_temp);</span>
<span class="lineNum">     884 </span><span class="lineNoCov">          0 :                 return -EINVAL;</span>
<span class="lineNum">     885 </span>            :         }
<span class="lineNum">     886 </span>            : 
<span class="lineNum">     887 </span><span class="lineNoCov">          0 :         tmp = RREG32_SMC(CG_THERMAL_INT);</span>
<span class="lineNum">     888 </span><span class="lineNoCov">          0 :         tmp &amp;= ~(CI_DIG_THERM_INTH_MASK | CI_DIG_THERM_INTL_MASK);</span>
<span class="lineNum">     889 </span><span class="lineNoCov">          0 :         tmp |= CI_DIG_THERM_INTH(high_temp / 1000) |</span>
<span class="lineNum">     890 </span><span class="lineNoCov">          0 :                 CI_DIG_THERM_INTL(low_temp / 1000);</span>
<span class="lineNum">     891 </span><span class="lineNoCov">          0 :         WREG32_SMC(CG_THERMAL_INT, tmp);</span>
<span class="lineNum">     892 </span>            : 
<span class="lineNum">     893 </span>            : #if 0
<span class="lineNum">     894 </span>            :         /* XXX: need to figure out how to handle this properly */
<span class="lineNum">     895 </span>            :         tmp = RREG32_SMC(CG_THERMAL_CTRL);
<span class="lineNum">     896 </span>            :         tmp &amp;= DIG_THERM_DPM_MASK;
<span class="lineNum">     897 </span>            :         tmp |= DIG_THERM_DPM(high_temp / 1000);
<span class="lineNum">     898 </span>            :         WREG32_SMC(CG_THERMAL_CTRL, tmp);
<span class="lineNum">     899 </span>            : #endif
<span class="lineNum">     900 </span>            : 
<span class="lineNum">     901 </span><span class="lineNoCov">          0 :         rdev-&gt;pm.dpm.thermal.min_temp = low_temp;</span>
<span class="lineNum">     902 </span><span class="lineNoCov">          0 :         rdev-&gt;pm.dpm.thermal.max_temp = high_temp;</span>
<span class="lineNum">     903 </span>            : 
<span class="lineNum">     904 </span><span class="lineNoCov">          0 :         return 0;</span>
<a name="905"><span class="lineNum">     905 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">     906 </span>            : 
<span class="lineNum">     907 </span><span class="lineNoCov">          0 : static int ci_thermal_enable_alert(struct radeon_device *rdev,</span>
<span class="lineNum">     908 </span>            :                                    bool enable)
<span class="lineNum">     909 </span>            : {
<span class="lineNum">     910 </span><span class="lineNoCov">          0 :         u32 thermal_int = RREG32_SMC(CG_THERMAL_INT);</span>
<span class="lineNum">     911 </span>            :         PPSMC_Result result;
<span class="lineNum">     912 </span>            : 
<span class="lineNum">     913 </span><span class="lineNoCov">          0 :         if (enable) {</span>
<span class="lineNum">     914 </span><span class="lineNoCov">          0 :                 thermal_int &amp;= ~(THERM_INT_MASK_HIGH | THERM_INT_MASK_LOW);</span>
<span class="lineNum">     915 </span><span class="lineNoCov">          0 :                 WREG32_SMC(CG_THERMAL_INT, thermal_int);</span>
<span class="lineNum">     916 </span><span class="lineNoCov">          0 :                 rdev-&gt;irq.dpm_thermal = false;</span>
<span class="lineNum">     917 </span><span class="lineNoCov">          0 :                 result = ci_send_msg_to_smc(rdev, PPSMC_MSG_Thermal_Cntl_Enable);</span>
<span class="lineNum">     918 </span><span class="lineNoCov">          0 :                 if (result != PPSMC_Result_OK) {</span>
<span class="lineNum">     919 </span>            :                         DRM_DEBUG_KMS(&quot;Could not enable thermal interrupts.\n&quot;);
<span class="lineNum">     920 </span><span class="lineNoCov">          0 :                         return -EINVAL;</span>
<span class="lineNum">     921 </span>            :                 }
<span class="lineNum">     922 </span>            :         } else {
<span class="lineNum">     923 </span><span class="lineNoCov">          0 :                 thermal_int |= THERM_INT_MASK_HIGH | THERM_INT_MASK_LOW;</span>
<span class="lineNum">     924 </span><span class="lineNoCov">          0 :                 WREG32_SMC(CG_THERMAL_INT, thermal_int);</span>
<span class="lineNum">     925 </span><span class="lineNoCov">          0 :                 rdev-&gt;irq.dpm_thermal = true;</span>
<span class="lineNum">     926 </span><span class="lineNoCov">          0 :                 result = ci_send_msg_to_smc(rdev, PPSMC_MSG_Thermal_Cntl_Disable);</span>
<span class="lineNum">     927 </span><span class="lineNoCov">          0 :                 if (result != PPSMC_Result_OK) {</span>
<span class="lineNum">     928 </span>            :                         DRM_DEBUG_KMS(&quot;Could not disable thermal interrupts.\n&quot;);
<span class="lineNum">     929 </span><span class="lineNoCov">          0 :                         return -EINVAL;</span>
<span class="lineNum">     930 </span>            :                 }
<span class="lineNum">     931 </span>            :         }
<span class="lineNum">     932 </span>            : 
<span class="lineNum">     933 </span><span class="lineNoCov">          0 :         return 0;</span>
<a name="934"><span class="lineNum">     934 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">     935 </span>            : 
<span class="lineNum">     936 </span><span class="lineNoCov">          0 : static void ci_fan_ctrl_set_static_mode(struct radeon_device *rdev, u32 mode)</span>
<span class="lineNum">     937 </span>            : {
<span class="lineNum">     938 </span><span class="lineNoCov">          0 :         struct ci_power_info *pi = ci_get_pi(rdev);</span>
<span class="lineNum">     939 </span>            :         u32 tmp;
<span class="lineNum">     940 </span>            : 
<span class="lineNum">     941 </span><span class="lineNoCov">          0 :         if (pi-&gt;fan_ctrl_is_in_default_mode) {</span>
<span class="lineNum">     942 </span><span class="lineNoCov">          0 :                 tmp = (RREG32_SMC(CG_FDO_CTRL2) &amp; FDO_PWM_MODE_MASK) &gt;&gt; FDO_PWM_MODE_SHIFT;</span>
<span class="lineNum">     943 </span><span class="lineNoCov">          0 :                 pi-&gt;fan_ctrl_default_mode = tmp;</span>
<span class="lineNum">     944 </span><span class="lineNoCov">          0 :                 tmp = (RREG32_SMC(CG_FDO_CTRL2) &amp; TMIN_MASK) &gt;&gt; TMIN_SHIFT;</span>
<span class="lineNum">     945 </span><span class="lineNoCov">          0 :                 pi-&gt;t_min = tmp;</span>
<span class="lineNum">     946 </span><span class="lineNoCov">          0 :                 pi-&gt;fan_ctrl_is_in_default_mode = false;</span>
<span class="lineNum">     947 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">     948 </span>            : 
<span class="lineNum">     949 </span><span class="lineNoCov">          0 :         tmp = RREG32_SMC(CG_FDO_CTRL2) &amp; ~TMIN_MASK;</span>
<span class="lineNum">     950 </span>            :         tmp |= TMIN(0);
<span class="lineNum">     951 </span><span class="lineNoCov">          0 :         WREG32_SMC(CG_FDO_CTRL2, tmp);</span>
<span class="lineNum">     952 </span>            : 
<span class="lineNum">     953 </span><span class="lineNoCov">          0 :         tmp = RREG32_SMC(CG_FDO_CTRL2) &amp; ~FDO_PWM_MODE_MASK;</span>
<span class="lineNum">     954 </span><span class="lineNoCov">          0 :         tmp |= FDO_PWM_MODE(mode);</span>
<span class="lineNum">     955 </span><span class="lineNoCov">          0 :         WREG32_SMC(CG_FDO_CTRL2, tmp);</span>
<a name="956"><span class="lineNum">     956 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">     957 </span>            : 
<span class="lineNum">     958 </span><span class="lineNoCov">          0 : static int ci_thermal_setup_fan_table(struct radeon_device *rdev)</span>
<span class="lineNum">     959 </span>            : {
<span class="lineNum">     960 </span><span class="lineNoCov">          0 :         struct ci_power_info *pi = ci_get_pi(rdev);</span>
<span class="lineNum">     961 </span><span class="lineNoCov">          0 :         SMU7_Discrete_FanTable fan_table = { FDO_MODE_HARDWARE };</span>
<span class="lineNum">     962 </span>            :         u32 duty100;
<span class="lineNum">     963 </span>            :         u32 t_diff1, t_diff2, pwm_diff1, pwm_diff2;
<span class="lineNum">     964 </span>            :         u16 fdo_min, slope1, slope2;
<span class="lineNum">     965 </span>            :         u32 reference_clock, tmp;
<span class="lineNum">     966 </span>            :         int ret;
<span class="lineNum">     967 </span>            :         u64 tmp64;
<span class="lineNum">     968 </span>            : 
<span class="lineNum">     969 </span><span class="lineNoCov">          0 :         if (!pi-&gt;fan_table_start) {</span>
<span class="lineNum">     970 </span><span class="lineNoCov">          0 :                 rdev-&gt;pm.dpm.fan.ucode_fan_control = false;</span>
<span class="lineNum">     971 </span><span class="lineNoCov">          0 :                 return 0;</span>
<span class="lineNum">     972 </span>            :         }
<span class="lineNum">     973 </span>            : 
<span class="lineNum">     974 </span><span class="lineNoCov">          0 :         duty100 = (RREG32_SMC(CG_FDO_CTRL1) &amp; FMAX_DUTY100_MASK) &gt;&gt; FMAX_DUTY100_SHIFT;</span>
<span class="lineNum">     975 </span>            : 
<span class="lineNum">     976 </span><span class="lineNoCov">          0 :         if (duty100 == 0) {</span>
<span class="lineNum">     977 </span><span class="lineNoCov">          0 :                 rdev-&gt;pm.dpm.fan.ucode_fan_control = false;</span>
<span class="lineNum">     978 </span><span class="lineNoCov">          0 :                 return 0;</span>
<span class="lineNum">     979 </span>            :         }
<span class="lineNum">     980 </span>            : 
<span class="lineNum">     981 </span><span class="lineNoCov">          0 :         tmp64 = (u64)rdev-&gt;pm.dpm.fan.pwm_min * duty100;</span>
<span class="lineNum">     982 </span><span class="lineNoCov">          0 :         do_div(tmp64, 10000);</span>
<span class="lineNum">     983 </span><span class="lineNoCov">          0 :         fdo_min = (u16)tmp64;</span>
<span class="lineNum">     984 </span>            : 
<span class="lineNum">     985 </span><span class="lineNoCov">          0 :         t_diff1 = rdev-&gt;pm.dpm.fan.t_med - rdev-&gt;pm.dpm.fan.t_min;</span>
<span class="lineNum">     986 </span><span class="lineNoCov">          0 :         t_diff2 = rdev-&gt;pm.dpm.fan.t_high - rdev-&gt;pm.dpm.fan.t_med;</span>
<span class="lineNum">     987 </span>            : 
<span class="lineNum">     988 </span><span class="lineNoCov">          0 :         pwm_diff1 = rdev-&gt;pm.dpm.fan.pwm_med - rdev-&gt;pm.dpm.fan.pwm_min;</span>
<span class="lineNum">     989 </span><span class="lineNoCov">          0 :         pwm_diff2 = rdev-&gt;pm.dpm.fan.pwm_high - rdev-&gt;pm.dpm.fan.pwm_med;</span>
<span class="lineNum">     990 </span>            : 
<span class="lineNum">     991 </span><span class="lineNoCov">          0 :         slope1 = (u16)((50 + ((16 * duty100 * pwm_diff1) / t_diff1)) / 100);</span>
<span class="lineNum">     992 </span><span class="lineNoCov">          0 :         slope2 = (u16)((50 + ((16 * duty100 * pwm_diff2) / t_diff2)) / 100);</span>
<span class="lineNum">     993 </span>            : 
<span class="lineNum">     994 </span><span class="lineNoCov">          0 :         fan_table.TempMin = cpu_to_be16((50 + rdev-&gt;pm.dpm.fan.t_min) / 100);</span>
<span class="lineNum">     995 </span><span class="lineNoCov">          0 :         fan_table.TempMed = cpu_to_be16((50 + rdev-&gt;pm.dpm.fan.t_med) / 100);</span>
<span class="lineNum">     996 </span><span class="lineNoCov">          0 :         fan_table.TempMax = cpu_to_be16((50 + rdev-&gt;pm.dpm.fan.t_max) / 100);</span>
<span class="lineNum">     997 </span>            : 
<span class="lineNum">     998 </span><span class="lineNoCov">          0 :         fan_table.Slope1 = cpu_to_be16(slope1);</span>
<span class="lineNum">     999 </span><span class="lineNoCov">          0 :         fan_table.Slope2 = cpu_to_be16(slope2);</span>
<span class="lineNum">    1000 </span>            : 
<span class="lineNum">    1001 </span><span class="lineNoCov">          0 :         fan_table.FdoMin = cpu_to_be16(fdo_min);</span>
<span class="lineNum">    1002 </span>            : 
<span class="lineNum">    1003 </span><span class="lineNoCov">          0 :         fan_table.HystDown = cpu_to_be16(rdev-&gt;pm.dpm.fan.t_hyst);</span>
<span class="lineNum">    1004 </span>            : 
<span class="lineNum">    1005 </span><span class="lineNoCov">          0 :         fan_table.HystUp = cpu_to_be16(1);</span>
<span class="lineNum">    1006 </span>            : 
<span class="lineNum">    1007 </span><span class="lineNoCov">          0 :         fan_table.HystSlope = cpu_to_be16(1);</span>
<span class="lineNum">    1008 </span>            : 
<span class="lineNum">    1009 </span><span class="lineNoCov">          0 :         fan_table.TempRespLim = cpu_to_be16(5);</span>
<span class="lineNum">    1010 </span>            : 
<span class="lineNum">    1011 </span><span class="lineNoCov">          0 :         reference_clock = radeon_get_xclk(rdev);</span>
<span class="lineNum">    1012 </span>            : 
<span class="lineNum">    1013 </span><span class="lineNoCov">          0 :         fan_table.RefreshPeriod = cpu_to_be32((rdev-&gt;pm.dpm.fan.cycle_delay *</span>
<span class="lineNum">    1014 </span>            :                                                reference_clock) / 1600);
<span class="lineNum">    1015 </span>            : 
<span class="lineNum">    1016 </span><span class="lineNoCov">          0 :         fan_table.FdoMax = cpu_to_be16((u16)duty100);</span>
<span class="lineNum">    1017 </span>            : 
<span class="lineNum">    1018 </span><span class="lineNoCov">          0 :         tmp = (RREG32_SMC(CG_MULT_THERMAL_CTRL) &amp; TEMP_SEL_MASK) &gt;&gt; TEMP_SEL_SHIFT;</span>
<span class="lineNum">    1019 </span><span class="lineNoCov">          0 :         fan_table.TempSrc = (uint8_t)tmp;</span>
<span class="lineNum">    1020 </span>            : 
<span class="lineNum">    1021 </span><span class="lineNoCov">          0 :         ret = ci_copy_bytes_to_smc(rdev,</span>
<span class="lineNum">    1022 </span><span class="lineNoCov">          0 :                                    pi-&gt;fan_table_start,</span>
<span class="lineNum">    1023 </span>            :                                    (u8 *)(&amp;fan_table),
<span class="lineNum">    1024 </span>            :                                    sizeof(fan_table),
<span class="lineNum">    1025 </span><span class="lineNoCov">          0 :                                    pi-&gt;sram_end);</span>
<span class="lineNum">    1026 </span>            : 
<span class="lineNum">    1027 </span><span class="lineNoCov">          0 :         if (ret) {</span>
<span class="lineNum">    1028 </span><span class="lineNoCov">          0 :                 DRM_ERROR(&quot;Failed to load fan table to the SMC.&quot;);</span>
<span class="lineNum">    1029 </span><span class="lineNoCov">          0 :                 rdev-&gt;pm.dpm.fan.ucode_fan_control = false;</span>
<span class="lineNum">    1030 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">    1031 </span>            : 
<span class="lineNum">    1032 </span><span class="lineNoCov">          0 :         return 0;</span>
<a name="1033"><span class="lineNum">    1033 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    1034 </span>            : 
<span class="lineNum">    1035 </span><span class="lineNoCov">          0 : static int ci_fan_ctrl_start_smc_fan_control(struct radeon_device *rdev)</span>
<span class="lineNum">    1036 </span>            : {
<span class="lineNum">    1037 </span><span class="lineNoCov">          0 :         struct ci_power_info *pi = ci_get_pi(rdev);</span>
<span class="lineNum">    1038 </span>            :         PPSMC_Result ret;
<span class="lineNum">    1039 </span>            : 
<span class="lineNum">    1040 </span><span class="lineNoCov">          0 :         if (pi-&gt;caps_od_fuzzy_fan_control_support) {</span>
<span class="lineNum">    1041 </span><span class="lineNoCov">          0 :                 ret = ci_send_msg_to_smc_with_parameter(rdev,</span>
<span class="lineNum">    1042 </span>            :                                                         PPSMC_StartFanControl,
<span class="lineNum">    1043 </span>            :                                                         FAN_CONTROL_FUZZY);
<span class="lineNum">    1044 </span><span class="lineNoCov">          0 :                 if (ret != PPSMC_Result_OK)</span>
<span class="lineNum">    1045 </span><span class="lineNoCov">          0 :                         return -EINVAL;</span>
<span class="lineNum">    1046 </span><span class="lineNoCov">          0 :                 ret = ci_send_msg_to_smc_with_parameter(rdev,</span>
<span class="lineNum">    1047 </span>            :                                                         PPSMC_MSG_SetFanPwmMax,
<span class="lineNum">    1048 </span><span class="lineNoCov">          0 :                                                         rdev-&gt;pm.dpm.fan.default_max_fan_pwm);</span>
<span class="lineNum">    1049 </span><span class="lineNoCov">          0 :                 if (ret != PPSMC_Result_OK)</span>
<span class="lineNum">    1050 </span><span class="lineNoCov">          0 :                         return -EINVAL;</span>
<span class="lineNum">    1051 </span>            :         } else {
<span class="lineNum">    1052 </span><span class="lineNoCov">          0 :                 ret = ci_send_msg_to_smc_with_parameter(rdev,</span>
<span class="lineNum">    1053 </span>            :                                                         PPSMC_StartFanControl,
<span class="lineNum">    1054 </span>            :                                                         FAN_CONTROL_TABLE);
<span class="lineNum">    1055 </span><span class="lineNoCov">          0 :                 if (ret != PPSMC_Result_OK)</span>
<span class="lineNum">    1056 </span><span class="lineNoCov">          0 :                         return -EINVAL;</span>
<span class="lineNum">    1057 </span>            :         }
<span class="lineNum">    1058 </span>            : 
<span class="lineNum">    1059 </span><span class="lineNoCov">          0 :         pi-&gt;fan_is_controlled_by_smc = true;</span>
<span class="lineNum">    1060 </span><span class="lineNoCov">          0 :         return 0;</span>
<a name="1061"><span class="lineNum">    1061 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    1062 </span>            : 
<span class="lineNum">    1063 </span><span class="lineNoCov">          0 : static int ci_fan_ctrl_stop_smc_fan_control(struct radeon_device *rdev)</span>
<span class="lineNum">    1064 </span>            : {
<span class="lineNum">    1065 </span>            :         PPSMC_Result ret;
<span class="lineNum">    1066 </span><span class="lineNoCov">          0 :         struct ci_power_info *pi = ci_get_pi(rdev);</span>
<span class="lineNum">    1067 </span>            : 
<span class="lineNum">    1068 </span><span class="lineNoCov">          0 :         ret = ci_send_msg_to_smc(rdev, PPSMC_StopFanControl);</span>
<span class="lineNum">    1069 </span><span class="lineNoCov">          0 :         if (ret == PPSMC_Result_OK) {</span>
<span class="lineNum">    1070 </span><span class="lineNoCov">          0 :                 pi-&gt;fan_is_controlled_by_smc = false;</span>
<span class="lineNum">    1071 </span><span class="lineNoCov">          0 :                 return 0;</span>
<span class="lineNum">    1072 </span>            :         } else
<span class="lineNum">    1073 </span><span class="lineNoCov">          0 :                 return -EINVAL;</span>
<a name="1074"><span class="lineNum">    1074 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    1075 </span>            : 
<span class="lineNum">    1076 </span><span class="lineNoCov">          0 : int ci_fan_ctrl_get_fan_speed_percent(struct radeon_device *rdev,</span>
<span class="lineNum">    1077 </span>            :                                              u32 *speed)
<span class="lineNum">    1078 </span>            : {
<span class="lineNum">    1079 </span>            :         u32 duty, duty100;
<span class="lineNum">    1080 </span>            :         u64 tmp64;
<span class="lineNum">    1081 </span>            : 
<span class="lineNum">    1082 </span><span class="lineNoCov">          0 :         if (rdev-&gt;pm.no_fan)</span>
<span class="lineNum">    1083 </span><span class="lineNoCov">          0 :                 return -ENOENT;</span>
<span class="lineNum">    1084 </span>            : 
<span class="lineNum">    1085 </span><span class="lineNoCov">          0 :         duty100 = (RREG32_SMC(CG_FDO_CTRL1) &amp; FMAX_DUTY100_MASK) &gt;&gt; FMAX_DUTY100_SHIFT;</span>
<span class="lineNum">    1086 </span><span class="lineNoCov">          0 :         duty = (RREG32_SMC(CG_THERMAL_STATUS) &amp; FDO_PWM_DUTY_MASK) &gt;&gt; FDO_PWM_DUTY_SHIFT;</span>
<span class="lineNum">    1087 </span>            : 
<span class="lineNum">    1088 </span><span class="lineNoCov">          0 :         if (duty100 == 0)</span>
<span class="lineNum">    1089 </span><span class="lineNoCov">          0 :                 return -EINVAL;</span>
<span class="lineNum">    1090 </span>            : 
<span class="lineNum">    1091 </span><span class="lineNoCov">          0 :         tmp64 = (u64)duty * 100;</span>
<span class="lineNum">    1092 </span><span class="lineNoCov">          0 :         do_div(tmp64, duty100);</span>
<span class="lineNum">    1093 </span><span class="lineNoCov">          0 :         *speed = (u32)tmp64;</span>
<span class="lineNum">    1094 </span>            : 
<span class="lineNum">    1095 </span><span class="lineNoCov">          0 :         if (*speed &gt; 100)</span>
<span class="lineNum">    1096 </span><span class="lineNoCov">          0 :                 *speed = 100;</span>
<span class="lineNum">    1097 </span>            : 
<span class="lineNum">    1098 </span><span class="lineNoCov">          0 :         return 0;</span>
<a name="1099"><span class="lineNum">    1099 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    1100 </span>            : 
<span class="lineNum">    1101 </span><span class="lineNoCov">          0 : int ci_fan_ctrl_set_fan_speed_percent(struct radeon_device *rdev,</span>
<span class="lineNum">    1102 </span>            :                                              u32 speed)
<span class="lineNum">    1103 </span>            : {
<span class="lineNum">    1104 </span>            :         u32 tmp;
<span class="lineNum">    1105 </span>            :         u32 duty, duty100;
<span class="lineNum">    1106 </span>            :         u64 tmp64;
<span class="lineNum">    1107 </span><span class="lineNoCov">          0 :         struct ci_power_info *pi = ci_get_pi(rdev);</span>
<span class="lineNum">    1108 </span>            : 
<span class="lineNum">    1109 </span><span class="lineNoCov">          0 :         if (rdev-&gt;pm.no_fan)</span>
<span class="lineNum">    1110 </span><span class="lineNoCov">          0 :                 return -ENOENT;</span>
<span class="lineNum">    1111 </span>            : 
<span class="lineNum">    1112 </span><span class="lineNoCov">          0 :         if (pi-&gt;fan_is_controlled_by_smc)</span>
<span class="lineNum">    1113 </span><span class="lineNoCov">          0 :                 return -EINVAL;</span>
<span class="lineNum">    1114 </span>            : 
<span class="lineNum">    1115 </span><span class="lineNoCov">          0 :         if (speed &gt; 100)</span>
<span class="lineNum">    1116 </span><span class="lineNoCov">          0 :                 return -EINVAL;</span>
<span class="lineNum">    1117 </span>            : 
<span class="lineNum">    1118 </span><span class="lineNoCov">          0 :         duty100 = (RREG32_SMC(CG_FDO_CTRL1) &amp; FMAX_DUTY100_MASK) &gt;&gt; FMAX_DUTY100_SHIFT;</span>
<span class="lineNum">    1119 </span>            : 
<span class="lineNum">    1120 </span><span class="lineNoCov">          0 :         if (duty100 == 0)</span>
<span class="lineNum">    1121 </span><span class="lineNoCov">          0 :                 return -EINVAL;</span>
<span class="lineNum">    1122 </span>            : 
<span class="lineNum">    1123 </span><span class="lineNoCov">          0 :         tmp64 = (u64)speed * duty100;</span>
<span class="lineNum">    1124 </span><span class="lineNoCov">          0 :         do_div(tmp64, 100);</span>
<span class="lineNum">    1125 </span><span class="lineNoCov">          0 :         duty = (u32)tmp64;</span>
<span class="lineNum">    1126 </span>            : 
<span class="lineNum">    1127 </span><span class="lineNoCov">          0 :         tmp = RREG32_SMC(CG_FDO_CTRL0) &amp; ~FDO_STATIC_DUTY_MASK;</span>
<span class="lineNum">    1128 </span><span class="lineNoCov">          0 :         tmp |= FDO_STATIC_DUTY(duty);</span>
<span class="lineNum">    1129 </span><span class="lineNoCov">          0 :         WREG32_SMC(CG_FDO_CTRL0, tmp);</span>
<span class="lineNum">    1130 </span>            : 
<span class="lineNum">    1131 </span><span class="lineNoCov">          0 :         return 0;</span>
<a name="1132"><span class="lineNum">    1132 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    1133 </span>            : 
<span class="lineNum">    1134 </span><span class="lineNoCov">          0 : void ci_fan_ctrl_set_mode(struct radeon_device *rdev, u32 mode)</span>
<span class="lineNum">    1135 </span>            : {
<span class="lineNum">    1136 </span><span class="lineNoCov">          0 :         if (mode) {</span>
<span class="lineNum">    1137 </span>            :                 /* stop auto-manage */
<span class="lineNum">    1138 </span><span class="lineNoCov">          0 :                 if (rdev-&gt;pm.dpm.fan.ucode_fan_control)</span>
<span class="lineNum">    1139 </span><span class="lineNoCov">          0 :                         ci_fan_ctrl_stop_smc_fan_control(rdev);</span>
<span class="lineNum">    1140 </span><span class="lineNoCov">          0 :                 ci_fan_ctrl_set_static_mode(rdev, mode);</span>
<span class="lineNum">    1141 </span><span class="lineNoCov">          0 :         } else {</span>
<span class="lineNum">    1142 </span>            :                 /* restart auto-manage */
<span class="lineNum">    1143 </span><span class="lineNoCov">          0 :                 if (rdev-&gt;pm.dpm.fan.ucode_fan_control)</span>
<span class="lineNum">    1144 </span><span class="lineNoCov">          0 :                         ci_thermal_start_smc_fan_control(rdev);</span>
<span class="lineNum">    1145 </span>            :                 else
<span class="lineNum">    1146 </span><span class="lineNoCov">          0 :                         ci_fan_ctrl_set_default_mode(rdev);</span>
<span class="lineNum">    1147 </span>            :         }
<a name="1148"><span class="lineNum">    1148 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    1149 </span>            : 
<span class="lineNum">    1150 </span><span class="lineNoCov">          0 : u32 ci_fan_ctrl_get_mode(struct radeon_device *rdev)</span>
<span class="lineNum">    1151 </span>            : {
<span class="lineNum">    1152 </span><span class="lineNoCov">          0 :         struct ci_power_info *pi = ci_get_pi(rdev);</span>
<span class="lineNum">    1153 </span>            :         u32 tmp;
<span class="lineNum">    1154 </span>            : 
<span class="lineNum">    1155 </span><span class="lineNoCov">          0 :         if (pi-&gt;fan_is_controlled_by_smc)</span>
<span class="lineNum">    1156 </span><span class="lineNoCov">          0 :                 return 0;</span>
<span class="lineNum">    1157 </span>            : 
<span class="lineNum">    1158 </span><span class="lineNoCov">          0 :         tmp = RREG32_SMC(CG_FDO_CTRL2) &amp; FDO_PWM_MODE_MASK;</span>
<span class="lineNum">    1159 </span><span class="lineNoCov">          0 :         return (tmp &gt;&gt; FDO_PWM_MODE_SHIFT);</span>
<span class="lineNum">    1160 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">    1161 </span>            : 
<span class="lineNum">    1162 </span>            : #if 0
<span class="lineNum">    1163 </span>            : static int ci_fan_ctrl_get_fan_speed_rpm(struct radeon_device *rdev,
<span class="lineNum">    1164 </span>            :                                          u32 *speed)
<span class="lineNum">    1165 </span>            : {
<span class="lineNum">    1166 </span>            :         u32 tach_period;
<span class="lineNum">    1167 </span>            :         u32 xclk = radeon_get_xclk(rdev);
<span class="lineNum">    1168 </span>            : 
<span class="lineNum">    1169 </span>            :         if (rdev-&gt;pm.no_fan)
<span class="lineNum">    1170 </span>            :                 return -ENOENT;
<span class="lineNum">    1171 </span>            : 
<span class="lineNum">    1172 </span>            :         if (rdev-&gt;pm.fan_pulses_per_revolution == 0)
<span class="lineNum">    1173 </span>            :                 return -ENOENT;
<span class="lineNum">    1174 </span>            : 
<span class="lineNum">    1175 </span>            :         tach_period = (RREG32_SMC(CG_TACH_STATUS) &amp; TACH_PERIOD_MASK) &gt;&gt; TACH_PERIOD_SHIFT;
<span class="lineNum">    1176 </span>            :         if (tach_period == 0)
<span class="lineNum">    1177 </span>            :                 return -ENOENT;
<span class="lineNum">    1178 </span>            : 
<span class="lineNum">    1179 </span>            :         *speed = 60 * xclk * 10000 / tach_period;
<span class="lineNum">    1180 </span>            : 
<span class="lineNum">    1181 </span>            :         return 0;
<span class="lineNum">    1182 </span>            : }
<span class="lineNum">    1183 </span>            : 
<span class="lineNum">    1184 </span>            : static int ci_fan_ctrl_set_fan_speed_rpm(struct radeon_device *rdev,
<span class="lineNum">    1185 </span>            :                                          u32 speed)
<span class="lineNum">    1186 </span>            : {
<span class="lineNum">    1187 </span>            :         u32 tach_period, tmp;
<span class="lineNum">    1188 </span>            :         u32 xclk = radeon_get_xclk(rdev);
<span class="lineNum">    1189 </span>            : 
<span class="lineNum">    1190 </span>            :         if (rdev-&gt;pm.no_fan)
<span class="lineNum">    1191 </span>            :                 return -ENOENT;
<span class="lineNum">    1192 </span>            : 
<span class="lineNum">    1193 </span>            :         if (rdev-&gt;pm.fan_pulses_per_revolution == 0)
<span class="lineNum">    1194 </span>            :                 return -ENOENT;
<span class="lineNum">    1195 </span>            : 
<span class="lineNum">    1196 </span>            :         if ((speed &lt; rdev-&gt;pm.fan_min_rpm) ||
<span class="lineNum">    1197 </span>            :             (speed &gt; rdev-&gt;pm.fan_max_rpm))
<span class="lineNum">    1198 </span>            :                 return -EINVAL;
<span class="lineNum">    1199 </span>            : 
<span class="lineNum">    1200 </span>            :         if (rdev-&gt;pm.dpm.fan.ucode_fan_control)
<span class="lineNum">    1201 </span>            :                 ci_fan_ctrl_stop_smc_fan_control(rdev);
<span class="lineNum">    1202 </span>            : 
<span class="lineNum">    1203 </span>            :         tach_period = 60 * xclk * 10000 / (8 * speed);
<span class="lineNum">    1204 </span>            :         tmp = RREG32_SMC(CG_TACH_CTRL) &amp; ~TARGET_PERIOD_MASK;
<span class="lineNum">    1205 </span>            :         tmp |= TARGET_PERIOD(tach_period);
<span class="lineNum">    1206 </span>            :         WREG32_SMC(CG_TACH_CTRL, tmp);
<span class="lineNum">    1207 </span>            : 
<span class="lineNum">    1208 </span>            :         ci_fan_ctrl_set_static_mode(rdev, FDO_PWM_MODE_STATIC_RPM);
<span class="lineNum">    1209 </span>            : 
<span class="lineNum">    1210 </span>            :         return 0;
<span class="lineNum">    1211 </span>            : }
<a name="1212"><span class="lineNum">    1212 </span>            : #endif</a>
<span class="lineNum">    1213 </span>            : 
<span class="lineNum">    1214 </span><span class="lineNoCov">          0 : static void ci_fan_ctrl_set_default_mode(struct radeon_device *rdev)</span>
<span class="lineNum">    1215 </span>            : {
<span class="lineNum">    1216 </span><span class="lineNoCov">          0 :         struct ci_power_info *pi = ci_get_pi(rdev);</span>
<span class="lineNum">    1217 </span>            :         u32 tmp;
<span class="lineNum">    1218 </span>            : 
<span class="lineNum">    1219 </span><span class="lineNoCov">          0 :         if (!pi-&gt;fan_ctrl_is_in_default_mode) {</span>
<span class="lineNum">    1220 </span><span class="lineNoCov">          0 :                 tmp = RREG32_SMC(CG_FDO_CTRL2) &amp; ~FDO_PWM_MODE_MASK;</span>
<span class="lineNum">    1221 </span><span class="lineNoCov">          0 :                 tmp |= FDO_PWM_MODE(pi-&gt;fan_ctrl_default_mode);</span>
<span class="lineNum">    1222 </span><span class="lineNoCov">          0 :                 WREG32_SMC(CG_FDO_CTRL2, tmp);</span>
<span class="lineNum">    1223 </span>            : 
<span class="lineNum">    1224 </span><span class="lineNoCov">          0 :                 tmp = RREG32_SMC(CG_FDO_CTRL2) &amp; ~TMIN_MASK;</span>
<span class="lineNum">    1225 </span><span class="lineNoCov">          0 :                 tmp |= TMIN(pi-&gt;t_min);</span>
<span class="lineNum">    1226 </span><span class="lineNoCov">          0 :                 WREG32_SMC(CG_FDO_CTRL2, tmp);</span>
<span class="lineNum">    1227 </span><span class="lineNoCov">          0 :                 pi-&gt;fan_ctrl_is_in_default_mode = true;</span>
<span class="lineNum">    1228 </span><span class="lineNoCov">          0 :         }</span>
<a name="1229"><span class="lineNum">    1229 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    1230 </span>            : 
<span class="lineNum">    1231 </span><span class="lineNoCov">          0 : static void ci_thermal_start_smc_fan_control(struct radeon_device *rdev)</span>
<span class="lineNum">    1232 </span>            : {
<span class="lineNum">    1233 </span><span class="lineNoCov">          0 :         if (rdev-&gt;pm.dpm.fan.ucode_fan_control) {</span>
<span class="lineNum">    1234 </span><span class="lineNoCov">          0 :                 ci_fan_ctrl_start_smc_fan_control(rdev);</span>
<span class="lineNum">    1235 </span><span class="lineNoCov">          0 :                 ci_fan_ctrl_set_static_mode(rdev, FDO_PWM_MODE_STATIC);</span>
<span class="lineNum">    1236 </span><span class="lineNoCov">          0 :         }</span>
<a name="1237"><span class="lineNum">    1237 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    1238 </span>            : 
<span class="lineNum">    1239 </span><span class="lineNoCov">          0 : static void ci_thermal_initialize(struct radeon_device *rdev)</span>
<span class="lineNum">    1240 </span>            : {
<span class="lineNum">    1241 </span>            :         u32 tmp;
<span class="lineNum">    1242 </span>            : 
<span class="lineNum">    1243 </span><span class="lineNoCov">          0 :         if (rdev-&gt;pm.fan_pulses_per_revolution) {</span>
<span class="lineNum">    1244 </span><span class="lineNoCov">          0 :                 tmp = RREG32_SMC(CG_TACH_CTRL) &amp; ~EDGE_PER_REV_MASK;</span>
<span class="lineNum">    1245 </span><span class="lineNoCov">          0 :                 tmp |= EDGE_PER_REV(rdev-&gt;pm.fan_pulses_per_revolution -1);</span>
<span class="lineNum">    1246 </span><span class="lineNoCov">          0 :                 WREG32_SMC(CG_TACH_CTRL, tmp);</span>
<span class="lineNum">    1247 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">    1248 </span>            : 
<span class="lineNum">    1249 </span><span class="lineNoCov">          0 :         tmp = RREG32_SMC(CG_FDO_CTRL2) &amp; ~TACH_PWM_RESP_RATE_MASK;</span>
<span class="lineNum">    1250 </span><span class="lineNoCov">          0 :         tmp |= TACH_PWM_RESP_RATE(0x28);</span>
<span class="lineNum">    1251 </span><span class="lineNoCov">          0 :         WREG32_SMC(CG_FDO_CTRL2, tmp);</span>
<a name="1252"><span class="lineNum">    1252 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    1253 </span>            : 
<span class="lineNum">    1254 </span><span class="lineNoCov">          0 : static int ci_thermal_start_thermal_controller(struct radeon_device *rdev)</span>
<span class="lineNum">    1255 </span>            : {
<span class="lineNum">    1256 </span>            :         int ret;
<span class="lineNum">    1257 </span>            : 
<span class="lineNum">    1258 </span><span class="lineNoCov">          0 :         ci_thermal_initialize(rdev);</span>
<span class="lineNum">    1259 </span><span class="lineNoCov">          0 :         ret = ci_thermal_set_temperature_range(rdev, R600_TEMP_RANGE_MIN, R600_TEMP_RANGE_MAX);</span>
<span class="lineNum">    1260 </span><span class="lineNoCov">          0 :         if (ret)</span>
<span class="lineNum">    1261 </span><span class="lineNoCov">          0 :                 return ret;</span>
<span class="lineNum">    1262 </span><span class="lineNoCov">          0 :         ret = ci_thermal_enable_alert(rdev, true);</span>
<span class="lineNum">    1263 </span><span class="lineNoCov">          0 :         if (ret)</span>
<span class="lineNum">    1264 </span><span class="lineNoCov">          0 :                 return ret;</span>
<span class="lineNum">    1265 </span><span class="lineNoCov">          0 :         if (rdev-&gt;pm.dpm.fan.ucode_fan_control) {</span>
<span class="lineNum">    1266 </span><span class="lineNoCov">          0 :                 ret = ci_thermal_setup_fan_table(rdev);</span>
<span class="lineNum">    1267 </span><span class="lineNoCov">          0 :                 if (ret)</span>
<span class="lineNum">    1268 </span><span class="lineNoCov">          0 :                         return ret;</span>
<span class="lineNum">    1269 </span><span class="lineNoCov">          0 :                 ci_thermal_start_smc_fan_control(rdev);</span>
<span class="lineNum">    1270 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">    1271 </span>            : 
<span class="lineNum">    1272 </span><span class="lineNoCov">          0 :         return 0;</span>
<a name="1273"><span class="lineNum">    1273 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    1274 </span>            : 
<span class="lineNum">    1275 </span><span class="lineNoCov">          0 : static void ci_thermal_stop_thermal_controller(struct radeon_device *rdev)</span>
<span class="lineNum">    1276 </span>            : {
<span class="lineNum">    1277 </span><span class="lineNoCov">          0 :         if (!rdev-&gt;pm.no_fan)</span>
<span class="lineNum">    1278 </span><span class="lineNoCov">          0 :                 ci_fan_ctrl_set_default_mode(rdev);</span>
<span class="lineNum">    1279 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">    1280 </span>            : 
<span class="lineNum">    1281 </span>            : #if 0
<span class="lineNum">    1282 </span>            : static int ci_read_smc_soft_register(struct radeon_device *rdev,
<span class="lineNum">    1283 </span>            :                                      u16 reg_offset, u32 *value)
<span class="lineNum">    1284 </span>            : {
<span class="lineNum">    1285 </span>            :         struct ci_power_info *pi = ci_get_pi(rdev);
<span class="lineNum">    1286 </span>            : 
<span class="lineNum">    1287 </span>            :         return ci_read_smc_sram_dword(rdev,
<span class="lineNum">    1288 </span>            :                                       pi-&gt;soft_regs_start + reg_offset,
<span class="lineNum">    1289 </span>            :                                       value, pi-&gt;sram_end);
<span class="lineNum">    1290 </span>            : }
<a name="1291"><span class="lineNum">    1291 </span>            : #endif</a>
<span class="lineNum">    1292 </span>            : 
<span class="lineNum">    1293 </span><span class="lineNoCov">          0 : static int ci_write_smc_soft_register(struct radeon_device *rdev,</span>
<span class="lineNum">    1294 </span>            :                                       u16 reg_offset, u32 value)
<span class="lineNum">    1295 </span>            : {
<span class="lineNum">    1296 </span><span class="lineNoCov">          0 :         struct ci_power_info *pi = ci_get_pi(rdev);</span>
<span class="lineNum">    1297 </span>            : 
<span class="lineNum">    1298 </span><span class="lineNoCov">          0 :         return ci_write_smc_sram_dword(rdev,</span>
<span class="lineNum">    1299 </span><span class="lineNoCov">          0 :                                        pi-&gt;soft_regs_start + reg_offset,</span>
<span class="lineNum">    1300 </span><span class="lineNoCov">          0 :                                        value, pi-&gt;sram_end);</span>
<a name="1301"><span class="lineNum">    1301 </span>            : }</a>
<span class="lineNum">    1302 </span>            : 
<span class="lineNum">    1303 </span><span class="lineNoCov">          0 : static void ci_init_fps_limits(struct radeon_device *rdev)</span>
<span class="lineNum">    1304 </span>            : {
<span class="lineNum">    1305 </span><span class="lineNoCov">          0 :         struct ci_power_info *pi = ci_get_pi(rdev);</span>
<span class="lineNum">    1306 </span><span class="lineNoCov">          0 :         SMU7_Discrete_DpmTable *table = &amp;pi-&gt;smc_state_table;</span>
<span class="lineNum">    1307 </span>            : 
<span class="lineNum">    1308 </span><span class="lineNoCov">          0 :         if (pi-&gt;caps_fps) {</span>
<span class="lineNum">    1309 </span>            :                 u16 tmp;
<span class="lineNum">    1310 </span>            : 
<span class="lineNum">    1311 </span>            :                 tmp = 45;
<span class="lineNum">    1312 </span><span class="lineNoCov">          0 :                 table-&gt;FpsHighT = cpu_to_be16(tmp);</span>
<span class="lineNum">    1313 </span>            : 
<span class="lineNum">    1314 </span>            :                 tmp = 30;
<span class="lineNum">    1315 </span><span class="lineNoCov">          0 :                 table-&gt;FpsLowT = cpu_to_be16(tmp);</span>
<span class="lineNum">    1316 </span><span class="lineNoCov">          0 :         }</span>
<a name="1317"><span class="lineNum">    1317 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    1318 </span>            : 
<span class="lineNum">    1319 </span><span class="lineNoCov">          0 : static int ci_update_sclk_t(struct radeon_device *rdev)</span>
<span class="lineNum">    1320 </span>            : {
<span class="lineNum">    1321 </span><span class="lineNoCov">          0 :         struct ci_power_info *pi = ci_get_pi(rdev);</span>
<span class="lineNum">    1322 </span>            :         int ret = 0;
<span class="lineNum">    1323 </span><span class="lineNoCov">          0 :         u32 low_sclk_interrupt_t = 0;</span>
<span class="lineNum">    1324 </span>            : 
<span class="lineNum">    1325 </span><span class="lineNoCov">          0 :         if (pi-&gt;caps_sclk_throttle_low_notification) {</span>
<span class="lineNum">    1326 </span><span class="lineNoCov">          0 :                 low_sclk_interrupt_t = cpu_to_be32(pi-&gt;low_sclk_interrupt_t);</span>
<span class="lineNum">    1327 </span>            : 
<span class="lineNum">    1328 </span><span class="lineNoCov">          0 :                 ret = ci_copy_bytes_to_smc(rdev,</span>
<span class="lineNum">    1329 </span><span class="lineNoCov">          0 :                                            pi-&gt;dpm_table_start +</span>
<span class="lineNum">    1330 </span>            :                                            offsetof(SMU7_Discrete_DpmTable, LowSclkInterruptT),
<span class="lineNum">    1331 </span>            :                                            (u8 *)&amp;low_sclk_interrupt_t,
<span class="lineNum">    1332 </span><span class="lineNoCov">          0 :                                            sizeof(u32), pi-&gt;sram_end);</span>
<span class="lineNum">    1333 </span>            : 
<span class="lineNum">    1334 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">    1335 </span>            : 
<span class="lineNum">    1336 </span><span class="lineNoCov">          0 :         return ret;</span>
<a name="1337"><span class="lineNum">    1337 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    1338 </span>            : 
<span class="lineNum">    1339 </span><span class="lineNoCov">          0 : static void ci_get_leakage_voltages(struct radeon_device *rdev)</span>
<span class="lineNum">    1340 </span>            : {
<span class="lineNum">    1341 </span><span class="lineNoCov">          0 :         struct ci_power_info *pi = ci_get_pi(rdev);</span>
<span class="lineNum">    1342 </span><span class="lineNoCov">          0 :         u16 leakage_id, virtual_voltage_id;</span>
<span class="lineNum">    1343 </span><span class="lineNoCov">          0 :         u16 vddc, vddci;</span>
<span class="lineNum">    1344 </span>            :         int i;
<span class="lineNum">    1345 </span>            : 
<span class="lineNum">    1346 </span><span class="lineNoCov">          0 :         pi-&gt;vddc_leakage.count = 0;</span>
<span class="lineNum">    1347 </span><span class="lineNoCov">          0 :         pi-&gt;vddci_leakage.count = 0;</span>
<span class="lineNum">    1348 </span>            : 
<span class="lineNum">    1349 </span><span class="lineNoCov">          0 :         if (rdev-&gt;pm.dpm.platform_caps &amp; ATOM_PP_PLATFORM_CAP_EVV) {</span>
<span class="lineNum">    1350 </span><span class="lineNoCov">          0 :                 for (i = 0; i &lt; CISLANDS_MAX_LEAKAGE_COUNT; i++) {</span>
<span class="lineNum">    1351 </span><span class="lineNoCov">          0 :                         virtual_voltage_id = ATOM_VIRTUAL_VOLTAGE_ID0 + i;</span>
<span class="lineNum">    1352 </span><span class="lineNoCov">          0 :                         if (radeon_atom_get_voltage_evv(rdev, virtual_voltage_id, &amp;vddc) != 0)</span>
<span class="lineNum">    1353 </span>            :                                 continue;
<span class="lineNum">    1354 </span><span class="lineNoCov">          0 :                         if (vddc != 0 &amp;&amp; vddc != virtual_voltage_id) {</span>
<span class="lineNum">    1355 </span><span class="lineNoCov">          0 :                                 pi-&gt;vddc_leakage.actual_voltage[pi-&gt;vddc_leakage.count] = vddc;</span>
<span class="lineNum">    1356 </span><span class="lineNoCov">          0 :                                 pi-&gt;vddc_leakage.leakage_id[pi-&gt;vddc_leakage.count] = virtual_voltage_id;</span>
<span class="lineNum">    1357 </span><span class="lineNoCov">          0 :                                 pi-&gt;vddc_leakage.count++;</span>
<span class="lineNum">    1358 </span><span class="lineNoCov">          0 :                         }</span>
<span class="lineNum">    1359 </span>            :                 }
<span class="lineNum">    1360 </span><span class="lineNoCov">          0 :         } else if (radeon_atom_get_leakage_id_from_vbios(rdev, &amp;leakage_id) == 0) {</span>
<span class="lineNum">    1361 </span><span class="lineNoCov">          0 :                 for (i = 0; i &lt; CISLANDS_MAX_LEAKAGE_COUNT; i++) {</span>
<span class="lineNum">    1362 </span><span class="lineNoCov">          0 :                         virtual_voltage_id = ATOM_VIRTUAL_VOLTAGE_ID0 + i;</span>
<span class="lineNum">    1363 </span><span class="lineNoCov">          0 :                         if (radeon_atom_get_leakage_vddc_based_on_leakage_params(rdev, &amp;vddc, &amp;vddci,</span>
<span class="lineNum">    1364 </span>            :                                                                                  virtual_voltage_id,
<span class="lineNum">    1365 </span><span class="lineNoCov">          0 :                                                                                  leakage_id) == 0) {</span>
<span class="lineNum">    1366 </span><span class="lineNoCov">          0 :                                 if (vddc != 0 &amp;&amp; vddc != virtual_voltage_id) {</span>
<span class="lineNum">    1367 </span><span class="lineNoCov">          0 :                                         pi-&gt;vddc_leakage.actual_voltage[pi-&gt;vddc_leakage.count] = vddc;</span>
<span class="lineNum">    1368 </span><span class="lineNoCov">          0 :                                         pi-&gt;vddc_leakage.leakage_id[pi-&gt;vddc_leakage.count] = virtual_voltage_id;</span>
<span class="lineNum">    1369 </span><span class="lineNoCov">          0 :                                         pi-&gt;vddc_leakage.count++;</span>
<span class="lineNum">    1370 </span><span class="lineNoCov">          0 :                                 }</span>
<span class="lineNum">    1371 </span><span class="lineNoCov">          0 :                                 if (vddci != 0 &amp;&amp; vddci != virtual_voltage_id) {</span>
<span class="lineNum">    1372 </span><span class="lineNoCov">          0 :                                         pi-&gt;vddci_leakage.actual_voltage[pi-&gt;vddci_leakage.count] = vddci;</span>
<span class="lineNum">    1373 </span><span class="lineNoCov">          0 :                                         pi-&gt;vddci_leakage.leakage_id[pi-&gt;vddci_leakage.count] = virtual_voltage_id;</span>
<span class="lineNum">    1374 </span><span class="lineNoCov">          0 :                                         pi-&gt;vddci_leakage.count++;</span>
<span class="lineNum">    1375 </span><span class="lineNoCov">          0 :                                 }</span>
<span class="lineNum">    1376 </span>            :                         }
<span class="lineNum">    1377 </span>            :                 }
<span class="lineNum">    1378 </span>            :         }
<a name="1379"><span class="lineNum">    1379 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    1380 </span>            : 
<span class="lineNum">    1381 </span><span class="lineNoCov">          0 : static void ci_set_dpm_event_sources(struct radeon_device *rdev, u32 sources)</span>
<span class="lineNum">    1382 </span>            : {
<span class="lineNum">    1383 </span><span class="lineNoCov">          0 :         struct ci_power_info *pi = ci_get_pi(rdev);</span>
<span class="lineNum">    1384 </span>            :         bool want_thermal_protection;
<span class="lineNum">    1385 </span>            :         enum radeon_dpm_event_src dpm_event_src;
<span class="lineNum">    1386 </span>            :         u32 tmp;
<span class="lineNum">    1387 </span>            : 
<span class="lineNum">    1388 </span><span class="lineNoCov">          0 :         switch (sources) {</span>
<span class="lineNum">    1389 </span>            :         case 0:
<span class="lineNum">    1390 </span>            :         default:
<span class="lineNum">    1391 </span>            :                 want_thermal_protection = false;
<span class="lineNum">    1392 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">    1393 </span>            :         case (1 &lt;&lt; RADEON_DPM_AUTO_THROTTLE_SRC_THERMAL):
<span class="lineNum">    1394 </span>            :                 want_thermal_protection = true;
<span class="lineNum">    1395 </span>            :                 dpm_event_src = RADEON_DPM_EVENT_SRC_DIGITAL;
<span class="lineNum">    1396 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">    1397 </span>            :         case (1 &lt;&lt; RADEON_DPM_AUTO_THROTTLE_SRC_EXTERNAL):
<span class="lineNum">    1398 </span>            :                 want_thermal_protection = true;
<span class="lineNum">    1399 </span>            :                 dpm_event_src = RADEON_DPM_EVENT_SRC_EXTERNAL;
<span class="lineNum">    1400 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">    1401 </span>            :         case ((1 &lt;&lt; RADEON_DPM_AUTO_THROTTLE_SRC_EXTERNAL) |
<span class="lineNum">    1402 </span>            :               (1 &lt;&lt; RADEON_DPM_AUTO_THROTTLE_SRC_THERMAL)):
<span class="lineNum">    1403 </span>            :                 want_thermal_protection = true;
<span class="lineNum">    1404 </span>            :                 dpm_event_src = RADEON_DPM_EVENT_SRC_DIGIAL_OR_EXTERNAL;
<span class="lineNum">    1405 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">    1406 </span>            :         }
<span class="lineNum">    1407 </span>            : 
<span class="lineNum">    1408 </span><span class="lineNoCov">          0 :         if (want_thermal_protection) {</span>
<span class="lineNum">    1409 </span>            : #if 0
<span class="lineNum">    1410 </span>            :                 /* XXX: need to figure out how to handle this properly */
<span class="lineNum">    1411 </span>            :                 tmp = RREG32_SMC(CG_THERMAL_CTRL);
<span class="lineNum">    1412 </span>            :                 tmp &amp;= DPM_EVENT_SRC_MASK;
<span class="lineNum">    1413 </span>            :                 tmp |= DPM_EVENT_SRC(dpm_event_src);
<span class="lineNum">    1414 </span>            :                 WREG32_SMC(CG_THERMAL_CTRL, tmp);
<span class="lineNum">    1415 </span>            : #endif
<span class="lineNum">    1416 </span>            : 
<span class="lineNum">    1417 </span>            :                 tmp = RREG32_SMC(GENERAL_PWRMGT);
<span class="lineNum">    1418 </span><span class="lineNoCov">          0 :                 if (pi-&gt;thermal_protection)</span>
<span class="lineNum">    1419 </span><span class="lineNoCov">          0 :                         tmp &amp;= ~THERMAL_PROTECTION_DIS;</span>
<span class="lineNum">    1420 </span>            :                 else
<span class="lineNum">    1421 </span><span class="lineNoCov">          0 :                         tmp |= THERMAL_PROTECTION_DIS;</span>
<span class="lineNum">    1422 </span><span class="lineNoCov">          0 :                 WREG32_SMC(GENERAL_PWRMGT, tmp);</span>
<span class="lineNum">    1423 </span><span class="lineNoCov">          0 :         } else {</span>
<span class="lineNum">    1424 </span>            :                 tmp = RREG32_SMC(GENERAL_PWRMGT);
<span class="lineNum">    1425 </span><span class="lineNoCov">          0 :                 tmp |= THERMAL_PROTECTION_DIS;</span>
<span class="lineNum">    1426 </span><span class="lineNoCov">          0 :                 WREG32_SMC(GENERAL_PWRMGT, tmp);</span>
<span class="lineNum">    1427 </span>            :         }
<a name="1428"><span class="lineNum">    1428 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    1429 </span>            : 
<span class="lineNum">    1430 </span><span class="lineNoCov">          0 : static void ci_enable_auto_throttle_source(struct radeon_device *rdev,</span>
<span class="lineNum">    1431 </span>            :                                            enum radeon_dpm_auto_throttle_src source,
<span class="lineNum">    1432 </span>            :                                            bool enable)
<span class="lineNum">    1433 </span>            : {
<span class="lineNum">    1434 </span><span class="lineNoCov">          0 :         struct ci_power_info *pi = ci_get_pi(rdev);</span>
<span class="lineNum">    1435 </span>            : 
<span class="lineNum">    1436 </span><span class="lineNoCov">          0 :         if (enable) {</span>
<span class="lineNum">    1437 </span><span class="lineNoCov">          0 :                 if (!(pi-&gt;active_auto_throttle_sources &amp; (1 &lt;&lt; source))) {</span>
<span class="lineNum">    1438 </span><span class="lineNoCov">          0 :                         pi-&gt;active_auto_throttle_sources |= 1 &lt;&lt; source;</span>
<span class="lineNum">    1439 </span><span class="lineNoCov">          0 :                         ci_set_dpm_event_sources(rdev, pi-&gt;active_auto_throttle_sources);</span>
<span class="lineNum">    1440 </span><span class="lineNoCov">          0 :                 }</span>
<span class="lineNum">    1441 </span>            :         } else {
<span class="lineNum">    1442 </span><span class="lineNoCov">          0 :                 if (pi-&gt;active_auto_throttle_sources &amp; (1 &lt;&lt; source)) {</span>
<span class="lineNum">    1443 </span><span class="lineNoCov">          0 :                         pi-&gt;active_auto_throttle_sources &amp;= ~(1 &lt;&lt; source);</span>
<span class="lineNum">    1444 </span><span class="lineNoCov">          0 :                         ci_set_dpm_event_sources(rdev, pi-&gt;active_auto_throttle_sources);</span>
<span class="lineNum">    1445 </span><span class="lineNoCov">          0 :                 }</span>
<span class="lineNum">    1446 </span>            :         }
<a name="1447"><span class="lineNum">    1447 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    1448 </span>            : 
<span class="lineNum">    1449 </span><span class="lineNoCov">          0 : static void ci_enable_vr_hot_gpio_interrupt(struct radeon_device *rdev)</span>
<span class="lineNum">    1450 </span>            : {
<span class="lineNum">    1451 </span><span class="lineNoCov">          0 :         if (rdev-&gt;pm.dpm.platform_caps &amp; ATOM_PP_PLATFORM_CAP_REGULATOR_HOT)</span>
<span class="lineNum">    1452 </span><span class="lineNoCov">          0 :                 ci_send_msg_to_smc(rdev, PPSMC_MSG_EnableVRHotGPIOInterrupt);</span>
<a name="1453"><span class="lineNum">    1453 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    1454 </span>            : 
<span class="lineNum">    1455 </span><span class="lineNoCov">          0 : static int ci_unfreeze_sclk_mclk_dpm(struct radeon_device *rdev)</span>
<span class="lineNum">    1456 </span>            : {
<span class="lineNum">    1457 </span><span class="lineNoCov">          0 :         struct ci_power_info *pi = ci_get_pi(rdev);</span>
<span class="lineNum">    1458 </span>            :         PPSMC_Result smc_result;
<span class="lineNum">    1459 </span>            : 
<span class="lineNum">    1460 </span><span class="lineNoCov">          0 :         if (!pi-&gt;need_update_smu7_dpm_table)</span>
<span class="lineNum">    1461 </span><span class="lineNoCov">          0 :                 return 0;</span>
<span class="lineNum">    1462 </span>            : 
<span class="lineNum">    1463 </span><span class="lineNoCov">          0 :         if ((!pi-&gt;sclk_dpm_key_disabled) &amp;&amp;</span>
<span class="lineNum">    1464 </span><span class="lineNoCov">          0 :             (pi-&gt;need_update_smu7_dpm_table &amp; (DPMTABLE_OD_UPDATE_SCLK | DPMTABLE_UPDATE_SCLK))) {</span>
<span class="lineNum">    1465 </span><span class="lineNoCov">          0 :                 smc_result = ci_send_msg_to_smc(rdev, PPSMC_MSG_SCLKDPM_UnfreezeLevel);</span>
<span class="lineNum">    1466 </span><span class="lineNoCov">          0 :                 if (smc_result != PPSMC_Result_OK)</span>
<span class="lineNum">    1467 </span><span class="lineNoCov">          0 :                         return -EINVAL;</span>
<span class="lineNum">    1468 </span>            :         }
<span class="lineNum">    1469 </span>            : 
<span class="lineNum">    1470 </span><span class="lineNoCov">          0 :         if ((!pi-&gt;mclk_dpm_key_disabled) &amp;&amp;</span>
<span class="lineNum">    1471 </span><span class="lineNoCov">          0 :             (pi-&gt;need_update_smu7_dpm_table &amp; DPMTABLE_OD_UPDATE_MCLK)) {</span>
<span class="lineNum">    1472 </span><span class="lineNoCov">          0 :                 smc_result = ci_send_msg_to_smc(rdev, PPSMC_MSG_MCLKDPM_UnfreezeLevel);</span>
<span class="lineNum">    1473 </span><span class="lineNoCov">          0 :                 if (smc_result != PPSMC_Result_OK)</span>
<span class="lineNum">    1474 </span><span class="lineNoCov">          0 :                         return -EINVAL;</span>
<span class="lineNum">    1475 </span>            :         }
<span class="lineNum">    1476 </span>            : 
<span class="lineNum">    1477 </span><span class="lineNoCov">          0 :         pi-&gt;need_update_smu7_dpm_table = 0;</span>
<span class="lineNum">    1478 </span><span class="lineNoCov">          0 :         return 0;</span>
<a name="1479"><span class="lineNum">    1479 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    1480 </span>            : 
<span class="lineNum">    1481 </span><span class="lineNoCov">          0 : static int ci_enable_sclk_mclk_dpm(struct radeon_device *rdev, bool enable)</span>
<span class="lineNum">    1482 </span>            : {
<span class="lineNum">    1483 </span><span class="lineNoCov">          0 :         struct ci_power_info *pi = ci_get_pi(rdev);</span>
<span class="lineNum">    1484 </span>            :         PPSMC_Result smc_result;
<span class="lineNum">    1485 </span>            : 
<span class="lineNum">    1486 </span><span class="lineNoCov">          0 :         if (enable) {</span>
<span class="lineNum">    1487 </span><span class="lineNoCov">          0 :                 if (!pi-&gt;sclk_dpm_key_disabled) {</span>
<span class="lineNum">    1488 </span><span class="lineNoCov">          0 :                         smc_result = ci_send_msg_to_smc(rdev, PPSMC_MSG_DPM_Enable);</span>
<span class="lineNum">    1489 </span><span class="lineNoCov">          0 :                         if (smc_result != PPSMC_Result_OK)</span>
<span class="lineNum">    1490 </span><span class="lineNoCov">          0 :                                 return -EINVAL;</span>
<span class="lineNum">    1491 </span>            :                 }
<span class="lineNum">    1492 </span>            : 
<span class="lineNum">    1493 </span><span class="lineNoCov">          0 :                 if (!pi-&gt;mclk_dpm_key_disabled) {</span>
<span class="lineNum">    1494 </span><span class="lineNoCov">          0 :                         smc_result = ci_send_msg_to_smc(rdev, PPSMC_MSG_MCLKDPM_Enable);</span>
<span class="lineNum">    1495 </span><span class="lineNoCov">          0 :                         if (smc_result != PPSMC_Result_OK)</span>
<span class="lineNum">    1496 </span><span class="lineNoCov">          0 :                                 return -EINVAL;</span>
<span class="lineNum">    1497 </span>            : 
<span class="lineNum">    1498 </span><span class="lineNoCov">          0 :                         WREG32_P(MC_SEQ_CNTL_3, CAC_EN, ~CAC_EN);</span>
<span class="lineNum">    1499 </span>            : 
<span class="lineNum">    1500 </span><span class="lineNoCov">          0 :                         WREG32_SMC(LCAC_MC0_CNTL, 0x05);</span>
<span class="lineNum">    1501 </span><span class="lineNoCov">          0 :                         WREG32_SMC(LCAC_MC1_CNTL, 0x05);</span>
<span class="lineNum">    1502 </span><span class="lineNoCov">          0 :                         WREG32_SMC(LCAC_CPL_CNTL, 0x100005);</span>
<span class="lineNum">    1503 </span>            : 
<span class="lineNum">    1504 </span><span class="lineNoCov">          0 :                         udelay(10);</span>
<span class="lineNum">    1505 </span>            : 
<span class="lineNum">    1506 </span><span class="lineNoCov">          0 :                         WREG32_SMC(LCAC_MC0_CNTL, 0x400005);</span>
<span class="lineNum">    1507 </span><span class="lineNoCov">          0 :                         WREG32_SMC(LCAC_MC1_CNTL, 0x400005);</span>
<span class="lineNum">    1508 </span><span class="lineNoCov">          0 :                         WREG32_SMC(LCAC_CPL_CNTL, 0x500005);</span>
<span class="lineNum">    1509 </span><span class="lineNoCov">          0 :                 }</span>
<span class="lineNum">    1510 </span>            :         } else {
<span class="lineNum">    1511 </span><span class="lineNoCov">          0 :                 if (!pi-&gt;sclk_dpm_key_disabled) {</span>
<span class="lineNum">    1512 </span><span class="lineNoCov">          0 :                         smc_result = ci_send_msg_to_smc(rdev, PPSMC_MSG_DPM_Disable);</span>
<span class="lineNum">    1513 </span><span class="lineNoCov">          0 :                         if (smc_result != PPSMC_Result_OK)</span>
<span class="lineNum">    1514 </span><span class="lineNoCov">          0 :                                 return -EINVAL;</span>
<span class="lineNum">    1515 </span>            :                 }
<span class="lineNum">    1516 </span>            : 
<span class="lineNum">    1517 </span><span class="lineNoCov">          0 :                 if (!pi-&gt;mclk_dpm_key_disabled) {</span>
<span class="lineNum">    1518 </span><span class="lineNoCov">          0 :                         smc_result = ci_send_msg_to_smc(rdev, PPSMC_MSG_MCLKDPM_Disable);</span>
<span class="lineNum">    1519 </span><span class="lineNoCov">          0 :                         if (smc_result != PPSMC_Result_OK)</span>
<span class="lineNum">    1520 </span><span class="lineNoCov">          0 :                                 return -EINVAL;</span>
<span class="lineNum">    1521 </span>            :                 }
<span class="lineNum">    1522 </span>            :         }
<span class="lineNum">    1523 </span>            : 
<span class="lineNum">    1524 </span><span class="lineNoCov">          0 :         return 0;</span>
<a name="1525"><span class="lineNum">    1525 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    1526 </span>            : 
<span class="lineNum">    1527 </span><span class="lineNoCov">          0 : static int ci_start_dpm(struct radeon_device *rdev)</span>
<span class="lineNum">    1528 </span>            : {
<span class="lineNum">    1529 </span><span class="lineNoCov">          0 :         struct ci_power_info *pi = ci_get_pi(rdev);</span>
<span class="lineNum">    1530 </span>            :         PPSMC_Result smc_result;
<span class="lineNum">    1531 </span>            :         int ret;
<span class="lineNum">    1532 </span>            :         u32 tmp;
<span class="lineNum">    1533 </span>            : 
<span class="lineNum">    1534 </span><span class="lineNoCov">          0 :         tmp = RREG32_SMC(GENERAL_PWRMGT);</span>
<span class="lineNum">    1535 </span><span class="lineNoCov">          0 :         tmp |= GLOBAL_PWRMGT_EN;</span>
<span class="lineNum">    1536 </span><span class="lineNoCov">          0 :         WREG32_SMC(GENERAL_PWRMGT, tmp);</span>
<span class="lineNum">    1537 </span>            : 
<span class="lineNum">    1538 </span><span class="lineNoCov">          0 :         tmp = RREG32_SMC(SCLK_PWRMGT_CNTL);</span>
<span class="lineNum">    1539 </span><span class="lineNoCov">          0 :         tmp |= DYNAMIC_PM_EN;</span>
<span class="lineNum">    1540 </span><span class="lineNoCov">          0 :         WREG32_SMC(SCLK_PWRMGT_CNTL, tmp);</span>
<span class="lineNum">    1541 </span>            : 
<span class="lineNum">    1542 </span><span class="lineNoCov">          0 :         ci_write_smc_soft_register(rdev, offsetof(SMU7_SoftRegisters, VoltageChangeTimeout), 0x1000);</span>
<span class="lineNum">    1543 </span>            : 
<span class="lineNum">    1544 </span><span class="lineNoCov">          0 :         WREG32_P(BIF_LNCNT_RESET, 0, ~RESET_LNCNT_EN);</span>
<span class="lineNum">    1545 </span>            : 
<span class="lineNum">    1546 </span><span class="lineNoCov">          0 :         smc_result = ci_send_msg_to_smc(rdev, PPSMC_MSG_Voltage_Cntl_Enable);</span>
<span class="lineNum">    1547 </span><span class="lineNoCov">          0 :         if (smc_result != PPSMC_Result_OK)</span>
<span class="lineNum">    1548 </span><span class="lineNoCov">          0 :                 return -EINVAL;</span>
<span class="lineNum">    1549 </span>            : 
<span class="lineNum">    1550 </span><span class="lineNoCov">          0 :         ret = ci_enable_sclk_mclk_dpm(rdev, true);</span>
<span class="lineNum">    1551 </span><span class="lineNoCov">          0 :         if (ret)</span>
<span class="lineNum">    1552 </span><span class="lineNoCov">          0 :                 return ret;</span>
<span class="lineNum">    1553 </span>            : 
<span class="lineNum">    1554 </span><span class="lineNoCov">          0 :         if (!pi-&gt;pcie_dpm_key_disabled) {</span>
<span class="lineNum">    1555 </span><span class="lineNoCov">          0 :                 smc_result = ci_send_msg_to_smc(rdev, PPSMC_MSG_PCIeDPM_Enable);</span>
<span class="lineNum">    1556 </span><span class="lineNoCov">          0 :                 if (smc_result != PPSMC_Result_OK)</span>
<span class="lineNum">    1557 </span><span class="lineNoCov">          0 :                         return -EINVAL;</span>
<span class="lineNum">    1558 </span>            :         }
<span class="lineNum">    1559 </span>            : 
<span class="lineNum">    1560 </span><span class="lineNoCov">          0 :         return 0;</span>
<a name="1561"><span class="lineNum">    1561 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    1562 </span>            : 
<span class="lineNum">    1563 </span><span class="lineNoCov">          0 : static int ci_freeze_sclk_mclk_dpm(struct radeon_device *rdev)</span>
<span class="lineNum">    1564 </span>            : {
<span class="lineNum">    1565 </span><span class="lineNoCov">          0 :         struct ci_power_info *pi = ci_get_pi(rdev);</span>
<span class="lineNum">    1566 </span>            :         PPSMC_Result smc_result;
<span class="lineNum">    1567 </span>            : 
<span class="lineNum">    1568 </span><span class="lineNoCov">          0 :         if (!pi-&gt;need_update_smu7_dpm_table)</span>
<span class="lineNum">    1569 </span><span class="lineNoCov">          0 :                 return 0;</span>
<span class="lineNum">    1570 </span>            : 
<span class="lineNum">    1571 </span><span class="lineNoCov">          0 :         if ((!pi-&gt;sclk_dpm_key_disabled) &amp;&amp;</span>
<span class="lineNum">    1572 </span><span class="lineNoCov">          0 :             (pi-&gt;need_update_smu7_dpm_table &amp; (DPMTABLE_OD_UPDATE_SCLK | DPMTABLE_UPDATE_SCLK))) {</span>
<span class="lineNum">    1573 </span><span class="lineNoCov">          0 :                 smc_result = ci_send_msg_to_smc(rdev, PPSMC_MSG_SCLKDPM_FreezeLevel);</span>
<span class="lineNum">    1574 </span><span class="lineNoCov">          0 :                 if (smc_result != PPSMC_Result_OK)</span>
<span class="lineNum">    1575 </span><span class="lineNoCov">          0 :                         return -EINVAL;</span>
<span class="lineNum">    1576 </span>            :         }
<span class="lineNum">    1577 </span>            : 
<span class="lineNum">    1578 </span><span class="lineNoCov">          0 :         if ((!pi-&gt;mclk_dpm_key_disabled) &amp;&amp;</span>
<span class="lineNum">    1579 </span><span class="lineNoCov">          0 :             (pi-&gt;need_update_smu7_dpm_table &amp; DPMTABLE_OD_UPDATE_MCLK)) {</span>
<span class="lineNum">    1580 </span><span class="lineNoCov">          0 :                 smc_result = ci_send_msg_to_smc(rdev, PPSMC_MSG_MCLKDPM_FreezeLevel);</span>
<span class="lineNum">    1581 </span><span class="lineNoCov">          0 :                 if (smc_result != PPSMC_Result_OK)</span>
<span class="lineNum">    1582 </span><span class="lineNoCov">          0 :                         return -EINVAL;</span>
<span class="lineNum">    1583 </span>            :         }
<span class="lineNum">    1584 </span>            : 
<span class="lineNum">    1585 </span><span class="lineNoCov">          0 :         return 0;</span>
<a name="1586"><span class="lineNum">    1586 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    1587 </span>            : 
<span class="lineNum">    1588 </span><span class="lineNoCov">          0 : static int ci_stop_dpm(struct radeon_device *rdev)</span>
<span class="lineNum">    1589 </span>            : {
<span class="lineNum">    1590 </span><span class="lineNoCov">          0 :         struct ci_power_info *pi = ci_get_pi(rdev);</span>
<span class="lineNum">    1591 </span>            :         PPSMC_Result smc_result;
<span class="lineNum">    1592 </span>            :         int ret;
<span class="lineNum">    1593 </span>            :         u32 tmp;
<span class="lineNum">    1594 </span>            : 
<span class="lineNum">    1595 </span><span class="lineNoCov">          0 :         tmp = RREG32_SMC(GENERAL_PWRMGT);</span>
<span class="lineNum">    1596 </span><span class="lineNoCov">          0 :         tmp &amp;= ~GLOBAL_PWRMGT_EN;</span>
<span class="lineNum">    1597 </span><span class="lineNoCov">          0 :         WREG32_SMC(GENERAL_PWRMGT, tmp);</span>
<span class="lineNum">    1598 </span>            : 
<span class="lineNum">    1599 </span><span class="lineNoCov">          0 :         tmp = RREG32_SMC(SCLK_PWRMGT_CNTL);</span>
<span class="lineNum">    1600 </span><span class="lineNoCov">          0 :         tmp &amp;= ~DYNAMIC_PM_EN;</span>
<span class="lineNum">    1601 </span><span class="lineNoCov">          0 :         WREG32_SMC(SCLK_PWRMGT_CNTL, tmp);</span>
<span class="lineNum">    1602 </span>            : 
<span class="lineNum">    1603 </span><span class="lineNoCov">          0 :         if (!pi-&gt;pcie_dpm_key_disabled) {</span>
<span class="lineNum">    1604 </span><span class="lineNoCov">          0 :                 smc_result = ci_send_msg_to_smc(rdev, PPSMC_MSG_PCIeDPM_Disable);</span>
<span class="lineNum">    1605 </span><span class="lineNoCov">          0 :                 if (smc_result != PPSMC_Result_OK)</span>
<span class="lineNum">    1606 </span><span class="lineNoCov">          0 :                         return -EINVAL;</span>
<span class="lineNum">    1607 </span>            :         }
<span class="lineNum">    1608 </span>            : 
<span class="lineNum">    1609 </span><span class="lineNoCov">          0 :         ret = ci_enable_sclk_mclk_dpm(rdev, false);</span>
<span class="lineNum">    1610 </span><span class="lineNoCov">          0 :         if (ret)</span>
<span class="lineNum">    1611 </span><span class="lineNoCov">          0 :                 return ret;</span>
<span class="lineNum">    1612 </span>            : 
<span class="lineNum">    1613 </span><span class="lineNoCov">          0 :         smc_result = ci_send_msg_to_smc(rdev, PPSMC_MSG_Voltage_Cntl_Disable);</span>
<span class="lineNum">    1614 </span><span class="lineNoCov">          0 :         if (smc_result != PPSMC_Result_OK)</span>
<span class="lineNum">    1615 </span><span class="lineNoCov">          0 :                 return -EINVAL;</span>
<span class="lineNum">    1616 </span>            : 
<span class="lineNum">    1617 </span><span class="lineNoCov">          0 :         return 0;</span>
<a name="1618"><span class="lineNum">    1618 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    1619 </span>            : 
<span class="lineNum">    1620 </span><span class="lineNoCov">          0 : static void ci_enable_sclk_control(struct radeon_device *rdev, bool enable)</span>
<span class="lineNum">    1621 </span>            : {
<span class="lineNum">    1622 </span><span class="lineNoCov">          0 :         u32 tmp = RREG32_SMC(SCLK_PWRMGT_CNTL);</span>
<span class="lineNum">    1623 </span>            : 
<span class="lineNum">    1624 </span><span class="lineNoCov">          0 :         if (enable)</span>
<span class="lineNum">    1625 </span><span class="lineNoCov">          0 :                 tmp &amp;= ~SCLK_PWRMGT_OFF;</span>
<span class="lineNum">    1626 </span>            :         else
<span class="lineNum">    1627 </span><span class="lineNoCov">          0 :                 tmp |= SCLK_PWRMGT_OFF;</span>
<span class="lineNum">    1628 </span><span class="lineNoCov">          0 :         WREG32_SMC(SCLK_PWRMGT_CNTL, tmp);</span>
<span class="lineNum">    1629 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">    1630 </span>            : 
<span class="lineNum">    1631 </span>            : #if 0
<span class="lineNum">    1632 </span>            : static int ci_notify_hw_of_power_source(struct radeon_device *rdev,
<span class="lineNum">    1633 </span>            :                                         bool ac_power)
<span class="lineNum">    1634 </span>            : {
<span class="lineNum">    1635 </span>            :         struct ci_power_info *pi = ci_get_pi(rdev);
<span class="lineNum">    1636 </span>            :         struct radeon_cac_tdp_table *cac_tdp_table =
<span class="lineNum">    1637 </span>            :                 rdev-&gt;pm.dpm.dyn_state.cac_tdp_table;
<span class="lineNum">    1638 </span>            :         u32 power_limit;
<span class="lineNum">    1639 </span>            : 
<span class="lineNum">    1640 </span>            :         if (ac_power)
<span class="lineNum">    1641 </span>            :                 power_limit = (u32)(cac_tdp_table-&gt;maximum_power_delivery_limit * 256);
<span class="lineNum">    1642 </span>            :         else
<span class="lineNum">    1643 </span>            :                 power_limit = (u32)(cac_tdp_table-&gt;battery_power_limit * 256);
<span class="lineNum">    1644 </span>            : 
<span class="lineNum">    1645 </span>            :         ci_set_power_limit(rdev, power_limit);
<span class="lineNum">    1646 </span>            : 
<span class="lineNum">    1647 </span>            :         if (pi-&gt;caps_automatic_dc_transition) {
<span class="lineNum">    1648 </span>            :                 if (ac_power)
<span class="lineNum">    1649 </span>            :                         ci_send_msg_to_smc(rdev, PPSMC_MSG_RunningOnAC);
<span class="lineNum">    1650 </span>            :                 else
<span class="lineNum">    1651 </span>            :                         ci_send_msg_to_smc(rdev, PPSMC_MSG_Remove_DC_Clamp);
<span class="lineNum">    1652 </span>            :         }
<span class="lineNum">    1653 </span>            : 
<span class="lineNum">    1654 </span>            :         return 0;
<span class="lineNum">    1655 </span>            : }
<a name="1656"><span class="lineNum">    1656 </span>            : #endif</a>
<span class="lineNum">    1657 </span>            : 
<span class="lineNum">    1658 </span><span class="lineNoCov">          0 : static PPSMC_Result ci_send_msg_to_smc_with_parameter(struct radeon_device *rdev,</span>
<span class="lineNum">    1659 </span>            :                                                       PPSMC_Msg msg, u32 parameter)
<span class="lineNum">    1660 </span>            : {
<span class="lineNum">    1661 </span><span class="lineNoCov">          0 :         WREG32(SMC_MSG_ARG_0, parameter);</span>
<span class="lineNum">    1662 </span><span class="lineNoCov">          0 :         return ci_send_msg_to_smc(rdev, msg);</span>
<a name="1663"><span class="lineNum">    1663 </span>            : }</a>
<span class="lineNum">    1664 </span>            : 
<span class="lineNum">    1665 </span><span class="lineNoCov">          0 : static PPSMC_Result ci_send_msg_to_smc_return_parameter(struct radeon_device *rdev,</span>
<span class="lineNum">    1666 </span>            :                                                         PPSMC_Msg msg, u32 *parameter)
<span class="lineNum">    1667 </span>            : {
<span class="lineNum">    1668 </span>            :         PPSMC_Result smc_result;
<span class="lineNum">    1669 </span>            : 
<span class="lineNum">    1670 </span><span class="lineNoCov">          0 :         smc_result = ci_send_msg_to_smc(rdev, msg);</span>
<span class="lineNum">    1671 </span>            : 
<span class="lineNum">    1672 </span><span class="lineNoCov">          0 :         if ((smc_result == PPSMC_Result_OK) &amp;&amp; parameter)</span>
<span class="lineNum">    1673 </span><span class="lineNoCov">          0 :                 *parameter = RREG32(SMC_MSG_ARG_0);</span>
<span class="lineNum">    1674 </span>            : 
<span class="lineNum">    1675 </span><span class="lineNoCov">          0 :         return smc_result;</span>
<a name="1676"><span class="lineNum">    1676 </span>            : }</a>
<span class="lineNum">    1677 </span>            : 
<span class="lineNum">    1678 </span><span class="lineNoCov">          0 : static int ci_dpm_force_state_sclk(struct radeon_device *rdev, u32 n)</span>
<span class="lineNum">    1679 </span>            : {
<span class="lineNum">    1680 </span><span class="lineNoCov">          0 :         struct ci_power_info *pi = ci_get_pi(rdev);</span>
<span class="lineNum">    1681 </span>            : 
<span class="lineNum">    1682 </span><span class="lineNoCov">          0 :         if (!pi-&gt;sclk_dpm_key_disabled) {</span>
<span class="lineNum">    1683 </span>            :                 PPSMC_Result smc_result =
<span class="lineNum">    1684 </span><span class="lineNoCov">          0 :                         ci_send_msg_to_smc_with_parameter(rdev, PPSMC_MSG_SCLKDPM_SetEnabledMask, 1 &lt;&lt; n);</span>
<span class="lineNum">    1685 </span><span class="lineNoCov">          0 :                 if (smc_result != PPSMC_Result_OK)</span>
<span class="lineNum">    1686 </span><span class="lineNoCov">          0 :                         return -EINVAL;</span>
<span class="lineNum">    1687 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">    1688 </span>            : 
<span class="lineNum">    1689 </span><span class="lineNoCov">          0 :         return 0;</span>
<a name="1690"><span class="lineNum">    1690 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    1691 </span>            : 
<span class="lineNum">    1692 </span><span class="lineNoCov">          0 : static int ci_dpm_force_state_mclk(struct radeon_device *rdev, u32 n)</span>
<span class="lineNum">    1693 </span>            : {
<span class="lineNum">    1694 </span><span class="lineNoCov">          0 :         struct ci_power_info *pi = ci_get_pi(rdev);</span>
<span class="lineNum">    1695 </span>            : 
<span class="lineNum">    1696 </span><span class="lineNoCov">          0 :         if (!pi-&gt;mclk_dpm_key_disabled) {</span>
<span class="lineNum">    1697 </span>            :                 PPSMC_Result smc_result =
<span class="lineNum">    1698 </span><span class="lineNoCov">          0 :                         ci_send_msg_to_smc_with_parameter(rdev, PPSMC_MSG_MCLKDPM_SetEnabledMask, 1 &lt;&lt; n);</span>
<span class="lineNum">    1699 </span><span class="lineNoCov">          0 :                 if (smc_result != PPSMC_Result_OK)</span>
<span class="lineNum">    1700 </span><span class="lineNoCov">          0 :                         return -EINVAL;</span>
<span class="lineNum">    1701 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">    1702 </span>            : 
<span class="lineNum">    1703 </span><span class="lineNoCov">          0 :         return 0;</span>
<a name="1704"><span class="lineNum">    1704 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    1705 </span>            : 
<span class="lineNum">    1706 </span><span class="lineNoCov">          0 : static int ci_dpm_force_state_pcie(struct radeon_device *rdev, u32 n)</span>
<span class="lineNum">    1707 </span>            : {
<span class="lineNum">    1708 </span><span class="lineNoCov">          0 :         struct ci_power_info *pi = ci_get_pi(rdev);</span>
<span class="lineNum">    1709 </span>            : 
<span class="lineNum">    1710 </span><span class="lineNoCov">          0 :         if (!pi-&gt;pcie_dpm_key_disabled) {</span>
<span class="lineNum">    1711 </span>            :                 PPSMC_Result smc_result =
<span class="lineNum">    1712 </span><span class="lineNoCov">          0 :                         ci_send_msg_to_smc_with_parameter(rdev, PPSMC_MSG_PCIeDPM_ForceLevel, n);</span>
<span class="lineNum">    1713 </span><span class="lineNoCov">          0 :                 if (smc_result != PPSMC_Result_OK)</span>
<span class="lineNum">    1714 </span><span class="lineNoCov">          0 :                         return -EINVAL;</span>
<span class="lineNum">    1715 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">    1716 </span>            : 
<span class="lineNum">    1717 </span><span class="lineNoCov">          0 :         return 0;</span>
<a name="1718"><span class="lineNum">    1718 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    1719 </span>            : 
<span class="lineNum">    1720 </span><span class="lineNoCov">          0 : static int ci_set_power_limit(struct radeon_device *rdev, u32 n)</span>
<span class="lineNum">    1721 </span>            : {
<span class="lineNum">    1722 </span><span class="lineNoCov">          0 :         struct ci_power_info *pi = ci_get_pi(rdev);</span>
<span class="lineNum">    1723 </span>            : 
<span class="lineNum">    1724 </span><span class="lineNoCov">          0 :         if (pi-&gt;power_containment_features &amp; POWERCONTAINMENT_FEATURE_PkgPwrLimit) {</span>
<span class="lineNum">    1725 </span>            :                 PPSMC_Result smc_result =
<span class="lineNum">    1726 </span><span class="lineNoCov">          0 :                         ci_send_msg_to_smc_with_parameter(rdev, PPSMC_MSG_PkgPwrSetLimit, n);</span>
<span class="lineNum">    1727 </span><span class="lineNoCov">          0 :                 if (smc_result != PPSMC_Result_OK)</span>
<span class="lineNum">    1728 </span><span class="lineNoCov">          0 :                         return -EINVAL;</span>
<span class="lineNum">    1729 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">    1730 </span>            : 
<span class="lineNum">    1731 </span><span class="lineNoCov">          0 :         return 0;</span>
<a name="1732"><span class="lineNum">    1732 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    1733 </span>            : 
<span class="lineNum">    1734 </span><span class="lineNoCov">          0 : static int ci_set_overdrive_target_tdp(struct radeon_device *rdev,</span>
<span class="lineNum">    1735 </span>            :                                        u32 target_tdp)
<span class="lineNum">    1736 </span>            : {
<span class="lineNum">    1737 </span>            :         PPSMC_Result smc_result =
<span class="lineNum">    1738 </span><span class="lineNoCov">          0 :                 ci_send_msg_to_smc_with_parameter(rdev, PPSMC_MSG_OverDriveSetTargetTdp, target_tdp);</span>
<span class="lineNum">    1739 </span><span class="lineNoCov">          0 :         if (smc_result != PPSMC_Result_OK)</span>
<span class="lineNum">    1740 </span><span class="lineNoCov">          0 :                 return -EINVAL;</span>
<span class="lineNum">    1741 </span><span class="lineNoCov">          0 :         return 0;</span>
<span class="lineNum">    1742 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">    1743 </span>            : 
<span class="lineNum">    1744 </span>            : #if 0
<span class="lineNum">    1745 </span>            : static int ci_set_boot_state(struct radeon_device *rdev)
<span class="lineNum">    1746 </span>            : {
<span class="lineNum">    1747 </span>            :         return ci_enable_sclk_mclk_dpm(rdev, false);
<span class="lineNum">    1748 </span>            : }
<a name="1749"><span class="lineNum">    1749 </span>            : #endif</a>
<span class="lineNum">    1750 </span>            : 
<span class="lineNum">    1751 </span><span class="lineNoCov">          0 : static u32 ci_get_average_sclk_freq(struct radeon_device *rdev)</span>
<span class="lineNum">    1752 </span>            : {
<span class="lineNum">    1753 </span><span class="lineNoCov">          0 :         u32 sclk_freq;</span>
<span class="lineNum">    1754 </span>            :         PPSMC_Result smc_result =
<span class="lineNum">    1755 </span><span class="lineNoCov">          0 :                 ci_send_msg_to_smc_return_parameter(rdev,</span>
<span class="lineNum">    1756 </span>            :                                                     PPSMC_MSG_API_GetSclkFrequency,
<span class="lineNum">    1757 </span>            :                                                     &amp;sclk_freq);
<span class="lineNum">    1758 </span><span class="lineNoCov">          0 :         if (smc_result != PPSMC_Result_OK)</span>
<span class="lineNum">    1759 </span><span class="lineNoCov">          0 :                 sclk_freq = 0;</span>
<span class="lineNum">    1760 </span>            : 
<span class="lineNum">    1761 </span><span class="lineNoCov">          0 :         return sclk_freq;</span>
<a name="1762"><span class="lineNum">    1762 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    1763 </span>            : 
<span class="lineNum">    1764 </span><span class="lineNoCov">          0 : static u32 ci_get_average_mclk_freq(struct radeon_device *rdev)</span>
<span class="lineNum">    1765 </span>            : {
<span class="lineNum">    1766 </span><span class="lineNoCov">          0 :         u32 mclk_freq;</span>
<span class="lineNum">    1767 </span>            :         PPSMC_Result smc_result =
<span class="lineNum">    1768 </span><span class="lineNoCov">          0 :                 ci_send_msg_to_smc_return_parameter(rdev,</span>
<span class="lineNum">    1769 </span>            :                                                     PPSMC_MSG_API_GetMclkFrequency,
<span class="lineNum">    1770 </span>            :                                                     &amp;mclk_freq);
<span class="lineNum">    1771 </span><span class="lineNoCov">          0 :         if (smc_result != PPSMC_Result_OK)</span>
<span class="lineNum">    1772 </span><span class="lineNoCov">          0 :                 mclk_freq = 0;</span>
<span class="lineNum">    1773 </span>            : 
<span class="lineNum">    1774 </span><span class="lineNoCov">          0 :         return mclk_freq;</span>
<a name="1775"><span class="lineNum">    1775 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    1776 </span>            : 
<span class="lineNum">    1777 </span><span class="lineNoCov">          0 : static void ci_dpm_start_smc(struct radeon_device *rdev)</span>
<span class="lineNum">    1778 </span>            : {
<span class="lineNum">    1779 </span>            :         int i;
<span class="lineNum">    1780 </span>            : 
<span class="lineNum">    1781 </span><span class="lineNoCov">          0 :         ci_program_jump_on_start(rdev);</span>
<span class="lineNum">    1782 </span><span class="lineNoCov">          0 :         ci_start_smc_clock(rdev);</span>
<span class="lineNum">    1783 </span><span class="lineNoCov">          0 :         ci_start_smc(rdev);</span>
<span class="lineNum">    1784 </span><span class="lineNoCov">          0 :         for (i = 0; i &lt; rdev-&gt;usec_timeout; i++) {</span>
<span class="lineNum">    1785 </span><span class="lineNoCov">          0 :                 if (RREG32_SMC(FIRMWARE_FLAGS) &amp; INTERRUPTS_ENABLED)</span>
<span class="lineNum">    1786 </span>            :                         break;
<span class="lineNum">    1787 </span>            :         }
<a name="1788"><span class="lineNum">    1788 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    1789 </span>            : 
<span class="lineNum">    1790 </span><span class="lineNoCov">          0 : static void ci_dpm_stop_smc(struct radeon_device *rdev)</span>
<span class="lineNum">    1791 </span>            : {
<span class="lineNum">    1792 </span><span class="lineNoCov">          0 :         ci_reset_smc(rdev);</span>
<span class="lineNum">    1793 </span><span class="lineNoCov">          0 :         ci_stop_smc_clock(rdev);</span>
<a name="1794"><span class="lineNum">    1794 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    1795 </span>            : 
<span class="lineNum">    1796 </span><span class="lineNoCov">          0 : static int ci_process_firmware_header(struct radeon_device *rdev)</span>
<span class="lineNum">    1797 </span>            : {
<span class="lineNum">    1798 </span><span class="lineNoCov">          0 :         struct ci_power_info *pi = ci_get_pi(rdev);</span>
<span class="lineNum">    1799 </span><span class="lineNoCov">          0 :         u32 tmp;</span>
<span class="lineNum">    1800 </span>            :         int ret;
<span class="lineNum">    1801 </span>            : 
<span class="lineNum">    1802 </span><span class="lineNoCov">          0 :         ret = ci_read_smc_sram_dword(rdev,</span>
<span class="lineNum">    1803 </span>            :                                      SMU7_FIRMWARE_HEADER_LOCATION +
<span class="lineNum">    1804 </span>            :                                      offsetof(SMU7_Firmware_Header, DpmTable),
<span class="lineNum">    1805 </span><span class="lineNoCov">          0 :                                      &amp;tmp, pi-&gt;sram_end);</span>
<span class="lineNum">    1806 </span><span class="lineNoCov">          0 :         if (ret)</span>
<span class="lineNum">    1807 </span><span class="lineNoCov">          0 :                 return ret;</span>
<span class="lineNum">    1808 </span>            : 
<span class="lineNum">    1809 </span><span class="lineNoCov">          0 :         pi-&gt;dpm_table_start = tmp;</span>
<span class="lineNum">    1810 </span>            : 
<span class="lineNum">    1811 </span><span class="lineNoCov">          0 :         ret = ci_read_smc_sram_dword(rdev,</span>
<span class="lineNum">    1812 </span>            :                                      SMU7_FIRMWARE_HEADER_LOCATION +
<span class="lineNum">    1813 </span>            :                                      offsetof(SMU7_Firmware_Header, SoftRegisters),
<span class="lineNum">    1814 </span><span class="lineNoCov">          0 :                                      &amp;tmp, pi-&gt;sram_end);</span>
<span class="lineNum">    1815 </span><span class="lineNoCov">          0 :         if (ret)</span>
<span class="lineNum">    1816 </span><span class="lineNoCov">          0 :                 return ret;</span>
<span class="lineNum">    1817 </span>            : 
<span class="lineNum">    1818 </span><span class="lineNoCov">          0 :         pi-&gt;soft_regs_start = tmp;</span>
<span class="lineNum">    1819 </span>            : 
<span class="lineNum">    1820 </span><span class="lineNoCov">          0 :         ret = ci_read_smc_sram_dword(rdev,</span>
<span class="lineNum">    1821 </span>            :                                      SMU7_FIRMWARE_HEADER_LOCATION +
<span class="lineNum">    1822 </span>            :                                      offsetof(SMU7_Firmware_Header, mcRegisterTable),
<span class="lineNum">    1823 </span><span class="lineNoCov">          0 :                                      &amp;tmp, pi-&gt;sram_end);</span>
<span class="lineNum">    1824 </span><span class="lineNoCov">          0 :         if (ret)</span>
<span class="lineNum">    1825 </span><span class="lineNoCov">          0 :                 return ret;</span>
<span class="lineNum">    1826 </span>            : 
<span class="lineNum">    1827 </span><span class="lineNoCov">          0 :         pi-&gt;mc_reg_table_start = tmp;</span>
<span class="lineNum">    1828 </span>            : 
<span class="lineNum">    1829 </span><span class="lineNoCov">          0 :         ret = ci_read_smc_sram_dword(rdev,</span>
<span class="lineNum">    1830 </span>            :                                      SMU7_FIRMWARE_HEADER_LOCATION +
<span class="lineNum">    1831 </span>            :                                      offsetof(SMU7_Firmware_Header, FanTable),
<span class="lineNum">    1832 </span><span class="lineNoCov">          0 :                                      &amp;tmp, pi-&gt;sram_end);</span>
<span class="lineNum">    1833 </span><span class="lineNoCov">          0 :         if (ret)</span>
<span class="lineNum">    1834 </span><span class="lineNoCov">          0 :                 return ret;</span>
<span class="lineNum">    1835 </span>            : 
<span class="lineNum">    1836 </span><span class="lineNoCov">          0 :         pi-&gt;fan_table_start = tmp;</span>
<span class="lineNum">    1837 </span>            : 
<span class="lineNum">    1838 </span><span class="lineNoCov">          0 :         ret = ci_read_smc_sram_dword(rdev,</span>
<span class="lineNum">    1839 </span>            :                                      SMU7_FIRMWARE_HEADER_LOCATION +
<span class="lineNum">    1840 </span>            :                                      offsetof(SMU7_Firmware_Header, mcArbDramTimingTable),
<span class="lineNum">    1841 </span><span class="lineNoCov">          0 :                                      &amp;tmp, pi-&gt;sram_end);</span>
<span class="lineNum">    1842 </span><span class="lineNoCov">          0 :         if (ret)</span>
<span class="lineNum">    1843 </span><span class="lineNoCov">          0 :                 return ret;</span>
<span class="lineNum">    1844 </span>            : 
<span class="lineNum">    1845 </span><span class="lineNoCov">          0 :         pi-&gt;arb_table_start = tmp;</span>
<span class="lineNum">    1846 </span>            : 
<span class="lineNum">    1847 </span><span class="lineNoCov">          0 :         return 0;</span>
<a name="1848"><span class="lineNum">    1848 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    1849 </span>            : 
<span class="lineNum">    1850 </span><span class="lineNoCov">          0 : static void ci_read_clock_registers(struct radeon_device *rdev)</span>
<span class="lineNum">    1851 </span>            : {
<span class="lineNum">    1852 </span><span class="lineNoCov">          0 :         struct ci_power_info *pi = ci_get_pi(rdev);</span>
<span class="lineNum">    1853 </span>            : 
<span class="lineNum">    1854 </span><span class="lineNoCov">          0 :         pi-&gt;clock_registers.cg_spll_func_cntl =</span>
<span class="lineNum">    1855 </span><span class="lineNoCov">          0 :                 RREG32_SMC(CG_SPLL_FUNC_CNTL);</span>
<span class="lineNum">    1856 </span><span class="lineNoCov">          0 :         pi-&gt;clock_registers.cg_spll_func_cntl_2 =</span>
<span class="lineNum">    1857 </span><span class="lineNoCov">          0 :                 RREG32_SMC(CG_SPLL_FUNC_CNTL_2);</span>
<span class="lineNum">    1858 </span><span class="lineNoCov">          0 :         pi-&gt;clock_registers.cg_spll_func_cntl_3 =</span>
<span class="lineNum">    1859 </span><span class="lineNoCov">          0 :                 RREG32_SMC(CG_SPLL_FUNC_CNTL_3);</span>
<span class="lineNum">    1860 </span><span class="lineNoCov">          0 :         pi-&gt;clock_registers.cg_spll_func_cntl_4 =</span>
<span class="lineNum">    1861 </span><span class="lineNoCov">          0 :                 RREG32_SMC(CG_SPLL_FUNC_CNTL_4);</span>
<span class="lineNum">    1862 </span><span class="lineNoCov">          0 :         pi-&gt;clock_registers.cg_spll_spread_spectrum =</span>
<span class="lineNum">    1863 </span><span class="lineNoCov">          0 :                 RREG32_SMC(CG_SPLL_SPREAD_SPECTRUM);</span>
<span class="lineNum">    1864 </span><span class="lineNoCov">          0 :         pi-&gt;clock_registers.cg_spll_spread_spectrum_2 =</span>
<span class="lineNum">    1865 </span><span class="lineNoCov">          0 :                 RREG32_SMC(CG_SPLL_SPREAD_SPECTRUM_2);</span>
<span class="lineNum">    1866 </span><span class="lineNoCov">          0 :         pi-&gt;clock_registers.dll_cntl = RREG32(DLL_CNTL);</span>
<span class="lineNum">    1867 </span><span class="lineNoCov">          0 :         pi-&gt;clock_registers.mclk_pwrmgt_cntl = RREG32(MCLK_PWRMGT_CNTL);</span>
<span class="lineNum">    1868 </span><span class="lineNoCov">          0 :         pi-&gt;clock_registers.mpll_ad_func_cntl = RREG32(MPLL_AD_FUNC_CNTL);</span>
<span class="lineNum">    1869 </span><span class="lineNoCov">          0 :         pi-&gt;clock_registers.mpll_dq_func_cntl = RREG32(MPLL_DQ_FUNC_CNTL);</span>
<span class="lineNum">    1870 </span><span class="lineNoCov">          0 :         pi-&gt;clock_registers.mpll_func_cntl = RREG32(MPLL_FUNC_CNTL);</span>
<span class="lineNum">    1871 </span><span class="lineNoCov">          0 :         pi-&gt;clock_registers.mpll_func_cntl_1 = RREG32(MPLL_FUNC_CNTL_1);</span>
<span class="lineNum">    1872 </span><span class="lineNoCov">          0 :         pi-&gt;clock_registers.mpll_func_cntl_2 = RREG32(MPLL_FUNC_CNTL_2);</span>
<span class="lineNum">    1873 </span><span class="lineNoCov">          0 :         pi-&gt;clock_registers.mpll_ss1 = RREG32(MPLL_SS1);</span>
<span class="lineNum">    1874 </span><span class="lineNoCov">          0 :         pi-&gt;clock_registers.mpll_ss2 = RREG32(MPLL_SS2);</span>
<a name="1875"><span class="lineNum">    1875 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    1876 </span>            : 
<span class="lineNum">    1877 </span><span class="lineNoCov">          0 : static void ci_init_sclk_t(struct radeon_device *rdev)</span>
<span class="lineNum">    1878 </span>            : {
<span class="lineNum">    1879 </span><span class="lineNoCov">          0 :         struct ci_power_info *pi = ci_get_pi(rdev);</span>
<span class="lineNum">    1880 </span>            : 
<span class="lineNum">    1881 </span><span class="lineNoCov">          0 :         pi-&gt;low_sclk_interrupt_t = 0;</span>
<a name="1882"><span class="lineNum">    1882 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    1883 </span>            : 
<span class="lineNum">    1884 </span><span class="lineNoCov">          0 : static void ci_enable_thermal_protection(struct radeon_device *rdev,</span>
<span class="lineNum">    1885 </span>            :                                          bool enable)
<span class="lineNum">    1886 </span>            : {
<span class="lineNum">    1887 </span><span class="lineNoCov">          0 :         u32 tmp = RREG32_SMC(GENERAL_PWRMGT);</span>
<span class="lineNum">    1888 </span>            : 
<span class="lineNum">    1889 </span><span class="lineNoCov">          0 :         if (enable)</span>
<span class="lineNum">    1890 </span><span class="lineNoCov">          0 :                 tmp &amp;= ~THERMAL_PROTECTION_DIS;</span>
<span class="lineNum">    1891 </span>            :         else
<span class="lineNum">    1892 </span><span class="lineNoCov">          0 :                 tmp |= THERMAL_PROTECTION_DIS;</span>
<span class="lineNum">    1893 </span><span class="lineNoCov">          0 :         WREG32_SMC(GENERAL_PWRMGT, tmp);</span>
<a name="1894"><span class="lineNum">    1894 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    1895 </span>            : 
<span class="lineNum">    1896 </span><span class="lineNoCov">          0 : static void ci_enable_acpi_power_management(struct radeon_device *rdev)</span>
<span class="lineNum">    1897 </span>            : {
<span class="lineNum">    1898 </span><span class="lineNoCov">          0 :         u32 tmp = RREG32_SMC(GENERAL_PWRMGT);</span>
<span class="lineNum">    1899 </span>            : 
<span class="lineNum">    1900 </span><span class="lineNoCov">          0 :         tmp |= STATIC_PM_EN;</span>
<span class="lineNum">    1901 </span>            : 
<span class="lineNum">    1902 </span><span class="lineNoCov">          0 :         WREG32_SMC(GENERAL_PWRMGT, tmp);</span>
<span class="lineNum">    1903 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">    1904 </span>            : 
<span class="lineNum">    1905 </span>            : #if 0
<span class="lineNum">    1906 </span>            : static int ci_enter_ulp_state(struct radeon_device *rdev)
<span class="lineNum">    1907 </span>            : {
<span class="lineNum">    1908 </span>            : 
<span class="lineNum">    1909 </span>            :         WREG32(SMC_MESSAGE_0, PPSMC_MSG_SwitchToMinimumPower);
<span class="lineNum">    1910 </span>            : 
<span class="lineNum">    1911 </span>            :         udelay(25000);
<span class="lineNum">    1912 </span>            : 
<span class="lineNum">    1913 </span>            :         return 0;
<span class="lineNum">    1914 </span>            : }
<span class="lineNum">    1915 </span>            : 
<span class="lineNum">    1916 </span>            : static int ci_exit_ulp_state(struct radeon_device *rdev)
<span class="lineNum">    1917 </span>            : {
<span class="lineNum">    1918 </span>            :         int i;
<span class="lineNum">    1919 </span>            : 
<span class="lineNum">    1920 </span>            :         WREG32(SMC_MESSAGE_0, PPSMC_MSG_ResumeFromMinimumPower);
<span class="lineNum">    1921 </span>            : 
<span class="lineNum">    1922 </span>            :         udelay(7000);
<span class="lineNum">    1923 </span>            : 
<span class="lineNum">    1924 </span>            :         for (i = 0; i &lt; rdev-&gt;usec_timeout; i++) {
<span class="lineNum">    1925 </span>            :                 if (RREG32(SMC_RESP_0) == 1)
<span class="lineNum">    1926 </span>            :                         break;
<span class="lineNum">    1927 </span>            :                 udelay(1000);
<span class="lineNum">    1928 </span>            :         }
<span class="lineNum">    1929 </span>            : 
<span class="lineNum">    1930 </span>            :         return 0;
<span class="lineNum">    1931 </span>            : }
<a name="1932"><span class="lineNum">    1932 </span>            : #endif</a>
<span class="lineNum">    1933 </span>            : 
<span class="lineNum">    1934 </span><span class="lineNoCov">          0 : static int ci_notify_smc_display_change(struct radeon_device *rdev,</span>
<span class="lineNum">    1935 </span>            :                                         bool has_display)
<span class="lineNum">    1936 </span>            : {
<span class="lineNum">    1937 </span><span class="lineNoCov">          0 :         PPSMC_Msg msg = has_display ? PPSMC_MSG_HasDisplay : PPSMC_MSG_NoDisplay;</span>
<span class="lineNum">    1938 </span>            : 
<span class="lineNum">    1939 </span><span class="lineNoCov">          0 :         return (ci_send_msg_to_smc(rdev, msg) == PPSMC_Result_OK) ?  0 : -EINVAL;</span>
<a name="1940"><span class="lineNum">    1940 </span>            : }</a>
<span class="lineNum">    1941 </span>            : 
<span class="lineNum">    1942 </span><span class="lineNoCov">          0 : static int ci_enable_ds_master_switch(struct radeon_device *rdev,</span>
<span class="lineNum">    1943 </span>            :                                       bool enable)
<span class="lineNum">    1944 </span>            : {
<span class="lineNum">    1945 </span><span class="lineNoCov">          0 :         struct ci_power_info *pi = ci_get_pi(rdev);</span>
<span class="lineNum">    1946 </span>            : 
<span class="lineNum">    1947 </span><span class="lineNoCov">          0 :         if (enable) {</span>
<span class="lineNum">    1948 </span><span class="lineNoCov">          0 :                 if (pi-&gt;caps_sclk_ds) {</span>
<span class="lineNum">    1949 </span><span class="lineNoCov">          0 :                         if (ci_send_msg_to_smc(rdev, PPSMC_MSG_MASTER_DeepSleep_ON) != PPSMC_Result_OK)</span>
<span class="lineNum">    1950 </span><span class="lineNoCov">          0 :                                 return -EINVAL;</span>
<span class="lineNum">    1951 </span>            :                 } else {
<span class="lineNum">    1952 </span><span class="lineNoCov">          0 :                         if (ci_send_msg_to_smc(rdev, PPSMC_MSG_MASTER_DeepSleep_OFF) != PPSMC_Result_OK)</span>
<span class="lineNum">    1953 </span><span class="lineNoCov">          0 :                                 return -EINVAL;</span>
<span class="lineNum">    1954 </span>            :                 }
<span class="lineNum">    1955 </span>            :         } else {
<span class="lineNum">    1956 </span><span class="lineNoCov">          0 :                 if (pi-&gt;caps_sclk_ds) {</span>
<span class="lineNum">    1957 </span><span class="lineNoCov">          0 :                         if (ci_send_msg_to_smc(rdev, PPSMC_MSG_MASTER_DeepSleep_OFF) != PPSMC_Result_OK)</span>
<span class="lineNum">    1958 </span><span class="lineNoCov">          0 :                                 return -EINVAL;</span>
<span class="lineNum">    1959 </span>            :                 }
<span class="lineNum">    1960 </span>            :         }
<span class="lineNum">    1961 </span>            : 
<span class="lineNum">    1962 </span><span class="lineNoCov">          0 :         return 0;</span>
<a name="1963"><span class="lineNum">    1963 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    1964 </span>            : 
<span class="lineNum">    1965 </span><span class="lineNoCov">          0 : static void ci_program_display_gap(struct radeon_device *rdev)</span>
<span class="lineNum">    1966 </span>            : {
<span class="lineNum">    1967 </span><span class="lineNoCov">          0 :         u32 tmp = RREG32_SMC(CG_DISPLAY_GAP_CNTL);</span>
<span class="lineNum">    1968 </span>            :         u32 pre_vbi_time_in_us;
<span class="lineNum">    1969 </span>            :         u32 frame_time_in_us;
<span class="lineNum">    1970 </span><span class="lineNoCov">          0 :         u32 ref_clock = rdev-&gt;clock.spll.reference_freq;</span>
<span class="lineNum">    1971 </span><span class="lineNoCov">          0 :         u32 refresh_rate = r600_dpm_get_vrefresh(rdev);</span>
<span class="lineNum">    1972 </span><span class="lineNoCov">          0 :         u32 vblank_time = r600_dpm_get_vblank_time(rdev);</span>
<span class="lineNum">    1973 </span>            : 
<span class="lineNum">    1974 </span><span class="lineNoCov">          0 :         tmp &amp;= ~DISP_GAP_MASK;</span>
<span class="lineNum">    1975 </span><span class="lineNoCov">          0 :         if (rdev-&gt;pm.dpm.new_active_crtc_count &gt; 0)</span>
<span class="lineNum">    1976 </span><span class="lineNoCov">          0 :                 tmp |= DISP_GAP(R600_PM_DISPLAY_GAP_VBLANK_OR_WM);</span>
<span class="lineNum">    1977 </span>            :         else
<span class="lineNum">    1978 </span><span class="lineNoCov">          0 :                 tmp |= DISP_GAP(R600_PM_DISPLAY_GAP_IGNORE);</span>
<span class="lineNum">    1979 </span><span class="lineNoCov">          0 :         WREG32_SMC(CG_DISPLAY_GAP_CNTL, tmp);</span>
<span class="lineNum">    1980 </span>            : 
<span class="lineNum">    1981 </span><span class="lineNoCov">          0 :         if (refresh_rate == 0)</span>
<span class="lineNum">    1982 </span><span class="lineNoCov">          0 :                 refresh_rate = 60;</span>
<span class="lineNum">    1983 </span><span class="lineNoCov">          0 :         if (vblank_time == 0xffffffff)</span>
<span class="lineNum">    1984 </span><span class="lineNoCov">          0 :                 vblank_time = 500;</span>
<span class="lineNum">    1985 </span><span class="lineNoCov">          0 :         frame_time_in_us = 1000000 / refresh_rate;</span>
<span class="lineNum">    1986 </span>            :         pre_vbi_time_in_us =
<span class="lineNum">    1987 </span><span class="lineNoCov">          0 :                 frame_time_in_us - 200 - vblank_time;</span>
<span class="lineNum">    1988 </span><span class="lineNoCov">          0 :         tmp = pre_vbi_time_in_us * (ref_clock / 100);</span>
<span class="lineNum">    1989 </span>            : 
<span class="lineNum">    1990 </span><span class="lineNoCov">          0 :         WREG32_SMC(CG_DISPLAY_GAP_CNTL2, tmp);</span>
<span class="lineNum">    1991 </span><span class="lineNoCov">          0 :         ci_write_smc_soft_register(rdev, offsetof(SMU7_SoftRegisters, PreVBlankGap), 0x64);</span>
<span class="lineNum">    1992 </span><span class="lineNoCov">          0 :         ci_write_smc_soft_register(rdev, offsetof(SMU7_SoftRegisters, VBlankTimeout), (frame_time_in_us - pre_vbi_time_in_us));</span>
<span class="lineNum">    1993 </span>            : 
<span class="lineNum">    1994 </span>            : 
<span class="lineNum">    1995 </span><span class="lineNoCov">          0 :         ci_notify_smc_display_change(rdev, (rdev-&gt;pm.dpm.new_active_crtc_count == 1));</span>
<span class="lineNum">    1996 </span>            : 
<a name="1997"><span class="lineNum">    1997 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    1998 </span>            : 
<span class="lineNum">    1999 </span><span class="lineNoCov">          0 : static void ci_enable_spread_spectrum(struct radeon_device *rdev, bool enable)</span>
<span class="lineNum">    2000 </span>            : {
<span class="lineNum">    2001 </span><span class="lineNoCov">          0 :         struct ci_power_info *pi = ci_get_pi(rdev);</span>
<span class="lineNum">    2002 </span>            :         u32 tmp;
<span class="lineNum">    2003 </span>            : 
<span class="lineNum">    2004 </span><span class="lineNoCov">          0 :         if (enable) {</span>
<span class="lineNum">    2005 </span><span class="lineNoCov">          0 :                 if (pi-&gt;caps_sclk_ss_support) {</span>
<span class="lineNum">    2006 </span><span class="lineNoCov">          0 :                         tmp = RREG32_SMC(GENERAL_PWRMGT);</span>
<span class="lineNum">    2007 </span><span class="lineNoCov">          0 :                         tmp |= DYN_SPREAD_SPECTRUM_EN;</span>
<span class="lineNum">    2008 </span><span class="lineNoCov">          0 :                         WREG32_SMC(GENERAL_PWRMGT, tmp);</span>
<span class="lineNum">    2009 </span><span class="lineNoCov">          0 :                 }</span>
<span class="lineNum">    2010 </span>            :         } else {
<span class="lineNum">    2011 </span><span class="lineNoCov">          0 :                 tmp = RREG32_SMC(CG_SPLL_SPREAD_SPECTRUM);</span>
<span class="lineNum">    2012 </span><span class="lineNoCov">          0 :                 tmp &amp;= ~SSEN;</span>
<span class="lineNum">    2013 </span><span class="lineNoCov">          0 :                 WREG32_SMC(CG_SPLL_SPREAD_SPECTRUM, tmp);</span>
<span class="lineNum">    2014 </span>            : 
<span class="lineNum">    2015 </span><span class="lineNoCov">          0 :                 tmp = RREG32_SMC(GENERAL_PWRMGT);</span>
<span class="lineNum">    2016 </span><span class="lineNoCov">          0 :                 tmp &amp;= ~DYN_SPREAD_SPECTRUM_EN;</span>
<span class="lineNum">    2017 </span><span class="lineNoCov">          0 :                 WREG32_SMC(GENERAL_PWRMGT, tmp);</span>
<span class="lineNum">    2018 </span>            :         }
<a name="2019"><span class="lineNum">    2019 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    2020 </span>            : 
<span class="lineNum">    2021 </span><span class="lineNoCov">          0 : static void ci_program_sstp(struct radeon_device *rdev)</span>
<span class="lineNum">    2022 </span>            : {
<span class="lineNum">    2023 </span><span class="lineNoCov">          0 :         WREG32_SMC(CG_SSP, (SSTU(R600_SSTU_DFLT) | SST(R600_SST_DFLT)));</span>
<a name="2024"><span class="lineNum">    2024 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    2025 </span>            : 
<span class="lineNum">    2026 </span><span class="lineNoCov">          0 : static void ci_enable_display_gap(struct radeon_device *rdev)</span>
<span class="lineNum">    2027 </span>            : {
<span class="lineNum">    2028 </span><span class="lineNoCov">          0 :         u32 tmp = RREG32_SMC(CG_DISPLAY_GAP_CNTL);</span>
<span class="lineNum">    2029 </span>            : 
<span class="lineNum">    2030 </span><span class="lineNoCov">          0 :         tmp &amp;= ~(DISP_GAP_MASK | DISP_GAP_MCHG_MASK);</span>
<span class="lineNum">    2031 </span><span class="lineNoCov">          0 :         tmp |= (DISP_GAP(R600_PM_DISPLAY_GAP_IGNORE) |</span>
<span class="lineNum">    2032 </span>            :                 DISP_GAP_MCHG(R600_PM_DISPLAY_GAP_VBLANK));
<span class="lineNum">    2033 </span>            : 
<span class="lineNum">    2034 </span><span class="lineNoCov">          0 :         WREG32_SMC(CG_DISPLAY_GAP_CNTL, tmp);</span>
<a name="2035"><span class="lineNum">    2035 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    2036 </span>            : 
<span class="lineNum">    2037 </span><span class="lineNoCov">          0 : static void ci_program_vc(struct radeon_device *rdev)</span>
<span class="lineNum">    2038 </span>            : {
<span class="lineNum">    2039 </span>            :         u32 tmp;
<span class="lineNum">    2040 </span>            : 
<span class="lineNum">    2041 </span><span class="lineNoCov">          0 :         tmp = RREG32_SMC(SCLK_PWRMGT_CNTL);</span>
<span class="lineNum">    2042 </span><span class="lineNoCov">          0 :         tmp &amp;= ~(RESET_SCLK_CNT | RESET_BUSY_CNT);</span>
<span class="lineNum">    2043 </span><span class="lineNoCov">          0 :         WREG32_SMC(SCLK_PWRMGT_CNTL, tmp);</span>
<span class="lineNum">    2044 </span>            : 
<span class="lineNum">    2045 </span><span class="lineNoCov">          0 :         WREG32_SMC(CG_FTV_0, CISLANDS_VRC_DFLT0);</span>
<span class="lineNum">    2046 </span><span class="lineNoCov">          0 :         WREG32_SMC(CG_FTV_1, CISLANDS_VRC_DFLT1);</span>
<span class="lineNum">    2047 </span><span class="lineNoCov">          0 :         WREG32_SMC(CG_FTV_2, CISLANDS_VRC_DFLT2);</span>
<span class="lineNum">    2048 </span><span class="lineNoCov">          0 :         WREG32_SMC(CG_FTV_3, CISLANDS_VRC_DFLT3);</span>
<span class="lineNum">    2049 </span><span class="lineNoCov">          0 :         WREG32_SMC(CG_FTV_4, CISLANDS_VRC_DFLT4);</span>
<span class="lineNum">    2050 </span><span class="lineNoCov">          0 :         WREG32_SMC(CG_FTV_5, CISLANDS_VRC_DFLT5);</span>
<span class="lineNum">    2051 </span><span class="lineNoCov">          0 :         WREG32_SMC(CG_FTV_6, CISLANDS_VRC_DFLT6);</span>
<span class="lineNum">    2052 </span><span class="lineNoCov">          0 :         WREG32_SMC(CG_FTV_7, CISLANDS_VRC_DFLT7);</span>
<a name="2053"><span class="lineNum">    2053 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    2054 </span>            : 
<span class="lineNum">    2055 </span><span class="lineNoCov">          0 : static void ci_clear_vc(struct radeon_device *rdev)</span>
<span class="lineNum">    2056 </span>            : {
<span class="lineNum">    2057 </span>            :         u32 tmp;
<span class="lineNum">    2058 </span>            : 
<span class="lineNum">    2059 </span><span class="lineNoCov">          0 :         tmp = RREG32_SMC(SCLK_PWRMGT_CNTL);</span>
<span class="lineNum">    2060 </span><span class="lineNoCov">          0 :         tmp |= (RESET_SCLK_CNT | RESET_BUSY_CNT);</span>
<span class="lineNum">    2061 </span><span class="lineNoCov">          0 :         WREG32_SMC(SCLK_PWRMGT_CNTL, tmp);</span>
<span class="lineNum">    2062 </span>            : 
<span class="lineNum">    2063 </span><span class="lineNoCov">          0 :         WREG32_SMC(CG_FTV_0, 0);</span>
<span class="lineNum">    2064 </span><span class="lineNoCov">          0 :         WREG32_SMC(CG_FTV_1, 0);</span>
<span class="lineNum">    2065 </span><span class="lineNoCov">          0 :         WREG32_SMC(CG_FTV_2, 0);</span>
<span class="lineNum">    2066 </span><span class="lineNoCov">          0 :         WREG32_SMC(CG_FTV_3, 0);</span>
<span class="lineNum">    2067 </span><span class="lineNoCov">          0 :         WREG32_SMC(CG_FTV_4, 0);</span>
<span class="lineNum">    2068 </span><span class="lineNoCov">          0 :         WREG32_SMC(CG_FTV_5, 0);</span>
<span class="lineNum">    2069 </span><span class="lineNoCov">          0 :         WREG32_SMC(CG_FTV_6, 0);</span>
<span class="lineNum">    2070 </span><span class="lineNoCov">          0 :         WREG32_SMC(CG_FTV_7, 0);</span>
<a name="2071"><span class="lineNum">    2071 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    2072 </span>            : 
<span class="lineNum">    2073 </span><span class="lineNoCov">          0 : static int ci_upload_firmware(struct radeon_device *rdev)</span>
<span class="lineNum">    2074 </span>            : {
<span class="lineNum">    2075 </span><span class="lineNoCov">          0 :         struct ci_power_info *pi = ci_get_pi(rdev);</span>
<span class="lineNum">    2076 </span>            :         int i, ret;
<span class="lineNum">    2077 </span>            : 
<span class="lineNum">    2078 </span><span class="lineNoCov">          0 :         for (i = 0; i &lt; rdev-&gt;usec_timeout; i++) {</span>
<span class="lineNum">    2079 </span><span class="lineNoCov">          0 :                 if (RREG32_SMC(RCU_UC_EVENTS) &amp; BOOT_SEQ_DONE)</span>
<span class="lineNum">    2080 </span>            :                         break;
<span class="lineNum">    2081 </span>            :         }
<span class="lineNum">    2082 </span><span class="lineNoCov">          0 :         WREG32_SMC(SMC_SYSCON_MISC_CNTL, 1);</span>
<span class="lineNum">    2083 </span>            : 
<span class="lineNum">    2084 </span><span class="lineNoCov">          0 :         ci_stop_smc_clock(rdev);</span>
<span class="lineNum">    2085 </span><span class="lineNoCov">          0 :         ci_reset_smc(rdev);</span>
<span class="lineNum">    2086 </span>            : 
<span class="lineNum">    2087 </span><span class="lineNoCov">          0 :         ret = ci_load_smc_ucode(rdev, pi-&gt;sram_end);</span>
<span class="lineNum">    2088 </span>            : 
<span class="lineNum">    2089 </span><span class="lineNoCov">          0 :         return ret;</span>
<span class="lineNum">    2090 </span>            : 
<a name="2091"><span class="lineNum">    2091 </span>            : }</a>
<span class="lineNum">    2092 </span>            : 
<span class="lineNum">    2093 </span><span class="lineNoCov">          0 : static int ci_get_svi2_voltage_table(struct radeon_device *rdev,</span>
<span class="lineNum">    2094 </span>            :                                      struct radeon_clock_voltage_dependency_table *voltage_dependency_table,
<span class="lineNum">    2095 </span>            :                                      struct atom_voltage_table *voltage_table)
<span class="lineNum">    2096 </span>            : {
<span class="lineNum">    2097 </span>            :         u32 i;
<span class="lineNum">    2098 </span>            : 
<span class="lineNum">    2099 </span><span class="lineNoCov">          0 :         if (voltage_dependency_table == NULL)</span>
<span class="lineNum">    2100 </span><span class="lineNoCov">          0 :                 return -EINVAL;</span>
<span class="lineNum">    2101 </span>            : 
<span class="lineNum">    2102 </span><span class="lineNoCov">          0 :         voltage_table-&gt;mask_low = 0;</span>
<span class="lineNum">    2103 </span><span class="lineNoCov">          0 :         voltage_table-&gt;phase_delay = 0;</span>
<span class="lineNum">    2104 </span>            : 
<span class="lineNum">    2105 </span><span class="lineNoCov">          0 :         voltage_table-&gt;count = voltage_dependency_table-&gt;count;</span>
<span class="lineNum">    2106 </span><span class="lineNoCov">          0 :         for (i = 0; i &lt; voltage_table-&gt;count; i++) {</span>
<span class="lineNum">    2107 </span><span class="lineNoCov">          0 :                 voltage_table-&gt;entries[i].value = voltage_dependency_table-&gt;entries[i].v;</span>
<span class="lineNum">    2108 </span><span class="lineNoCov">          0 :                 voltage_table-&gt;entries[i].smio_low = 0;</span>
<span class="lineNum">    2109 </span>            :         }
<span class="lineNum">    2110 </span>            : 
<span class="lineNum">    2111 </span><span class="lineNoCov">          0 :         return 0;</span>
<a name="2112"><span class="lineNum">    2112 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    2113 </span>            : 
<span class="lineNum">    2114 </span><span class="lineNoCov">          0 : static int ci_construct_voltage_tables(struct radeon_device *rdev)</span>
<span class="lineNum">    2115 </span>            : {
<span class="lineNum">    2116 </span><span class="lineNoCov">          0 :         struct ci_power_info *pi = ci_get_pi(rdev);</span>
<span class="lineNum">    2117 </span>            :         int ret;
<span class="lineNum">    2118 </span>            : 
<span class="lineNum">    2119 </span><span class="lineNoCov">          0 :         if (pi-&gt;voltage_control == CISLANDS_VOLTAGE_CONTROL_BY_GPIO) {</span>
<span class="lineNum">    2120 </span><span class="lineNoCov">          0 :                 ret = radeon_atom_get_voltage_table(rdev, VOLTAGE_TYPE_VDDC,</span>
<span class="lineNum">    2121 </span>            :                                                     VOLTAGE_OBJ_GPIO_LUT,
<span class="lineNum">    2122 </span><span class="lineNoCov">          0 :                                                     &amp;pi-&gt;vddc_voltage_table);</span>
<span class="lineNum">    2123 </span><span class="lineNoCov">          0 :                 if (ret)</span>
<span class="lineNum">    2124 </span><span class="lineNoCov">          0 :                         return ret;</span>
<span class="lineNum">    2125 </span><span class="lineNoCov">          0 :         } else if (pi-&gt;voltage_control == CISLANDS_VOLTAGE_CONTROL_BY_SVID2) {</span>
<span class="lineNum">    2126 </span><span class="lineNoCov">          0 :                 ret = ci_get_svi2_voltage_table(rdev,</span>
<span class="lineNum">    2127 </span><span class="lineNoCov">          0 :                                                 &amp;rdev-&gt;pm.dpm.dyn_state.vddc_dependency_on_mclk,</span>
<span class="lineNum">    2128 </span><span class="lineNoCov">          0 :                                                 &amp;pi-&gt;vddc_voltage_table);</span>
<span class="lineNum">    2129 </span><span class="lineNoCov">          0 :                 if (ret)</span>
<span class="lineNum">    2130 </span><span class="lineNoCov">          0 :                         return ret;</span>
<span class="lineNum">    2131 </span>            :         }
<span class="lineNum">    2132 </span>            : 
<span class="lineNum">    2133 </span><span class="lineNoCov">          0 :         if (pi-&gt;vddc_voltage_table.count &gt; SMU7_MAX_LEVELS_VDDC)</span>
<span class="lineNum">    2134 </span><span class="lineNoCov">          0 :                 si_trim_voltage_table_to_fit_state_table(rdev, SMU7_MAX_LEVELS_VDDC,</span>
<span class="lineNum">    2135 </span>            :                                                          &amp;pi-&gt;vddc_voltage_table);
<span class="lineNum">    2136 </span>            : 
<span class="lineNum">    2137 </span><span class="lineNoCov">          0 :         if (pi-&gt;vddci_control == CISLANDS_VOLTAGE_CONTROL_BY_GPIO) {</span>
<span class="lineNum">    2138 </span><span class="lineNoCov">          0 :                 ret = radeon_atom_get_voltage_table(rdev, VOLTAGE_TYPE_VDDCI,</span>
<span class="lineNum">    2139 </span>            :                                                     VOLTAGE_OBJ_GPIO_LUT,
<span class="lineNum">    2140 </span><span class="lineNoCov">          0 :                                                     &amp;pi-&gt;vddci_voltage_table);</span>
<span class="lineNum">    2141 </span><span class="lineNoCov">          0 :                 if (ret)</span>
<span class="lineNum">    2142 </span><span class="lineNoCov">          0 :                         return ret;</span>
<span class="lineNum">    2143 </span><span class="lineNoCov">          0 :         } else if (pi-&gt;vddci_control == CISLANDS_VOLTAGE_CONTROL_BY_SVID2) {</span>
<span class="lineNum">    2144 </span><span class="lineNoCov">          0 :                 ret = ci_get_svi2_voltage_table(rdev,</span>
<span class="lineNum">    2145 </span><span class="lineNoCov">          0 :                                                 &amp;rdev-&gt;pm.dpm.dyn_state.vddci_dependency_on_mclk,</span>
<span class="lineNum">    2146 </span><span class="lineNoCov">          0 :                                                 &amp;pi-&gt;vddci_voltage_table);</span>
<span class="lineNum">    2147 </span><span class="lineNoCov">          0 :                 if (ret)</span>
<span class="lineNum">    2148 </span><span class="lineNoCov">          0 :                         return ret;</span>
<span class="lineNum">    2149 </span>            :         }
<span class="lineNum">    2150 </span>            : 
<span class="lineNum">    2151 </span><span class="lineNoCov">          0 :         if (pi-&gt;vddci_voltage_table.count &gt; SMU7_MAX_LEVELS_VDDCI)</span>
<span class="lineNum">    2152 </span><span class="lineNoCov">          0 :                 si_trim_voltage_table_to_fit_state_table(rdev, SMU7_MAX_LEVELS_VDDCI,</span>
<span class="lineNum">    2153 </span>            :                                                          &amp;pi-&gt;vddci_voltage_table);
<span class="lineNum">    2154 </span>            : 
<span class="lineNum">    2155 </span><span class="lineNoCov">          0 :         if (pi-&gt;mvdd_control == CISLANDS_VOLTAGE_CONTROL_BY_GPIO) {</span>
<span class="lineNum">    2156 </span><span class="lineNoCov">          0 :                 ret = radeon_atom_get_voltage_table(rdev, VOLTAGE_TYPE_MVDDC,</span>
<span class="lineNum">    2157 </span>            :                                                     VOLTAGE_OBJ_GPIO_LUT,
<span class="lineNum">    2158 </span><span class="lineNoCov">          0 :                                                     &amp;pi-&gt;mvdd_voltage_table);</span>
<span class="lineNum">    2159 </span><span class="lineNoCov">          0 :                 if (ret)</span>
<span class="lineNum">    2160 </span><span class="lineNoCov">          0 :                         return ret;</span>
<span class="lineNum">    2161 </span><span class="lineNoCov">          0 :         } else if (pi-&gt;mvdd_control == CISLANDS_VOLTAGE_CONTROL_BY_SVID2) {</span>
<span class="lineNum">    2162 </span><span class="lineNoCov">          0 :                 ret = ci_get_svi2_voltage_table(rdev,</span>
<span class="lineNum">    2163 </span><span class="lineNoCov">          0 :                                                 &amp;rdev-&gt;pm.dpm.dyn_state.mvdd_dependency_on_mclk,</span>
<span class="lineNum">    2164 </span><span class="lineNoCov">          0 :                                                 &amp;pi-&gt;mvdd_voltage_table);</span>
<span class="lineNum">    2165 </span><span class="lineNoCov">          0 :                 if (ret)</span>
<span class="lineNum">    2166 </span><span class="lineNoCov">          0 :                         return ret;</span>
<span class="lineNum">    2167 </span>            :         }
<span class="lineNum">    2168 </span>            : 
<span class="lineNum">    2169 </span><span class="lineNoCov">          0 :         if (pi-&gt;mvdd_voltage_table.count &gt; SMU7_MAX_LEVELS_MVDD)</span>
<span class="lineNum">    2170 </span><span class="lineNoCov">          0 :                 si_trim_voltage_table_to_fit_state_table(rdev, SMU7_MAX_LEVELS_MVDD,</span>
<span class="lineNum">    2171 </span>            :                                                          &amp;pi-&gt;mvdd_voltage_table);
<span class="lineNum">    2172 </span>            : 
<span class="lineNum">    2173 </span><span class="lineNoCov">          0 :         return 0;</span>
<a name="2174"><span class="lineNum">    2174 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    2175 </span>            : 
<span class="lineNum">    2176 </span><span class="lineNoCov">          0 : static void ci_populate_smc_voltage_table(struct radeon_device *rdev,</span>
<span class="lineNum">    2177 </span>            :                                           struct atom_voltage_table_entry *voltage_table,
<span class="lineNum">    2178 </span>            :                                           SMU7_Discrete_VoltageLevel *smc_voltage_table)
<span class="lineNum">    2179 </span>            : {
<span class="lineNum">    2180 </span>            :         int ret;
<span class="lineNum">    2181 </span>            : 
<span class="lineNum">    2182 </span><span class="lineNoCov">          0 :         ret = ci_get_std_voltage_value_sidd(rdev, voltage_table,</span>
<span class="lineNum">    2183 </span><span class="lineNoCov">          0 :                                             &amp;smc_voltage_table-&gt;StdVoltageHiSidd,</span>
<span class="lineNum">    2184 </span><span class="lineNoCov">          0 :                                             &amp;smc_voltage_table-&gt;StdVoltageLoSidd);</span>
<span class="lineNum">    2185 </span>            : 
<span class="lineNum">    2186 </span><span class="lineNoCov">          0 :         if (ret) {</span>
<span class="lineNum">    2187 </span><span class="lineNoCov">          0 :                 smc_voltage_table-&gt;StdVoltageHiSidd = voltage_table-&gt;value * VOLTAGE_SCALE;</span>
<span class="lineNum">    2188 </span><span class="lineNoCov">          0 :                 smc_voltage_table-&gt;StdVoltageLoSidd = voltage_table-&gt;value * VOLTAGE_SCALE;</span>
<span class="lineNum">    2189 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">    2190 </span>            : 
<span class="lineNum">    2191 </span><span class="lineNoCov">          0 :         smc_voltage_table-&gt;Voltage = cpu_to_be16(voltage_table-&gt;value * VOLTAGE_SCALE);</span>
<span class="lineNum">    2192 </span><span class="lineNoCov">          0 :         smc_voltage_table-&gt;StdVoltageHiSidd =</span>
<span class="lineNum">    2193 </span><span class="lineNoCov">          0 :                 cpu_to_be16(smc_voltage_table-&gt;StdVoltageHiSidd);</span>
<span class="lineNum">    2194 </span><span class="lineNoCov">          0 :         smc_voltage_table-&gt;StdVoltageLoSidd =</span>
<span class="lineNum">    2195 </span><span class="lineNoCov">          0 :                 cpu_to_be16(smc_voltage_table-&gt;StdVoltageLoSidd);</span>
<a name="2196"><span class="lineNum">    2196 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    2197 </span>            : 
<span class="lineNum">    2198 </span><span class="lineNoCov">          0 : static int ci_populate_smc_vddc_table(struct radeon_device *rdev,</span>
<span class="lineNum">    2199 </span>            :                                       SMU7_Discrete_DpmTable *table)
<span class="lineNum">    2200 </span>            : {
<span class="lineNum">    2201 </span><span class="lineNoCov">          0 :         struct ci_power_info *pi = ci_get_pi(rdev);</span>
<span class="lineNum">    2202 </span>            :         unsigned int count;
<span class="lineNum">    2203 </span>            : 
<span class="lineNum">    2204 </span><span class="lineNoCov">          0 :         table-&gt;VddcLevelCount = pi-&gt;vddc_voltage_table.count;</span>
<span class="lineNum">    2205 </span><span class="lineNoCov">          0 :         for (count = 0; count &lt; table-&gt;VddcLevelCount; count++) {</span>
<span class="lineNum">    2206 </span><span class="lineNoCov">          0 :                 ci_populate_smc_voltage_table(rdev,</span>
<span class="lineNum">    2207 </span><span class="lineNoCov">          0 :                                               &amp;pi-&gt;vddc_voltage_table.entries[count],</span>
<span class="lineNum">    2208 </span><span class="lineNoCov">          0 :                                               &amp;table-&gt;VddcLevel[count]);</span>
<span class="lineNum">    2209 </span>            : 
<span class="lineNum">    2210 </span><span class="lineNoCov">          0 :                 if (pi-&gt;voltage_control == CISLANDS_VOLTAGE_CONTROL_BY_GPIO)</span>
<span class="lineNum">    2211 </span><span class="lineNoCov">          0 :                         table-&gt;VddcLevel[count].Smio |=</span>
<span class="lineNum">    2212 </span><span class="lineNoCov">          0 :                                 pi-&gt;vddc_voltage_table.entries[count].smio_low;</span>
<span class="lineNum">    2213 </span>            :                 else
<span class="lineNum">    2214 </span><span class="lineNoCov">          0 :                         table-&gt;VddcLevel[count].Smio = 0;</span>
<span class="lineNum">    2215 </span>            :         }
<span class="lineNum">    2216 </span><span class="lineNoCov">          0 :         table-&gt;VddcLevelCount = cpu_to_be32(table-&gt;VddcLevelCount);</span>
<span class="lineNum">    2217 </span>            : 
<span class="lineNum">    2218 </span><span class="lineNoCov">          0 :         return 0;</span>
<a name="2219"><span class="lineNum">    2219 </span>            : }</a>
<span class="lineNum">    2220 </span>            : 
<span class="lineNum">    2221 </span><span class="lineNoCov">          0 : static int ci_populate_smc_vddci_table(struct radeon_device *rdev,</span>
<span class="lineNum">    2222 </span>            :                                        SMU7_Discrete_DpmTable *table)
<span class="lineNum">    2223 </span>            : {
<span class="lineNum">    2224 </span>            :         unsigned int count;
<span class="lineNum">    2225 </span><span class="lineNoCov">          0 :         struct ci_power_info *pi = ci_get_pi(rdev);</span>
<span class="lineNum">    2226 </span>            : 
<span class="lineNum">    2227 </span><span class="lineNoCov">          0 :         table-&gt;VddciLevelCount = pi-&gt;vddci_voltage_table.count;</span>
<span class="lineNum">    2228 </span><span class="lineNoCov">          0 :         for (count = 0; count &lt; table-&gt;VddciLevelCount; count++) {</span>
<span class="lineNum">    2229 </span><span class="lineNoCov">          0 :                 ci_populate_smc_voltage_table(rdev,</span>
<span class="lineNum">    2230 </span><span class="lineNoCov">          0 :                                               &amp;pi-&gt;vddci_voltage_table.entries[count],</span>
<span class="lineNum">    2231 </span><span class="lineNoCov">          0 :                                               &amp;table-&gt;VddciLevel[count]);</span>
<span class="lineNum">    2232 </span>            : 
<span class="lineNum">    2233 </span><span class="lineNoCov">          0 :                 if (pi-&gt;vddci_control == CISLANDS_VOLTAGE_CONTROL_BY_GPIO)</span>
<span class="lineNum">    2234 </span><span class="lineNoCov">          0 :                         table-&gt;VddciLevel[count].Smio |=</span>
<span class="lineNum">    2235 </span><span class="lineNoCov">          0 :                                 pi-&gt;vddci_voltage_table.entries[count].smio_low;</span>
<span class="lineNum">    2236 </span>            :                 else
<span class="lineNum">    2237 </span><span class="lineNoCov">          0 :                         table-&gt;VddciLevel[count].Smio = 0;</span>
<span class="lineNum">    2238 </span>            :         }
<span class="lineNum">    2239 </span><span class="lineNoCov">          0 :         table-&gt;VddciLevelCount = cpu_to_be32(table-&gt;VddciLevelCount);</span>
<span class="lineNum">    2240 </span>            : 
<span class="lineNum">    2241 </span><span class="lineNoCov">          0 :         return 0;</span>
<a name="2242"><span class="lineNum">    2242 </span>            : }</a>
<span class="lineNum">    2243 </span>            : 
<span class="lineNum">    2244 </span><span class="lineNoCov">          0 : static int ci_populate_smc_mvdd_table(struct radeon_device *rdev,</span>
<span class="lineNum">    2245 </span>            :                                       SMU7_Discrete_DpmTable *table)
<span class="lineNum">    2246 </span>            : {
<span class="lineNum">    2247 </span><span class="lineNoCov">          0 :         struct ci_power_info *pi = ci_get_pi(rdev);</span>
<span class="lineNum">    2248 </span>            :         unsigned int count;
<span class="lineNum">    2249 </span>            : 
<span class="lineNum">    2250 </span><span class="lineNoCov">          0 :         table-&gt;MvddLevelCount = pi-&gt;mvdd_voltage_table.count;</span>
<span class="lineNum">    2251 </span><span class="lineNoCov">          0 :         for (count = 0; count &lt; table-&gt;MvddLevelCount; count++) {</span>
<span class="lineNum">    2252 </span><span class="lineNoCov">          0 :                 ci_populate_smc_voltage_table(rdev,</span>
<span class="lineNum">    2253 </span><span class="lineNoCov">          0 :                                               &amp;pi-&gt;mvdd_voltage_table.entries[count],</span>
<span class="lineNum">    2254 </span><span class="lineNoCov">          0 :                                               &amp;table-&gt;MvddLevel[count]);</span>
<span class="lineNum">    2255 </span>            : 
<span class="lineNum">    2256 </span><span class="lineNoCov">          0 :                 if (pi-&gt;mvdd_control == CISLANDS_VOLTAGE_CONTROL_BY_GPIO)</span>
<span class="lineNum">    2257 </span><span class="lineNoCov">          0 :                         table-&gt;MvddLevel[count].Smio |=</span>
<span class="lineNum">    2258 </span><span class="lineNoCov">          0 :                                 pi-&gt;mvdd_voltage_table.entries[count].smio_low;</span>
<span class="lineNum">    2259 </span>            :                 else
<span class="lineNum">    2260 </span><span class="lineNoCov">          0 :                         table-&gt;MvddLevel[count].Smio = 0;</span>
<span class="lineNum">    2261 </span>            :         }
<span class="lineNum">    2262 </span><span class="lineNoCov">          0 :         table-&gt;MvddLevelCount = cpu_to_be32(table-&gt;MvddLevelCount);</span>
<span class="lineNum">    2263 </span>            : 
<span class="lineNum">    2264 </span><span class="lineNoCov">          0 :         return 0;</span>
<a name="2265"><span class="lineNum">    2265 </span>            : }</a>
<span class="lineNum">    2266 </span>            : 
<span class="lineNum">    2267 </span><span class="lineNoCov">          0 : static int ci_populate_smc_voltage_tables(struct radeon_device *rdev,</span>
<span class="lineNum">    2268 </span>            :                                           SMU7_Discrete_DpmTable *table)
<span class="lineNum">    2269 </span>            : {
<span class="lineNum">    2270 </span>            :         int ret;
<span class="lineNum">    2271 </span>            : 
<span class="lineNum">    2272 </span><span class="lineNoCov">          0 :         ret = ci_populate_smc_vddc_table(rdev, table);</span>
<span class="lineNum">    2273 </span><span class="lineNoCov">          0 :         if (ret)</span>
<span class="lineNum">    2274 </span><span class="lineNoCov">          0 :                 return ret;</span>
<span class="lineNum">    2275 </span>            : 
<span class="lineNum">    2276 </span><span class="lineNoCov">          0 :         ret = ci_populate_smc_vddci_table(rdev, table);</span>
<span class="lineNum">    2277 </span><span class="lineNoCov">          0 :         if (ret)</span>
<span class="lineNum">    2278 </span><span class="lineNoCov">          0 :                 return ret;</span>
<span class="lineNum">    2279 </span>            : 
<span class="lineNum">    2280 </span><span class="lineNoCov">          0 :         ret = ci_populate_smc_mvdd_table(rdev, table);</span>
<span class="lineNum">    2281 </span><span class="lineNoCov">          0 :         if (ret)</span>
<span class="lineNum">    2282 </span><span class="lineNoCov">          0 :                 return ret;</span>
<span class="lineNum">    2283 </span>            : 
<span class="lineNum">    2284 </span><span class="lineNoCov">          0 :         return 0;</span>
<a name="2285"><span class="lineNum">    2285 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    2286 </span>            : 
<span class="lineNum">    2287 </span><span class="lineNoCov">          0 : static int ci_populate_mvdd_value(struct radeon_device *rdev, u32 mclk,</span>
<span class="lineNum">    2288 </span>            :                                   SMU7_Discrete_VoltageLevel *voltage)
<span class="lineNum">    2289 </span>            : {
<span class="lineNum">    2290 </span><span class="lineNoCov">          0 :         struct ci_power_info *pi = ci_get_pi(rdev);</span>
<span class="lineNum">    2291 </span>            :         u32 i = 0;
<span class="lineNum">    2292 </span>            : 
<span class="lineNum">    2293 </span><span class="lineNoCov">          0 :         if (pi-&gt;mvdd_control != CISLANDS_VOLTAGE_CONTROL_NONE) {</span>
<span class="lineNum">    2294 </span><span class="lineNoCov">          0 :                 for (i = 0; i &lt; rdev-&gt;pm.dpm.dyn_state.mvdd_dependency_on_mclk.count; i++) {</span>
<span class="lineNum">    2295 </span><span class="lineNoCov">          0 :                         if (mclk &lt;= rdev-&gt;pm.dpm.dyn_state.mvdd_dependency_on_mclk.entries[i].clk) {</span>
<span class="lineNum">    2296 </span><span class="lineNoCov">          0 :                                 voltage-&gt;Voltage = pi-&gt;mvdd_voltage_table.entries[i].value;</span>
<span class="lineNum">    2297 </span><span class="lineNoCov">          0 :                                 break;</span>
<span class="lineNum">    2298 </span>            :                         }
<span class="lineNum">    2299 </span>            :                 }
<span class="lineNum">    2300 </span>            : 
<span class="lineNum">    2301 </span><span class="lineNoCov">          0 :                 if (i &gt;= rdev-&gt;pm.dpm.dyn_state.mvdd_dependency_on_mclk.count)</span>
<span class="lineNum">    2302 </span><span class="lineNoCov">          0 :                         return -EINVAL;</span>
<span class="lineNum">    2303 </span>            :         }
<span class="lineNum">    2304 </span>            : 
<span class="lineNum">    2305 </span><span class="lineNoCov">          0 :         return -EINVAL;</span>
<a name="2306"><span class="lineNum">    2306 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    2307 </span>            : 
<span class="lineNum">    2308 </span><span class="lineNoCov">          0 : static int ci_get_std_voltage_value_sidd(struct radeon_device *rdev,</span>
<span class="lineNum">    2309 </span>            :                                          struct atom_voltage_table_entry *voltage_table,
<span class="lineNum">    2310 </span>            :                                          u16 *std_voltage_hi_sidd, u16 *std_voltage_lo_sidd)
<span class="lineNum">    2311 </span>            : {
<span class="lineNum">    2312 </span>            :         u16 v_index, idx;
<span class="lineNum">    2313 </span>            :         bool voltage_found = false;
<span class="lineNum">    2314 </span><span class="lineNoCov">          0 :         *std_voltage_hi_sidd = voltage_table-&gt;value * VOLTAGE_SCALE;</span>
<span class="lineNum">    2315 </span><span class="lineNoCov">          0 :         *std_voltage_lo_sidd = voltage_table-&gt;value * VOLTAGE_SCALE;</span>
<span class="lineNum">    2316 </span>            : 
<span class="lineNum">    2317 </span><span class="lineNoCov">          0 :         if (rdev-&gt;pm.dpm.dyn_state.vddc_dependency_on_sclk.entries == NULL)</span>
<span class="lineNum">    2318 </span><span class="lineNoCov">          0 :                 return -EINVAL;</span>
<span class="lineNum">    2319 </span>            : 
<span class="lineNum">    2320 </span><span class="lineNoCov">          0 :         if (rdev-&gt;pm.dpm.dyn_state.cac_leakage_table.entries) {</span>
<span class="lineNum">    2321 </span><span class="lineNoCov">          0 :                 for (v_index = 0; (u32)v_index &lt; rdev-&gt;pm.dpm.dyn_state.vddc_dependency_on_sclk.count; v_index++) {</span>
<span class="lineNum">    2322 </span><span class="lineNoCov">          0 :                         if (voltage_table-&gt;value ==</span>
<span class="lineNum">    2323 </span><span class="lineNoCov">          0 :                             rdev-&gt;pm.dpm.dyn_state.vddc_dependency_on_sclk.entries[v_index].v) {</span>
<span class="lineNum">    2324 </span>            :                                 voltage_found = true;
<span class="lineNum">    2325 </span><span class="lineNoCov">          0 :                                 if ((u32)v_index &lt; rdev-&gt;pm.dpm.dyn_state.cac_leakage_table.count)</span>
<span class="lineNum">    2326 </span><span class="lineNoCov">          0 :                                         idx = v_index;</span>
<span class="lineNum">    2327 </span>            :                                 else
<span class="lineNum">    2328 </span><span class="lineNoCov">          0 :                                         idx = rdev-&gt;pm.dpm.dyn_state.cac_leakage_table.count - 1;</span>
<span class="lineNum">    2329 </span><span class="lineNoCov">          0 :                                 *std_voltage_lo_sidd =</span>
<span class="lineNum">    2330 </span><span class="lineNoCov">          0 :                                         rdev-&gt;pm.dpm.dyn_state.cac_leakage_table.entries[idx].vddc * VOLTAGE_SCALE;</span>
<span class="lineNum">    2331 </span><span class="lineNoCov">          0 :                                 *std_voltage_hi_sidd =</span>
<span class="lineNum">    2332 </span><span class="lineNoCov">          0 :                                         rdev-&gt;pm.dpm.dyn_state.cac_leakage_table.entries[idx].leakage * VOLTAGE_SCALE;</span>
<span class="lineNum">    2333 </span><span class="lineNoCov">          0 :                                 break;</span>
<span class="lineNum">    2334 </span>            :                         }
<span class="lineNum">    2335 </span>            :                 }
<span class="lineNum">    2336 </span>            : 
<span class="lineNum">    2337 </span><span class="lineNoCov">          0 :                 if (!voltage_found) {</span>
<span class="lineNum">    2338 </span><span class="lineNoCov">          0 :                         for (v_index = 0; (u32)v_index &lt; rdev-&gt;pm.dpm.dyn_state.vddc_dependency_on_sclk.count; v_index++) {</span>
<span class="lineNum">    2339 </span><span class="lineNoCov">          0 :                                 if (voltage_table-&gt;value &lt;=</span>
<span class="lineNum">    2340 </span><span class="lineNoCov">          0 :                                     rdev-&gt;pm.dpm.dyn_state.vddc_dependency_on_sclk.entries[v_index].v) {</span>
<span class="lineNum">    2341 </span>            :                                         voltage_found = true;
<span class="lineNum">    2342 </span><span class="lineNoCov">          0 :                                         if ((u32)v_index &lt; rdev-&gt;pm.dpm.dyn_state.cac_leakage_table.count)</span>
<span class="lineNum">    2343 </span><span class="lineNoCov">          0 :                                                 idx = v_index;</span>
<span class="lineNum">    2344 </span>            :                                         else
<span class="lineNum">    2345 </span><span class="lineNoCov">          0 :                                                 idx = rdev-&gt;pm.dpm.dyn_state.cac_leakage_table.count - 1;</span>
<span class="lineNum">    2346 </span><span class="lineNoCov">          0 :                                         *std_voltage_lo_sidd =</span>
<span class="lineNum">    2347 </span><span class="lineNoCov">          0 :                                                 rdev-&gt;pm.dpm.dyn_state.cac_leakage_table.entries[idx].vddc * VOLTAGE_SCALE;</span>
<span class="lineNum">    2348 </span><span class="lineNoCov">          0 :                                         *std_voltage_hi_sidd =</span>
<span class="lineNum">    2349 </span><span class="lineNoCov">          0 :                                                 rdev-&gt;pm.dpm.dyn_state.cac_leakage_table.entries[idx].leakage * VOLTAGE_SCALE;</span>
<span class="lineNum">    2350 </span><span class="lineNoCov">          0 :                                         break;</span>
<span class="lineNum">    2351 </span>            :                                 }
<span class="lineNum">    2352 </span>            :                         }
<span class="lineNum">    2353 </span>            :                 }
<span class="lineNum">    2354 </span>            :         }
<span class="lineNum">    2355 </span>            : 
<span class="lineNum">    2356 </span><span class="lineNoCov">          0 :         return 0;</span>
<a name="2357"><span class="lineNum">    2357 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    2358 </span>            : 
<span class="lineNum">    2359 </span><span class="lineNoCov">          0 : static void ci_populate_phase_value_based_on_sclk(struct radeon_device *rdev,</span>
<span class="lineNum">    2360 </span>            :                                                   const struct radeon_phase_shedding_limits_table *limits,
<span class="lineNum">    2361 </span>            :                                                   u32 sclk,
<span class="lineNum">    2362 </span>            :                                                   u32 *phase_shedding)
<span class="lineNum">    2363 </span>            : {
<span class="lineNum">    2364 </span>            :         unsigned int i;
<span class="lineNum">    2365 </span>            : 
<span class="lineNum">    2366 </span><span class="lineNoCov">          0 :         *phase_shedding = 1;</span>
<span class="lineNum">    2367 </span>            : 
<span class="lineNum">    2368 </span><span class="lineNoCov">          0 :         for (i = 0; i &lt; limits-&gt;count; i++) {</span>
<span class="lineNum">    2369 </span><span class="lineNoCov">          0 :                 if (sclk &lt; limits-&gt;entries[i].sclk) {</span>
<span class="lineNum">    2370 </span><span class="lineNoCov">          0 :                         *phase_shedding = i;</span>
<span class="lineNum">    2371 </span><span class="lineNoCov">          0 :                         break;</span>
<span class="lineNum">    2372 </span>            :                 }
<span class="lineNum">    2373 </span>            :         }
<a name="2374"><span class="lineNum">    2374 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    2375 </span>            : 
<span class="lineNum">    2376 </span><span class="lineNoCov">          0 : static void ci_populate_phase_value_based_on_mclk(struct radeon_device *rdev,</span>
<span class="lineNum">    2377 </span>            :                                                   const struct radeon_phase_shedding_limits_table *limits,
<span class="lineNum">    2378 </span>            :                                                   u32 mclk,
<span class="lineNum">    2379 </span>            :                                                   u32 *phase_shedding)
<span class="lineNum">    2380 </span>            : {
<span class="lineNum">    2381 </span>            :         unsigned int i;
<span class="lineNum">    2382 </span>            : 
<span class="lineNum">    2383 </span><span class="lineNoCov">          0 :         *phase_shedding = 1;</span>
<span class="lineNum">    2384 </span>            : 
<span class="lineNum">    2385 </span><span class="lineNoCov">          0 :         for (i = 0; i &lt; limits-&gt;count; i++) {</span>
<span class="lineNum">    2386 </span><span class="lineNoCov">          0 :                 if (mclk &lt; limits-&gt;entries[i].mclk) {</span>
<span class="lineNum">    2387 </span><span class="lineNoCov">          0 :                         *phase_shedding = i;</span>
<span class="lineNum">    2388 </span><span class="lineNoCov">          0 :                         break;</span>
<span class="lineNum">    2389 </span>            :                 }
<span class="lineNum">    2390 </span>            :         }
<a name="2391"><span class="lineNum">    2391 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    2392 </span>            : 
<span class="lineNum">    2393 </span><span class="lineNoCov">          0 : static int ci_init_arb_table_index(struct radeon_device *rdev)</span>
<span class="lineNum">    2394 </span>            : {
<span class="lineNum">    2395 </span><span class="lineNoCov">          0 :         struct ci_power_info *pi = ci_get_pi(rdev);</span>
<span class="lineNum">    2396 </span><span class="lineNoCov">          0 :         u32 tmp;</span>
<span class="lineNum">    2397 </span>            :         int ret;
<span class="lineNum">    2398 </span>            : 
<span class="lineNum">    2399 </span><span class="lineNoCov">          0 :         ret = ci_read_smc_sram_dword(rdev, pi-&gt;arb_table_start,</span>
<span class="lineNum">    2400 </span><span class="lineNoCov">          0 :                                      &amp;tmp, pi-&gt;sram_end);</span>
<span class="lineNum">    2401 </span><span class="lineNoCov">          0 :         if (ret)</span>
<span class="lineNum">    2402 </span><span class="lineNoCov">          0 :                 return ret;</span>
<span class="lineNum">    2403 </span>            : 
<span class="lineNum">    2404 </span><span class="lineNoCov">          0 :         tmp &amp;= 0x00FFFFFF;</span>
<span class="lineNum">    2405 </span><span class="lineNoCov">          0 :         tmp |= MC_CG_ARB_FREQ_F1 &lt;&lt; 24;</span>
<span class="lineNum">    2406 </span>            : 
<span class="lineNum">    2407 </span><span class="lineNoCov">          0 :         return ci_write_smc_sram_dword(rdev, pi-&gt;arb_table_start,</span>
<span class="lineNum">    2408 </span><span class="lineNoCov">          0 :                                        tmp, pi-&gt;sram_end);</span>
<a name="2409"><span class="lineNum">    2409 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    2410 </span>            : 
<span class="lineNum">    2411 </span><span class="lineNoCov">          0 : static int ci_get_dependency_volt_by_clk(struct radeon_device *rdev,</span>
<span class="lineNum">    2412 </span>            :                                          struct radeon_clock_voltage_dependency_table *allowed_clock_voltage_table,
<span class="lineNum">    2413 </span>            :                                          u32 clock, u32 *voltage)
<span class="lineNum">    2414 </span>            : {
<span class="lineNum">    2415 </span>            :         u32 i = 0;
<span class="lineNum">    2416 </span>            : 
<span class="lineNum">    2417 </span><span class="lineNoCov">          0 :         if (allowed_clock_voltage_table-&gt;count == 0)</span>
<span class="lineNum">    2418 </span><span class="lineNoCov">          0 :                 return -EINVAL;</span>
<span class="lineNum">    2419 </span>            : 
<span class="lineNum">    2420 </span><span class="lineNoCov">          0 :         for (i = 0; i &lt; allowed_clock_voltage_table-&gt;count; i++) {</span>
<span class="lineNum">    2421 </span><span class="lineNoCov">          0 :                 if (allowed_clock_voltage_table-&gt;entries[i].clk &gt;= clock) {</span>
<span class="lineNum">    2422 </span><span class="lineNoCov">          0 :                         *voltage = allowed_clock_voltage_table-&gt;entries[i].v;</span>
<span class="lineNum">    2423 </span><span class="lineNoCov">          0 :                         return 0;</span>
<span class="lineNum">    2424 </span>            :                 }
<span class="lineNum">    2425 </span>            :         }
<span class="lineNum">    2426 </span>            : 
<span class="lineNum">    2427 </span><span class="lineNoCov">          0 :         *voltage = allowed_clock_voltage_table-&gt;entries[i-1].v;</span>
<span class="lineNum">    2428 </span>            : 
<span class="lineNum">    2429 </span><span class="lineNoCov">          0 :         return 0;</span>
<a name="2430"><span class="lineNum">    2430 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    2431 </span>            : 
<span class="lineNum">    2432 </span><span class="lineNoCov">          0 : static u8 ci_get_sleep_divider_id_from_clock(struct radeon_device *rdev,</span>
<span class="lineNum">    2433 </span>            :                                              u32 sclk, u32 min_sclk_in_sr)
<span class="lineNum">    2434 </span>            : {
<span class="lineNum">    2435 </span>            :         u32 i;
<span class="lineNum">    2436 </span>            :         u32 tmp;
<span class="lineNum">    2437 </span><span class="lineNoCov">          0 :         u32 min = (min_sclk_in_sr &gt; CISLAND_MINIMUM_ENGINE_CLOCK) ?</span>
<span class="lineNum">    2438 </span>            :                 min_sclk_in_sr : CISLAND_MINIMUM_ENGINE_CLOCK;
<span class="lineNum">    2439 </span>            : 
<span class="lineNum">    2440 </span><span class="lineNoCov">          0 :         if (sclk &lt; min)</span>
<span class="lineNum">    2441 </span><span class="lineNoCov">          0 :                 return 0;</span>
<span class="lineNum">    2442 </span>            : 
<span class="lineNum">    2443 </span><span class="lineNoCov">          0 :         for (i = CISLAND_MAX_DEEPSLEEP_DIVIDER_ID;  ; i--) {</span>
<span class="lineNum">    2444 </span><span class="lineNoCov">          0 :                 tmp = sclk / (1 &lt;&lt; i);</span>
<span class="lineNum">    2445 </span><span class="lineNoCov">          0 :                 if (tmp &gt;= min || i == 0)</span>
<span class="lineNum">    2446 </span>            :                         break;
<span class="lineNum">    2447 </span>            :         }
<span class="lineNum">    2448 </span>            : 
<span class="lineNum">    2449 </span><span class="lineNoCov">          0 :         return (u8)i;</span>
<a name="2450"><span class="lineNum">    2450 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    2451 </span>            : 
<span class="lineNum">    2452 </span><span class="lineNoCov">          0 : static int ci_initial_switch_from_arb_f0_to_f1(struct radeon_device *rdev)</span>
<span class="lineNum">    2453 </span>            : {
<span class="lineNum">    2454 </span><span class="lineNoCov">          0 :         return ni_copy_and_switch_arb_sets(rdev, MC_CG_ARB_FREQ_F0, MC_CG_ARB_FREQ_F1);</span>
<a name="2455"><span class="lineNum">    2455 </span>            : }</a>
<span class="lineNum">    2456 </span>            : 
<span class="lineNum">    2457 </span><span class="lineNoCov">          0 : static int ci_reset_to_default(struct radeon_device *rdev)</span>
<span class="lineNum">    2458 </span>            : {
<span class="lineNum">    2459 </span><span class="lineNoCov">          0 :         return (ci_send_msg_to_smc(rdev, PPSMC_MSG_ResetToDefaults) == PPSMC_Result_OK) ?</span>
<span class="lineNum">    2460 </span>            :                 0 : -EINVAL;
<a name="2461"><span class="lineNum">    2461 </span>            : }</a>
<span class="lineNum">    2462 </span>            : 
<span class="lineNum">    2463 </span><span class="lineNoCov">          0 : static int ci_force_switch_to_arb_f0(struct radeon_device *rdev)</span>
<span class="lineNum">    2464 </span>            : {
<span class="lineNum">    2465 </span>            :         u32 tmp;
<span class="lineNum">    2466 </span>            : 
<span class="lineNum">    2467 </span><span class="lineNoCov">          0 :         tmp = (RREG32_SMC(SMC_SCRATCH9) &amp; 0x0000ff00) &gt;&gt; 8;</span>
<span class="lineNum">    2468 </span>            : 
<span class="lineNum">    2469 </span><span class="lineNoCov">          0 :         if (tmp == MC_CG_ARB_FREQ_F0)</span>
<span class="lineNum">    2470 </span><span class="lineNoCov">          0 :                 return 0;</span>
<span class="lineNum">    2471 </span>            : 
<span class="lineNum">    2472 </span><span class="lineNoCov">          0 :         return ni_copy_and_switch_arb_sets(rdev, tmp, MC_CG_ARB_FREQ_F0);</span>
<a name="2473"><span class="lineNum">    2473 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    2474 </span>            : 
<span class="lineNum">    2475 </span><span class="lineNoCov">          0 : static void ci_register_patching_mc_arb(struct radeon_device *rdev,</span>
<span class="lineNum">    2476 </span>            :                                         const u32 engine_clock,
<span class="lineNum">    2477 </span>            :                                         const u32 memory_clock,
<span class="lineNum">    2478 </span>            :                                         u32 *dram_timimg2)
<span class="lineNum">    2479 </span>            : {
<span class="lineNum">    2480 </span>            :         bool patch;
<span class="lineNum">    2481 </span>            :         u32 tmp, tmp2;
<span class="lineNum">    2482 </span>            : 
<span class="lineNum">    2483 </span><span class="lineNoCov">          0 :         tmp = RREG32(MC_SEQ_MISC0);</span>
<span class="lineNum">    2484 </span><span class="lineNoCov">          0 :         patch = ((tmp &amp; 0x0000f00) == 0x300) ? true : false;</span>
<span class="lineNum">    2485 </span>            : 
<span class="lineNum">    2486 </span><span class="lineNoCov">          0 :         if (patch &amp;&amp;</span>
<span class="lineNum">    2487 </span><span class="lineNoCov">          0 :             ((rdev-&gt;pdev-&gt;device == 0x67B0) ||</span>
<span class="lineNum">    2488 </span><span class="lineNoCov">          0 :              (rdev-&gt;pdev-&gt;device == 0x67B1))) {</span>
<span class="lineNum">    2489 </span><span class="lineNoCov">          0 :                 if ((memory_clock &gt; 100000) &amp;&amp; (memory_clock &lt;= 125000)) {</span>
<span class="lineNum">    2490 </span><span class="lineNoCov">          0 :                         tmp2 = (((0x31 * engine_clock) / 125000) - 1) &amp; 0xff;</span>
<span class="lineNum">    2491 </span><span class="lineNoCov">          0 :                         *dram_timimg2 &amp;= ~0x00ff0000;</span>
<span class="lineNum">    2492 </span><span class="lineNoCov">          0 :                         *dram_timimg2 |= tmp2 &lt;&lt; 16;</span>
<span class="lineNum">    2493 </span><span class="lineNoCov">          0 :                 } else if ((memory_clock &gt; 125000) &amp;&amp; (memory_clock &lt;= 137500)) {</span>
<span class="lineNum">    2494 </span><span class="lineNoCov">          0 :                         tmp2 = (((0x36 * engine_clock) / 137500) - 1) &amp; 0xff;</span>
<span class="lineNum">    2495 </span><span class="lineNoCov">          0 :                         *dram_timimg2 &amp;= ~0x00ff0000;</span>
<span class="lineNum">    2496 </span><span class="lineNoCov">          0 :                         *dram_timimg2 |= tmp2 &lt;&lt; 16;</span>
<span class="lineNum">    2497 </span><span class="lineNoCov">          0 :                 }</span>
<span class="lineNum">    2498 </span>            :         }
<span class="lineNum">    2499 </span><span class="lineNoCov">          0 : }</span>
<a name="2500"><span class="lineNum">    2500 </span>            : </a>
<span class="lineNum">    2501 </span>            : 
<span class="lineNum">    2502 </span><span class="lineNoCov">          0 : static int ci_populate_memory_timing_parameters(struct radeon_device *rdev,</span>
<span class="lineNum">    2503 </span>            :                                                 u32 sclk,
<span class="lineNum">    2504 </span>            :                                                 u32 mclk,
<span class="lineNum">    2505 </span>            :                                                 SMU7_Discrete_MCArbDramTimingTableEntry *arb_regs)
<span class="lineNum">    2506 </span>            : {
<span class="lineNum">    2507 </span>            :         u32 dram_timing;
<span class="lineNum">    2508 </span><span class="lineNoCov">          0 :         u32 dram_timing2;</span>
<span class="lineNum">    2509 </span>            :         u32 burst_time;
<span class="lineNum">    2510 </span>            : 
<span class="lineNum">    2511 </span><span class="lineNoCov">          0 :         radeon_atom_set_engine_dram_timings(rdev, sclk, mclk);</span>
<span class="lineNum">    2512 </span>            : 
<span class="lineNum">    2513 </span><span class="lineNoCov">          0 :         dram_timing  = RREG32(MC_ARB_DRAM_TIMING);</span>
<span class="lineNum">    2514 </span><span class="lineNoCov">          0 :         dram_timing2 = RREG32(MC_ARB_DRAM_TIMING2);</span>
<span class="lineNum">    2515 </span><span class="lineNoCov">          0 :         burst_time = RREG32(MC_ARB_BURST_TIME) &amp; STATE0_MASK;</span>
<span class="lineNum">    2516 </span>            : 
<span class="lineNum">    2517 </span><span class="lineNoCov">          0 :         ci_register_patching_mc_arb(rdev, sclk, mclk, &amp;dram_timing2);</span>
<span class="lineNum">    2518 </span>            : 
<span class="lineNum">    2519 </span><span class="lineNoCov">          0 :         arb_regs-&gt;McArbDramTiming  = cpu_to_be32(dram_timing);</span>
<span class="lineNum">    2520 </span><span class="lineNoCov">          0 :         arb_regs-&gt;McArbDramTiming2 = cpu_to_be32(dram_timing2);</span>
<span class="lineNum">    2521 </span><span class="lineNoCov">          0 :         arb_regs-&gt;McArbBurstTime = (u8)burst_time;</span>
<span class="lineNum">    2522 </span>            : 
<span class="lineNum">    2523 </span><span class="lineNoCov">          0 :         return 0;</span>
<a name="2524"><span class="lineNum">    2524 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    2525 </span>            : 
<span class="lineNum">    2526 </span><span class="lineNoCov">          0 : static int ci_do_program_memory_timing_parameters(struct radeon_device *rdev)</span>
<span class="lineNum">    2527 </span>            : {
<span class="lineNum">    2528 </span><span class="lineNoCov">          0 :         struct ci_power_info *pi = ci_get_pi(rdev);</span>
<span class="lineNum">    2529 </span><span class="lineNoCov">          0 :         SMU7_Discrete_MCArbDramTimingTable arb_regs;</span>
<span class="lineNum">    2530 </span>            :         u32 i, j;
<span class="lineNum">    2531 </span>            :         int ret =  0;
<span class="lineNum">    2532 </span>            : 
<span class="lineNum">    2533 </span><span class="lineNoCov">          0 :         memset(&amp;arb_regs, 0, sizeof(SMU7_Discrete_MCArbDramTimingTable));</span>
<span class="lineNum">    2534 </span>            : 
<span class="lineNum">    2535 </span><span class="lineNoCov">          0 :         for (i = 0; i &lt; pi-&gt;dpm_table.sclk_table.count; i++) {</span>
<span class="lineNum">    2536 </span><span class="lineNoCov">          0 :                 for (j = 0; j &lt; pi-&gt;dpm_table.mclk_table.count; j++) {</span>
<span class="lineNum">    2537 </span><span class="lineNoCov">          0 :                         ret = ci_populate_memory_timing_parameters(rdev,</span>
<span class="lineNum">    2538 </span><span class="lineNoCov">          0 :                                                                    pi-&gt;dpm_table.sclk_table.dpm_levels[i].value,</span>
<span class="lineNum">    2539 </span><span class="lineNoCov">          0 :                                                                    pi-&gt;dpm_table.mclk_table.dpm_levels[j].value,</span>
<span class="lineNum">    2540 </span><span class="lineNoCov">          0 :                                                                    &amp;arb_regs.entries[i][j]);</span>
<span class="lineNum">    2541 </span><span class="lineNoCov">          0 :                         if (ret)</span>
<span class="lineNum">    2542 </span>            :                                 break;
<span class="lineNum">    2543 </span>            :                 }
<span class="lineNum">    2544 </span>            :         }
<span class="lineNum">    2545 </span>            : 
<span class="lineNum">    2546 </span><span class="lineNoCov">          0 :         if (ret == 0)</span>
<span class="lineNum">    2547 </span><span class="lineNoCov">          0 :                 ret = ci_copy_bytes_to_smc(rdev,</span>
<span class="lineNum">    2548 </span><span class="lineNoCov">          0 :                                            pi-&gt;arb_table_start,</span>
<span class="lineNum">    2549 </span>            :                                            (u8 *)&amp;arb_regs,
<span class="lineNum">    2550 </span>            :                                            sizeof(SMU7_Discrete_MCArbDramTimingTable),
<span class="lineNum">    2551 </span><span class="lineNoCov">          0 :                                            pi-&gt;sram_end);</span>
<span class="lineNum">    2552 </span>            : 
<span class="lineNum">    2553 </span><span class="lineNoCov">          0 :         return ret;</span>
<a name="2554"><span class="lineNum">    2554 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    2555 </span>            : 
<span class="lineNum">    2556 </span><span class="lineNoCov">          0 : static int ci_program_memory_timing_parameters(struct radeon_device *rdev)</span>
<span class="lineNum">    2557 </span>            : {
<span class="lineNum">    2558 </span><span class="lineNoCov">          0 :         struct ci_power_info *pi = ci_get_pi(rdev);</span>
<span class="lineNum">    2559 </span>            : 
<span class="lineNum">    2560 </span><span class="lineNoCov">          0 :         if (pi-&gt;need_update_smu7_dpm_table == 0)</span>
<span class="lineNum">    2561 </span><span class="lineNoCov">          0 :                 return 0;</span>
<span class="lineNum">    2562 </span>            : 
<span class="lineNum">    2563 </span><span class="lineNoCov">          0 :         return ci_do_program_memory_timing_parameters(rdev);</span>
<a name="2564"><span class="lineNum">    2564 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    2565 </span>            : 
<span class="lineNum">    2566 </span><span class="lineNoCov">          0 : static void ci_populate_smc_initial_state(struct radeon_device *rdev,</span>
<span class="lineNum">    2567 </span>            :                                           struct radeon_ps *radeon_boot_state)
<span class="lineNum">    2568 </span>            : {
<span class="lineNum">    2569 </span><span class="lineNoCov">          0 :         struct ci_ps *boot_state = ci_get_ps(radeon_boot_state);</span>
<span class="lineNum">    2570 </span><span class="lineNoCov">          0 :         struct ci_power_info *pi = ci_get_pi(rdev);</span>
<span class="lineNum">    2571 </span>            :         u32 level = 0;
<span class="lineNum">    2572 </span>            : 
<span class="lineNum">    2573 </span><span class="lineNoCov">          0 :         for (level = 0; level &lt; rdev-&gt;pm.dpm.dyn_state.vddc_dependency_on_sclk.count; level++) {</span>
<span class="lineNum">    2574 </span><span class="lineNoCov">          0 :                 if (rdev-&gt;pm.dpm.dyn_state.vddc_dependency_on_sclk.entries[level].clk &gt;=</span>
<span class="lineNum">    2575 </span><span class="lineNoCov">          0 :                     boot_state-&gt;performance_levels[0].sclk) {</span>
<span class="lineNum">    2576 </span><span class="lineNoCov">          0 :                         pi-&gt;smc_state_table.GraphicsBootLevel = level;</span>
<span class="lineNum">    2577 </span><span class="lineNoCov">          0 :                         break;</span>
<span class="lineNum">    2578 </span>            :                 }
<span class="lineNum">    2579 </span>            :         }
<span class="lineNum">    2580 </span>            : 
<span class="lineNum">    2581 </span><span class="lineNoCov">          0 :         for (level = 0; level &lt; rdev-&gt;pm.dpm.dyn_state.vddc_dependency_on_mclk.count; level++) {</span>
<span class="lineNum">    2582 </span><span class="lineNoCov">          0 :                 if (rdev-&gt;pm.dpm.dyn_state.vddc_dependency_on_mclk.entries[level].clk &gt;=</span>
<span class="lineNum">    2583 </span><span class="lineNoCov">          0 :                     boot_state-&gt;performance_levels[0].mclk) {</span>
<span class="lineNum">    2584 </span><span class="lineNoCov">          0 :                         pi-&gt;smc_state_table.MemoryBootLevel = level;</span>
<span class="lineNum">    2585 </span><span class="lineNoCov">          0 :                         break;</span>
<span class="lineNum">    2586 </span>            :                 }
<span class="lineNum">    2587 </span>            :         }
<a name="2588"><span class="lineNum">    2588 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    2589 </span>            : 
<span class="lineNum">    2590 </span><span class="lineNoCov">          0 : static u32 ci_get_dpm_level_enable_mask_value(struct ci_single_dpm_table *dpm_table)</span>
<span class="lineNum">    2591 </span>            : {
<span class="lineNum">    2592 </span>            :         u32 i;
<span class="lineNum">    2593 </span>            :         u32 mask_value = 0;
<span class="lineNum">    2594 </span>            : 
<span class="lineNum">    2595 </span><span class="lineNoCov">          0 :         for (i = dpm_table-&gt;count; i &gt; 0; i--) {</span>
<span class="lineNum">    2596 </span><span class="lineNoCov">          0 :                 mask_value = mask_value &lt;&lt; 1;</span>
<span class="lineNum">    2597 </span><span class="lineNoCov">          0 :                 if (dpm_table-&gt;dpm_levels[i-1].enabled)</span>
<span class="lineNum">    2598 </span><span class="lineNoCov">          0 :                         mask_value |= 0x1;</span>
<span class="lineNum">    2599 </span>            :                 else
<span class="lineNum">    2600 </span>            :                         mask_value &amp;= 0xFFFFFFFE;
<span class="lineNum">    2601 </span>            :         }
<span class="lineNum">    2602 </span>            : 
<span class="lineNum">    2603 </span><span class="lineNoCov">          0 :         return mask_value;</span>
<a name="2604"><span class="lineNum">    2604 </span>            : }</a>
<span class="lineNum">    2605 </span>            : 
<span class="lineNum">    2606 </span><span class="lineNoCov">          0 : static void ci_populate_smc_link_level(struct radeon_device *rdev,</span>
<span class="lineNum">    2607 </span>            :                                        SMU7_Discrete_DpmTable *table)
<span class="lineNum">    2608 </span>            : {
<span class="lineNum">    2609 </span><span class="lineNoCov">          0 :         struct ci_power_info *pi = ci_get_pi(rdev);</span>
<span class="lineNum">    2610 </span><span class="lineNoCov">          0 :         struct ci_dpm_table *dpm_table = &amp;pi-&gt;dpm_table;</span>
<span class="lineNum">    2611 </span>            :         u32 i;
<span class="lineNum">    2612 </span>            : 
<span class="lineNum">    2613 </span><span class="lineNoCov">          0 :         for (i = 0; i &lt; dpm_table-&gt;pcie_speed_table.count; i++) {</span>
<span class="lineNum">    2614 </span><span class="lineNoCov">          0 :                 table-&gt;LinkLevel[i].PcieGenSpeed =</span>
<span class="lineNum">    2615 </span><span class="lineNoCov">          0 :                         (u8)dpm_table-&gt;pcie_speed_table.dpm_levels[i].value;</span>
<span class="lineNum">    2616 </span><span class="lineNoCov">          0 :                 table-&gt;LinkLevel[i].PcieLaneCount =</span>
<span class="lineNum">    2617 </span><span class="lineNoCov">          0 :                         r600_encode_pci_lane_width(dpm_table-&gt;pcie_speed_table.dpm_levels[i].param1);</span>
<span class="lineNum">    2618 </span><span class="lineNoCov">          0 :                 table-&gt;LinkLevel[i].EnabledForActivity = 1;</span>
<span class="lineNum">    2619 </span><span class="lineNoCov">          0 :                 table-&gt;LinkLevel[i].DownT = cpu_to_be32(5);</span>
<span class="lineNum">    2620 </span><span class="lineNoCov">          0 :                 table-&gt;LinkLevel[i].UpT = cpu_to_be32(30);</span>
<span class="lineNum">    2621 </span>            :         }
<span class="lineNum">    2622 </span>            : 
<span class="lineNum">    2623 </span><span class="lineNoCov">          0 :         pi-&gt;smc_state_table.LinkLevelCount = (u8)dpm_table-&gt;pcie_speed_table.count;</span>
<span class="lineNum">    2624 </span><span class="lineNoCov">          0 :         pi-&gt;dpm_level_enable_mask.pcie_dpm_enable_mask =</span>
<span class="lineNum">    2625 </span><span class="lineNoCov">          0 :                 ci_get_dpm_level_enable_mask_value(&amp;dpm_table-&gt;pcie_speed_table);</span>
<a name="2626"><span class="lineNum">    2626 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    2627 </span>            : 
<span class="lineNum">    2628 </span><span class="lineNoCov">          0 : static int ci_populate_smc_uvd_level(struct radeon_device *rdev,</span>
<span class="lineNum">    2629 </span>            :                                      SMU7_Discrete_DpmTable *table)
<span class="lineNum">    2630 </span>            : {
<span class="lineNum">    2631 </span>            :         u32 count;
<span class="lineNum">    2632 </span><span class="lineNoCov">          0 :         struct atom_clock_dividers dividers;</span>
<span class="lineNum">    2633 </span>            :         int ret = -EINVAL;
<span class="lineNum">    2634 </span>            : 
<span class="lineNum">    2635 </span><span class="lineNoCov">          0 :         table-&gt;UvdLevelCount =</span>
<span class="lineNum">    2636 </span><span class="lineNoCov">          0 :                 rdev-&gt;pm.dpm.dyn_state.uvd_clock_voltage_dependency_table.count;</span>
<span class="lineNum">    2637 </span>            : 
<span class="lineNum">    2638 </span><span class="lineNoCov">          0 :         for (count = 0; count &lt; table-&gt;UvdLevelCount; count++) {</span>
<span class="lineNum">    2639 </span><span class="lineNoCov">          0 :                 table-&gt;UvdLevel[count].VclkFrequency =</span>
<span class="lineNum">    2640 </span><span class="lineNoCov">          0 :                         rdev-&gt;pm.dpm.dyn_state.uvd_clock_voltage_dependency_table.entries[count].vclk;</span>
<span class="lineNum">    2641 </span><span class="lineNoCov">          0 :                 table-&gt;UvdLevel[count].DclkFrequency =</span>
<span class="lineNum">    2642 </span><span class="lineNoCov">          0 :                         rdev-&gt;pm.dpm.dyn_state.uvd_clock_voltage_dependency_table.entries[count].dclk;</span>
<span class="lineNum">    2643 </span><span class="lineNoCov">          0 :                 table-&gt;UvdLevel[count].MinVddc =</span>
<span class="lineNum">    2644 </span><span class="lineNoCov">          0 :                         rdev-&gt;pm.dpm.dyn_state.uvd_clock_voltage_dependency_table.entries[count].v * VOLTAGE_SCALE;</span>
<span class="lineNum">    2645 </span><span class="lineNoCov">          0 :                 table-&gt;UvdLevel[count].MinVddcPhases = 1;</span>
<span class="lineNum">    2646 </span>            : 
<span class="lineNum">    2647 </span><span class="lineNoCov">          0 :                 ret = radeon_atom_get_clock_dividers(rdev,</span>
<span class="lineNum">    2648 </span>            :                                                      COMPUTE_GPUCLK_INPUT_FLAG_DEFAULT_GPUCLK,
<span class="lineNum">    2649 </span><span class="lineNoCov">          0 :                                                      table-&gt;UvdLevel[count].VclkFrequency, false, &amp;dividers);</span>
<span class="lineNum">    2650 </span><span class="lineNoCov">          0 :                 if (ret)</span>
<span class="lineNum">    2651 </span><span class="lineNoCov">          0 :                         return ret;</span>
<span class="lineNum">    2652 </span>            : 
<span class="lineNum">    2653 </span><span class="lineNoCov">          0 :                 table-&gt;UvdLevel[count].VclkDivider = (u8)dividers.post_divider;</span>
<span class="lineNum">    2654 </span>            : 
<span class="lineNum">    2655 </span><span class="lineNoCov">          0 :                 ret = radeon_atom_get_clock_dividers(rdev,</span>
<span class="lineNum">    2656 </span>            :                                                      COMPUTE_GPUCLK_INPUT_FLAG_DEFAULT_GPUCLK,
<span class="lineNum">    2657 </span><span class="lineNoCov">          0 :                                                      table-&gt;UvdLevel[count].DclkFrequency, false, &amp;dividers);</span>
<span class="lineNum">    2658 </span><span class="lineNoCov">          0 :                 if (ret)</span>
<span class="lineNum">    2659 </span><span class="lineNoCov">          0 :                         return ret;</span>
<span class="lineNum">    2660 </span>            : 
<span class="lineNum">    2661 </span><span class="lineNoCov">          0 :                 table-&gt;UvdLevel[count].DclkDivider = (u8)dividers.post_divider;</span>
<span class="lineNum">    2662 </span>            : 
<span class="lineNum">    2663 </span><span class="lineNoCov">          0 :                 table-&gt;UvdLevel[count].VclkFrequency = cpu_to_be32(table-&gt;UvdLevel[count].VclkFrequency);</span>
<span class="lineNum">    2664 </span><span class="lineNoCov">          0 :                 table-&gt;UvdLevel[count].DclkFrequency = cpu_to_be32(table-&gt;UvdLevel[count].DclkFrequency);</span>
<span class="lineNum">    2665 </span><span class="lineNoCov">          0 :                 table-&gt;UvdLevel[count].MinVddc = cpu_to_be16(table-&gt;UvdLevel[count].MinVddc);</span>
<span class="lineNum">    2666 </span>            :         }
<span class="lineNum">    2667 </span>            : 
<span class="lineNum">    2668 </span><span class="lineNoCov">          0 :         return ret;</span>
<a name="2669"><span class="lineNum">    2669 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    2670 </span>            : 
<span class="lineNum">    2671 </span><span class="lineNoCov">          0 : static int ci_populate_smc_vce_level(struct radeon_device *rdev,</span>
<span class="lineNum">    2672 </span>            :                                      SMU7_Discrete_DpmTable *table)
<span class="lineNum">    2673 </span>            : {
<span class="lineNum">    2674 </span>            :         u32 count;
<span class="lineNum">    2675 </span><span class="lineNoCov">          0 :         struct atom_clock_dividers dividers;</span>
<span class="lineNum">    2676 </span>            :         int ret = -EINVAL;
<span class="lineNum">    2677 </span>            : 
<span class="lineNum">    2678 </span><span class="lineNoCov">          0 :         table-&gt;VceLevelCount =</span>
<span class="lineNum">    2679 </span><span class="lineNoCov">          0 :                 rdev-&gt;pm.dpm.dyn_state.vce_clock_voltage_dependency_table.count;</span>
<span class="lineNum">    2680 </span>            : 
<span class="lineNum">    2681 </span><span class="lineNoCov">          0 :         for (count = 0; count &lt; table-&gt;VceLevelCount; count++) {</span>
<span class="lineNum">    2682 </span><span class="lineNoCov">          0 :                 table-&gt;VceLevel[count].Frequency =</span>
<span class="lineNum">    2683 </span><span class="lineNoCov">          0 :                         rdev-&gt;pm.dpm.dyn_state.vce_clock_voltage_dependency_table.entries[count].evclk;</span>
<span class="lineNum">    2684 </span><span class="lineNoCov">          0 :                 table-&gt;VceLevel[count].MinVoltage =</span>
<span class="lineNum">    2685 </span><span class="lineNoCov">          0 :                         (u16)rdev-&gt;pm.dpm.dyn_state.vce_clock_voltage_dependency_table.entries[count].v * VOLTAGE_SCALE;</span>
<span class="lineNum">    2686 </span><span class="lineNoCov">          0 :                 table-&gt;VceLevel[count].MinPhases = 1;</span>
<span class="lineNum">    2687 </span>            : 
<span class="lineNum">    2688 </span><span class="lineNoCov">          0 :                 ret = radeon_atom_get_clock_dividers(rdev,</span>
<span class="lineNum">    2689 </span>            :                                                      COMPUTE_GPUCLK_INPUT_FLAG_DEFAULT_GPUCLK,
<span class="lineNum">    2690 </span><span class="lineNoCov">          0 :                                                      table-&gt;VceLevel[count].Frequency, false, &amp;dividers);</span>
<span class="lineNum">    2691 </span><span class="lineNoCov">          0 :                 if (ret)</span>
<span class="lineNum">    2692 </span><span class="lineNoCov">          0 :                         return ret;</span>
<span class="lineNum">    2693 </span>            : 
<span class="lineNum">    2694 </span><span class="lineNoCov">          0 :                 table-&gt;VceLevel[count].Divider = (u8)dividers.post_divider;</span>
<span class="lineNum">    2695 </span>            : 
<span class="lineNum">    2696 </span><span class="lineNoCov">          0 :                 table-&gt;VceLevel[count].Frequency = cpu_to_be32(table-&gt;VceLevel[count].Frequency);</span>
<span class="lineNum">    2697 </span><span class="lineNoCov">          0 :                 table-&gt;VceLevel[count].MinVoltage = cpu_to_be16(table-&gt;VceLevel[count].MinVoltage);</span>
<span class="lineNum">    2698 </span>            :         }
<span class="lineNum">    2699 </span>            : 
<span class="lineNum">    2700 </span><span class="lineNoCov">          0 :         return ret;</span>
<span class="lineNum">    2701 </span>            : 
<a name="2702"><span class="lineNum">    2702 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    2703 </span>            : 
<span class="lineNum">    2704 </span><span class="lineNoCov">          0 : static int ci_populate_smc_acp_level(struct radeon_device *rdev,</span>
<span class="lineNum">    2705 </span>            :                                      SMU7_Discrete_DpmTable *table)
<span class="lineNum">    2706 </span>            : {
<span class="lineNum">    2707 </span>            :         u32 count;
<span class="lineNum">    2708 </span><span class="lineNoCov">          0 :         struct atom_clock_dividers dividers;</span>
<span class="lineNum">    2709 </span>            :         int ret = -EINVAL;
<span class="lineNum">    2710 </span>            : 
<span class="lineNum">    2711 </span><span class="lineNoCov">          0 :         table-&gt;AcpLevelCount = (u8)</span>
<span class="lineNum">    2712 </span><span class="lineNoCov">          0 :                 (rdev-&gt;pm.dpm.dyn_state.acp_clock_voltage_dependency_table.count);</span>
<span class="lineNum">    2713 </span>            : 
<span class="lineNum">    2714 </span><span class="lineNoCov">          0 :         for (count = 0; count &lt; table-&gt;AcpLevelCount; count++) {</span>
<span class="lineNum">    2715 </span><span class="lineNoCov">          0 :                 table-&gt;AcpLevel[count].Frequency =</span>
<span class="lineNum">    2716 </span><span class="lineNoCov">          0 :                         rdev-&gt;pm.dpm.dyn_state.acp_clock_voltage_dependency_table.entries[count].clk;</span>
<span class="lineNum">    2717 </span><span class="lineNoCov">          0 :                 table-&gt;AcpLevel[count].MinVoltage =</span>
<span class="lineNum">    2718 </span><span class="lineNoCov">          0 :                         rdev-&gt;pm.dpm.dyn_state.acp_clock_voltage_dependency_table.entries[count].v;</span>
<span class="lineNum">    2719 </span><span class="lineNoCov">          0 :                 table-&gt;AcpLevel[count].MinPhases = 1;</span>
<span class="lineNum">    2720 </span>            : 
<span class="lineNum">    2721 </span><span class="lineNoCov">          0 :                 ret = radeon_atom_get_clock_dividers(rdev,</span>
<span class="lineNum">    2722 </span>            :                                                      COMPUTE_GPUCLK_INPUT_FLAG_DEFAULT_GPUCLK,
<span class="lineNum">    2723 </span><span class="lineNoCov">          0 :                                                      table-&gt;AcpLevel[count].Frequency, false, &amp;dividers);</span>
<span class="lineNum">    2724 </span><span class="lineNoCov">          0 :                 if (ret)</span>
<span class="lineNum">    2725 </span><span class="lineNoCov">          0 :                         return ret;</span>
<span class="lineNum">    2726 </span>            : 
<span class="lineNum">    2727 </span><span class="lineNoCov">          0 :                 table-&gt;AcpLevel[count].Divider = (u8)dividers.post_divider;</span>
<span class="lineNum">    2728 </span>            : 
<span class="lineNum">    2729 </span><span class="lineNoCov">          0 :                 table-&gt;AcpLevel[count].Frequency = cpu_to_be32(table-&gt;AcpLevel[count].Frequency);</span>
<span class="lineNum">    2730 </span><span class="lineNoCov">          0 :                 table-&gt;AcpLevel[count].MinVoltage = cpu_to_be16(table-&gt;AcpLevel[count].MinVoltage);</span>
<span class="lineNum">    2731 </span>            :         }
<span class="lineNum">    2732 </span>            : 
<span class="lineNum">    2733 </span><span class="lineNoCov">          0 :         return ret;</span>
<a name="2734"><span class="lineNum">    2734 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    2735 </span>            : 
<span class="lineNum">    2736 </span><span class="lineNoCov">          0 : static int ci_populate_smc_samu_level(struct radeon_device *rdev,</span>
<span class="lineNum">    2737 </span>            :                                       SMU7_Discrete_DpmTable *table)
<span class="lineNum">    2738 </span>            : {
<span class="lineNum">    2739 </span>            :         u32 count;
<span class="lineNum">    2740 </span><span class="lineNoCov">          0 :         struct atom_clock_dividers dividers;</span>
<span class="lineNum">    2741 </span>            :         int ret = -EINVAL;
<span class="lineNum">    2742 </span>            : 
<span class="lineNum">    2743 </span><span class="lineNoCov">          0 :         table-&gt;SamuLevelCount =</span>
<span class="lineNum">    2744 </span><span class="lineNoCov">          0 :                 rdev-&gt;pm.dpm.dyn_state.samu_clock_voltage_dependency_table.count;</span>
<span class="lineNum">    2745 </span>            : 
<span class="lineNum">    2746 </span><span class="lineNoCov">          0 :         for (count = 0; count &lt; table-&gt;SamuLevelCount; count++) {</span>
<span class="lineNum">    2747 </span><span class="lineNoCov">          0 :                 table-&gt;SamuLevel[count].Frequency =</span>
<span class="lineNum">    2748 </span><span class="lineNoCov">          0 :                         rdev-&gt;pm.dpm.dyn_state.samu_clock_voltage_dependency_table.entries[count].clk;</span>
<span class="lineNum">    2749 </span><span class="lineNoCov">          0 :                 table-&gt;SamuLevel[count].MinVoltage =</span>
<span class="lineNum">    2750 </span><span class="lineNoCov">          0 :                         rdev-&gt;pm.dpm.dyn_state.samu_clock_voltage_dependency_table.entries[count].v * VOLTAGE_SCALE;</span>
<span class="lineNum">    2751 </span><span class="lineNoCov">          0 :                 table-&gt;SamuLevel[count].MinPhases = 1;</span>
<span class="lineNum">    2752 </span>            : 
<span class="lineNum">    2753 </span><span class="lineNoCov">          0 :                 ret = radeon_atom_get_clock_dividers(rdev,</span>
<span class="lineNum">    2754 </span>            :                                                      COMPUTE_GPUCLK_INPUT_FLAG_DEFAULT_GPUCLK,
<span class="lineNum">    2755 </span><span class="lineNoCov">          0 :                                                      table-&gt;SamuLevel[count].Frequency, false, &amp;dividers);</span>
<span class="lineNum">    2756 </span><span class="lineNoCov">          0 :                 if (ret)</span>
<span class="lineNum">    2757 </span><span class="lineNoCov">          0 :                         return ret;</span>
<span class="lineNum">    2758 </span>            : 
<span class="lineNum">    2759 </span><span class="lineNoCov">          0 :                 table-&gt;SamuLevel[count].Divider = (u8)dividers.post_divider;</span>
<span class="lineNum">    2760 </span>            : 
<span class="lineNum">    2761 </span><span class="lineNoCov">          0 :                 table-&gt;SamuLevel[count].Frequency = cpu_to_be32(table-&gt;SamuLevel[count].Frequency);</span>
<span class="lineNum">    2762 </span><span class="lineNoCov">          0 :                 table-&gt;SamuLevel[count].MinVoltage = cpu_to_be16(table-&gt;SamuLevel[count].MinVoltage);</span>
<span class="lineNum">    2763 </span>            :         }
<span class="lineNum">    2764 </span>            : 
<span class="lineNum">    2765 </span><span class="lineNoCov">          0 :         return ret;</span>
<a name="2766"><span class="lineNum">    2766 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    2767 </span>            : 
<span class="lineNum">    2768 </span><span class="lineNoCov">          0 : static int ci_calculate_mclk_params(struct radeon_device *rdev,</span>
<span class="lineNum">    2769 </span>            :                                     u32 memory_clock,
<span class="lineNum">    2770 </span>            :                                     SMU7_Discrete_MemoryLevel *mclk,
<span class="lineNum">    2771 </span>            :                                     bool strobe_mode,
<span class="lineNum">    2772 </span>            :                                     bool dll_state_on)
<span class="lineNum">    2773 </span>            : {
<span class="lineNum">    2774 </span><span class="lineNoCov">          0 :         struct ci_power_info *pi = ci_get_pi(rdev);</span>
<span class="lineNum">    2775 </span><span class="lineNoCov">          0 :         u32  dll_cntl = pi-&gt;clock_registers.dll_cntl;</span>
<span class="lineNum">    2776 </span><span class="lineNoCov">          0 :         u32  mclk_pwrmgt_cntl = pi-&gt;clock_registers.mclk_pwrmgt_cntl;</span>
<span class="lineNum">    2777 </span><span class="lineNoCov">          0 :         u32  mpll_ad_func_cntl = pi-&gt;clock_registers.mpll_ad_func_cntl;</span>
<span class="lineNum">    2778 </span><span class="lineNoCov">          0 :         u32  mpll_dq_func_cntl = pi-&gt;clock_registers.mpll_dq_func_cntl;</span>
<span class="lineNum">    2779 </span><span class="lineNoCov">          0 :         u32  mpll_func_cntl = pi-&gt;clock_registers.mpll_func_cntl;</span>
<span class="lineNum">    2780 </span><span class="lineNoCov">          0 :         u32  mpll_func_cntl_1 = pi-&gt;clock_registers.mpll_func_cntl_1;</span>
<span class="lineNum">    2781 </span><span class="lineNoCov">          0 :         u32  mpll_func_cntl_2 = pi-&gt;clock_registers.mpll_func_cntl_2;</span>
<span class="lineNum">    2782 </span><span class="lineNoCov">          0 :         u32  mpll_ss1 = pi-&gt;clock_registers.mpll_ss1;</span>
<span class="lineNum">    2783 </span><span class="lineNoCov">          0 :         u32  mpll_ss2 = pi-&gt;clock_registers.mpll_ss2;</span>
<span class="lineNum">    2784 </span><span class="lineNoCov">          0 :         struct atom_mpll_param mpll_param;</span>
<span class="lineNum">    2785 </span>            :         int ret;
<span class="lineNum">    2786 </span>            : 
<span class="lineNum">    2787 </span><span class="lineNoCov">          0 :         ret = radeon_atom_get_memory_pll_dividers(rdev, memory_clock, strobe_mode, &amp;mpll_param);</span>
<span class="lineNum">    2788 </span><span class="lineNoCov">          0 :         if (ret)</span>
<span class="lineNum">    2789 </span><span class="lineNoCov">          0 :                 return ret;</span>
<span class="lineNum">    2790 </span>            : 
<span class="lineNum">    2791 </span><span class="lineNoCov">          0 :         mpll_func_cntl &amp;= ~BWCTRL_MASK;</span>
<span class="lineNum">    2792 </span><span class="lineNoCov">          0 :         mpll_func_cntl |= BWCTRL(mpll_param.bwcntl);</span>
<span class="lineNum">    2793 </span>            : 
<span class="lineNum">    2794 </span><span class="lineNoCov">          0 :         mpll_func_cntl_1 &amp;= ~(CLKF_MASK | CLKFRAC_MASK | VCO_MODE_MASK);</span>
<span class="lineNum">    2795 </span><span class="lineNoCov">          0 :         mpll_func_cntl_1 |= CLKF(mpll_param.clkf) |</span>
<span class="lineNum">    2796 </span><span class="lineNoCov">          0 :                 CLKFRAC(mpll_param.clkfrac) | VCO_MODE(mpll_param.vco_mode);</span>
<span class="lineNum">    2797 </span>            : 
<span class="lineNum">    2798 </span><span class="lineNoCov">          0 :         mpll_ad_func_cntl &amp;= ~YCLK_POST_DIV_MASK;</span>
<span class="lineNum">    2799 </span><span class="lineNoCov">          0 :         mpll_ad_func_cntl |= YCLK_POST_DIV(mpll_param.post_div);</span>
<span class="lineNum">    2800 </span>            : 
<span class="lineNum">    2801 </span><span class="lineNoCov">          0 :         if (pi-&gt;mem_gddr5) {</span>
<span class="lineNum">    2802 </span><span class="lineNoCov">          0 :                 mpll_dq_func_cntl &amp;= ~(YCLK_SEL_MASK | YCLK_POST_DIV_MASK);</span>
<span class="lineNum">    2803 </span><span class="lineNoCov">          0 :                 mpll_dq_func_cntl |= YCLK_SEL(mpll_param.yclk_sel) |</span>
<span class="lineNum">    2804 </span>            :                         YCLK_POST_DIV(mpll_param.post_div);
<span class="lineNum">    2805 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">    2806 </span>            : 
<span class="lineNum">    2807 </span><span class="lineNoCov">          0 :         if (pi-&gt;caps_mclk_ss_support) {</span>
<span class="lineNum">    2808 </span><span class="lineNoCov">          0 :                 struct radeon_atom_ss ss;</span>
<span class="lineNum">    2809 </span>            :                 u32 freq_nom;
<span class="lineNum">    2810 </span>            :                 u32 tmp;
<span class="lineNum">    2811 </span><span class="lineNoCov">          0 :                 u32 reference_clock = rdev-&gt;clock.mpll.reference_freq;</span>
<span class="lineNum">    2812 </span>            : 
<span class="lineNum">    2813 </span><span class="lineNoCov">          0 :                 if (mpll_param.qdr == 1)</span>
<span class="lineNum">    2814 </span><span class="lineNoCov">          0 :                         freq_nom = memory_clock * 4 * (1 &lt;&lt; mpll_param.post_div);</span>
<span class="lineNum">    2815 </span>            :                 else
<span class="lineNum">    2816 </span><span class="lineNoCov">          0 :                         freq_nom = memory_clock * 2 * (1 &lt;&lt; mpll_param.post_div);</span>
<span class="lineNum">    2817 </span>            : 
<span class="lineNum">    2818 </span><span class="lineNoCov">          0 :                 tmp = (freq_nom / reference_clock);</span>
<span class="lineNum">    2819 </span><span class="lineNoCov">          0 :                 tmp = tmp * tmp;</span>
<span class="lineNum">    2820 </span><span class="lineNoCov">          0 :                 if (radeon_atombios_get_asic_ss_info(rdev, &amp;ss,</span>
<span class="lineNum">    2821 </span>            :                                                      ASIC_INTERNAL_MEMORY_SS, freq_nom)) {
<span class="lineNum">    2822 </span><span class="lineNoCov">          0 :                         u32 clks = reference_clock * 5 / ss.rate;</span>
<span class="lineNum">    2823 </span><span class="lineNoCov">          0 :                         u32 clkv = (u32)((((131 * ss.percentage * ss.rate) / 100) * tmp) / freq_nom);</span>
<span class="lineNum">    2824 </span>            : 
<span class="lineNum">    2825 </span><span class="lineNoCov">          0 :                         mpll_ss1 &amp;= ~CLKV_MASK;</span>
<span class="lineNum">    2826 </span><span class="lineNoCov">          0 :                         mpll_ss1 |= CLKV(clkv);</span>
<span class="lineNum">    2827 </span>            : 
<span class="lineNum">    2828 </span><span class="lineNoCov">          0 :                         mpll_ss2 &amp;= ~CLKS_MASK;</span>
<span class="lineNum">    2829 </span><span class="lineNoCov">          0 :                         mpll_ss2 |= CLKS(clks);</span>
<span class="lineNum">    2830 </span><span class="lineNoCov">          0 :                 }</span>
<span class="lineNum">    2831 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">    2832 </span>            : 
<span class="lineNum">    2833 </span><span class="lineNoCov">          0 :         mclk_pwrmgt_cntl &amp;= ~DLL_SPEED_MASK;</span>
<span class="lineNum">    2834 </span><span class="lineNoCov">          0 :         mclk_pwrmgt_cntl |= DLL_SPEED(mpll_param.dll_speed);</span>
<span class="lineNum">    2835 </span>            : 
<span class="lineNum">    2836 </span><span class="lineNoCov">          0 :         if (dll_state_on)</span>
<span class="lineNum">    2837 </span><span class="lineNoCov">          0 :                 mclk_pwrmgt_cntl |= MRDCK0_PDNB | MRDCK1_PDNB;</span>
<span class="lineNum">    2838 </span>            :         else
<span class="lineNum">    2839 </span><span class="lineNoCov">          0 :                 mclk_pwrmgt_cntl &amp;= ~(MRDCK0_PDNB | MRDCK1_PDNB);</span>
<span class="lineNum">    2840 </span>            : 
<span class="lineNum">    2841 </span><span class="lineNoCov">          0 :         mclk-&gt;MclkFrequency = memory_clock;</span>
<span class="lineNum">    2842 </span><span class="lineNoCov">          0 :         mclk-&gt;MpllFuncCntl = mpll_func_cntl;</span>
<span class="lineNum">    2843 </span><span class="lineNoCov">          0 :         mclk-&gt;MpllFuncCntl_1 = mpll_func_cntl_1;</span>
<span class="lineNum">    2844 </span><span class="lineNoCov">          0 :         mclk-&gt;MpllFuncCntl_2 = mpll_func_cntl_2;</span>
<span class="lineNum">    2845 </span><span class="lineNoCov">          0 :         mclk-&gt;MpllAdFuncCntl = mpll_ad_func_cntl;</span>
<span class="lineNum">    2846 </span><span class="lineNoCov">          0 :         mclk-&gt;MpllDqFuncCntl = mpll_dq_func_cntl;</span>
<span class="lineNum">    2847 </span><span class="lineNoCov">          0 :         mclk-&gt;MclkPwrmgtCntl = mclk_pwrmgt_cntl;</span>
<span class="lineNum">    2848 </span><span class="lineNoCov">          0 :         mclk-&gt;DllCntl = dll_cntl;</span>
<span class="lineNum">    2849 </span><span class="lineNoCov">          0 :         mclk-&gt;MpllSs1 = mpll_ss1;</span>
<span class="lineNum">    2850 </span><span class="lineNoCov">          0 :         mclk-&gt;MpllSs2 = mpll_ss2;</span>
<span class="lineNum">    2851 </span>            : 
<span class="lineNum">    2852 </span><span class="lineNoCov">          0 :         return 0;</span>
<a name="2853"><span class="lineNum">    2853 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    2854 </span>            : 
<span class="lineNum">    2855 </span><span class="lineNoCov">          0 : static int ci_populate_single_memory_level(struct radeon_device *rdev,</span>
<span class="lineNum">    2856 </span>            :                                            u32 memory_clock,
<span class="lineNum">    2857 </span>            :                                            SMU7_Discrete_MemoryLevel *memory_level)
<span class="lineNum">    2858 </span>            : {
<span class="lineNum">    2859 </span><span class="lineNoCov">          0 :         struct ci_power_info *pi = ci_get_pi(rdev);</span>
<span class="lineNum">    2860 </span>            :         int ret;
<span class="lineNum">    2861 </span>            :         bool dll_state_on;
<span class="lineNum">    2862 </span>            : 
<span class="lineNum">    2863 </span><span class="lineNoCov">          0 :         if (rdev-&gt;pm.dpm.dyn_state.vddc_dependency_on_mclk.entries) {</span>
<span class="lineNum">    2864 </span><span class="lineNoCov">          0 :                 ret = ci_get_dependency_volt_by_clk(rdev,</span>
<span class="lineNum">    2865 </span>            :                                                     &amp;rdev-&gt;pm.dpm.dyn_state.vddc_dependency_on_mclk,
<span class="lineNum">    2866 </span><span class="lineNoCov">          0 :                                                     memory_clock, &amp;memory_level-&gt;MinVddc);</span>
<span class="lineNum">    2867 </span><span class="lineNoCov">          0 :                 if (ret)</span>
<span class="lineNum">    2868 </span><span class="lineNoCov">          0 :                         return ret;</span>
<span class="lineNum">    2869 </span>            :         }
<span class="lineNum">    2870 </span>            : 
<span class="lineNum">    2871 </span><span class="lineNoCov">          0 :         if (rdev-&gt;pm.dpm.dyn_state.vddci_dependency_on_mclk.entries) {</span>
<span class="lineNum">    2872 </span><span class="lineNoCov">          0 :                 ret = ci_get_dependency_volt_by_clk(rdev,</span>
<span class="lineNum">    2873 </span>            :                                                     &amp;rdev-&gt;pm.dpm.dyn_state.vddci_dependency_on_mclk,
<span class="lineNum">    2874 </span><span class="lineNoCov">          0 :                                                     memory_clock, &amp;memory_level-&gt;MinVddci);</span>
<span class="lineNum">    2875 </span><span class="lineNoCov">          0 :                 if (ret)</span>
<span class="lineNum">    2876 </span><span class="lineNoCov">          0 :                         return ret;</span>
<span class="lineNum">    2877 </span>            :         }
<span class="lineNum">    2878 </span>            : 
<span class="lineNum">    2879 </span><span class="lineNoCov">          0 :         if (rdev-&gt;pm.dpm.dyn_state.mvdd_dependency_on_mclk.entries) {</span>
<span class="lineNum">    2880 </span><span class="lineNoCov">          0 :                 ret = ci_get_dependency_volt_by_clk(rdev,</span>
<span class="lineNum">    2881 </span>            :                                                     &amp;rdev-&gt;pm.dpm.dyn_state.mvdd_dependency_on_mclk,
<span class="lineNum">    2882 </span><span class="lineNoCov">          0 :                                                     memory_clock, &amp;memory_level-&gt;MinMvdd);</span>
<span class="lineNum">    2883 </span><span class="lineNoCov">          0 :                 if (ret)</span>
<span class="lineNum">    2884 </span><span class="lineNoCov">          0 :                         return ret;</span>
<span class="lineNum">    2885 </span>            :         }
<span class="lineNum">    2886 </span>            : 
<span class="lineNum">    2887 </span><span class="lineNoCov">          0 :         memory_level-&gt;MinVddcPhases = 1;</span>
<span class="lineNum">    2888 </span>            : 
<span class="lineNum">    2889 </span><span class="lineNoCov">          0 :         if (pi-&gt;vddc_phase_shed_control)</span>
<span class="lineNum">    2890 </span><span class="lineNoCov">          0 :                 ci_populate_phase_value_based_on_mclk(rdev,</span>
<span class="lineNum">    2891 </span><span class="lineNoCov">          0 :                                                       &amp;rdev-&gt;pm.dpm.dyn_state.phase_shedding_limits_table,</span>
<span class="lineNum">    2892 </span>            :                                                       memory_clock,
<span class="lineNum">    2893 </span>            :                                                       &amp;memory_level-&gt;MinVddcPhases);
<span class="lineNum">    2894 </span>            : 
<span class="lineNum">    2895 </span><span class="lineNoCov">          0 :         memory_level-&gt;EnabledForThrottle = 1;</span>
<span class="lineNum">    2896 </span><span class="lineNoCov">          0 :         memory_level-&gt;UpH = 0;</span>
<span class="lineNum">    2897 </span><span class="lineNoCov">          0 :         memory_level-&gt;DownH = 100;</span>
<span class="lineNum">    2898 </span><span class="lineNoCov">          0 :         memory_level-&gt;VoltageDownH = 0;</span>
<span class="lineNum">    2899 </span><span class="lineNoCov">          0 :         memory_level-&gt;ActivityLevel = (u16)pi-&gt;mclk_activity_target;</span>
<span class="lineNum">    2900 </span>            : 
<span class="lineNum">    2901 </span><span class="lineNoCov">          0 :         memory_level-&gt;StutterEnable = false;</span>
<span class="lineNum">    2902 </span><span class="lineNoCov">          0 :         memory_level-&gt;StrobeEnable = false;</span>
<span class="lineNum">    2903 </span><span class="lineNoCov">          0 :         memory_level-&gt;EdcReadEnable = false;</span>
<span class="lineNum">    2904 </span><span class="lineNoCov">          0 :         memory_level-&gt;EdcWriteEnable = false;</span>
<span class="lineNum">    2905 </span><span class="lineNoCov">          0 :         memory_level-&gt;RttEnable = false;</span>
<span class="lineNum">    2906 </span>            : 
<span class="lineNum">    2907 </span><span class="lineNoCov">          0 :         memory_level-&gt;DisplayWatermark = PPSMC_DISPLAY_WATERMARK_LOW;</span>
<span class="lineNum">    2908 </span>            : 
<span class="lineNum">    2909 </span><span class="lineNoCov">          0 :         if (pi-&gt;mclk_stutter_mode_threshold &amp;&amp;</span>
<span class="lineNum">    2910 </span><span class="lineNoCov">          0 :             (memory_clock &lt;= pi-&gt;mclk_stutter_mode_threshold) &amp;&amp;</span>
<span class="lineNum">    2911 </span><span class="lineNoCov">          0 :             (pi-&gt;uvd_enabled == false) &amp;&amp;</span>
<span class="lineNum">    2912 </span><span class="lineNoCov">          0 :             (RREG32(DPG_PIPE_STUTTER_CONTROL) &amp; STUTTER_ENABLE) &amp;&amp;</span>
<span class="lineNum">    2913 </span><span class="lineNoCov">          0 :             (rdev-&gt;pm.dpm.new_active_crtc_count &lt;= 2))</span>
<span class="lineNum">    2914 </span><span class="lineNoCov">          0 :                 memory_level-&gt;StutterEnable = true;</span>
<span class="lineNum">    2915 </span>            : 
<span class="lineNum">    2916 </span><span class="lineNoCov">          0 :         if (pi-&gt;mclk_strobe_mode_threshold &amp;&amp;</span>
<span class="lineNum">    2917 </span><span class="lineNoCov">          0 :             (memory_clock &lt;= pi-&gt;mclk_strobe_mode_threshold))</span>
<span class="lineNum">    2918 </span><span class="lineNoCov">          0 :                 memory_level-&gt;StrobeEnable = 1;</span>
<span class="lineNum">    2919 </span>            : 
<span class="lineNum">    2920 </span><span class="lineNoCov">          0 :         if (pi-&gt;mem_gddr5) {</span>
<span class="lineNum">    2921 </span><span class="lineNoCov">          0 :                 memory_level-&gt;StrobeRatio =</span>
<span class="lineNum">    2922 </span><span class="lineNoCov">          0 :                         si_get_mclk_frequency_ratio(memory_clock, memory_level-&gt;StrobeEnable);</span>
<span class="lineNum">    2923 </span><span class="lineNoCov">          0 :                 if (pi-&gt;mclk_edc_enable_threshold &amp;&amp;</span>
<span class="lineNum">    2924 </span><span class="lineNoCov">          0 :                     (memory_clock &gt; pi-&gt;mclk_edc_enable_threshold))</span>
<span class="lineNum">    2925 </span><span class="lineNoCov">          0 :                         memory_level-&gt;EdcReadEnable = true;</span>
<span class="lineNum">    2926 </span>            : 
<span class="lineNum">    2927 </span><span class="lineNoCov">          0 :                 if (pi-&gt;mclk_edc_wr_enable_threshold &amp;&amp;</span>
<span class="lineNum">    2928 </span><span class="lineNoCov">          0 :                     (memory_clock &gt; pi-&gt;mclk_edc_wr_enable_threshold))</span>
<span class="lineNum">    2929 </span><span class="lineNoCov">          0 :                         memory_level-&gt;EdcWriteEnable = true;</span>
<span class="lineNum">    2930 </span>            : 
<span class="lineNum">    2931 </span><span class="lineNoCov">          0 :                 if (memory_level-&gt;StrobeEnable) {</span>
<span class="lineNum">    2932 </span><span class="lineNoCov">          0 :                         if (si_get_mclk_frequency_ratio(memory_clock, true) &gt;=</span>
<span class="lineNum">    2933 </span><span class="lineNoCov">          0 :                             ((RREG32(MC_SEQ_MISC7) &gt;&gt; 16) &amp; 0xf))</span>
<span class="lineNum">    2934 </span><span class="lineNoCov">          0 :                                 dll_state_on = ((RREG32(MC_SEQ_MISC5) &gt;&gt; 1) &amp; 0x1) ? true : false;</span>
<span class="lineNum">    2935 </span>            :                         else
<span class="lineNum">    2936 </span><span class="lineNoCov">          0 :                                 dll_state_on = ((RREG32(MC_SEQ_MISC6) &gt;&gt; 1) &amp; 0x1) ? true : false;</span>
<span class="lineNum">    2937 </span>            :                 } else {
<span class="lineNum">    2938 </span><span class="lineNoCov">          0 :                         dll_state_on = pi-&gt;dll_default_on;</span>
<span class="lineNum">    2939 </span>            :                 }
<span class="lineNum">    2940 </span>            :         } else {
<span class="lineNum">    2941 </span><span class="lineNoCov">          0 :                 memory_level-&gt;StrobeRatio = si_get_ddr3_mclk_frequency_ratio(memory_clock);</span>
<span class="lineNum">    2942 </span><span class="lineNoCov">          0 :                 dll_state_on = ((RREG32(MC_SEQ_MISC5) &gt;&gt; 1) &amp; 0x1) ? true : false;</span>
<span class="lineNum">    2943 </span>            :         }
<span class="lineNum">    2944 </span>            : 
<span class="lineNum">    2945 </span><span class="lineNoCov">          0 :         ret = ci_calculate_mclk_params(rdev, memory_clock, memory_level, memory_level-&gt;StrobeEnable, dll_state_on);</span>
<span class="lineNum">    2946 </span><span class="lineNoCov">          0 :         if (ret)</span>
<span class="lineNum">    2947 </span><span class="lineNoCov">          0 :                 return ret;</span>
<span class="lineNum">    2948 </span>            : 
<span class="lineNum">    2949 </span><span class="lineNoCov">          0 :         memory_level-&gt;MinVddc = cpu_to_be32(memory_level-&gt;MinVddc * VOLTAGE_SCALE);</span>
<span class="lineNum">    2950 </span><span class="lineNoCov">          0 :         memory_level-&gt;MinVddcPhases = cpu_to_be32(memory_level-&gt;MinVddcPhases);</span>
<span class="lineNum">    2951 </span><span class="lineNoCov">          0 :         memory_level-&gt;MinVddci = cpu_to_be32(memory_level-&gt;MinVddci * VOLTAGE_SCALE);</span>
<span class="lineNum">    2952 </span><span class="lineNoCov">          0 :         memory_level-&gt;MinMvdd = cpu_to_be32(memory_level-&gt;MinMvdd * VOLTAGE_SCALE);</span>
<span class="lineNum">    2953 </span>            : 
<span class="lineNum">    2954 </span><span class="lineNoCov">          0 :         memory_level-&gt;MclkFrequency = cpu_to_be32(memory_level-&gt;MclkFrequency);</span>
<span class="lineNum">    2955 </span><span class="lineNoCov">          0 :         memory_level-&gt;ActivityLevel = cpu_to_be16(memory_level-&gt;ActivityLevel);</span>
<span class="lineNum">    2956 </span><span class="lineNoCov">          0 :         memory_level-&gt;MpllFuncCntl = cpu_to_be32(memory_level-&gt;MpllFuncCntl);</span>
<span class="lineNum">    2957 </span><span class="lineNoCov">          0 :         memory_level-&gt;MpllFuncCntl_1 = cpu_to_be32(memory_level-&gt;MpllFuncCntl_1);</span>
<span class="lineNum">    2958 </span><span class="lineNoCov">          0 :         memory_level-&gt;MpllFuncCntl_2 = cpu_to_be32(memory_level-&gt;MpllFuncCntl_2);</span>
<span class="lineNum">    2959 </span><span class="lineNoCov">          0 :         memory_level-&gt;MpllAdFuncCntl = cpu_to_be32(memory_level-&gt;MpllAdFuncCntl);</span>
<span class="lineNum">    2960 </span><span class="lineNoCov">          0 :         memory_level-&gt;MpllDqFuncCntl = cpu_to_be32(memory_level-&gt;MpllDqFuncCntl);</span>
<span class="lineNum">    2961 </span><span class="lineNoCov">          0 :         memory_level-&gt;MclkPwrmgtCntl = cpu_to_be32(memory_level-&gt;MclkPwrmgtCntl);</span>
<span class="lineNum">    2962 </span><span class="lineNoCov">          0 :         memory_level-&gt;DllCntl = cpu_to_be32(memory_level-&gt;DllCntl);</span>
<span class="lineNum">    2963 </span><span class="lineNoCov">          0 :         memory_level-&gt;MpllSs1 = cpu_to_be32(memory_level-&gt;MpllSs1);</span>
<span class="lineNum">    2964 </span><span class="lineNoCov">          0 :         memory_level-&gt;MpllSs2 = cpu_to_be32(memory_level-&gt;MpllSs2);</span>
<span class="lineNum">    2965 </span>            : 
<span class="lineNum">    2966 </span><span class="lineNoCov">          0 :         return 0;</span>
<a name="2967"><span class="lineNum">    2967 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    2968 </span>            : 
<span class="lineNum">    2969 </span><span class="lineNoCov">          0 : static int ci_populate_smc_acpi_level(struct radeon_device *rdev,</span>
<span class="lineNum">    2970 </span>            :                                       SMU7_Discrete_DpmTable *table)
<span class="lineNum">    2971 </span>            : {
<span class="lineNum">    2972 </span><span class="lineNoCov">          0 :         struct ci_power_info *pi = ci_get_pi(rdev);</span>
<span class="lineNum">    2973 </span><span class="lineNoCov">          0 :         struct atom_clock_dividers dividers;</span>
<span class="lineNum">    2974 </span><span class="lineNoCov">          0 :         SMU7_Discrete_VoltageLevel voltage_level;</span>
<span class="lineNum">    2975 </span><span class="lineNoCov">          0 :         u32 spll_func_cntl = pi-&gt;clock_registers.cg_spll_func_cntl;</span>
<span class="lineNum">    2976 </span><span class="lineNoCov">          0 :         u32 spll_func_cntl_2 = pi-&gt;clock_registers.cg_spll_func_cntl_2;</span>
<span class="lineNum">    2977 </span><span class="lineNoCov">          0 :         u32 dll_cntl = pi-&gt;clock_registers.dll_cntl;</span>
<span class="lineNum">    2978 </span><span class="lineNoCov">          0 :         u32 mclk_pwrmgt_cntl = pi-&gt;clock_registers.mclk_pwrmgt_cntl;</span>
<span class="lineNum">    2979 </span>            :         int ret;
<span class="lineNum">    2980 </span>            : 
<span class="lineNum">    2981 </span><span class="lineNoCov">          0 :         table-&gt;ACPILevel.Flags &amp;= ~PPSMC_SWSTATE_FLAG_DC;</span>
<span class="lineNum">    2982 </span>            : 
<span class="lineNum">    2983 </span><span class="lineNoCov">          0 :         if (pi-&gt;acpi_vddc)</span>
<span class="lineNum">    2984 </span><span class="lineNoCov">          0 :                 table-&gt;ACPILevel.MinVddc = cpu_to_be32(pi-&gt;acpi_vddc * VOLTAGE_SCALE);</span>
<span class="lineNum">    2985 </span>            :         else
<span class="lineNum">    2986 </span><span class="lineNoCov">          0 :                 table-&gt;ACPILevel.MinVddc = cpu_to_be32(pi-&gt;min_vddc_in_pp_table * VOLTAGE_SCALE);</span>
<span class="lineNum">    2987 </span>            : 
<span class="lineNum">    2988 </span><span class="lineNoCov">          0 :         table-&gt;ACPILevel.MinVddcPhases = pi-&gt;vddc_phase_shed_control ? 0 : 1;</span>
<span class="lineNum">    2989 </span>            : 
<span class="lineNum">    2990 </span><span class="lineNoCov">          0 :         table-&gt;ACPILevel.SclkFrequency = rdev-&gt;clock.spll.reference_freq;</span>
<span class="lineNum">    2991 </span>            : 
<span class="lineNum">    2992 </span><span class="lineNoCov">          0 :         ret = radeon_atom_get_clock_dividers(rdev,</span>
<span class="lineNum">    2993 </span>            :                                              COMPUTE_GPUCLK_INPUT_FLAG_SCLK,
<span class="lineNum">    2994 </span>            :                                              table-&gt;ACPILevel.SclkFrequency, false, &amp;dividers);
<span class="lineNum">    2995 </span><span class="lineNoCov">          0 :         if (ret)</span>
<span class="lineNum">    2996 </span><span class="lineNoCov">          0 :                 return ret;</span>
<span class="lineNum">    2997 </span>            : 
<span class="lineNum">    2998 </span><span class="lineNoCov">          0 :         table-&gt;ACPILevel.SclkDid = (u8)dividers.post_divider;</span>
<span class="lineNum">    2999 </span><span class="lineNoCov">          0 :         table-&gt;ACPILevel.DisplayWatermark = PPSMC_DISPLAY_WATERMARK_LOW;</span>
<span class="lineNum">    3000 </span><span class="lineNoCov">          0 :         table-&gt;ACPILevel.DeepSleepDivId = 0;</span>
<span class="lineNum">    3001 </span>            : 
<span class="lineNum">    3002 </span><span class="lineNoCov">          0 :         spll_func_cntl &amp;= ~SPLL_PWRON;</span>
<span class="lineNum">    3003 </span><span class="lineNoCov">          0 :         spll_func_cntl |= SPLL_RESET;</span>
<span class="lineNum">    3004 </span>            : 
<span class="lineNum">    3005 </span><span class="lineNoCov">          0 :         spll_func_cntl_2 &amp;= ~SCLK_MUX_SEL_MASK;</span>
<span class="lineNum">    3006 </span><span class="lineNoCov">          0 :         spll_func_cntl_2 |= SCLK_MUX_SEL(4);</span>
<span class="lineNum">    3007 </span>            : 
<span class="lineNum">    3008 </span><span class="lineNoCov">          0 :         table-&gt;ACPILevel.CgSpllFuncCntl = spll_func_cntl;</span>
<span class="lineNum">    3009 </span><span class="lineNoCov">          0 :         table-&gt;ACPILevel.CgSpllFuncCntl2 = spll_func_cntl_2;</span>
<span class="lineNum">    3010 </span><span class="lineNoCov">          0 :         table-&gt;ACPILevel.CgSpllFuncCntl3 = pi-&gt;clock_registers.cg_spll_func_cntl_3;</span>
<span class="lineNum">    3011 </span><span class="lineNoCov">          0 :         table-&gt;ACPILevel.CgSpllFuncCntl4 = pi-&gt;clock_registers.cg_spll_func_cntl_4;</span>
<span class="lineNum">    3012 </span><span class="lineNoCov">          0 :         table-&gt;ACPILevel.SpllSpreadSpectrum = pi-&gt;clock_registers.cg_spll_spread_spectrum;</span>
<span class="lineNum">    3013 </span><span class="lineNoCov">          0 :         table-&gt;ACPILevel.SpllSpreadSpectrum2 = pi-&gt;clock_registers.cg_spll_spread_spectrum_2;</span>
<span class="lineNum">    3014 </span><span class="lineNoCov">          0 :         table-&gt;ACPILevel.CcPwrDynRm = 0;</span>
<span class="lineNum">    3015 </span><span class="lineNoCov">          0 :         table-&gt;ACPILevel.CcPwrDynRm1 = 0;</span>
<span class="lineNum">    3016 </span>            : 
<span class="lineNum">    3017 </span><span class="lineNoCov">          0 :         table-&gt;ACPILevel.Flags = cpu_to_be32(table-&gt;ACPILevel.Flags);</span>
<span class="lineNum">    3018 </span><span class="lineNoCov">          0 :         table-&gt;ACPILevel.MinVddcPhases = cpu_to_be32(table-&gt;ACPILevel.MinVddcPhases);</span>
<span class="lineNum">    3019 </span><span class="lineNoCov">          0 :         table-&gt;ACPILevel.SclkFrequency = cpu_to_be32(table-&gt;ACPILevel.SclkFrequency);</span>
<span class="lineNum">    3020 </span><span class="lineNoCov">          0 :         table-&gt;ACPILevel.CgSpllFuncCntl = cpu_to_be32(table-&gt;ACPILevel.CgSpllFuncCntl);</span>
<span class="lineNum">    3021 </span><span class="lineNoCov">          0 :         table-&gt;ACPILevel.CgSpllFuncCntl2 = cpu_to_be32(table-&gt;ACPILevel.CgSpllFuncCntl2);</span>
<span class="lineNum">    3022 </span><span class="lineNoCov">          0 :         table-&gt;ACPILevel.CgSpllFuncCntl3 = cpu_to_be32(table-&gt;ACPILevel.CgSpllFuncCntl3);</span>
<span class="lineNum">    3023 </span><span class="lineNoCov">          0 :         table-&gt;ACPILevel.CgSpllFuncCntl4 = cpu_to_be32(table-&gt;ACPILevel.CgSpllFuncCntl4);</span>
<span class="lineNum">    3024 </span><span class="lineNoCov">          0 :         table-&gt;ACPILevel.SpllSpreadSpectrum = cpu_to_be32(table-&gt;ACPILevel.SpllSpreadSpectrum);</span>
<span class="lineNum">    3025 </span><span class="lineNoCov">          0 :         table-&gt;ACPILevel.SpllSpreadSpectrum2 = cpu_to_be32(table-&gt;ACPILevel.SpllSpreadSpectrum2);</span>
<span class="lineNum">    3026 </span><span class="lineNoCov">          0 :         table-&gt;ACPILevel.CcPwrDynRm = cpu_to_be32(table-&gt;ACPILevel.CcPwrDynRm);</span>
<span class="lineNum">    3027 </span><span class="lineNoCov">          0 :         table-&gt;ACPILevel.CcPwrDynRm1 = cpu_to_be32(table-&gt;ACPILevel.CcPwrDynRm1);</span>
<span class="lineNum">    3028 </span>            : 
<span class="lineNum">    3029 </span><span class="lineNoCov">          0 :         table-&gt;MemoryACPILevel.MinVddc = table-&gt;ACPILevel.MinVddc;</span>
<span class="lineNum">    3030 </span><span class="lineNoCov">          0 :         table-&gt;MemoryACPILevel.MinVddcPhases = table-&gt;ACPILevel.MinVddcPhases;</span>
<span class="lineNum">    3031 </span>            : 
<span class="lineNum">    3032 </span><span class="lineNoCov">          0 :         if (pi-&gt;vddci_control != CISLANDS_VOLTAGE_CONTROL_NONE) {</span>
<span class="lineNum">    3033 </span><span class="lineNoCov">          0 :                 if (pi-&gt;acpi_vddci)</span>
<span class="lineNum">    3034 </span><span class="lineNoCov">          0 :                         table-&gt;MemoryACPILevel.MinVddci =</span>
<span class="lineNum">    3035 </span><span class="lineNoCov">          0 :                                 cpu_to_be32(pi-&gt;acpi_vddci * VOLTAGE_SCALE);</span>
<span class="lineNum">    3036 </span>            :                 else
<span class="lineNum">    3037 </span><span class="lineNoCov">          0 :                         table-&gt;MemoryACPILevel.MinVddci =</span>
<span class="lineNum">    3038 </span><span class="lineNoCov">          0 :                                 cpu_to_be32(pi-&gt;min_vddci_in_pp_table * VOLTAGE_SCALE);</span>
<span class="lineNum">    3039 </span>            :         }
<span class="lineNum">    3040 </span>            : 
<span class="lineNum">    3041 </span><span class="lineNoCov">          0 :         if (ci_populate_mvdd_value(rdev, 0, &amp;voltage_level))</span>
<span class="lineNum">    3042 </span><span class="lineNoCov">          0 :                 table-&gt;MemoryACPILevel.MinMvdd = 0;</span>
<span class="lineNum">    3043 </span>            :         else
<span class="lineNum">    3044 </span><span class="lineNoCov">          0 :                 table-&gt;MemoryACPILevel.MinMvdd =</span>
<span class="lineNum">    3045 </span><span class="lineNoCov">          0 :                         cpu_to_be32(voltage_level.Voltage * VOLTAGE_SCALE);</span>
<span class="lineNum">    3046 </span>            : 
<span class="lineNum">    3047 </span><span class="lineNoCov">          0 :         mclk_pwrmgt_cntl |= MRDCK0_RESET | MRDCK1_RESET;</span>
<span class="lineNum">    3048 </span><span class="lineNoCov">          0 :         mclk_pwrmgt_cntl &amp;= ~(MRDCK0_PDNB | MRDCK1_PDNB);</span>
<span class="lineNum">    3049 </span>            : 
<span class="lineNum">    3050 </span><span class="lineNoCov">          0 :         dll_cntl &amp;= ~(MRDCK0_BYPASS | MRDCK1_BYPASS);</span>
<span class="lineNum">    3051 </span>            : 
<span class="lineNum">    3052 </span><span class="lineNoCov">          0 :         table-&gt;MemoryACPILevel.DllCntl = cpu_to_be32(dll_cntl);</span>
<span class="lineNum">    3053 </span><span class="lineNoCov">          0 :         table-&gt;MemoryACPILevel.MclkPwrmgtCntl = cpu_to_be32(mclk_pwrmgt_cntl);</span>
<span class="lineNum">    3054 </span><span class="lineNoCov">          0 :         table-&gt;MemoryACPILevel.MpllAdFuncCntl =</span>
<span class="lineNum">    3055 </span><span class="lineNoCov">          0 :                 cpu_to_be32(pi-&gt;clock_registers.mpll_ad_func_cntl);</span>
<span class="lineNum">    3056 </span><span class="lineNoCov">          0 :         table-&gt;MemoryACPILevel.MpllDqFuncCntl =</span>
<span class="lineNum">    3057 </span><span class="lineNoCov">          0 :                 cpu_to_be32(pi-&gt;clock_registers.mpll_dq_func_cntl);</span>
<span class="lineNum">    3058 </span><span class="lineNoCov">          0 :         table-&gt;MemoryACPILevel.MpllFuncCntl =</span>
<span class="lineNum">    3059 </span><span class="lineNoCov">          0 :                 cpu_to_be32(pi-&gt;clock_registers.mpll_func_cntl);</span>
<span class="lineNum">    3060 </span><span class="lineNoCov">          0 :         table-&gt;MemoryACPILevel.MpllFuncCntl_1 =</span>
<span class="lineNum">    3061 </span><span class="lineNoCov">          0 :                 cpu_to_be32(pi-&gt;clock_registers.mpll_func_cntl_1);</span>
<span class="lineNum">    3062 </span><span class="lineNoCov">          0 :         table-&gt;MemoryACPILevel.MpllFuncCntl_2 =</span>
<span class="lineNum">    3063 </span><span class="lineNoCov">          0 :                 cpu_to_be32(pi-&gt;clock_registers.mpll_func_cntl_2);</span>
<span class="lineNum">    3064 </span><span class="lineNoCov">          0 :         table-&gt;MemoryACPILevel.MpllSs1 = cpu_to_be32(pi-&gt;clock_registers.mpll_ss1);</span>
<span class="lineNum">    3065 </span><span class="lineNoCov">          0 :         table-&gt;MemoryACPILevel.MpllSs2 = cpu_to_be32(pi-&gt;clock_registers.mpll_ss2);</span>
<span class="lineNum">    3066 </span>            : 
<span class="lineNum">    3067 </span><span class="lineNoCov">          0 :         table-&gt;MemoryACPILevel.EnabledForThrottle = 0;</span>
<span class="lineNum">    3068 </span><span class="lineNoCov">          0 :         table-&gt;MemoryACPILevel.EnabledForActivity = 0;</span>
<span class="lineNum">    3069 </span><span class="lineNoCov">          0 :         table-&gt;MemoryACPILevel.UpH = 0;</span>
<span class="lineNum">    3070 </span><span class="lineNoCov">          0 :         table-&gt;MemoryACPILevel.DownH = 100;</span>
<span class="lineNum">    3071 </span><span class="lineNoCov">          0 :         table-&gt;MemoryACPILevel.VoltageDownH = 0;</span>
<span class="lineNum">    3072 </span><span class="lineNoCov">          0 :         table-&gt;MemoryACPILevel.ActivityLevel =</span>
<span class="lineNum">    3073 </span><span class="lineNoCov">          0 :                 cpu_to_be16((u16)pi-&gt;mclk_activity_target);</span>
<span class="lineNum">    3074 </span>            : 
<span class="lineNum">    3075 </span><span class="lineNoCov">          0 :         table-&gt;MemoryACPILevel.StutterEnable = false;</span>
<span class="lineNum">    3076 </span><span class="lineNoCov">          0 :         table-&gt;MemoryACPILevel.StrobeEnable = false;</span>
<span class="lineNum">    3077 </span><span class="lineNoCov">          0 :         table-&gt;MemoryACPILevel.EdcReadEnable = false;</span>
<span class="lineNum">    3078 </span><span class="lineNoCov">          0 :         table-&gt;MemoryACPILevel.EdcWriteEnable = false;</span>
<span class="lineNum">    3079 </span><span class="lineNoCov">          0 :         table-&gt;MemoryACPILevel.RttEnable = false;</span>
<span class="lineNum">    3080 </span>            : 
<span class="lineNum">    3081 </span><span class="lineNoCov">          0 :         return 0;</span>
<span class="lineNum">    3082 </span><span class="lineNoCov">          0 : }</span>
<a name="3083"><span class="lineNum">    3083 </span>            : </a>
<span class="lineNum">    3084 </span>            : 
<span class="lineNum">    3085 </span><span class="lineNoCov">          0 : static int ci_enable_ulv(struct radeon_device *rdev, bool enable)</span>
<span class="lineNum">    3086 </span>            : {
<span class="lineNum">    3087 </span><span class="lineNoCov">          0 :         struct ci_power_info *pi = ci_get_pi(rdev);</span>
<span class="lineNum">    3088 </span><span class="lineNoCov">          0 :         struct ci_ulv_parm *ulv = &amp;pi-&gt;ulv;</span>
<span class="lineNum">    3089 </span>            : 
<span class="lineNum">    3090 </span><span class="lineNoCov">          0 :         if (ulv-&gt;supported) {</span>
<span class="lineNum">    3091 </span><span class="lineNoCov">          0 :                 if (enable)</span>
<span class="lineNum">    3092 </span><span class="lineNoCov">          0 :                         return (ci_send_msg_to_smc(rdev, PPSMC_MSG_EnableULV) == PPSMC_Result_OK) ?</span>
<span class="lineNum">    3093 </span>            :                                 0 : -EINVAL;
<span class="lineNum">    3094 </span>            :                 else
<span class="lineNum">    3095 </span><span class="lineNoCov">          0 :                         return (ci_send_msg_to_smc(rdev, PPSMC_MSG_DisableULV) == PPSMC_Result_OK) ?</span>
<span class="lineNum">    3096 </span>            :                                 0 : -EINVAL;
<span class="lineNum">    3097 </span>            :         }
<span class="lineNum">    3098 </span>            : 
<span class="lineNum">    3099 </span><span class="lineNoCov">          0 :         return 0;</span>
<a name="3100"><span class="lineNum">    3100 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    3101 </span>            : 
<span class="lineNum">    3102 </span><span class="lineNoCov">          0 : static int ci_populate_ulv_level(struct radeon_device *rdev,</span>
<span class="lineNum">    3103 </span>            :                                  SMU7_Discrete_Ulv *state)
<span class="lineNum">    3104 </span>            : {
<span class="lineNum">    3105 </span><span class="lineNoCov">          0 :         struct ci_power_info *pi = ci_get_pi(rdev);</span>
<span class="lineNum">    3106 </span><span class="lineNoCov">          0 :         u16 ulv_voltage = rdev-&gt;pm.dpm.backbias_response_time;</span>
<span class="lineNum">    3107 </span>            : 
<span class="lineNum">    3108 </span><span class="lineNoCov">          0 :         state-&gt;CcPwrDynRm = 0;</span>
<span class="lineNum">    3109 </span><span class="lineNoCov">          0 :         state-&gt;CcPwrDynRm1 = 0;</span>
<span class="lineNum">    3110 </span>            : 
<span class="lineNum">    3111 </span><span class="lineNoCov">          0 :         if (ulv_voltage == 0) {</span>
<span class="lineNum">    3112 </span><span class="lineNoCov">          0 :                 pi-&gt;ulv.supported = false;</span>
<span class="lineNum">    3113 </span><span class="lineNoCov">          0 :                 return 0;</span>
<span class="lineNum">    3114 </span>            :         }
<span class="lineNum">    3115 </span>            : 
<span class="lineNum">    3116 </span><span class="lineNoCov">          0 :         if (pi-&gt;voltage_control != CISLANDS_VOLTAGE_CONTROL_BY_SVID2) {</span>
<span class="lineNum">    3117 </span><span class="lineNoCov">          0 :                 if (ulv_voltage &gt; rdev-&gt;pm.dpm.dyn_state.vddc_dependency_on_sclk.entries[0].v)</span>
<span class="lineNum">    3118 </span><span class="lineNoCov">          0 :                         state-&gt;VddcOffset = 0;</span>
<span class="lineNum">    3119 </span>            :                 else
<span class="lineNum">    3120 </span><span class="lineNoCov">          0 :                         state-&gt;VddcOffset =</span>
<span class="lineNum">    3121 </span><span class="lineNoCov">          0 :                                 rdev-&gt;pm.dpm.dyn_state.vddc_dependency_on_sclk.entries[0].v - ulv_voltage;</span>
<span class="lineNum">    3122 </span>            :         } else {
<span class="lineNum">    3123 </span><span class="lineNoCov">          0 :                 if (ulv_voltage &gt; rdev-&gt;pm.dpm.dyn_state.vddc_dependency_on_sclk.entries[0].v)</span>
<span class="lineNum">    3124 </span><span class="lineNoCov">          0 :                         state-&gt;VddcOffsetVid = 0;</span>
<span class="lineNum">    3125 </span>            :                 else
<span class="lineNum">    3126 </span><span class="lineNoCov">          0 :                         state-&gt;VddcOffsetVid = (u8)</span>
<span class="lineNum">    3127 </span><span class="lineNoCov">          0 :                                 ((rdev-&gt;pm.dpm.dyn_state.vddc_dependency_on_sclk.entries[0].v - ulv_voltage) *</span>
<span class="lineNum">    3128 </span><span class="lineNoCov">          0 :                                  VOLTAGE_VID_OFFSET_SCALE2 / VOLTAGE_VID_OFFSET_SCALE1);</span>
<span class="lineNum">    3129 </span>            :         }
<span class="lineNum">    3130 </span><span class="lineNoCov">          0 :         state-&gt;VddcPhase = pi-&gt;vddc_phase_shed_control ? 0 : 1;</span>
<span class="lineNum">    3131 </span>            : 
<span class="lineNum">    3132 </span><span class="lineNoCov">          0 :         state-&gt;CcPwrDynRm = cpu_to_be32(state-&gt;CcPwrDynRm);</span>
<span class="lineNum">    3133 </span><span class="lineNoCov">          0 :         state-&gt;CcPwrDynRm1 = cpu_to_be32(state-&gt;CcPwrDynRm1);</span>
<span class="lineNum">    3134 </span><span class="lineNoCov">          0 :         state-&gt;VddcOffset = cpu_to_be16(state-&gt;VddcOffset);</span>
<span class="lineNum">    3135 </span>            : 
<span class="lineNum">    3136 </span><span class="lineNoCov">          0 :         return 0;</span>
<a name="3137"><span class="lineNum">    3137 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    3138 </span>            : 
<span class="lineNum">    3139 </span><span class="lineNoCov">          0 : static int ci_calculate_sclk_params(struct radeon_device *rdev,</span>
<span class="lineNum">    3140 </span>            :                                     u32 engine_clock,
<span class="lineNum">    3141 </span>            :                                     SMU7_Discrete_GraphicsLevel *sclk)
<span class="lineNum">    3142 </span>            : {
<span class="lineNum">    3143 </span><span class="lineNoCov">          0 :         struct ci_power_info *pi = ci_get_pi(rdev);</span>
<span class="lineNum">    3144 </span><span class="lineNoCov">          0 :         struct atom_clock_dividers dividers;</span>
<span class="lineNum">    3145 </span><span class="lineNoCov">          0 :         u32 spll_func_cntl_3 = pi-&gt;clock_registers.cg_spll_func_cntl_3;</span>
<span class="lineNum">    3146 </span><span class="lineNoCov">          0 :         u32 spll_func_cntl_4 = pi-&gt;clock_registers.cg_spll_func_cntl_4;</span>
<span class="lineNum">    3147 </span><span class="lineNoCov">          0 :         u32 cg_spll_spread_spectrum = pi-&gt;clock_registers.cg_spll_spread_spectrum;</span>
<span class="lineNum">    3148 </span><span class="lineNoCov">          0 :         u32 cg_spll_spread_spectrum_2 = pi-&gt;clock_registers.cg_spll_spread_spectrum_2;</span>
<span class="lineNum">    3149 </span><span class="lineNoCov">          0 :         u32 reference_clock = rdev-&gt;clock.spll.reference_freq;</span>
<span class="lineNum">    3150 </span>            :         u32 reference_divider;
<span class="lineNum">    3151 </span>            :         u32 fbdiv;
<span class="lineNum">    3152 </span>            :         int ret;
<span class="lineNum">    3153 </span>            : 
<span class="lineNum">    3154 </span><span class="lineNoCov">          0 :         ret = radeon_atom_get_clock_dividers(rdev,</span>
<span class="lineNum">    3155 </span>            :                                              COMPUTE_GPUCLK_INPUT_FLAG_SCLK,
<span class="lineNum">    3156 </span>            :                                              engine_clock, false, &amp;dividers);
<span class="lineNum">    3157 </span><span class="lineNoCov">          0 :         if (ret)</span>
<span class="lineNum">    3158 </span><span class="lineNoCov">          0 :                 return ret;</span>
<span class="lineNum">    3159 </span>            : 
<span class="lineNum">    3160 </span><span class="lineNoCov">          0 :         reference_divider = 1 + dividers.ref_div;</span>
<span class="lineNum">    3161 </span><span class="lineNoCov">          0 :         fbdiv = dividers.fb_div &amp; 0x3FFFFFF;</span>
<span class="lineNum">    3162 </span>            : 
<span class="lineNum">    3163 </span><span class="lineNoCov">          0 :         spll_func_cntl_3 &amp;= ~SPLL_FB_DIV_MASK;</span>
<span class="lineNum">    3164 </span><span class="lineNoCov">          0 :         spll_func_cntl_3 |= SPLL_FB_DIV(fbdiv);</span>
<span class="lineNum">    3165 </span><span class="lineNoCov">          0 :         spll_func_cntl_3 |= SPLL_DITHEN;</span>
<span class="lineNum">    3166 </span>            : 
<span class="lineNum">    3167 </span><span class="lineNoCov">          0 :         if (pi-&gt;caps_sclk_ss_support) {</span>
<span class="lineNum">    3168 </span><span class="lineNoCov">          0 :                 struct radeon_atom_ss ss;</span>
<span class="lineNum">    3169 </span><span class="lineNoCov">          0 :                 u32 vco_freq = engine_clock * dividers.post_div;</span>
<span class="lineNum">    3170 </span>            : 
<span class="lineNum">    3171 </span><span class="lineNoCov">          0 :                 if (radeon_atombios_get_asic_ss_info(rdev, &amp;ss,</span>
<span class="lineNum">    3172 </span>            :                                                      ASIC_INTERNAL_ENGINE_SS, vco_freq)) {
<span class="lineNum">    3173 </span><span class="lineNoCov">          0 :                         u32 clk_s = reference_clock * 5 / (reference_divider * ss.rate);</span>
<span class="lineNum">    3174 </span><span class="lineNoCov">          0 :                         u32 clk_v = 4 * ss.percentage * fbdiv / (clk_s * 10000);</span>
<span class="lineNum">    3175 </span>            : 
<span class="lineNum">    3176 </span><span class="lineNoCov">          0 :                         cg_spll_spread_spectrum &amp;= ~CLK_S_MASK;</span>
<span class="lineNum">    3177 </span><span class="lineNoCov">          0 :                         cg_spll_spread_spectrum |= CLK_S(clk_s);</span>
<span class="lineNum">    3178 </span><span class="lineNoCov">          0 :                         cg_spll_spread_spectrum |= SSEN;</span>
<span class="lineNum">    3179 </span>            : 
<span class="lineNum">    3180 </span><span class="lineNoCov">          0 :                         cg_spll_spread_spectrum_2 &amp;= ~CLK_V_MASK;</span>
<span class="lineNum">    3181 </span><span class="lineNoCov">          0 :                         cg_spll_spread_spectrum_2 |= CLK_V(clk_v);</span>
<span class="lineNum">    3182 </span><span class="lineNoCov">          0 :                 }</span>
<span class="lineNum">    3183 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">    3184 </span>            : 
<span class="lineNum">    3185 </span><span class="lineNoCov">          0 :         sclk-&gt;SclkFrequency = engine_clock;</span>
<span class="lineNum">    3186 </span><span class="lineNoCov">          0 :         sclk-&gt;CgSpllFuncCntl3 = spll_func_cntl_3;</span>
<span class="lineNum">    3187 </span><span class="lineNoCov">          0 :         sclk-&gt;CgSpllFuncCntl4 = spll_func_cntl_4;</span>
<span class="lineNum">    3188 </span><span class="lineNoCov">          0 :         sclk-&gt;SpllSpreadSpectrum = cg_spll_spread_spectrum;</span>
<span class="lineNum">    3189 </span><span class="lineNoCov">          0 :         sclk-&gt;SpllSpreadSpectrum2  = cg_spll_spread_spectrum_2;</span>
<span class="lineNum">    3190 </span><span class="lineNoCov">          0 :         sclk-&gt;SclkDid = (u8)dividers.post_divider;</span>
<span class="lineNum">    3191 </span>            : 
<span class="lineNum">    3192 </span><span class="lineNoCov">          0 :         return 0;</span>
<a name="3193"><span class="lineNum">    3193 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    3194 </span>            : 
<span class="lineNum">    3195 </span><span class="lineNoCov">          0 : static int ci_populate_single_graphic_level(struct radeon_device *rdev,</span>
<span class="lineNum">    3196 </span>            :                                             u32 engine_clock,
<span class="lineNum">    3197 </span>            :                                             u16 sclk_activity_level_t,
<span class="lineNum">    3198 </span>            :                                             SMU7_Discrete_GraphicsLevel *graphic_level)
<span class="lineNum">    3199 </span>            : {
<span class="lineNum">    3200 </span><span class="lineNoCov">          0 :         struct ci_power_info *pi = ci_get_pi(rdev);</span>
<span class="lineNum">    3201 </span>            :         int ret;
<span class="lineNum">    3202 </span>            : 
<span class="lineNum">    3203 </span><span class="lineNoCov">          0 :         ret = ci_calculate_sclk_params(rdev, engine_clock, graphic_level);</span>
<span class="lineNum">    3204 </span><span class="lineNoCov">          0 :         if (ret)</span>
<span class="lineNum">    3205 </span><span class="lineNoCov">          0 :                 return ret;</span>
<span class="lineNum">    3206 </span>            : 
<span class="lineNum">    3207 </span><span class="lineNoCov">          0 :         ret = ci_get_dependency_volt_by_clk(rdev,</span>
<span class="lineNum">    3208 </span><span class="lineNoCov">          0 :                                             &amp;rdev-&gt;pm.dpm.dyn_state.vddc_dependency_on_sclk,</span>
<span class="lineNum">    3209 </span><span class="lineNoCov">          0 :                                             engine_clock, &amp;graphic_level-&gt;MinVddc);</span>
<span class="lineNum">    3210 </span><span class="lineNoCov">          0 :         if (ret)</span>
<span class="lineNum">    3211 </span><span class="lineNoCov">          0 :                 return ret;</span>
<span class="lineNum">    3212 </span>            : 
<span class="lineNum">    3213 </span><span class="lineNoCov">          0 :         graphic_level-&gt;SclkFrequency = engine_clock;</span>
<span class="lineNum">    3214 </span>            : 
<span class="lineNum">    3215 </span><span class="lineNoCov">          0 :         graphic_level-&gt;Flags =  0;</span>
<span class="lineNum">    3216 </span><span class="lineNoCov">          0 :         graphic_level-&gt;MinVddcPhases = 1;</span>
<span class="lineNum">    3217 </span>            : 
<span class="lineNum">    3218 </span><span class="lineNoCov">          0 :         if (pi-&gt;vddc_phase_shed_control)</span>
<span class="lineNum">    3219 </span><span class="lineNoCov">          0 :                 ci_populate_phase_value_based_on_sclk(rdev,</span>
<span class="lineNum">    3220 </span><span class="lineNoCov">          0 :                                                       &amp;rdev-&gt;pm.dpm.dyn_state.phase_shedding_limits_table,</span>
<span class="lineNum">    3221 </span>            :                                                       engine_clock,
<span class="lineNum">    3222 </span>            :                                                       &amp;graphic_level-&gt;MinVddcPhases);
<span class="lineNum">    3223 </span>            : 
<span class="lineNum">    3224 </span><span class="lineNoCov">          0 :         graphic_level-&gt;ActivityLevel = sclk_activity_level_t;</span>
<span class="lineNum">    3225 </span>            : 
<span class="lineNum">    3226 </span><span class="lineNoCov">          0 :         graphic_level-&gt;CcPwrDynRm = 0;</span>
<span class="lineNum">    3227 </span><span class="lineNoCov">          0 :         graphic_level-&gt;CcPwrDynRm1 = 0;</span>
<span class="lineNum">    3228 </span><span class="lineNoCov">          0 :         graphic_level-&gt;EnabledForThrottle = 1;</span>
<span class="lineNum">    3229 </span><span class="lineNoCov">          0 :         graphic_level-&gt;UpH = 0;</span>
<span class="lineNum">    3230 </span><span class="lineNoCov">          0 :         graphic_level-&gt;DownH = 0;</span>
<span class="lineNum">    3231 </span><span class="lineNoCov">          0 :         graphic_level-&gt;VoltageDownH = 0;</span>
<span class="lineNum">    3232 </span><span class="lineNoCov">          0 :         graphic_level-&gt;PowerThrottle = 0;</span>
<span class="lineNum">    3233 </span>            : 
<span class="lineNum">    3234 </span><span class="lineNoCov">          0 :         if (pi-&gt;caps_sclk_ds)</span>
<span class="lineNum">    3235 </span><span class="lineNoCov">          0 :                 graphic_level-&gt;DeepSleepDivId = ci_get_sleep_divider_id_from_clock(rdev,</span>
<span class="lineNum">    3236 </span>            :                                                                                    engine_clock,
<span class="lineNum">    3237 </span>            :                                                                                    CISLAND_MINIMUM_ENGINE_CLOCK);
<span class="lineNum">    3238 </span>            : 
<span class="lineNum">    3239 </span><span class="lineNoCov">          0 :         graphic_level-&gt;DisplayWatermark = PPSMC_DISPLAY_WATERMARK_LOW;</span>
<span class="lineNum">    3240 </span>            : 
<span class="lineNum">    3241 </span><span class="lineNoCov">          0 :         graphic_level-&gt;Flags = cpu_to_be32(graphic_level-&gt;Flags);</span>
<span class="lineNum">    3242 </span><span class="lineNoCov">          0 :         graphic_level-&gt;MinVddc = cpu_to_be32(graphic_level-&gt;MinVddc * VOLTAGE_SCALE);</span>
<span class="lineNum">    3243 </span><span class="lineNoCov">          0 :         graphic_level-&gt;MinVddcPhases = cpu_to_be32(graphic_level-&gt;MinVddcPhases);</span>
<span class="lineNum">    3244 </span><span class="lineNoCov">          0 :         graphic_level-&gt;SclkFrequency = cpu_to_be32(graphic_level-&gt;SclkFrequency);</span>
<span class="lineNum">    3245 </span><span class="lineNoCov">          0 :         graphic_level-&gt;ActivityLevel = cpu_to_be16(graphic_level-&gt;ActivityLevel);</span>
<span class="lineNum">    3246 </span><span class="lineNoCov">          0 :         graphic_level-&gt;CgSpllFuncCntl3 = cpu_to_be32(graphic_level-&gt;CgSpllFuncCntl3);</span>
<span class="lineNum">    3247 </span><span class="lineNoCov">          0 :         graphic_level-&gt;CgSpllFuncCntl4 = cpu_to_be32(graphic_level-&gt;CgSpllFuncCntl4);</span>
<span class="lineNum">    3248 </span><span class="lineNoCov">          0 :         graphic_level-&gt;SpllSpreadSpectrum = cpu_to_be32(graphic_level-&gt;SpllSpreadSpectrum);</span>
<span class="lineNum">    3249 </span><span class="lineNoCov">          0 :         graphic_level-&gt;SpllSpreadSpectrum2 = cpu_to_be32(graphic_level-&gt;SpllSpreadSpectrum2);</span>
<span class="lineNum">    3250 </span><span class="lineNoCov">          0 :         graphic_level-&gt;CcPwrDynRm = cpu_to_be32(graphic_level-&gt;CcPwrDynRm);</span>
<span class="lineNum">    3251 </span><span class="lineNoCov">          0 :         graphic_level-&gt;CcPwrDynRm1 = cpu_to_be32(graphic_level-&gt;CcPwrDynRm1);</span>
<span class="lineNum">    3252 </span>            : 
<span class="lineNum">    3253 </span><span class="lineNoCov">          0 :         return 0;</span>
<a name="3254"><span class="lineNum">    3254 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    3255 </span>            : 
<span class="lineNum">    3256 </span><span class="lineNoCov">          0 : static int ci_populate_all_graphic_levels(struct radeon_device *rdev)</span>
<span class="lineNum">    3257 </span>            : {
<span class="lineNum">    3258 </span><span class="lineNoCov">          0 :         struct ci_power_info *pi = ci_get_pi(rdev);</span>
<span class="lineNum">    3259 </span><span class="lineNoCov">          0 :         struct ci_dpm_table *dpm_table = &amp;pi-&gt;dpm_table;</span>
<span class="lineNum">    3260 </span><span class="lineNoCov">          0 :         u32 level_array_address = pi-&gt;dpm_table_start +</span>
<span class="lineNum">    3261 </span>            :                 offsetof(SMU7_Discrete_DpmTable, GraphicsLevel);
<span class="lineNum">    3262 </span>            :         u32 level_array_size = sizeof(SMU7_Discrete_GraphicsLevel) *
<span class="lineNum">    3263 </span>            :                 SMU7_MAX_LEVELS_GRAPHICS;
<span class="lineNum">    3264 </span><span class="lineNoCov">          0 :         SMU7_Discrete_GraphicsLevel *levels = pi-&gt;smc_state_table.GraphicsLevel;</span>
<span class="lineNum">    3265 </span>            :         u32 i, ret;
<span class="lineNum">    3266 </span>            : 
<span class="lineNum">    3267 </span><span class="lineNoCov">          0 :         memset(levels, 0, level_array_size);</span>
<span class="lineNum">    3268 </span>            : 
<span class="lineNum">    3269 </span><span class="lineNoCov">          0 :         for (i = 0; i &lt; dpm_table-&gt;sclk_table.count; i++) {</span>
<span class="lineNum">    3270 </span><span class="lineNoCov">          0 :                 ret = ci_populate_single_graphic_level(rdev,</span>
<span class="lineNum">    3271 </span><span class="lineNoCov">          0 :                                                        dpm_table-&gt;sclk_table.dpm_levels[i].value,</span>
<span class="lineNum">    3272 </span><span class="lineNoCov">          0 :                                                        (u16)pi-&gt;activity_target[i],</span>
<span class="lineNum">    3273 </span><span class="lineNoCov">          0 :                                                        &amp;pi-&gt;smc_state_table.GraphicsLevel[i]);</span>
<span class="lineNum">    3274 </span><span class="lineNoCov">          0 :                 if (ret)</span>
<span class="lineNum">    3275 </span><span class="lineNoCov">          0 :                         return ret;</span>
<span class="lineNum">    3276 </span><span class="lineNoCov">          0 :                 if (i &gt; 1)</span>
<span class="lineNum">    3277 </span><span class="lineNoCov">          0 :                         pi-&gt;smc_state_table.GraphicsLevel[i].DeepSleepDivId = 0;</span>
<span class="lineNum">    3278 </span><span class="lineNoCov">          0 :                 if (i == (dpm_table-&gt;sclk_table.count - 1))</span>
<span class="lineNum">    3279 </span><span class="lineNoCov">          0 :                         pi-&gt;smc_state_table.GraphicsLevel[i].DisplayWatermark =</span>
<span class="lineNum">    3280 </span>            :                                 PPSMC_DISPLAY_WATERMARK_HIGH;
<span class="lineNum">    3281 </span>            :         }
<span class="lineNum">    3282 </span><span class="lineNoCov">          0 :         pi-&gt;smc_state_table.GraphicsLevel[0].EnabledForActivity = 1;</span>
<span class="lineNum">    3283 </span>            : 
<span class="lineNum">    3284 </span><span class="lineNoCov">          0 :         pi-&gt;smc_state_table.GraphicsDpmLevelCount = (u8)dpm_table-&gt;sclk_table.count;</span>
<span class="lineNum">    3285 </span><span class="lineNoCov">          0 :         pi-&gt;dpm_level_enable_mask.sclk_dpm_enable_mask =</span>
<span class="lineNum">    3286 </span><span class="lineNoCov">          0 :                 ci_get_dpm_level_enable_mask_value(&amp;dpm_table-&gt;sclk_table);</span>
<span class="lineNum">    3287 </span>            : 
<span class="lineNum">    3288 </span><span class="lineNoCov">          0 :         ret = ci_copy_bytes_to_smc(rdev, level_array_address,</span>
<span class="lineNum">    3289 </span>            :                                    (u8 *)levels, level_array_size,
<span class="lineNum">    3290 </span><span class="lineNoCov">          0 :                                    pi-&gt;sram_end);</span>
<span class="lineNum">    3291 </span><span class="lineNoCov">          0 :         if (ret)</span>
<span class="lineNum">    3292 </span><span class="lineNoCov">          0 :                 return ret;</span>
<span class="lineNum">    3293 </span>            : 
<span class="lineNum">    3294 </span><span class="lineNoCov">          0 :         return 0;</span>
<a name="3295"><span class="lineNum">    3295 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    3296 </span>            : 
<span class="lineNum">    3297 </span><span class="lineNoCov">          0 : static int ci_populate_ulv_state(struct radeon_device *rdev,</span>
<span class="lineNum">    3298 </span>            :                                  SMU7_Discrete_Ulv *ulv_level)
<span class="lineNum">    3299 </span>            : {
<span class="lineNum">    3300 </span><span class="lineNoCov">          0 :         return ci_populate_ulv_level(rdev, ulv_level);</span>
<a name="3301"><span class="lineNum">    3301 </span>            : }</a>
<span class="lineNum">    3302 </span>            : 
<span class="lineNum">    3303 </span><span class="lineNoCov">          0 : static int ci_populate_all_memory_levels(struct radeon_device *rdev)</span>
<span class="lineNum">    3304 </span>            : {
<span class="lineNum">    3305 </span><span class="lineNoCov">          0 :         struct ci_power_info *pi = ci_get_pi(rdev);</span>
<span class="lineNum">    3306 </span><span class="lineNoCov">          0 :         struct ci_dpm_table *dpm_table = &amp;pi-&gt;dpm_table;</span>
<span class="lineNum">    3307 </span><span class="lineNoCov">          0 :         u32 level_array_address = pi-&gt;dpm_table_start +</span>
<span class="lineNum">    3308 </span>            :                 offsetof(SMU7_Discrete_DpmTable, MemoryLevel);
<span class="lineNum">    3309 </span>            :         u32 level_array_size = sizeof(SMU7_Discrete_MemoryLevel) *
<span class="lineNum">    3310 </span>            :                 SMU7_MAX_LEVELS_MEMORY;
<span class="lineNum">    3311 </span><span class="lineNoCov">          0 :         SMU7_Discrete_MemoryLevel *levels = pi-&gt;smc_state_table.MemoryLevel;</span>
<span class="lineNum">    3312 </span>            :         u32 i, ret;
<span class="lineNum">    3313 </span>            : 
<span class="lineNum">    3314 </span><span class="lineNoCov">          0 :         memset(levels, 0, level_array_size);</span>
<span class="lineNum">    3315 </span>            : 
<span class="lineNum">    3316 </span><span class="lineNoCov">          0 :         for (i = 0; i &lt; dpm_table-&gt;mclk_table.count; i++) {</span>
<span class="lineNum">    3317 </span><span class="lineNoCov">          0 :                 if (dpm_table-&gt;mclk_table.dpm_levels[i].value == 0)</span>
<span class="lineNum">    3318 </span><span class="lineNoCov">          0 :                         return -EINVAL;</span>
<span class="lineNum">    3319 </span><span class="lineNoCov">          0 :                 ret = ci_populate_single_memory_level(rdev,</span>
<span class="lineNum">    3320 </span>            :                                                       dpm_table-&gt;mclk_table.dpm_levels[i].value,
<span class="lineNum">    3321 </span><span class="lineNoCov">          0 :                                                       &amp;pi-&gt;smc_state_table.MemoryLevel[i]);</span>
<span class="lineNum">    3322 </span><span class="lineNoCov">          0 :                 if (ret)</span>
<span class="lineNum">    3323 </span><span class="lineNoCov">          0 :                         return ret;</span>
<span class="lineNum">    3324 </span>            :         }
<span class="lineNum">    3325 </span>            : 
<span class="lineNum">    3326 </span><span class="lineNoCov">          0 :         pi-&gt;smc_state_table.MemoryLevel[0].EnabledForActivity = 1;</span>
<span class="lineNum">    3327 </span>            : 
<span class="lineNum">    3328 </span><span class="lineNoCov">          0 :         if ((dpm_table-&gt;mclk_table.count &gt;= 2) &amp;&amp;</span>
<span class="lineNum">    3329 </span><span class="lineNoCov">          0 :             ((rdev-&gt;pdev-&gt;device == 0x67B0) || (rdev-&gt;pdev-&gt;device == 0x67B1))) {</span>
<span class="lineNum">    3330 </span><span class="lineNoCov">          0 :                 pi-&gt;smc_state_table.MemoryLevel[1].MinVddc =</span>
<span class="lineNum">    3331 </span><span class="lineNoCov">          0 :                         pi-&gt;smc_state_table.MemoryLevel[0].MinVddc;</span>
<span class="lineNum">    3332 </span><span class="lineNoCov">          0 :                 pi-&gt;smc_state_table.MemoryLevel[1].MinVddcPhases =</span>
<span class="lineNum">    3333 </span><span class="lineNoCov">          0 :                         pi-&gt;smc_state_table.MemoryLevel[0].MinVddcPhases;</span>
<span class="lineNum">    3334 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">    3335 </span>            : 
<span class="lineNum">    3336 </span><span class="lineNoCov">          0 :         pi-&gt;smc_state_table.MemoryLevel[0].ActivityLevel = cpu_to_be16(0x1F);</span>
<span class="lineNum">    3337 </span>            : 
<span class="lineNum">    3338 </span><span class="lineNoCov">          0 :         pi-&gt;smc_state_table.MemoryDpmLevelCount = (u8)dpm_table-&gt;mclk_table.count;</span>
<span class="lineNum">    3339 </span><span class="lineNoCov">          0 :         pi-&gt;dpm_level_enable_mask.mclk_dpm_enable_mask =</span>
<span class="lineNum">    3340 </span><span class="lineNoCov">          0 :                 ci_get_dpm_level_enable_mask_value(&amp;dpm_table-&gt;mclk_table);</span>
<span class="lineNum">    3341 </span>            : 
<span class="lineNum">    3342 </span><span class="lineNoCov">          0 :         pi-&gt;smc_state_table.MemoryLevel[dpm_table-&gt;mclk_table.count - 1].DisplayWatermark =</span>
<span class="lineNum">    3343 </span>            :                 PPSMC_DISPLAY_WATERMARK_HIGH;
<span class="lineNum">    3344 </span>            : 
<span class="lineNum">    3345 </span><span class="lineNoCov">          0 :         ret = ci_copy_bytes_to_smc(rdev, level_array_address,</span>
<span class="lineNum">    3346 </span>            :                                    (u8 *)levels, level_array_size,
<span class="lineNum">    3347 </span><span class="lineNoCov">          0 :                                    pi-&gt;sram_end);</span>
<span class="lineNum">    3348 </span><span class="lineNoCov">          0 :         if (ret)</span>
<span class="lineNum">    3349 </span><span class="lineNoCov">          0 :                 return ret;</span>
<span class="lineNum">    3350 </span>            : 
<span class="lineNum">    3351 </span><span class="lineNoCov">          0 :         return 0;</span>
<a name="3352"><span class="lineNum">    3352 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    3353 </span>            : 
<span class="lineNum">    3354 </span><span class="lineNoCov">          0 : static void ci_reset_single_dpm_table(struct radeon_device *rdev,</span>
<span class="lineNum">    3355 </span>            :                                       struct ci_single_dpm_table* dpm_table,
<span class="lineNum">    3356 </span>            :                                       u32 count)
<span class="lineNum">    3357 </span>            : {
<span class="lineNum">    3358 </span>            :         u32 i;
<span class="lineNum">    3359 </span>            : 
<span class="lineNum">    3360 </span><span class="lineNoCov">          0 :         dpm_table-&gt;count = count;</span>
<span class="lineNum">    3361 </span><span class="lineNoCov">          0 :         for (i = 0; i &lt; MAX_REGULAR_DPM_NUMBER; i++)</span>
<span class="lineNum">    3362 </span><span class="lineNoCov">          0 :                 dpm_table-&gt;dpm_levels[i].enabled = false;</span>
<a name="3363"><span class="lineNum">    3363 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    3364 </span>            : 
<span class="lineNum">    3365 </span><span class="lineNoCov">          0 : static void ci_setup_pcie_table_entry(struct ci_single_dpm_table* dpm_table,</span>
<span class="lineNum">    3366 </span>            :                                       u32 index, u32 pcie_gen, u32 pcie_lanes)
<span class="lineNum">    3367 </span>            : {
<span class="lineNum">    3368 </span><span class="lineNoCov">          0 :         dpm_table-&gt;dpm_levels[index].value = pcie_gen;</span>
<span class="lineNum">    3369 </span><span class="lineNoCov">          0 :         dpm_table-&gt;dpm_levels[index].param1 = pcie_lanes;</span>
<span class="lineNum">    3370 </span><span class="lineNoCov">          0 :         dpm_table-&gt;dpm_levels[index].enabled = true;</span>
<a name="3371"><span class="lineNum">    3371 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    3372 </span>            : 
<span class="lineNum">    3373 </span><span class="lineNoCov">          0 : static int ci_setup_default_pcie_tables(struct radeon_device *rdev)</span>
<span class="lineNum">    3374 </span>            : {
<span class="lineNum">    3375 </span><span class="lineNoCov">          0 :         struct ci_power_info *pi = ci_get_pi(rdev);</span>
<span class="lineNum">    3376 </span>            : 
<span class="lineNum">    3377 </span><span class="lineNoCov">          0 :         if (!pi-&gt;use_pcie_performance_levels &amp;&amp; !pi-&gt;use_pcie_powersaving_levels)</span>
<span class="lineNum">    3378 </span><span class="lineNoCov">          0 :                 return -EINVAL;</span>
<span class="lineNum">    3379 </span>            : 
<span class="lineNum">    3380 </span><span class="lineNoCov">          0 :         if (pi-&gt;use_pcie_performance_levels &amp;&amp; !pi-&gt;use_pcie_powersaving_levels) {</span>
<span class="lineNum">    3381 </span><span class="lineNoCov">          0 :                 pi-&gt;pcie_gen_powersaving = pi-&gt;pcie_gen_performance;</span>
<span class="lineNum">    3382 </span><span class="lineNoCov">          0 :                 pi-&gt;pcie_lane_powersaving = pi-&gt;pcie_lane_performance;</span>
<span class="lineNum">    3383 </span><span class="lineNoCov">          0 :         } else if (!pi-&gt;use_pcie_performance_levels &amp;&amp; pi-&gt;use_pcie_powersaving_levels) {</span>
<span class="lineNum">    3384 </span><span class="lineNoCov">          0 :                 pi-&gt;pcie_gen_performance = pi-&gt;pcie_gen_powersaving;</span>
<span class="lineNum">    3385 </span><span class="lineNoCov">          0 :                 pi-&gt;pcie_lane_performance = pi-&gt;pcie_lane_powersaving;</span>
<span class="lineNum">    3386 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">    3387 </span>            : 
<span class="lineNum">    3388 </span><span class="lineNoCov">          0 :         ci_reset_single_dpm_table(rdev,</span>
<span class="lineNum">    3389 </span><span class="lineNoCov">          0 :                                   &amp;pi-&gt;dpm_table.pcie_speed_table,</span>
<span class="lineNum">    3390 </span>            :                                   SMU7_MAX_LEVELS_LINK);
<span class="lineNum">    3391 </span>            : 
<span class="lineNum">    3392 </span><span class="lineNoCov">          0 :         if (rdev-&gt;family == CHIP_BONAIRE)</span>
<span class="lineNum">    3393 </span><span class="lineNoCov">          0 :                 ci_setup_pcie_table_entry(&amp;pi-&gt;dpm_table.pcie_speed_table, 0,</span>
<span class="lineNum">    3394 </span>            :                                           pi-&gt;pcie_gen_powersaving.min,
<span class="lineNum">    3395 </span><span class="lineNoCov">          0 :                                           pi-&gt;pcie_lane_powersaving.max);</span>
<span class="lineNum">    3396 </span>            :         else
<span class="lineNum">    3397 </span><span class="lineNoCov">          0 :                 ci_setup_pcie_table_entry(&amp;pi-&gt;dpm_table.pcie_speed_table, 0,</span>
<span class="lineNum">    3398 </span>            :                                           pi-&gt;pcie_gen_powersaving.min,
<span class="lineNum">    3399 </span><span class="lineNoCov">          0 :                                           pi-&gt;pcie_lane_powersaving.min);</span>
<span class="lineNum">    3400 </span><span class="lineNoCov">          0 :         ci_setup_pcie_table_entry(&amp;pi-&gt;dpm_table.pcie_speed_table, 1,</span>
<span class="lineNum">    3401 </span><span class="lineNoCov">          0 :                                   pi-&gt;pcie_gen_performance.min,</span>
<span class="lineNum">    3402 </span><span class="lineNoCov">          0 :                                   pi-&gt;pcie_lane_performance.min);</span>
<span class="lineNum">    3403 </span><span class="lineNoCov">          0 :         ci_setup_pcie_table_entry(&amp;pi-&gt;dpm_table.pcie_speed_table, 2,</span>
<span class="lineNum">    3404 </span><span class="lineNoCov">          0 :                                   pi-&gt;pcie_gen_powersaving.min,</span>
<span class="lineNum">    3405 </span><span class="lineNoCov">          0 :                                   pi-&gt;pcie_lane_powersaving.max);</span>
<span class="lineNum">    3406 </span><span class="lineNoCov">          0 :         ci_setup_pcie_table_entry(&amp;pi-&gt;dpm_table.pcie_speed_table, 3,</span>
<span class="lineNum">    3407 </span><span class="lineNoCov">          0 :                                   pi-&gt;pcie_gen_performance.min,</span>
<span class="lineNum">    3408 </span><span class="lineNoCov">          0 :                                   pi-&gt;pcie_lane_performance.max);</span>
<span class="lineNum">    3409 </span><span class="lineNoCov">          0 :         ci_setup_pcie_table_entry(&amp;pi-&gt;dpm_table.pcie_speed_table, 4,</span>
<span class="lineNum">    3410 </span><span class="lineNoCov">          0 :                                   pi-&gt;pcie_gen_powersaving.max,</span>
<span class="lineNum">    3411 </span><span class="lineNoCov">          0 :                                   pi-&gt;pcie_lane_powersaving.max);</span>
<span class="lineNum">    3412 </span><span class="lineNoCov">          0 :         ci_setup_pcie_table_entry(&amp;pi-&gt;dpm_table.pcie_speed_table, 5,</span>
<span class="lineNum">    3413 </span><span class="lineNoCov">          0 :                                   pi-&gt;pcie_gen_performance.max,</span>
<span class="lineNum">    3414 </span><span class="lineNoCov">          0 :                                   pi-&gt;pcie_lane_performance.max);</span>
<span class="lineNum">    3415 </span>            : 
<span class="lineNum">    3416 </span><span class="lineNoCov">          0 :         pi-&gt;dpm_table.pcie_speed_table.count = 6;</span>
<span class="lineNum">    3417 </span>            : 
<span class="lineNum">    3418 </span><span class="lineNoCov">          0 :         return 0;</span>
<a name="3419"><span class="lineNum">    3419 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    3420 </span>            : 
<span class="lineNum">    3421 </span><span class="lineNoCov">          0 : static int ci_setup_default_dpm_tables(struct radeon_device *rdev)</span>
<span class="lineNum">    3422 </span>            : {
<span class="lineNum">    3423 </span><span class="lineNoCov">          0 :         struct ci_power_info *pi = ci_get_pi(rdev);</span>
<span class="lineNum">    3424 </span>            :         struct radeon_clock_voltage_dependency_table *allowed_sclk_vddc_table =
<span class="lineNum">    3425 </span><span class="lineNoCov">          0 :                 &amp;rdev-&gt;pm.dpm.dyn_state.vddc_dependency_on_sclk;</span>
<span class="lineNum">    3426 </span>            :         struct radeon_clock_voltage_dependency_table *allowed_mclk_table =
<span class="lineNum">    3427 </span><span class="lineNoCov">          0 :                 &amp;rdev-&gt;pm.dpm.dyn_state.vddc_dependency_on_mclk;</span>
<span class="lineNum">    3428 </span>            :         struct radeon_cac_leakage_table *std_voltage_table =
<span class="lineNum">    3429 </span><span class="lineNoCov">          0 :                 &amp;rdev-&gt;pm.dpm.dyn_state.cac_leakage_table;</span>
<span class="lineNum">    3430 </span>            :         u32 i;
<span class="lineNum">    3431 </span>            : 
<span class="lineNum">    3432 </span><span class="lineNoCov">          0 :         if (allowed_sclk_vddc_table == NULL)</span>
<span class="lineNum">    3433 </span><span class="lineNoCov">          0 :                 return -EINVAL;</span>
<span class="lineNum">    3434 </span><span class="lineNoCov">          0 :         if (allowed_sclk_vddc_table-&gt;count &lt; 1)</span>
<span class="lineNum">    3435 </span><span class="lineNoCov">          0 :                 return -EINVAL;</span>
<span class="lineNum">    3436 </span><span class="lineNoCov">          0 :         if (allowed_mclk_table == NULL)</span>
<span class="lineNum">    3437 </span><span class="lineNoCov">          0 :                 return -EINVAL;</span>
<span class="lineNum">    3438 </span><span class="lineNoCov">          0 :         if (allowed_mclk_table-&gt;count &lt; 1)</span>
<span class="lineNum">    3439 </span><span class="lineNoCov">          0 :                 return -EINVAL;</span>
<span class="lineNum">    3440 </span>            : 
<span class="lineNum">    3441 </span><span class="lineNoCov">          0 :         memset(&amp;pi-&gt;dpm_table, 0, sizeof(struct ci_dpm_table));</span>
<span class="lineNum">    3442 </span>            : 
<span class="lineNum">    3443 </span><span class="lineNoCov">          0 :         ci_reset_single_dpm_table(rdev,</span>
<span class="lineNum">    3444 </span><span class="lineNoCov">          0 :                                   &amp;pi-&gt;dpm_table.sclk_table,</span>
<span class="lineNum">    3445 </span>            :                                   SMU7_MAX_LEVELS_GRAPHICS);
<span class="lineNum">    3446 </span><span class="lineNoCov">          0 :         ci_reset_single_dpm_table(rdev,</span>
<span class="lineNum">    3447 </span><span class="lineNoCov">          0 :                                   &amp;pi-&gt;dpm_table.mclk_table,</span>
<span class="lineNum">    3448 </span>            :                                   SMU7_MAX_LEVELS_MEMORY);
<span class="lineNum">    3449 </span><span class="lineNoCov">          0 :         ci_reset_single_dpm_table(rdev,</span>
<span class="lineNum">    3450 </span><span class="lineNoCov">          0 :                                   &amp;pi-&gt;dpm_table.vddc_table,</span>
<span class="lineNum">    3451 </span>            :                                   SMU7_MAX_LEVELS_VDDC);
<span class="lineNum">    3452 </span><span class="lineNoCov">          0 :         ci_reset_single_dpm_table(rdev,</span>
<span class="lineNum">    3453 </span><span class="lineNoCov">          0 :                                   &amp;pi-&gt;dpm_table.vddci_table,</span>
<span class="lineNum">    3454 </span>            :                                   SMU7_MAX_LEVELS_VDDCI);
<span class="lineNum">    3455 </span><span class="lineNoCov">          0 :         ci_reset_single_dpm_table(rdev,</span>
<span class="lineNum">    3456 </span><span class="lineNoCov">          0 :                                   &amp;pi-&gt;dpm_table.mvdd_table,</span>
<span class="lineNum">    3457 </span>            :                                   SMU7_MAX_LEVELS_MVDD);
<span class="lineNum">    3458 </span>            : 
<span class="lineNum">    3459 </span><span class="lineNoCov">          0 :         pi-&gt;dpm_table.sclk_table.count = 0;</span>
<span class="lineNum">    3460 </span><span class="lineNoCov">          0 :         for (i = 0; i &lt; allowed_sclk_vddc_table-&gt;count; i++) {</span>
<span class="lineNum">    3461 </span><span class="lineNoCov">          0 :                 if ((i == 0) ||</span>
<span class="lineNum">    3462 </span><span class="lineNoCov">          0 :                     (pi-&gt;dpm_table.sclk_table.dpm_levels[pi-&gt;dpm_table.sclk_table.count-1].value !=</span>
<span class="lineNum">    3463 </span><span class="lineNoCov">          0 :                      allowed_sclk_vddc_table-&gt;entries[i].clk)) {</span>
<span class="lineNum">    3464 </span><span class="lineNoCov">          0 :                         pi-&gt;dpm_table.sclk_table.dpm_levels[pi-&gt;dpm_table.sclk_table.count].value =</span>
<span class="lineNum">    3465 </span><span class="lineNoCov">          0 :                                 allowed_sclk_vddc_table-&gt;entries[i].clk;</span>
<span class="lineNum">    3466 </span><span class="lineNoCov">          0 :                         pi-&gt;dpm_table.sclk_table.dpm_levels[pi-&gt;dpm_table.sclk_table.count].enabled =</span>
<span class="lineNum">    3467 </span><span class="lineNoCov">          0 :                                 (i == 0) ? true : false;</span>
<span class="lineNum">    3468 </span><span class="lineNoCov">          0 :                         pi-&gt;dpm_table.sclk_table.count++;</span>
<span class="lineNum">    3469 </span><span class="lineNoCov">          0 :                 }</span>
<span class="lineNum">    3470 </span>            :         }
<span class="lineNum">    3471 </span>            : 
<span class="lineNum">    3472 </span><span class="lineNoCov">          0 :         pi-&gt;dpm_table.mclk_table.count = 0;</span>
<span class="lineNum">    3473 </span><span class="lineNoCov">          0 :         for (i = 0; i &lt; allowed_mclk_table-&gt;count; i++) {</span>
<span class="lineNum">    3474 </span><span class="lineNoCov">          0 :                 if ((i == 0) ||</span>
<span class="lineNum">    3475 </span><span class="lineNoCov">          0 :                     (pi-&gt;dpm_table.mclk_table.dpm_levels[pi-&gt;dpm_table.mclk_table.count-1].value !=</span>
<span class="lineNum">    3476 </span><span class="lineNoCov">          0 :                      allowed_mclk_table-&gt;entries[i].clk)) {</span>
<span class="lineNum">    3477 </span><span class="lineNoCov">          0 :                         pi-&gt;dpm_table.mclk_table.dpm_levels[pi-&gt;dpm_table.mclk_table.count].value =</span>
<span class="lineNum">    3478 </span><span class="lineNoCov">          0 :                                 allowed_mclk_table-&gt;entries[i].clk;</span>
<span class="lineNum">    3479 </span><span class="lineNoCov">          0 :                         pi-&gt;dpm_table.mclk_table.dpm_levels[pi-&gt;dpm_table.mclk_table.count].enabled =</span>
<span class="lineNum">    3480 </span><span class="lineNoCov">          0 :                                 (i == 0) ? true : false;</span>
<span class="lineNum">    3481 </span><span class="lineNoCov">          0 :                         pi-&gt;dpm_table.mclk_table.count++;</span>
<span class="lineNum">    3482 </span><span class="lineNoCov">          0 :                 }</span>
<span class="lineNum">    3483 </span>            :         }
<span class="lineNum">    3484 </span>            : 
<span class="lineNum">    3485 </span><span class="lineNoCov">          0 :         for (i = 0; i &lt; allowed_sclk_vddc_table-&gt;count; i++) {</span>
<span class="lineNum">    3486 </span><span class="lineNoCov">          0 :                 pi-&gt;dpm_table.vddc_table.dpm_levels[i].value =</span>
<span class="lineNum">    3487 </span><span class="lineNoCov">          0 :                         allowed_sclk_vddc_table-&gt;entries[i].v;</span>
<span class="lineNum">    3488 </span><span class="lineNoCov">          0 :                 pi-&gt;dpm_table.vddc_table.dpm_levels[i].param1 =</span>
<span class="lineNum">    3489 </span><span class="lineNoCov">          0 :                         std_voltage_table-&gt;entries[i].leakage;</span>
<span class="lineNum">    3490 </span><span class="lineNoCov">          0 :                 pi-&gt;dpm_table.vddc_table.dpm_levels[i].enabled = true;</span>
<span class="lineNum">    3491 </span>            :         }
<span class="lineNum">    3492 </span><span class="lineNoCov">          0 :         pi-&gt;dpm_table.vddc_table.count = allowed_sclk_vddc_table-&gt;count;</span>
<span class="lineNum">    3493 </span>            : 
<span class="lineNum">    3494 </span><span class="lineNoCov">          0 :         allowed_mclk_table = &amp;rdev-&gt;pm.dpm.dyn_state.vddci_dependency_on_mclk;</span>
<span class="lineNum">    3495 </span><span class="lineNoCov">          0 :         if (allowed_mclk_table) {</span>
<span class="lineNum">    3496 </span><span class="lineNoCov">          0 :                 for (i = 0; i &lt; allowed_mclk_table-&gt;count; i++) {</span>
<span class="lineNum">    3497 </span><span class="lineNoCov">          0 :                         pi-&gt;dpm_table.vddci_table.dpm_levels[i].value =</span>
<span class="lineNum">    3498 </span><span class="lineNoCov">          0 :                                 allowed_mclk_table-&gt;entries[i].v;</span>
<span class="lineNum">    3499 </span><span class="lineNoCov">          0 :                         pi-&gt;dpm_table.vddci_table.dpm_levels[i].enabled = true;</span>
<span class="lineNum">    3500 </span>            :                 }
<span class="lineNum">    3501 </span><span class="lineNoCov">          0 :                 pi-&gt;dpm_table.vddci_table.count = allowed_mclk_table-&gt;count;</span>
<span class="lineNum">    3502 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">    3503 </span>            : 
<span class="lineNum">    3504 </span><span class="lineNoCov">          0 :         allowed_mclk_table = &amp;rdev-&gt;pm.dpm.dyn_state.mvdd_dependency_on_mclk;</span>
<span class="lineNum">    3505 </span><span class="lineNoCov">          0 :         if (allowed_mclk_table) {</span>
<span class="lineNum">    3506 </span><span class="lineNoCov">          0 :                 for (i = 0; i &lt; allowed_mclk_table-&gt;count; i++) {</span>
<span class="lineNum">    3507 </span><span class="lineNoCov">          0 :                         pi-&gt;dpm_table.mvdd_table.dpm_levels[i].value =</span>
<span class="lineNum">    3508 </span><span class="lineNoCov">          0 :                                 allowed_mclk_table-&gt;entries[i].v;</span>
<span class="lineNum">    3509 </span><span class="lineNoCov">          0 :                         pi-&gt;dpm_table.mvdd_table.dpm_levels[i].enabled = true;</span>
<span class="lineNum">    3510 </span>            :                 }
<span class="lineNum">    3511 </span><span class="lineNoCov">          0 :                 pi-&gt;dpm_table.mvdd_table.count = allowed_mclk_table-&gt;count;</span>
<span class="lineNum">    3512 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">    3513 </span>            : 
<span class="lineNum">    3514 </span><span class="lineNoCov">          0 :         ci_setup_default_pcie_tables(rdev);</span>
<span class="lineNum">    3515 </span>            : 
<span class="lineNum">    3516 </span><span class="lineNoCov">          0 :         return 0;</span>
<a name="3517"><span class="lineNum">    3517 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    3518 </span>            : 
<span class="lineNum">    3519 </span><span class="lineNoCov">          0 : static int ci_find_boot_level(struct ci_single_dpm_table *table,</span>
<span class="lineNum">    3520 </span>            :                               u32 value, u32 *boot_level)
<span class="lineNum">    3521 </span>            : {
<span class="lineNum">    3522 </span>            :         u32 i;
<span class="lineNum">    3523 </span>            :         int ret = -EINVAL;
<span class="lineNum">    3524 </span>            : 
<span class="lineNum">    3525 </span><span class="lineNoCov">          0 :         for(i = 0; i &lt; table-&gt;count; i++) {</span>
<span class="lineNum">    3526 </span><span class="lineNoCov">          0 :                 if (value == table-&gt;dpm_levels[i].value) {</span>
<span class="lineNum">    3527 </span><span class="lineNoCov">          0 :                         *boot_level = i;</span>
<span class="lineNum">    3528 </span>            :                         ret = 0;
<span class="lineNum">    3529 </span><span class="lineNoCov">          0 :                 }</span>
<span class="lineNum">    3530 </span>            :         }
<span class="lineNum">    3531 </span>            : 
<span class="lineNum">    3532 </span><span class="lineNoCov">          0 :         return ret;</span>
<a name="3533"><span class="lineNum">    3533 </span>            : }</a>
<span class="lineNum">    3534 </span>            : 
<span class="lineNum">    3535 </span><span class="lineNoCov">          0 : static int ci_init_smc_table(struct radeon_device *rdev)</span>
<span class="lineNum">    3536 </span>            : {
<span class="lineNum">    3537 </span><span class="lineNoCov">          0 :         struct ci_power_info *pi = ci_get_pi(rdev);</span>
<span class="lineNum">    3538 </span><span class="lineNoCov">          0 :         struct ci_ulv_parm *ulv = &amp;pi-&gt;ulv;</span>
<span class="lineNum">    3539 </span><span class="lineNoCov">          0 :         struct radeon_ps *radeon_boot_state = rdev-&gt;pm.dpm.boot_ps;</span>
<span class="lineNum">    3540 </span><span class="lineNoCov">          0 :         SMU7_Discrete_DpmTable *table = &amp;pi-&gt;smc_state_table;</span>
<span class="lineNum">    3541 </span>            :         int ret;
<span class="lineNum">    3542 </span>            : 
<span class="lineNum">    3543 </span><span class="lineNoCov">          0 :         ret = ci_setup_default_dpm_tables(rdev);</span>
<span class="lineNum">    3544 </span><span class="lineNoCov">          0 :         if (ret)</span>
<span class="lineNum">    3545 </span><span class="lineNoCov">          0 :                 return ret;</span>
<span class="lineNum">    3546 </span>            : 
<span class="lineNum">    3547 </span><span class="lineNoCov">          0 :         if (pi-&gt;voltage_control != CISLANDS_VOLTAGE_CONTROL_NONE)</span>
<span class="lineNum">    3548 </span><span class="lineNoCov">          0 :                 ci_populate_smc_voltage_tables(rdev, table);</span>
<span class="lineNum">    3549 </span>            : 
<span class="lineNum">    3550 </span><span class="lineNoCov">          0 :         ci_init_fps_limits(rdev);</span>
<span class="lineNum">    3551 </span>            : 
<span class="lineNum">    3552 </span><span class="lineNoCov">          0 :         if (rdev-&gt;pm.dpm.platform_caps &amp; ATOM_PP_PLATFORM_CAP_HARDWAREDC)</span>
<span class="lineNum">    3553 </span><span class="lineNoCov">          0 :                 table-&gt;SystemFlags |= PPSMC_SYSTEMFLAG_GPIO_DC;</span>
<span class="lineNum">    3554 </span>            : 
<span class="lineNum">    3555 </span><span class="lineNoCov">          0 :         if (rdev-&gt;pm.dpm.platform_caps &amp; ATOM_PP_PLATFORM_CAP_STEPVDDC)</span>
<span class="lineNum">    3556 </span><span class="lineNoCov">          0 :                 table-&gt;SystemFlags |= PPSMC_SYSTEMFLAG_STEPVDDC;</span>
<span class="lineNum">    3557 </span>            : 
<span class="lineNum">    3558 </span><span class="lineNoCov">          0 :         if (pi-&gt;mem_gddr5)</span>
<span class="lineNum">    3559 </span><span class="lineNoCov">          0 :                 table-&gt;SystemFlags |= PPSMC_SYSTEMFLAG_GDDR5;</span>
<span class="lineNum">    3560 </span>            : 
<span class="lineNum">    3561 </span><span class="lineNoCov">          0 :         if (ulv-&gt;supported) {</span>
<span class="lineNum">    3562 </span><span class="lineNoCov">          0 :                 ret = ci_populate_ulv_state(rdev, &amp;pi-&gt;smc_state_table.Ulv);</span>
<span class="lineNum">    3563 </span><span class="lineNoCov">          0 :                 if (ret)</span>
<span class="lineNum">    3564 </span><span class="lineNoCov">          0 :                         return ret;</span>
<span class="lineNum">    3565 </span><span class="lineNoCov">          0 :                 WREG32_SMC(CG_ULV_PARAMETER, ulv-&gt;cg_ulv_parameter);</span>
<span class="lineNum">    3566 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">    3567 </span>            : 
<span class="lineNum">    3568 </span><span class="lineNoCov">          0 :         ret = ci_populate_all_graphic_levels(rdev);</span>
<span class="lineNum">    3569 </span><span class="lineNoCov">          0 :         if (ret)</span>
<span class="lineNum">    3570 </span><span class="lineNoCov">          0 :                 return ret;</span>
<span class="lineNum">    3571 </span>            : 
<span class="lineNum">    3572 </span><span class="lineNoCov">          0 :         ret = ci_populate_all_memory_levels(rdev);</span>
<span class="lineNum">    3573 </span><span class="lineNoCov">          0 :         if (ret)</span>
<span class="lineNum">    3574 </span><span class="lineNoCov">          0 :                 return ret;</span>
<span class="lineNum">    3575 </span>            : 
<span class="lineNum">    3576 </span><span class="lineNoCov">          0 :         ci_populate_smc_link_level(rdev, table);</span>
<span class="lineNum">    3577 </span>            : 
<span class="lineNum">    3578 </span><span class="lineNoCov">          0 :         ret = ci_populate_smc_acpi_level(rdev, table);</span>
<span class="lineNum">    3579 </span><span class="lineNoCov">          0 :         if (ret)</span>
<span class="lineNum">    3580 </span><span class="lineNoCov">          0 :                 return ret;</span>
<span class="lineNum">    3581 </span>            : 
<span class="lineNum">    3582 </span><span class="lineNoCov">          0 :         ret = ci_populate_smc_vce_level(rdev, table);</span>
<span class="lineNum">    3583 </span><span class="lineNoCov">          0 :         if (ret)</span>
<span class="lineNum">    3584 </span><span class="lineNoCov">          0 :                 return ret;</span>
<span class="lineNum">    3585 </span>            : 
<span class="lineNum">    3586 </span><span class="lineNoCov">          0 :         ret = ci_populate_smc_acp_level(rdev, table);</span>
<span class="lineNum">    3587 </span><span class="lineNoCov">          0 :         if (ret)</span>
<span class="lineNum">    3588 </span><span class="lineNoCov">          0 :                 return ret;</span>
<span class="lineNum">    3589 </span>            : 
<span class="lineNum">    3590 </span><span class="lineNoCov">          0 :         ret = ci_populate_smc_samu_level(rdev, table);</span>
<span class="lineNum">    3591 </span><span class="lineNoCov">          0 :         if (ret)</span>
<span class="lineNum">    3592 </span><span class="lineNoCov">          0 :                 return ret;</span>
<span class="lineNum">    3593 </span>            : 
<span class="lineNum">    3594 </span><span class="lineNoCov">          0 :         ret = ci_do_program_memory_timing_parameters(rdev);</span>
<span class="lineNum">    3595 </span><span class="lineNoCov">          0 :         if (ret)</span>
<span class="lineNum">    3596 </span><span class="lineNoCov">          0 :                 return ret;</span>
<span class="lineNum">    3597 </span>            : 
<span class="lineNum">    3598 </span><span class="lineNoCov">          0 :         ret = ci_populate_smc_uvd_level(rdev, table);</span>
<span class="lineNum">    3599 </span><span class="lineNoCov">          0 :         if (ret)</span>
<span class="lineNum">    3600 </span><span class="lineNoCov">          0 :                 return ret;</span>
<span class="lineNum">    3601 </span>            : 
<span class="lineNum">    3602 </span><span class="lineNoCov">          0 :         table-&gt;UvdBootLevel  = 0;</span>
<span class="lineNum">    3603 </span><span class="lineNoCov">          0 :         table-&gt;VceBootLevel  = 0;</span>
<span class="lineNum">    3604 </span><span class="lineNoCov">          0 :         table-&gt;AcpBootLevel  = 0;</span>
<span class="lineNum">    3605 </span><span class="lineNoCov">          0 :         table-&gt;SamuBootLevel  = 0;</span>
<span class="lineNum">    3606 </span><span class="lineNoCov">          0 :         table-&gt;GraphicsBootLevel  = 0;</span>
<span class="lineNum">    3607 </span><span class="lineNoCov">          0 :         table-&gt;MemoryBootLevel  = 0;</span>
<span class="lineNum">    3608 </span>            : 
<span class="lineNum">    3609 </span><span class="lineNoCov">          0 :         ret = ci_find_boot_level(&amp;pi-&gt;dpm_table.sclk_table,</span>
<span class="lineNum">    3610 </span><span class="lineNoCov">          0 :                                  pi-&gt;vbios_boot_state.sclk_bootup_value,</span>
<span class="lineNum">    3611 </span><span class="lineNoCov">          0 :                                  (u32 *)&amp;pi-&gt;smc_state_table.GraphicsBootLevel);</span>
<span class="lineNum">    3612 </span>            : 
<span class="lineNum">    3613 </span><span class="lineNoCov">          0 :         ret = ci_find_boot_level(&amp;pi-&gt;dpm_table.mclk_table,</span>
<span class="lineNum">    3614 </span><span class="lineNoCov">          0 :                                  pi-&gt;vbios_boot_state.mclk_bootup_value,</span>
<span class="lineNum">    3615 </span><span class="lineNoCov">          0 :                                  (u32 *)&amp;pi-&gt;smc_state_table.MemoryBootLevel);</span>
<span class="lineNum">    3616 </span>            : 
<span class="lineNum">    3617 </span><span class="lineNoCov">          0 :         table-&gt;BootVddc = pi-&gt;vbios_boot_state.vddc_bootup_value;</span>
<span class="lineNum">    3618 </span><span class="lineNoCov">          0 :         table-&gt;BootVddci = pi-&gt;vbios_boot_state.vddci_bootup_value;</span>
<span class="lineNum">    3619 </span><span class="lineNoCov">          0 :         table-&gt;BootMVdd = pi-&gt;vbios_boot_state.mvdd_bootup_value;</span>
<span class="lineNum">    3620 </span>            : 
<span class="lineNum">    3621 </span><span class="lineNoCov">          0 :         ci_populate_smc_initial_state(rdev, radeon_boot_state);</span>
<span class="lineNum">    3622 </span>            : 
<span class="lineNum">    3623 </span><span class="lineNoCov">          0 :         ret = ci_populate_bapm_parameters_in_dpm_table(rdev);</span>
<span class="lineNum">    3624 </span><span class="lineNoCov">          0 :         if (ret)</span>
<span class="lineNum">    3625 </span><span class="lineNoCov">          0 :                 return ret;</span>
<span class="lineNum">    3626 </span>            : 
<span class="lineNum">    3627 </span><span class="lineNoCov">          0 :         table-&gt;UVDInterval = 1;</span>
<span class="lineNum">    3628 </span><span class="lineNoCov">          0 :         table-&gt;VCEInterval = 1;</span>
<span class="lineNum">    3629 </span><span class="lineNoCov">          0 :         table-&gt;ACPInterval = 1;</span>
<span class="lineNum">    3630 </span><span class="lineNoCov">          0 :         table-&gt;SAMUInterval = 1;</span>
<span class="lineNum">    3631 </span><span class="lineNoCov">          0 :         table-&gt;GraphicsVoltageChangeEnable = 1;</span>
<span class="lineNum">    3632 </span><span class="lineNoCov">          0 :         table-&gt;GraphicsThermThrottleEnable = 1;</span>
<span class="lineNum">    3633 </span><span class="lineNoCov">          0 :         table-&gt;GraphicsInterval = 1;</span>
<span class="lineNum">    3634 </span><span class="lineNoCov">          0 :         table-&gt;VoltageInterval = 1;</span>
<span class="lineNum">    3635 </span><span class="lineNoCov">          0 :         table-&gt;ThermalInterval = 1;</span>
<span class="lineNum">    3636 </span><span class="lineNoCov">          0 :         table-&gt;TemperatureLimitHigh = (u16)((pi-&gt;thermal_temp_setting.temperature_high *</span>
<span class="lineNum">    3637 </span><span class="lineNoCov">          0 :                                              CISLANDS_Q88_FORMAT_CONVERSION_UNIT) / 1000);</span>
<span class="lineNum">    3638 </span><span class="lineNoCov">          0 :         table-&gt;TemperatureLimitLow = (u16)((pi-&gt;thermal_temp_setting.temperature_low *</span>
<span class="lineNum">    3639 </span><span class="lineNoCov">          0 :                                             CISLANDS_Q88_FORMAT_CONVERSION_UNIT) / 1000);</span>
<span class="lineNum">    3640 </span><span class="lineNoCov">          0 :         table-&gt;MemoryVoltageChangeEnable = 1;</span>
<span class="lineNum">    3641 </span><span class="lineNoCov">          0 :         table-&gt;MemoryInterval = 1;</span>
<span class="lineNum">    3642 </span><span class="lineNoCov">          0 :         table-&gt;VoltageResponseTime = 0;</span>
<span class="lineNum">    3643 </span><span class="lineNoCov">          0 :         table-&gt;VddcVddciDelta = 4000;</span>
<span class="lineNum">    3644 </span><span class="lineNoCov">          0 :         table-&gt;PhaseResponseTime = 0;</span>
<span class="lineNum">    3645 </span><span class="lineNoCov">          0 :         table-&gt;MemoryThermThrottleEnable = 1;</span>
<span class="lineNum">    3646 </span><span class="lineNoCov">          0 :         table-&gt;PCIeBootLinkLevel = pi-&gt;dpm_table.pcie_speed_table.count - 1;</span>
<span class="lineNum">    3647 </span><span class="lineNoCov">          0 :         table-&gt;PCIeGenInterval = 1;</span>
<span class="lineNum">    3648 </span><span class="lineNoCov">          0 :         if (pi-&gt;voltage_control == CISLANDS_VOLTAGE_CONTROL_BY_SVID2)</span>
<span class="lineNum">    3649 </span><span class="lineNoCov">          0 :                 table-&gt;SVI2Enable  = 1;</span>
<span class="lineNum">    3650 </span>            :         else
<span class="lineNum">    3651 </span><span class="lineNoCov">          0 :                 table-&gt;SVI2Enable  = 0;</span>
<span class="lineNum">    3652 </span>            : 
<span class="lineNum">    3653 </span><span class="lineNoCov">          0 :         table-&gt;ThermGpio = 17;</span>
<span class="lineNum">    3654 </span><span class="lineNoCov">          0 :         table-&gt;SclkStepSize = 0x4000;</span>
<span class="lineNum">    3655 </span>            : 
<span class="lineNum">    3656 </span><span class="lineNoCov">          0 :         table-&gt;SystemFlags = cpu_to_be32(table-&gt;SystemFlags);</span>
<span class="lineNum">    3657 </span><span class="lineNoCov">          0 :         table-&gt;SmioMaskVddcVid = cpu_to_be32(table-&gt;SmioMaskVddcVid);</span>
<span class="lineNum">    3658 </span><span class="lineNoCov">          0 :         table-&gt;SmioMaskVddcPhase = cpu_to_be32(table-&gt;SmioMaskVddcPhase);</span>
<span class="lineNum">    3659 </span><span class="lineNoCov">          0 :         table-&gt;SmioMaskVddciVid = cpu_to_be32(table-&gt;SmioMaskVddciVid);</span>
<span class="lineNum">    3660 </span><span class="lineNoCov">          0 :         table-&gt;SmioMaskMvddVid = cpu_to_be32(table-&gt;SmioMaskMvddVid);</span>
<span class="lineNum">    3661 </span><span class="lineNoCov">          0 :         table-&gt;SclkStepSize = cpu_to_be32(table-&gt;SclkStepSize);</span>
<span class="lineNum">    3662 </span><span class="lineNoCov">          0 :         table-&gt;TemperatureLimitHigh = cpu_to_be16(table-&gt;TemperatureLimitHigh);</span>
<span class="lineNum">    3663 </span><span class="lineNoCov">          0 :         table-&gt;TemperatureLimitLow = cpu_to_be16(table-&gt;TemperatureLimitLow);</span>
<span class="lineNum">    3664 </span><span class="lineNoCov">          0 :         table-&gt;VddcVddciDelta = cpu_to_be16(table-&gt;VddcVddciDelta);</span>
<span class="lineNum">    3665 </span><span class="lineNoCov">          0 :         table-&gt;VoltageResponseTime = cpu_to_be16(table-&gt;VoltageResponseTime);</span>
<span class="lineNum">    3666 </span><span class="lineNoCov">          0 :         table-&gt;PhaseResponseTime = cpu_to_be16(table-&gt;PhaseResponseTime);</span>
<span class="lineNum">    3667 </span><span class="lineNoCov">          0 :         table-&gt;BootVddc = cpu_to_be16(table-&gt;BootVddc * VOLTAGE_SCALE);</span>
<span class="lineNum">    3668 </span><span class="lineNoCov">          0 :         table-&gt;BootVddci = cpu_to_be16(table-&gt;BootVddci * VOLTAGE_SCALE);</span>
<span class="lineNum">    3669 </span><span class="lineNoCov">          0 :         table-&gt;BootMVdd = cpu_to_be16(table-&gt;BootMVdd * VOLTAGE_SCALE);</span>
<span class="lineNum">    3670 </span>            : 
<span class="lineNum">    3671 </span><span class="lineNoCov">          0 :         ret = ci_copy_bytes_to_smc(rdev,</span>
<span class="lineNum">    3672 </span><span class="lineNoCov">          0 :                                    pi-&gt;dpm_table_start +</span>
<span class="lineNum">    3673 </span>            :                                    offsetof(SMU7_Discrete_DpmTable, SystemFlags),
<span class="lineNum">    3674 </span><span class="lineNoCov">          0 :                                    (u8 *)&amp;table-&gt;SystemFlags,</span>
<span class="lineNum">    3675 </span>            :                                    sizeof(SMU7_Discrete_DpmTable) - 3 * sizeof(SMU7_PIDController),
<span class="lineNum">    3676 </span><span class="lineNoCov">          0 :                                    pi-&gt;sram_end);</span>
<span class="lineNum">    3677 </span><span class="lineNoCov">          0 :         if (ret)</span>
<span class="lineNum">    3678 </span><span class="lineNoCov">          0 :                 return ret;</span>
<span class="lineNum">    3679 </span>            : 
<span class="lineNum">    3680 </span><span class="lineNoCov">          0 :         return 0;</span>
<a name="3681"><span class="lineNum">    3681 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    3682 </span>            : 
<span class="lineNum">    3683 </span><span class="lineNoCov">          0 : static void ci_trim_single_dpm_states(struct radeon_device *rdev,</span>
<span class="lineNum">    3684 </span>            :                                       struct ci_single_dpm_table *dpm_table,
<span class="lineNum">    3685 </span>            :                                       u32 low_limit, u32 high_limit)
<span class="lineNum">    3686 </span>            : {
<span class="lineNum">    3687 </span>            :         u32 i;
<span class="lineNum">    3688 </span>            : 
<span class="lineNum">    3689 </span><span class="lineNoCov">          0 :         for (i = 0; i &lt; dpm_table-&gt;count; i++) {</span>
<span class="lineNum">    3690 </span><span class="lineNoCov">          0 :                 if ((dpm_table-&gt;dpm_levels[i].value &lt; low_limit) ||</span>
<span class="lineNum">    3691 </span><span class="lineNoCov">          0 :                     (dpm_table-&gt;dpm_levels[i].value &gt; high_limit))</span>
<span class="lineNum">    3692 </span><span class="lineNoCov">          0 :                         dpm_table-&gt;dpm_levels[i].enabled = false;</span>
<span class="lineNum">    3693 </span>            :                 else
<span class="lineNum">    3694 </span><span class="lineNoCov">          0 :                         dpm_table-&gt;dpm_levels[i].enabled = true;</span>
<span class="lineNum">    3695 </span>            :         }
<a name="3696"><span class="lineNum">    3696 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    3697 </span>            : 
<span class="lineNum">    3698 </span><span class="lineNoCov">          0 : static void ci_trim_pcie_dpm_states(struct radeon_device *rdev,</span>
<span class="lineNum">    3699 </span>            :                                     u32 speed_low, u32 lanes_low,
<span class="lineNum">    3700 </span>            :                                     u32 speed_high, u32 lanes_high)
<span class="lineNum">    3701 </span>            : {
<span class="lineNum">    3702 </span><span class="lineNoCov">          0 :         struct ci_power_info *pi = ci_get_pi(rdev);</span>
<span class="lineNum">    3703 </span><span class="lineNoCov">          0 :         struct ci_single_dpm_table *pcie_table = &amp;pi-&gt;dpm_table.pcie_speed_table;</span>
<span class="lineNum">    3704 </span>            :         u32 i, j;
<span class="lineNum">    3705 </span>            : 
<span class="lineNum">    3706 </span><span class="lineNoCov">          0 :         for (i = 0; i &lt; pcie_table-&gt;count; i++) {</span>
<span class="lineNum">    3707 </span><span class="lineNoCov">          0 :                 if ((pcie_table-&gt;dpm_levels[i].value &lt; speed_low) ||</span>
<span class="lineNum">    3708 </span><span class="lineNoCov">          0 :                     (pcie_table-&gt;dpm_levels[i].param1 &lt; lanes_low) ||</span>
<span class="lineNum">    3709 </span><span class="lineNoCov">          0 :                     (pcie_table-&gt;dpm_levels[i].value &gt; speed_high) ||</span>
<span class="lineNum">    3710 </span><span class="lineNoCov">          0 :                     (pcie_table-&gt;dpm_levels[i].param1 &gt; lanes_high))</span>
<span class="lineNum">    3711 </span><span class="lineNoCov">          0 :                         pcie_table-&gt;dpm_levels[i].enabled = false;</span>
<span class="lineNum">    3712 </span>            :                 else
<span class="lineNum">    3713 </span><span class="lineNoCov">          0 :                         pcie_table-&gt;dpm_levels[i].enabled = true;</span>
<span class="lineNum">    3714 </span>            :         }
<span class="lineNum">    3715 </span>            : 
<span class="lineNum">    3716 </span><span class="lineNoCov">          0 :         for (i = 0; i &lt; pcie_table-&gt;count; i++) {</span>
<span class="lineNum">    3717 </span><span class="lineNoCov">          0 :                 if (pcie_table-&gt;dpm_levels[i].enabled) {</span>
<span class="lineNum">    3718 </span><span class="lineNoCov">          0 :                         for (j = i + 1; j &lt; pcie_table-&gt;count; j++) {</span>
<span class="lineNum">    3719 </span><span class="lineNoCov">          0 :                                 if (pcie_table-&gt;dpm_levels[j].enabled) {</span>
<span class="lineNum">    3720 </span><span class="lineNoCov">          0 :                                         if ((pcie_table-&gt;dpm_levels[i].value == pcie_table-&gt;dpm_levels[j].value) &amp;&amp;</span>
<span class="lineNum">    3721 </span><span class="lineNoCov">          0 :                                             (pcie_table-&gt;dpm_levels[i].param1 == pcie_table-&gt;dpm_levels[j].param1))</span>
<span class="lineNum">    3722 </span><span class="lineNoCov">          0 :                                                 pcie_table-&gt;dpm_levels[j].enabled = false;</span>
<span class="lineNum">    3723 </span>            :                                 }
<span class="lineNum">    3724 </span>            :                         }
<span class="lineNum">    3725 </span>            :                 }
<span class="lineNum">    3726 </span>            :         }
<a name="3727"><span class="lineNum">    3727 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    3728 </span>            : 
<span class="lineNum">    3729 </span><span class="lineNoCov">          0 : static int ci_trim_dpm_states(struct radeon_device *rdev,</span>
<span class="lineNum">    3730 </span>            :                               struct radeon_ps *radeon_state)
<span class="lineNum">    3731 </span>            : {
<span class="lineNum">    3732 </span><span class="lineNoCov">          0 :         struct ci_ps *state = ci_get_ps(radeon_state);</span>
<span class="lineNum">    3733 </span><span class="lineNoCov">          0 :         struct ci_power_info *pi = ci_get_pi(rdev);</span>
<span class="lineNum">    3734 </span>            :         u32 high_limit_count;
<span class="lineNum">    3735 </span>            : 
<span class="lineNum">    3736 </span><span class="lineNoCov">          0 :         if (state-&gt;performance_level_count &lt; 1)</span>
<span class="lineNum">    3737 </span><span class="lineNoCov">          0 :                 return -EINVAL;</span>
<span class="lineNum">    3738 </span>            : 
<span class="lineNum">    3739 </span><span class="lineNoCov">          0 :         if (state-&gt;performance_level_count == 1)</span>
<span class="lineNum">    3740 </span><span class="lineNoCov">          0 :                 high_limit_count = 0;</span>
<span class="lineNum">    3741 </span>            :         else
<span class="lineNum">    3742 </span>            :                 high_limit_count = 1;
<span class="lineNum">    3743 </span>            : 
<span class="lineNum">    3744 </span><span class="lineNoCov">          0 :         ci_trim_single_dpm_states(rdev,</span>
<span class="lineNum">    3745 </span><span class="lineNoCov">          0 :                                   &amp;pi-&gt;dpm_table.sclk_table,</span>
<span class="lineNum">    3746 </span><span class="lineNoCov">          0 :                                   state-&gt;performance_levels[0].sclk,</span>
<span class="lineNum">    3747 </span><span class="lineNoCov">          0 :                                   state-&gt;performance_levels[high_limit_count].sclk);</span>
<span class="lineNum">    3748 </span>            : 
<span class="lineNum">    3749 </span><span class="lineNoCov">          0 :         ci_trim_single_dpm_states(rdev,</span>
<span class="lineNum">    3750 </span><span class="lineNoCov">          0 :                                   &amp;pi-&gt;dpm_table.mclk_table,</span>
<span class="lineNum">    3751 </span><span class="lineNoCov">          0 :                                   state-&gt;performance_levels[0].mclk,</span>
<span class="lineNum">    3752 </span><span class="lineNoCov">          0 :                                   state-&gt;performance_levels[high_limit_count].mclk);</span>
<span class="lineNum">    3753 </span>            : 
<span class="lineNum">    3754 </span><span class="lineNoCov">          0 :         ci_trim_pcie_dpm_states(rdev,</span>
<span class="lineNum">    3755 </span><span class="lineNoCov">          0 :                                 state-&gt;performance_levels[0].pcie_gen,</span>
<span class="lineNum">    3756 </span><span class="lineNoCov">          0 :                                 state-&gt;performance_levels[0].pcie_lane,</span>
<span class="lineNum">    3757 </span><span class="lineNoCov">          0 :                                 state-&gt;performance_levels[high_limit_count].pcie_gen,</span>
<span class="lineNum">    3758 </span><span class="lineNoCov">          0 :                                 state-&gt;performance_levels[high_limit_count].pcie_lane);</span>
<span class="lineNum">    3759 </span>            : 
<span class="lineNum">    3760 </span><span class="lineNoCov">          0 :         return 0;</span>
<a name="3761"><span class="lineNum">    3761 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    3762 </span>            : 
<span class="lineNum">    3763 </span><span class="lineNoCov">          0 : static int ci_apply_disp_minimum_voltage_request(struct radeon_device *rdev)</span>
<span class="lineNum">    3764 </span>            : {
<span class="lineNum">    3765 </span>            :         struct radeon_clock_voltage_dependency_table *disp_voltage_table =
<span class="lineNum">    3766 </span><span class="lineNoCov">          0 :                 &amp;rdev-&gt;pm.dpm.dyn_state.vddc_dependency_on_dispclk;</span>
<span class="lineNum">    3767 </span>            :         struct radeon_clock_voltage_dependency_table *vddc_table =
<span class="lineNum">    3768 </span><span class="lineNoCov">          0 :                 &amp;rdev-&gt;pm.dpm.dyn_state.vddc_dependency_on_sclk;</span>
<span class="lineNum">    3769 </span>            :         u32 requested_voltage = 0;
<span class="lineNum">    3770 </span>            :         u32 i;
<span class="lineNum">    3771 </span>            : 
<span class="lineNum">    3772 </span><span class="lineNoCov">          0 :         if (disp_voltage_table == NULL)</span>
<span class="lineNum">    3773 </span><span class="lineNoCov">          0 :                 return -EINVAL;</span>
<span class="lineNum">    3774 </span><span class="lineNoCov">          0 :         if (!disp_voltage_table-&gt;count)</span>
<span class="lineNum">    3775 </span><span class="lineNoCov">          0 :                 return -EINVAL;</span>
<span class="lineNum">    3776 </span>            : 
<span class="lineNum">    3777 </span><span class="lineNoCov">          0 :         for (i = 0; i &lt; disp_voltage_table-&gt;count; i++) {</span>
<span class="lineNum">    3778 </span><span class="lineNoCov">          0 :                 if (rdev-&gt;clock.current_dispclk == disp_voltage_table-&gt;entries[i].clk)</span>
<span class="lineNum">    3779 </span><span class="lineNoCov">          0 :                         requested_voltage = disp_voltage_table-&gt;entries[i].v;</span>
<span class="lineNum">    3780 </span>            :         }
<span class="lineNum">    3781 </span>            : 
<span class="lineNum">    3782 </span><span class="lineNoCov">          0 :         for (i = 0; i &lt; vddc_table-&gt;count; i++) {</span>
<span class="lineNum">    3783 </span><span class="lineNoCov">          0 :                 if (requested_voltage &lt;= vddc_table-&gt;entries[i].v) {</span>
<span class="lineNum">    3784 </span>            :                         requested_voltage = vddc_table-&gt;entries[i].v;
<span class="lineNum">    3785 </span><span class="lineNoCov">          0 :                         return (ci_send_msg_to_smc_with_parameter(rdev,</span>
<span class="lineNum">    3786 </span>            :                                                                   PPSMC_MSG_VddC_Request,
<span class="lineNum">    3787 </span><span class="lineNoCov">          0 :                                                                   requested_voltage * VOLTAGE_SCALE) == PPSMC_Result_OK) ?</span>
<span class="lineNum">    3788 </span>            :                                 0 : -EINVAL;
<span class="lineNum">    3789 </span>            :                 }
<span class="lineNum">    3790 </span>            :         }
<span class="lineNum">    3791 </span>            : 
<span class="lineNum">    3792 </span><span class="lineNoCov">          0 :         return -EINVAL;</span>
<a name="3793"><span class="lineNum">    3793 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    3794 </span>            : 
<span class="lineNum">    3795 </span><span class="lineNoCov">          0 : static int ci_upload_dpm_level_enable_mask(struct radeon_device *rdev)</span>
<span class="lineNum">    3796 </span>            : {
<span class="lineNum">    3797 </span><span class="lineNoCov">          0 :         struct ci_power_info *pi = ci_get_pi(rdev);</span>
<span class="lineNum">    3798 </span>            :         PPSMC_Result result;
<span class="lineNum">    3799 </span>            : 
<span class="lineNum">    3800 </span><span class="lineNoCov">          0 :         ci_apply_disp_minimum_voltage_request(rdev);</span>
<span class="lineNum">    3801 </span>            : 
<span class="lineNum">    3802 </span><span class="lineNoCov">          0 :         if (!pi-&gt;sclk_dpm_key_disabled) {</span>
<span class="lineNum">    3803 </span><span class="lineNoCov">          0 :                 if (pi-&gt;dpm_level_enable_mask.sclk_dpm_enable_mask) {</span>
<span class="lineNum">    3804 </span><span class="lineNoCov">          0 :                         result = ci_send_msg_to_smc_with_parameter(rdev,</span>
<span class="lineNum">    3805 </span>            :                                                                    PPSMC_MSG_SCLKDPM_SetEnabledMask,
<span class="lineNum">    3806 </span>            :                                                                    pi-&gt;dpm_level_enable_mask.sclk_dpm_enable_mask);
<span class="lineNum">    3807 </span><span class="lineNoCov">          0 :                         if (result != PPSMC_Result_OK)</span>
<span class="lineNum">    3808 </span><span class="lineNoCov">          0 :                                 return -EINVAL;</span>
<span class="lineNum">    3809 </span>            :                 }
<span class="lineNum">    3810 </span>            :         }
<span class="lineNum">    3811 </span>            : 
<span class="lineNum">    3812 </span><span class="lineNoCov">          0 :         if (!pi-&gt;mclk_dpm_key_disabled) {</span>
<span class="lineNum">    3813 </span><span class="lineNoCov">          0 :                 if (pi-&gt;dpm_level_enable_mask.mclk_dpm_enable_mask) {</span>
<span class="lineNum">    3814 </span><span class="lineNoCov">          0 :                         result = ci_send_msg_to_smc_with_parameter(rdev,</span>
<span class="lineNum">    3815 </span>            :                                                                    PPSMC_MSG_MCLKDPM_SetEnabledMask,
<span class="lineNum">    3816 </span>            :                                                                    pi-&gt;dpm_level_enable_mask.mclk_dpm_enable_mask);
<span class="lineNum">    3817 </span><span class="lineNoCov">          0 :                         if (result != PPSMC_Result_OK)</span>
<span class="lineNum">    3818 </span><span class="lineNoCov">          0 :                                 return -EINVAL;</span>
<span class="lineNum">    3819 </span>            :                 }
<span class="lineNum">    3820 </span>            :         }
<span class="lineNum">    3821 </span>            : #if 0
<span class="lineNum">    3822 </span>            :         if (!pi-&gt;pcie_dpm_key_disabled) {
<span class="lineNum">    3823 </span>            :                 if (pi-&gt;dpm_level_enable_mask.pcie_dpm_enable_mask) {
<span class="lineNum">    3824 </span>            :                         result = ci_send_msg_to_smc_with_parameter(rdev,
<span class="lineNum">    3825 </span>            :                                                                    PPSMC_MSG_PCIeDPM_SetEnabledMask,
<span class="lineNum">    3826 </span>            :                                                                    pi-&gt;dpm_level_enable_mask.pcie_dpm_enable_mask);
<span class="lineNum">    3827 </span>            :                         if (result != PPSMC_Result_OK)
<span class="lineNum">    3828 </span>            :                                 return -EINVAL;
<span class="lineNum">    3829 </span>            :                 }
<span class="lineNum">    3830 </span>            :         }
<span class="lineNum">    3831 </span>            : #endif
<span class="lineNum">    3832 </span><span class="lineNoCov">          0 :         return 0;</span>
<a name="3833"><span class="lineNum">    3833 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    3834 </span>            : 
<span class="lineNum">    3835 </span><span class="lineNoCov">          0 : static void ci_find_dpm_states_clocks_in_dpm_table(struct radeon_device *rdev,</span>
<span class="lineNum">    3836 </span>            :                                                    struct radeon_ps *radeon_state)
<span class="lineNum">    3837 </span>            : {
<span class="lineNum">    3838 </span><span class="lineNoCov">          0 :         struct ci_power_info *pi = ci_get_pi(rdev);</span>
<span class="lineNum">    3839 </span><span class="lineNoCov">          0 :         struct ci_ps *state = ci_get_ps(radeon_state);</span>
<span class="lineNum">    3840 </span><span class="lineNoCov">          0 :         struct ci_single_dpm_table *sclk_table = &amp;pi-&gt;dpm_table.sclk_table;</span>
<span class="lineNum">    3841 </span><span class="lineNoCov">          0 :         u32 sclk = state-&gt;performance_levels[state-&gt;performance_level_count-1].sclk;</span>
<span class="lineNum">    3842 </span><span class="lineNoCov">          0 :         struct ci_single_dpm_table *mclk_table = &amp;pi-&gt;dpm_table.mclk_table;</span>
<span class="lineNum">    3843 </span><span class="lineNoCov">          0 :         u32 mclk = state-&gt;performance_levels[state-&gt;performance_level_count-1].mclk;</span>
<span class="lineNum">    3844 </span>            :         u32 i;
<span class="lineNum">    3845 </span>            : 
<span class="lineNum">    3846 </span><span class="lineNoCov">          0 :         pi-&gt;need_update_smu7_dpm_table = 0;</span>
<span class="lineNum">    3847 </span>            : 
<span class="lineNum">    3848 </span><span class="lineNoCov">          0 :         for (i = 0; i &lt; sclk_table-&gt;count; i++) {</span>
<span class="lineNum">    3849 </span><span class="lineNoCov">          0 :                 if (sclk == sclk_table-&gt;dpm_levels[i].value)</span>
<span class="lineNum">    3850 </span>            :                         break;
<span class="lineNum">    3851 </span>            :         }
<span class="lineNum">    3852 </span>            : 
<span class="lineNum">    3853 </span><span class="lineNoCov">          0 :         if (i &gt;= sclk_table-&gt;count) {</span>
<span class="lineNum">    3854 </span><span class="lineNoCov">          0 :                 pi-&gt;need_update_smu7_dpm_table |= DPMTABLE_OD_UPDATE_SCLK;</span>
<span class="lineNum">    3855 </span><span class="lineNoCov">          0 :         } else {</span>
<span class="lineNum">    3856 </span>            :                 /* XXX check display min clock requirements */
<span class="lineNum">    3857 </span>            :                 if (CISLAND_MINIMUM_ENGINE_CLOCK != CISLAND_MINIMUM_ENGINE_CLOCK)
<span class="lineNum">    3858 </span>            :                         pi-&gt;need_update_smu7_dpm_table |= DPMTABLE_UPDATE_SCLK;
<span class="lineNum">    3859 </span>            :         }
<span class="lineNum">    3860 </span>            : 
<span class="lineNum">    3861 </span><span class="lineNoCov">          0 :         for (i = 0; i &lt; mclk_table-&gt;count; i++) {</span>
<span class="lineNum">    3862 </span><span class="lineNoCov">          0 :                 if (mclk == mclk_table-&gt;dpm_levels[i].value)</span>
<span class="lineNum">    3863 </span>            :                         break;
<span class="lineNum">    3864 </span>            :         }
<span class="lineNum">    3865 </span>            : 
<span class="lineNum">    3866 </span><span class="lineNoCov">          0 :         if (i &gt;= mclk_table-&gt;count)</span>
<span class="lineNum">    3867 </span><span class="lineNoCov">          0 :                 pi-&gt;need_update_smu7_dpm_table |= DPMTABLE_OD_UPDATE_MCLK;</span>
<span class="lineNum">    3868 </span>            : 
<span class="lineNum">    3869 </span><span class="lineNoCov">          0 :         if (rdev-&gt;pm.dpm.current_active_crtc_count !=</span>
<span class="lineNum">    3870 </span><span class="lineNoCov">          0 :             rdev-&gt;pm.dpm.new_active_crtc_count)</span>
<span class="lineNum">    3871 </span><span class="lineNoCov">          0 :                 pi-&gt;need_update_smu7_dpm_table |= DPMTABLE_UPDATE_MCLK;</span>
<a name="3872"><span class="lineNum">    3872 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    3873 </span>            : 
<span class="lineNum">    3874 </span><span class="lineNoCov">          0 : static int ci_populate_and_upload_sclk_mclk_dpm_levels(struct radeon_device *rdev,</span>
<span class="lineNum">    3875 </span>            :                                                        struct radeon_ps *radeon_state)
<span class="lineNum">    3876 </span>            : {
<span class="lineNum">    3877 </span><span class="lineNoCov">          0 :         struct ci_power_info *pi = ci_get_pi(rdev);</span>
<span class="lineNum">    3878 </span><span class="lineNoCov">          0 :         struct ci_ps *state = ci_get_ps(radeon_state);</span>
<span class="lineNum">    3879 </span><span class="lineNoCov">          0 :         u32 sclk = state-&gt;performance_levels[state-&gt;performance_level_count-1].sclk;</span>
<span class="lineNum">    3880 </span><span class="lineNoCov">          0 :         u32 mclk = state-&gt;performance_levels[state-&gt;performance_level_count-1].mclk;</span>
<span class="lineNum">    3881 </span><span class="lineNoCov">          0 :         struct ci_dpm_table *dpm_table = &amp;pi-&gt;dpm_table;</span>
<span class="lineNum">    3882 </span>            :         int ret;
<span class="lineNum">    3883 </span>            : 
<span class="lineNum">    3884 </span><span class="lineNoCov">          0 :         if (!pi-&gt;need_update_smu7_dpm_table)</span>
<span class="lineNum">    3885 </span><span class="lineNoCov">          0 :                 return 0;</span>
<span class="lineNum">    3886 </span>            : 
<span class="lineNum">    3887 </span><span class="lineNoCov">          0 :         if (pi-&gt;need_update_smu7_dpm_table &amp; DPMTABLE_OD_UPDATE_SCLK)</span>
<span class="lineNum">    3888 </span><span class="lineNoCov">          0 :                 dpm_table-&gt;sclk_table.dpm_levels[dpm_table-&gt;sclk_table.count-1].value = sclk;</span>
<span class="lineNum">    3889 </span>            : 
<span class="lineNum">    3890 </span><span class="lineNoCov">          0 :         if (pi-&gt;need_update_smu7_dpm_table &amp; DPMTABLE_OD_UPDATE_MCLK)</span>
<span class="lineNum">    3891 </span><span class="lineNoCov">          0 :                 dpm_table-&gt;mclk_table.dpm_levels[dpm_table-&gt;mclk_table.count-1].value = mclk;</span>
<span class="lineNum">    3892 </span>            : 
<span class="lineNum">    3893 </span><span class="lineNoCov">          0 :         if (pi-&gt;need_update_smu7_dpm_table &amp; (DPMTABLE_OD_UPDATE_SCLK | DPMTABLE_UPDATE_SCLK)) {</span>
<span class="lineNum">    3894 </span><span class="lineNoCov">          0 :                 ret = ci_populate_all_graphic_levels(rdev);</span>
<span class="lineNum">    3895 </span><span class="lineNoCov">          0 :                 if (ret)</span>
<span class="lineNum">    3896 </span><span class="lineNoCov">          0 :                         return ret;</span>
<span class="lineNum">    3897 </span>            :         }
<span class="lineNum">    3898 </span>            : 
<span class="lineNum">    3899 </span><span class="lineNoCov">          0 :         if (pi-&gt;need_update_smu7_dpm_table &amp; (DPMTABLE_OD_UPDATE_MCLK | DPMTABLE_UPDATE_MCLK)) {</span>
<span class="lineNum">    3900 </span><span class="lineNoCov">          0 :                 ret = ci_populate_all_memory_levels(rdev);</span>
<span class="lineNum">    3901 </span><span class="lineNoCov">          0 :                 if (ret)</span>
<span class="lineNum">    3902 </span><span class="lineNoCov">          0 :                         return ret;</span>
<span class="lineNum">    3903 </span>            :         }
<span class="lineNum">    3904 </span>            : 
<span class="lineNum">    3905 </span><span class="lineNoCov">          0 :         return 0;</span>
<a name="3906"><span class="lineNum">    3906 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    3907 </span>            : 
<span class="lineNum">    3908 </span><span class="lineNoCov">          0 : static int ci_enable_uvd_dpm(struct radeon_device *rdev, bool enable)</span>
<span class="lineNum">    3909 </span>            : {
<span class="lineNum">    3910 </span><span class="lineNoCov">          0 :         struct ci_power_info *pi = ci_get_pi(rdev);</span>
<span class="lineNum">    3911 </span>            :         const struct radeon_clock_and_voltage_limits *max_limits;
<span class="lineNum">    3912 </span>            :         int i;
<span class="lineNum">    3913 </span>            : 
<span class="lineNum">    3914 </span><span class="lineNoCov">          0 :         if (rdev-&gt;pm.dpm.ac_power)</span>
<span class="lineNum">    3915 </span><span class="lineNoCov">          0 :                 max_limits = &amp;rdev-&gt;pm.dpm.dyn_state.max_clock_voltage_on_ac;</span>
<span class="lineNum">    3916 </span>            :         else
<span class="lineNum">    3917 </span><span class="lineNoCov">          0 :                 max_limits = &amp;rdev-&gt;pm.dpm.dyn_state.max_clock_voltage_on_dc;</span>
<span class="lineNum">    3918 </span>            : 
<span class="lineNum">    3919 </span><span class="lineNoCov">          0 :         if (enable) {</span>
<span class="lineNum">    3920 </span><span class="lineNoCov">          0 :                 pi-&gt;dpm_level_enable_mask.uvd_dpm_enable_mask = 0;</span>
<span class="lineNum">    3921 </span>            : 
<span class="lineNum">    3922 </span><span class="lineNoCov">          0 :                 for (i = rdev-&gt;pm.dpm.dyn_state.uvd_clock_voltage_dependency_table.count - 1; i &gt;= 0; i--) {</span>
<span class="lineNum">    3923 </span><span class="lineNoCov">          0 :                         if (rdev-&gt;pm.dpm.dyn_state.uvd_clock_voltage_dependency_table.entries[i].v &lt;= max_limits-&gt;vddc) {</span>
<span class="lineNum">    3924 </span><span class="lineNoCov">          0 :                                 pi-&gt;dpm_level_enable_mask.uvd_dpm_enable_mask |= 1 &lt;&lt; i;</span>
<span class="lineNum">    3925 </span>            : 
<span class="lineNum">    3926 </span><span class="lineNoCov">          0 :                                 if (!pi-&gt;caps_uvd_dpm)</span>
<span class="lineNum">    3927 </span>            :                                         break;
<span class="lineNum">    3928 </span>            :                         }
<span class="lineNum">    3929 </span>            :                 }
<span class="lineNum">    3930 </span>            : 
<span class="lineNum">    3931 </span><span class="lineNoCov">          0 :                 ci_send_msg_to_smc_with_parameter(rdev,</span>
<span class="lineNum">    3932 </span>            :                                                   PPSMC_MSG_UVDDPM_SetEnabledMask,
<span class="lineNum">    3933 </span><span class="lineNoCov">          0 :                                                   pi-&gt;dpm_level_enable_mask.uvd_dpm_enable_mask);</span>
<span class="lineNum">    3934 </span>            : 
<span class="lineNum">    3935 </span><span class="lineNoCov">          0 :                 if (pi-&gt;last_mclk_dpm_enable_mask &amp; 0x1) {</span>
<span class="lineNum">    3936 </span><span class="lineNoCov">          0 :                         pi-&gt;uvd_enabled = true;</span>
<span class="lineNum">    3937 </span><span class="lineNoCov">          0 :                         pi-&gt;dpm_level_enable_mask.mclk_dpm_enable_mask &amp;= 0xFFFFFFFE;</span>
<span class="lineNum">    3938 </span><span class="lineNoCov">          0 :                         ci_send_msg_to_smc_with_parameter(rdev,</span>
<span class="lineNum">    3939 </span>            :                                                           PPSMC_MSG_MCLKDPM_SetEnabledMask,
<span class="lineNum">    3940 </span>            :                                                           pi-&gt;dpm_level_enable_mask.mclk_dpm_enable_mask);
<span class="lineNum">    3941 </span><span class="lineNoCov">          0 :                 }</span>
<span class="lineNum">    3942 </span>            :         } else {
<span class="lineNum">    3943 </span><span class="lineNoCov">          0 :                 if (pi-&gt;last_mclk_dpm_enable_mask &amp; 0x1) {</span>
<span class="lineNum">    3944 </span><span class="lineNoCov">          0 :                         pi-&gt;uvd_enabled = false;</span>
<span class="lineNum">    3945 </span><span class="lineNoCov">          0 :                         pi-&gt;dpm_level_enable_mask.mclk_dpm_enable_mask |= 1;</span>
<span class="lineNum">    3946 </span><span class="lineNoCov">          0 :                         ci_send_msg_to_smc_with_parameter(rdev,</span>
<span class="lineNum">    3947 </span>            :                                                           PPSMC_MSG_MCLKDPM_SetEnabledMask,
<span class="lineNum">    3948 </span>            :                                                           pi-&gt;dpm_level_enable_mask.mclk_dpm_enable_mask);
<span class="lineNum">    3949 </span><span class="lineNoCov">          0 :                 }</span>
<span class="lineNum">    3950 </span>            :         }
<span class="lineNum">    3951 </span>            : 
<span class="lineNum">    3952 </span><span class="lineNoCov">          0 :         return (ci_send_msg_to_smc(rdev, enable ?</span>
<span class="lineNum">    3953 </span><span class="lineNoCov">          0 :                                    PPSMC_MSG_UVDDPM_Enable : PPSMC_MSG_UVDDPM_Disable) == PPSMC_Result_OK) ?</span>
<span class="lineNum">    3954 </span>            :                 0 : -EINVAL;
<a name="3955"><span class="lineNum">    3955 </span>            : }</a>
<span class="lineNum">    3956 </span>            : 
<span class="lineNum">    3957 </span><span class="lineNoCov">          0 : static int ci_enable_vce_dpm(struct radeon_device *rdev, bool enable)</span>
<span class="lineNum">    3958 </span>            : {
<span class="lineNum">    3959 </span><span class="lineNoCov">          0 :         struct ci_power_info *pi = ci_get_pi(rdev);</span>
<span class="lineNum">    3960 </span>            :         const struct radeon_clock_and_voltage_limits *max_limits;
<span class="lineNum">    3961 </span>            :         int i;
<span class="lineNum">    3962 </span>            : 
<span class="lineNum">    3963 </span><span class="lineNoCov">          0 :         if (rdev-&gt;pm.dpm.ac_power)</span>
<span class="lineNum">    3964 </span><span class="lineNoCov">          0 :                 max_limits = &amp;rdev-&gt;pm.dpm.dyn_state.max_clock_voltage_on_ac;</span>
<span class="lineNum">    3965 </span>            :         else
<span class="lineNum">    3966 </span><span class="lineNoCov">          0 :                 max_limits = &amp;rdev-&gt;pm.dpm.dyn_state.max_clock_voltage_on_dc;</span>
<span class="lineNum">    3967 </span>            : 
<span class="lineNum">    3968 </span><span class="lineNoCov">          0 :         if (enable) {</span>
<span class="lineNum">    3969 </span><span class="lineNoCov">          0 :                 pi-&gt;dpm_level_enable_mask.vce_dpm_enable_mask = 0;</span>
<span class="lineNum">    3970 </span><span class="lineNoCov">          0 :                 for (i = rdev-&gt;pm.dpm.dyn_state.vce_clock_voltage_dependency_table.count - 1; i &gt;= 0; i--) {</span>
<span class="lineNum">    3971 </span><span class="lineNoCov">          0 :                         if (rdev-&gt;pm.dpm.dyn_state.vce_clock_voltage_dependency_table.entries[i].v &lt;= max_limits-&gt;vddc) {</span>
<span class="lineNum">    3972 </span><span class="lineNoCov">          0 :                                 pi-&gt;dpm_level_enable_mask.vce_dpm_enable_mask |= 1 &lt;&lt; i;</span>
<span class="lineNum">    3973 </span>            : 
<span class="lineNum">    3974 </span><span class="lineNoCov">          0 :                                 if (!pi-&gt;caps_vce_dpm)</span>
<span class="lineNum">    3975 </span>            :                                         break;
<span class="lineNum">    3976 </span>            :                         }
<span class="lineNum">    3977 </span>            :                 }
<span class="lineNum">    3978 </span>            : 
<span class="lineNum">    3979 </span><span class="lineNoCov">          0 :                 ci_send_msg_to_smc_with_parameter(rdev,</span>
<span class="lineNum">    3980 </span>            :                                                   PPSMC_MSG_VCEDPM_SetEnabledMask,
<span class="lineNum">    3981 </span><span class="lineNoCov">          0 :                                                   pi-&gt;dpm_level_enable_mask.vce_dpm_enable_mask);</span>
<span class="lineNum">    3982 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">    3983 </span>            : 
<span class="lineNum">    3984 </span><span class="lineNoCov">          0 :         return (ci_send_msg_to_smc(rdev, enable ?</span>
<span class="lineNum">    3985 </span><span class="lineNoCov">          0 :                                    PPSMC_MSG_VCEDPM_Enable : PPSMC_MSG_VCEDPM_Disable) == PPSMC_Result_OK) ?</span>
<span class="lineNum">    3986 </span>            :                 0 : -EINVAL;
<span class="lineNum">    3987 </span>            : }
<span class="lineNum">    3988 </span>            : 
<span class="lineNum">    3989 </span>            : #if 0
<span class="lineNum">    3990 </span>            : static int ci_enable_samu_dpm(struct radeon_device *rdev, bool enable)
<span class="lineNum">    3991 </span>            : {
<span class="lineNum">    3992 </span>            :         struct ci_power_info *pi = ci_get_pi(rdev);
<span class="lineNum">    3993 </span>            :         const struct radeon_clock_and_voltage_limits *max_limits;
<span class="lineNum">    3994 </span>            :         int i;
<span class="lineNum">    3995 </span>            : 
<span class="lineNum">    3996 </span>            :         if (rdev-&gt;pm.dpm.ac_power)
<span class="lineNum">    3997 </span>            :                 max_limits = &amp;rdev-&gt;pm.dpm.dyn_state.max_clock_voltage_on_ac;
<span class="lineNum">    3998 </span>            :         else
<span class="lineNum">    3999 </span>            :                 max_limits = &amp;rdev-&gt;pm.dpm.dyn_state.max_clock_voltage_on_dc;
<span class="lineNum">    4000 </span>            : 
<span class="lineNum">    4001 </span>            :         if (enable) {
<span class="lineNum">    4002 </span>            :                 pi-&gt;dpm_level_enable_mask.samu_dpm_enable_mask = 0;
<span class="lineNum">    4003 </span>            :                 for (i = rdev-&gt;pm.dpm.dyn_state.samu_clock_voltage_dependency_table.count - 1; i &gt;= 0; i--) {
<span class="lineNum">    4004 </span>            :                         if (rdev-&gt;pm.dpm.dyn_state.samu_clock_voltage_dependency_table.entries[i].v &lt;= max_limits-&gt;vddc) {
<span class="lineNum">    4005 </span>            :                                 pi-&gt;dpm_level_enable_mask.samu_dpm_enable_mask |= 1 &lt;&lt; i;
<span class="lineNum">    4006 </span>            : 
<span class="lineNum">    4007 </span>            :                                 if (!pi-&gt;caps_samu_dpm)
<span class="lineNum">    4008 </span>            :                                         break;
<span class="lineNum">    4009 </span>            :                         }
<span class="lineNum">    4010 </span>            :                 }
<span class="lineNum">    4011 </span>            : 
<span class="lineNum">    4012 </span>            :                 ci_send_msg_to_smc_with_parameter(rdev,
<span class="lineNum">    4013 </span>            :                                                   PPSMC_MSG_SAMUDPM_SetEnabledMask,
<span class="lineNum">    4014 </span>            :                                                   pi-&gt;dpm_level_enable_mask.samu_dpm_enable_mask);
<span class="lineNum">    4015 </span>            :         }
<span class="lineNum">    4016 </span>            :         return (ci_send_msg_to_smc(rdev, enable ?
<span class="lineNum">    4017 </span>            :                                    PPSMC_MSG_SAMUDPM_Enable : PPSMC_MSG_SAMUDPM_Disable) == PPSMC_Result_OK) ?
<span class="lineNum">    4018 </span>            :                 0 : -EINVAL;
<span class="lineNum">    4019 </span>            : }
<span class="lineNum">    4020 </span>            : 
<span class="lineNum">    4021 </span>            : static int ci_enable_acp_dpm(struct radeon_device *rdev, bool enable)
<span class="lineNum">    4022 </span>            : {
<span class="lineNum">    4023 </span>            :         struct ci_power_info *pi = ci_get_pi(rdev);
<span class="lineNum">    4024 </span>            :         const struct radeon_clock_and_voltage_limits *max_limits;
<span class="lineNum">    4025 </span>            :         int i;
<span class="lineNum">    4026 </span>            : 
<span class="lineNum">    4027 </span>            :         if (rdev-&gt;pm.dpm.ac_power)
<span class="lineNum">    4028 </span>            :                 max_limits = &amp;rdev-&gt;pm.dpm.dyn_state.max_clock_voltage_on_ac;
<span class="lineNum">    4029 </span>            :         else
<span class="lineNum">    4030 </span>            :                 max_limits = &amp;rdev-&gt;pm.dpm.dyn_state.max_clock_voltage_on_dc;
<span class="lineNum">    4031 </span>            : 
<span class="lineNum">    4032 </span>            :         if (enable) {
<span class="lineNum">    4033 </span>            :                 pi-&gt;dpm_level_enable_mask.acp_dpm_enable_mask = 0;
<span class="lineNum">    4034 </span>            :                 for (i = rdev-&gt;pm.dpm.dyn_state.acp_clock_voltage_dependency_table.count - 1; i &gt;= 0; i--) {
<span class="lineNum">    4035 </span>            :                         if (rdev-&gt;pm.dpm.dyn_state.acp_clock_voltage_dependency_table.entries[i].v &lt;= max_limits-&gt;vddc) {
<span class="lineNum">    4036 </span>            :                                 pi-&gt;dpm_level_enable_mask.acp_dpm_enable_mask |= 1 &lt;&lt; i;
<span class="lineNum">    4037 </span>            : 
<span class="lineNum">    4038 </span>            :                                 if (!pi-&gt;caps_acp_dpm)
<span class="lineNum">    4039 </span>            :                                         break;
<span class="lineNum">    4040 </span>            :                         }
<span class="lineNum">    4041 </span>            :                 }
<span class="lineNum">    4042 </span>            : 
<span class="lineNum">    4043 </span>            :                 ci_send_msg_to_smc_with_parameter(rdev,
<span class="lineNum">    4044 </span>            :                                                   PPSMC_MSG_ACPDPM_SetEnabledMask,
<span class="lineNum">    4045 </span>            :                                                   pi-&gt;dpm_level_enable_mask.acp_dpm_enable_mask);
<span class="lineNum">    4046 </span>            :         }
<span class="lineNum">    4047 </span>            : 
<span class="lineNum">    4048 </span>            :         return (ci_send_msg_to_smc(rdev, enable ?
<span class="lineNum">    4049 </span>            :                                    PPSMC_MSG_ACPDPM_Enable : PPSMC_MSG_ACPDPM_Disable) == PPSMC_Result_OK) ?
<span class="lineNum">    4050 </span>            :                 0 : -EINVAL;
<span class="lineNum">    4051 </span>            : }
<a name="4052"><span class="lineNum">    4052 </span>            : #endif</a>
<span class="lineNum">    4053 </span>            : 
<span class="lineNum">    4054 </span><span class="lineNoCov">          0 : static int ci_update_uvd_dpm(struct radeon_device *rdev, bool gate)</span>
<span class="lineNum">    4055 </span>            : {
<span class="lineNum">    4056 </span><span class="lineNoCov">          0 :         struct ci_power_info *pi = ci_get_pi(rdev);</span>
<span class="lineNum">    4057 </span>            :         u32 tmp;
<span class="lineNum">    4058 </span>            : 
<span class="lineNum">    4059 </span><span class="lineNoCov">          0 :         if (!gate) {</span>
<span class="lineNum">    4060 </span><span class="lineNoCov">          0 :                 if (pi-&gt;caps_uvd_dpm ||</span>
<span class="lineNum">    4061 </span><span class="lineNoCov">          0 :                     (rdev-&gt;pm.dpm.dyn_state.uvd_clock_voltage_dependency_table.count &lt;= 0))</span>
<span class="lineNum">    4062 </span><span class="lineNoCov">          0 :                         pi-&gt;smc_state_table.UvdBootLevel = 0;</span>
<span class="lineNum">    4063 </span>            :                 else
<span class="lineNum">    4064 </span><span class="lineNoCov">          0 :                         pi-&gt;smc_state_table.UvdBootLevel =</span>
<span class="lineNum">    4065 </span><span class="lineNoCov">          0 :                                 rdev-&gt;pm.dpm.dyn_state.uvd_clock_voltage_dependency_table.count - 1;</span>
<span class="lineNum">    4066 </span>            : 
<span class="lineNum">    4067 </span><span class="lineNoCov">          0 :                 tmp = RREG32_SMC(DPM_TABLE_475);</span>
<span class="lineNum">    4068 </span><span class="lineNoCov">          0 :                 tmp &amp;= ~UvdBootLevel_MASK;</span>
<span class="lineNum">    4069 </span><span class="lineNoCov">          0 :                 tmp |= UvdBootLevel(pi-&gt;smc_state_table.UvdBootLevel);</span>
<span class="lineNum">    4070 </span><span class="lineNoCov">          0 :                 WREG32_SMC(DPM_TABLE_475, tmp);</span>
<span class="lineNum">    4071 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">    4072 </span>            : 
<span class="lineNum">    4073 </span><span class="lineNoCov">          0 :         return ci_enable_uvd_dpm(rdev, !gate);</span>
<a name="4074"><span class="lineNum">    4074 </span>            : }</a>
<span class="lineNum">    4075 </span>            : 
<span class="lineNum">    4076 </span><span class="lineNoCov">          0 : static u8 ci_get_vce_boot_level(struct radeon_device *rdev)</span>
<span class="lineNum">    4077 </span>            : {
<span class="lineNum">    4078 </span>            :         u8 i;
<span class="lineNum">    4079 </span>            :         u32 min_evclk = 30000; /* ??? */
<span class="lineNum">    4080 </span>            :         struct radeon_vce_clock_voltage_dependency_table *table =
<span class="lineNum">    4081 </span><span class="lineNoCov">          0 :                 &amp;rdev-&gt;pm.dpm.dyn_state.vce_clock_voltage_dependency_table;</span>
<span class="lineNum">    4082 </span>            : 
<span class="lineNum">    4083 </span><span class="lineNoCov">          0 :         for (i = 0; i &lt; table-&gt;count; i++) {</span>
<span class="lineNum">    4084 </span><span class="lineNoCov">          0 :                 if (table-&gt;entries[i].evclk &gt;= min_evclk)</span>
<span class="lineNum">    4085 </span><span class="lineNoCov">          0 :                         return i;</span>
<span class="lineNum">    4086 </span>            :         }
<span class="lineNum">    4087 </span>            : 
<span class="lineNum">    4088 </span><span class="lineNoCov">          0 :         return table-&gt;count - 1;</span>
<a name="4089"><span class="lineNum">    4089 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    4090 </span>            : 
<span class="lineNum">    4091 </span><span class="lineNoCov">          0 : static int ci_update_vce_dpm(struct radeon_device *rdev,</span>
<span class="lineNum">    4092 </span>            :                              struct radeon_ps *radeon_new_state,
<span class="lineNum">    4093 </span>            :                              struct radeon_ps *radeon_current_state)
<span class="lineNum">    4094 </span>            : {
<span class="lineNum">    4095 </span><span class="lineNoCov">          0 :         struct ci_power_info *pi = ci_get_pi(rdev);</span>
<span class="lineNum">    4096 </span>            :         int ret = 0;
<span class="lineNum">    4097 </span>            :         u32 tmp;
<span class="lineNum">    4098 </span>            : 
<span class="lineNum">    4099 </span><span class="lineNoCov">          0 :         if (radeon_current_state-&gt;evclk != radeon_new_state-&gt;evclk) {</span>
<span class="lineNum">    4100 </span><span class="lineNoCov">          0 :                 if (radeon_new_state-&gt;evclk) {</span>
<span class="lineNum">    4101 </span>            :                         /* turn the clocks on when encoding */
<span class="lineNum">    4102 </span><span class="lineNoCov">          0 :                         cik_update_cg(rdev, RADEON_CG_BLOCK_VCE, false);</span>
<span class="lineNum">    4103 </span>            : 
<span class="lineNum">    4104 </span><span class="lineNoCov">          0 :                         pi-&gt;smc_state_table.VceBootLevel = ci_get_vce_boot_level(rdev);</span>
<span class="lineNum">    4105 </span><span class="lineNoCov">          0 :                         tmp = RREG32_SMC(DPM_TABLE_475);</span>
<span class="lineNum">    4106 </span><span class="lineNoCov">          0 :                         tmp &amp;= ~VceBootLevel_MASK;</span>
<span class="lineNum">    4107 </span><span class="lineNoCov">          0 :                         tmp |= VceBootLevel(pi-&gt;smc_state_table.VceBootLevel);</span>
<span class="lineNum">    4108 </span><span class="lineNoCov">          0 :                         WREG32_SMC(DPM_TABLE_475, tmp);</span>
<span class="lineNum">    4109 </span>            : 
<span class="lineNum">    4110 </span><span class="lineNoCov">          0 :                         ret = ci_enable_vce_dpm(rdev, true);</span>
<span class="lineNum">    4111 </span><span class="lineNoCov">          0 :                 } else {</span>
<span class="lineNum">    4112 </span>            :                         /* turn the clocks off when not encoding */
<span class="lineNum">    4113 </span><span class="lineNoCov">          0 :                         cik_update_cg(rdev, RADEON_CG_BLOCK_VCE, true);</span>
<span class="lineNum">    4114 </span>            : 
<span class="lineNum">    4115 </span><span class="lineNoCov">          0 :                         ret = ci_enable_vce_dpm(rdev, false);</span>
<span class="lineNum">    4116 </span>            :                 }
<span class="lineNum">    4117 </span>            :         }
<span class="lineNum">    4118 </span><span class="lineNoCov">          0 :         return ret;</span>
<span class="lineNum">    4119 </span>            : }
<span class="lineNum">    4120 </span>            : 
<span class="lineNum">    4121 </span>            : #if 0
<span class="lineNum">    4122 </span>            : static int ci_update_samu_dpm(struct radeon_device *rdev, bool gate)
<span class="lineNum">    4123 </span>            : {
<span class="lineNum">    4124 </span>            :         return ci_enable_samu_dpm(rdev, gate);
<span class="lineNum">    4125 </span>            : }
<span class="lineNum">    4126 </span>            : 
<span class="lineNum">    4127 </span>            : static int ci_update_acp_dpm(struct radeon_device *rdev, bool gate)
<span class="lineNum">    4128 </span>            : {
<span class="lineNum">    4129 </span>            :         struct ci_power_info *pi = ci_get_pi(rdev);
<span class="lineNum">    4130 </span>            :         u32 tmp;
<span class="lineNum">    4131 </span>            : 
<span class="lineNum">    4132 </span>            :         if (!gate) {
<span class="lineNum">    4133 </span>            :                 pi-&gt;smc_state_table.AcpBootLevel = 0;
<span class="lineNum">    4134 </span>            : 
<span class="lineNum">    4135 </span>            :                 tmp = RREG32_SMC(DPM_TABLE_475);
<span class="lineNum">    4136 </span>            :                 tmp &amp;= ~AcpBootLevel_MASK;
<span class="lineNum">    4137 </span>            :                 tmp |= AcpBootLevel(pi-&gt;smc_state_table.AcpBootLevel);
<span class="lineNum">    4138 </span>            :                 WREG32_SMC(DPM_TABLE_475, tmp);
<span class="lineNum">    4139 </span>            :         }
<span class="lineNum">    4140 </span>            : 
<span class="lineNum">    4141 </span>            :         return ci_enable_acp_dpm(rdev, !gate);
<span class="lineNum">    4142 </span>            : }
<a name="4143"><span class="lineNum">    4143 </span>            : #endif</a>
<span class="lineNum">    4144 </span>            : 
<span class="lineNum">    4145 </span><span class="lineNoCov">          0 : static int ci_generate_dpm_level_enable_mask(struct radeon_device *rdev,</span>
<span class="lineNum">    4146 </span>            :                                              struct radeon_ps *radeon_state)
<span class="lineNum">    4147 </span>            : {
<span class="lineNum">    4148 </span><span class="lineNoCov">          0 :         struct ci_power_info *pi = ci_get_pi(rdev);</span>
<span class="lineNum">    4149 </span>            :         int ret;
<span class="lineNum">    4150 </span>            : 
<span class="lineNum">    4151 </span><span class="lineNoCov">          0 :         ret = ci_trim_dpm_states(rdev, radeon_state);</span>
<span class="lineNum">    4152 </span><span class="lineNoCov">          0 :         if (ret)</span>
<span class="lineNum">    4153 </span><span class="lineNoCov">          0 :                 return ret;</span>
<span class="lineNum">    4154 </span>            : 
<span class="lineNum">    4155 </span><span class="lineNoCov">          0 :         pi-&gt;dpm_level_enable_mask.sclk_dpm_enable_mask =</span>
<span class="lineNum">    4156 </span><span class="lineNoCov">          0 :                 ci_get_dpm_level_enable_mask_value(&amp;pi-&gt;dpm_table.sclk_table);</span>
<span class="lineNum">    4157 </span><span class="lineNoCov">          0 :         pi-&gt;dpm_level_enable_mask.mclk_dpm_enable_mask =</span>
<span class="lineNum">    4158 </span><span class="lineNoCov">          0 :                 ci_get_dpm_level_enable_mask_value(&amp;pi-&gt;dpm_table.mclk_table);</span>
<span class="lineNum">    4159 </span><span class="lineNoCov">          0 :         pi-&gt;last_mclk_dpm_enable_mask =</span>
<span class="lineNum">    4160 </span>            :                 pi-&gt;dpm_level_enable_mask.mclk_dpm_enable_mask;
<span class="lineNum">    4161 </span><span class="lineNoCov">          0 :         if (pi-&gt;uvd_enabled) {</span>
<span class="lineNum">    4162 </span><span class="lineNoCov">          0 :                 if (pi-&gt;dpm_level_enable_mask.mclk_dpm_enable_mask &amp; 1)</span>
<span class="lineNum">    4163 </span><span class="lineNoCov">          0 :                         pi-&gt;dpm_level_enable_mask.mclk_dpm_enable_mask &amp;= 0xFFFFFFFE;</span>
<span class="lineNum">    4164 </span>            :         }
<span class="lineNum">    4165 </span><span class="lineNoCov">          0 :         pi-&gt;dpm_level_enable_mask.pcie_dpm_enable_mask =</span>
<span class="lineNum">    4166 </span><span class="lineNoCov">          0 :                 ci_get_dpm_level_enable_mask_value(&amp;pi-&gt;dpm_table.pcie_speed_table);</span>
<span class="lineNum">    4167 </span>            : 
<span class="lineNum">    4168 </span><span class="lineNoCov">          0 :         return 0;</span>
<a name="4169"><span class="lineNum">    4169 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    4170 </span>            : 
<span class="lineNum">    4171 </span><span class="lineNoCov">          0 : static u32 ci_get_lowest_enabled_level(struct radeon_device *rdev,</span>
<span class="lineNum">    4172 </span>            :                                        u32 level_mask)
<span class="lineNum">    4173 </span>            : {
<span class="lineNum">    4174 </span>            :         u32 level = 0;
<span class="lineNum">    4175 </span>            : 
<span class="lineNum">    4176 </span><span class="lineNoCov">          0 :         while ((level_mask &amp; (1 &lt;&lt; level)) == 0)</span>
<span class="lineNum">    4177 </span><span class="lineNoCov">          0 :                 level++;</span>
<span class="lineNum">    4178 </span>            : 
<span class="lineNum">    4179 </span><span class="lineNoCov">          0 :         return level;</span>
<span class="lineNum">    4180 </span>            : }
<a name="4181"><span class="lineNum">    4181 </span>            : </a>
<span class="lineNum">    4182 </span>            : 
<span class="lineNum">    4183 </span><span class="lineNoCov">          0 : int ci_dpm_force_performance_level(struct radeon_device *rdev,</span>
<span class="lineNum">    4184 </span>            :                                    enum radeon_dpm_forced_level level)
<span class="lineNum">    4185 </span>            : {
<span class="lineNum">    4186 </span><span class="lineNoCov">          0 :         struct ci_power_info *pi = ci_get_pi(rdev);</span>
<span class="lineNum">    4187 </span>            :         u32 tmp, levels, i;
<span class="lineNum">    4188 </span>            :         int ret;
<span class="lineNum">    4189 </span>            : 
<span class="lineNum">    4190 </span><span class="lineNoCov">          0 :         if (level == RADEON_DPM_FORCED_LEVEL_HIGH) {</span>
<span class="lineNum">    4191 </span><span class="lineNoCov">          0 :                 if ((!pi-&gt;pcie_dpm_key_disabled) &amp;&amp;</span>
<span class="lineNum">    4192 </span><span class="lineNoCov">          0 :                     pi-&gt;dpm_level_enable_mask.pcie_dpm_enable_mask) {</span>
<span class="lineNum">    4193 </span>            :                         levels = 0;
<span class="lineNum">    4194 </span>            :                         tmp = pi-&gt;dpm_level_enable_mask.pcie_dpm_enable_mask;
<span class="lineNum">    4195 </span><span class="lineNoCov">          0 :                         while (tmp &gt;&gt;= 1)</span>
<span class="lineNum">    4196 </span><span class="lineNoCov">          0 :                                 levels++;</span>
<span class="lineNum">    4197 </span><span class="lineNoCov">          0 :                         if (levels) {</span>
<span class="lineNum">    4198 </span><span class="lineNoCov">          0 :                                 ret = ci_dpm_force_state_pcie(rdev, level);</span>
<span class="lineNum">    4199 </span><span class="lineNoCov">          0 :                                 if (ret)</span>
<span class="lineNum">    4200 </span><span class="lineNoCov">          0 :                                         return ret;</span>
<span class="lineNum">    4201 </span><span class="lineNoCov">          0 :                                 for (i = 0; i &lt; rdev-&gt;usec_timeout; i++) {</span>
<span class="lineNum">    4202 </span><span class="lineNoCov">          0 :                                         tmp = (RREG32_SMC(TARGET_AND_CURRENT_PROFILE_INDEX_1) &amp;</span>
<span class="lineNum">    4203 </span><span class="lineNoCov">          0 :                                                CURR_PCIE_INDEX_MASK) &gt;&gt; CURR_PCIE_INDEX_SHIFT;</span>
<span class="lineNum">    4204 </span><span class="lineNoCov">          0 :                                         if (tmp == levels)</span>
<span class="lineNum">    4205 </span>            :                                                 break;
<span class="lineNum">    4206 </span><span class="lineNoCov">          0 :                                         udelay(1);</span>
<span class="lineNum">    4207 </span>            :                                 }
<span class="lineNum">    4208 </span>            :                         }
<span class="lineNum">    4209 </span>            :                 }
<span class="lineNum">    4210 </span><span class="lineNoCov">          0 :                 if ((!pi-&gt;sclk_dpm_key_disabled) &amp;&amp;</span>
<span class="lineNum">    4211 </span><span class="lineNoCov">          0 :                     pi-&gt;dpm_level_enable_mask.sclk_dpm_enable_mask) {</span>
<span class="lineNum">    4212 </span>            :                         levels = 0;
<span class="lineNum">    4213 </span>            :                         tmp = pi-&gt;dpm_level_enable_mask.sclk_dpm_enable_mask;
<span class="lineNum">    4214 </span><span class="lineNoCov">          0 :                         while (tmp &gt;&gt;= 1)</span>
<span class="lineNum">    4215 </span><span class="lineNoCov">          0 :                                 levels++;</span>
<span class="lineNum">    4216 </span><span class="lineNoCov">          0 :                         if (levels) {</span>
<span class="lineNum">    4217 </span><span class="lineNoCov">          0 :                                 ret = ci_dpm_force_state_sclk(rdev, levels);</span>
<span class="lineNum">    4218 </span><span class="lineNoCov">          0 :                                 if (ret)</span>
<span class="lineNum">    4219 </span><span class="lineNoCov">          0 :                                         return ret;</span>
<span class="lineNum">    4220 </span><span class="lineNoCov">          0 :                                 for (i = 0; i &lt; rdev-&gt;usec_timeout; i++) {</span>
<span class="lineNum">    4221 </span><span class="lineNoCov">          0 :                                         tmp = (RREG32_SMC(TARGET_AND_CURRENT_PROFILE_INDEX) &amp;</span>
<span class="lineNum">    4222 </span><span class="lineNoCov">          0 :                                                CURR_SCLK_INDEX_MASK) &gt;&gt; CURR_SCLK_INDEX_SHIFT;</span>
<span class="lineNum">    4223 </span><span class="lineNoCov">          0 :                                         if (tmp == levels)</span>
<span class="lineNum">    4224 </span>            :                                                 break;
<span class="lineNum">    4225 </span><span class="lineNoCov">          0 :                                         udelay(1);</span>
<span class="lineNum">    4226 </span>            :                                 }
<span class="lineNum">    4227 </span>            :                         }
<span class="lineNum">    4228 </span>            :                 }
<span class="lineNum">    4229 </span><span class="lineNoCov">          0 :                 if ((!pi-&gt;mclk_dpm_key_disabled) &amp;&amp;</span>
<span class="lineNum">    4230 </span><span class="lineNoCov">          0 :                     pi-&gt;dpm_level_enable_mask.mclk_dpm_enable_mask) {</span>
<span class="lineNum">    4231 </span>            :                         levels = 0;
<span class="lineNum">    4232 </span>            :                         tmp = pi-&gt;dpm_level_enable_mask.mclk_dpm_enable_mask;
<span class="lineNum">    4233 </span><span class="lineNoCov">          0 :                         while (tmp &gt;&gt;= 1)</span>
<span class="lineNum">    4234 </span><span class="lineNoCov">          0 :                                 levels++;</span>
<span class="lineNum">    4235 </span><span class="lineNoCov">          0 :                         if (levels) {</span>
<span class="lineNum">    4236 </span><span class="lineNoCov">          0 :                                 ret = ci_dpm_force_state_mclk(rdev, levels);</span>
<span class="lineNum">    4237 </span><span class="lineNoCov">          0 :                                 if (ret)</span>
<span class="lineNum">    4238 </span><span class="lineNoCov">          0 :                                         return ret;</span>
<span class="lineNum">    4239 </span><span class="lineNoCov">          0 :                                 for (i = 0; i &lt; rdev-&gt;usec_timeout; i++) {</span>
<span class="lineNum">    4240 </span><span class="lineNoCov">          0 :                                         tmp = (RREG32_SMC(TARGET_AND_CURRENT_PROFILE_INDEX) &amp;</span>
<span class="lineNum">    4241 </span><span class="lineNoCov">          0 :                                                CURR_MCLK_INDEX_MASK) &gt;&gt; CURR_MCLK_INDEX_SHIFT;</span>
<span class="lineNum">    4242 </span><span class="lineNoCov">          0 :                                         if (tmp == levels)</span>
<span class="lineNum">    4243 </span>            :                                                 break;
<span class="lineNum">    4244 </span><span class="lineNoCov">          0 :                                         udelay(1);</span>
<span class="lineNum">    4245 </span>            :                                 }
<span class="lineNum">    4246 </span>            :                         }
<span class="lineNum">    4247 </span>            :                 }
<span class="lineNum">    4248 </span><span class="lineNoCov">          0 :         } else if (level == RADEON_DPM_FORCED_LEVEL_LOW) {</span>
<span class="lineNum">    4249 </span><span class="lineNoCov">          0 :                 if ((!pi-&gt;sclk_dpm_key_disabled) &amp;&amp;</span>
<span class="lineNum">    4250 </span><span class="lineNoCov">          0 :                     pi-&gt;dpm_level_enable_mask.sclk_dpm_enable_mask) {</span>
<span class="lineNum">    4251 </span><span class="lineNoCov">          0 :                         levels = ci_get_lowest_enabled_level(rdev,</span>
<span class="lineNum">    4252 </span>            :                                                              pi-&gt;dpm_level_enable_mask.sclk_dpm_enable_mask);
<span class="lineNum">    4253 </span><span class="lineNoCov">          0 :                         ret = ci_dpm_force_state_sclk(rdev, levels);</span>
<span class="lineNum">    4254 </span><span class="lineNoCov">          0 :                         if (ret)</span>
<span class="lineNum">    4255 </span><span class="lineNoCov">          0 :                                 return ret;</span>
<span class="lineNum">    4256 </span><span class="lineNoCov">          0 :                         for (i = 0; i &lt; rdev-&gt;usec_timeout; i++) {</span>
<span class="lineNum">    4257 </span><span class="lineNoCov">          0 :                                 tmp = (RREG32_SMC(TARGET_AND_CURRENT_PROFILE_INDEX) &amp;</span>
<span class="lineNum">    4258 </span><span class="lineNoCov">          0 :                                        CURR_SCLK_INDEX_MASK) &gt;&gt; CURR_SCLK_INDEX_SHIFT;</span>
<span class="lineNum">    4259 </span><span class="lineNoCov">          0 :                                 if (tmp == levels)</span>
<span class="lineNum">    4260 </span>            :                                         break;
<span class="lineNum">    4261 </span><span class="lineNoCov">          0 :                                 udelay(1);</span>
<span class="lineNum">    4262 </span>            :                         }
<span class="lineNum">    4263 </span>            :                 }
<span class="lineNum">    4264 </span><span class="lineNoCov">          0 :                 if ((!pi-&gt;mclk_dpm_key_disabled) &amp;&amp;</span>
<span class="lineNum">    4265 </span><span class="lineNoCov">          0 :                     pi-&gt;dpm_level_enable_mask.mclk_dpm_enable_mask) {</span>
<span class="lineNum">    4266 </span><span class="lineNoCov">          0 :                         levels = ci_get_lowest_enabled_level(rdev,</span>
<span class="lineNum">    4267 </span>            :                                                              pi-&gt;dpm_level_enable_mask.mclk_dpm_enable_mask);
<span class="lineNum">    4268 </span><span class="lineNoCov">          0 :                         ret = ci_dpm_force_state_mclk(rdev, levels);</span>
<span class="lineNum">    4269 </span><span class="lineNoCov">          0 :                         if (ret)</span>
<span class="lineNum">    4270 </span><span class="lineNoCov">          0 :                                 return ret;</span>
<span class="lineNum">    4271 </span><span class="lineNoCov">          0 :                         for (i = 0; i &lt; rdev-&gt;usec_timeout; i++) {</span>
<span class="lineNum">    4272 </span><span class="lineNoCov">          0 :                                 tmp = (RREG32_SMC(TARGET_AND_CURRENT_PROFILE_INDEX) &amp;</span>
<span class="lineNum">    4273 </span><span class="lineNoCov">          0 :                                        CURR_MCLK_INDEX_MASK) &gt;&gt; CURR_MCLK_INDEX_SHIFT;</span>
<span class="lineNum">    4274 </span><span class="lineNoCov">          0 :                                 if (tmp == levels)</span>
<span class="lineNum">    4275 </span>            :                                         break;
<span class="lineNum">    4276 </span><span class="lineNoCov">          0 :                                 udelay(1);</span>
<span class="lineNum">    4277 </span>            :                         }
<span class="lineNum">    4278 </span>            :                 }
<span class="lineNum">    4279 </span><span class="lineNoCov">          0 :                 if ((!pi-&gt;pcie_dpm_key_disabled) &amp;&amp;</span>
<span class="lineNum">    4280 </span><span class="lineNoCov">          0 :                     pi-&gt;dpm_level_enable_mask.pcie_dpm_enable_mask) {</span>
<span class="lineNum">    4281 </span><span class="lineNoCov">          0 :                         levels = ci_get_lowest_enabled_level(rdev,</span>
<span class="lineNum">    4282 </span>            :                                                              pi-&gt;dpm_level_enable_mask.pcie_dpm_enable_mask);
<span class="lineNum">    4283 </span><span class="lineNoCov">          0 :                         ret = ci_dpm_force_state_pcie(rdev, levels);</span>
<span class="lineNum">    4284 </span><span class="lineNoCov">          0 :                         if (ret)</span>
<span class="lineNum">    4285 </span><span class="lineNoCov">          0 :                                 return ret;</span>
<span class="lineNum">    4286 </span><span class="lineNoCov">          0 :                         for (i = 0; i &lt; rdev-&gt;usec_timeout; i++) {</span>
<span class="lineNum">    4287 </span><span class="lineNoCov">          0 :                                 tmp = (RREG32_SMC(TARGET_AND_CURRENT_PROFILE_INDEX_1) &amp;</span>
<span class="lineNum">    4288 </span><span class="lineNoCov">          0 :                                        CURR_PCIE_INDEX_MASK) &gt;&gt; CURR_PCIE_INDEX_SHIFT;</span>
<span class="lineNum">    4289 </span><span class="lineNoCov">          0 :                                 if (tmp == levels)</span>
<span class="lineNum">    4290 </span>            :                                         break;
<span class="lineNum">    4291 </span><span class="lineNoCov">          0 :                                 udelay(1);</span>
<span class="lineNum">    4292 </span>            :                         }
<span class="lineNum">    4293 </span>            :                 }
<span class="lineNum">    4294 </span><span class="lineNoCov">          0 :         } else if (level == RADEON_DPM_FORCED_LEVEL_AUTO) {</span>
<span class="lineNum">    4295 </span><span class="lineNoCov">          0 :                 if (!pi-&gt;pcie_dpm_key_disabled) {</span>
<span class="lineNum">    4296 </span>            :                         PPSMC_Result smc_result;
<span class="lineNum">    4297 </span>            : 
<span class="lineNum">    4298 </span><span class="lineNoCov">          0 :                         smc_result = ci_send_msg_to_smc(rdev,</span>
<span class="lineNum">    4299 </span>            :                                                         PPSMC_MSG_PCIeDPM_UnForceLevel);
<span class="lineNum">    4300 </span><span class="lineNoCov">          0 :                         if (smc_result != PPSMC_Result_OK)</span>
<span class="lineNum">    4301 </span><span class="lineNoCov">          0 :                                 return -EINVAL;</span>
<span class="lineNum">    4302 </span><span class="lineNoCov">          0 :                 }</span>
<span class="lineNum">    4303 </span><span class="lineNoCov">          0 :                 ret = ci_upload_dpm_level_enable_mask(rdev);</span>
<span class="lineNum">    4304 </span><span class="lineNoCov">          0 :                 if (ret)</span>
<span class="lineNum">    4305 </span><span class="lineNoCov">          0 :                         return ret;</span>
<span class="lineNum">    4306 </span>            :         }
<span class="lineNum">    4307 </span>            : 
<span class="lineNum">    4308 </span><span class="lineNoCov">          0 :         rdev-&gt;pm.dpm.forced_level = level;</span>
<span class="lineNum">    4309 </span>            : 
<span class="lineNum">    4310 </span><span class="lineNoCov">          0 :         return 0;</span>
<a name="4311"><span class="lineNum">    4311 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    4312 </span>            : 
<span class="lineNum">    4313 </span><span class="lineNoCov">          0 : static int ci_set_mc_special_registers(struct radeon_device *rdev,</span>
<span class="lineNum">    4314 </span>            :                                        struct ci_mc_reg_table *table)
<span class="lineNum">    4315 </span>            : {
<span class="lineNum">    4316 </span><span class="lineNoCov">          0 :         struct ci_power_info *pi = ci_get_pi(rdev);</span>
<span class="lineNum">    4317 </span>            :         u8 i, j, k;
<span class="lineNum">    4318 </span>            :         u32 temp_reg;
<span class="lineNum">    4319 </span>            : 
<span class="lineNum">    4320 </span><span class="lineNoCov">          0 :         for (i = 0, j = table-&gt;last; i &lt; table-&gt;last; i++) {</span>
<span class="lineNum">    4321 </span><span class="lineNoCov">          0 :                 if (j &gt;= SMU7_DISCRETE_MC_REGISTER_ARRAY_SIZE)</span>
<span class="lineNum">    4322 </span><span class="lineNoCov">          0 :                         return -EINVAL;</span>
<span class="lineNum">    4323 </span><span class="lineNoCov">          0 :                 switch(table-&gt;mc_reg_address[i].s1 &lt;&lt; 2) {</span>
<span class="lineNum">    4324 </span>            :                 case MC_SEQ_MISC1:
<span class="lineNum">    4325 </span><span class="lineNoCov">          0 :                         temp_reg = RREG32(MC_PMG_CMD_EMRS);</span>
<span class="lineNum">    4326 </span><span class="lineNoCov">          0 :                         table-&gt;mc_reg_address[j].s1 = MC_PMG_CMD_EMRS &gt;&gt; 2;</span>
<span class="lineNum">    4327 </span><span class="lineNoCov">          0 :                         table-&gt;mc_reg_address[j].s0 = MC_SEQ_PMG_CMD_EMRS_LP &gt;&gt; 2;</span>
<span class="lineNum">    4328 </span><span class="lineNoCov">          0 :                         for (k = 0; k &lt; table-&gt;num_entries; k++) {</span>
<span class="lineNum">    4329 </span><span class="lineNoCov">          0 :                                 table-&gt;mc_reg_table_entry[k].mc_data[j] =</span>
<span class="lineNum">    4330 </span><span class="lineNoCov">          0 :                                         ((temp_reg &amp; 0xffff0000)) | ((table-&gt;mc_reg_table_entry[k].mc_data[i] &amp; 0xffff0000) &gt;&gt; 16);</span>
<span class="lineNum">    4331 </span>            :                         }
<span class="lineNum">    4332 </span><span class="lineNoCov">          0 :                         j++;</span>
<span class="lineNum">    4333 </span><span class="lineNoCov">          0 :                         if (j &gt;= SMU7_DISCRETE_MC_REGISTER_ARRAY_SIZE)</span>
<span class="lineNum">    4334 </span><span class="lineNoCov">          0 :                                 return -EINVAL;</span>
<span class="lineNum">    4335 </span>            : 
<span class="lineNum">    4336 </span><span class="lineNoCov">          0 :                         temp_reg = RREG32(MC_PMG_CMD_MRS);</span>
<span class="lineNum">    4337 </span><span class="lineNoCov">          0 :                         table-&gt;mc_reg_address[j].s1 = MC_PMG_CMD_MRS &gt;&gt; 2;</span>
<span class="lineNum">    4338 </span><span class="lineNoCov">          0 :                         table-&gt;mc_reg_address[j].s0 = MC_SEQ_PMG_CMD_MRS_LP &gt;&gt; 2;</span>
<span class="lineNum">    4339 </span><span class="lineNoCov">          0 :                         for (k = 0; k &lt; table-&gt;num_entries; k++) {</span>
<span class="lineNum">    4340 </span><span class="lineNoCov">          0 :                                 table-&gt;mc_reg_table_entry[k].mc_data[j] =</span>
<span class="lineNum">    4341 </span><span class="lineNoCov">          0 :                                         (temp_reg &amp; 0xffff0000) | (table-&gt;mc_reg_table_entry[k].mc_data[i] &amp; 0x0000ffff);</span>
<span class="lineNum">    4342 </span><span class="lineNoCov">          0 :                                 if (!pi-&gt;mem_gddr5)</span>
<span class="lineNum">    4343 </span><span class="lineNoCov">          0 :                                         table-&gt;mc_reg_table_entry[k].mc_data[j] |= 0x100;</span>
<span class="lineNum">    4344 </span>            :                         }
<span class="lineNum">    4345 </span><span class="lineNoCov">          0 :                         j++;</span>
<span class="lineNum">    4346 </span><span class="lineNoCov">          0 :                         if (j &gt; SMU7_DISCRETE_MC_REGISTER_ARRAY_SIZE)</span>
<span class="lineNum">    4347 </span><span class="lineNoCov">          0 :                                 return -EINVAL;</span>
<span class="lineNum">    4348 </span>            : 
<span class="lineNum">    4349 </span><span class="lineNoCov">          0 :                         if (!pi-&gt;mem_gddr5) {</span>
<span class="lineNum">    4350 </span><span class="lineNoCov">          0 :                                 table-&gt;mc_reg_address[j].s1 = MC_PMG_AUTO_CMD &gt;&gt; 2;</span>
<span class="lineNum">    4351 </span><span class="lineNoCov">          0 :                                 table-&gt;mc_reg_address[j].s0 = MC_PMG_AUTO_CMD &gt;&gt; 2;</span>
<span class="lineNum">    4352 </span><span class="lineNoCov">          0 :                                 for (k = 0; k &lt; table-&gt;num_entries; k++) {</span>
<span class="lineNum">    4353 </span><span class="lineNoCov">          0 :                                         table-&gt;mc_reg_table_entry[k].mc_data[j] =</span>
<span class="lineNum">    4354 </span><span class="lineNoCov">          0 :                                                 (table-&gt;mc_reg_table_entry[k].mc_data[i] &amp; 0xffff0000) &gt;&gt; 16;</span>
<span class="lineNum">    4355 </span>            :                                 }
<span class="lineNum">    4356 </span><span class="lineNoCov">          0 :                                 j++;</span>
<span class="lineNum">    4357 </span><span class="lineNoCov">          0 :                                 if (j &gt; SMU7_DISCRETE_MC_REGISTER_ARRAY_SIZE)</span>
<span class="lineNum">    4358 </span><span class="lineNoCov">          0 :                                         return -EINVAL;</span>
<span class="lineNum">    4359 </span>            :                         }
<span class="lineNum">    4360 </span>            :                         break;
<span class="lineNum">    4361 </span>            :                 case MC_SEQ_RESERVE_M:
<span class="lineNum">    4362 </span><span class="lineNoCov">          0 :                         temp_reg = RREG32(MC_PMG_CMD_MRS1);</span>
<span class="lineNum">    4363 </span><span class="lineNoCov">          0 :                         table-&gt;mc_reg_address[j].s1 = MC_PMG_CMD_MRS1 &gt;&gt; 2;</span>
<span class="lineNum">    4364 </span><span class="lineNoCov">          0 :                         table-&gt;mc_reg_address[j].s0 = MC_SEQ_PMG_CMD_MRS1_LP &gt;&gt; 2;</span>
<span class="lineNum">    4365 </span><span class="lineNoCov">          0 :                         for (k = 0; k &lt; table-&gt;num_entries; k++) {</span>
<span class="lineNum">    4366 </span><span class="lineNoCov">          0 :                                 table-&gt;mc_reg_table_entry[k].mc_data[j] =</span>
<span class="lineNum">    4367 </span><span class="lineNoCov">          0 :                                         (temp_reg &amp; 0xffff0000) | (table-&gt;mc_reg_table_entry[k].mc_data[i] &amp; 0x0000ffff);</span>
<span class="lineNum">    4368 </span>            :                         }
<span class="lineNum">    4369 </span><span class="lineNoCov">          0 :                         j++;</span>
<span class="lineNum">    4370 </span><span class="lineNoCov">          0 :                         if (j &gt; SMU7_DISCRETE_MC_REGISTER_ARRAY_SIZE)</span>
<span class="lineNum">    4371 </span><span class="lineNoCov">          0 :                                 return -EINVAL;</span>
<span class="lineNum">    4372 </span>            :                         break;
<span class="lineNum">    4373 </span>            :                 default:
<span class="lineNum">    4374 </span>            :                         break;
<span class="lineNum">    4375 </span>            :                 }
<span class="lineNum">    4376 </span>            : 
<span class="lineNum">    4377 </span>            :         }
<span class="lineNum">    4378 </span>            : 
<span class="lineNum">    4379 </span><span class="lineNoCov">          0 :         table-&gt;last = j;</span>
<span class="lineNum">    4380 </span>            : 
<span class="lineNum">    4381 </span><span class="lineNoCov">          0 :         return 0;</span>
<a name="4382"><span class="lineNum">    4382 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    4383 </span>            : 
<span class="lineNum">    4384 </span><span class="lineNoCov">          0 : static bool ci_check_s0_mc_reg_index(u16 in_reg, u16 *out_reg)</span>
<span class="lineNum">    4385 </span>            : {
<span class="lineNum">    4386 </span>            :         bool result = true;
<span class="lineNum">    4387 </span>            : 
<span class="lineNum">    4388 </span><span class="lineNoCov">          0 :         switch(in_reg) {</span>
<span class="lineNum">    4389 </span>            :         case MC_SEQ_RAS_TIMING &gt;&gt; 2:
<span class="lineNum">    4390 </span><span class="lineNoCov">          0 :                 *out_reg = MC_SEQ_RAS_TIMING_LP &gt;&gt; 2;</span>
<span class="lineNum">    4391 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">    4392 </span>            :         case MC_SEQ_DLL_STBY &gt;&gt; 2:
<span class="lineNum">    4393 </span><span class="lineNoCov">          0 :                 *out_reg = MC_SEQ_DLL_STBY_LP &gt;&gt; 2;</span>
<span class="lineNum">    4394 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">    4395 </span>            :         case MC_SEQ_G5PDX_CMD0 &gt;&gt; 2:
<span class="lineNum">    4396 </span><span class="lineNoCov">          0 :                 *out_reg = MC_SEQ_G5PDX_CMD0_LP &gt;&gt; 2;</span>
<span class="lineNum">    4397 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">    4398 </span>            :         case MC_SEQ_G5PDX_CMD1 &gt;&gt; 2:
<span class="lineNum">    4399 </span><span class="lineNoCov">          0 :                 *out_reg = MC_SEQ_G5PDX_CMD1_LP &gt;&gt; 2;</span>
<span class="lineNum">    4400 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">    4401 </span>            :         case MC_SEQ_G5PDX_CTRL &gt;&gt; 2:
<span class="lineNum">    4402 </span><span class="lineNoCov">          0 :                 *out_reg = MC_SEQ_G5PDX_CTRL_LP &gt;&gt; 2;</span>
<span class="lineNum">    4403 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">    4404 </span>            :         case MC_SEQ_CAS_TIMING &gt;&gt; 2:
<span class="lineNum">    4405 </span><span class="lineNoCov">          0 :                 *out_reg = MC_SEQ_CAS_TIMING_LP &gt;&gt; 2;</span>
<span class="lineNum">    4406 </span><span class="lineNoCov">          0 :             break;</span>
<span class="lineNum">    4407 </span>            :         case MC_SEQ_MISC_TIMING &gt;&gt; 2:
<span class="lineNum">    4408 </span><span class="lineNoCov">          0 :                 *out_reg = MC_SEQ_MISC_TIMING_LP &gt;&gt; 2;</span>
<span class="lineNum">    4409 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">    4410 </span>            :         case MC_SEQ_MISC_TIMING2 &gt;&gt; 2:
<span class="lineNum">    4411 </span><span class="lineNoCov">          0 :                 *out_reg = MC_SEQ_MISC_TIMING2_LP &gt;&gt; 2;</span>
<span class="lineNum">    4412 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">    4413 </span>            :         case MC_SEQ_PMG_DVS_CMD &gt;&gt; 2:
<span class="lineNum">    4414 </span><span class="lineNoCov">          0 :                 *out_reg = MC_SEQ_PMG_DVS_CMD_LP &gt;&gt; 2;</span>
<span class="lineNum">    4415 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">    4416 </span>            :         case MC_SEQ_PMG_DVS_CTL &gt;&gt; 2:
<span class="lineNum">    4417 </span><span class="lineNoCov">          0 :                 *out_reg = MC_SEQ_PMG_DVS_CTL_LP &gt;&gt; 2;</span>
<span class="lineNum">    4418 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">    4419 </span>            :         case MC_SEQ_RD_CTL_D0 &gt;&gt; 2:
<span class="lineNum">    4420 </span><span class="lineNoCov">          0 :                 *out_reg = MC_SEQ_RD_CTL_D0_LP &gt;&gt; 2;</span>
<span class="lineNum">    4421 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">    4422 </span>            :         case MC_SEQ_RD_CTL_D1 &gt;&gt; 2:
<span class="lineNum">    4423 </span><span class="lineNoCov">          0 :                 *out_reg = MC_SEQ_RD_CTL_D1_LP &gt;&gt; 2;</span>
<span class="lineNum">    4424 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">    4425 </span>            :         case MC_SEQ_WR_CTL_D0 &gt;&gt; 2:
<span class="lineNum">    4426 </span><span class="lineNoCov">          0 :                 *out_reg = MC_SEQ_WR_CTL_D0_LP &gt;&gt; 2;</span>
<span class="lineNum">    4427 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">    4428 </span>            :         case MC_SEQ_WR_CTL_D1 &gt;&gt; 2:
<span class="lineNum">    4429 </span><span class="lineNoCov">          0 :                 *out_reg = MC_SEQ_WR_CTL_D1_LP &gt;&gt; 2;</span>
<span class="lineNum">    4430 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">    4431 </span>            :         case MC_PMG_CMD_EMRS &gt;&gt; 2:
<span class="lineNum">    4432 </span><span class="lineNoCov">          0 :                 *out_reg = MC_SEQ_PMG_CMD_EMRS_LP &gt;&gt; 2;</span>
<span class="lineNum">    4433 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">    4434 </span>            :         case MC_PMG_CMD_MRS &gt;&gt; 2:
<span class="lineNum">    4435 </span><span class="lineNoCov">          0 :                 *out_reg = MC_SEQ_PMG_CMD_MRS_LP &gt;&gt; 2;</span>
<span class="lineNum">    4436 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">    4437 </span>            :         case MC_PMG_CMD_MRS1 &gt;&gt; 2:
<span class="lineNum">    4438 </span><span class="lineNoCov">          0 :                 *out_reg = MC_SEQ_PMG_CMD_MRS1_LP &gt;&gt; 2;</span>
<span class="lineNum">    4439 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">    4440 </span>            :         case MC_SEQ_PMG_TIMING &gt;&gt; 2:
<span class="lineNum">    4441 </span><span class="lineNoCov">          0 :                 *out_reg = MC_SEQ_PMG_TIMING_LP &gt;&gt; 2;</span>
<span class="lineNum">    4442 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">    4443 </span>            :         case MC_PMG_CMD_MRS2 &gt;&gt; 2:
<span class="lineNum">    4444 </span><span class="lineNoCov">          0 :                 *out_reg = MC_SEQ_PMG_CMD_MRS2_LP &gt;&gt; 2;</span>
<span class="lineNum">    4445 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">    4446 </span>            :         case MC_SEQ_WR_CTL_2 &gt;&gt; 2:
<span class="lineNum">    4447 </span><span class="lineNoCov">          0 :                 *out_reg = MC_SEQ_WR_CTL_2_LP &gt;&gt; 2;</span>
<span class="lineNum">    4448 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">    4449 </span>            :         default:
<span class="lineNum">    4450 </span>            :                 result = false;
<span class="lineNum">    4451 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">    4452 </span>            :         }
<span class="lineNum">    4453 </span>            : 
<span class="lineNum">    4454 </span><span class="lineNoCov">          0 :         return result;</span>
<a name="4455"><span class="lineNum">    4455 </span>            : }</a>
<span class="lineNum">    4456 </span>            : 
<span class="lineNum">    4457 </span><span class="lineNoCov">          0 : static void ci_set_valid_flag(struct ci_mc_reg_table *table)</span>
<span class="lineNum">    4458 </span>            : {
<span class="lineNum">    4459 </span>            :         u8 i, j;
<span class="lineNum">    4460 </span>            : 
<span class="lineNum">    4461 </span><span class="lineNoCov">          0 :         for (i = 0; i &lt; table-&gt;last; i++) {</span>
<span class="lineNum">    4462 </span><span class="lineNoCov">          0 :                 for (j = 1; j &lt; table-&gt;num_entries; j++) {</span>
<span class="lineNum">    4463 </span><span class="lineNoCov">          0 :                         if (table-&gt;mc_reg_table_entry[j-1].mc_data[i] !=</span>
<span class="lineNum">    4464 </span><span class="lineNoCov">          0 :                             table-&gt;mc_reg_table_entry[j].mc_data[i]) {</span>
<span class="lineNum">    4465 </span><span class="lineNoCov">          0 :                                 table-&gt;valid_flag |= 1 &lt;&lt; i;</span>
<span class="lineNum">    4466 </span><span class="lineNoCov">          0 :                                 break;</span>
<span class="lineNum">    4467 </span>            :                         }
<span class="lineNum">    4468 </span>            :                 }
<span class="lineNum">    4469 </span>            :         }
<a name="4470"><span class="lineNum">    4470 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    4471 </span>            : 
<span class="lineNum">    4472 </span><span class="lineNoCov">          0 : static void ci_set_s0_mc_reg_index(struct ci_mc_reg_table *table)</span>
<span class="lineNum">    4473 </span>            : {
<span class="lineNum">    4474 </span>            :         u32 i;
<span class="lineNum">    4475 </span><span class="lineNoCov">          0 :         u16 address;</span>
<span class="lineNum">    4476 </span>            : 
<span class="lineNum">    4477 </span><span class="lineNoCov">          0 :         for (i = 0; i &lt; table-&gt;last; i++) {</span>
<span class="lineNum">    4478 </span><span class="lineNoCov">          0 :                 table-&gt;mc_reg_address[i].s0 =</span>
<span class="lineNum">    4479 </span><span class="lineNoCov">          0 :                         ci_check_s0_mc_reg_index(table-&gt;mc_reg_address[i].s1, &amp;address) ?</span>
<span class="lineNum">    4480 </span><span class="lineNoCov">          0 :                         address : table-&gt;mc_reg_address[i].s1;</span>
<span class="lineNum">    4481 </span>            :         }
<a name="4482"><span class="lineNum">    4482 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    4483 </span>            : 
<span class="lineNum">    4484 </span><span class="lineNoCov">          0 : static int ci_copy_vbios_mc_reg_table(const struct atom_mc_reg_table *table,</span>
<span class="lineNum">    4485 </span>            :                                       struct ci_mc_reg_table *ci_table)
<span class="lineNum">    4486 </span>            : {
<span class="lineNum">    4487 </span>            :         u8 i, j;
<span class="lineNum">    4488 </span>            : 
<span class="lineNum">    4489 </span><span class="lineNoCov">          0 :         if (table-&gt;last &gt; SMU7_DISCRETE_MC_REGISTER_ARRAY_SIZE)</span>
<span class="lineNum">    4490 </span><span class="lineNoCov">          0 :                 return -EINVAL;</span>
<span class="lineNum">    4491 </span><span class="lineNoCov">          0 :         if (table-&gt;num_entries &gt; MAX_AC_TIMING_ENTRIES)</span>
<span class="lineNum">    4492 </span><span class="lineNoCov">          0 :                 return -EINVAL;</span>
<span class="lineNum">    4493 </span>            : 
<span class="lineNum">    4494 </span><span class="lineNoCov">          0 :         for (i = 0; i &lt; table-&gt;last; i++)</span>
<span class="lineNum">    4495 </span><span class="lineNoCov">          0 :                 ci_table-&gt;mc_reg_address[i].s1 = table-&gt;mc_reg_address[i].s1;</span>
<span class="lineNum">    4496 </span>            : 
<span class="lineNum">    4497 </span><span class="lineNoCov">          0 :         ci_table-&gt;last = table-&gt;last;</span>
<span class="lineNum">    4498 </span>            : 
<span class="lineNum">    4499 </span><span class="lineNoCov">          0 :         for (i = 0; i &lt; table-&gt;num_entries; i++) {</span>
<span class="lineNum">    4500 </span><span class="lineNoCov">          0 :                 ci_table-&gt;mc_reg_table_entry[i].mclk_max =</span>
<span class="lineNum">    4501 </span><span class="lineNoCov">          0 :                         table-&gt;mc_reg_table_entry[i].mclk_max;</span>
<span class="lineNum">    4502 </span><span class="lineNoCov">          0 :                 for (j = 0; j &lt; table-&gt;last; j++)</span>
<span class="lineNum">    4503 </span><span class="lineNoCov">          0 :                         ci_table-&gt;mc_reg_table_entry[i].mc_data[j] =</span>
<span class="lineNum">    4504 </span><span class="lineNoCov">          0 :                                 table-&gt;mc_reg_table_entry[i].mc_data[j];</span>
<span class="lineNum">    4505 </span>            :         }
<span class="lineNum">    4506 </span><span class="lineNoCov">          0 :         ci_table-&gt;num_entries = table-&gt;num_entries;</span>
<span class="lineNum">    4507 </span>            : 
<span class="lineNum">    4508 </span><span class="lineNoCov">          0 :         return 0;</span>
<a name="4509"><span class="lineNum">    4509 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    4510 </span>            : 
<span class="lineNum">    4511 </span><span class="lineNoCov">          0 : static int ci_register_patching_mc_seq(struct radeon_device *rdev,</span>
<span class="lineNum">    4512 </span>            :                                        struct ci_mc_reg_table *table)
<span class="lineNum">    4513 </span>            : {
<span class="lineNum">    4514 </span>            :         u8 i, k;
<span class="lineNum">    4515 </span>            :         u32 tmp;
<span class="lineNum">    4516 </span>            :         bool patch;
<span class="lineNum">    4517 </span>            : 
<span class="lineNum">    4518 </span><span class="lineNoCov">          0 :         tmp = RREG32(MC_SEQ_MISC0);</span>
<span class="lineNum">    4519 </span><span class="lineNoCov">          0 :         patch = ((tmp &amp; 0x0000f00) == 0x300) ? true : false;</span>
<span class="lineNum">    4520 </span>            : 
<span class="lineNum">    4521 </span><span class="lineNoCov">          0 :         if (patch &amp;&amp;</span>
<span class="lineNum">    4522 </span><span class="lineNoCov">          0 :             ((rdev-&gt;pdev-&gt;device == 0x67B0) ||</span>
<span class="lineNum">    4523 </span><span class="lineNoCov">          0 :              (rdev-&gt;pdev-&gt;device == 0x67B1))) {</span>
<span class="lineNum">    4524 </span><span class="lineNoCov">          0 :                 for (i = 0; i &lt; table-&gt;last; i++) {</span>
<span class="lineNum">    4525 </span><span class="lineNoCov">          0 :                         if (table-&gt;last &gt;= SMU7_DISCRETE_MC_REGISTER_ARRAY_SIZE)</span>
<span class="lineNum">    4526 </span><span class="lineNoCov">          0 :                                 return -EINVAL;</span>
<span class="lineNum">    4527 </span><span class="lineNoCov">          0 :                         switch(table-&gt;mc_reg_address[i].s1 &gt;&gt; 2) {</span>
<span class="lineNum">    4528 </span>            :                         case MC_SEQ_MISC1:
<span class="lineNum">    4529 </span><span class="lineNoCov">          0 :                                 for (k = 0; k &lt; table-&gt;num_entries; k++) {</span>
<span class="lineNum">    4530 </span><span class="lineNoCov">          0 :                                         if ((table-&gt;mc_reg_table_entry[k].mclk_max == 125000) ||</span>
<span class="lineNum">    4531 </span><span class="lineNoCov">          0 :                                             (table-&gt;mc_reg_table_entry[k].mclk_max == 137500))</span>
<span class="lineNum">    4532 </span><span class="lineNoCov">          0 :                                                 table-&gt;mc_reg_table_entry[k].mc_data[i] =</span>
<span class="lineNum">    4533 </span><span class="lineNoCov">          0 :                                                         (table-&gt;mc_reg_table_entry[k].mc_data[i] &amp; 0xFFFFFFF8) |</span>
<span class="lineNum">    4534 </span>            :                                                         0x00000007;
<span class="lineNum">    4535 </span>            :                                 }
<span class="lineNum">    4536 </span>            :                                 break;
<span class="lineNum">    4537 </span>            :                         case MC_SEQ_WR_CTL_D0:
<span class="lineNum">    4538 </span><span class="lineNoCov">          0 :                                 for (k = 0; k &lt; table-&gt;num_entries; k++) {</span>
<span class="lineNum">    4539 </span><span class="lineNoCov">          0 :                                         if ((table-&gt;mc_reg_table_entry[k].mclk_max == 125000) ||</span>
<span class="lineNum">    4540 </span><span class="lineNoCov">          0 :                                             (table-&gt;mc_reg_table_entry[k].mclk_max == 137500))</span>
<span class="lineNum">    4541 </span><span class="lineNoCov">          0 :                                                 table-&gt;mc_reg_table_entry[k].mc_data[i] =</span>
<span class="lineNum">    4542 </span><span class="lineNoCov">          0 :                                                         (table-&gt;mc_reg_table_entry[k].mc_data[i] &amp; 0xFFFF0F00) |</span>
<span class="lineNum">    4543 </span>            :                                                         0x0000D0DD;
<span class="lineNum">    4544 </span>            :                                 }
<span class="lineNum">    4545 </span>            :                                 break;
<span class="lineNum">    4546 </span>            :                         case MC_SEQ_WR_CTL_D1:
<span class="lineNum">    4547 </span><span class="lineNoCov">          0 :                                 for (k = 0; k &lt; table-&gt;num_entries; k++) {</span>
<span class="lineNum">    4548 </span><span class="lineNoCov">          0 :                                         if ((table-&gt;mc_reg_table_entry[k].mclk_max == 125000) ||</span>
<span class="lineNum">    4549 </span><span class="lineNoCov">          0 :                                             (table-&gt;mc_reg_table_entry[k].mclk_max == 137500))</span>
<span class="lineNum">    4550 </span><span class="lineNoCov">          0 :                                                 table-&gt;mc_reg_table_entry[k].mc_data[i] =</span>
<span class="lineNum">    4551 </span><span class="lineNoCov">          0 :                                                         (table-&gt;mc_reg_table_entry[k].mc_data[i] &amp; 0xFFFF0F00) |</span>
<span class="lineNum">    4552 </span>            :                                                         0x0000D0DD;
<span class="lineNum">    4553 </span>            :                                 }
<span class="lineNum">    4554 </span>            :                                 break;
<span class="lineNum">    4555 </span>            :                         case MC_SEQ_WR_CTL_2:
<span class="lineNum">    4556 </span><span class="lineNoCov">          0 :                                 for (k = 0; k &lt; table-&gt;num_entries; k++) {</span>
<span class="lineNum">    4557 </span><span class="lineNoCov">          0 :                                         if ((table-&gt;mc_reg_table_entry[k].mclk_max == 125000) ||</span>
<span class="lineNum">    4558 </span><span class="lineNoCov">          0 :                                             (table-&gt;mc_reg_table_entry[k].mclk_max == 137500))</span>
<span class="lineNum">    4559 </span><span class="lineNoCov">          0 :                                                 table-&gt;mc_reg_table_entry[k].mc_data[i] = 0;</span>
<span class="lineNum">    4560 </span>            :                                 }
<span class="lineNum">    4561 </span>            :                                 break;
<span class="lineNum">    4562 </span>            :                         case MC_SEQ_CAS_TIMING:
<span class="lineNum">    4563 </span><span class="lineNoCov">          0 :                                 for (k = 0; k &lt; table-&gt;num_entries; k++) {</span>
<span class="lineNum">    4564 </span><span class="lineNoCov">          0 :                                         if (table-&gt;mc_reg_table_entry[k].mclk_max == 125000)</span>
<span class="lineNum">    4565 </span><span class="lineNoCov">          0 :                                                 table-&gt;mc_reg_table_entry[k].mc_data[i] =</span>
<span class="lineNum">    4566 </span><span class="lineNoCov">          0 :                                                         (table-&gt;mc_reg_table_entry[k].mc_data[i] &amp; 0xFFE0FE0F) |</span>
<span class="lineNum">    4567 </span>            :                                                         0x000C0140;
<span class="lineNum">    4568 </span><span class="lineNoCov">          0 :                                         else if (table-&gt;mc_reg_table_entry[k].mclk_max == 137500)</span>
<span class="lineNum">    4569 </span><span class="lineNoCov">          0 :                                                 table-&gt;mc_reg_table_entry[k].mc_data[i] =</span>
<span class="lineNum">    4570 </span><span class="lineNoCov">          0 :                                                         (table-&gt;mc_reg_table_entry[k].mc_data[i] &amp; 0xFFE0FE0F) |</span>
<span class="lineNum">    4571 </span>            :                                                         0x000C0150;
<span class="lineNum">    4572 </span>            :                                 }
<span class="lineNum">    4573 </span>            :                                 break;
<span class="lineNum">    4574 </span>            :                         case MC_SEQ_MISC_TIMING:
<span class="lineNum">    4575 </span><span class="lineNoCov">          0 :                                 for (k = 0; k &lt; table-&gt;num_entries; k++) {</span>
<span class="lineNum">    4576 </span><span class="lineNoCov">          0 :                                         if (table-&gt;mc_reg_table_entry[k].mclk_max == 125000)</span>
<span class="lineNum">    4577 </span><span class="lineNoCov">          0 :                                                 table-&gt;mc_reg_table_entry[k].mc_data[i] =</span>
<span class="lineNum">    4578 </span><span class="lineNoCov">          0 :                                                         (table-&gt;mc_reg_table_entry[k].mc_data[i] &amp; 0xFFFFFFE0) |</span>
<span class="lineNum">    4579 </span>            :                                                         0x00000030;
<span class="lineNum">    4580 </span><span class="lineNoCov">          0 :                                         else if (table-&gt;mc_reg_table_entry[k].mclk_max == 137500)</span>
<span class="lineNum">    4581 </span><span class="lineNoCov">          0 :                                                 table-&gt;mc_reg_table_entry[k].mc_data[i] =</span>
<span class="lineNum">    4582 </span><span class="lineNoCov">          0 :                                                         (table-&gt;mc_reg_table_entry[k].mc_data[i] &amp; 0xFFFFFFE0) |</span>
<span class="lineNum">    4583 </span>            :                                                         0x00000035;
<span class="lineNum">    4584 </span>            :                                 }
<span class="lineNum">    4585 </span>            :                                 break;
<span class="lineNum">    4586 </span>            :                         default:
<span class="lineNum">    4587 </span>            :                                 break;
<span class="lineNum">    4588 </span>            :                         }
<span class="lineNum">    4589 </span>            :                 }
<span class="lineNum">    4590 </span>            : 
<span class="lineNum">    4591 </span><span class="lineNoCov">          0 :                 WREG32(MC_SEQ_IO_DEBUG_INDEX, 3);</span>
<span class="lineNum">    4592 </span><span class="lineNoCov">          0 :                 tmp = RREG32(MC_SEQ_IO_DEBUG_DATA);</span>
<span class="lineNum">    4593 </span><span class="lineNoCov">          0 :                 tmp = (tmp &amp; 0xFFF8FFFF) | (1 &lt;&lt; 16);</span>
<span class="lineNum">    4594 </span><span class="lineNoCov">          0 :                 WREG32(MC_SEQ_IO_DEBUG_INDEX, 3);</span>
<span class="lineNum">    4595 </span><span class="lineNoCov">          0 :                 WREG32(MC_SEQ_IO_DEBUG_DATA, tmp);</span>
<span class="lineNum">    4596 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">    4597 </span>            : 
<span class="lineNum">    4598 </span><span class="lineNoCov">          0 :         return 0;</span>
<a name="4599"><span class="lineNum">    4599 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    4600 </span>            : 
<span class="lineNum">    4601 </span><span class="lineNoCov">          0 : static int ci_initialize_mc_reg_table(struct radeon_device *rdev)</span>
<span class="lineNum">    4602 </span>            : {
<span class="lineNum">    4603 </span><span class="lineNoCov">          0 :         struct ci_power_info *pi = ci_get_pi(rdev);</span>
<span class="lineNum">    4604 </span>            :         struct atom_mc_reg_table *table;
<span class="lineNum">    4605 </span><span class="lineNoCov">          0 :         struct ci_mc_reg_table *ci_table = &amp;pi-&gt;mc_reg_table;</span>
<span class="lineNum">    4606 </span><span class="lineNoCov">          0 :         u8 module_index = rv770_get_memory_module_index(rdev);</span>
<span class="lineNum">    4607 </span>            :         int ret;
<span class="lineNum">    4608 </span>            : 
<span class="lineNum">    4609 </span><span class="lineNoCov">          0 :         table = kzalloc(sizeof(struct atom_mc_reg_table), GFP_KERNEL);</span>
<span class="lineNum">    4610 </span><span class="lineNoCov">          0 :         if (!table)</span>
<span class="lineNum">    4611 </span><span class="lineNoCov">          0 :                 return -ENOMEM;</span>
<span class="lineNum">    4612 </span>            : 
<span class="lineNum">    4613 </span><span class="lineNoCov">          0 :         WREG32(MC_SEQ_RAS_TIMING_LP, RREG32(MC_SEQ_RAS_TIMING));</span>
<span class="lineNum">    4614 </span><span class="lineNoCov">          0 :         WREG32(MC_SEQ_CAS_TIMING_LP, RREG32(MC_SEQ_CAS_TIMING));</span>
<span class="lineNum">    4615 </span><span class="lineNoCov">          0 :         WREG32(MC_SEQ_DLL_STBY_LP, RREG32(MC_SEQ_DLL_STBY));</span>
<span class="lineNum">    4616 </span><span class="lineNoCov">          0 :         WREG32(MC_SEQ_G5PDX_CMD0_LP, RREG32(MC_SEQ_G5PDX_CMD0));</span>
<span class="lineNum">    4617 </span><span class="lineNoCov">          0 :         WREG32(MC_SEQ_G5PDX_CMD1_LP, RREG32(MC_SEQ_G5PDX_CMD1));</span>
<span class="lineNum">    4618 </span><span class="lineNoCov">          0 :         WREG32(MC_SEQ_G5PDX_CTRL_LP, RREG32(MC_SEQ_G5PDX_CTRL));</span>
<span class="lineNum">    4619 </span><span class="lineNoCov">          0 :         WREG32(MC_SEQ_PMG_DVS_CMD_LP, RREG32(MC_SEQ_PMG_DVS_CMD));</span>
<span class="lineNum">    4620 </span><span class="lineNoCov">          0 :         WREG32(MC_SEQ_PMG_DVS_CTL_LP, RREG32(MC_SEQ_PMG_DVS_CTL));</span>
<span class="lineNum">    4621 </span><span class="lineNoCov">          0 :         WREG32(MC_SEQ_MISC_TIMING_LP, RREG32(MC_SEQ_MISC_TIMING));</span>
<span class="lineNum">    4622 </span><span class="lineNoCov">          0 :         WREG32(MC_SEQ_MISC_TIMING2_LP, RREG32(MC_SEQ_MISC_TIMING2));</span>
<span class="lineNum">    4623 </span><span class="lineNoCov">          0 :         WREG32(MC_SEQ_PMG_CMD_EMRS_LP, RREG32(MC_PMG_CMD_EMRS));</span>
<span class="lineNum">    4624 </span><span class="lineNoCov">          0 :         WREG32(MC_SEQ_PMG_CMD_MRS_LP, RREG32(MC_PMG_CMD_MRS));</span>
<span class="lineNum">    4625 </span><span class="lineNoCov">          0 :         WREG32(MC_SEQ_PMG_CMD_MRS1_LP, RREG32(MC_PMG_CMD_MRS1));</span>
<span class="lineNum">    4626 </span><span class="lineNoCov">          0 :         WREG32(MC_SEQ_WR_CTL_D0_LP, RREG32(MC_SEQ_WR_CTL_D0));</span>
<span class="lineNum">    4627 </span><span class="lineNoCov">          0 :         WREG32(MC_SEQ_WR_CTL_D1_LP, RREG32(MC_SEQ_WR_CTL_D1));</span>
<span class="lineNum">    4628 </span><span class="lineNoCov">          0 :         WREG32(MC_SEQ_RD_CTL_D0_LP, RREG32(MC_SEQ_RD_CTL_D0));</span>
<span class="lineNum">    4629 </span><span class="lineNoCov">          0 :         WREG32(MC_SEQ_RD_CTL_D1_LP, RREG32(MC_SEQ_RD_CTL_D1));</span>
<span class="lineNum">    4630 </span><span class="lineNoCov">          0 :         WREG32(MC_SEQ_PMG_TIMING_LP, RREG32(MC_SEQ_PMG_TIMING));</span>
<span class="lineNum">    4631 </span><span class="lineNoCov">          0 :         WREG32(MC_SEQ_PMG_CMD_MRS2_LP, RREG32(MC_PMG_CMD_MRS2));</span>
<span class="lineNum">    4632 </span><span class="lineNoCov">          0 :         WREG32(MC_SEQ_WR_CTL_2_LP, RREG32(MC_SEQ_WR_CTL_2));</span>
<span class="lineNum">    4633 </span>            : 
<span class="lineNum">    4634 </span><span class="lineNoCov">          0 :         ret = radeon_atom_init_mc_reg_table(rdev, module_index, table);</span>
<span class="lineNum">    4635 </span><span class="lineNoCov">          0 :         if (ret)</span>
<span class="lineNum">    4636 </span>            :                 goto init_mc_done;
<span class="lineNum">    4637 </span>            : 
<span class="lineNum">    4638 </span><span class="lineNoCov">          0 :         ret = ci_copy_vbios_mc_reg_table(table, ci_table);</span>
<span class="lineNum">    4639 </span><span class="lineNoCov">          0 :         if (ret)</span>
<span class="lineNum">    4640 </span>            :                 goto init_mc_done;
<span class="lineNum">    4641 </span>            : 
<span class="lineNum">    4642 </span><span class="lineNoCov">          0 :         ci_set_s0_mc_reg_index(ci_table);</span>
<span class="lineNum">    4643 </span>            : 
<span class="lineNum">    4644 </span><span class="lineNoCov">          0 :         ret = ci_register_patching_mc_seq(rdev, ci_table);</span>
<span class="lineNum">    4645 </span><span class="lineNoCov">          0 :         if (ret)</span>
<span class="lineNum">    4646 </span>            :                 goto init_mc_done;
<span class="lineNum">    4647 </span>            : 
<span class="lineNum">    4648 </span><span class="lineNoCov">          0 :         ret = ci_set_mc_special_registers(rdev, ci_table);</span>
<span class="lineNum">    4649 </span><span class="lineNoCov">          0 :         if (ret)</span>
<span class="lineNum">    4650 </span>            :                 goto init_mc_done;
<span class="lineNum">    4651 </span>            : 
<span class="lineNum">    4652 </span><span class="lineNoCov">          0 :         ci_set_valid_flag(ci_table);</span>
<span class="lineNum">    4653 </span>            : 
<span class="lineNum">    4654 </span>            : init_mc_done:
<span class="lineNum">    4655 </span><span class="lineNoCov">          0 :         kfree(table);</span>
<span class="lineNum">    4656 </span>            : 
<span class="lineNum">    4657 </span><span class="lineNoCov">          0 :         return ret;</span>
<a name="4658"><span class="lineNum">    4658 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    4659 </span>            : 
<span class="lineNum">    4660 </span><span class="lineNoCov">          0 : static int ci_populate_mc_reg_addresses(struct radeon_device *rdev,</span>
<span class="lineNum">    4661 </span>            :                                         SMU7_Discrete_MCRegisters *mc_reg_table)
<span class="lineNum">    4662 </span>            : {
<span class="lineNum">    4663 </span><span class="lineNoCov">          0 :         struct ci_power_info *pi = ci_get_pi(rdev);</span>
<span class="lineNum">    4664 </span>            :         u32 i, j;
<span class="lineNum">    4665 </span>            : 
<span class="lineNum">    4666 </span><span class="lineNoCov">          0 :         for (i = 0, j = 0; j &lt; pi-&gt;mc_reg_table.last; j++) {</span>
<span class="lineNum">    4667 </span><span class="lineNoCov">          0 :                 if (pi-&gt;mc_reg_table.valid_flag &amp; (1 &lt;&lt; j)) {</span>
<span class="lineNum">    4668 </span><span class="lineNoCov">          0 :                         if (i &gt;= SMU7_DISCRETE_MC_REGISTER_ARRAY_SIZE)</span>
<span class="lineNum">    4669 </span><span class="lineNoCov">          0 :                                 return -EINVAL;</span>
<span class="lineNum">    4670 </span><span class="lineNoCov">          0 :                         mc_reg_table-&gt;address[i].s0 = cpu_to_be16(pi-&gt;mc_reg_table.mc_reg_address[j].s0);</span>
<span class="lineNum">    4671 </span><span class="lineNoCov">          0 :                         mc_reg_table-&gt;address[i].s1 = cpu_to_be16(pi-&gt;mc_reg_table.mc_reg_address[j].s1);</span>
<span class="lineNum">    4672 </span><span class="lineNoCov">          0 :                         i++;</span>
<span class="lineNum">    4673 </span><span class="lineNoCov">          0 :                 }</span>
<span class="lineNum">    4674 </span>            :         }
<span class="lineNum">    4675 </span>            : 
<span class="lineNum">    4676 </span><span class="lineNoCov">          0 :         mc_reg_table-&gt;last = (u8)i;</span>
<span class="lineNum">    4677 </span>            : 
<span class="lineNum">    4678 </span><span class="lineNoCov">          0 :         return 0;</span>
<a name="4679"><span class="lineNum">    4679 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    4680 </span>            : 
<span class="lineNum">    4681 </span><span class="lineNoCov">          0 : static void ci_convert_mc_registers(const struct ci_mc_reg_entry *entry,</span>
<span class="lineNum">    4682 </span>            :                                     SMU7_Discrete_MCRegisterSet *data,
<span class="lineNum">    4683 </span>            :                                     u32 num_entries, u32 valid_flag)
<span class="lineNum">    4684 </span>            : {
<span class="lineNum">    4685 </span>            :         u32 i, j;
<span class="lineNum">    4686 </span>            : 
<span class="lineNum">    4687 </span><span class="lineNoCov">          0 :         for (i = 0, j = 0; j &lt; num_entries; j++) {</span>
<span class="lineNum">    4688 </span><span class="lineNoCov">          0 :                 if (valid_flag &amp; (1 &lt;&lt; j)) {</span>
<span class="lineNum">    4689 </span><span class="lineNoCov">          0 :                         data-&gt;value[i] = cpu_to_be32(entry-&gt;mc_data[j]);</span>
<span class="lineNum">    4690 </span><span class="lineNoCov">          0 :                         i++;</span>
<span class="lineNum">    4691 </span><span class="lineNoCov">          0 :                 }</span>
<span class="lineNum">    4692 </span>            :         }
<a name="4693"><span class="lineNum">    4693 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    4694 </span>            : 
<span class="lineNum">    4695 </span><span class="lineNoCov">          0 : static void ci_convert_mc_reg_table_entry_to_smc(struct radeon_device *rdev,</span>
<span class="lineNum">    4696 </span>            :                                                  const u32 memory_clock,
<span class="lineNum">    4697 </span>            :                                                  SMU7_Discrete_MCRegisterSet *mc_reg_table_data)
<span class="lineNum">    4698 </span>            : {
<span class="lineNum">    4699 </span><span class="lineNoCov">          0 :         struct ci_power_info *pi = ci_get_pi(rdev);</span>
<span class="lineNum">    4700 </span>            :         u32 i = 0;
<span class="lineNum">    4701 </span>            : 
<span class="lineNum">    4702 </span><span class="lineNoCov">          0 :         for(i = 0; i &lt; pi-&gt;mc_reg_table.num_entries; i++) {</span>
<span class="lineNum">    4703 </span><span class="lineNoCov">          0 :                 if (memory_clock &lt;= pi-&gt;mc_reg_table.mc_reg_table_entry[i].mclk_max)</span>
<span class="lineNum">    4704 </span>            :                         break;
<span class="lineNum">    4705 </span>            :         }
<span class="lineNum">    4706 </span>            : 
<span class="lineNum">    4707 </span><span class="lineNoCov">          0 :         if ((i == pi-&gt;mc_reg_table.num_entries) &amp;&amp; (i &gt; 0))</span>
<span class="lineNum">    4708 </span><span class="lineNoCov">          0 :                 --i;</span>
<span class="lineNum">    4709 </span>            : 
<span class="lineNum">    4710 </span><span class="lineNoCov">          0 :         ci_convert_mc_registers(&amp;pi-&gt;mc_reg_table.mc_reg_table_entry[i],</span>
<span class="lineNum">    4711 </span><span class="lineNoCov">          0 :                                 mc_reg_table_data, pi-&gt;mc_reg_table.last,</span>
<span class="lineNum">    4712 </span><span class="lineNoCov">          0 :                                 pi-&gt;mc_reg_table.valid_flag);</span>
<a name="4713"><span class="lineNum">    4713 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    4714 </span>            : 
<span class="lineNum">    4715 </span><span class="lineNoCov">          0 : static void ci_convert_mc_reg_table_to_smc(struct radeon_device *rdev,</span>
<span class="lineNum">    4716 </span>            :                                            SMU7_Discrete_MCRegisters *mc_reg_table)
<span class="lineNum">    4717 </span>            : {
<span class="lineNum">    4718 </span><span class="lineNoCov">          0 :         struct ci_power_info *pi = ci_get_pi(rdev);</span>
<span class="lineNum">    4719 </span>            :         u32 i;
<span class="lineNum">    4720 </span>            : 
<span class="lineNum">    4721 </span><span class="lineNoCov">          0 :         for (i = 0; i &lt; pi-&gt;dpm_table.mclk_table.count; i++)</span>
<span class="lineNum">    4722 </span><span class="lineNoCov">          0 :                 ci_convert_mc_reg_table_entry_to_smc(rdev,</span>
<span class="lineNum">    4723 </span><span class="lineNoCov">          0 :                                                      pi-&gt;dpm_table.mclk_table.dpm_levels[i].value,</span>
<span class="lineNum">    4724 </span><span class="lineNoCov">          0 :                                                      &amp;mc_reg_table-&gt;data[i]);</span>
<a name="4725"><span class="lineNum">    4725 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    4726 </span>            : 
<span class="lineNum">    4727 </span><span class="lineNoCov">          0 : static int ci_populate_initial_mc_reg_table(struct radeon_device *rdev)</span>
<span class="lineNum">    4728 </span>            : {
<span class="lineNum">    4729 </span><span class="lineNoCov">          0 :         struct ci_power_info *pi = ci_get_pi(rdev);</span>
<span class="lineNum">    4730 </span>            :         int ret;
<span class="lineNum">    4731 </span>            : 
<span class="lineNum">    4732 </span><span class="lineNoCov">          0 :         memset(&amp;pi-&gt;smc_mc_reg_table, 0, sizeof(SMU7_Discrete_MCRegisters));</span>
<span class="lineNum">    4733 </span>            : 
<span class="lineNum">    4734 </span><span class="lineNoCov">          0 :         ret = ci_populate_mc_reg_addresses(rdev, &amp;pi-&gt;smc_mc_reg_table);</span>
<span class="lineNum">    4735 </span><span class="lineNoCov">          0 :         if (ret)</span>
<span class="lineNum">    4736 </span><span class="lineNoCov">          0 :                 return ret;</span>
<span class="lineNum">    4737 </span><span class="lineNoCov">          0 :         ci_convert_mc_reg_table_to_smc(rdev, &amp;pi-&gt;smc_mc_reg_table);</span>
<span class="lineNum">    4738 </span>            : 
<span class="lineNum">    4739 </span><span class="lineNoCov">          0 :         return ci_copy_bytes_to_smc(rdev,</span>
<span class="lineNum">    4740 </span><span class="lineNoCov">          0 :                                     pi-&gt;mc_reg_table_start,</span>
<span class="lineNum">    4741 </span>            :                                     (u8 *)&amp;pi-&gt;smc_mc_reg_table,
<span class="lineNum">    4742 </span>            :                                     sizeof(SMU7_Discrete_MCRegisters),
<span class="lineNum">    4743 </span><span class="lineNoCov">          0 :                                     pi-&gt;sram_end);</span>
<a name="4744"><span class="lineNum">    4744 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    4745 </span>            : 
<span class="lineNum">    4746 </span><span class="lineNoCov">          0 : static int ci_update_and_upload_mc_reg_table(struct radeon_device *rdev)</span>
<span class="lineNum">    4747 </span>            : {
<span class="lineNum">    4748 </span><span class="lineNoCov">          0 :         struct ci_power_info *pi = ci_get_pi(rdev);</span>
<span class="lineNum">    4749 </span>            : 
<span class="lineNum">    4750 </span><span class="lineNoCov">          0 :         if (!(pi-&gt;need_update_smu7_dpm_table &amp; DPMTABLE_OD_UPDATE_MCLK))</span>
<span class="lineNum">    4751 </span><span class="lineNoCov">          0 :                 return 0;</span>
<span class="lineNum">    4752 </span>            : 
<span class="lineNum">    4753 </span><span class="lineNoCov">          0 :         memset(&amp;pi-&gt;smc_mc_reg_table, 0, sizeof(SMU7_Discrete_MCRegisters));</span>
<span class="lineNum">    4754 </span>            : 
<span class="lineNum">    4755 </span><span class="lineNoCov">          0 :         ci_convert_mc_reg_table_to_smc(rdev, &amp;pi-&gt;smc_mc_reg_table);</span>
<span class="lineNum">    4756 </span>            : 
<span class="lineNum">    4757 </span><span class="lineNoCov">          0 :         return ci_copy_bytes_to_smc(rdev,</span>
<span class="lineNum">    4758 </span><span class="lineNoCov">          0 :                                     pi-&gt;mc_reg_table_start +</span>
<span class="lineNum">    4759 </span>            :                                     offsetof(SMU7_Discrete_MCRegisters, data[0]),
<span class="lineNum">    4760 </span><span class="lineNoCov">          0 :                                     (u8 *)&amp;pi-&gt;smc_mc_reg_table.data[0],</span>
<span class="lineNum">    4761 </span><span class="lineNoCov">          0 :                                     sizeof(SMU7_Discrete_MCRegisterSet) *</span>
<span class="lineNum">    4762 </span><span class="lineNoCov">          0 :                                     pi-&gt;dpm_table.mclk_table.count,</span>
<span class="lineNum">    4763 </span><span class="lineNoCov">          0 :                                     pi-&gt;sram_end);</span>
<a name="4764"><span class="lineNum">    4764 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    4765 </span>            : 
<span class="lineNum">    4766 </span><span class="lineNoCov">          0 : static void ci_enable_voltage_control(struct radeon_device *rdev)</span>
<span class="lineNum">    4767 </span>            : {
<span class="lineNum">    4768 </span><span class="lineNoCov">          0 :         u32 tmp = RREG32_SMC(GENERAL_PWRMGT);</span>
<span class="lineNum">    4769 </span>            : 
<span class="lineNum">    4770 </span><span class="lineNoCov">          0 :         tmp |= VOLT_PWRMGT_EN;</span>
<span class="lineNum">    4771 </span><span class="lineNoCov">          0 :         WREG32_SMC(GENERAL_PWRMGT, tmp);</span>
<a name="4772"><span class="lineNum">    4772 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    4773 </span>            : 
<span class="lineNum">    4774 </span><span class="lineNoCov">          0 : static enum radeon_pcie_gen ci_get_maximum_link_speed(struct radeon_device *rdev,</span>
<span class="lineNum">    4775 </span>            :                                                       struct radeon_ps *radeon_state)
<span class="lineNum">    4776 </span>            : {
<span class="lineNum">    4777 </span><span class="lineNoCov">          0 :         struct ci_ps *state = ci_get_ps(radeon_state);</span>
<span class="lineNum">    4778 </span>            :         int i;
<span class="lineNum">    4779 </span>            :         u16 pcie_speed, max_speed = 0;
<span class="lineNum">    4780 </span>            : 
<span class="lineNum">    4781 </span><span class="lineNoCov">          0 :         for (i = 0; i &lt; state-&gt;performance_level_count; i++) {</span>
<span class="lineNum">    4782 </span><span class="lineNoCov">          0 :                 pcie_speed = state-&gt;performance_levels[i].pcie_gen;</span>
<span class="lineNum">    4783 </span><span class="lineNoCov">          0 :                 if (max_speed &lt; pcie_speed)</span>
<span class="lineNum">    4784 </span><span class="lineNoCov">          0 :                         max_speed = pcie_speed;</span>
<span class="lineNum">    4785 </span>            :         }
<span class="lineNum">    4786 </span>            : 
<span class="lineNum">    4787 </span><span class="lineNoCov">          0 :         return max_speed;</span>
<a name="4788"><span class="lineNum">    4788 </span>            : }</a>
<span class="lineNum">    4789 </span>            : 
<span class="lineNum">    4790 </span><span class="lineNoCov">          0 : static u16 ci_get_current_pcie_speed(struct radeon_device *rdev)</span>
<span class="lineNum">    4791 </span>            : {
<span class="lineNum">    4792 </span>            :         u32 speed_cntl = 0;
<span class="lineNum">    4793 </span>            : 
<span class="lineNum">    4794 </span><span class="lineNoCov">          0 :         speed_cntl = RREG32_PCIE_PORT(PCIE_LC_SPEED_CNTL) &amp; LC_CURRENT_DATA_RATE_MASK;</span>
<span class="lineNum">    4795 </span><span class="lineNoCov">          0 :         speed_cntl &gt;&gt;= LC_CURRENT_DATA_RATE_SHIFT;</span>
<span class="lineNum">    4796 </span>            : 
<span class="lineNum">    4797 </span><span class="lineNoCov">          0 :         return (u16)speed_cntl;</span>
<a name="4798"><span class="lineNum">    4798 </span>            : }</a>
<span class="lineNum">    4799 </span>            : 
<span class="lineNum">    4800 </span><span class="lineNoCov">          0 : static int ci_get_current_pcie_lane_number(struct radeon_device *rdev)</span>
<span class="lineNum">    4801 </span>            : {
<span class="lineNum">    4802 </span>            :         u32 link_width = 0;
<span class="lineNum">    4803 </span>            : 
<span class="lineNum">    4804 </span><span class="lineNoCov">          0 :         link_width = RREG32_PCIE_PORT(PCIE_LC_LINK_WIDTH_CNTL) &amp; LC_LINK_WIDTH_RD_MASK;</span>
<span class="lineNum">    4805 </span><span class="lineNoCov">          0 :         link_width &gt;&gt;= LC_LINK_WIDTH_RD_SHIFT;</span>
<span class="lineNum">    4806 </span>            : 
<span class="lineNum">    4807 </span><span class="lineNoCov">          0 :         switch (link_width) {</span>
<span class="lineNum">    4808 </span>            :         case RADEON_PCIE_LC_LINK_WIDTH_X1:
<span class="lineNum">    4809 </span><span class="lineNoCov">          0 :                 return 1;</span>
<span class="lineNum">    4810 </span>            :         case RADEON_PCIE_LC_LINK_WIDTH_X2:
<span class="lineNum">    4811 </span><span class="lineNoCov">          0 :                 return 2;</span>
<span class="lineNum">    4812 </span>            :         case RADEON_PCIE_LC_LINK_WIDTH_X4:
<span class="lineNum">    4813 </span><span class="lineNoCov">          0 :                 return 4;</span>
<span class="lineNum">    4814 </span>            :         case RADEON_PCIE_LC_LINK_WIDTH_X8:
<span class="lineNum">    4815 </span><span class="lineNoCov">          0 :                 return 8;</span>
<span class="lineNum">    4816 </span>            :         case RADEON_PCIE_LC_LINK_WIDTH_X12:
<span class="lineNum">    4817 </span>            :                 /* not actually supported */
<span class="lineNum">    4818 </span><span class="lineNoCov">          0 :                 return 12;</span>
<span class="lineNum">    4819 </span>            :         case RADEON_PCIE_LC_LINK_WIDTH_X0:
<span class="lineNum">    4820 </span>            :         case RADEON_PCIE_LC_LINK_WIDTH_X16:
<span class="lineNum">    4821 </span>            :         default:
<span class="lineNum">    4822 </span><span class="lineNoCov">          0 :                 return 16;</span>
<span class="lineNum">    4823 </span>            :         }
<a name="4824"><span class="lineNum">    4824 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    4825 </span>            : 
<span class="lineNum">    4826 </span><span class="lineNoCov">          0 : static void ci_request_link_speed_change_before_state_change(struct radeon_device *rdev,</span>
<span class="lineNum">    4827 </span>            :                                                              struct radeon_ps *radeon_new_state,
<span class="lineNum">    4828 </span>            :                                                              struct radeon_ps *radeon_current_state)
<span class="lineNum">    4829 </span>            : {
<span class="lineNum">    4830 </span><span class="lineNoCov">          0 :         struct ci_power_info *pi = ci_get_pi(rdev);</span>
<span class="lineNum">    4831 </span>            :         enum radeon_pcie_gen target_link_speed =
<span class="lineNum">    4832 </span><span class="lineNoCov">          0 :                 ci_get_maximum_link_speed(rdev, radeon_new_state);</span>
<span class="lineNum">    4833 </span>            :         enum radeon_pcie_gen current_link_speed;
<span class="lineNum">    4834 </span>            : 
<span class="lineNum">    4835 </span><span class="lineNoCov">          0 :         if (pi-&gt;force_pcie_gen == RADEON_PCIE_GEN_INVALID)</span>
<span class="lineNum">    4836 </span><span class="lineNoCov">          0 :                 current_link_speed = ci_get_maximum_link_speed(rdev, radeon_current_state);</span>
<span class="lineNum">    4837 </span>            :         else
<span class="lineNum">    4838 </span>            :                 current_link_speed = pi-&gt;force_pcie_gen;
<span class="lineNum">    4839 </span>            : 
<span class="lineNum">    4840 </span><span class="lineNoCov">          0 :         pi-&gt;force_pcie_gen = RADEON_PCIE_GEN_INVALID;</span>
<span class="lineNum">    4841 </span><span class="lineNoCov">          0 :         pi-&gt;pspp_notify_required = false;</span>
<span class="lineNum">    4842 </span><span class="lineNoCov">          0 :         if (target_link_speed &gt; current_link_speed) {</span>
<span class="lineNum">    4843 </span>            :                 switch (target_link_speed) {
<span class="lineNum">    4844 </span>            : #ifdef CONFIG_ACPI
<span class="lineNum">    4845 </span>            :                 case RADEON_PCIE_GEN3:
<span class="lineNum">    4846 </span>            :                         if (radeon_acpi_pcie_performance_request(rdev, PCIE_PERF_REQ_PECI_GEN3, false) == 0)
<span class="lineNum">    4847 </span>            :                                 break;
<span class="lineNum">    4848 </span>            :                         pi-&gt;force_pcie_gen = RADEON_PCIE_GEN2;
<span class="lineNum">    4849 </span>            :                         if (current_link_speed == RADEON_PCIE_GEN2)
<span class="lineNum">    4850 </span>            :                                 break;
<span class="lineNum">    4851 </span>            :                 case RADEON_PCIE_GEN2:
<span class="lineNum">    4852 </span>            :                         if (radeon_acpi_pcie_performance_request(rdev, PCIE_PERF_REQ_PECI_GEN2, false) == 0)
<span class="lineNum">    4853 </span>            :                                 break;
<span class="lineNum">    4854 </span>            : #endif
<span class="lineNum">    4855 </span>            :                 default:
<span class="lineNum">    4856 </span><span class="lineNoCov">          0 :                         pi-&gt;force_pcie_gen = ci_get_current_pcie_speed(rdev);</span>
<span class="lineNum">    4857 </span>            :                         break;
<span class="lineNum">    4858 </span>            :                 }
<span class="lineNum">    4859 </span><span class="lineNoCov">          0 :         } else {</span>
<span class="lineNum">    4860 </span><span class="lineNoCov">          0 :                 if (target_link_speed &lt; current_link_speed)</span>
<span class="lineNum">    4861 </span><span class="lineNoCov">          0 :                         pi-&gt;pspp_notify_required = true;</span>
<span class="lineNum">    4862 </span>            :         }
<a name="4863"><span class="lineNum">    4863 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    4864 </span>            : 
<span class="lineNum">    4865 </span><span class="lineNoCov">          0 : static void ci_notify_link_speed_change_after_state_change(struct radeon_device *rdev,</span>
<span class="lineNum">    4866 </span>            :                                                            struct radeon_ps *radeon_new_state,
<span class="lineNum">    4867 </span>            :                                                            struct radeon_ps *radeon_current_state)
<span class="lineNum">    4868 </span>            : {
<span class="lineNum">    4869 </span><span class="lineNoCov">          0 :         struct ci_power_info *pi = ci_get_pi(rdev);</span>
<span class="lineNum">    4870 </span>            :         enum radeon_pcie_gen target_link_speed =
<span class="lineNum">    4871 </span><span class="lineNoCov">          0 :                 ci_get_maximum_link_speed(rdev, radeon_new_state);</span>
<span class="lineNum">    4872 </span>            :         u8 request;
<span class="lineNum">    4873 </span>            : 
<span class="lineNum">    4874 </span><span class="lineNoCov">          0 :         if (pi-&gt;pspp_notify_required) {</span>
<span class="lineNum">    4875 </span><span class="lineNoCov">          0 :                 if (target_link_speed == RADEON_PCIE_GEN3)</span>
<span class="lineNum">    4876 </span><span class="lineNoCov">          0 :                         request = PCIE_PERF_REQ_PECI_GEN3;</span>
<span class="lineNum">    4877 </span><span class="lineNoCov">          0 :                 else if (target_link_speed == RADEON_PCIE_GEN2)</span>
<span class="lineNum">    4878 </span><span class="lineNoCov">          0 :                         request = PCIE_PERF_REQ_PECI_GEN2;</span>
<span class="lineNum">    4879 </span>            :                 else
<span class="lineNum">    4880 </span>            :                         request = PCIE_PERF_REQ_PECI_GEN1;
<span class="lineNum">    4881 </span>            : 
<span class="lineNum">    4882 </span><span class="lineNoCov">          0 :                 if ((request == PCIE_PERF_REQ_PECI_GEN1) &amp;&amp;</span>
<span class="lineNum">    4883 </span><span class="lineNoCov">          0 :                     (ci_get_current_pcie_speed(rdev) &gt; 0))</span>
<span class="lineNum">    4884 </span><span class="lineNoCov">          0 :                         return;</span>
<span class="lineNum">    4885 </span>            : 
<span class="lineNum">    4886 </span>            : #ifdef CONFIG_ACPI
<span class="lineNum">    4887 </span>            :                 radeon_acpi_pcie_performance_request(rdev, request, false);
<span class="lineNum">    4888 </span>            : #endif
<span class="lineNum">    4889 </span>            :         }
<a name="4890"><span class="lineNum">    4890 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    4891 </span>            : 
<span class="lineNum">    4892 </span><span class="lineNoCov">          0 : static int ci_set_private_data_variables_based_on_pptable(struct radeon_device *rdev)</span>
<span class="lineNum">    4893 </span>            : {
<span class="lineNum">    4894 </span><span class="lineNoCov">          0 :         struct ci_power_info *pi = ci_get_pi(rdev);</span>
<span class="lineNum">    4895 </span>            :         struct radeon_clock_voltage_dependency_table *allowed_sclk_vddc_table =
<span class="lineNum">    4896 </span><span class="lineNoCov">          0 :                 &amp;rdev-&gt;pm.dpm.dyn_state.vddc_dependency_on_sclk;</span>
<span class="lineNum">    4897 </span>            :         struct radeon_clock_voltage_dependency_table *allowed_mclk_vddc_table =
<span class="lineNum">    4898 </span><span class="lineNoCov">          0 :                 &amp;rdev-&gt;pm.dpm.dyn_state.vddc_dependency_on_mclk;</span>
<span class="lineNum">    4899 </span>            :         struct radeon_clock_voltage_dependency_table *allowed_mclk_vddci_table =
<span class="lineNum">    4900 </span><span class="lineNoCov">          0 :                 &amp;rdev-&gt;pm.dpm.dyn_state.vddci_dependency_on_mclk;</span>
<span class="lineNum">    4901 </span>            : 
<span class="lineNum">    4902 </span><span class="lineNoCov">          0 :         if (allowed_sclk_vddc_table == NULL)</span>
<span class="lineNum">    4903 </span><span class="lineNoCov">          0 :                 return -EINVAL;</span>
<span class="lineNum">    4904 </span><span class="lineNoCov">          0 :         if (allowed_sclk_vddc_table-&gt;count &lt; 1)</span>
<span class="lineNum">    4905 </span><span class="lineNoCov">          0 :                 return -EINVAL;</span>
<span class="lineNum">    4906 </span><span class="lineNoCov">          0 :         if (allowed_mclk_vddc_table == NULL)</span>
<span class="lineNum">    4907 </span><span class="lineNoCov">          0 :                 return -EINVAL;</span>
<span class="lineNum">    4908 </span><span class="lineNoCov">          0 :         if (allowed_mclk_vddc_table-&gt;count &lt; 1)</span>
<span class="lineNum">    4909 </span><span class="lineNoCov">          0 :                 return -EINVAL;</span>
<span class="lineNum">    4910 </span><span class="lineNoCov">          0 :         if (allowed_mclk_vddci_table == NULL)</span>
<span class="lineNum">    4911 </span><span class="lineNoCov">          0 :                 return -EINVAL;</span>
<span class="lineNum">    4912 </span><span class="lineNoCov">          0 :         if (allowed_mclk_vddci_table-&gt;count &lt; 1)</span>
<span class="lineNum">    4913 </span><span class="lineNoCov">          0 :                 return -EINVAL;</span>
<span class="lineNum">    4914 </span>            : 
<span class="lineNum">    4915 </span><span class="lineNoCov">          0 :         pi-&gt;min_vddc_in_pp_table = allowed_sclk_vddc_table-&gt;entries[0].v;</span>
<span class="lineNum">    4916 </span><span class="lineNoCov">          0 :         pi-&gt;max_vddc_in_pp_table =</span>
<span class="lineNum">    4917 </span><span class="lineNoCov">          0 :                 allowed_sclk_vddc_table-&gt;entries[allowed_sclk_vddc_table-&gt;count - 1].v;</span>
<span class="lineNum">    4918 </span>            : 
<span class="lineNum">    4919 </span><span class="lineNoCov">          0 :         pi-&gt;min_vddci_in_pp_table = allowed_mclk_vddci_table-&gt;entries[0].v;</span>
<span class="lineNum">    4920 </span><span class="lineNoCov">          0 :         pi-&gt;max_vddci_in_pp_table =</span>
<span class="lineNum">    4921 </span><span class="lineNoCov">          0 :                 allowed_mclk_vddci_table-&gt;entries[allowed_mclk_vddci_table-&gt;count - 1].v;</span>
<span class="lineNum">    4922 </span>            : 
<span class="lineNum">    4923 </span><span class="lineNoCov">          0 :         rdev-&gt;pm.dpm.dyn_state.max_clock_voltage_on_ac.sclk =</span>
<span class="lineNum">    4924 </span><span class="lineNoCov">          0 :                 allowed_sclk_vddc_table-&gt;entries[allowed_sclk_vddc_table-&gt;count - 1].clk;</span>
<span class="lineNum">    4925 </span><span class="lineNoCov">          0 :         rdev-&gt;pm.dpm.dyn_state.max_clock_voltage_on_ac.mclk =</span>
<span class="lineNum">    4926 </span><span class="lineNoCov">          0 :                 allowed_mclk_vddc_table-&gt;entries[allowed_sclk_vddc_table-&gt;count - 1].clk;</span>
<span class="lineNum">    4927 </span><span class="lineNoCov">          0 :         rdev-&gt;pm.dpm.dyn_state.max_clock_voltage_on_ac.vddc =</span>
<span class="lineNum">    4928 </span><span class="lineNoCov">          0 :                 allowed_sclk_vddc_table-&gt;entries[allowed_sclk_vddc_table-&gt;count - 1].v;</span>
<span class="lineNum">    4929 </span><span class="lineNoCov">          0 :         rdev-&gt;pm.dpm.dyn_state.max_clock_voltage_on_ac.vddci =</span>
<span class="lineNum">    4930 </span><span class="lineNoCov">          0 :                 allowed_mclk_vddci_table-&gt;entries[allowed_mclk_vddci_table-&gt;count - 1].v;</span>
<span class="lineNum">    4931 </span>            : 
<span class="lineNum">    4932 </span><span class="lineNoCov">          0 :         return 0;</span>
<a name="4933"><span class="lineNum">    4933 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    4934 </span>            : 
<span class="lineNum">    4935 </span><span class="lineNoCov">          0 : static void ci_patch_with_vddc_leakage(struct radeon_device *rdev, u16 *vddc)</span>
<span class="lineNum">    4936 </span>            : {
<span class="lineNum">    4937 </span><span class="lineNoCov">          0 :         struct ci_power_info *pi = ci_get_pi(rdev);</span>
<span class="lineNum">    4938 </span><span class="lineNoCov">          0 :         struct ci_leakage_voltage *leakage_table = &amp;pi-&gt;vddc_leakage;</span>
<span class="lineNum">    4939 </span>            :         u32 leakage_index;
<span class="lineNum">    4940 </span>            : 
<span class="lineNum">    4941 </span><span class="lineNoCov">          0 :         for (leakage_index = 0; leakage_index &lt; leakage_table-&gt;count; leakage_index++) {</span>
<span class="lineNum">    4942 </span><span class="lineNoCov">          0 :                 if (leakage_table-&gt;leakage_id[leakage_index] == *vddc) {</span>
<span class="lineNum">    4943 </span><span class="lineNoCov">          0 :                         *vddc = leakage_table-&gt;actual_voltage[leakage_index];</span>
<span class="lineNum">    4944 </span><span class="lineNoCov">          0 :                         break;</span>
<span class="lineNum">    4945 </span>            :                 }
<span class="lineNum">    4946 </span>            :         }
<a name="4947"><span class="lineNum">    4947 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    4948 </span>            : 
<span class="lineNum">    4949 </span><span class="lineNoCov">          0 : static void ci_patch_with_vddci_leakage(struct radeon_device *rdev, u16 *vddci)</span>
<span class="lineNum">    4950 </span>            : {
<span class="lineNum">    4951 </span><span class="lineNoCov">          0 :         struct ci_power_info *pi = ci_get_pi(rdev);</span>
<span class="lineNum">    4952 </span><span class="lineNoCov">          0 :         struct ci_leakage_voltage *leakage_table = &amp;pi-&gt;vddci_leakage;</span>
<span class="lineNum">    4953 </span>            :         u32 leakage_index;
<span class="lineNum">    4954 </span>            : 
<span class="lineNum">    4955 </span><span class="lineNoCov">          0 :         for (leakage_index = 0; leakage_index &lt; leakage_table-&gt;count; leakage_index++) {</span>
<span class="lineNum">    4956 </span><span class="lineNoCov">          0 :                 if (leakage_table-&gt;leakage_id[leakage_index] == *vddci) {</span>
<span class="lineNum">    4957 </span><span class="lineNoCov">          0 :                         *vddci = leakage_table-&gt;actual_voltage[leakage_index];</span>
<span class="lineNum">    4958 </span><span class="lineNoCov">          0 :                         break;</span>
<span class="lineNum">    4959 </span>            :                 }
<span class="lineNum">    4960 </span>            :         }
<a name="4961"><span class="lineNum">    4961 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    4962 </span>            : 
<span class="lineNum">    4963 </span><span class="lineNoCov">          0 : static void ci_patch_clock_voltage_dependency_table_with_vddc_leakage(struct radeon_device *rdev,</span>
<span class="lineNum">    4964 </span>            :                                                                       struct radeon_clock_voltage_dependency_table *table)
<span class="lineNum">    4965 </span>            : {
<span class="lineNum">    4966 </span>            :         u32 i;
<span class="lineNum">    4967 </span>            : 
<span class="lineNum">    4968 </span><span class="lineNoCov">          0 :         if (table) {</span>
<span class="lineNum">    4969 </span><span class="lineNoCov">          0 :                 for (i = 0; i &lt; table-&gt;count; i++)</span>
<span class="lineNum">    4970 </span><span class="lineNoCov">          0 :                         ci_patch_with_vddc_leakage(rdev, &amp;table-&gt;entries[i].v);</span>
<span class="lineNum">    4971 </span>            :         }
<a name="4972"><span class="lineNum">    4972 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    4973 </span>            : 
<span class="lineNum">    4974 </span><span class="lineNoCov">          0 : static void ci_patch_clock_voltage_dependency_table_with_vddci_leakage(struct radeon_device *rdev,</span>
<span class="lineNum">    4975 </span>            :                                                                        struct radeon_clock_voltage_dependency_table *table)
<span class="lineNum">    4976 </span>            : {
<span class="lineNum">    4977 </span>            :         u32 i;
<span class="lineNum">    4978 </span>            : 
<span class="lineNum">    4979 </span><span class="lineNoCov">          0 :         if (table) {</span>
<span class="lineNum">    4980 </span><span class="lineNoCov">          0 :                 for (i = 0; i &lt; table-&gt;count; i++)</span>
<span class="lineNum">    4981 </span><span class="lineNoCov">          0 :                         ci_patch_with_vddci_leakage(rdev, &amp;table-&gt;entries[i].v);</span>
<span class="lineNum">    4982 </span>            :         }
<a name="4983"><span class="lineNum">    4983 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    4984 </span>            : 
<span class="lineNum">    4985 </span><span class="lineNoCov">          0 : static void ci_patch_vce_clock_voltage_dependency_table_with_vddc_leakage(struct radeon_device *rdev,</span>
<span class="lineNum">    4986 </span>            :                                                                           struct radeon_vce_clock_voltage_dependency_table *table)
<span class="lineNum">    4987 </span>            : {
<span class="lineNum">    4988 </span>            :         u32 i;
<span class="lineNum">    4989 </span>            : 
<span class="lineNum">    4990 </span><span class="lineNoCov">          0 :         if (table) {</span>
<span class="lineNum">    4991 </span><span class="lineNoCov">          0 :                 for (i = 0; i &lt; table-&gt;count; i++)</span>
<span class="lineNum">    4992 </span><span class="lineNoCov">          0 :                         ci_patch_with_vddc_leakage(rdev, &amp;table-&gt;entries[i].v);</span>
<span class="lineNum">    4993 </span>            :         }
<a name="4994"><span class="lineNum">    4994 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    4995 </span>            : 
<span class="lineNum">    4996 </span><span class="lineNoCov">          0 : static void ci_patch_uvd_clock_voltage_dependency_table_with_vddc_leakage(struct radeon_device *rdev,</span>
<span class="lineNum">    4997 </span>            :                                                                           struct radeon_uvd_clock_voltage_dependency_table *table)
<span class="lineNum">    4998 </span>            : {
<span class="lineNum">    4999 </span>            :         u32 i;
<span class="lineNum">    5000 </span>            : 
<span class="lineNum">    5001 </span><span class="lineNoCov">          0 :         if (table) {</span>
<span class="lineNum">    5002 </span><span class="lineNoCov">          0 :                 for (i = 0; i &lt; table-&gt;count; i++)</span>
<span class="lineNum">    5003 </span><span class="lineNoCov">          0 :                         ci_patch_with_vddc_leakage(rdev, &amp;table-&gt;entries[i].v);</span>
<span class="lineNum">    5004 </span>            :         }
<a name="5005"><span class="lineNum">    5005 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    5006 </span>            : 
<span class="lineNum">    5007 </span><span class="lineNoCov">          0 : static void ci_patch_vddc_phase_shed_limit_table_with_vddc_leakage(struct radeon_device *rdev,</span>
<span class="lineNum">    5008 </span>            :                                                                    struct radeon_phase_shedding_limits_table *table)
<span class="lineNum">    5009 </span>            : {
<span class="lineNum">    5010 </span>            :         u32 i;
<span class="lineNum">    5011 </span>            : 
<span class="lineNum">    5012 </span><span class="lineNoCov">          0 :         if (table) {</span>
<span class="lineNum">    5013 </span><span class="lineNoCov">          0 :                 for (i = 0; i &lt; table-&gt;count; i++)</span>
<span class="lineNum">    5014 </span><span class="lineNoCov">          0 :                         ci_patch_with_vddc_leakage(rdev, &amp;table-&gt;entries[i].voltage);</span>
<span class="lineNum">    5015 </span>            :         }
<a name="5016"><span class="lineNum">    5016 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    5017 </span>            : 
<span class="lineNum">    5018 </span><span class="lineNoCov">          0 : static void ci_patch_clock_voltage_limits_with_vddc_leakage(struct radeon_device *rdev,</span>
<span class="lineNum">    5019 </span>            :                                                             struct radeon_clock_and_voltage_limits *table)
<span class="lineNum">    5020 </span>            : {
<span class="lineNum">    5021 </span><span class="lineNoCov">          0 :         if (table) {</span>
<span class="lineNum">    5022 </span><span class="lineNoCov">          0 :                 ci_patch_with_vddc_leakage(rdev, (u16 *)&amp;table-&gt;vddc);</span>
<span class="lineNum">    5023 </span><span class="lineNoCov">          0 :                 ci_patch_with_vddci_leakage(rdev, (u16 *)&amp;table-&gt;vddci);</span>
<span class="lineNum">    5024 </span><span class="lineNoCov">          0 :         }</span>
<a name="5025"><span class="lineNum">    5025 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    5026 </span>            : 
<span class="lineNum">    5027 </span><span class="lineNoCov">          0 : static void ci_patch_cac_leakage_table_with_vddc_leakage(struct radeon_device *rdev,</span>
<span class="lineNum">    5028 </span>            :                                                          struct radeon_cac_leakage_table *table)
<span class="lineNum">    5029 </span>            : {
<span class="lineNum">    5030 </span>            :         u32 i;
<span class="lineNum">    5031 </span>            : 
<span class="lineNum">    5032 </span><span class="lineNoCov">          0 :         if (table) {</span>
<span class="lineNum">    5033 </span><span class="lineNoCov">          0 :                 for (i = 0; i &lt; table-&gt;count; i++)</span>
<span class="lineNum">    5034 </span><span class="lineNoCov">          0 :                         ci_patch_with_vddc_leakage(rdev, &amp;table-&gt;entries[i].vddc);</span>
<span class="lineNum">    5035 </span>            :         }
<a name="5036"><span class="lineNum">    5036 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    5037 </span>            : 
<span class="lineNum">    5038 </span><span class="lineNoCov">          0 : static void ci_patch_dependency_tables_with_leakage(struct radeon_device *rdev)</span>
<span class="lineNum">    5039 </span>            : {
<span class="lineNum">    5040 </span>            : 
<span class="lineNum">    5041 </span><span class="lineNoCov">          0 :         ci_patch_clock_voltage_dependency_table_with_vddc_leakage(rdev,</span>
<span class="lineNum">    5042 </span><span class="lineNoCov">          0 :                                                                   &amp;rdev-&gt;pm.dpm.dyn_state.vddc_dependency_on_sclk);</span>
<span class="lineNum">    5043 </span><span class="lineNoCov">          0 :         ci_patch_clock_voltage_dependency_table_with_vddc_leakage(rdev,</span>
<span class="lineNum">    5044 </span><span class="lineNoCov">          0 :                                                                   &amp;rdev-&gt;pm.dpm.dyn_state.vddc_dependency_on_mclk);</span>
<span class="lineNum">    5045 </span><span class="lineNoCov">          0 :         ci_patch_clock_voltage_dependency_table_with_vddc_leakage(rdev,</span>
<span class="lineNum">    5046 </span><span class="lineNoCov">          0 :                                                                   &amp;rdev-&gt;pm.dpm.dyn_state.vddc_dependency_on_dispclk);</span>
<span class="lineNum">    5047 </span><span class="lineNoCov">          0 :         ci_patch_clock_voltage_dependency_table_with_vddci_leakage(rdev,</span>
<span class="lineNum">    5048 </span><span class="lineNoCov">          0 :                                                                    &amp;rdev-&gt;pm.dpm.dyn_state.vddci_dependency_on_mclk);</span>
<span class="lineNum">    5049 </span><span class="lineNoCov">          0 :         ci_patch_vce_clock_voltage_dependency_table_with_vddc_leakage(rdev,</span>
<span class="lineNum">    5050 </span><span class="lineNoCov">          0 :                                                                       &amp;rdev-&gt;pm.dpm.dyn_state.vce_clock_voltage_dependency_table);</span>
<span class="lineNum">    5051 </span><span class="lineNoCov">          0 :         ci_patch_uvd_clock_voltage_dependency_table_with_vddc_leakage(rdev,</span>
<span class="lineNum">    5052 </span><span class="lineNoCov">          0 :                                                                       &amp;rdev-&gt;pm.dpm.dyn_state.uvd_clock_voltage_dependency_table);</span>
<span class="lineNum">    5053 </span><span class="lineNoCov">          0 :         ci_patch_clock_voltage_dependency_table_with_vddc_leakage(rdev,</span>
<span class="lineNum">    5054 </span><span class="lineNoCov">          0 :                                                                   &amp;rdev-&gt;pm.dpm.dyn_state.samu_clock_voltage_dependency_table);</span>
<span class="lineNum">    5055 </span><span class="lineNoCov">          0 :         ci_patch_clock_voltage_dependency_table_with_vddc_leakage(rdev,</span>
<span class="lineNum">    5056 </span><span class="lineNoCov">          0 :                                                                   &amp;rdev-&gt;pm.dpm.dyn_state.acp_clock_voltage_dependency_table);</span>
<span class="lineNum">    5057 </span><span class="lineNoCov">          0 :         ci_patch_vddc_phase_shed_limit_table_with_vddc_leakage(rdev,</span>
<span class="lineNum">    5058 </span><span class="lineNoCov">          0 :                                                                &amp;rdev-&gt;pm.dpm.dyn_state.phase_shedding_limits_table);</span>
<span class="lineNum">    5059 </span><span class="lineNoCov">          0 :         ci_patch_clock_voltage_limits_with_vddc_leakage(rdev,</span>
<span class="lineNum">    5060 </span><span class="lineNoCov">          0 :                                                         &amp;rdev-&gt;pm.dpm.dyn_state.max_clock_voltage_on_ac);</span>
<span class="lineNum">    5061 </span><span class="lineNoCov">          0 :         ci_patch_clock_voltage_limits_with_vddc_leakage(rdev,</span>
<span class="lineNum">    5062 </span><span class="lineNoCov">          0 :                                                         &amp;rdev-&gt;pm.dpm.dyn_state.max_clock_voltage_on_dc);</span>
<span class="lineNum">    5063 </span><span class="lineNoCov">          0 :         ci_patch_cac_leakage_table_with_vddc_leakage(rdev,</span>
<span class="lineNum">    5064 </span><span class="lineNoCov">          0 :                                                      &amp;rdev-&gt;pm.dpm.dyn_state.cac_leakage_table);</span>
<span class="lineNum">    5065 </span>            : 
<a name="5066"><span class="lineNum">    5066 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    5067 </span>            : 
<span class="lineNum">    5068 </span><span class="lineNoCov">          0 : static void ci_get_memory_type(struct radeon_device *rdev)</span>
<span class="lineNum">    5069 </span>            : {
<span class="lineNum">    5070 </span><span class="lineNoCov">          0 :         struct ci_power_info *pi = ci_get_pi(rdev);</span>
<span class="lineNum">    5071 </span>            :         u32 tmp;
<span class="lineNum">    5072 </span>            : 
<span class="lineNum">    5073 </span><span class="lineNoCov">          0 :         tmp = RREG32(MC_SEQ_MISC0);</span>
<span class="lineNum">    5074 </span>            : 
<span class="lineNum">    5075 </span><span class="lineNoCov">          0 :         if (((tmp &amp; MC_SEQ_MISC0_GDDR5_MASK) &gt;&gt; MC_SEQ_MISC0_GDDR5_SHIFT) ==</span>
<span class="lineNum">    5076 </span>            :             MC_SEQ_MISC0_GDDR5_VALUE)
<span class="lineNum">    5077 </span><span class="lineNoCov">          0 :                 pi-&gt;mem_gddr5 = true;</span>
<span class="lineNum">    5078 </span>            :         else
<span class="lineNum">    5079 </span><span class="lineNoCov">          0 :                 pi-&gt;mem_gddr5 = false;</span>
<span class="lineNum">    5080 </span>            : 
<a name="5081"><span class="lineNum">    5081 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    5082 </span>            : 
<span class="lineNum">    5083 </span><span class="lineNoCov">          0 : static void ci_update_current_ps(struct radeon_device *rdev,</span>
<span class="lineNum">    5084 </span>            :                                  struct radeon_ps *rps)
<span class="lineNum">    5085 </span>            : {
<span class="lineNum">    5086 </span><span class="lineNoCov">          0 :         struct ci_ps *new_ps = ci_get_ps(rps);</span>
<span class="lineNum">    5087 </span><span class="lineNoCov">          0 :         struct ci_power_info *pi = ci_get_pi(rdev);</span>
<span class="lineNum">    5088 </span>            : 
<span class="lineNum">    5089 </span><span class="lineNoCov">          0 :         pi-&gt;current_rps = *rps;</span>
<span class="lineNum">    5090 </span><span class="lineNoCov">          0 :         pi-&gt;current_ps = *new_ps;</span>
<span class="lineNum">    5091 </span><span class="lineNoCov">          0 :         pi-&gt;current_rps.ps_priv = &amp;pi-&gt;current_ps;</span>
<a name="5092"><span class="lineNum">    5092 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    5093 </span>            : 
<span class="lineNum">    5094 </span><span class="lineNoCov">          0 : static void ci_update_requested_ps(struct radeon_device *rdev,</span>
<span class="lineNum">    5095 </span>            :                                    struct radeon_ps *rps)
<span class="lineNum">    5096 </span>            : {
<span class="lineNum">    5097 </span><span class="lineNoCov">          0 :         struct ci_ps *new_ps = ci_get_ps(rps);</span>
<span class="lineNum">    5098 </span><span class="lineNoCov">          0 :         struct ci_power_info *pi = ci_get_pi(rdev);</span>
<span class="lineNum">    5099 </span>            : 
<span class="lineNum">    5100 </span><span class="lineNoCov">          0 :         pi-&gt;requested_rps = *rps;</span>
<span class="lineNum">    5101 </span><span class="lineNoCov">          0 :         pi-&gt;requested_ps = *new_ps;</span>
<span class="lineNum">    5102 </span><span class="lineNoCov">          0 :         pi-&gt;requested_rps.ps_priv = &amp;pi-&gt;requested_ps;</span>
<a name="5103"><span class="lineNum">    5103 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    5104 </span>            : 
<span class="lineNum">    5105 </span><span class="lineNoCov">          0 : int ci_dpm_pre_set_power_state(struct radeon_device *rdev)</span>
<span class="lineNum">    5106 </span>            : {
<span class="lineNum">    5107 </span><span class="lineNoCov">          0 :         struct ci_power_info *pi = ci_get_pi(rdev);</span>
<span class="lineNum">    5108 </span><span class="lineNoCov">          0 :         struct radeon_ps requested_ps = *rdev-&gt;pm.dpm.requested_ps;</span>
<span class="lineNum">    5109 </span>            :         struct radeon_ps *new_ps = &amp;requested_ps;
<span class="lineNum">    5110 </span>            : 
<span class="lineNum">    5111 </span><span class="lineNoCov">          0 :         ci_update_requested_ps(rdev, new_ps);</span>
<span class="lineNum">    5112 </span>            : 
<span class="lineNum">    5113 </span><span class="lineNoCov">          0 :         ci_apply_state_adjust_rules(rdev, &amp;pi-&gt;requested_rps);</span>
<span class="lineNum">    5114 </span>            : 
<span class="lineNum">    5115 </span><span class="lineNoCov">          0 :         return 0;</span>
<a name="5116"><span class="lineNum">    5116 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    5117 </span>            : 
<span class="lineNum">    5118 </span><span class="lineNoCov">          0 : void ci_dpm_post_set_power_state(struct radeon_device *rdev)</span>
<span class="lineNum">    5119 </span>            : {
<span class="lineNum">    5120 </span><span class="lineNoCov">          0 :         struct ci_power_info *pi = ci_get_pi(rdev);</span>
<span class="lineNum">    5121 </span><span class="lineNoCov">          0 :         struct radeon_ps *new_ps = &amp;pi-&gt;requested_rps;</span>
<span class="lineNum">    5122 </span>            : 
<span class="lineNum">    5123 </span><span class="lineNoCov">          0 :         ci_update_current_ps(rdev, new_ps);</span>
<span class="lineNum">    5124 </span><span class="lineNoCov">          0 : }</span>
<a name="5125"><span class="lineNum">    5125 </span>            : </a>
<span class="lineNum">    5126 </span>            : 
<span class="lineNum">    5127 </span><span class="lineNoCov">          0 : void ci_dpm_setup_asic(struct radeon_device *rdev)</span>
<span class="lineNum">    5128 </span>            : {
<span class="lineNum">    5129 </span>            :         int r;
<span class="lineNum">    5130 </span>            : 
<span class="lineNum">    5131 </span><span class="lineNoCov">          0 :         r = ci_mc_load_microcode(rdev);</span>
<span class="lineNum">    5132 </span><span class="lineNoCov">          0 :         if (r)</span>
<span class="lineNum">    5133 </span><span class="lineNoCov">          0 :                 DRM_ERROR(&quot;Failed to load MC firmware!\n&quot;);</span>
<span class="lineNum">    5134 </span><span class="lineNoCov">          0 :         ci_read_clock_registers(rdev);</span>
<span class="lineNum">    5135 </span><span class="lineNoCov">          0 :         ci_get_memory_type(rdev);</span>
<span class="lineNum">    5136 </span><span class="lineNoCov">          0 :         ci_enable_acpi_power_management(rdev);</span>
<span class="lineNum">    5137 </span><span class="lineNoCov">          0 :         ci_init_sclk_t(rdev);</span>
<a name="5138"><span class="lineNum">    5138 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    5139 </span>            : 
<span class="lineNum">    5140 </span><span class="lineNoCov">          0 : int ci_dpm_enable(struct radeon_device *rdev)</span>
<span class="lineNum">    5141 </span>            : {
<span class="lineNum">    5142 </span><span class="lineNoCov">          0 :         struct ci_power_info *pi = ci_get_pi(rdev);</span>
<span class="lineNum">    5143 </span><span class="lineNoCov">          0 :         struct radeon_ps *boot_ps = rdev-&gt;pm.dpm.boot_ps;</span>
<span class="lineNum">    5144 </span>            :         int ret;
<span class="lineNum">    5145 </span>            : 
<span class="lineNum">    5146 </span><span class="lineNoCov">          0 :         if (ci_is_smc_running(rdev))</span>
<span class="lineNum">    5147 </span><span class="lineNoCov">          0 :                 return -EINVAL;</span>
<span class="lineNum">    5148 </span><span class="lineNoCov">          0 :         if (pi-&gt;voltage_control != CISLANDS_VOLTAGE_CONTROL_NONE) {</span>
<span class="lineNum">    5149 </span><span class="lineNoCov">          0 :                 ci_enable_voltage_control(rdev);</span>
<span class="lineNum">    5150 </span><span class="lineNoCov">          0 :                 ret = ci_construct_voltage_tables(rdev);</span>
<span class="lineNum">    5151 </span><span class="lineNoCov">          0 :                 if (ret) {</span>
<span class="lineNum">    5152 </span><span class="lineNoCov">          0 :                         DRM_ERROR(&quot;ci_construct_voltage_tables failed\n&quot;);</span>
<span class="lineNum">    5153 </span><span class="lineNoCov">          0 :                         return ret;</span>
<span class="lineNum">    5154 </span>            :                 }
<span class="lineNum">    5155 </span>            :         }
<span class="lineNum">    5156 </span><span class="lineNoCov">          0 :         if (pi-&gt;caps_dynamic_ac_timing) {</span>
<span class="lineNum">    5157 </span><span class="lineNoCov">          0 :                 ret = ci_initialize_mc_reg_table(rdev);</span>
<span class="lineNum">    5158 </span><span class="lineNoCov">          0 :                 if (ret)</span>
<span class="lineNum">    5159 </span><span class="lineNoCov">          0 :                         pi-&gt;caps_dynamic_ac_timing = false;</span>
<span class="lineNum">    5160 </span>            :         }
<span class="lineNum">    5161 </span><span class="lineNoCov">          0 :         if (pi-&gt;dynamic_ss)</span>
<span class="lineNum">    5162 </span><span class="lineNoCov">          0 :                 ci_enable_spread_spectrum(rdev, true);</span>
<span class="lineNum">    5163 </span><span class="lineNoCov">          0 :         if (pi-&gt;thermal_protection)</span>
<span class="lineNum">    5164 </span><span class="lineNoCov">          0 :                 ci_enable_thermal_protection(rdev, true);</span>
<span class="lineNum">    5165 </span><span class="lineNoCov">          0 :         ci_program_sstp(rdev);</span>
<span class="lineNum">    5166 </span><span class="lineNoCov">          0 :         ci_enable_display_gap(rdev);</span>
<span class="lineNum">    5167 </span><span class="lineNoCov">          0 :         ci_program_vc(rdev);</span>
<span class="lineNum">    5168 </span><span class="lineNoCov">          0 :         ret = ci_upload_firmware(rdev);</span>
<span class="lineNum">    5169 </span><span class="lineNoCov">          0 :         if (ret) {</span>
<span class="lineNum">    5170 </span><span class="lineNoCov">          0 :                 DRM_ERROR(&quot;ci_upload_firmware failed\n&quot;);</span>
<span class="lineNum">    5171 </span><span class="lineNoCov">          0 :                 return ret;</span>
<span class="lineNum">    5172 </span>            :         }
<span class="lineNum">    5173 </span><span class="lineNoCov">          0 :         ret = ci_process_firmware_header(rdev);</span>
<span class="lineNum">    5174 </span><span class="lineNoCov">          0 :         if (ret) {</span>
<span class="lineNum">    5175 </span><span class="lineNoCov">          0 :                 DRM_ERROR(&quot;ci_process_firmware_header failed\n&quot;);</span>
<span class="lineNum">    5176 </span><span class="lineNoCov">          0 :                 return ret;</span>
<span class="lineNum">    5177 </span>            :         }
<span class="lineNum">    5178 </span><span class="lineNoCov">          0 :         ret = ci_initial_switch_from_arb_f0_to_f1(rdev);</span>
<span class="lineNum">    5179 </span><span class="lineNoCov">          0 :         if (ret) {</span>
<span class="lineNum">    5180 </span><span class="lineNoCov">          0 :                 DRM_ERROR(&quot;ci_initial_switch_from_arb_f0_to_f1 failed\n&quot;);</span>
<span class="lineNum">    5181 </span><span class="lineNoCov">          0 :                 return ret;</span>
<span class="lineNum">    5182 </span>            :         }
<span class="lineNum">    5183 </span><span class="lineNoCov">          0 :         ret = ci_init_smc_table(rdev);</span>
<span class="lineNum">    5184 </span><span class="lineNoCov">          0 :         if (ret) {</span>
<span class="lineNum">    5185 </span><span class="lineNoCov">          0 :                 DRM_ERROR(&quot;ci_init_smc_table failed\n&quot;);</span>
<span class="lineNum">    5186 </span><span class="lineNoCov">          0 :                 return ret;</span>
<span class="lineNum">    5187 </span>            :         }
<span class="lineNum">    5188 </span><span class="lineNoCov">          0 :         ret = ci_init_arb_table_index(rdev);</span>
<span class="lineNum">    5189 </span><span class="lineNoCov">          0 :         if (ret) {</span>
<span class="lineNum">    5190 </span><span class="lineNoCov">          0 :                 DRM_ERROR(&quot;ci_init_arb_table_index failed\n&quot;);</span>
<span class="lineNum">    5191 </span><span class="lineNoCov">          0 :                 return ret;</span>
<span class="lineNum">    5192 </span>            :         }
<span class="lineNum">    5193 </span><span class="lineNoCov">          0 :         if (pi-&gt;caps_dynamic_ac_timing) {</span>
<span class="lineNum">    5194 </span><span class="lineNoCov">          0 :                 ret = ci_populate_initial_mc_reg_table(rdev);</span>
<span class="lineNum">    5195 </span><span class="lineNoCov">          0 :                 if (ret) {</span>
<span class="lineNum">    5196 </span><span class="lineNoCov">          0 :                         DRM_ERROR(&quot;ci_populate_initial_mc_reg_table failed\n&quot;);</span>
<span class="lineNum">    5197 </span><span class="lineNoCov">          0 :                         return ret;</span>
<span class="lineNum">    5198 </span>            :                 }
<span class="lineNum">    5199 </span>            :         }
<span class="lineNum">    5200 </span><span class="lineNoCov">          0 :         ret = ci_populate_pm_base(rdev);</span>
<span class="lineNum">    5201 </span><span class="lineNoCov">          0 :         if (ret) {</span>
<span class="lineNum">    5202 </span><span class="lineNoCov">          0 :                 DRM_ERROR(&quot;ci_populate_pm_base failed\n&quot;);</span>
<span class="lineNum">    5203 </span><span class="lineNoCov">          0 :                 return ret;</span>
<span class="lineNum">    5204 </span>            :         }
<span class="lineNum">    5205 </span><span class="lineNoCov">          0 :         ci_dpm_start_smc(rdev);</span>
<span class="lineNum">    5206 </span><span class="lineNoCov">          0 :         ci_enable_vr_hot_gpio_interrupt(rdev);</span>
<span class="lineNum">    5207 </span><span class="lineNoCov">          0 :         ret = ci_notify_smc_display_change(rdev, false);</span>
<span class="lineNum">    5208 </span><span class="lineNoCov">          0 :         if (ret) {</span>
<span class="lineNum">    5209 </span><span class="lineNoCov">          0 :                 DRM_ERROR(&quot;ci_notify_smc_display_change failed\n&quot;);</span>
<span class="lineNum">    5210 </span><span class="lineNoCov">          0 :                 return ret;</span>
<span class="lineNum">    5211 </span>            :         }
<span class="lineNum">    5212 </span><span class="lineNoCov">          0 :         ci_enable_sclk_control(rdev, true);</span>
<span class="lineNum">    5213 </span><span class="lineNoCov">          0 :         ret = ci_enable_ulv(rdev, true);</span>
<span class="lineNum">    5214 </span><span class="lineNoCov">          0 :         if (ret) {</span>
<span class="lineNum">    5215 </span><span class="lineNoCov">          0 :                 DRM_ERROR(&quot;ci_enable_ulv failed\n&quot;);</span>
<span class="lineNum">    5216 </span><span class="lineNoCov">          0 :                 return ret;</span>
<span class="lineNum">    5217 </span>            :         }
<span class="lineNum">    5218 </span><span class="lineNoCov">          0 :         ret = ci_enable_ds_master_switch(rdev, true);</span>
<span class="lineNum">    5219 </span><span class="lineNoCov">          0 :         if (ret) {</span>
<span class="lineNum">    5220 </span><span class="lineNoCov">          0 :                 DRM_ERROR(&quot;ci_enable_ds_master_switch failed\n&quot;);</span>
<span class="lineNum">    5221 </span><span class="lineNoCov">          0 :                 return ret;</span>
<span class="lineNum">    5222 </span>            :         }
<span class="lineNum">    5223 </span><span class="lineNoCov">          0 :         ret = ci_start_dpm(rdev);</span>
<span class="lineNum">    5224 </span><span class="lineNoCov">          0 :         if (ret) {</span>
<span class="lineNum">    5225 </span><span class="lineNoCov">          0 :                 DRM_ERROR(&quot;ci_start_dpm failed\n&quot;);</span>
<span class="lineNum">    5226 </span><span class="lineNoCov">          0 :                 return ret;</span>
<span class="lineNum">    5227 </span>            :         }
<span class="lineNum">    5228 </span><span class="lineNoCov">          0 :         ret = ci_enable_didt(rdev, true);</span>
<span class="lineNum">    5229 </span><span class="lineNoCov">          0 :         if (ret) {</span>
<span class="lineNum">    5230 </span><span class="lineNoCov">          0 :                 DRM_ERROR(&quot;ci_enable_didt failed\n&quot;);</span>
<span class="lineNum">    5231 </span><span class="lineNoCov">          0 :                 return ret;</span>
<span class="lineNum">    5232 </span>            :         }
<span class="lineNum">    5233 </span><span class="lineNoCov">          0 :         ret = ci_enable_smc_cac(rdev, true);</span>
<span class="lineNum">    5234 </span><span class="lineNoCov">          0 :         if (ret) {</span>
<span class="lineNum">    5235 </span><span class="lineNoCov">          0 :                 DRM_ERROR(&quot;ci_enable_smc_cac failed\n&quot;);</span>
<span class="lineNum">    5236 </span><span class="lineNoCov">          0 :                 return ret;</span>
<span class="lineNum">    5237 </span>            :         }
<span class="lineNum">    5238 </span><span class="lineNoCov">          0 :         ret = ci_enable_power_containment(rdev, true);</span>
<span class="lineNum">    5239 </span><span class="lineNoCov">          0 :         if (ret) {</span>
<span class="lineNum">    5240 </span><span class="lineNoCov">          0 :                 DRM_ERROR(&quot;ci_enable_power_containment failed\n&quot;);</span>
<span class="lineNum">    5241 </span><span class="lineNoCov">          0 :                 return ret;</span>
<span class="lineNum">    5242 </span>            :         }
<span class="lineNum">    5243 </span>            : 
<span class="lineNum">    5244 </span><span class="lineNoCov">          0 :         ret = ci_power_control_set_level(rdev);</span>
<span class="lineNum">    5245 </span><span class="lineNoCov">          0 :         if (ret) {</span>
<span class="lineNum">    5246 </span><span class="lineNoCov">          0 :                 DRM_ERROR(&quot;ci_power_control_set_level failed\n&quot;);</span>
<span class="lineNum">    5247 </span><span class="lineNoCov">          0 :                 return ret;</span>
<span class="lineNum">    5248 </span>            :         }
<span class="lineNum">    5249 </span>            : 
<span class="lineNum">    5250 </span><span class="lineNoCov">          0 :         ci_enable_auto_throttle_source(rdev, RADEON_DPM_AUTO_THROTTLE_SRC_THERMAL, true);</span>
<span class="lineNum">    5251 </span>            : 
<span class="lineNum">    5252 </span><span class="lineNoCov">          0 :         ret = ci_enable_thermal_based_sclk_dpm(rdev, true);</span>
<span class="lineNum">    5253 </span><span class="lineNoCov">          0 :         if (ret) {</span>
<span class="lineNum">    5254 </span><span class="lineNoCov">          0 :                 DRM_ERROR(&quot;ci_enable_thermal_based_sclk_dpm failed\n&quot;);</span>
<span class="lineNum">    5255 </span><span class="lineNoCov">          0 :                 return ret;</span>
<span class="lineNum">    5256 </span>            :         }
<span class="lineNum">    5257 </span>            : 
<span class="lineNum">    5258 </span><span class="lineNoCov">          0 :         ci_thermal_start_thermal_controller(rdev);</span>
<span class="lineNum">    5259 </span>            : 
<span class="lineNum">    5260 </span><span class="lineNoCov">          0 :         ci_update_current_ps(rdev, boot_ps);</span>
<span class="lineNum">    5261 </span>            : 
<span class="lineNum">    5262 </span><span class="lineNoCov">          0 :         return 0;</span>
<a name="5263"><span class="lineNum">    5263 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    5264 </span>            : 
<span class="lineNum">    5265 </span><span class="lineNoCov">          0 : static int ci_set_temperature_range(struct radeon_device *rdev)</span>
<span class="lineNum">    5266 </span>            : {
<span class="lineNum">    5267 </span>            :         int ret;
<span class="lineNum">    5268 </span>            : 
<span class="lineNum">    5269 </span><span class="lineNoCov">          0 :         ret = ci_thermal_enable_alert(rdev, false);</span>
<span class="lineNum">    5270 </span><span class="lineNoCov">          0 :         if (ret)</span>
<span class="lineNum">    5271 </span><span class="lineNoCov">          0 :                 return ret;</span>
<span class="lineNum">    5272 </span><span class="lineNoCov">          0 :         ret = ci_thermal_set_temperature_range(rdev, R600_TEMP_RANGE_MIN, R600_TEMP_RANGE_MAX);</span>
<span class="lineNum">    5273 </span><span class="lineNoCov">          0 :         if (ret)</span>
<span class="lineNum">    5274 </span><span class="lineNoCov">          0 :                 return ret;</span>
<span class="lineNum">    5275 </span><span class="lineNoCov">          0 :         ret = ci_thermal_enable_alert(rdev, true);</span>
<span class="lineNum">    5276 </span>            :         if (ret)
<span class="lineNum">    5277 </span><span class="lineNoCov">          0 :                 return ret;</span>
<span class="lineNum">    5278 </span>            : 
<span class="lineNum">    5279 </span>            :         return ret;
<a name="5280"><span class="lineNum">    5280 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    5281 </span>            : 
<span class="lineNum">    5282 </span><span class="lineNoCov">          0 : int ci_dpm_late_enable(struct radeon_device *rdev)</span>
<span class="lineNum">    5283 </span>            : {
<span class="lineNum">    5284 </span>            :         int ret;
<span class="lineNum">    5285 </span>            : 
<span class="lineNum">    5286 </span><span class="lineNoCov">          0 :         ret = ci_set_temperature_range(rdev);</span>
<span class="lineNum">    5287 </span><span class="lineNoCov">          0 :         if (ret)</span>
<span class="lineNum">    5288 </span><span class="lineNoCov">          0 :                 return ret;</span>
<span class="lineNum">    5289 </span>            : 
<span class="lineNum">    5290 </span><span class="lineNoCov">          0 :         ci_dpm_powergate_uvd(rdev, true);</span>
<span class="lineNum">    5291 </span>            : 
<span class="lineNum">    5292 </span><span class="lineNoCov">          0 :         return 0;</span>
<a name="5293"><span class="lineNum">    5293 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    5294 </span>            : 
<span class="lineNum">    5295 </span><span class="lineNoCov">          0 : void ci_dpm_disable(struct radeon_device *rdev)</span>
<span class="lineNum">    5296 </span>            : {
<span class="lineNum">    5297 </span><span class="lineNoCov">          0 :         struct ci_power_info *pi = ci_get_pi(rdev);</span>
<span class="lineNum">    5298 </span><span class="lineNoCov">          0 :         struct radeon_ps *boot_ps = rdev-&gt;pm.dpm.boot_ps;</span>
<span class="lineNum">    5299 </span>            : 
<span class="lineNum">    5300 </span><span class="lineNoCov">          0 :         ci_dpm_powergate_uvd(rdev, false);</span>
<span class="lineNum">    5301 </span>            : 
<span class="lineNum">    5302 </span><span class="lineNoCov">          0 :         if (!ci_is_smc_running(rdev))</span>
<span class="lineNum">    5303 </span><span class="lineNoCov">          0 :                 return;</span>
<span class="lineNum">    5304 </span>            : 
<span class="lineNum">    5305 </span><span class="lineNoCov">          0 :         ci_thermal_stop_thermal_controller(rdev);</span>
<span class="lineNum">    5306 </span>            : 
<span class="lineNum">    5307 </span><span class="lineNoCov">          0 :         if (pi-&gt;thermal_protection)</span>
<span class="lineNum">    5308 </span><span class="lineNoCov">          0 :                 ci_enable_thermal_protection(rdev, false);</span>
<span class="lineNum">    5309 </span><span class="lineNoCov">          0 :         ci_enable_power_containment(rdev, false);</span>
<span class="lineNum">    5310 </span><span class="lineNoCov">          0 :         ci_enable_smc_cac(rdev, false);</span>
<span class="lineNum">    5311 </span><span class="lineNoCov">          0 :         ci_enable_didt(rdev, false);</span>
<span class="lineNum">    5312 </span><span class="lineNoCov">          0 :         ci_enable_spread_spectrum(rdev, false);</span>
<span class="lineNum">    5313 </span><span class="lineNoCov">          0 :         ci_enable_auto_throttle_source(rdev, RADEON_DPM_AUTO_THROTTLE_SRC_THERMAL, false);</span>
<span class="lineNum">    5314 </span><span class="lineNoCov">          0 :         ci_stop_dpm(rdev);</span>
<span class="lineNum">    5315 </span><span class="lineNoCov">          0 :         ci_enable_ds_master_switch(rdev, false);</span>
<span class="lineNum">    5316 </span><span class="lineNoCov">          0 :         ci_enable_ulv(rdev, false);</span>
<span class="lineNum">    5317 </span><span class="lineNoCov">          0 :         ci_clear_vc(rdev);</span>
<span class="lineNum">    5318 </span><span class="lineNoCov">          0 :         ci_reset_to_default(rdev);</span>
<span class="lineNum">    5319 </span><span class="lineNoCov">          0 :         ci_dpm_stop_smc(rdev);</span>
<span class="lineNum">    5320 </span><span class="lineNoCov">          0 :         ci_force_switch_to_arb_f0(rdev);</span>
<span class="lineNum">    5321 </span><span class="lineNoCov">          0 :         ci_enable_thermal_based_sclk_dpm(rdev, false);</span>
<span class="lineNum">    5322 </span>            : 
<span class="lineNum">    5323 </span><span class="lineNoCov">          0 :         ci_update_current_ps(rdev, boot_ps);</span>
<a name="5324"><span class="lineNum">    5324 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    5325 </span>            : 
<span class="lineNum">    5326 </span><span class="lineNoCov">          0 : int ci_dpm_set_power_state(struct radeon_device *rdev)</span>
<span class="lineNum">    5327 </span>            : {
<span class="lineNum">    5328 </span><span class="lineNoCov">          0 :         struct ci_power_info *pi = ci_get_pi(rdev);</span>
<span class="lineNum">    5329 </span><span class="lineNoCov">          0 :         struct radeon_ps *new_ps = &amp;pi-&gt;requested_rps;</span>
<span class="lineNum">    5330 </span><span class="lineNoCov">          0 :         struct radeon_ps *old_ps = &amp;pi-&gt;current_rps;</span>
<span class="lineNum">    5331 </span>            :         int ret;
<span class="lineNum">    5332 </span>            : 
<span class="lineNum">    5333 </span><span class="lineNoCov">          0 :         ci_find_dpm_states_clocks_in_dpm_table(rdev, new_ps);</span>
<span class="lineNum">    5334 </span><span class="lineNoCov">          0 :         if (pi-&gt;pcie_performance_request)</span>
<span class="lineNum">    5335 </span><span class="lineNoCov">          0 :                 ci_request_link_speed_change_before_state_change(rdev, new_ps, old_ps);</span>
<span class="lineNum">    5336 </span><span class="lineNoCov">          0 :         ret = ci_freeze_sclk_mclk_dpm(rdev);</span>
<span class="lineNum">    5337 </span><span class="lineNoCov">          0 :         if (ret) {</span>
<span class="lineNum">    5338 </span><span class="lineNoCov">          0 :                 DRM_ERROR(&quot;ci_freeze_sclk_mclk_dpm failed\n&quot;);</span>
<span class="lineNum">    5339 </span><span class="lineNoCov">          0 :                 return ret;</span>
<span class="lineNum">    5340 </span>            :         }
<span class="lineNum">    5341 </span><span class="lineNoCov">          0 :         ret = ci_populate_and_upload_sclk_mclk_dpm_levels(rdev, new_ps);</span>
<span class="lineNum">    5342 </span><span class="lineNoCov">          0 :         if (ret) {</span>
<span class="lineNum">    5343 </span><span class="lineNoCov">          0 :                 DRM_ERROR(&quot;ci_populate_and_upload_sclk_mclk_dpm_levels failed\n&quot;);</span>
<span class="lineNum">    5344 </span><span class="lineNoCov">          0 :                 return ret;</span>
<span class="lineNum">    5345 </span>            :         }
<span class="lineNum">    5346 </span><span class="lineNoCov">          0 :         ret = ci_generate_dpm_level_enable_mask(rdev, new_ps);</span>
<span class="lineNum">    5347 </span><span class="lineNoCov">          0 :         if (ret) {</span>
<span class="lineNum">    5348 </span><span class="lineNoCov">          0 :                 DRM_ERROR(&quot;ci_generate_dpm_level_enable_mask failed\n&quot;);</span>
<span class="lineNum">    5349 </span><span class="lineNoCov">          0 :                 return ret;</span>
<span class="lineNum">    5350 </span>            :         }
<span class="lineNum">    5351 </span>            : 
<span class="lineNum">    5352 </span><span class="lineNoCov">          0 :         ret = ci_update_vce_dpm(rdev, new_ps, old_ps);</span>
<span class="lineNum">    5353 </span><span class="lineNoCov">          0 :         if (ret) {</span>
<span class="lineNum">    5354 </span><span class="lineNoCov">          0 :                 DRM_ERROR(&quot;ci_update_vce_dpm failed\n&quot;);</span>
<span class="lineNum">    5355 </span><span class="lineNoCov">          0 :                 return ret;</span>
<span class="lineNum">    5356 </span>            :         }
<span class="lineNum">    5357 </span>            : 
<span class="lineNum">    5358 </span><span class="lineNoCov">          0 :         ret = ci_update_sclk_t(rdev);</span>
<span class="lineNum">    5359 </span><span class="lineNoCov">          0 :         if (ret) {</span>
<span class="lineNum">    5360 </span><span class="lineNoCov">          0 :                 DRM_ERROR(&quot;ci_update_sclk_t failed\n&quot;);</span>
<span class="lineNum">    5361 </span><span class="lineNoCov">          0 :                 return ret;</span>
<span class="lineNum">    5362 </span>            :         }
<span class="lineNum">    5363 </span><span class="lineNoCov">          0 :         if (pi-&gt;caps_dynamic_ac_timing) {</span>
<span class="lineNum">    5364 </span><span class="lineNoCov">          0 :                 ret = ci_update_and_upload_mc_reg_table(rdev);</span>
<span class="lineNum">    5365 </span><span class="lineNoCov">          0 :                 if (ret) {</span>
<span class="lineNum">    5366 </span><span class="lineNoCov">          0 :                         DRM_ERROR(&quot;ci_update_and_upload_mc_reg_table failed\n&quot;);</span>
<span class="lineNum">    5367 </span><span class="lineNoCov">          0 :                         return ret;</span>
<span class="lineNum">    5368 </span>            :                 }
<span class="lineNum">    5369 </span>            :         }
<span class="lineNum">    5370 </span><span class="lineNoCov">          0 :         ret = ci_program_memory_timing_parameters(rdev);</span>
<span class="lineNum">    5371 </span><span class="lineNoCov">          0 :         if (ret) {</span>
<span class="lineNum">    5372 </span><span class="lineNoCov">          0 :                 DRM_ERROR(&quot;ci_program_memory_timing_parameters failed\n&quot;);</span>
<span class="lineNum">    5373 </span><span class="lineNoCov">          0 :                 return ret;</span>
<span class="lineNum">    5374 </span>            :         }
<span class="lineNum">    5375 </span><span class="lineNoCov">          0 :         ret = ci_unfreeze_sclk_mclk_dpm(rdev);</span>
<span class="lineNum">    5376 </span><span class="lineNoCov">          0 :         if (ret) {</span>
<span class="lineNum">    5377 </span><span class="lineNoCov">          0 :                 DRM_ERROR(&quot;ci_unfreeze_sclk_mclk_dpm failed\n&quot;);</span>
<span class="lineNum">    5378 </span><span class="lineNoCov">          0 :                 return ret;</span>
<span class="lineNum">    5379 </span>            :         }
<span class="lineNum">    5380 </span><span class="lineNoCov">          0 :         ret = ci_upload_dpm_level_enable_mask(rdev);</span>
<span class="lineNum">    5381 </span><span class="lineNoCov">          0 :         if (ret) {</span>
<span class="lineNum">    5382 </span><span class="lineNoCov">          0 :                 DRM_ERROR(&quot;ci_upload_dpm_level_enable_mask failed\n&quot;);</span>
<span class="lineNum">    5383 </span><span class="lineNoCov">          0 :                 return ret;</span>
<span class="lineNum">    5384 </span>            :         }
<span class="lineNum">    5385 </span><span class="lineNoCov">          0 :         if (pi-&gt;pcie_performance_request)</span>
<span class="lineNum">    5386 </span><span class="lineNoCov">          0 :                 ci_notify_link_speed_change_after_state_change(rdev, new_ps, old_ps);</span>
<span class="lineNum">    5387 </span>            : 
<span class="lineNum">    5388 </span><span class="lineNoCov">          0 :         return 0;</span>
<span class="lineNum">    5389 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">    5390 </span>            : 
<span class="lineNum">    5391 </span>            : #if 0
<span class="lineNum">    5392 </span>            : void ci_dpm_reset_asic(struct radeon_device *rdev)
<span class="lineNum">    5393 </span>            : {
<span class="lineNum">    5394 </span>            :         ci_set_boot_state(rdev);
<span class="lineNum">    5395 </span>            : }
<a name="5396"><span class="lineNum">    5396 </span>            : #endif</a>
<span class="lineNum">    5397 </span>            : 
<span class="lineNum">    5398 </span><span class="lineNoCov">          0 : void ci_dpm_display_configuration_changed(struct radeon_device *rdev)</span>
<span class="lineNum">    5399 </span>            : {
<span class="lineNum">    5400 </span><span class="lineNoCov">          0 :         ci_program_display_gap(rdev);</span>
<span class="lineNum">    5401 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">    5402 </span>            : 
<span class="lineNum">    5403 </span>            : union power_info {
<span class="lineNum">    5404 </span>            :         struct _ATOM_POWERPLAY_INFO info;
<span class="lineNum">    5405 </span>            :         struct _ATOM_POWERPLAY_INFO_V2 info_2;
<span class="lineNum">    5406 </span>            :         struct _ATOM_POWERPLAY_INFO_V3 info_3;
<span class="lineNum">    5407 </span>            :         struct _ATOM_PPLIB_POWERPLAYTABLE pplib;
<span class="lineNum">    5408 </span>            :         struct _ATOM_PPLIB_POWERPLAYTABLE2 pplib2;
<span class="lineNum">    5409 </span>            :         struct _ATOM_PPLIB_POWERPLAYTABLE3 pplib3;
<span class="lineNum">    5410 </span>            : };
<span class="lineNum">    5411 </span>            : 
<span class="lineNum">    5412 </span>            : union pplib_clock_info {
<span class="lineNum">    5413 </span>            :         struct _ATOM_PPLIB_R600_CLOCK_INFO r600;
<span class="lineNum">    5414 </span>            :         struct _ATOM_PPLIB_RS780_CLOCK_INFO rs780;
<span class="lineNum">    5415 </span>            :         struct _ATOM_PPLIB_EVERGREEN_CLOCK_INFO evergreen;
<span class="lineNum">    5416 </span>            :         struct _ATOM_PPLIB_SUMO_CLOCK_INFO sumo;
<span class="lineNum">    5417 </span>            :         struct _ATOM_PPLIB_SI_CLOCK_INFO si;
<span class="lineNum">    5418 </span>            :         struct _ATOM_PPLIB_CI_CLOCK_INFO ci;
<span class="lineNum">    5419 </span>            : };
<span class="lineNum">    5420 </span>            : 
<span class="lineNum">    5421 </span>            : union pplib_power_state {
<span class="lineNum">    5422 </span>            :         struct _ATOM_PPLIB_STATE v1;
<span class="lineNum">    5423 </span>            :         struct _ATOM_PPLIB_STATE_V2 v2;
<a name="5424"><span class="lineNum">    5424 </span>            : };</a>
<span class="lineNum">    5425 </span>            : 
<span class="lineNum">    5426 </span><span class="lineNoCov">          0 : static void ci_parse_pplib_non_clock_info(struct radeon_device *rdev,</span>
<span class="lineNum">    5427 </span>            :                                           struct radeon_ps *rps,
<span class="lineNum">    5428 </span>            :                                           struct _ATOM_PPLIB_NONCLOCK_INFO *non_clock_info,
<span class="lineNum">    5429 </span>            :                                           u8 table_rev)
<span class="lineNum">    5430 </span>            : {
<span class="lineNum">    5431 </span><span class="lineNoCov">          0 :         rps-&gt;caps = le32_to_cpu(non_clock_info-&gt;ulCapsAndSettings);</span>
<span class="lineNum">    5432 </span><span class="lineNoCov">          0 :         rps-&gt;class = le16_to_cpu(non_clock_info-&gt;usClassification);</span>
<span class="lineNum">    5433 </span><span class="lineNoCov">          0 :         rps-&gt;class2 = le16_to_cpu(non_clock_info-&gt;usClassification2);</span>
<span class="lineNum">    5434 </span>            : 
<span class="lineNum">    5435 </span><span class="lineNoCov">          0 :         if (ATOM_PPLIB_NONCLOCKINFO_VER1 &lt; table_rev) {</span>
<span class="lineNum">    5436 </span><span class="lineNoCov">          0 :                 rps-&gt;vclk = le32_to_cpu(non_clock_info-&gt;ulVCLK);</span>
<span class="lineNum">    5437 </span><span class="lineNoCov">          0 :                 rps-&gt;dclk = le32_to_cpu(non_clock_info-&gt;ulDCLK);</span>
<span class="lineNum">    5438 </span><span class="lineNoCov">          0 :         } else {</span>
<span class="lineNum">    5439 </span><span class="lineNoCov">          0 :                 rps-&gt;vclk = 0;</span>
<span class="lineNum">    5440 </span><span class="lineNoCov">          0 :                 rps-&gt;dclk = 0;</span>
<span class="lineNum">    5441 </span>            :         }
<span class="lineNum">    5442 </span>            : 
<span class="lineNum">    5443 </span><span class="lineNoCov">          0 :         if (rps-&gt;class &amp; ATOM_PPLIB_CLASSIFICATION_BOOT)</span>
<span class="lineNum">    5444 </span><span class="lineNoCov">          0 :                 rdev-&gt;pm.dpm.boot_ps = rps;</span>
<span class="lineNum">    5445 </span><span class="lineNoCov">          0 :         if (rps-&gt;class &amp; ATOM_PPLIB_CLASSIFICATION_UVDSTATE)</span>
<span class="lineNum">    5446 </span><span class="lineNoCov">          0 :                 rdev-&gt;pm.dpm.uvd_ps = rps;</span>
<a name="5447"><span class="lineNum">    5447 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    5448 </span>            : 
<span class="lineNum">    5449 </span><span class="lineNoCov">          0 : static void ci_parse_pplib_clock_info(struct radeon_device *rdev,</span>
<span class="lineNum">    5450 </span>            :                                       struct radeon_ps *rps, int index,
<span class="lineNum">    5451 </span>            :                                       union pplib_clock_info *clock_info)
<span class="lineNum">    5452 </span>            : {
<span class="lineNum">    5453 </span><span class="lineNoCov">          0 :         struct ci_power_info *pi = ci_get_pi(rdev);</span>
<span class="lineNum">    5454 </span><span class="lineNoCov">          0 :         struct ci_ps *ps = ci_get_ps(rps);</span>
<span class="lineNum">    5455 </span><span class="lineNoCov">          0 :         struct ci_pl *pl = &amp;ps-&gt;performance_levels[index];</span>
<span class="lineNum">    5456 </span>            : 
<span class="lineNum">    5457 </span><span class="lineNoCov">          0 :         ps-&gt;performance_level_count = index + 1;</span>
<span class="lineNum">    5458 </span>            : 
<span class="lineNum">    5459 </span><span class="lineNoCov">          0 :         pl-&gt;sclk = le16_to_cpu(clock_info-&gt;ci.usEngineClockLow);</span>
<span class="lineNum">    5460 </span><span class="lineNoCov">          0 :         pl-&gt;sclk |= clock_info-&gt;ci.ucEngineClockHigh &lt;&lt; 16;</span>
<span class="lineNum">    5461 </span><span class="lineNoCov">          0 :         pl-&gt;mclk = le16_to_cpu(clock_info-&gt;ci.usMemoryClockLow);</span>
<span class="lineNum">    5462 </span><span class="lineNoCov">          0 :         pl-&gt;mclk |= clock_info-&gt;ci.ucMemoryClockHigh &lt;&lt; 16;</span>
<span class="lineNum">    5463 </span>            : 
<span class="lineNum">    5464 </span><span class="lineNoCov">          0 :         pl-&gt;pcie_gen = r600_get_pcie_gen_support(rdev,</span>
<span class="lineNum">    5465 </span><span class="lineNoCov">          0 :                                                  pi-&gt;sys_pcie_mask,</span>
<span class="lineNum">    5466 </span><span class="lineNoCov">          0 :                                                  pi-&gt;vbios_boot_state.pcie_gen_bootup_value,</span>
<span class="lineNum">    5467 </span><span class="lineNoCov">          0 :                                                  clock_info-&gt;ci.ucPCIEGen);</span>
<span class="lineNum">    5468 </span><span class="lineNoCov">          0 :         pl-&gt;pcie_lane = r600_get_pcie_lane_support(rdev,</span>
<span class="lineNum">    5469 </span><span class="lineNoCov">          0 :                                                    pi-&gt;vbios_boot_state.pcie_lane_bootup_value,</span>
<span class="lineNum">    5470 </span><span class="lineNoCov">          0 :                                                    le16_to_cpu(clock_info-&gt;ci.usPCIELane));</span>
<span class="lineNum">    5471 </span>            : 
<span class="lineNum">    5472 </span><span class="lineNoCov">          0 :         if (rps-&gt;class &amp; ATOM_PPLIB_CLASSIFICATION_ACPI) {</span>
<span class="lineNum">    5473 </span><span class="lineNoCov">          0 :                 pi-&gt;acpi_pcie_gen = pl-&gt;pcie_gen;</span>
<span class="lineNum">    5474 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">    5475 </span>            : 
<span class="lineNum">    5476 </span><span class="lineNoCov">          0 :         if (rps-&gt;class2 &amp; ATOM_PPLIB_CLASSIFICATION2_ULV) {</span>
<span class="lineNum">    5477 </span><span class="lineNoCov">          0 :                 pi-&gt;ulv.supported = true;</span>
<span class="lineNum">    5478 </span><span class="lineNoCov">          0 :                 pi-&gt;ulv.pl = *pl;</span>
<span class="lineNum">    5479 </span><span class="lineNoCov">          0 :                 pi-&gt;ulv.cg_ulv_parameter = CISLANDS_CGULVPARAMETER_DFLT;</span>
<span class="lineNum">    5480 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">    5481 </span>            : 
<span class="lineNum">    5482 </span>            :         /* patch up boot state */
<span class="lineNum">    5483 </span><span class="lineNoCov">          0 :         if (rps-&gt;class &amp; ATOM_PPLIB_CLASSIFICATION_BOOT) {</span>
<span class="lineNum">    5484 </span><span class="lineNoCov">          0 :                 pl-&gt;mclk = pi-&gt;vbios_boot_state.mclk_bootup_value;</span>
<span class="lineNum">    5485 </span><span class="lineNoCov">          0 :                 pl-&gt;sclk = pi-&gt;vbios_boot_state.sclk_bootup_value;</span>
<span class="lineNum">    5486 </span><span class="lineNoCov">          0 :                 pl-&gt;pcie_gen = pi-&gt;vbios_boot_state.pcie_gen_bootup_value;</span>
<span class="lineNum">    5487 </span><span class="lineNoCov">          0 :                 pl-&gt;pcie_lane = pi-&gt;vbios_boot_state.pcie_lane_bootup_value;</span>
<span class="lineNum">    5488 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">    5489 </span>            : 
<span class="lineNum">    5490 </span><span class="lineNoCov">          0 :         switch (rps-&gt;class &amp; ATOM_PPLIB_CLASSIFICATION_UI_MASK) {</span>
<span class="lineNum">    5491 </span>            :         case ATOM_PPLIB_CLASSIFICATION_UI_BATTERY:
<span class="lineNum">    5492 </span><span class="lineNoCov">          0 :                 pi-&gt;use_pcie_powersaving_levels = true;</span>
<span class="lineNum">    5493 </span><span class="lineNoCov">          0 :                 if (pi-&gt;pcie_gen_powersaving.max &lt; pl-&gt;pcie_gen)</span>
<span class="lineNum">    5494 </span><span class="lineNoCov">          0 :                         pi-&gt;pcie_gen_powersaving.max = pl-&gt;pcie_gen;</span>
<span class="lineNum">    5495 </span><span class="lineNoCov">          0 :                 if (pi-&gt;pcie_gen_powersaving.min &gt; pl-&gt;pcie_gen)</span>
<span class="lineNum">    5496 </span><span class="lineNoCov">          0 :                         pi-&gt;pcie_gen_powersaving.min = pl-&gt;pcie_gen;</span>
<span class="lineNum">    5497 </span><span class="lineNoCov">          0 :                 if (pi-&gt;pcie_lane_powersaving.max &lt; pl-&gt;pcie_lane)</span>
<span class="lineNum">    5498 </span><span class="lineNoCov">          0 :                         pi-&gt;pcie_lane_powersaving.max = pl-&gt;pcie_lane;</span>
<span class="lineNum">    5499 </span><span class="lineNoCov">          0 :                 if (pi-&gt;pcie_lane_powersaving.min &gt; pl-&gt;pcie_lane)</span>
<span class="lineNum">    5500 </span><span class="lineNoCov">          0 :                         pi-&gt;pcie_lane_powersaving.min = pl-&gt;pcie_lane;</span>
<span class="lineNum">    5501 </span>            :                 break;
<span class="lineNum">    5502 </span>            :         case ATOM_PPLIB_CLASSIFICATION_UI_PERFORMANCE:
<span class="lineNum">    5503 </span><span class="lineNoCov">          0 :                 pi-&gt;use_pcie_performance_levels = true;</span>
<span class="lineNum">    5504 </span><span class="lineNoCov">          0 :                 if (pi-&gt;pcie_gen_performance.max &lt; pl-&gt;pcie_gen)</span>
<span class="lineNum">    5505 </span><span class="lineNoCov">          0 :                         pi-&gt;pcie_gen_performance.max = pl-&gt;pcie_gen;</span>
<span class="lineNum">    5506 </span><span class="lineNoCov">          0 :                 if (pi-&gt;pcie_gen_performance.min &gt; pl-&gt;pcie_gen)</span>
<span class="lineNum">    5507 </span><span class="lineNoCov">          0 :                         pi-&gt;pcie_gen_performance.min = pl-&gt;pcie_gen;</span>
<span class="lineNum">    5508 </span><span class="lineNoCov">          0 :                 if (pi-&gt;pcie_lane_performance.max &lt; pl-&gt;pcie_lane)</span>
<span class="lineNum">    5509 </span><span class="lineNoCov">          0 :                         pi-&gt;pcie_lane_performance.max = pl-&gt;pcie_lane;</span>
<span class="lineNum">    5510 </span><span class="lineNoCov">          0 :                 if (pi-&gt;pcie_lane_performance.min &gt; pl-&gt;pcie_lane)</span>
<span class="lineNum">    5511 </span><span class="lineNoCov">          0 :                         pi-&gt;pcie_lane_performance.min = pl-&gt;pcie_lane;</span>
<span class="lineNum">    5512 </span>            :                 break;
<span class="lineNum">    5513 </span>            :         default:
<span class="lineNum">    5514 </span>            :                 break;
<span class="lineNum">    5515 </span>            :         }
<a name="5516"><span class="lineNum">    5516 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    5517 </span>            : 
<span class="lineNum">    5518 </span><span class="lineNoCov">          0 : static int ci_parse_power_table(struct radeon_device *rdev)</span>
<span class="lineNum">    5519 </span>            : {
<span class="lineNum">    5520 </span><span class="lineNoCov">          0 :         struct radeon_mode_info *mode_info = &amp;rdev-&gt;mode_info;</span>
<span class="lineNum">    5521 </span>            :         struct _ATOM_PPLIB_NONCLOCK_INFO *non_clock_info;
<span class="lineNum">    5522 </span>            :         union pplib_power_state *power_state;
<span class="lineNum">    5523 </span>            :         int i, j, k, non_clock_array_index, clock_array_index;
<span class="lineNum">    5524 </span>            :         union pplib_clock_info *clock_info;
<span class="lineNum">    5525 </span>            :         struct _StateArray *state_array;
<span class="lineNum">    5526 </span>            :         struct _ClockInfoArray *clock_info_array;
<span class="lineNum">    5527 </span>            :         struct _NonClockInfoArray *non_clock_info_array;
<span class="lineNum">    5528 </span>            :         union power_info *power_info;
<span class="lineNum">    5529 </span>            :         int index = GetIndexIntoMasterTable(DATA, PowerPlayInfo);
<span class="lineNum">    5530 </span><span class="lineNoCov">          0 :         u16 data_offset;</span>
<span class="lineNum">    5531 </span><span class="lineNoCov">          0 :         u8 frev, crev;</span>
<span class="lineNum">    5532 </span>            :         u8 *power_state_offset;
<span class="lineNum">    5533 </span>            :         struct ci_ps *ps;
<span class="lineNum">    5534 </span>            : 
<span class="lineNum">    5535 </span><span class="lineNoCov">          0 :         if (!atom_parse_data_header(mode_info-&gt;atom_context, index, NULL,</span>
<span class="lineNum">    5536 </span>            :                                    &amp;frev, &amp;crev, &amp;data_offset))
<span class="lineNum">    5537 </span><span class="lineNoCov">          0 :                 return -EINVAL;</span>
<span class="lineNum">    5538 </span><span class="lineNoCov">          0 :         power_info = (union power_info *)(mode_info-&gt;atom_context-&gt;bios + data_offset);</span>
<span class="lineNum">    5539 </span>            : 
<span class="lineNum">    5540 </span><span class="lineNoCov">          0 :         state_array = (struct _StateArray *)</span>
<span class="lineNum">    5541 </span><span class="lineNoCov">          0 :                 (mode_info-&gt;atom_context-&gt;bios + data_offset +</span>
<span class="lineNum">    5542 </span><span class="lineNoCov">          0 :                  le16_to_cpu(power_info-&gt;pplib.usStateArrayOffset));</span>
<span class="lineNum">    5543 </span><span class="lineNoCov">          0 :         clock_info_array = (struct _ClockInfoArray *)</span>
<span class="lineNum">    5544 </span><span class="lineNoCov">          0 :                 (mode_info-&gt;atom_context-&gt;bios + data_offset +</span>
<span class="lineNum">    5545 </span><span class="lineNoCov">          0 :                  le16_to_cpu(power_info-&gt;pplib.usClockInfoArrayOffset));</span>
<span class="lineNum">    5546 </span><span class="lineNoCov">          0 :         non_clock_info_array = (struct _NonClockInfoArray *)</span>
<span class="lineNum">    5547 </span><span class="lineNoCov">          0 :                 (mode_info-&gt;atom_context-&gt;bios + data_offset +</span>
<span class="lineNum">    5548 </span><span class="lineNoCov">          0 :                  le16_to_cpu(power_info-&gt;pplib.usNonClockInfoArrayOffset));</span>
<span class="lineNum">    5549 </span>            : 
<span class="lineNum">    5550 </span><span class="lineNoCov">          0 :         rdev-&gt;pm.dpm.ps = kzalloc(sizeof(struct radeon_ps) *</span>
<span class="lineNum">    5551 </span><span class="lineNoCov">          0 :                                   state_array-&gt;ucNumEntries, GFP_KERNEL);</span>
<span class="lineNum">    5552 </span><span class="lineNoCov">          0 :         if (!rdev-&gt;pm.dpm.ps)</span>
<span class="lineNum">    5553 </span><span class="lineNoCov">          0 :                 return -ENOMEM;</span>
<span class="lineNum">    5554 </span><span class="lineNoCov">          0 :         power_state_offset = (u8 *)state_array-&gt;states;</span>
<span class="lineNum">    5555 </span><span class="lineNoCov">          0 :         for (i = 0; i &lt; state_array-&gt;ucNumEntries; i++) {</span>
<span class="lineNum">    5556 </span>            :                 u8 *idx;
<span class="lineNum">    5557 </span><span class="lineNoCov">          0 :                 power_state = (union pplib_power_state *)power_state_offset;</span>
<span class="lineNum">    5558 </span><span class="lineNoCov">          0 :                 non_clock_array_index = power_state-&gt;v2.nonClockInfoIndex;</span>
<span class="lineNum">    5559 </span>            :                 non_clock_info = (struct _ATOM_PPLIB_NONCLOCK_INFO *)
<span class="lineNum">    5560 </span><span class="lineNoCov">          0 :                         &amp;non_clock_info_array-&gt;nonClockInfo[non_clock_array_index];</span>
<span class="lineNum">    5561 </span><span class="lineNoCov">          0 :                 if (!rdev-&gt;pm.power_state[i].clock_info)</span>
<span class="lineNum">    5562 </span><span class="lineNoCov">          0 :                         return -EINVAL;</span>
<span class="lineNum">    5563 </span><span class="lineNoCov">          0 :                 ps = kzalloc(sizeof(struct ci_ps), GFP_KERNEL);</span>
<span class="lineNum">    5564 </span><span class="lineNoCov">          0 :                 if (ps == NULL) {</span>
<span class="lineNum">    5565 </span><span class="lineNoCov">          0 :                         kfree(rdev-&gt;pm.dpm.ps);</span>
<span class="lineNum">    5566 </span><span class="lineNoCov">          0 :                         return -ENOMEM;</span>
<span class="lineNum">    5567 </span>            :                 }
<span class="lineNum">    5568 </span><span class="lineNoCov">          0 :                 rdev-&gt;pm.dpm.ps[i].ps_priv = ps;</span>
<span class="lineNum">    5569 </span><span class="lineNoCov">          0 :                 ci_parse_pplib_non_clock_info(rdev, &amp;rdev-&gt;pm.dpm.ps[i],</span>
<span class="lineNum">    5570 </span>            :                                               non_clock_info,
<span class="lineNum">    5571 </span><span class="lineNoCov">          0 :                                               non_clock_info_array-&gt;ucEntrySize);</span>
<span class="lineNum">    5572 </span>            :                 k = 0;
<span class="lineNum">    5573 </span><span class="lineNoCov">          0 :                 idx = (u8 *)&amp;power_state-&gt;v2.clockInfoIndex[0];</span>
<span class="lineNum">    5574 </span><span class="lineNoCov">          0 :                 for (j = 0; j &lt; power_state-&gt;v2.ucNumDPMLevels; j++) {</span>
<span class="lineNum">    5575 </span><span class="lineNoCov">          0 :                         clock_array_index = idx[j];</span>
<span class="lineNum">    5576 </span><span class="lineNoCov">          0 :                         if (clock_array_index &gt;= clock_info_array-&gt;ucNumEntries)</span>
<span class="lineNum">    5577 </span>            :                                 continue;
<span class="lineNum">    5578 </span><span class="lineNoCov">          0 :                         if (k &gt;= CISLANDS_MAX_HARDWARE_POWERLEVELS)</span>
<span class="lineNum">    5579 </span>            :                                 break;
<span class="lineNum">    5580 </span><span class="lineNoCov">          0 :                         clock_info = (union pplib_clock_info *)</span>
<span class="lineNum">    5581 </span><span class="lineNoCov">          0 :                                 ((u8 *)&amp;clock_info_array-&gt;clockInfo[0] +</span>
<span class="lineNum">    5582 </span><span class="lineNoCov">          0 :                                  (clock_array_index * clock_info_array-&gt;ucEntrySize));</span>
<span class="lineNum">    5583 </span><span class="lineNoCov">          0 :                         ci_parse_pplib_clock_info(rdev,</span>
<span class="lineNum">    5584 </span><span class="lineNoCov">          0 :                                                   &amp;rdev-&gt;pm.dpm.ps[i], k,</span>
<span class="lineNum">    5585 </span>            :                                                   clock_info);
<span class="lineNum">    5586 </span><span class="lineNoCov">          0 :                         k++;</span>
<span class="lineNum">    5587 </span><span class="lineNoCov">          0 :                 }</span>
<span class="lineNum">    5588 </span><span class="lineNoCov">          0 :                 power_state_offset += 2 + power_state-&gt;v2.ucNumDPMLevels;</span>
<span class="lineNum">    5589 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">    5590 </span><span class="lineNoCov">          0 :         rdev-&gt;pm.dpm.num_ps = state_array-&gt;ucNumEntries;</span>
<span class="lineNum">    5591 </span>            : 
<span class="lineNum">    5592 </span>            :         /* fill in the vce power states */
<span class="lineNum">    5593 </span><span class="lineNoCov">          0 :         for (i = 0; i &lt; RADEON_MAX_VCE_LEVELS; i++) {</span>
<span class="lineNum">    5594 </span>            :                 u32 sclk, mclk;
<span class="lineNum">    5595 </span><span class="lineNoCov">          0 :                 clock_array_index = rdev-&gt;pm.dpm.vce_states[i].clk_idx;</span>
<span class="lineNum">    5596 </span><span class="lineNoCov">          0 :                 clock_info = (union pplib_clock_info *)</span>
<span class="lineNum">    5597 </span><span class="lineNoCov">          0 :                         &amp;clock_info_array-&gt;clockInfo[clock_array_index * clock_info_array-&gt;ucEntrySize];</span>
<span class="lineNum">    5598 </span><span class="lineNoCov">          0 :                 sclk = le16_to_cpu(clock_info-&gt;ci.usEngineClockLow);</span>
<span class="lineNum">    5599 </span><span class="lineNoCov">          0 :                 sclk |= clock_info-&gt;ci.ucEngineClockHigh &lt;&lt; 16;</span>
<span class="lineNum">    5600 </span><span class="lineNoCov">          0 :                 mclk = le16_to_cpu(clock_info-&gt;ci.usMemoryClockLow);</span>
<span class="lineNum">    5601 </span><span class="lineNoCov">          0 :                 mclk |= clock_info-&gt;ci.ucMemoryClockHigh &lt;&lt; 16;</span>
<span class="lineNum">    5602 </span><span class="lineNoCov">          0 :                 rdev-&gt;pm.dpm.vce_states[i].sclk = sclk;</span>
<span class="lineNum">    5603 </span><span class="lineNoCov">          0 :                 rdev-&gt;pm.dpm.vce_states[i].mclk = mclk;</span>
<span class="lineNum">    5604 </span>            :         }
<span class="lineNum">    5605 </span>            : 
<span class="lineNum">    5606 </span><span class="lineNoCov">          0 :         return 0;</span>
<a name="5607"><span class="lineNum">    5607 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    5608 </span>            : 
<span class="lineNum">    5609 </span><span class="lineNoCov">          0 : static int ci_get_vbios_boot_values(struct radeon_device *rdev,</span>
<span class="lineNum">    5610 </span>            :                                     struct ci_vbios_boot_state *boot_state)
<span class="lineNum">    5611 </span>            : {
<span class="lineNum">    5612 </span><span class="lineNoCov">          0 :         struct radeon_mode_info *mode_info = &amp;rdev-&gt;mode_info;</span>
<span class="lineNum">    5613 </span>            :         int index = GetIndexIntoMasterTable(DATA, FirmwareInfo);
<span class="lineNum">    5614 </span>            :         ATOM_FIRMWARE_INFO_V2_2 *firmware_info;
<span class="lineNum">    5615 </span><span class="lineNoCov">          0 :         u8 frev, crev;</span>
<span class="lineNum">    5616 </span><span class="lineNoCov">          0 :         u16 data_offset;</span>
<span class="lineNum">    5617 </span>            : 
<span class="lineNum">    5618 </span><span class="lineNoCov">          0 :         if (atom_parse_data_header(mode_info-&gt;atom_context, index, NULL,</span>
<span class="lineNum">    5619 </span>            :                                    &amp;frev, &amp;crev, &amp;data_offset)) {
<span class="lineNum">    5620 </span>            :                 firmware_info =
<span class="lineNum">    5621 </span><span class="lineNoCov">          0 :                         (ATOM_FIRMWARE_INFO_V2_2 *)(mode_info-&gt;atom_context-&gt;bios +</span>
<span class="lineNum">    5622 </span><span class="lineNoCov">          0 :                                                     data_offset);</span>
<span class="lineNum">    5623 </span><span class="lineNoCov">          0 :                 boot_state-&gt;mvdd_bootup_value = le16_to_cpu(firmware_info-&gt;usBootUpMVDDCVoltage);</span>
<span class="lineNum">    5624 </span><span class="lineNoCov">          0 :                 boot_state-&gt;vddc_bootup_value = le16_to_cpu(firmware_info-&gt;usBootUpVDDCVoltage);</span>
<span class="lineNum">    5625 </span><span class="lineNoCov">          0 :                 boot_state-&gt;vddci_bootup_value = le16_to_cpu(firmware_info-&gt;usBootUpVDDCIVoltage);</span>
<span class="lineNum">    5626 </span><span class="lineNoCov">          0 :                 boot_state-&gt;pcie_gen_bootup_value = ci_get_current_pcie_speed(rdev);</span>
<span class="lineNum">    5627 </span><span class="lineNoCov">          0 :                 boot_state-&gt;pcie_lane_bootup_value = ci_get_current_pcie_lane_number(rdev);</span>
<span class="lineNum">    5628 </span><span class="lineNoCov">          0 :                 boot_state-&gt;sclk_bootup_value = le32_to_cpu(firmware_info-&gt;ulDefaultEngineClock);</span>
<span class="lineNum">    5629 </span><span class="lineNoCov">          0 :                 boot_state-&gt;mclk_bootup_value = le32_to_cpu(firmware_info-&gt;ulDefaultMemoryClock);</span>
<span class="lineNum">    5630 </span>            : 
<span class="lineNum">    5631 </span><span class="lineNoCov">          0 :                 return 0;</span>
<span class="lineNum">    5632 </span>            :         }
<span class="lineNum">    5633 </span><span class="lineNoCov">          0 :         return -EINVAL;</span>
<a name="5634"><span class="lineNum">    5634 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    5635 </span>            : 
<span class="lineNum">    5636 </span><span class="lineNoCov">          0 : void ci_dpm_fini(struct radeon_device *rdev)</span>
<span class="lineNum">    5637 </span>            : {
<span class="lineNum">    5638 </span>            :         int i;
<span class="lineNum">    5639 </span>            : 
<span class="lineNum">    5640 </span><span class="lineNoCov">          0 :         for (i = 0; i &lt; rdev-&gt;pm.dpm.num_ps; i++) {</span>
<span class="lineNum">    5641 </span><span class="lineNoCov">          0 :                 kfree(rdev-&gt;pm.dpm.ps[i].ps_priv);</span>
<span class="lineNum">    5642 </span>            :         }
<span class="lineNum">    5643 </span><span class="lineNoCov">          0 :         kfree(rdev-&gt;pm.dpm.ps);</span>
<span class="lineNum">    5644 </span><span class="lineNoCov">          0 :         kfree(rdev-&gt;pm.dpm.priv);</span>
<span class="lineNum">    5645 </span><span class="lineNoCov">          0 :         kfree(rdev-&gt;pm.dpm.dyn_state.vddc_dependency_on_dispclk.entries);</span>
<span class="lineNum">    5646 </span><span class="lineNoCov">          0 :         r600_free_extended_power_table(rdev);</span>
<a name="5647"><span class="lineNum">    5647 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    5648 </span>            : 
<span class="lineNum">    5649 </span><span class="lineNoCov">          0 : int ci_dpm_init(struct radeon_device *rdev)</span>
<span class="lineNum">    5650 </span>            : {
<span class="lineNum">    5651 </span>            :         int index = GetIndexIntoMasterTable(DATA, ASIC_InternalSS_Info);
<span class="lineNum">    5652 </span>            :         SMU7_Discrete_DpmTable  *dpm_table;
<span class="lineNum">    5653 </span>            :         struct radeon_gpio_rec gpio;
<span class="lineNum">    5654 </span><span class="lineNoCov">          0 :         u16 data_offset, size;</span>
<span class="lineNum">    5655 </span><span class="lineNoCov">          0 :         u8 frev, crev;</span>
<span class="lineNum">    5656 </span>            :         struct ci_power_info *pi;
<span class="lineNum">    5657 </span>            :         int ret;
<span class="lineNum">    5658 </span><span class="lineNoCov">          0 :         u32 mask;</span>
<span class="lineNum">    5659 </span>            : 
<span class="lineNum">    5660 </span><span class="lineNoCov">          0 :         pi = kzalloc(sizeof(struct ci_power_info), GFP_KERNEL);</span>
<span class="lineNum">    5661 </span><span class="lineNoCov">          0 :         if (pi == NULL)</span>
<span class="lineNum">    5662 </span><span class="lineNoCov">          0 :                 return -ENOMEM;</span>
<span class="lineNum">    5663 </span><span class="lineNoCov">          0 :         rdev-&gt;pm.dpm.priv = pi;</span>
<span class="lineNum">    5664 </span>            : 
<span class="lineNum">    5665 </span><span class="lineNoCov">          0 :         ret = drm_pcie_get_speed_cap_mask(rdev-&gt;ddev, &amp;mask);</span>
<span class="lineNum">    5666 </span><span class="lineNoCov">          0 :         if (ret)</span>
<span class="lineNum">    5667 </span><span class="lineNoCov">          0 :                 pi-&gt;sys_pcie_mask = 0;</span>
<span class="lineNum">    5668 </span>            :         else
<span class="lineNum">    5669 </span><span class="lineNoCov">          0 :                 pi-&gt;sys_pcie_mask = mask;</span>
<span class="lineNum">    5670 </span><span class="lineNoCov">          0 :         pi-&gt;force_pcie_gen = RADEON_PCIE_GEN_INVALID;</span>
<span class="lineNum">    5671 </span>            : 
<span class="lineNum">    5672 </span><span class="lineNoCov">          0 :         pi-&gt;pcie_gen_performance.max = RADEON_PCIE_GEN1;</span>
<span class="lineNum">    5673 </span><span class="lineNoCov">          0 :         pi-&gt;pcie_gen_performance.min = RADEON_PCIE_GEN3;</span>
<span class="lineNum">    5674 </span><span class="lineNoCov">          0 :         pi-&gt;pcie_gen_powersaving.max = RADEON_PCIE_GEN1;</span>
<span class="lineNum">    5675 </span><span class="lineNoCov">          0 :         pi-&gt;pcie_gen_powersaving.min = RADEON_PCIE_GEN3;</span>
<span class="lineNum">    5676 </span>            : 
<span class="lineNum">    5677 </span><span class="lineNoCov">          0 :         pi-&gt;pcie_lane_performance.max = 0;</span>
<span class="lineNum">    5678 </span><span class="lineNoCov">          0 :         pi-&gt;pcie_lane_performance.min = 16;</span>
<span class="lineNum">    5679 </span><span class="lineNoCov">          0 :         pi-&gt;pcie_lane_powersaving.max = 0;</span>
<span class="lineNum">    5680 </span><span class="lineNoCov">          0 :         pi-&gt;pcie_lane_powersaving.min = 16;</span>
<span class="lineNum">    5681 </span>            : 
<span class="lineNum">    5682 </span><span class="lineNoCov">          0 :         ret = ci_get_vbios_boot_values(rdev, &amp;pi-&gt;vbios_boot_state);</span>
<span class="lineNum">    5683 </span><span class="lineNoCov">          0 :         if (ret) {</span>
<span class="lineNum">    5684 </span><span class="lineNoCov">          0 :                 ci_dpm_fini(rdev);</span>
<span class="lineNum">    5685 </span><span class="lineNoCov">          0 :                 return ret;</span>
<span class="lineNum">    5686 </span>            :         }
<span class="lineNum">    5687 </span>            : 
<span class="lineNum">    5688 </span><span class="lineNoCov">          0 :         ret = r600_get_platform_caps(rdev);</span>
<span class="lineNum">    5689 </span><span class="lineNoCov">          0 :         if (ret) {</span>
<span class="lineNum">    5690 </span><span class="lineNoCov">          0 :                 ci_dpm_fini(rdev);</span>
<span class="lineNum">    5691 </span><span class="lineNoCov">          0 :                 return ret;</span>
<span class="lineNum">    5692 </span>            :         }
<span class="lineNum">    5693 </span>            : 
<span class="lineNum">    5694 </span><span class="lineNoCov">          0 :         ret = r600_parse_extended_power_table(rdev);</span>
<span class="lineNum">    5695 </span><span class="lineNoCov">          0 :         if (ret) {</span>
<span class="lineNum">    5696 </span><span class="lineNoCov">          0 :                 ci_dpm_fini(rdev);</span>
<span class="lineNum">    5697 </span><span class="lineNoCov">          0 :                 return ret;</span>
<span class="lineNum">    5698 </span>            :         }
<span class="lineNum">    5699 </span>            : 
<span class="lineNum">    5700 </span><span class="lineNoCov">          0 :         ret = ci_parse_power_table(rdev);</span>
<span class="lineNum">    5701 </span><span class="lineNoCov">          0 :         if (ret) {</span>
<span class="lineNum">    5702 </span><span class="lineNoCov">          0 :                 ci_dpm_fini(rdev);</span>
<span class="lineNum">    5703 </span><span class="lineNoCov">          0 :                 return ret;</span>
<span class="lineNum">    5704 </span>            :         }
<span class="lineNum">    5705 </span>            : 
<span class="lineNum">    5706 </span><span class="lineNoCov">          0 :         pi-&gt;dll_default_on = false;</span>
<span class="lineNum">    5707 </span><span class="lineNoCov">          0 :         pi-&gt;sram_end = SMC_RAM_END;</span>
<span class="lineNum">    5708 </span>            : 
<span class="lineNum">    5709 </span><span class="lineNoCov">          0 :         pi-&gt;activity_target[0] = CISLAND_TARGETACTIVITY_DFLT;</span>
<span class="lineNum">    5710 </span><span class="lineNoCov">          0 :         pi-&gt;activity_target[1] = CISLAND_TARGETACTIVITY_DFLT;</span>
<span class="lineNum">    5711 </span><span class="lineNoCov">          0 :         pi-&gt;activity_target[2] = CISLAND_TARGETACTIVITY_DFLT;</span>
<span class="lineNum">    5712 </span><span class="lineNoCov">          0 :         pi-&gt;activity_target[3] = CISLAND_TARGETACTIVITY_DFLT;</span>
<span class="lineNum">    5713 </span><span class="lineNoCov">          0 :         pi-&gt;activity_target[4] = CISLAND_TARGETACTIVITY_DFLT;</span>
<span class="lineNum">    5714 </span><span class="lineNoCov">          0 :         pi-&gt;activity_target[5] = CISLAND_TARGETACTIVITY_DFLT;</span>
<span class="lineNum">    5715 </span><span class="lineNoCov">          0 :         pi-&gt;activity_target[6] = CISLAND_TARGETACTIVITY_DFLT;</span>
<span class="lineNum">    5716 </span><span class="lineNoCov">          0 :         pi-&gt;activity_target[7] = CISLAND_TARGETACTIVITY_DFLT;</span>
<span class="lineNum">    5717 </span>            : 
<span class="lineNum">    5718 </span><span class="lineNoCov">          0 :         pi-&gt;mclk_activity_target = CISLAND_MCLK_TARGETACTIVITY_DFLT;</span>
<span class="lineNum">    5719 </span>            : 
<span class="lineNum">    5720 </span><span class="lineNoCov">          0 :         pi-&gt;sclk_dpm_key_disabled = 0;</span>
<span class="lineNum">    5721 </span><span class="lineNoCov">          0 :         pi-&gt;mclk_dpm_key_disabled = 0;</span>
<span class="lineNum">    5722 </span><span class="lineNoCov">          0 :         pi-&gt;pcie_dpm_key_disabled = 0;</span>
<span class="lineNum">    5723 </span><span class="lineNoCov">          0 :         pi-&gt;thermal_sclk_dpm_enabled = 0;</span>
<span class="lineNum">    5724 </span>            : 
<span class="lineNum">    5725 </span>            :         /* mclk dpm is unstable on some R7 260X cards with the old mc ucode */
<span class="lineNum">    5726 </span><span class="lineNoCov">          0 :         if ((rdev-&gt;pdev-&gt;device == 0x6658) &amp;&amp;</span>
<span class="lineNum">    5727 </span><span class="lineNoCov">          0 :             (rdev-&gt;mc_fw-&gt;size == (BONAIRE_MC_UCODE_SIZE * 4))) {</span>
<span class="lineNum">    5728 </span><span class="lineNoCov">          0 :                 pi-&gt;mclk_dpm_key_disabled = 1;</span>
<span class="lineNum">    5729 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">    5730 </span>            : 
<span class="lineNum">    5731 </span><span class="lineNoCov">          0 :         pi-&gt;caps_sclk_ds = true;</span>
<span class="lineNum">    5732 </span>            : 
<span class="lineNum">    5733 </span><span class="lineNoCov">          0 :         pi-&gt;mclk_strobe_mode_threshold = 40000;</span>
<span class="lineNum">    5734 </span><span class="lineNoCov">          0 :         pi-&gt;mclk_stutter_mode_threshold = 40000;</span>
<span class="lineNum">    5735 </span><span class="lineNoCov">          0 :         pi-&gt;mclk_edc_enable_threshold = 40000;</span>
<span class="lineNum">    5736 </span><span class="lineNoCov">          0 :         pi-&gt;mclk_edc_wr_enable_threshold = 40000;</span>
<span class="lineNum">    5737 </span>            : 
<span class="lineNum">    5738 </span><span class="lineNoCov">          0 :         ci_initialize_powertune_defaults(rdev);</span>
<span class="lineNum">    5739 </span>            : 
<span class="lineNum">    5740 </span><span class="lineNoCov">          0 :         pi-&gt;caps_fps = false;</span>
<span class="lineNum">    5741 </span>            : 
<span class="lineNum">    5742 </span><span class="lineNoCov">          0 :         pi-&gt;caps_sclk_throttle_low_notification = false;</span>
<span class="lineNum">    5743 </span>            : 
<span class="lineNum">    5744 </span><span class="lineNoCov">          0 :         pi-&gt;caps_uvd_dpm = true;</span>
<span class="lineNum">    5745 </span><span class="lineNoCov">          0 :         pi-&gt;caps_vce_dpm = true;</span>
<span class="lineNum">    5746 </span>            : 
<span class="lineNum">    5747 </span><span class="lineNoCov">          0 :         ci_get_leakage_voltages(rdev);</span>
<span class="lineNum">    5748 </span><span class="lineNoCov">          0 :         ci_patch_dependency_tables_with_leakage(rdev);</span>
<span class="lineNum">    5749 </span><span class="lineNoCov">          0 :         ci_set_private_data_variables_based_on_pptable(rdev);</span>
<span class="lineNum">    5750 </span>            : 
<span class="lineNum">    5751 </span><span class="lineNoCov">          0 :         rdev-&gt;pm.dpm.dyn_state.vddc_dependency_on_dispclk.entries =</span>
<span class="lineNum">    5752 </span><span class="lineNoCov">          0 :                 kzalloc(4 * sizeof(struct radeon_clock_voltage_dependency_entry), GFP_KERNEL);</span>
<span class="lineNum">    5753 </span><span class="lineNoCov">          0 :         if (!rdev-&gt;pm.dpm.dyn_state.vddc_dependency_on_dispclk.entries) {</span>
<span class="lineNum">    5754 </span><span class="lineNoCov">          0 :                 ci_dpm_fini(rdev);</span>
<span class="lineNum">    5755 </span><span class="lineNoCov">          0 :                 return -ENOMEM;</span>
<span class="lineNum">    5756 </span>            :         }
<span class="lineNum">    5757 </span><span class="lineNoCov">          0 :         rdev-&gt;pm.dpm.dyn_state.vddc_dependency_on_dispclk.count = 4;</span>
<span class="lineNum">    5758 </span><span class="lineNoCov">          0 :         rdev-&gt;pm.dpm.dyn_state.vddc_dependency_on_dispclk.entries[0].clk = 0;</span>
<span class="lineNum">    5759 </span><span class="lineNoCov">          0 :         rdev-&gt;pm.dpm.dyn_state.vddc_dependency_on_dispclk.entries[0].v = 0;</span>
<span class="lineNum">    5760 </span><span class="lineNoCov">          0 :         rdev-&gt;pm.dpm.dyn_state.vddc_dependency_on_dispclk.entries[1].clk = 36000;</span>
<span class="lineNum">    5761 </span><span class="lineNoCov">          0 :         rdev-&gt;pm.dpm.dyn_state.vddc_dependency_on_dispclk.entries[1].v = 720;</span>
<span class="lineNum">    5762 </span><span class="lineNoCov">          0 :         rdev-&gt;pm.dpm.dyn_state.vddc_dependency_on_dispclk.entries[2].clk = 54000;</span>
<span class="lineNum">    5763 </span><span class="lineNoCov">          0 :         rdev-&gt;pm.dpm.dyn_state.vddc_dependency_on_dispclk.entries[2].v = 810;</span>
<span class="lineNum">    5764 </span><span class="lineNoCov">          0 :         rdev-&gt;pm.dpm.dyn_state.vddc_dependency_on_dispclk.entries[3].clk = 72000;</span>
<span class="lineNum">    5765 </span><span class="lineNoCov">          0 :         rdev-&gt;pm.dpm.dyn_state.vddc_dependency_on_dispclk.entries[3].v = 900;</span>
<span class="lineNum">    5766 </span>            : 
<span class="lineNum">    5767 </span><span class="lineNoCov">          0 :         rdev-&gt;pm.dpm.dyn_state.mclk_sclk_ratio = 4;</span>
<span class="lineNum">    5768 </span><span class="lineNoCov">          0 :         rdev-&gt;pm.dpm.dyn_state.sclk_mclk_delta = 15000;</span>
<span class="lineNum">    5769 </span><span class="lineNoCov">          0 :         rdev-&gt;pm.dpm.dyn_state.vddc_vddci_delta = 200;</span>
<span class="lineNum">    5770 </span>            : 
<span class="lineNum">    5771 </span><span class="lineNoCov">          0 :         rdev-&gt;pm.dpm.dyn_state.valid_sclk_values.count = 0;</span>
<span class="lineNum">    5772 </span><span class="lineNoCov">          0 :         rdev-&gt;pm.dpm.dyn_state.valid_sclk_values.values = NULL;</span>
<span class="lineNum">    5773 </span><span class="lineNoCov">          0 :         rdev-&gt;pm.dpm.dyn_state.valid_mclk_values.count = 0;</span>
<span class="lineNum">    5774 </span><span class="lineNoCov">          0 :         rdev-&gt;pm.dpm.dyn_state.valid_mclk_values.values = NULL;</span>
<span class="lineNum">    5775 </span>            : 
<span class="lineNum">    5776 </span><span class="lineNoCov">          0 :         if (rdev-&gt;family == CHIP_HAWAII) {</span>
<span class="lineNum">    5777 </span><span class="lineNoCov">          0 :                 pi-&gt;thermal_temp_setting.temperature_low = 94500;</span>
<span class="lineNum">    5778 </span><span class="lineNoCov">          0 :                 pi-&gt;thermal_temp_setting.temperature_high = 95000;</span>
<span class="lineNum">    5779 </span><span class="lineNoCov">          0 :                 pi-&gt;thermal_temp_setting.temperature_shutdown = 104000;</span>
<span class="lineNum">    5780 </span><span class="lineNoCov">          0 :         } else {</span>
<span class="lineNum">    5781 </span><span class="lineNoCov">          0 :                 pi-&gt;thermal_temp_setting.temperature_low = 99500;</span>
<span class="lineNum">    5782 </span><span class="lineNoCov">          0 :                 pi-&gt;thermal_temp_setting.temperature_high = 100000;</span>
<span class="lineNum">    5783 </span><span class="lineNoCov">          0 :                 pi-&gt;thermal_temp_setting.temperature_shutdown = 104000;</span>
<span class="lineNum">    5784 </span>            :         }
<span class="lineNum">    5785 </span>            : 
<span class="lineNum">    5786 </span><span class="lineNoCov">          0 :         pi-&gt;uvd_enabled = false;</span>
<span class="lineNum">    5787 </span>            : 
<span class="lineNum">    5788 </span><span class="lineNoCov">          0 :         dpm_table = &amp;pi-&gt;smc_state_table;</span>
<span class="lineNum">    5789 </span>            : 
<span class="lineNum">    5790 </span><span class="lineNoCov">          0 :         gpio = radeon_atombios_lookup_gpio(rdev, VDDC_VRHOT_GPIO_PINID);</span>
<span class="lineNum">    5791 </span><span class="lineNoCov">          0 :         if (gpio.valid) {</span>
<span class="lineNum">    5792 </span><span class="lineNoCov">          0 :                 dpm_table-&gt;VRHotGpio = gpio.shift;</span>
<span class="lineNum">    5793 </span><span class="lineNoCov">          0 :                 rdev-&gt;pm.dpm.platform_caps |= ATOM_PP_PLATFORM_CAP_REGULATOR_HOT;</span>
<span class="lineNum">    5794 </span><span class="lineNoCov">          0 :         } else {</span>
<span class="lineNum">    5795 </span><span class="lineNoCov">          0 :                 dpm_table-&gt;VRHotGpio = CISLANDS_UNUSED_GPIO_PIN;</span>
<span class="lineNum">    5796 </span><span class="lineNoCov">          0 :                 rdev-&gt;pm.dpm.platform_caps &amp;= ~ATOM_PP_PLATFORM_CAP_REGULATOR_HOT;</span>
<span class="lineNum">    5797 </span>            :         }
<span class="lineNum">    5798 </span>            : 
<span class="lineNum">    5799 </span><span class="lineNoCov">          0 :         gpio = radeon_atombios_lookup_gpio(rdev, PP_AC_DC_SWITCH_GPIO_PINID);</span>
<span class="lineNum">    5800 </span><span class="lineNoCov">          0 :         if (gpio.valid) {</span>
<span class="lineNum">    5801 </span><span class="lineNoCov">          0 :                 dpm_table-&gt;AcDcGpio = gpio.shift;</span>
<span class="lineNum">    5802 </span><span class="lineNoCov">          0 :                 rdev-&gt;pm.dpm.platform_caps |= ATOM_PP_PLATFORM_CAP_HARDWAREDC;</span>
<span class="lineNum">    5803 </span><span class="lineNoCov">          0 :         } else {</span>
<span class="lineNum">    5804 </span><span class="lineNoCov">          0 :                 dpm_table-&gt;AcDcGpio = CISLANDS_UNUSED_GPIO_PIN;</span>
<span class="lineNum">    5805 </span><span class="lineNoCov">          0 :                 rdev-&gt;pm.dpm.platform_caps &amp;= ~ATOM_PP_PLATFORM_CAP_HARDWAREDC;</span>
<span class="lineNum">    5806 </span>            :         }
<span class="lineNum">    5807 </span>            : 
<span class="lineNum">    5808 </span><span class="lineNoCov">          0 :         gpio = radeon_atombios_lookup_gpio(rdev, VDDC_PCC_GPIO_PINID);</span>
<span class="lineNum">    5809 </span><span class="lineNoCov">          0 :         if (gpio.valid) {</span>
<span class="lineNum">    5810 </span><span class="lineNoCov">          0 :                 u32 tmp = RREG32_SMC(CNB_PWRMGT_CNTL);</span>
<span class="lineNum">    5811 </span>            : 
<span class="lineNum">    5812 </span><span class="lineNoCov">          0 :                 switch (gpio.shift) {</span>
<span class="lineNum">    5813 </span>            :                 case 0:
<span class="lineNum">    5814 </span><span class="lineNoCov">          0 :                         tmp &amp;= ~GNB_SLOW_MODE_MASK;</span>
<span class="lineNum">    5815 </span><span class="lineNoCov">          0 :                         tmp |= GNB_SLOW_MODE(1);</span>
<span class="lineNum">    5816 </span><span class="lineNoCov">          0 :                         break;</span>
<span class="lineNum">    5817 </span>            :                 case 1:
<span class="lineNum">    5818 </span><span class="lineNoCov">          0 :                         tmp &amp;= ~GNB_SLOW_MODE_MASK;</span>
<span class="lineNum">    5819 </span><span class="lineNoCov">          0 :                         tmp |= GNB_SLOW_MODE(2);</span>
<span class="lineNum">    5820 </span><span class="lineNoCov">          0 :                         break;</span>
<span class="lineNum">    5821 </span>            :                 case 2:
<span class="lineNum">    5822 </span><span class="lineNoCov">          0 :                         tmp |= GNB_SLOW;</span>
<span class="lineNum">    5823 </span><span class="lineNoCov">          0 :                         break;</span>
<span class="lineNum">    5824 </span>            :                 case 3:
<span class="lineNum">    5825 </span><span class="lineNoCov">          0 :                         tmp |= FORCE_NB_PS1;</span>
<span class="lineNum">    5826 </span><span class="lineNoCov">          0 :                         break;</span>
<span class="lineNum">    5827 </span>            :                 case 4:
<span class="lineNum">    5828 </span><span class="lineNoCov">          0 :                         tmp |= DPM_ENABLED;</span>
<span class="lineNum">    5829 </span><span class="lineNoCov">          0 :                         break;</span>
<span class="lineNum">    5830 </span>            :                 default:
<span class="lineNum">    5831 </span>            :                         DRM_DEBUG(&quot;Invalid PCC GPIO: %u!\n&quot;, gpio.shift);
<span class="lineNum">    5832 </span>            :                         break;
<span class="lineNum">    5833 </span>            :                 }
<span class="lineNum">    5834 </span><span class="lineNoCov">          0 :                 WREG32_SMC(CNB_PWRMGT_CNTL, tmp);</span>
<span class="lineNum">    5835 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">    5836 </span>            : 
<span class="lineNum">    5837 </span><span class="lineNoCov">          0 :         pi-&gt;voltage_control = CISLANDS_VOLTAGE_CONTROL_NONE;</span>
<span class="lineNum">    5838 </span><span class="lineNoCov">          0 :         pi-&gt;vddci_control = CISLANDS_VOLTAGE_CONTROL_NONE;</span>
<span class="lineNum">    5839 </span><span class="lineNoCov">          0 :         pi-&gt;mvdd_control = CISLANDS_VOLTAGE_CONTROL_NONE;</span>
<span class="lineNum">    5840 </span><span class="lineNoCov">          0 :         if (radeon_atom_is_voltage_gpio(rdev, VOLTAGE_TYPE_VDDC, VOLTAGE_OBJ_GPIO_LUT))</span>
<span class="lineNum">    5841 </span><span class="lineNoCov">          0 :                 pi-&gt;voltage_control = CISLANDS_VOLTAGE_CONTROL_BY_GPIO;</span>
<span class="lineNum">    5842 </span><span class="lineNoCov">          0 :         else if (radeon_atom_is_voltage_gpio(rdev, VOLTAGE_TYPE_VDDC, VOLTAGE_OBJ_SVID2))</span>
<span class="lineNum">    5843 </span><span class="lineNoCov">          0 :                 pi-&gt;voltage_control = CISLANDS_VOLTAGE_CONTROL_BY_SVID2;</span>
<span class="lineNum">    5844 </span>            : 
<span class="lineNum">    5845 </span><span class="lineNoCov">          0 :         if (rdev-&gt;pm.dpm.platform_caps &amp; ATOM_PP_PLATFORM_CAP_VDDCI_CONTROL) {</span>
<span class="lineNum">    5846 </span><span class="lineNoCov">          0 :                 if (radeon_atom_is_voltage_gpio(rdev, VOLTAGE_TYPE_VDDCI, VOLTAGE_OBJ_GPIO_LUT))</span>
<span class="lineNum">    5847 </span><span class="lineNoCov">          0 :                         pi-&gt;vddci_control = CISLANDS_VOLTAGE_CONTROL_BY_GPIO;</span>
<span class="lineNum">    5848 </span><span class="lineNoCov">          0 :                 else if (radeon_atom_is_voltage_gpio(rdev, VOLTAGE_TYPE_VDDCI, VOLTAGE_OBJ_SVID2))</span>
<span class="lineNum">    5849 </span><span class="lineNoCov">          0 :                         pi-&gt;vddci_control = CISLANDS_VOLTAGE_CONTROL_BY_SVID2;</span>
<span class="lineNum">    5850 </span>            :                 else
<span class="lineNum">    5851 </span><span class="lineNoCov">          0 :                         rdev-&gt;pm.dpm.platform_caps &amp;= ~ATOM_PP_PLATFORM_CAP_VDDCI_CONTROL;</span>
<span class="lineNum">    5852 </span>            :         }
<span class="lineNum">    5853 </span>            : 
<span class="lineNum">    5854 </span><span class="lineNoCov">          0 :         if (rdev-&gt;pm.dpm.platform_caps &amp; ATOM_PP_PLATFORM_CAP_MVDDCONTROL) {</span>
<span class="lineNum">    5855 </span><span class="lineNoCov">          0 :                 if (radeon_atom_is_voltage_gpio(rdev, VOLTAGE_TYPE_MVDDC, VOLTAGE_OBJ_GPIO_LUT))</span>
<span class="lineNum">    5856 </span><span class="lineNoCov">          0 :                         pi-&gt;mvdd_control = CISLANDS_VOLTAGE_CONTROL_BY_GPIO;</span>
<span class="lineNum">    5857 </span><span class="lineNoCov">          0 :                 else if (radeon_atom_is_voltage_gpio(rdev, VOLTAGE_TYPE_MVDDC, VOLTAGE_OBJ_SVID2))</span>
<span class="lineNum">    5858 </span><span class="lineNoCov">          0 :                         pi-&gt;mvdd_control = CISLANDS_VOLTAGE_CONTROL_BY_SVID2;</span>
<span class="lineNum">    5859 </span>            :                 else
<span class="lineNum">    5860 </span><span class="lineNoCov">          0 :                         rdev-&gt;pm.dpm.platform_caps &amp;= ~ATOM_PP_PLATFORM_CAP_MVDDCONTROL;</span>
<span class="lineNum">    5861 </span>            :         }
<span class="lineNum">    5862 </span>            : 
<span class="lineNum">    5863 </span><span class="lineNoCov">          0 :         pi-&gt;vddc_phase_shed_control = true;</span>
<span class="lineNum">    5864 </span>            : 
<span class="lineNum">    5865 </span>            : #if defined(CONFIG_ACPI)
<span class="lineNum">    5866 </span>            :         pi-&gt;pcie_performance_request =
<span class="lineNum">    5867 </span>            :                 radeon_acpi_is_pcie_performance_request_supported(rdev);
<span class="lineNum">    5868 </span>            : #else
<span class="lineNum">    5869 </span><span class="lineNoCov">          0 :         pi-&gt;pcie_performance_request = false;</span>
<span class="lineNum">    5870 </span>            : #endif
<span class="lineNum">    5871 </span>            : 
<span class="lineNum">    5872 </span><span class="lineNoCov">          0 :         if (atom_parse_data_header(rdev-&gt;mode_info.atom_context, index, &amp;size,</span>
<span class="lineNum">    5873 </span>            :                                    &amp;frev, &amp;crev, &amp;data_offset)) {
<span class="lineNum">    5874 </span><span class="lineNoCov">          0 :                 pi-&gt;caps_sclk_ss_support = true;</span>
<span class="lineNum">    5875 </span><span class="lineNoCov">          0 :                 pi-&gt;caps_mclk_ss_support = true;</span>
<span class="lineNum">    5876 </span><span class="lineNoCov">          0 :                 pi-&gt;dynamic_ss = true;</span>
<span class="lineNum">    5877 </span><span class="lineNoCov">          0 :         } else {</span>
<span class="lineNum">    5878 </span><span class="lineNoCov">          0 :                 pi-&gt;caps_sclk_ss_support = false;</span>
<span class="lineNum">    5879 </span><span class="lineNoCov">          0 :                 pi-&gt;caps_mclk_ss_support = false;</span>
<span class="lineNum">    5880 </span><span class="lineNoCov">          0 :                 pi-&gt;dynamic_ss = true;</span>
<span class="lineNum">    5881 </span>            :         }
<span class="lineNum">    5882 </span>            : 
<span class="lineNum">    5883 </span><span class="lineNoCov">          0 :         if (rdev-&gt;pm.int_thermal_type != THERMAL_TYPE_NONE)</span>
<span class="lineNum">    5884 </span><span class="lineNoCov">          0 :                 pi-&gt;thermal_protection = true;</span>
<span class="lineNum">    5885 </span>            :         else
<span class="lineNum">    5886 </span><span class="lineNoCov">          0 :                 pi-&gt;thermal_protection = false;</span>
<span class="lineNum">    5887 </span>            : 
<span class="lineNum">    5888 </span><span class="lineNoCov">          0 :         pi-&gt;caps_dynamic_ac_timing = true;</span>
<span class="lineNum">    5889 </span>            : 
<span class="lineNum">    5890 </span><span class="lineNoCov">          0 :         pi-&gt;uvd_power_gated = false;</span>
<span class="lineNum">    5891 </span>            : 
<span class="lineNum">    5892 </span>            :         /* make sure dc limits are valid */
<span class="lineNum">    5893 </span><span class="lineNoCov">          0 :         if ((rdev-&gt;pm.dpm.dyn_state.max_clock_voltage_on_dc.sclk == 0) ||</span>
<span class="lineNum">    5894 </span><span class="lineNoCov">          0 :             (rdev-&gt;pm.dpm.dyn_state.max_clock_voltage_on_dc.mclk == 0))</span>
<span class="lineNum">    5895 </span><span class="lineNoCov">          0 :                 rdev-&gt;pm.dpm.dyn_state.max_clock_voltage_on_dc =</span>
<span class="lineNum">    5896 </span><span class="lineNoCov">          0 :                         rdev-&gt;pm.dpm.dyn_state.max_clock_voltage_on_ac;</span>
<span class="lineNum">    5897 </span>            : 
<span class="lineNum">    5898 </span><span class="lineNoCov">          0 :         pi-&gt;fan_ctrl_is_in_default_mode = true;</span>
<span class="lineNum">    5899 </span>            : 
<span class="lineNum">    5900 </span><span class="lineNoCov">          0 :         return 0;</span>
<a name="5901"><span class="lineNum">    5901 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    5902 </span>            : 
<span class="lineNum">    5903 </span><span class="lineNoCov">          0 : void ci_dpm_debugfs_print_current_performance_level(struct radeon_device *rdev,</span>
<span class="lineNum">    5904 </span>            :                                                     struct seq_file *m)
<span class="lineNum">    5905 </span>            : {
<span class="lineNum">    5906 </span><span class="lineNoCov">          0 :         struct ci_power_info *pi = ci_get_pi(rdev);</span>
<span class="lineNum">    5907 </span><span class="lineNoCov">          0 :         struct radeon_ps *rps = &amp;pi-&gt;current_rps;</span>
<span class="lineNum">    5908 </span><span class="lineNoCov">          0 :         u32 sclk = ci_get_average_sclk_freq(rdev);</span>
<span class="lineNum">    5909 </span><span class="lineNoCov">          0 :         u32 mclk = ci_get_average_mclk_freq(rdev);</span>
<span class="lineNum">    5910 </span>            : 
<span class="lineNum">    5911 </span><span class="lineNoCov">          0 :         seq_printf(m, &quot;uvd    %sabled\n&quot;, pi-&gt;uvd_enabled ? &quot;en&quot; : &quot;dis&quot;);</span>
<span class="lineNum">    5912 </span><span class="lineNoCov">          0 :         seq_printf(m, &quot;vce    %sabled\n&quot;, rps-&gt;vce_active ? &quot;en&quot; : &quot;dis&quot;);</span>
<span class="lineNum">    5913 </span><span class="lineNoCov">          0 :         seq_printf(m, &quot;power level avg    sclk: %u mclk: %u\n&quot;,</span>
<span class="lineNum">    5914 </span>            :                    sclk, mclk);
<a name="5915"><span class="lineNum">    5915 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    5916 </span>            : 
<span class="lineNum">    5917 </span><span class="lineNoCov">          0 : void ci_dpm_print_power_state(struct radeon_device *rdev,</span>
<span class="lineNum">    5918 </span>            :                               struct radeon_ps *rps)
<span class="lineNum">    5919 </span>            : {
<span class="lineNum">    5920 </span><span class="lineNoCov">          0 :         struct ci_ps *ps = ci_get_ps(rps);</span>
<span class="lineNum">    5921 </span>            :         struct ci_pl *pl;
<span class="lineNum">    5922 </span>            :         int i;
<span class="lineNum">    5923 </span>            : 
<span class="lineNum">    5924 </span><span class="lineNoCov">          0 :         r600_dpm_print_class_info(rps-&gt;class, rps-&gt;class2);</span>
<span class="lineNum">    5925 </span><span class="lineNoCov">          0 :         r600_dpm_print_cap_info(rps-&gt;caps);</span>
<span class="lineNum">    5926 </span><span class="lineNoCov">          0 :         printk(&quot;\tuvd    vclk: %d dclk: %d\n&quot;, rps-&gt;vclk, rps-&gt;dclk);</span>
<span class="lineNum">    5927 </span><span class="lineNoCov">          0 :         for (i = 0; i &lt; ps-&gt;performance_level_count; i++) {</span>
<span class="lineNum">    5928 </span><span class="lineNoCov">          0 :                 pl = &amp;ps-&gt;performance_levels[i];</span>
<span class="lineNum">    5929 </span><span class="lineNoCov">          0 :                 printk(&quot;\t\tpower level %d    sclk: %u mclk: %u pcie gen: %u pcie lanes: %u\n&quot;,</span>
<span class="lineNum">    5930 </span>            :                        i, pl-&gt;sclk, pl-&gt;mclk, pl-&gt;pcie_gen + 1, pl-&gt;pcie_lane);
<span class="lineNum">    5931 </span>            :         }
<span class="lineNum">    5932 </span><span class="lineNoCov">          0 :         r600_dpm_print_ps_status(rdev, rps);</span>
<a name="5933"><span class="lineNum">    5933 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    5934 </span>            : 
<span class="lineNum">    5935 </span><span class="lineNoCov">          0 : u32 ci_dpm_get_current_sclk(struct radeon_device *rdev)</span>
<span class="lineNum">    5936 </span>            : {
<span class="lineNum">    5937 </span><span class="lineNoCov">          0 :         u32 sclk = ci_get_average_sclk_freq(rdev);</span>
<span class="lineNum">    5938 </span>            : 
<span class="lineNum">    5939 </span><span class="lineNoCov">          0 :         return sclk;</span>
<a name="5940"><span class="lineNum">    5940 </span>            : }</a>
<span class="lineNum">    5941 </span>            : 
<span class="lineNum">    5942 </span><span class="lineNoCov">          0 : u32 ci_dpm_get_current_mclk(struct radeon_device *rdev)</span>
<span class="lineNum">    5943 </span>            : {
<span class="lineNum">    5944 </span><span class="lineNoCov">          0 :         u32 mclk = ci_get_average_mclk_freq(rdev);</span>
<span class="lineNum">    5945 </span>            : 
<span class="lineNum">    5946 </span><span class="lineNoCov">          0 :         return mclk;</span>
<a name="5947"><span class="lineNum">    5947 </span>            : }</a>
<span class="lineNum">    5948 </span>            : 
<span class="lineNum">    5949 </span><span class="lineNoCov">          0 : u32 ci_dpm_get_sclk(struct radeon_device *rdev, bool low)</span>
<span class="lineNum">    5950 </span>            : {
<span class="lineNum">    5951 </span><span class="lineNoCov">          0 :         struct ci_power_info *pi = ci_get_pi(rdev);</span>
<span class="lineNum">    5952 </span><span class="lineNoCov">          0 :         struct ci_ps *requested_state = ci_get_ps(&amp;pi-&gt;requested_rps);</span>
<span class="lineNum">    5953 </span>            : 
<span class="lineNum">    5954 </span><span class="lineNoCov">          0 :         if (low)</span>
<span class="lineNum">    5955 </span><span class="lineNoCov">          0 :                 return requested_state-&gt;performance_levels[0].sclk;</span>
<span class="lineNum">    5956 </span>            :         else
<span class="lineNum">    5957 </span><span class="lineNoCov">          0 :                 return requested_state-&gt;performance_levels[requested_state-&gt;performance_level_count - 1].sclk;</span>
<a name="5958"><span class="lineNum">    5958 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    5959 </span>            : 
<span class="lineNum">    5960 </span><span class="lineNoCov">          0 : u32 ci_dpm_get_mclk(struct radeon_device *rdev, bool low)</span>
<span class="lineNum">    5961 </span>            : {
<span class="lineNum">    5962 </span><span class="lineNoCov">          0 :         struct ci_power_info *pi = ci_get_pi(rdev);</span>
<span class="lineNum">    5963 </span><span class="lineNoCov">          0 :         struct ci_ps *requested_state = ci_get_ps(&amp;pi-&gt;requested_rps);</span>
<span class="lineNum">    5964 </span>            : 
<span class="lineNum">    5965 </span><span class="lineNoCov">          0 :         if (low)</span>
<span class="lineNum">    5966 </span><span class="lineNoCov">          0 :                 return requested_state-&gt;performance_levels[0].mclk;</span>
<span class="lineNum">    5967 </span>            :         else
<span class="lineNum">    5968 </span><span class="lineNoCov">          0 :                 return requested_state-&gt;performance_levels[requested_state-&gt;performance_level_count - 1].mclk;</span>
<span class="lineNum">    5969 </span><span class="lineNoCov">          0 : }</span>
</pre>
      </td>
    </tr>
  </table>
  <br>

  <table width="100%" border=0 cellspacing=0 cellpadding=0>
    <tr><td class="ruler"><img src="../../../../glass.png" width=3 height=3 alt=""></td></tr>
    <tr><td class="versionInfo">Generated by: <a href="http://ltp.sourceforge.net/coverage/lcov.php" target="_parent">LCOV version 1.13</a></td></tr>
  </table>
  <br>

</body>
</html>
