<def f='llvm/llvm/include/llvm/CodeGen/TargetRegisterInfo.h' l='115' type='bool llvm::TargetRegisterClass::isAllocatable() const'/>
<doc f='llvm/llvm/include/llvm/CodeGen/TargetRegisterInfo.h' l='113'>/// Return true if this register class may be used to create virtual
  /// registers.</doc>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/Utils.cpp' l='110' u='c' c='_ZN4llvm24constrainOperandRegClassERKNS_15MachineFunctionERKNS_18TargetRegisterInfoERNS_19MachineRegisterInfoERKNS_15TargetInstrInfoERKNS_16RegisterBa11201998'/>
<use f='llvm/llvm/lib/CodeGen/TargetRegisterInfo.cpp' l='195' u='c' c='_ZNK4llvm18TargetRegisterInfo19getAllocatableClassEPKNS_19TargetRegisterClassE'/>
<use f='llvm/llvm/lib/CodeGen/TargetRegisterInfo.cpp' l='201' u='c' c='_ZNK4llvm18TargetRegisterInfo19getAllocatableClassEPKNS_19TargetRegisterClassE'/>
<use f='llvm/llvm/lib/CodeGen/TargetRegisterInfo.cpp' l='248' u='c' c='_ZNK4llvm18TargetRegisterInfo17getAllocatableSetERKNS_15MachineFunctionEPKNS_19TargetRegisterClassE'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonBlockRanges.cpp' l='225' u='c' c='_ZN4llvm18HexagonBlockRangesC1ERNS_15MachineFunctionE'/>
