ARM GAS  /tmp/ccOj9OeN.s 			page 1


   1              		.cpu cortex-m4
   2              		.arch armv7e-m
   3              		.fpu fpv4-sp-d16
   4              		.eabi_attribute 27, 1
   5              		.eabi_attribute 28, 1
   6              		.eabi_attribute 20, 1
   7              		.eabi_attribute 21, 1
   8              		.eabi_attribute 23, 3
   9              		.eabi_attribute 24, 1
  10              		.eabi_attribute 25, 1
  11              		.eabi_attribute 26, 1
  12              		.eabi_attribute 30, 1
  13              		.eabi_attribute 34, 1
  14              		.eabi_attribute 18, 4
  15              		.file	"stm32l4xx_hal_msp.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.file 1 "Core/Src/stm32l4xx_hal_msp.c"
  20              		.section	.text.HAL_MspInit,"ax",%progbits
  21              		.align	1
  22              		.global	HAL_MspInit
  23              		.syntax unified
  24              		.thumb
  25              		.thumb_func
  27              	HAL_MspInit:
  28              	.LFB132:
   1:Core/Src/stm32l4xx_hal_msp.c **** /* USER CODE BEGIN Header */
   2:Core/Src/stm32l4xx_hal_msp.c **** /**
   3:Core/Src/stm32l4xx_hal_msp.c ****   ******************************************************************************
   4:Core/Src/stm32l4xx_hal_msp.c ****   * @file         stm32l4xx_hal_msp.c
   5:Core/Src/stm32l4xx_hal_msp.c ****   * @brief        This file provides code for the MSP Initialization
   6:Core/Src/stm32l4xx_hal_msp.c ****   *               and de-Initialization codes.
   7:Core/Src/stm32l4xx_hal_msp.c ****   ******************************************************************************
   8:Core/Src/stm32l4xx_hal_msp.c ****   * @attention
   9:Core/Src/stm32l4xx_hal_msp.c ****   *
  10:Core/Src/stm32l4xx_hal_msp.c ****   * Copyright (c) 2023 STMicroelectronics.
  11:Core/Src/stm32l4xx_hal_msp.c ****   * All rights reserved.
  12:Core/Src/stm32l4xx_hal_msp.c ****   *
  13:Core/Src/stm32l4xx_hal_msp.c ****   * This software is licensed under terms that can be found in the LICENSE file
  14:Core/Src/stm32l4xx_hal_msp.c ****   * in the root directory of this software component.
  15:Core/Src/stm32l4xx_hal_msp.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  16:Core/Src/stm32l4xx_hal_msp.c ****   *
  17:Core/Src/stm32l4xx_hal_msp.c ****   ******************************************************************************
  18:Core/Src/stm32l4xx_hal_msp.c ****   */
  19:Core/Src/stm32l4xx_hal_msp.c **** /* USER CODE END Header */
  20:Core/Src/stm32l4xx_hal_msp.c **** 
  21:Core/Src/stm32l4xx_hal_msp.c **** /* Includes ------------------------------------------------------------------*/
  22:Core/Src/stm32l4xx_hal_msp.c **** #include "main.h"
  23:Core/Src/stm32l4xx_hal_msp.c **** /* USER CODE BEGIN Includes */
  24:Core/Src/stm32l4xx_hal_msp.c **** 
  25:Core/Src/stm32l4xx_hal_msp.c **** /* USER CODE END Includes */
  26:Core/Src/stm32l4xx_hal_msp.c **** 
  27:Core/Src/stm32l4xx_hal_msp.c **** /* Private typedef -----------------------------------------------------------*/
  28:Core/Src/stm32l4xx_hal_msp.c **** /* USER CODE BEGIN TD */
  29:Core/Src/stm32l4xx_hal_msp.c **** 
  30:Core/Src/stm32l4xx_hal_msp.c **** /* USER CODE END TD */
ARM GAS  /tmp/ccOj9OeN.s 			page 2


  31:Core/Src/stm32l4xx_hal_msp.c **** 
  32:Core/Src/stm32l4xx_hal_msp.c **** /* Private define ------------------------------------------------------------*/
  33:Core/Src/stm32l4xx_hal_msp.c **** /* USER CODE BEGIN Define */
  34:Core/Src/stm32l4xx_hal_msp.c **** 
  35:Core/Src/stm32l4xx_hal_msp.c **** /* USER CODE END Define */
  36:Core/Src/stm32l4xx_hal_msp.c **** 
  37:Core/Src/stm32l4xx_hal_msp.c **** /* Private macro -------------------------------------------------------------*/
  38:Core/Src/stm32l4xx_hal_msp.c **** /* USER CODE BEGIN Macro */
  39:Core/Src/stm32l4xx_hal_msp.c **** 
  40:Core/Src/stm32l4xx_hal_msp.c **** /* USER CODE END Macro */
  41:Core/Src/stm32l4xx_hal_msp.c **** 
  42:Core/Src/stm32l4xx_hal_msp.c **** /* Private variables ---------------------------------------------------------*/
  43:Core/Src/stm32l4xx_hal_msp.c **** /* USER CODE BEGIN PV */
  44:Core/Src/stm32l4xx_hal_msp.c **** 
  45:Core/Src/stm32l4xx_hal_msp.c **** /* USER CODE END PV */
  46:Core/Src/stm32l4xx_hal_msp.c **** 
  47:Core/Src/stm32l4xx_hal_msp.c **** /* Private function prototypes -----------------------------------------------*/
  48:Core/Src/stm32l4xx_hal_msp.c **** /* USER CODE BEGIN PFP */
  49:Core/Src/stm32l4xx_hal_msp.c **** 
  50:Core/Src/stm32l4xx_hal_msp.c **** /* USER CODE END PFP */
  51:Core/Src/stm32l4xx_hal_msp.c **** 
  52:Core/Src/stm32l4xx_hal_msp.c **** /* External functions --------------------------------------------------------*/
  53:Core/Src/stm32l4xx_hal_msp.c **** /* USER CODE BEGIN ExternalFunctions */
  54:Core/Src/stm32l4xx_hal_msp.c **** 
  55:Core/Src/stm32l4xx_hal_msp.c **** /* USER CODE END ExternalFunctions */
  56:Core/Src/stm32l4xx_hal_msp.c **** 
  57:Core/Src/stm32l4xx_hal_msp.c **** /* USER CODE BEGIN 0 */
  58:Core/Src/stm32l4xx_hal_msp.c **** 
  59:Core/Src/stm32l4xx_hal_msp.c **** /* USER CODE END 0 */
  60:Core/Src/stm32l4xx_hal_msp.c **** /**
  61:Core/Src/stm32l4xx_hal_msp.c ****   * Initializes the Global MSP.
  62:Core/Src/stm32l4xx_hal_msp.c ****   */
  63:Core/Src/stm32l4xx_hal_msp.c **** void HAL_MspInit(void)
  64:Core/Src/stm32l4xx_hal_msp.c **** {
  29              		.loc 1 64 1 view -0
  30              		.cfi_startproc
  31              		@ args = 0, pretend = 0, frame = 8
  32              		@ frame_needed = 0, uses_anonymous_args = 0
  33 0000 00B5     		push	{lr}
  34              		.cfi_def_cfa_offset 4
  35              		.cfi_offset 14, -4
  36 0002 83B0     		sub	sp, sp, #12
  37              		.cfi_def_cfa_offset 16
  65:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 0 */
  66:Core/Src/stm32l4xx_hal_msp.c **** 
  67:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END MspInit 0 */
  68:Core/Src/stm32l4xx_hal_msp.c **** 
  69:Core/Src/stm32l4xx_hal_msp.c ****   __HAL_RCC_SYSCFG_CLK_ENABLE();
  38              		.loc 1 69 3 view .LVU1
  39              	.LBB2:
  40              		.loc 1 69 3 view .LVU2
  41              		.loc 1 69 3 view .LVU3
  42 0004 0D4B     		ldr	r3, .L3
  43 0006 1A6E     		ldr	r2, [r3, #96]
  44 0008 42F00102 		orr	r2, r2, #1
  45 000c 1A66     		str	r2, [r3, #96]
  46              		.loc 1 69 3 view .LVU4
ARM GAS  /tmp/ccOj9OeN.s 			page 3


  47 000e 1A6E     		ldr	r2, [r3, #96]
  48 0010 02F00102 		and	r2, r2, #1
  49 0014 0092     		str	r2, [sp]
  50              		.loc 1 69 3 view .LVU5
  51 0016 009A     		ldr	r2, [sp]
  52              	.LBE2:
  53              		.loc 1 69 3 view .LVU6
  70:Core/Src/stm32l4xx_hal_msp.c ****   __HAL_RCC_PWR_CLK_ENABLE();
  54              		.loc 1 70 3 view .LVU7
  55              	.LBB3:
  56              		.loc 1 70 3 view .LVU8
  57              		.loc 1 70 3 view .LVU9
  58 0018 9A6D     		ldr	r2, [r3, #88]
  59 001a 42F08052 		orr	r2, r2, #268435456
  60 001e 9A65     		str	r2, [r3, #88]
  61              		.loc 1 70 3 view .LVU10
  62 0020 9B6D     		ldr	r3, [r3, #88]
  63 0022 03F08053 		and	r3, r3, #268435456
  64 0026 0193     		str	r3, [sp, #4]
  65              		.loc 1 70 3 view .LVU11
  66 0028 019B     		ldr	r3, [sp, #4]
  67              	.LBE3:
  68              		.loc 1 70 3 view .LVU12
  71:Core/Src/stm32l4xx_hal_msp.c **** 
  72:Core/Src/stm32l4xx_hal_msp.c ****   /* System interrupt init*/
  73:Core/Src/stm32l4xx_hal_msp.c ****   /* PendSV_IRQn interrupt configuration */
  74:Core/Src/stm32l4xx_hal_msp.c ****   HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
  69              		.loc 1 74 3 view .LVU13
  70 002a 0022     		movs	r2, #0
  71 002c 0F21     		movs	r1, #15
  72 002e 6FF00100 		mvn	r0, #1
  73 0032 FFF7FEFF 		bl	HAL_NVIC_SetPriority
  74              	.LVL0:
  75:Core/Src/stm32l4xx_hal_msp.c **** 
  76:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 1 */
  77:Core/Src/stm32l4xx_hal_msp.c **** 
  78:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END MspInit 1 */
  79:Core/Src/stm32l4xx_hal_msp.c **** }
  75              		.loc 1 79 1 is_stmt 0 view .LVU14
  76 0036 03B0     		add	sp, sp, #12
  77              		.cfi_def_cfa_offset 4
  78              		@ sp needed
  79 0038 5DF804FB 		ldr	pc, [sp], #4
  80              	.L4:
  81              		.align	2
  82              	.L3:
  83 003c 00100240 		.word	1073876992
  84              		.cfi_endproc
  85              	.LFE132:
  87              		.section	.text.HAL_UART_MspInit,"ax",%progbits
  88              		.align	1
  89              		.global	HAL_UART_MspInit
  90              		.syntax unified
  91              		.thumb
  92              		.thumb_func
  94              	HAL_UART_MspInit:
  95              	.LVL1:
ARM GAS  /tmp/ccOj9OeN.s 			page 4


  96              	.LFB133:
  80:Core/Src/stm32l4xx_hal_msp.c **** 
  81:Core/Src/stm32l4xx_hal_msp.c **** /**
  82:Core/Src/stm32l4xx_hal_msp.c **** * @brief UART MSP Initialization
  83:Core/Src/stm32l4xx_hal_msp.c **** * This function configures the hardware resources used in this example
  84:Core/Src/stm32l4xx_hal_msp.c **** * @param huart: UART handle pointer
  85:Core/Src/stm32l4xx_hal_msp.c **** * @retval None
  86:Core/Src/stm32l4xx_hal_msp.c **** */
  87:Core/Src/stm32l4xx_hal_msp.c **** void HAL_UART_MspInit(UART_HandleTypeDef* huart)
  88:Core/Src/stm32l4xx_hal_msp.c **** {
  97              		.loc 1 88 1 is_stmt 1 view -0
  98              		.cfi_startproc
  99              		@ args = 0, pretend = 0, frame = 168
 100              		@ frame_needed = 0, uses_anonymous_args = 0
 101              		.loc 1 88 1 is_stmt 0 view .LVU16
 102 0000 10B5     		push	{r4, lr}
 103              		.cfi_def_cfa_offset 8
 104              		.cfi_offset 4, -8
 105              		.cfi_offset 14, -4
 106 0002 AAB0     		sub	sp, sp, #168
 107              		.cfi_def_cfa_offset 176
 108 0004 0446     		mov	r4, r0
  89:Core/Src/stm32l4xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 109              		.loc 1 89 3 is_stmt 1 view .LVU17
 110              		.loc 1 89 20 is_stmt 0 view .LVU18
 111 0006 0021     		movs	r1, #0
 112 0008 2591     		str	r1, [sp, #148]
 113 000a 2691     		str	r1, [sp, #152]
 114 000c 2791     		str	r1, [sp, #156]
 115 000e 2891     		str	r1, [sp, #160]
 116 0010 2991     		str	r1, [sp, #164]
  90:Core/Src/stm32l4xx_hal_msp.c ****   RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 117              		.loc 1 90 3 is_stmt 1 view .LVU19
 118              		.loc 1 90 28 is_stmt 0 view .LVU20
 119 0012 8C22     		movs	r2, #140
 120 0014 02A8     		add	r0, sp, #8
 121              	.LVL2:
 122              		.loc 1 90 28 view .LVU21
 123 0016 FFF7FEFF 		bl	memset
 124              	.LVL3:
  91:Core/Src/stm32l4xx_hal_msp.c ****   if(huart->Instance==LPUART1)
 125              		.loc 1 91 3 is_stmt 1 view .LVU22
 126              		.loc 1 91 11 is_stmt 0 view .LVU23
 127 001a 2268     		ldr	r2, [r4]
 128              		.loc 1 91 5 view .LVU24
 129 001c 194B     		ldr	r3, .L11
 130 001e 9A42     		cmp	r2, r3
 131 0020 01D0     		beq	.L9
 132              	.L5:
  92:Core/Src/stm32l4xx_hal_msp.c ****   {
  93:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN LPUART1_MspInit 0 */
  94:Core/Src/stm32l4xx_hal_msp.c **** 
  95:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END LPUART1_MspInit 0 */
  96:Core/Src/stm32l4xx_hal_msp.c **** 
  97:Core/Src/stm32l4xx_hal_msp.c ****   /** Initializes the peripherals clock
  98:Core/Src/stm32l4xx_hal_msp.c ****   */
  99:Core/Src/stm32l4xx_hal_msp.c ****     PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_LPUART1;
ARM GAS  /tmp/ccOj9OeN.s 			page 5


 100:Core/Src/stm32l4xx_hal_msp.c ****     PeriphClkInit.Lpuart1ClockSelection = RCC_LPUART1CLKSOURCE_PCLK1;
 101:Core/Src/stm32l4xx_hal_msp.c ****     if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 102:Core/Src/stm32l4xx_hal_msp.c ****     {
 103:Core/Src/stm32l4xx_hal_msp.c ****       Error_Handler();
 104:Core/Src/stm32l4xx_hal_msp.c ****     }
 105:Core/Src/stm32l4xx_hal_msp.c **** 
 106:Core/Src/stm32l4xx_hal_msp.c ****     /* Peripheral clock enable */
 107:Core/Src/stm32l4xx_hal_msp.c ****     __HAL_RCC_LPUART1_CLK_ENABLE();
 108:Core/Src/stm32l4xx_hal_msp.c **** 
 109:Core/Src/stm32l4xx_hal_msp.c ****     __HAL_RCC_GPIOG_CLK_ENABLE();
 110:Core/Src/stm32l4xx_hal_msp.c ****     HAL_PWREx_EnableVddIO2();
 111:Core/Src/stm32l4xx_hal_msp.c ****     /**LPUART1 GPIO Configuration
 112:Core/Src/stm32l4xx_hal_msp.c ****     PG7     ------> LPUART1_TX
 113:Core/Src/stm32l4xx_hal_msp.c ****     PG8     ------> LPUART1_RX
 114:Core/Src/stm32l4xx_hal_msp.c ****     */
 115:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Pin = STLK_RX_Pin|STLK_TX_Pin;
 116:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 117:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 118:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 119:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF8_LPUART1;
 120:Core/Src/stm32l4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 121:Core/Src/stm32l4xx_hal_msp.c **** 
 122:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN LPUART1_MspInit 1 */
 123:Core/Src/stm32l4xx_hal_msp.c **** 
 124:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END LPUART1_MspInit 1 */
 125:Core/Src/stm32l4xx_hal_msp.c ****   }
 126:Core/Src/stm32l4xx_hal_msp.c **** 
 127:Core/Src/stm32l4xx_hal_msp.c **** }
 133              		.loc 1 127 1 view .LVU25
 134 0022 2AB0     		add	sp, sp, #168
 135              		.cfi_remember_state
 136              		.cfi_def_cfa_offset 8
 137              		@ sp needed
 138 0024 10BD     		pop	{r4, pc}
 139              	.LVL4:
 140              	.L9:
 141              		.cfi_restore_state
  99:Core/Src/stm32l4xx_hal_msp.c ****     PeriphClkInit.Lpuart1ClockSelection = RCC_LPUART1CLKSOURCE_PCLK1;
 142              		.loc 1 99 5 is_stmt 1 view .LVU26
  99:Core/Src/stm32l4xx_hal_msp.c ****     PeriphClkInit.Lpuart1ClockSelection = RCC_LPUART1CLKSOURCE_PCLK1;
 143              		.loc 1 99 40 is_stmt 0 view .LVU27
 144 0026 2023     		movs	r3, #32
 145 0028 0293     		str	r3, [sp, #8]
 100:Core/Src/stm32l4xx_hal_msp.c ****     if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 146              		.loc 1 100 5 is_stmt 1 view .LVU28
 101:Core/Src/stm32l4xx_hal_msp.c ****     {
 147              		.loc 1 101 5 view .LVU29
 101:Core/Src/stm32l4xx_hal_msp.c ****     {
 148              		.loc 1 101 9 is_stmt 0 view .LVU30
 149 002a 02A8     		add	r0, sp, #8
 150 002c FFF7FEFF 		bl	HAL_RCCEx_PeriphCLKConfig
 151              	.LVL5:
 101:Core/Src/stm32l4xx_hal_msp.c ****     {
 152              		.loc 1 101 8 view .LVU31
 153 0030 20BB     		cbnz	r0, .L10
 154              	.L7:
 107:Core/Src/stm32l4xx_hal_msp.c **** 
ARM GAS  /tmp/ccOj9OeN.s 			page 6


 155              		.loc 1 107 5 is_stmt 1 view .LVU32
 156              	.LBB4:
 107:Core/Src/stm32l4xx_hal_msp.c **** 
 157              		.loc 1 107 5 view .LVU33
 107:Core/Src/stm32l4xx_hal_msp.c **** 
 158              		.loc 1 107 5 view .LVU34
 159 0032 154B     		ldr	r3, .L11+4
 160 0034 DA6D     		ldr	r2, [r3, #92]
 161 0036 42F00102 		orr	r2, r2, #1
 162 003a DA65     		str	r2, [r3, #92]
 107:Core/Src/stm32l4xx_hal_msp.c **** 
 163              		.loc 1 107 5 view .LVU35
 164 003c DA6D     		ldr	r2, [r3, #92]
 165 003e 02F00102 		and	r2, r2, #1
 166 0042 0092     		str	r2, [sp]
 107:Core/Src/stm32l4xx_hal_msp.c **** 
 167              		.loc 1 107 5 view .LVU36
 168 0044 009A     		ldr	r2, [sp]
 169              	.LBE4:
 107:Core/Src/stm32l4xx_hal_msp.c **** 
 170              		.loc 1 107 5 view .LVU37
 109:Core/Src/stm32l4xx_hal_msp.c ****     HAL_PWREx_EnableVddIO2();
 171              		.loc 1 109 5 view .LVU38
 172              	.LBB5:
 109:Core/Src/stm32l4xx_hal_msp.c ****     HAL_PWREx_EnableVddIO2();
 173              		.loc 1 109 5 view .LVU39
 109:Core/Src/stm32l4xx_hal_msp.c ****     HAL_PWREx_EnableVddIO2();
 174              		.loc 1 109 5 view .LVU40
 175 0046 DA6C     		ldr	r2, [r3, #76]
 176 0048 42F04002 		orr	r2, r2, #64
 177 004c DA64     		str	r2, [r3, #76]
 109:Core/Src/stm32l4xx_hal_msp.c ****     HAL_PWREx_EnableVddIO2();
 178              		.loc 1 109 5 view .LVU41
 179 004e DB6C     		ldr	r3, [r3, #76]
 180 0050 03F04003 		and	r3, r3, #64
 181 0054 0193     		str	r3, [sp, #4]
 109:Core/Src/stm32l4xx_hal_msp.c ****     HAL_PWREx_EnableVddIO2();
 182              		.loc 1 109 5 view .LVU42
 183 0056 019B     		ldr	r3, [sp, #4]
 184              	.LBE5:
 109:Core/Src/stm32l4xx_hal_msp.c ****     HAL_PWREx_EnableVddIO2();
 185              		.loc 1 109 5 view .LVU43
 110:Core/Src/stm32l4xx_hal_msp.c ****     /**LPUART1 GPIO Configuration
 186              		.loc 1 110 5 view .LVU44
 187 0058 FFF7FEFF 		bl	HAL_PWREx_EnableVddIO2
 188              	.LVL6:
 115:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 189              		.loc 1 115 5 view .LVU45
 115:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 190              		.loc 1 115 25 is_stmt 0 view .LVU46
 191 005c 4FF4C073 		mov	r3, #384
 192 0060 2593     		str	r3, [sp, #148]
 116:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 193              		.loc 1 116 5 is_stmt 1 view .LVU47
 116:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 194              		.loc 1 116 26 is_stmt 0 view .LVU48
 195 0062 0223     		movs	r3, #2
ARM GAS  /tmp/ccOj9OeN.s 			page 7


 196 0064 2693     		str	r3, [sp, #152]
 117:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 197              		.loc 1 117 5 is_stmt 1 view .LVU49
 117:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 198              		.loc 1 117 26 is_stmt 0 view .LVU50
 199 0066 0023     		movs	r3, #0
 200 0068 2793     		str	r3, [sp, #156]
 118:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF8_LPUART1;
 201              		.loc 1 118 5 is_stmt 1 view .LVU51
 118:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF8_LPUART1;
 202              		.loc 1 118 27 is_stmt 0 view .LVU52
 203 006a 0323     		movs	r3, #3
 204 006c 2893     		str	r3, [sp, #160]
 119:Core/Src/stm32l4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 205              		.loc 1 119 5 is_stmt 1 view .LVU53
 119:Core/Src/stm32l4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 206              		.loc 1 119 31 is_stmt 0 view .LVU54
 207 006e 0823     		movs	r3, #8
 208 0070 2993     		str	r3, [sp, #164]
 120:Core/Src/stm32l4xx_hal_msp.c **** 
 209              		.loc 1 120 5 is_stmt 1 view .LVU55
 210 0072 25A9     		add	r1, sp, #148
 211 0074 0548     		ldr	r0, .L11+8
 212 0076 FFF7FEFF 		bl	HAL_GPIO_Init
 213              	.LVL7:
 214              		.loc 1 127 1 is_stmt 0 view .LVU56
 215 007a D2E7     		b	.L5
 216              	.L10:
 103:Core/Src/stm32l4xx_hal_msp.c ****     }
 217              		.loc 1 103 7 is_stmt 1 view .LVU57
 218 007c FFF7FEFF 		bl	Error_Handler
 219              	.LVL8:
 220 0080 D7E7     		b	.L7
 221              	.L12:
 222 0082 00BF     		.align	2
 223              	.L11:
 224 0084 00800040 		.word	1073774592
 225 0088 00100240 		.word	1073876992
 226 008c 00180048 		.word	1207965696
 227              		.cfi_endproc
 228              	.LFE133:
 230              		.section	.text.HAL_UART_MspDeInit,"ax",%progbits
 231              		.align	1
 232              		.global	HAL_UART_MspDeInit
 233              		.syntax unified
 234              		.thumb
 235              		.thumb_func
 237              	HAL_UART_MspDeInit:
 238              	.LVL9:
 239              	.LFB134:
 128:Core/Src/stm32l4xx_hal_msp.c **** 
 129:Core/Src/stm32l4xx_hal_msp.c **** /**
 130:Core/Src/stm32l4xx_hal_msp.c **** * @brief UART MSP De-Initialization
 131:Core/Src/stm32l4xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 132:Core/Src/stm32l4xx_hal_msp.c **** * @param huart: UART handle pointer
 133:Core/Src/stm32l4xx_hal_msp.c **** * @retval None
 134:Core/Src/stm32l4xx_hal_msp.c **** */
ARM GAS  /tmp/ccOj9OeN.s 			page 8


 135:Core/Src/stm32l4xx_hal_msp.c **** void HAL_UART_MspDeInit(UART_HandleTypeDef* huart)
 136:Core/Src/stm32l4xx_hal_msp.c **** {
 240              		.loc 1 136 1 view -0
 241              		.cfi_startproc
 242              		@ args = 0, pretend = 0, frame = 0
 243              		@ frame_needed = 0, uses_anonymous_args = 0
 244              		.loc 1 136 1 is_stmt 0 view .LVU59
 245 0000 08B5     		push	{r3, lr}
 246              		.cfi_def_cfa_offset 8
 247              		.cfi_offset 3, -8
 248              		.cfi_offset 14, -4
 137:Core/Src/stm32l4xx_hal_msp.c ****   if(huart->Instance==LPUART1)
 249              		.loc 1 137 3 is_stmt 1 view .LVU60
 250              		.loc 1 137 11 is_stmt 0 view .LVU61
 251 0002 0268     		ldr	r2, [r0]
 252              		.loc 1 137 5 view .LVU62
 253 0004 074B     		ldr	r3, .L17
 254 0006 9A42     		cmp	r2, r3
 255 0008 00D0     		beq	.L16
 256              	.LVL10:
 257              	.L13:
 138:Core/Src/stm32l4xx_hal_msp.c ****   {
 139:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN LPUART1_MspDeInit 0 */
 140:Core/Src/stm32l4xx_hal_msp.c **** 
 141:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END LPUART1_MspDeInit 0 */
 142:Core/Src/stm32l4xx_hal_msp.c ****     /* Peripheral clock disable */
 143:Core/Src/stm32l4xx_hal_msp.c ****     __HAL_RCC_LPUART1_CLK_DISABLE();
 144:Core/Src/stm32l4xx_hal_msp.c **** 
 145:Core/Src/stm32l4xx_hal_msp.c ****     /**LPUART1 GPIO Configuration
 146:Core/Src/stm32l4xx_hal_msp.c ****     PG7     ------> LPUART1_TX
 147:Core/Src/stm32l4xx_hal_msp.c ****     PG8     ------> LPUART1_RX
 148:Core/Src/stm32l4xx_hal_msp.c ****     */
 149:Core/Src/stm32l4xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOG, STLK_RX_Pin|STLK_TX_Pin);
 150:Core/Src/stm32l4xx_hal_msp.c **** 
 151:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN LPUART1_MspDeInit 1 */
 152:Core/Src/stm32l4xx_hal_msp.c **** 
 153:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END LPUART1_MspDeInit 1 */
 154:Core/Src/stm32l4xx_hal_msp.c ****   }
 155:Core/Src/stm32l4xx_hal_msp.c **** 
 156:Core/Src/stm32l4xx_hal_msp.c **** }
 258              		.loc 1 156 1 view .LVU63
 259 000a 08BD     		pop	{r3, pc}
 260              	.LVL11:
 261              	.L16:
 143:Core/Src/stm32l4xx_hal_msp.c **** 
 262              		.loc 1 143 5 is_stmt 1 view .LVU64
 263 000c 064A     		ldr	r2, .L17+4
 264 000e D36D     		ldr	r3, [r2, #92]
 265 0010 23F00103 		bic	r3, r3, #1
 266 0014 D365     		str	r3, [r2, #92]
 149:Core/Src/stm32l4xx_hal_msp.c **** 
 267              		.loc 1 149 5 view .LVU65
 268 0016 4FF4C071 		mov	r1, #384
 269 001a 0448     		ldr	r0, .L17+8
 270              	.LVL12:
 149:Core/Src/stm32l4xx_hal_msp.c **** 
 271              		.loc 1 149 5 is_stmt 0 view .LVU66
ARM GAS  /tmp/ccOj9OeN.s 			page 9


 272 001c FFF7FEFF 		bl	HAL_GPIO_DeInit
 273              	.LVL13:
 274              		.loc 1 156 1 view .LVU67
 275 0020 F3E7     		b	.L13
 276              	.L18:
 277 0022 00BF     		.align	2
 278              	.L17:
 279 0024 00800040 		.word	1073774592
 280 0028 00100240 		.word	1073876992
 281 002c 00180048 		.word	1207965696
 282              		.cfi_endproc
 283              	.LFE134:
 285              		.section	.text.HAL_PCD_MspInit,"ax",%progbits
 286              		.align	1
 287              		.global	HAL_PCD_MspInit
 288              		.syntax unified
 289              		.thumb
 290              		.thumb_func
 292              	HAL_PCD_MspInit:
 293              	.LVL14:
 294              	.LFB135:
 157:Core/Src/stm32l4xx_hal_msp.c **** 
 158:Core/Src/stm32l4xx_hal_msp.c **** /**
 159:Core/Src/stm32l4xx_hal_msp.c **** * @brief PCD MSP Initialization
 160:Core/Src/stm32l4xx_hal_msp.c **** * This function configures the hardware resources used in this example
 161:Core/Src/stm32l4xx_hal_msp.c **** * @param hpcd: PCD handle pointer
 162:Core/Src/stm32l4xx_hal_msp.c **** * @retval None
 163:Core/Src/stm32l4xx_hal_msp.c **** */
 164:Core/Src/stm32l4xx_hal_msp.c **** void HAL_PCD_MspInit(PCD_HandleTypeDef* hpcd)
 165:Core/Src/stm32l4xx_hal_msp.c **** {
 295              		.loc 1 165 1 is_stmt 1 view -0
 296              		.cfi_startproc
 297              		@ args = 0, pretend = 0, frame = 176
 298              		@ frame_needed = 0, uses_anonymous_args = 0
 299              		.loc 1 165 1 is_stmt 0 view .LVU69
 300 0000 30B5     		push	{r4, r5, lr}
 301              		.cfi_def_cfa_offset 12
 302              		.cfi_offset 4, -12
 303              		.cfi_offset 5, -8
 304              		.cfi_offset 14, -4
 305 0002 ADB0     		sub	sp, sp, #180
 306              		.cfi_def_cfa_offset 192
 307 0004 0446     		mov	r4, r0
 166:Core/Src/stm32l4xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 308              		.loc 1 166 3 is_stmt 1 view .LVU70
 309              		.loc 1 166 20 is_stmt 0 view .LVU71
 310 0006 0021     		movs	r1, #0
 311 0008 2791     		str	r1, [sp, #156]
 312 000a 2891     		str	r1, [sp, #160]
 313 000c 2991     		str	r1, [sp, #164]
 314 000e 2A91     		str	r1, [sp, #168]
 315 0010 2B91     		str	r1, [sp, #172]
 167:Core/Src/stm32l4xx_hal_msp.c ****   RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 316              		.loc 1 167 3 is_stmt 1 view .LVU72
 317              		.loc 1 167 28 is_stmt 0 view .LVU73
 318 0012 8C22     		movs	r2, #140
 319 0014 04A8     		add	r0, sp, #16
ARM GAS  /tmp/ccOj9OeN.s 			page 10


 320              	.LVL15:
 321              		.loc 1 167 28 view .LVU74
 322 0016 FFF7FEFF 		bl	memset
 323              	.LVL16:
 168:Core/Src/stm32l4xx_hal_msp.c ****   if(hpcd->Instance==USB_OTG_FS)
 324              		.loc 1 168 3 is_stmt 1 view .LVU75
 325              		.loc 1 168 10 is_stmt 0 view .LVU76
 326 001a 2368     		ldr	r3, [r4]
 327              		.loc 1 168 5 view .LVU77
 328 001c B3F1A04F 		cmp	r3, #1342177280
 329 0020 01D0     		beq	.L24
 330              	.LVL17:
 331              	.L19:
 169:Core/Src/stm32l4xx_hal_msp.c ****   {
 170:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */
 171:Core/Src/stm32l4xx_hal_msp.c **** 
 172:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END USB_OTG_FS_MspInit 0 */
 173:Core/Src/stm32l4xx_hal_msp.c **** 
 174:Core/Src/stm32l4xx_hal_msp.c ****   /** Initializes the peripherals clock
 175:Core/Src/stm32l4xx_hal_msp.c ****   */
 176:Core/Src/stm32l4xx_hal_msp.c ****     PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USB;
 177:Core/Src/stm32l4xx_hal_msp.c ****     PeriphClkInit.UsbClockSelection = RCC_USBCLKSOURCE_PLLSAI1;
 178:Core/Src/stm32l4xx_hal_msp.c ****     PeriphClkInit.PLLSAI1.PLLSAI1Source = RCC_PLLSOURCE_MSI;
 179:Core/Src/stm32l4xx_hal_msp.c ****     PeriphClkInit.PLLSAI1.PLLSAI1M = 1;
 180:Core/Src/stm32l4xx_hal_msp.c ****     PeriphClkInit.PLLSAI1.PLLSAI1N = 24;
 181:Core/Src/stm32l4xx_hal_msp.c ****     PeriphClkInit.PLLSAI1.PLLSAI1P = RCC_PLLP_DIV2;
 182:Core/Src/stm32l4xx_hal_msp.c ****     PeriphClkInit.PLLSAI1.PLLSAI1Q = RCC_PLLQ_DIV2;
 183:Core/Src/stm32l4xx_hal_msp.c ****     PeriphClkInit.PLLSAI1.PLLSAI1R = RCC_PLLR_DIV2;
 184:Core/Src/stm32l4xx_hal_msp.c ****     PeriphClkInit.PLLSAI1.PLLSAI1ClockOut = RCC_PLLSAI1_48M2CLK;
 185:Core/Src/stm32l4xx_hal_msp.c ****     if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 186:Core/Src/stm32l4xx_hal_msp.c ****     {
 187:Core/Src/stm32l4xx_hal_msp.c ****       Error_Handler();
 188:Core/Src/stm32l4xx_hal_msp.c ****     }
 189:Core/Src/stm32l4xx_hal_msp.c **** 
 190:Core/Src/stm32l4xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 191:Core/Src/stm32l4xx_hal_msp.c ****     /**USB_OTG_FS GPIO Configuration
 192:Core/Src/stm32l4xx_hal_msp.c ****     PA8     ------> USB_OTG_FS_SOF
 193:Core/Src/stm32l4xx_hal_msp.c ****     PA9     ------> USB_OTG_FS_VBUS
 194:Core/Src/stm32l4xx_hal_msp.c ****     PA10     ------> USB_OTG_FS_ID
 195:Core/Src/stm32l4xx_hal_msp.c ****     PA11     ------> USB_OTG_FS_DM
 196:Core/Src/stm32l4xx_hal_msp.c ****     PA12     ------> USB_OTG_FS_DP
 197:Core/Src/stm32l4xx_hal_msp.c ****     */
 198:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Pin = USB_SOF_Pin|USB_ID_Pin|USB_DM_Pin|USB_DP_Pin;
 199:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 200:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 201:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 202:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 203:Core/Src/stm32l4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 204:Core/Src/stm32l4xx_hal_msp.c **** 
 205:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Pin = USB_VBUS_Pin;
 206:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 207:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 208:Core/Src/stm32l4xx_hal_msp.c ****     HAL_GPIO_Init(USB_VBUS_GPIO_Port, &GPIO_InitStruct);
 209:Core/Src/stm32l4xx_hal_msp.c **** 
 210:Core/Src/stm32l4xx_hal_msp.c ****     /* Peripheral clock enable */
 211:Core/Src/stm32l4xx_hal_msp.c ****     __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 212:Core/Src/stm32l4xx_hal_msp.c **** 
ARM GAS  /tmp/ccOj9OeN.s 			page 11


 213:Core/Src/stm32l4xx_hal_msp.c ****     /* Enable VDDUSB */
 214:Core/Src/stm32l4xx_hal_msp.c ****     if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 215:Core/Src/stm32l4xx_hal_msp.c ****     {
 216:Core/Src/stm32l4xx_hal_msp.c ****       __HAL_RCC_PWR_CLK_ENABLE();
 217:Core/Src/stm32l4xx_hal_msp.c ****       HAL_PWREx_EnableVddUSB();
 218:Core/Src/stm32l4xx_hal_msp.c ****       __HAL_RCC_PWR_CLK_DISABLE();
 219:Core/Src/stm32l4xx_hal_msp.c ****     }
 220:Core/Src/stm32l4xx_hal_msp.c ****     else
 221:Core/Src/stm32l4xx_hal_msp.c ****     {
 222:Core/Src/stm32l4xx_hal_msp.c ****       HAL_PWREx_EnableVddUSB();
 223:Core/Src/stm32l4xx_hal_msp.c ****     }
 224:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */
 225:Core/Src/stm32l4xx_hal_msp.c **** 
 226:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END USB_OTG_FS_MspInit 1 */
 227:Core/Src/stm32l4xx_hal_msp.c ****   }
 228:Core/Src/stm32l4xx_hal_msp.c **** 
 229:Core/Src/stm32l4xx_hal_msp.c **** }
 332              		.loc 1 229 1 view .LVU78
 333 0022 2DB0     		add	sp, sp, #180
 334              		.cfi_remember_state
 335              		.cfi_def_cfa_offset 12
 336              		@ sp needed
 337 0024 30BD     		pop	{r4, r5, pc}
 338              	.LVL18:
 339              	.L24:
 340              		.cfi_restore_state
 176:Core/Src/stm32l4xx_hal_msp.c ****     PeriphClkInit.UsbClockSelection = RCC_USBCLKSOURCE_PLLSAI1;
 341              		.loc 1 176 5 is_stmt 1 view .LVU79
 176:Core/Src/stm32l4xx_hal_msp.c ****     PeriphClkInit.UsbClockSelection = RCC_USBCLKSOURCE_PLLSAI1;
 342              		.loc 1 176 40 is_stmt 0 view .LVU80
 343 0026 4FF40053 		mov	r3, #8192
 344 002a 0493     		str	r3, [sp, #16]
 177:Core/Src/stm32l4xx_hal_msp.c ****     PeriphClkInit.PLLSAI1.PLLSAI1Source = RCC_PLLSOURCE_MSI;
 345              		.loc 1 177 5 is_stmt 1 view .LVU81
 177:Core/Src/stm32l4xx_hal_msp.c ****     PeriphClkInit.PLLSAI1.PLLSAI1Source = RCC_PLLSOURCE_MSI;
 346              		.loc 1 177 37 is_stmt 0 view .LVU82
 347 002c 4FF08063 		mov	r3, #67108864
 348 0030 2093     		str	r3, [sp, #128]
 178:Core/Src/stm32l4xx_hal_msp.c ****     PeriphClkInit.PLLSAI1.PLLSAI1M = 1;
 349              		.loc 1 178 5 is_stmt 1 view .LVU83
 178:Core/Src/stm32l4xx_hal_msp.c ****     PeriphClkInit.PLLSAI1.PLLSAI1M = 1;
 350              		.loc 1 178 41 is_stmt 0 view .LVU84
 351 0032 0123     		movs	r3, #1
 352 0034 0593     		str	r3, [sp, #20]
 179:Core/Src/stm32l4xx_hal_msp.c ****     PeriphClkInit.PLLSAI1.PLLSAI1N = 24;
 353              		.loc 1 179 5 is_stmt 1 view .LVU85
 179:Core/Src/stm32l4xx_hal_msp.c ****     PeriphClkInit.PLLSAI1.PLLSAI1N = 24;
 354              		.loc 1 179 36 is_stmt 0 view .LVU86
 355 0036 0693     		str	r3, [sp, #24]
 180:Core/Src/stm32l4xx_hal_msp.c ****     PeriphClkInit.PLLSAI1.PLLSAI1P = RCC_PLLP_DIV2;
 356              		.loc 1 180 5 is_stmt 1 view .LVU87
 180:Core/Src/stm32l4xx_hal_msp.c ****     PeriphClkInit.PLLSAI1.PLLSAI1P = RCC_PLLP_DIV2;
 357              		.loc 1 180 36 is_stmt 0 view .LVU88
 358 0038 1823     		movs	r3, #24
 359 003a 0793     		str	r3, [sp, #28]
 181:Core/Src/stm32l4xx_hal_msp.c ****     PeriphClkInit.PLLSAI1.PLLSAI1Q = RCC_PLLQ_DIV2;
 360              		.loc 1 181 5 is_stmt 1 view .LVU89
ARM GAS  /tmp/ccOj9OeN.s 			page 12


 181:Core/Src/stm32l4xx_hal_msp.c ****     PeriphClkInit.PLLSAI1.PLLSAI1Q = RCC_PLLQ_DIV2;
 361              		.loc 1 181 36 is_stmt 0 view .LVU90
 362 003c 0223     		movs	r3, #2
 363 003e 0893     		str	r3, [sp, #32]
 182:Core/Src/stm32l4xx_hal_msp.c ****     PeriphClkInit.PLLSAI1.PLLSAI1R = RCC_PLLR_DIV2;
 364              		.loc 1 182 5 is_stmt 1 view .LVU91
 182:Core/Src/stm32l4xx_hal_msp.c ****     PeriphClkInit.PLLSAI1.PLLSAI1R = RCC_PLLR_DIV2;
 365              		.loc 1 182 36 is_stmt 0 view .LVU92
 366 0040 0993     		str	r3, [sp, #36]
 183:Core/Src/stm32l4xx_hal_msp.c ****     PeriphClkInit.PLLSAI1.PLLSAI1ClockOut = RCC_PLLSAI1_48M2CLK;
 367              		.loc 1 183 5 is_stmt 1 view .LVU93
 183:Core/Src/stm32l4xx_hal_msp.c ****     PeriphClkInit.PLLSAI1.PLLSAI1ClockOut = RCC_PLLSAI1_48M2CLK;
 368              		.loc 1 183 36 is_stmt 0 view .LVU94
 369 0042 0A93     		str	r3, [sp, #40]
 184:Core/Src/stm32l4xx_hal_msp.c ****     if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 370              		.loc 1 184 5 is_stmt 1 view .LVU95
 184:Core/Src/stm32l4xx_hal_msp.c ****     if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 371              		.loc 1 184 43 is_stmt 0 view .LVU96
 372 0044 4FF48013 		mov	r3, #1048576
 373 0048 0B93     		str	r3, [sp, #44]
 185:Core/Src/stm32l4xx_hal_msp.c ****     {
 374              		.loc 1 185 5 is_stmt 1 view .LVU97
 185:Core/Src/stm32l4xx_hal_msp.c ****     {
 375              		.loc 1 185 9 is_stmt 0 view .LVU98
 376 004a 04A8     		add	r0, sp, #16
 377 004c FFF7FEFF 		bl	HAL_RCCEx_PeriphCLKConfig
 378              	.LVL19:
 185:Core/Src/stm32l4xx_hal_msp.c ****     {
 379              		.loc 1 185 8 view .LVU99
 380 0050 0028     		cmp	r0, #0
 381 0052 40D1     		bne	.L25
 382              	.L21:
 190:Core/Src/stm32l4xx_hal_msp.c ****     /**USB_OTG_FS GPIO Configuration
 383              		.loc 1 190 5 is_stmt 1 view .LVU100
 384              	.LBB6:
 190:Core/Src/stm32l4xx_hal_msp.c ****     /**USB_OTG_FS GPIO Configuration
 385              		.loc 1 190 5 view .LVU101
 190:Core/Src/stm32l4xx_hal_msp.c ****     /**USB_OTG_FS GPIO Configuration
 386              		.loc 1 190 5 view .LVU102
 387 0054 234C     		ldr	r4, .L26
 388              	.LVL20:
 190:Core/Src/stm32l4xx_hal_msp.c ****     /**USB_OTG_FS GPIO Configuration
 389              		.loc 1 190 5 is_stmt 0 view .LVU103
 390 0056 E36C     		ldr	r3, [r4, #76]
 391 0058 43F00103 		orr	r3, r3, #1
 392 005c E364     		str	r3, [r4, #76]
 190:Core/Src/stm32l4xx_hal_msp.c ****     /**USB_OTG_FS GPIO Configuration
 393              		.loc 1 190 5 is_stmt 1 view .LVU104
 394 005e E36C     		ldr	r3, [r4, #76]
 395 0060 03F00103 		and	r3, r3, #1
 396 0064 0193     		str	r3, [sp, #4]
 190:Core/Src/stm32l4xx_hal_msp.c ****     /**USB_OTG_FS GPIO Configuration
 397              		.loc 1 190 5 view .LVU105
 398 0066 019B     		ldr	r3, [sp, #4]
 399              	.LBE6:
 190:Core/Src/stm32l4xx_hal_msp.c ****     /**USB_OTG_FS GPIO Configuration
 400              		.loc 1 190 5 view .LVU106
ARM GAS  /tmp/ccOj9OeN.s 			page 13


 198:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 401              		.loc 1 198 5 view .LVU107
 198:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 402              		.loc 1 198 25 is_stmt 0 view .LVU108
 403 0068 4FF4E853 		mov	r3, #7424
 404 006c 2793     		str	r3, [sp, #156]
 199:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 405              		.loc 1 199 5 is_stmt 1 view .LVU109
 199:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 406              		.loc 1 199 26 is_stmt 0 view .LVU110
 407 006e 0223     		movs	r3, #2
 408 0070 2893     		str	r3, [sp, #160]
 200:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 409              		.loc 1 200 5 is_stmt 1 view .LVU111
 200:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 410              		.loc 1 200 26 is_stmt 0 view .LVU112
 411 0072 0025     		movs	r5, #0
 412 0074 2995     		str	r5, [sp, #164]
 201:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 413              		.loc 1 201 5 is_stmt 1 view .LVU113
 201:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 414              		.loc 1 201 27 is_stmt 0 view .LVU114
 415 0076 0323     		movs	r3, #3
 416 0078 2A93     		str	r3, [sp, #168]
 202:Core/Src/stm32l4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 417              		.loc 1 202 5 is_stmt 1 view .LVU115
 202:Core/Src/stm32l4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 418              		.loc 1 202 31 is_stmt 0 view .LVU116
 419 007a 0A23     		movs	r3, #10
 420 007c 2B93     		str	r3, [sp, #172]
 203:Core/Src/stm32l4xx_hal_msp.c **** 
 421              		.loc 1 203 5 is_stmt 1 view .LVU117
 422 007e 27A9     		add	r1, sp, #156
 423 0080 4FF09040 		mov	r0, #1207959552
 424 0084 FFF7FEFF 		bl	HAL_GPIO_Init
 425              	.LVL21:
 205:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 426              		.loc 1 205 5 view .LVU118
 205:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 427              		.loc 1 205 25 is_stmt 0 view .LVU119
 428 0088 4FF40073 		mov	r3, #512
 429 008c 2793     		str	r3, [sp, #156]
 206:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 430              		.loc 1 206 5 is_stmt 1 view .LVU120
 206:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 431              		.loc 1 206 26 is_stmt 0 view .LVU121
 432 008e 2895     		str	r5, [sp, #160]
 207:Core/Src/stm32l4xx_hal_msp.c ****     HAL_GPIO_Init(USB_VBUS_GPIO_Port, &GPIO_InitStruct);
 433              		.loc 1 207 5 is_stmt 1 view .LVU122
 207:Core/Src/stm32l4xx_hal_msp.c ****     HAL_GPIO_Init(USB_VBUS_GPIO_Port, &GPIO_InitStruct);
 434              		.loc 1 207 26 is_stmt 0 view .LVU123
 435 0090 2995     		str	r5, [sp, #164]
 208:Core/Src/stm32l4xx_hal_msp.c **** 
 436              		.loc 1 208 5 is_stmt 1 view .LVU124
 437 0092 27A9     		add	r1, sp, #156
 438 0094 4FF09040 		mov	r0, #1207959552
 439 0098 FFF7FEFF 		bl	HAL_GPIO_Init
ARM GAS  /tmp/ccOj9OeN.s 			page 14


 440              	.LVL22:
 211:Core/Src/stm32l4xx_hal_msp.c **** 
 441              		.loc 1 211 5 view .LVU125
 442              	.LBB7:
 211:Core/Src/stm32l4xx_hal_msp.c **** 
 443              		.loc 1 211 5 view .LVU126
 211:Core/Src/stm32l4xx_hal_msp.c **** 
 444              		.loc 1 211 5 view .LVU127
 445 009c E36C     		ldr	r3, [r4, #76]
 446 009e 43F48053 		orr	r3, r3, #4096
 447 00a2 E364     		str	r3, [r4, #76]
 211:Core/Src/stm32l4xx_hal_msp.c **** 
 448              		.loc 1 211 5 view .LVU128
 449 00a4 E36C     		ldr	r3, [r4, #76]
 450 00a6 03F48053 		and	r3, r3, #4096
 451 00aa 0293     		str	r3, [sp, #8]
 211:Core/Src/stm32l4xx_hal_msp.c **** 
 452              		.loc 1 211 5 view .LVU129
 453 00ac 029B     		ldr	r3, [sp, #8]
 454              	.LBE7:
 211:Core/Src/stm32l4xx_hal_msp.c **** 
 455              		.loc 1 211 5 view .LVU130
 214:Core/Src/stm32l4xx_hal_msp.c ****     {
 456              		.loc 1 214 5 view .LVU131
 214:Core/Src/stm32l4xx_hal_msp.c ****     {
 457              		.loc 1 214 8 is_stmt 0 view .LVU132
 458 00ae A36D     		ldr	r3, [r4, #88]
 214:Core/Src/stm32l4xx_hal_msp.c ****     {
 459              		.loc 1 214 7 view .LVU133
 460 00b0 13F0805F 		tst	r3, #268435456
 461 00b4 12D1     		bne	.L22
 216:Core/Src/stm32l4xx_hal_msp.c ****       HAL_PWREx_EnableVddUSB();
 462              		.loc 1 216 7 is_stmt 1 view .LVU134
 463              	.LBB8:
 216:Core/Src/stm32l4xx_hal_msp.c ****       HAL_PWREx_EnableVddUSB();
 464              		.loc 1 216 7 view .LVU135
 216:Core/Src/stm32l4xx_hal_msp.c ****       HAL_PWREx_EnableVddUSB();
 465              		.loc 1 216 7 view .LVU136
 466 00b6 A36D     		ldr	r3, [r4, #88]
 467 00b8 43F08053 		orr	r3, r3, #268435456
 468 00bc A365     		str	r3, [r4, #88]
 216:Core/Src/stm32l4xx_hal_msp.c ****       HAL_PWREx_EnableVddUSB();
 469              		.loc 1 216 7 view .LVU137
 470 00be A36D     		ldr	r3, [r4, #88]
 471 00c0 03F08053 		and	r3, r3, #268435456
 472 00c4 0393     		str	r3, [sp, #12]
 216:Core/Src/stm32l4xx_hal_msp.c ****       HAL_PWREx_EnableVddUSB();
 473              		.loc 1 216 7 view .LVU138
 474 00c6 039B     		ldr	r3, [sp, #12]
 475              	.LBE8:
 216:Core/Src/stm32l4xx_hal_msp.c ****       HAL_PWREx_EnableVddUSB();
 476              		.loc 1 216 7 view .LVU139
 217:Core/Src/stm32l4xx_hal_msp.c ****       __HAL_RCC_PWR_CLK_DISABLE();
 477              		.loc 1 217 7 view .LVU140
 478 00c8 FFF7FEFF 		bl	HAL_PWREx_EnableVddUSB
 479              	.LVL23:
 218:Core/Src/stm32l4xx_hal_msp.c ****     }
ARM GAS  /tmp/ccOj9OeN.s 			page 15


 480              		.loc 1 218 7 view .LVU141
 481 00cc A36D     		ldr	r3, [r4, #88]
 482 00ce 23F08053 		bic	r3, r3, #268435456
 483 00d2 A365     		str	r3, [r4, #88]
 484 00d4 A5E7     		b	.L19
 485              	.LVL24:
 486              	.L25:
 187:Core/Src/stm32l4xx_hal_msp.c ****     }
 487              		.loc 1 187 7 view .LVU142
 488 00d6 FFF7FEFF 		bl	Error_Handler
 489              	.LVL25:
 490 00da BBE7     		b	.L21
 491              	.LVL26:
 492              	.L22:
 222:Core/Src/stm32l4xx_hal_msp.c ****     }
 493              		.loc 1 222 7 view .LVU143
 494 00dc FFF7FEFF 		bl	HAL_PWREx_EnableVddUSB
 495              	.LVL27:
 496              		.loc 1 229 1 is_stmt 0 view .LVU144
 497 00e0 9FE7     		b	.L19
 498              	.L27:
 499 00e2 00BF     		.align	2
 500              	.L26:
 501 00e4 00100240 		.word	1073876992
 502              		.cfi_endproc
 503              	.LFE135:
 505              		.section	.text.HAL_PCD_MspDeInit,"ax",%progbits
 506              		.align	1
 507              		.global	HAL_PCD_MspDeInit
 508              		.syntax unified
 509              		.thumb
 510              		.thumb_func
 512              	HAL_PCD_MspDeInit:
 513              	.LVL28:
 514              	.LFB136:
 230:Core/Src/stm32l4xx_hal_msp.c **** 
 231:Core/Src/stm32l4xx_hal_msp.c **** /**
 232:Core/Src/stm32l4xx_hal_msp.c **** * @brief PCD MSP De-Initialization
 233:Core/Src/stm32l4xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 234:Core/Src/stm32l4xx_hal_msp.c **** * @param hpcd: PCD handle pointer
 235:Core/Src/stm32l4xx_hal_msp.c **** * @retval None
 236:Core/Src/stm32l4xx_hal_msp.c **** */
 237:Core/Src/stm32l4xx_hal_msp.c **** void HAL_PCD_MspDeInit(PCD_HandleTypeDef* hpcd)
 238:Core/Src/stm32l4xx_hal_msp.c **** {
 515              		.loc 1 238 1 is_stmt 1 view -0
 516              		.cfi_startproc
 517              		@ args = 0, pretend = 0, frame = 8
 518              		@ frame_needed = 0, uses_anonymous_args = 0
 239:Core/Src/stm32l4xx_hal_msp.c ****   if(hpcd->Instance==USB_OTG_FS)
 519              		.loc 1 239 3 view .LVU146
 520              		.loc 1 239 10 is_stmt 0 view .LVU147
 521 0000 0368     		ldr	r3, [r0]
 522              		.loc 1 239 5 view .LVU148
 523 0002 B3F1A04F 		cmp	r3, #1342177280
 524 0006 00D0     		beq	.L35
 525 0008 7047     		bx	lr
 526              	.L35:
ARM GAS  /tmp/ccOj9OeN.s 			page 16


 238:Core/Src/stm32l4xx_hal_msp.c ****   if(hpcd->Instance==USB_OTG_FS)
 527              		.loc 1 238 1 view .LVU149
 528 000a 10B5     		push	{r4, lr}
 529              		.cfi_def_cfa_offset 8
 530              		.cfi_offset 4, -8
 531              		.cfi_offset 14, -4
 532 000c 82B0     		sub	sp, sp, #8
 533              		.cfi_def_cfa_offset 16
 240:Core/Src/stm32l4xx_hal_msp.c ****   {
 241:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN USB_OTG_FS_MspDeInit 0 */
 242:Core/Src/stm32l4xx_hal_msp.c **** 
 243:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END USB_OTG_FS_MspDeInit 0 */
 244:Core/Src/stm32l4xx_hal_msp.c ****     /* Peripheral clock disable */
 245:Core/Src/stm32l4xx_hal_msp.c ****     __HAL_RCC_USB_OTG_FS_CLK_DISABLE();
 534              		.loc 1 245 5 is_stmt 1 view .LVU150
 535 000e 114C     		ldr	r4, .L36
 536 0010 E36C     		ldr	r3, [r4, #76]
 537 0012 23F48053 		bic	r3, r3, #4096
 538 0016 E364     		str	r3, [r4, #76]
 539              		.loc 1 245 39 view .LVU151
 246:Core/Src/stm32l4xx_hal_msp.c **** 
 247:Core/Src/stm32l4xx_hal_msp.c ****     /**USB_OTG_FS GPIO Configuration
 248:Core/Src/stm32l4xx_hal_msp.c ****     PA8     ------> USB_OTG_FS_SOF
 249:Core/Src/stm32l4xx_hal_msp.c ****     PA9     ------> USB_OTG_FS_VBUS
 250:Core/Src/stm32l4xx_hal_msp.c ****     PA10     ------> USB_OTG_FS_ID
 251:Core/Src/stm32l4xx_hal_msp.c ****     PA11     ------> USB_OTG_FS_DM
 252:Core/Src/stm32l4xx_hal_msp.c ****     PA12     ------> USB_OTG_FS_DP
 253:Core/Src/stm32l4xx_hal_msp.c ****     */
 254:Core/Src/stm32l4xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOA, USB_SOF_Pin|USB_VBUS_Pin|USB_ID_Pin|USB_DM_Pin
 540              		.loc 1 254 5 view .LVU152
 541 0018 4FF4F851 		mov	r1, #7936
 542 001c 4FF09040 		mov	r0, #1207959552
 543              	.LVL29:
 544              		.loc 1 254 5 is_stmt 0 view .LVU153
 545 0020 FFF7FEFF 		bl	HAL_GPIO_DeInit
 546              	.LVL30:
 255:Core/Src/stm32l4xx_hal_msp.c ****                           |USB_DP_Pin);
 256:Core/Src/stm32l4xx_hal_msp.c **** 
 257:Core/Src/stm32l4xx_hal_msp.c ****     /* Disable VDDUSB */
 258:Core/Src/stm32l4xx_hal_msp.c ****     if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 547              		.loc 1 258 5 is_stmt 1 view .LVU154
 548              		.loc 1 258 8 is_stmt 0 view .LVU155
 549 0024 A36D     		ldr	r3, [r4, #88]
 550              		.loc 1 258 7 view .LVU156
 551 0026 13F0805F 		tst	r3, #268435456
 552 002a 10D1     		bne	.L30
 259:Core/Src/stm32l4xx_hal_msp.c ****     {
 260:Core/Src/stm32l4xx_hal_msp.c ****       __HAL_RCC_PWR_CLK_ENABLE();
 553              		.loc 1 260 7 is_stmt 1 view .LVU157
 554              	.LBB9:
 555              		.loc 1 260 7 view .LVU158
 556              		.loc 1 260 7 view .LVU159
 557 002c A36D     		ldr	r3, [r4, #88]
 558 002e 43F08053 		orr	r3, r3, #268435456
 559 0032 A365     		str	r3, [r4, #88]
 560              		.loc 1 260 7 view .LVU160
 561 0034 A36D     		ldr	r3, [r4, #88]
ARM GAS  /tmp/ccOj9OeN.s 			page 17


 562 0036 03F08053 		and	r3, r3, #268435456
 563 003a 0193     		str	r3, [sp, #4]
 564              		.loc 1 260 7 view .LVU161
 565 003c 019B     		ldr	r3, [sp, #4]
 566              	.LBE9:
 567              		.loc 1 260 7 view .LVU162
 261:Core/Src/stm32l4xx_hal_msp.c ****       HAL_PWREx_DisableVddUSB();
 568              		.loc 1 261 7 view .LVU163
 569 003e FFF7FEFF 		bl	HAL_PWREx_DisableVddUSB
 570              	.LVL31:
 262:Core/Src/stm32l4xx_hal_msp.c ****       __HAL_RCC_PWR_CLK_DISABLE();
 571              		.loc 1 262 7 view .LVU164
 572 0042 A36D     		ldr	r3, [r4, #88]
 573 0044 23F08053 		bic	r3, r3, #268435456
 574 0048 A365     		str	r3, [r4, #88]
 575              	.L28:
 263:Core/Src/stm32l4xx_hal_msp.c ****     }
 264:Core/Src/stm32l4xx_hal_msp.c ****     else
 265:Core/Src/stm32l4xx_hal_msp.c ****     {
 266:Core/Src/stm32l4xx_hal_msp.c ****       HAL_PWREx_DisableVddUSB();
 267:Core/Src/stm32l4xx_hal_msp.c ****     }
 268:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN USB_OTG_FS_MspDeInit 1 */
 269:Core/Src/stm32l4xx_hal_msp.c **** 
 270:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END USB_OTG_FS_MspDeInit 1 */
 271:Core/Src/stm32l4xx_hal_msp.c ****   }
 272:Core/Src/stm32l4xx_hal_msp.c **** 
 273:Core/Src/stm32l4xx_hal_msp.c **** }
 576              		.loc 1 273 1 is_stmt 0 view .LVU165
 577 004a 02B0     		add	sp, sp, #8
 578              		.cfi_remember_state
 579              		.cfi_def_cfa_offset 8
 580              		@ sp needed
 581 004c 10BD     		pop	{r4, pc}
 582              	.L30:
 583              		.cfi_restore_state
 266:Core/Src/stm32l4xx_hal_msp.c ****     }
 584              		.loc 1 266 7 is_stmt 1 view .LVU166
 585 004e FFF7FEFF 		bl	HAL_PWREx_DisableVddUSB
 586              	.LVL32:
 587              		.loc 1 273 1 is_stmt 0 view .LVU167
 588 0052 FAE7     		b	.L28
 589              	.L37:
 590              		.align	2
 591              	.L36:
 592 0054 00100240 		.word	1073876992
 593              		.cfi_endproc
 594              	.LFE136:
 596              		.text
 597              	.Letext0:
 598              		.file 2 "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l496xx.h"
 599              		.file 3 "/home/daniels/.config/Code/User/globalStorage/bmd.stm32-for-vscode/@xpack-dev-tools/arm-n
 600              		.file 4 "/home/daniels/.config/Code/User/globalStorage/bmd.stm32-for-vscode/@xpack-dev-tools/arm-n
 601              		.file 5 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_def.h"
 602              		.file 6 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_rcc_ex.h"
 603              		.file 7 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_gpio.h"
 604              		.file 8 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_dma.h"
 605              		.file 9 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_usb.h"
ARM GAS  /tmp/ccOj9OeN.s 			page 18


 606              		.file 10 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_pcd.h"
 607              		.file 11 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_uart.h"
 608              		.file 12 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_pwr_ex.h"
 609              		.file 13 "Core/Inc/main.h"
 610              		.file 14 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_cortex.h"
 611              		.file 15 "<built-in>"
ARM GAS  /tmp/ccOj9OeN.s 			page 19


DEFINED SYMBOLS
                            *ABS*:0000000000000000 stm32l4xx_hal_msp.c
     /tmp/ccOj9OeN.s:21     .text.HAL_MspInit:0000000000000000 $t
     /tmp/ccOj9OeN.s:27     .text.HAL_MspInit:0000000000000000 HAL_MspInit
     /tmp/ccOj9OeN.s:83     .text.HAL_MspInit:000000000000003c $d
     /tmp/ccOj9OeN.s:88     .text.HAL_UART_MspInit:0000000000000000 $t
     /tmp/ccOj9OeN.s:94     .text.HAL_UART_MspInit:0000000000000000 HAL_UART_MspInit
     /tmp/ccOj9OeN.s:224    .text.HAL_UART_MspInit:0000000000000084 $d
     /tmp/ccOj9OeN.s:231    .text.HAL_UART_MspDeInit:0000000000000000 $t
     /tmp/ccOj9OeN.s:237    .text.HAL_UART_MspDeInit:0000000000000000 HAL_UART_MspDeInit
     /tmp/ccOj9OeN.s:279    .text.HAL_UART_MspDeInit:0000000000000024 $d
     /tmp/ccOj9OeN.s:286    .text.HAL_PCD_MspInit:0000000000000000 $t
     /tmp/ccOj9OeN.s:292    .text.HAL_PCD_MspInit:0000000000000000 HAL_PCD_MspInit
     /tmp/ccOj9OeN.s:501    .text.HAL_PCD_MspInit:00000000000000e4 $d
     /tmp/ccOj9OeN.s:506    .text.HAL_PCD_MspDeInit:0000000000000000 $t
     /tmp/ccOj9OeN.s:512    .text.HAL_PCD_MspDeInit:0000000000000000 HAL_PCD_MspDeInit
     /tmp/ccOj9OeN.s:592    .text.HAL_PCD_MspDeInit:0000000000000054 $d

UNDEFINED SYMBOLS
HAL_NVIC_SetPriority
memset
HAL_RCCEx_PeriphCLKConfig
HAL_PWREx_EnableVddIO2
HAL_GPIO_Init
Error_Handler
HAL_GPIO_DeInit
HAL_PWREx_EnableVddUSB
HAL_PWREx_DisableVddUSB
