package deltas.verilog

import core.language.Language

object VerilogLanguage {
  val language: Language = ???
}
