#-----------------------------------------------------------
# Vivado v2024.2 (64-bit)
# SW Build 5239630 on Fri Nov 08 22:35:27 MST 2024
# IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
# SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
# Start of session at: Sun Apr 27 18:09:39 2025
# Process ID         : 19912
# Current directory  : C:/Users/tarek/OneDrive/Documents/Datapath-Design
# Command line       : vivado.exe -gui_launcher_event rodinguilauncherevent9840 C:\Users\tarek\OneDrive\Documents\Datapath-Design\Datapath Design.xpr
# Log file           : C:/Users/tarek/OneDrive/Documents/Datapath-Design/vivado.log
# Journal file       : C:/Users/tarek/OneDrive/Documents/Datapath-Design\vivado.jou
# Running On         : LAPTOP-U8GKNJQ2
# Platform           : Windows Server 2016 or Windows 10
# Operating System   : 26100
# Processor Detail   : 13th Gen Intel(R) Core(TM) i7-13700HX
# CPU Frequency      : 2304 MHz
# CPU Physical cores : 16
# CPU Logical cores  : 24
# Host memory        : 16886 MB
# Swap memory        : 6979 MB
# Total Virtual      : 23865 MB
# Available Virtual  : 13155 MB
#-----------------------------------------------------------
start_gui
open_project {C:/Users/tarek/OneDrive/Documents/Datapath-Design/Datapath Design.xpr}
INFO: [Project 1-313] Project file moved from 'C:/Users/Khalil El Kaaki/Desktop/EECE 321/Project/Datapath-Design' since last save.
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'C:/Users/tarek/OneDrive/Documents/Datapath-Design/Datapath Design.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2024.2/data/ip'.
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7k70tfbv676-1
Top: archer_rv32i_single_cycle
INFO: [Device 21-403] Loading part xc7k70tfbv676-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Common 17-344] 'source' was cancelled
4 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 1284.574 ; gain = 168.652
INFO: [Common 17-344] 'synth_design' was cancelled
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7k70tfbv676-1
Top: archer_rv32i_single_cycle
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 14076
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1750.820 ; gain = 466.246
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'archer_rv32i_single_cycle' [C:/Users/tarek/OneDrive/Documents/Datapath-Design/Datapath Design.srcs/sources_1/imports/verilog/archer_rv32i_single_cycle.v:18]
INFO: [Synth 8-6157] synthesizing module 'pc' [C:/Users/tarek/OneDrive/Documents/Datapath-Design/Datapath Design.srcs/sources_1/imports/verilog/pc.v:18]
INFO: [Synth 8-6155] done synthesizing module 'pc' (0#1) [C:/Users/tarek/OneDrive/Documents/Datapath-Design/Datapath Design.srcs/sources_1/imports/verilog/pc.v:18]
INFO: [Synth 8-6157] synthesizing module 'lmb' [C:/Users/tarek/OneDrive/Documents/Datapath-Design/Datapath Design.srcs/sources_1/imports/verilog/lmb.v:19]
INFO: [Synth 8-226] default block is never used [C:/Users/tarek/OneDrive/Documents/Datapath-Design/Datapath Design.srcs/sources_1/imports/verilog/lmb.v:50]
INFO: [Synth 8-226] default block is never used [C:/Users/tarek/OneDrive/Documents/Datapath-Design/Datapath Design.srcs/sources_1/imports/verilog/lmb.v:60]
INFO: [Synth 8-226] default block is never used [C:/Users/tarek/OneDrive/Documents/Datapath-Design/Datapath Design.srcs/sources_1/imports/verilog/lmb.v:83]
INFO: [Synth 8-226] default block is never used [C:/Users/tarek/OneDrive/Documents/Datapath-Design/Datapath Design.srcs/sources_1/imports/verilog/lmb.v:102]
INFO: [Synth 8-6155] done synthesizing module 'lmb' (0#1) [C:/Users/tarek/OneDrive/Documents/Datapath-Design/Datapath Design.srcs/sources_1/imports/verilog/lmb.v:19]
INFO: [Synth 8-6157] synthesizing module 'add4' [C:/Users/tarek/OneDrive/Documents/Datapath-Design/Datapath Design.srcs/sources_1/imports/verilog/add4.v:18]
INFO: [Synth 8-6155] done synthesizing module 'add4' (0#1) [C:/Users/tarek/OneDrive/Documents/Datapath-Design/Datapath Design.srcs/sources_1/imports/verilog/add4.v:18]
INFO: [Synth 8-6157] synthesizing module 'mux2to1' [C:/Users/tarek/OneDrive/Documents/Datapath-Design/Datapath Design.srcs/sources_1/imports/verilog/mux2to1.v:18]
INFO: [Synth 8-6155] done synthesizing module 'mux2to1' (0#1) [C:/Users/tarek/OneDrive/Documents/Datapath-Design/Datapath Design.srcs/sources_1/imports/verilog/mux2to1.v:18]
INFO: [Synth 8-6157] synthesizing module 'control' [C:/Users/tarek/OneDrive/Documents/Datapath-Design/Datapath Design.srcs/sources_1/imports/verilog/control.v:18]
INFO: [Synth 8-6155] done synthesizing module 'control' (0#1) [C:/Users/tarek/OneDrive/Documents/Datapath-Design/Datapath Design.srcs/sources_1/imports/verilog/control.v:18]
INFO: [Synth 8-6157] synthesizing module 'regfile' [C:/Users/tarek/OneDrive/Documents/Datapath-Design/Datapath Design.srcs/sources_1/imports/verilog/regfile.v:18]
INFO: [Synth 8-6155] done synthesizing module 'regfile' (0#1) [C:/Users/tarek/OneDrive/Documents/Datapath-Design/Datapath Design.srcs/sources_1/imports/verilog/regfile.v:18]
ERROR: [Synth 8-439] module 'fregfile' not found [C:/Users/tarek/OneDrive/Documents/Datapath-Design/Datapath Design.srcs/sources_1/imports/verilog/archer_rv32i_single_cycle.v:192]
ERROR: [Synth 8-6156] failed synthesizing module 'archer_rv32i_single_cycle' [C:/Users/tarek/OneDrive/Documents/Datapath-Design/Datapath Design.srcs/sources_1/imports/verilog/archer_rv32i_single_cycle.v:18]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1856.426 ; gain = 571.852
---------------------------------------------------------------------------------
RTL Elaboration failed
20 Infos, 0 Warnings, 0 Critical Warnings and 3 Errors encountered.
synth_design failed
ERROR: [Vivado_Tcl 4-5] Elaboration failed - please see the console for details
WARNING: [filemgmt 20-1445] Cannot import file 'C:/Users/tarek/OneDrive/Documents/Datapath-Design/Datapath Design.srcs/sources_1/imports/verilog/fregfile.v' on top of itself. Importing a file from the imported source directory can cause this problem.
add_files -norecurse -scan_for_includes {{C:/Users/tarek/OneDrive/Documents/Datapath-Design/Datapath Design.srcs/sources_1/imports/verilog/fregfile.v}}
INFO: [filemgmt 56-200] Setting project included file 'C:/Users/tarek/OneDrive/Documents/Datapath-Design/Datapath Design.srcs/sources_1/imports/verilog/archerdefs.v' to type 'Verilog Header'.
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7k70tfbv676-1
Top: archer_rv32i_single_cycle
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1859.582 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'archer_rv32i_single_cycle' [C:/Users/tarek/OneDrive/Documents/Datapath-Design/Datapath Design.srcs/sources_1/imports/verilog/archer_rv32i_single_cycle.v:18]
INFO: [Synth 8-6157] synthesizing module 'pc' [C:/Users/tarek/OneDrive/Documents/Datapath-Design/Datapath Design.srcs/sources_1/imports/verilog/pc.v:18]
INFO: [Synth 8-6155] done synthesizing module 'pc' (0#1) [C:/Users/tarek/OneDrive/Documents/Datapath-Design/Datapath Design.srcs/sources_1/imports/verilog/pc.v:18]
INFO: [Synth 8-6157] synthesizing module 'lmb' [C:/Users/tarek/OneDrive/Documents/Datapath-Design/Datapath Design.srcs/sources_1/imports/verilog/lmb.v:19]
INFO: [Synth 8-226] default block is never used [C:/Users/tarek/OneDrive/Documents/Datapath-Design/Datapath Design.srcs/sources_1/imports/verilog/lmb.v:50]
INFO: [Synth 8-226] default block is never used [C:/Users/tarek/OneDrive/Documents/Datapath-Design/Datapath Design.srcs/sources_1/imports/verilog/lmb.v:60]
INFO: [Synth 8-226] default block is never used [C:/Users/tarek/OneDrive/Documents/Datapath-Design/Datapath Design.srcs/sources_1/imports/verilog/lmb.v:83]
INFO: [Synth 8-226] default block is never used [C:/Users/tarek/OneDrive/Documents/Datapath-Design/Datapath Design.srcs/sources_1/imports/verilog/lmb.v:102]
INFO: [Synth 8-6155] done synthesizing module 'lmb' (0#1) [C:/Users/tarek/OneDrive/Documents/Datapath-Design/Datapath Design.srcs/sources_1/imports/verilog/lmb.v:19]
INFO: [Synth 8-6157] synthesizing module 'add4' [C:/Users/tarek/OneDrive/Documents/Datapath-Design/Datapath Design.srcs/sources_1/imports/verilog/add4.v:18]
INFO: [Synth 8-6155] done synthesizing module 'add4' (0#1) [C:/Users/tarek/OneDrive/Documents/Datapath-Design/Datapath Design.srcs/sources_1/imports/verilog/add4.v:18]
INFO: [Synth 8-6157] synthesizing module 'mux2to1' [C:/Users/tarek/OneDrive/Documents/Datapath-Design/Datapath Design.srcs/sources_1/imports/verilog/mux2to1.v:18]
INFO: [Synth 8-6155] done synthesizing module 'mux2to1' (0#1) [C:/Users/tarek/OneDrive/Documents/Datapath-Design/Datapath Design.srcs/sources_1/imports/verilog/mux2to1.v:18]
INFO: [Synth 8-6157] synthesizing module 'control' [C:/Users/tarek/OneDrive/Documents/Datapath-Design/Datapath Design.srcs/sources_1/imports/verilog/control.v:18]
INFO: [Synth 8-6155] done synthesizing module 'control' (0#1) [C:/Users/tarek/OneDrive/Documents/Datapath-Design/Datapath Design.srcs/sources_1/imports/verilog/control.v:18]
INFO: [Synth 8-6157] synthesizing module 'regfile' [C:/Users/tarek/OneDrive/Documents/Datapath-Design/Datapath Design.srcs/sources_1/imports/verilog/regfile.v:18]
INFO: [Synth 8-6155] done synthesizing module 'regfile' (0#1) [C:/Users/tarek/OneDrive/Documents/Datapath-Design/Datapath Design.srcs/sources_1/imports/verilog/regfile.v:18]
INFO: [Synth 8-6157] synthesizing module 'fregfile' [C:/Users/tarek/OneDrive/Documents/Datapath-Design/Datapath Design.srcs/sources_1/imports/verilog/fregfile.v:23]
INFO: [Synth 8-6155] done synthesizing module 'fregfile' (0#1) [C:/Users/tarek/OneDrive/Documents/Datapath-Design/Datapath Design.srcs/sources_1/imports/verilog/fregfile.v:23]
INFO: [Synth 8-6157] synthesizing module 'branch_cmp' [C:/Users/tarek/OneDrive/Documents/Datapath-Design/Datapath Design.srcs/sources_1/imports/verilog/branch_cmp.v:18]
INFO: [Synth 8-6155] done synthesizing module 'branch_cmp' (0#1) [C:/Users/tarek/OneDrive/Documents/Datapath-Design/Datapath Design.srcs/sources_1/imports/verilog/branch_cmp.v:18]
INFO: [Synth 8-6157] synthesizing module 'immgen' [C:/Users/tarek/OneDrive/Documents/Datapath-Design/Datapath Design.srcs/sources_1/imports/verilog/immgen.v:18]
INFO: [Synth 8-6155] done synthesizing module 'immgen' (0#1) [C:/Users/tarek/OneDrive/Documents/Datapath-Design/Datapath Design.srcs/sources_1/imports/verilog/immgen.v:18]
INFO: [Synth 8-6157] synthesizing module 'alu' [C:/Users/tarek/OneDrive/Documents/Datapath-Design/Datapath Design.srcs/sources_1/imports/verilog/alu.v:18]
INFO: [Synth 8-6155] done synthesizing module 'alu' (0#1) [C:/Users/tarek/OneDrive/Documents/Datapath-Design/Datapath Design.srcs/sources_1/imports/verilog/alu.v:18]
INFO: [Synth 8-6157] synthesizing module 'FPU' [C:/Users/tarek/OneDrive/Documents/Datapath-Design/Datapath Design.srcs/sources_1/new/FPU.v:3]
INFO: [Synth 8-6157] synthesizing module 'sp_add' [C:/Users/tarek/OneDrive/Documents/Datapath-Design/Datapath Design.srcs/sources_1/new/sp_add.v:23]
INFO: [Synth 8-6157] synthesizing module 'sp_class' [C:/Users/tarek/OneDrive/Documents/Datapath-Design/Datapath Design.srcs/sources_1/imports/Assets/sp_class.v:26]
INFO: [Synth 8-6155] done synthesizing module 'sp_class' (0#1) [C:/Users/tarek/OneDrive/Documents/Datapath-Design/Datapath Design.srcs/sources_1/imports/Assets/sp_class.v:26]
INFO: [Synth 8-6155] done synthesizing module 'sp_add' (0#1) [C:/Users/tarek/OneDrive/Documents/Datapath-Design/Datapath Design.srcs/sources_1/new/sp_add.v:23]
INFO: [Synth 8-6157] synthesizing module 'sp_sub' [C:/Users/tarek/OneDrive/Documents/Datapath-Design/Datapath Design.srcs/sources_1/new/sp_sub.v:23]
INFO: [Synth 8-6155] done synthesizing module 'sp_sub' (0#1) [C:/Users/tarek/OneDrive/Documents/Datapath-Design/Datapath Design.srcs/sources_1/new/sp_sub.v:23]
INFO: [Synth 8-6157] synthesizing module 'sp_mul' [C:/Users/tarek/OneDrive/Documents/Datapath-Design/Datapath Design.srcs/sources_1/new/sp_mul.v:23]
INFO: [Synth 8-6155] done synthesizing module 'sp_mul' (0#1) [C:/Users/tarek/OneDrive/Documents/Datapath-Design/Datapath Design.srcs/sources_1/new/sp_mul.v:23]
INFO: [Synth 8-6155] done synthesizing module 'FPU' (0#1) [C:/Users/tarek/OneDrive/Documents/Datapath-Design/Datapath Design.srcs/sources_1/new/FPU.v:3]
INFO: [Synth 8-6155] done synthesizing module 'archer_rv32i_single_cycle' (0#1) [C:/Users/tarek/OneDrive/Documents/Datapath-Design/Datapath Design.srcs/sources_1/imports/verilog/archer_rv32i_single_cycle.v:18]
WARNING: [Synth 8-7129] Port proc_addr[31] in module lmb is either unconnected or has no load
WARNING: [Synth 8-7129] Port proc_addr[30] in module lmb is either unconnected or has no load
WARNING: [Synth 8-7129] Port proc_addr[29] in module lmb is either unconnected or has no load
WARNING: [Synth 8-7129] Port proc_addr[28] in module lmb is either unconnected or has no load
WARNING: [Synth 8-7129] Port proc_addr[27] in module lmb is either unconnected or has no load
WARNING: [Synth 8-7129] Port proc_addr[26] in module lmb is either unconnected or has no load
WARNING: [Synth 8-7129] Port proc_addr[25] in module lmb is either unconnected or has no load
WARNING: [Synth 8-7129] Port proc_addr[24] in module lmb is either unconnected or has no load
WARNING: [Synth 8-7129] Port proc_addr[23] in module lmb is either unconnected or has no load
WARNING: [Synth 8-7129] Port proc_addr[22] in module lmb is either unconnected or has no load
WARNING: [Synth 8-7129] Port proc_addr[21] in module lmb is either unconnected or has no load
WARNING: [Synth 8-7129] Port proc_addr[20] in module lmb is either unconnected or has no load
WARNING: [Synth 8-7129] Port proc_addr[19] in module lmb is either unconnected or has no load
WARNING: [Synth 8-7129] Port proc_addr[18] in module lmb is either unconnected or has no load
WARNING: [Synth 8-7129] Port proc_addr[17] in module lmb is either unconnected or has no load
WARNING: [Synth 8-7129] Port proc_addr[16] in module lmb is either unconnected or has no load
WARNING: [Synth 8-7129] Port proc_addr[15] in module lmb is either unconnected or has no load
WARNING: [Synth 8-7129] Port proc_addr[14] in module lmb is either unconnected or has no load
WARNING: [Synth 8-7129] Port proc_addr[13] in module lmb is either unconnected or has no load
WARNING: [Synth 8-7129] Port proc_addr[12] in module lmb is either unconnected or has no load
WARNING: [Synth 8-7129] Port proc_addr[11] in module lmb is either unconnected or has no load
WARNING: [Synth 8-7129] Port proc_addr[10] in module lmb is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction[24] in module control is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction[23] in module control is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction[22] in module control is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction[21] in module control is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction[20] in module control is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction[19] in module control is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction[18] in module control is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction[17] in module control is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction[16] in module control is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction[15] in module control is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction[11] in module control is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction[10] in module control is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction[9] in module control is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction[8] in module control is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction[7] in module control is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1912.371 ; gain = 52.789
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1912.371 ; gain = 52.789
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1912.371 ; gain = 52.789
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.027 . Memory (MB): peak = 1912.371 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2031.340 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:14 ; elapsed = 00:00:10 . Memory (MB): peak = 2242.184 ; gain = 382.602
39 Infos, 37 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:10 . Memory (MB): peak = 2242.184 ; gain = 382.602
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'archer_rv32i_single_cycle_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/tarek/OneDrive/Documents/Datapath-Design/Datapath Design.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2024.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'archer_rv32i_single_cycle_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/tarek/OneDrive/Documents/Datapath-Design/Datapath Design.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj archer_rv32i_single_cycle_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tarek/OneDrive/Documents/Datapath-Design/Datapath Design.srcs/sources_1/new/sp_add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sp_add
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tarek/OneDrive/Documents/Datapath-Design/Datapath Design.srcs/sources_1/imports/Assets/sp_class.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sp_class
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tarek/OneDrive/Documents/Datapath-Design/Datapath Design.srcs/sources_1/new/sp_mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sp_mul
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tarek/OneDrive/Documents/Datapath-Design/Datapath Design.srcs/sources_1/new/sp_sub.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sp_sub
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tarek/OneDrive/Documents/Datapath-Design/Datapath Design.srcs/sources_1/new/FPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FPU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tarek/OneDrive/Documents/Datapath-Design/Datapath Design.srcs/sources_1/imports/verilog/add4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tarek/OneDrive/Documents/Datapath-Design/Datapath Design.srcs/sources_1/imports/verilog/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tarek/OneDrive/Documents/Datapath-Design/Datapath Design.srcs/sources_1/imports/verilog/rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tarek/OneDrive/Documents/Datapath-Design/Datapath Design.srcs/sources_1/imports/verilog/immgen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module immgen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tarek/OneDrive/Documents/Datapath-Design/Datapath Design.srcs/sources_1/imports/verilog/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tarek/OneDrive/Documents/Datapath-Design/Datapath Design.srcs/sources_1/imports/verilog/lmb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lmb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tarek/OneDrive/Documents/Datapath-Design/Datapath Design.srcs/sources_1/imports/verilog/branch_cmp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_cmp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tarek/OneDrive/Documents/Datapath-Design/Datapath Design.srcs/sources_1/imports/verilog/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tarek/OneDrive/Documents/Datapath-Design/Datapath Design.srcs/sources_1/imports/verilog/archer_rv32i_single_cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module archer_rv32i_single_cycle
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tarek/OneDrive/Documents/Datapath-Design/Datapath Design.srcs/sources_1/imports/verilog/mux2to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2to1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tarek/OneDrive/Documents/Datapath-Design/Datapath Design.srcs/sources_1/imports/verilog/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tarek/OneDrive/Documents/Datapath-Design/Datapath Design.srcs/sources_1/imports/verilog/sram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tarek/OneDrive/Documents/Datapath-Design/Datapath Design.srcs/sources_1/imports/verilog/fregfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fregfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tarek/OneDrive/Documents/Datapath-Design/Datapath Design.srcs/sim_1/imports/Assets/sp_mul_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sp_mul_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tarek/OneDrive/Documents/Datapath-Design/Datapath Design.srcs/sim_1/imports/Assets/sp_class_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sp_class_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tarek/OneDrive/Documents/Datapath-Design/Datapath Design.srcs/sim_1/new/sp_add_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sp_add_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tarek/OneDrive/Documents/Datapath-Design/Datapath Design.srcs/sim_1/new/sp_sub_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sp_sub_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tarek/OneDrive/Documents/Datapath-Design/Datapath Design.srcs/sim_1/new/FPU_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FPU_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tarek/OneDrive/Documents/Datapath-Design/Datapath Design.srcs/sim_1/new/other_archer_rv32_single_cycle_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module archer_rv321_single_cycle_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tarek/OneDrive/Documents/Datapath-Design/Datapath Design.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/tarek/OneDrive/Documents/Datapath-Design/Datapath Design.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot archer_rv32i_single_cycle_tb_behav xil_defaultlib.archer_rv32i_single_cycle_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot archer_rv32i_single_cycle_tb_behav xil_defaultlib.archer_rv32i_single_cycle_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-2991] 'reg_x1' is not declared under prefix 'archer' [C:/Users/Khalil El Kaaki/Desktop/EECE 321/Project/Datapath-Design/Datapath Design.srcs/sim_1/new/other_archer_rv32_single_cycle_tb.v:73]
ERROR: [VRFC 10-2991] 'reg_x2' is not declared under prefix 'archer' [C:/Users/Khalil El Kaaki/Desktop/EECE 321/Project/Datapath-Design/Datapath Design.srcs/sim_1/new/other_archer_rv32_single_cycle_tb.v:74]
ERROR: [VRFC 10-2991] 'reg_x3' is not declared under prefix 'archer' [C:/Users/Khalil El Kaaki/Desktop/EECE 321/Project/Datapath-Design/Datapath Design.srcs/sim_1/new/other_archer_rv32_single_cycle_tb.v:75]
ERROR: [VRFC 10-2991] 'reg_x4' is not declared under prefix 'archer' [C:/Users/Khalil El Kaaki/Desktop/EECE 321/Project/Datapath-Design/Datapath Design.srcs/sim_1/new/other_archer_rv32_single_cycle_tb.v:76]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 10 for port 'addr' [C:/Users/Khalil El Kaaki/Desktop/EECE 321/Project/Datapath-Design/Datapath Design.srcs/sim_1/new/other_archer_rv32_single_cycle_tb.v:49]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/tarek/OneDrive/Documents/Datapath-Design/Datapath Design.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/tarek/OneDrive/Documents/Datapath-Design/Datapath Design.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 2261.316 ; gain = 19.133
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'archer_rv32i_single_cycle_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/tarek/OneDrive/Documents/Datapath-Design/Datapath Design.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2024.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'archer_rv32i_single_cycle_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/tarek/OneDrive/Documents/Datapath-Design/Datapath Design.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj archer_rv32i_single_cycle_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/tarek/OneDrive/Documents/Datapath-Design/Datapath Design.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot archer_rv32i_single_cycle_tb_behav xil_defaultlib.archer_rv32i_single_cycle_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot archer_rv32i_single_cycle_tb_behav xil_defaultlib.archer_rv32i_single_cycle_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-2991] 'reg_x1' is not declared under prefix 'archer' [C:/Users/Khalil El Kaaki/Desktop/EECE 321/Project/Datapath-Design/Datapath Design.srcs/sim_1/new/other_archer_rv32_single_cycle_tb.v:73]
ERROR: [VRFC 10-2991] 'reg_x2' is not declared under prefix 'archer' [C:/Users/Khalil El Kaaki/Desktop/EECE 321/Project/Datapath-Design/Datapath Design.srcs/sim_1/new/other_archer_rv32_single_cycle_tb.v:74]
ERROR: [VRFC 10-2991] 'reg_x3' is not declared under prefix 'archer' [C:/Users/Khalil El Kaaki/Desktop/EECE 321/Project/Datapath-Design/Datapath Design.srcs/sim_1/new/other_archer_rv32_single_cycle_tb.v:75]
ERROR: [VRFC 10-2991] 'reg_x4' is not declared under prefix 'archer' [C:/Users/Khalil El Kaaki/Desktop/EECE 321/Project/Datapath-Design/Datapath Design.srcs/sim_1/new/other_archer_rv32_single_cycle_tb.v:76]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 10 for port 'addr' [C:/Users/Khalil El Kaaki/Desktop/EECE 321/Project/Datapath-Design/Datapath Design.srcs/sim_1/new/other_archer_rv32_single_cycle_tb.v:49]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/tarek/OneDrive/Documents/Datapath-Design/Datapath Design.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/tarek/OneDrive/Documents/Datapath-Design/Datapath Design.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
set_property top archer_rv321_single_cycle_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\tarek\OneDrive\Documents\Datapath-Design\Datapath Design.srcs\sim_1\new\FPU_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\tarek\OneDrive\Documents\Datapath-Design\Datapath Design.srcs\sim_1\new\other_archer_rv32_single_cycle_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\tarek\OneDrive\Documents\Datapath-Design\Datapath Design.srcs\sim_1\new\FPU_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\tarek\OneDrive\Documents\Datapath-Design\Datapath Design.srcs\sim_1\new\FPU_tb.v:]
ERROR: [Common 17-180] Spawn failed: No error
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'archer_rv321_single_cycle_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/tarek/OneDrive/Documents/Datapath-Design/Datapath Design.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2024.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'archer_rv321_single_cycle_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/tarek/OneDrive/Documents/Datapath-Design/Datapath Design.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj archer_rv321_single_cycle_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/tarek/OneDrive/Documents/Datapath-Design/Datapath Design.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot archer_rv321_single_cycle_tb_behav xil_defaultlib.archer_rv321_single_cycle_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot archer_rv321_single_cycle_tb_behav xil_defaultlib.archer_rv321_single_cycle_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pc
Compiling module xil_defaultlib.lmb
Compiling module xil_defaultlib.add4
Compiling module xil_defaultlib.mux2to1
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.fregfile
Compiling module xil_defaultlib.branch_cmp
Compiling module xil_defaultlib.immgen
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.sp_class
Compiling module xil_defaultlib.sp_add
Compiling module xil_defaultlib.sp_sub
Compiling module xil_defaultlib.sp_mul
Compiling module xil_defaultlib.FPU
Compiling module xil_defaultlib.archer_rv32i_single_cycle
Compiling module xil_defaultlib.sram
Compiling module xil_defaultlib.rom
Compiling module xil_defaultlib.archer_rv321_single_cycle_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot archer_rv321_single_cycle_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/tarek/OneDrive/Documents/Datapath-Design/Datapath Design.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "archer_rv321_single_cycle_tb_behav -key {Behavioral:sim_1:Functional:archer_rv321_single_cycle_tb} -tclbatch {archer_rv321_single_cycle_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source archer_rv321_single_cycle_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'archer_rv321_single_cycle_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 2282.344 ; gain = 21.027
set_property top FPU_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\tarek\OneDrive\Documents\Datapath-Design\Datapath Design.srcs\sim_1\new\FPU_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\tarek\OneDrive\Documents\Datapath-Design\Datapath Design.srcs\sim_1\new\other_archer_rv32_single_cycle_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\tarek\OneDrive\Documents\Datapath-Design\Datapath Design.srcs\sim_1\new\FPU_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\tarek\OneDrive\Documents\Datapath-Design\Datapath Design.srcs\sim_1\new\FPU_tb.v:]
ERROR: [Common 17-180] Spawn failed: No error
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'FPU_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
boost::filesystem::remove: The process cannot access the file because it is being used by another process: "C:/Users/tarek/OneDrive/Documents/Datapath-Design/Datapath Design.sim/sim_1/behav/xsim/simulate.log"
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'FPU_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/tarek/OneDrive/Documents/Datapath-Design/Datapath Design.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2024.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'FPU_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/tarek/OneDrive/Documents/Datapath-Design/Datapath Design.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj FPU_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/tarek/OneDrive/Documents/Datapath-Design/Datapath Design.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot FPU_tb_behav xil_defaultlib.FPU_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot FPU_tb_behav xil_defaultlib.FPU_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.sp_class
Compiling module xil_defaultlib.sp_add
Compiling module xil_defaultlib.sp_sub
Compiling module xil_defaultlib.sp_mul
Compiling module xil_defaultlib.FPU
Compiling module xil_defaultlib.FPU_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot FPU_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/tarek/OneDrive/Documents/Datapath-Design/Datapath Design.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "FPU_tb_behav -key {Behavioral:sim_1:Functional:FPU_tb} -tclbatch {FPU_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source FPU_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
ADD: result = 40000000
SUB: result = 3f800000
MUL: result = 40c00000
MUL Zero: result = 00000000
ADD inf + 1: result = 7f800000
SUB inf - inf: result = 7fbfffff
MUL inf * 0: result = 7fc00000
ADD tiny + tiny: result = 00000000
SUB 1 - (-1): result = 40000000
MUL -1 * 1: result = bf800000
ADD NaN + 1: result = 7fc00000
SUB 1 - 1: result = 00000000
$stop called at time : 120 ns : File "C:/Users/tarek/OneDrive/Documents/Datapath-Design/Datapath Design.srcs/sim_1/new/FPU_tb.v" Line 83
INFO: [USF-XSim-96] XSim completed. Design snapshot 'FPU_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 2352.684 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
set_property top archer_rv321_single_cycle_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\tarek\OneDrive\Documents\Datapath-Design\Datapath Design.srcs\sim_1\new\FPU_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\tarek\OneDrive\Documents\Datapath-Design\Datapath Design.srcs\sim_1\new\other_archer_rv32_single_cycle_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\tarek\OneDrive\Documents\Datapath-Design\Datapath Design.srcs\sim_1\new\FPU_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\tarek\OneDrive\Documents\Datapath-Design\Datapath Design.srcs\sim_1\new\FPU_tb.v:]
ERROR: [Common 17-180] Spawn failed: No error
set_property top FPU_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\tarek\OneDrive\Documents\Datapath-Design\Datapath Design.srcs\sim_1\new\FPU_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\tarek\OneDrive\Documents\Datapath-Design\Datapath Design.srcs\sim_1\new\other_archer_rv32_single_cycle_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\tarek\OneDrive\Documents\Datapath-Design\Datapath Design.srcs\sim_1\new\FPU_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\tarek\OneDrive\Documents\Datapath-Design\Datapath Design.srcs\sim_1\new\FPU_tb.v:]
ERROR: [Common 17-180] Spawn failed: No error
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'FPU_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/tarek/OneDrive/Documents/Datapath-Design/Datapath Design.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2024.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'FPU_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/tarek/OneDrive/Documents/Datapath-Design/Datapath Design.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj FPU_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/tarek/OneDrive/Documents/Datapath-Design/Datapath Design.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot FPU_tb_behav xil_defaultlib.FPU_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot FPU_tb_behav xil_defaultlib.FPU_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/tarek/OneDrive/Documents/Datapath-Design/Datapath Design.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "FPU_tb_behav -key {Behavioral:sim_1:Functional:FPU_tb} -tclbatch {FPU_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source FPU_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
ADD: result = 40000000
SUB: result = 3f800000
MUL: result = 40c00000
MUL Zero: result = 00000000
ADD inf + 1: result = 7f800000
SUB inf - inf: result = 7fbfffff
MUL inf * 0: result = 7fc00000
ADD tiny + tiny: result = 00000000
SUB 1 - (-1): result = 40000000
MUL -1 * 1: result = bf800000
ADD NaN + 1: result = 7fc00000
SUB 1 - 1: result = 00000000
$stop called at time : 120 ns : File "C:/Users/tarek/OneDrive/Documents/Datapath-Design/Datapath Design.srcs/sim_1/new/FPU_tb.v" Line 83
INFO: [USF-XSim-96] XSim completed. Design snapshot 'FPU_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
set_property top archer_rv321_single_cycle_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\tarek\OneDrive\Documents\Datapath-Design\Datapath Design.srcs\sim_1\new\FPU_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\tarek\OneDrive\Documents\Datapath-Design\Datapath Design.srcs\sim_1\new\other_archer_rv32_single_cycle_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\tarek\OneDrive\Documents\Datapath-Design\Datapath Design.srcs\sim_1\new\FPU_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\tarek\OneDrive\Documents\Datapath-Design\Datapath Design.srcs\sim_1\new\FPU_tb.v:]
ERROR: [Common 17-180] Spawn failed: No error
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'archer_rv321_single_cycle_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/tarek/OneDrive/Documents/Datapath-Design/Datapath Design.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2024.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'archer_rv321_single_cycle_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/tarek/OneDrive/Documents/Datapath-Design/Datapath Design.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj archer_rv321_single_cycle_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/tarek/OneDrive/Documents/Datapath-Design/Datapath Design.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot archer_rv321_single_cycle_tb_behav xil_defaultlib.archer_rv321_single_cycle_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot archer_rv321_single_cycle_tb_behav xil_defaultlib.archer_rv321_single_cycle_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/tarek/OneDrive/Documents/Datapath-Design/Datapath Design.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "archer_rv321_single_cycle_tb_behav -key {Behavioral:sim_1:Functional:archer_rv321_single_cycle_tb} -tclbatch {archer_rv321_single_cycle_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source archer_rv321_single_cycle_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'archer_rv321_single_cycle_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 2352.684 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
