{"topicSections":[{"identifiers":["doc:\/\/CoreAVR\/documentation\/CoreAVR\/UART0-swift.struct\/asynchronousDoubleSpeedMode","doc:\/\/CoreAVR\/documentation\/CoreAVR\/UART0-swift.struct\/baudRate","doc:\/\/CoreAVR\/documentation\/CoreAVR\/UART0-swift.struct\/baudRateRegister","doc:\/\/CoreAVR\/documentation\/CoreAVR\/UART0-swift.struct\/clockPolarity","doc:\/\/CoreAVR\/documentation\/CoreAVR\/UART0-swift.struct\/dataOverrun","doc:\/\/CoreAVR\/documentation\/CoreAVR\/UART0-swift.struct\/dataRegisterEmpty","doc:\/\/CoreAVR\/documentation\/CoreAVR\/UART0-swift.struct\/dataRegisterEmptyInterruptEnable","doc:\/\/CoreAVR\/documentation\/CoreAVR\/UART0-swift.struct\/frameError","doc:\/\/CoreAVR\/documentation\/CoreAVR\/UART0-swift.struct\/numberOfDataBits","doc:\/\/CoreAVR\/documentation\/CoreAVR\/UART0-swift.struct\/numberOfStopBits","doc:\/\/CoreAVR\/documentation\/CoreAVR\/UART0-swift.struct\/parityError","doc:\/\/CoreAVR\/documentation\/CoreAVR\/UART0-swift.struct\/parityMode","doc:\/\/CoreAVR\/documentation\/CoreAVR\/UART0-swift.struct\/receiverEnable","doc:\/\/CoreAVR\/documentation\/CoreAVR\/UART0-swift.struct\/rxCompleteInterruptEnable","doc:\/\/CoreAVR\/documentation\/CoreAVR\/UART0-swift.struct\/rxDataAvailable","doc:\/\/CoreAVR\/documentation\/CoreAVR\/UART0-swift.struct\/transmitterEnable","doc:\/\/CoreAVR\/documentation\/CoreAVR\/UART0-swift.struct\/txComplete","doc:\/\/CoreAVR\/documentation\/CoreAVR\/UART0-swift.struct\/txCompleteInterruptEnable"],"title":"Type Properties","generated":true},{"title":"Type Methods","identifiers":["doc:\/\/CoreAVR\/documentation\/CoreAVR\/UART0-swift.struct\/available()","doc:\/\/CoreAVR\/documentation\/CoreAVR\/UART0-swift.struct\/read()","doc:\/\/CoreAVR\/documentation\/CoreAVR\/UART0-swift.struct\/write(_:)-3lnv3","doc:\/\/CoreAVR\/documentation\/CoreAVR\/UART0-swift.struct\/write(_:)-6hfd2","doc:\/\/CoreAVR\/documentation\/CoreAVR\/UART0-swift.struct\/write(_:)-7msm0","doc:\/\/CoreAVR\/documentation\/CoreAVR\/UART0-swift.struct\/write(_:withLeadingZeros:)-3ngwv","doc:\/\/CoreAVR\/documentation\/CoreAVR\/UART0-swift.struct\/write(_:withLeadingZeros:)-3sldb","doc:\/\/CoreAVR\/documentation\/CoreAVR\/UART0-swift.struct\/writeByte(_:)"],"generated":true}],"metadata":{"role":"collectionGroup","modules":[{"name":"CoreAVR"}],"roleHeading":"API Collection","title":"UARTPort Implementations"},"sections":[],"identifier":{"url":"doc:\/\/CoreAVR\/documentation\/CoreAVR\/UART0-swift.struct\/UARTPort-Implementations","interfaceLanguage":"swift"},"hierarchy":{"paths":[["doc:\/\/CoreAVR\/documentation\/CoreAVR","doc:\/\/CoreAVR\/documentation\/CoreAVR\/UART0-swift.struct"]]},"kind":"article","variants":[{"paths":["\/documentation\/coreavr\/uart0-swift.struct\/uartport-implementations"],"traits":[{"interfaceLanguage":"swift"}]}],"schemaVersion":{"minor":3,"major":0,"patch":0},"references":{"doc://CoreAVR/documentation/CoreAVR/UART0-swift.struct/rxDataAvailable":{"title":"rxDataAvailable","abstract":[{"type":"text","text":"URXCn is Bit 7 on UCSRnA. See Section 20.11.2."}],"fragments":[{"kind":"keyword","text":"static"},{"kind":"text","text":" "},{"text":"var","kind":"keyword"},{"text":" ","kind":"text"},{"kind":"identifier","text":"rxDataAvailable"},{"kind":"text","text":": "},{"kind":"typeIdentifier","preciseIdentifier":"s:Sb","text":"Bool"}],"kind":"symbol","role":"symbol","url":"\/documentation\/coreavr\/uart0-swift.struct\/rxdataavailable","identifier":"doc:\/\/CoreAVR\/documentation\/CoreAVR\/UART0-swift.struct\/rxDataAvailable","type":"topic"},"doc://CoreAVR/documentation/CoreAVR/UART0-swift.struct/parityError":{"title":"parityError","abstract":[{"type":"text","text":"UPEn is Bit 2 on UCSRnA. See Section 20.11.2."}],"fragments":[{"kind":"keyword","text":"static"},{"kind":"text","text":" "},{"text":"var","kind":"keyword"},{"text":" ","kind":"text"},{"kind":"identifier","text":"parityError"},{"kind":"text","text":": "},{"preciseIdentifier":"s:Sb","text":"Bool","kind":"typeIdentifier"}],"kind":"symbol","role":"symbol","url":"\/documentation\/coreavr\/uart0-swift.struct\/parityerror","identifier":"doc:\/\/CoreAVR\/documentation\/CoreAVR\/UART0-swift.struct\/parityError","type":"topic"},"doc://CoreAVR/documentation/CoreAVR/UART0-swift.struct/write(_:)-3lnv3":{"conformance":{"constraints":[{"type":"codeVoice","code":"PortDataType"},{"type":"text","text":" is "},{"type":"codeVoice","code":"UInt8"},{"type":"text","text":"."}],"conformancePrefix":[{"type":"text","text":"Conforms when"}],"availabilityPrefix":[{"type":"text","text":"Available when"}]},"abstract":[],"kind":"symbol","url":"\/documentation\/coreavr\/uart0-swift.struct\/write(_:)-3lnv3","type":"topic","title":"write(_:)","role":"symbol","identifier":"doc:\/\/CoreAVR\/documentation\/CoreAVR\/UART0-swift.struct\/write(_:)-3lnv3","fragments":[{"text":"static","kind":"keyword"},{"kind":"text","text":" "},{"text":"func","kind":"keyword"},{"text":" ","kind":"text"},{"text":"write","kind":"identifier"},{"kind":"text","text":"("},{"text":"StaticString","preciseIdentifier":"s:s12StaticStringV","kind":"typeIdentifier"},{"kind":"text","text":")"}]},"doc://CoreAVR/documentation/CoreAVR/UART0-swift.struct/available()":{"type":"topic","url":"\/documentation\/coreavr\/uart0-swift.struct\/available()","role":"symbol","fragments":[{"kind":"keyword","text":"static"},{"kind":"text","text":" "},{"text":"func","kind":"keyword"},{"kind":"text","text":" "},{"text":"available","kind":"identifier"},{"kind":"text","text":"() -> "},{"text":"Bool","kind":"typeIdentifier","preciseIdentifier":"s:Sb"}],"kind":"symbol","identifier":"doc:\/\/CoreAVR\/documentation\/CoreAVR\/UART0-swift.struct\/available()","abstract":[],"title":"available()"},"doc://CoreAVR/documentation/CoreAVR/UART0-swift.struct/clockPolarity":{"type":"topic","url":"\/documentation\/coreavr\/uart0-swift.struct\/clockpolarity","identifier":"doc:\/\/CoreAVR\/documentation\/CoreAVR\/UART0-swift.struct\/clockPolarity","kind":"symbol","title":"clockPolarity","abstract":[{"type":"text","text":"See ATMega328p Datasheet Section 20.11.4."},{"type":"text","text":" "},{"type":"text","text":"UCPOLn is bit 0 on UCSRnC."}],"role":"symbol","fragments":[{"text":"static","kind":"keyword"},{"text":" ","kind":"text"},{"text":"var","kind":"keyword"},{"kind":"text","text":" "},{"kind":"identifier","text":"clockPolarity"},{"text":": ","kind":"text"},{"preciseIdentifier":"s:7CoreAVR4UARTO","text":"UART","kind":"typeIdentifier"},{"text":".","kind":"text"},{"kind":"typeIdentifier","preciseIdentifier":"s:7CoreAVR4UARTO13ClockPolarityO","text":"ClockPolarity"}]},"doc://CoreAVR/documentation/CoreAVR":{"abstract":[],"type":"topic","role":"collection","title":"CoreAVR","identifier":"doc:\/\/CoreAVR\/documentation\/CoreAVR","kind":"symbol","url":"\/documentation\/coreavr"},"doc://CoreAVR/documentation/CoreAVR/UART0-swift.struct/dataRegisterEmptyInterruptEnable":{"abstract":[{"type":"text","text":"Data Register Empty Interrupt Enable - Set UCSRB"}],"kind":"symbol","identifier":"doc:\/\/CoreAVR\/documentation\/CoreAVR\/UART0-swift.struct\/dataRegisterEmptyInterruptEnable","title":"dataRegisterEmptyInterruptEnable","role":"symbol","url":"\/documentation\/coreavr\/uart0-swift.struct\/dataregisteremptyinterruptenable","type":"topic","fragments":[{"text":"static","kind":"keyword"},{"text":" ","kind":"text"},{"text":"var","kind":"keyword"},{"kind":"text","text":" "},{"text":"dataRegisterEmptyInterruptEnable","kind":"identifier"},{"text":": ","kind":"text"},{"text":"UART","preciseIdentifier":"s:7CoreAVR4UARTO","kind":"typeIdentifier"},{"text":".","kind":"text"},{"preciseIdentifier":"s:7CoreAVR4UARTO26DRECompleteInterruptEnableO","text":"DRECompleteInterruptEnable","kind":"typeIdentifier"}]},"doc://CoreAVR/documentation/CoreAVR/UART0-swift.struct":{"kind":"symbol","role":"symbol","url":"\/documentation\/coreavr\/uart0-swift.struct","type":"topic","title":"UART0","abstract":[{"type":"text","text":"UART implementation for ATmega48A\/PA\/88A\/PA\/168A\/PA\/328\/P"}],"navigatorTitle":[{"kind":"identifier","text":"UART0"}],"fragments":[{"kind":"keyword","text":"struct"},{"kind":"text","text":" "},{"text":"UART0","kind":"identifier"}],"identifier":"doc:\/\/CoreAVR\/documentation\/CoreAVR\/UART0-swift.struct"},"doc://CoreAVR/documentation/CoreAVR/UART0-swift.struct/dataRegisterEmpty":{"url":"\/documentation\/coreavr\/uart0-swift.struct\/dataregisterempty","abstract":[{"type":"text","text":"UDREn is Bit 5 on UCSRnA. See Section 20.11.2."}],"role":"symbol","kind":"symbol","type":"topic","title":"dataRegisterEmpty","fragments":[{"text":"static","kind":"keyword"},{"text":" ","kind":"text"},{"text":"var","kind":"keyword"},{"kind":"text","text":" "},{"text":"dataRegisterEmpty","kind":"identifier"},{"text":": ","kind":"text"},{"text":"Bool","kind":"typeIdentifier","preciseIdentifier":"s:Sb"}],"identifier":"doc:\/\/CoreAVR\/documentation\/CoreAVR\/UART0-swift.struct\/dataRegisterEmpty"},"doc://CoreAVR/documentation/CoreAVR/UART0-swift.struct/numberOfDataBits":{"type":"topic","title":"numberOfDataBits","url":"\/documentation\/coreavr\/uart0-swift.struct\/numberofdatabits","identifier":"doc:\/\/CoreAVR\/documentation\/CoreAVR\/UART0-swift.struct\/numberOfDataBits","kind":"symbol","role":"symbol","fragments":[{"text":"static","kind":"keyword"},{"kind":"text","text":" "},{"text":"var","kind":"keyword"},{"text":" ","kind":"text"},{"text":"numberOfDataBits","kind":"identifier"},{"kind":"text","text":": "},{"text":"UART","preciseIdentifier":"s:7CoreAVR4UARTO","kind":"typeIdentifier"},{"kind":"text","text":"."},{"kind":"typeIdentifier","text":"NumberOfDataBits","preciseIdentifier":"s:7CoreAVR4UARTO16NumberOfDataBitsO"}],"abstract":[{"text":"See ATMega328p Datasheet Section 20.11.3 and Section 20.11.4.","type":"text"},{"type":"text","text":" "},{"type":"text","text":"UCSZn0 and UCSZn1 are bits 1 and 2 on UCSRnC while UCSZn2 is bit 2 on UCSRnB"}]},"doc://CoreAVR/documentation/CoreAVR/UART0-swift.struct/txComplete":{"role":"symbol","identifier":"doc:\/\/CoreAVR\/documentation\/CoreAVR\/UART0-swift.struct\/txComplete","fragments":[{"kind":"keyword","text":"static"},{"kind":"text","text":" "},{"text":"var","kind":"keyword"},{"text":" ","kind":"text"},{"kind":"identifier","text":"txComplete"},{"text":": ","kind":"text"},{"kind":"typeIdentifier","text":"Bool","preciseIdentifier":"s:Sb"}],"abstract":[{"type":"text","text":"UTXCn is Bit 6 on UCSRnA. See Section 20.11.2."}],"kind":"symbol","title":"txComplete","type":"topic","url":"\/documentation\/coreavr\/uart0-swift.struct\/txcomplete"},"doc://CoreAVR/documentation/CoreAVR/UART0-swift.struct/writeByte(_:)":{"role":"symbol","identifier":"doc:\/\/CoreAVR\/documentation\/CoreAVR\/UART0-swift.struct\/writeByte(_:)","fragments":[{"kind":"keyword","text":"static"},{"kind":"text","text":" "},{"text":"func","kind":"keyword"},{"kind":"text","text":" "},{"kind":"identifier","text":"writeByte"},{"text":"(","kind":"text"},{"text":"Self","kind":"typeIdentifier"},{"kind":"text","text":"."},{"text":"PortDataType","preciseIdentifier":"s:7CoreAVR8UARTPortP12PortDataTypeQa","kind":"typeIdentifier"},{"kind":"text","text":")"}],"kind":"symbol","abstract":[],"title":"writeByte(_:)","type":"topic","url":"\/documentation\/coreavr\/uart0-swift.struct\/writebyte(_:)"},"doc://CoreAVR/documentation/CoreAVR/UART0-swift.struct/transmitterEnable":{"type":"topic","title":"transmitterEnable","fragments":[{"kind":"keyword","text":"static"},{"text":" ","kind":"text"},{"text":"var","kind":"keyword"},{"text":" ","kind":"text"},{"text":"transmitterEnable","kind":"identifier"},{"text":": ","kind":"text"},{"text":"UART","kind":"typeIdentifier","preciseIdentifier":"s:7CoreAVR4UARTO"},{"text":".","kind":"text"},{"text":"TransmitterEnable","kind":"typeIdentifier","preciseIdentifier":"s:7CoreAVR4UARTO17TransmitterEnableO"}],"url":"\/documentation\/coreavr\/uart0-swift.struct\/transmitterenable","abstract":[{"type":"text","text":"Transmitter Enable"}],"role":"symbol","kind":"symbol","identifier":"doc:\/\/CoreAVR\/documentation\/CoreAVR\/UART0-swift.struct\/transmitterEnable"},"doc://CoreAVR/documentation/CoreAVR/UART0-swift.struct/write(_:)-6hfd2":{"role":"symbol","url":"\/documentation\/coreavr\/uart0-swift.struct\/write(_:)-6hfd2","conformance":{"conformancePrefix":[{"type":"text","text":"Conforms when"}],"availabilityPrefix":[{"type":"text","text":"Available when"}],"constraints":[{"type":"codeVoice","code":"PortDataType"},{"text":" is ","type":"text"},{"type":"codeVoice","code":"UInt8"},{"text":".","type":"text"}]},"fragments":[{"kind":"keyword","text":"static"},{"text":" ","kind":"text"},{"kind":"keyword","text":"func"},{"kind":"text","text":" "},{"text":"write","kind":"identifier"},{"text":"(","kind":"text"},{"text":"Int8","preciseIdentifier":"s:s4Int8V","kind":"typeIdentifier"},{"text":")","kind":"text"}],"abstract":[],"title":"write(_:)","kind":"symbol","type":"topic","identifier":"doc:\/\/CoreAVR\/documentation\/CoreAVR\/UART0-swift.struct\/write(_:)-6hfd2"},"doc://CoreAVR/documentation/CoreAVR/UART0-swift.struct/numberOfStopBits":{"identifier":"doc:\/\/CoreAVR\/documentation\/CoreAVR\/UART0-swift.struct\/numberOfStopBits","role":"symbol","fragments":[{"kind":"keyword","text":"static"},{"text":" ","kind":"text"},{"text":"var","kind":"keyword"},{"kind":"text","text":" "},{"text":"numberOfStopBits","kind":"identifier"},{"text":": ","kind":"text"},{"kind":"typeIdentifier","preciseIdentifier":"s:7CoreAVR4UARTO","text":"UART"},{"text":".","kind":"text"},{"preciseIdentifier":"s:7CoreAVR4UARTO16NumberOfStopBitsO","kind":"typeIdentifier","text":"NumberOfStopBits"}],"type":"topic","url":"\/documentation\/coreavr\/uart0-swift.struct\/numberofstopbits","title":"numberOfStopBits","abstract":[{"text":"See ATMega328p Datasheet Section 20.11.4.","type":"text"},{"type":"text","text":" "},{"text":"USBSn is bit 3 on UCSRnC.","type":"text"}],"kind":"symbol"},"doc://CoreAVR/documentation/CoreAVR/UART0-swift.struct/rxCompleteInterruptEnable":{"role":"symbol","url":"\/documentation\/coreavr\/uart0-swift.struct\/rxcompleteinterruptenable","fragments":[{"kind":"keyword","text":"static"},{"kind":"text","text":" "},{"kind":"keyword","text":"var"},{"text":" ","kind":"text"},{"text":"rxCompleteInterruptEnable","kind":"identifier"},{"text":": ","kind":"text"},{"kind":"typeIdentifier","text":"UART","preciseIdentifier":"s:7CoreAVR4UARTO"},{"text":".","kind":"text"},{"preciseIdentifier":"s:7CoreAVR4UARTO25RXCompleteInterruptEnableO","text":"RXCompleteInterruptEnable","kind":"typeIdentifier"}],"title":"rxCompleteInterruptEnable","abstract":[{"text":"Set UCSRB","type":"text"}],"kind":"symbol","identifier":"doc:\/\/CoreAVR\/documentation\/CoreAVR\/UART0-swift.struct\/rxCompleteInterruptEnable","type":"topic"},"doc://CoreAVR/documentation/CoreAVR/UART0-swift.struct/parityMode":{"url":"\/documentation\/coreavr\/uart0-swift.struct\/paritymode","title":"parityMode","kind":"symbol","role":"symbol","abstract":[{"text":"Parity Mode","type":"text"},{"type":"text","text":" "},{"text":"See ATMega328p Datasheet Section 20.11.4.","type":"text"},{"type":"text","text":" "},{"text":"UPMn0 and UPMn1 are bits 4 & 5 on UCSRnC.","type":"text"}],"fragments":[{"text":"static","kind":"keyword"},{"kind":"text","text":" "},{"kind":"keyword","text":"var"},{"kind":"text","text":" "},{"text":"parityMode","kind":"identifier"},{"text":": ","kind":"text"},{"kind":"typeIdentifier","text":"UART","preciseIdentifier":"s:7CoreAVR4UARTO"},{"kind":"text","text":"."},{"preciseIdentifier":"s:7CoreAVR4UARTO10ParityModeO","kind":"typeIdentifier","text":"ParityMode"}],"type":"topic","identifier":"doc:\/\/CoreAVR\/documentation\/CoreAVR\/UART0-swift.struct\/parityMode"},"doc://CoreAVR/documentation/CoreAVR/UART0-swift.struct/read()":{"identifier":"doc:\/\/CoreAVR\/documentation\/CoreAVR\/UART0-swift.struct\/read()","url":"\/documentation\/coreavr\/uart0-swift.struct\/read()","type":"topic","abstract":[],"role":"symbol","title":"read()","fragments":[{"kind":"keyword","text":"static"},{"text":" ","kind":"text"},{"kind":"keyword","text":"func"},{"kind":"text","text":" "},{"text":"read","kind":"identifier"},{"kind":"text","text":"() -> "},{"kind":"typeIdentifier","text":"Self"},{"text":".","kind":"text"},{"preciseIdentifier":"s:7CoreAVR8UARTPortP12PortDataTypeQa","kind":"typeIdentifier","text":"PortDataType"}],"kind":"symbol"},"doc://CoreAVR/documentation/CoreAVR/UART0-swift.struct/write(_:)-7msm0":{"role":"symbol","abstract":[],"kind":"symbol","fragments":[{"text":"static","kind":"keyword"},{"kind":"text","text":" "},{"kind":"keyword","text":"func"},{"text":" ","kind":"text"},{"kind":"identifier","text":"write"},{"text":"(","kind":"text"},{"preciseIdentifier":"s:s5Int16V","text":"Int16","kind":"typeIdentifier"},{"text":")","kind":"text"}],"title":"write(_:)","type":"topic","conformance":{"availabilityPrefix":[{"type":"text","text":"Available when"}],"conformancePrefix":[{"text":"Conforms when","type":"text"}],"constraints":[{"code":"PortDataType","type":"codeVoice"},{"text":" is ","type":"text"},{"code":"UInt8","type":"codeVoice"},{"text":".","type":"text"}]},"url":"\/documentation\/coreavr\/uart0-swift.struct\/write(_:)-7msm0","identifier":"doc:\/\/CoreAVR\/documentation\/CoreAVR\/UART0-swift.struct\/write(_:)-7msm0"},"doc://CoreAVR/documentation/CoreAVR/UART0-swift.struct/write(_:withLeadingZeros:)-3ngwv":{"role":"symbol","identifier":"doc:\/\/CoreAVR\/documentation\/CoreAVR\/UART0-swift.struct\/write(_:withLeadingZeros:)-3ngwv","conformance":{"constraints":[{"type":"codeVoice","code":"PortDataType"},{"type":"text","text":" is "},{"type":"codeVoice","code":"UInt8"},{"type":"text","text":"."}],"availabilityPrefix":[{"text":"Available when","type":"text"}],"conformancePrefix":[{"type":"text","text":"Conforms when"}]},"title":"write(_:withLeadingZeros:)","url":"\/documentation\/coreavr\/uart0-swift.struct\/write(_:withleadingzeros:)-3ngwv","abstract":[],"fragments":[{"kind":"keyword","text":"static"},{"kind":"text","text":" "},{"text":"func","kind":"keyword"},{"kind":"text","text":" "},{"kind":"identifier","text":"write"},{"text":"(","kind":"text"},{"preciseIdentifier":"s:s5UInt8V","text":"UInt8","kind":"typeIdentifier"},{"text":", ","kind":"text"},{"kind":"externalParam","text":"withLeadingZeros"},{"text":": ","kind":"text"},{"kind":"typeIdentifier","preciseIdentifier":"s:Sb","text":"Bool"},{"text":")","kind":"text"}],"kind":"symbol","type":"topic"},"doc://CoreAVR/documentation/CoreAVR/UART0-swift.struct/write(_:withLeadingZeros:)-3sldb":{"role":"symbol","abstract":[],"kind":"symbol","fragments":[{"kind":"keyword","text":"static"},{"text":" ","kind":"text"},{"kind":"keyword","text":"func"},{"kind":"text","text":" "},{"kind":"identifier","text":"write"},{"kind":"text","text":"("},{"preciseIdentifier":"s:s6UInt16V","text":"UInt16","kind":"typeIdentifier"},{"text":", ","kind":"text"},{"kind":"externalParam","text":"withLeadingZeros"},{"kind":"text","text":": "},{"preciseIdentifier":"s:Sb","text":"Bool","kind":"typeIdentifier"},{"text":")","kind":"text"}],"title":"write(_:withLeadingZeros:)","type":"topic","conformance":{"conformancePrefix":[{"type":"text","text":"Conforms when"}],"constraints":[{"code":"PortDataType","type":"codeVoice"},{"type":"text","text":" is "},{"code":"UInt8","type":"codeVoice"},{"type":"text","text":"."}],"availabilityPrefix":[{"type":"text","text":"Available when"}]},"url":"\/documentation\/coreavr\/uart0-swift.struct\/write(_:withleadingzeros:)-3sldb","identifier":"doc:\/\/CoreAVR\/documentation\/CoreAVR\/UART0-swift.struct\/write(_:withLeadingZeros:)-3sldb"},"doc://CoreAVR/documentation/CoreAVR/UART0-swift.struct/receiverEnable":{"role":"symbol","abstract":[{"text":"Receiver Enable","type":"text"}],"kind":"symbol","fragments":[{"text":"static","kind":"keyword"},{"kind":"text","text":" "},{"kind":"keyword","text":"var"},{"kind":"text","text":" "},{"text":"receiverEnable","kind":"identifier"},{"text":": ","kind":"text"},{"preciseIdentifier":"s:7CoreAVR4UARTO","text":"UART","kind":"typeIdentifier"},{"text":".","kind":"text"},{"kind":"typeIdentifier","preciseIdentifier":"s:7CoreAVR4UARTO14ReceiverEnableO","text":"ReceiverEnable"}],"title":"receiverEnable","type":"topic","url":"\/documentation\/coreavr\/uart0-swift.struct\/receiverenable","identifier":"doc:\/\/CoreAVR\/documentation\/CoreAVR\/UART0-swift.struct\/receiverEnable"},"doc://CoreAVR/documentation/CoreAVR/UART0-swift.struct/txCompleteInterruptEnable":{"kind":"symbol","role":"symbol","url":"\/documentation\/coreavr\/uart0-swift.struct\/txcompleteinterruptenable","type":"topic","title":"txCompleteInterruptEnable","abstract":[{"text":"TX Complete Interrupt Enable - Set UCSRB","type":"text"}],"fragments":[{"kind":"keyword","text":"static"},{"kind":"text","text":" "},{"kind":"keyword","text":"var"},{"kind":"text","text":" "},{"kind":"identifier","text":"txCompleteInterruptEnable"},{"kind":"text","text":": "},{"kind":"typeIdentifier","preciseIdentifier":"s:7CoreAVR4UARTO","text":"UART"},{"kind":"text","text":"."},{"preciseIdentifier":"s:7CoreAVR4UARTO25TXCompleteInterruptEnableO","text":"TXCompleteInterruptEnable","kind":"typeIdentifier"}],"identifier":"doc:\/\/CoreAVR\/documentation\/CoreAVR\/UART0-swift.struct\/txCompleteInterruptEnable"},"doc://CoreAVR/documentation/CoreAVR/UART0-swift.struct/dataOverrun":{"role":"symbol","abstract":[{"text":"UDROn is Bit 3 on UCSRnA. See Section 20.11.2.","type":"text"}],"kind":"symbol","fragments":[{"text":"static","kind":"keyword"},{"text":" ","kind":"text"},{"text":"var","kind":"keyword"},{"text":" ","kind":"text"},{"kind":"identifier","text":"dataOverrun"},{"kind":"text","text":": "},{"kind":"typeIdentifier","preciseIdentifier":"s:Sb","text":"Bool"}],"title":"dataOverrun","type":"topic","url":"\/documentation\/coreavr\/uart0-swift.struct\/dataoverrun","identifier":"doc:\/\/CoreAVR\/documentation\/CoreAVR\/UART0-swift.struct\/dataOverrun"},"doc://CoreAVR/documentation/CoreAVR/UART0-swift.struct/baudRate":{"role":"symbol","abstract":[{"type":"text","text":"Note: Needs to be updated to account for U2Xn or the Opperating Mode of the UART. See ATMega328p Datasheet Table 20-1."},{"text":" ","type":"text"},{"type":"text","text":"This is a convienience wraper on the “baudRateRegister” or “UBRRn” to allow setting a “normal” baud rate"},{"type":"text","text":" "},{"type":"text","text":"and then do the calculation to convert this to the setting needed for UBRRn."}],"kind":"symbol","fragments":[{"text":"static","kind":"keyword"},{"text":" ","kind":"text"},{"kind":"keyword","text":"var"},{"text":" ","kind":"text"},{"text":"baudRate","kind":"identifier"},{"kind":"text","text":": "},{"preciseIdentifier":"s:s6UInt32V","text":"UInt32","kind":"typeIdentifier"}],"title":"baudRate","type":"topic","url":"\/documentation\/coreavr\/uart0-swift.struct\/baudrate","identifier":"doc:\/\/CoreAVR\/documentation\/CoreAVR\/UART0-swift.struct\/baudRate"},"doc://CoreAVR/documentation/CoreAVR/UART0-swift.struct/asynchronousDoubleSpeedMode":{"role":"symbol","url":"\/documentation\/coreavr\/uart0-swift.struct\/asynchronousdoublespeedmode","fragments":[{"text":"static","kind":"keyword"},{"kind":"text","text":" "},{"text":"var","kind":"keyword"},{"kind":"text","text":" "},{"text":"asynchronousDoubleSpeedMode","kind":"identifier"},{"text":": ","kind":"text"},{"preciseIdentifier":"s:7CoreAVR4UARTO","kind":"typeIdentifier","text":"UART"},{"kind":"text","text":"."},{"kind":"typeIdentifier","text":"AsynchronousDoubleSpeedMode","preciseIdentifier":"s:7CoreAVR4UARTO27AsynchronousDoubleSpeedModeO"}],"title":"asynchronousDoubleSpeedMode","abstract":[{"type":"text","text":"See ATMega328p Datasheet Section 20."},{"text":" ","type":"text"},{"text":"U2Xn is bit 1 on UCSRnA.","type":"text"}],"kind":"symbol","identifier":"doc:\/\/CoreAVR\/documentation\/CoreAVR\/UART0-swift.struct\/asynchronousDoubleSpeedMode","type":"topic"},"doc://CoreAVR/documentation/CoreAVR/UART0-swift.struct/frameError":{"role":"symbol","url":"\/documentation\/coreavr\/uart0-swift.struct\/frameerror","fragments":[{"kind":"keyword","text":"static"},{"kind":"text","text":" "},{"text":"var","kind":"keyword"},{"kind":"text","text":" "},{"text":"frameError","kind":"identifier"},{"text":": ","kind":"text"},{"kind":"typeIdentifier","preciseIdentifier":"s:Sb","text":"Bool"}],"title":"frameError","abstract":[{"text":"UFEn is Bit 4 on UCSRnA. See Section 20.11.2.","type":"text"}],"kind":"symbol","identifier":"doc:\/\/CoreAVR\/documentation\/CoreAVR\/UART0-swift.struct\/frameError","type":"topic"},"doc://CoreAVR/documentation/CoreAVR/UART0-swift.struct/baudRateRegister":{"role":"symbol","url":"\/documentation\/coreavr\/uart0-swift.struct\/baudrateregister","fragments":[{"text":"static","kind":"keyword"},{"kind":"text","text":" "},{"kind":"keyword","text":"var"},{"text":" ","kind":"text"},{"text":"baudRateRegister","kind":"identifier"},{"text":": ","kind":"text"},{"preciseIdentifier":"s:s6UInt16V","text":"UInt16","kind":"typeIdentifier"}],"title":"baudRateRegister","abstract":[{"text":"Baud Rate Register","type":"text"}],"kind":"symbol","identifier":"doc:\/\/CoreAVR\/documentation\/CoreAVR\/UART0-swift.struct\/baudRateRegister","type":"topic"}}}