+ define_corners nom_slow_1p08V_125C
Reading timing models for corner nom_slow_1p08V_125C…
Reading cell library for the 'nom_slow_1p08V_125C' corner at '/opt/pdks/ciel/ihp-sg13g2/versions/cb7daaa8901016cf7c5d272dfa322c41f024931f/ihp-sg13g2/libs.ref/sg13g2_stdcell/lib/sg13g2_stdcell_slow_1p08V_125C.lib'…
Reading top-level netlist at '/home/designer/shared/Bioimpedance-ASIC-for-skin-cancer-detection/current_generator/digital/DigitalSine/runs/RUN_2025-12-14_12-03-08/06-yosys-synthesis/DigitalSine.nl.v'…
Linking design 'DigitalSine' from netlist…
Reading design constraints file at '/home/designer/shared/Bioimpedance-ASIC-for-skin-cancer-detection/current_generator/digital/DigitalSine/cons.sdc'…
Warning: cons.sdc line 35, set_input_delay relative to a clock defined on the same port/pin not allowed.
Warning: cons.sdc line 36, set_input_delay relative to a clock defined on the same port/pin not allowed.
Warning: cons.sdc line 39, set_input_delay relative to a clock defined on the same port/pin not allowed.
Warning: cons.sdc line 40, set_input_delay relative to a clock defined on the same port/pin not allowed.
[INFO] No information on clock propagation in input SDC file-- unpropagating all clocks.
%OL_CREATE_REPORT min.rpt

===========================================================================
report_checks -path_delay min (Hold)
============================================================================
======================= nom_slow_1p08V_125C Corner ===================================

Startpoint: _300_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sign (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.100000    0.000000    0.000000 ^ _300_/CLK (sg13g2_dfrbpq_1)
     3    0.057792    0.299338    0.503628    0.503628 v _300_/Q (sg13g2_dfrbpq_1)
                                                         sign (net)
                      0.299338    0.000000    0.503628 v sign (out)
                                              0.503628   data arrival time

                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.503628   data arrival time
---------------------------------------------------------------------------------------------
                                              0.353628   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.100000    0.000000    0.000000 ^ _293_/CLK (sg13g2_dfrbpq_1)
    14    0.044470    0.233407    0.454527    0.454527 v _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.233407    0.000000    0.454527 v _192_/A (sg13g2_xnor2_1)
     1    0.001355    0.041765    0.154324    0.608851 v _192_/Y (sg13g2_xnor2_1)
                                                         DPATH.SUM.fa_1.S (net)
                      0.041765    0.000000    0.608851 v _294_/D (sg13g2_dfrbpq_1)
                                              0.608851   data arrival time

                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                              0.150000 ^ _294_/CLK (sg13g2_dfrbpq_1)
                                 -0.034773    0.115227   library hold time
                                              0.115227   data required time
---------------------------------------------------------------------------------------------
                                              0.115227   data required time
                                             -0.608851   data arrival time
---------------------------------------------------------------------------------------------
                                              0.493624   slack (MET)


Startpoint: _300_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _300_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.100000    0.000000    0.000000 ^ _300_/CLK (sg13g2_dfrbpq_1)
     3    0.057792    0.299338    0.503628    0.503628 v _300_/Q (sg13g2_dfrbpq_1)
                                                         sign (net)
                      0.299338    0.000000    0.503628 v _214_/A (sg13g2_xnor2_1)
     1    0.001355    0.044363    0.172285    0.675913 v _214_/Y (sg13g2_xnor2_1)
                                                         CTRL.P1 (net)
                      0.044363    0.000000    0.675913 v _300_/D (sg13g2_dfrbpq_1)
                                              0.675913   data arrival time

                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                              0.150000 ^ _300_/CLK (sg13g2_dfrbpq_1)
                                 -0.035820    0.114180   library hold time
                                              0.114180   data required time
---------------------------------------------------------------------------------------------
                                              0.114180   data required time
                                             -0.675913   data arrival time
---------------------------------------------------------------------------------------------
                                              0.561733   slack (MET)


Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.100000    0.000000    0.000000 ^ _301_/CLK (sg13g2_dfrbpq_1)
    13    0.047381    0.247816    0.465258    0.465258 v _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.247816    0.000000    0.465258 v _218_/A1 (sg13g2_o21ai_1)
     1    0.002759    0.068565    0.196050    0.661308 ^ _218_/Y (sg13g2_o21ai_1)
                                                         _044_ (net)
                      0.068565    0.000000    0.661308 ^ _219_/A (sg13g2_inv_1)
     1    0.001355    0.027198    0.046572    0.707880 v _219_/Y (sg13g2_inv_1)
                                                         CTRL.P0 (net)
                      0.027198    0.000000    0.707880 v _301_/D (sg13g2_dfrbpq_1)
                                              0.707880   data arrival time

                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                              0.150000 ^ _301_/CLK (sg13g2_dfrbpq_1)
                                 -0.028902    0.121098   library hold time
                                              0.121098   data required time
---------------------------------------------------------------------------------------------
                                              0.121098   data required time
                                             -0.707880   data arrival time
---------------------------------------------------------------------------------------------
                                              0.586782   slack (MET)


Startpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.100000    0.000000    0.000000 ^ _296_/CLK (sg13g2_dfrbpq_1)
    12    0.035053    0.186944    0.419719    0.419719 v _296_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_3.A (net)
                      0.186944    0.000000    0.419719 v _199_/A (sg13g2_xnor2_1)
     2    0.007735    0.099719    0.191412    0.611131 v _199_/Y (sg13g2_xnor2_1)
                                                         _031_ (net)
                      0.099719    0.000000    0.611131 v _200_/B (sg13g2_xor2_1)
     1    0.001355    0.036461    0.097518    0.708649 v _200_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_3.S (net)
                      0.036461    0.000000    0.708649 v _296_/D (sg13g2_dfrbpq_1)
                                              0.708649   data arrival time

                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                              0.150000 ^ _296_/CLK (sg13g2_dfrbpq_1)
                                 -0.032636    0.117364   library hold time
                                              0.117364   data required time
---------------------------------------------------------------------------------------------
                                              0.117364   data required time
                                             -0.708649   data arrival time
---------------------------------------------------------------------------------------------
                                              0.591284   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.100000    0.000000    0.000000 ^ _293_/CLK (sg13g2_dfrbpq_1)
    14    0.046422    0.301825    0.489606    0.489606 ^ _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.301825    0.000000    0.489606 ^ _128_/A (sg13g2_inv_1)
     5    0.013086    0.128730    0.183775    0.673380 v _128_/Y (sg13g2_inv_1)
                                                         DPATH.SUM.ha_0.S (net)
                      0.128730    0.000000    0.673380 v _293_/D (sg13g2_dfrbpq_1)
                                              0.673380   data arrival time

                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                              0.150000 ^ _293_/CLK (sg13g2_dfrbpq_1)
                                 -0.069823    0.080177   library hold time
                                              0.080177   data required time
---------------------------------------------------------------------------------------------
                                              0.080177   data required time
                                             -0.673380   data arrival time
---------------------------------------------------------------------------------------------
                                              0.593204   slack (MET)


Startpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.100000    0.000000    0.000000 ^ _296_/CLK (sg13g2_dfrbpq_1)
    12    0.035053    0.186944    0.419719    0.419719 v _296_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_3.A (net)
                      0.186944    0.000000    0.419719 v _198_/A (sg13g2_nand2_1)
     1    0.003115    0.068699    0.093757    0.513476 ^ _198_/Y (sg13g2_nand2_1)
                                                         _030_ (net)
                      0.068699    0.000000    0.513476 ^ _203_/B1 (sg13g2_o21ai_1)
     2    0.007525    0.095637    0.111180    0.624656 v _203_/Y (sg13g2_o21ai_1)
                                                         _034_ (net)
                      0.095637    0.000000    0.624656 v _204_/B (sg13g2_xor2_1)
     1    0.001355    0.036512    0.096052    0.720707 v _204_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_4.S (net)
                      0.036512    0.000000    0.720707 v _297_/D (sg13g2_dfrbpq_1)
                                              0.720707   data arrival time

                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                              0.150000 ^ _297_/CLK (sg13g2_dfrbpq_1)
                                 -0.032656    0.117344   library hold time
                                              0.117344   data required time
---------------------------------------------------------------------------------------------
                                              0.117344   data required time
                                             -0.720707   data arrival time
---------------------------------------------------------------------------------------------
                                              0.603363   slack (MET)


Startpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.100000    0.000000    0.000000 ^ _295_/CLK (sg13g2_dfrbpq_1)
    15    0.045167    0.236857    0.457097    0.457097 v _295_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_2.A (net)
                      0.236857    0.000000    0.457097 v _195_/A (sg13g2_xor2_1)
     2    0.007525    0.068750    0.199854    0.656951 v _195_/X (sg13g2_xor2_1)
                                                         _028_ (net)
                      0.068750    0.000000    0.656951 v _196_/B (sg13g2_xor2_1)
     1    0.001355    0.036673    0.083974    0.740925 v _196_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_2.S (net)
                      0.036673    0.000000    0.740925 v _295_/D (sg13g2_dfrbpq_1)
                                              0.740925   data arrival time

                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                              0.150000 ^ _295_/CLK (sg13g2_dfrbpq_1)
                                 -0.032721    0.117279   library hold time
                                              0.117279   data required time
---------------------------------------------------------------------------------------------
                                              0.117279   data required time
                                             -0.740925   data arrival time
---------------------------------------------------------------------------------------------
                                              0.623646   slack (MET)


Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.100000    0.000000    0.000000 ^ _301_/CLK (sg13g2_dfrbpq_1)
    13    0.047381    0.247816    0.465258    0.465258 v _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.247816    0.000000    0.465258 v _210_/A (sg13g2_xnor2_1)
     1    0.004766    0.075329    0.186477    0.651734 v _210_/Y (sg13g2_xnor2_1)
                                                         _039_ (net)
                      0.075329    0.000000    0.651734 v _211_/B (sg13g2_xnor2_1)
     1    0.001355    0.040630    0.089783    0.741517 v _211_/Y (sg13g2_xnor2_1)
                                                         DPATH.SUM.fa_6.S (net)
                      0.040630    0.000000    0.741517 v _299_/D (sg13g2_dfrbpq_1)
                                              0.741517   data arrival time

                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                              0.150000 ^ _299_/CLK (sg13g2_dfrbpq_1)
                                 -0.034316    0.115684   library hold time
                                              0.115684   data required time
---------------------------------------------------------------------------------------------
                                              0.115684   data required time
                                             -0.741517   data arrival time
---------------------------------------------------------------------------------------------
                                              0.625833   slack (MET)


Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.100000    0.000000    0.000000 ^ _301_/CLK (sg13g2_dfrbpq_1)
    13    0.047381    0.247816    0.465258    0.465258 v _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.247816    0.000000    0.465258 v _206_/B (sg13g2_xnor2_1)
     2    0.008256    0.107834    0.199029    0.664287 v _206_/Y (sg13g2_xnor2_1)
                                                         _036_ (net)
                      0.107834    0.000000    0.664287 v _208_/A (sg13g2_xor2_1)
     1    0.001355    0.036823    0.109016    0.773304 v _208_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_5.S (net)
                      0.036823    0.000000    0.773304 v _298_/D (sg13g2_dfrbpq_1)
                                              0.773304   data arrival time

                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                              0.150000 ^ _298_/CLK (sg13g2_dfrbpq_1)
                                 -0.032781    0.117219   library hold time
                                              0.117219   data required time
---------------------------------------------------------------------------------------------
                                              0.117219   data required time
                                             -0.773304   data arrival time
---------------------------------------------------------------------------------------------
                                              0.656085   slack (MET)


Startpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[26] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.100000    0.000000    0.000000 ^ _296_/CLK (sg13g2_dfrbpq_1)
    12    0.035053    0.186944    0.419719    0.419719 v _296_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_3.A (net)
                      0.186944    0.000000    0.419719 v _173_/B1 (sg13g2_o21ai_1)
     2    0.005790    0.090376    0.122647    0.542366 ^ _173_/Y (sg13g2_o21ai_1)
                                                         _014_ (net)
                      0.090376    0.000000    0.542366 ^ _174_/B (sg13g2_nand2_1)
     1    0.002693    0.052346    0.093674    0.636039 v _174_/Y (sg13g2_nand2_1)
                                                         _015_ (net)
                      0.052346    0.000000    0.636039 v _175_/B (sg13g2_nand2_1)
     1    0.050000    0.329856    0.270728    0.906767 ^ _175_/Y (sg13g2_nand2_1)
                                                         sine_out[26] (net)
                      0.329856    0.000000    0.906767 ^ sine_out[26] (out)
                                              0.906767   data arrival time

                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.906767   data arrival time
---------------------------------------------------------------------------------------------
                                              0.756767   slack (MET)


Startpoint: _300_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: signB (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.100000    0.000000    0.000000 ^ _300_/CLK (sg13g2_dfrbpq_1)
     3    0.057792    0.299338    0.503628    0.503628 v _300_/Q (sg13g2_dfrbpq_1)
                                                         sign (net)
                      0.299338    0.000000    0.503628 v _127_/A (sg13g2_inv_1)
     1    0.050000    0.348981    0.403147    0.906775 ^ _127_/Y (sg13g2_inv_1)
                                                         signB (net)
                      0.348981    0.000000    0.906775 ^ signB (out)
                                              0.906775   data arrival time

                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.906775   data arrival time
---------------------------------------------------------------------------------------------
                                              0.756775   slack (MET)


Startpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[12] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.100000    0.000000    0.000000 ^ _296_/CLK (sg13g2_dfrbpq_1)
    12    0.035053    0.186944    0.419719    0.419719 v _296_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_3.A (net)
                      0.186944    0.000000    0.419719 v _215_/B (sg13g2_nand3_1)
     2    0.005247    0.088877    0.128402    0.548120 ^ _215_/Y (sg13g2_nand3_1)
                                                         _041_ (net)
                      0.088877    0.000000    0.548120 ^ _284_/B (sg13g2_and2_1)
     1    0.050000    0.327399    0.366833    0.914954 ^ _284_/X (sg13g2_and2_1)
                                                         sine_out[12] (net)
                      0.327399    0.000000    0.914954 ^ sine_out[12] (out)
                                              0.914954   data arrival time

                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.914954   data arrival time
---------------------------------------------------------------------------------------------
                                              0.764954   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[24] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.100000    0.000000    0.000000 ^ _299_/CLK (sg13g2_dfrbpq_1)
    25    0.068481    0.352229    0.543030    0.543030 v _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.352229    0.000000    0.543030 v _170_/A (sg13g2_nand2_1)
     1    0.050000    0.329866    0.433161    0.976191 ^ _170_/Y (sg13g2_nand2_1)
                                                         sine_out[24] (net)
                      0.329866    0.000000    0.976191 ^ sine_out[24] (out)
                                              0.976191   data arrival time

                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.976191   data arrival time
---------------------------------------------------------------------------------------------
                                              0.826191   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[25] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.100000    0.000000    0.000000 ^ _299_/CLK (sg13g2_dfrbpq_1)
    25    0.068481    0.352229    0.543030    0.543030 v _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.352229    0.000000    0.543030 v _172_/A (sg13g2_nand2_1)
     1    0.050000    0.329866    0.433161    0.976191 ^ _172_/Y (sg13g2_nand2_1)
                                                         sine_out[25] (net)
                      0.329866    0.000000    0.976191 ^ sine_out[25] (out)
                                              0.976191   data arrival time

                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.976191   data arrival time
---------------------------------------------------------------------------------------------
                                              0.826191   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[28] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.100000    0.000000    0.000000 ^ _299_/CLK (sg13g2_dfrbpq_1)
    25    0.068481    0.352229    0.543030    0.543030 v _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.352229    0.000000    0.543030 v _180_/A (sg13g2_nand2_1)
     1    0.050000    0.329927    0.433161    0.976191 ^ _180_/Y (sg13g2_nand2_1)
                                                         sine_out[28] (net)
                      0.329927    0.000000    0.976191 ^ sine_out[28] (out)
                                              0.976191   data arrival time

                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.976191   data arrival time
---------------------------------------------------------------------------------------------
                                              0.826191   slack (MET)


Startpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[19] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.100000    0.000000    0.000000 ^ _296_/CLK (sg13g2_dfrbpq_1)
    12    0.036401    0.239808    0.446087    0.446087 ^ _296_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_3.A (net)
                      0.239808    0.000000    0.446087 ^ _158_/A (sg13g2_nor2_1)
     3    0.008578    0.100042    0.152500    0.598587 v _158_/Y (sg13g2_nor2_1)
                                                         _122_ (net)
                      0.100042    0.000000    0.598587 v _159_/A2 (sg13g2_a21oi_1)
     1    0.002825    0.072078    0.133769    0.732356 ^ _159_/Y (sg13g2_a21oi_1)
                                                         _123_ (net)
                      0.072078    0.000000    0.732356 ^ _160_/B (sg13g2_nor2_1)
     1    0.050000    0.259337    0.247730    0.980085 v _160_/Y (sg13g2_nor2_1)
                                                         sine_out[19] (net)
                      0.259337    0.000000    0.980085 v sine_out[19] (out)
                                              0.980085   data arrival time

                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.980085   data arrival time
---------------------------------------------------------------------------------------------
                                              0.830085   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[27] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.100000    0.000000    0.000000 ^ _299_/CLK (sg13g2_dfrbpq_1)
    25    0.068481    0.352229    0.543030    0.543030 v _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.352229    0.000000    0.543030 v _176_/B1 (sg13g2_o21ai_1)
     1    0.050000    0.411144    0.479658    1.022688 ^ _176_/Y (sg13g2_o21ai_1)
                                                         sine_out[27] (net)
                      0.411144    0.000000    1.022688 ^ sine_out[27] (out)
                                              1.022688   data arrival time

                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -1.022688   data arrival time
---------------------------------------------------------------------------------------------
                                              0.872688   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[8] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.100000    0.000000    0.000000 ^ _294_/CLK (sg13g2_dfrbpq_1)
    16    0.050248    0.325510    0.506195    0.506195 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.325510    0.000000    0.506195 ^ _178_/A2 (sg13g2_a21oi_1)
     1    0.002693    0.094859    0.184248    0.690443 v _178_/Y (sg13g2_a21oi_1)
                                                         _017_ (net)
                      0.094859    0.000000    0.690443 v _179_/B (sg13g2_nand2_1)
     2    0.005707    0.064280    0.092512    0.782955 ^ _179_/Y (sg13g2_nand2_1)
                                                         _018_ (net)
                      0.064280    0.000000    0.782955 ^ _281_/B (sg13g2_nor2_1)
     1    0.050000    0.259189    0.242691    1.025646 v _281_/Y (sg13g2_nor2_1)
                                                         sine_out[8] (net)
                      0.259189    0.000000    1.025646 v sine_out[8] (out)
                                              1.025646   data arrival time

                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -1.025646   data arrival time
---------------------------------------------------------------------------------------------
                                              0.875646   slack (MET)


Startpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[2] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.100000    0.000000    0.000000 ^ _295_/CLK (sg13g2_dfrbpq_1)
    15    0.047278    0.307122    0.493316    0.493316 ^ _295_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_2.A (net)
                      0.307122    0.000000    0.493316 ^ _140_/B (sg13g2_nor2_1)
     5    0.013501    0.134115    0.193928    0.687244 v _140_/Y (sg13g2_nor2_1)
                                                         _109_ (net)
                      0.134115    0.000000    0.687244 v _144_/A (sg13g2_nand2_1)
     2    0.005707    0.061944    0.095713    0.782957 ^ _144_/Y (sg13g2_nand2_1)
                                                         _113_ (net)
                      0.061944    0.000000    0.782957 ^ _212_/B (sg13g2_nor2_1)
     2    0.052692    0.272323    0.251084    1.034042 v _212_/Y (sg13g2_nor2_1)
                                                         sine_out[2] (net)
                      0.272323    0.000000    1.034042 v sine_out[2] (out)
                                              1.034042   data arrival time

                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -1.034042   data arrival time
---------------------------------------------------------------------------------------------
                                              0.884042   slack (MET)


Startpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[31] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.100000    0.000000    0.000000 ^ _295_/CLK (sg13g2_dfrbpq_1)
    15    0.047278    0.307122    0.493316    0.493316 ^ _295_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_2.A (net)
                      0.307122    0.000000    0.493316 ^ _187_/A1 (sg13g2_o21ai_1)
     1    0.050000    0.483041    0.549463    1.042778 v _187_/Y (sg13g2_o21ai_1)
                                                         sine_out[31] (net)
                      0.483041    0.000000    1.042778 v sine_out[31] (out)
                                              1.042778   data arrival time

                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -1.042778   data arrival time
---------------------------------------------------------------------------------------------
                                              0.892778   slack (MET)


Startpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[15] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.100000    0.000000    0.000000 ^ _295_/CLK (sg13g2_dfrbpq_1)
    15    0.045167    0.236857    0.457097    0.457097 v _295_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_2.A (net)
                      0.236857    0.000000    0.457097 v _146_/B1 (sg13g2_o21ai_1)
     4    0.011363    0.136161    0.178456    0.635553 ^ _146_/Y (sg13g2_o21ai_1)
                                                         _114_ (net)
                      0.136161    0.000000    0.635553 ^ _147_/B (sg13g2_nand2_1)
     2    0.005385    0.081102    0.128543    0.764096 v _147_/Y (sg13g2_nand2_1)
                                                         _115_ (net)
                      0.081102    0.000000    0.764096 v _149_/B (sg13g2_nand2_1)
     1    0.050000    0.325337    0.287151    1.051247 ^ _149_/Y (sg13g2_nand2_1)
                                                         sine_out[15] (net)
                      0.325337    0.000000    1.051247 ^ sine_out[15] (out)
                                              1.051247   data arrival time

                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -1.051247   data arrival time
---------------------------------------------------------------------------------------------
                                              0.901247   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[16] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.100000    0.000000    0.000000 ^ _299_/CLK (sg13g2_dfrbpq_1)
    25    0.070752    0.452487    0.595076    0.595076 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.452487    0.000000    0.595076 ^ _148_/B1 (sg13g2_a21oi_1)
     1    0.050000    0.338582    0.457078    1.052154 v _148_/Y (sg13g2_a21oi_1)
                                                         sine_out[16] (net)
                      0.338582    0.000000    1.052154 v sine_out[16] (out)
                                              1.052154   data arrival time

                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -1.052154   data arrival time
---------------------------------------------------------------------------------------------
                                              0.902154   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[18] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.100000    0.000000    0.000000 ^ _299_/CLK (sg13g2_dfrbpq_1)
    25    0.070752    0.452487    0.595076    0.595076 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.452487    0.000000    0.595076 ^ _157_/B1 (sg13g2_a21oi_1)
     1    0.050000    0.338582    0.457078    1.052154 v _157_/Y (sg13g2_a21oi_1)
                                                         sine_out[18] (net)
                      0.338582    0.000000    1.052154 v sine_out[18] (out)
                                              1.052154   data arrival time

                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -1.052154   data arrival time
---------------------------------------------------------------------------------------------
                                              0.902154   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[20] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.100000    0.000000    0.000000 ^ _299_/CLK (sg13g2_dfrbpq_1)
    25    0.070752    0.452487    0.595076    0.595076 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.452487    0.000000    0.595076 ^ _162_/B1 (sg13g2_a21oi_1)
     1    0.050000    0.338582    0.457078    1.052154 v _162_/Y (sg13g2_a21oi_1)
                                                         sine_out[20] (net)
                      0.338582    0.000000    1.052154 v sine_out[20] (out)
                                              1.052154   data arrival time

                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -1.052154   data arrival time
---------------------------------------------------------------------------------------------
                                              0.902154   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[21] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.100000    0.000000    0.000000 ^ _299_/CLK (sg13g2_dfrbpq_1)
    25    0.070752    0.452487    0.595076    0.595076 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.452487    0.000000    0.595076 ^ _164_/B1 (sg13g2_a21oi_1)
     1    0.050000    0.338582    0.457078    1.052154 v _164_/Y (sg13g2_a21oi_1)
                                                         sine_out[21] (net)
                      0.338582    0.000000    1.052154 v sine_out[21] (out)
                                              1.052154   data arrival time

                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -1.052154   data arrival time
---------------------------------------------------------------------------------------------
                                              0.902154   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[22] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.100000    0.000000    0.000000 ^ _299_/CLK (sg13g2_dfrbpq_1)
    25    0.070752    0.452487    0.595076    0.595076 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.452487    0.000000    0.595076 ^ _165_/B1 (sg13g2_a21oi_1)
     1    0.050000    0.338582    0.457078    1.052154 v _165_/Y (sg13g2_a21oi_1)
                                                         sine_out[22] (net)
                      0.338582    0.000000    1.052154 v sine_out[22] (out)
                                              1.052154   data arrival time

                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -1.052154   data arrival time
---------------------------------------------------------------------------------------------
                                              0.902154   slack (MET)


Startpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[3] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.100000    0.000000    0.000000 ^ _295_/CLK (sg13g2_dfrbpq_1)
    15    0.047278    0.307122    0.493316    0.493316 ^ _295_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_2.A (net)
                      0.307122    0.000000    0.493316 ^ _146_/B1 (sg13g2_o21ai_1)
     4    0.010831    0.151468    0.212015    0.705331 v _146_/Y (sg13g2_o21ai_1)
                                                         _114_ (net)
                      0.151468    0.000000    0.705331 v _147_/B (sg13g2_nand2_1)
     2    0.005707    0.057631    0.112214    0.817545 ^ _147_/Y (sg13g2_nand2_1)
                                                         _115_ (net)
                      0.057631    0.000000    0.817545 ^ _275_/B (sg13g2_nor2_1)
     1    0.050000    0.259062    0.238394    1.055939 v _275_/Y (sg13g2_nor2_1)
                                                         sine_out[3] (net)
                      0.259062    0.000000    1.055939 v sine_out[3] (out)
                                              1.055939   data arrival time

                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -1.055939   data arrival time
---------------------------------------------------------------------------------------------
                                              0.905939   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[17] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.100000    0.000000    0.000000 ^ _299_/CLK (sg13g2_dfrbpq_1)
    25    0.070752    0.452487    0.595076    0.595076 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.452487    0.000000    0.595076 ^ _155_/C1 (sg13g2_a221oi_1)
     1    0.050000    0.343134    0.462607    1.057683 v _155_/Y (sg13g2_a221oi_1)
                                                         sine_out[17] (net)
                      0.343134    0.000000    1.057683 v sine_out[17] (out)
                                              1.057683   data arrival time

                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -1.057683   data arrival time
---------------------------------------------------------------------------------------------
                                              0.907683   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[23] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.100000    0.000000    0.000000 ^ _299_/CLK (sg13g2_dfrbpq_1)
    25    0.070752    0.452487    0.595076    0.595076 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.452487    0.000000    0.595076 ^ _167_/A (sg13g2_nor2_1)
     1    0.050000    0.259670    0.463862    1.058939 v _167_/Y (sg13g2_nor2_1)
                                                         sine_out[23] (net)
                      0.259670    0.000000    1.058939 v sine_out[23] (out)
                                              1.058939   data arrival time

                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -1.058939   data arrival time
---------------------------------------------------------------------------------------------
                                              0.908939   slack (MET)


Startpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[1] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.100000    0.000000    0.000000 ^ _296_/CLK (sg13g2_dfrbpq_1)
    12    0.035053    0.186944    0.419719    0.419719 v _296_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_3.A (net)
                      0.186944    0.000000    0.419719 v _257_/B2 (sg13g2_a22oi_1)
     1    0.002127    0.078010    0.125682    0.545401 ^ _257_/Y (sg13g2_a22oi_1)
                                                         _081_ (net)
                      0.078010    0.000000    0.545401 ^ _258_/A_N (sg13g2_nand2b_1)
     1    0.002929    0.039897    0.118138    0.663539 ^ _258_/Y (sg13g2_nand2b_1)
                                                         _082_ (net)
                      0.039897    0.000000    0.663539 ^ _274_/A1 (sg13g2_a22oi_1)
     1    0.050000    0.475303    0.418019    1.081558 v _274_/Y (sg13g2_a22oi_1)
                                                         sine_out[1] (net)
                      0.475303    0.000000    1.081558 v sine_out[1] (out)
                                              1.081558   data arrival time

                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -1.081558   data arrival time
---------------------------------------------------------------------------------------------
                                              0.931558   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[7] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.100000    0.000000    0.000000 ^ _293_/CLK (sg13g2_dfrbpq_1)
    14    0.046422    0.301825    0.489606    0.489606 ^ _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.301825    0.000000    0.489606 ^ _128_/A (sg13g2_inv_1)
     5    0.013086    0.128730    0.183775    0.673380 v _128_/Y (sg13g2_inv_1)
                                                         DPATH.SUM.ha_0.S (net)
                      0.128730    0.000000    0.673380 v _138_/A (sg13g2_nor2_1)
     2    0.005706    0.109671    0.145962    0.819342 ^ _138_/Y (sg13g2_nor2_1)
                                                         _108_ (net)
                      0.109671    0.000000    0.819342 ^ _279_/B (sg13g2_nor2_1)
     1    0.050000    0.261619    0.271834    1.091177 v _279_/Y (sg13g2_nor2_1)
                                                         sine_out[7] (net)
                      0.261619    0.000000    1.091177 v sine_out[7] (out)
                                              1.091177   data arrival time

                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -1.091177   data arrival time
---------------------------------------------------------------------------------------------
                                              0.941176   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[32] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.100000    0.000000    0.000000 ^ _298_/CLK (sg13g2_dfrbpq_1)
    25    0.068844    0.354027    0.544370    0.544370 v _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.354027    0.000000    0.544370 v _181_/A (sg13g2_and2_1)
     4    0.011180    0.080691    0.248560    0.792930 v _181_/X (sg13g2_and2_1)
                                                         _019_ (net)
                      0.080691    0.000000    0.792930 v _189_/B1 (sg13g2_o21ai_1)
     1    0.050000    0.380231    0.326058    1.118988 ^ _189_/Y (sg13g2_o21ai_1)
                                                         sine_out[32] (net)
                      0.380231    0.000000    1.118988 ^ sine_out[32] (out)
                                              1.118988   data arrival time

                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -1.118988   data arrival time
---------------------------------------------------------------------------------------------
                                              0.968988   slack (MET)


Startpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[0] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.100000    0.000000    0.000000 ^ _296_/CLK (sg13g2_dfrbpq_1)
    12    0.035053    0.186944    0.419719    0.419719 v _296_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_3.A (net)
                      0.186944    0.000000    0.419719 v _222_/B1 (sg13g2_a21oi_1)
     2    0.007704    0.121637    0.148280    0.567998 ^ _222_/Y (sg13g2_a21oi_1)
                                                         _047_ (net)
                      0.121637    0.000000    0.567998 ^ _241_/A (sg13g2_nand2_1)
     1    0.002692    0.051056    0.092848    0.660846 v _241_/Y (sg13g2_nand2_1)
                                                         _066_ (net)
                      0.051056    0.000000    0.660846 v _242_/C (sg13g2_nand3_1)
     1    0.002957    0.051378    0.068806    0.729652 ^ _242_/Y (sg13g2_nand3_1)
                                                         _067_ (net)
                      0.051378    0.000000    0.729652 ^ _256_/B1 (sg13g2_a22oi_1)
     1    0.050000    0.475240    0.408930    1.138582 v _256_/Y (sg13g2_a22oi_1)
                                                         sine_out[0] (net)
                      0.475240    0.000000    1.138582 v sine_out[0] (out)
                                              1.138582   data arrival time

                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -1.138582   data arrival time
---------------------------------------------------------------------------------------------
                                              0.988582   slack (MET)


Startpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[4] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.100000    0.000000    0.000000 ^ _296_/CLK (sg13g2_dfrbpq_1)
    12    0.036401    0.239808    0.446087    0.446087 ^ _296_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_3.A (net)
                      0.239808    0.000000    0.446087 ^ _125_/A (sg13g2_inv_1)
    10    0.027107    0.182910    0.251118    0.697205 v _125_/Y (sg13g2_inv_1)
                                                         _098_ (net)
                      0.182910    0.000000    0.697205 v _163_/B1 (sg13g2_o21ai_1)
     4    0.011420    0.125746    0.161647    0.858852 ^ _163_/Y (sg13g2_o21ai_1)
                                                         _009_ (net)
                      0.125746    0.000000    0.858852 ^ _276_/B (sg13g2_nor2_1)
     1    0.050000    0.263851    0.281990    1.140842 v _276_/Y (sg13g2_nor2_1)
                                                         sine_out[4] (net)
                      0.263851    0.000000    1.140842 v sine_out[4] (out)
                                              1.140842   data arrival time

                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -1.140842   data arrival time
---------------------------------------------------------------------------------------------
                                              0.990842   slack (MET)


Startpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[14] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.100000    0.000000    0.000000 ^ _295_/CLK (sg13g2_dfrbpq_1)
    15    0.045167    0.236857    0.457097    0.457097 v _295_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_2.A (net)
                      0.236857    0.000000    0.457097 v _140_/B (sg13g2_nor2_1)
     5    0.014137    0.223541    0.258214    0.715311 ^ _140_/Y (sg13g2_nor2_1)
                                                         _109_ (net)
                      0.223541    0.000000    0.715311 ^ _144_/A (sg13g2_nand2_1)
     2    0.005385    0.078565    0.141534    0.856845 v _144_/Y (sg13g2_nand2_1)
                                                         _113_ (net)
                      0.078565    0.000000    0.856845 v _145_/B (sg13g2_nand2_1)
     1    0.050000    0.325337    0.285703    1.142548 ^ _145_/Y (sg13g2_nand2_1)
                                                         sine_out[14] (net)
                      0.325337    0.000000    1.142548 ^ sine_out[14] (out)
                                              1.142548   data arrival time

                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -1.142548   data arrival time
---------------------------------------------------------------------------------------------
                                              0.992548   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[5] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.100000    0.000000    0.000000 ^ _299_/CLK (sg13g2_dfrbpq_1)
    25    0.070752    0.452487    0.595076    0.595076 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.452487    0.000000    0.595076 ^ _130_/B (sg13g2_nor2_1)
     2    0.005110    0.113247    0.152984    0.748060 v _130_/Y (sg13g2_nor2_1)
                                                         _100_ (net)
                      0.113247    0.000000    0.748060 v _136_/B (sg13g2_nand2b_1)
     4    0.011411    0.103552    0.128765    0.876825 ^ _136_/Y (sg13g2_nand2b_1)
                                                         _106_ (net)
                      0.103552    0.000000    0.876825 ^ _277_/A (sg13g2_nor2_1)
     1    0.050000    0.266559    0.272976    1.149801 v _277_/Y (sg13g2_nor2_1)
                                                         sine_out[5] (net)
                      0.266559    0.000000    1.149801 v sine_out[5] (out)
                                              1.149801   data arrival time

                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -1.149801   data arrival time
---------------------------------------------------------------------------------------------
                                              0.999801   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[6] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.100000    0.000000    0.000000 ^ _299_/CLK (sg13g2_dfrbpq_1)
    25    0.070752    0.452487    0.595076    0.595076 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.452487    0.000000    0.595076 ^ _130_/B (sg13g2_nor2_1)
     2    0.005110    0.113247    0.152984    0.748060 v _130_/Y (sg13g2_nor2_1)
                                                         _100_ (net)
                      0.113247    0.000000    0.748060 v _136_/B (sg13g2_nand2b_1)
     4    0.011411    0.103552    0.128765    0.876825 ^ _136_/Y (sg13g2_nand2b_1)
                                                         _106_ (net)
                      0.103552    0.000000    0.876825 ^ _278_/A (sg13g2_nor2_1)
     1    0.050000    0.266559    0.272976    1.149801 v _278_/Y (sg13g2_nor2_1)
                                                         sine_out[6] (net)
                      0.266559    0.000000    1.149801 v sine_out[6] (out)
                                              1.149801   data arrival time

                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -1.149801   data arrival time
---------------------------------------------------------------------------------------------
                                              0.999801   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[29] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.100000    0.000000    0.000000 ^ _298_/CLK (sg13g2_dfrbpq_1)
    25    0.070489    0.450853    0.593934    0.593934 ^ _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.450853    0.000000    0.593934 ^ _181_/A (sg13g2_and2_1)
     4    0.011797    0.102029    0.291973    0.885907 ^ _181_/X (sg13g2_and2_1)
                                                         _019_ (net)
                      0.102029    0.000000    0.885907 ^ _184_/B1 (sg13g2_a21oi_1)
     1    0.050000    0.261547    0.267359    1.153266 v _184_/Y (sg13g2_a21oi_1)
                                                         sine_out[29] (net)
                      0.261547    0.000000    1.153266 v sine_out[29] (out)
                                              1.153266   data arrival time

                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -1.153266   data arrival time
---------------------------------------------------------------------------------------------
                                              1.003266   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[30] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.100000    0.000000    0.000000 ^ _298_/CLK (sg13g2_dfrbpq_1)
    25    0.070489    0.450853    0.593934    0.593934 ^ _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.450853    0.000000    0.593934 ^ _181_/A (sg13g2_and2_1)
     4    0.011797    0.102029    0.291973    0.885907 ^ _181_/X (sg13g2_and2_1)
                                                         _019_ (net)
                      0.102029    0.000000    0.885907 ^ _186_/B1 (sg13g2_a21oi_1)
     1    0.050000    0.261547    0.267359    1.153266 v _186_/Y (sg13g2_a21oi_1)
                                                         sine_out[30] (net)
                      0.261547    0.000000    1.153266 v sine_out[30] (out)
                                              1.153266   data arrival time

                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -1.153266   data arrival time
---------------------------------------------------------------------------------------------
                                              1.003266   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[10] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.100000    0.000000    0.000000 ^ _299_/CLK (sg13g2_dfrbpq_1)
    25    0.070752    0.452487    0.595076    0.595076 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.452487    0.000000    0.595076 ^ _131_/B (sg13g2_or2_1)
     6    0.016683    0.126438    0.297231    0.892307 ^ _131_/X (sg13g2_or2_1)
                                                         _101_ (net)
                      0.126438    0.000000    0.892307 ^ _282_/B1 (sg13g2_a21oi_1)
     1    0.050000    0.264885    0.282764    1.175071 v _282_/Y (sg13g2_a21oi_1)
                                                         sine_out[10] (net)
                      0.264885    0.000000    1.175071 v sine_out[10] (out)
                                              1.175071   data arrival time

                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -1.175071   data arrival time
---------------------------------------------------------------------------------------------
                                              1.025071   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[11] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.100000    0.000000    0.000000 ^ _299_/CLK (sg13g2_dfrbpq_1)
    25    0.070752    0.452487    0.595076    0.595076 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.452487    0.000000    0.595076 ^ _131_/B (sg13g2_or2_1)
     6    0.016683    0.126438    0.297231    0.892307 ^ _131_/X (sg13g2_or2_1)
                                                         _101_ (net)
                      0.126438    0.000000    0.892307 ^ _283_/B1 (sg13g2_a21oi_1)
     1    0.050000    0.264885    0.282764    1.175071 v _283_/Y (sg13g2_a21oi_1)
                                                         sine_out[11] (net)
                      0.264885    0.000000    1.175071 v sine_out[11] (out)
                                              1.175071   data arrival time

                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -1.175071   data arrival time
---------------------------------------------------------------------------------------------
                                              1.025071   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[13] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.100000    0.000000    0.000000 ^ _299_/CLK (sg13g2_dfrbpq_1)
    25    0.070752    0.452487    0.595076    0.595076 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.452487    0.000000    0.595076 ^ _131_/B (sg13g2_or2_1)
     6    0.016683    0.126438    0.297231    0.892307 ^ _131_/X (sg13g2_or2_1)
                                                         _101_ (net)
                      0.126438    0.000000    0.892307 ^ _139_/B1 (sg13g2_a21oi_1)
     1    0.050000    0.264885    0.282764    1.175071 v _139_/Y (sg13g2_a21oi_1)
                                                         sine_out[13] (net)
                      0.264885    0.000000    1.175071 v sine_out[13] (out)
                                              1.175071   data arrival time

                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -1.175071   data arrival time
---------------------------------------------------------------------------------------------
                                              1.025071   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[9] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.100000    0.000000    0.000000 ^ _299_/CLK (sg13g2_dfrbpq_1)
    25    0.070752    0.452487    0.595076    0.595076 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.452487    0.000000    0.595076 ^ _131_/B (sg13g2_or2_1)
     6    0.016683    0.126438    0.297231    0.892307 ^ _131_/X (sg13g2_or2_1)
                                                         _101_ (net)
                      0.126438    0.000000    0.892307 ^ _280_/B1 (sg13g2_a21oi_1)
     1    0.050000    0.264885    0.282764    1.175071 v _280_/Y (sg13g2_a21oi_1)
                                                         sine_out[9] (net)
                      0.264885    0.000000    1.175071 v sine_out[9] (out)
                                              1.175071   data arrival time

                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -1.175071   data arrival time
---------------------------------------------------------------------------------------------
                                              1.025071   slack (MET)



%OL_END_REPORT
%OL_CREATE_REPORT max.rpt

===========================================================================
report_checks -path_delay max (Setup)
============================================================================
======================= nom_slow_1p08V_125C Corner ===================================

Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[1] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.100000    0.000000    0.000000 ^ _297_/CLK (sg13g2_dfrbpq_1)
    29    0.083069    0.528818    0.648428    0.648428 ^ _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.528818    0.000000    0.648428 ^ _142_/A (sg13g2_or2_1)
     7    0.020023    0.145880    0.352256    1.000684 ^ _142_/X (sg13g2_or2_1)
                                                         _111_ (net)
                      0.145880    0.000000    1.000684 ^ _259_/B (sg13g2_or2_1)
     1    0.003115    0.040633    0.149034    1.149718 ^ _259_/X (sg13g2_or2_1)
                                                         _083_ (net)
                      0.040633    0.000000    1.149718 ^ _260_/B1 (sg13g2_o21ai_1)
     1    0.002653    0.119358    0.065128    1.214847 v _260_/Y (sg13g2_o21ai_1)
                                                         _084_ (net)
                      0.119358    0.000000    1.214847 v _261_/B1 (sg13g2_a21oi_1)
     1    0.002825    0.109141    0.121438    1.336285 ^ _261_/Y (sg13g2_a21oi_1)
                                                         _085_ (net)
                      0.109141    0.000000    1.336285 ^ _262_/B (sg13g2_nor2_1)
     1    0.002809    0.103657    0.071130    1.407415 v _262_/Y (sg13g2_nor2_1)
                                                         _086_ (net)
                      0.103657    0.000000    1.407415 v _265_/B (sg13g2_nor3_1)
     1    0.002931    0.141820    0.167473    1.574887 ^ _265_/Y (sg13g2_nor3_1)
                                                         _089_ (net)
                      0.141820    0.000000    1.574887 ^ _274_/A2 (sg13g2_a22oi_1)
     1    0.050000    0.538348    0.475481    2.050369 v _274_/Y (sg13g2_a22oi_1)
                                                         sine_out[1] (net)
                      0.538348    0.000000    2.050369 v sine_out[1] (out)
                                              2.050369   data arrival time

                      0.100000    5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (ideal)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -2.000000    2.850000   output external delay
                                              2.850000   data required time
---------------------------------------------------------------------------------------------
                                              2.850000   data required time
                                             -2.050369   data arrival time
---------------------------------------------------------------------------------------------
                                              0.799631   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[0] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.100000    0.000000    0.000000 ^ _297_/CLK (sg13g2_dfrbpq_1)
    29    0.083069    0.528818    0.648428    0.648428 ^ _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.528818    0.000000    0.648428 ^ _142_/A (sg13g2_or2_1)
     7    0.020023    0.145880    0.352256    1.000684 ^ _142_/X (sg13g2_or2_1)
                                                         _111_ (net)
                      0.145880    0.000000    1.000684 ^ _247_/A1 (sg13g2_o21ai_1)
     1    0.002672    0.070947    0.132591    1.133275 v _247_/Y (sg13g2_o21ai_1)
                                                         _072_ (net)
                      0.070947    0.000000    1.133275 v _248_/C (sg13g2_nor3_1)
     1    0.002830    0.140166    0.128797    1.262072 ^ _248_/Y (sg13g2_nor3_1)
                                                         _073_ (net)
                      0.140166    0.000000    1.262072 ^ _255_/B (sg13g2_nor4_1)
     1    0.002796    0.123832    0.107823    1.369895 v _255_/Y (sg13g2_nor4_1)
                                                         _080_ (net)
                      0.123832    0.000000    1.369895 v _256_/B2 (sg13g2_a22oi_1)
     1    0.050000    0.689389    0.570360    1.940255 ^ _256_/Y (sg13g2_a22oi_1)
                                                         sine_out[0] (net)
                      0.689389    0.000000    1.940255 ^ sine_out[0] (out)
                                              1.940255   data arrival time

                      0.100000    5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (ideal)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -2.000000    2.850000   output external delay
                                              2.850000   data required time
---------------------------------------------------------------------------------------------
                                              2.850000   data required time
                                             -1.940255   data arrival time
---------------------------------------------------------------------------------------------
                                              0.909745   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[2] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.100000    0.000000    0.000000 ^ _297_/CLK (sg13g2_dfrbpq_1)
    29    0.080498    0.411677    0.587342    0.587342 v _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.411677    0.000000    0.587342 v _142_/A (sg13g2_or2_1)
     7    0.018949    0.125666    0.355674    0.943016 v _142_/X (sg13g2_or2_1)
                                                         _111_ (net)
                      0.125666    0.000000    0.943016 v _143_/B (sg13g2_nor2_1)
     2    0.005657    0.137036    0.134072    1.077089 ^ _143_/Y (sg13g2_nor2_1)
                                                         _112_ (net)
                      0.137036    0.000000    1.077089 ^ _144_/B (sg13g2_nand2_1)
     2    0.005385    0.106499    0.128826    1.205915 v _144_/Y (sg13g2_nand2_1)
                                                         _113_ (net)
                      0.106499    0.000000    1.205915 v _212_/B (sg13g2_nor2_1)
     2    0.052883    0.696136    0.567034    1.772948 ^ _212_/Y (sg13g2_nor2_1)
                                                         sine_out[2] (net)
                      0.696136    0.000000    1.772948 ^ sine_out[2] (out)
                                              1.772948   data arrival time

                      0.100000    5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (ideal)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -2.000000    2.850000   output external delay
                                              2.850000   data required time
---------------------------------------------------------------------------------------------
                                              2.850000   data required time
                                             -1.772948   data arrival time
---------------------------------------------------------------------------------------------
                                              1.077052   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[17] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.100000    0.000000    0.000000 ^ _294_/CLK (sg13g2_dfrbpq_1)
    16    0.048359    0.252655    0.468862    0.468862 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.252655    0.000000    0.468862 v _140_/A (sg13g2_nor2_1)
     5    0.014137    0.231939    0.267363    0.736225 ^ _140_/Y (sg13g2_nor2_1)
                                                         _109_ (net)
                      0.231939    0.000000    0.736225 ^ _152_/B (sg13g2_nor2_1)
     4    0.010964    0.105669    0.152497    0.888722 v _152_/Y (sg13g2_nor2_1)
                                                         _118_ (net)
                      0.105669    0.000000    0.888722 v _155_/B1 (sg13g2_a221oi_1)
     1    0.050000    1.053801    0.865094    1.753816 ^ _155_/Y (sg13g2_a221oi_1)
                                                         sine_out[17] (net)
                      1.053801    0.000000    1.753816 ^ sine_out[17] (out)
                                              1.753816   data arrival time

                      0.100000    5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (ideal)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -2.000000    2.850000   output external delay
                                              2.850000   data required time
---------------------------------------------------------------------------------------------
                                              2.850000   data required time
                                             -1.753816   data arrival time
---------------------------------------------------------------------------------------------
                                              1.096184   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[3] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.100000    0.000000    0.000000 ^ _297_/CLK (sg13g2_dfrbpq_1)
    29    0.080498    0.411677    0.587342    0.587342 v _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.411677    0.000000    0.587342 v _142_/A (sg13g2_or2_1)
     7    0.018949    0.125666    0.355674    0.943016 v _142_/X (sg13g2_or2_1)
                                                         _111_ (net)
                      0.125666    0.000000    0.943016 v _143_/B (sg13g2_nor2_1)
     2    0.005657    0.137036    0.134072    1.077089 ^ _143_/Y (sg13g2_nor2_1)
                                                         _112_ (net)
                      0.137036    0.000000    1.077089 ^ _147_/A (sg13g2_nand2_1)
     2    0.005385    0.095130    0.118463    1.195552 v _147_/Y (sg13g2_nand2_1)
                                                         _115_ (net)
                      0.095130    0.000000    1.195552 v _275_/B (sg13g2_nor2_1)
     1    0.050000    0.661122    0.535390    1.730942 ^ _275_/Y (sg13g2_nor2_1)
                                                         sine_out[3] (net)
                      0.661122    0.000000    1.730942 ^ sine_out[3] (out)
                                              1.730942   data arrival time

                      0.100000    5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (ideal)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -2.000000    2.850000   output external delay
                                              2.850000   data required time
---------------------------------------------------------------------------------------------
                                              2.850000   data required time
                                             -1.730942   data arrival time
---------------------------------------------------------------------------------------------
                                              1.119058   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[14] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.100000    0.000000    0.000000 ^ _297_/CLK (sg13g2_dfrbpq_1)
    29    0.083069    0.528818    0.648428    0.648428 ^ _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.528818    0.000000    0.648428 ^ _142_/A (sg13g2_or2_1)
     7    0.020023    0.145880    0.352256    1.000684 ^ _142_/X (sg13g2_or2_1)
                                                         _111_ (net)
                      0.145880    0.000000    1.000684 ^ _143_/B (sg13g2_nor2_1)
     2    0.005363    0.118957    0.094397    1.095081 v _143_/Y (sg13g2_nor2_1)
                                                         _112_ (net)
                      0.118957    0.000000    1.095081 v _144_/B (sg13g2_nand2_1)
     2    0.005707    0.073697    0.101012    1.196093 ^ _144_/Y (sg13g2_nand2_1)
                                                         _113_ (net)
                      0.073697    0.000000    1.196093 ^ _145_/B (sg13g2_nand2_1)
     1    0.050000    0.470647    0.414544    1.610638 v _145_/Y (sg13g2_nand2_1)
                                                         sine_out[14] (net)
                      0.470647    0.000000    1.610638 v sine_out[14] (out)
                                              1.610638   data arrival time

                      0.100000    5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (ideal)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -2.000000    2.850000   output external delay
                                              2.850000   data required time
---------------------------------------------------------------------------------------------
                                              2.850000   data required time
                                             -1.610638   data arrival time
---------------------------------------------------------------------------------------------
                                              1.239362   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[15] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.100000    0.000000    0.000000 ^ _297_/CLK (sg13g2_dfrbpq_1)
    29    0.083069    0.528818    0.648428    0.648428 ^ _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.528818    0.000000    0.648428 ^ _142_/A (sg13g2_or2_1)
     7    0.020023    0.145880    0.352256    1.000684 ^ _142_/X (sg13g2_or2_1)
                                                         _111_ (net)
                      0.145880    0.000000    1.000684 ^ _143_/B (sg13g2_nor2_1)
     2    0.005363    0.118957    0.094397    1.095081 v _143_/Y (sg13g2_nor2_1)
                                                         _112_ (net)
                      0.118957    0.000000    1.095081 v _147_/A (sg13g2_nand2_1)
     2    0.005707    0.082172    0.091197    1.186278 ^ _147_/Y (sg13g2_nand2_1)
                                                         _115_ (net)
                      0.082172    0.000000    1.186278 ^ _149_/B (sg13g2_nand2_1)
     1    0.050000    0.470647    0.418957    1.605235 v _149_/Y (sg13g2_nand2_1)
                                                         sine_out[15] (net)
                      0.470647    0.000000    1.605235 v sine_out[15] (out)
                                              1.605235   data arrival time

                      0.100000    5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (ideal)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -2.000000    2.850000   output external delay
                                              2.850000   data required time
---------------------------------------------------------------------------------------------
                                              2.850000   data required time
                                             -1.605235   data arrival time
---------------------------------------------------------------------------------------------
                                              1.244765   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[31] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.100000    0.000000    0.000000 ^ _297_/CLK (sg13g2_dfrbpq_1)
    29    0.080498    0.411677    0.587342    0.587342 v _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.411677    0.000000    0.587342 v _142_/A (sg13g2_or2_1)
     7    0.018949    0.125666    0.355674    0.943016 v _142_/X (sg13g2_or2_1)
                                                         _111_ (net)
                      0.125666    0.000000    0.943016 v _187_/A2 (sg13g2_o21ai_1)
     1    0.050000    0.784530    0.659613    1.602630 ^ _187_/Y (sg13g2_o21ai_1)
                                                         sine_out[31] (net)
                      0.784530    0.000000    1.602630 ^ sine_out[31] (out)
                                              1.602630   data arrival time

                      0.100000    5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (ideal)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -2.000000    2.850000   output external delay
                                              2.850000   data required time
---------------------------------------------------------------------------------------------
                                              2.850000   data required time
                                             -1.602630   data arrival time
---------------------------------------------------------------------------------------------
                                              1.247370   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[32] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.100000    0.000000    0.000000 ^ _294_/CLK (sg13g2_dfrbpq_1)
    16    0.048359    0.252655    0.468862    0.468862 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.252655    0.000000    0.468862 v _146_/A1 (sg13g2_o21ai_1)
     4    0.011363    0.243884    0.297397    0.766259 ^ _146_/Y (sg13g2_o21ai_1)
                                                         _114_ (net)
                      0.243884    0.000000    0.766259 ^ _185_/B (sg13g2_nor2_1)
     5    0.013955    0.122799    0.176216    0.942475 v _185_/Y (sg13g2_nor2_1)
                                                         _022_ (net)
                      0.122799    0.000000    0.942475 v _189_/A2 (sg13g2_o21ai_1)
     1    0.050000    0.792744    0.658230    1.600705 ^ _189_/Y (sg13g2_o21ai_1)
                                                         sine_out[32] (net)
                      0.792744    0.000000    1.600705 ^ sine_out[32] (out)
                                              1.600705   data arrival time

                      0.100000    5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (ideal)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -2.000000    2.850000   output external delay
                                              2.850000   data required time
---------------------------------------------------------------------------------------------
                                              2.850000   data required time
                                             -1.600705   data arrival time
---------------------------------------------------------------------------------------------
                                              1.249295   slack (MET)


Startpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[8] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.100000    0.000000    0.000000 ^ _296_/CLK (sg13g2_dfrbpq_1)
    12    0.035053    0.186944    0.419719    0.419719 v _296_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_3.A (net)
                      0.186944    0.000000    0.419719 v _125_/A (sg13g2_inv_1)
    10    0.027998    0.202976    0.242420    0.662138 ^ _125_/Y (sg13g2_inv_1)
                                                         _098_ (net)
                      0.202976    0.000000    0.662138 ^ _161_/A (sg13g2_nand2_1)
     3    0.008245    0.124898    0.161817    0.823955 v _161_/Y (sg13g2_nand2_1)
                                                         _124_ (net)
                      0.124898    0.000000    0.823955 v _177_/B (sg13g2_nand2_1)
     3    0.008457    0.140169    0.117622    0.941578 ^ _177_/Y (sg13g2_nand2_1)
                                                         _016_ (net)
                      0.140169    0.000000    0.941578 ^ _179_/A (sg13g2_nand2_1)
     2    0.005385    0.090029    0.119406    1.060984 v _179_/Y (sg13g2_nand2_1)
                                                         _018_ (net)
                      0.090029    0.000000    1.060984 v _281_/B (sg13g2_nor2_1)
     1    0.050000    0.660933    0.533077    1.594061 ^ _281_/Y (sg13g2_nor2_1)
                                                         sine_out[8] (net)
                      0.660933    0.000000    1.594061 ^ sine_out[8] (out)
                                              1.594061   data arrival time

                      0.100000    5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (ideal)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -2.000000    2.850000   output external delay
                                              2.850000   data required time
---------------------------------------------------------------------------------------------
                                              2.850000   data required time
                                             -1.594061   data arrival time
---------------------------------------------------------------------------------------------
                                              1.255939   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[25] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.100000    0.000000    0.000000 ^ _297_/CLK (sg13g2_dfrbpq_1)
    29    0.083069    0.528818    0.648428    0.648428 ^ _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.528818    0.000000    0.648428 ^ _142_/A (sg13g2_or2_1)
     7    0.020023    0.145880    0.352256    1.000684 ^ _142_/X (sg13g2_or2_1)
                                                         _111_ (net)
                      0.145880    0.000000    1.000684 ^ _168_/B (sg13g2_nor2_1)
     2    0.005386    0.118842    0.094520    1.095204 v _168_/Y (sg13g2_nor2_1)
                                                         _011_ (net)
                      0.118842    0.000000    1.095204 v _171_/B (sg13g2_nand2_1)
     1    0.002882    0.063893    0.086229    1.181433 ^ _171_/Y (sg13g2_nand2_1)
                                                         _013_ (net)
                      0.063893    0.000000    1.181433 ^ _172_/B (sg13g2_nand2_1)
     1    0.050000    0.520154    0.409440    1.590873 v _172_/Y (sg13g2_nand2_1)
                                                         sine_out[25] (net)
                      0.520154    0.000000    1.590873 v sine_out[25] (out)
                                              1.590873   data arrival time

                      0.100000    5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (ideal)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -2.000000    2.850000   output external delay
                                              2.850000   data required time
---------------------------------------------------------------------------------------------
                                              2.850000   data required time
                                             -1.590873   data arrival time
---------------------------------------------------------------------------------------------
                                              1.259127   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[24] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.100000    0.000000    0.000000 ^ _297_/CLK (sg13g2_dfrbpq_1)
    29    0.083069    0.528818    0.648428    0.648428 ^ _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.528818    0.000000    0.648428 ^ _142_/A (sg13g2_or2_1)
     7    0.020023    0.145880    0.352256    1.000684 ^ _142_/X (sg13g2_or2_1)
                                                         _111_ (net)
                      0.145880    0.000000    1.000684 ^ _168_/B (sg13g2_nor2_1)
     2    0.005386    0.118842    0.094520    1.095204 v _168_/Y (sg13g2_nor2_1)
                                                         _011_ (net)
                      0.118842    0.000000    1.095204 v _169_/B (sg13g2_nand2_1)
     1    0.002882    0.058207    0.086229    1.181433 ^ _169_/Y (sg13g2_nand2_1)
                                                         _012_ (net)
                      0.058207    0.000000    1.181433 ^ _170_/B (sg13g2_nand2_1)
     1    0.050000    0.520154    0.406480    1.587913 v _170_/Y (sg13g2_nand2_1)
                                                         sine_out[24] (net)
                      0.520154    0.000000    1.587913 v sine_out[24] (out)
                                              1.587913   data arrival time

                      0.100000    5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (ideal)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -2.000000    2.850000   output external delay
                                              2.850000   data required time
---------------------------------------------------------------------------------------------
                                              2.850000   data required time
                                             -1.587913   data arrival time
---------------------------------------------------------------------------------------------
                                              1.262087   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[16] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.100000    0.000000    0.000000 ^ _297_/CLK (sg13g2_dfrbpq_1)
    29    0.080498    0.411677    0.587342    0.587342 v _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.411677    0.000000    0.587342 v _142_/A (sg13g2_or2_1)
     7    0.018949    0.125666    0.355674    0.943016 v _142_/X (sg13g2_or2_1)
                                                         _111_ (net)
                      0.125666    0.000000    0.943016 v _148_/A2 (sg13g2_a21oi_1)
     1    0.050000    0.680747    0.579006    1.522023 ^ _148_/Y (sg13g2_a21oi_1)
                                                         sine_out[16] (net)
                      0.680747    0.000000    1.522023 ^ sine_out[16] (out)
                                              1.522023   data arrival time

                      0.100000    5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (ideal)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -2.000000    2.850000   output external delay
                                              2.850000   data required time
---------------------------------------------------------------------------------------------
                                              2.850000   data required time
                                             -1.522023   data arrival time
---------------------------------------------------------------------------------------------
                                              1.327978   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[30] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.100000    0.000000    0.000000 ^ _294_/CLK (sg13g2_dfrbpq_1)
    16    0.048359    0.252655    0.468862    0.468862 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.252655    0.000000    0.468862 v _146_/A1 (sg13g2_o21ai_1)
     4    0.011363    0.243884    0.297397    0.766259 ^ _146_/Y (sg13g2_o21ai_1)
                                                         _114_ (net)
                      0.243884    0.000000    0.766259 ^ _185_/B (sg13g2_nor2_1)
     5    0.013955    0.122799    0.176216    0.942475 v _185_/Y (sg13g2_nor2_1)
                                                         _022_ (net)
                      0.122799    0.000000    0.942475 v _186_/A2 (sg13g2_a21oi_1)
     1    0.050000    0.668914    0.577753    1.520229 ^ _186_/Y (sg13g2_a21oi_1)
                                                         sine_out[30] (net)
                      0.668914    0.000000    1.520229 ^ sine_out[30] (out)
                                              1.520229   data arrival time

                      0.100000    5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (ideal)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -2.000000    2.850000   output external delay
                                              2.850000   data required time
---------------------------------------------------------------------------------------------
                                              2.850000   data required time
                                             -1.520229   data arrival time
---------------------------------------------------------------------------------------------
                                              1.329771   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[29] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.100000    0.000000    0.000000 ^ _294_/CLK (sg13g2_dfrbpq_1)
    16    0.050248    0.325510    0.506195    0.506195 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.325510    0.000000    0.506195 ^ _132_/A (sg13g2_nand2_1)
     4    0.011249    0.172793    0.226988    0.733182 v _132_/Y (sg13g2_nand2_1)
                                                         _102_ (net)
                      0.172793    0.000000    0.733182 v _163_/A2 (sg13g2_o21ai_1)
     4    0.011420    0.235481    0.263211    0.996393 ^ _163_/Y (sg13g2_o21ai_1)
                                                         _009_ (net)
                      0.235481    0.000000    0.996393 ^ _184_/A1 (sg13g2_a21oi_1)
     1    0.050000    0.495109    0.515046    1.511439 v _184_/Y (sg13g2_a21oi_1)
                                                         sine_out[29] (net)
                      0.495109    0.000000    1.511439 v sine_out[29] (out)
                                              1.511439   data arrival time

                      0.100000    5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (ideal)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -2.000000    2.850000   output external delay
                                              2.850000   data required time
---------------------------------------------------------------------------------------------
                                              2.850000   data required time
                                             -1.511439   data arrival time
---------------------------------------------------------------------------------------------
                                              1.338561   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[10] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.100000    0.000000    0.000000 ^ _294_/CLK (sg13g2_dfrbpq_1)
    16    0.050248    0.325510    0.506195    0.506195 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.325510    0.000000    0.506195 ^ _132_/A (sg13g2_nand2_1)
     4    0.011249    0.172793    0.226988    0.733182 v _132_/Y (sg13g2_nand2_1)
                                                         _102_ (net)
                      0.172793    0.000000    0.733182 v _163_/A2 (sg13g2_o21ai_1)
     4    0.011420    0.235481    0.263211    0.996393 ^ _163_/Y (sg13g2_o21ai_1)
                                                         _009_ (net)
                      0.235481    0.000000    0.996393 ^ _282_/A2 (sg13g2_a21oi_1)
     1    0.050000    0.549721    0.513260    1.509653 v _282_/Y (sg13g2_a21oi_1)
                                                         sine_out[10] (net)
                      0.549721    0.000000    1.509653 v sine_out[10] (out)
                                              1.509653   data arrival time

                      0.100000    5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (ideal)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -2.000000    2.850000   output external delay
                                              2.850000   data required time
---------------------------------------------------------------------------------------------
                                              2.850000   data required time
                                             -1.509653   data arrival time
---------------------------------------------------------------------------------------------
                                              1.340347   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[21] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.100000    0.000000    0.000000 ^ _294_/CLK (sg13g2_dfrbpq_1)
    16    0.050248    0.325510    0.506195    0.506195 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.325510    0.000000    0.506195 ^ _132_/A (sg13g2_nand2_1)
     4    0.011249    0.172793    0.226988    0.733182 v _132_/Y (sg13g2_nand2_1)
                                                         _102_ (net)
                      0.172793    0.000000    0.733182 v _163_/A2 (sg13g2_o21ai_1)
     4    0.011420    0.235481    0.263211    0.996393 ^ _163_/Y (sg13g2_o21ai_1)
                                                         _009_ (net)
                      0.235481    0.000000    0.996393 ^ _164_/A2 (sg13g2_a21oi_1)
     1    0.050000    0.492734    0.513260    1.509653 v _164_/Y (sg13g2_a21oi_1)
                                                         sine_out[21] (net)
                      0.492734    0.000000    1.509653 v sine_out[21] (out)
                                              1.509653   data arrival time

                      0.100000    5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (ideal)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -2.000000    2.850000   output external delay
                                              2.850000   data required time
---------------------------------------------------------------------------------------------
                                              2.850000   data required time
                                             -1.509653   data arrival time
---------------------------------------------------------------------------------------------
                                              1.340347   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[6] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.100000    0.000000    0.000000 ^ _294_/CLK (sg13g2_dfrbpq_1)
    16    0.048359    0.252655    0.468862    0.468862 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.252655    0.000000    0.468862 v _146_/A1 (sg13g2_o21ai_1)
     4    0.011363    0.243884    0.297397    0.766259 ^ _146_/Y (sg13g2_o21ai_1)
                                                         _114_ (net)
                      0.243884    0.000000    0.766259 ^ _185_/B (sg13g2_nor2_1)
     5    0.013955    0.122799    0.176216    0.942475 v _185_/Y (sg13g2_nor2_1)
                                                         _022_ (net)
                      0.122799    0.000000    0.942475 v _278_/B (sg13g2_nor2_1)
     1    0.050000    0.652707    0.548830    1.491306 ^ _278_/Y (sg13g2_nor2_1)
                                                         sine_out[6] (net)
                      0.652707    0.000000    1.491306 ^ sine_out[6] (out)
                                              1.491306   data arrival time

                      0.100000    5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (ideal)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -2.000000    2.850000   output external delay
                                              2.850000   data required time
---------------------------------------------------------------------------------------------
                                              2.850000   data required time
                                             -1.491306   data arrival time
---------------------------------------------------------------------------------------------
                                              1.358695   slack (MET)


Startpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[28] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.100000    0.000000    0.000000 ^ _296_/CLK (sg13g2_dfrbpq_1)
    12    0.036401    0.239808    0.446087    0.446087 ^ _296_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_3.A (net)
                      0.239808    0.000000    0.446087 ^ _125_/A (sg13g2_inv_1)
    10    0.027107    0.182910    0.251118    0.697205 v _125_/Y (sg13g2_inv_1)
                                                         _098_ (net)
                      0.182910    0.000000    0.697205 v _161_/A (sg13g2_nand2_1)
     3    0.008643    0.098163    0.128317    0.825522 ^ _161_/Y (sg13g2_nand2_1)
                                                         _124_ (net)
                      0.098163    0.000000    0.825522 ^ _177_/B (sg13g2_nand2_1)
     3    0.008073    0.179003    0.135712    0.961234 v _177_/Y (sg13g2_nand2_1)
                                                         _016_ (net)
                      0.179003    0.000000    0.961234 v _179_/A (sg13g2_nand2_1)
     2    0.005707    0.081387    0.108700    1.069934 ^ _179_/Y (sg13g2_nand2_1)
                                                         _018_ (net)
                      0.081387    0.000000    1.069934 ^ _180_/B (sg13g2_nand2_1)
     1    0.050000    0.520154    0.418547    1.488482 v _180_/Y (sg13g2_nand2_1)
                                                         sine_out[28] (net)
                      0.520154    0.000000    1.488482 v sine_out[28] (out)
                                              1.488482   data arrival time

                      0.100000    5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (ideal)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -2.000000    2.850000   output external delay
                                              2.850000   data required time
---------------------------------------------------------------------------------------------
                                              2.850000   data required time
                                             -1.488482   data arrival time
---------------------------------------------------------------------------------------------
                                              1.361519   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[27] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.100000    0.000000    0.000000 ^ _297_/CLK (sg13g2_dfrbpq_1)
    29    0.080498    0.411677    0.587342    0.587342 v _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.411677    0.000000    0.587342 v _156_/A_N (sg13g2_nand2b_1)
     2    0.005763    0.090064    0.253967    0.841309 v _156_/Y (sg13g2_nand2b_1)
                                                         _121_ (net)
                      0.090064    0.000000    0.841309 v _176_/A2 (sg13g2_o21ai_1)
     1    0.050000    0.788001    0.642641    1.483950 ^ _176_/Y (sg13g2_o21ai_1)
                                                         sine_out[27] (net)
                      0.788001    0.000000    1.483950 ^ sine_out[27] (out)
                                              1.483950   data arrival time

                      0.100000    5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (ideal)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -2.000000    2.850000   output external delay
                                              2.850000   data required time
---------------------------------------------------------------------------------------------
                                              2.850000   data required time
                                             -1.483950   data arrival time
---------------------------------------------------------------------------------------------
                                              1.366050   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[4] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.100000    0.000000    0.000000 ^ _298_/CLK (sg13g2_dfrbpq_1)
    25    0.068844    0.354027    0.544370    0.544370 v _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.354027    0.000000    0.544370 v _130_/A (sg13g2_nor2_1)
     2    0.005329    0.152117    0.196530    0.740900 ^ _130_/Y (sg13g2_nor2_1)
                                                         _100_ (net)
                      0.152117    0.000000    0.740900 ^ _136_/B (sg13g2_nand2b_1)
     4    0.011308    0.137675    0.182816    0.923716 v _136_/Y (sg13g2_nand2b_1)
                                                         _106_ (net)
                      0.137675    0.000000    0.923716 v _276_/A (sg13g2_nor2_1)
     1    0.050000    0.652739    0.559906    1.483621 ^ _276_/Y (sg13g2_nor2_1)
                                                         sine_out[4] (net)
                      0.652739    0.000000    1.483621 ^ sine_out[4] (out)
                                              1.483621   data arrival time

                      0.100000    5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (ideal)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -2.000000    2.850000   output external delay
                                              2.850000   data required time
---------------------------------------------------------------------------------------------
                                              2.850000   data required time
                                             -1.483621   data arrival time
---------------------------------------------------------------------------------------------
                                              1.366379   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[5] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.100000    0.000000    0.000000 ^ _298_/CLK (sg13g2_dfrbpq_1)
    25    0.068844    0.354027    0.544370    0.544370 v _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.354027    0.000000    0.544370 v _130_/A (sg13g2_nor2_1)
     2    0.005329    0.152117    0.196530    0.740900 ^ _130_/Y (sg13g2_nor2_1)
                                                         _100_ (net)
                      0.152117    0.000000    0.740900 ^ _136_/B (sg13g2_nand2b_1)
     4    0.011308    0.137675    0.182816    0.923716 v _136_/Y (sg13g2_nand2b_1)
                                                         _106_ (net)
                      0.137675    0.000000    0.923716 v _277_/A (sg13g2_nor2_1)
     1    0.050000    0.652707    0.559906    1.483621 ^ _277_/Y (sg13g2_nor2_1)
                                                         sine_out[5] (net)
                      0.652707    0.000000    1.483621 ^ sine_out[5] (out)
                                              1.483621   data arrival time

                      0.100000    5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (ideal)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -2.000000    2.850000   output external delay
                                              2.850000   data required time
---------------------------------------------------------------------------------------------
                                              2.850000   data required time
                                             -1.483621   data arrival time
---------------------------------------------------------------------------------------------
                                              1.366379   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[7] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.100000    0.000000    0.000000 ^ _298_/CLK (sg13g2_dfrbpq_1)
    25    0.068844    0.354027    0.544370    0.544370 v _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.354027    0.000000    0.544370 v _130_/A (sg13g2_nor2_1)
     2    0.005329    0.152117    0.196530    0.740900 ^ _130_/Y (sg13g2_nor2_1)
                                                         _100_ (net)
                      0.152117    0.000000    0.740900 ^ _136_/B (sg13g2_nand2b_1)
     4    0.011308    0.137675    0.182816    0.923716 v _136_/Y (sg13g2_nand2b_1)
                                                         _106_ (net)
                      0.137675    0.000000    0.923716 v _279_/A (sg13g2_nor2_1)
     1    0.050000    0.652707    0.559906    1.483621 ^ _279_/Y (sg13g2_nor2_1)
                                                         sine_out[7] (net)
                      0.652707    0.000000    1.483621 ^ sine_out[7] (out)
                                              1.483621   data arrival time

                      0.100000    5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (ideal)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -2.000000    2.850000   output external delay
                                              2.850000   data required time
---------------------------------------------------------------------------------------------
                                              2.850000   data required time
                                             -1.483621   data arrival time
---------------------------------------------------------------------------------------------
                                              1.366379   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[13] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.100000    0.000000    0.000000 ^ _294_/CLK (sg13g2_dfrbpq_1)
    16    0.050248    0.325510    0.506195    0.506195 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.325510    0.000000    0.506195 ^ _137_/B (sg13g2_nand3_1)
     5    0.013800    0.251071    0.329325    0.835520 v _137_/Y (sg13g2_nand3_1)
                                                         _107_ (net)
                      0.251071    0.000000    0.835520 v _138_/B (sg13g2_nor2_1)
     2    0.005706    0.139300    0.167646    1.003167 ^ _138_/Y (sg13g2_nor2_1)
                                                         _108_ (net)
                      0.139300    0.000000    1.003167 ^ _139_/A2 (sg13g2_a21oi_1)
     1    0.050000    0.549721    0.465460    1.468627 v _139_/Y (sg13g2_a21oi_1)
                                                         sine_out[13] (net)
                      0.549721    0.000000    1.468627 v sine_out[13] (out)
                                              1.468627   data arrival time

                      0.100000    5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (ideal)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -2.000000    2.850000   output external delay
                                              2.850000   data required time
---------------------------------------------------------------------------------------------
                                              2.850000   data required time
                                             -1.468627   data arrival time
---------------------------------------------------------------------------------------------
                                              1.381374   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[11] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.100000    0.000000    0.000000 ^ _294_/CLK (sg13g2_dfrbpq_1)
    16    0.048359    0.252655    0.468862    0.468862 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.252655    0.000000    0.468862 v _140_/A (sg13g2_nor2_1)
     5    0.014137    0.231939    0.267363    0.736225 ^ _140_/Y (sg13g2_nor2_1)
                                                         _109_ (net)
                      0.231939    0.000000    0.736225 ^ _152_/B (sg13g2_nor2_1)
     4    0.010964    0.105669    0.152497    0.888722 v _152_/Y (sg13g2_nor2_1)
                                                         _118_ (net)
                      0.105669    0.000000    0.888722 v _283_/A2 (sg13g2_a21oi_1)
     1    0.050000    0.668689    0.570267    1.458989 ^ _283_/Y (sg13g2_a21oi_1)
                                                         sine_out[11] (net)
                      0.668689    0.000000    1.458989 ^ sine_out[11] (out)
                                              1.458989   data arrival time

                      0.100000    5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (ideal)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -2.000000    2.850000   output external delay
                                              2.850000   data required time
---------------------------------------------------------------------------------------------
                                              2.850000   data required time
                                             -1.458989   data arrival time
---------------------------------------------------------------------------------------------
                                              1.391011   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[22] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.100000    0.000000    0.000000 ^ _294_/CLK (sg13g2_dfrbpq_1)
    16    0.048359    0.252655    0.468862    0.468862 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.252655    0.000000    0.468862 v _140_/A (sg13g2_nor2_1)
     5    0.014137    0.231939    0.267363    0.736225 ^ _140_/Y (sg13g2_nor2_1)
                                                         _109_ (net)
                      0.231939    0.000000    0.736225 ^ _152_/B (sg13g2_nor2_1)
     4    0.010964    0.105669    0.152497    0.888722 v _152_/Y (sg13g2_nor2_1)
                                                         _118_ (net)
                      0.105669    0.000000    0.888722 v _165_/A2 (sg13g2_a21oi_1)
     1    0.050000    0.680747    0.570267    1.458989 ^ _165_/Y (sg13g2_a21oi_1)
                                                         sine_out[22] (net)
                      0.680747    0.000000    1.458989 ^ sine_out[22] (out)
                                              1.458989   data arrival time

                      0.100000    5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (ideal)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -2.000000    2.850000   output external delay
                                              2.850000   data required time
---------------------------------------------------------------------------------------------
                                              2.850000   data required time
                                             -1.458989   data arrival time
---------------------------------------------------------------------------------------------
                                              1.391011   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[19] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.100000    0.000000    0.000000 ^ _297_/CLK (sg13g2_dfrbpq_1)
    29    0.080498    0.411677    0.587342    0.587342 v _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.411677    0.000000    0.587342 v _151_/B (sg13g2_nand2_1)
     5    0.014074    0.179299    0.245752    0.833094 ^ _151_/Y (sg13g2_nand2_1)
                                                         _117_ (net)
                      0.179299    0.000000    0.833094 ^ _159_/B1 (sg13g2_a21oi_1)
     1    0.002692    0.083209    0.089002    0.922096 v _159_/Y (sg13g2_a21oi_1)
                                                         _123_ (net)
                      0.083209    0.000000    0.922096 v _160_/B (sg13g2_nor2_1)
     1    0.050000    0.660933    0.529983    1.452079 ^ _160_/Y (sg13g2_nor2_1)
                                                         sine_out[19] (net)
                      0.660933    0.000000    1.452079 ^ sine_out[19] (out)
                                              1.452079   data arrival time

                      0.100000    5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (ideal)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -2.000000    2.850000   output external delay
                                              2.850000   data required time
---------------------------------------------------------------------------------------------
                                              2.850000   data required time
                                             -1.452079   data arrival time
---------------------------------------------------------------------------------------------
                                              1.397921   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[23] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.100000    0.000000    0.000000 ^ _297_/CLK (sg13g2_dfrbpq_1)
    29    0.080498    0.411677    0.587342    0.587342 v _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.411677    0.000000    0.587342 v _151_/B (sg13g2_nand2_1)
     5    0.014074    0.179299    0.245752    0.833094 ^ _151_/Y (sg13g2_nand2_1)
                                                         _117_ (net)
                      0.179299    0.000000    0.833094 ^ _166_/B (sg13g2_nor2_1)
     1    0.002692    0.056440    0.088010    0.921104 v _166_/Y (sg13g2_nor2_1)
                                                         _010_ (net)
                      0.056440    0.000000    0.921104 v _167_/B (sg13g2_nor2_1)
     1    0.050000    0.660933    0.517842    1.438946 ^ _167_/Y (sg13g2_nor2_1)
                                                         sine_out[23] (net)
                      0.660933    0.000000    1.438946 ^ sine_out[23] (out)
                                              1.438946   data arrival time

                      0.100000    5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (ideal)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -2.000000    2.850000   output external delay
                                              2.850000   data required time
---------------------------------------------------------------------------------------------
                                              2.850000   data required time
                                             -1.438946   data arrival time
---------------------------------------------------------------------------------------------
                                              1.411054   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[9] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.100000    0.000000    0.000000 ^ _298_/CLK (sg13g2_dfrbpq_1)
    25    0.068844    0.354027    0.544370    0.544370 v _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.354027    0.000000    0.544370 v _131_/A (sg13g2_or2_1)
     6    0.015953    0.112557    0.328327    0.872697 v _131_/X (sg13g2_or2_1)
                                                         _101_ (net)
                      0.112557    0.000000    0.872697 v _280_/B1 (sg13g2_a21oi_1)
     1    0.050000    0.668941    0.559520    1.432217 ^ _280_/Y (sg13g2_a21oi_1)
                                                         sine_out[9] (net)
                      0.668941    0.000000    1.432217 ^ sine_out[9] (out)
                                              1.432217   data arrival time

                      0.100000    5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (ideal)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -2.000000    2.850000   output external delay
                                              2.850000   data required time
---------------------------------------------------------------------------------------------
                                              2.850000   data required time
                                             -1.432217   data arrival time
---------------------------------------------------------------------------------------------
                                              1.417783   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[18] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.100000    0.000000    0.000000 ^ _294_/CLK (sg13g2_dfrbpq_1)
    16    0.050248    0.325510    0.506195    0.506195 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.325510    0.000000    0.506195 ^ _137_/B (sg13g2_nand3_1)
     5    0.013800    0.251071    0.329325    0.835520 v _137_/Y (sg13g2_nand3_1)
                                                         _107_ (net)
                      0.251071    0.000000    0.835520 v _156_/B (sg13g2_nand2b_1)
     2    0.006168    0.102291    0.143720    0.979240 ^ _156_/Y (sg13g2_nand2b_1)
                                                         _121_ (net)
                      0.102291    0.000000    0.979240 ^ _157_/A2 (sg13g2_a21oi_1)
     1    0.050000    0.532908    0.446899    1.426139 v _157_/Y (sg13g2_a21oi_1)
                                                         sine_out[18] (net)
                      0.532908    0.000000    1.426139 v sine_out[18] (out)
                                              1.426139   data arrival time

                      0.100000    5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (ideal)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -2.000000    2.850000   output external delay
                                              2.850000   data required time
---------------------------------------------------------------------------------------------
                                              2.850000   data required time
                                             -1.426139   data arrival time
---------------------------------------------------------------------------------------------
                                              1.423862   slack (MET)


Startpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[20] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.100000    0.000000    0.000000 ^ _296_/CLK (sg13g2_dfrbpq_1)
    12    0.035053    0.186944    0.419719    0.419719 v _296_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_3.A (net)
                      0.186944    0.000000    0.419719 v _125_/A (sg13g2_inv_1)
    10    0.027998    0.202976    0.242420    0.662138 ^ _125_/Y (sg13g2_inv_1)
                                                         _098_ (net)
                      0.202976    0.000000    0.662138 ^ _161_/A (sg13g2_nand2_1)
     3    0.008245    0.124898    0.161817    0.823955 v _161_/Y (sg13g2_nand2_1)
                                                         _124_ (net)
                      0.124898    0.000000    0.823955 v _162_/A2 (sg13g2_a21oi_1)
     1    0.050000    0.680747    0.578671    1.402626 ^ _162_/Y (sg13g2_a21oi_1)
                                                         sine_out[20] (net)
                      0.680747    0.000000    1.402626 ^ sine_out[20] (out)
                                              1.402626   data arrival time

                      0.100000    5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (ideal)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -2.000000    2.850000   output external delay
                                              2.850000   data required time
---------------------------------------------------------------------------------------------
                                              2.850000   data required time
                                             -1.402626   data arrival time
---------------------------------------------------------------------------------------------
                                              1.447374   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[26] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.100000    0.000000    0.000000 ^ _294_/CLK (sg13g2_dfrbpq_1)
    16    0.050248    0.325510    0.506195    0.506195 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.325510    0.000000    0.506195 ^ _141_/A (sg13g2_or2_1)
     3    0.008499    0.078043    0.247989    0.754184 ^ _141_/X (sg13g2_or2_1)
                                                         _110_ (net)
                      0.078043    0.000000    0.754184 ^ _173_/A2 (sg13g2_o21ai_1)
     2    0.005426    0.115307    0.114774    0.868958 v _173_/Y (sg13g2_o21ai_1)
                                                         _014_ (net)
                      0.115307    0.000000    0.868958 v _174_/B (sg13g2_nand2_1)
     1    0.002882    0.055419    0.085137    0.954095 ^ _174_/Y (sg13g2_nand2_1)
                                                         _015_ (net)
                      0.055419    0.000000    0.954095 ^ _175_/B (sg13g2_nand2_1)
     1    0.050000    0.520154    0.405029    1.359124 v _175_/Y (sg13g2_nand2_1)
                                                         sine_out[26] (net)
                      0.520154    0.000000    1.359124 v sine_out[26] (out)
                                              1.359124   data arrival time

                      0.100000    5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (ideal)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -2.000000    2.850000   output external delay
                                              2.850000   data required time
---------------------------------------------------------------------------------------------
                                              2.850000   data required time
                                             -1.359124   data arrival time
---------------------------------------------------------------------------------------------
                                              1.490876   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[12] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.100000    0.000000    0.000000 ^ _297_/CLK (sg13g2_dfrbpq_1)
    29    0.083069    0.528818    0.648428    0.648428 ^ _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.528818    0.000000    0.648428 ^ _215_/A (sg13g2_nand3_1)
     2    0.005135    0.191780    0.245384    0.893812 v _215_/Y (sg13g2_nand3_1)
                                                         _041_ (net)
                      0.191780    0.000000    0.893812 v _284_/B (sg13g2_and2_1)
     1    0.050000    0.263934    0.365380    1.259192 v _284_/X (sg13g2_and2_1)
                                                         sine_out[12] (net)
                      0.263934    0.000000    1.259192 v sine_out[12] (out)
                                              1.259192   data arrival time

                      0.100000    5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (ideal)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -2.000000    2.850000   output external delay
                                              2.850000   data required time
---------------------------------------------------------------------------------------------
                                              2.850000   data required time
                                             -1.259192   data arrival time
---------------------------------------------------------------------------------------------
                                              1.590808   slack (MET)


Startpoint: _300_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: signB (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.100000    0.000000    0.000000 ^ _300_/CLK (sg13g2_dfrbpq_1)
     3    0.058006    0.373537    0.539833    0.539833 ^ _300_/Q (sg13g2_dfrbpq_1)
                                                         sign (net)
                      0.373537    0.000000    0.539833 ^ _127_/A (sg13g2_inv_1)
     1    0.050000    0.315703    0.417924    0.957757 v _127_/Y (sg13g2_inv_1)
                                                         signB (net)
                      0.315703    0.000000    0.957757 v signB (out)
                                              0.957757   data arrival time

                      0.100000    5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (ideal)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -2.000000    2.850000   output external delay
                                              2.850000   data required time
---------------------------------------------------------------------------------------------
                                              2.850000   data required time
                                             -0.957757   data arrival time
---------------------------------------------------------------------------------------------
                                              1.892243   slack (MET)


Startpoint: _300_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sign (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.100000    0.000000    0.000000 ^ _300_/CLK (sg13g2_dfrbpq_1)
     3    0.058006    0.373537    0.539833    0.539833 ^ _300_/Q (sg13g2_dfrbpq_1)
                                                         sign (net)
                      0.373537    0.000000    0.539833 ^ sign (out)
                                              0.539833   data arrival time

                      0.100000    5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (ideal)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -2.000000    2.850000   output external delay
                                              2.850000   data required time
---------------------------------------------------------------------------------------------
                                              2.850000   data required time
                                             -0.539833   data arrival time
---------------------------------------------------------------------------------------------
                                              2.310167   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _300_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.100000    0.000000    0.000000 ^ _297_/CLK (sg13g2_dfrbpq_1)
    29    0.080498    0.411677    0.587342    0.587342 v _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.411677    0.000000    0.587342 v _142_/A (sg13g2_or2_1)
     7    0.018949    0.125666    0.355674    0.943016 v _142_/X (sg13g2_or2_1)
                                                         _111_ (net)
                      0.125666    0.000000    0.943016 v _143_/B (sg13g2_nor2_1)
     2    0.005657    0.137036    0.134072    1.077089 ^ _143_/Y (sg13g2_nor2_1)
                                                         _112_ (net)
                      0.137036    0.000000    1.077089 ^ _144_/B (sg13g2_nand2_1)
     2    0.005385    0.106499    0.128826    1.205915 v _144_/Y (sg13g2_nand2_1)
                                                         _113_ (net)
                      0.106499    0.000000    1.205915 v _212_/B (sg13g2_nor2_1)
     2    0.052883    0.696136    0.567034    1.772948 ^ _212_/Y (sg13g2_nor2_1)
                                                         sine_out[2] (net)
                      0.696136    0.000000    1.772948 ^ _213_/C (sg13g2_nand3_1)
     2    0.007703    0.207122    0.333856    2.106804 v _213_/Y (sg13g2_nand3_1)
                                                         _040_ (net)
                      0.207122    0.000000    2.106804 v _214_/B (sg13g2_xnor2_1)
     1    0.001355    0.082756    0.187873    2.294677 v _214_/Y (sg13g2_xnor2_1)
                                                         CTRL.P1 (net)
                      0.082756    0.000000    2.294677 v _300_/D (sg13g2_dfrbpq_1)
                                              2.294677   data arrival time

                      0.100000    5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (ideal)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                              4.850000 ^ _300_/CLK (sg13g2_dfrbpq_1)
                                 -0.179668    4.670332   library setup time
                                              4.670332   data required time
---------------------------------------------------------------------------------------------
                                              4.670332   data required time
                                             -2.294677   data arrival time
---------------------------------------------------------------------------------------------
                                              2.375655   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.100000    0.000000    0.000000 ^ _297_/CLK (sg13g2_dfrbpq_1)
    29    0.080498    0.411677    0.587342    0.587342 v _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.411677    0.000000    0.587342 v _142_/A (sg13g2_or2_1)
     7    0.018949    0.125666    0.355674    0.943016 v _142_/X (sg13g2_or2_1)
                                                         _111_ (net)
                      0.125666    0.000000    0.943016 v _143_/B (sg13g2_nor2_1)
     2    0.005657    0.137036    0.134072    1.077089 ^ _143_/Y (sg13g2_nor2_1)
                                                         _112_ (net)
                      0.137036    0.000000    1.077089 ^ _144_/B (sg13g2_nand2_1)
     2    0.005385    0.106499    0.128826    1.205915 v _144_/Y (sg13g2_nand2_1)
                                                         _113_ (net)
                      0.106499    0.000000    1.205915 v _212_/B (sg13g2_nor2_1)
     2    0.052883    0.696136    0.567034    1.772948 ^ _212_/Y (sg13g2_nor2_1)
                                                         sine_out[2] (net)
                      0.696136    0.000000    1.772948 ^ _213_/C (sg13g2_nand3_1)
     2    0.007703    0.207122    0.333856    2.106804 v _213_/Y (sg13g2_nand3_1)
                                                         _040_ (net)
                      0.207122    0.000000    2.106804 v _218_/B1 (sg13g2_o21ai_1)
     1    0.002759    0.116997    0.105040    2.211844 ^ _218_/Y (sg13g2_o21ai_1)
                                                         _044_ (net)
                      0.116997    0.000000    2.211844 ^ _219_/A (sg13g2_inv_1)
     1    0.001355    0.036783    0.060934    2.272778 v _219_/Y (sg13g2_inv_1)
                                                         CTRL.P0 (net)
                      0.036783    0.000000    2.272778 v _301_/D (sg13g2_dfrbpq_1)
                                              2.272778   data arrival time

                      0.100000    5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (ideal)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                              4.850000 ^ _301_/CLK (sg13g2_dfrbpq_1)
                                 -0.158819    4.691180   library setup time
                                              4.691180   data required time
---------------------------------------------------------------------------------------------
                                              4.691180   data required time
                                             -2.272778   data arrival time
---------------------------------------------------------------------------------------------
                                              2.418403   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.100000    0.000000    0.000000 ^ _294_/CLK (sg13g2_dfrbpq_1)
    16    0.050248    0.325510    0.506195    0.506195 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.325510    0.000000    0.506195 ^ _191_/A (sg13g2_xnor2_1)
     2    0.007753    0.134182    0.236258    0.742453 v _191_/Y (sg13g2_xnor2_1)
                                                         _025_ (net)
                      0.134182    0.000000    0.742453 v _193_/A2 (sg13g2_o21ai_1)
     2    0.008246    0.186611    0.211648    0.954101 ^ _193_/Y (sg13g2_o21ai_1)
                                                         _026_ (net)
                      0.186611    0.000000    0.954101 ^ _197_/A1 (sg13g2_a21oi_1)
     2    0.008256    0.132925    0.181974    1.136075 v _197_/Y (sg13g2_a21oi_1)
                                                         _029_ (net)
                      0.132925    0.000000    1.136075 v _203_/A1 (sg13g2_o21ai_1)
     2    0.007810    0.179029    0.217758    1.353833 ^ _203_/Y (sg13g2_o21ai_1)
                                                         _034_ (net)
                      0.179029    0.000000    1.353833 ^ _207_/A2 (sg13g2_a21oi_1)
     2    0.007735    0.129831    0.181797    1.535630 v _207_/Y (sg13g2_a21oi_1)
                                                         _037_ (net)
                      0.129831    0.000000    1.535630 v _209_/A2 (sg13g2_o21ai_1)
     1    0.005247    0.143996    0.176440    1.712070 ^ _209_/Y (sg13g2_o21ai_1)
                                                         _038_ (net)
                      0.143996    0.000000    1.712070 ^ _211_/A (sg13g2_xnor2_1)
     1    0.001335    0.088326    0.169433    1.881503 ^ _211_/Y (sg13g2_xnor2_1)
                                                         DPATH.SUM.fa_6.S (net)
                      0.088326    0.000000    1.881503 ^ _299_/D (sg13g2_dfrbpq_1)
                                              1.881503   data arrival time

                      0.100000    5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (ideal)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                              4.850000 ^ _299_/CLK (sg13g2_dfrbpq_1)
                                 -0.202860    4.647140   library setup time
                                              4.647140   data required time
---------------------------------------------------------------------------------------------
                                              4.647140   data required time
                                             -1.881503   data arrival time
---------------------------------------------------------------------------------------------
                                              2.765637   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.100000    0.000000    0.000000 ^ _294_/CLK (sg13g2_dfrbpq_1)
    16    0.050248    0.325510    0.506195    0.506195 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.325510    0.000000    0.506195 ^ _191_/A (sg13g2_xnor2_1)
     2    0.007753    0.134182    0.236258    0.742453 v _191_/Y (sg13g2_xnor2_1)
                                                         _025_ (net)
                      0.134182    0.000000    0.742453 v _193_/A2 (sg13g2_o21ai_1)
     2    0.008246    0.186611    0.211648    0.954101 ^ _193_/Y (sg13g2_o21ai_1)
                                                         _026_ (net)
                      0.186611    0.000000    0.954101 ^ _197_/A1 (sg13g2_a21oi_1)
     2    0.008256    0.132925    0.181974    1.136075 v _197_/Y (sg13g2_a21oi_1)
                                                         _029_ (net)
                      0.132925    0.000000    1.136075 v _203_/A1 (sg13g2_o21ai_1)
     2    0.007810    0.179029    0.217758    1.353833 ^ _203_/Y (sg13g2_o21ai_1)
                                                         _034_ (net)
                      0.179029    0.000000    1.353833 ^ _207_/A2 (sg13g2_a21oi_1)
     2    0.007735    0.129831    0.181797    1.535630 v _207_/Y (sg13g2_a21oi_1)
                                                         _037_ (net)
                      0.129831    0.000000    1.535630 v _208_/B (sg13g2_xor2_1)
     1    0.001355    0.069531    0.172534    1.708165 v _208_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_5.S (net)
                      0.069531    0.000000    1.708165 v _298_/D (sg13g2_dfrbpq_1)
                                              1.708165   data arrival time

                      0.100000    5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (ideal)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                              4.850000 ^ _298_/CLK (sg13g2_dfrbpq_1)
                                 -0.173671    4.676330   library setup time
                                              4.676330   data required time
---------------------------------------------------------------------------------------------
                                              4.676330   data required time
                                             -1.708165   data arrival time
---------------------------------------------------------------------------------------------
                                              2.968165   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.100000    0.000000    0.000000 ^ _294_/CLK (sg13g2_dfrbpq_1)
    16    0.050248    0.325510    0.506195    0.506195 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.325510    0.000000    0.506195 ^ _191_/A (sg13g2_xnor2_1)
     2    0.007753    0.134182    0.236258    0.742453 v _191_/Y (sg13g2_xnor2_1)
                                                         _025_ (net)
                      0.134182    0.000000    0.742453 v _193_/A2 (sg13g2_o21ai_1)
     2    0.008246    0.186611    0.211648    0.954101 ^ _193_/Y (sg13g2_o21ai_1)
                                                         _026_ (net)
                      0.186611    0.000000    0.954101 ^ _197_/A1 (sg13g2_a21oi_1)
     2    0.008256    0.132925    0.181974    1.136075 v _197_/Y (sg13g2_a21oi_1)
                                                         _029_ (net)
                      0.132925    0.000000    1.136075 v _203_/A1 (sg13g2_o21ai_1)
     2    0.007810    0.179029    0.217758    1.353833 ^ _203_/Y (sg13g2_o21ai_1)
                                                         _034_ (net)
                      0.179029    0.000000    1.353833 ^ _204_/B (sg13g2_xor2_1)
     1    0.001335    0.072619    0.185036    1.538869 ^ _204_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_4.S (net)
                      0.072619    0.000000    1.538869 ^ _297_/D (sg13g2_dfrbpq_1)
                                              1.538869   data arrival time

                      0.100000    5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (ideal)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                              4.850000 ^ _297_/CLK (sg13g2_dfrbpq_1)
                                 -0.196419    4.653581   library setup time
                                              4.653581   data required time
---------------------------------------------------------------------------------------------
                                              4.653581   data required time
                                             -1.538869   data arrival time
---------------------------------------------------------------------------------------------
                                              3.114712   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.100000    0.000000    0.000000 ^ _294_/CLK (sg13g2_dfrbpq_1)
    16    0.050248    0.325510    0.506195    0.506195 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.325510    0.000000    0.506195 ^ _191_/A (sg13g2_xnor2_1)
     2    0.007753    0.134182    0.236258    0.742453 v _191_/Y (sg13g2_xnor2_1)
                                                         _025_ (net)
                      0.134182    0.000000    0.742453 v _193_/A2 (sg13g2_o21ai_1)
     2    0.008246    0.186611    0.211648    0.954101 ^ _193_/Y (sg13g2_o21ai_1)
                                                         _026_ (net)
                      0.186611    0.000000    0.954101 ^ _197_/A1 (sg13g2_a21oi_1)
     2    0.008256    0.132925    0.181974    1.136075 v _197_/Y (sg13g2_a21oi_1)
                                                         _029_ (net)
                      0.132925    0.000000    1.136075 v _200_/A (sg13g2_xor2_1)
     1    0.001355    0.077346    0.182391    1.318466 v _200_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_3.S (net)
                      0.077346    0.000000    1.318466 v _296_/D (sg13g2_dfrbpq_1)
                                              1.318466   data arrival time

                      0.100000    5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (ideal)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                              4.850000 ^ _296_/CLK (sg13g2_dfrbpq_1)
                                 -0.177215    4.672785   library setup time
                                              4.672785   data required time
---------------------------------------------------------------------------------------------
                                              4.672785   data required time
                                             -1.318466   data arrival time
---------------------------------------------------------------------------------------------
                                              3.354319   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.100000    0.000000    0.000000 ^ _294_/CLK (sg13g2_dfrbpq_1)
    16    0.050248    0.325510    0.506195    0.506195 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.325510    0.000000    0.506195 ^ _191_/A (sg13g2_xnor2_1)
     2    0.007753    0.134182    0.236258    0.742453 v _191_/Y (sg13g2_xnor2_1)
                                                         _025_ (net)
                      0.134182    0.000000    0.742453 v _193_/A2 (sg13g2_o21ai_1)
     2    0.008246    0.186611    0.211648    0.954101 ^ _193_/Y (sg13g2_o21ai_1)
                                                         _026_ (net)
                      0.186611    0.000000    0.954101 ^ _196_/A (sg13g2_xor2_1)
     1    0.001335    0.071910    0.193780    1.147880 ^ _196_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_2.S (net)
                      0.071910    0.000000    1.147880 ^ _295_/D (sg13g2_dfrbpq_1)
                                              1.147880   data arrival time

                      0.100000    5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (ideal)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                              4.850000 ^ _295_/CLK (sg13g2_dfrbpq_1)
                                 -0.196129    4.653872   library setup time
                                              4.653872   data required time
---------------------------------------------------------------------------------------------
                                              4.653872   data required time
                                             -1.147880   data arrival time
---------------------------------------------------------------------------------------------
                                              3.505991   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.100000    0.000000    0.000000 ^ _294_/CLK (sg13g2_dfrbpq_1)
    16    0.050248    0.325510    0.506195    0.506195 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.325510    0.000000    0.506195 ^ _191_/A (sg13g2_xnor2_1)
     2    0.008105    0.190756    0.259730    0.765925 ^ _191_/Y (sg13g2_xnor2_1)
                                                         _025_ (net)
                      0.190756    0.000000    0.765925 ^ _192_/B (sg13g2_xnor2_1)
     1    0.001335    0.092045    0.178081    0.944006 ^ _192_/Y (sg13g2_xnor2_1)
                                                         DPATH.SUM.fa_1.S (net)
                      0.092045    0.000000    0.944006 ^ _294_/D (sg13g2_dfrbpq_1)
                                              0.944006   data arrival time

                      0.100000    5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (ideal)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                              4.850000 ^ _294_/CLK (sg13g2_dfrbpq_1)
                                 -0.204385    4.645615   library setup time
                                              4.645615   data required time
---------------------------------------------------------------------------------------------
                                              4.645615   data required time
                                             -0.944006   data arrival time
---------------------------------------------------------------------------------------------
                                              3.701609   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.100000    0.000000    0.000000 ^ _293_/CLK (sg13g2_dfrbpq_1)
    14    0.046422    0.301825    0.489606    0.489606 ^ _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.301825    0.000000    0.489606 ^ _128_/A (sg13g2_inv_1)
     5    0.013086    0.128730    0.183775    0.673380 v _128_/Y (sg13g2_inv_1)
                                                         DPATH.SUM.ha_0.S (net)
                      0.128730    0.000000    0.673380 v _293_/D (sg13g2_dfrbpq_1)
                                              0.673380   data arrival time

                      0.100000    5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (ideal)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                              4.850000 ^ _293_/CLK (sg13g2_dfrbpq_1)
                                 -0.200518    4.649483   library setup time
                                              4.649483   data required time
---------------------------------------------------------------------------------------------
                                              4.649483   data required time
                                             -0.673380   data arrival time
---------------------------------------------------------------------------------------------
                                              3.976102   slack (MET)



%OL_END_REPORT
%OL_CREATE_REPORT checks.rpt

===========================================================================
report_checks -unconstrained
===========================================================================
======================= nom_slow_1p08V_125C Corner ===================================

Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[1] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.100000    0.000000    0.000000 ^ _297_/CLK (sg13g2_dfrbpq_1)
    29    0.083069    0.528818    0.648428    0.648428 ^ _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.528818    0.000000    0.648428 ^ _142_/A (sg13g2_or2_1)
     7    0.020023    0.145880    0.352256    1.000684 ^ _142_/X (sg13g2_or2_1)
                                                         _111_ (net)
                      0.145880    0.000000    1.000684 ^ _259_/B (sg13g2_or2_1)
     1    0.003115    0.040633    0.149034    1.149718 ^ _259_/X (sg13g2_or2_1)
                                                         _083_ (net)
                      0.040633    0.000000    1.149718 ^ _260_/B1 (sg13g2_o21ai_1)
     1    0.002653    0.119358    0.065128    1.214847 v _260_/Y (sg13g2_o21ai_1)
                                                         _084_ (net)
                      0.119358    0.000000    1.214847 v _261_/B1 (sg13g2_a21oi_1)
     1    0.002825    0.109141    0.121438    1.336285 ^ _261_/Y (sg13g2_a21oi_1)
                                                         _085_ (net)
                      0.109141    0.000000    1.336285 ^ _262_/B (sg13g2_nor2_1)
     1    0.002809    0.103657    0.071130    1.407415 v _262_/Y (sg13g2_nor2_1)
                                                         _086_ (net)
                      0.103657    0.000000    1.407415 v _265_/B (sg13g2_nor3_1)
     1    0.002931    0.141820    0.167473    1.574887 ^ _265_/Y (sg13g2_nor3_1)
                                                         _089_ (net)
                      0.141820    0.000000    1.574887 ^ _274_/A2 (sg13g2_a22oi_1)
     1    0.050000    0.538348    0.475481    2.050369 v _274_/Y (sg13g2_a22oi_1)
                                                         sine_out[1] (net)
                      0.538348    0.000000    2.050369 v sine_out[1] (out)
                                              2.050369   data arrival time

                      0.100000    5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (ideal)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -2.000000    2.850000   output external delay
                                              2.850000   data required time
---------------------------------------------------------------------------------------------
                                              2.850000   data required time
                                             -2.050369   data arrival time
---------------------------------------------------------------------------------------------
                                              0.799631   slack (MET)




===========================================================================
report_checks --slack_max -0.01
============================================================================
======================= nom_slow_1p08V_125C Corner ===================================

No paths found.


===========================================================================
 report_check_types -max_slew -max_cap -max_fanout -violators
============================================================================
======================= nom_slow_1p08V_125C Corner ===================================

max fanout

Pin                                   Limit Fanout  Slack
---------------------------------------------------------
_297_/Q                                   8     29    -21 (VIOLATED)
_298_/Q                                   8     25    -17 (VIOLATED)
_299_/Q                                   8     25    -17 (VIOLATED)
_294_/Q                                   8     16     -8 (VIOLATED)
_295_/Q                                   8     15     -7 (VIOLATED)
_293_/Q                                   8     14     -6 (VIOLATED)
_301_/Q                                   8     13     -5 (VIOLATED)
_296_/Q                                   8     12     -4 (VIOLATED)
_125_/Y                                   8     10     -2 (VIOLATED)



===========================================================================
report_parasitic_annotation -report_unannotated
============================================================================
Found 179 unannotated drivers.
 clk
 rst
 _125_/Y
 _126_/Y
 _127_/Y
 _128_/Y
 _129_/Y
 _130_/Y
 _131_/X
 _132_/Y
 _133_/Y
 _134_/Y
 _135_/Y
 _136_/Y
 _137_/Y
 _138_/Y
 _139_/Y
 _140_/Y
 _141_/X
 _142_/X
 _143_/Y
 _144_/Y
 _145_/Y
 _146_/Y
 _147_/Y
 _148_/Y
 _149_/Y
 _150_/X
 _151_/Y
 _152_/Y
 _153_/Y
 _154_/Y
 _155_/Y
 _156_/Y
 _157_/Y
 _158_/Y
 _159_/Y
 _160_/Y
 _161_/Y
 _162_/Y
 _163_/Y
 _164_/Y
 _165_/Y
 _166_/Y
 _167_/Y
 _168_/Y
 _169_/Y
 _170_/Y
 _171_/Y
 _172_/Y
 _173_/Y
 _174_/Y
 _175_/Y
 _176_/Y
 _177_/Y
 _178_/Y
 _179_/Y
 _180_/Y
 _181_/X
 _182_/Y
 _183_/X
 _184_/Y
 _185_/Y
 _186_/Y
 _187_/Y
 _188_/Y
 _189_/Y
 _190_/Y
 _191_/Y
 _192_/Y
 _193_/Y
 _194_/X
 _195_/X
 _196_/X
 _197_/Y
 _198_/Y
 _199_/Y
 _200_/X
 _201_/X
 _202_/X
 _203_/Y
 _204_/X
 _205_/Y
 _206_/Y
 _207_/Y
 _208_/X
 _209_/Y
 _210_/Y
 _211_/Y
 _212_/Y
 _213_/Y
 _214_/Y
 _215_/Y
 _216_/Y
 _217_/Y
 _218_/Y
 _219_/Y
 _220_/X
 _221_/Y
 _222_/Y
 _223_/X
 _224_/Y
 _225_/Y
 _226_/X
 _227_/Y
 _228_/Y
 _229_/Y
 _230_/Y
 _231_/Y
 _232_/Y
 _233_/Y
 _234_/Y
 _235_/Y
 _236_/Y
 _237_/Y
 _238_/Y
 _239_/X
 _240_/Y
 _241_/Y
 _242_/Y
 _243_/Y
 _244_/Y
 _245_/Y
 _246_/Y
 _247_/Y
 _248_/Y
 _249_/Y
 _250_/Y
 _251_/Y
 _252_/Y
 _253_/Y
 _254_/Y
 _255_/Y
 _256_/Y
 _257_/Y
 _258_/Y
 _259_/X
 _260_/Y
 _261_/Y
 _262_/Y
 _263_/Y
 _264_/Y
 _265_/Y
 _266_/X
 _267_/Y
 _268_/Y
 _269_/Y
 _270_/Y
 _271_/Y
 _272_/Y
 _273_/Y
 _274_/Y
 _275_/Y
 _276_/Y
 _277_/Y
 _278_/Y
 _279_/Y
 _280_/Y
 _281_/Y
 _282_/Y
 _283_/Y
 _284_/X
 _285_/Y
 _286_/Y
 _287_/Y
 _288_/Y
 _289_/Y
 _290_/Y
 _291_/Y
 _292_/Y
 _293_/Q
 _294_/Q
 _295_/Q
 _296_/Q
 _297_/Q
 _298_/Q
 _299_/Q
 _300_/Q
 _301_/Q
Found 0 partially unannotated drivers.

===========================================================================
max slew violation count 0
%OL_METRIC_I design__max_slew_violation__count__corner:nom_slow_1p08V_125C 0
max fanout violation count 9
%OL_METRIC_I design__max_fanout_violation__count__corner:nom_slow_1p08V_125C 9
max cap violation count 0
%OL_METRIC_I design__max_cap_violation__count__corner:nom_slow_1p08V_125C 0
============================================================================

===========================================================================
check_setup -verbose -unconstrained_endpoints -multiple_clock -no_clock -no_input_delay -loops -generated_clocks
===========================================================================
%OL_END_REPORT
%OL_CREATE_REPORT power.rpt

===========================================================================
 report_power
============================================================================
======================= nom_slow_1p08V_125C Corner ===================================

Group                    Internal    Switching      Leakage        Total
                            Power        Power        Power        Power (Watts)
------------------------------------------------------------------------
Sequential           7.510995e-05 0.000000e+00 2.058249e-08 7.513053e-05  98.9%
Combinational        2.578912e-07 5.049682e-07 8.658188e-08 8.494412e-07   1.1%
Clock                0.000000e+00 0.000000e+00 0.000000e+00 0.000000e+00   0.0%
Macro                0.000000e+00 0.000000e+00 0.000000e+00 0.000000e+00   0.0%
Pad                  0.000000e+00 0.000000e+00 0.000000e+00 0.000000e+00   0.0%
------------------------------------------------------------------------
Total                7.536784e-05 5.049682e-07 1.071644e-07 7.597997e-05 100.0%
                            99.2%         0.7%         0.1%
%OL_METRIC_F power__internal__total 7.536783959949389e-5
%OL_METRIC_F power__switching__total 5.049681703894748e-7
%OL_METRIC_F power__leakage__total 1.0716436804614204e-7
%OL_METRIC_F power__total 7.597997318953276e-5

%OL_END_REPORT
%OL_CREATE_REPORT skew.min.rpt

===========================================================================
Clock Skew (Hold)
============================================================================
%OL_METRIC_F clock__skew__worst_hold__corner:nom_slow_1p08V_125C -0.15000000277555764
======================= nom_slow_1p08V_125C Corner ===================================

Clock clk
0.000000 source latency _293_/CLK ^
0.000000 target latency _293_/CLK ^
-0.150000 clock uncertainty
0.000000 CRPR
--------------
-0.150000 hold skew

%OL_END_REPORT
%OL_CREATE_REPORT skew.max.rpt

===========================================================================
Clock Skew (Setup)
============================================================================
%OL_METRIC_F clock__skew__worst_setup__corner:nom_slow_1p08V_125C 0.15000000277555764
======================= nom_slow_1p08V_125C Corner ===================================

Clock clk
0.000000 source latency _293_/CLK ^
0.000000 target latency _293_/CLK ^
0.150000 clock uncertainty
0.000000 CRPR
--------------
0.150000 setup skew

%OL_END_REPORT
%OL_CREATE_REPORT ws.min.rpt

===========================================================================
Worst Slack (Hold)
============================================================================
%OL_METRIC_F timing__hold__ws__corner:nom_slow_1p08V_125C 0.3536280257602835
nom_slow_1p08V_125C: 0.3536280257602835
%OL_END_REPORT
%OL_CREATE_REPORT ws.max.rpt

===========================================================================
Worst Slack (Setup)
============================================================================
%OL_METRIC_F timing__setup__ws__corner:nom_slow_1p08V_125C 0.7996312727186332
nom_slow_1p08V_125C: 0.7996312727186332
%OL_END_REPORT
%OL_CREATE_REPORT tns.min.rpt

===========================================================================
Total Negative Slack (Hold)
============================================================================
%OL_METRIC_F timing__hold__tns__corner:nom_slow_1p08V_125C 0.0
nom_slow_1p08V_125C: 0.0
%OL_END_REPORT
%OL_CREATE_REPORT tns.max.rpt

===========================================================================
Total Negative Slack (Setup)
============================================================================
%OL_METRIC_F timing__setup__tns__corner:nom_slow_1p08V_125C 0.0
nom_slow_1p08V_125C: 0.0
%OL_END_REPORT
%OL_CREATE_REPORT wns.min.rpt

===========================================================================
Worst Negative Slack (Hold)
============================================================================
%OL_METRIC_F timing__hold__wns__corner:nom_slow_1p08V_125C 0
nom_slow_1p08V_125C: 0
%OL_END_REPORT
%OL_CREATE_REPORT wns.max.rpt

===========================================================================
Worst Negative Slack (Setup)
============================================================================
%OL_METRIC_F timing__setup__wns__corner:nom_slow_1p08V_125C 0.0
nom_slow_1p08V_125C: 0.0
%OL_END_REPORT
%OL_CREATE_REPORT violator_list.rpt

===========================================================================
Violator List
============================================================================
%OL_METRIC_I timing__hold_vio__count__corner:nom_slow_1p08V_125C 0
%OL_METRIC_F timing__hold_r2r__ws__corner:nom_slow_1p08V_125C 0.493624
%OL_METRIC_I timing__hold_r2r_vio__count__corner:nom_slow_1p08V_125C 0
%OL_METRIC_I timing__setup_vio__count__corner:nom_slow_1p08V_125C 0
%OL_METRIC_F timing__setup_r2r__ws__corner:nom_slow_1p08V_125C 2.375655
%OL_METRIC_I timing__setup_r2r_vio__count__corner:nom_slow_1p08V_125C 0
%OL_END_REPORT
%OL_CREATE_REPORT unpropagated.rpt
clk
%OL_END_REPORT
%OL_CREATE_REPORT clock.rpt
Clock: clk
Sources: clk 
Generated: no
Virtual: no
Propagated: no
Period: 5.000000

===========================================================================
report_clock_properties
============================================================================
Clock                   Period          Waveform
----------------------------------------------------
clk                   5.000000    0.000000  2.500000

===========================================================================
report_clock_latency
============================================================================
Clock clk
rise -> rise
    min     max
0.000000 0.000000 source latency
0.000000         network latency _293_/CLK
        0.000000 network latency _293_/CLK
---------------
0.000000 0.000000 latency
        0.000000 skew

fall -> fall
    min     max
0.000000 0.000000 source latency
0.000000         network latency _293_/CLK
        0.000000 network latency _293_/CLK
---------------
0.000000 0.000000 latency
        0.000000 skew



===========================================================================
report_clock_min_period
============================================================================
clk period_min = 2.62 fmax = 381.05
%OL_END_REPORT
Writing SDF files for all corners…
