================================================================================ 
Commit: 4eb5539f5f1a49265b7e46bf084dc0a34eebc5f3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jul 26 15:06:15 2024 +0530 
-------------------------------------------------------------------------------- 
Added Doxygen folder and License file for TWL 5293_00.

-------------------------------------------------------------------------------- 
[Changed Files]
Doxygen/AlderLake_FSP_Integration_Guide.chm
Doxygen/AlderLake_FSP_Integration_Guide.pdf
Doxygen/BoardApi.chm
Doxygen/FspApi.chm
Doxygen/PlatApi.chm
Doxygen/SiPkgApi.chm

================================================================================ 
Commit: c98eb044dc60fd286b71b13b8a12ab7e3bbd903c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jul 26 15:03:52 2024 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] TWL Daily_Auto_Commit_BIOS_ID_Update_github CI BIOS Version to 5293_00

Wed Jul 17 05:26:13 2024 -0700
Original commit date: Wed Jul 17 05:26:13 2024 -0700
Original commit hash: ff15df9135a8370ffd84982e116bbe863bc970e0

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: e242a7a84a88eec64800fbb1a134ee2f7e950e3a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jul 26 15:03:48 2024 +0530 
-------------------------------------------------------------------------------- 
Skip HDA codec enumeration if SDIs are disabled

[Feature Description]
If PchHdaSdiEnable[] are FALSE, there should not be any HDA codec and
therefore the HDA codec enumeration systematically fails.

This change saves about 18-20 ms of boot time by avoiding calling the
OEMx which systematically timeouts under these conditions.

Package/Module:
IpBlock/Hda

[Impacted Platform]
TWL

Hsd-es-id: 16024805566
Original commit date: Thu Mar 23 10:27:26 2023 -0700
Change-Id: I2014740dba277127eee2ed98398f30d98c471ed3
Original commit hash: 2a7ffede4230ef062706c487d71c18a4ceb07102

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Hda/LibraryPrivate/PeiCavsInitLib/PeiCavsInitLibVer2.c

================================================================================ 
Commit: 80fcbdb14f2eb22382559bebe92c51dae12e3687 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jul 26 15:03:45 2024 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] TWL Daily_Auto_Commit_BIOS_ID_Update_github CI BIOS Version to 5292_00

Tue Jul 16 01:51:43 2024 -0700
Original commit date: Tue Jul 16 01:51:43 2024 -0700
Original commit hash: bbb579f5c2503ec182e7dad8a74867324ba64ac2

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: fe23e72f6684d5d52d05d6662104765a75044c0f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jul 26 15:03:42 2024 +0530 
-------------------------------------------------------------------------------- 
Update new device ID

[Feature Description]
Update new device ID

Package/Module:
ClientOneSiliconPkg

[Impacted Platform]
TWL

Hsd-es-id: 16024762130
Original commit date: Mon Jul 15 20:24:06 2024 +0530
Change-Id: I5b430f9400958db5501663be9abaf7d52dd11eed
Original commit hash: 76d686ac5177636868d8725c9f524f42eb75fbda

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/AdlCpu/Include/Register/SaRegsHostBridge.h
ClientOneSiliconPkg/Fru/AdlCpu/IncludePrivate/Register/IgdRegs.h
ClientOneSiliconPkg/Fru/AdlCpu/LibraryPrivate/BaseCpuInfoFruLib/BaseCpuInfoFruLib.c

================================================================================ 
Commit: c44b09482868a13c09ba5c4de10c624ca0bba28b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jul 10 14:50:35 2024 +0530 
-------------------------------------------------------------------------------- 
Updated Doxygen folder and license file for TWL 5261_00_343 label


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/SiPkg.dec
Doxygen/AlderLake_FSP_Integration_Guide.chm
Doxygen/AlderLake_FSP_Integration_Guide.pdf
Doxygen/BoardApi.chm
Doxygen/FspApi.chm
Doxygen/PlatApi.chm
Doxygen/SiPkgApi.chm

================================================================================ 
Commit: 4fc012061a866686e9dd12a4d1019659cc0c3f0c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jul 10 14:43:27 2024 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] TWL Daily_Auto_Commit_BIOS_ID_Update_github CI BIOS Version to 5261_00
Mon Jun 24 21:58:37 2024 -0700


-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: d267bca1307accfa0908e5da5932894ce97c9e9f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jul 10 14:43:22 2024 +0530 
-------------------------------------------------------------------------------- 
Revert ACPI logo test fix
[Issue Description]
Reverted ACPI logo test fails fix
[Resolution]
Reverted replaced HID values
Package/Module:
AlderLakeBoardPkg/Acpi
[Impacted Platform]
TWL
Change-Id: I66b8a5b9abb2ee0fe2df8d08363bd59b2872a3ce


-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/LpcB.asl
AlderLakeBoardPkg/Acpi/BoardAcpiDxe/Dsdt/LpcB.asl

================================================================================ 
Commit: ebc67772ba28805067c1f1bd3eef9fda69a4d8bb 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jul 10 14:43:19 2024 +0530 
-------------------------------------------------------------------------------- 
RPL platform FastStartup failed issue fix
[Issue Description]
Assessment Boot performance(Fast startup) return failure
[Resolution]
Add the FastBoot PPI to clean Boot Flag Status
Package/Module:
AlderLakeBoardPkg
ClientOneSiliconPkg
[Impacted Platform]
RPL
Change-Id: Ia361ea64337739338a8b32123aff0e2b3fb770b4


-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Library/PeiBootModeLib/PeiBootModeLib.c
AlderLakeBoardPkg/Library/PeiBootModeLib/PeiBootModeLib.inf
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiTxtLib/PeiTxtLib.inf
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiTxtLib/TxtPeiLib.c

================================================================================ 
Commit: bfd8f872662663a7411b7522d67aa6fab99a11ad 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jul 10 14:43:16 2024 +0530 
-------------------------------------------------------------------------------- 
[RPL-P][RPL-S] Provide a callback interface for TXT clean reset
[Feature Description]
Install a ppi before reset triggered by TXT clean for platform to use
Package/Module: MRC
[Impacted Platform]
RPL
Change-Id: I8675236b69415d5d3b089daf0bdb5df300d37917


-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Include/MrcTypes.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/MemoryInit.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/PeiMemoryInitLib.inf
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/PeiMemoryInitLibFsp.inf
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcMemoryScrub.c
