{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat May 04 12:50:30 2019 " "Info: Processing started: Sat May 04 12:50:30 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off lab3-flag -c lab3-flag --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off lab3-flag -c lab3-flag --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "7476:inst21\|8~latch " "Warning: Node \"7476:inst21\|8~latch\" is a latch" {  } { { "7476.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/7476.bdf" { { 48 256 320 128 "8" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CLK " "Info: Assuming node \"CLK\" is an undefined clock" {  } { { "Flag.bdf" "" { Schematic "C:/altera/91sp2/quartus/lab3/Flag.bdf" { { 800 296 464 816 "CLK" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLK" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "SF " "Info: Assuming node \"SF\" is an undefined clock" {  } { { "Flag.bdf" "" { Schematic "C:/altera/91sp2/quartus/lab3/Flag.bdf" { { 816 296 464 832 "SF" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SF" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "1 " "Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "inst6 " "Info: Detected gated clock \"inst6\" as buffer" {  } { { "Flag.bdf" "" { Schematic "C:/altera/91sp2/quartus/lab3/Flag.bdf" { { 792 488 552 840 "inst6" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst6" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "CLK " "Info: No valid register-to-register data paths exist for clock \"CLK\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "SF " "Info: No valid register-to-register data paths exist for clock \"SF\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "7476:inst21\|8~_emulated R\[3\] SF 1.880 ns register " "Info: tsu for register \"7476:inst21\|8~_emulated\" (data pin = \"R\[3\]\", clock pin = \"SF\") is 1.880 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.310 ns + Longest pin register " "Info: + Longest pin to register delay is 4.310 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns R\[3\] 1 PIN PIN_AF14 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_AF14; Fanout = 1; PIN Node = 'R\[3\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { R[3] } "NODE_NAME" } } { "Flag.bdf" "" { Schematic "C:/altera/91sp2/quartus/lab3/Flag.bdf" { { 352 168 184 521 "R\[4..1\]" "" } { 552 192 280 568 "R\[1\]" "" } { 568 192 280 584 "R\[2\]" "" } { 720 192 280 736 "R\[3\]" "" } { 736 192 280 752 "R\[4\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.385 ns) + CELL(0.438 ns) 3.822 ns inst~0 2 COMB LCCOMB_X64_Y19_N6 1 " "Info: 2: + IC(2.385 ns) + CELL(0.438 ns) = 3.822 ns; Loc. = LCCOMB_X64_Y19_N6; Fanout = 1; COMB Node = 'inst~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.823 ns" { R[3] inst~0 } "NODE_NAME" } } { "Flag.bdf" "" { Schematic "C:/altera/91sp2/quartus/lab3/Flag.bdf" { { 632 496 560 680 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.254 ns) + CELL(0.150 ns) 4.226 ns 7476:inst21\|8~data_lut 3 COMB LCCOMB_X64_Y19_N22 1 " "Info: 3: + IC(0.254 ns) + CELL(0.150 ns) = 4.226 ns; Loc. = LCCOMB_X64_Y19_N22; Fanout = 1; COMB Node = '7476:inst21\|8~data_lut'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.404 ns" { inst~0 7476:inst21|8~data_lut } "NODE_NAME" } } { "7476.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/7476.bdf" { { 48 256 320 128 "8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 4.310 ns 7476:inst21\|8~_emulated 4 REG LCFF_X64_Y19_N23 1 " "Info: 4: + IC(0.000 ns) + CELL(0.084 ns) = 4.310 ns; Loc. = LCFF_X64_Y19_N23; Fanout = 1; REG Node = '7476:inst21\|8~_emulated'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { 7476:inst21|8~data_lut 7476:inst21|8~_emulated } "NODE_NAME" } } { "7476.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/7476.bdf" { { 48 256 320 128 "8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.671 ns ( 38.77 % ) " "Info: Total cell delay = 1.671 ns ( 38.77 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.639 ns ( 61.23 % ) " "Info: Total interconnect delay = 2.639 ns ( 61.23 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.310 ns" { R[3] inst~0 7476:inst21|8~data_lut 7476:inst21|8~_emulated } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.310 ns" { R[3] {} R[3]~combout {} inst~0 {} 7476:inst21|8~data_lut {} 7476:inst21|8~_emulated {} } { 0.000ns 0.000ns 2.385ns 0.254ns 0.000ns } { 0.000ns 0.999ns 0.438ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "7476.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/7476.bdf" { { 48 256 320 128 "8" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SF destination 2.394 ns - Shortest register " "Info: - Shortest clock path from clock \"SF\" to destination register is 2.394 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns SF 1 CLK PIN_P25 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P25; Fanout = 1; CLK Node = 'SF'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { SF } "NODE_NAME" } } { "Flag.bdf" "" { Schematic "C:/altera/91sp2/quartus/lab3/Flag.bdf" { { 816 296 464 832 "SF" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.362 ns) + CELL(0.271 ns) 1.632 ns inst6 2 COMB LCCOMB_X64_Y19_N8 1 " "Info: 2: + IC(0.362 ns) + CELL(0.271 ns) = 1.632 ns; Loc. = LCCOMB_X64_Y19_N8; Fanout = 1; COMB Node = 'inst6'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.633 ns" { SF inst6 } "NODE_NAME" } } { "Flag.bdf" "" { Schematic "C:/altera/91sp2/quartus/lab3/Flag.bdf" { { 792 488 552 840 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.225 ns) + CELL(0.537 ns) 2.394 ns 7476:inst21\|8~_emulated 3 REG LCFF_X64_Y19_N23 1 " "Info: 3: + IC(0.225 ns) + CELL(0.537 ns) = 2.394 ns; Loc. = LCFF_X64_Y19_N23; Fanout = 1; REG Node = '7476:inst21\|8~_emulated'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.762 ns" { inst6 7476:inst21|8~_emulated } "NODE_NAME" } } { "7476.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/7476.bdf" { { 48 256 320 128 "8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.807 ns ( 75.48 % ) " "Info: Total cell delay = 1.807 ns ( 75.48 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.587 ns ( 24.52 % ) " "Info: Total interconnect delay = 0.587 ns ( 24.52 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.394 ns" { SF inst6 7476:inst21|8~_emulated } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.394 ns" { SF {} SF~combout {} inst6 {} 7476:inst21|8~_emulated {} } { 0.000ns 0.000ns 0.362ns 0.225ns } { 0.000ns 0.999ns 0.271ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.310 ns" { R[3] inst~0 7476:inst21|8~data_lut 7476:inst21|8~_emulated } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.310 ns" { R[3] {} R[3]~combout {} inst~0 {} 7476:inst21|8~data_lut {} 7476:inst21|8~_emulated {} } { 0.000ns 0.000ns 2.385ns 0.254ns 0.000ns } { 0.000ns 0.999ns 0.438ns 0.150ns 0.084ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.394 ns" { SF inst6 7476:inst21|8~_emulated } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.394 ns" { SF {} SF~combout {} inst6 {} 7476:inst21|8~_emulated {} } { 0.000ns 0.000ns 0.362ns 0.225ns } { 0.000ns 0.999ns 0.271ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLK Q 7476:inst21\|8~_emulated 8.791 ns register " "Info: tco from clock \"CLK\" to destination pin \"Q\" through register \"7476:inst21\|8~_emulated\" is 8.791 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 3.109 ns + Longest register " "Info: + Longest clock path from clock \"CLK\" to source register is 3.109 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.862 ns) 0.862 ns CLK 1 CLK PIN_G26 1 " "Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_G26; Fanout = 1; CLK Node = 'CLK'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "Flag.bdf" "" { Schematic "C:/altera/91sp2/quartus/lab3/Flag.bdf" { { 800 296 464 816 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.335 ns) + CELL(0.150 ns) 2.347 ns inst6 2 COMB LCCOMB_X64_Y19_N8 1 " "Info: 2: + IC(1.335 ns) + CELL(0.150 ns) = 2.347 ns; Loc. = LCCOMB_X64_Y19_N8; Fanout = 1; COMB Node = 'inst6'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.485 ns" { CLK inst6 } "NODE_NAME" } } { "Flag.bdf" "" { Schematic "C:/altera/91sp2/quartus/lab3/Flag.bdf" { { 792 488 552 840 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.225 ns) + CELL(0.537 ns) 3.109 ns 7476:inst21\|8~_emulated 3 REG LCFF_X64_Y19_N23 1 " "Info: 3: + IC(0.225 ns) + CELL(0.537 ns) = 3.109 ns; Loc. = LCFF_X64_Y19_N23; Fanout = 1; REG Node = '7476:inst21\|8~_emulated'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.762 ns" { inst6 7476:inst21|8~_emulated } "NODE_NAME" } } { "7476.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/7476.bdf" { { 48 256 320 128 "8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.549 ns ( 49.82 % ) " "Info: Total cell delay = 1.549 ns ( 49.82 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.560 ns ( 50.18 % ) " "Info: Total interconnect delay = 1.560 ns ( 50.18 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.109 ns" { CLK inst6 7476:inst21|8~_emulated } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.109 ns" { CLK {} CLK~combout {} inst6 {} 7476:inst21|8~_emulated {} } { 0.000ns 0.000ns 1.335ns 0.225ns } { 0.000ns 0.862ns 0.150ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "7476.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/7476.bdf" { { 48 256 320 128 "8" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.432 ns + Longest register pin " "Info: + Longest register to pin delay is 5.432 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns 7476:inst21\|8~_emulated 1 REG LCFF_X64_Y19_N23 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X64_Y19_N23; Fanout = 1; REG Node = '7476:inst21\|8~_emulated'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { 7476:inst21|8~_emulated } "NODE_NAME" } } { "7476.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/7476.bdf" { { 48 256 320 128 "8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.305 ns) + CELL(0.419 ns) 0.724 ns 7476:inst21\|8~head_lut 2 COMB LCCOMB_X64_Y19_N0 1 " "Info: 2: + IC(0.305 ns) + CELL(0.419 ns) = 0.724 ns; Loc. = LCCOMB_X64_Y19_N0; Fanout = 1; COMB Node = '7476:inst21\|8~head_lut'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.724 ns" { 7476:inst21|8~_emulated 7476:inst21|8~head_lut } "NODE_NAME" } } { "7476.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/7476.bdf" { { 48 256 320 128 "8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.890 ns) + CELL(2.818 ns) 5.432 ns Q 3 PIN PIN_AE23 0 " "Info: 3: + IC(1.890 ns) + CELL(2.818 ns) = 5.432 ns; Loc. = PIN_AE23; Fanout = 0; PIN Node = 'Q'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.708 ns" { 7476:inst21|8~head_lut Q } "NODE_NAME" } } { "Flag.bdf" "" { Schematic "C:/altera/91sp2/quartus/lab3/Flag.bdf" { { 680 992 1168 696 "Q" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.237 ns ( 59.59 % ) " "Info: Total cell delay = 3.237 ns ( 59.59 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.195 ns ( 40.41 % ) " "Info: Total interconnect delay = 2.195 ns ( 40.41 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.432 ns" { 7476:inst21|8~_emulated 7476:inst21|8~head_lut Q } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.432 ns" { 7476:inst21|8~_emulated {} 7476:inst21|8~head_lut {} Q {} } { 0.000ns 0.305ns 1.890ns } { 0.000ns 0.419ns 2.818ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.109 ns" { CLK inst6 7476:inst21|8~_emulated } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.109 ns" { CLK {} CLK~combout {} inst6 {} 7476:inst21|8~_emulated {} } { 0.000ns 0.000ns 1.335ns 0.225ns } { 0.000ns 0.862ns 0.150ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.432 ns" { 7476:inst21|8~_emulated 7476:inst21|8~head_lut Q } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.432 ns" { 7476:inst21|8~_emulated {} 7476:inst21|8~head_lut {} Q {} } { 0.000ns 0.305ns 1.890ns } { 0.000ns 0.419ns 2.818ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "CLR Q 6.358 ns Longest " "Info: Longest tpd from source pin \"CLR\" to destination pin \"Q\" is 6.358 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLR 1 PIN PIN_N25 3 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N25; Fanout = 3; PIN Node = 'CLR'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLR } "NODE_NAME" } } { "Flag.bdf" "" { Schematic "C:/altera/91sp2/quartus/lab3/Flag.bdf" { { 776 632 800 792 "CLR" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.376 ns) + CELL(0.275 ns) 1.650 ns 7476:inst21\|8~head_lut 2 COMB LCCOMB_X64_Y19_N0 1 " "Info: 2: + IC(0.376 ns) + CELL(0.275 ns) = 1.650 ns; Loc. = LCCOMB_X64_Y19_N0; Fanout = 1; COMB Node = '7476:inst21\|8~head_lut'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.651 ns" { CLR 7476:inst21|8~head_lut } "NODE_NAME" } } { "7476.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/7476.bdf" { { 48 256 320 128 "8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.890 ns) + CELL(2.818 ns) 6.358 ns Q 3 PIN PIN_AE23 0 " "Info: 3: + IC(1.890 ns) + CELL(2.818 ns) = 6.358 ns; Loc. = PIN_AE23; Fanout = 0; PIN Node = 'Q'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.708 ns" { 7476:inst21|8~head_lut Q } "NODE_NAME" } } { "Flag.bdf" "" { Schematic "C:/altera/91sp2/quartus/lab3/Flag.bdf" { { 680 992 1168 696 "Q" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.092 ns ( 64.36 % ) " "Info: Total cell delay = 4.092 ns ( 64.36 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.266 ns ( 35.64 % ) " "Info: Total interconnect delay = 2.266 ns ( 35.64 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.358 ns" { CLR 7476:inst21|8~head_lut Q } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.358 ns" { CLR {} CLR~combout {} 7476:inst21|8~head_lut {} Q {} } { 0.000ns 0.000ns 0.376ns 1.890ns } { 0.000ns 0.999ns 0.275ns 2.818ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "7476:inst21\|8~_emulated R\[1\] CLK -0.307 ns register " "Info: th for register \"7476:inst21\|8~_emulated\" (data pin = \"R\[1\]\", clock pin = \"CLK\") is -0.307 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 3.109 ns + Longest register " "Info: + Longest clock path from clock \"CLK\" to destination register is 3.109 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.862 ns) 0.862 ns CLK 1 CLK PIN_G26 1 " "Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_G26; Fanout = 1; CLK Node = 'CLK'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "Flag.bdf" "" { Schematic "C:/altera/91sp2/quartus/lab3/Flag.bdf" { { 800 296 464 816 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.335 ns) + CELL(0.150 ns) 2.347 ns inst6 2 COMB LCCOMB_X64_Y19_N8 1 " "Info: 2: + IC(1.335 ns) + CELL(0.150 ns) = 2.347 ns; Loc. = LCCOMB_X64_Y19_N8; Fanout = 1; COMB Node = 'inst6'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.485 ns" { CLK inst6 } "NODE_NAME" } } { "Flag.bdf" "" { Schematic "C:/altera/91sp2/quartus/lab3/Flag.bdf" { { 792 488 552 840 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.225 ns) + CELL(0.537 ns) 3.109 ns 7476:inst21\|8~_emulated 3 REG LCFF_X64_Y19_N23 1 " "Info: 3: + IC(0.225 ns) + CELL(0.537 ns) = 3.109 ns; Loc. = LCFF_X64_Y19_N23; Fanout = 1; REG Node = '7476:inst21\|8~_emulated'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.762 ns" { inst6 7476:inst21|8~_emulated } "NODE_NAME" } } { "7476.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/7476.bdf" { { 48 256 320 128 "8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.549 ns ( 49.82 % ) " "Info: Total cell delay = 1.549 ns ( 49.82 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.560 ns ( 50.18 % ) " "Info: Total interconnect delay = 1.560 ns ( 50.18 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.109 ns" { CLK inst6 7476:inst21|8~_emulated } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.109 ns" { CLK {} CLK~combout {} inst6 {} 7476:inst21|8~_emulated {} } { 0.000ns 0.000ns 1.335ns 0.225ns } { 0.000ns 0.862ns 0.150ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "7476.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/7476.bdf" { { 48 256 320 128 "8" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.682 ns - Shortest pin register " "Info: - Shortest pin to register delay is 3.682 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.989 ns) 0.989 ns R\[1\] 1 PIN PIN_AC13 1 " "Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_AC13; Fanout = 1; PIN Node = 'R\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { R[1] } "NODE_NAME" } } { "Flag.bdf" "" { Schematic "C:/altera/91sp2/quartus/lab3/Flag.bdf" { { 352 168 184 521 "R\[4..1\]" "" } { 552 192 280 568 "R\[1\]" "" } { 568 192 280 584 "R\[2\]" "" } { 720 192 280 736 "R\[3\]" "" } { 736 192 280 752 "R\[4\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.056 ns) + CELL(0.149 ns) 3.194 ns inst~0 2 COMB LCCOMB_X64_Y19_N6 1 " "Info: 2: + IC(2.056 ns) + CELL(0.149 ns) = 3.194 ns; Loc. = LCCOMB_X64_Y19_N6; Fanout = 1; COMB Node = 'inst~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.205 ns" { R[1] inst~0 } "NODE_NAME" } } { "Flag.bdf" "" { Schematic "C:/altera/91sp2/quartus/lab3/Flag.bdf" { { 632 496 560 680 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.254 ns) + CELL(0.150 ns) 3.598 ns 7476:inst21\|8~data_lut 3 COMB LCCOMB_X64_Y19_N22 1 " "Info: 3: + IC(0.254 ns) + CELL(0.150 ns) = 3.598 ns; Loc. = LCCOMB_X64_Y19_N22; Fanout = 1; COMB Node = '7476:inst21\|8~data_lut'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.404 ns" { inst~0 7476:inst21|8~data_lut } "NODE_NAME" } } { "7476.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/7476.bdf" { { 48 256 320 128 "8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 3.682 ns 7476:inst21\|8~_emulated 4 REG LCFF_X64_Y19_N23 1 " "Info: 4: + IC(0.000 ns) + CELL(0.084 ns) = 3.682 ns; Loc. = LCFF_X64_Y19_N23; Fanout = 1; REG Node = '7476:inst21\|8~_emulated'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { 7476:inst21|8~data_lut 7476:inst21|8~_emulated } "NODE_NAME" } } { "7476.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/7476.bdf" { { 48 256 320 128 "8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.372 ns ( 37.26 % ) " "Info: Total cell delay = 1.372 ns ( 37.26 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.310 ns ( 62.74 % ) " "Info: Total interconnect delay = 2.310 ns ( 62.74 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.682 ns" { R[1] inst~0 7476:inst21|8~data_lut 7476:inst21|8~_emulated } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.682 ns" { R[1] {} R[1]~combout {} inst~0 {} 7476:inst21|8~data_lut {} 7476:inst21|8~_emulated {} } { 0.000ns 0.000ns 2.056ns 0.254ns 0.000ns } { 0.000ns 0.989ns 0.149ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.109 ns" { CLK inst6 7476:inst21|8~_emulated } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.109 ns" { CLK {} CLK~combout {} inst6 {} 7476:inst21|8~_emulated {} } { 0.000ns 0.000ns 1.335ns 0.225ns } { 0.000ns 0.862ns 0.150ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.682 ns" { R[1] inst~0 7476:inst21|8~data_lut 7476:inst21|8~_emulated } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.682 ns" { R[1] {} R[1]~combout {} inst~0 {} 7476:inst21|8~data_lut {} 7476:inst21|8~_emulated {} } { 0.000ns 0.000ns 2.056ns 0.254ns 0.000ns } { 0.000ns 0.989ns 0.149ns 0.150ns 0.084ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 4 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "213 " "Info: Peak virtual memory: 213 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat May 04 12:50:31 2019 " "Info: Processing ended: Sat May 04 12:50:31 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
