read_verilog ../top_no_feedback.v
 scc top
proc
 scc top
synth
 scc top
