#-----------------------------------------------------------
# Vivado v2016.2 (64-bit)
# SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
# IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
# Start of session at: Mon Sep 12 02:34:49 2016
# Process ID: 35484
# Current directory: C:/Users/jsequeira/Proyectos/project_1.xpr/project_1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent54752 C:\Users\jsequeira\Proyectos\project_1.xpr\project_1\project_1.xpr
# Log file: C:/Users/jsequeira/Proyectos/project_1.xpr/project_1/vivado.log
# Journal file: C:/Users/jsequeira/Proyectos/project_1.xpr/project_1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/jsequeira/Proyectos/project_1.xpr/project_1/project_1.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2016.2/data/ip'.
open_project: Time (s): cpu = 00:00:19 ; elapsed = 00:00:10 . Memory (MB): peak = 838.320 ; gain = 176.234
ERROR: [Common 17-9] Error reading message records.
ERROR: [Common 17-9] Error reading message records.
ERROR: [Common 17-9] Error reading message records.
ERROR: [Common 17-9] Error reading message records.
ERROR: [Common 17-9] Error reading message records.
ERROR: [Common 17-9] Error reading message records.
ERROR: [Common 17-9launch_simulation -mode post-syntexit
INFO: [Common 17-206] Exiting Vivado at Mon Sep 12 02:49:15 2016...
n is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a100tcsg324-1
INFO: [Netlist 29-17] Analyzing 88 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.2
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/jsequeira/Proyectos/project_1.xpr/project_1/project_1.srcs/constrs_1/imports/RTL/Nexys4_Master.xdc]
Finished Parsing XDC File [C:/Users/jsequeira/Proyectos/project_1.xpr/project_1/project_1.srcs/constrs_1/imports/RTL/Nexys4_Master.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:19 ; elapsed = 00:00:12 . Memory (MB): peak = 1141.410 ; gain = 329.375
INFO: [USF-XSim-29] Writing simulation netlist file for design 'synth_1'...
INFO: [USF-XSim-90] write_verilog -mode timesim -nolib -sdf_anno true -force -file "C:/Users/jsequeira/Proyectos/project_1.xpr/project_1/project_1.sim/sim_1/synth/timing/Testbench_FPU_Add_Subt_time_synth.v"
write_verilog: Time (s): cpu = 00:00:35 ; elapsed = 00:00:16 . Memory (MB): peak = 1215.980 ; gain = 74.570
INFO: [USF-XSim-30] Writing SDF file...
INFO: [USF-XSim-91] write_sdf -mode timesim -process_corner slow -force -file "C:/Users/jsequeira/Proyectos/project_1.xpr/project_1/project_1.sim/sim_1/synth/timing/Testbench_FPU_Add_Subt_time_synth.sdf"
INFO: [USF-XSim-34] Netlist generated:C:/Users/jsequeira/Proyectos/project_1.xpr/project_1/project_1.sim/sim_1/synth/timing/Testbench_FPU_Add_Subt_time_synth.v
INFO: [USF-XSim-35] SDF generated:C:/Users/jsequeira/Proyectos/project_1.xpr/project_1/project_1.sim/sim_1/synth/timing/Testbench_FPU_Add_Subt_time_synth.sdf
INFO: [USF-XSim-37] Inspecting design source files for 'Testbench_FPU_Add_Subt' in fileset 'sim_1'...
INFO: [USF-XSim-25] Exported 'C:/Users/jsequeira/Proyectos/project_1.xpr/project_1/project_1.sim/sim_1/synth/timing/Hexadecimal_B.txt'
INFO: [USF-XSim-25] Exported 'C:/Users/jsequeira/Proyectos/project_1.xpr/project_1/project_1.sim/sim_1/synth/timing/Hexadecimal_A.txt'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/jsequeira/Proyectos/project_1.xpr/project_1/project_1.sim/sim_1/synth/timing'
"xvlog -m64 --relax -prj Testbench_FPU_Add_Subt_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jsequeira/Proyectos/project_1.xpr/project_1/project_1.sim/sim_1/synth/timing/Testbench_FPU_Add_Subt_time_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Add_Subt
INFO: [VRFC 10-311] analyzing module Barrel_Shifter
INFO: [VRFC 10-311] analyzing module Comparator
INFO: [VRFC 10-311] analyzing module Exp_Operation
INFO: [VRFC 10-311] analyzing module FPU_Add_Subtract_Function
INFO: [VRFC 10-311] analyzing module FSM_Add_Subtract
INFO: [VRFC 10-311] analyzing module LZD
INFO: [VRFC 10-311] analyzing module Mux_Array
INFO: [VRFC 10-311] analyzing module Oper_Start_In
INFO: [VRFC 10-311] analyzing module RegisterAdd
INFO: [VRFC 10-311] analyzing module RegisterAdd_0
INFO: [VRFC 10-311] analyzing module RegisterAdd_1
INFO: [VRFC 10-311] analyzing module RegisterAdd_2
INFO: [VRFC 10-311] analyzing module RegisterAdd_3
INFO: [VRFC 10-311] analyzing module RegisterAdd_4
INFO: [VRFC 10-311] analyzing module RegisterAdd_5
INFO: [VRFC 10-311] analyzing module RegisterAdd_6
INFO: [VRFC 10-311] analyzing module RegisterAdd__parameterized0
INFO: [VRFC 10-311] analyzing module RegisterAdd__parameterized1
INFO: [VRFC 10-311] analyzing module RegisterAdd__parameterized10
INFO: [VRFC 10-311] analyzing module RegisterAdd__parameterized2
INFO: [VRFC 10-311] analyzing module RegisterAdd__parameterized3
INFO: [VRFC 10-311] analyzing module RegisterAdd__parameterized4
INFO: [VRFC 10-311] analyzing module RegisterAdd__parameterized5
INFO: [VRFC 10-311] analyzing module RegisterAdd__parameterized6
INFO: [VRFC 10-311] analyzing module RegisterAdd__parameterized7
INFO: [VRFC 10-311] analyzing module RegisterAdd__parameterized8
INFO: [VRFC 10-311] analyzing module RegisterAdd__parameterized9
INFO: [VRFC 10-311] analyzing module Tenth_Phase
INFO: [VRFC 10-311] analyzing module add_sub_carry_out
INFO: [VRFC 10-311] analyzing module add_sub_carry_out__parameterized0
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jsequeira/Proyectos/project_1.xpr/project_1/project_1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/RegisterAdd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterAdd
WARNING: [VRFC 10-1195] overwriting previous definition of module RegisterAdd [C:/Users/jsequeira/Proyectos/project_1.xpr/project_1/project_1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/RegisterAdd.v:21]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jsequeira/Proyectos/project_1.xpr/project_1/project_1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Mux_Array.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux_Array
WARNING: [VRFC 10-1195] overwriting previous definition of module Mux_Array [C:/Users/jsequeira/Proyectos/project_1.xpr/project_1/project_1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Mux_Array.v:23]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jsequeira/Proyectos/project_1.xpr/project_1/project_1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/MultiplexTxT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MultiplexTxT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jsequeira/Proyectos/project_1.xpr/project_1/project_1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Oper_Start_In.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Oper_Start_In
INFO: [VRFC 10-2458] undeclared symbol sign_result, assumed default net type wire [C:/Users/jsequeira/Proyectos/project_1.xpr/project_1/project_1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Oper_Start_In.v:110]
WARNING: [VRFC 10-1195] overwriting previous definition of module Oper_Start_In [C:/Users/jsequeira/Proyectos/project_1.xpr/project_1/project_1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Oper_Start_In.v:23]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jsequeira/Proyectos/project_1.xpr/project_1/project_1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/exp_operation.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Exp_Operation
INFO: [VRFC 10-2458] undeclared symbol Overflow_flag, assumed default net type wire [C:/Users/jsequeira/Proyectos/project_1.xpr/project_1/project_1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/exp_operation.v:63]
INFO: [VRFC 10-2458] undeclared symbol Underflow_flag, assumed default net type wire [C:/Users/jsequeira/Proyectos/project_1.xpr/project_1/project_1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/exp_operation.v:64]
WARNING: [VRFC 10-1195] overwriting previous definition of module Exp_Operation [C:/Users/jsequeira/Proyectos/project_1.xpr/project_1/project_1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/exp_operation.v:23]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jsequeira/Proyectos/project_1.xpr/project_1/project_1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Rotate_Mux_Array.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Rotate_Mux_Array
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jsequeira/Proyectos/project_1.xpr/project_1/project_1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/sgn_result.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sgn_result
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jsequeira/Proyectos/project_1.xpr/project_1/project_1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/shift_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shift_mux_array
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jsequeira/Proyectos/project_1.xpr/project_1/project_1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Barrel_shifter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Barrel_Shifter
WARNING: [VRFC 10-1195] overwriting previous definition of module Barrel_Shifter [C:/Users/jsequeira/Proyectos/project_1.xpr/project_1/project_1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Barrel_shifter.v:23]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jsequeira/Proyectos/project_1.xpr/project_1/project_1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Multiplexer_AC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Multiplexer_AC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jsequeira/Proyectos/project_1.xpr/project_1/project_1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/add_sub_carry_out.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add_sub_carry_out
WARNING: [VRFC 10-1195] overwriting previous definition of module add_sub_carry_out [C:/Users/jsequeira/Proyectos/project_1.xpr/project_1/project_1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/add_sub_carry_out.v:23]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jsequeira/Proyectos/project_1.xpr/project_1/project_1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Comparator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Comparator
WARNING: [VRFC 10-1195] overwriting previous definition of module Comparator [C:/Users/jsequeira/Proyectos/project_1.xpr/project_1/project_1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Comparator.v:23]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jsequeira/Proyectos/project_1.xpr/project_1/project_1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/xor_tri.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xor_tri
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jsequeira/Proyectos/project_1.xpr/project_1/project_1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Priority_Codec_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Priority_Codec_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jsequeira/Proyectos/project_1.xpr/project_1/project_1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Combinational_Logic_LZA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Combinational_Logic_LZA
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jsequeira/Proyectos/project_1.xpr/project_1/project_1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Round_Sgf_Dec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Round_Sgf_Dec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jsequeira/Proyectos/project_1.xpr/project_1/project_1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Mux_3x1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux_3x1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jsequeira/Proyectos/project_1.xpr/project_1/project_1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/LZA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LZA
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jsequeira/Proyectos/project_1.xpr/project_1/project_1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Full_Adder_PG_1b.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Full_Adder_PG_1b
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jsequeira/Proyectos/project_1.xpr/project_1/project_1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Priority_Codec_64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Priority_Codec_64
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jsequeira/Proyectos/project_1.xpr/project_1/project_1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Tenth_Phase.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Tenth_Phase
WARNING: [VRFC 10-1195] overwriting previous definition of module Tenth_Phase [C:/Users/jsequeira/Proyectos/project_1.xpr/project_1/project_1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Tenth_Phase.v:21]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jsequeira/Proyectos/project_1.xpr/project_1/project_1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Add_Subt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Add_Subt
WARNING: [VRFC 10-1195] overwriting previous definition of module Add_Subt [C:/Users/jsequeira/Proyectos/project_1.xpr/project_1/project_1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Add_Subt.v:23]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jsequeira/Proyectos/project_1.xpr/project_1/project_1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Full_Adder_PG.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Full_Adder_PG
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jsequeira/Proyectos/project_1.xpr/project_1/project_1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/FSM_Add_Subtract.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FSM_Add_Subtract
WARNING: [VRFC 10-1195] overwriting previous definition of module FSM_Add_Subtract [C:/Users/jsequeira/Proyectos/project_1.xpr/project_1/project_1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/FSM_Add_Subtract.v:21]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jsequeira/Proyectos/project_1.xpr/project_1/project_1.srcs/sim_1/new/Testbench_FPU_Add_Subt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Testbench_FPU_Add_Subt
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jsequeira/Proyectos/project_1.xpr/project_1/project_1.srcs/sim_1/new/Testbench_Sgf_multiplication.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Testbench_Sgf_multiplication
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jsequeira/Proyectos/project_1.xpr/project_1/project_1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Mult/Sgf_Multiplication.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sgf_Multiplication
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jsequeira/Proyectos/project_1.xpr/project_1/project_1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Mult/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jsequeira/Proyectos/project_1.xpr/project_1/project_1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Mult/substractor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module substractor
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jsequeira/Proyectos/project_1.xpr/project_1/project_1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Mult/RegisterMult.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterMult
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jsequeira/Proyectos/project_1.xpr/project_1/project_1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Mult/multiplier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiplier
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jsequeira/Proyectos/project_1.xpr/project_1/project_1.srcs/sim_1/new/Testbench_FPU_multiplication.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Testbench_FPU_multiplication
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jsequeira/Proyectos/project_1.xpr/project_1/project_1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Mult/Comparator_Equal.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Comparator_Equal
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jsequeira/Proyectos/project_1.xpr/project_1/project_1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Mult/Barrel_Shifter_M.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Barrel_Shifter_M
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jsequeira/Proyectos/project_1.xpr/project_1/project_1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Mult/FPU_Multiplication_Function.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FPU_Multiplication_Function
INFO: [VRFC 10-2458] undeclared symbol FSM_Shift_Value, assumed default net type wire [C:/Users/jsequeira/Proyectos/project_1.xpr/project_1/project_1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Mult/FPU_Multiplication_Function.v:156]
INFO: [VRFC 10-2458] undeclared symbol FSM_selector_C, assumed default net type wire [C:/Users/jsequeira/Proyectos/project_1.xpr/project_1/project_1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Mult/FPU_Multiplication_Function.v:177]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jsequeira/Proyectos/project_1.xpr/project_1/project_1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Mult/Exp_operation_m.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Exp_Operation_m
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jsequeira/Proyectos/project_1.xpr/project_1/project_1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Mult/Round_decoder_M.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Round_decoder_M
INFO: [VRFC 10-2458] undeclared symbol round_ok, assumed default net type wire [C:/Users/jsequeira/Proyectos/project_1.xpr/project_1/project_1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Mult/Round_decoder_M.v:34]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jsequeira/Proyectos/project_1.xpr/project_1/project_1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Mult/First_Phase_M.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module First_Phase_M
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jsequeira/Proyectos/project_1.xpr/project_1/project_1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Mult/Comparator_Less.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Comparator_Less
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jsequeira/Proyectos/project_1.xpr/project_1/project_1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Mult/XOR_M.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module XOR_M
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jsequeira/Proyectos/project_1.xpr/project_1/project_1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Mult/Adder_Round.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder_Round
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jsequeira/Proyectos/project_1.xpr/project_1/project_1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Mult/Deco_Round_Mult.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Deco_Round_Mult
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jsequeira/Proyectos/project_1.xpr/project_1/project_1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Mult/OR_Module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OR_Module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jsequeira/Proyectos/project_1.xpr/project_1/project_1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Mult/Zero_InfMult_Unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Zero_InfMult_Unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jsequeira/Proyectos/project_1.xpr/project_1/project_1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Mult/FSM_Mult_Function.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FSM_Mult_Function
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jsequeira/Proyectos/project_1.xpr/project_1/project_1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Mult/Sign_result_m.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sign_result_m
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jsequeira/Proyectos/project_1.xpr/project_1/project_1.srcs/sim_1/new/Testbench_uart.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Testbench_uart
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jsequeira/Proyectos/project_1.xpr/project_1/project_1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/fpuuart/Transmisor_TX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Transmisor_TX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jsequeira/Proyectos/project_1.xpr/project_1/project_1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/fpuuart/Transmisor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Transmisor
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jsequeira/Proyectos/project_1.xpr/project_1/project_1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/fpuuart/ROM_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ROM_test
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jsequeira/Proyectos/project_1.xpr/project_1/project_1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/fpuuart/ReceptorRX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ReceptorRX
INFO: [VRFC 10-2458] undeclared symbol rx_ready, assumed default net type wire [C:/Users/jsequeira/Proyectos/project_1.xpr/project_1/project_1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/fpuuart/ReceptorRX.v:22]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jsequeira/Proyectos/project_1.xpr/project_1/project_1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/fpuuart/Receptor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Receptor
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jsequeira/Proyectos/project_1.xpr/project_1/project_1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/fpuuart/Mux_4x1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux_4x1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jsequeira/Proyectos/project_1.xpr/project_1/project_1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/fpuuart/Uart.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Uart
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jsequeira/Proyectos/project_1.xpr/project_1/project_1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/fpuuart/Mux_8x1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux_8x1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jsequeira/Proyectos/project_1.xpr/project_1/project_1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/fpuuart/FSM_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FSM_test
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jsequeira/Proyectos/project_1.xpr/project_1/project_1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/fpuuart/UBuffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module UBuffer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jsequeira/Proyectos/project_1.xpr/project_1/project_1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/fpuuart/cont_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cont_test
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jsequeira/Proyectos/project_1.xpr/project_1/project_1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/fpuuart/Coun_Baud.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Coun_Baud
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jsequeira/Proyectos/project_1.xpr/project_1/project_1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/fpuuart/FPU_UART.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FPU_UART
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jsequeira/Proyectos/project_1.xpr/project_1/project_1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/FPU_Add_Subtract_Function.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FPU_Add_Subtract_Function
INFO: [VRFC 10-2458] undeclared symbol zero_flag, assumed default net type wire [C:/Users/jsequeira/Proyectos/project_1.xpr/project_1/project_1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/FPU_Add_Subtract_Function.v:168]
WARNING: [VRFC 10-1195] overwriting previous definition of module FPU_Add_Subtract_Function [C:/Users/jsequeira/Proyectos/project_1.xpr/project_1/project_1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/FPU_Add_Subtract_Function.v:21]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jsequeira/Proyectos/project_1.xpr/project_1/project_1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Test_comb_LZA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Test_comb_LZA
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jsequeira/Proyectos/project_1.xpr/project_1/project_1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Comb_1b.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Comb_1b
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jsequeira/Proyectos/project_1.xpr/project_1/project_1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/LZD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LZD
WARNING: [VRFC 10-1195] overwriting previous definition of module LZD [C:/Users/jsequeira/Proyectos/project_1.xpr/project_1/project_1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/LZD.v:23]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jsequeira/Proyectos/project_1.xpr/project_1/project_1.srcs/sim_1/imports/Add-Subt/Comparators.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Comparators
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jsequeira/Proyectos/project_1.xpr/project_1/project_1.srcs/sim_1/imports/Add-Subt/Greater_Comparator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Greater_Comparator
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 1535.066 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '9' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/jsequeira/Proyectos/project_1.xpr/project_1/project_1.sim/sim_1/synth/timing'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 7f016364e8724f1d8edfefa90e0e5bb0 --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot Testbench_FPU_Add_Subt_time_synth -transport_int_delays -pulse_r 0 -pulse_int_r 0 xil_defaultlib.Testbench_FPU_Add_Subt xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.FSM_Add_Subtract
Compiling module xil_defaultlib.RegisterAdd(W=1)
Compiling module xil_defaultlib.RegisterAdd(W=2)
Compiling module xil_defaultlib.RegisterAdd(W=32)
Compiling module xil_defaultlib.Comparator(W=31)
Compiling module xil_defaultlib.xor_tri(W=32)
Compiling module xil_defaultlib.sgn_result
Compiling module xil_defaultlib.MultiplexTxT(W=31)
Compiling module xil_defaultlib.RegisterAdd(W=31)
Compiling module xil_defaultlib.Oper_Start_In(W=32)
Compiling module xil_defaultlib.Multiplexer_AC(W=8)
Compiling module xil_defaultlib.Mux_3x1(W=8)
Compiling module xil_defaultlib.add_sub_carry_out(W=8)
Compiling module xil_defaultlib.Greater_Comparator(W=9)
Compiling module xil_defaultlib.Comparator_Less(W=9)
Compiling module xil_defaultlib.Comparators(W_Exp=9)
Compiling module xil_defaultlib.RegisterAdd(W=8)
Compiling module xil_defaultlib.Exp_Operation(EW=8)
Compiling module xil_defaultlib.Mux_3x1(W=5)
Compiling module xil_defaultlib.Multiplexer_AC(W=26)
Compiling module xil_defaultlib.Multiplexer_AC(W=1)
Compiling module xil_defaultlib.Rotate_Mux_Array(SWR=26)
Compiling module xil_defaultlib.shift_mux_array(SWR=26,LEVEL=0)
Compiling module xil_defaultlib.shift_mux_array(SWR=26,LEVEL=1)
Compiling module xil_defaultlib.shift_mux_array(SWR=26,LEVEL=2)
Compiling module xil_defaultlib.RegisterAdd(W=26)
Compiling module xil_defaultlib.shift_mux_array(SWR=26,LEVEL=3)
Compiling module xil_defaultlib.shift_mux_array(SWR=26,LEVEL=4)
Compiling module xil_defaultlib.Mux_Array(SWR=26,EWR=5)
Compiling module xil_defaultlib.Barrel_Shifter(SWR=26,EWR=5)
Compiling module xil_defaultlib.add_sub_carry_out(W=26)
Compiling module xil_defaultlib.Add_Subt(SWR=26)
Compiling module xil_defaultlib.Priority_Codec_32
Compiling module xil_defaultlib.RegisterAdd(W=5)
Compiling module xil_defaultlib.LZD(SWR=26,EWR=5)
Compiling module xil_defaultlib.Round_Sgf_Dec
Compiling module xil_defaultlib.Mux_3x1(W=1)
Compiling module xil_defaultlib.Multiplexer_AC(W=23)
Compiling module xil_defaultlib.Tenth_Phase(W=32,EW=8,SW=23)
Compiling module xil_defaultlib.FPU_Add_Subtract_Function(W=32,E...
Compiling module xil_defaultlib.Testbench_FPU_Add_Subt
Compiling module xil_defaultlib.glbl
Built simulation snapshot Testbench_FPU_Add_Subt_time_synth

****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/jsequeira/Proyectos/project_1.xpr/project_1/project_1.sim/sim_1/synth/timing/xsim.dir/Testbench_FPU_Add_Subt_time_synth/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Mon Sep 12 02:37:09 2016...
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/jsequeira/Proyectos/project_1.xpr/project_1/project_1.sim/sim_1/synth/timing'
INFO: [USF-XSim-98] *** Running xsim
   with args "Testbench_FPU_Add_Subt_time_synth -key {Post-Synthesis:sim_1:Timing:Testbench_FPU_Add_Subt} -tclbatch {Testbench_FPU_Add_Subt.tcl} -view {C:/Users/jsequeira/Proyectos/project_1.xpr/project_1/project_1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/FPU_2.0/Testbench_FPU_Add_Subt_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
open_wave_config C:/Users/jsequeira/Proyectos/project_1.xpr/project_1/project_1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/FPU_2.0/Testbench_FPU_Add_Subt_behav.wcfg
WARNING: Simulation object /Testbench_FPU_Add_Subt/uut/Leading_Zero_Anticipator_Module/Shift_Value_o was not found in the design.
source Testbench_FPU_Add_Subt.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Testbench_FPU_Add_Subt_time_synth' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:01:07 ; elapsed = 00:00:47 . Memory (MB): peak = 1603.309 ; gain = 791.273
restart
INFO: [Simtcl 6-17] Simulation restarted
run 920 ns
run 920 ns
run 920 ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Mon Sep 12 02:40:14 2016...
