# Reading C:/developer-apps/altera/modelsim_ase/tcl/vsim/pref.tcl 
# do semaphore_run_msim_rtl_vhdl.do 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Copying C:\developer-apps\altera\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied C:\developer-apps\altera\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
# vcom -93 -work work {Z:/workspace/mestrado/sistemasVLSI/semaphoreVHDL/semaphore.vhd}
# Model Technology ModelSim ALTERA vcom 10.1b Compiler 2012.04 Apr 27 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity semaphore
# -- Compiling architecture behaviour of semaphore
# vcom -93 -work work {Z:/workspace/mestrado/sistemasVLSI/timer_ctl/timer_ctl.vhd}
# Model Technology ModelSim ALTERA vcom 10.1b Compiler 2012.04 Apr 27 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity timer_ctl
# -- Compiling architecture timer_behaviour of timer_ctl
# vcom -93 -work work {Z:/workspace/mestrado/sistemasVLSI/clk_converter/clk_converter_60hz.vhd}
# Model Technology ModelSim ALTERA vcom 10.1b Compiler 2012.04 Apr 27 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity clk_converter_60hz
# -- Compiling architecture behaviour_clk_converter of clk_converter_60hz
# 
# vcom -93 -work work {Z:/workspace/mestrado/sistemasVLSI/semaphoreVHDL/semaphore_tb.vhd}
# Model Technology ModelSim ALTERA vcom 10.1b Compiler 2012.04 Apr 27 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity semaphore_tb
# -- Compiling architecture semaphore_tb_arch of semaphore_tb
# ** Warning: [4] Z:/workspace/mestrado/sistemasVLSI/semaphoreVHDL/semaphore_tb.vhd(37): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cycloneive -L rtl_work -L work -voptargs="+acc"  semaphore_tb
# vsim -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cycloneive -L rtl_work -L work -voptargs=\"+acc\" -t 1ps semaphore_tb 
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.semaphore_tb(semaphore_tb_arch)
# Loading work.semaphore(behaviour)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.timer_ctl(timer_behaviour)
# Loading ieee.numeric_std(body)
# Loading work.clk_converter_60hz(behaviour_clk_converter)
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
do semaphore_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Modifying modelsim.ini
# 
# vcom -93 -work work {Z:/workspace/mestrado/sistemasVLSI/semaphoreVHDL/semaphore.vhd}
# Model Technology ModelSim ALTERA vcom 10.1b Compiler 2012.04 Apr 27 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity semaphore
# -- Compiling architecture behaviour of semaphore
# vcom -93 -work work {Z:/workspace/mestrado/sistemasVLSI/timer_ctl/timer_ctl.vhd}
# Model Technology ModelSim ALTERA vcom 10.1b Compiler 2012.04 Apr 27 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity timer_ctl
# -- Compiling architecture timer_behaviour of timer_ctl
# vcom -93 -work work {Z:/workspace/mestrado/sistemasVLSI/clk_converter/clk_converter_60hz.vhd}
# Model Technology ModelSim ALTERA vcom 10.1b Compiler 2012.04 Apr 27 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity clk_converter_60hz
# -- Compiling architecture behaviour_clk_converter of clk_converter_60hz
# 
# vcom -93 -work work {Z:/workspace/mestrado/sistemasVLSI/semaphoreVHDL/semaphore_tb.vhd}
# Model Technology ModelSim ALTERA vcom 10.1b Compiler 2012.04 Apr 27 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity semaphore_tb
# -- Compiling architecture semaphore_tb_arch of semaphore_tb
# ** Warning: [4] Z:/workspace/mestrado/sistemasVLSI/semaphoreVHDL/semaphore_tb.vhd(37): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cycloneive -L rtl_work -L work -voptargs="+acc"  semaphore_tb
# vsim -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cycloneive -L rtl_work -L work -voptargs=\"+acc\" -t 1ps semaphore_tb 
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.semaphore_tb(semaphore_tb_arch)
# Loading work.semaphore(behaviour)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.timer_ctl(timer_behaviour)
# Loading ieee.numeric_std(body)
# Loading work.clk_converter_60hz(behaviour_clk_converter)
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
pwd
# Z:/workspace/mestrado/sistemasVLSI/semaphoreVHDL/simulation/modelsim
run compilar_semaforo.do
# Invalid time value: compilar_semaforo.do
run [pwd]/compilar_semaforo.do
# Invalid time value: Z:/workspace/mestrado/sistemasVLSI/semaphoreVHDL/simulation/modelsim/compilar_semaforo.do
run
run [pwd]/compilar_semaforo.do
# Invalid time value: Z:/workspace/mestrado/sistemasVLSI/semaphoreVHDL/simulation/modelsim/compilar_semaforo.do
run [pwd]/compilar_semaforo.do
# Invalid time value: Z:/workspace/mestrado/sistemasVLSI/semaphoreVHDL/simulation/modelsim/compilar_semaforo.do
run [pwd]/compilar_semaforo.do
# Invalid time value: Z:/workspace/mestrado/sistemasVLSI/semaphoreVHDL/simulation/modelsim/compilar_semaforo.do
run [pwd]/compilar_semaforo.do
# Invalid time value: Z:/workspace/mestrado/sistemasVLSI/semaphoreVHDL/simulation/modelsim/compilar_semaforo.do
run [pwd]/compilar_semaforo.do
# Invalid time value: Z:/workspace/mestrado/sistemasVLSI/semaphoreVHDL/simulation/modelsim/compilar_semaforo.do
run [pwd]/compilar_semaforo.do
# Invalid time value: Z:/workspace/mestrado/sistemasVLSI/semaphoreVHDL/simulation/modelsim/compilar_semaforo.do
run [pwd]/compilar_semaforo.do
# Invalid time value: Z:/workspace/mestrado/sistemasVLSI/semaphoreVHDL/simulation/modelsim/compilar_semaforo.do
run [pwd]/compilar_semaforo.do
# Invalid time value: Z:/workspace/mestrado/sistemasVLSI/semaphoreVHDL/simulation/modelsim/compilar_semaforo.do
do [pwd]/compilar_semaforo.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Modifying modelsim.ini
# 
# vcom -93 -work work {Z:/workspace/mestrado/sistemasVLSI/semaphoreVHDL/semaphore.vhd}
# Model Technology ModelSim ALTERA vcom 10.1b Compiler 2012.04 Apr 27 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity semaphore
# -- Compiling architecture behaviour of semaphore
# vcom -93 -work work {Z:/workspace/mestrado/sistemasVLSI/timer_ctl/timer_ctl.vhd}
# Model Technology ModelSim ALTERA vcom 10.1b Compiler 2012.04 Apr 27 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity timer_ctl
# -- Compiling architecture timer_behaviour of timer_ctl
# vcom -93 -work work {Z:/workspace/mestrado/sistemasVLSI/clk_converter/clk_converter_60hz.vhd}
# Model Technology ModelSim ALTERA vcom 10.1b Compiler 2012.04 Apr 27 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity clk_converter_60hz
# -- Compiling architecture behaviour_clk_converter of clk_converter_60hz
# 
# vcom -93 -work work {Z:/workspace/mestrado/sistemasVLSI/semaphoreVHDL/semaphore_tb.vhd}
# Model Technology ModelSim ALTERA vcom 10.1b Compiler 2012.04 Apr 27 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity semaphore_tb
# -- Compiling architecture semaphore_tb_arch of semaphore_tb
# ** Warning: [4] Z:/workspace/mestrado/sistemasVLSI/semaphoreVHDL/semaphore_tb.vhd(37): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cycloneive -L rtl_work -L work -voptargs="+acc"  semaphore_tb
# vsim -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cycloneive -L rtl_work -L work -voptargs=\"+acc\" -t 1ps semaphore_tb 
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.semaphore_tb(semaphore_tb_arch)
# Loading work.semaphore(behaviour)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.timer_ctl(timer_behaviour)
# Loading ieee.numeric_std(body)
# Loading work.clk_converter_60hz(behaviour_clk_converter)
# 
# do [pwd]/wave.do 
# onerror {resume}
# quietly WaveActivateNextPane {} 0
# add wave -noupdate /semaphore_tb/reset
# add wave -noupdate /semaphore_tb/traffic_sensor
# add wave -noupdate /semaphore_tb/trafic_light_ctl
# add wave -noupdate /semaphore_tb/semaphore_port/timer_ctl_ports/clk_converter_ports/start
# add wave -noupdate /semaphore_tb/semaphore_port/timer_ctl_ports/clk_converter_ports/reset
# add wave -noupdate /semaphore_tb/semaphore_port/timer_ctl_ports/clk_converter_ports/clk
# add wave -noupdate /semaphore_tb/semaphore_port/timer_ctl_ports/clk_converter_ports/clk_60Hz
# add wave -noupdate /semaphore_tb/semaphore_port/timer_ctl_ports/clk_converter_ports/clock_tmp
# add wave -noupdate /semaphore_tb/semaphore_port/timer_ctl_ports/start
# add wave -noupdate /semaphore_tb/semaphore_port/timer_ctl_ports/reset
# add wave -noupdate /semaphore_tb/semaphore_port/timer_ctl_ports/clk
# add wave -noupdate /semaphore_tb/semaphore_port/timer_ctl_ports/short_interval
# add wave -noupdate /semaphore_tb/semaphore_port/timer_ctl_ports/long_interval
# add wave -noupdate /semaphore_tb/semaphore_port/timer_ctl_ports/clk_60Hz
# add wave -noupdate /semaphore_tb/semaphore_port/timer_ctl_ports/clk_60Hz_signal
# TreeUpdate [SetDefaultTree]
# WaveRestoreCursors {{Cursor 1} {480000 ps} 0}
# quietly wave cursor active 1
# configure wave -namecolwidth 435
# configure wave -valuecolwidth 81
# configure wave -justifyvalue left
# configure wave -signalnamewidth 0
# configure wave -snapdistance 10
# configure wave -datasetprefix 0
# configure wave -rowmargin 4
# configure wave -childrowmargin 2
# configure wave -gridoffset 0
# configure wave -gridperiod 10000000
# configure wave -griddelta 40
# configure wave -timeline 0
# configure wave -timelineunits sec
# update
# WaveRestoreZoom {0 ps} {1447680 ps}
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 2000ns
do [pwd]/compilar_semaforo.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Modifying modelsim.ini
# 
# vcom -93 -work work {Z:/workspace/mestrado/sistemasVLSI/semaphoreVHDL/semaphore.vhd}
# Model Technology ModelSim ALTERA vcom 10.1b Compiler 2012.04 Apr 27 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity semaphore
# -- Compiling architecture behaviour of semaphore
# vcom -93 -work work {Z:/workspace/mestrado/sistemasVLSI/timer_ctl/timer_ctl.vhd}
# Model Technology ModelSim ALTERA vcom 10.1b Compiler 2012.04 Apr 27 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity timer_ctl
# -- Compiling architecture timer_behaviour of timer_ctl
# vcom -93 -work work {Z:/workspace/mestrado/sistemasVLSI/clk_converter/clk_converter_60hz.vhd}
# Model Technology ModelSim ALTERA vcom 10.1b Compiler 2012.04 Apr 27 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity clk_converter_60hz
# -- Compiling architecture behaviour_clk_converter of clk_converter_60hz
# 
# vcom -93 -work work {Z:/workspace/mestrado/sistemasVLSI/semaphoreVHDL/semaphore_tb.vhd}
# Model Technology ModelSim ALTERA vcom 10.1b Compiler 2012.04 Apr 27 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity semaphore_tb
# -- Compiling architecture semaphore_tb_arch of semaphore_tb
# ** Warning: [4] Z:/workspace/mestrado/sistemasVLSI/semaphoreVHDL/semaphore_tb.vhd(37): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cycloneive -L rtl_work -L work -voptargs="+acc"  semaphore_tb
# vsim -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cycloneive -L rtl_work -L work -voptargs=\"+acc\" -t 1ps semaphore_tb 
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.semaphore_tb(semaphore_tb_arch)
# Loading work.semaphore(behaviour)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.timer_ctl(timer_behaviour)
# Loading ieee.numeric_std(body)
# Loading work.clk_converter_60hz(behaviour_clk_converter)
# 
# run 2000ns
# do [pwd]/wave.do 
# onerror {resume}
# quietly WaveActivateNextPane {} 0
# add wave -noupdate /semaphore_tb/reset
# add wave -noupdate /semaphore_tb/traffic_sensor
# add wave -noupdate /semaphore_tb/trafic_light_ctl
# add wave -noupdate /semaphore_tb/semaphore_port/timer_ctl_ports/clk_converter_ports/start
# add wave -noupdate /semaphore_tb/semaphore_port/timer_ctl_ports/clk_converter_ports/reset
# add wave -noupdate /semaphore_tb/semaphore_port/timer_ctl_ports/clk_converter_ports/clk
# add wave -noupdate /semaphore_tb/semaphore_port/timer_ctl_ports/clk_converter_ports/clk_60Hz
# add wave -noupdate /semaphore_tb/semaphore_port/timer_ctl_ports/clk_converter_ports/clock_tmp
# add wave -noupdate /semaphore_tb/semaphore_port/timer_ctl_ports/start
# add wave -noupdate /semaphore_tb/semaphore_port/timer_ctl_ports/reset
# add wave -noupdate /semaphore_tb/semaphore_port/timer_ctl_ports/clk
# add wave -noupdate /semaphore_tb/semaphore_port/timer_ctl_ports/short_interval
# add wave -noupdate /semaphore_tb/semaphore_port/timer_ctl_ports/long_interval
# add wave -noupdate /semaphore_tb/semaphore_port/timer_ctl_ports/clk_60Hz
# add wave -noupdate /semaphore_tb/semaphore_port/timer_ctl_ports/clk_60Hz_signal
# TreeUpdate [SetDefaultTree]
# WaveRestoreCursors {{Cursor 1} {480000 ps} 0}
# quietly wave cursor active 1
# configure wave -namecolwidth 435
# configure wave -valuecolwidth 81
# configure wave -justifyvalue left
# configure wave -signalnamewidth 0
# configure wave -snapdistance 10
# configure wave -datasetprefix 0
# configure wave -rowmargin 4
# configure wave -childrowmargin 2
# configure wave -gridoffset 0
# configure wave -gridperiod 10000000
# configure wave -griddelta 40
# configure wave -timeline 0
# configure wave -timelineunits sec
# update
# WaveRestoreZoom {0 ps} {1447680 ps}
# view signals
# .main_pane.objects.interior.cs.body.tree
vsim -help
# Usage: vsim [options] [[<library>.]<primary>[(<secondary>)]]...
#    -help                   Print this message
#    -version                Print the version of the simulator
# --------------------------- VHDL and Verilog options ---------------------------
#    -assertcover            Keep assertion counts for coverage statistics
#    -assertdebug            Keep data for debugging assertion failures
#    -assertfile <filename>  Alternative file for recording assert messages
#    -errorfile <filename>   Alternative file for recording error messages
#    -assume                 Simulate PSL and Verilog assume directives same as assert directives
#    -autoexclusionsdisable=fsm|assertions|all|none 
#                            Turns on/off automatic fsm or assertions code coverage exclusions
#    -attemptedimmedcovers   Exclude unattempted immediate covers to participate in coverage calculations
#    -c                      Command line mode
#    -capacity               Enable fine grain capacity analysis
#    -coverage               Allows enabled coverage statistics to be kept
#    -do "<command>"         Execute <command> on startup; <command> can be
#                            a macro filename
#    -displaymsgmode <mode>  Controls transcripting of display system task messages.
#                            Messages will appear in transcript and/or MsgViewer (.wlf file)
#                            Valid modes - tran, wlf, both (Default: tran)
#    +dumpports+direction    Provide port direction info in VCD file for dumpports
#    +dumpports+unique       Provide unique Extended VCD identifier for each port
#    +dumpports+no_strength_range
#                            Ignore strength range when resolving conflicts
#    +dumpports+collapse     Collapse dumpport vectors into single VCD ids
#    +dumpports+nocollapse   Don't collapse dumpport vectors into single VCD ids
#    +dumpports+force_direction
#                            Ignore driver location. Use port direction for input and output ports
#    -f <filename>           Read command line arguments from <filename>
#    -g<Name>=<Value>        Specify generic/parameter default Value for Name
#    -g <Name>=<Value>       Alternate way to specify generic/parameter default Value for Name
#    -G<Name>=<Value>        Override generic/parameter with specified Value
#    -G <Name>=<Value>       Alternate way to override generic/parameter with specified Value
#    -gui                    Open the GUI without loading a design
#    -i                      Force interactive mode
#    -immedassert            Enable SystemVerilog and VHDL immediate assertions
#    -keeploaded             Prevent the simulator from unloading/reloading
#                            shared libraries
#    -keeploadedrestart      Prevent the simulator from unloading/reloading
#                            shared libraries during restart
#    -keepstdout             Do not redirect stdout to transcript window
#    -l <filename>           Write simulation log to <filename>
#                            (Default: transcript)
#    -learn <fname>          Learn the names of objects externally accessed at runtime
#                            (by methods such as PLI, VPI, SignalSpy, or CLI).
#                            <fname>.ocf, <fname>.ocm and <fname>.acc files created
#    -lib <libname>          Load top-level design units from <libname>
#                            (Default: work)
#    -lic_noqueue            Do not wait in the license queue when a license
#                            is not available
#    -lic_vhdl               Immediately reserve a VHDL license
#    -lic_vlog               Immediately reserve a Verilog license
#    -lic_no_viewer          Disable checkout of viewer license and always use a
#                            simulation license to view
#    -lic_viewsim            View with a simulation license if a viewer license
#                            is not available
#    -memprof                Collect memory allocation profile data for use with
#                            current simulation
#    -memprof[+file=<filename>]
#                            Collect memory allocation profile data for use with
#                            current simulation and copy raw data to <filename>
#    -memprof[+fileonly=<filename>]
#                            Collect memory allocation profile data in raw format
#                            to <filename>
#    -modelsimini <modelsim.ini>
#                            Specify path to the modelsim.ini file
#    -multisource_delay min|max|latest
#                            Controls annotation of SDF INTERCONNECT construct
#                            (Default: max)
#    +multisource_int_delays Enable multisource interconnect delays
#                            for both Verilog and VHDL
#    -msglimit <msgNumber>[,<msgNumber>...]
#                            Limit the listed messages to display five times
#    -msgmode <mode>         Controls transcripting of elaboration/runtime messages.
#                            Messages will appear in transcript and/or MsgViewer (.wlf file)
#                            Valid modes - tran, wlf, both (Default: tran)
#    -mvchome  <path>        Location of Questa Verification IP installation.
#                            Overrides 'MvcHome' modelsim.ini setting
#    +no_notifier            Disable notifier toggling for timing constraint
#                            violations
#    -noassertcover          Do not keep assertion counts for coverage statistics
#    -noassertdebug          Do not keep data for debugging assertion failures
#    -noassume               Do not simulate PSL and Verilog assume directives
#    -nocapacity             Do not display capacity related information
#    -noexcludehiz           Do not automatically exclude rows with Hi-Z for
#                            expression coverage
#    -nopsl                  Disable PSL assertions
#    -noschematic            Used with -debugdb, generate debugdb for Dataflow only
#    -nostdout               Do not write transcript to stdout (batch mode only)
#    +no_tchk_msg            Disable timing constraint error messages
#    -note <msgNumber>[,<msgNumber>...]  Change the severity of the listed
#                            messages to Note
#    +notimingchecks         Disable Verilog and VITAL timing checks
#    -novhdlvariablelogging  Disables higher performance VHDL variable logging
#    -onfinish <mode>        Customize the kernel shutdown behavior at the end of simulation
#                            Valid modes - ask, stop, exit, final (Default: ask)
#    -pa                     Enable PowerAware RTL mode
#    -pa_lib <libname>       Use PA specific dumps from <libname> library. (Default: work)
#    -pa_top <dut path>      Allow vsim to use different top level hierarchy for PA
#                            (Example: -pa_top /tb2/dut_inst
#    -debugdb[=<dbname>]     To create or use Schematic Debug database (Default: vsim.dbg)
#    -pedanticerrors         Enforce strict language checks
#    -permissive             Relax some language error checks to warnings.
#    -printsimstats[=value]  Print simstats results
#    			Possible values: 0 - disable simstats, 1 - end of simulation
#    			Possible values: 2 - end of each run,  3 - end of run and simulation
#    -psl                    Enable PSL assertions
#    -psloneattempt          Force single PSL assertion coverage attempt
#    -pslinfinitythreshold   Redefine infinite clock tick for strong operators
#    -quiet                  Do not report 'Loading...' messages
#    -runinit                Execute run -init before command prompt or running -do files.
#    -sdfmax[@<delayScale>] [<instance>=]<sdffile>
#                            Annotate VITAL or Verilog <instance> with maximum
#                            timing from <sdffile>, scaled by <delayScale>
#    -sdfmaxerrors <n>       Max number of missing instances reported (default is 5)
#    -sdfmin[@<delayScale>] [<instance>=]<sdffile>
#                            Annotate VITAL or Verilog <instance> with minimum
#                            timing from <sdffile>, scaled by <delayScale>
#    -sdfnoerror             Treat SDF errors as warnings
#    -sdfnowarn              Disable warnings from SDF annotator
#    -sdftyp[@<delayScale>] [<instance>=]<sdffile>
#                            Annotate VITAL or Verilog <instance> with typical
#                            timing from <sdffile>, scaled by <delayScale>
#    +sdf_verbose            Display SDF annotator status messages
#    -suppress <msgNumber>[,<msgNumber>...]  Suppress the listed messages
#    -t [1|10|100]fs|ps|ns|us|ms|sec  Time resolution limit
#                            (VHDL default: resolution setting from .ini file)
#                            (Verilog default: minimum time_precision in the
#                            design)
#    -tag <string>           Set tag for FLI/PLI tracing to <string>
#    -notoggleints           Excludes VHDL integers from toggle coverage
#    -togglemaxintvalues     Sets max number of values saved for VHDL integers
#    -togglemaxrealvalues    Sets max number of values saved for SystemVerilog reals
#    -togglemaxfixedsizearray <size>
#                            Sets the limit on the size of Verilog unpacked fixed-size arrays
#                            that are included for toggle coverage
#    -togglecountlimit       Sets max count saved for a toggle node
#    -togglewidthlimit       Sets max width for vectors counted for toggles
#    -togglevlogreal         Includes Verilog real type in toggle coverage
#    -togglefixedsizearray   Includes Verilog unpacked fixed-size arrays, VHDL multi-d arrays and VHDL arrays-of-arrays in toggle coverage
#    -togglevlogints         Includes Verilog integers for toggle coverage
#    -notogglevlogints       Excludes Verilog integers from toggle coverage
#    -notogglevlogreal       Excludes Verilog real type in toggle coverage
#    -notogglefixedsizearray Excludes Verilog unpacked fixed-size arrays, VHDL multi-d arrays and VHDL arrays-of-arrays in toggle coverage
#    -togglepackedasvec      Treat SystemVerilog packed structures and multi-d arrays as flattened vectors
#    -togglevlogenumbits     Treat SystemVerilog enums as reg-vectors for toggle coverage
#    -extendedtogglemode [1|2|3]
#                            Change the level of support for extended toggles.
#                            The levels of support are:
#                            1 - 0L->1H & 1H->0L & any one 'Z' transition (to/from 'Z')
#                            2 - 0L->1H & 1H->0L & one transition to 'Z' & one transition from 'Z'
#                            3 - 0L->1H & 1H->0L & all 'Z' transitions
#    -toggleportsonly        Enable toggle statistics collection only for ports
#    -title <string>         Optional title for the Main window
#    -trace_foreign <n>      Set FLI/PLI tracing to level <n>
#    -ucdbteststatusmsgfilter <TCL style regular expression>
#                            Matching messages do not propagate their status to UCDB TESTSTATUS
#    -unattemptedimmed       Include immediate assertions to participate in assertion coverage calculations
#    -vcdstim [<instance>=]<filename>  Stimulate the top-level design or instances
#                            from an Extended VCD file
#    -vhdlvariablelogging    Enables higher performance VHDL variable logging
#    -view [<dataset>=]<filename>  View the contents of a WLF file
#    -viewcov [<dataset>=]<ucdbfilename>  View the contents of the coverage ucdb file
#    -warning <msgNumber>[,<msgNumber>...]  Change the severity of the listed
#                            messages to Warning
#    -wlf <filename>         Specify the name of the WLF file (Default: vsim.wlf)
#    -wlfopt                 Turn on WLF file optimizations (default)
#    -nowlfopt               Turn off WLF file optimizations
#    -nowlfcompress          Turn off WLF file compression
#    -nowlflock              Turn off WLF file locking
#    -wlfslim <size>         Specify maximum number of Megabytes to be saved in
#                            WLF file (Default: infinite)
#    -wlftlim <duration>     Specify maximum duration of time to be saved in
#                            WLF file (Default: all)
#    -wlfcachesize <n>       Specify WLF reader cache size (per WLF file.)
#                            (Default: no reader cache)
#    -wlfsimcachesize <n>    Specify WLF reader cache size for current simulation
#                            (Default: no reader cache)
#    -wlfdeleteonquit        Delete WLF file when simulation quits.
#    -nowlfcollapse          Log every item event and preserve event order.
#    -wlfcollapsedelta       Log item values only at end of iteration. (default)
#    -wlfcollapsetime        Log item values only at end of time step.
# --------------------------------- VHDL options ---------------------------------
#    -absentisempty          Treat non-existent VHDL files opened for read
#                            as empty
#    -nocollapse             Disable optimization of internal port map connections
#    -nofileshare            Do not share file descriptors for VHDL files opened
#                            for write or append that have identical names
#    -noglitch               Disable VITAL glitch generation
#    +no_glitch_msg          Disable glitch error messages
#    -std_input <filename>   Use filename for VHDL textio STD_INPUT file
#    -std_output <filename>  Use filename for VHDL textio STD_OUTPUT file
#    -strictvital            Sacrifice performance for strict VITAL compliance
#    -vital2.2b              Select SDF mapping for VITAL 2.2b (Default: VITAL 95)
#    -vital_fix_negative_setup_hold_sum
#                            Set negative time to zero when setuphold sum is negative
# -------------------------------- Verilog options -------------------------------
#    +alt_path_delays        Use current output value instead of pending value
#                            when selecting inertial specify path output delay
#    +bitblast[=[iopath|tcheck]] Bit-blast Verilog specify paths and/or tchecks with wide ports.
#                            Without the optional qualifiers operates on specify paths and tchecks.
#                            +bitblast=iopath bit-blasts specify paths with wide ports.
#                            +bitblast=tcheck bit-blasts tchecks with wide ports.
#    -checkvifacedrivers 1|0 Include assignments through virtual interfaces in the multiple-driver analysis.
#    -classdebug             Enable class debug features.
#    -cvgcollapseembeddedinstances Collapse embedded covergroup instances and track coverage data
#                            at per type level when option.per_instance is set to 0.
#    -cvgmaxrptrhscross      Set the maximum cross bin BINRHS terms in coverage report.
#    -cvgperinstance         Force the option.per_instance control in all covergroup declarations to 1.
#    -cvgsingledefaultbin    Collapse a Covergroup default array bin into a scalar bin
#    -cvghaltillbin          Halt simulation when an illegal cover/cross bin gets hit
#    -cvgmergeinstances      Set the default value of covergroup type_option.merge_instances to 1
#    -cvgsparsecross         Force modelling of Covergroup cross bins in a sparse fashion.
#    -cvgsparsearraybin      Force modelling of Covergroup unsize array bins in a sparse fashion.
#    -cvgzwnocollect <1|0>   Turn on/off the coverage data collection of zero-weight coverage items.
#    -cvgbintstamp           Record simulation timestamp when a covergroup bin is covered during simulation run
#    -nocrossautobins        Avoid generating auto bins in cross coverage computation.
#    +autofindloop           Find the infinite zero-delay loop when Iteration Limit is exceeded.
#                            This option should be used with full design visibility e.g. vopt +acc
#    -hazards                Enable hazard checking
#    +initmem+<seed>         Specify seed value to be used for randomizing
#                            fixed-size arrays marked for randomization by vlog/vopt.
#    +initreg+<seed>         Specify seed value to be used for randomizing
#                            variables marked for randomization by vlog/vopt.
#    +int_delays             Optimize annotation of interconnect delays
#    -L <libname>            Search library for design units instantiated from
#                            Verilog and for VHDL default component binding
#    -Lf <libname>           Same as -L, but libraries are searched before `uselib
#    +maxdelays              Use maximum timing from min:typ:max expressions
#    +mindelays              Use minimum timing from min:typ:max expressions
#    +no_cancelled_e_msg     Disable negative pulse warning messages
#    -noimmedca              Revert to pre-6.5 continuous assignment event ordering
#    +no_neg_tchk            Set negative timing check limits to zero
#    +no_path_edge           Ignore the input edge specification on path delays
#    +no_pulse_msg           Disable path pulse error warning messages
#    +nosdferror             Treat SDF errors as warnings
#    +nosdfwarn              Disable warnings from SDF annotator
#    +no_show_cancelled_e    Cancel negative pulse (Default)
#    +nospecify              Disable specify path delays and timing checks
#    -nosva                  Disable SystemVerilog concurrent assertions
#    -noimmedassert          Disable SystemVerilog and VHDL immediate assertions
#    -nocvg                  Disable Covergroup object construction and builtin calls
#    -nocvgmergeinstances    Set the default value of covergroup type_option.merge_instances to 0
#    -nocvgperinstance       Force the option.per_instance control in all covergroup declarations to 0.
#    +nowarn<CODE | Number>  Disable specified warning message
#                            (Example: +nowarnTFMPC)
#    +ntc_warn               Enable warnings from negative timing constraint
#                            algorithm
#    +ntcnotchks             Disable timing checks while maintaining NTC delays
#    -pli "<object list>"    Load the list of PLI shared objects
#    +<plusarg>              Option accessible by PLI routine mc_scan_plusargs
#    +pulse_e/<percent>      Set path pulse error limit as percentage of
#                            path delay
#    +pulse_e_style_ondetect Drive pulse error state immediately on detection
#    +pulse_e_style_onevent  Drive pulse error state on time of pending event
#                            (Default)
#    +pulse_int_e/<percent>  Set interconnect pulse error limit as percentage
#                            of delay
#    +pulse_int_r/<percent>  Set interconnect pulse rejection limit as
#                            percentage of delay
#    +pulse_r/<percent>      Set path pulse rejection limit as percentage of
#                            path delay
#    +sdf_nocheck_celltype   Disable check between SDF celltype name and
#                            module name
#    +show_cancelled_e       Drive pulse error state on negative pulse
#    -solveengine <engine>   Use specified solver engine to evaluate randomize() scenarios
#                            Valid engines - auto, bdd, act
#    -solvefaildebug         Display constraint conflicts on randomize() failure
#    -solveflags=<flags>     Modify constraint solver behavior for specific testcases
#                            (Example: -solveflags=ri)
#    -solverev <version>     Specify random sequence compatibility with <version>
#                            (Example: -solverev 6.2a)
#    -sv_seed <seed>         Specify a seed for the Random Number Generator
#                            (RNG) of the root thread (SystemVerilog)
#    -sva                    Enable SystemVerilog concurrent assertions
#    -tab <filename>         Specify PLI TAB file
#    +transport_int_delays   Use transport mode for interconnect delays
#    +transport_path_delays  Use transport mode for path delays
#                            (Default: inertial)
#    +typdelays              Use typical timing from min:typ:max expressions
#                            (Default)
#    -uvmcontrol=[all,disable,struct,msglog,trlog,certe]
#                            Control specific UVM-aware debug options (default: -uvmcontrol=struct)
#    -v2k_int_delays         Use Verilog 2000 style interconnect delays
#    -wreal_resolution <resolver>
#                            Specify resolve behavior for AMS wreal net
#                            with multiple drivers, where <resolver> is
#                            default, 4state, sum, avg, min, or max.
# -------------------------------- SystemC options -------------------------------
#    -cpppath </path/to/[gcc|g++]> 
#                            Specify path to the desired GNU compiler.
#                            Use same compiler path as specified on the sccom
#                            command line.
#    -cppinstall <[gcc|g++] version> 
#                            Specify the version of the desired GNU compiler
#                            supported and distributed by Mentor.
#                            Use same compiler path as specified on the sccom command line.
#    -noautoldlibpath        Disable setting of LD_LIBRARY_PATH set internally.
#    -sc_arg <arg>           Specify a SystemC command line argument
#                            accessible using sc_main(), sc_argc() and
#                            sc_argv()
#    -scdpidebug             Turn on debugging for SystemC DPI export function call
#    -sclib <libname>        Load the SystemC shared library from <libname>
#                            By default the systemc.so shared library is loaded
#                            from the library in which the top level SystemC design
#                            unit is compiled. This option should be used when systemc.so 
#                            is not in the same library as the top level SystemC design unit.
#    -noscmainscopename      Strip sc_main() scope from the hierarchical path.
do [pwd]/compilar_semaforo.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Modifying modelsim.ini
# 
# vcom -93 -work work {Z:/workspace/mestrado/sistemasVLSI/semaphoreVHDL/semaphore.vhd}
# Model Technology ModelSim ALTERA vcom 10.1b Compiler 2012.04 Apr 27 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity semaphore
# -- Compiling architecture behaviour of semaphore
# vcom -93 -work work {Z:/workspace/mestrado/sistemasVLSI/timer_ctl/timer_ctl.vhd}
# Model Technology ModelSim ALTERA vcom 10.1b Compiler 2012.04 Apr 27 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity timer_ctl
# -- Compiling architecture timer_behaviour of timer_ctl
# vcom -93 -work work {Z:/workspace/mestrado/sistemasVLSI/clk_converter/clk_converter_60hz.vhd}
# Model Technology ModelSim ALTERA vcom 10.1b Compiler 2012.04 Apr 27 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity clk_converter_60hz
# -- Compiling architecture behaviour_clk_converter of clk_converter_60hz
# 
# vcom -93 -work work {Z:/workspace/mestrado/sistemasVLSI/semaphoreVHDL/semaphore_tb.vhd}
# Model Technology ModelSim ALTERA vcom 10.1b Compiler 2012.04 Apr 27 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity semaphore_tb
# -- Compiling architecture semaphore_tb_arch of semaphore_tb
# ** Warning: [4] Z:/workspace/mestrado/sistemasVLSI/semaphoreVHDL/semaphore_tb.vhd(37): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# 
# vsim -t 1ns -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cycloneive -L rtl_work -L work -voptargs="+acc"  semaphore_tb
# vsim -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cycloneive -L rtl_work -L work -voptargs=\"+acc\" -t 1ns semaphore_tb 
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.semaphore_tb(semaphore_tb_arch)
# Loading work.semaphore(behaviour)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.timer_ctl(timer_behaviour)
# Loading ieee.numeric_std(body)
# Loading work.clk_converter_60hz(behaviour_clk_converter)
# 
# do [pwd]/wave.do 
# onerror {resume}
# quietly WaveActivateNextPane {} 0
# add wave -noupdate /semaphore_tb/reset
# add wave -noupdate /semaphore_tb/traffic_sensor
# add wave -noupdate /semaphore_tb/trafic_light_ctl
# add wave -noupdate /semaphore_tb/semaphore_port/timer_ctl_ports/clk_converter_ports/start
# add wave -noupdate /semaphore_tb/semaphore_port/timer_ctl_ports/clk_converter_ports/reset
# add wave -noupdate /semaphore_tb/semaphore_port/timer_ctl_ports/clk_converter_ports/clk
# add wave -noupdate /semaphore_tb/semaphore_port/timer_ctl_ports/clk_converter_ports/clk_60Hz
# add wave -noupdate /semaphore_tb/semaphore_port/timer_ctl_ports/clk_converter_ports/clock_tmp
# add wave -noupdate /semaphore_tb/semaphore_port/timer_ctl_ports/start
# add wave -noupdate /semaphore_tb/semaphore_port/timer_ctl_ports/reset
# add wave -noupdate /semaphore_tb/semaphore_port/timer_ctl_ports/clk
# add wave -noupdate /semaphore_tb/semaphore_port/timer_ctl_ports/short_interval
# add wave -noupdate /semaphore_tb/semaphore_port/timer_ctl_ports/long_interval
# add wave -noupdate /semaphore_tb/semaphore_port/timer_ctl_ports/clk_60Hz
# add wave -noupdate /semaphore_tb/semaphore_port/timer_ctl_ports/clk_60Hz_signal
# TreeUpdate [SetDefaultTree]
# WaveRestoreCursors {{Cursor 1} {480000 ps} 0}
# quietly wave cursor active 1
# configure wave -namecolwidth 435
# configure wave -valuecolwidth 81
# configure wave -justifyvalue left
# configure wave -signalnamewidth 0
# configure wave -snapdistance 10
# configure wave -datasetprefix 0
# configure wave -rowmargin 4
# configure wave -childrowmargin 2
# configure wave -gridoffset 0
# configure wave -gridperiod 10000000
# configure wave -griddelta 40
# configure wave -timeline 0
# configure wave -timelineunits sec
# update
# WaveRestoreZoom {0 ps} {1447680 ps}
# run 2000ns
# view signals
# .main_pane.objects.interior.cs.body.tree
do [pwd]/compilar_semaforo.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Modifying modelsim.ini
# 
# vcom -93 -work work {Z:/workspace/mestrado/sistemasVLSI/semaphoreVHDL/semaphore.vhd}
# Model Technology ModelSim ALTERA vcom 10.1b Compiler 2012.04 Apr 27 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity semaphore
# -- Compiling architecture behaviour of semaphore
# vcom -93 -work work {Z:/workspace/mestrado/sistemasVLSI/timer_ctl/timer_ctl.vhd}
# Model Technology ModelSim ALTERA vcom 10.1b Compiler 2012.04 Apr 27 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity timer_ctl
# -- Compiling architecture timer_behaviour of timer_ctl
# vcom -93 -work work {Z:/workspace/mestrado/sistemasVLSI/clk_converter/clk_converter_60hz.vhd}
# Model Technology ModelSim ALTERA vcom 10.1b Compiler 2012.04 Apr 27 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity clk_converter_60hz
# -- Compiling architecture behaviour_clk_converter of clk_converter_60hz
# 
# vcom -93 -work work {Z:/workspace/mestrado/sistemasVLSI/semaphoreVHDL/semaphore_tb.vhd}
# Model Technology ModelSim ALTERA vcom 10.1b Compiler 2012.04 Apr 27 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity semaphore_tb
# -- Compiling architecture semaphore_tb_arch of semaphore_tb
# ** Warning: [4] Z:/workspace/mestrado/sistemasVLSI/semaphoreVHDL/semaphore_tb.vhd(37): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# 
# vsim -t 1ns -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cycloneive -L rtl_work -L work -voptargs="+acc"  semaphore_tb
# vsim -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cycloneive -L rtl_work -L work -voptargs=\"+acc\" -t 1ns semaphore_tb 
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.semaphore_tb(semaphore_tb_arch)
# Loading work.semaphore(behaviour)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.timer_ctl(timer_behaviour)
# Loading ieee.numeric_std(body)
# Loading work.clk_converter_60hz(behaviour_clk_converter)
# 
# do [pwd]/wave.do 
# onerror {resume}
# quietly WaveActivateNextPane {} 0
# add wave -noupdate /semaphore_tb/reset
# add wave -noupdate /semaphore_tb/traffic_sensor
# add wave -noupdate /semaphore_tb/trafic_light_ctl
# add wave -noupdate /semaphore_tb/semaphore_port/timer_ctl_ports/clk_converter_ports/start
# add wave -noupdate /semaphore_tb/semaphore_port/timer_ctl_ports/clk_converter_ports/reset
# add wave -noupdate /semaphore_tb/semaphore_port/timer_ctl_ports/clk_converter_ports/clk
# add wave -noupdate /semaphore_tb/semaphore_port/timer_ctl_ports/clk_converter_ports/clk_60Hz
# add wave -noupdate /semaphore_tb/semaphore_port/timer_ctl_ports/clk_converter_ports/clock_tmp
# add wave -noupdate /semaphore_tb/semaphore_port/timer_ctl_ports/start
# add wave -noupdate /semaphore_tb/semaphore_port/timer_ctl_ports/reset
# add wave -noupdate /semaphore_tb/semaphore_port/timer_ctl_ports/clk
# add wave -noupdate /semaphore_tb/semaphore_port/timer_ctl_ports/short_interval
# add wave -noupdate /semaphore_tb/semaphore_port/timer_ctl_ports/long_interval
# add wave -noupdate /semaphore_tb/semaphore_port/timer_ctl_ports/clk_60Hz
# add wave -noupdate /semaphore_tb/semaphore_port/timer_ctl_ports/clk_60Hz_signal
# TreeUpdate [SetDefaultTree]
# WaveRestoreCursors {{Cursor 1} {480000 ps} 0}
# quietly wave cursor active 1
# configure wave -namecolwidth 435
# configure wave -valuecolwidth 81
# configure wave -justifyvalue left
# configure wave -signalnamewidth 0
# configure wave -snapdistance 10
# configure wave -datasetprefix 0
# configure wave -rowmargin 4
# configure wave -childrowmargin 2
# configure wave -gridoffset 0
# configure wave -gridperiod 10000000
# configure wave -griddelta 40
# configure wave -timeline 0
# configure wave -timelineunits sec
# update
# WaveRestoreZoom {0 ps} {1447680 ps}
# run 2000ns
# view signals
# .main_pane.objects.interior.cs.body.tree
do [pwd]/compilar_semaforo.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Modifying modelsim.ini
# 
# vcom -93 -work work {Z:/workspace/mestrado/sistemasVLSI/semaphoreVHDL/semaphore.vhd}
# Model Technology ModelSim ALTERA vcom 10.1b Compiler 2012.04 Apr 27 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity semaphore
# -- Compiling architecture behaviour of semaphore
# vcom -93 -work work {Z:/workspace/mestrado/sistemasVLSI/timer_ctl/timer_ctl.vhd}
# Model Technology ModelSim ALTERA vcom 10.1b Compiler 2012.04 Apr 27 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity timer_ctl
# -- Compiling architecture timer_behaviour of timer_ctl
# vcom -93 -work work {Z:/workspace/mestrado/sistemasVLSI/clk_converter/clk_converter_60hz.vhd}
# Model Technology ModelSim ALTERA vcom 10.1b Compiler 2012.04 Apr 27 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity clk_converter_60hz
# -- Compiling architecture behaviour_clk_converter of clk_converter_60hz
# 
# vcom -93 -work work {Z:/workspace/mestrado/sistemasVLSI/semaphoreVHDL/semaphore_tb.vhd}
# Model Technology ModelSim ALTERA vcom 10.1b Compiler 2012.04 Apr 27 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity semaphore_tb
# -- Compiling architecture semaphore_tb_arch of semaphore_tb
# ** Warning: [4] Z:/workspace/mestrado/sistemasVLSI/semaphoreVHDL/semaphore_tb.vhd(37): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# 
# vsim -t 1ns -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cycloneive -L rtl_work -L work -voptargs="+acc"  semaphore_tb
# vsim -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cycloneive -L rtl_work -L work -voptargs=\"+acc\" -t 1ns semaphore_tb 
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.semaphore_tb(semaphore_tb_arch)
# Loading work.semaphore(behaviour)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.timer_ctl(timer_behaviour)
# Loading ieee.numeric_std(body)
# Loading work.clk_converter_60hz(behaviour_clk_converter)
# 
# do [pwd]/wave.do 
# onerror {resume}
# quietly WaveActivateNextPane {} 0
# add wave -noupdate /semaphore_tb/reset
# add wave -noupdate /semaphore_tb/traffic_sensor
# add wave -noupdate /semaphore_tb/trafic_light_ctl
# add wave -noupdate /semaphore_tb/semaphore_port/timer_ctl_ports/clk_converter_ports/start
# add wave -noupdate /semaphore_tb/semaphore_port/timer_ctl_ports/clk_converter_ports/reset
# add wave -noupdate /semaphore_tb/semaphore_port/timer_ctl_ports/clk_converter_ports/clk
# add wave -noupdate /semaphore_tb/semaphore_port/timer_ctl_ports/clk_converter_ports/clk_60Hz
# add wave -noupdate /semaphore_tb/semaphore_port/timer_ctl_ports/clk_converter_ports/clock_tmp
# add wave -noupdate /semaphore_tb/semaphore_port/timer_ctl_ports/start
# add wave -noupdate /semaphore_tb/semaphore_port/timer_ctl_ports/reset
# add wave -noupdate /semaphore_tb/semaphore_port/timer_ctl_ports/clk
# add wave -noupdate /semaphore_tb/semaphore_port/timer_ctl_ports/short_interval
# add wave -noupdate /semaphore_tb/semaphore_port/timer_ctl_ports/long_interval
# add wave -noupdate /semaphore_tb/semaphore_port/timer_ctl_ports/clk_60Hz
# add wave -noupdate /semaphore_tb/semaphore_port/timer_ctl_ports/clk_60Hz_signal
# TreeUpdate [SetDefaultTree]
# WaveRestoreCursors {{Cursor 1} {480000 ps} 0}
# quietly wave cursor active 1
# configure wave -namecolwidth 435
# configure wave -valuecolwidth 81
# configure wave -justifyvalue left
# configure wave -signalnamewidth 0
# configure wave -snapdistance 10
# configure wave -datasetprefix 0
# configure wave -rowmargin 4
# configure wave -childrowmargin 2
# configure wave -gridoffset 0
# configure wave -gridperiod 10000000
# configure wave -griddelta 40
# configure wave -timeline 0
# configure wave -timelineunits sec
# update
# WaveRestoreZoom {0 ps} {1447680 ps}
# run 2000ns
# view signals
# .main_pane.objects.interior.cs.body.tree
do [pwd]/compilar_semaforo.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Modifying modelsim.ini
# 
# vcom -93 -work work {Z:/workspace/mestrado/sistemasVLSI/semaphoreVHDL/semaphore.vhd}
# Model Technology ModelSim ALTERA vcom 10.1b Compiler 2012.04 Apr 27 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity semaphore
# -- Compiling architecture behaviour of semaphore
# vcom -93 -work work {Z:/workspace/mestrado/sistemasVLSI/timer_ctl/timer_ctl.vhd}
# Model Technology ModelSim ALTERA vcom 10.1b Compiler 2012.04 Apr 27 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity timer_ctl
# -- Compiling architecture timer_behaviour of timer_ctl
# vcom -93 -work work {Z:/workspace/mestrado/sistemasVLSI/clk_converter/clk_converter_60hz.vhd}
# Model Technology ModelSim ALTERA vcom 10.1b Compiler 2012.04 Apr 27 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity clk_converter_60hz
# -- Compiling architecture behaviour_clk_converter of clk_converter_60hz
# 
# vcom -93 -work work {Z:/workspace/mestrado/sistemasVLSI/semaphoreVHDL/semaphore_tb.vhd}
# Model Technology ModelSim ALTERA vcom 10.1b Compiler 2012.04 Apr 27 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity semaphore_tb
# -- Compiling architecture semaphore_tb_arch of semaphore_tb
# ** Warning: [4] Z:/workspace/mestrado/sistemasVLSI/semaphoreVHDL/semaphore_tb.vhd(37): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# 
# vsim -t 1ns -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cycloneive -L rtl_work -L work -voptargs="+acc"  semaphore_tb
# vsim -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cycloneive -L rtl_work -L work -voptargs=\"+acc\" -t 1ns semaphore_tb 
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.semaphore_tb(semaphore_tb_arch)
# Loading work.semaphore(behaviour)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.timer_ctl(timer_behaviour)
# Loading ieee.numeric_std(body)
# Loading work.clk_converter_60hz(behaviour_clk_converter)
# 
# do [pwd]/wave.do 
# onerror {resume}
# quietly WaveActivateNextPane {} 0
# add wave -noupdate /semaphore_tb/reset
# add wave -noupdate /semaphore_tb/traffic_sensor
# add wave -noupdate /semaphore_tb/trafic_light_ctl
# add wave -noupdate /semaphore_tb/semaphore_port/timer_ctl_ports/clk_converter_ports/start
# add wave -noupdate /semaphore_tb/semaphore_port/timer_ctl_ports/clk_converter_ports/reset
# add wave -noupdate /semaphore_tb/semaphore_port/timer_ctl_ports/clk_converter_ports/clk
# add wave -noupdate /semaphore_tb/semaphore_port/timer_ctl_ports/clk_converter_ports/clk_60Hz
# add wave -noupdate /semaphore_tb/semaphore_port/timer_ctl_ports/clk_converter_ports/clock_tmp
# add wave -noupdate /semaphore_tb/semaphore_port/timer_ctl_ports/start
# add wave -noupdate /semaphore_tb/semaphore_port/timer_ctl_ports/reset
# add wave -noupdate /semaphore_tb/semaphore_port/timer_ctl_ports/clk
# add wave -noupdate /semaphore_tb/semaphore_port/timer_ctl_ports/short_interval
# add wave -noupdate /semaphore_tb/semaphore_port/timer_ctl_ports/long_interval
# add wave -noupdate /semaphore_tb/semaphore_port/timer_ctl_ports/clk_60Hz
# add wave -noupdate /semaphore_tb/semaphore_port/timer_ctl_ports/clk_60Hz_signal
# TreeUpdate [SetDefaultTree]
# WaveRestoreCursors {{Cursor 1} {480000 ps} 0}
# quietly wave cursor active 1
# configure wave -namecolwidth 435
# configure wave -valuecolwidth 81
# configure wave -justifyvalue left
# configure wave -signalnamewidth 0
# configure wave -snapdistance 10
# configure wave -datasetprefix 0
# configure wave -rowmargin 4
# configure wave -childrowmargin 2
# configure wave -gridoffset 0
# configure wave -gridperiod 10000000
# configure wave -griddelta 40
# configure wave -timeline 0
# configure wave -timelineunits sec
# update
# WaveRestoreZoom {0 ps} {1447680 ps}
# run 2000ns
# view signals
# .main_pane.objects.interior.cs.body.tree
do [pwd]/compilar_semaforo.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Modifying modelsim.ini
# 
# vcom -93 -work work {Z:/workspace/mestrado/sistemasVLSI/semaphoreVHDL/semaphore.vhd}
# Model Technology ModelSim ALTERA vcom 10.1b Compiler 2012.04 Apr 27 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity semaphore
# -- Compiling architecture behaviour of semaphore
# vcom -93 -work work {Z:/workspace/mestrado/sistemasVLSI/timer_ctl/timer_ctl.vhd}
# Model Technology ModelSim ALTERA vcom 10.1b Compiler 2012.04 Apr 27 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity timer_ctl
# -- Compiling architecture timer_behaviour of timer_ctl
# vcom -93 -work work {Z:/workspace/mestrado/sistemasVLSI/clk_converter/clk_converter_60hz.vhd}
# Model Technology ModelSim ALTERA vcom 10.1b Compiler 2012.04 Apr 27 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity clk_converter_60hz
# -- Compiling architecture behaviour_clk_converter of clk_converter_60hz
# 
# vcom -93 -work work {Z:/workspace/mestrado/sistemasVLSI/semaphoreVHDL/semaphore_tb.vhd}
# Model Technology ModelSim ALTERA vcom 10.1b Compiler 2012.04 Apr 27 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity semaphore_tb
# -- Compiling architecture semaphore_tb_arch of semaphore_tb
# ** Warning: [4] Z:/workspace/mestrado/sistemasVLSI/semaphoreVHDL/semaphore_tb.vhd(37): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# 
# vsim -t 1ns -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cycloneive -L rtl_work -L work -voptargs="+acc"  semaphore_tb
# vsim -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cycloneive -L rtl_work -L work -voptargs=\"+acc\" -t 1ns semaphore_tb 
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.semaphore_tb(semaphore_tb_arch)
# Loading work.semaphore(behaviour)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.timer_ctl(timer_behaviour)
# Loading ieee.numeric_std(body)
# Loading work.clk_converter_60hz(behaviour_clk_converter)
# 
# do [pwd]/wave.do 
# onerror {resume}
# quietly WaveActivateNextPane {} 0
# add wave -noupdate /semaphore_tb/reset
# add wave -noupdate /semaphore_tb/traffic_sensor
# add wave -noupdate /semaphore_tb/trafic_light_ctl
# add wave -noupdate /semaphore_tb/semaphore_port/timer_ctl_ports/clk_converter_ports/start
# add wave -noupdate /semaphore_tb/semaphore_port/timer_ctl_ports/clk_converter_ports/reset
# add wave -noupdate /semaphore_tb/semaphore_port/timer_ctl_ports/clk_converter_ports/clk
# add wave -noupdate /semaphore_tb/semaphore_port/timer_ctl_ports/clk_converter_ports/clk_60Hz
# add wave -noupdate /semaphore_tb/semaphore_port/timer_ctl_ports/clk_converter_ports/clock_tmp
# add wave -noupdate /semaphore_tb/semaphore_port/timer_ctl_ports/start
# add wave -noupdate /semaphore_tb/semaphore_port/timer_ctl_ports/reset
# add wave -noupdate /semaphore_tb/semaphore_port/timer_ctl_ports/clk
# add wave -noupdate /semaphore_tb/semaphore_port/timer_ctl_ports/short_interval
# add wave -noupdate /semaphore_tb/semaphore_port/timer_ctl_ports/long_interval
# add wave -noupdate /semaphore_tb/semaphore_port/timer_ctl_ports/clk_60Hz
# add wave -noupdate /semaphore_tb/semaphore_port/timer_ctl_ports/clk_60Hz_signal
# TreeUpdate [SetDefaultTree]
# WaveRestoreCursors {{Cursor 1} {480000 ps} 0}
# quietly wave cursor active 1
# configure wave -namecolwidth 435
# configure wave -valuecolwidth 81
# configure wave -justifyvalue left
# configure wave -signalnamewidth 0
# configure wave -snapdistance 10
# configure wave -datasetprefix 0
# configure wave -rowmargin 4
# configure wave -childrowmargin 2
# configure wave -gridoffset 0
# configure wave -gridperiod 10000000
# configure wave -griddelta 40
# configure wave -timeline 0
# configure wave -timelineunits sec
# update
# WaveRestoreZoom {0 ps} {1447680 ps}
# run 2000ns
# view signals
# .main_pane.objects.interior.cs.body.tree
do [pwd]/compilar_semaforo.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Modifying modelsim.ini
# 
# vcom -93 -work work {Z:/workspace/mestrado/sistemasVLSI/semaphoreVHDL/semaphore.vhd}
# Model Technology ModelSim ALTERA vcom 10.1b Compiler 2012.04 Apr 27 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity semaphore
# -- Compiling architecture behaviour of semaphore
# vcom -93 -work work {Z:/workspace/mestrado/sistemasVLSI/timer_ctl/timer_ctl.vhd}
# Model Technology ModelSim ALTERA vcom 10.1b Compiler 2012.04 Apr 27 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity timer_ctl
# -- Compiling architecture timer_behaviour of timer_ctl
# vcom -93 -work work {Z:/workspace/mestrado/sistemasVLSI/clk_converter/clk_converter_60hz.vhd}
# Model Technology ModelSim ALTERA vcom 10.1b Compiler 2012.04 Apr 27 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity clk_converter_60hz
# -- Compiling architecture behaviour_clk_converter of clk_converter_60hz
# 
# vcom -93 -work work {Z:/workspace/mestrado/sistemasVLSI/semaphoreVHDL/semaphore_tb.vhd}
# Model Technology ModelSim ALTERA vcom 10.1b Compiler 2012.04 Apr 27 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity semaphore_tb
# -- Compiling architecture semaphore_tb_arch of semaphore_tb
# ** Warning: [4] Z:/workspace/mestrado/sistemasVLSI/semaphoreVHDL/semaphore_tb.vhd(37): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# 
# vsim -t 1ns -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cycloneive -L rtl_work -L work -voptargs="+acc"  semaphore_tb
# vsim -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cycloneive -L rtl_work -L work -voptargs=\"+acc\" -t 1ns semaphore_tb 
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.semaphore_tb(semaphore_tb_arch)
# Loading work.semaphore(behaviour)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.timer_ctl(timer_behaviour)
# Loading ieee.numeric_std(body)
# Loading work.clk_converter_60hz(behaviour_clk_converter)
# 
# do [pwd]/wave.do 
# onerror {resume}
# quietly WaveActivateNextPane {} 0
# add wave -noupdate /semaphore_tb/reset
# add wave -noupdate /semaphore_tb/traffic_sensor
# add wave -noupdate /semaphore_tb/trafic_light_ctl
# add wave -noupdate /semaphore_tb/semaphore_port/timer_ctl_ports/clk_converter_ports/start
# add wave -noupdate /semaphore_tb/semaphore_port/timer_ctl_ports/clk_converter_ports/reset
# add wave -noupdate /semaphore_tb/semaphore_port/timer_ctl_ports/clk_converter_ports/clk
# add wave -noupdate /semaphore_tb/semaphore_port/timer_ctl_ports/clk_converter_ports/clk_60Hz
# add wave -noupdate /semaphore_tb/semaphore_port/timer_ctl_ports/clk_converter_ports/clock_tmp
# add wave -noupdate /semaphore_tb/semaphore_port/timer_ctl_ports/start
# add wave -noupdate /semaphore_tb/semaphore_port/timer_ctl_ports/reset
# add wave -noupdate /semaphore_tb/semaphore_port/timer_ctl_ports/clk
# add wave -noupdate /semaphore_tb/semaphore_port/timer_ctl_ports/short_interval
# add wave -noupdate /semaphore_tb/semaphore_port/timer_ctl_ports/long_interval
# add wave -noupdate /semaphore_tb/semaphore_port/timer_ctl_ports/clk_60Hz
# add wave -noupdate /semaphore_tb/semaphore_port/timer_ctl_ports/clk_60Hz_signal
# TreeUpdate [SetDefaultTree]
# WaveRestoreCursors {{Cursor 1} {480000 ps} 0}
# quietly wave cursor active 1
# configure wave -namecolwidth 435
# configure wave -valuecolwidth 81
# configure wave -justifyvalue left
# configure wave -signalnamewidth 0
# configure wave -snapdistance 10
# configure wave -datasetprefix 0
# configure wave -rowmargin 4
# configure wave -childrowmargin 2
# configure wave -gridoffset 0
# configure wave -gridperiod 10000000
# configure wave -griddelta 40
# configure wave -timeline 0
# configure wave -timelineunits sec
# update
# WaveRestoreZoom {0 ps} {1447680 ps}
# run 2000ns
# view signals
# .main_pane.objects.interior.cs.body.tree
do [pwd]/compilar_semaforo.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Modifying modelsim.ini
# 
# vcom -93 -work work {Z:/workspace/mestrado/sistemasVLSI/semaphoreVHDL/semaphore.vhd}
# Model Technology ModelSim ALTERA vcom 10.1b Compiler 2012.04 Apr 27 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity semaphore
# -- Compiling architecture behaviour of semaphore
# vcom -93 -work work {Z:/workspace/mestrado/sistemasVLSI/timer_ctl/timer_ctl.vhd}
# Model Technology ModelSim ALTERA vcom 10.1b Compiler 2012.04 Apr 27 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity timer_ctl
# -- Compiling architecture timer_behaviour of timer_ctl
# vcom -93 -work work {Z:/workspace/mestrado/sistemasVLSI/clk_converter/clk_converter_60hz.vhd}
# Model Technology ModelSim ALTERA vcom 10.1b Compiler 2012.04 Apr 27 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity clk_converter_60hz
# -- Compiling architecture behaviour_clk_converter of clk_converter_60hz
# 
# vcom -93 -work work {Z:/workspace/mestrado/sistemasVLSI/semaphoreVHDL/semaphore_tb.vhd}
# Model Technology ModelSim ALTERA vcom 10.1b Compiler 2012.04 Apr 27 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity semaphore_tb
# -- Compiling architecture semaphore_tb_arch of semaphore_tb
# ** Warning: [4] Z:/workspace/mestrado/sistemasVLSI/semaphoreVHDL/semaphore_tb.vhd(37): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# 
# vsim -t 1ns -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cycloneive -L rtl_work -L work -voptargs="+acc"  semaphore_tb
# vsim -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cycloneive -L rtl_work -L work -voptargs=\"+acc\" -t 1ns semaphore_tb 
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.semaphore_tb(semaphore_tb_arch)
# Loading work.semaphore(behaviour)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.timer_ctl(timer_behaviour)
# Loading ieee.numeric_std(body)
# Loading work.clk_converter_60hz(behaviour_clk_converter)
# 
# do [pwd]/wave.do 
# onerror {resume}
# quietly WaveActivateNextPane {} 0
# add wave -noupdate /semaphore_tb/reset
# add wave -noupdate /semaphore_tb/traffic_sensor
# add wave -noupdate /semaphore_tb/trafic_light_ctl
# add wave -noupdate /semaphore_tb/semaphore_port/timer_ctl_ports/clk_converter_ports/start
# add wave -noupdate /semaphore_tb/semaphore_port/timer_ctl_ports/clk_converter_ports/reset
# add wave -noupdate /semaphore_tb/semaphore_port/timer_ctl_ports/clk_converter_ports/clk
# add wave -noupdate /semaphore_tb/semaphore_port/timer_ctl_ports/clk_converter_ports/clk_60Hz
# add wave -noupdate /semaphore_tb/semaphore_port/timer_ctl_ports/clk_converter_ports/clock_tmp
# add wave -noupdate /semaphore_tb/semaphore_port/timer_ctl_ports/start
# add wave -noupdate /semaphore_tb/semaphore_port/timer_ctl_ports/reset
# add wave -noupdate /semaphore_tb/semaphore_port/timer_ctl_ports/clk
# add wave -noupdate /semaphore_tb/semaphore_port/timer_ctl_ports/short_interval
# add wave -noupdate /semaphore_tb/semaphore_port/timer_ctl_ports/long_interval
# add wave -noupdate /semaphore_tb/semaphore_port/timer_ctl_ports/clk_60Hz
# add wave -noupdate /semaphore_tb/semaphore_port/timer_ctl_ports/clk_60Hz_signal
# TreeUpdate [SetDefaultTree]
# WaveRestoreCursors {{Cursor 1} {480000 ps} 0}
# quietly wave cursor active 1
# configure wave -namecolwidth 435
# configure wave -valuecolwidth 81
# configure wave -justifyvalue left
# configure wave -signalnamewidth 0
# configure wave -snapdistance 10
# configure wave -datasetprefix 0
# configure wave -rowmargin 4
# configure wave -childrowmargin 2
# configure wave -gridoffset 0
# configure wave -gridperiod 10000000
# configure wave -griddelta 40
# configure wave -timeline 0
# configure wave -timelineunits sec
# update
# WaveRestoreZoom {0 ps} {1447680 ps}
# run 2000ns
# view signals
# .main_pane.objects.interior.cs.body.tree
do [pwd]/compilar_semaforo.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Modifying modelsim.ini
# 
# vcom -93 -work work {Z:/workspace/mestrado/sistemasVLSI/semaphoreVHDL/semaphore.vhd}
# Model Technology ModelSim ALTERA vcom 10.1b Compiler 2012.04 Apr 27 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity semaphore
# -- Compiling architecture behaviour of semaphore
# vcom -93 -work work {Z:/workspace/mestrado/sistemasVLSI/timer_ctl/timer_ctl.vhd}
# Model Technology ModelSim ALTERA vcom 10.1b Compiler 2012.04 Apr 27 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity timer_ctl
# -- Compiling architecture timer_behaviour of timer_ctl
# vcom -93 -work work {Z:/workspace/mestrado/sistemasVLSI/clk_converter/clk_converter_60hz.vhd}
# Model Technology ModelSim ALTERA vcom 10.1b Compiler 2012.04 Apr 27 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity clk_converter_60hz
# -- Compiling architecture behaviour_clk_converter of clk_converter_60hz
# 
# vcom -93 -work work {Z:/workspace/mestrado/sistemasVLSI/semaphoreVHDL/semaphore_tb.vhd}
# Model Technology ModelSim ALTERA vcom 10.1b Compiler 2012.04 Apr 27 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity semaphore_tb
# -- Compiling architecture semaphore_tb_arch of semaphore_tb
# ** Warning: [4] Z:/workspace/mestrado/sistemasVLSI/semaphoreVHDL/semaphore_tb.vhd(37): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# 
# vsim -t 1ns -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cycloneive -L rtl_work -L work -voptargs="+acc"  semaphore_tb
# vsim -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cycloneive -L rtl_work -L work -voptargs=\"+acc\" -t 1ns semaphore_tb 
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.semaphore_tb(semaphore_tb_arch)
# Loading work.semaphore(behaviour)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.timer_ctl(timer_behaviour)
# Loading ieee.numeric_std(body)
# Loading work.clk_converter_60hz(behaviour_clk_converter)
# 
# do [pwd]/wave.do 
# onerror {resume}
# quietly WaveActivateNextPane {} 0
# add wave -noupdate /semaphore_tb/reset
# add wave -noupdate /semaphore_tb/traffic_sensor
# add wave -noupdate /semaphore_tb/trafic_light_ctl
# add wave -noupdate /semaphore_tb/semaphore_port/timer_ctl_ports/clk_converter_ports/start
# add wave -noupdate /semaphore_tb/semaphore_port/timer_ctl_ports/clk_converter_ports/reset
# add wave -noupdate /semaphore_tb/semaphore_port/timer_ctl_ports/clk_converter_ports/clk
# add wave -noupdate /semaphore_tb/semaphore_port/timer_ctl_ports/clk_converter_ports/clk_60Hz
# add wave -noupdate /semaphore_tb/semaphore_port/timer_ctl_ports/clk_converter_ports/clock_tmp
# add wave -noupdate /semaphore_tb/semaphore_port/timer_ctl_ports/start
# add wave -noupdate /semaphore_tb/semaphore_port/timer_ctl_ports/reset
# add wave -noupdate /semaphore_tb/semaphore_port/timer_ctl_ports/clk
# add wave -noupdate /semaphore_tb/semaphore_port/timer_ctl_ports/short_interval
# add wave -noupdate /semaphore_tb/semaphore_port/timer_ctl_ports/long_interval
# add wave -noupdate /semaphore_tb/semaphore_port/timer_ctl_ports/clk_60Hz
# add wave -noupdate /semaphore_tb/semaphore_port/timer_ctl_ports/clk_60Hz_signal
# TreeUpdate [SetDefaultTree]
# WaveRestoreCursors {{Cursor 1} {480000 ps} 0}
# quietly wave cursor active 1
# configure wave -namecolwidth 435
# configure wave -valuecolwidth 81
# configure wave -justifyvalue left
# configure wave -signalnamewidth 0
# configure wave -snapdistance 10
# configure wave -datasetprefix 0
# configure wave -rowmargin 4
# configure wave -childrowmargin 2
# configure wave -gridoffset 0
# configure wave -gridperiod 10000000
# configure wave -griddelta 40
# configure wave -timeline 0
# configure wave -timelineunits sec
# update
# WaveRestoreZoom {0 ps} {1447680 ps}
# run 2000ns
# view signals
# .main_pane.objects.interior.cs.body.tree
do [pwd]/compilar_semaforo.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Modifying modelsim.ini
# 
# vcom -93 -work work {Z:/workspace/mestrado/sistemasVLSI/semaphoreVHDL/semaphore.vhd}
# Model Technology ModelSim ALTERA vcom 10.1b Compiler 2012.04 Apr 27 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity semaphore
# -- Compiling architecture behaviour of semaphore
# vcom -93 -work work {Z:/workspace/mestrado/sistemasVLSI/timer_ctl/timer_ctl.vhd}
# Model Technology ModelSim ALTERA vcom 10.1b Compiler 2012.04 Apr 27 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity timer_ctl
# -- Compiling architecture timer_behaviour of timer_ctl
# vcom -93 -work work {Z:/workspace/mestrado/sistemasVLSI/clk_converter/clk_converter_60hz.vhd}
# Model Technology ModelSim ALTERA vcom 10.1b Compiler 2012.04 Apr 27 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity clk_converter_60hz
# -- Compiling architecture behaviour_clk_converter of clk_converter_60hz
# 
# vcom -93 -work work {Z:/workspace/mestrado/sistemasVLSI/semaphoreVHDL/semaphore_tb.vhd}
# Model Technology ModelSim ALTERA vcom 10.1b Compiler 2012.04 Apr 27 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity semaphore_tb
# -- Compiling architecture semaphore_tb_arch of semaphore_tb
# ** Warning: [4] Z:/workspace/mestrado/sistemasVLSI/semaphoreVHDL/semaphore_tb.vhd(37): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# 
# vsim -t 1ns -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cycloneive -L rtl_work -L work -voptargs="+acc"  semaphore_tb
# vsim -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cycloneive -L rtl_work -L work -voptargs=\"+acc\" -t 1ns semaphore_tb 
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.semaphore_tb(semaphore_tb_arch)
# Loading work.semaphore(behaviour)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.timer_ctl(timer_behaviour)
# Loading ieee.numeric_std(body)
# Loading work.clk_converter_60hz(behaviour_clk_converter)
# 
# do [pwd]/wave.do 
# onerror {resume}
# quietly WaveActivateNextPane {} 0
# add wave -noupdate /semaphore_tb/reset
# add wave -noupdate /semaphore_tb/traffic_sensor
# add wave -noupdate /semaphore_tb/trafic_light_ctl
# add wave -noupdate /semaphore_tb/semaphore_port/timer_ctl_ports/clk_converter_ports/start
# add wave -noupdate /semaphore_tb/semaphore_port/timer_ctl_ports/clk_converter_ports/reset
# add wave -noupdate /semaphore_tb/semaphore_port/timer_ctl_ports/clk_converter_ports/clk
# add wave -noupdate /semaphore_tb/semaphore_port/timer_ctl_ports/clk_converter_ports/clk_60Hz
# add wave -noupdate /semaphore_tb/semaphore_port/timer_ctl_ports/clk_converter_ports/clock_tmp
# add wave -noupdate /semaphore_tb/semaphore_port/timer_ctl_ports/start
# add wave -noupdate /semaphore_tb/semaphore_port/timer_ctl_ports/reset
# add wave -noupdate /semaphore_tb/semaphore_port/timer_ctl_ports/clk
# add wave -noupdate /semaphore_tb/semaphore_port/timer_ctl_ports/short_interval
# add wave -noupdate /semaphore_tb/semaphore_port/timer_ctl_ports/long_interval
# add wave -noupdate /semaphore_tb/semaphore_port/timer_ctl_ports/clk_60Hz
# add wave -noupdate /semaphore_tb/semaphore_port/timer_ctl_ports/clk_60Hz_signal
# TreeUpdate [SetDefaultTree]
# WaveRestoreCursors {{Cursor 1} {480000 ps} 0}
# quietly wave cursor active 1
# configure wave -namecolwidth 435
# configure wave -valuecolwidth 81
# configure wave -justifyvalue left
# configure wave -signalnamewidth 0
# configure wave -snapdistance 10
# configure wave -datasetprefix 0
# configure wave -rowmargin 4
# configure wave -childrowmargin 2
# configure wave -gridoffset 0
# configure wave -gridperiod 10000000
# configure wave -griddelta 40
# configure wave -timeline 0
# configure wave -timelineunits sec
# update
# WaveRestoreZoom {0 ps} {1447680 ps}
# run 2000ns
# view signals
# .main_pane.objects.interior.cs.body.tree
do [pwd]/compilar_semaforo.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Modifying modelsim.ini
# 
# vcom -93 -work work {Z:/workspace/mestrado/sistemasVLSI/semaphoreVHDL/semaphore.vhd}
# Model Technology ModelSim ALTERA vcom 10.1b Compiler 2012.04 Apr 27 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity semaphore
# -- Compiling architecture behaviour of semaphore
# vcom -93 -work work {Z:/workspace/mestrado/sistemasVLSI/timer_ctl/timer_ctl.vhd}
# Model Technology ModelSim ALTERA vcom 10.1b Compiler 2012.04 Apr 27 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity timer_ctl
# -- Compiling architecture timer_behaviour of timer_ctl
# vcom -93 -work work {Z:/workspace/mestrado/sistemasVLSI/clk_converter/clk_converter_60hz.vhd}
# Model Technology ModelSim ALTERA vcom 10.1b Compiler 2012.04 Apr 27 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity clk_converter_60hz
# -- Compiling architecture behaviour_clk_converter of clk_converter_60hz
# 
# vcom -93 -work work {Z:/workspace/mestrado/sistemasVLSI/semaphoreVHDL/semaphore_tb.vhd}
# Model Technology ModelSim ALTERA vcom 10.1b Compiler 2012.04 Apr 27 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity semaphore_tb
# -- Compiling architecture semaphore_tb_arch of semaphore_tb
# ** Warning: [4] Z:/workspace/mestrado/sistemasVLSI/semaphoreVHDL/semaphore_tb.vhd(37): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# 
# vsim -t 1ns -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cycloneive -L rtl_work -L work -voptargs="+acc"  semaphore_tb
# vsim -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cycloneive -L rtl_work -L work -voptargs=\"+acc\" -t 1ns semaphore_tb 
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.semaphore_tb(semaphore_tb_arch)
# Loading work.semaphore(behaviour)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.timer_ctl(timer_behaviour)
# Loading ieee.numeric_std(body)
# Loading work.clk_converter_60hz(behaviour_clk_converter)
# 
# do [pwd]/wave.do 
# onerror {resume}
# quietly WaveActivateNextPane {} 0
# add wave -noupdate /semaphore_tb/reset
# add wave -noupdate /semaphore_tb/traffic_sensor
# add wave -noupdate /semaphore_tb/trafic_light_ctl
# add wave -noupdate /semaphore_tb/semaphore_port/timer_ctl_ports/clk_converter_ports/start
# add wave -noupdate /semaphore_tb/semaphore_port/timer_ctl_ports/clk_converter_ports/reset
# add wave -noupdate /semaphore_tb/semaphore_port/timer_ctl_ports/clk_converter_ports/clk
# add wave -noupdate /semaphore_tb/semaphore_port/timer_ctl_ports/clk_converter_ports/clk_60Hz
# add wave -noupdate /semaphore_tb/semaphore_port/timer_ctl_ports/clk_converter_ports/clock_tmp
# add wave -noupdate /semaphore_tb/semaphore_port/timer_ctl_ports/start
# add wave -noupdate /semaphore_tb/semaphore_port/timer_ctl_ports/reset
# add wave -noupdate /semaphore_tb/semaphore_port/timer_ctl_ports/clk
# add wave -noupdate /semaphore_tb/semaphore_port/timer_ctl_ports/short_interval
# add wave -noupdate /semaphore_tb/semaphore_port/timer_ctl_ports/long_interval
# add wave -noupdate /semaphore_tb/semaphore_port/timer_ctl_ports/clk_60Hz
# add wave -noupdate /semaphore_tb/semaphore_port/timer_ctl_ports/clk_60Hz_signal
# TreeUpdate [SetDefaultTree]
# WaveRestoreCursors {{Cursor 1} {480000 ps} 0}
# quietly wave cursor active 1
# configure wave -namecolwidth 435
# configure wave -valuecolwidth 81
# configure wave -justifyvalue left
# configure wave -signalnamewidth 0
# configure wave -snapdistance 10
# configure wave -datasetprefix 0
# configure wave -rowmargin 4
# configure wave -childrowmargin 2
# configure wave -gridoffset 0
# configure wave -gridperiod 10000000
# configure wave -griddelta 40
# configure wave -timeline 0
# configure wave -timelineunits sec
# update
# WaveRestoreZoom {0 ps} {1447680 ps}
# run 2000ns
# view signals
# .main_pane.objects.interior.cs.body.tree
do [pwd]/compilar_semaforo.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Modifying modelsim.ini
# 
# vcom -93 -work work {Z:/workspace/mestrado/sistemasVLSI/semaphoreVHDL/semaphore.vhd}
# Model Technology ModelSim ALTERA vcom 10.1b Compiler 2012.04 Apr 27 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity semaphore
# -- Compiling architecture behaviour of semaphore
# vcom -93 -work work {Z:/workspace/mestrado/sistemasVLSI/timer_ctl/timer_ctl.vhd}
# Model Technology ModelSim ALTERA vcom 10.1b Compiler 2012.04 Apr 27 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity timer_ctl
# -- Compiling architecture timer_behaviour of timer_ctl
# vcom -93 -work work {Z:/workspace/mestrado/sistemasVLSI/clk_converter/clk_converter_60hz.vhd}
# Model Technology ModelSim ALTERA vcom 10.1b Compiler 2012.04 Apr 27 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity clk_converter_60hz
# -- Compiling architecture behaviour_clk_converter of clk_converter_60hz
# 
# vcom -93 -work work {Z:/workspace/mestrado/sistemasVLSI/semaphoreVHDL/semaphore_tb.vhd}
# Model Technology ModelSim ALTERA vcom 10.1b Compiler 2012.04 Apr 27 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity semaphore_tb
# -- Compiling architecture semaphore_tb_arch of semaphore_tb
# ** Warning: [4] Z:/workspace/mestrado/sistemasVLSI/semaphoreVHDL/semaphore_tb.vhd(37): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# 
# vsim -t 1ns -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cycloneive -L rtl_work -L work -voptargs="+acc"  semaphore_tb
# vsim -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cycloneive -L rtl_work -L work -voptargs=\"+acc\" -t 1ns semaphore_tb 
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.semaphore_tb(semaphore_tb_arch)
# Loading work.semaphore(behaviour)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.timer_ctl(timer_behaviour)
# Loading ieee.numeric_std(body)
# Loading work.clk_converter_60hz(behaviour_clk_converter)
# 
# do [pwd]/wave.do 
# onerror {resume}
# quietly WaveActivateNextPane {} 0
# add wave -noupdate /semaphore_tb/reset
# add wave -noupdate /semaphore_tb/traffic_sensor
# add wave -noupdate /semaphore_tb/trafic_light_ctl
# add wave -noupdate /semaphore_tb/semaphore_port/timer_ctl_ports/clk_converter_ports/start
# add wave -noupdate /semaphore_tb/semaphore_port/timer_ctl_ports/clk_converter_ports/reset
# add wave -noupdate /semaphore_tb/semaphore_port/timer_ctl_ports/clk_converter_ports/clk
# add wave -noupdate /semaphore_tb/semaphore_port/timer_ctl_ports/clk_converter_ports/clk_60Hz
# add wave -noupdate /semaphore_tb/semaphore_port/timer_ctl_ports/clk_converter_ports/clock_tmp
# add wave -noupdate /semaphore_tb/semaphore_port/timer_ctl_ports/start
# add wave -noupdate /semaphore_tb/semaphore_port/timer_ctl_ports/reset
# add wave -noupdate /semaphore_tb/semaphore_port/timer_ctl_ports/clk
# add wave -noupdate /semaphore_tb/semaphore_port/timer_ctl_ports/short_interval
# add wave -noupdate /semaphore_tb/semaphore_port/timer_ctl_ports/long_interval
# add wave -noupdate /semaphore_tb/semaphore_port/timer_ctl_ports/clk_60Hz
# add wave -noupdate /semaphore_tb/semaphore_port/timer_ctl_ports/clk_60Hz_signal
# TreeUpdate [SetDefaultTree]
# WaveRestoreCursors {{Cursor 1} {480000 ps} 0}
# quietly wave cursor active 1
# configure wave -namecolwidth 435
# configure wave -valuecolwidth 81
# configure wave -justifyvalue left
# configure wave -signalnamewidth 0
# configure wave -snapdistance 10
# configure wave -datasetprefix 0
# configure wave -rowmargin 4
# configure wave -childrowmargin 2
# configure wave -gridoffset 0
# configure wave -gridperiod 10000000
# configure wave -griddelta 40
# configure wave -timeline 0
# configure wave -timelineunits sec
# update
# WaveRestoreZoom {0 ps} {1447680 ps}
# run 2000ns
# view signals
# .main_pane.objects.interior.cs.body.tree
do [pwd]/compilar_semaforo.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Modifying modelsim.ini
# 
# vcom -93 -work work {Z:/workspace/mestrado/sistemasVLSI/semaphoreVHDL/semaphore.vhd}
# Model Technology ModelSim ALTERA vcom 10.1b Compiler 2012.04 Apr 27 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity semaphore
# -- Compiling architecture behaviour of semaphore
# vcom -93 -work work {Z:/workspace/mestrado/sistemasVLSI/timer_ctl/timer_ctl.vhd}
# Model Technology ModelSim ALTERA vcom 10.1b Compiler 2012.04 Apr 27 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity timer_ctl
# -- Compiling architecture timer_behaviour of timer_ctl
# vcom -93 -work work {Z:/workspace/mestrado/sistemasVLSI/clk_converter/clk_converter_60hz.vhd}
# Model Technology ModelSim ALTERA vcom 10.1b Compiler 2012.04 Apr 27 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity clk_converter_60hz
# -- Compiling architecture behaviour_clk_converter of clk_converter_60hz
# 
# vcom -93 -work work {Z:/workspace/mestrado/sistemasVLSI/semaphoreVHDL/semaphore_tb.vhd}
# Model Technology ModelSim ALTERA vcom 10.1b Compiler 2012.04 Apr 27 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity semaphore_tb
# -- Compiling architecture semaphore_tb_arch of semaphore_tb
# ** Warning: [4] Z:/workspace/mestrado/sistemasVLSI/semaphoreVHDL/semaphore_tb.vhd(37): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# 
# vsim -t 1ns -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cycloneive -L rtl_work -L work -voptargs="+acc"  semaphore_tb
# vsim -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cycloneive -L rtl_work -L work -voptargs=\"+acc\" -t 1ns semaphore_tb 
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.semaphore_tb(semaphore_tb_arch)
# Loading work.semaphore(behaviour)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.timer_ctl(timer_behaviour)
# Loading ieee.numeric_std(body)
# Loading work.clk_converter_60hz(behaviour_clk_converter)
# 
# do [pwd]/wave.do 
# onerror {resume}
# quietly WaveActivateNextPane {} 0
# add wave -noupdate /semaphore_tb/reset
# add wave -noupdate /semaphore_tb/traffic_sensor
# add wave -noupdate /semaphore_tb/trafic_light_ctl
# add wave -noupdate /semaphore_tb/semaphore_port/timer_ctl_ports/clk_converter_ports/start
# add wave -noupdate /semaphore_tb/semaphore_port/timer_ctl_ports/clk_converter_ports/reset
# add wave -noupdate /semaphore_tb/semaphore_port/timer_ctl_ports/clk_converter_ports/clk
# add wave -noupdate /semaphore_tb/semaphore_port/timer_ctl_ports/clk_converter_ports/clk_60Hz
# add wave -noupdate /semaphore_tb/semaphore_port/timer_ctl_ports/clk_converter_ports/clock_tmp
# add wave -noupdate /semaphore_tb/semaphore_port/timer_ctl_ports/start
# add wave -noupdate /semaphore_tb/semaphore_port/timer_ctl_ports/reset
# add wave -noupdate /semaphore_tb/semaphore_port/timer_ctl_ports/clk
# add wave -noupdate /semaphore_tb/semaphore_port/timer_ctl_ports/short_interval
# add wave -noupdate /semaphore_tb/semaphore_port/timer_ctl_ports/long_interval
# add wave -noupdate /semaphore_tb/semaphore_port/timer_ctl_ports/clk_60Hz
# add wave -noupdate /semaphore_tb/semaphore_port/timer_ctl_ports/clk_60Hz_signal
# TreeUpdate [SetDefaultTree]
# WaveRestoreCursors {{Cursor 1} {480000 ps} 0}
# quietly wave cursor active 1
# configure wave -namecolwidth 435
# configure wave -valuecolwidth 81
# configure wave -justifyvalue left
# configure wave -signalnamewidth 0
# configure wave -snapdistance 10
# configure wave -datasetprefix 0
# configure wave -rowmargin 4
# configure wave -childrowmargin 2
# configure wave -gridoffset 0
# configure wave -gridperiod 10000000
# configure wave -griddelta 40
# configure wave -timeline 0
# configure wave -timelineunits sec
# update
# WaveRestoreZoom {0 ps} {1447680 ps}
# run 2000ns
# view signals
# .main_pane.objects.interior.cs.body.tree
do [pwd]/compilar_semaforo.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Modifying modelsim.ini
# 
# vcom -93 -work work {Z:/workspace/mestrado/sistemasVLSI/semaphoreVHDL/semaphore.vhd}
# Model Technology ModelSim ALTERA vcom 10.1b Compiler 2012.04 Apr 27 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity semaphore
# -- Compiling architecture behaviour of semaphore
# vcom -93 -work work {Z:/workspace/mestrado/sistemasVLSI/timer_ctl/timer_ctl.vhd}
# Model Technology ModelSim ALTERA vcom 10.1b Compiler 2012.04 Apr 27 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity timer_ctl
# -- Compiling architecture timer_behaviour of timer_ctl
# vcom -93 -work work {Z:/workspace/mestrado/sistemasVLSI/clk_converter/clk_converter_60hz.vhd}
# Model Technology ModelSim ALTERA vcom 10.1b Compiler 2012.04 Apr 27 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity clk_converter_60hz
# -- Compiling architecture behaviour_clk_converter of clk_converter_60hz
# 
# vcom -93 -work work {Z:/workspace/mestrado/sistemasVLSI/semaphoreVHDL/semaphore_tb.vhd}
# Model Technology ModelSim ALTERA vcom 10.1b Compiler 2012.04 Apr 27 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity semaphore_tb
# -- Compiling architecture semaphore_tb_arch of semaphore_tb
# ** Warning: [4] Z:/workspace/mestrado/sistemasVLSI/semaphoreVHDL/semaphore_tb.vhd(37): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# 
# vsim -t 1ns -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cycloneive -L rtl_work -L work -voptargs="+acc"  semaphore_tb
# vsim -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cycloneive -L rtl_work -L work -voptargs=\"+acc\" -t 1ns semaphore_tb 
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.semaphore_tb(semaphore_tb_arch)
# Loading work.semaphore(behaviour)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.timer_ctl(timer_behaviour)
# Loading ieee.numeric_std(body)
# Loading work.clk_converter_60hz(behaviour_clk_converter)
# 
# do [pwd]/wave.do 
# onerror {resume}
# quietly WaveActivateNextPane {} 0
# add wave -noupdate /semaphore_tb/reset
# add wave -noupdate /semaphore_tb/traffic_sensor
# add wave -noupdate /semaphore_tb/trafic_light_ctl
# add wave -noupdate /semaphore_tb/semaphore_port/timer_ctl_ports/clk_converter_ports/start
# add wave -noupdate /semaphore_tb/semaphore_port/timer_ctl_ports/clk_converter_ports/reset
# add wave -noupdate /semaphore_tb/semaphore_port/timer_ctl_ports/clk_converter_ports/clk
# add wave -noupdate /semaphore_tb/semaphore_port/timer_ctl_ports/clk_converter_ports/clk_60Hz
# add wave -noupdate /semaphore_tb/semaphore_port/timer_ctl_ports/clk_converter_ports/clock_tmp
# add wave -noupdate /semaphore_tb/semaphore_port/timer_ctl_ports/start
# add wave -noupdate /semaphore_tb/semaphore_port/timer_ctl_ports/reset
# add wave -noupdate /semaphore_tb/semaphore_port/timer_ctl_ports/clk
# add wave -noupdate /semaphore_tb/semaphore_port/timer_ctl_ports/short_interval
# add wave -noupdate /semaphore_tb/semaphore_port/timer_ctl_ports/long_interval
# add wave -noupdate /semaphore_tb/semaphore_port/timer_ctl_ports/clk_60Hz
# add wave -noupdate /semaphore_tb/semaphore_port/timer_ctl_ports/clk_60Hz_signal
# TreeUpdate [SetDefaultTree]
# WaveRestoreCursors {{Cursor 1} {480000 ps} 0}
# quietly wave cursor active 1
# configure wave -namecolwidth 435
# configure wave -valuecolwidth 81
# configure wave -justifyvalue left
# configure wave -signalnamewidth 0
# configure wave -snapdistance 10
# configure wave -datasetprefix 0
# configure wave -rowmargin 4
# configure wave -childrowmargin 2
# configure wave -gridoffset 0
# configure wave -gridperiod 10000000
# configure wave -griddelta 40
# configure wave -timeline 0
# configure wave -timelineunits sec
# update
# WaveRestoreZoom {0 ps} {1447680 ps}
# run 2000ns
# view signals
# .main_pane.objects.interior.cs.body.tree
do [pwd]/compilar_semaforo.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Modifying modelsim.ini
# 
# vcom -93 -work work {Z:/workspace/mestrado/sistemasVLSI/semaphoreVHDL/semaphore.vhd}
# Model Technology ModelSim ALTERA vcom 10.1b Compiler 2012.04 Apr 27 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity semaphore
# -- Compiling architecture behaviour of semaphore
# ** Error: Z:/workspace/mestrado/sistemasVLSI/semaphoreVHDL/semaphore.vhd(71): Target of signal assignment is not a signal.
# ** Error: Z:/workspace/mestrado/sistemasVLSI/semaphoreVHDL/semaphore.vhd(75): Target of signal assignment is not a signal.
# ** Error: Z:/workspace/mestrado/sistemasVLSI/semaphoreVHDL/semaphore.vhd(79): Target of signal assignment is not a signal.
# ** Error: Z:/workspace/mestrado/sistemasVLSI/semaphoreVHDL/semaphore.vhd(83): Target of signal assignment is not a signal.
# ** Error: Z:/workspace/mestrado/sistemasVLSI/semaphoreVHDL/semaphore.vhd(86): Target of signal assignment is not a signal.
# ** Error: Z:/workspace/mestrado/sistemasVLSI/semaphoreVHDL/semaphore.vhd(126): VHDL Compiler exiting
# ** Error: C:/developer-apps/altera/modelsim_ase/win32aloem/vcom failed.
# Error in macro Z:\workspace\mestrado\sistemasVLSI\semaphoreVHDL\simulation\modelsim\compilar_semaforo.do line 8
# C:/developer-apps/altera/modelsim_ase/win32aloem/vcom failed.
#     while executing
# "vcom -93 -work work {Z:/workspace/mestrado/sistemasVLSI/semaphoreVHDL/semaphore.vhd}"
do [pwd]/compilar_semaforo.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Modifying modelsim.ini
# 
# vcom -93 -work work {Z:/workspace/mestrado/sistemasVLSI/semaphoreVHDL/semaphore.vhd}
# Model Technology ModelSim ALTERA vcom 10.1b Compiler 2012.04 Apr 27 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity semaphore
# -- Compiling architecture behaviour of semaphore
# vcom -93 -work work {Z:/workspace/mestrado/sistemasVLSI/timer_ctl/timer_ctl.vhd}
# Model Technology ModelSim ALTERA vcom 10.1b Compiler 2012.04 Apr 27 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity timer_ctl
# -- Compiling architecture timer_behaviour of timer_ctl
# vcom -93 -work work {Z:/workspace/mestrado/sistemasVLSI/clk_converter/clk_converter_60hz.vhd}
# Model Technology ModelSim ALTERA vcom 10.1b Compiler 2012.04 Apr 27 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity clk_converter_60hz
# -- Compiling architecture behaviour_clk_converter of clk_converter_60hz
# 
# vcom -93 -work work {Z:/workspace/mestrado/sistemasVLSI/semaphoreVHDL/semaphore_tb.vhd}
# Model Technology ModelSim ALTERA vcom 10.1b Compiler 2012.04 Apr 27 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity semaphore_tb
# -- Compiling architecture semaphore_tb_arch of semaphore_tb
# ** Warning: [4] Z:/workspace/mestrado/sistemasVLSI/semaphoreVHDL/semaphore_tb.vhd(37): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# 
# vsim -t 1ns -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cycloneive -L rtl_work -L work -voptargs="+acc"  semaphore_tb
# vsim -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cycloneive -L rtl_work -L work -voptargs=\"+acc\" -t 1ns semaphore_tb 
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.semaphore_tb(semaphore_tb_arch)
# Loading work.semaphore(behaviour)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.timer_ctl(timer_behaviour)
# Loading ieee.numeric_std(body)
# Loading work.clk_converter_60hz(behaviour_clk_converter)
# 
# do [pwd]/wave.do 
# onerror {resume}
# quietly WaveActivateNextPane {} 0
# add wave -noupdate /semaphore_tb/reset
# add wave -noupdate /semaphore_tb/traffic_sensor
# add wave -noupdate /semaphore_tb/trafic_light_ctl
# add wave -noupdate /semaphore_tb/semaphore_port/timer_ctl_ports/clk_converter_ports/start
# add wave -noupdate /semaphore_tb/semaphore_port/timer_ctl_ports/clk_converter_ports/reset
# add wave -noupdate /semaphore_tb/semaphore_port/timer_ctl_ports/clk_converter_ports/clk
# add wave -noupdate /semaphore_tb/semaphore_port/timer_ctl_ports/clk_converter_ports/clk_60Hz
# add wave -noupdate /semaphore_tb/semaphore_port/timer_ctl_ports/clk_converter_ports/clock_tmp
# add wave -noupdate /semaphore_tb/semaphore_port/timer_ctl_ports/start
# add wave -noupdate /semaphore_tb/semaphore_port/timer_ctl_ports/reset
# add wave -noupdate /semaphore_tb/semaphore_port/timer_ctl_ports/clk
# add wave -noupdate /semaphore_tb/semaphore_port/timer_ctl_ports/short_interval
# add wave -noupdate /semaphore_tb/semaphore_port/timer_ctl_ports/long_interval
# add wave -noupdate /semaphore_tb/semaphore_port/timer_ctl_ports/clk_60Hz
# add wave -noupdate /semaphore_tb/semaphore_port/timer_ctl_ports/clk_60Hz_signal
# TreeUpdate [SetDefaultTree]
# WaveRestoreCursors {{Cursor 1} {480000 ps} 0}
# quietly wave cursor active 1
# configure wave -namecolwidth 435
# configure wave -valuecolwidth 81
# configure wave -justifyvalue left
# configure wave -signalnamewidth 0
# configure wave -snapdistance 10
# configure wave -datasetprefix 0
# configure wave -rowmargin 4
# configure wave -childrowmargin 2
# configure wave -gridoffset 0
# configure wave -gridperiod 10000000
# configure wave -griddelta 40
# configure wave -timeline 0
# configure wave -timelineunits sec
# update
# WaveRestoreZoom {0 ps} {1447680 ps}
# run 2000ns
# view signals
# .main_pane.objects.interior.cs.body.tree
do [pwd]/compilar_semaforo.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Modifying modelsim.ini
# 
# vcom -93 -work work {Z:/workspace/mestrado/sistemasVLSI/semaphoreVHDL/semaphore.vhd}
# Model Technology ModelSim ALTERA vcom 10.1b Compiler 2012.04 Apr 27 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity semaphore
# -- Compiling architecture behaviour of semaphore
# vcom -93 -work work {Z:/workspace/mestrado/sistemasVLSI/timer_ctl/timer_ctl.vhd}
# Model Technology ModelSim ALTERA vcom 10.1b Compiler 2012.04 Apr 27 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity timer_ctl
# -- Compiling architecture timer_behaviour of timer_ctl
# vcom -93 -work work {Z:/workspace/mestrado/sistemasVLSI/clk_converter/clk_converter_60hz.vhd}
# Model Technology ModelSim ALTERA vcom 10.1b Compiler 2012.04 Apr 27 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity clk_converter_60hz
# -- Compiling architecture behaviour_clk_converter of clk_converter_60hz
# 
# vcom -93 -work work {Z:/workspace/mestrado/sistemasVLSI/semaphoreVHDL/semaphore_tb.vhd}
# Model Technology ModelSim ALTERA vcom 10.1b Compiler 2012.04 Apr 27 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity semaphore_tb
# -- Compiling architecture semaphore_tb_arch of semaphore_tb
# ** Warning: [4] Z:/workspace/mestrado/sistemasVLSI/semaphoreVHDL/semaphore_tb.vhd(37): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# 
# vsim -t 1ns -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cycloneive -L rtl_work -L work -voptargs="+acc"  semaphore_tb
# vsim -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cycloneive -L rtl_work -L work -voptargs=\"+acc\" -t 1ns semaphore_tb 
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.semaphore_tb(semaphore_tb_arch)
# Loading work.semaphore(behaviour)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.timer_ctl(timer_behaviour)
# Loading ieee.numeric_std(body)
# Loading work.clk_converter_60hz(behaviour_clk_converter)
# 
# do [pwd]/wave.do 
# onerror {resume}
# quietly WaveActivateNextPane {} 0
# add wave -noupdate /semaphore_tb/reset
# add wave -noupdate /semaphore_tb/traffic_sensor
# add wave -noupdate /semaphore_tb/trafic_light_ctl
# add wave -noupdate /semaphore_tb/semaphore_port/timer_ctl_ports/clk_converter_ports/start
# add wave -noupdate /semaphore_tb/semaphore_port/timer_ctl_ports/clk_converter_ports/reset
# add wave -noupdate /semaphore_tb/semaphore_port/timer_ctl_ports/clk_converter_ports/clk
# add wave -noupdate /semaphore_tb/semaphore_port/timer_ctl_ports/clk_converter_ports/clk_60Hz
# add wave -noupdate /semaphore_tb/semaphore_port/timer_ctl_ports/clk_converter_ports/clock_tmp
# add wave -noupdate /semaphore_tb/semaphore_port/timer_ctl_ports/start
# add wave -noupdate /semaphore_tb/semaphore_port/timer_ctl_ports/reset
# add wave -noupdate /semaphore_tb/semaphore_port/timer_ctl_ports/clk
# add wave -noupdate /semaphore_tb/semaphore_port/timer_ctl_ports/short_interval
# add wave -noupdate /semaphore_tb/semaphore_port/timer_ctl_ports/long_interval
# add wave -noupdate /semaphore_tb/semaphore_port/timer_ctl_ports/clk_60Hz
# add wave -noupdate /semaphore_tb/semaphore_port/timer_ctl_ports/clk_60Hz_signal
# TreeUpdate [SetDefaultTree]
# WaveRestoreCursors {{Cursor 1} {480000 ps} 0}
# quietly wave cursor active 1
# configure wave -namecolwidth 435
# configure wave -valuecolwidth 81
# configure wave -justifyvalue left
# configure wave -signalnamewidth 0
# configure wave -snapdistance 10
# configure wave -datasetprefix 0
# configure wave -rowmargin 4
# configure wave -childrowmargin 2
# configure wave -gridoffset 0
# configure wave -gridperiod 10000000
# configure wave -griddelta 40
# configure wave -timeline 0
# configure wave -timelineunits sec
# update
# WaveRestoreZoom {0 ps} {1447680 ps}
# run 2000ns
# view signals
# .main_pane.objects.interior.cs.body.tree
do [pwd]/compilar_semaforo.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Modifying modelsim.ini
# 
# vcom -93 -work work {Z:/workspace/mestrado/sistemasVLSI/semaphoreVHDL/semaphore.vhd}
# Model Technology ModelSim ALTERA vcom 10.1b Compiler 2012.04 Apr 27 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity semaphore
# -- Compiling architecture behaviour of semaphore
# vcom -93 -work work {Z:/workspace/mestrado/sistemasVLSI/timer_ctl/timer_ctl.vhd}
# Model Technology ModelSim ALTERA vcom 10.1b Compiler 2012.04 Apr 27 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity timer_ctl
# -- Compiling architecture timer_behaviour of timer_ctl
# vcom -93 -work work {Z:/workspace/mestrado/sistemasVLSI/clk_converter/clk_converter_60hz.vhd}
# Model Technology ModelSim ALTERA vcom 10.1b Compiler 2012.04 Apr 27 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity clk_converter_60hz
# -- Compiling architecture behaviour_clk_converter of clk_converter_60hz
# 
# vcom -93 -work work {Z:/workspace/mestrado/sistemasVLSI/semaphoreVHDL/semaphore_tb.vhd}
# Model Technology ModelSim ALTERA vcom 10.1b Compiler 2012.04 Apr 27 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity semaphore_tb
# -- Compiling architecture semaphore_tb_arch of semaphore_tb
# ** Warning: [4] Z:/workspace/mestrado/sistemasVLSI/semaphoreVHDL/semaphore_tb.vhd(37): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# 
# vsim -t 1ns -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cycloneive -L rtl_work -L work -voptargs="+acc"  semaphore_tb
# vsim -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cycloneive -L rtl_work -L work -voptargs=\"+acc\" -t 1ns semaphore_tb 
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.semaphore_tb(semaphore_tb_arch)
# Loading work.semaphore(behaviour)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.timer_ctl(timer_behaviour)
# Loading ieee.numeric_std(body)
# Loading work.clk_converter_60hz(behaviour_clk_converter)
# 
# do [pwd]/wave.do 
# onerror {resume}
# quietly WaveActivateNextPane {} 0
# add wave -noupdate /semaphore_tb/reset
# add wave -noupdate /semaphore_tb/traffic_sensor
# add wave -noupdate /semaphore_tb/trafic_light_ctl
# add wave -noupdate /semaphore_tb/semaphore_port/timer_ctl_ports/clk_converter_ports/start
# add wave -noupdate /semaphore_tb/semaphore_port/timer_ctl_ports/clk_converter_ports/reset
# add wave -noupdate /semaphore_tb/semaphore_port/timer_ctl_ports/clk_converter_ports/clk
# add wave -noupdate /semaphore_tb/semaphore_port/timer_ctl_ports/clk_converter_ports/clk_60Hz
# add wave -noupdate /semaphore_tb/semaphore_port/timer_ctl_ports/clk_converter_ports/clock_tmp
# add wave -noupdate /semaphore_tb/semaphore_port/timer_ctl_ports/start
# add wave -noupdate /semaphore_tb/semaphore_port/timer_ctl_ports/reset
# add wave -noupdate /semaphore_tb/semaphore_port/timer_ctl_ports/clk
# add wave -noupdate /semaphore_tb/semaphore_port/timer_ctl_ports/short_interval
# add wave -noupdate /semaphore_tb/semaphore_port/timer_ctl_ports/long_interval
# add wave -noupdate /semaphore_tb/semaphore_port/timer_ctl_ports/clk_60Hz
# add wave -noupdate /semaphore_tb/semaphore_port/timer_ctl_ports/clk_60Hz_signal
# TreeUpdate [SetDefaultTree]
# WaveRestoreCursors {{Cursor 1} {480000 ps} 0}
# quietly wave cursor active 1
# configure wave -namecolwidth 435
# configure wave -valuecolwidth 81
# configure wave -justifyvalue left
# configure wave -signalnamewidth 0
# configure wave -snapdistance 10
# configure wave -datasetprefix 0
# configure wave -rowmargin 4
# configure wave -childrowmargin 2
# configure wave -gridoffset 0
# configure wave -gridperiod 10000000
# configure wave -griddelta 40
# configure wave -timeline 0
# configure wave -timelineunits sec
# update
# WaveRestoreZoom {0 ps} {1447680 ps}
# run 2000ns
# view signals
# .main_pane.objects.interior.cs.body.tree
do [pwd]/compilar_semaforo.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Modifying modelsim.ini
# 
# vcom -93 -work work {Z:/workspace/mestrado/sistemasVLSI/semaphoreVHDL/semaphore.vhd}
# Model Technology ModelSim ALTERA vcom 10.1b Compiler 2012.04 Apr 27 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity semaphore
# -- Compiling architecture behaviour of semaphore
# vcom -93 -work work {Z:/workspace/mestrado/sistemasVLSI/timer_ctl/timer_ctl.vhd}
# Model Technology ModelSim ALTERA vcom 10.1b Compiler 2012.04 Apr 27 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity timer_ctl
# -- Compiling architecture timer_behaviour of timer_ctl
# vcom -93 -work work {Z:/workspace/mestrado/sistemasVLSI/clk_converter/clk_converter_60hz.vhd}
# Model Technology ModelSim ALTERA vcom 10.1b Compiler 2012.04 Apr 27 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity clk_converter_60hz
# -- Compiling architecture behaviour_clk_converter of clk_converter_60hz
# 
# vcom -93 -work work {Z:/workspace/mestrado/sistemasVLSI/semaphoreVHDL/semaphore_tb.vhd}
# Model Technology ModelSim ALTERA vcom 10.1b Compiler 2012.04 Apr 27 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity semaphore_tb
# -- Compiling architecture semaphore_tb_arch of semaphore_tb
# ** Warning: [4] Z:/workspace/mestrado/sistemasVLSI/semaphoreVHDL/semaphore_tb.vhd(37): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# 
# vsim -t 1ns -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cycloneive -L rtl_work -L work -voptargs="+acc"  semaphore_tb
# vsim -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cycloneive -L rtl_work -L work -voptargs=\"+acc\" -t 1ns semaphore_tb 
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.semaphore_tb(semaphore_tb_arch)
# Loading work.semaphore(behaviour)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.timer_ctl(timer_behaviour)
# Loading ieee.numeric_std(body)
# Loading work.clk_converter_60hz(behaviour_clk_converter)
# 
# do [pwd]/wave.do 
# onerror {resume}
# quietly WaveActivateNextPane {} 0
# add wave -noupdate /semaphore_tb/reset
# add wave -noupdate /semaphore_tb/traffic_sensor
# add wave -noupdate /semaphore_tb/trafic_light_ctl
# add wave -noupdate /semaphore_tb/semaphore_port/timer_ctl_ports/clk_converter_ports/start
# add wave -noupdate /semaphore_tb/semaphore_port/timer_ctl_ports/clk_converter_ports/reset
# add wave -noupdate /semaphore_tb/semaphore_port/timer_ctl_ports/clk_converter_ports/clk
# add wave -noupdate /semaphore_tb/semaphore_port/timer_ctl_ports/clk_converter_ports/clk_60Hz
# add wave -noupdate /semaphore_tb/semaphore_port/timer_ctl_ports/clk_converter_ports/clock_tmp
# add wave -noupdate /semaphore_tb/semaphore_port/timer_ctl_ports/start
# add wave -noupdate /semaphore_tb/semaphore_port/timer_ctl_ports/reset
# add wave -noupdate /semaphore_tb/semaphore_port/timer_ctl_ports/clk
# add wave -noupdate /semaphore_tb/semaphore_port/timer_ctl_ports/short_interval
# add wave -noupdate /semaphore_tb/semaphore_port/timer_ctl_ports/long_interval
# add wave -noupdate /semaphore_tb/semaphore_port/timer_ctl_ports/clk_60Hz
# add wave -noupdate /semaphore_tb/semaphore_port/timer_ctl_ports/clk_60Hz_signal
# TreeUpdate [SetDefaultTree]
# WaveRestoreCursors {{Cursor 1} {480000 ps} 0}
# quietly wave cursor active 1
# configure wave -namecolwidth 435
# configure wave -valuecolwidth 81
# configure wave -justifyvalue left
# configure wave -signalnamewidth 0
# configure wave -snapdistance 10
# configure wave -datasetprefix 0
# configure wave -rowmargin 4
# configure wave -childrowmargin 2
# configure wave -gridoffset 0
# configure wave -gridperiod 10000000
# configure wave -griddelta 40
# configure wave -timeline 0
# configure wave -timelineunits sec
# update
# WaveRestoreZoom {0 ps} {1447680 ps}
# run 2000ns
# view signals
# .main_pane.objects.interior.cs.body.tree
do [pwd]/compilar_semaforo.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Modifying modelsim.ini
# 
# vcom -93 -work work {Z:/workspace/mestrado/sistemasVLSI/semaphoreVHDL/semaphore.vhd}
# Model Technology ModelSim ALTERA vcom 10.1b Compiler 2012.04 Apr 27 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity semaphore
# -- Compiling architecture behaviour of semaphore
# vcom -93 -work work {Z:/workspace/mestrado/sistemasVLSI/timer_ctl/timer_ctl.vhd}
# Model Technology ModelSim ALTERA vcom 10.1b Compiler 2012.04 Apr 27 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity timer_ctl
# -- Compiling architecture timer_behaviour of timer_ctl
# vcom -93 -work work {Z:/workspace/mestrado/sistemasVLSI/clk_converter/clk_converter_60hz.vhd}
# Model Technology ModelSim ALTERA vcom 10.1b Compiler 2012.04 Apr 27 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity clk_converter_60hz
# -- Compiling architecture behaviour_clk_converter of clk_converter_60hz
# 
# vcom -93 -work work {Z:/workspace/mestrado/sistemasVLSI/semaphoreVHDL/semaphore_tb.vhd}
# Model Technology ModelSim ALTERA vcom 10.1b Compiler 2012.04 Apr 27 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity semaphore_tb
# -- Compiling architecture semaphore_tb_arch of semaphore_tb
# ** Warning: [4] Z:/workspace/mestrado/sistemasVLSI/semaphoreVHDL/semaphore_tb.vhd(37): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# 
# vsim -t 1ns -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cycloneive -L rtl_work -L work -voptargs="+acc"  semaphore_tb
# vsim -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cycloneive -L rtl_work -L work -voptargs=\"+acc\" -t 1ns semaphore_tb 
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.semaphore_tb(semaphore_tb_arch)
# Loading work.semaphore(behaviour)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.timer_ctl(timer_behaviour)
# Loading ieee.numeric_std(body)
# Loading work.clk_converter_60hz(behaviour_clk_converter)
# 
# do [pwd]/wave.do 
# onerror {resume}
# quietly WaveActivateNextPane {} 0
# add wave -noupdate /semaphore_tb/reset
# add wave -noupdate /semaphore_tb/traffic_sensor
# add wave -noupdate /semaphore_tb/trafic_light_ctl
# add wave -noupdate /semaphore_tb/semaphore_port/timer_ctl_ports/clk_converter_ports/start
# add wave -noupdate /semaphore_tb/semaphore_port/timer_ctl_ports/clk_converter_ports/reset
# add wave -noupdate /semaphore_tb/semaphore_port/timer_ctl_ports/clk_converter_ports/clk
# add wave -noupdate /semaphore_tb/semaphore_port/timer_ctl_ports/clk_converter_ports/clk_60Hz
# add wave -noupdate /semaphore_tb/semaphore_port/timer_ctl_ports/clk_converter_ports/clock_tmp
# add wave -noupdate /semaphore_tb/semaphore_port/timer_ctl_ports/start
# add wave -noupdate /semaphore_tb/semaphore_port/timer_ctl_ports/reset
# add wave -noupdate /semaphore_tb/semaphore_port/timer_ctl_ports/clk
# add wave -noupdate /semaphore_tb/semaphore_port/timer_ctl_ports/short_interval
# add wave -noupdate /semaphore_tb/semaphore_port/timer_ctl_ports/long_interval
# add wave -noupdate /semaphore_tb/semaphore_port/timer_ctl_ports/clk_60Hz
# add wave -noupdate /semaphore_tb/semaphore_port/timer_ctl_ports/clk_60Hz_signal
# TreeUpdate [SetDefaultTree]
# WaveRestoreCursors {{Cursor 1} {480000 ps} 0}
# quietly wave cursor active 1
# configure wave -namecolwidth 435
# configure wave -valuecolwidth 81
# configure wave -justifyvalue left
# configure wave -signalnamewidth 0
# configure wave -snapdistance 10
# configure wave -datasetprefix 0
# configure wave -rowmargin 4
# configure wave -childrowmargin 2
# configure wave -gridoffset 0
# configure wave -gridperiod 10000000
# configure wave -griddelta 40
# configure wave -timeline 0
# configure wave -timelineunits sec
# update
# WaveRestoreZoom {0 ps} {1447680 ps}
# run 2000ns
# view signals
# .main_pane.objects.interior.cs.body.tree
do [pwd]/compilar_semaforo.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Modifying modelsim.ini
# 
# vcom -93 -work work {Z:/workspace/mestrado/sistemasVLSI/semaphoreVHDL/semaphore.vhd}
# Model Technology ModelSim ALTERA vcom 10.1b Compiler 2012.04 Apr 27 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity semaphore
# -- Compiling architecture behaviour of semaphore
# vcom -93 -work work {Z:/workspace/mestrado/sistemasVLSI/timer_ctl/timer_ctl.vhd}
# Model Technology ModelSim ALTERA vcom 10.1b Compiler 2012.04 Apr 27 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity timer_ctl
# -- Compiling architecture timer_behaviour of timer_ctl
# vcom -93 -work work {Z:/workspace/mestrado/sistemasVLSI/clk_converter/clk_converter_60hz.vhd}
# Model Technology ModelSim ALTERA vcom 10.1b Compiler 2012.04 Apr 27 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity clk_converter_60hz
# -- Compiling architecture behaviour_clk_converter of clk_converter_60hz
# 
# vcom -93 -work work {Z:/workspace/mestrado/sistemasVLSI/semaphoreVHDL/semaphore_tb.vhd}
# Model Technology ModelSim ALTERA vcom 10.1b Compiler 2012.04 Apr 27 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity semaphore_tb
# -- Compiling architecture semaphore_tb_arch of semaphore_tb
# ** Warning: [4] Z:/workspace/mestrado/sistemasVLSI/semaphoreVHDL/semaphore_tb.vhd(37): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# 
# vsim -t 1ns -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cycloneive -L rtl_work -L work -voptargs="+acc"  semaphore_tb
# vsim -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cycloneive -L rtl_work -L work -voptargs=\"+acc\" -t 1ns semaphore_tb 
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.semaphore_tb(semaphore_tb_arch)
# Loading work.semaphore(behaviour)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.timer_ctl(timer_behaviour)
# Loading ieee.numeric_std(body)
# Loading work.clk_converter_60hz(behaviour_clk_converter)
# 
# do [pwd]/wave.do 
# onerror {resume}
# quietly WaveActivateNextPane {} 0
# add wave -noupdate /semaphore_tb/reset
# add wave -noupdate /semaphore_tb/traffic_sensor
# add wave -noupdate /semaphore_tb/trafic_light_ctl
# add wave -noupdate /semaphore_tb/semaphore_port/timer_ctl_ports/clk_converter_ports/start
# add wave -noupdate /semaphore_tb/semaphore_port/timer_ctl_ports/clk_converter_ports/reset
# add wave -noupdate /semaphore_tb/semaphore_port/timer_ctl_ports/clk_converter_ports/clk
# add wave -noupdate /semaphore_tb/semaphore_port/timer_ctl_ports/clk_converter_ports/clk_60Hz
# add wave -noupdate /semaphore_tb/semaphore_port/timer_ctl_ports/clk_converter_ports/clock_tmp
# add wave -noupdate /semaphore_tb/semaphore_port/timer_ctl_ports/start
# add wave -noupdate /semaphore_tb/semaphore_port/timer_ctl_ports/reset
# add wave -noupdate /semaphore_tb/semaphore_port/timer_ctl_ports/clk
# add wave -noupdate /semaphore_tb/semaphore_port/timer_ctl_ports/short_interval
# add wave -noupdate /semaphore_tb/semaphore_port/timer_ctl_ports/long_interval
# add wave -noupdate /semaphore_tb/semaphore_port/timer_ctl_ports/clk_60Hz
# add wave -noupdate /semaphore_tb/semaphore_port/timer_ctl_ports/clk_60Hz_signal
# TreeUpdate [SetDefaultTree]
# WaveRestoreCursors {{Cursor 1} {480000 ps} 0}
# quietly wave cursor active 1
# configure wave -namecolwidth 435
# configure wave -valuecolwidth 81
# configure wave -justifyvalue left
# configure wave -signalnamewidth 0
# configure wave -snapdistance 10
# configure wave -datasetprefix 0
# configure wave -rowmargin 4
# configure wave -childrowmargin 2
# configure wave -gridoffset 0
# configure wave -gridperiod 10000000
# configure wave -griddelta 40
# configure wave -timeline 0
# configure wave -timelineunits sec
# update
# WaveRestoreZoom {0 ps} {1447680 ps}
# run 2000ns
# view signals
# .main_pane.objects.interior.cs.body.tree
do [pwd]/compilar_semaforo.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Modifying modelsim.ini
# 
# vcom -93 -work work {Z:/workspace/mestrado/sistemasVLSI/semaphoreVHDL/semaphore.vhd}
# Model Technology ModelSim ALTERA vcom 10.1b Compiler 2012.04 Apr 27 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity semaphore
# -- Compiling architecture behaviour of semaphore
# vcom -93 -work work {Z:/workspace/mestrado/sistemasVLSI/timer_ctl/timer_ctl.vhd}
# Model Technology ModelSim ALTERA vcom 10.1b Compiler 2012.04 Apr 27 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity timer_ctl
# -- Compiling architecture timer_behaviour of timer_ctl
# vcom -93 -work work {Z:/workspace/mestrado/sistemasVLSI/clk_converter/clk_converter_60hz.vhd}
# Model Technology ModelSim ALTERA vcom 10.1b Compiler 2012.04 Apr 27 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity clk_converter_60hz
# -- Compiling architecture behaviour_clk_converter of clk_converter_60hz
# 
# vcom -93 -work work {Z:/workspace/mestrado/sistemasVLSI/semaphoreVHDL/semaphore_tb.vhd}
# Model Technology ModelSim ALTERA vcom 10.1b Compiler 2012.04 Apr 27 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity semaphore_tb
# -- Compiling architecture semaphore_tb_arch of semaphore_tb
# ** Warning: [4] Z:/workspace/mestrado/sistemasVLSI/semaphoreVHDL/semaphore_tb.vhd(37): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# 
# vsim -t 1ns -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cycloneive -L rtl_work -L work -voptargs="+acc"  semaphore_tb
# vsim -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cycloneive -L rtl_work -L work -voptargs=\"+acc\" -t 1ns semaphore_tb 
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.semaphore_tb(semaphore_tb_arch)
# Loading work.semaphore(behaviour)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.timer_ctl(timer_behaviour)
# Loading ieee.numeric_std(body)
# Loading work.clk_converter_60hz(behaviour_clk_converter)
# 
# do [pwd]/wave.do 
# onerror {resume}
# quietly WaveActivateNextPane {} 0
# add wave -noupdate /semaphore_tb/reset
# add wave -noupdate /semaphore_tb/traffic_sensor
# add wave -noupdate /semaphore_tb/trafic_light_ctl
# add wave -noupdate /semaphore_tb/semaphore_port/timer_ctl_ports/clk_converter_ports/start
# add wave -noupdate /semaphore_tb/semaphore_port/timer_ctl_ports/clk_converter_ports/reset
# add wave -noupdate /semaphore_tb/semaphore_port/timer_ctl_ports/clk_converter_ports/clk
# add wave -noupdate /semaphore_tb/semaphore_port/timer_ctl_ports/clk_converter_ports/clk_60Hz
# add wave -noupdate /semaphore_tb/semaphore_port/timer_ctl_ports/clk_converter_ports/clock_tmp
# add wave -noupdate /semaphore_tb/semaphore_port/timer_ctl_ports/start
# add wave -noupdate /semaphore_tb/semaphore_port/timer_ctl_ports/reset
# add wave -noupdate /semaphore_tb/semaphore_port/timer_ctl_ports/clk
# add wave -noupdate /semaphore_tb/semaphore_port/timer_ctl_ports/short_interval
# add wave -noupdate /semaphore_tb/semaphore_port/timer_ctl_ports/long_interval
# add wave -noupdate /semaphore_tb/semaphore_port/timer_ctl_ports/clk_60Hz
# add wave -noupdate /semaphore_tb/semaphore_port/timer_ctl_ports/clk_60Hz_signal
# TreeUpdate [SetDefaultTree]
# WaveRestoreCursors {{Cursor 1} {480000 ps} 0}
# quietly wave cursor active 1
# configure wave -namecolwidth 435
# configure wave -valuecolwidth 81
# configure wave -justifyvalue left
# configure wave -signalnamewidth 0
# configure wave -snapdistance 10
# configure wave -datasetprefix 0
# configure wave -rowmargin 4
# configure wave -childrowmargin 2
# configure wave -gridoffset 0
# configure wave -gridperiod 10000000
# configure wave -griddelta 40
# configure wave -timeline 0
# configure wave -timelineunits sec
# update
# WaveRestoreZoom {0 ps} {1447680 ps}
# run 2000ns
# view signals
# .main_pane.objects.interior.cs.body.tree
do [pwd]/compilar_semaforo.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Modifying modelsim.ini
# 
# vcom -93 -work work {Z:/workspace/mestrado/sistemasVLSI/semaphoreVHDL/semaphore.vhd}
# Model Technology ModelSim ALTERA vcom 10.1b Compiler 2012.04 Apr 27 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity semaphore
# -- Compiling architecture behaviour of semaphore
# vcom -93 -work work {Z:/workspace/mestrado/sistemasVLSI/timer_ctl/timer_ctl.vhd}
# Model Technology ModelSim ALTERA vcom 10.1b Compiler 2012.04 Apr 27 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity timer_ctl
# -- Compiling architecture timer_behaviour of timer_ctl
# vcom -93 -work work {Z:/workspace/mestrado/sistemasVLSI/clk_converter/clk_converter_60hz.vhd}
# Model Technology ModelSim ALTERA vcom 10.1b Compiler 2012.04 Apr 27 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity clk_converter_60hz
# -- Compiling architecture behaviour_clk_converter of clk_converter_60hz
# 
# vcom -93 -work work {Z:/workspace/mestrado/sistemasVLSI/semaphoreVHDL/semaphore_tb.vhd}
# Model Technology ModelSim ALTERA vcom 10.1b Compiler 2012.04 Apr 27 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity semaphore_tb
# -- Compiling architecture semaphore_tb_arch of semaphore_tb
# ** Warning: [4] Z:/workspace/mestrado/sistemasVLSI/semaphoreVHDL/semaphore_tb.vhd(37): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# 
# vsim -t 1ns -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cycloneive -L rtl_work -L work -voptargs="+acc"  semaphore_tb
# vsim -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cycloneive -L rtl_work -L work -voptargs=\"+acc\" -t 1ns semaphore_tb 
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.semaphore_tb(semaphore_tb_arch)
# Loading work.semaphore(behaviour)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.timer_ctl(timer_behaviour)
# Loading ieee.numeric_std(body)
# Loading work.clk_converter_60hz(behaviour_clk_converter)
# 
# do [pwd]/wave.do 
# onerror {resume}
# quietly WaveActivateNextPane {} 0
# add wave -noupdate /semaphore_tb/reset
# add wave -noupdate /semaphore_tb/traffic_sensor
# add wave -noupdate /semaphore_tb/trafic_light_ctl
# add wave -noupdate /semaphore_tb/semaphore_port/timer_ctl_ports/clk_converter_ports/start
# add wave -noupdate /semaphore_tb/semaphore_port/timer_ctl_ports/clk_converter_ports/reset
# add wave -noupdate /semaphore_tb/semaphore_port/timer_ctl_ports/clk_converter_ports/clk
# add wave -noupdate /semaphore_tb/semaphore_port/timer_ctl_ports/clk_converter_ports/clk_60Hz
# add wave -noupdate /semaphore_tb/semaphore_port/timer_ctl_ports/clk_converter_ports/clock_tmp
# add wave -noupdate /semaphore_tb/semaphore_port/timer_ctl_ports/start
# add wave -noupdate /semaphore_tb/semaphore_port/timer_ctl_ports/reset
# add wave -noupdate /semaphore_tb/semaphore_port/timer_ctl_ports/clk
# add wave -noupdate /semaphore_tb/semaphore_port/timer_ctl_ports/short_interval
# add wave -noupdate /semaphore_tb/semaphore_port/timer_ctl_ports/long_interval
# add wave -noupdate /semaphore_tb/semaphore_port/timer_ctl_ports/clk_60Hz
# add wave -noupdate /semaphore_tb/semaphore_port/timer_ctl_ports/clk_60Hz_signal
# TreeUpdate [SetDefaultTree]
# WaveRestoreCursors {{Cursor 1} {480000 ps} 0}
# quietly wave cursor active 1
# configure wave -namecolwidth 435
# configure wave -valuecolwidth 81
# configure wave -justifyvalue left
# configure wave -signalnamewidth 0
# configure wave -snapdistance 10
# configure wave -datasetprefix 0
# configure wave -rowmargin 4
# configure wave -childrowmargin 2
# configure wave -gridoffset 0
# configure wave -gridperiod 10000000
# configure wave -griddelta 40
# configure wave -timeline 0
# configure wave -timelineunits sec
# update
# WaveRestoreZoom {0 ps} {1447680 ps}
# run 2000ns
# view signals
# .main_pane.objects.interior.cs.body.tree
do [pwd]/compilar_semaforo.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Modifying modelsim.ini
# 
# vcom -93 -work work {Z:/workspace/mestrado/sistemasVLSI/semaphoreVHDL/semaphore.vhd}
# Model Technology ModelSim ALTERA vcom 10.1b Compiler 2012.04 Apr 27 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity semaphore
# -- Compiling architecture behaviour of semaphore
# vcom -93 -work work {Z:/workspace/mestrado/sistemasVLSI/timer_ctl/timer_ctl.vhd}
# Model Technology ModelSim ALTERA vcom 10.1b Compiler 2012.04 Apr 27 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity timer_ctl
# -- Compiling architecture timer_behaviour of timer_ctl
# vcom -93 -work work {Z:/workspace/mestrado/sistemasVLSI/clk_converter/clk_converter_60hz.vhd}
# Model Technology ModelSim ALTERA vcom 10.1b Compiler 2012.04 Apr 27 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity clk_converter_60hz
# -- Compiling architecture behaviour_clk_converter of clk_converter_60hz
# 
# vcom -93 -work work {Z:/workspace/mestrado/sistemasVLSI/semaphoreVHDL/semaphore_tb.vhd}
# Model Technology ModelSim ALTERA vcom 10.1b Compiler 2012.04 Apr 27 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity semaphore_tb
# -- Compiling architecture semaphore_tb_arch of semaphore_tb
# ** Warning: [4] Z:/workspace/mestrado/sistemasVLSI/semaphoreVHDL/semaphore_tb.vhd(37): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# 
# vsim -t 1ns -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cycloneive -L rtl_work -L work -voptargs="+acc"  semaphore_tb
# vsim -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cycloneive -L rtl_work -L work -voptargs=\"+acc\" -t 1ns semaphore_tb 
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.semaphore_tb(semaphore_tb_arch)
# Loading work.semaphore(behaviour)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.timer_ctl(timer_behaviour)
# Loading ieee.numeric_std(body)
# Loading work.clk_converter_60hz(behaviour_clk_converter)
# 
# do [pwd]/wave.do 
# onerror {resume}
# quietly WaveActivateNextPane {} 0
# add wave -noupdate /semaphore_tb/reset
# add wave -noupdate /semaphore_tb/traffic_sensor
# add wave -noupdate /semaphore_tb/trafic_light_ctl
# add wave -noupdate /semaphore_tb/semaphore_port/timer_ctl_ports/clk_converter_ports/start
# add wave -noupdate /semaphore_tb/semaphore_port/timer_ctl_ports/clk_converter_ports/reset
# add wave -noupdate /semaphore_tb/semaphore_port/timer_ctl_ports/clk_converter_ports/clk
# add wave -noupdate /semaphore_tb/semaphore_port/timer_ctl_ports/clk_converter_ports/clk_60Hz
# add wave -noupdate /semaphore_tb/semaphore_port/timer_ctl_ports/clk_converter_ports/clock_tmp
# add wave -noupdate /semaphore_tb/semaphore_port/timer_ctl_ports/start
# add wave -noupdate /semaphore_tb/semaphore_port/timer_ctl_ports/reset
# add wave -noupdate /semaphore_tb/semaphore_port/timer_ctl_ports/clk
# add wave -noupdate /semaphore_tb/semaphore_port/timer_ctl_ports/short_interval
# add wave -noupdate /semaphore_tb/semaphore_port/timer_ctl_ports/long_interval
# add wave -noupdate /semaphore_tb/semaphore_port/timer_ctl_ports/clk_60Hz
# add wave -noupdate /semaphore_tb/semaphore_port/timer_ctl_ports/clk_60Hz_signal
# TreeUpdate [SetDefaultTree]
# WaveRestoreCursors {{Cursor 1} {480000 ps} 0}
# quietly wave cursor active 1
# configure wave -namecolwidth 435
# configure wave -valuecolwidth 81
# configure wave -justifyvalue left
# configure wave -signalnamewidth 0
# configure wave -snapdistance 10
# configure wave -datasetprefix 0
# configure wave -rowmargin 4
# configure wave -childrowmargin 2
# configure wave -gridoffset 0
# configure wave -gridperiod 10000000
# configure wave -griddelta 40
# configure wave -timeline 0
# configure wave -timelineunits sec
# update
# WaveRestoreZoom {0 ps} {1447680 ps}
# run 2000ns
# view signals
# .main_pane.objects.interior.cs.body.tree
do [pwd]/compilar_semaforo.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Modifying modelsim.ini
# 
# vcom -93 -work work {Z:/workspace/mestrado/sistemasVLSI/semaphoreVHDL/semaphore.vhd}
# Model Technology ModelSim ALTERA vcom 10.1b Compiler 2012.04 Apr 27 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity semaphore
# -- Compiling architecture behaviour of semaphore
# vcom -93 -work work {Z:/workspace/mestrado/sistemasVLSI/timer_ctl/timer_ctl.vhd}
# Model Technology ModelSim ALTERA vcom 10.1b Compiler 2012.04 Apr 27 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity timer_ctl
# -- Compiling architecture timer_behaviour of timer_ctl
# vcom -93 -work work {Z:/workspace/mestrado/sistemasVLSI/clk_converter/clk_converter_60hz.vhd}
# Model Technology ModelSim ALTERA vcom 10.1b Compiler 2012.04 Apr 27 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity clk_converter_60hz
# -- Compiling architecture behaviour_clk_converter of clk_converter_60hz
# 
# vcom -93 -work work {Z:/workspace/mestrado/sistemasVLSI/semaphoreVHDL/semaphore_tb.vhd}
# Model Technology ModelSim ALTERA vcom 10.1b Compiler 2012.04 Apr 27 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity semaphore_tb
# -- Compiling architecture semaphore_tb_arch of semaphore_tb
# ** Warning: [4] Z:/workspace/mestrado/sistemasVLSI/semaphoreVHDL/semaphore_tb.vhd(37): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# 
# vsim -t 1ns -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cycloneive -L rtl_work -L work -voptargs="+acc"  semaphore_tb
# vsim -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cycloneive -L rtl_work -L work -voptargs=\"+acc\" -t 1ns semaphore_tb 
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.semaphore_tb(semaphore_tb_arch)
# Loading work.semaphore(behaviour)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.timer_ctl(timer_behaviour)
# Loading ieee.numeric_std(body)
# Loading work.clk_converter_60hz(behaviour_clk_converter)
# 
# do [pwd]/wave.do 
# onerror {resume}
# quietly WaveActivateNextPane {} 0
# add wave -noupdate /semaphore_tb/reset
# add wave -noupdate /semaphore_tb/traffic_sensor
# add wave -noupdate /semaphore_tb/trafic_light_ctl
# add wave -noupdate /semaphore_tb/semaphore_port/timer_ctl_ports/clk_converter_ports/start
# add wave -noupdate /semaphore_tb/semaphore_port/timer_ctl_ports/clk_converter_ports/reset
# add wave -noupdate /semaphore_tb/semaphore_port/timer_ctl_ports/clk_converter_ports/clk
# add wave -noupdate /semaphore_tb/semaphore_port/timer_ctl_ports/clk_converter_ports/clk_60Hz
# add wave -noupdate /semaphore_tb/semaphore_port/timer_ctl_ports/clk_converter_ports/clock_tmp
# add wave -noupdate /semaphore_tb/semaphore_port/timer_ctl_ports/start
# add wave -noupdate /semaphore_tb/semaphore_port/timer_ctl_ports/reset
# add wave -noupdate /semaphore_tb/semaphore_port/timer_ctl_ports/clk
# add wave -noupdate /semaphore_tb/semaphore_port/timer_ctl_ports/short_interval
# add wave -noupdate /semaphore_tb/semaphore_port/timer_ctl_ports/long_interval
# add wave -noupdate /semaphore_tb/semaphore_port/timer_ctl_ports/clk_60Hz
# add wave -noupdate /semaphore_tb/semaphore_port/timer_ctl_ports/clk_60Hz_signal
# TreeUpdate [SetDefaultTree]
# WaveRestoreCursors {{Cursor 1} {480000 ps} 0}
# quietly wave cursor active 1
# configure wave -namecolwidth 435
# configure wave -valuecolwidth 81
# configure wave -justifyvalue left
# configure wave -signalnamewidth 0
# configure wave -snapdistance 10
# configure wave -datasetprefix 0
# configure wave -rowmargin 4
# configure wave -childrowmargin 2
# configure wave -gridoffset 0
# configure wave -gridperiod 10000000
# configure wave -griddelta 40
# configure wave -timeline 0
# configure wave -timelineunits sec
# update
# WaveRestoreZoom {0 ps} {1447680 ps}
# run 2000ns
# view signals
# .main_pane.objects.interior.cs.body.tree
do [pwd]/compilar_semaforo.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Modifying modelsim.ini
# 
# vcom -93 -work work {Z:/workspace/mestrado/sistemasVLSI/semaphoreVHDL/semaphore.vhd}
# Model Technology ModelSim ALTERA vcom 10.1b Compiler 2012.04 Apr 27 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity semaphore
# -- Compiling architecture behaviour of semaphore
# ** Error: Z:/workspace/mestrado/sistemasVLSI/semaphoreVHDL/semaphore.vhd(58): No feasible entries for infix operator "<=".
# ** Error: Z:/workspace/mestrado/sistemasVLSI/semaphoreVHDL/semaphore.vhd(58): Bad expression in right operand of infix expression "and".
# ** Error: Z:/workspace/mestrado/sistemasVLSI/semaphoreVHDL/semaphore.vhd(58): Type error resolving infix expression "and" as type std.STANDARD.BOOLEAN.
# ** Error: Z:/workspace/mestrado/sistemasVLSI/semaphoreVHDL/semaphore.vhd(105): VHDL Compiler exiting
# ** Error: C:/developer-apps/altera/modelsim_ase/win32aloem/vcom failed.
# Error in macro Z:\workspace\mestrado\sistemasVLSI\semaphoreVHDL\simulation\modelsim\compilar_semaforo.do line 8
# C:/developer-apps/altera/modelsim_ase/win32aloem/vcom failed.
#     while executing
# "vcom -93 -work work {Z:/workspace/mestrado/sistemasVLSI/semaphoreVHDL/semaphore.vhd}"
do [pwd]/compilar_semaforo.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Modifying modelsim.ini
# 
# vcom -93 -work work {Z:/workspace/mestrado/sistemasVLSI/semaphoreVHDL/semaphore.vhd}
# Model Technology ModelSim ALTERA vcom 10.1b Compiler 2012.04 Apr 27 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity semaphore
# -- Compiling architecture behaviour of semaphore
# ** Error: Z:/workspace/mestrado/sistemasVLSI/semaphoreVHDL/semaphore.vhd(58): No feasible entries for infix operator "<=".
# ** Error: Z:/workspace/mestrado/sistemasVLSI/semaphoreVHDL/semaphore.vhd(58): Bad expression in right operand of infix expression "and".
# ** Error: Z:/workspace/mestrado/sistemasVLSI/semaphoreVHDL/semaphore.vhd(58): Type error resolving infix expression "and" as type std.STANDARD.BOOLEAN.
# ** Error: Z:/workspace/mestrado/sistemasVLSI/semaphoreVHDL/semaphore.vhd(105): VHDL Compiler exiting
# ** Error: C:/developer-apps/altera/modelsim_ase/win32aloem/vcom failed.
# Error in macro Z:\workspace\mestrado\sistemasVLSI\semaphoreVHDL\simulation\modelsim\compilar_semaforo.do line 8
# C:/developer-apps/altera/modelsim_ase/win32aloem/vcom failed.
#     while executing
# "vcom -93 -work work {Z:/workspace/mestrado/sistemasVLSI/semaphoreVHDL/semaphore.vhd}"
do [pwd]/compilar_semaforo.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Modifying modelsim.ini
# 
# vcom -93 -work work {Z:/workspace/mestrado/sistemasVLSI/semaphoreVHDL/semaphore.vhd}
# Model Technology ModelSim ALTERA vcom 10.1b Compiler 2012.04 Apr 27 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity semaphore
# -- Compiling architecture behaviour of semaphore
# ** Error: Z:/workspace/mestrado/sistemasVLSI/semaphoreVHDL/semaphore.vhd(66): No feasible entries for infix operator "<=".
# ** Error: Z:/workspace/mestrado/sistemasVLSI/semaphoreVHDL/semaphore.vhd(66): Bad expression in right operand of infix expression "and".
# ** Error: Z:/workspace/mestrado/sistemasVLSI/semaphoreVHDL/semaphore.vhd(66): Type error resolving infix expression "and" as type std.STANDARD.BOOLEAN.
# ** Error: Z:/workspace/mestrado/sistemasVLSI/semaphoreVHDL/semaphore.vhd(68): near "elsif": expecting ';'
# ** Error: Z:/workspace/mestrado/sistemasVLSI/semaphoreVHDL/semaphore.vhd(106): VHDL Compiler exiting
# ** Error: C:/developer-apps/altera/modelsim_ase/win32aloem/vcom failed.
# Error in macro Z:\workspace\mestrado\sistemasVLSI\semaphoreVHDL\simulation\modelsim\compilar_semaforo.do line 8
# C:/developer-apps/altera/modelsim_ase/win32aloem/vcom failed.
#     while executing
# "vcom -93 -work work {Z:/workspace/mestrado/sistemasVLSI/semaphoreVHDL/semaphore.vhd}"
do [pwd]/compilar_semaforo.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Modifying modelsim.ini
# 
# vcom -93 -work work {Z:/workspace/mestrado/sistemasVLSI/semaphoreVHDL/semaphore.vhd}
# Model Technology ModelSim ALTERA vcom 10.1b Compiler 2012.04 Apr 27 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity semaphore
# -- Compiling architecture behaviour of semaphore
# ** Error: Z:/workspace/mestrado/sistemasVLSI/semaphoreVHDL/semaphore.vhd(66): No feasible entries for infix operator "=".
# ** Error: Z:/workspace/mestrado/sistemasVLSI/semaphoreVHDL/semaphore.vhd(66): Bad expression in right operand of infix expression "and".
# ** Error: Z:/workspace/mestrado/sistemasVLSI/semaphoreVHDL/semaphore.vhd(66): Type error resolving infix expression "and" as type std.STANDARD.BOOLEAN.
# ** Error: Z:/workspace/mestrado/sistemasVLSI/semaphoreVHDL/semaphore.vhd(68): near "elsif": expecting ';'
# ** Error: Z:/workspace/mestrado/sistemasVLSI/semaphoreVHDL/semaphore.vhd(106): VHDL Compiler exiting
# ** Error: C:/developer-apps/altera/modelsim_ase/win32aloem/vcom failed.
# Error in macro Z:\workspace\mestrado\sistemasVLSI\semaphoreVHDL\simulation\modelsim\compilar_semaforo.do line 8
# C:/developer-apps/altera/modelsim_ase/win32aloem/vcom failed.
#     while executing
# "vcom -93 -work work {Z:/workspace/mestrado/sistemasVLSI/semaphoreVHDL/semaphore.vhd}"
do [pwd]/compilar_semaforo.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Modifying modelsim.ini
# 
# vcom -93 -work work {Z:/workspace/mestrado/sistemasVLSI/semaphoreVHDL/semaphore.vhd}
# Model Technology ModelSim ALTERA vcom 10.1b Compiler 2012.04 Apr 27 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity semaphore
# -- Compiling architecture behaviour of semaphore
# ** Error: Z:/workspace/mestrado/sistemasVLSI/semaphoreVHDL/semaphore.vhd(74): near "else": expecting ';'
# ** Error: Z:/workspace/mestrado/sistemasVLSI/semaphoreVHDL/semaphore.vhd(106): VHDL Compiler exiting
# ** Error: C:/developer-apps/altera/modelsim_ase/win32aloem/vcom failed.
# Error in macro Z:\workspace\mestrado\sistemasVLSI\semaphoreVHDL\simulation\modelsim\compilar_semaforo.do line 8
# C:/developer-apps/altera/modelsim_ase/win32aloem/vcom failed.
#     while executing
# "vcom -93 -work work {Z:/workspace/mestrado/sistemasVLSI/semaphoreVHDL/semaphore.vhd}"
do [pwd]/compilar_semaforo.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Modifying modelsim.ini
# 
# vcom -93 -work work {Z:/workspace/mestrado/sistemasVLSI/semaphoreVHDL/semaphore.vhd}
# Model Technology ModelSim ALTERA vcom 10.1b Compiler 2012.04 Apr 27 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity semaphore
# -- Compiling architecture behaviour of semaphore
# vcom -93 -work work {Z:/workspace/mestrado/sistemasVLSI/timer_ctl/timer_ctl.vhd}
# Model Technology ModelSim ALTERA vcom 10.1b Compiler 2012.04 Apr 27 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity timer_ctl
# -- Compiling architecture timer_behaviour of timer_ctl
# vcom -93 -work work {Z:/workspace/mestrado/sistemasVLSI/clk_converter/clk_converter_60hz.vhd}
# Model Technology ModelSim ALTERA vcom 10.1b Compiler 2012.04 Apr 27 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity clk_converter_60hz
# -- Compiling architecture behaviour_clk_converter of clk_converter_60hz
# 
# vcom -93 -work work {Z:/workspace/mestrado/sistemasVLSI/semaphoreVHDL/semaphore_tb.vhd}
# Model Technology ModelSim ALTERA vcom 10.1b Compiler 2012.04 Apr 27 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity semaphore_tb
# -- Compiling architecture semaphore_tb_arch of semaphore_tb
# ** Warning: [4] Z:/workspace/mestrado/sistemasVLSI/semaphoreVHDL/semaphore_tb.vhd(37): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# 
# vsim -t 1ns -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cycloneive -L rtl_work -L work -voptargs="+acc"  semaphore_tb
# vsim -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cycloneive -L rtl_work -L work -voptargs=\"+acc\" -t 1ns semaphore_tb 
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.semaphore_tb(semaphore_tb_arch)
# Loading work.semaphore(behaviour)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.timer_ctl(timer_behaviour)
# Loading ieee.numeric_std(body)
# Loading work.clk_converter_60hz(behaviour_clk_converter)
# 
# do [pwd]/wave.do 
# onerror {resume}
# quietly WaveActivateNextPane {} 0
# add wave -noupdate /semaphore_tb/reset
# add wave -noupdate /semaphore_tb/traffic_sensor
# add wave -noupdate /semaphore_tb/trafic_light_ctl
# add wave -noupdate /semaphore_tb/semaphore_port/timer_ctl_ports/clk_converter_ports/start
# add wave -noupdate /semaphore_tb/semaphore_port/timer_ctl_ports/clk_converter_ports/reset
# add wave -noupdate /semaphore_tb/semaphore_port/timer_ctl_ports/clk_converter_ports/clk
# add wave -noupdate /semaphore_tb/semaphore_port/timer_ctl_ports/clk_converter_ports/clk_60Hz
# add wave -noupdate /semaphore_tb/semaphore_port/timer_ctl_ports/clk_converter_ports/clock_tmp
# add wave -noupdate /semaphore_tb/semaphore_port/timer_ctl_ports/start
# add wave -noupdate /semaphore_tb/semaphore_port/timer_ctl_ports/reset
# add wave -noupdate /semaphore_tb/semaphore_port/timer_ctl_ports/clk
# add wave -noupdate /semaphore_tb/semaphore_port/timer_ctl_ports/short_interval
# add wave -noupdate /semaphore_tb/semaphore_port/timer_ctl_ports/long_interval
# add wave -noupdate /semaphore_tb/semaphore_port/timer_ctl_ports/clk_60Hz
# add wave -noupdate /semaphore_tb/semaphore_port/timer_ctl_ports/clk_60Hz_signal
# TreeUpdate [SetDefaultTree]
# WaveRestoreCursors {{Cursor 1} {480000 ps} 0}
# quietly wave cursor active 1
# configure wave -namecolwidth 435
# configure wave -valuecolwidth 81
# configure wave -justifyvalue left
# configure wave -signalnamewidth 0
# configure wave -snapdistance 10
# configure wave -datasetprefix 0
# configure wave -rowmargin 4
# configure wave -childrowmargin 2
# configure wave -gridoffset 0
# configure wave -gridperiod 10000000
# configure wave -griddelta 40
# configure wave -timeline 0
# configure wave -timelineunits sec
# update
# WaveRestoreZoom {0 ps} {1447680 ps}
# run 2000ns
# view signals
# .main_pane.objects.interior.cs.body.tree
do [pwd]/compilar_semaforo.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Modifying modelsim.ini
# 
# vcom -93 -work work {Z:/workspace/mestrado/sistemasVLSI/semaphoreVHDL/semaphore.vhd}
# Model Technology ModelSim ALTERA vcom 10.1b Compiler 2012.04 Apr 27 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity semaphore
# -- Compiling architecture behaviour of semaphore
# vcom -93 -work work {Z:/workspace/mestrado/sistemasVLSI/timer_ctl/timer_ctl.vhd}
# Model Technology ModelSim ALTERA vcom 10.1b Compiler 2012.04 Apr 27 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity timer_ctl
# -- Compiling architecture timer_behaviour of timer_ctl
# vcom -93 -work work {Z:/workspace/mestrado/sistemasVLSI/clk_converter/clk_converter_60hz.vhd}
# Model Technology ModelSim ALTERA vcom 10.1b Compiler 2012.04 Apr 27 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity clk_converter_60hz
# -- Compiling architecture behaviour_clk_converter of clk_converter_60hz
# 
# vcom -93 -work work {Z:/workspace/mestrado/sistemasVLSI/semaphoreVHDL/semaphore_tb.vhd}
# Model Technology ModelSim ALTERA vcom 10.1b Compiler 2012.04 Apr 27 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity semaphore_tb
# -- Compiling architecture semaphore_tb_arch of semaphore_tb
# ** Warning: [4] Z:/workspace/mestrado/sistemasVLSI/semaphoreVHDL/semaphore_tb.vhd(37): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# 
# vsim -t 1ns -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cycloneive -L rtl_work -L work -voptargs="+acc"  semaphore_tb
# vsim -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cycloneive -L rtl_work -L work -voptargs=\"+acc\" -t 1ns semaphore_tb 
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.semaphore_tb(semaphore_tb_arch)
# Loading work.semaphore(behaviour)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.timer_ctl(timer_behaviour)
# Loading ieee.numeric_std(body)
# Loading work.clk_converter_60hz(behaviour_clk_converter)
# 
# do [pwd]/wave.do 
# onerror {resume}
# quietly WaveActivateNextPane {} 0
# add wave -noupdate /semaphore_tb/reset
# add wave -noupdate /semaphore_tb/traffic_sensor
# add wave -noupdate /semaphore_tb/trafic_light_ctl
# add wave -noupdate /semaphore_tb/semaphore_port/timer_ctl_ports/clk_converter_ports/start
# add wave -noupdate /semaphore_tb/semaphore_port/timer_ctl_ports/clk_converter_ports/reset
# add wave -noupdate /semaphore_tb/semaphore_port/timer_ctl_ports/clk_converter_ports/clk
# add wave -noupdate /semaphore_tb/semaphore_port/timer_ctl_ports/clk_converter_ports/clk_60Hz
# add wave -noupdate /semaphore_tb/semaphore_port/timer_ctl_ports/clk_converter_ports/clock_tmp
# add wave -noupdate /semaphore_tb/semaphore_port/timer_ctl_ports/start
# add wave -noupdate /semaphore_tb/semaphore_port/timer_ctl_ports/reset
# add wave -noupdate /semaphore_tb/semaphore_port/timer_ctl_ports/clk
# add wave -noupdate /semaphore_tb/semaphore_port/timer_ctl_ports/short_interval
# add wave -noupdate /semaphore_tb/semaphore_port/timer_ctl_ports/long_interval
# add wave -noupdate /semaphore_tb/semaphore_port/timer_ctl_ports/clk_60Hz
# add wave -noupdate /semaphore_tb/semaphore_port/timer_ctl_ports/clk_60Hz_signal
# TreeUpdate [SetDefaultTree]
# WaveRestoreCursors {{Cursor 1} {480000 ps} 0}
# quietly wave cursor active 1
# configure wave -namecolwidth 435
# configure wave -valuecolwidth 81
# configure wave -justifyvalue left
# configure wave -signalnamewidth 0
# configure wave -snapdistance 10
# configure wave -datasetprefix 0
# configure wave -rowmargin 4
# configure wave -childrowmargin 2
# configure wave -gridoffset 0
# configure wave -gridperiod 10000000
# configure wave -griddelta 40
# configure wave -timeline 0
# configure wave -timelineunits sec
# update
# WaveRestoreZoom {0 ps} {1447680 ps}
# run 2000ns
# view signals
# .main_pane.objects.interior.cs.body.tree
do [pwd]/compilar_semaforo.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Modifying modelsim.ini
# 
# vcom -93 -work work {Z:/workspace/mestrado/sistemasVLSI/semaphoreVHDL/semaphore.vhd}
# Model Technology ModelSim ALTERA vcom 10.1b Compiler 2012.04 Apr 27 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity semaphore
# -- Compiling architecture behaviour of semaphore
# vcom -93 -work work {Z:/workspace/mestrado/sistemasVLSI/timer_ctl/timer_ctl.vhd}
# Model Technology ModelSim ALTERA vcom 10.1b Compiler 2012.04 Apr 27 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity timer_ctl
# -- Compiling architecture timer_behaviour of timer_ctl
# vcom -93 -work work {Z:/workspace/mestrado/sistemasVLSI/clk_converter/clk_converter_60hz.vhd}
# Model Technology ModelSim ALTERA vcom 10.1b Compiler 2012.04 Apr 27 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity clk_converter_60hz
# -- Compiling architecture behaviour_clk_converter of clk_converter_60hz
# 
# vcom -93 -work work {Z:/workspace/mestrado/sistemasVLSI/semaphoreVHDL/semaphore_tb.vhd}
# Model Technology ModelSim ALTERA vcom 10.1b Compiler 2012.04 Apr 27 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity semaphore_tb
# -- Compiling architecture semaphore_tb_arch of semaphore_tb
# ** Warning: [4] Z:/workspace/mestrado/sistemasVLSI/semaphoreVHDL/semaphore_tb.vhd(37): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# 
# vsim -t 1ns -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cycloneive -L rtl_work -L work -voptargs="+acc"  semaphore_tb
# vsim -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cycloneive -L rtl_work -L work -voptargs=\"+acc\" -t 1ns semaphore_tb 
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.semaphore_tb(semaphore_tb_arch)
# Loading work.semaphore(behaviour)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.timer_ctl(timer_behaviour)
# Loading ieee.numeric_std(body)
# Loading work.clk_converter_60hz(behaviour_clk_converter)
# 
# do [pwd]/wave.do 
# onerror {resume}
# quietly WaveActivateNextPane {} 0
# add wave -noupdate /semaphore_tb/reset
# add wave -noupdate /semaphore_tb/traffic_sensor
# add wave -noupdate /semaphore_tb/trafic_light_ctl
# add wave -noupdate /semaphore_tb/semaphore_port/timer_ctl_ports/clk_converter_ports/start
# add wave -noupdate /semaphore_tb/semaphore_port/timer_ctl_ports/clk_converter_ports/reset
# add wave -noupdate /semaphore_tb/semaphore_port/timer_ctl_ports/clk_converter_ports/clk
# add wave -noupdate /semaphore_tb/semaphore_port/timer_ctl_ports/clk_converter_ports/clk_60Hz
# add wave -noupdate /semaphore_tb/semaphore_port/timer_ctl_ports/clk_converter_ports/clock_tmp
# add wave -noupdate /semaphore_tb/semaphore_port/timer_ctl_ports/start
# add wave -noupdate /semaphore_tb/semaphore_port/timer_ctl_ports/reset
# add wave -noupdate /semaphore_tb/semaphore_port/timer_ctl_ports/clk
# add wave -noupdate /semaphore_tb/semaphore_port/timer_ctl_ports/short_interval
# add wave -noupdate /semaphore_tb/semaphore_port/timer_ctl_ports/long_interval
# add wave -noupdate /semaphore_tb/semaphore_port/timer_ctl_ports/clk_60Hz
# add wave -noupdate /semaphore_tb/semaphore_port/timer_ctl_ports/clk_60Hz_signal
# TreeUpdate [SetDefaultTree]
# WaveRestoreCursors {{Cursor 1} {480000 ps} 0}
# quietly wave cursor active 1
# configure wave -namecolwidth 435
# configure wave -valuecolwidth 81
# configure wave -justifyvalue left
# configure wave -signalnamewidth 0
# configure wave -snapdistance 10
# configure wave -datasetprefix 0
# configure wave -rowmargin 4
# configure wave -childrowmargin 2
# configure wave -gridoffset 0
# configure wave -gridperiod 10000000
# configure wave -griddelta 40
# configure wave -timeline 0
# configure wave -timelineunits sec
# update
# WaveRestoreZoom {0 ps} {1447680 ps}
# run 2000ns
# view signals
# .main_pane.objects.interior.cs.body.tree
do [pwd]/compilar_semaforo.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Modifying modelsim.ini
# 
# vcom -93 -work work {Z:/workspace/mestrado/sistemasVLSI/semaphoreVHDL/semaphore.vhd}
# Model Technology ModelSim ALTERA vcom 10.1b Compiler 2012.04 Apr 27 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity semaphore
# -- Compiling architecture behaviour of semaphore
# vcom -93 -work work {Z:/workspace/mestrado/sistemasVLSI/timer_ctl/timer_ctl.vhd}
# Model Technology ModelSim ALTERA vcom 10.1b Compiler 2012.04 Apr 27 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity timer_ctl
# -- Compiling architecture timer_behaviour of timer_ctl
# vcom -93 -work work {Z:/workspace/mestrado/sistemasVLSI/clk_converter/clk_converter_60hz.vhd}
# Model Technology ModelSim ALTERA vcom 10.1b Compiler 2012.04 Apr 27 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity clk_converter_60hz
# -- Compiling architecture behaviour_clk_converter of clk_converter_60hz
# 
# vcom -93 -work work {Z:/workspace/mestrado/sistemasVLSI/semaphoreVHDL/semaphore_tb.vhd}
# Model Technology ModelSim ALTERA vcom 10.1b Compiler 2012.04 Apr 27 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity semaphore_tb
# -- Compiling architecture semaphore_tb_arch of semaphore_tb
# ** Warning: [4] Z:/workspace/mestrado/sistemasVLSI/semaphoreVHDL/semaphore_tb.vhd(37): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# 
# vsim -t 1ns -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cycloneive -L rtl_work -L work -voptargs="+acc"  semaphore_tb
# vsim -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cycloneive -L rtl_work -L work -voptargs=\"+acc\" -t 1ns semaphore_tb 
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.semaphore_tb(semaphore_tb_arch)
# Loading work.semaphore(behaviour)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.timer_ctl(timer_behaviour)
# Loading ieee.numeric_std(body)
# Loading work.clk_converter_60hz(behaviour_clk_converter)
# 
# do [pwd]/wave.do 
# onerror {resume}
# quietly WaveActivateNextPane {} 0
# add wave -noupdate /semaphore_tb/reset
# add wave -noupdate /semaphore_tb/traffic_sensor
# add wave -noupdate /semaphore_tb/trafic_light_ctl
# add wave -noupdate /semaphore_tb/semaphore_port/timer_ctl_ports/clk_converter_ports/start
# add wave -noupdate /semaphore_tb/semaphore_port/timer_ctl_ports/clk_converter_ports/reset
# add wave -noupdate /semaphore_tb/semaphore_port/timer_ctl_ports/clk_converter_ports/clk
# add wave -noupdate /semaphore_tb/semaphore_port/timer_ctl_ports/clk_converter_ports/clk_60Hz
# add wave -noupdate /semaphore_tb/semaphore_port/timer_ctl_ports/clk_converter_ports/clock_tmp
# add wave -noupdate /semaphore_tb/semaphore_port/timer_ctl_ports/start
# add wave -noupdate /semaphore_tb/semaphore_port/timer_ctl_ports/reset
# add wave -noupdate /semaphore_tb/semaphore_port/timer_ctl_ports/clk
# add wave -noupdate /semaphore_tb/semaphore_port/timer_ctl_ports/short_interval
# add wave -noupdate /semaphore_tb/semaphore_port/timer_ctl_ports/long_interval
# add wave -noupdate /semaphore_tb/semaphore_port/timer_ctl_ports/clk_60Hz
# add wave -noupdate /semaphore_tb/semaphore_port/timer_ctl_ports/clk_60Hz_signal
# TreeUpdate [SetDefaultTree]
# WaveRestoreCursors {{Cursor 1} {480000 ps} 0}
# quietly wave cursor active 1
# configure wave -namecolwidth 435
# configure wave -valuecolwidth 81
# configure wave -justifyvalue left
# configure wave -signalnamewidth 0
# configure wave -snapdistance 10
# configure wave -datasetprefix 0
# configure wave -rowmargin 4
# configure wave -childrowmargin 2
# configure wave -gridoffset 0
# configure wave -gridperiod 10000000
# configure wave -griddelta 40
# configure wave -timeline 0
# configure wave -timelineunits sec
# update
# WaveRestoreZoom {0 ps} {1447680 ps}
# run 2000ns
# view signals
# .main_pane.objects.interior.cs.body.tree
step
step -over
step -over
step -over
restart
step
step -over
step -over
step -over
step
step
step
step
step
step
step -over
step -over
step -over
step -over
step -over
step -over
step -over
step -over
step -over
step -over
step -over
step -over
step -over
step
step
step
step
step
# Next activity is in 20 ns.
step
step
step
step
step
step
# Next activity is in 20 ns.
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
# Next activity is in 20 ns.
step
step -over
step -over
step -over
step -over
step -over
step -over
step -over
step -over
step -over
step
step
step
step -over
# Next activity is in 20 ns.
step -over
step -over
step -over
step -over
step -over
step -over
step -over
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
# Next activity is in 20 ns.
step
step -over
step -over
step -over
step -over
step -over
step
step
step
step
step
step
step
step
# Next activity is in 20 ns.
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
# Next activity is in 20 ns.
step
step
step
step
step
step
step
step
step
step
step
step
step
step
# Next activity is in 20 ns.
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
run
run
run
run
step
step
step
step
step
step
step
step
step
step
step
step
step
step
# Next activity is in 20 ns.
do [pwd]/compilar_semaforo.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Modifying modelsim.ini
# 
# vcom -93 -work work {Z:/workspace/mestrado/sistemasVLSI/semaphoreVHDL/semaphore.vhd}
# Model Technology ModelSim ALTERA vcom 10.1b Compiler 2012.04 Apr 27 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity semaphore
# -- Compiling architecture behaviour of semaphore
# vcom -93 -work work {Z:/workspace/mestrado/sistemasVLSI/timer_ctl/timer_ctl.vhd}
# Model Technology ModelSim ALTERA vcom 10.1b Compiler 2012.04 Apr 27 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity timer_ctl
# -- Compiling architecture timer_behaviour of timer_ctl
# vcom -93 -work work {Z:/workspace/mestrado/sistemasVLSI/clk_converter/clk_converter_60hz.vhd}
# Model Technology ModelSim ALTERA vcom 10.1b Compiler 2012.04 Apr 27 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity clk_converter_60hz
# -- Compiling architecture behaviour_clk_converter of clk_converter_60hz
# 
# vcom -93 -work work {Z:/workspace/mestrado/sistemasVLSI/semaphoreVHDL/semaphore_tb.vhd}
# Model Technology ModelSim ALTERA vcom 10.1b Compiler 2012.04 Apr 27 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity semaphore_tb
# -- Compiling architecture semaphore_tb_arch of semaphore_tb
# ** Warning: [4] Z:/workspace/mestrado/sistemasVLSI/semaphoreVHDL/semaphore_tb.vhd(37): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# 
# vsim -t 1ns -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cycloneive -L rtl_work -L work -voptargs="+acc"  semaphore_tb
# vsim -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cycloneive -L rtl_work -L work -voptargs=\"+acc\" -t 1ns semaphore_tb 
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.semaphore_tb(semaphore_tb_arch)
# Loading work.semaphore(behaviour)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.timer_ctl(timer_behaviour)
# Loading ieee.numeric_std(body)
# Loading work.clk_converter_60hz(behaviour_clk_converter)
# 
# do [pwd]/wave.do 
# onerror {resume}
# quietly WaveActivateNextPane {} 0
# add wave -noupdate /semaphore_tb/reset
# add wave -noupdate /semaphore_tb/traffic_sensor
# add wave -noupdate /semaphore_tb/trafic_light_ctl
# add wave -noupdate /semaphore_tb/semaphore_port/timer_ctl_ports/clk_converter_ports/start
# add wave -noupdate /semaphore_tb/semaphore_port/timer_ctl_ports/clk_converter_ports/reset
# add wave -noupdate /semaphore_tb/semaphore_port/timer_ctl_ports/clk_converter_ports/clk
# add wave -noupdate /semaphore_tb/semaphore_port/timer_ctl_ports/clk_converter_ports/clk_60Hz
# add wave -noupdate /semaphore_tb/semaphore_port/timer_ctl_ports/clk_converter_ports/clock_tmp
# add wave -noupdate /semaphore_tb/semaphore_port/timer_ctl_ports/start
# add wave -noupdate /semaphore_tb/semaphore_port/timer_ctl_ports/reset
# add wave -noupdate /semaphore_tb/semaphore_port/timer_ctl_ports/clk
# add wave -noupdate /semaphore_tb/semaphore_port/timer_ctl_ports/short_interval
# add wave -noupdate /semaphore_tb/semaphore_port/timer_ctl_ports/long_interval
# add wave -noupdate /semaphore_tb/semaphore_port/timer_ctl_ports/clk_60Hz
# add wave -noupdate /semaphore_tb/semaphore_port/timer_ctl_ports/clk_60Hz_signal
# TreeUpdate [SetDefaultTree]
# WaveRestoreCursors {{Cursor 1} {480000 ps} 0}
# quietly wave cursor active 1
# configure wave -namecolwidth 435
# configure wave -valuecolwidth 81
# configure wave -justifyvalue left
# configure wave -signalnamewidth 0
# configure wave -snapdistance 10
# configure wave -datasetprefix 0
# configure wave -rowmargin 4
# configure wave -childrowmargin 2
# configure wave -gridoffset 0
# configure wave -gridperiod 10000000
# configure wave -griddelta 40
# configure wave -timeline 0
# configure wave -timelineunits sec
# update
# WaveRestoreZoom {0 ps} {1447680 ps}
# run 2000ns
# view signals
# .main_pane.objects.interior.cs.body.tree
do [pwd]/compilar_semaforo.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Modifying modelsim.ini
# 
# vcom -93 -work work {Z:/workspace/mestrado/sistemasVLSI/semaphoreVHDL/semaphore.vhd}
# Model Technology ModelSim ALTERA vcom 10.1b Compiler 2012.04 Apr 27 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity semaphore
# -- Compiling architecture behaviour of semaphore
# vcom -93 -work work {Z:/workspace/mestrado/sistemasVLSI/timer_ctl/timer_ctl.vhd}
# Model Technology ModelSim ALTERA vcom 10.1b Compiler 2012.04 Apr 27 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity timer_ctl
# -- Compiling architecture timer_behaviour of timer_ctl
# vcom -93 -work work {Z:/workspace/mestrado/sistemasVLSI/clk_converter/clk_converter_60hz.vhd}
# Model Technology ModelSim ALTERA vcom 10.1b Compiler 2012.04 Apr 27 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity clk_converter_60hz
# -- Compiling architecture behaviour_clk_converter of clk_converter_60hz
# 
# vcom -93 -work work {Z:/workspace/mestrado/sistemasVLSI/semaphoreVHDL/semaphore_tb.vhd}
# Model Technology ModelSim ALTERA vcom 10.1b Compiler 2012.04 Apr 27 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity semaphore_tb
# -- Compiling architecture semaphore_tb_arch of semaphore_tb
# ** Warning: [4] Z:/workspace/mestrado/sistemasVLSI/semaphoreVHDL/semaphore_tb.vhd(37): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# 
# vsim -t 1ns -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cycloneive -L rtl_work -L work -voptargs="+acc"  semaphore_tb
# vsim -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cycloneive -L rtl_work -L work -voptargs=\"+acc\" -t 1ns semaphore_tb 
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.semaphore_tb(semaphore_tb_arch)
# Loading work.semaphore(behaviour)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.timer_ctl(timer_behaviour)
# Loading ieee.numeric_std(body)
# Loading work.clk_converter_60hz(behaviour_clk_converter)
# 
# do [pwd]/wave.do 
# onerror {resume}
# quietly WaveActivateNextPane {} 0
# add wave -noupdate /semaphore_tb/reset
# add wave -noupdate /semaphore_tb/traffic_sensor
# add wave -noupdate /semaphore_tb/trafic_light_ctl
# add wave -noupdate /semaphore_tb/semaphore_port/timer_ctl_ports/clk_converter_ports/start
# add wave -noupdate /semaphore_tb/semaphore_port/timer_ctl_ports/clk_converter_ports/reset
# add wave -noupdate /semaphore_tb/semaphore_port/timer_ctl_ports/clk_converter_ports/clk
# add wave -noupdate /semaphore_tb/semaphore_port/timer_ctl_ports/clk_converter_ports/clk_60Hz
# add wave -noupdate /semaphore_tb/semaphore_port/timer_ctl_ports/clk_converter_ports/clock_tmp
# add wave -noupdate /semaphore_tb/semaphore_port/timer_ctl_ports/start
# add wave -noupdate /semaphore_tb/semaphore_port/timer_ctl_ports/reset
# add wave -noupdate /semaphore_tb/semaphore_port/timer_ctl_ports/clk
# add wave -noupdate /semaphore_tb/semaphore_port/timer_ctl_ports/short_interval
# add wave -noupdate /semaphore_tb/semaphore_port/timer_ctl_ports/long_interval
# add wave -noupdate /semaphore_tb/semaphore_port/timer_ctl_ports/clk_60Hz
# add wave -noupdate /semaphore_tb/semaphore_port/timer_ctl_ports/clk_60Hz_signal
# TreeUpdate [SetDefaultTree]
# WaveRestoreCursors {{Cursor 1} {480000 ps} 0}
# quietly wave cursor active 1
# configure wave -namecolwidth 435
# configure wave -valuecolwidth 81
# configure wave -justifyvalue left
# configure wave -signalnamewidth 0
# configure wave -snapdistance 10
# configure wave -datasetprefix 0
# configure wave -rowmargin 4
# configure wave -childrowmargin 2
# configure wave -gridoffset 0
# configure wave -gridperiod 10000000
# configure wave -griddelta 40
# configure wave -timeline 0
# configure wave -timelineunits sec
# update
# WaveRestoreZoom {0 ps} {1447680 ps}
# run 2000ns
# view signals
# .main_pane.objects.interior.cs.body.tree
do [pwd]/compilar_semaforo.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Modifying modelsim.ini
# 
# vcom -93 -work work {Z:/workspace/mestrado/sistemasVLSI/semaphoreVHDL/semaphore.vhd}
# Model Technology ModelSim ALTERA vcom 10.1b Compiler 2012.04 Apr 27 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity semaphore
# -- Compiling architecture behaviour of semaphore
# vcom -93 -work work {Z:/workspace/mestrado/sistemasVLSI/timer_ctl/timer_ctl.vhd}
# Model Technology ModelSim ALTERA vcom 10.1b Compiler 2012.04 Apr 27 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity timer_ctl
# -- Compiling architecture timer_behaviour of timer_ctl
# vcom -93 -work work {Z:/workspace/mestrado/sistemasVLSI/clk_converter/clk_converter_60hz.vhd}
# Model Technology ModelSim ALTERA vcom 10.1b Compiler 2012.04 Apr 27 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity clk_converter_60hz
# -- Compiling architecture behaviour_clk_converter of clk_converter_60hz
# 
# vcom -93 -work work {Z:/workspace/mestrado/sistemasVLSI/semaphoreVHDL/semaphore_tb.vhd}
# Model Technology ModelSim ALTERA vcom 10.1b Compiler 2012.04 Apr 27 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity semaphore_tb
# -- Compiling architecture semaphore_tb_arch of semaphore_tb
# ** Warning: [4] Z:/workspace/mestrado/sistemasVLSI/semaphoreVHDL/semaphore_tb.vhd(37): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# 
# vsim -t 1ns -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cycloneive -L rtl_work -L work -voptargs="+acc"  semaphore_tb
# vsim -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cycloneive -L rtl_work -L work -voptargs=\"+acc\" -t 1ns semaphore_tb 
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.semaphore_tb(semaphore_tb_arch)
# Loading work.semaphore(behaviour)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.timer_ctl(timer_behaviour)
# Loading ieee.numeric_std(body)
# Loading work.clk_converter_60hz(behaviour_clk_converter)
# 
# do [pwd]/wave.do 
# onerror {resume}
# quietly WaveActivateNextPane {} 0
# add wave -noupdate /semaphore_tb/reset
# add wave -noupdate /semaphore_tb/traffic_sensor
# add wave -noupdate /semaphore_tb/trafic_light_ctl
# add wave -noupdate /semaphore_tb/semaphore_port/timer_ctl_ports/clk_converter_ports/start
# add wave -noupdate /semaphore_tb/semaphore_port/timer_ctl_ports/clk_converter_ports/reset
# add wave -noupdate /semaphore_tb/semaphore_port/timer_ctl_ports/clk_converter_ports/clk
# add wave -noupdate /semaphore_tb/semaphore_port/timer_ctl_ports/clk_converter_ports/clk_60Hz
# add wave -noupdate /semaphore_tb/semaphore_port/timer_ctl_ports/clk_converter_ports/clock_tmp
# add wave -noupdate /semaphore_tb/semaphore_port/timer_ctl_ports/start
# add wave -noupdate /semaphore_tb/semaphore_port/timer_ctl_ports/reset
# add wave -noupdate /semaphore_tb/semaphore_port/timer_ctl_ports/clk
# add wave -noupdate /semaphore_tb/semaphore_port/timer_ctl_ports/short_interval
# add wave -noupdate /semaphore_tb/semaphore_port/timer_ctl_ports/long_interval
# add wave -noupdate /semaphore_tb/semaphore_port/timer_ctl_ports/clk_60Hz
# add wave -noupdate /semaphore_tb/semaphore_port/timer_ctl_ports/clk_60Hz_signal
# TreeUpdate [SetDefaultTree]
# WaveRestoreCursors {{Cursor 1} {480000 ps} 0}
# quietly wave cursor active 1
# configure wave -namecolwidth 435
# configure wave -valuecolwidth 81
# configure wave -justifyvalue left
# configure wave -signalnamewidth 0
# configure wave -snapdistance 10
# configure wave -datasetprefix 0
# configure wave -rowmargin 4
# configure wave -childrowmargin 2
# configure wave -gridoffset 0
# configure wave -gridperiod 10000000
# configure wave -griddelta 40
# configure wave -timeline 0
# configure wave -timelineunits sec
# update
# WaveRestoreZoom {0 ps} {1447680 ps}
# run 2000ns
# view signals
# .main_pane.objects.interior.cs.body.tree
do [pwd]/compilar_semaforo.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Modifying modelsim.ini
# 
# vcom -93 -work work {Z:/workspace/mestrado/sistemasVLSI/semaphoreVHDL/semaphore.vhd}
# Model Technology ModelSim ALTERA vcom 10.1b Compiler 2012.04 Apr 27 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity semaphore
# -- Compiling architecture behaviour of semaphore
# vcom -93 -work work {Z:/workspace/mestrado/sistemasVLSI/timer_ctl/timer_ctl.vhd}
# Model Technology ModelSim ALTERA vcom 10.1b Compiler 2012.04 Apr 27 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity timer_ctl
# -- Compiling architecture timer_behaviour of timer_ctl
# vcom -93 -work work {Z:/workspace/mestrado/sistemasVLSI/clk_converter/clk_converter_60hz.vhd}
# Model Technology ModelSim ALTERA vcom 10.1b Compiler 2012.04 Apr 27 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity clk_converter_60hz
# -- Compiling architecture behaviour_clk_converter of clk_converter_60hz
# 
# vcom -93 -work work {Z:/workspace/mestrado/sistemasVLSI/semaphoreVHDL/semaphore_tb.vhd}
# Model Technology ModelSim ALTERA vcom 10.1b Compiler 2012.04 Apr 27 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity semaphore_tb
# -- Compiling architecture semaphore_tb_arch of semaphore_tb
# ** Warning: [4] Z:/workspace/mestrado/sistemasVLSI/semaphoreVHDL/semaphore_tb.vhd(37): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# 
# vsim -t 1ns -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cycloneive -L rtl_work -L work -voptargs="+acc"  semaphore_tb
# vsim -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cycloneive -L rtl_work -L work -voptargs=\"+acc\" -t 1ns semaphore_tb 
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.semaphore_tb(semaphore_tb_arch)
# Loading work.semaphore(behaviour)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.timer_ctl(timer_behaviour)
# Loading ieee.numeric_std(body)
# Loading work.clk_converter_60hz(behaviour_clk_converter)
# 
# do [pwd]/wave.do 
# onerror {resume}
# quietly WaveActivateNextPane {} 0
# add wave -noupdate /semaphore_tb/reset
# add wave -noupdate /semaphore_tb/traffic_sensor
# add wave -noupdate /semaphore_tb/trafic_light_ctl
# add wave -noupdate /semaphore_tb/semaphore_port/timer_ctl_ports/clk_converter_ports/start
# add wave -noupdate /semaphore_tb/semaphore_port/timer_ctl_ports/clk_converter_ports/reset
# add wave -noupdate /semaphore_tb/semaphore_port/timer_ctl_ports/clk_converter_ports/clk
# add wave -noupdate /semaphore_tb/semaphore_port/timer_ctl_ports/clk_converter_ports/clk_60Hz
# add wave -noupdate /semaphore_tb/semaphore_port/timer_ctl_ports/clk_converter_ports/clock_tmp
# add wave -noupdate /semaphore_tb/semaphore_port/timer_ctl_ports/start
# add wave -noupdate /semaphore_tb/semaphore_port/timer_ctl_ports/reset
# add wave -noupdate /semaphore_tb/semaphore_port/timer_ctl_ports/clk
# add wave -noupdate /semaphore_tb/semaphore_port/timer_ctl_ports/short_interval
# add wave -noupdate /semaphore_tb/semaphore_port/timer_ctl_ports/long_interval
# add wave -noupdate /semaphore_tb/semaphore_port/timer_ctl_ports/clk_60Hz
# add wave -noupdate /semaphore_tb/semaphore_port/timer_ctl_ports/clk_60Hz_signal
# TreeUpdate [SetDefaultTree]
# WaveRestoreCursors {{Cursor 1} {480000 ps} 0}
# quietly wave cursor active 1
# configure wave -namecolwidth 435
# configure wave -valuecolwidth 81
# configure wave -justifyvalue left
# configure wave -signalnamewidth 0
# configure wave -snapdistance 10
# configure wave -datasetprefix 0
# configure wave -rowmargin 4
# configure wave -childrowmargin 2
# configure wave -gridoffset 0
# configure wave -gridperiod 10000000
# configure wave -griddelta 40
# configure wave -timeline 0
# configure wave -timelineunits sec
# update
# WaveRestoreZoom {0 ps} {1447680 ps}
# run 2000ns
# view signals
# .main_pane.objects.interior.cs.body.tree
do [pwd]/compilar_semaforo.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Modifying modelsim.ini
# 
# vcom -93 -work work {Z:/workspace/mestrado/sistemasVLSI/semaphoreVHDL/semaphore.vhd}
# Model Technology ModelSim ALTERA vcom 10.1b Compiler 2012.04 Apr 27 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity semaphore
# -- Compiling architecture behaviour of semaphore
# vcom -93 -work work {Z:/workspace/mestrado/sistemasVLSI/timer_ctl/timer_ctl.vhd}
# Model Technology ModelSim ALTERA vcom 10.1b Compiler 2012.04 Apr 27 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity timer_ctl
# -- Compiling architecture timer_behaviour of timer_ctl
# vcom -93 -work work {Z:/workspace/mestrado/sistemasVLSI/clk_converter/clk_converter_60hz.vhd}
# Model Technology ModelSim ALTERA vcom 10.1b Compiler 2012.04 Apr 27 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity clk_converter_60hz
# -- Compiling architecture behaviour_clk_converter of clk_converter_60hz
# 
# vcom -93 -work work {Z:/workspace/mestrado/sistemasVLSI/semaphoreVHDL/semaphore_tb.vhd}
# Model Technology ModelSim ALTERA vcom 10.1b Compiler 2012.04 Apr 27 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity semaphore_tb
# -- Compiling architecture semaphore_tb_arch of semaphore_tb
# ** Warning: [4] Z:/workspace/mestrado/sistemasVLSI/semaphoreVHDL/semaphore_tb.vhd(37): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# 
# vsim -t 1ns -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cycloneive -L rtl_work -L work -voptargs="+acc"  semaphore_tb
# vsim -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cycloneive -L rtl_work -L work -voptargs=\"+acc\" -t 1ns semaphore_tb 
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.semaphore_tb(semaphore_tb_arch)
# Loading work.semaphore(behaviour)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.timer_ctl(timer_behaviour)
# Loading ieee.numeric_std(body)
# Loading work.clk_converter_60hz(behaviour_clk_converter)
# 
# do [pwd]/wave.do 
# onerror {resume}
# quietly WaveActivateNextPane {} 0
# add wave -noupdate /semaphore_tb/reset
# add wave -noupdate /semaphore_tb/traffic_sensor
# add wave -noupdate /semaphore_tb/trafic_light_ctl
# add wave -noupdate /semaphore_tb/semaphore_port/timer_ctl_ports/clk_converter_ports/start
# add wave -noupdate /semaphore_tb/semaphore_port/timer_ctl_ports/clk_converter_ports/reset
# add wave -noupdate /semaphore_tb/semaphore_port/timer_ctl_ports/clk_converter_ports/clk
# add wave -noupdate /semaphore_tb/semaphore_port/timer_ctl_ports/clk_converter_ports/clk_60Hz
# add wave -noupdate /semaphore_tb/semaphore_port/timer_ctl_ports/clk_converter_ports/clock_tmp
# add wave -noupdate /semaphore_tb/semaphore_port/timer_ctl_ports/start
# add wave -noupdate /semaphore_tb/semaphore_port/timer_ctl_ports/reset
# add wave -noupdate /semaphore_tb/semaphore_port/timer_ctl_ports/clk
# add wave -noupdate /semaphore_tb/semaphore_port/timer_ctl_ports/short_interval
# add wave -noupdate /semaphore_tb/semaphore_port/timer_ctl_ports/long_interval
# add wave -noupdate /semaphore_tb/semaphore_port/timer_ctl_ports/clk_60Hz
# add wave -noupdate /semaphore_tb/semaphore_port/timer_ctl_ports/clk_60Hz_signal
# TreeUpdate [SetDefaultTree]
# WaveRestoreCursors {{Cursor 1} {480000 ps} 0}
# quietly wave cursor active 1
# configure wave -namecolwidth 435
# configure wave -valuecolwidth 81
# configure wave -justifyvalue left
# configure wave -signalnamewidth 0
# configure wave -snapdistance 10
# configure wave -datasetprefix 0
# configure wave -rowmargin 4
# configure wave -childrowmargin 2
# configure wave -gridoffset 0
# configure wave -gridperiod 10000000
# configure wave -griddelta 40
# configure wave -timeline 0
# configure wave -timelineunits sec
# update
# WaveRestoreZoom {0 ps} {1447680 ps}
# run 2000ns
# view signals
# .main_pane.objects.interior.cs.body.tree
do [pwd]/compilar_semaforo.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Modifying modelsim.ini
# 
# vcom -93 -work work {Z:/workspace/mestrado/sistemasVLSI/semaphoreVHDL/semaphore.vhd}
# Model Technology ModelSim ALTERA vcom 10.1b Compiler 2012.04 Apr 27 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity semaphore
# -- Compiling architecture behaviour of semaphore
# vcom -93 -work work {Z:/workspace/mestrado/sistemasVLSI/timer_ctl/timer_ctl.vhd}
# Model Technology ModelSim ALTERA vcom 10.1b Compiler 2012.04 Apr 27 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity timer_ctl
# -- Compiling architecture timer_behaviour of timer_ctl
# vcom -93 -work work {Z:/workspace/mestrado/sistemasVLSI/clk_converter/clk_converter_60hz.vhd}
# Model Technology ModelSim ALTERA vcom 10.1b Compiler 2012.04 Apr 27 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity clk_converter_60hz
# -- Compiling architecture behaviour_clk_converter of clk_converter_60hz
# 
# vcom -93 -work work {Z:/workspace/mestrado/sistemasVLSI/semaphoreVHDL/semaphore_tb.vhd}
# Model Technology ModelSim ALTERA vcom 10.1b Compiler 2012.04 Apr 27 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity semaphore_tb
# -- Compiling architecture semaphore_tb_arch of semaphore_tb
# ** Warning: [4] Z:/workspace/mestrado/sistemasVLSI/semaphoreVHDL/semaphore_tb.vhd(37): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# 
# vsim -t 1ns -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cycloneive -L rtl_work -L work -voptargs="+acc"  semaphore_tb
# vsim -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cycloneive -L rtl_work -L work -voptargs=\"+acc\" -t 1ns semaphore_tb 
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.semaphore_tb(semaphore_tb_arch)
# Loading work.semaphore(behaviour)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.timer_ctl(timer_behaviour)
# Loading ieee.numeric_std(body)
# Loading work.clk_converter_60hz(behaviour_clk_converter)
# 
# do [pwd]/wave.do 
# onerror {resume}
# quietly WaveActivateNextPane {} 0
# add wave -noupdate /semaphore_tb/reset
# add wave -noupdate /semaphore_tb/traffic_sensor
# add wave -noupdate /semaphore_tb/trafic_light_ctl
# add wave -noupdate /semaphore_tb/semaphore_port/timer_ctl_ports/clk_converter_ports/start
# add wave -noupdate /semaphore_tb/semaphore_port/timer_ctl_ports/clk_converter_ports/reset
# add wave -noupdate /semaphore_tb/semaphore_port/timer_ctl_ports/clk_converter_ports/clk
# add wave -noupdate /semaphore_tb/semaphore_port/timer_ctl_ports/clk_converter_ports/clk_60Hz
# add wave -noupdate /semaphore_tb/semaphore_port/timer_ctl_ports/clk_converter_ports/clock_tmp
# add wave -noupdate /semaphore_tb/semaphore_port/timer_ctl_ports/start
# add wave -noupdate /semaphore_tb/semaphore_port/timer_ctl_ports/reset
# add wave -noupdate /semaphore_tb/semaphore_port/timer_ctl_ports/clk
# add wave -noupdate /semaphore_tb/semaphore_port/timer_ctl_ports/short_interval
# add wave -noupdate /semaphore_tb/semaphore_port/timer_ctl_ports/long_interval
# add wave -noupdate /semaphore_tb/semaphore_port/timer_ctl_ports/clk_60Hz
# add wave -noupdate /semaphore_tb/semaphore_port/timer_ctl_ports/clk_60Hz_signal
# TreeUpdate [SetDefaultTree]
# WaveRestoreCursors {{Cursor 1} {480000 ps} 0}
# quietly wave cursor active 1
# configure wave -namecolwidth 435
# configure wave -valuecolwidth 81
# configure wave -justifyvalue left
# configure wave -signalnamewidth 0
# configure wave -snapdistance 10
# configure wave -datasetprefix 0
# configure wave -rowmargin 4
# configure wave -childrowmargin 2
# configure wave -gridoffset 0
# configure wave -gridperiod 10000000
# configure wave -griddelta 40
# configure wave -timeline 0
# configure wave -timelineunits sec
# update
# WaveRestoreZoom {0 ps} {1447680 ps}
# run 2000ns
# view signals
# .main_pane.objects.interior.cs.body.tree
do [pwd]/compilar_semaforo.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Modifying modelsim.ini
# 
# vcom -93 -work work {Z:/workspace/mestrado/sistemasVLSI/semaphoreVHDL/semaphore.vhd}
# Model Technology ModelSim ALTERA vcom 10.1b Compiler 2012.04 Apr 27 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity semaphore
# -- Compiling architecture behaviour of semaphore
# vcom -93 -work work {Z:/workspace/mestrado/sistemasVLSI/timer_ctl/timer_ctl.vhd}
# Model Technology ModelSim ALTERA vcom 10.1b Compiler 2012.04 Apr 27 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity timer_ctl
# -- Compiling architecture timer_behaviour of timer_ctl
# vcom -93 -work work {Z:/workspace/mestrado/sistemasVLSI/clk_converter/clk_converter_60hz.vhd}
# Model Technology ModelSim ALTERA vcom 10.1b Compiler 2012.04 Apr 27 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity clk_converter_60hz
# -- Compiling architecture behaviour_clk_converter of clk_converter_60hz
# 
# vcom -93 -work work {Z:/workspace/mestrado/sistemasVLSI/semaphoreVHDL/semaphore_tb.vhd}
# Model Technology ModelSim ALTERA vcom 10.1b Compiler 2012.04 Apr 27 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity semaphore_tb
# -- Compiling architecture semaphore_tb_arch of semaphore_tb
# ** Warning: [4] Z:/workspace/mestrado/sistemasVLSI/semaphoreVHDL/semaphore_tb.vhd(37): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# 
# vsim -t 1ns -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cycloneive -L rtl_work -L work -voptargs="+acc"  semaphore_tb
# vsim -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cycloneive -L rtl_work -L work -voptargs=\"+acc\" -t 1ns semaphore_tb 
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.semaphore_tb(semaphore_tb_arch)
# Loading work.semaphore(behaviour)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.timer_ctl(timer_behaviour)
# Loading ieee.numeric_std(body)
# Loading work.clk_converter_60hz(behaviour_clk_converter)
# 
# do [pwd]/wave.do 
# onerror {resume}
# quietly WaveActivateNextPane {} 0
# add wave -noupdate /semaphore_tb/reset
# add wave -noupdate /semaphore_tb/traffic_sensor
# add wave -noupdate /semaphore_tb/trafic_light_ctl
# add wave -noupdate /semaphore_tb/semaphore_port/timer_ctl_ports/clk_converter_ports/start
# add wave -noupdate /semaphore_tb/semaphore_port/timer_ctl_ports/clk_converter_ports/reset
# add wave -noupdate /semaphore_tb/semaphore_port/timer_ctl_ports/clk_converter_ports/clk
# add wave -noupdate /semaphore_tb/semaphore_port/timer_ctl_ports/clk_converter_ports/clk_60Hz
# add wave -noupdate /semaphore_tb/semaphore_port/timer_ctl_ports/clk_converter_ports/clock_tmp
# add wave -noupdate /semaphore_tb/semaphore_port/timer_ctl_ports/start
# add wave -noupdate /semaphore_tb/semaphore_port/timer_ctl_ports/reset
# add wave -noupdate /semaphore_tb/semaphore_port/timer_ctl_ports/clk
# add wave -noupdate /semaphore_tb/semaphore_port/timer_ctl_ports/short_interval
# add wave -noupdate /semaphore_tb/semaphore_port/timer_ctl_ports/long_interval
# add wave -noupdate /semaphore_tb/semaphore_port/timer_ctl_ports/clk_60Hz
# add wave -noupdate /semaphore_tb/semaphore_port/timer_ctl_ports/clk_60Hz_signal
# TreeUpdate [SetDefaultTree]
# WaveRestoreCursors {{Cursor 1} {480000 ps} 0}
# quietly wave cursor active 1
# configure wave -namecolwidth 435
# configure wave -valuecolwidth 81
# configure wave -justifyvalue left
# configure wave -signalnamewidth 0
# configure wave -snapdistance 10
# configure wave -datasetprefix 0
# configure wave -rowmargin 4
# configure wave -childrowmargin 2
# configure wave -gridoffset 0
# configure wave -gridperiod 10000000
# configure wave -griddelta 40
# configure wave -timeline 0
# configure wave -timelineunits sec
# update
# WaveRestoreZoom {0 ps} {1447680 ps}
# run 2000ns
# view signals
# .main_pane.objects.interior.cs.body.tree
run -continue
run -continue
run -all
# Break in Process always at Z:/workspace/mestrado/sistemasVLSI/semaphoreVHDL/semaphore.vhd line 70
restart
run -all
# Break in Process always at Z:/workspace/mestrado/sistemasVLSI/semaphoreVHDL/semaphore.vhd line 70
run -all
# Break in Process always at Z:/workspace/mestrado/sistemasVLSI/semaphoreVHDL/semaphore.vhd line 70
run -all
# Break in Process always at Z:/workspace/mestrado/sistemasVLSI/semaphoreVHDL/semaphore.vhd line 70
run -all
# Break in Process always at Z:/workspace/mestrado/sistemasVLSI/semaphoreVHDL/semaphore.vhd line 70
run -all
# Break in Process always at Z:/workspace/mestrado/sistemasVLSI/semaphoreVHDL/semaphore.vhd line 70
run -all
# Break in Process always at Z:/workspace/mestrado/sistemasVLSI/semaphoreVHDL/semaphore.vhd line 70
run -all
# Break in Process always at Z:/workspace/mestrado/sistemasVLSI/semaphoreVHDL/semaphore.vhd line 70
run -continue
restart
run -all
# Break in Process always at Z:/workspace/mestrado/sistemasVLSI/semaphoreVHDL/semaphore.vhd line 70
run -continue
# Break in Process always at Z:/workspace/mestrado/sistemasVLSI/semaphoreVHDL/semaphore.vhd line 70
run -continue
# Break in Process always at Z:/workspace/mestrado/sistemasVLSI/semaphoreVHDL/semaphore.vhd line 70
run -continue
# Break in Process always at Z:/workspace/mestrado/sistemasVLSI/semaphoreVHDL/semaphore.vhd line 70
run -continue
# Break in Process always at Z:/workspace/mestrado/sistemasVLSI/semaphoreVHDL/semaphore.vhd line 70
run -continue
# Break in Process always at Z:/workspace/mestrado/sistemasVLSI/semaphoreVHDL/semaphore.vhd line 70
run -continue
# Break in Process always at Z:/workspace/mestrado/sistemasVLSI/semaphoreVHDL/semaphore.vhd line 70
run -continue
# Break in Process always at Z:/workspace/mestrado/sistemasVLSI/semaphoreVHDL/semaphore.vhd line 70
run -continue
# Break in Process always at Z:/workspace/mestrado/sistemasVLSI/semaphoreVHDL/semaphore.vhd line 70
run -continue
# Break in Process always at Z:/workspace/mestrado/sistemasVLSI/semaphoreVHDL/semaphore.vhd line 70
run -continue
# Break in Process always at Z:/workspace/mestrado/sistemasVLSI/semaphoreVHDL/semaphore.vhd line 70
run -continue
# Break in Process always at Z:/workspace/mestrado/sistemasVLSI/semaphoreVHDL/semaphore.vhd line 70
run -continue
# Break in Process always at Z:/workspace/mestrado/sistemasVLSI/semaphoreVHDL/semaphore.vhd line 70
run -continue
# Break in Process always at Z:/workspace/mestrado/sistemasVLSI/semaphoreVHDL/semaphore.vhd line 70
run -continue
# Break in Process always at Z:/workspace/mestrado/sistemasVLSI/semaphoreVHDL/semaphore.vhd line 70
run -continue
# Break in Process always at Z:/workspace/mestrado/sistemasVLSI/semaphoreVHDL/semaphore.vhd line 70
run -continue
# Break in Process always at Z:/workspace/mestrado/sistemasVLSI/semaphoreVHDL/semaphore.vhd line 70
run -continue
# Break in Process always at Z:/workspace/mestrado/sistemasVLSI/semaphoreVHDL/semaphore.vhd line 70
run -continue
# Break in Process always at Z:/workspace/mestrado/sistemasVLSI/semaphoreVHDL/semaphore.vhd line 70
run -continue
# Break in Process always at Z:/workspace/mestrado/sistemasVLSI/semaphoreVHDL/semaphore.vhd line 70
run -continue
# Break in Process always at Z:/workspace/mestrado/sistemasVLSI/semaphoreVHDL/semaphore.vhd line 70
run -continue
# Break in Process always at Z:/workspace/mestrado/sistemasVLSI/semaphoreVHDL/semaphore.vhd line 70
run -continue
# Break in Process always at Z:/workspace/mestrado/sistemasVLSI/semaphoreVHDL/semaphore.vhd line 70
run -continue
# Break in Process always at Z:/workspace/mestrado/sistemasVLSI/semaphoreVHDL/semaphore.vhd line 70
run -continue
# Break in Process always at Z:/workspace/mestrado/sistemasVLSI/semaphoreVHDL/semaphore.vhd line 70
run -continue
# Break in Process always at Z:/workspace/mestrado/sistemasVLSI/semaphoreVHDL/semaphore.vhd line 70
run -continue
# Break in Process always at Z:/workspace/mestrado/sistemasVLSI/semaphoreVHDL/semaphore.vhd line 70
run -continue
# Break in Process always at Z:/workspace/mestrado/sistemasVLSI/semaphoreVHDL/semaphore.vhd line 70
run -continue
# Break in Process always at Z:/workspace/mestrado/sistemasVLSI/semaphoreVHDL/semaphore.vhd line 70
run -continue
# Break in Process always at Z:/workspace/mestrado/sistemasVLSI/semaphoreVHDL/semaphore.vhd line 70
run -continue
# Break in Process always at Z:/workspace/mestrado/sistemasVLSI/semaphoreVHDL/semaphore.vhd line 70
run -continue
# Break in Process always at Z:/workspace/mestrado/sistemasVLSI/semaphoreVHDL/semaphore.vhd line 70
run -continue
# Break in Process always at Z:/workspace/mestrado/sistemasVLSI/semaphoreVHDL/semaphore.vhd line 70
restart
run
# Break in Process always at Z:/workspace/mestrado/sistemasVLSI/semaphoreVHDL/semaphore.vhd line 70
run
# Break in Process always at Z:/workspace/mestrado/sistemasVLSI/semaphoreVHDL/semaphore.vhd line 70
run
# Break in Process always at Z:/workspace/mestrado/sistemasVLSI/semaphoreVHDL/semaphore.vhd line 70
run -continue
# Break in Process always at Z:/workspace/mestrado/sistemasVLSI/semaphoreVHDL/semaphore.vhd line 70
run -continue
# Break in Process always at Z:/workspace/mestrado/sistemasVLSI/semaphoreVHDL/semaphore.vhd line 70
run -continue
# Break in Process always at Z:/workspace/mestrado/sistemasVLSI/semaphoreVHDL/semaphore.vhd line 70
run -continue
# Break in Process always at Z:/workspace/mestrado/sistemasVLSI/semaphoreVHDL/semaphore.vhd line 70
run -continue
run -continue
run -continue
do [pwd]/compilar_semaforo.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Modifying modelsim.ini
# 
# vcom -93 -work work {Z:/workspace/mestrado/sistemasVLSI/semaphoreVHDL/semaphore.vhd}
# Model Technology ModelSim ALTERA vcom 10.1b Compiler 2012.04 Apr 27 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity semaphore
# -- Compiling architecture behaviour of semaphore
# vcom -93 -work work {Z:/workspace/mestrado/sistemasVLSI/timer_ctl/timer_ctl.vhd}
# Model Technology ModelSim ALTERA vcom 10.1b Compiler 2012.04 Apr 27 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity timer_ctl
# -- Compiling architecture timer_behaviour of timer_ctl
# vcom -93 -work work {Z:/workspace/mestrado/sistemasVLSI/clk_converter/clk_converter_60hz.vhd}
# Model Technology ModelSim ALTERA vcom 10.1b Compiler 2012.04 Apr 27 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity clk_converter_60hz
# -- Compiling architecture behaviour_clk_converter of clk_converter_60hz
# 
# vcom -93 -work work {Z:/workspace/mestrado/sistemasVLSI/semaphoreVHDL/semaphore_tb.vhd}
# Model Technology ModelSim ALTERA vcom 10.1b Compiler 2012.04 Apr 27 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity semaphore_tb
# -- Compiling architecture semaphore_tb_arch of semaphore_tb
# ** Warning: [4] Z:/workspace/mestrado/sistemasVLSI/semaphoreVHDL/semaphore_tb.vhd(37): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# 
# vsim -t 1ns -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cycloneive -L rtl_work -L work -voptargs="+acc"  semaphore_tb
# vsim -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cycloneive -L rtl_work -L work -voptargs=\"+acc\" -t 1ns semaphore_tb 
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.semaphore_tb(semaphore_tb_arch)
# Loading work.semaphore(behaviour)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.timer_ctl(timer_behaviour)
# Loading ieee.numeric_std(body)
# Loading work.clk_converter_60hz(behaviour_clk_converter)
# 
# do [pwd]/wave.do 
# onerror {resume}
# quietly WaveActivateNextPane {} 0
# add wave -noupdate /semaphore_tb/reset
# add wave -noupdate /semaphore_tb/traffic_sensor
# add wave -noupdate /semaphore_tb/trafic_light_ctl
# add wave -noupdate /semaphore_tb/semaphore_port/timer_ctl_ports/clk_converter_ports/start
# add wave -noupdate /semaphore_tb/semaphore_port/timer_ctl_ports/clk_converter_ports/reset
# add wave -noupdate /semaphore_tb/semaphore_port/timer_ctl_ports/clk_converter_ports/clk
# add wave -noupdate /semaphore_tb/semaphore_port/timer_ctl_ports/clk_converter_ports/clk_60Hz
# add wave -noupdate /semaphore_tb/semaphore_port/timer_ctl_ports/clk_converter_ports/clock_tmp
# add wave -noupdate /semaphore_tb/semaphore_port/timer_ctl_ports/start
# add wave -noupdate /semaphore_tb/semaphore_port/timer_ctl_ports/reset
# add wave -noupdate /semaphore_tb/semaphore_port/timer_ctl_ports/clk
# add wave -noupdate /semaphore_tb/semaphore_port/timer_ctl_ports/short_interval
# add wave -noupdate /semaphore_tb/semaphore_port/timer_ctl_ports/long_interval
# add wave -noupdate /semaphore_tb/semaphore_port/timer_ctl_ports/clk_60Hz
# add wave -noupdate /semaphore_tb/semaphore_port/timer_ctl_ports/clk_60Hz_signal
# TreeUpdate [SetDefaultTree]
# WaveRestoreCursors {{Cursor 1} {480000 ps} 0}
# quietly wave cursor active 1
# configure wave -namecolwidth 435
# configure wave -valuecolwidth 81
# configure wave -justifyvalue left
# configure wave -signalnamewidth 0
# configure wave -snapdistance 10
# configure wave -datasetprefix 0
# configure wave -rowmargin 4
# configure wave -childrowmargin 2
# configure wave -gridoffset 0
# configure wave -gridperiod 10000000
# configure wave -griddelta 40
# configure wave -timeline 0
# configure wave -timelineunits sec
# update
# WaveRestoreZoom {0 ps} {1447680 ps}
# run 2000ns
# view signals
# .main_pane.objects.interior.cs.body.tree
do [pwd]/compilar_semaforo.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Modifying modelsim.ini
# 
# vcom -93 -work work {Z:/workspace/mestrado/sistemasVLSI/semaphoreVHDL/semaphore.vhd}
# Model Technology ModelSim ALTERA vcom 10.1b Compiler 2012.04 Apr 27 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity semaphore
# -- Compiling architecture behaviour of semaphore
# vcom -93 -work work {Z:/workspace/mestrado/sistemasVLSI/timer_ctl/timer_ctl.vhd}
# Model Technology ModelSim ALTERA vcom 10.1b Compiler 2012.04 Apr 27 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity timer_ctl
# -- Compiling architecture timer_behaviour of timer_ctl
# vcom -93 -work work {Z:/workspace/mestrado/sistemasVLSI/clk_converter/clk_converter_60hz.vhd}
# Model Technology ModelSim ALTERA vcom 10.1b Compiler 2012.04 Apr 27 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity clk_converter_60hz
# -- Compiling architecture behaviour_clk_converter of clk_converter_60hz
# 
# vcom -93 -work work {Z:/workspace/mestrado/sistemasVLSI/semaphoreVHDL/semaphore_tb.vhd}
# Model Technology ModelSim ALTERA vcom 10.1b Compiler 2012.04 Apr 27 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity semaphore_tb
# -- Compiling architecture semaphore_tb_arch of semaphore_tb
# ** Warning: [4] Z:/workspace/mestrado/sistemasVLSI/semaphoreVHDL/semaphore_tb.vhd(37): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# 
# vsim -t 1ns -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cycloneive -L rtl_work -L work -voptargs="+acc"  semaphore_tb
# vsim -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cycloneive -L rtl_work -L work -voptargs=\"+acc\" -t 1ns semaphore_tb 
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.semaphore_tb(semaphore_tb_arch)
# Loading work.semaphore(behaviour)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.timer_ctl(timer_behaviour)
# Loading ieee.numeric_std(body)
# Loading work.clk_converter_60hz(behaviour_clk_converter)
# 
# do [pwd]/wave.do 
# onerror {resume}
# quietly WaveActivateNextPane {} 0
# add wave -noupdate /semaphore_tb/reset
# add wave -noupdate /semaphore_tb/traffic_sensor
# add wave -noupdate /semaphore_tb/trafic_light_ctl
# add wave -noupdate /semaphore_tb/semaphore_port/timer_ctl_ports/clk_converter_ports/start
# add wave -noupdate /semaphore_tb/semaphore_port/timer_ctl_ports/clk_converter_ports/reset
# add wave -noupdate /semaphore_tb/semaphore_port/timer_ctl_ports/clk_converter_ports/clk
# add wave -noupdate /semaphore_tb/semaphore_port/timer_ctl_ports/clk_converter_ports/clk_60Hz
# add wave -noupdate /semaphore_tb/semaphore_port/timer_ctl_ports/clk_converter_ports/clock_tmp
# add wave -noupdate /semaphore_tb/semaphore_port/timer_ctl_ports/start
# add wave -noupdate /semaphore_tb/semaphore_port/timer_ctl_ports/reset
# add wave -noupdate /semaphore_tb/semaphore_port/timer_ctl_ports/clk
# add wave -noupdate /semaphore_tb/semaphore_port/timer_ctl_ports/short_interval
# add wave -noupdate /semaphore_tb/semaphore_port/timer_ctl_ports/long_interval
# add wave -noupdate /semaphore_tb/semaphore_port/timer_ctl_ports/clk_60Hz
# add wave -noupdate /semaphore_tb/semaphore_port/timer_ctl_ports/clk_60Hz_signal
# TreeUpdate [SetDefaultTree]
# WaveRestoreCursors {{Cursor 1} {480000 ps} 0}
# quietly wave cursor active 1
# configure wave -namecolwidth 435
# configure wave -valuecolwidth 81
# configure wave -justifyvalue left
# configure wave -signalnamewidth 0
# configure wave -snapdistance 10
# configure wave -datasetprefix 0
# configure wave -rowmargin 4
# configure wave -childrowmargin 2
# configure wave -gridoffset 0
# configure wave -gridperiod 10000000
# configure wave -griddelta 40
# configure wave -timeline 0
# configure wave -timelineunits sec
# update
# WaveRestoreZoom {0 ps} {1447680 ps}
# run 2000ns
# view signals
# .main_pane.objects.interior.cs.body.tree
do [pwd]/compilar_semaforo.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Modifying modelsim.ini
# 
# vcom -93 -work work {Z:/workspace/mestrado/sistemasVLSI/semaphoreVHDL/semaphore.vhd}
# Model Technology ModelSim ALTERA vcom 10.1b Compiler 2012.04 Apr 27 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity semaphore
# -- Compiling architecture behaviour of semaphore
# vcom -93 -work work {Z:/workspace/mestrado/sistemasVLSI/timer_ctl/timer_ctl.vhd}
# Model Technology ModelSim ALTERA vcom 10.1b Compiler 2012.04 Apr 27 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity timer_ctl
# -- Compiling architecture timer_behaviour of timer_ctl
# vcom -93 -work work {Z:/workspace/mestrado/sistemasVLSI/clk_converter/clk_converter_60hz.vhd}
# Model Technology ModelSim ALTERA vcom 10.1b Compiler 2012.04 Apr 27 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity clk_converter_60hz
# -- Compiling architecture behaviour_clk_converter of clk_converter_60hz
# 
# vcom -93 -work work {Z:/workspace/mestrado/sistemasVLSI/semaphoreVHDL/semaphore_tb.vhd}
# Model Technology ModelSim ALTERA vcom 10.1b Compiler 2012.04 Apr 27 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity semaphore_tb
# -- Compiling architecture semaphore_tb_arch of semaphore_tb
# ** Warning: [4] Z:/workspace/mestrado/sistemasVLSI/semaphoreVHDL/semaphore_tb.vhd(37): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# 
# vsim -t 1ns -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cycloneive -L rtl_work -L work -voptargs="+acc"  semaphore_tb
# vsim -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cycloneive -L rtl_work -L work -voptargs=\"+acc\" -t 1ns semaphore_tb 
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.semaphore_tb(semaphore_tb_arch)
# Loading work.semaphore(behaviour)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.timer_ctl(timer_behaviour)
# Loading ieee.numeric_std(body)
# Loading work.clk_converter_60hz(behaviour_clk_converter)
# 
# do [pwd]/wave.do 
# onerror {resume}
# quietly WaveActivateNextPane {} 0
# add wave -noupdate /semaphore_tb/reset
# add wave -noupdate /semaphore_tb/traffic_sensor
# add wave -noupdate /semaphore_tb/trafic_light_ctl
# add wave -noupdate /semaphore_tb/semaphore_port/timer_ctl_ports/clk_converter_ports/start
# add wave -noupdate /semaphore_tb/semaphore_port/timer_ctl_ports/clk_converter_ports/reset
# add wave -noupdate /semaphore_tb/semaphore_port/timer_ctl_ports/clk_converter_ports/clk
# add wave -noupdate /semaphore_tb/semaphore_port/timer_ctl_ports/clk_converter_ports/clk_60Hz
# add wave -noupdate /semaphore_tb/semaphore_port/timer_ctl_ports/clk_converter_ports/clock_tmp
# add wave -noupdate /semaphore_tb/semaphore_port/timer_ctl_ports/start
# add wave -noupdate /semaphore_tb/semaphore_port/timer_ctl_ports/reset
# add wave -noupdate /semaphore_tb/semaphore_port/timer_ctl_ports/clk
# add wave -noupdate /semaphore_tb/semaphore_port/timer_ctl_ports/short_interval
# add wave -noupdate /semaphore_tb/semaphore_port/timer_ctl_ports/long_interval
# add wave -noupdate /semaphore_tb/semaphore_port/timer_ctl_ports/clk_60Hz
# add wave -noupdate /semaphore_tb/semaphore_port/timer_ctl_ports/clk_60Hz_signal
# TreeUpdate [SetDefaultTree]
# WaveRestoreCursors {{Cursor 1} {480000 ps} 0}
# quietly wave cursor active 1
# configure wave -namecolwidth 435
# configure wave -valuecolwidth 81
# configure wave -justifyvalue left
# configure wave -signalnamewidth 0
# configure wave -snapdistance 10
# configure wave -datasetprefix 0
# configure wave -rowmargin 4
# configure wave -childrowmargin 2
# configure wave -gridoffset 0
# configure wave -gridperiod 10000000
# configure wave -griddelta 40
# configure wave -timeline 0
# configure wave -timelineunits sec
# update
# WaveRestoreZoom {0 ps} {1447680 ps}
# run 2000ns
# view signals
# .main_pane.objects.interior.cs.body.tree
do [pwd]/compilar_semaforo.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Modifying modelsim.ini
# 
# vcom -93 -work work {Z:/workspace/mestrado/sistemasVLSI/semaphoreVHDL/semaphore.vhd}
# Model Technology ModelSim ALTERA vcom 10.1b Compiler 2012.04 Apr 27 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity semaphore
# -- Compiling architecture behaviour of semaphore
# ** Error: Z:/workspace/mestrado/sistemasVLSI/semaphoreVHDL/semaphore.vhd(70): near "then": expecting ')'
# ** Error: Z:/workspace/mestrado/sistemasVLSI/semaphoreVHDL/semaphore.vhd(104): near "if": expecting PROCESS
# ** Error: C:/developer-apps/altera/modelsim_ase/win32aloem/vcom failed.
# Error in macro Z:\workspace\mestrado\sistemasVLSI\semaphoreVHDL\simulation\modelsim\compilar_semaforo.do line 8
# C:/developer-apps/altera/modelsim_ase/win32aloem/vcom failed.
#     while executing
# "vcom -93 -work work {Z:/workspace/mestrado/sistemasVLSI/semaphoreVHDL/semaphore.vhd}"
do [pwd]/compilar_semaforo.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Modifying modelsim.ini
# 
# vcom -93 -work work {Z:/workspace/mestrado/sistemasVLSI/semaphoreVHDL/semaphore.vhd}
# Model Technology ModelSim ALTERA vcom 10.1b Compiler 2012.04 Apr 27 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity semaphore
# -- Compiling architecture behaviour of semaphore
# vcom -93 -work work {Z:/workspace/mestrado/sistemasVLSI/timer_ctl/timer_ctl.vhd}
# Model Technology ModelSim ALTERA vcom 10.1b Compiler 2012.04 Apr 27 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity timer_ctl
# -- Compiling architecture timer_behaviour of timer_ctl
# vcom -93 -work work {Z:/workspace/mestrado/sistemasVLSI/clk_converter/clk_converter_60hz.vhd}
# Model Technology ModelSim ALTERA vcom 10.1b Compiler 2012.04 Apr 27 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity clk_converter_60hz
# -- Compiling architecture behaviour_clk_converter of clk_converter_60hz
# 
# vcom -93 -work work {Z:/workspace/mestrado/sistemasVLSI/semaphoreVHDL/semaphore_tb.vhd}
# Model Technology ModelSim ALTERA vcom 10.1b Compiler 2012.04 Apr 27 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity semaphore_tb
# -- Compiling architecture semaphore_tb_arch of semaphore_tb
# ** Warning: [4] Z:/workspace/mestrado/sistemasVLSI/semaphoreVHDL/semaphore_tb.vhd(37): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# 
# vsim -t 1ns -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cycloneive -L rtl_work -L work -voptargs="+acc"  semaphore_tb
# vsim -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cycloneive -L rtl_work -L work -voptargs=\"+acc\" -t 1ns semaphore_tb 
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.semaphore_tb(semaphore_tb_arch)
# Loading work.semaphore(behaviour)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.timer_ctl(timer_behaviour)
# Loading ieee.numeric_std(body)
# Loading work.clk_converter_60hz(behaviour_clk_converter)
# 
# do [pwd]/wave.do 
# onerror {resume}
# quietly WaveActivateNextPane {} 0
# add wave -noupdate /semaphore_tb/reset
# add wave -noupdate /semaphore_tb/traffic_sensor
# add wave -noupdate /semaphore_tb/trafic_light_ctl
# add wave -noupdate /semaphore_tb/semaphore_port/timer_ctl_ports/clk_converter_ports/start
# add wave -noupdate /semaphore_tb/semaphore_port/timer_ctl_ports/clk_converter_ports/reset
# add wave -noupdate /semaphore_tb/semaphore_port/timer_ctl_ports/clk_converter_ports/clk
# add wave -noupdate /semaphore_tb/semaphore_port/timer_ctl_ports/clk_converter_ports/clk_60Hz
# add wave -noupdate /semaphore_tb/semaphore_port/timer_ctl_ports/clk_converter_ports/clock_tmp
# add wave -noupdate /semaphore_tb/semaphore_port/timer_ctl_ports/start
# add wave -noupdate /semaphore_tb/semaphore_port/timer_ctl_ports/reset
# add wave -noupdate /semaphore_tb/semaphore_port/timer_ctl_ports/clk
# add wave -noupdate /semaphore_tb/semaphore_port/timer_ctl_ports/short_interval
# add wave -noupdate /semaphore_tb/semaphore_port/timer_ctl_ports/long_interval
# add wave -noupdate /semaphore_tb/semaphore_port/timer_ctl_ports/clk_60Hz
# add wave -noupdate /semaphore_tb/semaphore_port/timer_ctl_ports/clk_60Hz_signal
# TreeUpdate [SetDefaultTree]
# WaveRestoreCursors {{Cursor 1} {480000 ps} 0}
# quietly wave cursor active 1
# configure wave -namecolwidth 435
# configure wave -valuecolwidth 81
# configure wave -justifyvalue left
# configure wave -signalnamewidth 0
# configure wave -snapdistance 10
# configure wave -datasetprefix 0
# configure wave -rowmargin 4
# configure wave -childrowmargin 2
# configure wave -gridoffset 0
# configure wave -gridperiod 10000000
# configure wave -griddelta 40
# configure wave -timeline 0
# configure wave -timelineunits sec
# update
# WaveRestoreZoom {0 ps} {1447680 ps}
# run 2000ns
# view signals
# .main_pane.objects.interior.cs.body.tree
