$date
	Thu Dec 04 09:32:04 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module cla5_comb_tb $end
$var wire 5 ! S [4:0] $end
$var wire 1 " Cout $end
$var reg 5 # A [4:0] $end
$var reg 5 $ B [4:0] $end
$var reg 1 % Cin $end
$var reg 1 & clk $end
$scope module uut $end
$var wire 5 ' A [4:0] $end
$var wire 5 ( B [4:0] $end
$var wire 1 % Cin $end
$var wire 1 " Cout $end
$var wire 5 ) G [4:0] $end
$var wire 5 * P [4:0] $end
$var wire 5 + S [4:0] $end
$var wire 5 , C [4:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b1110 ,
b1000 +
b110 *
b1 )
b101 (
b11 '
0&
0%
b101 $
b11 #
0"
b1000 !
$end
#5000
1&
#10000
0&
#15000
1&
#20000
0&
#25000
1&
#30000
0&
#35000
1&
#40000
1"
b11110 ,
b110 !
b110 +
b11000 *
b111 )
0&
b111 $
b111 (
b11111 #
b11111 '
#45000
1&
#50000
0&
#55000
1&
#60000
0&
#65000
1&
#70000
0&
#75000
1&
#80000
0"
b11100 ,
b11000 !
b11000 +
b100 *
b1010 )
0&
b1110 $
b1110 (
b1010 #
b1010 '
#85000
1&
#90000
0&
#95000
1&
#100000
0&
#105000
1&
#110000
0&
#115000
1&
#120000
1"
b11001 !
b11001 +
b0 *
b11100 )
0&
b11001 ,
1%
b11100 $
b11100 (
b11100 #
b11100 '
#125000
1&
#130000
0&
#135000
1&
#140000
0&
#145000
1&
#150000
0&
#155000
1&
#160000
0&
#165000
1&
#170000
0&
