# ******************************************************************************

# iCEcube Static Timer

# Version:            2014.12.27052

# Build Date:         Dec  8 2014 15:01:54

# File Generated:     Jun 17 2015 17:10:44

# Purpose:            Timing Report with critical paths info

# Copyright (C) 2006-2010 by Lattice Semiconductor Corp. All rights reserved.

# ******************************************************************************

Device: iCE40HX1K
Derating factors (Best:Typical:Worst) :-  ( 0.563724 : 0.623363 : 0.701346 )
Derating factor used to generate this timing report:  Worst
Based on the following operating conditions 
Junction Temperature(degree Celsius): 85
Core Voltage(V): 1.14
Process Corner:  Worst
NOTE:
Please check both worst-case and best-case scenarios for "Setup Times" 
and "Hold Times" checks
 #####################################################################
                    Table of Contents
 =====================================================================
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup Times
		3.2::Clock to Out
		3.3::Pad to Pad
		3.4::Hold Times
		3.5::Minimum Clock to Out
		3.6::Minimum Pad To Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for VGAClock.PixelClock_inst/PLLOUTCORE
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (VGAClock.PixelClock_inst/PLLOUTCORE:R vs. VGAClock.PixelClock_inst/PLLOUTCORE:R)
	6::Path Details for DataSheet
		6.1::Setup Times Path Details
		6.2::Clock to Out Path Details
			6.2.1::Path details for port: HSync
			6.2.2::Path details for port: HSyncDebug
			6.2.3::Path details for port: Pixel
			6.2.4::Path details for port: PixelDebug
			6.2.5::Path details for port: VSync
			6.2.6::Path details for port: VSyncDebug
		6.3::PI to PO Path Details
		6.4::Hold Times Path Details
		6.5::Minimum Clock to Out Path Details
			6.5.1::Path details for port: HSync
			6.5.2::Path details for port: HSyncDebug
			6.5.3::Path details for port: Pixel
			6.5.4::Path details for port: PixelDebug
			6.5.5::Path details for port: VSync
			6.5.6::Path details for port: VSyncDebug
		6.6::Minimum Pad To Pad Path Details
 =====================================================================
                    End of Table of Contents
 #####################################################################

 #####################################################################
                    1::Clock Frequency Summary
 =====================================================================
Number of clocks: 3
Clock: SimpleVGA|Clock12MHz                   | N/A                   | Target: 34.14 MHz   | 
Clock: VGAClock.PixelClock_inst/PLLOUTCORE    | Frequency: 49.34 MHz  | Target: 160.04 MHz  | 
Clock: VGAClock.PixelClock_inst/PLLOUTGLOBAL  | N/A                   | Target: 160.04 MHz  | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock                         Capture Clock                        Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
-----------------------------------  -----------------------------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
VGAClock.PixelClock_inst/PLLOUTCORE  VGAClock.PixelClock_inst/PLLOUTCORE  6248.53          -14020      N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

                        3.1::Setup Times
                        ----------------

Data Port  Clock Port  Setup Times  Clock Reference:Phase  
---------  ----------  -----------  ---------------------  


                       3.2::Clock to Out
                       -----------------

Data Port   Clock Port  Clock to Out  Clock Reference:Phase                  
----------  ----------  ------------  -------------------------------------  
HSync       Clock12MHz  13848         VGAClock.PixelClock_inst/PLLOUTCORE:R  
HSyncDebug  Clock12MHz  15173         VGAClock.PixelClock_inst/PLLOUTCORE:R  
Pixel       Clock12MHz  14051         VGAClock.PixelClock_inst/PLLOUTCORE:R  
PixelDebug  Clock12MHz  14886         VGAClock.PixelClock_inst/PLLOUTCORE:R  
VSync       Clock12MHz  14100         VGAClock.PixelClock_inst/PLLOUTCORE:R  
VSyncDebug  Clock12MHz  14752         VGAClock.PixelClock_inst/PLLOUTCORE:R  


                         3.3::Pad to Pad
                         ---------------

Port Name (Input)  Port Name (Output)  Pad to Pad  
-----------------  ------------------  ----------  


                         3.4::Hold Times
                         ---------------

Data Port  Clock Port  Hold Times  Clock Reference:Phase  
---------  ----------  ----------  ---------------------  


               3.5::Minimum Clock to Out
               -------------------------

Data Port   Clock Port  Minimum Clock to Out  Clock Reference:Phase                  
----------  ----------  --------------------  -------------------------------------  
HSync       Clock12MHz  13400                 VGAClock.PixelClock_inst/PLLOUTCORE:R  
HSyncDebug  Clock12MHz  14747                 VGAClock.PixelClock_inst/PLLOUTCORE:R  
Pixel       Clock12MHz  13596                 VGAClock.PixelClock_inst/PLLOUTCORE:R  
PixelDebug  Clock12MHz  14459                 VGAClock.PixelClock_inst/PLLOUTCORE:R  
VSync       Clock12MHz  13653                 VGAClock.PixelClock_inst/PLLOUTCORE:R  
VSyncDebug  Clock12MHz  14340                 VGAClock.PixelClock_inst/PLLOUTCORE:R  


                 3.6::Minimum Pad To Pad
                 -----------------------

Port Name (Input)  Port Name (Output)  Minimum Pad To Pad  
-----------------  ------------------  ------------------  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for VGAClock.PixelClock_inst/PLLOUTCORE
*****************************************************************
Clock: VGAClock.PixelClock_inst/PLLOUTCORE
Frequency: 49.34 MHz | Target: 160.04 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : beamY_0_LC_9_6_0/lcout
Path End         : Pixel_1_LC_11_2_5/in2
Capture Clock    : Pixel_1_LC_11_2_5/clk
Setup Constraint : 6249p
Path slack       : -14020p

Capture Clock Arrival Time (VGAClock.PixelClock_inst/PLLOUTCORE:R#2)    6249
+ Master Clock Source Latency                                              0
+ Capture Clock Path Delay                                              8042
- Setup Time                                                            -372
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         13919

Launch Clock Arrival Time (VGAClock.PixelClock_inst/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                             0
+ Launch Clock Path Delay                                              8042
+ Clock To Q                                                            540
+ Data Path Delay                                                     19358
-------------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                         27940
 
Launch Clock Path
pin name                                                                 model name                          delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
Clock12MHz                                                               SimpleVGA                               0                 0  RISE       1
Clock12MHz_ibuf_iopad/PACKAGEPIN:in                                      IO_PAD                                  0                 0  RISE       1
Clock12MHz_ibuf_iopad/DOUT                                               IO_PAD                                510               510  RISE       1
Clock12MHz_ibuf_preio/PADIN                                              PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
Clock12MHz_ibuf_preio/DIN0                                               PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__183/I                                                                 Odrv4                                   0              1127  RISE       1
I__183/O                                                                 Odrv4                                 351              1478  RISE       1
I__184/I                                                                 IoSpan4Mux                              0              1478  RISE       1
I__184/O                                                                 IoSpan4Mux                            288              1765  RISE       1
I__185/I                                                                 LocalMux                                0              1765  RISE       1
I__185/O                                                                 LocalMux                              330              2095  RISE       1
I__186/I                                                                 IoInMux                                 0              2095  RISE       1
I__186/O                                                                 IoInMux                               259              2355  RISE       1
VGAClock.PixelClock_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
VGAClock.PixelClock_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
VGAClock.PixelClock_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--VGAClock.PixelClock_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__187/I                                                                 Odrv12                                  0              4978  RISE       1
I__187/O                                                                 Odrv12                                491              5469  RISE       1
I__188/I                                                                 Sp12to4                                 0              5469  RISE       1
I__188/O                                                                 Sp12to4                               428              5896  RISE       1
I__189/I                                                                 Span4Mux_h                              0              5896  RISE       1
I__189/O                                                                 Span4Mux_h                            302              6198  RISE       1
I__190/I                                                                 Span4Mux_s1_h                           0              6198  RISE       1
I__190/O                                                                 Span4Mux_s1_h                         175              6373  RISE       1
I__191/I                                                                 LocalMux                                0              6373  RISE       1
I__191/O                                                                 LocalMux                              330              6703  RISE       1
I__192/I                                                                 IoInMux                                 0              6703  RISE       1
I__192/O                                                                 IoInMux                               259              6962  RISE       1
VGAClock.PLLOUTCORE_derived_clock_RNIE579/USERSIGNALTOGLOBALBUFFER       ICE_GB                                  0              6962  RISE       1
VGAClock.PLLOUTCORE_derived_clock_RNIE579/GLOBALBUFFEROUTPUT             ICE_GB                                617              7580  RISE      23
I__662/I                                                                 gio2CtrlBuf                             0              7580  RISE       1
I__662/O                                                                 gio2CtrlBuf                             0              7580  RISE       1
I__663/I                                                                 GlobalMux                               0              7580  RISE       1
I__663/O                                                                 GlobalMux                             154              7734  RISE       1
I__667/I                                                                 ClkMux                                  0              7734  RISE       1
I__667/O                                                                 ClkMux                                309              8042  RISE       1
beamY_0_LC_9_6_0/clk                                                     LogicCell40_SEQ_MODE_1000               0              8042  RISE       1

Data path
pin name                                                                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
beamY_0_LC_9_6_0/lcout                                                            LogicCell40_SEQ_MODE_1000    540              8582  -14020  RISE       5
I__620/I                                                                          LocalMux                       0              8582  -14020  RISE       1
I__620/O                                                                          LocalMux                     330              8912  -14020  RISE       1
I__624/I                                                                          InMux                          0              8912  -14020  RISE       1
I__624/O                                                                          InMux                        259              9172  -14020  RISE       1
I__629/I                                                                          CascadeMux                     0              9172  -14020  RISE       1
I__629/O                                                                          CascadeMux                     0              9172  -14020  RISE       1
un5_visibley_cry_0_c_LC_9_7_0/in2                                                 LogicCell40_SEQ_MODE_0000      0              9172  -14020  RISE       1
un5_visibley_cry_0_c_LC_9_7_0/carryout                                            LogicCell40_SEQ_MODE_0000    231              9403  -14020  RISE       2
un5_visibley_cry_0_c_RNIJVSB_LC_9_7_1/carryin                                     LogicCell40_SEQ_MODE_0000      0              9403  -14020  RISE       1
un5_visibley_cry_0_c_RNIJVSB_LC_9_7_1/carryout                                    LogicCell40_SEQ_MODE_0000    126              9529  -14020  RISE       2
un5_visibley_cry_1_c_RNIL2UB_LC_9_7_2/carryin                                     LogicCell40_SEQ_MODE_0000      0              9529  -14020  RISE       1
un5_visibley_cry_1_c_RNIL2UB_LC_9_7_2/carryout                                    LogicCell40_SEQ_MODE_0000    126              9656  -14020  RISE       2
un5_visibley_cry_2_c_RNIN5VB_LC_9_7_3/carryin                                     LogicCell40_SEQ_MODE_0000      0              9656  -14020  RISE       1
un5_visibley_cry_2_c_RNIN5VB_LC_9_7_3/carryout                                    LogicCell40_SEQ_MODE_0000    126              9782  -14020  RISE       2
un5_visibley_cry_3_c_RNIP80C_LC_9_7_4/carryin                                     LogicCell40_SEQ_MODE_0000      0              9782  -14020  RISE       1
un5_visibley_cry_3_c_RNIP80C_LC_9_7_4/carryout                                    LogicCell40_SEQ_MODE_0000    126              9908  -14020  RISE       2
un5_visibley_cry_4_c_RNIRB1C_LC_9_7_5/carryin                                     LogicCell40_SEQ_MODE_0000      0              9908  -14020  RISE       1
un5_visibley_cry_4_c_RNIRB1C_LC_9_7_5/carryout                                    LogicCell40_SEQ_MODE_0000    126             10034  -14020  RISE       2
un5_visibley_cry_5_c_RNITE2C_LC_9_7_6/carryin                                     LogicCell40_SEQ_MODE_0000      0             10034  -14020  RISE       1
un5_visibley_cry_5_c_RNITE2C_LC_9_7_6/carryout                                    LogicCell40_SEQ_MODE_0000    126             10161  -14020  RISE       2
un5_visibley_cry_6_c_RNIVH3C_LC_9_7_7/carryin                                     LogicCell40_SEQ_MODE_0000      0             10161  -14020  RISE       1
un5_visibley_cry_6_c_RNIVH3C_LC_9_7_7/carryout                                    LogicCell40_SEQ_MODE_0000    126             10287  -14020  RISE       1
IN_MUX_bfv_9_8_0_/carryinitin                                                     ICE_CARRY_IN_MUX               0             10287  -14020  RISE       1
IN_MUX_bfv_9_8_0_/carryinitout                                                    ICE_CARRY_IN_MUX             196             10483  -14020  RISE       2
un5_visibley_cry_7_c_RNI1L4C_LC_9_8_0/carryin                                     LogicCell40_SEQ_MODE_0000      0             10483  -14020  RISE       1
un5_visibley_cry_7_c_RNI1L4C_LC_9_8_0/carryout                                    LogicCell40_SEQ_MODE_0000    126             10609  -14020  RISE       1
I__699/I                                                                          InMux                          0             10609  -14020  RISE       1
I__699/O                                                                          InMux                        259             10869  -14020  RISE       1
un5_visibley_cry_8_c_RNI3O5C_LC_9_8_1/in3                                         LogicCell40_SEQ_MODE_0000      0             10869  -14020  RISE       1
un5_visibley_cry_8_c_RNI3O5C_LC_9_8_1/lcout                                       LogicCell40_SEQ_MODE_0000    316             11184  -14020  RISE       2
I__694/I                                                                          Odrv4                          0             11184  -14020  RISE       1
I__694/O                                                                          Odrv4                        351             11535  -14020  RISE       1
I__695/I                                                                          LocalMux                       0             11535  -14020  RISE       1
I__695/O                                                                          LocalMux                     330             11865  -14020  RISE       1
I__696/I                                                                          InMux                          0             11865  -14020  RISE       1
I__696/O                                                                          InMux                        259             12124  -14020  RISE       1
un5_visibley_cry_8_c_RNI3O5C_0_LC_8_6_7/in3                                       LogicCell40_SEQ_MODE_0000      0             12124  -14020  RISE       1
un5_visibley_cry_8_c_RNI3O5C_0_LC_8_6_7/lcout                                     LogicCell40_SEQ_MODE_0000    316             12440  -14020  RISE       1
I__377/I                                                                          LocalMux                       0             12440  -14020  RISE       1
I__377/O                                                                          LocalMux                     330             12770  -14020  RISE       1
I__378/I                                                                          InMux                          0             12770  -14020  RISE       1
I__378/O                                                                          InMux                        259             13029  -14020  RISE       1
I__379/I                                                                          CascadeMux                     0             13029  -14020  RISE       1
I__379/O                                                                          CascadeMux                     0             13029  -14020  RISE       1
un1_visibley_if_generate_plus_mult1_un33_sum_cry_2_c_RNILH0I_LC_8_6_1/in2         LogicCell40_SEQ_MODE_0000      0             13029  -14020  RISE       1
un1_visibley_if_generate_plus_mult1_un33_sum_cry_2_c_RNILH0I_LC_8_6_1/carryout    LogicCell40_SEQ_MODE_0000    231             13260  -14020  RISE       2
un1_visibley_if_generate_plus_mult1_un33_sum_cry_3_c_RNIMJ1I_LC_8_6_2/carryin     LogicCell40_SEQ_MODE_0000      0             13260  -14020  RISE       1
un1_visibley_if_generate_plus_mult1_un33_sum_cry_3_c_RNIMJ1I_LC_8_6_2/carryout    LogicCell40_SEQ_MODE_0000    126             13387  -14020  RISE       1
I__339/I                                                                          InMux                          0             13387  -14020  RISE       1
I__339/O                                                                          InMux                        259             13646  -14020  RISE       1
un1_visibley_if_generate_plus_mult1_un33_sum_cry_5_THRU_LUT4_0_LC_8_6_3/in3       LogicCell40_SEQ_MODE_0000      0             13646  -14020  RISE       1
un1_visibley_if_generate_plus_mult1_un33_sum_cry_5_THRU_LUT4_0_LC_8_6_3/ltout     LogicCell40_SEQ_MODE_0000    274             13920  -14020  FALL       1
I__391/I                                                                          CascadeMux                     0             13920  -14020  FALL       1
I__391/O                                                                          CascadeMux                     0             13920  -14020  FALL       1
un1_visibley_if_generate_plus_mult1_un40_sum_cry_6_c_inv_LC_8_6_4/in2             LogicCell40_SEQ_MODE_0000      0             13920  -14020  FALL       1
un1_visibley_if_generate_plus_mult1_un40_sum_cry_6_c_inv_LC_8_6_4/lcout           LogicCell40_SEQ_MODE_0000    379             14298  -14020  RISE       3
I__384/I                                                                          LocalMux                       0             14298  -14020  RISE       1
I__384/O                                                                          LocalMux                     330             14628  -14020  RISE       1
I__387/I                                                                          InMux                          0             14628  -14020  RISE       1
I__387/O                                                                          InMux                        259             14888  -14020  RISE       1
I__390/I                                                                          CascadeMux                     0             14888  -14020  RISE       1
I__390/O                                                                          CascadeMux                     0             14888  -14020  RISE       1
un1_visibley_if_generate_plus_mult1_un40_sum_cry_5_THRU_LUT4_0_LC_7_5_4/in2       LogicCell40_SEQ_MODE_0000      0             14888  -14020  RISE       1
un1_visibley_if_generate_plus_mult1_un40_sum_cry_5_THRU_LUT4_0_LC_7_5_4/carryout  LogicCell40_SEQ_MODE_0000    231             15119  -14020  RISE       1
I__229/I                                                                          InMux                          0             15119  -14020  RISE       1
I__229/O                                                                          InMux                        259             15379  -14020  RISE       1
un1_visibley_if_generate_plus_mult1_un40_sum_cry_6_c_RNI883I_LC_7_5_5/in3         LogicCell40_SEQ_MODE_0000      0             15379  -14020  RISE       1
un1_visibley_if_generate_plus_mult1_un40_sum_cry_6_c_RNI883I_LC_7_5_5/lcout       LogicCell40_SEQ_MODE_0000    316             15694  -14020  RISE       4
I__347/I                                                                          LocalMux                       0             15694  -14020  RISE       1
I__347/O                                                                          LocalMux                     330             16024  -14020  RISE       1
I__348/I                                                                          InMux                          0             16024  -14020  RISE       1
I__348/O                                                                          InMux                        259             16283  -14020  RISE       1
I__352/I                                                                          CascadeMux                     0             16283  -14020  RISE       1
I__352/O                                                                          CascadeMux                     0             16283  -14020  RISE       1
un1_visibley_if_generate_plus_mult1_un40_sum_sbtinv_RNI453A1_LC_8_5_1/in2         LogicCell40_SEQ_MODE_0000      0             16283  -14020  RISE       1
un1_visibley_if_generate_plus_mult1_un40_sum_sbtinv_RNI453A1_LC_8_5_1/carryout    LogicCell40_SEQ_MODE_0000    231             16515  -14020  RISE       2
un1_visibley_if_generate_plus_mult1_un47_sum_cry_3_c_RNIHOTO1_LC_8_5_2/carryin    LogicCell40_SEQ_MODE_0000      0             16515  -14020  RISE       1
un1_visibley_if_generate_plus_mult1_un47_sum_cry_3_c_RNIHOTO1_LC_8_5_2/carryout   LogicCell40_SEQ_MODE_0000    126             16641  -14020  RISE       2
un1_visibley_if_generate_plus_mult1_un47_sum_cry_4_c_RNI7PRU1_LC_8_5_3/carryin    LogicCell40_SEQ_MODE_0000      0             16641  -14020  RISE       1
un1_visibley_if_generate_plus_mult1_un47_sum_cry_4_c_RNI7PRU1_LC_8_5_3/carryout   LogicCell40_SEQ_MODE_0000    126             16767  -14020  RISE       2
un1_visibley_if_generate_plus_mult1_un47_sum_cry_5_c_RNI894A4_LC_8_5_4/carryin    LogicCell40_SEQ_MODE_0000      0             16767  -14020  RISE       1
un1_visibley_if_generate_plus_mult1_un47_sum_cry_5_c_RNI894A4_LC_8_5_4/carryout   LogicCell40_SEQ_MODE_0000    126             16893  -14020  RISE       1
I__346/I                                                                          InMux                          0             16893  -14020  RISE       1
I__346/O                                                                          InMux                        259             17153  -14020  RISE       1
un1_visibley_if_generate_plus_mult1_un47_sum_cry_6_c_RNIMFVC1_LC_8_5_5/in3        LogicCell40_SEQ_MODE_0000      0             17153  -14020  RISE       1
un1_visibley_if_generate_plus_mult1_un47_sum_cry_6_c_RNIMFVC1_LC_8_5_5/lcout      LogicCell40_SEQ_MODE_0000    316             17469  -14020  RISE       5
I__550/I                                                                          LocalMux                       0             17469  -14020  RISE       1
I__550/O                                                                          LocalMux                     330             17798  -14020  RISE       1
I__552/I                                                                          InMux                          0             17798  -14020  RISE       1
I__552/O                                                                          InMux                        259             18058  -14020  RISE       1
un1_visibley_if_generate_plus_mult1_un47_sum_cry_6_c_RNIMFVC1_0_LC_9_4_6/in3      LogicCell40_SEQ_MODE_0000      0             18058  -14020  RISE       1
un1_visibley_if_generate_plus_mult1_un47_sum_cry_6_c_RNIMFVC1_0_LC_9_4_6/lcout    LogicCell40_SEQ_MODE_0000    316             18373  -14020  RISE       1
I__547/I                                                                          LocalMux                       0             18373  -14020  RISE       1
I__547/O                                                                          LocalMux                     330             18703  -14020  RISE       1
I__548/I                                                                          InMux                          0             18703  -14020  RISE       1
I__548/O                                                                          InMux                        259             18962  -14020  RISE       1
I__549/I                                                                          CascadeMux                     0             18962  -14020  RISE       1
I__549/O                                                                          CascadeMux                     0             18962  -14020  RISE       1
un1_visibley_if_generate_plus_mult1_un54_sum_cry_5_c_RNIMVQV7_LC_9_4_4/in2        LogicCell40_SEQ_MODE_0000      0             18962  -14020  RISE       1
un1_visibley_if_generate_plus_mult1_un54_sum_cry_5_c_RNIMVQV7_LC_9_4_4/carryout   LogicCell40_SEQ_MODE_0000    231             19194  -14020  RISE       1
I__559/I                                                                          InMux                          0             19194  -14020  RISE       1
I__559/O                                                                          InMux                        259             19453  -14020  RISE       1
un1_visibley_if_generate_plus_mult1_un54_sum_cry_6_c_RNI1H2F4_LC_9_4_5/in3        LogicCell40_SEQ_MODE_0000      0             19453  -14020  RISE       1
un1_visibley_if_generate_plus_mult1_un54_sum_cry_6_c_RNI1H2F4_LC_9_4_5/lcout      LogicCell40_SEQ_MODE_0000    316             19769  -14020  RISE       5
I__863/I                                                                          Odrv4                          0             19769  -14020  RISE       1
I__863/O                                                                          Odrv4                        351             20120  -14020  RISE       1
I__865/I                                                                          LocalMux                       0             20120  -14020  RISE       1
I__865/O                                                                          LocalMux                     330             20449  -14020  RISE       1
I__867/I                                                                          InMux                          0             20449  -14020  RISE       1
I__867/O                                                                          InMux                        259             20709  -14020  RISE       1
un1_visibley_if_generate_plus_mult1_un54_sum_cry_6_c_RNI1H2F4_0_LC_11_4_7/in3     LogicCell40_SEQ_MODE_0000      0             20709  -14020  RISE       1
un1_visibley_if_generate_plus_mult1_un54_sum_cry_6_c_RNI1H2F4_0_LC_11_4_7/lcout   LogicCell40_SEQ_MODE_0000    316             21024  -14020  RISE       1
I__860/I                                                                          LocalMux                       0             21024  -14020  RISE       1
I__860/O                                                                          LocalMux                     330             21354  -14020  RISE       1
I__861/I                                                                          InMux                          0             21354  -14020  RISE       1
I__861/O                                                                          InMux                        259             21613  -14020  RISE       1
I__862/I                                                                          CascadeMux                     0             21613  -14020  RISE       1
I__862/O                                                                          CascadeMux                     0             21613  -14020  RISE       1
un1_visibley_if_generate_plus_mult1_un61_sum_cry_5_c_RNI2S0GG_LC_11_4_4/in2       LogicCell40_SEQ_MODE_0000      0             21613  -14020  RISE       1
un1_visibley_if_generate_plus_mult1_un61_sum_cry_5_c_RNI2S0GG_LC_11_4_4/carryout  LogicCell40_SEQ_MODE_0000    231             21845  -14020  RISE       1
I__873/I                                                                          InMux                          0             21845  -14020  RISE       1
I__873/O                                                                          InMux                        259             22104  -14020  RISE       1
un1_visibley_if_generate_plus_mult1_un61_sum_cry_6_c_RNIDG0B8_LC_11_4_5/in3       LogicCell40_SEQ_MODE_0000      0             22104  -14020  RISE       1
un1_visibley_if_generate_plus_mult1_un61_sum_cry_6_c_RNIDG0B8_LC_11_4_5/lcout     LogicCell40_SEQ_MODE_0000    316             22420  -14020  RISE       4
I__934/I                                                                          LocalMux                       0             22420  -14020  RISE       1
I__934/O                                                                          LocalMux                     330             22750  -14020  RISE       1
I__936/I                                                                          InMux                          0             22750  -14020  RISE       1
I__936/O                                                                          InMux                        259             23009  -14020  RISE       1
un1_visibley_if_generate_plus_mult1_un61_sum_cry_5_c_RNI2S0GG_LC_11_4_4/in0       LogicCell40_SEQ_MODE_0000      0             23009  -14020  RISE       1
un1_visibley_if_generate_plus_mult1_un61_sum_cry_5_c_RNI2S0GG_LC_11_4_4/lcout     LogicCell40_SEQ_MODE_0000    449             23458  -14020  RISE       1
I__917/I                                                                          LocalMux                       0             23458  -14020  RISE       1
I__917/O                                                                          LocalMux                     330             23788  -14020  RISE       1
I__918/I                                                                          InMux                          0             23788  -14020  RISE       1
I__918/O                                                                          InMux                        259             24047  -14020  RISE       1
un1_visibley_if_generate_plus_mult1_un68_sum_cry_6_c_RNI01NTG_LC_12_4_5/in1       LogicCell40_SEQ_MODE_0000      0             24047  -14020  RISE       1
un1_visibley_if_generate_plus_mult1_un68_sum_cry_6_c_RNI01NTG_LC_12_4_5/lcout     LogicCell40_SEQ_MODE_0000    400             24447  -14020  RISE       5
I__907/I                                                                          LocalMux                       0             24447  -14020  RISE       1
I__907/O                                                                          LocalMux                     330             24777  -14020  RISE       1
I__909/I                                                                          InMux                          0             24777  -14020  RISE       1
I__909/O                                                                          InMux                        259             25036  -14020  RISE       1
un1_visibley_if_generate_plus_mult1_un75_sum_cry_6_c_inv_LC_11_3_4/in3            LogicCell40_SEQ_MODE_0000      0             25036  -14020  RISE       1
un1_visibley_if_generate_plus_mult1_un75_sum_cry_6_c_inv_LC_11_3_4/lcout          LogicCell40_SEQ_MODE_0000    316             25352  -14020  RISE       1
I__849/I                                                                          LocalMux                       0             25352  -14020  RISE       1
I__849/O                                                                          LocalMux                     330             25681  -14020  RISE       1
I__850/I                                                                          InMux                          0             25681  -14020  RISE       1
I__850/O                                                                          InMux                        259             25941  -14020  RISE       1
I__851/I                                                                          CascadeMux                     0             25941  -14020  RISE       1
I__851/O                                                                          CascadeMux                     0             25941  -14020  RISE       1
un1_visibley_if_generate_plus_mult1_un75_sum_cry_6_c_inv_LC_11_3_4/in2            LogicCell40_SEQ_MODE_0000      0             25941  -14020  RISE       1
un1_visibley_if_generate_plus_mult1_un75_sum_cry_6_c_inv_LC_11_3_4/carryout       LogicCell40_SEQ_MODE_0000    231             26172  -14020  RISE       1
I__848/I                                                                          InMux                          0             26172  -14020  RISE       1
I__848/O                                                                          InMux                        259             26432  -14020  RISE       1
un1_visibley_if_generate_plus_mult1_un75_sum_cry_6_c_RNICMDG11_LC_11_3_5/in3      LogicCell40_SEQ_MODE_0000      0             26432  -14020  RISE       1
un1_visibley_if_generate_plus_mult1_un75_sum_cry_6_c_RNICMDG11_LC_11_3_5/ltout    LogicCell40_SEQ_MODE_0000    274             26705  -14020  FALL       1
I__841/I                                                                          CascadeMux                     0             26705  -14020  FALL       1
I__841/O                                                                          CascadeMux                     0             26705  -14020  FALL       1
Pixel_1_RNO_8_LC_11_3_6/in2                                                       LogicCell40_SEQ_MODE_0000      0             26705  -14020  FALL       1
Pixel_1_RNO_8_LC_11_3_6/lcout                                                     LogicCell40_SEQ_MODE_0000    379             27084  -14020  RISE       1
I__835/I                                                                          LocalMux                       0             27084  -14020  RISE       1
I__835/O                                                                          LocalMux                     330             27414  -14020  RISE       1
I__836/I                                                                          InMux                          0             27414  -14020  RISE       1
I__836/O                                                                          InMux                        259             27673  -14020  RISE       1
Pixel_1_RNO_3_LC_11_2_4/in3                                                       LogicCell40_SEQ_MODE_0000      0             27673  -14020  RISE       1
Pixel_1_RNO_3_LC_11_2_4/ltout                                                     LogicCell40_SEQ_MODE_0000    267             27940  -14020  RISE       1
I__686/I                                                                          CascadeMux                     0             27940  -14020  RISE       1
I__686/O                                                                          CascadeMux                     0             27940  -14020  RISE       1
Pixel_1_LC_11_2_5/in2                                                             LogicCell40_SEQ_MODE_1000      0             27940  -14020  RISE       1

Capture Clock Path
pin name                                                                 model name                          delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
Clock12MHz                                                               SimpleVGA                               0                 0  RISE       1
Clock12MHz_ibuf_iopad/PACKAGEPIN:in                                      IO_PAD                                  0                 0  RISE       1
Clock12MHz_ibuf_iopad/DOUT                                               IO_PAD                                510               510  RISE       1
Clock12MHz_ibuf_preio/PADIN                                              PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
Clock12MHz_ibuf_preio/DIN0                                               PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__183/I                                                                 Odrv4                                   0              1127  RISE       1
I__183/O                                                                 Odrv4                                 351              1478  RISE       1
I__184/I                                                                 IoSpan4Mux                              0              1478  RISE       1
I__184/O                                                                 IoSpan4Mux                            288              1765  RISE       1
I__185/I                                                                 LocalMux                                0              1765  RISE       1
I__185/O                                                                 LocalMux                              330              2095  RISE       1
I__186/I                                                                 IoInMux                                 0              2095  RISE       1
I__186/O                                                                 IoInMux                               259              2355  RISE       1
VGAClock.PixelClock_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
VGAClock.PixelClock_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
VGAClock.PixelClock_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--VGAClock.PixelClock_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__187/I                                                                 Odrv12                                  0              4978  RISE       1
I__187/O                                                                 Odrv12                                491              5469  RISE       1
I__188/I                                                                 Sp12to4                                 0              5469  RISE       1
I__188/O                                                                 Sp12to4                               428              5896  RISE       1
I__189/I                                                                 Span4Mux_h                              0              5896  RISE       1
I__189/O                                                                 Span4Mux_h                            302              6198  RISE       1
I__190/I                                                                 Span4Mux_s1_h                           0              6198  RISE       1
I__190/O                                                                 Span4Mux_s1_h                         175              6373  RISE       1
I__191/I                                                                 LocalMux                                0              6373  RISE       1
I__191/O                                                                 LocalMux                              330              6703  RISE       1
I__192/I                                                                 IoInMux                                 0              6703  RISE       1
I__192/O                                                                 IoInMux                               259              6962  RISE       1
VGAClock.PLLOUTCORE_derived_clock_RNIE579/USERSIGNALTOGLOBALBUFFER       ICE_GB                                  0              6962  RISE       1
VGAClock.PLLOUTCORE_derived_clock_RNIE579/GLOBALBUFFEROUTPUT             ICE_GB                                617              7580  RISE      23
I__662/I                                                                 gio2CtrlBuf                             0              7580  RISE       1
I__662/O                                                                 gio2CtrlBuf                             0              7580  RISE       1
I__663/I                                                                 GlobalMux                               0              7580  RISE       1
I__663/O                                                                 GlobalMux                             154              7734  RISE       1
I__671/I                                                                 ClkMux                                  0              7734  RISE       1
I__671/O                                                                 ClkMux                                309              8042  RISE       1
Pixel_1_LC_11_2_5/clk                                                    LogicCell40_SEQ_MODE_1000               0              8042  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (VGAClock.PixelClock_inst/PLLOUTCORE:R vs. VGAClock.PixelClock_inst/PLLOUTCORE:R)
***************************************************************************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : beamY_0_LC_9_6_0/lcout
Path End         : Pixel_1_LC_11_2_5/in2
Capture Clock    : Pixel_1_LC_11_2_5/clk
Setup Constraint : 6249p
Path slack       : -14020p

Capture Clock Arrival Time (VGAClock.PixelClock_inst/PLLOUTCORE:R#2)    6249
+ Master Clock Source Latency                                              0
+ Capture Clock Path Delay                                              8042
- Setup Time                                                            -372
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         13919

Launch Clock Arrival Time (VGAClock.PixelClock_inst/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                             0
+ Launch Clock Path Delay                                              8042
+ Clock To Q                                                            540
+ Data Path Delay                                                     19358
-------------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                         27940
 
Launch Clock Path
pin name                                                                 model name                          delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
Clock12MHz                                                               SimpleVGA                               0                 0  RISE       1
Clock12MHz_ibuf_iopad/PACKAGEPIN:in                                      IO_PAD                                  0                 0  RISE       1
Clock12MHz_ibuf_iopad/DOUT                                               IO_PAD                                510               510  RISE       1
Clock12MHz_ibuf_preio/PADIN                                              PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
Clock12MHz_ibuf_preio/DIN0                                               PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__183/I                                                                 Odrv4                                   0              1127  RISE       1
I__183/O                                                                 Odrv4                                 351              1478  RISE       1
I__184/I                                                                 IoSpan4Mux                              0              1478  RISE       1
I__184/O                                                                 IoSpan4Mux                            288              1765  RISE       1
I__185/I                                                                 LocalMux                                0              1765  RISE       1
I__185/O                                                                 LocalMux                              330              2095  RISE       1
I__186/I                                                                 IoInMux                                 0              2095  RISE       1
I__186/O                                                                 IoInMux                               259              2355  RISE       1
VGAClock.PixelClock_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
VGAClock.PixelClock_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
VGAClock.PixelClock_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--VGAClock.PixelClock_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__187/I                                                                 Odrv12                                  0              4978  RISE       1
I__187/O                                                                 Odrv12                                491              5469  RISE       1
I__188/I                                                                 Sp12to4                                 0              5469  RISE       1
I__188/O                                                                 Sp12to4                               428              5896  RISE       1
I__189/I                                                                 Span4Mux_h                              0              5896  RISE       1
I__189/O                                                                 Span4Mux_h                            302              6198  RISE       1
I__190/I                                                                 Span4Mux_s1_h                           0              6198  RISE       1
I__190/O                                                                 Span4Mux_s1_h                         175              6373  RISE       1
I__191/I                                                                 LocalMux                                0              6373  RISE       1
I__191/O                                                                 LocalMux                              330              6703  RISE       1
I__192/I                                                                 IoInMux                                 0              6703  RISE       1
I__192/O                                                                 IoInMux                               259              6962  RISE       1
VGAClock.PLLOUTCORE_derived_clock_RNIE579/USERSIGNALTOGLOBALBUFFER       ICE_GB                                  0              6962  RISE       1
VGAClock.PLLOUTCORE_derived_clock_RNIE579/GLOBALBUFFEROUTPUT             ICE_GB                                617              7580  RISE      23
I__662/I                                                                 gio2CtrlBuf                             0              7580  RISE       1
I__662/O                                                                 gio2CtrlBuf                             0              7580  RISE       1
I__663/I                                                                 GlobalMux                               0              7580  RISE       1
I__663/O                                                                 GlobalMux                             154              7734  RISE       1
I__667/I                                                                 ClkMux                                  0              7734  RISE       1
I__667/O                                                                 ClkMux                                309              8042  RISE       1
beamY_0_LC_9_6_0/clk                                                     LogicCell40_SEQ_MODE_1000               0              8042  RISE       1

Data path
pin name                                                                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
beamY_0_LC_9_6_0/lcout                                                            LogicCell40_SEQ_MODE_1000    540              8582  -14020  RISE       5
I__620/I                                                                          LocalMux                       0              8582  -14020  RISE       1
I__620/O                                                                          LocalMux                     330              8912  -14020  RISE       1
I__624/I                                                                          InMux                          0              8912  -14020  RISE       1
I__624/O                                                                          InMux                        259              9172  -14020  RISE       1
I__629/I                                                                          CascadeMux                     0              9172  -14020  RISE       1
I__629/O                                                                          CascadeMux                     0              9172  -14020  RISE       1
un5_visibley_cry_0_c_LC_9_7_0/in2                                                 LogicCell40_SEQ_MODE_0000      0              9172  -14020  RISE       1
un5_visibley_cry_0_c_LC_9_7_0/carryout                                            LogicCell40_SEQ_MODE_0000    231              9403  -14020  RISE       2
un5_visibley_cry_0_c_RNIJVSB_LC_9_7_1/carryin                                     LogicCell40_SEQ_MODE_0000      0              9403  -14020  RISE       1
un5_visibley_cry_0_c_RNIJVSB_LC_9_7_1/carryout                                    LogicCell40_SEQ_MODE_0000    126              9529  -14020  RISE       2
un5_visibley_cry_1_c_RNIL2UB_LC_9_7_2/carryin                                     LogicCell40_SEQ_MODE_0000      0              9529  -14020  RISE       1
un5_visibley_cry_1_c_RNIL2UB_LC_9_7_2/carryout                                    LogicCell40_SEQ_MODE_0000    126              9656  -14020  RISE       2
un5_visibley_cry_2_c_RNIN5VB_LC_9_7_3/carryin                                     LogicCell40_SEQ_MODE_0000      0              9656  -14020  RISE       1
un5_visibley_cry_2_c_RNIN5VB_LC_9_7_3/carryout                                    LogicCell40_SEQ_MODE_0000    126              9782  -14020  RISE       2
un5_visibley_cry_3_c_RNIP80C_LC_9_7_4/carryin                                     LogicCell40_SEQ_MODE_0000      0              9782  -14020  RISE       1
un5_visibley_cry_3_c_RNIP80C_LC_9_7_4/carryout                                    LogicCell40_SEQ_MODE_0000    126              9908  -14020  RISE       2
un5_visibley_cry_4_c_RNIRB1C_LC_9_7_5/carryin                                     LogicCell40_SEQ_MODE_0000      0              9908  -14020  RISE       1
un5_visibley_cry_4_c_RNIRB1C_LC_9_7_5/carryout                                    LogicCell40_SEQ_MODE_0000    126             10034  -14020  RISE       2
un5_visibley_cry_5_c_RNITE2C_LC_9_7_6/carryin                                     LogicCell40_SEQ_MODE_0000      0             10034  -14020  RISE       1
un5_visibley_cry_5_c_RNITE2C_LC_9_7_6/carryout                                    LogicCell40_SEQ_MODE_0000    126             10161  -14020  RISE       2
un5_visibley_cry_6_c_RNIVH3C_LC_9_7_7/carryin                                     LogicCell40_SEQ_MODE_0000      0             10161  -14020  RISE       1
un5_visibley_cry_6_c_RNIVH3C_LC_9_7_7/carryout                                    LogicCell40_SEQ_MODE_0000    126             10287  -14020  RISE       1
IN_MUX_bfv_9_8_0_/carryinitin                                                     ICE_CARRY_IN_MUX               0             10287  -14020  RISE       1
IN_MUX_bfv_9_8_0_/carryinitout                                                    ICE_CARRY_IN_MUX             196             10483  -14020  RISE       2
un5_visibley_cry_7_c_RNI1L4C_LC_9_8_0/carryin                                     LogicCell40_SEQ_MODE_0000      0             10483  -14020  RISE       1
un5_visibley_cry_7_c_RNI1L4C_LC_9_8_0/carryout                                    LogicCell40_SEQ_MODE_0000    126             10609  -14020  RISE       1
I__699/I                                                                          InMux                          0             10609  -14020  RISE       1
I__699/O                                                                          InMux                        259             10869  -14020  RISE       1
un5_visibley_cry_8_c_RNI3O5C_LC_9_8_1/in3                                         LogicCell40_SEQ_MODE_0000      0             10869  -14020  RISE       1
un5_visibley_cry_8_c_RNI3O5C_LC_9_8_1/lcout                                       LogicCell40_SEQ_MODE_0000    316             11184  -14020  RISE       2
I__694/I                                                                          Odrv4                          0             11184  -14020  RISE       1
I__694/O                                                                          Odrv4                        351             11535  -14020  RISE       1
I__695/I                                                                          LocalMux                       0             11535  -14020  RISE       1
I__695/O                                                                          LocalMux                     330             11865  -14020  RISE       1
I__696/I                                                                          InMux                          0             11865  -14020  RISE       1
I__696/O                                                                          InMux                        259             12124  -14020  RISE       1
un5_visibley_cry_8_c_RNI3O5C_0_LC_8_6_7/in3                                       LogicCell40_SEQ_MODE_0000      0             12124  -14020  RISE       1
un5_visibley_cry_8_c_RNI3O5C_0_LC_8_6_7/lcout                                     LogicCell40_SEQ_MODE_0000    316             12440  -14020  RISE       1
I__377/I                                                                          LocalMux                       0             12440  -14020  RISE       1
I__377/O                                                                          LocalMux                     330             12770  -14020  RISE       1
I__378/I                                                                          InMux                          0             12770  -14020  RISE       1
I__378/O                                                                          InMux                        259             13029  -14020  RISE       1
I__379/I                                                                          CascadeMux                     0             13029  -14020  RISE       1
I__379/O                                                                          CascadeMux                     0             13029  -14020  RISE       1
un1_visibley_if_generate_plus_mult1_un33_sum_cry_2_c_RNILH0I_LC_8_6_1/in2         LogicCell40_SEQ_MODE_0000      0             13029  -14020  RISE       1
un1_visibley_if_generate_plus_mult1_un33_sum_cry_2_c_RNILH0I_LC_8_6_1/carryout    LogicCell40_SEQ_MODE_0000    231             13260  -14020  RISE       2
un1_visibley_if_generate_plus_mult1_un33_sum_cry_3_c_RNIMJ1I_LC_8_6_2/carryin     LogicCell40_SEQ_MODE_0000      0             13260  -14020  RISE       1
un1_visibley_if_generate_plus_mult1_un33_sum_cry_3_c_RNIMJ1I_LC_8_6_2/carryout    LogicCell40_SEQ_MODE_0000    126             13387  -14020  RISE       1
I__339/I                                                                          InMux                          0             13387  -14020  RISE       1
I__339/O                                                                          InMux                        259             13646  -14020  RISE       1
un1_visibley_if_generate_plus_mult1_un33_sum_cry_5_THRU_LUT4_0_LC_8_6_3/in3       LogicCell40_SEQ_MODE_0000      0             13646  -14020  RISE       1
un1_visibley_if_generate_plus_mult1_un33_sum_cry_5_THRU_LUT4_0_LC_8_6_3/ltout     LogicCell40_SEQ_MODE_0000    274             13920  -14020  FALL       1
I__391/I                                                                          CascadeMux                     0             13920  -14020  FALL       1
I__391/O                                                                          CascadeMux                     0             13920  -14020  FALL       1
un1_visibley_if_generate_plus_mult1_un40_sum_cry_6_c_inv_LC_8_6_4/in2             LogicCell40_SEQ_MODE_0000      0             13920  -14020  FALL       1
un1_visibley_if_generate_plus_mult1_un40_sum_cry_6_c_inv_LC_8_6_4/lcout           LogicCell40_SEQ_MODE_0000    379             14298  -14020  RISE       3
I__384/I                                                                          LocalMux                       0             14298  -14020  RISE       1
I__384/O                                                                          LocalMux                     330             14628  -14020  RISE       1
I__387/I                                                                          InMux                          0             14628  -14020  RISE       1
I__387/O                                                                          InMux                        259             14888  -14020  RISE       1
I__390/I                                                                          CascadeMux                     0             14888  -14020  RISE       1
I__390/O                                                                          CascadeMux                     0             14888  -14020  RISE       1
un1_visibley_if_generate_plus_mult1_un40_sum_cry_5_THRU_LUT4_0_LC_7_5_4/in2       LogicCell40_SEQ_MODE_0000      0             14888  -14020  RISE       1
un1_visibley_if_generate_plus_mult1_un40_sum_cry_5_THRU_LUT4_0_LC_7_5_4/carryout  LogicCell40_SEQ_MODE_0000    231             15119  -14020  RISE       1
I__229/I                                                                          InMux                          0             15119  -14020  RISE       1
I__229/O                                                                          InMux                        259             15379  -14020  RISE       1
un1_visibley_if_generate_plus_mult1_un40_sum_cry_6_c_RNI883I_LC_7_5_5/in3         LogicCell40_SEQ_MODE_0000      0             15379  -14020  RISE       1
un1_visibley_if_generate_plus_mult1_un40_sum_cry_6_c_RNI883I_LC_7_5_5/lcout       LogicCell40_SEQ_MODE_0000    316             15694  -14020  RISE       4
I__347/I                                                                          LocalMux                       0             15694  -14020  RISE       1
I__347/O                                                                          LocalMux                     330             16024  -14020  RISE       1
I__348/I                                                                          InMux                          0             16024  -14020  RISE       1
I__348/O                                                                          InMux                        259             16283  -14020  RISE       1
I__352/I                                                                          CascadeMux                     0             16283  -14020  RISE       1
I__352/O                                                                          CascadeMux                     0             16283  -14020  RISE       1
un1_visibley_if_generate_plus_mult1_un40_sum_sbtinv_RNI453A1_LC_8_5_1/in2         LogicCell40_SEQ_MODE_0000      0             16283  -14020  RISE       1
un1_visibley_if_generate_plus_mult1_un40_sum_sbtinv_RNI453A1_LC_8_5_1/carryout    LogicCell40_SEQ_MODE_0000    231             16515  -14020  RISE       2
un1_visibley_if_generate_plus_mult1_un47_sum_cry_3_c_RNIHOTO1_LC_8_5_2/carryin    LogicCell40_SEQ_MODE_0000      0             16515  -14020  RISE       1
un1_visibley_if_generate_plus_mult1_un47_sum_cry_3_c_RNIHOTO1_LC_8_5_2/carryout   LogicCell40_SEQ_MODE_0000    126             16641  -14020  RISE       2
un1_visibley_if_generate_plus_mult1_un47_sum_cry_4_c_RNI7PRU1_LC_8_5_3/carryin    LogicCell40_SEQ_MODE_0000      0             16641  -14020  RISE       1
un1_visibley_if_generate_plus_mult1_un47_sum_cry_4_c_RNI7PRU1_LC_8_5_3/carryout   LogicCell40_SEQ_MODE_0000    126             16767  -14020  RISE       2
un1_visibley_if_generate_plus_mult1_un47_sum_cry_5_c_RNI894A4_LC_8_5_4/carryin    LogicCell40_SEQ_MODE_0000      0             16767  -14020  RISE       1
un1_visibley_if_generate_plus_mult1_un47_sum_cry_5_c_RNI894A4_LC_8_5_4/carryout   LogicCell40_SEQ_MODE_0000    126             16893  -14020  RISE       1
I__346/I                                                                          InMux                          0             16893  -14020  RISE       1
I__346/O                                                                          InMux                        259             17153  -14020  RISE       1
un1_visibley_if_generate_plus_mult1_un47_sum_cry_6_c_RNIMFVC1_LC_8_5_5/in3        LogicCell40_SEQ_MODE_0000      0             17153  -14020  RISE       1
un1_visibley_if_generate_plus_mult1_un47_sum_cry_6_c_RNIMFVC1_LC_8_5_5/lcout      LogicCell40_SEQ_MODE_0000    316             17469  -14020  RISE       5
I__550/I                                                                          LocalMux                       0             17469  -14020  RISE       1
I__550/O                                                                          LocalMux                     330             17798  -14020  RISE       1
I__552/I                                                                          InMux                          0             17798  -14020  RISE       1
I__552/O                                                                          InMux                        259             18058  -14020  RISE       1
un1_visibley_if_generate_plus_mult1_un47_sum_cry_6_c_RNIMFVC1_0_LC_9_4_6/in3      LogicCell40_SEQ_MODE_0000      0             18058  -14020  RISE       1
un1_visibley_if_generate_plus_mult1_un47_sum_cry_6_c_RNIMFVC1_0_LC_9_4_6/lcout    LogicCell40_SEQ_MODE_0000    316             18373  -14020  RISE       1
I__547/I                                                                          LocalMux                       0             18373  -14020  RISE       1
I__547/O                                                                          LocalMux                     330             18703  -14020  RISE       1
I__548/I                                                                          InMux                          0             18703  -14020  RISE       1
I__548/O                                                                          InMux                        259             18962  -14020  RISE       1
I__549/I                                                                          CascadeMux                     0             18962  -14020  RISE       1
I__549/O                                                                          CascadeMux                     0             18962  -14020  RISE       1
un1_visibley_if_generate_plus_mult1_un54_sum_cry_5_c_RNIMVQV7_LC_9_4_4/in2        LogicCell40_SEQ_MODE_0000      0             18962  -14020  RISE       1
un1_visibley_if_generate_plus_mult1_un54_sum_cry_5_c_RNIMVQV7_LC_9_4_4/carryout   LogicCell40_SEQ_MODE_0000    231             19194  -14020  RISE       1
I__559/I                                                                          InMux                          0             19194  -14020  RISE       1
I__559/O                                                                          InMux                        259             19453  -14020  RISE       1
un1_visibley_if_generate_plus_mult1_un54_sum_cry_6_c_RNI1H2F4_LC_9_4_5/in3        LogicCell40_SEQ_MODE_0000      0             19453  -14020  RISE       1
un1_visibley_if_generate_plus_mult1_un54_sum_cry_6_c_RNI1H2F4_LC_9_4_5/lcout      LogicCell40_SEQ_MODE_0000    316             19769  -14020  RISE       5
I__863/I                                                                          Odrv4                          0             19769  -14020  RISE       1
I__863/O                                                                          Odrv4                        351             20120  -14020  RISE       1
I__865/I                                                                          LocalMux                       0             20120  -14020  RISE       1
I__865/O                                                                          LocalMux                     330             20449  -14020  RISE       1
I__867/I                                                                          InMux                          0             20449  -14020  RISE       1
I__867/O                                                                          InMux                        259             20709  -14020  RISE       1
un1_visibley_if_generate_plus_mult1_un54_sum_cry_6_c_RNI1H2F4_0_LC_11_4_7/in3     LogicCell40_SEQ_MODE_0000      0             20709  -14020  RISE       1
un1_visibley_if_generate_plus_mult1_un54_sum_cry_6_c_RNI1H2F4_0_LC_11_4_7/lcout   LogicCell40_SEQ_MODE_0000    316             21024  -14020  RISE       1
I__860/I                                                                          LocalMux                       0             21024  -14020  RISE       1
I__860/O                                                                          LocalMux                     330             21354  -14020  RISE       1
I__861/I                                                                          InMux                          0             21354  -14020  RISE       1
I__861/O                                                                          InMux                        259             21613  -14020  RISE       1
I__862/I                                                                          CascadeMux                     0             21613  -14020  RISE       1
I__862/O                                                                          CascadeMux                     0             21613  -14020  RISE       1
un1_visibley_if_generate_plus_mult1_un61_sum_cry_5_c_RNI2S0GG_LC_11_4_4/in2       LogicCell40_SEQ_MODE_0000      0             21613  -14020  RISE       1
un1_visibley_if_generate_plus_mult1_un61_sum_cry_5_c_RNI2S0GG_LC_11_4_4/carryout  LogicCell40_SEQ_MODE_0000    231             21845  -14020  RISE       1
I__873/I                                                                          InMux                          0             21845  -14020  RISE       1
I__873/O                                                                          InMux                        259             22104  -14020  RISE       1
un1_visibley_if_generate_plus_mult1_un61_sum_cry_6_c_RNIDG0B8_LC_11_4_5/in3       LogicCell40_SEQ_MODE_0000      0             22104  -14020  RISE       1
un1_visibley_if_generate_plus_mult1_un61_sum_cry_6_c_RNIDG0B8_LC_11_4_5/lcout     LogicCell40_SEQ_MODE_0000    316             22420  -14020  RISE       4
I__934/I                                                                          LocalMux                       0             22420  -14020  RISE       1
I__934/O                                                                          LocalMux                     330             22750  -14020  RISE       1
I__936/I                                                                          InMux                          0             22750  -14020  RISE       1
I__936/O                                                                          InMux                        259             23009  -14020  RISE       1
un1_visibley_if_generate_plus_mult1_un61_sum_cry_5_c_RNI2S0GG_LC_11_4_4/in0       LogicCell40_SEQ_MODE_0000      0             23009  -14020  RISE       1
un1_visibley_if_generate_plus_mult1_un61_sum_cry_5_c_RNI2S0GG_LC_11_4_4/lcout     LogicCell40_SEQ_MODE_0000    449             23458  -14020  RISE       1
I__917/I                                                                          LocalMux                       0             23458  -14020  RISE       1
I__917/O                                                                          LocalMux                     330             23788  -14020  RISE       1
I__918/I                                                                          InMux                          0             23788  -14020  RISE       1
I__918/O                                                                          InMux                        259             24047  -14020  RISE       1
un1_visibley_if_generate_plus_mult1_un68_sum_cry_6_c_RNI01NTG_LC_12_4_5/in1       LogicCell40_SEQ_MODE_0000      0             24047  -14020  RISE       1
un1_visibley_if_generate_plus_mult1_un68_sum_cry_6_c_RNI01NTG_LC_12_4_5/lcout     LogicCell40_SEQ_MODE_0000    400             24447  -14020  RISE       5
I__907/I                                                                          LocalMux                       0             24447  -14020  RISE       1
I__907/O                                                                          LocalMux                     330             24777  -14020  RISE       1
I__909/I                                                                          InMux                          0             24777  -14020  RISE       1
I__909/O                                                                          InMux                        259             25036  -14020  RISE       1
un1_visibley_if_generate_plus_mult1_un75_sum_cry_6_c_inv_LC_11_3_4/in3            LogicCell40_SEQ_MODE_0000      0             25036  -14020  RISE       1
un1_visibley_if_generate_plus_mult1_un75_sum_cry_6_c_inv_LC_11_3_4/lcout          LogicCell40_SEQ_MODE_0000    316             25352  -14020  RISE       1
I__849/I                                                                          LocalMux                       0             25352  -14020  RISE       1
I__849/O                                                                          LocalMux                     330             25681  -14020  RISE       1
I__850/I                                                                          InMux                          0             25681  -14020  RISE       1
I__850/O                                                                          InMux                        259             25941  -14020  RISE       1
I__851/I                                                                          CascadeMux                     0             25941  -14020  RISE       1
I__851/O                                                                          CascadeMux                     0             25941  -14020  RISE       1
un1_visibley_if_generate_plus_mult1_un75_sum_cry_6_c_inv_LC_11_3_4/in2            LogicCell40_SEQ_MODE_0000      0             25941  -14020  RISE       1
un1_visibley_if_generate_plus_mult1_un75_sum_cry_6_c_inv_LC_11_3_4/carryout       LogicCell40_SEQ_MODE_0000    231             26172  -14020  RISE       1
I__848/I                                                                          InMux                          0             26172  -14020  RISE       1
I__848/O                                                                          InMux                        259             26432  -14020  RISE       1
un1_visibley_if_generate_plus_mult1_un75_sum_cry_6_c_RNICMDG11_LC_11_3_5/in3      LogicCell40_SEQ_MODE_0000      0             26432  -14020  RISE       1
un1_visibley_if_generate_plus_mult1_un75_sum_cry_6_c_RNICMDG11_LC_11_3_5/ltout    LogicCell40_SEQ_MODE_0000    274             26705  -14020  FALL       1
I__841/I                                                                          CascadeMux                     0             26705  -14020  FALL       1
I__841/O                                                                          CascadeMux                     0             26705  -14020  FALL       1
Pixel_1_RNO_8_LC_11_3_6/in2                                                       LogicCell40_SEQ_MODE_0000      0             26705  -14020  FALL       1
Pixel_1_RNO_8_LC_11_3_6/lcout                                                     LogicCell40_SEQ_MODE_0000    379             27084  -14020  RISE       1
I__835/I                                                                          LocalMux                       0             27084  -14020  RISE       1
I__835/O                                                                          LocalMux                     330             27414  -14020  RISE       1
I__836/I                                                                          InMux                          0             27414  -14020  RISE       1
I__836/O                                                                          InMux                        259             27673  -14020  RISE       1
Pixel_1_RNO_3_LC_11_2_4/in3                                                       LogicCell40_SEQ_MODE_0000      0             27673  -14020  RISE       1
Pixel_1_RNO_3_LC_11_2_4/ltout                                                     LogicCell40_SEQ_MODE_0000    267             27940  -14020  RISE       1
I__686/I                                                                          CascadeMux                     0             27940  -14020  RISE       1
I__686/O                                                                          CascadeMux                     0             27940  -14020  RISE       1
Pixel_1_LC_11_2_5/in2                                                             LogicCell40_SEQ_MODE_1000      0             27940  -14020  RISE       1

Capture Clock Path
pin name                                                                 model name                          delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
Clock12MHz                                                               SimpleVGA                               0                 0  RISE       1
Clock12MHz_ibuf_iopad/PACKAGEPIN:in                                      IO_PAD                                  0                 0  RISE       1
Clock12MHz_ibuf_iopad/DOUT                                               IO_PAD                                510               510  RISE       1
Clock12MHz_ibuf_preio/PADIN                                              PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
Clock12MHz_ibuf_preio/DIN0                                               PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__183/I                                                                 Odrv4                                   0              1127  RISE       1
I__183/O                                                                 Odrv4                                 351              1478  RISE       1
I__184/I                                                                 IoSpan4Mux                              0              1478  RISE       1
I__184/O                                                                 IoSpan4Mux                            288              1765  RISE       1
I__185/I                                                                 LocalMux                                0              1765  RISE       1
I__185/O                                                                 LocalMux                              330              2095  RISE       1
I__186/I                                                                 IoInMux                                 0              2095  RISE       1
I__186/O                                                                 IoInMux                               259              2355  RISE       1
VGAClock.PixelClock_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
VGAClock.PixelClock_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
VGAClock.PixelClock_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--VGAClock.PixelClock_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__187/I                                                                 Odrv12                                  0              4978  RISE       1
I__187/O                                                                 Odrv12                                491              5469  RISE       1
I__188/I                                                                 Sp12to4                                 0              5469  RISE       1
I__188/O                                                                 Sp12to4                               428              5896  RISE       1
I__189/I                                                                 Span4Mux_h                              0              5896  RISE       1
I__189/O                                                                 Span4Mux_h                            302              6198  RISE       1
I__190/I                                                                 Span4Mux_s1_h                           0              6198  RISE       1
I__190/O                                                                 Span4Mux_s1_h                         175              6373  RISE       1
I__191/I                                                                 LocalMux                                0              6373  RISE       1
I__191/O                                                                 LocalMux                              330              6703  RISE       1
I__192/I                                                                 IoInMux                                 0              6703  RISE       1
I__192/O                                                                 IoInMux                               259              6962  RISE       1
VGAClock.PLLOUTCORE_derived_clock_RNIE579/USERSIGNALTOGLOBALBUFFER       ICE_GB                                  0              6962  RISE       1
VGAClock.PLLOUTCORE_derived_clock_RNIE579/GLOBALBUFFEROUTPUT             ICE_GB                                617              7580  RISE      23
I__662/I                                                                 gio2CtrlBuf                             0              7580  RISE       1
I__662/O                                                                 gio2CtrlBuf                             0              7580  RISE       1
I__663/I                                                                 GlobalMux                               0              7580  RISE       1
I__663/O                                                                 GlobalMux                             154              7734  RISE       1
I__671/I                                                                 ClkMux                                  0              7734  RISE       1
I__671/O                                                                 ClkMux                                309              8042  RISE       1
Pixel_1_LC_11_2_5/clk                                                    LogicCell40_SEQ_MODE_1000               0              8042  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 


##################################################################### 
                    6::Path Details for DataSheet
===================================================================== 


          6.2::Clock to Out Path Details
--------------------------------------------------

     6.2.1::Path details for port: HSync
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : HSync
Clock Port         : Clock12MHz
Clock Reference    : VGAClock.PixelClock_inst/PLLOUTCORE:R
Clock to Out Delay : 13848


Launch Clock Path Delay        8042
+ Clock To Q Delay              540
+ Data Path Delay              5266
---------------------------- ------
Clock To Out Delay            13848

Launch Clock Path
pin name                                                                     model name                          delay  cummulative delay  edge  Fanout  
---------------------------------------------------------------------------  ----------------------------------  -----  -----------------  ----  ------  
Clock12MHz                                                                   SimpleVGA                           0      0                  RISE  1       
Clock12MHz_ibuf_iopad/PACKAGEPIN:in                                          IO_PAD                              0      0                  RISE  1       
Clock12MHz_ibuf_iopad/DOUT                                                   IO_PAD                              510    510                RISE  1       
Clock12MHz_ibuf_preio/PADIN                                                  PRE_IO_PIN_TYPE_000001              0      510                RISE  1       
Clock12MHz_ibuf_preio/DIN0                                                   PRE_IO_PIN_TYPE_000001              617    1127               RISE  1       
I__183/I                                                                     Odrv4                               0      1127               RISE  1       
I__183/O                                                                     Odrv4                               351    1478               RISE  1       
I__184/I                                                                     IoSpan4Mux                          0      1478               RISE  1       
I__184/O                                                                     IoSpan4Mux                          288    1765               RISE  1       
I__185/I                                                                     LocalMux                            0      1765               RISE  1       
I__185/O                                                                     LocalMux                            330    2095               RISE  1       
I__186/I                                                                     IoInMux                             0      2095               RISE  1       
I__186/O                                                                     IoInMux                             259    2355               RISE  1       
VGAClock.PixelClock_inst/REFERENCECLK                                        SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      2355               RISE  1       
VGAClock.PixelClock_inst/PLLOUTCORE                                          SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  2623   4978                             
VGAClock.PixelClock_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      4978               RISE  1       
--VGAClock.PixelClock_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      N/A                              
I__187/I                                                                     Odrv12                              0      4978               RISE  1       
I__187/O                                                                     Odrv12                              491    5469               RISE  1       
I__188/I                                                                     Sp12to4                             0      5469               RISE  1       
I__188/O                                                                     Sp12to4                             428    5896               RISE  1       
I__189/I                                                                     Span4Mux_h                          0      5896               RISE  1       
I__189/O                                                                     Span4Mux_h                          302    6198               RISE  1       
I__190/I                                                                     Span4Mux_s1_h                       0      6198               RISE  1       
I__190/O                                                                     Span4Mux_s1_h                       175    6373               RISE  1       
I__191/I                                                                     LocalMux                            0      6373               RISE  1       
I__191/O                                                                     LocalMux                            330    6703               RISE  1       
I__192/I                                                                     IoInMux                             0      6703               RISE  1       
I__192/O                                                                     IoInMux                             259    6962               RISE  1       
VGAClock.PLLOUTCORE_derived_clock_RNIE579/USERSIGNALTOGLOBALBUFFER           ICE_GB                              0      6962               RISE  1       
VGAClock.PLLOUTCORE_derived_clock_RNIE579/GLOBALBUFFEROUTPUT                 ICE_GB                              617    7580               RISE  23      
I__662/I                                                                     gio2CtrlBuf                         0      7580               RISE  1       
I__662/O                                                                     gio2CtrlBuf                         0      7580               RISE  1       
I__663/I                                                                     GlobalMux                           0      7580               RISE  1       
I__663/O                                                                     GlobalMux                           154    7734               RISE  1       
I__669/I                                                                     ClkMux                              0      7734               RISE  1       
I__669/O                                                                     ClkMux                              309    8042               RISE  1       
HSync_1_LC_9_2_7/clk                                                         LogicCell40_SEQ_MODE_1000           0      8042               RISE  1       

Data Path
pin name                         model name                 delay  cummulative delay  edge  Fanout  
-------------------------------  -------------------------  -----  -----------------  ----  ------  
HSync_1_LC_9_2_7/lcout           LogicCell40_SEQ_MODE_1000  540    8582               RISE  2       
I__487/I                         Odrv4                      0      8582               RISE  1       
I__487/O                         Odrv4                      351    8933               RISE  1       
I__489/I                         LocalMux                   0      8933               RISE  1       
I__489/O                         LocalMux                   330    9263               RISE  1       
I__491/I                         IoInMux                    0      9263               RISE  1       
I__491/O                         IoInMux                    259    9522               RISE  1       
HSync_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      9522               RISE  1       
HSync_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2237   11760              FALL  1       
HSync_obuf_iopad/DIN             IO_PAD                     0      11760              FALL  1       
HSync_obuf_iopad/PACKAGEPIN:out  IO_PAD                     2088   13848              FALL  1       
HSync                            SimpleVGA                  0      13848              FALL  1       

6.2.2::Path details for port: HSyncDebug
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : HSyncDebug
Clock Port         : Clock12MHz
Clock Reference    : VGAClock.PixelClock_inst/PLLOUTCORE:R
Clock to Out Delay : 15173


Launch Clock Path Delay        8042
+ Clock To Q Delay              540
+ Data Path Delay              6591
---------------------------- ------
Clock To Out Delay            15173

Launch Clock Path
pin name                                                                     model name                          delay  cummulative delay  edge  Fanout  
---------------------------------------------------------------------------  ----------------------------------  -----  -----------------  ----  ------  
Clock12MHz                                                                   SimpleVGA                           0      0                  RISE  1       
Clock12MHz_ibuf_iopad/PACKAGEPIN:in                                          IO_PAD                              0      0                  RISE  1       
Clock12MHz_ibuf_iopad/DOUT                                                   IO_PAD                              510    510                RISE  1       
Clock12MHz_ibuf_preio/PADIN                                                  PRE_IO_PIN_TYPE_000001              0      510                RISE  1       
Clock12MHz_ibuf_preio/DIN0                                                   PRE_IO_PIN_TYPE_000001              617    1127               RISE  1       
I__183/I                                                                     Odrv4                               0      1127               RISE  1       
I__183/O                                                                     Odrv4                               351    1478               RISE  1       
I__184/I                                                                     IoSpan4Mux                          0      1478               RISE  1       
I__184/O                                                                     IoSpan4Mux                          288    1765               RISE  1       
I__185/I                                                                     LocalMux                            0      1765               RISE  1       
I__185/O                                                                     LocalMux                            330    2095               RISE  1       
I__186/I                                                                     IoInMux                             0      2095               RISE  1       
I__186/O                                                                     IoInMux                             259    2355               RISE  1       
VGAClock.PixelClock_inst/REFERENCECLK                                        SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      2355               RISE  1       
VGAClock.PixelClock_inst/PLLOUTCORE                                          SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  2623   4978                             
VGAClock.PixelClock_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      4978               RISE  1       
--VGAClock.PixelClock_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      N/A                              
I__187/I                                                                     Odrv12                              0      4978               RISE  1       
I__187/O                                                                     Odrv12                              491    5469               RISE  1       
I__188/I                                                                     Sp12to4                             0      5469               RISE  1       
I__188/O                                                                     Sp12to4                             428    5896               RISE  1       
I__189/I                                                                     Span4Mux_h                          0      5896               RISE  1       
I__189/O                                                                     Span4Mux_h                          302    6198               RISE  1       
I__190/I                                                                     Span4Mux_s1_h                       0      6198               RISE  1       
I__190/O                                                                     Span4Mux_s1_h                       175    6373               RISE  1       
I__191/I                                                                     LocalMux                            0      6373               RISE  1       
I__191/O                                                                     LocalMux                            330    6703               RISE  1       
I__192/I                                                                     IoInMux                             0      6703               RISE  1       
I__192/O                                                                     IoInMux                             259    6962               RISE  1       
VGAClock.PLLOUTCORE_derived_clock_RNIE579/USERSIGNALTOGLOBALBUFFER           ICE_GB                              0      6962               RISE  1       
VGAClock.PLLOUTCORE_derived_clock_RNIE579/GLOBALBUFFEROUTPUT                 ICE_GB                              617    7580               RISE  23      
I__662/I                                                                     gio2CtrlBuf                         0      7580               RISE  1       
I__662/O                                                                     gio2CtrlBuf                         0      7580               RISE  1       
I__663/I                                                                     GlobalMux                           0      7580               RISE  1       
I__663/O                                                                     GlobalMux                           154    7734               RISE  1       
I__669/I                                                                     ClkMux                              0      7734               RISE  1       
I__669/O                                                                     ClkMux                              309    8042               RISE  1       
HSync_1_LC_9_2_7/clk                                                         LogicCell40_SEQ_MODE_1000           0      8042               RISE  1       

Data Path
pin name                              model name                 delay  cummulative delay  edge  Fanout  
------------------------------------  -------------------------  -----  -----------------  ----  ------  
HSync_1_LC_9_2_7/lcout                LogicCell40_SEQ_MODE_1000  540    8582               FALL  2       
I__488/I                              Odrv4                      0      8582               FALL  1       
I__488/O                              Odrv4                      372    8954               FALL  1       
I__490/I                              Span4Mux_v                 0      8954               FALL  1       
I__490/O                              Span4Mux_v                 372    9326               FALL  1       
I__492/I                              Span4Mux_v                 0      9326               FALL  1       
I__492/O                              Span4Mux_v                 372    9698               FALL  1       
I__493/I                              Span4Mux_v                 0      9698               FALL  1       
I__493/O                              Span4Mux_v                 372    10069              FALL  1       
I__494/I                              Span4Mux_s2_v              0      10069              FALL  1       
I__494/O                              Span4Mux_s2_v              252    10322              FALL  1       
I__495/I                              LocalMux                   0      10322              FALL  1       
I__495/O                              LocalMux                   309    10630              FALL  1       
I__496/I                              IoInMux                    0      10630              FALL  1       
I__496/O                              IoInMux                    217    10848              FALL  1       
HSyncDebug_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      10848              FALL  1       
HSyncDebug_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2237   13085              FALL  1       
HSyncDebug_obuf_iopad/DIN             IO_PAD                     0      13085              FALL  1       
HSyncDebug_obuf_iopad/PACKAGEPIN:out  IO_PAD                     2088   15173              FALL  1       
HSyncDebug                            SimpleVGA                  0      15173              FALL  1       

6.2.3::Path details for port: Pixel     
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : Pixel
Clock Port         : Clock12MHz
Clock Reference    : VGAClock.PixelClock_inst/PLLOUTCORE:R
Clock to Out Delay : 14051


Launch Clock Path Delay        8042
+ Clock To Q Delay              540
+ Data Path Delay              5469
---------------------------- ------
Clock To Out Delay            14051

Launch Clock Path
pin name                                                                     model name                          delay  cummulative delay  edge  Fanout  
---------------------------------------------------------------------------  ----------------------------------  -----  -----------------  ----  ------  
Clock12MHz                                                                   SimpleVGA                           0      0                  RISE  1       
Clock12MHz_ibuf_iopad/PACKAGEPIN:in                                          IO_PAD                              0      0                  RISE  1       
Clock12MHz_ibuf_iopad/DOUT                                                   IO_PAD                              510    510                RISE  1       
Clock12MHz_ibuf_preio/PADIN                                                  PRE_IO_PIN_TYPE_000001              0      510                RISE  1       
Clock12MHz_ibuf_preio/DIN0                                                   PRE_IO_PIN_TYPE_000001              617    1127               RISE  1       
I__183/I                                                                     Odrv4                               0      1127               RISE  1       
I__183/O                                                                     Odrv4                               351    1478               RISE  1       
I__184/I                                                                     IoSpan4Mux                          0      1478               RISE  1       
I__184/O                                                                     IoSpan4Mux                          288    1765               RISE  1       
I__185/I                                                                     LocalMux                            0      1765               RISE  1       
I__185/O                                                                     LocalMux                            330    2095               RISE  1       
I__186/I                                                                     IoInMux                             0      2095               RISE  1       
I__186/O                                                                     IoInMux                             259    2355               RISE  1       
VGAClock.PixelClock_inst/REFERENCECLK                                        SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      2355               RISE  1       
VGAClock.PixelClock_inst/PLLOUTCORE                                          SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  2623   4978                             
VGAClock.PixelClock_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      4978               RISE  1       
--VGAClock.PixelClock_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      N/A                              
I__187/I                                                                     Odrv12                              0      4978               RISE  1       
I__187/O                                                                     Odrv12                              491    5469               RISE  1       
I__188/I                                                                     Sp12to4                             0      5469               RISE  1       
I__188/O                                                                     Sp12to4                             428    5896               RISE  1       
I__189/I                                                                     Span4Mux_h                          0      5896               RISE  1       
I__189/O                                                                     Span4Mux_h                          302    6198               RISE  1       
I__190/I                                                                     Span4Mux_s1_h                       0      6198               RISE  1       
I__190/O                                                                     Span4Mux_s1_h                       175    6373               RISE  1       
I__191/I                                                                     LocalMux                            0      6373               RISE  1       
I__191/O                                                                     LocalMux                            330    6703               RISE  1       
I__192/I                                                                     IoInMux                             0      6703               RISE  1       
I__192/O                                                                     IoInMux                             259    6962               RISE  1       
VGAClock.PLLOUTCORE_derived_clock_RNIE579/USERSIGNALTOGLOBALBUFFER           ICE_GB                              0      6962               RISE  1       
VGAClock.PLLOUTCORE_derived_clock_RNIE579/GLOBALBUFFEROUTPUT                 ICE_GB                              617    7580               RISE  23      
I__662/I                                                                     gio2CtrlBuf                         0      7580               RISE  1       
I__662/O                                                                     gio2CtrlBuf                         0      7580               RISE  1       
I__663/I                                                                     GlobalMux                           0      7580               RISE  1       
I__663/O                                                                     GlobalMux                           154    7734               RISE  1       
I__671/I                                                                     ClkMux                              0      7734               RISE  1       
I__671/O                                                                     ClkMux                              309    8042               RISE  1       
Pixel_1_LC_11_2_5/clk                                                        LogicCell40_SEQ_MODE_1000           0      8042               RISE  1       

Data Path
pin name                         model name                 delay  cummulative delay  edge  Fanout  
-------------------------------  -------------------------  -----  -----------------  ----  ------  
Pixel_1_LC_11_2_5/lcout          LogicCell40_SEQ_MODE_1000  540    8582               RISE  2       
I__672/I                         Odrv4                      0      8582               RISE  1       
I__672/O                         Odrv4                      351    8933               RISE  1       
I__674/I                         Span4Mux_s1_v              0      8933               RISE  1       
I__674/O                         Span4Mux_s1_v              203    9137               RISE  1       
I__676/I                         LocalMux                   0      9137               RISE  1       
I__676/O                         LocalMux                   330    9466               RISE  1       
I__678/I                         IoInMux                    0      9466               RISE  1       
I__678/O                         IoInMux                    259    9726               RISE  1       
Pixel_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      9726               RISE  1       
Pixel_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2237   11963              FALL  1       
Pixel_obuf_iopad/DIN             IO_PAD                     0      11963              FALL  1       
Pixel_obuf_iopad/PACKAGEPIN:out  IO_PAD                     2088   14051              FALL  1       
Pixel                            SimpleVGA                  0      14051              FALL  1       

6.2.4::Path details for port: PixelDebug
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : PixelDebug
Clock Port         : Clock12MHz
Clock Reference    : VGAClock.PixelClock_inst/PLLOUTCORE:R
Clock to Out Delay : 14886


Launch Clock Path Delay        8042
+ Clock To Q Delay              540
+ Data Path Delay              6304
---------------------------- ------
Clock To Out Delay            14886

Launch Clock Path
pin name                                                                     model name                          delay  cummulative delay  edge  Fanout  
---------------------------------------------------------------------------  ----------------------------------  -----  -----------------  ----  ------  
Clock12MHz                                                                   SimpleVGA                           0      0                  RISE  1       
Clock12MHz_ibuf_iopad/PACKAGEPIN:in                                          IO_PAD                              0      0                  RISE  1       
Clock12MHz_ibuf_iopad/DOUT                                                   IO_PAD                              510    510                RISE  1       
Clock12MHz_ibuf_preio/PADIN                                                  PRE_IO_PIN_TYPE_000001              0      510                RISE  1       
Clock12MHz_ibuf_preio/DIN0                                                   PRE_IO_PIN_TYPE_000001              617    1127               RISE  1       
I__183/I                                                                     Odrv4                               0      1127               RISE  1       
I__183/O                                                                     Odrv4                               351    1478               RISE  1       
I__184/I                                                                     IoSpan4Mux                          0      1478               RISE  1       
I__184/O                                                                     IoSpan4Mux                          288    1765               RISE  1       
I__185/I                                                                     LocalMux                            0      1765               RISE  1       
I__185/O                                                                     LocalMux                            330    2095               RISE  1       
I__186/I                                                                     IoInMux                             0      2095               RISE  1       
I__186/O                                                                     IoInMux                             259    2355               RISE  1       
VGAClock.PixelClock_inst/REFERENCECLK                                        SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      2355               RISE  1       
VGAClock.PixelClock_inst/PLLOUTCORE                                          SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  2623   4978                             
VGAClock.PixelClock_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      4978               RISE  1       
--VGAClock.PixelClock_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      N/A                              
I__187/I                                                                     Odrv12                              0      4978               RISE  1       
I__187/O                                                                     Odrv12                              491    5469               RISE  1       
I__188/I                                                                     Sp12to4                             0      5469               RISE  1       
I__188/O                                                                     Sp12to4                             428    5896               RISE  1       
I__189/I                                                                     Span4Mux_h                          0      5896               RISE  1       
I__189/O                                                                     Span4Mux_h                          302    6198               RISE  1       
I__190/I                                                                     Span4Mux_s1_h                       0      6198               RISE  1       
I__190/O                                                                     Span4Mux_s1_h                       175    6373               RISE  1       
I__191/I                                                                     LocalMux                            0      6373               RISE  1       
I__191/O                                                                     LocalMux                            330    6703               RISE  1       
I__192/I                                                                     IoInMux                             0      6703               RISE  1       
I__192/O                                                                     IoInMux                             259    6962               RISE  1       
VGAClock.PLLOUTCORE_derived_clock_RNIE579/USERSIGNALTOGLOBALBUFFER           ICE_GB                              0      6962               RISE  1       
VGAClock.PLLOUTCORE_derived_clock_RNIE579/GLOBALBUFFEROUTPUT                 ICE_GB                              617    7580               RISE  23      
I__662/I                                                                     gio2CtrlBuf                         0      7580               RISE  1       
I__662/O                                                                     gio2CtrlBuf                         0      7580               RISE  1       
I__663/I                                                                     GlobalMux                           0      7580               RISE  1       
I__663/O                                                                     GlobalMux                           154    7734               RISE  1       
I__671/I                                                                     ClkMux                              0      7734               RISE  1       
I__671/O                                                                     ClkMux                              309    8042               RISE  1       
Pixel_1_LC_11_2_5/clk                                                        LogicCell40_SEQ_MODE_1000           0      8042               RISE  1       

Data Path
pin name                              model name                 delay  cummulative delay  edge  Fanout  
------------------------------------  -------------------------  -----  -----------------  ----  ------  
Pixel_1_LC_11_2_5/lcout               LogicCell40_SEQ_MODE_1000  540    8582               FALL  2       
I__673/I                              Odrv4                      0      8582               FALL  1       
I__673/O                              Odrv4                      372    8954               FALL  1       
I__675/I                              Span4Mux_v                 0      8954               FALL  1       
I__675/O                              Span4Mux_v                 372    9326               FALL  1       
I__677/I                              Span4Mux_v                 0      9326               FALL  1       
I__677/O                              Span4Mux_v                 372    9698               FALL  1       
I__679/I                              Span4Mux_s3_v              0      9698               FALL  1       
I__679/O                              Span4Mux_s3_v              337    10034              FALL  1       
I__680/I                              LocalMux                   0      10034              FALL  1       
I__680/O                              LocalMux                   309    10343              FALL  1       
I__681/I                              IoInMux                    0      10343              FALL  1       
I__681/O                              IoInMux                    217    10560              FALL  1       
PixelDebug_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      10560              FALL  1       
PixelDebug_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2237   12798              FALL  1       
PixelDebug_obuf_iopad/DIN             IO_PAD                     0      12798              FALL  1       
PixelDebug_obuf_iopad/PACKAGEPIN:out  IO_PAD                     2088   14886              FALL  1       
PixelDebug                            SimpleVGA                  0      14886              FALL  1       

6.2.5::Path details for port: VSync     
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : VSync
Clock Port         : Clock12MHz
Clock Reference    : VGAClock.PixelClock_inst/PLLOUTCORE:R
Clock to Out Delay : 14100


Launch Clock Path Delay        8042
+ Clock To Q Delay              540
+ Data Path Delay              5518
---------------------------- ------
Clock To Out Delay            14100

Launch Clock Path
pin name                                                                     model name                          delay  cummulative delay  edge  Fanout  
---------------------------------------------------------------------------  ----------------------------------  -----  -----------------  ----  ------  
Clock12MHz                                                                   SimpleVGA                           0      0                  RISE  1       
Clock12MHz_ibuf_iopad/PACKAGEPIN:in                                          IO_PAD                              0      0                  RISE  1       
Clock12MHz_ibuf_iopad/DOUT                                                   IO_PAD                              510    510                RISE  1       
Clock12MHz_ibuf_preio/PADIN                                                  PRE_IO_PIN_TYPE_000001              0      510                RISE  1       
Clock12MHz_ibuf_preio/DIN0                                                   PRE_IO_PIN_TYPE_000001              617    1127               RISE  1       
I__183/I                                                                     Odrv4                               0      1127               RISE  1       
I__183/O                                                                     Odrv4                               351    1478               RISE  1       
I__184/I                                                                     IoSpan4Mux                          0      1478               RISE  1       
I__184/O                                                                     IoSpan4Mux                          288    1765               RISE  1       
I__185/I                                                                     LocalMux                            0      1765               RISE  1       
I__185/O                                                                     LocalMux                            330    2095               RISE  1       
I__186/I                                                                     IoInMux                             0      2095               RISE  1       
I__186/O                                                                     IoInMux                             259    2355               RISE  1       
VGAClock.PixelClock_inst/REFERENCECLK                                        SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      2355               RISE  1       
VGAClock.PixelClock_inst/PLLOUTCORE                                          SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  2623   4978                             
VGAClock.PixelClock_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      4978               RISE  1       
--VGAClock.PixelClock_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      N/A                              
I__187/I                                                                     Odrv12                              0      4978               RISE  1       
I__187/O                                                                     Odrv12                              491    5469               RISE  1       
I__188/I                                                                     Sp12to4                             0      5469               RISE  1       
I__188/O                                                                     Sp12to4                             428    5896               RISE  1       
I__189/I                                                                     Span4Mux_h                          0      5896               RISE  1       
I__189/O                                                                     Span4Mux_h                          302    6198               RISE  1       
I__190/I                                                                     Span4Mux_s1_h                       0      6198               RISE  1       
I__190/O                                                                     Span4Mux_s1_h                       175    6373               RISE  1       
I__191/I                                                                     LocalMux                            0      6373               RISE  1       
I__191/O                                                                     LocalMux                            330    6703               RISE  1       
I__192/I                                                                     IoInMux                             0      6703               RISE  1       
I__192/O                                                                     IoInMux                             259    6962               RISE  1       
VGAClock.PLLOUTCORE_derived_clock_RNIE579/USERSIGNALTOGLOBALBUFFER           ICE_GB                              0      6962               RISE  1       
VGAClock.PLLOUTCORE_derived_clock_RNIE579/GLOBALBUFFEROUTPUT                 ICE_GB                              617    7580               RISE  23      
I__662/I                                                                     gio2CtrlBuf                         0      7580               RISE  1       
I__662/O                                                                     gio2CtrlBuf                         0      7580               RISE  1       
I__663/I                                                                     GlobalMux                           0      7580               RISE  1       
I__663/O                                                                     GlobalMux                           154    7734               RISE  1       
I__664/I                                                                     ClkMux                              0      7734               RISE  1       
I__664/O                                                                     ClkMux                              309    8042               RISE  1       
VSync_1_LC_7_7_5/clk                                                         LogicCell40_SEQ_MODE_1000           0      8042               RISE  1       

Data Path
pin name                         model name                 delay  cummulative delay  edge  Fanout  
-------------------------------  -------------------------  -----  -----------------  ----  ------  
VSync_1_LC_7_7_5/lcout           LogicCell40_SEQ_MODE_1000  540    8582               RISE  2       
I__241/I                         Odrv4                      0      8582               RISE  1       
I__241/O                         Odrv4                      351    8933               RISE  1       
I__243/I                         Span4Mux_s2_v              0      8933               RISE  1       
I__243/O                         Span4Mux_s2_v              252    9186               RISE  1       
I__245/I                         LocalMux                   0      9186               RISE  1       
I__245/O                         LocalMux                   330    9515               RISE  1       
I__247/I                         IoInMux                    0      9515               RISE  1       
I__247/O                         IoInMux                    259    9775               RISE  1       
VSync_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      9775               RISE  1       
VSync_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2237   12012              FALL  1       
VSync_obuf_iopad/DIN             IO_PAD                     0      12012              FALL  1       
VSync_obuf_iopad/PACKAGEPIN:out  IO_PAD                     2088   14100              FALL  1       
VSync                            SimpleVGA                  0      14100              FALL  1       

6.2.6::Path details for port: VSyncDebug
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : VSyncDebug
Clock Port         : Clock12MHz
Clock Reference    : VGAClock.PixelClock_inst/PLLOUTCORE:R
Clock to Out Delay : 14752


Launch Clock Path Delay        8042
+ Clock To Q Delay              540
+ Data Path Delay              6170
---------------------------- ------
Clock To Out Delay            14752

Launch Clock Path
pin name                                                                     model name                          delay  cummulative delay  edge  Fanout  
---------------------------------------------------------------------------  ----------------------------------  -----  -----------------  ----  ------  
Clock12MHz                                                                   SimpleVGA                           0      0                  RISE  1       
Clock12MHz_ibuf_iopad/PACKAGEPIN:in                                          IO_PAD                              0      0                  RISE  1       
Clock12MHz_ibuf_iopad/DOUT                                                   IO_PAD                              510    510                RISE  1       
Clock12MHz_ibuf_preio/PADIN                                                  PRE_IO_PIN_TYPE_000001              0      510                RISE  1       
Clock12MHz_ibuf_preio/DIN0                                                   PRE_IO_PIN_TYPE_000001              617    1127               RISE  1       
I__183/I                                                                     Odrv4                               0      1127               RISE  1       
I__183/O                                                                     Odrv4                               351    1478               RISE  1       
I__184/I                                                                     IoSpan4Mux                          0      1478               RISE  1       
I__184/O                                                                     IoSpan4Mux                          288    1765               RISE  1       
I__185/I                                                                     LocalMux                            0      1765               RISE  1       
I__185/O                                                                     LocalMux                            330    2095               RISE  1       
I__186/I                                                                     IoInMux                             0      2095               RISE  1       
I__186/O                                                                     IoInMux                             259    2355               RISE  1       
VGAClock.PixelClock_inst/REFERENCECLK                                        SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      2355               RISE  1       
VGAClock.PixelClock_inst/PLLOUTCORE                                          SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  2623   4978                             
VGAClock.PixelClock_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      4978               RISE  1       
--VGAClock.PixelClock_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      N/A                              
I__187/I                                                                     Odrv12                              0      4978               RISE  1       
I__187/O                                                                     Odrv12                              491    5469               RISE  1       
I__188/I                                                                     Sp12to4                             0      5469               RISE  1       
I__188/O                                                                     Sp12to4                             428    5896               RISE  1       
I__189/I                                                                     Span4Mux_h                          0      5896               RISE  1       
I__189/O                                                                     Span4Mux_h                          302    6198               RISE  1       
I__190/I                                                                     Span4Mux_s1_h                       0      6198               RISE  1       
I__190/O                                                                     Span4Mux_s1_h                       175    6373               RISE  1       
I__191/I                                                                     LocalMux                            0      6373               RISE  1       
I__191/O                                                                     LocalMux                            330    6703               RISE  1       
I__192/I                                                                     IoInMux                             0      6703               RISE  1       
I__192/O                                                                     IoInMux                             259    6962               RISE  1       
VGAClock.PLLOUTCORE_derived_clock_RNIE579/USERSIGNALTOGLOBALBUFFER           ICE_GB                              0      6962               RISE  1       
VGAClock.PLLOUTCORE_derived_clock_RNIE579/GLOBALBUFFEROUTPUT                 ICE_GB                              617    7580               RISE  23      
I__662/I                                                                     gio2CtrlBuf                         0      7580               RISE  1       
I__662/O                                                                     gio2CtrlBuf                         0      7580               RISE  1       
I__663/I                                                                     GlobalMux                           0      7580               RISE  1       
I__663/O                                                                     GlobalMux                           154    7734               RISE  1       
I__664/I                                                                     ClkMux                              0      7734               RISE  1       
I__664/O                                                                     ClkMux                              309    8042               RISE  1       
VSync_1_LC_7_7_5/clk                                                         LogicCell40_SEQ_MODE_1000           0      8042               RISE  1       

Data Path
pin name                              model name                 delay  cummulative delay  edge  Fanout  
------------------------------------  -------------------------  -----  -----------------  ----  ------  
VSync_1_LC_7_7_5/lcout                LogicCell40_SEQ_MODE_1000  540    8582               RISE  2       
I__242/I                              Odrv4                      0      8582               RISE  1       
I__242/O                              Odrv4                      351    8933               RISE  1       
I__244/I                              Span4Mux_v                 0      8933               RISE  1       
I__244/O                              Span4Mux_v                 351    9284               RISE  1       
I__246/I                              Span4Mux_h                 0      9284               RISE  1       
I__246/O                              Span4Mux_h                 302    9585               RISE  1       
I__248/I                              Span4Mux_s2_v              0      9585               RISE  1       
I__248/O                              Span4Mux_s2_v              252    9838               RISE  1       
I__249/I                              LocalMux                   0      9838               RISE  1       
I__249/O                              LocalMux                   330    10168              RISE  1       
I__250/I                              IoInMux                    0      10168              RISE  1       
I__250/O                              IoInMux                    259    10427              RISE  1       
VSyncDebug_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      10427              RISE  1       
VSyncDebug_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2237   12664              FALL  1       
VSyncDebug_obuf_iopad/DIN             IO_PAD                     0      12664              FALL  1       
VSyncDebug_obuf_iopad/PACKAGEPIN:out  IO_PAD                     2088   14752              FALL  1       
VSyncDebug                            SimpleVGA                  0      14752              FALL  1       

6.5::Min Clock to Out Path Details      
--------------------------------------------------

6.5.1::Path details for port: HSync     
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : HSync
Clock Port         : Clock12MHz
Clock Reference    : VGAClock.PixelClock_inst/PLLOUTCORE:R
Clock to Out Delay : 13400


Launch Clock Path Delay        8042
+ Clock To Q Delay              540
+ Data Path Delay              4818
---------------------------- ------
Clock To Out Delay            13400

Launch Clock Path
pin name                                                                     model name                          delay  cummulative delay  edge  Fanout  
---------------------------------------------------------------------------  ----------------------------------  -----  -----------------  ----  ------  
Clock12MHz                                                                   SimpleVGA                           0      0                  RISE  1       
Clock12MHz_ibuf_iopad/PACKAGEPIN:in                                          IO_PAD                              0      0                  RISE  1       
Clock12MHz_ibuf_iopad/DOUT                                                   IO_PAD                              510    510                RISE  1       
Clock12MHz_ibuf_preio/PADIN                                                  PRE_IO_PIN_TYPE_000001              0      510                RISE  1       
Clock12MHz_ibuf_preio/DIN0                                                   PRE_IO_PIN_TYPE_000001              617    1127               RISE  1       
I__183/I                                                                     Odrv4                               0      1127               RISE  1       
I__183/O                                                                     Odrv4                               351    1478               RISE  1       
I__184/I                                                                     IoSpan4Mux                          0      1478               RISE  1       
I__184/O                                                                     IoSpan4Mux                          288    1765               RISE  1       
I__185/I                                                                     LocalMux                            0      1765               RISE  1       
I__185/O                                                                     LocalMux                            330    2095               RISE  1       
I__186/I                                                                     IoInMux                             0      2095               RISE  1       
I__186/O                                                                     IoInMux                             259    2355               RISE  1       
VGAClock.PixelClock_inst/REFERENCECLK                                        SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      2355               RISE  1       
VGAClock.PixelClock_inst/PLLOUTCORE                                          SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  2623   4978                             
VGAClock.PixelClock_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      4978               RISE  1       
--VGAClock.PixelClock_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      N/A                              
I__187/I                                                                     Odrv12                              0      4978               RISE  1       
I__187/O                                                                     Odrv12                              491    5469               RISE  1       
I__188/I                                                                     Sp12to4                             0      5469               RISE  1       
I__188/O                                                                     Sp12to4                             428    5896               RISE  1       
I__189/I                                                                     Span4Mux_h                          0      5896               RISE  1       
I__189/O                                                                     Span4Mux_h                          302    6198               RISE  1       
I__190/I                                                                     Span4Mux_s1_h                       0      6198               RISE  1       
I__190/O                                                                     Span4Mux_s1_h                       175    6373               RISE  1       
I__191/I                                                                     LocalMux                            0      6373               RISE  1       
I__191/O                                                                     LocalMux                            330    6703               RISE  1       
I__192/I                                                                     IoInMux                             0      6703               RISE  1       
I__192/O                                                                     IoInMux                             259    6962               RISE  1       
VGAClock.PLLOUTCORE_derived_clock_RNIE579/USERSIGNALTOGLOBALBUFFER           ICE_GB                              0      6962               RISE  1       
VGAClock.PLLOUTCORE_derived_clock_RNIE579/GLOBALBUFFEROUTPUT                 ICE_GB                              617    7580               RISE  23      
I__662/I                                                                     gio2CtrlBuf                         0      7580               RISE  1       
I__662/O                                                                     gio2CtrlBuf                         0      7580               RISE  1       
I__663/I                                                                     GlobalMux                           0      7580               RISE  1       
I__663/O                                                                     GlobalMux                           154    7734               RISE  1       
I__669/I                                                                     ClkMux                              0      7734               RISE  1       
I__669/O                                                                     ClkMux                              309    8042               RISE  1       
HSync_1_LC_9_2_7/clk                                                         LogicCell40_SEQ_MODE_1000           0      8042               RISE  1       

Data Path
pin name                         model name                 delay  cummulative delay  edge  Fanout  
-------------------------------  -------------------------  -----  -----------------  ----  ------  
HSync_1_LC_9_2_7/lcout           LogicCell40_SEQ_MODE_1000  540    8582               FALL  2       
I__487/I                         Odrv4                      0      8582               FALL  1       
I__487/O                         Odrv4                      372    8954               FALL  1       
I__489/I                         LocalMux                   0      8954               FALL  1       
I__489/O                         LocalMux                   309    9263               FALL  1       
I__491/I                         IoInMux                    0      9263               FALL  1       
I__491/O                         IoInMux                    217    9480               FALL  1       
HSync_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      9480               FALL  1       
HSync_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2006   11486              RISE  1       
HSync_obuf_iopad/DIN             IO_PAD                     0      11486              RISE  1       
HSync_obuf_iopad/PACKAGEPIN:out  IO_PAD                     1914   13400              RISE  1       
HSync                            SimpleVGA                  0      13400              RISE  1       

6.5.2::Path details for port: HSyncDebug
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : HSyncDebug
Clock Port         : Clock12MHz
Clock Reference    : VGAClock.PixelClock_inst/PLLOUTCORE:R
Clock to Out Delay : 14747


Launch Clock Path Delay        8042
+ Clock To Q Delay              540
+ Data Path Delay              6165
---------------------------- ------
Clock To Out Delay            14747

Launch Clock Path
pin name                                                                     model name                          delay  cummulative delay  edge  Fanout  
---------------------------------------------------------------------------  ----------------------------------  -----  -----------------  ----  ------  
Clock12MHz                                                                   SimpleVGA                           0      0                  RISE  1       
Clock12MHz_ibuf_iopad/PACKAGEPIN:in                                          IO_PAD                              0      0                  RISE  1       
Clock12MHz_ibuf_iopad/DOUT                                                   IO_PAD                              510    510                RISE  1       
Clock12MHz_ibuf_preio/PADIN                                                  PRE_IO_PIN_TYPE_000001              0      510                RISE  1       
Clock12MHz_ibuf_preio/DIN0                                                   PRE_IO_PIN_TYPE_000001              617    1127               RISE  1       
I__183/I                                                                     Odrv4                               0      1127               RISE  1       
I__183/O                                                                     Odrv4                               351    1478               RISE  1       
I__184/I                                                                     IoSpan4Mux                          0      1478               RISE  1       
I__184/O                                                                     IoSpan4Mux                          288    1765               RISE  1       
I__185/I                                                                     LocalMux                            0      1765               RISE  1       
I__185/O                                                                     LocalMux                            330    2095               RISE  1       
I__186/I                                                                     IoInMux                             0      2095               RISE  1       
I__186/O                                                                     IoInMux                             259    2355               RISE  1       
VGAClock.PixelClock_inst/REFERENCECLK                                        SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      2355               RISE  1       
VGAClock.PixelClock_inst/PLLOUTCORE                                          SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  2623   4978                             
VGAClock.PixelClock_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      4978               RISE  1       
--VGAClock.PixelClock_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      N/A                              
I__187/I                                                                     Odrv12                              0      4978               RISE  1       
I__187/O                                                                     Odrv12                              491    5469               RISE  1       
I__188/I                                                                     Sp12to4                             0      5469               RISE  1       
I__188/O                                                                     Sp12to4                             428    5896               RISE  1       
I__189/I                                                                     Span4Mux_h                          0      5896               RISE  1       
I__189/O                                                                     Span4Mux_h                          302    6198               RISE  1       
I__190/I                                                                     Span4Mux_s1_h                       0      6198               RISE  1       
I__190/O                                                                     Span4Mux_s1_h                       175    6373               RISE  1       
I__191/I                                                                     LocalMux                            0      6373               RISE  1       
I__191/O                                                                     LocalMux                            330    6703               RISE  1       
I__192/I                                                                     IoInMux                             0      6703               RISE  1       
I__192/O                                                                     IoInMux                             259    6962               RISE  1       
VGAClock.PLLOUTCORE_derived_clock_RNIE579/USERSIGNALTOGLOBALBUFFER           ICE_GB                              0      6962               RISE  1       
VGAClock.PLLOUTCORE_derived_clock_RNIE579/GLOBALBUFFEROUTPUT                 ICE_GB                              617    7580               RISE  23      
I__662/I                                                                     gio2CtrlBuf                         0      7580               RISE  1       
I__662/O                                                                     gio2CtrlBuf                         0      7580               RISE  1       
I__663/I                                                                     GlobalMux                           0      7580               RISE  1       
I__663/O                                                                     GlobalMux                           154    7734               RISE  1       
I__669/I                                                                     ClkMux                              0      7734               RISE  1       
I__669/O                                                                     ClkMux                              309    8042               RISE  1       
HSync_1_LC_9_2_7/clk                                                         LogicCell40_SEQ_MODE_1000           0      8042               RISE  1       

Data Path
pin name                              model name                 delay  cummulative delay  edge  Fanout  
------------------------------------  -------------------------  -----  -----------------  ----  ------  
HSync_1_LC_9_2_7/lcout                LogicCell40_SEQ_MODE_1000  540    8582               RISE  2       
I__488/I                              Odrv4                      0      8582               RISE  1       
I__488/O                              Odrv4                      351    8933               RISE  1       
I__490/I                              Span4Mux_v                 0      8933               RISE  1       
I__490/O                              Span4Mux_v                 351    9284               RISE  1       
I__492/I                              Span4Mux_v                 0      9284               RISE  1       
I__492/O                              Span4Mux_v                 351    9635               RISE  1       
I__493/I                              Span4Mux_v                 0      9635               RISE  1       
I__493/O                              Span4Mux_v                 351    9985               RISE  1       
I__494/I                              Span4Mux_s2_v              0      9985               RISE  1       
I__494/O                              Span4Mux_s2_v              252    10238              RISE  1       
I__495/I                              LocalMux                   0      10238              RISE  1       
I__495/O                              LocalMux                   330    10567              RISE  1       
I__496/I                              IoInMux                    0      10567              RISE  1       
I__496/O                              IoInMux                    259    10827              RISE  1       
HSyncDebug_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      10827              RISE  1       
HSyncDebug_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2006   12833              RISE  1       
HSyncDebug_obuf_iopad/DIN             IO_PAD                     0      12833              RISE  1       
HSyncDebug_obuf_iopad/PACKAGEPIN:out  IO_PAD                     1914   14747              RISE  1       
HSyncDebug                            SimpleVGA                  0      14747              RISE  1       

6.5.3::Path details for port: Pixel     
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : Pixel
Clock Port         : Clock12MHz
Clock Reference    : VGAClock.PixelClock_inst/PLLOUTCORE:R
Clock to Out Delay : 13596


Launch Clock Path Delay        8042
+ Clock To Q Delay              540
+ Data Path Delay              5014
---------------------------- ------
Clock To Out Delay            13596

Launch Clock Path
pin name                                                                     model name                          delay  cummulative delay  edge  Fanout  
---------------------------------------------------------------------------  ----------------------------------  -----  -----------------  ----  ------  
Clock12MHz                                                                   SimpleVGA                           0      0                  RISE  1       
Clock12MHz_ibuf_iopad/PACKAGEPIN:in                                          IO_PAD                              0      0                  RISE  1       
Clock12MHz_ibuf_iopad/DOUT                                                   IO_PAD                              510    510                RISE  1       
Clock12MHz_ibuf_preio/PADIN                                                  PRE_IO_PIN_TYPE_000001              0      510                RISE  1       
Clock12MHz_ibuf_preio/DIN0                                                   PRE_IO_PIN_TYPE_000001              617    1127               RISE  1       
I__183/I                                                                     Odrv4                               0      1127               RISE  1       
I__183/O                                                                     Odrv4                               351    1478               RISE  1       
I__184/I                                                                     IoSpan4Mux                          0      1478               RISE  1       
I__184/O                                                                     IoSpan4Mux                          288    1765               RISE  1       
I__185/I                                                                     LocalMux                            0      1765               RISE  1       
I__185/O                                                                     LocalMux                            330    2095               RISE  1       
I__186/I                                                                     IoInMux                             0      2095               RISE  1       
I__186/O                                                                     IoInMux                             259    2355               RISE  1       
VGAClock.PixelClock_inst/REFERENCECLK                                        SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      2355               RISE  1       
VGAClock.PixelClock_inst/PLLOUTCORE                                          SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  2623   4978                             
VGAClock.PixelClock_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      4978               RISE  1       
--VGAClock.PixelClock_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      N/A                              
I__187/I                                                                     Odrv12                              0      4978               RISE  1       
I__187/O                                                                     Odrv12                              491    5469               RISE  1       
I__188/I                                                                     Sp12to4                             0      5469               RISE  1       
I__188/O                                                                     Sp12to4                             428    5896               RISE  1       
I__189/I                                                                     Span4Mux_h                          0      5896               RISE  1       
I__189/O                                                                     Span4Mux_h                          302    6198               RISE  1       
I__190/I                                                                     Span4Mux_s1_h                       0      6198               RISE  1       
I__190/O                                                                     Span4Mux_s1_h                       175    6373               RISE  1       
I__191/I                                                                     LocalMux                            0      6373               RISE  1       
I__191/O                                                                     LocalMux                            330    6703               RISE  1       
I__192/I                                                                     IoInMux                             0      6703               RISE  1       
I__192/O                                                                     IoInMux                             259    6962               RISE  1       
VGAClock.PLLOUTCORE_derived_clock_RNIE579/USERSIGNALTOGLOBALBUFFER           ICE_GB                              0      6962               RISE  1       
VGAClock.PLLOUTCORE_derived_clock_RNIE579/GLOBALBUFFEROUTPUT                 ICE_GB                              617    7580               RISE  23      
I__662/I                                                                     gio2CtrlBuf                         0      7580               RISE  1       
I__662/O                                                                     gio2CtrlBuf                         0      7580               RISE  1       
I__663/I                                                                     GlobalMux                           0      7580               RISE  1       
I__663/O                                                                     GlobalMux                           154    7734               RISE  1       
I__671/I                                                                     ClkMux                              0      7734               RISE  1       
I__671/O                                                                     ClkMux                              309    8042               RISE  1       
Pixel_1_LC_11_2_5/clk                                                        LogicCell40_SEQ_MODE_1000           0      8042               RISE  1       

Data Path
pin name                         model name                 delay  cummulative delay  edge  Fanout  
-------------------------------  -------------------------  -----  -----------------  ----  ------  
Pixel_1_LC_11_2_5/lcout          LogicCell40_SEQ_MODE_1000  540    8582               FALL  2       
I__672/I                         Odrv4                      0      8582               FALL  1       
I__672/O                         Odrv4                      372    8954               FALL  1       
I__674/I                         Span4Mux_s1_v              0      8954               FALL  1       
I__674/O                         Span4Mux_s1_v              196    9151               FALL  1       
I__676/I                         LocalMux                   0      9151               FALL  1       
I__676/O                         LocalMux                   309    9459               FALL  1       
I__678/I                         IoInMux                    0      9459               FALL  1       
I__678/O                         IoInMux                    217    9677               FALL  1       
Pixel_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      9677               FALL  1       
Pixel_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2006   11682              RISE  1       
Pixel_obuf_iopad/DIN             IO_PAD                     0      11682              RISE  1       
Pixel_obuf_iopad/PACKAGEPIN:out  IO_PAD                     1914   13596              RISE  1       
Pixel                            SimpleVGA                  0      13596              RISE  1       

6.5.4::Path details for port: PixelDebug
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : PixelDebug
Clock Port         : Clock12MHz
Clock Reference    : VGAClock.PixelClock_inst/PLLOUTCORE:R
Clock to Out Delay : 14459


Launch Clock Path Delay        8042
+ Clock To Q Delay              540
+ Data Path Delay              5877
---------------------------- ------
Clock To Out Delay            14459

Launch Clock Path
pin name                                                                     model name                          delay  cummulative delay  edge  Fanout  
---------------------------------------------------------------------------  ----------------------------------  -----  -----------------  ----  ------  
Clock12MHz                                                                   SimpleVGA                           0      0                  RISE  1       
Clock12MHz_ibuf_iopad/PACKAGEPIN:in                                          IO_PAD                              0      0                  RISE  1       
Clock12MHz_ibuf_iopad/DOUT                                                   IO_PAD                              510    510                RISE  1       
Clock12MHz_ibuf_preio/PADIN                                                  PRE_IO_PIN_TYPE_000001              0      510                RISE  1       
Clock12MHz_ibuf_preio/DIN0                                                   PRE_IO_PIN_TYPE_000001              617    1127               RISE  1       
I__183/I                                                                     Odrv4                               0      1127               RISE  1       
I__183/O                                                                     Odrv4                               351    1478               RISE  1       
I__184/I                                                                     IoSpan4Mux                          0      1478               RISE  1       
I__184/O                                                                     IoSpan4Mux                          288    1765               RISE  1       
I__185/I                                                                     LocalMux                            0      1765               RISE  1       
I__185/O                                                                     LocalMux                            330    2095               RISE  1       
I__186/I                                                                     IoInMux                             0      2095               RISE  1       
I__186/O                                                                     IoInMux                             259    2355               RISE  1       
VGAClock.PixelClock_inst/REFERENCECLK                                        SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      2355               RISE  1       
VGAClock.PixelClock_inst/PLLOUTCORE                                          SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  2623   4978                             
VGAClock.PixelClock_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      4978               RISE  1       
--VGAClock.PixelClock_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      N/A                              
I__187/I                                                                     Odrv12                              0      4978               RISE  1       
I__187/O                                                                     Odrv12                              491    5469               RISE  1       
I__188/I                                                                     Sp12to4                             0      5469               RISE  1       
I__188/O                                                                     Sp12to4                             428    5896               RISE  1       
I__189/I                                                                     Span4Mux_h                          0      5896               RISE  1       
I__189/O                                                                     Span4Mux_h                          302    6198               RISE  1       
I__190/I                                                                     Span4Mux_s1_h                       0      6198               RISE  1       
I__190/O                                                                     Span4Mux_s1_h                       175    6373               RISE  1       
I__191/I                                                                     LocalMux                            0      6373               RISE  1       
I__191/O                                                                     LocalMux                            330    6703               RISE  1       
I__192/I                                                                     IoInMux                             0      6703               RISE  1       
I__192/O                                                                     IoInMux                             259    6962               RISE  1       
VGAClock.PLLOUTCORE_derived_clock_RNIE579/USERSIGNALTOGLOBALBUFFER           ICE_GB                              0      6962               RISE  1       
VGAClock.PLLOUTCORE_derived_clock_RNIE579/GLOBALBUFFEROUTPUT                 ICE_GB                              617    7580               RISE  23      
I__662/I                                                                     gio2CtrlBuf                         0      7580               RISE  1       
I__662/O                                                                     gio2CtrlBuf                         0      7580               RISE  1       
I__663/I                                                                     GlobalMux                           0      7580               RISE  1       
I__663/O                                                                     GlobalMux                           154    7734               RISE  1       
I__671/I                                                                     ClkMux                              0      7734               RISE  1       
I__671/O                                                                     ClkMux                              309    8042               RISE  1       
Pixel_1_LC_11_2_5/clk                                                        LogicCell40_SEQ_MODE_1000           0      8042               RISE  1       

Data Path
pin name                              model name                 delay  cummulative delay  edge  Fanout  
------------------------------------  -------------------------  -----  -----------------  ----  ------  
Pixel_1_LC_11_2_5/lcout               LogicCell40_SEQ_MODE_1000  540    8582               RISE  2       
I__673/I                              Odrv4                      0      8582               RISE  1       
I__673/O                              Odrv4                      351    8933               RISE  1       
I__675/I                              Span4Mux_v                 0      8933               RISE  1       
I__675/O                              Span4Mux_v                 351    9284               RISE  1       
I__677/I                              Span4Mux_v                 0      9284               RISE  1       
I__677/O                              Span4Mux_v                 351    9635               RISE  1       
I__679/I                              Span4Mux_s3_v              0      9635               RISE  1       
I__679/O                              Span4Mux_s3_v              316    9950               RISE  1       
I__680/I                              LocalMux                   0      9950               RISE  1       
I__680/O                              LocalMux                   330    10280              RISE  1       
I__681/I                              IoInMux                    0      10280              RISE  1       
I__681/O                              IoInMux                    259    10539              RISE  1       
PixelDebug_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      10539              RISE  1       
PixelDebug_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2006   12545              RISE  1       
PixelDebug_obuf_iopad/DIN             IO_PAD                     0      12545              RISE  1       
PixelDebug_obuf_iopad/PACKAGEPIN:out  IO_PAD                     1914   14459              RISE  1       
PixelDebug                            SimpleVGA                  0      14459              RISE  1       

6.5.5::Path details for port: VSync     
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : VSync
Clock Port         : Clock12MHz
Clock Reference    : VGAClock.PixelClock_inst/PLLOUTCORE:R
Clock to Out Delay : 13653


Launch Clock Path Delay        8042
+ Clock To Q Delay              540
+ Data Path Delay              5071
---------------------------- ------
Clock To Out Delay            13653

Launch Clock Path
pin name                                                                     model name                          delay  cummulative delay  edge  Fanout  
---------------------------------------------------------------------------  ----------------------------------  -----  -----------------  ----  ------  
Clock12MHz                                                                   SimpleVGA                           0      0                  RISE  1       
Clock12MHz_ibuf_iopad/PACKAGEPIN:in                                          IO_PAD                              0      0                  RISE  1       
Clock12MHz_ibuf_iopad/DOUT                                                   IO_PAD                              510    510                RISE  1       
Clock12MHz_ibuf_preio/PADIN                                                  PRE_IO_PIN_TYPE_000001              0      510                RISE  1       
Clock12MHz_ibuf_preio/DIN0                                                   PRE_IO_PIN_TYPE_000001              617    1127               RISE  1       
I__183/I                                                                     Odrv4                               0      1127               RISE  1       
I__183/O                                                                     Odrv4                               351    1478               RISE  1       
I__184/I                                                                     IoSpan4Mux                          0      1478               RISE  1       
I__184/O                                                                     IoSpan4Mux                          288    1765               RISE  1       
I__185/I                                                                     LocalMux                            0      1765               RISE  1       
I__185/O                                                                     LocalMux                            330    2095               RISE  1       
I__186/I                                                                     IoInMux                             0      2095               RISE  1       
I__186/O                                                                     IoInMux                             259    2355               RISE  1       
VGAClock.PixelClock_inst/REFERENCECLK                                        SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      2355               RISE  1       
VGAClock.PixelClock_inst/PLLOUTCORE                                          SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  2623   4978                             
VGAClock.PixelClock_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      4978               RISE  1       
--VGAClock.PixelClock_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      N/A                              
I__187/I                                                                     Odrv12                              0      4978               RISE  1       
I__187/O                                                                     Odrv12                              491    5469               RISE  1       
I__188/I                                                                     Sp12to4                             0      5469               RISE  1       
I__188/O                                                                     Sp12to4                             428    5896               RISE  1       
I__189/I                                                                     Span4Mux_h                          0      5896               RISE  1       
I__189/O                                                                     Span4Mux_h                          302    6198               RISE  1       
I__190/I                                                                     Span4Mux_s1_h                       0      6198               RISE  1       
I__190/O                                                                     Span4Mux_s1_h                       175    6373               RISE  1       
I__191/I                                                                     LocalMux                            0      6373               RISE  1       
I__191/O                                                                     LocalMux                            330    6703               RISE  1       
I__192/I                                                                     IoInMux                             0      6703               RISE  1       
I__192/O                                                                     IoInMux                             259    6962               RISE  1       
VGAClock.PLLOUTCORE_derived_clock_RNIE579/USERSIGNALTOGLOBALBUFFER           ICE_GB                              0      6962               RISE  1       
VGAClock.PLLOUTCORE_derived_clock_RNIE579/GLOBALBUFFEROUTPUT                 ICE_GB                              617    7580               RISE  23      
I__662/I                                                                     gio2CtrlBuf                         0      7580               RISE  1       
I__662/O                                                                     gio2CtrlBuf                         0      7580               RISE  1       
I__663/I                                                                     GlobalMux                           0      7580               RISE  1       
I__663/O                                                                     GlobalMux                           154    7734               RISE  1       
I__664/I                                                                     ClkMux                              0      7734               RISE  1       
I__664/O                                                                     ClkMux                              309    8042               RISE  1       
VSync_1_LC_7_7_5/clk                                                         LogicCell40_SEQ_MODE_1000           0      8042               RISE  1       

Data Path
pin name                         model name                 delay  cummulative delay  edge  Fanout  
-------------------------------  -------------------------  -----  -----------------  ----  ------  
VSync_1_LC_7_7_5/lcout           LogicCell40_SEQ_MODE_1000  540    8582               FALL  2       
I__241/I                         Odrv4                      0      8582               FALL  1       
I__241/O                         Odrv4                      372    8954               FALL  1       
I__243/I                         Span4Mux_s2_v              0      8954               FALL  1       
I__243/O                         Span4Mux_s2_v              252    9207               FALL  1       
I__245/I                         LocalMux                   0      9207               FALL  1       
I__245/O                         LocalMux                   309    9515               FALL  1       
I__247/I                         IoInMux                    0      9515               FALL  1       
I__247/O                         IoInMux                    217    9733               FALL  1       
VSync_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      9733               FALL  1       
VSync_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2006   11739              RISE  1       
VSync_obuf_iopad/DIN             IO_PAD                     0      11739              RISE  1       
VSync_obuf_iopad/PACKAGEPIN:out  IO_PAD                     1914   13653              RISE  1       
VSync                            SimpleVGA                  0      13653              RISE  1       

6.5.6::Path details for port: VSyncDebug
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : VSyncDebug
Clock Port         : Clock12MHz
Clock Reference    : VGAClock.PixelClock_inst/PLLOUTCORE:R
Clock to Out Delay : 14340


Launch Clock Path Delay        8042
+ Clock To Q Delay              540
+ Data Path Delay              5758
---------------------------- ------
Clock To Out Delay            14340

Launch Clock Path
pin name                                                                     model name                          delay  cummulative delay  edge  Fanout  
---------------------------------------------------------------------------  ----------------------------------  -----  -----------------  ----  ------  
Clock12MHz                                                                   SimpleVGA                           0      0                  RISE  1       
Clock12MHz_ibuf_iopad/PACKAGEPIN:in                                          IO_PAD                              0      0                  RISE  1       
Clock12MHz_ibuf_iopad/DOUT                                                   IO_PAD                              510    510                RISE  1       
Clock12MHz_ibuf_preio/PADIN                                                  PRE_IO_PIN_TYPE_000001              0      510                RISE  1       
Clock12MHz_ibuf_preio/DIN0                                                   PRE_IO_PIN_TYPE_000001              617    1127               RISE  1       
I__183/I                                                                     Odrv4                               0      1127               RISE  1       
I__183/O                                                                     Odrv4                               351    1478               RISE  1       
I__184/I                                                                     IoSpan4Mux                          0      1478               RISE  1       
I__184/O                                                                     IoSpan4Mux                          288    1765               RISE  1       
I__185/I                                                                     LocalMux                            0      1765               RISE  1       
I__185/O                                                                     LocalMux                            330    2095               RISE  1       
I__186/I                                                                     IoInMux                             0      2095               RISE  1       
I__186/O                                                                     IoInMux                             259    2355               RISE  1       
VGAClock.PixelClock_inst/REFERENCECLK                                        SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      2355               RISE  1       
VGAClock.PixelClock_inst/PLLOUTCORE                                          SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  2623   4978                             
VGAClock.PixelClock_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      4978               RISE  1       
--VGAClock.PixelClock_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      N/A                              
I__187/I                                                                     Odrv12                              0      4978               RISE  1       
I__187/O                                                                     Odrv12                              491    5469               RISE  1       
I__188/I                                                                     Sp12to4                             0      5469               RISE  1       
I__188/O                                                                     Sp12to4                             428    5896               RISE  1       
I__189/I                                                                     Span4Mux_h                          0      5896               RISE  1       
I__189/O                                                                     Span4Mux_h                          302    6198               RISE  1       
I__190/I                                                                     Span4Mux_s1_h                       0      6198               RISE  1       
I__190/O                                                                     Span4Mux_s1_h                       175    6373               RISE  1       
I__191/I                                                                     LocalMux                            0      6373               RISE  1       
I__191/O                                                                     LocalMux                            330    6703               RISE  1       
I__192/I                                                                     IoInMux                             0      6703               RISE  1       
I__192/O                                                                     IoInMux                             259    6962               RISE  1       
VGAClock.PLLOUTCORE_derived_clock_RNIE579/USERSIGNALTOGLOBALBUFFER           ICE_GB                              0      6962               RISE  1       
VGAClock.PLLOUTCORE_derived_clock_RNIE579/GLOBALBUFFEROUTPUT                 ICE_GB                              617    7580               RISE  23      
I__662/I                                                                     gio2CtrlBuf                         0      7580               RISE  1       
I__662/O                                                                     gio2CtrlBuf                         0      7580               RISE  1       
I__663/I                                                                     GlobalMux                           0      7580               RISE  1       
I__663/O                                                                     GlobalMux                           154    7734               RISE  1       
I__664/I                                                                     ClkMux                              0      7734               RISE  1       
I__664/O                                                                     ClkMux                              309    8042               RISE  1       
VSync_1_LC_7_7_5/clk                                                         LogicCell40_SEQ_MODE_1000           0      8042               RISE  1       

Data Path
pin name                              model name                 delay  cummulative delay  edge  Fanout  
------------------------------------  -------------------------  -----  -----------------  ----  ------  
VSync_1_LC_7_7_5/lcout                LogicCell40_SEQ_MODE_1000  540    8582               FALL  2       
I__242/I                              Odrv4                      0      8582               FALL  1       
I__242/O                              Odrv4                      372    8954               FALL  1       
I__244/I                              Span4Mux_v                 0      8954               FALL  1       
I__244/O                              Span4Mux_v                 372    9326               FALL  1       
I__246/I                              Span4Mux_h                 0      9326               FALL  1       
I__246/O                              Span4Mux_h                 316    9642               FALL  1       
I__248/I                              Span4Mux_s2_v              0      9642               FALL  1       
I__248/O                              Span4Mux_s2_v              252    9894               FALL  1       
I__249/I                              LocalMux                   0      9894               FALL  1       
I__249/O                              LocalMux                   309    10203              FALL  1       
I__250/I                              IoInMux                    0      10203              FALL  1       
I__250/O                              IoInMux                    217    10420              FALL  1       
VSyncDebug_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      10420              FALL  1       
VSyncDebug_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2006   12426              RISE  1       
VSyncDebug_obuf_iopad/DIN             IO_PAD                     0      12426              RISE  1       
VSyncDebug_obuf_iopad/PACKAGEPIN:out  IO_PAD                     1914   14340              RISE  1       
VSyncDebug                            SimpleVGA                  0      14340              RISE  1       


 =====================================================================
                    End of Path Details for Datasheet
 #####################################################################

