strict digraph "compose( ,  )" {
	node [label="\N"];
	"12:AS"	[ast="<pyverilog.vparser.ast.Assign object at 0x7facf6f23e10>",
		def_var="['q']",
		fillcolor=deepskyblue,
		label="12:AS
q = ram[addr];",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="['ram', 'addr']"];
}
