OPT_DESIGN_PATH=/u/ezhou/verilog/ece410/layernorm_test/work/@_opt
