{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1665773193290 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1665773193290 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Oct 14 12:46:33 2022 " "Processing started: Fri Oct 14 12:46:33 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1665773193290 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665773193290 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off alumod -c alumod " "Command: quartus_map --read_settings_files=on --write_settings_files=off alumod -c alumod" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665773193290 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1665773193823 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1665773193823 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alumod.bdf 1 1 " "Found 1 design units, including 1 entities, in source file alumod.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 alumod " "Found entity 1: alumod" {  } { { "alumod.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/Fpga implementation/16_bit/alumod.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665773201694 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665773201694 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "alumod " "Elaborating entity \"alumod\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1665773201714 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "generalc " "Pin \"generalc\" is missing source" {  } { { "alumod.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/Fpga implementation/16_bit/alumod.bdf" { { 936 2424 2440 1112 "generalc" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Analysis & Synthesis" 0 -1 1665773201714 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "generald " "Pin \"generald\" is missing source" {  } { { "alumod.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/Fpga implementation/16_bit/alumod.bdf" { { 1176 3288 3464 1192 "generald" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Analysis & Synthesis" 0 -1 1665773201714 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "generalb " "Pin \"generalb\" not connected" {  } { { "alumod.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/Fpga implementation/16_bit/alumod.bdf" { { 176 3288 3456 192 "generalb" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Analysis & Synthesis" 0 -1 1665773201714 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "generala " "Pin \"generala\" not connected" {  } { { "alumod.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/Fpga implementation/16_bit/alumod.bdf" { { 16 2416 2432 184 "generala" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Analysis & Synthesis" 0 -1 1665773201714 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "flag_reg_input " "Pin \"flag_reg_input\" not connected" {  } { { "alumod.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/Fpga implementation/16_bit/alumod.bdf" { { -168 128 144 32 "flag_reg_input\[15..0\]" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Analysis & Synthesis" 0 -1 1665773201714 ""}
{ "Warning" "WSGN_SEARCH_FILE" "adder16.bdf 1 1 " "Using design file adder16.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 adder16 " "Found entity 1: adder16" {  } { { "adder16.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/Fpga implementation/16_bit/adder16.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665773201724 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1665773201724 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder16 adder16:inst5 " "Elaborating entity \"adder16\" for hierarchy \"adder16:inst5\"" {  } { { "alumod.bdf" "inst5" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/Fpga implementation/16_bit/alumod.bdf" { { 272 440 592 368 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665773201724 ""}
{ "Warning" "WSGN_SEARCH_FILE" "adder.bdf 1 1 " "Using design file adder.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 adder " "Found entity 1: adder" {  } { { "adder.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/Fpga implementation/16_bit/adder.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665773201734 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1665773201734 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder adder16:inst5\|adder:inst26 " "Elaborating entity \"adder\" for hierarchy \"adder16:inst5\|adder:inst26\"" {  } { { "adder16.bdf" "inst26" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/Fpga implementation/16_bit/adder16.bdf" { { 2128 944 1040 2224 "inst26" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665773201734 ""}
{ "Warning" "WGDFX_UNDECLARED_PARAMETER" "CONSTANT_VALUE " "Undeclared parameter CONSTANT_VALUE" {  } { { "adder.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/Fpga implementation/16_bit/adder.bdf" { { 800 1312 1600 840 "" "" } } } }  } 0 275004 "Undeclared parameter %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665773201734 ""}
{ "Warning" "WGDFX_UNRESOLVED_PARAMETER" "ci+1 CONSTANT_VALUE " "Can't find a definition for parameter ci+1 -- assuming CONSTANT_VALUE was intended to be a quoted string" {  } { { "adder.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/Fpga implementation/16_bit/adder.bdf" { { 800 1312 1600 840 "" "" } } } }  } 0 275006 "Can't find a definition for parameter %1!s! -- assuming %2!s! was intended to be a quoted string" 0 0 "Analysis & Synthesis" 0 -1 1665773201734 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "NOT inst12 " "Primitive \"NOT\" of instance \"inst12\" not used" {  } { { "adder.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/Fpga implementation/16_bit/adder.bdf" { { 672 832 864 720 "inst12" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1665773201734 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "NOT inst13 " "Primitive \"NOT\" of instance \"inst13\" not used" {  } { { "adder.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/Fpga implementation/16_bit/adder.bdf" { { 672 944 976 720 "inst13" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1665773201734 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "NOT inst14 " "Primitive \"NOT\" of instance \"inst14\" not used" {  } { { "adder.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/Fpga implementation/16_bit/adder.bdf" { { 672 1048 1080 720 "inst14" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1665773201734 ""}
{ "Warning" "WSGN_SEARCH_FILE" "bus_split.vhd 2 1 " "Using design file bus_split.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bus_split-LogicFunc " "Found design unit 1: bus_split-LogicFunc" {  } { { "bus_split.vhd" "" { Text "C:/Users/dudkr/Desktop/16 bit computer/A- current/Fpga implementation/16_bit/bus_split.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665773202096 ""} { "Info" "ISGN_ENTITY_NAME" "1 bus_split " "Found entity 1: bus_split" {  } { { "bus_split.vhd" "" { Text "C:/Users/dudkr/Desktop/16 bit computer/A- current/Fpga implementation/16_bit/bus_split.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665773202096 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1665773202096 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bus_split bus_split:inst3 " "Elaborating entity \"bus_split\" for hierarchy \"bus_split:inst3\"" {  } { { "alumod.bdf" "inst3" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/Fpga implementation/16_bit/alumod.bdf" { { 1488 640 784 1792 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665773202096 ""}
{ "Warning" "WSGN_SEARCH_FILE" "mega_nor.vhd 2 1 " "Using design file mega_nor.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mega_nor-Behavioral " "Found design unit 1: mega_nor-Behavioral" {  } { { "mega_nor.vhd" "" { Text "C:/Users/dudkr/Desktop/16 bit computer/A- current/Fpga implementation/16_bit/mega_nor.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665773202106 ""} { "Info" "ISGN_ENTITY_NAME" "1 mega_nor " "Found entity 1: mega_nor" {  } { { "mega_nor.vhd" "" { Text "C:/Users/dudkr/Desktop/16 bit computer/A- current/Fpga implementation/16_bit/mega_nor.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665773202106 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1665773202106 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mega_nor mega_nor:inst2 " "Elaborating entity \"mega_nor\" for hierarchy \"mega_nor:inst2\"" {  } { { "alumod.bdf" "inst2" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/Fpga implementation/16_bit/alumod.bdf" { { 1488 448 616 1568 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665773202106 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "af\[14..8\] mega_nor.vhd(16) " "Output port \"af\[14..8\]\" at mega_nor.vhd(16) has no driver" {  } { { "mega_nor.vhd" "" { Text "C:/Users/dudkr/Desktop/16 bit computer/A- current/Fpga implementation/16_bit/mega_nor.vhd" 16 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1665773202106 "|alumod|mega_nor:inst2"}
{ "Warning" "WSGN_SEARCH_FILE" "alu_logic.vhd 2 1 " "Using design file alu_logic.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu_logic-LogicFunc " "Found design unit 1: alu_logic-LogicFunc" {  } { { "alu_logic.vhd" "" { Text "C:/Users/dudkr/Desktop/16 bit computer/A- current/Fpga implementation/16_bit/alu_logic.vhd" 44 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665773202116 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu_logic " "Found entity 1: alu_logic" {  } { { "alu_logic.vhd" "" { Text "C:/Users/dudkr/Desktop/16 bit computer/A- current/Fpga implementation/16_bit/alu_logic.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665773202116 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1665773202116 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu_logic alu_logic:inst " "Elaborating entity \"alu_logic\" for hierarchy \"alu_logic:inst\"" {  } { { "alumod.bdf" "inst" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/Fpga implementation/16_bit/alumod.bdf" { { 16 448 608 160 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665773202116 ""}
{ "Warning" "WSGN_SEARCH_FILE" "eightbitff.bdf 1 1 " "Using design file eightbitff.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 eightbitff " "Found entity 1: eightbitff" {  } { { "eightbitff.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/Fpga implementation/16_bit/eightbitff.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665773202126 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1665773202126 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "eightbitff eightbitff:inst1 " "Elaborating entity \"eightbitff\" for hierarchy \"eightbitff:inst1\"" {  } { { "alumod.bdf" "inst1" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/Fpga implementation/16_bit/alumod.bdf" { { 544 464 640 640 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665773202126 ""}
{ "Warning" "WSGN_SEARCH_FILE" "bus_split_out.vhd 2 1 " "Using design file bus_split_out.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bus_split_out-LogicFunc " "Found design unit 1: bus_split_out-LogicFunc" {  } { { "bus_split_out.vhd" "" { Text "C:/Users/dudkr/Desktop/16 bit computer/A- current/Fpga implementation/16_bit/bus_split_out.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665773202137 ""} { "Info" "ISGN_ENTITY_NAME" "1 bus_split_out " "Found entity 1: bus_split_out" {  } { { "bus_split_out.vhd" "" { Text "C:/Users/dudkr/Desktop/16 bit computer/A- current/Fpga implementation/16_bit/bus_split_out.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665773202137 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1665773202137 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bus_split_out eightbitff:inst1\|bus_split_out:phm " "Elaborating entity \"bus_split_out\" for hierarchy \"eightbitff:inst1\|bus_split_out:phm\"" {  } { { "eightbitff.bdf" "phm" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/Fpga implementation/16_bit/eightbitff.bdf" { { 184 1120 1264 488 "phm" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665773202137 ""}
{ "Warning" "WSGN_SEARCH_FILE" "8bitdlatch.bdf 1 1 " "Using design file 8bitdlatch.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 8bitdlatch " "Found entity 1: 8bitdlatch" {  } { { "8bitdlatch.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/Fpga implementation/16_bit/8bitdlatch.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665773202147 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1665773202147 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "8bitdlatch 8bitdlatch:inst11 " "Elaborating entity \"8bitdlatch\" for hierarchy \"8bitdlatch:inst11\"" {  } { { "alumod.bdf" "inst11" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/Fpga implementation/16_bit/alumod.bdf" { { 360 1296 1464 456 "inst11" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665773202147 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74175 8bitdlatch:inst11\|74175:inst " "Elaborating entity \"74175\" for hierarchy \"8bitdlatch:inst11\|74175:inst\"" {  } { { "8bitdlatch.bdf" "inst" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/Fpga implementation/16_bit/8bitdlatch.bdf" { { 128 504 624 304 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665773202177 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "8bitdlatch:inst11\|74175:inst " "Elaborated megafunction instantiation \"8bitdlatch:inst11\|74175:inst\"" {  } { { "8bitdlatch.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/Fpga implementation/16_bit/8bitdlatch.bdf" { { 128 504 624 304 "inst" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665773202177 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "generalc GND " "Pin \"generalc\" is stuck at GND" {  } { { "alumod.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/Fpga implementation/16_bit/alumod.bdf" { { 936 2424 2440 1112 "generalc" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1665773202579 "|alumod|generalc"} { "Warning" "WMLS_MLS_STUCK_PIN" "generald GND " "Pin \"generald\" is stuck at GND" {  } { { "alumod.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/Fpga implementation/16_bit/alumod.bdf" { { 1176 3288 3464 1192 "generald" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1665773202579 "|alumod|generald"} { "Warning" "WMLS_MLS_STUCK_PIN" "flag_reg_out\[15\] GND " "Pin \"flag_reg_out\[15\]\" is stuck at GND" {  } { { "alumod.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/Fpga implementation/16_bit/alumod.bdf" { { -208 1200 1386 -192 "flag_reg_out\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1665773202579 "|alumod|flag_reg_out[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "flag_reg_out\[14\] GND " "Pin \"flag_reg_out\[14\]\" is stuck at GND" {  } { { "alumod.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/Fpga implementation/16_bit/alumod.bdf" { { -208 1200 1386 -192 "flag_reg_out\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1665773202579 "|alumod|flag_reg_out[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "flag_reg_out\[13\] GND " "Pin \"flag_reg_out\[13\]\" is stuck at GND" {  } { { "alumod.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/Fpga implementation/16_bit/alumod.bdf" { { -208 1200 1386 -192 "flag_reg_out\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1665773202579 "|alumod|flag_reg_out[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "flag_reg_out\[12\] GND " "Pin \"flag_reg_out\[12\]\" is stuck at GND" {  } { { "alumod.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/Fpga implementation/16_bit/alumod.bdf" { { -208 1200 1386 -192 "flag_reg_out\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1665773202579 "|alumod|flag_reg_out[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "flag_reg_out\[11\] GND " "Pin \"flag_reg_out\[11\]\" is stuck at GND" {  } { { "alumod.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/Fpga implementation/16_bit/alumod.bdf" { { -208 1200 1386 -192 "flag_reg_out\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1665773202579 "|alumod|flag_reg_out[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "flag_reg_out\[10\] GND " "Pin \"flag_reg_out\[10\]\" is stuck at GND" {  } { { "alumod.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/Fpga implementation/16_bit/alumod.bdf" { { -208 1200 1386 -192 "flag_reg_out\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1665773202579 "|alumod|flag_reg_out[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "flag_reg_out\[9\] GND " "Pin \"flag_reg_out\[9\]\" is stuck at GND" {  } { { "alumod.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/Fpga implementation/16_bit/alumod.bdf" { { -208 1200 1386 -192 "flag_reg_out\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1665773202579 "|alumod|flag_reg_out[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "flag_reg_out\[8\] GND " "Pin \"flag_reg_out\[8\]\" is stuck at GND" {  } { { "alumod.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/Fpga implementation/16_bit/alumod.bdf" { { -208 1200 1386 -192 "flag_reg_out\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1665773202579 "|alumod|flag_reg_out[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "flag_reg_out\[7\] GND " "Pin \"flag_reg_out\[7\]\" is stuck at GND" {  } { { "alumod.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/Fpga implementation/16_bit/alumod.bdf" { { -208 1200 1386 -192 "flag_reg_out\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1665773202579 "|alumod|flag_reg_out[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "flag_reg_out\[6\] GND " "Pin \"flag_reg_out\[6\]\" is stuck at GND" {  } { { "alumod.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/Fpga implementation/16_bit/alumod.bdf" { { -208 1200 1386 -192 "flag_reg_out\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1665773202579 "|alumod|flag_reg_out[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "flag_reg_out\[5\] GND " "Pin \"flag_reg_out\[5\]\" is stuck at GND" {  } { { "alumod.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/Fpga implementation/16_bit/alumod.bdf" { { -208 1200 1386 -192 "flag_reg_out\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1665773202579 "|alumod|flag_reg_out[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "flag_reg_out\[4\] GND " "Pin \"flag_reg_out\[4\]\" is stuck at GND" {  } { { "alumod.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/Fpga implementation/16_bit/alumod.bdf" { { -208 1200 1386 -192 "flag_reg_out\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1665773202579 "|alumod|flag_reg_out[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "flag_reg_out\[3\] GND " "Pin \"flag_reg_out\[3\]\" is stuck at GND" {  } { { "alumod.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/Fpga implementation/16_bit/alumod.bdf" { { -208 1200 1386 -192 "flag_reg_out\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1665773202579 "|alumod|flag_reg_out[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "flag_reg_out\[2\] GND " "Pin \"flag_reg_out\[2\]\" is stuck at GND" {  } { { "alumod.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/Fpga implementation/16_bit/alumod.bdf" { { -208 1200 1386 -192 "flag_reg_out\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1665773202579 "|alumod|flag_reg_out[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "flag_reg_out\[1\] GND " "Pin \"flag_reg_out\[1\]\" is stuck at GND" {  } { { "alumod.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/Fpga implementation/16_bit/alumod.bdf" { { -208 1200 1386 -192 "flag_reg_out\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1665773202579 "|alumod|flag_reg_out[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "wwa\[15\] GND " "Pin \"wwa\[15\]\" is stuck at GND" {  } { { "alumod.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/Fpga implementation/16_bit/alumod.bdf" { { 384 1496 1672 400 "wwa\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1665773202579 "|alumod|wwa[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "wwa\[14\] GND " "Pin \"wwa\[14\]\" is stuck at GND" {  } { { "alumod.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/Fpga implementation/16_bit/alumod.bdf" { { 384 1496 1672 400 "wwa\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1665773202579 "|alumod|wwa[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "wwa\[13\] GND " "Pin \"wwa\[13\]\" is stuck at GND" {  } { { "alumod.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/Fpga implementation/16_bit/alumod.bdf" { { 384 1496 1672 400 "wwa\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1665773202579 "|alumod|wwa[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "wwa\[12\] GND " "Pin \"wwa\[12\]\" is stuck at GND" {  } { { "alumod.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/Fpga implementation/16_bit/alumod.bdf" { { 384 1496 1672 400 "wwa\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1665773202579 "|alumod|wwa[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "wwa\[11\] GND " "Pin \"wwa\[11\]\" is stuck at GND" {  } { { "alumod.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/Fpga implementation/16_bit/alumod.bdf" { { 384 1496 1672 400 "wwa\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1665773202579 "|alumod|wwa[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "wwa\[10\] GND " "Pin \"wwa\[10\]\" is stuck at GND" {  } { { "alumod.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/Fpga implementation/16_bit/alumod.bdf" { { 384 1496 1672 400 "wwa\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1665773202579 "|alumod|wwa[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "wwa\[9\] GND " "Pin \"wwa\[9\]\" is stuck at GND" {  } { { "alumod.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/Fpga implementation/16_bit/alumod.bdf" { { 384 1496 1672 400 "wwa\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1665773202579 "|alumod|wwa[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "wwa\[8\] GND " "Pin \"wwa\[8\]\" is stuck at GND" {  } { { "alumod.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/Fpga implementation/16_bit/alumod.bdf" { { 384 1496 1672 400 "wwa\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1665773202579 "|alumod|wwa[8]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1665773202579 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1665773202649 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1665773202931 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665773202931 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "26 " "Design contains 26 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "wwb\[15\] " "No output dependent on input pin \"wwb\[15\]\"" {  } { { "alumod.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/Fpga implementation/16_bit/alumod.bdf" { { 384 1096 1264 400 "wwb" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1665773202982 "|alumod|wwb[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "wwb\[14\] " "No output dependent on input pin \"wwb\[14\]\"" {  } { { "alumod.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/Fpga implementation/16_bit/alumod.bdf" { { 384 1096 1264 400 "wwb" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1665773202982 "|alumod|wwb[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "wwb\[13\] " "No output dependent on input pin \"wwb\[13\]\"" {  } { { "alumod.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/Fpga implementation/16_bit/alumod.bdf" { { 384 1096 1264 400 "wwb" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1665773202982 "|alumod|wwb[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "wwb\[12\] " "No output dependent on input pin \"wwb\[12\]\"" {  } { { "alumod.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/Fpga implementation/16_bit/alumod.bdf" { { 384 1096 1264 400 "wwb" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1665773202982 "|alumod|wwb[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "wwb\[11\] " "No output dependent on input pin \"wwb\[11\]\"" {  } { { "alumod.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/Fpga implementation/16_bit/alumod.bdf" { { 384 1096 1264 400 "wwb" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1665773202982 "|alumod|wwb[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "wwb\[10\] " "No output dependent on input pin \"wwb\[10\]\"" {  } { { "alumod.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/Fpga implementation/16_bit/alumod.bdf" { { 384 1096 1264 400 "wwb" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1665773202982 "|alumod|wwb[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "wwb\[9\] " "No output dependent on input pin \"wwb\[9\]\"" {  } { { "alumod.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/Fpga implementation/16_bit/alumod.bdf" { { 384 1096 1264 400 "wwb" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1665773202982 "|alumod|wwb[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "wwb\[8\] " "No output dependent on input pin \"wwb\[8\]\"" {  } { { "alumod.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/Fpga implementation/16_bit/alumod.bdf" { { 384 1096 1264 400 "wwb" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1665773202982 "|alumod|wwb[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "generalb " "No output dependent on input pin \"generalb\"" {  } { { "alumod.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/Fpga implementation/16_bit/alumod.bdf" { { 176 3288 3456 192 "generalb" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1665773202982 "|alumod|generalb"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "generala " "No output dependent on input pin \"generala\"" {  } { { "alumod.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/Fpga implementation/16_bit/alumod.bdf" { { 16 2416 2432 184 "generala" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1665773202982 "|alumod|generala"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "flag_reg_input\[15\] " "No output dependent on input pin \"flag_reg_input\[15\]\"" {  } { { "alumod.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/Fpga implementation/16_bit/alumod.bdf" { { -168 128 144 32 "flag_reg_input" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1665773202982 "|alumod|flag_reg_input[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "flag_reg_input\[14\] " "No output dependent on input pin \"flag_reg_input\[14\]\"" {  } { { "alumod.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/Fpga implementation/16_bit/alumod.bdf" { { -168 128 144 32 "flag_reg_input" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1665773202982 "|alumod|flag_reg_input[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "flag_reg_input\[13\] " "No output dependent on input pin \"flag_reg_input\[13\]\"" {  } { { "alumod.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/Fpga implementation/16_bit/alumod.bdf" { { -168 128 144 32 "flag_reg_input" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1665773202982 "|alumod|flag_reg_input[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "flag_reg_input\[12\] " "No output dependent on input pin \"flag_reg_input\[12\]\"" {  } { { "alumod.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/Fpga implementation/16_bit/alumod.bdf" { { -168 128 144 32 "flag_reg_input" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1665773202982 "|alumod|flag_reg_input[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "flag_reg_input\[11\] " "No output dependent on input pin \"flag_reg_input\[11\]\"" {  } { { "alumod.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/Fpga implementation/16_bit/alumod.bdf" { { -168 128 144 32 "flag_reg_input" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1665773202982 "|alumod|flag_reg_input[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "flag_reg_input\[10\] " "No output dependent on input pin \"flag_reg_input\[10\]\"" {  } { { "alumod.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/Fpga implementation/16_bit/alumod.bdf" { { -168 128 144 32 "flag_reg_input" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1665773202982 "|alumod|flag_reg_input[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "flag_reg_input\[9\] " "No output dependent on input pin \"flag_reg_input\[9\]\"" {  } { { "alumod.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/Fpga implementation/16_bit/alumod.bdf" { { -168 128 144 32 "flag_reg_input" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1665773202982 "|alumod|flag_reg_input[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "flag_reg_input\[8\] " "No output dependent on input pin \"flag_reg_input\[8\]\"" {  } { { "alumod.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/Fpga implementation/16_bit/alumod.bdf" { { -168 128 144 32 "flag_reg_input" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1665773202982 "|alumod|flag_reg_input[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "flag_reg_input\[7\] " "No output dependent on input pin \"flag_reg_input\[7\]\"" {  } { { "alumod.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/Fpga implementation/16_bit/alumod.bdf" { { -168 128 144 32 "flag_reg_input" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1665773202982 "|alumod|flag_reg_input[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "flag_reg_input\[6\] " "No output dependent on input pin \"flag_reg_input\[6\]\"" {  } { { "alumod.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/Fpga implementation/16_bit/alumod.bdf" { { -168 128 144 32 "flag_reg_input" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1665773202982 "|alumod|flag_reg_input[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "flag_reg_input\[5\] " "No output dependent on input pin \"flag_reg_input\[5\]\"" {  } { { "alumod.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/Fpga implementation/16_bit/alumod.bdf" { { -168 128 144 32 "flag_reg_input" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1665773202982 "|alumod|flag_reg_input[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "flag_reg_input\[4\] " "No output dependent on input pin \"flag_reg_input\[4\]\"" {  } { { "alumod.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/Fpga implementation/16_bit/alumod.bdf" { { -168 128 144 32 "flag_reg_input" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1665773202982 "|alumod|flag_reg_input[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "flag_reg_input\[3\] " "No output dependent on input pin \"flag_reg_input\[3\]\"" {  } { { "alumod.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/Fpga implementation/16_bit/alumod.bdf" { { -168 128 144 32 "flag_reg_input" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1665773202982 "|alumod|flag_reg_input[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "flag_reg_input\[2\] " "No output dependent on input pin \"flag_reg_input\[2\]\"" {  } { { "alumod.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/Fpga implementation/16_bit/alumod.bdf" { { -168 128 144 32 "flag_reg_input" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1665773202982 "|alumod|flag_reg_input[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "flag_reg_input\[1\] " "No output dependent on input pin \"flag_reg_input\[1\]\"" {  } { { "alumod.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/Fpga implementation/16_bit/alumod.bdf" { { -168 128 144 32 "flag_reg_input" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1665773202982 "|alumod|flag_reg_input[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "flag_reg_input\[0\] " "No output dependent on input pin \"flag_reg_input\[0\]\"" {  } { { "alumod.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/Fpga implementation/16_bit/alumod.bdf" { { -168 128 144 32 "flag_reg_input" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1665773202982 "|alumod|flag_reg_input[0]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1665773202982 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "259 " "Implemented 259 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "118 " "Implemented 118 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1665773202982 ""} { "Info" "ICUT_CUT_TM_OPINS" "68 " "Implemented 68 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1665773202982 ""} { "Info" "ICUT_CUT_TM_LCELLS" "73 " "Implemented 73 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1665773202982 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1665773202982 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 73 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 73 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4850 " "Peak virtual memory: 4850 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1665773203002 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Oct 14 12:46:43 2022 " "Processing ended: Fri Oct 14 12:46:43 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1665773203002 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1665773203002 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1665773203002 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1665773203002 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1665773204306 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1665773204306 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Oct 14 12:46:43 2022 " "Processing started: Fri Oct 14 12:46:43 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1665773204306 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1665773204306 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off alumod -c alumod " "Command: quartus_fit --read_settings_files=off --write_settings_files=off alumod -c alumod" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1665773204306 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1665773204427 ""}
{ "Info" "0" "" "Project  = alumod" {  } {  } 0 0 "Project  = alumod" 0 0 "Fitter" 0 0 1665773204427 ""}
{ "Info" "0" "" "Revision = alumod" {  } {  } 0 0 "Revision = alumod" 0 0 "Fitter" 0 0 1665773204427 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1665773204590 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1665773204590 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "alumod 5CEBA4F23C7 " "Selected device 5CEBA4F23C7 for design \"alumod\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1665773204600 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1665773204633 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1665773204633 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1665773204908 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1665773204916 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1665773205030 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "186 186 " "No exact pin location assignment(s) for 186 pins of 186 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1665773205170 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1665773208562 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "1  (1 global) " "Automatically promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "wwclk~inputCLKENA0 8 global CLKCTRL_G10 " "wwclk~inputCLKENA0 with 8 fanout uses global clock CLKCTRL_G10" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1665773208802 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1665773208802 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1665773208802 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1665773208808 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1665773208808 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1665773208808 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1665773208808 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1665773208808 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1665773208812 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "alumod.sdc " "Synopsys Design Constraints File file not found: 'alumod.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1665773209413 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1665773209413 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1665773209413 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1665773209413 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1665773209413 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1665773209433 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1665773209433 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1665773209433 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:04 " "Fitter preparation operations ending: elapsed time is 00:00:04" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1665773209505 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1665773211283 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1665773211535 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1665773212063 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1665773213203 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1665773214477 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1665773214477 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1665773215622 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X33_Y0 X43_Y10 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X33_Y0 to location X43_Y10" {  } { { "loc" "" { Generic "C:/Users/dudkr/Desktop/16 bit computer/A- current/Fpga implementation/16_bit/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X33_Y0 to location X43_Y10"} { { 12 { 0 ""} 33 0 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1665773217768 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1665773217768 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1665773217929 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1665773217929 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1665773217929 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1665773217929 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.34 " "Total time spent on timing analysis during the Fitter is 0.34 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1665773219459 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1665773219469 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1665773219896 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1665773219896 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1665773220329 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:03 " "Fitter post-fit operations ending: elapsed time is 00:00:03" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1665773222731 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/dudkr/Desktop/16 bit computer/A- current/Fpga implementation/16_bit/output_files/alumod.fit.smsg " "Generated suppressed messages file C:/Users/dudkr/Desktop/16 bit computer/A- current/Fpga implementation/16_bit/output_files/alumod.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1665773222977 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6271 " "Peak virtual memory: 6271 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1665773223450 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Oct 14 12:47:03 2022 " "Processing ended: Fri Oct 14 12:47:03 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1665773223450 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:20 " "Elapsed time: 00:00:20" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1665773223450 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:32 " "Total CPU time (on all processors): 00:00:32" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1665773223450 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1665773223450 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1665773224608 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1665773224608 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Oct 14 12:47:04 2022 " "Processing started: Fri Oct 14 12:47:04 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1665773224608 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1665773224608 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off alumod -c alumod " "Command: quartus_asm --read_settings_files=off --write_settings_files=off alumod -c alumod" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1665773224608 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1665773225364 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1665773227722 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4830 " "Peak virtual memory: 4830 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1665773227958 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Oct 14 12:47:07 2022 " "Processing ended: Fri Oct 14 12:47:07 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1665773227958 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1665773227958 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1665773227958 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1665773227958 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1665773228575 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1665773229236 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1665773229236 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Oct 14 12:47:08 2022 " "Processing started: Fri Oct 14 12:47:08 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1665773229236 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1665773229236 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta alumod -c alumod " "Command: quartus_sta alumod -c alumod" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1665773229236 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1665773229366 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1665773229936 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1665773229936 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1665773229967 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1665773229967 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "alumod.sdc " "Synopsys Design Constraints File file not found: 'alumod.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1665773230322 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1665773230322 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name flag_reg_set flag_reg_set " "create_clock -period 1.000 -name flag_reg_set flag_reg_set" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1665773230322 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name wwclk wwclk " "create_clock -period 1.000 -name wwclk wwclk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1665773230322 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1665773230322 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1665773230322 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Timing Analyzer" 0 -1 1665773230322 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1665773230322 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1665773230332 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1665773230332 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1665773230342 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1665773230342 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1665773230352 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1665773230352 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1665773230352 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1665773230352 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.538 " "Worst-case minimum pulse width slack is -0.538" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665773230352 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665773230352 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538              -6.164 wwclk  " "   -0.538              -6.164 wwclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665773230352 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538              -0.790 flag_reg_set  " "   -0.538              -0.790 flag_reg_set " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665773230352 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1665773230352 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1665773230362 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1665773230393 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1665773231338 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Timing Analyzer" 0 -1 1665773231403 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1665773231403 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1665773231410 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1665773231410 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1665773231410 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1665773231421 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1665773231421 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1665773231421 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.538 " "Worst-case minimum pulse width slack is -0.538" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665773231421 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665773231421 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538              -6.294 wwclk  " "   -0.538              -6.294 wwclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665773231421 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538              -0.788 flag_reg_set  " "   -0.538              -0.788 flag_reg_set " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665773231421 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1665773231421 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1665773231431 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1665773231577 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1665773232357 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Timing Analyzer" 0 -1 1665773232422 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1665773232427 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1665773232427 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1665773232427 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1665773232427 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1665773232427 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1665773232427 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.246 " "Worst-case minimum pulse width slack is -0.246" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665773232437 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665773232437 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.246              -0.246 flag_reg_set  " "   -0.246              -0.246 flag_reg_set " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665773232437 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.090              -0.708 wwclk  " "   -0.090              -0.708 wwclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665773232437 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1665773232437 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1665773232437 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Timing Analyzer" 0 -1 1665773232594 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1665773232597 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1665773232597 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1665773232604 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1665773232604 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1665773232604 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1665773232604 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.251 " "Worst-case minimum pulse width slack is -0.251" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665773232604 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665773232604 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.251              -0.251 flag_reg_set  " "   -0.251              -0.251 flag_reg_set " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665773232604 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.092              -0.728 wwclk  " "   -0.092              -0.728 wwclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665773232604 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1665773232604 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1665773234332 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1665773234342 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5079 " "Peak virtual memory: 5079 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1665773234396 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Oct 14 12:47:14 2022 " "Processing ended: Fri Oct 14 12:47:14 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1665773234396 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1665773234396 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1665773234396 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1665773234396 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 85 s " "Quartus Prime Full Compilation was successful. 0 errors, 85 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1665773235088 ""}
