###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       138413   # Number of WRITE/WRITEP commands
num_reads_done                 =       504550   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       394016   # Number of read row buffer hits
num_read_cmds                  =       504555   # Number of READ/READP commands
num_writes_done                =       138479   # Number of read requests issued
num_write_row_hits             =       115356   # Number of write row buffer hits
num_act_cmds                   =       134021   # Number of ACT commands
num_pre_cmds                   =       133994   # Number of PRE commands
num_ondemand_pres              =       111893   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9391528   # Cyles of rank active rank.0
rank_active_cycles.1           =      9082774   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       608472   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       917226   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =       598083   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =         6533   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         2804   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         3528   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =          839   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =          501   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =          731   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         1183   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         1532   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =         1820   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        25517   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =           23   # Write cmd latency (cycles)
write_latency[20-39]           =          400   # Write cmd latency (cycles)
write_latency[40-59]           =          735   # Write cmd latency (cycles)
write_latency[60-79]           =         1327   # Write cmd latency (cycles)
write_latency[80-99]           =         2678   # Write cmd latency (cycles)
write_latency[100-119]         =         3988   # Write cmd latency (cycles)
write_latency[120-139]         =         5827   # Write cmd latency (cycles)
write_latency[140-159]         =         7398   # Write cmd latency (cycles)
write_latency[160-179]         =         7724   # Write cmd latency (cycles)
write_latency[180-199]         =         7720   # Write cmd latency (cycles)
write_latency[200-]            =       100593   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            1   # Read request latency (cycles)
read_latency[20-39]            =       220971   # Read request latency (cycles)
read_latency[40-59]            =        66988   # Read request latency (cycles)
read_latency[60-79]            =        73739   # Read request latency (cycles)
read_latency[80-99]            =        26174   # Read request latency (cycles)
read_latency[100-119]          =        19685   # Read request latency (cycles)
read_latency[120-139]          =        15499   # Read request latency (cycles)
read_latency[140-159]          =         8640   # Read request latency (cycles)
read_latency[160-179]          =         6653   # Read request latency (cycles)
read_latency[180-199]          =         5462   # Read request latency (cycles)
read_latency[200-]             =        60738   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  6.90958e+08   # Write energy
read_energy                    =  2.03437e+09   # Read energy
act_energy                     =  3.66681e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  2.92067e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  4.40268e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.86031e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.66765e+09   # Active standby energy rank.1
average_read_latency           =      103.892   # Average read request latency (cycles)
average_interarrival           =      15.5504   # Average request interarrival latency (cycles)
total_energy                   =   1.6057e+10   # Total energy (pJ)
average_power                  =       1605.7   # Average power (mW)
average_bandwidth              =      5.48718   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       159010   # Number of WRITE/WRITEP commands
num_reads_done                 =       524192   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       394719   # Number of read row buffer hits
num_read_cmds                  =       524192   # Number of READ/READP commands
num_writes_done                =       159081   # Number of read requests issued
num_write_row_hits             =       124854   # Number of write row buffer hits
num_act_cmds                   =       164217   # Number of ACT commands
num_pre_cmds                   =       164189   # Number of PRE commands
num_ondemand_pres              =       142775   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9233741   # Cyles of rank active rank.0
rank_active_cycles.1           =      9177289   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       766259   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       822711   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =       640041   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =         4939   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         2868   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         3565   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =          810   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =          445   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =          704   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         1169   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         1496   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =         1825   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        25471   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =           13   # Write cmd latency (cycles)
write_latency[20-39]           =          452   # Write cmd latency (cycles)
write_latency[40-59]           =          706   # Write cmd latency (cycles)
write_latency[60-79]           =         1277   # Write cmd latency (cycles)
write_latency[80-99]           =         2631   # Write cmd latency (cycles)
write_latency[100-119]         =         4123   # Write cmd latency (cycles)
write_latency[120-139]         =         6473   # Write cmd latency (cycles)
write_latency[140-159]         =         8050   # Write cmd latency (cycles)
write_latency[160-179]         =         8757   # Write cmd latency (cycles)
write_latency[180-199]         =         8643   # Write cmd latency (cycles)
write_latency[200-]            =       117885   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            0   # Read request latency (cycles)
read_latency[20-39]            =       208861   # Read request latency (cycles)
read_latency[40-59]            =        66391   # Read request latency (cycles)
read_latency[60-79]            =        82994   # Read request latency (cycles)
read_latency[80-99]            =        29312   # Read request latency (cycles)
read_latency[100-119]          =        22213   # Read request latency (cycles)
read_latency[120-139]          =        17653   # Read request latency (cycles)
read_latency[140-159]          =         9963   # Read request latency (cycles)
read_latency[160-179]          =         7595   # Read request latency (cycles)
read_latency[180-199]          =         6015   # Read request latency (cycles)
read_latency[200-]             =        73195   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  7.93778e+08   # Write energy
read_energy                    =  2.11354e+09   # Read energy
act_energy                     =  4.49298e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  3.67804e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  3.94901e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.76185e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.72663e+09   # Active standby energy rank.1
average_read_latency           =      118.897   # Average read request latency (cycles)
average_interarrival           =      14.6341   # Average request interarrival latency (cycles)
total_energy                   =  1.63125e+10   # Total energy (pJ)
average_power                  =      1631.25   # Average power (mW)
average_bandwidth              =       5.8306   # Average bandwidth
