#-----------------------------------------------------------
# Vivado v2025.2 (64-bit)
# SW Build 6299465 on Fri Nov 14 19:35:11 GMT 2025
# IP Build 6300035 on Fri Nov 14 10:48:45 MST 2025
# SharedData Build 6298862 on Thu Nov 13 04:50:51 MST 2025
# Start of session at: Wed Dec 24 19:04:29 2025
# Process ID         : 34268
# Current directory  : C:/Users/shara/OneDrive/Documents/Coding Stuff/FPGA/FPGA/verilog_basics
# Command line       : vivado.exe -gui_launcher_event rodinguilauncherevent25636 C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.xpr
# Log file           : C:/Users/shara/OneDrive/Documents/Coding Stuff/FPGA/FPGA/verilog_basics/vivado.log
# Journal file       : C:/Users/shara/OneDrive/Documents/Coding Stuff/FPGA/FPGA/verilog_basics\vivado.jou
# Running On         : Sharadhi_Lenovo
# Platform           : Windows Server 2016 or Windows 10
# Operating System   : 26100
# Processor Detail   : Intel(R) Core(TM) i9-14900HX
# CPU Frequency      : 2419 MHz
# CPU Physical cores : 24
# CPU Logical cores  : 32
# Host memory        : 34053 MB
# Swap memory        : 2147 MB
# Total Virtual      : 36200 MB
# Available Virtual  : 18317 MB
#-----------------------------------------------------------
start_gui
open_project {C:/Users/shara/OneDrive/Documents/Coding Stuff/FPGA/FPGA/verilog_basics/verilog_basics.xpr}
WARNING: [Board 49-26] cannot add Board Part xilinx.com:emb-plus-vpr-4616:part0:1.0 available at C:/AMDDesignTools/2025.2/data/xhub/boards\XilinxBoardStore\boards\Xilinx\emb-plus-vpr-4616\1.0\board.xml as part xcve2302-sfva784-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:emb-plus-vpr-4616:part0:1.1 available at C:/AMDDesignTools/2025.2/data/xhub/boards\XilinxBoardStore\boards\Xilinx\emb-plus-vpr-4616\1.1\board.xml as part xcve2302-sfva784-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k24c:part0:1.0 available at C:/AMDDesignTools/2025.2/data/xhub/boards\XilinxBoardStore\boards\Xilinx\k24c\1.0\board.xml as part xck24-ubva530-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k24c:part0:1.1 available at C:/AMDDesignTools/2025.2/data/xhub/boards\XilinxBoardStore\boards\Xilinx\k24c\1.1\board.xml as part xck24-ubva530-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k24i:part0:1.0 available at C:/AMDDesignTools/2025.2/data/xhub/boards\XilinxBoardStore\boards\Xilinx\k24i\1.0\board.xml as part xck24-ubva530-2lvi-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26c:part0:1.2 available at C:/AMDDesignTools/2025.2/data/xhub/boards\XilinxBoardStore\boards\Xilinx\k26c\1.2\board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26c:part0:1.3 available at C:/AMDDesignTools/2025.2/data/xhub/boards\XilinxBoardStore\boards\Xilinx\k26c\1.3\board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26c:part0:1.4 available at C:/AMDDesignTools/2025.2/data/xhub/boards\XilinxBoardStore\boards\Xilinx\k26c\1.4\board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26i:part0:1.2 available at C:/AMDDesignTools/2025.2/data/xhub/boards\XilinxBoardStore\boards\Xilinx\k26i\1.2\board.xml as part xck26-sfvc784-2lvi-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26i:part0:1.3 available at C:/AMDDesignTools/2025.2/data/xhub/boards\XilinxBoardStore\boards\Xilinx\k26i\1.3\board.xml as part xck26-sfvc784-2lvi-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26i:part0:1.4 available at C:/AMDDesignTools/2025.2/data/xhub/boards\XilinxBoardStore\boards\Xilinx\k26i\1.4\board.xml as part xck26-sfvc784-2lvi-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.6 available at C:/AMDDesignTools/2025.2/data/xhub/boards\XilinxBoardStore\boards\Xilinx\kc705\1.6\board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.7 available at C:/AMDDesignTools/2025.2/data/xhub/boards\XilinxBoardStore\boards\Xilinx\kc705\1.7\board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at C:/AMDDesignTools/2025.2/data/xhub/boards\XilinxBoardStore\boards\Xilinx\kcu105\1.6\board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at C:/AMDDesignTools/2025.2/data/xhub/boards\XilinxBoardStore\boards\Xilinx\kcu105\1.7\board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.4 available at C:/AMDDesignTools/2025.2/data/xhub/boards\XilinxBoardStore\boards\Xilinx\kcu116\1.4\board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.5 available at C:/AMDDesignTools/2025.2/data/xhub/boards\XilinxBoardStore\boards\Xilinx\kcu116\1.5\board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at C:/AMDDesignTools/2025.2/data/xhub/boards\XilinxBoardStore\boards\Xilinx\kcu1500\1.2\board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kd240_som:part0:1.0 available at C:/AMDDesignTools/2025.2/data/xhub/boards\XilinxBoardStore\boards\Xilinx\kd240_som\1.0\board.xml as part xck24-ubva530-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kd240_som:part0:1.1 available at C:/AMDDesignTools/2025.2/data/xhub/boards\XilinxBoardStore\boards\Xilinx\kd240_som\1.1\board.xml as part xck24-ubva530-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kr260_som:part0:1.0 available at C:/AMDDesignTools/2025.2/data/xhub/boards\XilinxBoardStore\boards\Xilinx\kr260_som\1.0\board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kr260_som:part0:1.1 available at C:/AMDDesignTools/2025.2/data/xhub/boards\XilinxBoardStore\boards\Xilinx\kr260_som\1.1\board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kv260_som:part0:1.2 available at C:/AMDDesignTools/2025.2/data/xhub/boards\XilinxBoardStore\boards\Xilinx\kv260_som\1.2\board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kv260_som:part0:1.3 available at C:/AMDDesignTools/2025.2/data/xhub/boards\XilinxBoardStore\boards\Xilinx\kv260_som\1.3\board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kv260_som:part0:1.4 available at C:/AMDDesignTools/2025.2/data/xhub/boards\XilinxBoardStore\boards\Xilinx\kv260_som\1.4\board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:scu35:part0:1.0 available at C:/AMDDesignTools/2025.2/data/xhub/boards\XilinxBoardStore\boards\Xilinx\scu35\1.0\board.xml as part xcsu35p-sbvb625-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:sp701:part0:1.0 available at C:/AMDDesignTools/2025.2/data/xhub/boards\XilinxBoardStore\boards\Xilinx\sp701\1.0\board.xml as part xc7s100fgga676-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:sp701:part0:1.1 available at C:/AMDDesignTools/2025.2/data/xhub/boards\XilinxBoardStore\boards\Xilinx\sp701\1.1\board.xml as part xc7s100fgga676-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:v80:part0:1.0 available at C:/AMDDesignTools/2025.2/data/xhub/boards\XilinxBoardStore\boards\Xilinx\v80\1.0\board.xml as part xcv80-lsva4737-2mhp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc707:part0:1.4 available at C:/AMDDesignTools/2025.2/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vc707\1.4\board.xml as part xc7vx485tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc707:part0:1.5 available at C:/AMDDesignTools/2025.2/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vc707\1.5\board.xml as part xc7vx485tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc709:part0:1.8 available at C:/AMDDesignTools/2025.2/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vc709\1.8\board.xml as part xc7vx690tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at C:/AMDDesignTools/2025.2/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vck190\production\2.2\board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.0 available at C:/AMDDesignTools/2025.2/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vck190\production\3.0\board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.1 available at C:/AMDDesignTools/2025.2/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vck190\production\3.1\board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.2 available at C:/AMDDesignTools/2025.2/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vck190\production\3.2\board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.3 available at C:/AMDDesignTools/2025.2/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vck190\production\3.3\board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.4 available at C:/AMDDesignTools/2025.2/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vck190\production\3.4\board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.0 available at C:/AMDDesignTools/2025.2/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vck190_newl\production\1.0\board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.1 available at C:/AMDDesignTools/2025.2/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vck190_newl\production\1.1\board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.2 available at C:/AMDDesignTools/2025.2/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vck190_newl\production\1.2\board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.3 available at C:/AMDDesignTools/2025.2/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vck190_newl\production\1.3\board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at C:/AMDDesignTools/2025.2/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vcu108\1.6\board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at C:/AMDDesignTools/2025.2/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vcu108\1.7\board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at C:/AMDDesignTools/2025.2/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vcu110\1.4\board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at C:/AMDDesignTools/2025.2/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vcu118\2.0\board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at C:/AMDDesignTools/2025.2/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vcu118\2.3\board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at C:/AMDDesignTools/2025.2/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vcu118\2.4\board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128:part0:1.0 available at C:/AMDDesignTools/2025.2/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vcu128\production\1.0\board.xml as part xcvu37p-fsvh2892-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at C:/AMDDesignTools/2025.2/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vcu129\production\1.0\board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at C:/AMDDesignTools/2025.2/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vcu1525\1.3\board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280:part0:1.0 available at C:/AMDDesignTools/2025.2/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vek280\production\1.0\board.xml as part xcve2802-vsvh1760-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280:part0:1.1 available at C:/AMDDesignTools/2025.2/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vek280\production\1.1\board.xml as part xcve2802-vsvh1760-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280:part0:1.2 available at C:/AMDDesignTools/2025.2/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vek280\production\1.2\board.xml as part xcve2802-vsvh1760-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek385:part0:1.0 available at C:/AMDDesignTools/2025.2/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vek385\1.0\board.xml as part xc2ve3858-ssva2112-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek385:part0:1.1 available at C:/AMDDesignTools/2025.2/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vek385\1.1\board.xml as part xc2ve3858-ssva2112-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek385_1:part0:1.0 available at C:/AMDDesignTools/2025.2/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vek385_2\1.0\board.xml as part xc2ve3858-ssva2112-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_mpsoc:part0:1.0 available at C:/AMDDesignTools/2025.2/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vermeo_t1_mpsoc\1.0\board.xml as part xczu19eg-ffvd1760-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_rfsoc:part0:1.0 available at C:/AMDDesignTools/2025.2/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vermeo_t1_rfsoc\1.0\board.xml as part xczu21dr-ffvd1156-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.0 available at C:/AMDDesignTools/2025.2/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vhk158\production\1.0\board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.1 available at C:/AMDDesignTools/2025.2/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vhk158\production\1.1\board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.2 available at C:/AMDDesignTools/2025.2/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vhk158\production\1.2\board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at C:/AMDDesignTools/2025.2/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vmk180\production\2.2\board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at C:/AMDDesignTools/2025.2/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vmk180\production\3.0\board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.1 available at C:/AMDDesignTools/2025.2/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vmk180\production\3.1\board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.2 available at C:/AMDDesignTools/2025.2/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vmk180\production\3.2\board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.3 available at C:/AMDDesignTools/2025.2/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vmk180\production\3.3\board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.0 available at C:/AMDDesignTools/2025.2/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vmk180_newl\production\1.0\board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.1 available at C:/AMDDesignTools/2025.2/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vmk180_newl\production\1.1\board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.0 available at C:/AMDDesignTools/2025.2/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vpk120\production\1.0\board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.1 available at C:/AMDDesignTools/2025.2/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vpk120\production\1.1\board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.2 available at C:/AMDDesignTools/2025.2/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vpk120\production\1.2\board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.0 available at C:/AMDDesignTools/2025.2/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vpk180\production\1.0\board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'C:/Users/shara/OneDrive/Documents/Coding Stuff/FPGA/FPGA/verilog_basics/verilog_basics.gen/sources_1'.
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.1 available at C:/AMDDesignTools/2025.2/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vpk180\production\1.1\board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.2 available at C:/AMDDesignTools/2025.2/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vpk180\production\1.2\board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vrk160:part0:1.0 available at C:/AMDDesignTools/2025.2/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vrk160\1.0\board.xml as part xcvr1602-vsva2488-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vrk160:part0:1.1 available at C:/AMDDesignTools/2025.2/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vrk160\1.1\board.xml as part xcvr1602-vsva2488-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc702:part0:1.4 available at C:/AMDDesignTools/2025.2/data/xhub/boards\XilinxBoardStore\boards\Xilinx\zc702\1.4\board.xml as part xc7z020clg484-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.4 available at C:/AMDDesignTools/2025.2/data/xhub/boards\XilinxBoardStore\boards\Xilinx\zc706\1.4\board.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.5 available at C:/AMDDesignTools/2025.2/data/xhub/boards\XilinxBoardStore\boards\Xilinx\zc706\1.5\board.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.3 available at C:/AMDDesignTools/2025.2/data/xhub/boards\XilinxBoardStore\boards\Xilinx\zcu102\3.3\board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.4 available at C:/AMDDesignTools/2025.2/data/xhub/boards\XilinxBoardStore\boards\Xilinx\zcu102\3.4\board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu104:part0:1.1 available at C:/AMDDesignTools/2025.2/data/xhub/boards\XilinxBoardStore\boards\Xilinx\zcu104\1.1\board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.4 available at C:/AMDDesignTools/2025.2/data/xhub/boards\XilinxBoardStore\boards\Xilinx\zcu106\2.4\board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.5 available at C:/AMDDesignTools/2025.2/data/xhub/boards\XilinxBoardStore\boards\Xilinx\zcu106\2.5\board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.6 available at C:/AMDDesignTools/2025.2/data/xhub/boards\XilinxBoardStore\boards\Xilinx\zcu106\2.6\board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.2 available at C:/AMDDesignTools/2025.2/data/xhub/boards\XilinxBoardStore\boards\Xilinx\zcu111\1.2\board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.3 available at C:/AMDDesignTools/2025.2/data/xhub/boards\XilinxBoardStore\boards\Xilinx\zcu111\1.3\board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.4 available at C:/AMDDesignTools/2025.2/data/xhub/boards\XilinxBoardStore\boards\Xilinx\zcu111\1.4\board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1275:part0:1.0 available at C:/AMDDesignTools/2025.2/data/xhub/boards\XilinxBoardStore\boards\Xilinx\zcu1275\1.0\board.xml as part xczu29dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1285:part0:1.0 available at C:/AMDDesignTools/2025.2/data/xhub/boards\XilinxBoardStore\boards\Xilinx\zcu1285\1.0\board.xml as part xczu39dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208:part0:2.0 available at C:/AMDDesignTools/2025.2/data/xhub/boards\XilinxBoardStore\boards\Xilinx\zcu208\production\2.0\board.xml as part xczu48dr-fsvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/AMDDesignTools/2025.2/data/xhub/boards\XilinxBoardStore\boards\Xilinx\zcu208ld\production\2.0\board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216:part0:2.0 available at C:/AMDDesignTools/2025.2/data/xhub/boards\XilinxBoardStore\boards\Xilinx\zcu216\production\2.0\board.xml as part xczu49dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/AMDDesignTools/2025.2/data/xhub/boards\XilinxBoardStore\boards\Xilinx\zcu216ld\production\2.0\board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at C:/AMDDesignTools/2025.2/data/xhub/boards\XilinxBoardStore\boards\Xilinx\zcu670\2.0\board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at C:/AMDDesignTools/2025.2/data/xhub/boards\XilinxBoardStore\boards\Xilinx\zcu670ld\1.0\board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
Scanning sources...
Finished scanning sources
WARNING: [Board 49-26] cannot add Board Part xilinx.com:emb-plus-vpr-4616:part0:1.0 available at C:/AMDDesignTools/2025.2/data/xhub/boards\XilinxBoardStore\boards\Xilinx\emb-plus-vpr-4616\1.0\board.xml as part xcve2302-sfva784-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:emb-plus-vpr-4616:part0:1.1 available at C:/AMDDesignTools/2025.2/data/xhub/boards\XilinxBoardStore\boards\Xilinx\emb-plus-vpr-4616\1.1\board.xml as part xcve2302-sfva784-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k24c:part0:1.0 available at C:/AMDDesignTools/2025.2/data/xhub/boards\XilinxBoardStore\boards\Xilinx\k24c\1.0\board.xml as part xck24-ubva530-2lv-c specified in board_part file is either invalid or not available
INFO: [Common 17-14] Message 'Board 49-26' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Project 1-5713] Board part '' set for the project  is not found. BoardPart property will be unset. Please select board from latest repo build 
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/AMDDesignTools/2025.2/Vivado/data/ip'.
update_compile_order -fileset sources_1
close [ open {C:/Users/shara/OneDrive/Documents/Coding Stuff/FPGA/FPGA/verilog_basics/verilog_basics.srcs/sources_1/new/boolean_exp.v} w ]
add_files {{C:/Users/shara/OneDrive/Documents/Coding Stuff/FPGA/FPGA/verilog_basics/verilog_basics.srcs/sources_1/new/boolean_exp.v}}
update_compile_order -fileset sources_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open {C:/Users/shara/OneDrive/Documents/Coding Stuff/FPGA/FPGA/verilog_basics/verilog_basics.srcs/sim_1/new/boolean_exp_tb.v} w ]
add_files -fileset sim_1 {{C:/Users/shara/OneDrive/Documents/Coding Stuff/FPGA/FPGA/verilog_basics/verilog_basics.srcs/sim_1/new/boolean_exp_tb.v}}
update_compile_order -fileset sim_1
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sim_1\new\boolean_exp_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sources_1\new\boolean_exp.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sim_1\new\boolean_exp_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sim_1\new\boolean_exp_tb.v:]
ERROR: [Common 17-180] Spawn failed: The operation completed successfully.

set_property top boolean [current_fileset]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sim_1\new\boolean_exp_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sources_1\new\boolean_exp.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sim_1\new\boolean_exp_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sim_1\new\boolean_exp_tb.v:]
ERROR: [Common 17-180] Spawn failed: The operation completed successfully.

update_compile_order -fileset sources_1
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sim_1\new\boolean_exp_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sources_1\new\boolean_exp.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sources_1\new\boolean_exp.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sources_1\new\boolean_exp.v:]
set_property top boolean_exp_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sim_1\new\boolean_exp_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sources_1\new\boolean_exp.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sim_1\new\boolean_exp_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sim_1\new\boolean_exp_tb.v:]
ERROR: [Common 17-180] Spawn failed: The operation completed successfully.

update_compile_order -fileset sim_1
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sim_1\new\boolean_exp_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sources_1\new\boolean_exp.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sim_1\new\boolean_exp_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sim_1\new\boolean_exp_tb.v:]
ERROR: [Common 17-180] Spawn failed: The operation completed successfully.

launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-25911] Executing simulation for 'XSim' simulator
INFO: [Vivado 12-28535] Process started - Wed Dec 24 19:12:44 2025

INFO: [Vivado 12-12493] Simulation top is 'boolean_exp_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/shara/OneDrive/Documents/Coding Stuff/FPGA/FPGA/verilog_basics/verilog_basics.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/AMDDesignTools/2025.2/Vivado/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'boolean_exp_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/shara/OneDrive/Documents/Coding Stuff/FPGA/FPGA/verilog_basics/verilog_basics.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj boolean_exp_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shara/OneDrive/Documents/Coding Stuff/FPGA/FPGA/verilog_basics/verilog_basics.srcs/sim_1/new/boolean_exp_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module boolean_exp_tb
ERROR: [VRFC 10-4982] syntax error near 'end' [C:/Users/shara/OneDrive/Documents/Coding Stuff/FPGA/FPGA/verilog_basics/verilog_basics.srcs/sim_1/new/boolean_exp_tb.v:38]
ERROR: [VRFC 10-8549] Verilog 2000 keyword 'end' used in incorrect context [C:/Users/shara/OneDrive/Documents/Coding Stuff/FPGA/FPGA/verilog_basics/verilog_basics.srcs/sim_1/new/boolean_exp_tb.v:38]
ERROR: [VRFC 10-8530] module 'boolean_exp_tb' is ignored due to previous errors [C:/Users/shara/OneDrive/Documents/Coding Stuff/FPGA/FPGA/verilog_basics/verilog_basics.srcs/sim_1/new/boolean_exp_tb.v:23]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/shara/OneDrive/Documents/Coding Stuff/FPGA/FPGA/verilog_basics/verilog_basics.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/shara/OneDrive/Documents/Coding Stuff/FPGA/FPGA/verilog_basics/verilog_basics.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sim_1\new\boolean_exp_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sources_1\new\boolean_exp.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sim_1\new\boolean_exp_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sim_1\new\boolean_exp_tb.v:]
ERROR: [Common 17-180] Spawn failed: The operation completed successfully.

launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-25911] Executing simulation for 'XSim' simulator
INFO: [Vivado 12-28535] Process started - Wed Dec 24 19:16:33 2025

INFO: [Vivado 12-12493] Simulation top is 'boolean_exp_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/shara/OneDrive/Documents/Coding Stuff/FPGA/FPGA/verilog_basics/verilog_basics.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/AMDDesignTools/2025.2/Vivado/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'boolean_exp_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/shara/OneDrive/Documents/Coding Stuff/FPGA/FPGA/verilog_basics/verilog_basics.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj boolean_exp_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shara/OneDrive/Documents/Coding Stuff/FPGA/FPGA/verilog_basics/verilog_basics.srcs/sim_1/new/boolean_exp_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module boolean_exp_tb
ERROR: [VRFC 10-4982] syntax error near 'end' [C:/Users/shara/OneDrive/Documents/Coding Stuff/FPGA/FPGA/verilog_basics/verilog_basics.srcs/sim_1/new/boolean_exp_tb.v:38]
ERROR: [VRFC 10-8549] Verilog 2000 keyword 'end' used in incorrect context [C:/Users/shara/OneDrive/Documents/Coding Stuff/FPGA/FPGA/verilog_basics/verilog_basics.srcs/sim_1/new/boolean_exp_tb.v:38]
ERROR: [VRFC 10-8530] module 'boolean_exp_tb' is ignored due to previous errors [C:/Users/shara/OneDrive/Documents/Coding Stuff/FPGA/FPGA/verilog_basics/verilog_basics.srcs/sim_1/new/boolean_exp_tb.v:23]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/shara/OneDrive/Documents/Coding Stuff/FPGA/FPGA/verilog_basics/verilog_basics.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/shara/OneDrive/Documents/Coding Stuff/FPGA/FPGA/verilog_basics/verilog_basics.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sim_1\new\half_adder_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sim_1\new\boolean_exp_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sources_1\new\boolean_exp.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sim_1\new\boolean_exp_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sim_1\new\boolean_exp_tb.v:]
ERROR: [Common 17-180] Spawn failed: The operation completed successfully.

launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-25911] Executing simulation for 'XSim' simulator
INFO: [Vivado 12-28535] Process started - Wed Dec 24 19:17:15 2025

INFO: [Vivado 12-12493] Simulation top is 'boolean_exp_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/shara/OneDrive/Documents/Coding Stuff/FPGA/FPGA/verilog_basics/verilog_basics.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/AMDDesignTools/2025.2/Vivado/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'boolean_exp_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/shara/OneDrive/Documents/Coding Stuff/FPGA/FPGA/verilog_basics/verilog_basics.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj boolean_exp_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shara/OneDrive/Documents/Coding Stuff/FPGA/FPGA/verilog_basics/verilog_basics.srcs/sim_1/new/boolean_exp_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module boolean_exp_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shara/OneDrive/Documents/Coding Stuff/FPGA/FPGA/verilog_basics/verilog_basics.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/shara/OneDrive/Documents/Coding Stuff/FPGA/FPGA/verilog_basics/verilog_basics.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot boolean_exp_tb_behav xil_defaultlib.boolean_exp_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2025.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/AMDDesignTools/2025.2/Vivado/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot boolean_exp_tb_behav xil_defaultlib.boolean_exp_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-2063] Module <boolean_exp> not found while processing module instance <be> [C:/Users/shara/OneDrive/Documents/Coding Stuff/FPGA/FPGA/verilog_basics/verilog_basics.srcs/sim_1/new/boolean_exp_tb.v:27]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/shara/OneDrive/Documents/Coding Stuff/FPGA/FPGA/verilog_basics/verilog_basics.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/shara/OneDrive/Documents/Coding Stuff/FPGA/FPGA/verilog_basics/verilog_basics.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sim_1\new\half_adder_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sim_1\new\boolean_exp_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sources_1\new\boolean_exp.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sim_1\new\half_adder_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sim_1\new\half_adder_tb.v:]
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-25911] Executing simulation for 'XSim' simulator
INFO: [Vivado 12-28535] Process started - Wed Dec 24 19:18:27 2025

INFO: [Vivado 12-12493] Simulation top is 'boolean_exp_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/shara/OneDrive/Documents/Coding Stuff/FPGA/FPGA/verilog_basics/verilog_basics.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/AMDDesignTools/2025.2/Vivado/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'boolean_exp_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/shara/OneDrive/Documents/Coding Stuff/FPGA/FPGA/verilog_basics/verilog_basics.sim/sim_1/behav/xsim'
ERROR: [Common 17-180] Spawn failed: The operation completed successfully.

"xvlog --incr --relax -prj boolean_exp_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shara/OneDrive/Documents/Coding Stuff/FPGA/FPGA/verilog_basics/verilog_basics.srcs/sources_1/new/boolean_exp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module boolean
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shara/OneDrive/Documents/Coding Stuff/FPGA/FPGA/verilog_basics/verilog_basics.srcs/sim_1/new/boolean_exp_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module boolean_exp_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
ERROR: [USF-XSim-62] 'compile' step failed with error(s) while executing 'C:/Users/shara/OneDrive/Documents/Coding Stuff/FPGA/FPGA/verilog_basics/verilog_basics.sim/sim_1/behav/xsim/compile.bat' script. Please check that the file has the correct 'read/write/execute' permissions and the Tcl console output for any other possible errors or warnings.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sim_1\new\half_adder_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sim_1\new\boolean_exp_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sources_1\new\boolean_exp.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sources_1\new\boolean_exp.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sources_1\new\boolean_exp.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sim_1\new\half_adder_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sim_1\new\boolean_exp_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sources_1\new\boolean_exp.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sim_1\new\half_adder_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sim_1\new\half_adder_tb.v:]
ERROR: [Common 17-180] Spawn failed: The operation completed successfully.

launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-25911] Executing simulation for 'XSim' simulator
INFO: [Vivado 12-28535] Process started - Wed Dec 24 19:19:28 2025

INFO: [Vivado 12-12493] Simulation top is 'boolean_exp_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/shara/OneDrive/Documents/Coding Stuff/FPGA/FPGA/verilog_basics/verilog_basics.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/AMDDesignTools/2025.2/Vivado/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'boolean_exp_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/shara/OneDrive/Documents/Coding Stuff/FPGA/FPGA/verilog_basics/verilog_basics.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj boolean_exp_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shara/OneDrive/Documents/Coding Stuff/FPGA/FPGA/verilog_basics/verilog_basics.srcs/sim_1/new/boolean_exp_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module boolean_exp_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/shara/OneDrive/Documents/Coding Stuff/FPGA/FPGA/verilog_basics/verilog_basics.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot boolean_exp_tb_behav xil_defaultlib.boolean_exp_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2025.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/AMDDesignTools/2025.2/Vivado/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot boolean_exp_tb_behav xil_defaultlib.boolean_exp_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-2063] Module <boolean_exp> not found while processing module instance <be1> [C:/Users/shara/OneDrive/Documents/Coding Stuff/FPGA/FPGA/verilog_basics/verilog_basics.srcs/sim_1/new/boolean_exp_tb.v:27]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/shara/OneDrive/Documents/Coding Stuff/FPGA/FPGA/verilog_basics/verilog_basics.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/shara/OneDrive/Documents/Coding Stuff/FPGA/FPGA/verilog_basics/verilog_basics.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-25911] Executing simulation for 'XSim' simulator
INFO: [Vivado 12-28535] Process started - Wed Dec 24 19:20:32 2025

INFO: [Vivado 12-12493] Simulation top is 'boolean_exp_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/shara/OneDrive/Documents/Coding Stuff/FPGA/FPGA/verilog_basics/verilog_basics.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/AMDDesignTools/2025.2/Vivado/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'boolean_exp_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/shara/OneDrive/Documents/Coding Stuff/FPGA/FPGA/verilog_basics/verilog_basics.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj boolean_exp_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shara/OneDrive/Documents/Coding Stuff/FPGA/FPGA/verilog_basics/verilog_basics.srcs/sources_1/new/boolean_exp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module boolean_exp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shara/OneDrive/Documents/Coding Stuff/FPGA/FPGA/verilog_basics/verilog_basics.srcs/sim_1/new/boolean_exp_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module boolean_exp_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/shara/OneDrive/Documents/Coding Stuff/FPGA/FPGA/verilog_basics/verilog_basics.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot boolean_exp_tb_behav xil_defaultlib.boolean_exp_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2025.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/AMDDesignTools/2025.2/Vivado/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot boolean_exp_tb_behav xil_defaultlib.boolean_exp_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.boolean_exp
Compiling module xil_defaultlib.boolean_exp_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot boolean_exp_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/shara/OneDrive/Documents/Coding Stuff/FPGA/FPGA/verilog_basics/verilog_basics.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "boolean_exp_tb_behav -key {Behavioral:sim_1:Functional:boolean_exp_tb} -tclbatch {boolean_exp_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source boolean_exp_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$stop called at time : 80 ns : File "C:/Users/shara/OneDrive/Documents/Coding Stuff/FPGA/FPGA/verilog_basics/verilog_basics.srcs/sim_1/new/boolean_exp_tb.v" Line 37
INFO: [USF-XSim-96] XSim completed. Design snapshot 'boolean_exp_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1735.758 ; gain = 3.289
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sim_1\new\half_adder_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sim_1\new\boolean_exp_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sources_1\new\boolean_exp.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sim_1\new\boolean_exp_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sim_1\new\boolean_exp_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sim_1\new\half_adder_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sim_1\new\boolean_exp_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sources_1\new\boolean_exp.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sim_1\new\half_adder_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sim_1\new\half_adder_tb.v:]
update_compile_order -fileset sources_1
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sim_1\new\half_adder_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sim_1\new\boolean_exp_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sources_1\new\boolean_exp.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sim_1\new\boolean_exp_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sim_1\new\boolean_exp_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sim_1\new\half_adder_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sim_1\new\boolean_exp_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sources_1\new\boolean_exp.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sim_1\new\half_adder_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sim_1\new\half_adder_tb.v:]
ERROR: [Common 17-180] Spawn failed: The operation completed successfully.

set_property top boolean_exp [current_fileset]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sim_1\new\half_adder_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sim_1\new\boolean_exp_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sources_1\new\boolean_exp.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sim_1\new\half_adder_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sim_1\new\half_adder_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sim_1\new\half_adder_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sim_1\new\boolean_exp_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sources_1\new\boolean_exp.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sim_1\new\boolean_exp_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sim_1\new\boolean_exp_tb.v:]
ERROR: [Common 17-180] Spawn failed: The operation completed successfully.

update_compile_order -fileset sources_1
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sim_1\new\half_adder_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sim_1\new\boolean_exp_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sources_1\new\boolean_exp.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sim_1\new\boolean_exp_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sim_1\new\boolean_exp_tb.v:]
ERROR: [Common 17-180] Spawn failed: The operation completed successfully.

WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sim_1\new\half_adder_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sim_1\new\boolean_exp_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sources_1\new\boolean_exp.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sources_1\new\boolean_exp.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sources_1\new\boolean_exp.v:]
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7a35tcpg236-1
Top: boolean_exp
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 5216
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2458.160 ; gain = 335.660
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'boolean_exp' [C:/Users/shara/OneDrive/Documents/Coding Stuff/FPGA/FPGA/verilog_basics/verilog_basics.srcs/sources_1/new/boolean_exp.v:22]
INFO: [Synth 8-6155] done synthesizing module 'boolean_exp' (0#1) [C:/Users/shara/OneDrive/Documents/Coding Stuff/FPGA/FPGA/verilog_basics/verilog_basics.srcs/sources_1/new/boolean_exp.v:22]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2541.465 ; gain = 418.965
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2541.465 ; gain = 418.965
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2541.465 ; gain = 418.965
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2541.465 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2589.238 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:18 ; elapsed = 00:00:11 . Memory (MB): peak = 2891.816 ; gain = 769.316
8 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 2891.816 ; gain = 769.316
close [ open {C:/Users/shara/OneDrive/Documents/Coding Stuff/FPGA/FPGA/verilog_basics/verilog_basics.srcs/sources_1/new/blocking_logic.v} w ]
add_files {{C:/Users/shara/OneDrive/Documents/Coding Stuff/FPGA/FPGA/verilog_basics/verilog_basics.srcs/sources_1/new/blocking_logic.v}}
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sim_1\new\half_adder_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sim_1\new\boolean_exp_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sources_1\new\boolean_exp.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sources_1\new\boolean_exp.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sources_1\new\boolean_exp.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sim_1\new\half_adder_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sim_1\new\boolean_exp_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sources_1\new\boolean_exp.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sim_1\new\half_adder_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sim_1\new\half_adder_tb.v:]
ERROR: [Common 17-180] Spawn failed: The operation completed successfully.

WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sim_1\new\half_adder_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sim_1\new\boolean_exp_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sources_1\new\boolean_exp.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sources_1\new\boolean_exp.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sources_1\new\boolean_exp.v:]
ERROR: [Common 17-180] Spawn failed: The operation completed successfully.

WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sim_1\new\half_adder_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sim_1\new\boolean_exp_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sources_1\new\boolean_exp.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sim_1\new\boolean_exp_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sim_1\new\boolean_exp_tb.v:]
update_compile_order -fileset sources_1
set_property top blocking_logic [current_fileset]
update_compile_order -fileset sources_1
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sim_1\new\half_adder_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sim_1\new\boolean_exp_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sources_1\new\boolean_exp.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sim_1\new\boolean_exp_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sim_1\new\boolean_exp_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sim_1\new\half_adder_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sim_1\new\boolean_exp_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sources_1\new\boolean_exp.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sim_1\new\half_adder_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sim_1\new\half_adder_tb.v:]
ERROR: [Common 17-180] Spawn failed: The operation completed successfully.

WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sim_1\new\half_adder_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sim_1\new\boolean_exp_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sources_1\new\boolean_exp.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sources_1\new\blocking_logic.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sources_1\new\boolean_exp.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sources_1\new\boolean_exp.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sim_1\new\half_adder_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sim_1\new\boolean_exp_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sources_1\new\boolean_exp.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sources_1\new\blocking_logic.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sim_1\new\half_adder_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sim_1\new\half_adder_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sim_1\new\half_adder_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sim_1\new\boolean_exp_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sources_1\new\boolean_exp.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sources_1\new\blocking_logic.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sim_1\new\boolean_exp_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sim_1\new\boolean_exp_tb.v:]
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open {C:/Users/shara/OneDrive/Documents/Coding Stuff/FPGA/FPGA/verilog_basics/verilog_basics.srcs/sim_1/new/blocking_logic_tb.v} w ]
add_files -fileset sim_1 {{C:/Users/shara/OneDrive/Documents/Coding Stuff/FPGA/FPGA/verilog_basics/verilog_basics.srcs/sim_1/new/blocking_logic_tb.v}}
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sim_1\new\half_adder_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sim_1\new\boolean_exp_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sources_1\new\boolean_exp.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sources_1\new\blocking_logic.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sources_1\new\boolean_exp.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sources_1\new\boolean_exp.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sim_1\new\half_adder_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sim_1\new\boolean_exp_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sources_1\new\boolean_exp.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sources_1\new\blocking_logic.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sources_1\new\blocking_logic.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sources_1\new\blocking_logic.v:]
ERROR: [Common 17-180] Spawn failed: The operation completed successfully.

WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sim_1\new\half_adder_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sim_1\new\boolean_exp_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sources_1\new\boolean_exp.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sources_1\new\blocking_logic.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sim_1\new\boolean_exp_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sim_1\new\boolean_exp_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sim_1\new\half_adder_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sim_1\new\boolean_exp_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sources_1\new\boolean_exp.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sources_1\new\blocking_logic.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sim_1\new\boolean_exp_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sim_1\new\boolean_exp_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sim_1\new\half_adder_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sim_1\new\boolean_exp_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sources_1\new\boolean_exp.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sources_1\new\blocking_logic.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sources_1\new\blocking_logic.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sources_1\new\blocking_logic.v:]
ERROR: [Common 17-180] Spawn failed: The operation completed successfully.

WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sim_1\new\half_adder_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sim_1\new\boolean_exp_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sources_1\new\boolean_exp.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sources_1\new\blocking_logic.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sources_1\new\boolean_exp.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sources_1\new\boolean_exp.v:]
ERROR: [Common 17-180] Spawn failed: The operation completed successfully.

update_compile_order -fileset sim_1
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sim_1\new\half_adder_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sim_1\new\boolean_exp_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sim_1\new\blocking_logic_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sources_1\new\boolean_exp.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sources_1\new\blocking_logic.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sources_1\new\boolean_exp.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sources_1\new\boolean_exp.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sim_1\new\half_adder_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sim_1\new\boolean_exp_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sim_1\new\blocking_logic_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sources_1\new\boolean_exp.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sources_1\new\blocking_logic.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sources_1\new\blocking_logic.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sources_1\new\blocking_logic.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sim_1\new\half_adder_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sim_1\new\boolean_exp_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sim_1\new\blocking_logic_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sources_1\new\boolean_exp.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sources_1\new\blocking_logic.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sim_1\new\boolean_exp_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sim_1\new\boolean_exp_tb.v:]
ERROR: [Common 17-180] Spawn failed: The operation completed successfully.

WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sim_1\new\half_adder_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sim_1\new\boolean_exp_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sim_1\new\blocking_logic_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sources_1\new\boolean_exp.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sources_1\new\blocking_logic.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sim_1\new\half_adder_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sim_1\new\half_adder_tb.v:]
set_property top blocking_logic_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sim_1\new\half_adder_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sim_1\new\boolean_exp_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sim_1\new\blocking_logic_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sources_1\new\boolean_exp.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sources_1\new\blocking_logic.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sources_1\new\boolean_exp.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sources_1\new\boolean_exp.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sim_1\new\half_adder_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sim_1\new\boolean_exp_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sim_1\new\blocking_logic_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sources_1\new\boolean_exp.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sources_1\new\blocking_logic.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sim_1\new\boolean_exp_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sim_1\new\boolean_exp_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sim_1\new\half_adder_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sim_1\new\boolean_exp_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sim_1\new\blocking_logic_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sources_1\new\boolean_exp.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sources_1\new\blocking_logic.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sim_1\new\half_adder_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sim_1\new\half_adder_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sim_1\new\half_adder_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sim_1\new\boolean_exp_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sim_1\new\blocking_logic_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sources_1\new\boolean_exp.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sources_1\new\blocking_logic.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sim_1\new\blocking_logic_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sim_1\new\blocking_logic_tb.v:]
ERROR: [Common 17-180] Spawn failed: The operation completed successfully.

update_compile_order -fileset sim_1
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sim_1\new\half_adder_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sim_1\new\boolean_exp_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sim_1\new\blocking_logic_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sources_1\new\boolean_exp.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sources_1\new\blocking_logic.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sim_1\new\blocking_logic_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sim_1\new\blocking_logic_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sim_1\new\half_adder_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sim_1\new\boolean_exp_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sim_1\new\blocking_logic_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sources_1\new\boolean_exp.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sources_1\new\blocking_logic.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sim_1\new\half_adder_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sim_1\new\half_adder_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sim_1\new\half_adder_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sim_1\new\boolean_exp_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sim_1\new\blocking_logic_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sources_1\new\boolean_exp.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sources_1\new\blocking_logic.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sources_1\new\blocking_logic.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sources_1\new\blocking_logic.v:]
ERROR: [Common 17-180] Spawn failed: The operation completed successfully.

launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-25911] Executing simulation for 'XSim' simulator
INFO: [Vivado 12-28535] Process started - Wed Dec 24 20:37:16 2025

INFO: [Vivado 12-12493] Simulation top is 'blocking_logic_tb'
boost::filesystem::remove: The process cannot access the file because it is being used by another process: "C:/Users/shara/OneDrive/Documents/Coding Stuff/FPGA/FPGA/verilog_basics/verilog_basics.sim/sim_1/behav/xsim/simulate.log"
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-25911] Executing simulation for 'XSim' simulator
INFO: [Vivado 12-28535] Process started - Wed Dec 24 20:37:24 2025

INFO: [Vivado 12-12493] Simulation top is 'blocking_logic_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/shara/OneDrive/Documents/Coding Stuff/FPGA/FPGA/verilog_basics/verilog_basics.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/AMDDesignTools/2025.2/Vivado/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'blocking_logic_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/shara/OneDrive/Documents/Coding Stuff/FPGA/FPGA/verilog_basics/verilog_basics.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj blocking_logic_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shara/OneDrive/Documents/Coding Stuff/FPGA/FPGA/verilog_basics/verilog_basics.srcs/sources_1/new/blocking_logic.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blocking_logic
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shara/OneDrive/Documents/Coding Stuff/FPGA/FPGA/verilog_basics/verilog_basics.srcs/sim_1/new/blocking_logic_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blocking_logic_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/shara/OneDrive/Documents/Coding Stuff/FPGA/FPGA/verilog_basics/verilog_basics.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot blocking_logic_tb_behav xil_defaultlib.blocking_logic_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2025.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/AMDDesignTools/2025.2/Vivado/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot blocking_logic_tb_behav xil_defaultlib.blocking_logic_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.blocking_logic
Compiling module xil_defaultlib.blocking_logic_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot blocking_logic_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/shara/OneDrive/Documents/Coding Stuff/FPGA/FPGA/verilog_basics/verilog_basics.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "blocking_logic_tb_behav -key {Behavioral:sim_1:Functional:blocking_logic_tb} -tclbatch {blocking_logic_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source blocking_logic_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$stop called at time : 80 ns : File "C:/Users/shara/OneDrive/Documents/Coding Stuff/FPGA/FPGA/verilog_basics/verilog_basics.srcs/sim_1/new/blocking_logic_tb.v" Line 37
INFO: [USF-XSim-96] XSim completed. Design snapshot 'blocking_logic_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
refresh_design
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2986.156 ; gain = 94.340
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'blocking_logic' [C:/Users/shara/OneDrive/Documents/Coding Stuff/FPGA/FPGA/verilog_basics/verilog_basics.srcs/sources_1/new/blocking_logic.v:23]
INFO: [Synth 8-6155] done synthesizing module 'blocking_logic' (0#1) [C:/Users/shara/OneDrive/Documents/Coding Stuff/FPGA/FPGA/verilog_basics/verilog_basics.srcs/sources_1/new/blocking_logic.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 3092.625 ; gain = 200.809
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 3114.555 ; gain = 222.738
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 3114.555 ; gain = 222.738
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3114.555 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 3114.555 ; gain = 222.738
close [ open {C:/Users/shara/OneDrive/Documents/Coding Stuff/FPGA/FPGA/verilog_basics/verilog_basics.srcs/sources_1/new/non_blocking_logic.v} w ]
add_files {{C:/Users/shara/OneDrive/Documents/Coding Stuff/FPGA/FPGA/verilog_basics/verilog_basics.srcs/sources_1/new/non_blocking_logic.v}}
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sim_1\new\half_adder_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sim_1\new\boolean_exp_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sim_1\new\blocking_logic_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sources_1\new\boolean_exp.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sources_1\new\blocking_logic.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sources_1\new\boolean_exp.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sources_1\new\boolean_exp.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sim_1\new\half_adder_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sim_1\new\boolean_exp_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sim_1\new\blocking_logic_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sources_1\new\boolean_exp.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sources_1\new\blocking_logic.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sim_1\new\half_adder_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sim_1\new\half_adder_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sim_1\new\half_adder_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sim_1\new\boolean_exp_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sim_1\new\blocking_logic_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sources_1\new\boolean_exp.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sources_1\new\blocking_logic.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sources_1\new\blocking_logic.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sources_1\new\blocking_logic.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sim_1\new\half_adder_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sim_1\new\boolean_exp_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sim_1\new\blocking_logic_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sources_1\new\boolean_exp.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sources_1\new\blocking_logic.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sim_1\new\boolean_exp_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sim_1\new\boolean_exp_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sim_1\new\half_adder_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sim_1\new\boolean_exp_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sim_1\new\blocking_logic_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sources_1\new\boolean_exp.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sources_1\new\blocking_logic.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sources_1\new\boolean_exp.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sources_1\new\boolean_exp.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sim_1\new\half_adder_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sim_1\new\boolean_exp_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sim_1\new\blocking_logic_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sources_1\new\boolean_exp.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sources_1\new\blocking_logic.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sources_1\new\blocking_logic.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sources_1\new\blocking_logic.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sim_1\new\half_adder_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sim_1\new\boolean_exp_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sim_1\new\blocking_logic_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sources_1\new\boolean_exp.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sources_1\new\blocking_logic.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sim_1\new\boolean_exp_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sim_1\new\boolean_exp_tb.v:]
ERROR: [Common 17-180] Spawn failed: The operation completed successfully.

WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sim_1\new\half_adder_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sim_1\new\boolean_exp_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sim_1\new\blocking_logic_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sources_1\new\boolean_exp.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sources_1\new\blocking_logic.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sim_1\new\half_adder_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sim_1\new\half_adder_tb.v:]
update_compile_order -fileset sources_1
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sim_1\new\half_adder_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sim_1\new\boolean_exp_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sim_1\new\blocking_logic_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sources_1\new\boolean_exp.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sources_1\new\blocking_logic.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sources_1\new\blocking_logic.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sources_1\new\blocking_logic.v:]
ERROR: [Common 17-180] Spawn failed: The operation completed successfully.

WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sim_1\new\half_adder_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sim_1\new\boolean_exp_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sim_1\new\blocking_logic_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sources_1\new\boolean_exp.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sources_1\new\blocking_logic.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sim_1\new\half_adder_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sim_1\new\half_adder_tb.v:]
set_property top non_blocking_logic [current_fileset]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sim_1\new\half_adder_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sim_1\new\boolean_exp_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sim_1\new\blocking_logic_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sources_1\new\boolean_exp.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sources_1\new\blocking_logic.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sources_1\new\blocking_logic.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sources_1\new\blocking_logic.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sim_1\new\half_adder_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sim_1\new\boolean_exp_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sim_1\new\blocking_logic_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sources_1\new\boolean_exp.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sources_1\new\blocking_logic.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sim_1\new\half_adder_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sim_1\new\half_adder_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sim_1\new\half_adder_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sim_1\new\boolean_exp_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sim_1\new\blocking_logic_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sources_1\new\boolean_exp.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sources_1\new\blocking_logic.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sim_1\new\blocking_logic_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sim_1\new\blocking_logic_tb.v:]
ERROR: [Common 17-180] Spawn failed: The operation completed successfully.

ERROR: [Common 17-180] Spawn failed: The operation completed successfully.

WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sim_1\new\half_adder_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sim_1\new\boolean_exp_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sim_1\new\blocking_logic_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sources_1\new\boolean_exp.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sources_1\new\blocking_logic.v:]
update_compile_order -fileset sources_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-25911] Executing simulation for 'XSim' simulator
INFO: [Vivado 12-28535] Process started - Wed Dec 24 21:34:41 2025

INFO: [Vivado 12-12493] Simulation top is 'blocking_logic_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/shara/OneDrive/Documents/Coding Stuff/FPGA/FPGA/verilog_basics/verilog_basics.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/AMDDesignTools/2025.2/Vivado/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'blocking_logic_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/shara/OneDrive/Documents/Coding Stuff/FPGA/FPGA/verilog_basics/verilog_basics.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj blocking_logic_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/shara/OneDrive/Documents/Coding Stuff/FPGA/FPGA/verilog_basics/verilog_basics.sim/sim_1/behav/xsim'
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sim_1\new\half_adder_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sim_1\new\boolean_exp_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sim_1\new\blocking_logic_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sources_1\new\boolean_exp.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sources_1\new\non_blocking_logic.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sources_1\new\blocking_logic.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sim_1\new\half_adder_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sim_1\new\half_adder_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sim_1\new\half_adder_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sim_1\new\boolean_exp_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sim_1\new\blocking_logic_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sources_1\new\boolean_exp.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sources_1\new\non_blocking_logic.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sources_1\new\blocking_logic.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sim_1\new\blocking_logic_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sim_1\new\blocking_logic_tb.v:]
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot blocking_logic_tb_behav xil_defaultlib.blocking_logic_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2025.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/AMDDesignTools/2025.2/Vivado/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot blocking_logic_tb_behav xil_defaultlib.blocking_logic_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/shara/OneDrive/Documents/Coding Stuff/FPGA/FPGA/verilog_basics/verilog_basics.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "blocking_logic_tb_behav -key {Behavioral:sim_1:Functional:blocking_logic_tb} -tclbatch {blocking_logic_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
ERROR: [Common 17-180] Spawn failed: The operation completed successfully.

WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sim_1\new\half_adder_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sim_1\new\boolean_exp_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sim_1\new\blocking_logic_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sources_1\new\boolean_exp.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sources_1\new\non_blocking_logic.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sources_1\new\blocking_logic.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sources_1\new\blocking_logic.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sources_1\new\blocking_logic.v:]
ERROR: [Common 17-180] Spawn failed: The operation completed successfully.

Time resolution is 1 ps
source blocking_logic_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$stop called at time : 80 ns : File "C:/Users/shara/OneDrive/Documents/Coding Stuff/FPGA/FPGA/verilog_basics/verilog_basics.srcs/sim_1/new/blocking_logic_tb.v" Line 37
ERROR: [Common 17-39] 'xsim' failed due to earlier errors.

ERROR: [USF-XSim-62] 'simulate' step failed with errors. Please check the Tcl console or log files for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 3114.555 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sim_1\new\half_adder_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sim_1\new\boolean_exp_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sim_1\new\blocking_logic_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sources_1\new\boolean_exp.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sources_1\new\non_blocking_logic.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sources_1\new\blocking_logic.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sim_1\new\boolean_exp_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sim_1\new\boolean_exp_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sim_1\new\half_adder_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sim_1\new\boolean_exp_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sim_1\new\blocking_logic_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sources_1\new\boolean_exp.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sources_1\new\non_blocking_logic.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sources_1\new\blocking_logic.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sources_1\new\blocking_logic.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sources_1\new\blocking_logic.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sim_1\new\half_adder_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sim_1\new\boolean_exp_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sim_1\new\blocking_logic_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sources_1\new\boolean_exp.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sources_1\new\non_blocking_logic.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sources_1\new\blocking_logic.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sim_1\new\blocking_logic_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sim_1\new\blocking_logic_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sim_1\new\half_adder_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sim_1\new\boolean_exp_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sim_1\new\blocking_logic_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sources_1\new\boolean_exp.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sources_1\new\non_blocking_logic.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sources_1\new\blocking_logic.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sim_1\new\half_adder_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sim_1\new\half_adder_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sim_1\new\half_adder_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sim_1\new\boolean_exp_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sim_1\new\blocking_logic_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sources_1\new\boolean_exp.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sources_1\new\non_blocking_logic.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sources_1\new\blocking_logic.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sources_1\new\boolean_exp.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sources_1\new\boolean_exp.v:]
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-25911] Executing simulation for 'XSim' simulator
INFO: [Vivado 12-28535] Process started - Wed Dec 24 21:35:43 2025

INFO: [Vivado 12-12493] Simulation top is 'blocking_logic_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/shara/OneDrive/Documents/Coding Stuff/FPGA/FPGA/verilog_basics/verilog_basics.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/AMDDesignTools/2025.2/Vivado/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'blocking_logic_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/shara/OneDrive/Documents/Coding Stuff/FPGA/FPGA/verilog_basics/verilog_basics.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj blocking_logic_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/shara/OneDrive/Documents/Coding Stuff/FPGA/FPGA/verilog_basics/verilog_basics.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot blocking_logic_tb_behav xil_defaultlib.blocking_logic_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2025.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/AMDDesignTools/2025.2/Vivado/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot blocking_logic_tb_behav xil_defaultlib.blocking_logic_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/shara/OneDrive/Documents/Coding Stuff/FPGA/FPGA/verilog_basics/verilog_basics.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "blocking_logic_tb_behav -key {Behavioral:sim_1:Functional:blocking_logic_tb} -tclbatch {blocking_logic_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source blocking_logic_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$stop called at time : 80 ns : File "C:/Users/shara/OneDrive/Documents/Coding Stuff/FPGA/FPGA/verilog_basics/verilog_basics.srcs/sim_1/new/blocking_logic_tb.v" Line 37
INFO: [USF-XSim-96] XSim completed. Design snapshot 'blocking_logic_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 3114.555 ; gain = 0.000
refresh_design
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 3114.555 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'non_blocking_logic' [C:/Users/shara/OneDrive/Documents/Coding Stuff/FPGA/FPGA/verilog_basics/verilog_basics.srcs/sources_1/new/non_blocking_logic.v:23]
INFO: [Synth 8-6155] done synthesizing module 'non_blocking_logic' (0#1) [C:/Users/shara/OneDrive/Documents/Coding Stuff/FPGA/FPGA/verilog_basics/verilog_basics.srcs/sources_1/new/non_blocking_logic.v:23]
WARNING: [Synth 8-6014] Unused sequential element temp_reg was removed.  [C:/Users/shara/OneDrive/Documents/Coding Stuff/FPGA/FPGA/verilog_basics/verilog_basics.srcs/sources_1/new/non_blocking_logic.v:30]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 3114.555 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 3122.020 ; gain = 7.465
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 3122.020 ; gain = 7.465
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3122.020 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 3122.020 ; gain = 7.465
refresh_design
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 3122.020 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'non_blocking_logic' [C:/Users/shara/OneDrive/Documents/Coding Stuff/FPGA/FPGA/verilog_basics/verilog_basics.srcs/sources_1/new/non_blocking_logic.v:23]
INFO: [Synth 8-6155] done synthesizing module 'non_blocking_logic' (0#1) [C:/Users/shara/OneDrive/Documents/Coding Stuff/FPGA/FPGA/verilog_basics/verilog_basics.srcs/sources_1/new/non_blocking_logic.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 3122.020 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 3122.020 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 3122.020 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3122.020 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 3128.445 ; gain = 6.426
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open {C:/Users/shara/OneDrive/Documents/Coding Stuff/FPGA/FPGA/verilog_basics/verilog_basics.srcs/sim_1/new/non_blocking_logic_tb.v} w ]
add_files -fileset sim_1 {{C:/Users/shara/OneDrive/Documents/Coding Stuff/FPGA/FPGA/verilog_basics/verilog_basics.srcs/sim_1/new/non_blocking_logic_tb.v}}
update_compile_order -fileset sim_1
set_property top non_blocking_logic_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sim_1\new\blocking_logic_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sources_1\new\non_blocking_logic.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sim_1\new\non_blocking_logic_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sim_1\new\blocking_logic_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sim_1\new\blocking_logic_tb.v:]
ERROR: [Common 17-180] Spawn failed: The operation completed successfully.

launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-25911] Executing simulation for 'XSim' simulator
INFO: [Vivado 12-28535] Process started - Wed Dec 24 21:46:13 2025

INFO: [Vivado 12-12493] Simulation top is 'non_blocking_logic_tb'
boost::filesystem::remove: The process cannot access the file because it is being used by another process: "C:/Users/shara/OneDrive/Documents/Coding Stuff/FPGA/FPGA/verilog_basics/verilog_basics.sim/sim_1/behav/xsim/simulate.log"
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-25911] Executing simulation for 'XSim' simulator
INFO: [Vivado 12-28535] Process started - Wed Dec 24 21:46:22 2025

INFO: [Vivado 12-12493] Simulation top is 'non_blocking_logic_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/shara/OneDrive/Documents/Coding Stuff/FPGA/FPGA/verilog_basics/verilog_basics.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/AMDDesignTools/2025.2/Vivado/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'non_blocking_logic_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/shara/OneDrive/Documents/Coding Stuff/FPGA/FPGA/verilog_basics/verilog_basics.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj non_blocking_logic_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shara/OneDrive/Documents/Coding Stuff/FPGA/FPGA/verilog_basics/verilog_basics.srcs/sources_1/new/non_blocking_logic.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module non_blocking_logic
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shara/OneDrive/Documents/Coding Stuff/FPGA/FPGA/verilog_basics/verilog_basics.srcs/sim_1/new/non_blocking_logic_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module non_blocking_logic_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/shara/OneDrive/Documents/Coding Stuff/FPGA/FPGA/verilog_basics/verilog_basics.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot non_blocking_logic_tb_behav xil_defaultlib.non_blocking_logic_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2025.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/AMDDesignTools/2025.2/Vivado/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot non_blocking_logic_tb_behav xil_defaultlib.non_blocking_logic_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.non_blocking_logic
Compiling module xil_defaultlib.non_blocking_logic_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot non_blocking_logic_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/shara/OneDrive/Documents/Coding Stuff/FPGA/FPGA/verilog_basics/verilog_basics.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "non_blocking_logic_tb_behav -key {Behavioral:sim_1:Functional:non_blocking_logic_tb} -tclbatch {non_blocking_logic_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source non_blocking_logic_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$stop called at time : 40 ns : File "C:/Users/shara/OneDrive/Documents/Coding Stuff/FPGA/FPGA/verilog_basics/verilog_basics.srcs/sim_1/new/non_blocking_logic_tb.v" Line 33
INFO: [USF-XSim-96] XSim completed. Design snapshot 'non_blocking_logic_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 3287.602 ; gain = 0.000
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sources_1\new\non_blocking_logic.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sim_1\new\non_blocking_logic_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sources_1\new\non_blocking_logic.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sources_1\new\non_blocking_logic.v:]
ERROR: [Common 17-180] Spawn failed: The operation completed successfully.

close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-25911] Executing simulation for 'XSim' simulator
INFO: [Vivado 12-28535] Process started - Wed Dec 24 21:51:53 2025

INFO: [Vivado 12-12493] Simulation top is 'non_blocking_logic_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/shara/OneDrive/Documents/Coding Stuff/FPGA/FPGA/verilog_basics/verilog_basics.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/AMDDesignTools/2025.2/Vivado/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'non_blocking_logic_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/shara/OneDrive/Documents/Coding Stuff/FPGA/FPGA/verilog_basics/verilog_basics.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj non_blocking_logic_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shara/OneDrive/Documents/Coding Stuff/FPGA/FPGA/verilog_basics/verilog_basics.srcs/sources_1/new/non_blocking_logic.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module non_blocking_logic
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shara/OneDrive/Documents/Coding Stuff/FPGA/FPGA/verilog_basics/verilog_basics.srcs/sim_1/new/non_blocking_logic_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module non_blocking_logic_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/shara/OneDrive/Documents/Coding Stuff/FPGA/FPGA/verilog_basics/verilog_basics.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot non_blocking_logic_tb_behav xil_defaultlib.non_blocking_logic_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2025.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/AMDDesignTools/2025.2/Vivado/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot non_blocking_logic_tb_behav xil_defaultlib.non_blocking_logic_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.non_blocking_logic
Compiling module xil_defaultlib.non_blocking_logic_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot non_blocking_logic_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/shara/OneDrive/Documents/Coding Stuff/FPGA/FPGA/verilog_basics/verilog_basics.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "non_blocking_logic_tb_behav -key {Behavioral:sim_1:Functional:non_blocking_logic_tb} -tclbatch {non_blocking_logic_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source non_blocking_logic_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$stop called at time : 40 ns : File "C:/Users/shara/OneDrive/Documents/Coding Stuff/FPGA/FPGA/verilog_basics/verilog_basics.srcs/sim_1/new/non_blocking_logic_tb.v" Line 33
INFO: [USF-XSim-96] XSim completed. Design snapshot 'non_blocking_logic_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close [ open {C:/Users/shara/OneDrive/Documents/Coding Stuff/FPGA/FPGA/verilog_basics/verilog_basics.srcs/sources_1/new/is_prime.v} w ]
add_files {{C:/Users/shara/OneDrive/Documents/Coding Stuff/FPGA/FPGA/verilog_basics/verilog_basics.srcs/sources_1/new/is_prime.v}}
update_compile_order -fileset sources_1
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sources_1\new\non_blocking_logic.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sim_1\new\non_blocking_logic_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sim_1\new\non_blocking_logic_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sim_1\new\non_blocking_logic_tb.v:]
ERROR: [Common 17-180] Spawn failed: The operation completed successfully.

WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sources_1\new\one_to_four_demux.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sources_1\new\non_blocking_logic.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sim_1\new\non_blocking_logic_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sources_1\new\boolean_exp.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sources_1\new\half_adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sources_1\new\full_adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sources_1\new\is_prime.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sim_1\new\non_blocking_logic_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sim_1\new\non_blocking_logic_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sources_1\new\one_to_four_demux.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sources_1\new\non_blocking_logic.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sim_1\new\non_blocking_logic_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sources_1\new\boolean_exp.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sources_1\new\half_adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sources_1\new\full_adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sources_1\new\is_prime.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sources_1\new\boolean_exp.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sources_1\new\boolean_exp.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sources_1\new\one_to_four_demux.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sources_1\new\non_blocking_logic.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sim_1\new\non_blocking_logic_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sources_1\new\boolean_exp.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sources_1\new\half_adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sources_1\new\full_adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sources_1\new\is_prime.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sources_1\new\one_to_four_demux.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sources_1\new\one_to_four_demux.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sources_1\new\one_to_four_demux.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sources_1\new\non_blocking_logic.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sim_1\new\non_blocking_logic_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sources_1\new\boolean_exp.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sources_1\new\half_adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sources_1\new\full_adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sources_1\new\is_prime.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sources_1\new\half_adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sources_1\new\half_adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sources_1\new\one_to_four_demux.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sources_1\new\non_blocking_logic.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sim_1\new\non_blocking_logic_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sources_1\new\boolean_exp.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sources_1\new\half_adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sources_1\new\full_adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sources_1\new\is_prime.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sources_1\new\is_prime.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sources_1\new\is_prime.v:]
ERROR: [Common 17-180] Spawn failed: The operation completed successfully.

WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sources_1\new\one_to_four_demux.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sources_1\new\non_blocking_logic.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sim_1\new\non_blocking_logic_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sources_1\new\boolean_exp.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sources_1\new\half_adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sources_1\new\full_adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sources_1\new\is_prime.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sources_1\new\non_blocking_logic.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sources_1\new\non_blocking_logic.v:]
ERROR: [Common 17-180] Spawn failed: The operation completed successfully.

set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open {C:/Users/shara/OneDrive/Documents/Coding Stuff/FPGA/FPGA/verilog_basics/verilog_basics.srcs/sim_1/new/is_prime_tb.v} w ]
add_files -fileset sim_1 {{C:/Users/shara/OneDrive/Documents/Coding Stuff/FPGA/FPGA/verilog_basics/verilog_basics.srcs/sim_1/new/is_prime_tb.v}}
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sources_1\new\one_to_four_demux.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sources_1\new\non_blocking_logic.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sim_1\new\non_blocking_logic_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sources_1\new\boolean_exp.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sources_1\new\half_adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sources_1\new\full_adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sources_1\new\is_prime.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sources_1\new\non_blocking_logic.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sources_1\new\non_blocking_logic.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sources_1\new\one_to_four_demux.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sources_1\new\non_blocking_logic.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sim_1\new\non_blocking_logic_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sources_1\new\boolean_exp.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sources_1\new\half_adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sources_1\new\full_adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sources_1\new\is_prime.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sources_1\new\is_prime.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sources_1\new\is_prime.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sources_1\new\one_to_four_demux.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sources_1\new\non_blocking_logic.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sim_1\new\non_blocking_logic_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sources_1\new\boolean_exp.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sources_1\new\half_adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sources_1\new\full_adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sources_1\new\is_prime.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sources_1\new\boolean_exp.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sources_1\new\boolean_exp.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sources_1\new\one_to_four_demux.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sources_1\new\non_blocking_logic.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sim_1\new\non_blocking_logic_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sources_1\new\boolean_exp.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sources_1\new\half_adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sources_1\new\full_adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sources_1\new\is_prime.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sources_1\new\half_adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sources_1\new\half_adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sources_1\new\one_to_four_demux.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sources_1\new\non_blocking_logic.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sim_1\new\non_blocking_logic_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sources_1\new\boolean_exp.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sources_1\new\half_adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sources_1\new\full_adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sources_1\new\is_prime.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sources_1\new\full_adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sources_1\new\full_adder.v:]
ERROR: [Common 17-180] Spawn failed: The operation completed successfully.

WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sources_1\new\one_to_four_demux.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sources_1\new\non_blocking_logic.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sim_1\new\non_blocking_logic_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sources_1\new\boolean_exp.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sources_1\new\half_adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sources_1\new\full_adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sources_1\new\is_prime.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sim_1\new\non_blocking_logic_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sim_1\new\non_blocking_logic_tb.v:]
ERROR: [Common 17-180] Spawn failed: The operation completed successfully.

WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sources_1\new\one_to_four_demux.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sources_1\new\non_blocking_logic.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sim_1\new\non_blocking_logic_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sources_1\new\boolean_exp.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sources_1\new\half_adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sources_1\new\full_adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sources_1\new\is_prime.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sim_1\new\non_blocking_logic_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sim_1\new\non_blocking_logic_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sources_1\new\one_to_four_demux.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sources_1\new\non_blocking_logic.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sim_1\new\non_blocking_logic_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sources_1\new\boolean_exp.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sources_1\new\half_adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sources_1\new\full_adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sources_1\new\is_prime.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sources_1\new\non_blocking_logic.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sources_1\new\non_blocking_logic.v:]
update_compile_order -fileset sim_1
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sources_1\new\one_to_four_demux.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sources_1\new\non_blocking_logic.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sim_1\new\non_blocking_logic_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sources_1\new\boolean_exp.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sources_1\new\half_adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sources_1\new\full_adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sources_1\new\is_prime.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sources_1\new\is_prime.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sources_1\new\is_prime.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sources_1\new\one_to_four_demux.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sources_1\new\non_blocking_logic.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sim_1\new\non_blocking_logic_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sources_1\new\boolean_exp.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sources_1\new\half_adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sources_1\new\full_adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sources_1\new\is_prime.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sim_1\new\non_blocking_logic_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sim_1\new\non_blocking_logic_tb.v:]
set_property top is_prime [current_fileset]
update_compile_order -fileset sources_1
set_property top is_prime_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sources_1\new\one_to_four_demux.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sources_1\new\non_blocking_logic.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sim_1\new\non_blocking_logic_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sources_1\new\boolean_exp.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sources_1\new\half_adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sources_1\new\full_adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sources_1\new\is_prime.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sources_1\new\non_blocking_logic.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sources_1\new\non_blocking_logic.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sources_1\new\one_to_four_demux.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sources_1\new\non_blocking_logic.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sim_1\new\non_blocking_logic_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sources_1\new\boolean_exp.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sources_1\new\half_adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sources_1\new\full_adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sources_1\new\is_prime.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sources_1\new\one_to_four_demux.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sources_1\new\one_to_four_demux.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sources_1\new\one_to_four_demux.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sources_1\new\non_blocking_logic.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sim_1\new\non_blocking_logic_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sources_1\new\boolean_exp.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sources_1\new\half_adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sources_1\new\full_adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sources_1\new\is_prime.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sources_1\new\boolean_exp.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sources_1\new\boolean_exp.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sources_1\new\one_to_four_demux.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sources_1\new\non_blocking_logic.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sim_1\new\non_blocking_logic_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sources_1\new\boolean_exp.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sources_1\new\half_adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sources_1\new\full_adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sources_1\new\is_prime.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sources_1\new\is_prime.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sources_1\new\is_prime.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sources_1\new\one_to_four_demux.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sources_1\new\non_blocking_logic.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sim_1\new\non_blocking_logic_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sources_1\new\boolean_exp.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sources_1\new\half_adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sources_1\new\full_adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sources_1\new\is_prime.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sources_1\new\full_adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sources_1\new\full_adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sources_1\new\one_to_four_demux.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sources_1\new\non_blocking_logic.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sim_1\new\non_blocking_logic_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sources_1\new\boolean_exp.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sources_1\new\half_adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sources_1\new\full_adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sources_1\new\is_prime.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sources_1\new\half_adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sources_1\new\half_adder.v:]
update_compile_order -fileset sim_1
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sources_1\new\one_to_four_demux.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sources_1\new\non_blocking_logic.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sim_1\new\non_blocking_logic_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sources_1\new\boolean_exp.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sources_1\new\half_adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sources_1\new\full_adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sources_1\new\is_prime.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sources_1\new\full_adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sources_1\new\full_adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sources_1\new\one_to_four_demux.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sources_1\new\non_blocking_logic.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sim_1\new\non_blocking_logic_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sources_1\new\boolean_exp.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sources_1\new\half_adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sources_1\new\full_adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sources_1\new\is_prime.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sources_1\new\is_prime.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sources_1\new\is_prime.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sources_1\new\one_to_four_demux.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sources_1\new\non_blocking_logic.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sim_1\new\non_blocking_logic_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sources_1\new\boolean_exp.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sources_1\new\half_adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sources_1\new\full_adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sources_1\new\is_prime.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sources_1\new\one_to_four_demux.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sources_1\new\one_to_four_demux.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sources_1\new\one_to_four_demux.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sources_1\new\non_blocking_logic.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sim_1\new\non_blocking_logic_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sources_1\new\boolean_exp.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sources_1\new\half_adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sources_1\new\full_adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sources_1\new\is_prime.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sources_1\new\half_adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sources_1\new\half_adder.v:]
ERROR: [Common 17-180] Spawn failed: The operation completed successfully.

WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sources_1\new\one_to_four_demux.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sources_1\new\non_blocking_logic.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sim_1\new\non_blocking_logic_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sources_1\new\boolean_exp.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sources_1\new\half_adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sources_1\new\full_adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sources_1\new\is_prime.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sim_1\new\non_blocking_logic_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sim_1\new\non_blocking_logic_tb.v:]
ERROR: [Common 17-180] Spawn failed: The operation completed successfully.

WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sources_1\new\one_to_four_demux.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sim_1\new\full_adder_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sources_1\new\non_blocking_logic.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sim_1\new\non_blocking_logic_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sources_1\new\boolean_exp.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sources_1\new\half_adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sources_1\new\full_adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sources_1\new\is_prime.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sim_1\new\is_prime_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sim_1\new\full_adder_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sim_1\new\full_adder_tb.v:]
ERROR: [Common 17-180] Spawn failed: The operation completed successfully.

WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sources_1\new\one_to_four_demux.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sim_1\new\full_adder_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sources_1\new\non_blocking_logic.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sim_1\new\non_blocking_logic_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sources_1\new\boolean_exp.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sources_1\new\half_adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sources_1\new\full_adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sources_1\new\is_prime.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sim_1\new\is_prime_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sim_1\new\is_prime_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sim_1\new\is_prime_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sources_1\new\one_to_four_demux.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sim_1\new\full_adder_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sources_1\new\non_blocking_logic.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sim_1\new\non_blocking_logic_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sources_1\new\boolean_exp.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sources_1\new\half_adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sources_1\new\full_adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sources_1\new\is_prime.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sim_1\new\is_prime_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sources_1\new\is_prime.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sources_1\new\is_prime.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sources_1\new\one_to_four_demux.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sim_1\new\full_adder_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sources_1\new\non_blocking_logic.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sim_1\new\non_blocking_logic_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sources_1\new\boolean_exp.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sources_1\new\half_adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sources_1\new\full_adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sources_1\new\is_prime.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sim_1\new\is_prime_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sources_1\new\one_to_four_demux.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sources_1\new\one_to_four_demux.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sources_1\new\one_to_four_demux.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sim_1\new\full_adder_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sources_1\new\non_blocking_logic.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sim_1\new\non_blocking_logic_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sources_1\new\boolean_exp.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sources_1\new\half_adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sources_1\new\full_adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sources_1\new\is_prime.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sim_1\new\is_prime_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sources_1\new\half_adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sources_1\new\half_adder.v:]
ERROR: [Common 17-180] Spawn failed: The operation completed successfully.

WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sources_1\new\one_to_four_demux.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sim_1\new\full_adder_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sources_1\new\non_blocking_logic.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sim_1\new\non_blocking_logic_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sources_1\new\boolean_exp.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sources_1\new\half_adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sources_1\new\full_adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sources_1\new\is_prime.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sim_1\new\is_prime_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sources_1\new\full_adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sources_1\new\full_adder.v:]
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-25911] Executing simulation for 'XSim' simulator
INFO: [Vivado 12-28535] Process started - Wed Dec 24 22:08:36 2025

INFO: [Vivado 12-12493] Simulation top is 'is_prime_tb'
boost::filesystem::remove: The process cannot access the file because it is being used by another process: "C:/Users/shara/OneDrive/Documents/Coding Stuff/FPGA/FPGA/verilog_basics/verilog_basics.sim/sim_1/behav/xsim/simulate.log"
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-25911] Executing simulation for 'XSim' simulator
INFO: [Vivado 12-28535] Process started - Wed Dec 24 22:08:44 2025

INFO: [Vivado 12-12493] Simulation top is 'is_prime_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/shara/OneDrive/Documents/Coding Stuff/FPGA/FPGA/verilog_basics/verilog_basics.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/AMDDesignTools/2025.2/Vivado/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'is_prime_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/shara/OneDrive/Documents/Coding Stuff/FPGA/FPGA/verilog_basics/verilog_basics.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj is_prime_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shara/OneDrive/Documents/Coding Stuff/FPGA/FPGA/verilog_basics/verilog_basics.srcs/sources_1/new/is_prime.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module is_prime
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shara/OneDrive/Documents/Coding Stuff/FPGA/FPGA/verilog_basics/verilog_basics.srcs/sim_1/new/is_prime_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module is_prime_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/shara/OneDrive/Documents/Coding Stuff/FPGA/FPGA/verilog_basics/verilog_basics.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot is_prime_tb_behav xil_defaultlib.is_prime_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2025.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/AMDDesignTools/2025.2/Vivado/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot is_prime_tb_behav xil_defaultlib.is_prime_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.is_prime
Compiling module xil_defaultlib.is_prime_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot is_prime_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/shara/OneDrive/Documents/Coding Stuff/FPGA/FPGA/verilog_basics/verilog_basics.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "is_prime_tb_behav -key {Behavioral:sim_1:Functional:is_prime_tb} -tclbatch {is_prime_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source is_prime_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$stop called at time : 40 ns : File "C:/Users/shara/OneDrive/Documents/Coding Stuff/FPGA/FPGA/verilog_basics/verilog_basics.srcs/sim_1/new/is_prime_tb.v" Line 37
INFO: [USF-XSim-96] XSim completed. Design snapshot 'is_prime_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sources_1\new\one_to_four_demux.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sources_1\new\non_blocking_logic.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sim_1\new\non_blocking_logic_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sources_1\new\boolean_exp.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sources_1\new\full_adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sources_1\new\is_prime.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sim_1\new\is_prime_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sources_1\new\non_blocking_logic.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sources_1\new\non_blocking_logic.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sources_1\new\one_to_four_demux.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sources_1\new\non_blocking_logic.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sim_1\new\non_blocking_logic_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sources_1\new\boolean_exp.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sources_1\new\full_adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sources_1\new\is_prime.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sim_1\new\is_prime_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sim_1\new\non_blocking_logic_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sim_1\new\non_blocking_logic_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sources_1\new\one_to_four_demux.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sources_1\new\non_blocking_logic.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sim_1\new\non_blocking_logic_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sources_1\new\boolean_exp.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sources_1\new\full_adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sources_1\new\is_prime.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sim_1\new\is_prime_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sources_1\new\full_adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sources_1\new\full_adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sources_1\new\one_to_four_demux.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sources_1\new\non_blocking_logic.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sim_1\new\non_blocking_logic_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sources_1\new\boolean_exp.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sources_1\new\full_adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sources_1\new\is_prime.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sim_1\new\is_prime_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sources_1\new\one_to_four_demux.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sources_1\new\one_to_four_demux.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sources_1\new\one_to_four_demux.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sources_1\new\non_blocking_logic.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sim_1\new\non_blocking_logic_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sources_1\new\boolean_exp.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sources_1\new\full_adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sources_1\new\is_prime.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sim_1\new\is_prime_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sim_1\new\is_prime_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sim_1\new\is_prime_tb.v:]
INFO: [Common 17-14] Message 'filemgmt 56-199' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
ERROR: [Common 17-180] Spawn failed: The operation completed successfully.

ERROR: [Common 17-180] Spawn failed: The operation completed successfully.

close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-25911] Executing simulation for 'XSim' simulator
INFO: [Vivado 12-28535] Process started - Wed Dec 24 22:11:14 2025

INFO: [Vivado 12-12493] Simulation top is 'is_prime_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/shara/OneDrive/Documents/Coding Stuff/FPGA/FPGA/verilog_basics/verilog_basics.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/AMDDesignTools/2025.2/Vivado/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'is_prime_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/shara/OneDrive/Documents/Coding Stuff/FPGA/FPGA/verilog_basics/verilog_basics.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj is_prime_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shara/OneDrive/Documents/Coding Stuff/FPGA/FPGA/verilog_basics/verilog_basics.srcs/sources_1/new/is_prime.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module is_prime
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shara/OneDrive/Documents/Coding Stuff/FPGA/FPGA/verilog_basics/verilog_basics.srcs/sim_1/new/is_prime_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module is_prime_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/shara/OneDrive/Documents/Coding Stuff/FPGA/FPGA/verilog_basics/verilog_basics.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot is_prime_tb_behav xil_defaultlib.is_prime_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2025.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/AMDDesignTools/2025.2/Vivado/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot is_prime_tb_behav xil_defaultlib.is_prime_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.is_prime
Compiling module xil_defaultlib.is_prime_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot is_prime_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/shara/OneDrive/Documents/Coding Stuff/FPGA/FPGA/verilog_basics/verilog_basics.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "is_prime_tb_behav -key {Behavioral:sim_1:Functional:is_prime_tb} -tclbatch {is_prime_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source is_prime_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$stop called at time : 40 ns : File "C:/Users/shara/OneDrive/Documents/Coding Stuff/FPGA/FPGA/verilog_basics/verilog_basics.srcs/sim_1/new/is_prime_tb.v" Line 37
INFO: [USF-XSim-96] XSim completed. Design snapshot 'is_prime_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sources_1\new\one_to_four_demux.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sources_1\new\non_blocking_logic.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sim_1\new\non_blocking_logic_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sources_1\new\boolean_exp.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sources_1\new\full_adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sources_1\new\is_prime.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sim_1\new\is_prime_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sources_1\new\non_blocking_logic.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sources_1\new\non_blocking_logic.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sources_1\new\one_to_four_demux.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sources_1\new\non_blocking_logic.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sim_1\new\non_blocking_logic_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sources_1\new\boolean_exp.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sources_1\new\full_adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sources_1\new\is_prime.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sim_1\new\is_prime_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sources_1\new\is_prime.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sources_1\new\is_prime.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sources_1\new\one_to_four_demux.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sources_1\new\non_blocking_logic.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sim_1\new\non_blocking_logic_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sources_1\new\boolean_exp.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sources_1\new\full_adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sources_1\new\is_prime.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sim_1\new\is_prime_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sources_1\new\full_adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sources_1\new\full_adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sources_1\new\one_to_four_demux.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sources_1\new\non_blocking_logic.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sim_1\new\non_blocking_logic_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sources_1\new\boolean_exp.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sources_1\new\full_adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sources_1\new\is_prime.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sim_1\new\is_prime_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sources_1\new\one_to_four_demux.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sources_1\new\one_to_four_demux.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sources_1\new\one_to_four_demux.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sources_1\new\non_blocking_logic.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sim_1\new\non_blocking_logic_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sources_1\new\boolean_exp.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sources_1\new\full_adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sources_1\new\is_prime.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sim_1\new\is_prime_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sources_1\new\boolean_exp.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sources_1\new\boolean_exp.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sources_1\new\one_to_four_demux.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sources_1\new\non_blocking_logic.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sim_1\new\non_blocking_logic_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sources_1\new\boolean_exp.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sources_1\new\full_adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sources_1\new\is_prime.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sim_1\new\is_prime_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sim_1\new\non_blocking_logic_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sim_1\new\non_blocking_logic_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sources_1\new\one_to_four_demux.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sources_1\new\non_blocking_logic.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sim_1\new\non_blocking_logic_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sources_1\new\boolean_exp.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sources_1\new\full_adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sources_1\new\is_prime.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sim_1\new\is_prime_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sources_1\new\boolean_exp.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sources_1\new\boolean_exp.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sources_1\new\one_to_four_demux.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sources_1\new\non_blocking_logic.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sim_1\new\non_blocking_logic_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sources_1\new\boolean_exp.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sources_1\new\full_adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sources_1\new\is_prime.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sim_1\new\is_prime_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sources_1\new\is_prime.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sources_1\new\is_prime.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sources_1\new\one_to_four_demux.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sources_1\new\non_blocking_logic.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sim_1\new\non_blocking_logic_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sources_1\new\boolean_exp.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sources_1\new\full_adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sources_1\new\is_prime.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sim_1\new\is_prime_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sim_1\new\is_prime_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sim_1\new\is_prime_tb.v:]
ERROR: [Common 17-180] Spawn failed: The operation completed successfully.

WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sources_1\new\one_to_four_demux.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sources_1\new\non_blocking_logic.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sim_1\new\non_blocking_logic_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sources_1\new\boolean_exp.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sources_1\new\full_adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sources_1\new\is_prime.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sim_1\new\is_prime_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sources_1\new\full_adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sources_1\new\full_adder.v:]
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-25911] Executing simulation for 'XSim' simulator
INFO: [Vivado 12-28535] Process started - Wed Dec 24 22:13:24 2025

INFO: [Vivado 12-12493] Simulation top is 'is_prime_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/shara/OneDrive/Documents/Coding Stuff/FPGA/FPGA/verilog_basics/verilog_basics.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/AMDDesignTools/2025.2/Vivado/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'is_prime_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/shara/OneDrive/Documents/Coding Stuff/FPGA/FPGA/verilog_basics/verilog_basics.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj is_prime_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shara/OneDrive/Documents/Coding Stuff/FPGA/FPGA/verilog_basics/verilog_basics.srcs/sources_1/new/is_prime.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module is_prime
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shara/OneDrive/Documents/Coding Stuff/FPGA/FPGA/verilog_basics/verilog_basics.srcs/sim_1/new/is_prime_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module is_prime_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/shara/OneDrive/Documents/Coding Stuff/FPGA/FPGA/verilog_basics/verilog_basics.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot is_prime_tb_behav xil_defaultlib.is_prime_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2025.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/AMDDesignTools/2025.2/Vivado/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot is_prime_tb_behav xil_defaultlib.is_prime_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.is_prime
Compiling module xil_defaultlib.is_prime_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot is_prime_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/shara/OneDrive/Documents/Coding Stuff/FPGA/FPGA/verilog_basics/verilog_basics.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "is_prime_tb_behav -key {Behavioral:sim_1:Functional:is_prime_tb} -tclbatch {is_prime_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source is_prime_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$stop called at time : 40 ns : File "C:/Users/shara/OneDrive/Documents/Coding Stuff/FPGA/FPGA/verilog_basics/verilog_basics.srcs/sim_1/new/is_prime_tb.v" Line 37
INFO: [USF-XSim-96] XSim completed. Design snapshot 'is_prime_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sources_1\new\one_to_four_demux.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sources_1\new\non_blocking_logic.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sim_1\new\non_blocking_logic_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sources_1\new\boolean_exp.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sources_1\new\full_adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sources_1\new\is_prime.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sim_1\new\is_prime_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sources_1\new\non_blocking_logic.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sources_1\new\non_blocking_logic.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sources_1\new\one_to_four_demux.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sources_1\new\non_blocking_logic.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sim_1\new\non_blocking_logic_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sources_1\new\boolean_exp.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sources_1\new\full_adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sources_1\new\is_prime.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sim_1\new\is_prime_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sources_1\new\is_prime.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sources_1\new\is_prime.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sources_1\new\one_to_four_demux.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sources_1\new\non_blocking_logic.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sim_1\new\non_blocking_logic_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sources_1\new\boolean_exp.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sources_1\new\full_adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sources_1\new\is_prime.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sim_1\new\is_prime_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sources_1\new\boolean_exp.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sources_1\new\boolean_exp.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sources_1\new\one_to_four_demux.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sources_1\new\non_blocking_logic.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sim_1\new\non_blocking_logic_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sources_1\new\boolean_exp.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sources_1\new\full_adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sources_1\new\is_prime.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sim_1\new\is_prime_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sources_1\new\full_adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sources_1\new\full_adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sources_1\new\one_to_four_demux.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sources_1\new\non_blocking_logic.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sim_1\new\non_blocking_logic_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sources_1\new\boolean_exp.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sources_1\new\full_adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sources_1\new\is_prime.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sim_1\new\is_prime_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sources_1\new\one_to_four_demux.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sources_1\new\one_to_four_demux.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sources_1\new\one_to_four_demux.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sources_1\new\non_blocking_logic.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sim_1\new\non_blocking_logic_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sources_1\new\boolean_exp.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sources_1\new\full_adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sources_1\new\is_prime.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sim_1\new\is_prime_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sim_1\new\non_blocking_logic_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sim_1\new\non_blocking_logic_tb.v:]
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-25911] Executing simulation for 'XSim' simulator
INFO: [Vivado 12-28535] Process started - Wed Dec 24 22:15:54 2025

INFO: [Vivado 12-12493] Simulation top is 'is_prime_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/shara/OneDrive/Documents/Coding Stuff/FPGA/FPGA/verilog_basics/verilog_basics.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/AMDDesignTools/2025.2/Vivado/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'is_prime_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/shara/OneDrive/Documents/Coding Stuff/FPGA/FPGA/verilog_basics/verilog_basics.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj is_prime_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shara/OneDrive/Documents/Coding Stuff/FPGA/FPGA/verilog_basics/verilog_basics.srcs/sources_1/new/is_prime.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module is_prime
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shara/OneDrive/Documents/Coding Stuff/FPGA/FPGA/verilog_basics/verilog_basics.srcs/sim_1/new/is_prime_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module is_prime_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/shara/OneDrive/Documents/Coding Stuff/FPGA/FPGA/verilog_basics/verilog_basics.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot is_prime_tb_behav xil_defaultlib.is_prime_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2025.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/AMDDesignTools/2025.2/Vivado/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot is_prime_tb_behav xil_defaultlib.is_prime_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.is_prime
Compiling module xil_defaultlib.is_prime_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot is_prime_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/shara/OneDrive/Documents/Coding Stuff/FPGA/FPGA/verilog_basics/verilog_basics.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "is_prime_tb_behav -key {Behavioral:sim_1:Functional:is_prime_tb} -tclbatch {is_prime_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source is_prime_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$stop called at time : 40 ns : File "C:/Users/shara/OneDrive/Documents/Coding Stuff/FPGA/FPGA/verilog_basics/verilog_basics.srcs/sim_1/new/is_prime_tb.v" Line 37
INFO: [USF-XSim-96] XSim completed. Design snapshot 'is_prime_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sources_1\new\one_to_four_demux.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sources_1\new\non_blocking_logic.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sim_1\new\non_blocking_logic_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sources_1\new\boolean_exp.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sources_1\new\full_adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sources_1\new\is_prime.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sim_1\new\is_prime_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sources_1\new\is_prime.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sources_1\new\is_prime.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sources_1\new\one_to_four_demux.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sources_1\new\non_blocking_logic.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sim_1\new\non_blocking_logic_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sources_1\new\boolean_exp.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sources_1\new\full_adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sources_1\new\is_prime.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sim_1\new\is_prime_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sources_1\new\boolean_exp.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sources_1\new\boolean_exp.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sources_1\new\one_to_four_demux.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sources_1\new\non_blocking_logic.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sim_1\new\non_blocking_logic_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sources_1\new\boolean_exp.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sources_1\new\full_adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sources_1\new\is_prime.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sim_1\new\is_prime_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sources_1\new\one_to_four_demux.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sources_1\new\one_to_four_demux.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sources_1\new\one_to_four_demux.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sources_1\new\non_blocking_logic.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sim_1\new\non_blocking_logic_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sources_1\new\boolean_exp.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sources_1\new\full_adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sources_1\new\is_prime.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sim_1\new\is_prime_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sim_1\new\is_prime_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shara\OneDrive\Documents\Coding Stuff\FPGA\FPGA\verilog_basics\verilog_basics.srcs\sim_1\new\is_prime_tb.v:]
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-25911] Executing simulation for 'XSim' simulator
INFO: [Vivado 12-28535] Process started - Wed Dec 24 22:17:23 2025

INFO: [Vivado 12-12493] Simulation top is 'is_prime_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/shara/OneDrive/Documents/Coding Stuff/FPGA/FPGA/verilog_basics/verilog_basics.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/AMDDesignTools/2025.2/Vivado/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'is_prime_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/shara/OneDrive/Documents/Coding Stuff/FPGA/FPGA/verilog_basics/verilog_basics.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj is_prime_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shara/OneDrive/Documents/Coding Stuff/FPGA/FPGA/verilog_basics/verilog_basics.srcs/sources_1/new/is_prime.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module is_prime
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shara/OneDrive/Documents/Coding Stuff/FPGA/FPGA/verilog_basics/verilog_basics.srcs/sim_1/new/is_prime_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module is_prime_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/shara/OneDrive/Documents/Coding Stuff/FPGA/FPGA/verilog_basics/verilog_basics.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot is_prime_tb_behav xil_defaultlib.is_prime_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2025.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/AMDDesignTools/2025.2/Vivado/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot is_prime_tb_behav xil_defaultlib.is_prime_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.is_prime
Compiling module xil_defaultlib.is_prime_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot is_prime_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/shara/OneDrive/Documents/Coding Stuff/FPGA/FPGA/verilog_basics/verilog_basics.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "is_prime_tb_behav -key {Behavioral:sim_1:Functional:is_prime_tb} -tclbatch {is_prime_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source is_prime_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$stop called at time : 40 ns : File "C:/Users/shara/OneDrive/Documents/Coding Stuff/FPGA/FPGA/verilog_basics/verilog_basics.srcs/sim_1/new/is_prime_tb.v" Line 37
INFO: [USF-XSim-96] XSim completed. Design snapshot 'is_prime_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Wed Dec 24 22:35:13 2025...
