Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto 4cf8a86c0d50467ab72f874b93892340 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_LSFR_behav xil_defaultlib.tb_LSFR xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/HIBIKI/Desktop/EC_FINAL_PROJECT/EC_FINAL_PROJECT/EC_FINAL_PROJECT-unknown/EC_FINAL_PROJECT-unknown/verilog/random_number_generater/LFSR.v" Line 1. Module LSFR_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/HIBIKI/Desktop/EC_FINAL_PROJECT/EC_FINAL_PROJECT/EC_FINAL_PROJECT-unknown/EC_FINAL_PROJECT-unknown/verilog/random_number_generater/LFSR.v" Line 1. Module LSFR_default doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.LSFR_default
Compiling module xil_defaultlib.tb_LSFR
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_LSFR_behav
