<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › blackfin › include › mach-common › pll.h

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../../index.html"></a><h1>pll.h</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * Copyright 2005-2010 Analog Devices Inc.</span>
<span class="cm"> *</span>
<span class="cm"> * Licensed under the GPL-2 or later.</span>
<span class="cm"> */</span>

<span class="cp">#ifndef _MACH_COMMON_PLL_H</span>
<span class="cp">#define _MACH_COMMON_PLL_H</span>

<span class="cp">#ifndef __ASSEMBLY__</span>

<span class="cp">#include &lt;asm/blackfin.h&gt;</span>
<span class="cp">#include &lt;asm/irqflags.h&gt;</span>

<span class="cp">#ifndef bfin_iwr_restore</span>
<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span>
<span class="nf">bfin_iwr_restore</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">iwr0</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">iwr1</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">iwr2</span><span class="p">)</span>
<span class="p">{</span>
<span class="cp">#ifdef SIC_IWR</span>
	<span class="n">bfin_write_SIC_IWR</span><span class="p">(</span><span class="n">iwr0</span><span class="p">);</span>
<span class="cp">#else</span>
	<span class="n">bfin_write_SIC_IWR0</span><span class="p">(</span><span class="n">iwr0</span><span class="p">);</span>
<span class="cp"># ifdef SIC_IWR1</span>
	<span class="n">bfin_write_SIC_IWR1</span><span class="p">(</span><span class="n">iwr1</span><span class="p">);</span>
<span class="cp"># endif</span>
<span class="cp"># ifdef SIC_IWR2</span>
	<span class="n">bfin_write_SIC_IWR2</span><span class="p">(</span><span class="n">iwr2</span><span class="p">);</span>
<span class="cp"># endif</span>
<span class="cp">#endif</span>
<span class="p">}</span>
<span class="cp">#endif</span>

<span class="cp">#ifndef bfin_iwr_save</span>
<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span>
<span class="nf">bfin_iwr_save</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">niwr0</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">niwr1</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">niwr2</span><span class="p">,</span>
              <span class="kt">unsigned</span> <span class="kt">long</span> <span class="o">*</span><span class="n">iwr0</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="o">*</span><span class="n">iwr1</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="o">*</span><span class="n">iwr2</span><span class="p">)</span>
<span class="p">{</span>
<span class="cp">#ifdef SIC_IWR</span>
	<span class="o">*</span><span class="n">iwr0</span> <span class="o">=</span> <span class="n">bfin_read_SIC_IWR</span><span class="p">();</span>
<span class="cp">#else</span>
	<span class="o">*</span><span class="n">iwr0</span> <span class="o">=</span> <span class="n">bfin_read_SIC_IWR0</span><span class="p">();</span>
<span class="cp"># ifdef SIC_IWR1</span>
	<span class="o">*</span><span class="n">iwr1</span> <span class="o">=</span> <span class="n">bfin_read_SIC_IWR1</span><span class="p">();</span>
<span class="cp"># endif</span>
<span class="cp"># ifdef SIC_IWR2</span>
	<span class="o">*</span><span class="n">iwr2</span> <span class="o">=</span> <span class="n">bfin_read_SIC_IWR2</span><span class="p">();</span>
<span class="cp"># endif</span>
<span class="cp">#endif</span>
	<span class="n">bfin_iwr_restore</span><span class="p">(</span><span class="n">niwr0</span><span class="p">,</span> <span class="n">niwr1</span><span class="p">,</span> <span class="n">niwr2</span><span class="p">);</span>
<span class="p">}</span>
<span class="cp">#endif</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span> <span class="nf">_bfin_write_pll_relock</span><span class="p">(</span><span class="n">u32</span> <span class="n">addr</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">val</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">flags</span><span class="p">,</span> <span class="n">iwr0</span><span class="p">,</span> <span class="n">iwr1</span><span class="p">,</span> <span class="n">iwr2</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">val</span> <span class="o">==</span> <span class="n">bfin_read_PLL_CTL</span><span class="p">())</span>
		<span class="k">return</span><span class="p">;</span>

	<span class="n">flags</span> <span class="o">=</span> <span class="n">hard_local_irq_save</span><span class="p">();</span>
	<span class="cm">/* Enable the PLL Wakeup bit in SIC IWR */</span>
	<span class="n">bfin_iwr_save</span><span class="p">(</span><span class="n">IWR_ENABLE</span><span class="p">(</span><span class="mi">0</span><span class="p">),</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">iwr0</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">iwr1</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">iwr2</span><span class="p">);</span>

	<span class="n">bfin_write16</span><span class="p">(</span><span class="n">addr</span><span class="p">,</span> <span class="n">val</span><span class="p">);</span>
	<span class="n">SSYNC</span><span class="p">();</span>
	<span class="n">asm</span><span class="p">(</span><span class="s">&quot;IDLE;&quot;</span><span class="p">);</span>

	<span class="n">bfin_iwr_restore</span><span class="p">(</span><span class="n">iwr0</span><span class="p">,</span> <span class="n">iwr1</span><span class="p">,</span> <span class="n">iwr2</span><span class="p">);</span>
	<span class="n">hard_local_irq_restore</span><span class="p">(</span><span class="n">flags</span><span class="p">);</span>
<span class="p">}</span>

<span class="cm">/* Writing to PLL_CTL initiates a PLL relock sequence */</span>
<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span> <span class="nf">bfin_write_PLL_CTL</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">val</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">_bfin_write_pll_relock</span><span class="p">(</span><span class="n">PLL_CTL</span><span class="p">,</span> <span class="n">val</span><span class="p">);</span>
<span class="p">}</span>

<span class="cm">/* Writing to VR_CTL initiates a PLL relock sequence */</span>
<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span> <span class="nf">bfin_write_VR_CTL</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">val</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">_bfin_write_pll_relock</span><span class="p">(</span><span class="n">VR_CTL</span><span class="p">,</span> <span class="n">val</span><span class="p">);</span>
<span class="p">}</span>

<span class="cp">#endif</span>

<span class="cp">#endif</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:4}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../../javascript/docco.min.js"></script>
</html>
