# FIFO-Verilog
First-In-First-Out Verilog Design
