<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p4704" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_4704{left:69px;bottom:68px;letter-spacing:0.12px;}
#t2_4704{left:107px;bottom:68px;letter-spacing:0.09px;}
#t3_4704{left:69px;bottom:1141px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t4_4704{left:189px;bottom:998px;letter-spacing:-0.1px;}
#t5_4704{left:525px;bottom:998px;letter-spacing:-0.11px;}
#t6_4704{left:525px;bottom:976px;letter-spacing:-0.11px;}
#t7_4704{left:525px;bottom:959px;letter-spacing:-0.1px;}
#t8_4704{left:525px;bottom:938px;letter-spacing:-0.11px;}
#t9_4704{left:525px;bottom:921px;letter-spacing:-0.12px;}
#ta_4704{left:525px;bottom:900px;letter-spacing:-0.11px;}
#tb_4704{left:525px;bottom:878px;letter-spacing:-0.1px;}
#tc_4704{left:525px;bottom:862px;letter-spacing:-0.11px;}
#td_4704{left:525px;bottom:845px;letter-spacing:-0.11px;word-spacing:-0.25px;}
#te_4704{left:525px;bottom:828px;letter-spacing:-0.11px;}
#tf_4704{left:189px;bottom:804px;letter-spacing:-0.13px;}
#tg_4704{left:525px;bottom:804px;letter-spacing:-0.13px;}
#th_4704{left:81px;bottom:779px;letter-spacing:-0.18px;}
#ti_4704{left:142px;bottom:779px;letter-spacing:-0.15px;}
#tj_4704{left:189px;bottom:779px;letter-spacing:-0.15px;}
#tk_4704{left:432px;bottom:779px;letter-spacing:-0.13px;}
#tl_4704{left:525px;bottom:779px;letter-spacing:-0.12px;word-spacing:0.03px;}
#tm_4704{left:81px;bottom:755px;letter-spacing:-0.17px;}
#tn_4704{left:142px;bottom:755px;letter-spacing:-0.17px;}
#to_4704{left:189px;bottom:755px;letter-spacing:-0.14px;}
#tp_4704{left:432px;bottom:755px;letter-spacing:-0.13px;}
#tq_4704{left:525px;bottom:755px;letter-spacing:-0.12px;word-spacing:0.04px;}
#tr_4704{left:81px;bottom:730px;letter-spacing:-0.17px;}
#ts_4704{left:142px;bottom:730px;letter-spacing:-0.17px;}
#tt_4704{left:189px;bottom:730px;letter-spacing:-0.13px;}
#tu_4704{left:432px;bottom:730px;letter-spacing:-0.13px;}
#tv_4704{left:525px;bottom:730px;letter-spacing:-0.12px;word-spacing:0.04px;}
#tw_4704{left:81px;bottom:706px;letter-spacing:-0.18px;}
#tx_4704{left:142px;bottom:706px;letter-spacing:-0.15px;}
#ty_4704{left:189px;bottom:706px;letter-spacing:-0.16px;}
#tz_4704{left:432px;bottom:706px;letter-spacing:-0.13px;}
#t10_4704{left:525px;bottom:706px;letter-spacing:-0.12px;word-spacing:0.03px;}
#t11_4704{left:81px;bottom:681px;letter-spacing:-0.14px;}
#t12_4704{left:142px;bottom:681px;letter-spacing:-0.17px;}
#t13_4704{left:189px;bottom:681px;letter-spacing:-0.15px;}
#t14_4704{left:432px;bottom:681px;letter-spacing:-0.13px;}
#t15_4704{left:525px;bottom:681px;letter-spacing:-0.12px;}
#t16_4704{left:189px;bottom:657px;}
#t17_4704{left:525px;bottom:657px;letter-spacing:-0.12px;}
#t18_4704{left:525px;bottom:635px;letter-spacing:-0.11px;}
#t19_4704{left:525px;bottom:619px;letter-spacing:-0.11px;word-spacing:-0.01px;}
#t1a_4704{left:525px;bottom:602px;letter-spacing:-0.12px;}
#t1b_4704{left:525px;bottom:585px;letter-spacing:-0.11px;}
#t1c_4704{left:525px;bottom:568px;letter-spacing:-0.1px;}
#t1d_4704{left:189px;bottom:544px;}
#t1e_4704{left:525px;bottom:544px;letter-spacing:-0.12px;}
#t1f_4704{left:525px;bottom:522px;letter-spacing:-0.11px;}
#t1g_4704{left:525px;bottom:506px;letter-spacing:-0.11px;word-spacing:-0.01px;}
#t1h_4704{left:525px;bottom:489px;letter-spacing:-0.11px;}
#t1i_4704{left:525px;bottom:472px;letter-spacing:-0.11px;}
#t1j_4704{left:189px;bottom:448px;}
#t1k_4704{left:525px;bottom:448px;letter-spacing:-0.14px;}
#t1l_4704{left:525px;bottom:426px;letter-spacing:-0.11px;}
#t1m_4704{left:525px;bottom:409px;letter-spacing:-0.11px;word-spacing:-0.36px;}
#t1n_4704{left:525px;bottom:393px;letter-spacing:-0.1px;}
#t1o_4704{left:525px;bottom:376px;letter-spacing:-0.11px;}
#t1p_4704{left:525px;bottom:359px;letter-spacing:-0.12px;}
#t1q_4704{left:189px;bottom:334px;letter-spacing:-0.13px;}
#t1r_4704{left:525px;bottom:334px;letter-spacing:-0.13px;}
#t1s_4704{left:81px;bottom:310px;letter-spacing:-0.17px;}
#t1t_4704{left:142px;bottom:310px;letter-spacing:-0.17px;}
#t1u_4704{left:189px;bottom:310px;letter-spacing:-0.13px;}
#t1v_4704{left:432px;bottom:310px;letter-spacing:-0.13px;}
#t1w_4704{left:525px;bottom:310px;letter-spacing:-0.12px;word-spacing:0.04px;}
#t1x_4704{left:81px;bottom:286px;letter-spacing:-0.17px;}
#t1y_4704{left:142px;bottom:286px;letter-spacing:-0.17px;}
#t1z_4704{left:189px;bottom:286px;letter-spacing:-0.13px;}
#t20_4704{left:432px;bottom:286px;letter-spacing:-0.13px;}
#t21_4704{left:525px;bottom:286px;letter-spacing:-0.12px;word-spacing:0.04px;}
#t22_4704{left:81px;bottom:261px;letter-spacing:-0.17px;}
#t23_4704{left:142px;bottom:261px;letter-spacing:-0.17px;}
#t24_4704{left:189px;bottom:261px;letter-spacing:-0.13px;}
#t25_4704{left:432px;bottom:261px;letter-spacing:-0.13px;}
#t26_4704{left:525px;bottom:261px;letter-spacing:-0.12px;word-spacing:0.04px;}
#t27_4704{left:81px;bottom:237px;letter-spacing:-0.17px;}
#t28_4704{left:142px;bottom:237px;letter-spacing:-0.17px;}
#t29_4704{left:189px;bottom:237px;letter-spacing:-0.13px;}
#t2a_4704{left:432px;bottom:237px;letter-spacing:-0.13px;}
#t2b_4704{left:525px;bottom:237px;letter-spacing:-0.12px;word-spacing:0.04px;}
#t2c_4704{left:81px;bottom:212px;letter-spacing:-0.15px;}
#t2d_4704{left:142px;bottom:212px;letter-spacing:-0.17px;}
#t2e_4704{left:189px;bottom:212px;letter-spacing:-0.14px;}
#t2f_4704{left:432px;bottom:212px;letter-spacing:-0.14px;}
#t2g_4704{left:525px;bottom:212px;letter-spacing:-0.12px;word-spacing:0.02px;}
#t2h_4704{left:81px;bottom:188px;letter-spacing:-0.16px;}
#t2i_4704{left:142px;bottom:188px;letter-spacing:-0.18px;}
#t2j_4704{left:189px;bottom:188px;letter-spacing:-0.14px;}
#t2k_4704{left:432px;bottom:188px;letter-spacing:-0.14px;}
#t2l_4704{left:525px;bottom:188px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t2m_4704{left:81px;bottom:163px;letter-spacing:-0.16px;}
#t2n_4704{left:142px;bottom:163px;letter-spacing:-0.18px;}
#t2o_4704{left:189px;bottom:163px;letter-spacing:-0.14px;}
#t2p_4704{left:432px;bottom:163px;letter-spacing:-0.14px;}
#t2q_4704{left:525px;bottom:163px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t2r_4704{left:81px;bottom:139px;letter-spacing:-0.17px;}
#t2s_4704{left:142px;bottom:139px;letter-spacing:-0.18px;}
#t2t_4704{left:189px;bottom:139px;letter-spacing:-0.14px;}
#t2u_4704{left:432px;bottom:139px;letter-spacing:-0.14px;}
#t2v_4704{left:525px;bottom:139px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t2w_4704{left:81px;bottom:114px;letter-spacing:-0.17px;}
#t2x_4704{left:142px;bottom:114px;letter-spacing:-0.17px;}
#t2y_4704{left:189px;bottom:114px;letter-spacing:-0.14px;}
#t2z_4704{left:432px;bottom:114px;letter-spacing:-0.13px;}
#t30_4704{left:525px;bottom:114px;letter-spacing:-0.13px;word-spacing:0.04px;}
#t31_4704{left:118px;bottom:1086px;letter-spacing:0.1px;word-spacing:-0.06px;}
#t32_4704{left:204px;bottom:1086px;letter-spacing:0.13px;}
#t33_4704{left:100px;bottom:1063px;letter-spacing:-0.12px;}
#t34_4704{left:101px;bottom:1046px;letter-spacing:-0.14px;}
#t35_4704{left:224px;bottom:1046px;letter-spacing:-0.13px;word-spacing:0.03px;}
#t36_4704{left:454px;bottom:1046px;letter-spacing:-0.14px;}
#t37_4704{left:639px;bottom:1046px;letter-spacing:-0.12px;word-spacing:-0.04px;}
#t38_4704{left:87px;bottom:1022px;letter-spacing:-0.18px;}
#t39_4704{left:143px;bottom:1022px;letter-spacing:-0.14px;}

.s1_4704{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_4704{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_4704{font-size:14px;font-family:NeoSansIntel_6wv3;color:#000;}
.s4_4704{font-size:15px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s5_4704{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts4704" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg4704Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg4704" style="-webkit-user-select: none;"><object width="935" height="1210" data="4704/4704.svg" type="image/svg+xml" id="pdf4704" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_4704" class="t s1_4704">2-182 </span><span id="t2_4704" class="t s1_4704">Vol. 4 </span>
<span id="t3_4704" class="t s2_4704">MODEL-SPECIFIC REGISTERS (MSRS) </span>
<span id="t4_4704" class="t s3_4704">1:0 </span><span id="t5_4704" class="t s3_4704">AES Configuration (RW-L) </span>
<span id="t6_4704" class="t s3_4704">Upon a successful read of this MSR, the configuration </span>
<span id="t7_4704" class="t s3_4704">of AES instruction set availability is as follows: </span>
<span id="t8_4704" class="t s3_4704">11b: AES instructions are not available until next </span>
<span id="t9_4704" class="t s3_4704">RESET. </span>
<span id="ta_4704" class="t s3_4704">Otherwise, AES instructions are available. </span>
<span id="tb_4704" class="t s3_4704">Note, AES instruction set is not available if read is </span>
<span id="tc_4704" class="t s3_4704">unsuccessful. If the configuration is not 01b, AES </span>
<span id="td_4704" class="t s3_4704">instructions can be mis-configured if a privileged agent </span>
<span id="te_4704" class="t s3_4704">unintentionally writes 11b. </span>
<span id="tf_4704" class="t s3_4704">63:2 </span><span id="tg_4704" class="t s3_4704">Reserved </span>
<span id="th_4704" class="t s3_4704">174H </span><span id="ti_4704" class="t s3_4704">372 </span><span id="tj_4704" class="t s3_4704">IA32_SYSENTER_CS </span><span id="tk_4704" class="t s3_4704">Thread </span><span id="tl_4704" class="t s3_4704">See Table 2-2. </span>
<span id="tm_4704" class="t s3_4704">175H </span><span id="tn_4704" class="t s3_4704">373 </span><span id="to_4704" class="t s3_4704">IA32_SYSENTER_ESP </span><span id="tp_4704" class="t s3_4704">Thread </span><span id="tq_4704" class="t s3_4704">See Table 2-2. </span>
<span id="tr_4704" class="t s3_4704">176H </span><span id="ts_4704" class="t s3_4704">374 </span><span id="tt_4704" class="t s3_4704">IA32_SYSENTER_EIP </span><span id="tu_4704" class="t s3_4704">Thread </span><span id="tv_4704" class="t s3_4704">See Table 2-2. </span>
<span id="tw_4704" class="t s3_4704">179H </span><span id="tx_4704" class="t s3_4704">377 </span><span id="ty_4704" class="t s3_4704">IA32_MCG_CAP </span><span id="tz_4704" class="t s3_4704">Thread </span><span id="t10_4704" class="t s3_4704">See Table 2-2. </span>
<span id="t11_4704" class="t s3_4704">17AH </span><span id="t12_4704" class="t s3_4704">378 </span><span id="t13_4704" class="t s3_4704">IA32_MCG_STATUS </span><span id="t14_4704" class="t s3_4704">Thread </span><span id="t15_4704" class="t s3_4704">Global Machine Check Status </span>
<span id="t16_4704" class="t s3_4704">0 </span><span id="t17_4704" class="t s3_4704">RIPV </span>
<span id="t18_4704" class="t s3_4704">When set, bit indicates that the instruction addressed </span>
<span id="t19_4704" class="t s3_4704">by the instruction pointer pushed on the stack (when </span>
<span id="t1a_4704" class="t s3_4704">the machine check was generated) can be used to </span>
<span id="t1b_4704" class="t s3_4704">restart the program. If cleared, the program cannot be </span>
<span id="t1c_4704" class="t s3_4704">reliably restarted. </span>
<span id="t1d_4704" class="t s3_4704">1 </span><span id="t1e_4704" class="t s3_4704">EIPV </span>
<span id="t1f_4704" class="t s3_4704">When set, bit indicates that the instruction addressed </span>
<span id="t1g_4704" class="t s3_4704">by the instruction pointer pushed on the stack (when </span>
<span id="t1h_4704" class="t s3_4704">the machine check was generated) is directly </span>
<span id="t1i_4704" class="t s3_4704">associated with the error. </span>
<span id="t1j_4704" class="t s3_4704">2 </span><span id="t1k_4704" class="t s3_4704">MCIP </span>
<span id="t1l_4704" class="t s3_4704">When set, bit indicates that a machine check has been </span>
<span id="t1m_4704" class="t s3_4704">generated. If a second machine check is detected while </span>
<span id="t1n_4704" class="t s3_4704">this bit is still set, the processor enters a shutdown </span>
<span id="t1o_4704" class="t s3_4704">state. Software should write this bit to 0 after </span>
<span id="t1p_4704" class="t s3_4704">processing a machine check exception. </span>
<span id="t1q_4704" class="t s3_4704">63:3 </span><span id="t1r_4704" class="t s3_4704">Reserved </span>
<span id="t1s_4704" class="t s3_4704">186H </span><span id="t1t_4704" class="t s3_4704">390 </span><span id="t1u_4704" class="t s3_4704">IA32_PERFEVTSEL0 </span><span id="t1v_4704" class="t s3_4704">Thread </span><span id="t1w_4704" class="t s3_4704">See Table 2-2. </span>
<span id="t1x_4704" class="t s3_4704">187H </span><span id="t1y_4704" class="t s3_4704">391 </span><span id="t1z_4704" class="t s3_4704">IA32_PERFEVTSEL1 </span><span id="t20_4704" class="t s3_4704">Thread </span><span id="t21_4704" class="t s3_4704">See Table 2-2. </span>
<span id="t22_4704" class="t s3_4704">188H </span><span id="t23_4704" class="t s3_4704">392 </span><span id="t24_4704" class="t s3_4704">IA32_PERFEVTSEL2 </span><span id="t25_4704" class="t s3_4704">Thread </span><span id="t26_4704" class="t s3_4704">See Table 2-2. </span>
<span id="t27_4704" class="t s3_4704">189H </span><span id="t28_4704" class="t s3_4704">393 </span><span id="t29_4704" class="t s3_4704">IA32_PERFEVTSEL3 </span><span id="t2a_4704" class="t s3_4704">Thread </span><span id="t2b_4704" class="t s3_4704">See Table 2-2. </span>
<span id="t2c_4704" class="t s3_4704">18AH </span><span id="t2d_4704" class="t s3_4704">394 </span><span id="t2e_4704" class="t s3_4704">IA32_PERFEVTSEL4 </span><span id="t2f_4704" class="t s3_4704">Core </span><span id="t2g_4704" class="t s3_4704">See Table 2-2. If CPUID.0AH:EAX[15:8] &gt; 4. </span>
<span id="t2h_4704" class="t s3_4704">18BH </span><span id="t2i_4704" class="t s3_4704">395 </span><span id="t2j_4704" class="t s3_4704">IA32_PERFEVTSEL5 </span><span id="t2k_4704" class="t s3_4704">Core </span><span id="t2l_4704" class="t s3_4704">See Table 2-2. If CPUID.0AH:EAX[15:8] &gt; 5. </span>
<span id="t2m_4704" class="t s3_4704">18CH </span><span id="t2n_4704" class="t s3_4704">396 </span><span id="t2o_4704" class="t s3_4704">IA32_PERFEVTSEL6 </span><span id="t2p_4704" class="t s3_4704">Core </span><span id="t2q_4704" class="t s3_4704">See Table 2-2. If CPUID.0AH:EAX[15:8] &gt; 6. </span>
<span id="t2r_4704" class="t s3_4704">18DH </span><span id="t2s_4704" class="t s3_4704">397 </span><span id="t2t_4704" class="t s3_4704">IA32_PERFEVTSEL7 </span><span id="t2u_4704" class="t s3_4704">Core </span><span id="t2v_4704" class="t s3_4704">See Table 2-2. If CPUID.0AH:EAX[15:8] &gt; 7. </span>
<span id="t2w_4704" class="t s3_4704">198H </span><span id="t2x_4704" class="t s3_4704">408 </span><span id="t2y_4704" class="t s3_4704">IA32_PERF_STATUS </span><span id="t2z_4704" class="t s3_4704">Package </span><span id="t30_4704" class="t s3_4704">See Table 2-2. </span>
<span id="t31_4704" class="t s4_4704">Table 2-20. </span><span id="t32_4704" class="t s4_4704">MSRs Supported by Intel® Processors Based on Sandy Bridge Microarchitecture (Contd.) </span>
<span id="t33_4704" class="t s5_4704">Register </span>
<span id="t34_4704" class="t s5_4704">Address </span><span id="t35_4704" class="t s5_4704">Register Name / Bit Fields </span><span id="t36_4704" class="t s5_4704">Scope </span><span id="t37_4704" class="t s5_4704">Bit Description </span>
<span id="t38_4704" class="t s5_4704">Hex </span><span id="t39_4704" class="t s5_4704">Dec </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
