{
  "design_name": "width_8to16",
  "trial_num": 1,
  "created_at": "2026-02-03T16:56:22.935353",
  "total_layers": 3,
  "layer_outputs": {
    "0": [
      {
        "code": "module width_8to16 (\n    input wire clk,\n    input wire rst_n,\n    input wire valid_in,\n    input wire [7:0] data_in,\n    output reg valid_out,\n    output reg [15:0] data_out\n);\n\nreg [7:0] data_lock;\nreg flag;\n\nalways @(posedge clk or negedge rst_n) begin\n    if (!rst_n) begin\n        data_out <= 16'b0;\n        valid_out <= 1'b0;\n        data_lock <= 8'b0;\n        flag <= 1'b0;\n    end else begin\n        if (valid_in && !flag) begin\n            data_lock <= data_in;\n            flag <= 1'b1;\n        end else if (valid_in && flag) begin\n            data_out <= {data_lock, data_in};\n            valid_out <= 1'b1;\n            data_lock <= 8'b0;\n            flag <= 1'b0;\n        end\n    end\nend\n\nendmodule",
        "model": "qwen2.5-coder:7b",
        "quality_score": 1.0,
        "layer_idx": 0,
        "cached_at": "2026-02-03T16:56:27.452750",
        "generation_info": {
          "layer_idx": 0,
          "prompt_type": "initial",
          "generation_time": "2026-02-03T16:56:24.150841"
        }
      },
      {
        "code": "module width_8to16 (\n    input wire clk,\n    input wire rst_n,\n    input wire valid_in,\n    input wire [7:0] data_in,\n    output reg valid_out,\n    output reg [15:0] data_out\n);\n\nreg [7:0] data_lock;\nreg concat_flag;\n\nalways @(posedge clk or negedge rst_n) begin\n    if (!rst_n) begin\n        valid_out <= 0;\n        data_out <= 0;\n        data_lock <= 0;\n        concat_flag <= 0;\n    end else begin\n        if (valid_in && !concat_flag) begin\n            data_lock <= data_in;\n            concat_flag <= 1;\n        end else if (valid_in && concat_flag) begin\n            data_out <= {data_lock, data_in};\n            valid_out <= 1;\n            concat_flag <= 0;\n        end\n    end\nend\n\nendmodule",
        "model": "qwen2.5-coder:7b",
        "quality_score": 1.0,
        "layer_idx": 0,
        "cached_at": "2026-02-03T16:56:27.452752",
        "generation_info": {
          "layer_idx": 0,
          "prompt_type": "initial",
          "generation_time": "2026-02-03T16:56:26.326280"
        }
      },
      {
        "code": "module width_8to16 (\n    input wire clk,\n    input wire rst_n,\n    input wire valid_in,\n    input wire [7:0] data_in,\n    output reg valid_out,\n    output reg [15:0] data_out\n);\n\nreg valid_flag;\nreg [7:0] data_lock;\n\nalways @(posedge clk or negedge rst_n) begin\n    if (!rst_n) begin\n        valid_flag <= 0;\n        data_lock <= 0;\n        valid_out <= 0;\n        data_out <= 0;\n    end else begin\n        if (valid_in && !valid_flag) begin\n            data_lock <= data_in;\n            valid_flag <= 1;\n        end else if (valid_in && valid_flag) begin\n            data_out <= {data_lock, data_in};\n            valid_out <= 1;\n            valid_flag <= 0;\n        end\n    end\nend\n\nendmodule",
        "model": "qwen2.5-coder:7b",
        "quality_score": 1.0,
        "layer_idx": 0,
        "cached_at": "2026-02-03T16:56:27.452754",
        "generation_info": {
          "layer_idx": 0,
          "prompt_type": "initial",
          "generation_time": "2026-02-03T16:56:27.452736"
        }
      }
    ],
    "1": [
      {
        "code": "module width_8to16 (\n    input wire clk,\n    input wire rst_n,\n    input wire valid_in,\n    input wire [7:0] data_in,\n    output reg valid_out,\n    output reg [15:0] data_out\n);\n\nreg [7:0] data_lock;\nreg concat_flag;\n\nalways @(posedge clk or negedge rst_n) begin\n    if (!rst_n) begin\n        valid_out <= 0;\n        data_out <= 0;\n        data_lock <= 0;\n        concat_flag <= 0;\n    end else begin\n        if (valid_in && !concat_flag) begin\n            data_lock <= data_in;\n            concat_flag <= 1;\n        end else if (valid_in && concat_flag) begin\n            data_out <= {data_lock, data_in};\n            valid_out <= 1;\n            concat_flag <= 0;\n        end\n    end\nend\n\nendmodule",
        "model": "qwen2.5-coder:7b",
        "quality_score": 1.0,
        "layer_idx": 1,
        "cached_at": "2026-02-03T16:56:30.811767",
        "generation_info": {
          "layer_idx": 1,
          "prompt_type": "aggregation",
          "input_codes_quality": [
            1.0,
            1.0,
            1.0
          ],
          "generation_time": "2026-02-03T16:56:28.653699"
        }
      },
      {
        "code": "module width_8to16 (\n    input wire clk,\n    input wire rst_n,\n    input wire valid_in,\n    input wire [7:0] data_in,\n    output reg valid_out,\n    output reg [15:0] data_out\n);\n\nreg [7:0] data_lock;\nreg concat_flag;\n\nalways @(posedge clk or negedge rst_n) begin\n    if (!rst_n) begin\n        valid_out <= 0;\n        data_out <= 0;\n        data_lock <= 0;\n        concat_flag <= 0;\n    end else begin\n        if (valid_in && !concat_flag) begin\n            data_lock <= data_in;\n            concat_flag <= 1;\n        end else if (valid_in && concat_flag) begin\n            data_out <= {data_lock, data_in};\n            valid_out <= 1;\n            concat_flag <= 0;\n        end\n    end\nend\n\nendmodule",
        "model": "qwen2.5-coder:7b",
        "quality_score": 1.0,
        "layer_idx": 1,
        "cached_at": "2026-02-03T16:56:30.811769",
        "generation_info": {
          "layer_idx": 1,
          "prompt_type": "aggregation",
          "input_codes_quality": [
            1.0,
            1.0,
            1.0
          ],
          "generation_time": "2026-02-03T16:56:29.735575"
        }
      },
      {
        "code": "module width_8to16 (\n    input wire clk,\n    input wire rst_n,\n    input wire valid_in,\n    input wire [7:0] data_in,\n    output reg valid_out,\n    output reg [15:0] data_out\n);\n\nreg [7:0] data_lock;\nreg concat_flag;\n\nalways @(posedge clk or negedge rst_n) begin\n    if (!rst_n) begin\n        valid_out <= 0;\n        data_out <= 0;\n        data_lock <= 0;\n        concat_flag <= 0;\n    end else begin\n        if (valid_in && !concat_flag) begin\n            data_lock <= data_in;\n            concat_flag <= 1;\n        end else if (valid_in && concat_flag) begin\n            data_out <= {data_lock, data_in};\n            valid_out <= 1;\n            concat_flag <= 0;\n        end\n    end\nend\n\nendmodule",
        "model": "qwen2.5-coder:7b",
        "quality_score": 1.0,
        "layer_idx": 1,
        "cached_at": "2026-02-03T16:56:30.811770",
        "generation_info": {
          "layer_idx": 1,
          "prompt_type": "aggregation",
          "input_codes_quality": [
            1.0,
            1.0,
            1.0
          ],
          "generation_time": "2026-02-03T16:56:30.811754"
        }
      }
    ],
    "2": [
      {
        "code": "module width_8to16 (\n    input wire clk,\n    input wire rst_n,\n    input wire valid_in,\n    input wire [7:0] data_in,\n    output reg valid_out,\n    output reg [15:0] data_out\n);\n\nreg [7:0] data_lock;\nreg concat_flag;\n\nalways @(posedge clk or negedge rst_n) begin\n    if (!rst_n) begin\n        valid_out <= 0;\n        data_out <= 0;\n        data_lock <= 0;\n        concat_flag <= 0;\n    end else begin\n        if (valid_in && !concat_flag) begin\n            data_lock <= data_in;\n            concat_flag <= 1;\n        end else if (valid_in && concat_flag) begin\n            data_out <= {data_lock, data_in};\n            valid_out <= 1;\n            concat_flag <= 0;\n        end\n    end\nend\n\nendmodule",
        "model": "qwen2.5-coder:7b",
        "quality_score": 1.0,
        "layer_idx": 2,
        "cached_at": "2026-02-03T16:56:34.231371",
        "generation_info": {
          "layer_idx": 2,
          "prompt_type": "aggregation",
          "input_codes_quality": [
            1.0,
            1.0,
            1.0
          ],
          "generation_time": "2026-02-03T16:56:31.892872"
        }
      },
      {
        "code": "module width_8to16 (\n    input wire clk,\n    input wire rst_n,\n    input wire valid_in,\n    input wire [7:0] data_in,\n    output reg valid_out,\n    output reg [15:0] data_out\n);\n\nreg [7:0] data_lock;\nreg concat_flag;\n\nalways @(posedge clk or negedge rst_n) begin\n    if (!rst_n) begin\n        data_out <= 16'b0;\n        valid_out <= 1'b0;\n        data_lock <= 8'b0;\n        concat_flag <= 1'b0;\n    end else begin\n        if (valid_in && !concat_flag) begin\n            data_lock <= data_in;\n            concat_flag <= 1'b1;\n        end else if (valid_in && concat_flag) begin\n            data_out <= {data_lock, data_in};\n            valid_out <= 1'b1;\n            data_lock <= 8'b0;\n            concat_flag <= 1'b0;\n        end\n    end\nend\n\nendmodule",
        "model": "qwen2.5-coder:7b",
        "quality_score": 1.0,
        "layer_idx": 2,
        "cached_at": "2026-02-03T16:56:34.231373",
        "generation_info": {
          "layer_idx": 2,
          "prompt_type": "aggregation",
          "input_codes_quality": [
            1.0,
            1.0,
            1.0
          ],
          "generation_time": "2026-02-03T16:56:33.083244"
        }
      },
      {
        "code": "module width_8to16 (\n    input wire clk,\n    input wire rst_n,\n    input wire valid_in,\n    input wire [7:0] data_in,\n    output reg valid_out,\n    output reg [15:0] data_out\n);\n\nreg [7:0] data_lock;\nreg concat_flag;\n\nalways @(posedge clk or negedge rst_n) begin\n    if (!rst_n) begin\n        data_out <= 16'b0;\n        valid_out <= 1'b0;\n        data_lock <= 8'b0;\n        concat_flag <= 1'b0;\n    end else begin\n        if (valid_in && !concat_flag) begin\n            data_lock <= data_in;\n            concat_flag <= 1'b1;\n        end else if (valid_in && concat_flag) begin\n            data_out <= {data_lock, data_in};\n            valid_out <= 1'b1;\n            concat_flag <= 1'b0;\n        end\n    end\nend\n\nendmodule",
        "model": "qwen2.5-coder:7b",
        "quality_score": 1.0,
        "layer_idx": 2,
        "cached_at": "2026-02-03T16:56:34.231375",
        "generation_info": {
          "layer_idx": 2,
          "prompt_type": "aggregation",
          "input_codes_quality": [
            1.0,
            1.0,
            1.0
          ],
          "generation_time": "2026-02-03T16:56:34.231360"
        }
      }
    ]
  },
  "metadata": {
    "last_updated": "2026-02-03T16:56:34.231380",
    "total_hdl_codes": 9
  }
}