#-----------------------------------------------------------
# Vivado v2017.2 (64-bit)
# SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
# IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
# Start of session at: Sat May 26 09:11:07 2018
# Process ID: 15664
# Current directory: C:/Users/Ryan/Desktop/WavletVHDL/imagecompression
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent11648 C:\Users\Ryan\Desktop\WavletVHDL\imagecompression\imagecompression.xpr
# Log file: C:/Users/Ryan/Desktop/WavletVHDL/imagecompression/vivado.log
# Journal file: C:/Users/Ryan/Desktop/WavletVHDL/imagecompression\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/Ryan/Desktop/WavletVHDL/imagecompression/imagecompression.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Ryan/Desktop/WavletVHDL/ip_repo/axi_ip_demo_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.2/data/ip'.
WARNING: [IP_Flow 19-3664] IP 'system_auto_pc_0' generated file not found 'c:/Users/Ryan/Desktop/WavletVHDL/imagecompression/imagecompression.srcs/sources_1/bd/system/ip/system_auto_pc_0/stats.txt'. Please regenerate to continue.
WARNING: [BD 41-1661] One or more IPs have been locked in the design 'system.bd'. Please run report_ip_status for more details and recommendations on how to fix this issue.
List of locked IPs:
system_axi_ip_demo_0_0

open_project: Time (s): cpu = 00:00:27 ; elapsed = 00:00:15 . Memory (MB): peak = 778.434 ; gain = 83.824
update_compile_order -fileset sources_1
open_bd_design {C:/Users/Ryan/Desktop/WavletVHDL/imagecompression/imagecompression.srcs/sources_1/bd/system/system.bd}
Adding cell -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_100M
Adding cell -- user.org:user:axi_ip_demo:5.0 - axi_ip_demo_0
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Successfully read diagram <system> from BD file <C:/Users/Ryan/Desktop/WavletVHDL/imagecompression/imagecompression.srcs/sources_1/bd/system/system.bd>
open_bd_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:13 . Memory (MB): peak = 856.762 ; gain = 73.563
report_ip_status -name ip_status 
upgrade_ip -vlnv user.org:user:axi_ip_demo:6.0 [get_ips  system_axi_ip_demo_0_0] -log ip_upgrade.log
Upgrading 'C:/Users/Ryan/Desktop/WavletVHDL/imagecompression/imagecompression.srcs/sources_1/bd/system/system.bd'
INFO: [IP_Flow 19-1972] Upgraded system_axi_ip_demo_0_0 from axi_ip_demo_v6.0 5.0 to axi_ip_demo_v6.0 6.0
WARNING: [IP_Flow 19-4698] Upgrade has added port 'rst_soft'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'start_soft'
WARNING: [IP_Flow 19-3298] Detected external port differences while upgrading 'system_axi_ip_demo_0_0'. These changes may impact your design.
CRITICAL WARNING: [Coretcl 2-1279] The upgrade of 'system_axi_ip_demo_0_0' has identified issues that may require user intervention. Please review the upgrade log 'c:/Users/Ryan/Desktop/WavletVHDL/imagecompression/ip_upgrade.log', and verify that the upgraded IP is correctly configured.
Wrote  : <C:/Users/Ryan/Desktop/WavletVHDL/imagecompression/imagecompression.srcs/sources_1/bd/system/system.bd> 
Wrote  : <C:/Users/Ryan/Desktop/WavletVHDL/imagecompression/imagecompression.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'C:/Users/Ryan/Desktop/WavletVHDL/imagecompression/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips system_axi_ip_demo_0_0] -no_script -sync -force -quiet
report_ip_status -name ip_status 
report_ip_status -name ip_status 
regenerate_bd_layout
regenerate_bd_layout
report_ip_status -name ip_status 
report_ip_status -name ip_status 
save_bd_design
Wrote  : <C:/Users/Ryan/Desktop/WavletVHDL/imagecompression/imagecompression.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
reset_run synth_1
launch_runs synth_1 -jobs 8
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/axi_ip_demo_0/rst_soft
/axi_ip_demo_0/start_soft

Wrote  : <C:/Users/Ryan/Desktop/WavletVHDL/imagecompression/imagecompression.srcs/sources_1/bd/system/system.bd> 
VHDL Output written to : C:/Users/Ryan/Desktop/WavletVHDL/imagecompression/imagecompression.srcs/sources_1/bd/system/hdl/system.vhd
VHDL Output written to : C:/Users/Ryan/Desktop/WavletVHDL/imagecompression/imagecompression.srcs/sources_1/bd/system/hdl/system_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_ip_demo_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_100M .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/Ryan/Desktop/WavletVHDL/imagecompression/imagecompression.srcs/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file C:/Users/Ryan/Desktop/WavletVHDL/imagecompression/imagecompression.srcs/sources_1/bd/system/hw_handoff/system.hwh
Generated Block Design Tcl file C:/Users/Ryan/Desktop/WavletVHDL/imagecompression/imagecompression.srcs/sources_1/bd/system/hw_handoff/system_bd.tcl
Generated Hardware Definition File C:/Users/Ryan/Desktop/WavletVHDL/imagecompression/imagecompression.srcs/sources_1/bd/system/hdl/system.hwdef
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_auto_pc_0, cache-ID = 7d88bb6ec6a33b6d; cache size = 12.801 MB.
[Sat May 26 09:22:06 2018] Launched system_axi_ip_demo_0_0_synth_1...
Run output will be captured here: C:/Users/Ryan/Desktop/WavletVHDL/imagecompression/imagecompression.runs/system_axi_ip_demo_0_0_synth_1/runme.log
[Sat May 26 09:22:06 2018] Launched synth_1...
Run output will be captured here: C:/Users/Ryan/Desktop/WavletVHDL/imagecompression/imagecompression.runs/synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:21 ; elapsed = 00:01:19 . Memory (MB): peak = 991.535 ; gain = 84.418
reset_run system_axi_ip_demo_0_0_synth_1
report_ip_status -name ip_status 
reset_run synth_1
close_project
open_project C:/Users/Ryan/Desktop/WavletVHDL/imagecompression/imagecompression.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Ryan/Desktop/WavletVHDL/ip_repo/axi_ip_demo_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.2/data/ip'.
WARNING: [IP_Flow 19-3664] IP 'system_auto_pc_0' generated file not found 'c:/Users/Ryan/Desktop/WavletVHDL/imagecompression/imagecompression.srcs/sources_1/bd/system/ip/system_auto_pc_0/stats.txt'. Please regenerate to continue.
WARNING: [BD 41-1661] One or more IPs have been locked in the design 'system.bd'. Please run report_ip_status for more details and recommendations on how to fix this issue.
List of locked IPs:
system_axi_ip_demo_0_0

open_project: Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 1013.895 ; gain = 6.707
update_compile_order -fileset sources_1
open_bd_design {C:/Users/Ryan/Desktop/WavletVHDL/imagecompression/imagecompression.srcs/sources_1/bd/system/system.bd}
Adding cell -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_100M
Adding cell -- user.org:user:axi_ip_demo:6.0 - axi_ip_demo_0
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Successfully read diagram <system> from BD file <C:/Users/Ryan/Desktop/WavletVHDL/imagecompression/imagecompression.srcs/sources_1/bd/system/system.bd>
open_bd_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1058.008 ; gain = 37.082
report_ip_status -name ip_status 
upgrade_ip -vlnv user.org:user:axi_ip_demo:6.1 [get_ips  system_axi_ip_demo_0_0] -log ip_upgrade.log
Upgrading 'C:/Users/Ryan/Desktop/WavletVHDL/imagecompression/imagecompression.srcs/sources_1/bd/system/system.bd'
INFO: [IP_Flow 19-1972] Upgraded system_axi_ip_demo_0_0 from axi_ip_demo_v6.1 6.0 to axi_ip_demo_v6.1 6.1
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'rst_soft'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'start_soft'
WARNING: [IP_Flow 19-3298] Detected external port differences while upgrading 'system_axi_ip_demo_0_0'. These changes may impact your design.
CRITICAL WARNING: [Coretcl 2-1279] The upgrade of 'system_axi_ip_demo_0_0' has identified issues that may require user intervention. Please review the upgrade log 'c:/Users/Ryan/Desktop/WavletVHDL/imagecompression/ip_upgrade.log', and verify that the upgraded IP is correctly configured.
Wrote  : <C:/Users/Ryan/Desktop/WavletVHDL/imagecompression/imagecompression.srcs/sources_1/bd/system/system.bd> 
Wrote  : <C:/Users/Ryan/Desktop/WavletVHDL/imagecompression/imagecompression.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'C:/Users/Ryan/Desktop/WavletVHDL/imagecompression/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips system_axi_ip_demo_0_0] -no_script -sync -force -quiet
report_ip_status -name ip_status 
launch_runs impl_1 -to_step write_bitstream -jobs 8
Wrote  : <C:/Users/Ryan/Desktop/WavletVHDL/imagecompression/imagecompression.srcs/sources_1/bd/system/system.bd> 
VHDL Output written to : C:/Users/Ryan/Desktop/WavletVHDL/imagecompression/imagecompression.srcs/sources_1/bd/system/hdl/system.vhd
VHDL Output written to : C:/Users/Ryan/Desktop/WavletVHDL/imagecompression/imagecompression.srcs/sources_1/bd/system/hdl/system_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_ip_demo_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_100M .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/Ryan/Desktop/WavletVHDL/imagecompression/imagecompression.srcs/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file C:/Users/Ryan/Desktop/WavletVHDL/imagecompression/imagecompression.srcs/sources_1/bd/system/hw_handoff/system.hwh
Generated Block Design Tcl file C:/Users/Ryan/Desktop/WavletVHDL/imagecompression/imagecompression.srcs/sources_1/bd/system/hw_handoff/system_bd.tcl
Generated Hardware Definition File C:/Users/Ryan/Desktop/WavletVHDL/imagecompression/imagecompression.srcs/sources_1/bd/system/hdl/system.hwdef
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_auto_pc_0, cache-ID = 7d88bb6ec6a33b6d; cache size = 12.801 MB.
[Sat May 26 09:30:15 2018] Launched system_axi_ip_demo_0_0_synth_1, synth_1...
Run output will be captured here:
system_axi_ip_demo_0_0_synth_1: C:/Users/Ryan/Desktop/WavletVHDL/imagecompression/imagecompression.runs/system_axi_ip_demo_0_0_synth_1/runme.log
synth_1: C:/Users/Ryan/Desktop/WavletVHDL/imagecompression/imagecompression.runs/synth_1/runme.log
[Sat May 26 09:30:15 2018] Launched impl_1...
Run output will be captured here: C:/Users/Ryan/Desktop/WavletVHDL/imagecompression/imagecompression.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:18 ; elapsed = 00:01:23 . Memory (MB): peak = 1096.965 ; gain = 37.574
exit
INFO: [Common 17-206] Exiting Vivado at Sat May 26 09:40:26 2018...
