$date
	Sat Aug 16 17:45:44 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module nco_tb $end
$var wire 4 ! nco_out [3:0] $end
$var reg 1 " clk_in $end
$var reg 4 # fcw_in [3:0] $end
$var reg 1 $ rst_in $end
$scope module dut $end
$var wire 1 " clk_in $end
$var wire 4 % fcw_in [3:0] $end
$var wire 4 & nco_out [3:0] $end
$var wire 1 $ rst_in $end
$var reg 4 ' nco_cnt [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 '
b0 &
b0 %
1$
b0 #
0"
b0 !
$end
#10000
1"
#20000
0"
0$
#30000
1"
#40000
0"
b1 #
b1 %
#50000
b1 !
b1 &
b1 '
1"
#60000
0"
#70000
b10 !
b10 &
b10 '
1"
#80000
0"
#90000
b11 !
b11 &
b11 '
1"
#100000
0"
#110000
b100 !
b100 &
b100 '
1"
#120000
0"
#130000
b101 !
b101 &
b101 '
1"
#140000
0"
#150000
b110 !
b110 &
b110 '
1"
#160000
0"
#170000
b111 !
b111 &
b111 '
1"
#180000
0"
#190000
b1000 !
b1000 &
b1000 '
1"
#200000
0"
#210000
b1001 !
b1001 &
b1001 '
1"
#220000
0"
#230000
b1010 !
b1010 &
b1010 '
1"
#240000
0"
#250000
b1011 !
b1011 &
b1011 '
1"
#260000
0"
#270000
b1100 !
b1100 &
b1100 '
1"
#280000
0"
#290000
b1101 !
b1101 &
b1101 '
1"
#300000
0"
#310000
b1110 !
b1110 &
b1110 '
1"
#320000
0"
#330000
b1111 !
b1111 &
b1111 '
1"
#340000
0"
b10 #
b10 %
#350000
b1 !
b1 &
b1 '
1"
#360000
0"
#370000
b11 !
b11 &
b11 '
1"
#380000
0"
#390000
b101 !
b101 &
b101 '
1"
#400000
0"
#410000
b111 !
b111 &
b111 '
1"
#420000
0"
#430000
b1001 !
b1001 &
b1001 '
1"
#440000
0"
#450000
b1011 !
b1011 &
b1011 '
1"
#460000
0"
#470000
b1101 !
b1101 &
b1101 '
1"
#480000
0"
#490000
b1111 !
b1111 &
b1111 '
1"
#500000
0"
#510000
b1 !
b1 &
b1 '
1"
#520000
0"
#530000
b11 !
b11 &
b11 '
1"
#540000
0"
b100 #
b100 %
#550000
b111 !
b111 &
b111 '
1"
#560000
0"
#570000
b1011 !
b1011 &
b1011 '
1"
#580000
0"
#590000
b1111 !
b1111 &
b1111 '
1"
#600000
0"
#610000
b11 !
b11 &
b11 '
1"
#620000
0"
#630000
b111 !
b111 &
b111 '
1"
#640000
0"
