$date
	Sun Sep  6 15:27:57 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module CLK_GEN_TEST $end
$scope module clk_gen_inst $end
$var wire 1 ! CLK $end
$var reg 1 " CLK_DC $end
$var reg 1 # CLK_EX $end
$var reg 1 $ CLK_FT $end
$var reg 1 % CLK_WB $end
$var reg 2 & cnt [1:0] $end
$scope function sub_clk $end
$var reg 2 ' cnt [1:0] $end
$var reg 2 ( sel [1:0] $end
$var reg 1 ) sub_clk $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x)
bx (
bx '
b0 &
x%
x$
x#
x"
0!
$end
#5
0%
0#
0"
1$
b1 &
0)
b0 '
b11 (
1!
#10
0!
#15
1"
0$
b10 &
0)
b1 '
b11 (
1!
#20
0!
#25
1#
0"
b11 &
0)
b10 '
b11 (
1!
#30
0!
#35
1%
0#
b0 &
1)
b11 '
b11 (
1!
#40
0!
#45
0%
1$
b1 &
0)
b0 '
b11 (
1!
#50
0!
#55
1"
0$
b10 &
0)
b1 '
b11 (
1!
#60
0!
#65
1#
0"
b11 &
0)
b10 '
b11 (
1!
#70
0!
#75
1%
0#
b0 &
1)
b11 '
b11 (
1!
#80
0!
#85
0%
1$
b1 &
0)
b0 '
b11 (
1!
#90
0!
#95
1"
0$
b10 &
0)
b1 '
b11 (
1!
#100
0!
#105
1#
0"
b11 &
0)
b10 '
b11 (
1!
#110
0!
#115
1%
0#
b0 &
1)
b11 '
b11 (
1!
#120
0!
#125
0%
1$
b1 &
0)
b0 '
b11 (
1!
#130
0!
#135
1"
0$
b10 &
0)
b1 '
b11 (
1!
#140
0!
#145
1#
0"
b11 &
0)
b10 '
b11 (
1!
#150
0!
#155
1%
0#
b0 &
1)
b11 '
b11 (
1!
#160
0!
#165
0%
1$
b1 &
0)
b0 '
b11 (
1!
#170
0!
#175
1"
0$
b10 &
0)
b1 '
b11 (
1!
#180
0!
#185
1#
0"
b11 &
0)
b10 '
b11 (
1!
#190
0!
#195
1%
0#
b0 &
1)
b11 '
b11 (
1!
#200
0!
