--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

D:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 4
-n 3 -fastpaths -xml cpu.twx cpu.ncd -o cpu.twr cpu.pcf -ucf cpu.ucf

Design file:              cpu.ncd
Physical constraint file: cpu.pcf
Device,package,speed:     xc3s1200e,fg320,-4 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clkIn
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
dataReady   |    1.103(R)|    3.773(R)|clk               |   0.000|
ram1Data<0> |   -1.566(R)|    4.354(R)|clk               |   0.000|
ram1Data<1> |   -2.075(R)|    4.730(R)|clk               |   0.000|
ram1Data<2> |   -3.141(R)|    5.582(R)|clk               |   0.000|
ram1Data<3> |   -2.850(R)|    5.349(R)|clk               |   0.000|
ram1Data<4> |   -2.882(R)|    5.375(R)|clk               |   0.000|
ram1Data<5> |   -3.330(R)|    5.734(R)|clk               |   0.000|
ram1Data<6> |   -3.097(R)|    5.547(R)|clk               |   0.000|
ram1Data<7> |   -2.779(R)|    5.293(R)|clk               |   0.000|
ram1Data<8> |   -3.097(R)|    5.547(R)|clk               |   0.000|
ram1Data<9> |   -3.046(R)|    5.506(R)|clk               |   0.000|
ram1Data<10>|   -3.222(R)|    5.646(R)|clk               |   0.000|
ram1Data<11>|   -2.628(R)|    5.171(R)|clk               |   0.000|
ram1Data<12>|   -3.025(R)|    5.489(R)|clk               |   0.000|
ram1Data<13>|   -2.920(R)|    5.405(R)|clk               |   0.000|
ram1Data<14>|   -2.485(R)|    5.057(R)|clk               |   0.000|
ram1Data<15>|   -2.581(R)|    5.134(R)|clk               |   0.000|
ram2Data<0> |   -0.730(R)|    4.860(R)|clk               |   0.000|
ram2Data<1> |   -0.811(R)|    4.956(R)|clk               |   0.000|
ram2Data<2> |   -0.792(R)|    4.934(R)|clk               |   0.000|
ram2Data<3> |   -0.787(R)|    4.928(R)|clk               |   0.000|
ram2Data<4> |   -0.721(R)|    4.851(R)|clk               |   0.000|
ram2Data<5> |   -0.760(R)|    4.896(R)|clk               |   0.000|
ram2Data<6> |   -0.787(R)|    4.928(R)|clk               |   0.000|
ram2Data<7> |   -0.721(R)|    4.851(R)|clk               |   0.000|
ram2Data<8> |   -0.720(R)|    4.848(R)|clk               |   0.000|
ram2Data<9> |   -0.743(R)|    4.876(R)|clk               |   0.000|
ram2Data<10>|   -0.760(R)|    4.896(R)|clk               |   0.000|
ram2Data<11>|   -0.738(R)|    4.870(R)|clk               |   0.000|
ram2Data<12>|   -0.727(R)|    4.857(R)|clk               |   0.000|
ram2Data<13>|   -0.743(R)|    4.876(R)|clk               |   0.000|
ram2Data<14>|   -0.738(R)|    4.870(R)|clk               |   0.000|
ram2Data<15>|   -0.727(R)|    4.857(R)|clk               |   0.000|
tbre        |   -0.292(R)|    3.303(R)|clk               |   0.000|
tsre        |   -0.120(R)|    3.165(R)|clk               |   0.000|
------------+------------+------------+------------------+--------+

Setup/Hold to clock rst
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
dataReady   |   -1.140(R)|    6.576(R)|clk               |   0.000|
ram1Data<0> |   -3.809(R)|    7.157(R)|clk               |   0.000|
ram1Data<1> |   -4.318(R)|    7.533(R)|clk               |   0.000|
ram1Data<2> |   -5.384(R)|    8.385(R)|clk               |   0.000|
ram1Data<3> |   -5.093(R)|    8.152(R)|clk               |   0.000|
ram1Data<4> |   -5.125(R)|    8.178(R)|clk               |   0.000|
ram1Data<5> |   -5.573(R)|    8.537(R)|clk               |   0.000|
ram1Data<6> |   -5.340(R)|    8.350(R)|clk               |   0.000|
ram1Data<7> |   -5.022(R)|    8.096(R)|clk               |   0.000|
ram1Data<8> |   -5.340(R)|    8.350(R)|clk               |   0.000|
ram1Data<9> |   -5.289(R)|    8.309(R)|clk               |   0.000|
ram1Data<10>|   -5.465(R)|    8.449(R)|clk               |   0.000|
ram1Data<11>|   -4.871(R)|    7.974(R)|clk               |   0.000|
ram1Data<12>|   -5.268(R)|    8.292(R)|clk               |   0.000|
ram1Data<13>|   -5.163(R)|    8.208(R)|clk               |   0.000|
ram1Data<14>|   -4.728(R)|    7.860(R)|clk               |   0.000|
ram1Data<15>|   -4.824(R)|    7.937(R)|clk               |   0.000|
ram2Data<0> |   -2.973(R)|    7.663(R)|clk               |   0.000|
ram2Data<1> |   -3.054(R)|    7.759(R)|clk               |   0.000|
ram2Data<2> |   -3.035(R)|    7.737(R)|clk               |   0.000|
ram2Data<3> |   -3.030(R)|    7.731(R)|clk               |   0.000|
ram2Data<4> |   -2.964(R)|    7.654(R)|clk               |   0.000|
ram2Data<5> |   -3.003(R)|    7.699(R)|clk               |   0.000|
ram2Data<6> |   -3.030(R)|    7.731(R)|clk               |   0.000|
ram2Data<7> |   -2.964(R)|    7.654(R)|clk               |   0.000|
ram2Data<8> |   -2.963(R)|    7.651(R)|clk               |   0.000|
ram2Data<9> |   -2.986(R)|    7.679(R)|clk               |   0.000|
ram2Data<10>|   -3.003(R)|    7.699(R)|clk               |   0.000|
ram2Data<11>|   -2.981(R)|    7.673(R)|clk               |   0.000|
ram2Data<12>|   -2.970(R)|    7.660(R)|clk               |   0.000|
ram2Data<13>|   -2.986(R)|    7.679(R)|clk               |   0.000|
ram2Data<14>|   -2.981(R)|    7.673(R)|clk               |   0.000|
ram2Data<15>|   -2.970(R)|    7.660(R)|clk               |   0.000|
tbre        |   -2.535(R)|    6.106(R)|clk               |   0.000|
tsre        |   -2.363(R)|    5.968(R)|clk               |   0.000|
------------+------------+------------+------------------+--------+

Clock clkIn to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
ram1Addr<0> |   14.118(R)|clk               |   0.000|
ram1Addr<1> |   14.094(R)|clk               |   0.000|
ram1Addr<2> |   14.179(R)|clk               |   0.000|
ram1Addr<3> |   14.447(R)|clk               |   0.000|
ram1Addr<4> |   14.119(R)|clk               |   0.000|
ram1Addr<5> |   14.444(R)|clk               |   0.000|
ram1Addr<6> |   13.444(R)|clk               |   0.000|
ram1Addr<7> |   13.438(R)|clk               |   0.000|
ram1Addr<8> |   13.009(R)|clk               |   0.000|
ram1Addr<9> |   13.013(R)|clk               |   0.000|
ram1Addr<10>|   13.192(R)|clk               |   0.000|
ram1Addr<11>|   13.182(R)|clk               |   0.000|
ram1Addr<12>|   13.141(R)|clk               |   0.000|
ram1Addr<13>|   12.909(R)|clk               |   0.000|
ram1Addr<14>|   13.136(R)|clk               |   0.000|
ram1Addr<15>|   12.903(R)|clk               |   0.000|
ram1Data<0> |   13.145(R)|clk               |   0.000|
ram1Data<1> |   13.013(R)|clk               |   0.000|
ram1Data<2> |   12.669(R)|clk               |   0.000|
ram1Data<3> |   12.621(R)|clk               |   0.000|
ram1Data<4> |   12.671(R)|clk               |   0.000|
ram1Data<5> |   12.678(R)|clk               |   0.000|
ram1Data<6> |   12.947(R)|clk               |   0.000|
ram1Data<7> |   12.951(R)|clk               |   0.000|
ram1Data<8> |   12.683(R)|clk               |   0.000|
ram1Data<9> |   12.678(R)|clk               |   0.000|
ram1Data<10>|   13.034(R)|clk               |   0.000|
ram1Data<11>|   13.038(R)|clk               |   0.000|
ram1Data<12>|   13.105(R)|clk               |   0.000|
ram1Data<13>|   13.045(R)|clk               |   0.000|
ram1Data<14>|   13.282(R)|clk               |   0.000|
ram1Data<15>|   13.457(R)|clk               |   0.000|
ram1En      |   11.338(R)|clk               |   0.000|
ram1Oe      |   13.957(R)|clk               |   0.000|
ram1We      |   13.451(R)|clk               |   0.000|
ram2Addr<0> |   13.723(R)|clk               |   0.000|
ram2Addr<1> |   14.210(R)|clk               |   0.000|
ram2Addr<2> |   13.152(R)|clk               |   0.000|
ram2Addr<3> |   13.722(R)|clk               |   0.000|
ram2Addr<4> |   13.849(R)|clk               |   0.000|
ram2Addr<5> |   13.378(R)|clk               |   0.000|
ram2Addr<6> |   14.499(R)|clk               |   0.000|
ram2Addr<7> |   14.308(R)|clk               |   0.000|
ram2Addr<8> |   14.514(R)|clk               |   0.000|
ram2Addr<9> |   14.635(R)|clk               |   0.000|
ram2Addr<10>|   14.353(R)|clk               |   0.000|
ram2Addr<11>|   14.511(R)|clk               |   0.000|
ram2Addr<12>|   14.447(R)|clk               |   0.000|
ram2Addr<13>|   14.325(R)|clk               |   0.000|
ram2Addr<14>|   14.563(R)|clk               |   0.000|
ram2Addr<15>|   14.865(R)|clk               |   0.000|
ram2Data<0> |   14.043(R)|clk               |   0.000|
ram2Data<1> |   15.050(R)|clk               |   0.000|
ram2Data<2> |   14.762(R)|clk               |   0.000|
ram2Data<3> |   15.041(R)|clk               |   0.000|
ram2Data<4> |   14.457(R)|clk               |   0.000|
ram2Data<5> |   14.452(R)|clk               |   0.000|
ram2Data<6> |   14.729(R)|clk               |   0.000|
ram2Data<7> |   14.693(R)|clk               |   0.000|
ram2Data<8> |   15.025(R)|clk               |   0.000|
ram2Data<9> |   15.938(R)|clk               |   0.000|
ram2Data<10>|   14.117(R)|clk               |   0.000|
ram2Data<11>|   14.663(R)|clk               |   0.000|
ram2Data<12>|   15.312(R)|clk               |   0.000|
ram2Data<13>|   16.470(R)|clk               |   0.000|
ram2Data<14>|   14.121(R)|clk               |   0.000|
ram2Data<15>|   15.551(R)|clk               |   0.000|
ram2En      |   11.324(R)|clk               |   0.000|
ram2Oe      |   15.433(R)|clk               |   0.000|
ram2We      |   15.416(R)|clk               |   0.000|
rdn         |   14.693(R)|clk               |   0.000|
wrn         |   16.308(R)|clk               |   0.000|
------------+------------+------------------+--------+

Clock rst to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
ram1Addr<0> |   16.921(R)|clk               |   0.000|
ram1Addr<1> |   16.897(R)|clk               |   0.000|
ram1Addr<2> |   16.982(R)|clk               |   0.000|
ram1Addr<3> |   17.250(R)|clk               |   0.000|
ram1Addr<4> |   16.922(R)|clk               |   0.000|
ram1Addr<5> |   17.247(R)|clk               |   0.000|
ram1Addr<6> |   16.247(R)|clk               |   0.000|
ram1Addr<7> |   16.241(R)|clk               |   0.000|
ram1Addr<8> |   15.812(R)|clk               |   0.000|
ram1Addr<9> |   15.816(R)|clk               |   0.000|
ram1Addr<10>|   15.995(R)|clk               |   0.000|
ram1Addr<11>|   15.985(R)|clk               |   0.000|
ram1Addr<12>|   15.944(R)|clk               |   0.000|
ram1Addr<13>|   15.712(R)|clk               |   0.000|
ram1Addr<14>|   15.939(R)|clk               |   0.000|
ram1Addr<15>|   15.706(R)|clk               |   0.000|
ram1Data<0> |   15.948(R)|clk               |   0.000|
ram1Data<1> |   15.816(R)|clk               |   0.000|
ram1Data<2> |   15.472(R)|clk               |   0.000|
ram1Data<3> |   15.424(R)|clk               |   0.000|
ram1Data<4> |   15.474(R)|clk               |   0.000|
ram1Data<5> |   15.481(R)|clk               |   0.000|
ram1Data<6> |   15.750(R)|clk               |   0.000|
ram1Data<7> |   15.754(R)|clk               |   0.000|
ram1Data<8> |   15.486(R)|clk               |   0.000|
ram1Data<9> |   15.481(R)|clk               |   0.000|
ram1Data<10>|   15.837(R)|clk               |   0.000|
ram1Data<11>|   15.841(R)|clk               |   0.000|
ram1Data<12>|   15.908(R)|clk               |   0.000|
ram1Data<13>|   15.848(R)|clk               |   0.000|
ram1Data<14>|   16.085(R)|clk               |   0.000|
ram1Data<15>|   16.260(R)|clk               |   0.000|
ram1En      |   14.141(R)|clk               |   0.000|
ram1Oe      |   16.760(R)|clk               |   0.000|
ram1We      |   16.254(R)|clk               |   0.000|
ram2Addr<0> |   16.526(R)|clk               |   0.000|
ram2Addr<1> |   17.013(R)|clk               |   0.000|
ram2Addr<2> |   15.955(R)|clk               |   0.000|
ram2Addr<3> |   16.525(R)|clk               |   0.000|
ram2Addr<4> |   16.652(R)|clk               |   0.000|
ram2Addr<5> |   16.181(R)|clk               |   0.000|
ram2Addr<6> |   17.302(R)|clk               |   0.000|
ram2Addr<7> |   17.111(R)|clk               |   0.000|
ram2Addr<8> |   17.317(R)|clk               |   0.000|
ram2Addr<9> |   17.438(R)|clk               |   0.000|
ram2Addr<10>|   17.156(R)|clk               |   0.000|
ram2Addr<11>|   17.314(R)|clk               |   0.000|
ram2Addr<12>|   17.250(R)|clk               |   0.000|
ram2Addr<13>|   17.128(R)|clk               |   0.000|
ram2Addr<14>|   17.366(R)|clk               |   0.000|
ram2Addr<15>|   17.668(R)|clk               |   0.000|
ram2Data<0> |   16.846(R)|clk               |   0.000|
ram2Data<1> |   17.853(R)|clk               |   0.000|
ram2Data<2> |   17.565(R)|clk               |   0.000|
ram2Data<3> |   17.844(R)|clk               |   0.000|
ram2Data<4> |   17.260(R)|clk               |   0.000|
ram2Data<5> |   17.255(R)|clk               |   0.000|
ram2Data<6> |   17.532(R)|clk               |   0.000|
ram2Data<7> |   17.496(R)|clk               |   0.000|
ram2Data<8> |   17.828(R)|clk               |   0.000|
ram2Data<9> |   18.741(R)|clk               |   0.000|
ram2Data<10>|   16.920(R)|clk               |   0.000|
ram2Data<11>|   17.466(R)|clk               |   0.000|
ram2Data<12>|   18.115(R)|clk               |   0.000|
ram2Data<13>|   19.273(R)|clk               |   0.000|
ram2Data<14>|   16.924(R)|clk               |   0.000|
ram2Data<15>|   18.354(R)|clk               |   0.000|
ram2En      |   14.127(R)|clk               |   0.000|
ram2Oe      |   18.236(R)|clk               |   0.000|
ram2We      |   18.219(R)|clk               |   0.000|
rdn         |   17.496(R)|clk               |   0.000|
wrn         |   19.111(R)|clk               |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock clkIn
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clkIn          |    6.429|         |         |         |
rst            |    6.429|    1.437|         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk_50
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_50         |    2.223|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock rst
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clkIn          |    6.429|         |         |         |
rst            |    6.429|   -0.806|    1.662|    1.662|
---------------+---------+---------+---------+---------+


Analysis completed Fri Nov 25 16:46:52 2016 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 211 MB



