$date
	Sat Oct 22 22:56:30 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#328486
b10000 &
b10000 %
1$
b10000 !
1"
#328487
0"
#328490
b1000 &
b1000 %
#328494
b100 &
b100 %
#328498
b10 &
b10 %
#328502
b1 &
1#
b1 %
#328506
b0 &
b0 %
0#
0$
#1375851
b1101 !
1"
#1375854
b1101 &
b1101 %
1$
#1375855
0"
#1375858
b101000 &
b101000 %
#1375862
b10100 &
b10100 %
#1375866
b1010 &
b1010 %
#1375870
b101 &
b101 %
#1375874
b10000 &
b10000 %
#1375878
b1000 &
b1000 %
#1375882
b100 &
b100 %
#1375886
b10 &
b10 %
#1375890
b1 &
b1 %
1#
#1375894
b0 &
0#
b0 %
0$
#2333332
b1000 !
1"
#2333334
b1000 &
b1000 %
1$
#2333335
0"
#2333338
b100 &
b100 %
#2333342
b10 &
b10 %
#2333346
b1 &
b1 %
1#
#2333350
b0 &
0#
b0 %
0$
#4500012
