

================================================================
== Vivado HLS Report for 'MAT_Multiply'
================================================================
* Date:           Wed Oct 21 12:22:43 2015

* Version:        2015.1 (Build 1215546 on Mon Apr 27 19:24:50 PM 2015)
* Project:        Mat_mult
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +---------+-------+----------+------------+
    |  Clock  | Target| Estimated| Uncertainty|
    +---------+-------+----------+------------+
    |default  |  10.00|      6.31|        1.25|
    +---------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+---------+-----+---------+---------+
    |    Latency    |    Interval   | Pipeline|
    | min |   max   | min |   max   |   Type  |
    +-----+---------+-----+---------+---------+
    |    1|  1637601|    2|  1637602|   none  |
    +-----+---------+-----+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+------+---------+-------------+-----------+-----------+------+----------+
        |                 |     Latency    |  Iteration  |  Initiation Interval  | Trip |          |
        |    Loop Name    |  min |   max   |   Latency   |  achieved |   target  | Count| Pipelined|
        +-----------------+------+---------+-------------+-----------+-----------+------+----------+
        |- Row            |  7600|  1637600| 152 ~ 32752 |          -|          -|    50|    no    |
        | + Col           |   150|    32750|   3 ~ 655   |          -|          -|    50|    no    |
        |  ++ RowCaching  |   100|      100|            2|          -|          -|    50|    no    |
        |  ++ ColCaching  |   100|      100|            2|          -|          -|    50|    no    |
        |  ++ Product     |   450|      450|            9|          -|          -|    50|    no    |
        +-----------------+------+---------+-------------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|Expression       |        -|      -|       -|      -|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|      -|
|Register         |        -|      -|       -|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|       0|      0|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|       0|      0|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    N/A

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 17
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (tmp_4 & !exitcond4)
3 --> 
	8  / (!exitcond3 & !tmp_s)
	4  / (!exitcond3 & tmp_s)
	2  / (exitcond3)
4 --> 
	5  / (tmp_8 & !exitcond2)
	6  / (!tmp_8) | (exitcond2)
5 --> 
	4  / true
6 --> 
	7  / (tmp_6 & !exitcond1)
	8  / (!tmp_6) | (exitcond1)
7 --> 
	6  / true
8 --> 
	9  / (tmp_s & !exitcond)
	17  / (!tmp_s) | (exitcond)
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	8  / true
17 --> 
	3  / true
* FSM state operations: 

 <State 1>: 6.31ns
ST_1: stg_18 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecBitsMap([2500 x i32]* %A) nounwind, !map !0

ST_1: stg_19 [1/1] 0.00ns
:1  call void (...)* @_ssdm_op_SpecBitsMap([2500 x i32]* %B) nounwind, !map !6

ST_1: stg_20 [1/1] 0.00ns
:2  call void (...)* @_ssdm_op_SpecBitsMap([2500 x i64]* %C) nounwind, !map !10

ST_1: stg_21 [1/1] 0.00ns
:3  call void (...)* @_ssdm_op_SpecBitsMap(i8 %mA) nounwind, !map !14

ST_1: stg_22 [1/1] 0.00ns
:4  call void (...)* @_ssdm_op_SpecBitsMap(i8 %nA) nounwind, !map !20

ST_1: stg_23 [1/1] 0.00ns
:5  call void (...)* @_ssdm_op_SpecBitsMap(i8 %mB) nounwind, !map !24

ST_1: stg_24 [1/1] 0.00ns
:6  call void (...)* @_ssdm_op_SpecBitsMap(i8 %nB) nounwind, !map !28

ST_1: stg_25 [1/1] 0.00ns
:7  call void (...)* @_ssdm_op_SpecBitsMap(i8 %mC) nounwind, !map !32

ST_1: stg_26 [1/1] 0.00ns
:8  call void (...)* @_ssdm_op_SpecBitsMap(i8 %nC) nounwind, !map !36

ST_1: stg_27 [1/1] 0.00ns
:9  call void (...)* @_ssdm_op_SpecTopModule([13 x i8]* @str) nounwind

ST_1: nC_read [1/1] 0.00ns
:10  %nC_read = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %nC) nounwind

ST_1: mC_read [1/1] 0.00ns
:11  %mC_read = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %mC) nounwind

ST_1: nB_read [1/1] 0.00ns
:12  %nB_read = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %nB) nounwind

ST_1: mB_read [1/1] 0.00ns
:13  %mB_read = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %mB) nounwind

ST_1: nA_read [1/1] 0.00ns
:14  %nA_read = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %nA) nounwind

ST_1: mA_read [1/1] 0.00ns
:15  %mA_read = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %mA) nounwind

ST_1: A_cached_row [1/1] 2.71ns
:16  %A_cached_row = alloca [50 x i32], align 16

ST_1: B_cached [1/1] 2.71ns
:17  %B_cached = alloca [2500 x i32], align 4

ST_1: tmp [1/1] 2.00ns
:18  %tmp = icmp eq i8 %nA_read, %mB_read

ST_1: tmp_1 [1/1] 2.00ns
:19  %tmp_1 = icmp eq i8 %mA_read, %mC_read

ST_1: tmp_3 [1/1] 2.00ns
:20  %tmp_3 = icmp eq i8 %nB_read, %nC_read

ST_1: tmp1 [1/1] 1.37ns
:21  %tmp1 = and i1 %tmp_1, %tmp_3

ST_1: tmp_4 [1/1] 1.37ns
:22  %tmp_4 = and i1 %tmp1, %tmp

ST_1: stg_41 [1/1] 1.57ns
:23  br i1 %tmp_4, label %.preheader8, label %.loopexit9


 <State 2>: 2.00ns
ST_2: i [1/1] 0.00ns
.preheader8:0  %i = phi i6 [ %i_1, %8 ], [ 0, %0 ]

ST_2: phi_mul1 [1/1] 0.00ns
.preheader8:1  %phi_mul1 = phi i12 [ %next_mul2, %8 ], [ 0, %0 ]

ST_2: phi_mul2 [1/1] 0.00ns
.preheader8:2  %phi_mul2 = phi i12 [ %next_mul1, %8 ], [ 0, %0 ]

ST_2: next_mul1 [1/1] 1.84ns
.preheader8:3  %next_mul1 = add i12 %phi_mul2, 50

ST_2: next_mul2 [1/1] 1.84ns
.preheader8:4  %next_mul2 = add i12 %phi_mul1, 50

ST_2: i_cast6 [1/1] 0.00ns
.preheader8:5  %i_cast6 = zext i6 %i to i8

ST_2: exitcond4 [1/1] 1.94ns
.preheader8:6  %exitcond4 = icmp eq i6 %i, -14

ST_2: empty [1/1] 0.00ns
.preheader8:7  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 50, i64 50, i64 50) nounwind

ST_2: i_1 [1/1] 1.72ns
.preheader8:8  %i_1 = add i6 %i, 1

ST_2: stg_51 [1/1] 0.00ns
.preheader8:9  br i1 %exitcond4, label %.loopexit9, label %1

ST_2: stg_52 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecLoopName([4 x i8]* @p_str) nounwind

ST_2: tmp_2 [1/1] 0.00ns
:1  %tmp_2 = call i32 (...)* @_ssdm_op_SpecRegionBegin([4 x i8]* @p_str) nounwind

ST_2: tmp_5 [1/1] 2.00ns
:2  %tmp_5 = icmp ult i8 %i_cast6, %mC_read

ST_2: tmp_6 [1/1] 1.94ns
:3  %tmp_6 = icmp eq i6 %i, 0

ST_2: stg_56 [1/1] 1.57ns
:4  br label %2

ST_2: stg_57 [1/1] 0.00ns
.loopexit9:0  ret void


 <State 3>: 4.94ns
ST_3: j [1/1] 0.00ns
:0  %j = phi i6 [ 0, %1 ], [ %j_1, %.loopexit ]

ST_3: j_cast5 [1/1] 0.00ns
:1  %j_cast5 = zext i6 %j to i8

ST_3: exitcond3 [1/1] 1.94ns
:2  %exitcond3 = icmp eq i6 %j, -14

ST_3: empty_3 [1/1] 0.00ns
:3  %empty_3 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 50, i64 50, i64 50) nounwind

ST_3: j_1 [1/1] 1.72ns
:4  %j_1 = add i6 %j, 1

ST_3: stg_63 [1/1] 0.00ns
:5  br i1 %exitcond3, label %8, label %3

ST_3: stg_64 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecLoopName([4 x i8]* @p_str1) nounwind

ST_3: tmp_7 [1/1] 0.00ns
:1  %tmp_7 = call i32 (...)* @_ssdm_op_SpecRegionBegin([4 x i8]* @p_str1) nounwind

ST_3: tmp_9 [1/1] 2.00ns
:2  %tmp_9 = icmp ult i8 %j_cast5, %nC_read

ST_3: tmp_s [1/1] 1.37ns
:3  %tmp_s = and i1 %tmp_5, %tmp_9

ST_3: stg_68 [1/1] 1.57ns
:4  br i1 %tmp_s, label %4, label %.loopexit

ST_3: tmp_8 [1/1] 1.94ns
:0  %tmp_8 = icmp eq i6 %j, 0

ST_3: stg_70 [1/1] 1.57ns
:1  br i1 %tmp_8, label %.preheader6, label %.loopexit7

ST_3: empty_8 [1/1] 0.00ns
:0  %empty_8 = call i32 (...)* @_ssdm_op_SpecRegionEnd([4 x i8]* @p_str, i32 %tmp_2) nounwind

ST_3: stg_72 [1/1] 0.00ns
:1  br label %.preheader8


 <State 4>: 4.55ns
ST_4: k [1/1] 0.00ns
.preheader6:0  %k = phi i6 [ %k_3, %5 ], [ 0, %4 ]

ST_4: exitcond2 [1/1] 1.94ns
.preheader6:1  %exitcond2 = icmp eq i6 %k, -14

ST_4: empty_4 [1/1] 0.00ns
.preheader6:2  %empty_4 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 50, i64 50, i64 50) nounwind

ST_4: k_3 [1/1] 1.72ns
.preheader6:3  %k_3 = add i6 %k, 1

ST_4: stg_77 [1/1] 0.00ns
.preheader6:4  br i1 %exitcond2, label %.loopexit7, label %5

ST_4: tmp_10_trn_cast [1/1] 0.00ns
:2  %tmp_10_trn_cast = zext i6 %k to i12

ST_4: p_addr5 [1/1] 1.84ns
:3  %p_addr5 = add i12 %tmp_10_trn_cast, %phi_mul1

ST_4: tmp_11 [1/1] 0.00ns
:4  %tmp_11 = zext i12 %p_addr5 to i64

ST_4: A_addr [1/1] 0.00ns
:5  %A_addr = getelementptr [2500 x i32]* %A, i64 0, i64 %tmp_11

ST_4: A_load [2/2] 2.71ns
:6  %A_load = load i32* %A_addr, align 4

ST_4: stg_83 [1/1] 0.00ns
.loopexit7:0  br i1 %tmp_6, label %.preheader.preheader, label %.loopexit5

ST_4: tmp_11_trn7_cast [1/1] 0.00ns
.preheader.preheader:0  %tmp_11_trn7_cast = zext i6 %j to i12

ST_4: stg_85 [1/1] 1.57ns
.preheader.preheader:1  br label %.preheader


 <State 5>: 5.42ns
ST_5: stg_86 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str2) nounwind

ST_5: tmp_10 [1/1] 0.00ns
:1  %tmp_10 = zext i6 %k to i64

ST_5: A_load [1/2] 2.71ns
:6  %A_load = load i32* %A_addr, align 4

ST_5: A_cached_row_addr [1/1] 0.00ns
:7  %A_cached_row_addr = getelementptr inbounds [50 x i32]* %A_cached_row, i64 0, i64 %tmp_10

ST_5: stg_90 [1/1] 2.71ns
:8  store i32 %A_load, i32* %A_cached_row_addr, align 4

ST_5: stg_91 [1/1] 0.00ns
:9  br label %.preheader6


 <State 6>: 4.55ns
ST_6: k_1 [1/1] 0.00ns
.preheader:0  %k_1 = phi i6 [ %k_4, %6 ], [ 0, %.preheader.preheader ]

ST_6: phi_mul [1/1] 0.00ns
.preheader:1  %phi_mul = phi i12 [ %next_mul, %6 ], [ 0, %.preheader.preheader ]

ST_6: exitcond1 [1/1] 1.94ns
.preheader:2  %exitcond1 = icmp eq i6 %k_1, -14

ST_6: empty_5 [1/1] 0.00ns
.preheader:3  %empty_5 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 50, i64 50, i64 50) nounwind

ST_6: k_4 [1/1] 1.72ns
.preheader:4  %k_4 = add i6 %k_1, 1

ST_6: stg_97 [1/1] 0.00ns
.preheader:5  br i1 %exitcond1, label %.loopexit5, label %6

ST_6: next_mul [1/1] 1.84ns
:1  %next_mul = add i12 %phi_mul, 50

ST_6: p_addr9 [1/1] 1.84ns
:2  %p_addr9 = add i12 %tmp_11_trn7_cast, %phi_mul

ST_6: tmp_12 [1/1] 0.00ns
:3  %tmp_12 = zext i12 %p_addr9 to i64

ST_6: B_addr [1/1] 0.00ns
:4  %B_addr = getelementptr [2500 x i32]* %B, i64 0, i64 %tmp_12

ST_6: B_load [2/2] 2.71ns
:5  %B_load = load i32* %B_addr, align 4

ST_6: tmp_13_trn_cast [1/1] 0.00ns
.loopexit5:0  %tmp_13_trn_cast = zext i6 %j to i12

ST_6: stg_104 [1/1] 1.57ns
.loopexit5:1  br label %7


 <State 7>: 5.42ns
ST_7: stg_105 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str3) nounwind

ST_7: B_load [1/2] 2.71ns
:5  %B_load = load i32* %B_addr, align 4

ST_7: B_cached_addr [1/1] 0.00ns
:6  %B_cached_addr = getelementptr [2500 x i32]* %B_cached, i64 0, i64 %tmp_12

ST_7: stg_108 [1/1] 2.71ns
:7  store i32 %B_load, i32* %B_cached_addr, align 4

ST_7: stg_109 [1/1] 0.00ns
:8  br label %.preheader


 <State 8>: 4.55ns
ST_8: k_2 [1/1] 0.00ns
:0  %k_2 = phi i6 [ 0, %.loopexit5 ], [ %k_5, %_ifconv ]

ST_8: temp [1/1] 0.00ns
:1  %temp = phi i64 [ 0, %.loopexit5 ], [ %temp_1, %_ifconv ]

ST_8: phi_mul3 [1/1] 0.00ns
:2  %phi_mul3 = phi i12 [ 0, %.loopexit5 ], [ %next_mul3, %_ifconv ]

ST_8: k_2_cast2 [1/1] 0.00ns
:3  %k_2_cast2 = zext i6 %k_2 to i8

ST_8: exitcond [1/1] 1.94ns
:4  %exitcond = icmp eq i6 %k_2, -14

ST_8: empty_6 [1/1] 0.00ns
:5  %empty_6 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 50, i64 50, i64 50) nounwind

ST_8: k_5 [1/1] 1.72ns
:6  %k_5 = add i6 %k_2, 1

ST_8: stg_117 [1/1] 1.57ns
:7  br i1 %exitcond, label %.loopexit, label %_ifconv

ST_8: tmp_13 [1/1] 2.00ns
_ifconv:1  %tmp_13 = icmp ult i8 %k_2_cast2, %mB_read

ST_8: tmp_14 [1/1] 0.00ns
_ifconv:2  %tmp_14 = zext i6 %k_2 to i64

ST_8: A_cached_row_addr_1 [1/1] 0.00ns
_ifconv:3  %A_cached_row_addr_1 = getelementptr inbounds [50 x i32]* %A_cached_row, i64 0, i64 %tmp_14

ST_8: A_cached_row_load [2/2] 2.71ns
_ifconv:4  %A_cached_row_load = load i32* %A_cached_row_addr_1, align 4

ST_8: next_mul3 [1/1] 1.84ns
_ifconv:5  %next_mul3 = add i12 %phi_mul3, 50

ST_8: p_addr1 [1/1] 1.84ns
_ifconv:6  %p_addr1 = add i12 %tmp_13_trn_cast, %phi_mul3

ST_8: tmp_15 [1/1] 0.00ns
_ifconv:7  %tmp_15 = zext i12 %p_addr1 to i64

ST_8: B_cached_addr_1 [1/1] 0.00ns
_ifconv:8  %B_cached_addr_1 = getelementptr [2500 x i32]* %B_cached, i64 0, i64 %tmp_15

ST_8: B_cached_load [2/2] 2.71ns
_ifconv:9  %B_cached_load = load i32* %B_cached_addr_1, align 4

ST_8: tmp_15_trn_cast [1/1] 0.00ns
.loopexit:1  %tmp_15_trn_cast = zext i6 %j to i12

ST_8: p_addr3 [1/1] 1.84ns
.loopexit:2  %p_addr3 = add i12 %tmp_15_trn_cast, %phi_mul2


 <State 9>: 2.71ns
ST_9: A_cached_row_load [1/2] 2.71ns
_ifconv:4  %A_cached_row_load = load i32* %A_cached_row_addr_1, align 4

ST_9: B_cached_load [1/2] 2.71ns
_ifconv:9  %B_cached_load = load i32* %B_cached_addr_1, align 4


 <State 10>: 6.08ns
ST_10: tmp_16 [6/6] 6.08ns
_ifconv:10  %tmp_16 = mul nsw i32 %B_cached_load, %A_cached_row_load


 <State 11>: 6.08ns
ST_11: tmp_16 [5/6] 6.08ns
_ifconv:10  %tmp_16 = mul nsw i32 %B_cached_load, %A_cached_row_load


 <State 12>: 6.08ns
ST_12: tmp_16 [4/6] 6.08ns
_ifconv:10  %tmp_16 = mul nsw i32 %B_cached_load, %A_cached_row_load


 <State 13>: 6.08ns
ST_13: tmp_16 [3/6] 6.08ns
_ifconv:10  %tmp_16 = mul nsw i32 %B_cached_load, %A_cached_row_load


 <State 14>: 6.08ns
ST_14: tmp_16 [2/6] 6.08ns
_ifconv:10  %tmp_16 = mul nsw i32 %B_cached_load, %A_cached_row_load


 <State 15>: 6.08ns
ST_15: tmp_16 [1/6] 6.08ns
_ifconv:10  %tmp_16 = mul nsw i32 %B_cached_load, %A_cached_row_load


 <State 16>: 4.77ns
ST_16: stg_137 [1/1] 0.00ns
_ifconv:0  call void (...)* @_ssdm_op_SpecLoopName([8 x i8]* @p_str4) nounwind

ST_16: tmp_17 [1/1] 0.00ns
_ifconv:11  %tmp_17 = sext i32 %tmp_16 to i64

ST_16: temp_3 [1/1] 3.40ns
_ifconv:12  %temp_3 = add nsw i64 %temp, %tmp_17

ST_16: temp_1 [1/1] 1.37ns
_ifconv:13  %temp_1 = select i1 %tmp_13, i64 %temp_3, i64 %temp

ST_16: stg_141 [1/1] 0.00ns
_ifconv:14  br label %7


 <State 17>: 2.71ns
ST_17: temp_2 [1/1] 0.00ns
.loopexit:0  %temp_2 = phi i64 [ 0, %3 ], [ %temp, %7 ]

ST_17: tmp_18 [1/1] 0.00ns
.loopexit:3  %tmp_18 = zext i12 %p_addr3 to i64

ST_17: C_addr [1/1] 0.00ns
.loopexit:4  %C_addr = getelementptr [2500 x i64]* %C, i64 0, i64 %tmp_18

ST_17: stg_145 [1/1] 2.71ns
.loopexit:5  store i64 %temp_2, i64* %C_addr, align 8

ST_17: empty_7 [1/1] 0.00ns
.loopexit:6  %empty_7 = call i32 (...)* @_ssdm_op_SpecRegionEnd([4 x i8]* @p_str1, i32 %tmp_7) nounwind

ST_17: stg_147 [1/1] 0.00ns
.loopexit:7  br label %2



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ A]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; mode=0x7f1986bae910; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ B]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; mode=0x7f19869d0ef0; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ C]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; mode=0x7f1986b475c0; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ mA]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x7f1986c1a870; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ nA]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x7f1986b96d80; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ mB]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x7f1986b46010; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ nB]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x7f19866184b0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ mC]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x7f1986a07940; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ nC]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x7f1986baea20; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
stg_18              (specbitsmap      ) [ 000000000000000000]
stg_19              (specbitsmap      ) [ 000000000000000000]
stg_20              (specbitsmap      ) [ 000000000000000000]
stg_21              (specbitsmap      ) [ 000000000000000000]
stg_22              (specbitsmap      ) [ 000000000000000000]
stg_23              (specbitsmap      ) [ 000000000000000000]
stg_24              (specbitsmap      ) [ 000000000000000000]
stg_25              (specbitsmap      ) [ 000000000000000000]
stg_26              (specbitsmap      ) [ 000000000000000000]
stg_27              (spectopmodule    ) [ 000000000000000000]
nC_read             (read             ) [ 001111111111111111]
mC_read             (read             ) [ 001111111111111111]
nB_read             (read             ) [ 000000000000000000]
mB_read             (read             ) [ 001111111111111111]
nA_read             (read             ) [ 000000000000000000]
mA_read             (read             ) [ 000000000000000000]
A_cached_row        (alloca           ) [ 001111111111111111]
B_cached            (alloca           ) [ 001111111111111111]
tmp                 (icmp             ) [ 000000000000000000]
tmp_1               (icmp             ) [ 000000000000000000]
tmp_3               (icmp             ) [ 000000000000000000]
tmp1                (and              ) [ 000000000000000000]
tmp_4               (and              ) [ 001111111111111111]
stg_41              (br               ) [ 011111111111111111]
i                   (phi              ) [ 001000000000000000]
phi_mul1            (phi              ) [ 001011000000000000]
phi_mul2            (phi              ) [ 001011111111111110]
next_mul1           (add              ) [ 011111111111111111]
next_mul2           (add              ) [ 011111111111111111]
i_cast6             (zext             ) [ 000000000000000000]
exitcond4           (icmp             ) [ 001111111111111111]
empty               (speclooptripcount) [ 000000000000000000]
i_1                 (add              ) [ 011111111111111111]
stg_51              (br               ) [ 000000000000000000]
stg_52              (specloopname     ) [ 000000000000000000]
tmp_2               (specregionbegin  ) [ 000111111111111111]
tmp_5               (icmp             ) [ 000111111111111111]
tmp_6               (icmp             ) [ 000111111111111111]
stg_56              (br               ) [ 001111111111111111]
stg_57              (ret              ) [ 000000000000000000]
j                   (phi              ) [ 000111111111111110]
j_cast5             (zext             ) [ 000000000000000000]
exitcond3           (icmp             ) [ 001111111111111111]
empty_3             (speclooptripcount) [ 000000000000000000]
j_1                 (add              ) [ 001111111111111111]
stg_63              (br               ) [ 000000000000000000]
stg_64              (specloopname     ) [ 000000000000000000]
tmp_7               (specregionbegin  ) [ 000011111111111111]
tmp_9               (icmp             ) [ 000000000000000000]
tmp_s               (and              ) [ 001111111111111111]
stg_68              (br               ) [ 001111111111111111]
tmp_8               (icmp             ) [ 000011000000000000]
stg_70              (br               ) [ 001111111111111111]
empty_8             (specregionend    ) [ 000000000000000000]
stg_72              (br               ) [ 011111111111111111]
k                   (phi              ) [ 000011000000000000]
exitcond2           (icmp             ) [ 001111111111111111]
empty_4             (speclooptripcount) [ 000000000000000000]
k_3                 (add              ) [ 001111111111111111]
stg_77              (br               ) [ 000000000000000000]
tmp_10_trn_cast     (zext             ) [ 000000000000000000]
p_addr5             (add              ) [ 000000000000000000]
tmp_11              (zext             ) [ 000000000000000000]
A_addr              (getelementptr    ) [ 000001000000000000]
stg_83              (br               ) [ 000000000000000000]
tmp_11_trn7_cast    (zext             ) [ 000000110000000000]
stg_85              (br               ) [ 001111111111111111]
stg_86              (specloopname     ) [ 000000000000000000]
tmp_10              (zext             ) [ 000000000000000000]
A_load              (load             ) [ 000000000000000000]
A_cached_row_addr   (getelementptr    ) [ 000000000000000000]
stg_90              (store            ) [ 000000000000000000]
stg_91              (br               ) [ 001111111111111111]
k_1                 (phi              ) [ 000000100000000000]
phi_mul             (phi              ) [ 000000100000000000]
exitcond1           (icmp             ) [ 001111111111111111]
empty_5             (speclooptripcount) [ 000000000000000000]
k_4                 (add              ) [ 001111111111111111]
stg_97              (br               ) [ 000000000000000000]
next_mul            (add              ) [ 001111111111111111]
p_addr9             (add              ) [ 000000000000000000]
tmp_12              (zext             ) [ 000000010000000000]
B_addr              (getelementptr    ) [ 000000010000000000]
tmp_13_trn_cast     (zext             ) [ 001100001111111111]
stg_104             (br               ) [ 001111111111111111]
stg_105             (specloopname     ) [ 000000000000000000]
B_load              (load             ) [ 000000000000000000]
B_cached_addr       (getelementptr    ) [ 000000000000000000]
stg_108             (store            ) [ 000000000000000000]
stg_109             (br               ) [ 001111111111111111]
k_2                 (phi              ) [ 000000001000000000]
temp                (phi              ) [ 001100001111111111]
phi_mul3            (phi              ) [ 000000001000000000]
k_2_cast2           (zext             ) [ 000000000000000000]
exitcond            (icmp             ) [ 001111111111111111]
empty_6             (speclooptripcount) [ 000000000000000000]
k_5                 (add              ) [ 001111111111111111]
stg_117             (br               ) [ 001111111111111111]
tmp_13              (icmp             ) [ 000000000111111110]
tmp_14              (zext             ) [ 000000000000000000]
A_cached_row_addr_1 (getelementptr    ) [ 000000000100000000]
next_mul3           (add              ) [ 001111111111111111]
p_addr1             (add              ) [ 000000000000000000]
tmp_15              (zext             ) [ 000000000000000000]
B_cached_addr_1     (getelementptr    ) [ 000000000100000000]
tmp_15_trn_cast     (zext             ) [ 000000000000000000]
p_addr3             (add              ) [ 000000000000000001]
A_cached_row_load   (load             ) [ 000000000011111100]
B_cached_load       (load             ) [ 000000000011111100]
tmp_16              (mul              ) [ 000000000000000010]
stg_137             (specloopname     ) [ 000000000000000000]
tmp_17              (sext             ) [ 000000000000000000]
temp_3              (add              ) [ 000000000000000000]
temp_1              (select           ) [ 001111111111111111]
stg_141             (br               ) [ 001111111111111111]
temp_2              (phi              ) [ 000000000000000001]
tmp_18              (zext             ) [ 000000000000000000]
C_addr              (getelementptr    ) [ 000000000000000000]
stg_145             (store            ) [ 000000000000000000]
empty_7             (specregionend    ) [ 000000000000000000]
stg_147             (br               ) [ 001111111111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="A">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="B">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="C">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="C"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="mA">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mA"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="nA">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="nA"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="mB">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mB"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="nB">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="nB"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="mC">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mC"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="nC">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="nC"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i8"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="60" class="1004" name="A_cached_row_alloca_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="1" slack="0"/>
<pin id="62" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="A_cached_row/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="B_cached_alloca_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="1" slack="0"/>
<pin id="66" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="B_cached/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="nC_read_read_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="8" slack="0"/>
<pin id="70" dir="0" index="1" bw="8" slack="0"/>
<pin id="71" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="nC_read/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="mC_read_read_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="8" slack="0"/>
<pin id="76" dir="0" index="1" bw="8" slack="0"/>
<pin id="77" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="mC_read/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="nB_read_read_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="8" slack="0"/>
<pin id="82" dir="0" index="1" bw="8" slack="0"/>
<pin id="83" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="nB_read/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="mB_read_read_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="8" slack="0"/>
<pin id="88" dir="0" index="1" bw="8" slack="0"/>
<pin id="89" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="mB_read/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="nA_read_read_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="8" slack="0"/>
<pin id="94" dir="0" index="1" bw="8" slack="0"/>
<pin id="95" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="nA_read/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="mA_read_read_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="8" slack="0"/>
<pin id="100" dir="0" index="1" bw="8" slack="0"/>
<pin id="101" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="mA_read/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="A_addr_gep_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="32" slack="0"/>
<pin id="106" dir="0" index="1" bw="1" slack="0"/>
<pin id="107" dir="0" index="2" bw="12" slack="0"/>
<pin id="108" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_addr/4 "/>
</bind>
</comp>

<comp id="111" class="1004" name="grp_access_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="12" slack="0"/>
<pin id="113" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="114" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="A_load/4 "/>
</bind>
</comp>

<comp id="116" class="1004" name="A_cached_row_addr_gep_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="118" dir="0" index="1" bw="1" slack="0"/>
<pin id="119" dir="0" index="2" bw="6" slack="0"/>
<pin id="120" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_cached_row_addr/5 "/>
</bind>
</comp>

<comp id="122" class="1004" name="grp_access_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="6" slack="0"/>
<pin id="124" dir="0" index="1" bw="32" slack="0"/>
<pin id="125" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="stg_90/5 A_cached_row_load/8 "/>
</bind>
</comp>

<comp id="128" class="1004" name="B_addr_gep_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="32" slack="0"/>
<pin id="130" dir="0" index="1" bw="1" slack="0"/>
<pin id="131" dir="0" index="2" bw="12" slack="0"/>
<pin id="132" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="B_addr/6 "/>
</bind>
</comp>

<comp id="135" class="1004" name="grp_access_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="12" slack="0"/>
<pin id="137" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="138" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="B_load/6 "/>
</bind>
</comp>

<comp id="140" class="1004" name="B_cached_addr_gep_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="142" dir="0" index="1" bw="1" slack="0"/>
<pin id="143" dir="0" index="2" bw="12" slack="1"/>
<pin id="144" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="B_cached_addr/7 "/>
</bind>
</comp>

<comp id="146" class="1004" name="grp_access_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="12" slack="0"/>
<pin id="148" dir="0" index="1" bw="32" slack="0"/>
<pin id="149" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="stg_108/7 B_cached_load/8 "/>
</bind>
</comp>

<comp id="152" class="1004" name="A_cached_row_addr_1_gep_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="154" dir="0" index="1" bw="1" slack="0"/>
<pin id="155" dir="0" index="2" bw="6" slack="0"/>
<pin id="156" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_cached_row_addr_1/8 "/>
</bind>
</comp>

<comp id="159" class="1004" name="B_cached_addr_1_gep_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="161" dir="0" index="1" bw="1" slack="0"/>
<pin id="162" dir="0" index="2" bw="12" slack="0"/>
<pin id="163" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="B_cached_addr_1/8 "/>
</bind>
</comp>

<comp id="166" class="1004" name="C_addr_gep_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="64" slack="0"/>
<pin id="168" dir="0" index="1" bw="1" slack="0"/>
<pin id="169" dir="0" index="2" bw="12" slack="0"/>
<pin id="170" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="C_addr/17 "/>
</bind>
</comp>

<comp id="173" class="1004" name="stg_145_access_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="12" slack="0"/>
<pin id="175" dir="0" index="1" bw="64" slack="0"/>
<pin id="176" dir="1" index="2" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_145/17 "/>
</bind>
</comp>

<comp id="178" class="1005" name="i_reg_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="6" slack="1"/>
<pin id="180" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="182" class="1004" name="i_phi_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="6" slack="0"/>
<pin id="184" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="185" dir="0" index="2" bw="1" slack="1"/>
<pin id="186" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="187" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="189" class="1005" name="phi_mul1_reg_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="12" slack="1"/>
<pin id="191" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="phi_mul1 (phireg) "/>
</bind>
</comp>

<comp id="193" class="1004" name="phi_mul1_phi_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="12" slack="0"/>
<pin id="195" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="196" dir="0" index="2" bw="1" slack="1"/>
<pin id="197" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="198" dir="1" index="4" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_mul1/2 "/>
</bind>
</comp>

<comp id="201" class="1005" name="phi_mul2_reg_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="12" slack="1"/>
<pin id="203" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="phi_mul2 (phireg) "/>
</bind>
</comp>

<comp id="205" class="1004" name="phi_mul2_phi_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="12" slack="0"/>
<pin id="207" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="208" dir="0" index="2" bw="1" slack="1"/>
<pin id="209" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="210" dir="1" index="4" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_mul2/2 "/>
</bind>
</comp>

<comp id="213" class="1005" name="j_reg_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="6" slack="1"/>
<pin id="215" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="j (phireg) "/>
</bind>
</comp>

<comp id="217" class="1004" name="j_phi_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="1" slack="1"/>
<pin id="219" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="220" dir="0" index="2" bw="6" slack="0"/>
<pin id="221" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="222" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j/3 "/>
</bind>
</comp>

<comp id="225" class="1005" name="k_reg_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="6" slack="1"/>
<pin id="227" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="k (phireg) "/>
</bind>
</comp>

<comp id="229" class="1004" name="k_phi_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="6" slack="0"/>
<pin id="231" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="232" dir="0" index="2" bw="1" slack="1"/>
<pin id="233" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="234" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="k/4 "/>
</bind>
</comp>

<comp id="237" class="1005" name="k_1_reg_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="6" slack="1"/>
<pin id="239" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="k_1 (phireg) "/>
</bind>
</comp>

<comp id="241" class="1004" name="k_1_phi_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="6" slack="0"/>
<pin id="243" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="244" dir="0" index="2" bw="1" slack="1"/>
<pin id="245" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="246" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="k_1/6 "/>
</bind>
</comp>

<comp id="248" class="1005" name="phi_mul_reg_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="12" slack="1"/>
<pin id="250" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="phi_mul (phireg) "/>
</bind>
</comp>

<comp id="252" class="1004" name="phi_mul_phi_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="12" slack="0"/>
<pin id="254" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="255" dir="0" index="2" bw="1" slack="1"/>
<pin id="256" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="257" dir="1" index="4" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_mul/6 "/>
</bind>
</comp>

<comp id="259" class="1005" name="k_2_reg_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="6" slack="1"/>
<pin id="261" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="k_2 (phireg) "/>
</bind>
</comp>

<comp id="263" class="1004" name="k_2_phi_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="1" slack="1"/>
<pin id="265" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="266" dir="0" index="2" bw="6" slack="0"/>
<pin id="267" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="268" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="k_2/8 "/>
</bind>
</comp>

<comp id="270" class="1005" name="temp_reg_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="64" slack="1"/>
<pin id="272" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="temp (phireg) "/>
</bind>
</comp>

<comp id="274" class="1004" name="temp_phi_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="1" slack="1"/>
<pin id="276" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="277" dir="0" index="2" bw="64" slack="1"/>
<pin id="278" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="279" dir="1" index="4" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="temp/8 "/>
</bind>
</comp>

<comp id="282" class="1005" name="phi_mul3_reg_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="12" slack="1"/>
<pin id="284" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="phi_mul3 (phireg) "/>
</bind>
</comp>

<comp id="286" class="1004" name="phi_mul3_phi_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="1" slack="1"/>
<pin id="288" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="289" dir="0" index="2" bw="12" slack="0"/>
<pin id="290" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="291" dir="1" index="4" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_mul3/8 "/>
</bind>
</comp>

<comp id="293" class="1005" name="temp_2_reg_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="64" slack="4"/>
<pin id="295" dir="1" index="1" bw="64" slack="4"/>
</pin_list>
<bind>
<opset="temp_2 (phireg) "/>
</bind>
</comp>

<comp id="297" class="1004" name="temp_2_phi_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="1" slack="4"/>
<pin id="299" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="300" dir="0" index="2" bw="64" slack="1"/>
<pin id="301" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="302" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="temp_2/17 "/>
</bind>
</comp>

<comp id="307" class="1004" name="tmp_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="8" slack="0"/>
<pin id="309" dir="0" index="1" bw="8" slack="0"/>
<pin id="310" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="313" class="1004" name="tmp_1_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="8" slack="0"/>
<pin id="315" dir="0" index="1" bw="8" slack="0"/>
<pin id="316" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_1/1 "/>
</bind>
</comp>

<comp id="319" class="1004" name="tmp_3_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="8" slack="0"/>
<pin id="321" dir="0" index="1" bw="8" slack="0"/>
<pin id="322" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_3/1 "/>
</bind>
</comp>

<comp id="325" class="1004" name="tmp1_fu_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="1" slack="0"/>
<pin id="327" dir="0" index="1" bw="1" slack="0"/>
<pin id="328" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp1/1 "/>
</bind>
</comp>

<comp id="331" class="1004" name="tmp_4_fu_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="1" slack="0"/>
<pin id="333" dir="0" index="1" bw="1" slack="0"/>
<pin id="334" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp_4/1 "/>
</bind>
</comp>

<comp id="337" class="1004" name="next_mul1_fu_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="12" slack="0"/>
<pin id="339" dir="0" index="1" bw="7" slack="0"/>
<pin id="340" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="next_mul1/2 "/>
</bind>
</comp>

<comp id="343" class="1004" name="next_mul2_fu_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="12" slack="0"/>
<pin id="345" dir="0" index="1" bw="7" slack="0"/>
<pin id="346" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="next_mul2/2 "/>
</bind>
</comp>

<comp id="349" class="1004" name="i_cast6_fu_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="6" slack="0"/>
<pin id="351" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i_cast6/2 "/>
</bind>
</comp>

<comp id="353" class="1004" name="exitcond4_fu_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="6" slack="0"/>
<pin id="355" dir="0" index="1" bw="5" slack="0"/>
<pin id="356" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond4/2 "/>
</bind>
</comp>

<comp id="359" class="1004" name="i_1_fu_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="6" slack="0"/>
<pin id="361" dir="0" index="1" bw="1" slack="0"/>
<pin id="362" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_1/2 "/>
</bind>
</comp>

<comp id="365" class="1004" name="tmp_5_fu_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="6" slack="0"/>
<pin id="367" dir="0" index="1" bw="8" slack="1"/>
<pin id="368" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_5/2 "/>
</bind>
</comp>

<comp id="370" class="1004" name="tmp_6_fu_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="6" slack="0"/>
<pin id="372" dir="0" index="1" bw="1" slack="0"/>
<pin id="373" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_6/2 "/>
</bind>
</comp>

<comp id="376" class="1004" name="j_cast5_fu_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="6" slack="0"/>
<pin id="378" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="j_cast5/3 "/>
</bind>
</comp>

<comp id="380" class="1004" name="exitcond3_fu_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="6" slack="0"/>
<pin id="382" dir="0" index="1" bw="5" slack="0"/>
<pin id="383" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond3/3 "/>
</bind>
</comp>

<comp id="386" class="1004" name="j_1_fu_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="6" slack="0"/>
<pin id="388" dir="0" index="1" bw="1" slack="0"/>
<pin id="389" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_1/3 "/>
</bind>
</comp>

<comp id="392" class="1004" name="tmp_9_fu_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="6" slack="0"/>
<pin id="394" dir="0" index="1" bw="8" slack="2"/>
<pin id="395" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_9/3 "/>
</bind>
</comp>

<comp id="397" class="1004" name="tmp_s_fu_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="1" slack="1"/>
<pin id="399" dir="0" index="1" bw="1" slack="0"/>
<pin id="400" dir="1" index="2" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp_s/3 "/>
</bind>
</comp>

<comp id="402" class="1004" name="tmp_8_fu_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="6" slack="0"/>
<pin id="404" dir="0" index="1" bw="1" slack="0"/>
<pin id="405" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_8/3 "/>
</bind>
</comp>

<comp id="408" class="1004" name="exitcond2_fu_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="6" slack="0"/>
<pin id="410" dir="0" index="1" bw="5" slack="0"/>
<pin id="411" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond2/4 "/>
</bind>
</comp>

<comp id="414" class="1004" name="k_3_fu_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="6" slack="0"/>
<pin id="416" dir="0" index="1" bw="1" slack="0"/>
<pin id="417" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="k_3/4 "/>
</bind>
</comp>

<comp id="420" class="1004" name="tmp_10_trn_cast_fu_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="6" slack="0"/>
<pin id="422" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_10_trn_cast/4 "/>
</bind>
</comp>

<comp id="424" class="1004" name="p_addr5_fu_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="6" slack="0"/>
<pin id="426" dir="0" index="1" bw="12" slack="2"/>
<pin id="427" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_addr5/4 "/>
</bind>
</comp>

<comp id="430" class="1004" name="tmp_11_fu_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="12" slack="0"/>
<pin id="432" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_11/4 "/>
</bind>
</comp>

<comp id="435" class="1004" name="tmp_11_trn7_cast_fu_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="6" slack="1"/>
<pin id="437" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_11_trn7_cast/4 "/>
</bind>
</comp>

<comp id="439" class="1004" name="tmp_10_fu_439">
<pin_list>
<pin id="440" dir="0" index="0" bw="6" slack="1"/>
<pin id="441" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_10/5 "/>
</bind>
</comp>

<comp id="444" class="1004" name="exitcond1_fu_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="6" slack="0"/>
<pin id="446" dir="0" index="1" bw="5" slack="0"/>
<pin id="447" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond1/6 "/>
</bind>
</comp>

<comp id="450" class="1004" name="k_4_fu_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="6" slack="0"/>
<pin id="452" dir="0" index="1" bw="1" slack="0"/>
<pin id="453" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="k_4/6 "/>
</bind>
</comp>

<comp id="456" class="1004" name="next_mul_fu_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="12" slack="0"/>
<pin id="458" dir="0" index="1" bw="7" slack="0"/>
<pin id="459" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="next_mul/6 "/>
</bind>
</comp>

<comp id="462" class="1004" name="p_addr9_fu_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="6" slack="1"/>
<pin id="464" dir="0" index="1" bw="12" slack="0"/>
<pin id="465" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_addr9/6 "/>
</bind>
</comp>

<comp id="467" class="1004" name="tmp_12_fu_467">
<pin_list>
<pin id="468" dir="0" index="0" bw="12" slack="0"/>
<pin id="469" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_12/6 "/>
</bind>
</comp>

<comp id="472" class="1004" name="tmp_13_trn_cast_fu_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="6" slack="2"/>
<pin id="474" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_13_trn_cast/6 "/>
</bind>
</comp>

<comp id="476" class="1004" name="k_2_cast2_fu_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="6" slack="0"/>
<pin id="478" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="k_2_cast2/8 "/>
</bind>
</comp>

<comp id="480" class="1004" name="exitcond_fu_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="6" slack="0"/>
<pin id="482" dir="0" index="1" bw="5" slack="0"/>
<pin id="483" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/8 "/>
</bind>
</comp>

<comp id="486" class="1004" name="k_5_fu_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="6" slack="0"/>
<pin id="488" dir="0" index="1" bw="1" slack="0"/>
<pin id="489" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="k_5/8 "/>
</bind>
</comp>

<comp id="492" class="1004" name="tmp_13_fu_492">
<pin_list>
<pin id="493" dir="0" index="0" bw="6" slack="0"/>
<pin id="494" dir="0" index="1" bw="8" slack="5"/>
<pin id="495" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_13/8 "/>
</bind>
</comp>

<comp id="497" class="1004" name="tmp_14_fu_497">
<pin_list>
<pin id="498" dir="0" index="0" bw="6" slack="0"/>
<pin id="499" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_14/8 "/>
</bind>
</comp>

<comp id="502" class="1004" name="next_mul3_fu_502">
<pin_list>
<pin id="503" dir="0" index="0" bw="12" slack="0"/>
<pin id="504" dir="0" index="1" bw="7" slack="0"/>
<pin id="505" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="next_mul3/8 "/>
</bind>
</comp>

<comp id="508" class="1004" name="p_addr1_fu_508">
<pin_list>
<pin id="509" dir="0" index="0" bw="6" slack="1"/>
<pin id="510" dir="0" index="1" bw="12" slack="0"/>
<pin id="511" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_addr1/8 "/>
</bind>
</comp>

<comp id="513" class="1004" name="tmp_15_fu_513">
<pin_list>
<pin id="514" dir="0" index="0" bw="12" slack="0"/>
<pin id="515" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_15/8 "/>
</bind>
</comp>

<comp id="518" class="1004" name="tmp_15_trn_cast_fu_518">
<pin_list>
<pin id="519" dir="0" index="0" bw="6" slack="3"/>
<pin id="520" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_15_trn_cast/8 "/>
</bind>
</comp>

<comp id="522" class="1004" name="p_addr3_fu_522">
<pin_list>
<pin id="523" dir="0" index="0" bw="6" slack="0"/>
<pin id="524" dir="0" index="1" bw="12" slack="4"/>
<pin id="525" dir="1" index="2" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_addr3/8 "/>
</bind>
</comp>

<comp id="528" class="1004" name="grp_fu_528">
<pin_list>
<pin id="529" dir="0" index="0" bw="32" slack="1"/>
<pin id="530" dir="0" index="1" bw="32" slack="1"/>
<pin id="531" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_16/10 "/>
</bind>
</comp>

<comp id="532" class="1004" name="tmp_17_fu_532">
<pin_list>
<pin id="533" dir="0" index="0" bw="32" slack="1"/>
<pin id="534" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_17/16 "/>
</bind>
</comp>

<comp id="535" class="1004" name="temp_3_fu_535">
<pin_list>
<pin id="536" dir="0" index="0" bw="64" slack="8"/>
<pin id="537" dir="0" index="1" bw="32" slack="0"/>
<pin id="538" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="temp_3/16 "/>
</bind>
</comp>

<comp id="541" class="1004" name="temp_1_fu_541">
<pin_list>
<pin id="542" dir="0" index="0" bw="1" slack="8"/>
<pin id="543" dir="0" index="1" bw="64" slack="0"/>
<pin id="544" dir="0" index="2" bw="64" slack="8"/>
<pin id="545" dir="1" index="3" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="temp_1/16 "/>
</bind>
</comp>

<comp id="548" class="1004" name="tmp_18_fu_548">
<pin_list>
<pin id="549" dir="0" index="0" bw="12" slack="1"/>
<pin id="550" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_18/17 "/>
</bind>
</comp>

<comp id="552" class="1005" name="nC_read_reg_552">
<pin_list>
<pin id="553" dir="0" index="0" bw="8" slack="2"/>
<pin id="554" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="nC_read "/>
</bind>
</comp>

<comp id="557" class="1005" name="mC_read_reg_557">
<pin_list>
<pin id="558" dir="0" index="0" bw="8" slack="1"/>
<pin id="559" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="mC_read "/>
</bind>
</comp>

<comp id="562" class="1005" name="mB_read_reg_562">
<pin_list>
<pin id="563" dir="0" index="0" bw="8" slack="5"/>
<pin id="564" dir="1" index="1" bw="8" slack="5"/>
</pin_list>
<bind>
<opset="mB_read "/>
</bind>
</comp>

<comp id="567" class="1005" name="tmp_4_reg_567">
<pin_list>
<pin id="568" dir="0" index="0" bw="1" slack="1"/>
<pin id="569" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_4 "/>
</bind>
</comp>

<comp id="571" class="1005" name="next_mul1_reg_571">
<pin_list>
<pin id="572" dir="0" index="0" bw="12" slack="0"/>
<pin id="573" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opset="next_mul1 "/>
</bind>
</comp>

<comp id="576" class="1005" name="next_mul2_reg_576">
<pin_list>
<pin id="577" dir="0" index="0" bw="12" slack="0"/>
<pin id="578" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opset="next_mul2 "/>
</bind>
</comp>

<comp id="584" class="1005" name="i_1_reg_584">
<pin_list>
<pin id="585" dir="0" index="0" bw="6" slack="0"/>
<pin id="586" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="i_1 "/>
</bind>
</comp>

<comp id="589" class="1005" name="tmp_5_reg_589">
<pin_list>
<pin id="590" dir="0" index="0" bw="1" slack="1"/>
<pin id="591" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_5 "/>
</bind>
</comp>

<comp id="594" class="1005" name="tmp_6_reg_594">
<pin_list>
<pin id="595" dir="0" index="0" bw="1" slack="2"/>
<pin id="596" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_6 "/>
</bind>
</comp>

<comp id="601" class="1005" name="j_1_reg_601">
<pin_list>
<pin id="602" dir="0" index="0" bw="6" slack="0"/>
<pin id="603" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="j_1 "/>
</bind>
</comp>

<comp id="606" class="1005" name="tmp_s_reg_606">
<pin_list>
<pin id="607" dir="0" index="0" bw="1" slack="3"/>
<pin id="608" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_s "/>
</bind>
</comp>

<comp id="610" class="1005" name="tmp_8_reg_610">
<pin_list>
<pin id="611" dir="0" index="0" bw="1" slack="1"/>
<pin id="612" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_8 "/>
</bind>
</comp>

<comp id="617" class="1005" name="k_3_reg_617">
<pin_list>
<pin id="618" dir="0" index="0" bw="6" slack="0"/>
<pin id="619" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="k_3 "/>
</bind>
</comp>

<comp id="622" class="1005" name="A_addr_reg_622">
<pin_list>
<pin id="623" dir="0" index="0" bw="12" slack="1"/>
<pin id="624" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="A_addr "/>
</bind>
</comp>

<comp id="627" class="1005" name="tmp_11_trn7_cast_reg_627">
<pin_list>
<pin id="628" dir="0" index="0" bw="12" slack="1"/>
<pin id="629" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="tmp_11_trn7_cast "/>
</bind>
</comp>

<comp id="635" class="1005" name="k_4_reg_635">
<pin_list>
<pin id="636" dir="0" index="0" bw="6" slack="0"/>
<pin id="637" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="k_4 "/>
</bind>
</comp>

<comp id="640" class="1005" name="next_mul_reg_640">
<pin_list>
<pin id="641" dir="0" index="0" bw="12" slack="0"/>
<pin id="642" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opset="next_mul "/>
</bind>
</comp>

<comp id="645" class="1005" name="tmp_12_reg_645">
<pin_list>
<pin id="646" dir="0" index="0" bw="64" slack="1"/>
<pin id="647" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_12 "/>
</bind>
</comp>

<comp id="650" class="1005" name="B_addr_reg_650">
<pin_list>
<pin id="651" dir="0" index="0" bw="12" slack="1"/>
<pin id="652" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="B_addr "/>
</bind>
</comp>

<comp id="655" class="1005" name="tmp_13_trn_cast_reg_655">
<pin_list>
<pin id="656" dir="0" index="0" bw="12" slack="1"/>
<pin id="657" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="tmp_13_trn_cast "/>
</bind>
</comp>

<comp id="663" class="1005" name="k_5_reg_663">
<pin_list>
<pin id="664" dir="0" index="0" bw="6" slack="0"/>
<pin id="665" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="k_5 "/>
</bind>
</comp>

<comp id="668" class="1005" name="tmp_13_reg_668">
<pin_list>
<pin id="669" dir="0" index="0" bw="1" slack="2"/>
<pin id="670" dir="1" index="1" bw="1" slack="8"/>
</pin_list>
<bind>
<opset="tmp_13 "/>
</bind>
</comp>

<comp id="673" class="1005" name="A_cached_row_addr_1_reg_673">
<pin_list>
<pin id="674" dir="0" index="0" bw="6" slack="1"/>
<pin id="675" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="A_cached_row_addr_1 "/>
</bind>
</comp>

<comp id="678" class="1005" name="next_mul3_reg_678">
<pin_list>
<pin id="679" dir="0" index="0" bw="12" slack="0"/>
<pin id="680" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opset="next_mul3 "/>
</bind>
</comp>

<comp id="683" class="1005" name="B_cached_addr_1_reg_683">
<pin_list>
<pin id="684" dir="0" index="0" bw="12" slack="1"/>
<pin id="685" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="B_cached_addr_1 "/>
</bind>
</comp>

<comp id="688" class="1005" name="p_addr3_reg_688">
<pin_list>
<pin id="689" dir="0" index="0" bw="12" slack="1"/>
<pin id="690" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="p_addr3 "/>
</bind>
</comp>

<comp id="693" class="1005" name="A_cached_row_load_reg_693">
<pin_list>
<pin id="694" dir="0" index="0" bw="32" slack="1"/>
<pin id="695" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="A_cached_row_load "/>
</bind>
</comp>

<comp id="698" class="1005" name="B_cached_load_reg_698">
<pin_list>
<pin id="699" dir="0" index="0" bw="32" slack="1"/>
<pin id="700" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="B_cached_load "/>
</bind>
</comp>

<comp id="703" class="1005" name="tmp_16_reg_703">
<pin_list>
<pin id="704" dir="0" index="0" bw="32" slack="1"/>
<pin id="705" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_16 "/>
</bind>
</comp>

<comp id="708" class="1005" name="temp_1_reg_708">
<pin_list>
<pin id="709" dir="0" index="0" bw="64" slack="1"/>
<pin id="710" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="temp_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="63"><net_src comp="26" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="67"><net_src comp="26" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="72"><net_src comp="24" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="73"><net_src comp="16" pin="0"/><net_sink comp="68" pin=1"/></net>

<net id="78"><net_src comp="24" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="79"><net_src comp="14" pin="0"/><net_sink comp="74" pin=1"/></net>

<net id="84"><net_src comp="24" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="85"><net_src comp="12" pin="0"/><net_sink comp="80" pin=1"/></net>

<net id="90"><net_src comp="24" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="91"><net_src comp="10" pin="0"/><net_sink comp="86" pin=1"/></net>

<net id="96"><net_src comp="24" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="97"><net_src comp="8" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="102"><net_src comp="24" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="103"><net_src comp="6" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="109"><net_src comp="0" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="110"><net_src comp="52" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="115"><net_src comp="104" pin="3"/><net_sink comp="111" pin=0"/></net>

<net id="121"><net_src comp="52" pin="0"/><net_sink comp="116" pin=1"/></net>

<net id="126"><net_src comp="111" pin="2"/><net_sink comp="122" pin=1"/></net>

<net id="127"><net_src comp="116" pin="3"/><net_sink comp="122" pin=0"/></net>

<net id="133"><net_src comp="2" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="134"><net_src comp="52" pin="0"/><net_sink comp="128" pin=1"/></net>

<net id="139"><net_src comp="128" pin="3"/><net_sink comp="135" pin=0"/></net>

<net id="145"><net_src comp="52" pin="0"/><net_sink comp="140" pin=1"/></net>

<net id="150"><net_src comp="135" pin="2"/><net_sink comp="146" pin=1"/></net>

<net id="151"><net_src comp="140" pin="3"/><net_sink comp="146" pin=0"/></net>

<net id="157"><net_src comp="52" pin="0"/><net_sink comp="152" pin=1"/></net>

<net id="158"><net_src comp="152" pin="3"/><net_sink comp="122" pin=0"/></net>

<net id="164"><net_src comp="52" pin="0"/><net_sink comp="159" pin=1"/></net>

<net id="165"><net_src comp="159" pin="3"/><net_sink comp="146" pin=0"/></net>

<net id="171"><net_src comp="4" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="172"><net_src comp="52" pin="0"/><net_sink comp="166" pin=1"/></net>

<net id="177"><net_src comp="166" pin="3"/><net_sink comp="173" pin=0"/></net>

<net id="181"><net_src comp="28" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="188"><net_src comp="178" pin="1"/><net_sink comp="182" pin=2"/></net>

<net id="192"><net_src comp="30" pin="0"/><net_sink comp="189" pin=0"/></net>

<net id="199"><net_src comp="189" pin="1"/><net_sink comp="193" pin=2"/></net>

<net id="200"><net_src comp="193" pin="4"/><net_sink comp="189" pin=0"/></net>

<net id="204"><net_src comp="30" pin="0"/><net_sink comp="201" pin=0"/></net>

<net id="211"><net_src comp="201" pin="1"/><net_sink comp="205" pin=2"/></net>

<net id="212"><net_src comp="205" pin="4"/><net_sink comp="201" pin=0"/></net>

<net id="216"><net_src comp="28" pin="0"/><net_sink comp="213" pin=0"/></net>

<net id="223"><net_src comp="213" pin="1"/><net_sink comp="217" pin=0"/></net>

<net id="224"><net_src comp="217" pin="4"/><net_sink comp="213" pin=0"/></net>

<net id="228"><net_src comp="28" pin="0"/><net_sink comp="225" pin=0"/></net>

<net id="235"><net_src comp="225" pin="1"/><net_sink comp="229" pin=2"/></net>

<net id="236"><net_src comp="229" pin="4"/><net_sink comp="225" pin=0"/></net>

<net id="240"><net_src comp="28" pin="0"/><net_sink comp="237" pin=0"/></net>

<net id="247"><net_src comp="237" pin="1"/><net_sink comp="241" pin=2"/></net>

<net id="251"><net_src comp="30" pin="0"/><net_sink comp="248" pin=0"/></net>

<net id="258"><net_src comp="248" pin="1"/><net_sink comp="252" pin=2"/></net>

<net id="262"><net_src comp="28" pin="0"/><net_sink comp="259" pin=0"/></net>

<net id="269"><net_src comp="259" pin="1"/><net_sink comp="263" pin=0"/></net>

<net id="273"><net_src comp="52" pin="0"/><net_sink comp="270" pin=0"/></net>

<net id="280"><net_src comp="270" pin="1"/><net_sink comp="274" pin=0"/></net>

<net id="281"><net_src comp="274" pin="4"/><net_sink comp="270" pin=0"/></net>

<net id="285"><net_src comp="30" pin="0"/><net_sink comp="282" pin=0"/></net>

<net id="292"><net_src comp="282" pin="1"/><net_sink comp="286" pin=0"/></net>

<net id="296"><net_src comp="52" pin="0"/><net_sink comp="293" pin=0"/></net>

<net id="303"><net_src comp="293" pin="1"/><net_sink comp="297" pin=0"/></net>

<net id="304"><net_src comp="270" pin="1"/><net_sink comp="297" pin=2"/></net>

<net id="305"><net_src comp="297" pin="4"/><net_sink comp="173" pin=1"/></net>

<net id="311"><net_src comp="92" pin="2"/><net_sink comp="307" pin=0"/></net>

<net id="312"><net_src comp="86" pin="2"/><net_sink comp="307" pin=1"/></net>

<net id="317"><net_src comp="98" pin="2"/><net_sink comp="313" pin=0"/></net>

<net id="318"><net_src comp="74" pin="2"/><net_sink comp="313" pin=1"/></net>

<net id="323"><net_src comp="80" pin="2"/><net_sink comp="319" pin=0"/></net>

<net id="324"><net_src comp="68" pin="2"/><net_sink comp="319" pin=1"/></net>

<net id="329"><net_src comp="313" pin="2"/><net_sink comp="325" pin=0"/></net>

<net id="330"><net_src comp="319" pin="2"/><net_sink comp="325" pin=1"/></net>

<net id="335"><net_src comp="325" pin="2"/><net_sink comp="331" pin=0"/></net>

<net id="336"><net_src comp="307" pin="2"/><net_sink comp="331" pin=1"/></net>

<net id="341"><net_src comp="205" pin="4"/><net_sink comp="337" pin=0"/></net>

<net id="342"><net_src comp="32" pin="0"/><net_sink comp="337" pin=1"/></net>

<net id="347"><net_src comp="193" pin="4"/><net_sink comp="343" pin=0"/></net>

<net id="348"><net_src comp="32" pin="0"/><net_sink comp="343" pin=1"/></net>

<net id="352"><net_src comp="182" pin="4"/><net_sink comp="349" pin=0"/></net>

<net id="357"><net_src comp="182" pin="4"/><net_sink comp="353" pin=0"/></net>

<net id="358"><net_src comp="34" pin="0"/><net_sink comp="353" pin=1"/></net>

<net id="363"><net_src comp="182" pin="4"/><net_sink comp="359" pin=0"/></net>

<net id="364"><net_src comp="40" pin="0"/><net_sink comp="359" pin=1"/></net>

<net id="369"><net_src comp="349" pin="1"/><net_sink comp="365" pin=0"/></net>

<net id="374"><net_src comp="182" pin="4"/><net_sink comp="370" pin=0"/></net>

<net id="375"><net_src comp="28" pin="0"/><net_sink comp="370" pin=1"/></net>

<net id="379"><net_src comp="217" pin="4"/><net_sink comp="376" pin=0"/></net>

<net id="384"><net_src comp="217" pin="4"/><net_sink comp="380" pin=0"/></net>

<net id="385"><net_src comp="34" pin="0"/><net_sink comp="380" pin=1"/></net>

<net id="390"><net_src comp="217" pin="4"/><net_sink comp="386" pin=0"/></net>

<net id="391"><net_src comp="40" pin="0"/><net_sink comp="386" pin=1"/></net>

<net id="396"><net_src comp="376" pin="1"/><net_sink comp="392" pin=0"/></net>

<net id="401"><net_src comp="392" pin="2"/><net_sink comp="397" pin=1"/></net>

<net id="406"><net_src comp="217" pin="4"/><net_sink comp="402" pin=0"/></net>

<net id="407"><net_src comp="28" pin="0"/><net_sink comp="402" pin=1"/></net>

<net id="412"><net_src comp="229" pin="4"/><net_sink comp="408" pin=0"/></net>

<net id="413"><net_src comp="34" pin="0"/><net_sink comp="408" pin=1"/></net>

<net id="418"><net_src comp="229" pin="4"/><net_sink comp="414" pin=0"/></net>

<net id="419"><net_src comp="40" pin="0"/><net_sink comp="414" pin=1"/></net>

<net id="423"><net_src comp="229" pin="4"/><net_sink comp="420" pin=0"/></net>

<net id="428"><net_src comp="420" pin="1"/><net_sink comp="424" pin=0"/></net>

<net id="429"><net_src comp="189" pin="1"/><net_sink comp="424" pin=1"/></net>

<net id="433"><net_src comp="424" pin="2"/><net_sink comp="430" pin=0"/></net>

<net id="434"><net_src comp="430" pin="1"/><net_sink comp="104" pin=2"/></net>

<net id="438"><net_src comp="213" pin="1"/><net_sink comp="435" pin=0"/></net>

<net id="442"><net_src comp="225" pin="1"/><net_sink comp="439" pin=0"/></net>

<net id="443"><net_src comp="439" pin="1"/><net_sink comp="116" pin=2"/></net>

<net id="448"><net_src comp="241" pin="4"/><net_sink comp="444" pin=0"/></net>

<net id="449"><net_src comp="34" pin="0"/><net_sink comp="444" pin=1"/></net>

<net id="454"><net_src comp="241" pin="4"/><net_sink comp="450" pin=0"/></net>

<net id="455"><net_src comp="40" pin="0"/><net_sink comp="450" pin=1"/></net>

<net id="460"><net_src comp="252" pin="4"/><net_sink comp="456" pin=0"/></net>

<net id="461"><net_src comp="32" pin="0"/><net_sink comp="456" pin=1"/></net>

<net id="466"><net_src comp="252" pin="4"/><net_sink comp="462" pin=1"/></net>

<net id="470"><net_src comp="462" pin="2"/><net_sink comp="467" pin=0"/></net>

<net id="471"><net_src comp="467" pin="1"/><net_sink comp="128" pin=2"/></net>

<net id="475"><net_src comp="213" pin="1"/><net_sink comp="472" pin=0"/></net>

<net id="479"><net_src comp="263" pin="4"/><net_sink comp="476" pin=0"/></net>

<net id="484"><net_src comp="263" pin="4"/><net_sink comp="480" pin=0"/></net>

<net id="485"><net_src comp="34" pin="0"/><net_sink comp="480" pin=1"/></net>

<net id="490"><net_src comp="263" pin="4"/><net_sink comp="486" pin=0"/></net>

<net id="491"><net_src comp="40" pin="0"/><net_sink comp="486" pin=1"/></net>

<net id="496"><net_src comp="476" pin="1"/><net_sink comp="492" pin=0"/></net>

<net id="500"><net_src comp="263" pin="4"/><net_sink comp="497" pin=0"/></net>

<net id="501"><net_src comp="497" pin="1"/><net_sink comp="152" pin=2"/></net>

<net id="506"><net_src comp="286" pin="4"/><net_sink comp="502" pin=0"/></net>

<net id="507"><net_src comp="32" pin="0"/><net_sink comp="502" pin=1"/></net>

<net id="512"><net_src comp="286" pin="4"/><net_sink comp="508" pin=1"/></net>

<net id="516"><net_src comp="508" pin="2"/><net_sink comp="513" pin=0"/></net>

<net id="517"><net_src comp="513" pin="1"/><net_sink comp="159" pin=2"/></net>

<net id="521"><net_src comp="213" pin="1"/><net_sink comp="518" pin=0"/></net>

<net id="526"><net_src comp="518" pin="1"/><net_sink comp="522" pin=0"/></net>

<net id="527"><net_src comp="201" pin="1"/><net_sink comp="522" pin=1"/></net>

<net id="539"><net_src comp="270" pin="1"/><net_sink comp="535" pin=0"/></net>

<net id="540"><net_src comp="532" pin="1"/><net_sink comp="535" pin=1"/></net>

<net id="546"><net_src comp="535" pin="2"/><net_sink comp="541" pin=1"/></net>

<net id="547"><net_src comp="270" pin="1"/><net_sink comp="541" pin=2"/></net>

<net id="551"><net_src comp="548" pin="1"/><net_sink comp="166" pin=2"/></net>

<net id="555"><net_src comp="68" pin="2"/><net_sink comp="552" pin=0"/></net>

<net id="556"><net_src comp="552" pin="1"/><net_sink comp="392" pin=1"/></net>

<net id="560"><net_src comp="74" pin="2"/><net_sink comp="557" pin=0"/></net>

<net id="561"><net_src comp="557" pin="1"/><net_sink comp="365" pin=1"/></net>

<net id="565"><net_src comp="86" pin="2"/><net_sink comp="562" pin=0"/></net>

<net id="566"><net_src comp="562" pin="1"/><net_sink comp="492" pin=1"/></net>

<net id="570"><net_src comp="331" pin="2"/><net_sink comp="567" pin=0"/></net>

<net id="574"><net_src comp="337" pin="2"/><net_sink comp="571" pin=0"/></net>

<net id="575"><net_src comp="571" pin="1"/><net_sink comp="205" pin=0"/></net>

<net id="579"><net_src comp="343" pin="2"/><net_sink comp="576" pin=0"/></net>

<net id="580"><net_src comp="576" pin="1"/><net_sink comp="193" pin=0"/></net>

<net id="587"><net_src comp="359" pin="2"/><net_sink comp="584" pin=0"/></net>

<net id="588"><net_src comp="584" pin="1"/><net_sink comp="182" pin=0"/></net>

<net id="592"><net_src comp="365" pin="2"/><net_sink comp="589" pin=0"/></net>

<net id="593"><net_src comp="589" pin="1"/><net_sink comp="397" pin=0"/></net>

<net id="597"><net_src comp="370" pin="2"/><net_sink comp="594" pin=0"/></net>

<net id="604"><net_src comp="386" pin="2"/><net_sink comp="601" pin=0"/></net>

<net id="605"><net_src comp="601" pin="1"/><net_sink comp="217" pin=2"/></net>

<net id="609"><net_src comp="397" pin="2"/><net_sink comp="606" pin=0"/></net>

<net id="613"><net_src comp="402" pin="2"/><net_sink comp="610" pin=0"/></net>

<net id="620"><net_src comp="414" pin="2"/><net_sink comp="617" pin=0"/></net>

<net id="621"><net_src comp="617" pin="1"/><net_sink comp="229" pin=0"/></net>

<net id="625"><net_src comp="104" pin="3"/><net_sink comp="622" pin=0"/></net>

<net id="626"><net_src comp="622" pin="1"/><net_sink comp="111" pin=0"/></net>

<net id="630"><net_src comp="435" pin="1"/><net_sink comp="627" pin=0"/></net>

<net id="631"><net_src comp="627" pin="1"/><net_sink comp="462" pin=0"/></net>

<net id="638"><net_src comp="450" pin="2"/><net_sink comp="635" pin=0"/></net>

<net id="639"><net_src comp="635" pin="1"/><net_sink comp="241" pin=0"/></net>

<net id="643"><net_src comp="456" pin="2"/><net_sink comp="640" pin=0"/></net>

<net id="644"><net_src comp="640" pin="1"/><net_sink comp="252" pin=0"/></net>

<net id="648"><net_src comp="467" pin="1"/><net_sink comp="645" pin=0"/></net>

<net id="649"><net_src comp="645" pin="1"/><net_sink comp="140" pin=2"/></net>

<net id="653"><net_src comp="128" pin="3"/><net_sink comp="650" pin=0"/></net>

<net id="654"><net_src comp="650" pin="1"/><net_sink comp="135" pin=0"/></net>

<net id="658"><net_src comp="472" pin="1"/><net_sink comp="655" pin=0"/></net>

<net id="659"><net_src comp="655" pin="1"/><net_sink comp="508" pin=0"/></net>

<net id="666"><net_src comp="486" pin="2"/><net_sink comp="663" pin=0"/></net>

<net id="667"><net_src comp="663" pin="1"/><net_sink comp="263" pin=2"/></net>

<net id="671"><net_src comp="492" pin="2"/><net_sink comp="668" pin=0"/></net>

<net id="672"><net_src comp="668" pin="1"/><net_sink comp="541" pin=0"/></net>

<net id="676"><net_src comp="152" pin="3"/><net_sink comp="673" pin=0"/></net>

<net id="677"><net_src comp="673" pin="1"/><net_sink comp="122" pin=0"/></net>

<net id="681"><net_src comp="502" pin="2"/><net_sink comp="678" pin=0"/></net>

<net id="682"><net_src comp="678" pin="1"/><net_sink comp="286" pin=2"/></net>

<net id="686"><net_src comp="159" pin="3"/><net_sink comp="683" pin=0"/></net>

<net id="687"><net_src comp="683" pin="1"/><net_sink comp="146" pin=0"/></net>

<net id="691"><net_src comp="522" pin="2"/><net_sink comp="688" pin=0"/></net>

<net id="692"><net_src comp="688" pin="1"/><net_sink comp="548" pin=0"/></net>

<net id="696"><net_src comp="122" pin="2"/><net_sink comp="693" pin=0"/></net>

<net id="697"><net_src comp="693" pin="1"/><net_sink comp="528" pin=1"/></net>

<net id="701"><net_src comp="146" pin="2"/><net_sink comp="698" pin=0"/></net>

<net id="702"><net_src comp="698" pin="1"/><net_sink comp="528" pin=0"/></net>

<net id="706"><net_src comp="528" pin="2"/><net_sink comp="703" pin=0"/></net>

<net id="707"><net_src comp="703" pin="1"/><net_sink comp="532" pin=0"/></net>

<net id="711"><net_src comp="541" pin="3"/><net_sink comp="708" pin=0"/></net>

<net id="712"><net_src comp="708" pin="1"/><net_sink comp="274" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
  - Chain level:
	State 1
		tmp1 : 1
		tmp_4 : 1
		stg_41 : 1
	State 2
		next_mul1 : 1
		next_mul2 : 1
		i_cast6 : 1
		exitcond4 : 1
		i_1 : 1
		stg_51 : 2
		tmp_5 : 2
		tmp_6 : 1
	State 3
		j_cast5 : 1
		exitcond3 : 1
		j_1 : 1
		stg_63 : 2
		tmp_9 : 2
		tmp_s : 3
		stg_68 : 3
		tmp_8 : 1
		stg_70 : 2
	State 4
		exitcond2 : 1
		k_3 : 1
		stg_77 : 2
		tmp_10_trn_cast : 1
		p_addr5 : 2
		tmp_11 : 3
		A_addr : 4
		A_load : 5
	State 5
		A_cached_row_addr : 1
		stg_90 : 2
	State 6
		exitcond1 : 1
		k_4 : 1
		stg_97 : 2
		next_mul : 1
		p_addr9 : 1
		tmp_12 : 2
		B_addr : 3
		B_load : 4
	State 7
		stg_108 : 1
	State 8
		k_2_cast2 : 1
		exitcond : 1
		k_5 : 1
		stg_117 : 2
		tmp_13 : 2
		tmp_14 : 1
		A_cached_row_addr_1 : 2
		A_cached_row_load : 3
		next_mul3 : 1
		p_addr1 : 1
		tmp_15 : 2
		B_cached_addr_1 : 3
		B_cached_load : 4
		p_addr3 : 1
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
		temp_3 : 1
		temp_1 : 2
	State 17
		C_addr : 1
		stg_145 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------|---------|---------|---------|
| Operation|     Functional Unit     |  DSP48E |    FF   |   LUT   |
|----------|-------------------------|---------|---------|---------|
|          |     next_mul1_fu_337    |    0    |    0    |    12   |
|          |     next_mul2_fu_343    |    0    |    0    |    12   |
|          |        i_1_fu_359       |    0    |    0    |    6    |
|          |        j_1_fu_386       |    0    |    0    |    6    |
|          |        k_3_fu_414       |    0    |    0    |    6    |
|          |      p_addr5_fu_424     |    0    |    0    |    12   |
|    add   |        k_4_fu_450       |    0    |    0    |    6    |
|          |     next_mul_fu_456     |    0    |    0    |    12   |
|          |      p_addr9_fu_462     |    0    |    0    |    12   |
|          |        k_5_fu_486       |    0    |    0    |    6    |
|          |     next_mul3_fu_502    |    0    |    0    |    12   |
|          |      p_addr1_fu_508     |    0    |    0    |    12   |
|          |      p_addr3_fu_522     |    0    |    0    |    12   |
|          |      temp_3_fu_535      |    0    |    0    |    64   |
|----------|-------------------------|---------|---------|---------|
|  select  |      temp_1_fu_541      |    0    |    0    |    64   |
|----------|-------------------------|---------|---------|---------|
|          |        tmp_fu_307       |    0    |    0    |    3    |
|          |       tmp_1_fu_313      |    0    |    0    |    3    |
|          |       tmp_3_fu_319      |    0    |    0    |    3    |
|          |     exitcond4_fu_353    |    0    |    0    |    3    |
|          |       tmp_5_fu_365      |    0    |    0    |    3    |
|          |       tmp_6_fu_370      |    0    |    0    |    3    |
|   icmp   |     exitcond3_fu_380    |    0    |    0    |    3    |
|          |       tmp_9_fu_392      |    0    |    0    |    3    |
|          |       tmp_8_fu_402      |    0    |    0    |    3    |
|          |     exitcond2_fu_408    |    0    |    0    |    3    |
|          |     exitcond1_fu_444    |    0    |    0    |    3    |
|          |     exitcond_fu_480     |    0    |    0    |    3    |
|          |      tmp_13_fu_492      |    0    |    0    |    3    |
|----------|-------------------------|---------|---------|---------|
|    mul   |        grp_fu_528       |    4    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|          |       tmp1_fu_325       |    0    |    0    |    1    |
|    and   |       tmp_4_fu_331      |    0    |    0    |    1    |
|          |       tmp_s_fu_397      |    0    |    0    |    1    |
|----------|-------------------------|---------|---------|---------|
|          |    nC_read_read_fu_68   |    0    |    0    |    0    |
|          |    mC_read_read_fu_74   |    0    |    0    |    0    |
|   read   |    nB_read_read_fu_80   |    0    |    0    |    0    |
|          |    mB_read_read_fu_86   |    0    |    0    |    0    |
|          |    nA_read_read_fu_92   |    0    |    0    |    0    |
|          |    mA_read_read_fu_98   |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|          |      i_cast6_fu_349     |    0    |    0    |    0    |
|          |      j_cast5_fu_376     |    0    |    0    |    0    |
|          |  tmp_10_trn_cast_fu_420 |    0    |    0    |    0    |
|          |      tmp_11_fu_430      |    0    |    0    |    0    |
|          | tmp_11_trn7_cast_fu_435 |    0    |    0    |    0    |
|          |      tmp_10_fu_439      |    0    |    0    |    0    |
|   zext   |      tmp_12_fu_467      |    0    |    0    |    0    |
|          |  tmp_13_trn_cast_fu_472 |    0    |    0    |    0    |
|          |     k_2_cast2_fu_476    |    0    |    0    |    0    |
|          |      tmp_14_fu_497      |    0    |    0    |    0    |
|          |      tmp_15_fu_513      |    0    |    0    |    0    |
|          |  tmp_15_trn_cast_fu_518 |    0    |    0    |    0    |
|          |      tmp_18_fu_548      |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|   sext   |      tmp_17_fu_532      |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|   Total  |                         |    4    |    0    |   296   |
|----------|-------------------------|---------|---------|---------|

Memories:
+------------+--------+--------+--------+
|            |  BRAM  |   FF   |   LUT  |
+------------+--------+--------+--------+
|A_cached_row|    1   |    0   |    0   |
|  B_cached  |    8   |    0   |    0   |
+------------+--------+--------+--------+
|    Total   |    9   |    0   |    0   |
+------------+--------+--------+--------+

* Register list:
+---------------------------+--------+
|                           |   FF   |
+---------------------------+--------+
|       A_addr_reg_622      |   12   |
|A_cached_row_addr_1_reg_673|    6   |
| A_cached_row_load_reg_693 |   32   |
|       B_addr_reg_650      |   12   |
|  B_cached_addr_1_reg_683  |   12   |
|   B_cached_load_reg_698   |   32   |
|        i_1_reg_584        |    6   |
|         i_reg_178         |    6   |
|        j_1_reg_601        |    6   |
|         j_reg_213         |    6   |
|        k_1_reg_237        |    6   |
|        k_2_reg_259        |    6   |
|        k_3_reg_617        |    6   |
|        k_4_reg_635        |    6   |
|        k_5_reg_663        |    6   |
|         k_reg_225         |    6   |
|      mB_read_reg_562      |    8   |
|      mC_read_reg_557      |    8   |
|      nC_read_reg_552      |    8   |
|     next_mul1_reg_571     |   12   |
|     next_mul2_reg_576     |   12   |
|     next_mul3_reg_678     |   12   |
|      next_mul_reg_640     |   12   |
|      p_addr3_reg_688      |   12   |
|      phi_mul1_reg_189     |   12   |
|      phi_mul2_reg_201     |   12   |
|      phi_mul3_reg_282     |   12   |
|      phi_mul_reg_248      |   12   |
|       temp_1_reg_708      |   64   |
|       temp_2_reg_293      |   64   |
|        temp_reg_270       |   64   |
|  tmp_11_trn7_cast_reg_627 |   12   |
|       tmp_12_reg_645      |   64   |
|       tmp_13_reg_668      |    1   |
|  tmp_13_trn_cast_reg_655  |   12   |
|       tmp_16_reg_703      |   32   |
|       tmp_4_reg_567       |    1   |
|       tmp_5_reg_589       |    1   |
|       tmp_6_reg_594       |    1   |
|       tmp_8_reg_610       |    1   |
|       tmp_s_reg_606       |    1   |
+---------------------------+--------+
|           Total           |   616  |
+---------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_111 |  p0  |   2  |  12  |   24   ||    12   |
| grp_access_fu_122 |  p0  |   3  |   6  |   18   ||    6    |
| grp_access_fu_135 |  p0  |   2  |  12  |   24   ||    12   |
| grp_access_fu_146 |  p0  |   3  |  12  |   36   ||    12   |
|  phi_mul1_reg_189 |  p0  |   2  |  12  |   24   ||    12   |
|  phi_mul2_reg_201 |  p0  |   2  |  12  |   24   ||    12   |
|     j_reg_213     |  p0  |   2  |   6  |   12   ||    6    |
|     k_reg_225     |  p0  |   2  |   6  |   12   ||    6    |
|    temp_reg_270   |  p0  |   2  |  64  |   128  ||    64   |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   302  ||  14.139 ||   142   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |    4   |    -   |    0   |   296  |
|   Memory  |    9   |    -   |    -   |    0   |    0   |
|Multiplexer|    -   |    -   |   14   |    -   |   142  |
|  Register |    -   |    -   |    -   |   616  |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    9   |    4   |   14   |   616  |   438  |
+-----------+--------+--------+--------+--------+--------+
