0.6
2018.3
Dec  6 2018
23:39:36
/home/patrick/Assignment1/Assignment1.sim/sim_1/behav/xsim/glbl.v,1544155481,verilog,,,,glbl,,,,,,,,
/home/patrick/Assignment1/Assignment1.srcs/sim_1/new/GreaterOrEqual2bitTB.v,1678550706,verilog,,,,GreaterOrEqual2bitTB,,,,,,,,
/home/patrick/Assignment1/Assignment1.srcs/sources_1/new/GreaterOrEqual1bit.v,1678550079,verilog,,/home/patrick/Assignment1/Assignment1.srcs/sources_1/new/GreaterOrEqual2bit.v,,GreaterOrEqual1bit,,,,,,,,
/home/patrick/Assignment1/Assignment1.srcs/sources_1/new/GreaterOrEqual2bit.v,1678550803,verilog,,/home/patrick/Assignment1/Assignment1.srcs/sim_1/new/GreaterOrEqual2bitTB.v,,GreaterOrEqual2bit,,,,,,,,
