verilog work "../IIT_KGP_COURSES/5th_Sem/COA_Lab/Assignment-3(Verilog)/Verilog Demo/ISE Project/Accumulator/half_addr.v"
verilog work "../IIT_KGP_COURSES/5th_Sem/COA_Lab/Assignment-3(Verilog)/Verilog Demo/ISE Project/Accumulator/full_addr.v"
verilog work "../IIT_KGP_COURSES/5th_Sem/COA_Lab/Assignment-3(Verilog)/Verilog Demo/ISE Project/Accumulator/dff.v"
verilog work "../IIT_KGP_COURSES/5th_Sem/COA_Lab/Assignment-3(Verilog)/Verilog Demo/ISE Project/Accumulator/adder_struct.v"
verilog work "../IIT_KGP_COURSES/5th_Sem/COA_Lab/Assignment-3(Verilog)/Verilog Demo/ISE Project/Accumulator/accumulator.v"
verilog work "../IIT_KGP_COURSES/5th_Sem/COA_Lab/Assignment-3(Verilog)/Verilog Demo/ISE Project/Accumulator/test.v"
verilog work "/opt/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v"
