Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2015.2 (win64) Build 1266856 Fri Jun 26 16:35:25 MDT 2015
| Date              : Tue Jun 13 17:10:19 2017
| Host              : DESKTOP-N4CAU2H running 64-bit major release  (build 9200)
| Command           : report_clock_utilization -file main_clock_utilization_routed.rpt
| Design            : main
| Device            : 7a100t-csg324
| Speed File        : -1  PRODUCTION 1.14 2014-09-11
| Temperature Grade : C
-----------------------------------------------------------------------------------------

Clock Utilization Report

Table of Contents
-----------------
1. Clock Primitive Utilization
2. Details of Global Clocks
3. Details of Regional Clocks
4. Details of Multi-Regional Clocks
5. Details of I/O Clocks
6. Details of Local Clocks
7. Clock Regions : Key Resource Utilization
8. Net wise resources used in clock region X0Y1
9. Net wise resources used in clock region X0Y2

1. Clock Primitive Utilization
------------------------------

+-------+------+-----------+-----------+
| Type  | Used | Available | Num Fixed |
+-------+------+-----------+-----------+
| BUFG  |    3 |        32 |         0 |
| BUFH  |    0 |        96 |         0 |
| BUFIO |    0 |        24 |         0 |
| MMCM  |    0 |         6 |         0 |
| PLL   |    0 |         6 |         0 |
| BUFR  |    0 |        24 |         0 |
| BUFMR |    0 |        12 |         0 |
+-------+------+-----------+-----------+


2. Details of Global Clocks
---------------------------

+-------+----------------------------+-----------------------+--------------+-------+
|       |                            |                       |   Num Loads  |       |
+-------+----------------------------+-----------------------+------+-------+-------+
| Index | BUFG Cell                  | Net Name              | BELs | Sites | Fixed |
+-------+----------------------------+-----------------------+------+-------+-------+
|     1 | choose_mode_IBUF_BUFG_inst | choose_mode_IBUF_BUFG |    4 |     3 |    no |
|     2 | cp_BUFG_inst               | cp_BUFG               |   28 |    14 |    no |
|     3 | clk_IBUF_BUFG_inst         | clk_IBUF_BUFG         |   69 |    21 |    no |
+-------+----------------------------+-----------------------+------+-------+-------+


+-------+-----------------------+---------------------------+------------------+--------------+-------+
|       |                       |           BUFHCE          |                  |   Num Loads  |       |
+-------+-----------------------+------------+--------------+------------------+------+-------+-------+
| Index | Src of Rt-thru BUFHCE | Clk-Region | Site         | Net Name         | BELs | Sites | Fixed |
+-------+-----------------------+------------+--------------+------------------+------+-------+-------+
|     1 | choose_mode_IBUF_inst | X0Y1       | BUFHCE_X0Y12 | choose_mode_IBUF |    3 |     3 |   yes |
+-------+-----------------------+------------+--------------+------------------+------+-------+-------+


3. Details of Regional Clocks
-----------------------------

4. Details of Multi-Regional Clocks
-----------------------------------

5. Details of I/O Clocks
------------------------

6. Details of Local Clocks
--------------------------

+-------+--------------------+------------------------+--------------+-------+
|       |                    |                        |   Num Loads  |       |
+-------+--------------------+------------------------+------+-------+-------+
| Index | Local Clk Src      | Net Name               | BELs | Sites | Fixed |
+-------+--------------------+------------------------+------+-------+-------+
|     1 | end_reset_reg_i_2  | end_reset_reg_i_2_n_0  |    1 |     1 |    no |
|     2 | ending_reg_i_2     | ending_reg_i_2_n_0     |    1 |     1 |    no |
|     3 | flag_reset_reg_i_1 | flag_reset_reg_i_1_n_0 |    1 |     1 |    no |
|     4 | hold_reg_i_2       | hold_reg_i_2_n_0       |    1 |     1 |    no |
|     5 | mode_wash_reg_i_2  | mode_wash_reg_i_2_n_0  |    3 |     1 |    no |
|     6 | washing_reg_i_2    | washing_reg_i_2_n_0    |    5 |     4 |    no |
|     7 | recount_reg[1]_i_2 | recount_reg[1]_i_2_n_0 |    6 |     4 |    no |
|     8 | num1_reg[5]_i_2    | num1_reg[5]_i_2_n_0    |    9 |     6 |    no |
|     9 | power_on_reg_i_2   | power_on_reg_i_2_n_0   |   11 |     6 |    no |
+-------+--------------------+------------------------+------+-------+-------+


7. Clock Regions : Key Resource Utilization
-------------------------------------------

+-------------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+
|                   | Global Clock |     BUFRs    |    BUFMRs    |    BUFIOs    |     MMCM     |      PLL     |      GT      |      PCI     |    ILOGIC    |    OLOGIC    |      FF      |     LUTM     |    RAMB18    |    RAMB36    |    DSP48E1   |
+-------------------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+
| Clock Region Name | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail |
+-------------------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+
| X0Y0              |    0 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |    50 |    0 |    50 |    0 | 20800 |    0 |  2400 |    0 |    20 |    0 |    10 |    0 |    20 |
| X1Y0              |    0 |    12 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     5 |    0 |     0 |    0 |     0 |    0 |     0 |    0 | 12000 |    0 |  2200 |    0 |    40 |    0 |    20 |    0 |    40 |
| X0Y1              |    3 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |    50 |    0 |    50 |  136 | 16000 |    0 |  2400 |    0 |    20 |    0 |    10 |    0 |    20 |
| X1Y1              |    0 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |    50 |    0 |    50 |    0 | 15200 |    0 |  2600 |    0 |    60 |    0 |    30 |    0 |    40 |
| X0Y2              |    1 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |    50 |    0 |    50 |    3 | 16000 |    0 |  2400 |    0 |    20 |    0 |    10 |    0 |    20 |
| X1Y2              |    0 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |    50 |    0 |    50 |    0 | 15200 |    0 |  2600 |    0 |    60 |    0 |    30 |    0 |    40 |
| X0Y3              |    0 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |    50 |    0 |    50 |    0 | 20800 |    0 |  2400 |    0 |    20 |    0 |    10 |    0 |    20 |
| X1Y3              |    0 |    12 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     5 |    0 |     1 |    0 |     0 |    0 |     0 |    0 | 10800 |    0 |  2000 |    0 |    30 |    0 |    15 |    0 |    40 |
+-------------------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+
* RAMB36 site can be used as two RAMB18/FIFO18 sites.


8. Net wise resources used in clock region X0Y1
-----------------------------------------------

+-------------+--------------+-------+-----------+----------+---------+-----------+---------+---------+-----+-------+----------+-----------------------+
| Source Type | BUFHCE Site  | Fixed | MMCM Pins | PLL Pins | GT Pins | BRAM Pins | ILOGICs | OLOGICs | FFs | LUTMs | DSP48E1s |     Clock Net Name    |
+-------------+--------------+-------+-----------+----------+---------+-----------+---------+---------+-----+-------+----------+-----------------------+
| BUFG        | BUFHCE_X0Y21 |   no  |         0 |        0 |       0 |         0 |       0 |       0 |   4 |     0 |        0 | choose_mode_IBUF_BUFG |
| BUFG        | BUFHCE_X0Y20 |   no  |         0 |        0 |       0 |         0 |       0 |       0 |  28 |     0 |        0 | cp_BUFG               |
| BUFG        | BUFHCE_X0Y22 |   no  |         0 |        0 |       0 |         0 |       0 |       0 |  66 |     0 |        0 | clk_IBUF_BUFG         |
+-------------+--------------+-------+-----------+----------+---------+-----------+---------+---------+-----+-------+----------+-----------------------+


9. Net wise resources used in clock region X0Y2
-----------------------------------------------

+-------------+--------------+-------+-----------+----------+---------+-----------+---------+---------+-----+-------+----------+----------------+
| Source Type | BUFHCE Site  | Fixed | MMCM Pins | PLL Pins | GT Pins | BRAM Pins | ILOGICs | OLOGICs | FFs | LUTMs | DSP48E1s | Clock Net Name |
+-------------+--------------+-------+-----------+----------+---------+-----------+---------+---------+-----+-------+----------+----------------+
| BUFG        | BUFHCE_X0Y32 |   no  |         0 |        0 |       0 |         0 |       0 |       0 |   3 |     0 |        0 | clk_IBUF_BUFG  |
+-------------+--------------+-------+-----------+----------+---------+-----------+---------+---------+-----+-------+----------+----------------+



# Location of BUFG Primitives 
set_property LOC BUFGCTRL_X0Y1 [get_cells choose_mode_IBUF_BUFG_inst]
set_property LOC BUFGCTRL_X0Y16 [get_cells clk_IBUF_BUFG_inst]
set_property LOC BUFGCTRL_X0Y0 [get_cells cp_BUFG_inst]

# Location of IO Clock Primitives

# Location of MMCM Clock Primitives

# Location of BUFH Clock Primitives

# Location of BUFR Clock Primitives

# Location of BUFMR Clock Primitives

# Location of PLL Clock Primitives

# Location of IO Primitives which is load of clock spine

# Location of clock ports
set_property LOC IOB_X0Y76 [get_ports choose_mode]
set_property LOC IOB_X1Y126 [get_ports clk]

# Clock net "choose_mode_IBUF" driven by instance "choose_mode_IBUF_inst" located at site "IOB_X0Y76"
#startgroup
create_pblock {CLKAG_choose_mode_IBUF}
add_cells_to_pblock [get_pblocks  {CLKAG_choose_mode_IBUF}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL && NAME!=choose_mode_IBUF_BUFG_inst} -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="choose_mode_IBUF"}]]]
resize_pblock [get_pblocks {CLKAG_choose_mode_IBUF}] -add {CLOCKREGION_X0Y1:CLOCKREGION_X0Y1}
#endgroup

# Clock net "choose_mode_IBUF_BUFG" driven by instance "choose_mode_IBUF_BUFG_inst" located at site "BUFGCTRL_X0Y1"
#startgroup
create_pblock {CLKAG_choose_mode_IBUF_BUFG}
add_cells_to_pblock [get_pblocks  {CLKAG_choose_mode_IBUF_BUFG}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="choose_mode_IBUF_BUFG"}]]]
resize_pblock [get_pblocks {CLKAG_choose_mode_IBUF_BUFG}] -add {CLOCKREGION_X0Y1:CLOCKREGION_X0Y1}
#endgroup

# Clock net "clk_IBUF_BUFG" driven by instance "clk_IBUF_BUFG_inst" located at site "BUFGCTRL_X0Y16"
#startgroup
create_pblock {CLKAG_clk_IBUF_BUFG}
add_cells_to_pblock [get_pblocks  {CLKAG_clk_IBUF_BUFG}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="clk_IBUF_BUFG"}]]]
resize_pblock [get_pblocks {CLKAG_clk_IBUF_BUFG}] -add {CLOCKREGION_X0Y1:CLOCKREGION_X0Y1 CLOCKREGION_X0Y2:CLOCKREGION_X0Y2}
#endgroup

# Clock net "cp_BUFG" driven by instance "cp_BUFG_inst" located at site "BUFGCTRL_X0Y0"
#startgroup
create_pblock {CLKAG_cp_BUFG}
add_cells_to_pblock [get_pblocks  {CLKAG_cp_BUFG}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="cp_BUFG"}]]]
resize_pblock [get_pblocks {CLKAG_cp_BUFG}] -add {CLOCKREGION_X0Y1:CLOCKREGION_X0Y1}
#endgroup

# Clock net "end_reset_reg_i_2_n_0" driven by instance "end_reset_reg_i_2" located at site "SLICE_X43Y97"
#startgroup
create_pblock {CLKAG_end_reset_reg_i_2_n_0}
add_cells_to_pblock [get_pblocks  {CLKAG_end_reset_reg_i_2_n_0}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="end_reset_reg_i_2_n_0"}]]]
resize_pblock [get_pblocks {CLKAG_end_reset_reg_i_2_n_0}] -add {CLOCKREGION_X0Y1:CLOCKREGION_X0Y1}
#endgroup

# Clock net "ending_reg_i_2_n_0" driven by instance "ending_reg_i_2" located at site "SLICE_X41Y98"
#startgroup
create_pblock {CLKAG_ending_reg_i_2_n_0}
add_cells_to_pblock [get_pblocks  {CLKAG_ending_reg_i_2_n_0}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="ending_reg_i_2_n_0"}]]]
resize_pblock [get_pblocks {CLKAG_ending_reg_i_2_n_0}] -add {CLOCKREGION_X0Y1:CLOCKREGION_X0Y1}
#endgroup

# Clock net "flag_reset_reg_i_1_n_0" driven by instance "flag_reset_reg_i_1" located at site "SLICE_X38Y97"
#startgroup
create_pblock {CLKAG_flag_reset_reg_i_1_n_0}
add_cells_to_pblock [get_pblocks  {CLKAG_flag_reset_reg_i_1_n_0}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="flag_reset_reg_i_1_n_0"}]]]
resize_pblock [get_pblocks {CLKAG_flag_reset_reg_i_1_n_0}] -add {CLOCKREGION_X0Y1:CLOCKREGION_X0Y1}
#endgroup

# Clock net "hold_reg_i_2_n_0" driven by instance "hold_reg_i_2" located at site "SLICE_X39Y95"
#startgroup
create_pblock {CLKAG_hold_reg_i_2_n_0}
add_cells_to_pblock [get_pblocks  {CLKAG_hold_reg_i_2_n_0}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="hold_reg_i_2_n_0"}]]]
resize_pblock [get_pblocks {CLKAG_hold_reg_i_2_n_0}] -add {CLOCKREGION_X0Y1:CLOCKREGION_X0Y1}
#endgroup

# Clock net "mode_wash_reg_i_2_n_0" driven by instance "mode_wash_reg_i_2" located at site "SLICE_X39Y95"
#startgroup
create_pblock {CLKAG_mode_wash_reg_i_2_n_0}
add_cells_to_pblock [get_pblocks  {CLKAG_mode_wash_reg_i_2_n_0}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="mode_wash_reg_i_2_n_0"}]]]
resize_pblock [get_pblocks {CLKAG_mode_wash_reg_i_2_n_0}] -add {CLOCKREGION_X0Y1:CLOCKREGION_X0Y1}
#endgroup

# Clock net "num1_reg[5]_i_2_n_0" driven by instance "num1_reg[5]_i_2" located at site "SLICE_X39Y95"
#startgroup
create_pblock {CLKAG_num1_reg[5]_i_2_n_0}
add_cells_to_pblock [get_pblocks  {CLKAG_num1_reg[5]_i_2_n_0}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="num1_reg[5]_i_2_n_0"}]]]
resize_pblock [get_pblocks {CLKAG_num1_reg[5]_i_2_n_0}] -add {CLOCKREGION_X0Y1:CLOCKREGION_X0Y1}
#endgroup

# Clock net "power_on_reg_i_2_n_0" driven by instance "power_on_reg_i_2" located at site "SLICE_X38Y97"
#startgroup
create_pblock {CLKAG_power_on_reg_i_2_n_0}
add_cells_to_pblock [get_pblocks  {CLKAG_power_on_reg_i_2_n_0}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="power_on_reg_i_2_n_0"}]]]
resize_pblock [get_pblocks {CLKAG_power_on_reg_i_2_n_0}] -add {CLOCKREGION_X0Y1:CLOCKREGION_X0Y1}
#endgroup

# Clock net "recount_reg[1]_i_2_n_0" driven by instance "recount_reg[1]_i_2" located at site "SLICE_X38Y94"
#startgroup
create_pblock {CLKAG_recount_reg[1]_i_2_n_0}
add_cells_to_pblock [get_pblocks  {CLKAG_recount_reg[1]_i_2_n_0}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="recount_reg[1]_i_2_n_0"}]]]
resize_pblock [get_pblocks {CLKAG_recount_reg[1]_i_2_n_0}] -add {CLOCKREGION_X0Y1:CLOCKREGION_X0Y1}
#endgroup

# Clock net "washing_reg_i_2_n_0" driven by instance "washing_reg_i_2" located at site "SLICE_X38Y92"
#startgroup
create_pblock {CLKAG_washing_reg_i_2_n_0}
add_cells_to_pblock [get_pblocks  {CLKAG_washing_reg_i_2_n_0}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="washing_reg_i_2_n_0"}]]]
resize_pblock [get_pblocks {CLKAG_washing_reg_i_2_n_0}] -add {CLOCKREGION_X0Y1:CLOCKREGION_X0Y1}
#endgroup
