// Seed: 1715995542
module module_0 (
    output tri id_0,
    input supply1 id_1,
    input tri0 id_2,
    input uwire id_3,
    output wand id_4,
    output supply0 id_5,
    input wand id_6,
    output wire id_7,
    input wire id_8,
    input wor id_9
);
  id_11(
      id_5
  );
endmodule
module module_1 (
    output logic id_0,
    output tri0  id_1,
    input  wand  id_2,
    input  tri1  id_3,
    input  logic id_4
);
  id_6 :
  assert property (@(1) 1) id_0.id_6 <= id_4;
  module_0 modCall_1 (
      id_1,
      id_2,
      id_2,
      id_3,
      id_1,
      id_1,
      id_3,
      id_1,
      id_2,
      id_3
  );
  assign modCall_1.type_13 = 0;
endmodule
