// Seed: 1655258505
module module_0 (
    input tri0 id_0
);
  assign id_2 = id_0;
  wire id_3;
endmodule
module module_1 (
    output tri1 id_0,
    input wor id_1,
    output wor id_2,
    input uwire id_3,
    input tri1 id_4,
    output tri1 id_5,
    output logic id_6,
    input supply1 id_7,
    input wire id_8
);
  integer id_10, id_11;
  always
  `define pp_12 0
  module_0(
      id_8
  );
  wire id_13, id_14, id_15;
  id_16(
      .id_0(1), .id_1({id_11{id_2 * id_14}}), .id_2(), .id_3(1), .id_4(), .id_5(id_1)
  );
  always assume (1) id_6 <= "";
  assign id_2  = 1;
  assign id_11 = 1 ^ 1'b0;
endmodule
